
planar_arm_firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a61c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004d0  0800a7c0  0800a7c0  0001a7c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ac90  0800ac90  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  0800ac90  0800ac90  0001ac90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ac98  0800ac98  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ac98  0800ac98  0001ac98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ac9c  0800ac9c  0001ac9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800aca0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000087c  20000070  0800ad10  00020070  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200008ec  0800ad10  000208ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010460  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002394  00000000  00000000  00030500  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e38  00000000  00000000  00032898  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d60  00000000  00000000  000336d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017692  00000000  00000000  00034430  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fd9a  00000000  00000000  0004bac2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090466  00000000  00000000  0005b85c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ebcc2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004dc8  00000000  00000000  000ebd14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a7a4 	.word	0x0800a7a4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	0800a7a4 	.word	0x0800a7a4

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b974 	b.w	8000fa8 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f806 	bl	8000cd8 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__udivmoddi4>:
 8000cd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cdc:	9d08      	ldr	r5, [sp, #32]
 8000cde:	4604      	mov	r4, r0
 8000ce0:	468e      	mov	lr, r1
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d14d      	bne.n	8000d82 <__udivmoddi4+0xaa>
 8000ce6:	428a      	cmp	r2, r1
 8000ce8:	4694      	mov	ip, r2
 8000cea:	d969      	bls.n	8000dc0 <__udivmoddi4+0xe8>
 8000cec:	fab2 f282 	clz	r2, r2
 8000cf0:	b152      	cbz	r2, 8000d08 <__udivmoddi4+0x30>
 8000cf2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cf6:	f1c2 0120 	rsb	r1, r2, #32
 8000cfa:	fa20 f101 	lsr.w	r1, r0, r1
 8000cfe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d02:	ea41 0e03 	orr.w	lr, r1, r3
 8000d06:	4094      	lsls	r4, r2
 8000d08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d0c:	0c21      	lsrs	r1, r4, #16
 8000d0e:	fbbe f6f8 	udiv	r6, lr, r8
 8000d12:	fa1f f78c 	uxth.w	r7, ip
 8000d16:	fb08 e316 	mls	r3, r8, r6, lr
 8000d1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d1e:	fb06 f107 	mul.w	r1, r6, r7
 8000d22:	4299      	cmp	r1, r3
 8000d24:	d90a      	bls.n	8000d3c <__udivmoddi4+0x64>
 8000d26:	eb1c 0303 	adds.w	r3, ip, r3
 8000d2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d2e:	f080 811f 	bcs.w	8000f70 <__udivmoddi4+0x298>
 8000d32:	4299      	cmp	r1, r3
 8000d34:	f240 811c 	bls.w	8000f70 <__udivmoddi4+0x298>
 8000d38:	3e02      	subs	r6, #2
 8000d3a:	4463      	add	r3, ip
 8000d3c:	1a5b      	subs	r3, r3, r1
 8000d3e:	b2a4      	uxth	r4, r4
 8000d40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d44:	fb08 3310 	mls	r3, r8, r0, r3
 8000d48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d4c:	fb00 f707 	mul.w	r7, r0, r7
 8000d50:	42a7      	cmp	r7, r4
 8000d52:	d90a      	bls.n	8000d6a <__udivmoddi4+0x92>
 8000d54:	eb1c 0404 	adds.w	r4, ip, r4
 8000d58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d5c:	f080 810a 	bcs.w	8000f74 <__udivmoddi4+0x29c>
 8000d60:	42a7      	cmp	r7, r4
 8000d62:	f240 8107 	bls.w	8000f74 <__udivmoddi4+0x29c>
 8000d66:	4464      	add	r4, ip
 8000d68:	3802      	subs	r0, #2
 8000d6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d6e:	1be4      	subs	r4, r4, r7
 8000d70:	2600      	movs	r6, #0
 8000d72:	b11d      	cbz	r5, 8000d7c <__udivmoddi4+0xa4>
 8000d74:	40d4      	lsrs	r4, r2
 8000d76:	2300      	movs	r3, #0
 8000d78:	e9c5 4300 	strd	r4, r3, [r5]
 8000d7c:	4631      	mov	r1, r6
 8000d7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d82:	428b      	cmp	r3, r1
 8000d84:	d909      	bls.n	8000d9a <__udivmoddi4+0xc2>
 8000d86:	2d00      	cmp	r5, #0
 8000d88:	f000 80ef 	beq.w	8000f6a <__udivmoddi4+0x292>
 8000d8c:	2600      	movs	r6, #0
 8000d8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d92:	4630      	mov	r0, r6
 8000d94:	4631      	mov	r1, r6
 8000d96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d9a:	fab3 f683 	clz	r6, r3
 8000d9e:	2e00      	cmp	r6, #0
 8000da0:	d14a      	bne.n	8000e38 <__udivmoddi4+0x160>
 8000da2:	428b      	cmp	r3, r1
 8000da4:	d302      	bcc.n	8000dac <__udivmoddi4+0xd4>
 8000da6:	4282      	cmp	r2, r0
 8000da8:	f200 80f9 	bhi.w	8000f9e <__udivmoddi4+0x2c6>
 8000dac:	1a84      	subs	r4, r0, r2
 8000dae:	eb61 0303 	sbc.w	r3, r1, r3
 8000db2:	2001      	movs	r0, #1
 8000db4:	469e      	mov	lr, r3
 8000db6:	2d00      	cmp	r5, #0
 8000db8:	d0e0      	beq.n	8000d7c <__udivmoddi4+0xa4>
 8000dba:	e9c5 4e00 	strd	r4, lr, [r5]
 8000dbe:	e7dd      	b.n	8000d7c <__udivmoddi4+0xa4>
 8000dc0:	b902      	cbnz	r2, 8000dc4 <__udivmoddi4+0xec>
 8000dc2:	deff      	udf	#255	; 0xff
 8000dc4:	fab2 f282 	clz	r2, r2
 8000dc8:	2a00      	cmp	r2, #0
 8000dca:	f040 8092 	bne.w	8000ef2 <__udivmoddi4+0x21a>
 8000dce:	eba1 010c 	sub.w	r1, r1, ip
 8000dd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dd6:	fa1f fe8c 	uxth.w	lr, ip
 8000dda:	2601      	movs	r6, #1
 8000ddc:	0c20      	lsrs	r0, r4, #16
 8000dde:	fbb1 f3f7 	udiv	r3, r1, r7
 8000de2:	fb07 1113 	mls	r1, r7, r3, r1
 8000de6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dea:	fb0e f003 	mul.w	r0, lr, r3
 8000dee:	4288      	cmp	r0, r1
 8000df0:	d908      	bls.n	8000e04 <__udivmoddi4+0x12c>
 8000df2:	eb1c 0101 	adds.w	r1, ip, r1
 8000df6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x12a>
 8000dfc:	4288      	cmp	r0, r1
 8000dfe:	f200 80cb 	bhi.w	8000f98 <__udivmoddi4+0x2c0>
 8000e02:	4643      	mov	r3, r8
 8000e04:	1a09      	subs	r1, r1, r0
 8000e06:	b2a4      	uxth	r4, r4
 8000e08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e0c:	fb07 1110 	mls	r1, r7, r0, r1
 8000e10:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e14:	fb0e fe00 	mul.w	lr, lr, r0
 8000e18:	45a6      	cmp	lr, r4
 8000e1a:	d908      	bls.n	8000e2e <__udivmoddi4+0x156>
 8000e1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e20:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e24:	d202      	bcs.n	8000e2c <__udivmoddi4+0x154>
 8000e26:	45a6      	cmp	lr, r4
 8000e28:	f200 80bb 	bhi.w	8000fa2 <__udivmoddi4+0x2ca>
 8000e2c:	4608      	mov	r0, r1
 8000e2e:	eba4 040e 	sub.w	r4, r4, lr
 8000e32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e36:	e79c      	b.n	8000d72 <__udivmoddi4+0x9a>
 8000e38:	f1c6 0720 	rsb	r7, r6, #32
 8000e3c:	40b3      	lsls	r3, r6
 8000e3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e46:	fa20 f407 	lsr.w	r4, r0, r7
 8000e4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e4e:	431c      	orrs	r4, r3
 8000e50:	40f9      	lsrs	r1, r7
 8000e52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e56:	fa00 f306 	lsl.w	r3, r0, r6
 8000e5a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e5e:	0c20      	lsrs	r0, r4, #16
 8000e60:	fa1f fe8c 	uxth.w	lr, ip
 8000e64:	fb09 1118 	mls	r1, r9, r8, r1
 8000e68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e70:	4288      	cmp	r0, r1
 8000e72:	fa02 f206 	lsl.w	r2, r2, r6
 8000e76:	d90b      	bls.n	8000e90 <__udivmoddi4+0x1b8>
 8000e78:	eb1c 0101 	adds.w	r1, ip, r1
 8000e7c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e80:	f080 8088 	bcs.w	8000f94 <__udivmoddi4+0x2bc>
 8000e84:	4288      	cmp	r0, r1
 8000e86:	f240 8085 	bls.w	8000f94 <__udivmoddi4+0x2bc>
 8000e8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e8e:	4461      	add	r1, ip
 8000e90:	1a09      	subs	r1, r1, r0
 8000e92:	b2a4      	uxth	r4, r4
 8000e94:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e98:	fb09 1110 	mls	r1, r9, r0, r1
 8000e9c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000ea0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ea4:	458e      	cmp	lr, r1
 8000ea6:	d908      	bls.n	8000eba <__udivmoddi4+0x1e2>
 8000ea8:	eb1c 0101 	adds.w	r1, ip, r1
 8000eac:	f100 34ff 	add.w	r4, r0, #4294967295
 8000eb0:	d26c      	bcs.n	8000f8c <__udivmoddi4+0x2b4>
 8000eb2:	458e      	cmp	lr, r1
 8000eb4:	d96a      	bls.n	8000f8c <__udivmoddi4+0x2b4>
 8000eb6:	3802      	subs	r0, #2
 8000eb8:	4461      	add	r1, ip
 8000eba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ebe:	fba0 9402 	umull	r9, r4, r0, r2
 8000ec2:	eba1 010e 	sub.w	r1, r1, lr
 8000ec6:	42a1      	cmp	r1, r4
 8000ec8:	46c8      	mov	r8, r9
 8000eca:	46a6      	mov	lr, r4
 8000ecc:	d356      	bcc.n	8000f7c <__udivmoddi4+0x2a4>
 8000ece:	d053      	beq.n	8000f78 <__udivmoddi4+0x2a0>
 8000ed0:	b15d      	cbz	r5, 8000eea <__udivmoddi4+0x212>
 8000ed2:	ebb3 0208 	subs.w	r2, r3, r8
 8000ed6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eda:	fa01 f707 	lsl.w	r7, r1, r7
 8000ede:	fa22 f306 	lsr.w	r3, r2, r6
 8000ee2:	40f1      	lsrs	r1, r6
 8000ee4:	431f      	orrs	r7, r3
 8000ee6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eea:	2600      	movs	r6, #0
 8000eec:	4631      	mov	r1, r6
 8000eee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ef2:	f1c2 0320 	rsb	r3, r2, #32
 8000ef6:	40d8      	lsrs	r0, r3
 8000ef8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000efc:	fa21 f303 	lsr.w	r3, r1, r3
 8000f00:	4091      	lsls	r1, r2
 8000f02:	4301      	orrs	r1, r0
 8000f04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f08:	fa1f fe8c 	uxth.w	lr, ip
 8000f0c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f10:	fb07 3610 	mls	r6, r7, r0, r3
 8000f14:	0c0b      	lsrs	r3, r1, #16
 8000f16:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f1a:	fb00 f60e 	mul.w	r6, r0, lr
 8000f1e:	429e      	cmp	r6, r3
 8000f20:	fa04 f402 	lsl.w	r4, r4, r2
 8000f24:	d908      	bls.n	8000f38 <__udivmoddi4+0x260>
 8000f26:	eb1c 0303 	adds.w	r3, ip, r3
 8000f2a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f2e:	d22f      	bcs.n	8000f90 <__udivmoddi4+0x2b8>
 8000f30:	429e      	cmp	r6, r3
 8000f32:	d92d      	bls.n	8000f90 <__udivmoddi4+0x2b8>
 8000f34:	3802      	subs	r0, #2
 8000f36:	4463      	add	r3, ip
 8000f38:	1b9b      	subs	r3, r3, r6
 8000f3a:	b289      	uxth	r1, r1
 8000f3c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f40:	fb07 3316 	mls	r3, r7, r6, r3
 8000f44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f48:	fb06 f30e 	mul.w	r3, r6, lr
 8000f4c:	428b      	cmp	r3, r1
 8000f4e:	d908      	bls.n	8000f62 <__udivmoddi4+0x28a>
 8000f50:	eb1c 0101 	adds.w	r1, ip, r1
 8000f54:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f58:	d216      	bcs.n	8000f88 <__udivmoddi4+0x2b0>
 8000f5a:	428b      	cmp	r3, r1
 8000f5c:	d914      	bls.n	8000f88 <__udivmoddi4+0x2b0>
 8000f5e:	3e02      	subs	r6, #2
 8000f60:	4461      	add	r1, ip
 8000f62:	1ac9      	subs	r1, r1, r3
 8000f64:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f68:	e738      	b.n	8000ddc <__udivmoddi4+0x104>
 8000f6a:	462e      	mov	r6, r5
 8000f6c:	4628      	mov	r0, r5
 8000f6e:	e705      	b.n	8000d7c <__udivmoddi4+0xa4>
 8000f70:	4606      	mov	r6, r0
 8000f72:	e6e3      	b.n	8000d3c <__udivmoddi4+0x64>
 8000f74:	4618      	mov	r0, r3
 8000f76:	e6f8      	b.n	8000d6a <__udivmoddi4+0x92>
 8000f78:	454b      	cmp	r3, r9
 8000f7a:	d2a9      	bcs.n	8000ed0 <__udivmoddi4+0x1f8>
 8000f7c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f80:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f84:	3801      	subs	r0, #1
 8000f86:	e7a3      	b.n	8000ed0 <__udivmoddi4+0x1f8>
 8000f88:	4646      	mov	r6, r8
 8000f8a:	e7ea      	b.n	8000f62 <__udivmoddi4+0x28a>
 8000f8c:	4620      	mov	r0, r4
 8000f8e:	e794      	b.n	8000eba <__udivmoddi4+0x1e2>
 8000f90:	4640      	mov	r0, r8
 8000f92:	e7d1      	b.n	8000f38 <__udivmoddi4+0x260>
 8000f94:	46d0      	mov	r8, sl
 8000f96:	e77b      	b.n	8000e90 <__udivmoddi4+0x1b8>
 8000f98:	3b02      	subs	r3, #2
 8000f9a:	4461      	add	r1, ip
 8000f9c:	e732      	b.n	8000e04 <__udivmoddi4+0x12c>
 8000f9e:	4630      	mov	r0, r6
 8000fa0:	e709      	b.n	8000db6 <__udivmoddi4+0xde>
 8000fa2:	4464      	add	r4, ip
 8000fa4:	3802      	subs	r0, #2
 8000fa6:	e742      	b.n	8000e2e <__udivmoddi4+0x156>

08000fa8 <__aeabi_idiv0>:
 8000fa8:	4770      	bx	lr
 8000faa:	bf00      	nop

08000fac <HAL_UART_RxCpltCallback>:
uint8_t dir2_global;
float global_var;
uint16_t cnt;


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b08a      	sub	sp, #40	; 0x28
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
    char *cmd, *data;
    double value;
    unsigned long long encoding;
    uint8_t i = 0;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    /* read the first characters */
    cmd = strtok((char*) rx_data, ":");
 8000fba:	492c      	ldr	r1, [pc, #176]	; (800106c <HAL_UART_RxCpltCallback+0xc0>)
 8000fbc:	482c      	ldr	r0, [pc, #176]	; (8001070 <HAL_UART_RxCpltCallback+0xc4>)
 8000fbe:	f006 fb3d 	bl	800763c <strtok>
 8000fc2:	61f8      	str	r0, [r7, #28]
    if(strcmp(cmd, "TRJ")){ /* trj case*/
 8000fc4:	492b      	ldr	r1, [pc, #172]	; (8001074 <HAL_UART_RxCpltCallback+0xc8>)
 8000fc6:	69f8      	ldr	r0, [r7, #28]
 8000fc8:	f7ff f90a 	bl	80001e0 <strcmp>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d043      	beq.n	800105a <HAL_UART_RxCpltCallback+0xae>
        /* READ the data from the serial and populate the corresponding members of the man_t struct 
           these values will be used to set the reference value for the control loop */
        data = strtok(NULL, ":");
 8000fd2:	4926      	ldr	r1, [pc, #152]	; (800106c <HAL_UART_RxCpltCallback+0xc0>)
 8000fd4:	2000      	movs	r0, #0
 8000fd6:	f006 fb31 	bl	800763c <strtok>
 8000fda:	6278      	str	r0, [r7, #36]	; 0x24
        while(data != NULL){
 8000fdc:	e02a      	b.n	8001034 <HAL_UART_RxCpltCallback+0x88>
            if(i == 6) break; /* reading penup */
 8000fde:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000fe2:	2b06      	cmp	r3, #6
 8000fe4:	d02a      	beq.n	800103c <HAL_UART_RxCpltCallback+0x90>
            // value = "0x"; /* will contain the value extracted from the received string */
            encoding = strtoull(data, NULL, 16);
 8000fe6:	2210      	movs	r2, #16
 8000fe8:	2100      	movs	r1, #0
 8000fea:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000fec:	f006 fca6 	bl	800793c <strtoull>
 8000ff0:	4602      	mov	r2, r0
 8000ff2:	460b      	mov	r3, r1
 8000ff4:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8000ff8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
            memcpy(&value, &encoding, sizeof value);
 8000ffc:	e9c7 2304 	strd	r2, r3, [r7, #16]
            // value = strcat(value, data); /* string concatenation REF: https://www.programiz.com/c-programming/library-function/string.h/strcat */
            rbpush((((ringbuffer_t *) &manip)+i), value); /* convert from str to ull -> unsigned long long (uint64_t). REF: https://cplusplus.com/reference/cstdlib/strtoull/ */
 8001000:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001004:	2258      	movs	r2, #88	; 0x58
 8001006:	fb02 f303 	mul.w	r3, r2, r3
 800100a:	4a1b      	ldr	r2, [pc, #108]	; (8001078 <HAL_UART_RxCpltCallback+0xcc>)
 800100c:	4413      	add	r3, r2
 800100e:	ed97 7b04 	vldr	d7, [r7, #16]
 8001012:	eeb0 0a47 	vmov.f32	s0, s14
 8001016:	eef0 0a67 	vmov.f32	s1, s15
 800101a:	4618      	mov	r0, r3
 800101c:	f002 f9a0 	bl	8003360 <rbpush>
            data = strtok(NULL, ":");
 8001020:	4912      	ldr	r1, [pc, #72]	; (800106c <HAL_UART_RxCpltCallback+0xc0>)
 8001022:	2000      	movs	r0, #0
 8001024:	f006 fb0a 	bl	800763c <strtok>
 8001028:	6278      	str	r0, [r7, #36]	; 0x24
            i++;
 800102a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800102e:	3301      	adds	r3, #1
 8001030:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        while(data != NULL){
 8001034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001036:	2b00      	cmp	r3, #0
 8001038:	d1d1      	bne.n	8000fde <HAL_UART_RxCpltCallback+0x32>
 800103a:	e000      	b.n	800103e <HAL_UART_RxCpltCallback+0x92>
            if(i == 6) break; /* reading penup */
 800103c:	bf00      	nop
        }
        rbpush(&manip.penup, (double) atoi(data));
 800103e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001040:	f006 fac6 	bl	80075d0 <atoi>
 8001044:	4603      	mov	r3, r0
 8001046:	4618      	mov	r0, r3
 8001048:	f7ff fa7c 	bl	8000544 <__aeabi_i2d>
 800104c:	4602      	mov	r2, r0
 800104e:	460b      	mov	r3, r1
 8001050:	ec43 2b10 	vmov	d0, r2, r3
 8001054:	4809      	ldr	r0, [pc, #36]	; (800107c <HAL_UART_RxCpltCallback+0xd0>)
 8001056:	f002 f983 	bl	8003360 <rbpush>
    }else{ /* default case */

    }
    /* wait again for incoming data */
    HAL_UART_Receive_DMA(huart, rx_data, (uint8_t) DATA_SZ); /* DATA_SZ bytes of data for each reception */
 800105a:	2280      	movs	r2, #128	; 0x80
 800105c:	4904      	ldr	r1, [pc, #16]	; (8001070 <HAL_UART_RxCpltCallback+0xc4>)
 800105e:	6878      	ldr	r0, [r7, #4]
 8001060:	f005 f99c 	bl	800639c <HAL_UART_Receive_DMA>
}
 8001064:	bf00      	nop
 8001066:	3728      	adds	r7, #40	; 0x28
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}
 800106c:	0800a7c0 	.word	0x0800a7c0
 8001070:	2000008c 	.word	0x2000008c
 8001074:	0800a7c4 	.word	0x0800a7c4
 8001078:	20000190 	.word	0x20000190
 800107c:	200003a0 	.word	0x200003a0

08001080 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8001080:	b580      	push	{r7, lr}
 8001082:	b084      	sub	sp, #16
 8001084:	af00      	add	r7, sp, #0
 8001086:	4603      	mov	r3, r0
 8001088:	80fb      	strh	r3, [r7, #6]
    // TODO: Implement limit switch handling
    uint32_t now;
    now = HAL_GetTick();
 800108a:	f002 fe57 	bl	8003d3c <HAL_GetTick>
 800108e:	60f8      	str	r0, [r7, #12]
    if((now - previous_trigger) > DEBOUNCE_DELAY){
 8001090:	4b0e      	ldr	r3, [pc, #56]	; (80010cc <HAL_GPIO_EXTI_Callback+0x4c>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	68fa      	ldr	r2, [r7, #12]
 8001096:	1ad3      	subs	r3, r2, r3
 8001098:	2b32      	cmp	r3, #50	; 0x32
 800109a:	d913      	bls.n	80010c4 <HAL_GPIO_EXTI_Callback+0x44>
        if(!triggered){
 800109c:	4b0c      	ldr	r3, [pc, #48]	; (80010d0 <HAL_GPIO_EXTI_Callback+0x50>)
 800109e:	781b      	ldrb	r3, [r3, #0]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d105      	bne.n	80010b0 <HAL_GPIO_EXTI_Callback+0x30>
            uint8_t limit_switch = 1;
 80010a4:	2301      	movs	r3, #1
 80010a6:	72fb      	strb	r3, [r7, #11]
            // SECTION - DEBUG
            HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80010a8:	2120      	movs	r1, #32
 80010aa:	480a      	ldr	r0, [pc, #40]	; (80010d4 <HAL_GPIO_EXTI_Callback+0x54>)
 80010ac:	f003 fd27 	bl	8004afe <HAL_GPIO_TogglePin>
            // !SECTION - DEBUG
        }
        triggered = 1-triggered;
 80010b0:	4b07      	ldr	r3, [pc, #28]	; (80010d0 <HAL_GPIO_EXTI_Callback+0x50>)
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	f1c3 0301 	rsb	r3, r3, #1
 80010b8:	b2da      	uxtb	r2, r3
 80010ba:	4b05      	ldr	r3, [pc, #20]	; (80010d0 <HAL_GPIO_EXTI_Callback+0x50>)
 80010bc:	701a      	strb	r2, [r3, #0]
        previous_trigger = now;
 80010be:	4a03      	ldr	r2, [pc, #12]	; (80010cc <HAL_GPIO_EXTI_Callback+0x4c>)
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	6013      	str	r3, [r2, #0]
    }
}
 80010c4:	bf00      	nop
 80010c6:	3710      	adds	r7, #16
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	200006a0 	.word	0x200006a0
 80010d0:	200006a4 	.word	0x200006a4
 80010d4:	40020000 	.word	0x40020000

080010d8 <init_man>:
- man_t *manip: man_t obj. to initialize;
@outputs: 
- void;
@#
*/
void init_man(man_t *manip){
 80010d8:	b580      	push	{r7, lr}
 80010da:	b084      	sub	sp, #16
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
    uint8_t i;
    // initialize all the ring buffers
    for(i = 0; i < 14; i++){
 80010e0:	2300      	movs	r3, #0
 80010e2:	73fb      	strb	r3, [r7, #15]
 80010e4:	e00b      	b.n	80010fe <init_man+0x26>
        rbclear((((ringbuffer_t *) manip)+i));
 80010e6:	7bfb      	ldrb	r3, [r7, #15]
 80010e8:	2258      	movs	r2, #88	; 0x58
 80010ea:	fb02 f303 	mul.w	r3, r2, r3
 80010ee:	687a      	ldr	r2, [r7, #4]
 80010f0:	4413      	add	r3, r2
 80010f2:	4618      	mov	r0, r3
 80010f4:	f002 fa24 	bl	8003540 <rbclear>
    for(i = 0; i < 14; i++){
 80010f8:	7bfb      	ldrb	r3, [r7, #15]
 80010fa:	3301      	adds	r3, #1
 80010fc:	73fb      	strb	r3, [r7, #15]
 80010fe:	7bfb      	ldrb	r3, [r7, #15]
 8001100:	2b0d      	cmp	r3, #13
 8001102:	d9f0      	bls.n	80010e6 <init_man+0xe>
    }
    // initialize the inertia and coriolis matrices
    for(i = 0; i < 4; i++){
 8001104:	2300      	movs	r3, #0
 8001106:	73fb      	strb	r3, [r7, #15]
 8001108:	e018      	b.n	800113c <init_man+0x64>
        manip->B[i] = (double) 0;
 800110a:	7bfb      	ldrb	r3, [r7, #15]
 800110c:	687a      	ldr	r2, [r7, #4]
 800110e:	339a      	adds	r3, #154	; 0x9a
 8001110:	00db      	lsls	r3, r3, #3
 8001112:	18d1      	adds	r1, r2, r3
 8001114:	f04f 0200 	mov.w	r2, #0
 8001118:	f04f 0300 	mov.w	r3, #0
 800111c:	e9c1 2300 	strd	r2, r3, [r1]
        manip->C[i] = (double) 0;
 8001120:	7bfb      	ldrb	r3, [r7, #15]
 8001122:	687a      	ldr	r2, [r7, #4]
 8001124:	339e      	adds	r3, #158	; 0x9e
 8001126:	00db      	lsls	r3, r3, #3
 8001128:	18d1      	adds	r1, r2, r3
 800112a:	f04f 0200 	mov.w	r2, #0
 800112e:	f04f 0300 	mov.w	r3, #0
 8001132:	e9c1 2300 	strd	r2, r3, [r1]
    for(i = 0; i < 4; i++){
 8001136:	7bfb      	ldrb	r3, [r7, #15]
 8001138:	3301      	adds	r3, #1
 800113a:	73fb      	strb	r3, [r7, #15]
 800113c:	7bfb      	ldrb	r3, [r7, #15]
 800113e:	2b03      	cmp	r3, #3
 8001140:	d9e3      	bls.n	800110a <init_man+0x32>
    }
}
 8001142:	bf00      	nop
 8001144:	bf00      	nop
 8001146:	3710      	adds	r7, #16
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}

0800114c <dot>:
- double *C: pointer to a vector of doubles of size nA*mB, which represents the resulting nAxmB matrix -> if the operation cannot be done, it will be NULL;
@outputs: 
- uint8_t: 0 or 1 that shows whether the operation completed successfully or not.
@#
*/
uint8_t dot(double *A, uint8_t nA, uint8_t mA, double* B, uint8_t nB, uint8_t mB, double* C){ /* nAxmA * nBxmB dot product */
 800114c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001150:	b087      	sub	sp, #28
 8001152:	af00      	add	r7, sp, #0
 8001154:	60f8      	str	r0, [r7, #12]
 8001156:	607b      	str	r3, [r7, #4]
 8001158:	460b      	mov	r3, r1
 800115a:	72fb      	strb	r3, [r7, #11]
 800115c:	4613      	mov	r3, r2
 800115e:	72bb      	strb	r3, [r7, #10]
        this method exists just to make the code more readable and understand what each
        operation actually does instead of having meaningless calculations */
    
    /* C[i, j] = \sum_k A[i, k]*B[k, j] */
    /* given n rows and m columns, the matrix indexes i, j correspond to j+i*m array index */
    if(mA != nB){
 8001160:	7aba      	ldrb	r2, [r7, #10]
 8001162:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8001166:	429a      	cmp	r2, r3
 8001168:	d003      	beq.n	8001172 <dot+0x26>
        C = NULL;
 800116a:	2300      	movs	r3, #0
 800116c:	643b      	str	r3, [r7, #64]	; 0x40
        return 0; /* matrix multiplication cannot be done */
 800116e:	2300      	movs	r3, #0
 8001170:	e074      	b.n	800125c <dot+0x110>
    }
    uint8_t i, j, k;
    for(i = 0; i < nA*mB; i++){
 8001172:	2300      	movs	r3, #0
 8001174:	75fb      	strb	r3, [r7, #23]
 8001176:	e00c      	b.n	8001192 <dot+0x46>
        C[i] = (double) 0.0;
 8001178:	7dfb      	ldrb	r3, [r7, #23]
 800117a:	00db      	lsls	r3, r3, #3
 800117c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800117e:	18d1      	adds	r1, r2, r3
 8001180:	f04f 0200 	mov.w	r2, #0
 8001184:	f04f 0300 	mov.w	r3, #0
 8001188:	e9c1 2300 	strd	r2, r3, [r1]
    for(i = 0; i < nA*mB; i++){
 800118c:	7dfb      	ldrb	r3, [r7, #23]
 800118e:	3301      	adds	r3, #1
 8001190:	75fb      	strb	r3, [r7, #23]
 8001192:	7dfa      	ldrb	r2, [r7, #23]
 8001194:	7afb      	ldrb	r3, [r7, #11]
 8001196:	f897 103c 	ldrb.w	r1, [r7, #60]	; 0x3c
 800119a:	fb01 f303 	mul.w	r3, r1, r3
 800119e:	429a      	cmp	r2, r3
 80011a0:	dbea      	blt.n	8001178 <dot+0x2c>
    }

    for( i = 0; i < nA; i++){
 80011a2:	2300      	movs	r3, #0
 80011a4:	75fb      	strb	r3, [r7, #23]
 80011a6:	e054      	b.n	8001252 <dot+0x106>
        for( j = 0; j < mB; j++){
 80011a8:	2300      	movs	r3, #0
 80011aa:	75bb      	strb	r3, [r7, #22]
 80011ac:	e049      	b.n	8001242 <dot+0xf6>
            for( k = 0; k < mA; k++){
 80011ae:	2300      	movs	r3, #0
 80011b0:	757b      	strb	r3, [r7, #21]
 80011b2:	e03f      	b.n	8001234 <dot+0xe8>
                C[j+i*mB] += (double) (A[k+i*mA]*B[j+k*mB]);
 80011b4:	7dba      	ldrb	r2, [r7, #22]
 80011b6:	7dfb      	ldrb	r3, [r7, #23]
 80011b8:	f897 103c 	ldrb.w	r1, [r7, #60]	; 0x3c
 80011bc:	fb01 f303 	mul.w	r3, r1, r3
 80011c0:	4413      	add	r3, r2
 80011c2:	00db      	lsls	r3, r3, #3
 80011c4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80011c6:	4413      	add	r3, r2
 80011c8:	e9d3 4500 	ldrd	r4, r5, [r3]
 80011cc:	7d7a      	ldrb	r2, [r7, #21]
 80011ce:	7dfb      	ldrb	r3, [r7, #23]
 80011d0:	7ab9      	ldrb	r1, [r7, #10]
 80011d2:	fb01 f303 	mul.w	r3, r1, r3
 80011d6:	4413      	add	r3, r2
 80011d8:	00db      	lsls	r3, r3, #3
 80011da:	68fa      	ldr	r2, [r7, #12]
 80011dc:	4413      	add	r3, r2
 80011de:	e9d3 0100 	ldrd	r0, r1, [r3]
 80011e2:	7dba      	ldrb	r2, [r7, #22]
 80011e4:	7d7b      	ldrb	r3, [r7, #21]
 80011e6:	f897 603c 	ldrb.w	r6, [r7, #60]	; 0x3c
 80011ea:	fb06 f303 	mul.w	r3, r6, r3
 80011ee:	4413      	add	r3, r2
 80011f0:	00db      	lsls	r3, r3, #3
 80011f2:	687a      	ldr	r2, [r7, #4]
 80011f4:	4413      	add	r3, r2
 80011f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011fa:	f7ff fa0d 	bl	8000618 <__aeabi_dmul>
 80011fe:	4602      	mov	r2, r0
 8001200:	460b      	mov	r3, r1
 8001202:	4690      	mov	r8, r2
 8001204:	4699      	mov	r9, r3
 8001206:	7dba      	ldrb	r2, [r7, #22]
 8001208:	7dfb      	ldrb	r3, [r7, #23]
 800120a:	f897 103c 	ldrb.w	r1, [r7, #60]	; 0x3c
 800120e:	fb01 f303 	mul.w	r3, r1, r3
 8001212:	4413      	add	r3, r2
 8001214:	00db      	lsls	r3, r3, #3
 8001216:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001218:	18d6      	adds	r6, r2, r3
 800121a:	4642      	mov	r2, r8
 800121c:	464b      	mov	r3, r9
 800121e:	4620      	mov	r0, r4
 8001220:	4629      	mov	r1, r5
 8001222:	f7ff f843 	bl	80002ac <__adddf3>
 8001226:	4602      	mov	r2, r0
 8001228:	460b      	mov	r3, r1
 800122a:	e9c6 2300 	strd	r2, r3, [r6]
            for( k = 0; k < mA; k++){
 800122e:	7d7b      	ldrb	r3, [r7, #21]
 8001230:	3301      	adds	r3, #1
 8001232:	757b      	strb	r3, [r7, #21]
 8001234:	7d7a      	ldrb	r2, [r7, #21]
 8001236:	7abb      	ldrb	r3, [r7, #10]
 8001238:	429a      	cmp	r2, r3
 800123a:	d3bb      	bcc.n	80011b4 <dot+0x68>
        for( j = 0; j < mB; j++){
 800123c:	7dbb      	ldrb	r3, [r7, #22]
 800123e:	3301      	adds	r3, #1
 8001240:	75bb      	strb	r3, [r7, #22]
 8001242:	7dba      	ldrb	r2, [r7, #22]
 8001244:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8001248:	429a      	cmp	r2, r3
 800124a:	d3b0      	bcc.n	80011ae <dot+0x62>
    for( i = 0; i < nA; i++){
 800124c:	7dfb      	ldrb	r3, [r7, #23]
 800124e:	3301      	adds	r3, #1
 8001250:	75fb      	strb	r3, [r7, #23]
 8001252:	7dfa      	ldrb	r2, [r7, #23]
 8001254:	7afb      	ldrb	r3, [r7, #11]
 8001256:	429a      	cmp	r2, r3
 8001258:	d3a6      	bcc.n	80011a8 <dot+0x5c>
            }
        }
    }
    return 1; // matrix multiplication successfully completed
 800125a:	2301      	movs	r3, #1
}
 800125c:	4618      	mov	r0, r3
 800125e:	371c      	adds	r7, #28
 8001260:	46bd      	mov	sp, r7
 8001262:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08001266 <inv2x2>:
- double *invM: pointer to the inverted matrix (NULL if inversion is not possible);
@outputs: 
- uint8_t: shows whether the inversion was completed or not
@#
*/
uint8_t inv2x2(double *M, double *invM){
 8001266:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800126a:	b085      	sub	sp, #20
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
 8001270:	6039      	str	r1, [r7, #0]
    double d = DET(M);
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	3318      	adds	r3, #24
 800127c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001280:	f7ff f9ca 	bl	8000618 <__aeabi_dmul>
 8001284:	4602      	mov	r2, r0
 8001286:	460b      	mov	r3, r1
 8001288:	4692      	mov	sl, r2
 800128a:	469b      	mov	fp, r3
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	3308      	adds	r3, #8
 8001290:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	3310      	adds	r3, #16
 8001298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800129c:	f7ff f9bc 	bl	8000618 <__aeabi_dmul>
 80012a0:	4602      	mov	r2, r0
 80012a2:	460b      	mov	r3, r1
 80012a4:	4650      	mov	r0, sl
 80012a6:	4659      	mov	r1, fp
 80012a8:	f7fe fffe 	bl	80002a8 <__aeabi_dsub>
 80012ac:	4602      	mov	r2, r0
 80012ae:	460b      	mov	r3, r1
 80012b0:	e9c7 2302 	strd	r2, r3, [r7, #8]
    if(d == 0){
 80012b4:	f04f 0200 	mov.w	r2, #0
 80012b8:	f04f 0300 	mov.w	r3, #0
 80012bc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80012c0:	f7ff fc12 	bl	8000ae8 <__aeabi_dcmpeq>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d003      	beq.n	80012d2 <inv2x2+0x6c>
        invM = NULL;
 80012ca:	2300      	movs	r3, #0
 80012cc:	603b      	str	r3, [r7, #0]
        return 0; /* Inversion not possible */
 80012ce:	2300      	movs	r3, #0
 80012d0:	e043      	b.n	800135a <inv2x2+0xf4>
    }
    invM[0] =  M[3]/d;
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	3318      	adds	r3, #24
 80012d6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80012da:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80012de:	f7ff fac5 	bl	800086c <__aeabi_ddiv>
 80012e2:	4602      	mov	r2, r0
 80012e4:	460b      	mov	r3, r1
 80012e6:	6839      	ldr	r1, [r7, #0]
 80012e8:	e9c1 2300 	strd	r2, r3, [r1]
    invM[3] =  M[0]/d;
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	e9d3 0100 	ldrd	r0, r1, [r3]
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	f103 0618 	add.w	r6, r3, #24
 80012f8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80012fc:	f7ff fab6 	bl	800086c <__aeabi_ddiv>
 8001300:	4602      	mov	r2, r0
 8001302:	460b      	mov	r3, r1
 8001304:	e9c6 2300 	strd	r2, r3, [r6]
    invM[1] = -M[1]/d;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	3308      	adds	r3, #8
 800130c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001310:	4690      	mov	r8, r2
 8001312:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	f103 0608 	add.w	r6, r3, #8
 800131c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001320:	4640      	mov	r0, r8
 8001322:	4649      	mov	r1, r9
 8001324:	f7ff faa2 	bl	800086c <__aeabi_ddiv>
 8001328:	4602      	mov	r2, r0
 800132a:	460b      	mov	r3, r1
 800132c:	e9c6 2300 	strd	r2, r3, [r6]
    invM[2] = -M[2]/d;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	3310      	adds	r3, #16
 8001334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001338:	4614      	mov	r4, r2
 800133a:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800133e:	683b      	ldr	r3, [r7, #0]
 8001340:	f103 0610 	add.w	r6, r3, #16
 8001344:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001348:	4620      	mov	r0, r4
 800134a:	4629      	mov	r1, r5
 800134c:	f7ff fa8e 	bl	800086c <__aeabi_ddiv>
 8001350:	4602      	mov	r2, r0
 8001352:	460b      	mov	r3, r1
 8001354:	e9c6 2300 	strd	r2, r3, [r6]
    return 1; /* Inversion completed successfully */
 8001358:	2301      	movs	r3, #1
}
 800135a:	4618      	mov	r0, r3
 800135c:	3714      	adds	r7, #20
 800135e:	46bd      	mov	sp, r7
 8001360:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001364 <sum>:
- double *C: pointer to the resulting matrix;
@outputs: 
- void;
@#
*/
void sum(double *A, double *B, uint8_t n, double *C){
 8001364:	b5b0      	push	{r4, r5, r7, lr}
 8001366:	b086      	sub	sp, #24
 8001368:	af00      	add	r7, sp, #0
 800136a:	60f8      	str	r0, [r7, #12]
 800136c:	60b9      	str	r1, [r7, #8]
 800136e:	603b      	str	r3, [r7, #0]
 8001370:	4613      	mov	r3, r2
 8001372:	71fb      	strb	r3, [r7, #7]
    uint8_t i;
    for(i = 0; i < n; i++){
 8001374:	2300      	movs	r3, #0
 8001376:	75fb      	strb	r3, [r7, #23]
 8001378:	e018      	b.n	80013ac <sum+0x48>
        C[i] = A[i] + B[i];
 800137a:	7dfb      	ldrb	r3, [r7, #23]
 800137c:	00db      	lsls	r3, r3, #3
 800137e:	68fa      	ldr	r2, [r7, #12]
 8001380:	4413      	add	r3, r2
 8001382:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001386:	7dfb      	ldrb	r3, [r7, #23]
 8001388:	00db      	lsls	r3, r3, #3
 800138a:	68ba      	ldr	r2, [r7, #8]
 800138c:	4413      	add	r3, r2
 800138e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001392:	7dfc      	ldrb	r4, [r7, #23]
 8001394:	00e4      	lsls	r4, r4, #3
 8001396:	683d      	ldr	r5, [r7, #0]
 8001398:	442c      	add	r4, r5
 800139a:	f7fe ff87 	bl	80002ac <__adddf3>
 800139e:	4602      	mov	r2, r0
 80013a0:	460b      	mov	r3, r1
 80013a2:	e9c4 2300 	strd	r2, r3, [r4]
    for(i = 0; i < n; i++){
 80013a6:	7dfb      	ldrb	r3, [r7, #23]
 80013a8:	3301      	adds	r3, #1
 80013aa:	75fb      	strb	r3, [r7, #23]
 80013ac:	7dfa      	ldrb	r2, [r7, #23]
 80013ae:	79fb      	ldrb	r3, [r7, #7]
 80013b0:	429a      	cmp	r2, r3
 80013b2:	d3e2      	bcc.n	800137a <sum+0x16>
    }
}
 80013b4:	bf00      	nop
 80013b6:	bf00      	nop
 80013b8:	3718      	adds	r7, #24
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bdb0      	pop	{r4, r5, r7, pc}

080013be <diff>:
- double *C: pointer to the resulting matrix;
@outputs: 
- void;
@#
*/
void diff(double *A, double *B, uint8_t n, double *C){
 80013be:	b5b0      	push	{r4, r5, r7, lr}
 80013c0:	b086      	sub	sp, #24
 80013c2:	af00      	add	r7, sp, #0
 80013c4:	60f8      	str	r0, [r7, #12]
 80013c6:	60b9      	str	r1, [r7, #8]
 80013c8:	603b      	str	r3, [r7, #0]
 80013ca:	4613      	mov	r3, r2
 80013cc:	71fb      	strb	r3, [r7, #7]
    uint8_t i;
    for(i = 0; i < n; i++){
 80013ce:	2300      	movs	r3, #0
 80013d0:	75fb      	strb	r3, [r7, #23]
 80013d2:	e018      	b.n	8001406 <diff+0x48>
        C[i] = A[i] - B[i];
 80013d4:	7dfb      	ldrb	r3, [r7, #23]
 80013d6:	00db      	lsls	r3, r3, #3
 80013d8:	68fa      	ldr	r2, [r7, #12]
 80013da:	4413      	add	r3, r2
 80013dc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80013e0:	7dfb      	ldrb	r3, [r7, #23]
 80013e2:	00db      	lsls	r3, r3, #3
 80013e4:	68ba      	ldr	r2, [r7, #8]
 80013e6:	4413      	add	r3, r2
 80013e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013ec:	7dfc      	ldrb	r4, [r7, #23]
 80013ee:	00e4      	lsls	r4, r4, #3
 80013f0:	683d      	ldr	r5, [r7, #0]
 80013f2:	442c      	add	r4, r5
 80013f4:	f7fe ff58 	bl	80002a8 <__aeabi_dsub>
 80013f8:	4602      	mov	r2, r0
 80013fa:	460b      	mov	r3, r1
 80013fc:	e9c4 2300 	strd	r2, r3, [r4]
    for(i = 0; i < n; i++){
 8001400:	7dfb      	ldrb	r3, [r7, #23]
 8001402:	3301      	adds	r3, #1
 8001404:	75fb      	strb	r3, [r7, #23]
 8001406:	7dfa      	ldrb	r2, [r7, #23]
 8001408:	79fb      	ldrb	r3, [r7, #7]
 800140a:	429a      	cmp	r2, r3
 800140c:	d3e2      	bcc.n	80013d4 <diff+0x16>
    }
}
 800140e:	bf00      	nop
 8001410:	bf00      	nop
 8001412:	3718      	adds	r7, #24
 8001414:	46bd      	mov	sp, r7
 8001416:	bdb0      	pop	{r4, r5, r7, pc}

08001418 <det>:
- double *d: pointer to the variable that will hold the resulting determinant;
@outputs: 
- void;
@#
*/
void det(double *M, uint8_t n, double *d){
 8001418:	b5f0      	push	{r4, r5, r6, r7, lr}
 800141a:	b08b      	sub	sp, #44	; 0x2c
 800141c:	af00      	add	r7, sp, #0
 800141e:	60f8      	str	r0, [r7, #12]
 8001420:	460b      	mov	r3, r1
 8001422:	607a      	str	r2, [r7, #4]
 8001424:	72fb      	strb	r3, [r7, #11]
    uint8_t i,j,k,found;
    int8_t det_sign;
    double temp, factor;
    if(n == 1){
 8001426:	7afb      	ldrb	r3, [r7, #11]
 8001428:	2b01      	cmp	r3, #1
 800142a:	d106      	bne.n	800143a <det+0x22>
        *d = M[0];
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001432:	6879      	ldr	r1, [r7, #4]
 8001434:	e9c1 2300 	strd	r2, r3, [r1]
        return;
 8001438:	e176      	b.n	8001728 <det+0x310>
    }
    if(n == 2){
 800143a:	7afb      	ldrb	r3, [r7, #11]
 800143c:	2b02      	cmp	r3, #2
 800143e:	d122      	bne.n	8001486 <det+0x6e>
        *d = DET(M);
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	3318      	adds	r3, #24
 800144a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800144e:	f7ff f8e3 	bl	8000618 <__aeabi_dmul>
 8001452:	4602      	mov	r2, r0
 8001454:	460b      	mov	r3, r1
 8001456:	4614      	mov	r4, r2
 8001458:	461d      	mov	r5, r3
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	3308      	adds	r3, #8
 800145e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	3310      	adds	r3, #16
 8001466:	e9d3 2300 	ldrd	r2, r3, [r3]
 800146a:	f7ff f8d5 	bl	8000618 <__aeabi_dmul>
 800146e:	4602      	mov	r2, r0
 8001470:	460b      	mov	r3, r1
 8001472:	4620      	mov	r0, r4
 8001474:	4629      	mov	r1, r5
 8001476:	f7fe ff17 	bl	80002a8 <__aeabi_dsub>
 800147a:	4602      	mov	r2, r0
 800147c:	460b      	mov	r3, r1
 800147e:	6879      	ldr	r1, [r7, #4]
 8001480:	e9c1 2300 	strd	r2, r3, [r1]
        return;
 8001484:	e150      	b.n	8001728 <det+0x310>
        through the multiplication of its diagonal.
        If matrix A is transformed into matrix B via elementary row operations:
        1. row exchange: A_j exchanged with A_i-> detB = -detA;
        2. row subtraction: A_j -= k*A_i -> detB = detA;
    */
    det_sign = 1;
 8001486:	2301      	movs	r3, #1
 8001488:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    for(k = 0; k < n; k++){
 800148c:	2300      	movs	r3, #0
 800148e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8001492:	e105      	b.n	80016a0 <det+0x288>
        found = 0; 
 8001494:	2300      	movs	r3, #0
 8001496:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
        for(i = k; i < n; i++){
 800149a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800149e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80014a2:	e07c      	b.n	800159e <det+0x186>
            if(M[i*n+k] != 0){
 80014a4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80014a8:	7afa      	ldrb	r2, [r7, #11]
 80014aa:	fb03 f202 	mul.w	r2, r3, r2
 80014ae:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80014b2:	4413      	add	r3, r2
 80014b4:	00db      	lsls	r3, r3, #3
 80014b6:	68fa      	ldr	r2, [r7, #12]
 80014b8:	4413      	add	r3, r2
 80014ba:	e9d3 0100 	ldrd	r0, r1, [r3]
 80014be:	f04f 0200 	mov.w	r2, #0
 80014c2:	f04f 0300 	mov.w	r3, #0
 80014c6:	f7ff fb0f 	bl	8000ae8 <__aeabi_dcmpeq>
 80014ca:	4603      	mov	r3, r0
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d155      	bne.n	800157c <det+0x164>
                found = 1;
 80014d0:	2301      	movs	r3, #1
 80014d2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
                if(i != k){
 80014d6:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80014da:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80014de:	429a      	cmp	r2, r3
 80014e0:	d04c      	beq.n	800157c <det+0x164>
                    det_sign *=-1; /* keep track of sign change */
 80014e2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80014e6:	425b      	negs	r3, r3
 80014e8:	b2db      	uxtb	r3, r3
 80014ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
                    /* exchange rows */
                    for(j = k; j < n; j++){
 80014ee:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80014f2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80014f6:	e03c      	b.n	8001572 <det+0x15a>
                        temp = M[i*n+j];
 80014f8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80014fc:	7afa      	ldrb	r2, [r7, #11]
 80014fe:	fb03 f202 	mul.w	r2, r3, r2
 8001502:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001506:	4413      	add	r3, r2
 8001508:	00db      	lsls	r3, r3, #3
 800150a:	68fa      	ldr	r2, [r7, #12]
 800150c:	4413      	add	r3, r2
 800150e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001512:	e9c7 2304 	strd	r2, r3, [r7, #16]
                        M[i*n+j] = M[k*n+j];
 8001516:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800151a:	7afa      	ldrb	r2, [r7, #11]
 800151c:	fb03 f202 	mul.w	r2, r3, r2
 8001520:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001524:	4413      	add	r3, r2
 8001526:	00db      	lsls	r3, r3, #3
 8001528:	68fa      	ldr	r2, [r7, #12]
 800152a:	4413      	add	r3, r2
 800152c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001530:	7af9      	ldrb	r1, [r7, #11]
 8001532:	fb02 f101 	mul.w	r1, r2, r1
 8001536:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800153a:	440a      	add	r2, r1
 800153c:	00d2      	lsls	r2, r2, #3
 800153e:	68f9      	ldr	r1, [r7, #12]
 8001540:	4411      	add	r1, r2
 8001542:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001546:	e9c1 2300 	strd	r2, r3, [r1]
                        M[k*n+j] = temp;
 800154a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800154e:	7afa      	ldrb	r2, [r7, #11]
 8001550:	fb03 f202 	mul.w	r2, r3, r2
 8001554:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001558:	4413      	add	r3, r2
 800155a:	00db      	lsls	r3, r3, #3
 800155c:	68fa      	ldr	r2, [r7, #12]
 800155e:	18d1      	adds	r1, r2, r3
 8001560:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001564:	e9c1 2300 	strd	r2, r3, [r1]
                    for(j = k; j < n; j++){
 8001568:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800156c:	3301      	adds	r3, #1
 800156e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001572:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8001576:	7afb      	ldrb	r3, [r7, #11]
 8001578:	429a      	cmp	r2, r3
 800157a:	d3bd      	bcc.n	80014f8 <det+0xe0>
                    }
                }
            }
            if(!found){
 800157c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001580:	2b00      	cmp	r3, #0
 8001582:	d107      	bne.n	8001594 <det+0x17c>
                *d = 0;
 8001584:	6879      	ldr	r1, [r7, #4]
 8001586:	f04f 0200 	mov.w	r2, #0
 800158a:	f04f 0300 	mov.w	r3, #0
 800158e:	e9c1 2300 	strd	r2, r3, [r1]
                return;
 8001592:	e0c9      	b.n	8001728 <det+0x310>
        for(i = k; i < n; i++){
 8001594:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001598:	3301      	adds	r3, #1
 800159a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800159e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80015a2:	7afb      	ldrb	r3, [r7, #11]
 80015a4:	429a      	cmp	r2, r3
 80015a6:	f4ff af7d 	bcc.w	80014a4 <det+0x8c>
            }
        }
        /* row subtraction */
        for(i = k+1; i < n; i++){
 80015aa:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80015ae:	3301      	adds	r3, #1
 80015b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80015b4:	e06a      	b.n	800168c <det+0x274>
            factor = (double) (M[i*n+k]/M[k*n+k]);
 80015b6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80015ba:	7afa      	ldrb	r2, [r7, #11]
 80015bc:	fb03 f202 	mul.w	r2, r3, r2
 80015c0:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80015c4:	4413      	add	r3, r2
 80015c6:	00db      	lsls	r3, r3, #3
 80015c8:	68fa      	ldr	r2, [r7, #12]
 80015ca:	4413      	add	r3, r2
 80015cc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80015d0:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80015d4:	7afa      	ldrb	r2, [r7, #11]
 80015d6:	fb03 f202 	mul.w	r2, r3, r2
 80015da:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80015de:	4413      	add	r3, r2
 80015e0:	00db      	lsls	r3, r3, #3
 80015e2:	68fa      	ldr	r2, [r7, #12]
 80015e4:	4413      	add	r3, r2
 80015e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015ea:	f7ff f93f 	bl	800086c <__aeabi_ddiv>
 80015ee:	4602      	mov	r2, r0
 80015f0:	460b      	mov	r3, r1
 80015f2:	e9c7 2306 	strd	r2, r3, [r7, #24]
            for(j = k; j < n; j++){
 80015f6:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80015fa:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80015fe:	e03b      	b.n	8001678 <det+0x260>
                M[i*n+j] -= M[k*n+j]*factor;
 8001600:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001604:	7afa      	ldrb	r2, [r7, #11]
 8001606:	fb03 f202 	mul.w	r2, r3, r2
 800160a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800160e:	4413      	add	r3, r2
 8001610:	00db      	lsls	r3, r3, #3
 8001612:	68fa      	ldr	r2, [r7, #12]
 8001614:	4413      	add	r3, r2
 8001616:	e9d3 4500 	ldrd	r4, r5, [r3]
 800161a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800161e:	7afa      	ldrb	r2, [r7, #11]
 8001620:	fb03 f202 	mul.w	r2, r3, r2
 8001624:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001628:	4413      	add	r3, r2
 800162a:	00db      	lsls	r3, r3, #3
 800162c:	68fa      	ldr	r2, [r7, #12]
 800162e:	4413      	add	r3, r2
 8001630:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001634:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001638:	f7fe ffee 	bl	8000618 <__aeabi_dmul>
 800163c:	4602      	mov	r2, r0
 800163e:	460b      	mov	r3, r1
 8001640:	4610      	mov	r0, r2
 8001642:	4619      	mov	r1, r3
 8001644:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001648:	7afa      	ldrb	r2, [r7, #11]
 800164a:	fb03 f202 	mul.w	r2, r3, r2
 800164e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001652:	4413      	add	r3, r2
 8001654:	00db      	lsls	r3, r3, #3
 8001656:	68fa      	ldr	r2, [r7, #12]
 8001658:	18d6      	adds	r6, r2, r3
 800165a:	4602      	mov	r2, r0
 800165c:	460b      	mov	r3, r1
 800165e:	4620      	mov	r0, r4
 8001660:	4629      	mov	r1, r5
 8001662:	f7fe fe21 	bl	80002a8 <__aeabi_dsub>
 8001666:	4602      	mov	r2, r0
 8001668:	460b      	mov	r3, r1
 800166a:	e9c6 2300 	strd	r2, r3, [r6]
            for(j = k; j < n; j++){
 800166e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001672:	3301      	adds	r3, #1
 8001674:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001678:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800167c:	7afb      	ldrb	r3, [r7, #11]
 800167e:	429a      	cmp	r2, r3
 8001680:	d3be      	bcc.n	8001600 <det+0x1e8>
        for(i = k+1; i < n; i++){
 8001682:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001686:	3301      	adds	r3, #1
 8001688:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800168c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001690:	7afb      	ldrb	r3, [r7, #11]
 8001692:	429a      	cmp	r2, r3
 8001694:	d38f      	bcc.n	80015b6 <det+0x19e>
    for(k = 0; k < n; k++){
 8001696:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800169a:	3301      	adds	r3, #1
 800169c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 80016a0:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 80016a4:	7afb      	ldrb	r3, [r7, #11]
 80016a6:	429a      	cmp	r2, r3
 80016a8:	f4ff aef4 	bcc.w	8001494 <det+0x7c>
            }
        }
    }
    /* multiply elements on main diagonal */
    *d = 1;
 80016ac:	6879      	ldr	r1, [r7, #4]
 80016ae:	f04f 0200 	mov.w	r2, #0
 80016b2:	4b1f      	ldr	r3, [pc, #124]	; (8001730 <det+0x318>)
 80016b4:	e9c1 2300 	strd	r2, r3, [r1]
    for(i = 0; i < n; i++){
 80016b8:	2300      	movs	r3, #0
 80016ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80016be:	e01b      	b.n	80016f8 <det+0x2e0>
        *d *= M[i*n+i];
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80016c6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80016ca:	7afa      	ldrb	r2, [r7, #11]
 80016cc:	fb03 f202 	mul.w	r2, r3, r2
 80016d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80016d4:	4413      	add	r3, r2
 80016d6:	00db      	lsls	r3, r3, #3
 80016d8:	68fa      	ldr	r2, [r7, #12]
 80016da:	4413      	add	r3, r2
 80016dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016e0:	f7fe ff9a 	bl	8000618 <__aeabi_dmul>
 80016e4:	4602      	mov	r2, r0
 80016e6:	460b      	mov	r3, r1
 80016e8:	6879      	ldr	r1, [r7, #4]
 80016ea:	e9c1 2300 	strd	r2, r3, [r1]
    for(i = 0; i < n; i++){
 80016ee:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80016f2:	3301      	adds	r3, #1
 80016f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80016f8:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80016fc:	7afb      	ldrb	r3, [r7, #11]
 80016fe:	429a      	cmp	r2, r3
 8001700:	d3de      	bcc.n	80016c0 <det+0x2a8>
    }
    *d *= det_sign; /* each row exchange changes the determinant sign */
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001708:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 800170c:	4618      	mov	r0, r3
 800170e:	f7fe ff19 	bl	8000544 <__aeabi_i2d>
 8001712:	4602      	mov	r2, r0
 8001714:	460b      	mov	r3, r1
 8001716:	4620      	mov	r0, r4
 8001718:	4629      	mov	r1, r5
 800171a:	f7fe ff7d 	bl	8000618 <__aeabi_dmul>
 800171e:	4602      	mov	r2, r0
 8001720:	460b      	mov	r3, r1
 8001722:	6879      	ldr	r1, [r7, #4]
 8001724:	e9c1 2300 	strd	r2, r3, [r1]
}
 8001728:	372c      	adds	r7, #44	; 0x2c
 800172a:	46bd      	mov	sp, r7
 800172c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800172e:	bf00      	nop
 8001730:	3ff00000 	.word	0x3ff00000

08001734 <inv>:
- double *invM: pointer to the temporary variable that will hold the inverse matrix of M;
@outputs: 
- uint8_t: it is a boolean value that shows whether the inversion is completed successfully or not.
@#
*/
uint8_t inv(double *M, double *adjM, double *subM, double *trM, uint8_t n, double *invM){
 8001734:	e92d 4390 	stmdb	sp!, {r4, r7, r8, r9, lr}
 8001738:	b089      	sub	sp, #36	; 0x24
 800173a:	af00      	add	r7, sp, #0
 800173c:	60f8      	str	r0, [r7, #12]
 800173e:	60b9      	str	r1, [r7, #8]
 8001740:	607a      	str	r2, [r7, #4]
 8001742:	603b      	str	r3, [r7, #0]
    /* cofM and trM are passed by the user so that the size of the arrays are controlled by the user */
    uint8_t i;
    double d;
    for(i = 0; i < n*n; i++){
 8001744:	2300      	movs	r3, #0
 8001746:	77fb      	strb	r3, [r7, #31]
 8001748:	e00e      	b.n	8001768 <inv+0x34>
        trM[i] = M[i]; // copy temporarily matrix M in trM
 800174a:	7ffb      	ldrb	r3, [r7, #31]
 800174c:	00db      	lsls	r3, r3, #3
 800174e:	68fa      	ldr	r2, [r7, #12]
 8001750:	4413      	add	r3, r2
 8001752:	7ffa      	ldrb	r2, [r7, #31]
 8001754:	00d2      	lsls	r2, r2, #3
 8001756:	6839      	ldr	r1, [r7, #0]
 8001758:	4411      	add	r1, r2
 800175a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800175e:	e9c1 2300 	strd	r2, r3, [r1]
    for(i = 0; i < n*n; i++){
 8001762:	7ffb      	ldrb	r3, [r7, #31]
 8001764:	3301      	adds	r3, #1
 8001766:	77fb      	strb	r3, [r7, #31]
 8001768:	7ffa      	ldrb	r2, [r7, #31]
 800176a:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800176e:	f897 1038 	ldrb.w	r1, [r7, #56]	; 0x38
 8001772:	fb01 f303 	mul.w	r3, r1, r3
 8001776:	429a      	cmp	r2, r3
 8001778:	dbe7      	blt.n	800174a <inv+0x16>
    }
    det(trM, n, &d);
 800177a:	f107 0210 	add.w	r2, r7, #16
 800177e:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8001782:	4619      	mov	r1, r3
 8001784:	6838      	ldr	r0, [r7, #0]
 8001786:	f7ff fe47 	bl	8001418 <det>
    if(d == 0) return 0;
 800178a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800178e:	f04f 0200 	mov.w	r2, #0
 8001792:	f04f 0300 	mov.w	r3, #0
 8001796:	f7ff f9a7 	bl	8000ae8 <__aeabi_dcmpeq>
 800179a:	4603      	mov	r3, r0
 800179c:	2b00      	cmp	r3, #0
 800179e:	d001      	beq.n	80017a4 <inv+0x70>
 80017a0:	2300      	movs	r3, #0
 80017a2:	e03b      	b.n	800181c <inv+0xe8>
    adj(M, subM, n, adjM);
 80017a4:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80017a8:	68bb      	ldr	r3, [r7, #8]
 80017aa:	6879      	ldr	r1, [r7, #4]
 80017ac:	68f8      	ldr	r0, [r7, #12]
 80017ae:	f000 f83d 	bl	800182c <adj>
    tr(adjM, n, n, trM);
 80017b2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80017b6:	f897 1038 	ldrb.w	r1, [r7, #56]	; 0x38
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	68b8      	ldr	r0, [r7, #8]
 80017be:	f000 f8ae 	bl	800191e <tr>
    for(i = 0; i < n*n; i++){
 80017c2:	2300      	movs	r3, #0
 80017c4:	77fb      	strb	r3, [r7, #31]
 80017c6:	e01f      	b.n	8001808 <inv+0xd4>
        invM[i] = (double) (1/d)*trM[i];
 80017c8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80017cc:	f04f 0000 	mov.w	r0, #0
 80017d0:	4915      	ldr	r1, [pc, #84]	; (8001828 <inv+0xf4>)
 80017d2:	f7ff f84b 	bl	800086c <__aeabi_ddiv>
 80017d6:	4602      	mov	r2, r0
 80017d8:	460b      	mov	r3, r1
 80017da:	4690      	mov	r8, r2
 80017dc:	4699      	mov	r9, r3
 80017de:	7ffb      	ldrb	r3, [r7, #31]
 80017e0:	00db      	lsls	r3, r3, #3
 80017e2:	683a      	ldr	r2, [r7, #0]
 80017e4:	4413      	add	r3, r2
 80017e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017ea:	7ff9      	ldrb	r1, [r7, #31]
 80017ec:	00c9      	lsls	r1, r1, #3
 80017ee:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80017f0:	1844      	adds	r4, r0, r1
 80017f2:	4640      	mov	r0, r8
 80017f4:	4649      	mov	r1, r9
 80017f6:	f7fe ff0f 	bl	8000618 <__aeabi_dmul>
 80017fa:	4602      	mov	r2, r0
 80017fc:	460b      	mov	r3, r1
 80017fe:	e9c4 2300 	strd	r2, r3, [r4]
    for(i = 0; i < n*n; i++){
 8001802:	7ffb      	ldrb	r3, [r7, #31]
 8001804:	3301      	adds	r3, #1
 8001806:	77fb      	strb	r3, [r7, #31]
 8001808:	7ffa      	ldrb	r2, [r7, #31]
 800180a:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800180e:	f897 1038 	ldrb.w	r1, [r7, #56]	; 0x38
 8001812:	fb01 f303 	mul.w	r3, r1, r3
 8001816:	429a      	cmp	r2, r3
 8001818:	dbd6      	blt.n	80017c8 <inv+0x94>
    }
    return 1;
 800181a:	2301      	movs	r3, #1
}
 800181c:	4618      	mov	r0, r3
 800181e:	3724      	adds	r7, #36	; 0x24
 8001820:	46bd      	mov	sp, r7
 8001822:	e8bd 8390 	ldmia.w	sp!, {r4, r7, r8, r9, pc}
 8001826:	bf00      	nop
 8001828:	3ff00000 	.word	0x3ff00000

0800182c <adj>:
- double *adjM: pointer to the variable that will hold the resulting adjugate matrix;
@outputs: 
- void;
@#
*/
void adj(double *M, double *subM, uint8_t n, double *adjM){
 800182c:	b5b0      	push	{r4, r5, r7, lr}
 800182e:	b088      	sub	sp, #32
 8001830:	af00      	add	r7, sp, #0
 8001832:	60f8      	str	r0, [r7, #12]
 8001834:	60b9      	str	r1, [r7, #8]
 8001836:	603b      	str	r3, [r7, #0]
 8001838:	4613      	mov	r3, r2
 800183a:	71fb      	strb	r3, [r7, #7]
    uint8_t i,j,w,k;
    double d;
    for( i = 0; i < n; i++){
 800183c:	2300      	movs	r3, #0
 800183e:	77fb      	strb	r3, [r7, #31]
 8001840:	e064      	b.n	800190c <adj+0xe0>
        for(j = 0; j < n; j++){
 8001842:	2300      	movs	r3, #0
 8001844:	77bb      	strb	r3, [r7, #30]
 8001846:	e05a      	b.n	80018fe <adj+0xd2>
            k=0;
 8001848:	2300      	movs	r3, #0
 800184a:	773b      	strb	r3, [r7, #28]
            w=0;
 800184c:	2300      	movs	r3, #0
 800184e:	777b      	strb	r3, [r7, #29]
            while(w < (n-1)*(n-1)){
 8001850:	e024      	b.n	800189c <adj+0x70>
                if(k%n != j && (uint8_t) (k/n) != i){
 8001852:	7f3b      	ldrb	r3, [r7, #28]
 8001854:	79fa      	ldrb	r2, [r7, #7]
 8001856:	fbb3 f1f2 	udiv	r1, r3, r2
 800185a:	fb01 f202 	mul.w	r2, r1, r2
 800185e:	1a9b      	subs	r3, r3, r2
 8001860:	b2db      	uxtb	r3, r3
 8001862:	7fba      	ldrb	r2, [r7, #30]
 8001864:	429a      	cmp	r2, r3
 8001866:	d016      	beq.n	8001896 <adj+0x6a>
 8001868:	7f3a      	ldrb	r2, [r7, #28]
 800186a:	79fb      	ldrb	r3, [r7, #7]
 800186c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001870:	b2db      	uxtb	r3, r3
 8001872:	7ffa      	ldrb	r2, [r7, #31]
 8001874:	429a      	cmp	r2, r3
 8001876:	d00e      	beq.n	8001896 <adj+0x6a>
                    subM[w] = M[k];
 8001878:	7f3b      	ldrb	r3, [r7, #28]
 800187a:	00db      	lsls	r3, r3, #3
 800187c:	68fa      	ldr	r2, [r7, #12]
 800187e:	4413      	add	r3, r2
 8001880:	7f7a      	ldrb	r2, [r7, #29]
 8001882:	00d2      	lsls	r2, r2, #3
 8001884:	68b9      	ldr	r1, [r7, #8]
 8001886:	4411      	add	r1, r2
 8001888:	e9d3 2300 	ldrd	r2, r3, [r3]
 800188c:	e9c1 2300 	strd	r2, r3, [r1]
                    w++;
 8001890:	7f7b      	ldrb	r3, [r7, #29]
 8001892:	3301      	adds	r3, #1
 8001894:	777b      	strb	r3, [r7, #29]
                }
                k++;
 8001896:	7f3b      	ldrb	r3, [r7, #28]
 8001898:	3301      	adds	r3, #1
 800189a:	773b      	strb	r3, [r7, #28]
            while(w < (n-1)*(n-1)){
 800189c:	7f7a      	ldrb	r2, [r7, #29]
 800189e:	79fb      	ldrb	r3, [r7, #7]
 80018a0:	3b01      	subs	r3, #1
 80018a2:	79f9      	ldrb	r1, [r7, #7]
 80018a4:	3901      	subs	r1, #1
 80018a6:	fb01 f303 	mul.w	r3, r1, r3
 80018aa:	429a      	cmp	r2, r3
 80018ac:	dbd1      	blt.n	8001852 <adj+0x26>
            }
            det(subM, n-1, &d);
 80018ae:	79fb      	ldrb	r3, [r7, #7]
 80018b0:	3b01      	subs	r3, #1
 80018b2:	b2db      	uxtb	r3, r3
 80018b4:	f107 0210 	add.w	r2, r7, #16
 80018b8:	4619      	mov	r1, r3
 80018ba:	68b8      	ldr	r0, [r7, #8]
 80018bc:	f7ff fdac 	bl	8001418 <det>
            if((i+j) % 2 != 0){
 80018c0:	7ffa      	ldrb	r2, [r7, #31]
 80018c2:	7fbb      	ldrb	r3, [r7, #30]
 80018c4:	4413      	add	r3, r2
 80018c6:	b2db      	uxtb	r3, r3
 80018c8:	f003 0301 	and.w	r3, r3, #1
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d006      	beq.n	80018de <adj+0xb2>
                d *= -1;
 80018d0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80018d4:	4614      	mov	r4, r2
 80018d6:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 80018da:	e9c7 4504 	strd	r4, r5, [r7, #16]
            }
            adjM[i*n+j] = d;
 80018de:	7ffb      	ldrb	r3, [r7, #31]
 80018e0:	79fa      	ldrb	r2, [r7, #7]
 80018e2:	fb03 f202 	mul.w	r2, r3, r2
 80018e6:	7fbb      	ldrb	r3, [r7, #30]
 80018e8:	4413      	add	r3, r2
 80018ea:	00db      	lsls	r3, r3, #3
 80018ec:	683a      	ldr	r2, [r7, #0]
 80018ee:	18d1      	adds	r1, r2, r3
 80018f0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80018f4:	e9c1 2300 	strd	r2, r3, [r1]
        for(j = 0; j < n; j++){
 80018f8:	7fbb      	ldrb	r3, [r7, #30]
 80018fa:	3301      	adds	r3, #1
 80018fc:	77bb      	strb	r3, [r7, #30]
 80018fe:	7fba      	ldrb	r2, [r7, #30]
 8001900:	79fb      	ldrb	r3, [r7, #7]
 8001902:	429a      	cmp	r2, r3
 8001904:	d3a0      	bcc.n	8001848 <adj+0x1c>
    for( i = 0; i < n; i++){
 8001906:	7ffb      	ldrb	r3, [r7, #31]
 8001908:	3301      	adds	r3, #1
 800190a:	77fb      	strb	r3, [r7, #31]
 800190c:	7ffa      	ldrb	r2, [r7, #31]
 800190e:	79fb      	ldrb	r3, [r7, #7]
 8001910:	429a      	cmp	r2, r3
 8001912:	d396      	bcc.n	8001842 <adj+0x16>
        }
    }
}
 8001914:	bf00      	nop
 8001916:	bf00      	nop
 8001918:	3720      	adds	r7, #32
 800191a:	46bd      	mov	sp, r7
 800191c:	bdb0      	pop	{r4, r5, r7, pc}

0800191e <tr>:
- double *trM: pointer to the variable that will hold the transposed matrix;
@outputs: 
- void;
@#
*/
void tr(double *M, uint8_t n, uint8_t m, double *trM){
 800191e:	b480      	push	{r7}
 8001920:	b087      	sub	sp, #28
 8001922:	af00      	add	r7, sp, #0
 8001924:	60f8      	str	r0, [r7, #12]
 8001926:	607b      	str	r3, [r7, #4]
 8001928:	460b      	mov	r3, r1
 800192a:	72fb      	strb	r3, [r7, #11]
 800192c:	4613      	mov	r3, r2
 800192e:	72bb      	strb	r3, [r7, #10]
    uint8_t i,j;
    for(i = 0; i < n; i++){
 8001930:	2300      	movs	r3, #0
 8001932:	75fb      	strb	r3, [r7, #23]
 8001934:	e022      	b.n	800197c <tr+0x5e>
        for(j=0; j < m; j++){
 8001936:	2300      	movs	r3, #0
 8001938:	75bb      	strb	r3, [r7, #22]
 800193a:	e018      	b.n	800196e <tr+0x50>
            trM[j*n+i] = M[i*m+j];
 800193c:	7dfb      	ldrb	r3, [r7, #23]
 800193e:	7aba      	ldrb	r2, [r7, #10]
 8001940:	fb03 f202 	mul.w	r2, r3, r2
 8001944:	7dbb      	ldrb	r3, [r7, #22]
 8001946:	4413      	add	r3, r2
 8001948:	00db      	lsls	r3, r3, #3
 800194a:	68fa      	ldr	r2, [r7, #12]
 800194c:	4413      	add	r3, r2
 800194e:	7dba      	ldrb	r2, [r7, #22]
 8001950:	7af9      	ldrb	r1, [r7, #11]
 8001952:	fb02 f101 	mul.w	r1, r2, r1
 8001956:	7dfa      	ldrb	r2, [r7, #23]
 8001958:	440a      	add	r2, r1
 800195a:	00d2      	lsls	r2, r2, #3
 800195c:	6879      	ldr	r1, [r7, #4]
 800195e:	4411      	add	r1, r2
 8001960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001964:	e9c1 2300 	strd	r2, r3, [r1]
        for(j=0; j < m; j++){
 8001968:	7dbb      	ldrb	r3, [r7, #22]
 800196a:	3301      	adds	r3, #1
 800196c:	75bb      	strb	r3, [r7, #22]
 800196e:	7dba      	ldrb	r2, [r7, #22]
 8001970:	7abb      	ldrb	r3, [r7, #10]
 8001972:	429a      	cmp	r2, r3
 8001974:	d3e2      	bcc.n	800193c <tr+0x1e>
    for(i = 0; i < n; i++){
 8001976:	7dfb      	ldrb	r3, [r7, #23]
 8001978:	3301      	adds	r3, #1
 800197a:	75fb      	strb	r3, [r7, #23]
 800197c:	7dfa      	ldrb	r2, [r7, #23]
 800197e:	7afb      	ldrb	r3, [r7, #11]
 8001980:	429a      	cmp	r2, r3
 8001982:	d3d8      	bcc.n	8001936 <tr+0x18>
        }
    }
}
 8001984:	bf00      	nop
 8001986:	bf00      	nop
 8001988:	371c      	adds	r7, #28
 800198a:	46bd      	mov	sp, r7
 800198c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001990:	4770      	bx	lr

08001992 <pseudo_inv>:
- double *psinvM: pointer to the variable that will hold the pseudo-inverse;
@outputs: 
- void;
@#
*/
void pseudo_inv(double *M, double *trM, double *tempM, double *adjM, double *subM, double *invM, double *dotM, uint8_t n, double *psinvM){
 8001992:	b580      	push	{r7, lr}
 8001994:	b088      	sub	sp, #32
 8001996:	af04      	add	r7, sp, #16
 8001998:	60f8      	str	r0, [r7, #12]
 800199a:	60b9      	str	r1, [r7, #8]
 800199c:	607a      	str	r2, [r7, #4]
 800199e:	603b      	str	r3, [r7, #0]
    /* (M^T*M)^(-1)*M^T */
    tr(M, n, n, trM);
 80019a0:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80019a4:	f897 1024 	ldrb.w	r1, [r7, #36]	; 0x24
 80019a8:	68bb      	ldr	r3, [r7, #8]
 80019aa:	68f8      	ldr	r0, [r7, #12]
 80019ac:	f7ff ffb7 	bl	800191e <tr>
    dot(trM, n, n, M, n, n, dotM);
 80019b0:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80019b4:	f897 1024 	ldrb.w	r1, [r7, #36]	; 0x24
 80019b8:	6a3b      	ldr	r3, [r7, #32]
 80019ba:	9302      	str	r3, [sp, #8]
 80019bc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80019c0:	9301      	str	r3, [sp, #4]
 80019c2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80019c6:	9300      	str	r3, [sp, #0]
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	68b8      	ldr	r0, [r7, #8]
 80019cc:	f7ff fbbe 	bl	800114c <dot>
    inv(dotM, adjM, subM, tempM, n, invM);
 80019d0:	69fb      	ldr	r3, [r7, #28]
 80019d2:	9301      	str	r3, [sp, #4]
 80019d4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80019d8:	9300      	str	r3, [sp, #0]
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	69ba      	ldr	r2, [r7, #24]
 80019de:	6839      	ldr	r1, [r7, #0]
 80019e0:	6a38      	ldr	r0, [r7, #32]
 80019e2:	f7ff fea7 	bl	8001734 <inv>
    dot(invM, n, n, trM, n, n, psinvM);
 80019e6:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80019ea:	f897 1024 	ldrb.w	r1, [r7, #36]	; 0x24
 80019ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019f0:	9302      	str	r3, [sp, #8]
 80019f2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80019f6:	9301      	str	r3, [sp, #4]
 80019f8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80019fc:	9300      	str	r3, [sp, #0]
 80019fe:	68bb      	ldr	r3, [r7, #8]
 8001a00:	69f8      	ldr	r0, [r7, #28]
 8001a02:	f7ff fba3 	bl	800114c <dot>
}
 8001a06:	bf00      	nop
 8001a08:	3710      	adds	r7, #16
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
	...

08001a10 <B_calc>:
- man_t *manip: pointer to the manipulator struct that olds the reference and actual values of the position, speed and acceleration of the motors;
@outputs:
- void;
@#
*/
void B_calc(man_t *manip){
 8001a10:	b5b0      	push	{r4, r5, r7, lr}
 8001a12:	b086      	sub	sp, #24
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
    double q1,q2;
    rblast(&manip->q0_actual, &q1);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	f503 731a 	add.w	r3, r3, #616	; 0x268
 8001a1e:	f107 0210 	add.w	r2, r7, #16
 8001a22:	4611      	mov	r1, r2
 8001a24:	4618      	mov	r0, r3
 8001a26:	f001 fd2b 	bl	8003480 <rblast>
    rblast(&manip->q1_actual, &q2);
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 8001a30:	f107 0208 	add.w	r2, r7, #8
 8001a34:	4611      	mov	r1, r2
 8001a36:	4618      	mov	r0, r3
 8001a38:	f001 fd22 	bl	8003480 <rblast>
    manip->B[0] = (double) (0.0041601*cos(q1 + 2*q2) + 0.025414*cos(q1 + q2) + 0.075401*cos(q1) + 0.01248*cos(q2) + 0.043486); // (0.024938*cos(q1 + 2*q2) + 0.12469*cos(q1 + q2) + 0.26194*cos(q1) + 0.074812*cos(q2) + 0.16349);
 8001a3c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001a40:	4602      	mov	r2, r0
 8001a42:	460b      	mov	r3, r1
 8001a44:	f7fe fc32 	bl	80002ac <__adddf3>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	460b      	mov	r3, r1
 8001a4c:	4610      	mov	r0, r2
 8001a4e:	4619      	mov	r1, r3
 8001a50:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001a54:	f7fe fc2a 	bl	80002ac <__adddf3>
 8001a58:	4602      	mov	r2, r0
 8001a5a:	460b      	mov	r3, r1
 8001a5c:	ec43 2b17 	vmov	d7, r2, r3
 8001a60:	eeb0 0a47 	vmov.f32	s0, s14
 8001a64:	eef0 0a67 	vmov.f32	s1, s15
 8001a68:	f006 ff6e 	bl	8008948 <cos>
 8001a6c:	ec51 0b10 	vmov	r0, r1, d0
 8001a70:	a3a9      	add	r3, pc, #676	; (adr r3, 8001d18 <B_calc+0x308>)
 8001a72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a76:	f7fe fdcf 	bl	8000618 <__aeabi_dmul>
 8001a7a:	4602      	mov	r2, r0
 8001a7c:	460b      	mov	r3, r1
 8001a7e:	4614      	mov	r4, r2
 8001a80:	461d      	mov	r5, r3
 8001a82:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001a86:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001a8a:	f7fe fc0f 	bl	80002ac <__adddf3>
 8001a8e:	4602      	mov	r2, r0
 8001a90:	460b      	mov	r3, r1
 8001a92:	ec43 2b17 	vmov	d7, r2, r3
 8001a96:	eeb0 0a47 	vmov.f32	s0, s14
 8001a9a:	eef0 0a67 	vmov.f32	s1, s15
 8001a9e:	f006 ff53 	bl	8008948 <cos>
 8001aa2:	ec51 0b10 	vmov	r0, r1, d0
 8001aa6:	a39e      	add	r3, pc, #632	; (adr r3, 8001d20 <B_calc+0x310>)
 8001aa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aac:	f7fe fdb4 	bl	8000618 <__aeabi_dmul>
 8001ab0:	4602      	mov	r2, r0
 8001ab2:	460b      	mov	r3, r1
 8001ab4:	4620      	mov	r0, r4
 8001ab6:	4629      	mov	r1, r5
 8001ab8:	f7fe fbf8 	bl	80002ac <__adddf3>
 8001abc:	4602      	mov	r2, r0
 8001abe:	460b      	mov	r3, r1
 8001ac0:	4614      	mov	r4, r2
 8001ac2:	461d      	mov	r5, r3
 8001ac4:	ed97 7b04 	vldr	d7, [r7, #16]
 8001ac8:	eeb0 0a47 	vmov.f32	s0, s14
 8001acc:	eef0 0a67 	vmov.f32	s1, s15
 8001ad0:	f006 ff3a 	bl	8008948 <cos>
 8001ad4:	ec51 0b10 	vmov	r0, r1, d0
 8001ad8:	a393      	add	r3, pc, #588	; (adr r3, 8001d28 <B_calc+0x318>)
 8001ada:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ade:	f7fe fd9b 	bl	8000618 <__aeabi_dmul>
 8001ae2:	4602      	mov	r2, r0
 8001ae4:	460b      	mov	r3, r1
 8001ae6:	4620      	mov	r0, r4
 8001ae8:	4629      	mov	r1, r5
 8001aea:	f7fe fbdf 	bl	80002ac <__adddf3>
 8001aee:	4602      	mov	r2, r0
 8001af0:	460b      	mov	r3, r1
 8001af2:	4614      	mov	r4, r2
 8001af4:	461d      	mov	r5, r3
 8001af6:	ed97 7b02 	vldr	d7, [r7, #8]
 8001afa:	eeb0 0a47 	vmov.f32	s0, s14
 8001afe:	eef0 0a67 	vmov.f32	s1, s15
 8001b02:	f006 ff21 	bl	8008948 <cos>
 8001b06:	ec51 0b10 	vmov	r0, r1, d0
 8001b0a:	a389      	add	r3, pc, #548	; (adr r3, 8001d30 <B_calc+0x320>)
 8001b0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b10:	f7fe fd82 	bl	8000618 <__aeabi_dmul>
 8001b14:	4602      	mov	r2, r0
 8001b16:	460b      	mov	r3, r1
 8001b18:	4620      	mov	r0, r4
 8001b1a:	4629      	mov	r1, r5
 8001b1c:	f7fe fbc6 	bl	80002ac <__adddf3>
 8001b20:	4602      	mov	r2, r0
 8001b22:	460b      	mov	r3, r1
 8001b24:	4610      	mov	r0, r2
 8001b26:	4619      	mov	r1, r3
 8001b28:	a383      	add	r3, pc, #524	; (adr r3, 8001d38 <B_calc+0x328>)
 8001b2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b2e:	f7fe fbbd 	bl	80002ac <__adddf3>
 8001b32:	4602      	mov	r2, r0
 8001b34:	460b      	mov	r3, r1
 8001b36:	6879      	ldr	r1, [r7, #4]
 8001b38:	f501 619a 	add.w	r1, r1, #1232	; 0x4d0
 8001b3c:	e9c1 2300 	strd	r2, r3, [r1]
    manip->B[1] = (double) (0.00208*cos(q1 + 2*q2) + 0.020636*cos(q1 + q2) + 0.036429*cos(q1) + 0.0083202*cos(q2) + 0.0096571); // (0.012469*cos(q1 + 2*q2) + 0.09975*cos(q1 + q2) + 0.14962*cos(q1) + 0.049875*cos(q2) + 0.058307);
 8001b40:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001b44:	4602      	mov	r2, r0
 8001b46:	460b      	mov	r3, r1
 8001b48:	f7fe fbb0 	bl	80002ac <__adddf3>
 8001b4c:	4602      	mov	r2, r0
 8001b4e:	460b      	mov	r3, r1
 8001b50:	4610      	mov	r0, r2
 8001b52:	4619      	mov	r1, r3
 8001b54:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001b58:	f7fe fba8 	bl	80002ac <__adddf3>
 8001b5c:	4602      	mov	r2, r0
 8001b5e:	460b      	mov	r3, r1
 8001b60:	ec43 2b17 	vmov	d7, r2, r3
 8001b64:	eeb0 0a47 	vmov.f32	s0, s14
 8001b68:	eef0 0a67 	vmov.f32	s1, s15
 8001b6c:	f006 feec 	bl	8008948 <cos>
 8001b70:	ec51 0b10 	vmov	r0, r1, d0
 8001b74:	a372      	add	r3, pc, #456	; (adr r3, 8001d40 <B_calc+0x330>)
 8001b76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b7a:	f7fe fd4d 	bl	8000618 <__aeabi_dmul>
 8001b7e:	4602      	mov	r2, r0
 8001b80:	460b      	mov	r3, r1
 8001b82:	4614      	mov	r4, r2
 8001b84:	461d      	mov	r5, r3
 8001b86:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001b8a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001b8e:	f7fe fb8d 	bl	80002ac <__adddf3>
 8001b92:	4602      	mov	r2, r0
 8001b94:	460b      	mov	r3, r1
 8001b96:	ec43 2b17 	vmov	d7, r2, r3
 8001b9a:	eeb0 0a47 	vmov.f32	s0, s14
 8001b9e:	eef0 0a67 	vmov.f32	s1, s15
 8001ba2:	f006 fed1 	bl	8008948 <cos>
 8001ba6:	ec51 0b10 	vmov	r0, r1, d0
 8001baa:	a367      	add	r3, pc, #412	; (adr r3, 8001d48 <B_calc+0x338>)
 8001bac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bb0:	f7fe fd32 	bl	8000618 <__aeabi_dmul>
 8001bb4:	4602      	mov	r2, r0
 8001bb6:	460b      	mov	r3, r1
 8001bb8:	4620      	mov	r0, r4
 8001bba:	4629      	mov	r1, r5
 8001bbc:	f7fe fb76 	bl	80002ac <__adddf3>
 8001bc0:	4602      	mov	r2, r0
 8001bc2:	460b      	mov	r3, r1
 8001bc4:	4614      	mov	r4, r2
 8001bc6:	461d      	mov	r5, r3
 8001bc8:	ed97 7b04 	vldr	d7, [r7, #16]
 8001bcc:	eeb0 0a47 	vmov.f32	s0, s14
 8001bd0:	eef0 0a67 	vmov.f32	s1, s15
 8001bd4:	f006 feb8 	bl	8008948 <cos>
 8001bd8:	ec51 0b10 	vmov	r0, r1, d0
 8001bdc:	a35c      	add	r3, pc, #368	; (adr r3, 8001d50 <B_calc+0x340>)
 8001bde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001be2:	f7fe fd19 	bl	8000618 <__aeabi_dmul>
 8001be6:	4602      	mov	r2, r0
 8001be8:	460b      	mov	r3, r1
 8001bea:	4620      	mov	r0, r4
 8001bec:	4629      	mov	r1, r5
 8001bee:	f7fe fb5d 	bl	80002ac <__adddf3>
 8001bf2:	4602      	mov	r2, r0
 8001bf4:	460b      	mov	r3, r1
 8001bf6:	4614      	mov	r4, r2
 8001bf8:	461d      	mov	r5, r3
 8001bfa:	ed97 7b02 	vldr	d7, [r7, #8]
 8001bfe:	eeb0 0a47 	vmov.f32	s0, s14
 8001c02:	eef0 0a67 	vmov.f32	s1, s15
 8001c06:	f006 fe9f 	bl	8008948 <cos>
 8001c0a:	ec51 0b10 	vmov	r0, r1, d0
 8001c0e:	a352      	add	r3, pc, #328	; (adr r3, 8001d58 <B_calc+0x348>)
 8001c10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c14:	f7fe fd00 	bl	8000618 <__aeabi_dmul>
 8001c18:	4602      	mov	r2, r0
 8001c1a:	460b      	mov	r3, r1
 8001c1c:	4620      	mov	r0, r4
 8001c1e:	4629      	mov	r1, r5
 8001c20:	f7fe fb44 	bl	80002ac <__adddf3>
 8001c24:	4602      	mov	r2, r0
 8001c26:	460b      	mov	r3, r1
 8001c28:	4610      	mov	r0, r2
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	a34c      	add	r3, pc, #304	; (adr r3, 8001d60 <B_calc+0x350>)
 8001c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c32:	f7fe fb3b 	bl	80002ac <__adddf3>
 8001c36:	4602      	mov	r2, r0
 8001c38:	460b      	mov	r3, r1
 8001c3a:	6879      	ldr	r1, [r7, #4]
 8001c3c:	f501 619c 	add.w	r1, r1, #1248	; 0x4e0
 8001c40:	e941 2302 	strd	r2, r3, [r1, #-8]
    manip->B[2] = manip->B[1]; // the matrix is symmetrical
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	f503 639c 	add.w	r3, r3, #1248	; 0x4e0
 8001c4a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8001c4e:	6879      	ldr	r1, [r7, #4]
 8001c50:	f501 619c 	add.w	r1, r1, #1248	; 0x4e0
 8001c54:	e9c1 2300 	strd	r2, r3, [r1]
    manip->B[3] = (double) (0.015857*cos(q1 + q2) + 0.036429*cos(q1) + 0.0041601*cos(q2) + 0.0096592); // (0.074812*cos(q1 + q2) + 0.14962*cos(q1) + 0.024938*cos(q2) + 0.058309);
 8001c58:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001c5c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001c60:	f7fe fb24 	bl	80002ac <__adddf3>
 8001c64:	4602      	mov	r2, r0
 8001c66:	460b      	mov	r3, r1
 8001c68:	ec43 2b17 	vmov	d7, r2, r3
 8001c6c:	eeb0 0a47 	vmov.f32	s0, s14
 8001c70:	eef0 0a67 	vmov.f32	s1, s15
 8001c74:	f006 fe68 	bl	8008948 <cos>
 8001c78:	ec51 0b10 	vmov	r0, r1, d0
 8001c7c:	a33a      	add	r3, pc, #232	; (adr r3, 8001d68 <B_calc+0x358>)
 8001c7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c82:	f7fe fcc9 	bl	8000618 <__aeabi_dmul>
 8001c86:	4602      	mov	r2, r0
 8001c88:	460b      	mov	r3, r1
 8001c8a:	4614      	mov	r4, r2
 8001c8c:	461d      	mov	r5, r3
 8001c8e:	ed97 7b04 	vldr	d7, [r7, #16]
 8001c92:	eeb0 0a47 	vmov.f32	s0, s14
 8001c96:	eef0 0a67 	vmov.f32	s1, s15
 8001c9a:	f006 fe55 	bl	8008948 <cos>
 8001c9e:	ec51 0b10 	vmov	r0, r1, d0
 8001ca2:	a32b      	add	r3, pc, #172	; (adr r3, 8001d50 <B_calc+0x340>)
 8001ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ca8:	f7fe fcb6 	bl	8000618 <__aeabi_dmul>
 8001cac:	4602      	mov	r2, r0
 8001cae:	460b      	mov	r3, r1
 8001cb0:	4620      	mov	r0, r4
 8001cb2:	4629      	mov	r1, r5
 8001cb4:	f7fe fafa 	bl	80002ac <__adddf3>
 8001cb8:	4602      	mov	r2, r0
 8001cba:	460b      	mov	r3, r1
 8001cbc:	4614      	mov	r4, r2
 8001cbe:	461d      	mov	r5, r3
 8001cc0:	ed97 7b02 	vldr	d7, [r7, #8]
 8001cc4:	eeb0 0a47 	vmov.f32	s0, s14
 8001cc8:	eef0 0a67 	vmov.f32	s1, s15
 8001ccc:	f006 fe3c 	bl	8008948 <cos>
 8001cd0:	ec51 0b10 	vmov	r0, r1, d0
 8001cd4:	a310      	add	r3, pc, #64	; (adr r3, 8001d18 <B_calc+0x308>)
 8001cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cda:	f7fe fc9d 	bl	8000618 <__aeabi_dmul>
 8001cde:	4602      	mov	r2, r0
 8001ce0:	460b      	mov	r3, r1
 8001ce2:	4620      	mov	r0, r4
 8001ce4:	4629      	mov	r1, r5
 8001ce6:	f7fe fae1 	bl	80002ac <__adddf3>
 8001cea:	4602      	mov	r2, r0
 8001cec:	460b      	mov	r3, r1
 8001cee:	4610      	mov	r0, r2
 8001cf0:	4619      	mov	r1, r3
 8001cf2:	a31f      	add	r3, pc, #124	; (adr r3, 8001d70 <B_calc+0x360>)
 8001cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cf8:	f7fe fad8 	bl	80002ac <__adddf3>
 8001cfc:	4602      	mov	r2, r0
 8001cfe:	460b      	mov	r3, r1
 8001d00:	6879      	ldr	r1, [r7, #4]
 8001d02:	f501 619e 	add.w	r1, r1, #1264	; 0x4f0
 8001d06:	e941 2302 	strd	r2, r3, [r1, #-8]
    /*  manip::B is actually a vector, but it can be seen as follows: 
        [B[0], B[1]]
        [B[2], B[3]] */
        
}
 8001d0a:	bf00      	nop
 8001d0c:	3718      	adds	r7, #24
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bdb0      	pop	{r4, r5, r7, pc}
 8001d12:	bf00      	nop
 8001d14:	f3af 8000 	nop.w
 8001d18:	572b6000 	.word	0x572b6000
 8001d1c:	3f710a2e 	.word	0x3f710a2e
 8001d20:	ab713272 	.word	0xab713272
 8001d24:	3f9a0620 	.word	0x3f9a0620
 8001d28:	dd15f02c 	.word	0xdd15f02c
 8001d2c:	3fb34d7a 	.word	0x3fb34d7a
 8001d30:	3ed527e5 	.word	0x3ed527e5
 8001d34:	3f898f1d 	.word	0x3f898f1d
 8001d38:	07aaef2c 	.word	0x07aaef2c
 8001d3c:	3fa643cc 	.word	0x3fa643cc
 8001d40:	7f38c543 	.word	0x7f38c543
 8001d44:	3f610a13 	.word	0x3f610a13
 8001d48:	847b2464 	.word	0x847b2464
 8001d4c:	3f95219a 	.word	0x3f95219a
 8001d50:	674080fa 	.word	0x674080fa
 8001d54:	3fa2a6d2 	.word	0x3fa2a6d2
 8001d58:	572b6000 	.word	0x572b6000
 8001d5c:	3f810a2e 	.word	0x3f810a2e
 8001d60:	0564c3cf 	.word	0x0564c3cf
 8001d64:	3f83c71a 	.word	0x3f83c71a
 8001d68:	41a6937d 	.word	0x41a6937d
 8001d6c:	3f903cd1 	.word	0x3f903cd1
 8001d70:	e0d81c8c 	.word	0xe0d81c8c
 8001d74:	3f83c833 	.word	0x3f83c833

08001d78 <C_calc>:
- man_t *manip: pointer to the manipulator struct that olds the reference and actual values of the position, speed and acceleration of the motors;
@outputs:
- void;
@#
*/
void C_calc(man_t *manip){
 8001d78:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001d7c:	b08a      	sub	sp, #40	; 0x28
 8001d7e:	af00      	add	r7, sp, #0
 8001d80:	6078      	str	r0, [r7, #4]
    double q1, q2, dq1, dq2;
    rblast(&manip->q0_actual, &q1);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	f503 731a 	add.w	r3, r3, #616	; 0x268
 8001d88:	f107 0220 	add.w	r2, r7, #32
 8001d8c:	4611      	mov	r1, r2
 8001d8e:	4618      	mov	r0, r3
 8001d90:	f001 fb76 	bl	8003480 <rblast>
    rblast(&manip->q1_actual, &q2);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 8001d9a:	f107 0218 	add.w	r2, r7, #24
 8001d9e:	4611      	mov	r1, r2
 8001da0:	4618      	mov	r0, r3
 8001da2:	f001 fb6d 	bl	8003480 <rblast>
    rblast(&manip->dq0_actual, &dq1);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	f503 7346 	add.w	r3, r3, #792	; 0x318
 8001dac:	f107 0210 	add.w	r2, r7, #16
 8001db0:	4611      	mov	r1, r2
 8001db2:	4618      	mov	r0, r3
 8001db4:	f001 fb64 	bl	8003480 <rblast>
    rblast(&manip->dq1_actual, &dq2);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	f503 735c 	add.w	r3, r3, #880	; 0x370
 8001dbe:	f107 0208 	add.w	r2, r7, #8
 8001dc2:	4611      	mov	r1, r2
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f001 fb5b 	bl	8003480 <rblast>
    manip->C[0] = (double) ( - 0.5*dq2*(0.0041601*sin(q1 + 2*q2) + 0.009557*sin(q1 + q2) + 0.0083202*sin(q2))); // ( - 0.5*dq2*(0.024938*sin(q1 + 2*q2) + 0.049875*sin(q1 + q2) + 0.049875*sin(q2)));
 8001dca:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001dce:	f04f 0200 	mov.w	r2, #0
 8001dd2:	4bbb      	ldr	r3, [pc, #748]	; (80020c0 <C_calc+0x348>)
 8001dd4:	f7fe fc20 	bl	8000618 <__aeabi_dmul>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	460b      	mov	r3, r1
 8001ddc:	4614      	mov	r4, r2
 8001dde:	461d      	mov	r5, r3
 8001de0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001de4:	4602      	mov	r2, r0
 8001de6:	460b      	mov	r3, r1
 8001de8:	f7fe fa60 	bl	80002ac <__adddf3>
 8001dec:	4602      	mov	r2, r0
 8001dee:	460b      	mov	r3, r1
 8001df0:	4610      	mov	r0, r2
 8001df2:	4619      	mov	r1, r3
 8001df4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001df8:	f7fe fa58 	bl	80002ac <__adddf3>
 8001dfc:	4602      	mov	r2, r0
 8001dfe:	460b      	mov	r3, r1
 8001e00:	ec43 2b17 	vmov	d7, r2, r3
 8001e04:	eeb0 0a47 	vmov.f32	s0, s14
 8001e08:	eef0 0a67 	vmov.f32	s1, s15
 8001e0c:	f006 fdf0 	bl	80089f0 <sin>
 8001e10:	ec51 0b10 	vmov	r0, r1, d0
 8001e14:	a39e      	add	r3, pc, #632	; (adr r3, 8002090 <C_calc+0x318>)
 8001e16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e1a:	f7fe fbfd 	bl	8000618 <__aeabi_dmul>
 8001e1e:	4602      	mov	r2, r0
 8001e20:	460b      	mov	r3, r1
 8001e22:	4690      	mov	r8, r2
 8001e24:	4699      	mov	r9, r3
 8001e26:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001e2a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001e2e:	f7fe fa3d 	bl	80002ac <__adddf3>
 8001e32:	4602      	mov	r2, r0
 8001e34:	460b      	mov	r3, r1
 8001e36:	ec43 2b17 	vmov	d7, r2, r3
 8001e3a:	eeb0 0a47 	vmov.f32	s0, s14
 8001e3e:	eef0 0a67 	vmov.f32	s1, s15
 8001e42:	f006 fdd5 	bl	80089f0 <sin>
 8001e46:	ec51 0b10 	vmov	r0, r1, d0
 8001e4a:	a393      	add	r3, pc, #588	; (adr r3, 8002098 <C_calc+0x320>)
 8001e4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e50:	f7fe fbe2 	bl	8000618 <__aeabi_dmul>
 8001e54:	4602      	mov	r2, r0
 8001e56:	460b      	mov	r3, r1
 8001e58:	4640      	mov	r0, r8
 8001e5a:	4649      	mov	r1, r9
 8001e5c:	f7fe fa26 	bl	80002ac <__adddf3>
 8001e60:	4602      	mov	r2, r0
 8001e62:	460b      	mov	r3, r1
 8001e64:	4690      	mov	r8, r2
 8001e66:	4699      	mov	r9, r3
 8001e68:	ed97 7b06 	vldr	d7, [r7, #24]
 8001e6c:	eeb0 0a47 	vmov.f32	s0, s14
 8001e70:	eef0 0a67 	vmov.f32	s1, s15
 8001e74:	f006 fdbc 	bl	80089f0 <sin>
 8001e78:	ec51 0b10 	vmov	r0, r1, d0
 8001e7c:	a388      	add	r3, pc, #544	; (adr r3, 80020a0 <C_calc+0x328>)
 8001e7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e82:	f7fe fbc9 	bl	8000618 <__aeabi_dmul>
 8001e86:	4602      	mov	r2, r0
 8001e88:	460b      	mov	r3, r1
 8001e8a:	4640      	mov	r0, r8
 8001e8c:	4649      	mov	r1, r9
 8001e8e:	f7fe fa0d 	bl	80002ac <__adddf3>
 8001e92:	4602      	mov	r2, r0
 8001e94:	460b      	mov	r3, r1
 8001e96:	4620      	mov	r0, r4
 8001e98:	4629      	mov	r1, r5
 8001e9a:	f7fe fbbd 	bl	8000618 <__aeabi_dmul>
 8001e9e:	4602      	mov	r2, r0
 8001ea0:	460b      	mov	r3, r1
 8001ea2:	6879      	ldr	r1, [r7, #4]
 8001ea4:	f501 619e 	add.w	r1, r1, #1264	; 0x4f0
 8001ea8:	e9c1 2300 	strd	r2, r3, [r1]
    manip->C[1] = (double) ( - 0.000056218*(dq1 + dq2)*(37.0*sin(q1 + 2*q2) + 85.0*sin(q1 + q2) + 74.0*sin(q2))); // ( - 0.012469*(dq1 + dq2)*(sin(q1 + 2*q2) + 2*sin(q1 + q2) + 2*sin(q2)));
 8001eac:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001eb0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001eb4:	f7fe f9fa 	bl	80002ac <__adddf3>
 8001eb8:	4602      	mov	r2, r0
 8001eba:	460b      	mov	r3, r1
 8001ebc:	4610      	mov	r0, r2
 8001ebe:	4619      	mov	r1, r3
 8001ec0:	a379      	add	r3, pc, #484	; (adr r3, 80020a8 <C_calc+0x330>)
 8001ec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ec6:	f7fe fba7 	bl	8000618 <__aeabi_dmul>
 8001eca:	4602      	mov	r2, r0
 8001ecc:	460b      	mov	r3, r1
 8001ece:	4614      	mov	r4, r2
 8001ed0:	461d      	mov	r5, r3
 8001ed2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001ed6:	4602      	mov	r2, r0
 8001ed8:	460b      	mov	r3, r1
 8001eda:	f7fe f9e7 	bl	80002ac <__adddf3>
 8001ede:	4602      	mov	r2, r0
 8001ee0:	460b      	mov	r3, r1
 8001ee2:	4610      	mov	r0, r2
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001eea:	f7fe f9df 	bl	80002ac <__adddf3>
 8001eee:	4602      	mov	r2, r0
 8001ef0:	460b      	mov	r3, r1
 8001ef2:	ec43 2b17 	vmov	d7, r2, r3
 8001ef6:	eeb0 0a47 	vmov.f32	s0, s14
 8001efa:	eef0 0a67 	vmov.f32	s1, s15
 8001efe:	f006 fd77 	bl	80089f0 <sin>
 8001f02:	ec51 0b10 	vmov	r0, r1, d0
 8001f06:	f04f 0200 	mov.w	r2, #0
 8001f0a:	4b6e      	ldr	r3, [pc, #440]	; (80020c4 <C_calc+0x34c>)
 8001f0c:	f7fe fb84 	bl	8000618 <__aeabi_dmul>
 8001f10:	4602      	mov	r2, r0
 8001f12:	460b      	mov	r3, r1
 8001f14:	4690      	mov	r8, r2
 8001f16:	4699      	mov	r9, r3
 8001f18:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001f1c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001f20:	f7fe f9c4 	bl	80002ac <__adddf3>
 8001f24:	4602      	mov	r2, r0
 8001f26:	460b      	mov	r3, r1
 8001f28:	ec43 2b17 	vmov	d7, r2, r3
 8001f2c:	eeb0 0a47 	vmov.f32	s0, s14
 8001f30:	eef0 0a67 	vmov.f32	s1, s15
 8001f34:	f006 fd5c 	bl	80089f0 <sin>
 8001f38:	ec51 0b10 	vmov	r0, r1, d0
 8001f3c:	f04f 0200 	mov.w	r2, #0
 8001f40:	4b61      	ldr	r3, [pc, #388]	; (80020c8 <C_calc+0x350>)
 8001f42:	f7fe fb69 	bl	8000618 <__aeabi_dmul>
 8001f46:	4602      	mov	r2, r0
 8001f48:	460b      	mov	r3, r1
 8001f4a:	4640      	mov	r0, r8
 8001f4c:	4649      	mov	r1, r9
 8001f4e:	f7fe f9ad 	bl	80002ac <__adddf3>
 8001f52:	4602      	mov	r2, r0
 8001f54:	460b      	mov	r3, r1
 8001f56:	4690      	mov	r8, r2
 8001f58:	4699      	mov	r9, r3
 8001f5a:	ed97 7b06 	vldr	d7, [r7, #24]
 8001f5e:	eeb0 0a47 	vmov.f32	s0, s14
 8001f62:	eef0 0a67 	vmov.f32	s1, s15
 8001f66:	f006 fd43 	bl	80089f0 <sin>
 8001f6a:	ec51 0b10 	vmov	r0, r1, d0
 8001f6e:	f04f 0200 	mov.w	r2, #0
 8001f72:	4b56      	ldr	r3, [pc, #344]	; (80020cc <C_calc+0x354>)
 8001f74:	f7fe fb50 	bl	8000618 <__aeabi_dmul>
 8001f78:	4602      	mov	r2, r0
 8001f7a:	460b      	mov	r3, r1
 8001f7c:	4640      	mov	r0, r8
 8001f7e:	4649      	mov	r1, r9
 8001f80:	f7fe f994 	bl	80002ac <__adddf3>
 8001f84:	4602      	mov	r2, r0
 8001f86:	460b      	mov	r3, r1
 8001f88:	4620      	mov	r0, r4
 8001f8a:	4629      	mov	r1, r5
 8001f8c:	f7fe fb44 	bl	8000618 <__aeabi_dmul>
 8001f90:	4602      	mov	r2, r0
 8001f92:	460b      	mov	r3, r1
 8001f94:	6879      	ldr	r1, [r7, #4]
 8001f96:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8001f9a:	e941 2302 	strd	r2, r3, [r1, #-8]
    manip->C[2] = (double) (dq1*(0.00208*sin(q1 + 2.0*q2) + 0.0047785*sin(q1 + q2) + 0.0041601*sin(q2))); // (dq1*(0.012469*sin(q1 + 2*q2) + 0.024938*sin(q1 + q2) + 0.024938*sin(q2)));
 8001f9e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001fa2:	4602      	mov	r2, r0
 8001fa4:	460b      	mov	r3, r1
 8001fa6:	f7fe f981 	bl	80002ac <__adddf3>
 8001faa:	4602      	mov	r2, r0
 8001fac:	460b      	mov	r3, r1
 8001fae:	4610      	mov	r0, r2
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001fb6:	f7fe f979 	bl	80002ac <__adddf3>
 8001fba:	4602      	mov	r2, r0
 8001fbc:	460b      	mov	r3, r1
 8001fbe:	ec43 2b17 	vmov	d7, r2, r3
 8001fc2:	eeb0 0a47 	vmov.f32	s0, s14
 8001fc6:	eef0 0a67 	vmov.f32	s1, s15
 8001fca:	f006 fd11 	bl	80089f0 <sin>
 8001fce:	ec51 0b10 	vmov	r0, r1, d0
 8001fd2:	a337      	add	r3, pc, #220	; (adr r3, 80020b0 <C_calc+0x338>)
 8001fd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fd8:	f7fe fb1e 	bl	8000618 <__aeabi_dmul>
 8001fdc:	4602      	mov	r2, r0
 8001fde:	460b      	mov	r3, r1
 8001fe0:	4614      	mov	r4, r2
 8001fe2:	461d      	mov	r5, r3
 8001fe4:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001fe8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001fec:	f7fe f95e 	bl	80002ac <__adddf3>
 8001ff0:	4602      	mov	r2, r0
 8001ff2:	460b      	mov	r3, r1
 8001ff4:	ec43 2b17 	vmov	d7, r2, r3
 8001ff8:	eeb0 0a47 	vmov.f32	s0, s14
 8001ffc:	eef0 0a67 	vmov.f32	s1, s15
 8002000:	f006 fcf6 	bl	80089f0 <sin>
 8002004:	ec51 0b10 	vmov	r0, r1, d0
 8002008:	a32b      	add	r3, pc, #172	; (adr r3, 80020b8 <C_calc+0x340>)
 800200a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800200e:	f7fe fb03 	bl	8000618 <__aeabi_dmul>
 8002012:	4602      	mov	r2, r0
 8002014:	460b      	mov	r3, r1
 8002016:	4620      	mov	r0, r4
 8002018:	4629      	mov	r1, r5
 800201a:	f7fe f947 	bl	80002ac <__adddf3>
 800201e:	4602      	mov	r2, r0
 8002020:	460b      	mov	r3, r1
 8002022:	4614      	mov	r4, r2
 8002024:	461d      	mov	r5, r3
 8002026:	ed97 7b06 	vldr	d7, [r7, #24]
 800202a:	eeb0 0a47 	vmov.f32	s0, s14
 800202e:	eef0 0a67 	vmov.f32	s1, s15
 8002032:	f006 fcdd 	bl	80089f0 <sin>
 8002036:	ec51 0b10 	vmov	r0, r1, d0
 800203a:	a315      	add	r3, pc, #84	; (adr r3, 8002090 <C_calc+0x318>)
 800203c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002040:	f7fe faea 	bl	8000618 <__aeabi_dmul>
 8002044:	4602      	mov	r2, r0
 8002046:	460b      	mov	r3, r1
 8002048:	4620      	mov	r0, r4
 800204a:	4629      	mov	r1, r5
 800204c:	f7fe f92e 	bl	80002ac <__adddf3>
 8002050:	4602      	mov	r2, r0
 8002052:	460b      	mov	r3, r1
 8002054:	4610      	mov	r0, r2
 8002056:	4619      	mov	r1, r3
 8002058:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800205c:	f7fe fadc 	bl	8000618 <__aeabi_dmul>
 8002060:	4602      	mov	r2, r0
 8002062:	460b      	mov	r3, r1
 8002064:	6879      	ldr	r1, [r7, #4]
 8002066:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 800206a:	e9c1 2300 	strd	r2, r3, [r1]
    manip->C[3] = (double) 0.0;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	f503 63a2 	add.w	r3, r3, #1296	; 0x510
 8002074:	4619      	mov	r1, r3
 8002076:	f04f 0200 	mov.w	r2, #0
 800207a:	f04f 0300 	mov.w	r3, #0
 800207e:	e941 2302 	strd	r2, r3, [r1, #-8]
    /*  manip::C is actually a vector, but it can be seen as follows: 
        [C[0], C[1]]
        [C[2], C[3]] */
}
 8002082:	bf00      	nop
 8002084:	3728      	adds	r7, #40	; 0x28
 8002086:	46bd      	mov	sp, r7
 8002088:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800208c:	f3af 8000 	nop.w
 8002090:	572b6000 	.word	0x572b6000
 8002094:	3f710a2e 	.word	0x3f710a2e
 8002098:	d3953dea 	.word	0xd3953dea
 800209c:	3f83929e 	.word	0x3f83929e
 80020a0:	572b6000 	.word	0x572b6000
 80020a4:	3f810a2e 	.word	0x3f810a2e
 80020a8:	c585c1dd 	.word	0xc585c1dd
 80020ac:	bf0d7973 	.word	0xbf0d7973
 80020b0:	7f38c543 	.word	0x7f38c543
 80020b4:	3f610a13 	.word	0x3f610a13
 80020b8:	d3953dea 	.word	0xd3953dea
 80020bc:	3f73929e 	.word	0x3f73929e
 80020c0:	bfe00000 	.word	0xbfe00000
 80020c4:	40428000 	.word	0x40428000
 80020c8:	40554000 	.word	0x40554000
 80020cc:	40528000 	.word	0x40528000

080020d0 <controller>:
- double *u: double[2] vector pointer that holds the control input to apply to motors (speed control);
@outputs: 
- void;
@#
*/
void controller(man_t *manip, double *u){
 80020d0:	b5b0      	push	{r4, r5, r7, lr}
 80020d2:	b0d0      	sub	sp, #320	; 0x140
 80020d4:	af04      	add	r7, sp, #16
 80020d6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80020da:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80020de:	6018      	str	r0, [r3, #0]
 80020e0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80020e4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80020e8:	6019      	str	r1, [r3, #0]
    double Bddq[2], invC[4], result[2];
    double d;
    uint8_t i;

    /* data preparation */
    rbpop(&manip->q0, &q[0]);
 80020ea:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80020ee:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f507 728c 	add.w	r2, r7, #280	; 0x118
 80020f8:	4611      	mov	r1, r2
 80020fa:	4618      	mov	r0, r3
 80020fc:	f001 f97c 	bl	80033f8 <rbpop>
    rbpop(&manip->q1, &q[1]);
 8002100:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8002104:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800210e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002112:	3308      	adds	r3, #8
 8002114:	4619      	mov	r1, r3
 8002116:	4610      	mov	r0, r2
 8002118:	f001 f96e 	bl	80033f8 <rbpop>
    rbpop(&manip->dq0, &dq[0]);
 800211c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8002120:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	33b0      	adds	r3, #176	; 0xb0
 8002128:	f507 7284 	add.w	r2, r7, #264	; 0x108
 800212c:	4611      	mov	r1, r2
 800212e:	4618      	mov	r0, r3
 8002130:	f001 f962 	bl	80033f8 <rbpop>
    rbpop(&manip->dq1, &dq[1]);
 8002134:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8002138:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f503 7284 	add.w	r2, r3, #264	; 0x108
 8002142:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8002146:	3308      	adds	r3, #8
 8002148:	4619      	mov	r1, r3
 800214a:	4610      	mov	r0, r2
 800214c:	f001 f954 	bl	80033f8 <rbpop>
    rbpop(&manip->ddq0, &ddq[0]);
 8002150:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8002154:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 800215e:	f107 02f8 	add.w	r2, r7, #248	; 0xf8
 8002162:	4611      	mov	r1, r2
 8002164:	4618      	mov	r0, r3
 8002166:	f001 f947 	bl	80033f8 <rbpop>
    rbpop(&manip->ddq1, &ddq[1]);
 800216a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800216e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f503 72dc 	add.w	r2, r3, #440	; 0x1b8
 8002178:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800217c:	3308      	adds	r3, #8
 800217e:	4619      	mov	r1, r3
 8002180:	4610      	mov	r0, r2
 8002182:	f001 f939 	bl	80033f8 <rbpop>
    rblast(&manip->q0_actual, &q_actual[0]);
 8002186:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800218a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f503 731a 	add.w	r3, r3, #616	; 0x268
 8002194:	f107 02e8 	add.w	r2, r7, #232	; 0xe8
 8002198:	4611      	mov	r1, r2
 800219a:	4618      	mov	r0, r3
 800219c:	f001 f970 	bl	8003480 <rblast>
    rblast(&manip->q1_actual, &q_actual[1]);
 80021a0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80021a4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f503 7230 	add.w	r2, r3, #704	; 0x2c0
 80021ae:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80021b2:	3308      	adds	r3, #8
 80021b4:	4619      	mov	r1, r3
 80021b6:	4610      	mov	r0, r2
 80021b8:	f001 f962 	bl	8003480 <rblast>
    rblast(&manip->dq0_actual, &dq_actual[0]);
 80021bc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80021c0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f503 7346 	add.w	r3, r3, #792	; 0x318
 80021ca:	f107 02d8 	add.w	r2, r7, #216	; 0xd8
 80021ce:	4611      	mov	r1, r2
 80021d0:	4618      	mov	r0, r3
 80021d2:	f001 f955 	bl	8003480 <rblast>
    rblast(&manip->dq1_actual, &dq_actual[1]);
 80021d6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80021da:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f503 725c 	add.w	r2, r3, #880	; 0x370
 80021e4:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80021e8:	3308      	adds	r3, #8
 80021ea:	4619      	mov	r1, r3
 80021ec:	4610      	mov	r0, r2
 80021ee:	f001 f947 	bl	8003480 <rblast>
    rblast(&manip->ddq0_actual, &ddq_actual[0]);
 80021f2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80021f6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f503 7372 	add.w	r3, r3, #968	; 0x3c8
 8002200:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 8002204:	4611      	mov	r1, r2
 8002206:	4618      	mov	r0, r3
 8002208:	f001 f93a 	bl	8003480 <rblast>
    rblast(&manip->ddq1_actual, &ddq_actual[1]);
 800220c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8002210:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f503 6284 	add.w	r2, r3, #1056	; 0x420
 800221a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800221e:	3308      	adds	r3, #8
 8002220:	4619      	mov	r1, r3
 8002222:	4610      	mov	r0, r2
 8002224:	f001 f92c 	bl	8003480 <rblast>
    B_calc(manip);
 8002228:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800222c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002230:	6818      	ldr	r0, [r3, #0]
 8002232:	f7ff fbed 	bl	8001a10 <B_calc>
    C_calc(manip);
 8002236:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800223a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800223e:	6818      	ldr	r0, [r3, #0]
 8002240:	f7ff fd9a 	bl	8001d78 <C_calc>

    diff(q, q_actual, 2, ep); /* q - q_d */
 8002244:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8002248:	f107 01e8 	add.w	r1, r7, #232	; 0xe8
 800224c:	f507 708c 	add.w	r0, r7, #280	; 0x118
 8002250:	2202      	movs	r2, #2
 8002252:	f7ff f8b4 	bl	80013be <diff>
    diff(dq, dq_actual, 2, ed); /* dq - dq_d */
 8002256:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800225a:	f107 01d8 	add.w	r1, r7, #216	; 0xd8
 800225e:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8002262:	2202      	movs	r2, #2
 8002264:	f7ff f8ab 	bl	80013be <diff>

    ep[0] = abs(ep[0]) < THRESHOLD ? 0:ep[0];
 8002268:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 800226c:	e9c7 232e 	strd	r2, r3, [r7, #184]	; 0xb8
    ep[1] = abs(ep[1]) < THRESHOLD ? 0:ep[1];
 8002270:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 8002274:	e9c7 2330 	strd	r2, r3, [r7, #192]	; 0xc0

    ed[0] = abs(ed[0]) < THRESHOLD ? 0:ed[0];
 8002278:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 800227c:	e9c7 232a 	strd	r2, r3, [r7, #168]	; 0xa8
    ed[1] = abs(ed[1]) < THRESHOLD ? 0:ed[1];
 8002280:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	; 0xb0
 8002284:	e9c7 232c 	strd	r2, r3, [r7, #176]	; 0xb0

    dot((double *) Kp, 2, 2, ep, 2, 1, Kpep); /* Kp*ep */
 8002288:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 800228c:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8002290:	9302      	str	r3, [sp, #8]
 8002292:	2301      	movs	r3, #1
 8002294:	9301      	str	r3, [sp, #4]
 8002296:	2302      	movs	r3, #2
 8002298:	9300      	str	r3, [sp, #0]
 800229a:	4613      	mov	r3, r2
 800229c:	2202      	movs	r2, #2
 800229e:	2102      	movs	r1, #2
 80022a0:	4877      	ldr	r0, [pc, #476]	; (8002480 <controller+0x3b0>)
 80022a2:	f7fe ff53 	bl	800114c <dot>
    dot((double *) Kd, 2, 2, ed, 2, 1, Kded); /* Kd*ed */
 80022a6:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80022aa:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80022ae:	9302      	str	r3, [sp, #8]
 80022b0:	2301      	movs	r3, #1
 80022b2:	9301      	str	r3, [sp, #4]
 80022b4:	2302      	movs	r3, #2
 80022b6:	9300      	str	r3, [sp, #0]
 80022b8:	4613      	mov	r3, r2
 80022ba:	2202      	movs	r2, #2
 80022bc:	2102      	movs	r1, #2
 80022be:	4871      	ldr	r0, [pc, #452]	; (8002484 <controller+0x3b4>)
 80022c0:	f7fe ff44 	bl	800114c <dot>

    /* y = Kp*e_p + Kd*e_d + ddq */
    sum(Kpep, Kded, 2, y);
 80022c4:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80022c8:	f107 0168 	add.w	r1, r7, #104	; 0x68
 80022cc:	f107 0078 	add.w	r0, r7, #120	; 0x78
 80022d0:	2202      	movs	r2, #2
 80022d2:	f7ff f847 	bl	8001364 <sum>
    sum(y, ddq, 2, y);
 80022d6:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80022da:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
 80022de:	f107 0098 	add.w	r0, r7, #152	; 0x98
 80022e2:	2202      	movs	r2, #2
 80022e4:	f7ff f83e 	bl	8001364 <sum>

    dot(manip->B, 2, 2, y, 2, 1, By); /* B*y */
 80022e8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80022ec:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f503 609a 	add.w	r0, r3, #1232	; 0x4d0
 80022f6:	f107 0298 	add.w	r2, r7, #152	; 0x98
 80022fa:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80022fe:	9302      	str	r3, [sp, #8]
 8002300:	2301      	movs	r3, #1
 8002302:	9301      	str	r3, [sp, #4]
 8002304:	2302      	movs	r3, #2
 8002306:	9300      	str	r3, [sp, #0]
 8002308:	4613      	mov	r3, r2
 800230a:	2202      	movs	r2, #2
 800230c:	2102      	movs	r1, #2
 800230e:	f7fe ff1d 	bl	800114c <dot>
    dot(manip->C, 2, 2, dq_actual, 2, 1, Cdq); /* C*dq */
 8002312:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8002316:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f503 609e 	add.w	r0, r3, #1264	; 0x4f0
 8002320:	f107 02d8 	add.w	r2, r7, #216	; 0xd8
 8002324:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002328:	9302      	str	r3, [sp, #8]
 800232a:	2301      	movs	r3, #1
 800232c:	9301      	str	r3, [sp, #4]
 800232e:	2302      	movs	r3, #2
 8002330:	9300      	str	r3, [sp, #0]
 8002332:	4613      	mov	r3, r2
 8002334:	2202      	movs	r2, #2
 8002336:	2102      	movs	r1, #2
 8002338:	f7fe ff08 	bl	800114c <dot>
    sum(By, Cdq, 2, tau); /* tau = B*y+C*dq  */
 800233c:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8002340:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8002344:	f107 0058 	add.w	r0, r7, #88	; 0x58
 8002348:	2202      	movs	r2, #2
 800234a:	f7ff f80b 	bl	8001364 <sum>

    // TODO: TEST THIS SHIT

    d = DET(manip->C);
 800234e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8002352:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f503 639e 	add.w	r3, r3, #1264	; 0x4f0
 800235c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002360:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8002364:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f503 63a2 	add.w	r3, r3, #1296	; 0x510
 800236e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8002372:	f7fe f951 	bl	8000618 <__aeabi_dmul>
 8002376:	4602      	mov	r2, r0
 8002378:	460b      	mov	r3, r1
 800237a:	4614      	mov	r4, r2
 800237c:	461d      	mov	r5, r3
 800237e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8002382:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800238c:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8002390:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8002394:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800239e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023a2:	f7fe f939 	bl	8000618 <__aeabi_dmul>
 80023a6:	4602      	mov	r2, r0
 80023a8:	460b      	mov	r3, r1
 80023aa:	4620      	mov	r0, r4
 80023ac:	4629      	mov	r1, r5
 80023ae:	f7fd ff7b 	bl	80002a8 <__aeabi_dsub>
 80023b2:	4602      	mov	r2, r0
 80023b4:	460b      	mov	r3, r1
 80023b6:	e9c7 234a 	strd	r2, r3, [r7, #296]	; 0x128
    if(d == 0){
 80023ba:	f04f 0200 	mov.w	r2, #0
 80023be:	f04f 0300 	mov.w	r3, #0
 80023c2:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	; 0x128
 80023c6:	f7fe fb8f 	bl	8000ae8 <__aeabi_dcmpeq>
 80023ca:	4603      	mov	r3, r0
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d014      	beq.n	80023fa <controller+0x32a>
        /* if C is not invertible, use the desired values as inputs */
        // TODO: Test and see if it works, otherwise use discrete integration
        *u = dq[0];
 80023d0:	e9d7 2342 	ldrd	r2, r3, [r7, #264]	; 0x108
 80023d4:	f507 7198 	add.w	r1, r7, #304	; 0x130
 80023d8:	f5a1 7198 	sub.w	r1, r1, #304	; 0x130
 80023dc:	6809      	ldr	r1, [r1, #0]
 80023de:	e9c1 2300 	strd	r2, r3, [r1]
        *(u+1) = dq[1];
 80023e2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80023e6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f103 0108 	add.w	r1, r3, #8
 80023f0:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 80023f4:	e9c1 2300 	strd	r2, r3, [r1]
 80023f8:	e03d      	b.n	8002476 <controller+0x3a6>
        return;
    }

    dot(manip->B, 2, 2, ddq_actual, 2, 1, Bddq); /* B*ddq */
 80023fa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80023fe:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f503 609a 	add.w	r0, r3, #1232	; 0x4d0
 8002408:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 800240c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002410:	9302      	str	r3, [sp, #8]
 8002412:	2301      	movs	r3, #1
 8002414:	9301      	str	r3, [sp, #4]
 8002416:	2302      	movs	r3, #2
 8002418:	9300      	str	r3, [sp, #0]
 800241a:	4613      	mov	r3, r2
 800241c:	2202      	movs	r2, #2
 800241e:	2102      	movs	r1, #2
 8002420:	f7fe fe94 	bl	800114c <dot>
    diff(tau, Bddq, 2, result); /* tau - B*ddq */
 8002424:	f107 0308 	add.w	r3, r7, #8
 8002428:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800242c:	f107 0088 	add.w	r0, r7, #136	; 0x88
 8002430:	2202      	movs	r2, #2
 8002432:	f7fe ffc4 	bl	80013be <diff>
    inv2x2(manip->C, invC); /* inv(C) */
 8002436:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800243a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f503 639e 	add.w	r3, r3, #1264	; 0x4f0
 8002444:	f107 0218 	add.w	r2, r7, #24
 8002448:	4611      	mov	r1, r2
 800244a:	4618      	mov	r0, r3
 800244c:	f7fe ff0b 	bl	8001266 <inv2x2>
    dot(invC, 2, 2, result, 2, 1, u); /* u = inv(C) * (tau - B*ddq) */
 8002450:	f107 0208 	add.w	r2, r7, #8
 8002454:	f107 0018 	add.w	r0, r7, #24
 8002458:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800245c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	9302      	str	r3, [sp, #8]
 8002464:	2301      	movs	r3, #1
 8002466:	9301      	str	r3, [sp, #4]
 8002468:	2302      	movs	r3, #2
 800246a:	9300      	str	r3, [sp, #0]
 800246c:	4613      	mov	r3, r2
 800246e:	2202      	movs	r2, #2
 8002470:	2102      	movs	r1, #2
 8002472:	f7fe fe6b 	bl	800114c <dot>
}
 8002476:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800247a:	46bd      	mov	sp, r7
 800247c:	bdb0      	pop	{r4, r5, r7, pc}
 800247e:	bf00      	nop
 8002480:	0800a7e0 	.word	0x0800a7e0
 8002484:	0800a800 	.word	0x0800a800

08002488 <speed_estimation>:
- double *a_est: pointer to the variable that will hold the acceleration estimation;
@outputs: 
- void;
@#
*/
void speed_estimation(ringbuffer_t *q_actual, double *v_est, double *a_est){
 8002488:	b5b0      	push	{r4, r5, r7, lr}
 800248a:	ed2d 8b02 	vpush	{d8}
 800248e:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8002492:	af06      	add	r7, sp, #24
 8002494:	f507 731c 	add.w	r3, r7, #624	; 0x270
 8002498:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 800249c:	6018      	str	r0, [r3, #0]
 800249e:	f507 731c 	add.w	r3, r7, #624	; 0x270
 80024a2:	f5a3 731a 	sub.w	r3, r3, #616	; 0x268
 80024a6:	6019      	str	r1, [r3, #0]
 80024a8:	f507 731c 	add.w	r3, r7, #624	; 0x270
 80024ac:	f5a3 731b 	sub.w	r3, r3, #620	; 0x26c
 80024b0:	601a      	str	r2, [r3, #0]
    double trM[ESTIMATION_STEPS*ESTIMATION_STEPS], tempM[ESTIMATION_STEPS*ESTIMATION_STEPS];
    double adjM[ESTIMATION_STEPS*ESTIMATION_STEPS], subM[(ESTIMATION_STEPS-1)*(ESTIMATION_STEPS-1)];
    double invM[ESTIMATION_STEPS*ESTIMATION_STEPS], dotM[ESTIMATION_STEPS*ESTIMATION_STEPS];


    if(q_actual->length < 10){
 80024b2:	f507 731c 	add.w	r3, r7, #624	; 0x270
 80024b6:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	789b      	ldrb	r3, [r3, #2]
 80024be:	2b09      	cmp	r3, #9
 80024c0:	d82f      	bhi.n	8002522 <speed_estimation+0x9a>
        rblast(q_actual,&X[0]); /* get newest value */
 80024c2:	f507 72fc 	add.w	r2, r7, #504	; 0x1f8
 80024c6:	f507 731c 	add.w	r3, r7, #624	; 0x270
 80024ca:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 80024ce:	4611      	mov	r1, r2
 80024d0:	6818      	ldr	r0, [r3, #0]
 80024d2:	f000 ffd5 	bl	8003480 <rblast>
        /* if not enough data is available, apply simple estimation */
        *v_est = X[0]/T_C;
 80024d6:	e9d7 017e 	ldrd	r0, r1, [r7, #504]	; 0x1f8
 80024da:	a3e5      	add	r3, pc, #916	; (adr r3, 8002870 <speed_estimation+0x3e8>)
 80024dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024e0:	f7fe f9c4 	bl	800086c <__aeabi_ddiv>
 80024e4:	4602      	mov	r2, r0
 80024e6:	460b      	mov	r3, r1
 80024e8:	f507 711c 	add.w	r1, r7, #624	; 0x270
 80024ec:	f5a1 711a 	sub.w	r1, r1, #616	; 0x268
 80024f0:	6809      	ldr	r1, [r1, #0]
 80024f2:	e9c1 2300 	strd	r2, r3, [r1]
        *a_est = *v_est/T_C;
 80024f6:	f507 731c 	add.w	r3, r7, #624	; 0x270
 80024fa:	f5a3 731a 	sub.w	r3, r3, #616	; 0x268
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002504:	a3da      	add	r3, pc, #872	; (adr r3, 8002870 <speed_estimation+0x3e8>)
 8002506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800250a:	f7fe f9af 	bl	800086c <__aeabi_ddiv>
 800250e:	4602      	mov	r2, r0
 8002510:	460b      	mov	r3, r1
 8002512:	f507 711c 	add.w	r1, r7, #624	; 0x270
 8002516:	f5a1 711b 	sub.w	r1, r1, #620	; 0x26c
 800251a:	6809      	ldr	r1, [r1, #0]
 800251c:	e9c1 2300 	strd	r2, r3, [r1]
 8002520:	e19f      	b.n	8002862 <speed_estimation+0x3da>
        return;
    }

    now = (double) HAL_GetTick()/1000; /* time passed from when the process launch */
 8002522:	f001 fc0b 	bl	8003d3c <HAL_GetTick>
 8002526:	4603      	mov	r3, r0
 8002528:	4618      	mov	r0, r3
 800252a:	f7fd fffb 	bl	8000524 <__aeabi_ui2d>
 800252e:	f04f 0200 	mov.w	r2, #0
 8002532:	4bd1      	ldr	r3, [pc, #836]	; (8002878 <speed_estimation+0x3f0>)
 8002534:	f7fe f99a 	bl	800086c <__aeabi_ddiv>
 8002538:	4602      	mov	r2, r0
 800253a:	460b      	mov	r3, r1
 800253c:	e9c7 2398 	strd	r2, r3, [r7, #608]	; 0x260
    uint8_t i,j;
    for(i = 0; i < ESTIMATION_STEPS; i++){
 8002540:	2300      	movs	r3, #0
 8002542:	f887 326f 	strb.w	r3, [r7, #623]	; 0x26f
 8002546:	e05b      	b.n	8002600 <speed_estimation+0x178>
        for(j = 0; j < ESTIMATION_STEPS; j++){
 8002548:	2300      	movs	r3, #0
 800254a:	f887 326e 	strb.w	r3, [r7, #622]	; 0x26e
 800254e:	e04e      	b.n	80025ee <speed_estimation+0x166>
            A[j+i*ESTIMATION_STEPS] = pow((double)(now - i*T_C), (double) ESTIMATION_STEPS-j-1);
 8002550:	f897 326f 	ldrb.w	r3, [r7, #623]	; 0x26f
 8002554:	4618      	mov	r0, r3
 8002556:	f7fd fff5 	bl	8000544 <__aeabi_i2d>
 800255a:	a3c5      	add	r3, pc, #788	; (adr r3, 8002870 <speed_estimation+0x3e8>)
 800255c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002560:	f7fe f85a 	bl	8000618 <__aeabi_dmul>
 8002564:	4602      	mov	r2, r0
 8002566:	460b      	mov	r3, r1
 8002568:	e9d7 0198 	ldrd	r0, r1, [r7, #608]	; 0x260
 800256c:	f7fd fe9c 	bl	80002a8 <__aeabi_dsub>
 8002570:	4602      	mov	r2, r0
 8002572:	460b      	mov	r3, r1
 8002574:	ec43 2b18 	vmov	d8, r2, r3
 8002578:	f897 326e 	ldrb.w	r3, [r7, #622]	; 0x26e
 800257c:	4618      	mov	r0, r3
 800257e:	f7fd ffe1 	bl	8000544 <__aeabi_i2d>
 8002582:	4602      	mov	r2, r0
 8002584:	460b      	mov	r3, r1
 8002586:	f04f 0000 	mov.w	r0, #0
 800258a:	49bc      	ldr	r1, [pc, #752]	; (800287c <speed_estimation+0x3f4>)
 800258c:	f7fd fe8c 	bl	80002a8 <__aeabi_dsub>
 8002590:	4602      	mov	r2, r0
 8002592:	460b      	mov	r3, r1
 8002594:	4610      	mov	r0, r2
 8002596:	4619      	mov	r1, r3
 8002598:	f04f 0200 	mov.w	r2, #0
 800259c:	4bb8      	ldr	r3, [pc, #736]	; (8002880 <speed_estimation+0x3f8>)
 800259e:	f7fd fe83 	bl	80002a8 <__aeabi_dsub>
 80025a2:	4602      	mov	r2, r0
 80025a4:	460b      	mov	r3, r1
 80025a6:	ec43 2b17 	vmov	d7, r2, r3
 80025aa:	f897 126e 	ldrb.w	r1, [r7, #622]	; 0x26e
 80025ae:	f897 226f 	ldrb.w	r2, [r7, #623]	; 0x26f
 80025b2:	4613      	mov	r3, r2
 80025b4:	005b      	lsls	r3, r3, #1
 80025b6:	4413      	add	r3, r2
 80025b8:	18cc      	adds	r4, r1, r3
 80025ba:	eeb0 1a47 	vmov.f32	s2, s14
 80025be:	eef0 1a67 	vmov.f32	s3, s15
 80025c2:	eeb0 0a48 	vmov.f32	s0, s16
 80025c6:	eef0 0a68 	vmov.f32	s1, s17
 80025ca:	f006 fa69 	bl	8008aa0 <pow>
 80025ce:	eeb0 7a40 	vmov.f32	s14, s0
 80025d2:	eef0 7a60 	vmov.f32	s15, s1
 80025d6:	00e3      	lsls	r3, r4, #3
 80025d8:	f503 731c 	add.w	r3, r3, #624	; 0x270
 80025dc:	443b      	add	r3, r7
 80025de:	3b60      	subs	r3, #96	; 0x60
 80025e0:	ed83 7b00 	vstr	d7, [r3]
        for(j = 0; j < ESTIMATION_STEPS; j++){
 80025e4:	f897 326e 	ldrb.w	r3, [r7, #622]	; 0x26e
 80025e8:	3301      	adds	r3, #1
 80025ea:	f887 326e 	strb.w	r3, [r7, #622]	; 0x26e
 80025ee:	f897 326e 	ldrb.w	r3, [r7, #622]	; 0x26e
 80025f2:	2b02      	cmp	r3, #2
 80025f4:	d9ac      	bls.n	8002550 <speed_estimation+0xc8>
    for(i = 0; i < ESTIMATION_STEPS; i++){
 80025f6:	f897 326f 	ldrb.w	r3, [r7, #623]	; 0x26f
 80025fa:	3301      	adds	r3, #1
 80025fc:	f887 326f 	strb.w	r3, [r7, #623]	; 0x26f
 8002600:	f897 326f 	ldrb.w	r3, [r7, #623]	; 0x26f
 8002604:	2b02      	cmp	r3, #2
 8002606:	d99f      	bls.n	8002548 <speed_estimation+0xc0>
        }
    }

    for(i = 0; i < ESTIMATION_STEPS; i++){
 8002608:	2300      	movs	r3, #0
 800260a:	f887 326f 	strb.w	r3, [r7, #623]	; 0x26f
 800260e:	e013      	b.n	8002638 <speed_estimation+0x1b0>
        rbget(q_actual, i, &X[i]);
 8002610:	f897 326f 	ldrb.w	r3, [r7, #623]	; 0x26f
 8002614:	f507 72fc 	add.w	r2, r7, #504	; 0x1f8
 8002618:	00db      	lsls	r3, r3, #3
 800261a:	441a      	add	r2, r3
 800261c:	f897 126f 	ldrb.w	r1, [r7, #623]	; 0x26f
 8002620:	f507 731c 	add.w	r3, r7, #624	; 0x270
 8002624:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 8002628:	6818      	ldr	r0, [r3, #0]
 800262a:	f000 ff55 	bl	80034d8 <rbget>
    for(i = 0; i < ESTIMATION_STEPS; i++){
 800262e:	f897 326f 	ldrb.w	r3, [r7, #623]	; 0x26f
 8002632:	3301      	adds	r3, #1
 8002634:	f887 326f 	strb.w	r3, [r7, #623]	; 0x26f
 8002638:	f897 326f 	ldrb.w	r3, [r7, #623]	; 0x26f
 800263c:	2b02      	cmp	r3, #2
 800263e:	d9e7      	bls.n	8002610 <speed_estimation+0x188>
        ---
        p_i -> P[i]
        x_i=A_i*P -> X = [x_0; x_1; ...; x_n] = [A_0; A_1; ...; A_n]*P = A*P -> P = A^(-1)*X = (A^T*A)^(-1)*A^T*X
    */

    pseudo_inv(A, trM, tempM, adjM, subM, invM, dotM, ESTIMATION_STEPS, invA);
 8002640:	f107 04c0 	add.w	r4, r7, #192	; 0xc0
 8002644:	f507 7284 	add.w	r2, r7, #264	; 0x108
 8002648:	f507 71a8 	add.w	r1, r7, #336	; 0x150
 800264c:	f507 7004 	add.w	r0, r7, #528	; 0x210
 8002650:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 8002654:	9304      	str	r3, [sp, #16]
 8002656:	2303      	movs	r3, #3
 8002658:	9303      	str	r3, [sp, #12]
 800265a:	f107 0310 	add.w	r3, r7, #16
 800265e:	9302      	str	r3, [sp, #8]
 8002660:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002664:	9301      	str	r3, [sp, #4]
 8002666:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800266a:	9300      	str	r3, [sp, #0]
 800266c:	4623      	mov	r3, r4
 800266e:	f7ff f990 	bl	8001992 <pseudo_inv>
    dot(invA, ESTIMATION_STEPS, ESTIMATION_STEPS, X, ESTIMATION_STEPS, 1, P);
 8002672:	f507 72fc 	add.w	r2, r7, #504	; 0x1f8
 8002676:	f507 70cc 	add.w	r0, r7, #408	; 0x198
 800267a:	f507 73f0 	add.w	r3, r7, #480	; 0x1e0
 800267e:	9302      	str	r3, [sp, #8]
 8002680:	2301      	movs	r3, #1
 8002682:	9301      	str	r3, [sp, #4]
 8002684:	2303      	movs	r3, #3
 8002686:	9300      	str	r3, [sp, #0]
 8002688:	4613      	mov	r3, r2
 800268a:	2203      	movs	r2, #3
 800268c:	2103      	movs	r1, #3
 800268e:	f7fe fd5d 	bl	800114c <dot>
    *v_est = 0;
 8002692:	f507 731c 	add.w	r3, r7, #624	; 0x270
 8002696:	f5a3 731a 	sub.w	r3, r3, #616	; 0x268
 800269a:	6819      	ldr	r1, [r3, #0]
 800269c:	f04f 0200 	mov.w	r2, #0
 80026a0:	f04f 0300 	mov.w	r3, #0
 80026a4:	e9c1 2300 	strd	r2, r3, [r1]
    *a_est = 0;
 80026a8:	f507 731c 	add.w	r3, r7, #624	; 0x270
 80026ac:	f5a3 731b 	sub.w	r3, r3, #620	; 0x26c
 80026b0:	6819      	ldr	r1, [r3, #0]
 80026b2:	f04f 0200 	mov.w	r2, #0
 80026b6:	f04f 0300 	mov.w	r3, #0
 80026ba:	e9c1 2300 	strd	r2, r3, [r1]
    for(i = 0; i < ESTIMATION_STEPS; i++){
 80026be:	2300      	movs	r3, #0
 80026c0:	f887 326f 	strb.w	r3, [r7, #623]	; 0x26f
 80026c4:	e0c8      	b.n	8002858 <speed_estimation+0x3d0>
        esp = (ESTIMATION_STEPS-i-1);
 80026c6:	f897 326f 	ldrb.w	r3, [r7, #623]	; 0x26f
 80026ca:	f1c3 0302 	rsb	r3, r3, #2
 80026ce:	4618      	mov	r0, r3
 80026d0:	f7fd ff38 	bl	8000544 <__aeabi_i2d>
 80026d4:	4602      	mov	r2, r0
 80026d6:	460b      	mov	r3, r1
 80026d8:	e9c7 2396 	strd	r2, r3, [r7, #600]	; 0x258
        /* the derivation of constant values is 0 -> exclude the derivative of the constant values from the computation otherwise it would be now^i with i < 0 */
        if(esp-1 >= 0){
 80026dc:	f04f 0200 	mov.w	r2, #0
 80026e0:	4b67      	ldr	r3, [pc, #412]	; (8002880 <speed_estimation+0x3f8>)
 80026e2:	e9d7 0196 	ldrd	r0, r1, [r7, #600]	; 0x258
 80026e6:	f7fd fddf 	bl	80002a8 <__aeabi_dsub>
 80026ea:	4602      	mov	r2, r0
 80026ec:	460b      	mov	r3, r1
 80026ee:	4610      	mov	r0, r2
 80026f0:	4619      	mov	r1, r3
 80026f2:	f04f 0200 	mov.w	r2, #0
 80026f6:	f04f 0300 	mov.w	r3, #0
 80026fa:	f7fe fa13 	bl	8000b24 <__aeabi_dcmpge>
 80026fe:	4603      	mov	r3, r0
 8002700:	2b00      	cmp	r3, #0
 8002702:	d03d      	beq.n	8002780 <speed_estimation+0x2f8>
            *v_est += esp*pow(now, esp-1)*P[i];
 8002704:	f04f 0200 	mov.w	r2, #0
 8002708:	4b5d      	ldr	r3, [pc, #372]	; (8002880 <speed_estimation+0x3f8>)
 800270a:	e9d7 0196 	ldrd	r0, r1, [r7, #600]	; 0x258
 800270e:	f7fd fdcb 	bl	80002a8 <__aeabi_dsub>
 8002712:	4602      	mov	r2, r0
 8002714:	460b      	mov	r3, r1
 8002716:	ec43 2b17 	vmov	d7, r2, r3
 800271a:	eeb0 1a47 	vmov.f32	s2, s14
 800271e:	eef0 1a67 	vmov.f32	s3, s15
 8002722:	ed97 0b98 	vldr	d0, [r7, #608]	; 0x260
 8002726:	f006 f9bb 	bl	8008aa0 <pow>
 800272a:	ec51 0b10 	vmov	r0, r1, d0
 800272e:	e9d7 2396 	ldrd	r2, r3, [r7, #600]	; 0x258
 8002732:	f7fd ff71 	bl	8000618 <__aeabi_dmul>
 8002736:	4602      	mov	r2, r0
 8002738:	460b      	mov	r3, r1
 800273a:	4610      	mov	r0, r2
 800273c:	4619      	mov	r1, r3
 800273e:	f897 326f 	ldrb.w	r3, [r7, #623]	; 0x26f
 8002742:	00db      	lsls	r3, r3, #3
 8002744:	f503 731c 	add.w	r3, r3, #624	; 0x270
 8002748:	443b      	add	r3, r7
 800274a:	3b90      	subs	r3, #144	; 0x90
 800274c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002750:	f7fd ff62 	bl	8000618 <__aeabi_dmul>
 8002754:	4602      	mov	r2, r0
 8002756:	460b      	mov	r3, r1
 8002758:	4610      	mov	r0, r2
 800275a:	4619      	mov	r1, r3
 800275c:	f507 731c 	add.w	r3, r7, #624	; 0x270
 8002760:	f5a3 731a 	sub.w	r3, r3, #616	; 0x268
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	e9d3 2300 	ldrd	r2, r3, [r3]
 800276a:	f7fd fd9f 	bl	80002ac <__adddf3>
 800276e:	4602      	mov	r2, r0
 8002770:	460b      	mov	r3, r1
 8002772:	f507 711c 	add.w	r1, r7, #624	; 0x270
 8002776:	f5a1 711a 	sub.w	r1, r1, #616	; 0x268
 800277a:	6809      	ldr	r1, [r1, #0]
 800277c:	e9c1 2300 	strd	r2, r3, [r1]
        }
        if(esp-2 >= 0){ 
 8002780:	f04f 0200 	mov.w	r2, #0
 8002784:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002788:	e9d7 0196 	ldrd	r0, r1, [r7, #600]	; 0x258
 800278c:	f7fd fd8c 	bl	80002a8 <__aeabi_dsub>
 8002790:	4602      	mov	r2, r0
 8002792:	460b      	mov	r3, r1
 8002794:	4610      	mov	r0, r2
 8002796:	4619      	mov	r1, r3
 8002798:	f04f 0200 	mov.w	r2, #0
 800279c:	f04f 0300 	mov.w	r3, #0
 80027a0:	f7fe f9c0 	bl	8000b24 <__aeabi_dcmpge>
 80027a4:	4603      	mov	r3, r0
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d051      	beq.n	800284e <speed_estimation+0x3c6>
            *a_est += esp*(esp-1)*pow(now, esp-2)*P[i];
 80027aa:	f04f 0200 	mov.w	r2, #0
 80027ae:	4b34      	ldr	r3, [pc, #208]	; (8002880 <speed_estimation+0x3f8>)
 80027b0:	e9d7 0196 	ldrd	r0, r1, [r7, #600]	; 0x258
 80027b4:	f7fd fd78 	bl	80002a8 <__aeabi_dsub>
 80027b8:	4602      	mov	r2, r0
 80027ba:	460b      	mov	r3, r1
 80027bc:	4610      	mov	r0, r2
 80027be:	4619      	mov	r1, r3
 80027c0:	e9d7 2396 	ldrd	r2, r3, [r7, #600]	; 0x258
 80027c4:	f7fd ff28 	bl	8000618 <__aeabi_dmul>
 80027c8:	4602      	mov	r2, r0
 80027ca:	460b      	mov	r3, r1
 80027cc:	4614      	mov	r4, r2
 80027ce:	461d      	mov	r5, r3
 80027d0:	f04f 0200 	mov.w	r2, #0
 80027d4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80027d8:	e9d7 0196 	ldrd	r0, r1, [r7, #600]	; 0x258
 80027dc:	f7fd fd64 	bl	80002a8 <__aeabi_dsub>
 80027e0:	4602      	mov	r2, r0
 80027e2:	460b      	mov	r3, r1
 80027e4:	ec43 2b17 	vmov	d7, r2, r3
 80027e8:	eeb0 1a47 	vmov.f32	s2, s14
 80027ec:	eef0 1a67 	vmov.f32	s3, s15
 80027f0:	ed97 0b98 	vldr	d0, [r7, #608]	; 0x260
 80027f4:	f006 f954 	bl	8008aa0 <pow>
 80027f8:	ec53 2b10 	vmov	r2, r3, d0
 80027fc:	4620      	mov	r0, r4
 80027fe:	4629      	mov	r1, r5
 8002800:	f7fd ff0a 	bl	8000618 <__aeabi_dmul>
 8002804:	4602      	mov	r2, r0
 8002806:	460b      	mov	r3, r1
 8002808:	4610      	mov	r0, r2
 800280a:	4619      	mov	r1, r3
 800280c:	f897 326f 	ldrb.w	r3, [r7, #623]	; 0x26f
 8002810:	00db      	lsls	r3, r3, #3
 8002812:	f503 731c 	add.w	r3, r3, #624	; 0x270
 8002816:	443b      	add	r3, r7
 8002818:	3b90      	subs	r3, #144	; 0x90
 800281a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800281e:	f7fd fefb 	bl	8000618 <__aeabi_dmul>
 8002822:	4602      	mov	r2, r0
 8002824:	460b      	mov	r3, r1
 8002826:	4610      	mov	r0, r2
 8002828:	4619      	mov	r1, r3
 800282a:	f507 731c 	add.w	r3, r7, #624	; 0x270
 800282e:	f5a3 731b 	sub.w	r3, r3, #620	; 0x26c
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002838:	f7fd fd38 	bl	80002ac <__adddf3>
 800283c:	4602      	mov	r2, r0
 800283e:	460b      	mov	r3, r1
 8002840:	f507 711c 	add.w	r1, r7, #624	; 0x270
 8002844:	f5a1 711b 	sub.w	r1, r1, #620	; 0x26c
 8002848:	6809      	ldr	r1, [r1, #0]
 800284a:	e9c1 2300 	strd	r2, r3, [r1]
    for(i = 0; i < ESTIMATION_STEPS; i++){
 800284e:	f897 326f 	ldrb.w	r3, [r7, #623]	; 0x26f
 8002852:	3301      	adds	r3, #1
 8002854:	f887 326f 	strb.w	r3, [r7, #623]	; 0x26f
 8002858:	f897 326f 	ldrb.w	r3, [r7, #623]	; 0x26f
 800285c:	2b02      	cmp	r3, #2
 800285e:	f67f af32 	bls.w	80026c6 <speed_estimation+0x23e>
        }
    }
}
 8002862:	f507 771c 	add.w	r7, r7, #624	; 0x270
 8002866:	46bd      	mov	sp, r7
 8002868:	ecbd 8b02 	vpop	{d8}
 800286c:	bdb0      	pop	{r4, r5, r7, pc}
 800286e:	bf00      	nop
 8002870:	47ae147b 	.word	0x47ae147b
 8002874:	3f847ae1 	.word	0x3f847ae1
 8002878:	408f4000 	.word	0x408f4000
 800287c:	40080000 	.word	0x40080000
 8002880:	3ff00000 	.word	0x3ff00000

08002884 <init_rate>:
- uint32_t ms: number of millisecond that define the rate;
@outputs: 
- void;
@#
*/
void init_rate(rate_t *rate, uint32_t ms){
 8002884:	b580      	push	{r7, lr}
 8002886:	b082      	sub	sp, #8
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
 800288c:	6039      	str	r1, [r7, #0]
    rate->last_time = HAL_GetTick();
 800288e:	f001 fa55 	bl	8003d3c <HAL_GetTick>
 8002892:	4602      	mov	r2, r0
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	601a      	str	r2, [r3, #0]
    rate->delta_time = ms;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	683a      	ldr	r2, [r7, #0]
 800289c:	605a      	str	r2, [r3, #4]
}
 800289e:	bf00      	nop
 80028a0:	3708      	adds	r7, #8
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}
	...

080028a8 <read_encoders>:
- TIM_HandleTypeDef *htim2: pointer to the timer struct that decodes the second encoder;
- man_t *manip: pointer to the manipulator struct that holds both the desired and actual motor positions, speeds and accelerations;
@outputs: outputs
@#
*/
void read_encoders(TIM_HandleTypeDef *htim1, TIM_HandleTypeDef *htim2, man_t *manip){
 80028a8:	b5b0      	push	{r4, r5, r7, lr}
 80028aa:	b08e      	sub	sp, #56	; 0x38
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	60f8      	str	r0, [r7, #12]
 80028b0:	60b9      	str	r1, [r7, #8]
 80028b2:	607a      	str	r2, [r7, #4]
    4x is caused by the timer mode (TI1 and TI2)
    */
    uint16_t counter; 
    double displacement1, displacement2;
    double v_est, a_est; /* used to hold temporarily the estimations of speed and acceleration */
    counter = (htim1->Instance->CNT);
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028ba:	86fb      	strh	r3, [r7, #54]	; 0x36
    if(counter >= htim1->Instance->ARR){
 80028bc:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028c4:	429a      	cmp	r2, r3
 80028c6:	d309      	bcc.n	80028dc <read_encoders+0x34>
        counter = (htim1->Instance->ARR-1) - (counter % 1<<16); /* handle underflow */
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028ce:	b29b      	uxth	r3, r3
 80028d0:	3b01      	subs	r3, #1
 80028d2:	86fb      	strh	r3, [r7, #54]	; 0x36
        htim1->Instance->CNT = counter; /* correct cnt value */
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80028da:	625a      	str	r2, [r3, #36]	; 0x24
    }

    displacement1 = (double) (2*M_PI*counter/(htim1->Instance->ARR));
 80028dc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80028de:	4618      	mov	r0, r3
 80028e0:	f7fd fe30 	bl	8000544 <__aeabi_i2d>
 80028e4:	a37a      	add	r3, pc, #488	; (adr r3, 8002ad0 <read_encoders+0x228>)
 80028e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028ea:	f7fd fe95 	bl	8000618 <__aeabi_dmul>
 80028ee:	4602      	mov	r2, r0
 80028f0:	460b      	mov	r3, r1
 80028f2:	4614      	mov	r4, r2
 80028f4:	461d      	mov	r5, r3
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028fc:	4618      	mov	r0, r3
 80028fe:	f7fd fe11 	bl	8000524 <__aeabi_ui2d>
 8002902:	4602      	mov	r2, r0
 8002904:	460b      	mov	r3, r1
 8002906:	4620      	mov	r0, r4
 8002908:	4629      	mov	r1, r5
 800290a:	f7fd ffaf 	bl	800086c <__aeabi_ddiv>
 800290e:	4602      	mov	r2, r0
 8002910:	460b      	mov	r3, r1
 8002912:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    counter = (htim2->Instance->CNT);
 8002916:	68bb      	ldr	r3, [r7, #8]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800291c:	86fb      	strh	r3, [r7, #54]	; 0x36

    if(counter >= htim2->Instance->ARR){
 800291e:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002926:	429a      	cmp	r2, r3
 8002928:	d309      	bcc.n	800293e <read_encoders+0x96>
        counter = (htim2->Instance->ARR-1) - (counter % 1<<16); /* handle underflow */
 800292a:	68bb      	ldr	r3, [r7, #8]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002930:	b29b      	uxth	r3, r3
 8002932:	3b01      	subs	r3, #1
 8002934:	86fb      	strh	r3, [r7, #54]	; 0x36
        htim2->Instance->CNT = counter;  /* correct cnt value */
 8002936:	68bb      	ldr	r3, [r7, #8]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800293c:	625a      	str	r2, [r3, #36]	; 0x24
    }
    displacement2 = (double) (2*M_PI) - (2*M_PI*counter/(htim2->Instance->ARR)); /* the motor is upside down */
 800293e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002940:	4618      	mov	r0, r3
 8002942:	f7fd fdff 	bl	8000544 <__aeabi_i2d>
 8002946:	a362      	add	r3, pc, #392	; (adr r3, 8002ad0 <read_encoders+0x228>)
 8002948:	e9d3 2300 	ldrd	r2, r3, [r3]
 800294c:	f7fd fe64 	bl	8000618 <__aeabi_dmul>
 8002950:	4602      	mov	r2, r0
 8002952:	460b      	mov	r3, r1
 8002954:	4614      	mov	r4, r2
 8002956:	461d      	mov	r5, r3
 8002958:	68bb      	ldr	r3, [r7, #8]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800295e:	4618      	mov	r0, r3
 8002960:	f7fd fde0 	bl	8000524 <__aeabi_ui2d>
 8002964:	4602      	mov	r2, r0
 8002966:	460b      	mov	r3, r1
 8002968:	4620      	mov	r0, r4
 800296a:	4629      	mov	r1, r5
 800296c:	f7fd ff7e 	bl	800086c <__aeabi_ddiv>
 8002970:	4602      	mov	r2, r0
 8002972:	460b      	mov	r3, r1
 8002974:	a156      	add	r1, pc, #344	; (adr r1, 8002ad0 <read_encoders+0x228>)
 8002976:	e9d1 0100 	ldrd	r0, r1, [r1]
 800297a:	f7fd fc95 	bl	80002a8 <__aeabi_dsub>
 800297e:	4602      	mov	r2, r0
 8002980:	460b      	mov	r3, r1
 8002982:	e9c7 2308 	strd	r2, r3, [r7, #32]

    cnt = counter;
 8002986:	4a56      	ldr	r2, [pc, #344]	; (8002ae0 <read_encoders+0x238>)
 8002988:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800298a:	8013      	strh	r3, [r2, #0]
    //global_var = displacement2;

    if(displacement1 > 2*M_PI){
 800298c:	a350      	add	r3, pc, #320	; (adr r3, 8002ad0 <read_encoders+0x228>)
 800298e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002992:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002996:	f7fe f8cf 	bl	8000b38 <__aeabi_dcmpgt>
 800299a:	4603      	mov	r3, r0
 800299c:	2b00      	cmp	r3, #0
 800299e:	d004      	beq.n	80029aa <read_encoders+0x102>
    	displacement1 = 2*M_PI; /* clamping */
 80029a0:	a34b      	add	r3, pc, #300	; (adr r3, 8002ad0 <read_encoders+0x228>)
 80029a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029a6:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	}
	if(displacement2 > 2*M_PI){
 80029aa:	a349      	add	r3, pc, #292	; (adr r3, 8002ad0 <read_encoders+0x228>)
 80029ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029b0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80029b4:	f7fe f8c0 	bl	8000b38 <__aeabi_dcmpgt>
 80029b8:	4603      	mov	r3, r0
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d004      	beq.n	80029c8 <read_encoders+0x120>
		displacement2 = 2*M_PI; /* clamping */
 80029be:	a344      	add	r3, pc, #272	; (adr r3, 8002ad0 <read_encoders+0x228>)
 80029c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029c4:	e9c7 2308 	strd	r2, r3, [r7, #32]
	}
    if(displacement1 > M_PI){
 80029c8:	a343      	add	r3, pc, #268	; (adr r3, 8002ad8 <read_encoders+0x230>)
 80029ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029ce:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80029d2:	f7fe f8b1 	bl	8000b38 <__aeabi_dcmpgt>
 80029d6:	4603      	mov	r3, r0
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d00a      	beq.n	80029f2 <read_encoders+0x14a>
    	displacement1 = displacement1 - (2*M_PI); /* redefining the domain between -PI and +PI */
 80029dc:	a33c      	add	r3, pc, #240	; (adr r3, 8002ad0 <read_encoders+0x228>)
 80029de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029e2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80029e6:	f7fd fc5f 	bl	80002a8 <__aeabi_dsub>
 80029ea:	4602      	mov	r2, r0
 80029ec:	460b      	mov	r3, r1
 80029ee:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    }
    if(displacement2 > M_PI){
 80029f2:	a339      	add	r3, pc, #228	; (adr r3, 8002ad8 <read_encoders+0x230>)
 80029f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029f8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80029fc:	f7fe f89c 	bl	8000b38 <__aeabi_dcmpgt>
 8002a00:	4603      	mov	r3, r0
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d00a      	beq.n	8002a1c <read_encoders+0x174>
    	displacement2 = displacement2 - (2*M_PI); /* redefining the domain between -PI and +PI */
 8002a06:	a332      	add	r3, pc, #200	; (adr r3, 8002ad0 <read_encoders+0x228>)
 8002a08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a0c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002a10:	f7fd fc4a 	bl	80002a8 <__aeabi_dsub>
 8002a14:	4602      	mov	r2, r0
 8002a16:	460b      	mov	r3, r1
 8002a18:	e9c7 2308 	strd	r2, r3, [r7, #32]
    /* the 5th bit of the CR1 register is the DIR bit */
    /*
    uint8_t dir1 = (uint8_t) (htim1->Instance->CR1 >> 4) & 1;
    uint8_t dir2 = (uint8_t) (htim2->Instance->CR1 >> 4) & 1;
    */
    rbpush(&manip->q0_actual, displacement1);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	f503 731a 	add.w	r3, r3, #616	; 0x268
 8002a22:	ed97 0b0a 	vldr	d0, [r7, #40]	; 0x28
 8002a26:	4618      	mov	r0, r3
 8002a28:	f000 fc9a 	bl	8003360 <rbpush>
    rbpush(&manip->q1_actual, displacement2);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 8002a32:	ed97 0b08 	vldr	d0, [r7, #32]
 8002a36:	4618      	mov	r0, r3
 8002a38:	f000 fc92 	bl	8003360 <rbpush>
    /* TODO: do logging of data */

    /* speed and acceleration estimations for both motors*/
    speed_estimation(&manip->q0_actual, &v_est, &a_est);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	f503 731a 	add.w	r3, r3, #616	; 0x268
 8002a42:	f107 0210 	add.w	r2, r7, #16
 8002a46:	f107 0118 	add.w	r1, r7, #24
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	f7ff fd1c 	bl	8002488 <speed_estimation>
    rbpush(&manip->dq0_actual, v_est);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	f503 7346 	add.w	r3, r3, #792	; 0x318
 8002a56:	ed97 7b06 	vldr	d7, [r7, #24]
 8002a5a:	eeb0 0a47 	vmov.f32	s0, s14
 8002a5e:	eef0 0a67 	vmov.f32	s1, s15
 8002a62:	4618      	mov	r0, r3
 8002a64:	f000 fc7c 	bl	8003360 <rbpush>
    rbpush(&manip->ddq0_actual, a_est);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	f503 7372 	add.w	r3, r3, #968	; 0x3c8
 8002a6e:	ed97 7b04 	vldr	d7, [r7, #16]
 8002a72:	eeb0 0a47 	vmov.f32	s0, s14
 8002a76:	eef0 0a67 	vmov.f32	s1, s15
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	f000 fc70 	bl	8003360 <rbpush>

    speed_estimation(&manip->q1_actual, &v_est, &a_est);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 8002a86:	f107 0210 	add.w	r2, r7, #16
 8002a8a:	f107 0118 	add.w	r1, r7, #24
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f7ff fcfa 	bl	8002488 <speed_estimation>
    rbpush(&manip->dq1_actual, v_est);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	f503 735c 	add.w	r3, r3, #880	; 0x370
 8002a9a:	ed97 7b06 	vldr	d7, [r7, #24]
 8002a9e:	eeb0 0a47 	vmov.f32	s0, s14
 8002aa2:	eef0 0a67 	vmov.f32	s1, s15
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f000 fc5a 	bl	8003360 <rbpush>
    rbpush(&manip->ddq1_actual, a_est);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	f503 6384 	add.w	r3, r3, #1056	; 0x420
 8002ab2:	ed97 7b04 	vldr	d7, [r7, #16]
 8002ab6:	eeb0 0a47 	vmov.f32	s0, s14
 8002aba:	eef0 0a67 	vmov.f32	s1, s15
 8002abe:	4618      	mov	r0, r3
 8002ac0:	f000 fc4e 	bl	8003360 <rbpush>

}
 8002ac4:	bf00      	nop
 8002ac6:	3738      	adds	r7, #56	; 0x38
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bdb0      	pop	{r4, r5, r7, pc}
 8002acc:	f3af 8000 	nop.w
 8002ad0:	54442d18 	.word	0x54442d18
 8002ad4:	401921fb 	.word	0x401921fb
 8002ad8:	54442d18 	.word	0x54442d18
 8002adc:	400921fb 	.word	0x400921fb
 8002ae0:	200006ac 	.word	0x200006ac
 8002ae4:	00000000 	.word	0x00000000

08002ae8 <apply_input>:

void apply_input(TIM_HandleTypeDef *htim1, TIM_HandleTypeDef *htim2, double *u){
 8002ae8:	b5b0      	push	{r4, r5, r7, lr}
 8002aea:	b088      	sub	sp, #32
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	60f8      	str	r0, [r7, #12]
 8002af0:	60b9      	str	r1, [r7, #8]
 8002af2:	607a      	str	r2, [r7, #4]
    __HAL_TIM_SET_COMPARE(htim1, TIM_CHANNEL_1, CCR);
    htim1->Instance->EGR = TIM_EGR_UG;
    */
    // rad2stepdir(u[0], RESOLUTION, (double) 1/T_C, &steps, &dir);

    dir1 = u[0] > 0 ?  GPIO_PIN_SET : GPIO_PIN_RESET;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002afa:	2301      	movs	r3, #1
 8002afc:	461c      	mov	r4, r3
 8002afe:	f04f 0200 	mov.w	r2, #0
 8002b02:	f04f 0300 	mov.w	r3, #0
 8002b06:	f7fe f817 	bl	8000b38 <__aeabi_dcmpgt>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d101      	bne.n	8002b14 <apply_input+0x2c>
 8002b10:	2300      	movs	r3, #0
 8002b12:	461c      	mov	r4, r3
 8002b14:	b2e3      	uxtb	r3, r4
 8002b16:	77fb      	strb	r3, [r7, #31]
    // dir1 = 1; // DEBUG
    HAL_GPIO_WritePin(DIR_1_GPIO_Port, DIR_1_Pin, dir1);
 8002b18:	7ffb      	ldrb	r3, [r7, #31]
 8002b1a:	461a      	mov	r2, r3
 8002b1c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002b20:	485f      	ldr	r0, [pc, #380]	; (8002ca0 <apply_input+0x1b8>)
 8002b22:	f001 ffd3 	bl	8004acc <HAL_GPIO_WritePin>

    dir2 = u[1] > 0 ?  GPIO_PIN_SET : GPIO_PIN_RESET;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	3308      	adds	r3, #8
 8002b2a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002b2e:	2301      	movs	r3, #1
 8002b30:	461c      	mov	r4, r3
 8002b32:	f04f 0200 	mov.w	r2, #0
 8002b36:	f04f 0300 	mov.w	r3, #0
 8002b3a:	f7fd fffd 	bl	8000b38 <__aeabi_dcmpgt>
 8002b3e:	4603      	mov	r3, r0
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d101      	bne.n	8002b48 <apply_input+0x60>
 8002b44:	2300      	movs	r3, #0
 8002b46:	461c      	mov	r4, r3
 8002b48:	b2e3      	uxtb	r3, r4
 8002b4a:	77bb      	strb	r3, [r7, #30]
    // dir2 = 1; // DEBUG
    HAL_GPIO_WritePin(DIR_2_GPIO_Port, DIR_2_Pin, dir2);
 8002b4c:	7fbb      	ldrb	r3, [r7, #30]
 8002b4e:	461a      	mov	r2, r3
 8002b50:	2102      	movs	r1, #2
 8002b52:	4854      	ldr	r0, [pc, #336]	; (8002ca4 <apply_input+0x1bc>)
 8002b54:	f001 ffba 	bl	8004acc <HAL_GPIO_WritePin>

    dir2_global = dir2;
 8002b58:	7fba      	ldrb	r2, [r7, #30]
 8002b5a:	4b53      	ldr	r3, [pc, #332]	; (8002ca8 <apply_input+0x1c0>)
 8002b5c:	701a      	strb	r2, [r3, #0]

    ARR = (uint32_t) (HAL_RCC_GetPCLK1Freq()*2/(PWM_FREQ-1)); // FIXME - change *2 with *PRESCALER
 8002b5e:	f002 fc71 	bl	8005444 <HAL_RCC_GetPCLK1Freq>
 8002b62:	4603      	mov	r3, r0
 8002b64:	005b      	lsls	r3, r3, #1
 8002b66:	4a51      	ldr	r2, [pc, #324]	; (8002cac <apply_input+0x1c4>)
 8002b68:	fba2 2303 	umull	r2, r3, r2, r3
 8002b6c:	0adb      	lsrs	r3, r3, #11
 8002b6e:	61bb      	str	r3, [r7, #24]
    CCR = (uint32_t) ((abs(u[0])/MAX_SPEED)*(ARR - 1));
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b76:	4610      	mov	r0, r2
 8002b78:	4619      	mov	r1, r3
 8002b7a:	f7fd fffd 	bl	8000b78 <__aeabi_d2iz>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	bfb8      	it	lt
 8002b84:	425b      	neglt	r3, r3
 8002b86:	4618      	mov	r0, r3
 8002b88:	f7fd fcdc 	bl	8000544 <__aeabi_i2d>
 8002b8c:	a342      	add	r3, pc, #264	; (adr r3, 8002c98 <apply_input+0x1b0>)
 8002b8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b92:	f7fd fe6b 	bl	800086c <__aeabi_ddiv>
 8002b96:	4602      	mov	r2, r0
 8002b98:	460b      	mov	r3, r1
 8002b9a:	4614      	mov	r4, r2
 8002b9c:	461d      	mov	r5, r3
 8002b9e:	69bb      	ldr	r3, [r7, #24]
 8002ba0:	3b01      	subs	r3, #1
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	f7fd fcbe 	bl	8000524 <__aeabi_ui2d>
 8002ba8:	4602      	mov	r2, r0
 8002baa:	460b      	mov	r3, r1
 8002bac:	4620      	mov	r0, r4
 8002bae:	4629      	mov	r1, r5
 8002bb0:	f7fd fd32 	bl	8000618 <__aeabi_dmul>
 8002bb4:	4602      	mov	r2, r0
 8002bb6:	460b      	mov	r3, r1
 8002bb8:	4610      	mov	r0, r2
 8002bba:	4619      	mov	r1, r3
 8002bbc:	f7fe f804 	bl	8000bc8 <__aeabi_d2uiz>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	617b      	str	r3, [r7, #20]
    CCR %= (ARR-1); /* saturate the motor, avoid too high speeds */
 8002bc4:	69bb      	ldr	r3, [r7, #24]
 8002bc6:	1e5a      	subs	r2, r3, #1
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	fbb3 f1f2 	udiv	r1, r3, r2
 8002bce:	fb01 f202 	mul.w	r2, r1, r2
 8002bd2:	1a9b      	subs	r3, r3, r2
 8002bd4:	617b      	str	r3, [r7, #20]
    __HAL_TIM_SET_AUTORELOAD(htim1, ARR);
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	69ba      	ldr	r2, [r7, #24]
 8002bdc:	62da      	str	r2, [r3, #44]	; 0x2c
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	69ba      	ldr	r2, [r7, #24]
 8002be2:	60da      	str	r2, [r3, #12]
    __HAL_TIM_SET_COMPARE(htim1, TIM_CHANNEL_1, CCR);
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	697a      	ldr	r2, [r7, #20]
 8002bea:	635a      	str	r2, [r3, #52]	; 0x34
    htim1->Instance->EGR = TIM_EGR_UG;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	2201      	movs	r2, #1
 8002bf2:	615a      	str	r2, [r3, #20]

    ARR = (uint32_t) (HAL_RCC_GetPCLK1Freq()*2/(PWM_FREQ-1)); // FIXME - change *2 with *PRESCALER
 8002bf4:	f002 fc26 	bl	8005444 <HAL_RCC_GetPCLK1Freq>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	005b      	lsls	r3, r3, #1
 8002bfc:	4a2b      	ldr	r2, [pc, #172]	; (8002cac <apply_input+0x1c4>)
 8002bfe:	fba2 2303 	umull	r2, r3, r2, r3
 8002c02:	0adb      	lsrs	r3, r3, #11
 8002c04:	61bb      	str	r3, [r7, #24]
    CCR = (uint32_t) ((abs(u[1])/MAX_SPEED)*(ARR - 1));
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	3308      	adds	r3, #8
 8002c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c0e:	4610      	mov	r0, r2
 8002c10:	4619      	mov	r1, r3
 8002c12:	f7fd ffb1 	bl	8000b78 <__aeabi_d2iz>
 8002c16:	4603      	mov	r3, r0
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	bfb8      	it	lt
 8002c1c:	425b      	neglt	r3, r3
 8002c1e:	4618      	mov	r0, r3
 8002c20:	f7fd fc90 	bl	8000544 <__aeabi_i2d>
 8002c24:	a31c      	add	r3, pc, #112	; (adr r3, 8002c98 <apply_input+0x1b0>)
 8002c26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c2a:	f7fd fe1f 	bl	800086c <__aeabi_ddiv>
 8002c2e:	4602      	mov	r2, r0
 8002c30:	460b      	mov	r3, r1
 8002c32:	4614      	mov	r4, r2
 8002c34:	461d      	mov	r5, r3
 8002c36:	69bb      	ldr	r3, [r7, #24]
 8002c38:	3b01      	subs	r3, #1
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	f7fd fc72 	bl	8000524 <__aeabi_ui2d>
 8002c40:	4602      	mov	r2, r0
 8002c42:	460b      	mov	r3, r1
 8002c44:	4620      	mov	r0, r4
 8002c46:	4629      	mov	r1, r5
 8002c48:	f7fd fce6 	bl	8000618 <__aeabi_dmul>
 8002c4c:	4602      	mov	r2, r0
 8002c4e:	460b      	mov	r3, r1
 8002c50:	4610      	mov	r0, r2
 8002c52:	4619      	mov	r1, r3
 8002c54:	f7fd ffb8 	bl	8000bc8 <__aeabi_d2uiz>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	617b      	str	r3, [r7, #20]
    CCR %= (ARR-1); /* saturate the motor, avoid too high speeds */
 8002c5c:	69bb      	ldr	r3, [r7, #24]
 8002c5e:	1e5a      	subs	r2, r3, #1
 8002c60:	697b      	ldr	r3, [r7, #20]
 8002c62:	fbb3 f1f2 	udiv	r1, r3, r2
 8002c66:	fb01 f202 	mul.w	r2, r1, r2
 8002c6a:	1a9b      	subs	r3, r3, r2
 8002c6c:	617b      	str	r3, [r7, #20]
    __HAL_TIM_SET_AUTORELOAD(htim2, ARR);
 8002c6e:	68bb      	ldr	r3, [r7, #8]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	69ba      	ldr	r2, [r7, #24]
 8002c74:	62da      	str	r2, [r3, #44]	; 0x2c
 8002c76:	68bb      	ldr	r3, [r7, #8]
 8002c78:	69ba      	ldr	r2, [r7, #24]
 8002c7a:	60da      	str	r2, [r3, #12]
    __HAL_TIM_SET_COMPARE(htim2, TIM_CHANNEL_1, CCR);
 8002c7c:	68bb      	ldr	r3, [r7, #8]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	697a      	ldr	r2, [r7, #20]
 8002c82:	635a      	str	r2, [r3, #52]	; 0x34
    htim2->Instance->EGR = TIM_EGR_UG;
 8002c84:	68bb      	ldr	r3, [r7, #8]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	2201      	movs	r2, #1
 8002c8a:	615a      	str	r2, [r3, #20]
    // CCR = (uint32_t) ARR/2;
// 
    // __HAL_TIM_SET_AUTORELOAD(htim2, ARR);
    // __HAL_TIM_SET_COMPARE(htim2, TIM_CHANNEL_1, CCR);
    // htim2->Instance->EGR = TIM_EGR_UG;
}
 8002c8c:	bf00      	nop
 8002c8e:	3720      	adds	r7, #32
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bdb0      	pop	{r4, r5, r7, pc}
 8002c94:	f3af 8000 	nop.w
 8002c98:	e147ae14 	.word	0xe147ae14
 8002c9c:	3ffa147a 	.word	0x3ffa147a
 8002ca0:	40020800 	.word	0x40020800
 8002ca4:	40020000 	.word	0x40020000
 8002ca8:	200006a5 	.word	0x200006a5
 8002cac:	aed22925 	.word	0xaed22925

08002cb0 <start_timers>:

void start_timers(TIM_HandleTypeDef *htim1, TIM_HandleTypeDef *htim2, TIM_HandleTypeDef *htim3, TIM_HandleTypeDef *htim4){
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b084      	sub	sp, #16
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	60f8      	str	r0, [r7, #12]
 8002cb8:	60b9      	str	r1, [r7, #8]
 8002cba:	607a      	str	r2, [r7, #4]
 8002cbc:	603b      	str	r3, [r7, #0]
    HAL_TIM_Base_Start_IT(htim1);
 8002cbe:	68f8      	ldr	r0, [r7, #12]
 8002cc0:	f002 fbe8 	bl	8005494 <HAL_TIM_Base_Start_IT>
    HAL_TIM_Base_Start_IT(htim2);
 8002cc4:	68b8      	ldr	r0, [r7, #8]
 8002cc6:	f002 fbe5 	bl	8005494 <HAL_TIM_Base_Start_IT>
    /* start motor PWM */
    HAL_TIM_Base_Start_IT(htim3);
 8002cca:	6878      	ldr	r0, [r7, #4]
 8002ccc:	f002 fbe2 	bl	8005494 <HAL_TIM_Base_Start_IT>
    HAL_TIM_Base_Start_IT(htim4);
 8002cd0:	6838      	ldr	r0, [r7, #0]
 8002cd2:	f002 fbdf 	bl	8005494 <HAL_TIM_Base_Start_IT>
    /* start PWM */
    if(HAL_TIM_PWM_Start(htim3, TIM_CHANNEL_1) != HAL_OK){
 8002cd6:	2100      	movs	r1, #0
 8002cd8:	6878      	ldr	r0, [r7, #4]
 8002cda:	f002 fc8d 	bl	80055f8 <HAL_TIM_PWM_Start>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d001      	beq.n	8002ce8 <start_timers+0x38>
        HardFault_Handler();
 8002ce4:	f000 fe59 	bl	800399a <HardFault_Handler>
    }
    if(HAL_TIM_PWM_Start(htim4, TIM_CHANNEL_1) != HAL_OK){
 8002ce8:	2100      	movs	r1, #0
 8002cea:	6838      	ldr	r0, [r7, #0]
 8002cec:	f002 fc84 	bl	80055f8 <HAL_TIM_PWM_Start>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d001      	beq.n	8002cfa <start_timers+0x4a>
        HardFault_Handler();
 8002cf6:	f000 fe50 	bl	800399a <HardFault_Handler>
    }
}
 8002cfa:	bf00      	nop
 8002cfc:	3710      	adds	r7, #16
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}
	...

08002d04 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b088      	sub	sp, #32
 8002d08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  rate_t rate;
  double v[2];
  char *data = "\n";
 8002d0a:	4b2e      	ldr	r3, [pc, #184]	; (8002dc4 <main+0xc0>)
 8002d0c:	61fb      	str	r3, [r7, #28]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002d0e:	f000 ffaf 	bl	8003c70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002d12:	f000 f86f 	bl	8002df4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002d16:	f000 fa83 	bl	8003220 <MX_GPIO_Init>
  MX_DMA_Init();
 8002d1a:	f000 fa59 	bl	80031d0 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8002d1e:	f000 fa2d 	bl	800317c <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8002d22:	f000 f929 	bl	8002f78 <MX_TIM3_Init>
  MX_TIM4_Init();
 8002d26:	f000 f97b 	bl	8003020 <MX_TIM4_Init>
  MX_TIM2_Init();
 8002d2a:	f000 f8cd 	bl	8002ec8 <MX_TIM2_Init>
  MX_TIM5_Init();
 8002d2e:	f000 f9cb 	bl	80030c8 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  init_man(&manip); /* initialize the manipulator struct */
 8002d32:	4825      	ldr	r0, [pc, #148]	; (8002dc8 <main+0xc4>)
 8002d34:	f7fe f9d0 	bl	80010d8 <init_man>
  init_rate(&rate, (uint32_t) (T_C*1000)); /* initialize the rate struct */
 8002d38:	f107 0314 	add.w	r3, r7, #20
 8002d3c:	210a      	movs	r1, #10
 8002d3e:	4618      	mov	r0, r3
 8002d40:	f7ff fda0 	bl	8002884 <init_rate>
  HAL_UART_Receive_DMA(&huart2, (uint8_t*) &rx_data, (uint8_t) DATA_SZ); /* DATA_SZ bytes of data for each reception */
 8002d44:	2280      	movs	r2, #128	; 0x80
 8002d46:	4921      	ldr	r1, [pc, #132]	; (8002dcc <main+0xc8>)
 8002d48:	4821      	ldr	r0, [pc, #132]	; (8002dd0 <main+0xcc>)
 8002d4a:	f003 fb27 	bl	800639c <HAL_UART_Receive_DMA>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  /* start timers */
  start_timers(&htim3, &htim4, &htim2, &htim5);
 8002d4e:	4b21      	ldr	r3, [pc, #132]	; (8002dd4 <main+0xd0>)
 8002d50:	4a21      	ldr	r2, [pc, #132]	; (8002dd8 <main+0xd4>)
 8002d52:	4922      	ldr	r1, [pc, #136]	; (8002ddc <main+0xd8>)
 8002d54:	4822      	ldr	r0, [pc, #136]	; (8002de0 <main+0xdc>)
 8002d56:	f7ff ffab 	bl	8002cb0 <start_timers>
  while (1)
  {
	TAIL = manip.q1_actual.head;
 8002d5a:	4b1b      	ldr	r3, [pc, #108]	; (8002dc8 <main+0xc4>)
 8002d5c:	f893 22c1 	ldrb.w	r2, [r3, #705]	; 0x2c1
 8002d60:	4b20      	ldr	r3, [pc, #128]	; (8002de4 <main+0xe0>)
 8002d62:	701a      	strb	r2, [r3, #0]
    read_encoders(&htim3, &htim4, &manip);
 8002d64:	4a18      	ldr	r2, [pc, #96]	; (8002dc8 <main+0xc4>)
 8002d66:	491d      	ldr	r1, [pc, #116]	; (8002ddc <main+0xd8>)
 8002d68:	481d      	ldr	r0, [pc, #116]	; (8002de0 <main+0xdc>)
 8002d6a:	f7ff fd9d 	bl	80028a8 <read_encoders>
    /* log data */
    //log_data(&huart2, &manip);
    controller(&manip, v); /* apply the control law to find the input */
 8002d6e:	463b      	mov	r3, r7
 8002d70:	4619      	mov	r1, r3
 8002d72:	4815      	ldr	r0, [pc, #84]	; (8002dc8 <main+0xc4>)
 8002d74:	f7ff f9ac 	bl	80020d0 <controller>
    /* apply the inputs to the motors */
    // SECTION DEBUG
    global_var = v[1];
 8002d78:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002d7c:	4610      	mov	r0, r2
 8002d7e:	4619      	mov	r1, r3
 8002d80:	f7fd ff42 	bl	8000c08 <__aeabi_d2f>
 8002d84:	4603      	mov	r3, r0
 8002d86:	4a18      	ldr	r2, [pc, #96]	; (8002de8 <main+0xe4>)
 8002d88:	6013      	str	r3, [r2, #0]
    // v[0] = 1.5;
    // v[1] = 1.5;
    *((double *) tx_data) = v[0];
 8002d8a:	4918      	ldr	r1, [pc, #96]	; (8002dec <main+0xe8>)
 8002d8c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002d90:	e9c1 2300 	strd	r2, r3, [r1]
    *((double *) tx_data+1) = v[1];
 8002d94:	4916      	ldr	r1, [pc, #88]	; (8002df0 <main+0xec>)
 8002d96:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002d9a:	e9c1 2300 	strd	r2, r3, [r1]
    tx_data[16] = '\n';
 8002d9e:	4b13      	ldr	r3, [pc, #76]	; (8002dec <main+0xe8>)
 8002da0:	220a      	movs	r2, #10
 8002da2:	741a      	strb	r2, [r3, #16]
    HAL_UART_Transmit_DMA(&huart2, &tx_data, 17);
 8002da4:	2211      	movs	r2, #17
 8002da6:	4911      	ldr	r1, [pc, #68]	; (8002dec <main+0xe8>)
 8002da8:	4809      	ldr	r0, [pc, #36]	; (8002dd0 <main+0xcc>)
 8002daa:	f003 fa79 	bl	80062a0 <HAL_UART_Transmit_DMA>
    // !SECTION DEBUG
    apply_input(&htim2, &htim5, v);
 8002dae:	463b      	mov	r3, r7
 8002db0:	461a      	mov	r2, r3
 8002db2:	4908      	ldr	r1, [pc, #32]	; (8002dd4 <main+0xd0>)
 8002db4:	4808      	ldr	r0, [pc, #32]	; (8002dd8 <main+0xd4>)
 8002db6:	f7ff fe97 	bl	8002ae8 <apply_input>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    // rate_sleep(&rate); /* wait with a fixed frequency */
    HAL_Delay(T_C*1000);
 8002dba:	200a      	movs	r0, #10
 8002dbc:	f000 ffca 	bl	8003d54 <HAL_Delay>
	TAIL = manip.q1_actual.head;
 8002dc0:	e7cb      	b.n	8002d5a <main+0x56>
 8002dc2:	bf00      	nop
 8002dc4:	0800a7d8 	.word	0x0800a7d8
 8002dc8:	20000190 	.word	0x20000190
 8002dcc:	2000008c 	.word	0x2000008c
 8002dd0:	200007d0 	.word	0x200007d0
 8002dd4:	20000788 	.word	0x20000788
 8002dd8:	200006b0 	.word	0x200006b0
 8002ddc:	20000740 	.word	0x20000740
 8002de0:	200006f8 	.word	0x200006f8
 8002de4:	200006ae 	.word	0x200006ae
 8002de8:	200006a8 	.word	0x200006a8
 8002dec:	2000010c 	.word	0x2000010c
 8002df0:	20000114 	.word	0x20000114

08002df4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b094      	sub	sp, #80	; 0x50
 8002df8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002dfa:	f107 0320 	add.w	r3, r7, #32
 8002dfe:	2230      	movs	r2, #48	; 0x30
 8002e00:	2100      	movs	r1, #0
 8002e02:	4618      	mov	r0, r3
 8002e04:	f004 fc12 	bl	800762c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002e08:	f107 030c 	add.w	r3, r7, #12
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	601a      	str	r2, [r3, #0]
 8002e10:	605a      	str	r2, [r3, #4]
 8002e12:	609a      	str	r2, [r3, #8]
 8002e14:	60da      	str	r2, [r3, #12]
 8002e16:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e18:	2300      	movs	r3, #0
 8002e1a:	60bb      	str	r3, [r7, #8]
 8002e1c:	4b28      	ldr	r3, [pc, #160]	; (8002ec0 <SystemClock_Config+0xcc>)
 8002e1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e20:	4a27      	ldr	r2, [pc, #156]	; (8002ec0 <SystemClock_Config+0xcc>)
 8002e22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e26:	6413      	str	r3, [r2, #64]	; 0x40
 8002e28:	4b25      	ldr	r3, [pc, #148]	; (8002ec0 <SystemClock_Config+0xcc>)
 8002e2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e30:	60bb      	str	r3, [r7, #8]
 8002e32:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002e34:	2300      	movs	r3, #0
 8002e36:	607b      	str	r3, [r7, #4]
 8002e38:	4b22      	ldr	r3, [pc, #136]	; (8002ec4 <SystemClock_Config+0xd0>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4a21      	ldr	r2, [pc, #132]	; (8002ec4 <SystemClock_Config+0xd0>)
 8002e3e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002e42:	6013      	str	r3, [r2, #0]
 8002e44:	4b1f      	ldr	r3, [pc, #124]	; (8002ec4 <SystemClock_Config+0xd0>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002e4c:	607b      	str	r3, [r7, #4]
 8002e4e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002e50:	2302      	movs	r3, #2
 8002e52:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002e54:	2301      	movs	r3, #1
 8002e56:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002e58:	2310      	movs	r3, #16
 8002e5a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002e5c:	2302      	movs	r3, #2
 8002e5e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002e60:	2300      	movs	r3, #0
 8002e62:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8002e64:	2310      	movs	r3, #16
 8002e66:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002e68:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8002e6c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002e6e:	2304      	movs	r3, #4
 8002e70:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002e72:	2304      	movs	r3, #4
 8002e74:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002e76:	f107 0320 	add.w	r3, r7, #32
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	f001 fe72 	bl	8004b64 <HAL_RCC_OscConfig>
 8002e80:	4603      	mov	r3, r0
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d001      	beq.n	8002e8a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8002e86:	f000 fa65 	bl	8003354 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002e8a:	230f      	movs	r3, #15
 8002e8c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002e8e:	2302      	movs	r3, #2
 8002e90:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002e92:	2300      	movs	r3, #0
 8002e94:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002e96:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002e9a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002ea0:	f107 030c 	add.w	r3, r7, #12
 8002ea4:	2102      	movs	r1, #2
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	f002 f8d4 	bl	8005054 <HAL_RCC_ClockConfig>
 8002eac:	4603      	mov	r3, r0
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d001      	beq.n	8002eb6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002eb2:	f000 fa4f 	bl	8003354 <Error_Handler>
  }
}
 8002eb6:	bf00      	nop
 8002eb8:	3750      	adds	r7, #80	; 0x50
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bd80      	pop	{r7, pc}
 8002ebe:	bf00      	nop
 8002ec0:	40023800 	.word	0x40023800
 8002ec4:	40007000 	.word	0x40007000

08002ec8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b08a      	sub	sp, #40	; 0x28
 8002ecc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ece:	f107 0320 	add.w	r3, r7, #32
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	601a      	str	r2, [r3, #0]
 8002ed6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002ed8:	1d3b      	adds	r3, r7, #4
 8002eda:	2200      	movs	r2, #0
 8002edc:	601a      	str	r2, [r3, #0]
 8002ede:	605a      	str	r2, [r3, #4]
 8002ee0:	609a      	str	r2, [r3, #8]
 8002ee2:	60da      	str	r2, [r3, #12]
 8002ee4:	611a      	str	r2, [r3, #16]
 8002ee6:	615a      	str	r2, [r3, #20]
 8002ee8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002eea:	4b22      	ldr	r3, [pc, #136]	; (8002f74 <MX_TIM2_Init+0xac>)
 8002eec:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002ef0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002ef2:	4b20      	ldr	r3, [pc, #128]	; (8002f74 <MX_TIM2_Init+0xac>)
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ef8:	4b1e      	ldr	r3, [pc, #120]	; (8002f74 <MX_TIM2_Init+0xac>)
 8002efa:	2200      	movs	r2, #0
 8002efc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8002efe:	4b1d      	ldr	r3, [pc, #116]	; (8002f74 <MX_TIM2_Init+0xac>)
 8002f00:	f04f 32ff 	mov.w	r2, #4294967295
 8002f04:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f06:	4b1b      	ldr	r3, [pc, #108]	; (8002f74 <MX_TIM2_Init+0xac>)
 8002f08:	2200      	movs	r2, #0
 8002f0a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f0c:	4b19      	ldr	r3, [pc, #100]	; (8002f74 <MX_TIM2_Init+0xac>)
 8002f0e:	2200      	movs	r2, #0
 8002f10:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002f12:	4818      	ldr	r0, [pc, #96]	; (8002f74 <MX_TIM2_Init+0xac>)
 8002f14:	f002 fb20 	bl	8005558 <HAL_TIM_PWM_Init>
 8002f18:	4603      	mov	r3, r0
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d001      	beq.n	8002f22 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8002f1e:	f000 fa19 	bl	8003354 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f22:	2300      	movs	r3, #0
 8002f24:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f26:	2300      	movs	r3, #0
 8002f28:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002f2a:	f107 0320 	add.w	r3, r7, #32
 8002f2e:	4619      	mov	r1, r3
 8002f30:	4810      	ldr	r0, [pc, #64]	; (8002f74 <MX_TIM2_Init+0xac>)
 8002f32:	f003 f8e5 	bl	8006100 <HAL_TIMEx_MasterConfigSynchronization>
 8002f36:	4603      	mov	r3, r0
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d001      	beq.n	8002f40 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8002f3c:	f000 fa0a 	bl	8003354 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002f40:	2360      	movs	r3, #96	; 0x60
 8002f42:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002f44:	2300      	movs	r3, #0
 8002f46:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002f48:	2300      	movs	r3, #0
 8002f4a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002f50:	1d3b      	adds	r3, r7, #4
 8002f52:	2200      	movs	r2, #0
 8002f54:	4619      	mov	r1, r3
 8002f56:	4807      	ldr	r0, [pc, #28]	; (8002f74 <MX_TIM2_Init+0xac>)
 8002f58:	f002 fdac 	bl	8005ab4 <HAL_TIM_PWM_ConfigChannel>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d001      	beq.n	8002f66 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8002f62:	f000 f9f7 	bl	8003354 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002f66:	4803      	ldr	r0, [pc, #12]	; (8002f74 <MX_TIM2_Init+0xac>)
 8002f68:	f000 fc00 	bl	800376c <HAL_TIM_MspPostInit>

}
 8002f6c:	bf00      	nop
 8002f6e:	3728      	adds	r7, #40	; 0x28
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}
 8002f74:	200006b0 	.word	0x200006b0

08002f78 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b08c      	sub	sp, #48	; 0x30
 8002f7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002f7e:	f107 030c 	add.w	r3, r7, #12
 8002f82:	2224      	movs	r2, #36	; 0x24
 8002f84:	2100      	movs	r1, #0
 8002f86:	4618      	mov	r0, r3
 8002f88:	f004 fb50 	bl	800762c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f8c:	1d3b      	adds	r3, r7, #4
 8002f8e:	2200      	movs	r2, #0
 8002f90:	601a      	str	r2, [r3, #0]
 8002f92:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002f94:	4b20      	ldr	r3, [pc, #128]	; (8003018 <MX_TIM3_Init+0xa0>)
 8002f96:	4a21      	ldr	r2, [pc, #132]	; (800301c <MX_TIM3_Init+0xa4>)
 8002f98:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002f9a:	4b1f      	ldr	r3, [pc, #124]	; (8003018 <MX_TIM3_Init+0xa0>)
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fa0:	4b1d      	ldr	r3, [pc, #116]	; (8003018 <MX_TIM3_Init+0xa0>)
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 40000;
 8002fa6:	4b1c      	ldr	r3, [pc, #112]	; (8003018 <MX_TIM3_Init+0xa0>)
 8002fa8:	f649 4240 	movw	r2, #40000	; 0x9c40
 8002fac:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002fae:	4b1a      	ldr	r3, [pc, #104]	; (8003018 <MX_TIM3_Init+0xa0>)
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002fb4:	4b18      	ldr	r3, [pc, #96]	; (8003018 <MX_TIM3_Init+0xa0>)
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002fba:	2303      	movs	r3, #3
 8002fbc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002fce:	2300      	movs	r3, #0
 8002fd0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002fda:	2300      	movs	r3, #0
 8002fdc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002fde:	f107 030c 	add.w	r3, r7, #12
 8002fe2:	4619      	mov	r1, r3
 8002fe4:	480c      	ldr	r0, [pc, #48]	; (8003018 <MX_TIM3_Init+0xa0>)
 8002fe6:	f002 fbb7 	bl	8005758 <HAL_TIM_Encoder_Init>
 8002fea:	4603      	mov	r3, r0
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d001      	beq.n	8002ff4 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8002ff0:	f000 f9b0 	bl	8003354 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002ffc:	1d3b      	adds	r3, r7, #4
 8002ffe:	4619      	mov	r1, r3
 8003000:	4805      	ldr	r0, [pc, #20]	; (8003018 <MX_TIM3_Init+0xa0>)
 8003002:	f003 f87d 	bl	8006100 <HAL_TIMEx_MasterConfigSynchronization>
 8003006:	4603      	mov	r3, r0
 8003008:	2b00      	cmp	r3, #0
 800300a:	d001      	beq.n	8003010 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 800300c:	f000 f9a2 	bl	8003354 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003010:	bf00      	nop
 8003012:	3730      	adds	r7, #48	; 0x30
 8003014:	46bd      	mov	sp, r7
 8003016:	bd80      	pop	{r7, pc}
 8003018:	200006f8 	.word	0x200006f8
 800301c:	40000400 	.word	0x40000400

08003020 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b08c      	sub	sp, #48	; 0x30
 8003024:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003026:	f107 030c 	add.w	r3, r7, #12
 800302a:	2224      	movs	r2, #36	; 0x24
 800302c:	2100      	movs	r1, #0
 800302e:	4618      	mov	r0, r3
 8003030:	f004 fafc 	bl	800762c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003034:	1d3b      	adds	r3, r7, #4
 8003036:	2200      	movs	r2, #0
 8003038:	601a      	str	r2, [r3, #0]
 800303a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800303c:	4b20      	ldr	r3, [pc, #128]	; (80030c0 <MX_TIM4_Init+0xa0>)
 800303e:	4a21      	ldr	r2, [pc, #132]	; (80030c4 <MX_TIM4_Init+0xa4>)
 8003040:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8003042:	4b1f      	ldr	r3, [pc, #124]	; (80030c0 <MX_TIM4_Init+0xa0>)
 8003044:	2200      	movs	r2, #0
 8003046:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003048:	4b1d      	ldr	r3, [pc, #116]	; (80030c0 <MX_TIM4_Init+0xa0>)
 800304a:	2200      	movs	r2, #0
 800304c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 20000;
 800304e:	4b1c      	ldr	r3, [pc, #112]	; (80030c0 <MX_TIM4_Init+0xa0>)
 8003050:	f644 6220 	movw	r2, #20000	; 0x4e20
 8003054:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003056:	4b1a      	ldr	r3, [pc, #104]	; (80030c0 <MX_TIM4_Init+0xa0>)
 8003058:	2200      	movs	r2, #0
 800305a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800305c:	4b18      	ldr	r3, [pc, #96]	; (80030c0 <MX_TIM4_Init+0xa0>)
 800305e:	2200      	movs	r2, #0
 8003060:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003062:	2303      	movs	r3, #3
 8003064:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003066:	2300      	movs	r3, #0
 8003068:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800306a:	2301      	movs	r3, #1
 800306c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800306e:	2300      	movs	r3, #0
 8003070:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003072:	2300      	movs	r3, #0
 8003074:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003076:	2300      	movs	r3, #0
 8003078:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800307a:	2301      	movs	r3, #1
 800307c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800307e:	2300      	movs	r3, #0
 8003080:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8003082:	2300      	movs	r3, #0
 8003084:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8003086:	f107 030c 	add.w	r3, r7, #12
 800308a:	4619      	mov	r1, r3
 800308c:	480c      	ldr	r0, [pc, #48]	; (80030c0 <MX_TIM4_Init+0xa0>)
 800308e:	f002 fb63 	bl	8005758 <HAL_TIM_Encoder_Init>
 8003092:	4603      	mov	r3, r0
 8003094:	2b00      	cmp	r3, #0
 8003096:	d001      	beq.n	800309c <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8003098:	f000 f95c 	bl	8003354 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800309c:	2300      	movs	r3, #0
 800309e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80030a0:	2300      	movs	r3, #0
 80030a2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80030a4:	1d3b      	adds	r3, r7, #4
 80030a6:	4619      	mov	r1, r3
 80030a8:	4805      	ldr	r0, [pc, #20]	; (80030c0 <MX_TIM4_Init+0xa0>)
 80030aa:	f003 f829 	bl	8006100 <HAL_TIMEx_MasterConfigSynchronization>
 80030ae:	4603      	mov	r3, r0
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d001      	beq.n	80030b8 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80030b4:	f000 f94e 	bl	8003354 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80030b8:	bf00      	nop
 80030ba:	3730      	adds	r7, #48	; 0x30
 80030bc:	46bd      	mov	sp, r7
 80030be:	bd80      	pop	{r7, pc}
 80030c0:	20000740 	.word	0x20000740
 80030c4:	40000800 	.word	0x40000800

080030c8 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b08a      	sub	sp, #40	; 0x28
 80030cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80030ce:	f107 0320 	add.w	r3, r7, #32
 80030d2:	2200      	movs	r2, #0
 80030d4:	601a      	str	r2, [r3, #0]
 80030d6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80030d8:	1d3b      	adds	r3, r7, #4
 80030da:	2200      	movs	r2, #0
 80030dc:	601a      	str	r2, [r3, #0]
 80030de:	605a      	str	r2, [r3, #4]
 80030e0:	609a      	str	r2, [r3, #8]
 80030e2:	60da      	str	r2, [r3, #12]
 80030e4:	611a      	str	r2, [r3, #16]
 80030e6:	615a      	str	r2, [r3, #20]
 80030e8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80030ea:	4b22      	ldr	r3, [pc, #136]	; (8003174 <MX_TIM5_Init+0xac>)
 80030ec:	4a22      	ldr	r2, [pc, #136]	; (8003178 <MX_TIM5_Init+0xb0>)
 80030ee:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80030f0:	4b20      	ldr	r3, [pc, #128]	; (8003174 <MX_TIM5_Init+0xac>)
 80030f2:	2200      	movs	r2, #0
 80030f4:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030f6:	4b1f      	ldr	r3, [pc, #124]	; (8003174 <MX_TIM5_Init+0xac>)
 80030f8:	2200      	movs	r2, #0
 80030fa:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80030fc:	4b1d      	ldr	r3, [pc, #116]	; (8003174 <MX_TIM5_Init+0xac>)
 80030fe:	f04f 32ff 	mov.w	r2, #4294967295
 8003102:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003104:	4b1b      	ldr	r3, [pc, #108]	; (8003174 <MX_TIM5_Init+0xac>)
 8003106:	2200      	movs	r2, #0
 8003108:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800310a:	4b1a      	ldr	r3, [pc, #104]	; (8003174 <MX_TIM5_Init+0xac>)
 800310c:	2200      	movs	r2, #0
 800310e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8003110:	4818      	ldr	r0, [pc, #96]	; (8003174 <MX_TIM5_Init+0xac>)
 8003112:	f002 fa21 	bl	8005558 <HAL_TIM_PWM_Init>
 8003116:	4603      	mov	r3, r0
 8003118:	2b00      	cmp	r3, #0
 800311a:	d001      	beq.n	8003120 <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 800311c:	f000 f91a 	bl	8003354 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003120:	2300      	movs	r3, #0
 8003122:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003124:	2300      	movs	r3, #0
 8003126:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003128:	f107 0320 	add.w	r3, r7, #32
 800312c:	4619      	mov	r1, r3
 800312e:	4811      	ldr	r0, [pc, #68]	; (8003174 <MX_TIM5_Init+0xac>)
 8003130:	f002 ffe6 	bl	8006100 <HAL_TIMEx_MasterConfigSynchronization>
 8003134:	4603      	mov	r3, r0
 8003136:	2b00      	cmp	r3, #0
 8003138:	d001      	beq.n	800313e <MX_TIM5_Init+0x76>
  {
    Error_Handler();
 800313a:	f000 f90b 	bl	8003354 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800313e:	2360      	movs	r3, #96	; 0x60
 8003140:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003142:	2300      	movs	r3, #0
 8003144:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003146:	2300      	movs	r3, #0
 8003148:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800314a:	2300      	movs	r3, #0
 800314c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800314e:	1d3b      	adds	r3, r7, #4
 8003150:	2200      	movs	r2, #0
 8003152:	4619      	mov	r1, r3
 8003154:	4807      	ldr	r0, [pc, #28]	; (8003174 <MX_TIM5_Init+0xac>)
 8003156:	f002 fcad 	bl	8005ab4 <HAL_TIM_PWM_ConfigChannel>
 800315a:	4603      	mov	r3, r0
 800315c:	2b00      	cmp	r3, #0
 800315e:	d001      	beq.n	8003164 <MX_TIM5_Init+0x9c>
  {
    Error_Handler();
 8003160:	f000 f8f8 	bl	8003354 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8003164:	4803      	ldr	r0, [pc, #12]	; (8003174 <MX_TIM5_Init+0xac>)
 8003166:	f000 fb01 	bl	800376c <HAL_TIM_MspPostInit>

}
 800316a:	bf00      	nop
 800316c:	3728      	adds	r7, #40	; 0x28
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}
 8003172:	bf00      	nop
 8003174:	20000788 	.word	0x20000788
 8003178:	40000c00 	.word	0x40000c00

0800317c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003180:	4b11      	ldr	r3, [pc, #68]	; (80031c8 <MX_USART2_UART_Init+0x4c>)
 8003182:	4a12      	ldr	r2, [pc, #72]	; (80031cc <MX_USART2_UART_Init+0x50>)
 8003184:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003186:	4b10      	ldr	r3, [pc, #64]	; (80031c8 <MX_USART2_UART_Init+0x4c>)
 8003188:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800318c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800318e:	4b0e      	ldr	r3, [pc, #56]	; (80031c8 <MX_USART2_UART_Init+0x4c>)
 8003190:	2200      	movs	r2, #0
 8003192:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003194:	4b0c      	ldr	r3, [pc, #48]	; (80031c8 <MX_USART2_UART_Init+0x4c>)
 8003196:	2200      	movs	r2, #0
 8003198:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800319a:	4b0b      	ldr	r3, [pc, #44]	; (80031c8 <MX_USART2_UART_Init+0x4c>)
 800319c:	2200      	movs	r2, #0
 800319e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80031a0:	4b09      	ldr	r3, [pc, #36]	; (80031c8 <MX_USART2_UART_Init+0x4c>)
 80031a2:	220c      	movs	r2, #12
 80031a4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80031a6:	4b08      	ldr	r3, [pc, #32]	; (80031c8 <MX_USART2_UART_Init+0x4c>)
 80031a8:	2200      	movs	r2, #0
 80031aa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80031ac:	4b06      	ldr	r3, [pc, #24]	; (80031c8 <MX_USART2_UART_Init+0x4c>)
 80031ae:	2200      	movs	r2, #0
 80031b0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80031b2:	4805      	ldr	r0, [pc, #20]	; (80031c8 <MX_USART2_UART_Init+0x4c>)
 80031b4:	f003 f826 	bl	8006204 <HAL_UART_Init>
 80031b8:	4603      	mov	r3, r0
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d001      	beq.n	80031c2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80031be:	f000 f8c9 	bl	8003354 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80031c2:	bf00      	nop
 80031c4:	bd80      	pop	{r7, pc}
 80031c6:	bf00      	nop
 80031c8:	200007d0 	.word	0x200007d0
 80031cc:	40004400 	.word	0x40004400

080031d0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b082      	sub	sp, #8
 80031d4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80031d6:	2300      	movs	r3, #0
 80031d8:	607b      	str	r3, [r7, #4]
 80031da:	4b10      	ldr	r3, [pc, #64]	; (800321c <MX_DMA_Init+0x4c>)
 80031dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031de:	4a0f      	ldr	r2, [pc, #60]	; (800321c <MX_DMA_Init+0x4c>)
 80031e0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80031e4:	6313      	str	r3, [r2, #48]	; 0x30
 80031e6:	4b0d      	ldr	r3, [pc, #52]	; (800321c <MX_DMA_Init+0x4c>)
 80031e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031ea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80031ee:	607b      	str	r3, [r7, #4]
 80031f0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80031f2:	2200      	movs	r2, #0
 80031f4:	2100      	movs	r1, #0
 80031f6:	2010      	movs	r0, #16
 80031f8:	f000 feab 	bl	8003f52 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80031fc:	2010      	movs	r0, #16
 80031fe:	f000 fec4 	bl	8003f8a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8003202:	2200      	movs	r2, #0
 8003204:	2100      	movs	r1, #0
 8003206:	2011      	movs	r0, #17
 8003208:	f000 fea3 	bl	8003f52 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 800320c:	2011      	movs	r0, #17
 800320e:	f000 febc 	bl	8003f8a <HAL_NVIC_EnableIRQ>

}
 8003212:	bf00      	nop
 8003214:	3708      	adds	r7, #8
 8003216:	46bd      	mov	sp, r7
 8003218:	bd80      	pop	{r7, pc}
 800321a:	bf00      	nop
 800321c:	40023800 	.word	0x40023800

08003220 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b08a      	sub	sp, #40	; 0x28
 8003224:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003226:	f107 0314 	add.w	r3, r7, #20
 800322a:	2200      	movs	r2, #0
 800322c:	601a      	str	r2, [r3, #0]
 800322e:	605a      	str	r2, [r3, #4]
 8003230:	609a      	str	r2, [r3, #8]
 8003232:	60da      	str	r2, [r3, #12]
 8003234:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003236:	2300      	movs	r3, #0
 8003238:	613b      	str	r3, [r7, #16]
 800323a:	4b43      	ldr	r3, [pc, #268]	; (8003348 <MX_GPIO_Init+0x128>)
 800323c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800323e:	4a42      	ldr	r2, [pc, #264]	; (8003348 <MX_GPIO_Init+0x128>)
 8003240:	f043 0304 	orr.w	r3, r3, #4
 8003244:	6313      	str	r3, [r2, #48]	; 0x30
 8003246:	4b40      	ldr	r3, [pc, #256]	; (8003348 <MX_GPIO_Init+0x128>)
 8003248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800324a:	f003 0304 	and.w	r3, r3, #4
 800324e:	613b      	str	r3, [r7, #16]
 8003250:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003252:	2300      	movs	r3, #0
 8003254:	60fb      	str	r3, [r7, #12]
 8003256:	4b3c      	ldr	r3, [pc, #240]	; (8003348 <MX_GPIO_Init+0x128>)
 8003258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800325a:	4a3b      	ldr	r2, [pc, #236]	; (8003348 <MX_GPIO_Init+0x128>)
 800325c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003260:	6313      	str	r3, [r2, #48]	; 0x30
 8003262:	4b39      	ldr	r3, [pc, #228]	; (8003348 <MX_GPIO_Init+0x128>)
 8003264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003266:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800326a:	60fb      	str	r3, [r7, #12]
 800326c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800326e:	2300      	movs	r3, #0
 8003270:	60bb      	str	r3, [r7, #8]
 8003272:	4b35      	ldr	r3, [pc, #212]	; (8003348 <MX_GPIO_Init+0x128>)
 8003274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003276:	4a34      	ldr	r2, [pc, #208]	; (8003348 <MX_GPIO_Init+0x128>)
 8003278:	f043 0301 	orr.w	r3, r3, #1
 800327c:	6313      	str	r3, [r2, #48]	; 0x30
 800327e:	4b32      	ldr	r3, [pc, #200]	; (8003348 <MX_GPIO_Init+0x128>)
 8003280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003282:	f003 0301 	and.w	r3, r3, #1
 8003286:	60bb      	str	r3, [r7, #8]
 8003288:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800328a:	2300      	movs	r3, #0
 800328c:	607b      	str	r3, [r7, #4]
 800328e:	4b2e      	ldr	r3, [pc, #184]	; (8003348 <MX_GPIO_Init+0x128>)
 8003290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003292:	4a2d      	ldr	r2, [pc, #180]	; (8003348 <MX_GPIO_Init+0x128>)
 8003294:	f043 0302 	orr.w	r3, r3, #2
 8003298:	6313      	str	r3, [r2, #48]	; 0x30
 800329a:	4b2b      	ldr	r3, [pc, #172]	; (8003348 <MX_GPIO_Init+0x128>)
 800329c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800329e:	f003 0302 	and.w	r3, r3, #2
 80032a2:	607b      	str	r3, [r7, #4]
 80032a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DIR_2_Pin|LD2_Pin, GPIO_PIN_RESET);
 80032a6:	2200      	movs	r2, #0
 80032a8:	2122      	movs	r1, #34	; 0x22
 80032aa:	4828      	ldr	r0, [pc, #160]	; (800334c <MX_GPIO_Init+0x12c>)
 80032ac:	f001 fc0e 	bl	8004acc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR_1_GPIO_Port, DIR_1_Pin, GPIO_PIN_RESET);
 80032b0:	2200      	movs	r2, #0
 80032b2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80032b6:	4826      	ldr	r0, [pc, #152]	; (8003350 <MX_GPIO_Init+0x130>)
 80032b8:	f001 fc08 	bl	8004acc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80032bc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80032c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80032c2:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80032c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032c8:	2300      	movs	r3, #0
 80032ca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80032cc:	f107 0314 	add.w	r3, r7, #20
 80032d0:	4619      	mov	r1, r3
 80032d2:	481f      	ldr	r0, [pc, #124]	; (8003350 <MX_GPIO_Init+0x130>)
 80032d4:	f001 fa76 	bl	80047c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIR_2_Pin LD2_Pin */
  GPIO_InitStruct.Pin = DIR_2_Pin|LD2_Pin;
 80032d8:	2322      	movs	r3, #34	; 0x22
 80032da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80032dc:	2301      	movs	r3, #1
 80032de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032e0:	2300      	movs	r3, #0
 80032e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032e4:	2300      	movs	r3, #0
 80032e6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032e8:	f107 0314 	add.w	r3, r7, #20
 80032ec:	4619      	mov	r1, r3
 80032ee:	4817      	ldr	r0, [pc, #92]	; (800334c <MX_GPIO_Init+0x12c>)
 80032f0:	f001 fa68 	bl	80047c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LIMIT_SWITCH_1_Pin LIMIT_SWITCH_2_Pin */
  GPIO_InitStruct.Pin = LIMIT_SWITCH_1_Pin|LIMIT_SWITCH_2_Pin;
 80032f4:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80032f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80032fa:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80032fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003300:	2301      	movs	r3, #1
 8003302:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003304:	f107 0314 	add.w	r3, r7, #20
 8003308:	4619      	mov	r1, r3
 800330a:	4810      	ldr	r0, [pc, #64]	; (800334c <MX_GPIO_Init+0x12c>)
 800330c:	f001 fa5a 	bl	80047c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIR_1_Pin */
  GPIO_InitStruct.Pin = DIR_1_Pin;
 8003310:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003314:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003316:	2301      	movs	r3, #1
 8003318:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800331a:	2300      	movs	r3, #0
 800331c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800331e:	2300      	movs	r3, #0
 8003320:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DIR_1_GPIO_Port, &GPIO_InitStruct);
 8003322:	f107 0314 	add.w	r3, r7, #20
 8003326:	4619      	mov	r1, r3
 8003328:	4809      	ldr	r0, [pc, #36]	; (8003350 <MX_GPIO_Init+0x130>)
 800332a:	f001 fa4b 	bl	80047c4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800332e:	2200      	movs	r2, #0
 8003330:	2100      	movs	r1, #0
 8003332:	2028      	movs	r0, #40	; 0x28
 8003334:	f000 fe0d 	bl	8003f52 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003338:	2028      	movs	r0, #40	; 0x28
 800333a:	f000 fe26 	bl	8003f8a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800333e:	bf00      	nop
 8003340:	3728      	adds	r7, #40	; 0x28
 8003342:	46bd      	mov	sp, r7
 8003344:	bd80      	pop	{r7, pc}
 8003346:	bf00      	nop
 8003348:	40023800 	.word	0x40023800
 800334c:	40020000 	.word	0x40020000
 8003350:	40020800 	.word	0x40020800

08003354 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003354:	b480      	push	{r7}
 8003356:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003358:	b672      	cpsid	i
}
 800335a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800335c:	e7fe      	b.n	800335c <Error_Handler+0x8>
	...

08003360 <rbpush>:
- rbelement_t data: value that will be pushed in the ring buffer;
@outputs: 
- rberror_t: whether the push operation was completed. By the nature of the circular buffer: if the buffer is full then the oldest value will be overwritten.
@#
*/
rberror_t rbpush(ringbuffer_t *buffer, rbelement_t data){
 8003360:	b480      	push	{r7}
 8003362:	b085      	sub	sp, #20
 8003364:	af00      	add	r7, sp, #0
 8003366:	60f8      	str	r0, [r7, #12]
 8003368:	ed87 0b00 	vstr	d0, [r7]
    buffer->buffer[buffer->tail] = data;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	781b      	ldrb	r3, [r3, #0]
 8003370:	68fa      	ldr	r2, [r7, #12]
 8003372:	3301      	adds	r3, #1
 8003374:	00db      	lsls	r3, r3, #3
 8003376:	18d1      	adds	r1, r2, r3
 8003378:	e9d7 2300 	ldrd	r2, r3, [r7]
 800337c:	e9c1 2300 	strd	r2, r3, [r1]
    buffer->tail++;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	781b      	ldrb	r3, [r3, #0]
 8003384:	3301      	adds	r3, #1
 8003386:	b2da      	uxtb	r2, r3
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	701a      	strb	r2, [r3, #0]
    buffer->tail %= RBUF_SZ; /* avoid that tail goes outside the boundaries of the buffer */
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	781a      	ldrb	r2, [r3, #0]
 8003390:	4b18      	ldr	r3, [pc, #96]	; (80033f4 <rbpush+0x94>)
 8003392:	fba3 1302 	umull	r1, r3, r3, r2
 8003396:	08d9      	lsrs	r1, r3, #3
 8003398:	460b      	mov	r3, r1
 800339a:	009b      	lsls	r3, r3, #2
 800339c:	440b      	add	r3, r1
 800339e:	005b      	lsls	r3, r3, #1
 80033a0:	1ad3      	subs	r3, r2, r3
 80033a2:	b2da      	uxtb	r2, r3
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	701a      	strb	r2, [r3, #0]
    /* the buffer can only hold RBUF_SZ elements, so old ones will be overwritten */
    if(buffer->length == RBUF_SZ){
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	789b      	ldrb	r3, [r3, #2]
 80033ac:	2b0a      	cmp	r3, #10
 80033ae:	d114      	bne.n	80033da <rbpush+0x7a>
        /* overwriting data: also move head forward */
        buffer->head++;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	785b      	ldrb	r3, [r3, #1]
 80033b4:	3301      	adds	r3, #1
 80033b6:	b2da      	uxtb	r2, r3
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	705a      	strb	r2, [r3, #1]
        buffer->head %= RBUF_SZ; /* avoid that head goes outside the boundaries of the buffer */
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	785a      	ldrb	r2, [r3, #1]
 80033c0:	4b0c      	ldr	r3, [pc, #48]	; (80033f4 <rbpush+0x94>)
 80033c2:	fba3 1302 	umull	r1, r3, r3, r2
 80033c6:	08d9      	lsrs	r1, r3, #3
 80033c8:	460b      	mov	r3, r1
 80033ca:	009b      	lsls	r3, r3, #2
 80033cc:	440b      	add	r3, r1
 80033ce:	005b      	lsls	r3, r3, #1
 80033d0:	1ad3      	subs	r3, r2, r3
 80033d2:	b2da      	uxtb	r2, r3
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	705a      	strb	r2, [r3, #1]
 80033d8:	e005      	b.n	80033e6 <rbpush+0x86>
    }else{
        buffer->length++;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	789b      	ldrb	r3, [r3, #2]
 80033de:	3301      	adds	r3, #1
 80033e0:	b2da      	uxtb	r2, r3
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	709a      	strb	r2, [r3, #2]
    }
    return 1;
 80033e6:	2301      	movs	r3, #1
}
 80033e8:	4618      	mov	r0, r3
 80033ea:	3714      	adds	r7, #20
 80033ec:	46bd      	mov	sp, r7
 80033ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f2:	4770      	bx	lr
 80033f4:	cccccccd 	.word	0xcccccccd

080033f8 <rbpop>:
- rbelement_t *data: pointer to the variable that will hold the popped value;
@outputs: 
- rberror_t: whether the popping procedure was concluded successfully.
@#
*/
rberror_t rbpop(ringbuffer_t *buffer, rbelement_t *data){
 80033f8:	b480      	push	{r7}
 80033fa:	b083      	sub	sp, #12
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
 8003400:	6039      	str	r1, [r7, #0]
    if(buffer->length == 0){
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	789b      	ldrb	r3, [r3, #2]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d10c      	bne.n	8003424 <rbpop+0x2c>
        *data = buffer->buffer[buffer->head]; /* avoids random values in data */
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	785b      	ldrb	r3, [r3, #1]
 800340e:	687a      	ldr	r2, [r7, #4]
 8003410:	3301      	adds	r3, #1
 8003412:	00db      	lsls	r3, r3, #3
 8003414:	4413      	add	r3, r2
 8003416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800341a:	6839      	ldr	r1, [r7, #0]
 800341c:	e9c1 2300 	strd	r2, r3, [r1]
        return 0; /* pop operation could not be completed because the buffer is empty */
 8003420:	2300      	movs	r3, #0
 8003422:	e025      	b.n	8003470 <rbpop+0x78>
    }
    *data = buffer->buffer[buffer->head];
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	785b      	ldrb	r3, [r3, #1]
 8003428:	687a      	ldr	r2, [r7, #4]
 800342a:	3301      	adds	r3, #1
 800342c:	00db      	lsls	r3, r3, #3
 800342e:	4413      	add	r3, r2
 8003430:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003434:	6839      	ldr	r1, [r7, #0]
 8003436:	e9c1 2300 	strd	r2, r3, [r1]
    buffer->head++;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	785b      	ldrb	r3, [r3, #1]
 800343e:	3301      	adds	r3, #1
 8003440:	b2da      	uxtb	r2, r3
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	705a      	strb	r2, [r3, #1]
    buffer->head %= RBUF_SZ;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	785a      	ldrb	r2, [r3, #1]
 800344a:	4b0c      	ldr	r3, [pc, #48]	; (800347c <rbpop+0x84>)
 800344c:	fba3 1302 	umull	r1, r3, r3, r2
 8003450:	08d9      	lsrs	r1, r3, #3
 8003452:	460b      	mov	r3, r1
 8003454:	009b      	lsls	r3, r3, #2
 8003456:	440b      	add	r3, r1
 8003458:	005b      	lsls	r3, r3, #1
 800345a:	1ad3      	subs	r3, r2, r3
 800345c:	b2da      	uxtb	r2, r3
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	705a      	strb	r2, [r3, #1]
    buffer->length--;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	789b      	ldrb	r3, [r3, #2]
 8003466:	3b01      	subs	r3, #1
 8003468:	b2da      	uxtb	r2, r3
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	709a      	strb	r2, [r3, #2]
    return 1;
 800346e:	2301      	movs	r3, #1
}
 8003470:	4618      	mov	r0, r3
 8003472:	370c      	adds	r7, #12
 8003474:	46bd      	mov	sp, r7
 8003476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347a:	4770      	bx	lr
 800347c:	cccccccd 	.word	0xcccccccd

08003480 <rblast>:
- rbelement_t *data: pointer to the variable that will be taken from the buffer;
@outputs: 
- rbelement_t: whether the operation was concluded successfully.
@#
*/
rberror_t rblast(ringbuffer_t *buffer, rbelement_t *data){
 8003480:	b480      	push	{r7}
 8003482:	b085      	sub	sp, #20
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
 8003488:	6039      	str	r1, [r7, #0]
    if(buffer->length == 0){
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	789b      	ldrb	r3, [r3, #2]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d10c      	bne.n	80034ac <rblast+0x2c>
    	*data = buffer->buffer[buffer->head]; /* avoids having random values as output */
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	785b      	ldrb	r3, [r3, #1]
 8003496:	687a      	ldr	r2, [r7, #4]
 8003498:	3301      	adds	r3, #1
 800349a:	00db      	lsls	r3, r3, #3
 800349c:	4413      	add	r3, r2
 800349e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034a2:	6839      	ldr	r1, [r7, #0]
 80034a4:	e9c1 2300 	strd	r2, r3, [r1]
        return 0; // operation failed
 80034a8:	2300      	movs	r3, #0
 80034aa:	e00e      	b.n	80034ca <rblast+0x4a>
    }
    uint8_t index = buffer->tail-1;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	781b      	ldrb	r3, [r3, #0]
 80034b0:	3b01      	subs	r3, #1
 80034b2:	73fb      	strb	r3, [r7, #15]
    if(index < 0){
        index += RBUF_SZ;
    }
    *data = buffer->buffer[index];
 80034b4:	7bfb      	ldrb	r3, [r7, #15]
 80034b6:	687a      	ldr	r2, [r7, #4]
 80034b8:	3301      	adds	r3, #1
 80034ba:	00db      	lsls	r3, r3, #3
 80034bc:	4413      	add	r3, r2
 80034be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034c2:	6839      	ldr	r1, [r7, #0]
 80034c4:	e9c1 2300 	strd	r2, r3, [r1]
    return 1;
 80034c8:	2301      	movs	r3, #1
}
 80034ca:	4618      	mov	r0, r3
 80034cc:	3714      	adds	r7, #20
 80034ce:	46bd      	mov	sp, r7
 80034d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d4:	4770      	bx	lr
	...

080034d8 <rbget>:

rberror_t rbget(ringbuffer_t *buffer, uint8_t i, rbelement_t *element){
 80034d8:	b480      	push	{r7}
 80034da:	b087      	sub	sp, #28
 80034dc:	af00      	add	r7, sp, #0
 80034de:	60f8      	str	r0, [r7, #12]
 80034e0:	460b      	mov	r3, r1
 80034e2:	607a      	str	r2, [r7, #4]
 80034e4:	72fb      	strb	r3, [r7, #11]
    if(i < 0 || i >= buffer->length){
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	789b      	ldrb	r3, [r3, #2]
 80034ea:	7afa      	ldrb	r2, [r7, #11]
 80034ec:	429a      	cmp	r2, r3
 80034ee:	d301      	bcc.n	80034f4 <rbget+0x1c>
        /* out of bounds */
        return 0;
 80034f0:	2300      	movs	r3, #0
 80034f2:	e01c      	b.n	800352e <rbget+0x56>
    }
    uint8_t index = (buffer->head+i) % RBUF_SZ;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	785b      	ldrb	r3, [r3, #1]
 80034f8:	461a      	mov	r2, r3
 80034fa:	7afb      	ldrb	r3, [r7, #11]
 80034fc:	441a      	add	r2, r3
 80034fe:	4b0f      	ldr	r3, [pc, #60]	; (800353c <rbget+0x64>)
 8003500:	fb83 1302 	smull	r1, r3, r3, r2
 8003504:	1099      	asrs	r1, r3, #2
 8003506:	17d3      	asrs	r3, r2, #31
 8003508:	1ac9      	subs	r1, r1, r3
 800350a:	460b      	mov	r3, r1
 800350c:	009b      	lsls	r3, r3, #2
 800350e:	440b      	add	r3, r1
 8003510:	005b      	lsls	r3, r3, #1
 8003512:	1ad1      	subs	r1, r2, r3
 8003514:	460b      	mov	r3, r1
 8003516:	75fb      	strb	r3, [r7, #23]
    *element = buffer->buffer[index];
 8003518:	7dfb      	ldrb	r3, [r7, #23]
 800351a:	68fa      	ldr	r2, [r7, #12]
 800351c:	3301      	adds	r3, #1
 800351e:	00db      	lsls	r3, r3, #3
 8003520:	4413      	add	r3, r2
 8003522:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003526:	6879      	ldr	r1, [r7, #4]
 8003528:	e9c1 2300 	strd	r2, r3, [r1]
    return 1;
 800352c:	2301      	movs	r3, #1
}
 800352e:	4618      	mov	r0, r3
 8003530:	371c      	adds	r7, #28
 8003532:	46bd      	mov	sp, r7
 8003534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003538:	4770      	bx	lr
 800353a:	bf00      	nop
 800353c:	66666667 	.word	0x66666667

08003540 <rbclear>:
- ringbuffer_t *buffer: buffer to clear;
@outputs: 
- void;
@#
*/
void rbclear(ringbuffer_t *buffer){
 8003540:	b480      	push	{r7}
 8003542:	b085      	sub	sp, #20
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
    uint8_t i = 0;
 8003548:	2300      	movs	r3, #0
 800354a:	73fb      	strb	r3, [r7, #15]
    for(i = 0; i < RBUF_SZ; i++){
 800354c:	2300      	movs	r3, #0
 800354e:	73fb      	strb	r3, [r7, #15]
 8003550:	e00d      	b.n	800356e <rbclear+0x2e>
        buffer->buffer[i] = 0;
 8003552:	7bfb      	ldrb	r3, [r7, #15]
 8003554:	687a      	ldr	r2, [r7, #4]
 8003556:	3301      	adds	r3, #1
 8003558:	00db      	lsls	r3, r3, #3
 800355a:	18d1      	adds	r1, r2, r3
 800355c:	f04f 0200 	mov.w	r2, #0
 8003560:	f04f 0300 	mov.w	r3, #0
 8003564:	e9c1 2300 	strd	r2, r3, [r1]
    for(i = 0; i < RBUF_SZ; i++){
 8003568:	7bfb      	ldrb	r3, [r7, #15]
 800356a:	3301      	adds	r3, #1
 800356c:	73fb      	strb	r3, [r7, #15]
 800356e:	7bfb      	ldrb	r3, [r7, #15]
 8003570:	2b09      	cmp	r3, #9
 8003572:	d9ee      	bls.n	8003552 <rbclear+0x12>
    }
    buffer->length = 0;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2200      	movs	r2, #0
 8003578:	709a      	strb	r2, [r3, #2]
    buffer->head = 0;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2200      	movs	r2, #0
 800357e:	705a      	strb	r2, [r3, #1]
    buffer->tail = 0;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2200      	movs	r2, #0
 8003584:	701a      	strb	r2, [r3, #0]
}
 8003586:	bf00      	nop
 8003588:	3714      	adds	r7, #20
 800358a:	46bd      	mov	sp, r7
 800358c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003590:	4770      	bx	lr
	...

08003594 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b082      	sub	sp, #8
 8003598:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800359a:	2300      	movs	r3, #0
 800359c:	607b      	str	r3, [r7, #4]
 800359e:	4b10      	ldr	r3, [pc, #64]	; (80035e0 <HAL_MspInit+0x4c>)
 80035a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035a2:	4a0f      	ldr	r2, [pc, #60]	; (80035e0 <HAL_MspInit+0x4c>)
 80035a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80035a8:	6453      	str	r3, [r2, #68]	; 0x44
 80035aa:	4b0d      	ldr	r3, [pc, #52]	; (80035e0 <HAL_MspInit+0x4c>)
 80035ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80035b2:	607b      	str	r3, [r7, #4]
 80035b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80035b6:	2300      	movs	r3, #0
 80035b8:	603b      	str	r3, [r7, #0]
 80035ba:	4b09      	ldr	r3, [pc, #36]	; (80035e0 <HAL_MspInit+0x4c>)
 80035bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035be:	4a08      	ldr	r2, [pc, #32]	; (80035e0 <HAL_MspInit+0x4c>)
 80035c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80035c4:	6413      	str	r3, [r2, #64]	; 0x40
 80035c6:	4b06      	ldr	r3, [pc, #24]	; (80035e0 <HAL_MspInit+0x4c>)
 80035c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035ce:	603b      	str	r3, [r7, #0]
 80035d0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80035d2:	2007      	movs	r0, #7
 80035d4:	f000 fcb2 	bl	8003f3c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80035d8:	bf00      	nop
 80035da:	3708      	adds	r7, #8
 80035dc:	46bd      	mov	sp, r7
 80035de:	bd80      	pop	{r7, pc}
 80035e0:	40023800 	.word	0x40023800

080035e4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80035e4:	b480      	push	{r7}
 80035e6:	b085      	sub	sp, #20
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035f4:	d10e      	bne.n	8003614 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80035f6:	2300      	movs	r3, #0
 80035f8:	60fb      	str	r3, [r7, #12]
 80035fa:	4b13      	ldr	r3, [pc, #76]	; (8003648 <HAL_TIM_PWM_MspInit+0x64>)
 80035fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035fe:	4a12      	ldr	r2, [pc, #72]	; (8003648 <HAL_TIM_PWM_MspInit+0x64>)
 8003600:	f043 0301 	orr.w	r3, r3, #1
 8003604:	6413      	str	r3, [r2, #64]	; 0x40
 8003606:	4b10      	ldr	r3, [pc, #64]	; (8003648 <HAL_TIM_PWM_MspInit+0x64>)
 8003608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800360a:	f003 0301 	and.w	r3, r3, #1
 800360e:	60fb      	str	r3, [r7, #12]
 8003610:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8003612:	e012      	b.n	800363a <HAL_TIM_PWM_MspInit+0x56>
  else if(htim_pwm->Instance==TIM5)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4a0c      	ldr	r2, [pc, #48]	; (800364c <HAL_TIM_PWM_MspInit+0x68>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d10d      	bne.n	800363a <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800361e:	2300      	movs	r3, #0
 8003620:	60bb      	str	r3, [r7, #8]
 8003622:	4b09      	ldr	r3, [pc, #36]	; (8003648 <HAL_TIM_PWM_MspInit+0x64>)
 8003624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003626:	4a08      	ldr	r2, [pc, #32]	; (8003648 <HAL_TIM_PWM_MspInit+0x64>)
 8003628:	f043 0308 	orr.w	r3, r3, #8
 800362c:	6413      	str	r3, [r2, #64]	; 0x40
 800362e:	4b06      	ldr	r3, [pc, #24]	; (8003648 <HAL_TIM_PWM_MspInit+0x64>)
 8003630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003632:	f003 0308 	and.w	r3, r3, #8
 8003636:	60bb      	str	r3, [r7, #8]
 8003638:	68bb      	ldr	r3, [r7, #8]
}
 800363a:	bf00      	nop
 800363c:	3714      	adds	r7, #20
 800363e:	46bd      	mov	sp, r7
 8003640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003644:	4770      	bx	lr
 8003646:	bf00      	nop
 8003648:	40023800 	.word	0x40023800
 800364c:	40000c00 	.word	0x40000c00

08003650 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b08c      	sub	sp, #48	; 0x30
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003658:	f107 031c 	add.w	r3, r7, #28
 800365c:	2200      	movs	r2, #0
 800365e:	601a      	str	r2, [r3, #0]
 8003660:	605a      	str	r2, [r3, #4]
 8003662:	609a      	str	r2, [r3, #8]
 8003664:	60da      	str	r2, [r3, #12]
 8003666:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a3a      	ldr	r2, [pc, #232]	; (8003758 <HAL_TIM_Encoder_MspInit+0x108>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d134      	bne.n	80036dc <HAL_TIM_Encoder_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003672:	2300      	movs	r3, #0
 8003674:	61bb      	str	r3, [r7, #24]
 8003676:	4b39      	ldr	r3, [pc, #228]	; (800375c <HAL_TIM_Encoder_MspInit+0x10c>)
 8003678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800367a:	4a38      	ldr	r2, [pc, #224]	; (800375c <HAL_TIM_Encoder_MspInit+0x10c>)
 800367c:	f043 0302 	orr.w	r3, r3, #2
 8003680:	6413      	str	r3, [r2, #64]	; 0x40
 8003682:	4b36      	ldr	r3, [pc, #216]	; (800375c <HAL_TIM_Encoder_MspInit+0x10c>)
 8003684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003686:	f003 0302 	and.w	r3, r3, #2
 800368a:	61bb      	str	r3, [r7, #24]
 800368c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800368e:	2300      	movs	r3, #0
 8003690:	617b      	str	r3, [r7, #20]
 8003692:	4b32      	ldr	r3, [pc, #200]	; (800375c <HAL_TIM_Encoder_MspInit+0x10c>)
 8003694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003696:	4a31      	ldr	r2, [pc, #196]	; (800375c <HAL_TIM_Encoder_MspInit+0x10c>)
 8003698:	f043 0301 	orr.w	r3, r3, #1
 800369c:	6313      	str	r3, [r2, #48]	; 0x30
 800369e:	4b2f      	ldr	r3, [pc, #188]	; (800375c <HAL_TIM_Encoder_MspInit+0x10c>)
 80036a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036a2:	f003 0301 	and.w	r3, r3, #1
 80036a6:	617b      	str	r3, [r7, #20]
 80036a8:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80036aa:	23c0      	movs	r3, #192	; 0xc0
 80036ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036ae:	2302      	movs	r3, #2
 80036b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036b2:	2300      	movs	r3, #0
 80036b4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036b6:	2300      	movs	r3, #0
 80036b8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80036ba:	2302      	movs	r3, #2
 80036bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036be:	f107 031c 	add.w	r3, r7, #28
 80036c2:	4619      	mov	r1, r3
 80036c4:	4826      	ldr	r0, [pc, #152]	; (8003760 <HAL_TIM_Encoder_MspInit+0x110>)
 80036c6:	f001 f87d 	bl	80047c4 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80036ca:	2200      	movs	r2, #0
 80036cc:	2100      	movs	r1, #0
 80036ce:	201d      	movs	r0, #29
 80036d0:	f000 fc3f 	bl	8003f52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80036d4:	201d      	movs	r0, #29
 80036d6:	f000 fc58 	bl	8003f8a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80036da:	e038      	b.n	800374e <HAL_TIM_Encoder_MspInit+0xfe>
  else if(htim_encoder->Instance==TIM4)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a20      	ldr	r2, [pc, #128]	; (8003764 <HAL_TIM_Encoder_MspInit+0x114>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d133      	bne.n	800374e <HAL_TIM_Encoder_MspInit+0xfe>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80036e6:	2300      	movs	r3, #0
 80036e8:	613b      	str	r3, [r7, #16]
 80036ea:	4b1c      	ldr	r3, [pc, #112]	; (800375c <HAL_TIM_Encoder_MspInit+0x10c>)
 80036ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ee:	4a1b      	ldr	r2, [pc, #108]	; (800375c <HAL_TIM_Encoder_MspInit+0x10c>)
 80036f0:	f043 0304 	orr.w	r3, r3, #4
 80036f4:	6413      	str	r3, [r2, #64]	; 0x40
 80036f6:	4b19      	ldr	r3, [pc, #100]	; (800375c <HAL_TIM_Encoder_MspInit+0x10c>)
 80036f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036fa:	f003 0304 	and.w	r3, r3, #4
 80036fe:	613b      	str	r3, [r7, #16]
 8003700:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003702:	2300      	movs	r3, #0
 8003704:	60fb      	str	r3, [r7, #12]
 8003706:	4b15      	ldr	r3, [pc, #84]	; (800375c <HAL_TIM_Encoder_MspInit+0x10c>)
 8003708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800370a:	4a14      	ldr	r2, [pc, #80]	; (800375c <HAL_TIM_Encoder_MspInit+0x10c>)
 800370c:	f043 0302 	orr.w	r3, r3, #2
 8003710:	6313      	str	r3, [r2, #48]	; 0x30
 8003712:	4b12      	ldr	r3, [pc, #72]	; (800375c <HAL_TIM_Encoder_MspInit+0x10c>)
 8003714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003716:	f003 0302 	and.w	r3, r3, #2
 800371a:	60fb      	str	r3, [r7, #12]
 800371c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800371e:	23c0      	movs	r3, #192	; 0xc0
 8003720:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003722:	2302      	movs	r3, #2
 8003724:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003726:	2300      	movs	r3, #0
 8003728:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800372a:	2300      	movs	r3, #0
 800372c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800372e:	2302      	movs	r3, #2
 8003730:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003732:	f107 031c 	add.w	r3, r7, #28
 8003736:	4619      	mov	r1, r3
 8003738:	480b      	ldr	r0, [pc, #44]	; (8003768 <HAL_TIM_Encoder_MspInit+0x118>)
 800373a:	f001 f843 	bl	80047c4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800373e:	2200      	movs	r2, #0
 8003740:	2100      	movs	r1, #0
 8003742:	201e      	movs	r0, #30
 8003744:	f000 fc05 	bl	8003f52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003748:	201e      	movs	r0, #30
 800374a:	f000 fc1e 	bl	8003f8a <HAL_NVIC_EnableIRQ>
}
 800374e:	bf00      	nop
 8003750:	3730      	adds	r7, #48	; 0x30
 8003752:	46bd      	mov	sp, r7
 8003754:	bd80      	pop	{r7, pc}
 8003756:	bf00      	nop
 8003758:	40000400 	.word	0x40000400
 800375c:	40023800 	.word	0x40023800
 8003760:	40020000 	.word	0x40020000
 8003764:	40000800 	.word	0x40000800
 8003768:	40020400 	.word	0x40020400

0800376c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b08a      	sub	sp, #40	; 0x28
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003774:	f107 0314 	add.w	r3, r7, #20
 8003778:	2200      	movs	r2, #0
 800377a:	601a      	str	r2, [r3, #0]
 800377c:	605a      	str	r2, [r3, #4]
 800377e:	609a      	str	r2, [r3, #8]
 8003780:	60da      	str	r2, [r3, #12]
 8003782:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800378c:	d11f      	bne.n	80037ce <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800378e:	2300      	movs	r3, #0
 8003790:	613b      	str	r3, [r7, #16]
 8003792:	4b22      	ldr	r3, [pc, #136]	; (800381c <HAL_TIM_MspPostInit+0xb0>)
 8003794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003796:	4a21      	ldr	r2, [pc, #132]	; (800381c <HAL_TIM_MspPostInit+0xb0>)
 8003798:	f043 0301 	orr.w	r3, r3, #1
 800379c:	6313      	str	r3, [r2, #48]	; 0x30
 800379e:	4b1f      	ldr	r3, [pc, #124]	; (800381c <HAL_TIM_MspPostInit+0xb0>)
 80037a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037a2:	f003 0301 	and.w	r3, r3, #1
 80037a6:	613b      	str	r3, [r7, #16]
 80037a8:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80037aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80037ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037b0:	2302      	movs	r3, #2
 80037b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037b4:	2300      	movs	r3, #0
 80037b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037b8:	2300      	movs	r3, #0
 80037ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80037bc:	2301      	movs	r3, #1
 80037be:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037c0:	f107 0314 	add.w	r3, r7, #20
 80037c4:	4619      	mov	r1, r3
 80037c6:	4816      	ldr	r0, [pc, #88]	; (8003820 <HAL_TIM_MspPostInit+0xb4>)
 80037c8:	f000 fffc 	bl	80047c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 80037cc:	e022      	b.n	8003814 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM5)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4a14      	ldr	r2, [pc, #80]	; (8003824 <HAL_TIM_MspPostInit+0xb8>)
 80037d4:	4293      	cmp	r3, r2
 80037d6:	d11d      	bne.n	8003814 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037d8:	2300      	movs	r3, #0
 80037da:	60fb      	str	r3, [r7, #12]
 80037dc:	4b0f      	ldr	r3, [pc, #60]	; (800381c <HAL_TIM_MspPostInit+0xb0>)
 80037de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037e0:	4a0e      	ldr	r2, [pc, #56]	; (800381c <HAL_TIM_MspPostInit+0xb0>)
 80037e2:	f043 0301 	orr.w	r3, r3, #1
 80037e6:	6313      	str	r3, [r2, #48]	; 0x30
 80037e8:	4b0c      	ldr	r3, [pc, #48]	; (800381c <HAL_TIM_MspPostInit+0xb0>)
 80037ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037ec:	f003 0301 	and.w	r3, r3, #1
 80037f0:	60fb      	str	r3, [r7, #12]
 80037f2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80037f4:	2301      	movs	r3, #1
 80037f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037f8:	2302      	movs	r3, #2
 80037fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037fc:	2300      	movs	r3, #0
 80037fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003800:	2300      	movs	r3, #0
 8003802:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8003804:	2302      	movs	r3, #2
 8003806:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003808:	f107 0314 	add.w	r3, r7, #20
 800380c:	4619      	mov	r1, r3
 800380e:	4804      	ldr	r0, [pc, #16]	; (8003820 <HAL_TIM_MspPostInit+0xb4>)
 8003810:	f000 ffd8 	bl	80047c4 <HAL_GPIO_Init>
}
 8003814:	bf00      	nop
 8003816:	3728      	adds	r7, #40	; 0x28
 8003818:	46bd      	mov	sp, r7
 800381a:	bd80      	pop	{r7, pc}
 800381c:	40023800 	.word	0x40023800
 8003820:	40020000 	.word	0x40020000
 8003824:	40000c00 	.word	0x40000c00

08003828 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b08a      	sub	sp, #40	; 0x28
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003830:	f107 0314 	add.w	r3, r7, #20
 8003834:	2200      	movs	r2, #0
 8003836:	601a      	str	r2, [r3, #0]
 8003838:	605a      	str	r2, [r3, #4]
 800383a:	609a      	str	r2, [r3, #8]
 800383c:	60da      	str	r2, [r3, #12]
 800383e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	4a4c      	ldr	r2, [pc, #304]	; (8003978 <HAL_UART_MspInit+0x150>)
 8003846:	4293      	cmp	r3, r2
 8003848:	f040 8092 	bne.w	8003970 <HAL_UART_MspInit+0x148>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800384c:	2300      	movs	r3, #0
 800384e:	613b      	str	r3, [r7, #16]
 8003850:	4b4a      	ldr	r3, [pc, #296]	; (800397c <HAL_UART_MspInit+0x154>)
 8003852:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003854:	4a49      	ldr	r2, [pc, #292]	; (800397c <HAL_UART_MspInit+0x154>)
 8003856:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800385a:	6413      	str	r3, [r2, #64]	; 0x40
 800385c:	4b47      	ldr	r3, [pc, #284]	; (800397c <HAL_UART_MspInit+0x154>)
 800385e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003860:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003864:	613b      	str	r3, [r7, #16]
 8003866:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003868:	2300      	movs	r3, #0
 800386a:	60fb      	str	r3, [r7, #12]
 800386c:	4b43      	ldr	r3, [pc, #268]	; (800397c <HAL_UART_MspInit+0x154>)
 800386e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003870:	4a42      	ldr	r2, [pc, #264]	; (800397c <HAL_UART_MspInit+0x154>)
 8003872:	f043 0301 	orr.w	r3, r3, #1
 8003876:	6313      	str	r3, [r2, #48]	; 0x30
 8003878:	4b40      	ldr	r3, [pc, #256]	; (800397c <HAL_UART_MspInit+0x154>)
 800387a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800387c:	f003 0301 	and.w	r3, r3, #1
 8003880:	60fb      	str	r3, [r7, #12]
 8003882:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003884:	230c      	movs	r3, #12
 8003886:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003888:	2302      	movs	r3, #2
 800388a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800388c:	2300      	movs	r3, #0
 800388e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003890:	2303      	movs	r3, #3
 8003892:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003894:	2307      	movs	r3, #7
 8003896:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003898:	f107 0314 	add.w	r3, r7, #20
 800389c:	4619      	mov	r1, r3
 800389e:	4838      	ldr	r0, [pc, #224]	; (8003980 <HAL_UART_MspInit+0x158>)
 80038a0:	f000 ff90 	bl	80047c4 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80038a4:	4b37      	ldr	r3, [pc, #220]	; (8003984 <HAL_UART_MspInit+0x15c>)
 80038a6:	4a38      	ldr	r2, [pc, #224]	; (8003988 <HAL_UART_MspInit+0x160>)
 80038a8:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80038aa:	4b36      	ldr	r3, [pc, #216]	; (8003984 <HAL_UART_MspInit+0x15c>)
 80038ac:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80038b0:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80038b2:	4b34      	ldr	r3, [pc, #208]	; (8003984 <HAL_UART_MspInit+0x15c>)
 80038b4:	2200      	movs	r2, #0
 80038b6:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80038b8:	4b32      	ldr	r3, [pc, #200]	; (8003984 <HAL_UART_MspInit+0x15c>)
 80038ba:	2200      	movs	r2, #0
 80038bc:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80038be:	4b31      	ldr	r3, [pc, #196]	; (8003984 <HAL_UART_MspInit+0x15c>)
 80038c0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80038c4:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80038c6:	4b2f      	ldr	r3, [pc, #188]	; (8003984 <HAL_UART_MspInit+0x15c>)
 80038c8:	2200      	movs	r2, #0
 80038ca:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80038cc:	4b2d      	ldr	r3, [pc, #180]	; (8003984 <HAL_UART_MspInit+0x15c>)
 80038ce:	2200      	movs	r2, #0
 80038d0:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80038d2:	4b2c      	ldr	r3, [pc, #176]	; (8003984 <HAL_UART_MspInit+0x15c>)
 80038d4:	2200      	movs	r2, #0
 80038d6:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80038d8:	4b2a      	ldr	r3, [pc, #168]	; (8003984 <HAL_UART_MspInit+0x15c>)
 80038da:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80038de:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80038e0:	4b28      	ldr	r3, [pc, #160]	; (8003984 <HAL_UART_MspInit+0x15c>)
 80038e2:	2200      	movs	r2, #0
 80038e4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80038e6:	4827      	ldr	r0, [pc, #156]	; (8003984 <HAL_UART_MspInit+0x15c>)
 80038e8:	f000 fb6a 	bl	8003fc0 <HAL_DMA_Init>
 80038ec:	4603      	mov	r3, r0
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d001      	beq.n	80038f6 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 80038f2:	f7ff fd2f 	bl	8003354 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	4a22      	ldr	r2, [pc, #136]	; (8003984 <HAL_UART_MspInit+0x15c>)
 80038fa:	639a      	str	r2, [r3, #56]	; 0x38
 80038fc:	4a21      	ldr	r2, [pc, #132]	; (8003984 <HAL_UART_MspInit+0x15c>)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8003902:	4b22      	ldr	r3, [pc, #136]	; (800398c <HAL_UART_MspInit+0x164>)
 8003904:	4a22      	ldr	r2, [pc, #136]	; (8003990 <HAL_UART_MspInit+0x168>)
 8003906:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8003908:	4b20      	ldr	r3, [pc, #128]	; (800398c <HAL_UART_MspInit+0x164>)
 800390a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800390e:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003910:	4b1e      	ldr	r3, [pc, #120]	; (800398c <HAL_UART_MspInit+0x164>)
 8003912:	2240      	movs	r2, #64	; 0x40
 8003914:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003916:	4b1d      	ldr	r3, [pc, #116]	; (800398c <HAL_UART_MspInit+0x164>)
 8003918:	2200      	movs	r2, #0
 800391a:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800391c:	4b1b      	ldr	r3, [pc, #108]	; (800398c <HAL_UART_MspInit+0x164>)
 800391e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003922:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003924:	4b19      	ldr	r3, [pc, #100]	; (800398c <HAL_UART_MspInit+0x164>)
 8003926:	2200      	movs	r2, #0
 8003928:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800392a:	4b18      	ldr	r3, [pc, #96]	; (800398c <HAL_UART_MspInit+0x164>)
 800392c:	2200      	movs	r2, #0
 800392e:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8003930:	4b16      	ldr	r3, [pc, #88]	; (800398c <HAL_UART_MspInit+0x164>)
 8003932:	2200      	movs	r2, #0
 8003934:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8003936:	4b15      	ldr	r3, [pc, #84]	; (800398c <HAL_UART_MspInit+0x164>)
 8003938:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800393c:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800393e:	4b13      	ldr	r3, [pc, #76]	; (800398c <HAL_UART_MspInit+0x164>)
 8003940:	2200      	movs	r2, #0
 8003942:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8003944:	4811      	ldr	r0, [pc, #68]	; (800398c <HAL_UART_MspInit+0x164>)
 8003946:	f000 fb3b 	bl	8003fc0 <HAL_DMA_Init>
 800394a:	4603      	mov	r3, r0
 800394c:	2b00      	cmp	r3, #0
 800394e:	d001      	beq.n	8003954 <HAL_UART_MspInit+0x12c>
    {
      Error_Handler();
 8003950:	f7ff fd00 	bl	8003354 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	4a0d      	ldr	r2, [pc, #52]	; (800398c <HAL_UART_MspInit+0x164>)
 8003958:	635a      	str	r2, [r3, #52]	; 0x34
 800395a:	4a0c      	ldr	r2, [pc, #48]	; (800398c <HAL_UART_MspInit+0x164>)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003960:	2200      	movs	r2, #0
 8003962:	2100      	movs	r1, #0
 8003964:	2026      	movs	r0, #38	; 0x26
 8003966:	f000 faf4 	bl	8003f52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800396a:	2026      	movs	r0, #38	; 0x26
 800396c:	f000 fb0d 	bl	8003f8a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003970:	bf00      	nop
 8003972:	3728      	adds	r7, #40	; 0x28
 8003974:	46bd      	mov	sp, r7
 8003976:	bd80      	pop	{r7, pc}
 8003978:	40004400 	.word	0x40004400
 800397c:	40023800 	.word	0x40023800
 8003980:	40020000 	.word	0x40020000
 8003984:	20000814 	.word	0x20000814
 8003988:	40026088 	.word	0x40026088
 800398c:	20000874 	.word	0x20000874
 8003990:	400260a0 	.word	0x400260a0

08003994 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003994:	b480      	push	{r7}
 8003996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003998:	e7fe      	b.n	8003998 <NMI_Handler+0x4>

0800399a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800399a:	b480      	push	{r7}
 800399c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800399e:	e7fe      	b.n	800399e <HardFault_Handler+0x4>

080039a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80039a0:	b480      	push	{r7}
 80039a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80039a4:	e7fe      	b.n	80039a4 <MemManage_Handler+0x4>

080039a6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80039a6:	b480      	push	{r7}
 80039a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80039aa:	e7fe      	b.n	80039aa <BusFault_Handler+0x4>

080039ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80039ac:	b480      	push	{r7}
 80039ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80039b0:	e7fe      	b.n	80039b0 <UsageFault_Handler+0x4>

080039b2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80039b2:	b480      	push	{r7}
 80039b4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80039b6:	bf00      	nop
 80039b8:	46bd      	mov	sp, r7
 80039ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039be:	4770      	bx	lr

080039c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80039c0:	b480      	push	{r7}
 80039c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80039c4:	bf00      	nop
 80039c6:	46bd      	mov	sp, r7
 80039c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039cc:	4770      	bx	lr

080039ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80039ce:	b480      	push	{r7}
 80039d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80039d2:	bf00      	nop
 80039d4:	46bd      	mov	sp, r7
 80039d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039da:	4770      	bx	lr

080039dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80039e0:	f000 f998 	bl	8003d14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80039e4:	bf00      	nop
 80039e6:	bd80      	pop	{r7, pc}

080039e8 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80039ec:	4802      	ldr	r0, [pc, #8]	; (80039f8 <DMA1_Stream5_IRQHandler+0x10>)
 80039ee:	f000 fc7f 	bl	80042f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80039f2:	bf00      	nop
 80039f4:	bd80      	pop	{r7, pc}
 80039f6:	bf00      	nop
 80039f8:	20000814 	.word	0x20000814

080039fc <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8003a00:	4802      	ldr	r0, [pc, #8]	; (8003a0c <DMA1_Stream6_IRQHandler+0x10>)
 8003a02:	f000 fc75 	bl	80042f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8003a06:	bf00      	nop
 8003a08:	bd80      	pop	{r7, pc}
 8003a0a:	bf00      	nop
 8003a0c:	20000874 	.word	0x20000874

08003a10 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003a14:	4802      	ldr	r0, [pc, #8]	; (8003a20 <TIM3_IRQHandler+0x10>)
 8003a16:	f001 ff45 	bl	80058a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003a1a:	bf00      	nop
 8003a1c:	bd80      	pop	{r7, pc}
 8003a1e:	bf00      	nop
 8003a20:	200006f8 	.word	0x200006f8

08003a24 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003a28:	4802      	ldr	r0, [pc, #8]	; (8003a34 <TIM4_IRQHandler+0x10>)
 8003a2a:	f001 ff3b 	bl	80058a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003a2e:	bf00      	nop
 8003a30:	bd80      	pop	{r7, pc}
 8003a32:	bf00      	nop
 8003a34:	20000740 	.word	0x20000740

08003a38 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003a3c:	4802      	ldr	r0, [pc, #8]	; (8003a48 <USART2_IRQHandler+0x10>)
 8003a3e:	f002 fcdd 	bl	80063fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003a42:	bf00      	nop
 8003a44:	bd80      	pop	{r7, pc}
 8003a46:	bf00      	nop
 8003a48:	200007d0 	.word	0x200007d0

08003a4c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LIMIT_SWITCH_1_Pin);
 8003a50:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003a54:	f001 f86e 	bl	8004b34 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LIMIT_SWITCH_2_Pin);
 8003a58:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003a5c:	f001 f86a 	bl	8004b34 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8003a60:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003a64:	f001 f866 	bl	8004b34 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003a68:	bf00      	nop
 8003a6a:	bd80      	pop	{r7, pc}

08003a6c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	af00      	add	r7, sp, #0
	return 1;
 8003a70:	2301      	movs	r3, #1
}
 8003a72:	4618      	mov	r0, r3
 8003a74:	46bd      	mov	sp, r7
 8003a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7a:	4770      	bx	lr

08003a7c <_kill>:

int _kill(int pid, int sig)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b082      	sub	sp, #8
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
 8003a84:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003a86:	f003 fda7 	bl	80075d8 <__errno>
 8003a8a:	4603      	mov	r3, r0
 8003a8c:	2216      	movs	r2, #22
 8003a8e:	601a      	str	r2, [r3, #0]
	return -1;
 8003a90:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003a94:	4618      	mov	r0, r3
 8003a96:	3708      	adds	r7, #8
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	bd80      	pop	{r7, pc}

08003a9c <_exit>:

void _exit (int status)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b082      	sub	sp, #8
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003aa4:	f04f 31ff 	mov.w	r1, #4294967295
 8003aa8:	6878      	ldr	r0, [r7, #4]
 8003aaa:	f7ff ffe7 	bl	8003a7c <_kill>
	while (1) {}		/* Make sure we hang here */
 8003aae:	e7fe      	b.n	8003aae <_exit+0x12>

08003ab0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b086      	sub	sp, #24
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	60f8      	str	r0, [r7, #12]
 8003ab8:	60b9      	str	r1, [r7, #8]
 8003aba:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003abc:	2300      	movs	r3, #0
 8003abe:	617b      	str	r3, [r7, #20]
 8003ac0:	e00a      	b.n	8003ad8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003ac2:	f3af 8000 	nop.w
 8003ac6:	4601      	mov	r1, r0
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	1c5a      	adds	r2, r3, #1
 8003acc:	60ba      	str	r2, [r7, #8]
 8003ace:	b2ca      	uxtb	r2, r1
 8003ad0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ad2:	697b      	ldr	r3, [r7, #20]
 8003ad4:	3301      	adds	r3, #1
 8003ad6:	617b      	str	r3, [r7, #20]
 8003ad8:	697a      	ldr	r2, [r7, #20]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	429a      	cmp	r2, r3
 8003ade:	dbf0      	blt.n	8003ac2 <_read+0x12>
	}

return len;
 8003ae0:	687b      	ldr	r3, [r7, #4]
}
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	3718      	adds	r7, #24
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	bd80      	pop	{r7, pc}

08003aea <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003aea:	b580      	push	{r7, lr}
 8003aec:	b086      	sub	sp, #24
 8003aee:	af00      	add	r7, sp, #0
 8003af0:	60f8      	str	r0, [r7, #12]
 8003af2:	60b9      	str	r1, [r7, #8]
 8003af4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003af6:	2300      	movs	r3, #0
 8003af8:	617b      	str	r3, [r7, #20]
 8003afa:	e009      	b.n	8003b10 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003afc:	68bb      	ldr	r3, [r7, #8]
 8003afe:	1c5a      	adds	r2, r3, #1
 8003b00:	60ba      	str	r2, [r7, #8]
 8003b02:	781b      	ldrb	r3, [r3, #0]
 8003b04:	4618      	mov	r0, r3
 8003b06:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b0a:	697b      	ldr	r3, [r7, #20]
 8003b0c:	3301      	adds	r3, #1
 8003b0e:	617b      	str	r3, [r7, #20]
 8003b10:	697a      	ldr	r2, [r7, #20]
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	429a      	cmp	r2, r3
 8003b16:	dbf1      	blt.n	8003afc <_write+0x12>
	}
	return len;
 8003b18:	687b      	ldr	r3, [r7, #4]
}
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	3718      	adds	r7, #24
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	bd80      	pop	{r7, pc}

08003b22 <_close>:

int _close(int file)
{
 8003b22:	b480      	push	{r7}
 8003b24:	b083      	sub	sp, #12
 8003b26:	af00      	add	r7, sp, #0
 8003b28:	6078      	str	r0, [r7, #4]
	return -1;
 8003b2a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003b2e:	4618      	mov	r0, r3
 8003b30:	370c      	adds	r7, #12
 8003b32:	46bd      	mov	sp, r7
 8003b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b38:	4770      	bx	lr

08003b3a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003b3a:	b480      	push	{r7}
 8003b3c:	b083      	sub	sp, #12
 8003b3e:	af00      	add	r7, sp, #0
 8003b40:	6078      	str	r0, [r7, #4]
 8003b42:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003b4a:	605a      	str	r2, [r3, #4]
	return 0;
 8003b4c:	2300      	movs	r3, #0
}
 8003b4e:	4618      	mov	r0, r3
 8003b50:	370c      	adds	r7, #12
 8003b52:	46bd      	mov	sp, r7
 8003b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b58:	4770      	bx	lr

08003b5a <_isatty>:

int _isatty(int file)
{
 8003b5a:	b480      	push	{r7}
 8003b5c:	b083      	sub	sp, #12
 8003b5e:	af00      	add	r7, sp, #0
 8003b60:	6078      	str	r0, [r7, #4]
	return 1;
 8003b62:	2301      	movs	r3, #1
}
 8003b64:	4618      	mov	r0, r3
 8003b66:	370c      	adds	r7, #12
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6e:	4770      	bx	lr

08003b70 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003b70:	b480      	push	{r7}
 8003b72:	b085      	sub	sp, #20
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	60f8      	str	r0, [r7, #12]
 8003b78:	60b9      	str	r1, [r7, #8]
 8003b7a:	607a      	str	r2, [r7, #4]
	return 0;
 8003b7c:	2300      	movs	r3, #0
}
 8003b7e:	4618      	mov	r0, r3
 8003b80:	3714      	adds	r7, #20
 8003b82:	46bd      	mov	sp, r7
 8003b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b88:	4770      	bx	lr
	...

08003b8c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b086      	sub	sp, #24
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003b94:	4a14      	ldr	r2, [pc, #80]	; (8003be8 <_sbrk+0x5c>)
 8003b96:	4b15      	ldr	r3, [pc, #84]	; (8003bec <_sbrk+0x60>)
 8003b98:	1ad3      	subs	r3, r2, r3
 8003b9a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003b9c:	697b      	ldr	r3, [r7, #20]
 8003b9e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003ba0:	4b13      	ldr	r3, [pc, #76]	; (8003bf0 <_sbrk+0x64>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d102      	bne.n	8003bae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003ba8:	4b11      	ldr	r3, [pc, #68]	; (8003bf0 <_sbrk+0x64>)
 8003baa:	4a12      	ldr	r2, [pc, #72]	; (8003bf4 <_sbrk+0x68>)
 8003bac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003bae:	4b10      	ldr	r3, [pc, #64]	; (8003bf0 <_sbrk+0x64>)
 8003bb0:	681a      	ldr	r2, [r3, #0]
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	4413      	add	r3, r2
 8003bb6:	693a      	ldr	r2, [r7, #16]
 8003bb8:	429a      	cmp	r2, r3
 8003bba:	d207      	bcs.n	8003bcc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003bbc:	f003 fd0c 	bl	80075d8 <__errno>
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	220c      	movs	r2, #12
 8003bc4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003bc6:	f04f 33ff 	mov.w	r3, #4294967295
 8003bca:	e009      	b.n	8003be0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003bcc:	4b08      	ldr	r3, [pc, #32]	; (8003bf0 <_sbrk+0x64>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003bd2:	4b07      	ldr	r3, [pc, #28]	; (8003bf0 <_sbrk+0x64>)
 8003bd4:	681a      	ldr	r2, [r3, #0]
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	4413      	add	r3, r2
 8003bda:	4a05      	ldr	r2, [pc, #20]	; (8003bf0 <_sbrk+0x64>)
 8003bdc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003bde:	68fb      	ldr	r3, [r7, #12]
}
 8003be0:	4618      	mov	r0, r3
 8003be2:	3718      	adds	r7, #24
 8003be4:	46bd      	mov	sp, r7
 8003be6:	bd80      	pop	{r7, pc}
 8003be8:	20020000 	.word	0x20020000
 8003bec:	00000400 	.word	0x00000400
 8003bf0:	200008d4 	.word	0x200008d4
 8003bf4:	200008f0 	.word	0x200008f0

08003bf8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003bf8:	b480      	push	{r7}
 8003bfa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003bfc:	4b06      	ldr	r3, [pc, #24]	; (8003c18 <SystemInit+0x20>)
 8003bfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c02:	4a05      	ldr	r2, [pc, #20]	; (8003c18 <SystemInit+0x20>)
 8003c04:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003c08:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003c0c:	bf00      	nop
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c14:	4770      	bx	lr
 8003c16:	bf00      	nop
 8003c18:	e000ed00 	.word	0xe000ed00

08003c1c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003c1c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003c54 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003c20:	480d      	ldr	r0, [pc, #52]	; (8003c58 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003c22:	490e      	ldr	r1, [pc, #56]	; (8003c5c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003c24:	4a0e      	ldr	r2, [pc, #56]	; (8003c60 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003c26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003c28:	e002      	b.n	8003c30 <LoopCopyDataInit>

08003c2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003c2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003c2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003c2e:	3304      	adds	r3, #4

08003c30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003c30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003c32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003c34:	d3f9      	bcc.n	8003c2a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003c36:	4a0b      	ldr	r2, [pc, #44]	; (8003c64 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003c38:	4c0b      	ldr	r4, [pc, #44]	; (8003c68 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003c3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003c3c:	e001      	b.n	8003c42 <LoopFillZerobss>

08003c3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003c3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003c40:	3204      	adds	r2, #4

08003c42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003c42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003c44:	d3fb      	bcc.n	8003c3e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003c46:	f7ff ffd7 	bl	8003bf8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003c4a:	f003 fccb 	bl	80075e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003c4e:	f7ff f859 	bl	8002d04 <main>
  bx  lr    
 8003c52:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003c54:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003c58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003c5c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8003c60:	0800aca0 	.word	0x0800aca0
  ldr r2, =_sbss
 8003c64:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8003c68:	200008ec 	.word	0x200008ec

08003c6c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003c6c:	e7fe      	b.n	8003c6c <ADC_IRQHandler>
	...

08003c70 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003c74:	4b0e      	ldr	r3, [pc, #56]	; (8003cb0 <HAL_Init+0x40>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4a0d      	ldr	r2, [pc, #52]	; (8003cb0 <HAL_Init+0x40>)
 8003c7a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003c7e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003c80:	4b0b      	ldr	r3, [pc, #44]	; (8003cb0 <HAL_Init+0x40>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4a0a      	ldr	r2, [pc, #40]	; (8003cb0 <HAL_Init+0x40>)
 8003c86:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003c8a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003c8c:	4b08      	ldr	r3, [pc, #32]	; (8003cb0 <HAL_Init+0x40>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4a07      	ldr	r2, [pc, #28]	; (8003cb0 <HAL_Init+0x40>)
 8003c92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c96:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003c98:	2003      	movs	r0, #3
 8003c9a:	f000 f94f 	bl	8003f3c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003c9e:	2000      	movs	r0, #0
 8003ca0:	f000 f808 	bl	8003cb4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003ca4:	f7ff fc76 	bl	8003594 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003ca8:	2300      	movs	r3, #0
}
 8003caa:	4618      	mov	r0, r3
 8003cac:	bd80      	pop	{r7, pc}
 8003cae:	bf00      	nop
 8003cb0:	40023c00 	.word	0x40023c00

08003cb4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b082      	sub	sp, #8
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003cbc:	4b12      	ldr	r3, [pc, #72]	; (8003d08 <HAL_InitTick+0x54>)
 8003cbe:	681a      	ldr	r2, [r3, #0]
 8003cc0:	4b12      	ldr	r3, [pc, #72]	; (8003d0c <HAL_InitTick+0x58>)
 8003cc2:	781b      	ldrb	r3, [r3, #0]
 8003cc4:	4619      	mov	r1, r3
 8003cc6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003cca:	fbb3 f3f1 	udiv	r3, r3, r1
 8003cce:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	f000 f967 	bl	8003fa6 <HAL_SYSTICK_Config>
 8003cd8:	4603      	mov	r3, r0
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d001      	beq.n	8003ce2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003cde:	2301      	movs	r3, #1
 8003ce0:	e00e      	b.n	8003d00 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2b0f      	cmp	r3, #15
 8003ce6:	d80a      	bhi.n	8003cfe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003ce8:	2200      	movs	r2, #0
 8003cea:	6879      	ldr	r1, [r7, #4]
 8003cec:	f04f 30ff 	mov.w	r0, #4294967295
 8003cf0:	f000 f92f 	bl	8003f52 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003cf4:	4a06      	ldr	r2, [pc, #24]	; (8003d10 <HAL_InitTick+0x5c>)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	e000      	b.n	8003d00 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003cfe:	2301      	movs	r3, #1
}
 8003d00:	4618      	mov	r0, r3
 8003d02:	3708      	adds	r7, #8
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bd80      	pop	{r7, pc}
 8003d08:	20000000 	.word	0x20000000
 8003d0c:	20000008 	.word	0x20000008
 8003d10:	20000004 	.word	0x20000004

08003d14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003d14:	b480      	push	{r7}
 8003d16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003d18:	4b06      	ldr	r3, [pc, #24]	; (8003d34 <HAL_IncTick+0x20>)
 8003d1a:	781b      	ldrb	r3, [r3, #0]
 8003d1c:	461a      	mov	r2, r3
 8003d1e:	4b06      	ldr	r3, [pc, #24]	; (8003d38 <HAL_IncTick+0x24>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4413      	add	r3, r2
 8003d24:	4a04      	ldr	r2, [pc, #16]	; (8003d38 <HAL_IncTick+0x24>)
 8003d26:	6013      	str	r3, [r2, #0]
}
 8003d28:	bf00      	nop
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d30:	4770      	bx	lr
 8003d32:	bf00      	nop
 8003d34:	20000008 	.word	0x20000008
 8003d38:	200008d8 	.word	0x200008d8

08003d3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	af00      	add	r7, sp, #0
  return uwTick;
 8003d40:	4b03      	ldr	r3, [pc, #12]	; (8003d50 <HAL_GetTick+0x14>)
 8003d42:	681b      	ldr	r3, [r3, #0]
}
 8003d44:	4618      	mov	r0, r3
 8003d46:	46bd      	mov	sp, r7
 8003d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4c:	4770      	bx	lr
 8003d4e:	bf00      	nop
 8003d50:	200008d8 	.word	0x200008d8

08003d54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b084      	sub	sp, #16
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003d5c:	f7ff ffee 	bl	8003d3c <HAL_GetTick>
 8003d60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d6c:	d005      	beq.n	8003d7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003d6e:	4b0a      	ldr	r3, [pc, #40]	; (8003d98 <HAL_Delay+0x44>)
 8003d70:	781b      	ldrb	r3, [r3, #0]
 8003d72:	461a      	mov	r2, r3
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	4413      	add	r3, r2
 8003d78:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003d7a:	bf00      	nop
 8003d7c:	f7ff ffde 	bl	8003d3c <HAL_GetTick>
 8003d80:	4602      	mov	r2, r0
 8003d82:	68bb      	ldr	r3, [r7, #8]
 8003d84:	1ad3      	subs	r3, r2, r3
 8003d86:	68fa      	ldr	r2, [r7, #12]
 8003d88:	429a      	cmp	r2, r3
 8003d8a:	d8f7      	bhi.n	8003d7c <HAL_Delay+0x28>
  {
  }
}
 8003d8c:	bf00      	nop
 8003d8e:	bf00      	nop
 8003d90:	3710      	adds	r7, #16
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bd80      	pop	{r7, pc}
 8003d96:	bf00      	nop
 8003d98:	20000008 	.word	0x20000008

08003d9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d9c:	b480      	push	{r7}
 8003d9e:	b085      	sub	sp, #20
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	f003 0307 	and.w	r3, r3, #7
 8003daa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003dac:	4b0c      	ldr	r3, [pc, #48]	; (8003de0 <__NVIC_SetPriorityGrouping+0x44>)
 8003dae:	68db      	ldr	r3, [r3, #12]
 8003db0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003db2:	68ba      	ldr	r2, [r7, #8]
 8003db4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003db8:	4013      	ands	r3, r2
 8003dba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003dc4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003dc8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003dcc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003dce:	4a04      	ldr	r2, [pc, #16]	; (8003de0 <__NVIC_SetPriorityGrouping+0x44>)
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	60d3      	str	r3, [r2, #12]
}
 8003dd4:	bf00      	nop
 8003dd6:	3714      	adds	r7, #20
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dde:	4770      	bx	lr
 8003de0:	e000ed00 	.word	0xe000ed00

08003de4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003de4:	b480      	push	{r7}
 8003de6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003de8:	4b04      	ldr	r3, [pc, #16]	; (8003dfc <__NVIC_GetPriorityGrouping+0x18>)
 8003dea:	68db      	ldr	r3, [r3, #12]
 8003dec:	0a1b      	lsrs	r3, r3, #8
 8003dee:	f003 0307 	and.w	r3, r3, #7
}
 8003df2:	4618      	mov	r0, r3
 8003df4:	46bd      	mov	sp, r7
 8003df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfa:	4770      	bx	lr
 8003dfc:	e000ed00 	.word	0xe000ed00

08003e00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e00:	b480      	push	{r7}
 8003e02:	b083      	sub	sp, #12
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	4603      	mov	r3, r0
 8003e08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	db0b      	blt.n	8003e2a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e12:	79fb      	ldrb	r3, [r7, #7]
 8003e14:	f003 021f 	and.w	r2, r3, #31
 8003e18:	4907      	ldr	r1, [pc, #28]	; (8003e38 <__NVIC_EnableIRQ+0x38>)
 8003e1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e1e:	095b      	lsrs	r3, r3, #5
 8003e20:	2001      	movs	r0, #1
 8003e22:	fa00 f202 	lsl.w	r2, r0, r2
 8003e26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003e2a:	bf00      	nop
 8003e2c:	370c      	adds	r7, #12
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e34:	4770      	bx	lr
 8003e36:	bf00      	nop
 8003e38:	e000e100 	.word	0xe000e100

08003e3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	b083      	sub	sp, #12
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	4603      	mov	r3, r0
 8003e44:	6039      	str	r1, [r7, #0]
 8003e46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	db0a      	blt.n	8003e66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	b2da      	uxtb	r2, r3
 8003e54:	490c      	ldr	r1, [pc, #48]	; (8003e88 <__NVIC_SetPriority+0x4c>)
 8003e56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e5a:	0112      	lsls	r2, r2, #4
 8003e5c:	b2d2      	uxtb	r2, r2
 8003e5e:	440b      	add	r3, r1
 8003e60:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e64:	e00a      	b.n	8003e7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	b2da      	uxtb	r2, r3
 8003e6a:	4908      	ldr	r1, [pc, #32]	; (8003e8c <__NVIC_SetPriority+0x50>)
 8003e6c:	79fb      	ldrb	r3, [r7, #7]
 8003e6e:	f003 030f 	and.w	r3, r3, #15
 8003e72:	3b04      	subs	r3, #4
 8003e74:	0112      	lsls	r2, r2, #4
 8003e76:	b2d2      	uxtb	r2, r2
 8003e78:	440b      	add	r3, r1
 8003e7a:	761a      	strb	r2, [r3, #24]
}
 8003e7c:	bf00      	nop
 8003e7e:	370c      	adds	r7, #12
 8003e80:	46bd      	mov	sp, r7
 8003e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e86:	4770      	bx	lr
 8003e88:	e000e100 	.word	0xe000e100
 8003e8c:	e000ed00 	.word	0xe000ed00

08003e90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e90:	b480      	push	{r7}
 8003e92:	b089      	sub	sp, #36	; 0x24
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	60f8      	str	r0, [r7, #12]
 8003e98:	60b9      	str	r1, [r7, #8]
 8003e9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	f003 0307 	and.w	r3, r3, #7
 8003ea2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ea4:	69fb      	ldr	r3, [r7, #28]
 8003ea6:	f1c3 0307 	rsb	r3, r3, #7
 8003eaa:	2b04      	cmp	r3, #4
 8003eac:	bf28      	it	cs
 8003eae:	2304      	movcs	r3, #4
 8003eb0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003eb2:	69fb      	ldr	r3, [r7, #28]
 8003eb4:	3304      	adds	r3, #4
 8003eb6:	2b06      	cmp	r3, #6
 8003eb8:	d902      	bls.n	8003ec0 <NVIC_EncodePriority+0x30>
 8003eba:	69fb      	ldr	r3, [r7, #28]
 8003ebc:	3b03      	subs	r3, #3
 8003ebe:	e000      	b.n	8003ec2 <NVIC_EncodePriority+0x32>
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ec4:	f04f 32ff 	mov.w	r2, #4294967295
 8003ec8:	69bb      	ldr	r3, [r7, #24]
 8003eca:	fa02 f303 	lsl.w	r3, r2, r3
 8003ece:	43da      	mvns	r2, r3
 8003ed0:	68bb      	ldr	r3, [r7, #8]
 8003ed2:	401a      	ands	r2, r3
 8003ed4:	697b      	ldr	r3, [r7, #20]
 8003ed6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003ed8:	f04f 31ff 	mov.w	r1, #4294967295
 8003edc:	697b      	ldr	r3, [r7, #20]
 8003ede:	fa01 f303 	lsl.w	r3, r1, r3
 8003ee2:	43d9      	mvns	r1, r3
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ee8:	4313      	orrs	r3, r2
         );
}
 8003eea:	4618      	mov	r0, r3
 8003eec:	3724      	adds	r7, #36	; 0x24
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef4:	4770      	bx	lr
	...

08003ef8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b082      	sub	sp, #8
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	3b01      	subs	r3, #1
 8003f04:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003f08:	d301      	bcc.n	8003f0e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	e00f      	b.n	8003f2e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f0e:	4a0a      	ldr	r2, [pc, #40]	; (8003f38 <SysTick_Config+0x40>)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	3b01      	subs	r3, #1
 8003f14:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f16:	210f      	movs	r1, #15
 8003f18:	f04f 30ff 	mov.w	r0, #4294967295
 8003f1c:	f7ff ff8e 	bl	8003e3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f20:	4b05      	ldr	r3, [pc, #20]	; (8003f38 <SysTick_Config+0x40>)
 8003f22:	2200      	movs	r2, #0
 8003f24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f26:	4b04      	ldr	r3, [pc, #16]	; (8003f38 <SysTick_Config+0x40>)
 8003f28:	2207      	movs	r2, #7
 8003f2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f2c:	2300      	movs	r3, #0
}
 8003f2e:	4618      	mov	r0, r3
 8003f30:	3708      	adds	r7, #8
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bd80      	pop	{r7, pc}
 8003f36:	bf00      	nop
 8003f38:	e000e010 	.word	0xe000e010

08003f3c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b082      	sub	sp, #8
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f44:	6878      	ldr	r0, [r7, #4]
 8003f46:	f7ff ff29 	bl	8003d9c <__NVIC_SetPriorityGrouping>
}
 8003f4a:	bf00      	nop
 8003f4c:	3708      	adds	r7, #8
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bd80      	pop	{r7, pc}

08003f52 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003f52:	b580      	push	{r7, lr}
 8003f54:	b086      	sub	sp, #24
 8003f56:	af00      	add	r7, sp, #0
 8003f58:	4603      	mov	r3, r0
 8003f5a:	60b9      	str	r1, [r7, #8]
 8003f5c:	607a      	str	r2, [r7, #4]
 8003f5e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003f60:	2300      	movs	r3, #0
 8003f62:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003f64:	f7ff ff3e 	bl	8003de4 <__NVIC_GetPriorityGrouping>
 8003f68:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f6a:	687a      	ldr	r2, [r7, #4]
 8003f6c:	68b9      	ldr	r1, [r7, #8]
 8003f6e:	6978      	ldr	r0, [r7, #20]
 8003f70:	f7ff ff8e 	bl	8003e90 <NVIC_EncodePriority>
 8003f74:	4602      	mov	r2, r0
 8003f76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f7a:	4611      	mov	r1, r2
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	f7ff ff5d 	bl	8003e3c <__NVIC_SetPriority>
}
 8003f82:	bf00      	nop
 8003f84:	3718      	adds	r7, #24
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bd80      	pop	{r7, pc}

08003f8a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f8a:	b580      	push	{r7, lr}
 8003f8c:	b082      	sub	sp, #8
 8003f8e:	af00      	add	r7, sp, #0
 8003f90:	4603      	mov	r3, r0
 8003f92:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f98:	4618      	mov	r0, r3
 8003f9a:	f7ff ff31 	bl	8003e00 <__NVIC_EnableIRQ>
}
 8003f9e:	bf00      	nop
 8003fa0:	3708      	adds	r7, #8
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	bd80      	pop	{r7, pc}

08003fa6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003fa6:	b580      	push	{r7, lr}
 8003fa8:	b082      	sub	sp, #8
 8003faa:	af00      	add	r7, sp, #0
 8003fac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003fae:	6878      	ldr	r0, [r7, #4]
 8003fb0:	f7ff ffa2 	bl	8003ef8 <SysTick_Config>
 8003fb4:	4603      	mov	r3, r0
}
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	3708      	adds	r7, #8
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	bd80      	pop	{r7, pc}
	...

08003fc0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b086      	sub	sp, #24
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003fc8:	2300      	movs	r3, #0
 8003fca:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003fcc:	f7ff feb6 	bl	8003d3c <HAL_GetTick>
 8003fd0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d101      	bne.n	8003fdc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003fd8:	2301      	movs	r3, #1
 8003fda:	e099      	b.n	8004110 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2202      	movs	r2, #2
 8003fe0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	681a      	ldr	r2, [r3, #0]
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f022 0201 	bic.w	r2, r2, #1
 8003ffa:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003ffc:	e00f      	b.n	800401e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003ffe:	f7ff fe9d 	bl	8003d3c <HAL_GetTick>
 8004002:	4602      	mov	r2, r0
 8004004:	693b      	ldr	r3, [r7, #16]
 8004006:	1ad3      	subs	r3, r2, r3
 8004008:	2b05      	cmp	r3, #5
 800400a:	d908      	bls.n	800401e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2220      	movs	r2, #32
 8004010:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2203      	movs	r2, #3
 8004016:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800401a:	2303      	movs	r3, #3
 800401c:	e078      	b.n	8004110 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f003 0301 	and.w	r3, r3, #1
 8004028:	2b00      	cmp	r3, #0
 800402a:	d1e8      	bne.n	8003ffe <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004034:	697a      	ldr	r2, [r7, #20]
 8004036:	4b38      	ldr	r3, [pc, #224]	; (8004118 <HAL_DMA_Init+0x158>)
 8004038:	4013      	ands	r3, r2
 800403a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	685a      	ldr	r2, [r3, #4]
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	689b      	ldr	r3, [r3, #8]
 8004044:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800404a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	691b      	ldr	r3, [r3, #16]
 8004050:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004056:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	699b      	ldr	r3, [r3, #24]
 800405c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004062:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6a1b      	ldr	r3, [r3, #32]
 8004068:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800406a:	697a      	ldr	r2, [r7, #20]
 800406c:	4313      	orrs	r3, r2
 800406e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004074:	2b04      	cmp	r3, #4
 8004076:	d107      	bne.n	8004088 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004080:	4313      	orrs	r3, r2
 8004082:	697a      	ldr	r2, [r7, #20]
 8004084:	4313      	orrs	r3, r2
 8004086:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	697a      	ldr	r2, [r7, #20]
 800408e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	695b      	ldr	r3, [r3, #20]
 8004096:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004098:	697b      	ldr	r3, [r7, #20]
 800409a:	f023 0307 	bic.w	r3, r3, #7
 800409e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040a4:	697a      	ldr	r2, [r7, #20]
 80040a6:	4313      	orrs	r3, r2
 80040a8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ae:	2b04      	cmp	r3, #4
 80040b0:	d117      	bne.n	80040e2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040b6:	697a      	ldr	r2, [r7, #20]
 80040b8:	4313      	orrs	r3, r2
 80040ba:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d00e      	beq.n	80040e2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80040c4:	6878      	ldr	r0, [r7, #4]
 80040c6:	f000 fb01 	bl	80046cc <DMA_CheckFifoParam>
 80040ca:	4603      	mov	r3, r0
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d008      	beq.n	80040e2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2240      	movs	r2, #64	; 0x40
 80040d4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	2201      	movs	r2, #1
 80040da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80040de:	2301      	movs	r3, #1
 80040e0:	e016      	b.n	8004110 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	697a      	ldr	r2, [r7, #20]
 80040e8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80040ea:	6878      	ldr	r0, [r7, #4]
 80040ec:	f000 fab8 	bl	8004660 <DMA_CalcBaseAndBitshift>
 80040f0:	4603      	mov	r3, r0
 80040f2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040f8:	223f      	movs	r2, #63	; 0x3f
 80040fa:	409a      	lsls	r2, r3
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2200      	movs	r2, #0
 8004104:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2201      	movs	r2, #1
 800410a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800410e:	2300      	movs	r3, #0
}
 8004110:	4618      	mov	r0, r3
 8004112:	3718      	adds	r7, #24
 8004114:	46bd      	mov	sp, r7
 8004116:	bd80      	pop	{r7, pc}
 8004118:	f010803f 	.word	0xf010803f

0800411c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b086      	sub	sp, #24
 8004120:	af00      	add	r7, sp, #0
 8004122:	60f8      	str	r0, [r7, #12]
 8004124:	60b9      	str	r1, [r7, #8]
 8004126:	607a      	str	r2, [r7, #4]
 8004128:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800412a:	2300      	movs	r3, #0
 800412c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004132:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800413a:	2b01      	cmp	r3, #1
 800413c:	d101      	bne.n	8004142 <HAL_DMA_Start_IT+0x26>
 800413e:	2302      	movs	r3, #2
 8004140:	e040      	b.n	80041c4 <HAL_DMA_Start_IT+0xa8>
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	2201      	movs	r2, #1
 8004146:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004150:	b2db      	uxtb	r3, r3
 8004152:	2b01      	cmp	r3, #1
 8004154:	d12f      	bne.n	80041b6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	2202      	movs	r2, #2
 800415a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	2200      	movs	r2, #0
 8004162:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	687a      	ldr	r2, [r7, #4]
 8004168:	68b9      	ldr	r1, [r7, #8]
 800416a:	68f8      	ldr	r0, [r7, #12]
 800416c:	f000 fa4a 	bl	8004604 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004174:	223f      	movs	r2, #63	; 0x3f
 8004176:	409a      	lsls	r2, r3
 8004178:	693b      	ldr	r3, [r7, #16]
 800417a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	681a      	ldr	r2, [r3, #0]
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f042 0216 	orr.w	r2, r2, #22
 800418a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004190:	2b00      	cmp	r3, #0
 8004192:	d007      	beq.n	80041a4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	681a      	ldr	r2, [r3, #0]
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f042 0208 	orr.w	r2, r2, #8
 80041a2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	681a      	ldr	r2, [r3, #0]
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f042 0201 	orr.w	r2, r2, #1
 80041b2:	601a      	str	r2, [r3, #0]
 80041b4:	e005      	b.n	80041c2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	2200      	movs	r2, #0
 80041ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80041be:	2302      	movs	r3, #2
 80041c0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80041c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80041c4:	4618      	mov	r0, r3
 80041c6:	3718      	adds	r7, #24
 80041c8:	46bd      	mov	sp, r7
 80041ca:	bd80      	pop	{r7, pc}

080041cc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b084      	sub	sp, #16
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041d8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80041da:	f7ff fdaf 	bl	8003d3c <HAL_GetTick>
 80041de:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80041e6:	b2db      	uxtb	r3, r3
 80041e8:	2b02      	cmp	r3, #2
 80041ea:	d008      	beq.n	80041fe <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2280      	movs	r2, #128	; 0x80
 80041f0:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2200      	movs	r2, #0
 80041f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80041fa:	2301      	movs	r3, #1
 80041fc:	e052      	b.n	80042a4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	681a      	ldr	r2, [r3, #0]
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f022 0216 	bic.w	r2, r2, #22
 800420c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	695a      	ldr	r2, [r3, #20]
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800421c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004222:	2b00      	cmp	r3, #0
 8004224:	d103      	bne.n	800422e <HAL_DMA_Abort+0x62>
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800422a:	2b00      	cmp	r3, #0
 800422c:	d007      	beq.n	800423e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	681a      	ldr	r2, [r3, #0]
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f022 0208 	bic.w	r2, r2, #8
 800423c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	681a      	ldr	r2, [r3, #0]
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f022 0201 	bic.w	r2, r2, #1
 800424c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800424e:	e013      	b.n	8004278 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004250:	f7ff fd74 	bl	8003d3c <HAL_GetTick>
 8004254:	4602      	mov	r2, r0
 8004256:	68bb      	ldr	r3, [r7, #8]
 8004258:	1ad3      	subs	r3, r2, r3
 800425a:	2b05      	cmp	r3, #5
 800425c:	d90c      	bls.n	8004278 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2220      	movs	r2, #32
 8004262:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2203      	movs	r2, #3
 8004268:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2200      	movs	r2, #0
 8004270:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004274:	2303      	movs	r3, #3
 8004276:	e015      	b.n	80042a4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f003 0301 	and.w	r3, r3, #1
 8004282:	2b00      	cmp	r3, #0
 8004284:	d1e4      	bne.n	8004250 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800428a:	223f      	movs	r2, #63	; 0x3f
 800428c:	409a      	lsls	r2, r3
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2201      	movs	r2, #1
 8004296:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2200      	movs	r2, #0
 800429e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80042a2:	2300      	movs	r3, #0
}
 80042a4:	4618      	mov	r0, r3
 80042a6:	3710      	adds	r7, #16
 80042a8:	46bd      	mov	sp, r7
 80042aa:	bd80      	pop	{r7, pc}

080042ac <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80042ac:	b480      	push	{r7}
 80042ae:	b083      	sub	sp, #12
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80042ba:	b2db      	uxtb	r3, r3
 80042bc:	2b02      	cmp	r3, #2
 80042be:	d004      	beq.n	80042ca <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2280      	movs	r2, #128	; 0x80
 80042c4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80042c6:	2301      	movs	r3, #1
 80042c8:	e00c      	b.n	80042e4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2205      	movs	r2, #5
 80042ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	681a      	ldr	r2, [r3, #0]
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f022 0201 	bic.w	r2, r2, #1
 80042e0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80042e2:	2300      	movs	r3, #0
}
 80042e4:	4618      	mov	r0, r3
 80042e6:	370c      	adds	r7, #12
 80042e8:	46bd      	mov	sp, r7
 80042ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ee:	4770      	bx	lr

080042f0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b086      	sub	sp, #24
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80042f8:	2300      	movs	r3, #0
 80042fa:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80042fc:	4b8e      	ldr	r3, [pc, #568]	; (8004538 <HAL_DMA_IRQHandler+0x248>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	4a8e      	ldr	r2, [pc, #568]	; (800453c <HAL_DMA_IRQHandler+0x24c>)
 8004302:	fba2 2303 	umull	r2, r3, r2, r3
 8004306:	0a9b      	lsrs	r3, r3, #10
 8004308:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800430e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004310:	693b      	ldr	r3, [r7, #16]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800431a:	2208      	movs	r2, #8
 800431c:	409a      	lsls	r2, r3
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	4013      	ands	r3, r2
 8004322:	2b00      	cmp	r3, #0
 8004324:	d01a      	beq.n	800435c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f003 0304 	and.w	r3, r3, #4
 8004330:	2b00      	cmp	r3, #0
 8004332:	d013      	beq.n	800435c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	681a      	ldr	r2, [r3, #0]
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f022 0204 	bic.w	r2, r2, #4
 8004342:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004348:	2208      	movs	r2, #8
 800434a:	409a      	lsls	r2, r3
 800434c:	693b      	ldr	r3, [r7, #16]
 800434e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004354:	f043 0201 	orr.w	r2, r3, #1
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004360:	2201      	movs	r2, #1
 8004362:	409a      	lsls	r2, r3
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	4013      	ands	r3, r2
 8004368:	2b00      	cmp	r3, #0
 800436a:	d012      	beq.n	8004392 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	695b      	ldr	r3, [r3, #20]
 8004372:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004376:	2b00      	cmp	r3, #0
 8004378:	d00b      	beq.n	8004392 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800437e:	2201      	movs	r2, #1
 8004380:	409a      	lsls	r2, r3
 8004382:	693b      	ldr	r3, [r7, #16]
 8004384:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800438a:	f043 0202 	orr.w	r2, r3, #2
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004396:	2204      	movs	r2, #4
 8004398:	409a      	lsls	r2, r3
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	4013      	ands	r3, r2
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d012      	beq.n	80043c8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f003 0302 	and.w	r3, r3, #2
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d00b      	beq.n	80043c8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043b4:	2204      	movs	r2, #4
 80043b6:	409a      	lsls	r2, r3
 80043b8:	693b      	ldr	r3, [r7, #16]
 80043ba:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043c0:	f043 0204 	orr.w	r2, r3, #4
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043cc:	2210      	movs	r2, #16
 80043ce:	409a      	lsls	r2, r3
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	4013      	ands	r3, r2
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d043      	beq.n	8004460 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f003 0308 	and.w	r3, r3, #8
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d03c      	beq.n	8004460 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043ea:	2210      	movs	r2, #16
 80043ec:	409a      	lsls	r2, r3
 80043ee:	693b      	ldr	r3, [r7, #16]
 80043f0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d018      	beq.n	8004432 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800440a:	2b00      	cmp	r3, #0
 800440c:	d108      	bne.n	8004420 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004412:	2b00      	cmp	r3, #0
 8004414:	d024      	beq.n	8004460 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800441a:	6878      	ldr	r0, [r7, #4]
 800441c:	4798      	blx	r3
 800441e:	e01f      	b.n	8004460 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004424:	2b00      	cmp	r3, #0
 8004426:	d01b      	beq.n	8004460 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800442c:	6878      	ldr	r0, [r7, #4]
 800442e:	4798      	blx	r3
 8004430:	e016      	b.n	8004460 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800443c:	2b00      	cmp	r3, #0
 800443e:	d107      	bne.n	8004450 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	681a      	ldr	r2, [r3, #0]
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f022 0208 	bic.w	r2, r2, #8
 800444e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004454:	2b00      	cmp	r3, #0
 8004456:	d003      	beq.n	8004460 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800445c:	6878      	ldr	r0, [r7, #4]
 800445e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004464:	2220      	movs	r2, #32
 8004466:	409a      	lsls	r2, r3
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	4013      	ands	r3, r2
 800446c:	2b00      	cmp	r3, #0
 800446e:	f000 808f 	beq.w	8004590 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f003 0310 	and.w	r3, r3, #16
 800447c:	2b00      	cmp	r3, #0
 800447e:	f000 8087 	beq.w	8004590 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004486:	2220      	movs	r2, #32
 8004488:	409a      	lsls	r2, r3
 800448a:	693b      	ldr	r3, [r7, #16]
 800448c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004494:	b2db      	uxtb	r3, r3
 8004496:	2b05      	cmp	r3, #5
 8004498:	d136      	bne.n	8004508 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	681a      	ldr	r2, [r3, #0]
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f022 0216 	bic.w	r2, r2, #22
 80044a8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	695a      	ldr	r2, [r3, #20]
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80044b8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d103      	bne.n	80044ca <HAL_DMA_IRQHandler+0x1da>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d007      	beq.n	80044da <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	681a      	ldr	r2, [r3, #0]
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f022 0208 	bic.w	r2, r2, #8
 80044d8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044de:	223f      	movs	r2, #63	; 0x3f
 80044e0:	409a      	lsls	r2, r3
 80044e2:	693b      	ldr	r3, [r7, #16]
 80044e4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2201      	movs	r2, #1
 80044ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2200      	movs	r2, #0
 80044f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d07e      	beq.n	80045fc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004502:	6878      	ldr	r0, [r7, #4]
 8004504:	4798      	blx	r3
        }
        return;
 8004506:	e079      	b.n	80045fc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004512:	2b00      	cmp	r3, #0
 8004514:	d01d      	beq.n	8004552 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004520:	2b00      	cmp	r3, #0
 8004522:	d10d      	bne.n	8004540 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004528:	2b00      	cmp	r3, #0
 800452a:	d031      	beq.n	8004590 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004530:	6878      	ldr	r0, [r7, #4]
 8004532:	4798      	blx	r3
 8004534:	e02c      	b.n	8004590 <HAL_DMA_IRQHandler+0x2a0>
 8004536:	bf00      	nop
 8004538:	20000000 	.word	0x20000000
 800453c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004544:	2b00      	cmp	r3, #0
 8004546:	d023      	beq.n	8004590 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800454c:	6878      	ldr	r0, [r7, #4]
 800454e:	4798      	blx	r3
 8004550:	e01e      	b.n	8004590 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800455c:	2b00      	cmp	r3, #0
 800455e:	d10f      	bne.n	8004580 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	681a      	ldr	r2, [r3, #0]
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f022 0210 	bic.w	r2, r2, #16
 800456e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2201      	movs	r2, #1
 8004574:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2200      	movs	r2, #0
 800457c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004584:	2b00      	cmp	r3, #0
 8004586:	d003      	beq.n	8004590 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800458c:	6878      	ldr	r0, [r7, #4]
 800458e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004594:	2b00      	cmp	r3, #0
 8004596:	d032      	beq.n	80045fe <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800459c:	f003 0301 	and.w	r3, r3, #1
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d022      	beq.n	80045ea <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2205      	movs	r2, #5
 80045a8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	681a      	ldr	r2, [r3, #0]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f022 0201 	bic.w	r2, r2, #1
 80045ba:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80045bc:	68bb      	ldr	r3, [r7, #8]
 80045be:	3301      	adds	r3, #1
 80045c0:	60bb      	str	r3, [r7, #8]
 80045c2:	697a      	ldr	r2, [r7, #20]
 80045c4:	429a      	cmp	r2, r3
 80045c6:	d307      	bcc.n	80045d8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f003 0301 	and.w	r3, r3, #1
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d1f2      	bne.n	80045bc <HAL_DMA_IRQHandler+0x2cc>
 80045d6:	e000      	b.n	80045da <HAL_DMA_IRQHandler+0x2ea>
          break;
 80045d8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2201      	movs	r2, #1
 80045de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2200      	movs	r2, #0
 80045e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d005      	beq.n	80045fe <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045f6:	6878      	ldr	r0, [r7, #4]
 80045f8:	4798      	blx	r3
 80045fa:	e000      	b.n	80045fe <HAL_DMA_IRQHandler+0x30e>
        return;
 80045fc:	bf00      	nop
    }
  }
}
 80045fe:	3718      	adds	r7, #24
 8004600:	46bd      	mov	sp, r7
 8004602:	bd80      	pop	{r7, pc}

08004604 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004604:	b480      	push	{r7}
 8004606:	b085      	sub	sp, #20
 8004608:	af00      	add	r7, sp, #0
 800460a:	60f8      	str	r0, [r7, #12]
 800460c:	60b9      	str	r1, [r7, #8]
 800460e:	607a      	str	r2, [r7, #4]
 8004610:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	681a      	ldr	r2, [r3, #0]
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004620:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	683a      	ldr	r2, [r7, #0]
 8004628:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	689b      	ldr	r3, [r3, #8]
 800462e:	2b40      	cmp	r3, #64	; 0x40
 8004630:	d108      	bne.n	8004644 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	687a      	ldr	r2, [r7, #4]
 8004638:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	68ba      	ldr	r2, [r7, #8]
 8004640:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004642:	e007      	b.n	8004654 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	68ba      	ldr	r2, [r7, #8]
 800464a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	687a      	ldr	r2, [r7, #4]
 8004652:	60da      	str	r2, [r3, #12]
}
 8004654:	bf00      	nop
 8004656:	3714      	adds	r7, #20
 8004658:	46bd      	mov	sp, r7
 800465a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465e:	4770      	bx	lr

08004660 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004660:	b480      	push	{r7}
 8004662:	b085      	sub	sp, #20
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	b2db      	uxtb	r3, r3
 800466e:	3b10      	subs	r3, #16
 8004670:	4a14      	ldr	r2, [pc, #80]	; (80046c4 <DMA_CalcBaseAndBitshift+0x64>)
 8004672:	fba2 2303 	umull	r2, r3, r2, r3
 8004676:	091b      	lsrs	r3, r3, #4
 8004678:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800467a:	4a13      	ldr	r2, [pc, #76]	; (80046c8 <DMA_CalcBaseAndBitshift+0x68>)
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	4413      	add	r3, r2
 8004680:	781b      	ldrb	r3, [r3, #0]
 8004682:	461a      	mov	r2, r3
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	2b03      	cmp	r3, #3
 800468c:	d909      	bls.n	80046a2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004696:	f023 0303 	bic.w	r3, r3, #3
 800469a:	1d1a      	adds	r2, r3, #4
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	659a      	str	r2, [r3, #88]	; 0x58
 80046a0:	e007      	b.n	80046b2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80046aa:	f023 0303 	bic.w	r3, r3, #3
 80046ae:	687a      	ldr	r2, [r7, #4]
 80046b0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80046b6:	4618      	mov	r0, r3
 80046b8:	3714      	adds	r7, #20
 80046ba:	46bd      	mov	sp, r7
 80046bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c0:	4770      	bx	lr
 80046c2:	bf00      	nop
 80046c4:	aaaaaaab 	.word	0xaaaaaaab
 80046c8:	0800a838 	.word	0x0800a838

080046cc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80046cc:	b480      	push	{r7}
 80046ce:	b085      	sub	sp, #20
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80046d4:	2300      	movs	r3, #0
 80046d6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046dc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	699b      	ldr	r3, [r3, #24]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d11f      	bne.n	8004726 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80046e6:	68bb      	ldr	r3, [r7, #8]
 80046e8:	2b03      	cmp	r3, #3
 80046ea:	d856      	bhi.n	800479a <DMA_CheckFifoParam+0xce>
 80046ec:	a201      	add	r2, pc, #4	; (adr r2, 80046f4 <DMA_CheckFifoParam+0x28>)
 80046ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046f2:	bf00      	nop
 80046f4:	08004705 	.word	0x08004705
 80046f8:	08004717 	.word	0x08004717
 80046fc:	08004705 	.word	0x08004705
 8004700:	0800479b 	.word	0x0800479b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004708:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800470c:	2b00      	cmp	r3, #0
 800470e:	d046      	beq.n	800479e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004710:	2301      	movs	r3, #1
 8004712:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004714:	e043      	b.n	800479e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800471a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800471e:	d140      	bne.n	80047a2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004720:	2301      	movs	r3, #1
 8004722:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004724:	e03d      	b.n	80047a2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	699b      	ldr	r3, [r3, #24]
 800472a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800472e:	d121      	bne.n	8004774 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004730:	68bb      	ldr	r3, [r7, #8]
 8004732:	2b03      	cmp	r3, #3
 8004734:	d837      	bhi.n	80047a6 <DMA_CheckFifoParam+0xda>
 8004736:	a201      	add	r2, pc, #4	; (adr r2, 800473c <DMA_CheckFifoParam+0x70>)
 8004738:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800473c:	0800474d 	.word	0x0800474d
 8004740:	08004753 	.word	0x08004753
 8004744:	0800474d 	.word	0x0800474d
 8004748:	08004765 	.word	0x08004765
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800474c:	2301      	movs	r3, #1
 800474e:	73fb      	strb	r3, [r7, #15]
      break;
 8004750:	e030      	b.n	80047b4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004756:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800475a:	2b00      	cmp	r3, #0
 800475c:	d025      	beq.n	80047aa <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800475e:	2301      	movs	r3, #1
 8004760:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004762:	e022      	b.n	80047aa <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004768:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800476c:	d11f      	bne.n	80047ae <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800476e:	2301      	movs	r3, #1
 8004770:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004772:	e01c      	b.n	80047ae <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004774:	68bb      	ldr	r3, [r7, #8]
 8004776:	2b02      	cmp	r3, #2
 8004778:	d903      	bls.n	8004782 <DMA_CheckFifoParam+0xb6>
 800477a:	68bb      	ldr	r3, [r7, #8]
 800477c:	2b03      	cmp	r3, #3
 800477e:	d003      	beq.n	8004788 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004780:	e018      	b.n	80047b4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004782:	2301      	movs	r3, #1
 8004784:	73fb      	strb	r3, [r7, #15]
      break;
 8004786:	e015      	b.n	80047b4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800478c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004790:	2b00      	cmp	r3, #0
 8004792:	d00e      	beq.n	80047b2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004794:	2301      	movs	r3, #1
 8004796:	73fb      	strb	r3, [r7, #15]
      break;
 8004798:	e00b      	b.n	80047b2 <DMA_CheckFifoParam+0xe6>
      break;
 800479a:	bf00      	nop
 800479c:	e00a      	b.n	80047b4 <DMA_CheckFifoParam+0xe8>
      break;
 800479e:	bf00      	nop
 80047a0:	e008      	b.n	80047b4 <DMA_CheckFifoParam+0xe8>
      break;
 80047a2:	bf00      	nop
 80047a4:	e006      	b.n	80047b4 <DMA_CheckFifoParam+0xe8>
      break;
 80047a6:	bf00      	nop
 80047a8:	e004      	b.n	80047b4 <DMA_CheckFifoParam+0xe8>
      break;
 80047aa:	bf00      	nop
 80047ac:	e002      	b.n	80047b4 <DMA_CheckFifoParam+0xe8>
      break;   
 80047ae:	bf00      	nop
 80047b0:	e000      	b.n	80047b4 <DMA_CheckFifoParam+0xe8>
      break;
 80047b2:	bf00      	nop
    }
  } 
  
  return status; 
 80047b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80047b6:	4618      	mov	r0, r3
 80047b8:	3714      	adds	r7, #20
 80047ba:	46bd      	mov	sp, r7
 80047bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c0:	4770      	bx	lr
 80047c2:	bf00      	nop

080047c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80047c4:	b480      	push	{r7}
 80047c6:	b089      	sub	sp, #36	; 0x24
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
 80047cc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80047ce:	2300      	movs	r3, #0
 80047d0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80047d2:	2300      	movs	r3, #0
 80047d4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80047d6:	2300      	movs	r3, #0
 80047d8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80047da:	2300      	movs	r3, #0
 80047dc:	61fb      	str	r3, [r7, #28]
 80047de:	e159      	b.n	8004a94 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80047e0:	2201      	movs	r2, #1
 80047e2:	69fb      	ldr	r3, [r7, #28]
 80047e4:	fa02 f303 	lsl.w	r3, r2, r3
 80047e8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	697a      	ldr	r2, [r7, #20]
 80047f0:	4013      	ands	r3, r2
 80047f2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80047f4:	693a      	ldr	r2, [r7, #16]
 80047f6:	697b      	ldr	r3, [r7, #20]
 80047f8:	429a      	cmp	r2, r3
 80047fa:	f040 8148 	bne.w	8004a8e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	685b      	ldr	r3, [r3, #4]
 8004802:	f003 0303 	and.w	r3, r3, #3
 8004806:	2b01      	cmp	r3, #1
 8004808:	d005      	beq.n	8004816 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	685b      	ldr	r3, [r3, #4]
 800480e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004812:	2b02      	cmp	r3, #2
 8004814:	d130      	bne.n	8004878 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	689b      	ldr	r3, [r3, #8]
 800481a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800481c:	69fb      	ldr	r3, [r7, #28]
 800481e:	005b      	lsls	r3, r3, #1
 8004820:	2203      	movs	r2, #3
 8004822:	fa02 f303 	lsl.w	r3, r2, r3
 8004826:	43db      	mvns	r3, r3
 8004828:	69ba      	ldr	r2, [r7, #24]
 800482a:	4013      	ands	r3, r2
 800482c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	68da      	ldr	r2, [r3, #12]
 8004832:	69fb      	ldr	r3, [r7, #28]
 8004834:	005b      	lsls	r3, r3, #1
 8004836:	fa02 f303 	lsl.w	r3, r2, r3
 800483a:	69ba      	ldr	r2, [r7, #24]
 800483c:	4313      	orrs	r3, r2
 800483e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	69ba      	ldr	r2, [r7, #24]
 8004844:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	685b      	ldr	r3, [r3, #4]
 800484a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800484c:	2201      	movs	r2, #1
 800484e:	69fb      	ldr	r3, [r7, #28]
 8004850:	fa02 f303 	lsl.w	r3, r2, r3
 8004854:	43db      	mvns	r3, r3
 8004856:	69ba      	ldr	r2, [r7, #24]
 8004858:	4013      	ands	r3, r2
 800485a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	685b      	ldr	r3, [r3, #4]
 8004860:	091b      	lsrs	r3, r3, #4
 8004862:	f003 0201 	and.w	r2, r3, #1
 8004866:	69fb      	ldr	r3, [r7, #28]
 8004868:	fa02 f303 	lsl.w	r3, r2, r3
 800486c:	69ba      	ldr	r2, [r7, #24]
 800486e:	4313      	orrs	r3, r2
 8004870:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	69ba      	ldr	r2, [r7, #24]
 8004876:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	f003 0303 	and.w	r3, r3, #3
 8004880:	2b03      	cmp	r3, #3
 8004882:	d017      	beq.n	80048b4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	68db      	ldr	r3, [r3, #12]
 8004888:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800488a:	69fb      	ldr	r3, [r7, #28]
 800488c:	005b      	lsls	r3, r3, #1
 800488e:	2203      	movs	r2, #3
 8004890:	fa02 f303 	lsl.w	r3, r2, r3
 8004894:	43db      	mvns	r3, r3
 8004896:	69ba      	ldr	r2, [r7, #24]
 8004898:	4013      	ands	r3, r2
 800489a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	689a      	ldr	r2, [r3, #8]
 80048a0:	69fb      	ldr	r3, [r7, #28]
 80048a2:	005b      	lsls	r3, r3, #1
 80048a4:	fa02 f303 	lsl.w	r3, r2, r3
 80048a8:	69ba      	ldr	r2, [r7, #24]
 80048aa:	4313      	orrs	r3, r2
 80048ac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	69ba      	ldr	r2, [r7, #24]
 80048b2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	685b      	ldr	r3, [r3, #4]
 80048b8:	f003 0303 	and.w	r3, r3, #3
 80048bc:	2b02      	cmp	r3, #2
 80048be:	d123      	bne.n	8004908 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80048c0:	69fb      	ldr	r3, [r7, #28]
 80048c2:	08da      	lsrs	r2, r3, #3
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	3208      	adds	r2, #8
 80048c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80048cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80048ce:	69fb      	ldr	r3, [r7, #28]
 80048d0:	f003 0307 	and.w	r3, r3, #7
 80048d4:	009b      	lsls	r3, r3, #2
 80048d6:	220f      	movs	r2, #15
 80048d8:	fa02 f303 	lsl.w	r3, r2, r3
 80048dc:	43db      	mvns	r3, r3
 80048de:	69ba      	ldr	r2, [r7, #24]
 80048e0:	4013      	ands	r3, r2
 80048e2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	691a      	ldr	r2, [r3, #16]
 80048e8:	69fb      	ldr	r3, [r7, #28]
 80048ea:	f003 0307 	and.w	r3, r3, #7
 80048ee:	009b      	lsls	r3, r3, #2
 80048f0:	fa02 f303 	lsl.w	r3, r2, r3
 80048f4:	69ba      	ldr	r2, [r7, #24]
 80048f6:	4313      	orrs	r3, r2
 80048f8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80048fa:	69fb      	ldr	r3, [r7, #28]
 80048fc:	08da      	lsrs	r2, r3, #3
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	3208      	adds	r2, #8
 8004902:	69b9      	ldr	r1, [r7, #24]
 8004904:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800490e:	69fb      	ldr	r3, [r7, #28]
 8004910:	005b      	lsls	r3, r3, #1
 8004912:	2203      	movs	r2, #3
 8004914:	fa02 f303 	lsl.w	r3, r2, r3
 8004918:	43db      	mvns	r3, r3
 800491a:	69ba      	ldr	r2, [r7, #24]
 800491c:	4013      	ands	r3, r2
 800491e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	f003 0203 	and.w	r2, r3, #3
 8004928:	69fb      	ldr	r3, [r7, #28]
 800492a:	005b      	lsls	r3, r3, #1
 800492c:	fa02 f303 	lsl.w	r3, r2, r3
 8004930:	69ba      	ldr	r2, [r7, #24]
 8004932:	4313      	orrs	r3, r2
 8004934:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	69ba      	ldr	r2, [r7, #24]
 800493a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	685b      	ldr	r3, [r3, #4]
 8004940:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004944:	2b00      	cmp	r3, #0
 8004946:	f000 80a2 	beq.w	8004a8e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800494a:	2300      	movs	r3, #0
 800494c:	60fb      	str	r3, [r7, #12]
 800494e:	4b57      	ldr	r3, [pc, #348]	; (8004aac <HAL_GPIO_Init+0x2e8>)
 8004950:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004952:	4a56      	ldr	r2, [pc, #344]	; (8004aac <HAL_GPIO_Init+0x2e8>)
 8004954:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004958:	6453      	str	r3, [r2, #68]	; 0x44
 800495a:	4b54      	ldr	r3, [pc, #336]	; (8004aac <HAL_GPIO_Init+0x2e8>)
 800495c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800495e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004962:	60fb      	str	r3, [r7, #12]
 8004964:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004966:	4a52      	ldr	r2, [pc, #328]	; (8004ab0 <HAL_GPIO_Init+0x2ec>)
 8004968:	69fb      	ldr	r3, [r7, #28]
 800496a:	089b      	lsrs	r3, r3, #2
 800496c:	3302      	adds	r3, #2
 800496e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004972:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004974:	69fb      	ldr	r3, [r7, #28]
 8004976:	f003 0303 	and.w	r3, r3, #3
 800497a:	009b      	lsls	r3, r3, #2
 800497c:	220f      	movs	r2, #15
 800497e:	fa02 f303 	lsl.w	r3, r2, r3
 8004982:	43db      	mvns	r3, r3
 8004984:	69ba      	ldr	r2, [r7, #24]
 8004986:	4013      	ands	r3, r2
 8004988:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	4a49      	ldr	r2, [pc, #292]	; (8004ab4 <HAL_GPIO_Init+0x2f0>)
 800498e:	4293      	cmp	r3, r2
 8004990:	d019      	beq.n	80049c6 <HAL_GPIO_Init+0x202>
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	4a48      	ldr	r2, [pc, #288]	; (8004ab8 <HAL_GPIO_Init+0x2f4>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d013      	beq.n	80049c2 <HAL_GPIO_Init+0x1fe>
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	4a47      	ldr	r2, [pc, #284]	; (8004abc <HAL_GPIO_Init+0x2f8>)
 800499e:	4293      	cmp	r3, r2
 80049a0:	d00d      	beq.n	80049be <HAL_GPIO_Init+0x1fa>
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	4a46      	ldr	r2, [pc, #280]	; (8004ac0 <HAL_GPIO_Init+0x2fc>)
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d007      	beq.n	80049ba <HAL_GPIO_Init+0x1f6>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	4a45      	ldr	r2, [pc, #276]	; (8004ac4 <HAL_GPIO_Init+0x300>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d101      	bne.n	80049b6 <HAL_GPIO_Init+0x1f2>
 80049b2:	2304      	movs	r3, #4
 80049b4:	e008      	b.n	80049c8 <HAL_GPIO_Init+0x204>
 80049b6:	2307      	movs	r3, #7
 80049b8:	e006      	b.n	80049c8 <HAL_GPIO_Init+0x204>
 80049ba:	2303      	movs	r3, #3
 80049bc:	e004      	b.n	80049c8 <HAL_GPIO_Init+0x204>
 80049be:	2302      	movs	r3, #2
 80049c0:	e002      	b.n	80049c8 <HAL_GPIO_Init+0x204>
 80049c2:	2301      	movs	r3, #1
 80049c4:	e000      	b.n	80049c8 <HAL_GPIO_Init+0x204>
 80049c6:	2300      	movs	r3, #0
 80049c8:	69fa      	ldr	r2, [r7, #28]
 80049ca:	f002 0203 	and.w	r2, r2, #3
 80049ce:	0092      	lsls	r2, r2, #2
 80049d0:	4093      	lsls	r3, r2
 80049d2:	69ba      	ldr	r2, [r7, #24]
 80049d4:	4313      	orrs	r3, r2
 80049d6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80049d8:	4935      	ldr	r1, [pc, #212]	; (8004ab0 <HAL_GPIO_Init+0x2ec>)
 80049da:	69fb      	ldr	r3, [r7, #28]
 80049dc:	089b      	lsrs	r3, r3, #2
 80049de:	3302      	adds	r3, #2
 80049e0:	69ba      	ldr	r2, [r7, #24]
 80049e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80049e6:	4b38      	ldr	r3, [pc, #224]	; (8004ac8 <HAL_GPIO_Init+0x304>)
 80049e8:	689b      	ldr	r3, [r3, #8]
 80049ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049ec:	693b      	ldr	r3, [r7, #16]
 80049ee:	43db      	mvns	r3, r3
 80049f0:	69ba      	ldr	r2, [r7, #24]
 80049f2:	4013      	ands	r3, r2
 80049f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d003      	beq.n	8004a0a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004a02:	69ba      	ldr	r2, [r7, #24]
 8004a04:	693b      	ldr	r3, [r7, #16]
 8004a06:	4313      	orrs	r3, r2
 8004a08:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004a0a:	4a2f      	ldr	r2, [pc, #188]	; (8004ac8 <HAL_GPIO_Init+0x304>)
 8004a0c:	69bb      	ldr	r3, [r7, #24]
 8004a0e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004a10:	4b2d      	ldr	r3, [pc, #180]	; (8004ac8 <HAL_GPIO_Init+0x304>)
 8004a12:	68db      	ldr	r3, [r3, #12]
 8004a14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a16:	693b      	ldr	r3, [r7, #16]
 8004a18:	43db      	mvns	r3, r3
 8004a1a:	69ba      	ldr	r2, [r7, #24]
 8004a1c:	4013      	ands	r3, r2
 8004a1e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	685b      	ldr	r3, [r3, #4]
 8004a24:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d003      	beq.n	8004a34 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004a2c:	69ba      	ldr	r2, [r7, #24]
 8004a2e:	693b      	ldr	r3, [r7, #16]
 8004a30:	4313      	orrs	r3, r2
 8004a32:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004a34:	4a24      	ldr	r2, [pc, #144]	; (8004ac8 <HAL_GPIO_Init+0x304>)
 8004a36:	69bb      	ldr	r3, [r7, #24]
 8004a38:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004a3a:	4b23      	ldr	r3, [pc, #140]	; (8004ac8 <HAL_GPIO_Init+0x304>)
 8004a3c:	685b      	ldr	r3, [r3, #4]
 8004a3e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a40:	693b      	ldr	r3, [r7, #16]
 8004a42:	43db      	mvns	r3, r3
 8004a44:	69ba      	ldr	r2, [r7, #24]
 8004a46:	4013      	ands	r3, r2
 8004a48:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	685b      	ldr	r3, [r3, #4]
 8004a4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d003      	beq.n	8004a5e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004a56:	69ba      	ldr	r2, [r7, #24]
 8004a58:	693b      	ldr	r3, [r7, #16]
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004a5e:	4a1a      	ldr	r2, [pc, #104]	; (8004ac8 <HAL_GPIO_Init+0x304>)
 8004a60:	69bb      	ldr	r3, [r7, #24]
 8004a62:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004a64:	4b18      	ldr	r3, [pc, #96]	; (8004ac8 <HAL_GPIO_Init+0x304>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a6a:	693b      	ldr	r3, [r7, #16]
 8004a6c:	43db      	mvns	r3, r3
 8004a6e:	69ba      	ldr	r2, [r7, #24]
 8004a70:	4013      	ands	r3, r2
 8004a72:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	685b      	ldr	r3, [r3, #4]
 8004a78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d003      	beq.n	8004a88 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004a80:	69ba      	ldr	r2, [r7, #24]
 8004a82:	693b      	ldr	r3, [r7, #16]
 8004a84:	4313      	orrs	r3, r2
 8004a86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004a88:	4a0f      	ldr	r2, [pc, #60]	; (8004ac8 <HAL_GPIO_Init+0x304>)
 8004a8a:	69bb      	ldr	r3, [r7, #24]
 8004a8c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004a8e:	69fb      	ldr	r3, [r7, #28]
 8004a90:	3301      	adds	r3, #1
 8004a92:	61fb      	str	r3, [r7, #28]
 8004a94:	69fb      	ldr	r3, [r7, #28]
 8004a96:	2b0f      	cmp	r3, #15
 8004a98:	f67f aea2 	bls.w	80047e0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004a9c:	bf00      	nop
 8004a9e:	bf00      	nop
 8004aa0:	3724      	adds	r7, #36	; 0x24
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa8:	4770      	bx	lr
 8004aaa:	bf00      	nop
 8004aac:	40023800 	.word	0x40023800
 8004ab0:	40013800 	.word	0x40013800
 8004ab4:	40020000 	.word	0x40020000
 8004ab8:	40020400 	.word	0x40020400
 8004abc:	40020800 	.word	0x40020800
 8004ac0:	40020c00 	.word	0x40020c00
 8004ac4:	40021000 	.word	0x40021000
 8004ac8:	40013c00 	.word	0x40013c00

08004acc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004acc:	b480      	push	{r7}
 8004ace:	b083      	sub	sp, #12
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
 8004ad4:	460b      	mov	r3, r1
 8004ad6:	807b      	strh	r3, [r7, #2]
 8004ad8:	4613      	mov	r3, r2
 8004ada:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004adc:	787b      	ldrb	r3, [r7, #1]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d003      	beq.n	8004aea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004ae2:	887a      	ldrh	r2, [r7, #2]
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004ae8:	e003      	b.n	8004af2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004aea:	887b      	ldrh	r3, [r7, #2]
 8004aec:	041a      	lsls	r2, r3, #16
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	619a      	str	r2, [r3, #24]
}
 8004af2:	bf00      	nop
 8004af4:	370c      	adds	r7, #12
 8004af6:	46bd      	mov	sp, r7
 8004af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afc:	4770      	bx	lr

08004afe <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004afe:	b480      	push	{r7}
 8004b00:	b085      	sub	sp, #20
 8004b02:	af00      	add	r7, sp, #0
 8004b04:	6078      	str	r0, [r7, #4]
 8004b06:	460b      	mov	r3, r1
 8004b08:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	695b      	ldr	r3, [r3, #20]
 8004b0e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004b10:	887a      	ldrh	r2, [r7, #2]
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	4013      	ands	r3, r2
 8004b16:	041a      	lsls	r2, r3, #16
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	43d9      	mvns	r1, r3
 8004b1c:	887b      	ldrh	r3, [r7, #2]
 8004b1e:	400b      	ands	r3, r1
 8004b20:	431a      	orrs	r2, r3
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	619a      	str	r2, [r3, #24]
}
 8004b26:	bf00      	nop
 8004b28:	3714      	adds	r7, #20
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b30:	4770      	bx	lr
	...

08004b34 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b082      	sub	sp, #8
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004b3e:	4b08      	ldr	r3, [pc, #32]	; (8004b60 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004b40:	695a      	ldr	r2, [r3, #20]
 8004b42:	88fb      	ldrh	r3, [r7, #6]
 8004b44:	4013      	ands	r3, r2
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d006      	beq.n	8004b58 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004b4a:	4a05      	ldr	r2, [pc, #20]	; (8004b60 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004b4c:	88fb      	ldrh	r3, [r7, #6]
 8004b4e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004b50:	88fb      	ldrh	r3, [r7, #6]
 8004b52:	4618      	mov	r0, r3
 8004b54:	f7fc fa94 	bl	8001080 <HAL_GPIO_EXTI_Callback>
  }
}
 8004b58:	bf00      	nop
 8004b5a:	3708      	adds	r7, #8
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	bd80      	pop	{r7, pc}
 8004b60:	40013c00 	.word	0x40013c00

08004b64 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b086      	sub	sp, #24
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d101      	bne.n	8004b76 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004b72:	2301      	movs	r3, #1
 8004b74:	e267      	b.n	8005046 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f003 0301 	and.w	r3, r3, #1
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d075      	beq.n	8004c6e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004b82:	4b88      	ldr	r3, [pc, #544]	; (8004da4 <HAL_RCC_OscConfig+0x240>)
 8004b84:	689b      	ldr	r3, [r3, #8]
 8004b86:	f003 030c 	and.w	r3, r3, #12
 8004b8a:	2b04      	cmp	r3, #4
 8004b8c:	d00c      	beq.n	8004ba8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004b8e:	4b85      	ldr	r3, [pc, #532]	; (8004da4 <HAL_RCC_OscConfig+0x240>)
 8004b90:	689b      	ldr	r3, [r3, #8]
 8004b92:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004b96:	2b08      	cmp	r3, #8
 8004b98:	d112      	bne.n	8004bc0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004b9a:	4b82      	ldr	r3, [pc, #520]	; (8004da4 <HAL_RCC_OscConfig+0x240>)
 8004b9c:	685b      	ldr	r3, [r3, #4]
 8004b9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ba2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004ba6:	d10b      	bne.n	8004bc0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ba8:	4b7e      	ldr	r3, [pc, #504]	; (8004da4 <HAL_RCC_OscConfig+0x240>)
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d05b      	beq.n	8004c6c <HAL_RCC_OscConfig+0x108>
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d157      	bne.n	8004c6c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004bbc:	2301      	movs	r3, #1
 8004bbe:	e242      	b.n	8005046 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	685b      	ldr	r3, [r3, #4]
 8004bc4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bc8:	d106      	bne.n	8004bd8 <HAL_RCC_OscConfig+0x74>
 8004bca:	4b76      	ldr	r3, [pc, #472]	; (8004da4 <HAL_RCC_OscConfig+0x240>)
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	4a75      	ldr	r2, [pc, #468]	; (8004da4 <HAL_RCC_OscConfig+0x240>)
 8004bd0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004bd4:	6013      	str	r3, [r2, #0]
 8004bd6:	e01d      	b.n	8004c14 <HAL_RCC_OscConfig+0xb0>
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	685b      	ldr	r3, [r3, #4]
 8004bdc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004be0:	d10c      	bne.n	8004bfc <HAL_RCC_OscConfig+0x98>
 8004be2:	4b70      	ldr	r3, [pc, #448]	; (8004da4 <HAL_RCC_OscConfig+0x240>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	4a6f      	ldr	r2, [pc, #444]	; (8004da4 <HAL_RCC_OscConfig+0x240>)
 8004be8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004bec:	6013      	str	r3, [r2, #0]
 8004bee:	4b6d      	ldr	r3, [pc, #436]	; (8004da4 <HAL_RCC_OscConfig+0x240>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	4a6c      	ldr	r2, [pc, #432]	; (8004da4 <HAL_RCC_OscConfig+0x240>)
 8004bf4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004bf8:	6013      	str	r3, [r2, #0]
 8004bfa:	e00b      	b.n	8004c14 <HAL_RCC_OscConfig+0xb0>
 8004bfc:	4b69      	ldr	r3, [pc, #420]	; (8004da4 <HAL_RCC_OscConfig+0x240>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4a68      	ldr	r2, [pc, #416]	; (8004da4 <HAL_RCC_OscConfig+0x240>)
 8004c02:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c06:	6013      	str	r3, [r2, #0]
 8004c08:	4b66      	ldr	r3, [pc, #408]	; (8004da4 <HAL_RCC_OscConfig+0x240>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	4a65      	ldr	r2, [pc, #404]	; (8004da4 <HAL_RCC_OscConfig+0x240>)
 8004c0e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c12:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	685b      	ldr	r3, [r3, #4]
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d013      	beq.n	8004c44 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c1c:	f7ff f88e 	bl	8003d3c <HAL_GetTick>
 8004c20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c22:	e008      	b.n	8004c36 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004c24:	f7ff f88a 	bl	8003d3c <HAL_GetTick>
 8004c28:	4602      	mov	r2, r0
 8004c2a:	693b      	ldr	r3, [r7, #16]
 8004c2c:	1ad3      	subs	r3, r2, r3
 8004c2e:	2b64      	cmp	r3, #100	; 0x64
 8004c30:	d901      	bls.n	8004c36 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004c32:	2303      	movs	r3, #3
 8004c34:	e207      	b.n	8005046 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c36:	4b5b      	ldr	r3, [pc, #364]	; (8004da4 <HAL_RCC_OscConfig+0x240>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d0f0      	beq.n	8004c24 <HAL_RCC_OscConfig+0xc0>
 8004c42:	e014      	b.n	8004c6e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c44:	f7ff f87a 	bl	8003d3c <HAL_GetTick>
 8004c48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c4a:	e008      	b.n	8004c5e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004c4c:	f7ff f876 	bl	8003d3c <HAL_GetTick>
 8004c50:	4602      	mov	r2, r0
 8004c52:	693b      	ldr	r3, [r7, #16]
 8004c54:	1ad3      	subs	r3, r2, r3
 8004c56:	2b64      	cmp	r3, #100	; 0x64
 8004c58:	d901      	bls.n	8004c5e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004c5a:	2303      	movs	r3, #3
 8004c5c:	e1f3      	b.n	8005046 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c5e:	4b51      	ldr	r3, [pc, #324]	; (8004da4 <HAL_RCC_OscConfig+0x240>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d1f0      	bne.n	8004c4c <HAL_RCC_OscConfig+0xe8>
 8004c6a:	e000      	b.n	8004c6e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f003 0302 	and.w	r3, r3, #2
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d063      	beq.n	8004d42 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004c7a:	4b4a      	ldr	r3, [pc, #296]	; (8004da4 <HAL_RCC_OscConfig+0x240>)
 8004c7c:	689b      	ldr	r3, [r3, #8]
 8004c7e:	f003 030c 	and.w	r3, r3, #12
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d00b      	beq.n	8004c9e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004c86:	4b47      	ldr	r3, [pc, #284]	; (8004da4 <HAL_RCC_OscConfig+0x240>)
 8004c88:	689b      	ldr	r3, [r3, #8]
 8004c8a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004c8e:	2b08      	cmp	r3, #8
 8004c90:	d11c      	bne.n	8004ccc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004c92:	4b44      	ldr	r3, [pc, #272]	; (8004da4 <HAL_RCC_OscConfig+0x240>)
 8004c94:	685b      	ldr	r3, [r3, #4]
 8004c96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d116      	bne.n	8004ccc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c9e:	4b41      	ldr	r3, [pc, #260]	; (8004da4 <HAL_RCC_OscConfig+0x240>)
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f003 0302 	and.w	r3, r3, #2
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d005      	beq.n	8004cb6 <HAL_RCC_OscConfig+0x152>
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	68db      	ldr	r3, [r3, #12]
 8004cae:	2b01      	cmp	r3, #1
 8004cb0:	d001      	beq.n	8004cb6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	e1c7      	b.n	8005046 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004cb6:	4b3b      	ldr	r3, [pc, #236]	; (8004da4 <HAL_RCC_OscConfig+0x240>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	691b      	ldr	r3, [r3, #16]
 8004cc2:	00db      	lsls	r3, r3, #3
 8004cc4:	4937      	ldr	r1, [pc, #220]	; (8004da4 <HAL_RCC_OscConfig+0x240>)
 8004cc6:	4313      	orrs	r3, r2
 8004cc8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004cca:	e03a      	b.n	8004d42 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	68db      	ldr	r3, [r3, #12]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d020      	beq.n	8004d16 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004cd4:	4b34      	ldr	r3, [pc, #208]	; (8004da8 <HAL_RCC_OscConfig+0x244>)
 8004cd6:	2201      	movs	r2, #1
 8004cd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cda:	f7ff f82f 	bl	8003d3c <HAL_GetTick>
 8004cde:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ce0:	e008      	b.n	8004cf4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004ce2:	f7ff f82b 	bl	8003d3c <HAL_GetTick>
 8004ce6:	4602      	mov	r2, r0
 8004ce8:	693b      	ldr	r3, [r7, #16]
 8004cea:	1ad3      	subs	r3, r2, r3
 8004cec:	2b02      	cmp	r3, #2
 8004cee:	d901      	bls.n	8004cf4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004cf0:	2303      	movs	r3, #3
 8004cf2:	e1a8      	b.n	8005046 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004cf4:	4b2b      	ldr	r3, [pc, #172]	; (8004da4 <HAL_RCC_OscConfig+0x240>)
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f003 0302 	and.w	r3, r3, #2
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d0f0      	beq.n	8004ce2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d00:	4b28      	ldr	r3, [pc, #160]	; (8004da4 <HAL_RCC_OscConfig+0x240>)
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	691b      	ldr	r3, [r3, #16]
 8004d0c:	00db      	lsls	r3, r3, #3
 8004d0e:	4925      	ldr	r1, [pc, #148]	; (8004da4 <HAL_RCC_OscConfig+0x240>)
 8004d10:	4313      	orrs	r3, r2
 8004d12:	600b      	str	r3, [r1, #0]
 8004d14:	e015      	b.n	8004d42 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004d16:	4b24      	ldr	r3, [pc, #144]	; (8004da8 <HAL_RCC_OscConfig+0x244>)
 8004d18:	2200      	movs	r2, #0
 8004d1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d1c:	f7ff f80e 	bl	8003d3c <HAL_GetTick>
 8004d20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d22:	e008      	b.n	8004d36 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004d24:	f7ff f80a 	bl	8003d3c <HAL_GetTick>
 8004d28:	4602      	mov	r2, r0
 8004d2a:	693b      	ldr	r3, [r7, #16]
 8004d2c:	1ad3      	subs	r3, r2, r3
 8004d2e:	2b02      	cmp	r3, #2
 8004d30:	d901      	bls.n	8004d36 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004d32:	2303      	movs	r3, #3
 8004d34:	e187      	b.n	8005046 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d36:	4b1b      	ldr	r3, [pc, #108]	; (8004da4 <HAL_RCC_OscConfig+0x240>)
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f003 0302 	and.w	r3, r3, #2
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d1f0      	bne.n	8004d24 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f003 0308 	and.w	r3, r3, #8
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d036      	beq.n	8004dbc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	695b      	ldr	r3, [r3, #20]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d016      	beq.n	8004d84 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004d56:	4b15      	ldr	r3, [pc, #84]	; (8004dac <HAL_RCC_OscConfig+0x248>)
 8004d58:	2201      	movs	r2, #1
 8004d5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d5c:	f7fe ffee 	bl	8003d3c <HAL_GetTick>
 8004d60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d62:	e008      	b.n	8004d76 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004d64:	f7fe ffea 	bl	8003d3c <HAL_GetTick>
 8004d68:	4602      	mov	r2, r0
 8004d6a:	693b      	ldr	r3, [r7, #16]
 8004d6c:	1ad3      	subs	r3, r2, r3
 8004d6e:	2b02      	cmp	r3, #2
 8004d70:	d901      	bls.n	8004d76 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004d72:	2303      	movs	r3, #3
 8004d74:	e167      	b.n	8005046 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d76:	4b0b      	ldr	r3, [pc, #44]	; (8004da4 <HAL_RCC_OscConfig+0x240>)
 8004d78:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d7a:	f003 0302 	and.w	r3, r3, #2
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d0f0      	beq.n	8004d64 <HAL_RCC_OscConfig+0x200>
 8004d82:	e01b      	b.n	8004dbc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004d84:	4b09      	ldr	r3, [pc, #36]	; (8004dac <HAL_RCC_OscConfig+0x248>)
 8004d86:	2200      	movs	r2, #0
 8004d88:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d8a:	f7fe ffd7 	bl	8003d3c <HAL_GetTick>
 8004d8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d90:	e00e      	b.n	8004db0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004d92:	f7fe ffd3 	bl	8003d3c <HAL_GetTick>
 8004d96:	4602      	mov	r2, r0
 8004d98:	693b      	ldr	r3, [r7, #16]
 8004d9a:	1ad3      	subs	r3, r2, r3
 8004d9c:	2b02      	cmp	r3, #2
 8004d9e:	d907      	bls.n	8004db0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004da0:	2303      	movs	r3, #3
 8004da2:	e150      	b.n	8005046 <HAL_RCC_OscConfig+0x4e2>
 8004da4:	40023800 	.word	0x40023800
 8004da8:	42470000 	.word	0x42470000
 8004dac:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004db0:	4b88      	ldr	r3, [pc, #544]	; (8004fd4 <HAL_RCC_OscConfig+0x470>)
 8004db2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004db4:	f003 0302 	and.w	r3, r3, #2
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d1ea      	bne.n	8004d92 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f003 0304 	and.w	r3, r3, #4
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	f000 8097 	beq.w	8004ef8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004dca:	2300      	movs	r3, #0
 8004dcc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004dce:	4b81      	ldr	r3, [pc, #516]	; (8004fd4 <HAL_RCC_OscConfig+0x470>)
 8004dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d10f      	bne.n	8004dfa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004dda:	2300      	movs	r3, #0
 8004ddc:	60bb      	str	r3, [r7, #8]
 8004dde:	4b7d      	ldr	r3, [pc, #500]	; (8004fd4 <HAL_RCC_OscConfig+0x470>)
 8004de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004de2:	4a7c      	ldr	r2, [pc, #496]	; (8004fd4 <HAL_RCC_OscConfig+0x470>)
 8004de4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004de8:	6413      	str	r3, [r2, #64]	; 0x40
 8004dea:	4b7a      	ldr	r3, [pc, #488]	; (8004fd4 <HAL_RCC_OscConfig+0x470>)
 8004dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004df2:	60bb      	str	r3, [r7, #8]
 8004df4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004df6:	2301      	movs	r3, #1
 8004df8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004dfa:	4b77      	ldr	r3, [pc, #476]	; (8004fd8 <HAL_RCC_OscConfig+0x474>)
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d118      	bne.n	8004e38 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004e06:	4b74      	ldr	r3, [pc, #464]	; (8004fd8 <HAL_RCC_OscConfig+0x474>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	4a73      	ldr	r2, [pc, #460]	; (8004fd8 <HAL_RCC_OscConfig+0x474>)
 8004e0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e10:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e12:	f7fe ff93 	bl	8003d3c <HAL_GetTick>
 8004e16:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e18:	e008      	b.n	8004e2c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e1a:	f7fe ff8f 	bl	8003d3c <HAL_GetTick>
 8004e1e:	4602      	mov	r2, r0
 8004e20:	693b      	ldr	r3, [r7, #16]
 8004e22:	1ad3      	subs	r3, r2, r3
 8004e24:	2b02      	cmp	r3, #2
 8004e26:	d901      	bls.n	8004e2c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004e28:	2303      	movs	r3, #3
 8004e2a:	e10c      	b.n	8005046 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e2c:	4b6a      	ldr	r3, [pc, #424]	; (8004fd8 <HAL_RCC_OscConfig+0x474>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d0f0      	beq.n	8004e1a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	689b      	ldr	r3, [r3, #8]
 8004e3c:	2b01      	cmp	r3, #1
 8004e3e:	d106      	bne.n	8004e4e <HAL_RCC_OscConfig+0x2ea>
 8004e40:	4b64      	ldr	r3, [pc, #400]	; (8004fd4 <HAL_RCC_OscConfig+0x470>)
 8004e42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e44:	4a63      	ldr	r2, [pc, #396]	; (8004fd4 <HAL_RCC_OscConfig+0x470>)
 8004e46:	f043 0301 	orr.w	r3, r3, #1
 8004e4a:	6713      	str	r3, [r2, #112]	; 0x70
 8004e4c:	e01c      	b.n	8004e88 <HAL_RCC_OscConfig+0x324>
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	689b      	ldr	r3, [r3, #8]
 8004e52:	2b05      	cmp	r3, #5
 8004e54:	d10c      	bne.n	8004e70 <HAL_RCC_OscConfig+0x30c>
 8004e56:	4b5f      	ldr	r3, [pc, #380]	; (8004fd4 <HAL_RCC_OscConfig+0x470>)
 8004e58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e5a:	4a5e      	ldr	r2, [pc, #376]	; (8004fd4 <HAL_RCC_OscConfig+0x470>)
 8004e5c:	f043 0304 	orr.w	r3, r3, #4
 8004e60:	6713      	str	r3, [r2, #112]	; 0x70
 8004e62:	4b5c      	ldr	r3, [pc, #368]	; (8004fd4 <HAL_RCC_OscConfig+0x470>)
 8004e64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e66:	4a5b      	ldr	r2, [pc, #364]	; (8004fd4 <HAL_RCC_OscConfig+0x470>)
 8004e68:	f043 0301 	orr.w	r3, r3, #1
 8004e6c:	6713      	str	r3, [r2, #112]	; 0x70
 8004e6e:	e00b      	b.n	8004e88 <HAL_RCC_OscConfig+0x324>
 8004e70:	4b58      	ldr	r3, [pc, #352]	; (8004fd4 <HAL_RCC_OscConfig+0x470>)
 8004e72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e74:	4a57      	ldr	r2, [pc, #348]	; (8004fd4 <HAL_RCC_OscConfig+0x470>)
 8004e76:	f023 0301 	bic.w	r3, r3, #1
 8004e7a:	6713      	str	r3, [r2, #112]	; 0x70
 8004e7c:	4b55      	ldr	r3, [pc, #340]	; (8004fd4 <HAL_RCC_OscConfig+0x470>)
 8004e7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e80:	4a54      	ldr	r2, [pc, #336]	; (8004fd4 <HAL_RCC_OscConfig+0x470>)
 8004e82:	f023 0304 	bic.w	r3, r3, #4
 8004e86:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	689b      	ldr	r3, [r3, #8]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d015      	beq.n	8004ebc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e90:	f7fe ff54 	bl	8003d3c <HAL_GetTick>
 8004e94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e96:	e00a      	b.n	8004eae <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004e98:	f7fe ff50 	bl	8003d3c <HAL_GetTick>
 8004e9c:	4602      	mov	r2, r0
 8004e9e:	693b      	ldr	r3, [r7, #16]
 8004ea0:	1ad3      	subs	r3, r2, r3
 8004ea2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d901      	bls.n	8004eae <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004eaa:	2303      	movs	r3, #3
 8004eac:	e0cb      	b.n	8005046 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004eae:	4b49      	ldr	r3, [pc, #292]	; (8004fd4 <HAL_RCC_OscConfig+0x470>)
 8004eb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004eb2:	f003 0302 	and.w	r3, r3, #2
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d0ee      	beq.n	8004e98 <HAL_RCC_OscConfig+0x334>
 8004eba:	e014      	b.n	8004ee6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ebc:	f7fe ff3e 	bl	8003d3c <HAL_GetTick>
 8004ec0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ec2:	e00a      	b.n	8004eda <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ec4:	f7fe ff3a 	bl	8003d3c <HAL_GetTick>
 8004ec8:	4602      	mov	r2, r0
 8004eca:	693b      	ldr	r3, [r7, #16]
 8004ecc:	1ad3      	subs	r3, r2, r3
 8004ece:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d901      	bls.n	8004eda <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004ed6:	2303      	movs	r3, #3
 8004ed8:	e0b5      	b.n	8005046 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004eda:	4b3e      	ldr	r3, [pc, #248]	; (8004fd4 <HAL_RCC_OscConfig+0x470>)
 8004edc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ede:	f003 0302 	and.w	r3, r3, #2
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d1ee      	bne.n	8004ec4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004ee6:	7dfb      	ldrb	r3, [r7, #23]
 8004ee8:	2b01      	cmp	r3, #1
 8004eea:	d105      	bne.n	8004ef8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004eec:	4b39      	ldr	r3, [pc, #228]	; (8004fd4 <HAL_RCC_OscConfig+0x470>)
 8004eee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ef0:	4a38      	ldr	r2, [pc, #224]	; (8004fd4 <HAL_RCC_OscConfig+0x470>)
 8004ef2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004ef6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	699b      	ldr	r3, [r3, #24]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	f000 80a1 	beq.w	8005044 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004f02:	4b34      	ldr	r3, [pc, #208]	; (8004fd4 <HAL_RCC_OscConfig+0x470>)
 8004f04:	689b      	ldr	r3, [r3, #8]
 8004f06:	f003 030c 	and.w	r3, r3, #12
 8004f0a:	2b08      	cmp	r3, #8
 8004f0c:	d05c      	beq.n	8004fc8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	699b      	ldr	r3, [r3, #24]
 8004f12:	2b02      	cmp	r3, #2
 8004f14:	d141      	bne.n	8004f9a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f16:	4b31      	ldr	r3, [pc, #196]	; (8004fdc <HAL_RCC_OscConfig+0x478>)
 8004f18:	2200      	movs	r2, #0
 8004f1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f1c:	f7fe ff0e 	bl	8003d3c <HAL_GetTick>
 8004f20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f22:	e008      	b.n	8004f36 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f24:	f7fe ff0a 	bl	8003d3c <HAL_GetTick>
 8004f28:	4602      	mov	r2, r0
 8004f2a:	693b      	ldr	r3, [r7, #16]
 8004f2c:	1ad3      	subs	r3, r2, r3
 8004f2e:	2b02      	cmp	r3, #2
 8004f30:	d901      	bls.n	8004f36 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004f32:	2303      	movs	r3, #3
 8004f34:	e087      	b.n	8005046 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f36:	4b27      	ldr	r3, [pc, #156]	; (8004fd4 <HAL_RCC_OscConfig+0x470>)
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d1f0      	bne.n	8004f24 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	69da      	ldr	r2, [r3, #28]
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6a1b      	ldr	r3, [r3, #32]
 8004f4a:	431a      	orrs	r2, r3
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f50:	019b      	lsls	r3, r3, #6
 8004f52:	431a      	orrs	r2, r3
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f58:	085b      	lsrs	r3, r3, #1
 8004f5a:	3b01      	subs	r3, #1
 8004f5c:	041b      	lsls	r3, r3, #16
 8004f5e:	431a      	orrs	r2, r3
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f64:	061b      	lsls	r3, r3, #24
 8004f66:	491b      	ldr	r1, [pc, #108]	; (8004fd4 <HAL_RCC_OscConfig+0x470>)
 8004f68:	4313      	orrs	r3, r2
 8004f6a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004f6c:	4b1b      	ldr	r3, [pc, #108]	; (8004fdc <HAL_RCC_OscConfig+0x478>)
 8004f6e:	2201      	movs	r2, #1
 8004f70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f72:	f7fe fee3 	bl	8003d3c <HAL_GetTick>
 8004f76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f78:	e008      	b.n	8004f8c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f7a:	f7fe fedf 	bl	8003d3c <HAL_GetTick>
 8004f7e:	4602      	mov	r2, r0
 8004f80:	693b      	ldr	r3, [r7, #16]
 8004f82:	1ad3      	subs	r3, r2, r3
 8004f84:	2b02      	cmp	r3, #2
 8004f86:	d901      	bls.n	8004f8c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004f88:	2303      	movs	r3, #3
 8004f8a:	e05c      	b.n	8005046 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f8c:	4b11      	ldr	r3, [pc, #68]	; (8004fd4 <HAL_RCC_OscConfig+0x470>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d0f0      	beq.n	8004f7a <HAL_RCC_OscConfig+0x416>
 8004f98:	e054      	b.n	8005044 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f9a:	4b10      	ldr	r3, [pc, #64]	; (8004fdc <HAL_RCC_OscConfig+0x478>)
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fa0:	f7fe fecc 	bl	8003d3c <HAL_GetTick>
 8004fa4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004fa6:	e008      	b.n	8004fba <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004fa8:	f7fe fec8 	bl	8003d3c <HAL_GetTick>
 8004fac:	4602      	mov	r2, r0
 8004fae:	693b      	ldr	r3, [r7, #16]
 8004fb0:	1ad3      	subs	r3, r2, r3
 8004fb2:	2b02      	cmp	r3, #2
 8004fb4:	d901      	bls.n	8004fba <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004fb6:	2303      	movs	r3, #3
 8004fb8:	e045      	b.n	8005046 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004fba:	4b06      	ldr	r3, [pc, #24]	; (8004fd4 <HAL_RCC_OscConfig+0x470>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d1f0      	bne.n	8004fa8 <HAL_RCC_OscConfig+0x444>
 8004fc6:	e03d      	b.n	8005044 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	699b      	ldr	r3, [r3, #24]
 8004fcc:	2b01      	cmp	r3, #1
 8004fce:	d107      	bne.n	8004fe0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	e038      	b.n	8005046 <HAL_RCC_OscConfig+0x4e2>
 8004fd4:	40023800 	.word	0x40023800
 8004fd8:	40007000 	.word	0x40007000
 8004fdc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004fe0:	4b1b      	ldr	r3, [pc, #108]	; (8005050 <HAL_RCC_OscConfig+0x4ec>)
 8004fe2:	685b      	ldr	r3, [r3, #4]
 8004fe4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	699b      	ldr	r3, [r3, #24]
 8004fea:	2b01      	cmp	r3, #1
 8004fec:	d028      	beq.n	8005040 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ff8:	429a      	cmp	r2, r3
 8004ffa:	d121      	bne.n	8005040 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005006:	429a      	cmp	r2, r3
 8005008:	d11a      	bne.n	8005040 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800500a:	68fa      	ldr	r2, [r7, #12]
 800500c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005010:	4013      	ands	r3, r2
 8005012:	687a      	ldr	r2, [r7, #4]
 8005014:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005016:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005018:	4293      	cmp	r3, r2
 800501a:	d111      	bne.n	8005040 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005026:	085b      	lsrs	r3, r3, #1
 8005028:	3b01      	subs	r3, #1
 800502a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800502c:	429a      	cmp	r2, r3
 800502e:	d107      	bne.n	8005040 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800503a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800503c:	429a      	cmp	r2, r3
 800503e:	d001      	beq.n	8005044 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005040:	2301      	movs	r3, #1
 8005042:	e000      	b.n	8005046 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005044:	2300      	movs	r3, #0
}
 8005046:	4618      	mov	r0, r3
 8005048:	3718      	adds	r7, #24
 800504a:	46bd      	mov	sp, r7
 800504c:	bd80      	pop	{r7, pc}
 800504e:	bf00      	nop
 8005050:	40023800 	.word	0x40023800

08005054 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	b084      	sub	sp, #16
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
 800505c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d101      	bne.n	8005068 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005064:	2301      	movs	r3, #1
 8005066:	e0cc      	b.n	8005202 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005068:	4b68      	ldr	r3, [pc, #416]	; (800520c <HAL_RCC_ClockConfig+0x1b8>)
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f003 0307 	and.w	r3, r3, #7
 8005070:	683a      	ldr	r2, [r7, #0]
 8005072:	429a      	cmp	r2, r3
 8005074:	d90c      	bls.n	8005090 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005076:	4b65      	ldr	r3, [pc, #404]	; (800520c <HAL_RCC_ClockConfig+0x1b8>)
 8005078:	683a      	ldr	r2, [r7, #0]
 800507a:	b2d2      	uxtb	r2, r2
 800507c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800507e:	4b63      	ldr	r3, [pc, #396]	; (800520c <HAL_RCC_ClockConfig+0x1b8>)
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f003 0307 	and.w	r3, r3, #7
 8005086:	683a      	ldr	r2, [r7, #0]
 8005088:	429a      	cmp	r2, r3
 800508a:	d001      	beq.n	8005090 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800508c:	2301      	movs	r3, #1
 800508e:	e0b8      	b.n	8005202 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f003 0302 	and.w	r3, r3, #2
 8005098:	2b00      	cmp	r3, #0
 800509a:	d020      	beq.n	80050de <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f003 0304 	and.w	r3, r3, #4
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d005      	beq.n	80050b4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80050a8:	4b59      	ldr	r3, [pc, #356]	; (8005210 <HAL_RCC_ClockConfig+0x1bc>)
 80050aa:	689b      	ldr	r3, [r3, #8]
 80050ac:	4a58      	ldr	r2, [pc, #352]	; (8005210 <HAL_RCC_ClockConfig+0x1bc>)
 80050ae:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80050b2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f003 0308 	and.w	r3, r3, #8
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d005      	beq.n	80050cc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80050c0:	4b53      	ldr	r3, [pc, #332]	; (8005210 <HAL_RCC_ClockConfig+0x1bc>)
 80050c2:	689b      	ldr	r3, [r3, #8]
 80050c4:	4a52      	ldr	r2, [pc, #328]	; (8005210 <HAL_RCC_ClockConfig+0x1bc>)
 80050c6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80050ca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80050cc:	4b50      	ldr	r3, [pc, #320]	; (8005210 <HAL_RCC_ClockConfig+0x1bc>)
 80050ce:	689b      	ldr	r3, [r3, #8]
 80050d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	689b      	ldr	r3, [r3, #8]
 80050d8:	494d      	ldr	r1, [pc, #308]	; (8005210 <HAL_RCC_ClockConfig+0x1bc>)
 80050da:	4313      	orrs	r3, r2
 80050dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f003 0301 	and.w	r3, r3, #1
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d044      	beq.n	8005174 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	685b      	ldr	r3, [r3, #4]
 80050ee:	2b01      	cmp	r3, #1
 80050f0:	d107      	bne.n	8005102 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050f2:	4b47      	ldr	r3, [pc, #284]	; (8005210 <HAL_RCC_ClockConfig+0x1bc>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d119      	bne.n	8005132 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80050fe:	2301      	movs	r3, #1
 8005100:	e07f      	b.n	8005202 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	685b      	ldr	r3, [r3, #4]
 8005106:	2b02      	cmp	r3, #2
 8005108:	d003      	beq.n	8005112 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800510e:	2b03      	cmp	r3, #3
 8005110:	d107      	bne.n	8005122 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005112:	4b3f      	ldr	r3, [pc, #252]	; (8005210 <HAL_RCC_ClockConfig+0x1bc>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800511a:	2b00      	cmp	r3, #0
 800511c:	d109      	bne.n	8005132 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800511e:	2301      	movs	r3, #1
 8005120:	e06f      	b.n	8005202 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005122:	4b3b      	ldr	r3, [pc, #236]	; (8005210 <HAL_RCC_ClockConfig+0x1bc>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f003 0302 	and.w	r3, r3, #2
 800512a:	2b00      	cmp	r3, #0
 800512c:	d101      	bne.n	8005132 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800512e:	2301      	movs	r3, #1
 8005130:	e067      	b.n	8005202 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005132:	4b37      	ldr	r3, [pc, #220]	; (8005210 <HAL_RCC_ClockConfig+0x1bc>)
 8005134:	689b      	ldr	r3, [r3, #8]
 8005136:	f023 0203 	bic.w	r2, r3, #3
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	685b      	ldr	r3, [r3, #4]
 800513e:	4934      	ldr	r1, [pc, #208]	; (8005210 <HAL_RCC_ClockConfig+0x1bc>)
 8005140:	4313      	orrs	r3, r2
 8005142:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005144:	f7fe fdfa 	bl	8003d3c <HAL_GetTick>
 8005148:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800514a:	e00a      	b.n	8005162 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800514c:	f7fe fdf6 	bl	8003d3c <HAL_GetTick>
 8005150:	4602      	mov	r2, r0
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	1ad3      	subs	r3, r2, r3
 8005156:	f241 3288 	movw	r2, #5000	; 0x1388
 800515a:	4293      	cmp	r3, r2
 800515c:	d901      	bls.n	8005162 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800515e:	2303      	movs	r3, #3
 8005160:	e04f      	b.n	8005202 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005162:	4b2b      	ldr	r3, [pc, #172]	; (8005210 <HAL_RCC_ClockConfig+0x1bc>)
 8005164:	689b      	ldr	r3, [r3, #8]
 8005166:	f003 020c 	and.w	r2, r3, #12
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	685b      	ldr	r3, [r3, #4]
 800516e:	009b      	lsls	r3, r3, #2
 8005170:	429a      	cmp	r2, r3
 8005172:	d1eb      	bne.n	800514c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005174:	4b25      	ldr	r3, [pc, #148]	; (800520c <HAL_RCC_ClockConfig+0x1b8>)
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f003 0307 	and.w	r3, r3, #7
 800517c:	683a      	ldr	r2, [r7, #0]
 800517e:	429a      	cmp	r2, r3
 8005180:	d20c      	bcs.n	800519c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005182:	4b22      	ldr	r3, [pc, #136]	; (800520c <HAL_RCC_ClockConfig+0x1b8>)
 8005184:	683a      	ldr	r2, [r7, #0]
 8005186:	b2d2      	uxtb	r2, r2
 8005188:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800518a:	4b20      	ldr	r3, [pc, #128]	; (800520c <HAL_RCC_ClockConfig+0x1b8>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f003 0307 	and.w	r3, r3, #7
 8005192:	683a      	ldr	r2, [r7, #0]
 8005194:	429a      	cmp	r2, r3
 8005196:	d001      	beq.n	800519c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005198:	2301      	movs	r3, #1
 800519a:	e032      	b.n	8005202 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f003 0304 	and.w	r3, r3, #4
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d008      	beq.n	80051ba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80051a8:	4b19      	ldr	r3, [pc, #100]	; (8005210 <HAL_RCC_ClockConfig+0x1bc>)
 80051aa:	689b      	ldr	r3, [r3, #8]
 80051ac:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	68db      	ldr	r3, [r3, #12]
 80051b4:	4916      	ldr	r1, [pc, #88]	; (8005210 <HAL_RCC_ClockConfig+0x1bc>)
 80051b6:	4313      	orrs	r3, r2
 80051b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f003 0308 	and.w	r3, r3, #8
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d009      	beq.n	80051da <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80051c6:	4b12      	ldr	r3, [pc, #72]	; (8005210 <HAL_RCC_ClockConfig+0x1bc>)
 80051c8:	689b      	ldr	r3, [r3, #8]
 80051ca:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	691b      	ldr	r3, [r3, #16]
 80051d2:	00db      	lsls	r3, r3, #3
 80051d4:	490e      	ldr	r1, [pc, #56]	; (8005210 <HAL_RCC_ClockConfig+0x1bc>)
 80051d6:	4313      	orrs	r3, r2
 80051d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80051da:	f000 f821 	bl	8005220 <HAL_RCC_GetSysClockFreq>
 80051de:	4602      	mov	r2, r0
 80051e0:	4b0b      	ldr	r3, [pc, #44]	; (8005210 <HAL_RCC_ClockConfig+0x1bc>)
 80051e2:	689b      	ldr	r3, [r3, #8]
 80051e4:	091b      	lsrs	r3, r3, #4
 80051e6:	f003 030f 	and.w	r3, r3, #15
 80051ea:	490a      	ldr	r1, [pc, #40]	; (8005214 <HAL_RCC_ClockConfig+0x1c0>)
 80051ec:	5ccb      	ldrb	r3, [r1, r3]
 80051ee:	fa22 f303 	lsr.w	r3, r2, r3
 80051f2:	4a09      	ldr	r2, [pc, #36]	; (8005218 <HAL_RCC_ClockConfig+0x1c4>)
 80051f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80051f6:	4b09      	ldr	r3, [pc, #36]	; (800521c <HAL_RCC_ClockConfig+0x1c8>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	4618      	mov	r0, r3
 80051fc:	f7fe fd5a 	bl	8003cb4 <HAL_InitTick>

  return HAL_OK;
 8005200:	2300      	movs	r3, #0
}
 8005202:	4618      	mov	r0, r3
 8005204:	3710      	adds	r7, #16
 8005206:	46bd      	mov	sp, r7
 8005208:	bd80      	pop	{r7, pc}
 800520a:	bf00      	nop
 800520c:	40023c00 	.word	0x40023c00
 8005210:	40023800 	.word	0x40023800
 8005214:	0800a820 	.word	0x0800a820
 8005218:	20000000 	.word	0x20000000
 800521c:	20000004 	.word	0x20000004

08005220 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005220:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005224:	b094      	sub	sp, #80	; 0x50
 8005226:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005228:	2300      	movs	r3, #0
 800522a:	647b      	str	r3, [r7, #68]	; 0x44
 800522c:	2300      	movs	r3, #0
 800522e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005230:	2300      	movs	r3, #0
 8005232:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005234:	2300      	movs	r3, #0
 8005236:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005238:	4b79      	ldr	r3, [pc, #484]	; (8005420 <HAL_RCC_GetSysClockFreq+0x200>)
 800523a:	689b      	ldr	r3, [r3, #8]
 800523c:	f003 030c 	and.w	r3, r3, #12
 8005240:	2b08      	cmp	r3, #8
 8005242:	d00d      	beq.n	8005260 <HAL_RCC_GetSysClockFreq+0x40>
 8005244:	2b08      	cmp	r3, #8
 8005246:	f200 80e1 	bhi.w	800540c <HAL_RCC_GetSysClockFreq+0x1ec>
 800524a:	2b00      	cmp	r3, #0
 800524c:	d002      	beq.n	8005254 <HAL_RCC_GetSysClockFreq+0x34>
 800524e:	2b04      	cmp	r3, #4
 8005250:	d003      	beq.n	800525a <HAL_RCC_GetSysClockFreq+0x3a>
 8005252:	e0db      	b.n	800540c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005254:	4b73      	ldr	r3, [pc, #460]	; (8005424 <HAL_RCC_GetSysClockFreq+0x204>)
 8005256:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8005258:	e0db      	b.n	8005412 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800525a:	4b73      	ldr	r3, [pc, #460]	; (8005428 <HAL_RCC_GetSysClockFreq+0x208>)
 800525c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800525e:	e0d8      	b.n	8005412 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005260:	4b6f      	ldr	r3, [pc, #444]	; (8005420 <HAL_RCC_GetSysClockFreq+0x200>)
 8005262:	685b      	ldr	r3, [r3, #4]
 8005264:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005268:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800526a:	4b6d      	ldr	r3, [pc, #436]	; (8005420 <HAL_RCC_GetSysClockFreq+0x200>)
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005272:	2b00      	cmp	r3, #0
 8005274:	d063      	beq.n	800533e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005276:	4b6a      	ldr	r3, [pc, #424]	; (8005420 <HAL_RCC_GetSysClockFreq+0x200>)
 8005278:	685b      	ldr	r3, [r3, #4]
 800527a:	099b      	lsrs	r3, r3, #6
 800527c:	2200      	movs	r2, #0
 800527e:	63bb      	str	r3, [r7, #56]	; 0x38
 8005280:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005282:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005284:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005288:	633b      	str	r3, [r7, #48]	; 0x30
 800528a:	2300      	movs	r3, #0
 800528c:	637b      	str	r3, [r7, #52]	; 0x34
 800528e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005292:	4622      	mov	r2, r4
 8005294:	462b      	mov	r3, r5
 8005296:	f04f 0000 	mov.w	r0, #0
 800529a:	f04f 0100 	mov.w	r1, #0
 800529e:	0159      	lsls	r1, r3, #5
 80052a0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80052a4:	0150      	lsls	r0, r2, #5
 80052a6:	4602      	mov	r2, r0
 80052a8:	460b      	mov	r3, r1
 80052aa:	4621      	mov	r1, r4
 80052ac:	1a51      	subs	r1, r2, r1
 80052ae:	6139      	str	r1, [r7, #16]
 80052b0:	4629      	mov	r1, r5
 80052b2:	eb63 0301 	sbc.w	r3, r3, r1
 80052b6:	617b      	str	r3, [r7, #20]
 80052b8:	f04f 0200 	mov.w	r2, #0
 80052bc:	f04f 0300 	mov.w	r3, #0
 80052c0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80052c4:	4659      	mov	r1, fp
 80052c6:	018b      	lsls	r3, r1, #6
 80052c8:	4651      	mov	r1, sl
 80052ca:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80052ce:	4651      	mov	r1, sl
 80052d0:	018a      	lsls	r2, r1, #6
 80052d2:	4651      	mov	r1, sl
 80052d4:	ebb2 0801 	subs.w	r8, r2, r1
 80052d8:	4659      	mov	r1, fp
 80052da:	eb63 0901 	sbc.w	r9, r3, r1
 80052de:	f04f 0200 	mov.w	r2, #0
 80052e2:	f04f 0300 	mov.w	r3, #0
 80052e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80052ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80052ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80052f2:	4690      	mov	r8, r2
 80052f4:	4699      	mov	r9, r3
 80052f6:	4623      	mov	r3, r4
 80052f8:	eb18 0303 	adds.w	r3, r8, r3
 80052fc:	60bb      	str	r3, [r7, #8]
 80052fe:	462b      	mov	r3, r5
 8005300:	eb49 0303 	adc.w	r3, r9, r3
 8005304:	60fb      	str	r3, [r7, #12]
 8005306:	f04f 0200 	mov.w	r2, #0
 800530a:	f04f 0300 	mov.w	r3, #0
 800530e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005312:	4629      	mov	r1, r5
 8005314:	024b      	lsls	r3, r1, #9
 8005316:	4621      	mov	r1, r4
 8005318:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800531c:	4621      	mov	r1, r4
 800531e:	024a      	lsls	r2, r1, #9
 8005320:	4610      	mov	r0, r2
 8005322:	4619      	mov	r1, r3
 8005324:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005326:	2200      	movs	r2, #0
 8005328:	62bb      	str	r3, [r7, #40]	; 0x28
 800532a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800532c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005330:	f7fb fcba 	bl	8000ca8 <__aeabi_uldivmod>
 8005334:	4602      	mov	r2, r0
 8005336:	460b      	mov	r3, r1
 8005338:	4613      	mov	r3, r2
 800533a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800533c:	e058      	b.n	80053f0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800533e:	4b38      	ldr	r3, [pc, #224]	; (8005420 <HAL_RCC_GetSysClockFreq+0x200>)
 8005340:	685b      	ldr	r3, [r3, #4]
 8005342:	099b      	lsrs	r3, r3, #6
 8005344:	2200      	movs	r2, #0
 8005346:	4618      	mov	r0, r3
 8005348:	4611      	mov	r1, r2
 800534a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800534e:	623b      	str	r3, [r7, #32]
 8005350:	2300      	movs	r3, #0
 8005352:	627b      	str	r3, [r7, #36]	; 0x24
 8005354:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005358:	4642      	mov	r2, r8
 800535a:	464b      	mov	r3, r9
 800535c:	f04f 0000 	mov.w	r0, #0
 8005360:	f04f 0100 	mov.w	r1, #0
 8005364:	0159      	lsls	r1, r3, #5
 8005366:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800536a:	0150      	lsls	r0, r2, #5
 800536c:	4602      	mov	r2, r0
 800536e:	460b      	mov	r3, r1
 8005370:	4641      	mov	r1, r8
 8005372:	ebb2 0a01 	subs.w	sl, r2, r1
 8005376:	4649      	mov	r1, r9
 8005378:	eb63 0b01 	sbc.w	fp, r3, r1
 800537c:	f04f 0200 	mov.w	r2, #0
 8005380:	f04f 0300 	mov.w	r3, #0
 8005384:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005388:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800538c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005390:	ebb2 040a 	subs.w	r4, r2, sl
 8005394:	eb63 050b 	sbc.w	r5, r3, fp
 8005398:	f04f 0200 	mov.w	r2, #0
 800539c:	f04f 0300 	mov.w	r3, #0
 80053a0:	00eb      	lsls	r3, r5, #3
 80053a2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80053a6:	00e2      	lsls	r2, r4, #3
 80053a8:	4614      	mov	r4, r2
 80053aa:	461d      	mov	r5, r3
 80053ac:	4643      	mov	r3, r8
 80053ae:	18e3      	adds	r3, r4, r3
 80053b0:	603b      	str	r3, [r7, #0]
 80053b2:	464b      	mov	r3, r9
 80053b4:	eb45 0303 	adc.w	r3, r5, r3
 80053b8:	607b      	str	r3, [r7, #4]
 80053ba:	f04f 0200 	mov.w	r2, #0
 80053be:	f04f 0300 	mov.w	r3, #0
 80053c2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80053c6:	4629      	mov	r1, r5
 80053c8:	028b      	lsls	r3, r1, #10
 80053ca:	4621      	mov	r1, r4
 80053cc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80053d0:	4621      	mov	r1, r4
 80053d2:	028a      	lsls	r2, r1, #10
 80053d4:	4610      	mov	r0, r2
 80053d6:	4619      	mov	r1, r3
 80053d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80053da:	2200      	movs	r2, #0
 80053dc:	61bb      	str	r3, [r7, #24]
 80053de:	61fa      	str	r2, [r7, #28]
 80053e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80053e4:	f7fb fc60 	bl	8000ca8 <__aeabi_uldivmod>
 80053e8:	4602      	mov	r2, r0
 80053ea:	460b      	mov	r3, r1
 80053ec:	4613      	mov	r3, r2
 80053ee:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80053f0:	4b0b      	ldr	r3, [pc, #44]	; (8005420 <HAL_RCC_GetSysClockFreq+0x200>)
 80053f2:	685b      	ldr	r3, [r3, #4]
 80053f4:	0c1b      	lsrs	r3, r3, #16
 80053f6:	f003 0303 	and.w	r3, r3, #3
 80053fa:	3301      	adds	r3, #1
 80053fc:	005b      	lsls	r3, r3, #1
 80053fe:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005400:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005402:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005404:	fbb2 f3f3 	udiv	r3, r2, r3
 8005408:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800540a:	e002      	b.n	8005412 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800540c:	4b05      	ldr	r3, [pc, #20]	; (8005424 <HAL_RCC_GetSysClockFreq+0x204>)
 800540e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005410:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005412:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005414:	4618      	mov	r0, r3
 8005416:	3750      	adds	r7, #80	; 0x50
 8005418:	46bd      	mov	sp, r7
 800541a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800541e:	bf00      	nop
 8005420:	40023800 	.word	0x40023800
 8005424:	00f42400 	.word	0x00f42400
 8005428:	007a1200 	.word	0x007a1200

0800542c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800542c:	b480      	push	{r7}
 800542e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005430:	4b03      	ldr	r3, [pc, #12]	; (8005440 <HAL_RCC_GetHCLKFreq+0x14>)
 8005432:	681b      	ldr	r3, [r3, #0]
}
 8005434:	4618      	mov	r0, r3
 8005436:	46bd      	mov	sp, r7
 8005438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543c:	4770      	bx	lr
 800543e:	bf00      	nop
 8005440:	20000000 	.word	0x20000000

08005444 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005444:	b580      	push	{r7, lr}
 8005446:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005448:	f7ff fff0 	bl	800542c <HAL_RCC_GetHCLKFreq>
 800544c:	4602      	mov	r2, r0
 800544e:	4b05      	ldr	r3, [pc, #20]	; (8005464 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005450:	689b      	ldr	r3, [r3, #8]
 8005452:	0a9b      	lsrs	r3, r3, #10
 8005454:	f003 0307 	and.w	r3, r3, #7
 8005458:	4903      	ldr	r1, [pc, #12]	; (8005468 <HAL_RCC_GetPCLK1Freq+0x24>)
 800545a:	5ccb      	ldrb	r3, [r1, r3]
 800545c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005460:	4618      	mov	r0, r3
 8005462:	bd80      	pop	{r7, pc}
 8005464:	40023800 	.word	0x40023800
 8005468:	0800a830 	.word	0x0800a830

0800546c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800546c:	b580      	push	{r7, lr}
 800546e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005470:	f7ff ffdc 	bl	800542c <HAL_RCC_GetHCLKFreq>
 8005474:	4602      	mov	r2, r0
 8005476:	4b05      	ldr	r3, [pc, #20]	; (800548c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005478:	689b      	ldr	r3, [r3, #8]
 800547a:	0b5b      	lsrs	r3, r3, #13
 800547c:	f003 0307 	and.w	r3, r3, #7
 8005480:	4903      	ldr	r1, [pc, #12]	; (8005490 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005482:	5ccb      	ldrb	r3, [r1, r3]
 8005484:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005488:	4618      	mov	r0, r3
 800548a:	bd80      	pop	{r7, pc}
 800548c:	40023800 	.word	0x40023800
 8005490:	0800a830 	.word	0x0800a830

08005494 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005494:	b480      	push	{r7}
 8005496:	b085      	sub	sp, #20
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054a2:	b2db      	uxtb	r3, r3
 80054a4:	2b01      	cmp	r3, #1
 80054a6:	d001      	beq.n	80054ac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80054a8:	2301      	movs	r3, #1
 80054aa:	e044      	b.n	8005536 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2202      	movs	r2, #2
 80054b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	68da      	ldr	r2, [r3, #12]
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f042 0201 	orr.w	r2, r2, #1
 80054c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	4a1e      	ldr	r2, [pc, #120]	; (8005544 <HAL_TIM_Base_Start_IT+0xb0>)
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d018      	beq.n	8005500 <HAL_TIM_Base_Start_IT+0x6c>
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054d6:	d013      	beq.n	8005500 <HAL_TIM_Base_Start_IT+0x6c>
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	4a1a      	ldr	r2, [pc, #104]	; (8005548 <HAL_TIM_Base_Start_IT+0xb4>)
 80054de:	4293      	cmp	r3, r2
 80054e0:	d00e      	beq.n	8005500 <HAL_TIM_Base_Start_IT+0x6c>
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4a19      	ldr	r2, [pc, #100]	; (800554c <HAL_TIM_Base_Start_IT+0xb8>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d009      	beq.n	8005500 <HAL_TIM_Base_Start_IT+0x6c>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	4a17      	ldr	r2, [pc, #92]	; (8005550 <HAL_TIM_Base_Start_IT+0xbc>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d004      	beq.n	8005500 <HAL_TIM_Base_Start_IT+0x6c>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	4a16      	ldr	r2, [pc, #88]	; (8005554 <HAL_TIM_Base_Start_IT+0xc0>)
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d111      	bne.n	8005524 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	689b      	ldr	r3, [r3, #8]
 8005506:	f003 0307 	and.w	r3, r3, #7
 800550a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	2b06      	cmp	r3, #6
 8005510:	d010      	beq.n	8005534 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	681a      	ldr	r2, [r3, #0]
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f042 0201 	orr.w	r2, r2, #1
 8005520:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005522:	e007      	b.n	8005534 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	681a      	ldr	r2, [r3, #0]
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f042 0201 	orr.w	r2, r2, #1
 8005532:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005534:	2300      	movs	r3, #0
}
 8005536:	4618      	mov	r0, r3
 8005538:	3714      	adds	r7, #20
 800553a:	46bd      	mov	sp, r7
 800553c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005540:	4770      	bx	lr
 8005542:	bf00      	nop
 8005544:	40010000 	.word	0x40010000
 8005548:	40000400 	.word	0x40000400
 800554c:	40000800 	.word	0x40000800
 8005550:	40000c00 	.word	0x40000c00
 8005554:	40014000 	.word	0x40014000

08005558 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b082      	sub	sp, #8
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d101      	bne.n	800556a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005566:	2301      	movs	r3, #1
 8005568:	e041      	b.n	80055ee <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005570:	b2db      	uxtb	r3, r3
 8005572:	2b00      	cmp	r3, #0
 8005574:	d106      	bne.n	8005584 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2200      	movs	r2, #0
 800557a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800557e:	6878      	ldr	r0, [r7, #4]
 8005580:	f7fe f830 	bl	80035e4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2202      	movs	r2, #2
 8005588:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681a      	ldr	r2, [r3, #0]
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	3304      	adds	r3, #4
 8005594:	4619      	mov	r1, r3
 8005596:	4610      	mov	r0, r2
 8005598:	f000 fb80 	bl	8005c9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2201      	movs	r2, #1
 80055a0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2201      	movs	r2, #1
 80055a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2201      	movs	r2, #1
 80055b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2201      	movs	r2, #1
 80055b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2201      	movs	r2, #1
 80055c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2201      	movs	r2, #1
 80055c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2201      	movs	r2, #1
 80055d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2201      	movs	r2, #1
 80055d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2201      	movs	r2, #1
 80055e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2201      	movs	r2, #1
 80055e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80055ec:	2300      	movs	r3, #0
}
 80055ee:	4618      	mov	r0, r3
 80055f0:	3708      	adds	r7, #8
 80055f2:	46bd      	mov	sp, r7
 80055f4:	bd80      	pop	{r7, pc}
	...

080055f8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b084      	sub	sp, #16
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]
 8005600:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d109      	bne.n	800561c <HAL_TIM_PWM_Start+0x24>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800560e:	b2db      	uxtb	r3, r3
 8005610:	2b01      	cmp	r3, #1
 8005612:	bf14      	ite	ne
 8005614:	2301      	movne	r3, #1
 8005616:	2300      	moveq	r3, #0
 8005618:	b2db      	uxtb	r3, r3
 800561a:	e022      	b.n	8005662 <HAL_TIM_PWM_Start+0x6a>
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	2b04      	cmp	r3, #4
 8005620:	d109      	bne.n	8005636 <HAL_TIM_PWM_Start+0x3e>
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005628:	b2db      	uxtb	r3, r3
 800562a:	2b01      	cmp	r3, #1
 800562c:	bf14      	ite	ne
 800562e:	2301      	movne	r3, #1
 8005630:	2300      	moveq	r3, #0
 8005632:	b2db      	uxtb	r3, r3
 8005634:	e015      	b.n	8005662 <HAL_TIM_PWM_Start+0x6a>
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	2b08      	cmp	r3, #8
 800563a:	d109      	bne.n	8005650 <HAL_TIM_PWM_Start+0x58>
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005642:	b2db      	uxtb	r3, r3
 8005644:	2b01      	cmp	r3, #1
 8005646:	bf14      	ite	ne
 8005648:	2301      	movne	r3, #1
 800564a:	2300      	moveq	r3, #0
 800564c:	b2db      	uxtb	r3, r3
 800564e:	e008      	b.n	8005662 <HAL_TIM_PWM_Start+0x6a>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005656:	b2db      	uxtb	r3, r3
 8005658:	2b01      	cmp	r3, #1
 800565a:	bf14      	ite	ne
 800565c:	2301      	movne	r3, #1
 800565e:	2300      	moveq	r3, #0
 8005660:	b2db      	uxtb	r3, r3
 8005662:	2b00      	cmp	r3, #0
 8005664:	d001      	beq.n	800566a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005666:	2301      	movs	r3, #1
 8005668:	e068      	b.n	800573c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d104      	bne.n	800567a <HAL_TIM_PWM_Start+0x82>
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2202      	movs	r2, #2
 8005674:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005678:	e013      	b.n	80056a2 <HAL_TIM_PWM_Start+0xaa>
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	2b04      	cmp	r3, #4
 800567e:	d104      	bne.n	800568a <HAL_TIM_PWM_Start+0x92>
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2202      	movs	r2, #2
 8005684:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005688:	e00b      	b.n	80056a2 <HAL_TIM_PWM_Start+0xaa>
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	2b08      	cmp	r3, #8
 800568e:	d104      	bne.n	800569a <HAL_TIM_PWM_Start+0xa2>
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2202      	movs	r2, #2
 8005694:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005698:	e003      	b.n	80056a2 <HAL_TIM_PWM_Start+0xaa>
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2202      	movs	r2, #2
 800569e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	2201      	movs	r2, #1
 80056a8:	6839      	ldr	r1, [r7, #0]
 80056aa:	4618      	mov	r0, r3
 80056ac:	f000 fd02 	bl	80060b4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4a23      	ldr	r2, [pc, #140]	; (8005744 <HAL_TIM_PWM_Start+0x14c>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d107      	bne.n	80056ca <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80056c8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	4a1d      	ldr	r2, [pc, #116]	; (8005744 <HAL_TIM_PWM_Start+0x14c>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d018      	beq.n	8005706 <HAL_TIM_PWM_Start+0x10e>
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056dc:	d013      	beq.n	8005706 <HAL_TIM_PWM_Start+0x10e>
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	4a19      	ldr	r2, [pc, #100]	; (8005748 <HAL_TIM_PWM_Start+0x150>)
 80056e4:	4293      	cmp	r3, r2
 80056e6:	d00e      	beq.n	8005706 <HAL_TIM_PWM_Start+0x10e>
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	4a17      	ldr	r2, [pc, #92]	; (800574c <HAL_TIM_PWM_Start+0x154>)
 80056ee:	4293      	cmp	r3, r2
 80056f0:	d009      	beq.n	8005706 <HAL_TIM_PWM_Start+0x10e>
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	4a16      	ldr	r2, [pc, #88]	; (8005750 <HAL_TIM_PWM_Start+0x158>)
 80056f8:	4293      	cmp	r3, r2
 80056fa:	d004      	beq.n	8005706 <HAL_TIM_PWM_Start+0x10e>
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	4a14      	ldr	r2, [pc, #80]	; (8005754 <HAL_TIM_PWM_Start+0x15c>)
 8005702:	4293      	cmp	r3, r2
 8005704:	d111      	bne.n	800572a <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	689b      	ldr	r3, [r3, #8]
 800570c:	f003 0307 	and.w	r3, r3, #7
 8005710:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	2b06      	cmp	r3, #6
 8005716:	d010      	beq.n	800573a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	681a      	ldr	r2, [r3, #0]
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f042 0201 	orr.w	r2, r2, #1
 8005726:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005728:	e007      	b.n	800573a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	681a      	ldr	r2, [r3, #0]
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f042 0201 	orr.w	r2, r2, #1
 8005738:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800573a:	2300      	movs	r3, #0
}
 800573c:	4618      	mov	r0, r3
 800573e:	3710      	adds	r7, #16
 8005740:	46bd      	mov	sp, r7
 8005742:	bd80      	pop	{r7, pc}
 8005744:	40010000 	.word	0x40010000
 8005748:	40000400 	.word	0x40000400
 800574c:	40000800 	.word	0x40000800
 8005750:	40000c00 	.word	0x40000c00
 8005754:	40014000 	.word	0x40014000

08005758 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8005758:	b580      	push	{r7, lr}
 800575a:	b086      	sub	sp, #24
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
 8005760:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d101      	bne.n	800576c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005768:	2301      	movs	r3, #1
 800576a:	e097      	b.n	800589c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005772:	b2db      	uxtb	r3, r3
 8005774:	2b00      	cmp	r3, #0
 8005776:	d106      	bne.n	8005786 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2200      	movs	r2, #0
 800577c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005780:	6878      	ldr	r0, [r7, #4]
 8005782:	f7fd ff65 	bl	8003650 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	2202      	movs	r2, #2
 800578a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	689b      	ldr	r3, [r3, #8]
 8005794:	687a      	ldr	r2, [r7, #4]
 8005796:	6812      	ldr	r2, [r2, #0]
 8005798:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800579c:	f023 0307 	bic.w	r3, r3, #7
 80057a0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681a      	ldr	r2, [r3, #0]
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	3304      	adds	r3, #4
 80057aa:	4619      	mov	r1, r3
 80057ac:	4610      	mov	r0, r2
 80057ae:	f000 fa75 	bl	8005c9c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	689b      	ldr	r3, [r3, #8]
 80057b8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	699b      	ldr	r3, [r3, #24]
 80057c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	6a1b      	ldr	r3, [r3, #32]
 80057c8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	697a      	ldr	r2, [r7, #20]
 80057d0:	4313      	orrs	r3, r2
 80057d2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80057d4:	693b      	ldr	r3, [r7, #16]
 80057d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80057da:	f023 0303 	bic.w	r3, r3, #3
 80057de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80057e0:	683b      	ldr	r3, [r7, #0]
 80057e2:	689a      	ldr	r2, [r3, #8]
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	699b      	ldr	r3, [r3, #24]
 80057e8:	021b      	lsls	r3, r3, #8
 80057ea:	4313      	orrs	r3, r2
 80057ec:	693a      	ldr	r2, [r7, #16]
 80057ee:	4313      	orrs	r3, r2
 80057f0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80057f2:	693b      	ldr	r3, [r7, #16]
 80057f4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80057f8:	f023 030c 	bic.w	r3, r3, #12
 80057fc:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80057fe:	693b      	ldr	r3, [r7, #16]
 8005800:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005804:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005808:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	68da      	ldr	r2, [r3, #12]
 800580e:	683b      	ldr	r3, [r7, #0]
 8005810:	69db      	ldr	r3, [r3, #28]
 8005812:	021b      	lsls	r3, r3, #8
 8005814:	4313      	orrs	r3, r2
 8005816:	693a      	ldr	r2, [r7, #16]
 8005818:	4313      	orrs	r3, r2
 800581a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800581c:	683b      	ldr	r3, [r7, #0]
 800581e:	691b      	ldr	r3, [r3, #16]
 8005820:	011a      	lsls	r2, r3, #4
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	6a1b      	ldr	r3, [r3, #32]
 8005826:	031b      	lsls	r3, r3, #12
 8005828:	4313      	orrs	r3, r2
 800582a:	693a      	ldr	r2, [r7, #16]
 800582c:	4313      	orrs	r3, r2
 800582e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8005836:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800583e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005840:	683b      	ldr	r3, [r7, #0]
 8005842:	685a      	ldr	r2, [r3, #4]
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	695b      	ldr	r3, [r3, #20]
 8005848:	011b      	lsls	r3, r3, #4
 800584a:	4313      	orrs	r3, r2
 800584c:	68fa      	ldr	r2, [r7, #12]
 800584e:	4313      	orrs	r3, r2
 8005850:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	697a      	ldr	r2, [r7, #20]
 8005858:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	693a      	ldr	r2, [r7, #16]
 8005860:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	68fa      	ldr	r2, [r7, #12]
 8005868:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2201      	movs	r2, #1
 800586e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	2201      	movs	r2, #1
 8005876:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	2201      	movs	r2, #1
 800587e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2201      	movs	r2, #1
 8005886:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	2201      	movs	r2, #1
 800588e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2201      	movs	r2, #1
 8005896:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800589a:	2300      	movs	r3, #0
}
 800589c:	4618      	mov	r0, r3
 800589e:	3718      	adds	r7, #24
 80058a0:	46bd      	mov	sp, r7
 80058a2:	bd80      	pop	{r7, pc}

080058a4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b082      	sub	sp, #8
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	691b      	ldr	r3, [r3, #16]
 80058b2:	f003 0302 	and.w	r3, r3, #2
 80058b6:	2b02      	cmp	r3, #2
 80058b8:	d122      	bne.n	8005900 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	68db      	ldr	r3, [r3, #12]
 80058c0:	f003 0302 	and.w	r3, r3, #2
 80058c4:	2b02      	cmp	r3, #2
 80058c6:	d11b      	bne.n	8005900 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f06f 0202 	mvn.w	r2, #2
 80058d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	2201      	movs	r2, #1
 80058d6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	699b      	ldr	r3, [r3, #24]
 80058de:	f003 0303 	and.w	r3, r3, #3
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d003      	beq.n	80058ee <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80058e6:	6878      	ldr	r0, [r7, #4]
 80058e8:	f000 f9ba 	bl	8005c60 <HAL_TIM_IC_CaptureCallback>
 80058ec:	e005      	b.n	80058fa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80058ee:	6878      	ldr	r0, [r7, #4]
 80058f0:	f000 f9ac 	bl	8005c4c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058f4:	6878      	ldr	r0, [r7, #4]
 80058f6:	f000 f9bd 	bl	8005c74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2200      	movs	r2, #0
 80058fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	691b      	ldr	r3, [r3, #16]
 8005906:	f003 0304 	and.w	r3, r3, #4
 800590a:	2b04      	cmp	r3, #4
 800590c:	d122      	bne.n	8005954 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	68db      	ldr	r3, [r3, #12]
 8005914:	f003 0304 	and.w	r3, r3, #4
 8005918:	2b04      	cmp	r3, #4
 800591a:	d11b      	bne.n	8005954 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f06f 0204 	mvn.w	r2, #4
 8005924:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2202      	movs	r2, #2
 800592a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	699b      	ldr	r3, [r3, #24]
 8005932:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005936:	2b00      	cmp	r3, #0
 8005938:	d003      	beq.n	8005942 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800593a:	6878      	ldr	r0, [r7, #4]
 800593c:	f000 f990 	bl	8005c60 <HAL_TIM_IC_CaptureCallback>
 8005940:	e005      	b.n	800594e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005942:	6878      	ldr	r0, [r7, #4]
 8005944:	f000 f982 	bl	8005c4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005948:	6878      	ldr	r0, [r7, #4]
 800594a:	f000 f993 	bl	8005c74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	2200      	movs	r2, #0
 8005952:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	691b      	ldr	r3, [r3, #16]
 800595a:	f003 0308 	and.w	r3, r3, #8
 800595e:	2b08      	cmp	r3, #8
 8005960:	d122      	bne.n	80059a8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	68db      	ldr	r3, [r3, #12]
 8005968:	f003 0308 	and.w	r3, r3, #8
 800596c:	2b08      	cmp	r3, #8
 800596e:	d11b      	bne.n	80059a8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f06f 0208 	mvn.w	r2, #8
 8005978:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	2204      	movs	r2, #4
 800597e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	69db      	ldr	r3, [r3, #28]
 8005986:	f003 0303 	and.w	r3, r3, #3
 800598a:	2b00      	cmp	r3, #0
 800598c:	d003      	beq.n	8005996 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800598e:	6878      	ldr	r0, [r7, #4]
 8005990:	f000 f966 	bl	8005c60 <HAL_TIM_IC_CaptureCallback>
 8005994:	e005      	b.n	80059a2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005996:	6878      	ldr	r0, [r7, #4]
 8005998:	f000 f958 	bl	8005c4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800599c:	6878      	ldr	r0, [r7, #4]
 800599e:	f000 f969 	bl	8005c74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2200      	movs	r2, #0
 80059a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	691b      	ldr	r3, [r3, #16]
 80059ae:	f003 0310 	and.w	r3, r3, #16
 80059b2:	2b10      	cmp	r3, #16
 80059b4:	d122      	bne.n	80059fc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	68db      	ldr	r3, [r3, #12]
 80059bc:	f003 0310 	and.w	r3, r3, #16
 80059c0:	2b10      	cmp	r3, #16
 80059c2:	d11b      	bne.n	80059fc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f06f 0210 	mvn.w	r2, #16
 80059cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2208      	movs	r2, #8
 80059d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	69db      	ldr	r3, [r3, #28]
 80059da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d003      	beq.n	80059ea <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80059e2:	6878      	ldr	r0, [r7, #4]
 80059e4:	f000 f93c 	bl	8005c60 <HAL_TIM_IC_CaptureCallback>
 80059e8:	e005      	b.n	80059f6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059ea:	6878      	ldr	r0, [r7, #4]
 80059ec:	f000 f92e 	bl	8005c4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059f0:	6878      	ldr	r0, [r7, #4]
 80059f2:	f000 f93f 	bl	8005c74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2200      	movs	r2, #0
 80059fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	691b      	ldr	r3, [r3, #16]
 8005a02:	f003 0301 	and.w	r3, r3, #1
 8005a06:	2b01      	cmp	r3, #1
 8005a08:	d10e      	bne.n	8005a28 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	68db      	ldr	r3, [r3, #12]
 8005a10:	f003 0301 	and.w	r3, r3, #1
 8005a14:	2b01      	cmp	r3, #1
 8005a16:	d107      	bne.n	8005a28 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f06f 0201 	mvn.w	r2, #1
 8005a20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005a22:	6878      	ldr	r0, [r7, #4]
 8005a24:	f000 f908 	bl	8005c38 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	691b      	ldr	r3, [r3, #16]
 8005a2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a32:	2b80      	cmp	r3, #128	; 0x80
 8005a34:	d10e      	bne.n	8005a54 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	68db      	ldr	r3, [r3, #12]
 8005a3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a40:	2b80      	cmp	r3, #128	; 0x80
 8005a42:	d107      	bne.n	8005a54 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005a4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005a4e:	6878      	ldr	r0, [r7, #4]
 8005a50:	f000 fbce 	bl	80061f0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	691b      	ldr	r3, [r3, #16]
 8005a5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a5e:	2b40      	cmp	r3, #64	; 0x40
 8005a60:	d10e      	bne.n	8005a80 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	68db      	ldr	r3, [r3, #12]
 8005a68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a6c:	2b40      	cmp	r3, #64	; 0x40
 8005a6e:	d107      	bne.n	8005a80 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005a78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005a7a:	6878      	ldr	r0, [r7, #4]
 8005a7c:	f000 f904 	bl	8005c88 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	691b      	ldr	r3, [r3, #16]
 8005a86:	f003 0320 	and.w	r3, r3, #32
 8005a8a:	2b20      	cmp	r3, #32
 8005a8c:	d10e      	bne.n	8005aac <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	68db      	ldr	r3, [r3, #12]
 8005a94:	f003 0320 	and.w	r3, r3, #32
 8005a98:	2b20      	cmp	r3, #32
 8005a9a:	d107      	bne.n	8005aac <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f06f 0220 	mvn.w	r2, #32
 8005aa4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005aa6:	6878      	ldr	r0, [r7, #4]
 8005aa8:	f000 fb98 	bl	80061dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005aac:	bf00      	nop
 8005aae:	3708      	adds	r7, #8
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	bd80      	pop	{r7, pc}

08005ab4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	b086      	sub	sp, #24
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	60f8      	str	r0, [r7, #12]
 8005abc:	60b9      	str	r1, [r7, #8]
 8005abe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005aca:	2b01      	cmp	r3, #1
 8005acc:	d101      	bne.n	8005ad2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005ace:	2302      	movs	r3, #2
 8005ad0:	e0ae      	b.n	8005c30 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	2201      	movs	r2, #1
 8005ad6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2b0c      	cmp	r3, #12
 8005ade:	f200 809f 	bhi.w	8005c20 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005ae2:	a201      	add	r2, pc, #4	; (adr r2, 8005ae8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005ae4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ae8:	08005b1d 	.word	0x08005b1d
 8005aec:	08005c21 	.word	0x08005c21
 8005af0:	08005c21 	.word	0x08005c21
 8005af4:	08005c21 	.word	0x08005c21
 8005af8:	08005b5d 	.word	0x08005b5d
 8005afc:	08005c21 	.word	0x08005c21
 8005b00:	08005c21 	.word	0x08005c21
 8005b04:	08005c21 	.word	0x08005c21
 8005b08:	08005b9f 	.word	0x08005b9f
 8005b0c:	08005c21 	.word	0x08005c21
 8005b10:	08005c21 	.word	0x08005c21
 8005b14:	08005c21 	.word	0x08005c21
 8005b18:	08005bdf 	.word	0x08005bdf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	68b9      	ldr	r1, [r7, #8]
 8005b22:	4618      	mov	r0, r3
 8005b24:	f000 f93a 	bl	8005d9c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	699a      	ldr	r2, [r3, #24]
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	f042 0208 	orr.w	r2, r2, #8
 8005b36:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	699a      	ldr	r2, [r3, #24]
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f022 0204 	bic.w	r2, r2, #4
 8005b46:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	6999      	ldr	r1, [r3, #24]
 8005b4e:	68bb      	ldr	r3, [r7, #8]
 8005b50:	691a      	ldr	r2, [r3, #16]
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	430a      	orrs	r2, r1
 8005b58:	619a      	str	r2, [r3, #24]
      break;
 8005b5a:	e064      	b.n	8005c26 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	68b9      	ldr	r1, [r7, #8]
 8005b62:	4618      	mov	r0, r3
 8005b64:	f000 f980 	bl	8005e68 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	699a      	ldr	r2, [r3, #24]
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005b76:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	699a      	ldr	r2, [r3, #24]
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b86:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	6999      	ldr	r1, [r3, #24]
 8005b8e:	68bb      	ldr	r3, [r7, #8]
 8005b90:	691b      	ldr	r3, [r3, #16]
 8005b92:	021a      	lsls	r2, r3, #8
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	430a      	orrs	r2, r1
 8005b9a:	619a      	str	r2, [r3, #24]
      break;
 8005b9c:	e043      	b.n	8005c26 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	68b9      	ldr	r1, [r7, #8]
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	f000 f9cb 	bl	8005f40 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	69da      	ldr	r2, [r3, #28]
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f042 0208 	orr.w	r2, r2, #8
 8005bb8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	69da      	ldr	r2, [r3, #28]
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f022 0204 	bic.w	r2, r2, #4
 8005bc8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	69d9      	ldr	r1, [r3, #28]
 8005bd0:	68bb      	ldr	r3, [r7, #8]
 8005bd2:	691a      	ldr	r2, [r3, #16]
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	430a      	orrs	r2, r1
 8005bda:	61da      	str	r2, [r3, #28]
      break;
 8005bdc:	e023      	b.n	8005c26 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	68b9      	ldr	r1, [r7, #8]
 8005be4:	4618      	mov	r0, r3
 8005be6:	f000 fa15 	bl	8006014 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	69da      	ldr	r2, [r3, #28]
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005bf8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	69da      	ldr	r2, [r3, #28]
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c08:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	69d9      	ldr	r1, [r3, #28]
 8005c10:	68bb      	ldr	r3, [r7, #8]
 8005c12:	691b      	ldr	r3, [r3, #16]
 8005c14:	021a      	lsls	r2, r3, #8
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	430a      	orrs	r2, r1
 8005c1c:	61da      	str	r2, [r3, #28]
      break;
 8005c1e:	e002      	b.n	8005c26 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005c20:	2301      	movs	r3, #1
 8005c22:	75fb      	strb	r3, [r7, #23]
      break;
 8005c24:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	2200      	movs	r2, #0
 8005c2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005c2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c30:	4618      	mov	r0, r3
 8005c32:	3718      	adds	r7, #24
 8005c34:	46bd      	mov	sp, r7
 8005c36:	bd80      	pop	{r7, pc}

08005c38 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005c38:	b480      	push	{r7}
 8005c3a:	b083      	sub	sp, #12
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005c40:	bf00      	nop
 8005c42:	370c      	adds	r7, #12
 8005c44:	46bd      	mov	sp, r7
 8005c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4a:	4770      	bx	lr

08005c4c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	b083      	sub	sp, #12
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005c54:	bf00      	nop
 8005c56:	370c      	adds	r7, #12
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5e:	4770      	bx	lr

08005c60 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005c60:	b480      	push	{r7}
 8005c62:	b083      	sub	sp, #12
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005c68:	bf00      	nop
 8005c6a:	370c      	adds	r7, #12
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c72:	4770      	bx	lr

08005c74 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005c74:	b480      	push	{r7}
 8005c76:	b083      	sub	sp, #12
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005c7c:	bf00      	nop
 8005c7e:	370c      	adds	r7, #12
 8005c80:	46bd      	mov	sp, r7
 8005c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c86:	4770      	bx	lr

08005c88 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005c88:	b480      	push	{r7}
 8005c8a:	b083      	sub	sp, #12
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005c90:	bf00      	nop
 8005c92:	370c      	adds	r7, #12
 8005c94:	46bd      	mov	sp, r7
 8005c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9a:	4770      	bx	lr

08005c9c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005c9c:	b480      	push	{r7}
 8005c9e:	b085      	sub	sp, #20
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
 8005ca4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	4a34      	ldr	r2, [pc, #208]	; (8005d80 <TIM_Base_SetConfig+0xe4>)
 8005cb0:	4293      	cmp	r3, r2
 8005cb2:	d00f      	beq.n	8005cd4 <TIM_Base_SetConfig+0x38>
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cba:	d00b      	beq.n	8005cd4 <TIM_Base_SetConfig+0x38>
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	4a31      	ldr	r2, [pc, #196]	; (8005d84 <TIM_Base_SetConfig+0xe8>)
 8005cc0:	4293      	cmp	r3, r2
 8005cc2:	d007      	beq.n	8005cd4 <TIM_Base_SetConfig+0x38>
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	4a30      	ldr	r2, [pc, #192]	; (8005d88 <TIM_Base_SetConfig+0xec>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d003      	beq.n	8005cd4 <TIM_Base_SetConfig+0x38>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	4a2f      	ldr	r2, [pc, #188]	; (8005d8c <TIM_Base_SetConfig+0xf0>)
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	d108      	bne.n	8005ce6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cda:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	685b      	ldr	r3, [r3, #4]
 8005ce0:	68fa      	ldr	r2, [r7, #12]
 8005ce2:	4313      	orrs	r3, r2
 8005ce4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	4a25      	ldr	r2, [pc, #148]	; (8005d80 <TIM_Base_SetConfig+0xe4>)
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d01b      	beq.n	8005d26 <TIM_Base_SetConfig+0x8a>
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cf4:	d017      	beq.n	8005d26 <TIM_Base_SetConfig+0x8a>
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	4a22      	ldr	r2, [pc, #136]	; (8005d84 <TIM_Base_SetConfig+0xe8>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d013      	beq.n	8005d26 <TIM_Base_SetConfig+0x8a>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	4a21      	ldr	r2, [pc, #132]	; (8005d88 <TIM_Base_SetConfig+0xec>)
 8005d02:	4293      	cmp	r3, r2
 8005d04:	d00f      	beq.n	8005d26 <TIM_Base_SetConfig+0x8a>
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	4a20      	ldr	r2, [pc, #128]	; (8005d8c <TIM_Base_SetConfig+0xf0>)
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	d00b      	beq.n	8005d26 <TIM_Base_SetConfig+0x8a>
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	4a1f      	ldr	r2, [pc, #124]	; (8005d90 <TIM_Base_SetConfig+0xf4>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d007      	beq.n	8005d26 <TIM_Base_SetConfig+0x8a>
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	4a1e      	ldr	r2, [pc, #120]	; (8005d94 <TIM_Base_SetConfig+0xf8>)
 8005d1a:	4293      	cmp	r3, r2
 8005d1c:	d003      	beq.n	8005d26 <TIM_Base_SetConfig+0x8a>
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	4a1d      	ldr	r2, [pc, #116]	; (8005d98 <TIM_Base_SetConfig+0xfc>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d108      	bne.n	8005d38 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d2c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	68db      	ldr	r3, [r3, #12]
 8005d32:	68fa      	ldr	r2, [r7, #12]
 8005d34:	4313      	orrs	r3, r2
 8005d36:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	695b      	ldr	r3, [r3, #20]
 8005d42:	4313      	orrs	r3, r2
 8005d44:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	68fa      	ldr	r2, [r7, #12]
 8005d4a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005d4c:	683b      	ldr	r3, [r7, #0]
 8005d4e:	689a      	ldr	r2, [r3, #8]
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005d54:	683b      	ldr	r3, [r7, #0]
 8005d56:	681a      	ldr	r2, [r3, #0]
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	4a08      	ldr	r2, [pc, #32]	; (8005d80 <TIM_Base_SetConfig+0xe4>)
 8005d60:	4293      	cmp	r3, r2
 8005d62:	d103      	bne.n	8005d6c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	691a      	ldr	r2, [r3, #16]
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2201      	movs	r2, #1
 8005d70:	615a      	str	r2, [r3, #20]
}
 8005d72:	bf00      	nop
 8005d74:	3714      	adds	r7, #20
 8005d76:	46bd      	mov	sp, r7
 8005d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7c:	4770      	bx	lr
 8005d7e:	bf00      	nop
 8005d80:	40010000 	.word	0x40010000
 8005d84:	40000400 	.word	0x40000400
 8005d88:	40000800 	.word	0x40000800
 8005d8c:	40000c00 	.word	0x40000c00
 8005d90:	40014000 	.word	0x40014000
 8005d94:	40014400 	.word	0x40014400
 8005d98:	40014800 	.word	0x40014800

08005d9c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005d9c:	b480      	push	{r7}
 8005d9e:	b087      	sub	sp, #28
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
 8005da4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6a1b      	ldr	r3, [r3, #32]
 8005daa:	f023 0201 	bic.w	r2, r3, #1
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6a1b      	ldr	r3, [r3, #32]
 8005db6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	685b      	ldr	r3, [r3, #4]
 8005dbc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	699b      	ldr	r3, [r3, #24]
 8005dc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005dca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	f023 0303 	bic.w	r3, r3, #3
 8005dd2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	68fa      	ldr	r2, [r7, #12]
 8005dda:	4313      	orrs	r3, r2
 8005ddc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005dde:	697b      	ldr	r3, [r7, #20]
 8005de0:	f023 0302 	bic.w	r3, r3, #2
 8005de4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	689b      	ldr	r3, [r3, #8]
 8005dea:	697a      	ldr	r2, [r7, #20]
 8005dec:	4313      	orrs	r3, r2
 8005dee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	4a1c      	ldr	r2, [pc, #112]	; (8005e64 <TIM_OC1_SetConfig+0xc8>)
 8005df4:	4293      	cmp	r3, r2
 8005df6:	d10c      	bne.n	8005e12 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005df8:	697b      	ldr	r3, [r7, #20]
 8005dfa:	f023 0308 	bic.w	r3, r3, #8
 8005dfe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005e00:	683b      	ldr	r3, [r7, #0]
 8005e02:	68db      	ldr	r3, [r3, #12]
 8005e04:	697a      	ldr	r2, [r7, #20]
 8005e06:	4313      	orrs	r3, r2
 8005e08:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005e0a:	697b      	ldr	r3, [r7, #20]
 8005e0c:	f023 0304 	bic.w	r3, r3, #4
 8005e10:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	4a13      	ldr	r2, [pc, #76]	; (8005e64 <TIM_OC1_SetConfig+0xc8>)
 8005e16:	4293      	cmp	r3, r2
 8005e18:	d111      	bne.n	8005e3e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005e1a:	693b      	ldr	r3, [r7, #16]
 8005e1c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005e20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005e22:	693b      	ldr	r3, [r7, #16]
 8005e24:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005e28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	695b      	ldr	r3, [r3, #20]
 8005e2e:	693a      	ldr	r2, [r7, #16]
 8005e30:	4313      	orrs	r3, r2
 8005e32:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	699b      	ldr	r3, [r3, #24]
 8005e38:	693a      	ldr	r2, [r7, #16]
 8005e3a:	4313      	orrs	r3, r2
 8005e3c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	693a      	ldr	r2, [r7, #16]
 8005e42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	68fa      	ldr	r2, [r7, #12]
 8005e48:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	685a      	ldr	r2, [r3, #4]
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	697a      	ldr	r2, [r7, #20]
 8005e56:	621a      	str	r2, [r3, #32]
}
 8005e58:	bf00      	nop
 8005e5a:	371c      	adds	r7, #28
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e62:	4770      	bx	lr
 8005e64:	40010000 	.word	0x40010000

08005e68 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005e68:	b480      	push	{r7}
 8005e6a:	b087      	sub	sp, #28
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
 8005e70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6a1b      	ldr	r3, [r3, #32]
 8005e76:	f023 0210 	bic.w	r2, r3, #16
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	6a1b      	ldr	r3, [r3, #32]
 8005e82:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	685b      	ldr	r3, [r3, #4]
 8005e88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	699b      	ldr	r3, [r3, #24]
 8005e8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005e96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e9e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ea0:	683b      	ldr	r3, [r7, #0]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	021b      	lsls	r3, r3, #8
 8005ea6:	68fa      	ldr	r2, [r7, #12]
 8005ea8:	4313      	orrs	r3, r2
 8005eaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005eac:	697b      	ldr	r3, [r7, #20]
 8005eae:	f023 0320 	bic.w	r3, r3, #32
 8005eb2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005eb4:	683b      	ldr	r3, [r7, #0]
 8005eb6:	689b      	ldr	r3, [r3, #8]
 8005eb8:	011b      	lsls	r3, r3, #4
 8005eba:	697a      	ldr	r2, [r7, #20]
 8005ebc:	4313      	orrs	r3, r2
 8005ebe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	4a1e      	ldr	r2, [pc, #120]	; (8005f3c <TIM_OC2_SetConfig+0xd4>)
 8005ec4:	4293      	cmp	r3, r2
 8005ec6:	d10d      	bne.n	8005ee4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005ec8:	697b      	ldr	r3, [r7, #20]
 8005eca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005ece:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005ed0:	683b      	ldr	r3, [r7, #0]
 8005ed2:	68db      	ldr	r3, [r3, #12]
 8005ed4:	011b      	lsls	r3, r3, #4
 8005ed6:	697a      	ldr	r2, [r7, #20]
 8005ed8:	4313      	orrs	r3, r2
 8005eda:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005edc:	697b      	ldr	r3, [r7, #20]
 8005ede:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005ee2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	4a15      	ldr	r2, [pc, #84]	; (8005f3c <TIM_OC2_SetConfig+0xd4>)
 8005ee8:	4293      	cmp	r3, r2
 8005eea:	d113      	bne.n	8005f14 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005eec:	693b      	ldr	r3, [r7, #16]
 8005eee:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005ef2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005ef4:	693b      	ldr	r3, [r7, #16]
 8005ef6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005efa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	695b      	ldr	r3, [r3, #20]
 8005f00:	009b      	lsls	r3, r3, #2
 8005f02:	693a      	ldr	r2, [r7, #16]
 8005f04:	4313      	orrs	r3, r2
 8005f06:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	699b      	ldr	r3, [r3, #24]
 8005f0c:	009b      	lsls	r3, r3, #2
 8005f0e:	693a      	ldr	r2, [r7, #16]
 8005f10:	4313      	orrs	r3, r2
 8005f12:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	693a      	ldr	r2, [r7, #16]
 8005f18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	68fa      	ldr	r2, [r7, #12]
 8005f1e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	685a      	ldr	r2, [r3, #4]
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	697a      	ldr	r2, [r7, #20]
 8005f2c:	621a      	str	r2, [r3, #32]
}
 8005f2e:	bf00      	nop
 8005f30:	371c      	adds	r7, #28
 8005f32:	46bd      	mov	sp, r7
 8005f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f38:	4770      	bx	lr
 8005f3a:	bf00      	nop
 8005f3c:	40010000 	.word	0x40010000

08005f40 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005f40:	b480      	push	{r7}
 8005f42:	b087      	sub	sp, #28
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
 8005f48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6a1b      	ldr	r3, [r3, #32]
 8005f4e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6a1b      	ldr	r3, [r3, #32]
 8005f5a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	685b      	ldr	r3, [r3, #4]
 8005f60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	69db      	ldr	r3, [r3, #28]
 8005f66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	f023 0303 	bic.w	r3, r3, #3
 8005f76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f78:	683b      	ldr	r3, [r7, #0]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	68fa      	ldr	r2, [r7, #12]
 8005f7e:	4313      	orrs	r3, r2
 8005f80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005f82:	697b      	ldr	r3, [r7, #20]
 8005f84:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005f88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	689b      	ldr	r3, [r3, #8]
 8005f8e:	021b      	lsls	r3, r3, #8
 8005f90:	697a      	ldr	r2, [r7, #20]
 8005f92:	4313      	orrs	r3, r2
 8005f94:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	4a1d      	ldr	r2, [pc, #116]	; (8006010 <TIM_OC3_SetConfig+0xd0>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d10d      	bne.n	8005fba <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005f9e:	697b      	ldr	r3, [r7, #20]
 8005fa0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005fa4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005fa6:	683b      	ldr	r3, [r7, #0]
 8005fa8:	68db      	ldr	r3, [r3, #12]
 8005faa:	021b      	lsls	r3, r3, #8
 8005fac:	697a      	ldr	r2, [r7, #20]
 8005fae:	4313      	orrs	r3, r2
 8005fb0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005fb2:	697b      	ldr	r3, [r7, #20]
 8005fb4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005fb8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	4a14      	ldr	r2, [pc, #80]	; (8006010 <TIM_OC3_SetConfig+0xd0>)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d113      	bne.n	8005fea <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005fc2:	693b      	ldr	r3, [r7, #16]
 8005fc4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005fc8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005fca:	693b      	ldr	r3, [r7, #16]
 8005fcc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005fd0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	695b      	ldr	r3, [r3, #20]
 8005fd6:	011b      	lsls	r3, r3, #4
 8005fd8:	693a      	ldr	r2, [r7, #16]
 8005fda:	4313      	orrs	r3, r2
 8005fdc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005fde:	683b      	ldr	r3, [r7, #0]
 8005fe0:	699b      	ldr	r3, [r3, #24]
 8005fe2:	011b      	lsls	r3, r3, #4
 8005fe4:	693a      	ldr	r2, [r7, #16]
 8005fe6:	4313      	orrs	r3, r2
 8005fe8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	693a      	ldr	r2, [r7, #16]
 8005fee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	68fa      	ldr	r2, [r7, #12]
 8005ff4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	685a      	ldr	r2, [r3, #4]
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	697a      	ldr	r2, [r7, #20]
 8006002:	621a      	str	r2, [r3, #32]
}
 8006004:	bf00      	nop
 8006006:	371c      	adds	r7, #28
 8006008:	46bd      	mov	sp, r7
 800600a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600e:	4770      	bx	lr
 8006010:	40010000 	.word	0x40010000

08006014 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006014:	b480      	push	{r7}
 8006016:	b087      	sub	sp, #28
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
 800601c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6a1b      	ldr	r3, [r3, #32]
 8006022:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	6a1b      	ldr	r3, [r3, #32]
 800602e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	685b      	ldr	r3, [r3, #4]
 8006034:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	69db      	ldr	r3, [r3, #28]
 800603a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006042:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800604a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	021b      	lsls	r3, r3, #8
 8006052:	68fa      	ldr	r2, [r7, #12]
 8006054:	4313      	orrs	r3, r2
 8006056:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006058:	693b      	ldr	r3, [r7, #16]
 800605a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800605e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006060:	683b      	ldr	r3, [r7, #0]
 8006062:	689b      	ldr	r3, [r3, #8]
 8006064:	031b      	lsls	r3, r3, #12
 8006066:	693a      	ldr	r2, [r7, #16]
 8006068:	4313      	orrs	r3, r2
 800606a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	4a10      	ldr	r2, [pc, #64]	; (80060b0 <TIM_OC4_SetConfig+0x9c>)
 8006070:	4293      	cmp	r3, r2
 8006072:	d109      	bne.n	8006088 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006074:	697b      	ldr	r3, [r7, #20]
 8006076:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800607a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800607c:	683b      	ldr	r3, [r7, #0]
 800607e:	695b      	ldr	r3, [r3, #20]
 8006080:	019b      	lsls	r3, r3, #6
 8006082:	697a      	ldr	r2, [r7, #20]
 8006084:	4313      	orrs	r3, r2
 8006086:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	697a      	ldr	r2, [r7, #20]
 800608c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	68fa      	ldr	r2, [r7, #12]
 8006092:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006094:	683b      	ldr	r3, [r7, #0]
 8006096:	685a      	ldr	r2, [r3, #4]
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	693a      	ldr	r2, [r7, #16]
 80060a0:	621a      	str	r2, [r3, #32]
}
 80060a2:	bf00      	nop
 80060a4:	371c      	adds	r7, #28
 80060a6:	46bd      	mov	sp, r7
 80060a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ac:	4770      	bx	lr
 80060ae:	bf00      	nop
 80060b0:	40010000 	.word	0x40010000

080060b4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80060b4:	b480      	push	{r7}
 80060b6:	b087      	sub	sp, #28
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	60f8      	str	r0, [r7, #12]
 80060bc:	60b9      	str	r1, [r7, #8]
 80060be:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80060c0:	68bb      	ldr	r3, [r7, #8]
 80060c2:	f003 031f 	and.w	r3, r3, #31
 80060c6:	2201      	movs	r2, #1
 80060c8:	fa02 f303 	lsl.w	r3, r2, r3
 80060cc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	6a1a      	ldr	r2, [r3, #32]
 80060d2:	697b      	ldr	r3, [r7, #20]
 80060d4:	43db      	mvns	r3, r3
 80060d6:	401a      	ands	r2, r3
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	6a1a      	ldr	r2, [r3, #32]
 80060e0:	68bb      	ldr	r3, [r7, #8]
 80060e2:	f003 031f 	and.w	r3, r3, #31
 80060e6:	6879      	ldr	r1, [r7, #4]
 80060e8:	fa01 f303 	lsl.w	r3, r1, r3
 80060ec:	431a      	orrs	r2, r3
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	621a      	str	r2, [r3, #32]
}
 80060f2:	bf00      	nop
 80060f4:	371c      	adds	r7, #28
 80060f6:	46bd      	mov	sp, r7
 80060f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fc:	4770      	bx	lr
	...

08006100 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006100:	b480      	push	{r7}
 8006102:	b085      	sub	sp, #20
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
 8006108:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006110:	2b01      	cmp	r3, #1
 8006112:	d101      	bne.n	8006118 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006114:	2302      	movs	r3, #2
 8006116:	e050      	b.n	80061ba <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2201      	movs	r2, #1
 800611c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2202      	movs	r2, #2
 8006124:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	685b      	ldr	r3, [r3, #4]
 800612e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	689b      	ldr	r3, [r3, #8]
 8006136:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800613e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006140:	683b      	ldr	r3, [r7, #0]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	68fa      	ldr	r2, [r7, #12]
 8006146:	4313      	orrs	r3, r2
 8006148:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	68fa      	ldr	r2, [r7, #12]
 8006150:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	4a1c      	ldr	r2, [pc, #112]	; (80061c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006158:	4293      	cmp	r3, r2
 800615a:	d018      	beq.n	800618e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006164:	d013      	beq.n	800618e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4a18      	ldr	r2, [pc, #96]	; (80061cc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d00e      	beq.n	800618e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	4a16      	ldr	r2, [pc, #88]	; (80061d0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006176:	4293      	cmp	r3, r2
 8006178:	d009      	beq.n	800618e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	4a15      	ldr	r2, [pc, #84]	; (80061d4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006180:	4293      	cmp	r3, r2
 8006182:	d004      	beq.n	800618e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	4a13      	ldr	r2, [pc, #76]	; (80061d8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800618a:	4293      	cmp	r3, r2
 800618c:	d10c      	bne.n	80061a8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800618e:	68bb      	ldr	r3, [r7, #8]
 8006190:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006194:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	685b      	ldr	r3, [r3, #4]
 800619a:	68ba      	ldr	r2, [r7, #8]
 800619c:	4313      	orrs	r3, r2
 800619e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	68ba      	ldr	r2, [r7, #8]
 80061a6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2201      	movs	r2, #1
 80061ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2200      	movs	r2, #0
 80061b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80061b8:	2300      	movs	r3, #0
}
 80061ba:	4618      	mov	r0, r3
 80061bc:	3714      	adds	r7, #20
 80061be:	46bd      	mov	sp, r7
 80061c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c4:	4770      	bx	lr
 80061c6:	bf00      	nop
 80061c8:	40010000 	.word	0x40010000
 80061cc:	40000400 	.word	0x40000400
 80061d0:	40000800 	.word	0x40000800
 80061d4:	40000c00 	.word	0x40000c00
 80061d8:	40014000 	.word	0x40014000

080061dc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80061dc:	b480      	push	{r7}
 80061de:	b083      	sub	sp, #12
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80061e4:	bf00      	nop
 80061e6:	370c      	adds	r7, #12
 80061e8:	46bd      	mov	sp, r7
 80061ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ee:	4770      	bx	lr

080061f0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80061f0:	b480      	push	{r7}
 80061f2:	b083      	sub	sp, #12
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80061f8:	bf00      	nop
 80061fa:	370c      	adds	r7, #12
 80061fc:	46bd      	mov	sp, r7
 80061fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006202:	4770      	bx	lr

08006204 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006204:	b580      	push	{r7, lr}
 8006206:	b082      	sub	sp, #8
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d101      	bne.n	8006216 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006212:	2301      	movs	r3, #1
 8006214:	e03f      	b.n	8006296 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800621c:	b2db      	uxtb	r3, r3
 800621e:	2b00      	cmp	r3, #0
 8006220:	d106      	bne.n	8006230 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	2200      	movs	r2, #0
 8006226:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800622a:	6878      	ldr	r0, [r7, #4]
 800622c:	f7fd fafc 	bl	8003828 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2224      	movs	r2, #36	; 0x24
 8006234:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	68da      	ldr	r2, [r3, #12]
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006246:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006248:	6878      	ldr	r0, [r7, #4]
 800624a:	f000 ff4d 	bl	80070e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	691a      	ldr	r2, [r3, #16]
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800625c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	695a      	ldr	r2, [r3, #20]
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800626c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	68da      	ldr	r2, [r3, #12]
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800627c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	2200      	movs	r2, #0
 8006282:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2220      	movs	r2, #32
 8006288:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2220      	movs	r2, #32
 8006290:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006294:	2300      	movs	r3, #0
}
 8006296:	4618      	mov	r0, r3
 8006298:	3708      	adds	r7, #8
 800629a:	46bd      	mov	sp, r7
 800629c:	bd80      	pop	{r7, pc}
	...

080062a0 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	b08c      	sub	sp, #48	; 0x30
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	60f8      	str	r0, [r7, #12]
 80062a8:	60b9      	str	r1, [r7, #8]
 80062aa:	4613      	mov	r3, r2
 80062ac:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062b4:	b2db      	uxtb	r3, r3
 80062b6:	2b20      	cmp	r3, #32
 80062b8:	d165      	bne.n	8006386 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 80062ba:	68bb      	ldr	r3, [r7, #8]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d002      	beq.n	80062c6 <HAL_UART_Transmit_DMA+0x26>
 80062c0:	88fb      	ldrh	r3, [r7, #6]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d101      	bne.n	80062ca <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80062c6:	2301      	movs	r3, #1
 80062c8:	e05e      	b.n	8006388 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80062d0:	2b01      	cmp	r3, #1
 80062d2:	d101      	bne.n	80062d8 <HAL_UART_Transmit_DMA+0x38>
 80062d4:	2302      	movs	r3, #2
 80062d6:	e057      	b.n	8006388 <HAL_UART_Transmit_DMA+0xe8>
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	2201      	movs	r2, #1
 80062dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80062e0:	68ba      	ldr	r2, [r7, #8]
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	88fa      	ldrh	r2, [r7, #6]
 80062ea:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	88fa      	ldrh	r2, [r7, #6]
 80062f0:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	2200      	movs	r2, #0
 80062f6:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	2221      	movs	r2, #33	; 0x21
 80062fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006304:	4a22      	ldr	r2, [pc, #136]	; (8006390 <HAL_UART_Transmit_DMA+0xf0>)
 8006306:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800630c:	4a21      	ldr	r2, [pc, #132]	; (8006394 <HAL_UART_Transmit_DMA+0xf4>)
 800630e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006314:	4a20      	ldr	r2, [pc, #128]	; (8006398 <HAL_UART_Transmit_DMA+0xf8>)
 8006316:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800631c:	2200      	movs	r2, #0
 800631e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8006320:	f107 0308 	add.w	r3, r7, #8
 8006324:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800632a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800632c:	6819      	ldr	r1, [r3, #0]
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	3304      	adds	r3, #4
 8006334:	461a      	mov	r2, r3
 8006336:	88fb      	ldrh	r3, [r7, #6]
 8006338:	f7fd fef0 	bl	800411c <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006344:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	2200      	movs	r2, #0
 800634a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	3314      	adds	r3, #20
 8006354:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006356:	69bb      	ldr	r3, [r7, #24]
 8006358:	e853 3f00 	ldrex	r3, [r3]
 800635c:	617b      	str	r3, [r7, #20]
   return(result);
 800635e:	697b      	ldr	r3, [r7, #20]
 8006360:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006364:	62bb      	str	r3, [r7, #40]	; 0x28
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	3314      	adds	r3, #20
 800636c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800636e:	627a      	str	r2, [r7, #36]	; 0x24
 8006370:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006372:	6a39      	ldr	r1, [r7, #32]
 8006374:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006376:	e841 2300 	strex	r3, r2, [r1]
 800637a:	61fb      	str	r3, [r7, #28]
   return(result);
 800637c:	69fb      	ldr	r3, [r7, #28]
 800637e:	2b00      	cmp	r3, #0
 8006380:	d1e5      	bne.n	800634e <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8006382:	2300      	movs	r3, #0
 8006384:	e000      	b.n	8006388 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8006386:	2302      	movs	r3, #2
  }
}
 8006388:	4618      	mov	r0, r3
 800638a:	3730      	adds	r7, #48	; 0x30
 800638c:	46bd      	mov	sp, r7
 800638e:	bd80      	pop	{r7, pc}
 8006390:	08006981 	.word	0x08006981
 8006394:	08006a1b 	.word	0x08006a1b
 8006398:	08006b93 	.word	0x08006b93

0800639c <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800639c:	b580      	push	{r7, lr}
 800639e:	b084      	sub	sp, #16
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	60f8      	str	r0, [r7, #12]
 80063a4:	60b9      	str	r1, [r7, #8]
 80063a6:	4613      	mov	r3, r2
 80063a8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80063b0:	b2db      	uxtb	r3, r3
 80063b2:	2b20      	cmp	r3, #32
 80063b4:	d11d      	bne.n	80063f2 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80063b6:	68bb      	ldr	r3, [r7, #8]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d002      	beq.n	80063c2 <HAL_UART_Receive_DMA+0x26>
 80063bc:	88fb      	ldrh	r3, [r7, #6]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d101      	bne.n	80063c6 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80063c2:	2301      	movs	r3, #1
 80063c4:	e016      	b.n	80063f4 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80063cc:	2b01      	cmp	r3, #1
 80063ce:	d101      	bne.n	80063d4 <HAL_UART_Receive_DMA+0x38>
 80063d0:	2302      	movs	r3, #2
 80063d2:	e00f      	b.n	80063f4 <HAL_UART_Receive_DMA+0x58>
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	2201      	movs	r2, #1
 80063d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	2200      	movs	r2, #0
 80063e0:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80063e2:	88fb      	ldrh	r3, [r7, #6]
 80063e4:	461a      	mov	r2, r3
 80063e6:	68b9      	ldr	r1, [r7, #8]
 80063e8:	68f8      	ldr	r0, [r7, #12]
 80063ea:	f000 fc1d 	bl	8006c28 <UART_Start_Receive_DMA>
 80063ee:	4603      	mov	r3, r0
 80063f0:	e000      	b.n	80063f4 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 80063f2:	2302      	movs	r3, #2
  }
}
 80063f4:	4618      	mov	r0, r3
 80063f6:	3710      	adds	r7, #16
 80063f8:	46bd      	mov	sp, r7
 80063fa:	bd80      	pop	{r7, pc}

080063fc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b0ba      	sub	sp, #232	; 0xe8
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	68db      	ldr	r3, [r3, #12]
 8006414:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	695b      	ldr	r3, [r3, #20]
 800641e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006422:	2300      	movs	r3, #0
 8006424:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006428:	2300      	movs	r3, #0
 800642a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800642e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006432:	f003 030f 	and.w	r3, r3, #15
 8006436:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800643a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800643e:	2b00      	cmp	r3, #0
 8006440:	d10f      	bne.n	8006462 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006442:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006446:	f003 0320 	and.w	r3, r3, #32
 800644a:	2b00      	cmp	r3, #0
 800644c:	d009      	beq.n	8006462 <HAL_UART_IRQHandler+0x66>
 800644e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006452:	f003 0320 	and.w	r3, r3, #32
 8006456:	2b00      	cmp	r3, #0
 8006458:	d003      	beq.n	8006462 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800645a:	6878      	ldr	r0, [r7, #4]
 800645c:	f000 fd89 	bl	8006f72 <UART_Receive_IT>
      return;
 8006460:	e256      	b.n	8006910 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006462:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006466:	2b00      	cmp	r3, #0
 8006468:	f000 80de 	beq.w	8006628 <HAL_UART_IRQHandler+0x22c>
 800646c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006470:	f003 0301 	and.w	r3, r3, #1
 8006474:	2b00      	cmp	r3, #0
 8006476:	d106      	bne.n	8006486 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006478:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800647c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006480:	2b00      	cmp	r3, #0
 8006482:	f000 80d1 	beq.w	8006628 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006486:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800648a:	f003 0301 	and.w	r3, r3, #1
 800648e:	2b00      	cmp	r3, #0
 8006490:	d00b      	beq.n	80064aa <HAL_UART_IRQHandler+0xae>
 8006492:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006496:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800649a:	2b00      	cmp	r3, #0
 800649c:	d005      	beq.n	80064aa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064a2:	f043 0201 	orr.w	r2, r3, #1
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80064aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064ae:	f003 0304 	and.w	r3, r3, #4
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d00b      	beq.n	80064ce <HAL_UART_IRQHandler+0xd2>
 80064b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80064ba:	f003 0301 	and.w	r3, r3, #1
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d005      	beq.n	80064ce <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064c6:	f043 0202 	orr.w	r2, r3, #2
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80064ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064d2:	f003 0302 	and.w	r3, r3, #2
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d00b      	beq.n	80064f2 <HAL_UART_IRQHandler+0xf6>
 80064da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80064de:	f003 0301 	and.w	r3, r3, #1
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d005      	beq.n	80064f2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064ea:	f043 0204 	orr.w	r2, r3, #4
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80064f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064f6:	f003 0308 	and.w	r3, r3, #8
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d011      	beq.n	8006522 <HAL_UART_IRQHandler+0x126>
 80064fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006502:	f003 0320 	and.w	r3, r3, #32
 8006506:	2b00      	cmp	r3, #0
 8006508:	d105      	bne.n	8006516 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800650a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800650e:	f003 0301 	and.w	r3, r3, #1
 8006512:	2b00      	cmp	r3, #0
 8006514:	d005      	beq.n	8006522 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800651a:	f043 0208 	orr.w	r2, r3, #8
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006526:	2b00      	cmp	r3, #0
 8006528:	f000 81ed 	beq.w	8006906 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800652c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006530:	f003 0320 	and.w	r3, r3, #32
 8006534:	2b00      	cmp	r3, #0
 8006536:	d008      	beq.n	800654a <HAL_UART_IRQHandler+0x14e>
 8006538:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800653c:	f003 0320 	and.w	r3, r3, #32
 8006540:	2b00      	cmp	r3, #0
 8006542:	d002      	beq.n	800654a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006544:	6878      	ldr	r0, [r7, #4]
 8006546:	f000 fd14 	bl	8006f72 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	695b      	ldr	r3, [r3, #20]
 8006550:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006554:	2b40      	cmp	r3, #64	; 0x40
 8006556:	bf0c      	ite	eq
 8006558:	2301      	moveq	r3, #1
 800655a:	2300      	movne	r3, #0
 800655c:	b2db      	uxtb	r3, r3
 800655e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006566:	f003 0308 	and.w	r3, r3, #8
 800656a:	2b00      	cmp	r3, #0
 800656c:	d103      	bne.n	8006576 <HAL_UART_IRQHandler+0x17a>
 800656e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006572:	2b00      	cmp	r3, #0
 8006574:	d04f      	beq.n	8006616 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006576:	6878      	ldr	r0, [r7, #4]
 8006578:	f000 fc1c 	bl	8006db4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	695b      	ldr	r3, [r3, #20]
 8006582:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006586:	2b40      	cmp	r3, #64	; 0x40
 8006588:	d141      	bne.n	800660e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	3314      	adds	r3, #20
 8006590:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006594:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006598:	e853 3f00 	ldrex	r3, [r3]
 800659c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80065a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80065a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80065a8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	3314      	adds	r3, #20
 80065b2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80065b6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80065ba:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065be:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80065c2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80065c6:	e841 2300 	strex	r3, r2, [r1]
 80065ca:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80065ce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d1d9      	bne.n	800658a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d013      	beq.n	8006606 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065e2:	4a7d      	ldr	r2, [pc, #500]	; (80067d8 <HAL_UART_IRQHandler+0x3dc>)
 80065e4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065ea:	4618      	mov	r0, r3
 80065ec:	f7fd fe5e 	bl	80042ac <HAL_DMA_Abort_IT>
 80065f0:	4603      	mov	r3, r0
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d016      	beq.n	8006624 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80065fc:	687a      	ldr	r2, [r7, #4]
 80065fe:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006600:	4610      	mov	r0, r2
 8006602:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006604:	e00e      	b.n	8006624 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006606:	6878      	ldr	r0, [r7, #4]
 8006608:	f000 f9a4 	bl	8006954 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800660c:	e00a      	b.n	8006624 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800660e:	6878      	ldr	r0, [r7, #4]
 8006610:	f000 f9a0 	bl	8006954 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006614:	e006      	b.n	8006624 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006616:	6878      	ldr	r0, [r7, #4]
 8006618:	f000 f99c 	bl	8006954 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2200      	movs	r2, #0
 8006620:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006622:	e170      	b.n	8006906 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006624:	bf00      	nop
    return;
 8006626:	e16e      	b.n	8006906 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800662c:	2b01      	cmp	r3, #1
 800662e:	f040 814a 	bne.w	80068c6 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006632:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006636:	f003 0310 	and.w	r3, r3, #16
 800663a:	2b00      	cmp	r3, #0
 800663c:	f000 8143 	beq.w	80068c6 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006640:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006644:	f003 0310 	and.w	r3, r3, #16
 8006648:	2b00      	cmp	r3, #0
 800664a:	f000 813c 	beq.w	80068c6 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800664e:	2300      	movs	r3, #0
 8006650:	60bb      	str	r3, [r7, #8]
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	60bb      	str	r3, [r7, #8]
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	685b      	ldr	r3, [r3, #4]
 8006660:	60bb      	str	r3, [r7, #8]
 8006662:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	695b      	ldr	r3, [r3, #20]
 800666a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800666e:	2b40      	cmp	r3, #64	; 0x40
 8006670:	f040 80b4 	bne.w	80067dc <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	685b      	ldr	r3, [r3, #4]
 800667c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006680:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006684:	2b00      	cmp	r3, #0
 8006686:	f000 8140 	beq.w	800690a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800668e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006692:	429a      	cmp	r2, r3
 8006694:	f080 8139 	bcs.w	800690a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800669e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066a4:	69db      	ldr	r3, [r3, #28]
 80066a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80066aa:	f000 8088 	beq.w	80067be <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	330c      	adds	r3, #12
 80066b4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066b8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80066bc:	e853 3f00 	ldrex	r3, [r3]
 80066c0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80066c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80066c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80066cc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	330c      	adds	r3, #12
 80066d6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80066da:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80066de:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066e2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80066e6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80066ea:	e841 2300 	strex	r3, r2, [r1]
 80066ee:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80066f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d1d9      	bne.n	80066ae <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	3314      	adds	r3, #20
 8006700:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006702:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006704:	e853 3f00 	ldrex	r3, [r3]
 8006708:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800670a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800670c:	f023 0301 	bic.w	r3, r3, #1
 8006710:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	3314      	adds	r3, #20
 800671a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800671e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006722:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006724:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006726:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800672a:	e841 2300 	strex	r3, r2, [r1]
 800672e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006730:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006732:	2b00      	cmp	r3, #0
 8006734:	d1e1      	bne.n	80066fa <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	3314      	adds	r3, #20
 800673c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800673e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006740:	e853 3f00 	ldrex	r3, [r3]
 8006744:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006746:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006748:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800674c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	3314      	adds	r3, #20
 8006756:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800675a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800675c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800675e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006760:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006762:	e841 2300 	strex	r3, r2, [r1]
 8006766:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006768:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800676a:	2b00      	cmp	r3, #0
 800676c:	d1e3      	bne.n	8006736 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2220      	movs	r2, #32
 8006772:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2200      	movs	r2, #0
 800677a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	330c      	adds	r3, #12
 8006782:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006784:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006786:	e853 3f00 	ldrex	r3, [r3]
 800678a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800678c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800678e:	f023 0310 	bic.w	r3, r3, #16
 8006792:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	330c      	adds	r3, #12
 800679c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80067a0:	65ba      	str	r2, [r7, #88]	; 0x58
 80067a2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067a4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80067a6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80067a8:	e841 2300 	strex	r3, r2, [r1]
 80067ac:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80067ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d1e3      	bne.n	800677c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067b8:	4618      	mov	r0, r3
 80067ba:	f7fd fd07 	bl	80041cc <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80067c6:	b29b      	uxth	r3, r3
 80067c8:	1ad3      	subs	r3, r2, r3
 80067ca:	b29b      	uxth	r3, r3
 80067cc:	4619      	mov	r1, r3
 80067ce:	6878      	ldr	r0, [r7, #4]
 80067d0:	f000 f8ca 	bl	8006968 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80067d4:	e099      	b.n	800690a <HAL_UART_IRQHandler+0x50e>
 80067d6:	bf00      	nop
 80067d8:	08006e7b 	.word	0x08006e7b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80067e4:	b29b      	uxth	r3, r3
 80067e6:	1ad3      	subs	r3, r2, r3
 80067e8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80067f0:	b29b      	uxth	r3, r3
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	f000 808b 	beq.w	800690e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80067f8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	f000 8086 	beq.w	800690e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	330c      	adds	r3, #12
 8006808:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800680a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800680c:	e853 3f00 	ldrex	r3, [r3]
 8006810:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006812:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006814:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006818:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	330c      	adds	r3, #12
 8006822:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006826:	647a      	str	r2, [r7, #68]	; 0x44
 8006828:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800682a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800682c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800682e:	e841 2300 	strex	r3, r2, [r1]
 8006832:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006834:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006836:	2b00      	cmp	r3, #0
 8006838:	d1e3      	bne.n	8006802 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	3314      	adds	r3, #20
 8006840:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006844:	e853 3f00 	ldrex	r3, [r3]
 8006848:	623b      	str	r3, [r7, #32]
   return(result);
 800684a:	6a3b      	ldr	r3, [r7, #32]
 800684c:	f023 0301 	bic.w	r3, r3, #1
 8006850:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	3314      	adds	r3, #20
 800685a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800685e:	633a      	str	r2, [r7, #48]	; 0x30
 8006860:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006862:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006864:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006866:	e841 2300 	strex	r3, r2, [r1]
 800686a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800686c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800686e:	2b00      	cmp	r3, #0
 8006870:	d1e3      	bne.n	800683a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	2220      	movs	r2, #32
 8006876:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	2200      	movs	r2, #0
 800687e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	330c      	adds	r3, #12
 8006886:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006888:	693b      	ldr	r3, [r7, #16]
 800688a:	e853 3f00 	ldrex	r3, [r3]
 800688e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	f023 0310 	bic.w	r3, r3, #16
 8006896:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	330c      	adds	r3, #12
 80068a0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80068a4:	61fa      	str	r2, [r7, #28]
 80068a6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068a8:	69b9      	ldr	r1, [r7, #24]
 80068aa:	69fa      	ldr	r2, [r7, #28]
 80068ac:	e841 2300 	strex	r3, r2, [r1]
 80068b0:	617b      	str	r3, [r7, #20]
   return(result);
 80068b2:	697b      	ldr	r3, [r7, #20]
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d1e3      	bne.n	8006880 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80068b8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80068bc:	4619      	mov	r1, r3
 80068be:	6878      	ldr	r0, [r7, #4]
 80068c0:	f000 f852 	bl	8006968 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80068c4:	e023      	b.n	800690e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80068c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d009      	beq.n	80068e6 <HAL_UART_IRQHandler+0x4ea>
 80068d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80068d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d003      	beq.n	80068e6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80068de:	6878      	ldr	r0, [r7, #4]
 80068e0:	f000 fadf 	bl	8006ea2 <UART_Transmit_IT>
    return;
 80068e4:	e014      	b.n	8006910 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80068e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d00e      	beq.n	8006910 <HAL_UART_IRQHandler+0x514>
 80068f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80068f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d008      	beq.n	8006910 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80068fe:	6878      	ldr	r0, [r7, #4]
 8006900:	f000 fb1f 	bl	8006f42 <UART_EndTransmit_IT>
    return;
 8006904:	e004      	b.n	8006910 <HAL_UART_IRQHandler+0x514>
    return;
 8006906:	bf00      	nop
 8006908:	e002      	b.n	8006910 <HAL_UART_IRQHandler+0x514>
      return;
 800690a:	bf00      	nop
 800690c:	e000      	b.n	8006910 <HAL_UART_IRQHandler+0x514>
      return;
 800690e:	bf00      	nop
  }
}
 8006910:	37e8      	adds	r7, #232	; 0xe8
 8006912:	46bd      	mov	sp, r7
 8006914:	bd80      	pop	{r7, pc}
 8006916:	bf00      	nop

08006918 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006918:	b480      	push	{r7}
 800691a:	b083      	sub	sp, #12
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006920:	bf00      	nop
 8006922:	370c      	adds	r7, #12
 8006924:	46bd      	mov	sp, r7
 8006926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692a:	4770      	bx	lr

0800692c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800692c:	b480      	push	{r7}
 800692e:	b083      	sub	sp, #12
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8006934:	bf00      	nop
 8006936:	370c      	adds	r7, #12
 8006938:	46bd      	mov	sp, r7
 800693a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693e:	4770      	bx	lr

08006940 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006940:	b480      	push	{r7}
 8006942:	b083      	sub	sp, #12
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006948:	bf00      	nop
 800694a:	370c      	adds	r7, #12
 800694c:	46bd      	mov	sp, r7
 800694e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006952:	4770      	bx	lr

08006954 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006954:	b480      	push	{r7}
 8006956:	b083      	sub	sp, #12
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800695c:	bf00      	nop
 800695e:	370c      	adds	r7, #12
 8006960:	46bd      	mov	sp, r7
 8006962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006966:	4770      	bx	lr

08006968 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006968:	b480      	push	{r7}
 800696a:	b083      	sub	sp, #12
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
 8006970:	460b      	mov	r3, r1
 8006972:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006974:	bf00      	nop
 8006976:	370c      	adds	r7, #12
 8006978:	46bd      	mov	sp, r7
 800697a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800697e:	4770      	bx	lr

08006980 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006980:	b580      	push	{r7, lr}
 8006982:	b090      	sub	sp, #64	; 0x40
 8006984:	af00      	add	r7, sp, #0
 8006986:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800698c:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006998:	2b00      	cmp	r3, #0
 800699a:	d137      	bne.n	8006a0c <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800699c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800699e:	2200      	movs	r2, #0
 80069a0:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80069a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	3314      	adds	r3, #20
 80069a8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ac:	e853 3f00 	ldrex	r3, [r3]
 80069b0:	623b      	str	r3, [r7, #32]
   return(result);
 80069b2:	6a3b      	ldr	r3, [r7, #32]
 80069b4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80069b8:	63bb      	str	r3, [r7, #56]	; 0x38
 80069ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	3314      	adds	r3, #20
 80069c0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80069c2:	633a      	str	r2, [r7, #48]	; 0x30
 80069c4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069c6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80069c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80069ca:	e841 2300 	strex	r3, r2, [r1]
 80069ce:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80069d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d1e5      	bne.n	80069a2 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80069d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	330c      	adds	r3, #12
 80069dc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069de:	693b      	ldr	r3, [r7, #16]
 80069e0:	e853 3f00 	ldrex	r3, [r3]
 80069e4:	60fb      	str	r3, [r7, #12]
   return(result);
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80069ec:	637b      	str	r3, [r7, #52]	; 0x34
 80069ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	330c      	adds	r3, #12
 80069f4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80069f6:	61fa      	str	r2, [r7, #28]
 80069f8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069fa:	69b9      	ldr	r1, [r7, #24]
 80069fc:	69fa      	ldr	r2, [r7, #28]
 80069fe:	e841 2300 	strex	r3, r2, [r1]
 8006a02:	617b      	str	r3, [r7, #20]
   return(result);
 8006a04:	697b      	ldr	r3, [r7, #20]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d1e5      	bne.n	80069d6 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006a0a:	e002      	b.n	8006a12 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8006a0c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8006a0e:	f7ff ff83 	bl	8006918 <HAL_UART_TxCpltCallback>
}
 8006a12:	bf00      	nop
 8006a14:	3740      	adds	r7, #64	; 0x40
 8006a16:	46bd      	mov	sp, r7
 8006a18:	bd80      	pop	{r7, pc}

08006a1a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006a1a:	b580      	push	{r7, lr}
 8006a1c:	b084      	sub	sp, #16
 8006a1e:	af00      	add	r7, sp, #0
 8006a20:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a26:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006a28:	68f8      	ldr	r0, [r7, #12]
 8006a2a:	f7ff ff7f 	bl	800692c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006a2e:	bf00      	nop
 8006a30:	3710      	adds	r7, #16
 8006a32:	46bd      	mov	sp, r7
 8006a34:	bd80      	pop	{r7, pc}

08006a36 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006a36:	b580      	push	{r7, lr}
 8006a38:	b09c      	sub	sp, #112	; 0x70
 8006a3a:	af00      	add	r7, sp, #0
 8006a3c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a42:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d172      	bne.n	8006b38 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8006a52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a54:	2200      	movs	r2, #0
 8006a56:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006a58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	330c      	adds	r3, #12
 8006a5e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a60:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006a62:	e853 3f00 	ldrex	r3, [r3]
 8006a66:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006a68:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006a6a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006a6e:	66bb      	str	r3, [r7, #104]	; 0x68
 8006a70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	330c      	adds	r3, #12
 8006a76:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006a78:	65ba      	str	r2, [r7, #88]	; 0x58
 8006a7a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a7c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006a7e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006a80:	e841 2300 	strex	r3, r2, [r1]
 8006a84:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006a86:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d1e5      	bne.n	8006a58 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	3314      	adds	r3, #20
 8006a92:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a96:	e853 3f00 	ldrex	r3, [r3]
 8006a9a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006a9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a9e:	f023 0301 	bic.w	r3, r3, #1
 8006aa2:	667b      	str	r3, [r7, #100]	; 0x64
 8006aa4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	3314      	adds	r3, #20
 8006aaa:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8006aac:	647a      	str	r2, [r7, #68]	; 0x44
 8006aae:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ab0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006ab2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006ab4:	e841 2300 	strex	r3, r2, [r1]
 8006ab8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006aba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d1e5      	bne.n	8006a8c <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006ac0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	3314      	adds	r3, #20
 8006ac6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aca:	e853 3f00 	ldrex	r3, [r3]
 8006ace:	623b      	str	r3, [r7, #32]
   return(result);
 8006ad0:	6a3b      	ldr	r3, [r7, #32]
 8006ad2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006ad6:	663b      	str	r3, [r7, #96]	; 0x60
 8006ad8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	3314      	adds	r3, #20
 8006ade:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006ae0:	633a      	str	r2, [r7, #48]	; 0x30
 8006ae2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ae4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006ae6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006ae8:	e841 2300 	strex	r3, r2, [r1]
 8006aec:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006aee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d1e5      	bne.n	8006ac0 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006af4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006af6:	2220      	movs	r2, #32
 8006af8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006afc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006afe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b00:	2b01      	cmp	r3, #1
 8006b02:	d119      	bne.n	8006b38 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	330c      	adds	r3, #12
 8006b0a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b0c:	693b      	ldr	r3, [r7, #16]
 8006b0e:	e853 3f00 	ldrex	r3, [r3]
 8006b12:	60fb      	str	r3, [r7, #12]
   return(result);
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	f023 0310 	bic.w	r3, r3, #16
 8006b1a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006b1c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	330c      	adds	r3, #12
 8006b22:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006b24:	61fa      	str	r2, [r7, #28]
 8006b26:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b28:	69b9      	ldr	r1, [r7, #24]
 8006b2a:	69fa      	ldr	r2, [r7, #28]
 8006b2c:	e841 2300 	strex	r3, r2, [r1]
 8006b30:	617b      	str	r3, [r7, #20]
   return(result);
 8006b32:	697b      	ldr	r3, [r7, #20]
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d1e5      	bne.n	8006b04 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b38:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b3c:	2b01      	cmp	r3, #1
 8006b3e:	d106      	bne.n	8006b4e <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006b40:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b42:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006b44:	4619      	mov	r1, r3
 8006b46:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006b48:	f7ff ff0e 	bl	8006968 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006b4c:	e002      	b.n	8006b54 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8006b4e:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006b50:	f7fa fa2c 	bl	8000fac <HAL_UART_RxCpltCallback>
}
 8006b54:	bf00      	nop
 8006b56:	3770      	adds	r7, #112	; 0x70
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	bd80      	pop	{r7, pc}

08006b5c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b084      	sub	sp, #16
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b68:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b6e:	2b01      	cmp	r3, #1
 8006b70:	d108      	bne.n	8006b84 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006b76:	085b      	lsrs	r3, r3, #1
 8006b78:	b29b      	uxth	r3, r3
 8006b7a:	4619      	mov	r1, r3
 8006b7c:	68f8      	ldr	r0, [r7, #12]
 8006b7e:	f7ff fef3 	bl	8006968 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006b82:	e002      	b.n	8006b8a <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8006b84:	68f8      	ldr	r0, [r7, #12]
 8006b86:	f7ff fedb 	bl	8006940 <HAL_UART_RxHalfCpltCallback>
}
 8006b8a:	bf00      	nop
 8006b8c:	3710      	adds	r7, #16
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	bd80      	pop	{r7, pc}

08006b92 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006b92:	b580      	push	{r7, lr}
 8006b94:	b084      	sub	sp, #16
 8006b96:	af00      	add	r7, sp, #0
 8006b98:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ba2:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006ba4:	68bb      	ldr	r3, [r7, #8]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	695b      	ldr	r3, [r3, #20]
 8006baa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bae:	2b80      	cmp	r3, #128	; 0x80
 8006bb0:	bf0c      	ite	eq
 8006bb2:	2301      	moveq	r3, #1
 8006bb4:	2300      	movne	r3, #0
 8006bb6:	b2db      	uxtb	r3, r3
 8006bb8:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006bba:	68bb      	ldr	r3, [r7, #8]
 8006bbc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006bc0:	b2db      	uxtb	r3, r3
 8006bc2:	2b21      	cmp	r3, #33	; 0x21
 8006bc4:	d108      	bne.n	8006bd8 <UART_DMAError+0x46>
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d005      	beq.n	8006bd8 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006bcc:	68bb      	ldr	r3, [r7, #8]
 8006bce:	2200      	movs	r2, #0
 8006bd0:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8006bd2:	68b8      	ldr	r0, [r7, #8]
 8006bd4:	f000 f8c6 	bl	8006d64 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006bd8:	68bb      	ldr	r3, [r7, #8]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	695b      	ldr	r3, [r3, #20]
 8006bde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006be2:	2b40      	cmp	r3, #64	; 0x40
 8006be4:	bf0c      	ite	eq
 8006be6:	2301      	moveq	r3, #1
 8006be8:	2300      	movne	r3, #0
 8006bea:	b2db      	uxtb	r3, r3
 8006bec:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006bee:	68bb      	ldr	r3, [r7, #8]
 8006bf0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006bf4:	b2db      	uxtb	r3, r3
 8006bf6:	2b22      	cmp	r3, #34	; 0x22
 8006bf8:	d108      	bne.n	8006c0c <UART_DMAError+0x7a>
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d005      	beq.n	8006c0c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006c00:	68bb      	ldr	r3, [r7, #8]
 8006c02:	2200      	movs	r2, #0
 8006c04:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8006c06:	68b8      	ldr	r0, [r7, #8]
 8006c08:	f000 f8d4 	bl	8006db4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006c0c:	68bb      	ldr	r3, [r7, #8]
 8006c0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c10:	f043 0210 	orr.w	r2, r3, #16
 8006c14:	68bb      	ldr	r3, [r7, #8]
 8006c16:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006c18:	68b8      	ldr	r0, [r7, #8]
 8006c1a:	f7ff fe9b 	bl	8006954 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006c1e:	bf00      	nop
 8006c20:	3710      	adds	r7, #16
 8006c22:	46bd      	mov	sp, r7
 8006c24:	bd80      	pop	{r7, pc}
	...

08006c28 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006c28:	b580      	push	{r7, lr}
 8006c2a:	b098      	sub	sp, #96	; 0x60
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	60f8      	str	r0, [r7, #12]
 8006c30:	60b9      	str	r1, [r7, #8]
 8006c32:	4613      	mov	r3, r2
 8006c34:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8006c36:	68ba      	ldr	r2, [r7, #8]
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	88fa      	ldrh	r2, [r7, #6]
 8006c40:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	2200      	movs	r2, #0
 8006c46:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	2222      	movs	r2, #34	; 0x22
 8006c4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c54:	4a40      	ldr	r2, [pc, #256]	; (8006d58 <UART_Start_Receive_DMA+0x130>)
 8006c56:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c5c:	4a3f      	ldr	r2, [pc, #252]	; (8006d5c <UART_Start_Receive_DMA+0x134>)
 8006c5e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c64:	4a3e      	ldr	r2, [pc, #248]	; (8006d60 <UART_Start_Receive_DMA+0x138>)
 8006c66:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006c70:	f107 0308 	add.w	r3, r7, #8
 8006c74:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	3304      	adds	r3, #4
 8006c80:	4619      	mov	r1, r3
 8006c82:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006c84:	681a      	ldr	r2, [r3, #0]
 8006c86:	88fb      	ldrh	r3, [r7, #6]
 8006c88:	f7fd fa48 	bl	800411c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	613b      	str	r3, [r7, #16]
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	613b      	str	r3, [r7, #16]
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	685b      	ldr	r3, [r3, #4]
 8006c9e:	613b      	str	r3, [r7, #16]
 8006ca0:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	691b      	ldr	r3, [r3, #16]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d019      	beq.n	8006ce6 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	330c      	adds	r3, #12
 8006cb8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006cbc:	e853 3f00 	ldrex	r3, [r3]
 8006cc0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006cc2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006cc4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006cc8:	65bb      	str	r3, [r7, #88]	; 0x58
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	330c      	adds	r3, #12
 8006cd0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006cd2:	64fa      	str	r2, [r7, #76]	; 0x4c
 8006cd4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cd6:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8006cd8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006cda:	e841 2300 	strex	r3, r2, [r1]
 8006cde:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8006ce0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d1e5      	bne.n	8006cb2 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	3314      	adds	r3, #20
 8006cec:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cf0:	e853 3f00 	ldrex	r3, [r3]
 8006cf4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006cf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cf8:	f043 0301 	orr.w	r3, r3, #1
 8006cfc:	657b      	str	r3, [r7, #84]	; 0x54
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	3314      	adds	r3, #20
 8006d04:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006d06:	63ba      	str	r2, [r7, #56]	; 0x38
 8006d08:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d0a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8006d0c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006d0e:	e841 2300 	strex	r3, r2, [r1]
 8006d12:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006d14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d1e5      	bne.n	8006ce6 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	3314      	adds	r3, #20
 8006d20:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d22:	69bb      	ldr	r3, [r7, #24]
 8006d24:	e853 3f00 	ldrex	r3, [r3]
 8006d28:	617b      	str	r3, [r7, #20]
   return(result);
 8006d2a:	697b      	ldr	r3, [r7, #20]
 8006d2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d30:	653b      	str	r3, [r7, #80]	; 0x50
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	3314      	adds	r3, #20
 8006d38:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006d3a:	627a      	str	r2, [r7, #36]	; 0x24
 8006d3c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d3e:	6a39      	ldr	r1, [r7, #32]
 8006d40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d42:	e841 2300 	strex	r3, r2, [r1]
 8006d46:	61fb      	str	r3, [r7, #28]
   return(result);
 8006d48:	69fb      	ldr	r3, [r7, #28]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d1e5      	bne.n	8006d1a <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 8006d4e:	2300      	movs	r3, #0
}
 8006d50:	4618      	mov	r0, r3
 8006d52:	3760      	adds	r7, #96	; 0x60
 8006d54:	46bd      	mov	sp, r7
 8006d56:	bd80      	pop	{r7, pc}
 8006d58:	08006a37 	.word	0x08006a37
 8006d5c:	08006b5d 	.word	0x08006b5d
 8006d60:	08006b93 	.word	0x08006b93

08006d64 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006d64:	b480      	push	{r7}
 8006d66:	b089      	sub	sp, #36	; 0x24
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	330c      	adds	r3, #12
 8006d72:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	e853 3f00 	ldrex	r3, [r3]
 8006d7a:	60bb      	str	r3, [r7, #8]
   return(result);
 8006d7c:	68bb      	ldr	r3, [r7, #8]
 8006d7e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006d82:	61fb      	str	r3, [r7, #28]
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	330c      	adds	r3, #12
 8006d8a:	69fa      	ldr	r2, [r7, #28]
 8006d8c:	61ba      	str	r2, [r7, #24]
 8006d8e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d90:	6979      	ldr	r1, [r7, #20]
 8006d92:	69ba      	ldr	r2, [r7, #24]
 8006d94:	e841 2300 	strex	r3, r2, [r1]
 8006d98:	613b      	str	r3, [r7, #16]
   return(result);
 8006d9a:	693b      	ldr	r3, [r7, #16]
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d1e5      	bne.n	8006d6c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2220      	movs	r2, #32
 8006da4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8006da8:	bf00      	nop
 8006daa:	3724      	adds	r7, #36	; 0x24
 8006dac:	46bd      	mov	sp, r7
 8006dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db2:	4770      	bx	lr

08006db4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006db4:	b480      	push	{r7}
 8006db6:	b095      	sub	sp, #84	; 0x54
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	330c      	adds	r3, #12
 8006dc2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006dc6:	e853 3f00 	ldrex	r3, [r3]
 8006dca:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006dcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dce:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006dd2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	330c      	adds	r3, #12
 8006dda:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006ddc:	643a      	str	r2, [r7, #64]	; 0x40
 8006dde:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006de0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006de2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006de4:	e841 2300 	strex	r3, r2, [r1]
 8006de8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006dea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d1e5      	bne.n	8006dbc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	3314      	adds	r3, #20
 8006df6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006df8:	6a3b      	ldr	r3, [r7, #32]
 8006dfa:	e853 3f00 	ldrex	r3, [r3]
 8006dfe:	61fb      	str	r3, [r7, #28]
   return(result);
 8006e00:	69fb      	ldr	r3, [r7, #28]
 8006e02:	f023 0301 	bic.w	r3, r3, #1
 8006e06:	64bb      	str	r3, [r7, #72]	; 0x48
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	3314      	adds	r3, #20
 8006e0e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006e10:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006e12:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e14:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006e16:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006e18:	e841 2300 	strex	r3, r2, [r1]
 8006e1c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006e1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d1e5      	bne.n	8006df0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e28:	2b01      	cmp	r3, #1
 8006e2a:	d119      	bne.n	8006e60 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	330c      	adds	r3, #12
 8006e32:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	e853 3f00 	ldrex	r3, [r3]
 8006e3a:	60bb      	str	r3, [r7, #8]
   return(result);
 8006e3c:	68bb      	ldr	r3, [r7, #8]
 8006e3e:	f023 0310 	bic.w	r3, r3, #16
 8006e42:	647b      	str	r3, [r7, #68]	; 0x44
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	330c      	adds	r3, #12
 8006e4a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006e4c:	61ba      	str	r2, [r7, #24]
 8006e4e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e50:	6979      	ldr	r1, [r7, #20]
 8006e52:	69ba      	ldr	r2, [r7, #24]
 8006e54:	e841 2300 	strex	r3, r2, [r1]
 8006e58:	613b      	str	r3, [r7, #16]
   return(result);
 8006e5a:	693b      	ldr	r3, [r7, #16]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d1e5      	bne.n	8006e2c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2220      	movs	r2, #32
 8006e64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006e6e:	bf00      	nop
 8006e70:	3754      	adds	r7, #84	; 0x54
 8006e72:	46bd      	mov	sp, r7
 8006e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e78:	4770      	bx	lr

08006e7a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006e7a:	b580      	push	{r7, lr}
 8006e7c:	b084      	sub	sp, #16
 8006e7e:	af00      	add	r7, sp, #0
 8006e80:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e86:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	2200      	movs	r2, #0
 8006e92:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006e94:	68f8      	ldr	r0, [r7, #12]
 8006e96:	f7ff fd5d 	bl	8006954 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006e9a:	bf00      	nop
 8006e9c:	3710      	adds	r7, #16
 8006e9e:	46bd      	mov	sp, r7
 8006ea0:	bd80      	pop	{r7, pc}

08006ea2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006ea2:	b480      	push	{r7}
 8006ea4:	b085      	sub	sp, #20
 8006ea6:	af00      	add	r7, sp, #0
 8006ea8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006eb0:	b2db      	uxtb	r3, r3
 8006eb2:	2b21      	cmp	r3, #33	; 0x21
 8006eb4:	d13e      	bne.n	8006f34 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	689b      	ldr	r3, [r3, #8]
 8006eba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ebe:	d114      	bne.n	8006eea <UART_Transmit_IT+0x48>
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	691b      	ldr	r3, [r3, #16]
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d110      	bne.n	8006eea <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	6a1b      	ldr	r3, [r3, #32]
 8006ecc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	881b      	ldrh	r3, [r3, #0]
 8006ed2:	461a      	mov	r2, r3
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006edc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	6a1b      	ldr	r3, [r3, #32]
 8006ee2:	1c9a      	adds	r2, r3, #2
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	621a      	str	r2, [r3, #32]
 8006ee8:	e008      	b.n	8006efc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	6a1b      	ldr	r3, [r3, #32]
 8006eee:	1c59      	adds	r1, r3, #1
 8006ef0:	687a      	ldr	r2, [r7, #4]
 8006ef2:	6211      	str	r1, [r2, #32]
 8006ef4:	781a      	ldrb	r2, [r3, #0]
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006f00:	b29b      	uxth	r3, r3
 8006f02:	3b01      	subs	r3, #1
 8006f04:	b29b      	uxth	r3, r3
 8006f06:	687a      	ldr	r2, [r7, #4]
 8006f08:	4619      	mov	r1, r3
 8006f0a:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d10f      	bne.n	8006f30 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	68da      	ldr	r2, [r3, #12]
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006f1e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	68da      	ldr	r2, [r3, #12]
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006f2e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006f30:	2300      	movs	r3, #0
 8006f32:	e000      	b.n	8006f36 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006f34:	2302      	movs	r3, #2
  }
}
 8006f36:	4618      	mov	r0, r3
 8006f38:	3714      	adds	r7, #20
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f40:	4770      	bx	lr

08006f42 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006f42:	b580      	push	{r7, lr}
 8006f44:	b082      	sub	sp, #8
 8006f46:	af00      	add	r7, sp, #0
 8006f48:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	68da      	ldr	r2, [r3, #12]
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006f58:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	2220      	movs	r2, #32
 8006f5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006f62:	6878      	ldr	r0, [r7, #4]
 8006f64:	f7ff fcd8 	bl	8006918 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006f68:	2300      	movs	r3, #0
}
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	3708      	adds	r7, #8
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	bd80      	pop	{r7, pc}

08006f72 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006f72:	b580      	push	{r7, lr}
 8006f74:	b08c      	sub	sp, #48	; 0x30
 8006f76:	af00      	add	r7, sp, #0
 8006f78:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006f80:	b2db      	uxtb	r3, r3
 8006f82:	2b22      	cmp	r3, #34	; 0x22
 8006f84:	f040 80ab 	bne.w	80070de <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	689b      	ldr	r3, [r3, #8]
 8006f8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f90:	d117      	bne.n	8006fc2 <UART_Receive_IT+0x50>
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	691b      	ldr	r3, [r3, #16]
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d113      	bne.n	8006fc2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006f9a:	2300      	movs	r3, #0
 8006f9c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fa2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	685b      	ldr	r3, [r3, #4]
 8006faa:	b29b      	uxth	r3, r3
 8006fac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006fb0:	b29a      	uxth	r2, r3
 8006fb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fb4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fba:	1c9a      	adds	r2, r3, #2
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	629a      	str	r2, [r3, #40]	; 0x28
 8006fc0:	e026      	b.n	8007010 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fc6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006fc8:	2300      	movs	r3, #0
 8006fca:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	689b      	ldr	r3, [r3, #8]
 8006fd0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006fd4:	d007      	beq.n	8006fe6 <UART_Receive_IT+0x74>
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	689b      	ldr	r3, [r3, #8]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d10a      	bne.n	8006ff4 <UART_Receive_IT+0x82>
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	691b      	ldr	r3, [r3, #16]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d106      	bne.n	8006ff4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	685b      	ldr	r3, [r3, #4]
 8006fec:	b2da      	uxtb	r2, r3
 8006fee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ff0:	701a      	strb	r2, [r3, #0]
 8006ff2:	e008      	b.n	8007006 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	685b      	ldr	r3, [r3, #4]
 8006ffa:	b2db      	uxtb	r3, r3
 8006ffc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007000:	b2da      	uxtb	r2, r3
 8007002:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007004:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800700a:	1c5a      	adds	r2, r3, #1
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007014:	b29b      	uxth	r3, r3
 8007016:	3b01      	subs	r3, #1
 8007018:	b29b      	uxth	r3, r3
 800701a:	687a      	ldr	r2, [r7, #4]
 800701c:	4619      	mov	r1, r3
 800701e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007020:	2b00      	cmp	r3, #0
 8007022:	d15a      	bne.n	80070da <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	68da      	ldr	r2, [r3, #12]
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	f022 0220 	bic.w	r2, r2, #32
 8007032:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	68da      	ldr	r2, [r3, #12]
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007042:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	695a      	ldr	r2, [r3, #20]
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f022 0201 	bic.w	r2, r2, #1
 8007052:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2220      	movs	r2, #32
 8007058:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007060:	2b01      	cmp	r3, #1
 8007062:	d135      	bne.n	80070d0 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2200      	movs	r2, #0
 8007068:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	330c      	adds	r3, #12
 8007070:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007072:	697b      	ldr	r3, [r7, #20]
 8007074:	e853 3f00 	ldrex	r3, [r3]
 8007078:	613b      	str	r3, [r7, #16]
   return(result);
 800707a:	693b      	ldr	r3, [r7, #16]
 800707c:	f023 0310 	bic.w	r3, r3, #16
 8007080:	627b      	str	r3, [r7, #36]	; 0x24
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	330c      	adds	r3, #12
 8007088:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800708a:	623a      	str	r2, [r7, #32]
 800708c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800708e:	69f9      	ldr	r1, [r7, #28]
 8007090:	6a3a      	ldr	r2, [r7, #32]
 8007092:	e841 2300 	strex	r3, r2, [r1]
 8007096:	61bb      	str	r3, [r7, #24]
   return(result);
 8007098:	69bb      	ldr	r3, [r7, #24]
 800709a:	2b00      	cmp	r3, #0
 800709c:	d1e5      	bne.n	800706a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	f003 0310 	and.w	r3, r3, #16
 80070a8:	2b10      	cmp	r3, #16
 80070aa:	d10a      	bne.n	80070c2 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80070ac:	2300      	movs	r3, #0
 80070ae:	60fb      	str	r3, [r7, #12]
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	60fb      	str	r3, [r7, #12]
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	685b      	ldr	r3, [r3, #4]
 80070be:	60fb      	str	r3, [r7, #12]
 80070c0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80070c6:	4619      	mov	r1, r3
 80070c8:	6878      	ldr	r0, [r7, #4]
 80070ca:	f7ff fc4d 	bl	8006968 <HAL_UARTEx_RxEventCallback>
 80070ce:	e002      	b.n	80070d6 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80070d0:	6878      	ldr	r0, [r7, #4]
 80070d2:	f7f9 ff6b 	bl	8000fac <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80070d6:	2300      	movs	r3, #0
 80070d8:	e002      	b.n	80070e0 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80070da:	2300      	movs	r3, #0
 80070dc:	e000      	b.n	80070e0 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80070de:	2302      	movs	r3, #2
  }
}
 80070e0:	4618      	mov	r0, r3
 80070e2:	3730      	adds	r7, #48	; 0x30
 80070e4:	46bd      	mov	sp, r7
 80070e6:	bd80      	pop	{r7, pc}

080070e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80070e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80070ec:	b0c0      	sub	sp, #256	; 0x100
 80070ee:	af00      	add	r7, sp, #0
 80070f0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80070f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	691b      	ldr	r3, [r3, #16]
 80070fc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007100:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007104:	68d9      	ldr	r1, [r3, #12]
 8007106:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800710a:	681a      	ldr	r2, [r3, #0]
 800710c:	ea40 0301 	orr.w	r3, r0, r1
 8007110:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007112:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007116:	689a      	ldr	r2, [r3, #8]
 8007118:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800711c:	691b      	ldr	r3, [r3, #16]
 800711e:	431a      	orrs	r2, r3
 8007120:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007124:	695b      	ldr	r3, [r3, #20]
 8007126:	431a      	orrs	r2, r3
 8007128:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800712c:	69db      	ldr	r3, [r3, #28]
 800712e:	4313      	orrs	r3, r2
 8007130:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007134:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	68db      	ldr	r3, [r3, #12]
 800713c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007140:	f021 010c 	bic.w	r1, r1, #12
 8007144:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007148:	681a      	ldr	r2, [r3, #0]
 800714a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800714e:	430b      	orrs	r3, r1
 8007150:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007152:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	695b      	ldr	r3, [r3, #20]
 800715a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800715e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007162:	6999      	ldr	r1, [r3, #24]
 8007164:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007168:	681a      	ldr	r2, [r3, #0]
 800716a:	ea40 0301 	orr.w	r3, r0, r1
 800716e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007170:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007174:	681a      	ldr	r2, [r3, #0]
 8007176:	4b8f      	ldr	r3, [pc, #572]	; (80073b4 <UART_SetConfig+0x2cc>)
 8007178:	429a      	cmp	r2, r3
 800717a:	d005      	beq.n	8007188 <UART_SetConfig+0xa0>
 800717c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007180:	681a      	ldr	r2, [r3, #0]
 8007182:	4b8d      	ldr	r3, [pc, #564]	; (80073b8 <UART_SetConfig+0x2d0>)
 8007184:	429a      	cmp	r2, r3
 8007186:	d104      	bne.n	8007192 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007188:	f7fe f970 	bl	800546c <HAL_RCC_GetPCLK2Freq>
 800718c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007190:	e003      	b.n	800719a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007192:	f7fe f957 	bl	8005444 <HAL_RCC_GetPCLK1Freq>
 8007196:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800719a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800719e:	69db      	ldr	r3, [r3, #28]
 80071a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80071a4:	f040 810c 	bne.w	80073c0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80071a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80071ac:	2200      	movs	r2, #0
 80071ae:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80071b2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80071b6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80071ba:	4622      	mov	r2, r4
 80071bc:	462b      	mov	r3, r5
 80071be:	1891      	adds	r1, r2, r2
 80071c0:	65b9      	str	r1, [r7, #88]	; 0x58
 80071c2:	415b      	adcs	r3, r3
 80071c4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80071c6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80071ca:	4621      	mov	r1, r4
 80071cc:	eb12 0801 	adds.w	r8, r2, r1
 80071d0:	4629      	mov	r1, r5
 80071d2:	eb43 0901 	adc.w	r9, r3, r1
 80071d6:	f04f 0200 	mov.w	r2, #0
 80071da:	f04f 0300 	mov.w	r3, #0
 80071de:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80071e2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80071e6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80071ea:	4690      	mov	r8, r2
 80071ec:	4699      	mov	r9, r3
 80071ee:	4623      	mov	r3, r4
 80071f0:	eb18 0303 	adds.w	r3, r8, r3
 80071f4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80071f8:	462b      	mov	r3, r5
 80071fa:	eb49 0303 	adc.w	r3, r9, r3
 80071fe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007202:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007206:	685b      	ldr	r3, [r3, #4]
 8007208:	2200      	movs	r2, #0
 800720a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800720e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8007212:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8007216:	460b      	mov	r3, r1
 8007218:	18db      	adds	r3, r3, r3
 800721a:	653b      	str	r3, [r7, #80]	; 0x50
 800721c:	4613      	mov	r3, r2
 800721e:	eb42 0303 	adc.w	r3, r2, r3
 8007222:	657b      	str	r3, [r7, #84]	; 0x54
 8007224:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007228:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800722c:	f7f9 fd3c 	bl	8000ca8 <__aeabi_uldivmod>
 8007230:	4602      	mov	r2, r0
 8007232:	460b      	mov	r3, r1
 8007234:	4b61      	ldr	r3, [pc, #388]	; (80073bc <UART_SetConfig+0x2d4>)
 8007236:	fba3 2302 	umull	r2, r3, r3, r2
 800723a:	095b      	lsrs	r3, r3, #5
 800723c:	011c      	lsls	r4, r3, #4
 800723e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007242:	2200      	movs	r2, #0
 8007244:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007248:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800724c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007250:	4642      	mov	r2, r8
 8007252:	464b      	mov	r3, r9
 8007254:	1891      	adds	r1, r2, r2
 8007256:	64b9      	str	r1, [r7, #72]	; 0x48
 8007258:	415b      	adcs	r3, r3
 800725a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800725c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007260:	4641      	mov	r1, r8
 8007262:	eb12 0a01 	adds.w	sl, r2, r1
 8007266:	4649      	mov	r1, r9
 8007268:	eb43 0b01 	adc.w	fp, r3, r1
 800726c:	f04f 0200 	mov.w	r2, #0
 8007270:	f04f 0300 	mov.w	r3, #0
 8007274:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007278:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800727c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007280:	4692      	mov	sl, r2
 8007282:	469b      	mov	fp, r3
 8007284:	4643      	mov	r3, r8
 8007286:	eb1a 0303 	adds.w	r3, sl, r3
 800728a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800728e:	464b      	mov	r3, r9
 8007290:	eb4b 0303 	adc.w	r3, fp, r3
 8007294:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007298:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800729c:	685b      	ldr	r3, [r3, #4]
 800729e:	2200      	movs	r2, #0
 80072a0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80072a4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80072a8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80072ac:	460b      	mov	r3, r1
 80072ae:	18db      	adds	r3, r3, r3
 80072b0:	643b      	str	r3, [r7, #64]	; 0x40
 80072b2:	4613      	mov	r3, r2
 80072b4:	eb42 0303 	adc.w	r3, r2, r3
 80072b8:	647b      	str	r3, [r7, #68]	; 0x44
 80072ba:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80072be:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80072c2:	f7f9 fcf1 	bl	8000ca8 <__aeabi_uldivmod>
 80072c6:	4602      	mov	r2, r0
 80072c8:	460b      	mov	r3, r1
 80072ca:	4611      	mov	r1, r2
 80072cc:	4b3b      	ldr	r3, [pc, #236]	; (80073bc <UART_SetConfig+0x2d4>)
 80072ce:	fba3 2301 	umull	r2, r3, r3, r1
 80072d2:	095b      	lsrs	r3, r3, #5
 80072d4:	2264      	movs	r2, #100	; 0x64
 80072d6:	fb02 f303 	mul.w	r3, r2, r3
 80072da:	1acb      	subs	r3, r1, r3
 80072dc:	00db      	lsls	r3, r3, #3
 80072de:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80072e2:	4b36      	ldr	r3, [pc, #216]	; (80073bc <UART_SetConfig+0x2d4>)
 80072e4:	fba3 2302 	umull	r2, r3, r3, r2
 80072e8:	095b      	lsrs	r3, r3, #5
 80072ea:	005b      	lsls	r3, r3, #1
 80072ec:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80072f0:	441c      	add	r4, r3
 80072f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80072f6:	2200      	movs	r2, #0
 80072f8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80072fc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007300:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8007304:	4642      	mov	r2, r8
 8007306:	464b      	mov	r3, r9
 8007308:	1891      	adds	r1, r2, r2
 800730a:	63b9      	str	r1, [r7, #56]	; 0x38
 800730c:	415b      	adcs	r3, r3
 800730e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007310:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007314:	4641      	mov	r1, r8
 8007316:	1851      	adds	r1, r2, r1
 8007318:	6339      	str	r1, [r7, #48]	; 0x30
 800731a:	4649      	mov	r1, r9
 800731c:	414b      	adcs	r3, r1
 800731e:	637b      	str	r3, [r7, #52]	; 0x34
 8007320:	f04f 0200 	mov.w	r2, #0
 8007324:	f04f 0300 	mov.w	r3, #0
 8007328:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800732c:	4659      	mov	r1, fp
 800732e:	00cb      	lsls	r3, r1, #3
 8007330:	4651      	mov	r1, sl
 8007332:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007336:	4651      	mov	r1, sl
 8007338:	00ca      	lsls	r2, r1, #3
 800733a:	4610      	mov	r0, r2
 800733c:	4619      	mov	r1, r3
 800733e:	4603      	mov	r3, r0
 8007340:	4642      	mov	r2, r8
 8007342:	189b      	adds	r3, r3, r2
 8007344:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007348:	464b      	mov	r3, r9
 800734a:	460a      	mov	r2, r1
 800734c:	eb42 0303 	adc.w	r3, r2, r3
 8007350:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007354:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007358:	685b      	ldr	r3, [r3, #4]
 800735a:	2200      	movs	r2, #0
 800735c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007360:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8007364:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007368:	460b      	mov	r3, r1
 800736a:	18db      	adds	r3, r3, r3
 800736c:	62bb      	str	r3, [r7, #40]	; 0x28
 800736e:	4613      	mov	r3, r2
 8007370:	eb42 0303 	adc.w	r3, r2, r3
 8007374:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007376:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800737a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800737e:	f7f9 fc93 	bl	8000ca8 <__aeabi_uldivmod>
 8007382:	4602      	mov	r2, r0
 8007384:	460b      	mov	r3, r1
 8007386:	4b0d      	ldr	r3, [pc, #52]	; (80073bc <UART_SetConfig+0x2d4>)
 8007388:	fba3 1302 	umull	r1, r3, r3, r2
 800738c:	095b      	lsrs	r3, r3, #5
 800738e:	2164      	movs	r1, #100	; 0x64
 8007390:	fb01 f303 	mul.w	r3, r1, r3
 8007394:	1ad3      	subs	r3, r2, r3
 8007396:	00db      	lsls	r3, r3, #3
 8007398:	3332      	adds	r3, #50	; 0x32
 800739a:	4a08      	ldr	r2, [pc, #32]	; (80073bc <UART_SetConfig+0x2d4>)
 800739c:	fba2 2303 	umull	r2, r3, r2, r3
 80073a0:	095b      	lsrs	r3, r3, #5
 80073a2:	f003 0207 	and.w	r2, r3, #7
 80073a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	4422      	add	r2, r4
 80073ae:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80073b0:	e105      	b.n	80075be <UART_SetConfig+0x4d6>
 80073b2:	bf00      	nop
 80073b4:	40011000 	.word	0x40011000
 80073b8:	40011400 	.word	0x40011400
 80073bc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80073c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80073c4:	2200      	movs	r2, #0
 80073c6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80073ca:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80073ce:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80073d2:	4642      	mov	r2, r8
 80073d4:	464b      	mov	r3, r9
 80073d6:	1891      	adds	r1, r2, r2
 80073d8:	6239      	str	r1, [r7, #32]
 80073da:	415b      	adcs	r3, r3
 80073dc:	627b      	str	r3, [r7, #36]	; 0x24
 80073de:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80073e2:	4641      	mov	r1, r8
 80073e4:	1854      	adds	r4, r2, r1
 80073e6:	4649      	mov	r1, r9
 80073e8:	eb43 0501 	adc.w	r5, r3, r1
 80073ec:	f04f 0200 	mov.w	r2, #0
 80073f0:	f04f 0300 	mov.w	r3, #0
 80073f4:	00eb      	lsls	r3, r5, #3
 80073f6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80073fa:	00e2      	lsls	r2, r4, #3
 80073fc:	4614      	mov	r4, r2
 80073fe:	461d      	mov	r5, r3
 8007400:	4643      	mov	r3, r8
 8007402:	18e3      	adds	r3, r4, r3
 8007404:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007408:	464b      	mov	r3, r9
 800740a:	eb45 0303 	adc.w	r3, r5, r3
 800740e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007412:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007416:	685b      	ldr	r3, [r3, #4]
 8007418:	2200      	movs	r2, #0
 800741a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800741e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007422:	f04f 0200 	mov.w	r2, #0
 8007426:	f04f 0300 	mov.w	r3, #0
 800742a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800742e:	4629      	mov	r1, r5
 8007430:	008b      	lsls	r3, r1, #2
 8007432:	4621      	mov	r1, r4
 8007434:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007438:	4621      	mov	r1, r4
 800743a:	008a      	lsls	r2, r1, #2
 800743c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007440:	f7f9 fc32 	bl	8000ca8 <__aeabi_uldivmod>
 8007444:	4602      	mov	r2, r0
 8007446:	460b      	mov	r3, r1
 8007448:	4b60      	ldr	r3, [pc, #384]	; (80075cc <UART_SetConfig+0x4e4>)
 800744a:	fba3 2302 	umull	r2, r3, r3, r2
 800744e:	095b      	lsrs	r3, r3, #5
 8007450:	011c      	lsls	r4, r3, #4
 8007452:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007456:	2200      	movs	r2, #0
 8007458:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800745c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007460:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007464:	4642      	mov	r2, r8
 8007466:	464b      	mov	r3, r9
 8007468:	1891      	adds	r1, r2, r2
 800746a:	61b9      	str	r1, [r7, #24]
 800746c:	415b      	adcs	r3, r3
 800746e:	61fb      	str	r3, [r7, #28]
 8007470:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007474:	4641      	mov	r1, r8
 8007476:	1851      	adds	r1, r2, r1
 8007478:	6139      	str	r1, [r7, #16]
 800747a:	4649      	mov	r1, r9
 800747c:	414b      	adcs	r3, r1
 800747e:	617b      	str	r3, [r7, #20]
 8007480:	f04f 0200 	mov.w	r2, #0
 8007484:	f04f 0300 	mov.w	r3, #0
 8007488:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800748c:	4659      	mov	r1, fp
 800748e:	00cb      	lsls	r3, r1, #3
 8007490:	4651      	mov	r1, sl
 8007492:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007496:	4651      	mov	r1, sl
 8007498:	00ca      	lsls	r2, r1, #3
 800749a:	4610      	mov	r0, r2
 800749c:	4619      	mov	r1, r3
 800749e:	4603      	mov	r3, r0
 80074a0:	4642      	mov	r2, r8
 80074a2:	189b      	adds	r3, r3, r2
 80074a4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80074a8:	464b      	mov	r3, r9
 80074aa:	460a      	mov	r2, r1
 80074ac:	eb42 0303 	adc.w	r3, r2, r3
 80074b0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80074b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074b8:	685b      	ldr	r3, [r3, #4]
 80074ba:	2200      	movs	r2, #0
 80074bc:	67bb      	str	r3, [r7, #120]	; 0x78
 80074be:	67fa      	str	r2, [r7, #124]	; 0x7c
 80074c0:	f04f 0200 	mov.w	r2, #0
 80074c4:	f04f 0300 	mov.w	r3, #0
 80074c8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80074cc:	4649      	mov	r1, r9
 80074ce:	008b      	lsls	r3, r1, #2
 80074d0:	4641      	mov	r1, r8
 80074d2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80074d6:	4641      	mov	r1, r8
 80074d8:	008a      	lsls	r2, r1, #2
 80074da:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80074de:	f7f9 fbe3 	bl	8000ca8 <__aeabi_uldivmod>
 80074e2:	4602      	mov	r2, r0
 80074e4:	460b      	mov	r3, r1
 80074e6:	4b39      	ldr	r3, [pc, #228]	; (80075cc <UART_SetConfig+0x4e4>)
 80074e8:	fba3 1302 	umull	r1, r3, r3, r2
 80074ec:	095b      	lsrs	r3, r3, #5
 80074ee:	2164      	movs	r1, #100	; 0x64
 80074f0:	fb01 f303 	mul.w	r3, r1, r3
 80074f4:	1ad3      	subs	r3, r2, r3
 80074f6:	011b      	lsls	r3, r3, #4
 80074f8:	3332      	adds	r3, #50	; 0x32
 80074fa:	4a34      	ldr	r2, [pc, #208]	; (80075cc <UART_SetConfig+0x4e4>)
 80074fc:	fba2 2303 	umull	r2, r3, r2, r3
 8007500:	095b      	lsrs	r3, r3, #5
 8007502:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007506:	441c      	add	r4, r3
 8007508:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800750c:	2200      	movs	r2, #0
 800750e:	673b      	str	r3, [r7, #112]	; 0x70
 8007510:	677a      	str	r2, [r7, #116]	; 0x74
 8007512:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8007516:	4642      	mov	r2, r8
 8007518:	464b      	mov	r3, r9
 800751a:	1891      	adds	r1, r2, r2
 800751c:	60b9      	str	r1, [r7, #8]
 800751e:	415b      	adcs	r3, r3
 8007520:	60fb      	str	r3, [r7, #12]
 8007522:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007526:	4641      	mov	r1, r8
 8007528:	1851      	adds	r1, r2, r1
 800752a:	6039      	str	r1, [r7, #0]
 800752c:	4649      	mov	r1, r9
 800752e:	414b      	adcs	r3, r1
 8007530:	607b      	str	r3, [r7, #4]
 8007532:	f04f 0200 	mov.w	r2, #0
 8007536:	f04f 0300 	mov.w	r3, #0
 800753a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800753e:	4659      	mov	r1, fp
 8007540:	00cb      	lsls	r3, r1, #3
 8007542:	4651      	mov	r1, sl
 8007544:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007548:	4651      	mov	r1, sl
 800754a:	00ca      	lsls	r2, r1, #3
 800754c:	4610      	mov	r0, r2
 800754e:	4619      	mov	r1, r3
 8007550:	4603      	mov	r3, r0
 8007552:	4642      	mov	r2, r8
 8007554:	189b      	adds	r3, r3, r2
 8007556:	66bb      	str	r3, [r7, #104]	; 0x68
 8007558:	464b      	mov	r3, r9
 800755a:	460a      	mov	r2, r1
 800755c:	eb42 0303 	adc.w	r3, r2, r3
 8007560:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007562:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007566:	685b      	ldr	r3, [r3, #4]
 8007568:	2200      	movs	r2, #0
 800756a:	663b      	str	r3, [r7, #96]	; 0x60
 800756c:	667a      	str	r2, [r7, #100]	; 0x64
 800756e:	f04f 0200 	mov.w	r2, #0
 8007572:	f04f 0300 	mov.w	r3, #0
 8007576:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800757a:	4649      	mov	r1, r9
 800757c:	008b      	lsls	r3, r1, #2
 800757e:	4641      	mov	r1, r8
 8007580:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007584:	4641      	mov	r1, r8
 8007586:	008a      	lsls	r2, r1, #2
 8007588:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800758c:	f7f9 fb8c 	bl	8000ca8 <__aeabi_uldivmod>
 8007590:	4602      	mov	r2, r0
 8007592:	460b      	mov	r3, r1
 8007594:	4b0d      	ldr	r3, [pc, #52]	; (80075cc <UART_SetConfig+0x4e4>)
 8007596:	fba3 1302 	umull	r1, r3, r3, r2
 800759a:	095b      	lsrs	r3, r3, #5
 800759c:	2164      	movs	r1, #100	; 0x64
 800759e:	fb01 f303 	mul.w	r3, r1, r3
 80075a2:	1ad3      	subs	r3, r2, r3
 80075a4:	011b      	lsls	r3, r3, #4
 80075a6:	3332      	adds	r3, #50	; 0x32
 80075a8:	4a08      	ldr	r2, [pc, #32]	; (80075cc <UART_SetConfig+0x4e4>)
 80075aa:	fba2 2303 	umull	r2, r3, r2, r3
 80075ae:	095b      	lsrs	r3, r3, #5
 80075b0:	f003 020f 	and.w	r2, r3, #15
 80075b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	4422      	add	r2, r4
 80075bc:	609a      	str	r2, [r3, #8]
}
 80075be:	bf00      	nop
 80075c0:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80075c4:	46bd      	mov	sp, r7
 80075c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80075ca:	bf00      	nop
 80075cc:	51eb851f 	.word	0x51eb851f

080075d0 <atoi>:
 80075d0:	220a      	movs	r2, #10
 80075d2:	2100      	movs	r1, #0
 80075d4:	f000 b910 	b.w	80077f8 <strtol>

080075d8 <__errno>:
 80075d8:	4b01      	ldr	r3, [pc, #4]	; (80075e0 <__errno+0x8>)
 80075da:	6818      	ldr	r0, [r3, #0]
 80075dc:	4770      	bx	lr
 80075de:	bf00      	nop
 80075e0:	2000000c 	.word	0x2000000c

080075e4 <__libc_init_array>:
 80075e4:	b570      	push	{r4, r5, r6, lr}
 80075e6:	4d0d      	ldr	r5, [pc, #52]	; (800761c <__libc_init_array+0x38>)
 80075e8:	4c0d      	ldr	r4, [pc, #52]	; (8007620 <__libc_init_array+0x3c>)
 80075ea:	1b64      	subs	r4, r4, r5
 80075ec:	10a4      	asrs	r4, r4, #2
 80075ee:	2600      	movs	r6, #0
 80075f0:	42a6      	cmp	r6, r4
 80075f2:	d109      	bne.n	8007608 <__libc_init_array+0x24>
 80075f4:	4d0b      	ldr	r5, [pc, #44]	; (8007624 <__libc_init_array+0x40>)
 80075f6:	4c0c      	ldr	r4, [pc, #48]	; (8007628 <__libc_init_array+0x44>)
 80075f8:	f003 f8d4 	bl	800a7a4 <_init>
 80075fc:	1b64      	subs	r4, r4, r5
 80075fe:	10a4      	asrs	r4, r4, #2
 8007600:	2600      	movs	r6, #0
 8007602:	42a6      	cmp	r6, r4
 8007604:	d105      	bne.n	8007612 <__libc_init_array+0x2e>
 8007606:	bd70      	pop	{r4, r5, r6, pc}
 8007608:	f855 3b04 	ldr.w	r3, [r5], #4
 800760c:	4798      	blx	r3
 800760e:	3601      	adds	r6, #1
 8007610:	e7ee      	b.n	80075f0 <__libc_init_array+0xc>
 8007612:	f855 3b04 	ldr.w	r3, [r5], #4
 8007616:	4798      	blx	r3
 8007618:	3601      	adds	r6, #1
 800761a:	e7f2      	b.n	8007602 <__libc_init_array+0x1e>
 800761c:	0800ac98 	.word	0x0800ac98
 8007620:	0800ac98 	.word	0x0800ac98
 8007624:	0800ac98 	.word	0x0800ac98
 8007628:	0800ac9c 	.word	0x0800ac9c

0800762c <memset>:
 800762c:	4402      	add	r2, r0
 800762e:	4603      	mov	r3, r0
 8007630:	4293      	cmp	r3, r2
 8007632:	d100      	bne.n	8007636 <memset+0xa>
 8007634:	4770      	bx	lr
 8007636:	f803 1b01 	strb.w	r1, [r3], #1
 800763a:	e7f9      	b.n	8007630 <memset+0x4>

0800763c <strtok>:
 800763c:	4b16      	ldr	r3, [pc, #88]	; (8007698 <strtok+0x5c>)
 800763e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007640:	681e      	ldr	r6, [r3, #0]
 8007642:	6db4      	ldr	r4, [r6, #88]	; 0x58
 8007644:	4605      	mov	r5, r0
 8007646:	b9fc      	cbnz	r4, 8007688 <strtok+0x4c>
 8007648:	2050      	movs	r0, #80	; 0x50
 800764a:	9101      	str	r1, [sp, #4]
 800764c:	f000 f9b0 	bl	80079b0 <malloc>
 8007650:	9901      	ldr	r1, [sp, #4]
 8007652:	65b0      	str	r0, [r6, #88]	; 0x58
 8007654:	4602      	mov	r2, r0
 8007656:	b920      	cbnz	r0, 8007662 <strtok+0x26>
 8007658:	4b10      	ldr	r3, [pc, #64]	; (800769c <strtok+0x60>)
 800765a:	4811      	ldr	r0, [pc, #68]	; (80076a0 <strtok+0x64>)
 800765c:	2157      	movs	r1, #87	; 0x57
 800765e:	f000 f977 	bl	8007950 <__assert_func>
 8007662:	e9c0 4400 	strd	r4, r4, [r0]
 8007666:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800766a:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800766e:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8007672:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8007676:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800767a:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800767e:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8007682:	6184      	str	r4, [r0, #24]
 8007684:	7704      	strb	r4, [r0, #28]
 8007686:	6244      	str	r4, [r0, #36]	; 0x24
 8007688:	6db2      	ldr	r2, [r6, #88]	; 0x58
 800768a:	2301      	movs	r3, #1
 800768c:	4628      	mov	r0, r5
 800768e:	b002      	add	sp, #8
 8007690:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007694:	f000 b806 	b.w	80076a4 <__strtok_r>
 8007698:	2000000c 	.word	0x2000000c
 800769c:	0800a844 	.word	0x0800a844
 80076a0:	0800a85b 	.word	0x0800a85b

080076a4 <__strtok_r>:
 80076a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80076a6:	b908      	cbnz	r0, 80076ac <__strtok_r+0x8>
 80076a8:	6810      	ldr	r0, [r2, #0]
 80076aa:	b188      	cbz	r0, 80076d0 <__strtok_r+0x2c>
 80076ac:	4604      	mov	r4, r0
 80076ae:	4620      	mov	r0, r4
 80076b0:	f814 5b01 	ldrb.w	r5, [r4], #1
 80076b4:	460f      	mov	r7, r1
 80076b6:	f817 6b01 	ldrb.w	r6, [r7], #1
 80076ba:	b91e      	cbnz	r6, 80076c4 <__strtok_r+0x20>
 80076bc:	b965      	cbnz	r5, 80076d8 <__strtok_r+0x34>
 80076be:	6015      	str	r5, [r2, #0]
 80076c0:	4628      	mov	r0, r5
 80076c2:	e005      	b.n	80076d0 <__strtok_r+0x2c>
 80076c4:	42b5      	cmp	r5, r6
 80076c6:	d1f6      	bne.n	80076b6 <__strtok_r+0x12>
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d1f0      	bne.n	80076ae <__strtok_r+0xa>
 80076cc:	6014      	str	r4, [r2, #0]
 80076ce:	7003      	strb	r3, [r0, #0]
 80076d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80076d2:	461c      	mov	r4, r3
 80076d4:	e00c      	b.n	80076f0 <__strtok_r+0x4c>
 80076d6:	b915      	cbnz	r5, 80076de <__strtok_r+0x3a>
 80076d8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80076dc:	460e      	mov	r6, r1
 80076de:	f816 5b01 	ldrb.w	r5, [r6], #1
 80076e2:	42ab      	cmp	r3, r5
 80076e4:	d1f7      	bne.n	80076d6 <__strtok_r+0x32>
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d0f3      	beq.n	80076d2 <__strtok_r+0x2e>
 80076ea:	2300      	movs	r3, #0
 80076ec:	f804 3c01 	strb.w	r3, [r4, #-1]
 80076f0:	6014      	str	r4, [r2, #0]
 80076f2:	e7ed      	b.n	80076d0 <__strtok_r+0x2c>

080076f4 <_strtol_l.constprop.0>:
 80076f4:	2b01      	cmp	r3, #1
 80076f6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076fa:	d001      	beq.n	8007700 <_strtol_l.constprop.0+0xc>
 80076fc:	2b24      	cmp	r3, #36	; 0x24
 80076fe:	d906      	bls.n	800770e <_strtol_l.constprop.0+0x1a>
 8007700:	f7ff ff6a 	bl	80075d8 <__errno>
 8007704:	2316      	movs	r3, #22
 8007706:	6003      	str	r3, [r0, #0]
 8007708:	2000      	movs	r0, #0
 800770a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800770e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80077f4 <_strtol_l.constprop.0+0x100>
 8007712:	460d      	mov	r5, r1
 8007714:	462e      	mov	r6, r5
 8007716:	f815 4b01 	ldrb.w	r4, [r5], #1
 800771a:	f814 700c 	ldrb.w	r7, [r4, ip]
 800771e:	f017 0708 	ands.w	r7, r7, #8
 8007722:	d1f7      	bne.n	8007714 <_strtol_l.constprop.0+0x20>
 8007724:	2c2d      	cmp	r4, #45	; 0x2d
 8007726:	d132      	bne.n	800778e <_strtol_l.constprop.0+0x9a>
 8007728:	782c      	ldrb	r4, [r5, #0]
 800772a:	2701      	movs	r7, #1
 800772c:	1cb5      	adds	r5, r6, #2
 800772e:	2b00      	cmp	r3, #0
 8007730:	d05b      	beq.n	80077ea <_strtol_l.constprop.0+0xf6>
 8007732:	2b10      	cmp	r3, #16
 8007734:	d109      	bne.n	800774a <_strtol_l.constprop.0+0x56>
 8007736:	2c30      	cmp	r4, #48	; 0x30
 8007738:	d107      	bne.n	800774a <_strtol_l.constprop.0+0x56>
 800773a:	782c      	ldrb	r4, [r5, #0]
 800773c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007740:	2c58      	cmp	r4, #88	; 0x58
 8007742:	d14d      	bne.n	80077e0 <_strtol_l.constprop.0+0xec>
 8007744:	786c      	ldrb	r4, [r5, #1]
 8007746:	2310      	movs	r3, #16
 8007748:	3502      	adds	r5, #2
 800774a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800774e:	f108 38ff 	add.w	r8, r8, #4294967295
 8007752:	f04f 0c00 	mov.w	ip, #0
 8007756:	fbb8 f9f3 	udiv	r9, r8, r3
 800775a:	4666      	mov	r6, ip
 800775c:	fb03 8a19 	mls	sl, r3, r9, r8
 8007760:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8007764:	f1be 0f09 	cmp.w	lr, #9
 8007768:	d816      	bhi.n	8007798 <_strtol_l.constprop.0+0xa4>
 800776a:	4674      	mov	r4, lr
 800776c:	42a3      	cmp	r3, r4
 800776e:	dd24      	ble.n	80077ba <_strtol_l.constprop.0+0xc6>
 8007770:	f1bc 0f00 	cmp.w	ip, #0
 8007774:	db1e      	blt.n	80077b4 <_strtol_l.constprop.0+0xc0>
 8007776:	45b1      	cmp	r9, r6
 8007778:	d31c      	bcc.n	80077b4 <_strtol_l.constprop.0+0xc0>
 800777a:	d101      	bne.n	8007780 <_strtol_l.constprop.0+0x8c>
 800777c:	45a2      	cmp	sl, r4
 800777e:	db19      	blt.n	80077b4 <_strtol_l.constprop.0+0xc0>
 8007780:	fb06 4603 	mla	r6, r6, r3, r4
 8007784:	f04f 0c01 	mov.w	ip, #1
 8007788:	f815 4b01 	ldrb.w	r4, [r5], #1
 800778c:	e7e8      	b.n	8007760 <_strtol_l.constprop.0+0x6c>
 800778e:	2c2b      	cmp	r4, #43	; 0x2b
 8007790:	bf04      	itt	eq
 8007792:	782c      	ldrbeq	r4, [r5, #0]
 8007794:	1cb5      	addeq	r5, r6, #2
 8007796:	e7ca      	b.n	800772e <_strtol_l.constprop.0+0x3a>
 8007798:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800779c:	f1be 0f19 	cmp.w	lr, #25
 80077a0:	d801      	bhi.n	80077a6 <_strtol_l.constprop.0+0xb2>
 80077a2:	3c37      	subs	r4, #55	; 0x37
 80077a4:	e7e2      	b.n	800776c <_strtol_l.constprop.0+0x78>
 80077a6:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80077aa:	f1be 0f19 	cmp.w	lr, #25
 80077ae:	d804      	bhi.n	80077ba <_strtol_l.constprop.0+0xc6>
 80077b0:	3c57      	subs	r4, #87	; 0x57
 80077b2:	e7db      	b.n	800776c <_strtol_l.constprop.0+0x78>
 80077b4:	f04f 3cff 	mov.w	ip, #4294967295
 80077b8:	e7e6      	b.n	8007788 <_strtol_l.constprop.0+0x94>
 80077ba:	f1bc 0f00 	cmp.w	ip, #0
 80077be:	da05      	bge.n	80077cc <_strtol_l.constprop.0+0xd8>
 80077c0:	2322      	movs	r3, #34	; 0x22
 80077c2:	6003      	str	r3, [r0, #0]
 80077c4:	4646      	mov	r6, r8
 80077c6:	b942      	cbnz	r2, 80077da <_strtol_l.constprop.0+0xe6>
 80077c8:	4630      	mov	r0, r6
 80077ca:	e79e      	b.n	800770a <_strtol_l.constprop.0+0x16>
 80077cc:	b107      	cbz	r7, 80077d0 <_strtol_l.constprop.0+0xdc>
 80077ce:	4276      	negs	r6, r6
 80077d0:	2a00      	cmp	r2, #0
 80077d2:	d0f9      	beq.n	80077c8 <_strtol_l.constprop.0+0xd4>
 80077d4:	f1bc 0f00 	cmp.w	ip, #0
 80077d8:	d000      	beq.n	80077dc <_strtol_l.constprop.0+0xe8>
 80077da:	1e69      	subs	r1, r5, #1
 80077dc:	6011      	str	r1, [r2, #0]
 80077de:	e7f3      	b.n	80077c8 <_strtol_l.constprop.0+0xd4>
 80077e0:	2430      	movs	r4, #48	; 0x30
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d1b1      	bne.n	800774a <_strtol_l.constprop.0+0x56>
 80077e6:	2308      	movs	r3, #8
 80077e8:	e7af      	b.n	800774a <_strtol_l.constprop.0+0x56>
 80077ea:	2c30      	cmp	r4, #48	; 0x30
 80077ec:	d0a5      	beq.n	800773a <_strtol_l.constprop.0+0x46>
 80077ee:	230a      	movs	r3, #10
 80077f0:	e7ab      	b.n	800774a <_strtol_l.constprop.0+0x56>
 80077f2:	bf00      	nop
 80077f4:	0800a8f5 	.word	0x0800a8f5

080077f8 <strtol>:
 80077f8:	4613      	mov	r3, r2
 80077fa:	460a      	mov	r2, r1
 80077fc:	4601      	mov	r1, r0
 80077fe:	4802      	ldr	r0, [pc, #8]	; (8007808 <strtol+0x10>)
 8007800:	6800      	ldr	r0, [r0, #0]
 8007802:	f7ff bf77 	b.w	80076f4 <_strtol_l.constprop.0>
 8007806:	bf00      	nop
 8007808:	2000000c 	.word	0x2000000c

0800780c <_strtoull_l.constprop.0>:
 800780c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007810:	4692      	mov	sl, r2
 8007812:	4a49      	ldr	r2, [pc, #292]	; (8007938 <_strtoull_l.constprop.0+0x12c>)
 8007814:	9001      	str	r0, [sp, #4]
 8007816:	4689      	mov	r9, r1
 8007818:	461d      	mov	r5, r3
 800781a:	460e      	mov	r6, r1
 800781c:	4633      	mov	r3, r6
 800781e:	f816 4b01 	ldrb.w	r4, [r6], #1
 8007822:	5ca7      	ldrb	r7, [r4, r2]
 8007824:	f017 0708 	ands.w	r7, r7, #8
 8007828:	d1f8      	bne.n	800781c <_strtoull_l.constprop.0+0x10>
 800782a:	2c2d      	cmp	r4, #45	; 0x2d
 800782c:	d14a      	bne.n	80078c4 <_strtoull_l.constprop.0+0xb8>
 800782e:	7834      	ldrb	r4, [r6, #0]
 8007830:	2701      	movs	r7, #1
 8007832:	1c9e      	adds	r6, r3, #2
 8007834:	2d00      	cmp	r5, #0
 8007836:	d07b      	beq.n	8007930 <_strtoull_l.constprop.0+0x124>
 8007838:	2d10      	cmp	r5, #16
 800783a:	d109      	bne.n	8007850 <_strtoull_l.constprop.0+0x44>
 800783c:	2c30      	cmp	r4, #48	; 0x30
 800783e:	d107      	bne.n	8007850 <_strtoull_l.constprop.0+0x44>
 8007840:	7833      	ldrb	r3, [r6, #0]
 8007842:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007846:	2b58      	cmp	r3, #88	; 0x58
 8007848:	d16d      	bne.n	8007926 <_strtoull_l.constprop.0+0x11a>
 800784a:	7874      	ldrb	r4, [r6, #1]
 800784c:	2510      	movs	r5, #16
 800784e:	3602      	adds	r6, #2
 8007850:	ea4f 7be5 	mov.w	fp, r5, asr #31
 8007854:	462a      	mov	r2, r5
 8007856:	465b      	mov	r3, fp
 8007858:	f04f 30ff 	mov.w	r0, #4294967295
 800785c:	f04f 31ff 	mov.w	r1, #4294967295
 8007860:	f7f9 fa22 	bl	8000ca8 <__aeabi_uldivmod>
 8007864:	462a      	mov	r2, r5
 8007866:	9000      	str	r0, [sp, #0]
 8007868:	4688      	mov	r8, r1
 800786a:	465b      	mov	r3, fp
 800786c:	f04f 30ff 	mov.w	r0, #4294967295
 8007870:	f04f 31ff 	mov.w	r1, #4294967295
 8007874:	f7f9 fa18 	bl	8000ca8 <__aeabi_uldivmod>
 8007878:	2300      	movs	r3, #0
 800787a:	4618      	mov	r0, r3
 800787c:	4619      	mov	r1, r3
 800787e:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8007882:	f1bc 0f09 	cmp.w	ip, #9
 8007886:	d822      	bhi.n	80078ce <_strtoull_l.constprop.0+0xc2>
 8007888:	4664      	mov	r4, ip
 800788a:	42a5      	cmp	r5, r4
 800788c:	dd30      	ble.n	80078f0 <_strtoull_l.constprop.0+0xe4>
 800788e:	2b00      	cmp	r3, #0
 8007890:	db2b      	blt.n	80078ea <_strtoull_l.constprop.0+0xde>
 8007892:	9b00      	ldr	r3, [sp, #0]
 8007894:	4283      	cmp	r3, r0
 8007896:	eb78 0301 	sbcs.w	r3, r8, r1
 800789a:	d326      	bcc.n	80078ea <_strtoull_l.constprop.0+0xde>
 800789c:	9b00      	ldr	r3, [sp, #0]
 800789e:	4588      	cmp	r8, r1
 80078a0:	bf08      	it	eq
 80078a2:	4283      	cmpeq	r3, r0
 80078a4:	d101      	bne.n	80078aa <_strtoull_l.constprop.0+0x9e>
 80078a6:	42a2      	cmp	r2, r4
 80078a8:	db1f      	blt.n	80078ea <_strtoull_l.constprop.0+0xde>
 80078aa:	4369      	muls	r1, r5
 80078ac:	fb00 110b 	mla	r1, r0, fp, r1
 80078b0:	fba5 0300 	umull	r0, r3, r5, r0
 80078b4:	4419      	add	r1, r3
 80078b6:	1820      	adds	r0, r4, r0
 80078b8:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 80078bc:	2301      	movs	r3, #1
 80078be:	f816 4b01 	ldrb.w	r4, [r6], #1
 80078c2:	e7dc      	b.n	800787e <_strtoull_l.constprop.0+0x72>
 80078c4:	2c2b      	cmp	r4, #43	; 0x2b
 80078c6:	bf04      	itt	eq
 80078c8:	7834      	ldrbeq	r4, [r6, #0]
 80078ca:	1c9e      	addeq	r6, r3, #2
 80078cc:	e7b2      	b.n	8007834 <_strtoull_l.constprop.0+0x28>
 80078ce:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80078d2:	f1bc 0f19 	cmp.w	ip, #25
 80078d6:	d801      	bhi.n	80078dc <_strtoull_l.constprop.0+0xd0>
 80078d8:	3c37      	subs	r4, #55	; 0x37
 80078da:	e7d6      	b.n	800788a <_strtoull_l.constprop.0+0x7e>
 80078dc:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80078e0:	f1bc 0f19 	cmp.w	ip, #25
 80078e4:	d804      	bhi.n	80078f0 <_strtoull_l.constprop.0+0xe4>
 80078e6:	3c57      	subs	r4, #87	; 0x57
 80078e8:	e7cf      	b.n	800788a <_strtoull_l.constprop.0+0x7e>
 80078ea:	f04f 33ff 	mov.w	r3, #4294967295
 80078ee:	e7e6      	b.n	80078be <_strtoull_l.constprop.0+0xb2>
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	da0b      	bge.n	800790c <_strtoull_l.constprop.0+0x100>
 80078f4:	9a01      	ldr	r2, [sp, #4]
 80078f6:	2322      	movs	r3, #34	; 0x22
 80078f8:	f04f 30ff 	mov.w	r0, #4294967295
 80078fc:	6013      	str	r3, [r2, #0]
 80078fe:	4601      	mov	r1, r0
 8007900:	f1ba 0f00 	cmp.w	sl, #0
 8007904:	d10a      	bne.n	800791c <_strtoull_l.constprop.0+0x110>
 8007906:	b003      	add	sp, #12
 8007908:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800790c:	b117      	cbz	r7, 8007914 <_strtoull_l.constprop.0+0x108>
 800790e:	4240      	negs	r0, r0
 8007910:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8007914:	f1ba 0f00 	cmp.w	sl, #0
 8007918:	d0f5      	beq.n	8007906 <_strtoull_l.constprop.0+0xfa>
 800791a:	b10b      	cbz	r3, 8007920 <_strtoull_l.constprop.0+0x114>
 800791c:	f106 39ff 	add.w	r9, r6, #4294967295
 8007920:	f8ca 9000 	str.w	r9, [sl]
 8007924:	e7ef      	b.n	8007906 <_strtoull_l.constprop.0+0xfa>
 8007926:	2430      	movs	r4, #48	; 0x30
 8007928:	2d00      	cmp	r5, #0
 800792a:	d191      	bne.n	8007850 <_strtoull_l.constprop.0+0x44>
 800792c:	2508      	movs	r5, #8
 800792e:	e78f      	b.n	8007850 <_strtoull_l.constprop.0+0x44>
 8007930:	2c30      	cmp	r4, #48	; 0x30
 8007932:	d085      	beq.n	8007840 <_strtoull_l.constprop.0+0x34>
 8007934:	250a      	movs	r5, #10
 8007936:	e78b      	b.n	8007850 <_strtoull_l.constprop.0+0x44>
 8007938:	0800a8f5 	.word	0x0800a8f5

0800793c <strtoull>:
 800793c:	4613      	mov	r3, r2
 800793e:	460a      	mov	r2, r1
 8007940:	4601      	mov	r1, r0
 8007942:	4802      	ldr	r0, [pc, #8]	; (800794c <strtoull+0x10>)
 8007944:	6800      	ldr	r0, [r0, #0]
 8007946:	f7ff bf61 	b.w	800780c <_strtoull_l.constprop.0>
 800794a:	bf00      	nop
 800794c:	2000000c 	.word	0x2000000c

08007950 <__assert_func>:
 8007950:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007952:	4614      	mov	r4, r2
 8007954:	461a      	mov	r2, r3
 8007956:	4b09      	ldr	r3, [pc, #36]	; (800797c <__assert_func+0x2c>)
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	4605      	mov	r5, r0
 800795c:	68d8      	ldr	r0, [r3, #12]
 800795e:	b14c      	cbz	r4, 8007974 <__assert_func+0x24>
 8007960:	4b07      	ldr	r3, [pc, #28]	; (8007980 <__assert_func+0x30>)
 8007962:	9100      	str	r1, [sp, #0]
 8007964:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007968:	4906      	ldr	r1, [pc, #24]	; (8007984 <__assert_func+0x34>)
 800796a:	462b      	mov	r3, r5
 800796c:	f000 f80e 	bl	800798c <fiprintf>
 8007970:	f000 fcc4 	bl	80082fc <abort>
 8007974:	4b04      	ldr	r3, [pc, #16]	; (8007988 <__assert_func+0x38>)
 8007976:	461c      	mov	r4, r3
 8007978:	e7f3      	b.n	8007962 <__assert_func+0x12>
 800797a:	bf00      	nop
 800797c:	2000000c 	.word	0x2000000c
 8007980:	0800a8b8 	.word	0x0800a8b8
 8007984:	0800a8c5 	.word	0x0800a8c5
 8007988:	0800a8f3 	.word	0x0800a8f3

0800798c <fiprintf>:
 800798c:	b40e      	push	{r1, r2, r3}
 800798e:	b503      	push	{r0, r1, lr}
 8007990:	4601      	mov	r1, r0
 8007992:	ab03      	add	r3, sp, #12
 8007994:	4805      	ldr	r0, [pc, #20]	; (80079ac <fiprintf+0x20>)
 8007996:	f853 2b04 	ldr.w	r2, [r3], #4
 800799a:	6800      	ldr	r0, [r0, #0]
 800799c:	9301      	str	r3, [sp, #4]
 800799e:	f000 f919 	bl	8007bd4 <_vfiprintf_r>
 80079a2:	b002      	add	sp, #8
 80079a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80079a8:	b003      	add	sp, #12
 80079aa:	4770      	bx	lr
 80079ac:	2000000c 	.word	0x2000000c

080079b0 <malloc>:
 80079b0:	4b02      	ldr	r3, [pc, #8]	; (80079bc <malloc+0xc>)
 80079b2:	4601      	mov	r1, r0
 80079b4:	6818      	ldr	r0, [r3, #0]
 80079b6:	f000 b86f 	b.w	8007a98 <_malloc_r>
 80079ba:	bf00      	nop
 80079bc:	2000000c 	.word	0x2000000c

080079c0 <_free_r>:
 80079c0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80079c2:	2900      	cmp	r1, #0
 80079c4:	d044      	beq.n	8007a50 <_free_r+0x90>
 80079c6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80079ca:	9001      	str	r0, [sp, #4]
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	f1a1 0404 	sub.w	r4, r1, #4
 80079d2:	bfb8      	it	lt
 80079d4:	18e4      	addlt	r4, r4, r3
 80079d6:	f000 feb9 	bl	800874c <__malloc_lock>
 80079da:	4a1e      	ldr	r2, [pc, #120]	; (8007a54 <_free_r+0x94>)
 80079dc:	9801      	ldr	r0, [sp, #4]
 80079de:	6813      	ldr	r3, [r2, #0]
 80079e0:	b933      	cbnz	r3, 80079f0 <_free_r+0x30>
 80079e2:	6063      	str	r3, [r4, #4]
 80079e4:	6014      	str	r4, [r2, #0]
 80079e6:	b003      	add	sp, #12
 80079e8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80079ec:	f000 beb4 	b.w	8008758 <__malloc_unlock>
 80079f0:	42a3      	cmp	r3, r4
 80079f2:	d908      	bls.n	8007a06 <_free_r+0x46>
 80079f4:	6825      	ldr	r5, [r4, #0]
 80079f6:	1961      	adds	r1, r4, r5
 80079f8:	428b      	cmp	r3, r1
 80079fa:	bf01      	itttt	eq
 80079fc:	6819      	ldreq	r1, [r3, #0]
 80079fe:	685b      	ldreq	r3, [r3, #4]
 8007a00:	1949      	addeq	r1, r1, r5
 8007a02:	6021      	streq	r1, [r4, #0]
 8007a04:	e7ed      	b.n	80079e2 <_free_r+0x22>
 8007a06:	461a      	mov	r2, r3
 8007a08:	685b      	ldr	r3, [r3, #4]
 8007a0a:	b10b      	cbz	r3, 8007a10 <_free_r+0x50>
 8007a0c:	42a3      	cmp	r3, r4
 8007a0e:	d9fa      	bls.n	8007a06 <_free_r+0x46>
 8007a10:	6811      	ldr	r1, [r2, #0]
 8007a12:	1855      	adds	r5, r2, r1
 8007a14:	42a5      	cmp	r5, r4
 8007a16:	d10b      	bne.n	8007a30 <_free_r+0x70>
 8007a18:	6824      	ldr	r4, [r4, #0]
 8007a1a:	4421      	add	r1, r4
 8007a1c:	1854      	adds	r4, r2, r1
 8007a1e:	42a3      	cmp	r3, r4
 8007a20:	6011      	str	r1, [r2, #0]
 8007a22:	d1e0      	bne.n	80079e6 <_free_r+0x26>
 8007a24:	681c      	ldr	r4, [r3, #0]
 8007a26:	685b      	ldr	r3, [r3, #4]
 8007a28:	6053      	str	r3, [r2, #4]
 8007a2a:	4421      	add	r1, r4
 8007a2c:	6011      	str	r1, [r2, #0]
 8007a2e:	e7da      	b.n	80079e6 <_free_r+0x26>
 8007a30:	d902      	bls.n	8007a38 <_free_r+0x78>
 8007a32:	230c      	movs	r3, #12
 8007a34:	6003      	str	r3, [r0, #0]
 8007a36:	e7d6      	b.n	80079e6 <_free_r+0x26>
 8007a38:	6825      	ldr	r5, [r4, #0]
 8007a3a:	1961      	adds	r1, r4, r5
 8007a3c:	428b      	cmp	r3, r1
 8007a3e:	bf04      	itt	eq
 8007a40:	6819      	ldreq	r1, [r3, #0]
 8007a42:	685b      	ldreq	r3, [r3, #4]
 8007a44:	6063      	str	r3, [r4, #4]
 8007a46:	bf04      	itt	eq
 8007a48:	1949      	addeq	r1, r1, r5
 8007a4a:	6021      	streq	r1, [r4, #0]
 8007a4c:	6054      	str	r4, [r2, #4]
 8007a4e:	e7ca      	b.n	80079e6 <_free_r+0x26>
 8007a50:	b003      	add	sp, #12
 8007a52:	bd30      	pop	{r4, r5, pc}
 8007a54:	200008dc 	.word	0x200008dc

08007a58 <sbrk_aligned>:
 8007a58:	b570      	push	{r4, r5, r6, lr}
 8007a5a:	4e0e      	ldr	r6, [pc, #56]	; (8007a94 <sbrk_aligned+0x3c>)
 8007a5c:	460c      	mov	r4, r1
 8007a5e:	6831      	ldr	r1, [r6, #0]
 8007a60:	4605      	mov	r5, r0
 8007a62:	b911      	cbnz	r1, 8007a6a <sbrk_aligned+0x12>
 8007a64:	f000 fb7a 	bl	800815c <_sbrk_r>
 8007a68:	6030      	str	r0, [r6, #0]
 8007a6a:	4621      	mov	r1, r4
 8007a6c:	4628      	mov	r0, r5
 8007a6e:	f000 fb75 	bl	800815c <_sbrk_r>
 8007a72:	1c43      	adds	r3, r0, #1
 8007a74:	d00a      	beq.n	8007a8c <sbrk_aligned+0x34>
 8007a76:	1cc4      	adds	r4, r0, #3
 8007a78:	f024 0403 	bic.w	r4, r4, #3
 8007a7c:	42a0      	cmp	r0, r4
 8007a7e:	d007      	beq.n	8007a90 <sbrk_aligned+0x38>
 8007a80:	1a21      	subs	r1, r4, r0
 8007a82:	4628      	mov	r0, r5
 8007a84:	f000 fb6a 	bl	800815c <_sbrk_r>
 8007a88:	3001      	adds	r0, #1
 8007a8a:	d101      	bne.n	8007a90 <sbrk_aligned+0x38>
 8007a8c:	f04f 34ff 	mov.w	r4, #4294967295
 8007a90:	4620      	mov	r0, r4
 8007a92:	bd70      	pop	{r4, r5, r6, pc}
 8007a94:	200008e0 	.word	0x200008e0

08007a98 <_malloc_r>:
 8007a98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a9c:	1ccd      	adds	r5, r1, #3
 8007a9e:	f025 0503 	bic.w	r5, r5, #3
 8007aa2:	3508      	adds	r5, #8
 8007aa4:	2d0c      	cmp	r5, #12
 8007aa6:	bf38      	it	cc
 8007aa8:	250c      	movcc	r5, #12
 8007aaa:	2d00      	cmp	r5, #0
 8007aac:	4607      	mov	r7, r0
 8007aae:	db01      	blt.n	8007ab4 <_malloc_r+0x1c>
 8007ab0:	42a9      	cmp	r1, r5
 8007ab2:	d905      	bls.n	8007ac0 <_malloc_r+0x28>
 8007ab4:	230c      	movs	r3, #12
 8007ab6:	603b      	str	r3, [r7, #0]
 8007ab8:	2600      	movs	r6, #0
 8007aba:	4630      	mov	r0, r6
 8007abc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ac0:	4e2e      	ldr	r6, [pc, #184]	; (8007b7c <_malloc_r+0xe4>)
 8007ac2:	f000 fe43 	bl	800874c <__malloc_lock>
 8007ac6:	6833      	ldr	r3, [r6, #0]
 8007ac8:	461c      	mov	r4, r3
 8007aca:	bb34      	cbnz	r4, 8007b1a <_malloc_r+0x82>
 8007acc:	4629      	mov	r1, r5
 8007ace:	4638      	mov	r0, r7
 8007ad0:	f7ff ffc2 	bl	8007a58 <sbrk_aligned>
 8007ad4:	1c43      	adds	r3, r0, #1
 8007ad6:	4604      	mov	r4, r0
 8007ad8:	d14d      	bne.n	8007b76 <_malloc_r+0xde>
 8007ada:	6834      	ldr	r4, [r6, #0]
 8007adc:	4626      	mov	r6, r4
 8007ade:	2e00      	cmp	r6, #0
 8007ae0:	d140      	bne.n	8007b64 <_malloc_r+0xcc>
 8007ae2:	6823      	ldr	r3, [r4, #0]
 8007ae4:	4631      	mov	r1, r6
 8007ae6:	4638      	mov	r0, r7
 8007ae8:	eb04 0803 	add.w	r8, r4, r3
 8007aec:	f000 fb36 	bl	800815c <_sbrk_r>
 8007af0:	4580      	cmp	r8, r0
 8007af2:	d13a      	bne.n	8007b6a <_malloc_r+0xd2>
 8007af4:	6821      	ldr	r1, [r4, #0]
 8007af6:	3503      	adds	r5, #3
 8007af8:	1a6d      	subs	r5, r5, r1
 8007afa:	f025 0503 	bic.w	r5, r5, #3
 8007afe:	3508      	adds	r5, #8
 8007b00:	2d0c      	cmp	r5, #12
 8007b02:	bf38      	it	cc
 8007b04:	250c      	movcc	r5, #12
 8007b06:	4629      	mov	r1, r5
 8007b08:	4638      	mov	r0, r7
 8007b0a:	f7ff ffa5 	bl	8007a58 <sbrk_aligned>
 8007b0e:	3001      	adds	r0, #1
 8007b10:	d02b      	beq.n	8007b6a <_malloc_r+0xd2>
 8007b12:	6823      	ldr	r3, [r4, #0]
 8007b14:	442b      	add	r3, r5
 8007b16:	6023      	str	r3, [r4, #0]
 8007b18:	e00e      	b.n	8007b38 <_malloc_r+0xa0>
 8007b1a:	6822      	ldr	r2, [r4, #0]
 8007b1c:	1b52      	subs	r2, r2, r5
 8007b1e:	d41e      	bmi.n	8007b5e <_malloc_r+0xc6>
 8007b20:	2a0b      	cmp	r2, #11
 8007b22:	d916      	bls.n	8007b52 <_malloc_r+0xba>
 8007b24:	1961      	adds	r1, r4, r5
 8007b26:	42a3      	cmp	r3, r4
 8007b28:	6025      	str	r5, [r4, #0]
 8007b2a:	bf18      	it	ne
 8007b2c:	6059      	strne	r1, [r3, #4]
 8007b2e:	6863      	ldr	r3, [r4, #4]
 8007b30:	bf08      	it	eq
 8007b32:	6031      	streq	r1, [r6, #0]
 8007b34:	5162      	str	r2, [r4, r5]
 8007b36:	604b      	str	r3, [r1, #4]
 8007b38:	4638      	mov	r0, r7
 8007b3a:	f104 060b 	add.w	r6, r4, #11
 8007b3e:	f000 fe0b 	bl	8008758 <__malloc_unlock>
 8007b42:	f026 0607 	bic.w	r6, r6, #7
 8007b46:	1d23      	adds	r3, r4, #4
 8007b48:	1af2      	subs	r2, r6, r3
 8007b4a:	d0b6      	beq.n	8007aba <_malloc_r+0x22>
 8007b4c:	1b9b      	subs	r3, r3, r6
 8007b4e:	50a3      	str	r3, [r4, r2]
 8007b50:	e7b3      	b.n	8007aba <_malloc_r+0x22>
 8007b52:	6862      	ldr	r2, [r4, #4]
 8007b54:	42a3      	cmp	r3, r4
 8007b56:	bf0c      	ite	eq
 8007b58:	6032      	streq	r2, [r6, #0]
 8007b5a:	605a      	strne	r2, [r3, #4]
 8007b5c:	e7ec      	b.n	8007b38 <_malloc_r+0xa0>
 8007b5e:	4623      	mov	r3, r4
 8007b60:	6864      	ldr	r4, [r4, #4]
 8007b62:	e7b2      	b.n	8007aca <_malloc_r+0x32>
 8007b64:	4634      	mov	r4, r6
 8007b66:	6876      	ldr	r6, [r6, #4]
 8007b68:	e7b9      	b.n	8007ade <_malloc_r+0x46>
 8007b6a:	230c      	movs	r3, #12
 8007b6c:	603b      	str	r3, [r7, #0]
 8007b6e:	4638      	mov	r0, r7
 8007b70:	f000 fdf2 	bl	8008758 <__malloc_unlock>
 8007b74:	e7a1      	b.n	8007aba <_malloc_r+0x22>
 8007b76:	6025      	str	r5, [r4, #0]
 8007b78:	e7de      	b.n	8007b38 <_malloc_r+0xa0>
 8007b7a:	bf00      	nop
 8007b7c:	200008dc 	.word	0x200008dc

08007b80 <__sfputc_r>:
 8007b80:	6893      	ldr	r3, [r2, #8]
 8007b82:	3b01      	subs	r3, #1
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	b410      	push	{r4}
 8007b88:	6093      	str	r3, [r2, #8]
 8007b8a:	da08      	bge.n	8007b9e <__sfputc_r+0x1e>
 8007b8c:	6994      	ldr	r4, [r2, #24]
 8007b8e:	42a3      	cmp	r3, r4
 8007b90:	db01      	blt.n	8007b96 <__sfputc_r+0x16>
 8007b92:	290a      	cmp	r1, #10
 8007b94:	d103      	bne.n	8007b9e <__sfputc_r+0x1e>
 8007b96:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007b9a:	f000 baef 	b.w	800817c <__swbuf_r>
 8007b9e:	6813      	ldr	r3, [r2, #0]
 8007ba0:	1c58      	adds	r0, r3, #1
 8007ba2:	6010      	str	r0, [r2, #0]
 8007ba4:	7019      	strb	r1, [r3, #0]
 8007ba6:	4608      	mov	r0, r1
 8007ba8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007bac:	4770      	bx	lr

08007bae <__sfputs_r>:
 8007bae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bb0:	4606      	mov	r6, r0
 8007bb2:	460f      	mov	r7, r1
 8007bb4:	4614      	mov	r4, r2
 8007bb6:	18d5      	adds	r5, r2, r3
 8007bb8:	42ac      	cmp	r4, r5
 8007bba:	d101      	bne.n	8007bc0 <__sfputs_r+0x12>
 8007bbc:	2000      	movs	r0, #0
 8007bbe:	e007      	b.n	8007bd0 <__sfputs_r+0x22>
 8007bc0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007bc4:	463a      	mov	r2, r7
 8007bc6:	4630      	mov	r0, r6
 8007bc8:	f7ff ffda 	bl	8007b80 <__sfputc_r>
 8007bcc:	1c43      	adds	r3, r0, #1
 8007bce:	d1f3      	bne.n	8007bb8 <__sfputs_r+0xa>
 8007bd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007bd4 <_vfiprintf_r>:
 8007bd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bd8:	460d      	mov	r5, r1
 8007bda:	b09d      	sub	sp, #116	; 0x74
 8007bdc:	4614      	mov	r4, r2
 8007bde:	4698      	mov	r8, r3
 8007be0:	4606      	mov	r6, r0
 8007be2:	b118      	cbz	r0, 8007bec <_vfiprintf_r+0x18>
 8007be4:	6983      	ldr	r3, [r0, #24]
 8007be6:	b90b      	cbnz	r3, 8007bec <_vfiprintf_r+0x18>
 8007be8:	f000 fcaa 	bl	8008540 <__sinit>
 8007bec:	4b89      	ldr	r3, [pc, #548]	; (8007e14 <_vfiprintf_r+0x240>)
 8007bee:	429d      	cmp	r5, r3
 8007bf0:	d11b      	bne.n	8007c2a <_vfiprintf_r+0x56>
 8007bf2:	6875      	ldr	r5, [r6, #4]
 8007bf4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007bf6:	07d9      	lsls	r1, r3, #31
 8007bf8:	d405      	bmi.n	8007c06 <_vfiprintf_r+0x32>
 8007bfa:	89ab      	ldrh	r3, [r5, #12]
 8007bfc:	059a      	lsls	r2, r3, #22
 8007bfe:	d402      	bmi.n	8007c06 <_vfiprintf_r+0x32>
 8007c00:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007c02:	f000 fd3b 	bl	800867c <__retarget_lock_acquire_recursive>
 8007c06:	89ab      	ldrh	r3, [r5, #12]
 8007c08:	071b      	lsls	r3, r3, #28
 8007c0a:	d501      	bpl.n	8007c10 <_vfiprintf_r+0x3c>
 8007c0c:	692b      	ldr	r3, [r5, #16]
 8007c0e:	b9eb      	cbnz	r3, 8007c4c <_vfiprintf_r+0x78>
 8007c10:	4629      	mov	r1, r5
 8007c12:	4630      	mov	r0, r6
 8007c14:	f000 fb04 	bl	8008220 <__swsetup_r>
 8007c18:	b1c0      	cbz	r0, 8007c4c <_vfiprintf_r+0x78>
 8007c1a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007c1c:	07dc      	lsls	r4, r3, #31
 8007c1e:	d50e      	bpl.n	8007c3e <_vfiprintf_r+0x6a>
 8007c20:	f04f 30ff 	mov.w	r0, #4294967295
 8007c24:	b01d      	add	sp, #116	; 0x74
 8007c26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c2a:	4b7b      	ldr	r3, [pc, #492]	; (8007e18 <_vfiprintf_r+0x244>)
 8007c2c:	429d      	cmp	r5, r3
 8007c2e:	d101      	bne.n	8007c34 <_vfiprintf_r+0x60>
 8007c30:	68b5      	ldr	r5, [r6, #8]
 8007c32:	e7df      	b.n	8007bf4 <_vfiprintf_r+0x20>
 8007c34:	4b79      	ldr	r3, [pc, #484]	; (8007e1c <_vfiprintf_r+0x248>)
 8007c36:	429d      	cmp	r5, r3
 8007c38:	bf08      	it	eq
 8007c3a:	68f5      	ldreq	r5, [r6, #12]
 8007c3c:	e7da      	b.n	8007bf4 <_vfiprintf_r+0x20>
 8007c3e:	89ab      	ldrh	r3, [r5, #12]
 8007c40:	0598      	lsls	r0, r3, #22
 8007c42:	d4ed      	bmi.n	8007c20 <_vfiprintf_r+0x4c>
 8007c44:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007c46:	f000 fd1a 	bl	800867e <__retarget_lock_release_recursive>
 8007c4a:	e7e9      	b.n	8007c20 <_vfiprintf_r+0x4c>
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	9309      	str	r3, [sp, #36]	; 0x24
 8007c50:	2320      	movs	r3, #32
 8007c52:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007c56:	f8cd 800c 	str.w	r8, [sp, #12]
 8007c5a:	2330      	movs	r3, #48	; 0x30
 8007c5c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007e20 <_vfiprintf_r+0x24c>
 8007c60:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007c64:	f04f 0901 	mov.w	r9, #1
 8007c68:	4623      	mov	r3, r4
 8007c6a:	469a      	mov	sl, r3
 8007c6c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007c70:	b10a      	cbz	r2, 8007c76 <_vfiprintf_r+0xa2>
 8007c72:	2a25      	cmp	r2, #37	; 0x25
 8007c74:	d1f9      	bne.n	8007c6a <_vfiprintf_r+0x96>
 8007c76:	ebba 0b04 	subs.w	fp, sl, r4
 8007c7a:	d00b      	beq.n	8007c94 <_vfiprintf_r+0xc0>
 8007c7c:	465b      	mov	r3, fp
 8007c7e:	4622      	mov	r2, r4
 8007c80:	4629      	mov	r1, r5
 8007c82:	4630      	mov	r0, r6
 8007c84:	f7ff ff93 	bl	8007bae <__sfputs_r>
 8007c88:	3001      	adds	r0, #1
 8007c8a:	f000 80aa 	beq.w	8007de2 <_vfiprintf_r+0x20e>
 8007c8e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007c90:	445a      	add	r2, fp
 8007c92:	9209      	str	r2, [sp, #36]	; 0x24
 8007c94:	f89a 3000 	ldrb.w	r3, [sl]
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	f000 80a2 	beq.w	8007de2 <_vfiprintf_r+0x20e>
 8007c9e:	2300      	movs	r3, #0
 8007ca0:	f04f 32ff 	mov.w	r2, #4294967295
 8007ca4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007ca8:	f10a 0a01 	add.w	sl, sl, #1
 8007cac:	9304      	str	r3, [sp, #16]
 8007cae:	9307      	str	r3, [sp, #28]
 8007cb0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007cb4:	931a      	str	r3, [sp, #104]	; 0x68
 8007cb6:	4654      	mov	r4, sl
 8007cb8:	2205      	movs	r2, #5
 8007cba:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007cbe:	4858      	ldr	r0, [pc, #352]	; (8007e20 <_vfiprintf_r+0x24c>)
 8007cc0:	f7f8 fa9e 	bl	8000200 <memchr>
 8007cc4:	9a04      	ldr	r2, [sp, #16]
 8007cc6:	b9d8      	cbnz	r0, 8007d00 <_vfiprintf_r+0x12c>
 8007cc8:	06d1      	lsls	r1, r2, #27
 8007cca:	bf44      	itt	mi
 8007ccc:	2320      	movmi	r3, #32
 8007cce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007cd2:	0713      	lsls	r3, r2, #28
 8007cd4:	bf44      	itt	mi
 8007cd6:	232b      	movmi	r3, #43	; 0x2b
 8007cd8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007cdc:	f89a 3000 	ldrb.w	r3, [sl]
 8007ce0:	2b2a      	cmp	r3, #42	; 0x2a
 8007ce2:	d015      	beq.n	8007d10 <_vfiprintf_r+0x13c>
 8007ce4:	9a07      	ldr	r2, [sp, #28]
 8007ce6:	4654      	mov	r4, sl
 8007ce8:	2000      	movs	r0, #0
 8007cea:	f04f 0c0a 	mov.w	ip, #10
 8007cee:	4621      	mov	r1, r4
 8007cf0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007cf4:	3b30      	subs	r3, #48	; 0x30
 8007cf6:	2b09      	cmp	r3, #9
 8007cf8:	d94e      	bls.n	8007d98 <_vfiprintf_r+0x1c4>
 8007cfa:	b1b0      	cbz	r0, 8007d2a <_vfiprintf_r+0x156>
 8007cfc:	9207      	str	r2, [sp, #28]
 8007cfe:	e014      	b.n	8007d2a <_vfiprintf_r+0x156>
 8007d00:	eba0 0308 	sub.w	r3, r0, r8
 8007d04:	fa09 f303 	lsl.w	r3, r9, r3
 8007d08:	4313      	orrs	r3, r2
 8007d0a:	9304      	str	r3, [sp, #16]
 8007d0c:	46a2      	mov	sl, r4
 8007d0e:	e7d2      	b.n	8007cb6 <_vfiprintf_r+0xe2>
 8007d10:	9b03      	ldr	r3, [sp, #12]
 8007d12:	1d19      	adds	r1, r3, #4
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	9103      	str	r1, [sp, #12]
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	bfbb      	ittet	lt
 8007d1c:	425b      	neglt	r3, r3
 8007d1e:	f042 0202 	orrlt.w	r2, r2, #2
 8007d22:	9307      	strge	r3, [sp, #28]
 8007d24:	9307      	strlt	r3, [sp, #28]
 8007d26:	bfb8      	it	lt
 8007d28:	9204      	strlt	r2, [sp, #16]
 8007d2a:	7823      	ldrb	r3, [r4, #0]
 8007d2c:	2b2e      	cmp	r3, #46	; 0x2e
 8007d2e:	d10c      	bne.n	8007d4a <_vfiprintf_r+0x176>
 8007d30:	7863      	ldrb	r3, [r4, #1]
 8007d32:	2b2a      	cmp	r3, #42	; 0x2a
 8007d34:	d135      	bne.n	8007da2 <_vfiprintf_r+0x1ce>
 8007d36:	9b03      	ldr	r3, [sp, #12]
 8007d38:	1d1a      	adds	r2, r3, #4
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	9203      	str	r2, [sp, #12]
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	bfb8      	it	lt
 8007d42:	f04f 33ff 	movlt.w	r3, #4294967295
 8007d46:	3402      	adds	r4, #2
 8007d48:	9305      	str	r3, [sp, #20]
 8007d4a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007e30 <_vfiprintf_r+0x25c>
 8007d4e:	7821      	ldrb	r1, [r4, #0]
 8007d50:	2203      	movs	r2, #3
 8007d52:	4650      	mov	r0, sl
 8007d54:	f7f8 fa54 	bl	8000200 <memchr>
 8007d58:	b140      	cbz	r0, 8007d6c <_vfiprintf_r+0x198>
 8007d5a:	2340      	movs	r3, #64	; 0x40
 8007d5c:	eba0 000a 	sub.w	r0, r0, sl
 8007d60:	fa03 f000 	lsl.w	r0, r3, r0
 8007d64:	9b04      	ldr	r3, [sp, #16]
 8007d66:	4303      	orrs	r3, r0
 8007d68:	3401      	adds	r4, #1
 8007d6a:	9304      	str	r3, [sp, #16]
 8007d6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d70:	482c      	ldr	r0, [pc, #176]	; (8007e24 <_vfiprintf_r+0x250>)
 8007d72:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007d76:	2206      	movs	r2, #6
 8007d78:	f7f8 fa42 	bl	8000200 <memchr>
 8007d7c:	2800      	cmp	r0, #0
 8007d7e:	d03f      	beq.n	8007e00 <_vfiprintf_r+0x22c>
 8007d80:	4b29      	ldr	r3, [pc, #164]	; (8007e28 <_vfiprintf_r+0x254>)
 8007d82:	bb1b      	cbnz	r3, 8007dcc <_vfiprintf_r+0x1f8>
 8007d84:	9b03      	ldr	r3, [sp, #12]
 8007d86:	3307      	adds	r3, #7
 8007d88:	f023 0307 	bic.w	r3, r3, #7
 8007d8c:	3308      	adds	r3, #8
 8007d8e:	9303      	str	r3, [sp, #12]
 8007d90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d92:	443b      	add	r3, r7
 8007d94:	9309      	str	r3, [sp, #36]	; 0x24
 8007d96:	e767      	b.n	8007c68 <_vfiprintf_r+0x94>
 8007d98:	fb0c 3202 	mla	r2, ip, r2, r3
 8007d9c:	460c      	mov	r4, r1
 8007d9e:	2001      	movs	r0, #1
 8007da0:	e7a5      	b.n	8007cee <_vfiprintf_r+0x11a>
 8007da2:	2300      	movs	r3, #0
 8007da4:	3401      	adds	r4, #1
 8007da6:	9305      	str	r3, [sp, #20]
 8007da8:	4619      	mov	r1, r3
 8007daa:	f04f 0c0a 	mov.w	ip, #10
 8007dae:	4620      	mov	r0, r4
 8007db0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007db4:	3a30      	subs	r2, #48	; 0x30
 8007db6:	2a09      	cmp	r2, #9
 8007db8:	d903      	bls.n	8007dc2 <_vfiprintf_r+0x1ee>
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d0c5      	beq.n	8007d4a <_vfiprintf_r+0x176>
 8007dbe:	9105      	str	r1, [sp, #20]
 8007dc0:	e7c3      	b.n	8007d4a <_vfiprintf_r+0x176>
 8007dc2:	fb0c 2101 	mla	r1, ip, r1, r2
 8007dc6:	4604      	mov	r4, r0
 8007dc8:	2301      	movs	r3, #1
 8007dca:	e7f0      	b.n	8007dae <_vfiprintf_r+0x1da>
 8007dcc:	ab03      	add	r3, sp, #12
 8007dce:	9300      	str	r3, [sp, #0]
 8007dd0:	462a      	mov	r2, r5
 8007dd2:	4b16      	ldr	r3, [pc, #88]	; (8007e2c <_vfiprintf_r+0x258>)
 8007dd4:	a904      	add	r1, sp, #16
 8007dd6:	4630      	mov	r0, r6
 8007dd8:	f3af 8000 	nop.w
 8007ddc:	4607      	mov	r7, r0
 8007dde:	1c78      	adds	r0, r7, #1
 8007de0:	d1d6      	bne.n	8007d90 <_vfiprintf_r+0x1bc>
 8007de2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007de4:	07d9      	lsls	r1, r3, #31
 8007de6:	d405      	bmi.n	8007df4 <_vfiprintf_r+0x220>
 8007de8:	89ab      	ldrh	r3, [r5, #12]
 8007dea:	059a      	lsls	r2, r3, #22
 8007dec:	d402      	bmi.n	8007df4 <_vfiprintf_r+0x220>
 8007dee:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007df0:	f000 fc45 	bl	800867e <__retarget_lock_release_recursive>
 8007df4:	89ab      	ldrh	r3, [r5, #12]
 8007df6:	065b      	lsls	r3, r3, #25
 8007df8:	f53f af12 	bmi.w	8007c20 <_vfiprintf_r+0x4c>
 8007dfc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007dfe:	e711      	b.n	8007c24 <_vfiprintf_r+0x50>
 8007e00:	ab03      	add	r3, sp, #12
 8007e02:	9300      	str	r3, [sp, #0]
 8007e04:	462a      	mov	r2, r5
 8007e06:	4b09      	ldr	r3, [pc, #36]	; (8007e2c <_vfiprintf_r+0x258>)
 8007e08:	a904      	add	r1, sp, #16
 8007e0a:	4630      	mov	r0, r6
 8007e0c:	f000 f880 	bl	8007f10 <_printf_i>
 8007e10:	e7e4      	b.n	8007ddc <_vfiprintf_r+0x208>
 8007e12:	bf00      	nop
 8007e14:	0800aa48 	.word	0x0800aa48
 8007e18:	0800aa68 	.word	0x0800aa68
 8007e1c:	0800aa28 	.word	0x0800aa28
 8007e20:	0800a9f5 	.word	0x0800a9f5
 8007e24:	0800a9ff 	.word	0x0800a9ff
 8007e28:	00000000 	.word	0x00000000
 8007e2c:	08007baf 	.word	0x08007baf
 8007e30:	0800a9fb 	.word	0x0800a9fb

08007e34 <_printf_common>:
 8007e34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e38:	4616      	mov	r6, r2
 8007e3a:	4699      	mov	r9, r3
 8007e3c:	688a      	ldr	r2, [r1, #8]
 8007e3e:	690b      	ldr	r3, [r1, #16]
 8007e40:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007e44:	4293      	cmp	r3, r2
 8007e46:	bfb8      	it	lt
 8007e48:	4613      	movlt	r3, r2
 8007e4a:	6033      	str	r3, [r6, #0]
 8007e4c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007e50:	4607      	mov	r7, r0
 8007e52:	460c      	mov	r4, r1
 8007e54:	b10a      	cbz	r2, 8007e5a <_printf_common+0x26>
 8007e56:	3301      	adds	r3, #1
 8007e58:	6033      	str	r3, [r6, #0]
 8007e5a:	6823      	ldr	r3, [r4, #0]
 8007e5c:	0699      	lsls	r1, r3, #26
 8007e5e:	bf42      	ittt	mi
 8007e60:	6833      	ldrmi	r3, [r6, #0]
 8007e62:	3302      	addmi	r3, #2
 8007e64:	6033      	strmi	r3, [r6, #0]
 8007e66:	6825      	ldr	r5, [r4, #0]
 8007e68:	f015 0506 	ands.w	r5, r5, #6
 8007e6c:	d106      	bne.n	8007e7c <_printf_common+0x48>
 8007e6e:	f104 0a19 	add.w	sl, r4, #25
 8007e72:	68e3      	ldr	r3, [r4, #12]
 8007e74:	6832      	ldr	r2, [r6, #0]
 8007e76:	1a9b      	subs	r3, r3, r2
 8007e78:	42ab      	cmp	r3, r5
 8007e7a:	dc26      	bgt.n	8007eca <_printf_common+0x96>
 8007e7c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007e80:	1e13      	subs	r3, r2, #0
 8007e82:	6822      	ldr	r2, [r4, #0]
 8007e84:	bf18      	it	ne
 8007e86:	2301      	movne	r3, #1
 8007e88:	0692      	lsls	r2, r2, #26
 8007e8a:	d42b      	bmi.n	8007ee4 <_printf_common+0xb0>
 8007e8c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007e90:	4649      	mov	r1, r9
 8007e92:	4638      	mov	r0, r7
 8007e94:	47c0      	blx	r8
 8007e96:	3001      	adds	r0, #1
 8007e98:	d01e      	beq.n	8007ed8 <_printf_common+0xa4>
 8007e9a:	6823      	ldr	r3, [r4, #0]
 8007e9c:	68e5      	ldr	r5, [r4, #12]
 8007e9e:	6832      	ldr	r2, [r6, #0]
 8007ea0:	f003 0306 	and.w	r3, r3, #6
 8007ea4:	2b04      	cmp	r3, #4
 8007ea6:	bf08      	it	eq
 8007ea8:	1aad      	subeq	r5, r5, r2
 8007eaa:	68a3      	ldr	r3, [r4, #8]
 8007eac:	6922      	ldr	r2, [r4, #16]
 8007eae:	bf0c      	ite	eq
 8007eb0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007eb4:	2500      	movne	r5, #0
 8007eb6:	4293      	cmp	r3, r2
 8007eb8:	bfc4      	itt	gt
 8007eba:	1a9b      	subgt	r3, r3, r2
 8007ebc:	18ed      	addgt	r5, r5, r3
 8007ebe:	2600      	movs	r6, #0
 8007ec0:	341a      	adds	r4, #26
 8007ec2:	42b5      	cmp	r5, r6
 8007ec4:	d11a      	bne.n	8007efc <_printf_common+0xc8>
 8007ec6:	2000      	movs	r0, #0
 8007ec8:	e008      	b.n	8007edc <_printf_common+0xa8>
 8007eca:	2301      	movs	r3, #1
 8007ecc:	4652      	mov	r2, sl
 8007ece:	4649      	mov	r1, r9
 8007ed0:	4638      	mov	r0, r7
 8007ed2:	47c0      	blx	r8
 8007ed4:	3001      	adds	r0, #1
 8007ed6:	d103      	bne.n	8007ee0 <_printf_common+0xac>
 8007ed8:	f04f 30ff 	mov.w	r0, #4294967295
 8007edc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ee0:	3501      	adds	r5, #1
 8007ee2:	e7c6      	b.n	8007e72 <_printf_common+0x3e>
 8007ee4:	18e1      	adds	r1, r4, r3
 8007ee6:	1c5a      	adds	r2, r3, #1
 8007ee8:	2030      	movs	r0, #48	; 0x30
 8007eea:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007eee:	4422      	add	r2, r4
 8007ef0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007ef4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007ef8:	3302      	adds	r3, #2
 8007efa:	e7c7      	b.n	8007e8c <_printf_common+0x58>
 8007efc:	2301      	movs	r3, #1
 8007efe:	4622      	mov	r2, r4
 8007f00:	4649      	mov	r1, r9
 8007f02:	4638      	mov	r0, r7
 8007f04:	47c0      	blx	r8
 8007f06:	3001      	adds	r0, #1
 8007f08:	d0e6      	beq.n	8007ed8 <_printf_common+0xa4>
 8007f0a:	3601      	adds	r6, #1
 8007f0c:	e7d9      	b.n	8007ec2 <_printf_common+0x8e>
	...

08007f10 <_printf_i>:
 8007f10:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007f14:	7e0f      	ldrb	r7, [r1, #24]
 8007f16:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007f18:	2f78      	cmp	r7, #120	; 0x78
 8007f1a:	4691      	mov	r9, r2
 8007f1c:	4680      	mov	r8, r0
 8007f1e:	460c      	mov	r4, r1
 8007f20:	469a      	mov	sl, r3
 8007f22:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007f26:	d807      	bhi.n	8007f38 <_printf_i+0x28>
 8007f28:	2f62      	cmp	r7, #98	; 0x62
 8007f2a:	d80a      	bhi.n	8007f42 <_printf_i+0x32>
 8007f2c:	2f00      	cmp	r7, #0
 8007f2e:	f000 80d8 	beq.w	80080e2 <_printf_i+0x1d2>
 8007f32:	2f58      	cmp	r7, #88	; 0x58
 8007f34:	f000 80a3 	beq.w	800807e <_printf_i+0x16e>
 8007f38:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007f3c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007f40:	e03a      	b.n	8007fb8 <_printf_i+0xa8>
 8007f42:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007f46:	2b15      	cmp	r3, #21
 8007f48:	d8f6      	bhi.n	8007f38 <_printf_i+0x28>
 8007f4a:	a101      	add	r1, pc, #4	; (adr r1, 8007f50 <_printf_i+0x40>)
 8007f4c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007f50:	08007fa9 	.word	0x08007fa9
 8007f54:	08007fbd 	.word	0x08007fbd
 8007f58:	08007f39 	.word	0x08007f39
 8007f5c:	08007f39 	.word	0x08007f39
 8007f60:	08007f39 	.word	0x08007f39
 8007f64:	08007f39 	.word	0x08007f39
 8007f68:	08007fbd 	.word	0x08007fbd
 8007f6c:	08007f39 	.word	0x08007f39
 8007f70:	08007f39 	.word	0x08007f39
 8007f74:	08007f39 	.word	0x08007f39
 8007f78:	08007f39 	.word	0x08007f39
 8007f7c:	080080c9 	.word	0x080080c9
 8007f80:	08007fed 	.word	0x08007fed
 8007f84:	080080ab 	.word	0x080080ab
 8007f88:	08007f39 	.word	0x08007f39
 8007f8c:	08007f39 	.word	0x08007f39
 8007f90:	080080eb 	.word	0x080080eb
 8007f94:	08007f39 	.word	0x08007f39
 8007f98:	08007fed 	.word	0x08007fed
 8007f9c:	08007f39 	.word	0x08007f39
 8007fa0:	08007f39 	.word	0x08007f39
 8007fa4:	080080b3 	.word	0x080080b3
 8007fa8:	682b      	ldr	r3, [r5, #0]
 8007faa:	1d1a      	adds	r2, r3, #4
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	602a      	str	r2, [r5, #0]
 8007fb0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007fb4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007fb8:	2301      	movs	r3, #1
 8007fba:	e0a3      	b.n	8008104 <_printf_i+0x1f4>
 8007fbc:	6820      	ldr	r0, [r4, #0]
 8007fbe:	6829      	ldr	r1, [r5, #0]
 8007fc0:	0606      	lsls	r6, r0, #24
 8007fc2:	f101 0304 	add.w	r3, r1, #4
 8007fc6:	d50a      	bpl.n	8007fde <_printf_i+0xce>
 8007fc8:	680e      	ldr	r6, [r1, #0]
 8007fca:	602b      	str	r3, [r5, #0]
 8007fcc:	2e00      	cmp	r6, #0
 8007fce:	da03      	bge.n	8007fd8 <_printf_i+0xc8>
 8007fd0:	232d      	movs	r3, #45	; 0x2d
 8007fd2:	4276      	negs	r6, r6
 8007fd4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007fd8:	485e      	ldr	r0, [pc, #376]	; (8008154 <_printf_i+0x244>)
 8007fda:	230a      	movs	r3, #10
 8007fdc:	e019      	b.n	8008012 <_printf_i+0x102>
 8007fde:	680e      	ldr	r6, [r1, #0]
 8007fe0:	602b      	str	r3, [r5, #0]
 8007fe2:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007fe6:	bf18      	it	ne
 8007fe8:	b236      	sxthne	r6, r6
 8007fea:	e7ef      	b.n	8007fcc <_printf_i+0xbc>
 8007fec:	682b      	ldr	r3, [r5, #0]
 8007fee:	6820      	ldr	r0, [r4, #0]
 8007ff0:	1d19      	adds	r1, r3, #4
 8007ff2:	6029      	str	r1, [r5, #0]
 8007ff4:	0601      	lsls	r1, r0, #24
 8007ff6:	d501      	bpl.n	8007ffc <_printf_i+0xec>
 8007ff8:	681e      	ldr	r6, [r3, #0]
 8007ffa:	e002      	b.n	8008002 <_printf_i+0xf2>
 8007ffc:	0646      	lsls	r6, r0, #25
 8007ffe:	d5fb      	bpl.n	8007ff8 <_printf_i+0xe8>
 8008000:	881e      	ldrh	r6, [r3, #0]
 8008002:	4854      	ldr	r0, [pc, #336]	; (8008154 <_printf_i+0x244>)
 8008004:	2f6f      	cmp	r7, #111	; 0x6f
 8008006:	bf0c      	ite	eq
 8008008:	2308      	moveq	r3, #8
 800800a:	230a      	movne	r3, #10
 800800c:	2100      	movs	r1, #0
 800800e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008012:	6865      	ldr	r5, [r4, #4]
 8008014:	60a5      	str	r5, [r4, #8]
 8008016:	2d00      	cmp	r5, #0
 8008018:	bfa2      	ittt	ge
 800801a:	6821      	ldrge	r1, [r4, #0]
 800801c:	f021 0104 	bicge.w	r1, r1, #4
 8008020:	6021      	strge	r1, [r4, #0]
 8008022:	b90e      	cbnz	r6, 8008028 <_printf_i+0x118>
 8008024:	2d00      	cmp	r5, #0
 8008026:	d04d      	beq.n	80080c4 <_printf_i+0x1b4>
 8008028:	4615      	mov	r5, r2
 800802a:	fbb6 f1f3 	udiv	r1, r6, r3
 800802e:	fb03 6711 	mls	r7, r3, r1, r6
 8008032:	5dc7      	ldrb	r7, [r0, r7]
 8008034:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008038:	4637      	mov	r7, r6
 800803a:	42bb      	cmp	r3, r7
 800803c:	460e      	mov	r6, r1
 800803e:	d9f4      	bls.n	800802a <_printf_i+0x11a>
 8008040:	2b08      	cmp	r3, #8
 8008042:	d10b      	bne.n	800805c <_printf_i+0x14c>
 8008044:	6823      	ldr	r3, [r4, #0]
 8008046:	07de      	lsls	r6, r3, #31
 8008048:	d508      	bpl.n	800805c <_printf_i+0x14c>
 800804a:	6923      	ldr	r3, [r4, #16]
 800804c:	6861      	ldr	r1, [r4, #4]
 800804e:	4299      	cmp	r1, r3
 8008050:	bfde      	ittt	le
 8008052:	2330      	movle	r3, #48	; 0x30
 8008054:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008058:	f105 35ff 	addle.w	r5, r5, #4294967295
 800805c:	1b52      	subs	r2, r2, r5
 800805e:	6122      	str	r2, [r4, #16]
 8008060:	f8cd a000 	str.w	sl, [sp]
 8008064:	464b      	mov	r3, r9
 8008066:	aa03      	add	r2, sp, #12
 8008068:	4621      	mov	r1, r4
 800806a:	4640      	mov	r0, r8
 800806c:	f7ff fee2 	bl	8007e34 <_printf_common>
 8008070:	3001      	adds	r0, #1
 8008072:	d14c      	bne.n	800810e <_printf_i+0x1fe>
 8008074:	f04f 30ff 	mov.w	r0, #4294967295
 8008078:	b004      	add	sp, #16
 800807a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800807e:	4835      	ldr	r0, [pc, #212]	; (8008154 <_printf_i+0x244>)
 8008080:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008084:	6829      	ldr	r1, [r5, #0]
 8008086:	6823      	ldr	r3, [r4, #0]
 8008088:	f851 6b04 	ldr.w	r6, [r1], #4
 800808c:	6029      	str	r1, [r5, #0]
 800808e:	061d      	lsls	r5, r3, #24
 8008090:	d514      	bpl.n	80080bc <_printf_i+0x1ac>
 8008092:	07df      	lsls	r7, r3, #31
 8008094:	bf44      	itt	mi
 8008096:	f043 0320 	orrmi.w	r3, r3, #32
 800809a:	6023      	strmi	r3, [r4, #0]
 800809c:	b91e      	cbnz	r6, 80080a6 <_printf_i+0x196>
 800809e:	6823      	ldr	r3, [r4, #0]
 80080a0:	f023 0320 	bic.w	r3, r3, #32
 80080a4:	6023      	str	r3, [r4, #0]
 80080a6:	2310      	movs	r3, #16
 80080a8:	e7b0      	b.n	800800c <_printf_i+0xfc>
 80080aa:	6823      	ldr	r3, [r4, #0]
 80080ac:	f043 0320 	orr.w	r3, r3, #32
 80080b0:	6023      	str	r3, [r4, #0]
 80080b2:	2378      	movs	r3, #120	; 0x78
 80080b4:	4828      	ldr	r0, [pc, #160]	; (8008158 <_printf_i+0x248>)
 80080b6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80080ba:	e7e3      	b.n	8008084 <_printf_i+0x174>
 80080bc:	0659      	lsls	r1, r3, #25
 80080be:	bf48      	it	mi
 80080c0:	b2b6      	uxthmi	r6, r6
 80080c2:	e7e6      	b.n	8008092 <_printf_i+0x182>
 80080c4:	4615      	mov	r5, r2
 80080c6:	e7bb      	b.n	8008040 <_printf_i+0x130>
 80080c8:	682b      	ldr	r3, [r5, #0]
 80080ca:	6826      	ldr	r6, [r4, #0]
 80080cc:	6961      	ldr	r1, [r4, #20]
 80080ce:	1d18      	adds	r0, r3, #4
 80080d0:	6028      	str	r0, [r5, #0]
 80080d2:	0635      	lsls	r5, r6, #24
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	d501      	bpl.n	80080dc <_printf_i+0x1cc>
 80080d8:	6019      	str	r1, [r3, #0]
 80080da:	e002      	b.n	80080e2 <_printf_i+0x1d2>
 80080dc:	0670      	lsls	r0, r6, #25
 80080de:	d5fb      	bpl.n	80080d8 <_printf_i+0x1c8>
 80080e0:	8019      	strh	r1, [r3, #0]
 80080e2:	2300      	movs	r3, #0
 80080e4:	6123      	str	r3, [r4, #16]
 80080e6:	4615      	mov	r5, r2
 80080e8:	e7ba      	b.n	8008060 <_printf_i+0x150>
 80080ea:	682b      	ldr	r3, [r5, #0]
 80080ec:	1d1a      	adds	r2, r3, #4
 80080ee:	602a      	str	r2, [r5, #0]
 80080f0:	681d      	ldr	r5, [r3, #0]
 80080f2:	6862      	ldr	r2, [r4, #4]
 80080f4:	2100      	movs	r1, #0
 80080f6:	4628      	mov	r0, r5
 80080f8:	f7f8 f882 	bl	8000200 <memchr>
 80080fc:	b108      	cbz	r0, 8008102 <_printf_i+0x1f2>
 80080fe:	1b40      	subs	r0, r0, r5
 8008100:	6060      	str	r0, [r4, #4]
 8008102:	6863      	ldr	r3, [r4, #4]
 8008104:	6123      	str	r3, [r4, #16]
 8008106:	2300      	movs	r3, #0
 8008108:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800810c:	e7a8      	b.n	8008060 <_printf_i+0x150>
 800810e:	6923      	ldr	r3, [r4, #16]
 8008110:	462a      	mov	r2, r5
 8008112:	4649      	mov	r1, r9
 8008114:	4640      	mov	r0, r8
 8008116:	47d0      	blx	sl
 8008118:	3001      	adds	r0, #1
 800811a:	d0ab      	beq.n	8008074 <_printf_i+0x164>
 800811c:	6823      	ldr	r3, [r4, #0]
 800811e:	079b      	lsls	r3, r3, #30
 8008120:	d413      	bmi.n	800814a <_printf_i+0x23a>
 8008122:	68e0      	ldr	r0, [r4, #12]
 8008124:	9b03      	ldr	r3, [sp, #12]
 8008126:	4298      	cmp	r0, r3
 8008128:	bfb8      	it	lt
 800812a:	4618      	movlt	r0, r3
 800812c:	e7a4      	b.n	8008078 <_printf_i+0x168>
 800812e:	2301      	movs	r3, #1
 8008130:	4632      	mov	r2, r6
 8008132:	4649      	mov	r1, r9
 8008134:	4640      	mov	r0, r8
 8008136:	47d0      	blx	sl
 8008138:	3001      	adds	r0, #1
 800813a:	d09b      	beq.n	8008074 <_printf_i+0x164>
 800813c:	3501      	adds	r5, #1
 800813e:	68e3      	ldr	r3, [r4, #12]
 8008140:	9903      	ldr	r1, [sp, #12]
 8008142:	1a5b      	subs	r3, r3, r1
 8008144:	42ab      	cmp	r3, r5
 8008146:	dcf2      	bgt.n	800812e <_printf_i+0x21e>
 8008148:	e7eb      	b.n	8008122 <_printf_i+0x212>
 800814a:	2500      	movs	r5, #0
 800814c:	f104 0619 	add.w	r6, r4, #25
 8008150:	e7f5      	b.n	800813e <_printf_i+0x22e>
 8008152:	bf00      	nop
 8008154:	0800aa06 	.word	0x0800aa06
 8008158:	0800aa17 	.word	0x0800aa17

0800815c <_sbrk_r>:
 800815c:	b538      	push	{r3, r4, r5, lr}
 800815e:	4d06      	ldr	r5, [pc, #24]	; (8008178 <_sbrk_r+0x1c>)
 8008160:	2300      	movs	r3, #0
 8008162:	4604      	mov	r4, r0
 8008164:	4608      	mov	r0, r1
 8008166:	602b      	str	r3, [r5, #0]
 8008168:	f7fb fd10 	bl	8003b8c <_sbrk>
 800816c:	1c43      	adds	r3, r0, #1
 800816e:	d102      	bne.n	8008176 <_sbrk_r+0x1a>
 8008170:	682b      	ldr	r3, [r5, #0]
 8008172:	b103      	cbz	r3, 8008176 <_sbrk_r+0x1a>
 8008174:	6023      	str	r3, [r4, #0]
 8008176:	bd38      	pop	{r3, r4, r5, pc}
 8008178:	200008e8 	.word	0x200008e8

0800817c <__swbuf_r>:
 800817c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800817e:	460e      	mov	r6, r1
 8008180:	4614      	mov	r4, r2
 8008182:	4605      	mov	r5, r0
 8008184:	b118      	cbz	r0, 800818e <__swbuf_r+0x12>
 8008186:	6983      	ldr	r3, [r0, #24]
 8008188:	b90b      	cbnz	r3, 800818e <__swbuf_r+0x12>
 800818a:	f000 f9d9 	bl	8008540 <__sinit>
 800818e:	4b21      	ldr	r3, [pc, #132]	; (8008214 <__swbuf_r+0x98>)
 8008190:	429c      	cmp	r4, r3
 8008192:	d12b      	bne.n	80081ec <__swbuf_r+0x70>
 8008194:	686c      	ldr	r4, [r5, #4]
 8008196:	69a3      	ldr	r3, [r4, #24]
 8008198:	60a3      	str	r3, [r4, #8]
 800819a:	89a3      	ldrh	r3, [r4, #12]
 800819c:	071a      	lsls	r2, r3, #28
 800819e:	d52f      	bpl.n	8008200 <__swbuf_r+0x84>
 80081a0:	6923      	ldr	r3, [r4, #16]
 80081a2:	b36b      	cbz	r3, 8008200 <__swbuf_r+0x84>
 80081a4:	6923      	ldr	r3, [r4, #16]
 80081a6:	6820      	ldr	r0, [r4, #0]
 80081a8:	1ac0      	subs	r0, r0, r3
 80081aa:	6963      	ldr	r3, [r4, #20]
 80081ac:	b2f6      	uxtb	r6, r6
 80081ae:	4283      	cmp	r3, r0
 80081b0:	4637      	mov	r7, r6
 80081b2:	dc04      	bgt.n	80081be <__swbuf_r+0x42>
 80081b4:	4621      	mov	r1, r4
 80081b6:	4628      	mov	r0, r5
 80081b8:	f000 f92e 	bl	8008418 <_fflush_r>
 80081bc:	bb30      	cbnz	r0, 800820c <__swbuf_r+0x90>
 80081be:	68a3      	ldr	r3, [r4, #8]
 80081c0:	3b01      	subs	r3, #1
 80081c2:	60a3      	str	r3, [r4, #8]
 80081c4:	6823      	ldr	r3, [r4, #0]
 80081c6:	1c5a      	adds	r2, r3, #1
 80081c8:	6022      	str	r2, [r4, #0]
 80081ca:	701e      	strb	r6, [r3, #0]
 80081cc:	6963      	ldr	r3, [r4, #20]
 80081ce:	3001      	adds	r0, #1
 80081d0:	4283      	cmp	r3, r0
 80081d2:	d004      	beq.n	80081de <__swbuf_r+0x62>
 80081d4:	89a3      	ldrh	r3, [r4, #12]
 80081d6:	07db      	lsls	r3, r3, #31
 80081d8:	d506      	bpl.n	80081e8 <__swbuf_r+0x6c>
 80081da:	2e0a      	cmp	r6, #10
 80081dc:	d104      	bne.n	80081e8 <__swbuf_r+0x6c>
 80081de:	4621      	mov	r1, r4
 80081e0:	4628      	mov	r0, r5
 80081e2:	f000 f919 	bl	8008418 <_fflush_r>
 80081e6:	b988      	cbnz	r0, 800820c <__swbuf_r+0x90>
 80081e8:	4638      	mov	r0, r7
 80081ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80081ec:	4b0a      	ldr	r3, [pc, #40]	; (8008218 <__swbuf_r+0x9c>)
 80081ee:	429c      	cmp	r4, r3
 80081f0:	d101      	bne.n	80081f6 <__swbuf_r+0x7a>
 80081f2:	68ac      	ldr	r4, [r5, #8]
 80081f4:	e7cf      	b.n	8008196 <__swbuf_r+0x1a>
 80081f6:	4b09      	ldr	r3, [pc, #36]	; (800821c <__swbuf_r+0xa0>)
 80081f8:	429c      	cmp	r4, r3
 80081fa:	bf08      	it	eq
 80081fc:	68ec      	ldreq	r4, [r5, #12]
 80081fe:	e7ca      	b.n	8008196 <__swbuf_r+0x1a>
 8008200:	4621      	mov	r1, r4
 8008202:	4628      	mov	r0, r5
 8008204:	f000 f80c 	bl	8008220 <__swsetup_r>
 8008208:	2800      	cmp	r0, #0
 800820a:	d0cb      	beq.n	80081a4 <__swbuf_r+0x28>
 800820c:	f04f 37ff 	mov.w	r7, #4294967295
 8008210:	e7ea      	b.n	80081e8 <__swbuf_r+0x6c>
 8008212:	bf00      	nop
 8008214:	0800aa48 	.word	0x0800aa48
 8008218:	0800aa68 	.word	0x0800aa68
 800821c:	0800aa28 	.word	0x0800aa28

08008220 <__swsetup_r>:
 8008220:	4b32      	ldr	r3, [pc, #200]	; (80082ec <__swsetup_r+0xcc>)
 8008222:	b570      	push	{r4, r5, r6, lr}
 8008224:	681d      	ldr	r5, [r3, #0]
 8008226:	4606      	mov	r6, r0
 8008228:	460c      	mov	r4, r1
 800822a:	b125      	cbz	r5, 8008236 <__swsetup_r+0x16>
 800822c:	69ab      	ldr	r3, [r5, #24]
 800822e:	b913      	cbnz	r3, 8008236 <__swsetup_r+0x16>
 8008230:	4628      	mov	r0, r5
 8008232:	f000 f985 	bl	8008540 <__sinit>
 8008236:	4b2e      	ldr	r3, [pc, #184]	; (80082f0 <__swsetup_r+0xd0>)
 8008238:	429c      	cmp	r4, r3
 800823a:	d10f      	bne.n	800825c <__swsetup_r+0x3c>
 800823c:	686c      	ldr	r4, [r5, #4]
 800823e:	89a3      	ldrh	r3, [r4, #12]
 8008240:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008244:	0719      	lsls	r1, r3, #28
 8008246:	d42c      	bmi.n	80082a2 <__swsetup_r+0x82>
 8008248:	06dd      	lsls	r5, r3, #27
 800824a:	d411      	bmi.n	8008270 <__swsetup_r+0x50>
 800824c:	2309      	movs	r3, #9
 800824e:	6033      	str	r3, [r6, #0]
 8008250:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008254:	81a3      	strh	r3, [r4, #12]
 8008256:	f04f 30ff 	mov.w	r0, #4294967295
 800825a:	e03e      	b.n	80082da <__swsetup_r+0xba>
 800825c:	4b25      	ldr	r3, [pc, #148]	; (80082f4 <__swsetup_r+0xd4>)
 800825e:	429c      	cmp	r4, r3
 8008260:	d101      	bne.n	8008266 <__swsetup_r+0x46>
 8008262:	68ac      	ldr	r4, [r5, #8]
 8008264:	e7eb      	b.n	800823e <__swsetup_r+0x1e>
 8008266:	4b24      	ldr	r3, [pc, #144]	; (80082f8 <__swsetup_r+0xd8>)
 8008268:	429c      	cmp	r4, r3
 800826a:	bf08      	it	eq
 800826c:	68ec      	ldreq	r4, [r5, #12]
 800826e:	e7e6      	b.n	800823e <__swsetup_r+0x1e>
 8008270:	0758      	lsls	r0, r3, #29
 8008272:	d512      	bpl.n	800829a <__swsetup_r+0x7a>
 8008274:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008276:	b141      	cbz	r1, 800828a <__swsetup_r+0x6a>
 8008278:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800827c:	4299      	cmp	r1, r3
 800827e:	d002      	beq.n	8008286 <__swsetup_r+0x66>
 8008280:	4630      	mov	r0, r6
 8008282:	f7ff fb9d 	bl	80079c0 <_free_r>
 8008286:	2300      	movs	r3, #0
 8008288:	6363      	str	r3, [r4, #52]	; 0x34
 800828a:	89a3      	ldrh	r3, [r4, #12]
 800828c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008290:	81a3      	strh	r3, [r4, #12]
 8008292:	2300      	movs	r3, #0
 8008294:	6063      	str	r3, [r4, #4]
 8008296:	6923      	ldr	r3, [r4, #16]
 8008298:	6023      	str	r3, [r4, #0]
 800829a:	89a3      	ldrh	r3, [r4, #12]
 800829c:	f043 0308 	orr.w	r3, r3, #8
 80082a0:	81a3      	strh	r3, [r4, #12]
 80082a2:	6923      	ldr	r3, [r4, #16]
 80082a4:	b94b      	cbnz	r3, 80082ba <__swsetup_r+0x9a>
 80082a6:	89a3      	ldrh	r3, [r4, #12]
 80082a8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80082ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80082b0:	d003      	beq.n	80082ba <__swsetup_r+0x9a>
 80082b2:	4621      	mov	r1, r4
 80082b4:	4630      	mov	r0, r6
 80082b6:	f000 fa09 	bl	80086cc <__smakebuf_r>
 80082ba:	89a0      	ldrh	r0, [r4, #12]
 80082bc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80082c0:	f010 0301 	ands.w	r3, r0, #1
 80082c4:	d00a      	beq.n	80082dc <__swsetup_r+0xbc>
 80082c6:	2300      	movs	r3, #0
 80082c8:	60a3      	str	r3, [r4, #8]
 80082ca:	6963      	ldr	r3, [r4, #20]
 80082cc:	425b      	negs	r3, r3
 80082ce:	61a3      	str	r3, [r4, #24]
 80082d0:	6923      	ldr	r3, [r4, #16]
 80082d2:	b943      	cbnz	r3, 80082e6 <__swsetup_r+0xc6>
 80082d4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80082d8:	d1ba      	bne.n	8008250 <__swsetup_r+0x30>
 80082da:	bd70      	pop	{r4, r5, r6, pc}
 80082dc:	0781      	lsls	r1, r0, #30
 80082de:	bf58      	it	pl
 80082e0:	6963      	ldrpl	r3, [r4, #20]
 80082e2:	60a3      	str	r3, [r4, #8]
 80082e4:	e7f4      	b.n	80082d0 <__swsetup_r+0xb0>
 80082e6:	2000      	movs	r0, #0
 80082e8:	e7f7      	b.n	80082da <__swsetup_r+0xba>
 80082ea:	bf00      	nop
 80082ec:	2000000c 	.word	0x2000000c
 80082f0:	0800aa48 	.word	0x0800aa48
 80082f4:	0800aa68 	.word	0x0800aa68
 80082f8:	0800aa28 	.word	0x0800aa28

080082fc <abort>:
 80082fc:	b508      	push	{r3, lr}
 80082fe:	2006      	movs	r0, #6
 8008300:	f000 fa58 	bl	80087b4 <raise>
 8008304:	2001      	movs	r0, #1
 8008306:	f7fb fbc9 	bl	8003a9c <_exit>
	...

0800830c <__sflush_r>:
 800830c:	898a      	ldrh	r2, [r1, #12]
 800830e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008312:	4605      	mov	r5, r0
 8008314:	0710      	lsls	r0, r2, #28
 8008316:	460c      	mov	r4, r1
 8008318:	d458      	bmi.n	80083cc <__sflush_r+0xc0>
 800831a:	684b      	ldr	r3, [r1, #4]
 800831c:	2b00      	cmp	r3, #0
 800831e:	dc05      	bgt.n	800832c <__sflush_r+0x20>
 8008320:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008322:	2b00      	cmp	r3, #0
 8008324:	dc02      	bgt.n	800832c <__sflush_r+0x20>
 8008326:	2000      	movs	r0, #0
 8008328:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800832c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800832e:	2e00      	cmp	r6, #0
 8008330:	d0f9      	beq.n	8008326 <__sflush_r+0x1a>
 8008332:	2300      	movs	r3, #0
 8008334:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008338:	682f      	ldr	r7, [r5, #0]
 800833a:	602b      	str	r3, [r5, #0]
 800833c:	d032      	beq.n	80083a4 <__sflush_r+0x98>
 800833e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008340:	89a3      	ldrh	r3, [r4, #12]
 8008342:	075a      	lsls	r2, r3, #29
 8008344:	d505      	bpl.n	8008352 <__sflush_r+0x46>
 8008346:	6863      	ldr	r3, [r4, #4]
 8008348:	1ac0      	subs	r0, r0, r3
 800834a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800834c:	b10b      	cbz	r3, 8008352 <__sflush_r+0x46>
 800834e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008350:	1ac0      	subs	r0, r0, r3
 8008352:	2300      	movs	r3, #0
 8008354:	4602      	mov	r2, r0
 8008356:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008358:	6a21      	ldr	r1, [r4, #32]
 800835a:	4628      	mov	r0, r5
 800835c:	47b0      	blx	r6
 800835e:	1c43      	adds	r3, r0, #1
 8008360:	89a3      	ldrh	r3, [r4, #12]
 8008362:	d106      	bne.n	8008372 <__sflush_r+0x66>
 8008364:	6829      	ldr	r1, [r5, #0]
 8008366:	291d      	cmp	r1, #29
 8008368:	d82c      	bhi.n	80083c4 <__sflush_r+0xb8>
 800836a:	4a2a      	ldr	r2, [pc, #168]	; (8008414 <__sflush_r+0x108>)
 800836c:	40ca      	lsrs	r2, r1
 800836e:	07d6      	lsls	r6, r2, #31
 8008370:	d528      	bpl.n	80083c4 <__sflush_r+0xb8>
 8008372:	2200      	movs	r2, #0
 8008374:	6062      	str	r2, [r4, #4]
 8008376:	04d9      	lsls	r1, r3, #19
 8008378:	6922      	ldr	r2, [r4, #16]
 800837a:	6022      	str	r2, [r4, #0]
 800837c:	d504      	bpl.n	8008388 <__sflush_r+0x7c>
 800837e:	1c42      	adds	r2, r0, #1
 8008380:	d101      	bne.n	8008386 <__sflush_r+0x7a>
 8008382:	682b      	ldr	r3, [r5, #0]
 8008384:	b903      	cbnz	r3, 8008388 <__sflush_r+0x7c>
 8008386:	6560      	str	r0, [r4, #84]	; 0x54
 8008388:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800838a:	602f      	str	r7, [r5, #0]
 800838c:	2900      	cmp	r1, #0
 800838e:	d0ca      	beq.n	8008326 <__sflush_r+0x1a>
 8008390:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008394:	4299      	cmp	r1, r3
 8008396:	d002      	beq.n	800839e <__sflush_r+0x92>
 8008398:	4628      	mov	r0, r5
 800839a:	f7ff fb11 	bl	80079c0 <_free_r>
 800839e:	2000      	movs	r0, #0
 80083a0:	6360      	str	r0, [r4, #52]	; 0x34
 80083a2:	e7c1      	b.n	8008328 <__sflush_r+0x1c>
 80083a4:	6a21      	ldr	r1, [r4, #32]
 80083a6:	2301      	movs	r3, #1
 80083a8:	4628      	mov	r0, r5
 80083aa:	47b0      	blx	r6
 80083ac:	1c41      	adds	r1, r0, #1
 80083ae:	d1c7      	bne.n	8008340 <__sflush_r+0x34>
 80083b0:	682b      	ldr	r3, [r5, #0]
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d0c4      	beq.n	8008340 <__sflush_r+0x34>
 80083b6:	2b1d      	cmp	r3, #29
 80083b8:	d001      	beq.n	80083be <__sflush_r+0xb2>
 80083ba:	2b16      	cmp	r3, #22
 80083bc:	d101      	bne.n	80083c2 <__sflush_r+0xb6>
 80083be:	602f      	str	r7, [r5, #0]
 80083c0:	e7b1      	b.n	8008326 <__sflush_r+0x1a>
 80083c2:	89a3      	ldrh	r3, [r4, #12]
 80083c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80083c8:	81a3      	strh	r3, [r4, #12]
 80083ca:	e7ad      	b.n	8008328 <__sflush_r+0x1c>
 80083cc:	690f      	ldr	r7, [r1, #16]
 80083ce:	2f00      	cmp	r7, #0
 80083d0:	d0a9      	beq.n	8008326 <__sflush_r+0x1a>
 80083d2:	0793      	lsls	r3, r2, #30
 80083d4:	680e      	ldr	r6, [r1, #0]
 80083d6:	bf08      	it	eq
 80083d8:	694b      	ldreq	r3, [r1, #20]
 80083da:	600f      	str	r7, [r1, #0]
 80083dc:	bf18      	it	ne
 80083de:	2300      	movne	r3, #0
 80083e0:	eba6 0807 	sub.w	r8, r6, r7
 80083e4:	608b      	str	r3, [r1, #8]
 80083e6:	f1b8 0f00 	cmp.w	r8, #0
 80083ea:	dd9c      	ble.n	8008326 <__sflush_r+0x1a>
 80083ec:	6a21      	ldr	r1, [r4, #32]
 80083ee:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80083f0:	4643      	mov	r3, r8
 80083f2:	463a      	mov	r2, r7
 80083f4:	4628      	mov	r0, r5
 80083f6:	47b0      	blx	r6
 80083f8:	2800      	cmp	r0, #0
 80083fa:	dc06      	bgt.n	800840a <__sflush_r+0xfe>
 80083fc:	89a3      	ldrh	r3, [r4, #12]
 80083fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008402:	81a3      	strh	r3, [r4, #12]
 8008404:	f04f 30ff 	mov.w	r0, #4294967295
 8008408:	e78e      	b.n	8008328 <__sflush_r+0x1c>
 800840a:	4407      	add	r7, r0
 800840c:	eba8 0800 	sub.w	r8, r8, r0
 8008410:	e7e9      	b.n	80083e6 <__sflush_r+0xda>
 8008412:	bf00      	nop
 8008414:	20400001 	.word	0x20400001

08008418 <_fflush_r>:
 8008418:	b538      	push	{r3, r4, r5, lr}
 800841a:	690b      	ldr	r3, [r1, #16]
 800841c:	4605      	mov	r5, r0
 800841e:	460c      	mov	r4, r1
 8008420:	b913      	cbnz	r3, 8008428 <_fflush_r+0x10>
 8008422:	2500      	movs	r5, #0
 8008424:	4628      	mov	r0, r5
 8008426:	bd38      	pop	{r3, r4, r5, pc}
 8008428:	b118      	cbz	r0, 8008432 <_fflush_r+0x1a>
 800842a:	6983      	ldr	r3, [r0, #24]
 800842c:	b90b      	cbnz	r3, 8008432 <_fflush_r+0x1a>
 800842e:	f000 f887 	bl	8008540 <__sinit>
 8008432:	4b14      	ldr	r3, [pc, #80]	; (8008484 <_fflush_r+0x6c>)
 8008434:	429c      	cmp	r4, r3
 8008436:	d11b      	bne.n	8008470 <_fflush_r+0x58>
 8008438:	686c      	ldr	r4, [r5, #4]
 800843a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800843e:	2b00      	cmp	r3, #0
 8008440:	d0ef      	beq.n	8008422 <_fflush_r+0xa>
 8008442:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008444:	07d0      	lsls	r0, r2, #31
 8008446:	d404      	bmi.n	8008452 <_fflush_r+0x3a>
 8008448:	0599      	lsls	r1, r3, #22
 800844a:	d402      	bmi.n	8008452 <_fflush_r+0x3a>
 800844c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800844e:	f000 f915 	bl	800867c <__retarget_lock_acquire_recursive>
 8008452:	4628      	mov	r0, r5
 8008454:	4621      	mov	r1, r4
 8008456:	f7ff ff59 	bl	800830c <__sflush_r>
 800845a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800845c:	07da      	lsls	r2, r3, #31
 800845e:	4605      	mov	r5, r0
 8008460:	d4e0      	bmi.n	8008424 <_fflush_r+0xc>
 8008462:	89a3      	ldrh	r3, [r4, #12]
 8008464:	059b      	lsls	r3, r3, #22
 8008466:	d4dd      	bmi.n	8008424 <_fflush_r+0xc>
 8008468:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800846a:	f000 f908 	bl	800867e <__retarget_lock_release_recursive>
 800846e:	e7d9      	b.n	8008424 <_fflush_r+0xc>
 8008470:	4b05      	ldr	r3, [pc, #20]	; (8008488 <_fflush_r+0x70>)
 8008472:	429c      	cmp	r4, r3
 8008474:	d101      	bne.n	800847a <_fflush_r+0x62>
 8008476:	68ac      	ldr	r4, [r5, #8]
 8008478:	e7df      	b.n	800843a <_fflush_r+0x22>
 800847a:	4b04      	ldr	r3, [pc, #16]	; (800848c <_fflush_r+0x74>)
 800847c:	429c      	cmp	r4, r3
 800847e:	bf08      	it	eq
 8008480:	68ec      	ldreq	r4, [r5, #12]
 8008482:	e7da      	b.n	800843a <_fflush_r+0x22>
 8008484:	0800aa48 	.word	0x0800aa48
 8008488:	0800aa68 	.word	0x0800aa68
 800848c:	0800aa28 	.word	0x0800aa28

08008490 <std>:
 8008490:	2300      	movs	r3, #0
 8008492:	b510      	push	{r4, lr}
 8008494:	4604      	mov	r4, r0
 8008496:	e9c0 3300 	strd	r3, r3, [r0]
 800849a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800849e:	6083      	str	r3, [r0, #8]
 80084a0:	8181      	strh	r1, [r0, #12]
 80084a2:	6643      	str	r3, [r0, #100]	; 0x64
 80084a4:	81c2      	strh	r2, [r0, #14]
 80084a6:	6183      	str	r3, [r0, #24]
 80084a8:	4619      	mov	r1, r3
 80084aa:	2208      	movs	r2, #8
 80084ac:	305c      	adds	r0, #92	; 0x5c
 80084ae:	f7ff f8bd 	bl	800762c <memset>
 80084b2:	4b05      	ldr	r3, [pc, #20]	; (80084c8 <std+0x38>)
 80084b4:	6263      	str	r3, [r4, #36]	; 0x24
 80084b6:	4b05      	ldr	r3, [pc, #20]	; (80084cc <std+0x3c>)
 80084b8:	62a3      	str	r3, [r4, #40]	; 0x28
 80084ba:	4b05      	ldr	r3, [pc, #20]	; (80084d0 <std+0x40>)
 80084bc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80084be:	4b05      	ldr	r3, [pc, #20]	; (80084d4 <std+0x44>)
 80084c0:	6224      	str	r4, [r4, #32]
 80084c2:	6323      	str	r3, [r4, #48]	; 0x30
 80084c4:	bd10      	pop	{r4, pc}
 80084c6:	bf00      	nop
 80084c8:	080087ed 	.word	0x080087ed
 80084cc:	0800880f 	.word	0x0800880f
 80084d0:	08008847 	.word	0x08008847
 80084d4:	0800886b 	.word	0x0800886b

080084d8 <_cleanup_r>:
 80084d8:	4901      	ldr	r1, [pc, #4]	; (80084e0 <_cleanup_r+0x8>)
 80084da:	f000 b8af 	b.w	800863c <_fwalk_reent>
 80084de:	bf00      	nop
 80084e0:	08008419 	.word	0x08008419

080084e4 <__sfmoreglue>:
 80084e4:	b570      	push	{r4, r5, r6, lr}
 80084e6:	2268      	movs	r2, #104	; 0x68
 80084e8:	1e4d      	subs	r5, r1, #1
 80084ea:	4355      	muls	r5, r2
 80084ec:	460e      	mov	r6, r1
 80084ee:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80084f2:	f7ff fad1 	bl	8007a98 <_malloc_r>
 80084f6:	4604      	mov	r4, r0
 80084f8:	b140      	cbz	r0, 800850c <__sfmoreglue+0x28>
 80084fa:	2100      	movs	r1, #0
 80084fc:	e9c0 1600 	strd	r1, r6, [r0]
 8008500:	300c      	adds	r0, #12
 8008502:	60a0      	str	r0, [r4, #8]
 8008504:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008508:	f7ff f890 	bl	800762c <memset>
 800850c:	4620      	mov	r0, r4
 800850e:	bd70      	pop	{r4, r5, r6, pc}

08008510 <__sfp_lock_acquire>:
 8008510:	4801      	ldr	r0, [pc, #4]	; (8008518 <__sfp_lock_acquire+0x8>)
 8008512:	f000 b8b3 	b.w	800867c <__retarget_lock_acquire_recursive>
 8008516:	bf00      	nop
 8008518:	200008e5 	.word	0x200008e5

0800851c <__sfp_lock_release>:
 800851c:	4801      	ldr	r0, [pc, #4]	; (8008524 <__sfp_lock_release+0x8>)
 800851e:	f000 b8ae 	b.w	800867e <__retarget_lock_release_recursive>
 8008522:	bf00      	nop
 8008524:	200008e5 	.word	0x200008e5

08008528 <__sinit_lock_acquire>:
 8008528:	4801      	ldr	r0, [pc, #4]	; (8008530 <__sinit_lock_acquire+0x8>)
 800852a:	f000 b8a7 	b.w	800867c <__retarget_lock_acquire_recursive>
 800852e:	bf00      	nop
 8008530:	200008e6 	.word	0x200008e6

08008534 <__sinit_lock_release>:
 8008534:	4801      	ldr	r0, [pc, #4]	; (800853c <__sinit_lock_release+0x8>)
 8008536:	f000 b8a2 	b.w	800867e <__retarget_lock_release_recursive>
 800853a:	bf00      	nop
 800853c:	200008e6 	.word	0x200008e6

08008540 <__sinit>:
 8008540:	b510      	push	{r4, lr}
 8008542:	4604      	mov	r4, r0
 8008544:	f7ff fff0 	bl	8008528 <__sinit_lock_acquire>
 8008548:	69a3      	ldr	r3, [r4, #24]
 800854a:	b11b      	cbz	r3, 8008554 <__sinit+0x14>
 800854c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008550:	f7ff bff0 	b.w	8008534 <__sinit_lock_release>
 8008554:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008558:	6523      	str	r3, [r4, #80]	; 0x50
 800855a:	4b13      	ldr	r3, [pc, #76]	; (80085a8 <__sinit+0x68>)
 800855c:	4a13      	ldr	r2, [pc, #76]	; (80085ac <__sinit+0x6c>)
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	62a2      	str	r2, [r4, #40]	; 0x28
 8008562:	42a3      	cmp	r3, r4
 8008564:	bf04      	itt	eq
 8008566:	2301      	moveq	r3, #1
 8008568:	61a3      	streq	r3, [r4, #24]
 800856a:	4620      	mov	r0, r4
 800856c:	f000 f820 	bl	80085b0 <__sfp>
 8008570:	6060      	str	r0, [r4, #4]
 8008572:	4620      	mov	r0, r4
 8008574:	f000 f81c 	bl	80085b0 <__sfp>
 8008578:	60a0      	str	r0, [r4, #8]
 800857a:	4620      	mov	r0, r4
 800857c:	f000 f818 	bl	80085b0 <__sfp>
 8008580:	2200      	movs	r2, #0
 8008582:	60e0      	str	r0, [r4, #12]
 8008584:	2104      	movs	r1, #4
 8008586:	6860      	ldr	r0, [r4, #4]
 8008588:	f7ff ff82 	bl	8008490 <std>
 800858c:	68a0      	ldr	r0, [r4, #8]
 800858e:	2201      	movs	r2, #1
 8008590:	2109      	movs	r1, #9
 8008592:	f7ff ff7d 	bl	8008490 <std>
 8008596:	68e0      	ldr	r0, [r4, #12]
 8008598:	2202      	movs	r2, #2
 800859a:	2112      	movs	r1, #18
 800859c:	f7ff ff78 	bl	8008490 <std>
 80085a0:	2301      	movs	r3, #1
 80085a2:	61a3      	str	r3, [r4, #24]
 80085a4:	e7d2      	b.n	800854c <__sinit+0xc>
 80085a6:	bf00      	nop
 80085a8:	0800a840 	.word	0x0800a840
 80085ac:	080084d9 	.word	0x080084d9

080085b0 <__sfp>:
 80085b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085b2:	4607      	mov	r7, r0
 80085b4:	f7ff ffac 	bl	8008510 <__sfp_lock_acquire>
 80085b8:	4b1e      	ldr	r3, [pc, #120]	; (8008634 <__sfp+0x84>)
 80085ba:	681e      	ldr	r6, [r3, #0]
 80085bc:	69b3      	ldr	r3, [r6, #24]
 80085be:	b913      	cbnz	r3, 80085c6 <__sfp+0x16>
 80085c0:	4630      	mov	r0, r6
 80085c2:	f7ff ffbd 	bl	8008540 <__sinit>
 80085c6:	3648      	adds	r6, #72	; 0x48
 80085c8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80085cc:	3b01      	subs	r3, #1
 80085ce:	d503      	bpl.n	80085d8 <__sfp+0x28>
 80085d0:	6833      	ldr	r3, [r6, #0]
 80085d2:	b30b      	cbz	r3, 8008618 <__sfp+0x68>
 80085d4:	6836      	ldr	r6, [r6, #0]
 80085d6:	e7f7      	b.n	80085c8 <__sfp+0x18>
 80085d8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80085dc:	b9d5      	cbnz	r5, 8008614 <__sfp+0x64>
 80085de:	4b16      	ldr	r3, [pc, #88]	; (8008638 <__sfp+0x88>)
 80085e0:	60e3      	str	r3, [r4, #12]
 80085e2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80085e6:	6665      	str	r5, [r4, #100]	; 0x64
 80085e8:	f000 f847 	bl	800867a <__retarget_lock_init_recursive>
 80085ec:	f7ff ff96 	bl	800851c <__sfp_lock_release>
 80085f0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80085f4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80085f8:	6025      	str	r5, [r4, #0]
 80085fa:	61a5      	str	r5, [r4, #24]
 80085fc:	2208      	movs	r2, #8
 80085fe:	4629      	mov	r1, r5
 8008600:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008604:	f7ff f812 	bl	800762c <memset>
 8008608:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800860c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008610:	4620      	mov	r0, r4
 8008612:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008614:	3468      	adds	r4, #104	; 0x68
 8008616:	e7d9      	b.n	80085cc <__sfp+0x1c>
 8008618:	2104      	movs	r1, #4
 800861a:	4638      	mov	r0, r7
 800861c:	f7ff ff62 	bl	80084e4 <__sfmoreglue>
 8008620:	4604      	mov	r4, r0
 8008622:	6030      	str	r0, [r6, #0]
 8008624:	2800      	cmp	r0, #0
 8008626:	d1d5      	bne.n	80085d4 <__sfp+0x24>
 8008628:	f7ff ff78 	bl	800851c <__sfp_lock_release>
 800862c:	230c      	movs	r3, #12
 800862e:	603b      	str	r3, [r7, #0]
 8008630:	e7ee      	b.n	8008610 <__sfp+0x60>
 8008632:	bf00      	nop
 8008634:	0800a840 	.word	0x0800a840
 8008638:	ffff0001 	.word	0xffff0001

0800863c <_fwalk_reent>:
 800863c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008640:	4606      	mov	r6, r0
 8008642:	4688      	mov	r8, r1
 8008644:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008648:	2700      	movs	r7, #0
 800864a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800864e:	f1b9 0901 	subs.w	r9, r9, #1
 8008652:	d505      	bpl.n	8008660 <_fwalk_reent+0x24>
 8008654:	6824      	ldr	r4, [r4, #0]
 8008656:	2c00      	cmp	r4, #0
 8008658:	d1f7      	bne.n	800864a <_fwalk_reent+0xe>
 800865a:	4638      	mov	r0, r7
 800865c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008660:	89ab      	ldrh	r3, [r5, #12]
 8008662:	2b01      	cmp	r3, #1
 8008664:	d907      	bls.n	8008676 <_fwalk_reent+0x3a>
 8008666:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800866a:	3301      	adds	r3, #1
 800866c:	d003      	beq.n	8008676 <_fwalk_reent+0x3a>
 800866e:	4629      	mov	r1, r5
 8008670:	4630      	mov	r0, r6
 8008672:	47c0      	blx	r8
 8008674:	4307      	orrs	r7, r0
 8008676:	3568      	adds	r5, #104	; 0x68
 8008678:	e7e9      	b.n	800864e <_fwalk_reent+0x12>

0800867a <__retarget_lock_init_recursive>:
 800867a:	4770      	bx	lr

0800867c <__retarget_lock_acquire_recursive>:
 800867c:	4770      	bx	lr

0800867e <__retarget_lock_release_recursive>:
 800867e:	4770      	bx	lr

08008680 <__swhatbuf_r>:
 8008680:	b570      	push	{r4, r5, r6, lr}
 8008682:	460e      	mov	r6, r1
 8008684:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008688:	2900      	cmp	r1, #0
 800868a:	b096      	sub	sp, #88	; 0x58
 800868c:	4614      	mov	r4, r2
 800868e:	461d      	mov	r5, r3
 8008690:	da08      	bge.n	80086a4 <__swhatbuf_r+0x24>
 8008692:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008696:	2200      	movs	r2, #0
 8008698:	602a      	str	r2, [r5, #0]
 800869a:	061a      	lsls	r2, r3, #24
 800869c:	d410      	bmi.n	80086c0 <__swhatbuf_r+0x40>
 800869e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80086a2:	e00e      	b.n	80086c2 <__swhatbuf_r+0x42>
 80086a4:	466a      	mov	r2, sp
 80086a6:	f000 f907 	bl	80088b8 <_fstat_r>
 80086aa:	2800      	cmp	r0, #0
 80086ac:	dbf1      	blt.n	8008692 <__swhatbuf_r+0x12>
 80086ae:	9a01      	ldr	r2, [sp, #4]
 80086b0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80086b4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80086b8:	425a      	negs	r2, r3
 80086ba:	415a      	adcs	r2, r3
 80086bc:	602a      	str	r2, [r5, #0]
 80086be:	e7ee      	b.n	800869e <__swhatbuf_r+0x1e>
 80086c0:	2340      	movs	r3, #64	; 0x40
 80086c2:	2000      	movs	r0, #0
 80086c4:	6023      	str	r3, [r4, #0]
 80086c6:	b016      	add	sp, #88	; 0x58
 80086c8:	bd70      	pop	{r4, r5, r6, pc}
	...

080086cc <__smakebuf_r>:
 80086cc:	898b      	ldrh	r3, [r1, #12]
 80086ce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80086d0:	079d      	lsls	r5, r3, #30
 80086d2:	4606      	mov	r6, r0
 80086d4:	460c      	mov	r4, r1
 80086d6:	d507      	bpl.n	80086e8 <__smakebuf_r+0x1c>
 80086d8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80086dc:	6023      	str	r3, [r4, #0]
 80086de:	6123      	str	r3, [r4, #16]
 80086e0:	2301      	movs	r3, #1
 80086e2:	6163      	str	r3, [r4, #20]
 80086e4:	b002      	add	sp, #8
 80086e6:	bd70      	pop	{r4, r5, r6, pc}
 80086e8:	ab01      	add	r3, sp, #4
 80086ea:	466a      	mov	r2, sp
 80086ec:	f7ff ffc8 	bl	8008680 <__swhatbuf_r>
 80086f0:	9900      	ldr	r1, [sp, #0]
 80086f2:	4605      	mov	r5, r0
 80086f4:	4630      	mov	r0, r6
 80086f6:	f7ff f9cf 	bl	8007a98 <_malloc_r>
 80086fa:	b948      	cbnz	r0, 8008710 <__smakebuf_r+0x44>
 80086fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008700:	059a      	lsls	r2, r3, #22
 8008702:	d4ef      	bmi.n	80086e4 <__smakebuf_r+0x18>
 8008704:	f023 0303 	bic.w	r3, r3, #3
 8008708:	f043 0302 	orr.w	r3, r3, #2
 800870c:	81a3      	strh	r3, [r4, #12]
 800870e:	e7e3      	b.n	80086d8 <__smakebuf_r+0xc>
 8008710:	4b0d      	ldr	r3, [pc, #52]	; (8008748 <__smakebuf_r+0x7c>)
 8008712:	62b3      	str	r3, [r6, #40]	; 0x28
 8008714:	89a3      	ldrh	r3, [r4, #12]
 8008716:	6020      	str	r0, [r4, #0]
 8008718:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800871c:	81a3      	strh	r3, [r4, #12]
 800871e:	9b00      	ldr	r3, [sp, #0]
 8008720:	6163      	str	r3, [r4, #20]
 8008722:	9b01      	ldr	r3, [sp, #4]
 8008724:	6120      	str	r0, [r4, #16]
 8008726:	b15b      	cbz	r3, 8008740 <__smakebuf_r+0x74>
 8008728:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800872c:	4630      	mov	r0, r6
 800872e:	f000 f8d5 	bl	80088dc <_isatty_r>
 8008732:	b128      	cbz	r0, 8008740 <__smakebuf_r+0x74>
 8008734:	89a3      	ldrh	r3, [r4, #12]
 8008736:	f023 0303 	bic.w	r3, r3, #3
 800873a:	f043 0301 	orr.w	r3, r3, #1
 800873e:	81a3      	strh	r3, [r4, #12]
 8008740:	89a0      	ldrh	r0, [r4, #12]
 8008742:	4305      	orrs	r5, r0
 8008744:	81a5      	strh	r5, [r4, #12]
 8008746:	e7cd      	b.n	80086e4 <__smakebuf_r+0x18>
 8008748:	080084d9 	.word	0x080084d9

0800874c <__malloc_lock>:
 800874c:	4801      	ldr	r0, [pc, #4]	; (8008754 <__malloc_lock+0x8>)
 800874e:	f7ff bf95 	b.w	800867c <__retarget_lock_acquire_recursive>
 8008752:	bf00      	nop
 8008754:	200008e4 	.word	0x200008e4

08008758 <__malloc_unlock>:
 8008758:	4801      	ldr	r0, [pc, #4]	; (8008760 <__malloc_unlock+0x8>)
 800875a:	f7ff bf90 	b.w	800867e <__retarget_lock_release_recursive>
 800875e:	bf00      	nop
 8008760:	200008e4 	.word	0x200008e4

08008764 <_raise_r>:
 8008764:	291f      	cmp	r1, #31
 8008766:	b538      	push	{r3, r4, r5, lr}
 8008768:	4604      	mov	r4, r0
 800876a:	460d      	mov	r5, r1
 800876c:	d904      	bls.n	8008778 <_raise_r+0x14>
 800876e:	2316      	movs	r3, #22
 8008770:	6003      	str	r3, [r0, #0]
 8008772:	f04f 30ff 	mov.w	r0, #4294967295
 8008776:	bd38      	pop	{r3, r4, r5, pc}
 8008778:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800877a:	b112      	cbz	r2, 8008782 <_raise_r+0x1e>
 800877c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008780:	b94b      	cbnz	r3, 8008796 <_raise_r+0x32>
 8008782:	4620      	mov	r0, r4
 8008784:	f000 f830 	bl	80087e8 <_getpid_r>
 8008788:	462a      	mov	r2, r5
 800878a:	4601      	mov	r1, r0
 800878c:	4620      	mov	r0, r4
 800878e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008792:	f000 b817 	b.w	80087c4 <_kill_r>
 8008796:	2b01      	cmp	r3, #1
 8008798:	d00a      	beq.n	80087b0 <_raise_r+0x4c>
 800879a:	1c59      	adds	r1, r3, #1
 800879c:	d103      	bne.n	80087a6 <_raise_r+0x42>
 800879e:	2316      	movs	r3, #22
 80087a0:	6003      	str	r3, [r0, #0]
 80087a2:	2001      	movs	r0, #1
 80087a4:	e7e7      	b.n	8008776 <_raise_r+0x12>
 80087a6:	2400      	movs	r4, #0
 80087a8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80087ac:	4628      	mov	r0, r5
 80087ae:	4798      	blx	r3
 80087b0:	2000      	movs	r0, #0
 80087b2:	e7e0      	b.n	8008776 <_raise_r+0x12>

080087b4 <raise>:
 80087b4:	4b02      	ldr	r3, [pc, #8]	; (80087c0 <raise+0xc>)
 80087b6:	4601      	mov	r1, r0
 80087b8:	6818      	ldr	r0, [r3, #0]
 80087ba:	f7ff bfd3 	b.w	8008764 <_raise_r>
 80087be:	bf00      	nop
 80087c0:	2000000c 	.word	0x2000000c

080087c4 <_kill_r>:
 80087c4:	b538      	push	{r3, r4, r5, lr}
 80087c6:	4d07      	ldr	r5, [pc, #28]	; (80087e4 <_kill_r+0x20>)
 80087c8:	2300      	movs	r3, #0
 80087ca:	4604      	mov	r4, r0
 80087cc:	4608      	mov	r0, r1
 80087ce:	4611      	mov	r1, r2
 80087d0:	602b      	str	r3, [r5, #0]
 80087d2:	f7fb f953 	bl	8003a7c <_kill>
 80087d6:	1c43      	adds	r3, r0, #1
 80087d8:	d102      	bne.n	80087e0 <_kill_r+0x1c>
 80087da:	682b      	ldr	r3, [r5, #0]
 80087dc:	b103      	cbz	r3, 80087e0 <_kill_r+0x1c>
 80087de:	6023      	str	r3, [r4, #0]
 80087e0:	bd38      	pop	{r3, r4, r5, pc}
 80087e2:	bf00      	nop
 80087e4:	200008e8 	.word	0x200008e8

080087e8 <_getpid_r>:
 80087e8:	f7fb b940 	b.w	8003a6c <_getpid>

080087ec <__sread>:
 80087ec:	b510      	push	{r4, lr}
 80087ee:	460c      	mov	r4, r1
 80087f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80087f4:	f000 f894 	bl	8008920 <_read_r>
 80087f8:	2800      	cmp	r0, #0
 80087fa:	bfab      	itete	ge
 80087fc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80087fe:	89a3      	ldrhlt	r3, [r4, #12]
 8008800:	181b      	addge	r3, r3, r0
 8008802:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008806:	bfac      	ite	ge
 8008808:	6563      	strge	r3, [r4, #84]	; 0x54
 800880a:	81a3      	strhlt	r3, [r4, #12]
 800880c:	bd10      	pop	{r4, pc}

0800880e <__swrite>:
 800880e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008812:	461f      	mov	r7, r3
 8008814:	898b      	ldrh	r3, [r1, #12]
 8008816:	05db      	lsls	r3, r3, #23
 8008818:	4605      	mov	r5, r0
 800881a:	460c      	mov	r4, r1
 800881c:	4616      	mov	r6, r2
 800881e:	d505      	bpl.n	800882c <__swrite+0x1e>
 8008820:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008824:	2302      	movs	r3, #2
 8008826:	2200      	movs	r2, #0
 8008828:	f000 f868 	bl	80088fc <_lseek_r>
 800882c:	89a3      	ldrh	r3, [r4, #12]
 800882e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008832:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008836:	81a3      	strh	r3, [r4, #12]
 8008838:	4632      	mov	r2, r6
 800883a:	463b      	mov	r3, r7
 800883c:	4628      	mov	r0, r5
 800883e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008842:	f000 b817 	b.w	8008874 <_write_r>

08008846 <__sseek>:
 8008846:	b510      	push	{r4, lr}
 8008848:	460c      	mov	r4, r1
 800884a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800884e:	f000 f855 	bl	80088fc <_lseek_r>
 8008852:	1c43      	adds	r3, r0, #1
 8008854:	89a3      	ldrh	r3, [r4, #12]
 8008856:	bf15      	itete	ne
 8008858:	6560      	strne	r0, [r4, #84]	; 0x54
 800885a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800885e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008862:	81a3      	strheq	r3, [r4, #12]
 8008864:	bf18      	it	ne
 8008866:	81a3      	strhne	r3, [r4, #12]
 8008868:	bd10      	pop	{r4, pc}

0800886a <__sclose>:
 800886a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800886e:	f000 b813 	b.w	8008898 <_close_r>
	...

08008874 <_write_r>:
 8008874:	b538      	push	{r3, r4, r5, lr}
 8008876:	4d07      	ldr	r5, [pc, #28]	; (8008894 <_write_r+0x20>)
 8008878:	4604      	mov	r4, r0
 800887a:	4608      	mov	r0, r1
 800887c:	4611      	mov	r1, r2
 800887e:	2200      	movs	r2, #0
 8008880:	602a      	str	r2, [r5, #0]
 8008882:	461a      	mov	r2, r3
 8008884:	f7fb f931 	bl	8003aea <_write>
 8008888:	1c43      	adds	r3, r0, #1
 800888a:	d102      	bne.n	8008892 <_write_r+0x1e>
 800888c:	682b      	ldr	r3, [r5, #0]
 800888e:	b103      	cbz	r3, 8008892 <_write_r+0x1e>
 8008890:	6023      	str	r3, [r4, #0]
 8008892:	bd38      	pop	{r3, r4, r5, pc}
 8008894:	200008e8 	.word	0x200008e8

08008898 <_close_r>:
 8008898:	b538      	push	{r3, r4, r5, lr}
 800889a:	4d06      	ldr	r5, [pc, #24]	; (80088b4 <_close_r+0x1c>)
 800889c:	2300      	movs	r3, #0
 800889e:	4604      	mov	r4, r0
 80088a0:	4608      	mov	r0, r1
 80088a2:	602b      	str	r3, [r5, #0]
 80088a4:	f7fb f93d 	bl	8003b22 <_close>
 80088a8:	1c43      	adds	r3, r0, #1
 80088aa:	d102      	bne.n	80088b2 <_close_r+0x1a>
 80088ac:	682b      	ldr	r3, [r5, #0]
 80088ae:	b103      	cbz	r3, 80088b2 <_close_r+0x1a>
 80088b0:	6023      	str	r3, [r4, #0]
 80088b2:	bd38      	pop	{r3, r4, r5, pc}
 80088b4:	200008e8 	.word	0x200008e8

080088b8 <_fstat_r>:
 80088b8:	b538      	push	{r3, r4, r5, lr}
 80088ba:	4d07      	ldr	r5, [pc, #28]	; (80088d8 <_fstat_r+0x20>)
 80088bc:	2300      	movs	r3, #0
 80088be:	4604      	mov	r4, r0
 80088c0:	4608      	mov	r0, r1
 80088c2:	4611      	mov	r1, r2
 80088c4:	602b      	str	r3, [r5, #0]
 80088c6:	f7fb f938 	bl	8003b3a <_fstat>
 80088ca:	1c43      	adds	r3, r0, #1
 80088cc:	d102      	bne.n	80088d4 <_fstat_r+0x1c>
 80088ce:	682b      	ldr	r3, [r5, #0]
 80088d0:	b103      	cbz	r3, 80088d4 <_fstat_r+0x1c>
 80088d2:	6023      	str	r3, [r4, #0]
 80088d4:	bd38      	pop	{r3, r4, r5, pc}
 80088d6:	bf00      	nop
 80088d8:	200008e8 	.word	0x200008e8

080088dc <_isatty_r>:
 80088dc:	b538      	push	{r3, r4, r5, lr}
 80088de:	4d06      	ldr	r5, [pc, #24]	; (80088f8 <_isatty_r+0x1c>)
 80088e0:	2300      	movs	r3, #0
 80088e2:	4604      	mov	r4, r0
 80088e4:	4608      	mov	r0, r1
 80088e6:	602b      	str	r3, [r5, #0]
 80088e8:	f7fb f937 	bl	8003b5a <_isatty>
 80088ec:	1c43      	adds	r3, r0, #1
 80088ee:	d102      	bne.n	80088f6 <_isatty_r+0x1a>
 80088f0:	682b      	ldr	r3, [r5, #0]
 80088f2:	b103      	cbz	r3, 80088f6 <_isatty_r+0x1a>
 80088f4:	6023      	str	r3, [r4, #0]
 80088f6:	bd38      	pop	{r3, r4, r5, pc}
 80088f8:	200008e8 	.word	0x200008e8

080088fc <_lseek_r>:
 80088fc:	b538      	push	{r3, r4, r5, lr}
 80088fe:	4d07      	ldr	r5, [pc, #28]	; (800891c <_lseek_r+0x20>)
 8008900:	4604      	mov	r4, r0
 8008902:	4608      	mov	r0, r1
 8008904:	4611      	mov	r1, r2
 8008906:	2200      	movs	r2, #0
 8008908:	602a      	str	r2, [r5, #0]
 800890a:	461a      	mov	r2, r3
 800890c:	f7fb f930 	bl	8003b70 <_lseek>
 8008910:	1c43      	adds	r3, r0, #1
 8008912:	d102      	bne.n	800891a <_lseek_r+0x1e>
 8008914:	682b      	ldr	r3, [r5, #0]
 8008916:	b103      	cbz	r3, 800891a <_lseek_r+0x1e>
 8008918:	6023      	str	r3, [r4, #0]
 800891a:	bd38      	pop	{r3, r4, r5, pc}
 800891c:	200008e8 	.word	0x200008e8

08008920 <_read_r>:
 8008920:	b538      	push	{r3, r4, r5, lr}
 8008922:	4d07      	ldr	r5, [pc, #28]	; (8008940 <_read_r+0x20>)
 8008924:	4604      	mov	r4, r0
 8008926:	4608      	mov	r0, r1
 8008928:	4611      	mov	r1, r2
 800892a:	2200      	movs	r2, #0
 800892c:	602a      	str	r2, [r5, #0]
 800892e:	461a      	mov	r2, r3
 8008930:	f7fb f8be 	bl	8003ab0 <_read>
 8008934:	1c43      	adds	r3, r0, #1
 8008936:	d102      	bne.n	800893e <_read_r+0x1e>
 8008938:	682b      	ldr	r3, [r5, #0]
 800893a:	b103      	cbz	r3, 800893e <_read_r+0x1e>
 800893c:	6023      	str	r3, [r4, #0]
 800893e:	bd38      	pop	{r3, r4, r5, pc}
 8008940:	200008e8 	.word	0x200008e8
 8008944:	00000000 	.word	0x00000000

08008948 <cos>:
 8008948:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800894a:	ec53 2b10 	vmov	r2, r3, d0
 800894e:	4826      	ldr	r0, [pc, #152]	; (80089e8 <cos+0xa0>)
 8008950:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8008954:	4281      	cmp	r1, r0
 8008956:	dc06      	bgt.n	8008966 <cos+0x1e>
 8008958:	ed9f 1b21 	vldr	d1, [pc, #132]	; 80089e0 <cos+0x98>
 800895c:	b005      	add	sp, #20
 800895e:	f85d eb04 	ldr.w	lr, [sp], #4
 8008962:	f001 b8fd 	b.w	8009b60 <__kernel_cos>
 8008966:	4821      	ldr	r0, [pc, #132]	; (80089ec <cos+0xa4>)
 8008968:	4281      	cmp	r1, r0
 800896a:	dd09      	ble.n	8008980 <cos+0x38>
 800896c:	ee10 0a10 	vmov	r0, s0
 8008970:	4619      	mov	r1, r3
 8008972:	f7f7 fc99 	bl	80002a8 <__aeabi_dsub>
 8008976:	ec41 0b10 	vmov	d0, r0, r1
 800897a:	b005      	add	sp, #20
 800897c:	f85d fb04 	ldr.w	pc, [sp], #4
 8008980:	4668      	mov	r0, sp
 8008982:	f000 fe2d 	bl	80095e0 <__ieee754_rem_pio2>
 8008986:	f000 0003 	and.w	r0, r0, #3
 800898a:	2801      	cmp	r0, #1
 800898c:	d00b      	beq.n	80089a6 <cos+0x5e>
 800898e:	2802      	cmp	r0, #2
 8008990:	d016      	beq.n	80089c0 <cos+0x78>
 8008992:	b9e0      	cbnz	r0, 80089ce <cos+0x86>
 8008994:	ed9d 1b02 	vldr	d1, [sp, #8]
 8008998:	ed9d 0b00 	vldr	d0, [sp]
 800899c:	f001 f8e0 	bl	8009b60 <__kernel_cos>
 80089a0:	ec51 0b10 	vmov	r0, r1, d0
 80089a4:	e7e7      	b.n	8008976 <cos+0x2e>
 80089a6:	ed9d 1b02 	vldr	d1, [sp, #8]
 80089aa:	ed9d 0b00 	vldr	d0, [sp]
 80089ae:	f001 fcef 	bl	800a390 <__kernel_sin>
 80089b2:	ec53 2b10 	vmov	r2, r3, d0
 80089b6:	ee10 0a10 	vmov	r0, s0
 80089ba:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80089be:	e7da      	b.n	8008976 <cos+0x2e>
 80089c0:	ed9d 1b02 	vldr	d1, [sp, #8]
 80089c4:	ed9d 0b00 	vldr	d0, [sp]
 80089c8:	f001 f8ca 	bl	8009b60 <__kernel_cos>
 80089cc:	e7f1      	b.n	80089b2 <cos+0x6a>
 80089ce:	ed9d 1b02 	vldr	d1, [sp, #8]
 80089d2:	ed9d 0b00 	vldr	d0, [sp]
 80089d6:	2001      	movs	r0, #1
 80089d8:	f001 fcda 	bl	800a390 <__kernel_sin>
 80089dc:	e7e0      	b.n	80089a0 <cos+0x58>
 80089de:	bf00      	nop
	...
 80089e8:	3fe921fb 	.word	0x3fe921fb
 80089ec:	7fefffff 	.word	0x7fefffff

080089f0 <sin>:
 80089f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80089f2:	ec53 2b10 	vmov	r2, r3, d0
 80089f6:	4828      	ldr	r0, [pc, #160]	; (8008a98 <sin+0xa8>)
 80089f8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80089fc:	4281      	cmp	r1, r0
 80089fe:	dc07      	bgt.n	8008a10 <sin+0x20>
 8008a00:	ed9f 1b23 	vldr	d1, [pc, #140]	; 8008a90 <sin+0xa0>
 8008a04:	2000      	movs	r0, #0
 8008a06:	b005      	add	sp, #20
 8008a08:	f85d eb04 	ldr.w	lr, [sp], #4
 8008a0c:	f001 bcc0 	b.w	800a390 <__kernel_sin>
 8008a10:	4822      	ldr	r0, [pc, #136]	; (8008a9c <sin+0xac>)
 8008a12:	4281      	cmp	r1, r0
 8008a14:	dd09      	ble.n	8008a2a <sin+0x3a>
 8008a16:	ee10 0a10 	vmov	r0, s0
 8008a1a:	4619      	mov	r1, r3
 8008a1c:	f7f7 fc44 	bl	80002a8 <__aeabi_dsub>
 8008a20:	ec41 0b10 	vmov	d0, r0, r1
 8008a24:	b005      	add	sp, #20
 8008a26:	f85d fb04 	ldr.w	pc, [sp], #4
 8008a2a:	4668      	mov	r0, sp
 8008a2c:	f000 fdd8 	bl	80095e0 <__ieee754_rem_pio2>
 8008a30:	f000 0003 	and.w	r0, r0, #3
 8008a34:	2801      	cmp	r0, #1
 8008a36:	d00c      	beq.n	8008a52 <sin+0x62>
 8008a38:	2802      	cmp	r0, #2
 8008a3a:	d011      	beq.n	8008a60 <sin+0x70>
 8008a3c:	b9f0      	cbnz	r0, 8008a7c <sin+0x8c>
 8008a3e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8008a42:	ed9d 0b00 	vldr	d0, [sp]
 8008a46:	2001      	movs	r0, #1
 8008a48:	f001 fca2 	bl	800a390 <__kernel_sin>
 8008a4c:	ec51 0b10 	vmov	r0, r1, d0
 8008a50:	e7e6      	b.n	8008a20 <sin+0x30>
 8008a52:	ed9d 1b02 	vldr	d1, [sp, #8]
 8008a56:	ed9d 0b00 	vldr	d0, [sp]
 8008a5a:	f001 f881 	bl	8009b60 <__kernel_cos>
 8008a5e:	e7f5      	b.n	8008a4c <sin+0x5c>
 8008a60:	ed9d 1b02 	vldr	d1, [sp, #8]
 8008a64:	ed9d 0b00 	vldr	d0, [sp]
 8008a68:	2001      	movs	r0, #1
 8008a6a:	f001 fc91 	bl	800a390 <__kernel_sin>
 8008a6e:	ec53 2b10 	vmov	r2, r3, d0
 8008a72:	ee10 0a10 	vmov	r0, s0
 8008a76:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8008a7a:	e7d1      	b.n	8008a20 <sin+0x30>
 8008a7c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8008a80:	ed9d 0b00 	vldr	d0, [sp]
 8008a84:	f001 f86c 	bl	8009b60 <__kernel_cos>
 8008a88:	e7f1      	b.n	8008a6e <sin+0x7e>
 8008a8a:	bf00      	nop
 8008a8c:	f3af 8000 	nop.w
	...
 8008a98:	3fe921fb 	.word	0x3fe921fb
 8008a9c:	7fefffff 	.word	0x7fefffff

08008aa0 <pow>:
 8008aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008aa2:	ed2d 8b02 	vpush	{d8}
 8008aa6:	eeb0 8a40 	vmov.f32	s16, s0
 8008aaa:	eef0 8a60 	vmov.f32	s17, s1
 8008aae:	ec55 4b11 	vmov	r4, r5, d1
 8008ab2:	f000 f865 	bl	8008b80 <__ieee754_pow>
 8008ab6:	4622      	mov	r2, r4
 8008ab8:	462b      	mov	r3, r5
 8008aba:	4620      	mov	r0, r4
 8008abc:	4629      	mov	r1, r5
 8008abe:	ec57 6b10 	vmov	r6, r7, d0
 8008ac2:	f7f8 f843 	bl	8000b4c <__aeabi_dcmpun>
 8008ac6:	2800      	cmp	r0, #0
 8008ac8:	d13b      	bne.n	8008b42 <pow+0xa2>
 8008aca:	ec51 0b18 	vmov	r0, r1, d8
 8008ace:	2200      	movs	r2, #0
 8008ad0:	2300      	movs	r3, #0
 8008ad2:	f7f8 f809 	bl	8000ae8 <__aeabi_dcmpeq>
 8008ad6:	b1b8      	cbz	r0, 8008b08 <pow+0x68>
 8008ad8:	2200      	movs	r2, #0
 8008ada:	2300      	movs	r3, #0
 8008adc:	4620      	mov	r0, r4
 8008ade:	4629      	mov	r1, r5
 8008ae0:	f7f8 f802 	bl	8000ae8 <__aeabi_dcmpeq>
 8008ae4:	2800      	cmp	r0, #0
 8008ae6:	d146      	bne.n	8008b76 <pow+0xd6>
 8008ae8:	ec45 4b10 	vmov	d0, r4, r5
 8008aec:	f001 fd47 	bl	800a57e <finite>
 8008af0:	b338      	cbz	r0, 8008b42 <pow+0xa2>
 8008af2:	2200      	movs	r2, #0
 8008af4:	2300      	movs	r3, #0
 8008af6:	4620      	mov	r0, r4
 8008af8:	4629      	mov	r1, r5
 8008afa:	f7f7 ffff 	bl	8000afc <__aeabi_dcmplt>
 8008afe:	b300      	cbz	r0, 8008b42 <pow+0xa2>
 8008b00:	f7fe fd6a 	bl	80075d8 <__errno>
 8008b04:	2322      	movs	r3, #34	; 0x22
 8008b06:	e01b      	b.n	8008b40 <pow+0xa0>
 8008b08:	ec47 6b10 	vmov	d0, r6, r7
 8008b0c:	f001 fd37 	bl	800a57e <finite>
 8008b10:	b9e0      	cbnz	r0, 8008b4c <pow+0xac>
 8008b12:	eeb0 0a48 	vmov.f32	s0, s16
 8008b16:	eef0 0a68 	vmov.f32	s1, s17
 8008b1a:	f001 fd30 	bl	800a57e <finite>
 8008b1e:	b1a8      	cbz	r0, 8008b4c <pow+0xac>
 8008b20:	ec45 4b10 	vmov	d0, r4, r5
 8008b24:	f001 fd2b 	bl	800a57e <finite>
 8008b28:	b180      	cbz	r0, 8008b4c <pow+0xac>
 8008b2a:	4632      	mov	r2, r6
 8008b2c:	463b      	mov	r3, r7
 8008b2e:	4630      	mov	r0, r6
 8008b30:	4639      	mov	r1, r7
 8008b32:	f7f8 f80b 	bl	8000b4c <__aeabi_dcmpun>
 8008b36:	2800      	cmp	r0, #0
 8008b38:	d0e2      	beq.n	8008b00 <pow+0x60>
 8008b3a:	f7fe fd4d 	bl	80075d8 <__errno>
 8008b3e:	2321      	movs	r3, #33	; 0x21
 8008b40:	6003      	str	r3, [r0, #0]
 8008b42:	ecbd 8b02 	vpop	{d8}
 8008b46:	ec47 6b10 	vmov	d0, r6, r7
 8008b4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b4c:	2200      	movs	r2, #0
 8008b4e:	2300      	movs	r3, #0
 8008b50:	4630      	mov	r0, r6
 8008b52:	4639      	mov	r1, r7
 8008b54:	f7f7 ffc8 	bl	8000ae8 <__aeabi_dcmpeq>
 8008b58:	2800      	cmp	r0, #0
 8008b5a:	d0f2      	beq.n	8008b42 <pow+0xa2>
 8008b5c:	eeb0 0a48 	vmov.f32	s0, s16
 8008b60:	eef0 0a68 	vmov.f32	s1, s17
 8008b64:	f001 fd0b 	bl	800a57e <finite>
 8008b68:	2800      	cmp	r0, #0
 8008b6a:	d0ea      	beq.n	8008b42 <pow+0xa2>
 8008b6c:	ec45 4b10 	vmov	d0, r4, r5
 8008b70:	f001 fd05 	bl	800a57e <finite>
 8008b74:	e7c3      	b.n	8008afe <pow+0x5e>
 8008b76:	4f01      	ldr	r7, [pc, #4]	; (8008b7c <pow+0xdc>)
 8008b78:	2600      	movs	r6, #0
 8008b7a:	e7e2      	b.n	8008b42 <pow+0xa2>
 8008b7c:	3ff00000 	.word	0x3ff00000

08008b80 <__ieee754_pow>:
 8008b80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b84:	ed2d 8b06 	vpush	{d8-d10}
 8008b88:	b089      	sub	sp, #36	; 0x24
 8008b8a:	ed8d 1b00 	vstr	d1, [sp]
 8008b8e:	e9dd 2900 	ldrd	r2, r9, [sp]
 8008b92:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8008b96:	ea58 0102 	orrs.w	r1, r8, r2
 8008b9a:	ec57 6b10 	vmov	r6, r7, d0
 8008b9e:	d115      	bne.n	8008bcc <__ieee754_pow+0x4c>
 8008ba0:	19b3      	adds	r3, r6, r6
 8008ba2:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 8008ba6:	4152      	adcs	r2, r2
 8008ba8:	4299      	cmp	r1, r3
 8008baa:	4b89      	ldr	r3, [pc, #548]	; (8008dd0 <__ieee754_pow+0x250>)
 8008bac:	4193      	sbcs	r3, r2
 8008bae:	f080 84d2 	bcs.w	8009556 <__ieee754_pow+0x9d6>
 8008bb2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008bb6:	4630      	mov	r0, r6
 8008bb8:	4639      	mov	r1, r7
 8008bba:	f7f7 fb77 	bl	80002ac <__adddf3>
 8008bbe:	ec41 0b10 	vmov	d0, r0, r1
 8008bc2:	b009      	add	sp, #36	; 0x24
 8008bc4:	ecbd 8b06 	vpop	{d8-d10}
 8008bc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bcc:	4b81      	ldr	r3, [pc, #516]	; (8008dd4 <__ieee754_pow+0x254>)
 8008bce:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8008bd2:	429c      	cmp	r4, r3
 8008bd4:	ee10 aa10 	vmov	sl, s0
 8008bd8:	463d      	mov	r5, r7
 8008bda:	dc06      	bgt.n	8008bea <__ieee754_pow+0x6a>
 8008bdc:	d101      	bne.n	8008be2 <__ieee754_pow+0x62>
 8008bde:	2e00      	cmp	r6, #0
 8008be0:	d1e7      	bne.n	8008bb2 <__ieee754_pow+0x32>
 8008be2:	4598      	cmp	r8, r3
 8008be4:	dc01      	bgt.n	8008bea <__ieee754_pow+0x6a>
 8008be6:	d10f      	bne.n	8008c08 <__ieee754_pow+0x88>
 8008be8:	b172      	cbz	r2, 8008c08 <__ieee754_pow+0x88>
 8008bea:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8008bee:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8008bf2:	ea55 050a 	orrs.w	r5, r5, sl
 8008bf6:	d1dc      	bne.n	8008bb2 <__ieee754_pow+0x32>
 8008bf8:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008bfc:	18db      	adds	r3, r3, r3
 8008bfe:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8008c02:	4152      	adcs	r2, r2
 8008c04:	429d      	cmp	r5, r3
 8008c06:	e7d0      	b.n	8008baa <__ieee754_pow+0x2a>
 8008c08:	2d00      	cmp	r5, #0
 8008c0a:	da3b      	bge.n	8008c84 <__ieee754_pow+0x104>
 8008c0c:	4b72      	ldr	r3, [pc, #456]	; (8008dd8 <__ieee754_pow+0x258>)
 8008c0e:	4598      	cmp	r8, r3
 8008c10:	dc51      	bgt.n	8008cb6 <__ieee754_pow+0x136>
 8008c12:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8008c16:	4598      	cmp	r8, r3
 8008c18:	f340 84ac 	ble.w	8009574 <__ieee754_pow+0x9f4>
 8008c1c:	ea4f 5328 	mov.w	r3, r8, asr #20
 8008c20:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8008c24:	2b14      	cmp	r3, #20
 8008c26:	dd0f      	ble.n	8008c48 <__ieee754_pow+0xc8>
 8008c28:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8008c2c:	fa22 f103 	lsr.w	r1, r2, r3
 8008c30:	fa01 f303 	lsl.w	r3, r1, r3
 8008c34:	4293      	cmp	r3, r2
 8008c36:	f040 849d 	bne.w	8009574 <__ieee754_pow+0x9f4>
 8008c3a:	f001 0101 	and.w	r1, r1, #1
 8008c3e:	f1c1 0302 	rsb	r3, r1, #2
 8008c42:	9304      	str	r3, [sp, #16]
 8008c44:	b182      	cbz	r2, 8008c68 <__ieee754_pow+0xe8>
 8008c46:	e05f      	b.n	8008d08 <__ieee754_pow+0x188>
 8008c48:	2a00      	cmp	r2, #0
 8008c4a:	d15b      	bne.n	8008d04 <__ieee754_pow+0x184>
 8008c4c:	f1c3 0314 	rsb	r3, r3, #20
 8008c50:	fa48 f103 	asr.w	r1, r8, r3
 8008c54:	fa01 f303 	lsl.w	r3, r1, r3
 8008c58:	4543      	cmp	r3, r8
 8008c5a:	f040 8488 	bne.w	800956e <__ieee754_pow+0x9ee>
 8008c5e:	f001 0101 	and.w	r1, r1, #1
 8008c62:	f1c1 0302 	rsb	r3, r1, #2
 8008c66:	9304      	str	r3, [sp, #16]
 8008c68:	4b5c      	ldr	r3, [pc, #368]	; (8008ddc <__ieee754_pow+0x25c>)
 8008c6a:	4598      	cmp	r8, r3
 8008c6c:	d132      	bne.n	8008cd4 <__ieee754_pow+0x154>
 8008c6e:	f1b9 0f00 	cmp.w	r9, #0
 8008c72:	f280 8478 	bge.w	8009566 <__ieee754_pow+0x9e6>
 8008c76:	4959      	ldr	r1, [pc, #356]	; (8008ddc <__ieee754_pow+0x25c>)
 8008c78:	4632      	mov	r2, r6
 8008c7a:	463b      	mov	r3, r7
 8008c7c:	2000      	movs	r0, #0
 8008c7e:	f7f7 fdf5 	bl	800086c <__aeabi_ddiv>
 8008c82:	e79c      	b.n	8008bbe <__ieee754_pow+0x3e>
 8008c84:	2300      	movs	r3, #0
 8008c86:	9304      	str	r3, [sp, #16]
 8008c88:	2a00      	cmp	r2, #0
 8008c8a:	d13d      	bne.n	8008d08 <__ieee754_pow+0x188>
 8008c8c:	4b51      	ldr	r3, [pc, #324]	; (8008dd4 <__ieee754_pow+0x254>)
 8008c8e:	4598      	cmp	r8, r3
 8008c90:	d1ea      	bne.n	8008c68 <__ieee754_pow+0xe8>
 8008c92:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8008c96:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8008c9a:	ea53 030a 	orrs.w	r3, r3, sl
 8008c9e:	f000 845a 	beq.w	8009556 <__ieee754_pow+0x9d6>
 8008ca2:	4b4f      	ldr	r3, [pc, #316]	; (8008de0 <__ieee754_pow+0x260>)
 8008ca4:	429c      	cmp	r4, r3
 8008ca6:	dd08      	ble.n	8008cba <__ieee754_pow+0x13a>
 8008ca8:	f1b9 0f00 	cmp.w	r9, #0
 8008cac:	f2c0 8457 	blt.w	800955e <__ieee754_pow+0x9de>
 8008cb0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008cb4:	e783      	b.n	8008bbe <__ieee754_pow+0x3e>
 8008cb6:	2302      	movs	r3, #2
 8008cb8:	e7e5      	b.n	8008c86 <__ieee754_pow+0x106>
 8008cba:	f1b9 0f00 	cmp.w	r9, #0
 8008cbe:	f04f 0000 	mov.w	r0, #0
 8008cc2:	f04f 0100 	mov.w	r1, #0
 8008cc6:	f6bf af7a 	bge.w	8008bbe <__ieee754_pow+0x3e>
 8008cca:	e9dd 0300 	ldrd	r0, r3, [sp]
 8008cce:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8008cd2:	e774      	b.n	8008bbe <__ieee754_pow+0x3e>
 8008cd4:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8008cd8:	d106      	bne.n	8008ce8 <__ieee754_pow+0x168>
 8008cda:	4632      	mov	r2, r6
 8008cdc:	463b      	mov	r3, r7
 8008cde:	4630      	mov	r0, r6
 8008ce0:	4639      	mov	r1, r7
 8008ce2:	f7f7 fc99 	bl	8000618 <__aeabi_dmul>
 8008ce6:	e76a      	b.n	8008bbe <__ieee754_pow+0x3e>
 8008ce8:	4b3e      	ldr	r3, [pc, #248]	; (8008de4 <__ieee754_pow+0x264>)
 8008cea:	4599      	cmp	r9, r3
 8008cec:	d10c      	bne.n	8008d08 <__ieee754_pow+0x188>
 8008cee:	2d00      	cmp	r5, #0
 8008cf0:	db0a      	blt.n	8008d08 <__ieee754_pow+0x188>
 8008cf2:	ec47 6b10 	vmov	d0, r6, r7
 8008cf6:	b009      	add	sp, #36	; 0x24
 8008cf8:	ecbd 8b06 	vpop	{d8-d10}
 8008cfc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d00:	f000 be7a 	b.w	80099f8 <__ieee754_sqrt>
 8008d04:	2300      	movs	r3, #0
 8008d06:	9304      	str	r3, [sp, #16]
 8008d08:	ec47 6b10 	vmov	d0, r6, r7
 8008d0c:	f001 fc2e 	bl	800a56c <fabs>
 8008d10:	ec51 0b10 	vmov	r0, r1, d0
 8008d14:	f1ba 0f00 	cmp.w	sl, #0
 8008d18:	d129      	bne.n	8008d6e <__ieee754_pow+0x1ee>
 8008d1a:	b124      	cbz	r4, 8008d26 <__ieee754_pow+0x1a6>
 8008d1c:	4b2f      	ldr	r3, [pc, #188]	; (8008ddc <__ieee754_pow+0x25c>)
 8008d1e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8008d22:	429a      	cmp	r2, r3
 8008d24:	d123      	bne.n	8008d6e <__ieee754_pow+0x1ee>
 8008d26:	f1b9 0f00 	cmp.w	r9, #0
 8008d2a:	da05      	bge.n	8008d38 <__ieee754_pow+0x1b8>
 8008d2c:	4602      	mov	r2, r0
 8008d2e:	460b      	mov	r3, r1
 8008d30:	2000      	movs	r0, #0
 8008d32:	492a      	ldr	r1, [pc, #168]	; (8008ddc <__ieee754_pow+0x25c>)
 8008d34:	f7f7 fd9a 	bl	800086c <__aeabi_ddiv>
 8008d38:	2d00      	cmp	r5, #0
 8008d3a:	f6bf af40 	bge.w	8008bbe <__ieee754_pow+0x3e>
 8008d3e:	9b04      	ldr	r3, [sp, #16]
 8008d40:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8008d44:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8008d48:	4323      	orrs	r3, r4
 8008d4a:	d108      	bne.n	8008d5e <__ieee754_pow+0x1de>
 8008d4c:	4602      	mov	r2, r0
 8008d4e:	460b      	mov	r3, r1
 8008d50:	4610      	mov	r0, r2
 8008d52:	4619      	mov	r1, r3
 8008d54:	f7f7 faa8 	bl	80002a8 <__aeabi_dsub>
 8008d58:	4602      	mov	r2, r0
 8008d5a:	460b      	mov	r3, r1
 8008d5c:	e78f      	b.n	8008c7e <__ieee754_pow+0xfe>
 8008d5e:	9b04      	ldr	r3, [sp, #16]
 8008d60:	2b01      	cmp	r3, #1
 8008d62:	f47f af2c 	bne.w	8008bbe <__ieee754_pow+0x3e>
 8008d66:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008d6a:	4619      	mov	r1, r3
 8008d6c:	e727      	b.n	8008bbe <__ieee754_pow+0x3e>
 8008d6e:	0feb      	lsrs	r3, r5, #31
 8008d70:	3b01      	subs	r3, #1
 8008d72:	9306      	str	r3, [sp, #24]
 8008d74:	9a06      	ldr	r2, [sp, #24]
 8008d76:	9b04      	ldr	r3, [sp, #16]
 8008d78:	4313      	orrs	r3, r2
 8008d7a:	d102      	bne.n	8008d82 <__ieee754_pow+0x202>
 8008d7c:	4632      	mov	r2, r6
 8008d7e:	463b      	mov	r3, r7
 8008d80:	e7e6      	b.n	8008d50 <__ieee754_pow+0x1d0>
 8008d82:	4b19      	ldr	r3, [pc, #100]	; (8008de8 <__ieee754_pow+0x268>)
 8008d84:	4598      	cmp	r8, r3
 8008d86:	f340 80fb 	ble.w	8008f80 <__ieee754_pow+0x400>
 8008d8a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8008d8e:	4598      	cmp	r8, r3
 8008d90:	4b13      	ldr	r3, [pc, #76]	; (8008de0 <__ieee754_pow+0x260>)
 8008d92:	dd0c      	ble.n	8008dae <__ieee754_pow+0x22e>
 8008d94:	429c      	cmp	r4, r3
 8008d96:	dc0f      	bgt.n	8008db8 <__ieee754_pow+0x238>
 8008d98:	f1b9 0f00 	cmp.w	r9, #0
 8008d9c:	da0f      	bge.n	8008dbe <__ieee754_pow+0x23e>
 8008d9e:	2000      	movs	r0, #0
 8008da0:	b009      	add	sp, #36	; 0x24
 8008da2:	ecbd 8b06 	vpop	{d8-d10}
 8008da6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008daa:	f001 bbd6 	b.w	800a55a <__math_oflow>
 8008dae:	429c      	cmp	r4, r3
 8008db0:	dbf2      	blt.n	8008d98 <__ieee754_pow+0x218>
 8008db2:	4b0a      	ldr	r3, [pc, #40]	; (8008ddc <__ieee754_pow+0x25c>)
 8008db4:	429c      	cmp	r4, r3
 8008db6:	dd19      	ble.n	8008dec <__ieee754_pow+0x26c>
 8008db8:	f1b9 0f00 	cmp.w	r9, #0
 8008dbc:	dcef      	bgt.n	8008d9e <__ieee754_pow+0x21e>
 8008dbe:	2000      	movs	r0, #0
 8008dc0:	b009      	add	sp, #36	; 0x24
 8008dc2:	ecbd 8b06 	vpop	{d8-d10}
 8008dc6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dca:	f001 bbbd 	b.w	800a548 <__math_uflow>
 8008dce:	bf00      	nop
 8008dd0:	fff00000 	.word	0xfff00000
 8008dd4:	7ff00000 	.word	0x7ff00000
 8008dd8:	433fffff 	.word	0x433fffff
 8008ddc:	3ff00000 	.word	0x3ff00000
 8008de0:	3fefffff 	.word	0x3fefffff
 8008de4:	3fe00000 	.word	0x3fe00000
 8008de8:	41e00000 	.word	0x41e00000
 8008dec:	4b60      	ldr	r3, [pc, #384]	; (8008f70 <__ieee754_pow+0x3f0>)
 8008dee:	2200      	movs	r2, #0
 8008df0:	f7f7 fa5a 	bl	80002a8 <__aeabi_dsub>
 8008df4:	a354      	add	r3, pc, #336	; (adr r3, 8008f48 <__ieee754_pow+0x3c8>)
 8008df6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dfa:	4604      	mov	r4, r0
 8008dfc:	460d      	mov	r5, r1
 8008dfe:	f7f7 fc0b 	bl	8000618 <__aeabi_dmul>
 8008e02:	a353      	add	r3, pc, #332	; (adr r3, 8008f50 <__ieee754_pow+0x3d0>)
 8008e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e08:	4606      	mov	r6, r0
 8008e0a:	460f      	mov	r7, r1
 8008e0c:	4620      	mov	r0, r4
 8008e0e:	4629      	mov	r1, r5
 8008e10:	f7f7 fc02 	bl	8000618 <__aeabi_dmul>
 8008e14:	4b57      	ldr	r3, [pc, #348]	; (8008f74 <__ieee754_pow+0x3f4>)
 8008e16:	4682      	mov	sl, r0
 8008e18:	468b      	mov	fp, r1
 8008e1a:	2200      	movs	r2, #0
 8008e1c:	4620      	mov	r0, r4
 8008e1e:	4629      	mov	r1, r5
 8008e20:	f7f7 fbfa 	bl	8000618 <__aeabi_dmul>
 8008e24:	4602      	mov	r2, r0
 8008e26:	460b      	mov	r3, r1
 8008e28:	a14b      	add	r1, pc, #300	; (adr r1, 8008f58 <__ieee754_pow+0x3d8>)
 8008e2a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008e2e:	f7f7 fa3b 	bl	80002a8 <__aeabi_dsub>
 8008e32:	4622      	mov	r2, r4
 8008e34:	462b      	mov	r3, r5
 8008e36:	f7f7 fbef 	bl	8000618 <__aeabi_dmul>
 8008e3a:	4602      	mov	r2, r0
 8008e3c:	460b      	mov	r3, r1
 8008e3e:	2000      	movs	r0, #0
 8008e40:	494d      	ldr	r1, [pc, #308]	; (8008f78 <__ieee754_pow+0x3f8>)
 8008e42:	f7f7 fa31 	bl	80002a8 <__aeabi_dsub>
 8008e46:	4622      	mov	r2, r4
 8008e48:	4680      	mov	r8, r0
 8008e4a:	4689      	mov	r9, r1
 8008e4c:	462b      	mov	r3, r5
 8008e4e:	4620      	mov	r0, r4
 8008e50:	4629      	mov	r1, r5
 8008e52:	f7f7 fbe1 	bl	8000618 <__aeabi_dmul>
 8008e56:	4602      	mov	r2, r0
 8008e58:	460b      	mov	r3, r1
 8008e5a:	4640      	mov	r0, r8
 8008e5c:	4649      	mov	r1, r9
 8008e5e:	f7f7 fbdb 	bl	8000618 <__aeabi_dmul>
 8008e62:	a33f      	add	r3, pc, #252	; (adr r3, 8008f60 <__ieee754_pow+0x3e0>)
 8008e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e68:	f7f7 fbd6 	bl	8000618 <__aeabi_dmul>
 8008e6c:	4602      	mov	r2, r0
 8008e6e:	460b      	mov	r3, r1
 8008e70:	4650      	mov	r0, sl
 8008e72:	4659      	mov	r1, fp
 8008e74:	f7f7 fa18 	bl	80002a8 <__aeabi_dsub>
 8008e78:	4602      	mov	r2, r0
 8008e7a:	460b      	mov	r3, r1
 8008e7c:	4680      	mov	r8, r0
 8008e7e:	4689      	mov	r9, r1
 8008e80:	4630      	mov	r0, r6
 8008e82:	4639      	mov	r1, r7
 8008e84:	f7f7 fa12 	bl	80002ac <__adddf3>
 8008e88:	2000      	movs	r0, #0
 8008e8a:	4632      	mov	r2, r6
 8008e8c:	463b      	mov	r3, r7
 8008e8e:	4604      	mov	r4, r0
 8008e90:	460d      	mov	r5, r1
 8008e92:	f7f7 fa09 	bl	80002a8 <__aeabi_dsub>
 8008e96:	4602      	mov	r2, r0
 8008e98:	460b      	mov	r3, r1
 8008e9a:	4640      	mov	r0, r8
 8008e9c:	4649      	mov	r1, r9
 8008e9e:	f7f7 fa03 	bl	80002a8 <__aeabi_dsub>
 8008ea2:	9b04      	ldr	r3, [sp, #16]
 8008ea4:	9a06      	ldr	r2, [sp, #24]
 8008ea6:	3b01      	subs	r3, #1
 8008ea8:	4313      	orrs	r3, r2
 8008eaa:	4682      	mov	sl, r0
 8008eac:	468b      	mov	fp, r1
 8008eae:	f040 81e7 	bne.w	8009280 <__ieee754_pow+0x700>
 8008eb2:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8008f68 <__ieee754_pow+0x3e8>
 8008eb6:	eeb0 8a47 	vmov.f32	s16, s14
 8008eba:	eef0 8a67 	vmov.f32	s17, s15
 8008ebe:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008ec2:	2600      	movs	r6, #0
 8008ec4:	4632      	mov	r2, r6
 8008ec6:	463b      	mov	r3, r7
 8008ec8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008ecc:	f7f7 f9ec 	bl	80002a8 <__aeabi_dsub>
 8008ed0:	4622      	mov	r2, r4
 8008ed2:	462b      	mov	r3, r5
 8008ed4:	f7f7 fba0 	bl	8000618 <__aeabi_dmul>
 8008ed8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008edc:	4680      	mov	r8, r0
 8008ede:	4689      	mov	r9, r1
 8008ee0:	4650      	mov	r0, sl
 8008ee2:	4659      	mov	r1, fp
 8008ee4:	f7f7 fb98 	bl	8000618 <__aeabi_dmul>
 8008ee8:	4602      	mov	r2, r0
 8008eea:	460b      	mov	r3, r1
 8008eec:	4640      	mov	r0, r8
 8008eee:	4649      	mov	r1, r9
 8008ef0:	f7f7 f9dc 	bl	80002ac <__adddf3>
 8008ef4:	4632      	mov	r2, r6
 8008ef6:	463b      	mov	r3, r7
 8008ef8:	4680      	mov	r8, r0
 8008efa:	4689      	mov	r9, r1
 8008efc:	4620      	mov	r0, r4
 8008efe:	4629      	mov	r1, r5
 8008f00:	f7f7 fb8a 	bl	8000618 <__aeabi_dmul>
 8008f04:	460b      	mov	r3, r1
 8008f06:	4604      	mov	r4, r0
 8008f08:	460d      	mov	r5, r1
 8008f0a:	4602      	mov	r2, r0
 8008f0c:	4649      	mov	r1, r9
 8008f0e:	4640      	mov	r0, r8
 8008f10:	f7f7 f9cc 	bl	80002ac <__adddf3>
 8008f14:	4b19      	ldr	r3, [pc, #100]	; (8008f7c <__ieee754_pow+0x3fc>)
 8008f16:	4299      	cmp	r1, r3
 8008f18:	ec45 4b19 	vmov	d9, r4, r5
 8008f1c:	4606      	mov	r6, r0
 8008f1e:	460f      	mov	r7, r1
 8008f20:	468b      	mov	fp, r1
 8008f22:	f340 82f1 	ble.w	8009508 <__ieee754_pow+0x988>
 8008f26:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8008f2a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8008f2e:	4303      	orrs	r3, r0
 8008f30:	f000 81e4 	beq.w	80092fc <__ieee754_pow+0x77c>
 8008f34:	ec51 0b18 	vmov	r0, r1, d8
 8008f38:	2200      	movs	r2, #0
 8008f3a:	2300      	movs	r3, #0
 8008f3c:	f7f7 fdde 	bl	8000afc <__aeabi_dcmplt>
 8008f40:	3800      	subs	r0, #0
 8008f42:	bf18      	it	ne
 8008f44:	2001      	movne	r0, #1
 8008f46:	e72b      	b.n	8008da0 <__ieee754_pow+0x220>
 8008f48:	60000000 	.word	0x60000000
 8008f4c:	3ff71547 	.word	0x3ff71547
 8008f50:	f85ddf44 	.word	0xf85ddf44
 8008f54:	3e54ae0b 	.word	0x3e54ae0b
 8008f58:	55555555 	.word	0x55555555
 8008f5c:	3fd55555 	.word	0x3fd55555
 8008f60:	652b82fe 	.word	0x652b82fe
 8008f64:	3ff71547 	.word	0x3ff71547
 8008f68:	00000000 	.word	0x00000000
 8008f6c:	bff00000 	.word	0xbff00000
 8008f70:	3ff00000 	.word	0x3ff00000
 8008f74:	3fd00000 	.word	0x3fd00000
 8008f78:	3fe00000 	.word	0x3fe00000
 8008f7c:	408fffff 	.word	0x408fffff
 8008f80:	4bd5      	ldr	r3, [pc, #852]	; (80092d8 <__ieee754_pow+0x758>)
 8008f82:	402b      	ands	r3, r5
 8008f84:	2200      	movs	r2, #0
 8008f86:	b92b      	cbnz	r3, 8008f94 <__ieee754_pow+0x414>
 8008f88:	4bd4      	ldr	r3, [pc, #848]	; (80092dc <__ieee754_pow+0x75c>)
 8008f8a:	f7f7 fb45 	bl	8000618 <__aeabi_dmul>
 8008f8e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8008f92:	460c      	mov	r4, r1
 8008f94:	1523      	asrs	r3, r4, #20
 8008f96:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8008f9a:	4413      	add	r3, r2
 8008f9c:	9305      	str	r3, [sp, #20]
 8008f9e:	4bd0      	ldr	r3, [pc, #832]	; (80092e0 <__ieee754_pow+0x760>)
 8008fa0:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8008fa4:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8008fa8:	429c      	cmp	r4, r3
 8008faa:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8008fae:	dd08      	ble.n	8008fc2 <__ieee754_pow+0x442>
 8008fb0:	4bcc      	ldr	r3, [pc, #816]	; (80092e4 <__ieee754_pow+0x764>)
 8008fb2:	429c      	cmp	r4, r3
 8008fb4:	f340 8162 	ble.w	800927c <__ieee754_pow+0x6fc>
 8008fb8:	9b05      	ldr	r3, [sp, #20]
 8008fba:	3301      	adds	r3, #1
 8008fbc:	9305      	str	r3, [sp, #20]
 8008fbe:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8008fc2:	2400      	movs	r4, #0
 8008fc4:	00e3      	lsls	r3, r4, #3
 8008fc6:	9307      	str	r3, [sp, #28]
 8008fc8:	4bc7      	ldr	r3, [pc, #796]	; (80092e8 <__ieee754_pow+0x768>)
 8008fca:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008fce:	ed93 7b00 	vldr	d7, [r3]
 8008fd2:	4629      	mov	r1, r5
 8008fd4:	ec53 2b17 	vmov	r2, r3, d7
 8008fd8:	eeb0 9a47 	vmov.f32	s18, s14
 8008fdc:	eef0 9a67 	vmov.f32	s19, s15
 8008fe0:	4682      	mov	sl, r0
 8008fe2:	f7f7 f961 	bl	80002a8 <__aeabi_dsub>
 8008fe6:	4652      	mov	r2, sl
 8008fe8:	4606      	mov	r6, r0
 8008fea:	460f      	mov	r7, r1
 8008fec:	462b      	mov	r3, r5
 8008fee:	ec51 0b19 	vmov	r0, r1, d9
 8008ff2:	f7f7 f95b 	bl	80002ac <__adddf3>
 8008ff6:	4602      	mov	r2, r0
 8008ff8:	460b      	mov	r3, r1
 8008ffa:	2000      	movs	r0, #0
 8008ffc:	49bb      	ldr	r1, [pc, #748]	; (80092ec <__ieee754_pow+0x76c>)
 8008ffe:	f7f7 fc35 	bl	800086c <__aeabi_ddiv>
 8009002:	ec41 0b1a 	vmov	d10, r0, r1
 8009006:	4602      	mov	r2, r0
 8009008:	460b      	mov	r3, r1
 800900a:	4630      	mov	r0, r6
 800900c:	4639      	mov	r1, r7
 800900e:	f7f7 fb03 	bl	8000618 <__aeabi_dmul>
 8009012:	2300      	movs	r3, #0
 8009014:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009018:	9302      	str	r3, [sp, #8]
 800901a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800901e:	46ab      	mov	fp, r5
 8009020:	106d      	asrs	r5, r5, #1
 8009022:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8009026:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800902a:	ec41 0b18 	vmov	d8, r0, r1
 800902e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8009032:	2200      	movs	r2, #0
 8009034:	4640      	mov	r0, r8
 8009036:	4649      	mov	r1, r9
 8009038:	4614      	mov	r4, r2
 800903a:	461d      	mov	r5, r3
 800903c:	f7f7 faec 	bl	8000618 <__aeabi_dmul>
 8009040:	4602      	mov	r2, r0
 8009042:	460b      	mov	r3, r1
 8009044:	4630      	mov	r0, r6
 8009046:	4639      	mov	r1, r7
 8009048:	f7f7 f92e 	bl	80002a8 <__aeabi_dsub>
 800904c:	ec53 2b19 	vmov	r2, r3, d9
 8009050:	4606      	mov	r6, r0
 8009052:	460f      	mov	r7, r1
 8009054:	4620      	mov	r0, r4
 8009056:	4629      	mov	r1, r5
 8009058:	f7f7 f926 	bl	80002a8 <__aeabi_dsub>
 800905c:	4602      	mov	r2, r0
 800905e:	460b      	mov	r3, r1
 8009060:	4650      	mov	r0, sl
 8009062:	4659      	mov	r1, fp
 8009064:	f7f7 f920 	bl	80002a8 <__aeabi_dsub>
 8009068:	4642      	mov	r2, r8
 800906a:	464b      	mov	r3, r9
 800906c:	f7f7 fad4 	bl	8000618 <__aeabi_dmul>
 8009070:	4602      	mov	r2, r0
 8009072:	460b      	mov	r3, r1
 8009074:	4630      	mov	r0, r6
 8009076:	4639      	mov	r1, r7
 8009078:	f7f7 f916 	bl	80002a8 <__aeabi_dsub>
 800907c:	ec53 2b1a 	vmov	r2, r3, d10
 8009080:	f7f7 faca 	bl	8000618 <__aeabi_dmul>
 8009084:	ec53 2b18 	vmov	r2, r3, d8
 8009088:	ec41 0b19 	vmov	d9, r0, r1
 800908c:	ec51 0b18 	vmov	r0, r1, d8
 8009090:	f7f7 fac2 	bl	8000618 <__aeabi_dmul>
 8009094:	a37c      	add	r3, pc, #496	; (adr r3, 8009288 <__ieee754_pow+0x708>)
 8009096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800909a:	4604      	mov	r4, r0
 800909c:	460d      	mov	r5, r1
 800909e:	f7f7 fabb 	bl	8000618 <__aeabi_dmul>
 80090a2:	a37b      	add	r3, pc, #492	; (adr r3, 8009290 <__ieee754_pow+0x710>)
 80090a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090a8:	f7f7 f900 	bl	80002ac <__adddf3>
 80090ac:	4622      	mov	r2, r4
 80090ae:	462b      	mov	r3, r5
 80090b0:	f7f7 fab2 	bl	8000618 <__aeabi_dmul>
 80090b4:	a378      	add	r3, pc, #480	; (adr r3, 8009298 <__ieee754_pow+0x718>)
 80090b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090ba:	f7f7 f8f7 	bl	80002ac <__adddf3>
 80090be:	4622      	mov	r2, r4
 80090c0:	462b      	mov	r3, r5
 80090c2:	f7f7 faa9 	bl	8000618 <__aeabi_dmul>
 80090c6:	a376      	add	r3, pc, #472	; (adr r3, 80092a0 <__ieee754_pow+0x720>)
 80090c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090cc:	f7f7 f8ee 	bl	80002ac <__adddf3>
 80090d0:	4622      	mov	r2, r4
 80090d2:	462b      	mov	r3, r5
 80090d4:	f7f7 faa0 	bl	8000618 <__aeabi_dmul>
 80090d8:	a373      	add	r3, pc, #460	; (adr r3, 80092a8 <__ieee754_pow+0x728>)
 80090da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090de:	f7f7 f8e5 	bl	80002ac <__adddf3>
 80090e2:	4622      	mov	r2, r4
 80090e4:	462b      	mov	r3, r5
 80090e6:	f7f7 fa97 	bl	8000618 <__aeabi_dmul>
 80090ea:	a371      	add	r3, pc, #452	; (adr r3, 80092b0 <__ieee754_pow+0x730>)
 80090ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090f0:	f7f7 f8dc 	bl	80002ac <__adddf3>
 80090f4:	4622      	mov	r2, r4
 80090f6:	4606      	mov	r6, r0
 80090f8:	460f      	mov	r7, r1
 80090fa:	462b      	mov	r3, r5
 80090fc:	4620      	mov	r0, r4
 80090fe:	4629      	mov	r1, r5
 8009100:	f7f7 fa8a 	bl	8000618 <__aeabi_dmul>
 8009104:	4602      	mov	r2, r0
 8009106:	460b      	mov	r3, r1
 8009108:	4630      	mov	r0, r6
 800910a:	4639      	mov	r1, r7
 800910c:	f7f7 fa84 	bl	8000618 <__aeabi_dmul>
 8009110:	4642      	mov	r2, r8
 8009112:	4604      	mov	r4, r0
 8009114:	460d      	mov	r5, r1
 8009116:	464b      	mov	r3, r9
 8009118:	ec51 0b18 	vmov	r0, r1, d8
 800911c:	f7f7 f8c6 	bl	80002ac <__adddf3>
 8009120:	ec53 2b19 	vmov	r2, r3, d9
 8009124:	f7f7 fa78 	bl	8000618 <__aeabi_dmul>
 8009128:	4622      	mov	r2, r4
 800912a:	462b      	mov	r3, r5
 800912c:	f7f7 f8be 	bl	80002ac <__adddf3>
 8009130:	4642      	mov	r2, r8
 8009132:	4682      	mov	sl, r0
 8009134:	468b      	mov	fp, r1
 8009136:	464b      	mov	r3, r9
 8009138:	4640      	mov	r0, r8
 800913a:	4649      	mov	r1, r9
 800913c:	f7f7 fa6c 	bl	8000618 <__aeabi_dmul>
 8009140:	4b6b      	ldr	r3, [pc, #428]	; (80092f0 <__ieee754_pow+0x770>)
 8009142:	2200      	movs	r2, #0
 8009144:	4606      	mov	r6, r0
 8009146:	460f      	mov	r7, r1
 8009148:	f7f7 f8b0 	bl	80002ac <__adddf3>
 800914c:	4652      	mov	r2, sl
 800914e:	465b      	mov	r3, fp
 8009150:	f7f7 f8ac 	bl	80002ac <__adddf3>
 8009154:	2000      	movs	r0, #0
 8009156:	4604      	mov	r4, r0
 8009158:	460d      	mov	r5, r1
 800915a:	4602      	mov	r2, r0
 800915c:	460b      	mov	r3, r1
 800915e:	4640      	mov	r0, r8
 8009160:	4649      	mov	r1, r9
 8009162:	f7f7 fa59 	bl	8000618 <__aeabi_dmul>
 8009166:	4b62      	ldr	r3, [pc, #392]	; (80092f0 <__ieee754_pow+0x770>)
 8009168:	4680      	mov	r8, r0
 800916a:	4689      	mov	r9, r1
 800916c:	2200      	movs	r2, #0
 800916e:	4620      	mov	r0, r4
 8009170:	4629      	mov	r1, r5
 8009172:	f7f7 f899 	bl	80002a8 <__aeabi_dsub>
 8009176:	4632      	mov	r2, r6
 8009178:	463b      	mov	r3, r7
 800917a:	f7f7 f895 	bl	80002a8 <__aeabi_dsub>
 800917e:	4602      	mov	r2, r0
 8009180:	460b      	mov	r3, r1
 8009182:	4650      	mov	r0, sl
 8009184:	4659      	mov	r1, fp
 8009186:	f7f7 f88f 	bl	80002a8 <__aeabi_dsub>
 800918a:	ec53 2b18 	vmov	r2, r3, d8
 800918e:	f7f7 fa43 	bl	8000618 <__aeabi_dmul>
 8009192:	4622      	mov	r2, r4
 8009194:	4606      	mov	r6, r0
 8009196:	460f      	mov	r7, r1
 8009198:	462b      	mov	r3, r5
 800919a:	ec51 0b19 	vmov	r0, r1, d9
 800919e:	f7f7 fa3b 	bl	8000618 <__aeabi_dmul>
 80091a2:	4602      	mov	r2, r0
 80091a4:	460b      	mov	r3, r1
 80091a6:	4630      	mov	r0, r6
 80091a8:	4639      	mov	r1, r7
 80091aa:	f7f7 f87f 	bl	80002ac <__adddf3>
 80091ae:	4606      	mov	r6, r0
 80091b0:	460f      	mov	r7, r1
 80091b2:	4602      	mov	r2, r0
 80091b4:	460b      	mov	r3, r1
 80091b6:	4640      	mov	r0, r8
 80091b8:	4649      	mov	r1, r9
 80091ba:	f7f7 f877 	bl	80002ac <__adddf3>
 80091be:	a33e      	add	r3, pc, #248	; (adr r3, 80092b8 <__ieee754_pow+0x738>)
 80091c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091c4:	2000      	movs	r0, #0
 80091c6:	4604      	mov	r4, r0
 80091c8:	460d      	mov	r5, r1
 80091ca:	f7f7 fa25 	bl	8000618 <__aeabi_dmul>
 80091ce:	4642      	mov	r2, r8
 80091d0:	ec41 0b18 	vmov	d8, r0, r1
 80091d4:	464b      	mov	r3, r9
 80091d6:	4620      	mov	r0, r4
 80091d8:	4629      	mov	r1, r5
 80091da:	f7f7 f865 	bl	80002a8 <__aeabi_dsub>
 80091de:	4602      	mov	r2, r0
 80091e0:	460b      	mov	r3, r1
 80091e2:	4630      	mov	r0, r6
 80091e4:	4639      	mov	r1, r7
 80091e6:	f7f7 f85f 	bl	80002a8 <__aeabi_dsub>
 80091ea:	a335      	add	r3, pc, #212	; (adr r3, 80092c0 <__ieee754_pow+0x740>)
 80091ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091f0:	f7f7 fa12 	bl	8000618 <__aeabi_dmul>
 80091f4:	a334      	add	r3, pc, #208	; (adr r3, 80092c8 <__ieee754_pow+0x748>)
 80091f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091fa:	4606      	mov	r6, r0
 80091fc:	460f      	mov	r7, r1
 80091fe:	4620      	mov	r0, r4
 8009200:	4629      	mov	r1, r5
 8009202:	f7f7 fa09 	bl	8000618 <__aeabi_dmul>
 8009206:	4602      	mov	r2, r0
 8009208:	460b      	mov	r3, r1
 800920a:	4630      	mov	r0, r6
 800920c:	4639      	mov	r1, r7
 800920e:	f7f7 f84d 	bl	80002ac <__adddf3>
 8009212:	9a07      	ldr	r2, [sp, #28]
 8009214:	4b37      	ldr	r3, [pc, #220]	; (80092f4 <__ieee754_pow+0x774>)
 8009216:	4413      	add	r3, r2
 8009218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800921c:	f7f7 f846 	bl	80002ac <__adddf3>
 8009220:	4682      	mov	sl, r0
 8009222:	9805      	ldr	r0, [sp, #20]
 8009224:	468b      	mov	fp, r1
 8009226:	f7f7 f98d 	bl	8000544 <__aeabi_i2d>
 800922a:	9a07      	ldr	r2, [sp, #28]
 800922c:	4b32      	ldr	r3, [pc, #200]	; (80092f8 <__ieee754_pow+0x778>)
 800922e:	4413      	add	r3, r2
 8009230:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009234:	4606      	mov	r6, r0
 8009236:	460f      	mov	r7, r1
 8009238:	4652      	mov	r2, sl
 800923a:	465b      	mov	r3, fp
 800923c:	ec51 0b18 	vmov	r0, r1, d8
 8009240:	f7f7 f834 	bl	80002ac <__adddf3>
 8009244:	4642      	mov	r2, r8
 8009246:	464b      	mov	r3, r9
 8009248:	f7f7 f830 	bl	80002ac <__adddf3>
 800924c:	4632      	mov	r2, r6
 800924e:	463b      	mov	r3, r7
 8009250:	f7f7 f82c 	bl	80002ac <__adddf3>
 8009254:	2000      	movs	r0, #0
 8009256:	4632      	mov	r2, r6
 8009258:	463b      	mov	r3, r7
 800925a:	4604      	mov	r4, r0
 800925c:	460d      	mov	r5, r1
 800925e:	f7f7 f823 	bl	80002a8 <__aeabi_dsub>
 8009262:	4642      	mov	r2, r8
 8009264:	464b      	mov	r3, r9
 8009266:	f7f7 f81f 	bl	80002a8 <__aeabi_dsub>
 800926a:	ec53 2b18 	vmov	r2, r3, d8
 800926e:	f7f7 f81b 	bl	80002a8 <__aeabi_dsub>
 8009272:	4602      	mov	r2, r0
 8009274:	460b      	mov	r3, r1
 8009276:	4650      	mov	r0, sl
 8009278:	4659      	mov	r1, fp
 800927a:	e610      	b.n	8008e9e <__ieee754_pow+0x31e>
 800927c:	2401      	movs	r4, #1
 800927e:	e6a1      	b.n	8008fc4 <__ieee754_pow+0x444>
 8009280:	ed9f 7b13 	vldr	d7, [pc, #76]	; 80092d0 <__ieee754_pow+0x750>
 8009284:	e617      	b.n	8008eb6 <__ieee754_pow+0x336>
 8009286:	bf00      	nop
 8009288:	4a454eef 	.word	0x4a454eef
 800928c:	3fca7e28 	.word	0x3fca7e28
 8009290:	93c9db65 	.word	0x93c9db65
 8009294:	3fcd864a 	.word	0x3fcd864a
 8009298:	a91d4101 	.word	0xa91d4101
 800929c:	3fd17460 	.word	0x3fd17460
 80092a0:	518f264d 	.word	0x518f264d
 80092a4:	3fd55555 	.word	0x3fd55555
 80092a8:	db6fabff 	.word	0xdb6fabff
 80092ac:	3fdb6db6 	.word	0x3fdb6db6
 80092b0:	33333303 	.word	0x33333303
 80092b4:	3fe33333 	.word	0x3fe33333
 80092b8:	e0000000 	.word	0xe0000000
 80092bc:	3feec709 	.word	0x3feec709
 80092c0:	dc3a03fd 	.word	0xdc3a03fd
 80092c4:	3feec709 	.word	0x3feec709
 80092c8:	145b01f5 	.word	0x145b01f5
 80092cc:	be3e2fe0 	.word	0xbe3e2fe0
 80092d0:	00000000 	.word	0x00000000
 80092d4:	3ff00000 	.word	0x3ff00000
 80092d8:	7ff00000 	.word	0x7ff00000
 80092dc:	43400000 	.word	0x43400000
 80092e0:	0003988e 	.word	0x0003988e
 80092e4:	000bb679 	.word	0x000bb679
 80092e8:	0800aa88 	.word	0x0800aa88
 80092ec:	3ff00000 	.word	0x3ff00000
 80092f0:	40080000 	.word	0x40080000
 80092f4:	0800aaa8 	.word	0x0800aaa8
 80092f8:	0800aa98 	.word	0x0800aa98
 80092fc:	a3b5      	add	r3, pc, #724	; (adr r3, 80095d4 <__ieee754_pow+0xa54>)
 80092fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009302:	4640      	mov	r0, r8
 8009304:	4649      	mov	r1, r9
 8009306:	f7f6 ffd1 	bl	80002ac <__adddf3>
 800930a:	4622      	mov	r2, r4
 800930c:	ec41 0b1a 	vmov	d10, r0, r1
 8009310:	462b      	mov	r3, r5
 8009312:	4630      	mov	r0, r6
 8009314:	4639      	mov	r1, r7
 8009316:	f7f6 ffc7 	bl	80002a8 <__aeabi_dsub>
 800931a:	4602      	mov	r2, r0
 800931c:	460b      	mov	r3, r1
 800931e:	ec51 0b1a 	vmov	r0, r1, d10
 8009322:	f7f7 fc09 	bl	8000b38 <__aeabi_dcmpgt>
 8009326:	2800      	cmp	r0, #0
 8009328:	f47f ae04 	bne.w	8008f34 <__ieee754_pow+0x3b4>
 800932c:	4aa4      	ldr	r2, [pc, #656]	; (80095c0 <__ieee754_pow+0xa40>)
 800932e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009332:	4293      	cmp	r3, r2
 8009334:	f340 8108 	ble.w	8009548 <__ieee754_pow+0x9c8>
 8009338:	151b      	asrs	r3, r3, #20
 800933a:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800933e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8009342:	fa4a f303 	asr.w	r3, sl, r3
 8009346:	445b      	add	r3, fp
 8009348:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800934c:	4e9d      	ldr	r6, [pc, #628]	; (80095c4 <__ieee754_pow+0xa44>)
 800934e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8009352:	4116      	asrs	r6, r2
 8009354:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8009358:	2000      	movs	r0, #0
 800935a:	ea23 0106 	bic.w	r1, r3, r6
 800935e:	f1c2 0214 	rsb	r2, r2, #20
 8009362:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8009366:	fa4a fa02 	asr.w	sl, sl, r2
 800936a:	f1bb 0f00 	cmp.w	fp, #0
 800936e:	4602      	mov	r2, r0
 8009370:	460b      	mov	r3, r1
 8009372:	4620      	mov	r0, r4
 8009374:	4629      	mov	r1, r5
 8009376:	bfb8      	it	lt
 8009378:	f1ca 0a00 	rsblt	sl, sl, #0
 800937c:	f7f6 ff94 	bl	80002a8 <__aeabi_dsub>
 8009380:	ec41 0b19 	vmov	d9, r0, r1
 8009384:	4642      	mov	r2, r8
 8009386:	464b      	mov	r3, r9
 8009388:	ec51 0b19 	vmov	r0, r1, d9
 800938c:	f7f6 ff8e 	bl	80002ac <__adddf3>
 8009390:	a37b      	add	r3, pc, #492	; (adr r3, 8009580 <__ieee754_pow+0xa00>)
 8009392:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009396:	2000      	movs	r0, #0
 8009398:	4604      	mov	r4, r0
 800939a:	460d      	mov	r5, r1
 800939c:	f7f7 f93c 	bl	8000618 <__aeabi_dmul>
 80093a0:	ec53 2b19 	vmov	r2, r3, d9
 80093a4:	4606      	mov	r6, r0
 80093a6:	460f      	mov	r7, r1
 80093a8:	4620      	mov	r0, r4
 80093aa:	4629      	mov	r1, r5
 80093ac:	f7f6 ff7c 	bl	80002a8 <__aeabi_dsub>
 80093b0:	4602      	mov	r2, r0
 80093b2:	460b      	mov	r3, r1
 80093b4:	4640      	mov	r0, r8
 80093b6:	4649      	mov	r1, r9
 80093b8:	f7f6 ff76 	bl	80002a8 <__aeabi_dsub>
 80093bc:	a372      	add	r3, pc, #456	; (adr r3, 8009588 <__ieee754_pow+0xa08>)
 80093be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093c2:	f7f7 f929 	bl	8000618 <__aeabi_dmul>
 80093c6:	a372      	add	r3, pc, #456	; (adr r3, 8009590 <__ieee754_pow+0xa10>)
 80093c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093cc:	4680      	mov	r8, r0
 80093ce:	4689      	mov	r9, r1
 80093d0:	4620      	mov	r0, r4
 80093d2:	4629      	mov	r1, r5
 80093d4:	f7f7 f920 	bl	8000618 <__aeabi_dmul>
 80093d8:	4602      	mov	r2, r0
 80093da:	460b      	mov	r3, r1
 80093dc:	4640      	mov	r0, r8
 80093de:	4649      	mov	r1, r9
 80093e0:	f7f6 ff64 	bl	80002ac <__adddf3>
 80093e4:	4604      	mov	r4, r0
 80093e6:	460d      	mov	r5, r1
 80093e8:	4602      	mov	r2, r0
 80093ea:	460b      	mov	r3, r1
 80093ec:	4630      	mov	r0, r6
 80093ee:	4639      	mov	r1, r7
 80093f0:	f7f6 ff5c 	bl	80002ac <__adddf3>
 80093f4:	4632      	mov	r2, r6
 80093f6:	463b      	mov	r3, r7
 80093f8:	4680      	mov	r8, r0
 80093fa:	4689      	mov	r9, r1
 80093fc:	f7f6 ff54 	bl	80002a8 <__aeabi_dsub>
 8009400:	4602      	mov	r2, r0
 8009402:	460b      	mov	r3, r1
 8009404:	4620      	mov	r0, r4
 8009406:	4629      	mov	r1, r5
 8009408:	f7f6 ff4e 	bl	80002a8 <__aeabi_dsub>
 800940c:	4642      	mov	r2, r8
 800940e:	4606      	mov	r6, r0
 8009410:	460f      	mov	r7, r1
 8009412:	464b      	mov	r3, r9
 8009414:	4640      	mov	r0, r8
 8009416:	4649      	mov	r1, r9
 8009418:	f7f7 f8fe 	bl	8000618 <__aeabi_dmul>
 800941c:	a35e      	add	r3, pc, #376	; (adr r3, 8009598 <__ieee754_pow+0xa18>)
 800941e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009422:	4604      	mov	r4, r0
 8009424:	460d      	mov	r5, r1
 8009426:	f7f7 f8f7 	bl	8000618 <__aeabi_dmul>
 800942a:	a35d      	add	r3, pc, #372	; (adr r3, 80095a0 <__ieee754_pow+0xa20>)
 800942c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009430:	f7f6 ff3a 	bl	80002a8 <__aeabi_dsub>
 8009434:	4622      	mov	r2, r4
 8009436:	462b      	mov	r3, r5
 8009438:	f7f7 f8ee 	bl	8000618 <__aeabi_dmul>
 800943c:	a35a      	add	r3, pc, #360	; (adr r3, 80095a8 <__ieee754_pow+0xa28>)
 800943e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009442:	f7f6 ff33 	bl	80002ac <__adddf3>
 8009446:	4622      	mov	r2, r4
 8009448:	462b      	mov	r3, r5
 800944a:	f7f7 f8e5 	bl	8000618 <__aeabi_dmul>
 800944e:	a358      	add	r3, pc, #352	; (adr r3, 80095b0 <__ieee754_pow+0xa30>)
 8009450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009454:	f7f6 ff28 	bl	80002a8 <__aeabi_dsub>
 8009458:	4622      	mov	r2, r4
 800945a:	462b      	mov	r3, r5
 800945c:	f7f7 f8dc 	bl	8000618 <__aeabi_dmul>
 8009460:	a355      	add	r3, pc, #340	; (adr r3, 80095b8 <__ieee754_pow+0xa38>)
 8009462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009466:	f7f6 ff21 	bl	80002ac <__adddf3>
 800946a:	4622      	mov	r2, r4
 800946c:	462b      	mov	r3, r5
 800946e:	f7f7 f8d3 	bl	8000618 <__aeabi_dmul>
 8009472:	4602      	mov	r2, r0
 8009474:	460b      	mov	r3, r1
 8009476:	4640      	mov	r0, r8
 8009478:	4649      	mov	r1, r9
 800947a:	f7f6 ff15 	bl	80002a8 <__aeabi_dsub>
 800947e:	4604      	mov	r4, r0
 8009480:	460d      	mov	r5, r1
 8009482:	4602      	mov	r2, r0
 8009484:	460b      	mov	r3, r1
 8009486:	4640      	mov	r0, r8
 8009488:	4649      	mov	r1, r9
 800948a:	f7f7 f8c5 	bl	8000618 <__aeabi_dmul>
 800948e:	2200      	movs	r2, #0
 8009490:	ec41 0b19 	vmov	d9, r0, r1
 8009494:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009498:	4620      	mov	r0, r4
 800949a:	4629      	mov	r1, r5
 800949c:	f7f6 ff04 	bl	80002a8 <__aeabi_dsub>
 80094a0:	4602      	mov	r2, r0
 80094a2:	460b      	mov	r3, r1
 80094a4:	ec51 0b19 	vmov	r0, r1, d9
 80094a8:	f7f7 f9e0 	bl	800086c <__aeabi_ddiv>
 80094ac:	4632      	mov	r2, r6
 80094ae:	4604      	mov	r4, r0
 80094b0:	460d      	mov	r5, r1
 80094b2:	463b      	mov	r3, r7
 80094b4:	4640      	mov	r0, r8
 80094b6:	4649      	mov	r1, r9
 80094b8:	f7f7 f8ae 	bl	8000618 <__aeabi_dmul>
 80094bc:	4632      	mov	r2, r6
 80094be:	463b      	mov	r3, r7
 80094c0:	f7f6 fef4 	bl	80002ac <__adddf3>
 80094c4:	4602      	mov	r2, r0
 80094c6:	460b      	mov	r3, r1
 80094c8:	4620      	mov	r0, r4
 80094ca:	4629      	mov	r1, r5
 80094cc:	f7f6 feec 	bl	80002a8 <__aeabi_dsub>
 80094d0:	4642      	mov	r2, r8
 80094d2:	464b      	mov	r3, r9
 80094d4:	f7f6 fee8 	bl	80002a8 <__aeabi_dsub>
 80094d8:	460b      	mov	r3, r1
 80094da:	4602      	mov	r2, r0
 80094dc:	493a      	ldr	r1, [pc, #232]	; (80095c8 <__ieee754_pow+0xa48>)
 80094de:	2000      	movs	r0, #0
 80094e0:	f7f6 fee2 	bl	80002a8 <__aeabi_dsub>
 80094e4:	ec41 0b10 	vmov	d0, r0, r1
 80094e8:	ee10 3a90 	vmov	r3, s1
 80094ec:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 80094f0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80094f4:	da2b      	bge.n	800954e <__ieee754_pow+0x9ce>
 80094f6:	4650      	mov	r0, sl
 80094f8:	f001 f8ce 	bl	800a698 <scalbn>
 80094fc:	ec51 0b10 	vmov	r0, r1, d0
 8009500:	ec53 2b18 	vmov	r2, r3, d8
 8009504:	f7ff bbed 	b.w	8008ce2 <__ieee754_pow+0x162>
 8009508:	4b30      	ldr	r3, [pc, #192]	; (80095cc <__ieee754_pow+0xa4c>)
 800950a:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800950e:	429e      	cmp	r6, r3
 8009510:	f77f af0c 	ble.w	800932c <__ieee754_pow+0x7ac>
 8009514:	4b2e      	ldr	r3, [pc, #184]	; (80095d0 <__ieee754_pow+0xa50>)
 8009516:	440b      	add	r3, r1
 8009518:	4303      	orrs	r3, r0
 800951a:	d009      	beq.n	8009530 <__ieee754_pow+0x9b0>
 800951c:	ec51 0b18 	vmov	r0, r1, d8
 8009520:	2200      	movs	r2, #0
 8009522:	2300      	movs	r3, #0
 8009524:	f7f7 faea 	bl	8000afc <__aeabi_dcmplt>
 8009528:	3800      	subs	r0, #0
 800952a:	bf18      	it	ne
 800952c:	2001      	movne	r0, #1
 800952e:	e447      	b.n	8008dc0 <__ieee754_pow+0x240>
 8009530:	4622      	mov	r2, r4
 8009532:	462b      	mov	r3, r5
 8009534:	f7f6 feb8 	bl	80002a8 <__aeabi_dsub>
 8009538:	4642      	mov	r2, r8
 800953a:	464b      	mov	r3, r9
 800953c:	f7f7 faf2 	bl	8000b24 <__aeabi_dcmpge>
 8009540:	2800      	cmp	r0, #0
 8009542:	f43f aef3 	beq.w	800932c <__ieee754_pow+0x7ac>
 8009546:	e7e9      	b.n	800951c <__ieee754_pow+0x99c>
 8009548:	f04f 0a00 	mov.w	sl, #0
 800954c:	e71a      	b.n	8009384 <__ieee754_pow+0x804>
 800954e:	ec51 0b10 	vmov	r0, r1, d0
 8009552:	4619      	mov	r1, r3
 8009554:	e7d4      	b.n	8009500 <__ieee754_pow+0x980>
 8009556:	491c      	ldr	r1, [pc, #112]	; (80095c8 <__ieee754_pow+0xa48>)
 8009558:	2000      	movs	r0, #0
 800955a:	f7ff bb30 	b.w	8008bbe <__ieee754_pow+0x3e>
 800955e:	2000      	movs	r0, #0
 8009560:	2100      	movs	r1, #0
 8009562:	f7ff bb2c 	b.w	8008bbe <__ieee754_pow+0x3e>
 8009566:	4630      	mov	r0, r6
 8009568:	4639      	mov	r1, r7
 800956a:	f7ff bb28 	b.w	8008bbe <__ieee754_pow+0x3e>
 800956e:	9204      	str	r2, [sp, #16]
 8009570:	f7ff bb7a 	b.w	8008c68 <__ieee754_pow+0xe8>
 8009574:	2300      	movs	r3, #0
 8009576:	f7ff bb64 	b.w	8008c42 <__ieee754_pow+0xc2>
 800957a:	bf00      	nop
 800957c:	f3af 8000 	nop.w
 8009580:	00000000 	.word	0x00000000
 8009584:	3fe62e43 	.word	0x3fe62e43
 8009588:	fefa39ef 	.word	0xfefa39ef
 800958c:	3fe62e42 	.word	0x3fe62e42
 8009590:	0ca86c39 	.word	0x0ca86c39
 8009594:	be205c61 	.word	0xbe205c61
 8009598:	72bea4d0 	.word	0x72bea4d0
 800959c:	3e663769 	.word	0x3e663769
 80095a0:	c5d26bf1 	.word	0xc5d26bf1
 80095a4:	3ebbbd41 	.word	0x3ebbbd41
 80095a8:	af25de2c 	.word	0xaf25de2c
 80095ac:	3f11566a 	.word	0x3f11566a
 80095b0:	16bebd93 	.word	0x16bebd93
 80095b4:	3f66c16c 	.word	0x3f66c16c
 80095b8:	5555553e 	.word	0x5555553e
 80095bc:	3fc55555 	.word	0x3fc55555
 80095c0:	3fe00000 	.word	0x3fe00000
 80095c4:	000fffff 	.word	0x000fffff
 80095c8:	3ff00000 	.word	0x3ff00000
 80095cc:	4090cbff 	.word	0x4090cbff
 80095d0:	3f6f3400 	.word	0x3f6f3400
 80095d4:	652b82fe 	.word	0x652b82fe
 80095d8:	3c971547 	.word	0x3c971547
 80095dc:	00000000 	.word	0x00000000

080095e0 <__ieee754_rem_pio2>:
 80095e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095e4:	ed2d 8b02 	vpush	{d8}
 80095e8:	ec55 4b10 	vmov	r4, r5, d0
 80095ec:	4bca      	ldr	r3, [pc, #808]	; (8009918 <__ieee754_rem_pio2+0x338>)
 80095ee:	b08b      	sub	sp, #44	; 0x2c
 80095f0:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 80095f4:	4598      	cmp	r8, r3
 80095f6:	4682      	mov	sl, r0
 80095f8:	9502      	str	r5, [sp, #8]
 80095fa:	dc08      	bgt.n	800960e <__ieee754_rem_pio2+0x2e>
 80095fc:	2200      	movs	r2, #0
 80095fe:	2300      	movs	r3, #0
 8009600:	ed80 0b00 	vstr	d0, [r0]
 8009604:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8009608:	f04f 0b00 	mov.w	fp, #0
 800960c:	e028      	b.n	8009660 <__ieee754_rem_pio2+0x80>
 800960e:	4bc3      	ldr	r3, [pc, #780]	; (800991c <__ieee754_rem_pio2+0x33c>)
 8009610:	4598      	cmp	r8, r3
 8009612:	dc78      	bgt.n	8009706 <__ieee754_rem_pio2+0x126>
 8009614:	9b02      	ldr	r3, [sp, #8]
 8009616:	4ec2      	ldr	r6, [pc, #776]	; (8009920 <__ieee754_rem_pio2+0x340>)
 8009618:	2b00      	cmp	r3, #0
 800961a:	ee10 0a10 	vmov	r0, s0
 800961e:	a3b0      	add	r3, pc, #704	; (adr r3, 80098e0 <__ieee754_rem_pio2+0x300>)
 8009620:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009624:	4629      	mov	r1, r5
 8009626:	dd39      	ble.n	800969c <__ieee754_rem_pio2+0xbc>
 8009628:	f7f6 fe3e 	bl	80002a8 <__aeabi_dsub>
 800962c:	45b0      	cmp	r8, r6
 800962e:	4604      	mov	r4, r0
 8009630:	460d      	mov	r5, r1
 8009632:	d01b      	beq.n	800966c <__ieee754_rem_pio2+0x8c>
 8009634:	a3ac      	add	r3, pc, #688	; (adr r3, 80098e8 <__ieee754_rem_pio2+0x308>)
 8009636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800963a:	f7f6 fe35 	bl	80002a8 <__aeabi_dsub>
 800963e:	4602      	mov	r2, r0
 8009640:	460b      	mov	r3, r1
 8009642:	e9ca 2300 	strd	r2, r3, [sl]
 8009646:	4620      	mov	r0, r4
 8009648:	4629      	mov	r1, r5
 800964a:	f7f6 fe2d 	bl	80002a8 <__aeabi_dsub>
 800964e:	a3a6      	add	r3, pc, #664	; (adr r3, 80098e8 <__ieee754_rem_pio2+0x308>)
 8009650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009654:	f7f6 fe28 	bl	80002a8 <__aeabi_dsub>
 8009658:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800965c:	f04f 0b01 	mov.w	fp, #1
 8009660:	4658      	mov	r0, fp
 8009662:	b00b      	add	sp, #44	; 0x2c
 8009664:	ecbd 8b02 	vpop	{d8}
 8009668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800966c:	a3a0      	add	r3, pc, #640	; (adr r3, 80098f0 <__ieee754_rem_pio2+0x310>)
 800966e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009672:	f7f6 fe19 	bl	80002a8 <__aeabi_dsub>
 8009676:	a3a0      	add	r3, pc, #640	; (adr r3, 80098f8 <__ieee754_rem_pio2+0x318>)
 8009678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800967c:	4604      	mov	r4, r0
 800967e:	460d      	mov	r5, r1
 8009680:	f7f6 fe12 	bl	80002a8 <__aeabi_dsub>
 8009684:	4602      	mov	r2, r0
 8009686:	460b      	mov	r3, r1
 8009688:	e9ca 2300 	strd	r2, r3, [sl]
 800968c:	4620      	mov	r0, r4
 800968e:	4629      	mov	r1, r5
 8009690:	f7f6 fe0a 	bl	80002a8 <__aeabi_dsub>
 8009694:	a398      	add	r3, pc, #608	; (adr r3, 80098f8 <__ieee754_rem_pio2+0x318>)
 8009696:	e9d3 2300 	ldrd	r2, r3, [r3]
 800969a:	e7db      	b.n	8009654 <__ieee754_rem_pio2+0x74>
 800969c:	f7f6 fe06 	bl	80002ac <__adddf3>
 80096a0:	45b0      	cmp	r8, r6
 80096a2:	4604      	mov	r4, r0
 80096a4:	460d      	mov	r5, r1
 80096a6:	d016      	beq.n	80096d6 <__ieee754_rem_pio2+0xf6>
 80096a8:	a38f      	add	r3, pc, #572	; (adr r3, 80098e8 <__ieee754_rem_pio2+0x308>)
 80096aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096ae:	f7f6 fdfd 	bl	80002ac <__adddf3>
 80096b2:	4602      	mov	r2, r0
 80096b4:	460b      	mov	r3, r1
 80096b6:	e9ca 2300 	strd	r2, r3, [sl]
 80096ba:	4620      	mov	r0, r4
 80096bc:	4629      	mov	r1, r5
 80096be:	f7f6 fdf3 	bl	80002a8 <__aeabi_dsub>
 80096c2:	a389      	add	r3, pc, #548	; (adr r3, 80098e8 <__ieee754_rem_pio2+0x308>)
 80096c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096c8:	f7f6 fdf0 	bl	80002ac <__adddf3>
 80096cc:	f04f 3bff 	mov.w	fp, #4294967295
 80096d0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80096d4:	e7c4      	b.n	8009660 <__ieee754_rem_pio2+0x80>
 80096d6:	a386      	add	r3, pc, #536	; (adr r3, 80098f0 <__ieee754_rem_pio2+0x310>)
 80096d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096dc:	f7f6 fde6 	bl	80002ac <__adddf3>
 80096e0:	a385      	add	r3, pc, #532	; (adr r3, 80098f8 <__ieee754_rem_pio2+0x318>)
 80096e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096e6:	4604      	mov	r4, r0
 80096e8:	460d      	mov	r5, r1
 80096ea:	f7f6 fddf 	bl	80002ac <__adddf3>
 80096ee:	4602      	mov	r2, r0
 80096f0:	460b      	mov	r3, r1
 80096f2:	e9ca 2300 	strd	r2, r3, [sl]
 80096f6:	4620      	mov	r0, r4
 80096f8:	4629      	mov	r1, r5
 80096fa:	f7f6 fdd5 	bl	80002a8 <__aeabi_dsub>
 80096fe:	a37e      	add	r3, pc, #504	; (adr r3, 80098f8 <__ieee754_rem_pio2+0x318>)
 8009700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009704:	e7e0      	b.n	80096c8 <__ieee754_rem_pio2+0xe8>
 8009706:	4b87      	ldr	r3, [pc, #540]	; (8009924 <__ieee754_rem_pio2+0x344>)
 8009708:	4598      	cmp	r8, r3
 800970a:	f300 80d9 	bgt.w	80098c0 <__ieee754_rem_pio2+0x2e0>
 800970e:	f000 ff2d 	bl	800a56c <fabs>
 8009712:	ec55 4b10 	vmov	r4, r5, d0
 8009716:	ee10 0a10 	vmov	r0, s0
 800971a:	a379      	add	r3, pc, #484	; (adr r3, 8009900 <__ieee754_rem_pio2+0x320>)
 800971c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009720:	4629      	mov	r1, r5
 8009722:	f7f6 ff79 	bl	8000618 <__aeabi_dmul>
 8009726:	4b80      	ldr	r3, [pc, #512]	; (8009928 <__ieee754_rem_pio2+0x348>)
 8009728:	2200      	movs	r2, #0
 800972a:	f7f6 fdbf 	bl	80002ac <__adddf3>
 800972e:	f7f7 fa23 	bl	8000b78 <__aeabi_d2iz>
 8009732:	4683      	mov	fp, r0
 8009734:	f7f6 ff06 	bl	8000544 <__aeabi_i2d>
 8009738:	4602      	mov	r2, r0
 800973a:	460b      	mov	r3, r1
 800973c:	ec43 2b18 	vmov	d8, r2, r3
 8009740:	a367      	add	r3, pc, #412	; (adr r3, 80098e0 <__ieee754_rem_pio2+0x300>)
 8009742:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009746:	f7f6 ff67 	bl	8000618 <__aeabi_dmul>
 800974a:	4602      	mov	r2, r0
 800974c:	460b      	mov	r3, r1
 800974e:	4620      	mov	r0, r4
 8009750:	4629      	mov	r1, r5
 8009752:	f7f6 fda9 	bl	80002a8 <__aeabi_dsub>
 8009756:	a364      	add	r3, pc, #400	; (adr r3, 80098e8 <__ieee754_rem_pio2+0x308>)
 8009758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800975c:	4606      	mov	r6, r0
 800975e:	460f      	mov	r7, r1
 8009760:	ec51 0b18 	vmov	r0, r1, d8
 8009764:	f7f6 ff58 	bl	8000618 <__aeabi_dmul>
 8009768:	f1bb 0f1f 	cmp.w	fp, #31
 800976c:	4604      	mov	r4, r0
 800976e:	460d      	mov	r5, r1
 8009770:	dc0d      	bgt.n	800978e <__ieee754_rem_pio2+0x1ae>
 8009772:	4b6e      	ldr	r3, [pc, #440]	; (800992c <__ieee754_rem_pio2+0x34c>)
 8009774:	f10b 32ff 	add.w	r2, fp, #4294967295
 8009778:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800977c:	4543      	cmp	r3, r8
 800977e:	d006      	beq.n	800978e <__ieee754_rem_pio2+0x1ae>
 8009780:	4622      	mov	r2, r4
 8009782:	462b      	mov	r3, r5
 8009784:	4630      	mov	r0, r6
 8009786:	4639      	mov	r1, r7
 8009788:	f7f6 fd8e 	bl	80002a8 <__aeabi_dsub>
 800978c:	e00f      	b.n	80097ae <__ieee754_rem_pio2+0x1ce>
 800978e:	462b      	mov	r3, r5
 8009790:	4622      	mov	r2, r4
 8009792:	4630      	mov	r0, r6
 8009794:	4639      	mov	r1, r7
 8009796:	f7f6 fd87 	bl	80002a8 <__aeabi_dsub>
 800979a:	ea4f 5328 	mov.w	r3, r8, asr #20
 800979e:	9303      	str	r3, [sp, #12]
 80097a0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80097a4:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 80097a8:	f1b8 0f10 	cmp.w	r8, #16
 80097ac:	dc02      	bgt.n	80097b4 <__ieee754_rem_pio2+0x1d4>
 80097ae:	e9ca 0100 	strd	r0, r1, [sl]
 80097b2:	e039      	b.n	8009828 <__ieee754_rem_pio2+0x248>
 80097b4:	a34e      	add	r3, pc, #312	; (adr r3, 80098f0 <__ieee754_rem_pio2+0x310>)
 80097b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097ba:	ec51 0b18 	vmov	r0, r1, d8
 80097be:	f7f6 ff2b 	bl	8000618 <__aeabi_dmul>
 80097c2:	4604      	mov	r4, r0
 80097c4:	460d      	mov	r5, r1
 80097c6:	4602      	mov	r2, r0
 80097c8:	460b      	mov	r3, r1
 80097ca:	4630      	mov	r0, r6
 80097cc:	4639      	mov	r1, r7
 80097ce:	f7f6 fd6b 	bl	80002a8 <__aeabi_dsub>
 80097d2:	4602      	mov	r2, r0
 80097d4:	460b      	mov	r3, r1
 80097d6:	4680      	mov	r8, r0
 80097d8:	4689      	mov	r9, r1
 80097da:	4630      	mov	r0, r6
 80097dc:	4639      	mov	r1, r7
 80097de:	f7f6 fd63 	bl	80002a8 <__aeabi_dsub>
 80097e2:	4622      	mov	r2, r4
 80097e4:	462b      	mov	r3, r5
 80097e6:	f7f6 fd5f 	bl	80002a8 <__aeabi_dsub>
 80097ea:	a343      	add	r3, pc, #268	; (adr r3, 80098f8 <__ieee754_rem_pio2+0x318>)
 80097ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097f0:	4604      	mov	r4, r0
 80097f2:	460d      	mov	r5, r1
 80097f4:	ec51 0b18 	vmov	r0, r1, d8
 80097f8:	f7f6 ff0e 	bl	8000618 <__aeabi_dmul>
 80097fc:	4622      	mov	r2, r4
 80097fe:	462b      	mov	r3, r5
 8009800:	f7f6 fd52 	bl	80002a8 <__aeabi_dsub>
 8009804:	4602      	mov	r2, r0
 8009806:	460b      	mov	r3, r1
 8009808:	4604      	mov	r4, r0
 800980a:	460d      	mov	r5, r1
 800980c:	4640      	mov	r0, r8
 800980e:	4649      	mov	r1, r9
 8009810:	f7f6 fd4a 	bl	80002a8 <__aeabi_dsub>
 8009814:	9a03      	ldr	r2, [sp, #12]
 8009816:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800981a:	1ad3      	subs	r3, r2, r3
 800981c:	2b31      	cmp	r3, #49	; 0x31
 800981e:	dc24      	bgt.n	800986a <__ieee754_rem_pio2+0x28a>
 8009820:	e9ca 0100 	strd	r0, r1, [sl]
 8009824:	4646      	mov	r6, r8
 8009826:	464f      	mov	r7, r9
 8009828:	e9da 8900 	ldrd	r8, r9, [sl]
 800982c:	4630      	mov	r0, r6
 800982e:	4642      	mov	r2, r8
 8009830:	464b      	mov	r3, r9
 8009832:	4639      	mov	r1, r7
 8009834:	f7f6 fd38 	bl	80002a8 <__aeabi_dsub>
 8009838:	462b      	mov	r3, r5
 800983a:	4622      	mov	r2, r4
 800983c:	f7f6 fd34 	bl	80002a8 <__aeabi_dsub>
 8009840:	9b02      	ldr	r3, [sp, #8]
 8009842:	2b00      	cmp	r3, #0
 8009844:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8009848:	f6bf af0a 	bge.w	8009660 <__ieee754_rem_pio2+0x80>
 800984c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8009850:	f8ca 3004 	str.w	r3, [sl, #4]
 8009854:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009858:	f8ca 8000 	str.w	r8, [sl]
 800985c:	f8ca 0008 	str.w	r0, [sl, #8]
 8009860:	f8ca 300c 	str.w	r3, [sl, #12]
 8009864:	f1cb 0b00 	rsb	fp, fp, #0
 8009868:	e6fa      	b.n	8009660 <__ieee754_rem_pio2+0x80>
 800986a:	a327      	add	r3, pc, #156	; (adr r3, 8009908 <__ieee754_rem_pio2+0x328>)
 800986c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009870:	ec51 0b18 	vmov	r0, r1, d8
 8009874:	f7f6 fed0 	bl	8000618 <__aeabi_dmul>
 8009878:	4604      	mov	r4, r0
 800987a:	460d      	mov	r5, r1
 800987c:	4602      	mov	r2, r0
 800987e:	460b      	mov	r3, r1
 8009880:	4640      	mov	r0, r8
 8009882:	4649      	mov	r1, r9
 8009884:	f7f6 fd10 	bl	80002a8 <__aeabi_dsub>
 8009888:	4602      	mov	r2, r0
 800988a:	460b      	mov	r3, r1
 800988c:	4606      	mov	r6, r0
 800988e:	460f      	mov	r7, r1
 8009890:	4640      	mov	r0, r8
 8009892:	4649      	mov	r1, r9
 8009894:	f7f6 fd08 	bl	80002a8 <__aeabi_dsub>
 8009898:	4622      	mov	r2, r4
 800989a:	462b      	mov	r3, r5
 800989c:	f7f6 fd04 	bl	80002a8 <__aeabi_dsub>
 80098a0:	a31b      	add	r3, pc, #108	; (adr r3, 8009910 <__ieee754_rem_pio2+0x330>)
 80098a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098a6:	4604      	mov	r4, r0
 80098a8:	460d      	mov	r5, r1
 80098aa:	ec51 0b18 	vmov	r0, r1, d8
 80098ae:	f7f6 feb3 	bl	8000618 <__aeabi_dmul>
 80098b2:	4622      	mov	r2, r4
 80098b4:	462b      	mov	r3, r5
 80098b6:	f7f6 fcf7 	bl	80002a8 <__aeabi_dsub>
 80098ba:	4604      	mov	r4, r0
 80098bc:	460d      	mov	r5, r1
 80098be:	e75f      	b.n	8009780 <__ieee754_rem_pio2+0x1a0>
 80098c0:	4b1b      	ldr	r3, [pc, #108]	; (8009930 <__ieee754_rem_pio2+0x350>)
 80098c2:	4598      	cmp	r8, r3
 80098c4:	dd36      	ble.n	8009934 <__ieee754_rem_pio2+0x354>
 80098c6:	ee10 2a10 	vmov	r2, s0
 80098ca:	462b      	mov	r3, r5
 80098cc:	4620      	mov	r0, r4
 80098ce:	4629      	mov	r1, r5
 80098d0:	f7f6 fcea 	bl	80002a8 <__aeabi_dsub>
 80098d4:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80098d8:	e9ca 0100 	strd	r0, r1, [sl]
 80098dc:	e694      	b.n	8009608 <__ieee754_rem_pio2+0x28>
 80098de:	bf00      	nop
 80098e0:	54400000 	.word	0x54400000
 80098e4:	3ff921fb 	.word	0x3ff921fb
 80098e8:	1a626331 	.word	0x1a626331
 80098ec:	3dd0b461 	.word	0x3dd0b461
 80098f0:	1a600000 	.word	0x1a600000
 80098f4:	3dd0b461 	.word	0x3dd0b461
 80098f8:	2e037073 	.word	0x2e037073
 80098fc:	3ba3198a 	.word	0x3ba3198a
 8009900:	6dc9c883 	.word	0x6dc9c883
 8009904:	3fe45f30 	.word	0x3fe45f30
 8009908:	2e000000 	.word	0x2e000000
 800990c:	3ba3198a 	.word	0x3ba3198a
 8009910:	252049c1 	.word	0x252049c1
 8009914:	397b839a 	.word	0x397b839a
 8009918:	3fe921fb 	.word	0x3fe921fb
 800991c:	4002d97b 	.word	0x4002d97b
 8009920:	3ff921fb 	.word	0x3ff921fb
 8009924:	413921fb 	.word	0x413921fb
 8009928:	3fe00000 	.word	0x3fe00000
 800992c:	0800aab8 	.word	0x0800aab8
 8009930:	7fefffff 	.word	0x7fefffff
 8009934:	ea4f 5428 	mov.w	r4, r8, asr #20
 8009938:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800993c:	ee10 0a10 	vmov	r0, s0
 8009940:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 8009944:	ee10 6a10 	vmov	r6, s0
 8009948:	460f      	mov	r7, r1
 800994a:	f7f7 f915 	bl	8000b78 <__aeabi_d2iz>
 800994e:	f7f6 fdf9 	bl	8000544 <__aeabi_i2d>
 8009952:	4602      	mov	r2, r0
 8009954:	460b      	mov	r3, r1
 8009956:	4630      	mov	r0, r6
 8009958:	4639      	mov	r1, r7
 800995a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800995e:	f7f6 fca3 	bl	80002a8 <__aeabi_dsub>
 8009962:	4b23      	ldr	r3, [pc, #140]	; (80099f0 <__ieee754_rem_pio2+0x410>)
 8009964:	2200      	movs	r2, #0
 8009966:	f7f6 fe57 	bl	8000618 <__aeabi_dmul>
 800996a:	460f      	mov	r7, r1
 800996c:	4606      	mov	r6, r0
 800996e:	f7f7 f903 	bl	8000b78 <__aeabi_d2iz>
 8009972:	f7f6 fde7 	bl	8000544 <__aeabi_i2d>
 8009976:	4602      	mov	r2, r0
 8009978:	460b      	mov	r3, r1
 800997a:	4630      	mov	r0, r6
 800997c:	4639      	mov	r1, r7
 800997e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009982:	f7f6 fc91 	bl	80002a8 <__aeabi_dsub>
 8009986:	4b1a      	ldr	r3, [pc, #104]	; (80099f0 <__ieee754_rem_pio2+0x410>)
 8009988:	2200      	movs	r2, #0
 800998a:	f7f6 fe45 	bl	8000618 <__aeabi_dmul>
 800998e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009992:	ad04      	add	r5, sp, #16
 8009994:	f04f 0803 	mov.w	r8, #3
 8009998:	46a9      	mov	r9, r5
 800999a:	2600      	movs	r6, #0
 800999c:	2700      	movs	r7, #0
 800999e:	4632      	mov	r2, r6
 80099a0:	463b      	mov	r3, r7
 80099a2:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 80099a6:	46c3      	mov	fp, r8
 80099a8:	3d08      	subs	r5, #8
 80099aa:	f108 38ff 	add.w	r8, r8, #4294967295
 80099ae:	f7f7 f89b 	bl	8000ae8 <__aeabi_dcmpeq>
 80099b2:	2800      	cmp	r0, #0
 80099b4:	d1f3      	bne.n	800999e <__ieee754_rem_pio2+0x3be>
 80099b6:	4b0f      	ldr	r3, [pc, #60]	; (80099f4 <__ieee754_rem_pio2+0x414>)
 80099b8:	9301      	str	r3, [sp, #4]
 80099ba:	2302      	movs	r3, #2
 80099bc:	9300      	str	r3, [sp, #0]
 80099be:	4622      	mov	r2, r4
 80099c0:	465b      	mov	r3, fp
 80099c2:	4651      	mov	r1, sl
 80099c4:	4648      	mov	r0, r9
 80099c6:	f000 f993 	bl	8009cf0 <__kernel_rem_pio2>
 80099ca:	9b02      	ldr	r3, [sp, #8]
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	4683      	mov	fp, r0
 80099d0:	f6bf ae46 	bge.w	8009660 <__ieee754_rem_pio2+0x80>
 80099d4:	e9da 2100 	ldrd	r2, r1, [sl]
 80099d8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80099dc:	e9ca 2300 	strd	r2, r3, [sl]
 80099e0:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 80099e4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80099e8:	e9ca 2302 	strd	r2, r3, [sl, #8]
 80099ec:	e73a      	b.n	8009864 <__ieee754_rem_pio2+0x284>
 80099ee:	bf00      	nop
 80099f0:	41700000 	.word	0x41700000
 80099f4:	0800ab38 	.word	0x0800ab38

080099f8 <__ieee754_sqrt>:
 80099f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80099fc:	ec55 4b10 	vmov	r4, r5, d0
 8009a00:	4e55      	ldr	r6, [pc, #340]	; (8009b58 <__ieee754_sqrt+0x160>)
 8009a02:	43ae      	bics	r6, r5
 8009a04:	ee10 0a10 	vmov	r0, s0
 8009a08:	ee10 3a10 	vmov	r3, s0
 8009a0c:	462a      	mov	r2, r5
 8009a0e:	4629      	mov	r1, r5
 8009a10:	d110      	bne.n	8009a34 <__ieee754_sqrt+0x3c>
 8009a12:	ee10 2a10 	vmov	r2, s0
 8009a16:	462b      	mov	r3, r5
 8009a18:	f7f6 fdfe 	bl	8000618 <__aeabi_dmul>
 8009a1c:	4602      	mov	r2, r0
 8009a1e:	460b      	mov	r3, r1
 8009a20:	4620      	mov	r0, r4
 8009a22:	4629      	mov	r1, r5
 8009a24:	f7f6 fc42 	bl	80002ac <__adddf3>
 8009a28:	4604      	mov	r4, r0
 8009a2a:	460d      	mov	r5, r1
 8009a2c:	ec45 4b10 	vmov	d0, r4, r5
 8009a30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a34:	2d00      	cmp	r5, #0
 8009a36:	dc10      	bgt.n	8009a5a <__ieee754_sqrt+0x62>
 8009a38:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8009a3c:	4330      	orrs	r0, r6
 8009a3e:	d0f5      	beq.n	8009a2c <__ieee754_sqrt+0x34>
 8009a40:	b15d      	cbz	r5, 8009a5a <__ieee754_sqrt+0x62>
 8009a42:	ee10 2a10 	vmov	r2, s0
 8009a46:	462b      	mov	r3, r5
 8009a48:	ee10 0a10 	vmov	r0, s0
 8009a4c:	f7f6 fc2c 	bl	80002a8 <__aeabi_dsub>
 8009a50:	4602      	mov	r2, r0
 8009a52:	460b      	mov	r3, r1
 8009a54:	f7f6 ff0a 	bl	800086c <__aeabi_ddiv>
 8009a58:	e7e6      	b.n	8009a28 <__ieee754_sqrt+0x30>
 8009a5a:	1512      	asrs	r2, r2, #20
 8009a5c:	d074      	beq.n	8009b48 <__ieee754_sqrt+0x150>
 8009a5e:	07d4      	lsls	r4, r2, #31
 8009a60:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8009a64:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8009a68:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8009a6c:	bf5e      	ittt	pl
 8009a6e:	0fda      	lsrpl	r2, r3, #31
 8009a70:	005b      	lslpl	r3, r3, #1
 8009a72:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8009a76:	2400      	movs	r4, #0
 8009a78:	0fda      	lsrs	r2, r3, #31
 8009a7a:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8009a7e:	107f      	asrs	r7, r7, #1
 8009a80:	005b      	lsls	r3, r3, #1
 8009a82:	2516      	movs	r5, #22
 8009a84:	4620      	mov	r0, r4
 8009a86:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8009a8a:	1886      	adds	r6, r0, r2
 8009a8c:	428e      	cmp	r6, r1
 8009a8e:	bfde      	ittt	le
 8009a90:	1b89      	suble	r1, r1, r6
 8009a92:	18b0      	addle	r0, r6, r2
 8009a94:	18a4      	addle	r4, r4, r2
 8009a96:	0049      	lsls	r1, r1, #1
 8009a98:	3d01      	subs	r5, #1
 8009a9a:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8009a9e:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8009aa2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009aa6:	d1f0      	bne.n	8009a8a <__ieee754_sqrt+0x92>
 8009aa8:	462a      	mov	r2, r5
 8009aaa:	f04f 0e20 	mov.w	lr, #32
 8009aae:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8009ab2:	4281      	cmp	r1, r0
 8009ab4:	eb06 0c05 	add.w	ip, r6, r5
 8009ab8:	dc02      	bgt.n	8009ac0 <__ieee754_sqrt+0xc8>
 8009aba:	d113      	bne.n	8009ae4 <__ieee754_sqrt+0xec>
 8009abc:	459c      	cmp	ip, r3
 8009abe:	d811      	bhi.n	8009ae4 <__ieee754_sqrt+0xec>
 8009ac0:	f1bc 0f00 	cmp.w	ip, #0
 8009ac4:	eb0c 0506 	add.w	r5, ip, r6
 8009ac8:	da43      	bge.n	8009b52 <__ieee754_sqrt+0x15a>
 8009aca:	2d00      	cmp	r5, #0
 8009acc:	db41      	blt.n	8009b52 <__ieee754_sqrt+0x15a>
 8009ace:	f100 0801 	add.w	r8, r0, #1
 8009ad2:	1a09      	subs	r1, r1, r0
 8009ad4:	459c      	cmp	ip, r3
 8009ad6:	bf88      	it	hi
 8009ad8:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8009adc:	eba3 030c 	sub.w	r3, r3, ip
 8009ae0:	4432      	add	r2, r6
 8009ae2:	4640      	mov	r0, r8
 8009ae4:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8009ae8:	f1be 0e01 	subs.w	lr, lr, #1
 8009aec:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8009af0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009af4:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8009af8:	d1db      	bne.n	8009ab2 <__ieee754_sqrt+0xba>
 8009afa:	430b      	orrs	r3, r1
 8009afc:	d006      	beq.n	8009b0c <__ieee754_sqrt+0x114>
 8009afe:	1c50      	adds	r0, r2, #1
 8009b00:	bf13      	iteet	ne
 8009b02:	3201      	addne	r2, #1
 8009b04:	3401      	addeq	r4, #1
 8009b06:	4672      	moveq	r2, lr
 8009b08:	f022 0201 	bicne.w	r2, r2, #1
 8009b0c:	1063      	asrs	r3, r4, #1
 8009b0e:	0852      	lsrs	r2, r2, #1
 8009b10:	07e1      	lsls	r1, r4, #31
 8009b12:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8009b16:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8009b1a:	bf48      	it	mi
 8009b1c:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8009b20:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8009b24:	4614      	mov	r4, r2
 8009b26:	e781      	b.n	8009a2c <__ieee754_sqrt+0x34>
 8009b28:	0ad9      	lsrs	r1, r3, #11
 8009b2a:	3815      	subs	r0, #21
 8009b2c:	055b      	lsls	r3, r3, #21
 8009b2e:	2900      	cmp	r1, #0
 8009b30:	d0fa      	beq.n	8009b28 <__ieee754_sqrt+0x130>
 8009b32:	02cd      	lsls	r5, r1, #11
 8009b34:	d50a      	bpl.n	8009b4c <__ieee754_sqrt+0x154>
 8009b36:	f1c2 0420 	rsb	r4, r2, #32
 8009b3a:	fa23 f404 	lsr.w	r4, r3, r4
 8009b3e:	1e55      	subs	r5, r2, #1
 8009b40:	4093      	lsls	r3, r2
 8009b42:	4321      	orrs	r1, r4
 8009b44:	1b42      	subs	r2, r0, r5
 8009b46:	e78a      	b.n	8009a5e <__ieee754_sqrt+0x66>
 8009b48:	4610      	mov	r0, r2
 8009b4a:	e7f0      	b.n	8009b2e <__ieee754_sqrt+0x136>
 8009b4c:	0049      	lsls	r1, r1, #1
 8009b4e:	3201      	adds	r2, #1
 8009b50:	e7ef      	b.n	8009b32 <__ieee754_sqrt+0x13a>
 8009b52:	4680      	mov	r8, r0
 8009b54:	e7bd      	b.n	8009ad2 <__ieee754_sqrt+0xda>
 8009b56:	bf00      	nop
 8009b58:	7ff00000 	.word	0x7ff00000
 8009b5c:	00000000 	.word	0x00000000

08009b60 <__kernel_cos>:
 8009b60:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b64:	ec57 6b10 	vmov	r6, r7, d0
 8009b68:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8009b6c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8009b70:	ed8d 1b00 	vstr	d1, [sp]
 8009b74:	da07      	bge.n	8009b86 <__kernel_cos+0x26>
 8009b76:	ee10 0a10 	vmov	r0, s0
 8009b7a:	4639      	mov	r1, r7
 8009b7c:	f7f6 fffc 	bl	8000b78 <__aeabi_d2iz>
 8009b80:	2800      	cmp	r0, #0
 8009b82:	f000 8088 	beq.w	8009c96 <__kernel_cos+0x136>
 8009b86:	4632      	mov	r2, r6
 8009b88:	463b      	mov	r3, r7
 8009b8a:	4630      	mov	r0, r6
 8009b8c:	4639      	mov	r1, r7
 8009b8e:	f7f6 fd43 	bl	8000618 <__aeabi_dmul>
 8009b92:	4b51      	ldr	r3, [pc, #324]	; (8009cd8 <__kernel_cos+0x178>)
 8009b94:	2200      	movs	r2, #0
 8009b96:	4604      	mov	r4, r0
 8009b98:	460d      	mov	r5, r1
 8009b9a:	f7f6 fd3d 	bl	8000618 <__aeabi_dmul>
 8009b9e:	a340      	add	r3, pc, #256	; (adr r3, 8009ca0 <__kernel_cos+0x140>)
 8009ba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ba4:	4682      	mov	sl, r0
 8009ba6:	468b      	mov	fp, r1
 8009ba8:	4620      	mov	r0, r4
 8009baa:	4629      	mov	r1, r5
 8009bac:	f7f6 fd34 	bl	8000618 <__aeabi_dmul>
 8009bb0:	a33d      	add	r3, pc, #244	; (adr r3, 8009ca8 <__kernel_cos+0x148>)
 8009bb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bb6:	f7f6 fb79 	bl	80002ac <__adddf3>
 8009bba:	4622      	mov	r2, r4
 8009bbc:	462b      	mov	r3, r5
 8009bbe:	f7f6 fd2b 	bl	8000618 <__aeabi_dmul>
 8009bc2:	a33b      	add	r3, pc, #236	; (adr r3, 8009cb0 <__kernel_cos+0x150>)
 8009bc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bc8:	f7f6 fb6e 	bl	80002a8 <__aeabi_dsub>
 8009bcc:	4622      	mov	r2, r4
 8009bce:	462b      	mov	r3, r5
 8009bd0:	f7f6 fd22 	bl	8000618 <__aeabi_dmul>
 8009bd4:	a338      	add	r3, pc, #224	; (adr r3, 8009cb8 <__kernel_cos+0x158>)
 8009bd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bda:	f7f6 fb67 	bl	80002ac <__adddf3>
 8009bde:	4622      	mov	r2, r4
 8009be0:	462b      	mov	r3, r5
 8009be2:	f7f6 fd19 	bl	8000618 <__aeabi_dmul>
 8009be6:	a336      	add	r3, pc, #216	; (adr r3, 8009cc0 <__kernel_cos+0x160>)
 8009be8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bec:	f7f6 fb5c 	bl	80002a8 <__aeabi_dsub>
 8009bf0:	4622      	mov	r2, r4
 8009bf2:	462b      	mov	r3, r5
 8009bf4:	f7f6 fd10 	bl	8000618 <__aeabi_dmul>
 8009bf8:	a333      	add	r3, pc, #204	; (adr r3, 8009cc8 <__kernel_cos+0x168>)
 8009bfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bfe:	f7f6 fb55 	bl	80002ac <__adddf3>
 8009c02:	4622      	mov	r2, r4
 8009c04:	462b      	mov	r3, r5
 8009c06:	f7f6 fd07 	bl	8000618 <__aeabi_dmul>
 8009c0a:	4622      	mov	r2, r4
 8009c0c:	462b      	mov	r3, r5
 8009c0e:	f7f6 fd03 	bl	8000618 <__aeabi_dmul>
 8009c12:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009c16:	4604      	mov	r4, r0
 8009c18:	460d      	mov	r5, r1
 8009c1a:	4630      	mov	r0, r6
 8009c1c:	4639      	mov	r1, r7
 8009c1e:	f7f6 fcfb 	bl	8000618 <__aeabi_dmul>
 8009c22:	460b      	mov	r3, r1
 8009c24:	4602      	mov	r2, r0
 8009c26:	4629      	mov	r1, r5
 8009c28:	4620      	mov	r0, r4
 8009c2a:	f7f6 fb3d 	bl	80002a8 <__aeabi_dsub>
 8009c2e:	4b2b      	ldr	r3, [pc, #172]	; (8009cdc <__kernel_cos+0x17c>)
 8009c30:	4598      	cmp	r8, r3
 8009c32:	4606      	mov	r6, r0
 8009c34:	460f      	mov	r7, r1
 8009c36:	dc10      	bgt.n	8009c5a <__kernel_cos+0xfa>
 8009c38:	4602      	mov	r2, r0
 8009c3a:	460b      	mov	r3, r1
 8009c3c:	4650      	mov	r0, sl
 8009c3e:	4659      	mov	r1, fp
 8009c40:	f7f6 fb32 	bl	80002a8 <__aeabi_dsub>
 8009c44:	460b      	mov	r3, r1
 8009c46:	4926      	ldr	r1, [pc, #152]	; (8009ce0 <__kernel_cos+0x180>)
 8009c48:	4602      	mov	r2, r0
 8009c4a:	2000      	movs	r0, #0
 8009c4c:	f7f6 fb2c 	bl	80002a8 <__aeabi_dsub>
 8009c50:	ec41 0b10 	vmov	d0, r0, r1
 8009c54:	b003      	add	sp, #12
 8009c56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c5a:	4b22      	ldr	r3, [pc, #136]	; (8009ce4 <__kernel_cos+0x184>)
 8009c5c:	4920      	ldr	r1, [pc, #128]	; (8009ce0 <__kernel_cos+0x180>)
 8009c5e:	4598      	cmp	r8, r3
 8009c60:	bfcc      	ite	gt
 8009c62:	4d21      	ldrgt	r5, [pc, #132]	; (8009ce8 <__kernel_cos+0x188>)
 8009c64:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8009c68:	2400      	movs	r4, #0
 8009c6a:	4622      	mov	r2, r4
 8009c6c:	462b      	mov	r3, r5
 8009c6e:	2000      	movs	r0, #0
 8009c70:	f7f6 fb1a 	bl	80002a8 <__aeabi_dsub>
 8009c74:	4622      	mov	r2, r4
 8009c76:	4680      	mov	r8, r0
 8009c78:	4689      	mov	r9, r1
 8009c7a:	462b      	mov	r3, r5
 8009c7c:	4650      	mov	r0, sl
 8009c7e:	4659      	mov	r1, fp
 8009c80:	f7f6 fb12 	bl	80002a8 <__aeabi_dsub>
 8009c84:	4632      	mov	r2, r6
 8009c86:	463b      	mov	r3, r7
 8009c88:	f7f6 fb0e 	bl	80002a8 <__aeabi_dsub>
 8009c8c:	4602      	mov	r2, r0
 8009c8e:	460b      	mov	r3, r1
 8009c90:	4640      	mov	r0, r8
 8009c92:	4649      	mov	r1, r9
 8009c94:	e7da      	b.n	8009c4c <__kernel_cos+0xec>
 8009c96:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8009cd0 <__kernel_cos+0x170>
 8009c9a:	e7db      	b.n	8009c54 <__kernel_cos+0xf4>
 8009c9c:	f3af 8000 	nop.w
 8009ca0:	be8838d4 	.word	0xbe8838d4
 8009ca4:	bda8fae9 	.word	0xbda8fae9
 8009ca8:	bdb4b1c4 	.word	0xbdb4b1c4
 8009cac:	3e21ee9e 	.word	0x3e21ee9e
 8009cb0:	809c52ad 	.word	0x809c52ad
 8009cb4:	3e927e4f 	.word	0x3e927e4f
 8009cb8:	19cb1590 	.word	0x19cb1590
 8009cbc:	3efa01a0 	.word	0x3efa01a0
 8009cc0:	16c15177 	.word	0x16c15177
 8009cc4:	3f56c16c 	.word	0x3f56c16c
 8009cc8:	5555554c 	.word	0x5555554c
 8009ccc:	3fa55555 	.word	0x3fa55555
 8009cd0:	00000000 	.word	0x00000000
 8009cd4:	3ff00000 	.word	0x3ff00000
 8009cd8:	3fe00000 	.word	0x3fe00000
 8009cdc:	3fd33332 	.word	0x3fd33332
 8009ce0:	3ff00000 	.word	0x3ff00000
 8009ce4:	3fe90000 	.word	0x3fe90000
 8009ce8:	3fd20000 	.word	0x3fd20000
 8009cec:	00000000 	.word	0x00000000

08009cf0 <__kernel_rem_pio2>:
 8009cf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cf4:	ed2d 8b02 	vpush	{d8}
 8009cf8:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8009cfc:	f112 0f14 	cmn.w	r2, #20
 8009d00:	9308      	str	r3, [sp, #32]
 8009d02:	9101      	str	r1, [sp, #4]
 8009d04:	4bc4      	ldr	r3, [pc, #784]	; (800a018 <__kernel_rem_pio2+0x328>)
 8009d06:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8009d08:	900b      	str	r0, [sp, #44]	; 0x2c
 8009d0a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009d0e:	9302      	str	r3, [sp, #8]
 8009d10:	9b08      	ldr	r3, [sp, #32]
 8009d12:	f103 33ff 	add.w	r3, r3, #4294967295
 8009d16:	bfa8      	it	ge
 8009d18:	1ed4      	subge	r4, r2, #3
 8009d1a:	9306      	str	r3, [sp, #24]
 8009d1c:	bfb2      	itee	lt
 8009d1e:	2400      	movlt	r4, #0
 8009d20:	2318      	movge	r3, #24
 8009d22:	fb94 f4f3 	sdivge	r4, r4, r3
 8009d26:	f06f 0317 	mvn.w	r3, #23
 8009d2a:	fb04 3303 	mla	r3, r4, r3, r3
 8009d2e:	eb03 0a02 	add.w	sl, r3, r2
 8009d32:	9b02      	ldr	r3, [sp, #8]
 8009d34:	9a06      	ldr	r2, [sp, #24]
 8009d36:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 800a008 <__kernel_rem_pio2+0x318>
 8009d3a:	eb03 0802 	add.w	r8, r3, r2
 8009d3e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8009d40:	1aa7      	subs	r7, r4, r2
 8009d42:	ae22      	add	r6, sp, #136	; 0x88
 8009d44:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8009d48:	2500      	movs	r5, #0
 8009d4a:	4545      	cmp	r5, r8
 8009d4c:	dd13      	ble.n	8009d76 <__kernel_rem_pio2+0x86>
 8009d4e:	9b08      	ldr	r3, [sp, #32]
 8009d50:	ed9f 8bad 	vldr	d8, [pc, #692]	; 800a008 <__kernel_rem_pio2+0x318>
 8009d54:	aa22      	add	r2, sp, #136	; 0x88
 8009d56:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8009d5a:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8009d5e:	f04f 0800 	mov.w	r8, #0
 8009d62:	9b02      	ldr	r3, [sp, #8]
 8009d64:	4598      	cmp	r8, r3
 8009d66:	dc2f      	bgt.n	8009dc8 <__kernel_rem_pio2+0xd8>
 8009d68:	ed8d 8b04 	vstr	d8, [sp, #16]
 8009d6c:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8009d70:	462f      	mov	r7, r5
 8009d72:	2600      	movs	r6, #0
 8009d74:	e01b      	b.n	8009dae <__kernel_rem_pio2+0xbe>
 8009d76:	42ef      	cmn	r7, r5
 8009d78:	d407      	bmi.n	8009d8a <__kernel_rem_pio2+0x9a>
 8009d7a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8009d7e:	f7f6 fbe1 	bl	8000544 <__aeabi_i2d>
 8009d82:	e8e6 0102 	strd	r0, r1, [r6], #8
 8009d86:	3501      	adds	r5, #1
 8009d88:	e7df      	b.n	8009d4a <__kernel_rem_pio2+0x5a>
 8009d8a:	ec51 0b18 	vmov	r0, r1, d8
 8009d8e:	e7f8      	b.n	8009d82 <__kernel_rem_pio2+0x92>
 8009d90:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009d94:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8009d98:	f7f6 fc3e 	bl	8000618 <__aeabi_dmul>
 8009d9c:	4602      	mov	r2, r0
 8009d9e:	460b      	mov	r3, r1
 8009da0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009da4:	f7f6 fa82 	bl	80002ac <__adddf3>
 8009da8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009dac:	3601      	adds	r6, #1
 8009dae:	9b06      	ldr	r3, [sp, #24]
 8009db0:	429e      	cmp	r6, r3
 8009db2:	f1a7 0708 	sub.w	r7, r7, #8
 8009db6:	ddeb      	ble.n	8009d90 <__kernel_rem_pio2+0xa0>
 8009db8:	ed9d 7b04 	vldr	d7, [sp, #16]
 8009dbc:	f108 0801 	add.w	r8, r8, #1
 8009dc0:	ecab 7b02 	vstmia	fp!, {d7}
 8009dc4:	3508      	adds	r5, #8
 8009dc6:	e7cc      	b.n	8009d62 <__kernel_rem_pio2+0x72>
 8009dc8:	9b02      	ldr	r3, [sp, #8]
 8009dca:	aa0e      	add	r2, sp, #56	; 0x38
 8009dcc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009dd0:	930d      	str	r3, [sp, #52]	; 0x34
 8009dd2:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8009dd4:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8009dd8:	9c02      	ldr	r4, [sp, #8]
 8009dda:	930c      	str	r3, [sp, #48]	; 0x30
 8009ddc:	00e3      	lsls	r3, r4, #3
 8009dde:	930a      	str	r3, [sp, #40]	; 0x28
 8009de0:	ab9a      	add	r3, sp, #616	; 0x268
 8009de2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009de6:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8009dea:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 8009dee:	ab72      	add	r3, sp, #456	; 0x1c8
 8009df0:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 8009df4:	46c3      	mov	fp, r8
 8009df6:	46a1      	mov	r9, r4
 8009df8:	f1b9 0f00 	cmp.w	r9, #0
 8009dfc:	f1a5 0508 	sub.w	r5, r5, #8
 8009e00:	dc77      	bgt.n	8009ef2 <__kernel_rem_pio2+0x202>
 8009e02:	ec47 6b10 	vmov	d0, r6, r7
 8009e06:	4650      	mov	r0, sl
 8009e08:	f000 fc46 	bl	800a698 <scalbn>
 8009e0c:	ec57 6b10 	vmov	r6, r7, d0
 8009e10:	2200      	movs	r2, #0
 8009e12:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8009e16:	ee10 0a10 	vmov	r0, s0
 8009e1a:	4639      	mov	r1, r7
 8009e1c:	f7f6 fbfc 	bl	8000618 <__aeabi_dmul>
 8009e20:	ec41 0b10 	vmov	d0, r0, r1
 8009e24:	f000 fbb8 	bl	800a598 <floor>
 8009e28:	4b7c      	ldr	r3, [pc, #496]	; (800a01c <__kernel_rem_pio2+0x32c>)
 8009e2a:	ec51 0b10 	vmov	r0, r1, d0
 8009e2e:	2200      	movs	r2, #0
 8009e30:	f7f6 fbf2 	bl	8000618 <__aeabi_dmul>
 8009e34:	4602      	mov	r2, r0
 8009e36:	460b      	mov	r3, r1
 8009e38:	4630      	mov	r0, r6
 8009e3a:	4639      	mov	r1, r7
 8009e3c:	f7f6 fa34 	bl	80002a8 <__aeabi_dsub>
 8009e40:	460f      	mov	r7, r1
 8009e42:	4606      	mov	r6, r0
 8009e44:	f7f6 fe98 	bl	8000b78 <__aeabi_d2iz>
 8009e48:	9004      	str	r0, [sp, #16]
 8009e4a:	f7f6 fb7b 	bl	8000544 <__aeabi_i2d>
 8009e4e:	4602      	mov	r2, r0
 8009e50:	460b      	mov	r3, r1
 8009e52:	4630      	mov	r0, r6
 8009e54:	4639      	mov	r1, r7
 8009e56:	f7f6 fa27 	bl	80002a8 <__aeabi_dsub>
 8009e5a:	f1ba 0f00 	cmp.w	sl, #0
 8009e5e:	4606      	mov	r6, r0
 8009e60:	460f      	mov	r7, r1
 8009e62:	dd6d      	ble.n	8009f40 <__kernel_rem_pio2+0x250>
 8009e64:	1e62      	subs	r2, r4, #1
 8009e66:	ab0e      	add	r3, sp, #56	; 0x38
 8009e68:	9d04      	ldr	r5, [sp, #16]
 8009e6a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8009e6e:	f1ca 0118 	rsb	r1, sl, #24
 8009e72:	fa40 f301 	asr.w	r3, r0, r1
 8009e76:	441d      	add	r5, r3
 8009e78:	408b      	lsls	r3, r1
 8009e7a:	1ac0      	subs	r0, r0, r3
 8009e7c:	ab0e      	add	r3, sp, #56	; 0x38
 8009e7e:	9504      	str	r5, [sp, #16]
 8009e80:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8009e84:	f1ca 0317 	rsb	r3, sl, #23
 8009e88:	fa40 fb03 	asr.w	fp, r0, r3
 8009e8c:	f1bb 0f00 	cmp.w	fp, #0
 8009e90:	dd65      	ble.n	8009f5e <__kernel_rem_pio2+0x26e>
 8009e92:	9b04      	ldr	r3, [sp, #16]
 8009e94:	2200      	movs	r2, #0
 8009e96:	3301      	adds	r3, #1
 8009e98:	9304      	str	r3, [sp, #16]
 8009e9a:	4615      	mov	r5, r2
 8009e9c:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8009ea0:	4294      	cmp	r4, r2
 8009ea2:	f300 809c 	bgt.w	8009fde <__kernel_rem_pio2+0x2ee>
 8009ea6:	f1ba 0f00 	cmp.w	sl, #0
 8009eaa:	dd07      	ble.n	8009ebc <__kernel_rem_pio2+0x1cc>
 8009eac:	f1ba 0f01 	cmp.w	sl, #1
 8009eb0:	f000 80c0 	beq.w	800a034 <__kernel_rem_pio2+0x344>
 8009eb4:	f1ba 0f02 	cmp.w	sl, #2
 8009eb8:	f000 80c6 	beq.w	800a048 <__kernel_rem_pio2+0x358>
 8009ebc:	f1bb 0f02 	cmp.w	fp, #2
 8009ec0:	d14d      	bne.n	8009f5e <__kernel_rem_pio2+0x26e>
 8009ec2:	4632      	mov	r2, r6
 8009ec4:	463b      	mov	r3, r7
 8009ec6:	4956      	ldr	r1, [pc, #344]	; (800a020 <__kernel_rem_pio2+0x330>)
 8009ec8:	2000      	movs	r0, #0
 8009eca:	f7f6 f9ed 	bl	80002a8 <__aeabi_dsub>
 8009ece:	4606      	mov	r6, r0
 8009ed0:	460f      	mov	r7, r1
 8009ed2:	2d00      	cmp	r5, #0
 8009ed4:	d043      	beq.n	8009f5e <__kernel_rem_pio2+0x26e>
 8009ed6:	4650      	mov	r0, sl
 8009ed8:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 800a010 <__kernel_rem_pio2+0x320>
 8009edc:	f000 fbdc 	bl	800a698 <scalbn>
 8009ee0:	4630      	mov	r0, r6
 8009ee2:	4639      	mov	r1, r7
 8009ee4:	ec53 2b10 	vmov	r2, r3, d0
 8009ee8:	f7f6 f9de 	bl	80002a8 <__aeabi_dsub>
 8009eec:	4606      	mov	r6, r0
 8009eee:	460f      	mov	r7, r1
 8009ef0:	e035      	b.n	8009f5e <__kernel_rem_pio2+0x26e>
 8009ef2:	4b4c      	ldr	r3, [pc, #304]	; (800a024 <__kernel_rem_pio2+0x334>)
 8009ef4:	2200      	movs	r2, #0
 8009ef6:	4630      	mov	r0, r6
 8009ef8:	4639      	mov	r1, r7
 8009efa:	f7f6 fb8d 	bl	8000618 <__aeabi_dmul>
 8009efe:	f7f6 fe3b 	bl	8000b78 <__aeabi_d2iz>
 8009f02:	f7f6 fb1f 	bl	8000544 <__aeabi_i2d>
 8009f06:	4602      	mov	r2, r0
 8009f08:	460b      	mov	r3, r1
 8009f0a:	ec43 2b18 	vmov	d8, r2, r3
 8009f0e:	4b46      	ldr	r3, [pc, #280]	; (800a028 <__kernel_rem_pio2+0x338>)
 8009f10:	2200      	movs	r2, #0
 8009f12:	f7f6 fb81 	bl	8000618 <__aeabi_dmul>
 8009f16:	4602      	mov	r2, r0
 8009f18:	460b      	mov	r3, r1
 8009f1a:	4630      	mov	r0, r6
 8009f1c:	4639      	mov	r1, r7
 8009f1e:	f7f6 f9c3 	bl	80002a8 <__aeabi_dsub>
 8009f22:	f7f6 fe29 	bl	8000b78 <__aeabi_d2iz>
 8009f26:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009f2a:	f84b 0b04 	str.w	r0, [fp], #4
 8009f2e:	ec51 0b18 	vmov	r0, r1, d8
 8009f32:	f7f6 f9bb 	bl	80002ac <__adddf3>
 8009f36:	f109 39ff 	add.w	r9, r9, #4294967295
 8009f3a:	4606      	mov	r6, r0
 8009f3c:	460f      	mov	r7, r1
 8009f3e:	e75b      	b.n	8009df8 <__kernel_rem_pio2+0x108>
 8009f40:	d106      	bne.n	8009f50 <__kernel_rem_pio2+0x260>
 8009f42:	1e63      	subs	r3, r4, #1
 8009f44:	aa0e      	add	r2, sp, #56	; 0x38
 8009f46:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8009f4a:	ea4f 5be0 	mov.w	fp, r0, asr #23
 8009f4e:	e79d      	b.n	8009e8c <__kernel_rem_pio2+0x19c>
 8009f50:	4b36      	ldr	r3, [pc, #216]	; (800a02c <__kernel_rem_pio2+0x33c>)
 8009f52:	2200      	movs	r2, #0
 8009f54:	f7f6 fde6 	bl	8000b24 <__aeabi_dcmpge>
 8009f58:	2800      	cmp	r0, #0
 8009f5a:	d13d      	bne.n	8009fd8 <__kernel_rem_pio2+0x2e8>
 8009f5c:	4683      	mov	fp, r0
 8009f5e:	2200      	movs	r2, #0
 8009f60:	2300      	movs	r3, #0
 8009f62:	4630      	mov	r0, r6
 8009f64:	4639      	mov	r1, r7
 8009f66:	f7f6 fdbf 	bl	8000ae8 <__aeabi_dcmpeq>
 8009f6a:	2800      	cmp	r0, #0
 8009f6c:	f000 80c0 	beq.w	800a0f0 <__kernel_rem_pio2+0x400>
 8009f70:	1e65      	subs	r5, r4, #1
 8009f72:	462b      	mov	r3, r5
 8009f74:	2200      	movs	r2, #0
 8009f76:	9902      	ldr	r1, [sp, #8]
 8009f78:	428b      	cmp	r3, r1
 8009f7a:	da6c      	bge.n	800a056 <__kernel_rem_pio2+0x366>
 8009f7c:	2a00      	cmp	r2, #0
 8009f7e:	f000 8089 	beq.w	800a094 <__kernel_rem_pio2+0x3a4>
 8009f82:	ab0e      	add	r3, sp, #56	; 0x38
 8009f84:	f1aa 0a18 	sub.w	sl, sl, #24
 8009f88:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	f000 80ad 	beq.w	800a0ec <__kernel_rem_pio2+0x3fc>
 8009f92:	4650      	mov	r0, sl
 8009f94:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 800a010 <__kernel_rem_pio2+0x320>
 8009f98:	f000 fb7e 	bl	800a698 <scalbn>
 8009f9c:	ab9a      	add	r3, sp, #616	; 0x268
 8009f9e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8009fa2:	ec57 6b10 	vmov	r6, r7, d0
 8009fa6:	00ec      	lsls	r4, r5, #3
 8009fa8:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 8009fac:	46aa      	mov	sl, r5
 8009fae:	f1ba 0f00 	cmp.w	sl, #0
 8009fb2:	f280 80d6 	bge.w	800a162 <__kernel_rem_pio2+0x472>
 8009fb6:	ed9f 8b14 	vldr	d8, [pc, #80]	; 800a008 <__kernel_rem_pio2+0x318>
 8009fba:	462e      	mov	r6, r5
 8009fbc:	2e00      	cmp	r6, #0
 8009fbe:	f2c0 8104 	blt.w	800a1ca <__kernel_rem_pio2+0x4da>
 8009fc2:	ab72      	add	r3, sp, #456	; 0x1c8
 8009fc4:	ed8d 8b06 	vstr	d8, [sp, #24]
 8009fc8:	f8df a064 	ldr.w	sl, [pc, #100]	; 800a030 <__kernel_rem_pio2+0x340>
 8009fcc:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 8009fd0:	f04f 0800 	mov.w	r8, #0
 8009fd4:	1baf      	subs	r7, r5, r6
 8009fd6:	e0ea      	b.n	800a1ae <__kernel_rem_pio2+0x4be>
 8009fd8:	f04f 0b02 	mov.w	fp, #2
 8009fdc:	e759      	b.n	8009e92 <__kernel_rem_pio2+0x1a2>
 8009fde:	f8d8 3000 	ldr.w	r3, [r8]
 8009fe2:	b955      	cbnz	r5, 8009ffa <__kernel_rem_pio2+0x30a>
 8009fe4:	b123      	cbz	r3, 8009ff0 <__kernel_rem_pio2+0x300>
 8009fe6:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8009fea:	f8c8 3000 	str.w	r3, [r8]
 8009fee:	2301      	movs	r3, #1
 8009ff0:	3201      	adds	r2, #1
 8009ff2:	f108 0804 	add.w	r8, r8, #4
 8009ff6:	461d      	mov	r5, r3
 8009ff8:	e752      	b.n	8009ea0 <__kernel_rem_pio2+0x1b0>
 8009ffa:	1acb      	subs	r3, r1, r3
 8009ffc:	f8c8 3000 	str.w	r3, [r8]
 800a000:	462b      	mov	r3, r5
 800a002:	e7f5      	b.n	8009ff0 <__kernel_rem_pio2+0x300>
 800a004:	f3af 8000 	nop.w
	...
 800a014:	3ff00000 	.word	0x3ff00000
 800a018:	0800ac80 	.word	0x0800ac80
 800a01c:	40200000 	.word	0x40200000
 800a020:	3ff00000 	.word	0x3ff00000
 800a024:	3e700000 	.word	0x3e700000
 800a028:	41700000 	.word	0x41700000
 800a02c:	3fe00000 	.word	0x3fe00000
 800a030:	0800ac40 	.word	0x0800ac40
 800a034:	1e62      	subs	r2, r4, #1
 800a036:	ab0e      	add	r3, sp, #56	; 0x38
 800a038:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a03c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800a040:	a90e      	add	r1, sp, #56	; 0x38
 800a042:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800a046:	e739      	b.n	8009ebc <__kernel_rem_pio2+0x1cc>
 800a048:	1e62      	subs	r2, r4, #1
 800a04a:	ab0e      	add	r3, sp, #56	; 0x38
 800a04c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a050:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800a054:	e7f4      	b.n	800a040 <__kernel_rem_pio2+0x350>
 800a056:	a90e      	add	r1, sp, #56	; 0x38
 800a058:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800a05c:	3b01      	subs	r3, #1
 800a05e:	430a      	orrs	r2, r1
 800a060:	e789      	b.n	8009f76 <__kernel_rem_pio2+0x286>
 800a062:	3301      	adds	r3, #1
 800a064:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800a068:	2900      	cmp	r1, #0
 800a06a:	d0fa      	beq.n	800a062 <__kernel_rem_pio2+0x372>
 800a06c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a06e:	f502 721a 	add.w	r2, r2, #616	; 0x268
 800a072:	446a      	add	r2, sp
 800a074:	3a98      	subs	r2, #152	; 0x98
 800a076:	920a      	str	r2, [sp, #40]	; 0x28
 800a078:	9a08      	ldr	r2, [sp, #32]
 800a07a:	18e3      	adds	r3, r4, r3
 800a07c:	18a5      	adds	r5, r4, r2
 800a07e:	aa22      	add	r2, sp, #136	; 0x88
 800a080:	f104 0801 	add.w	r8, r4, #1
 800a084:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 800a088:	9304      	str	r3, [sp, #16]
 800a08a:	9b04      	ldr	r3, [sp, #16]
 800a08c:	4543      	cmp	r3, r8
 800a08e:	da04      	bge.n	800a09a <__kernel_rem_pio2+0x3aa>
 800a090:	461c      	mov	r4, r3
 800a092:	e6a3      	b.n	8009ddc <__kernel_rem_pio2+0xec>
 800a094:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a096:	2301      	movs	r3, #1
 800a098:	e7e4      	b.n	800a064 <__kernel_rem_pio2+0x374>
 800a09a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a09c:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800a0a0:	f7f6 fa50 	bl	8000544 <__aeabi_i2d>
 800a0a4:	e8e5 0102 	strd	r0, r1, [r5], #8
 800a0a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a0aa:	46ab      	mov	fp, r5
 800a0ac:	461c      	mov	r4, r3
 800a0ae:	f04f 0900 	mov.w	r9, #0
 800a0b2:	2600      	movs	r6, #0
 800a0b4:	2700      	movs	r7, #0
 800a0b6:	9b06      	ldr	r3, [sp, #24]
 800a0b8:	4599      	cmp	r9, r3
 800a0ba:	dd06      	ble.n	800a0ca <__kernel_rem_pio2+0x3da>
 800a0bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a0be:	e8e3 6702 	strd	r6, r7, [r3], #8
 800a0c2:	f108 0801 	add.w	r8, r8, #1
 800a0c6:	930a      	str	r3, [sp, #40]	; 0x28
 800a0c8:	e7df      	b.n	800a08a <__kernel_rem_pio2+0x39a>
 800a0ca:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800a0ce:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800a0d2:	f7f6 faa1 	bl	8000618 <__aeabi_dmul>
 800a0d6:	4602      	mov	r2, r0
 800a0d8:	460b      	mov	r3, r1
 800a0da:	4630      	mov	r0, r6
 800a0dc:	4639      	mov	r1, r7
 800a0de:	f7f6 f8e5 	bl	80002ac <__adddf3>
 800a0e2:	f109 0901 	add.w	r9, r9, #1
 800a0e6:	4606      	mov	r6, r0
 800a0e8:	460f      	mov	r7, r1
 800a0ea:	e7e4      	b.n	800a0b6 <__kernel_rem_pio2+0x3c6>
 800a0ec:	3d01      	subs	r5, #1
 800a0ee:	e748      	b.n	8009f82 <__kernel_rem_pio2+0x292>
 800a0f0:	ec47 6b10 	vmov	d0, r6, r7
 800a0f4:	f1ca 0000 	rsb	r0, sl, #0
 800a0f8:	f000 face 	bl	800a698 <scalbn>
 800a0fc:	ec57 6b10 	vmov	r6, r7, d0
 800a100:	4ba0      	ldr	r3, [pc, #640]	; (800a384 <__kernel_rem_pio2+0x694>)
 800a102:	ee10 0a10 	vmov	r0, s0
 800a106:	2200      	movs	r2, #0
 800a108:	4639      	mov	r1, r7
 800a10a:	f7f6 fd0b 	bl	8000b24 <__aeabi_dcmpge>
 800a10e:	b1f8      	cbz	r0, 800a150 <__kernel_rem_pio2+0x460>
 800a110:	4b9d      	ldr	r3, [pc, #628]	; (800a388 <__kernel_rem_pio2+0x698>)
 800a112:	2200      	movs	r2, #0
 800a114:	4630      	mov	r0, r6
 800a116:	4639      	mov	r1, r7
 800a118:	f7f6 fa7e 	bl	8000618 <__aeabi_dmul>
 800a11c:	f7f6 fd2c 	bl	8000b78 <__aeabi_d2iz>
 800a120:	4680      	mov	r8, r0
 800a122:	f7f6 fa0f 	bl	8000544 <__aeabi_i2d>
 800a126:	4b97      	ldr	r3, [pc, #604]	; (800a384 <__kernel_rem_pio2+0x694>)
 800a128:	2200      	movs	r2, #0
 800a12a:	f7f6 fa75 	bl	8000618 <__aeabi_dmul>
 800a12e:	460b      	mov	r3, r1
 800a130:	4602      	mov	r2, r0
 800a132:	4639      	mov	r1, r7
 800a134:	4630      	mov	r0, r6
 800a136:	f7f6 f8b7 	bl	80002a8 <__aeabi_dsub>
 800a13a:	f7f6 fd1d 	bl	8000b78 <__aeabi_d2iz>
 800a13e:	1c65      	adds	r5, r4, #1
 800a140:	ab0e      	add	r3, sp, #56	; 0x38
 800a142:	f10a 0a18 	add.w	sl, sl, #24
 800a146:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800a14a:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800a14e:	e720      	b.n	8009f92 <__kernel_rem_pio2+0x2a2>
 800a150:	4630      	mov	r0, r6
 800a152:	4639      	mov	r1, r7
 800a154:	f7f6 fd10 	bl	8000b78 <__aeabi_d2iz>
 800a158:	ab0e      	add	r3, sp, #56	; 0x38
 800a15a:	4625      	mov	r5, r4
 800a15c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800a160:	e717      	b.n	8009f92 <__kernel_rem_pio2+0x2a2>
 800a162:	ab0e      	add	r3, sp, #56	; 0x38
 800a164:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800a168:	f7f6 f9ec 	bl	8000544 <__aeabi_i2d>
 800a16c:	4632      	mov	r2, r6
 800a16e:	463b      	mov	r3, r7
 800a170:	f7f6 fa52 	bl	8000618 <__aeabi_dmul>
 800a174:	4b84      	ldr	r3, [pc, #528]	; (800a388 <__kernel_rem_pio2+0x698>)
 800a176:	e968 0102 	strd	r0, r1, [r8, #-8]!
 800a17a:	2200      	movs	r2, #0
 800a17c:	4630      	mov	r0, r6
 800a17e:	4639      	mov	r1, r7
 800a180:	f7f6 fa4a 	bl	8000618 <__aeabi_dmul>
 800a184:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a188:	4606      	mov	r6, r0
 800a18a:	460f      	mov	r7, r1
 800a18c:	e70f      	b.n	8009fae <__kernel_rem_pio2+0x2be>
 800a18e:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800a192:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800a196:	f7f6 fa3f 	bl	8000618 <__aeabi_dmul>
 800a19a:	4602      	mov	r2, r0
 800a19c:	460b      	mov	r3, r1
 800a19e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a1a2:	f7f6 f883 	bl	80002ac <__adddf3>
 800a1a6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a1aa:	f108 0801 	add.w	r8, r8, #1
 800a1ae:	9b02      	ldr	r3, [sp, #8]
 800a1b0:	4598      	cmp	r8, r3
 800a1b2:	dc01      	bgt.n	800a1b8 <__kernel_rem_pio2+0x4c8>
 800a1b4:	45b8      	cmp	r8, r7
 800a1b6:	ddea      	ble.n	800a18e <__kernel_rem_pio2+0x49e>
 800a1b8:	ed9d 7b06 	vldr	d7, [sp, #24]
 800a1bc:	ab4a      	add	r3, sp, #296	; 0x128
 800a1be:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800a1c2:	ed87 7b00 	vstr	d7, [r7]
 800a1c6:	3e01      	subs	r6, #1
 800a1c8:	e6f8      	b.n	8009fbc <__kernel_rem_pio2+0x2cc>
 800a1ca:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800a1cc:	2b02      	cmp	r3, #2
 800a1ce:	dc0b      	bgt.n	800a1e8 <__kernel_rem_pio2+0x4f8>
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	dc35      	bgt.n	800a240 <__kernel_rem_pio2+0x550>
 800a1d4:	d059      	beq.n	800a28a <__kernel_rem_pio2+0x59a>
 800a1d6:	9b04      	ldr	r3, [sp, #16]
 800a1d8:	f003 0007 	and.w	r0, r3, #7
 800a1dc:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800a1e0:	ecbd 8b02 	vpop	{d8}
 800a1e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1e8:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800a1ea:	2b03      	cmp	r3, #3
 800a1ec:	d1f3      	bne.n	800a1d6 <__kernel_rem_pio2+0x4e6>
 800a1ee:	ab4a      	add	r3, sp, #296	; 0x128
 800a1f0:	4423      	add	r3, r4
 800a1f2:	9306      	str	r3, [sp, #24]
 800a1f4:	461c      	mov	r4, r3
 800a1f6:	469a      	mov	sl, r3
 800a1f8:	9502      	str	r5, [sp, #8]
 800a1fa:	9b02      	ldr	r3, [sp, #8]
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	f1aa 0a08 	sub.w	sl, sl, #8
 800a202:	dc6b      	bgt.n	800a2dc <__kernel_rem_pio2+0x5ec>
 800a204:	46aa      	mov	sl, r5
 800a206:	f1ba 0f01 	cmp.w	sl, #1
 800a20a:	f1a4 0408 	sub.w	r4, r4, #8
 800a20e:	f300 8085 	bgt.w	800a31c <__kernel_rem_pio2+0x62c>
 800a212:	9c06      	ldr	r4, [sp, #24]
 800a214:	2000      	movs	r0, #0
 800a216:	3408      	adds	r4, #8
 800a218:	2100      	movs	r1, #0
 800a21a:	2d01      	cmp	r5, #1
 800a21c:	f300 809d 	bgt.w	800a35a <__kernel_rem_pio2+0x66a>
 800a220:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800a224:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 800a228:	f1bb 0f00 	cmp.w	fp, #0
 800a22c:	f040 809b 	bne.w	800a366 <__kernel_rem_pio2+0x676>
 800a230:	9b01      	ldr	r3, [sp, #4]
 800a232:	e9c3 5600 	strd	r5, r6, [r3]
 800a236:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800a23a:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800a23e:	e7ca      	b.n	800a1d6 <__kernel_rem_pio2+0x4e6>
 800a240:	3408      	adds	r4, #8
 800a242:	ab4a      	add	r3, sp, #296	; 0x128
 800a244:	441c      	add	r4, r3
 800a246:	462e      	mov	r6, r5
 800a248:	2000      	movs	r0, #0
 800a24a:	2100      	movs	r1, #0
 800a24c:	2e00      	cmp	r6, #0
 800a24e:	da36      	bge.n	800a2be <__kernel_rem_pio2+0x5ce>
 800a250:	f1bb 0f00 	cmp.w	fp, #0
 800a254:	d039      	beq.n	800a2ca <__kernel_rem_pio2+0x5da>
 800a256:	4602      	mov	r2, r0
 800a258:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a25c:	9c01      	ldr	r4, [sp, #4]
 800a25e:	e9c4 2300 	strd	r2, r3, [r4]
 800a262:	4602      	mov	r2, r0
 800a264:	460b      	mov	r3, r1
 800a266:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800a26a:	f7f6 f81d 	bl	80002a8 <__aeabi_dsub>
 800a26e:	ae4c      	add	r6, sp, #304	; 0x130
 800a270:	2401      	movs	r4, #1
 800a272:	42a5      	cmp	r5, r4
 800a274:	da2c      	bge.n	800a2d0 <__kernel_rem_pio2+0x5e0>
 800a276:	f1bb 0f00 	cmp.w	fp, #0
 800a27a:	d002      	beq.n	800a282 <__kernel_rem_pio2+0x592>
 800a27c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a280:	4619      	mov	r1, r3
 800a282:	9b01      	ldr	r3, [sp, #4]
 800a284:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800a288:	e7a5      	b.n	800a1d6 <__kernel_rem_pio2+0x4e6>
 800a28a:	f504 731a 	add.w	r3, r4, #616	; 0x268
 800a28e:	eb0d 0403 	add.w	r4, sp, r3
 800a292:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800a296:	2000      	movs	r0, #0
 800a298:	2100      	movs	r1, #0
 800a29a:	2d00      	cmp	r5, #0
 800a29c:	da09      	bge.n	800a2b2 <__kernel_rem_pio2+0x5c2>
 800a29e:	f1bb 0f00 	cmp.w	fp, #0
 800a2a2:	d002      	beq.n	800a2aa <__kernel_rem_pio2+0x5ba>
 800a2a4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a2a8:	4619      	mov	r1, r3
 800a2aa:	9b01      	ldr	r3, [sp, #4]
 800a2ac:	e9c3 0100 	strd	r0, r1, [r3]
 800a2b0:	e791      	b.n	800a1d6 <__kernel_rem_pio2+0x4e6>
 800a2b2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800a2b6:	f7f5 fff9 	bl	80002ac <__adddf3>
 800a2ba:	3d01      	subs	r5, #1
 800a2bc:	e7ed      	b.n	800a29a <__kernel_rem_pio2+0x5aa>
 800a2be:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800a2c2:	f7f5 fff3 	bl	80002ac <__adddf3>
 800a2c6:	3e01      	subs	r6, #1
 800a2c8:	e7c0      	b.n	800a24c <__kernel_rem_pio2+0x55c>
 800a2ca:	4602      	mov	r2, r0
 800a2cc:	460b      	mov	r3, r1
 800a2ce:	e7c5      	b.n	800a25c <__kernel_rem_pio2+0x56c>
 800a2d0:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800a2d4:	f7f5 ffea 	bl	80002ac <__adddf3>
 800a2d8:	3401      	adds	r4, #1
 800a2da:	e7ca      	b.n	800a272 <__kernel_rem_pio2+0x582>
 800a2dc:	e9da 8900 	ldrd	r8, r9, [sl]
 800a2e0:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800a2e4:	9b02      	ldr	r3, [sp, #8]
 800a2e6:	3b01      	subs	r3, #1
 800a2e8:	9302      	str	r3, [sp, #8]
 800a2ea:	4632      	mov	r2, r6
 800a2ec:	463b      	mov	r3, r7
 800a2ee:	4640      	mov	r0, r8
 800a2f0:	4649      	mov	r1, r9
 800a2f2:	f7f5 ffdb 	bl	80002ac <__adddf3>
 800a2f6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a2fa:	4602      	mov	r2, r0
 800a2fc:	460b      	mov	r3, r1
 800a2fe:	4640      	mov	r0, r8
 800a300:	4649      	mov	r1, r9
 800a302:	f7f5 ffd1 	bl	80002a8 <__aeabi_dsub>
 800a306:	4632      	mov	r2, r6
 800a308:	463b      	mov	r3, r7
 800a30a:	f7f5 ffcf 	bl	80002ac <__adddf3>
 800a30e:	ed9d 7b08 	vldr	d7, [sp, #32]
 800a312:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800a316:	ed8a 7b00 	vstr	d7, [sl]
 800a31a:	e76e      	b.n	800a1fa <__kernel_rem_pio2+0x50a>
 800a31c:	e9d4 8900 	ldrd	r8, r9, [r4]
 800a320:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800a324:	4640      	mov	r0, r8
 800a326:	4632      	mov	r2, r6
 800a328:	463b      	mov	r3, r7
 800a32a:	4649      	mov	r1, r9
 800a32c:	f7f5 ffbe 	bl	80002ac <__adddf3>
 800a330:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a334:	4602      	mov	r2, r0
 800a336:	460b      	mov	r3, r1
 800a338:	4640      	mov	r0, r8
 800a33a:	4649      	mov	r1, r9
 800a33c:	f7f5 ffb4 	bl	80002a8 <__aeabi_dsub>
 800a340:	4632      	mov	r2, r6
 800a342:	463b      	mov	r3, r7
 800a344:	f7f5 ffb2 	bl	80002ac <__adddf3>
 800a348:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a34c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800a350:	ed84 7b00 	vstr	d7, [r4]
 800a354:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a358:	e755      	b.n	800a206 <__kernel_rem_pio2+0x516>
 800a35a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800a35e:	f7f5 ffa5 	bl	80002ac <__adddf3>
 800a362:	3d01      	subs	r5, #1
 800a364:	e759      	b.n	800a21a <__kernel_rem_pio2+0x52a>
 800a366:	9b01      	ldr	r3, [sp, #4]
 800a368:	9a01      	ldr	r2, [sp, #4]
 800a36a:	601d      	str	r5, [r3, #0]
 800a36c:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800a370:	605c      	str	r4, [r3, #4]
 800a372:	609f      	str	r7, [r3, #8]
 800a374:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800a378:	60d3      	str	r3, [r2, #12]
 800a37a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a37e:	6110      	str	r0, [r2, #16]
 800a380:	6153      	str	r3, [r2, #20]
 800a382:	e728      	b.n	800a1d6 <__kernel_rem_pio2+0x4e6>
 800a384:	41700000 	.word	0x41700000
 800a388:	3e700000 	.word	0x3e700000
 800a38c:	00000000 	.word	0x00000000

0800a390 <__kernel_sin>:
 800a390:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a394:	ed2d 8b04 	vpush	{d8-d9}
 800a398:	eeb0 8a41 	vmov.f32	s16, s2
 800a39c:	eef0 8a61 	vmov.f32	s17, s3
 800a3a0:	ec55 4b10 	vmov	r4, r5, d0
 800a3a4:	b083      	sub	sp, #12
 800a3a6:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800a3aa:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800a3ae:	9001      	str	r0, [sp, #4]
 800a3b0:	da06      	bge.n	800a3c0 <__kernel_sin+0x30>
 800a3b2:	ee10 0a10 	vmov	r0, s0
 800a3b6:	4629      	mov	r1, r5
 800a3b8:	f7f6 fbde 	bl	8000b78 <__aeabi_d2iz>
 800a3bc:	2800      	cmp	r0, #0
 800a3be:	d051      	beq.n	800a464 <__kernel_sin+0xd4>
 800a3c0:	4622      	mov	r2, r4
 800a3c2:	462b      	mov	r3, r5
 800a3c4:	4620      	mov	r0, r4
 800a3c6:	4629      	mov	r1, r5
 800a3c8:	f7f6 f926 	bl	8000618 <__aeabi_dmul>
 800a3cc:	4682      	mov	sl, r0
 800a3ce:	468b      	mov	fp, r1
 800a3d0:	4602      	mov	r2, r0
 800a3d2:	460b      	mov	r3, r1
 800a3d4:	4620      	mov	r0, r4
 800a3d6:	4629      	mov	r1, r5
 800a3d8:	f7f6 f91e 	bl	8000618 <__aeabi_dmul>
 800a3dc:	a341      	add	r3, pc, #260	; (adr r3, 800a4e4 <__kernel_sin+0x154>)
 800a3de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3e2:	4680      	mov	r8, r0
 800a3e4:	4689      	mov	r9, r1
 800a3e6:	4650      	mov	r0, sl
 800a3e8:	4659      	mov	r1, fp
 800a3ea:	f7f6 f915 	bl	8000618 <__aeabi_dmul>
 800a3ee:	a33f      	add	r3, pc, #252	; (adr r3, 800a4ec <__kernel_sin+0x15c>)
 800a3f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3f4:	f7f5 ff58 	bl	80002a8 <__aeabi_dsub>
 800a3f8:	4652      	mov	r2, sl
 800a3fa:	465b      	mov	r3, fp
 800a3fc:	f7f6 f90c 	bl	8000618 <__aeabi_dmul>
 800a400:	a33c      	add	r3, pc, #240	; (adr r3, 800a4f4 <__kernel_sin+0x164>)
 800a402:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a406:	f7f5 ff51 	bl	80002ac <__adddf3>
 800a40a:	4652      	mov	r2, sl
 800a40c:	465b      	mov	r3, fp
 800a40e:	f7f6 f903 	bl	8000618 <__aeabi_dmul>
 800a412:	a33a      	add	r3, pc, #232	; (adr r3, 800a4fc <__kernel_sin+0x16c>)
 800a414:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a418:	f7f5 ff46 	bl	80002a8 <__aeabi_dsub>
 800a41c:	4652      	mov	r2, sl
 800a41e:	465b      	mov	r3, fp
 800a420:	f7f6 f8fa 	bl	8000618 <__aeabi_dmul>
 800a424:	a337      	add	r3, pc, #220	; (adr r3, 800a504 <__kernel_sin+0x174>)
 800a426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a42a:	f7f5 ff3f 	bl	80002ac <__adddf3>
 800a42e:	9b01      	ldr	r3, [sp, #4]
 800a430:	4606      	mov	r6, r0
 800a432:	460f      	mov	r7, r1
 800a434:	b9eb      	cbnz	r3, 800a472 <__kernel_sin+0xe2>
 800a436:	4602      	mov	r2, r0
 800a438:	460b      	mov	r3, r1
 800a43a:	4650      	mov	r0, sl
 800a43c:	4659      	mov	r1, fp
 800a43e:	f7f6 f8eb 	bl	8000618 <__aeabi_dmul>
 800a442:	a325      	add	r3, pc, #148	; (adr r3, 800a4d8 <__kernel_sin+0x148>)
 800a444:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a448:	f7f5 ff2e 	bl	80002a8 <__aeabi_dsub>
 800a44c:	4642      	mov	r2, r8
 800a44e:	464b      	mov	r3, r9
 800a450:	f7f6 f8e2 	bl	8000618 <__aeabi_dmul>
 800a454:	4602      	mov	r2, r0
 800a456:	460b      	mov	r3, r1
 800a458:	4620      	mov	r0, r4
 800a45a:	4629      	mov	r1, r5
 800a45c:	f7f5 ff26 	bl	80002ac <__adddf3>
 800a460:	4604      	mov	r4, r0
 800a462:	460d      	mov	r5, r1
 800a464:	ec45 4b10 	vmov	d0, r4, r5
 800a468:	b003      	add	sp, #12
 800a46a:	ecbd 8b04 	vpop	{d8-d9}
 800a46e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a472:	4b1b      	ldr	r3, [pc, #108]	; (800a4e0 <__kernel_sin+0x150>)
 800a474:	ec51 0b18 	vmov	r0, r1, d8
 800a478:	2200      	movs	r2, #0
 800a47a:	f7f6 f8cd 	bl	8000618 <__aeabi_dmul>
 800a47e:	4632      	mov	r2, r6
 800a480:	ec41 0b19 	vmov	d9, r0, r1
 800a484:	463b      	mov	r3, r7
 800a486:	4640      	mov	r0, r8
 800a488:	4649      	mov	r1, r9
 800a48a:	f7f6 f8c5 	bl	8000618 <__aeabi_dmul>
 800a48e:	4602      	mov	r2, r0
 800a490:	460b      	mov	r3, r1
 800a492:	ec51 0b19 	vmov	r0, r1, d9
 800a496:	f7f5 ff07 	bl	80002a8 <__aeabi_dsub>
 800a49a:	4652      	mov	r2, sl
 800a49c:	465b      	mov	r3, fp
 800a49e:	f7f6 f8bb 	bl	8000618 <__aeabi_dmul>
 800a4a2:	ec53 2b18 	vmov	r2, r3, d8
 800a4a6:	f7f5 feff 	bl	80002a8 <__aeabi_dsub>
 800a4aa:	a30b      	add	r3, pc, #44	; (adr r3, 800a4d8 <__kernel_sin+0x148>)
 800a4ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4b0:	4606      	mov	r6, r0
 800a4b2:	460f      	mov	r7, r1
 800a4b4:	4640      	mov	r0, r8
 800a4b6:	4649      	mov	r1, r9
 800a4b8:	f7f6 f8ae 	bl	8000618 <__aeabi_dmul>
 800a4bc:	4602      	mov	r2, r0
 800a4be:	460b      	mov	r3, r1
 800a4c0:	4630      	mov	r0, r6
 800a4c2:	4639      	mov	r1, r7
 800a4c4:	f7f5 fef2 	bl	80002ac <__adddf3>
 800a4c8:	4602      	mov	r2, r0
 800a4ca:	460b      	mov	r3, r1
 800a4cc:	4620      	mov	r0, r4
 800a4ce:	4629      	mov	r1, r5
 800a4d0:	f7f5 feea 	bl	80002a8 <__aeabi_dsub>
 800a4d4:	e7c4      	b.n	800a460 <__kernel_sin+0xd0>
 800a4d6:	bf00      	nop
 800a4d8:	55555549 	.word	0x55555549
 800a4dc:	3fc55555 	.word	0x3fc55555
 800a4e0:	3fe00000 	.word	0x3fe00000
 800a4e4:	5acfd57c 	.word	0x5acfd57c
 800a4e8:	3de5d93a 	.word	0x3de5d93a
 800a4ec:	8a2b9ceb 	.word	0x8a2b9ceb
 800a4f0:	3e5ae5e6 	.word	0x3e5ae5e6
 800a4f4:	57b1fe7d 	.word	0x57b1fe7d
 800a4f8:	3ec71de3 	.word	0x3ec71de3
 800a4fc:	19c161d5 	.word	0x19c161d5
 800a500:	3f2a01a0 	.word	0x3f2a01a0
 800a504:	1110f8a6 	.word	0x1110f8a6
 800a508:	3f811111 	.word	0x3f811111

0800a50c <with_errno>:
 800a50c:	b570      	push	{r4, r5, r6, lr}
 800a50e:	4604      	mov	r4, r0
 800a510:	460d      	mov	r5, r1
 800a512:	4616      	mov	r6, r2
 800a514:	f7fd f860 	bl	80075d8 <__errno>
 800a518:	4629      	mov	r1, r5
 800a51a:	6006      	str	r6, [r0, #0]
 800a51c:	4620      	mov	r0, r4
 800a51e:	bd70      	pop	{r4, r5, r6, pc}

0800a520 <xflow>:
 800a520:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a522:	4614      	mov	r4, r2
 800a524:	461d      	mov	r5, r3
 800a526:	b108      	cbz	r0, 800a52c <xflow+0xc>
 800a528:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800a52c:	e9cd 2300 	strd	r2, r3, [sp]
 800a530:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a534:	4620      	mov	r0, r4
 800a536:	4629      	mov	r1, r5
 800a538:	f7f6 f86e 	bl	8000618 <__aeabi_dmul>
 800a53c:	2222      	movs	r2, #34	; 0x22
 800a53e:	b003      	add	sp, #12
 800a540:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a544:	f7ff bfe2 	b.w	800a50c <with_errno>

0800a548 <__math_uflow>:
 800a548:	b508      	push	{r3, lr}
 800a54a:	2200      	movs	r2, #0
 800a54c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800a550:	f7ff ffe6 	bl	800a520 <xflow>
 800a554:	ec41 0b10 	vmov	d0, r0, r1
 800a558:	bd08      	pop	{r3, pc}

0800a55a <__math_oflow>:
 800a55a:	b508      	push	{r3, lr}
 800a55c:	2200      	movs	r2, #0
 800a55e:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800a562:	f7ff ffdd 	bl	800a520 <xflow>
 800a566:	ec41 0b10 	vmov	d0, r0, r1
 800a56a:	bd08      	pop	{r3, pc}

0800a56c <fabs>:
 800a56c:	ec51 0b10 	vmov	r0, r1, d0
 800a570:	ee10 2a10 	vmov	r2, s0
 800a574:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a578:	ec43 2b10 	vmov	d0, r2, r3
 800a57c:	4770      	bx	lr

0800a57e <finite>:
 800a57e:	b082      	sub	sp, #8
 800a580:	ed8d 0b00 	vstr	d0, [sp]
 800a584:	9801      	ldr	r0, [sp, #4]
 800a586:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800a58a:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800a58e:	0fc0      	lsrs	r0, r0, #31
 800a590:	b002      	add	sp, #8
 800a592:	4770      	bx	lr
 800a594:	0000      	movs	r0, r0
	...

0800a598 <floor>:
 800a598:	ec51 0b10 	vmov	r0, r1, d0
 800a59c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a5a0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800a5a4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800a5a8:	2e13      	cmp	r6, #19
 800a5aa:	ee10 5a10 	vmov	r5, s0
 800a5ae:	ee10 8a10 	vmov	r8, s0
 800a5b2:	460c      	mov	r4, r1
 800a5b4:	dc32      	bgt.n	800a61c <floor+0x84>
 800a5b6:	2e00      	cmp	r6, #0
 800a5b8:	da14      	bge.n	800a5e4 <floor+0x4c>
 800a5ba:	a333      	add	r3, pc, #204	; (adr r3, 800a688 <floor+0xf0>)
 800a5bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5c0:	f7f5 fe74 	bl	80002ac <__adddf3>
 800a5c4:	2200      	movs	r2, #0
 800a5c6:	2300      	movs	r3, #0
 800a5c8:	f7f6 fab6 	bl	8000b38 <__aeabi_dcmpgt>
 800a5cc:	b138      	cbz	r0, 800a5de <floor+0x46>
 800a5ce:	2c00      	cmp	r4, #0
 800a5d0:	da57      	bge.n	800a682 <floor+0xea>
 800a5d2:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800a5d6:	431d      	orrs	r5, r3
 800a5d8:	d001      	beq.n	800a5de <floor+0x46>
 800a5da:	4c2d      	ldr	r4, [pc, #180]	; (800a690 <floor+0xf8>)
 800a5dc:	2500      	movs	r5, #0
 800a5de:	4621      	mov	r1, r4
 800a5e0:	4628      	mov	r0, r5
 800a5e2:	e025      	b.n	800a630 <floor+0x98>
 800a5e4:	4f2b      	ldr	r7, [pc, #172]	; (800a694 <floor+0xfc>)
 800a5e6:	4137      	asrs	r7, r6
 800a5e8:	ea01 0307 	and.w	r3, r1, r7
 800a5ec:	4303      	orrs	r3, r0
 800a5ee:	d01f      	beq.n	800a630 <floor+0x98>
 800a5f0:	a325      	add	r3, pc, #148	; (adr r3, 800a688 <floor+0xf0>)
 800a5f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5f6:	f7f5 fe59 	bl	80002ac <__adddf3>
 800a5fa:	2200      	movs	r2, #0
 800a5fc:	2300      	movs	r3, #0
 800a5fe:	f7f6 fa9b 	bl	8000b38 <__aeabi_dcmpgt>
 800a602:	2800      	cmp	r0, #0
 800a604:	d0eb      	beq.n	800a5de <floor+0x46>
 800a606:	2c00      	cmp	r4, #0
 800a608:	bfbe      	ittt	lt
 800a60a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800a60e:	fa43 f606 	asrlt.w	r6, r3, r6
 800a612:	19a4      	addlt	r4, r4, r6
 800a614:	ea24 0407 	bic.w	r4, r4, r7
 800a618:	2500      	movs	r5, #0
 800a61a:	e7e0      	b.n	800a5de <floor+0x46>
 800a61c:	2e33      	cmp	r6, #51	; 0x33
 800a61e:	dd0b      	ble.n	800a638 <floor+0xa0>
 800a620:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800a624:	d104      	bne.n	800a630 <floor+0x98>
 800a626:	ee10 2a10 	vmov	r2, s0
 800a62a:	460b      	mov	r3, r1
 800a62c:	f7f5 fe3e 	bl	80002ac <__adddf3>
 800a630:	ec41 0b10 	vmov	d0, r0, r1
 800a634:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a638:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800a63c:	f04f 33ff 	mov.w	r3, #4294967295
 800a640:	fa23 f707 	lsr.w	r7, r3, r7
 800a644:	4207      	tst	r7, r0
 800a646:	d0f3      	beq.n	800a630 <floor+0x98>
 800a648:	a30f      	add	r3, pc, #60	; (adr r3, 800a688 <floor+0xf0>)
 800a64a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a64e:	f7f5 fe2d 	bl	80002ac <__adddf3>
 800a652:	2200      	movs	r2, #0
 800a654:	2300      	movs	r3, #0
 800a656:	f7f6 fa6f 	bl	8000b38 <__aeabi_dcmpgt>
 800a65a:	2800      	cmp	r0, #0
 800a65c:	d0bf      	beq.n	800a5de <floor+0x46>
 800a65e:	2c00      	cmp	r4, #0
 800a660:	da02      	bge.n	800a668 <floor+0xd0>
 800a662:	2e14      	cmp	r6, #20
 800a664:	d103      	bne.n	800a66e <floor+0xd6>
 800a666:	3401      	adds	r4, #1
 800a668:	ea25 0507 	bic.w	r5, r5, r7
 800a66c:	e7b7      	b.n	800a5de <floor+0x46>
 800a66e:	2301      	movs	r3, #1
 800a670:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800a674:	fa03 f606 	lsl.w	r6, r3, r6
 800a678:	4435      	add	r5, r6
 800a67a:	4545      	cmp	r5, r8
 800a67c:	bf38      	it	cc
 800a67e:	18e4      	addcc	r4, r4, r3
 800a680:	e7f2      	b.n	800a668 <floor+0xd0>
 800a682:	2500      	movs	r5, #0
 800a684:	462c      	mov	r4, r5
 800a686:	e7aa      	b.n	800a5de <floor+0x46>
 800a688:	8800759c 	.word	0x8800759c
 800a68c:	7e37e43c 	.word	0x7e37e43c
 800a690:	bff00000 	.word	0xbff00000
 800a694:	000fffff 	.word	0x000fffff

0800a698 <scalbn>:
 800a698:	b570      	push	{r4, r5, r6, lr}
 800a69a:	ec55 4b10 	vmov	r4, r5, d0
 800a69e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800a6a2:	4606      	mov	r6, r0
 800a6a4:	462b      	mov	r3, r5
 800a6a6:	b99a      	cbnz	r2, 800a6d0 <scalbn+0x38>
 800a6a8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800a6ac:	4323      	orrs	r3, r4
 800a6ae:	d036      	beq.n	800a71e <scalbn+0x86>
 800a6b0:	4b39      	ldr	r3, [pc, #228]	; (800a798 <scalbn+0x100>)
 800a6b2:	4629      	mov	r1, r5
 800a6b4:	ee10 0a10 	vmov	r0, s0
 800a6b8:	2200      	movs	r2, #0
 800a6ba:	f7f5 ffad 	bl	8000618 <__aeabi_dmul>
 800a6be:	4b37      	ldr	r3, [pc, #220]	; (800a79c <scalbn+0x104>)
 800a6c0:	429e      	cmp	r6, r3
 800a6c2:	4604      	mov	r4, r0
 800a6c4:	460d      	mov	r5, r1
 800a6c6:	da10      	bge.n	800a6ea <scalbn+0x52>
 800a6c8:	a32b      	add	r3, pc, #172	; (adr r3, 800a778 <scalbn+0xe0>)
 800a6ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6ce:	e03a      	b.n	800a746 <scalbn+0xae>
 800a6d0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800a6d4:	428a      	cmp	r2, r1
 800a6d6:	d10c      	bne.n	800a6f2 <scalbn+0x5a>
 800a6d8:	ee10 2a10 	vmov	r2, s0
 800a6dc:	4620      	mov	r0, r4
 800a6de:	4629      	mov	r1, r5
 800a6e0:	f7f5 fde4 	bl	80002ac <__adddf3>
 800a6e4:	4604      	mov	r4, r0
 800a6e6:	460d      	mov	r5, r1
 800a6e8:	e019      	b.n	800a71e <scalbn+0x86>
 800a6ea:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800a6ee:	460b      	mov	r3, r1
 800a6f0:	3a36      	subs	r2, #54	; 0x36
 800a6f2:	4432      	add	r2, r6
 800a6f4:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800a6f8:	428a      	cmp	r2, r1
 800a6fa:	dd08      	ble.n	800a70e <scalbn+0x76>
 800a6fc:	2d00      	cmp	r5, #0
 800a6fe:	a120      	add	r1, pc, #128	; (adr r1, 800a780 <scalbn+0xe8>)
 800a700:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a704:	da1c      	bge.n	800a740 <scalbn+0xa8>
 800a706:	a120      	add	r1, pc, #128	; (adr r1, 800a788 <scalbn+0xf0>)
 800a708:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a70c:	e018      	b.n	800a740 <scalbn+0xa8>
 800a70e:	2a00      	cmp	r2, #0
 800a710:	dd08      	ble.n	800a724 <scalbn+0x8c>
 800a712:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a716:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a71a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a71e:	ec45 4b10 	vmov	d0, r4, r5
 800a722:	bd70      	pop	{r4, r5, r6, pc}
 800a724:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800a728:	da19      	bge.n	800a75e <scalbn+0xc6>
 800a72a:	f24c 3350 	movw	r3, #50000	; 0xc350
 800a72e:	429e      	cmp	r6, r3
 800a730:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800a734:	dd0a      	ble.n	800a74c <scalbn+0xb4>
 800a736:	a112      	add	r1, pc, #72	; (adr r1, 800a780 <scalbn+0xe8>)
 800a738:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d1e2      	bne.n	800a706 <scalbn+0x6e>
 800a740:	a30f      	add	r3, pc, #60	; (adr r3, 800a780 <scalbn+0xe8>)
 800a742:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a746:	f7f5 ff67 	bl	8000618 <__aeabi_dmul>
 800a74a:	e7cb      	b.n	800a6e4 <scalbn+0x4c>
 800a74c:	a10a      	add	r1, pc, #40	; (adr r1, 800a778 <scalbn+0xe0>)
 800a74e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a752:	2b00      	cmp	r3, #0
 800a754:	d0b8      	beq.n	800a6c8 <scalbn+0x30>
 800a756:	a10e      	add	r1, pc, #56	; (adr r1, 800a790 <scalbn+0xf8>)
 800a758:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a75c:	e7b4      	b.n	800a6c8 <scalbn+0x30>
 800a75e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a762:	3236      	adds	r2, #54	; 0x36
 800a764:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a768:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800a76c:	4620      	mov	r0, r4
 800a76e:	4b0c      	ldr	r3, [pc, #48]	; (800a7a0 <scalbn+0x108>)
 800a770:	2200      	movs	r2, #0
 800a772:	e7e8      	b.n	800a746 <scalbn+0xae>
 800a774:	f3af 8000 	nop.w
 800a778:	c2f8f359 	.word	0xc2f8f359
 800a77c:	01a56e1f 	.word	0x01a56e1f
 800a780:	8800759c 	.word	0x8800759c
 800a784:	7e37e43c 	.word	0x7e37e43c
 800a788:	8800759c 	.word	0x8800759c
 800a78c:	fe37e43c 	.word	0xfe37e43c
 800a790:	c2f8f359 	.word	0xc2f8f359
 800a794:	81a56e1f 	.word	0x81a56e1f
 800a798:	43500000 	.word	0x43500000
 800a79c:	ffff3cb0 	.word	0xffff3cb0
 800a7a0:	3c900000 	.word	0x3c900000

0800a7a4 <_init>:
 800a7a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7a6:	bf00      	nop
 800a7a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a7aa:	bc08      	pop	{r3}
 800a7ac:	469e      	mov	lr, r3
 800a7ae:	4770      	bx	lr

0800a7b0 <_fini>:
 800a7b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7b2:	bf00      	nop
 800a7b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a7b6:	bc08      	pop	{r3}
 800a7b8:	469e      	mov	lr, r3
 800a7ba:	4770      	bx	lr
