Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Nov 11 13:12:17 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file counter_10000_timing_summary_routed.rpt -pb counter_10000_timing_summary_routed.pb -rpx counter_10000_timing_summary_routed.rpx -warn_on_violation
| Design       : counter_10000
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_Clear/r_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_RunStop/r_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_fnd_controller/U_clk_div/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.826        0.000                      0                  135        0.212        0.000                      0                  135        4.500        0.000                       0                    99  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.826        0.000                      0                  135        0.212        0.000                      0                  135        4.500        0.000                       0                    99  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.826ns  (required time - arrival time)
  Source:                 U_clock_div/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_div/r_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 0.952ns (22.968%)  route 3.193ns (77.032%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.638     5.159    U_clock_div/CLK
    SLICE_X63Y5          FDCE                                         r  U_clock_div/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  U_clock_div/r_counter_reg[10]/Q
                         net (fo=3, routed)           0.833     6.449    U_clock_div/r_counter_reg_n_0_[10]
    SLICE_X63Y4          LUT5 (Prop_lut5_I3_O)        0.124     6.573 r  U_clock_div/r_counter[23]_i_6/O
                         net (fo=3, routed)           1.036     7.609    U_clock_div/r_counter[23]_i_6_n_0
    SLICE_X64Y4          LUT5 (Prop_lut5_I1_O)        0.124     7.733 r  U_clock_div/r_counter[23]_i_9/O
                         net (fo=1, routed)           0.282     8.015    U_clock_div/r_counter[23]_i_9_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I0_O)        0.124     8.139 r  U_clock_div/r_counter[23]_i_7/O
                         net (fo=24, routed)          1.041     9.180    U_clock_div/r_counter[23]_i_7_n_0
    SLICE_X63Y6          LUT2 (Prop_lut2_I0_O)        0.124     9.304 r  U_clock_div/r_counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.304    U_clock_div/p_1_in[22]
    SLICE_X63Y6          FDCE                                         r  U_clock_div/r_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.519    14.860    U_clock_div/CLK
    SLICE_X63Y6          FDCE                                         r  U_clock_div/r_counter_reg[22]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X63Y6          FDCE (Setup_fdce_C_D)        0.031    15.130    U_clock_div/r_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -9.304    
  -------------------------------------------------------------------
                         slack                                  5.826    

Slack (MET) :             5.833ns  (required time - arrival time)
  Source:                 U_clock_div/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_div/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.136ns  (logic 0.952ns (23.018%)  route 3.184ns (76.982%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.638     5.159    U_clock_div/CLK
    SLICE_X63Y5          FDCE                                         r  U_clock_div/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  U_clock_div/r_counter_reg[10]/Q
                         net (fo=3, routed)           0.833     6.449    U_clock_div/r_counter_reg_n_0_[10]
    SLICE_X63Y4          LUT5 (Prop_lut5_I3_O)        0.124     6.573 r  U_clock_div/r_counter[23]_i_6/O
                         net (fo=3, routed)           1.036     7.609    U_clock_div/r_counter[23]_i_6_n_0
    SLICE_X64Y4          LUT5 (Prop_lut5_I1_O)        0.124     7.733 r  U_clock_div/r_counter[23]_i_9/O
                         net (fo=1, routed)           0.282     8.015    U_clock_div/r_counter[23]_i_9_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I0_O)        0.124     8.139 r  U_clock_div/r_counter[23]_i_7/O
                         net (fo=24, routed)          1.032     9.171    U_clock_div/r_counter[23]_i_7_n_0
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.124     9.295 r  U_clock_div/r_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     9.295    U_clock_div/p_1_in[11]
    SLICE_X63Y4          FDCE                                         r  U_clock_div/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.519    14.860    U_clock_div/CLK
    SLICE_X63Y4          FDCE                                         r  U_clock_div/r_counter_reg[11]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X63Y4          FDCE (Setup_fdce_C_D)        0.029    15.128    U_clock_div/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  5.833    

Slack (MET) :             5.840ns  (required time - arrival time)
  Source:                 U_clock_div/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_div/r_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 0.982ns (23.522%)  route 3.193ns (76.478%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.638     5.159    U_clock_div/CLK
    SLICE_X63Y5          FDCE                                         r  U_clock_div/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  U_clock_div/r_counter_reg[10]/Q
                         net (fo=3, routed)           0.833     6.449    U_clock_div/r_counter_reg_n_0_[10]
    SLICE_X63Y4          LUT5 (Prop_lut5_I3_O)        0.124     6.573 r  U_clock_div/r_counter[23]_i_6/O
                         net (fo=3, routed)           1.036     7.609    U_clock_div/r_counter[23]_i_6_n_0
    SLICE_X64Y4          LUT5 (Prop_lut5_I1_O)        0.124     7.733 r  U_clock_div/r_counter[23]_i_9/O
                         net (fo=1, routed)           0.282     8.015    U_clock_div/r_counter[23]_i_9_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I0_O)        0.124     8.139 r  U_clock_div/r_counter[23]_i_7/O
                         net (fo=24, routed)          1.041     9.180    U_clock_div/r_counter[23]_i_7_n_0
    SLICE_X63Y6          LUT2 (Prop_lut2_I0_O)        0.154     9.334 r  U_clock_div/r_counter[23]_i_2/O
                         net (fo=1, routed)           0.000     9.334    U_clock_div/p_1_in[23]
    SLICE_X63Y6          FDCE                                         r  U_clock_div/r_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.519    14.860    U_clock_div/CLK
    SLICE_X63Y6          FDCE                                         r  U_clock_div/r_counter_reg[23]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X63Y6          FDCE (Setup_fdce_C_D)        0.075    15.174    U_clock_div/r_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -9.334    
  -------------------------------------------------------------------
                         slack                                  5.840    

Slack (MET) :             5.851ns  (required time - arrival time)
  Source:                 U_clock_div/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_div/r_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 0.980ns (23.536%)  route 3.184ns (76.464%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.638     5.159    U_clock_div/CLK
    SLICE_X63Y5          FDCE                                         r  U_clock_div/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  U_clock_div/r_counter_reg[10]/Q
                         net (fo=3, routed)           0.833     6.449    U_clock_div/r_counter_reg_n_0_[10]
    SLICE_X63Y4          LUT5 (Prop_lut5_I3_O)        0.124     6.573 r  U_clock_div/r_counter[23]_i_6/O
                         net (fo=3, routed)           1.036     7.609    U_clock_div/r_counter[23]_i_6_n_0
    SLICE_X64Y4          LUT5 (Prop_lut5_I1_O)        0.124     7.733 r  U_clock_div/r_counter[23]_i_9/O
                         net (fo=1, routed)           0.282     8.015    U_clock_div/r_counter[23]_i_9_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I0_O)        0.124     8.139 r  U_clock_div/r_counter[23]_i_7/O
                         net (fo=24, routed)          1.032     9.171    U_clock_div/r_counter[23]_i_7_n_0
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.152     9.323 r  U_clock_div/r_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     9.323    U_clock_div/p_1_in[12]
    SLICE_X63Y4          FDCE                                         r  U_clock_div/r_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.519    14.860    U_clock_div/CLK
    SLICE_X63Y4          FDCE                                         r  U_clock_div/r_counter_reg[12]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X63Y4          FDCE (Setup_fdce_C_D)        0.075    15.174    U_clock_div/r_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                  5.851    

Slack (MET) :             5.856ns  (required time - arrival time)
  Source:                 U_clock_div/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_div/r_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.952ns (23.130%)  route 3.164ns (76.869%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.638     5.159    U_clock_div/CLK
    SLICE_X63Y5          FDCE                                         r  U_clock_div/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  U_clock_div/r_counter_reg[10]/Q
                         net (fo=3, routed)           0.833     6.449    U_clock_div/r_counter_reg_n_0_[10]
    SLICE_X63Y4          LUT5 (Prop_lut5_I3_O)        0.124     6.573 r  U_clock_div/r_counter[23]_i_6/O
                         net (fo=3, routed)           1.036     7.609    U_clock_div/r_counter[23]_i_6_n_0
    SLICE_X64Y4          LUT5 (Prop_lut5_I1_O)        0.124     7.733 r  U_clock_div/r_counter[23]_i_9/O
                         net (fo=1, routed)           0.282     8.015    U_clock_div/r_counter[23]_i_9_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I0_O)        0.124     8.139 r  U_clock_div/r_counter[23]_i_7/O
                         net (fo=24, routed)          1.012     9.151    U_clock_div/r_counter[23]_i_7_n_0
    SLICE_X63Y2          LUT2 (Prop_lut2_I0_O)        0.124     9.275 r  U_clock_div/r_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.275    U_clock_div/p_1_in[2]
    SLICE_X63Y2          FDCE                                         r  U_clock_div/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.520    14.861    U_clock_div/CLK
    SLICE_X63Y2          FDCE                                         r  U_clock_div/r_counter_reg[2]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X63Y2          FDCE (Setup_fdce_C_D)        0.031    15.131    U_clock_div/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                  5.856    

Slack (MET) :             5.856ns  (required time - arrival time)
  Source:                 U_clock_div/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_div/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.114ns  (logic 0.952ns (23.142%)  route 3.162ns (76.858%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.638     5.159    U_clock_div/CLK
    SLICE_X63Y5          FDCE                                         r  U_clock_div/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  U_clock_div/r_counter_reg[10]/Q
                         net (fo=3, routed)           0.833     6.449    U_clock_div/r_counter_reg_n_0_[10]
    SLICE_X63Y4          LUT5 (Prop_lut5_I3_O)        0.124     6.573 r  U_clock_div/r_counter[23]_i_6/O
                         net (fo=3, routed)           1.036     7.609    U_clock_div/r_counter[23]_i_6_n_0
    SLICE_X64Y4          LUT5 (Prop_lut5_I1_O)        0.124     7.733 r  U_clock_div/r_counter[23]_i_9/O
                         net (fo=1, routed)           0.282     8.015    U_clock_div/r_counter[23]_i_9_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I0_O)        0.124     8.139 r  U_clock_div/r_counter[23]_i_7/O
                         net (fo=24, routed)          1.010     9.149    U_clock_div/r_counter[23]_i_7_n_0
    SLICE_X63Y2          LUT2 (Prop_lut2_I0_O)        0.124     9.273 r  U_clock_div/r_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     9.273    U_clock_div/p_1_in[0]
    SLICE_X63Y2          FDCE                                         r  U_clock_div/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.520    14.861    U_clock_div/CLK
    SLICE_X63Y2          FDCE                                         r  U_clock_div/r_counter_reg[0]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X63Y2          FDCE (Setup_fdce_C_D)        0.029    15.129    U_clock_div/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -9.273    
  -------------------------------------------------------------------
                         slack                                  5.856    

Slack (MET) :             5.872ns  (required time - arrival time)
  Source:                 U_clock_div/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_div/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 0.980ns (23.650%)  route 3.164ns (76.350%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.638     5.159    U_clock_div/CLK
    SLICE_X63Y5          FDCE                                         r  U_clock_div/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  U_clock_div/r_counter_reg[10]/Q
                         net (fo=3, routed)           0.833     6.449    U_clock_div/r_counter_reg_n_0_[10]
    SLICE_X63Y4          LUT5 (Prop_lut5_I3_O)        0.124     6.573 r  U_clock_div/r_counter[23]_i_6/O
                         net (fo=3, routed)           1.036     7.609    U_clock_div/r_counter[23]_i_6_n_0
    SLICE_X64Y4          LUT5 (Prop_lut5_I1_O)        0.124     7.733 r  U_clock_div/r_counter[23]_i_9/O
                         net (fo=1, routed)           0.282     8.015    U_clock_div/r_counter[23]_i_9_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I0_O)        0.124     8.139 r  U_clock_div/r_counter[23]_i_7/O
                         net (fo=24, routed)          1.012     9.151    U_clock_div/r_counter[23]_i_7_n_0
    SLICE_X63Y2          LUT2 (Prop_lut2_I0_O)        0.152     9.303 r  U_clock_div/r_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     9.303    U_clock_div/p_1_in[3]
    SLICE_X63Y2          FDCE                                         r  U_clock_div/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.520    14.861    U_clock_div/CLK
    SLICE_X63Y2          FDCE                                         r  U_clock_div/r_counter_reg[3]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X63Y2          FDCE (Setup_fdce_C_D)        0.075    15.175    U_clock_div/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -9.303    
  -------------------------------------------------------------------
                         slack                                  5.872    

Slack (MET) :             5.874ns  (required time - arrival time)
  Source:                 U_clock_div/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_div/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 0.980ns (23.661%)  route 3.162ns (76.339%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.638     5.159    U_clock_div/CLK
    SLICE_X63Y5          FDCE                                         r  U_clock_div/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  U_clock_div/r_counter_reg[10]/Q
                         net (fo=3, routed)           0.833     6.449    U_clock_div/r_counter_reg_n_0_[10]
    SLICE_X63Y4          LUT5 (Prop_lut5_I3_O)        0.124     6.573 r  U_clock_div/r_counter[23]_i_6/O
                         net (fo=3, routed)           1.036     7.609    U_clock_div/r_counter[23]_i_6_n_0
    SLICE_X64Y4          LUT5 (Prop_lut5_I1_O)        0.124     7.733 r  U_clock_div/r_counter[23]_i_9/O
                         net (fo=1, routed)           0.282     8.015    U_clock_div/r_counter[23]_i_9_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I0_O)        0.124     8.139 r  U_clock_div/r_counter[23]_i_7/O
                         net (fo=24, routed)          1.010     9.149    U_clock_div/r_counter[23]_i_7_n_0
    SLICE_X63Y2          LUT2 (Prop_lut2_I0_O)        0.152     9.301 r  U_clock_div/r_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     9.301    U_clock_div/p_1_in[1]
    SLICE_X63Y2          FDCE                                         r  U_clock_div/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.520    14.861    U_clock_div/CLK
    SLICE_X63Y2          FDCE                                         r  U_clock_div/r_counter_reg[1]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X63Y2          FDCE (Setup_fdce_C_D)        0.075    15.175    U_clock_div/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                  5.874    

Slack (MET) :             5.911ns  (required time - arrival time)
  Source:                 U_counter_tick/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_tick/counter_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 1.130ns (29.085%)  route 2.755ns (70.915%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.571     5.092    U_counter_tick/CLK
    SLICE_X56Y6          FDCE                                         r  U_counter_tick/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y6          FDCE (Prop_fdce_C_Q)         0.478     5.570 f  U_counter_tick/counter_reg_reg[3]/Q
                         net (fo=24, routed)          1.169     6.739    U_counter_tick/Q[3]
    SLICE_X59Y7          LUT4 (Prop_lut4_I0_O)        0.325     7.064 r  U_counter_tick/counter_reg[9]_i_5/O
                         net (fo=1, routed)           0.674     7.738    U_counter_tick/counter_reg[9]_i_5_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I5_O)        0.327     8.065 r  U_counter_tick/counter_reg[9]_i_1/O
                         net (fo=10, routed)          0.912     8.977    U_counter_tick/counter_reg[9]_i_1_n_0
    SLICE_X56Y6          FDCE                                         r  U_counter_tick/counter_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.453    14.794    U_counter_tick/CLK
    SLICE_X56Y6          FDCE                                         r  U_counter_tick/counter_reg_reg[0]/C
                         clock pessimism              0.298    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X56Y6          FDCE (Setup_fdce_C_CE)      -0.169    14.888    U_counter_tick/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                  5.911    

Slack (MET) :             5.911ns  (required time - arrival time)
  Source:                 U_counter_tick/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_tick/counter_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 1.130ns (29.085%)  route 2.755ns (70.915%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.571     5.092    U_counter_tick/CLK
    SLICE_X56Y6          FDCE                                         r  U_counter_tick/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y6          FDCE (Prop_fdce_C_Q)         0.478     5.570 f  U_counter_tick/counter_reg_reg[3]/Q
                         net (fo=24, routed)          1.169     6.739    U_counter_tick/Q[3]
    SLICE_X59Y7          LUT4 (Prop_lut4_I0_O)        0.325     7.064 r  U_counter_tick/counter_reg[9]_i_5/O
                         net (fo=1, routed)           0.674     7.738    U_counter_tick/counter_reg[9]_i_5_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I5_O)        0.327     8.065 r  U_counter_tick/counter_reg[9]_i_1/O
                         net (fo=10, routed)          0.912     8.977    U_counter_tick/counter_reg[9]_i_1_n_0
    SLICE_X56Y6          FDCE                                         r  U_counter_tick/counter_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.453    14.794    U_counter_tick/CLK
    SLICE_X56Y6          FDCE                                         r  U_counter_tick/counter_reg_reg[2]/C
                         clock pessimism              0.298    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X56Y6          FDCE (Setup_fdce_C_CE)      -0.169    14.888    U_counter_tick/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                  5.911    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U_control_unit/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_control_unit/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.912%)  route 0.087ns (26.088%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.568     1.451    U_control_unit/CLK
    SLICE_X56Y4          FDCE                                         r  U_control_unit/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDCE (Prop_fdce_C_Q)         0.148     1.599 r  U_control_unit/FSM_onehot_state_reg[2]/Q
                         net (fo=13, routed)          0.087     1.686    U_control_unit/w_clear
    SLICE_X56Y4          LUT5 (Prop_lut5_I2_O)        0.098     1.784 r  U_control_unit/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.784    U_control_unit/FSM_onehot_state[0]_i_1_n_0
    SLICE_X56Y4          FDPE                                         r  U_control_unit/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.837     1.964    U_control_unit/CLK
    SLICE_X56Y4          FDPE                                         r  U_control_unit/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.513     1.451    
    SLICE_X56Y4          FDPE (Hold_fdpe_C_D)         0.121     1.572    U_control_unit/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 U_counter_tick/counter_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_tick/counter_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.187ns (47.873%)  route 0.204ns (52.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.593     1.476    U_counter_tick/CLK
    SLICE_X59Y7          FDCE                                         r  U_counter_tick/counter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y7          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_counter_tick/counter_reg_reg[6]/Q
                         net (fo=9, routed)           0.204     1.821    U_counter_tick/Q[6]
    SLICE_X58Y7          LUT5 (Prop_lut5_I2_O)        0.046     1.867 r  U_counter_tick/counter_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.867    U_counter_tick/counter_next[8]
    SLICE_X58Y7          FDCE                                         r  U_counter_tick/counter_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.863     1.990    U_counter_tick/CLK
    SLICE_X58Y7          FDCE                                         r  U_counter_tick/counter_reg_reg[8]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X58Y7          FDCE (Hold_fdce_C_D)         0.107     1.596    U_counter_tick/counter_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 U_counter_tick/counter_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_tick/counter_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.227ns (62.375%)  route 0.137ns (37.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.593     1.476    U_counter_tick/CLK
    SLICE_X58Y7          FDCE                                         r  U_counter_tick/counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y7          FDCE (Prop_fdce_C_Q)         0.128     1.604 r  U_counter_tick/counter_reg_reg[8]/Q
                         net (fo=7, routed)           0.137     1.741    U_counter_tick/Q[8]
    SLICE_X58Y7          LUT6 (Prop_lut6_I5_O)        0.099     1.840 r  U_counter_tick/counter_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     1.840    U_counter_tick/counter_next[9]
    SLICE_X58Y7          FDCE                                         r  U_counter_tick/counter_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.863     1.990    U_counter_tick/CLK
    SLICE_X58Y7          FDCE                                         r  U_counter_tick/counter_reg_reg[9]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X58Y7          FDCE (Hold_fdce_C_D)         0.092     1.568    U_counter_tick/counter_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 U_counter_tick/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_tick/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.567     1.450    U_counter_tick/CLK
    SLICE_X56Y7          FDCE                                         r  U_counter_tick/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDCE (Prop_fdce_C_Q)         0.164     1.614 r  U_counter_tick/counter_reg_reg[5]/Q
                         net (fo=7, routed)           0.187     1.802    U_counter_tick/Q[5]
    SLICE_X56Y7          LUT5 (Prop_lut5_I1_O)        0.045     1.847 r  U_counter_tick/counter_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.847    U_counter_tick/counter_next[5]
    SLICE_X56Y7          FDCE                                         r  U_counter_tick/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.836     1.963    U_counter_tick/CLK
    SLICE_X56Y7          FDCE                                         r  U_counter_tick/counter_reg_reg[5]/C
                         clock pessimism             -0.513     1.450    
    SLICE_X56Y7          FDCE (Hold_fdce_C_D)         0.120     1.570    U_counter_tick/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 U_counter_tick/min_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_tick/min_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.207ns (49.813%)  route 0.209ns (50.187%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.594     1.477    U_counter_tick/CLK
    SLICE_X60Y5          FDCE                                         r  U_counter_tick/min_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y5          FDCE (Prop_fdce_C_Q)         0.164     1.641 r  U_counter_tick/min_reg_reg[2]/Q
                         net (fo=8, routed)           0.209     1.850    U_counter_tick/min_reg_reg[2]
    SLICE_X60Y5          LUT5 (Prop_lut5_I2_O)        0.043     1.893 r  U_counter_tick/min_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.893    U_counter_tick/min_next[3]
    SLICE_X60Y5          FDCE                                         r  U_counter_tick/min_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.864     1.991    U_counter_tick/CLK
    SLICE_X60Y5          FDCE                                         r  U_counter_tick/min_reg_reg[3]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X60Y5          FDCE (Hold_fdce_C_D)         0.131     1.608    U_counter_tick/min_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 U_counter_tick/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_tick/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.207ns (49.715%)  route 0.209ns (50.285%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.568     1.451    U_counter_tick/CLK
    SLICE_X56Y6          FDCE                                         r  U_counter_tick/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y6          FDCE (Prop_fdce_C_Q)         0.164     1.615 r  U_counter_tick/counter_reg_reg[2]/Q
                         net (fo=28, routed)          0.209     1.825    U_counter_tick/Q[2]
    SLICE_X56Y6          LUT5 (Prop_lut5_I4_O)        0.043     1.868 r  U_counter_tick/counter_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.868    U_counter_tick/counter_next[3]
    SLICE_X56Y6          FDCE                                         r  U_counter_tick/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.837     1.964    U_counter_tick/CLK
    SLICE_X56Y6          FDCE                                         r  U_counter_tick/counter_reg_reg[3]/C
                         clock pessimism             -0.513     1.451    
    SLICE_X56Y6          FDCE (Hold_fdce_C_D)         0.131     1.582    U_counter_tick/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 U_counter_tick/counter_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_tick/counter_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.739%)  route 0.204ns (52.261%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.593     1.476    U_counter_tick/CLK
    SLICE_X59Y7          FDCE                                         r  U_counter_tick/counter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y7          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_counter_tick/counter_reg_reg[6]/Q
                         net (fo=9, routed)           0.204     1.821    U_counter_tick/Q[6]
    SLICE_X58Y7          LUT4 (Prop_lut4_I3_O)        0.045     1.866 r  U_counter_tick/counter_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.866    U_counter_tick/counter_next[7]
    SLICE_X58Y7          FDCE                                         r  U_counter_tick/counter_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.863     1.990    U_counter_tick/CLK
    SLICE_X58Y7          FDCE                                         r  U_counter_tick/counter_reg_reg[7]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X58Y7          FDCE (Hold_fdce_C_D)         0.091     1.580    U_counter_tick/counter_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 U_counter_tick/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_tick/counter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.844%)  route 0.195ns (51.156%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.593     1.476    U_counter_tick/CLK
    SLICE_X59Y7          FDCE                                         r  U_counter_tick/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y7          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_counter_tick/counter_reg_reg[1]/Q
                         net (fo=22, routed)          0.195     1.812    U_counter_tick/Q[1]
    SLICE_X59Y7          LUT3 (Prop_lut3_I1_O)        0.045     1.857 r  U_counter_tick/counter_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.857    U_counter_tick/counter_next[1]
    SLICE_X59Y7          FDCE                                         r  U_counter_tick/counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.863     1.990    U_counter_tick/CLK
    SLICE_X59Y7          FDCE                                         r  U_counter_tick/counter_reg_reg[1]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X59Y7          FDCE (Hold_fdce_C_D)         0.091     1.567    U_counter_tick/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 U_counter_tick/min_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_tick/min_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.594     1.477    U_counter_tick/CLK
    SLICE_X58Y5          FDCE                                         r  U_counter_tick/min_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  U_counter_tick/min_reg_reg[0]/Q
                         net (fo=25, routed)          0.197     1.815    U_control_unit/Q[0]
    SLICE_X58Y5          LUT2 (Prop_lut2_I1_O)        0.045     1.860 r  U_control_unit/min_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.860    U_counter_tick/D[0]
    SLICE_X58Y5          FDCE                                         r  U_counter_tick/min_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.864     1.991    U_counter_tick/CLK
    SLICE_X58Y5          FDCE                                         r  U_counter_tick/min_reg_reg[0]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X58Y5          FDCE (Hold_fdce_C_D)         0.091     1.568    U_counter_tick/min_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 U_counter_tick/min_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_tick/min_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (50.054%)  route 0.209ns (49.946%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.594     1.477    U_counter_tick/CLK
    SLICE_X60Y5          FDCE                                         r  U_counter_tick/min_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y5          FDCE (Prop_fdce_C_Q)         0.164     1.641 r  U_counter_tick/min_reg_reg[2]/Q
                         net (fo=8, routed)           0.209     1.850    U_counter_tick/min_reg_reg[2]
    SLICE_X60Y5          LUT4 (Prop_lut4_I2_O)        0.045     1.895 r  U_counter_tick/min_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.895    U_counter_tick/min_next[2]
    SLICE_X60Y5          FDCE                                         r  U_counter_tick/min_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.864     1.991    U_counter_tick/CLK
    SLICE_X60Y5          FDCE                                         r  U_counter_tick/min_reg_reg[2]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X60Y5          FDCE (Hold_fdce_C_D)         0.120     1.597    U_counter_tick/min_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.298    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y3    U_Btn_Clear/edge_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y3    U_Btn_Clear/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y1    U_Btn_Clear/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y2    U_Btn_Clear/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y2    U_Btn_Clear/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y2    U_Btn_Clear/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y3    U_Btn_Clear/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y3    U_Btn_Clear/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y3    U_Btn_RunStop/r_counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y12   U_fnd_controller/U_clk_div/r_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y12   U_fnd_controller/U_clk_div/r_counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y12   U_fnd_controller/U_clk_div/r_counter_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y12   U_fnd_controller/U_clk_div/r_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y5    U_Btn_RunStop/edge_reg_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y7    U_counter_tick/counter_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y7    U_counter_tick/counter_reg_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y7    U_counter_tick/counter_reg_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y7    U_counter_tick/counter_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y7    U_counter_tick/counter_reg_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y3    U_Btn_Clear/r_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y1    U_Btn_Clear/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y2    U_Btn_Clear/r_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y2    U_Btn_Clear/r_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y2    U_Btn_Clear/r_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y3    U_Btn_Clear/r_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y3    U_Btn_Clear/r_counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y3    U_clock_div/r_counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y4    U_clock_div/r_counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y3    U_clock_div/r_counter_reg[7]/C



