{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716272915278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716272915278 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 21 09:28:35 2024 " "Processing started: Tue May 21 09:28:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716272915278 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716272915278 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CRONOMETRUINVERS -c CRONOMETRUINVERS " "Command: quartus_map --read_settings_files=on --write_settings_files=off CRONOMETRUINVERS -c CRONOMETRUINVERS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716272915279 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716272915759 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716272915759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/adrian/desktop/proiect cronometru olteanu ioan-ioachim 6305/decodificator36.bdf 1 1 " "Found 1 design units, including 1 entities, in source file c:/users/adrian/desktop/proiect cronometru olteanu ioan-ioachim 6305/decodificator36.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Decodificator36 " "Found entity 1: Decodificator36" {  } { { "C:/Users/Adrian/Desktop/Proiect Cronometru Olteanu Ioan-Ioachim 6305/Decodificator36.bdf" "" { Schematic "C:/Users/Adrian/Desktop/Proiect Cronometru Olteanu Ioan-Ioachim 6305/Decodificator36.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716272923068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716272923068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/adrian/desktop/proiect cronometru olteanu ioan-ioachim 6305/decodificatorbcdanod.bdf 1 1 " "Found 1 design units, including 1 entities, in source file c:/users/adrian/desktop/proiect cronometru olteanu ioan-ioachim 6305/decodificatorbcdanod.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DecodificatorBCDAnod " "Found entity 1: DecodificatorBCDAnod" {  } { { "C:/Users/Adrian/Desktop/Proiect Cronometru Olteanu Ioan-Ioachim 6305/DecodificatorBCDAnod.bdf" "" { Schematic "C:/Users/Adrian/Desktop/Proiect Cronometru Olteanu Ioan-Ioachim 6305/DecodificatorBCDAnod.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716272923070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716272923070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "afisaremux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file afisaremux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AfisareMux " "Found entity 1: AfisareMux" {  } { { "AfisareMux.bdf" "" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/AfisareMux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716272923070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716272923070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numarator invers/numinvers10/numinvers10.bdf 1 1 " "Found 1 design units, including 1 entities, in source file numarator invers/numinvers10/numinvers10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 numinvers10 " "Found entity 1: numinvers10" {  } { { "Numarator invers/numinvers10/numinvers10.bdf" "" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/Numarator invers/numinvers10/numinvers10.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716272923071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716272923071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divizor frecventa/div11/divizor11.bdf 1 1 " "Found 1 design units, including 1 entities, in source file divizor frecventa/div11/divizor11.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 divizor11 " "Found entity 1: divizor11" {  } { { "Divizor Frecventa/div11/divizor11.bdf" "" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/Divizor Frecventa/div11/divizor11.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716272923072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716272923072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divizor frecventa/divizor10/div10.bdf 1 1 " "Found 1 design units, including 1 entities, in source file divizor frecventa/divizor10/div10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 div10 " "Found entity 1: div10" {  } { { "Divizor Frecventa/divizor10/div10.bdf" "" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/Divizor Frecventa/divizor10/div10.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716272923073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716272923073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numarator invers/numarator 6/num6invers.bdf 1 1 " "Found 1 design units, including 1 entities, in source file numarator invers/numarator 6/num6invers.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 num6invers " "Found entity 1: num6invers" {  } { { "Numarator invers/Numarator 6/num6invers.bdf" "" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/Numarator invers/Numarator 6/num6invers.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716272923074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716272923074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numarator invers/numaratorminute/numaratorminute.bdf 1 1 " "Found 1 design units, including 1 entities, in source file numarator invers/numaratorminute/numaratorminute.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 numaratorminute " "Found entity 1: numaratorminute" {  } { { "Numarator invers/numaratorminute/numaratorminute.bdf" "" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/Numarator invers/numaratorminute/numaratorminute.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716272923075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716272923075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/bcd7segmente/bcd7segmenteanod.bdf 1 1 " "Found 1 design units, including 1 entities, in source file db/bcd7segmente/bcd7segmenteanod.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BCD7SEGMENTEANOD " "Found entity 1: BCD7SEGMENTEANOD" {  } { { "BCD7SEGMENTE/BCD7SEGMENTEANOD.bdf" "" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/db/BCD7SEGMENTE/BCD7SEGMENTEANOD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716272923076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716272923076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numarator invers/numaratorsecunde.bdf 1 1 " "Found 1 design units, including 1 entities, in source file numarator invers/numaratorsecunde.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 numaratorsecunde " "Found entity 1: numaratorsecunde" {  } { { "Numarator invers/numaratorsecunde.bdf" "" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/Numarator invers/numaratorsecunde.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716272923076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716272923076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numarator invers/numaratorinvers.bdf 1 1 " "Found 1 design units, including 1 entities, in source file numarator invers/numaratorinvers.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 numaratorinvers " "Found entity 1: numaratorinvers" {  } { { "Numarator invers/numaratorinvers.bdf" "" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/Numarator invers/numaratorinvers.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716272923077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716272923077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numarator 10/numaratormodulo10.bdf 1 1 " "Found 1 design units, including 1 entities, in source file numarator 10/numaratormodulo10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 numaratormodulo10 " "Found entity 1: numaratormodulo10" {  } { { "numarator 10/numaratormodulo10.bdf" "" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/numarator 10/numaratormodulo10.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716272923078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716272923078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numarator 7/numarator7.bdf 1 1 " "Found 1 design units, including 1 entities, in source file numarator 7/numarator7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 numarator7 " "Found entity 1: numarator7" {  } { { "numarator 7/numarator7.bdf" "" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/numarator 7/numarator7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716272923079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716272923079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21/mux21.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux21/mux21.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mux21 " "Found entity 1: Mux21" {  } { { "Mux21/Mux21.bdf" "" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/Mux21/Mux21.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716272923079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716272923079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divizor frecventa/divizorfrecventa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file divizor frecventa/divizorfrecventa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 divizorfrecventa " "Found entity 1: divizorfrecventa" {  } { { "Divizor Frecventa/divizorfrecventa.bdf" "" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/Divizor Frecventa/divizorfrecventa.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716272923080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716272923080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numarator3/numarator3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file numarator3/numarator3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 numarator3 " "Found entity 1: numarator3" {  } { { "numarator3/numarator3.bdf" "" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/numarator3/numarator3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716272923081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716272923081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numarator3/divizor3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file numarator3/divizor3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 divizor3 " "Found entity 1: divizor3" {  } { { "numarator3/divizor3.bdf" "" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/numarator3/divizor3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716272923082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716272923082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometruinvers.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cronometruinvers.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CRONOMETRUINVERS " "Found entity 1: CRONOMETRUINVERS" {  } { { "CRONOMETRUINVERS.bdf" "" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/CRONOMETRUINVERS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716272923083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716272923083 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CRONOMETRUINVERS " "Elaborating entity \"CRONOMETRUINVERS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716272923110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AfisareMux AfisareMux:inst3 " "Elaborating entity \"AfisareMux\" for hierarchy \"AfisareMux:inst3\"" {  } { { "CRONOMETRUINVERS.bdf" "inst3" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/CRONOMETRUINVERS.bdf" { { 216 864 960 632 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716272923112 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst6 " "Primitive \"GND\" of instance \"inst6\" not used" {  } { { "AfisareMux.bdf" "" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/AfisareMux.bdf" { { 240 1544 1576 272 "inst6" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1716272923112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodificatorBCDAnod AfisareMux:inst3\|DecodificatorBCDAnod:inst5 " "Elaborating entity \"DecodificatorBCDAnod\" for hierarchy \"AfisareMux:inst3\|DecodificatorBCDAnod:inst5\"" {  } { { "AfisareMux.bdf" "inst5" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/AfisareMux.bdf" { { -120 1544 1640 40 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716272923113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "81mux AfisareMux:inst3\|81mux:inst " "Elaborating entity \"81mux\" for hierarchy \"AfisareMux:inst3\|81mux:inst\"" {  } { { "AfisareMux.bdf" "inst" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/AfisareMux.bdf" { { 208 504 624 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716272923135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AfisareMux:inst3\|81mux:inst " "Elaborated megafunction instantiation \"AfisareMux:inst3\|81mux:inst\"" {  } { { "AfisareMux.bdf" "" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/AfisareMux.bdf" { { 208 504 624 432 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716272923136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f81mux AfisareMux:inst3\|81mux:inst\|f81mux:sub " "Elaborating entity \"f81mux\" for hierarchy \"AfisareMux:inst3\|81mux:inst\|f81mux:sub\"" {  } { { "81mux.tdf" "sub" { Text "c:/intelfpga/23.1std/quartus/libraries/others/maxplus2/81mux.tdf" 35 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716272923146 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "AfisareMux:inst3\|81mux:inst\|f81mux:sub AfisareMux:inst3\|81mux:inst " "Elaborated megafunction instantiation \"AfisareMux:inst3\|81mux:inst\|f81mux:sub\", which is child of megafunction instantiation \"AfisareMux:inst3\|81mux:inst\"" {  } { { "81mux.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/others/maxplus2/81mux.tdf" 35 3 0 } } { "AfisareMux.bdf" "" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/AfisareMux.bdf" { { 208 504 624 432 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716272923148 ""}
{ "Warning" "WSGN_SEARCH_FILE" "numaratormodulo5.bdf 1 1 " "Using design file numaratormodulo5.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Numaratormodulo5 " "Found entity 1: Numaratormodulo5" {  } { { "numaratormodulo5.bdf" "" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/numaratormodulo5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716272923156 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716272923156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Numaratormodulo5 AfisareMux:inst3\|Numaratormodulo5:inst4 " "Elaborating entity \"Numaratormodulo5\" for hierarchy \"AfisareMux:inst3\|Numaratormodulo5:inst4\"" {  } { { "AfisareMux.bdf" "inst4" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/AfisareMux.bdf" { { 72 248 344 168 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716272923156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificator36 AfisareMux:inst3\|Decodificator36:inst39 " "Elaborating entity \"Decodificator36\" for hierarchy \"AfisareMux:inst3\|Decodificator36:inst39\"" {  } { { "AfisareMux.bdf" "inst39" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/AfisareMux.bdf" { { 72 1432 1528 232 "inst39" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716272923163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numaratorinvers numaratorinvers:inst4 " "Elaborating entity \"numaratorinvers\" for hierarchy \"numaratorinvers:inst4\"" {  } { { "CRONOMETRUINVERS.bdf" "inst4" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/CRONOMETRUINVERS.bdf" { { 160 360 568 384 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716272923167 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst4 " "Block or symbol \"NOT\" of instance \"inst4\" overlaps another block or symbol" {  } { { "Numarator invers/numaratorinvers.bdf" "" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/Numarator invers/numaratorinvers.bdf" { { 544 464 512 576 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1716272923168 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst6 " "Block or symbol \"NOT\" of instance \"inst6\" overlaps another block or symbol" {  } { { "Numarator invers/numaratorinvers.bdf" "" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/Numarator invers/numaratorinvers.bdf" { { 576 448 496 608 "inst6" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1716272923168 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst9 " "Block or symbol \"NOT\" of instance \"inst9\" overlaps another block or symbol" {  } { { "Numarator invers/numaratorinvers.bdf" "" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/Numarator invers/numaratorinvers.bdf" { { 592 696 744 624 "inst9" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1716272923168 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst11 " "Block or symbol \"NOT\" of instance \"inst11\" overlaps another block or symbol" {  } { { "Numarator invers/numaratorinvers.bdf" "" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/Numarator invers/numaratorinvers.bdf" { { 624 680 728 656 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1716272923168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numinvers10 numaratorinvers:inst4\|numinvers10:inst " "Elaborating entity \"numinvers10\" for hierarchy \"numaratorinvers:inst4\|numinvers10:inst\"" {  } { { "Numarator invers/numaratorinvers.bdf" "inst" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/Numarator invers/numaratorinvers.bdf" { { 344 344 440 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716272923169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num6invers numaratorinvers:inst4\|num6invers:inst2 " "Elaborating entity \"num6invers\" for hierarchy \"numaratorinvers:inst4\|num6invers:inst2\"" {  } { { "Numarator invers/numaratorinvers.bdf" "inst2" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/Numarator invers/numaratorinvers.bdf" { { 376 968 1064 472 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716272923170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux21 numaratorinvers:inst4\|Mux21:inst13 " "Elaborating entity \"Mux21\" for hierarchy \"numaratorinvers:inst4\|Mux21:inst13\"" {  } { { "Numarator invers/numaratorinvers.bdf" "inst13" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/Numarator invers/numaratorinvers.bdf" { { 328 792 888 424 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716272923172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numaratorminute numaratorminute:inst " "Elaborating entity \"numaratorminute\" for hierarchy \"numaratorminute:inst\"" {  } { { "CRONOMETRUINVERS.bdf" "inst" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/CRONOMETRUINVERS.bdf" { { 512 344 584 672 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716272923173 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst7 " "Block or symbol \"NOT\" of instance \"inst7\" overlaps another block or symbol" {  } { { "Numarator invers/numaratorminute/numaratorminute.bdf" "" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/Numarator invers/numaratorminute/numaratorminute.bdf" { { 368 440 488 400 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1716272923174 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "4 " "Ignored 4 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CASCADE" "4 " "Ignored 4 CASCADE buffer(s)" {  } {  } 0 13017 "Ignored %1!d! CASCADE buffer(s)" 0 0 "Design Software" 0 -1 1716272924408 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1716272924408 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "numaratorminute:inst\|Mux21:inst2\|inst5~0 " "Found clock multiplexer numaratorminute:inst\|Mux21:inst2\|inst5~0" {  } { { "Mux21/Mux21.bdf" "" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/Mux21/Mux21.bdf" { { 128 384 448 176 "inst5" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1716272924426 "|CRONOMETRUINVERS|numaratorminute:inst|Mux21:inst2|inst5~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "numaratorinvers:inst4\|Mux21:inst13\|inst5~0 " "Found clock multiplexer numaratorinvers:inst4\|Mux21:inst13\|inst5~0" {  } { { "Mux21/Mux21.bdf" "" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/Mux21/Mux21.bdf" { { 128 384 448 176 "inst5" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1716272924426 "|CRONOMETRUINVERS|numaratorinvers:inst4|Mux21:inst13|inst5~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "numaratorminute:inst\|Mux21:inst3\|inst5~0 " "Found clock multiplexer numaratorminute:inst\|Mux21:inst3\|inst5~0" {  } { { "Mux21/Mux21.bdf" "" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/Mux21/Mux21.bdf" { { 128 384 448 176 "inst5" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1716272924426 "|CRONOMETRUINVERS|numaratorminute:inst|Mux21:inst3|inst5~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1716272924426 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "numaratorinvers:inst4\|numinvers10:inst\|inst3 numaratorinvers:inst4\|numinvers10:inst\|inst3~_emulated numaratorinvers:inst4\|numinvers10:inst\|inst3~1 " "Register \"numaratorinvers:inst4\|numinvers10:inst\|inst3\" is converted into an equivalent circuit using register \"numaratorinvers:inst4\|numinvers10:inst\|inst3~_emulated\" and latch \"numaratorinvers:inst4\|numinvers10:inst\|inst3~1\"" {  } { { "Numarator invers/numinvers10/numinvers10.bdf" "" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/Numarator invers/numinvers10/numinvers10.bdf" { { 328 1208 1272 408 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716272924958 "|CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "numaratorinvers:inst4\|numinvers10:inst1\|inst3 numaratorinvers:inst4\|numinvers10:inst1\|inst3~_emulated numaratorinvers:inst4\|numinvers10:inst\|inst3~1 " "Register \"numaratorinvers:inst4\|numinvers10:inst1\|inst3\" is converted into an equivalent circuit using register \"numaratorinvers:inst4\|numinvers10:inst1\|inst3~_emulated\" and latch \"numaratorinvers:inst4\|numinvers10:inst\|inst3~1\"" {  } { { "Numarator invers/numinvers10/numinvers10.bdf" "" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/Numarator invers/numinvers10/numinvers10.bdf" { { 328 1208 1272 408 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716272924958 "|CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst1|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "numaratorminute:inst\|numinvers10:inst1\|inst3 numaratorminute:inst\|numinvers10:inst1\|inst3~_emulated numaratorinvers:inst4\|numinvers10:inst\|inst3~1 " "Register \"numaratorminute:inst\|numinvers10:inst1\|inst3\" is converted into an equivalent circuit using register \"numaratorminute:inst\|numinvers10:inst1\|inst3~_emulated\" and latch \"numaratorinvers:inst4\|numinvers10:inst\|inst3~1\"" {  } { { "Numarator invers/numinvers10/numinvers10.bdf" "" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/Numarator invers/numinvers10/numinvers10.bdf" { { 328 1208 1272 408 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716272924958 "|CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "numaratorinvers:inst4\|num6invers:inst2\|inst2 numaratorinvers:inst4\|num6invers:inst2\|inst2~_emulated numaratorinvers:inst4\|numinvers10:inst\|inst3~1 " "Register \"numaratorinvers:inst4\|num6invers:inst2\|inst2\" is converted into an equivalent circuit using register \"numaratorinvers:inst4\|num6invers:inst2\|inst2~_emulated\" and latch \"numaratorinvers:inst4\|numinvers10:inst\|inst3~1\"" {  } { { "Numarator invers/Numarator 6/num6invers.bdf" "" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/Numarator invers/Numarator 6/num6invers.bdf" { { 272 856 920 352 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716272924958 "|CRONOMETRUINVERS|numaratorinvers:inst4|num6invers:inst2|inst2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "numaratorminute:inst\|num6invers:inst\|inst2 numaratorminute:inst\|num6invers:inst\|inst2~_emulated numaratorinvers:inst4\|numinvers10:inst\|inst3~1 " "Register \"numaratorminute:inst\|num6invers:inst\|inst2\" is converted into an equivalent circuit using register \"numaratorminute:inst\|num6invers:inst\|inst2~_emulated\" and latch \"numaratorinvers:inst4\|numinvers10:inst\|inst3~1\"" {  } { { "Numarator invers/Numarator 6/num6invers.bdf" "" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/Numarator invers/Numarator 6/num6invers.bdf" { { 272 856 920 352 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716272924958 "|CRONOMETRUINVERS|numaratorminute:inst|num6invers:inst|inst2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "numaratorinvers:inst4\|numinvers10:inst1\|inst numaratorinvers:inst4\|numinvers10:inst1\|inst~_emulated numaratorinvers:inst4\|numinvers10:inst\|inst3~1 " "Register \"numaratorinvers:inst4\|numinvers10:inst1\|inst\" is converted into an equivalent circuit using register \"numaratorinvers:inst4\|numinvers10:inst1\|inst~_emulated\" and latch \"numaratorinvers:inst4\|numinvers10:inst\|inst3~1\"" {  } { { "Numarator invers/numinvers10/numinvers10.bdf" "" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/Numarator invers/numinvers10/numinvers10.bdf" { { 304 344 408 384 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716272924958 "|CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst1|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "numaratorinvers:inst4\|num6invers:inst2\|inst numaratorinvers:inst4\|num6invers:inst2\|inst~_emulated numaratorinvers:inst4\|numinvers10:inst\|inst3~1 " "Register \"numaratorinvers:inst4\|num6invers:inst2\|inst\" is converted into an equivalent circuit using register \"numaratorinvers:inst4\|num6invers:inst2\|inst~_emulated\" and latch \"numaratorinvers:inst4\|numinvers10:inst\|inst3~1\"" {  } { { "Numarator invers/Numarator 6/num6invers.bdf" "" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/Numarator invers/Numarator 6/num6invers.bdf" { { 272 264 328 352 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716272924958 "|CRONOMETRUINVERS|numaratorinvers:inst4|num6invers:inst2|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "numaratorinvers:inst4\|numinvers10:inst\|inst numaratorinvers:inst4\|numinvers10:inst\|inst~_emulated numaratorinvers:inst4\|numinvers10:inst\|inst3~1 " "Register \"numaratorinvers:inst4\|numinvers10:inst\|inst\" is converted into an equivalent circuit using register \"numaratorinvers:inst4\|numinvers10:inst\|inst~_emulated\" and latch \"numaratorinvers:inst4\|numinvers10:inst\|inst3~1\"" {  } { { "Numarator invers/numinvers10/numinvers10.bdf" "" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/Numarator invers/numinvers10/numinvers10.bdf" { { 304 344 408 384 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716272924958 "|CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "numaratorminute:inst\|numinvers10:inst1\|inst numaratorminute:inst\|numinvers10:inst1\|inst~_emulated numaratorinvers:inst4\|numinvers10:inst\|inst3~1 " "Register \"numaratorminute:inst\|numinvers10:inst1\|inst\" is converted into an equivalent circuit using register \"numaratorminute:inst\|numinvers10:inst1\|inst~_emulated\" and latch \"numaratorinvers:inst4\|numinvers10:inst\|inst3~1\"" {  } { { "Numarator invers/numinvers10/numinvers10.bdf" "" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/Numarator invers/numinvers10/numinvers10.bdf" { { 304 344 408 384 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716272924958 "|CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "numaratorminute:inst\|num6invers:inst\|inst numaratorminute:inst\|num6invers:inst\|inst~_emulated numaratorinvers:inst4\|numinvers10:inst\|inst3~1 " "Register \"numaratorminute:inst\|num6invers:inst\|inst\" is converted into an equivalent circuit using register \"numaratorminute:inst\|num6invers:inst\|inst~_emulated\" and latch \"numaratorinvers:inst4\|numinvers10:inst\|inst3~1\"" {  } { { "Numarator invers/Numarator 6/num6invers.bdf" "" { Schematic "D:/FACULTATE/cncn/FarcasAdrianProiectCn/Numarator invers/Numarator 6/num6invers.bdf" { { 272 264 328 352 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716272924958 "|CRONOMETRUINVERS|numaratorminute:inst|num6invers:inst|inst"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1716272924958 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716272925054 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716272925482 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716272925482 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "105 " "Implemented 105 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716272925558 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716272925558 ""} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Implemented 67 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716272925558 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716272925558 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716272925570 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 21 09:28:45 2024 " "Processing ended: Tue May 21 09:28:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716272925570 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716272925570 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716272925570 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716272925570 ""}
