Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Dec 18 23:02:55 2018
| Host         : DESKTOP-24KCCOQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file topLevelVGA_timing_summary_routed.rpt -rpx topLevelVGA_timing_summary_routed.rpx -warn_on_violation
| Design       : topLevelVGA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.306        0.000                      0                  124        0.163        0.000                      0                  124        3.000        0.000                       0                    80  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk100                {0.000 5.000}      10.000          100.000         
  clk25_clk_wiz_0     {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                  3.000        0.000                       0                     1  
  clk25_clk_wiz_0          34.306        0.000                      0                  124        0.163        0.000                      0                  124       19.500        0.000                       0                    76  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_divider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_divider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0
  To Clock:  clk25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.306ns  (required time - arrival time)
  Source:                 circle_sprite/circleY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            circle_sprite/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.592ns  (logic 1.810ns (32.370%)  route 3.782ns (67.630%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_divider/inst/clkout1_buf/O
                         net (fo=74, routed)          1.631    -0.881    circle_sprite/CLK
    SLICE_X5Y37          FDRE                                         r  circle_sprite/circleY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.425 f  circle_sprite/circleY_reg[2]/Q
                         net (fo=16, routed)          1.322     0.898    circle_sprite/circleY_reg[9]_0[2]
    SLICE_X5Y39          LUT6 (Prop_lut6_I4_O)        0.124     1.022 f  circle_sprite/green2_carry_i_9/O
                         net (fo=3, routed)           0.824     1.846    circle_sprite/green2_carry_i_9_n_0
    SLICE_X6Y39          LUT2 (Prop_lut2_I0_O)        0.150     1.996 r  circle_sprite/green2_carry__0_i_3/O
                         net (fo=2, routed)           0.613     2.609    circle_sprite/green2_carry__0_i_3_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I2_O)        0.328     2.937 r  circle_sprite/green2_carry__0_i_1/O
                         net (fo=1, routed)           0.195     3.132    circle_sprite/green2_carry__0_i_1_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     3.511 f  circle_sprite/green2_carry__0/CO[0]
                         net (fo=2, routed)           0.827     4.338    circle_sprite/green2
    SLICE_X3Y40          LUT5 (Prop_lut5_I1_O)        0.373     4.711 r  circle_sprite/blue[3]_i_1/O
                         net (fo=1, routed)           0.000     4.711    circle_sprite/blue[3]_i_1_n_0
    SLICE_X3Y40          FDRE                                         r  circle_sprite/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_divider/inst/clkout1_buf/O
                         net (fo=74, routed)          1.517    38.522    circle_sprite/CLK
    SLICE_X3Y40          FDRE                                         r  circle_sprite/blue_reg[3]/C
                         clock pessimism              0.564    39.085    
                         clock uncertainty           -0.098    38.988    
    SLICE_X3Y40          FDRE (Setup_fdre_C_D)        0.029    39.017    circle_sprite/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         39.017    
                         arrival time                          -4.711    
  -------------------------------------------------------------------
                         slack                                 34.306    

Slack (MET) :             34.306ns  (required time - arrival time)
  Source:                 circle_sprite/circleY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            circle_sprite/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.594ns  (logic 1.810ns (32.358%)  route 3.784ns (67.642%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_divider/inst/clkout1_buf/O
                         net (fo=74, routed)          1.631    -0.881    circle_sprite/CLK
    SLICE_X5Y37          FDRE                                         r  circle_sprite/circleY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.425 f  circle_sprite/circleY_reg[2]/Q
                         net (fo=16, routed)          1.322     0.898    circle_sprite/circleY_reg[9]_0[2]
    SLICE_X5Y39          LUT6 (Prop_lut6_I4_O)        0.124     1.022 f  circle_sprite/green2_carry_i_9/O
                         net (fo=3, routed)           0.824     1.846    circle_sprite/green2_carry_i_9_n_0
    SLICE_X6Y39          LUT2 (Prop_lut2_I0_O)        0.150     1.996 r  circle_sprite/green2_carry__0_i_3/O
                         net (fo=2, routed)           0.613     2.609    circle_sprite/green2_carry__0_i_3_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I2_O)        0.328     2.937 r  circle_sprite/green2_carry__0_i_1/O
                         net (fo=1, routed)           0.195     3.132    circle_sprite/green2_carry__0_i_1_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     3.511 r  circle_sprite/green2_carry__0/CO[0]
                         net (fo=2, routed)           0.829     4.340    circle_sprite/green2
    SLICE_X3Y40          LUT5 (Prop_lut5_I1_O)        0.373     4.713 r  circle_sprite/green[3]_i_1/O
                         net (fo=1, routed)           0.000     4.713    circle_sprite/green[3]_i_1_n_0
    SLICE_X3Y40          FDRE                                         r  circle_sprite/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_divider/inst/clkout1_buf/O
                         net (fo=74, routed)          1.517    38.522    circle_sprite/CLK
    SLICE_X3Y40          FDRE                                         r  circle_sprite/green_reg[3]/C
                         clock pessimism              0.564    39.085    
                         clock uncertainty           -0.098    38.988    
    SLICE_X3Y40          FDRE (Setup_fdre_C_D)        0.031    39.019    circle_sprite/green_reg[3]
  -------------------------------------------------------------------
                         required time                         39.019    
                         arrival time                          -4.713    
  -------------------------------------------------------------------
                         slack                                 34.306    

Slack (MET) :             34.495ns  (required time - arrival time)
  Source:                 circle_sprite/circleX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            circle_sprite/circleX_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.159ns  (logic 1.209ns (23.434%)  route 3.950ns (76.566%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_divider/inst/clkout1_buf/O
                         net (fo=74, routed)          1.635    -0.877    circle_sprite/CLK
    SLICE_X4Y44          FDRE                                         r  circle_sprite/circleX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  circle_sprite/circleX_reg[4]/Q
                         net (fo=11, routed)          1.322     0.901    circle_sprite/Q[4]
    SLICE_X5Y45          LUT6 (Prop_lut6_I0_O)        0.124     1.025 r  circle_sprite/circleX[6]_i_2/O
                         net (fo=3, routed)           0.445     1.470    circle_sprite/circleX[6]_i_2_n_0
    SLICE_X5Y45          LUT2 (Prop_lut2_I0_O)        0.150     1.620 r  circle_sprite/circleX[9]_i_6/O
                         net (fo=4, routed)           0.689     2.309    circle_sprite/circleX[9]_i_6_n_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I2_O)        0.326     2.635 r  circle_sprite/circleX[9]_i_7/O
                         net (fo=9, routed)           1.112     3.747    circle_sprite/circleX[9]_i_7_n_0
    SLICE_X6Y45          LUT5 (Prop_lut5_I2_O)        0.153     3.900 r  circle_sprite/circleX[7]_i_1/O
                         net (fo=1, routed)           0.382     4.283    circle_sprite/circleX[7]_i_1_n_0
    SLICE_X6Y45          FDRE                                         r  circle_sprite/circleX_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_divider/inst/clkout1_buf/O
                         net (fo=74, routed)          1.517    38.522    circle_sprite/CLK
    SLICE_X6Y45          FDRE                                         r  circle_sprite/circleX_reg[7]/C
                         clock pessimism              0.577    39.098    
                         clock uncertainty           -0.098    39.001    
    SLICE_X6Y45          FDRE (Setup_fdre_C_D)       -0.223    38.778    circle_sprite/circleX_reg[7]
  -------------------------------------------------------------------
                         required time                         38.778    
                         arrival time                          -4.283    
  -------------------------------------------------------------------
                         slack                                 34.495    

Slack (MET) :             34.665ns  (required time - arrival time)
  Source:                 circle_sprite/circleY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            circle_sprite/circleY_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.980ns  (logic 1.278ns (25.661%)  route 3.702ns (74.339%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_divider/inst/clkout1_buf/O
                         net (fo=74, routed)          1.631    -0.881    circle_sprite/CLK
    SLICE_X6Y37          FDRE                                         r  circle_sprite/circleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518    -0.363 r  circle_sprite/circleY_reg[4]/Q
                         net (fo=11, routed)          1.415     1.053    circle_sprite/circleY_reg[9]_0[4]
    SLICE_X6Y39          LUT6 (Prop_lut6_I0_O)        0.124     1.177 r  circle_sprite/circleY[6]_i_2/O
                         net (fo=3, routed)           0.828     2.005    circle_sprite/circleY[6]_i_2_n_0
    SLICE_X7Y38          LUT2 (Prop_lut2_I0_O)        0.152     2.157 r  circle_sprite/circleY[9]_i_3/O
                         net (fo=4, routed)           0.295     2.452    circle_sprite/circleY[9]_i_3_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I2_O)        0.332     2.784 r  circle_sprite/circleY[9]_i_4/O
                         net (fo=9, routed)           0.836     3.620    circle_sprite/circleY[9]_i_4_n_0
    SLICE_X5Y38          LUT3 (Prop_lut3_I0_O)        0.152     3.772 r  circle_sprite/circleY[1]_i_1/O
                         net (fo=1, routed)           0.328     4.100    circle_sprite/circleY[1]_i_1_n_0
    SLICE_X6Y38          FDRE                                         r  circle_sprite/circleY_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_divider/inst/clkout1_buf/O
                         net (fo=74, routed)          1.514    38.519    circle_sprite/CLK
    SLICE_X6Y38          FDRE                                         r  circle_sprite/circleY_reg[1]/C
                         clock pessimism              0.577    39.095    
                         clock uncertainty           -0.098    38.998    
    SLICE_X6Y38          FDRE (Setup_fdre_C_D)       -0.233    38.765    circle_sprite/circleY_reg[1]
  -------------------------------------------------------------------
                         required time                         38.765    
                         arrival time                          -4.100    
  -------------------------------------------------------------------
                         slack                                 34.665    

Slack (MET) :             34.845ns  (required time - arrival time)
  Source:                 vga_controller/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_controller/blueOut_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.968ns  (logic 1.474ns (29.671%)  route 3.494ns (70.329%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_divider/inst/clkout1_buf/O
                         net (fo=74, routed)          1.635    -0.877    vga_controller/CLK
    SLICE_X2Y38          FDRE                                         r  vga_controller/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.478    -0.399 f  vga_controller/vcount_reg[4]/Q
                         net (fo=6, routed)           0.744     0.346    vga_controller/vcount_reg__0[4]
    SLICE_X2Y38          LUT5 (Prop_lut5_I4_O)        0.327     0.673 r  vga_controller/nextY[9]_i_2/O
                         net (fo=9, routed)           0.552     1.224    vga_controller/nextY[9]_i_2_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I0_O)        0.321     1.545 r  vga_controller/greenOut[3]_i_3/O
                         net (fo=2, routed)           0.977     2.523    vga_controller/greenOut[3]_i_3_n_0
    SLICE_X2Y40          LUT4 (Prop_lut4_I3_O)        0.348     2.871 r  vga_controller/blueOut[3]_i_1/O
                         net (fo=4, routed)           1.221     4.091    vga_controller/blueOut[3]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  vga_controller/blueOut_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_divider/inst/clkout1_buf/O
                         net (fo=74, routed)          1.512    38.517    vga_controller/CLK
    SLICE_X0Y33          FDRE                                         r  vga_controller/blueOut_reg[3]_lopt_replica_3/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.098    38.997    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)       -0.061    38.936    vga_controller/blueOut_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.936    
                         arrival time                          -4.091    
  -------------------------------------------------------------------
                         slack                                 34.845    

Slack (MET) :             34.957ns  (required time - arrival time)
  Source:                 circle_sprite/circleY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            circle_sprite/circleY_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 1.250ns (25.556%)  route 3.641ns (74.444%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_divider/inst/clkout1_buf/O
                         net (fo=74, routed)          1.631    -0.881    circle_sprite/CLK
    SLICE_X6Y37          FDRE                                         r  circle_sprite/circleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518    -0.363 r  circle_sprite/circleY_reg[4]/Q
                         net (fo=11, routed)          1.415     1.053    circle_sprite/circleY_reg[9]_0[4]
    SLICE_X6Y39          LUT6 (Prop_lut6_I0_O)        0.124     1.177 r  circle_sprite/circleY[6]_i_2/O
                         net (fo=3, routed)           0.828     2.005    circle_sprite/circleY[6]_i_2_n_0
    SLICE_X7Y38          LUT2 (Prop_lut2_I0_O)        0.152     2.157 r  circle_sprite/circleY[9]_i_3/O
                         net (fo=4, routed)           0.295     2.452    circle_sprite/circleY[9]_i_3_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I2_O)        0.332     2.784 r  circle_sprite/circleY[9]_i_4/O
                         net (fo=9, routed)           0.490     3.273    circle_sprite/circleY[9]_i_4_n_0
    SLICE_X6Y38          LUT5 (Prop_lut5_I2_O)        0.124     3.397 r  circle_sprite/circleY[7]_i_1/O
                         net (fo=1, routed)           0.613     4.011    circle_sprite/circleY[7]_i_1_n_0
    SLICE_X6Y38          FDRE                                         r  circle_sprite/circleY_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_divider/inst/clkout1_buf/O
                         net (fo=74, routed)          1.514    38.519    circle_sprite/CLK
    SLICE_X6Y38          FDRE                                         r  circle_sprite/circleY_reg[7]/C
                         clock pessimism              0.577    39.095    
                         clock uncertainty           -0.098    38.998    
    SLICE_X6Y38          FDRE (Setup_fdre_C_D)       -0.030    38.968    circle_sprite/circleY_reg[7]
  -------------------------------------------------------------------
                         required time                         38.968    
                         arrival time                          -4.011    
  -------------------------------------------------------------------
                         slack                                 34.957    

Slack (MET) :             35.014ns  (required time - arrival time)
  Source:                 vga_controller/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_controller/blueOut_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.779ns  (logic 1.474ns (30.846%)  route 3.305ns (69.154%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_divider/inst/clkout1_buf/O
                         net (fo=74, routed)          1.635    -0.877    vga_controller/CLK
    SLICE_X2Y38          FDRE                                         r  vga_controller/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.478    -0.399 f  vga_controller/vcount_reg[4]/Q
                         net (fo=6, routed)           0.744     0.346    vga_controller/vcount_reg__0[4]
    SLICE_X2Y38          LUT5 (Prop_lut5_I4_O)        0.327     0.673 r  vga_controller/nextY[9]_i_2/O
                         net (fo=9, routed)           0.552     1.224    vga_controller/nextY[9]_i_2_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I0_O)        0.321     1.545 r  vga_controller/greenOut[3]_i_3/O
                         net (fo=2, routed)           0.977     2.523    vga_controller/greenOut[3]_i_3_n_0
    SLICE_X2Y40          LUT4 (Prop_lut4_I3_O)        0.348     2.871 r  vga_controller/blueOut[3]_i_1/O
                         net (fo=4, routed)           1.031     3.902    vga_controller/blueOut[3]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  vga_controller/blueOut_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_divider/inst/clkout1_buf/O
                         net (fo=74, routed)          1.512    38.517    vga_controller/CLK
    SLICE_X0Y33          FDRE                                         r  vga_controller/blueOut_reg[3]_lopt_replica_2/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.098    38.997    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)       -0.081    38.916    vga_controller/blueOut_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.916    
                         arrival time                          -3.902    
  -------------------------------------------------------------------
                         slack                                 35.014    

Slack (MET) :             35.124ns  (required time - arrival time)
  Source:                 circle_sprite/circleY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            circle_sprite/circleY_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 1.250ns (26.136%)  route 3.533ns (73.864%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_divider/inst/clkout1_buf/O
                         net (fo=74, routed)          1.631    -0.881    circle_sprite/CLK
    SLICE_X6Y37          FDRE                                         r  circle_sprite/circleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518    -0.363 r  circle_sprite/circleY_reg[4]/Q
                         net (fo=11, routed)          1.415     1.053    circle_sprite/circleY_reg[9]_0[4]
    SLICE_X6Y39          LUT6 (Prop_lut6_I0_O)        0.124     1.177 r  circle_sprite/circleY[6]_i_2/O
                         net (fo=3, routed)           0.828     2.005    circle_sprite/circleY[6]_i_2_n_0
    SLICE_X7Y38          LUT2 (Prop_lut2_I0_O)        0.152     2.157 r  circle_sprite/circleY[9]_i_3/O
                         net (fo=4, routed)           0.295     2.452    circle_sprite/circleY[9]_i_3_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I2_O)        0.332     2.784 r  circle_sprite/circleY[9]_i_4/O
                         net (fo=9, routed)           0.994     3.778    circle_sprite/circleY[9]_i_4_n_0
    SLICE_X5Y37          LUT4 (Prop_lut4_I0_O)        0.124     3.902 r  circle_sprite/circleY[2]_i_1/O
                         net (fo=1, routed)           0.000     3.902    circle_sprite/circleY[2]_i_1_n_0
    SLICE_X5Y37          FDRE                                         r  circle_sprite/circleY_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_divider/inst/clkout1_buf/O
                         net (fo=74, routed)          1.513    38.518    circle_sprite/CLK
    SLICE_X5Y37          FDRE                                         r  circle_sprite/circleY_reg[2]/C
                         clock pessimism              0.577    39.094    
                         clock uncertainty           -0.098    38.997    
    SLICE_X5Y37          FDRE (Setup_fdre_C_D)        0.029    39.026    circle_sprite/circleY_reg[2]
  -------------------------------------------------------------------
                         required time                         39.026    
                         arrival time                          -3.902    
  -------------------------------------------------------------------
                         slack                                 35.124    

Slack (MET) :             35.142ns  (required time - arrival time)
  Source:                 circle_sprite/circleY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            circle_sprite/circleY_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 1.278ns (26.566%)  route 3.533ns (73.434%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_divider/inst/clkout1_buf/O
                         net (fo=74, routed)          1.631    -0.881    circle_sprite/CLK
    SLICE_X6Y37          FDRE                                         r  circle_sprite/circleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518    -0.363 r  circle_sprite/circleY_reg[4]/Q
                         net (fo=11, routed)          1.415     1.053    circle_sprite/circleY_reg[9]_0[4]
    SLICE_X6Y39          LUT6 (Prop_lut6_I0_O)        0.124     1.177 r  circle_sprite/circleY[6]_i_2/O
                         net (fo=3, routed)           0.828     2.005    circle_sprite/circleY[6]_i_2_n_0
    SLICE_X7Y38          LUT2 (Prop_lut2_I0_O)        0.152     2.157 r  circle_sprite/circleY[9]_i_3/O
                         net (fo=4, routed)           0.295     2.452    circle_sprite/circleY[9]_i_3_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I2_O)        0.332     2.784 r  circle_sprite/circleY[9]_i_4/O
                         net (fo=9, routed)           0.994     3.778    circle_sprite/circleY[9]_i_4_n_0
    SLICE_X5Y37          LUT5 (Prop_lut5_I0_O)        0.152     3.930 r  circle_sprite/circleY[3]_i_1/O
                         net (fo=1, routed)           0.000     3.930    circle_sprite/circleY[3]_i_1_n_0
    SLICE_X5Y37          FDRE                                         r  circle_sprite/circleY_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_divider/inst/clkout1_buf/O
                         net (fo=74, routed)          1.513    38.518    circle_sprite/CLK
    SLICE_X5Y37          FDRE                                         r  circle_sprite/circleY_reg[3]/C
                         clock pessimism              0.577    39.094    
                         clock uncertainty           -0.098    38.997    
    SLICE_X5Y37          FDRE (Setup_fdre_C_D)        0.075    39.072    circle_sprite/circleY_reg[3]
  -------------------------------------------------------------------
                         required time                         39.072    
                         arrival time                          -3.930    
  -------------------------------------------------------------------
                         slack                                 35.142    

Slack (MET) :             35.211ns  (required time - arrival time)
  Source:                 vga_controller/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_controller/blueOut_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 1.474ns (32.078%)  route 3.121ns (67.922%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_divider/inst/clkout1_buf/O
                         net (fo=74, routed)          1.635    -0.877    vga_controller/CLK
    SLICE_X2Y38          FDRE                                         r  vga_controller/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.478    -0.399 f  vga_controller/vcount_reg[4]/Q
                         net (fo=6, routed)           0.744     0.346    vga_controller/vcount_reg__0[4]
    SLICE_X2Y38          LUT5 (Prop_lut5_I4_O)        0.327     0.673 r  vga_controller/nextY[9]_i_2/O
                         net (fo=9, routed)           0.552     1.224    vga_controller/nextY[9]_i_2_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I0_O)        0.321     1.545 r  vga_controller/greenOut[3]_i_3/O
                         net (fo=2, routed)           0.977     2.523    vga_controller/greenOut[3]_i_3_n_0
    SLICE_X2Y40          LUT4 (Prop_lut4_I3_O)        0.348     2.871 r  vga_controller/blueOut[3]_i_1/O
                         net (fo=4, routed)           0.848     3.719    vga_controller/blueOut[3]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  vga_controller/blueOut_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_divider/inst/clkout1_buf/O
                         net (fo=74, routed)          1.512    38.517    vga_controller/CLK
    SLICE_X0Y33          FDRE                                         r  vga_controller/blueOut_reg[3]_lopt_replica/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.098    38.997    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)       -0.067    38.930    vga_controller/blueOut_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.930    
                         arrival time                          -3.719    
  -------------------------------------------------------------------
                         slack                                 35.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 vga_controller/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_controller/nextX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.716%)  route 0.111ns (37.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_divider/inst/clkout1_buf/O
                         net (fo=74, routed)          0.595    -0.586    vga_controller/CLK
    SLICE_X3Y46          FDRE                                         r  vga_controller/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  vga_controller/hcount_reg[4]/Q
                         net (fo=15, routed)          0.111    -0.335    vga_controller/hcount_reg__0[4]
    SLICE_X2Y46          LUT6 (Prop_lut6_I4_O)        0.045    -0.290 r  vga_controller/nextX[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    vga_controller/minusOp[5]
    SLICE_X2Y46          FDRE                                         r  vga_controller/nextX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_divider/inst/clkout1_buf/O
                         net (fo=74, routed)          0.866    -0.824    vga_controller/CLK
    SLICE_X2Y46          FDRE                                         r  vga_controller/nextX_reg[5]/C
                         clock pessimism              0.250    -0.573    
    SLICE_X2Y46          FDRE (Hold_fdre_C_D)         0.121    -0.452    vga_controller/nextX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 vga_controller/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_controller/nextY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.589%)  route 0.149ns (44.411%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_divider/inst/clkout1_buf/O
                         net (fo=74, routed)          0.591    -0.590    vga_controller/CLK
    SLICE_X5Y38          FDRE                                         r  vga_controller/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_controller/vcount_reg[2]/Q
                         net (fo=8, routed)           0.149    -0.301    vga_controller/vcount_reg__0[2]
    SLICE_X2Y37          LUT6 (Prop_lut6_I4_O)        0.045    -0.256 r  vga_controller/nextY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    vga_controller/nextY[5]_i_1_n_0
    SLICE_X2Y37          FDRE                                         r  vga_controller/nextY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_divider/inst/clkout1_buf/O
                         net (fo=74, routed)          0.862    -0.828    vga_controller/CLK
    SLICE_X2Y37          FDRE                                         r  vga_controller/nextY_reg[5]/C
                         clock pessimism              0.274    -0.553    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.121    -0.432    vga_controller/nextY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 vga_controller/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_controller/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.761%)  route 0.160ns (46.239%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_divider/inst/clkout1_buf/O
                         net (fo=74, routed)          0.591    -0.590    vga_controller/CLK
    SLICE_X5Y38          FDRE                                         r  vga_controller/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_controller/vcount_reg[2]/Q
                         net (fo=8, routed)           0.160    -0.289    vga_controller/vcount_reg__0[2]
    SLICE_X2Y38          LUT6 (Prop_lut6_I1_O)        0.045    -0.244 r  vga_controller/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    vga_controller/plusOp__0[5]
    SLICE_X2Y38          FDRE                                         r  vga_controller/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_divider/inst/clkout1_buf/O
                         net (fo=74, routed)          0.864    -0.826    vga_controller/CLK
    SLICE_X2Y38          FDRE                                         r  vga_controller/vcount_reg[5]/C
                         clock pessimism              0.274    -0.551    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.121    -0.430    vga_controller/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 circle_sprite/circleX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            circle_sprite/circleX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.064%)  route 0.134ns (41.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_divider/inst/clkout1_buf/O
                         net (fo=74, routed)          0.593    -0.588    circle_sprite/CLK
    SLICE_X5Y44          FDRE                                         r  circle_sprite/circleX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  circle_sprite/circleX_reg[2]/Q
                         net (fo=18, routed)          0.134    -0.313    circle_sprite/Q[2]
    SLICE_X4Y44          LUT6 (Prop_lut6_I3_O)        0.045    -0.268 r  circle_sprite/circleX[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    circle_sprite/circleX[4]_i_1_n_0
    SLICE_X4Y44          FDRE                                         r  circle_sprite/circleX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_divider/inst/clkout1_buf/O
                         net (fo=74, routed)          0.864    -0.826    circle_sprite/CLK
    SLICE_X4Y44          FDRE                                         r  circle_sprite/circleX_reg[4]/C
                         clock pessimism              0.250    -0.575    
    SLICE_X4Y44          FDRE (Hold_fdre_C_D)         0.092    -0.483    circle_sprite/circleX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 vga_controller/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_controller/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.729%)  route 0.125ns (40.271%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_divider/inst/clkout1_buf/O
                         net (fo=74, routed)          0.593    -0.588    vga_controller/CLK
    SLICE_X3Y38          FDRE                                         r  vga_controller/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  vga_controller/vcount_reg[7]/Q
                         net (fo=9, routed)           0.125    -0.322    vga_controller/vcount_reg__0[7]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.045    -0.277 r  vga_controller/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.277    vga_controller/plusOp__0[9]
    SLICE_X3Y38          FDRE                                         r  vga_controller/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_divider/inst/clkout1_buf/O
                         net (fo=74, routed)          0.864    -0.826    vga_controller/CLK
    SLICE_X3Y38          FDRE                                         r  vga_controller/vcount_reg[9]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.092    -0.496    vga_controller/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 vga_controller/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_controller/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.592%)  route 0.161ns (46.408%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_divider/inst/clkout1_buf/O
                         net (fo=74, routed)          0.595    -0.586    vga_controller/CLK
    SLICE_X3Y46          FDRE                                         r  vga_controller/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  vga_controller/hcount_reg[3]/Q
                         net (fo=9, routed)           0.161    -0.284    vga_controller/hcount_reg__0[3]
    SLICE_X4Y46          LUT6 (Prop_lut6_I4_O)        0.045    -0.239 r  vga_controller/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    vga_controller/plusOp[5]
    SLICE_X4Y46          FDRE                                         r  vga_controller/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_divider/inst/clkout1_buf/O
                         net (fo=74, routed)          0.864    -0.826    vga_controller/CLK
    SLICE_X4Y46          FDRE                                         r  vga_controller/hcount_reg[5]/C
                         clock pessimism              0.274    -0.551    
    SLICE_X4Y46          FDRE (Hold_fdre_C_D)         0.092    -0.459    vga_controller/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 vga_controller/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_controller/nextY_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (52.011%)  route 0.172ns (47.989%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_divider/inst/clkout1_buf/O
                         net (fo=74, routed)          0.593    -0.588    vga_controller/CLK
    SLICE_X3Y38          FDRE                                         r  vga_controller/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  vga_controller/vcount_reg[7]/Q
                         net (fo=9, routed)           0.172    -0.276    vga_controller/vcount_reg__0[7]
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.045    -0.231 r  vga_controller/nextY[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    vga_controller/nextY[9]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  vga_controller/nextY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_divider/inst/clkout1_buf/O
                         net (fo=74, routed)          0.864    -0.826    vga_controller/CLK
    SLICE_X2Y39          FDRE                                         r  vga_controller/nextY_reg[9]/C
                         clock pessimism              0.253    -0.572    
    SLICE_X2Y39          FDRE (Hold_fdre_C_D)         0.121    -0.451    vga_controller/nextY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 vga_controller/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_controller/vcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (63.956%)  route 0.118ns (36.044%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_divider/inst/clkout1_buf/O
                         net (fo=74, routed)          0.593    -0.588    vga_controller/CLK
    SLICE_X2Y38          FDRE                                         r  vga_controller/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  vga_controller/vcount_reg[5]/Q
                         net (fo=13, routed)          0.118    -0.307    vga_controller/vcount_reg__0[5]
    SLICE_X3Y38          LUT3 (Prop_lut3_I0_O)        0.045    -0.262 r  vga_controller/vcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    vga_controller/plusOp__0[6]
    SLICE_X3Y38          FDRE                                         r  vga_controller/vcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_divider/inst/clkout1_buf/O
                         net (fo=74, routed)          0.864    -0.826    vga_controller/CLK
    SLICE_X3Y38          FDRE                                         r  vga_controller/vcount_reg[6]/C
                         clock pessimism              0.250    -0.575    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.092    -0.483    vga_controller/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 vga_controller/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_controller/nextX_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.518%)  route 0.197ns (51.482%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_divider/inst/clkout1_buf/O
                         net (fo=74, routed)          0.593    -0.588    vga_controller/CLK
    SLICE_X4Y46          FDRE                                         r  vga_controller/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  vga_controller/hcount_reg[6]/Q
                         net (fo=11, routed)          0.197    -0.250    vga_controller/hcount_reg__0[6]
    SLICE_X2Y46          LUT6 (Prop_lut6_I4_O)        0.045    -0.205 r  vga_controller/nextX[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    vga_controller/minusOp[8]
    SLICE_X2Y46          FDRE                                         r  vga_controller/nextX_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_divider/inst/clkout1_buf/O
                         net (fo=74, routed)          0.866    -0.824    vga_controller/CLK
    SLICE_X2Y46          FDRE                                         r  vga_controller/nextX_reg[8]/C
                         clock pessimism              0.274    -0.549    
    SLICE_X2Y46          FDRE (Hold_fdre_C_D)         0.121    -0.428    vga_controller/nextX_reg[8]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 circle_sprite/ystate_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            circle_sprite/ystate_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_divider/inst/clkout1_buf/O
                         net (fo=74, routed)          0.591    -0.590    circle_sprite/CLK
    SLICE_X7Y38          FDRE                                         r  circle_sprite/ystate_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  circle_sprite/ystate_reg/Q
                         net (fo=2, routed)           0.167    -0.282    circle_sprite/ystate
    SLICE_X7Y38          LUT4 (Prop_lut4_I3_O)        0.045    -0.237 r  circle_sprite/ystate_i_1/O
                         net (fo=1, routed)           0.000    -0.237    circle_sprite/ystate_i_1_n_0
    SLICE_X7Y38          FDRE                                         r  circle_sprite/ystate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_divider/inst/clkout1_buf/O
                         net (fo=74, routed)          0.862    -0.828    circle_sprite/CLK
    SLICE_X7Y38          FDRE                                         r  circle_sprite/ystate_reg/C
                         clock pessimism              0.237    -0.590    
    SLICE_X7Y38          FDRE (Hold_fdre_C_D)         0.091    -0.499    circle_sprite/ystate_reg
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk25_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_divider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_divider/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_divider/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y40      circle_sprite/blue_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y44      circle_sprite/circleX_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y44      circle_sprite/circleX_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y44      circle_sprite/circleX_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y44      circle_sprite/circleX_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y45      circle_sprite/circleX_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y45      circle_sprite/circleX_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y45      circle_sprite/circleX_reg[9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_divider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y34      vga_controller/vsync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y40      circle_sprite/blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y40      circle_sprite/blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y44      circle_sprite/circleX_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y44      circle_sprite/circleX_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y44      circle_sprite/circleX_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y44      circle_sprite/circleX_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y45      circle_sprite/circleX_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y45      circle_sprite/circleX_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y45      circle_sprite/circleX_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y40      circle_sprite/blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y44      circle_sprite/circleX_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y44      circle_sprite/circleX_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y44      circle_sprite/circleX_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y44      circle_sprite/circleX_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y45      circle_sprite/circleX_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y45      circle_sprite/circleX_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y45      circle_sprite/circleX_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y37      circle_sprite/circleY_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y37      circle_sprite/circleY_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_divider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_divider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_divider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_divider/inst/mmcm_adv_inst/CLKFBOUT



