{"sha": "9b84f8f53ae5e684e8970c268a298614e4320ac3", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6OWI4NGY4ZjUzYWU1ZTY4NGU4OTcwYzI2OGEyOTg2MTRlNDMyMGFjMw==", "commit": {"author": {"name": "Christophe Lyon", "email": "christophe.lyon@linaro.org", "date": "2015-01-21T11:31:20Z"}, "committer": {"name": "Christophe Lyon", "email": "clyon@gcc.gnu.org", "date": "2015-01-21T11:31:20Z"}, "message": "[ARM/AArch64][testsuite] Add vqdmull_lane tests.\n\n2015-01-21  Christophe Lyon  <christophe.lyon@linaro.org>\n\n\t* gcc.target/aarch64/advsimd-intrinsics/vqdmull_lane.c: New file.\n\nFrom-SVN: r219949", "tree": {"sha": "26b6bb171a53a3974b42f45a461ddeecbee7a82b", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/26b6bb171a53a3974b42f45a461ddeecbee7a82b"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/9b84f8f53ae5e684e8970c268a298614e4320ac3", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9b84f8f53ae5e684e8970c268a298614e4320ac3", "html_url": "https://github.com/Rust-GCC/gccrs/commit/9b84f8f53ae5e684e8970c268a298614e4320ac3", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9b84f8f53ae5e684e8970c268a298614e4320ac3/comments", "author": null, "committer": null, "parents": [{"sha": "993cb7200196f41fff18fca719739ee50bb8818a", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/993cb7200196f41fff18fca719739ee50bb8818a", "html_url": "https://github.com/Rust-GCC/gccrs/commit/993cb7200196f41fff18fca719739ee50bb8818a"}], "stats": {"total": 98, "additions": 98, "deletions": 0}, "files": [{"sha": "aa73af53f0236b8b62d222024f509a2faf29a0fc", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/9b84f8f53ae5e684e8970c268a298614e4320ac3/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/9b84f8f53ae5e684e8970c268a298614e4320ac3/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=9b84f8f53ae5e684e8970c268a298614e4320ac3", "patch": "@@ -1,3 +1,7 @@\n+2015-01-21  Christophe Lyon  <christophe.lyon@linaro.org>\n+\n+\t* gcc.target/aarch64/advsimd-intrinsics/vqdmull_lane.c: New file.\n+\n 2015-01-21  Christophe Lyon  <christophe.lyon@linaro.org>\n \n \t* gcc.target/aarch64/advsimd-intrinsics/vqdmull.c: New file."}, {"sha": "12f2a6bb7f34efc73fddbf7353d5d8549ee65a1c", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vqdmull_lane.c", "status": "added", "additions": 94, "deletions": 0, "changes": 94, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/9b84f8f53ae5e684e8970c268a298614e4320ac3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvqdmull_lane.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/9b84f8f53ae5e684e8970c268a298614e4320ac3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvqdmull_lane.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvqdmull_lane.c?ref=9b84f8f53ae5e684e8970c268a298614e4320ac3", "patch": "@@ -0,0 +1,94 @@\n+#include <arm_neon.h>\n+#include \"arm-neon-ref.h\"\n+#include \"compute-ref-data.h\"\n+\n+/* Expected values of cumulative_saturation flag.  */\n+int VECT_VAR(expected_cumulative_sat,int,16,4) = 0;\n+int VECT_VAR(expected_cumulative_sat,int,32,2) = 0;\n+\n+/* Expected results.  */\n+VECT_VAR_DECL(expected,int,32,4) [] = { 0x8000, 0x8000, 0x8000, 0x8000 };\n+VECT_VAR_DECL(expected,int,64,2) [] = { 0x4000, 0x4000 };\n+\n+/* Expected values of cumulative_saturation flag when saturation\n+   occurs.  */\n+int VECT_VAR(expected_cumulative_sat2,int,16,4) = 1;\n+int VECT_VAR(expected_cumulative_sat2,int,32,2) = 1;\n+\n+/* Expected results when saturation occurs.  */\n+VECT_VAR_DECL(expected2,int,32,4) [] = { 0x7fffffff, 0x7fffffff,\n+\t\t\t\t\t 0x7fffffff, 0x7fffffff };\n+VECT_VAR_DECL(expected2,int,64,2) [] = { 0x7fffffffffffffff,\n+\t\t\t\t\t 0x7fffffffffffffff };\n+\n+#define INSN_NAME vqdmull\n+#define TEST_MSG \"VQDMULL_LANE\"\n+\n+#define FNNAME1(NAME) exec_ ## NAME\n+#define FNNAME(NAME) FNNAME1(NAME)\n+\n+void FNNAME (INSN_NAME) (void)\n+{\n+  int i;\n+\n+  /* vector_res = vqdmull_lane(vector,vector2,lane), then store the result.  */\n+#define TEST_VQDMULL_LANE2(INSN, T1, T2, W, W2, N, L, EXPECTED_CUMULATIVE_SAT, CMT) \\\n+  Set_Neon_Cumulative_Sat(0, VECT_VAR(vector_res, T1, W2, N));\t\t\\\n+  VECT_VAR(vector_res, T1, W2, N) =\t\t\t\t\t\\\n+    INSN##_lane_##T2##W(VECT_VAR(vector, T1, W, N),\t\t\t\\\n+\t\t\tVECT_VAR(vector2, T1, W, N),\t\t\t\\\n+\t\t\tL);\t\t\t\t\t\t\\\n+  vst1q_##T2##W2(VECT_VAR(result, T1, W2, N),\t\t\t\t\\\n+\t\t VECT_VAR(vector_res, T1, W2, N));\t\t\t\\\n+  CHECK_CUMULATIVE_SAT(TEST_MSG, T1, W, N, EXPECTED_CUMULATIVE_SAT, CMT)\n+\n+  /* Two auxliary macros are necessary to expand INSN.  */\n+#define TEST_VQDMULL_LANE1(INSN, T1, T2, W, W2, N, L, EXPECTED_CUMULATIVE_SAT, CMT) \\\n+  TEST_VQDMULL_LANE2(INSN, T1, T2, W, W2, N, L, EXPECTED_CUMULATIVE_SAT, CMT)\n+\n+#define TEST_VQDMULL_LANE(T1, T2, W, W2, N, L, EXPECTED_CUMULATIVE_SAT, CMT) \\\n+  TEST_VQDMULL_LANE1(INSN_NAME, T1, T2, W, W2, N, L, EXPECTED_CUMULATIVE_SAT, CMT)\n+\n+  DECL_VARIABLE(vector, int, 16, 4);\n+  DECL_VARIABLE(vector, int, 32, 2);\n+  DECL_VARIABLE(vector2, int, 16, 4);\n+  DECL_VARIABLE(vector2, int, 32, 2);\n+\n+  DECL_VARIABLE(vector_res, int, 32, 4);\n+  DECL_VARIABLE(vector_res, int, 64, 2);\n+\n+  clean_results ();\n+\n+  /* Initialize vector.  */\n+  VDUP(vector, , int, s, 16, 4, 0x1000);\n+  VDUP(vector, , int, s, 32, 2, 0x1000);\n+\n+  /* Initialize vector2.  */\n+  VDUP(vector2, , int, s, 16, 4, 0x4);\n+  VDUP(vector2, , int, s, 32, 2, 0x2);\n+\n+  /* Choose lane arbitrarily.  */\n+  TEST_VQDMULL_LANE(int, s, 16, 32, 4, 2, expected_cumulative_sat, \"\");\n+  TEST_VQDMULL_LANE(int, s, 32, 64, 2, 1, expected_cumulative_sat, \"\");\n+\n+  CHECK(TEST_MSG, int, 32, 4, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, int, 64, 2, PRIx64, expected, \"\");\n+\n+  VDUP(vector, , int, s, 16, 4, 0x8000);\n+  VDUP(vector2, , int, s, 16, 4, 0x8000);\n+  VDUP(vector, , int, s, 32, 2, 0x80000000);\n+  VDUP(vector2, , int, s, 32, 2, 0x80000000);\n+\n+#define TEST_MSG2 \"with saturation\"\n+  TEST_VQDMULL_LANE(int, s, 16, 32, 4, 2, expected_cumulative_sat2, TEST_MSG2);\n+  TEST_VQDMULL_LANE(int, s, 32, 64, 2, 1, expected_cumulative_sat2, TEST_MSG2);\n+\n+  CHECK(TEST_MSG, int, 32, 4, PRIx32, expected2, TEST_MSG2);\n+  CHECK(TEST_MSG, int, 64, 2, PRIx64, expected2, TEST_MSG2);\n+}\n+\n+int main (void)\n+{\n+  FNNAME (INSN_NAME) ();\n+  return 0;\n+}"}]}