
*** Running vivado
    with args -log BD_bidirec_0_9.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BD_bidirec_0_9.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source BD_bidirec_0_9.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:03:23 . Memory (MB): peak = 1311.090 ; gain = 0.023 ; free physical = 220 ; free virtual = 874
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BD_bidirec_0_9
Command: synth_design -top BD_bidirec_0_9 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 46562
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:01:08 . Memory (MB): peak = 1698.703 ; gain = 380.676 ; free physical = 71 ; free virtual = 415
Synthesis current peak Physical Memory [PSS] (MB): peak = 834.934; parent = 720.903; children = 114.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2713.570; parent = 1698.703; children = 1014.867
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BD_bidirec_0_9' [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.gen/sources_1/bd/BD/ip/BD_bidirec_0_9/synth/BD_bidirec_0_9.v:53]
INFO: [Synth 8-6157] synthesizing module 'bidirec' [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/bidir.v:26]
INFO: [Synth 8-6155] done synthesizing module 'bidirec' (0#1) [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/bidir.v:26]
INFO: [Synth 8-6155] done synthesizing module 'BD_bidirec_0_9' (0#1) [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.gen/sources_1/bd/BD/ip/BD_bidirec_0_9/synth/BD_bidirec_0_9.v:53]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:02:39 . Memory (MB): peak = 1764.672 ; gain = 446.645 ; free physical = 895 ; free virtual = 1601
Synthesis current peak Physical Memory [PSS] (MB): peak = 869.197; parent = 756.076; children = 114.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2779.539; parent = 1764.672; children = 1014.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:02:40 . Memory (MB): peak = 1782.484 ; gain = 464.457 ; free physical = 584 ; free virtual = 1410
Synthesis current peak Physical Memory [PSS] (MB): peak = 869.197; parent = 756.076; children = 114.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2797.352; parent = 1782.484; children = 1014.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:02:40 . Memory (MB): peak = 1790.488 ; gain = 472.461 ; free physical = 595 ; free virtual = 1437
Synthesis current peak Physical Memory [PSS] (MB): peak = 869.197; parent = 756.076; children = 114.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2805.355; parent = 1790.488; children = 1014.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:02:41 . Memory (MB): peak = 1790.488 ; gain = 472.461 ; free physical = 405 ; free virtual = 1301
Synthesis current peak Physical Memory [PSS] (MB): peak = 869.197; parent = 756.076; children = 114.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2805.355; parent = 1790.488; children = 1014.867
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:02:54 . Memory (MB): peak = 1924.676 ; gain = 606.648 ; free physical = 66 ; free virtual = 512
Synthesis current peak Physical Memory [PSS] (MB): peak = 1001.126; parent = 905.438; children = 114.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2939.543; parent = 1924.676; children = 1014.867
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:02:54 . Memory (MB): peak = 1924.676 ; gain = 606.648 ; free physical = 78 ; free virtual = 471
Synthesis current peak Physical Memory [PSS] (MB): peak = 1003.267; parent = 907.580; children = 114.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2939.543; parent = 1924.676; children = 1014.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:02:54 . Memory (MB): peak = 1924.676 ; gain = 606.648 ; free physical = 70 ; free virtual = 465
Synthesis current peak Physical Memory [PSS] (MB): peak = 1003.463; parent = 907.787; children = 114.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2939.543; parent = 1924.676; children = 1014.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_0' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:03:03 . Memory (MB): peak = 1924.676 ; gain = 606.648 ; free physical = 61 ; free virtual = 179
Synthesis current peak Physical Memory [PSS] (MB): peak = 1003.463; parent = 907.787; children = 114.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2939.543; parent = 1924.676; children = 1014.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:03:07 . Memory (MB): peak = 1924.676 ; gain = 606.648 ; free physical = 64 ; free virtual = 179
Synthesis current peak Physical Memory [PSS] (MB): peak = 1003.463; parent = 907.787; children = 114.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2939.543; parent = 1924.676; children = 1014.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:03:18 . Memory (MB): peak = 1924.676 ; gain = 606.648 ; free physical = 63 ; free virtual = 181
Synthesis current peak Physical Memory [PSS] (MB): peak = 1003.463; parent = 907.787; children = 114.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2939.543; parent = 1924.676; children = 1014.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:03:24 . Memory (MB): peak = 1924.676 ; gain = 606.648 ; free physical = 61 ; free virtual = 180
Synthesis current peak Physical Memory [PSS] (MB): peak = 1003.463; parent = 907.787; children = 114.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2939.543; parent = 1924.676; children = 1014.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:03:32 . Memory (MB): peak = 1924.676 ; gain = 606.648 ; free physical = 62 ; free virtual = 177
Synthesis current peak Physical Memory [PSS] (MB): peak = 1003.463; parent = 907.787; children = 114.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2939.543; parent = 1924.676; children = 1014.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:03:39 . Memory (MB): peak = 1924.676 ; gain = 606.648 ; free physical = 64 ; free virtual = 179
Synthesis current peak Physical Memory [PSS] (MB): peak = 1003.463; parent = 907.787; children = 114.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2939.543; parent = 1924.676; children = 1014.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:03:43 . Memory (MB): peak = 1924.676 ; gain = 606.648 ; free physical = 65 ; free virtual = 193
Synthesis current peak Physical Memory [PSS] (MB): peak = 1003.463; parent = 907.787; children = 114.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2939.543; parent = 1924.676; children = 1014.867
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:03:49 . Memory (MB): peak = 1924.676 ; gain = 606.648 ; free physical = 64 ; free virtual = 185
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:03:50 . Memory (MB): peak = 1924.684 ; gain = 606.648 ; free physical = 62 ; free virtual = 186
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1927.645 ; gain = 0.000 ; free physical = 67 ; free virtual = 335
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2014.207 ; gain = 0.000 ; free physical = 595 ; free virtual = 1048
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: ab41f23c
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:04:25 . Memory (MB): peak = 2014.207 ; gain = 700.148 ; free physical = 703 ; free virtual = 1465
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bidirec_0_9_synth_1/BD_bidirec_0_9.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 2315.289 ; gain = 301.082 ; free physical = 69 ; free virtual = 582
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bidirec_0_9_synth_1/BD_bidirec_0_9.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file BD_bidirec_0_9_utilization_synth.rpt -pb BD_bidirec_0_9_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 16 22:11:47 2026...
