{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638779180610 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638779180620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 06 15:26:20 2021 " "Processing started: Mon Dec 06 15:26:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638779180620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638779180620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALUdecoder -c ALUdecoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALUdecoder -c ALUdecoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638779180620 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638779180971 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638779180971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file aludecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUdecoder " "Found entity 1: ALUdecoder" {  } { { "ALUdecoder.v" "" { Text "C:/Users/Admin/Documents/quartus/ALUdecoder/ALUdecoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638779194163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638779194163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludecoder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file aludecoder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUdecoder_tb " "Found entity 1: ALUdecoder_tb" {  } { { "ALUdecoder_tb.v" "" { Text "C:/Users/Admin/Documents/quartus/ALUdecoder/ALUdecoder_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638779194163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638779194163 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALUdecoder " "Elaborating entity \"ALUdecoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638779194195 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ALUdecoder.v(32) " "Verilog HDL assignment warning at ALUdecoder.v(32): truncated value with size 32 to match size of target (2)" {  } { { "ALUdecoder.v" "" { Text "C:/Users/Admin/Documents/quartus/ALUdecoder/ALUdecoder.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638779194210 "|ALUdecoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ALUdecoder.v(42) " "Verilog HDL assignment warning at ALUdecoder.v(42): truncated value with size 32 to match size of target (2)" {  } { { "ALUdecoder.v" "" { Text "C:/Users/Admin/Documents/quartus/ALUdecoder/ALUdecoder.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638779194210 "|ALUdecoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ALUdecoder.v(46) " "Verilog HDL assignment warning at ALUdecoder.v(46): truncated value with size 32 to match size of target (2)" {  } { { "ALUdecoder.v" "" { Text "C:/Users/Admin/Documents/quartus/ALUdecoder/ALUdecoder.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638779194210 "|ALUdecoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ALUdecoder.v(52) " "Verilog HDL assignment warning at ALUdecoder.v(52): truncated value with size 32 to match size of target (2)" {  } { { "ALUdecoder.v" "" { Text "C:/Users/Admin/Documents/quartus/ALUdecoder/ALUdecoder.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638779194210 "|ALUdecoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ALUdecoder.v(56) " "Verilog HDL assignment warning at ALUdecoder.v(56): truncated value with size 32 to match size of target (2)" {  } { { "ALUdecoder.v" "" { Text "C:/Users/Admin/Documents/quartus/ALUdecoder/ALUdecoder.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638779194210 "|ALUdecoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ALUdecoder.v(62) " "Verilog HDL assignment warning at ALUdecoder.v(62): truncated value with size 32 to match size of target (2)" {  } { { "ALUdecoder.v" "" { Text "C:/Users/Admin/Documents/quartus/ALUdecoder/ALUdecoder.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638779194210 "|ALUdecoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp ALUdecoder.v(15) " "Verilog HDL Always Construct warning at ALUdecoder.v(15): inferring latch(es) for variable \"tmp\", which holds its previous value in one or more paths through the always construct" {  } { { "ALUdecoder.v" "" { Text "C:/Users/Admin/Documents/quartus/ALUdecoder/ALUdecoder.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638779194210 "|ALUdecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[0\] ALUdecoder.v(24) " "Inferred latch for \"tmp\[0\]\" at ALUdecoder.v(24)" {  } { { "ALUdecoder.v" "" { Text "C:/Users/Admin/Documents/quartus/ALUdecoder/ALUdecoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638779194210 "|ALUdecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[1\] ALUdecoder.v(24) " "Inferred latch for \"tmp\[1\]\" at ALUdecoder.v(24)" {  } { { "ALUdecoder.v" "" { Text "C:/Users/Admin/Documents/quartus/ALUdecoder/ALUdecoder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638779194210 "|ALUdecoder"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tmp\[0\] " "Latch tmp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct_cmd\[1\] " "Ports D and ENA on the latch are fed by the same signal funct_cmd\[1\]" {  } { { "ALUdecoder.v" "" { Text "C:/Users/Admin/Documents/quartus/ALUdecoder/ALUdecoder.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638779194727 ""}  } { { "ALUdecoder.v" "" { Text "C:/Users/Admin/Documents/quartus/ALUdecoder/ALUdecoder.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638779194727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tmp\[1\] " "Latch tmp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct_cmd\[0\] " "Ports D and ENA on the latch are fed by the same signal funct_cmd\[0\]" {  } { { "ALUdecoder.v" "" { Text "C:/Users/Admin/Documents/quartus/ALUdecoder/ALUdecoder.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638779194727 ""}  } { { "ALUdecoder.v" "" { Text "C:/Users/Admin/Documents/quartus/ALUdecoder/ALUdecoder.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638779194727 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638779194868 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638779195430 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638779195430 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638779195477 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638779195477 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638779195477 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638779195477 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4744 " "Peak virtual memory: 4744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638779195508 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 06 15:26:35 2021 " "Processing ended: Mon Dec 06 15:26:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638779195508 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638779195508 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638779195508 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638779195508 ""}
