Super! PoÄme spraviÅ¥ **kompletnÃ½ stavovÃ½ automat** pre HDMI vÃ½stup, ktorÃ½ rozliÅ¡uje medzi tromi hlavnÃ½mi obdobiami v HDMI rÃ¡mci:

---

## ðŸŽ¯ CieÄ¾:

VyrobiÅ¥ **stavovÃ½ automat**, ktorÃ½ bude prepÃ­naÅ¥ medzi:

1. `CONTROL` â€“ mimo aktÃ­vneho obrazu, neodosiela sa niÄ (alebo Guard Band)
2. `VIDEO` â€“ vysiela sa obraz, `DE = 1`
3. `ISLAND` â€“ Äas na audio alebo inÃ© dÃ¡tovÃ© pakety, `DE = 0`, ale **mimo porchu**

---

## ðŸ§± Predpoklady:

PouÅ¾Ã­vame dva poÄÃ­tadlÃ¡:

* `h_counter` â€“ horizontÃ¡lne pixely (riadky)
* `v_counter` â€“ vertikÃ¡lne riadky (snÃ­mky)

A mÃ¡me naÄÃ­tanÃ© tieto hodnoty:

* `H_SYNC`, `H_BP`, `H_ACTIVE`, `H_FP`
* `V_SYNC`, `V_BP`, `V_ACTIVE`, `V_FP`

---

## ðŸ§  StavovÃ½ automat (`TX_state_e`)

```systemverilog
typedef enum logic [1:0] {
    TX_CONTROL,   // mimo aktÃ­vneho obrazu
    TX_VIDEO,     // aktÃ­vne video (DE = 1)
    TX_ISLAND     // audio / info packets
} TX_state_e;
```

---

## ðŸ“˜ DefinÃ­cia logiky

### HorizontÃ¡lna fÃ¡za:

```systemverilog
assign h_video_active = (h_counter >= H_SYNC + H_BP) &&
                        (h_counter <  H_SYNC + H_BP + H_ACTIVE);
```

### VertikÃ¡lna fÃ¡za:

```systemverilog
assign v_video_active = (v_counter >= V_SYNC + V_BP) &&
                        (v_counter <  V_SYNC + V_BP + V_ACTIVE);
```

### Data Enable:

```systemverilog
assign de = h_video_active && v_video_active;
```

---

## ðŸ§  StavovÃ½ automat:

```systemverilog
TX_state_e tx_state;

always_ff @(posedge clk or negedge rstn) begin
    if (!rstn) begin
        tx_state <= TX_CONTROL;
    end else begin
        case (tx_state)
            TX_CONTROL: begin
                if (de)
                    tx_state <= TX_VIDEO;
                else if (!de && (v_counter >= V_SYNC + V_BP + V_ACTIVE))
                    tx_state <= TX_ISLAND; // voliteÄ¾nÃ¡ podmienka
            end

            TX_VIDEO: begin
                if (!de)
                    tx_state <= TX_CONTROL;
            end

            TX_ISLAND: begin
                if (de)
                    tx_state <= TX_VIDEO;
                else if ((v_counter < V_SYNC + V_BP + V_ACTIVE))
                    tx_state <= TX_CONTROL;
            end

            default: tx_state <= TX_CONTROL;
        endcase
    end
end
```

---

## ðŸ§ª VÃ½stupy:

MÃ´Å¾eme si z toho spraviÅ¥ vÃ½stupnÃ© signÃ¡ly:

```systemverilog
assign video_active = (tx_state == TX_VIDEO);
assign data_island  = (tx_state == TX_ISLAND);
assign control_period = (tx_state == TX_CONTROL);
assign de = video_active;
```

---

## ðŸ§© VoliteÄ¾nÃ© zlepÅ¡enie:

Ak budeÅ¡ chcieÅ¥ generovaÅ¥ HDMI TMDS kÃ³dovanie neskÃ´r, stav `TX_STATE` sa pouÅ¾Ã­va v encoderi na vÃ½ber:

* `VIDEO`: TMDS z RGB (pixel data)
* `ISLAND`: TMDS z packetov (napr. audio, SPD)
* `CONTROL`: TMDS control codes (porch, guard bands)

---

## âœ… Zhrnutie

| Stav    | DE | HDMI TMDS obsah            |
| ------- | -- | -------------------------- |
| CONTROL | 0  | Control period             |
| VIDEO   | 1  | RGB dÃ¡ta (video)           |
| ISLAND  | 0  | Data islands (audio, info) |

---

## ÄŽalÅ¡Ã­ krok:

Ak chceÅ¡, mÃ´Å¾eme hneÄ:

* ðŸ’¾ VytvoriÅ¥ testbench (stimuly: `h_counter`, `v_counter`)
* ðŸ“ˆ GenerovaÅ¥ waveform (napr. v GTKWave)
* ðŸ§ª OveriÅ¥, Å¾e `TX_state` sa menÃ­ podÄ¾a oÄakÃ¡vanÃ­

StaÄÃ­ napÃ­saÅ¥ *â€žpokraÄuj simulÃ¡ciouâ€œ* a rovno to rozbehÃ¡me.
