<stg><name>runOutputL1toL2</name>


<trans_list>

<trans id="358" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="5" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="9" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1120" op_0_bw="1120" op_1_bw="1120">
<![CDATA[
entry:7 %param_read = read i1120 @_ssdm_op_Read.ap_fifo.i1120P, i1120 %param

]]></Node>
<StgValue><ssdm name="param_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:8 %ko_1_read = read i11 @_ssdm_op_Read.ap_fifo.i11P, i11 %ko_1

]]></Node>
<StgValue><ssdm name="ko_1_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:9 %ho_read = read i11 @_ssdm_op_Read.ap_fifo.i11P, i11 %ho

]]></Node>
<StgValue><ssdm name="ho_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:10 %wo_read = read i11 @_ssdm_op_Read.ap_fifo.i11P, i11 %wo

]]></Node>
<StgValue><ssdm name="wo_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11 %ro_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %ro

]]></Node>
<StgValue><ssdm name="ro_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %co_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %co

]]></Node>
<StgValue><ssdm name="co_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:13 %so_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %so

]]></Node>
<StgValue><ssdm name="so_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="1120" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:14 %param_TILESIZE_H_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i1120.i32.i32, i1120 %param_read, i32, i32

]]></Node>
<StgValue><ssdm name="param_TILESIZE_H_i_i"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="1120" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:15 %param_TILESIZE_W_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i1120.i32.i32, i1120 %param_read, i32, i32

]]></Node>
<StgValue><ssdm name="param_TILESIZE_W_i_i"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="11" op_1_bw="1120" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:16 %trunc_ln = partselect i11 @_ssdm_op_PartSelect.i11.i1120.i32.i32, i1120 %param_read, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="11" op_1_bw="1120" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:17 %trunc_ln220_1 = partselect i11 @_ssdm_op_PartSelect.i11.i1120.i32.i32, i1120 %param_read, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln220_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:18 %or_ln375_1 = or i32 %co_read, i32 %so_read

]]></Node>
<StgValue><ssdm name="or_ln375_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:19 %or_ln375 = or i32 %or_ln375_1, i32 %ro_read

]]></Node>
<StgValue><ssdm name="or_ln375"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %icmp_ln375 = icmp_eq  i32 %or_ln375, i32

]]></Node>
<StgValue><ssdm name="icmp_ln375"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="6" op_1_bw="1120" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:21 %trunc_ln1 = partselect i6 @_ssdm_op_PartSelect.i6.i1120.i32.i32, i1120 %param_read, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="11" op_1_bw="1120" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:22 %trunc_ln100_1 = partselect i11 @_ssdm_op_PartSelect.i11.i1120.i32.i32, i1120 %param_read, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln100_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="11" op_0_bw="11" op_1_bw="1120" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:23 %trunc_ln100_2 = partselect i11 @_ssdm_op_PartSelect.i11.i1120.i32.i32, i1120 %param_read, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln100_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:24 %mul3_i_i_i = mul i11 %trunc_ln100_2, i11 %ho_read

]]></Node>
<StgValue><ssdm name="mul3_i_i_i"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:25 %mul5_i_i_i = mul i11 %trunc_ln100_1, i11 %wo_read

]]></Node>
<StgValue><ssdm name="mul5_i_i_i"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:26 %mul11_i_i_i = mul i11 %ko_1_read, i11 %trunc_ln220_1

]]></Node>
<StgValue><ssdm name="mul11_i_i_i"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="31" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:24 %mul3_i_i_i = mul i11 %trunc_ln100_2, i11 %ho_read

]]></Node>
<StgValue><ssdm name="mul3_i_i_i"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:25 %mul5_i_i_i = mul i11 %trunc_ln100_1, i11 %wo_read

]]></Node>
<StgValue><ssdm name="mul5_i_i_i"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:26 %mul11_i_i_i = mul i11 %ko_1_read, i11 %trunc_ln220_1

]]></Node>
<StgValue><ssdm name="mul11_i_i_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:24 %mul3_i_i_i = mul i11 %trunc_ln100_2, i11 %ho_read

]]></Node>
<StgValue><ssdm name="mul3_i_i_i"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:25 %mul5_i_i_i = mul i11 %trunc_ln100_1, i11 %wo_read

]]></Node>
<StgValue><ssdm name="mul5_i_i_i"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:26 %mul11_i_i_i = mul i11 %ko_1_read, i11 %trunc_ln220_1

]]></Node>
<StgValue><ssdm name="mul11_i_i_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %so, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %co, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ro, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %wo, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %ho, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %ko_1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="1120" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1120 %param, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:24 %mul3_i_i_i = mul i11 %trunc_ln100_2, i11 %ho_read

]]></Node>
<StgValue><ssdm name="mul3_i_i_i"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:25 %mul5_i_i_i = mul i11 %trunc_ln100_1, i11 %wo_read

]]></Node>
<StgValue><ssdm name="mul5_i_i_i"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:26 %mul11_i_i_i = mul i11 %ko_1_read, i11 %trunc_ln220_1

]]></Node>
<StgValue><ssdm name="mul11_i_i_i"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="32">
<![CDATA[
entry:27 %cast = zext i32 %param_TILESIZE_H_i_i

]]></Node>
<StgValue><ssdm name="cast"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="32">
<![CDATA[
entry:28 %cast1 = zext i32 %param_TILESIZE_W_i_i

]]></Node>
<StgValue><ssdm name="cast1"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:29 %bound = mul i64 %cast, i64 %cast1

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
entry:30 %br_ln103 = br void %bb67.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
bb67.i.i.i:0 %indvar_flatten = phi i64, void %entry, i64 %add_ln103_2, void %bb.i.i.i

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
bb67.i.i.i:1 %hi = phi i32, void %entry, i32 %select_ln103_1, void %bb.i.i.i

]]></Node>
<StgValue><ssdm name="hi"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
bb67.i.i.i:2 %wi = phi i32, void %entry, i32 %add_ln105, void %bb.i.i.i

]]></Node>
<StgValue><ssdm name="wi"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb67.i.i.i:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb67.i.i.i:4 %icmp_ln103 = icmp_eq  i64 %indvar_flatten, i64 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln103"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb67.i.i.i:5 %add_ln103_2 = add i64 %indvar_flatten, i64

]]></Node>
<StgValue><ssdm name="add_ln103_2"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb67.i.i.i:6 %br_ln103 = br i1 %icmp_ln103, void %._crit_edge.loopexit.i.i.i, void %.exit

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit.i.i.i:2 %icmp_ln105 = icmp_eq  i32 %wi, i32 %param_TILESIZE_W_i_i

]]></Node>
<StgValue><ssdm name="icmp_ln105"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit.i.i.i:3 %select_ln103 = select i1 %icmp_ln105, i32, i32 %wi

]]></Node>
<StgValue><ssdm name="select_ln103"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit.i.i.i:4 %add_ln103_3 = add i32, i32 %hi

]]></Node>
<StgValue><ssdm name="add_ln103_3"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit.i.i.i:5 %select_ln103_1 = select i1 %icmp_ln105, i32 %add_ln103_3, i32 %hi

]]></Node>
<StgValue><ssdm name="select_ln103_1"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.i.i.i:6 %trunc_ln103 = trunc i32 %select_ln103_1

]]></Node>
<StgValue><ssdm name="trunc_ln103"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.loopexit.i.i.i:7 %mul_ln103 = mul i6 %trunc_ln1, i6 %trunc_ln103

]]></Node>
<StgValue><ssdm name="mul_ln103"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.i.i.i:8 %trunc_ln103_1 = trunc i32 %select_ln103_1

]]></Node>
<StgValue><ssdm name="trunc_ln103_1"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.loopexit.i.i.i:9 %add_ln103 = add i11 %mul3_i_i_i, i11 %trunc_ln103_1

]]></Node>
<StgValue><ssdm name="add_ln103"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.loopexit.i.i.i:10 %add_ln103_1 = add i11 %add_ln103, i11 %mul11_i_i_i

]]></Node>
<StgValue><ssdm name="add_ln103_1"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.loopexit.i.i.i:11 %mul_ln103_1 = mul i11 %trunc_ln, i11 %add_ln103_1

]]></Node>
<StgValue><ssdm name="mul_ln103_1"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.i.i.i:14 %empty = trunc i32 %select_ln103

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.i.i.i:15 %empty_67 = trunc i32 %select_ln103

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.loopexit.i.i.i:18 %tmp2 = add i11 %mul5_i_i_i, i11 %empty

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.loopexit.i.i.i:24 %br_ln112 = br i1 %icmp_ln375, void %bb21.i.i.i, void %bb20.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb.i.i.i:3 %add_ln105 = add i32 %select_ln103, i32

]]></Node>
<StgValue><ssdm name="add_ln105"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="73" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.loopexit.i.i.i:7 %mul_ln103 = mul i6 %trunc_ln1, i6 %trunc_ln103

]]></Node>
<StgValue><ssdm name="mul_ln103"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.loopexit.i.i.i:11 %mul_ln103_1 = mul i11 %trunc_ln, i11 %add_ln103_1

]]></Node>
<StgValue><ssdm name="mul_ln103_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="75" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.loopexit.i.i.i:7 %mul_ln103 = mul i6 %trunc_ln1, i6 %trunc_ln103

]]></Node>
<StgValue><ssdm name="mul_ln103"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.loopexit.i.i.i:11 %mul_ln103_1 = mul i11 %trunc_ln, i11 %add_ln103_1

]]></Node>
<StgValue><ssdm name="mul_ln103_1"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.loopexit.i.i.i:16 %add8_i_i_i = add i6 %empty_67, i6 %mul_ln103

]]></Node>
<StgValue><ssdm name="add8_i_i_i"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.loopexit.i.i.i:19 %add15_i_i_i = add i11 %tmp2, i11 %mul_ln103_1

]]></Node>
<StgValue><ssdm name="add15_i_i_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="79" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.loopexit.i.i.i:16 %add8_i_i_i = add i6 %empty_67, i6 %mul_ln103

]]></Node>
<StgValue><ssdm name="add8_i_i_i"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="6">
<![CDATA[
._crit_edge.loopexit.i.i.i:17 %idxprom_i_i_i = zext i6 %add8_i_i_i

]]></Node>
<StgValue><ssdm name="idxprom_i_i_i"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.loopexit.i.i.i:19 %add15_i_i_i = add i11 %tmp2, i11 %mul_ln103_1

]]></Node>
<StgValue><ssdm name="add15_i_i_i"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.loopexit.i.i.i:20 %idxprom16_i_i_i = zext i11 %add15_i_i_i

]]></Node>
<StgValue><ssdm name="idxprom16_i_i_i"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit.i.i.i:21 %output_l1_0273_i_addr = getelementptr i32 %output_l1_0273_i, i64, i64 %idxprom_i_i_i

]]></Node>
<StgValue><ssdm name="output_l1_0273_i_addr"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge.loopexit.i.i.i:22 %output_l1_0273_i_load = load i6 %output_l1_0273_i_addr

]]></Node>
<StgValue><ssdm name="output_l1_0273_i_load"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit.i.i.i:23 %output_l2_reduction_0_addr = getelementptr i32 %output_l2_reduction_0, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_reduction_0_addr"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="11">
<![CDATA[
bb21.i.i.i:0 %output_l2_reduction_0_load = load i11 %output_l2_reduction_0_addr

]]></Node>
<StgValue><ssdm name="output_l2_reduction_0_load"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21.i.i.i:5 %output_l1_1274_i_addr_1 = getelementptr i32 %output_l1_1274_i, i64, i64 %idxprom_i_i_i

]]></Node>
<StgValue><ssdm name="output_l1_1274_i_addr_1"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="6">
<![CDATA[
bb21.i.i.i:6 %output_l1_1274_i_load_1 = load i6 %output_l1_1274_i_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_1274_i_load_1"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21.i.i.i:7 %output_l2_reduction_1_addr_1 = getelementptr i32 %output_l2_reduction_1, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_reduction_1_addr_1"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="11">
<![CDATA[
bb21.i.i.i:8 %output_l2_reduction_1_load = load i11 %output_l2_reduction_1_addr_1

]]></Node>
<StgValue><ssdm name="output_l2_reduction_1_load"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21.i.i.i:13 %output_l1_2275_i_addr_1 = getelementptr i32 %output_l1_2275_i, i64, i64 %idxprom_i_i_i

]]></Node>
<StgValue><ssdm name="output_l1_2275_i_addr_1"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="6">
<![CDATA[
bb21.i.i.i:14 %output_l1_2275_i_load_1 = load i6 %output_l1_2275_i_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_2275_i_load_1"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21.i.i.i:15 %output_l2_reduction_2_addr_1 = getelementptr i32 %output_l2_reduction_2, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_reduction_2_addr_1"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="11">
<![CDATA[
bb21.i.i.i:16 %output_l2_reduction_2_load = load i11 %output_l2_reduction_2_addr_1

]]></Node>
<StgValue><ssdm name="output_l2_reduction_2_load"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21.i.i.i:21 %output_l1_3276_i_addr_1 = getelementptr i32 %output_l1_3276_i, i64, i64 %idxprom_i_i_i

]]></Node>
<StgValue><ssdm name="output_l1_3276_i_addr_1"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="6">
<![CDATA[
bb21.i.i.i:22 %output_l1_3276_i_load_1 = load i6 %output_l1_3276_i_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_3276_i_load_1"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21.i.i.i:23 %output_l2_reduction_3_addr_1 = getelementptr i32 %output_l2_reduction_3, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_reduction_3_addr_1"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="11">
<![CDATA[
bb21.i.i.i:24 %output_l2_reduction_3_load = load i11 %output_l2_reduction_3_addr_1

]]></Node>
<StgValue><ssdm name="output_l2_reduction_3_load"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21.i.i.i:29 %output_l1_4277_i_addr_1 = getelementptr i32 %output_l1_4277_i, i64, i64 %idxprom_i_i_i

]]></Node>
<StgValue><ssdm name="output_l1_4277_i_addr_1"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="6">
<![CDATA[
bb21.i.i.i:30 %output_l1_4277_i_load_1 = load i6 %output_l1_4277_i_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_4277_i_load_1"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21.i.i.i:31 %output_l2_reduction_4_addr_1 = getelementptr i32 %output_l2_reduction_4, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_reduction_4_addr_1"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="11">
<![CDATA[
bb21.i.i.i:32 %output_l2_reduction_4_load = load i11 %output_l2_reduction_4_addr_1

]]></Node>
<StgValue><ssdm name="output_l2_reduction_4_load"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21.i.i.i:37 %output_l1_5278_i_addr_1 = getelementptr i32 %output_l1_5278_i, i64, i64 %idxprom_i_i_i

]]></Node>
<StgValue><ssdm name="output_l1_5278_i_addr_1"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="6">
<![CDATA[
bb21.i.i.i:38 %output_l1_5278_i_load_1 = load i6 %output_l1_5278_i_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_5278_i_load_1"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21.i.i.i:39 %output_l2_reduction_5_addr_1 = getelementptr i32 %output_l2_reduction_5, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_reduction_5_addr_1"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="11">
<![CDATA[
bb21.i.i.i:40 %output_l2_reduction_5_load = load i11 %output_l2_reduction_5_addr_1

]]></Node>
<StgValue><ssdm name="output_l2_reduction_5_load"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21.i.i.i:45 %output_l1_6279_i_addr_1 = getelementptr i32 %output_l1_6279_i, i64, i64 %idxprom_i_i_i

]]></Node>
<StgValue><ssdm name="output_l1_6279_i_addr_1"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="6">
<![CDATA[
bb21.i.i.i:46 %output_l1_6279_i_load_1 = load i6 %output_l1_6279_i_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_6279_i_load_1"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21.i.i.i:47 %output_l2_reduction_6_addr_1 = getelementptr i32 %output_l2_reduction_6, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_reduction_6_addr_1"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="11">
<![CDATA[
bb21.i.i.i:48 %output_l2_reduction_6_load = load i11 %output_l2_reduction_6_addr_1

]]></Node>
<StgValue><ssdm name="output_l2_reduction_6_load"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21.i.i.i:53 %output_l1_7280_i_addr_1 = getelementptr i32 %output_l1_7280_i, i64, i64 %idxprom_i_i_i

]]></Node>
<StgValue><ssdm name="output_l1_7280_i_addr_1"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="6">
<![CDATA[
bb21.i.i.i:54 %output_l1_7280_i_load_1 = load i6 %output_l1_7280_i_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_7280_i_load_1"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21.i.i.i:55 %output_l2_reduction_7_addr_1 = getelementptr i32 %output_l2_reduction_7, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_reduction_7_addr_1"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="11">
<![CDATA[
bb21.i.i.i:56 %output_l2_reduction_7_load = load i11 %output_l2_reduction_7_addr_1

]]></Node>
<StgValue><ssdm name="output_l2_reduction_7_load"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21.i.i.i:61 %output_l1_8281_i_addr_1 = getelementptr i32 %output_l1_8281_i, i64, i64 %idxprom_i_i_i

]]></Node>
<StgValue><ssdm name="output_l1_8281_i_addr_1"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="6">
<![CDATA[
bb21.i.i.i:62 %output_l1_8281_i_load_1 = load i6 %output_l1_8281_i_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_8281_i_load_1"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21.i.i.i:63 %output_l2_reduction_8_addr_1 = getelementptr i32 %output_l2_reduction_8, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_reduction_8_addr_1"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="11">
<![CDATA[
bb21.i.i.i:64 %output_l2_reduction_8_load = load i11 %output_l2_reduction_8_addr_1

]]></Node>
<StgValue><ssdm name="output_l2_reduction_8_load"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21.i.i.i:69 %output_l1_9282_i_addr_1 = getelementptr i32 %output_l1_9282_i, i64, i64 %idxprom_i_i_i

]]></Node>
<StgValue><ssdm name="output_l1_9282_i_addr_1"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="6">
<![CDATA[
bb21.i.i.i:70 %output_l1_9282_i_load_1 = load i6 %output_l1_9282_i_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_9282_i_load_1"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21.i.i.i:71 %output_l2_reduction_9_addr_1 = getelementptr i32 %output_l2_reduction_9, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_reduction_9_addr_1"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="11">
<![CDATA[
bb21.i.i.i:72 %output_l2_reduction_9_load = load i11 %output_l2_reduction_9_addr_1

]]></Node>
<StgValue><ssdm name="output_l2_reduction_9_load"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21.i.i.i:77 %output_l1_10283_i_addr_1 = getelementptr i32 %output_l1_10283_i, i64, i64 %idxprom_i_i_i

]]></Node>
<StgValue><ssdm name="output_l1_10283_i_addr_1"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="6">
<![CDATA[
bb21.i.i.i:78 %output_l1_10283_i_load_1 = load i6 %output_l1_10283_i_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_10283_i_load_1"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21.i.i.i:79 %output_l2_reduction_10_addr_1 = getelementptr i32 %output_l2_reduction_10, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_reduction_10_addr_1"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="11">
<![CDATA[
bb21.i.i.i:80 %output_l2_reduction_10_load = load i11 %output_l2_reduction_10_addr_1

]]></Node>
<StgValue><ssdm name="output_l2_reduction_10_load"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21.i.i.i:85 %output_l1_11284_i_addr_1 = getelementptr i32 %output_l1_11284_i, i64, i64 %idxprom_i_i_i

]]></Node>
<StgValue><ssdm name="output_l1_11284_i_addr_1"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="6">
<![CDATA[
bb21.i.i.i:86 %output_l1_11284_i_load_1 = load i6 %output_l1_11284_i_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_11284_i_load_1"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21.i.i.i:87 %output_l2_reduction_11_addr_1 = getelementptr i32 %output_l2_reduction_11, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_reduction_11_addr_1"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="11">
<![CDATA[
bb21.i.i.i:88 %output_l2_reduction_11_load = load i11 %output_l2_reduction_11_addr_1

]]></Node>
<StgValue><ssdm name="output_l2_reduction_11_load"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21.i.i.i:93 %output_l1_12285_i_addr_1 = getelementptr i32 %output_l1_12285_i, i64, i64 %idxprom_i_i_i

]]></Node>
<StgValue><ssdm name="output_l1_12285_i_addr_1"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="6">
<![CDATA[
bb21.i.i.i:94 %output_l1_12285_i_load_1 = load i6 %output_l1_12285_i_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_12285_i_load_1"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21.i.i.i:95 %output_l2_reduction_12_addr_1 = getelementptr i32 %output_l2_reduction_12, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_reduction_12_addr_1"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="11">
<![CDATA[
bb21.i.i.i:96 %output_l2_reduction_12_load = load i11 %output_l2_reduction_12_addr_1

]]></Node>
<StgValue><ssdm name="output_l2_reduction_12_load"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21.i.i.i:101 %output_l1_13286_i_addr_1 = getelementptr i32 %output_l1_13286_i, i64, i64 %idxprom_i_i_i

]]></Node>
<StgValue><ssdm name="output_l1_13286_i_addr_1"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="6">
<![CDATA[
bb21.i.i.i:102 %output_l1_13286_i_load_1 = load i6 %output_l1_13286_i_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_13286_i_load_1"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21.i.i.i:103 %output_l2_reduction_13_addr_1 = getelementptr i32 %output_l2_reduction_13, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_reduction_13_addr_1"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="11">
<![CDATA[
bb21.i.i.i:104 %output_l2_reduction_13_load = load i11 %output_l2_reduction_13_addr_1

]]></Node>
<StgValue><ssdm name="output_l2_reduction_13_load"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21.i.i.i:109 %output_l1_14287_i_addr_1 = getelementptr i32 %output_l1_14287_i, i64, i64 %idxprom_i_i_i

]]></Node>
<StgValue><ssdm name="output_l1_14287_i_addr_1"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="6">
<![CDATA[
bb21.i.i.i:110 %output_l1_14287_i_load_1 = load i6 %output_l1_14287_i_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_14287_i_load_1"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21.i.i.i:111 %output_l2_reduction_14_addr_1 = getelementptr i32 %output_l2_reduction_14, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_reduction_14_addr_1"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="11">
<![CDATA[
bb21.i.i.i:112 %output_l2_reduction_14_load = load i11 %output_l2_reduction_14_addr_1

]]></Node>
<StgValue><ssdm name="output_l2_reduction_14_load"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21.i.i.i:117 %output_l1_15288_i_addr_1 = getelementptr i32 %output_l1_15288_i, i64, i64 %idxprom_i_i_i

]]></Node>
<StgValue><ssdm name="output_l1_15288_i_addr_1"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="6">
<![CDATA[
bb21.i.i.i:118 %output_l1_15288_i_load_1 = load i6 %output_l1_15288_i_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_15288_i_load_1"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21.i.i.i:119 %output_l2_reduction_15_addr_1 = getelementptr i32 %output_l2_reduction_15, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_reduction_15_addr_1"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="11">
<![CDATA[
bb21.i.i.i:120 %output_l2_reduction_15_load = load i11 %output_l2_reduction_15_addr_1

]]></Node>
<StgValue><ssdm name="output_l2_reduction_15_load"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb20.i.i.i:3 %output_l1_1274_i_addr = getelementptr i32 %output_l1_1274_i, i64, i64 %idxprom_i_i_i

]]></Node>
<StgValue><ssdm name="output_l1_1274_i_addr"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="6">
<![CDATA[
bb20.i.i.i:4 %output_l1_1274_i_load = load i6 %output_l1_1274_i_addr

]]></Node>
<StgValue><ssdm name="output_l1_1274_i_load"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb20.i.i.i:9 %output_l1_2275_i_addr = getelementptr i32 %output_l1_2275_i, i64, i64 %idxprom_i_i_i

]]></Node>
<StgValue><ssdm name="output_l1_2275_i_addr"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="6">
<![CDATA[
bb20.i.i.i:10 %output_l1_2275_i_load = load i6 %output_l1_2275_i_addr

]]></Node>
<StgValue><ssdm name="output_l1_2275_i_load"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb20.i.i.i:15 %output_l1_3276_i_addr = getelementptr i32 %output_l1_3276_i, i64, i64 %idxprom_i_i_i

]]></Node>
<StgValue><ssdm name="output_l1_3276_i_addr"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="6">
<![CDATA[
bb20.i.i.i:16 %output_l1_3276_i_load = load i6 %output_l1_3276_i_addr

]]></Node>
<StgValue><ssdm name="output_l1_3276_i_load"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb20.i.i.i:21 %output_l1_4277_i_addr = getelementptr i32 %output_l1_4277_i, i64, i64 %idxprom_i_i_i

]]></Node>
<StgValue><ssdm name="output_l1_4277_i_addr"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="6">
<![CDATA[
bb20.i.i.i:22 %output_l1_4277_i_load = load i6 %output_l1_4277_i_addr

]]></Node>
<StgValue><ssdm name="output_l1_4277_i_load"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb20.i.i.i:27 %output_l1_5278_i_addr = getelementptr i32 %output_l1_5278_i, i64, i64 %idxprom_i_i_i

]]></Node>
<StgValue><ssdm name="output_l1_5278_i_addr"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="6">
<![CDATA[
bb20.i.i.i:28 %output_l1_5278_i_load = load i6 %output_l1_5278_i_addr

]]></Node>
<StgValue><ssdm name="output_l1_5278_i_load"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb20.i.i.i:33 %output_l1_6279_i_addr = getelementptr i32 %output_l1_6279_i, i64, i64 %idxprom_i_i_i

]]></Node>
<StgValue><ssdm name="output_l1_6279_i_addr"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="6">
<![CDATA[
bb20.i.i.i:34 %output_l1_6279_i_load = load i6 %output_l1_6279_i_addr

]]></Node>
<StgValue><ssdm name="output_l1_6279_i_load"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb20.i.i.i:39 %output_l1_7280_i_addr = getelementptr i32 %output_l1_7280_i, i64, i64 %idxprom_i_i_i

]]></Node>
<StgValue><ssdm name="output_l1_7280_i_addr"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="6">
<![CDATA[
bb20.i.i.i:40 %output_l1_7280_i_load = load i6 %output_l1_7280_i_addr

]]></Node>
<StgValue><ssdm name="output_l1_7280_i_load"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb20.i.i.i:45 %output_l1_8281_i_addr = getelementptr i32 %output_l1_8281_i, i64, i64 %idxprom_i_i_i

]]></Node>
<StgValue><ssdm name="output_l1_8281_i_addr"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="6">
<![CDATA[
bb20.i.i.i:46 %output_l1_8281_i_load = load i6 %output_l1_8281_i_addr

]]></Node>
<StgValue><ssdm name="output_l1_8281_i_load"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb20.i.i.i:51 %output_l1_9282_i_addr = getelementptr i32 %output_l1_9282_i, i64, i64 %idxprom_i_i_i

]]></Node>
<StgValue><ssdm name="output_l1_9282_i_addr"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="6">
<![CDATA[
bb20.i.i.i:52 %output_l1_9282_i_load = load i6 %output_l1_9282_i_addr

]]></Node>
<StgValue><ssdm name="output_l1_9282_i_load"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb20.i.i.i:57 %output_l1_10283_i_addr = getelementptr i32 %output_l1_10283_i, i64, i64 %idxprom_i_i_i

]]></Node>
<StgValue><ssdm name="output_l1_10283_i_addr"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="6">
<![CDATA[
bb20.i.i.i:58 %output_l1_10283_i_load = load i6 %output_l1_10283_i_addr

]]></Node>
<StgValue><ssdm name="output_l1_10283_i_load"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb20.i.i.i:63 %output_l1_11284_i_addr = getelementptr i32 %output_l1_11284_i, i64, i64 %idxprom_i_i_i

]]></Node>
<StgValue><ssdm name="output_l1_11284_i_addr"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="6">
<![CDATA[
bb20.i.i.i:64 %output_l1_11284_i_load = load i6 %output_l1_11284_i_addr

]]></Node>
<StgValue><ssdm name="output_l1_11284_i_load"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb20.i.i.i:69 %output_l1_12285_i_addr = getelementptr i32 %output_l1_12285_i, i64, i64 %idxprom_i_i_i

]]></Node>
<StgValue><ssdm name="output_l1_12285_i_addr"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="6">
<![CDATA[
bb20.i.i.i:70 %output_l1_12285_i_load = load i6 %output_l1_12285_i_addr

]]></Node>
<StgValue><ssdm name="output_l1_12285_i_load"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb20.i.i.i:75 %output_l1_13286_i_addr = getelementptr i32 %output_l1_13286_i, i64, i64 %idxprom_i_i_i

]]></Node>
<StgValue><ssdm name="output_l1_13286_i_addr"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="6">
<![CDATA[
bb20.i.i.i:76 %output_l1_13286_i_load = load i6 %output_l1_13286_i_addr

]]></Node>
<StgValue><ssdm name="output_l1_13286_i_load"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb20.i.i.i:81 %output_l1_14287_i_addr = getelementptr i32 %output_l1_14287_i, i64, i64 %idxprom_i_i_i

]]></Node>
<StgValue><ssdm name="output_l1_14287_i_addr"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="6">
<![CDATA[
bb20.i.i.i:82 %output_l1_14287_i_load = load i6 %output_l1_14287_i_addr

]]></Node>
<StgValue><ssdm name="output_l1_14287_i_load"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb20.i.i.i:87 %output_l1_15288_i_addr = getelementptr i32 %output_l1_15288_i, i64, i64 %idxprom_i_i_i

]]></Node>
<StgValue><ssdm name="output_l1_15288_i_addr"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="6">
<![CDATA[
bb20.i.i.i:88 %output_l1_15288_i_load = load i6 %output_l1_15288_i_addr

]]></Node>
<StgValue><ssdm name="output_l1_15288_i_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="177" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit.i.i.i:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_L2_H_LOOP_L2_W_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.loopexit.i.i.i:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.loopexit.i.i.i:12 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit.i.i.i:13 %specloopname_ln105 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln105"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge.loopexit.i.i.i:22 %output_l1_0273_i_load = load i6 %output_l1_0273_i_addr

]]></Node>
<StgValue><ssdm name="output_l1_0273_i_load"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="11">
<![CDATA[
bb21.i.i.i:0 %output_l2_reduction_0_load = load i11 %output_l2_reduction_0_addr

]]></Node>
<StgValue><ssdm name="output_l2_reduction_0_load"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb21.i.i.i:1 %add_ln117 = add i32 %output_l2_reduction_0_load, i32 %output_l1_0273_i_load

]]></Node>
<StgValue><ssdm name="add_ln117"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
bb21.i.i.i:2 %store_ln117 = store i32 %add_ln117, i11 %output_l2_reduction_0_addr, i32 %output_l2_reduction_0_load

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21.i.i.i:3 %output_l2_0_addr_1 = getelementptr i32 %output_l2_0, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_0_addr_1"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb21.i.i.i:4 %store_ln119 = store i32 %add_ln117, i11 %output_l2_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="6">
<![CDATA[
bb21.i.i.i:6 %output_l1_1274_i_load_1 = load i6 %output_l1_1274_i_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_1274_i_load_1"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="11">
<![CDATA[
bb21.i.i.i:8 %output_l2_reduction_1_load = load i11 %output_l2_reduction_1_addr_1

]]></Node>
<StgValue><ssdm name="output_l2_reduction_1_load"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb21.i.i.i:9 %add_ln117_1 = add i32 %output_l2_reduction_1_load, i32 %output_l1_1274_i_load_1

]]></Node>
<StgValue><ssdm name="add_ln117_1"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
bb21.i.i.i:10 %store_ln117 = store i32 %add_ln117_1, i11 %output_l2_reduction_1_addr_1, i32 %output_l2_reduction_1_load

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21.i.i.i:11 %output_l2_1_addr_1 = getelementptr i32 %output_l2_1, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_1_addr_1"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb21.i.i.i:12 %store_ln119 = store i32 %add_ln117_1, i11 %output_l2_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="6">
<![CDATA[
bb21.i.i.i:14 %output_l1_2275_i_load_1 = load i6 %output_l1_2275_i_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_2275_i_load_1"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="11">
<![CDATA[
bb21.i.i.i:16 %output_l2_reduction_2_load = load i11 %output_l2_reduction_2_addr_1

]]></Node>
<StgValue><ssdm name="output_l2_reduction_2_load"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb21.i.i.i:17 %add_ln117_2 = add i32 %output_l2_reduction_2_load, i32 %output_l1_2275_i_load_1

]]></Node>
<StgValue><ssdm name="add_ln117_2"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
bb21.i.i.i:18 %store_ln117 = store i32 %add_ln117_2, i11 %output_l2_reduction_2_addr_1, i32 %output_l2_reduction_2_load

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21.i.i.i:19 %output_l2_2_addr_1 = getelementptr i32 %output_l2_2, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_2_addr_1"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb21.i.i.i:20 %store_ln119 = store i32 %add_ln117_2, i11 %output_l2_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="6">
<![CDATA[
bb21.i.i.i:22 %output_l1_3276_i_load_1 = load i6 %output_l1_3276_i_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_3276_i_load_1"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="11">
<![CDATA[
bb21.i.i.i:24 %output_l2_reduction_3_load = load i11 %output_l2_reduction_3_addr_1

]]></Node>
<StgValue><ssdm name="output_l2_reduction_3_load"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb21.i.i.i:25 %add_ln117_3 = add i32 %output_l2_reduction_3_load, i32 %output_l1_3276_i_load_1

]]></Node>
<StgValue><ssdm name="add_ln117_3"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
bb21.i.i.i:26 %store_ln117 = store i32 %add_ln117_3, i11 %output_l2_reduction_3_addr_1, i32 %output_l2_reduction_3_load

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21.i.i.i:27 %output_l2_3_addr_1 = getelementptr i32 %output_l2_3, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_3_addr_1"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb21.i.i.i:28 %store_ln119 = store i32 %add_ln117_3, i11 %output_l2_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="6">
<![CDATA[
bb21.i.i.i:30 %output_l1_4277_i_load_1 = load i6 %output_l1_4277_i_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_4277_i_load_1"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="11">
<![CDATA[
bb21.i.i.i:32 %output_l2_reduction_4_load = load i11 %output_l2_reduction_4_addr_1

]]></Node>
<StgValue><ssdm name="output_l2_reduction_4_load"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb21.i.i.i:33 %add_ln117_4 = add i32 %output_l2_reduction_4_load, i32 %output_l1_4277_i_load_1

]]></Node>
<StgValue><ssdm name="add_ln117_4"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
bb21.i.i.i:34 %store_ln117 = store i32 %add_ln117_4, i11 %output_l2_reduction_4_addr_1, i32 %output_l2_reduction_4_load

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21.i.i.i:35 %output_l2_4_addr_1 = getelementptr i32 %output_l2_4, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_4_addr_1"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb21.i.i.i:36 %store_ln119 = store i32 %add_ln117_4, i11 %output_l2_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="6">
<![CDATA[
bb21.i.i.i:38 %output_l1_5278_i_load_1 = load i6 %output_l1_5278_i_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_5278_i_load_1"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="11">
<![CDATA[
bb21.i.i.i:40 %output_l2_reduction_5_load = load i11 %output_l2_reduction_5_addr_1

]]></Node>
<StgValue><ssdm name="output_l2_reduction_5_load"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb21.i.i.i:41 %add_ln117_5 = add i32 %output_l2_reduction_5_load, i32 %output_l1_5278_i_load_1

]]></Node>
<StgValue><ssdm name="add_ln117_5"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
bb21.i.i.i:42 %store_ln117 = store i32 %add_ln117_5, i11 %output_l2_reduction_5_addr_1, i32 %output_l2_reduction_5_load

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21.i.i.i:43 %output_l2_5_addr_1 = getelementptr i32 %output_l2_5, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_5_addr_1"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb21.i.i.i:44 %store_ln119 = store i32 %add_ln117_5, i11 %output_l2_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="6">
<![CDATA[
bb21.i.i.i:46 %output_l1_6279_i_load_1 = load i6 %output_l1_6279_i_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_6279_i_load_1"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="11">
<![CDATA[
bb21.i.i.i:48 %output_l2_reduction_6_load = load i11 %output_l2_reduction_6_addr_1

]]></Node>
<StgValue><ssdm name="output_l2_reduction_6_load"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb21.i.i.i:49 %add_ln117_6 = add i32 %output_l2_reduction_6_load, i32 %output_l1_6279_i_load_1

]]></Node>
<StgValue><ssdm name="add_ln117_6"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
bb21.i.i.i:50 %store_ln117 = store i32 %add_ln117_6, i11 %output_l2_reduction_6_addr_1, i32 %output_l2_reduction_6_load

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21.i.i.i:51 %output_l2_6_addr_1 = getelementptr i32 %output_l2_6, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_6_addr_1"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb21.i.i.i:52 %store_ln119 = store i32 %add_ln117_6, i11 %output_l2_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="6">
<![CDATA[
bb21.i.i.i:54 %output_l1_7280_i_load_1 = load i6 %output_l1_7280_i_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_7280_i_load_1"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="11">
<![CDATA[
bb21.i.i.i:56 %output_l2_reduction_7_load = load i11 %output_l2_reduction_7_addr_1

]]></Node>
<StgValue><ssdm name="output_l2_reduction_7_load"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb21.i.i.i:57 %add_ln117_7 = add i32 %output_l2_reduction_7_load, i32 %output_l1_7280_i_load_1

]]></Node>
<StgValue><ssdm name="add_ln117_7"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
bb21.i.i.i:58 %store_ln117 = store i32 %add_ln117_7, i11 %output_l2_reduction_7_addr_1, i32 %output_l2_reduction_7_load

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21.i.i.i:59 %output_l2_7_addr_1 = getelementptr i32 %output_l2_7, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_7_addr_1"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb21.i.i.i:60 %store_ln119 = store i32 %add_ln117_7, i11 %output_l2_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="6">
<![CDATA[
bb21.i.i.i:62 %output_l1_8281_i_load_1 = load i6 %output_l1_8281_i_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_8281_i_load_1"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="11">
<![CDATA[
bb21.i.i.i:64 %output_l2_reduction_8_load = load i11 %output_l2_reduction_8_addr_1

]]></Node>
<StgValue><ssdm name="output_l2_reduction_8_load"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb21.i.i.i:65 %add_ln117_8 = add i32 %output_l2_reduction_8_load, i32 %output_l1_8281_i_load_1

]]></Node>
<StgValue><ssdm name="add_ln117_8"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
bb21.i.i.i:66 %store_ln117 = store i32 %add_ln117_8, i11 %output_l2_reduction_8_addr_1, i32 %output_l2_reduction_8_load

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21.i.i.i:67 %output_l2_8_addr_1 = getelementptr i32 %output_l2_8, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_8_addr_1"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb21.i.i.i:68 %store_ln119 = store i32 %add_ln117_8, i11 %output_l2_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="6">
<![CDATA[
bb21.i.i.i:70 %output_l1_9282_i_load_1 = load i6 %output_l1_9282_i_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_9282_i_load_1"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="11">
<![CDATA[
bb21.i.i.i:72 %output_l2_reduction_9_load = load i11 %output_l2_reduction_9_addr_1

]]></Node>
<StgValue><ssdm name="output_l2_reduction_9_load"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb21.i.i.i:73 %add_ln117_9 = add i32 %output_l2_reduction_9_load, i32 %output_l1_9282_i_load_1

]]></Node>
<StgValue><ssdm name="add_ln117_9"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
bb21.i.i.i:74 %store_ln117 = store i32 %add_ln117_9, i11 %output_l2_reduction_9_addr_1, i32 %output_l2_reduction_9_load

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21.i.i.i:75 %output_l2_9_addr_1 = getelementptr i32 %output_l2_9, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_9_addr_1"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb21.i.i.i:76 %store_ln119 = store i32 %add_ln117_9, i11 %output_l2_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="6">
<![CDATA[
bb21.i.i.i:78 %output_l1_10283_i_load_1 = load i6 %output_l1_10283_i_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_10283_i_load_1"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="11">
<![CDATA[
bb21.i.i.i:80 %output_l2_reduction_10_load = load i11 %output_l2_reduction_10_addr_1

]]></Node>
<StgValue><ssdm name="output_l2_reduction_10_load"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb21.i.i.i:81 %add_ln117_10 = add i32 %output_l2_reduction_10_load, i32 %output_l1_10283_i_load_1

]]></Node>
<StgValue><ssdm name="add_ln117_10"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
bb21.i.i.i:82 %store_ln117 = store i32 %add_ln117_10, i11 %output_l2_reduction_10_addr_1, i32 %output_l2_reduction_10_load

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21.i.i.i:83 %output_l2_10_addr_1 = getelementptr i32 %output_l2_10, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_10_addr_1"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb21.i.i.i:84 %store_ln119 = store i32 %add_ln117_10, i11 %output_l2_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="6">
<![CDATA[
bb21.i.i.i:86 %output_l1_11284_i_load_1 = load i6 %output_l1_11284_i_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_11284_i_load_1"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="11">
<![CDATA[
bb21.i.i.i:88 %output_l2_reduction_11_load = load i11 %output_l2_reduction_11_addr_1

]]></Node>
<StgValue><ssdm name="output_l2_reduction_11_load"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb21.i.i.i:89 %add_ln117_11 = add i32 %output_l2_reduction_11_load, i32 %output_l1_11284_i_load_1

]]></Node>
<StgValue><ssdm name="add_ln117_11"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
bb21.i.i.i:90 %store_ln117 = store i32 %add_ln117_11, i11 %output_l2_reduction_11_addr_1, i32 %output_l2_reduction_11_load

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21.i.i.i:91 %output_l2_11_addr_1 = getelementptr i32 %output_l2_11, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_11_addr_1"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb21.i.i.i:92 %store_ln119 = store i32 %add_ln117_11, i11 %output_l2_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="6">
<![CDATA[
bb21.i.i.i:94 %output_l1_12285_i_load_1 = load i6 %output_l1_12285_i_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_12285_i_load_1"/></StgValue>
</operation>

<operation id="254" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="11">
<![CDATA[
bb21.i.i.i:96 %output_l2_reduction_12_load = load i11 %output_l2_reduction_12_addr_1

]]></Node>
<StgValue><ssdm name="output_l2_reduction_12_load"/></StgValue>
</operation>

<operation id="255" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb21.i.i.i:97 %add_ln117_12 = add i32 %output_l2_reduction_12_load, i32 %output_l1_12285_i_load_1

]]></Node>
<StgValue><ssdm name="add_ln117_12"/></StgValue>
</operation>

<operation id="256" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
bb21.i.i.i:98 %store_ln117 = store i32 %add_ln117_12, i11 %output_l2_reduction_12_addr_1, i32 %output_l2_reduction_12_load

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="257" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21.i.i.i:99 %output_l2_12_addr_1 = getelementptr i32 %output_l2_12, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_12_addr_1"/></StgValue>
</operation>

<operation id="258" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb21.i.i.i:100 %store_ln119 = store i32 %add_ln117_12, i11 %output_l2_12_addr_1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="259" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="6">
<![CDATA[
bb21.i.i.i:102 %output_l1_13286_i_load_1 = load i6 %output_l1_13286_i_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_13286_i_load_1"/></StgValue>
</operation>

<operation id="260" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="11">
<![CDATA[
bb21.i.i.i:104 %output_l2_reduction_13_load = load i11 %output_l2_reduction_13_addr_1

]]></Node>
<StgValue><ssdm name="output_l2_reduction_13_load"/></StgValue>
</operation>

<operation id="261" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb21.i.i.i:105 %add_ln117_13 = add i32 %output_l2_reduction_13_load, i32 %output_l1_13286_i_load_1

]]></Node>
<StgValue><ssdm name="add_ln117_13"/></StgValue>
</operation>

<operation id="262" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
bb21.i.i.i:106 %store_ln117 = store i32 %add_ln117_13, i11 %output_l2_reduction_13_addr_1, i32 %output_l2_reduction_13_load

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="263" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21.i.i.i:107 %output_l2_13_addr_1 = getelementptr i32 %output_l2_13, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_13_addr_1"/></StgValue>
</operation>

<operation id="264" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb21.i.i.i:108 %store_ln119 = store i32 %add_ln117_13, i11 %output_l2_13_addr_1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="265" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="6">
<![CDATA[
bb21.i.i.i:110 %output_l1_14287_i_load_1 = load i6 %output_l1_14287_i_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_14287_i_load_1"/></StgValue>
</operation>

<operation id="266" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="11">
<![CDATA[
bb21.i.i.i:112 %output_l2_reduction_14_load = load i11 %output_l2_reduction_14_addr_1

]]></Node>
<StgValue><ssdm name="output_l2_reduction_14_load"/></StgValue>
</operation>

<operation id="267" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb21.i.i.i:113 %add_ln117_14 = add i32 %output_l2_reduction_14_load, i32 %output_l1_14287_i_load_1

]]></Node>
<StgValue><ssdm name="add_ln117_14"/></StgValue>
</operation>

<operation id="268" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
bb21.i.i.i:114 %store_ln117 = store i32 %add_ln117_14, i11 %output_l2_reduction_14_addr_1, i32 %output_l2_reduction_14_load

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="269" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb21.i.i.i:115 %output_l2_14_addr_1 = getelementptr i32 %output_l2_14, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_14_addr_1"/></StgValue>
</operation>

<operation id="270" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb21.i.i.i:116 %store_ln119 = store i32 %add_ln117_14, i11 %output_l2_14_addr_1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="271" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="6">
<![CDATA[
bb21.i.i.i:118 %output_l1_15288_i_load_1 = load i6 %output_l1_15288_i_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_15288_i_load_1"/></StgValue>
</operation>

<operation id="272" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="11">
<![CDATA[
bb21.i.i.i:120 %output_l2_reduction_15_load = load i11 %output_l2_reduction_15_addr_1

]]></Node>
<StgValue><ssdm name="output_l2_reduction_15_load"/></StgValue>
</operation>

<operation id="273" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb21.i.i.i:121 %add_ln117_15 = add i32 %output_l2_reduction_15_load, i32 %output_l1_15288_i_load_1

]]></Node>
<StgValue><ssdm name="add_ln117_15"/></StgValue>
</operation>

<operation id="274" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
bb21.i.i.i:122 %store_ln117 = store i32 %add_ln117_15, i11 %output_l2_reduction_15_addr_1, i32 %output_l2_reduction_15_load

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="275" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
bb21.i.i.i:123 %br_ln0 = br void %bb.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="276" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb20.i.i.i:0 %store_ln114 = store i32 %output_l1_0273_i_load, i11 %output_l2_reduction_0_addr

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="277" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb20.i.i.i:1 %output_l2_0_addr = getelementptr i32 %output_l2_0, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_0_addr"/></StgValue>
</operation>

<operation id="278" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb20.i.i.i:2 %store_ln119 = store i32 %output_l1_0273_i_load, i11 %output_l2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="279" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="6">
<![CDATA[
bb20.i.i.i:4 %output_l1_1274_i_load = load i6 %output_l1_1274_i_addr

]]></Node>
<StgValue><ssdm name="output_l1_1274_i_load"/></StgValue>
</operation>

<operation id="280" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb20.i.i.i:5 %output_l2_reduction_1_addr = getelementptr i32 %output_l2_reduction_1, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_reduction_1_addr"/></StgValue>
</operation>

<operation id="281" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb20.i.i.i:6 %store_ln114 = store i32 %output_l1_1274_i_load, i11 %output_l2_reduction_1_addr

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="282" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb20.i.i.i:7 %output_l2_1_addr = getelementptr i32 %output_l2_1, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_1_addr"/></StgValue>
</operation>

<operation id="283" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb20.i.i.i:8 %store_ln119 = store i32 %output_l1_1274_i_load, i11 %output_l2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="284" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="6">
<![CDATA[
bb20.i.i.i:10 %output_l1_2275_i_load = load i6 %output_l1_2275_i_addr

]]></Node>
<StgValue><ssdm name="output_l1_2275_i_load"/></StgValue>
</operation>

<operation id="285" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb20.i.i.i:11 %output_l2_reduction_2_addr = getelementptr i32 %output_l2_reduction_2, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_reduction_2_addr"/></StgValue>
</operation>

<operation id="286" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb20.i.i.i:12 %store_ln114 = store i32 %output_l1_2275_i_load, i11 %output_l2_reduction_2_addr

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="287" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb20.i.i.i:13 %output_l2_2_addr = getelementptr i32 %output_l2_2, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_2_addr"/></StgValue>
</operation>

<operation id="288" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb20.i.i.i:14 %store_ln119 = store i32 %output_l1_2275_i_load, i11 %output_l2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="289" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="6">
<![CDATA[
bb20.i.i.i:16 %output_l1_3276_i_load = load i6 %output_l1_3276_i_addr

]]></Node>
<StgValue><ssdm name="output_l1_3276_i_load"/></StgValue>
</operation>

<operation id="290" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb20.i.i.i:17 %output_l2_reduction_3_addr = getelementptr i32 %output_l2_reduction_3, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_reduction_3_addr"/></StgValue>
</operation>

<operation id="291" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb20.i.i.i:18 %store_ln114 = store i32 %output_l1_3276_i_load, i11 %output_l2_reduction_3_addr

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="292" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb20.i.i.i:19 %output_l2_3_addr = getelementptr i32 %output_l2_3, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_3_addr"/></StgValue>
</operation>

<operation id="293" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb20.i.i.i:20 %store_ln119 = store i32 %output_l1_3276_i_load, i11 %output_l2_3_addr

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="294" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="6">
<![CDATA[
bb20.i.i.i:22 %output_l1_4277_i_load = load i6 %output_l1_4277_i_addr

]]></Node>
<StgValue><ssdm name="output_l1_4277_i_load"/></StgValue>
</operation>

<operation id="295" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb20.i.i.i:23 %output_l2_reduction_4_addr = getelementptr i32 %output_l2_reduction_4, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_reduction_4_addr"/></StgValue>
</operation>

<operation id="296" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb20.i.i.i:24 %store_ln114 = store i32 %output_l1_4277_i_load, i11 %output_l2_reduction_4_addr

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="297" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb20.i.i.i:25 %output_l2_4_addr = getelementptr i32 %output_l2_4, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_4_addr"/></StgValue>
</operation>

<operation id="298" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb20.i.i.i:26 %store_ln119 = store i32 %output_l1_4277_i_load, i11 %output_l2_4_addr

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="299" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="6">
<![CDATA[
bb20.i.i.i:28 %output_l1_5278_i_load = load i6 %output_l1_5278_i_addr

]]></Node>
<StgValue><ssdm name="output_l1_5278_i_load"/></StgValue>
</operation>

<operation id="300" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb20.i.i.i:29 %output_l2_reduction_5_addr = getelementptr i32 %output_l2_reduction_5, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_reduction_5_addr"/></StgValue>
</operation>

<operation id="301" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb20.i.i.i:30 %store_ln114 = store i32 %output_l1_5278_i_load, i11 %output_l2_reduction_5_addr

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="302" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb20.i.i.i:31 %output_l2_5_addr = getelementptr i32 %output_l2_5, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_5_addr"/></StgValue>
</operation>

<operation id="303" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb20.i.i.i:32 %store_ln119 = store i32 %output_l1_5278_i_load, i11 %output_l2_5_addr

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="304" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="6">
<![CDATA[
bb20.i.i.i:34 %output_l1_6279_i_load = load i6 %output_l1_6279_i_addr

]]></Node>
<StgValue><ssdm name="output_l1_6279_i_load"/></StgValue>
</operation>

<operation id="305" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb20.i.i.i:35 %output_l2_reduction_6_addr = getelementptr i32 %output_l2_reduction_6, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_reduction_6_addr"/></StgValue>
</operation>

<operation id="306" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb20.i.i.i:36 %store_ln114 = store i32 %output_l1_6279_i_load, i11 %output_l2_reduction_6_addr

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="307" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb20.i.i.i:37 %output_l2_6_addr = getelementptr i32 %output_l2_6, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_6_addr"/></StgValue>
</operation>

<operation id="308" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb20.i.i.i:38 %store_ln119 = store i32 %output_l1_6279_i_load, i11 %output_l2_6_addr

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="309" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="6">
<![CDATA[
bb20.i.i.i:40 %output_l1_7280_i_load = load i6 %output_l1_7280_i_addr

]]></Node>
<StgValue><ssdm name="output_l1_7280_i_load"/></StgValue>
</operation>

<operation id="310" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb20.i.i.i:41 %output_l2_reduction_7_addr = getelementptr i32 %output_l2_reduction_7, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_reduction_7_addr"/></StgValue>
</operation>

<operation id="311" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb20.i.i.i:42 %store_ln114 = store i32 %output_l1_7280_i_load, i11 %output_l2_reduction_7_addr

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="312" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb20.i.i.i:43 %output_l2_7_addr = getelementptr i32 %output_l2_7, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_7_addr"/></StgValue>
</operation>

<operation id="313" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb20.i.i.i:44 %store_ln119 = store i32 %output_l1_7280_i_load, i11 %output_l2_7_addr

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="314" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="6">
<![CDATA[
bb20.i.i.i:46 %output_l1_8281_i_load = load i6 %output_l1_8281_i_addr

]]></Node>
<StgValue><ssdm name="output_l1_8281_i_load"/></StgValue>
</operation>

<operation id="315" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb20.i.i.i:47 %output_l2_reduction_8_addr = getelementptr i32 %output_l2_reduction_8, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_reduction_8_addr"/></StgValue>
</operation>

<operation id="316" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb20.i.i.i:48 %store_ln114 = store i32 %output_l1_8281_i_load, i11 %output_l2_reduction_8_addr

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="317" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb20.i.i.i:49 %output_l2_8_addr = getelementptr i32 %output_l2_8, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_8_addr"/></StgValue>
</operation>

<operation id="318" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb20.i.i.i:50 %store_ln119 = store i32 %output_l1_8281_i_load, i11 %output_l2_8_addr

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="319" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="6">
<![CDATA[
bb20.i.i.i:52 %output_l1_9282_i_load = load i6 %output_l1_9282_i_addr

]]></Node>
<StgValue><ssdm name="output_l1_9282_i_load"/></StgValue>
</operation>

<operation id="320" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb20.i.i.i:53 %output_l2_reduction_9_addr = getelementptr i32 %output_l2_reduction_9, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_reduction_9_addr"/></StgValue>
</operation>

<operation id="321" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb20.i.i.i:54 %store_ln114 = store i32 %output_l1_9282_i_load, i11 %output_l2_reduction_9_addr

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="322" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb20.i.i.i:55 %output_l2_9_addr = getelementptr i32 %output_l2_9, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_9_addr"/></StgValue>
</operation>

<operation id="323" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb20.i.i.i:56 %store_ln119 = store i32 %output_l1_9282_i_load, i11 %output_l2_9_addr

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="324" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="6">
<![CDATA[
bb20.i.i.i:58 %output_l1_10283_i_load = load i6 %output_l1_10283_i_addr

]]></Node>
<StgValue><ssdm name="output_l1_10283_i_load"/></StgValue>
</operation>

<operation id="325" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb20.i.i.i:59 %output_l2_reduction_10_addr = getelementptr i32 %output_l2_reduction_10, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_reduction_10_addr"/></StgValue>
</operation>

<operation id="326" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb20.i.i.i:60 %store_ln114 = store i32 %output_l1_10283_i_load, i11 %output_l2_reduction_10_addr

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="327" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb20.i.i.i:61 %output_l2_10_addr = getelementptr i32 %output_l2_10, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_10_addr"/></StgValue>
</operation>

<operation id="328" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb20.i.i.i:62 %store_ln119 = store i32 %output_l1_10283_i_load, i11 %output_l2_10_addr

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="329" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="6">
<![CDATA[
bb20.i.i.i:64 %output_l1_11284_i_load = load i6 %output_l1_11284_i_addr

]]></Node>
<StgValue><ssdm name="output_l1_11284_i_load"/></StgValue>
</operation>

<operation id="330" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb20.i.i.i:65 %output_l2_reduction_11_addr = getelementptr i32 %output_l2_reduction_11, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_reduction_11_addr"/></StgValue>
</operation>

<operation id="331" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb20.i.i.i:66 %store_ln114 = store i32 %output_l1_11284_i_load, i11 %output_l2_reduction_11_addr

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="332" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb20.i.i.i:67 %output_l2_11_addr = getelementptr i32 %output_l2_11, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_11_addr"/></StgValue>
</operation>

<operation id="333" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb20.i.i.i:68 %store_ln119 = store i32 %output_l1_11284_i_load, i11 %output_l2_11_addr

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="334" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="6">
<![CDATA[
bb20.i.i.i:70 %output_l1_12285_i_load = load i6 %output_l1_12285_i_addr

]]></Node>
<StgValue><ssdm name="output_l1_12285_i_load"/></StgValue>
</operation>

<operation id="335" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb20.i.i.i:71 %output_l2_reduction_12_addr = getelementptr i32 %output_l2_reduction_12, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_reduction_12_addr"/></StgValue>
</operation>

<operation id="336" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb20.i.i.i:72 %store_ln114 = store i32 %output_l1_12285_i_load, i11 %output_l2_reduction_12_addr

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="337" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb20.i.i.i:73 %output_l2_12_addr = getelementptr i32 %output_l2_12, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_12_addr"/></StgValue>
</operation>

<operation id="338" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb20.i.i.i:74 %store_ln119 = store i32 %output_l1_12285_i_load, i11 %output_l2_12_addr

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="339" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="6">
<![CDATA[
bb20.i.i.i:76 %output_l1_13286_i_load = load i6 %output_l1_13286_i_addr

]]></Node>
<StgValue><ssdm name="output_l1_13286_i_load"/></StgValue>
</operation>

<operation id="340" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb20.i.i.i:77 %output_l2_reduction_13_addr = getelementptr i32 %output_l2_reduction_13, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_reduction_13_addr"/></StgValue>
</operation>

<operation id="341" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb20.i.i.i:78 %store_ln114 = store i32 %output_l1_13286_i_load, i11 %output_l2_reduction_13_addr

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="342" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb20.i.i.i:79 %output_l2_13_addr = getelementptr i32 %output_l2_13, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_13_addr"/></StgValue>
</operation>

<operation id="343" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb20.i.i.i:80 %store_ln119 = store i32 %output_l1_13286_i_load, i11 %output_l2_13_addr

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="344" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="6">
<![CDATA[
bb20.i.i.i:82 %output_l1_14287_i_load = load i6 %output_l1_14287_i_addr

]]></Node>
<StgValue><ssdm name="output_l1_14287_i_load"/></StgValue>
</operation>

<operation id="345" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb20.i.i.i:83 %output_l2_reduction_14_addr = getelementptr i32 %output_l2_reduction_14, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_reduction_14_addr"/></StgValue>
</operation>

<operation id="346" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb20.i.i.i:84 %store_ln114 = store i32 %output_l1_14287_i_load, i11 %output_l2_reduction_14_addr

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="347" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb20.i.i.i:85 %output_l2_14_addr = getelementptr i32 %output_l2_14, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_14_addr"/></StgValue>
</operation>

<operation id="348" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb20.i.i.i:86 %store_ln119 = store i32 %output_l1_14287_i_load, i11 %output_l2_14_addr

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="349" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="6">
<![CDATA[
bb20.i.i.i:88 %output_l1_15288_i_load = load i6 %output_l1_15288_i_addr

]]></Node>
<StgValue><ssdm name="output_l1_15288_i_load"/></StgValue>
</operation>

<operation id="350" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb20.i.i.i:89 %output_l2_reduction_15_addr = getelementptr i32 %output_l2_reduction_15, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_reduction_15_addr"/></StgValue>
</operation>

<operation id="351" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb20.i.i.i:90 %store_ln114 = store i32 %output_l1_15288_i_load, i11 %output_l2_reduction_15_addr

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="352" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="icmp_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
bb20.i.i.i:91 %br_ln113 = br void %bb.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="353" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
bb.i.i.i:0 %empty_68 = phi i32 %output_l1_15288_i_load, void %bb20.i.i.i, i32 %add_ln117_15, void %bb21.i.i.i

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="354" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb.i.i.i:1 %output_l2_15_addr = getelementptr i32 %output_l2_15, i64, i64 %idxprom16_i_i_i

]]></Node>
<StgValue><ssdm name="output_l2_15_addr"/></StgValue>
</operation>

<operation id="355" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb.i.i.i:2 %store_ln119 = store i32 %empty_68, i11 %output_l2_15_addr

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="356" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
bb.i.i.i:4 %br_ln0 = br void %bb67.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="357" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0">
<![CDATA[
.exit:0 %ret_ln394 = ret

]]></Node>
<StgValue><ssdm name="ret_ln394"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
