
MD_Rev_November.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005fc0  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08006148  08006148  00016148  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006178  08006178  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08006178  08006178  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006178  08006178  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006178  08006178  00016178  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800617c  0800617c  0001617c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08006180  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002f4  2000000c  0800618c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000300  0800618c  00020300  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000111ac  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002a9b  00000000  00000000  000311e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001028  00000000  00000000  00033c88  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000eb0  00000000  00000000  00034cb0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00019148  00000000  00000000  00035b60  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000e72e  00000000  00000000  0004eca8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008e456  00000000  00000000  0005d3d6  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000eb82c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004324  00000000  00000000  000eb8a8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08006130 	.word	0x08006130

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08006130 	.word	0x08006130

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__aeabi_d2uiz>:
 8000964:	004a      	lsls	r2, r1, #1
 8000966:	d211      	bcs.n	800098c <__aeabi_d2uiz+0x28>
 8000968:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800096c:	d211      	bcs.n	8000992 <__aeabi_d2uiz+0x2e>
 800096e:	d50d      	bpl.n	800098c <__aeabi_d2uiz+0x28>
 8000970:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000974:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000978:	d40e      	bmi.n	8000998 <__aeabi_d2uiz+0x34>
 800097a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800097e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000982:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000986:	fa23 f002 	lsr.w	r0, r3, r2
 800098a:	4770      	bx	lr
 800098c:	f04f 0000 	mov.w	r0, #0
 8000990:	4770      	bx	lr
 8000992:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000996:	d102      	bne.n	800099e <__aeabi_d2uiz+0x3a>
 8000998:	f04f 30ff 	mov.w	r0, #4294967295
 800099c:	4770      	bx	lr
 800099e:	f04f 0000 	mov.w	r0, #0
 80009a2:	4770      	bx	lr

080009a4 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc1;
DMA_HandleTypeDef hdma_adc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b08a      	sub	sp, #40	; 0x28
 80009a8:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 80009aa:	f107 031c 	add.w	r3, r7, #28
 80009ae:	2200      	movs	r2, #0
 80009b0:	601a      	str	r2, [r3, #0]
 80009b2:	605a      	str	r2, [r3, #4]
 80009b4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80009b6:	1d3b      	adds	r3, r7, #4
 80009b8:	2200      	movs	r2, #0
 80009ba:	601a      	str	r2, [r3, #0]
 80009bc:	605a      	str	r2, [r3, #4]
 80009be:	609a      	str	r2, [r3, #8]
 80009c0:	60da      	str	r2, [r3, #12]
 80009c2:	611a      	str	r2, [r3, #16]
 80009c4:	615a      	str	r2, [r3, #20]

  /** Common config 
  */
  hadc1.Instance = ADC1;
 80009c6:	4b35      	ldr	r3, [pc, #212]	; (8000a9c <MX_ADC1_Init+0xf8>)
 80009c8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80009cc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80009ce:	4b33      	ldr	r3, [pc, #204]	; (8000a9c <MX_ADC1_Init+0xf8>)
 80009d0:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80009d4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80009d6:	4b31      	ldr	r3, [pc, #196]	; (8000a9c <MX_ADC1_Init+0xf8>)
 80009d8:	2200      	movs	r2, #0
 80009da:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80009dc:	4b2f      	ldr	r3, [pc, #188]	; (8000a9c <MX_ADC1_Init+0xf8>)
 80009de:	2201      	movs	r2, #1
 80009e0:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80009e2:	4b2e      	ldr	r3, [pc, #184]	; (8000a9c <MX_ADC1_Init+0xf8>)
 80009e4:	2201      	movs	r2, #1
 80009e6:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80009e8:	4b2c      	ldr	r3, [pc, #176]	; (8000a9c <MX_ADC1_Init+0xf8>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80009f0:	4b2a      	ldr	r3, [pc, #168]	; (8000a9c <MX_ADC1_Init+0xf8>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80009f6:	4b29      	ldr	r3, [pc, #164]	; (8000a9c <MX_ADC1_Init+0xf8>)
 80009f8:	2201      	movs	r2, #1
 80009fa:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80009fc:	4b27      	ldr	r3, [pc, #156]	; (8000a9c <MX_ADC1_Init+0xf8>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8000a02:	4b26      	ldr	r3, [pc, #152]	; (8000a9c <MX_ADC1_Init+0xf8>)
 8000a04:	2202      	movs	r2, #2
 8000a06:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000a08:	4b24      	ldr	r3, [pc, #144]	; (8000a9c <MX_ADC1_Init+0xf8>)
 8000a0a:	2201      	movs	r2, #1
 8000a0c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a10:	4b22      	ldr	r3, [pc, #136]	; (8000a9c <MX_ADC1_Init+0xf8>)
 8000a12:	2204      	movs	r2, #4
 8000a14:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000a16:	4b21      	ldr	r3, [pc, #132]	; (8000a9c <MX_ADC1_Init+0xf8>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000a1c:	4b1f      	ldr	r3, [pc, #124]	; (8000a9c <MX_ADC1_Init+0xf8>)
 8000a1e:	2201      	movs	r2, #1
 8000a20:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a22:	481e      	ldr	r0, [pc, #120]	; (8000a9c <MX_ADC1_Init+0xf8>)
 8000a24:	f001 f900 	bl	8001c28 <HAL_ADC_Init>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d001      	beq.n	8000a32 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000a2e:	f000 fcba 	bl	80013a6 <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000a32:	2300      	movs	r3, #0
 8000a34:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000a36:	f107 031c 	add.w	r3, r7, #28
 8000a3a:	4619      	mov	r1, r3
 8000a3c:	4817      	ldr	r0, [pc, #92]	; (8000a9c <MX_ADC1_Init+0xf8>)
 8000a3e:	f001 fe21 	bl	8002684 <HAL_ADCEx_MultiModeConfigChannel>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d001      	beq.n	8000a4c <MX_ADC1_Init+0xa8>
  {
    Error_Handler();
 8000a48:	f000 fcad 	bl	80013a6 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000a4c:	2301      	movs	r3, #1
 8000a4e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a50:	2301      	movs	r3, #1
 8000a52:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000a54:	2300      	movs	r3, #0
 8000a56:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 8000a58:	2304      	movs	r3, #4
 8000a5a:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000a60:	2300      	movs	r3, #0
 8000a62:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a64:	1d3b      	adds	r3, r7, #4
 8000a66:	4619      	mov	r1, r3
 8000a68:	480c      	ldr	r0, [pc, #48]	; (8000a9c <MX_ADC1_Init+0xf8>)
 8000a6a:	f001 fb49 	bl	8002100 <HAL_ADC_ConfigChannel>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d001      	beq.n	8000a78 <MX_ADC1_Init+0xd4>
  {
    Error_Handler();
 8000a74:	f000 fc97 	bl	80013a6 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000a78:	2302      	movs	r3, #2
 8000a7a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000a7c:	2302      	movs	r3, #2
 8000a7e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a80:	1d3b      	adds	r3, r7, #4
 8000a82:	4619      	mov	r1, r3
 8000a84:	4805      	ldr	r0, [pc, #20]	; (8000a9c <MX_ADC1_Init+0xf8>)
 8000a86:	f001 fb3b 	bl	8002100 <HAL_ADC_ConfigChannel>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d001      	beq.n	8000a94 <MX_ADC1_Init+0xf0>
  {
    Error_Handler();
 8000a90:	f000 fc89 	bl	80013a6 <Error_Handler>
  }

}
 8000a94:	bf00      	nop
 8000a96:	3728      	adds	r7, #40	; 0x28
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	bd80      	pop	{r7, pc}
 8000a9c:	200000dc 	.word	0x200000dc

08000aa0 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b086      	sub	sp, #24
 8000aa4:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000aa6:	463b      	mov	r3, r7
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	601a      	str	r2, [r3, #0]
 8000aac:	605a      	str	r2, [r3, #4]
 8000aae:	609a      	str	r2, [r3, #8]
 8000ab0:	60da      	str	r2, [r3, #12]
 8000ab2:	611a      	str	r2, [r3, #16]
 8000ab4:	615a      	str	r2, [r3, #20]

  /** Common config 
  */
  hadc2.Instance = ADC2;
 8000ab6:	4b27      	ldr	r3, [pc, #156]	; (8000b54 <MX_ADC2_Init+0xb4>)
 8000ab8:	4a27      	ldr	r2, [pc, #156]	; (8000b58 <MX_ADC2_Init+0xb8>)
 8000aba:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000abc:	4b25      	ldr	r3, [pc, #148]	; (8000b54 <MX_ADC2_Init+0xb4>)
 8000abe:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000ac2:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000ac4:	4b23      	ldr	r3, [pc, #140]	; (8000b54 <MX_ADC2_Init+0xb4>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000aca:	4b22      	ldr	r3, [pc, #136]	; (8000b54 <MX_ADC2_Init+0xb4>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8000ad0:	4b20      	ldr	r3, [pc, #128]	; (8000b54 <MX_ADC2_Init+0xb4>)
 8000ad2:	2201      	movs	r2, #1
 8000ad4:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000ad6:	4b1f      	ldr	r3, [pc, #124]	; (8000b54 <MX_ADC2_Init+0xb4>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ade:	4b1d      	ldr	r3, [pc, #116]	; (8000b54 <MX_ADC2_Init+0xb4>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ae4:	4b1b      	ldr	r3, [pc, #108]	; (8000b54 <MX_ADC2_Init+0xb4>)
 8000ae6:	2201      	movs	r2, #1
 8000ae8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000aea:	4b1a      	ldr	r3, [pc, #104]	; (8000b54 <MX_ADC2_Init+0xb4>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8000af0:	4b18      	ldr	r3, [pc, #96]	; (8000b54 <MX_ADC2_Init+0xb4>)
 8000af2:	2201      	movs	r2, #1
 8000af4:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8000af6:	4b17      	ldr	r3, [pc, #92]	; (8000b54 <MX_ADC2_Init+0xb4>)
 8000af8:	2201      	movs	r2, #1
 8000afa:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000afe:	4b15      	ldr	r3, [pc, #84]	; (8000b54 <MX_ADC2_Init+0xb4>)
 8000b00:	2204      	movs	r2, #4
 8000b02:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000b04:	4b13      	ldr	r3, [pc, #76]	; (8000b54 <MX_ADC2_Init+0xb4>)
 8000b06:	2200      	movs	r2, #0
 8000b08:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000b0a:	4b12      	ldr	r3, [pc, #72]	; (8000b54 <MX_ADC2_Init+0xb4>)
 8000b0c:	2201      	movs	r2, #1
 8000b0e:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000b10:	4810      	ldr	r0, [pc, #64]	; (8000b54 <MX_ADC2_Init+0xb4>)
 8000b12:	f001 f889 	bl	8001c28 <HAL_ADC_Init>
 8000b16:	4603      	mov	r3, r0
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d001      	beq.n	8000b20 <MX_ADC2_Init+0x80>
  {
    Error_Handler();
 8000b1c:	f000 fc43 	bl	80013a6 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000b20:	2304      	movs	r3, #4
 8000b22:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b24:	2301      	movs	r3, #1
 8000b26:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 8000b2c:	2304      	movs	r3, #4
 8000b2e:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000b30:	2300      	movs	r3, #0
 8000b32:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000b34:	2300      	movs	r3, #0
 8000b36:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000b38:	463b      	mov	r3, r7
 8000b3a:	4619      	mov	r1, r3
 8000b3c:	4805      	ldr	r0, [pc, #20]	; (8000b54 <MX_ADC2_Init+0xb4>)
 8000b3e:	f001 fadf 	bl	8002100 <HAL_ADC_ConfigChannel>
 8000b42:	4603      	mov	r3, r0
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d001      	beq.n	8000b4c <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 8000b48:	f000 fc2d 	bl	80013a6 <Error_Handler>
  }

}
 8000b4c:	bf00      	nop
 8000b4e:	3718      	adds	r7, #24
 8000b50:	46bd      	mov	sp, r7
 8000b52:	bd80      	pop	{r7, pc}
 8000b54:	2000008c 	.word	0x2000008c
 8000b58:	50000100 	.word	0x50000100

08000b5c <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b08c      	sub	sp, #48	; 0x30
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b64:	f107 031c 	add.w	r3, r7, #28
 8000b68:	2200      	movs	r2, #0
 8000b6a:	601a      	str	r2, [r3, #0]
 8000b6c:	605a      	str	r2, [r3, #4]
 8000b6e:	609a      	str	r2, [r3, #8]
 8000b70:	60da      	str	r2, [r3, #12]
 8000b72:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000b7c:	d157      	bne.n	8000c2e <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000b7e:	4b5b      	ldr	r3, [pc, #364]	; (8000cec <HAL_ADC_MspInit+0x190>)
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	3301      	adds	r3, #1
 8000b84:	4a59      	ldr	r2, [pc, #356]	; (8000cec <HAL_ADC_MspInit+0x190>)
 8000b86:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000b88:	4b58      	ldr	r3, [pc, #352]	; (8000cec <HAL_ADC_MspInit+0x190>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	2b01      	cmp	r3, #1
 8000b8e:	d10b      	bne.n	8000ba8 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000b90:	4b57      	ldr	r3, [pc, #348]	; (8000cf0 <HAL_ADC_MspInit+0x194>)
 8000b92:	695b      	ldr	r3, [r3, #20]
 8000b94:	4a56      	ldr	r2, [pc, #344]	; (8000cf0 <HAL_ADC_MspInit+0x194>)
 8000b96:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b9a:	6153      	str	r3, [r2, #20]
 8000b9c:	4b54      	ldr	r3, [pc, #336]	; (8000cf0 <HAL_ADC_MspInit+0x194>)
 8000b9e:	695b      	ldr	r3, [r3, #20]
 8000ba0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ba4:	61bb      	str	r3, [r7, #24]
 8000ba6:	69bb      	ldr	r3, [r7, #24]
    }
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ba8:	4b51      	ldr	r3, [pc, #324]	; (8000cf0 <HAL_ADC_MspInit+0x194>)
 8000baa:	695b      	ldr	r3, [r3, #20]
 8000bac:	4a50      	ldr	r2, [pc, #320]	; (8000cf0 <HAL_ADC_MspInit+0x194>)
 8000bae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000bb2:	6153      	str	r3, [r2, #20]
 8000bb4:	4b4e      	ldr	r3, [pc, #312]	; (8000cf0 <HAL_ADC_MspInit+0x194>)
 8000bb6:	695b      	ldr	r3, [r3, #20]
 8000bb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bbc:	617b      	str	r3, [r7, #20]
 8000bbe:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration    
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2 
    */
    GPIO_InitStruct.Pin = RVIN_Pin|Voltage_Pin;
 8000bc0:	2303      	movs	r3, #3
 8000bc2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000bc4:	2303      	movs	r3, #3
 8000bc6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bcc:	f107 031c 	add.w	r3, r7, #28
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bd6:	f003 f855 	bl	8003c84 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000bda:	4b46      	ldr	r3, [pc, #280]	; (8000cf4 <HAL_ADC_MspInit+0x198>)
 8000bdc:	4a46      	ldr	r2, [pc, #280]	; (8000cf8 <HAL_ADC_MspInit+0x19c>)
 8000bde:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000be0:	4b44      	ldr	r3, [pc, #272]	; (8000cf4 <HAL_ADC_MspInit+0x198>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000be6:	4b43      	ldr	r3, [pc, #268]	; (8000cf4 <HAL_ADC_MspInit+0x198>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000bec:	4b41      	ldr	r3, [pc, #260]	; (8000cf4 <HAL_ADC_MspInit+0x198>)
 8000bee:	2280      	movs	r2, #128	; 0x80
 8000bf0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000bf2:	4b40      	ldr	r3, [pc, #256]	; (8000cf4 <HAL_ADC_MspInit+0x198>)
 8000bf4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000bf8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000bfa:	4b3e      	ldr	r3, [pc, #248]	; (8000cf4 <HAL_ADC_MspInit+0x198>)
 8000bfc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000c00:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000c02:	4b3c      	ldr	r3, [pc, #240]	; (8000cf4 <HAL_ADC_MspInit+0x198>)
 8000c04:	2220      	movs	r2, #32
 8000c06:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000c08:	4b3a      	ldr	r3, [pc, #232]	; (8000cf4 <HAL_ADC_MspInit+0x198>)
 8000c0a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000c0e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000c10:	4838      	ldr	r0, [pc, #224]	; (8000cf4 <HAL_ADC_MspInit+0x198>)
 8000c12:	f002 fe9f 	bl	8003954 <HAL_DMA_Init>
 8000c16:	4603      	mov	r3, r0
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d001      	beq.n	8000c20 <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 8000c1c:	f000 fbc3 	bl	80013a6 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	4a34      	ldr	r2, [pc, #208]	; (8000cf4 <HAL_ADC_MspInit+0x198>)
 8000c24:	639a      	str	r2, [r3, #56]	; 0x38
 8000c26:	4a33      	ldr	r2, [pc, #204]	; (8000cf4 <HAL_ADC_MspInit+0x198>)
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000c2c:	e05a      	b.n	8000ce4 <HAL_ADC_MspInit+0x188>
  else if(adcHandle->Instance==ADC2)
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	4a32      	ldr	r2, [pc, #200]	; (8000cfc <HAL_ADC_MspInit+0x1a0>)
 8000c34:	4293      	cmp	r3, r2
 8000c36:	d155      	bne.n	8000ce4 <HAL_ADC_MspInit+0x188>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000c38:	4b2c      	ldr	r3, [pc, #176]	; (8000cec <HAL_ADC_MspInit+0x190>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	3301      	adds	r3, #1
 8000c3e:	4a2b      	ldr	r2, [pc, #172]	; (8000cec <HAL_ADC_MspInit+0x190>)
 8000c40:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000c42:	4b2a      	ldr	r3, [pc, #168]	; (8000cec <HAL_ADC_MspInit+0x190>)
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	2b01      	cmp	r3, #1
 8000c48:	d10b      	bne.n	8000c62 <HAL_ADC_MspInit+0x106>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000c4a:	4b29      	ldr	r3, [pc, #164]	; (8000cf0 <HAL_ADC_MspInit+0x194>)
 8000c4c:	695b      	ldr	r3, [r3, #20]
 8000c4e:	4a28      	ldr	r2, [pc, #160]	; (8000cf0 <HAL_ADC_MspInit+0x194>)
 8000c50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c54:	6153      	str	r3, [r2, #20]
 8000c56:	4b26      	ldr	r3, [pc, #152]	; (8000cf0 <HAL_ADC_MspInit+0x194>)
 8000c58:	695b      	ldr	r3, [r3, #20]
 8000c5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c5e:	613b      	str	r3, [r7, #16]
 8000c60:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c62:	4b23      	ldr	r3, [pc, #140]	; (8000cf0 <HAL_ADC_MspInit+0x194>)
 8000c64:	695b      	ldr	r3, [r3, #20]
 8000c66:	4a22      	ldr	r2, [pc, #136]	; (8000cf0 <HAL_ADC_MspInit+0x194>)
 8000c68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c6c:	6153      	str	r3, [r2, #20]
 8000c6e:	4b20      	ldr	r3, [pc, #128]	; (8000cf0 <HAL_ADC_MspInit+0x194>)
 8000c70:	695b      	ldr	r3, [r3, #20]
 8000c72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c76:	60fb      	str	r3, [r7, #12]
 8000c78:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = AIOUT_Pin;
 8000c7a:	2380      	movs	r3, #128	; 0x80
 8000c7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c7e:	2303      	movs	r3, #3
 8000c80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c82:	2300      	movs	r3, #0
 8000c84:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(AIOUT_GPIO_Port, &GPIO_InitStruct);
 8000c86:	f107 031c 	add.w	r3, r7, #28
 8000c8a:	4619      	mov	r1, r3
 8000c8c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c90:	f002 fff8 	bl	8003c84 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 8000c94:	4b1a      	ldr	r3, [pc, #104]	; (8000d00 <HAL_ADC_MspInit+0x1a4>)
 8000c96:	4a1b      	ldr	r2, [pc, #108]	; (8000d04 <HAL_ADC_MspInit+0x1a8>)
 8000c98:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000c9a:	4b19      	ldr	r3, [pc, #100]	; (8000d00 <HAL_ADC_MspInit+0x1a4>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ca0:	4b17      	ldr	r3, [pc, #92]	; (8000d00 <HAL_ADC_MspInit+0x1a4>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8000ca6:	4b16      	ldr	r3, [pc, #88]	; (8000d00 <HAL_ADC_MspInit+0x1a4>)
 8000ca8:	2280      	movs	r2, #128	; 0x80
 8000caa:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000cac:	4b14      	ldr	r3, [pc, #80]	; (8000d00 <HAL_ADC_MspInit+0x1a4>)
 8000cae:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000cb2:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000cb4:	4b12      	ldr	r3, [pc, #72]	; (8000d00 <HAL_ADC_MspInit+0x1a4>)
 8000cb6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000cba:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8000cbc:	4b10      	ldr	r3, [pc, #64]	; (8000d00 <HAL_ADC_MspInit+0x1a4>)
 8000cbe:	2220      	movs	r2, #32
 8000cc0:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8000cc2:	4b0f      	ldr	r3, [pc, #60]	; (8000d00 <HAL_ADC_MspInit+0x1a4>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8000cc8:	480d      	ldr	r0, [pc, #52]	; (8000d00 <HAL_ADC_MspInit+0x1a4>)
 8000cca:	f002 fe43 	bl	8003954 <HAL_DMA_Init>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d001      	beq.n	8000cd8 <HAL_ADC_MspInit+0x17c>
      Error_Handler();
 8000cd4:	f000 fb67 	bl	80013a6 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	4a09      	ldr	r2, [pc, #36]	; (8000d00 <HAL_ADC_MspInit+0x1a4>)
 8000cdc:	639a      	str	r2, [r3, #56]	; 0x38
 8000cde:	4a08      	ldr	r2, [pc, #32]	; (8000d00 <HAL_ADC_MspInit+0x1a4>)
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	6253      	str	r3, [r2, #36]	; 0x24
}
 8000ce4:	bf00      	nop
 8000ce6:	3730      	adds	r7, #48	; 0x30
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	20000030 	.word	0x20000030
 8000cf0:	40021000 	.word	0x40021000
 8000cf4:	2000012c 	.word	0x2000012c
 8000cf8:	40020008 	.word	0x40020008
 8000cfc:	50000100 	.word	0x50000100
 8000d00:	20000170 	.word	0x20000170
 8000d04:	4002001c 	.word	0x4002001c

08000d08 <ADC_Start>:
  /* USER CODE END ADC2_MspDeInit 1 */
  }
} 

/* USER CODE BEGIN 1 */
void ADC_Start(void) {
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	af00      	add	r7, sp, #0
	if (HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc1_value, 2) != HAL_OK) {
 8000d0c:	2202      	movs	r2, #2
 8000d0e:	490a      	ldr	r1, [pc, #40]	; (8000d38 <ADC_Start+0x30>)
 8000d10:	480a      	ldr	r0, [pc, #40]	; (8000d3c <ADC_Start+0x34>)
 8000d12:	f001 f91b 	bl	8001f4c <HAL_ADC_Start_DMA>
 8000d16:	4603      	mov	r3, r0
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d001      	beq.n	8000d20 <ADC_Start+0x18>
		Error_Handler();
 8000d1c:	f000 fb43 	bl	80013a6 <Error_Handler>
	}
	if (HAL_ADC_Start_DMA(&hadc2, (uint32_t*) adc2_value, 1) != HAL_OK) {
 8000d20:	2201      	movs	r2, #1
 8000d22:	4907      	ldr	r1, [pc, #28]	; (8000d40 <ADC_Start+0x38>)
 8000d24:	4807      	ldr	r0, [pc, #28]	; (8000d44 <ADC_Start+0x3c>)
 8000d26:	f001 f911 	bl	8001f4c <HAL_ADC_Start_DMA>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d001      	beq.n	8000d34 <ADC_Start+0x2c>
		Error_Handler();
 8000d30:	f000 fb39 	bl	80013a6 <Error_Handler>
	}
}
 8000d34:	bf00      	nop
 8000d36:	bd80      	pop	{r7, pc}
 8000d38:	20000028 	.word	0x20000028
 8000d3c:	200000dc 	.word	0x200000dc
 8000d40:	2000002c 	.word	0x2000002c
 8000d44:	2000008c 	.word	0x2000008c

08000d48 <MX_CAN_Init>:
/* USER CODE END 0 */

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void) {
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b08a      	sub	sp, #40	; 0x28
 8000d4c:	af00      	add	r7, sp, #0

	hcan.Instance = CAN;
 8000d4e:	4b29      	ldr	r3, [pc, #164]	; (8000df4 <MX_CAN_Init+0xac>)
 8000d50:	4a29      	ldr	r2, [pc, #164]	; (8000df8 <MX_CAN_Init+0xb0>)
 8000d52:	601a      	str	r2, [r3, #0]
	hcan.Init.Prescaler = 4;
 8000d54:	4b27      	ldr	r3, [pc, #156]	; (8000df4 <MX_CAN_Init+0xac>)
 8000d56:	2204      	movs	r2, #4
 8000d58:	605a      	str	r2, [r3, #4]
	hcan.Init.Mode = CAN_MODE_NORMAL;
 8000d5a:	4b26      	ldr	r3, [pc, #152]	; (8000df4 <MX_CAN_Init+0xac>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	609a      	str	r2, [r3, #8]
	hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000d60:	4b24      	ldr	r3, [pc, #144]	; (8000df4 <MX_CAN_Init+0xac>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	60da      	str	r2, [r3, #12]
	hcan.Init.TimeSeg1 = CAN_BS1_7TQ;
 8000d66:	4b23      	ldr	r3, [pc, #140]	; (8000df4 <MX_CAN_Init+0xac>)
 8000d68:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 8000d6c:	611a      	str	r2, [r3, #16]
	hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000d6e:	4b21      	ldr	r3, [pc, #132]	; (8000df4 <MX_CAN_Init+0xac>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	615a      	str	r2, [r3, #20]
	hcan.Init.TimeTriggeredMode = DISABLE;
 8000d74:	4b1f      	ldr	r3, [pc, #124]	; (8000df4 <MX_CAN_Init+0xac>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	761a      	strb	r2, [r3, #24]
	hcan.Init.AutoBusOff = DISABLE;
 8000d7a:	4b1e      	ldr	r3, [pc, #120]	; (8000df4 <MX_CAN_Init+0xac>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	765a      	strb	r2, [r3, #25]
	hcan.Init.AutoWakeUp = DISABLE;
 8000d80:	4b1c      	ldr	r3, [pc, #112]	; (8000df4 <MX_CAN_Init+0xac>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	769a      	strb	r2, [r3, #26]
	hcan.Init.AutoRetransmission = DISABLE;
 8000d86:	4b1b      	ldr	r3, [pc, #108]	; (8000df4 <MX_CAN_Init+0xac>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	76da      	strb	r2, [r3, #27]
	hcan.Init.ReceiveFifoLocked = DISABLE;
 8000d8c:	4b19      	ldr	r3, [pc, #100]	; (8000df4 <MX_CAN_Init+0xac>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	771a      	strb	r2, [r3, #28]
	hcan.Init.TransmitFifoPriority = DISABLE;
 8000d92:	4b18      	ldr	r3, [pc, #96]	; (8000df4 <MX_CAN_Init+0xac>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	775a      	strb	r2, [r3, #29]

	if (HAL_CAN_Init(&hcan) != HAL_OK) {
 8000d98:	4816      	ldr	r0, [pc, #88]	; (8000df4 <MX_CAN_Init+0xac>)
 8000d9a:	f001 fe5c 	bl	8002a56 <HAL_CAN_Init>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d001      	beq.n	8000da8 <MX_CAN_Init+0x60>
		Error_Handler();
 8000da4:	f000 faff 	bl	80013a6 <Error_Handler>
	}
	CAN_FilterTypeDef sFilterConfig;
	sFilterConfig.FilterBank = 0;
 8000da8:	2300      	movs	r3, #0
 8000daa:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDLIST;
 8000dac:	2301      	movs	r3, #1
 8000dae:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_16BIT;
 8000db0:	2300      	movs	r3, #0
 8000db2:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterIdHigh = RXID << 5;
 8000db4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000db8:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow = RXID << 5;
 8000dba:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000dbe:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterMaskIdHigh = RXID << 5;
 8000dc0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000dc4:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow = RXID << 5;
 8000dc6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000dca:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterActivation = ENABLE;
 8000dd0:	2301      	movs	r3, #1
 8000dd2:	623b      	str	r3, [r7, #32]
	sFilterConfig.SlaveStartFilterBank = 14;
 8000dd4:	230e      	movs	r3, #14
 8000dd6:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK) {
 8000dd8:	463b      	mov	r3, r7
 8000dda:	4619      	mov	r1, r3
 8000ddc:	4805      	ldr	r0, [pc, #20]	; (8000df4 <MX_CAN_Init+0xac>)
 8000dde:	f001 ff35 	bl	8002c4c <HAL_CAN_ConfigFilter>
 8000de2:	4603      	mov	r3, r0
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d001      	beq.n	8000dec <MX_CAN_Init+0xa4>
		Error_Handler();
 8000de8:	f000 fadd 	bl	80013a6 <Error_Handler>
	}
}
 8000dec:	bf00      	nop
 8000dee:	3728      	adds	r7, #40	; 0x28
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	200001b8 	.word	0x200001b8
 8000df8:	40006400 	.word	0x40006400

08000dfc <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef *canHandle) {
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b08a      	sub	sp, #40	; 0x28
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]

	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000e04:	f107 0314 	add.w	r3, r7, #20
 8000e08:	2200      	movs	r2, #0
 8000e0a:	601a      	str	r2, [r3, #0]
 8000e0c:	605a      	str	r2, [r3, #4]
 8000e0e:	609a      	str	r2, [r3, #8]
 8000e10:	60da      	str	r2, [r3, #12]
 8000e12:	611a      	str	r2, [r3, #16]
	if (canHandle->Instance == CAN) {
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	4a24      	ldr	r2, [pc, #144]	; (8000eac <HAL_CAN_MspInit+0xb0>)
 8000e1a:	4293      	cmp	r3, r2
 8000e1c:	d141      	bne.n	8000ea2 <HAL_CAN_MspInit+0xa6>
		/* USER CODE BEGIN CAN_MspInit 0 */

		/* USER CODE END CAN_MspInit 0 */
		/* CAN clock enable */
		__HAL_RCC_CAN1_CLK_ENABLE();
 8000e1e:	4b24      	ldr	r3, [pc, #144]	; (8000eb0 <HAL_CAN_MspInit+0xb4>)
 8000e20:	69db      	ldr	r3, [r3, #28]
 8000e22:	4a23      	ldr	r2, [pc, #140]	; (8000eb0 <HAL_CAN_MspInit+0xb4>)
 8000e24:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000e28:	61d3      	str	r3, [r2, #28]
 8000e2a:	4b21      	ldr	r3, [pc, #132]	; (8000eb0 <HAL_CAN_MspInit+0xb4>)
 8000e2c:	69db      	ldr	r3, [r3, #28]
 8000e2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e32:	613b      	str	r3, [r7, #16]
 8000e34:	693b      	ldr	r3, [r7, #16]

		__HAL_RCC_GPIOA_CLK_ENABLE();
 8000e36:	4b1e      	ldr	r3, [pc, #120]	; (8000eb0 <HAL_CAN_MspInit+0xb4>)
 8000e38:	695b      	ldr	r3, [r3, #20]
 8000e3a:	4a1d      	ldr	r2, [pc, #116]	; (8000eb0 <HAL_CAN_MspInit+0xb4>)
 8000e3c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e40:	6153      	str	r3, [r2, #20]
 8000e42:	4b1b      	ldr	r3, [pc, #108]	; (8000eb0 <HAL_CAN_MspInit+0xb4>)
 8000e44:	695b      	ldr	r3, [r3, #20]
 8000e46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e4a:	60fb      	str	r3, [r7, #12]
 8000e4c:	68fb      	ldr	r3, [r7, #12]
		/**CAN GPIO Configuration
		 PA11     ------> CAN_RX
		 PA12     ------> CAN_TX
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_11 | GPIO_PIN_12;
 8000e4e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000e52:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e54:	2302      	movs	r3, #2
 8000e56:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e5c:	2303      	movs	r3, #3
 8000e5e:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 8000e60:	2309      	movs	r3, #9
 8000e62:	627b      	str	r3, [r7, #36]	; 0x24
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e64:	f107 0314 	add.w	r3, r7, #20
 8000e68:	4619      	mov	r1, r3
 8000e6a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e6e:	f002 ff09 	bl	8003c84 <HAL_GPIO_Init>

		/* CAN interrupt Init */
		HAL_NVIC_SetPriority(CAN_TX_IRQn, 0, 0);
 8000e72:	2200      	movs	r2, #0
 8000e74:	2100      	movs	r1, #0
 8000e76:	2013      	movs	r0, #19
 8000e78:	f002 fc3b 	bl	80036f2 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(CAN_TX_IRQn);
 8000e7c:	2013      	movs	r0, #19
 8000e7e:	f002 fc54 	bl	800372a <HAL_NVIC_EnableIRQ>
		HAL_NVIC_SetPriority(CAN_RX0_IRQn, 0, 0);
 8000e82:	2200      	movs	r2, #0
 8000e84:	2100      	movs	r1, #0
 8000e86:	2014      	movs	r0, #20
 8000e88:	f002 fc33 	bl	80036f2 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(CAN_RX0_IRQn);
 8000e8c:	2014      	movs	r0, #20
 8000e8e:	f002 fc4c 	bl	800372a <HAL_NVIC_EnableIRQ>
		HAL_NVIC_SetPriority(CAN_RX1_IRQn, 0, 0);
 8000e92:	2200      	movs	r2, #0
 8000e94:	2100      	movs	r1, #0
 8000e96:	2015      	movs	r0, #21
 8000e98:	f002 fc2b 	bl	80036f2 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(CAN_RX1_IRQn);
 8000e9c:	2015      	movs	r0, #21
 8000e9e:	f002 fc44 	bl	800372a <HAL_NVIC_EnableIRQ>
		/* USER CODE BEGIN CAN_MspInit 1 */

		/* USER CODE END CAN_MspInit 1 */
	}
}
 8000ea2:	bf00      	nop
 8000ea4:	3728      	adds	r7, #40	; 0x28
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bd80      	pop	{r7, pc}
 8000eaa:	bf00      	nop
 8000eac:	40006400 	.word	0x40006400
 8000eb0:	40021000 	.word	0x40021000

08000eb4 <CAN_Start>:
		/* USER CODE END CAN_MspDeInit 1 */
	}
}

/* USER CODE BEGIN 1 */
void CAN_Start(void) {
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	af00      	add	r7, sp, #0
	HAL_CAN_Start(&hcan);
 8000eb8:	4806      	ldr	r0, [pc, #24]	; (8000ed4 <CAN_Start+0x20>)
 8000eba:	f001 ff91 	bl	8002de0 <HAL_CAN_Start>
	if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING)
 8000ebe:	2102      	movs	r1, #2
 8000ec0:	4804      	ldr	r0, [pc, #16]	; (8000ed4 <CAN_Start+0x20>)
 8000ec2:	f002 f8e1 	bl	8003088 <HAL_CAN_ActivateNotification>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d001      	beq.n	8000ed0 <CAN_Start+0x1c>
			!= HAL_OK) {
		Error_Handler();
 8000ecc:	f000 fa6b 	bl	80013a6 <Error_Handler>
	}
}
 8000ed0:	bf00      	nop
 8000ed2:	bd80      	pop	{r7, pc}
 8000ed4:	200001b8 	.word	0x200001b8

08000ed8 <CAN_Send>:
void HAL_CAN_RXFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
	if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK) {
		Error_Handler();
	}
}
void CAN_Send(void) {
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	af00      	add	r7, sp, #0
	TxHeader.StdId = TXID;
 8000edc:	4b11      	ldr	r3, [pc, #68]	; (8000f24 <CAN_Send+0x4c>)
 8000ede:	f240 2202 	movw	r2, #514	; 0x202
 8000ee2:	601a      	str	r2, [r3, #0]
	TxHeader.RTR = CAN_RTR_DATA;
 8000ee4:	4b0f      	ldr	r3, [pc, #60]	; (8000f24 <CAN_Send+0x4c>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	60da      	str	r2, [r3, #12]
	TxHeader.IDE = CAN_ID_STD;
 8000eea:	4b0e      	ldr	r3, [pc, #56]	; (8000f24 <CAN_Send+0x4c>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	609a      	str	r2, [r3, #8]
	TxHeader.DLC = 8;
 8000ef0:	4b0c      	ldr	r3, [pc, #48]	; (8000f24 <CAN_Send+0x4c>)
 8000ef2:	2208      	movs	r2, #8
 8000ef4:	611a      	str	r2, [r3, #16]
	TxHeader.TransmitGlobalTime = DISABLE;
 8000ef6:	4b0b      	ldr	r3, [pc, #44]	; (8000f24 <CAN_Send+0x4c>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	751a      	strb	r2, [r3, #20]
	if (HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox) != HAL_OK) {
 8000efc:	4b0a      	ldr	r3, [pc, #40]	; (8000f28 <CAN_Send+0x50>)
 8000efe:	4a0b      	ldr	r2, [pc, #44]	; (8000f2c <CAN_Send+0x54>)
 8000f00:	4908      	ldr	r1, [pc, #32]	; (8000f24 <CAN_Send+0x4c>)
 8000f02:	480b      	ldr	r0, [pc, #44]	; (8000f30 <CAN_Send+0x58>)
 8000f04:	f001 ffb0 	bl	8002e68 <HAL_CAN_AddTxMessage>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d001      	beq.n	8000f12 <CAN_Send+0x3a>
		Error_Handler();
 8000f0e:	f000 fa4a 	bl	80013a6 <Error_Handler>
	}
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan) != 3) {
 8000f12:	bf00      	nop
 8000f14:	4806      	ldr	r0, [pc, #24]	; (8000f30 <CAN_Send+0x58>)
 8000f16:	f002 f882 	bl	800301e <HAL_CAN_GetTxMailboxesFreeLevel>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	2b03      	cmp	r3, #3
 8000f1e:	d1f9      	bne.n	8000f14 <CAN_Send+0x3c>
	}
}
 8000f20:	bf00      	nop
 8000f22:	bd80      	pop	{r7, pc}
 8000f24:	200001f4 	.word	0x200001f4
 8000f28:	200001e8 	.word	0x200001e8
 8000f2c:	200001e0 	.word	0x200001e0
 8000f30:	200001b8 	.word	0x200001b8

08000f34 <MX_DAC1_Init>:

DAC_HandleTypeDef hdac1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b084      	sub	sp, #16
 8000f38:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 8000f3a:	1d3b      	adds	r3, r7, #4
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	601a      	str	r2, [r3, #0]
 8000f40:	605a      	str	r2, [r3, #4]
 8000f42:	609a      	str	r2, [r3, #8]

  /** DAC Initialization 
  */
  hdac1.Instance = DAC1;
 8000f44:	4b0e      	ldr	r3, [pc, #56]	; (8000f80 <MX_DAC1_Init+0x4c>)
 8000f46:	4a0f      	ldr	r2, [pc, #60]	; (8000f84 <MX_DAC1_Init+0x50>)
 8000f48:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000f4a:	480d      	ldr	r0, [pc, #52]	; (8000f80 <MX_DAC1_Init+0x4c>)
 8000f4c:	f002 fc07 	bl	800375e <HAL_DAC_Init>
 8000f50:	4603      	mov	r3, r0
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d001      	beq.n	8000f5a <MX_DAC1_Init+0x26>
  {
    Error_Handler();
 8000f56:	f000 fa26 	bl	80013a6 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	607b      	str	r3, [r7, #4]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	60bb      	str	r3, [r7, #8]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000f62:	1d3b      	adds	r3, r7, #4
 8000f64:	2200      	movs	r2, #0
 8000f66:	4619      	mov	r1, r3
 8000f68:	4805      	ldr	r0, [pc, #20]	; (8000f80 <MX_DAC1_Init+0x4c>)
 8000f6a:	f002 fc8b 	bl	8003884 <HAL_DAC_ConfigChannel>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d001      	beq.n	8000f78 <MX_DAC1_Init+0x44>
  {
    Error_Handler();
 8000f74:	f000 fa17 	bl	80013a6 <Error_Handler>
  }

}
 8000f78:	bf00      	nop
 8000f7a:	3710      	adds	r7, #16
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	20000228 	.word	0x20000228
 8000f84:	40007400 	.word	0x40007400

08000f88 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b08a      	sub	sp, #40	; 0x28
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f90:	f107 0314 	add.w	r3, r7, #20
 8000f94:	2200      	movs	r2, #0
 8000f96:	601a      	str	r2, [r3, #0]
 8000f98:	605a      	str	r2, [r3, #4]
 8000f9a:	609a      	str	r2, [r3, #8]
 8000f9c:	60da      	str	r2, [r3, #12]
 8000f9e:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	4a15      	ldr	r2, [pc, #84]	; (8000ffc <HAL_DAC_MspInit+0x74>)
 8000fa6:	4293      	cmp	r3, r2
 8000fa8:	d124      	bne.n	8000ff4 <HAL_DAC_MspInit+0x6c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8000faa:	4b15      	ldr	r3, [pc, #84]	; (8001000 <HAL_DAC_MspInit+0x78>)
 8000fac:	69db      	ldr	r3, [r3, #28]
 8000fae:	4a14      	ldr	r2, [pc, #80]	; (8001000 <HAL_DAC_MspInit+0x78>)
 8000fb0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000fb4:	61d3      	str	r3, [r2, #28]
 8000fb6:	4b12      	ldr	r3, [pc, #72]	; (8001000 <HAL_DAC_MspInit+0x78>)
 8000fb8:	69db      	ldr	r3, [r3, #28]
 8000fba:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000fbe:	613b      	str	r3, [r7, #16]
 8000fc0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fc2:	4b0f      	ldr	r3, [pc, #60]	; (8001000 <HAL_DAC_MspInit+0x78>)
 8000fc4:	695b      	ldr	r3, [r3, #20]
 8000fc6:	4a0e      	ldr	r2, [pc, #56]	; (8001000 <HAL_DAC_MspInit+0x78>)
 8000fc8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fcc:	6153      	str	r3, [r2, #20]
 8000fce:	4b0c      	ldr	r3, [pc, #48]	; (8001000 <HAL_DAC_MspInit+0x78>)
 8000fd0:	695b      	ldr	r3, [r3, #20]
 8000fd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fd6:	60fb      	str	r3, [r7, #12]
 8000fd8:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration    
    PA4     ------> DAC1_OUT1 
    */
    GPIO_InitStruct.Pin = VREF_Pin;
 8000fda:	2310      	movs	r3, #16
 8000fdc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fde:	2303      	movs	r3, #3
 8000fe0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VREF_GPIO_Port, &GPIO_InitStruct);
 8000fe6:	f107 0314 	add.w	r3, r7, #20
 8000fea:	4619      	mov	r1, r3
 8000fec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ff0:	f002 fe48 	bl	8003c84 <HAL_GPIO_Init>

  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 8000ff4:	bf00      	nop
 8000ff6:	3728      	adds	r7, #40	; 0x28
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	40007400 	.word	0x40007400
 8001000:	40021000 	.word	0x40021000

08001004 <DAC_Start>:
  /* USER CODE END DAC1_MspDeInit 1 */
  }
} 

/* USER CODE BEGIN 1 */
void DAC_Start(void) {
 8001004:	b580      	push	{r7, lr}
 8001006:	af00      	add	r7, sp, #0
	HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8001008:	2100      	movs	r1, #0
 800100a:	4802      	ldr	r0, [pc, #8]	; (8001014 <DAC_Start+0x10>)
 800100c:	f002 fbee 	bl	80037ec <HAL_DAC_Start>
}
 8001010:	bf00      	nop
 8001012:	bd80      	pop	{r7, pc}
 8001014:	20000228 	.word	0x20000228

08001018 <DAC_Set>:
void DAC_Set(uint16_t val) {
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0
 800101e:	4603      	mov	r3, r0
 8001020:	80fb      	strh	r3, [r7, #6]
	HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, val);
 8001022:	88fb      	ldrh	r3, [r7, #6]
 8001024:	2200      	movs	r2, #0
 8001026:	2100      	movs	r1, #0
 8001028:	4803      	ldr	r0, [pc, #12]	; (8001038 <DAC_Set+0x20>)
 800102a:	f002 fbba 	bl	80037a2 <HAL_DAC_SetValue>
}
 800102e:	bf00      	nop
 8001030:	3708      	adds	r7, #8
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	20000228 	.word	0x20000228
 800103c:	00000000 	.word	0x00000000

08001040 <DAC_set_voltage>:
void DAC_set_voltage(double voltage) {
 8001040:	b590      	push	{r4, r7, lr}
 8001042:	b083      	sub	sp, #12
 8001044:	af00      	add	r7, sp, #0
 8001046:	ed87 0b00 	vstr	d0, [r7]
	DAC_Set((uint16_t) voltage * (0xfff) / 3.3);
 800104a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800104e:	f7ff fc89 	bl	8000964 <__aeabi_d2uiz>
 8001052:	4603      	mov	r3, r0
 8001054:	b29b      	uxth	r3, r3
 8001056:	461a      	mov	r2, r3
 8001058:	4613      	mov	r3, r2
 800105a:	031b      	lsls	r3, r3, #12
 800105c:	1a9b      	subs	r3, r3, r2
 800105e:	4618      	mov	r0, r3
 8001060:	f7ff fa04 	bl	800046c <__aeabi_i2d>
 8001064:	a30a      	add	r3, pc, #40	; (adr r3, 8001090 <DAC_set_voltage+0x50>)
 8001066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800106a:	f7ff fb93 	bl	8000794 <__aeabi_ddiv>
 800106e:	4603      	mov	r3, r0
 8001070:	460c      	mov	r4, r1
 8001072:	4618      	mov	r0, r3
 8001074:	4621      	mov	r1, r4
 8001076:	f7ff fc75 	bl	8000964 <__aeabi_d2uiz>
 800107a:	4603      	mov	r3, r0
 800107c:	b29b      	uxth	r3, r3
 800107e:	4618      	mov	r0, r3
 8001080:	f7ff ffca 	bl	8001018 <DAC_Set>
}
 8001084:	bf00      	nop
 8001086:	370c      	adds	r7, #12
 8001088:	46bd      	mov	sp, r7
 800108a:	bd90      	pop	{r4, r7, pc}
 800108c:	f3af 8000 	nop.w
 8001090:	66666666 	.word	0x66666666
 8001094:	400a6666 	.word	0x400a6666

08001098 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800109e:	4b10      	ldr	r3, [pc, #64]	; (80010e0 <MX_DMA_Init+0x48>)
 80010a0:	695b      	ldr	r3, [r3, #20]
 80010a2:	4a0f      	ldr	r2, [pc, #60]	; (80010e0 <MX_DMA_Init+0x48>)
 80010a4:	f043 0301 	orr.w	r3, r3, #1
 80010a8:	6153      	str	r3, [r2, #20]
 80010aa:	4b0d      	ldr	r3, [pc, #52]	; (80010e0 <MX_DMA_Init+0x48>)
 80010ac:	695b      	ldr	r3, [r3, #20]
 80010ae:	f003 0301 	and.w	r3, r3, #1
 80010b2:	607b      	str	r3, [r7, #4]
 80010b4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80010b6:	2200      	movs	r2, #0
 80010b8:	2100      	movs	r1, #0
 80010ba:	200b      	movs	r0, #11
 80010bc:	f002 fb19 	bl	80036f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80010c0:	200b      	movs	r0, #11
 80010c2:	f002 fb32 	bl	800372a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80010c6:	2200      	movs	r2, #0
 80010c8:	2100      	movs	r1, #0
 80010ca:	200c      	movs	r0, #12
 80010cc:	f002 fb11 	bl	80036f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80010d0:	200c      	movs	r0, #12
 80010d2:	f002 fb2a 	bl	800372a <HAL_NVIC_EnableIRQ>

}
 80010d6:	bf00      	nop
 80010d8:	3708      	adds	r7, #8
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	40021000 	.word	0x40021000

080010e4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b088      	sub	sp, #32
 80010e8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ea:	f107 030c 	add.w	r3, r7, #12
 80010ee:	2200      	movs	r2, #0
 80010f0:	601a      	str	r2, [r3, #0]
 80010f2:	605a      	str	r2, [r3, #4]
 80010f4:	609a      	str	r2, [r3, #8]
 80010f6:	60da      	str	r2, [r3, #12]
 80010f8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80010fa:	4b26      	ldr	r3, [pc, #152]	; (8001194 <MX_GPIO_Init+0xb0>)
 80010fc:	695b      	ldr	r3, [r3, #20]
 80010fe:	4a25      	ldr	r2, [pc, #148]	; (8001194 <MX_GPIO_Init+0xb0>)
 8001100:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001104:	6153      	str	r3, [r2, #20]
 8001106:	4b23      	ldr	r3, [pc, #140]	; (8001194 <MX_GPIO_Init+0xb0>)
 8001108:	695b      	ldr	r3, [r3, #20]
 800110a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800110e:	60bb      	str	r3, [r7, #8]
 8001110:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001112:	4b20      	ldr	r3, [pc, #128]	; (8001194 <MX_GPIO_Init+0xb0>)
 8001114:	695b      	ldr	r3, [r3, #20]
 8001116:	4a1f      	ldr	r2, [pc, #124]	; (8001194 <MX_GPIO_Init+0xb0>)
 8001118:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800111c:	6153      	str	r3, [r2, #20]
 800111e:	4b1d      	ldr	r3, [pc, #116]	; (8001194 <MX_GPIO_Init+0xb0>)
 8001120:	695b      	ldr	r3, [r3, #20]
 8001122:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001126:	607b      	str	r3, [r7, #4]
 8001128:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800112a:	4b1a      	ldr	r3, [pc, #104]	; (8001194 <MX_GPIO_Init+0xb0>)
 800112c:	695b      	ldr	r3, [r3, #20]
 800112e:	4a19      	ldr	r2, [pc, #100]	; (8001194 <MX_GPIO_Init+0xb0>)
 8001130:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001134:	6153      	str	r3, [r2, #20]
 8001136:	4b17      	ldr	r3, [pc, #92]	; (8001194 <MX_GPIO_Init+0xb0>)
 8001138:	695b      	ldr	r3, [r3, #20]
 800113a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800113e:	603b      	str	r3, [r7, #0]
 8001140:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SLEEPn_Pin|CAN_STBY_Pin, GPIO_PIN_RESET);
 8001142:	2200      	movs	r2, #0
 8001144:	f44f 6188 	mov.w	r1, #1088	; 0x440
 8001148:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800114c:	f002 ff0c 	bl	8003f68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OCLn_Pin;
 8001150:	2320      	movs	r3, #32
 8001152:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001154:	2300      	movs	r3, #0
 8001156:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001158:	2300      	movs	r3, #0
 800115a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(OCLn_GPIO_Port, &GPIO_InitStruct);
 800115c:	f107 030c 	add.w	r3, r7, #12
 8001160:	4619      	mov	r1, r3
 8001162:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001166:	f002 fd8d 	bl	8003c84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = SLEEPn_Pin|CAN_STBY_Pin;
 800116a:	f44f 6388 	mov.w	r3, #1088	; 0x440
 800116e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001170:	2301      	movs	r3, #1
 8001172:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001174:	2300      	movs	r3, #0
 8001176:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001178:	2300      	movs	r3, #0
 800117a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800117c:	f107 030c 	add.w	r3, r7, #12
 8001180:	4619      	mov	r1, r3
 8001182:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001186:	f002 fd7d 	bl	8003c84 <HAL_GPIO_Init>

}
 800118a:	bf00      	nop
 800118c:	3720      	adds	r7, #32
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	40021000 	.word	0x40021000

08001198 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001198:	b590      	push	{r4, r7, lr}
 800119a:	b085      	sub	sp, #20
 800119c:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800119e:	f000 fc9d 	bl	8001adc <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80011a2:	f000 f8a3 	bl	80012ec <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80011a6:	f7ff ff9d 	bl	80010e4 <MX_GPIO_Init>
	MX_ADC1_Init();
 80011aa:	f7ff fbfb 	bl	80009a4 <MX_ADC1_Init>
	MX_ADC2_Init();
 80011ae:	f7ff fc77 	bl	8000aa0 <MX_ADC2_Init>
	MX_CAN_Init();
 80011b2:	f7ff fdc9 	bl	8000d48 <MX_CAN_Init>
	MX_DAC1_Init();
 80011b6:	f7ff febd 	bl	8000f34 <MX_DAC1_Init>
	MX_TIM1_Init();
 80011ba:	f000 f995 	bl	80014e8 <MX_TIM1_Init>
	MX_DMA_Init();
 80011be:	f7ff ff6b 	bl	8001098 <MX_DMA_Init>
	MX_TIM3_Init();
 80011c2:	f000 f9e9 	bl	8001598 <MX_TIM3_Init>
	MX_TIM15_Init();
 80011c6:	f000 fa4b 	bl	8001660 <MX_TIM15_Init>
	/* USER CODE BEGIN 2 */
	ADC_Start();
 80011ca:	f7ff fd9d 	bl	8000d08 <ADC_Start>
	CAN_Start();
 80011ce:	f7ff fe71 	bl	8000eb4 <CAN_Start>
	DAC_Start();
 80011d2:	f7ff ff17 	bl	8001004 <DAC_Start>
	Encoder_Start();
 80011d6:	f000 fba1 	bl	800191c <Encoder_Start>
	Pwm_Start();
 80011da:	f000 fbbb 	bl	8001954 <Pwm_Start>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	int counter = 0;
 80011de:	2300      	movs	r3, #0
 80011e0:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(SLEEPn_GPIO_Port, SLEEPn_Pin, 1);
 80011e2:	2201      	movs	r2, #1
 80011e4:	2140      	movs	r1, #64	; 0x40
 80011e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011ea:	f002 febd 	bl	8003f68 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CAN_STBY_GPIO_Port, CAN_STBY_Pin, 0);
 80011ee:	2200      	movs	r2, #0
 80011f0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011f8:	f002 feb6 	bl	8003f68 <HAL_GPIO_WritePin>

	while (1) {
		Pwm_Set(0, 150);
 80011fc:	2196      	movs	r1, #150	; 0x96
 80011fe:	2000      	movs	r0, #0
 8001200:	f000 fbc2 	bl	8001988 <Pwm_Set>
		int16_t current = (RxData[ID * 2 - 2] << 8) + (RxData[ID * 2 - 1] << 0);
 8001204:	4b33      	ldr	r3, [pc, #204]	; (80012d4 <main+0x13c>)
 8001206:	789b      	ldrb	r3, [r3, #2]
 8001208:	b29b      	uxth	r3, r3
 800120a:	021b      	lsls	r3, r3, #8
 800120c:	b29a      	uxth	r2, r3
 800120e:	4b31      	ldr	r3, [pc, #196]	; (80012d4 <main+0x13c>)
 8001210:	78db      	ldrb	r3, [r3, #3]
 8001212:	b29b      	uxth	r3, r3
 8001214:	4413      	add	r3, r2
 8001216:	b29b      	uxth	r3, r3
 8001218:	817b      	strh	r3, [r7, #10]
		DAC_set_voltage(2.5 * current / 32768.0);
 800121a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800121e:	4618      	mov	r0, r3
 8001220:	f7ff f924 	bl	800046c <__aeabi_i2d>
 8001224:	f04f 0200 	mov.w	r2, #0
 8001228:	4b2b      	ldr	r3, [pc, #172]	; (80012d8 <main+0x140>)
 800122a:	f7ff f989 	bl	8000540 <__aeabi_dmul>
 800122e:	4603      	mov	r3, r0
 8001230:	460c      	mov	r4, r1
 8001232:	4618      	mov	r0, r3
 8001234:	4621      	mov	r1, r4
 8001236:	f04f 0200 	mov.w	r2, #0
 800123a:	4b28      	ldr	r3, [pc, #160]	; (80012dc <main+0x144>)
 800123c:	f7ff faaa 	bl	8000794 <__aeabi_ddiv>
 8001240:	4603      	mov	r3, r0
 8001242:	460c      	mov	r4, r1
 8001244:	ec44 3b17 	vmov	d7, r3, r4
 8001248:	eeb0 0a47 	vmov.f32	s0, s14
 800124c:	eef0 0a67 	vmov.f32	s1, s15
 8001250:	f7ff fef6 	bl	8001040 <DAC_set_voltage>
		int32_t enc_val = Encoder_Read();
 8001254:	f000 fbf6 	bl	8001a44 <Encoder_Read>
 8001258:	6078      	str	r0, [r7, #4]

		TxData[0] = (enc_val >> 24) & 0xff; //position32bit
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	0e1b      	lsrs	r3, r3, #24
 800125e:	b2da      	uxtb	r2, r3
 8001260:	4b1f      	ldr	r3, [pc, #124]	; (80012e0 <main+0x148>)
 8001262:	701a      	strb	r2, [r3, #0]
		TxData[1] = (enc_val >> 16) & 0xff;
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	141b      	asrs	r3, r3, #16
 8001268:	b2da      	uxtb	r2, r3
 800126a:	4b1d      	ldr	r3, [pc, #116]	; (80012e0 <main+0x148>)
 800126c:	705a      	strb	r2, [r3, #1]
		TxData[2] = (enc_val >> 8) & 0xff;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	121b      	asrs	r3, r3, #8
 8001272:	b2da      	uxtb	r2, r3
 8001274:	4b1a      	ldr	r3, [pc, #104]	; (80012e0 <main+0x148>)
 8001276:	709a      	strb	r2, [r3, #2]
		TxData[3] = (enc_val >> 0) & 0xff;
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	b2da      	uxtb	r2, r3
 800127c:	4b18      	ldr	r3, [pc, #96]	; (80012e0 <main+0x148>)
 800127e:	70da      	strb	r2, [r3, #3]

		TxData[4] = (adc2_value[0] >> 8) & 0xff; //current
 8001280:	4b18      	ldr	r3, [pc, #96]	; (80012e4 <main+0x14c>)
 8001282:	881b      	ldrh	r3, [r3, #0]
 8001284:	0a1b      	lsrs	r3, r3, #8
 8001286:	b29b      	uxth	r3, r3
 8001288:	b2da      	uxtb	r2, r3
 800128a:	4b15      	ldr	r3, [pc, #84]	; (80012e0 <main+0x148>)
 800128c:	711a      	strb	r2, [r3, #4]
		TxData[5] = (adc2_value[0] >> 0) & 0xff;
 800128e:	4b15      	ldr	r3, [pc, #84]	; (80012e4 <main+0x14c>)
 8001290:	881b      	ldrh	r3, [r3, #0]
 8001292:	b2da      	uxtb	r2, r3
 8001294:	4b12      	ldr	r3, [pc, #72]	; (80012e0 <main+0x148>)
 8001296:	715a      	strb	r2, [r3, #5]

		TxData[6] = (adc1_value[1] >> 8) & 0xff; //voltage
 8001298:	4b13      	ldr	r3, [pc, #76]	; (80012e8 <main+0x150>)
 800129a:	885b      	ldrh	r3, [r3, #2]
 800129c:	0a1b      	lsrs	r3, r3, #8
 800129e:	b29b      	uxth	r3, r3
 80012a0:	b2da      	uxtb	r2, r3
 80012a2:	4b0f      	ldr	r3, [pc, #60]	; (80012e0 <main+0x148>)
 80012a4:	719a      	strb	r2, [r3, #6]
		TxData[7] = (adc1_value[1] >> 0) & 0xff;
 80012a6:	4b10      	ldr	r3, [pc, #64]	; (80012e8 <main+0x150>)
 80012a8:	885b      	ldrh	r3, [r3, #2]
 80012aa:	b2da      	uxtb	r2, r3
 80012ac:	4b0c      	ldr	r3, [pc, #48]	; (80012e0 <main+0x148>)
 80012ae:	71da      	strb	r2, [r3, #7]
//		TxData[4]=0xAA;
//		TxData[5]=0xAB;
//		TxData[6]=0xAB;
//		TxData[7]=0xA9;

		CAN_Send();
 80012b0:	f7ff fe12 	bl	8000ed8 <CAN_Send>
//		RGB_Set(abs(enc_val), counter, 500);
		RGB_Set(500, 500, 500);
 80012b4:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80012b8:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80012bc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80012c0:	f000 fb8a 	bl	80019d8 <RGB_Set>

		HAL_Delay(10);
 80012c4:	200a      	movs	r0, #10
 80012c6:	f000 fc6f 	bl	8001ba8 <HAL_Delay>
		counter++;
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	3301      	adds	r3, #1
 80012ce:	60fb      	str	r3, [r7, #12]
	while (1) {
 80012d0:	e794      	b.n	80011fc <main+0x64>
 80012d2:	bf00      	nop
 80012d4:	200001ec 	.word	0x200001ec
 80012d8:	40040000 	.word	0x40040000
 80012dc:	40e00000 	.word	0x40e00000
 80012e0:	200001e0 	.word	0x200001e0
 80012e4:	20000038 	.word	0x20000038
 80012e8:	20000034 	.word	0x20000034

080012ec <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b096      	sub	sp, #88	; 0x58
 80012f0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80012f2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80012f6:	2228      	movs	r2, #40	; 0x28
 80012f8:	2100      	movs	r1, #0
 80012fa:	4618      	mov	r0, r3
 80012fc:	f004 ff10 	bl	8006120 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001300:	f107 031c 	add.w	r3, r7, #28
 8001304:	2200      	movs	r2, #0
 8001306:	601a      	str	r2, [r3, #0]
 8001308:	605a      	str	r2, [r3, #4]
 800130a:	609a      	str	r2, [r3, #8]
 800130c:	60da      	str	r2, [r3, #12]
 800130e:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8001310:	1d3b      	adds	r3, r7, #4
 8001312:	2200      	movs	r2, #0
 8001314:	601a      	str	r2, [r3, #0]
 8001316:	605a      	str	r2, [r3, #4]
 8001318:	609a      	str	r2, [r3, #8]
 800131a:	60da      	str	r2, [r3, #12]
 800131c:	611a      	str	r2, [r3, #16]
 800131e:	615a      	str	r2, [r3, #20]

	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001320:	2301      	movs	r3, #1
 8001322:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001324:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001328:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 800132a:	2301      	movs	r3, #1
 800132c:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800132e:	2301      	movs	r3, #1
 8001330:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001332:	2302      	movs	r3, #2
 8001334:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001336:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800133a:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800133c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001340:	657b      	str	r3, [r7, #84]	; 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001342:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001346:	4618      	mov	r0, r3
 8001348:	f002 fe26 	bl	8003f98 <HAL_RCC_OscConfig>
 800134c:	4603      	mov	r3, r0
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <SystemClock_Config+0x6a>
		Error_Handler();
 8001352:	f000 f828 	bl	80013a6 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001356:	230f      	movs	r3, #15
 8001358:	61fb      	str	r3, [r7, #28]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800135a:	2302      	movs	r3, #2
 800135c:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800135e:	2300      	movs	r3, #0
 8001360:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001362:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001366:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001368:	2300      	movs	r3, #0
 800136a:	62fb      	str	r3, [r7, #44]	; 0x2c

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 800136c:	f107 031c 	add.w	r3, r7, #28
 8001370:	2102      	movs	r1, #2
 8001372:	4618      	mov	r0, r3
 8001374:	f003 fd18 	bl	8004da8 <HAL_RCC_ClockConfig>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d001      	beq.n	8001382 <SystemClock_Config+0x96>
		Error_Handler();
 800137e:	f000 f812 	bl	80013a6 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 8001382:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001386:	607b      	str	r3, [r7, #4]
	PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8001388:	2300      	movs	r3, #0
 800138a:	61bb      	str	r3, [r7, #24]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 800138c:	1d3b      	adds	r3, r7, #4
 800138e:	4618      	mov	r0, r3
 8001390:	f003 fef2 	bl	8005178 <HAL_RCCEx_PeriphCLKConfig>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d001      	beq.n	800139e <SystemClock_Config+0xb2>
		Error_Handler();
 800139a:	f000 f804 	bl	80013a6 <Error_Handler>
	}
}
 800139e:	bf00      	nop
 80013a0:	3758      	adds	r7, #88	; 0x58
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}

080013a6 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80013a6:	b480      	push	{r7}
 80013a8:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 80013aa:	bf00      	nop
 80013ac:	46bd      	mov	sp, r7
 80013ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b2:	4770      	bx	lr

080013b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b083      	sub	sp, #12
 80013b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013ba:	4b0f      	ldr	r3, [pc, #60]	; (80013f8 <HAL_MspInit+0x44>)
 80013bc:	699b      	ldr	r3, [r3, #24]
 80013be:	4a0e      	ldr	r2, [pc, #56]	; (80013f8 <HAL_MspInit+0x44>)
 80013c0:	f043 0301 	orr.w	r3, r3, #1
 80013c4:	6193      	str	r3, [r2, #24]
 80013c6:	4b0c      	ldr	r3, [pc, #48]	; (80013f8 <HAL_MspInit+0x44>)
 80013c8:	699b      	ldr	r3, [r3, #24]
 80013ca:	f003 0301 	and.w	r3, r3, #1
 80013ce:	607b      	str	r3, [r7, #4]
 80013d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013d2:	4b09      	ldr	r3, [pc, #36]	; (80013f8 <HAL_MspInit+0x44>)
 80013d4:	69db      	ldr	r3, [r3, #28]
 80013d6:	4a08      	ldr	r2, [pc, #32]	; (80013f8 <HAL_MspInit+0x44>)
 80013d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013dc:	61d3      	str	r3, [r2, #28]
 80013de:	4b06      	ldr	r3, [pc, #24]	; (80013f8 <HAL_MspInit+0x44>)
 80013e0:	69db      	ldr	r3, [r3, #28]
 80013e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013e6:	603b      	str	r3, [r7, #0]
 80013e8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013ea:	bf00      	nop
 80013ec:	370c      	adds	r7, #12
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr
 80013f6:	bf00      	nop
 80013f8:	40021000 	.word	0x40021000

080013fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013fc:	b480      	push	{r7}
 80013fe:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001400:	bf00      	nop
 8001402:	46bd      	mov	sp, r7
 8001404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001408:	4770      	bx	lr

0800140a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800140a:	b480      	push	{r7}
 800140c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800140e:	e7fe      	b.n	800140e <HardFault_Handler+0x4>

08001410 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001414:	e7fe      	b.n	8001414 <MemManage_Handler+0x4>

08001416 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001416:	b480      	push	{r7}
 8001418:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800141a:	e7fe      	b.n	800141a <BusFault_Handler+0x4>

0800141c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800141c:	b480      	push	{r7}
 800141e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001420:	e7fe      	b.n	8001420 <UsageFault_Handler+0x4>

08001422 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001422:	b480      	push	{r7}
 8001424:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001426:	bf00      	nop
 8001428:	46bd      	mov	sp, r7
 800142a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142e:	4770      	bx	lr

08001430 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001430:	b480      	push	{r7}
 8001432:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001434:	bf00      	nop
 8001436:	46bd      	mov	sp, r7
 8001438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143c:	4770      	bx	lr

0800143e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800143e:	b480      	push	{r7}
 8001440:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001442:	bf00      	nop
 8001444:	46bd      	mov	sp, r7
 8001446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144a:	4770      	bx	lr

0800144c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001450:	f000 fb8a 	bl	8001b68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001454:	bf00      	nop
 8001456:	bd80      	pop	{r7, pc}

08001458 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800145c:	4802      	ldr	r0, [pc, #8]	; (8001468 <DMA1_Channel1_IRQHandler+0x10>)
 800145e:	f002 fb1f 	bl	8003aa0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001462:	bf00      	nop
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	2000012c 	.word	0x2000012c

0800146c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8001470:	4802      	ldr	r0, [pc, #8]	; (800147c <DMA1_Channel2_IRQHandler+0x10>)
 8001472:	f002 fb15 	bl	8003aa0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001476:	bf00      	nop
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	20000170 	.word	0x20000170

08001480 <CAN_TX_IRQHandler>:

/**
  * @brief This function handles CAN TX interrupt.
  */
void CAN_TX_IRQHandler(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN_TX_IRQn 0 */

  /* USER CODE END CAN_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8001484:	4802      	ldr	r0, [pc, #8]	; (8001490 <CAN_TX_IRQHandler+0x10>)
 8001486:	f001 fe25 	bl	80030d4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN_TX_IRQn 1 */

  /* USER CODE END CAN_TX_IRQn 1 */
}
 800148a:	bf00      	nop
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	200001b8 	.word	0x200001b8

08001494 <CAN_RX0_IRQHandler>:

/**
  * @brief This function handles CAN RX0 interrupt.
  */
void CAN_RX0_IRQHandler(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN_RX0_IRQn 0 */

  /* USER CODE END CAN_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8001498:	4802      	ldr	r0, [pc, #8]	; (80014a4 <CAN_RX0_IRQHandler+0x10>)
 800149a:	f001 fe1b 	bl	80030d4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN_RX0_IRQn 1 */

  /* USER CODE END CAN_RX0_IRQn 1 */
}
 800149e:	bf00      	nop
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	200001b8 	.word	0x200001b8

080014a8 <CAN_RX1_IRQHandler>:

/**
  * @brief This function handles CAN RX1 interrupt.
  */
void CAN_RX1_IRQHandler(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN_RX1_IRQn 0 */

  /* USER CODE END CAN_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80014ac:	4802      	ldr	r0, [pc, #8]	; (80014b8 <CAN_RX1_IRQHandler+0x10>)
 80014ae:	f001 fe11 	bl	80030d4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN_RX1_IRQn 1 */

  /* USER CODE END CAN_RX1_IRQn 1 */
}
 80014b2:	bf00      	nop
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	200001b8 	.word	0x200001b8

080014bc <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014bc:	b480      	push	{r7}
 80014be:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014c0:	4b08      	ldr	r3, [pc, #32]	; (80014e4 <SystemInit+0x28>)
 80014c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80014c6:	4a07      	ldr	r2, [pc, #28]	; (80014e4 <SystemInit+0x28>)
 80014c8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80014cc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80014d0:	4b04      	ldr	r3, [pc, #16]	; (80014e4 <SystemInit+0x28>)
 80014d2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80014d6:	609a      	str	r2, [r3, #8]
#endif
}
 80014d8:	bf00      	nop
 80014da:	46bd      	mov	sp, r7
 80014dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e0:	4770      	bx	lr
 80014e2:	bf00      	nop
 80014e4:	e000ed00 	.word	0xe000ed00

080014e8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim15;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	af00      	add	r7, sp, #0
//  TIM_Encoder_InitTypeDef sConfig = {0};
//  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim1.Instance = TIM1;
 80014ec:	4b26      	ldr	r3, [pc, #152]	; (8001588 <MX_TIM1_Init+0xa0>)
 80014ee:	4a27      	ldr	r2, [pc, #156]	; (800158c <MX_TIM1_Init+0xa4>)
 80014f0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80014f2:	4b25      	ldr	r3, [pc, #148]	; (8001588 <MX_TIM1_Init+0xa0>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014f8:	4b23      	ldr	r3, [pc, #140]	; (8001588 <MX_TIM1_Init+0xa0>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80014fe:	4b22      	ldr	r3, [pc, #136]	; (8001588 <MX_TIM1_Init+0xa0>)
 8001500:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001504:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001506:	4b20      	ldr	r3, [pc, #128]	; (8001588 <MX_TIM1_Init+0xa0>)
 8001508:	2200      	movs	r2, #0
 800150a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800150c:	4b1e      	ldr	r3, [pc, #120]	; (8001588 <MX_TIM1_Init+0xa0>)
 800150e:	2200      	movs	r2, #0
 8001510:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001512:	4b1d      	ldr	r3, [pc, #116]	; (8001588 <MX_TIM1_Init+0xa0>)
 8001514:	2200      	movs	r2, #0
 8001516:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001518:	4b1d      	ldr	r3, [pc, #116]	; (8001590 <MX_TIM1_Init+0xa8>)
 800151a:	2203      	movs	r2, #3
 800151c:	601a      	str	r2, [r3, #0]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 800151e:	4b1c      	ldr	r3, [pc, #112]	; (8001590 <MX_TIM1_Init+0xa8>)
 8001520:	2202      	movs	r2, #2
 8001522:	605a      	str	r2, [r3, #4]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001524:	4b1a      	ldr	r3, [pc, #104]	; (8001590 <MX_TIM1_Init+0xa8>)
 8001526:	2201      	movs	r2, #1
 8001528:	609a      	str	r2, [r3, #8]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800152a:	4b19      	ldr	r3, [pc, #100]	; (8001590 <MX_TIM1_Init+0xa8>)
 800152c:	2200      	movs	r2, #0
 800152e:	60da      	str	r2, [r3, #12]
  sConfig.IC1Filter = 3;
 8001530:	4b17      	ldr	r3, [pc, #92]	; (8001590 <MX_TIM1_Init+0xa8>)
 8001532:	2203      	movs	r2, #3
 8001534:	611a      	str	r2, [r3, #16]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8001536:	4b16      	ldr	r3, [pc, #88]	; (8001590 <MX_TIM1_Init+0xa8>)
 8001538:	2202      	movs	r2, #2
 800153a:	615a      	str	r2, [r3, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800153c:	4b14      	ldr	r3, [pc, #80]	; (8001590 <MX_TIM1_Init+0xa8>)
 800153e:	2201      	movs	r2, #1
 8001540:	619a      	str	r2, [r3, #24]
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001542:	4b13      	ldr	r3, [pc, #76]	; (8001590 <MX_TIM1_Init+0xa8>)
 8001544:	2200      	movs	r2, #0
 8001546:	61da      	str	r2, [r3, #28]
  sConfig.IC2Filter = 3;
 8001548:	4b11      	ldr	r3, [pc, #68]	; (8001590 <MX_TIM1_Init+0xa8>)
 800154a:	2203      	movs	r2, #3
 800154c:	621a      	str	r2, [r3, #32]
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 800154e:	4910      	ldr	r1, [pc, #64]	; (8001590 <MX_TIM1_Init+0xa8>)
 8001550:	480d      	ldr	r0, [pc, #52]	; (8001588 <MX_TIM1_Init+0xa0>)
 8001552:	f003 ffb5 	bl	80054c0 <HAL_TIM_Encoder_Init>
 8001556:	4603      	mov	r3, r0
 8001558:	2b00      	cmp	r3, #0
 800155a:	d001      	beq.n	8001560 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 800155c:	f7ff ff23 	bl	80013a6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001560:	4b0c      	ldr	r3, [pc, #48]	; (8001594 <MX_TIM1_Init+0xac>)
 8001562:	2200      	movs	r2, #0
 8001564:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001566:	4b0b      	ldr	r3, [pc, #44]	; (8001594 <MX_TIM1_Init+0xac>)
 8001568:	2200      	movs	r2, #0
 800156a:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800156c:	4b09      	ldr	r3, [pc, #36]	; (8001594 <MX_TIM1_Init+0xac>)
 800156e:	2200      	movs	r2, #0
 8001570:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001572:	4908      	ldr	r1, [pc, #32]	; (8001594 <MX_TIM1_Init+0xac>)
 8001574:	4804      	ldr	r0, [pc, #16]	; (8001588 <MX_TIM1_Init+0xa0>)
 8001576:	f004 fcc9 	bl	8005f0c <HAL_TIMEx_MasterConfigSynchronization>
 800157a:	4603      	mov	r3, r0
 800157c:	2b00      	cmp	r3, #0
 800157e:	d001      	beq.n	8001584 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8001580:	f7ff ff11 	bl	80013a6 <Error_Handler>
  }

}
 8001584:	bf00      	nop
 8001586:	bd80      	pop	{r7, pc}
 8001588:	200002bc 	.word	0x200002bc
 800158c:	40012c00 	.word	0x40012c00
 8001590:	2000003c 	.word	0x2000003c
 8001594:	20000060 	.word	0x20000060

08001598 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	af00      	add	r7, sp, #0
//  TIM_MasterConfigTypeDef sMasterConfig = {0};
//  TIM_OC_InitTypeDef sConfigOC = {0};

  htim3.Instance = TIM3;
 800159c:	4b2c      	ldr	r3, [pc, #176]	; (8001650 <MX_TIM3_Init+0xb8>)
 800159e:	4a2d      	ldr	r2, [pc, #180]	; (8001654 <MX_TIM3_Init+0xbc>)
 80015a0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 80015a2:	4b2b      	ldr	r3, [pc, #172]	; (8001650 <MX_TIM3_Init+0xb8>)
 80015a4:	2247      	movs	r2, #71	; 0x47
 80015a6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015a8:	4b29      	ldr	r3, [pc, #164]	; (8001650 <MX_TIM3_Init+0xb8>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1023;
 80015ae:	4b28      	ldr	r3, [pc, #160]	; (8001650 <MX_TIM3_Init+0xb8>)
 80015b0:	f240 32ff 	movw	r2, #1023	; 0x3ff
 80015b4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015b6:	4b26      	ldr	r3, [pc, #152]	; (8001650 <MX_TIM3_Init+0xb8>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015bc:	4b24      	ldr	r3, [pc, #144]	; (8001650 <MX_TIM3_Init+0xb8>)
 80015be:	2200      	movs	r2, #0
 80015c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80015c2:	4823      	ldr	r0, [pc, #140]	; (8001650 <MX_TIM3_Init+0xb8>)
 80015c4:	f003 fefe 	bl	80053c4 <HAL_TIM_PWM_Init>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d001      	beq.n	80015d2 <MX_TIM3_Init+0x3a>
  {
    Error_Handler();
 80015ce:	f7ff feea 	bl	80013a6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015d2:	4b21      	ldr	r3, [pc, #132]	; (8001658 <MX_TIM3_Init+0xc0>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015d8:	4b1f      	ldr	r3, [pc, #124]	; (8001658 <MX_TIM3_Init+0xc0>)
 80015da:	2200      	movs	r2, #0
 80015dc:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80015de:	491e      	ldr	r1, [pc, #120]	; (8001658 <MX_TIM3_Init+0xc0>)
 80015e0:	481b      	ldr	r0, [pc, #108]	; (8001650 <MX_TIM3_Init+0xb8>)
 80015e2:	f004 fc93 	bl	8005f0c <HAL_TIMEx_MasterConfigSynchronization>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d001      	beq.n	80015f0 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80015ec:	f7ff fedb 	bl	80013a6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015f0:	4b1a      	ldr	r3, [pc, #104]	; (800165c <MX_TIM3_Init+0xc4>)
 80015f2:	2260      	movs	r2, #96	; 0x60
 80015f4:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80015f6:	4b19      	ldr	r3, [pc, #100]	; (800165c <MX_TIM3_Init+0xc4>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015fc:	4b17      	ldr	r3, [pc, #92]	; (800165c <MX_TIM3_Init+0xc4>)
 80015fe:	2200      	movs	r2, #0
 8001600:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001602:	4b16      	ldr	r3, [pc, #88]	; (800165c <MX_TIM3_Init+0xc4>)
 8001604:	2200      	movs	r2, #0
 8001606:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001608:	2200      	movs	r2, #0
 800160a:	4914      	ldr	r1, [pc, #80]	; (800165c <MX_TIM3_Init+0xc4>)
 800160c:	4810      	ldr	r0, [pc, #64]	; (8001650 <MX_TIM3_Init+0xb8>)
 800160e:	f004 f821 	bl	8005654 <HAL_TIM_PWM_ConfigChannel>
 8001612:	4603      	mov	r3, r0
 8001614:	2b00      	cmp	r3, #0
 8001616:	d001      	beq.n	800161c <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001618:	f7ff fec5 	bl	80013a6 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800161c:	2204      	movs	r2, #4
 800161e:	490f      	ldr	r1, [pc, #60]	; (800165c <MX_TIM3_Init+0xc4>)
 8001620:	480b      	ldr	r0, [pc, #44]	; (8001650 <MX_TIM3_Init+0xb8>)
 8001622:	f004 f817 	bl	8005654 <HAL_TIM_PWM_ConfigChannel>
 8001626:	4603      	mov	r3, r0
 8001628:	2b00      	cmp	r3, #0
 800162a:	d001      	beq.n	8001630 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 800162c:	f7ff febb 	bl	80013a6 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001630:	2208      	movs	r2, #8
 8001632:	490a      	ldr	r1, [pc, #40]	; (800165c <MX_TIM3_Init+0xc4>)
 8001634:	4806      	ldr	r0, [pc, #24]	; (8001650 <MX_TIM3_Init+0xb8>)
 8001636:	f004 f80d 	bl	8005654 <HAL_TIM_PWM_ConfigChannel>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	d001      	beq.n	8001644 <MX_TIM3_Init+0xac>
  {
    Error_Handler();
 8001640:	f7ff feb1 	bl	80013a6 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim3);
 8001644:	4802      	ldr	r0, [pc, #8]	; (8001650 <MX_TIM3_Init+0xb8>)
 8001646:	f000 f90d 	bl	8001864 <HAL_TIM_MspPostInit>

}
 800164a:	bf00      	nop
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	2000027c 	.word	0x2000027c
 8001654:	40000400 	.word	0x40000400
 8001658:	20000060 	.word	0x20000060
 800165c:	2000006c 	.word	0x2000006c

08001660 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b08c      	sub	sp, #48	; 0x30
 8001664:	af00      	add	r7, sp, #0
//  TIM_MasterConfigTypeDef sMasterConfig = {0};
//  TIM_OC_InitTypeDef sConfigOC = {0};
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001666:	1d3b      	adds	r3, r7, #4
 8001668:	222c      	movs	r2, #44	; 0x2c
 800166a:	2100      	movs	r1, #0
 800166c:	4618      	mov	r0, r3
 800166e:	f004 fd57 	bl	8006120 <memset>

  htim15.Instance = TIM15;
 8001672:	4b3c      	ldr	r3, [pc, #240]	; (8001764 <MX_TIM15_Init+0x104>)
 8001674:	4a3c      	ldr	r2, [pc, #240]	; (8001768 <MX_TIM15_Init+0x108>)
 8001676:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 2-1;
 8001678:	4b3a      	ldr	r3, [pc, #232]	; (8001764 <MX_TIM15_Init+0x104>)
 800167a:	2201      	movs	r2, #1
 800167c:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 800167e:	4b39      	ldr	r3, [pc, #228]	; (8001764 <MX_TIM15_Init+0x104>)
 8001680:	2200      	movs	r2, #0
 8001682:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 1023;
 8001684:	4b37      	ldr	r3, [pc, #220]	; (8001764 <MX_TIM15_Init+0x104>)
 8001686:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800168a:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800168c:	4b35      	ldr	r3, [pc, #212]	; (8001764 <MX_TIM15_Init+0x104>)
 800168e:	2200      	movs	r2, #0
 8001690:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8001692:	4b34      	ldr	r3, [pc, #208]	; (8001764 <MX_TIM15_Init+0x104>)
 8001694:	2200      	movs	r2, #0
 8001696:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001698:	4b32      	ldr	r3, [pc, #200]	; (8001764 <MX_TIM15_Init+0x104>)
 800169a:	2200      	movs	r2, #0
 800169c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 800169e:	4831      	ldr	r0, [pc, #196]	; (8001764 <MX_TIM15_Init+0x104>)
 80016a0:	f003 fe90 	bl	80053c4 <HAL_TIM_PWM_Init>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <MX_TIM15_Init+0x4e>
  {
    Error_Handler();
 80016aa:	f7ff fe7c 	bl	80013a6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016ae:	4b2f      	ldr	r3, [pc, #188]	; (800176c <MX_TIM15_Init+0x10c>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016b4:	4b2d      	ldr	r3, [pc, #180]	; (800176c <MX_TIM15_Init+0x10c>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80016ba:	492c      	ldr	r1, [pc, #176]	; (800176c <MX_TIM15_Init+0x10c>)
 80016bc:	4829      	ldr	r0, [pc, #164]	; (8001764 <MX_TIM15_Init+0x104>)
 80016be:	f004 fc25 	bl	8005f0c <HAL_TIMEx_MasterConfigSynchronization>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d001      	beq.n	80016cc <MX_TIM15_Init+0x6c>
  {
    Error_Handler();
 80016c8:	f7ff fe6d 	bl	80013a6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80016cc:	4b28      	ldr	r3, [pc, #160]	; (8001770 <MX_TIM15_Init+0x110>)
 80016ce:	2260      	movs	r2, #96	; 0x60
 80016d0:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80016d2:	4b27      	ldr	r3, [pc, #156]	; (8001770 <MX_TIM15_Init+0x110>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016d8:	4b25      	ldr	r3, [pc, #148]	; (8001770 <MX_TIM15_Init+0x110>)
 80016da:	2200      	movs	r2, #0
 80016dc:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80016de:	4b24      	ldr	r3, [pc, #144]	; (8001770 <MX_TIM15_Init+0x110>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80016e4:	4b22      	ldr	r3, [pc, #136]	; (8001770 <MX_TIM15_Init+0x110>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80016ea:	4b21      	ldr	r3, [pc, #132]	; (8001770 <MX_TIM15_Init+0x110>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80016f0:	4b1f      	ldr	r3, [pc, #124]	; (8001770 <MX_TIM15_Init+0x110>)
 80016f2:	2200      	movs	r2, #0
 80016f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80016f6:	2200      	movs	r2, #0
 80016f8:	491d      	ldr	r1, [pc, #116]	; (8001770 <MX_TIM15_Init+0x110>)
 80016fa:	481a      	ldr	r0, [pc, #104]	; (8001764 <MX_TIM15_Init+0x104>)
 80016fc:	f003 ffaa 	bl	8005654 <HAL_TIM_PWM_ConfigChannel>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d001      	beq.n	800170a <MX_TIM15_Init+0xaa>
  {
    Error_Handler();
 8001706:	f7ff fe4e 	bl	80013a6 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800170a:	2204      	movs	r2, #4
 800170c:	4918      	ldr	r1, [pc, #96]	; (8001770 <MX_TIM15_Init+0x110>)
 800170e:	4815      	ldr	r0, [pc, #84]	; (8001764 <MX_TIM15_Init+0x104>)
 8001710:	f003 ffa0 	bl	8005654 <HAL_TIM_PWM_ConfigChannel>
 8001714:	4603      	mov	r3, r0
 8001716:	2b00      	cmp	r3, #0
 8001718:	d001      	beq.n	800171e <MX_TIM15_Init+0xbe>
  {
    Error_Handler();
 800171a:	f7ff fe44 	bl	80013a6 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800171e:	2300      	movs	r3, #0
 8001720:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001722:	2300      	movs	r3, #0
 8001724:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001726:	2300      	movs	r3, #0
 8001728:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800172a:	2300      	movs	r3, #0
 800172c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800172e:	2300      	movs	r3, #0
 8001730:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001732:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001736:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001738:	2300      	movs	r3, #0
 800173a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800173c:	2300      	movs	r3, #0
 800173e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8001740:	1d3b      	adds	r3, r7, #4
 8001742:	4619      	mov	r1, r3
 8001744:	4807      	ldr	r0, [pc, #28]	; (8001764 <MX_TIM15_Init+0x104>)
 8001746:	f004 fc4f 	bl	8005fe8 <HAL_TIMEx_ConfigBreakDeadTime>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d001      	beq.n	8001754 <MX_TIM15_Init+0xf4>
  {
    Error_Handler();
 8001750:	f7ff fe29 	bl	80013a6 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim15);
 8001754:	4803      	ldr	r0, [pc, #12]	; (8001764 <MX_TIM15_Init+0x104>)
 8001756:	f000 f885 	bl	8001864 <HAL_TIM_MspPostInit>

}
 800175a:	bf00      	nop
 800175c:	3730      	adds	r7, #48	; 0x30
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	2000023c 	.word	0x2000023c
 8001768:	40014000 	.word	0x40014000
 800176c:	20000060 	.word	0x20000060
 8001770:	2000006c 	.word	0x2000006c

08001774 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b08a      	sub	sp, #40	; 0x28
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800177c:	f107 0314 	add.w	r3, r7, #20
 8001780:	2200      	movs	r2, #0
 8001782:	601a      	str	r2, [r3, #0]
 8001784:	605a      	str	r2, [r3, #4]
 8001786:	609a      	str	r2, [r3, #8]
 8001788:	60da      	str	r2, [r3, #12]
 800178a:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4a18      	ldr	r2, [pc, #96]	; (80017f4 <HAL_TIM_Encoder_MspInit+0x80>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d129      	bne.n	80017ea <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001796:	4b18      	ldr	r3, [pc, #96]	; (80017f8 <HAL_TIM_Encoder_MspInit+0x84>)
 8001798:	699b      	ldr	r3, [r3, #24]
 800179a:	4a17      	ldr	r2, [pc, #92]	; (80017f8 <HAL_TIM_Encoder_MspInit+0x84>)
 800179c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80017a0:	6193      	str	r3, [r2, #24]
 80017a2:	4b15      	ldr	r3, [pc, #84]	; (80017f8 <HAL_TIM_Encoder_MspInit+0x84>)
 80017a4:	699b      	ldr	r3, [r3, #24]
 80017a6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80017aa:	613b      	str	r3, [r7, #16]
 80017ac:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ae:	4b12      	ldr	r3, [pc, #72]	; (80017f8 <HAL_TIM_Encoder_MspInit+0x84>)
 80017b0:	695b      	ldr	r3, [r3, #20]
 80017b2:	4a11      	ldr	r2, [pc, #68]	; (80017f8 <HAL_TIM_Encoder_MspInit+0x84>)
 80017b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017b8:	6153      	str	r3, [r2, #20]
 80017ba:	4b0f      	ldr	r3, [pc, #60]	; (80017f8 <HAL_TIM_Encoder_MspInit+0x84>)
 80017bc:	695b      	ldr	r3, [r3, #20]
 80017be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017c2:	60fb      	str	r3, [r7, #12]
 80017c4:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = ENC_A_Pin|ENC_B_Pin;
 80017c6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80017ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017cc:	2302      	movs	r3, #2
 80017ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d0:	2300      	movs	r3, #0
 80017d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017d4:	2300      	movs	r3, #0
 80017d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80017d8:	2306      	movs	r3, #6
 80017da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017dc:	f107 0314 	add.w	r3, r7, #20
 80017e0:	4619      	mov	r1, r3
 80017e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017e6:	f002 fa4d 	bl	8003c84 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80017ea:	bf00      	nop
 80017ec:	3728      	adds	r7, #40	; 0x28
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	40012c00 	.word	0x40012c00
 80017f8:	40021000 	.word	0x40021000

080017fc <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b085      	sub	sp, #20
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a13      	ldr	r2, [pc, #76]	; (8001858 <HAL_TIM_PWM_MspInit+0x5c>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d10c      	bne.n	8001828 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800180e:	4b13      	ldr	r3, [pc, #76]	; (800185c <HAL_TIM_PWM_MspInit+0x60>)
 8001810:	69db      	ldr	r3, [r3, #28]
 8001812:	4a12      	ldr	r2, [pc, #72]	; (800185c <HAL_TIM_PWM_MspInit+0x60>)
 8001814:	f043 0302 	orr.w	r3, r3, #2
 8001818:	61d3      	str	r3, [r2, #28]
 800181a:	4b10      	ldr	r3, [pc, #64]	; (800185c <HAL_TIM_PWM_MspInit+0x60>)
 800181c:	69db      	ldr	r3, [r3, #28]
 800181e:	f003 0302 	and.w	r3, r3, #2
 8001822:	60fb      	str	r3, [r7, #12]
 8001824:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 8001826:	e010      	b.n	800184a <HAL_TIM_PWM_MspInit+0x4e>
  else if(tim_pwmHandle->Instance==TIM15)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4a0c      	ldr	r2, [pc, #48]	; (8001860 <HAL_TIM_PWM_MspInit+0x64>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d10b      	bne.n	800184a <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8001832:	4b0a      	ldr	r3, [pc, #40]	; (800185c <HAL_TIM_PWM_MspInit+0x60>)
 8001834:	699b      	ldr	r3, [r3, #24]
 8001836:	4a09      	ldr	r2, [pc, #36]	; (800185c <HAL_TIM_PWM_MspInit+0x60>)
 8001838:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800183c:	6193      	str	r3, [r2, #24]
 800183e:	4b07      	ldr	r3, [pc, #28]	; (800185c <HAL_TIM_PWM_MspInit+0x60>)
 8001840:	699b      	ldr	r3, [r3, #24]
 8001842:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001846:	60bb      	str	r3, [r7, #8]
 8001848:	68bb      	ldr	r3, [r7, #8]
}
 800184a:	bf00      	nop
 800184c:	3714      	adds	r7, #20
 800184e:	46bd      	mov	sp, r7
 8001850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001854:	4770      	bx	lr
 8001856:	bf00      	nop
 8001858:	40000400 	.word	0x40000400
 800185c:	40021000 	.word	0x40021000
 8001860:	40014000 	.word	0x40014000

08001864 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b08a      	sub	sp, #40	; 0x28
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800186c:	f107 0314 	add.w	r3, r7, #20
 8001870:	2200      	movs	r2, #0
 8001872:	601a      	str	r2, [r3, #0]
 8001874:	605a      	str	r2, [r3, #4]
 8001876:	609a      	str	r2, [r3, #8]
 8001878:	60da      	str	r2, [r3, #12]
 800187a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4a22      	ldr	r2, [pc, #136]	; (800190c <HAL_TIM_MspPostInit+0xa8>)
 8001882:	4293      	cmp	r3, r2
 8001884:	d11c      	bne.n	80018c0 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001886:	4b22      	ldr	r3, [pc, #136]	; (8001910 <HAL_TIM_MspPostInit+0xac>)
 8001888:	695b      	ldr	r3, [r3, #20]
 800188a:	4a21      	ldr	r2, [pc, #132]	; (8001910 <HAL_TIM_MspPostInit+0xac>)
 800188c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001890:	6153      	str	r3, [r2, #20]
 8001892:	4b1f      	ldr	r3, [pc, #124]	; (8001910 <HAL_TIM_MspPostInit+0xac>)
 8001894:	695b      	ldr	r3, [r3, #20]
 8001896:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800189a:	613b      	str	r3, [r7, #16]
 800189c:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration    
    PB0     ------> TIM3_CH3
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2 
    */
    GPIO_InitStruct.Pin = Blue_Pin|Red_Pin|Green_Pin;
 800189e:	2331      	movs	r3, #49	; 0x31
 80018a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018a2:	2302      	movs	r3, #2
 80018a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a6:	2300      	movs	r3, #0
 80018a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018aa:	2300      	movs	r3, #0
 80018ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80018ae:	2302      	movs	r3, #2
 80018b0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018b2:	f107 0314 	add.w	r3, r7, #20
 80018b6:	4619      	mov	r1, r3
 80018b8:	4816      	ldr	r0, [pc, #88]	; (8001914 <HAL_TIM_MspPostInit+0xb0>)
 80018ba:	f002 f9e3 	bl	8003c84 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 80018be:	e021      	b.n	8001904 <HAL_TIM_MspPostInit+0xa0>
  else if(timHandle->Instance==TIM15)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	4a14      	ldr	r2, [pc, #80]	; (8001918 <HAL_TIM_MspPostInit+0xb4>)
 80018c6:	4293      	cmp	r3, r2
 80018c8:	d11c      	bne.n	8001904 <HAL_TIM_MspPostInit+0xa0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ca:	4b11      	ldr	r3, [pc, #68]	; (8001910 <HAL_TIM_MspPostInit+0xac>)
 80018cc:	695b      	ldr	r3, [r3, #20]
 80018ce:	4a10      	ldr	r2, [pc, #64]	; (8001910 <HAL_TIM_MspPostInit+0xac>)
 80018d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018d4:	6153      	str	r3, [r2, #20]
 80018d6:	4b0e      	ldr	r3, [pc, #56]	; (8001910 <HAL_TIM_MspPostInit+0xac>)
 80018d8:	695b      	ldr	r3, [r3, #20]
 80018da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018de:	60fb      	str	r3, [r7, #12]
 80018e0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = IN1_Pin|IN2_Pin;
 80018e2:	230c      	movs	r3, #12
 80018e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018e6:	2302      	movs	r3, #2
 80018e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ea:	2300      	movs	r3, #0
 80018ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ee:	2300      	movs	r3, #0
 80018f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM15;
 80018f2:	2309      	movs	r3, #9
 80018f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018f6:	f107 0314 	add.w	r3, r7, #20
 80018fa:	4619      	mov	r1, r3
 80018fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001900:	f002 f9c0 	bl	8003c84 <HAL_GPIO_Init>
}
 8001904:	bf00      	nop
 8001906:	3728      	adds	r7, #40	; 0x28
 8001908:	46bd      	mov	sp, r7
 800190a:	bd80      	pop	{r7, pc}
 800190c:	40000400 	.word	0x40000400
 8001910:	40021000 	.word	0x40021000
 8001914:	48000400 	.word	0x48000400
 8001918:	40014000 	.word	0x40014000

0800191c <Encoder_Start>:
  /* USER CODE END TIM15_MspDeInit 1 */
  }
} 

/* USER CODE BEGIN 1 */
void Encoder_Start(void) {
 800191c:	b580      	push	{r7, lr}
 800191e:	af00      	add	r7, sp, #0
	if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK) {
 8001920:	4909      	ldr	r1, [pc, #36]	; (8001948 <Encoder_Start+0x2c>)
 8001922:	480a      	ldr	r0, [pc, #40]	; (800194c <Encoder_Start+0x30>)
 8001924:	f003 fdcc 	bl	80054c0 <HAL_TIM_Encoder_Init>
 8001928:	4603      	mov	r3, r0
 800192a:	2b00      	cmp	r3, #0
 800192c:	d001      	beq.n	8001932 <Encoder_Start+0x16>
		Error_Handler();
 800192e:	f7ff fd3a 	bl	80013a6 <Error_Handler>
	}
	HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8001932:	213c      	movs	r1, #60	; 0x3c
 8001934:	4805      	ldr	r0, [pc, #20]	; (800194c <Encoder_Start+0x30>)
 8001936:	f003 fe55 	bl	80055e4 <HAL_TIM_Encoder_Start>
	TIM1->CNT = 30000;
 800193a:	4b05      	ldr	r3, [pc, #20]	; (8001950 <Encoder_Start+0x34>)
 800193c:	f247 5230 	movw	r2, #30000	; 0x7530
 8001940:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001942:	bf00      	nop
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	2000003c 	.word	0x2000003c
 800194c:	200002bc 	.word	0x200002bc
 8001950:	40012c00 	.word	0x40012c00

08001954 <Pwm_Start>:
void Pwm_Start(void) {
 8001954:	b580      	push	{r7, lr}
 8001956:	af00      	add	r7, sp, #0
	if (HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1 | TIM_CHANNEL_2 | TIM_CHANNEL_3)
 8001958:	210c      	movs	r1, #12
 800195a:	4809      	ldr	r0, [pc, #36]	; (8001980 <Pwm_Start+0x2c>)
 800195c:	f003 fd5e 	bl	800541c <HAL_TIM_PWM_Start>
 8001960:	4603      	mov	r3, r0
 8001962:	2b00      	cmp	r3, #0
 8001964:	d001      	beq.n	800196a <Pwm_Start+0x16>
			!= HAL_OK) {
		Error_Handler();
 8001966:	f7ff fd1e 	bl	80013a6 <Error_Handler>
	}
	if (HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1 | TIM_CHANNEL_2) != HAL_OK) {
 800196a:	2104      	movs	r1, #4
 800196c:	4805      	ldr	r0, [pc, #20]	; (8001984 <Pwm_Start+0x30>)
 800196e:	f003 fd55 	bl	800541c <HAL_TIM_PWM_Start>
 8001972:	4603      	mov	r3, r0
 8001974:	2b00      	cmp	r3, #0
 8001976:	d001      	beq.n	800197c <Pwm_Start+0x28>
		Error_Handler();
 8001978:	f7ff fd15 	bl	80013a6 <Error_Handler>
	}
}
 800197c:	bf00      	nop
 800197e:	bd80      	pop	{r7, pc}
 8001980:	2000027c 	.word	0x2000027c
 8001984:	2000023c 	.word	0x2000023c

08001988 <Pwm_Set>:
void Pwm_Set(unsigned int in1, unsigned int in2) {
 8001988:	b580      	push	{r7, lr}
 800198a:	b082      	sub	sp, #8
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
 8001990:	6039      	str	r1, [r7, #0]
	sConfigOC.Pulse = in1;
 8001992:	4a0f      	ldr	r2, [pc, #60]	; (80019d0 <Pwm_Set+0x48>)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6053      	str	r3, [r2, #4]
	if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1)
 8001998:	2200      	movs	r2, #0
 800199a:	490d      	ldr	r1, [pc, #52]	; (80019d0 <Pwm_Set+0x48>)
 800199c:	480d      	ldr	r0, [pc, #52]	; (80019d4 <Pwm_Set+0x4c>)
 800199e:	f003 fe59 	bl	8005654 <HAL_TIM_PWM_ConfigChannel>
 80019a2:	4603      	mov	r3, r0
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d001      	beq.n	80019ac <Pwm_Set+0x24>
			!= HAL_OK) {
		Error_Handler();
 80019a8:	f7ff fcfd 	bl	80013a6 <Error_Handler>
	}
	sConfigOC.Pulse = in2;
 80019ac:	4a08      	ldr	r2, [pc, #32]	; (80019d0 <Pwm_Set+0x48>)
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	6053      	str	r3, [r2, #4]
	if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2)
 80019b2:	2204      	movs	r2, #4
 80019b4:	4906      	ldr	r1, [pc, #24]	; (80019d0 <Pwm_Set+0x48>)
 80019b6:	4807      	ldr	r0, [pc, #28]	; (80019d4 <Pwm_Set+0x4c>)
 80019b8:	f003 fe4c 	bl	8005654 <HAL_TIM_PWM_ConfigChannel>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d001      	beq.n	80019c6 <Pwm_Set+0x3e>
			!= HAL_OK) {
		Error_Handler();
 80019c2:	f7ff fcf0 	bl	80013a6 <Error_Handler>
	}
}
 80019c6:	bf00      	nop
 80019c8:	3708      	adds	r7, #8
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	2000006c 	.word	0x2000006c
 80019d4:	2000023c 	.word	0x2000023c

080019d8 <RGB_Set>:
void RGB_Set(unsigned int r, unsigned int g, unsigned int b) {
 80019d8:	b580      	push	{r7, lr}
 80019da:	b084      	sub	sp, #16
 80019dc:	af00      	add	r7, sp, #0
 80019de:	60f8      	str	r0, [r7, #12]
 80019e0:	60b9      	str	r1, [r7, #8]
 80019e2:	607a      	str	r2, [r7, #4]
	sConfigOC.Pulse = r;
 80019e4:	4a15      	ldr	r2, [pc, #84]	; (8001a3c <RGB_Set+0x64>)
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	6053      	str	r3, [r2, #4]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1)
 80019ea:	2200      	movs	r2, #0
 80019ec:	4913      	ldr	r1, [pc, #76]	; (8001a3c <RGB_Set+0x64>)
 80019ee:	4814      	ldr	r0, [pc, #80]	; (8001a40 <RGB_Set+0x68>)
 80019f0:	f003 fe30 	bl	8005654 <HAL_TIM_PWM_ConfigChannel>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d001      	beq.n	80019fe <RGB_Set+0x26>
			!= HAL_OK) {
		Error_Handler();
 80019fa:	f7ff fcd4 	bl	80013a6 <Error_Handler>
	}
	sConfigOC.Pulse = g;
 80019fe:	4a0f      	ldr	r2, [pc, #60]	; (8001a3c <RGB_Set+0x64>)
 8001a00:	68bb      	ldr	r3, [r7, #8]
 8001a02:	6053      	str	r3, [r2, #4]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2)
 8001a04:	2204      	movs	r2, #4
 8001a06:	490d      	ldr	r1, [pc, #52]	; (8001a3c <RGB_Set+0x64>)
 8001a08:	480d      	ldr	r0, [pc, #52]	; (8001a40 <RGB_Set+0x68>)
 8001a0a:	f003 fe23 	bl	8005654 <HAL_TIM_PWM_ConfigChannel>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d001      	beq.n	8001a18 <RGB_Set+0x40>
			!= HAL_OK) {
		Error_Handler();
 8001a14:	f7ff fcc7 	bl	80013a6 <Error_Handler>
	}
	sConfigOC.Pulse = b;
 8001a18:	4a08      	ldr	r2, [pc, #32]	; (8001a3c <RGB_Set+0x64>)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	6053      	str	r3, [r2, #4]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3)
 8001a1e:	2208      	movs	r2, #8
 8001a20:	4906      	ldr	r1, [pc, #24]	; (8001a3c <RGB_Set+0x64>)
 8001a22:	4807      	ldr	r0, [pc, #28]	; (8001a40 <RGB_Set+0x68>)
 8001a24:	f003 fe16 	bl	8005654 <HAL_TIM_PWM_ConfigChannel>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d001      	beq.n	8001a32 <RGB_Set+0x5a>
			!= HAL_OK) {
		Error_Handler();
 8001a2e:	f7ff fcba 	bl	80013a6 <Error_Handler>
	}
}
 8001a32:	bf00      	nop
 8001a34:	3710      	adds	r7, #16
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	2000006c 	.word	0x2000006c
 8001a40:	2000027c 	.word	0x2000027c

08001a44 <Encoder_Read>:
int32_t Encoder_Read(void) {
 8001a44:	b480      	push	{r7}
 8001a46:	b083      	sub	sp, #12
 8001a48:	af00      	add	r7, sp, #0
	static int32_t val;
	int dcnt = (TIM1->CNT) - 30000;
 8001a4a:	4b0d      	ldr	r3, [pc, #52]	; (8001a80 <Encoder_Read+0x3c>)
 8001a4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a4e:	f5a3 43ea 	sub.w	r3, r3, #29952	; 0x7500
 8001a52:	3b30      	subs	r3, #48	; 0x30
 8001a54:	607b      	str	r3, [r7, #4]
	val += dcnt;
 8001a56:	4b0b      	ldr	r3, [pc, #44]	; (8001a84 <Encoder_Read+0x40>)
 8001a58:	681a      	ldr	r2, [r3, #0]
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	4413      	add	r3, r2
 8001a5e:	4a09      	ldr	r2, [pc, #36]	; (8001a84 <Encoder_Read+0x40>)
 8001a60:	6013      	str	r3, [r2, #0]
	TIM1->CNT -= dcnt;
 8001a62:	4b07      	ldr	r3, [pc, #28]	; (8001a80 <Encoder_Read+0x3c>)
 8001a64:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	4905      	ldr	r1, [pc, #20]	; (8001a80 <Encoder_Read+0x3c>)
 8001a6a:	1ad3      	subs	r3, r2, r3
 8001a6c:	624b      	str	r3, [r1, #36]	; 0x24
	return val;
 8001a6e:	4b05      	ldr	r3, [pc, #20]	; (8001a84 <Encoder_Read+0x40>)
 8001a70:	681b      	ldr	r3, [r3, #0]
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	370c      	adds	r7, #12
 8001a76:	46bd      	mov	sp, r7
 8001a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7c:	4770      	bx	lr
 8001a7e:	bf00      	nop
 8001a80:	40012c00 	.word	0x40012c00
 8001a84:	20000088 	.word	0x20000088

08001a88 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001a88:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ac0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001a8c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001a8e:	e003      	b.n	8001a98 <LoopCopyDataInit>

08001a90 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001a90:	4b0c      	ldr	r3, [pc, #48]	; (8001ac4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001a92:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001a94:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001a96:	3104      	adds	r1, #4

08001a98 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001a98:	480b      	ldr	r0, [pc, #44]	; (8001ac8 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001a9a:	4b0c      	ldr	r3, [pc, #48]	; (8001acc <LoopForever+0xe>)
	adds	r2, r0, r1
 8001a9c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001a9e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001aa0:	d3f6      	bcc.n	8001a90 <CopyDataInit>
	ldr	r2, =_sbss
 8001aa2:	4a0b      	ldr	r2, [pc, #44]	; (8001ad0 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001aa4:	e002      	b.n	8001aac <LoopFillZerobss>

08001aa6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001aa6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001aa8:	f842 3b04 	str.w	r3, [r2], #4

08001aac <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001aac:	4b09      	ldr	r3, [pc, #36]	; (8001ad4 <LoopForever+0x16>)
	cmp	r2, r3
 8001aae:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001ab0:	d3f9      	bcc.n	8001aa6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001ab2:	f7ff fd03 	bl	80014bc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ab6:	f004 fb0f 	bl	80060d8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001aba:	f7ff fb6d 	bl	8001198 <main>

08001abe <LoopForever>:

LoopForever:
    b LoopForever
 8001abe:	e7fe      	b.n	8001abe <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001ac0:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 8001ac4:	08006180 	.word	0x08006180
	ldr	r0, =_sdata
 8001ac8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001acc:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 8001ad0:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8001ad4:	20000300 	.word	0x20000300

08001ad8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001ad8:	e7fe      	b.n	8001ad8 <ADC1_2_IRQHandler>
	...

08001adc <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ae0:	4b08      	ldr	r3, [pc, #32]	; (8001b04 <HAL_Init+0x28>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4a07      	ldr	r2, [pc, #28]	; (8001b04 <HAL_Init+0x28>)
 8001ae6:	f043 0310 	orr.w	r3, r3, #16
 8001aea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001aec:	2003      	movs	r0, #3
 8001aee:	f001 fdf5 	bl	80036dc <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001af2:	2000      	movs	r0, #0
 8001af4:	f000 f808 	bl	8001b08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001af8:	f7ff fc5c 	bl	80013b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001afc:	2300      	movs	r3, #0
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	40022000 	.word	0x40022000

08001b08 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b082      	sub	sp, #8
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b10:	4b12      	ldr	r3, [pc, #72]	; (8001b5c <HAL_InitTick+0x54>)
 8001b12:	681a      	ldr	r2, [r3, #0]
 8001b14:	4b12      	ldr	r3, [pc, #72]	; (8001b60 <HAL_InitTick+0x58>)
 8001b16:	781b      	ldrb	r3, [r3, #0]
 8001b18:	4619      	mov	r1, r3
 8001b1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b22:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b26:	4618      	mov	r0, r3
 8001b28:	f001 fe0d 	bl	8003746 <HAL_SYSTICK_Config>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d001      	beq.n	8001b36 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b32:	2301      	movs	r3, #1
 8001b34:	e00e      	b.n	8001b54 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	2b0f      	cmp	r3, #15
 8001b3a:	d80a      	bhi.n	8001b52 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	6879      	ldr	r1, [r7, #4]
 8001b40:	f04f 30ff 	mov.w	r0, #4294967295
 8001b44:	f001 fdd5 	bl	80036f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b48:	4a06      	ldr	r2, [pc, #24]	; (8001b64 <HAL_InitTick+0x5c>)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	e000      	b.n	8001b54 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b52:	2301      	movs	r3, #1
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	3708      	adds	r7, #8
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	20000000 	.word	0x20000000
 8001b60:	20000008 	.word	0x20000008
 8001b64:	20000004 	.word	0x20000004

08001b68 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b6c:	4b06      	ldr	r3, [pc, #24]	; (8001b88 <HAL_IncTick+0x20>)
 8001b6e:	781b      	ldrb	r3, [r3, #0]
 8001b70:	461a      	mov	r2, r3
 8001b72:	4b06      	ldr	r3, [pc, #24]	; (8001b8c <HAL_IncTick+0x24>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4413      	add	r3, r2
 8001b78:	4a04      	ldr	r2, [pc, #16]	; (8001b8c <HAL_IncTick+0x24>)
 8001b7a:	6013      	str	r3, [r2, #0]
}
 8001b7c:	bf00      	nop
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b84:	4770      	bx	lr
 8001b86:	bf00      	nop
 8001b88:	20000008 	.word	0x20000008
 8001b8c:	200002fc 	.word	0x200002fc

08001b90 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b90:	b480      	push	{r7}
 8001b92:	af00      	add	r7, sp, #0
  return uwTick;  
 8001b94:	4b03      	ldr	r3, [pc, #12]	; (8001ba4 <HAL_GetTick+0x14>)
 8001b96:	681b      	ldr	r3, [r3, #0]
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba0:	4770      	bx	lr
 8001ba2:	bf00      	nop
 8001ba4:	200002fc 	.word	0x200002fc

08001ba8 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b084      	sub	sp, #16
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001bb0:	f7ff ffee 	bl	8001b90 <HAL_GetTick>
 8001bb4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bc0:	d005      	beq.n	8001bce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001bc2:	4b09      	ldr	r3, [pc, #36]	; (8001be8 <HAL_Delay+0x40>)
 8001bc4:	781b      	ldrb	r3, [r3, #0]
 8001bc6:	461a      	mov	r2, r3
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	4413      	add	r3, r2
 8001bcc:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001bce:	bf00      	nop
 8001bd0:	f7ff ffde 	bl	8001b90 <HAL_GetTick>
 8001bd4:	4602      	mov	r2, r0
 8001bd6:	68bb      	ldr	r3, [r7, #8]
 8001bd8:	1ad3      	subs	r3, r2, r3
 8001bda:	68fa      	ldr	r2, [r7, #12]
 8001bdc:	429a      	cmp	r2, r3
 8001bde:	d8f7      	bhi.n	8001bd0 <HAL_Delay+0x28>
  {
  }
}
 8001be0:	bf00      	nop
 8001be2:	3710      	adds	r7, #16
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	20000008 	.word	0x20000008

08001bec <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b083      	sub	sp, #12
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001bf4:	bf00      	nop
 8001bf6:	370c      	adds	r7, #12
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfe:	4770      	bx	lr

08001c00 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001c00:	b480      	push	{r7}
 8001c02:	b083      	sub	sp, #12
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001c08:	bf00      	nop
 8001c0a:	370c      	adds	r7, #12
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr

08001c14 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001c14:	b480      	push	{r7}
 8001c16:	b083      	sub	sp, #12
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001c1c:	bf00      	nop
 8001c1e:	370c      	adds	r7, #12
 8001c20:	46bd      	mov	sp, r7
 8001c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c26:	4770      	bx	lr

08001c28 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b09a      	sub	sp, #104	; 0x68
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c30:	2300      	movs	r3, #0
 8001c32:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8001c36:	2300      	movs	r3, #0
 8001c38:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d101      	bne.n	8001c48 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001c44:	2301      	movs	r3, #1
 8001c46:	e172      	b.n	8001f2e <HAL_ADC_Init+0x306>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	691b      	ldr	r3, [r3, #16]
 8001c4c:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c52:	f003 0310 	and.w	r3, r3, #16
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d176      	bne.n	8001d48 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d152      	bne.n	8001d08 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	2200      	movs	r2, #0
 8001c66:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	2200      	movs	r2, #0
 8001c72:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	2200      	movs	r2, #0
 8001c78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c7c:	6878      	ldr	r0, [r7, #4]
 8001c7e:	f7fe ff6d 	bl	8000b5c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	689b      	ldr	r3, [r3, #8]
 8001c88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d13b      	bne.n	8001d08 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8001c90:	6878      	ldr	r0, [r7, #4]
 8001c92:	f000 fe81 	bl	8002998 <ADC_Disable>
 8001c96:	4603      	mov	r3, r0
 8001c98:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ca0:	f003 0310 	and.w	r3, r3, #16
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d12f      	bne.n	8001d08 <HAL_ADC_Init+0xe0>
 8001ca8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d12b      	bne.n	8001d08 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cb4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001cb8:	f023 0302 	bic.w	r3, r3, #2
 8001cbc:	f043 0202 	orr.w	r2, r3, #2
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	689a      	ldr	r2, [r3, #8]
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001cd2:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	689a      	ldr	r2, [r3, #8]
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001ce2:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001ce4:	4b94      	ldr	r3, [pc, #592]	; (8001f38 <HAL_ADC_Init+0x310>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4a94      	ldr	r2, [pc, #592]	; (8001f3c <HAL_ADC_Init+0x314>)
 8001cea:	fba2 2303 	umull	r2, r3, r2, r3
 8001cee:	0c9a      	lsrs	r2, r3, #18
 8001cf0:	4613      	mov	r3, r2
 8001cf2:	009b      	lsls	r3, r3, #2
 8001cf4:	4413      	add	r3, r2
 8001cf6:	005b      	lsls	r3, r3, #1
 8001cf8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001cfa:	e002      	b.n	8001d02 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8001cfc:	68bb      	ldr	r3, [r7, #8]
 8001cfe:	3b01      	subs	r3, #1
 8001d00:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001d02:	68bb      	ldr	r3, [r7, #8]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d1f9      	bne.n	8001cfc <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	689b      	ldr	r3, [r3, #8]
 8001d0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d007      	beq.n	8001d26 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	689b      	ldr	r3, [r3, #8]
 8001d1c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001d20:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001d24:	d110      	bne.n	8001d48 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d2a:	f023 0312 	bic.w	r3, r3, #18
 8001d2e:	f043 0210 	orr.w	r2, r3, #16
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d3a:	f043 0201 	orr.w	r2, r3, #1
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8001d42:	2301      	movs	r3, #1
 8001d44:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d4c:	f003 0310 	and.w	r3, r3, #16
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	f040 80df 	bne.w	8001f14 <HAL_ADC_Init+0x2ec>
 8001d56:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	f040 80da 	bne.w	8001f14 <HAL_ADC_Init+0x2ec>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	689b      	ldr	r3, [r3, #8]
 8001d66:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	f040 80d2 	bne.w	8001f14 <HAL_ADC_Init+0x2ec>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d74:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001d78:	f043 0202 	orr.w	r2, r3, #2
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001d80:	4b6f      	ldr	r3, [pc, #444]	; (8001f40 <HAL_ADC_Init+0x318>)
 8001d82:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001d8c:	d102      	bne.n	8001d94 <HAL_ADC_Init+0x16c>
 8001d8e:	4b6d      	ldr	r3, [pc, #436]	; (8001f44 <HAL_ADC_Init+0x31c>)
 8001d90:	60fb      	str	r3, [r7, #12]
 8001d92:	e002      	b.n	8001d9a <HAL_ADC_Init+0x172>
 8001d94:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001d98:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	689b      	ldr	r3, [r3, #8]
 8001da0:	f003 0303 	and.w	r3, r3, #3
 8001da4:	2b01      	cmp	r3, #1
 8001da6:	d108      	bne.n	8001dba <HAL_ADC_Init+0x192>
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f003 0301 	and.w	r3, r3, #1
 8001db2:	2b01      	cmp	r3, #1
 8001db4:	d101      	bne.n	8001dba <HAL_ADC_Init+0x192>
 8001db6:	2301      	movs	r3, #1
 8001db8:	e000      	b.n	8001dbc <HAL_ADC_Init+0x194>
 8001dba:	2300      	movs	r3, #0
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d11c      	bne.n	8001dfa <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001dc0:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d010      	beq.n	8001de8 <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	689b      	ldr	r3, [r3, #8]
 8001dca:	f003 0303 	and.w	r3, r3, #3
 8001dce:	2b01      	cmp	r3, #1
 8001dd0:	d107      	bne.n	8001de2 <HAL_ADC_Init+0x1ba>
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f003 0301 	and.w	r3, r3, #1
 8001dda:	2b01      	cmp	r3, #1
 8001ddc:	d101      	bne.n	8001de2 <HAL_ADC_Init+0x1ba>
 8001dde:	2301      	movs	r3, #1
 8001de0:	e000      	b.n	8001de4 <HAL_ADC_Init+0x1bc>
 8001de2:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d108      	bne.n	8001dfa <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8001de8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001dea:	689b      	ldr	r3, [r3, #8]
 8001dec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	431a      	orrs	r2, r3
 8001df6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001df8:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	7e5b      	ldrb	r3, [r3, #25]
 8001dfe:	035b      	lsls	r3, r3, #13
 8001e00:	687a      	ldr	r2, [r7, #4]
 8001e02:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001e04:	2a01      	cmp	r2, #1
 8001e06:	d002      	beq.n	8001e0e <HAL_ADC_Init+0x1e6>
 8001e08:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001e0c:	e000      	b.n	8001e10 <HAL_ADC_Init+0x1e8>
 8001e0e:	2200      	movs	r2, #0
 8001e10:	431a      	orrs	r2, r3
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	68db      	ldr	r3, [r3, #12]
 8001e16:	431a      	orrs	r2, r3
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	689b      	ldr	r3, [r3, #8]
 8001e1c:	4313      	orrs	r3, r2
 8001e1e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001e20:	4313      	orrs	r3, r2
 8001e22:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e2a:	2b01      	cmp	r3, #1
 8001e2c:	d11b      	bne.n	8001e66 <HAL_ADC_Init+0x23e>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	7e5b      	ldrb	r3, [r3, #25]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d109      	bne.n	8001e4a <HAL_ADC_Init+0x222>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e3a:	3b01      	subs	r3, #1
 8001e3c:	045a      	lsls	r2, r3, #17
 8001e3e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001e40:	4313      	orrs	r3, r2
 8001e42:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e46:	663b      	str	r3, [r7, #96]	; 0x60
 8001e48:	e00d      	b.n	8001e66 <HAL_ADC_Init+0x23e>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e4e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8001e52:	f043 0220 	orr.w	r2, r3, #32
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e5e:	f043 0201 	orr.w	r2, r3, #1
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e6a:	2b01      	cmp	r3, #1
 8001e6c:	d007      	beq.n	8001e7e <HAL_ADC_Init+0x256>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e76:	4313      	orrs	r3, r2
 8001e78:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001e7a:	4313      	orrs	r3, r2
 8001e7c:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	689b      	ldr	r3, [r3, #8]
 8001e84:	f003 030c 	and.w	r3, r3, #12
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d114      	bne.n	8001eb6 <HAL_ADC_Init+0x28e>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	68db      	ldr	r3, [r3, #12]
 8001e92:	687a      	ldr	r2, [r7, #4]
 8001e94:	6812      	ldr	r2, [r2, #0]
 8001e96:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001e9a:	f023 0302 	bic.w	r3, r3, #2
 8001e9e:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	7e1b      	ldrb	r3, [r3, #24]
 8001ea4:	039a      	lsls	r2, r3, #14
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001eac:	005b      	lsls	r3, r3, #1
 8001eae:	4313      	orrs	r3, r2
 8001eb0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001eb2:	4313      	orrs	r3, r2
 8001eb4:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	68da      	ldr	r2, [r3, #12]
 8001ebc:	4b22      	ldr	r3, [pc, #136]	; (8001f48 <HAL_ADC_Init+0x320>)
 8001ebe:	4013      	ands	r3, r2
 8001ec0:	687a      	ldr	r2, [r7, #4]
 8001ec2:	6812      	ldr	r2, [r2, #0]
 8001ec4:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8001ec6:	430b      	orrs	r3, r1
 8001ec8:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	691b      	ldr	r3, [r3, #16]
 8001ece:	2b01      	cmp	r3, #1
 8001ed0:	d10c      	bne.n	8001eec <HAL_ADC_Init+0x2c4>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ed8:	f023 010f 	bic.w	r1, r3, #15
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	69db      	ldr	r3, [r3, #28]
 8001ee0:	1e5a      	subs	r2, r3, #1
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	430a      	orrs	r2, r1
 8001ee8:	631a      	str	r2, [r3, #48]	; 0x30
 8001eea:	e007      	b.n	8001efc <HAL_ADC_Init+0x2d4>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f022 020f 	bic.w	r2, r2, #15
 8001efa:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2200      	movs	r2, #0
 8001f00:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f06:	f023 0303 	bic.w	r3, r3, #3
 8001f0a:	f043 0201 	orr.w	r2, r3, #1
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	641a      	str	r2, [r3, #64]	; 0x40
 8001f12:	e00a      	b.n	8001f2a <HAL_ADC_Init+0x302>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f18:	f023 0312 	bic.w	r3, r3, #18
 8001f1c:	f043 0210 	orr.w	r2, r3, #16
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8001f24:	2301      	movs	r3, #1
 8001f26:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8001f2a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8001f2e:	4618      	mov	r0, r3
 8001f30:	3768      	adds	r7, #104	; 0x68
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	20000000 	.word	0x20000000
 8001f3c:	431bde83 	.word	0x431bde83
 8001f40:	50000300 	.word	0x50000300
 8001f44:	50000100 	.word	0x50000100
 8001f48:	fff0c007 	.word	0xfff0c007

08001f4c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b086      	sub	sp, #24
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	60f8      	str	r0, [r7, #12]
 8001f54:	60b9      	str	r1, [r7, #8]
 8001f56:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	689b      	ldr	r3, [r3, #8]
 8001f62:	f003 0304 	and.w	r3, r3, #4
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	f040 80b9 	bne.w	80020de <HAL_ADC_Start_DMA+0x192>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f72:	2b01      	cmp	r3, #1
 8001f74:	d101      	bne.n	8001f7a <HAL_ADC_Start_DMA+0x2e>
 8001f76:	2302      	movs	r3, #2
 8001f78:	e0b4      	b.n	80020e4 <HAL_ADC_Start_DMA+0x198>
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	2201      	movs	r2, #1
 8001f7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8001f82:	4b5a      	ldr	r3, [pc, #360]	; (80020ec <HAL_ADC_Start_DMA+0x1a0>)
 8001f84:	689b      	ldr	r3, [r3, #8]
 8001f86:	f003 031f 	and.w	r3, r3, #31
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	f040 80a0 	bne.w	80020d0 <HAL_ADC_Start_DMA+0x184>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001f90:	68f8      	ldr	r0, [r7, #12]
 8001f92:	f000 fca3 	bl	80028dc <ADC_Enable>
 8001f96:	4603      	mov	r3, r0
 8001f98:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001f9a:	7dfb      	ldrb	r3, [r7, #23]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	f040 8092 	bne.w	80020c6 <HAL_ADC_Start_DMA+0x17a>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fa6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001faa:	f023 0301 	bic.w	r3, r3, #1
 8001fae:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001fb6:	4b4d      	ldr	r3, [pc, #308]	; (80020ec <HAL_ADC_Start_DMA+0x1a0>)
 8001fb8:	689b      	ldr	r3, [r3, #8]
 8001fba:	f003 031f 	and.w	r3, r3, #31
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d004      	beq.n	8001fcc <HAL_ADC_Start_DMA+0x80>
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001fca:	d115      	bne.n	8001ff8 <HAL_ADC_Start_DMA+0xac>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fd0:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	68db      	ldr	r3, [r3, #12]
 8001fde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d027      	beq.n	8002036 <HAL_ADC_Start_DMA+0xea>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fea:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001fee:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	641a      	str	r2, [r3, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001ff6:	e01e      	b.n	8002036 <HAL_ADC_Start_DMA+0xea>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ffc:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800200c:	d004      	beq.n	8002018 <HAL_ADC_Start_DMA+0xcc>
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4a37      	ldr	r2, [pc, #220]	; (80020f0 <HAL_ADC_Start_DMA+0x1a4>)
 8002014:	4293      	cmp	r3, r2
 8002016:	d10e      	bne.n	8002036 <HAL_ADC_Start_DMA+0xea>
 8002018:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800201c:	68db      	ldr	r3, [r3, #12]
 800201e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002022:	2b00      	cmp	r3, #0
 8002024:	d007      	beq.n	8002036 <HAL_ADC_Start_DMA+0xea>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800202a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800202e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	641a      	str	r2, [r3, #64]	; 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800203a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800203e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002042:	d106      	bne.n	8002052 <HAL_ADC_Start_DMA+0x106>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002048:	f023 0206 	bic.w	r2, r3, #6
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	645a      	str	r2, [r3, #68]	; 0x44
 8002050:	e002      	b.n	8002058 <HAL_ADC_Start_DMA+0x10c>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	2200      	movs	r2, #0
 8002056:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	2200      	movs	r2, #0
 800205c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002064:	4a23      	ldr	r2, [pc, #140]	; (80020f4 <HAL_ADC_Start_DMA+0x1a8>)
 8002066:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800206c:	4a22      	ldr	r2, [pc, #136]	; (80020f8 <HAL_ADC_Start_DMA+0x1ac>)
 800206e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002074:	4a21      	ldr	r2, [pc, #132]	; (80020fc <HAL_ADC_Start_DMA+0x1b0>)
 8002076:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	221c      	movs	r2, #28
 800207e:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	685a      	ldr	r2, [r3, #4]
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f042 0210 	orr.w	r2, r2, #16
 800208e:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	68da      	ldr	r2, [r3, #12]
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f042 0201 	orr.w	r2, r2, #1
 800209e:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	3340      	adds	r3, #64	; 0x40
 80020aa:	4619      	mov	r1, r3
 80020ac:	68ba      	ldr	r2, [r7, #8]
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	f001 fc97 	bl	80039e2 <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	689a      	ldr	r2, [r3, #8]
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f042 0204 	orr.w	r2, r2, #4
 80020c2:	609a      	str	r2, [r3, #8]
 80020c4:	e00d      	b.n	80020e2 <HAL_ADC_Start_DMA+0x196>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	2200      	movs	r2, #0
 80020ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80020ce:	e008      	b.n	80020e2 <HAL_ADC_Start_DMA+0x196>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 80020d0:	2301      	movs	r3, #1
 80020d2:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	2200      	movs	r2, #0
 80020d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80020dc:	e001      	b.n	80020e2 <HAL_ADC_Start_DMA+0x196>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80020de:	2302      	movs	r3, #2
 80020e0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80020e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80020e4:	4618      	mov	r0, r3
 80020e6:	3718      	adds	r7, #24
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bd80      	pop	{r7, pc}
 80020ec:	50000300 	.word	0x50000300
 80020f0:	50000100 	.word	0x50000100
 80020f4:	08002811 	.word	0x08002811
 80020f8:	0800288b 	.word	0x0800288b
 80020fc:	080028a7 	.word	0x080028a7

08002100 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002100:	b480      	push	{r7}
 8002102:	b09b      	sub	sp, #108	; 0x6c
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
 8002108:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800210a:	2300      	movs	r3, #0
 800210c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8002110:	2300      	movs	r3, #0
 8002112:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800211a:	2b01      	cmp	r3, #1
 800211c:	d101      	bne.n	8002122 <HAL_ADC_ConfigChannel+0x22>
 800211e:	2302      	movs	r3, #2
 8002120:	e2a5      	b.n	800266e <HAL_ADC_ConfigChannel+0x56e>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2201      	movs	r2, #1
 8002126:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	689b      	ldr	r3, [r3, #8]
 8002130:	f003 0304 	and.w	r3, r3, #4
 8002134:	2b00      	cmp	r3, #0
 8002136:	f040 8289 	bne.w	800264c <HAL_ADC_ConfigChannel+0x54c>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	2b04      	cmp	r3, #4
 8002140:	d81c      	bhi.n	800217c <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	685a      	ldr	r2, [r3, #4]
 800214c:	4613      	mov	r3, r2
 800214e:	005b      	lsls	r3, r3, #1
 8002150:	4413      	add	r3, r2
 8002152:	005b      	lsls	r3, r3, #1
 8002154:	461a      	mov	r2, r3
 8002156:	231f      	movs	r3, #31
 8002158:	4093      	lsls	r3, r2
 800215a:	43db      	mvns	r3, r3
 800215c:	4019      	ands	r1, r3
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	6818      	ldr	r0, [r3, #0]
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	685a      	ldr	r2, [r3, #4]
 8002166:	4613      	mov	r3, r2
 8002168:	005b      	lsls	r3, r3, #1
 800216a:	4413      	add	r3, r2
 800216c:	005b      	lsls	r3, r3, #1
 800216e:	fa00 f203 	lsl.w	r2, r0, r3
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	430a      	orrs	r2, r1
 8002178:	631a      	str	r2, [r3, #48]	; 0x30
 800217a:	e063      	b.n	8002244 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	2b09      	cmp	r3, #9
 8002182:	d81e      	bhi.n	80021c2 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	685a      	ldr	r2, [r3, #4]
 800218e:	4613      	mov	r3, r2
 8002190:	005b      	lsls	r3, r3, #1
 8002192:	4413      	add	r3, r2
 8002194:	005b      	lsls	r3, r3, #1
 8002196:	3b1e      	subs	r3, #30
 8002198:	221f      	movs	r2, #31
 800219a:	fa02 f303 	lsl.w	r3, r2, r3
 800219e:	43db      	mvns	r3, r3
 80021a0:	4019      	ands	r1, r3
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	6818      	ldr	r0, [r3, #0]
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	685a      	ldr	r2, [r3, #4]
 80021aa:	4613      	mov	r3, r2
 80021ac:	005b      	lsls	r3, r3, #1
 80021ae:	4413      	add	r3, r2
 80021b0:	005b      	lsls	r3, r3, #1
 80021b2:	3b1e      	subs	r3, #30
 80021b4:	fa00 f203 	lsl.w	r2, r0, r3
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	430a      	orrs	r2, r1
 80021be:	635a      	str	r2, [r3, #52]	; 0x34
 80021c0:	e040      	b.n	8002244 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	2b0e      	cmp	r3, #14
 80021c8:	d81e      	bhi.n	8002208 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	685a      	ldr	r2, [r3, #4]
 80021d4:	4613      	mov	r3, r2
 80021d6:	005b      	lsls	r3, r3, #1
 80021d8:	4413      	add	r3, r2
 80021da:	005b      	lsls	r3, r3, #1
 80021dc:	3b3c      	subs	r3, #60	; 0x3c
 80021de:	221f      	movs	r2, #31
 80021e0:	fa02 f303 	lsl.w	r3, r2, r3
 80021e4:	43db      	mvns	r3, r3
 80021e6:	4019      	ands	r1, r3
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	6818      	ldr	r0, [r3, #0]
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	685a      	ldr	r2, [r3, #4]
 80021f0:	4613      	mov	r3, r2
 80021f2:	005b      	lsls	r3, r3, #1
 80021f4:	4413      	add	r3, r2
 80021f6:	005b      	lsls	r3, r3, #1
 80021f8:	3b3c      	subs	r3, #60	; 0x3c
 80021fa:	fa00 f203 	lsl.w	r2, r0, r3
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	430a      	orrs	r2, r1
 8002204:	639a      	str	r2, [r3, #56]	; 0x38
 8002206:	e01d      	b.n	8002244 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	685a      	ldr	r2, [r3, #4]
 8002212:	4613      	mov	r3, r2
 8002214:	005b      	lsls	r3, r3, #1
 8002216:	4413      	add	r3, r2
 8002218:	005b      	lsls	r3, r3, #1
 800221a:	3b5a      	subs	r3, #90	; 0x5a
 800221c:	221f      	movs	r2, #31
 800221e:	fa02 f303 	lsl.w	r3, r2, r3
 8002222:	43db      	mvns	r3, r3
 8002224:	4019      	ands	r1, r3
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	6818      	ldr	r0, [r3, #0]
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	685a      	ldr	r2, [r3, #4]
 800222e:	4613      	mov	r3, r2
 8002230:	005b      	lsls	r3, r3, #1
 8002232:	4413      	add	r3, r2
 8002234:	005b      	lsls	r3, r3, #1
 8002236:	3b5a      	subs	r3, #90	; 0x5a
 8002238:	fa00 f203 	lsl.w	r2, r0, r3
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	430a      	orrs	r2, r1
 8002242:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	689b      	ldr	r3, [r3, #8]
 800224a:	f003 030c 	and.w	r3, r3, #12
 800224e:	2b00      	cmp	r3, #0
 8002250:	f040 80e5 	bne.w	800241e <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	2b09      	cmp	r3, #9
 800225a:	d91c      	bls.n	8002296 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	6999      	ldr	r1, [r3, #24]
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	681a      	ldr	r2, [r3, #0]
 8002266:	4613      	mov	r3, r2
 8002268:	005b      	lsls	r3, r3, #1
 800226a:	4413      	add	r3, r2
 800226c:	3b1e      	subs	r3, #30
 800226e:	2207      	movs	r2, #7
 8002270:	fa02 f303 	lsl.w	r3, r2, r3
 8002274:	43db      	mvns	r3, r3
 8002276:	4019      	ands	r1, r3
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	6898      	ldr	r0, [r3, #8]
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	681a      	ldr	r2, [r3, #0]
 8002280:	4613      	mov	r3, r2
 8002282:	005b      	lsls	r3, r3, #1
 8002284:	4413      	add	r3, r2
 8002286:	3b1e      	subs	r3, #30
 8002288:	fa00 f203 	lsl.w	r2, r0, r3
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	430a      	orrs	r2, r1
 8002292:	619a      	str	r2, [r3, #24]
 8002294:	e019      	b.n	80022ca <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	6959      	ldr	r1, [r3, #20]
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	681a      	ldr	r2, [r3, #0]
 80022a0:	4613      	mov	r3, r2
 80022a2:	005b      	lsls	r3, r3, #1
 80022a4:	4413      	add	r3, r2
 80022a6:	2207      	movs	r2, #7
 80022a8:	fa02 f303 	lsl.w	r3, r2, r3
 80022ac:	43db      	mvns	r3, r3
 80022ae:	4019      	ands	r1, r3
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	6898      	ldr	r0, [r3, #8]
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	681a      	ldr	r2, [r3, #0]
 80022b8:	4613      	mov	r3, r2
 80022ba:	005b      	lsls	r3, r3, #1
 80022bc:	4413      	add	r3, r2
 80022be:	fa00 f203 	lsl.w	r2, r0, r3
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	430a      	orrs	r2, r1
 80022c8:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	695a      	ldr	r2, [r3, #20]
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	68db      	ldr	r3, [r3, #12]
 80022d4:	08db      	lsrs	r3, r3, #3
 80022d6:	f003 0303 	and.w	r3, r3, #3
 80022da:	005b      	lsls	r3, r3, #1
 80022dc:	fa02 f303 	lsl.w	r3, r2, r3
 80022e0:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	691b      	ldr	r3, [r3, #16]
 80022e6:	3b01      	subs	r3, #1
 80022e8:	2b03      	cmp	r3, #3
 80022ea:	d84f      	bhi.n	800238c <HAL_ADC_ConfigChannel+0x28c>
 80022ec:	a201      	add	r2, pc, #4	; (adr r2, 80022f4 <HAL_ADC_ConfigChannel+0x1f4>)
 80022ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022f2:	bf00      	nop
 80022f4:	08002305 	.word	0x08002305
 80022f8:	08002327 	.word	0x08002327
 80022fc:	08002349 	.word	0x08002349
 8002300:	0800236b 	.word	0x0800236b
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800230a:	4b9e      	ldr	r3, [pc, #632]	; (8002584 <HAL_ADC_ConfigChannel+0x484>)
 800230c:	4013      	ands	r3, r2
 800230e:	683a      	ldr	r2, [r7, #0]
 8002310:	6812      	ldr	r2, [r2, #0]
 8002312:	0691      	lsls	r1, r2, #26
 8002314:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002316:	430a      	orrs	r2, r1
 8002318:	431a      	orrs	r2, r3
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002322:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002324:	e07e      	b.n	8002424 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800232c:	4b95      	ldr	r3, [pc, #596]	; (8002584 <HAL_ADC_ConfigChannel+0x484>)
 800232e:	4013      	ands	r3, r2
 8002330:	683a      	ldr	r2, [r7, #0]
 8002332:	6812      	ldr	r2, [r2, #0]
 8002334:	0691      	lsls	r1, r2, #26
 8002336:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002338:	430a      	orrs	r2, r1
 800233a:	431a      	orrs	r2, r3
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002344:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002346:	e06d      	b.n	8002424 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800234e:	4b8d      	ldr	r3, [pc, #564]	; (8002584 <HAL_ADC_ConfigChannel+0x484>)
 8002350:	4013      	ands	r3, r2
 8002352:	683a      	ldr	r2, [r7, #0]
 8002354:	6812      	ldr	r2, [r2, #0]
 8002356:	0691      	lsls	r1, r2, #26
 8002358:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800235a:	430a      	orrs	r2, r1
 800235c:	431a      	orrs	r2, r3
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002366:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002368:	e05c      	b.n	8002424 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002370:	4b84      	ldr	r3, [pc, #528]	; (8002584 <HAL_ADC_ConfigChannel+0x484>)
 8002372:	4013      	ands	r3, r2
 8002374:	683a      	ldr	r2, [r7, #0]
 8002376:	6812      	ldr	r2, [r2, #0]
 8002378:	0691      	lsls	r1, r2, #26
 800237a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800237c:	430a      	orrs	r2, r1
 800237e:	431a      	orrs	r2, r3
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002388:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800238a:	e04b      	b.n	8002424 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002392:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	069b      	lsls	r3, r3, #26
 800239c:	429a      	cmp	r2, r3
 800239e:	d107      	bne.n	80023b0 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80023ae:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80023b6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	069b      	lsls	r3, r3, #26
 80023c0:	429a      	cmp	r2, r3
 80023c2:	d107      	bne.n	80023d4 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80023d2:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80023da:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	069b      	lsls	r3, r3, #26
 80023e4:	429a      	cmp	r2, r3
 80023e6:	d107      	bne.n	80023f8 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80023f6:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80023fe:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	069b      	lsls	r3, r3, #26
 8002408:	429a      	cmp	r2, r3
 800240a:	d10a      	bne.n	8002422 <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800241a:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 800241c:	e001      	b.n	8002422 <HAL_ADC_ConfigChannel+0x322>
    }

  }
 800241e:	bf00      	nop
 8002420:	e000      	b.n	8002424 <HAL_ADC_ConfigChannel+0x324>
      break;
 8002422:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	689b      	ldr	r3, [r3, #8]
 800242a:	f003 0303 	and.w	r3, r3, #3
 800242e:	2b01      	cmp	r3, #1
 8002430:	d108      	bne.n	8002444 <HAL_ADC_ConfigChannel+0x344>
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f003 0301 	and.w	r3, r3, #1
 800243c:	2b01      	cmp	r3, #1
 800243e:	d101      	bne.n	8002444 <HAL_ADC_ConfigChannel+0x344>
 8002440:	2301      	movs	r3, #1
 8002442:	e000      	b.n	8002446 <HAL_ADC_ConfigChannel+0x346>
 8002444:	2300      	movs	r3, #0
 8002446:	2b00      	cmp	r3, #0
 8002448:	f040 810b 	bne.w	8002662 <HAL_ADC_ConfigChannel+0x562>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	68db      	ldr	r3, [r3, #12]
 8002450:	2b01      	cmp	r3, #1
 8002452:	d00f      	beq.n	8002474 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	2201      	movs	r2, #1
 8002462:	fa02 f303 	lsl.w	r3, r2, r3
 8002466:	43da      	mvns	r2, r3
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	400a      	ands	r2, r1
 800246e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8002472:	e049      	b.n	8002508 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	2201      	movs	r2, #1
 8002482:	409a      	lsls	r2, r3
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	430a      	orrs	r2, r1
 800248a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	2b09      	cmp	r3, #9
 8002494:	d91c      	bls.n	80024d0 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	6999      	ldr	r1, [r3, #24]
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	681a      	ldr	r2, [r3, #0]
 80024a0:	4613      	mov	r3, r2
 80024a2:	005b      	lsls	r3, r3, #1
 80024a4:	4413      	add	r3, r2
 80024a6:	3b1b      	subs	r3, #27
 80024a8:	2207      	movs	r2, #7
 80024aa:	fa02 f303 	lsl.w	r3, r2, r3
 80024ae:	43db      	mvns	r3, r3
 80024b0:	4019      	ands	r1, r3
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	6898      	ldr	r0, [r3, #8]
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	681a      	ldr	r2, [r3, #0]
 80024ba:	4613      	mov	r3, r2
 80024bc:	005b      	lsls	r3, r3, #1
 80024be:	4413      	add	r3, r2
 80024c0:	3b1b      	subs	r3, #27
 80024c2:	fa00 f203 	lsl.w	r2, r0, r3
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	430a      	orrs	r2, r1
 80024cc:	619a      	str	r2, [r3, #24]
 80024ce:	e01b      	b.n	8002508 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	6959      	ldr	r1, [r3, #20]
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	1c5a      	adds	r2, r3, #1
 80024dc:	4613      	mov	r3, r2
 80024de:	005b      	lsls	r3, r3, #1
 80024e0:	4413      	add	r3, r2
 80024e2:	2207      	movs	r2, #7
 80024e4:	fa02 f303 	lsl.w	r3, r2, r3
 80024e8:	43db      	mvns	r3, r3
 80024ea:	4019      	ands	r1, r3
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	6898      	ldr	r0, [r3, #8]
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	1c5a      	adds	r2, r3, #1
 80024f6:	4613      	mov	r3, r2
 80024f8:	005b      	lsls	r3, r3, #1
 80024fa:	4413      	add	r3, r2
 80024fc:	fa00 f203 	lsl.w	r2, r0, r3
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	430a      	orrs	r2, r1
 8002506:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002508:	4b1f      	ldr	r3, [pc, #124]	; (8002588 <HAL_ADC_ConfigChannel+0x488>)
 800250a:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	2b10      	cmp	r3, #16
 8002512:	d105      	bne.n	8002520 <HAL_ADC_ConfigChannel+0x420>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002514:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002516:	689b      	ldr	r3, [r3, #8]
 8002518:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800251c:	2b00      	cmp	r3, #0
 800251e:	d015      	beq.n	800254c <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002524:	2b11      	cmp	r3, #17
 8002526:	d105      	bne.n	8002534 <HAL_ADC_ConfigChannel+0x434>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002528:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800252a:	689b      	ldr	r3, [r3, #8]
 800252c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002530:	2b00      	cmp	r3, #0
 8002532:	d00b      	beq.n	800254c <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002538:	2b12      	cmp	r3, #18
 800253a:	f040 8092 	bne.w	8002662 <HAL_ADC_ConfigChannel+0x562>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 800253e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002540:	689b      	ldr	r3, [r3, #8]
 8002542:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002546:	2b00      	cmp	r3, #0
 8002548:	f040 808b 	bne.w	8002662 <HAL_ADC_ConfigChannel+0x562>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002554:	d102      	bne.n	800255c <HAL_ADC_ConfigChannel+0x45c>
 8002556:	4b0d      	ldr	r3, [pc, #52]	; (800258c <HAL_ADC_ConfigChannel+0x48c>)
 8002558:	60fb      	str	r3, [r7, #12]
 800255a:	e002      	b.n	8002562 <HAL_ADC_ConfigChannel+0x462>
 800255c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002560:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	689b      	ldr	r3, [r3, #8]
 8002568:	f003 0303 	and.w	r3, r3, #3
 800256c:	2b01      	cmp	r3, #1
 800256e:	d10f      	bne.n	8002590 <HAL_ADC_ConfigChannel+0x490>
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f003 0301 	and.w	r3, r3, #1
 800257a:	2b01      	cmp	r3, #1
 800257c:	d108      	bne.n	8002590 <HAL_ADC_ConfigChannel+0x490>
 800257e:	2301      	movs	r3, #1
 8002580:	e007      	b.n	8002592 <HAL_ADC_ConfigChannel+0x492>
 8002582:	bf00      	nop
 8002584:	83fff000 	.word	0x83fff000
 8002588:	50000300 	.word	0x50000300
 800258c:	50000100 	.word	0x50000100
 8002590:	2300      	movs	r3, #0
 8002592:	2b00      	cmp	r3, #0
 8002594:	d150      	bne.n	8002638 <HAL_ADC_ConfigChannel+0x538>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002596:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002598:	2b00      	cmp	r3, #0
 800259a:	d010      	beq.n	80025be <HAL_ADC_ConfigChannel+0x4be>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	689b      	ldr	r3, [r3, #8]
 80025a0:	f003 0303 	and.w	r3, r3, #3
 80025a4:	2b01      	cmp	r3, #1
 80025a6:	d107      	bne.n	80025b8 <HAL_ADC_ConfigChannel+0x4b8>
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f003 0301 	and.w	r3, r3, #1
 80025b0:	2b01      	cmp	r3, #1
 80025b2:	d101      	bne.n	80025b8 <HAL_ADC_ConfigChannel+0x4b8>
 80025b4:	2301      	movs	r3, #1
 80025b6:	e000      	b.n	80025ba <HAL_ADC_ConfigChannel+0x4ba>
 80025b8:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d13c      	bne.n	8002638 <HAL_ADC_ConfigChannel+0x538>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	2b10      	cmp	r3, #16
 80025c4:	d11d      	bne.n	8002602 <HAL_ADC_ConfigChannel+0x502>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80025ce:	d118      	bne.n	8002602 <HAL_ADC_ConfigChannel+0x502>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80025d0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80025d2:	689b      	ldr	r3, [r3, #8]
 80025d4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80025d8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80025da:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80025dc:	4b27      	ldr	r3, [pc, #156]	; (800267c <HAL_ADC_ConfigChannel+0x57c>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4a27      	ldr	r2, [pc, #156]	; (8002680 <HAL_ADC_ConfigChannel+0x580>)
 80025e2:	fba2 2303 	umull	r2, r3, r2, r3
 80025e6:	0c9a      	lsrs	r2, r3, #18
 80025e8:	4613      	mov	r3, r2
 80025ea:	009b      	lsls	r3, r3, #2
 80025ec:	4413      	add	r3, r2
 80025ee:	005b      	lsls	r3, r3, #1
 80025f0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80025f2:	e002      	b.n	80025fa <HAL_ADC_ConfigChannel+0x4fa>
          {
            wait_loop_index--;
 80025f4:	68bb      	ldr	r3, [r7, #8]
 80025f6:	3b01      	subs	r3, #1
 80025f8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80025fa:	68bb      	ldr	r3, [r7, #8]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d1f9      	bne.n	80025f4 <HAL_ADC_ConfigChannel+0x4f4>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002600:	e02e      	b.n	8002660 <HAL_ADC_ConfigChannel+0x560>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	2b11      	cmp	r3, #17
 8002608:	d10b      	bne.n	8002622 <HAL_ADC_ConfigChannel+0x522>
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002612:	d106      	bne.n	8002622 <HAL_ADC_ConfigChannel+0x522>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8002614:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002616:	689b      	ldr	r3, [r3, #8]
 8002618:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 800261c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800261e:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002620:	e01e      	b.n	8002660 <HAL_ADC_ConfigChannel+0x560>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	2b12      	cmp	r3, #18
 8002628:	d11a      	bne.n	8002660 <HAL_ADC_ConfigChannel+0x560>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 800262a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800262c:	689b      	ldr	r3, [r3, #8]
 800262e:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002632:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002634:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002636:	e013      	b.n	8002660 <HAL_ADC_ConfigChannel+0x560>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800263c:	f043 0220 	orr.w	r2, r3, #32
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8002644:	2301      	movs	r3, #1
 8002646:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800264a:	e00a      	b.n	8002662 <HAL_ADC_ConfigChannel+0x562>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002650:	f043 0220 	orr.w	r2, r3, #32
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002658:	2301      	movs	r3, #1
 800265a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800265e:	e000      	b.n	8002662 <HAL_ADC_ConfigChannel+0x562>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002660:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	2200      	movs	r2, #0
 8002666:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800266a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800266e:	4618      	mov	r0, r3
 8002670:	376c      	adds	r7, #108	; 0x6c
 8002672:	46bd      	mov	sp, r7
 8002674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002678:	4770      	bx	lr
 800267a:	bf00      	nop
 800267c:	20000000 	.word	0x20000000
 8002680:	431bde83 	.word	0x431bde83

08002684 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8002684:	b480      	push	{r7}
 8002686:	b099      	sub	sp, #100	; 0x64
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
 800268c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800268e:	2300      	movs	r3, #0
 8002690:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800269c:	d102      	bne.n	80026a4 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 800269e:	4b5a      	ldr	r3, [pc, #360]	; (8002808 <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 80026a0:	60bb      	str	r3, [r7, #8]
 80026a2:	e002      	b.n	80026aa <HAL_ADCEx_MultiModeConfigChannel+0x26>
 80026a4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80026a8:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 80026aa:	68bb      	ldr	r3, [r7, #8]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d101      	bne.n	80026b4 <HAL_ADCEx_MultiModeConfigChannel+0x30>
  {
    /* Return function status */
    return HAL_ERROR;
 80026b0:	2301      	movs	r3, #1
 80026b2:	e0a2      	b.n	80027fa <HAL_ADCEx_MultiModeConfigChannel+0x176>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026ba:	2b01      	cmp	r3, #1
 80026bc:	d101      	bne.n	80026c2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80026be:	2302      	movs	r3, #2
 80026c0:	e09b      	b.n	80027fa <HAL_ADCEx_MultiModeConfigChannel+0x176>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2201      	movs	r2, #1
 80026c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	689b      	ldr	r3, [r3, #8]
 80026d0:	f003 0304 	and.w	r3, r3, #4
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d17f      	bne.n	80027d8 <HAL_ADCEx_MultiModeConfigChannel+0x154>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 80026d8:	68bb      	ldr	r3, [r7, #8]
 80026da:	689b      	ldr	r3, [r3, #8]
 80026dc:	f003 0304 	and.w	r3, r3, #4
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d179      	bne.n	80027d8 <HAL_ADCEx_MultiModeConfigChannel+0x154>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80026e4:	4b49      	ldr	r3, [pc, #292]	; (800280c <HAL_ADCEx_MultiModeConfigChannel+0x188>)
 80026e6:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d040      	beq.n	8002772 <HAL_ADCEx_MultiModeConfigChannel+0xee>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 80026f0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80026f2:	689b      	ldr	r3, [r3, #8]
 80026f4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	6859      	ldr	r1, [r3, #4]
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002702:	035b      	lsls	r3, r3, #13
 8002704:	430b      	orrs	r3, r1
 8002706:	431a      	orrs	r2, r3
 8002708:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800270a:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	689b      	ldr	r3, [r3, #8]
 8002712:	f003 0303 	and.w	r3, r3, #3
 8002716:	2b01      	cmp	r3, #1
 8002718:	d108      	bne.n	800272c <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f003 0301 	and.w	r3, r3, #1
 8002724:	2b01      	cmp	r3, #1
 8002726:	d101      	bne.n	800272c <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8002728:	2301      	movs	r3, #1
 800272a:	e000      	b.n	800272e <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 800272c:	2300      	movs	r3, #0
 800272e:	2b00      	cmp	r3, #0
 8002730:	d15c      	bne.n	80027ec <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002732:	68bb      	ldr	r3, [r7, #8]
 8002734:	689b      	ldr	r3, [r3, #8]
 8002736:	f003 0303 	and.w	r3, r3, #3
 800273a:	2b01      	cmp	r3, #1
 800273c:	d107      	bne.n	800274e <HAL_ADCEx_MultiModeConfigChannel+0xca>
 800273e:	68bb      	ldr	r3, [r7, #8]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f003 0301 	and.w	r3, r3, #1
 8002746:	2b01      	cmp	r3, #1
 8002748:	d101      	bne.n	800274e <HAL_ADCEx_MultiModeConfigChannel+0xca>
 800274a:	2301      	movs	r3, #1
 800274c:	e000      	b.n	8002750 <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 800274e:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002750:	2b00      	cmp	r3, #0
 8002752:	d14b      	bne.n	80027ec <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002754:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002756:	689b      	ldr	r3, [r3, #8]
 8002758:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800275c:	f023 030f 	bic.w	r3, r3, #15
 8002760:	683a      	ldr	r2, [r7, #0]
 8002762:	6811      	ldr	r1, [r2, #0]
 8002764:	683a      	ldr	r2, [r7, #0]
 8002766:	6892      	ldr	r2, [r2, #8]
 8002768:	430a      	orrs	r2, r1
 800276a:	431a      	orrs	r2, r3
 800276c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800276e:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002770:	e03c      	b.n	80027ec <HAL_ADCEx_MultiModeConfigChannel+0x168>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002772:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002774:	689b      	ldr	r3, [r3, #8]
 8002776:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800277a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800277c:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	689b      	ldr	r3, [r3, #8]
 8002784:	f003 0303 	and.w	r3, r3, #3
 8002788:	2b01      	cmp	r3, #1
 800278a:	d108      	bne.n	800279e <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f003 0301 	and.w	r3, r3, #1
 8002796:	2b01      	cmp	r3, #1
 8002798:	d101      	bne.n	800279e <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 800279a:	2301      	movs	r3, #1
 800279c:	e000      	b.n	80027a0 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
 800279e:	2300      	movs	r3, #0
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d123      	bne.n	80027ec <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80027a4:	68bb      	ldr	r3, [r7, #8]
 80027a6:	689b      	ldr	r3, [r3, #8]
 80027a8:	f003 0303 	and.w	r3, r3, #3
 80027ac:	2b01      	cmp	r3, #1
 80027ae:	d107      	bne.n	80027c0 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 80027b0:	68bb      	ldr	r3, [r7, #8]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f003 0301 	and.w	r3, r3, #1
 80027b8:	2b01      	cmp	r3, #1
 80027ba:	d101      	bne.n	80027c0 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 80027bc:	2301      	movs	r3, #1
 80027be:	e000      	b.n	80027c2 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 80027c0:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d112      	bne.n	80027ec <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 80027c6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80027c8:	689b      	ldr	r3, [r3, #8]
 80027ca:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80027ce:	f023 030f 	bic.w	r3, r3, #15
 80027d2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80027d4:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80027d6:	e009      	b.n	80027ec <HAL_ADCEx_MultiModeConfigChannel+0x168>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027dc:	f043 0220 	orr.w	r2, r3, #32
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80027e4:	2301      	movs	r3, #1
 80027e6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80027ea:	e000      	b.n	80027ee <HAL_ADCEx_MultiModeConfigChannel+0x16a>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80027ec:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2200      	movs	r2, #0
 80027f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80027f6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 80027fa:	4618      	mov	r0, r3
 80027fc:	3764      	adds	r7, #100	; 0x64
 80027fe:	46bd      	mov	sp, r7
 8002800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002804:	4770      	bx	lr
 8002806:	bf00      	nop
 8002808:	50000100 	.word	0x50000100
 800280c:	50000300 	.word	0x50000300

08002810 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b084      	sub	sp, #16
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800281c:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002822:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002826:	2b00      	cmp	r3, #0
 8002828:	d126      	bne.n	8002878 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800282e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	68db      	ldr	r3, [r3, #12]
 800283c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002840:	2b00      	cmp	r3, #0
 8002842:	d115      	bne.n	8002870 <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002848:	2b00      	cmp	r3, #0
 800284a:	d111      	bne.n	8002870 <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002850:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800285c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002860:	2b00      	cmp	r3, #0
 8002862:	d105      	bne.n	8002870 <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002868:	f043 0201 	orr.w	r2, r3, #1
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002870:	68f8      	ldr	r0, [r7, #12]
 8002872:	f7ff f9bb 	bl	8001bec <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002876:	e004      	b.n	8002882 <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800287c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800287e:	6878      	ldr	r0, [r7, #4]
 8002880:	4798      	blx	r3
}
 8002882:	bf00      	nop
 8002884:	3710      	adds	r7, #16
 8002886:	46bd      	mov	sp, r7
 8002888:	bd80      	pop	{r7, pc}

0800288a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800288a:	b580      	push	{r7, lr}
 800288c:	b084      	sub	sp, #16
 800288e:	af00      	add	r7, sp, #0
 8002890:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002896:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002898:	68f8      	ldr	r0, [r7, #12]
 800289a:	f7ff f9b1 	bl	8001c00 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 800289e:	bf00      	nop
 80028a0:	3710      	adds	r7, #16
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}

080028a6 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80028a6:	b580      	push	{r7, lr}
 80028a8:	b084      	sub	sp, #16
 80028aa:	af00      	add	r7, sp, #0
 80028ac:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028b2:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028b8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028c4:	f043 0204 	orr.w	r2, r3, #4
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80028cc:	68f8      	ldr	r0, [r7, #12]
 80028ce:	f7ff f9a1 	bl	8001c14 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80028d2:	bf00      	nop
 80028d4:	3710      	adds	r7, #16
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bd80      	pop	{r7, pc}
	...

080028dc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b084      	sub	sp, #16
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80028e4:	2300      	movs	r3, #0
 80028e6:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	689b      	ldr	r3, [r3, #8]
 80028ee:	f003 0303 	and.w	r3, r3, #3
 80028f2:	2b01      	cmp	r3, #1
 80028f4:	d108      	bne.n	8002908 <ADC_Enable+0x2c>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f003 0301 	and.w	r3, r3, #1
 8002900:	2b01      	cmp	r3, #1
 8002902:	d101      	bne.n	8002908 <ADC_Enable+0x2c>
 8002904:	2301      	movs	r3, #1
 8002906:	e000      	b.n	800290a <ADC_Enable+0x2e>
 8002908:	2300      	movs	r3, #0
 800290a:	2b00      	cmp	r3, #0
 800290c:	d13c      	bne.n	8002988 <ADC_Enable+0xac>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	689a      	ldr	r2, [r3, #8]
 8002914:	4b1f      	ldr	r3, [pc, #124]	; (8002994 <ADC_Enable+0xb8>)
 8002916:	4013      	ands	r3, r2
 8002918:	2b00      	cmp	r3, #0
 800291a:	d00d      	beq.n	8002938 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002920:	f043 0210 	orr.w	r2, r3, #16
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800292c:	f043 0201 	orr.w	r2, r3, #1
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8002934:	2301      	movs	r3, #1
 8002936:	e028      	b.n	800298a <ADC_Enable+0xae>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	689a      	ldr	r2, [r3, #8]
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f042 0201 	orr.w	r2, r2, #1
 8002946:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8002948:	f7ff f922 	bl	8001b90 <HAL_GetTick>
 800294c:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800294e:	e014      	b.n	800297a <ADC_Enable+0x9e>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002950:	f7ff f91e 	bl	8001b90 <HAL_GetTick>
 8002954:	4602      	mov	r2, r0
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	1ad3      	subs	r3, r2, r3
 800295a:	2b02      	cmp	r3, #2
 800295c:	d90d      	bls.n	800297a <ADC_Enable+0x9e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002962:	f043 0210 	orr.w	r2, r3, #16
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800296e:	f043 0201 	orr.w	r2, r3, #1
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	645a      	str	r2, [r3, #68]	; 0x44
      
        return HAL_ERROR;
 8002976:	2301      	movs	r3, #1
 8002978:	e007      	b.n	800298a <ADC_Enable+0xae>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f003 0301 	and.w	r3, r3, #1
 8002984:	2b01      	cmp	r3, #1
 8002986:	d1e3      	bne.n	8002950 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002988:	2300      	movs	r3, #0
}
 800298a:	4618      	mov	r0, r3
 800298c:	3710      	adds	r7, #16
 800298e:	46bd      	mov	sp, r7
 8002990:	bd80      	pop	{r7, pc}
 8002992:	bf00      	nop
 8002994:	8000003f 	.word	0x8000003f

08002998 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b084      	sub	sp, #16
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80029a0:	2300      	movs	r3, #0
 80029a2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	689b      	ldr	r3, [r3, #8]
 80029aa:	f003 0303 	and.w	r3, r3, #3
 80029ae:	2b01      	cmp	r3, #1
 80029b0:	d108      	bne.n	80029c4 <ADC_Disable+0x2c>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f003 0301 	and.w	r3, r3, #1
 80029bc:	2b01      	cmp	r3, #1
 80029be:	d101      	bne.n	80029c4 <ADC_Disable+0x2c>
 80029c0:	2301      	movs	r3, #1
 80029c2:	e000      	b.n	80029c6 <ADC_Disable+0x2e>
 80029c4:	2300      	movs	r3, #0
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d040      	beq.n	8002a4c <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	f003 030d 	and.w	r3, r3, #13
 80029d4:	2b01      	cmp	r3, #1
 80029d6:	d10f      	bne.n	80029f8 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	689a      	ldr	r2, [r3, #8]
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f042 0202 	orr.w	r2, r2, #2
 80029e6:	609a      	str	r2, [r3, #8]
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	2203      	movs	r2, #3
 80029ee:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 80029f0:	f7ff f8ce 	bl	8001b90 <HAL_GetTick>
 80029f4:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80029f6:	e022      	b.n	8002a3e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029fc:	f043 0210 	orr.w	r2, r3, #16
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a08:	f043 0201 	orr.w	r2, r3, #1
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8002a10:	2301      	movs	r3, #1
 8002a12:	e01c      	b.n	8002a4e <ADC_Disable+0xb6>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002a14:	f7ff f8bc 	bl	8001b90 <HAL_GetTick>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	1ad3      	subs	r3, r2, r3
 8002a1e:	2b02      	cmp	r3, #2
 8002a20:	d90d      	bls.n	8002a3e <ADC_Disable+0xa6>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a26:	f043 0210 	orr.w	r2, r3, #16
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a32:	f043 0201 	orr.w	r2, r3, #1
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	e007      	b.n	8002a4e <ADC_Disable+0xb6>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	689b      	ldr	r3, [r3, #8]
 8002a44:	f003 0301 	and.w	r3, r3, #1
 8002a48:	2b01      	cmp	r3, #1
 8002a4a:	d0e3      	beq.n	8002a14 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002a4c:	2300      	movs	r3, #0
}
 8002a4e:	4618      	mov	r0, r3
 8002a50:	3710      	adds	r7, #16
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}

08002a56 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002a56:	b580      	push	{r7, lr}
 8002a58:	b084      	sub	sp, #16
 8002a5a:	af00      	add	r7, sp, #0
 8002a5c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d101      	bne.n	8002a68 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002a64:	2301      	movs	r3, #1
 8002a66:	e0ed      	b.n	8002c44 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a6e:	b2db      	uxtb	r3, r3
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d102      	bne.n	8002a7a <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002a74:	6878      	ldr	r0, [r7, #4]
 8002a76:	f7fe f9c1 	bl	8000dfc <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	681a      	ldr	r2, [r3, #0]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f022 0202 	bic.w	r2, r2, #2
 8002a88:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a8a:	f7ff f881 	bl	8001b90 <HAL_GetTick>
 8002a8e:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002a90:	e012      	b.n	8002ab8 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002a92:	f7ff f87d 	bl	8001b90 <HAL_GetTick>
 8002a96:	4602      	mov	r2, r0
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	1ad3      	subs	r3, r2, r3
 8002a9c:	2b0a      	cmp	r3, #10
 8002a9e:	d90b      	bls.n	8002ab8 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aa4:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2205      	movs	r2, #5
 8002ab0:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	e0c5      	b.n	8002c44 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	f003 0302 	and.w	r3, r3, #2
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d1e5      	bne.n	8002a92 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	681a      	ldr	r2, [r3, #0]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f042 0201 	orr.w	r2, r2, #1
 8002ad4:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002ad6:	f7ff f85b 	bl	8001b90 <HAL_GetTick>
 8002ada:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002adc:	e012      	b.n	8002b04 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002ade:	f7ff f857 	bl	8001b90 <HAL_GetTick>
 8002ae2:	4602      	mov	r2, r0
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	1ad3      	subs	r3, r2, r3
 8002ae8:	2b0a      	cmp	r3, #10
 8002aea:	d90b      	bls.n	8002b04 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002af0:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2205      	movs	r2, #5
 8002afc:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002b00:	2301      	movs	r3, #1
 8002b02:	e09f      	b.n	8002c44 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	f003 0301 	and.w	r3, r3, #1
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d0e5      	beq.n	8002ade <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	7e1b      	ldrb	r3, [r3, #24]
 8002b16:	2b01      	cmp	r3, #1
 8002b18:	d108      	bne.n	8002b2c <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	681a      	ldr	r2, [r3, #0]
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002b28:	601a      	str	r2, [r3, #0]
 8002b2a:	e007      	b.n	8002b3c <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	681a      	ldr	r2, [r3, #0]
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002b3a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	7e5b      	ldrb	r3, [r3, #25]
 8002b40:	2b01      	cmp	r3, #1
 8002b42:	d108      	bne.n	8002b56 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	681a      	ldr	r2, [r3, #0]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002b52:	601a      	str	r2, [r3, #0]
 8002b54:	e007      	b.n	8002b66 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	681a      	ldr	r2, [r3, #0]
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b64:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	7e9b      	ldrb	r3, [r3, #26]
 8002b6a:	2b01      	cmp	r3, #1
 8002b6c:	d108      	bne.n	8002b80 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	681a      	ldr	r2, [r3, #0]
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f042 0220 	orr.w	r2, r2, #32
 8002b7c:	601a      	str	r2, [r3, #0]
 8002b7e:	e007      	b.n	8002b90 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	681a      	ldr	r2, [r3, #0]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f022 0220 	bic.w	r2, r2, #32
 8002b8e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	7edb      	ldrb	r3, [r3, #27]
 8002b94:	2b01      	cmp	r3, #1
 8002b96:	d108      	bne.n	8002baa <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f022 0210 	bic.w	r2, r2, #16
 8002ba6:	601a      	str	r2, [r3, #0]
 8002ba8:	e007      	b.n	8002bba <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	681a      	ldr	r2, [r3, #0]
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f042 0210 	orr.w	r2, r2, #16
 8002bb8:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	7f1b      	ldrb	r3, [r3, #28]
 8002bbe:	2b01      	cmp	r3, #1
 8002bc0:	d108      	bne.n	8002bd4 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	681a      	ldr	r2, [r3, #0]
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f042 0208 	orr.w	r2, r2, #8
 8002bd0:	601a      	str	r2, [r3, #0]
 8002bd2:	e007      	b.n	8002be4 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	681a      	ldr	r2, [r3, #0]
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f022 0208 	bic.w	r2, r2, #8
 8002be2:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	7f5b      	ldrb	r3, [r3, #29]
 8002be8:	2b01      	cmp	r3, #1
 8002bea:	d108      	bne.n	8002bfe <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	681a      	ldr	r2, [r3, #0]
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f042 0204 	orr.w	r2, r2, #4
 8002bfa:	601a      	str	r2, [r3, #0]
 8002bfc:	e007      	b.n	8002c0e <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	681a      	ldr	r2, [r3, #0]
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f022 0204 	bic.w	r2, r2, #4
 8002c0c:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	689a      	ldr	r2, [r3, #8]
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	68db      	ldr	r3, [r3, #12]
 8002c16:	431a      	orrs	r2, r3
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	691b      	ldr	r3, [r3, #16]
 8002c1c:	431a      	orrs	r2, r3
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	695b      	ldr	r3, [r3, #20]
 8002c22:	ea42 0103 	orr.w	r1, r2, r3
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	1e5a      	subs	r2, r3, #1
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	430a      	orrs	r2, r1
 8002c32:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2200      	movs	r2, #0
 8002c38:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2201      	movs	r2, #1
 8002c3e:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002c42:	2300      	movs	r3, #0
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	3710      	adds	r7, #16
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}

08002c4c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b087      	sub	sp, #28
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
 8002c54:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c62:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002c64:	7cfb      	ldrb	r3, [r7, #19]
 8002c66:	2b01      	cmp	r3, #1
 8002c68:	d003      	beq.n	8002c72 <HAL_CAN_ConfigFilter+0x26>
 8002c6a:	7cfb      	ldrb	r3, [r7, #19]
 8002c6c:	2b02      	cmp	r3, #2
 8002c6e:	f040 80aa 	bne.w	8002dc6 <HAL_CAN_ConfigFilter+0x17a>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002c72:	697b      	ldr	r3, [r7, #20]
 8002c74:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002c78:	f043 0201 	orr.w	r2, r3, #1
 8002c7c:	697b      	ldr	r3, [r7, #20]
 8002c7e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	695b      	ldr	r3, [r3, #20]
 8002c86:	f003 031f 	and.w	r3, r3, #31
 8002c8a:	2201      	movs	r2, #1
 8002c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c90:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002c92:	697b      	ldr	r3, [r7, #20]
 8002c94:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	43db      	mvns	r3, r3
 8002c9c:	401a      	ands	r2, r3
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	69db      	ldr	r3, [r3, #28]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d123      	bne.n	8002cf4 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002cac:	697b      	ldr	r3, [r7, #20]
 8002cae:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	43db      	mvns	r3, r3
 8002cb6:	401a      	ands	r2, r3
 8002cb8:	697b      	ldr	r3, [r7, #20]
 8002cba:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	68db      	ldr	r3, [r3, #12]
 8002cc2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002cca:	683a      	ldr	r2, [r7, #0]
 8002ccc:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002cce:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002cd0:	697b      	ldr	r3, [r7, #20]
 8002cd2:	3248      	adds	r2, #72	; 0x48
 8002cd4:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	689b      	ldr	r3, [r3, #8]
 8002cdc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002ce8:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002cea:	6979      	ldr	r1, [r7, #20]
 8002cec:	3348      	adds	r3, #72	; 0x48
 8002cee:	00db      	lsls	r3, r3, #3
 8002cf0:	440b      	add	r3, r1
 8002cf2:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	69db      	ldr	r3, [r3, #28]
 8002cf8:	2b01      	cmp	r3, #1
 8002cfa:	d122      	bne.n	8002d42 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002cfc:	697b      	ldr	r3, [r7, #20]
 8002cfe:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	431a      	orrs	r2, r3
 8002d06:	697b      	ldr	r3, [r7, #20]
 8002d08:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002d18:	683a      	ldr	r2, [r7, #0]
 8002d1a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002d1c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002d1e:	697b      	ldr	r3, [r7, #20]
 8002d20:	3248      	adds	r2, #72	; 0x48
 8002d22:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	689b      	ldr	r3, [r3, #8]
 8002d2a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	68db      	ldr	r3, [r3, #12]
 8002d30:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002d36:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002d38:	6979      	ldr	r1, [r7, #20]
 8002d3a:	3348      	adds	r3, #72	; 0x48
 8002d3c:	00db      	lsls	r3, r3, #3
 8002d3e:	440b      	add	r3, r1
 8002d40:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	699b      	ldr	r3, [r3, #24]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d109      	bne.n	8002d5e <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002d4a:	697b      	ldr	r3, [r7, #20]
 8002d4c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	43db      	mvns	r3, r3
 8002d54:	401a      	ands	r2, r3
 8002d56:	697b      	ldr	r3, [r7, #20]
 8002d58:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8002d5c:	e007      	b.n	8002d6e <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002d5e:	697b      	ldr	r3, [r7, #20]
 8002d60:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	431a      	orrs	r2, r3
 8002d68:	697b      	ldr	r3, [r7, #20]
 8002d6a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	691b      	ldr	r3, [r3, #16]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d109      	bne.n	8002d8a <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002d76:	697b      	ldr	r3, [r7, #20]
 8002d78:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	43db      	mvns	r3, r3
 8002d80:	401a      	ands	r2, r3
 8002d82:	697b      	ldr	r3, [r7, #20]
 8002d84:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8002d88:	e007      	b.n	8002d9a <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002d8a:	697b      	ldr	r3, [r7, #20]
 8002d8c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	431a      	orrs	r2, r3
 8002d94:	697b      	ldr	r3, [r7, #20]
 8002d96:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	6a1b      	ldr	r3, [r3, #32]
 8002d9e:	2b01      	cmp	r3, #1
 8002da0:	d107      	bne.n	8002db2 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002da2:	697b      	ldr	r3, [r7, #20]
 8002da4:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	431a      	orrs	r2, r3
 8002dac:	697b      	ldr	r3, [r7, #20]
 8002dae:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002db2:	697b      	ldr	r3, [r7, #20]
 8002db4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002db8:	f023 0201 	bic.w	r2, r3, #1
 8002dbc:	697b      	ldr	r3, [r7, #20]
 8002dbe:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	e006      	b.n	8002dd4 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dca:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002dd2:	2301      	movs	r3, #1
  }
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	371c      	adds	r7, #28
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dde:	4770      	bx	lr

08002de0 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b084      	sub	sp, #16
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002dee:	b2db      	uxtb	r3, r3
 8002df0:	2b01      	cmp	r3, #1
 8002df2:	d12e      	bne.n	8002e52 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2202      	movs	r2, #2
 8002df8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	681a      	ldr	r2, [r3, #0]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f022 0201 	bic.w	r2, r2, #1
 8002e0a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002e0c:	f7fe fec0 	bl	8001b90 <HAL_GetTick>
 8002e10:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002e12:	e012      	b.n	8002e3a <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002e14:	f7fe febc 	bl	8001b90 <HAL_GetTick>
 8002e18:	4602      	mov	r2, r0
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	1ad3      	subs	r3, r2, r3
 8002e1e:	2b0a      	cmp	r3, #10
 8002e20:	d90b      	bls.n	8002e3a <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e26:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2205      	movs	r2, #5
 8002e32:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002e36:	2301      	movs	r3, #1
 8002e38:	e012      	b.n	8002e60 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	f003 0301 	and.w	r3, r3, #1
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d1e5      	bne.n	8002e14 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	e006      	b.n	8002e60 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e56:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002e5e:	2301      	movs	r3, #1
  }
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	3710      	adds	r7, #16
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bd80      	pop	{r7, pc}

08002e68 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	b089      	sub	sp, #36	; 0x24
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	60f8      	str	r0, [r7, #12]
 8002e70:	60b9      	str	r1, [r7, #8]
 8002e72:	607a      	str	r2, [r7, #4]
 8002e74:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e7c:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	689b      	ldr	r3, [r3, #8]
 8002e84:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002e86:	7ffb      	ldrb	r3, [r7, #31]
 8002e88:	2b01      	cmp	r3, #1
 8002e8a:	d003      	beq.n	8002e94 <HAL_CAN_AddTxMessage+0x2c>
 8002e8c:	7ffb      	ldrb	r3, [r7, #31]
 8002e8e:	2b02      	cmp	r3, #2
 8002e90:	f040 80b8 	bne.w	8003004 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002e94:	69bb      	ldr	r3, [r7, #24]
 8002e96:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d10a      	bne.n	8002eb4 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002e9e:	69bb      	ldr	r3, [r7, #24]
 8002ea0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d105      	bne.n	8002eb4 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002ea8:	69bb      	ldr	r3, [r7, #24]
 8002eaa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	f000 80a0 	beq.w	8002ff4 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002eb4:	69bb      	ldr	r3, [r7, #24]
 8002eb6:	0e1b      	lsrs	r3, r3, #24
 8002eb8:	f003 0303 	and.w	r3, r3, #3
 8002ebc:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8002ebe:	697b      	ldr	r3, [r7, #20]
 8002ec0:	2b02      	cmp	r3, #2
 8002ec2:	d907      	bls.n	8002ed4 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ec8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	e09e      	b.n	8003012 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002ed4:	2201      	movs	r2, #1
 8002ed6:	697b      	ldr	r3, [r7, #20]
 8002ed8:	409a      	lsls	r2, r3
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002ede:	68bb      	ldr	r3, [r7, #8]
 8002ee0:	689b      	ldr	r3, [r3, #8]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d10d      	bne.n	8002f02 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002ee6:	68bb      	ldr	r3, [r7, #8]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002eec:	68bb      	ldr	r3, [r7, #8]
 8002eee:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002ef0:	68f9      	ldr	r1, [r7, #12]
 8002ef2:	6809      	ldr	r1, [r1, #0]
 8002ef4:	431a      	orrs	r2, r3
 8002ef6:	697b      	ldr	r3, [r7, #20]
 8002ef8:	3318      	adds	r3, #24
 8002efa:	011b      	lsls	r3, r3, #4
 8002efc:	440b      	add	r3, r1
 8002efe:	601a      	str	r2, [r3, #0]
 8002f00:	e00f      	b.n	8002f22 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002f08:	68bb      	ldr	r3, [r7, #8]
 8002f0a:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002f0c:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002f0e:	68bb      	ldr	r3, [r7, #8]
 8002f10:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002f12:	68f9      	ldr	r1, [r7, #12]
 8002f14:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002f16:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002f18:	697b      	ldr	r3, [r7, #20]
 8002f1a:	3318      	adds	r3, #24
 8002f1c:	011b      	lsls	r3, r3, #4
 8002f1e:	440b      	add	r3, r1
 8002f20:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	6819      	ldr	r1, [r3, #0]
 8002f26:	68bb      	ldr	r3, [r7, #8]
 8002f28:	691a      	ldr	r2, [r3, #16]
 8002f2a:	697b      	ldr	r3, [r7, #20]
 8002f2c:	3318      	adds	r3, #24
 8002f2e:	011b      	lsls	r3, r3, #4
 8002f30:	440b      	add	r3, r1
 8002f32:	3304      	adds	r3, #4
 8002f34:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002f36:	68bb      	ldr	r3, [r7, #8]
 8002f38:	7d1b      	ldrb	r3, [r3, #20]
 8002f3a:	2b01      	cmp	r3, #1
 8002f3c:	d111      	bne.n	8002f62 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681a      	ldr	r2, [r3, #0]
 8002f42:	697b      	ldr	r3, [r7, #20]
 8002f44:	3318      	adds	r3, #24
 8002f46:	011b      	lsls	r3, r3, #4
 8002f48:	4413      	add	r3, r2
 8002f4a:	3304      	adds	r3, #4
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	68fa      	ldr	r2, [r7, #12]
 8002f50:	6811      	ldr	r1, [r2, #0]
 8002f52:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	3318      	adds	r3, #24
 8002f5a:	011b      	lsls	r3, r3, #4
 8002f5c:	440b      	add	r3, r1
 8002f5e:	3304      	adds	r3, #4
 8002f60:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	3307      	adds	r3, #7
 8002f66:	781b      	ldrb	r3, [r3, #0]
 8002f68:	061a      	lsls	r2, r3, #24
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	3306      	adds	r3, #6
 8002f6e:	781b      	ldrb	r3, [r3, #0]
 8002f70:	041b      	lsls	r3, r3, #16
 8002f72:	431a      	orrs	r2, r3
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	3305      	adds	r3, #5
 8002f78:	781b      	ldrb	r3, [r3, #0]
 8002f7a:	021b      	lsls	r3, r3, #8
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	687a      	ldr	r2, [r7, #4]
 8002f80:	3204      	adds	r2, #4
 8002f82:	7812      	ldrb	r2, [r2, #0]
 8002f84:	4610      	mov	r0, r2
 8002f86:	68fa      	ldr	r2, [r7, #12]
 8002f88:	6811      	ldr	r1, [r2, #0]
 8002f8a:	ea43 0200 	orr.w	r2, r3, r0
 8002f8e:	697b      	ldr	r3, [r7, #20]
 8002f90:	011b      	lsls	r3, r3, #4
 8002f92:	440b      	add	r3, r1
 8002f94:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8002f98:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	3303      	adds	r3, #3
 8002f9e:	781b      	ldrb	r3, [r3, #0]
 8002fa0:	061a      	lsls	r2, r3, #24
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	3302      	adds	r3, #2
 8002fa6:	781b      	ldrb	r3, [r3, #0]
 8002fa8:	041b      	lsls	r3, r3, #16
 8002faa:	431a      	orrs	r2, r3
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	3301      	adds	r3, #1
 8002fb0:	781b      	ldrb	r3, [r3, #0]
 8002fb2:	021b      	lsls	r3, r3, #8
 8002fb4:	4313      	orrs	r3, r2
 8002fb6:	687a      	ldr	r2, [r7, #4]
 8002fb8:	7812      	ldrb	r2, [r2, #0]
 8002fba:	4610      	mov	r0, r2
 8002fbc:	68fa      	ldr	r2, [r7, #12]
 8002fbe:	6811      	ldr	r1, [r2, #0]
 8002fc0:	ea43 0200 	orr.w	r2, r3, r0
 8002fc4:	697b      	ldr	r3, [r7, #20]
 8002fc6:	011b      	lsls	r3, r3, #4
 8002fc8:	440b      	add	r3, r1
 8002fca:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8002fce:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681a      	ldr	r2, [r3, #0]
 8002fd4:	697b      	ldr	r3, [r7, #20]
 8002fd6:	3318      	adds	r3, #24
 8002fd8:	011b      	lsls	r3, r3, #4
 8002fda:	4413      	add	r3, r2
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	68fa      	ldr	r2, [r7, #12]
 8002fe0:	6811      	ldr	r1, [r2, #0]
 8002fe2:	f043 0201 	orr.w	r2, r3, #1
 8002fe6:	697b      	ldr	r3, [r7, #20]
 8002fe8:	3318      	adds	r3, #24
 8002fea:	011b      	lsls	r3, r3, #4
 8002fec:	440b      	add	r3, r1
 8002fee:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	e00e      	b.n	8003012 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ff8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8003000:	2301      	movs	r3, #1
 8003002:	e006      	b.n	8003012 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003008:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003010:	2301      	movs	r3, #1
  }
}
 8003012:	4618      	mov	r0, r3
 8003014:	3724      	adds	r7, #36	; 0x24
 8003016:	46bd      	mov	sp, r7
 8003018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301c:	4770      	bx	lr

0800301e <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 800301e:	b480      	push	{r7}
 8003020:	b085      	sub	sp, #20
 8003022:	af00      	add	r7, sp, #0
 8003024:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8003026:	2300      	movs	r3, #0
 8003028:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003030:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8003032:	7afb      	ldrb	r3, [r7, #11]
 8003034:	2b01      	cmp	r3, #1
 8003036:	d002      	beq.n	800303e <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8003038:	7afb      	ldrb	r3, [r7, #11]
 800303a:	2b02      	cmp	r3, #2
 800303c:	d11d      	bne.n	800307a <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	689b      	ldr	r3, [r3, #8]
 8003044:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003048:	2b00      	cmp	r3, #0
 800304a:	d002      	beq.n	8003052 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	3301      	adds	r3, #1
 8003050:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	689b      	ldr	r3, [r3, #8]
 8003058:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800305c:	2b00      	cmp	r3, #0
 800305e:	d002      	beq.n	8003066 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	3301      	adds	r3, #1
 8003064:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	689b      	ldr	r3, [r3, #8]
 800306c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003070:	2b00      	cmp	r3, #0
 8003072:	d002      	beq.n	800307a <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	3301      	adds	r3, #1
 8003078:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 800307a:	68fb      	ldr	r3, [r7, #12]
}
 800307c:	4618      	mov	r0, r3
 800307e:	3714      	adds	r7, #20
 8003080:	46bd      	mov	sp, r7
 8003082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003086:	4770      	bx	lr

08003088 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003088:	b480      	push	{r7}
 800308a:	b085      	sub	sp, #20
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
 8003090:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003098:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800309a:	7bfb      	ldrb	r3, [r7, #15]
 800309c:	2b01      	cmp	r3, #1
 800309e:	d002      	beq.n	80030a6 <HAL_CAN_ActivateNotification+0x1e>
 80030a0:	7bfb      	ldrb	r3, [r7, #15]
 80030a2:	2b02      	cmp	r3, #2
 80030a4:	d109      	bne.n	80030ba <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	6959      	ldr	r1, [r3, #20]
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	683a      	ldr	r2, [r7, #0]
 80030b2:	430a      	orrs	r2, r1
 80030b4:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80030b6:	2300      	movs	r3, #0
 80030b8:	e006      	b.n	80030c8 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030be:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80030c6:	2301      	movs	r3, #1
  }
}
 80030c8:	4618      	mov	r0, r3
 80030ca:	3714      	adds	r7, #20
 80030cc:	46bd      	mov	sp, r7
 80030ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d2:	4770      	bx	lr

080030d4 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b08a      	sub	sp, #40	; 0x28
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80030dc:	2300      	movs	r3, #0
 80030de:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	695b      	ldr	r3, [r3, #20]
 80030e6:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	689b      	ldr	r3, [r3, #8]
 80030f6:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	68db      	ldr	r3, [r3, #12]
 80030fe:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	691b      	ldr	r3, [r3, #16]
 8003106:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	699b      	ldr	r3, [r3, #24]
 800310e:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003110:	6a3b      	ldr	r3, [r7, #32]
 8003112:	f003 0301 	and.w	r3, r3, #1
 8003116:	2b00      	cmp	r3, #0
 8003118:	d07c      	beq.n	8003214 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800311a:	69bb      	ldr	r3, [r7, #24]
 800311c:	f003 0301 	and.w	r3, r3, #1
 8003120:	2b00      	cmp	r3, #0
 8003122:	d023      	beq.n	800316c <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	2201      	movs	r2, #1
 800312a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800312c:	69bb      	ldr	r3, [r7, #24]
 800312e:	f003 0302 	and.w	r3, r3, #2
 8003132:	2b00      	cmp	r3, #0
 8003134:	d003      	beq.n	800313e <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003136:	6878      	ldr	r0, [r7, #4]
 8003138:	f000 f97d 	bl	8003436 <HAL_CAN_TxMailbox0CompleteCallback>
 800313c:	e016      	b.n	800316c <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800313e:	69bb      	ldr	r3, [r7, #24]
 8003140:	f003 0304 	and.w	r3, r3, #4
 8003144:	2b00      	cmp	r3, #0
 8003146:	d004      	beq.n	8003152 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800314a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800314e:	627b      	str	r3, [r7, #36]	; 0x24
 8003150:	e00c      	b.n	800316c <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003152:	69bb      	ldr	r3, [r7, #24]
 8003154:	f003 0308 	and.w	r3, r3, #8
 8003158:	2b00      	cmp	r3, #0
 800315a:	d004      	beq.n	8003166 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800315c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800315e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003162:	627b      	str	r3, [r7, #36]	; 0x24
 8003164:	e002      	b.n	800316c <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003166:	6878      	ldr	r0, [r7, #4]
 8003168:	f000 f983 	bl	8003472 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800316c:	69bb      	ldr	r3, [r7, #24]
 800316e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003172:	2b00      	cmp	r3, #0
 8003174:	d024      	beq.n	80031c0 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800317e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003180:	69bb      	ldr	r3, [r7, #24]
 8003182:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003186:	2b00      	cmp	r3, #0
 8003188:	d003      	beq.n	8003192 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800318a:	6878      	ldr	r0, [r7, #4]
 800318c:	f000 f95d 	bl	800344a <HAL_CAN_TxMailbox1CompleteCallback>
 8003190:	e016      	b.n	80031c0 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003192:	69bb      	ldr	r3, [r7, #24]
 8003194:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003198:	2b00      	cmp	r3, #0
 800319a:	d004      	beq.n	80031a6 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800319c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800319e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80031a2:	627b      	str	r3, [r7, #36]	; 0x24
 80031a4:	e00c      	b.n	80031c0 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80031a6:	69bb      	ldr	r3, [r7, #24]
 80031a8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d004      	beq.n	80031ba <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80031b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031b2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80031b6:	627b      	str	r3, [r7, #36]	; 0x24
 80031b8:	e002      	b.n	80031c0 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80031ba:	6878      	ldr	r0, [r7, #4]
 80031bc:	f000 f963 	bl	8003486 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80031c0:	69bb      	ldr	r3, [r7, #24]
 80031c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d024      	beq.n	8003214 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80031d2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80031d4:	69bb      	ldr	r3, [r7, #24]
 80031d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d003      	beq.n	80031e6 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80031de:	6878      	ldr	r0, [r7, #4]
 80031e0:	f000 f93d 	bl	800345e <HAL_CAN_TxMailbox2CompleteCallback>
 80031e4:	e016      	b.n	8003214 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80031e6:	69bb      	ldr	r3, [r7, #24]
 80031e8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d004      	beq.n	80031fa <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80031f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80031f6:	627b      	str	r3, [r7, #36]	; 0x24
 80031f8:	e00c      	b.n	8003214 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80031fa:	69bb      	ldr	r3, [r7, #24]
 80031fc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003200:	2b00      	cmp	r3, #0
 8003202:	d004      	beq.n	800320e <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003206:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800320a:	627b      	str	r3, [r7, #36]	; 0x24
 800320c:	e002      	b.n	8003214 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800320e:	6878      	ldr	r0, [r7, #4]
 8003210:	f000 f943 	bl	800349a <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003214:	6a3b      	ldr	r3, [r7, #32]
 8003216:	f003 0308 	and.w	r3, r3, #8
 800321a:	2b00      	cmp	r3, #0
 800321c:	d00c      	beq.n	8003238 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800321e:	697b      	ldr	r3, [r7, #20]
 8003220:	f003 0310 	and.w	r3, r3, #16
 8003224:	2b00      	cmp	r3, #0
 8003226:	d007      	beq.n	8003238 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800322a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800322e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	2210      	movs	r2, #16
 8003236:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003238:	6a3b      	ldr	r3, [r7, #32]
 800323a:	f003 0304 	and.w	r3, r3, #4
 800323e:	2b00      	cmp	r3, #0
 8003240:	d00b      	beq.n	800325a <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003242:	697b      	ldr	r3, [r7, #20]
 8003244:	f003 0308 	and.w	r3, r3, #8
 8003248:	2b00      	cmp	r3, #0
 800324a:	d006      	beq.n	800325a <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	2208      	movs	r2, #8
 8003252:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003254:	6878      	ldr	r0, [r7, #4]
 8003256:	f000 f934 	bl	80034c2 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800325a:	6a3b      	ldr	r3, [r7, #32]
 800325c:	f003 0302 	and.w	r3, r3, #2
 8003260:	2b00      	cmp	r3, #0
 8003262:	d009      	beq.n	8003278 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	68db      	ldr	r3, [r3, #12]
 800326a:	f003 0303 	and.w	r3, r3, #3
 800326e:	2b00      	cmp	r3, #0
 8003270:	d002      	beq.n	8003278 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003272:	6878      	ldr	r0, [r7, #4]
 8003274:	f000 f91b 	bl	80034ae <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003278:	6a3b      	ldr	r3, [r7, #32]
 800327a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800327e:	2b00      	cmp	r3, #0
 8003280:	d00c      	beq.n	800329c <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003282:	693b      	ldr	r3, [r7, #16]
 8003284:	f003 0310 	and.w	r3, r3, #16
 8003288:	2b00      	cmp	r3, #0
 800328a:	d007      	beq.n	800329c <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800328c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800328e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003292:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	2210      	movs	r2, #16
 800329a:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800329c:	6a3b      	ldr	r3, [r7, #32]
 800329e:	f003 0320 	and.w	r3, r3, #32
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d00b      	beq.n	80032be <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80032a6:	693b      	ldr	r3, [r7, #16]
 80032a8:	f003 0308 	and.w	r3, r3, #8
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d006      	beq.n	80032be <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	2208      	movs	r2, #8
 80032b6:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80032b8:	6878      	ldr	r0, [r7, #4]
 80032ba:	f000 f916 	bl	80034ea <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80032be:	6a3b      	ldr	r3, [r7, #32]
 80032c0:	f003 0310 	and.w	r3, r3, #16
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d009      	beq.n	80032dc <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	691b      	ldr	r3, [r3, #16]
 80032ce:	f003 0303 	and.w	r3, r3, #3
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d002      	beq.n	80032dc <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80032d6:	6878      	ldr	r0, [r7, #4]
 80032d8:	f000 f8fd 	bl	80034d6 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80032dc:	6a3b      	ldr	r3, [r7, #32]
 80032de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d00b      	beq.n	80032fe <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80032e6:	69fb      	ldr	r3, [r7, #28]
 80032e8:	f003 0310 	and.w	r3, r3, #16
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d006      	beq.n	80032fe <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	2210      	movs	r2, #16
 80032f6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80032f8:	6878      	ldr	r0, [r7, #4]
 80032fa:	f000 f900 	bl	80034fe <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80032fe:	6a3b      	ldr	r3, [r7, #32]
 8003300:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003304:	2b00      	cmp	r3, #0
 8003306:	d00b      	beq.n	8003320 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003308:	69fb      	ldr	r3, [r7, #28]
 800330a:	f003 0308 	and.w	r3, r3, #8
 800330e:	2b00      	cmp	r3, #0
 8003310:	d006      	beq.n	8003320 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	2208      	movs	r2, #8
 8003318:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800331a:	6878      	ldr	r0, [r7, #4]
 800331c:	f000 f8f9 	bl	8003512 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003320:	6a3b      	ldr	r3, [r7, #32]
 8003322:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003326:	2b00      	cmp	r3, #0
 8003328:	d075      	beq.n	8003416 <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800332a:	69fb      	ldr	r3, [r7, #28]
 800332c:	f003 0304 	and.w	r3, r3, #4
 8003330:	2b00      	cmp	r3, #0
 8003332:	d06c      	beq.n	800340e <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003334:	6a3b      	ldr	r3, [r7, #32]
 8003336:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800333a:	2b00      	cmp	r3, #0
 800333c:	d008      	beq.n	8003350 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003344:	2b00      	cmp	r3, #0
 8003346:	d003      	beq.n	8003350 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800334a:	f043 0301 	orr.w	r3, r3, #1
 800334e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003350:	6a3b      	ldr	r3, [r7, #32]
 8003352:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003356:	2b00      	cmp	r3, #0
 8003358:	d008      	beq.n	800336c <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003360:	2b00      	cmp	r3, #0
 8003362:	d003      	beq.n	800336c <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003366:	f043 0302 	orr.w	r3, r3, #2
 800336a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800336c:	6a3b      	ldr	r3, [r7, #32]
 800336e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003372:	2b00      	cmp	r3, #0
 8003374:	d008      	beq.n	8003388 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800337c:	2b00      	cmp	r3, #0
 800337e:	d003      	beq.n	8003388 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003382:	f043 0304 	orr.w	r3, r3, #4
 8003386:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003388:	6a3b      	ldr	r3, [r7, #32]
 800338a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800338e:	2b00      	cmp	r3, #0
 8003390:	d03d      	beq.n	800340e <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003398:	2b00      	cmp	r3, #0
 800339a:	d038      	beq.n	800340e <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80033a2:	2b30      	cmp	r3, #48	; 0x30
 80033a4:	d017      	beq.n	80033d6 <HAL_CAN_IRQHandler+0x302>
 80033a6:	2b30      	cmp	r3, #48	; 0x30
 80033a8:	d804      	bhi.n	80033b4 <HAL_CAN_IRQHandler+0x2e0>
 80033aa:	2b10      	cmp	r3, #16
 80033ac:	d009      	beq.n	80033c2 <HAL_CAN_IRQHandler+0x2ee>
 80033ae:	2b20      	cmp	r3, #32
 80033b0:	d00c      	beq.n	80033cc <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80033b2:	e024      	b.n	80033fe <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 80033b4:	2b50      	cmp	r3, #80	; 0x50
 80033b6:	d018      	beq.n	80033ea <HAL_CAN_IRQHandler+0x316>
 80033b8:	2b60      	cmp	r3, #96	; 0x60
 80033ba:	d01b      	beq.n	80033f4 <HAL_CAN_IRQHandler+0x320>
 80033bc:	2b40      	cmp	r3, #64	; 0x40
 80033be:	d00f      	beq.n	80033e0 <HAL_CAN_IRQHandler+0x30c>
            break;
 80033c0:	e01d      	b.n	80033fe <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 80033c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033c4:	f043 0308 	orr.w	r3, r3, #8
 80033c8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80033ca:	e018      	b.n	80033fe <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 80033cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033ce:	f043 0310 	orr.w	r3, r3, #16
 80033d2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80033d4:	e013      	b.n	80033fe <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 80033d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033d8:	f043 0320 	orr.w	r3, r3, #32
 80033dc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80033de:	e00e      	b.n	80033fe <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 80033e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80033e6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80033e8:	e009      	b.n	80033fe <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 80033ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80033f0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80033f2:	e004      	b.n	80033fe <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 80033f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033fa:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80033fc:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	699a      	ldr	r2, [r3, #24]
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800340c:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	2204      	movs	r2, #4
 8003414:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003418:	2b00      	cmp	r3, #0
 800341a:	d008      	beq.n	800342e <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003422:	431a      	orrs	r2, r3
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003428:	6878      	ldr	r0, [r7, #4]
 800342a:	f000 f87c 	bl	8003526 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800342e:	bf00      	nop
 8003430:	3728      	adds	r7, #40	; 0x28
 8003432:	46bd      	mov	sp, r7
 8003434:	bd80      	pop	{r7, pc}

08003436 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003436:	b480      	push	{r7}
 8003438:	b083      	sub	sp, #12
 800343a:	af00      	add	r7, sp, #0
 800343c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800343e:	bf00      	nop
 8003440:	370c      	adds	r7, #12
 8003442:	46bd      	mov	sp, r7
 8003444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003448:	4770      	bx	lr

0800344a <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800344a:	b480      	push	{r7}
 800344c:	b083      	sub	sp, #12
 800344e:	af00      	add	r7, sp, #0
 8003450:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003452:	bf00      	nop
 8003454:	370c      	adds	r7, #12
 8003456:	46bd      	mov	sp, r7
 8003458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345c:	4770      	bx	lr

0800345e <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800345e:	b480      	push	{r7}
 8003460:	b083      	sub	sp, #12
 8003462:	af00      	add	r7, sp, #0
 8003464:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003466:	bf00      	nop
 8003468:	370c      	adds	r7, #12
 800346a:	46bd      	mov	sp, r7
 800346c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003470:	4770      	bx	lr

08003472 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003472:	b480      	push	{r7}
 8003474:	b083      	sub	sp, #12
 8003476:	af00      	add	r7, sp, #0
 8003478:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800347a:	bf00      	nop
 800347c:	370c      	adds	r7, #12
 800347e:	46bd      	mov	sp, r7
 8003480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003484:	4770      	bx	lr

08003486 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003486:	b480      	push	{r7}
 8003488:	b083      	sub	sp, #12
 800348a:	af00      	add	r7, sp, #0
 800348c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800348e:	bf00      	nop
 8003490:	370c      	adds	r7, #12
 8003492:	46bd      	mov	sp, r7
 8003494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003498:	4770      	bx	lr

0800349a <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800349a:	b480      	push	{r7}
 800349c:	b083      	sub	sp, #12
 800349e:	af00      	add	r7, sp, #0
 80034a0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80034a2:	bf00      	nop
 80034a4:	370c      	adds	r7, #12
 80034a6:	46bd      	mov	sp, r7
 80034a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ac:	4770      	bx	lr

080034ae <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80034ae:	b480      	push	{r7}
 80034b0:	b083      	sub	sp, #12
 80034b2:	af00      	add	r7, sp, #0
 80034b4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 80034b6:	bf00      	nop
 80034b8:	370c      	adds	r7, #12
 80034ba:	46bd      	mov	sp, r7
 80034bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c0:	4770      	bx	lr

080034c2 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80034c2:	b480      	push	{r7}
 80034c4:	b083      	sub	sp, #12
 80034c6:	af00      	add	r7, sp, #0
 80034c8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80034ca:	bf00      	nop
 80034cc:	370c      	adds	r7, #12
 80034ce:	46bd      	mov	sp, r7
 80034d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d4:	4770      	bx	lr

080034d6 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80034d6:	b480      	push	{r7}
 80034d8:	b083      	sub	sp, #12
 80034da:	af00      	add	r7, sp, #0
 80034dc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80034de:	bf00      	nop
 80034e0:	370c      	adds	r7, #12
 80034e2:	46bd      	mov	sp, r7
 80034e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e8:	4770      	bx	lr

080034ea <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80034ea:	b480      	push	{r7}
 80034ec:	b083      	sub	sp, #12
 80034ee:	af00      	add	r7, sp, #0
 80034f0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80034f2:	bf00      	nop
 80034f4:	370c      	adds	r7, #12
 80034f6:	46bd      	mov	sp, r7
 80034f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fc:	4770      	bx	lr

080034fe <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80034fe:	b480      	push	{r7}
 8003500:	b083      	sub	sp, #12
 8003502:	af00      	add	r7, sp, #0
 8003504:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003506:	bf00      	nop
 8003508:	370c      	adds	r7, #12
 800350a:	46bd      	mov	sp, r7
 800350c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003510:	4770      	bx	lr

08003512 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003512:	b480      	push	{r7}
 8003514:	b083      	sub	sp, #12
 8003516:	af00      	add	r7, sp, #0
 8003518:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800351a:	bf00      	nop
 800351c:	370c      	adds	r7, #12
 800351e:	46bd      	mov	sp, r7
 8003520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003524:	4770      	bx	lr

08003526 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003526:	b480      	push	{r7}
 8003528:	b083      	sub	sp, #12
 800352a:	af00      	add	r7, sp, #0
 800352c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800352e:	bf00      	nop
 8003530:	370c      	adds	r7, #12
 8003532:	46bd      	mov	sp, r7
 8003534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003538:	4770      	bx	lr
	...

0800353c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800353c:	b480      	push	{r7}
 800353e:	b085      	sub	sp, #20
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	f003 0307 	and.w	r3, r3, #7
 800354a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800354c:	4b0c      	ldr	r3, [pc, #48]	; (8003580 <__NVIC_SetPriorityGrouping+0x44>)
 800354e:	68db      	ldr	r3, [r3, #12]
 8003550:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003552:	68ba      	ldr	r2, [r7, #8]
 8003554:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003558:	4013      	ands	r3, r2
 800355a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003560:	68bb      	ldr	r3, [r7, #8]
 8003562:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003564:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003568:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800356c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800356e:	4a04      	ldr	r2, [pc, #16]	; (8003580 <__NVIC_SetPriorityGrouping+0x44>)
 8003570:	68bb      	ldr	r3, [r7, #8]
 8003572:	60d3      	str	r3, [r2, #12]
}
 8003574:	bf00      	nop
 8003576:	3714      	adds	r7, #20
 8003578:	46bd      	mov	sp, r7
 800357a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357e:	4770      	bx	lr
 8003580:	e000ed00 	.word	0xe000ed00

08003584 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003584:	b480      	push	{r7}
 8003586:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003588:	4b04      	ldr	r3, [pc, #16]	; (800359c <__NVIC_GetPriorityGrouping+0x18>)
 800358a:	68db      	ldr	r3, [r3, #12]
 800358c:	0a1b      	lsrs	r3, r3, #8
 800358e:	f003 0307 	and.w	r3, r3, #7
}
 8003592:	4618      	mov	r0, r3
 8003594:	46bd      	mov	sp, r7
 8003596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359a:	4770      	bx	lr
 800359c:	e000ed00 	.word	0xe000ed00

080035a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035a0:	b480      	push	{r7}
 80035a2:	b083      	sub	sp, #12
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	4603      	mov	r3, r0
 80035a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	db0b      	blt.n	80035ca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80035b2:	79fb      	ldrb	r3, [r7, #7]
 80035b4:	f003 021f 	and.w	r2, r3, #31
 80035b8:	4907      	ldr	r1, [pc, #28]	; (80035d8 <__NVIC_EnableIRQ+0x38>)
 80035ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035be:	095b      	lsrs	r3, r3, #5
 80035c0:	2001      	movs	r0, #1
 80035c2:	fa00 f202 	lsl.w	r2, r0, r2
 80035c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80035ca:	bf00      	nop
 80035cc:	370c      	adds	r7, #12
 80035ce:	46bd      	mov	sp, r7
 80035d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d4:	4770      	bx	lr
 80035d6:	bf00      	nop
 80035d8:	e000e100 	.word	0xe000e100

080035dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80035dc:	b480      	push	{r7}
 80035de:	b083      	sub	sp, #12
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	4603      	mov	r3, r0
 80035e4:	6039      	str	r1, [r7, #0]
 80035e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	db0a      	blt.n	8003606 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	b2da      	uxtb	r2, r3
 80035f4:	490c      	ldr	r1, [pc, #48]	; (8003628 <__NVIC_SetPriority+0x4c>)
 80035f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035fa:	0112      	lsls	r2, r2, #4
 80035fc:	b2d2      	uxtb	r2, r2
 80035fe:	440b      	add	r3, r1
 8003600:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003604:	e00a      	b.n	800361c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	b2da      	uxtb	r2, r3
 800360a:	4908      	ldr	r1, [pc, #32]	; (800362c <__NVIC_SetPriority+0x50>)
 800360c:	79fb      	ldrb	r3, [r7, #7]
 800360e:	f003 030f 	and.w	r3, r3, #15
 8003612:	3b04      	subs	r3, #4
 8003614:	0112      	lsls	r2, r2, #4
 8003616:	b2d2      	uxtb	r2, r2
 8003618:	440b      	add	r3, r1
 800361a:	761a      	strb	r2, [r3, #24]
}
 800361c:	bf00      	nop
 800361e:	370c      	adds	r7, #12
 8003620:	46bd      	mov	sp, r7
 8003622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003626:	4770      	bx	lr
 8003628:	e000e100 	.word	0xe000e100
 800362c:	e000ed00 	.word	0xe000ed00

08003630 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003630:	b480      	push	{r7}
 8003632:	b089      	sub	sp, #36	; 0x24
 8003634:	af00      	add	r7, sp, #0
 8003636:	60f8      	str	r0, [r7, #12]
 8003638:	60b9      	str	r1, [r7, #8]
 800363a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	f003 0307 	and.w	r3, r3, #7
 8003642:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003644:	69fb      	ldr	r3, [r7, #28]
 8003646:	f1c3 0307 	rsb	r3, r3, #7
 800364a:	2b04      	cmp	r3, #4
 800364c:	bf28      	it	cs
 800364e:	2304      	movcs	r3, #4
 8003650:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003652:	69fb      	ldr	r3, [r7, #28]
 8003654:	3304      	adds	r3, #4
 8003656:	2b06      	cmp	r3, #6
 8003658:	d902      	bls.n	8003660 <NVIC_EncodePriority+0x30>
 800365a:	69fb      	ldr	r3, [r7, #28]
 800365c:	3b03      	subs	r3, #3
 800365e:	e000      	b.n	8003662 <NVIC_EncodePriority+0x32>
 8003660:	2300      	movs	r3, #0
 8003662:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003664:	f04f 32ff 	mov.w	r2, #4294967295
 8003668:	69bb      	ldr	r3, [r7, #24]
 800366a:	fa02 f303 	lsl.w	r3, r2, r3
 800366e:	43da      	mvns	r2, r3
 8003670:	68bb      	ldr	r3, [r7, #8]
 8003672:	401a      	ands	r2, r3
 8003674:	697b      	ldr	r3, [r7, #20]
 8003676:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003678:	f04f 31ff 	mov.w	r1, #4294967295
 800367c:	697b      	ldr	r3, [r7, #20]
 800367e:	fa01 f303 	lsl.w	r3, r1, r3
 8003682:	43d9      	mvns	r1, r3
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003688:	4313      	orrs	r3, r2
         );
}
 800368a:	4618      	mov	r0, r3
 800368c:	3724      	adds	r7, #36	; 0x24
 800368e:	46bd      	mov	sp, r7
 8003690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003694:	4770      	bx	lr
	...

08003698 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b082      	sub	sp, #8
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	3b01      	subs	r3, #1
 80036a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80036a8:	d301      	bcc.n	80036ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80036aa:	2301      	movs	r3, #1
 80036ac:	e00f      	b.n	80036ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80036ae:	4a0a      	ldr	r2, [pc, #40]	; (80036d8 <SysTick_Config+0x40>)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	3b01      	subs	r3, #1
 80036b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80036b6:	210f      	movs	r1, #15
 80036b8:	f04f 30ff 	mov.w	r0, #4294967295
 80036bc:	f7ff ff8e 	bl	80035dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80036c0:	4b05      	ldr	r3, [pc, #20]	; (80036d8 <SysTick_Config+0x40>)
 80036c2:	2200      	movs	r2, #0
 80036c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80036c6:	4b04      	ldr	r3, [pc, #16]	; (80036d8 <SysTick_Config+0x40>)
 80036c8:	2207      	movs	r2, #7
 80036ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80036cc:	2300      	movs	r3, #0
}
 80036ce:	4618      	mov	r0, r3
 80036d0:	3708      	adds	r7, #8
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bd80      	pop	{r7, pc}
 80036d6:	bf00      	nop
 80036d8:	e000e010 	.word	0xe000e010

080036dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b082      	sub	sp, #8
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80036e4:	6878      	ldr	r0, [r7, #4]
 80036e6:	f7ff ff29 	bl	800353c <__NVIC_SetPriorityGrouping>
}
 80036ea:	bf00      	nop
 80036ec:	3708      	adds	r7, #8
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bd80      	pop	{r7, pc}

080036f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80036f2:	b580      	push	{r7, lr}
 80036f4:	b086      	sub	sp, #24
 80036f6:	af00      	add	r7, sp, #0
 80036f8:	4603      	mov	r3, r0
 80036fa:	60b9      	str	r1, [r7, #8]
 80036fc:	607a      	str	r2, [r7, #4]
 80036fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003700:	2300      	movs	r3, #0
 8003702:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003704:	f7ff ff3e 	bl	8003584 <__NVIC_GetPriorityGrouping>
 8003708:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800370a:	687a      	ldr	r2, [r7, #4]
 800370c:	68b9      	ldr	r1, [r7, #8]
 800370e:	6978      	ldr	r0, [r7, #20]
 8003710:	f7ff ff8e 	bl	8003630 <NVIC_EncodePriority>
 8003714:	4602      	mov	r2, r0
 8003716:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800371a:	4611      	mov	r1, r2
 800371c:	4618      	mov	r0, r3
 800371e:	f7ff ff5d 	bl	80035dc <__NVIC_SetPriority>
}
 8003722:	bf00      	nop
 8003724:	3718      	adds	r7, #24
 8003726:	46bd      	mov	sp, r7
 8003728:	bd80      	pop	{r7, pc}

0800372a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800372a:	b580      	push	{r7, lr}
 800372c:	b082      	sub	sp, #8
 800372e:	af00      	add	r7, sp, #0
 8003730:	4603      	mov	r3, r0
 8003732:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003734:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003738:	4618      	mov	r0, r3
 800373a:	f7ff ff31 	bl	80035a0 <__NVIC_EnableIRQ>
}
 800373e:	bf00      	nop
 8003740:	3708      	adds	r7, #8
 8003742:	46bd      	mov	sp, r7
 8003744:	bd80      	pop	{r7, pc}

08003746 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003746:	b580      	push	{r7, lr}
 8003748:	b082      	sub	sp, #8
 800374a:	af00      	add	r7, sp, #0
 800374c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800374e:	6878      	ldr	r0, [r7, #4]
 8003750:	f7ff ffa2 	bl	8003698 <SysTick_Config>
 8003754:	4603      	mov	r3, r0
}
 8003756:	4618      	mov	r0, r3
 8003758:	3708      	adds	r7, #8
 800375a:	46bd      	mov	sp, r7
 800375c:	bd80      	pop	{r7, pc}

0800375e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 800375e:	b580      	push	{r7, lr}
 8003760:	b082      	sub	sp, #8
 8003762:	af00      	add	r7, sp, #0
 8003764:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d101      	bne.n	8003770 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 800376c:	2301      	movs	r3, #1
 800376e:	e014      	b.n	800379a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	791b      	ldrb	r3, [r3, #4]
 8003774:	b2db      	uxtb	r3, r3
 8003776:	2b00      	cmp	r3, #0
 8003778:	d105      	bne.n	8003786 <HAL_DAC_Init+0x28>
    hdac->MspDeInitCallback             = HAL_DAC_MspDeInit;
  }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2200      	movs	r2, #0
 800377e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003780:	6878      	ldr	r0, [r7, #4]
 8003782:	f7fd fc01 	bl	8000f88 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2202      	movs	r2, #2
 800378a:	711a      	strb	r2, [r3, #4]
       
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2200      	movs	r2, #0
 8003790:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2201      	movs	r2, #1
 8003796:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8003798:	2300      	movs	r3, #0
}
 800379a:	4618      	mov	r0, r3
 800379c:	3708      	adds	r7, #8
 800379e:	46bd      	mov	sp, r7
 80037a0:	bd80      	pop	{r7, pc}

080037a2 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{  
 80037a2:	b480      	push	{r7}
 80037a4:	b087      	sub	sp, #28
 80037a6:	af00      	add	r7, sp, #0
 80037a8:	60f8      	str	r0, [r7, #12]
 80037aa:	60b9      	str	r1, [r7, #8]
 80037ac:	607a      	str	r2, [r7, #4]
 80037ae:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0U;
 80037b0:	2300      	movs	r3, #0
 80037b2:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));
   
  tmp = (uint32_t) (hdac->Instance);
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	617b      	str	r3, [r7, #20]

/* DAC 1 has 1 or 2 channels - no DAC2 */
/* DAC 1 has 2 channels 1U & 2U - DAC 2 has one channel 1U */

  if(Channel == DAC_CHANNEL_1)
 80037ba:	68bb      	ldr	r3, [r7, #8]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d105      	bne.n	80037cc <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80037c0:	697a      	ldr	r2, [r7, #20]
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	4413      	add	r3, r2
 80037c6:	3308      	adds	r3, #8
 80037c8:	617b      	str	r3, [r7, #20]
 80037ca:	e004      	b.n	80037d6 <HAL_DAC_SetValue+0x34>
    defined(STM32F303xC) || defined(STM32F358xx)                         || \
    defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx) || \
    defined(STM32F373xC) || defined(STM32F378xx)
  else /* channel = DAC_CHANNEL_2  */
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80037cc:	697a      	ldr	r2, [r7, #20]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	4413      	add	r3, r2
 80037d2:	3314      	adds	r3, #20
 80037d4:	617b      	str	r3, [r7, #20]
       /* STM32F303xC || STM32F358xx                || */
       /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
       /* STM32F373xC || STM32F378xx                   */

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80037d6:	697b      	ldr	r3, [r7, #20]
 80037d8:	461a      	mov	r2, r3
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	6013      	str	r3, [r2, #0]
  
  /* Return function status */
  return HAL_OK;
 80037de:	2300      	movs	r3, #0
}
 80037e0:	4618      	mov	r0, r3
 80037e2:	371c      	adds	r7, #28
 80037e4:	46bd      	mov	sp, r7
 80037e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ea:	4770      	bx	lr

080037ec <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC1 Channel1 or DAC2 Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC1 Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 80037ec:	b480      	push	{r7}
 80037ee:	b083      	sub	sp, #12
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
 80037f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	795b      	ldrb	r3, [r3, #5]
 80037fa:	2b01      	cmp	r3, #1
 80037fc:	d101      	bne.n	8003802 <HAL_DAC_Start+0x16>
 80037fe:	2302      	movs	r3, #2
 8003800:	e039      	b.n	8003876 <HAL_DAC_Start+0x8a>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2201      	movs	r2, #1
 8003806:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2202      	movs	r2, #2
 800380c:	711a      	strb	r2, [r3, #4]
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	6819      	ldr	r1, [r3, #0]
 8003814:	2201      	movs	r2, #1
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	409a      	lsls	r2, r3
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	430a      	orrs	r2, r1
 8003820:	601a      	str	r2, [r3, #0]
  
  if(Channel == DAC_CHANNEL_1)
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	2b00      	cmp	r3, #0
 8003826:	d10f      	bne.n	8003848 <HAL_DAC_Start+0x5c>
  {
    /* Check if software trigger enabled */
    if((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == (DAC_CR_TEN1 | DAC_CR_TSEL1))
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8003832:	2b3c      	cmp	r3, #60	; 0x3c
 8003834:	d118      	bne.n	8003868 <HAL_DAC_Start+0x7c>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	685a      	ldr	r2, [r3, #4]
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f042 0201 	orr.w	r2, r2, #1
 8003844:	605a      	str	r2, [r3, #4]
 8003846:	e00f      	b.n	8003868 <HAL_DAC_Start+0x7c>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_CR_TEN2 | DAC_CR_TSEL2))
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003852:	f5b3 1f70 	cmp.w	r3, #3932160	; 0x3c0000
 8003856:	d107      	bne.n	8003868 <HAL_DAC_Start+0x7c>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	685a      	ldr	r2, [r3, #4]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f042 0202 	orr.w	r2, r2, #2
 8003866:	605a      	str	r2, [r3, #4]
    }
  }
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2201      	movs	r2, #1
 800386c:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2200      	movs	r2, #0
 8003872:	715a      	strb	r2, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
 8003874:	2300      	movs	r3, #0
}
 8003876:	4618      	mov	r0, r3
 8003878:	370c      	adds	r7, #12
 800387a:	46bd      	mov	sp, r7
 800387c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003880:	4770      	bx	lr
	...

08003884 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC2 Channel1 selected 
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8003884:	b480      	push	{r7}
 8003886:	b087      	sub	sp, #28
 8003888:	af00      	add	r7, sp, #0
 800388a:	60f8      	str	r0, [r7, #12]
 800388c:	60b9      	str	r1, [r7, #8]
 800388e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8003890:	2300      	movs	r3, #0
 8003892:	617b      	str	r3, [r7, #20]
 8003894:	2300      	movs	r3, #0
 8003896:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));    
#endif /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  assert_param(IS_DAC_CHANNEL(Channel));   
 
  /* Process locked */
  __HAL_LOCK(hdac);
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	795b      	ldrb	r3, [r3, #5]
 800389c:	2b01      	cmp	r3, #1
 800389e:	d101      	bne.n	80038a4 <HAL_DAC_ConfigChannel+0x20>
 80038a0:	2302      	movs	r3, #2
 80038a2:	e04e      	b.n	8003942 <HAL_DAC_ConfigChannel+0xbe>
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	2201      	movs	r2, #1
 80038a8:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	2202      	movs	r2, #2
 80038ae:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output or switch output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value OR */   
  /* Set OUTEN bit according to DAC_OutputSwitch value */   
#if defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
  if ((hdac->Instance == DAC1) && (Channel == DAC_CHANNEL_1)) 
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4a24      	ldr	r2, [pc, #144]	; (8003950 <HAL_DAC_ConfigChannel+0xcc>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d112      	bne.n	80038e8 <HAL_DAC_ConfigChannel+0x64>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d10f      	bne.n	80038e8 <HAL_DAC_ConfigChannel+0x64>
  {
    /* Output Buffer (BOFF1) control */
    tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 80038c8:	f640 72fe 	movw	r2, #4094	; 0xffe
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	fa02 f303 	lsl.w	r3, r2, r3
 80038d2:	43db      	mvns	r3, r3
 80038d4:	697a      	ldr	r2, [r7, #20]
 80038d6:	4013      	ands	r3, r2
 80038d8:	617b      	str	r3, [r7, #20]
    tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);    
 80038da:	68bb      	ldr	r3, [r7, #8]
 80038dc:	681a      	ldr	r2, [r3, #0]
 80038de:	68bb      	ldr	r3, [r7, #8]
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	4313      	orrs	r3, r2
 80038e4:	613b      	str	r3, [r7, #16]
 80038e6:	e00e      	b.n	8003906 <HAL_DAC_ConfigChannel+0x82>
  }
  else /* DAC1 channel 2U & DAC2 channel 1U */
  {
    /* Output Switch (OUTEN) control */
    tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_OUTEN1)) << Channel);    
 80038e8:	f640 72fe 	movw	r2, #4094	; 0xffe
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	fa02 f303 	lsl.w	r3, r2, r3
 80038f2:	43db      	mvns	r3, r3
 80038f4:	697a      	ldr	r2, [r7, #20]
 80038f6:	4013      	ands	r3, r2
 80038f8:	617b      	str	r3, [r7, #20]
    tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputSwitch);    
 80038fa:	68bb      	ldr	r3, [r7, #8]
 80038fc:	681a      	ldr	r2, [r3, #0]
 80038fe:	68bb      	ldr	r3, [r7, #8]
 8003900:	689b      	ldr	r3, [r3, #8]
 8003902:	4313      	orrs	r3, r2
 8003904:	613b      	str	r3, [r7, #16]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
#endif  /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8003906:	693a      	ldr	r2, [r7, #16]
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	fa02 f303 	lsl.w	r3, r2, r3
 800390e:	697a      	ldr	r2, [r7, #20]
 8003910:	4313      	orrs	r3, r2
 8003912:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	697a      	ldr	r2, [r7, #20]
 800391a:	601a      	str	r2, [r3, #0]
  
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	6819      	ldr	r1, [r3, #0]
 8003922:	22c0      	movs	r2, #192	; 0xc0
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	fa02 f303 	lsl.w	r3, r2, r3
 800392a:	43da      	mvns	r2, r3
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	400a      	ands	r2, r1
 8003932:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	2201      	movs	r2, #1
 8003938:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	2200      	movs	r2, #0
 800393e:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8003940:	2300      	movs	r3, #0
}
 8003942:	4618      	mov	r0, r3
 8003944:	371c      	adds	r7, #28
 8003946:	46bd      	mov	sp, r7
 8003948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394c:	4770      	bx	lr
 800394e:	bf00      	nop
 8003950:	40007400 	.word	0x40007400

08003954 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8003954:	b580      	push	{r7, lr}
 8003956:	b084      	sub	sp, #16
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800395c:	2300      	movs	r3, #0
 800395e:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d101      	bne.n	800396a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003966:	2301      	movs	r3, #1
 8003968:	e037      	b.n	80039da <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2202      	movs	r2, #2
 800396e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003980:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003984:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800398e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	68db      	ldr	r3, [r3, #12]
 8003994:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800399a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	695b      	ldr	r3, [r3, #20]
 80039a0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80039a6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	69db      	ldr	r3, [r3, #28]
 80039ac:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80039ae:	68fa      	ldr	r2, [r7, #12]
 80039b0:	4313      	orrs	r3, r2
 80039b2:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	68fa      	ldr	r2, [r7, #12]
 80039ba:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80039bc:	6878      	ldr	r0, [r7, #4]
 80039be:	f000 f941 	bl	8003c44 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2200      	movs	r2, #0
 80039c6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2201      	movs	r2, #1
 80039cc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2200      	movs	r2, #0
 80039d4:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 80039d8:	2300      	movs	r3, #0
}  
 80039da:	4618      	mov	r0, r3
 80039dc:	3710      	adds	r7, #16
 80039de:	46bd      	mov	sp, r7
 80039e0:	bd80      	pop	{r7, pc}

080039e2 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80039e2:	b580      	push	{r7, lr}
 80039e4:	b086      	sub	sp, #24
 80039e6:	af00      	add	r7, sp, #0
 80039e8:	60f8      	str	r0, [r7, #12]
 80039ea:	60b9      	str	r1, [r7, #8]
 80039ec:	607a      	str	r2, [r7, #4]
 80039ee:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 80039f0:	2300      	movs	r3, #0
 80039f2:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80039fa:	2b01      	cmp	r3, #1
 80039fc:	d101      	bne.n	8003a02 <HAL_DMA_Start_IT+0x20>
 80039fe:	2302      	movs	r3, #2
 8003a00:	e04a      	b.n	8003a98 <HAL_DMA_Start_IT+0xb6>
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	2201      	movs	r2, #1
 8003a06:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003a10:	2b01      	cmp	r3, #1
 8003a12:	d13a      	bne.n	8003a8a <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	2202      	movs	r2, #2
 8003a18:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	681a      	ldr	r2, [r3, #0]
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f022 0201 	bic.w	r2, r2, #1
 8003a30:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	687a      	ldr	r2, [r7, #4]
 8003a36:	68b9      	ldr	r1, [r7, #8]
 8003a38:	68f8      	ldr	r0, [r7, #12]
 8003a3a:	f000 f8d4 	bl	8003be6 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d008      	beq.n	8003a58 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	681a      	ldr	r2, [r3, #0]
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f042 020e 	orr.w	r2, r2, #14
 8003a54:	601a      	str	r2, [r3, #0]
 8003a56:	e00f      	b.n	8003a78 <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	681a      	ldr	r2, [r3, #0]
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f042 020a 	orr.w	r2, r2, #10
 8003a66:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	681a      	ldr	r2, [r3, #0]
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f022 0204 	bic.w	r2, r2, #4
 8003a76:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	681a      	ldr	r2, [r3, #0]
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f042 0201 	orr.w	r2, r2, #1
 8003a86:	601a      	str	r2, [r3, #0]
 8003a88:	e005      	b.n	8003a96 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8003a92:	2302      	movs	r3, #2
 8003a94:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8003a96:	7dfb      	ldrb	r3, [r7, #23]
} 
 8003a98:	4618      	mov	r0, r3
 8003a9a:	3718      	adds	r7, #24
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bd80      	pop	{r7, pc}

08003aa0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b084      	sub	sp, #16
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003abc:	2204      	movs	r2, #4
 8003abe:	409a      	lsls	r2, r3
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	4013      	ands	r3, r2
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d024      	beq.n	8003b12 <HAL_DMA_IRQHandler+0x72>
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	f003 0304 	and.w	r3, r3, #4
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d01f      	beq.n	8003b12 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f003 0320 	and.w	r3, r3, #32
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d107      	bne.n	8003af0 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	681a      	ldr	r2, [r3, #0]
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f022 0204 	bic.w	r2, r2, #4
 8003aee:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003af8:	2104      	movs	r1, #4
 8003afa:	fa01 f202 	lsl.w	r2, r1, r2
 8003afe:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d06a      	beq.n	8003bde <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b0c:	6878      	ldr	r0, [r7, #4]
 8003b0e:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8003b10:	e065      	b.n	8003bde <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b16:	2202      	movs	r2, #2
 8003b18:	409a      	lsls	r2, r3
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	4013      	ands	r3, r2
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d02c      	beq.n	8003b7c <HAL_DMA_IRQHandler+0xdc>
 8003b22:	68bb      	ldr	r3, [r7, #8]
 8003b24:	f003 0302 	and.w	r3, r3, #2
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d027      	beq.n	8003b7c <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f003 0320 	and.w	r3, r3, #32
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d10b      	bne.n	8003b52 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	681a      	ldr	r2, [r3, #0]
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f022 020a 	bic.w	r2, r2, #10
 8003b48:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2201      	movs	r2, #1
 8003b4e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b5a:	2102      	movs	r1, #2
 8003b5c:	fa01 f202 	lsl.w	r2, r1, r2
 8003b60:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2200      	movs	r2, #0
 8003b66:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d035      	beq.n	8003bde <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b76:	6878      	ldr	r0, [r7, #4]
 8003b78:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8003b7a:	e030      	b.n	8003bde <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b80:	2208      	movs	r2, #8
 8003b82:	409a      	lsls	r2, r3
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	4013      	ands	r3, r2
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d028      	beq.n	8003bde <HAL_DMA_IRQHandler+0x13e>
 8003b8c:	68bb      	ldr	r3, [r7, #8]
 8003b8e:	f003 0308 	and.w	r3, r3, #8
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d023      	beq.n	8003bde <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	681a      	ldr	r2, [r3, #0]
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f022 020e 	bic.w	r2, r2, #14
 8003ba4:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bae:	2101      	movs	r1, #1
 8003bb0:	fa01 f202 	lsl.w	r2, r1, r2
 8003bb4:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2201      	movs	r2, #1
 8003bba:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2201      	movs	r2, #1
 8003bc0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d004      	beq.n	8003bde <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bd8:	6878      	ldr	r0, [r7, #4]
 8003bda:	4798      	blx	r3
    }
  }
}  
 8003bdc:	e7ff      	b.n	8003bde <HAL_DMA_IRQHandler+0x13e>
 8003bde:	bf00      	nop
 8003be0:	3710      	adds	r7, #16
 8003be2:	46bd      	mov	sp, r7
 8003be4:	bd80      	pop	{r7, pc}

08003be6 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003be6:	b480      	push	{r7}
 8003be8:	b085      	sub	sp, #20
 8003bea:	af00      	add	r7, sp, #0
 8003bec:	60f8      	str	r0, [r7, #12]
 8003bee:	60b9      	str	r1, [r7, #8]
 8003bf0:	607a      	str	r2, [r7, #4]
 8003bf2:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bfc:	2101      	movs	r1, #1
 8003bfe:	fa01 f202 	lsl.w	r2, r1, r2
 8003c02:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	683a      	ldr	r2, [r7, #0]
 8003c0a:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	685b      	ldr	r3, [r3, #4]
 8003c10:	2b10      	cmp	r3, #16
 8003c12:	d108      	bne.n	8003c26 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	687a      	ldr	r2, [r7, #4]
 8003c1a:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	68ba      	ldr	r2, [r7, #8]
 8003c22:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003c24:	e007      	b.n	8003c36 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	68ba      	ldr	r2, [r7, #8]
 8003c2c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	687a      	ldr	r2, [r7, #4]
 8003c34:	60da      	str	r2, [r3, #12]
}
 8003c36:	bf00      	nop
 8003c38:	3714      	adds	r7, #20
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c40:	4770      	bx	lr
	...

08003c44 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003c44:	b480      	push	{r7}
 8003c46:	b083      	sub	sp, #12
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	461a      	mov	r2, r3
 8003c52:	4b09      	ldr	r3, [pc, #36]	; (8003c78 <DMA_CalcBaseAndBitshift+0x34>)
 8003c54:	4413      	add	r3, r2
 8003c56:	4a09      	ldr	r2, [pc, #36]	; (8003c7c <DMA_CalcBaseAndBitshift+0x38>)
 8003c58:	fba2 2303 	umull	r2, r3, r2, r3
 8003c5c:	091b      	lsrs	r3, r3, #4
 8003c5e:	009a      	lsls	r2, r3, #2
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	4a06      	ldr	r2, [pc, #24]	; (8003c80 <DMA_CalcBaseAndBitshift+0x3c>)
 8003c68:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8003c6a:	bf00      	nop
 8003c6c:	370c      	adds	r7, #12
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c74:	4770      	bx	lr
 8003c76:	bf00      	nop
 8003c78:	bffdfff8 	.word	0xbffdfff8
 8003c7c:	cccccccd 	.word	0xcccccccd
 8003c80:	40020000 	.word	0x40020000

08003c84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c84:	b480      	push	{r7}
 8003c86:	b087      	sub	sp, #28
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
 8003c8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003c8e:	2300      	movs	r3, #0
 8003c90:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c92:	e14e      	b.n	8003f32 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	681a      	ldr	r2, [r3, #0]
 8003c98:	2101      	movs	r1, #1
 8003c9a:	697b      	ldr	r3, [r7, #20]
 8003c9c:	fa01 f303 	lsl.w	r3, r1, r3
 8003ca0:	4013      	ands	r3, r2
 8003ca2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	f000 8140 	beq.w	8003f2c <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	2b02      	cmp	r3, #2
 8003cb2:	d003      	beq.n	8003cbc <HAL_GPIO_Init+0x38>
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	2b12      	cmp	r3, #18
 8003cba:	d123      	bne.n	8003d04 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003cbc:	697b      	ldr	r3, [r7, #20]
 8003cbe:	08da      	lsrs	r2, r3, #3
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	3208      	adds	r2, #8
 8003cc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003cc8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003cca:	697b      	ldr	r3, [r7, #20]
 8003ccc:	f003 0307 	and.w	r3, r3, #7
 8003cd0:	009b      	lsls	r3, r3, #2
 8003cd2:	220f      	movs	r2, #15
 8003cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd8:	43db      	mvns	r3, r3
 8003cda:	693a      	ldr	r2, [r7, #16]
 8003cdc:	4013      	ands	r3, r2
 8003cde:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	691a      	ldr	r2, [r3, #16]
 8003ce4:	697b      	ldr	r3, [r7, #20]
 8003ce6:	f003 0307 	and.w	r3, r3, #7
 8003cea:	009b      	lsls	r3, r3, #2
 8003cec:	fa02 f303 	lsl.w	r3, r2, r3
 8003cf0:	693a      	ldr	r2, [r7, #16]
 8003cf2:	4313      	orrs	r3, r2
 8003cf4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003cf6:	697b      	ldr	r3, [r7, #20]
 8003cf8:	08da      	lsrs	r2, r3, #3
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	3208      	adds	r2, #8
 8003cfe:	6939      	ldr	r1, [r7, #16]
 8003d00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003d0a:	697b      	ldr	r3, [r7, #20]
 8003d0c:	005b      	lsls	r3, r3, #1
 8003d0e:	2203      	movs	r2, #3
 8003d10:	fa02 f303 	lsl.w	r3, r2, r3
 8003d14:	43db      	mvns	r3, r3
 8003d16:	693a      	ldr	r2, [r7, #16]
 8003d18:	4013      	ands	r3, r2
 8003d1a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	685b      	ldr	r3, [r3, #4]
 8003d20:	f003 0203 	and.w	r2, r3, #3
 8003d24:	697b      	ldr	r3, [r7, #20]
 8003d26:	005b      	lsls	r3, r3, #1
 8003d28:	fa02 f303 	lsl.w	r3, r2, r3
 8003d2c:	693a      	ldr	r2, [r7, #16]
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	693a      	ldr	r2, [r7, #16]
 8003d36:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	2b01      	cmp	r3, #1
 8003d3e:	d00b      	beq.n	8003d58 <HAL_GPIO_Init+0xd4>
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	2b02      	cmp	r3, #2
 8003d46:	d007      	beq.n	8003d58 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003d4c:	2b11      	cmp	r3, #17
 8003d4e:	d003      	beq.n	8003d58 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	2b12      	cmp	r3, #18
 8003d56:	d130      	bne.n	8003dba <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003d5e:	697b      	ldr	r3, [r7, #20]
 8003d60:	005b      	lsls	r3, r3, #1
 8003d62:	2203      	movs	r2, #3
 8003d64:	fa02 f303 	lsl.w	r3, r2, r3
 8003d68:	43db      	mvns	r3, r3
 8003d6a:	693a      	ldr	r2, [r7, #16]
 8003d6c:	4013      	ands	r3, r2
 8003d6e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	68da      	ldr	r2, [r3, #12]
 8003d74:	697b      	ldr	r3, [r7, #20]
 8003d76:	005b      	lsls	r3, r3, #1
 8003d78:	fa02 f303 	lsl.w	r3, r2, r3
 8003d7c:	693a      	ldr	r2, [r7, #16]
 8003d7e:	4313      	orrs	r3, r2
 8003d80:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	693a      	ldr	r2, [r7, #16]
 8003d86:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003d8e:	2201      	movs	r2, #1
 8003d90:	697b      	ldr	r3, [r7, #20]
 8003d92:	fa02 f303 	lsl.w	r3, r2, r3
 8003d96:	43db      	mvns	r3, r3
 8003d98:	693a      	ldr	r2, [r7, #16]
 8003d9a:	4013      	ands	r3, r2
 8003d9c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	091b      	lsrs	r3, r3, #4
 8003da4:	f003 0201 	and.w	r2, r3, #1
 8003da8:	697b      	ldr	r3, [r7, #20]
 8003daa:	fa02 f303 	lsl.w	r3, r2, r3
 8003dae:	693a      	ldr	r2, [r7, #16]
 8003db0:	4313      	orrs	r3, r2
 8003db2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	693a      	ldr	r2, [r7, #16]
 8003db8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	68db      	ldr	r3, [r3, #12]
 8003dbe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003dc0:	697b      	ldr	r3, [r7, #20]
 8003dc2:	005b      	lsls	r3, r3, #1
 8003dc4:	2203      	movs	r2, #3
 8003dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8003dca:	43db      	mvns	r3, r3
 8003dcc:	693a      	ldr	r2, [r7, #16]
 8003dce:	4013      	ands	r3, r2
 8003dd0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	689a      	ldr	r2, [r3, #8]
 8003dd6:	697b      	ldr	r3, [r7, #20]
 8003dd8:	005b      	lsls	r3, r3, #1
 8003dda:	fa02 f303 	lsl.w	r3, r2, r3
 8003dde:	693a      	ldr	r2, [r7, #16]
 8003de0:	4313      	orrs	r3, r2
 8003de2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	693a      	ldr	r2, [r7, #16]
 8003de8:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	685b      	ldr	r3, [r3, #4]
 8003dee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	f000 809a 	beq.w	8003f2c <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003df8:	4b55      	ldr	r3, [pc, #340]	; (8003f50 <HAL_GPIO_Init+0x2cc>)
 8003dfa:	699b      	ldr	r3, [r3, #24]
 8003dfc:	4a54      	ldr	r2, [pc, #336]	; (8003f50 <HAL_GPIO_Init+0x2cc>)
 8003dfe:	f043 0301 	orr.w	r3, r3, #1
 8003e02:	6193      	str	r3, [r2, #24]
 8003e04:	4b52      	ldr	r3, [pc, #328]	; (8003f50 <HAL_GPIO_Init+0x2cc>)
 8003e06:	699b      	ldr	r3, [r3, #24]
 8003e08:	f003 0301 	and.w	r3, r3, #1
 8003e0c:	60bb      	str	r3, [r7, #8]
 8003e0e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003e10:	4a50      	ldr	r2, [pc, #320]	; (8003f54 <HAL_GPIO_Init+0x2d0>)
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	089b      	lsrs	r3, r3, #2
 8003e16:	3302      	adds	r3, #2
 8003e18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e1c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003e1e:	697b      	ldr	r3, [r7, #20]
 8003e20:	f003 0303 	and.w	r3, r3, #3
 8003e24:	009b      	lsls	r3, r3, #2
 8003e26:	220f      	movs	r2, #15
 8003e28:	fa02 f303 	lsl.w	r3, r2, r3
 8003e2c:	43db      	mvns	r3, r3
 8003e2e:	693a      	ldr	r2, [r7, #16]
 8003e30:	4013      	ands	r3, r2
 8003e32:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003e3a:	d013      	beq.n	8003e64 <HAL_GPIO_Init+0x1e0>
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	4a46      	ldr	r2, [pc, #280]	; (8003f58 <HAL_GPIO_Init+0x2d4>)
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d00d      	beq.n	8003e60 <HAL_GPIO_Init+0x1dc>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	4a45      	ldr	r2, [pc, #276]	; (8003f5c <HAL_GPIO_Init+0x2d8>)
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d007      	beq.n	8003e5c <HAL_GPIO_Init+0x1d8>
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	4a44      	ldr	r2, [pc, #272]	; (8003f60 <HAL_GPIO_Init+0x2dc>)
 8003e50:	4293      	cmp	r3, r2
 8003e52:	d101      	bne.n	8003e58 <HAL_GPIO_Init+0x1d4>
 8003e54:	2303      	movs	r3, #3
 8003e56:	e006      	b.n	8003e66 <HAL_GPIO_Init+0x1e2>
 8003e58:	2305      	movs	r3, #5
 8003e5a:	e004      	b.n	8003e66 <HAL_GPIO_Init+0x1e2>
 8003e5c:	2302      	movs	r3, #2
 8003e5e:	e002      	b.n	8003e66 <HAL_GPIO_Init+0x1e2>
 8003e60:	2301      	movs	r3, #1
 8003e62:	e000      	b.n	8003e66 <HAL_GPIO_Init+0x1e2>
 8003e64:	2300      	movs	r3, #0
 8003e66:	697a      	ldr	r2, [r7, #20]
 8003e68:	f002 0203 	and.w	r2, r2, #3
 8003e6c:	0092      	lsls	r2, r2, #2
 8003e6e:	4093      	lsls	r3, r2
 8003e70:	693a      	ldr	r2, [r7, #16]
 8003e72:	4313      	orrs	r3, r2
 8003e74:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003e76:	4937      	ldr	r1, [pc, #220]	; (8003f54 <HAL_GPIO_Init+0x2d0>)
 8003e78:	697b      	ldr	r3, [r7, #20]
 8003e7a:	089b      	lsrs	r3, r3, #2
 8003e7c:	3302      	adds	r3, #2
 8003e7e:	693a      	ldr	r2, [r7, #16]
 8003e80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003e84:	4b37      	ldr	r3, [pc, #220]	; (8003f64 <HAL_GPIO_Init+0x2e0>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	43db      	mvns	r3, r3
 8003e8e:	693a      	ldr	r2, [r7, #16]
 8003e90:	4013      	ands	r3, r2
 8003e92:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d003      	beq.n	8003ea8 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8003ea0:	693a      	ldr	r2, [r7, #16]
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	4313      	orrs	r3, r2
 8003ea6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003ea8:	4a2e      	ldr	r2, [pc, #184]	; (8003f64 <HAL_GPIO_Init+0x2e0>)
 8003eaa:	693b      	ldr	r3, [r7, #16]
 8003eac:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003eae:	4b2d      	ldr	r3, [pc, #180]	; (8003f64 <HAL_GPIO_Init+0x2e0>)
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	43db      	mvns	r3, r3
 8003eb8:	693a      	ldr	r2, [r7, #16]
 8003eba:	4013      	ands	r3, r2
 8003ebc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	685b      	ldr	r3, [r3, #4]
 8003ec2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d003      	beq.n	8003ed2 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8003eca:	693a      	ldr	r2, [r7, #16]
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003ed2:	4a24      	ldr	r2, [pc, #144]	; (8003f64 <HAL_GPIO_Init+0x2e0>)
 8003ed4:	693b      	ldr	r3, [r7, #16]
 8003ed6:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003ed8:	4b22      	ldr	r3, [pc, #136]	; (8003f64 <HAL_GPIO_Init+0x2e0>)
 8003eda:	689b      	ldr	r3, [r3, #8]
 8003edc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	43db      	mvns	r3, r3
 8003ee2:	693a      	ldr	r2, [r7, #16]
 8003ee4:	4013      	ands	r3, r2
 8003ee6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d003      	beq.n	8003efc <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8003ef4:	693a      	ldr	r2, [r7, #16]
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	4313      	orrs	r3, r2
 8003efa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003efc:	4a19      	ldr	r2, [pc, #100]	; (8003f64 <HAL_GPIO_Init+0x2e0>)
 8003efe:	693b      	ldr	r3, [r7, #16]
 8003f00:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003f02:	4b18      	ldr	r3, [pc, #96]	; (8003f64 <HAL_GPIO_Init+0x2e0>)
 8003f04:	68db      	ldr	r3, [r3, #12]
 8003f06:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	43db      	mvns	r3, r3
 8003f0c:	693a      	ldr	r2, [r7, #16]
 8003f0e:	4013      	ands	r3, r2
 8003f10:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	685b      	ldr	r3, [r3, #4]
 8003f16:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d003      	beq.n	8003f26 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8003f1e:	693a      	ldr	r2, [r7, #16]
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	4313      	orrs	r3, r2
 8003f24:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003f26:	4a0f      	ldr	r2, [pc, #60]	; (8003f64 <HAL_GPIO_Init+0x2e0>)
 8003f28:	693b      	ldr	r3, [r7, #16]
 8003f2a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8003f2c:	697b      	ldr	r3, [r7, #20]
 8003f2e:	3301      	adds	r3, #1
 8003f30:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	681a      	ldr	r2, [r3, #0]
 8003f36:	697b      	ldr	r3, [r7, #20]
 8003f38:	fa22 f303 	lsr.w	r3, r2, r3
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	f47f aea9 	bne.w	8003c94 <HAL_GPIO_Init+0x10>
  }
}
 8003f42:	bf00      	nop
 8003f44:	371c      	adds	r7, #28
 8003f46:	46bd      	mov	sp, r7
 8003f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4c:	4770      	bx	lr
 8003f4e:	bf00      	nop
 8003f50:	40021000 	.word	0x40021000
 8003f54:	40010000 	.word	0x40010000
 8003f58:	48000400 	.word	0x48000400
 8003f5c:	48000800 	.word	0x48000800
 8003f60:	48000c00 	.word	0x48000c00
 8003f64:	40010400 	.word	0x40010400

08003f68 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	b083      	sub	sp, #12
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
 8003f70:	460b      	mov	r3, r1
 8003f72:	807b      	strh	r3, [r7, #2]
 8003f74:	4613      	mov	r3, r2
 8003f76:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003f78:	787b      	ldrb	r3, [r7, #1]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d003      	beq.n	8003f86 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003f7e:	887a      	ldrh	r2, [r7, #2]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003f84:	e002      	b.n	8003f8c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003f86:	887a      	ldrh	r2, [r7, #2]
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003f8c:	bf00      	nop
 8003f8e:	370c      	adds	r7, #12
 8003f90:	46bd      	mov	sp, r7
 8003f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f96:	4770      	bx	lr

08003f98 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8003f9e:	af00      	add	r7, sp, #0
 8003fa0:	1d3b      	adds	r3, r7, #4
 8003fa2:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003fa4:	1d3b      	adds	r3, r7, #4
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d102      	bne.n	8003fb2 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8003fac:	2301      	movs	r3, #1
 8003fae:	f000 bef4 	b.w	8004d9a <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003fb2:	1d3b      	adds	r3, r7, #4
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f003 0301 	and.w	r3, r3, #1
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	f000 816a 	beq.w	8004296 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003fc2:	4bb3      	ldr	r3, [pc, #716]	; (8004290 <HAL_RCC_OscConfig+0x2f8>)
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	f003 030c 	and.w	r3, r3, #12
 8003fca:	2b04      	cmp	r3, #4
 8003fcc:	d00c      	beq.n	8003fe8 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003fce:	4bb0      	ldr	r3, [pc, #704]	; (8004290 <HAL_RCC_OscConfig+0x2f8>)
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	f003 030c 	and.w	r3, r3, #12
 8003fd6:	2b08      	cmp	r3, #8
 8003fd8:	d159      	bne.n	800408e <HAL_RCC_OscConfig+0xf6>
 8003fda:	4bad      	ldr	r3, [pc, #692]	; (8004290 <HAL_RCC_OscConfig+0x2f8>)
 8003fdc:	685b      	ldr	r3, [r3, #4]
 8003fde:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003fe2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003fe6:	d152      	bne.n	800408e <HAL_RCC_OscConfig+0xf6>
 8003fe8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003fec:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ff0:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8003ff4:	fa93 f3a3 	rbit	r3, r3
 8003ff8:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003ffc:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004000:	fab3 f383 	clz	r3, r3
 8004004:	b2db      	uxtb	r3, r3
 8004006:	095b      	lsrs	r3, r3, #5
 8004008:	b2db      	uxtb	r3, r3
 800400a:	f043 0301 	orr.w	r3, r3, #1
 800400e:	b2db      	uxtb	r3, r3
 8004010:	2b01      	cmp	r3, #1
 8004012:	d102      	bne.n	800401a <HAL_RCC_OscConfig+0x82>
 8004014:	4b9e      	ldr	r3, [pc, #632]	; (8004290 <HAL_RCC_OscConfig+0x2f8>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	e015      	b.n	8004046 <HAL_RCC_OscConfig+0xae>
 800401a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800401e:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004022:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8004026:	fa93 f3a3 	rbit	r3, r3
 800402a:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 800402e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004032:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8004036:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 800403a:	fa93 f3a3 	rbit	r3, r3
 800403e:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8004042:	4b93      	ldr	r3, [pc, #588]	; (8004290 <HAL_RCC_OscConfig+0x2f8>)
 8004044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004046:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800404a:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 800404e:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8004052:	fa92 f2a2 	rbit	r2, r2
 8004056:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 800405a:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 800405e:	fab2 f282 	clz	r2, r2
 8004062:	b2d2      	uxtb	r2, r2
 8004064:	f042 0220 	orr.w	r2, r2, #32
 8004068:	b2d2      	uxtb	r2, r2
 800406a:	f002 021f 	and.w	r2, r2, #31
 800406e:	2101      	movs	r1, #1
 8004070:	fa01 f202 	lsl.w	r2, r1, r2
 8004074:	4013      	ands	r3, r2
 8004076:	2b00      	cmp	r3, #0
 8004078:	f000 810c 	beq.w	8004294 <HAL_RCC_OscConfig+0x2fc>
 800407c:	1d3b      	adds	r3, r7, #4
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	2b00      	cmp	r3, #0
 8004084:	f040 8106 	bne.w	8004294 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8004088:	2301      	movs	r3, #1
 800408a:	f000 be86 	b.w	8004d9a <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800408e:	1d3b      	adds	r3, r7, #4
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	685b      	ldr	r3, [r3, #4]
 8004094:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004098:	d106      	bne.n	80040a8 <HAL_RCC_OscConfig+0x110>
 800409a:	4b7d      	ldr	r3, [pc, #500]	; (8004290 <HAL_RCC_OscConfig+0x2f8>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4a7c      	ldr	r2, [pc, #496]	; (8004290 <HAL_RCC_OscConfig+0x2f8>)
 80040a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040a4:	6013      	str	r3, [r2, #0]
 80040a6:	e030      	b.n	800410a <HAL_RCC_OscConfig+0x172>
 80040a8:	1d3b      	adds	r3, r7, #4
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	685b      	ldr	r3, [r3, #4]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d10c      	bne.n	80040cc <HAL_RCC_OscConfig+0x134>
 80040b2:	4b77      	ldr	r3, [pc, #476]	; (8004290 <HAL_RCC_OscConfig+0x2f8>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	4a76      	ldr	r2, [pc, #472]	; (8004290 <HAL_RCC_OscConfig+0x2f8>)
 80040b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80040bc:	6013      	str	r3, [r2, #0]
 80040be:	4b74      	ldr	r3, [pc, #464]	; (8004290 <HAL_RCC_OscConfig+0x2f8>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	4a73      	ldr	r2, [pc, #460]	; (8004290 <HAL_RCC_OscConfig+0x2f8>)
 80040c4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80040c8:	6013      	str	r3, [r2, #0]
 80040ca:	e01e      	b.n	800410a <HAL_RCC_OscConfig+0x172>
 80040cc:	1d3b      	adds	r3, r7, #4
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	685b      	ldr	r3, [r3, #4]
 80040d2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80040d6:	d10c      	bne.n	80040f2 <HAL_RCC_OscConfig+0x15a>
 80040d8:	4b6d      	ldr	r3, [pc, #436]	; (8004290 <HAL_RCC_OscConfig+0x2f8>)
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	4a6c      	ldr	r2, [pc, #432]	; (8004290 <HAL_RCC_OscConfig+0x2f8>)
 80040de:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80040e2:	6013      	str	r3, [r2, #0]
 80040e4:	4b6a      	ldr	r3, [pc, #424]	; (8004290 <HAL_RCC_OscConfig+0x2f8>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	4a69      	ldr	r2, [pc, #420]	; (8004290 <HAL_RCC_OscConfig+0x2f8>)
 80040ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040ee:	6013      	str	r3, [r2, #0]
 80040f0:	e00b      	b.n	800410a <HAL_RCC_OscConfig+0x172>
 80040f2:	4b67      	ldr	r3, [pc, #412]	; (8004290 <HAL_RCC_OscConfig+0x2f8>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4a66      	ldr	r2, [pc, #408]	; (8004290 <HAL_RCC_OscConfig+0x2f8>)
 80040f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80040fc:	6013      	str	r3, [r2, #0]
 80040fe:	4b64      	ldr	r3, [pc, #400]	; (8004290 <HAL_RCC_OscConfig+0x2f8>)
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	4a63      	ldr	r2, [pc, #396]	; (8004290 <HAL_RCC_OscConfig+0x2f8>)
 8004104:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004108:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800410a:	4b61      	ldr	r3, [pc, #388]	; (8004290 <HAL_RCC_OscConfig+0x2f8>)
 800410c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800410e:	f023 020f 	bic.w	r2, r3, #15
 8004112:	1d3b      	adds	r3, r7, #4
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	689b      	ldr	r3, [r3, #8]
 8004118:	495d      	ldr	r1, [pc, #372]	; (8004290 <HAL_RCC_OscConfig+0x2f8>)
 800411a:	4313      	orrs	r3, r2
 800411c:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800411e:	1d3b      	adds	r3, r7, #4
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	685b      	ldr	r3, [r3, #4]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d059      	beq.n	80041dc <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004128:	f7fd fd32 	bl	8001b90 <HAL_GetTick>
 800412c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004130:	e00a      	b.n	8004148 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004132:	f7fd fd2d 	bl	8001b90 <HAL_GetTick>
 8004136:	4602      	mov	r2, r0
 8004138:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800413c:	1ad3      	subs	r3, r2, r3
 800413e:	2b64      	cmp	r3, #100	; 0x64
 8004140:	d902      	bls.n	8004148 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8004142:	2303      	movs	r3, #3
 8004144:	f000 be29 	b.w	8004d9a <HAL_RCC_OscConfig+0xe02>
 8004148:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800414c:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004150:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8004154:	fa93 f3a3 	rbit	r3, r3
 8004158:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 800415c:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004160:	fab3 f383 	clz	r3, r3
 8004164:	b2db      	uxtb	r3, r3
 8004166:	095b      	lsrs	r3, r3, #5
 8004168:	b2db      	uxtb	r3, r3
 800416a:	f043 0301 	orr.w	r3, r3, #1
 800416e:	b2db      	uxtb	r3, r3
 8004170:	2b01      	cmp	r3, #1
 8004172:	d102      	bne.n	800417a <HAL_RCC_OscConfig+0x1e2>
 8004174:	4b46      	ldr	r3, [pc, #280]	; (8004290 <HAL_RCC_OscConfig+0x2f8>)
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	e015      	b.n	80041a6 <HAL_RCC_OscConfig+0x20e>
 800417a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800417e:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004182:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8004186:	fa93 f3a3 	rbit	r3, r3
 800418a:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 800418e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004192:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8004196:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 800419a:	fa93 f3a3 	rbit	r3, r3
 800419e:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80041a2:	4b3b      	ldr	r3, [pc, #236]	; (8004290 <HAL_RCC_OscConfig+0x2f8>)
 80041a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041a6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80041aa:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 80041ae:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80041b2:	fa92 f2a2 	rbit	r2, r2
 80041b6:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 80041ba:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80041be:	fab2 f282 	clz	r2, r2
 80041c2:	b2d2      	uxtb	r2, r2
 80041c4:	f042 0220 	orr.w	r2, r2, #32
 80041c8:	b2d2      	uxtb	r2, r2
 80041ca:	f002 021f 	and.w	r2, r2, #31
 80041ce:	2101      	movs	r1, #1
 80041d0:	fa01 f202 	lsl.w	r2, r1, r2
 80041d4:	4013      	ands	r3, r2
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d0ab      	beq.n	8004132 <HAL_RCC_OscConfig+0x19a>
 80041da:	e05c      	b.n	8004296 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041dc:	f7fd fcd8 	bl	8001b90 <HAL_GetTick>
 80041e0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041e4:	e00a      	b.n	80041fc <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80041e6:	f7fd fcd3 	bl	8001b90 <HAL_GetTick>
 80041ea:	4602      	mov	r2, r0
 80041ec:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80041f0:	1ad3      	subs	r3, r2, r3
 80041f2:	2b64      	cmp	r3, #100	; 0x64
 80041f4:	d902      	bls.n	80041fc <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 80041f6:	2303      	movs	r3, #3
 80041f8:	f000 bdcf 	b.w	8004d9a <HAL_RCC_OscConfig+0xe02>
 80041fc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004200:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004204:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8004208:	fa93 f3a3 	rbit	r3, r3
 800420c:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8004210:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004214:	fab3 f383 	clz	r3, r3
 8004218:	b2db      	uxtb	r3, r3
 800421a:	095b      	lsrs	r3, r3, #5
 800421c:	b2db      	uxtb	r3, r3
 800421e:	f043 0301 	orr.w	r3, r3, #1
 8004222:	b2db      	uxtb	r3, r3
 8004224:	2b01      	cmp	r3, #1
 8004226:	d102      	bne.n	800422e <HAL_RCC_OscConfig+0x296>
 8004228:	4b19      	ldr	r3, [pc, #100]	; (8004290 <HAL_RCC_OscConfig+0x2f8>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	e015      	b.n	800425a <HAL_RCC_OscConfig+0x2c2>
 800422e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004232:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004236:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 800423a:	fa93 f3a3 	rbit	r3, r3
 800423e:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8004242:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004246:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800424a:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 800424e:	fa93 f3a3 	rbit	r3, r3
 8004252:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8004256:	4b0e      	ldr	r3, [pc, #56]	; (8004290 <HAL_RCC_OscConfig+0x2f8>)
 8004258:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800425a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800425e:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8004262:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8004266:	fa92 f2a2 	rbit	r2, r2
 800426a:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 800426e:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8004272:	fab2 f282 	clz	r2, r2
 8004276:	b2d2      	uxtb	r2, r2
 8004278:	f042 0220 	orr.w	r2, r2, #32
 800427c:	b2d2      	uxtb	r2, r2
 800427e:	f002 021f 	and.w	r2, r2, #31
 8004282:	2101      	movs	r1, #1
 8004284:	fa01 f202 	lsl.w	r2, r1, r2
 8004288:	4013      	ands	r3, r2
 800428a:	2b00      	cmp	r3, #0
 800428c:	d1ab      	bne.n	80041e6 <HAL_RCC_OscConfig+0x24e>
 800428e:	e002      	b.n	8004296 <HAL_RCC_OscConfig+0x2fe>
 8004290:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004294:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004296:	1d3b      	adds	r3, r7, #4
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f003 0302 	and.w	r3, r3, #2
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	f000 816f 	beq.w	8004584 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80042a6:	4bd0      	ldr	r3, [pc, #832]	; (80045e8 <HAL_RCC_OscConfig+0x650>)
 80042a8:	685b      	ldr	r3, [r3, #4]
 80042aa:	f003 030c 	and.w	r3, r3, #12
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d00b      	beq.n	80042ca <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80042b2:	4bcd      	ldr	r3, [pc, #820]	; (80045e8 <HAL_RCC_OscConfig+0x650>)
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	f003 030c 	and.w	r3, r3, #12
 80042ba:	2b08      	cmp	r3, #8
 80042bc:	d16c      	bne.n	8004398 <HAL_RCC_OscConfig+0x400>
 80042be:	4bca      	ldr	r3, [pc, #808]	; (80045e8 <HAL_RCC_OscConfig+0x650>)
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d166      	bne.n	8004398 <HAL_RCC_OscConfig+0x400>
 80042ca:	2302      	movs	r3, #2
 80042cc:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042d0:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80042d4:	fa93 f3a3 	rbit	r3, r3
 80042d8:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 80042dc:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042e0:	fab3 f383 	clz	r3, r3
 80042e4:	b2db      	uxtb	r3, r3
 80042e6:	095b      	lsrs	r3, r3, #5
 80042e8:	b2db      	uxtb	r3, r3
 80042ea:	f043 0301 	orr.w	r3, r3, #1
 80042ee:	b2db      	uxtb	r3, r3
 80042f0:	2b01      	cmp	r3, #1
 80042f2:	d102      	bne.n	80042fa <HAL_RCC_OscConfig+0x362>
 80042f4:	4bbc      	ldr	r3, [pc, #752]	; (80045e8 <HAL_RCC_OscConfig+0x650>)
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	e013      	b.n	8004322 <HAL_RCC_OscConfig+0x38a>
 80042fa:	2302      	movs	r3, #2
 80042fc:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004300:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8004304:	fa93 f3a3 	rbit	r3, r3
 8004308:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 800430c:	2302      	movs	r3, #2
 800430e:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8004312:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8004316:	fa93 f3a3 	rbit	r3, r3
 800431a:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 800431e:	4bb2      	ldr	r3, [pc, #712]	; (80045e8 <HAL_RCC_OscConfig+0x650>)
 8004320:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004322:	2202      	movs	r2, #2
 8004324:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8004328:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 800432c:	fa92 f2a2 	rbit	r2, r2
 8004330:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8004334:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8004338:	fab2 f282 	clz	r2, r2
 800433c:	b2d2      	uxtb	r2, r2
 800433e:	f042 0220 	orr.w	r2, r2, #32
 8004342:	b2d2      	uxtb	r2, r2
 8004344:	f002 021f 	and.w	r2, r2, #31
 8004348:	2101      	movs	r1, #1
 800434a:	fa01 f202 	lsl.w	r2, r1, r2
 800434e:	4013      	ands	r3, r2
 8004350:	2b00      	cmp	r3, #0
 8004352:	d007      	beq.n	8004364 <HAL_RCC_OscConfig+0x3cc>
 8004354:	1d3b      	adds	r3, r7, #4
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	691b      	ldr	r3, [r3, #16]
 800435a:	2b01      	cmp	r3, #1
 800435c:	d002      	beq.n	8004364 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 800435e:	2301      	movs	r3, #1
 8004360:	f000 bd1b 	b.w	8004d9a <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004364:	4ba0      	ldr	r3, [pc, #640]	; (80045e8 <HAL_RCC_OscConfig+0x650>)
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800436c:	1d3b      	adds	r3, r7, #4
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	695b      	ldr	r3, [r3, #20]
 8004372:	21f8      	movs	r1, #248	; 0xf8
 8004374:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004378:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 800437c:	fa91 f1a1 	rbit	r1, r1
 8004380:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8004384:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8004388:	fab1 f181 	clz	r1, r1
 800438c:	b2c9      	uxtb	r1, r1
 800438e:	408b      	lsls	r3, r1
 8004390:	4995      	ldr	r1, [pc, #596]	; (80045e8 <HAL_RCC_OscConfig+0x650>)
 8004392:	4313      	orrs	r3, r2
 8004394:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004396:	e0f5      	b.n	8004584 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004398:	1d3b      	adds	r3, r7, #4
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	691b      	ldr	r3, [r3, #16]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	f000 8085 	beq.w	80044ae <HAL_RCC_OscConfig+0x516>
 80043a4:	2301      	movs	r3, #1
 80043a6:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043aa:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80043ae:	fa93 f3a3 	rbit	r3, r3
 80043b2:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 80043b6:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80043ba:	fab3 f383 	clz	r3, r3
 80043be:	b2db      	uxtb	r3, r3
 80043c0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80043c4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80043c8:	009b      	lsls	r3, r3, #2
 80043ca:	461a      	mov	r2, r3
 80043cc:	2301      	movs	r3, #1
 80043ce:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043d0:	f7fd fbde 	bl	8001b90 <HAL_GetTick>
 80043d4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043d8:	e00a      	b.n	80043f0 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80043da:	f7fd fbd9 	bl	8001b90 <HAL_GetTick>
 80043de:	4602      	mov	r2, r0
 80043e0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80043e4:	1ad3      	subs	r3, r2, r3
 80043e6:	2b02      	cmp	r3, #2
 80043e8:	d902      	bls.n	80043f0 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 80043ea:	2303      	movs	r3, #3
 80043ec:	f000 bcd5 	b.w	8004d9a <HAL_RCC_OscConfig+0xe02>
 80043f0:	2302      	movs	r3, #2
 80043f2:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043f6:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80043fa:	fa93 f3a3 	rbit	r3, r3
 80043fe:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8004402:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004406:	fab3 f383 	clz	r3, r3
 800440a:	b2db      	uxtb	r3, r3
 800440c:	095b      	lsrs	r3, r3, #5
 800440e:	b2db      	uxtb	r3, r3
 8004410:	f043 0301 	orr.w	r3, r3, #1
 8004414:	b2db      	uxtb	r3, r3
 8004416:	2b01      	cmp	r3, #1
 8004418:	d102      	bne.n	8004420 <HAL_RCC_OscConfig+0x488>
 800441a:	4b73      	ldr	r3, [pc, #460]	; (80045e8 <HAL_RCC_OscConfig+0x650>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	e013      	b.n	8004448 <HAL_RCC_OscConfig+0x4b0>
 8004420:	2302      	movs	r3, #2
 8004422:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004426:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 800442a:	fa93 f3a3 	rbit	r3, r3
 800442e:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8004432:	2302      	movs	r3, #2
 8004434:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8004438:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800443c:	fa93 f3a3 	rbit	r3, r3
 8004440:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8004444:	4b68      	ldr	r3, [pc, #416]	; (80045e8 <HAL_RCC_OscConfig+0x650>)
 8004446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004448:	2202      	movs	r2, #2
 800444a:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 800444e:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8004452:	fa92 f2a2 	rbit	r2, r2
 8004456:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 800445a:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800445e:	fab2 f282 	clz	r2, r2
 8004462:	b2d2      	uxtb	r2, r2
 8004464:	f042 0220 	orr.w	r2, r2, #32
 8004468:	b2d2      	uxtb	r2, r2
 800446a:	f002 021f 	and.w	r2, r2, #31
 800446e:	2101      	movs	r1, #1
 8004470:	fa01 f202 	lsl.w	r2, r1, r2
 8004474:	4013      	ands	r3, r2
 8004476:	2b00      	cmp	r3, #0
 8004478:	d0af      	beq.n	80043da <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800447a:	4b5b      	ldr	r3, [pc, #364]	; (80045e8 <HAL_RCC_OscConfig+0x650>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004482:	1d3b      	adds	r3, r7, #4
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	695b      	ldr	r3, [r3, #20]
 8004488:	21f8      	movs	r1, #248	; 0xf8
 800448a:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800448e:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8004492:	fa91 f1a1 	rbit	r1, r1
 8004496:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 800449a:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 800449e:	fab1 f181 	clz	r1, r1
 80044a2:	b2c9      	uxtb	r1, r1
 80044a4:	408b      	lsls	r3, r1
 80044a6:	4950      	ldr	r1, [pc, #320]	; (80045e8 <HAL_RCC_OscConfig+0x650>)
 80044a8:	4313      	orrs	r3, r2
 80044aa:	600b      	str	r3, [r1, #0]
 80044ac:	e06a      	b.n	8004584 <HAL_RCC_OscConfig+0x5ec>
 80044ae:	2301      	movs	r3, #1
 80044b0:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044b4:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80044b8:	fa93 f3a3 	rbit	r3, r3
 80044bc:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 80044c0:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80044c4:	fab3 f383 	clz	r3, r3
 80044c8:	b2db      	uxtb	r3, r3
 80044ca:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80044ce:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80044d2:	009b      	lsls	r3, r3, #2
 80044d4:	461a      	mov	r2, r3
 80044d6:	2300      	movs	r3, #0
 80044d8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044da:	f7fd fb59 	bl	8001b90 <HAL_GetTick>
 80044de:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044e2:	e00a      	b.n	80044fa <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80044e4:	f7fd fb54 	bl	8001b90 <HAL_GetTick>
 80044e8:	4602      	mov	r2, r0
 80044ea:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80044ee:	1ad3      	subs	r3, r2, r3
 80044f0:	2b02      	cmp	r3, #2
 80044f2:	d902      	bls.n	80044fa <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 80044f4:	2303      	movs	r3, #3
 80044f6:	f000 bc50 	b.w	8004d9a <HAL_RCC_OscConfig+0xe02>
 80044fa:	2302      	movs	r3, #2
 80044fc:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004500:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8004504:	fa93 f3a3 	rbit	r3, r3
 8004508:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 800450c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004510:	fab3 f383 	clz	r3, r3
 8004514:	b2db      	uxtb	r3, r3
 8004516:	095b      	lsrs	r3, r3, #5
 8004518:	b2db      	uxtb	r3, r3
 800451a:	f043 0301 	orr.w	r3, r3, #1
 800451e:	b2db      	uxtb	r3, r3
 8004520:	2b01      	cmp	r3, #1
 8004522:	d102      	bne.n	800452a <HAL_RCC_OscConfig+0x592>
 8004524:	4b30      	ldr	r3, [pc, #192]	; (80045e8 <HAL_RCC_OscConfig+0x650>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	e013      	b.n	8004552 <HAL_RCC_OscConfig+0x5ba>
 800452a:	2302      	movs	r3, #2
 800452c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004530:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8004534:	fa93 f3a3 	rbit	r3, r3
 8004538:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800453c:	2302      	movs	r3, #2
 800453e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8004542:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8004546:	fa93 f3a3 	rbit	r3, r3
 800454a:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800454e:	4b26      	ldr	r3, [pc, #152]	; (80045e8 <HAL_RCC_OscConfig+0x650>)
 8004550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004552:	2202      	movs	r2, #2
 8004554:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8004558:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800455c:	fa92 f2a2 	rbit	r2, r2
 8004560:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8004564:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8004568:	fab2 f282 	clz	r2, r2
 800456c:	b2d2      	uxtb	r2, r2
 800456e:	f042 0220 	orr.w	r2, r2, #32
 8004572:	b2d2      	uxtb	r2, r2
 8004574:	f002 021f 	and.w	r2, r2, #31
 8004578:	2101      	movs	r1, #1
 800457a:	fa01 f202 	lsl.w	r2, r1, r2
 800457e:	4013      	ands	r3, r2
 8004580:	2b00      	cmp	r3, #0
 8004582:	d1af      	bne.n	80044e4 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004584:	1d3b      	adds	r3, r7, #4
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f003 0308 	and.w	r3, r3, #8
 800458e:	2b00      	cmp	r3, #0
 8004590:	f000 80da 	beq.w	8004748 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004594:	1d3b      	adds	r3, r7, #4
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	699b      	ldr	r3, [r3, #24]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d069      	beq.n	8004672 <HAL_RCC_OscConfig+0x6da>
 800459e:	2301      	movs	r3, #1
 80045a0:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045a4:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80045a8:	fa93 f3a3 	rbit	r3, r3
 80045ac:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 80045b0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80045b4:	fab3 f383 	clz	r3, r3
 80045b8:	b2db      	uxtb	r3, r3
 80045ba:	461a      	mov	r2, r3
 80045bc:	4b0b      	ldr	r3, [pc, #44]	; (80045ec <HAL_RCC_OscConfig+0x654>)
 80045be:	4413      	add	r3, r2
 80045c0:	009b      	lsls	r3, r3, #2
 80045c2:	461a      	mov	r2, r3
 80045c4:	2301      	movs	r3, #1
 80045c6:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045c8:	f7fd fae2 	bl	8001b90 <HAL_GetTick>
 80045cc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045d0:	e00e      	b.n	80045f0 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80045d2:	f7fd fadd 	bl	8001b90 <HAL_GetTick>
 80045d6:	4602      	mov	r2, r0
 80045d8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80045dc:	1ad3      	subs	r3, r2, r3
 80045de:	2b02      	cmp	r3, #2
 80045e0:	d906      	bls.n	80045f0 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 80045e2:	2303      	movs	r3, #3
 80045e4:	e3d9      	b.n	8004d9a <HAL_RCC_OscConfig+0xe02>
 80045e6:	bf00      	nop
 80045e8:	40021000 	.word	0x40021000
 80045ec:	10908120 	.word	0x10908120
 80045f0:	2302      	movs	r3, #2
 80045f2:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045f6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80045fa:	fa93 f3a3 	rbit	r3, r3
 80045fe:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8004602:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8004606:	2202      	movs	r2, #2
 8004608:	601a      	str	r2, [r3, #0]
 800460a:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	fa93 f2a3 	rbit	r2, r3
 8004614:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8004618:	601a      	str	r2, [r3, #0]
 800461a:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800461e:	2202      	movs	r2, #2
 8004620:	601a      	str	r2, [r3, #0]
 8004622:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	fa93 f2a3 	rbit	r2, r3
 800462c:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8004630:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004632:	4ba5      	ldr	r3, [pc, #660]	; (80048c8 <HAL_RCC_OscConfig+0x930>)
 8004634:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004636:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800463a:	2102      	movs	r1, #2
 800463c:	6019      	str	r1, [r3, #0]
 800463e:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	fa93 f1a3 	rbit	r1, r3
 8004648:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800464c:	6019      	str	r1, [r3, #0]
  return result;
 800464e:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	fab3 f383 	clz	r3, r3
 8004658:	b2db      	uxtb	r3, r3
 800465a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800465e:	b2db      	uxtb	r3, r3
 8004660:	f003 031f 	and.w	r3, r3, #31
 8004664:	2101      	movs	r1, #1
 8004666:	fa01 f303 	lsl.w	r3, r1, r3
 800466a:	4013      	ands	r3, r2
 800466c:	2b00      	cmp	r3, #0
 800466e:	d0b0      	beq.n	80045d2 <HAL_RCC_OscConfig+0x63a>
 8004670:	e06a      	b.n	8004748 <HAL_RCC_OscConfig+0x7b0>
 8004672:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8004676:	2201      	movs	r2, #1
 8004678:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800467a:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	fa93 f2a3 	rbit	r2, r3
 8004684:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8004688:	601a      	str	r2, [r3, #0]
  return result;
 800468a:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800468e:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004690:	fab3 f383 	clz	r3, r3
 8004694:	b2db      	uxtb	r3, r3
 8004696:	461a      	mov	r2, r3
 8004698:	4b8c      	ldr	r3, [pc, #560]	; (80048cc <HAL_RCC_OscConfig+0x934>)
 800469a:	4413      	add	r3, r2
 800469c:	009b      	lsls	r3, r3, #2
 800469e:	461a      	mov	r2, r3
 80046a0:	2300      	movs	r3, #0
 80046a2:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046a4:	f7fd fa74 	bl	8001b90 <HAL_GetTick>
 80046a8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046ac:	e009      	b.n	80046c2 <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80046ae:	f7fd fa6f 	bl	8001b90 <HAL_GetTick>
 80046b2:	4602      	mov	r2, r0
 80046b4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80046b8:	1ad3      	subs	r3, r2, r3
 80046ba:	2b02      	cmp	r3, #2
 80046bc:	d901      	bls.n	80046c2 <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 80046be:	2303      	movs	r3, #3
 80046c0:	e36b      	b.n	8004d9a <HAL_RCC_OscConfig+0xe02>
 80046c2:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80046c6:	2202      	movs	r2, #2
 80046c8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046ca:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	fa93 f2a3 	rbit	r2, r3
 80046d4:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80046d8:	601a      	str	r2, [r3, #0]
 80046da:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80046de:	2202      	movs	r2, #2
 80046e0:	601a      	str	r2, [r3, #0]
 80046e2:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	fa93 f2a3 	rbit	r2, r3
 80046ec:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80046f0:	601a      	str	r2, [r3, #0]
 80046f2:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80046f6:	2202      	movs	r2, #2
 80046f8:	601a      	str	r2, [r3, #0]
 80046fa:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	fa93 f2a3 	rbit	r2, r3
 8004704:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8004708:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800470a:	4b6f      	ldr	r3, [pc, #444]	; (80048c8 <HAL_RCC_OscConfig+0x930>)
 800470c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800470e:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8004712:	2102      	movs	r1, #2
 8004714:	6019      	str	r1, [r3, #0]
 8004716:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	fa93 f1a3 	rbit	r1, r3
 8004720:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8004724:	6019      	str	r1, [r3, #0]
  return result;
 8004726:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	fab3 f383 	clz	r3, r3
 8004730:	b2db      	uxtb	r3, r3
 8004732:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004736:	b2db      	uxtb	r3, r3
 8004738:	f003 031f 	and.w	r3, r3, #31
 800473c:	2101      	movs	r1, #1
 800473e:	fa01 f303 	lsl.w	r3, r1, r3
 8004742:	4013      	ands	r3, r2
 8004744:	2b00      	cmp	r3, #0
 8004746:	d1b2      	bne.n	80046ae <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004748:	1d3b      	adds	r3, r7, #4
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f003 0304 	and.w	r3, r3, #4
 8004752:	2b00      	cmp	r3, #0
 8004754:	f000 8158 	beq.w	8004a08 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004758:	2300      	movs	r3, #0
 800475a:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800475e:	4b5a      	ldr	r3, [pc, #360]	; (80048c8 <HAL_RCC_OscConfig+0x930>)
 8004760:	69db      	ldr	r3, [r3, #28]
 8004762:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004766:	2b00      	cmp	r3, #0
 8004768:	d112      	bne.n	8004790 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800476a:	4b57      	ldr	r3, [pc, #348]	; (80048c8 <HAL_RCC_OscConfig+0x930>)
 800476c:	69db      	ldr	r3, [r3, #28]
 800476e:	4a56      	ldr	r2, [pc, #344]	; (80048c8 <HAL_RCC_OscConfig+0x930>)
 8004770:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004774:	61d3      	str	r3, [r2, #28]
 8004776:	4b54      	ldr	r3, [pc, #336]	; (80048c8 <HAL_RCC_OscConfig+0x930>)
 8004778:	69db      	ldr	r3, [r3, #28]
 800477a:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800477e:	f107 0308 	add.w	r3, r7, #8
 8004782:	601a      	str	r2, [r3, #0]
 8004784:	f107 0308 	add.w	r3, r7, #8
 8004788:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800478a:	2301      	movs	r3, #1
 800478c:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004790:	4b4f      	ldr	r3, [pc, #316]	; (80048d0 <HAL_RCC_OscConfig+0x938>)
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004798:	2b00      	cmp	r3, #0
 800479a:	d11a      	bne.n	80047d2 <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800479c:	4b4c      	ldr	r3, [pc, #304]	; (80048d0 <HAL_RCC_OscConfig+0x938>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	4a4b      	ldr	r2, [pc, #300]	; (80048d0 <HAL_RCC_OscConfig+0x938>)
 80047a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047a6:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80047a8:	f7fd f9f2 	bl	8001b90 <HAL_GetTick>
 80047ac:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047b0:	e009      	b.n	80047c6 <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047b2:	f7fd f9ed 	bl	8001b90 <HAL_GetTick>
 80047b6:	4602      	mov	r2, r0
 80047b8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80047bc:	1ad3      	subs	r3, r2, r3
 80047be:	2b64      	cmp	r3, #100	; 0x64
 80047c0:	d901      	bls.n	80047c6 <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 80047c2:	2303      	movs	r3, #3
 80047c4:	e2e9      	b.n	8004d9a <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047c6:	4b42      	ldr	r3, [pc, #264]	; (80048d0 <HAL_RCC_OscConfig+0x938>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d0ef      	beq.n	80047b2 <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047d2:	1d3b      	adds	r3, r7, #4
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	68db      	ldr	r3, [r3, #12]
 80047d8:	2b01      	cmp	r3, #1
 80047da:	d106      	bne.n	80047ea <HAL_RCC_OscConfig+0x852>
 80047dc:	4b3a      	ldr	r3, [pc, #232]	; (80048c8 <HAL_RCC_OscConfig+0x930>)
 80047de:	6a1b      	ldr	r3, [r3, #32]
 80047e0:	4a39      	ldr	r2, [pc, #228]	; (80048c8 <HAL_RCC_OscConfig+0x930>)
 80047e2:	f043 0301 	orr.w	r3, r3, #1
 80047e6:	6213      	str	r3, [r2, #32]
 80047e8:	e02f      	b.n	800484a <HAL_RCC_OscConfig+0x8b2>
 80047ea:	1d3b      	adds	r3, r7, #4
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	68db      	ldr	r3, [r3, #12]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d10c      	bne.n	800480e <HAL_RCC_OscConfig+0x876>
 80047f4:	4b34      	ldr	r3, [pc, #208]	; (80048c8 <HAL_RCC_OscConfig+0x930>)
 80047f6:	6a1b      	ldr	r3, [r3, #32]
 80047f8:	4a33      	ldr	r2, [pc, #204]	; (80048c8 <HAL_RCC_OscConfig+0x930>)
 80047fa:	f023 0301 	bic.w	r3, r3, #1
 80047fe:	6213      	str	r3, [r2, #32]
 8004800:	4b31      	ldr	r3, [pc, #196]	; (80048c8 <HAL_RCC_OscConfig+0x930>)
 8004802:	6a1b      	ldr	r3, [r3, #32]
 8004804:	4a30      	ldr	r2, [pc, #192]	; (80048c8 <HAL_RCC_OscConfig+0x930>)
 8004806:	f023 0304 	bic.w	r3, r3, #4
 800480a:	6213      	str	r3, [r2, #32]
 800480c:	e01d      	b.n	800484a <HAL_RCC_OscConfig+0x8b2>
 800480e:	1d3b      	adds	r3, r7, #4
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	68db      	ldr	r3, [r3, #12]
 8004814:	2b05      	cmp	r3, #5
 8004816:	d10c      	bne.n	8004832 <HAL_RCC_OscConfig+0x89a>
 8004818:	4b2b      	ldr	r3, [pc, #172]	; (80048c8 <HAL_RCC_OscConfig+0x930>)
 800481a:	6a1b      	ldr	r3, [r3, #32]
 800481c:	4a2a      	ldr	r2, [pc, #168]	; (80048c8 <HAL_RCC_OscConfig+0x930>)
 800481e:	f043 0304 	orr.w	r3, r3, #4
 8004822:	6213      	str	r3, [r2, #32]
 8004824:	4b28      	ldr	r3, [pc, #160]	; (80048c8 <HAL_RCC_OscConfig+0x930>)
 8004826:	6a1b      	ldr	r3, [r3, #32]
 8004828:	4a27      	ldr	r2, [pc, #156]	; (80048c8 <HAL_RCC_OscConfig+0x930>)
 800482a:	f043 0301 	orr.w	r3, r3, #1
 800482e:	6213      	str	r3, [r2, #32]
 8004830:	e00b      	b.n	800484a <HAL_RCC_OscConfig+0x8b2>
 8004832:	4b25      	ldr	r3, [pc, #148]	; (80048c8 <HAL_RCC_OscConfig+0x930>)
 8004834:	6a1b      	ldr	r3, [r3, #32]
 8004836:	4a24      	ldr	r2, [pc, #144]	; (80048c8 <HAL_RCC_OscConfig+0x930>)
 8004838:	f023 0301 	bic.w	r3, r3, #1
 800483c:	6213      	str	r3, [r2, #32]
 800483e:	4b22      	ldr	r3, [pc, #136]	; (80048c8 <HAL_RCC_OscConfig+0x930>)
 8004840:	6a1b      	ldr	r3, [r3, #32]
 8004842:	4a21      	ldr	r2, [pc, #132]	; (80048c8 <HAL_RCC_OscConfig+0x930>)
 8004844:	f023 0304 	bic.w	r3, r3, #4
 8004848:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800484a:	1d3b      	adds	r3, r7, #4
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	68db      	ldr	r3, [r3, #12]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d06b      	beq.n	800492c <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004854:	f7fd f99c 	bl	8001b90 <HAL_GetTick>
 8004858:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800485c:	e00b      	b.n	8004876 <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800485e:	f7fd f997 	bl	8001b90 <HAL_GetTick>
 8004862:	4602      	mov	r2, r0
 8004864:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004868:	1ad3      	subs	r3, r2, r3
 800486a:	f241 3288 	movw	r2, #5000	; 0x1388
 800486e:	4293      	cmp	r3, r2
 8004870:	d901      	bls.n	8004876 <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8004872:	2303      	movs	r3, #3
 8004874:	e291      	b.n	8004d9a <HAL_RCC_OscConfig+0xe02>
 8004876:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800487a:	2202      	movs	r2, #2
 800487c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800487e:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	fa93 f2a3 	rbit	r2, r3
 8004888:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 800488c:	601a      	str	r2, [r3, #0]
 800488e:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8004892:	2202      	movs	r2, #2
 8004894:	601a      	str	r2, [r3, #0]
 8004896:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	fa93 f2a3 	rbit	r2, r3
 80048a0:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80048a4:	601a      	str	r2, [r3, #0]
  return result;
 80048a6:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80048aa:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048ac:	fab3 f383 	clz	r3, r3
 80048b0:	b2db      	uxtb	r3, r3
 80048b2:	095b      	lsrs	r3, r3, #5
 80048b4:	b2db      	uxtb	r3, r3
 80048b6:	f043 0302 	orr.w	r3, r3, #2
 80048ba:	b2db      	uxtb	r3, r3
 80048bc:	2b02      	cmp	r3, #2
 80048be:	d109      	bne.n	80048d4 <HAL_RCC_OscConfig+0x93c>
 80048c0:	4b01      	ldr	r3, [pc, #4]	; (80048c8 <HAL_RCC_OscConfig+0x930>)
 80048c2:	6a1b      	ldr	r3, [r3, #32]
 80048c4:	e014      	b.n	80048f0 <HAL_RCC_OscConfig+0x958>
 80048c6:	bf00      	nop
 80048c8:	40021000 	.word	0x40021000
 80048cc:	10908120 	.word	0x10908120
 80048d0:	40007000 	.word	0x40007000
 80048d4:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80048d8:	2202      	movs	r2, #2
 80048da:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048dc:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	fa93 f2a3 	rbit	r2, r3
 80048e6:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80048ea:	601a      	str	r2, [r3, #0]
 80048ec:	4bbb      	ldr	r3, [pc, #748]	; (8004bdc <HAL_RCC_OscConfig+0xc44>)
 80048ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048f0:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80048f4:	2102      	movs	r1, #2
 80048f6:	6011      	str	r1, [r2, #0]
 80048f8:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80048fc:	6812      	ldr	r2, [r2, #0]
 80048fe:	fa92 f1a2 	rbit	r1, r2
 8004902:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8004906:	6011      	str	r1, [r2, #0]
  return result;
 8004908:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 800490c:	6812      	ldr	r2, [r2, #0]
 800490e:	fab2 f282 	clz	r2, r2
 8004912:	b2d2      	uxtb	r2, r2
 8004914:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004918:	b2d2      	uxtb	r2, r2
 800491a:	f002 021f 	and.w	r2, r2, #31
 800491e:	2101      	movs	r1, #1
 8004920:	fa01 f202 	lsl.w	r2, r1, r2
 8004924:	4013      	ands	r3, r2
 8004926:	2b00      	cmp	r3, #0
 8004928:	d099      	beq.n	800485e <HAL_RCC_OscConfig+0x8c6>
 800492a:	e063      	b.n	80049f4 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800492c:	f7fd f930 	bl	8001b90 <HAL_GetTick>
 8004930:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004934:	e00b      	b.n	800494e <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004936:	f7fd f92b 	bl	8001b90 <HAL_GetTick>
 800493a:	4602      	mov	r2, r0
 800493c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004940:	1ad3      	subs	r3, r2, r3
 8004942:	f241 3288 	movw	r2, #5000	; 0x1388
 8004946:	4293      	cmp	r3, r2
 8004948:	d901      	bls.n	800494e <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 800494a:	2303      	movs	r3, #3
 800494c:	e225      	b.n	8004d9a <HAL_RCC_OscConfig+0xe02>
 800494e:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8004952:	2202      	movs	r2, #2
 8004954:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004956:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	fa93 f2a3 	rbit	r2, r3
 8004960:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8004964:	601a      	str	r2, [r3, #0]
 8004966:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800496a:	2202      	movs	r2, #2
 800496c:	601a      	str	r2, [r3, #0]
 800496e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	fa93 f2a3 	rbit	r2, r3
 8004978:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800497c:	601a      	str	r2, [r3, #0]
  return result;
 800497e:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8004982:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004984:	fab3 f383 	clz	r3, r3
 8004988:	b2db      	uxtb	r3, r3
 800498a:	095b      	lsrs	r3, r3, #5
 800498c:	b2db      	uxtb	r3, r3
 800498e:	f043 0302 	orr.w	r3, r3, #2
 8004992:	b2db      	uxtb	r3, r3
 8004994:	2b02      	cmp	r3, #2
 8004996:	d102      	bne.n	800499e <HAL_RCC_OscConfig+0xa06>
 8004998:	4b90      	ldr	r3, [pc, #576]	; (8004bdc <HAL_RCC_OscConfig+0xc44>)
 800499a:	6a1b      	ldr	r3, [r3, #32]
 800499c:	e00d      	b.n	80049ba <HAL_RCC_OscConfig+0xa22>
 800499e:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80049a2:	2202      	movs	r2, #2
 80049a4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049a6:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	fa93 f2a3 	rbit	r2, r3
 80049b0:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80049b4:	601a      	str	r2, [r3, #0]
 80049b6:	4b89      	ldr	r3, [pc, #548]	; (8004bdc <HAL_RCC_OscConfig+0xc44>)
 80049b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ba:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80049be:	2102      	movs	r1, #2
 80049c0:	6011      	str	r1, [r2, #0]
 80049c2:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80049c6:	6812      	ldr	r2, [r2, #0]
 80049c8:	fa92 f1a2 	rbit	r1, r2
 80049cc:	f107 0284 	add.w	r2, r7, #132	; 0x84
 80049d0:	6011      	str	r1, [r2, #0]
  return result;
 80049d2:	f107 0284 	add.w	r2, r7, #132	; 0x84
 80049d6:	6812      	ldr	r2, [r2, #0]
 80049d8:	fab2 f282 	clz	r2, r2
 80049dc:	b2d2      	uxtb	r2, r2
 80049de:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80049e2:	b2d2      	uxtb	r2, r2
 80049e4:	f002 021f 	and.w	r2, r2, #31
 80049e8:	2101      	movs	r1, #1
 80049ea:	fa01 f202 	lsl.w	r2, r1, r2
 80049ee:	4013      	ands	r3, r2
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d1a0      	bne.n	8004936 <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80049f4:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80049f8:	2b01      	cmp	r3, #1
 80049fa:	d105      	bne.n	8004a08 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049fc:	4b77      	ldr	r3, [pc, #476]	; (8004bdc <HAL_RCC_OscConfig+0xc44>)
 80049fe:	69db      	ldr	r3, [r3, #28]
 8004a00:	4a76      	ldr	r2, [pc, #472]	; (8004bdc <HAL_RCC_OscConfig+0xc44>)
 8004a02:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a06:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004a08:	1d3b      	adds	r3, r7, #4
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	69db      	ldr	r3, [r3, #28]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	f000 81c2 	beq.w	8004d98 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004a14:	4b71      	ldr	r3, [pc, #452]	; (8004bdc <HAL_RCC_OscConfig+0xc44>)
 8004a16:	685b      	ldr	r3, [r3, #4]
 8004a18:	f003 030c 	and.w	r3, r3, #12
 8004a1c:	2b08      	cmp	r3, #8
 8004a1e:	f000 819c 	beq.w	8004d5a <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004a22:	1d3b      	adds	r3, r7, #4
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	69db      	ldr	r3, [r3, #28]
 8004a28:	2b02      	cmp	r3, #2
 8004a2a:	f040 8114 	bne.w	8004c56 <HAL_RCC_OscConfig+0xcbe>
 8004a2e:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8004a32:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004a36:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a38:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	fa93 f2a3 	rbit	r2, r3
 8004a42:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8004a46:	601a      	str	r2, [r3, #0]
  return result;
 8004a48:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8004a4c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a4e:	fab3 f383 	clz	r3, r3
 8004a52:	b2db      	uxtb	r3, r3
 8004a54:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004a58:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004a5c:	009b      	lsls	r3, r3, #2
 8004a5e:	461a      	mov	r2, r3
 8004a60:	2300      	movs	r3, #0
 8004a62:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a64:	f7fd f894 	bl	8001b90 <HAL_GetTick>
 8004a68:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a6c:	e009      	b.n	8004a82 <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a6e:	f7fd f88f 	bl	8001b90 <HAL_GetTick>
 8004a72:	4602      	mov	r2, r0
 8004a74:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004a78:	1ad3      	subs	r3, r2, r3
 8004a7a:	2b02      	cmp	r3, #2
 8004a7c:	d901      	bls.n	8004a82 <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8004a7e:	2303      	movs	r3, #3
 8004a80:	e18b      	b.n	8004d9a <HAL_RCC_OscConfig+0xe02>
 8004a82:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8004a86:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004a8a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a8c:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	fa93 f2a3 	rbit	r2, r3
 8004a96:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8004a9a:	601a      	str	r2, [r3, #0]
  return result;
 8004a9c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8004aa0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004aa2:	fab3 f383 	clz	r3, r3
 8004aa6:	b2db      	uxtb	r3, r3
 8004aa8:	095b      	lsrs	r3, r3, #5
 8004aaa:	b2db      	uxtb	r3, r3
 8004aac:	f043 0301 	orr.w	r3, r3, #1
 8004ab0:	b2db      	uxtb	r3, r3
 8004ab2:	2b01      	cmp	r3, #1
 8004ab4:	d102      	bne.n	8004abc <HAL_RCC_OscConfig+0xb24>
 8004ab6:	4b49      	ldr	r3, [pc, #292]	; (8004bdc <HAL_RCC_OscConfig+0xc44>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	e01b      	b.n	8004af4 <HAL_RCC_OscConfig+0xb5c>
 8004abc:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8004ac0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004ac4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ac6:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	fa93 f2a3 	rbit	r2, r3
 8004ad0:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8004ad4:	601a      	str	r2, [r3, #0]
 8004ad6:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8004ada:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004ade:	601a      	str	r2, [r3, #0]
 8004ae0:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	fa93 f2a3 	rbit	r2, r3
 8004aea:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8004aee:	601a      	str	r2, [r3, #0]
 8004af0:	4b3a      	ldr	r3, [pc, #232]	; (8004bdc <HAL_RCC_OscConfig+0xc44>)
 8004af2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004af4:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8004af8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004afc:	6011      	str	r1, [r2, #0]
 8004afe:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8004b02:	6812      	ldr	r2, [r2, #0]
 8004b04:	fa92 f1a2 	rbit	r1, r2
 8004b08:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8004b0c:	6011      	str	r1, [r2, #0]
  return result;
 8004b0e:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8004b12:	6812      	ldr	r2, [r2, #0]
 8004b14:	fab2 f282 	clz	r2, r2
 8004b18:	b2d2      	uxtb	r2, r2
 8004b1a:	f042 0220 	orr.w	r2, r2, #32
 8004b1e:	b2d2      	uxtb	r2, r2
 8004b20:	f002 021f 	and.w	r2, r2, #31
 8004b24:	2101      	movs	r1, #1
 8004b26:	fa01 f202 	lsl.w	r2, r1, r2
 8004b2a:	4013      	ands	r3, r2
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d19e      	bne.n	8004a6e <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004b30:	4b2a      	ldr	r3, [pc, #168]	; (8004bdc <HAL_RCC_OscConfig+0xc44>)
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004b38:	1d3b      	adds	r3, r7, #4
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004b3e:	1d3b      	adds	r3, r7, #4
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	6a1b      	ldr	r3, [r3, #32]
 8004b44:	430b      	orrs	r3, r1
 8004b46:	4925      	ldr	r1, [pc, #148]	; (8004bdc <HAL_RCC_OscConfig+0xc44>)
 8004b48:	4313      	orrs	r3, r2
 8004b4a:	604b      	str	r3, [r1, #4]
 8004b4c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8004b50:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004b54:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b56:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	fa93 f2a3 	rbit	r2, r3
 8004b60:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004b64:	601a      	str	r2, [r3, #0]
  return result;
 8004b66:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004b6a:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004b6c:	fab3 f383 	clz	r3, r3
 8004b70:	b2db      	uxtb	r3, r3
 8004b72:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004b76:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004b7a:	009b      	lsls	r3, r3, #2
 8004b7c:	461a      	mov	r2, r3
 8004b7e:	2301      	movs	r3, #1
 8004b80:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b82:	f7fd f805 	bl	8001b90 <HAL_GetTick>
 8004b86:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004b8a:	e009      	b.n	8004ba0 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b8c:	f7fd f800 	bl	8001b90 <HAL_GetTick>
 8004b90:	4602      	mov	r2, r0
 8004b92:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004b96:	1ad3      	subs	r3, r2, r3
 8004b98:	2b02      	cmp	r3, #2
 8004b9a:	d901      	bls.n	8004ba0 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8004b9c:	2303      	movs	r3, #3
 8004b9e:	e0fc      	b.n	8004d9a <HAL_RCC_OscConfig+0xe02>
 8004ba0:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8004ba4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004ba8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004baa:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	fa93 f2a3 	rbit	r2, r3
 8004bb4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004bb8:	601a      	str	r2, [r3, #0]
  return result;
 8004bba:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004bbe:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004bc0:	fab3 f383 	clz	r3, r3
 8004bc4:	b2db      	uxtb	r3, r3
 8004bc6:	095b      	lsrs	r3, r3, #5
 8004bc8:	b2db      	uxtb	r3, r3
 8004bca:	f043 0301 	orr.w	r3, r3, #1
 8004bce:	b2db      	uxtb	r3, r3
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	d105      	bne.n	8004be0 <HAL_RCC_OscConfig+0xc48>
 8004bd4:	4b01      	ldr	r3, [pc, #4]	; (8004bdc <HAL_RCC_OscConfig+0xc44>)
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	e01e      	b.n	8004c18 <HAL_RCC_OscConfig+0xc80>
 8004bda:	bf00      	nop
 8004bdc:	40021000 	.word	0x40021000
 8004be0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004be4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004be8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bea:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	fa93 f2a3 	rbit	r2, r3
 8004bf4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8004bf8:	601a      	str	r2, [r3, #0]
 8004bfa:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004bfe:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004c02:	601a      	str	r2, [r3, #0]
 8004c04:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	fa93 f2a3 	rbit	r2, r3
 8004c0e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004c12:	601a      	str	r2, [r3, #0]
 8004c14:	4b63      	ldr	r3, [pc, #396]	; (8004da4 <HAL_RCC_OscConfig+0xe0c>)
 8004c16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c18:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004c1c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004c20:	6011      	str	r1, [r2, #0]
 8004c22:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004c26:	6812      	ldr	r2, [r2, #0]
 8004c28:	fa92 f1a2 	rbit	r1, r2
 8004c2c:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8004c30:	6011      	str	r1, [r2, #0]
  return result;
 8004c32:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8004c36:	6812      	ldr	r2, [r2, #0]
 8004c38:	fab2 f282 	clz	r2, r2
 8004c3c:	b2d2      	uxtb	r2, r2
 8004c3e:	f042 0220 	orr.w	r2, r2, #32
 8004c42:	b2d2      	uxtb	r2, r2
 8004c44:	f002 021f 	and.w	r2, r2, #31
 8004c48:	2101      	movs	r1, #1
 8004c4a:	fa01 f202 	lsl.w	r2, r1, r2
 8004c4e:	4013      	ands	r3, r2
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d09b      	beq.n	8004b8c <HAL_RCC_OscConfig+0xbf4>
 8004c54:	e0a0      	b.n	8004d98 <HAL_RCC_OscConfig+0xe00>
 8004c56:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004c5a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004c5e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c60:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	fa93 f2a3 	rbit	r2, r3
 8004c6a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004c6e:	601a      	str	r2, [r3, #0]
  return result;
 8004c70:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004c74:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c76:	fab3 f383 	clz	r3, r3
 8004c7a:	b2db      	uxtb	r3, r3
 8004c7c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004c80:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004c84:	009b      	lsls	r3, r3, #2
 8004c86:	461a      	mov	r2, r3
 8004c88:	2300      	movs	r3, #0
 8004c8a:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c8c:	f7fc ff80 	bl	8001b90 <HAL_GetTick>
 8004c90:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004c94:	e009      	b.n	8004caa <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c96:	f7fc ff7b 	bl	8001b90 <HAL_GetTick>
 8004c9a:	4602      	mov	r2, r0
 8004c9c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004ca0:	1ad3      	subs	r3, r2, r3
 8004ca2:	2b02      	cmp	r3, #2
 8004ca4:	d901      	bls.n	8004caa <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8004ca6:	2303      	movs	r3, #3
 8004ca8:	e077      	b.n	8004d9a <HAL_RCC_OscConfig+0xe02>
 8004caa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004cae:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004cb2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cb4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	fa93 f2a3 	rbit	r2, r3
 8004cbe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004cc2:	601a      	str	r2, [r3, #0]
  return result;
 8004cc4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004cc8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004cca:	fab3 f383 	clz	r3, r3
 8004cce:	b2db      	uxtb	r3, r3
 8004cd0:	095b      	lsrs	r3, r3, #5
 8004cd2:	b2db      	uxtb	r3, r3
 8004cd4:	f043 0301 	orr.w	r3, r3, #1
 8004cd8:	b2db      	uxtb	r3, r3
 8004cda:	2b01      	cmp	r3, #1
 8004cdc:	d102      	bne.n	8004ce4 <HAL_RCC_OscConfig+0xd4c>
 8004cde:	4b31      	ldr	r3, [pc, #196]	; (8004da4 <HAL_RCC_OscConfig+0xe0c>)
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	e01b      	b.n	8004d1c <HAL_RCC_OscConfig+0xd84>
 8004ce4:	f107 0320 	add.w	r3, r7, #32
 8004ce8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004cec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cee:	f107 0320 	add.w	r3, r7, #32
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	fa93 f2a3 	rbit	r2, r3
 8004cf8:	f107 031c 	add.w	r3, r7, #28
 8004cfc:	601a      	str	r2, [r3, #0]
 8004cfe:	f107 0318 	add.w	r3, r7, #24
 8004d02:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004d06:	601a      	str	r2, [r3, #0]
 8004d08:	f107 0318 	add.w	r3, r7, #24
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	fa93 f2a3 	rbit	r2, r3
 8004d12:	f107 0314 	add.w	r3, r7, #20
 8004d16:	601a      	str	r2, [r3, #0]
 8004d18:	4b22      	ldr	r3, [pc, #136]	; (8004da4 <HAL_RCC_OscConfig+0xe0c>)
 8004d1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d1c:	f107 0210 	add.w	r2, r7, #16
 8004d20:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004d24:	6011      	str	r1, [r2, #0]
 8004d26:	f107 0210 	add.w	r2, r7, #16
 8004d2a:	6812      	ldr	r2, [r2, #0]
 8004d2c:	fa92 f1a2 	rbit	r1, r2
 8004d30:	f107 020c 	add.w	r2, r7, #12
 8004d34:	6011      	str	r1, [r2, #0]
  return result;
 8004d36:	f107 020c 	add.w	r2, r7, #12
 8004d3a:	6812      	ldr	r2, [r2, #0]
 8004d3c:	fab2 f282 	clz	r2, r2
 8004d40:	b2d2      	uxtb	r2, r2
 8004d42:	f042 0220 	orr.w	r2, r2, #32
 8004d46:	b2d2      	uxtb	r2, r2
 8004d48:	f002 021f 	and.w	r2, r2, #31
 8004d4c:	2101      	movs	r1, #1
 8004d4e:	fa01 f202 	lsl.w	r2, r1, r2
 8004d52:	4013      	ands	r3, r2
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d19e      	bne.n	8004c96 <HAL_RCC_OscConfig+0xcfe>
 8004d58:	e01e      	b.n	8004d98 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004d5a:	1d3b      	adds	r3, r7, #4
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	69db      	ldr	r3, [r3, #28]
 8004d60:	2b01      	cmp	r3, #1
 8004d62:	d101      	bne.n	8004d68 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8004d64:	2301      	movs	r3, #1
 8004d66:	e018      	b.n	8004d9a <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004d68:	4b0e      	ldr	r3, [pc, #56]	; (8004da4 <HAL_RCC_OscConfig+0xe0c>)
 8004d6a:	685b      	ldr	r3, [r3, #4]
 8004d6c:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004d70:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8004d74:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004d78:	1d3b      	adds	r3, r7, #4
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	6a1b      	ldr	r3, [r3, #32]
 8004d7e:	429a      	cmp	r2, r3
 8004d80:	d108      	bne.n	8004d94 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8004d82:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8004d86:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004d8a:	1d3b      	adds	r3, r7, #4
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004d90:	429a      	cmp	r2, r3
 8004d92:	d001      	beq.n	8004d98 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 8004d94:	2301      	movs	r3, #1
 8004d96:	e000      	b.n	8004d9a <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 8004d98:	2300      	movs	r3, #0
}
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8004da0:	46bd      	mov	sp, r7
 8004da2:	bd80      	pop	{r7, pc}
 8004da4:	40021000 	.word	0x40021000

08004da8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b09e      	sub	sp, #120	; 0x78
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
 8004db0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004db2:	2300      	movs	r3, #0
 8004db4:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d101      	bne.n	8004dc0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004dbc:	2301      	movs	r3, #1
 8004dbe:	e162      	b.n	8005086 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004dc0:	4b90      	ldr	r3, [pc, #576]	; (8005004 <HAL_RCC_ClockConfig+0x25c>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f003 0307 	and.w	r3, r3, #7
 8004dc8:	683a      	ldr	r2, [r7, #0]
 8004dca:	429a      	cmp	r2, r3
 8004dcc:	d910      	bls.n	8004df0 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004dce:	4b8d      	ldr	r3, [pc, #564]	; (8005004 <HAL_RCC_ClockConfig+0x25c>)
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f023 0207 	bic.w	r2, r3, #7
 8004dd6:	498b      	ldr	r1, [pc, #556]	; (8005004 <HAL_RCC_ClockConfig+0x25c>)
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	4313      	orrs	r3, r2
 8004ddc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004dde:	4b89      	ldr	r3, [pc, #548]	; (8005004 <HAL_RCC_ClockConfig+0x25c>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f003 0307 	and.w	r3, r3, #7
 8004de6:	683a      	ldr	r2, [r7, #0]
 8004de8:	429a      	cmp	r2, r3
 8004dea:	d001      	beq.n	8004df0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004dec:	2301      	movs	r3, #1
 8004dee:	e14a      	b.n	8005086 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f003 0302 	and.w	r3, r3, #2
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d008      	beq.n	8004e0e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004dfc:	4b82      	ldr	r3, [pc, #520]	; (8005008 <HAL_RCC_ClockConfig+0x260>)
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	689b      	ldr	r3, [r3, #8]
 8004e08:	497f      	ldr	r1, [pc, #508]	; (8005008 <HAL_RCC_ClockConfig+0x260>)
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f003 0301 	and.w	r3, r3, #1
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	f000 80dc 	beq.w	8004fd4 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	685b      	ldr	r3, [r3, #4]
 8004e20:	2b01      	cmp	r3, #1
 8004e22:	d13c      	bne.n	8004e9e <HAL_RCC_ClockConfig+0xf6>
 8004e24:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004e28:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e2a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004e2c:	fa93 f3a3 	rbit	r3, r3
 8004e30:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8004e32:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e34:	fab3 f383 	clz	r3, r3
 8004e38:	b2db      	uxtb	r3, r3
 8004e3a:	095b      	lsrs	r3, r3, #5
 8004e3c:	b2db      	uxtb	r3, r3
 8004e3e:	f043 0301 	orr.w	r3, r3, #1
 8004e42:	b2db      	uxtb	r3, r3
 8004e44:	2b01      	cmp	r3, #1
 8004e46:	d102      	bne.n	8004e4e <HAL_RCC_ClockConfig+0xa6>
 8004e48:	4b6f      	ldr	r3, [pc, #444]	; (8005008 <HAL_RCC_ClockConfig+0x260>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	e00f      	b.n	8004e6e <HAL_RCC_ClockConfig+0xc6>
 8004e4e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004e52:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e54:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004e56:	fa93 f3a3 	rbit	r3, r3
 8004e5a:	667b      	str	r3, [r7, #100]	; 0x64
 8004e5c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004e60:	663b      	str	r3, [r7, #96]	; 0x60
 8004e62:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004e64:	fa93 f3a3 	rbit	r3, r3
 8004e68:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004e6a:	4b67      	ldr	r3, [pc, #412]	; (8005008 <HAL_RCC_ClockConfig+0x260>)
 8004e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e6e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004e72:	65ba      	str	r2, [r7, #88]	; 0x58
 8004e74:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004e76:	fa92 f2a2 	rbit	r2, r2
 8004e7a:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8004e7c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004e7e:	fab2 f282 	clz	r2, r2
 8004e82:	b2d2      	uxtb	r2, r2
 8004e84:	f042 0220 	orr.w	r2, r2, #32
 8004e88:	b2d2      	uxtb	r2, r2
 8004e8a:	f002 021f 	and.w	r2, r2, #31
 8004e8e:	2101      	movs	r1, #1
 8004e90:	fa01 f202 	lsl.w	r2, r1, r2
 8004e94:	4013      	ands	r3, r2
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d17b      	bne.n	8004f92 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	e0f3      	b.n	8005086 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	685b      	ldr	r3, [r3, #4]
 8004ea2:	2b02      	cmp	r3, #2
 8004ea4:	d13c      	bne.n	8004f20 <HAL_RCC_ClockConfig+0x178>
 8004ea6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004eaa:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004eac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004eae:	fa93 f3a3 	rbit	r3, r3
 8004eb2:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8004eb4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004eb6:	fab3 f383 	clz	r3, r3
 8004eba:	b2db      	uxtb	r3, r3
 8004ebc:	095b      	lsrs	r3, r3, #5
 8004ebe:	b2db      	uxtb	r3, r3
 8004ec0:	f043 0301 	orr.w	r3, r3, #1
 8004ec4:	b2db      	uxtb	r3, r3
 8004ec6:	2b01      	cmp	r3, #1
 8004ec8:	d102      	bne.n	8004ed0 <HAL_RCC_ClockConfig+0x128>
 8004eca:	4b4f      	ldr	r3, [pc, #316]	; (8005008 <HAL_RCC_ClockConfig+0x260>)
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	e00f      	b.n	8004ef0 <HAL_RCC_ClockConfig+0x148>
 8004ed0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004ed4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ed6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004ed8:	fa93 f3a3 	rbit	r3, r3
 8004edc:	647b      	str	r3, [r7, #68]	; 0x44
 8004ede:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004ee2:	643b      	str	r3, [r7, #64]	; 0x40
 8004ee4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004ee6:	fa93 f3a3 	rbit	r3, r3
 8004eea:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004eec:	4b46      	ldr	r3, [pc, #280]	; (8005008 <HAL_RCC_ClockConfig+0x260>)
 8004eee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ef0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004ef4:	63ba      	str	r2, [r7, #56]	; 0x38
 8004ef6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004ef8:	fa92 f2a2 	rbit	r2, r2
 8004efc:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8004efe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004f00:	fab2 f282 	clz	r2, r2
 8004f04:	b2d2      	uxtb	r2, r2
 8004f06:	f042 0220 	orr.w	r2, r2, #32
 8004f0a:	b2d2      	uxtb	r2, r2
 8004f0c:	f002 021f 	and.w	r2, r2, #31
 8004f10:	2101      	movs	r1, #1
 8004f12:	fa01 f202 	lsl.w	r2, r1, r2
 8004f16:	4013      	ands	r3, r2
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d13a      	bne.n	8004f92 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	e0b2      	b.n	8005086 <HAL_RCC_ClockConfig+0x2de>
 8004f20:	2302      	movs	r3, #2
 8004f22:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f26:	fa93 f3a3 	rbit	r3, r3
 8004f2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004f2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f2e:	fab3 f383 	clz	r3, r3
 8004f32:	b2db      	uxtb	r3, r3
 8004f34:	095b      	lsrs	r3, r3, #5
 8004f36:	b2db      	uxtb	r3, r3
 8004f38:	f043 0301 	orr.w	r3, r3, #1
 8004f3c:	b2db      	uxtb	r3, r3
 8004f3e:	2b01      	cmp	r3, #1
 8004f40:	d102      	bne.n	8004f48 <HAL_RCC_ClockConfig+0x1a0>
 8004f42:	4b31      	ldr	r3, [pc, #196]	; (8005008 <HAL_RCC_ClockConfig+0x260>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	e00d      	b.n	8004f64 <HAL_RCC_ClockConfig+0x1bc>
 8004f48:	2302      	movs	r3, #2
 8004f4a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f4e:	fa93 f3a3 	rbit	r3, r3
 8004f52:	627b      	str	r3, [r7, #36]	; 0x24
 8004f54:	2302      	movs	r3, #2
 8004f56:	623b      	str	r3, [r7, #32]
 8004f58:	6a3b      	ldr	r3, [r7, #32]
 8004f5a:	fa93 f3a3 	rbit	r3, r3
 8004f5e:	61fb      	str	r3, [r7, #28]
 8004f60:	4b29      	ldr	r3, [pc, #164]	; (8005008 <HAL_RCC_ClockConfig+0x260>)
 8004f62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f64:	2202      	movs	r2, #2
 8004f66:	61ba      	str	r2, [r7, #24]
 8004f68:	69ba      	ldr	r2, [r7, #24]
 8004f6a:	fa92 f2a2 	rbit	r2, r2
 8004f6e:	617a      	str	r2, [r7, #20]
  return result;
 8004f70:	697a      	ldr	r2, [r7, #20]
 8004f72:	fab2 f282 	clz	r2, r2
 8004f76:	b2d2      	uxtb	r2, r2
 8004f78:	f042 0220 	orr.w	r2, r2, #32
 8004f7c:	b2d2      	uxtb	r2, r2
 8004f7e:	f002 021f 	and.w	r2, r2, #31
 8004f82:	2101      	movs	r1, #1
 8004f84:	fa01 f202 	lsl.w	r2, r1, r2
 8004f88:	4013      	ands	r3, r2
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d101      	bne.n	8004f92 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004f8e:	2301      	movs	r3, #1
 8004f90:	e079      	b.n	8005086 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004f92:	4b1d      	ldr	r3, [pc, #116]	; (8005008 <HAL_RCC_ClockConfig+0x260>)
 8004f94:	685b      	ldr	r3, [r3, #4]
 8004f96:	f023 0203 	bic.w	r2, r3, #3
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	685b      	ldr	r3, [r3, #4]
 8004f9e:	491a      	ldr	r1, [pc, #104]	; (8005008 <HAL_RCC_ClockConfig+0x260>)
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004fa4:	f7fc fdf4 	bl	8001b90 <HAL_GetTick>
 8004fa8:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004faa:	e00a      	b.n	8004fc2 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fac:	f7fc fdf0 	bl	8001b90 <HAL_GetTick>
 8004fb0:	4602      	mov	r2, r0
 8004fb2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004fb4:	1ad3      	subs	r3, r2, r3
 8004fb6:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d901      	bls.n	8004fc2 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8004fbe:	2303      	movs	r3, #3
 8004fc0:	e061      	b.n	8005086 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fc2:	4b11      	ldr	r3, [pc, #68]	; (8005008 <HAL_RCC_ClockConfig+0x260>)
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	f003 020c 	and.w	r2, r3, #12
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	685b      	ldr	r3, [r3, #4]
 8004fce:	009b      	lsls	r3, r3, #2
 8004fd0:	429a      	cmp	r2, r3
 8004fd2:	d1eb      	bne.n	8004fac <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004fd4:	4b0b      	ldr	r3, [pc, #44]	; (8005004 <HAL_RCC_ClockConfig+0x25c>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f003 0307 	and.w	r3, r3, #7
 8004fdc:	683a      	ldr	r2, [r7, #0]
 8004fde:	429a      	cmp	r2, r3
 8004fe0:	d214      	bcs.n	800500c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fe2:	4b08      	ldr	r3, [pc, #32]	; (8005004 <HAL_RCC_ClockConfig+0x25c>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f023 0207 	bic.w	r2, r3, #7
 8004fea:	4906      	ldr	r1, [pc, #24]	; (8005004 <HAL_RCC_ClockConfig+0x25c>)
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	4313      	orrs	r3, r2
 8004ff0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ff2:	4b04      	ldr	r3, [pc, #16]	; (8005004 <HAL_RCC_ClockConfig+0x25c>)
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f003 0307 	and.w	r3, r3, #7
 8004ffa:	683a      	ldr	r2, [r7, #0]
 8004ffc:	429a      	cmp	r2, r3
 8004ffe:	d005      	beq.n	800500c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8005000:	2301      	movs	r3, #1
 8005002:	e040      	b.n	8005086 <HAL_RCC_ClockConfig+0x2de>
 8005004:	40022000 	.word	0x40022000
 8005008:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f003 0304 	and.w	r3, r3, #4
 8005014:	2b00      	cmp	r3, #0
 8005016:	d008      	beq.n	800502a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005018:	4b1d      	ldr	r3, [pc, #116]	; (8005090 <HAL_RCC_ClockConfig+0x2e8>)
 800501a:	685b      	ldr	r3, [r3, #4]
 800501c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	68db      	ldr	r3, [r3, #12]
 8005024:	491a      	ldr	r1, [pc, #104]	; (8005090 <HAL_RCC_ClockConfig+0x2e8>)
 8005026:	4313      	orrs	r3, r2
 8005028:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f003 0308 	and.w	r3, r3, #8
 8005032:	2b00      	cmp	r3, #0
 8005034:	d009      	beq.n	800504a <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005036:	4b16      	ldr	r3, [pc, #88]	; (8005090 <HAL_RCC_ClockConfig+0x2e8>)
 8005038:	685b      	ldr	r3, [r3, #4]
 800503a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	691b      	ldr	r3, [r3, #16]
 8005042:	00db      	lsls	r3, r3, #3
 8005044:	4912      	ldr	r1, [pc, #72]	; (8005090 <HAL_RCC_ClockConfig+0x2e8>)
 8005046:	4313      	orrs	r3, r2
 8005048:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800504a:	f000 f829 	bl	80050a0 <HAL_RCC_GetSysClockFreq>
 800504e:	4601      	mov	r1, r0
 8005050:	4b0f      	ldr	r3, [pc, #60]	; (8005090 <HAL_RCC_ClockConfig+0x2e8>)
 8005052:	685b      	ldr	r3, [r3, #4]
 8005054:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005058:	22f0      	movs	r2, #240	; 0xf0
 800505a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800505c:	693a      	ldr	r2, [r7, #16]
 800505e:	fa92 f2a2 	rbit	r2, r2
 8005062:	60fa      	str	r2, [r7, #12]
  return result;
 8005064:	68fa      	ldr	r2, [r7, #12]
 8005066:	fab2 f282 	clz	r2, r2
 800506a:	b2d2      	uxtb	r2, r2
 800506c:	40d3      	lsrs	r3, r2
 800506e:	4a09      	ldr	r2, [pc, #36]	; (8005094 <HAL_RCC_ClockConfig+0x2ec>)
 8005070:	5cd3      	ldrb	r3, [r2, r3]
 8005072:	fa21 f303 	lsr.w	r3, r1, r3
 8005076:	4a08      	ldr	r2, [pc, #32]	; (8005098 <HAL_RCC_ClockConfig+0x2f0>)
 8005078:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800507a:	4b08      	ldr	r3, [pc, #32]	; (800509c <HAL_RCC_ClockConfig+0x2f4>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	4618      	mov	r0, r3
 8005080:	f7fc fd42 	bl	8001b08 <HAL_InitTick>
  
  return HAL_OK;
 8005084:	2300      	movs	r3, #0
}
 8005086:	4618      	mov	r0, r3
 8005088:	3778      	adds	r7, #120	; 0x78
 800508a:	46bd      	mov	sp, r7
 800508c:	bd80      	pop	{r7, pc}
 800508e:	bf00      	nop
 8005090:	40021000 	.word	0x40021000
 8005094:	08006148 	.word	0x08006148
 8005098:	20000000 	.word	0x20000000
 800509c:	20000004 	.word	0x20000004

080050a0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80050a0:	b480      	push	{r7}
 80050a2:	b08b      	sub	sp, #44	; 0x2c
 80050a4:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80050a6:	2300      	movs	r3, #0
 80050a8:	61fb      	str	r3, [r7, #28]
 80050aa:	2300      	movs	r3, #0
 80050ac:	61bb      	str	r3, [r7, #24]
 80050ae:	2300      	movs	r3, #0
 80050b0:	627b      	str	r3, [r7, #36]	; 0x24
 80050b2:	2300      	movs	r3, #0
 80050b4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80050b6:	2300      	movs	r3, #0
 80050b8:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80050ba:	4b29      	ldr	r3, [pc, #164]	; (8005160 <HAL_RCC_GetSysClockFreq+0xc0>)
 80050bc:	685b      	ldr	r3, [r3, #4]
 80050be:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80050c0:	69fb      	ldr	r3, [r7, #28]
 80050c2:	f003 030c 	and.w	r3, r3, #12
 80050c6:	2b04      	cmp	r3, #4
 80050c8:	d002      	beq.n	80050d0 <HAL_RCC_GetSysClockFreq+0x30>
 80050ca:	2b08      	cmp	r3, #8
 80050cc:	d003      	beq.n	80050d6 <HAL_RCC_GetSysClockFreq+0x36>
 80050ce:	e03c      	b.n	800514a <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80050d0:	4b24      	ldr	r3, [pc, #144]	; (8005164 <HAL_RCC_GetSysClockFreq+0xc4>)
 80050d2:	623b      	str	r3, [r7, #32]
      break;
 80050d4:	e03c      	b.n	8005150 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80050d6:	69fb      	ldr	r3, [r7, #28]
 80050d8:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80050dc:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80050e0:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050e2:	68ba      	ldr	r2, [r7, #8]
 80050e4:	fa92 f2a2 	rbit	r2, r2
 80050e8:	607a      	str	r2, [r7, #4]
  return result;
 80050ea:	687a      	ldr	r2, [r7, #4]
 80050ec:	fab2 f282 	clz	r2, r2
 80050f0:	b2d2      	uxtb	r2, r2
 80050f2:	40d3      	lsrs	r3, r2
 80050f4:	4a1c      	ldr	r2, [pc, #112]	; (8005168 <HAL_RCC_GetSysClockFreq+0xc8>)
 80050f6:	5cd3      	ldrb	r3, [r2, r3]
 80050f8:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80050fa:	4b19      	ldr	r3, [pc, #100]	; (8005160 <HAL_RCC_GetSysClockFreq+0xc0>)
 80050fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050fe:	f003 030f 	and.w	r3, r3, #15
 8005102:	220f      	movs	r2, #15
 8005104:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005106:	693a      	ldr	r2, [r7, #16]
 8005108:	fa92 f2a2 	rbit	r2, r2
 800510c:	60fa      	str	r2, [r7, #12]
  return result;
 800510e:	68fa      	ldr	r2, [r7, #12]
 8005110:	fab2 f282 	clz	r2, r2
 8005114:	b2d2      	uxtb	r2, r2
 8005116:	40d3      	lsrs	r3, r2
 8005118:	4a14      	ldr	r2, [pc, #80]	; (800516c <HAL_RCC_GetSysClockFreq+0xcc>)
 800511a:	5cd3      	ldrb	r3, [r2, r3]
 800511c:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800511e:	69fb      	ldr	r3, [r7, #28]
 8005120:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005124:	2b00      	cmp	r3, #0
 8005126:	d008      	beq.n	800513a <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005128:	4a0e      	ldr	r2, [pc, #56]	; (8005164 <HAL_RCC_GetSysClockFreq+0xc4>)
 800512a:	69bb      	ldr	r3, [r7, #24]
 800512c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005130:	697b      	ldr	r3, [r7, #20]
 8005132:	fb02 f303 	mul.w	r3, r2, r3
 8005136:	627b      	str	r3, [r7, #36]	; 0x24
 8005138:	e004      	b.n	8005144 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800513a:	697b      	ldr	r3, [r7, #20]
 800513c:	4a0c      	ldr	r2, [pc, #48]	; (8005170 <HAL_RCC_GetSysClockFreq+0xd0>)
 800513e:	fb02 f303 	mul.w	r3, r2, r3
 8005142:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8005144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005146:	623b      	str	r3, [r7, #32]
      break;
 8005148:	e002      	b.n	8005150 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800514a:	4b0a      	ldr	r3, [pc, #40]	; (8005174 <HAL_RCC_GetSysClockFreq+0xd4>)
 800514c:	623b      	str	r3, [r7, #32]
      break;
 800514e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005150:	6a3b      	ldr	r3, [r7, #32]
}
 8005152:	4618      	mov	r0, r3
 8005154:	372c      	adds	r7, #44	; 0x2c
 8005156:	46bd      	mov	sp, r7
 8005158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515c:	4770      	bx	lr
 800515e:	bf00      	nop
 8005160:	40021000 	.word	0x40021000
 8005164:	00f42400 	.word	0x00f42400
 8005168:	08006158 	.word	0x08006158
 800516c:	08006168 	.word	0x08006168
 8005170:	003d0900 	.word	0x003d0900
 8005174:	007a1200 	.word	0x007a1200

08005178 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b092      	sub	sp, #72	; 0x48
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005180:	2300      	movs	r3, #0
 8005182:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8005184:	2300      	movs	r3, #0
 8005186:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005190:	2b00      	cmp	r3, #0
 8005192:	f000 80d0 	beq.w	8005336 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8005196:	2300      	movs	r3, #0
 8005198:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800519c:	4b86      	ldr	r3, [pc, #536]	; (80053b8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800519e:	69db      	ldr	r3, [r3, #28]
 80051a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d10e      	bne.n	80051c6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051a8:	4b83      	ldr	r3, [pc, #524]	; (80053b8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80051aa:	69db      	ldr	r3, [r3, #28]
 80051ac:	4a82      	ldr	r2, [pc, #520]	; (80053b8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80051ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80051b2:	61d3      	str	r3, [r2, #28]
 80051b4:	4b80      	ldr	r3, [pc, #512]	; (80053b8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80051b6:	69db      	ldr	r3, [r3, #28]
 80051b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051bc:	60bb      	str	r3, [r7, #8]
 80051be:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80051c0:	2301      	movs	r3, #1
 80051c2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051c6:	4b7d      	ldr	r3, [pc, #500]	; (80053bc <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d118      	bne.n	8005204 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80051d2:	4b7a      	ldr	r3, [pc, #488]	; (80053bc <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	4a79      	ldr	r2, [pc, #484]	; (80053bc <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80051d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80051dc:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80051de:	f7fc fcd7 	bl	8001b90 <HAL_GetTick>
 80051e2:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051e4:	e008      	b.n	80051f8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051e6:	f7fc fcd3 	bl	8001b90 <HAL_GetTick>
 80051ea:	4602      	mov	r2, r0
 80051ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80051ee:	1ad3      	subs	r3, r2, r3
 80051f0:	2b64      	cmp	r3, #100	; 0x64
 80051f2:	d901      	bls.n	80051f8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80051f4:	2303      	movs	r3, #3
 80051f6:	e0db      	b.n	80053b0 <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051f8:	4b70      	ldr	r3, [pc, #448]	; (80053bc <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005200:	2b00      	cmp	r3, #0
 8005202:	d0f0      	beq.n	80051e6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005204:	4b6c      	ldr	r3, [pc, #432]	; (80053b8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005206:	6a1b      	ldr	r3, [r3, #32]
 8005208:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800520c:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800520e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005210:	2b00      	cmp	r3, #0
 8005212:	d07d      	beq.n	8005310 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	685b      	ldr	r3, [r3, #4]
 8005218:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800521c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800521e:	429a      	cmp	r2, r3
 8005220:	d076      	beq.n	8005310 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005222:	4b65      	ldr	r3, [pc, #404]	; (80053b8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005224:	6a1b      	ldr	r3, [r3, #32]
 8005226:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800522a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800522c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005230:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005232:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005234:	fa93 f3a3 	rbit	r3, r3
 8005238:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800523a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800523c:	fab3 f383 	clz	r3, r3
 8005240:	b2db      	uxtb	r3, r3
 8005242:	461a      	mov	r2, r3
 8005244:	4b5e      	ldr	r3, [pc, #376]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005246:	4413      	add	r3, r2
 8005248:	009b      	lsls	r3, r3, #2
 800524a:	461a      	mov	r2, r3
 800524c:	2301      	movs	r3, #1
 800524e:	6013      	str	r3, [r2, #0]
 8005250:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005254:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005256:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005258:	fa93 f3a3 	rbit	r3, r3
 800525c:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800525e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005260:	fab3 f383 	clz	r3, r3
 8005264:	b2db      	uxtb	r3, r3
 8005266:	461a      	mov	r2, r3
 8005268:	4b55      	ldr	r3, [pc, #340]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800526a:	4413      	add	r3, r2
 800526c:	009b      	lsls	r3, r3, #2
 800526e:	461a      	mov	r2, r3
 8005270:	2300      	movs	r3, #0
 8005272:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005274:	4a50      	ldr	r2, [pc, #320]	; (80053b8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005276:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005278:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800527a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800527c:	f003 0301 	and.w	r3, r3, #1
 8005280:	2b00      	cmp	r3, #0
 8005282:	d045      	beq.n	8005310 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005284:	f7fc fc84 	bl	8001b90 <HAL_GetTick>
 8005288:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800528a:	e00a      	b.n	80052a2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800528c:	f7fc fc80 	bl	8001b90 <HAL_GetTick>
 8005290:	4602      	mov	r2, r0
 8005292:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005294:	1ad3      	subs	r3, r2, r3
 8005296:	f241 3288 	movw	r2, #5000	; 0x1388
 800529a:	4293      	cmp	r3, r2
 800529c:	d901      	bls.n	80052a2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800529e:	2303      	movs	r3, #3
 80052a0:	e086      	b.n	80053b0 <HAL_RCCEx_PeriphCLKConfig+0x238>
 80052a2:	2302      	movs	r3, #2
 80052a4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052a8:	fa93 f3a3 	rbit	r3, r3
 80052ac:	627b      	str	r3, [r7, #36]	; 0x24
 80052ae:	2302      	movs	r3, #2
 80052b0:	623b      	str	r3, [r7, #32]
 80052b2:	6a3b      	ldr	r3, [r7, #32]
 80052b4:	fa93 f3a3 	rbit	r3, r3
 80052b8:	61fb      	str	r3, [r7, #28]
  return result;
 80052ba:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052bc:	fab3 f383 	clz	r3, r3
 80052c0:	b2db      	uxtb	r3, r3
 80052c2:	095b      	lsrs	r3, r3, #5
 80052c4:	b2db      	uxtb	r3, r3
 80052c6:	f043 0302 	orr.w	r3, r3, #2
 80052ca:	b2db      	uxtb	r3, r3
 80052cc:	2b02      	cmp	r3, #2
 80052ce:	d102      	bne.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80052d0:	4b39      	ldr	r3, [pc, #228]	; (80053b8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80052d2:	6a1b      	ldr	r3, [r3, #32]
 80052d4:	e007      	b.n	80052e6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
 80052d6:	2302      	movs	r3, #2
 80052d8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052da:	69bb      	ldr	r3, [r7, #24]
 80052dc:	fa93 f3a3 	rbit	r3, r3
 80052e0:	617b      	str	r3, [r7, #20]
 80052e2:	4b35      	ldr	r3, [pc, #212]	; (80053b8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80052e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052e6:	2202      	movs	r2, #2
 80052e8:	613a      	str	r2, [r7, #16]
 80052ea:	693a      	ldr	r2, [r7, #16]
 80052ec:	fa92 f2a2 	rbit	r2, r2
 80052f0:	60fa      	str	r2, [r7, #12]
  return result;
 80052f2:	68fa      	ldr	r2, [r7, #12]
 80052f4:	fab2 f282 	clz	r2, r2
 80052f8:	b2d2      	uxtb	r2, r2
 80052fa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80052fe:	b2d2      	uxtb	r2, r2
 8005300:	f002 021f 	and.w	r2, r2, #31
 8005304:	2101      	movs	r1, #1
 8005306:	fa01 f202 	lsl.w	r2, r1, r2
 800530a:	4013      	ands	r3, r2
 800530c:	2b00      	cmp	r3, #0
 800530e:	d0bd      	beq.n	800528c <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8005310:	4b29      	ldr	r3, [pc, #164]	; (80053b8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005312:	6a1b      	ldr	r3, [r3, #32]
 8005314:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	685b      	ldr	r3, [r3, #4]
 800531c:	4926      	ldr	r1, [pc, #152]	; (80053b8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800531e:	4313      	orrs	r3, r2
 8005320:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005322:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005326:	2b01      	cmp	r3, #1
 8005328:	d105      	bne.n	8005336 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800532a:	4b23      	ldr	r3, [pc, #140]	; (80053b8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800532c:	69db      	ldr	r3, [r3, #28]
 800532e:	4a22      	ldr	r2, [pc, #136]	; (80053b8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005330:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005334:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f003 0301 	and.w	r3, r3, #1
 800533e:	2b00      	cmp	r3, #0
 8005340:	d008      	beq.n	8005354 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005342:	4b1d      	ldr	r3, [pc, #116]	; (80053b8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005346:	f023 0203 	bic.w	r2, r3, #3
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	689b      	ldr	r3, [r3, #8]
 800534e:	491a      	ldr	r1, [pc, #104]	; (80053b8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005350:	4313      	orrs	r3, r2
 8005352:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f003 0320 	and.w	r3, r3, #32
 800535c:	2b00      	cmp	r3, #0
 800535e:	d008      	beq.n	8005372 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005360:	4b15      	ldr	r3, [pc, #84]	; (80053b8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005362:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005364:	f023 0210 	bic.w	r2, r3, #16
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	68db      	ldr	r3, [r3, #12]
 800536c:	4912      	ldr	r1, [pc, #72]	; (80053b8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800536e:	4313      	orrs	r3, r2
 8005370:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800537a:	2b00      	cmp	r3, #0
 800537c:	d008      	beq.n	8005390 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800537e:	4b0e      	ldr	r3, [pc, #56]	; (80053b8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005380:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005382:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	691b      	ldr	r3, [r3, #16]
 800538a:	490b      	ldr	r1, [pc, #44]	; (80053b8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800538c:	4313      	orrs	r3, r2
 800538e:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005398:	2b00      	cmp	r3, #0
 800539a:	d008      	beq.n	80053ae <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800539c:	4b06      	ldr	r3, [pc, #24]	; (80053b8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800539e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053a0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	695b      	ldr	r3, [r3, #20]
 80053a8:	4903      	ldr	r1, [pc, #12]	; (80053b8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80053aa:	4313      	orrs	r3, r2
 80053ac:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80053ae:	2300      	movs	r3, #0
}
 80053b0:	4618      	mov	r0, r3
 80053b2:	3748      	adds	r7, #72	; 0x48
 80053b4:	46bd      	mov	sp, r7
 80053b6:	bd80      	pop	{r7, pc}
 80053b8:	40021000 	.word	0x40021000
 80053bc:	40007000 	.word	0x40007000
 80053c0:	10908100 	.word	0x10908100

080053c4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	b082      	sub	sp, #8
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d101      	bne.n	80053d6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80053d2:	2301      	movs	r3, #1
 80053d4:	e01d      	b.n	8005412 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053dc:	b2db      	uxtb	r3, r3
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d106      	bne.n	80053f0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2200      	movs	r2, #0
 80053e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80053ea:	6878      	ldr	r0, [r7, #4]
 80053ec:	f7fc fa06 	bl	80017fc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2202      	movs	r2, #2
 80053f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681a      	ldr	r2, [r3, #0]
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	3304      	adds	r3, #4
 8005400:	4619      	mov	r1, r3
 8005402:	4610      	mov	r0, r2
 8005404:	f000 fa3e 	bl	8005884 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2201      	movs	r2, #1
 800540c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005410:	2300      	movs	r3, #0
}
 8005412:	4618      	mov	r0, r3
 8005414:	3708      	adds	r7, #8
 8005416:	46bd      	mov	sp, r7
 8005418:	bd80      	pop	{r7, pc}
	...

0800541c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800541c:	b580      	push	{r7, lr}
 800541e:	b084      	sub	sp, #16
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
 8005424:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	2201      	movs	r2, #1
 800542c:	6839      	ldr	r1, [r7, #0]
 800542e:	4618      	mov	r0, r3
 8005430:	f000 fd46 	bl	8005ec0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	4a1c      	ldr	r2, [pc, #112]	; (80054ac <HAL_TIM_PWM_Start+0x90>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d00e      	beq.n	800545c <HAL_TIM_PWM_Start+0x40>
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	4a1b      	ldr	r2, [pc, #108]	; (80054b0 <HAL_TIM_PWM_Start+0x94>)
 8005444:	4293      	cmp	r3, r2
 8005446:	d009      	beq.n	800545c <HAL_TIM_PWM_Start+0x40>
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	4a19      	ldr	r2, [pc, #100]	; (80054b4 <HAL_TIM_PWM_Start+0x98>)
 800544e:	4293      	cmp	r3, r2
 8005450:	d004      	beq.n	800545c <HAL_TIM_PWM_Start+0x40>
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	4a18      	ldr	r2, [pc, #96]	; (80054b8 <HAL_TIM_PWM_Start+0x9c>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d101      	bne.n	8005460 <HAL_TIM_PWM_Start+0x44>
 800545c:	2301      	movs	r3, #1
 800545e:	e000      	b.n	8005462 <HAL_TIM_PWM_Start+0x46>
 8005460:	2300      	movs	r3, #0
 8005462:	2b00      	cmp	r3, #0
 8005464:	d007      	beq.n	8005476 <HAL_TIM_PWM_Start+0x5a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005474:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	689a      	ldr	r2, [r3, #8]
 800547c:	4b0f      	ldr	r3, [pc, #60]	; (80054bc <HAL_TIM_PWM_Start+0xa0>)
 800547e:	4013      	ands	r3, r2
 8005480:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	2b06      	cmp	r3, #6
 8005486:	d00b      	beq.n	80054a0 <HAL_TIM_PWM_Start+0x84>
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800548e:	d007      	beq.n	80054a0 <HAL_TIM_PWM_Start+0x84>
  {
    __HAL_TIM_ENABLE(htim);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	681a      	ldr	r2, [r3, #0]
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f042 0201 	orr.w	r2, r2, #1
 800549e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80054a0:	2300      	movs	r3, #0
}
 80054a2:	4618      	mov	r0, r3
 80054a4:	3710      	adds	r7, #16
 80054a6:	46bd      	mov	sp, r7
 80054a8:	bd80      	pop	{r7, pc}
 80054aa:	bf00      	nop
 80054ac:	40012c00 	.word	0x40012c00
 80054b0:	40014000 	.word	0x40014000
 80054b4:	40014400 	.word	0x40014400
 80054b8:	40014800 	.word	0x40014800
 80054bc:	00010007 	.word	0x00010007

080054c0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80054c0:	b580      	push	{r7, lr}
 80054c2:	b086      	sub	sp, #24
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
 80054c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d101      	bne.n	80054d4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80054d0:	2301      	movs	r3, #1
 80054d2:	e083      	b.n	80055dc <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054da:	b2db      	uxtb	r3, r3
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d106      	bne.n	80054ee <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2200      	movs	r2, #0
 80054e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80054e8:	6878      	ldr	r0, [r7, #4]
 80054ea:	f7fc f943 	bl	8001774 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2202      	movs	r2, #2
 80054f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	689b      	ldr	r3, [r3, #8]
 80054fc:	687a      	ldr	r2, [r7, #4]
 80054fe:	6812      	ldr	r2, [r2, #0]
 8005500:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8005504:	f023 0307 	bic.w	r3, r3, #7
 8005508:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681a      	ldr	r2, [r3, #0]
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	3304      	adds	r3, #4
 8005512:	4619      	mov	r1, r3
 8005514:	4610      	mov	r0, r2
 8005516:	f000 f9b5 	bl	8005884 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	689b      	ldr	r3, [r3, #8]
 8005520:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	699b      	ldr	r3, [r3, #24]
 8005528:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	6a1b      	ldr	r3, [r3, #32]
 8005530:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	697a      	ldr	r2, [r7, #20]
 8005538:	4313      	orrs	r3, r2
 800553a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800553c:	693b      	ldr	r3, [r7, #16]
 800553e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005542:	f023 0303 	bic.w	r3, r3, #3
 8005546:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	689a      	ldr	r2, [r3, #8]
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	699b      	ldr	r3, [r3, #24]
 8005550:	021b      	lsls	r3, r3, #8
 8005552:	4313      	orrs	r3, r2
 8005554:	693a      	ldr	r2, [r7, #16]
 8005556:	4313      	orrs	r3, r2
 8005558:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800555a:	693b      	ldr	r3, [r7, #16]
 800555c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005560:	f023 030c 	bic.w	r3, r3, #12
 8005564:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005566:	693b      	ldr	r3, [r7, #16]
 8005568:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800556c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005570:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	68da      	ldr	r2, [r3, #12]
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	69db      	ldr	r3, [r3, #28]
 800557a:	021b      	lsls	r3, r3, #8
 800557c:	4313      	orrs	r3, r2
 800557e:	693a      	ldr	r2, [r7, #16]
 8005580:	4313      	orrs	r3, r2
 8005582:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	691b      	ldr	r3, [r3, #16]
 8005588:	011a      	lsls	r2, r3, #4
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	6a1b      	ldr	r3, [r3, #32]
 800558e:	031b      	lsls	r3, r3, #12
 8005590:	4313      	orrs	r3, r2
 8005592:	693a      	ldr	r2, [r7, #16]
 8005594:	4313      	orrs	r3, r2
 8005596:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800559e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80055a6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	685a      	ldr	r2, [r3, #4]
 80055ac:	683b      	ldr	r3, [r7, #0]
 80055ae:	695b      	ldr	r3, [r3, #20]
 80055b0:	011b      	lsls	r3, r3, #4
 80055b2:	4313      	orrs	r3, r2
 80055b4:	68fa      	ldr	r2, [r7, #12]
 80055b6:	4313      	orrs	r3, r2
 80055b8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	697a      	ldr	r2, [r7, #20]
 80055c0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	693a      	ldr	r2, [r7, #16]
 80055c8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	68fa      	ldr	r2, [r7, #12]
 80055d0:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2201      	movs	r2, #1
 80055d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80055da:	2300      	movs	r3, #0
}
 80055dc:	4618      	mov	r0, r3
 80055de:	3718      	adds	r7, #24
 80055e0:	46bd      	mov	sp, r7
 80055e2:	bd80      	pop	{r7, pc}

080055e4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	b082      	sub	sp, #8
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
 80055ec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d002      	beq.n	80055fa <HAL_TIM_Encoder_Start+0x16>
 80055f4:	2b04      	cmp	r3, #4
 80055f6:	d008      	beq.n	800560a <HAL_TIM_Encoder_Start+0x26>
 80055f8:	e00f      	b.n	800561a <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	2201      	movs	r2, #1
 8005600:	2100      	movs	r1, #0
 8005602:	4618      	mov	r0, r3
 8005604:	f000 fc5c 	bl	8005ec0 <TIM_CCxChannelCmd>
      break;
 8005608:	e016      	b.n	8005638 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	2201      	movs	r2, #1
 8005610:	2104      	movs	r1, #4
 8005612:	4618      	mov	r0, r3
 8005614:	f000 fc54 	bl	8005ec0 <TIM_CCxChannelCmd>
      break;
 8005618:	e00e      	b.n	8005638 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	2201      	movs	r2, #1
 8005620:	2100      	movs	r1, #0
 8005622:	4618      	mov	r0, r3
 8005624:	f000 fc4c 	bl	8005ec0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	2201      	movs	r2, #1
 800562e:	2104      	movs	r1, #4
 8005630:	4618      	mov	r0, r3
 8005632:	f000 fc45 	bl	8005ec0 <TIM_CCxChannelCmd>
      break;
 8005636:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	681a      	ldr	r2, [r3, #0]
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f042 0201 	orr.w	r2, r2, #1
 8005646:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005648:	2300      	movs	r3, #0
}
 800564a:	4618      	mov	r0, r3
 800564c:	3708      	adds	r7, #8
 800564e:	46bd      	mov	sp, r7
 8005650:	bd80      	pop	{r7, pc}
	...

08005654 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b084      	sub	sp, #16
 8005658:	af00      	add	r7, sp, #0
 800565a:	60f8      	str	r0, [r7, #12]
 800565c:	60b9      	str	r1, [r7, #8]
 800565e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005666:	2b01      	cmp	r3, #1
 8005668:	d101      	bne.n	800566e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800566a:	2302      	movs	r3, #2
 800566c:	e105      	b.n	800587a <HAL_TIM_PWM_ConfigChannel+0x226>
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	2201      	movs	r2, #1
 8005672:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	2202      	movs	r2, #2
 800567a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2b14      	cmp	r3, #20
 8005682:	f200 80f0 	bhi.w	8005866 <HAL_TIM_PWM_ConfigChannel+0x212>
 8005686:	a201      	add	r2, pc, #4	; (adr r2, 800568c <HAL_TIM_PWM_ConfigChannel+0x38>)
 8005688:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800568c:	080056e1 	.word	0x080056e1
 8005690:	08005867 	.word	0x08005867
 8005694:	08005867 	.word	0x08005867
 8005698:	08005867 	.word	0x08005867
 800569c:	08005721 	.word	0x08005721
 80056a0:	08005867 	.word	0x08005867
 80056a4:	08005867 	.word	0x08005867
 80056a8:	08005867 	.word	0x08005867
 80056ac:	08005763 	.word	0x08005763
 80056b0:	08005867 	.word	0x08005867
 80056b4:	08005867 	.word	0x08005867
 80056b8:	08005867 	.word	0x08005867
 80056bc:	080057a3 	.word	0x080057a3
 80056c0:	08005867 	.word	0x08005867
 80056c4:	08005867 	.word	0x08005867
 80056c8:	08005867 	.word	0x08005867
 80056cc:	080057e5 	.word	0x080057e5
 80056d0:	08005867 	.word	0x08005867
 80056d4:	08005867 	.word	0x08005867
 80056d8:	08005867 	.word	0x08005867
 80056dc:	08005825 	.word	0x08005825
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	68b9      	ldr	r1, [r7, #8]
 80056e6:	4618      	mov	r0, r3
 80056e8:	f000 f944 	bl	8005974 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	699a      	ldr	r2, [r3, #24]
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f042 0208 	orr.w	r2, r2, #8
 80056fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	699a      	ldr	r2, [r3, #24]
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f022 0204 	bic.w	r2, r2, #4
 800570a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	6999      	ldr	r1, [r3, #24]
 8005712:	68bb      	ldr	r3, [r7, #8]
 8005714:	691a      	ldr	r2, [r3, #16]
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	430a      	orrs	r2, r1
 800571c:	619a      	str	r2, [r3, #24]
      break;
 800571e:	e0a3      	b.n	8005868 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	68b9      	ldr	r1, [r7, #8]
 8005726:	4618      	mov	r0, r3
 8005728:	f000 f9aa 	bl	8005a80 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	699a      	ldr	r2, [r3, #24]
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800573a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	699a      	ldr	r2, [r3, #24]
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800574a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	6999      	ldr	r1, [r3, #24]
 8005752:	68bb      	ldr	r3, [r7, #8]
 8005754:	691b      	ldr	r3, [r3, #16]
 8005756:	021a      	lsls	r2, r3, #8
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	430a      	orrs	r2, r1
 800575e:	619a      	str	r2, [r3, #24]
      break;
 8005760:	e082      	b.n	8005868 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	68b9      	ldr	r1, [r7, #8]
 8005768:	4618      	mov	r0, r3
 800576a:	f000 fa09 	bl	8005b80 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	69da      	ldr	r2, [r3, #28]
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f042 0208 	orr.w	r2, r2, #8
 800577c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	69da      	ldr	r2, [r3, #28]
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f022 0204 	bic.w	r2, r2, #4
 800578c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	69d9      	ldr	r1, [r3, #28]
 8005794:	68bb      	ldr	r3, [r7, #8]
 8005796:	691a      	ldr	r2, [r3, #16]
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	430a      	orrs	r2, r1
 800579e:	61da      	str	r2, [r3, #28]
      break;
 80057a0:	e062      	b.n	8005868 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	68b9      	ldr	r1, [r7, #8]
 80057a8:	4618      	mov	r0, r3
 80057aa:	f000 fa67 	bl	8005c7c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	69da      	ldr	r2, [r3, #28]
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80057bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	69da      	ldr	r2, [r3, #28]
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80057cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	69d9      	ldr	r1, [r3, #28]
 80057d4:	68bb      	ldr	r3, [r7, #8]
 80057d6:	691b      	ldr	r3, [r3, #16]
 80057d8:	021a      	lsls	r2, r3, #8
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	430a      	orrs	r2, r1
 80057e0:	61da      	str	r2, [r3, #28]
      break;
 80057e2:	e041      	b.n	8005868 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	68b9      	ldr	r1, [r7, #8]
 80057ea:	4618      	mov	r0, r3
 80057ec:	f000 faaa 	bl	8005d44 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f042 0208 	orr.w	r2, r2, #8
 80057fe:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f022 0204 	bic.w	r2, r2, #4
 800580e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005816:	68bb      	ldr	r3, [r7, #8]
 8005818:	691a      	ldr	r2, [r3, #16]
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	430a      	orrs	r2, r1
 8005820:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005822:	e021      	b.n	8005868 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	68b9      	ldr	r1, [r7, #8]
 800582a:	4618      	mov	r0, r3
 800582c:	f000 fae8 	bl	8005e00 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800583e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800584e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005856:	68bb      	ldr	r3, [r7, #8]
 8005858:	691b      	ldr	r3, [r3, #16]
 800585a:	021a      	lsls	r2, r3, #8
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	430a      	orrs	r2, r1
 8005862:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005864:	e000      	b.n	8005868 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      break;
 8005866:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	2201      	movs	r2, #1
 800586c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	2200      	movs	r2, #0
 8005874:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005878:	2300      	movs	r3, #0
}
 800587a:	4618      	mov	r0, r3
 800587c:	3710      	adds	r7, #16
 800587e:	46bd      	mov	sp, r7
 8005880:	bd80      	pop	{r7, pc}
 8005882:	bf00      	nop

08005884 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005884:	b480      	push	{r7}
 8005886:	b085      	sub	sp, #20
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
 800588c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	4a32      	ldr	r2, [pc, #200]	; (8005960 <TIM_Base_SetConfig+0xdc>)
 8005898:	4293      	cmp	r3, r2
 800589a:	d007      	beq.n	80058ac <TIM_Base_SetConfig+0x28>
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80058a2:	d003      	beq.n	80058ac <TIM_Base_SetConfig+0x28>
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	4a2f      	ldr	r2, [pc, #188]	; (8005964 <TIM_Base_SetConfig+0xe0>)
 80058a8:	4293      	cmp	r3, r2
 80058aa:	d108      	bne.n	80058be <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80058b4:	683b      	ldr	r3, [r7, #0]
 80058b6:	685b      	ldr	r3, [r3, #4]
 80058b8:	68fa      	ldr	r2, [r7, #12]
 80058ba:	4313      	orrs	r3, r2
 80058bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	4a27      	ldr	r2, [pc, #156]	; (8005960 <TIM_Base_SetConfig+0xdc>)
 80058c2:	4293      	cmp	r3, r2
 80058c4:	d013      	beq.n	80058ee <TIM_Base_SetConfig+0x6a>
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80058cc:	d00f      	beq.n	80058ee <TIM_Base_SetConfig+0x6a>
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	4a24      	ldr	r2, [pc, #144]	; (8005964 <TIM_Base_SetConfig+0xe0>)
 80058d2:	4293      	cmp	r3, r2
 80058d4:	d00b      	beq.n	80058ee <TIM_Base_SetConfig+0x6a>
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	4a23      	ldr	r2, [pc, #140]	; (8005968 <TIM_Base_SetConfig+0xe4>)
 80058da:	4293      	cmp	r3, r2
 80058dc:	d007      	beq.n	80058ee <TIM_Base_SetConfig+0x6a>
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	4a22      	ldr	r2, [pc, #136]	; (800596c <TIM_Base_SetConfig+0xe8>)
 80058e2:	4293      	cmp	r3, r2
 80058e4:	d003      	beq.n	80058ee <TIM_Base_SetConfig+0x6a>
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	4a21      	ldr	r2, [pc, #132]	; (8005970 <TIM_Base_SetConfig+0xec>)
 80058ea:	4293      	cmp	r3, r2
 80058ec:	d108      	bne.n	8005900 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	68db      	ldr	r3, [r3, #12]
 80058fa:	68fa      	ldr	r2, [r7, #12]
 80058fc:	4313      	orrs	r3, r2
 80058fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005906:	683b      	ldr	r3, [r7, #0]
 8005908:	695b      	ldr	r3, [r3, #20]
 800590a:	4313      	orrs	r3, r2
 800590c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	68fa      	ldr	r2, [r7, #12]
 8005912:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005914:	683b      	ldr	r3, [r7, #0]
 8005916:	689a      	ldr	r2, [r3, #8]
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	681a      	ldr	r2, [r3, #0]
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	4a0e      	ldr	r2, [pc, #56]	; (8005960 <TIM_Base_SetConfig+0xdc>)
 8005928:	4293      	cmp	r3, r2
 800592a:	d00b      	beq.n	8005944 <TIM_Base_SetConfig+0xc0>
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	4a0e      	ldr	r2, [pc, #56]	; (8005968 <TIM_Base_SetConfig+0xe4>)
 8005930:	4293      	cmp	r3, r2
 8005932:	d007      	beq.n	8005944 <TIM_Base_SetConfig+0xc0>
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	4a0d      	ldr	r2, [pc, #52]	; (800596c <TIM_Base_SetConfig+0xe8>)
 8005938:	4293      	cmp	r3, r2
 800593a:	d003      	beq.n	8005944 <TIM_Base_SetConfig+0xc0>
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	4a0c      	ldr	r2, [pc, #48]	; (8005970 <TIM_Base_SetConfig+0xec>)
 8005940:	4293      	cmp	r3, r2
 8005942:	d103      	bne.n	800594c <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	691a      	ldr	r2, [r3, #16]
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2201      	movs	r2, #1
 8005950:	615a      	str	r2, [r3, #20]
}
 8005952:	bf00      	nop
 8005954:	3714      	adds	r7, #20
 8005956:	46bd      	mov	sp, r7
 8005958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595c:	4770      	bx	lr
 800595e:	bf00      	nop
 8005960:	40012c00 	.word	0x40012c00
 8005964:	40000400 	.word	0x40000400
 8005968:	40014000 	.word	0x40014000
 800596c:	40014400 	.word	0x40014400
 8005970:	40014800 	.word	0x40014800

08005974 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005974:	b480      	push	{r7}
 8005976:	b087      	sub	sp, #28
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
 800597c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	6a1b      	ldr	r3, [r3, #32]
 8005982:	f023 0201 	bic.w	r2, r3, #1
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6a1b      	ldr	r3, [r3, #32]
 800598e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	685b      	ldr	r3, [r3, #4]
 8005994:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	699b      	ldr	r3, [r3, #24]
 800599a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80059a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	f023 0303 	bic.w	r3, r3, #3
 80059ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80059b0:	683b      	ldr	r3, [r7, #0]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	68fa      	ldr	r2, [r7, #12]
 80059b6:	4313      	orrs	r3, r2
 80059b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80059ba:	697b      	ldr	r3, [r7, #20]
 80059bc:	f023 0302 	bic.w	r3, r3, #2
 80059c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80059c2:	683b      	ldr	r3, [r7, #0]
 80059c4:	689b      	ldr	r3, [r3, #8]
 80059c6:	697a      	ldr	r2, [r7, #20]
 80059c8:	4313      	orrs	r3, r2
 80059ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	4a28      	ldr	r2, [pc, #160]	; (8005a70 <TIM_OC1_SetConfig+0xfc>)
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d00b      	beq.n	80059ec <TIM_OC1_SetConfig+0x78>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	4a27      	ldr	r2, [pc, #156]	; (8005a74 <TIM_OC1_SetConfig+0x100>)
 80059d8:	4293      	cmp	r3, r2
 80059da:	d007      	beq.n	80059ec <TIM_OC1_SetConfig+0x78>
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	4a26      	ldr	r2, [pc, #152]	; (8005a78 <TIM_OC1_SetConfig+0x104>)
 80059e0:	4293      	cmp	r3, r2
 80059e2:	d003      	beq.n	80059ec <TIM_OC1_SetConfig+0x78>
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	4a25      	ldr	r2, [pc, #148]	; (8005a7c <TIM_OC1_SetConfig+0x108>)
 80059e8:	4293      	cmp	r3, r2
 80059ea:	d10c      	bne.n	8005a06 <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80059ec:	697b      	ldr	r3, [r7, #20]
 80059ee:	f023 0308 	bic.w	r3, r3, #8
 80059f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	68db      	ldr	r3, [r3, #12]
 80059f8:	697a      	ldr	r2, [r7, #20]
 80059fa:	4313      	orrs	r3, r2
 80059fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80059fe:	697b      	ldr	r3, [r7, #20]
 8005a00:	f023 0304 	bic.w	r3, r3, #4
 8005a04:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	4a19      	ldr	r2, [pc, #100]	; (8005a70 <TIM_OC1_SetConfig+0xfc>)
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d00b      	beq.n	8005a26 <TIM_OC1_SetConfig+0xb2>
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	4a18      	ldr	r2, [pc, #96]	; (8005a74 <TIM_OC1_SetConfig+0x100>)
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d007      	beq.n	8005a26 <TIM_OC1_SetConfig+0xb2>
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	4a17      	ldr	r2, [pc, #92]	; (8005a78 <TIM_OC1_SetConfig+0x104>)
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d003      	beq.n	8005a26 <TIM_OC1_SetConfig+0xb2>
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	4a16      	ldr	r2, [pc, #88]	; (8005a7c <TIM_OC1_SetConfig+0x108>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d111      	bne.n	8005a4a <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005a26:	693b      	ldr	r3, [r7, #16]
 8005a28:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005a2c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005a2e:	693b      	ldr	r3, [r7, #16]
 8005a30:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005a34:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	695b      	ldr	r3, [r3, #20]
 8005a3a:	693a      	ldr	r2, [r7, #16]
 8005a3c:	4313      	orrs	r3, r2
 8005a3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	699b      	ldr	r3, [r3, #24]
 8005a44:	693a      	ldr	r2, [r7, #16]
 8005a46:	4313      	orrs	r3, r2
 8005a48:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	693a      	ldr	r2, [r7, #16]
 8005a4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	68fa      	ldr	r2, [r7, #12]
 8005a54:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005a56:	683b      	ldr	r3, [r7, #0]
 8005a58:	685a      	ldr	r2, [r3, #4]
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	697a      	ldr	r2, [r7, #20]
 8005a62:	621a      	str	r2, [r3, #32]
}
 8005a64:	bf00      	nop
 8005a66:	371c      	adds	r7, #28
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6e:	4770      	bx	lr
 8005a70:	40012c00 	.word	0x40012c00
 8005a74:	40014000 	.word	0x40014000
 8005a78:	40014400 	.word	0x40014400
 8005a7c:	40014800 	.word	0x40014800

08005a80 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005a80:	b480      	push	{r7}
 8005a82:	b087      	sub	sp, #28
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
 8005a88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6a1b      	ldr	r3, [r3, #32]
 8005a8e:	f023 0210 	bic.w	r2, r3, #16
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6a1b      	ldr	r3, [r3, #32]
 8005a9a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	685b      	ldr	r3, [r3, #4]
 8005aa0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	699b      	ldr	r3, [r3, #24]
 8005aa6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005aae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005ab2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005aba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	021b      	lsls	r3, r3, #8
 8005ac2:	68fa      	ldr	r2, [r7, #12]
 8005ac4:	4313      	orrs	r3, r2
 8005ac6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005ac8:	697b      	ldr	r3, [r7, #20]
 8005aca:	f023 0320 	bic.w	r3, r3, #32
 8005ace:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	689b      	ldr	r3, [r3, #8]
 8005ad4:	011b      	lsls	r3, r3, #4
 8005ad6:	697a      	ldr	r2, [r7, #20]
 8005ad8:	4313      	orrs	r3, r2
 8005ada:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	4a24      	ldr	r2, [pc, #144]	; (8005b70 <TIM_OC2_SetConfig+0xf0>)
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	d10d      	bne.n	8005b00 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005ae4:	697b      	ldr	r3, [r7, #20]
 8005ae6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005aea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	68db      	ldr	r3, [r3, #12]
 8005af0:	011b      	lsls	r3, r3, #4
 8005af2:	697a      	ldr	r2, [r7, #20]
 8005af4:	4313      	orrs	r3, r2
 8005af6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005af8:	697b      	ldr	r3, [r7, #20]
 8005afa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005afe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	4a1b      	ldr	r2, [pc, #108]	; (8005b70 <TIM_OC2_SetConfig+0xf0>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d00b      	beq.n	8005b20 <TIM_OC2_SetConfig+0xa0>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	4a1a      	ldr	r2, [pc, #104]	; (8005b74 <TIM_OC2_SetConfig+0xf4>)
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	d007      	beq.n	8005b20 <TIM_OC2_SetConfig+0xa0>
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	4a19      	ldr	r2, [pc, #100]	; (8005b78 <TIM_OC2_SetConfig+0xf8>)
 8005b14:	4293      	cmp	r3, r2
 8005b16:	d003      	beq.n	8005b20 <TIM_OC2_SetConfig+0xa0>
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	4a18      	ldr	r2, [pc, #96]	; (8005b7c <TIM_OC2_SetConfig+0xfc>)
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d113      	bne.n	8005b48 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005b20:	693b      	ldr	r3, [r7, #16]
 8005b22:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005b26:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005b28:	693b      	ldr	r3, [r7, #16]
 8005b2a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005b2e:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	695b      	ldr	r3, [r3, #20]
 8005b34:	009b      	lsls	r3, r3, #2
 8005b36:	693a      	ldr	r2, [r7, #16]
 8005b38:	4313      	orrs	r3, r2
 8005b3a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	699b      	ldr	r3, [r3, #24]
 8005b40:	009b      	lsls	r3, r3, #2
 8005b42:	693a      	ldr	r2, [r7, #16]
 8005b44:	4313      	orrs	r3, r2
 8005b46:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	693a      	ldr	r2, [r7, #16]
 8005b4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	68fa      	ldr	r2, [r7, #12]
 8005b52:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	685a      	ldr	r2, [r3, #4]
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	697a      	ldr	r2, [r7, #20]
 8005b60:	621a      	str	r2, [r3, #32]
}
 8005b62:	bf00      	nop
 8005b64:	371c      	adds	r7, #28
 8005b66:	46bd      	mov	sp, r7
 8005b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6c:	4770      	bx	lr
 8005b6e:	bf00      	nop
 8005b70:	40012c00 	.word	0x40012c00
 8005b74:	40014000 	.word	0x40014000
 8005b78:	40014400 	.word	0x40014400
 8005b7c:	40014800 	.word	0x40014800

08005b80 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005b80:	b480      	push	{r7}
 8005b82:	b087      	sub	sp, #28
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
 8005b88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6a1b      	ldr	r3, [r3, #32]
 8005b8e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	6a1b      	ldr	r3, [r3, #32]
 8005b9a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	685b      	ldr	r3, [r3, #4]
 8005ba0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	69db      	ldr	r3, [r3, #28]
 8005ba6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005bae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005bb2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	f023 0303 	bic.w	r3, r3, #3
 8005bba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005bbc:	683b      	ldr	r3, [r7, #0]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	68fa      	ldr	r2, [r7, #12]
 8005bc2:	4313      	orrs	r3, r2
 8005bc4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005bc6:	697b      	ldr	r3, [r7, #20]
 8005bc8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005bcc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005bce:	683b      	ldr	r3, [r7, #0]
 8005bd0:	689b      	ldr	r3, [r3, #8]
 8005bd2:	021b      	lsls	r3, r3, #8
 8005bd4:	697a      	ldr	r2, [r7, #20]
 8005bd6:	4313      	orrs	r3, r2
 8005bd8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	4a23      	ldr	r2, [pc, #140]	; (8005c6c <TIM_OC3_SetConfig+0xec>)
 8005bde:	4293      	cmp	r3, r2
 8005be0:	d10d      	bne.n	8005bfe <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005be2:	697b      	ldr	r3, [r7, #20]
 8005be4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005be8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005bea:	683b      	ldr	r3, [r7, #0]
 8005bec:	68db      	ldr	r3, [r3, #12]
 8005bee:	021b      	lsls	r3, r3, #8
 8005bf0:	697a      	ldr	r2, [r7, #20]
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005bf6:	697b      	ldr	r3, [r7, #20]
 8005bf8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005bfc:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	4a1a      	ldr	r2, [pc, #104]	; (8005c6c <TIM_OC3_SetConfig+0xec>)
 8005c02:	4293      	cmp	r3, r2
 8005c04:	d00b      	beq.n	8005c1e <TIM_OC3_SetConfig+0x9e>
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	4a19      	ldr	r2, [pc, #100]	; (8005c70 <TIM_OC3_SetConfig+0xf0>)
 8005c0a:	4293      	cmp	r3, r2
 8005c0c:	d007      	beq.n	8005c1e <TIM_OC3_SetConfig+0x9e>
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	4a18      	ldr	r2, [pc, #96]	; (8005c74 <TIM_OC3_SetConfig+0xf4>)
 8005c12:	4293      	cmp	r3, r2
 8005c14:	d003      	beq.n	8005c1e <TIM_OC3_SetConfig+0x9e>
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	4a17      	ldr	r2, [pc, #92]	; (8005c78 <TIM_OC3_SetConfig+0xf8>)
 8005c1a:	4293      	cmp	r3, r2
 8005c1c:	d113      	bne.n	8005c46 <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005c1e:	693b      	ldr	r3, [r7, #16]
 8005c20:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005c24:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005c26:	693b      	ldr	r3, [r7, #16]
 8005c28:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005c2c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	695b      	ldr	r3, [r3, #20]
 8005c32:	011b      	lsls	r3, r3, #4
 8005c34:	693a      	ldr	r2, [r7, #16]
 8005c36:	4313      	orrs	r3, r2
 8005c38:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	699b      	ldr	r3, [r3, #24]
 8005c3e:	011b      	lsls	r3, r3, #4
 8005c40:	693a      	ldr	r2, [r7, #16]
 8005c42:	4313      	orrs	r3, r2
 8005c44:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	693a      	ldr	r2, [r7, #16]
 8005c4a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	68fa      	ldr	r2, [r7, #12]
 8005c50:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005c52:	683b      	ldr	r3, [r7, #0]
 8005c54:	685a      	ldr	r2, [r3, #4]
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	697a      	ldr	r2, [r7, #20]
 8005c5e:	621a      	str	r2, [r3, #32]
}
 8005c60:	bf00      	nop
 8005c62:	371c      	adds	r7, #28
 8005c64:	46bd      	mov	sp, r7
 8005c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6a:	4770      	bx	lr
 8005c6c:	40012c00 	.word	0x40012c00
 8005c70:	40014000 	.word	0x40014000
 8005c74:	40014400 	.word	0x40014400
 8005c78:	40014800 	.word	0x40014800

08005c7c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005c7c:	b480      	push	{r7}
 8005c7e:	b087      	sub	sp, #28
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	6078      	str	r0, [r7, #4]
 8005c84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6a1b      	ldr	r3, [r3, #32]
 8005c8a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6a1b      	ldr	r3, [r3, #32]
 8005c96:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	685b      	ldr	r3, [r3, #4]
 8005c9c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	69db      	ldr	r3, [r3, #28]
 8005ca2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005caa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005cae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005cb6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	021b      	lsls	r3, r3, #8
 8005cbe:	68fa      	ldr	r2, [r7, #12]
 8005cc0:	4313      	orrs	r3, r2
 8005cc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005cc4:	693b      	ldr	r3, [r7, #16]
 8005cc6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005cca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	689b      	ldr	r3, [r3, #8]
 8005cd0:	031b      	lsls	r3, r3, #12
 8005cd2:	693a      	ldr	r2, [r7, #16]
 8005cd4:	4313      	orrs	r3, r2
 8005cd6:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	4a16      	ldr	r2, [pc, #88]	; (8005d34 <TIM_OC4_SetConfig+0xb8>)
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d00b      	beq.n	8005cf8 <TIM_OC4_SetConfig+0x7c>
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	4a15      	ldr	r2, [pc, #84]	; (8005d38 <TIM_OC4_SetConfig+0xbc>)
 8005ce4:	4293      	cmp	r3, r2
 8005ce6:	d007      	beq.n	8005cf8 <TIM_OC4_SetConfig+0x7c>
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	4a14      	ldr	r2, [pc, #80]	; (8005d3c <TIM_OC4_SetConfig+0xc0>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d003      	beq.n	8005cf8 <TIM_OC4_SetConfig+0x7c>
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	4a13      	ldr	r2, [pc, #76]	; (8005d40 <TIM_OC4_SetConfig+0xc4>)
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d109      	bne.n	8005d0c <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005cf8:	697b      	ldr	r3, [r7, #20]
 8005cfa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005cfe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	695b      	ldr	r3, [r3, #20]
 8005d04:	019b      	lsls	r3, r3, #6
 8005d06:	697a      	ldr	r2, [r7, #20]
 8005d08:	4313      	orrs	r3, r2
 8005d0a:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	697a      	ldr	r2, [r7, #20]
 8005d10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	68fa      	ldr	r2, [r7, #12]
 8005d16:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	685a      	ldr	r2, [r3, #4]
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	693a      	ldr	r2, [r7, #16]
 8005d24:	621a      	str	r2, [r3, #32]
}
 8005d26:	bf00      	nop
 8005d28:	371c      	adds	r7, #28
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d30:	4770      	bx	lr
 8005d32:	bf00      	nop
 8005d34:	40012c00 	.word	0x40012c00
 8005d38:	40014000 	.word	0x40014000
 8005d3c:	40014400 	.word	0x40014400
 8005d40:	40014800 	.word	0x40014800

08005d44 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005d44:	b480      	push	{r7}
 8005d46:	b087      	sub	sp, #28
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	6078      	str	r0, [r7, #4]
 8005d4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6a1b      	ldr	r3, [r3, #32]
 8005d52:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6a1b      	ldr	r3, [r3, #32]
 8005d5e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	685b      	ldr	r3, [r3, #4]
 8005d64:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005d72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	68fa      	ldr	r2, [r7, #12]
 8005d7e:	4313      	orrs	r3, r2
 8005d80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005d82:	693b      	ldr	r3, [r7, #16]
 8005d84:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005d88:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	689b      	ldr	r3, [r3, #8]
 8005d8e:	041b      	lsls	r3, r3, #16
 8005d90:	693a      	ldr	r2, [r7, #16]
 8005d92:	4313      	orrs	r3, r2
 8005d94:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	4a15      	ldr	r2, [pc, #84]	; (8005df0 <TIM_OC5_SetConfig+0xac>)
 8005d9a:	4293      	cmp	r3, r2
 8005d9c:	d00b      	beq.n	8005db6 <TIM_OC5_SetConfig+0x72>
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	4a14      	ldr	r2, [pc, #80]	; (8005df4 <TIM_OC5_SetConfig+0xb0>)
 8005da2:	4293      	cmp	r3, r2
 8005da4:	d007      	beq.n	8005db6 <TIM_OC5_SetConfig+0x72>
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	4a13      	ldr	r2, [pc, #76]	; (8005df8 <TIM_OC5_SetConfig+0xb4>)
 8005daa:	4293      	cmp	r3, r2
 8005dac:	d003      	beq.n	8005db6 <TIM_OC5_SetConfig+0x72>
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	4a12      	ldr	r2, [pc, #72]	; (8005dfc <TIM_OC5_SetConfig+0xb8>)
 8005db2:	4293      	cmp	r3, r2
 8005db4:	d109      	bne.n	8005dca <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005db6:	697b      	ldr	r3, [r7, #20]
 8005db8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005dbc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005dbe:	683b      	ldr	r3, [r7, #0]
 8005dc0:	695b      	ldr	r3, [r3, #20]
 8005dc2:	021b      	lsls	r3, r3, #8
 8005dc4:	697a      	ldr	r2, [r7, #20]
 8005dc6:	4313      	orrs	r3, r2
 8005dc8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	697a      	ldr	r2, [r7, #20]
 8005dce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	68fa      	ldr	r2, [r7, #12]
 8005dd4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	685a      	ldr	r2, [r3, #4]
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	693a      	ldr	r2, [r7, #16]
 8005de2:	621a      	str	r2, [r3, #32]
}
 8005de4:	bf00      	nop
 8005de6:	371c      	adds	r7, #28
 8005de8:	46bd      	mov	sp, r7
 8005dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dee:	4770      	bx	lr
 8005df0:	40012c00 	.word	0x40012c00
 8005df4:	40014000 	.word	0x40014000
 8005df8:	40014400 	.word	0x40014400
 8005dfc:	40014800 	.word	0x40014800

08005e00 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005e00:	b480      	push	{r7}
 8005e02:	b087      	sub	sp, #28
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
 8005e08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6a1b      	ldr	r3, [r3, #32]
 8005e0e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6a1b      	ldr	r3, [r3, #32]
 8005e1a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	685b      	ldr	r3, [r3, #4]
 8005e20:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005e2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005e32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	021b      	lsls	r3, r3, #8
 8005e3a:	68fa      	ldr	r2, [r7, #12]
 8005e3c:	4313      	orrs	r3, r2
 8005e3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005e40:	693b      	ldr	r3, [r7, #16]
 8005e42:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005e46:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	689b      	ldr	r3, [r3, #8]
 8005e4c:	051b      	lsls	r3, r3, #20
 8005e4e:	693a      	ldr	r2, [r7, #16]
 8005e50:	4313      	orrs	r3, r2
 8005e52:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	4a16      	ldr	r2, [pc, #88]	; (8005eb0 <TIM_OC6_SetConfig+0xb0>)
 8005e58:	4293      	cmp	r3, r2
 8005e5a:	d00b      	beq.n	8005e74 <TIM_OC6_SetConfig+0x74>
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	4a15      	ldr	r2, [pc, #84]	; (8005eb4 <TIM_OC6_SetConfig+0xb4>)
 8005e60:	4293      	cmp	r3, r2
 8005e62:	d007      	beq.n	8005e74 <TIM_OC6_SetConfig+0x74>
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	4a14      	ldr	r2, [pc, #80]	; (8005eb8 <TIM_OC6_SetConfig+0xb8>)
 8005e68:	4293      	cmp	r3, r2
 8005e6a:	d003      	beq.n	8005e74 <TIM_OC6_SetConfig+0x74>
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	4a13      	ldr	r2, [pc, #76]	; (8005ebc <TIM_OC6_SetConfig+0xbc>)
 8005e70:	4293      	cmp	r3, r2
 8005e72:	d109      	bne.n	8005e88 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005e74:	697b      	ldr	r3, [r7, #20]
 8005e76:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005e7a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	695b      	ldr	r3, [r3, #20]
 8005e80:	029b      	lsls	r3, r3, #10
 8005e82:	697a      	ldr	r2, [r7, #20]
 8005e84:	4313      	orrs	r3, r2
 8005e86:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	697a      	ldr	r2, [r7, #20]
 8005e8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	68fa      	ldr	r2, [r7, #12]
 8005e92:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	685a      	ldr	r2, [r3, #4]
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	693a      	ldr	r2, [r7, #16]
 8005ea0:	621a      	str	r2, [r3, #32]
}
 8005ea2:	bf00      	nop
 8005ea4:	371c      	adds	r7, #28
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eac:	4770      	bx	lr
 8005eae:	bf00      	nop
 8005eb0:	40012c00 	.word	0x40012c00
 8005eb4:	40014000 	.word	0x40014000
 8005eb8:	40014400 	.word	0x40014400
 8005ebc:	40014800 	.word	0x40014800

08005ec0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005ec0:	b480      	push	{r7}
 8005ec2:	b087      	sub	sp, #28
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	60f8      	str	r0, [r7, #12]
 8005ec8:	60b9      	str	r1, [r7, #8]
 8005eca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005ecc:	68bb      	ldr	r3, [r7, #8]
 8005ece:	f003 031f 	and.w	r3, r3, #31
 8005ed2:	2201      	movs	r2, #1
 8005ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ed8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	6a1a      	ldr	r2, [r3, #32]
 8005ede:	697b      	ldr	r3, [r7, #20]
 8005ee0:	43db      	mvns	r3, r3
 8005ee2:	401a      	ands	r2, r3
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	6a1a      	ldr	r2, [r3, #32]
 8005eec:	68bb      	ldr	r3, [r7, #8]
 8005eee:	f003 031f 	and.w	r3, r3, #31
 8005ef2:	6879      	ldr	r1, [r7, #4]
 8005ef4:	fa01 f303 	lsl.w	r3, r1, r3
 8005ef8:	431a      	orrs	r2, r3
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	621a      	str	r2, [r3, #32]
}
 8005efe:	bf00      	nop
 8005f00:	371c      	adds	r7, #28
 8005f02:	46bd      	mov	sp, r7
 8005f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f08:	4770      	bx	lr
	...

08005f0c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005f0c:	b480      	push	{r7}
 8005f0e:	b085      	sub	sp, #20
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]
 8005f14:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f1c:	2b01      	cmp	r3, #1
 8005f1e:	d101      	bne.n	8005f24 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005f20:	2302      	movs	r3, #2
 8005f22:	e054      	b.n	8005fce <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2201      	movs	r2, #1
 8005f28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2202      	movs	r2, #2
 8005f30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	685b      	ldr	r3, [r3, #4]
 8005f3a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	689b      	ldr	r3, [r3, #8]
 8005f42:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	4a24      	ldr	r2, [pc, #144]	; (8005fdc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d108      	bne.n	8005f60 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005f54:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	685b      	ldr	r3, [r3, #4]
 8005f5a:	68fa      	ldr	r2, [r7, #12]
 8005f5c:	4313      	orrs	r3, r2
 8005f5e:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f66:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	68fa      	ldr	r2, [r7, #12]
 8005f6e:	4313      	orrs	r3, r2
 8005f70:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	68fa      	ldr	r2, [r7, #12]
 8005f78:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	4a17      	ldr	r2, [pc, #92]	; (8005fdc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005f80:	4293      	cmp	r3, r2
 8005f82:	d00e      	beq.n	8005fa2 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f8c:	d009      	beq.n	8005fa2 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	4a13      	ldr	r2, [pc, #76]	; (8005fe0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005f94:	4293      	cmp	r3, r2
 8005f96:	d004      	beq.n	8005fa2 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	4a11      	ldr	r2, [pc, #68]	; (8005fe4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005f9e:	4293      	cmp	r3, r2
 8005fa0:	d10c      	bne.n	8005fbc <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005fa2:	68bb      	ldr	r3, [r7, #8]
 8005fa4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005fa8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	689b      	ldr	r3, [r3, #8]
 8005fae:	68ba      	ldr	r2, [r7, #8]
 8005fb0:	4313      	orrs	r3, r2
 8005fb2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	68ba      	ldr	r2, [r7, #8]
 8005fba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2201      	movs	r2, #1
 8005fc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005fcc:	2300      	movs	r3, #0
}
 8005fce:	4618      	mov	r0, r3
 8005fd0:	3714      	adds	r7, #20
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd8:	4770      	bx	lr
 8005fda:	bf00      	nop
 8005fdc:	40012c00 	.word	0x40012c00
 8005fe0:	40000400 	.word	0x40000400
 8005fe4:	40014000 	.word	0x40014000

08005fe8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005fe8:	b480      	push	{r7}
 8005fea:	b085      	sub	sp, #20
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
 8005ff0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005ff2:	2300      	movs	r3, #0
 8005ff4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ffc:	2b01      	cmp	r3, #1
 8005ffe:	d101      	bne.n	8006004 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006000:	2302      	movs	r3, #2
 8006002:	e060      	b.n	80060c6 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2201      	movs	r2, #1
 8006008:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006012:	683b      	ldr	r3, [r7, #0]
 8006014:	68db      	ldr	r3, [r3, #12]
 8006016:	4313      	orrs	r3, r2
 8006018:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	689b      	ldr	r3, [r3, #8]
 8006024:	4313      	orrs	r3, r2
 8006026:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800602e:	683b      	ldr	r3, [r7, #0]
 8006030:	685b      	ldr	r3, [r3, #4]
 8006032:	4313      	orrs	r3, r2
 8006034:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800603c:	683b      	ldr	r3, [r7, #0]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	4313      	orrs	r3, r2
 8006042:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	691b      	ldr	r3, [r3, #16]
 800604e:	4313      	orrs	r3, r2
 8006050:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	695b      	ldr	r3, [r3, #20]
 800605c:	4313      	orrs	r3, r2
 800605e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800606a:	4313      	orrs	r3, r2
 800606c:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	699b      	ldr	r3, [r3, #24]
 8006078:	041b      	lsls	r3, r3, #16
 800607a:	4313      	orrs	r3, r2
 800607c:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	4a14      	ldr	r2, [pc, #80]	; (80060d4 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8006084:	4293      	cmp	r3, r2
 8006086:	d115      	bne.n	80060b4 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006092:	051b      	lsls	r3, r3, #20
 8006094:	4313      	orrs	r3, r2
 8006096:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	69db      	ldr	r3, [r3, #28]
 80060a2:	4313      	orrs	r3, r2
 80060a4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80060ac:	683b      	ldr	r3, [r7, #0]
 80060ae:	6a1b      	ldr	r3, [r3, #32]
 80060b0:	4313      	orrs	r3, r2
 80060b2:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	68fa      	ldr	r2, [r7, #12]
 80060ba:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2200      	movs	r2, #0
 80060c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80060c4:	2300      	movs	r3, #0
}
 80060c6:	4618      	mov	r0, r3
 80060c8:	3714      	adds	r7, #20
 80060ca:	46bd      	mov	sp, r7
 80060cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d0:	4770      	bx	lr
 80060d2:	bf00      	nop
 80060d4:	40012c00 	.word	0x40012c00

080060d8 <__libc_init_array>:
 80060d8:	b570      	push	{r4, r5, r6, lr}
 80060da:	4e0d      	ldr	r6, [pc, #52]	; (8006110 <__libc_init_array+0x38>)
 80060dc:	4c0d      	ldr	r4, [pc, #52]	; (8006114 <__libc_init_array+0x3c>)
 80060de:	1ba4      	subs	r4, r4, r6
 80060e0:	10a4      	asrs	r4, r4, #2
 80060e2:	2500      	movs	r5, #0
 80060e4:	42a5      	cmp	r5, r4
 80060e6:	d109      	bne.n	80060fc <__libc_init_array+0x24>
 80060e8:	4e0b      	ldr	r6, [pc, #44]	; (8006118 <__libc_init_array+0x40>)
 80060ea:	4c0c      	ldr	r4, [pc, #48]	; (800611c <__libc_init_array+0x44>)
 80060ec:	f000 f820 	bl	8006130 <_init>
 80060f0:	1ba4      	subs	r4, r4, r6
 80060f2:	10a4      	asrs	r4, r4, #2
 80060f4:	2500      	movs	r5, #0
 80060f6:	42a5      	cmp	r5, r4
 80060f8:	d105      	bne.n	8006106 <__libc_init_array+0x2e>
 80060fa:	bd70      	pop	{r4, r5, r6, pc}
 80060fc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006100:	4798      	blx	r3
 8006102:	3501      	adds	r5, #1
 8006104:	e7ee      	b.n	80060e4 <__libc_init_array+0xc>
 8006106:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800610a:	4798      	blx	r3
 800610c:	3501      	adds	r5, #1
 800610e:	e7f2      	b.n	80060f6 <__libc_init_array+0x1e>
 8006110:	08006178 	.word	0x08006178
 8006114:	08006178 	.word	0x08006178
 8006118:	08006178 	.word	0x08006178
 800611c:	0800617c 	.word	0x0800617c

08006120 <memset>:
 8006120:	4402      	add	r2, r0
 8006122:	4603      	mov	r3, r0
 8006124:	4293      	cmp	r3, r2
 8006126:	d100      	bne.n	800612a <memset+0xa>
 8006128:	4770      	bx	lr
 800612a:	f803 1b01 	strb.w	r1, [r3], #1
 800612e:	e7f9      	b.n	8006124 <memset+0x4>

08006130 <_init>:
 8006130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006132:	bf00      	nop
 8006134:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006136:	bc08      	pop	{r3}
 8006138:	469e      	mov	lr, r3
 800613a:	4770      	bx	lr

0800613c <_fini>:
 800613c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800613e:	bf00      	nop
 8006140:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006142:	bc08      	pop	{r3}
 8006144:	469e      	mov	lr, r3
 8006146:	4770      	bx	lr
