

================================================================
== Vivado HLS Report for 'computeS1'
================================================================
* Date:           Wed Apr 26 21:03:11 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+---------+---------+----------+
    |       Latency       |      Interval     | Pipeline |
    |    min   |    max   |   min   |   max   |   Type   |
    +----------+----------+---------+---------+----------+
    |  12863214|  12863214|  4194373|  4194373| dataflow |
    +----------+----------+---------+---------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 61
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 61, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 62 [1/1] (1.00ns)   --->   "%inPtr_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %inPtr_V)"   --->   Operation 62 'read' 'inPtr_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%inStr_V_V = alloca i64, align 8" [S1/Compute.cpp:24]   --->   Operation 63 'alloca' 'inStr_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%inStr2_V_V = alloca i8, align 1" [S1/Compute.cpp:26]   --->   Operation 64 'alloca' 'inStr2_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%in_1_V_V = alloca i8, align 1" [S1/Compute.cpp:28]   --->   Operation 65 'alloca' 'in_1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%in_2_V_V = alloca i8, align 1" [S1/Compute.cpp:30]   --->   Operation 66 'alloca' 'in_2_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%in_3_V_V = alloca i8, align 1" [S1/Compute.cpp:32]   --->   Operation 67 'alloca' 'in_3_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%cnv_1_V_V = alloca i8, align 1" [S1/Compute.cpp:34]   --->   Operation 68 'alloca' 'cnv_1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%cnv_2PRL_V_V = alloca i32, align 4" [S1/Compute.cpp:36]   --->   Operation 69 'alloca' 'cnv_2PRL_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%cnv_3PRL_V_V = alloca i32, align 4" [S1/Compute.cpp:38]   --->   Operation 70 'alloca' 'cnv_3PRL_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%cnv_4_V_V = alloca i8, align 1" [S1/Compute.cpp:40]   --->   Operation 71 'alloca' 'cnv_4_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%cnv_5_V_V = alloca i8, align 1" [S1/Compute.cpp:42]   --->   Operation 72 'alloca' 'cnv_5_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%cnv_6_V_V = alloca i8, align 1" [S1/Compute.cpp:44]   --->   Operation 73 'alloca' 'cnv_6_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%cnv_7PRL_V_V = alloca i32, align 4" [S1/Compute.cpp:46]   --->   Operation 74 'alloca' 'cnv_7PRL_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%cnv_8PRL_V_V = alloca i32, align 4" [S1/Compute.cpp:48]   --->   Operation 75 'alloca' 'cnv_8PRL_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%cnv_9_V_V = alloca i8, align 1" [S1/Compute.cpp:50]   --->   Operation 76 'alloca' 'cnv_9_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%cnv_10_V_V = alloca i8, align 1" [S1/Compute.cpp:52]   --->   Operation 77 'alloca' 'cnv_10_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%cnv_11PRL_V_V = alloca i32, align 4" [S1/Compute.cpp:54]   --->   Operation 78 'alloca' 'cnv_11PRL_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%cnv_12PRL_V_V = alloca i32, align 4" [S1/Compute.cpp:56]   --->   Operation 79 'alloca' 'cnv_12PRL_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%cnv_13_V_V = alloca i8, align 1" [S1/Compute.cpp:58]   --->   Operation 80 'alloca' 'cnv_13_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%cnv_14_V_V = alloca i8, align 1" [S1/Compute.cpp:60]   --->   Operation 81 'alloca' 'cnv_14_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%cnv_15PRL_V_V = alloca i32, align 4" [S1/Compute.cpp:62]   --->   Operation 82 'alloca' 'cnv_15PRL_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%cnv_16PRL_V_V = alloca i32, align 4" [S1/Compute.cpp:64]   --->   Operation 83 'alloca' 'cnv_16PRL_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%cnv_17_V_V = alloca i8, align 1" [S1/Compute.cpp:66]   --->   Operation 84 'alloca' 'cnv_17_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%cnv_18_V_V = alloca i8, align 1" [S1/Compute.cpp:68]   --->   Operation 85 'alloca' 'cnv_18_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%cnv_19_V_V = alloca i8, align 1" [S1/Compute.cpp:70]   --->   Operation 86 'alloca' 'cnv_19_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%cnv_20PRL_V_V = alloca i32, align 4" [S1/Compute.cpp:72]   --->   Operation 87 'alloca' 'cnv_20PRL_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%cnv_21PRL_V_V = alloca i32, align 4" [S1/Compute.cpp:74]   --->   Operation 88 'alloca' 'cnv_21PRL_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%cnv_22_V_V = alloca i8, align 1" [S1/Compute.cpp:76]   --->   Operation 89 'alloca' 'cnv_22_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%cnv_23_V_V = alloca i8, align 1" [S1/Compute.cpp:78]   --->   Operation 90 'alloca' 'cnv_23_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%cnv_24PRL_V_V = alloca i32, align 4" [S1/Compute.cpp:80]   --->   Operation 91 'alloca' 'cnv_24PRL_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%cnv_25PRL_V_V = alloca i32, align 4" [S1/Compute.cpp:82]   --->   Operation 92 'alloca' 'cnv_25PRL_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%outStr_V_V = alloca i8, align 1" [S1/Compute.cpp:84]   --->   Operation 93 'alloca' 'outStr_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 94 [2/2] (0.00ns)   --->   "call fastcc void @Mem2Stream(i64* %hostmem, i32 %inPtr_V_read, i64* %inStr_V_V)" [S1/Compute.cpp:89]   --->   Operation 94 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 95 [1/2] (0.00ns)   --->   "call fastcc void @Mem2Stream(i64* %hostmem, i32 %inPtr_V_read, i64* %inStr_V_V)" [S1/Compute.cpp:89]   --->   Operation 95 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 96 [2/2] (0.00ns)   --->   "call fastcc void @ResizeStream.1(i64* %inStr_V_V, i8* %inStr2_V_V)" [S1/Compute.cpp:90]   --->   Operation 96 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 97 [1/2] (0.00ns)   --->   "call fastcc void @ResizeStream.1(i64* %inStr_V_V, i8* %inStr2_V_V)" [S1/Compute.cpp:90]   --->   Operation 97 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 98 [2/2] (0.00ns)   --->   "call fastcc void @CloneStream(i8* %inStr2_V_V, i8* %in_1_V_V, i8* %in_2_V_V)" [S1/Compute.cpp:91]   --->   Operation 98 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 99 [1/2] (0.00ns)   --->   "call fastcc void @CloneStream(i8* %inStr2_V_V, i8* %in_1_V_V, i8* %in_2_V_V)" [S1/Compute.cpp:91]   --->   Operation 99 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 100 [2/2] (0.00ns)   --->   "call fastcc void @Conv1DBuffer_new.2(i8* %in_1_V_V, i8* %cnv_1_V_V)" [S1/Compute.cpp:95]   --->   Operation 100 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 101 [2/2] (0.00ns)   --->   "call fastcc void @CloneStreamOnce(i8* %in_2_V_V, i8* %in_3_V_V)" [S1/Compute.cpp:99]   --->   Operation 101 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 102 [1/2] (0.00ns)   --->   "call fastcc void @Conv1DBuffer_new.2(i8* %in_1_V_V, i8* %cnv_1_V_V)" [S1/Compute.cpp:95]   --->   Operation 102 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 103 [1/2] (0.00ns)   --->   "call fastcc void @CloneStreamOnce(i8* %in_2_V_V, i8* %in_3_V_V)" [S1/Compute.cpp:99]   --->   Operation 103 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 104 [2/2] (0.00ns)   --->   "call fastcc void @Conv1DMac_new.2(i8* %cnv_1_V_V, i32* %cnv_2PRL_V_V)" [S1/Compute.cpp:96]   --->   Operation 104 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 105 [1/2] (0.00ns)   --->   "call fastcc void @Conv1DMac_new.2(i8* %cnv_1_V_V, i32* %cnv_2PRL_V_V)" [S1/Compute.cpp:96]   --->   Operation 105 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 106 [2/2] (0.00ns)   --->   "call fastcc void @Relu1D.2(i32* %cnv_2PRL_V_V, i32* %cnv_3PRL_V_V)" [S1/Compute.cpp:97]   --->   Operation 106 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 107 [1/2] (0.00ns)   --->   "call fastcc void @Relu1D.2(i32* %cnv_2PRL_V_V, i32* %cnv_3PRL_V_V)" [S1/Compute.cpp:97]   --->   Operation 107 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 108 [2/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.4(i32* %cnv_3PRL_V_V, i8* %cnv_4_V_V)" [S1/Compute.cpp:98]   --->   Operation 108 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 109 [1/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.4(i32* %cnv_3PRL_V_V, i8* %cnv_4_V_V)" [S1/Compute.cpp:98]   --->   Operation 109 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 110 [2/2] (0.00ns)   --->   "call fastcc void @grouperPE(i8* %in_3_V_V, i8* %cnv_4_V_V, i8* %cnv_5_V_V)" [S1/Compute.cpp:100]   --->   Operation 110 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 111 [1/2] (0.00ns)   --->   "call fastcc void @grouperPE(i8* %in_3_V_V, i8* %cnv_4_V_V, i8* %cnv_5_V_V)" [S1/Compute.cpp:100]   --->   Operation 111 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 112 [2/2] (0.00ns)   --->   "call fastcc void @Conv1DBuffer_new406(i8* %cnv_5_V_V, i8* %cnv_6_V_V)" [S1/Compute.cpp:102]   --->   Operation 112 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 113 [1/2] (0.00ns)   --->   "call fastcc void @Conv1DBuffer_new406(i8* %cnv_5_V_V, i8* %cnv_6_V_V)" [S1/Compute.cpp:102]   --->   Operation 113 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 114 [2/2] (0.00ns)   --->   "call fastcc void @Conv1DMac_new407(i8* %cnv_6_V_V, i32* %cnv_7PRL_V_V)" [S1/Compute.cpp:103]   --->   Operation 114 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 115 [1/2] (0.00ns)   --->   "call fastcc void @Conv1DMac_new407(i8* %cnv_6_V_V, i32* %cnv_7PRL_V_V)" [S1/Compute.cpp:103]   --->   Operation 115 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 116 [2/2] (0.00ns)   --->   "call fastcc void @Relu1D408(i32* %cnv_7PRL_V_V, i32* %cnv_8PRL_V_V)" [S1/Compute.cpp:104]   --->   Operation 116 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 117 [1/2] (0.00ns)   --->   "call fastcc void @Relu1D408(i32* %cnv_7PRL_V_V, i32* %cnv_8PRL_V_V)" [S1/Compute.cpp:104]   --->   Operation 117 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 118 [2/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.1(i32* %cnv_8PRL_V_V, i8* %cnv_9_V_V)" [S1/Compute.cpp:105]   --->   Operation 118 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 119 [1/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.1(i32* %cnv_8PRL_V_V, i8* %cnv_9_V_V)" [S1/Compute.cpp:105]   --->   Operation 119 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 120 [2/2] (0.00ns)   --->   "call fastcc void @Conv1DBuffer_new410(i8* %cnv_9_V_V, i8* %cnv_10_V_V)" [S1/Compute.cpp:107]   --->   Operation 120 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 121 [1/2] (0.00ns)   --->   "call fastcc void @Conv1DBuffer_new410(i8* %cnv_9_V_V, i8* %cnv_10_V_V)" [S1/Compute.cpp:107]   --->   Operation 121 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 122 [2/2] (0.00ns)   --->   "call fastcc void @Conv1DMac_new411(i8* %cnv_10_V_V, i32* %cnv_11PRL_V_V)" [S1/Compute.cpp:108]   --->   Operation 122 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 123 [1/2] (0.00ns)   --->   "call fastcc void @Conv1DMac_new411(i8* %cnv_10_V_V, i32* %cnv_11PRL_V_V)" [S1/Compute.cpp:108]   --->   Operation 123 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 124 [2/2] (0.00ns)   --->   "call fastcc void @Relu1D412(i32* %cnv_11PRL_V_V, i32* %cnv_12PRL_V_V)" [S1/Compute.cpp:109]   --->   Operation 124 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 125 [1/2] (0.00ns)   --->   "call fastcc void @Relu1D412(i32* %cnv_11PRL_V_V, i32* %cnv_12PRL_V_V)" [S1/Compute.cpp:109]   --->   Operation 125 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 126 [2/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo(i32* %cnv_12PRL_V_V, i8* %cnv_13_V_V)" [S1/Compute.cpp:110]   --->   Operation 126 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 127 [1/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo(i32* %cnv_12PRL_V_V, i8* %cnv_13_V_V)" [S1/Compute.cpp:110]   --->   Operation 127 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 128 [2/2] (0.00ns)   --->   "call fastcc void @Conv1DBuffer_new(i8* %cnv_13_V_V, i8* %cnv_14_V_V)" [S1/Compute.cpp:112]   --->   Operation 128 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 129 [1/2] (0.00ns)   --->   "call fastcc void @Conv1DBuffer_new(i8* %cnv_13_V_V, i8* %cnv_14_V_V)" [S1/Compute.cpp:112]   --->   Operation 129 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 0.00>
ST_35 : Operation 130 [2/2] (0.00ns)   --->   "call fastcc void @Conv1DMac_new(i8* %cnv_14_V_V, i32* %cnv_15PRL_V_V)" [S1/Compute.cpp:113]   --->   Operation 130 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 0.00>
ST_36 : Operation 131 [1/2] (0.00ns)   --->   "call fastcc void @Conv1DMac_new(i8* %cnv_14_V_V, i32* %cnv_15PRL_V_V)" [S1/Compute.cpp:113]   --->   Operation 131 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 0.00>
ST_37 : Operation 132 [2/2] (0.00ns)   --->   "call fastcc void @Relu1D(i32* %cnv_15PRL_V_V, i32* %cnv_16PRL_V_V)" [S1/Compute.cpp:114]   --->   Operation 132 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 0.00>
ST_38 : Operation 133 [1/2] (0.00ns)   --->   "call fastcc void @Relu1D(i32* %cnv_15PRL_V_V, i32* %cnv_16PRL_V_V)" [S1/Compute.cpp:114]   --->   Operation 133 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 0.00>
ST_39 : Operation 134 [2/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.2(i32* %cnv_16PRL_V_V, i8* %cnv_17_V_V)" [S1/Compute.cpp:115]   --->   Operation 134 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 0.00>
ST_40 : Operation 135 [1/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.2(i32* %cnv_16PRL_V_V, i8* %cnv_17_V_V)" [S1/Compute.cpp:115]   --->   Operation 135 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 0.00>
ST_41 : Operation 136 [2/2] (0.00ns)   --->   "call fastcc void @StreamingMaxPool_Pre(i8* %cnv_17_V_V, i8* %cnv_18_V_V)" [S1/Compute.cpp:117]   --->   Operation 136 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 0.00>
ST_42 : Operation 137 [1/2] (0.00ns)   --->   "call fastcc void @StreamingMaxPool_Pre(i8* %cnv_17_V_V, i8* %cnv_18_V_V)" [S1/Compute.cpp:117]   --->   Operation 137 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 0.00>
ST_43 : Operation 138 [2/2] (0.00ns)   --->   "call fastcc void @Conv1DBuffer_new414(i8* %cnv_18_V_V, i8* %cnv_19_V_V)" [S1/Compute.cpp:119]   --->   Operation 138 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 0.00>
ST_44 : Operation 139 [1/2] (0.00ns)   --->   "call fastcc void @Conv1DBuffer_new414(i8* %cnv_18_V_V, i8* %cnv_19_V_V)" [S1/Compute.cpp:119]   --->   Operation 139 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 44> <Delay = 0.00>
ST_45 : Operation 140 [2/2] (0.00ns)   --->   "call fastcc void @Conv1DMac_new415(i8* %cnv_19_V_V, i32* %cnv_20PRL_V_V)" [S1/Compute.cpp:120]   --->   Operation 140 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 0.00>
ST_46 : Operation 141 [1/2] (0.00ns)   --->   "call fastcc void @Conv1DMac_new415(i8* %cnv_19_V_V, i32* %cnv_20PRL_V_V)" [S1/Compute.cpp:120]   --->   Operation 141 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 0.00>
ST_47 : Operation 142 [2/2] (0.00ns)   --->   "call fastcc void @Relu1D416(i32* %cnv_20PRL_V_V, i32* %cnv_21PRL_V_V)" [S1/Compute.cpp:121]   --->   Operation 142 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 0.00>
ST_48 : Operation 143 [1/2] (0.00ns)   --->   "call fastcc void @Relu1D416(i32* %cnv_20PRL_V_V, i32* %cnv_21PRL_V_V)" [S1/Compute.cpp:121]   --->   Operation 143 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 48> <Delay = 0.00>
ST_49 : Operation 144 [2/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.3(i32* %cnv_21PRL_V_V, i8* %cnv_22_V_V)" [S1/Compute.cpp:122]   --->   Operation 144 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 0.00>
ST_50 : Operation 145 [1/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.3(i32* %cnv_21PRL_V_V, i8* %cnv_22_V_V)" [S1/Compute.cpp:122]   --->   Operation 145 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 50> <Delay = 0.00>
ST_51 : Operation 146 [2/2] (0.00ns)   --->   "call fastcc void @Conv1DBuffer_new.1(i8* %cnv_22_V_V, i8* %cnv_23_V_V)" [S1/Compute.cpp:124]   --->   Operation 146 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 51> <Delay = 0.00>
ST_52 : Operation 147 [1/2] (0.00ns)   --->   "call fastcc void @Conv1DBuffer_new.1(i8* %cnv_22_V_V, i8* %cnv_23_V_V)" [S1/Compute.cpp:124]   --->   Operation 147 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 52> <Delay = 0.00>
ST_53 : Operation 148 [2/2] (0.00ns)   --->   "call fastcc void @Conv1DMac_new.1(i8* %cnv_23_V_V, i32* %cnv_24PRL_V_V)" [S1/Compute.cpp:125]   --->   Operation 148 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 53> <Delay = 0.00>
ST_54 : Operation 149 [1/2] (0.00ns)   --->   "call fastcc void @Conv1DMac_new.1(i8* %cnv_23_V_V, i32* %cnv_24PRL_V_V)" [S1/Compute.cpp:125]   --->   Operation 149 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 54> <Delay = 0.00>
ST_55 : Operation 150 [2/2] (0.00ns)   --->   "call fastcc void @Relu1D.1(i32* %cnv_24PRL_V_V, i32* %cnv_25PRL_V_V)" [S1/Compute.cpp:126]   --->   Operation 150 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 55> <Delay = 0.00>
ST_56 : Operation 151 [1/2] (0.00ns)   --->   "call fastcc void @Relu1D.1(i32* %cnv_24PRL_V_V, i32* %cnv_25PRL_V_V)" [S1/Compute.cpp:126]   --->   Operation 151 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 56> <Delay = 0.00>
ST_57 : Operation 152 [2/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.5(i32* %cnv_25PRL_V_V, i8* %outStr_V_V)" [S1/Compute.cpp:127]   --->   Operation 152 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 57> <Delay = 0.00>
ST_58 : Operation 153 [1/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.5(i32* %cnv_25PRL_V_V, i8* %outStr_V_V)" [S1/Compute.cpp:127]   --->   Operation 153 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 58> <Delay = 0.00>
ST_59 : Operation 154 [2/2] (0.00ns)   --->   "call fastcc void @ResizeStream(i8* %outStr_V_V, i64* %s1_out_V_V)" [S1/Compute.cpp:128]   --->   Operation 154 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 59> <Delay = 0.00>
ST_60 : Operation 155 [1/2] (0.00ns)   --->   "call fastcc void @ResizeStream(i8* %outStr_V_V, i64* %s1_out_V_V)" [S1/Compute.cpp:128]   --->   Operation 155 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 60> <Delay = 0.00>
ST_61 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %hostmem), !map !1033"   --->   Operation 156 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1) nounwind" [S1/Compute.cpp:93]   --->   Operation 157 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %s1_out_V_V), !map !1039"   --->   Operation 158 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @computeS1_str) nounwind"   --->   Operation 159 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 160 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @inStr_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str430, [1 x i8]* @p_str430, i32 1024, i32 1024, i64* %inStr_V_V, i64* %inStr_V_V)"   --->   Operation 160 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %inStr_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str431, i32 0, i32 0, [1 x i8]* @p_str432, [1 x i8]* @p_str433, [1 x i8]* @p_str434, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str435, [1 x i8]* @p_str436)"   --->   Operation 161 'specinterface' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 162 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @inStr2_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str437, [1 x i8]* @p_str437, i32 1024, i32 1024, i8* %inStr2_V_V, i8* %inStr2_V_V)"   --->   Operation 162 'specchannel' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %inStr2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str438, i32 0, i32 0, [1 x i8]* @p_str439, [1 x i8]* @p_str440, [1 x i8]* @p_str441, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str442, [1 x i8]* @p_str443)"   --->   Operation 163 'specinterface' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 164 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @in_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str444, [1 x i8]* @p_str444, i32 1024, i32 1024, i8* %in_1_V_V, i8* %in_1_V_V)"   --->   Operation 164 'specchannel' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str445, i32 0, i32 0, [1 x i8]* @p_str446, [1 x i8]* @p_str447, [1 x i8]* @p_str448, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str449, [1 x i8]* @p_str450)"   --->   Operation 165 'specinterface' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 166 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @in_2_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str451, [1 x i8]* @p_str451, i32 1024, i32 1024, i8* %in_2_V_V, i8* %in_2_V_V)"   --->   Operation 166 'specchannel' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str452, i32 0, i32 0, [1 x i8]* @p_str453, [1 x i8]* @p_str454, [1 x i8]* @p_str455, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str456, [1 x i8]* @p_str457)"   --->   Operation 167 'specinterface' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 168 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @in_3_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str458, [1 x i8]* @p_str458, i32 1024, i32 1024, i8* %in_3_V_V, i8* %in_3_V_V)"   --->   Operation 168 'specchannel' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str459, i32 0, i32 0, [1 x i8]* @p_str460, [1 x i8]* @p_str461, [1 x i8]* @p_str462, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str463, [1 x i8]* @p_str464)"   --->   Operation 169 'specinterface' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 170 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @cnv_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str465, [1 x i8]* @p_str465, i32 1024, i32 1024, i8* %cnv_1_V_V, i8* %cnv_1_V_V)"   --->   Operation 170 'specchannel' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %cnv_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str466, i32 0, i32 0, [1 x i8]* @p_str467, [1 x i8]* @p_str468, [1 x i8]* @p_str469, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str470, [1 x i8]* @p_str471)"   --->   Operation 171 'specinterface' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 172 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @cnv_2PRL_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str472, [1 x i8]* @p_str472, i32 1024, i32 1024, i32* %cnv_2PRL_V_V, i32* %cnv_2PRL_V_V)"   --->   Operation 172 'specchannel' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cnv_2PRL_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str473, i32 0, i32 0, [1 x i8]* @p_str474, [1 x i8]* @p_str475, [1 x i8]* @p_str476, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str477, [1 x i8]* @p_str478)"   --->   Operation 173 'specinterface' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 174 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @cnv_3PRL_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str479, [1 x i8]* @p_str479, i32 1024, i32 1024, i32* %cnv_3PRL_V_V, i32* %cnv_3PRL_V_V)"   --->   Operation 174 'specchannel' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cnv_3PRL_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str480, i32 0, i32 0, [1 x i8]* @p_str481, [1 x i8]* @p_str482, [1 x i8]* @p_str483, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str484, [1 x i8]* @p_str485)"   --->   Operation 175 'specinterface' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 176 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @cnv_4_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str486, [1 x i8]* @p_str486, i32 1024, i32 1024, i8* %cnv_4_V_V, i8* %cnv_4_V_V)"   --->   Operation 176 'specchannel' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %cnv_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str487, i32 0, i32 0, [1 x i8]* @p_str488, [1 x i8]* @p_str489, [1 x i8]* @p_str490, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str491, [1 x i8]* @p_str492)"   --->   Operation 177 'specinterface' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 178 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @cnv_5_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str493, [1 x i8]* @p_str493, i32 1024, i32 1024, i8* %cnv_5_V_V, i8* %cnv_5_V_V)"   --->   Operation 178 'specchannel' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %cnv_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str494, i32 0, i32 0, [1 x i8]* @p_str495, [1 x i8]* @p_str496, [1 x i8]* @p_str497, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str498, [1 x i8]* @p_str499)"   --->   Operation 179 'specinterface' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 180 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @cnv_6_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str500, [1 x i8]* @p_str500, i32 2, i32 2, i8* %cnv_6_V_V, i8* %cnv_6_V_V)"   --->   Operation 180 'specchannel' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %cnv_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str501, i32 0, i32 0, [1 x i8]* @p_str502, [1 x i8]* @p_str503, [1 x i8]* @p_str504, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str505, [1 x i8]* @p_str506)"   --->   Operation 181 'specinterface' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 182 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @cnv_7PRL_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str507, [1 x i8]* @p_str507, i32 2, i32 2, i32* %cnv_7PRL_V_V, i32* %cnv_7PRL_V_V)"   --->   Operation 182 'specchannel' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cnv_7PRL_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str508, i32 0, i32 0, [1 x i8]* @p_str509, [1 x i8]* @p_str510, [1 x i8]* @p_str511, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str512, [1 x i8]* @p_str513)"   --->   Operation 183 'specinterface' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 184 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @cnv_8PRL_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str514, [1 x i8]* @p_str514, i32 2, i32 2, i32* %cnv_8PRL_V_V, i32* %cnv_8PRL_V_V)"   --->   Operation 184 'specchannel' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cnv_8PRL_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str515, i32 0, i32 0, [1 x i8]* @p_str516, [1 x i8]* @p_str517, [1 x i8]* @p_str518, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str519, [1 x i8]* @p_str520)"   --->   Operation 185 'specinterface' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 186 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @cnv_9_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str521, [1 x i8]* @p_str521, i32 2, i32 2, i8* %cnv_9_V_V, i8* %cnv_9_V_V)"   --->   Operation 186 'specchannel' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %cnv_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str522, i32 0, i32 0, [1 x i8]* @p_str523, [1 x i8]* @p_str524, [1 x i8]* @p_str525, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str526, [1 x i8]* @p_str527)"   --->   Operation 187 'specinterface' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 188 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @cnv_10_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str528, [1 x i8]* @p_str528, i32 2, i32 2, i8* %cnv_10_V_V, i8* %cnv_10_V_V)"   --->   Operation 188 'specchannel' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %cnv_10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str529, i32 0, i32 0, [1 x i8]* @p_str530, [1 x i8]* @p_str531, [1 x i8]* @p_str532, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str533, [1 x i8]* @p_str534)"   --->   Operation 189 'specinterface' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 190 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @cnv_11PRL_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str535, [1 x i8]* @p_str535, i32 2, i32 2, i32* %cnv_11PRL_V_V, i32* %cnv_11PRL_V_V)"   --->   Operation 190 'specchannel' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cnv_11PRL_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str536, i32 0, i32 0, [1 x i8]* @p_str537, [1 x i8]* @p_str538, [1 x i8]* @p_str539, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str540, [1 x i8]* @p_str541)"   --->   Operation 191 'specinterface' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 192 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @cnv_12PRL_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str542, [1 x i8]* @p_str542, i32 2, i32 2, i32* %cnv_12PRL_V_V, i32* %cnv_12PRL_V_V)"   --->   Operation 192 'specchannel' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cnv_12PRL_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str543, i32 0, i32 0, [1 x i8]* @p_str544, [1 x i8]* @p_str545, [1 x i8]* @p_str546, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str547, [1 x i8]* @p_str548)"   --->   Operation 193 'specinterface' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 194 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @cnv_13_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str549, [1 x i8]* @p_str549, i32 2, i32 2, i8* %cnv_13_V_V, i8* %cnv_13_V_V)"   --->   Operation 194 'specchannel' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %cnv_13_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str550, i32 0, i32 0, [1 x i8]* @p_str551, [1 x i8]* @p_str552, [1 x i8]* @p_str553, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str554, [1 x i8]* @p_str555)"   --->   Operation 195 'specinterface' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 196 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @cnv_14_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str556, [1 x i8]* @p_str556, i32 2, i32 2, i8* %cnv_14_V_V, i8* %cnv_14_V_V)"   --->   Operation 196 'specchannel' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %cnv_14_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str557, i32 0, i32 0, [1 x i8]* @p_str558, [1 x i8]* @p_str559, [1 x i8]* @p_str560, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str561, [1 x i8]* @p_str562)"   --->   Operation 197 'specinterface' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 198 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @cnv_15PRL_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str563, [1 x i8]* @p_str563, i32 2, i32 2, i32* %cnv_15PRL_V_V, i32* %cnv_15PRL_V_V)"   --->   Operation 198 'specchannel' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cnv_15PRL_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str564, i32 0, i32 0, [1 x i8]* @p_str565, [1 x i8]* @p_str566, [1 x i8]* @p_str567, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str568, [1 x i8]* @p_str569)"   --->   Operation 199 'specinterface' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 200 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @cnv_16PRL_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str570, [1 x i8]* @p_str570, i32 2, i32 2, i32* %cnv_16PRL_V_V, i32* %cnv_16PRL_V_V)"   --->   Operation 200 'specchannel' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cnv_16PRL_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str571, i32 0, i32 0, [1 x i8]* @p_str572, [1 x i8]* @p_str573, [1 x i8]* @p_str574, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str575, [1 x i8]* @p_str576)"   --->   Operation 201 'specinterface' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 202 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @cnv_17_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str577, [1 x i8]* @p_str577, i32 2, i32 2, i8* %cnv_17_V_V, i8* %cnv_17_V_V)"   --->   Operation 202 'specchannel' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %cnv_17_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str578, i32 0, i32 0, [1 x i8]* @p_str579, [1 x i8]* @p_str580, [1 x i8]* @p_str581, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str582, [1 x i8]* @p_str583)"   --->   Operation 203 'specinterface' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 204 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @cnv_18_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str584, [1 x i8]* @p_str584, i32 2, i32 2, i8* %cnv_18_V_V, i8* %cnv_18_V_V)"   --->   Operation 204 'specchannel' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 205 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %cnv_18_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str585, i32 0, i32 0, [1 x i8]* @p_str586, [1 x i8]* @p_str587, [1 x i8]* @p_str588, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str589, [1 x i8]* @p_str590)"   --->   Operation 205 'specinterface' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 206 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @cnv_19_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str591, [1 x i8]* @p_str591, i32 2, i32 2, i8* %cnv_19_V_V, i8* %cnv_19_V_V)"   --->   Operation 206 'specchannel' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %cnv_19_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str592, i32 0, i32 0, [1 x i8]* @p_str593, [1 x i8]* @p_str594, [1 x i8]* @p_str595, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str596, [1 x i8]* @p_str597)"   --->   Operation 207 'specinterface' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 208 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @cnv_20PRL_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str598, [1 x i8]* @p_str598, i32 2, i32 2, i32* %cnv_20PRL_V_V, i32* %cnv_20PRL_V_V)"   --->   Operation 208 'specchannel' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 209 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cnv_20PRL_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str599, i32 0, i32 0, [1 x i8]* @p_str600, [1 x i8]* @p_str601, [1 x i8]* @p_str602, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str603, [1 x i8]* @p_str604)"   --->   Operation 209 'specinterface' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 210 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @cnv_21PRL_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str605, [1 x i8]* @p_str605, i32 2, i32 2, i32* %cnv_21PRL_V_V, i32* %cnv_21PRL_V_V)"   --->   Operation 210 'specchannel' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cnv_21PRL_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str606, i32 0, i32 0, [1 x i8]* @p_str607, [1 x i8]* @p_str608, [1 x i8]* @p_str609, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str610, [1 x i8]* @p_str611)"   --->   Operation 211 'specinterface' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 212 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @cnv_22_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str612, [1 x i8]* @p_str612, i32 2, i32 2, i8* %cnv_22_V_V, i8* %cnv_22_V_V)"   --->   Operation 212 'specchannel' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 213 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %cnv_22_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str613, i32 0, i32 0, [1 x i8]* @p_str614, [1 x i8]* @p_str615, [1 x i8]* @p_str616, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str617, [1 x i8]* @p_str618)"   --->   Operation 213 'specinterface' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 214 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @cnv_23_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str619, [1 x i8]* @p_str619, i32 2, i32 2, i8* %cnv_23_V_V, i8* %cnv_23_V_V)"   --->   Operation 214 'specchannel' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 215 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %cnv_23_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str620, i32 0, i32 0, [1 x i8]* @p_str621, [1 x i8]* @p_str622, [1 x i8]* @p_str623, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str624, [1 x i8]* @p_str625)"   --->   Operation 215 'specinterface' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 216 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @cnv_24PRL_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str626, [1 x i8]* @p_str626, i32 2, i32 2, i32* %cnv_24PRL_V_V, i32* %cnv_24PRL_V_V)"   --->   Operation 216 'specchannel' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 217 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cnv_24PRL_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str627, i32 0, i32 0, [1 x i8]* @p_str628, [1 x i8]* @p_str629, [1 x i8]* @p_str630, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str631, [1 x i8]* @p_str632)"   --->   Operation 217 'specinterface' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 218 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @cnv_25PRL_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str633, [1 x i8]* @p_str633, i32 2, i32 2, i32* %cnv_25PRL_V_V, i32* %cnv_25PRL_V_V)"   --->   Operation 218 'specchannel' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 219 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cnv_25PRL_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str634, i32 0, i32 0, [1 x i8]* @p_str635, [1 x i8]* @p_str636, [1 x i8]* @p_str637, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str638, [1 x i8]* @p_str639)"   --->   Operation 219 'specinterface' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 220 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @outStr_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str640, [1 x i8]* @p_str640, i32 2, i32 2, i8* %outStr_V_V, i8* %outStr_V_V)"   --->   Operation 220 'specchannel' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 221 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %outStr_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str641, i32 0, i32 0, [1 x i8]* @p_str642, [1 x i8]* @p_str643, [1 x i8]* @p_str644, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str645, [1 x i8]* @p_str646)"   --->   Operation 221 'specinterface' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 222 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %hostmem, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1536, [8 x i8]* @p_str17, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [S1/Compute.cpp:20]   --->   Operation 222 'specinterface' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 223 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %inPtr_V, [10 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str20, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [S1/Compute.cpp:21]   --->   Operation 223 'specinterface' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 224 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %s1_out_V_V, [5 x i8]* @p_str21, i32 1, i32 1, [5 x i8]* @p_str22, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [S1/Compute.cpp:22]   --->   Operation 224 'specinterface' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 225 [1/1] (0.00ns)   --->   "ret void" [S1/Compute.cpp:130]   --->   Operation 225 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'inPtr_V' [32]  (1 ns)
	'call' operation (S1/Compute.cpp:89) to 'Mem2Stream' [129]  (0 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 0ns
The critical path consists of the following:

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 0ns
The critical path consists of the following:

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 0ns
The critical path consists of the following:

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 0ns
The critical path consists of the following:

 <State 37>: 0ns
The critical path consists of the following:

 <State 38>: 0ns
The critical path consists of the following:

 <State 39>: 0ns
The critical path consists of the following:

 <State 40>: 0ns
The critical path consists of the following:

 <State 41>: 0ns
The critical path consists of the following:

 <State 42>: 0ns
The critical path consists of the following:

 <State 43>: 0ns
The critical path consists of the following:

 <State 44>: 0ns
The critical path consists of the following:

 <State 45>: 0ns
The critical path consists of the following:

 <State 46>: 0ns
The critical path consists of the following:

 <State 47>: 0ns
The critical path consists of the following:

 <State 48>: 0ns
The critical path consists of the following:

 <State 49>: 0ns
The critical path consists of the following:

 <State 50>: 0ns
The critical path consists of the following:

 <State 51>: 0ns
The critical path consists of the following:

 <State 52>: 0ns
The critical path consists of the following:

 <State 53>: 0ns
The critical path consists of the following:

 <State 54>: 0ns
The critical path consists of the following:

 <State 55>: 0ns
The critical path consists of the following:

 <State 56>: 0ns
The critical path consists of the following:

 <State 57>: 0ns
The critical path consists of the following:

 <State 58>: 0ns
The critical path consists of the following:

 <State 59>: 0ns
The critical path consists of the following:

 <State 60>: 0ns
The critical path consists of the following:

 <State 61>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
