/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  reg [5:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [19:0] celloutsig_1_0z;
  wire [16:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [13:0] celloutsig_1_6z;
  wire [26:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = ~celloutsig_1_5z;
  assign celloutsig_0_3z = ~((celloutsig_0_2z | in_data[11]) & (celloutsig_0_1z[2] | celloutsig_0_0z[1]));
  assign celloutsig_1_18z = celloutsig_1_13z[2] | ~(celloutsig_1_2z);
  assign celloutsig_0_0z = in_data[80:78] & in_data[67:65];
  assign celloutsig_1_1z = in_data[126:119] & celloutsig_1_0z[13:6];
  assign celloutsig_1_14z = in_data[136:134] & { celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_9z };
  assign celloutsig_1_7z = { celloutsig_1_0z[10:1], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_3z } / { 1'h1, in_data[188:179], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_4z = { in_data[60:57], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z } === in_data[88:80];
  assign celloutsig_1_13z = celloutsig_1_0z[16:0] % { 1'h1, celloutsig_1_0z[17:3], celloutsig_1_4z };
  assign celloutsig_1_6z = { celloutsig_1_0z[6:4], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z } * { celloutsig_1_0z[11:8], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_3z = celloutsig_1_1z[5:0] != { in_data[171:167], celloutsig_1_2z };
  assign celloutsig_1_9z = { celloutsig_1_1z[6:0], celloutsig_1_1z } != celloutsig_1_7z[17:3];
  assign celloutsig_1_19z = - { in_data[98:96], celloutsig_1_14z, celloutsig_1_18z };
  assign celloutsig_0_5z = in_data[14:11] !== { celloutsig_0_1z[4:2], celloutsig_0_3z };
  assign celloutsig_1_4z = celloutsig_1_3z & celloutsig_1_0z[14];
  assign celloutsig_1_0z = in_data[132:113] ~^ in_data[165:146];
  always_latch
    if (!clkin_data[32]) celloutsig_0_1z = 6'h00;
    else if (!celloutsig_1_18z) celloutsig_0_1z = in_data[23:18];
  assign celloutsig_1_2z = ~((in_data[134] & celloutsig_1_1z[7]) | (celloutsig_1_1z[2] & in_data[187]));
  assign celloutsig_1_5z = ~((celloutsig_1_4z & celloutsig_1_2z) | (celloutsig_1_3z & celloutsig_1_1z[6]));
  assign celloutsig_0_2z = ~((in_data[16] & celloutsig_0_1z[5]) | (celloutsig_0_1z[4] & in_data[94]));
  assign { out_data[128], out_data[102:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_4z, celloutsig_0_5z };
endmodule
