; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_per_fused_mul_sub_sum_3(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, i32 %4, i32 %5) local_unnamed_addr !dbg !7 {
  %7 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %8 = shl i32 %7, 5, !dbg !11
  %9 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %10 = and i32 %9, 31, !dbg !12
  %11 = lshr i32 %9, 2, !dbg !12
  %12 = and i32 %11, 31, !dbg !12
  %13 = or disjoint i32 %8, %10, !dbg !13
  %14 = or disjoint i32 %8, %12, !dbg !13
  %15 = icmp slt i32 %14, 64, !dbg !14
  %16 = icmp slt i32 %13, 64, !dbg !14
  %17 = lshr i32 %9, 5, !dbg !15
  %18 = shl i32 %9, 2, !dbg !15
  %19 = and i32 %18, 12, !dbg !15
  %20 = sdiv i32 %13, 4, !dbg !16
  %21 = srem i32 %20, 4, !dbg !17
  %22 = sdiv i32 %13, 16, !dbg !18
  %.frozen = freeze i32 %14, !dbg !18
  %23 = sdiv i32 %.frozen, 16, !dbg !18
  %24 = srem i32 %14, 4, !dbg !19
  %25 = mul i32 %23, 16, !dbg !20
  %.decomposed = sub i32 %.frozen, %25, !dbg !20
  %26 = shl nuw nsw i32 %17, 2, !dbg !21
  %27 = and i32 %26, 12, !dbg !21
  %28 = shl i32 %22, 6, !dbg !22
  %29 = shl i32 %23, 6, !dbg !22
  %30 = add i32 %28, %21, !dbg !23
  %31 = add i32 %30, %27, !dbg !24
  %32 = add i32 %30, 16, !dbg !23
  %33 = add nuw i32 %32, %27, !dbg !24
  %34 = add i32 %30, 32, !dbg !23
  %35 = add nuw i32 %34, %27, !dbg !24
  %36 = add i32 %30, 48, !dbg !23
  %37 = add nuw i32 %36, %27, !dbg !24
  %38 = sext i32 %31 to i64, !dbg !25
  %39 = getelementptr float, ptr addrspace(1) %0, i64 %38, !dbg !25
  %40 = sext i32 %33 to i64, !dbg !25
  %41 = getelementptr float, ptr addrspace(1) %0, i64 %40, !dbg !25
  %42 = sext i32 %35 to i64, !dbg !25
  %43 = getelementptr float, ptr addrspace(1) %0, i64 %42, !dbg !25
  %44 = sext i32 %37 to i64, !dbg !25
  %45 = getelementptr float, ptr addrspace(1) %0, i64 %44, !dbg !25
  %46 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %39, i1 %16, i32 0, i1 %16) #3, !dbg !26
  %47 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %41, i1 %16, i32 0, i1 %16) #3, !dbg !26
  %48 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %43, i1 %16, i32 0, i1 %16) #3, !dbg !26
  %49 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %45, i1 %16, i32 0, i1 %16) #3, !dbg !26
  %50 = shl i32 %9, 4, !dbg !26
  %51 = and i32 %50, 496, !dbg !26
  %52 = and i32 %17, 3, !dbg !26
  %53 = or disjoint i32 %51, %52, !dbg !26
  %54 = and i32 %18, 508, !dbg !26
  %55 = getelementptr i8, ptr addrspace(3) @global_smem, i32 %51, !dbg !26
  %56 = getelementptr float, ptr addrspace(3) %55, i32 %53, !dbg !26
  %57 = insertelement <1 x i32> poison, i32 %46, i64 0, !dbg !26
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %56, <1 x i32> %57, i1 true) #3, !dbg !26
  %58 = or disjoint i32 %53, 4, !dbg !26
  %59 = getelementptr float, ptr addrspace(3) %55, i32 %58, !dbg !26
  %60 = insertelement <1 x i32> poison, i32 %47, i64 0, !dbg !26
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %59, <1 x i32> %60, i1 true) #3, !dbg !26
  %61 = or disjoint i32 %53, 8, !dbg !26
  %62 = getelementptr float, ptr addrspace(3) %55, i32 %61, !dbg !26
  %63 = insertelement <1 x i32> poison, i32 %48, i64 0, !dbg !26
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %62, <1 x i32> %63, i1 true) #3, !dbg !26
  %64 = or disjoint i32 %53, 12, !dbg !26
  %65 = getelementptr float, ptr addrspace(3) %55, i32 %64, !dbg !26
  %66 = insertelement <1 x i32> poison, i32 %49, i64 0, !dbg !26
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %65, <1 x i32> %66, i1 true) #3, !dbg !26
  tail call void @llvm.nvvm.barrier0(), !dbg !26
  %67 = and i32 %9, 124, !dbg !26
  %68 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %67, !dbg !26
  %69 = getelementptr inbounds float, ptr addrspace(3) %68, i32 %54, !dbg !26
  %70 = load float, ptr addrspace(3) %69, align 16, !dbg !26
  %71 = getelementptr inbounds i8, ptr addrspace(3) %69, i32 4, !dbg !26
  %72 = load float, ptr addrspace(3) %71, align 4, !dbg !26
  %73 = getelementptr inbounds i8, ptr addrspace(3) %69, i32 8, !dbg !26
  %74 = load float, ptr addrspace(3) %73, align 8, !dbg !26
  %75 = getelementptr inbounds i8, ptr addrspace(3) %69, i32 12, !dbg !26
  %76 = load float, ptr addrspace(3) %75, align 4, !dbg !26
  %77 = shl nsw i32 %24, 4, !dbg !27
  %78 = or disjoint i32 %77, %19, !dbg !28
  %79 = add i32 %78, %29, !dbg !29
  %80 = sext i32 %79 to i64, !dbg !30
  %81 = getelementptr float, ptr addrspace(1) %1, i64 %80, !dbg !30
  %82 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %81, i1 %15, i32 0, i1 %15, i32 0, i1 %15, i32 0, i1 %15, i32 0, i1 %15) #3, !dbg !31
  %83 = extractvalue { i32, i32, i32, i32 } %82, 0, !dbg !31
  %84 = extractvalue { i32, i32, i32, i32 } %82, 1, !dbg !31
  %85 = extractvalue { i32, i32, i32, i32 } %82, 2, !dbg !31
  %86 = extractvalue { i32, i32, i32, i32 } %82, 3, !dbg !31
  %87 = bitcast i32 %83 to float, !dbg !31
  %88 = bitcast i32 %84 to float, !dbg !31
  %89 = bitcast i32 %85 to float, !dbg !31
  %90 = bitcast i32 %86 to float, !dbg !31
  %91 = sext i32 %.decomposed to i64, !dbg !32
  %92 = getelementptr float, ptr addrspace(1) %2, i64 %91, !dbg !32
  %93 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %92, i1 %15) #3, !dbg !33
  %94 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %92, i1 %15) #3, !dbg !33
  %95 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %92, i1 %15) #3, !dbg !33
  %96 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %92, i1 %15) #3, !dbg !33
  %97 = bitcast i32 %96 to float, !dbg !33
  %98 = fsub float %87, %97, !dbg !34
  %99 = fsub float %88, %97, !dbg !34
  %100 = fsub float %89, %97, !dbg !34
  %101 = fsub float %90, %97, !dbg !34
  %102 = fmul float %70, %98, !dbg !35
  %103 = fmul float %72, %99, !dbg !35
  %104 = fmul float %74, %100, !dbg !35
  %105 = fmul float %76, %101, !dbg !35
  %106 = fadd float %102, %103, !dbg !36
  %107 = fadd float %104, %106, !dbg !36
  %108 = fadd float %105, %107, !dbg !36
  %109 = select i1 %15, float %108, float 0.000000e+00, !dbg !36
  %110 = bitcast float %109 to i32, !dbg !41
  %111 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %110, i32 2, i32 31), !dbg !41
  %112 = bitcast i32 %111 to float, !dbg !41
  %113 = fadd float %109, %112, !dbg !36
  %114 = bitcast float %113 to i32, !dbg !41
  %115 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %114, i32 1, i32 31), !dbg !41
  %116 = bitcast i32 %115 to float, !dbg !41
  %117 = fadd float %113, %116, !dbg !36
  tail call void @llvm.nvvm.barrier0(), !dbg !42
  %118 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %12, !dbg !42
  %119 = bitcast float %117 to <1 x i32>, !dbg !42
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %118, <1 x i32> %119, i1 true) #3, !dbg !42
  tail call void @llvm.nvvm.barrier0(), !dbg !42
  %120 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %10, !dbg !42
  %121 = load i32, ptr addrspace(3) %120, align 4, !dbg !42
  %122 = sext i32 %13 to i64, !dbg !43
  %123 = getelementptr float, ptr addrspace(1) %3, i64 %122, !dbg !43
  %124 = and i32 %9, 96, !dbg !44
  %125 = icmp eq i32 %124, 0, !dbg !44
  %126 = and i1 %125, %16, !dbg !44
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %121, ptr addrspace(1) %123, i1 %126) #3, !dbg !44
  ret void, !dbg !45
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cfifqvbzsrbmpgcwlzybe23pvr2fdzpg4bxh4qxo7lf6c5l3ypse.py", directory: "inductor_cache/fi")
!4 = !{ptr @triton_per_fused_mul_sub_sum_3, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused_mul_sub_sum_3, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused_mul_sub_sum_3", linkageName: "triton_per_fused_mul_sub_sum_3", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 23, column: 28, scope: !7)
!11 = !DILocation(line: 23, column: 33, scope: !7)
!12 = !DILocation(line: 24, column: 44, scope: !7)
!13 = !DILocation(line: 24, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 21, scope: !7)
!15 = !DILocation(line: 26, column: 34, scope: !7)
!16 = !DILocation(line: 30, column: 21, scope: !7)
!17 = !DILocation(line: 30, column: 26, scope: !7)
!18 = !DILocation(line: 31, column: 19, scope: !7)
!19 = !DILocation(line: 32, column: 19, scope: !7)
!20 = !DILocation(line: 33, column: 19, scope: !7)
!21 = !DILocation(line: 35, column: 37, scope: !7)
!22 = !DILocation(line: 35, column: 45, scope: !7)
!23 = !DILocation(line: 35, column: 35, scope: !7)
!24 = !DILocation(line: 35, column: 42, scope: !7)
!25 = !DILocation(line: 35, column: 30, scope: !7)
!26 = !DILocation(line: 35, column: 50, scope: !7)
!27 = !DILocation(line: 36, column: 38, scope: !7)
!28 = !DILocation(line: 36, column: 35, scope: !7)
!29 = !DILocation(line: 36, column: 43, scope: !7)
!30 = !DILocation(line: 36, column: 30, scope: !7)
!31 = !DILocation(line: 36, column: 51, scope: !7)
!32 = !DILocation(line: 37, column: 30, scope: !7)
!33 = !DILocation(line: 37, column: 35, scope: !7)
!34 = !DILocation(line: 38, column: 18, scope: !7)
!35 = !DILocation(line: 39, column: 18, scope: !7)
!36 = !DILocation(line: 256, column: 15, scope: !37, inlinedAt: !40)
!37 = distinct !DILexicalBlockFile(scope: !39, file: !38, discriminator: 0)
!38 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!39 = distinct !DILexicalBlockFile(scope: !7, file: !38, discriminator: 0)
!40 = !DILocation(line: 42, column: 24, scope: !7)
!41 = !DILocation(line: 267, column: 36, scope: !39, inlinedAt: !40)
!42 = !DILocation(line: 42, column: 27, scope: !7)
!43 = !DILocation(line: 43, column: 25, scope: !7)
!44 = !DILocation(line: 43, column: 36, scope: !7)
!45 = !DILocation(line: 43, column: 4, scope: !7)
