
*** Running vivado
    with args -log PmodOLEDCtrl.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PmodOLEDCtrl.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

CRITICAL WARNING: [Common 17-741] No write access right to the local Tcl store at '/home/andrew/.Xilinx/Vivado/2017.2/XilinxTclStore'. XilinxTclStore is reverted to the installation area. If you want to use local Tcl Store, please change the access right and relaunch Vivado.
source PmodOLEDCtrl.tcl -notrace
Command: synth_design -top PmodOLEDCtrl -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6929 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1153.164 ; gain = 52.996 ; free physical = 150 ; free virtual = 3370
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PmodOLEDCtrl' [/home/andrew/ece527/mp2/PmodOLED_Source/PmodOLEDCtrl.v:17]
INFO: [Synth 8-638] synthesizing module 'OledInit' [/home/andrew/ece527/mp2/PmodOLED_Source/OledInit.v:17]
INFO: [Synth 8-638] synthesizing module 'SpiCtrl' [/home/andrew/ece527/mp2/PmodOLED_Source/SpiCtrl.v:19]
INFO: [Synth 8-256] done synthesizing module 'SpiCtrl' (1#1) [/home/andrew/ece527/mp2/PmodOLED_Source/SpiCtrl.v:19]
INFO: [Synth 8-638] synthesizing module 'Delay' [/home/andrew/ece527/mp2/PmodOLED_Source/Delay.v:17]
INFO: [Synth 8-256] done synthesizing module 'Delay' (2#1) [/home/andrew/ece527/mp2/PmodOLED_Source/Delay.v:17]
INFO: [Synth 8-256] done synthesizing module 'OledInit' (3#1) [/home/andrew/ece527/mp2/PmodOLED_Source/OledInit.v:17]
INFO: [Synth 8-638] synthesizing module 'OledEX' [/home/andrew/ece527/mp2/PmodOLED_Source/OledEX.v:19]
INFO: [Synth 8-638] synthesizing module 'charLib' [/home/andrew/ece527/mp2/PmodOLED_Source/mp2_partA.runs/synth_1/.Xil/Vivado-6919-andrew-vm/realtime/charLib_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'charLib' (4#1) [/home/andrew/ece527/mp2/PmodOLED_Source/mp2_partA.runs/synth_1/.Xil/Vivado-6919-andrew-vm/realtime/charLib_stub.v:6]
WARNING: [Synth 8-5856] 3D RAM current_screen_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/andrew/ece527/mp2/PmodOLED_Source/OledEX.v:328]
WARNING: [Synth 8-6014] Unused sequential element j was removed.  [/home/andrew/ece527/mp2/PmodOLED_Source/OledEX.v:328]
INFO: [Synth 8-256] done synthesizing module 'OledEX' (5#1) [/home/andrew/ece527/mp2/PmodOLED_Source/OledEX.v:19]
INFO: [Synth 8-256] done synthesizing module 'PmodOLEDCtrl' (6#1) [/home/andrew/ece527/mp2/PmodOLED_Source/PmodOLEDCtrl.v:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1206.664 ; gain = 106.496 ; free physical = 152 ; free virtual = 3365
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1206.664 ; gain = 106.496 ; free physical = 155 ; free virtual = 3369
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/andrew/ece527/mp2/PmodOLED_Source/mp2_partA.runs/synth_1/.Xil/Vivado-6919-andrew-vm/dcp3/charLib_in_context.xdc] for cell 'Example/CHAR_LIB_COMP'
Finished Parsing XDC File [/home/andrew/ece527/mp2/PmodOLED_Source/mp2_partA.runs/synth_1/.Xil/Vivado-6919-andrew-vm/dcp3/charLib_in_context.xdc] for cell 'Example/CHAR_LIB_COMP'
Parsing XDC File [/home/andrew/ece527/mp2/PmodOLED_Source/mp2_partA.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [/home/andrew/ece527/mp2/PmodOLED_Source/mp2_partA.srcs/constrs_1/new/timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/andrew/ece527/mp2/PmodOLED_Source/mp2_partA.srcs/constrs_1/new/timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PmodOLEDCtrl_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PmodOLEDCtrl_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1531.270 ; gain = 0.000 ; free physical = 118 ; free virtual = 3146
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Example/CHAR_LIB_COMP' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1531.270 ; gain = 431.102 ; free physical = 210 ; free virtual = 3239
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1531.270 ; gain = 431.102 ; free physical = 210 ; free virtual = 3239
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Example/CHAR_LIB_COMP. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1531.270 ; gain = 431.102 ; free physical = 212 ; free virtual = 3240
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'SpiCtrl'
WARNING: [Synth 8-6014] Unused sequential element current_state_reg was removed.  [/home/andrew/ece527/mp2/PmodOLED_Source/SpiCtrl.v:64]
INFO: [Synth 8-5545] ROM "SPI_FIN" won't be mapped to RAM because address size (40) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (40) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "shift_counter" won't be mapped to RAM because address size (40) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "current_state" won't be mapped to RAM because address size (40) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [/home/andrew/ece527/mp2/PmodOLED_Source/SpiCtrl.v:60]
WARNING: [Synth 8-6014] Unused sequential element shift_counter_reg was removed.  [/home/andrew/ece527/mp2/PmodOLED_Source/SpiCtrl.v:142]
INFO: [Synth 8-5545] ROM "current_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "ms_counter" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element ms_counter_reg was removed.  [/home/andrew/ece527/mp2/PmodOLED_Source/Delay.v:93]
INFO: [Synth 8-5545] ROM "temp_res" won't be mapped to RAM because address size (104) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vdd" won't be mapped to RAM because address size (104) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "after_state" won't be mapped to RAM because address size (104) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_spi_data" won't be mapped to RAM because address size (104) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vbat" won't be mapped to RAM because address size (104) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_fin" won't be mapped to RAM because address size (104) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_spi_en" won't be mapped to RAM because address size (104) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_delay_en" won't be mapped to RAM because address size (104) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'current_screen_reg[3][15][7:0]' into 'current_screen_reg[3][14][7:0]' [/home/andrew/ece527/mp2/PmodOLED_Source/OledEX.v:343]
WARNING: [Synth 8-6014] Unused sequential element current_screen_reg[3][15] was removed.  [/home/andrew/ece527/mp2/PmodOLED_Source/OledEX.v:343]
INFO: [Synth 8-5545] ROM "current_screen" won't be mapped to RAM because address size (144) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "after_page_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "temp_delay_ms" won't be mapped to RAM because address size (144) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "after_state" won't be mapped to RAM because address size (144) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_char" won't be mapped to RAM because address size (144) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "after_char_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "temp_dc" won't be mapped to RAM because address size (144) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_spi_data" won't be mapped to RAM because address size (144) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_addr" won't be mapped to RAM because address size (144) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_spi_en" won't be mapped to RAM because address size (144) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_delay_en" won't be mapped to RAM because address size (144) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'PmodOLEDCtrl'
WARNING: [Synth 8-6014] Unused sequential element current_state_reg was removed.  [/home/andrew/ece527/mp2/PmodOLED_Source/PmodOLEDCtrl.v:93]
INFO: [Synth 8-5545] ROM "current_state" won't be mapped to RAM because address size (111) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element current_state_reg was removed.  [/home/andrew/ece527/mp2/PmodOLED_Source/SpiCtrl.v:64]
WARNING: [Synth 8-6014] Unused sequential element current_state_reg was removed.  [/home/andrew/ece527/mp2/PmodOLED_Source/SpiCtrl.v:64]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 | 0000000001001001011001000110110001100101
                 iSTATE0 |                              001 | 0000000001010011011001010110111001100100
                 iSTATE1 |                              010 | 0100100001101111011011000110010000110001
                 iSTATE2 |                              011 | 0100100001101111011011000110010000110010
                 iSTATE3 |                              100 | 0100100001101111011011000110010000110011
                 iSTATE4 |                              101 | 0100100001101111011011000110010000110100
                 iSTATE5 |                              110 | 0000000001000100011011110110111001100101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'SpiCtrl'
WARNING: [Synth 8-6014] Unused sequential element current_state_reg was removed.  [/home/andrew/ece527/mp2/PmodOLED_Source/SpiCtrl.v:64]
WARNING: [Synth 8-6014] Unused sequential element current_state_reg was removed.  [/home/andrew/ece527/mp2/PmodOLED_Source/PmodOLEDCtrl.v:93]
WARNING: [Synth 8-6014] Unused sequential element current_state_reg was removed.  [/home/andrew/ece527/mp2/PmodOLED_Source/PmodOLEDCtrl.v:93]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 | 000000000000000000000000000000000000000000000000000000000000000000000000000000001001001011001000110110001100101
                 iSTATE0 |                             0010 | 100111101101100011001010110010001001001011011100110100101110100011010010110000101101100011010010111101001100101
                 iSTATE1 |                             0100 | 000000000000000000000000100111101101100011001010110010001000101011110000110000101101101011100000110110001100101
                 iSTATE2 |                             1000 | 000000000000000000000000000000000000000000000000000000000000000000000000000000001000100011011110110111001100101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'PmodOLEDCtrl'
WARNING: [Synth 8-6014] Unused sequential element current_state_reg was removed.  [/home/andrew/ece527/mp2/PmodOLED_Source/PmodOLEDCtrl.v:93]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:57 ; elapsed = 00:02:11 . Memory (MB): peak = 1539.277 ; gain = 439.109 ; free physical = 259 ; free virtual = 3254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |OledEX__GB0       |           1|     61411|
|2     |OledEX__GB1       |           1|     17952|
|3     |OledEX__GB2       |           1|     22176|
|4     |PmodOLEDCtrl__GC0 |           1|      6680|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              143 Bit    Registers := 1     
	              112 Bit    Registers := 1     
	              104 Bit    Registers := 2     
	               96 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 68    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	  14 Input    143 Bit        Muxes := 1     
	   2 Input    143 Bit        Muxes := 1     
	  30 Input    112 Bit        Muxes := 1     
	  28 Input    104 Bit        Muxes := 1     
	  11 Input    104 Bit        Muxes := 1     
	   2 Input    104 Bit        Muxes := 1     
	   2 Input     95 Bit        Muxes := 2     
	   3 Input     31 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
	  30 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 16    
	  28 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  30 Input      4 Bit        Muxes := 1     
	  28 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 53    
	   7 Input      1 Bit        Muxes := 2     
	  30 Input      1 Bit        Muxes := 8     
	  28 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PmodOLEDCtrl 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SpiCtrl__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   7 Input      1 Bit        Muxes := 1     
Module Delay__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 1     
+---Muxes : 
	   3 Input     31 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module OledEX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              143 Bit    Registers := 1     
	              112 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 65    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  14 Input    143 Bit        Muxes := 1     
	   2 Input    143 Bit        Muxes := 1     
	  30 Input    112 Bit        Muxes := 1     
	   2 Input     95 Bit        Muxes := 2     
	  30 Input     11 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 1     
	  30 Input      4 Bit        Muxes := 1     
	  30 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 12    
Module SpiCtrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   7 Input      1 Bit        Muxes := 1     
Module Delay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 1     
+---Muxes : 
	   3 Input     31 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module OledInit 
Detailed RTL Component Info : 
+---Registers : 
	              104 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  28 Input    104 Bit        Muxes := 1     
	  11 Input    104 Bit        Muxes := 1     
	   2 Input    104 Bit        Muxes := 1     
	  28 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	  28 Input      4 Bit        Muxes := 1     
	  28 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "ms_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "current_state" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element ms_counter_reg was removed.  [/home/andrew/ece527/mp2/PmodOLED_Source/Delay.v:93]
INFO: [Synth 8-5544] ROM "after_char_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "temp_dc" won't be mapped to RAM because address size (111) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_spi_en" won't be mapped to RAM because address size (111) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_spi_data" won't be mapped to RAM because address size (111) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_char" won't be mapped to RAM because address size (111) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_delay_en" won't be mapped to RAM because address size (111) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "current_screen" won't be mapped to RAM because address size (111) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "after_state" won't be mapped to RAM because address size (111) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_addr" won't be mapped to RAM because address size (111) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_delay_ms" won't be mapped to RAM because address size (111) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element SPI_COMP/counter_reg was removed.  [/home/andrew/ece527/mp2/PmodOLED_Source/SpiCtrl.v:60]
WARNING: [Synth 8-6014] Unused sequential element SPI_COMP/shift_counter_reg was removed.  [/home/andrew/ece527/mp2/PmodOLED_Source/SpiCtrl.v:142]
INFO: [Synth 8-5545] ROM "Init/DELAY_COMP/clk_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Init/DELAY_COMP/ms_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Init/DELAY_COMP/current_state" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Init/after_state" won't be mapped to RAM because address size (103) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Init/temp_fin" won't be mapped to RAM because address size (103) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Init/temp_res" won't be mapped to RAM because address size (103) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Init/temp_vbat" won't be mapped to RAM because address size (103) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Init/temp_vdd" won't be mapped to RAM because address size (103) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Init/temp_spi_en" won't be mapped to RAM because address size (103) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Init/temp_spi_data" won't be mapped to RAM because address size (103) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Init/temp_delay_en" won't be mapped to RAM because address size (103) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element Init/SPI_COMP/counter_reg was removed.  [/home/andrew/ece527/mp2/PmodOLED_Source/SpiCtrl.v:60]
WARNING: [Synth 8-6014] Unused sequential element Init/SPI_COMP/shift_counter_reg was removed.  [/home/andrew/ece527/mp2/PmodOLED_Source/SpiCtrl.v:142]
WARNING: [Synth 8-6014] Unused sequential element Init/DELAY_COMP/ms_counter_reg was removed.  [/home/andrew/ece527/mp2/PmodOLED_Source/Delay.v:93]
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[0][15][0]' (FDE) to 'Examplei_0/current_screen_reg[1][15][0]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[1][15][0]' (FDE) to 'Examplei_0/current_screen_reg[1][15][3]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[2][15][0]' (FDE) to 'Examplei_0/current_screen_reg[1][15][3]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[0][14][0]' (FDE) to 'Examplei_0/current_screen_reg[0][14][1]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[1][14][0]' (FDE) to 'Examplei_0/current_screen_reg[1][14][6]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[2][14][0]' (FDE) to 'Examplei_0/current_screen_reg[2][14][2]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[3][14][0]' (FDE) to 'Examplei_0/current_screen_reg[3][14][6]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[0][13][0]' (FDE) to 'Examplei_0/current_screen_reg[1][15][3]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[1][13][0]' (FDE) to 'Examplei_0/current_screen_reg[1][15][3]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[2][13][0]' (FDE) to 'Examplei_0/current_screen_reg[1][15][3]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[3][13][0]' (FDE) to 'Examplei_0/current_screen_reg[3][13][4]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[0][12][0]' (FDE) to 'Examplei_0/current_screen_reg[0][12][2]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[1][12][0]' (FDE) to 'Examplei_0/current_screen_reg[1][12][6]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[2][12][0]' (FDE) to 'Examplei_0/current_screen_reg[2][12][1]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[3][12][0]' (FDE) to 'Examplei_0/current_screen_reg[1][15][3]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[0][11][0]' (FDE) to 'Examplei_0/current_screen_reg[1][15][3]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[1][11][0]' (FDE) to 'Examplei_0/current_screen_reg[1][15][3]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[2][11][0]' (FDE) to 'Examplei_0/current_screen_reg[1][15][3]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[3][11][0]' (FDE) to 'Examplei_0/current_screen_reg[3][11][4]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[0][10][0]' (FDE) to 'Examplei_0/current_screen_reg[0][10][1]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[1][10][0]' (FDE) to 'Examplei_0/current_screen_reg[1][10][6]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[2][10][0]' (FDE) to 'Examplei_0/current_screen_reg[2][10][4]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[3][10][0]' (FDE) to 'Examplei_0/current_screen_reg[1][15][3]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[0][9][0]' (FDE) to 'Examplei_0/current_screen_reg[1][15][3]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[1][9][0]' (FDE) to 'Examplei_0/current_screen_reg[0][6][4]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[2][9][0]' (FDE) to 'Examplei_0/current_screen_reg[1][15][3]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[3][9][0]' (FDE) to 'Examplei_0/current_screen_reg[3][9][4]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[0][8][0]' (FDE) to 'Examplei_0/current_screen_reg[0][8][3]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[2][8][0]' (FDE) to 'Examplei_0/current_screen_reg[2][8][1]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[3][8][0]' (FDE) to 'Examplei_0/current_screen_reg[1][15][3]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[0][7][0]' (FDE) to 'Examplei_0/current_screen_reg[1][15][3]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[1][7][0]' (FDE) to 'Examplei_0/current_screen_reg[1][15][3]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[2][7][0]' (FDE) to 'Examplei_0/current_screen_reg[1][15][3]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[3][7][0]' (FDE) to 'Examplei_0/current_screen_reg[3][7][4]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[0][6][0]' (FDE) to 'Examplei_0/current_screen_reg[0][6][1]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[1][6][0]' (FDE) to 'Examplei_0/current_screen_reg[1][6][4]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[2][6][0]' (FDE) to 'Examplei_0/current_screen_reg[2][6][2]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[3][6][0]' (FDE) to 'Examplei_0/current_screen_reg[1][15][3]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[0][5][0]' (FDE) to 'Examplei_0/current_screen_reg[0][6][4]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[1][5][0]' (FDE) to 'Examplei_0/current_screen_reg[0][6][4]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[2][5][0]' (FDE) to 'Examplei_0/current_screen_reg[1][15][3]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[3][5][0]' (FDE) to 'Examplei_0/current_screen_reg[3][5][4]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[0][4][0]' (FDE) to 'Examplei_0/current_screen_reg[0][4][2]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[1][4][0]' (FDE) to 'Examplei_0/current_screen_reg[1][4][4]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[2][4][0]' (FDE) to 'Examplei_0/current_screen_reg[2][4][1]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[3][4][0]' (FDE) to 'Examplei_0/current_screen_reg[1][15][3]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[0][3][0]' (FDE) to 'Examplei_0/current_screen_reg[0][6][4]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[1][3][0]' (FDE) to 'Examplei_0/current_screen_reg[0][6][4]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[2][3][0]' (FDE) to 'Examplei_0/current_screen_reg[1][15][3]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[3][3][0]' (FDE) to 'Examplei_0/current_screen_reg[1][15][3]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[0][2][0]' (FDE) to 'Examplei_0/current_screen_reg[0][2][6]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[1][2][0]' (FDE) to 'Examplei_0/current_screen_reg[1][2][6]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[2][2][0]' (FDE) to 'Examplei_0/current_screen_reg[2][2][3]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[3][2][0]' (FDE) to 'Examplei_0/current_screen_reg[3][2][6]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[0][1][0]' (FDE) to 'Examplei_0/current_screen_reg[1][15][3]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[1][1][0]' (FDE) to 'Examplei_0/current_screen_reg[0][6][4]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[2][1][0]' (FDE) to 'Examplei_0/current_screen_reg[0][6][4]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[3][1][0]' (FDE) to 'Examplei_0/current_screen_reg[1][15][3]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[1][0][0]' (FDE) to 'Examplei_0/current_screen_reg[1][0][4]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[2][0][0]' (FDE) to 'Examplei_0/current_screen_reg[2][0][1]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[3][0][0]' (FDE) to 'Examplei_0/current_screen_reg[3][0][6]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[0][15][1]' (FDE) to 'Examplei_0/current_screen_reg[1][15][3]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[1][15][1]' (FDE) to 'Examplei_0/current_screen_reg[1][15][2]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[2][15][1]' (FDE) to 'Examplei_0/current_screen_reg[2][15][6]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[0][14][1]' (FDE) to 'Examplei_0/current_screen_reg[0][14][2]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[1][14][1]' (FDE) to 'Examplei_0/current_screen_reg[1][15][3]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[2][14][1]' (FDE) to 'Examplei_0/current_screen_reg[1][15][3]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[3][14][1]' (FDE) to 'Examplei_0/current_screen_reg[3][14][6]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[0][13][1]' (FDE) to 'Examplei_0/current_screen_reg[0][13][2]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[1][13][1]' (FDE) to 'Examplei_0/current_screen_reg[1][15][3]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[2][13][1]' (FDE) to 'Examplei_0/current_screen_reg[1][15][3]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[3][13][1]' (FDE) to 'Examplei_0/current_screen_reg[1][15][3]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[0][12][1]' (FDE) to 'Examplei_0/current_screen_reg[1][15][3]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[1][12][1]' (FDE) to 'Examplei_0/current_screen_reg[1][12][6]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[2][12][1]' (FDE) to 'Examplei_0/current_screen_reg[2][12][4]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[3][12][1]' (FDE) to 'Examplei_0/current_screen_reg[1][15][3]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[0][11][1]' (FDE) to 'Examplei_0/current_screen_reg[1][15][3]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[1][11][1]' (FDE) to 'Examplei_0/current_screen_reg[1][11][6]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[2][11][1]' (FDE) to 'Examplei_0/current_screen_reg[2][11][4]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[3][11][1]' (FDE) to 'Examplei_0/current_screen_reg[3][11][4]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[0][10][1]' (FDE) to 'Examplei_0/current_screen_reg[0][10][3]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[1][10][1]' (FDE) to 'Examplei_0/current_screen_reg[1][15][3]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[2][10][1]' (FDE) to 'Examplei_0/current_screen_reg[1][15][3]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[3][10][1]' (FDE) to 'Examplei_0/current_screen_reg[3][10][4]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[0][9][1]' (FDE) to 'Examplei_0/current_screen_reg[0][9][3]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[1][9][1]' (FDE) to 'Examplei_0/current_screen_reg[1][9][6]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[2][9][1]' (FDE) to 'Examplei_0/current_screen_reg[1][15][3]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[3][9][1]' (FDE) to 'Examplei_0/current_screen_reg[1][15][3]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[0][8][1]' (FDE) to 'Examplei_0/current_screen_reg[1][15][3]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[1][8][1]' (FDE) to 'Examplei_0/current_screen_reg[0][6][4]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[2][8][1]' (FDE) to 'Examplei_0/current_screen_reg[2][8][2]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[3][8][1]' (FDE) to 'Examplei_0/current_screen_reg[1][15][3]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[0][7][1]' (FDE) to 'Examplei_0/current_screen_reg[1][15][3]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[1][7][1]' (FDE) to 'Examplei_0/current_screen_reg[1][15][3]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[2][7][1]' (FDE) to 'Examplei_0/current_screen_reg[2][7][3]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[3][7][1]' (FDE) to 'Examplei_0/current_screen_reg[3][7][4]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[0][6][1]' (FDE) to 'Examplei_0/current_screen_reg[0][6][6]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[1][6][1]' (FDE) to 'Examplei_0/current_screen_reg[1][6][6]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[2][6][1]' (FDE) to 'Examplei_0/current_screen_reg[1][15][3]'
INFO: [Synth 8-3886] merging instance 'Examplei_0/current_screen_reg[3][6][1]' (FDE) to 'Examplei_0/current_screen_reg[3][6][4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Examplei_0/\after_update_state_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Examplei_0/\after_update_state_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Examplei_0/\after_char_state_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Examplei_0/\after_char_state_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Examplei_0/\temp_delay_ms_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Examplei_0/\temp_delay_ms_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Examplei_0/\after_state_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Examplei_0/\after_page_state_reg[142] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Examplei_0/\DELAY_COMP/current_state_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Examplei_0/\current_state_reg[143] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Examplei_0/\temp_char_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Examplei_0/\after_page_state_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Examplei_0/\after_state_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Examplei_0/\after_page_state_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Examplei_0/\after_state_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Examplei_0/\current_state_reg[142] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Examplei_0/\temp_addr_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Examplei_0/\current_state_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Examplei_0/\current_state_reg[91] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\Init/after_state_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\Init/after_state_reg[101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\Init/DELAY_COMP/current_state_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\Init/temp_dc_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\DELAY_COMP/current_state_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\Init/DELAY_COMP/current_state_reg[30] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:43 ; elapsed = 00:04:03 . Memory (MB): peak = 1571.301 ; gain = 471.133 ; free physical = 212 ; free virtual = 3208
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |OledEX__GB0       |           1|      3332|
|2     |PmodOLEDCtrl__GC0 |           1|      2870|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:59 ; elapsed = 00:04:20 . Memory (MB): peak = 1571.301 ; gain = 471.133 ; free physical = 117 ; free virtual = 3088
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:22 ; elapsed = 00:04:44 . Memory (MB): peak = 1621.426 ; gain = 521.258 ; free physical = 185 ; free virtual = 3101
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |PmodOLEDCtrl_GT0 |           1|      6194|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:25 ; elapsed = 00:04:48 . Memory (MB): peak = 1621.426 ; gain = 521.258 ; free physical = 187 ; free virtual = 3102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:26 ; elapsed = 00:04:49 . Memory (MB): peak = 1621.426 ; gain = 521.258 ; free physical = 188 ; free virtual = 3104
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:26 ; elapsed = 00:04:49 . Memory (MB): peak = 1621.426 ; gain = 521.258 ; free physical = 188 ; free virtual = 3104
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:27 ; elapsed = 00:04:49 . Memory (MB): peak = 1621.426 ; gain = 521.258 ; free physical = 188 ; free virtual = 3104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:27 ; elapsed = 00:04:50 . Memory (MB): peak = 1621.426 ; gain = 521.258 ; free physical = 188 ; free virtual = 3104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:27 ; elapsed = 00:04:50 . Memory (MB): peak = 1621.426 ; gain = 521.258 ; free physical = 188 ; free virtual = 3104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:27 ; elapsed = 00:04:50 . Memory (MB): peak = 1621.426 ; gain = 521.258 ; free physical = 188 ; free virtual = 3104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |charLib       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |charLib |     1|
|2     |BUFG    |     1|
|3     |CARRY4  |    26|
|4     |LUT1    |    72|
|5     |LUT2    |   275|
|6     |LUT3    |   113|
|7     |LUT4    |   196|
|8     |LUT5    |   277|
|9     |LUT6    |   832|
|10    |MUXF7   |    12|
|11    |FDRE    |   393|
|12    |FDSE    |    31|
|13    |IBUF    |     2|
|14    |OBUF    |     7|
+------+--------+------+

Report Instance Areas: 
+------+---------------+----------+------+
|      |Instance       |Module    |Cells |
+------+---------------+----------+------+
|1     |top            |          |  2245|
|2     |  Example      |OledEX    |  1217|
|3     |    DELAY_COMP |Delay_0   |   105|
|4     |    SPI_COMP   |SpiCtrl_1 |    54|
|5     |  Init         |OledInit  |  1013|
|6     |    DELAY_COMP |Delay     |   121|
|7     |    SPI_COMP   |SpiCtrl   |    53|
+------+---------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:27 ; elapsed = 00:04:50 . Memory (MB): peak = 1621.426 ; gain = 521.258 ; free physical = 188 ; free virtual = 3104
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:12 ; elapsed = 00:04:34 . Memory (MB): peak = 1621.426 ; gain = 196.652 ; free physical = 245 ; free virtual = 3161
Synthesis Optimization Complete : Time (s): cpu = 00:04:27 ; elapsed = 00:04:50 . Memory (MB): peak = 1621.434 ; gain = 521.258 ; free physical = 248 ; free virtual = 3164
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

205 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:30 ; elapsed = 00:04:53 . Memory (MB): peak = 1621.434 ; gain = 533.852 ; free physical = 226 ; free virtual = 3142
INFO: [Common 17-1381] The checkpoint '/home/andrew/ece527/mp2/PmodOLED_Source/mp2_partA.runs/synth_1/PmodOLEDCtrl.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1621.434 ; gain = 0.000 ; free physical = 222 ; free virtual = 3141
INFO: [Common 17-206] Exiting Vivado at Sun Sep 23 18:36:15 2018...
