gpasm-1.7.0_beta1 (Jan 22 2015)_divuint.asm       2015-1-22  23:36:17          PAGE  1


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      00001 ;--------------------------------------------------------
                      00002 ; File Created by SN-SDCC : ANSI-C Compiler
                      00003 ; Version 0.0.4 (Jan 22 2015) (Linux)
                      00004 ; This file was generated Thu Jan 22 23:36:17 2015
                      00005 ;--------------------------------------------------------
                      00006 ; MC3X port for the RISC core
                      00007 ;--------------------------------------------------------
                      00008 ;       .file   "../libsdcc/_divuint.c"
                      00009         list    p=32p7022
                      00010         radix dec
                      00011         include "mc32p7022.inc"
                      00001 
                      00002 
                      00003 ;mc32p7022 header file
                      00004 ;
                      00005 ; 
                      00006 
                      00007 ;define must write at first row
                      00008 
  00000180            00009 INDF    EQU     0X180  
  00000180            00010 INDF0   EQU     0X180
  00000181            00011 INDF1   EQU     0X181
  00000182            00012 INDF2   EQU     0X182
  00000183            00013 HIBYTE  EQU     0X183
  00000184            00014 FSR     EQU     0X184
  00000184            00015 FSR0    EQU     0X184
  00000185            00016 FSR1    EQU     0X185
  00000186            00017 PCL     EQU     0X186
  00000187            00018 STATUS  EQU     0X187
  00000188            00019 MCR     EQU     0X188
  00000189            00020 INDF3   EQU     0X189   
  0000018A            00021 INTE    EQU     0X18A
  0000018B            00022 INTF    EQU     0X18B
  00000190            00023 IOP0    EQU     0X190
  00000191            00024 OEP0    EQU     0X191
  00000192            00025 PUP0    EQU     0X192
  00000193            00026 PDP0    EQU     0X193
  00000197            00027 KBCR    EQU     0X197
  000001A0            00028 T0CR0   EQU     0X1A0
  000001A1            00029 T0CNT   EQU     0X1A1
  000001A2            00030 T0LOAD  EQU     0X1A2
  000001A3            00031 T00DATA EQU     0X1A3
  000001A4            00032 T1CR    EQU     0X1A4
  000001A5            00033 T1CNT   EQU     0X1A5
  000001A6            00034 T1LOAD  EQU     0X1A6
  000001A7            00035 T1DATA  EQU     0X1A7
  000001A8            00036 T0CR1   EQU     0X1A8
  000001A9            00037 T01DATA EQU     0X1A9
  000001AC            00038 LXTCR   EQU     0X1AC
  000001AD            00039 LVDCR   EQU     0X1AD
  000001AE            00040 OSCM    EQU     0X1AE
  000001B0            00041 ADCR0   EQU     0X1B0
  000001B1            00042 ADCR1   EQU     0X1B1
  000001B2            00043 ADCR2   EQU     0X1B2
  000001B3            00044 ADIOS   EQU     0X1B3
  000001B4            00045 ADVR0   EQU     0X1B4
  000001B5            00046 ADVR1   EQU     0X1B5
  000001B6            00047 ADVR2   EQU     0X1B6
  000001B8            00048 ADRH    EQU     0X1B8
  000001B9            00049 ADRL    EQU     0X1B9
  000001BC            00050 KEYCR0  EQU     0X1BC
  000001BD            00051 KEYCR1  EQU     0X1BD
  000001FB            00052 OSCCAL  EQU     0X1FB
                      00053 
                      00054 
                      00055 
                      00056 ;MCR 
                      00057 #define         GIE             MCR,7
                      00058 #define         T0              MCR,5
                      00059 #define         PD              MCR,4
                      00060 ;#define         MINT1
                      00061   
                      00062 
                      00063 ;STATUS bit 
                      00064 #define         Z       STATUS,2
                      00065 #define         DC      STATUS,1
                      00066 #define         C       STATUS,0 
                      00067 
                      00068 
                      00069 ;INTE0
                      00070 ; 1=enable, 0=disable
                      00071 #define         ADIE    INTE,6
                      00072 #define         I2CIE   INTE,5
                      00073 #define         T2IE    INTE,4
                      00074 #define         INT1IE  INTE,3
                      00075 #define         INT0IE  INTE,2
                      00076 #define         T1IE    INTE,1
                      00077 #define         T0IE    INTE,0
                      00078 
                      00079 ;TIME0
                      00080 #define         TC0EN           T0CR,7
                      00081 #define         PWM0OUT         T0CR,6
                      00082 #define         BUZZ0OUT        T0CR,5
                      00083 #define         T0PS1           T0CR,4
                      00084 #define         T0PTS0          T0CR,3
                      00085 ;#define         T0PR2
                      00086 
                      00087 ;OSCM
                      00088 #define         STBL    OSCM,5
                      00089 #define         STBH    OSCM,4
                      00090 #define         CLKS    OSCM,2
                      00091 #define         LFEN    OSCM,1
                      00092 #define         HFEN    OSCM,0          
                      00093 
                      00094 ;TIME0
                      00095 #define         TC1EN           T1CR,7
                      00096 #define         PWM1OUT         T1CR,6
                      00097 #define         BUZZ1OUT        T1CR,5
                      00098 #define         T1PS1           T1CR,4
                      00099 #define         T1PTS0          T1CR,3
                      00100 
                      00101 ;INTFLAG
                      00102 ;1=active ,
                      00103 #define         ADIF    INTFLAG,6 
                      00104 #define         I2CIF   INTFLAG,5
                      00105 #define         T2IF    INTFLAG,4
                      00106 #define         INT1IF  INTFLAG,3
                      00107 #define         INT0IF  INTFLAG,2
                      00108 #define         T1IF    INTFLAG,1
                      00109 #define         T0IF    INTFLAG,0
                      00110 
                      00111 
                      00112 ;-------------------------------------------------------
                      00113 ;timer2
                      00114 ;----------------------------
                      00115 ;T2CR
                      00116 #define                 TC2EN                           T2CR,7
                      00117 #define                 T2MODE                  T2CR,6
                      00118 
                      00119 
                      00120 ;TK0CRH
                      00121 #define                                 TK0JE           TK0CRH,5
                      00122 #define                                 TK0RCE  TK0CRH,4
                      00123 #define                                 TK0CLR  TK0CRH,3
                      00124 ;TK1CRH
                      00125 #define                                 TK1JE           TK1CRH,5
                      00126 #define                                 TK1RCE  TK1CRH,4
                      00127 #define                                 TK1CLR  TK1CRH,3
                      00128 ;TK2CRH
                      00129 #define                                 TK2JE           TK2CRH,5
                      00130 #define                                 TK2RCE  TK2CRH,4
                      00131 #define                                 TK2CLR  TK2CRH,3
                      00132 
                      00133 
                      00134 ;TKnCRL
                      00135 #define                                 TK0IF           TK0CRL,7
                      00136 #define                                 TK0IE           TK0CRL,6
                      00137                                         
                      00138 ;TKnCRL
                      00139 #define                                 TK1IF           TK1CRL,7
                      00140 #define                                 TK1IE           TK1CRL,6
                      00141 
                      00142 ;TKnCRL
                      00143 #define                                 TK2IF           TK2CRL,7
                      00144 #define                                 TK2IE           TK2CRL,6
                      00145 
                      00146 ;ADCR0
                      00147 #define         ADEOC   ADCR0,1
                      00148 #define         ADON    ADCR0,0      
                      00149 
                      00150 ;I2CCR
                      00151 #define                 HCF                     I2CCR,7 ;data send end flag
                      00152 #define                 HAAS            I2CCR,6      ;addr matching flag 
                      00153 #define                 HBB                     I2CCR,5                         ;
                      00154 #define                 HTX                     I2CCR,4
                      00155 #define                 TXAK            I2CCR,3
                      00156 #define                 SRW                     I2CCR,2
                      00157 #define                 HEN                     I2CCR,1
                      00158 #define                 RXAK            I2CCR,0
                      00159 
                      00160 ;-------adc chanal----------------------------------------
                      00161 #define         AD0     0X00
                      00162 #define         AD1     0X10
                      00163 #define         AD2     0X20
                      00164 #define         AD3     0X30
                      00165 #define         AD4     0X40
                      00166 #define         AD5     0X50
                      00167 #define         AD6     0X60
                      00168 #define         AD7     0X70
                      00169 #define         LDO     0X80
                      00170 #define         AD_VDD          0XD0
                      00171 #define         AD_VDD_4DIV     0XE0
                      00172 #define         AD_VDD_2DIV     0XF0
                      00173 
                      00012 ;--------------------------------------------------------
                      00013 ; external declarations
                      00014 ;--------------------------------------------------------
                      00015 
                      00016         extern STK06
                      00017         extern STK05
                      00018         extern STK04
                      00019         extern STK03
                      00020         extern STK02
                      00021         extern STK01
                      00022         extern STK00
                      00023 ;--------------------------------------------------------
                      00024 ; global declarations
                      00025 ;--------------------------------------------------------
                      00026         global  __divuint
                      00027 
                      00028 ;--------------------------------------------------------
                      00029 ; global definitions
                      00030 ;--------------------------------------------------------
                      00031 ;--------------------------------------------------------
                      00032 ; absolute symbol definitions
                      00033 ;--------------------------------------------------------
                      00034 ;--------------------------------------------------------
                      00035 ; compiler-defined variables
                      00036 ;--------------------------------------------------------
                      00037 UDL__divuint_0  udata
0000                  00038 r0x1001 res     1
0000                  00039 r0x1000 res     1
0001                  00040 r0x1003 res     1
0001                  00041 r0x1002 res     1
0002                  00042 r0x1004 res     1
0002                  00043 r0x1005 res     1
0003                  00044 r0x1006 res     1
0003                  00045 r0x1007 res     1
0004                  00046 r0x1009 res     1
                      00047 ;--------------------------------------------------------
                      00048 ; initialized data
                      00049 ;--------------------------------------------------------
                      00050 ;--------------------------------------------------------
                      00051 ; overlayable items in internal ram 
                      00052 ;--------------------------------------------------------
                      00053 ;       udata_ovr
                      00054 ;--------------------------------------------------------
                      00055 ; code
                      00056 ;--------------------------------------------------------
                      00057 code__divuint   code
                      00058 ;***
                      00059 ;  pBlock Stats: dbName = C
                      00060 ;***
                      00061 ;entry:  __divuint      ;Function start
                      00062 ; 2 exit points
                      00063 ;has an exit
                      00064 ;15 compiler assigned registers:
                      00065 ;   r0x1000
                      00066 ;   STK00
                      00067 ;   r0x1001
                      00068 ;   STK01
                      00069 ;   r0x1002
                      00070 ;   STK02
                      00071 ;   r0x1003
                      00072 ;   r0x1004
                      00073 ;   r0x1005
                      00074 ;   r0x1006
                      00075 ;   r0x1007
                      00076 ;   r0x1008
                      00077 ;   r0x1009
                      00078 ;   r0x100A
                      00079 ;   r0x100B
                      00080 ;; Starting pCode block
                      00081 ;;[ICODE] ../libsdcc/_divuint.c:30:  _entry($12) :
                      00082 ;;[ICODE] ../libsdcc/_divuint.c:30:     proc __divuint [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int function ( unsigned-int fixed, unsigned-int fixed) fixed}
0000                  00083 __divuint       ;Function start
                      00084 ; 2 exit points
                      00085 ;;[ICODE] ../libsdcc/_divuint.c:30: iTemp0 [k2 lr3:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_a_1_1}[r0x1000 r0x1001 ] = recv __divuint [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int function ( unsigned-int fixed, unsigned-int fixed) fixed}
                      00086 ;       .line   30; "../libsdcc/_divuint.c"     _divuint (unsigned int a, unsigned int b)
0000   5600           00087         MOVRA   r0x1000
0001   5800           00088         MOVAR   STK00
0002   5600           00089         MOVRA   r0x1001
                      00090 ;;[ICODE] ../libsdcc/_divuint.c:30: iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ] = recv __divuint [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int function ( unsigned-int fixed, unsigned-int fixed) fixed}
0003   5800           00091         MOVAR   STK01
0004   5600           00092         MOVRA   r0x1002
0005   5800           00093         MOVAR   STK02
0006   5600           00094         MOVRA   r0x1003
                      00095 ;;[ICODE] ../libsdcc/_divuint.c:32:     iTemp2 [k6 lr5:35 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_result_1_2}[r0x1004 r0x1005 ] := 0x0 {unsigned-int literal}
                      00096 ;       .line   32; "../libsdcc/_divuint.c"     unsigned int result = 0;
0007   7600           00097         CLRR    r0x1004
0008   7600           00098         CLRR    r0x1005
                      00099 ;;[ICODE] ../libsdcc/_divuint.c:33:     iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_mask_1_2}[r0x1006 r0x1007 ] := 0x1 {unsigned-int literal}
                      00100 ;       .line   33; "../libsdcc/_divuint.c"     unsigned int mask = 0x01;
0009   3C01           00101         MOVAI   0x01
000A   5600           00102         MOVRA   r0x1006
000B   7600           00103         CLRR    r0x1007
                      00104 ;;[ICODE] ../libsdcc/_divuint.c:36:     if iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ] != 0 goto _whilecontinue_0($3)
                      00105 ;       .line   36; "../libsdcc/_divuint.c"     if (!b) return (unsigned int)-1;
000C   5800           00106         MOVAR   r0x1003
000D   5C00           00107         ORAR    r0x1002
000E   E587           00108         JBSET   STATUS,2
000F   A000           00109         GOTO    _00107_DS_
                      00110 ;;[ICODE] ../libsdcc/_divuint.c:36:     ret 0xffff {unsigned-int literal}
0010   3CFF           00111         MOVAI   0xff
0011   5600           00112         MOVRA   STK00
0012   3CFF           00113         MOVAI   0xff
0013   A000           00114         GOTO    _00115_DS_
                      00115 ;;[ICODE] ../libsdcc/_divuint.c:40:  _whilecontinue_0($3) :
                      00116 ;;[ICODE] ../libsdcc/_divuint.c:40:     iTemp4 [k10 lr11:12 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x1008 r0x1009 r0x100A r0x100B ] = (unsigned-long-int register)iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ]
0014                  00117 _00107_DS_
                      00118 ;       .line   40; "../libsdcc/_divuint.c"     while (!(b & (1UL << (8*sizeof(unsigned int)-1)))) {
0014   5800           00119         MOVAR   r0x1003
                      00120 ;;1     MOVRA   r0x1008
0015   5800           00121         MOVAR   r0x1002
0016   5600           00122         MOVRA   r0x1009
                      00123 ;;1     CLRR    r0x100A
                      00124 ;;1     CLRR    r0x100B
                      00125 ;;[ICODE] ../libsdcc/_divuint.c:40:     iTemp5 [k11 lr12:13 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register} = iTemp4 [k10 lr11:12 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x1008 r0x1009 r0x100A r0x100B ] & 0x8000 {unsigned-long-int literal}
0017   FE00           00126         JBCLR   r0x1009,7
0018   A000           00127         GOTO    _00112_DS_
                      00128 ;;[ICODE] ../libsdcc/_divuint.c:40:     if iTemp5 [k11 lr12:13 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register} != 0 goto _whilecontinue_1($8)
                      00129 ;;[ICODE] ../libsdcc/_divuint.c:41:     iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ] = iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ] << 0x1 {const-unsigned-char literal}
                      00130 ;       .line   41; "../libsdcc/_divuint.c"     b <<= 1;
0019   D187           00131         BCLR    STATUS,0
001A   5200           00132         RLR     r0x1003
001B   5200           00133         RLR     r0x1002
                      00134 ;;[ICODE] ../libsdcc/_divuint.c:42:     iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_mask_1_2}[r0x1006 r0x1007 ] = iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_mask_1_2}[r0x1006 r0x1007 ] << 0x1 {const-unsigned-char literal}
                      00135 ;       .line   42; "../libsdcc/_divuint.c"     mask <<= 1;
001C   D187           00136         BCLR    STATUS,0
001D   5200           00137         RLR     r0x1006
001E   5200           00138         RLR     r0x1007
                      00139 ;;[ICODE] ../libsdcc/_divuint.c:42:      goto _whilecontinue_0($3)
001F   A000           00140         GOTO    _00107_DS_
                      00141 ;;[ICODE] ../libsdcc/_divuint.c:47:  _whilecontinue_1($8) :
                      00142 ;;[ICODE] ../libsdcc/_divuint.c:47:     if iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_mask_1_2}[r0x1006 r0x1007 ] == 0 goto _whilebreak_1($10)
0020                  00143 _00112_DS_
                      00144 ;       .line   47; "../libsdcc/_divuint.c"     while (mask) {
0020   5800           00145         MOVAR   r0x1006
0021   5C00           00146         ORAR    r0x1007
0022   F587           00147         JBCLR   STATUS,2
0023   A000           00148         GOTO    _00114_DS_
                      00149 ;;[ICODE] ../libsdcc/_divuint.c:48:     iTemp8 [k14 lr22:23 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} = iTemp0 [k2 lr3:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_a_1_1}[r0x1000 r0x1001 ] < iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ]
                      00150 ;       .line   48; "../libsdcc/_divuint.c"     if (a >= b) {
0024   5800           00151         MOVAR   r0x1002
0025   4800           00152         RSUBAR  r0x1000
0026   E587           00153         JBSET   STATUS,2
0027   A000           00154         GOTO    _00129_DS_
0028   5800           00155         MOVAR   r0x1003
0029   4800           00156         RSUBAR  r0x1001
002A                  00157 _00129_DS_
002A   E187           00158         JBSET   STATUS,0
002B   A000           00159         GOTO    _00111_DS_
                      00160 ;;genSkipc:3246: created from rifx:0xbfef52f0
                      00161 ;;[ICODE] ../libsdcc/_divuint.c:48:     if iTemp8 [k14 lr22:23 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} != 0 goto _iffalse_1($7)
                      00162 ;;[ICODE] ../libsdcc/_divuint.c:49:     iTemp2 [k6 lr5:35 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_result_1_2}[r0x1004 r0x1005 ] = iTemp2 [k6 lr5:35 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_result_1_2}[r0x1004 r0x1005 ] + iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_mask_1_2}[r0x1006 r0x1007 ]
                      00163 ;       .line   49; "../libsdcc/_divuint.c"     result += mask;
002C   5800           00164         MOVAR   r0x1006
002D   7E00           00165         ADDRA   r0x1004
002E   5800           00166         MOVAR   r0x1007
002F   F187           00167         JBCLR   STATUS,0
0030   6000           00168         JZAR    r0x1007
0031   7E00           00169         ADDRA   r0x1005
                      00170 ;;[ICODE] ../libsdcc/_divuint.c:50:     iTemp0 [k2 lr3:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_a_1_1}[r0x1000 r0x1001 ] = iTemp0 [k2 lr3:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_a_1_1}[r0x1000 r0x1001 ] - iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ]
                      00171 ;       .line   50; "../libsdcc/_divuint.c"     a -= b;
0032   5800           00172         MOVAR   r0x1003
0033   4A00           00173         RSUBRA  r0x1001
0034   5800           00174         MOVAR   r0x1002
0035   E187           00175         JBSET   STATUS,0
0036   6000           00176         JZAR    r0x1002
0037   4A00           00177         RSUBRA  r0x1000
                      00178 ;;[ICODE] ../libsdcc/_divuint.c:50:  _iffalse_1($7) :
                      00179 ;;[ICODE] ../libsdcc/_divuint.c:52:     iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ] = iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ] >> 0x1 {const-unsigned-char literal}
                      00180 ;;shiftRight_Left2ResultLit:5278: shCount=1, size=2, sign=0, same=1, offr=0
0038                  00181 _00111_DS_
                      00182 ;       .line   52; "../libsdcc/_divuint.c"     b >>= 1;
0038   D187           00183         BCLR    STATUS,0
0039   4E00           00184         RRR     r0x1002
003A   4E00           00185         RRR     r0x1003
                      00186 ;;[ICODE] ../libsdcc/_divuint.c:53:     iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_mask_1_2}[r0x1006 r0x1007 ] = iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_mask_1_2}[r0x1006 r0x1007 ] >> 0x1 {const-unsigned-char literal}
                      00187 ;;shiftRight_Left2ResultLit:5278: shCount=1, size=2, sign=0, same=1, offr=0
                      00188 ;       .line   53; "../libsdcc/_divuint.c"     mask >>= 1;
003B   D187           00189         BCLR    STATUS,0
003C   4E00           00190         RRR     r0x1007
003D   4E00           00191         RRR     r0x1006
                      00192 ;;[ICODE] ../libsdcc/_divuint.c:53:      goto _whilecontinue_1($8)
003E   A000           00193         GOTO    _00112_DS_
                      00194 ;;[ICODE] ../libsdcc/_divuint.c:53:  _whilebreak_1($10) :
                      00195 ;;[ICODE] ../libsdcc/_divuint.c:56:     ret iTemp2 [k6 lr5:35 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_result_1_2}[r0x1004 r0x1005 ]
003F                  00196 _00114_DS_
                      00197 ;       .line   56; "../libsdcc/_divuint.c"     return result;
003F   5800           00198         MOVAR   r0x1004
0040   5600           00199         MOVRA   STK00
0041   5800           00200         MOVAR   r0x1005
                      00201 ;;[ICODE] ../libsdcc/_divuint.c:56:  _return($11) :
                      00202 ;;[ICODE] ../libsdcc/_divuint.c:56:     eproc __divuint [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int function ( unsigned-int fixed, unsigned-int fixed) fixed}
0042                  00203 _00115_DS_
0042   000C           00204         RETURN  
                      00205 ; exit point of __divuint
                      00206 
                      00207 
                      00208 ;       code size estimation:
                      00209 ;          67+    0 =    67 instructions (  134 byte)
                      00210 
                      00211         end
gpasm-1.7.0_beta1 (Jan 22 2015)_divuint.asm       2015-1-22  23:36:17          PAGE  2


SYMBOL TABLE
  LABEL                             VALUE

ADCR0                             000001B0
ADCR1                             000001B1
ADCR2                             000001B2
ADIOS                             000001B3
ADRH                              000001B8
ADRL                              000001B9
ADVR0                             000001B4
ADVR1                             000001B5
ADVR2                             000001B6
FSR                               00000184
FSR0                              00000184
FSR1                              00000185
HIBYTE                            00000183
INDF                              00000180
INDF0                             00000180
INDF1                             00000181
INDF2                             00000182
INDF3                             00000189
INTE                              0000018A
INTF                              0000018B
IOP0                              00000190
KBCR                              00000197
KEYCR0                            000001BC
KEYCR1                            000001BD
LVDCR                             000001AD
LXTCR                             000001AC
MCR                               00000188
OEP0                              00000191
OSCCAL                            000001FB
OSCM                              000001AE
PCL                               00000186
PDP0                              00000193
PUP0                              00000192
STATUS                            00000187
STK00                             00000000
STK01                             00000000
STK02                             00000000
STK03                             00000000
STK04                             00000000
STK05                             00000000
STK06                             00000000
T00DATA                           000001A3
T01DATA                           000001A9
T0CNT                             000001A1
T0CR0                             000001A0
T0CR1                             000001A8
T0LOAD                            000001A2
T1CNT                             000001A5
T1CR                              000001A4
T1DATA                            000001A7
T1LOAD                            000001A6
_00107_DS_                        00000014
_00111_DS_                        00000038
_00112_DS_                        00000020
_00114_DS_                        0000003F
_00115_DS_                        00000042
_00129_DS_                        0000002A
__32P7022                         00000001
__divuint                         00000000
r0x1000                           00000001
r0x1001                           00000000
r0x1002                           00000003
r0x1003                           00000002
r0x1004                           00000004
r0x1005                           00000005
r0x1006                           00000006
r0x1007                           00000007
r0x1009                           00000008
AD0                               0X00
AD1                               0X10
AD2                               0X20
AD3                               0X30
AD4                               0X40
AD5                               0X50
AD6                               0X60
AD7                               0X70
ADEOC                             ADCR0,1
ADIE                              INTE,6
ADIF                              INTFLAG,6
ADON                              ADCR0,0
AD_VDD                            0XD0
AD_VDD_2DIV                       0XF0
AD_VDD_4DIV                       0XE0
BUZZ0OUT                          T0CR,5
BUZZ1OUT                          T1CR,5
C                                 STATUS,0
CLKS                              OSCM,2
DC                                STATUS,1
GIE                               MCR,7
HAAS                              I2CCR,6
HBB                               I2CCR,5
HCF                               I2CCR,7
HEN                               I2CCR,1
HFEN                              OSCM,0
HTX                               I2CCR,4
I2CIE                             INTE,5
I2CIF                             INTFLAG,5
INT0IE                            INTE,2
INT0IF                            INTFLAG,2
INT1IE                            INTE,3
INT1IF                            INTFLAG,3
LDO                               0X80
LFEN                              OSCM,1
PD                                MCR,4
PWM0OUT                           T0CR,6
PWM1OUT                           T1CR,6
RXAK                              I2CCR,0
SRW                               I2CCR,2
STBH                              OSCM,4
STBL                              OSCM,5
T0                                MCR,5
T0IE                              INTE,0
T0IF                              INTFLAG,0
T0PS1                             T0CR,4
T0PTS0                            T0CR,3
T1IE                              INTE,1
T1IF                              INTFLAG,1
T1PS1                             T1CR,4
T1PTS0                            T1CR,3
T2IE                              INTE,4
T2IF                              INTFLAG,4
T2MODE                            T2CR,6
TC0EN                             T0CR,7
TC1EN                             T1CR,7
TC2EN                             T2CR,7
TK0CLR                            TK0CRH,3
TK0IE                             TK0CRL,6
TK0IF                             TK0CRL,7
TK0JE                             TK0CRH,5
TK0RCE                            TK0CRH,4
TK1CLR                            TK1CRH,3
TK1IE                             TK1CRL,6
TK1IF                             TK1CRL,7
TK1JE                             TK1CRH,5
TK1RCE                            TK1CRH,4
TK2CLR                            TK2CRH,3
TK2IE                             TK2CRL,6
TK2IF                             TK2CRL,7
TK2JE                             TK2CRH,5
TK2RCE                            TK2CRH,4
TXAK                              I2CCR,3
Z                                 STATUS,2

Errors   :     0
Warnings :     0 reported,     0 suppressed
Messages :     0 reported,     0 suppressed

