0.6
2018.3
Dec  7 2018
00:33:28
D:/09_My_Document/01_Competition_about/fpga/FPGACT137X/my_code/100_sim2/100_sim2.srcs/sources_1/new/main.v,1733155304,verilog,,,,main,,,,,,,,
