#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Dec 11 12:21:45 2025
# Process ID: 31528
# Current directory: C:/Users/josei/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33016
# Log file: C:/Users/josei/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/josei/AppData/Roaming/Xilinx/Vivado\vivado.jou
# Running On: LAPTOP-HKKO74LN, OS: Windows, CPU Frequency: 1996 MHz, CPU Physical cores: 16, Host memory: 16233 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project C:/Users/josei/Final_Project/Final_Project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/josei/Downloads/RD_hdmi_ip2020'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1727.828 ; gain = 207.242
update_compile_order -fileset sources_1
archive_project C:/Users/josei/Documents/Final_Project_v6.xpr.zip -temp_dir C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/josei/Downloads/RD_hdmi_ip2020'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [IP_Flow 19-7005] Skipping external file c:/Users/josei/Documents/bew bkg/game_bkg.COE
INFO: [IP_Flow 19-7005] Skipping external file c:/Users/josei/Desktop/spaceship.COE
INFO: [IP_Flow 19-7005] Skipping external file c:/Users/josei/Documents/spritesheet.COE
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'hdmi_tx_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'clk_wiz_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_ilmb_bram_if_cntlr_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_lmb_bram_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_dlmb_bram_if_cntlr_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_xbar_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_microblaze_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_dlmb_v10_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_ilmb_v10_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_gpio_usb_rst_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_axi_timer_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_axi_gpio_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_clk_wiz_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_axi_uartlite_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_mdm_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_rst_clk_wiz_1_100M_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_axi_quad_spi_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_gpio_usb_rst_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_microblaze_0_axi_intc_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'game_background_rom_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'spaceship_rom_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'spritesheet_rom_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'hdmi_tx_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'clk_wiz_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_ilmb_bram_if_cntlr_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_lmb_bram_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_dlmb_bram_if_cntlr_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_xbar_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_microblaze_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_dlmb_v10_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_ilmb_v10_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_gpio_usb_rst_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_axi_timer_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_axi_gpio_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_clk_wiz_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_axi_uartlite_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_mdm_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_rst_clk_wiz_1_100M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_axi_quad_spi_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_gpio_usb_rst_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_microblaze_0_axi_intc_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'game_background_rom_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'spaceship_rom_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'spritesheet_rom_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'clk_wiz_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'clk_wiz_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'game_background_rom'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'game_background_rom'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'hdmi_tx_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'hdmi_tx_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_axi_gpio_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_axi_gpio_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_axi_quad_spi_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_axi_quad_spi_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_axi_timer_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_axi_timer_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_axi_uartlite_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_axi_uartlite_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_clk_wiz_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_clk_wiz_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_dlmb_bram_if_cntlr_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_dlmb_bram_if_cntlr_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_dlmb_v10_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_dlmb_v10_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_gpio_usb_rst_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_gpio_usb_rst_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_gpio_usb_rst_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_gpio_usb_rst_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_ilmb_bram_if_cntlr_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_ilmb_bram_if_cntlr_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_ilmb_v10_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_ilmb_v10_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_lmb_bram_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_lmb_bram_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_mdm_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_mdm_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_microblaze_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_microblaze_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_microblaze_0_axi_intc_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_microblaze_0_axi_intc_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_rst_clk_wiz_1_100M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_rst_clk_wiz_1_100M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_xbar_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'spaceship_rom'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'spaceship_rom'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'spritesheet_rom'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'spritesheet_rom'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'utils_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'utils_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (C:/Users/josei/Documents/Final_Project_v6.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 1830.336 ; gain = 70.039
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/josei/Final_Project/Final_Project.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp with file C:/Users/josei/Final_Project/Final_Project.runs/synth_1/final_project_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Dec 11 12:55:29 2025] Launched synth_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/synth_1/runme.log
[Thu Dec 11 12:55:29 2025] Launched impl_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/josei/Final_Project/final_project_top.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/josei/Final_Project/final_project_top.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/josei/Final_Project/final_project_top.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2022.2/data/embeddedsw) loading 1 seconds
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/josei/Final_Project/Final_Project.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp with file C:/Users/josei/Final_Project/Final_Project.runs/synth_1/final_project_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Dec 11 13:06:02 2025] Launched synth_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/synth_1/runme.log
[Thu Dec 11 13:06:02 2025] Launched impl_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/josei/Final_Project/final_project_top.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/josei/Final_Project/final_project_top.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/josei/Final_Project/final_project_top.xsa
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/josei/Final_Project/Final_Project.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp with file C:/Users/josei/Final_Project/Final_Project.runs/synth_1/final_project_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Dec 11 13:15:42 2025] Launched synth_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/synth_1/runme.log
[Thu Dec 11 13:15:42 2025] Launched impl_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/josei/Final_Project/final_project_top.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/josei/Final_Project/final_project_top.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/josei/Final_Project/final_project_top.xsa
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/josei/Final_Project/Final_Project.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp with file C:/Users/josei/Final_Project/Final_Project.runs/synth_1/final_project_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Dec 11 13:39:45 2025] Launched synth_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/synth_1/runme.log
[Thu Dec 11 13:39:45 2025] Launched impl_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/josei/Final_Project/final_project_top.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/josei/Final_Project/final_project_top.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/josei/Final_Project/final_project_top.xsa
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/josei/Final_Project/Final_Project.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp with file C:/Users/josei/Final_Project/Final_Project.runs/synth_1/final_project_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Dec 11 13:53:41 2025] Launched synth_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/synth_1/runme.log
[Thu Dec 11 13:53:41 2025] Launched impl_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/josei/Final_Project/final_project_top.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/josei/Final_Project/final_project_top.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/josei/Final_Project/final_project_top.xsa
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/josei/Final_Project/Final_Project.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp with file C:/Users/josei/Final_Project/Final_Project.runs/synth_1/final_project_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Dec 11 16:13:11 2025] Launched synth_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/synth_1/runme.log
[Thu Dec 11 16:13:11 2025] Launched impl_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7s50csga324-1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0.dcp' for cell 'vga_to_hdmi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/game_background_rom/game_background_rom.dcp' for cell 'background_ex/game_background_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/spritesheet_rom/spritesheet_rom.dcp' for cell 'chicken_renderer/spritesheet_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.dcp' for cell 'mb_block_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.dcp' for cell 'mb_block_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_0/mb_block_gpio_usb_rst_0.dcp' for cell 'mb_block_i/gpio_usb_int'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_1/mb_block_gpio_usb_rst_1.dcp' for cell 'mb_block_i/gpio_usb_keycode'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0.dcp' for cell 'mb_block_i/gpio_usb_rst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.dcp' for cell 'mb_block_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.dcp' for cell 'mb_block_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.dcp' for cell 'mb_block_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.dcp' for cell 'mb_block_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.dcp' for cell 'mb_block_i/spi_usb'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.dcp' for cell 'mb_block_i/timer_usb_axi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_xbar_0/mb_block_xbar_0.dcp' for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_lmb_bram_0/mb_block_lmb_bram_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/spaceship_rom/spaceship_rom.dcp' for cell 'spaceship/spaceship_rom'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.186 . Memory (MB): peak = 2376.395 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2658 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, mb_block_i/clk_wiz_1/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mb_block_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_0/mb_block_gpio_usb_rst_0_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_0/mb_block_gpio_usb_rst_0_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_0/mb_block_gpio_usb_rst_0.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_0/mb_block_gpio_usb_rst_0.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_1/mb_block_gpio_usb_rst_1_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_1/mb_block_gpio_usb_rst_1_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_1/mb_block_gpio_usb_rst_1.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_1/mb_block_gpio_usb_rst_1.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [C:/Users/josei/Final_Project/Final_Project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Finished Parsing XDC File [C:/Users/josei/Final_Project/Final_Project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 20 load pin(s).
WARNING: [Constraints 18-5572] Instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'final_project_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2985.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 134 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2995.688 ; gain = 878.934
report_utilization -name utilization_1
write_hw_platform -fixed -include_bit -force -file C:/Users/josei/Final_Project/final_project_top.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/josei/Final_Project/final_project_top.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/josei/Final_Project/final_project_top.xsa
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.166 . Memory (MB): peak = 3210.258 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2657 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mb_block_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3331.176 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3331.176 ; gain = 0.000
Generating merged BMM file for the design top 'final_project_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3350.832 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 134 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  SRLC16E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3412.258 ; gain = 202.000
close_design
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/bd/mb_block/mb_block.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7s50csga324-1
Top: final_project_top
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-6901] identifier 'game_start' is used before its declaration [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:44]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 4155.035 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'final_project_top' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'hex_driver' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/hex_driver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'hex_driver' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/hex_driver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mb_block' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:936]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_uartlite_0_0' [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_uartlite_0_0' (0#1) [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_clk_wiz_1_0' [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_clk_wiz_1_0' (0#1) [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_gpio_usb_rst_0' [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_gpio_usb_rst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_gpio_usb_rst_0' (0#1) [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_gpio_usb_rst_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_gpio_usb_rst_1' [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_gpio_usb_rst_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_gpio_usb_rst_1' (0#1) [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_gpio_usb_rst_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_gpio_0_0' [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_axi_gpio_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_gpio_0_0' (0#1) [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_axi_gpio_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_mdm_1_0' [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_mdm_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_mdm_1_0' (0#1) [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_mdm_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_microblaze_0_0' [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_microblaze_0_0' (0#1) [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_microblaze_0_axi_intc_0' [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_microblaze_0_axi_intc_0' (0#1) [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_microblaze_0_axi_periph_0' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:1602]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1TK4492' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1TK4492' (0#1) [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_UT2LJ' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_UT2LJ' (0#1) [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1ST4AV9' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:276]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1ST4AV9' (0#1) [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:276]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1VI1NO' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:408]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1VI1NO' (0#1) [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:408]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1SCR8U8' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:540]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1SCR8U8' (0#1) [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:540]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_2FAMHT' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:672]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_2FAMHT' (0#1) [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:672]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_1QRRYF7' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:804]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_1QRRYF7' (0#1) [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:804]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_5YIJ0K' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:2926]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_5YIJ0K' (0#1) [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:2926]
INFO: [Synth 8-6157] synthesizing module 'mb_block_xbar_0' [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_xbar_0' (0#1) [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_xbar_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'mb_block_xbar_0' is unconnected for instance 'xbar' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:2651]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'mb_block_xbar_0' is unconnected for instance 'xbar' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:2651]
WARNING: [Synth 8-7023] instance 'xbar' of module 'mb_block_xbar_0' has 40 connections declared, but only 38 given [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:2651]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_microblaze_0_axi_periph_0' (0#1) [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:1602]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_G5BFEQ' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:2692]
INFO: [Synth 8-6157] synthesizing module 'mb_block_dlmb_bram_if_cntlr_0' [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_dlmb_bram_if_cntlr_0' (0#1) [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_dlmb_v10_0' [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_dlmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_dlmb_v10_0' (0#1) [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_dlmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_block_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:2838]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'mb_block_dlmb_v10_0' has 25 connections declared, but only 24 given [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:2838]
INFO: [Synth 8-6157] synthesizing module 'mb_block_ilmb_bram_if_cntlr_0' [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_ilmb_bram_if_cntlr_0' (0#1) [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_ilmb_v10_0' [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_ilmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_ilmb_v10_0' (0#1) [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_ilmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_block_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:2884]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'mb_block_ilmb_v10_0' has 25 connections declared, but only 24 given [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:2884]
INFO: [Synth 8-6157] synthesizing module 'mb_block_lmb_bram_0' [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_lmb_bram_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_lmb_bram_0' (0#1) [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_lmb_bram_0_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'mb_block_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:2909]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'mb_block_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:2909]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'mb_block_lmb_bram_0' has 16 connections declared, but only 14 given [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:2909]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_G5BFEQ' (0#1) [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:2692]
INFO: [Synth 8-6157] synthesizing module 'mb_block_rst_clk_wiz_1_100M_0' [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_rst_clk_wiz_1_100M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_rst_clk_wiz_1_100M_0' (0#1) [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_rst_clk_wiz_1_100M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'mb_block_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:1532]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'mb_block_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:1532]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'mb_block_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:1532]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_quad_spi_0_0' [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_axi_quad_spi_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_quad_spi_0_0' (0#1) [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_axi_quad_spi_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'io0_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:1541]
WARNING: [Synth 8-7071] port 'io1_o' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:1541]
WARNING: [Synth 8-7071] port 'io1_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:1541]
WARNING: [Synth 8-7071] port 'sck_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:1541]
WARNING: [Synth 8-7071] port 'ss_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:1541]
WARNING: [Synth 8-7023] instance 'spi_usb' of module 'mb_block_axi_quad_spi_0_0' has 33 connections declared, but only 28 given [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:1541]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_timer_0_0' [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_axi_timer_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_timer_0_0' (0#1) [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_axi_timer_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'generateout0' of module 'mb_block_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:1570]
WARNING: [Synth 8-7071] port 'generateout1' of module 'mb_block_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:1570]
WARNING: [Synth 8-7071] port 'pwm0' of module 'mb_block_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:1570]
WARNING: [Synth 8-7023] instance 'timer_usb_axi' of module 'mb_block_axi_timer_0_0' has 26 connections declared, but only 23 given [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:1570]
INFO: [Synth 8-6157] synthesizing module 'mb_block_xlconcat_0_0' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_xlconcat_0_0/synth/mb_block_xlconcat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_xlconcat_0_0' (0#1) [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_xlconcat_0_0/synth/mb_block_xlconcat_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'mb_block' (0#1) [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:936]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/VGA_controller.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/VGA_controller.sv:26]
WARNING: [Synth 8-7071] port 'sync' of module 'vga_controller' is unconnected for instance 'vga' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:154]
WARNING: [Synth 8-7023] instance 'vga' of module 'vga_controller' has 8 connections declared, but only 7 given [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:154]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_0' [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_0' (0#1) [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'game_background_example' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/Downloads/game_background_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'game_background_rom' [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/game_background_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'game_background_rom' (0#1) [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/game_background_rom_stub.v:5]
WARNING: [Synth 8-689] width (4) of port connection 'douta' does not match port width (3) of module 'game_background_rom' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/Downloads/game_background_example.sv:73]
INFO: [Synth 8-6157] synthesizing module 'game_background_palette' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/Downloads/game_background_palette.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'game_background_palette' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/Downloads/game_background_palette.sv:29]
WARNING: [Synth 8-689] width (4) of port connection 'index' does not match port width (3) of module 'game_background_palette' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/Downloads/game_background_example.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'game_background_example' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/Downloads/game_background_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'spaceship_example' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/Downloads/spaceship_example.sv:3]
INFO: [Synth 8-6157] synthesizing module 'spaceship_rom' [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/spaceship_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'spaceship_rom' (0#1) [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/spaceship_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'spaceship_palette' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/Downloads/spaceship_palette.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'spaceship_palette' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/Downloads/spaceship_palette.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'spaceship_example' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/Downloads/spaceship_example.sv:3]
INFO: [Synth 8-6157] synthesizing module 'spaceship_motion' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/spaceship_motion.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'spaceship_motion' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/spaceship_motion.sv:3]
INFO: [Synth 8-6157] synthesizing module 'chicken_block_motion' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/chicken_block_motion.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'chicken_block_motion' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/chicken_block_motion.sv:6]
INFO: [Synth 8-6157] synthesizing module 'animation' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/chicken_animation.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'animation' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/chicken_animation.sv:1]
INFO: [Synth 8-6157] synthesizing module 'collision_bullet_chicken' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/collision_bullet_chicken.sv:1]
	Parameter N_BULLETS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'collision_bullet_chicken' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/collision_bullet_chicken.sv:1]
WARNING: [Synth 8-689] width (8) of port connection 'active_bullets' does not match port width (3) of module 'collision_bullet_chicken' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:282]
WARNING: [Synth 8-689] width (8) of port connection 'bullet_hit' does not match port width (3) of module 'collision_bullet_chicken' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:289]
INFO: [Synth 8-6157] synthesizing module 'spritesheet_example' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/spritesheet/spritesheet_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'spritesheet_rom' [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/spritesheet_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'spritesheet_rom' (0#1) [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/spritesheet_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'spritesheet_palette' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/spritesheet/spritesheet_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'spritesheet_palette' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/spritesheet/spritesheet_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'spritesheet_example' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/spritesheet/spritesheet_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'bullets_top' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/new_bullets.sv:3]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bullets_top' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/new_bullets.sv:3]
WARNING: [Synth 8-689] width (8) of port connection 'active_bullets' does not match port width (3) of module 'bullets_top' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:330]
WARNING: [Synth 8-689] width (8) of port connection 'killer_hits' does not match port width (3) of module 'bullets_top' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:331]
INFO: [Synth 8-6157] synthesizing module 'egg_control' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/egg_engine.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'egg_control' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/egg_engine.sv:4]
INFO: [Synth 8-6157] synthesizing module 'collision_egg_ship' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/collision_egg_ship.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'collision_egg_ship' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/collision_egg_ship.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ship_state_manager' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/ship_state_manager.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/ship_state_manager.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ship_state_manager' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/ship_state_manager.sv:4]
INFO: [Synth 8-6157] synthesizing module 'game_controller' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/game_controller.sv:1]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/game_controller.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'game_controller' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/game_controller.sv:1]
WARNING: [Synth 8-689] width (2) of port connection 'ship_state' does not match port width (1) of module 'game_controller' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:377]
WARNING: [Synth 8-7071] port 'bullet_state' of module 'game_controller' is unconnected for instance 'game_ctrl' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:369]
WARNING: [Synth 8-7071] port 'egg_on' of module 'game_controller' is unconnected for instance 'game_ctrl' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:369]
WARNING: [Synth 8-7023] instance 'game_ctrl' of module 'game_controller' has 13 connections declared, but only 11 given [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:369]
INFO: [Synth 8-6157] synthesizing module 'text_drawing' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/text_drawing.sv:1]
INFO: [Synth 8-6157] synthesizing module 'font_rom' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/lab7_1_provided_fa25/font_rom.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'font_rom' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/lab7_1_provided_fa25/font_rom.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'text_drawing' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/text_drawing.sv:1]
INFO: [Synth 8-6157] synthesizing module 'score' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/score.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'score' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/score.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'final_project_top' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:1]
WARNING: [Synth 8-87] always_comb on 'rom_address_reg' did not result in combinational logic [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/Downloads/spaceship_example.sv:77]
WARNING: [Synth 8-6014] Unused sequential element egg_spawned_reg was removed.  [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/egg_engine.sv:74]
WARNING: [Synth 8-6014] Unused sequential element chicken_select_reg was removed.  [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/egg_engine.sv:77]
WARNING: [Synth 8-7129] Port Reset in module score is either unconnected or has no load
WARNING: [Synth 8-7129] Port all_chickens_dead in module score is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module text_drawing is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4155.035 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4155.035 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4155.035 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0.dcp' for cell 'vga_to_hdmi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.dcp' for cell 'mb_block_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.dcp' for cell 'mb_block_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_0/mb_block_gpio_usb_rst_0.dcp' for cell 'mb_block_i/gpio_usb_int'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_1/mb_block_gpio_usb_rst_1.dcp' for cell 'mb_block_i/gpio_usb_keycode'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0.dcp' for cell 'mb_block_i/gpio_usb_rst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.dcp' for cell 'mb_block_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.dcp' for cell 'mb_block_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.dcp' for cell 'mb_block_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.dcp' for cell 'mb_block_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.dcp' for cell 'mb_block_i/spi_usb'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.dcp' for cell 'mb_block_i/timer_usb_axi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_xbar_0/mb_block_xbar_0.dcp' for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_lmb_bram_0/mb_block_lmb_bram_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/game_background_rom/game_background_rom.dcp' for cell 'background_ex/game_background_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/spaceship_rom/spaceship_rom.dcp' for cell 'spaceship/spaceship_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/spritesheet_rom/spritesheet_rom.dcp' for cell 'chicken_renderer/spritesheet_rom'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.195 . Memory (MB): peak = 4155.035 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 378 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance mb_block_i/clk_wiz_1/inst/clkin1_ibufg. Found overlapping instances within the shape: clk_wiz/inst/clkin1_ibufg and mb_block_i/clk_wiz_1/inst/clkin1_ibufg.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/final_project_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/final_project_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/final_project_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/final_project_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_0/mb_block_gpio_usb_rst_0_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_0/mb_block_gpio_usb_rst_0_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_0/mb_block_gpio_usb_rst_0.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_0/mb_block_gpio_usb_rst_0.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_1/mb_block_gpio_usb_rst_1_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_1/mb_block_gpio_usb_rst_1_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_1/mb_block_gpio_usb_rst_1.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_1/mb_block_gpio_usb_rst_1.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 'Clk' already exists, overwriting the previous clock with the same name. [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/final_project_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/final_project_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/josei/Final_Project/Final_Project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_100' completely overrides clock 'Clk'.
New: create_clock -period 10.000 -name clk_100 -waveform {0.000 5.000} [get_ports Clk], [C:/Users/josei/Final_Project/Final_Project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:1]
Previous: create_clock -period 10.000 [get_ports Clk], [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port Clk can not be placed on PACKAGE_PIN N15 because the PACKAGE_PIN is occupied by port Clk [C:/Users/josei/Final_Project/Final_Project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:7]
Finished Parsing XDC File [C:/Users/josei/Final_Project/Final_Project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc:50]
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/final_project_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/final_project_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/final_project_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/final_project_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/final_project_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/final_project_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 4169.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 134 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 4190.816 ; gain = 35.781
168 Infos, 148 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 4190.816 ; gain = 35.781
archive_project C:/Users/josei/Final_Project_v6.xpr.zip -temp_dir C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/josei/Downloads/RD_hdmi_ip2020'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [IP_Flow 19-7005] Skipping external file c:/Users/josei/Documents/bew bkg/game_bkg.COE
INFO: [IP_Flow 19-7005] Skipping external file c:/Users/josei/Desktop/spaceship.COE
INFO: [IP_Flow 19-7005] Skipping external file c:/Users/josei/Documents/spritesheet.COE
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'hdmi_tx_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'clk_wiz_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_ilmb_bram_if_cntlr_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_lmb_bram_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_dlmb_bram_if_cntlr_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_xbar_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_microblaze_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_dlmb_v10_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_ilmb_v10_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_gpio_usb_rst_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_axi_timer_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_axi_gpio_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_clk_wiz_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_axi_uartlite_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_mdm_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_rst_clk_wiz_1_100M_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_axi_quad_spi_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_gpio_usb_rst_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_microblaze_0_axi_intc_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'game_background_rom_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'spaceship_rom_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'spritesheet_rom_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'hdmi_tx_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'clk_wiz_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_ilmb_bram_if_cntlr_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_lmb_bram_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_dlmb_bram_if_cntlr_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_xbar_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_microblaze_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_dlmb_v10_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_ilmb_v10_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_gpio_usb_rst_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_axi_timer_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_axi_gpio_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_clk_wiz_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_axi_uartlite_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_mdm_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_rst_clk_wiz_1_100M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_axi_quad_spi_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_gpio_usb_rst_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_microblaze_0_axi_intc_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'game_background_rom_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'spaceship_rom_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'spritesheet_rom_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'clk_wiz_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'clk_wiz_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'game_background_rom'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'game_background_rom'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'hdmi_tx_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'hdmi_tx_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_axi_gpio_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_axi_gpio_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_axi_quad_spi_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_axi_quad_spi_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_axi_timer_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_axi_timer_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_axi_uartlite_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_axi_uartlite_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_clk_wiz_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_clk_wiz_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_dlmb_bram_if_cntlr_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_dlmb_bram_if_cntlr_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_dlmb_v10_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_dlmb_v10_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_gpio_usb_rst_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_gpio_usb_rst_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_gpio_usb_rst_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_gpio_usb_rst_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_ilmb_bram_if_cntlr_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_ilmb_bram_if_cntlr_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_ilmb_v10_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_ilmb_v10_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_lmb_bram_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_lmb_bram_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_mdm_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_mdm_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_microblaze_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_microblaze_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_microblaze_0_axi_intc_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_microblaze_0_axi_intc_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_rst_clk_wiz_1_100M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_rst_clk_wiz_1_100M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_xbar_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'spaceship_rom'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'spaceship_rom'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'spritesheet_rom'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'spritesheet_rom'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'utils_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'utils_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (C:/Users/josei/Final_Project_v6.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:37 ; elapsed = 00:00:52 . Memory (MB): peak = 5083.109 ; gain = 37.816
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/josei/Final_Project/Final_Project.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp with file C:/Users/josei/Final_Project/Final_Project.runs/synth_1/final_project_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Dec 11 16:33:34 2025] Launched synth_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/synth_1/runme.log
[Thu Dec 11 16:33:34 2025] Launched impl_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/impl_1/runme.log
open_bd_design {C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/bd/mb_block/mb_block.bd}
Reading block design file <C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/bd/mb_block/mb_block.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - gpio_usb_rst
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - gpio_usb_int
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - gpio_usb_keycode
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - timer_usb_axi
Adding component instance block -- xilinx.com:ip:axi_quad_spi:3.2 - spi_usb
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Successfully read diagram <mb_block> from block design file <C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/bd/mb_block/mb_block.bd>
write_hw_platform -fixed -include_bit -force -file C:/Users/josei/Final_Project/final_project_top.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/josei/Final_Project/final_project_top.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/josei/Final_Project/final_project_top.xsa
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/josei/Final_Project/Final_Project.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp with file C:/Users/josei/Final_Project/Final_Project.runs/synth_1/final_project_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Dec 11 17:08:34 2025] Launched synth_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/synth_1/runme.log
[Thu Dec 11 17:08:34 2025] Launched impl_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/josei/Final_Project/final_project_top.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/josei/Final_Project/final_project_top.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/josei/Final_Project/final_project_top.xsa
write_hw_platform -fixed -include_bit -force -file C:/Users/josei/Final_Project/final_project_top.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/josei/Final_Project/final_project_top.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/josei/Final_Project/final_project_top.xsa
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/josei/Final_Project/Final_Project.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp with file C:/Users/josei/Final_Project/Final_Project.runs/synth_1/final_project_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Dec 11 17:38:48 2025] Launched synth_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/synth_1/runme.log
[Thu Dec 11 17:38:48 2025] Launched impl_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Dec 11 17:47:05 2025] Launched synth_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/synth_1/runme.log
[Thu Dec 11 17:47:05 2025] Launched impl_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Dec 11 17:50:14 2025] Launched synth_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/synth_1/runme.log
[Thu Dec 11 17:50:14 2025] Launched impl_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Dec 11 17:51:03 2025] Launched synth_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/synth_1/runme.log
[Thu Dec 11 17:51:03 2025] Launched impl_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/josei/Final_Project/final_project_top.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/josei/Final_Project/final_project_top.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/josei/Final_Project/final_project_top.xsa
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/josei/Final_Project/Final_Project.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp with file C:/Users/josei/Final_Project/Final_Project.runs/synth_1/final_project_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Dec 11 17:59:09 2025] Launched synth_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/synth_1/runme.log
[Thu Dec 11 17:59:09 2025] Launched impl_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/josei/Final_Project/final_project_top.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/josei/Final_Project/final_project_top.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/josei/Final_Project/final_project_top.xsa
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/bd/mb_block/mb_block.bd]
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-6901] identifier 'game_start' is used before its declaration [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:46]
WARNING: [Synth 8-6901] identifier 'level_reset_sig' is used before its declaration [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:46]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 5083.109 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'final_project_top' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'hex_driver' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/hex_driver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'hex_driver' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/hex_driver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mb_block' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:936]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_uartlite_0_0' [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_uartlite_0_0' (0#1) [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_clk_wiz_1_0' [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_clk_wiz_1_0' (0#1) [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_gpio_usb_rst_0' [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_gpio_usb_rst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_gpio_usb_rst_0' (0#1) [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_gpio_usb_rst_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_gpio_usb_rst_1' [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_gpio_usb_rst_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_gpio_usb_rst_1' (0#1) [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_gpio_usb_rst_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_gpio_0_0' [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_axi_gpio_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_gpio_0_0' (0#1) [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_axi_gpio_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_mdm_1_0' [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_mdm_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_mdm_1_0' (0#1) [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_mdm_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_microblaze_0_0' [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_microblaze_0_0' (0#1) [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_microblaze_0_axi_intc_0' [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_microblaze_0_axi_intc_0' (0#1) [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_microblaze_0_axi_periph_0' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:1602]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1TK4492' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1TK4492' (0#1) [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_UT2LJ' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_UT2LJ' (0#1) [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1ST4AV9' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:276]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1ST4AV9' (0#1) [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:276]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1VI1NO' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:408]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1VI1NO' (0#1) [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:408]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1SCR8U8' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:540]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1SCR8U8' (0#1) [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:540]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_2FAMHT' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:672]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_2FAMHT' (0#1) [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:672]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_1QRRYF7' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:804]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_1QRRYF7' (0#1) [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:804]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_5YIJ0K' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:2926]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_5YIJ0K' (0#1) [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:2926]
INFO: [Synth 8-6157] synthesizing module 'mb_block_xbar_0' [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_xbar_0' (0#1) [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_xbar_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'mb_block_xbar_0' is unconnected for instance 'xbar' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:2651]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'mb_block_xbar_0' is unconnected for instance 'xbar' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:2651]
WARNING: [Synth 8-7023] instance 'xbar' of module 'mb_block_xbar_0' has 40 connections declared, but only 38 given [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:2651]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_microblaze_0_axi_periph_0' (0#1) [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:1602]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_G5BFEQ' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:2692]
INFO: [Synth 8-6157] synthesizing module 'mb_block_dlmb_bram_if_cntlr_0' [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_dlmb_bram_if_cntlr_0' (0#1) [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_dlmb_v10_0' [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_dlmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_dlmb_v10_0' (0#1) [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_dlmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_block_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:2838]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'mb_block_dlmb_v10_0' has 25 connections declared, but only 24 given [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:2838]
INFO: [Synth 8-6157] synthesizing module 'mb_block_ilmb_bram_if_cntlr_0' [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_ilmb_bram_if_cntlr_0' (0#1) [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_ilmb_v10_0' [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_ilmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_ilmb_v10_0' (0#1) [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_ilmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_block_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:2884]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'mb_block_ilmb_v10_0' has 25 connections declared, but only 24 given [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:2884]
INFO: [Synth 8-6157] synthesizing module 'mb_block_lmb_bram_0' [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_lmb_bram_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_lmb_bram_0' (0#1) [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_lmb_bram_0_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'mb_block_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:2909]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'mb_block_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:2909]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'mb_block_lmb_bram_0' has 16 connections declared, but only 14 given [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:2909]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_G5BFEQ' (0#1) [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:2692]
INFO: [Synth 8-6157] synthesizing module 'mb_block_rst_clk_wiz_1_100M_0' [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_rst_clk_wiz_1_100M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_rst_clk_wiz_1_100M_0' (0#1) [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_rst_clk_wiz_1_100M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'mb_block_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:1532]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'mb_block_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:1532]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'mb_block_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:1532]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_quad_spi_0_0' [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_axi_quad_spi_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_quad_spi_0_0' (0#1) [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_axi_quad_spi_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'io0_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:1541]
WARNING: [Synth 8-7071] port 'io1_o' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:1541]
WARNING: [Synth 8-7071] port 'io1_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:1541]
WARNING: [Synth 8-7071] port 'sck_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:1541]
WARNING: [Synth 8-7071] port 'ss_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:1541]
WARNING: [Synth 8-7023] instance 'spi_usb' of module 'mb_block_axi_quad_spi_0_0' has 33 connections declared, but only 28 given [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:1541]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_timer_0_0' [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_axi_timer_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_timer_0_0' (0#1) [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/mb_block_axi_timer_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'generateout0' of module 'mb_block_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:1570]
WARNING: [Synth 8-7071] port 'generateout1' of module 'mb_block_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:1570]
WARNING: [Synth 8-7071] port 'pwm0' of module 'mb_block_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:1570]
WARNING: [Synth 8-7023] instance 'timer_usb_axi' of module 'mb_block_axi_timer_0_0' has 26 connections declared, but only 23 given [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:1570]
INFO: [Synth 8-6157] synthesizing module 'mb_block_xlconcat_0_0' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_xlconcat_0_0/synth/mb_block_xlconcat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_xlconcat_0_0' (0#1) [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_xlconcat_0_0/synth/mb_block_xlconcat_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'mb_block' (0#1) [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/synth/mb_block.v:936]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/VGA_controller.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/VGA_controller.sv:26]
WARNING: [Synth 8-7071] port 'sync' of module 'vga_controller' is unconnected for instance 'vga' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:160]
WARNING: [Synth 8-7023] instance 'vga' of module 'vga_controller' has 8 connections declared, but only 7 given [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:160]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_0' [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_0' (0#1) [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'game_background_example' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/Downloads/game_background_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'game_background_rom' [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/game_background_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'game_background_rom' (0#1) [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/game_background_rom_stub.v:5]
WARNING: [Synth 8-689] width (4) of port connection 'douta' does not match port width (3) of module 'game_background_rom' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/Downloads/game_background_example.sv:73]
INFO: [Synth 8-6157] synthesizing module 'game_background_palette' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/Downloads/game_background_palette.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'game_background_palette' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/Downloads/game_background_palette.sv:29]
WARNING: [Synth 8-689] width (4) of port connection 'index' does not match port width (3) of module 'game_background_palette' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/Downloads/game_background_example.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'game_background_example' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/Downloads/game_background_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'spaceship_example' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/Downloads/spaceship_example.sv:3]
INFO: [Synth 8-6157] synthesizing module 'spaceship_rom' [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/spaceship_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'spaceship_rom' (0#1) [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/spaceship_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'spaceship_palette' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/Downloads/spaceship_palette.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'spaceship_palette' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/Downloads/spaceship_palette.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'spaceship_example' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/Downloads/spaceship_example.sv:3]
INFO: [Synth 8-6157] synthesizing module 'spaceship_motion' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/spaceship_motion.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'spaceship_motion' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/spaceship_motion.sv:3]
INFO: [Synth 8-6157] synthesizing module 'chicken_block_motion' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/chicken_block_motion.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'chicken_block_motion' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/chicken_block_motion.sv:6]
INFO: [Synth 8-6157] synthesizing module 'animation' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/chicken_animation.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'animation' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/chicken_animation.sv:1]
INFO: [Synth 8-6157] synthesizing module 'collision_bullet_chicken' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/collision_bullet_chicken.sv:1]
	Parameter N_BULLETS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'collision_bullet_chicken' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/collision_bullet_chicken.sv:1]
WARNING: [Synth 8-689] width (8) of port connection 'active_bullets' does not match port width (3) of module 'collision_bullet_chicken' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:288]
WARNING: [Synth 8-689] width (8) of port connection 'bullet_hit' does not match port width (3) of module 'collision_bullet_chicken' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:295]
INFO: [Synth 8-6157] synthesizing module 'spritesheet_example' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/spritesheet/spritesheet_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'spritesheet_rom' [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/spritesheet_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'spritesheet_rom' (0#1) [C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN/realtime/spritesheet_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'spritesheet_palette' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/spritesheet/spritesheet_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'spritesheet_palette' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/spritesheet/spritesheet_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'spritesheet_example' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/spritesheet/spritesheet_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'bullets_top' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/new_bullets.sv:3]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bullets_top' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/new_bullets.sv:3]
WARNING: [Synth 8-689] width (8) of port connection 'active_bullets' does not match port width (3) of module 'bullets_top' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:336]
WARNING: [Synth 8-689] width (8) of port connection 'killer_hits' does not match port width (3) of module 'bullets_top' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:337]
INFO: [Synth 8-6157] synthesizing module 'egg_control' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/egg_engine.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'egg_control' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/egg_engine.sv:1]
INFO: [Synth 8-6157] synthesizing module 'collision_egg_ship' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/collision_egg_ship.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'collision_egg_ship' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/collision_egg_ship.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ship_state_manager' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/ship_state_manager.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/ship_state_manager.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ship_state_manager' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/ship_state_manager.sv:4]
INFO: [Synth 8-6157] synthesizing module 'game_controller' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/game_controller.sv:1]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/game_controller.sv:61]
INFO: [Synth 8-6155] done synthesizing module 'game_controller' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/game_controller.sv:1]
WARNING: [Synth 8-7071] port 'bullet_state' of module 'game_controller' is unconnected for instance 'game_ctrl' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:378]
WARNING: [Synth 8-7071] port 'egg_on' of module 'game_controller' is unconnected for instance 'game_ctrl' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:378]
WARNING: [Synth 8-7023] instance 'game_ctrl' of module 'game_controller' has 15 connections declared, but only 13 given [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:378]
INFO: [Synth 8-6157] synthesizing module 'text_drawing' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/text_drawing.sv:1]
INFO: [Synth 8-6157] synthesizing module 'font_rom' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/lab7_1_provided_fa25/font_rom.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'font_rom' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/lab7_1_provided_fa25/font_rom.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'text_drawing' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/text_drawing.sv:1]
INFO: [Synth 8-6157] synthesizing module 'score' [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/score.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'score' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/score.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'final_project_top' (0#1) [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:1]
WARNING: [Synth 8-87] always_comb on 'rom_address_reg' did not result in combinational logic [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/imports/Downloads/spaceship_example.sv:77]
WARNING: [Synth 8-6014] Unused sequential element egg_spawned_reg was removed.  [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/egg_engine.sv:78]
WARNING: [Synth 8-6014] Unused sequential element chicken_select_reg was removed.  [C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/egg_engine.sv:79]
WARNING: [Synth 8-7129] Port Reset in module score is either unconnected or has no load
WARNING: [Synth 8-7129] Port all_chickens_dead in module score is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module text_drawing is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 5083.109 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5083.109 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5083.109 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0.dcp' for cell 'vga_to_hdmi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.dcp' for cell 'mb_block_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.dcp' for cell 'mb_block_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_0/mb_block_gpio_usb_rst_0.dcp' for cell 'mb_block_i/gpio_usb_int'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_1/mb_block_gpio_usb_rst_1.dcp' for cell 'mb_block_i/gpio_usb_keycode'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0.dcp' for cell 'mb_block_i/gpio_usb_rst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.dcp' for cell 'mb_block_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.dcp' for cell 'mb_block_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.dcp' for cell 'mb_block_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.dcp' for cell 'mb_block_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.dcp' for cell 'mb_block_i/spi_usb'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.dcp' for cell 'mb_block_i/timer_usb_axi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_xbar_0/mb_block_xbar_0.dcp' for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_lmb_bram_0/mb_block_lmb_bram_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/game_background_rom/game_background_rom.dcp' for cell 'background_ex/game_background_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/spaceship_rom/spaceship_rom.dcp' for cell 'spaceship/spaceship_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/spritesheet_rom/spritesheet_rom.dcp' for cell 'chicken_renderer/spritesheet_rom'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.210 . Memory (MB): peak = 5083.109 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 378 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance mb_block_i/clk_wiz_1/inst/clkin1_ibufg. Found overlapping instances within the shape: clk_wiz/inst/clkin1_ibufg and mb_block_i/clk_wiz_1/inst/clkin1_ibufg.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/final_project_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/final_project_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/final_project_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/final_project_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_0/mb_block_gpio_usb_rst_0_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_0/mb_block_gpio_usb_rst_0_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_0/mb_block_gpio_usb_rst_0.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_0/mb_block_gpio_usb_rst_0.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_1/mb_block_gpio_usb_rst_1_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_1/mb_block_gpio_usb_rst_1_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_1/mb_block_gpio_usb_rst_1.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_1/mb_block_gpio_usb_rst_1.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 'Clk' already exists, overwriting the previous clock with the same name. [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/final_project_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/final_project_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/josei/Final_Project/Final_Project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_100' completely overrides clock 'Clk'.
New: create_clock -period 10.000 -name clk_100 -waveform {0.000 5.000} [get_ports Clk], [C:/Users/josei/Final_Project/Final_Project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:1]
Previous: create_clock -period 10.000 [get_ports Clk], [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port Clk can not be placed on PACKAGE_PIN N15 because the PACKAGE_PIN is occupied by port Clk [C:/Users/josei/Final_Project/Final_Project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:7]
Finished Parsing XDC File [C:/Users/josei/Final_Project/Final_Project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc:50]
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/final_project_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/final_project_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/final_project_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/final_project_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/final_project_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/final_project_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 5083.109 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/josei/Final_Project/Final_Project.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp with file C:/Users/josei/Final_Project/Final_Project.runs/synth_1/final_project_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Dec 11 18:50:04 2025] Launched synth_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/synth_1/runme.log
[Thu Dec 11 18:50:04 2025] Launched impl_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/josei/Final_Project/final_project_top.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/josei/Final_Project/final_project_top.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/josei/Final_Project/final_project_top.xsa
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/josei/Final_Project/Final_Project.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp with file C:/Users/josei/Final_Project/Final_Project.runs/synth_1/final_project_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Dec 11 19:11:41 2025] Launched synth_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/synth_1/runme.log
[Thu Dec 11 19:11:41 2025] Launched impl_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/josei/Final_Project/final_project_top.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/josei/Final_Project/final_project_top.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/josei/Final_Project/final_project_top.xsa
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/josei/sounds/shoot.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../sounds/shoot.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name shoot_rom
set_property -dict [list \
  CONFIG.Coe_File {C:/Users/josei/sounds/shoot.coe} \
  CONFIG.Component_Name {shoot_rom} \
  CONFIG.Disable_Collision_Warnings {true} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
  CONFIG.Write_Depth_A {8000} \
] [get_ips shoot_rom]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'shoot_rom' to 'shoot_rom' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/josei/sounds/shoot.coe' provided. It will be converted relative to IP Instance files '../../../../../sounds/shoot.coe'
generate_target {instantiation_template} [get_files c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/shoot_rom/shoot_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'shoot_rom'...
generate_target all [get_files  c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/shoot_rom/shoot_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'shoot_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'shoot_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'shoot_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'shoot_rom'...
catch { config_ip_cache -export [get_ips -all shoot_rom] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: shoot_rom
export_ip_user_files -of_objects [get_files c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/shoot_rom/shoot_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/shoot_rom/shoot_rom.xci]
launch_runs shoot_rom_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: shoot_rom
[Thu Dec 11 22:46:13 2025] Launched shoot_rom_synth_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/shoot_rom_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/shoot_rom/shoot_rom.xci] -directory C:/Users/josei/Final_Project/Final_Project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/josei/Final_Project/Final_Project.ip_user_files -ipstatic_source_dir C:/Users/josei/Final_Project/Final_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/modelsim} {questa=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/questa} {riviera=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/riviera} {activehdl=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/josei/sounds/eggdrop.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../sounds/eggdrop.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name eggdrop_rom
set_property -dict [list \
  CONFIG.Coe_File {C:/Users/josei/sounds/eggdrop.coe} \
  CONFIG.Component_Name {eggdrop_rom} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
  CONFIG.Write_Depth_A {3000} \
] [get_ips eggdrop_rom]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'eggdrop_rom' to 'eggdrop_rom' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/josei/sounds/eggdrop.coe' provided. It will be converted relative to IP Instance files '../../../../../sounds/eggdrop.coe'
generate_target {instantiation_template} [get_files c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/eggdrop_rom/eggdrop_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'eggdrop_rom'...
generate_target all [get_files  c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/eggdrop_rom/eggdrop_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'eggdrop_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'eggdrop_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'eggdrop_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'eggdrop_rom'...
catch { config_ip_cache -export [get_ips -all eggdrop_rom] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: eggdrop_rom
export_ip_user_files -of_objects [get_files c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/eggdrop_rom/eggdrop_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/eggdrop_rom/eggdrop_rom.xci]
launch_runs eggdrop_rom_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: eggdrop_rom
[Thu Dec 11 22:51:15 2025] Launched eggdrop_rom_synth_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/eggdrop_rom_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/eggdrop_rom/eggdrop_rom.xci] -directory C:/Users/josei/Final_Project/Final_Project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/josei/Final_Project/Final_Project.ip_user_files -ipstatic_source_dir C:/Users/josei/Final_Project/Final_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/modelsim} {questa=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/questa} {riviera=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/riviera} {activehdl=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/josei/sounds/chickDie.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../sounds/chickDie.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name chickDie
set_property -dict [list \
  CONFIG.Coe_File {C:/Users/josei/sounds/chickDie.coe} \
  CONFIG.Component_Name {chickDie} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
  CONFIG.Write_Depth_A {3000} \
] [get_ips chickDie]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'chickDie' to 'chickDie' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/josei/sounds/chickDie.coe' provided. It will be converted relative to IP Instance files '../../../../../sounds/chickDie.coe'
generate_target {instantiation_template} [get_files c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/chickDie/chickDie.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'chickDie'...
generate_target all [get_files  c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/chickDie/chickDie.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'chickDie'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'chickDie'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'chickDie'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'chickDie'...
catch { config_ip_cache -export [get_ips -all chickDie] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: chickDie
export_ip_user_files -of_objects [get_files c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/chickDie/chickDie.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/chickDie/chickDie.xci]
launch_runs chickDie_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: chickDie
[Thu Dec 11 22:52:20 2025] Launched chickDie_synth_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/chickDie_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/chickDie/chickDie.xci] -directory C:/Users/josei/Final_Project/Final_Project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/josei/Final_Project/Final_Project.ip_user_files -ipstatic_source_dir C:/Users/josei/Final_Project/Final_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/modelsim} {questa=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/questa} {riviera=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/riviera} {activehdl=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property CONFIG.Write_Depth_A {4096} [get_ips chickDie]
generate_target all [get_files  c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/chickDie/chickDie.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'chickDie'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'chickDie'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'chickDie'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'chickDie'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'chickDie'...
catch { config_ip_cache -export [get_ips -all chickDie] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: chickDie
export_ip_user_files -of_objects [get_files c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/chickDie/chickDie.xci] -no_script -sync -force -quiet
reset_run chickDie_synth_1
launch_runs chickDie_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: chickDie
[Thu Dec 11 22:54:01 2025] Launched chickDie_synth_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/chickDie_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/chickDie/chickDie.xci] -directory C:/Users/josei/Final_Project/Final_Project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/josei/Final_Project/Final_Project.ip_user_files -ipstatic_source_dir C:/Users/josei/Final_Project/Final_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/modelsim} {questa=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/questa} {riviera=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/riviera} {activehdl=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property CONFIG.Write_Depth_A {4096} [get_ips eggdrop_rom]
generate_target all [get_files  c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/eggdrop_rom/eggdrop_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'eggdrop_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'eggdrop_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'eggdrop_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'eggdrop_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'eggdrop_rom'...
catch { config_ip_cache -export [get_ips -all eggdrop_rom] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: eggdrop_rom
export_ip_user_files -of_objects [get_files c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/eggdrop_rom/eggdrop_rom.xci] -no_script -sync -force -quiet
reset_run eggdrop_rom_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/josei/Final_Project/Final_Project.runs/eggdrop_rom_synth_1

launch_runs eggdrop_rom_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: eggdrop_rom
[Thu Dec 11 22:54:19 2025] Launched eggdrop_rom_synth_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/eggdrop_rom_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/eggdrop_rom/eggdrop_rom.xci] -directory C:/Users/josei/Final_Project/Final_Project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/josei/Final_Project/Final_Project.ip_user_files -ipstatic_source_dir C:/Users/josei/Final_Project/Final_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/modelsim} {questa=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/questa} {riviera=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/riviera} {activehdl=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property CONFIG.Write_Depth_A {4096} [get_ips shoot_rom]
generate_target all [get_files  c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/shoot_rom/shoot_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'shoot_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'shoot_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'shoot_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'shoot_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'shoot_rom'...
catch { config_ip_cache -export [get_ips -all shoot_rom] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: shoot_rom
export_ip_user_files -of_objects [get_files c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/shoot_rom/shoot_rom.xci] -no_script -sync -force -quiet
reset_run shoot_rom_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/josei/Final_Project/Final_Project.runs/shoot_rom_synth_1

launch_runs shoot_rom_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: shoot_rom
[Thu Dec 11 22:54:44 2025] Launched shoot_rom_synth_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/shoot_rom_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/shoot_rom/shoot_rom.xci] -directory C:/Users/josei/Final_Project/Final_Project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/josei/Final_Project/Final_Project.ip_user_files -ipstatic_source_dir C:/Users/josei/Final_Project/Final_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/modelsim} {questa=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/questa} {riviera=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/riviera} {activehdl=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
export_ip_user_files -of_objects  [get_files c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/chickDie/chickDie.xci] -no_script -reset -force -quiet
remove_files  -fileset chickDie c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/chickDie/chickDie.xci
INFO: [Project 1-386] Moving file 'c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/chickDie/chickDie.xci' from fileset 'chickDie' to fileset 'sources_1'.
file delete -force c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/chickDie
file delete -force c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/chickDie
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/josei/sounds/chickDie.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../sounds/chickDie.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name chickDie_rom
set_property -dict [list \
  CONFIG.Coe_File {C:/Users/josei/sounds/chickDie.coe} \
  CONFIG.Component_Name {chickDie_rom} \
  CONFIG.Disable_Collision_Warnings {true} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
  CONFIG.Write_Depth_A {4096} \
] [get_ips chickDie_rom]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'chickDie_rom' to 'chickDie_rom' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/josei/sounds/chickDie.coe' provided. It will be converted relative to IP Instance files '../../../../../sounds/chickDie.coe'
generate_target {instantiation_template} [get_files c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/chickDie_rom/chickDie_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'chickDie_rom'...
generate_target all [get_files  c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/chickDie_rom/chickDie_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'chickDie_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'chickDie_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'chickDie_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'chickDie_rom'...
catch { config_ip_cache -export [get_ips -all chickDie_rom] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: chickDie_rom
export_ip_user_files -of_objects [get_files c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/chickDie_rom/chickDie_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/chickDie_rom/chickDie_rom.xci]
launch_runs chickDie_rom_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: chickDie_rom
[Thu Dec 11 22:56:54 2025] Launched chickDie_rom_synth_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/chickDie_rom_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/chickDie_rom/chickDie_rom.xci] -directory C:/Users/josei/Final_Project/Final_Project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/josei/Final_Project/Final_Project.ip_user_files -ipstatic_source_dir C:/Users/josei/Final_Project/Final_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/modelsim} {questa=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/questa} {riviera=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/riviera} {activehdl=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property CONFIG.Write_Depth_A {8192} [get_ips chickDie_rom]
generate_target all [get_files  c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/chickDie_rom/chickDie_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'chickDie_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'chickDie_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'chickDie_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'chickDie_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'chickDie_rom'...
catch { config_ip_cache -export [get_ips -all chickDie_rom] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: chickDie_rom
export_ip_user_files -of_objects [get_files c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/chickDie_rom/chickDie_rom.xci] -no_script -sync -force -quiet
reset_run chickDie_rom_synth_1
launch_runs chickDie_rom_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: chickDie_rom
[Thu Dec 11 23:04:02 2025] Launched chickDie_rom_synth_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/chickDie_rom_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/chickDie_rom/chickDie_rom.xci] -directory C:/Users/josei/Final_Project/Final_Project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/josei/Final_Project/Final_Project.ip_user_files -ipstatic_source_dir C:/Users/josei/Final_Project/Final_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/modelsim} {questa=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/questa} {riviera=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/riviera} {activehdl=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property CONFIG.Write_Depth_A {8192} [get_ips eggdrop_rom]
generate_target all [get_files  c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/eggdrop_rom/eggdrop_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'eggdrop_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'eggdrop_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'eggdrop_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'eggdrop_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'eggdrop_rom'...
catch { config_ip_cache -export [get_ips -all eggdrop_rom] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: eggdrop_rom
export_ip_user_files -of_objects [get_files c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/eggdrop_rom/eggdrop_rom.xci] -no_script -sync -force -quiet
reset_run eggdrop_rom_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/josei/Final_Project/Final_Project.runs/eggdrop_rom_synth_1

launch_runs eggdrop_rom_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: eggdrop_rom
[Thu Dec 11 23:04:21 2025] Launched eggdrop_rom_synth_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/eggdrop_rom_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/eggdrop_rom/eggdrop_rom.xci] -directory C:/Users/josei/Final_Project/Final_Project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/josei/Final_Project/Final_Project.ip_user_files -ipstatic_source_dir C:/Users/josei/Final_Project/Final_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/modelsim} {questa=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/questa} {riviera=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/riviera} {activehdl=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property CONFIG.Write_Depth_A {8192} [get_ips shoot_rom]
generate_target all [get_files  c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/shoot_rom/shoot_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'shoot_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'shoot_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'shoot_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'shoot_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'shoot_rom'...
catch { config_ip_cache -export [get_ips -all shoot_rom] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: shoot_rom
export_ip_user_files -of_objects [get_files c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/shoot_rom/shoot_rom.xci] -no_script -sync -force -quiet
reset_run shoot_rom_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/josei/Final_Project/Final_Project.runs/shoot_rom_synth_1

launch_runs shoot_rom_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: shoot_rom
[Thu Dec 11 23:04:47 2025] Launched shoot_rom_synth_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/shoot_rom_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/shoot_rom/shoot_rom.xci] -directory C:/Users/josei/Final_Project/Final_Project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/josei/Final_Project/Final_Project.ip_user_files -ipstatic_source_dir C:/Users/josei/Final_Project/Final_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/modelsim} {questa=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/questa} {riviera=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/riviera} {activehdl=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close [ open C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/audio_controller.sv w ]
add_files C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/new/audio_controller.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/josei/Final_Project/Final_Project.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp with file C:/Users/josei/Final_Project/Final_Project.runs/synth_1/final_project_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Dec 11 23:20:00 2025] Launched synth_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/synth_1/runme.log
[Thu Dec 11 23:20:00 2025] Launched impl_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/impl_1/runme.log
current_design synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/bd/mb_block/mb_block.bd]
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0.dcp' for cell 'vga_to_hdmi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/chickDie_rom/chickDie_rom.dcp' for cell 'audio_subsystem/die_unit'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/eggdrop_rom/eggdrop_rom.dcp' for cell 'audio_subsystem/egg_unit'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/shoot_rom/shoot_rom.dcp' for cell 'audio_subsystem/shoot_unit'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/game_background_rom/game_background_rom.dcp' for cell 'background_ex/game_background_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/spritesheet_rom/spritesheet_rom.dcp' for cell 'chicken_renderer/spritesheet_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.dcp' for cell 'mb_block_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.dcp' for cell 'mb_block_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_0/mb_block_gpio_usb_rst_0.dcp' for cell 'mb_block_i/gpio_usb_int'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_1/mb_block_gpio_usb_rst_1.dcp' for cell 'mb_block_i/gpio_usb_keycode'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0.dcp' for cell 'mb_block_i/gpio_usb_rst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.dcp' for cell 'mb_block_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.dcp' for cell 'mb_block_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.dcp' for cell 'mb_block_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.dcp' for cell 'mb_block_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.dcp' for cell 'mb_block_i/spi_usb'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.dcp' for cell 'mb_block_i/timer_usb_axi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_xbar_0/mb_block_xbar_0.dcp' for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_lmb_bram_0/mb_block_lmb_bram_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/spaceship_rom/spaceship_rom.dcp' for cell 'spaceship/spaceship_rom'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.212 . Memory (MB): peak = 5083.109 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3055 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, mb_block_i/clk_wiz_1/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mb_block_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_0/mb_block_gpio_usb_rst_0_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_0/mb_block_gpio_usb_rst_0_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_0/mb_block_gpio_usb_rst_0.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_0/mb_block_gpio_usb_rst_0.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_1/mb_block_gpio_usb_rst_1_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_1/mb_block_gpio_usb_rst_1_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_1/mb_block_gpio_usb_rst_1.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_1/mb_block_gpio_usb_rst_1.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [C:/Users/josei/Final_Project/Final_Project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Finished Parsing XDC File [C:/Users/josei/Final_Project/Final_Project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 20 load pin(s).
WARNING: [Constraints 18-5572] Instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'final_project_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/data/mb_bootloop_le.elf 
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 5083.109 ; gain = 0.000
report_utilization -name utilization_1
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.181 . Memory (MB): peak = 5083.109 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3048 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mb_block_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 5148.516 ; gain = 3.789
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 5148.516 ; gain = 3.789
Generating merged BMM file for the design top 'final_project_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 5148.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 134 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  SRLC16E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 5197.652 ; gain = 114.543
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/josei/Final_Project/Final_Project.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp with file C:/Users/josei/Final_Project/Final_Project.runs/synth_1/final_project_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Dec 11 23:38:44 2025] Launched synth_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/synth_1/runme.log
[Thu Dec 11 23:38:44 2025] Launched impl_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/josei/Final_Project/final_project_top.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/josei/Final_Project/final_project_top.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/josei/Final_Project/final_project_top.xsa
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/josei/Final_Project/Final_Project.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp with file C:/Users/josei/Final_Project/Final_Project.runs/synth_1/final_project_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Dec 11 23:51:47 2025] Launched synth_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/synth_1/runme.log
[Thu Dec 11 23:51:47 2025] Launched impl_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/josei/Final_Project/final_project_top.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/josei/Final_Project/final_project_top.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/josei/Final_Project/final_project_top.xsa
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/bd/mb_block/mb_block.bd]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.176 . Memory (MB): peak = 5803.422 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3049 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mb_block_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5803.422 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5803.422 ; gain = 0.000
Generating merged BMM file for the design top 'final_project_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/data/mb_bootloop_le.elf 
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 5803.422 ; gain = 10.832
current_design synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/bd/mb_block/mb_block.bd]
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0.dcp' for cell 'vga_to_hdmi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/chickDie_rom/chickDie_rom.dcp' for cell 'audio_subsystem/die_unit'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/eggdrop_rom/eggdrop_rom.dcp' for cell 'audio_subsystem/egg_unit'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/shoot_rom/shoot_rom.dcp' for cell 'audio_subsystem/shoot_unit'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/game_background_rom/game_background_rom.dcp' for cell 'background_ex/game_background_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/spritesheet_rom/spritesheet_rom.dcp' for cell 'chicken_renderer/spritesheet_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.dcp' for cell 'mb_block_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.dcp' for cell 'mb_block_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_0/mb_block_gpio_usb_rst_0.dcp' for cell 'mb_block_i/gpio_usb_int'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_1/mb_block_gpio_usb_rst_1.dcp' for cell 'mb_block_i/gpio_usb_keycode'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0.dcp' for cell 'mb_block_i/gpio_usb_rst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.dcp' for cell 'mb_block_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.dcp' for cell 'mb_block_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.dcp' for cell 'mb_block_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.dcp' for cell 'mb_block_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.dcp' for cell 'mb_block_i/spi_usb'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.dcp' for cell 'mb_block_i/timer_usb_axi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_xbar_0/mb_block_xbar_0.dcp' for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_lmb_bram_0/mb_block_lmb_bram_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/spaceship_rom/spaceship_rom.dcp' for cell 'spaceship/spaceship_rom'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.203 . Memory (MB): peak = 5818.332 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3056 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, mb_block_i/clk_wiz_1/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mb_block_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_0/mb_block_gpio_usb_rst_0_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_0/mb_block_gpio_usb_rst_0_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_0/mb_block_gpio_usb_rst_0.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_0/mb_block_gpio_usb_rst_0.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_1/mb_block_gpio_usb_rst_1_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_1/mb_block_gpio_usb_rst_1_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_1/mb_block_gpio_usb_rst_1.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_1/mb_block_gpio_usb_rst_1.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [C:/Users/josei/Final_Project/Final_Project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Finished Parsing XDC File [C:/Users/josei/Final_Project/Final_Project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 20 load pin(s).
WARNING: [Constraints 18-5572] Instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'final_project_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/data/mb_bootloop_le.elf 
refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 5877.453 ; gain = 74.031
report_utilization -name utilization_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/josei/Final_Project/Final_Project.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp with file C:/Users/josei/Final_Project/Final_Project.runs/synth_1/final_project_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Dec 12 00:07:06 2025] Launched synth_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/synth_1/runme.log
[Fri Dec 12 00:07:06 2025] Launched impl_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/josei/Final_Project/final_project_top.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/josei/Final_Project/final_project_top.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/josei/Final_Project/final_project_top.xsa
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/bd/mb_block/mb_block.bd]
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0.dcp' for cell 'vga_to_hdmi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/chickDie_rom/chickDie_rom.dcp' for cell 'audio_subsystem/die_unit'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/eggdrop_rom/eggdrop_rom.dcp' for cell 'audio_subsystem/egg_unit'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/shoot_rom/shoot_rom.dcp' for cell 'audio_subsystem/shoot_unit'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/game_background_rom/game_background_rom.dcp' for cell 'background_ex/game_background_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/spritesheet_rom/spritesheet_rom.dcp' for cell 'chicken_renderer/spritesheet_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.dcp' for cell 'mb_block_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.dcp' for cell 'mb_block_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_0/mb_block_gpio_usb_rst_0.dcp' for cell 'mb_block_i/gpio_usb_int'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_1/mb_block_gpio_usb_rst_1.dcp' for cell 'mb_block_i/gpio_usb_keycode'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0.dcp' for cell 'mb_block_i/gpio_usb_rst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.dcp' for cell 'mb_block_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.dcp' for cell 'mb_block_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.dcp' for cell 'mb_block_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.dcp' for cell 'mb_block_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.dcp' for cell 'mb_block_i/spi_usb'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.dcp' for cell 'mb_block_i/timer_usb_axi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_xbar_0/mb_block_xbar_0.dcp' for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_lmb_bram_0/mb_block_lmb_bram_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/spaceship_rom/spaceship_rom.dcp' for cell 'spaceship/spaceship_rom'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.198 . Memory (MB): peak = 5958.828 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3055 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, mb_block_i/clk_wiz_1/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mb_block_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_0/mb_block_gpio_usb_rst_0_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_0/mb_block_gpio_usb_rst_0_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_0/mb_block_gpio_usb_rst_0.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_0/mb_block_gpio_usb_rst_0.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_1/mb_block_gpio_usb_rst_1_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_1/mb_block_gpio_usb_rst_1_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_1/mb_block_gpio_usb_rst_1.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_1/mb_block_gpio_usb_rst_1.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [C:/Users/josei/Final_Project/Final_Project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Finished Parsing XDC File [C:/Users/josei/Final_Project/Final_Project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 20 load pin(s).
WARNING: [Constraints 18-5572] Instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'final_project_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/data/mb_bootloop_le.elf 
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 6017.852 ; gain = 101.258
report_utilization -name utilization_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property CONFIG.Write_Depth_A {11000} [get_ips shoot_rom]
generate_target all [get_files  c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/shoot_rom/shoot_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'shoot_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'shoot_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'shoot_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'shoot_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'shoot_rom'...
catch { config_ip_cache -export [get_ips -all shoot_rom] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: shoot_rom
export_ip_user_files -of_objects [get_files c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/shoot_rom/shoot_rom.xci] -no_script -sync -force -quiet
reset_run shoot_rom_synth_1
launch_runs shoot_rom_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: shoot_rom
[Fri Dec 12 00:23:07 2025] Launched shoot_rom_synth_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/shoot_rom_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/shoot_rom/shoot_rom.xci] -directory C:/Users/josei/Final_Project/Final_Project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/josei/Final_Project/Final_Project.ip_user_files -ipstatic_source_dir C:/Users/josei/Final_Project/Final_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/modelsim} {questa=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/questa} {riviera=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/riviera} {activehdl=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property CONFIG.Write_Depth_A {11000} [get_ips chickDie_rom]
generate_target all [get_files  c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/chickDie_rom/chickDie_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'chickDie_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'chickDie_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'chickDie_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'chickDie_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'chickDie_rom'...
catch { config_ip_cache -export [get_ips -all chickDie_rom] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: chickDie_rom
export_ip_user_files -of_objects [get_files c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/chickDie_rom/chickDie_rom.xci] -no_script -sync -force -quiet
reset_run chickDie_rom_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/josei/Final_Project/Final_Project.runs/chickDie_rom_synth_1

launch_runs chickDie_rom_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: chickDie_rom
[Fri Dec 12 00:23:27 2025] Launched chickDie_rom_synth_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/chickDie_rom_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/chickDie_rom/chickDie_rom.xci] -directory C:/Users/josei/Final_Project/Final_Project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/josei/Final_Project/Final_Project.ip_user_files -ipstatic_source_dir C:/Users/josei/Final_Project/Final_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/modelsim} {questa=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/questa} {riviera=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/riviera} {activehdl=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property CONFIG.Write_Depth_A {11000} [get_ips eggdrop_rom]
generate_target all [get_files  c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/eggdrop_rom/eggdrop_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'eggdrop_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'eggdrop_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'eggdrop_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'eggdrop_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'eggdrop_rom'...
catch { config_ip_cache -export [get_ips -all eggdrop_rom] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: eggdrop_rom
export_ip_user_files -of_objects [get_files c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/eggdrop_rom/eggdrop_rom.xci] -no_script -sync -force -quiet
reset_run eggdrop_rom_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/josei/Final_Project/Final_Project.runs/eggdrop_rom_synth_1

launch_runs eggdrop_rom_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: eggdrop_rom
[Fri Dec 12 00:23:53 2025] Launched eggdrop_rom_synth_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/eggdrop_rom_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/eggdrop_rom/eggdrop_rom.xci] -directory C:/Users/josei/Final_Project/Final_Project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/josei/Final_Project/Final_Project.ip_user_files -ipstatic_source_dir C:/Users/josei/Final_Project/Final_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/modelsim} {questa=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/questa} {riviera=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/riviera} {activehdl=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/josei/Final_Project/Final_Project.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp with file C:/Users/josei/Final_Project/Final_Project.runs/synth_1/final_project_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/josei/Final_Project/Final_Project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Dec 12 00:24:25 2025] Launched eggdrop_rom_synth_1, synth_1...
Run output will be captured here:
eggdrop_rom_synth_1: C:/Users/josei/Final_Project/Final_Project.runs/eggdrop_rom_synth_1/runme.log
synth_1: C:/Users/josei/Final_Project/Final_Project.runs/synth_1/runme.log
[Fri Dec 12 00:24:25 2025] Launched impl_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/josei/Final_Project/final_project_top.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/josei/Final_Project/final_project_top.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/josei/Final_Project/final_project_top.xsa
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/josei/Final_Project/Final_Project.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp with file C:/Users/josei/Final_Project/Final_Project.runs/synth_1/final_project_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Dec 12 00:39:35 2025] Launched synth_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/synth_1/runme.log
[Fri Dec 12 00:39:35 2025] Launched impl_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/josei/Final_Project/final_project_top.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/josei/Final_Project/final_project_top.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/josei/Final_Project/final_project_top.xsa
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/josei/Final_Project/Final_Project.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp with file C:/Users/josei/Final_Project/Final_Project.runs/synth_1/final_project_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Dec 12 00:51:31 2025] Launched synth_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/synth_1/runme.log
[Fri Dec 12 00:51:31 2025] Launched impl_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/josei/Final_Project/final_project_top.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/josei/Final_Project/final_project_top.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/josei/Final_Project/final_project_top.xsa
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/josei/Final_Project/Final_Project.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp with file C:/Users/josei/Final_Project/Final_Project.runs/synth_1/final_project_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Dec 12 01:24:54 2025] Launched synth_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/synth_1/runme.log
[Fri Dec 12 01:24:54 2025] Launched impl_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/josei/Final_Project/Final_Project.srcs/sources_1/bd/mb_block/mb_block.bd]
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0.dcp' for cell 'vga_to_hdmi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/chickDie_rom/chickDie_rom.dcp' for cell 'audio_subsystem/die_unit'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/eggdrop_rom/eggdrop_rom.dcp' for cell 'audio_subsystem/egg_unit'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/shoot_rom/shoot_rom.dcp' for cell 'audio_subsystem/shoot_unit'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/game_background_rom/game_background_rom.dcp' for cell 'background_ex/game_background_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/spritesheet_rom/spritesheet_rom.dcp' for cell 'chicken_renderer/spritesheet_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.dcp' for cell 'mb_block_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.dcp' for cell 'mb_block_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_0/mb_block_gpio_usb_rst_0.dcp' for cell 'mb_block_i/gpio_usb_int'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_1/mb_block_gpio_usb_rst_1.dcp' for cell 'mb_block_i/gpio_usb_keycode'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0.dcp' for cell 'mb_block_i/gpio_usb_rst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.dcp' for cell 'mb_block_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.dcp' for cell 'mb_block_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.dcp' for cell 'mb_block_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.dcp' for cell 'mb_block_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.dcp' for cell 'mb_block_i/spi_usb'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.dcp' for cell 'mb_block_i/timer_usb_axi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_xbar_0/mb_block_xbar_0.dcp' for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_lmb_bram_0/mb_block_lmb_bram_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/spaceship_rom/spaceship_rom.dcp' for cell 'spaceship/spaceship_rom'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.210 . Memory (MB): peak = 6066.840 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3302 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, mb_block_i/clk_wiz_1/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mb_block_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_0/mb_block_gpio_usb_rst_0_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_0/mb_block_gpio_usb_rst_0_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_0/mb_block_gpio_usb_rst_0.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_0/mb_block_gpio_usb_rst_0.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_1/mb_block_gpio_usb_rst_1_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_1/mb_block_gpio_usb_rst_1_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_1/mb_block_gpio_usb_rst_1.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_gpio_usb_rst_1/mb_block_gpio_usb_rst_1.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [C:/Users/josei/Final_Project/Final_Project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Finished Parsing XDC File [C:/Users/josei/Final_Project/Final_Project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 20 load pin(s).
WARNING: [Constraints 18-5572] Instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'final_project_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/josei/Final_Project/Final_Project.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/data/mb_bootloop_le.elf 
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 6124.977 ; gain = 71.848
write_hw_platform -fixed -include_bit -force -file C:/Users/josei/Final_Project/final_project_top.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/josei/Final_Project/final_project_top.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/josei/Final_Project/final_project_top.xsa
report_utilization -name utilization_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/josei/sounds/chickdie.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../sounds/chickdie.coe'
set_property -dict [list \
  CONFIG.Coe_File {C:/Users/josei/sounds/chickdie.coe} \
  CONFIG.Write_Depth_A {15000} \
] [get_ips chickDie_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/josei/sounds/chickdie.coe' provided. It will be converted relative to IP Instance files '../../../../../sounds/chickdie.coe'
generate_target all [get_files  c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/chickDie_rom/chickDie_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'chickDie_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'chickDie_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'chickDie_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'chickDie_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'chickDie_rom'...
catch { config_ip_cache -export [get_ips -all chickDie_rom] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: chickDie_rom
export_ip_user_files -of_objects [get_files c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/chickDie_rom/chickDie_rom.xci] -no_script -sync -force -quiet
reset_run chickDie_rom_synth_1
launch_runs chickDie_rom_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: chickDie_rom
[Fri Dec 12 01:38:14 2025] Launched chickDie_rom_synth_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/chickDie_rom_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/chickDie_rom/chickDie_rom.xci] -directory C:/Users/josei/Final_Project/Final_Project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/josei/Final_Project/Final_Project.ip_user_files -ipstatic_source_dir C:/Users/josei/Final_Project/Final_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/modelsim} {questa=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/questa} {riviera=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/riviera} {activehdl=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property CONFIG.Write_Depth_A {12261} [get_ips chickDie_rom]
generate_target all [get_files  c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/chickDie_rom/chickDie_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'chickDie_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'chickDie_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'chickDie_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'chickDie_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'chickDie_rom'...
catch { config_ip_cache -export [get_ips -all chickDie_rom] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: chickDie_rom
export_ip_user_files -of_objects [get_files c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/chickDie_rom/chickDie_rom.xci] -no_script -sync -force -quiet
reset_run chickDie_rom_synth_1
launch_runs chickDie_rom_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: chickDie_rom
[Fri Dec 12 01:40:30 2025] Launched chickDie_rom_synth_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/chickDie_rom_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/chickDie_rom/chickDie_rom.xci] -directory C:/Users/josei/Final_Project/Final_Project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/josei/Final_Project/Final_Project.ip_user_files -ipstatic_source_dir C:/Users/josei/Final_Project/Final_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/modelsim} {questa=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/questa} {riviera=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/riviera} {activehdl=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/josei/sounds/shoot.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../sounds/shoot.coe'
set_property -dict [list \
  CONFIG.Coe_File {C:/Users/josei/sounds/shoot.coe} \
  CONFIG.Write_Depth_A {12261} \
] [get_ips shoot_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/josei/sounds/shoot.coe' provided. It will be converted relative to IP Instance files '../../../../../sounds/shoot.coe'
generate_target all [get_files  c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/shoot_rom/shoot_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'shoot_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'shoot_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'shoot_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'shoot_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'shoot_rom'...
catch { config_ip_cache -export [get_ips -all shoot_rom] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: shoot_rom
export_ip_user_files -of_objects [get_files c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/shoot_rom/shoot_rom.xci] -no_script -sync -force -quiet
reset_run shoot_rom_synth_1
launch_runs shoot_rom_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: shoot_rom
[Fri Dec 12 01:41:47 2025] Launched shoot_rom_synth_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/shoot_rom_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/shoot_rom/shoot_rom.xci] -directory C:/Users/josei/Final_Project/Final_Project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/josei/Final_Project/Final_Project.ip_user_files -ipstatic_source_dir C:/Users/josei/Final_Project/Final_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/modelsim} {questa=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/questa} {riviera=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/riviera} {activehdl=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/josei/sounds/eggdrop.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../sounds/eggdrop.coe'
set_property -dict [list \
  CONFIG.Coe_File {C:/Users/josei/sounds/eggdrop.coe} \
  CONFIG.Write_Depth_A {12672} \
] [get_ips eggdrop_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/josei/sounds/eggdrop.coe' provided. It will be converted relative to IP Instance files '../../../../../sounds/eggdrop.coe'
generate_target all [get_files  c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/eggdrop_rom/eggdrop_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'eggdrop_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'eggdrop_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'eggdrop_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'eggdrop_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'eggdrop_rom'...
catch { config_ip_cache -export [get_ips -all eggdrop_rom] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: eggdrop_rom
export_ip_user_files -of_objects [get_files c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/eggdrop_rom/eggdrop_rom.xci] -no_script -sync -force -quiet
reset_run eggdrop_rom_synth_1
launch_runs eggdrop_rom_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: eggdrop_rom
[Fri Dec 12 01:43:49 2025] Launched eggdrop_rom_synth_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/eggdrop_rom_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 6124.977 ; gain = 0.000
export_simulation -of_objects [get_files c:/Users/josei/Final_Project/Final_Project.srcs/sources_1/ip/eggdrop_rom/eggdrop_rom.xci] -directory C:/Users/josei/Final_Project/Final_Project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/josei/Final_Project/Final_Project.ip_user_files -ipstatic_source_dir C:/Users/josei/Final_Project/Final_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/modelsim} {questa=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/questa} {riviera=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/riviera} {activehdl=C:/Users/josei/Final_Project/Final_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/josei/Final_Project/Final_Project.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp with file C:/Users/josei/Final_Project/Final_Project.runs/synth_1/final_project_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Dec 12 01:49:49 2025] Launched synth_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/synth_1/runme.log
[Fri Dec 12 01:49:49 2025] Launched impl_1...
Run output will be captured here: C:/Users/josei/Final_Project/Final_Project.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/josei/Final_Project/final_project_top.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/josei/Final_Project/final_project_top.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/josei/Final_Project/final_project_top.xsa
archive_project C:/Users/josei/jasono3_juliaa5_Final_Project.xpr.zip -temp_dir C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/josei/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-31528-LAPTOP-HKKO74LN' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/josei/Downloads/RD_hdmi_ip2020'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [IP_Flow 19-7005] Skipping external file c:/Users/josei/sounds/chickdie.coe
INFO: [IP_Flow 19-7005] Skipping external file c:/Users/josei/sounds/eggdrop.coe
INFO: [IP_Flow 19-7005] Skipping external file c:/Users/josei/Documents/bew bkg/game_bkg.COE
INFO: [IP_Flow 19-7005] Skipping external file c:/Users/josei/sounds/shoot.coe
INFO: [IP_Flow 19-7005] Skipping external file c:/Users/josei/Desktop/spaceship.COE
INFO: [IP_Flow 19-7005] Skipping external file c:/Users/josei/Documents/spritesheet.COE
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'hdmi_tx_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'clk_wiz_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_ilmb_bram_if_cntlr_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_lmb_bram_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_dlmb_bram_if_cntlr_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_xbar_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_microblaze_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_dlmb_v10_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_ilmb_v10_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_gpio_usb_rst_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_axi_timer_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_axi_gpio_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_clk_wiz_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_axi_uartlite_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_mdm_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_rst_clk_wiz_1_100M_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_axi_quad_spi_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_gpio_usb_rst_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mb_block_microblaze_0_axi_intc_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'game_background_rom_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'spaceship_rom_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'spritesheet_rom_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'shoot_rom_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'eggdrop_rom_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'chickDie_rom_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'hdmi_tx_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'clk_wiz_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_ilmb_bram_if_cntlr_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_lmb_bram_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_dlmb_bram_if_cntlr_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_xbar_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_microblaze_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_dlmb_v10_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_ilmb_v10_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_gpio_usb_rst_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_axi_timer_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_axi_gpio_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_clk_wiz_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_axi_uartlite_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_mdm_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_rst_clk_wiz_1_100M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_axi_quad_spi_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_gpio_usb_rst_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mb_block_microblaze_0_axi_intc_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'game_background_rom_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'spaceship_rom_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'spritesheet_rom_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'shoot_rom_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'eggdrop_rom_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'chickDie_rom_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'chickDie_rom'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'chickDie_rom'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'clk_wiz_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'clk_wiz_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'eggdrop_rom'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'eggdrop_rom'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'game_background_rom'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'game_background_rom'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'hdmi_tx_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'hdmi_tx_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_axi_gpio_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_axi_gpio_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_axi_quad_spi_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_axi_quad_spi_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_axi_timer_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_axi_timer_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_axi_uartlite_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_axi_uartlite_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_clk_wiz_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_clk_wiz_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_dlmb_bram_if_cntlr_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_dlmb_bram_if_cntlr_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_dlmb_v10_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_dlmb_v10_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_gpio_usb_rst_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_gpio_usb_rst_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_gpio_usb_rst_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_gpio_usb_rst_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_ilmb_bram_if_cntlr_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_ilmb_bram_if_cntlr_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_ilmb_v10_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_ilmb_v10_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_lmb_bram_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_lmb_bram_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_mdm_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_mdm_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_microblaze_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_microblaze_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_microblaze_0_axi_intc_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_microblaze_0_axi_intc_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_rst_clk_wiz_1_100M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_rst_clk_wiz_1_100M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mb_block_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mb_block_xbar_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'shoot_rom'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'shoot_rom'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'spaceship_rom'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'spaceship_rom'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'spritesheet_rom'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'spritesheet_rom'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'utils_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'utils_1'
