{
  "processor": "Intel 8051",
  "year": 1980,
  "specifications": {
    "data_width_bits": 8,
    "clock_mhz": 12.0,
    "transistors": 60000,
    "technology": "NMOS",
    "package": "40-pin DIP",
    "internal_ram": "128 bytes",
    "internal_rom": "4KB"
  },
  "timing": {
    "cycles_per_instruction_range": [
      12,
      24
    ],
    "machine_cycle_clocks": 12,
    "typical_cpi": 12.0,
    "notes": "12 clock cycles per machine cycle, most instructions 1 machine cycle"
  },
  "validated_performance": {
    "ips_min": 500000,
    "ips_max": 1000000,
    "mips_typical": 0.5
  },
  "notes": "Most successful microcontroller family",
  "model_accuracy": {
    "target_error_pct": 5,
    "confidence": "High"
  },
  "sources": [
    {
      "type": "datasheet",
      "name": "Intel 8051 Datasheet",
      "url": "http://datasheets.chipdb.org/Intel/MCS-51/datashts/8051.pdf",
      "verified": true
    },
    {
      "type": "wikichip",
      "name": "WikiChip MCS-51",
      "url": "https://en.wikichip.org/wiki/intel/mcs-51",
      "verified": true
    }
  ],
  "validation_date": "2026-01-29",
  "timing_tests": [
    {
      "name": "NOP",
      "opcode": "0x00",
      "category": "control",
      "expected_cycles": 12,
      "machine_cycles": 1,
      "source": "datasheet",
      "notes": "No operation, 1 machine cycle"
    },
    {
      "name": "ADD A,Rn",
      "opcode": "0x28-0x2F",
      "category": "alu",
      "expected_cycles": 12,
      "machine_cycles": 1,
      "source": "datasheet",
      "notes": "Add register to accumulator"
    },
    {
      "name": "ADDC A,Rn",
      "opcode": "0x38-0x3F",
      "category": "alu",
      "expected_cycles": 12,
      "machine_cycles": 1,
      "source": "datasheet",
      "notes": "Add register with carry"
    },
    {
      "name": "SUBB A,Rn",
      "opcode": "0x98-0x9F",
      "category": "alu",
      "expected_cycles": 12,
      "machine_cycles": 1,
      "source": "datasheet",
      "notes": "Subtract register with borrow"
    },
    {
      "name": "INC A",
      "opcode": "0x04",
      "category": "alu",
      "expected_cycles": 12,
      "machine_cycles": 1,
      "source": "datasheet",
      "notes": "Increment accumulator"
    },
    {
      "name": "DEC A",
      "opcode": "0x14",
      "category": "alu",
      "expected_cycles": 12,
      "machine_cycles": 1,
      "source": "datasheet",
      "notes": "Decrement accumulator"
    },
    {
      "name": "MOV A,Rn",
      "opcode": "0xE8-0xEF",
      "category": "data_transfer",
      "expected_cycles": 12,
      "machine_cycles": 1,
      "source": "datasheet",
      "notes": "Move register to accumulator"
    },
    {
      "name": "MOV Rn,A",
      "opcode": "0xF8-0xFF",
      "category": "data_transfer",
      "expected_cycles": 12,
      "machine_cycles": 1,
      "source": "datasheet",
      "notes": "Move accumulator to register"
    },
    {
      "name": "MOV A,#data",
      "opcode": "0x74",
      "category": "data_transfer",
      "expected_cycles": 12,
      "machine_cycles": 1,
      "source": "datasheet",
      "notes": "Load immediate to accumulator"
    },
    {
      "name": "MOVX A,@DPTR",
      "opcode": "0xE0",
      "category": "memory",
      "expected_cycles": 24,
      "machine_cycles": 2,
      "source": "datasheet",
      "notes": "Move external memory to accumulator"
    },
    {
      "name": "MOVX @DPTR,A",
      "opcode": "0xF0",
      "category": "memory",
      "expected_cycles": 24,
      "machine_cycles": 2,
      "source": "datasheet",
      "notes": "Move accumulator to external memory"
    },
    {
      "name": "LJMP addr",
      "opcode": "0x02",
      "category": "control",
      "expected_cycles": 24,
      "machine_cycles": 2,
      "source": "datasheet",
      "notes": "Long jump (16-bit address)"
    },
    {
      "name": "SJMP rel",
      "opcode": "0x80",
      "category": "control",
      "expected_cycles": 24,
      "machine_cycles": 2,
      "source": "datasheet",
      "notes": "Short jump (relative address)"
    },
    {
      "name": "LCALL addr",
      "opcode": "0x12",
      "category": "control",
      "expected_cycles": 24,
      "machine_cycles": 2,
      "source": "datasheet",
      "notes": "Long call (16-bit address)"
    },
    {
      "name": "RET",
      "opcode": "0x22",
      "category": "control",
      "expected_cycles": 24,
      "machine_cycles": 2,
      "source": "datasheet",
      "notes": "Return from subroutine"
    },
    {
      "name": "MUL AB",
      "opcode": "0xA4",
      "category": "alu",
      "expected_cycles": 48,
      "machine_cycles": 4,
      "source": "datasheet",
      "notes": "Multiply A by B (8x8 -> 16-bit)"
    },
    {
      "name": "DIV AB",
      "opcode": "0x84",
      "category": "alu",
      "expected_cycles": 48,
      "machine_cycles": 4,
      "source": "datasheet",
      "notes": "Divide A by B"
    }
  ],
  "cross_validation": {
    "related_processors": [
      {
        "name": "Intel 8751",
        "relationship": "EPROM variant",
        "expected_similarity": "identical",
        "notes": "Same CPU core with EPROM instead of mask ROM"
      },
      {
        "name": "Intel 8052",
        "relationship": "family member",
        "expected_similarity": "high",
        "notes": "More memory, additional timer (256B RAM, 8KB ROM)"
      },
      {
        "name": "Intel 8048",
        "relationship": "predecessor",
        "expected_similarity": "low",
        "notes": "Different architecture (MCS-48), simpler timing model"
      }
    ],
    "timing_consistency": {
      "single_machine_cycle": [
        "NOP",
        "ADD",
        "ADDC",
        "SUBB",
        "INC",
        "DEC",
        "MOV A,Rn",
        "MOV Rn,A",
        "MOV A,#data"
      ],
      "two_machine_cycles": [
        "MOVX",
        "LJMP",
        "SJMP",
        "LCALL",
        "RET"
      ],
      "four_machine_cycles": [
        "MUL AB",
        "DIV AB"
      ],
      "validation_rule": "All timing in multiples of 12 clocks (1 machine cycle)"
    },
    "architectural_constraints": {
      "machine_cycle": "12 clock cycles at 12 MHz = 1 \u00b5s",
      "harvard_architecture": "Separate program and data memory spaces",
      "register_banks": "Four banks of 8 registers (R0-R7)",
      "sfr_space": "128 special function registers"
    }
  },
  "accuracy": {
    "expected_cpi": 12.0,
    "expected_ipc": 0.0833,
    "validated_workloads": [
      "typical",
      "compute",
      "memory",
      "control",
      "mixed"
    ],
    "predicted_cpi": 12.0,
    "cpi_error_percent": 0.0,
    "ipc_error_percent": 0.0,
    "validation_passed": true,
    "fully_validated": true,
    "validation_date": "2026-01-29",
    "sysid_loss_before": 0.0,
    "sysid_loss_after": 0.0,
    "sysid_cpi_error_percent": 0.0,
    "sysid_converged": true,
    "sysid_date": "2026-01-30"
  },
  "instruction_mix": {
    "alu": 0.3,
    "data_transfer": 0.4,
    "memory": 0.1,
    "control": 0.2
  }
}