// Seed: 658451222
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign id_2 = id_1;
endmodule
module module_1;
  wor id_1;
  integer id_2;
  assign id_1 = 1;
  reg id_3;
  module_0 modCall_1 (
      id_1,
      id_2
  );
  always begin : LABEL_0
    id_3 <= 1;
    if (1);
  end
endmodule
module module_2 (
    input  logic   id_0,
    output logic   id_1,
    input  logic   id_2,
    input  supply1 id_3
);
  always id_1 <= #1 1 ? id_0 : id_2;
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  assign id_1 = 1;
  logic id_6, id_7 = 1 - 1;
  assign id_7 = id_0;
  always begin : LABEL_0
    id_6 = 1'b0;
  end
endmodule
