

================================================================
== Vitis HLS Report for 'flattening'
================================================================
* Date:           Tue Jan 28 18:58:49 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_Optimal
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.254 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      198|      198|  1.980 us|  1.980 us|  198|  198|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- flat_for_rows  |      196|      196|        15|         14|          1|    14|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 14, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 14, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [CNN_Optimal/src/flat.cpp:10]   --->   Operation 18 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %pool_to_flat_streams_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %flat_to_dense_streams_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln10 = store i4 0, i4 %r" [CNN_Optimal/src/flat.cpp:10]   --->   Operation 21 'store' 'store_ln10' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln10 = br void %flat_for_cols" [CNN_Optimal/src/flat.cpp:10]   --->   Operation 22 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%r_1 = load i4 %r" [CNN_Optimal/src/flat.cpp:10]   --->   Operation 23 'load' 'r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.73ns)   --->   "%icmp_ln10 = icmp_eq  i4 %r_1, i4 14" [CNN_Optimal/src/flat.cpp:10]   --->   Operation 24 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.73ns)   --->   "%r_2 = add i4 %r_1, i4 1" [CNN_Optimal/src/flat.cpp:10]   --->   Operation 25 'add' 'r_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %flat_for_cols.split, void %for.end7" [CNN_Optimal/src/flat.cpp:10]   --->   Operation 26 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln18 = ret" [CNN_Optimal/src/flat.cpp:18]   --->   Operation 60 'ret' 'ret_ln18' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.25>
ST_2 : Operation 27 [1/1] (3.62ns)   --->   "%pool_to_flat_streams_0_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %pool_to_flat_streams_0" [CNN_Optimal/src/flat.cpp:15]   --->   Operation 27 'read' 'pool_to_flat_streams_0_read' <Predicate = (!icmp_ln10)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 196> <FIFO>
ST_2 : Operation 28 [1/1] (3.62ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %flat_to_dense_streams_0, i24 %pool_to_flat_streams_0_read" [CNN_Optimal/src/flat.cpp:15]   --->   Operation 28 'write' 'write_ln15' <Predicate = (!icmp_ln10)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 196> <FIFO>
ST_2 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln10 = store i4 %r_2, i4 %r" [CNN_Optimal/src/flat.cpp:10]   --->   Operation 29 'store' 'store_ln10' <Predicate = (!icmp_ln10)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 30 [1/1] (3.62ns)   --->   "%pool_to_flat_streams_0_read_1 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %pool_to_flat_streams_0" [CNN_Optimal/src/flat.cpp:15]   --->   Operation 30 'read' 'pool_to_flat_streams_0_read_1' <Predicate = (!icmp_ln10)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 196> <FIFO>
ST_3 : Operation 31 [1/1] (3.62ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %flat_to_dense_streams_0, i24 %pool_to_flat_streams_0_read_1" [CNN_Optimal/src/flat.cpp:15]   --->   Operation 31 'write' 'write_ln15' <Predicate = (!icmp_ln10)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 196> <FIFO>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 32 [1/1] (3.62ns)   --->   "%pool_to_flat_streams_0_read_2 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %pool_to_flat_streams_0" [CNN_Optimal/src/flat.cpp:15]   --->   Operation 32 'read' 'pool_to_flat_streams_0_read_2' <Predicate = (!icmp_ln10)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 196> <FIFO>
ST_4 : Operation 33 [1/1] (3.62ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %flat_to_dense_streams_0, i24 %pool_to_flat_streams_0_read_2" [CNN_Optimal/src/flat.cpp:15]   --->   Operation 33 'write' 'write_ln15' <Predicate = (!icmp_ln10)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 196> <FIFO>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 34 [1/1] (3.62ns)   --->   "%pool_to_flat_streams_0_read_3 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %pool_to_flat_streams_0" [CNN_Optimal/src/flat.cpp:15]   --->   Operation 34 'read' 'pool_to_flat_streams_0_read_3' <Predicate = (!icmp_ln10)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 196> <FIFO>
ST_5 : Operation 35 [1/1] (3.62ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %flat_to_dense_streams_0, i24 %pool_to_flat_streams_0_read_3" [CNN_Optimal/src/flat.cpp:15]   --->   Operation 35 'write' 'write_ln15' <Predicate = (!icmp_ln10)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 196> <FIFO>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 36 [1/1] (3.62ns)   --->   "%pool_to_flat_streams_0_read_4 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %pool_to_flat_streams_0" [CNN_Optimal/src/flat.cpp:15]   --->   Operation 36 'read' 'pool_to_flat_streams_0_read_4' <Predicate = (!icmp_ln10)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 196> <FIFO>
ST_6 : Operation 37 [1/1] (3.62ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %flat_to_dense_streams_0, i24 %pool_to_flat_streams_0_read_4" [CNN_Optimal/src/flat.cpp:15]   --->   Operation 37 'write' 'write_ln15' <Predicate = (!icmp_ln10)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 196> <FIFO>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 38 [1/1] (3.62ns)   --->   "%pool_to_flat_streams_0_read_5 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %pool_to_flat_streams_0" [CNN_Optimal/src/flat.cpp:15]   --->   Operation 38 'read' 'pool_to_flat_streams_0_read_5' <Predicate = (!icmp_ln10)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 196> <FIFO>
ST_7 : Operation 39 [1/1] (3.62ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %flat_to_dense_streams_0, i24 %pool_to_flat_streams_0_read_5" [CNN_Optimal/src/flat.cpp:15]   --->   Operation 39 'write' 'write_ln15' <Predicate = (!icmp_ln10)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 196> <FIFO>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 40 [1/1] (3.62ns)   --->   "%pool_to_flat_streams_0_read_6 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %pool_to_flat_streams_0" [CNN_Optimal/src/flat.cpp:15]   --->   Operation 40 'read' 'pool_to_flat_streams_0_read_6' <Predicate = (!icmp_ln10)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 196> <FIFO>
ST_8 : Operation 41 [1/1] (3.62ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %flat_to_dense_streams_0, i24 %pool_to_flat_streams_0_read_6" [CNN_Optimal/src/flat.cpp:15]   --->   Operation 41 'write' 'write_ln15' <Predicate = (!icmp_ln10)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 196> <FIFO>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 42 [1/1] (3.62ns)   --->   "%pool_to_flat_streams_0_read_7 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %pool_to_flat_streams_0" [CNN_Optimal/src/flat.cpp:15]   --->   Operation 42 'read' 'pool_to_flat_streams_0_read_7' <Predicate = (!icmp_ln10)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 196> <FIFO>
ST_9 : Operation 43 [1/1] (3.62ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %flat_to_dense_streams_0, i24 %pool_to_flat_streams_0_read_7" [CNN_Optimal/src/flat.cpp:15]   --->   Operation 43 'write' 'write_ln15' <Predicate = (!icmp_ln10)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 196> <FIFO>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 44 [1/1] (3.62ns)   --->   "%pool_to_flat_streams_0_read_8 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %pool_to_flat_streams_0" [CNN_Optimal/src/flat.cpp:15]   --->   Operation 44 'read' 'pool_to_flat_streams_0_read_8' <Predicate = (!icmp_ln10)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 196> <FIFO>
ST_10 : Operation 45 [1/1] (3.62ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %flat_to_dense_streams_0, i24 %pool_to_flat_streams_0_read_8" [CNN_Optimal/src/flat.cpp:15]   --->   Operation 45 'write' 'write_ln15' <Predicate = (!icmp_ln10)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 196> <FIFO>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 46 [1/1] (3.62ns)   --->   "%pool_to_flat_streams_0_read_9 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %pool_to_flat_streams_0" [CNN_Optimal/src/flat.cpp:15]   --->   Operation 46 'read' 'pool_to_flat_streams_0_read_9' <Predicate = (!icmp_ln10)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 196> <FIFO>
ST_11 : Operation 47 [1/1] (3.62ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %flat_to_dense_streams_0, i24 %pool_to_flat_streams_0_read_9" [CNN_Optimal/src/flat.cpp:15]   --->   Operation 47 'write' 'write_ln15' <Predicate = (!icmp_ln10)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 196> <FIFO>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 48 [1/1] (3.62ns)   --->   "%pool_to_flat_streams_0_read_10 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %pool_to_flat_streams_0" [CNN_Optimal/src/flat.cpp:15]   --->   Operation 48 'read' 'pool_to_flat_streams_0_read_10' <Predicate = (!icmp_ln10)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 196> <FIFO>
ST_12 : Operation 49 [1/1] (3.62ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %flat_to_dense_streams_0, i24 %pool_to_flat_streams_0_read_10" [CNN_Optimal/src/flat.cpp:15]   --->   Operation 49 'write' 'write_ln15' <Predicate = (!icmp_ln10)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 196> <FIFO>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 50 [1/1] (3.62ns)   --->   "%pool_to_flat_streams_0_read_11 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %pool_to_flat_streams_0" [CNN_Optimal/src/flat.cpp:15]   --->   Operation 50 'read' 'pool_to_flat_streams_0_read_11' <Predicate = (!icmp_ln10)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 196> <FIFO>
ST_13 : Operation 51 [1/1] (3.62ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %flat_to_dense_streams_0, i24 %pool_to_flat_streams_0_read_11" [CNN_Optimal/src/flat.cpp:15]   --->   Operation 51 'write' 'write_ln15' <Predicate = (!icmp_ln10)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 196> <FIFO>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 52 [1/1] (3.62ns)   --->   "%pool_to_flat_streams_0_read_12 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %pool_to_flat_streams_0" [CNN_Optimal/src/flat.cpp:15]   --->   Operation 52 'read' 'pool_to_flat_streams_0_read_12' <Predicate = (!icmp_ln10)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 196> <FIFO>
ST_14 : Operation 53 [1/1] (3.62ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %flat_to_dense_streams_0, i24 %pool_to_flat_streams_0_read_12" [CNN_Optimal/src/flat.cpp:15]   --->   Operation 53 'write' 'write_ln15' <Predicate = (!icmp_ln10)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 196> <FIFO>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [CNN_Optimal/src/flat.cpp:10]   --->   Operation 54 'specpipeline' 'specpipeline_ln10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 55 [1/1] (0.00ns)   --->   "%speclooptripcount_ln10 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14" [CNN_Optimal/src/flat.cpp:10]   --->   Operation 55 'speclooptripcount' 'speclooptripcount_ln10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [CNN_Optimal/src/flat.cpp:10]   --->   Operation 56 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 57 [1/1] (3.62ns)   --->   "%pool_to_flat_streams_0_read_13 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %pool_to_flat_streams_0" [CNN_Optimal/src/flat.cpp:15]   --->   Operation 57 'read' 'pool_to_flat_streams_0_read_13' <Predicate = true> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 196> <FIFO>
ST_15 : Operation 58 [1/1] (3.62ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %flat_to_dense_streams_0, i24 %pool_to_flat_streams_0_read_13" [CNN_Optimal/src/flat.cpp:15]   --->   Operation 58 'write' 'write_ln15' <Predicate = true> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 196> <FIFO>
ST_15 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln10 = br void %flat_for_cols" [CNN_Optimal/src/flat.cpp:10]   --->   Operation 59 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pool_to_flat_streams_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ flat_to_dense_streams_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
r                              (alloca           ) [ 0110000000000000]
specinterface_ln0              (specinterface    ) [ 0000000000000000]
specinterface_ln0              (specinterface    ) [ 0000000000000000]
store_ln10                     (store            ) [ 0000000000000000]
br_ln10                        (br               ) [ 0000000000000000]
r_1                            (load             ) [ 0000000000000000]
icmp_ln10                      (icmp             ) [ 0111111111111110]
r_2                            (add              ) [ 0010000000000000]
br_ln10                        (br               ) [ 0000000000000000]
pool_to_flat_streams_0_read    (read             ) [ 0000000000000000]
write_ln15                     (write            ) [ 0000000000000000]
store_ln10                     (store            ) [ 0000000000000000]
pool_to_flat_streams_0_read_1  (read             ) [ 0000000000000000]
write_ln15                     (write            ) [ 0000000000000000]
pool_to_flat_streams_0_read_2  (read             ) [ 0000000000000000]
write_ln15                     (write            ) [ 0000000000000000]
pool_to_flat_streams_0_read_3  (read             ) [ 0000000000000000]
write_ln15                     (write            ) [ 0000000000000000]
pool_to_flat_streams_0_read_4  (read             ) [ 0000000000000000]
write_ln15                     (write            ) [ 0000000000000000]
pool_to_flat_streams_0_read_5  (read             ) [ 0000000000000000]
write_ln15                     (write            ) [ 0000000000000000]
pool_to_flat_streams_0_read_6  (read             ) [ 0000000000000000]
write_ln15                     (write            ) [ 0000000000000000]
pool_to_flat_streams_0_read_7  (read             ) [ 0000000000000000]
write_ln15                     (write            ) [ 0000000000000000]
pool_to_flat_streams_0_read_8  (read             ) [ 0000000000000000]
write_ln15                     (write            ) [ 0000000000000000]
pool_to_flat_streams_0_read_9  (read             ) [ 0000000000000000]
write_ln15                     (write            ) [ 0000000000000000]
pool_to_flat_streams_0_read_10 (read             ) [ 0000000000000000]
write_ln15                     (write            ) [ 0000000000000000]
pool_to_flat_streams_0_read_11 (read             ) [ 0000000000000000]
write_ln15                     (write            ) [ 0000000000000000]
pool_to_flat_streams_0_read_12 (read             ) [ 0000000000000000]
write_ln15                     (write            ) [ 0000000000000000]
specpipeline_ln10              (specpipeline     ) [ 0000000000000000]
speclooptripcount_ln10         (speclooptripcount) [ 0000000000000000]
specloopname_ln10              (specloopname     ) [ 0000000000000000]
pool_to_flat_streams_0_read_13 (read             ) [ 0000000000000000]
write_ln15                     (write            ) [ 0000000000000000]
br_ln10                        (br               ) [ 0000000000000000]
ret_ln18                       (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pool_to_flat_streams_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_to_flat_streams_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="flat_to_dense_streams_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_to_dense_streams_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="r_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="grp_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="24" slack="0"/>
<pin id="42" dir="0" index="1" bw="24" slack="0"/>
<pin id="43" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pool_to_flat_streams_0_read/2 pool_to_flat_streams_0_read_1/3 pool_to_flat_streams_0_read_2/4 pool_to_flat_streams_0_read_3/5 pool_to_flat_streams_0_read_4/6 pool_to_flat_streams_0_read_5/7 pool_to_flat_streams_0_read_6/8 pool_to_flat_streams_0_read_7/9 pool_to_flat_streams_0_read_8/10 pool_to_flat_streams_0_read_9/11 pool_to_flat_streams_0_read_10/12 pool_to_flat_streams_0_read_11/13 pool_to_flat_streams_0_read_12/14 pool_to_flat_streams_0_read_13/15 "/>
</bind>
</comp>

<comp id="46" class="1004" name="grp_write_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="0" slack="0"/>
<pin id="48" dir="0" index="1" bw="24" slack="0"/>
<pin id="49" dir="0" index="2" bw="24" slack="0"/>
<pin id="50" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln15/2 write_ln15/3 write_ln15/4 write_ln15/5 write_ln15/6 write_ln15/7 write_ln15/8 write_ln15/9 write_ln15/10 write_ln15/11 write_ln15/12 write_ln15/13 write_ln15/14 write_ln15/15 "/>
</bind>
</comp>

<comp id="54" class="1004" name="store_ln10_store_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="0" index="1" bw="4" slack="0"/>
<pin id="57" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="r_1_load_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="4" slack="0"/>
<pin id="61" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="icmp_ln10_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="4" slack="0"/>
<pin id="64" dir="0" index="1" bw="2" slack="0"/>
<pin id="65" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="r_2_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="4" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_2/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="store_ln10_store_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="4" slack="1"/>
<pin id="76" dir="0" index="1" bw="4" slack="1"/>
<pin id="77" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/2 "/>
</bind>
</comp>

<comp id="78" class="1005" name="r_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="0"/>
<pin id="80" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="85" class="1005" name="icmp_ln10_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="1"/>
<pin id="87" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="89" class="1005" name="r_2_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="4" slack="1"/>
<pin id="91" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="44"><net_src comp="22" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="24" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="53"><net_src comp="40" pin="2"/><net_sink comp="46" pin=2"/></net>

<net id="58"><net_src comp="16" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="66"><net_src comp="59" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="18" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="59" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="20" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="81"><net_src comp="36" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="82"><net_src comp="78" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="83"><net_src comp="78" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="84"><net_src comp="78" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="88"><net_src comp="62" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="92"><net_src comp="68" pin="2"/><net_sink comp="89" pin=0"/></net>

<net id="93"><net_src comp="89" pin="1"/><net_sink comp="74" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: flat_to_dense_streams_0 | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
 - Input state : 
	Port: flattening : pool_to_flat_streams_0 | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
  - Chain level:
	State 1
		store_ln10 : 1
		r_1 : 1
		icmp_ln10 : 2
		r_2 : 2
		br_ln10 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|
| Operation| Functional Unit |    FF   |   LUT   |
|----------|-----------------|---------|---------|
|   icmp   | icmp_ln10_fu_62 |    0    |    13   |
|----------|-----------------|---------|---------|
|    add   |    r_2_fu_68    |    0    |    13   |
|----------|-----------------|---------|---------|
|   read   |  grp_read_fu_40 |    0    |    0    |
|----------|-----------------|---------|---------|
|   write  | grp_write_fu_46 |    0    |    0    |
|----------|-----------------|---------|---------|
|   Total  |                 |    0    |    26   |
|----------|-----------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|icmp_ln10_reg_85|    1   |
|   r_2_reg_89   |    4   |
|    r_reg_78    |    4   |
+----------------+--------+
|      Total     |    9   |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   26   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    9   |    -   |
+-----------+--------+--------+
|   Total   |    9   |   26   |
+-----------+--------+--------+
