{"BloomFilterBulk": ["eventq_index", "is_parallel", "num_bits", "num_hashes", "offset_bits", "size", "skip_bits", "threshold"], "QoSPropFairPolicy": ["eventq_index", "weight"], "EtherDump": ["eventq_index", "file", "maxlen"], "I82094AA": ["apic_id", "clk_domain", "default_p_state", "eventq_index", "external_int_pic", "int_latency", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "pio_addr", "pio_latency", "power_model", "system"], "LinuxX86System": ["acpi_description_table_pointer", "boot_osflags", "cache_line_size", "e820_table", "eventq_index", "exit_on_work_items", "init_param", "intel_mp_pointer", "intel_mp_table", "kernel", "kernel_addr_check", "kernel_extras", "kernel_extras_addrs", "kvm_vm", "load_addr_mask", "load_offset", "m5ops_base", "mem_mode", "mem_ranges", "memories", "mmap_using_noreserve", "multi_thread", "num_work_ids", "readfile", "redirect_paths", "smbios_table", "symbolfile", "thermal_components", "thermal_model", "work_begin_ckpt_count", "work_begin_cpu_id_exit", "work_begin_exit_count", "work_cpus_ckpt_count", "work_end_ckpt_count", "work_end_exit_count", "work_item_id"], "FUPool": ["FUList", "eventq_index"], "X86PagetableWalker": ["clk_domain", "default_p_state", "eventq_index", "num_squash_per_cycle", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "system"], "TimingExprUn": ["arg", "eventq_index", "op"], "TAGE_SC_L_TAGE": ["eventq_index", "firstLongTagTable", "histBufferSize", "initialTCounterValue", "instShiftAmt", "logRatioBiModalHystEntries", "logTagTableSize", "logTagTableSizes", "logUResetPeriod", "longTagsSize", "longTagsTageFactor", "maxHist", "maxNumAlloc", "minHist", "nHistoryTables", "noSkip", "numThreads", "numUseAltOnNa", "pathHistBits", "shortTagsSize", "shortTagsTageFactor", "speculativeHistUpdate", "tagTableCounterBits", "tagTableTagWidths", "tagTableUBits", "truncatePathHist", "useAltOnNaBits"], "HelloObject": ["eventq_index", "goodbye_object", "number_of_fires", "time_to_wait"], "QoSFixedPriorityPolicy": ["eventq_index", "qos_fixed_prio_default_prio"], "X86ACPIRSDT": ["creator_id", "creator_revision", "entries", "eventq_index", "oem_id", "oem_revision", "oem_table_id"], "Gem5ToTlmBridge64": ["addr_ranges", "eventq_index", "system"], "TAGE_SC_L_64KB_StatisticalCorrector": ["bwWeightInitValue", "bwm", "bwnb", "chooserConfWidth", "eventq_index", "extraWeightsWidth", "iWeightInitValue", "im", "imm", "imnb", "inb", "initialUpdateThresholdValue", "lWeightInitValue", "lm", "lnb", "logBias", "logBwnb", "logImnb", "logInb", "logLnb", "logPnb", "logSizeUp", "logSnb", "logTnb", "numEntriesFirstLocalHistories", "numEntriesSecondLocalHistories", "numEntriesThirdLocalHistories", "pUpdateThresholdWidth", "pm", "pnb", "scCountersWidth", "sm", "snb", "tm", "tnb", "updateThresholdWidth"], "I2CBus": ["clk_domain", "default_p_state", "devices", "eventq_index", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "pio_addr", "pio_latency", "power_model", "system"], "SerialNullDevice": ["eventq_index"], "ExternalSlave": ["addr_ranges", "eventq_index", "port_data", "port_type"], "CommMonitor": ["bandwidth_bins", "burst_length_bins", "disable_addr_dists", "disable_bandwidth_hists", "disable_burst_length_hists", "disable_itt_dists", "disable_latency_hists", "disable_outstanding_hists", "disable_transaction_hists", "eventq_index", "itt_bins", "itt_max_bin", "latency_bins", "outstanding_bins", "read_addr_mask", "sample_period", "system", "transaction_bins", "write_addr_mask"], "SimObject": ["eventq_index"], "PioDevice": ["clk_domain", "default_p_state", "eventq_index", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "system"], "LTAGE": ["BTBEntries", "BTBTagSize", "RASSize", "eventq_index", "indirectBranchPred", "instShiftAmt", "loop_predictor", "numThreads", "tage"], "BaseCache": ["addr_ranges", "assoc", "clk_domain", "clusivity", "compressor", "data_latency", "default_p_state", "demand_mshr_reserve", "eventq_index", "is_read_only", "max_miss_count", "mshrs", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "prefetch_on_access", "prefetcher", "replacement_policy", "response_latency", "sequential_access", "size", "system", "tag_latency", "tags", "tgts_per_mshr", "warmup_percentage", "write_allocator", "write_buffers", "writeback_clean"], "RubyDirectoryMemory": ["addr_ranges", "eventq_index"], "X86E820Table": ["entries", "eventq_index"], "ThermalResistor": ["eventq_index", "resistance"], "IGbE": ["BAR0", "BAR0LegacyIO", "BAR0Size", "BAR1", "BAR1LegacyIO", "BAR1Size", "BAR2", "BAR2LegacyIO", "BAR2Size", "BAR3", "BAR3LegacyIO", "BAR3Size", "BAR4", "BAR4LegacyIO", "BAR4Size", "BAR5", "BAR5LegacyIO", "BAR5Size", "BIST", "CacheLineSize", "CapabilityPtr", "CardbusCIS", "ClassCode", "Command", "DeviceID", "ExpansionROM", "HeaderType", "InterruptLine", "InterruptPin", "LatencyTimer", "LegacyIOBase", "MSICAPBaseOffset", "MSICAPCapId", "MSICAPMaskBits", "MSICAPMsgAddr", "MSICAPMsgCtrl", "MSICAPMsgData", "MSICAPMsgUpperAddr", "MSICAPNextCapability", "MSICAPPendingBits", "MSIXCAPBaseOffset", "MSIXCAPCapId", "MSIXCAPNextCapability", "MSIXMsgCtrl", "MSIXPbaOffset", "MSIXTableOffset", "MaximumLatency", "MinimumGrant", "PMCAPBaseOffset", "PMCAPCapId", "PMCAPCapabilities", "PMCAPCtrlStatus", "PMCAPNextCapability", "PXCAPBaseOffset", "PXCAPCapId", "PXCAPCapabilities", "PXCAPDevCap2", "PXCAPDevCapabilities", "PXCAPDevCtrl", "PXCAPDevCtrl2", "PXCAPDevStatus", "PXCAPLinkCap", "PXCAPLinkCtrl", "PXCAPLinkStatus", "PXCAPNextCapability", "ProgIF", "Revision", "Status", "SubClassCode", "SubsystemID", "SubsystemVendorID", "VendorID", "clk_domain", "config_latency", "default_p_state", "eventq_index", "fetch_comp_delay", "fetch_delay", "hardware_address", "host", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "pci_bus", "pci_dev", "pci_func", "phy_epid", "phy_pid", "pio_latency", "power_model", "rx_desc_cache_size", "rx_fifo_size", "rx_write_delay", "sid", "ssid", "system", "tx_desc_cache_size", "tx_fifo_size", "tx_read_delay", "wb_comp_delay", "wb_delay"], "TimingExprLiteral": ["eventq_index", "value"], "TAGE_SC_L_LoopPredictor": ["eventq_index", "initialLoopAge", "initialLoopIter", "logLoopTableAssoc", "logSizeLoopPred", "loopTableAgeBits", "loopTableConfidenceBits", "loopTableIterBits", "loopTableTagBits", "optionalAgeReset", "restrictAllocation", "useDirectionBit", "useHashing", "useSpeculation", "withLoopBits"], "GarnetExtLink": ["bandwidth_factor", "credit_links", "eventq_index", "ext_node", "int_node", "latency", "link_id", "network_links", "weight"], "WeightedLRUReplacementPolicy": ["eventq_index"], "BaseDictionaryCompressor": ["block_size", "dictionary_size", "eventq_index", "size_threshold"], "MessageBuffer": ["buffer_size", "eventq_index", "ordered", "randomization"], "SimpleMemobj": ["eventq_index"], "SecondChanceRP": ["eventq_index"], "SerialDevice": ["eventq_index"], "EtherTapStub": ["bufsz", "dump", "eventq_index", "port"], "MemDelay": ["clk_domain", "default_p_state", "eventq_index", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model"], "SignaturePathPrefetcherV2": ["block_size", "cache_snoop", "clk_domain", "default_p_state", "eventq_index", "global_history_register_entries", "global_history_register_indexing_policy", "global_history_register_replacement_policy", "latency", "lookahead_confidence_threshold", "max_prefetch_requests_with_pending_translation", "num_counter_bits", "on_data", "on_inst", "on_miss", "on_read", "on_write", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "pattern_table_assoc", "pattern_table_entries", "pattern_table_indexing_policy", "pattern_table_replacement_policy", "power_model", "prefetch_confidence_threshold", "prefetch_on_access", "queue_filter", "queue_size", "queue_squash", "signature_bits", "signature_shift", "signature_table_assoc", "signature_table_entries", "signature_table_indexing_policy", "signature_table_replacement_policy", "strides_per_pattern_entry", "sys", "tag_prefetch", "throttle_control_percentage", "use_virtual_addresses"], "MemFootprintProbe": ["eventq_index", "manager", "page_size", "probe_name", "system"], "StackDistProbe": ["disable_linear_hists", "disable_log_hists", "eventq_index", "line_size", "linear_hist_bins", "log_hist_bins", "manager", "probe_name", "system", "verify"], "X86IntelMPAddrSpaceMapping": ["address", "address_type", "bus_id", "eventq_index", "length"], "BaseMemProbe": ["eventq_index", "manager", "probe_name"], "CoherentXBar": ["clk_domain", "default_p_state", "eventq_index", "forward_latency", "frontend_latency", "max_outstanding_snoops", "max_routing_table_size", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "point_of_coherency", "point_of_unification", "power_model", "response_latency", "snoop_filter", "snoop_response_latency", "system", "use_default_range", "width"], "VoltageDomain": ["eventq_index", "voltage"], "BaseXBar": ["clk_domain", "default_p_state", "eventq_index", "forward_latency", "frontend_latency", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "response_latency", "use_default_range", "width"], "EtherLink": ["delay", "delay_var", "dump", "eventq_index", "speed"], "RubyPortProxy": ["clk_domain", "default_p_state", "eventq_index", "is_cpu_sequencer", "no_retry_on_stall", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "ruby_system", "support_data_reqs", "support_inst_reqs", "system", "using_ruby_tester", "version"], "Cache": ["addr_ranges", "assoc", "clk_domain", "clusivity", "compressor", "data_latency", "default_p_state", "demand_mshr_reserve", "eventq_index", "is_read_only", "max_miss_count", "mshrs", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "prefetch_on_access", "prefetcher", "replacement_policy", "response_latency", "sequential_access", "size", "system", "tag_latency", "tags", "tgts_per_mshr", "warmup_percentage", "write_allocator", "write_buffers", "writeback_clean"], "FUDesc": ["count", "eventq_index", "opList"], "BloomFilterMultiBitSel": ["eventq_index", "is_parallel", "num_bits", "num_hashes", "offset_bits", "size", "skip_bits", "threshold"], "TAGE_SC_L_TAGE_64KB": ["eventq_index", "firstLongTagTable", "histBufferSize", "initialTCounterValue", "instShiftAmt", "logRatioBiModalHystEntries", "logTagTableSize", "logTagTableSizes", "logUResetPeriod", "longTagsSize", "longTagsTageFactor", "maxHist", "maxNumAlloc", "minHist", "nHistoryTables", "noSkip", "numThreads", "numUseAltOnNa", "pathHistBits", "shortTagsSize", "shortTagsTageFactor", "speculativeHistUpdate", "tagTableCounterBits", "tagTableTagWidths", "tagTableUBits", "truncatePathHist", "useAltOnNaBits"], "PS2Device": ["eventq_index"], "TreePLRURP": ["eventq_index", "num_leaves"], "EtherDevice": ["BAR0", "BAR0LegacyIO", "BAR0Size", "BAR1", "BAR1LegacyIO", "BAR1Size", "BAR2", "BAR2LegacyIO", "BAR2Size", "BAR3", "BAR3LegacyIO", "BAR3Size", "BAR4", "BAR4LegacyIO", "BAR4Size", "BAR5", "BAR5LegacyIO", "BAR5Size", "BIST", "CacheLineSize", "CapabilityPtr", "CardbusCIS", "ClassCode", "Command", "DeviceID", "ExpansionROM", "HeaderType", "InterruptLine", "InterruptPin", "LatencyTimer", "LegacyIOBase", "MSICAPBaseOffset", "MSICAPCapId", "MSICAPMaskBits", "MSICAPMsgAddr", "MSICAPMsgCtrl", "MSICAPMsgData", "MSICAPMsgUpperAddr", "MSICAPNextCapability", "MSICAPPendingBits", "MSIXCAPBaseOffset", "MSIXCAPCapId", "MSIXCAPNextCapability", "MSIXMsgCtrl", "MSIXPbaOffset", "MSIXTableOffset", "MaximumLatency", "MinimumGrant", "PMCAPBaseOffset", "PMCAPCapId", "PMCAPCapabilities", "PMCAPCtrlStatus", "PMCAPNextCapability", "PXCAPBaseOffset", "PXCAPCapId", "PXCAPCapabilities", "PXCAPDevCap2", "PXCAPDevCapabilities", "PXCAPDevCtrl", "PXCAPDevCtrl2", "PXCAPDevStatus", "PXCAPLinkCap", "PXCAPLinkCtrl", "PXCAPLinkStatus", "PXCAPNextCapability", "ProgIF", "Revision", "Status", "SubClassCode", "SubsystemID", "SubsystemVendorID", "VendorID", "clk_domain", "config_latency", "default_p_state", "eventq_index", "host", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "pci_bus", "pci_dev", "pci_func", "pio_latency", "power_model", "sid", "ssid", "system"], "ThermalCapacitor": ["capacitance", "eventq_index"], "IdeDisk": ["delay", "driveID", "eventq_index", "image"], "Base32Delta8": ["block_size", "dictionary_size", "eventq_index", "size_threshold"], "X86ACPIXSDT": ["creator_id", "creator_revision", "entries", "eventq_index", "oem_id", "oem_revision", "oem_table_id"], "AbstractMemory": ["clk_domain", "conf_table_reported", "default_p_state", "eventq_index", "in_addr_map", "kvm_map", "null", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "range"], "DirectedGenerator": ["eventq_index", "num_cpus", "system"], "RedirectPath": ["app_path", "eventq_index", "host_paths"], "VirtIOBlock": ["eventq_index", "image", "queueSize", "subsystem", "system"], "X86NativeTrace": ["eventq_index"], "BasicPioDevice": ["clk_domain", "default_p_state", "eventq_index", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "pio_addr", "pio_latency", "power_model", "system"], "PowerModelState": ["eventq_index"], "X86IntelMPBaseConfigEntry": ["eventq_index"], "Base64Delta16": ["block_size", "dictionary_size", "eventq_index", "size_threshold"], "SectorTags": ["assoc", "block_size", "clk_domain", "default_p_state", "entry_size", "eventq_index", "indexing_policy", "num_blocks_per_sector", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "replacement_policy", "sequential_access", "size", "system", "tag_latency", "warmup_percentage"], "VirtIO9PBase": ["eventq_index", "queueSize", "subsystem", "system", "tag"], "RubyNetwork": ["clk_domain", "control_msg_size", "default_p_state", "eventq_index", "ext_links", "int_links", "netifs", "number_of_virtual_networks", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "routers", "ruby_system", "topology"], "SystemC_ScObject": ["eventq_index"], "PciDevice": ["BAR0", "BAR0LegacyIO", "BAR0Size", "BAR1", "BAR1LegacyIO", "BAR1Size", "BAR2", "BAR2LegacyIO", "BAR2Size", "BAR3", "BAR3LegacyIO", "BAR3Size", "BAR4", "BAR4LegacyIO", "BAR4Size", "BAR5", "BAR5LegacyIO", "BAR5Size", "BIST", "CacheLineSize", "CapabilityPtr", "CardbusCIS", "ClassCode", "Command", "DeviceID", "ExpansionROM", "HeaderType", "InterruptLine", "InterruptPin", "LatencyTimer", "LegacyIOBase", "MSICAPBaseOffset", "MSICAPCapId", "MSICAPMaskBits", "MSICAPMsgAddr", "MSICAPMsgCtrl", "MSICAPMsgData", "MSICAPMsgUpperAddr", "MSICAPNextCapability", "MSICAPPendingBits", "MSIXCAPBaseOffset", "MSIXCAPCapId", "MSIXCAPNextCapability", "MSIXMsgCtrl", "MSIXPbaOffset", "MSIXTableOffset", "MaximumLatency", "MinimumGrant", "PMCAPBaseOffset", "PMCAPCapId", "PMCAPCapabilities", "PMCAPCtrlStatus", "PMCAPNextCapability", "PXCAPBaseOffset", "PXCAPCapId", "PXCAPCapabilities", "PXCAPDevCap2", "PXCAPDevCapabilities", "PXCAPDevCtrl", "PXCAPDevCtrl2", "PXCAPDevStatus", "PXCAPLinkCap", "PXCAPLinkCtrl", "PXCAPLinkStatus", "PXCAPNextCapability", "ProgIF", "Revision", "Status", "SubClassCode", "SubsystemID", "SubsystemVendorID", "VendorID", "clk_domain", "config_latency", "default_p_state", "eventq_index", "host", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "pci_bus", "pci_dev", "pci_func", "pio_latency", "power_model", "sid", "ssid", "system"], "IrregularStreamBufferPrefetcher": ["address_map_cache_assoc", "address_map_cache_entries", "block_size", "cache_snoop", "chunk_size", "clk_domain", "default_p_state", "degree", "eventq_index", "latency", "max_prefetch_requests_with_pending_translation", "num_counter_bits", "on_data", "on_inst", "on_miss", "on_read", "on_write", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "prefetch_candidates_per_entry", "prefetch_on_access", "ps_address_map_cache_indexing_policy", "ps_address_map_cache_replacement_policy", "queue_filter", "queue_size", "queue_squash", "sp_address_map_cache_indexing_policy", "sp_address_map_cache_replacement_policy", "sys", "tag_prefetch", "throttle_control_percentage", "training_unit_assoc", "training_unit_entries", "training_unit_indexing_policy", "training_unit_replacement_policy", "use_virtual_addresses"], "TimingExprLet": ["defns", "eventq_index", "expr"], "BloomFilterPerfect": ["eventq_index", "num_bits", "offset_bits", "size", "threshold"], "SimpleCache": ["clk_domain", "default_p_state", "eventq_index", "latency", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "size", "system"], "VirtIO9PSocket": ["eventq_index", "port", "queueSize", "server", "subsystem", "system", "tag"], "BaseSimpleCPU": ["branchPred", "checker", "clk_domain", "cpu_id", "default_p_state", "do_checkpoint_insts", "do_quiesce", "do_statistics_insts", "dtb", "eventq_index", "function_trace", "function_trace_start", "interrupts", "isa", "itb", "max_insts_all_threads", "max_insts_any_thread", "numThreads", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_gating_on_idle", "power_model", "profile", "progress_interval", "pwr_gating_latency", "simpoint_start_insts", "socket_id", "switched_out", "syscallRetryLatency", "system", "tracer", "wait_for_remote_gdb", "workload"], "DVFSHandler": ["domains", "enable", "eventq_index", "sys_clk_domain", "transition_latency"], "SlimAMPMPrefetcher": ["ampm", "block_size", "cache_snoop", "clk_domain", "dcpt", "default_p_state", "eventq_index", "latency", "max_prefetch_requests_with_pending_translation", "on_data", "on_inst", "on_miss", "on_read", "on_write", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "prefetch_on_access", "queue_filter", "queue_size", "queue_squash", "sys", "tag_prefetch", "throttle_control_percentage", "use_virtual_addresses"], "AMPMPrefetcher": ["ampm", "block_size", "cache_snoop", "clk_domain", "default_p_state", "eventq_index", "latency", "max_prefetch_requests_with_pending_translation", "on_data", "on_inst", "on_miss", "on_read", "on_write", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "prefetch_on_access", "queue_filter", "queue_size", "queue_squash", "sys", "tag_prefetch", "throttle_control_percentage", "use_virtual_addresses"], "TAGEBase": ["eventq_index", "histBufferSize", "initialTCounterValue", "instShiftAmt", "logRatioBiModalHystEntries", "logTagTableSizes", "logUResetPeriod", "maxHist", "maxNumAlloc", "minHist", "nHistoryTables", "noSkip", "numThreads", "numUseAltOnNa", "pathHistBits", "speculativeHistUpdate", "tagTableCounterBits", "tagTableTagWidths", "tagTableUBits", "useAltOnNaBits"], "DiskImage": ["eventq_index", "image_file", "read_only"], "SimpleIntLink": ["bandwidth_factor", "dst_inport", "dst_node", "eventq_index", "latency", "link_id", "src_node", "src_outport", "weight"], "TAGE_SC_L_8KB_StatisticalCorrector": ["bwWeightInitValue", "bwm", "bwnb", "chooserConfWidth", "eventq_index", "extraWeightsWidth", "gm", "gnb", "iWeightInitValue", "im", "inb", "initialUpdateThresholdValue", "lWeightInitValue", "lm", "lnb", "logBias", "logBwnb", "logGnb", "logInb", "logLnb", "logSizeUp", "numEntriesFirstLocalHistories", "pUpdateThresholdWidth", "scCountersWidth", "updateThresholdWidth"], "QoSTurnaroundPolicyIdeal": ["eventq_index"], "PS2Keyboard": ["eventq_index", "vnc"], "PerfectCompressor": ["block_size", "compression_latency", "decompression_latency", "eventq_index", "max_compression_ratio", "size_threshold"], "BOPPrefetcher": ["bad_score", "block_size", "cache_snoop", "clk_domain", "default_p_state", "delay_queue_cycles", "delay_queue_enable", "delay_queue_size", "eventq_index", "latency", "max_prefetch_requests_with_pending_translation", "negative_offsets_enable", "offset_list_size", "on_data", "on_inst", "on_miss", "on_read", "on_write", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "prefetch_on_access", "queue_filter", "queue_size", "queue_squash", "round_max", "rr_size", "score_max", "sys", "tag_bits", "tag_prefetch", "throttle_control_percentage", "use_virtual_addresses"], "X86IntelMPFloatingPointer": ["default_config", "eventq_index", "imcr_present", "spec_rev"], "X86ACPIRSDP": ["eventq_index", "oem_id", "revision", "rsdt", "xsdt"], "CreditLink": ["clk_domain", "default_p_state", "eventq_index", "link_id", "link_latency", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "vcs_per_vnet", "virt_nets"], "TimingExpr": ["eventq_index"], "KvmVM": ["coalescedMMIO", "eventq_index"], "RubyCache": ["assoc", "block_size", "dataAccessLatency", "dataArrayBanks", "eventq_index", "is_icache", "replacement_policy", "resourceStalls", "ruby_system", "size", "start_index_bit", "tagAccessLatency", "tagArrayBanks"], "BiModeBP": ["BTBEntries", "BTBTagSize", "RASSize", "choiceCtrBits", "choicePredictorSize", "eventq_index", "globalCtrBits", "globalPredictorSize", "indirectBranchPred", "instShiftAmt", "numThreads"], "HMCController": ["clk_domain", "default_p_state", "eventq_index", "forward_latency", "frontend_latency", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "response_latency", "use_default_range", "width"], "ExeTracer": ["eventq_index"], "RubyTester": ["check_flush", "checks_to_complete", "clk_domain", "deadlock_threshold", "default_p_state", "eventq_index", "num_cpus", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "system", "wakeup_frequency"], "SignaturePathPrefetcher": ["block_size", "cache_snoop", "clk_domain", "default_p_state", "eventq_index", "latency", "lookahead_confidence_threshold", "max_prefetch_requests_with_pending_translation", "num_counter_bits", "on_data", "on_inst", "on_miss", "on_read", "on_write", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "pattern_table_assoc", "pattern_table_entries", "pattern_table_indexing_policy", "pattern_table_replacement_policy", "power_model", "prefetch_confidence_threshold", "prefetch_on_access", "queue_filter", "queue_size", "queue_squash", "signature_bits", "signature_shift", "signature_table_assoc", "signature_table_entries", "signature_table_indexing_policy", "signature_table_replacement_policy", "strides_per_pattern_entry", "sys", "tag_prefetch", "throttle_control_percentage", "use_virtual_addresses"], "RangeAddrMapper": ["eventq_index", "original_ranges", "remapped_ranges"], "SouthBridge": ["cmos", "dma1", "eventq_index", "io_apic", "keyboard", "pic1", "pic2", "pit", "platform", "speaker"], "Platform": ["eventq_index", "intrctrl"], "EtherBus": ["dump", "eventq_index", "loopback", "speed"], "X86TLB": ["eventq_index", "size", "walker"], "SimpleObject": ["eventq_index"], "BaseIndexingPolicy": ["assoc", "entry_size", "eventq_index", "size"], "RubyController": ["addr_ranges", "buffer_size", "clk_domain", "cluster_id", "default_p_state", "eventq_index", "mandatory_queue_latency", "number_of_TBEs", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "recycle_latency", "ruby_system", "system", "transitions_per_cycle", "version"], "FaultModel": ["baseline_fault_vector_database", "eventq_index", "temperature_weights_database"], "ElasticTrace": ["dataDepTraceFile", "depWindowSize", "eventq_index", "instFetchTraceFile", "manager", "startTraceInst", "traceVirtAddr"], "GoodbyeObject": ["buffer_size", "eventq_index", "write_bandwidth"], "BloomFilterMulti": ["eventq_index", "filters", "num_bits", "offset_bits", "size", "threshold"], "MRURP": ["eventq_index"], "SystemC_Kernel": ["eventq_index"], "MPP_TAGE_8KB": ["eventq_index", "histBufferSize", "initialTCounterValue", "instShiftAmt", "logRatioBiModalHystEntries", "logTagTableSizes", "logUResetPeriod", "maxHist", "maxNumAlloc", "minHist", "nHistoryTables", "noSkip", "numThreads", "numUseAltOnNa", "pathHistBits", "speculativeHistUpdate", "tagTableCounterBits", "tagTableTagWidths", "tagTableUBits", "tunedHistoryLengths", "useAltOnNaBits"], "X86LocalApic": ["clk_domain", "eventq_index", "int_latency", "pio_latency", "system"], "Uart8250": ["clk_domain", "default_p_state", "device", "eventq_index", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "pio_addr", "pio_latency", "platform", "power_model", "system"], "MPP_TAGE": ["eventq_index", "histBufferSize", "initialTCounterValue", "instShiftAmt", "logRatioBiModalHystEntries", "logTagTableSizes", "logUResetPeriod", "maxHist", "maxNumAlloc", "minHist", "nHistoryTables", "noSkip", "numThreads", "numUseAltOnNa", "pathHistBits", "speculativeHistUpdate", "tagTableCounterBits", "tagTableTagWidths", "tagTableUBits", "tunedHistoryLengths", "useAltOnNaBits"], "SBOOEPrefetcher": ["block_size", "cache_snoop", "clk_domain", "default_p_state", "eventq_index", "latency", "latency_buffer_size", "max_prefetch_requests_with_pending_translation", "on_data", "on_inst", "on_miss", "on_read", "on_write", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "prefetch_on_access", "queue_filter", "queue_size", "queue_squash", "sandbox_entries", "score_threshold_pct", "sequential_prefetchers", "sys", "tag_prefetch", "throttle_control_percentage", "use_virtual_addresses"], "MemCheckerMonitor": ["eventq_index", "memchecker", "warn_only"], "LFURP": ["eventq_index"], "MPP_StatisticalCorrector": ["bwWeightInitValue", "bwm", "bwnb", "chooserConfWidth", "eventq_index", "extraWeightsWidth", "gm", "gnb", "iWeightInitValue", "im", "inb", "initialUpdateThresholdValue", "lWeightInitValue", "lm", "lnb", "logBias", "logBwnb", "logGnb", "logInb", "logLnb", "logPnb", "logSizeUp", "numEntriesFirstLocalHistories", "pUpdateThresholdWidth", "pm", "pnb", "scCountersWidth", "updateThresholdWidth"], "BloomFilterBlock": ["eventq_index", "masks_lsbs", "masks_sizes", "num_bits", "offset_bits", "size", "threshold"], "RubyPort": ["clk_domain", "default_p_state", "eventq_index", "is_cpu_sequencer", "no_retry_on_stall", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "ruby_system", "support_data_reqs", "support_inst_reqs", "system", "using_ruby_tester", "version"], "ThermalReference": ["eventq_index", "temperature"], "X86ISA": ["eventq_index"], "AddrMapper": ["eventq_index"], "X86IntelMPIOIntAssignment": ["dest_io_apic_id", "dest_io_apic_intin", "eventq_index", "interrupt_type", "polarity", "source_bus_id", "source_bus_irq", "trigger"], "GarnetNetworkInterface": ["clk_domain", "default_p_state", "eventq_index", "garnet_deadlock_threshold", "id", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "vcs_per_vnet", "virt_nets"], "RubyWireBuffer": ["eventq_index", "ruby_system"], "System": ["boot_osflags", "cache_line_size", "eventq_index", "exit_on_work_items", "init_param", "kernel", "kernel_addr_check", "kernel_extras", "kernel_extras_addrs", "kvm_vm", "load_addr_mask", "load_offset", "m5ops_base", "mem_mode", "mem_ranges", "memories", "mmap_using_noreserve", "multi_thread", "num_work_ids", "readfile", "redirect_paths", "symbolfile", "thermal_components", "thermal_model", "work_begin_ckpt_count", "work_begin_cpu_id_exit", "work_begin_exit_count", "work_cpus_ckpt_count", "work_end_ckpt_count", "work_end_exit_count", "work_item_id"], "X86System": ["acpi_description_table_pointer", "boot_osflags", "cache_line_size", "eventq_index", "exit_on_work_items", "init_param", "intel_mp_pointer", "intel_mp_table", "kernel", "kernel_addr_check", "kernel_extras", "kernel_extras_addrs", "kvm_vm", "load_addr_mask", "load_offset", "m5ops_base", "mem_mode", "mem_ranges", "memories", "mmap_using_noreserve", "multi_thread", "num_work_ids", "readfile", "redirect_paths", "smbios_table", "symbolfile", "thermal_components", "thermal_model", "work_begin_ckpt_count", "work_begin_cpu_id_exit", "work_begin_exit_count", "work_cpus_ckpt_count", "work_end_ckpt_count", "work_end_exit_count", "work_item_id"], "GarnetSyntheticTraffic": ["block_offset", "clk_domain", "default_p_state", "eventq_index", "inj_rate", "inj_vnet", "memory_size", "num_dest", "num_packets_max", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "precision", "response_limit", "sim_cycles", "single_dest", "single_sender", "system", "traffic_type"], "LoopPredictor": ["eventq_index", "initialLoopAge", "initialLoopIter", "logLoopTableAssoc", "logSizeLoopPred", "loopTableAgeBits", "loopTableConfidenceBits", "loopTableIterBits", "loopTableTagBits", "optionalAgeReset", "restrictAllocation", "useDirectionBit", "useHashing", "useSpeculation", "withLoopBits"], "SimpleMemDelay": ["clk_domain", "default_p_state", "eventq_index", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "read_req", "read_resp", "write_req", "write_resp"], "TlmToGem5Bridge32": ["eventq_index", "system"], "Gem5ToTlmBridge32": ["addr_ranges", "eventq_index", "system"], "BasicExtLink": ["bandwidth_factor", "eventq_index", "ext_node", "int_node", "latency", "link_id", "weight"], "TAGE": ["BTBEntries", "BTBTagSize", "RASSize", "eventq_index", "indirectBranchPred", "instShiftAmt", "numThreads", "tage"], "IndirectPredictor": ["eventq_index", "numThreads"], "SimpleIndirectPredictor": ["eventq_index", "indirectGHRBits", "indirectHashGHR", "indirectHashTargets", "indirectPathLength", "indirectSets", "indirectTagSize", "indirectWays", "instShiftAmt", "numThreads"], "ThermalModel": ["clk_domain", "default_p_state", "eventq_index", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "step"], "FPCD": ["block_size", "dictionary_size", "eventq_index", "size_threshold"], "EmulatedDriver": ["eventq_index", "filename"], "TimingSimpleCPU": ["branchPred", "checker", "clk_domain", "cpu_id", "default_p_state", "do_checkpoint_insts", "do_quiesce", "do_statistics_insts", "dtb", "eventq_index", "function_trace", "function_trace_start", "interrupts", "isa", "itb", "max_insts_all_threads", "max_insts_any_thread", "numThreads", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_gating_on_idle", "power_model", "profile", "progress_interval", "pwr_gating_latency", "simpoint_start_insts", "socket_id", "switched_out", "syscallRetryLatency", "system", "tracer", "wait_for_remote_gdb", "workload"], "InstTracer": ["eventq_index"], "NSGigE": ["BAR0", "BAR0LegacyIO", "BAR0Size", "BAR1", "BAR1LegacyIO", "BAR1Size", "BAR2", "BAR2LegacyIO", "BAR2Size", "BAR3", "BAR3LegacyIO", "BAR3Size", "BAR4", "BAR4LegacyIO", "BAR4Size", "BAR5", "BAR5LegacyIO", "BAR5Size", "BIST", "CacheLineSize", "CapabilityPtr", "CardbusCIS", "ClassCode", "Command", "DeviceID", "ExpansionROM", "HeaderType", "InterruptLine", "InterruptPin", "LatencyTimer", "LegacyIOBase", "MSICAPBaseOffset", "MSICAPCapId", "MSICAPMaskBits", "MSICAPMsgAddr", "MSICAPMsgCtrl", "MSICAPMsgData", "MSICAPMsgUpperAddr", "MSICAPNextCapability", "MSICAPPendingBits", "MSIXCAPBaseOffset", "MSIXCAPCapId", "MSIXCAPNextCapability", "MSIXMsgCtrl", "MSIXPbaOffset", "MSIXTableOffset", "MaximumLatency", "MinimumGrant", "PMCAPBaseOffset", "PMCAPCapId", "PMCAPCapabilities", "PMCAPCtrlStatus", "PMCAPNextCapability", "PXCAPBaseOffset", "PXCAPCapId", "PXCAPCapabilities", "PXCAPDevCap2", "PXCAPDevCapabilities", "PXCAPDevCtrl", "PXCAPDevCtrl2", "PXCAPDevStatus", "PXCAPLinkCap", "PXCAPLinkCtrl", "PXCAPLinkStatus", "PXCAPNextCapability", "ProgIF", "Revision", "Status", "SubClassCode", "SubsystemID", "SubsystemVendorID", "VendorID", "clk_domain", "config_latency", "default_p_state", "dma_data_free", "dma_desc_free", "dma_no_allocate", "dma_read_delay", "dma_read_factor", "dma_write_delay", "dma_write_factor", "eventq_index", "hardware_address", "host", "intr_delay", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "pci_bus", "pci_dev", "pci_func", "pio_latency", "power_model", "rss", "rx_delay", "rx_fifo_size", "rx_filter", "rx_thread", "sid", "ssid", "system", "tx_delay", "tx_fifo_size", "tx_thread"], "SerialLink": ["clk_domain", "default_p_state", "delay", "eventq_index", "link_speed", "num_lanes", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "ranges", "req_size", "resp_size"], "VncInput": ["eventq_index", "frame_capture", "img_format"], "PowerModel": ["ambient_temp", "eventq_index", "pm", "pm_type", "subsystem"], "IntelTrace": ["eventq_index"], "PyTrafficGen": ["clk_domain", "cpu_id", "default_p_state", "elastic_req", "eventq_index", "max_outstanding_reqs", "numThreads", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "progress_check", "sids", "socket_id", "ssids", "stream_gen", "system"], "LRURP": ["eventq_index"], "SrcClockDomain": ["clock", "domain_id", "eventq_index", "init_perf_level", "voltage_domain"], "NoncoherentCache": ["addr_ranges", "assoc", "clk_domain", "clusivity", "compressor", "data_latency", "default_p_state", "demand_mshr_reserve", "eventq_index", "is_read_only", "max_miss_count", "mshrs", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "prefetch_on_access", "prefetcher", "replacement_policy", "response_latency", "sequential_access", "size", "system", "tag_latency", "tags", "tgts_per_mshr", "warmup_percentage", "write_allocator", "write_buffers", "writeback_clean"], "TlmToGem5BridgeBase": ["eventq_index", "system"], "Process": ["cmd", "cwd", "drivers", "egid", "env", "errout", "euid", "eventq_index", "executable", "gid", "input", "kvmInSE", "maxStackSize", "output", "pgid", "pid", "ppid", "release", "simpoint", "system", "uid", "useArchPT"], "QoSTurnaroundPolicy": ["eventq_index"], "RubySequencer": ["clk_domain", "coreid", "dcache", "deadlock_threshold", "default_p_state", "eventq_index", "garnet_standalone", "icache", "is_cpu_sequencer", "max_outstanding_requests", "no_retry_on_stall", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "ruby_system", "support_data_reqs", "support_inst_reqs", "system", "using_ruby_tester", "version"], "SetAssociative": ["assoc", "entry_size", "eventq_index", "size"], "QoSPolicy": ["eventq_index"], "BaseInterrupts": ["eventq_index"], "Cmos": ["clk_domain", "default_p_state", "eventq_index", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "pio_addr", "pio_latency", "power_model", "system", "time"], "X86IntelMPLocalIntAssignment": ["dest_local_apic_id", "dest_local_apic_intin", "eventq_index", "interrupt_type", "polarity", "source_bus_id", "source_bus_irq", "trigger"], "X86SMBiosBiosInformation": ["characteristic_ext_bytes", "characteristics", "emb_cont_firmware_major", "emb_cont_firmware_minor", "eventq_index", "major", "minor", "release_date", "rom_size", "starting_addr_segment", "vendor", "version"], "PciHost": ["clk_domain", "default_p_state", "eventq_index", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "system"], "ProbeListenerObject": ["eventq_index", "manager"], "CompressedTags": ["assoc", "block_size", "clk_domain", "default_p_state", "entry_size", "eventq_index", "indexing_policy", "max_compression_ratio", "num_blocks_per_sector", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "replacement_policy", "sequential_access", "size", "system", "tag_latency", "warmup_percentage"], "QueuedPrefetcher": ["block_size", "cache_snoop", "clk_domain", "default_p_state", "eventq_index", "latency", "max_prefetch_requests_with_pending_translation", "on_data", "on_inst", "on_miss", "on_read", "on_write", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "prefetch_on_access", "queue_filter", "queue_size", "queue_squash", "sys", "tag_prefetch", "throttle_control_percentage", "use_virtual_addresses"], "VirtIODummyDevice": ["eventq_index", "subsystem", "system"], "MultiperspectivePerceptronTAGE": ["BTBEntries", "BTBTagSize", "RASSize", "bias0", "bias1", "biasmostly0", "biasmostly1", "block_size", "budgetbits", "decay", "eventq_index", "extra_rounds", "fudge", "hash_taken", "hshift", "ignore_path_size", "imli_mask1", "imli_mask4", "indirectBranchPred", "initial_ghist_length", "initial_theta", "instShiftAmt", "local_history_length", "loop_predictor", "n_sign_bits", "nbest", "numThreads", "num_filter_entries", "num_local_histories", "pcbit", "pcshift", "recencypos_mask", "record_mask", "speculative_update", "speed", "statistical_corrector", "tage", "threshold", "tunebits", "tuneonly"], "BranchPredictor": ["BTBEntries", "BTBTagSize", "RASSize", "eventq_index", "indirectBranchPred", "instShiftAmt", "numThreads"], "DeltaCorrelatingPredictionTables": ["delta_bits", "delta_mask_bits", "deltas_per_entry", "eventq_index", "table_assoc", "table_entries", "table_indexing_policy", "table_replacement_policy"], "CowDiskImage": ["child", "eventq_index", "image_file", "read_only", "table_size"], "SimpleDisk": ["disk", "eventq_index", "system"], "PS2Mouse": ["eventq_index"], "DmaDevice": ["clk_domain", "default_p_state", "eventq_index", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "sid", "ssid", "system"], "MemObject": ["clk_domain", "default_p_state", "eventq_index", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model"], "TournamentBP": ["BTBEntries", "BTBTagSize", "RASSize", "choiceCtrBits", "choicePredictorSize", "eventq_index", "globalCtrBits", "globalPredictorSize", "indirectBranchPred", "instShiftAmt", "localCtrBits", "localHistoryTableSize", "localPredictorSize", "numThreads"], "BasicRouter": ["clk_domain", "default_p_state", "eventq_index", "latency", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "router_id"], "BaseCacheCompressor": ["block_size", "eventq_index", "size_threshold"], "BloomFilterH3": ["eventq_index", "is_parallel", "num_bits", "num_hashes", "offset_bits", "size", "skip_bits", "threshold"], "TimingExprSrcReg": ["eventq_index", "index"], "MPP_LoopPredictor": ["eventq_index", "initialLoopAge", "initialLoopIter", "logLoopTableAssoc", "logSizeLoopPred", "loopTableAgeBits", "loopTableConfidenceBits", "loopTableIterBits", "loopTableTagBits", "optionalAgeReset", "restrictAllocation", "useDirectionBit", "useHashing", "useSpeculation", "withLoopBits"], "Base16Delta8": ["block_size", "dictionary_size", "eventq_index", "size_threshold"], "DerivedClockDomain": ["clk_divider", "clk_domain", "eventq_index"], "X86SMBiosSMBiosStructure": ["eventq_index"], "X86IntelMPConfigTable": ["base_entries", "eventq_index", "ext_entries", "local_apic", "oem_id", "oem_table_addr", "oem_table_size", "product_id", "spec_rev"], "DMA_Controller": ["addr_ranges", "buffer_size", "clk_domain", "cluster_id", "default_p_state", "dma_sequencer", "eventq_index", "mandatoryQueue", "mandatory_queue_latency", "number_of_TBEs", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "recycle_latency", "requestToDir", "request_latency", "responseFromDir", "ruby_system", "system", "transitions_per_cycle", "version"], "WriteAllocator": ["block_size", "coalesce_limit", "delay_threshold", "eventq_index", "no_allocate_limit"], "EtherSwitch": ["delay", "delay_var", "dump", "eventq_index", "fabric_speed", "output_buffer_size", "time_to_live"], "GarnetRouter": ["clk_domain", "default_p_state", "eventq_index", "latency", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "router_id", "vcs_per_vnet", "virt_nets"], "DMASequencer": ["clk_domain", "default_p_state", "eventq_index", "is_cpu_sequencer", "max_outstanding_requests", "no_retry_on_stall", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "ruby_system", "support_data_reqs", "support_inst_reqs", "system", "using_ruby_tester", "version"], "BadDevice": ["clk_domain", "default_p_state", "devicename", "eventq_index", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "pio_addr", "pio_latency", "power_model", "system"], "VirtIO9PProxy": ["eventq_index", "queueSize", "subsystem", "system", "tag"], "ThermalDomain": ["eventq_index", "initial_temperature"], "RepeatedQwordsCompressor": ["block_size", "dictionary_size", "eventq_index", "size_threshold"], "VncServer": ["eventq_index", "frame_capture", "img_format", "number", "port"], "X86IntelMPBusHierarchy": ["bus_id", "eventq_index", "parent_bus", "subtractive_decode"], "MultiperspectivePerceptron64KB": ["BTBEntries", "BTBTagSize", "RASSize", "bias0", "bias1", "biasmostly0", "biasmostly1", "block_size", "budgetbits", "decay", "eventq_index", "extra_rounds", "fudge", "hash_taken", "hshift", "ignore_path_size", "imli_mask1", "imli_mask4", "indirectBranchPred", "initial_ghist_length", "initial_theta", "instShiftAmt", "local_history_length", "n_sign_bits", "nbest", "numThreads", "num_filter_entries", "num_local_histories", "pcbit", "pcshift", "recencypos_mask", "record_mask", "speculative_update", "speed", "threshold", "tunebits", "tuneonly"], "BaseCPU": ["checker", "clk_domain", "cpu_id", "default_p_state", "do_checkpoint_insts", "do_quiesce", "do_statistics_insts", "dtb", "eventq_index", "function_trace", "function_trace_start", "interrupts", "isa", "itb", "max_insts_all_threads", "max_insts_any_thread", "numThreads", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_gating_on_idle", "power_model", "profile", "progress_interval", "pwr_gating_latency", "simpoint_start_insts", "socket_id", "switched_out", "syscallRetryLatency", "system", "tracer", "wait_for_remote_gdb", "workload"], "VirtIO9PDiod": ["diod", "eventq_index", "queueSize", "root", "socketPath", "subsystem", "system", "tag"], "FALRU": ["block_size", "clk_domain", "default_p_state", "entry_size", "eventq_index", "indexing_policy", "min_tracked_cache_size", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "sequential_access", "size", "system", "tag_latency", "warmup_percentage"], "TAGE_SC_L_8KB": ["BTBEntries", "BTBTagSize", "RASSize", "eventq_index", "indirectBranchPred", "instShiftAmt", "loop_predictor", "numThreads", "statistical_corrector", "tage"], "DCPTPrefetcher": ["block_size", "cache_snoop", "clk_domain", "dcpt", "default_p_state", "eventq_index", "latency", "max_prefetch_requests_with_pending_translation", "on_data", "on_inst", "on_miss", "on_read", "on_write", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "prefetch_on_access", "queue_filter", "queue_size", "queue_squash", "sys", "tag_prefetch", "throttle_control_percentage", "use_virtual_addresses"], "ThermalNode": ["eventq_index"], "Sinic": ["BAR0", "BAR0LegacyIO", "BAR0Size", "BAR1", "BAR1LegacyIO", "BAR1Size", "BAR2", "BAR2LegacyIO", "BAR2Size", "BAR3", "BAR3LegacyIO", "BAR3Size", "BAR4", "BAR4LegacyIO", "BAR4Size", "BAR5", "BAR5LegacyIO", "BAR5Size", "BIST", "CacheLineSize", "CapabilityPtr", "CardbusCIS", "ClassCode", "Command", "DeviceID", "ExpansionROM", "HeaderType", "InterruptLine", "InterruptPin", "LatencyTimer", "LegacyIOBase", "MSICAPBaseOffset", "MSICAPCapId", "MSICAPMaskBits", "MSICAPMsgAddr", "MSICAPMsgCtrl", "MSICAPMsgData", "MSICAPMsgUpperAddr", "MSICAPNextCapability", "MSICAPPendingBits", "MSIXCAPBaseOffset", "MSIXCAPCapId", "MSIXCAPNextCapability", "MSIXMsgCtrl", "MSIXPbaOffset", "MSIXTableOffset", "MaximumLatency", "MinimumGrant", "PMCAPBaseOffset", "PMCAPCapId", "PMCAPCapabilities", "PMCAPCtrlStatus", "PMCAPNextCapability", "PXCAPBaseOffset", "PXCAPCapId", "PXCAPCapabilities", "PXCAPDevCap2", "PXCAPDevCapabilities", "PXCAPDevCtrl", "PXCAPDevCtrl2", "PXCAPDevStatus", "PXCAPLinkCap", "PXCAPLinkCtrl", "PXCAPLinkStatus", "PXCAPNextCapability", "ProgIF", "Revision", "Status", "SubClassCode", "SubsystemID", "SubsystemVendorID", "VendorID", "clk_domain", "config_latency", "default_p_state", "delay_copy", "dma_read_delay", "dma_read_factor", "dma_write_delay", "dma_write_factor", "eventq_index", "hardware_address", "host", "intr_delay", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "pci_bus", "pci_dev", "pci_func", "pio_latency", "power_model", "rss", "rx_delay", "rx_fifo_low_mark", "rx_fifo_size", "rx_fifo_threshold", "rx_filter", "rx_max_copy", "rx_max_intr", "rx_thread", "sid", "ssid", "system", "tx_delay", "tx_fifo_high_mark", "tx_fifo_size", "tx_fifo_threshold", "tx_max_copy", "tx_thread", "virtual_addr", "virtual_count", "zero_copy", "zero_copy_size", "zero_copy_threshold"], "X86IntelMPIOAPIC": ["address", "enable", "eventq_index", "id", "version"], "BaseTrafficGen": ["clk_domain", "cpu_id", "default_p_state", "elastic_req", "eventq_index", "max_outstanding_reqs", "numThreads", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "progress_check", "sids", "socket_id", "ssids", "stream_gen", "system"], "RubyDirectedTester": ["clk_domain", "default_p_state", "eventq_index", "generator", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "requests_to_complete"], "TimingExprIf": ["cond", "eventq_index", "falseExpr", "trueExpr"], "EtherTap": ["bufsz", "dump", "eventq_index", "tap_device_name", "tun_clone_device"], "Uart": ["clk_domain", "default_p_state", "device", "eventq_index", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "pio_addr", "pio_latency", "platform", "power_model", "system"], "STeMSPrefetcher": ["active_generation_table_assoc", "active_generation_table_entries", "active_generation_table_indexing_policy", "active_generation_table_replacement_policy", "block_size", "cache_snoop", "clk_domain", "default_p_state", "eventq_index", "latency", "max_prefetch_requests_with_pending_translation", "on_data", "on_inst", "on_miss", "on_read", "on_write", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "pattern_sequence_table_assoc", "pattern_sequence_table_entries", "pattern_sequence_table_indexing_policy", "pattern_sequence_table_replacement_policy", "power_model", "prefetch_on_access", "queue_filter", "queue_size", "queue_squash", "reconstruction_entries", "region_miss_order_buffer_entries", "spatial_region_size", "sys", "tag_prefetch", "throttle_control_percentage", "use_virtual_addresses"], "I8042": ["clk_domain", "command_port", "data_port", "default_p_state", "eventq_index", "keyboard", "mouse", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "pio_addr", "pio_latency", "power_model", "system"], "NonCachingSimpleCPU": ["branchPred", "checker", "clk_domain", "cpu_id", "default_p_state", "do_checkpoint_insts", "do_quiesce", "do_statistics_insts", "dtb", "eventq_index", "function_trace", "function_trace_start", "interrupts", "isa", "itb", "max_insts_all_threads", "max_insts_any_thread", "numThreads", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_gating_on_idle", "power_model", "profile", "progress_interval", "pwr_gating_latency", "simpoint_start_insts", "simulate_data_stalls", "simulate_inst_stalls", "socket_id", "switched_out", "syscallRetryLatency", "system", "tracer", "wait_for_remote_gdb", "width", "workload"], "IntrControl": ["eventq_index", "sys"], "SimPoint": ["eventq_index", "interval", "manager", "profile_file"], "TimingExprReadIntReg": ["eventq_index", "reg"], "StatisticalCorrector": ["bwWeightInitValue", "bwm", "bwnb", "chooserConfWidth", "eventq_index", "extraWeightsWidth", "iWeightInitValue", "im", "inb", "initialUpdateThresholdValue", "lWeightInitValue", "lm", "lnb", "logBias", "logBwnb", "logInb", "logLnb", "logSizeUp", "numEntriesFirstLocalHistories", "pUpdateThresholdWidth", "scCountersWidth", "updateThresholdWidth"], "PcSpeaker": ["clk_domain", "default_p_state", "eventq_index", "i8254", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "pio_addr", "pio_latency", "power_model", "system"], "I8237": ["clk_domain", "default_p_state", "eventq_index", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "pio_addr", "pio_latency", "power_model", "system"], "BaseReplacementPolicy": ["eventq_index"], "QoSMemCtrl": ["clk_domain", "conf_table_reported", "default_p_state", "eventq_index", "in_addr_map", "kvm_map", "null", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "qos_masters", "qos_policy", "qos_priorities", "qos_priority_escalation", "qos_q_policy", "qos_syncro_scheduler", "qos_turnaround_policy", "range"], "CopyEngine": ["BAR0", "BAR0LegacyIO", "BAR0Size", "BAR1", "BAR1LegacyIO", "BAR1Size", "BAR2", "BAR2LegacyIO", "BAR2Size", "BAR3", "BAR3LegacyIO", "BAR3Size", "BAR4", "BAR4LegacyIO", "BAR4Size", "BAR5", "BAR5LegacyIO", "BAR5Size", "BIST", "CacheLineSize", "CapabilityPtr", "CardbusCIS", "ChanCnt", "ClassCode", "Command", "DeviceID", "ExpansionROM", "HeaderType", "InterruptLine", "InterruptPin", "LatencyTimer", "LegacyIOBase", "MSICAPBaseOffset", "MSICAPCapId", "MSICAPMaskBits", "MSICAPMsgAddr", "MSICAPMsgCtrl", "MSICAPMsgData", "MSICAPMsgUpperAddr", "MSICAPNextCapability", "MSICAPPendingBits", "MSIXCAPBaseOffset", "MSIXCAPCapId", "MSIXCAPNextCapability", "MSIXMsgCtrl", "MSIXPbaOffset", "MSIXTableOffset", "MaximumLatency", "MinimumGrant", "PMCAPBaseOffset", "PMCAPCapId", "PMCAPCapabilities", "PMCAPCtrlStatus", "PMCAPNextCapability", "PXCAPBaseOffset", "PXCAPCapId", "PXCAPCapabilities", "PXCAPDevCap2", "PXCAPDevCapabilities", "PXCAPDevCtrl", "PXCAPDevCtrl2", "PXCAPDevStatus", "PXCAPLinkCap", "PXCAPLinkCtrl", "PXCAPLinkStatus", "PXCAPNextCapability", "ProgIF", "Revision", "Status", "SubClassCode", "SubsystemID", "SubsystemVendorID", "VendorID", "XferCap", "clk_domain", "config_latency", "default_p_state", "eventq_index", "host", "latAfterCompletion", "latBeforeBegin", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "pci_bus", "pci_dev", "pci_func", "pio_latency", "power_model", "sid", "ssid", "system"], "TAGE_SC_L_64KB": ["BTBEntries", "BTBTagSize", "RASSize", "eventq_index", "indirectBranchPred", "instShiftAmt", "loop_predictor", "numThreads", "statistical_corrector", "tage"], "MPP_StatisticalCorrector_8KB": ["bwWeightInitValue", "bwm", "bwnb", "chooserConfWidth", "eventq_index", "extraWeightsWidth", "gm", "gnb", "iWeightInitValue", "im", "inb", "initialUpdateThresholdValue", "lWeightInitValue", "lm", "lnb", "logBias", "logBwnb", "logGnb", "logInb", "logLnb", "logPnb", "logSizeUp", "numEntriesFirstLocalHistories", "pUpdateThresholdWidth", "pm", "pnb", "scCountersWidth", "updateThresholdWidth"], "ZeroCompressor": ["block_size", "dictionary_size", "eventq_index", "size_threshold"], "BasicIntLink": ["bandwidth_factor", "dst_inport", "dst_node", "eventq_index", "latency", "link_id", "src_node", "src_outport", "weight"], "X86IntelMPBus": ["bus_id", "bus_type", "eventq_index"], "TimingExprRef": ["eventq_index", "index"], "X86KvmCPU": ["alwaysSyncTC", "checker", "clk_domain", "cpu_id", "default_p_state", "do_checkpoint_insts", "do_quiesce", "do_statistics_insts", "dtb", "eventq_index", "function_trace", "function_trace_start", "hostFactor", "hostFreq", "interrupts", "isa", "itb", "max_insts_all_threads", "max_insts_any_thread", "numThreads", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_gating_on_idle", "power_model", "profile", "progress_interval", "pwr_gating_latency", "simpoint_start_insts", "socket_id", "switched_out", "syscallRetryLatency", "system", "tracer", "useCoalescedMMIO", "usePerfOverflow", "useXSave", "wait_for_remote_gdb", "workload"], "Pc": ["eventq_index", "intrctrl", "system"], "BaseTags": ["block_size", "clk_domain", "default_p_state", "entry_size", "eventq_index", "indexing_policy", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "sequential_access", "size", "system", "tag_latency", "warmup_percentage"], "MemChecker": ["eventq_index"], "RandomRP": ["eventq_index"], "SimpleUart": ["big_endian", "clk_domain", "default_p_state", "device", "end_on_eot", "eventq_index", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "pio_addr", "pio_latency", "pio_size", "platform", "power_model", "system"], "TickedObject": ["clk_domain", "default_p_state", "eventq_index", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model"], "Prefetcher": ["cross_page", "eventq_index", "nonunit_filter", "num_startup_pfs", "num_streams", "pf_per_stream", "sys", "train_misses", "unit_filter"], "GenericPciHost": ["clk_domain", "conf_base", "conf_device_bits", "conf_size", "default_p_state", "eventq_index", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "pci_dma_base", "pci_mem_base", "pci_pio_base", "platform", "power_model", "system"], "SnoopFilter": ["eventq_index", "lookup_latency", "max_capacity", "system"], "IndirectMemoryPrefetcher": ["addr_array_len", "block_size", "cache_snoop", "clk_domain", "default_p_state", "eventq_index", "ipd_table_assoc", "ipd_table_entries", "ipd_table_indexing_policy", "ipd_table_replacement_policy", "latency", "max_prefetch_distance", "max_prefetch_requests_with_pending_translation", "num_indirect_counter_bits", "on_data", "on_inst", "on_miss", "on_read", "on_write", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "prefetch_on_access", "prefetch_threshold", "pt_table_assoc", "pt_table_entries", "pt_table_indexing_policy", "pt_table_replacement_policy", "queue_filter", "queue_size", "queue_squash", "shift_values", "stream_counter_threshold", "streaming_distance", "sys", "tag_prefetch", "throttle_control_percentage", "use_virtual_addresses"], "PIFPrefetcher": ["block_size", "cache_snoop", "clk_domain", "compactor_entries", "default_p_state", "eventq_index", "history_buffer_size", "index_assoc", "index_entries", "index_indexing_policy", "index_replacement_policy", "latency", "max_prefetch_requests_with_pending_translation", "on_data", "on_inst", "on_miss", "on_read", "on_write", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "prec_spatial_region_bits", "prefetch_on_access", "queue_filter", "queue_size", "queue_squash", "stream_address_buffer_entries", "succ_spatial_region_bits", "sys", "tag_prefetch", "throttle_control_percentage", "use_virtual_addresses"], "Directory_Controller": ["addr_ranges", "buffer_size", "clk_domain", "cluster_id", "default_p_state", "directory", "directory_latency", "dmaRequestToDir", "dmaResponseFromDir", "eventq_index", "forwardFromDir", "mandatory_queue_latency", "number_of_TBEs", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "recycle_latency", "requestToDir", "responseFromDir", "responseFromMemory", "ruby_system", "system", "to_memory_controller_latency", "transitions_per_cycle", "version"], "CPack": ["block_size", "dictionary_size", "eventq_index", "size_threshold"], "TAGE_SC_L_TAGE_8KB": ["eventq_index", "firstLongTagTable", "histBufferSize", "initialTCounterValue", "instShiftAmt", "logRatioBiModalHystEntries", "logTagTableSize", "logTagTableSizes", "logUResetPeriod", "longTagsSize", "longTagsTageFactor", "maxHist", "maxNumAlloc", "minHist", "nHistoryTables", "noSkip", "numThreads", "numUseAltOnNa", "pathHistBits", "shortTagsSize", "shortTagsTageFactor", "speculativeHistUpdate", "tagTableCounterBits", "tagTableTagWidths", "tagTableUBits", "truncatePathHist", "useAltOnNaBits"], "TaggedPrefetcher": ["block_size", "cache_snoop", "clk_domain", "default_p_state", "degree", "eventq_index", "latency", "max_prefetch_requests_with_pending_translation", "on_data", "on_inst", "on_miss", "on_read", "on_write", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "prefetch_on_access", "queue_filter", "queue_size", "queue_squash", "sys", "tag_prefetch", "throttle_control_percentage", "use_virtual_addresses"], "NetworkLink": ["clk_domain", "default_p_state", "eventq_index", "link_id", "link_latency", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "vcs_per_vnet", "virt_nets"], "SeriesRequestGenerator": ["addr_increment_size", "eventq_index", "num_cpus", "num_series", "percent_writes", "system"], "MemTest": ["clk_domain", "default_p_state", "eventq_index", "interval", "max_loads", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "percent_functional", "percent_reads", "percent_uncacheable", "power_model", "progress_check", "progress_interval", "size", "suppress_func_warnings", "system"], "VirtIODeviceBase": ["eventq_index", "subsystem", "system"], "MultiCompressor": ["block_size", "compressors", "eventq_index", "size_threshold"], "TraceCPU": ["checker", "clk_domain", "cpu_id", "dataTraceFile", "default_p_state", "do_checkpoint_insts", "do_quiesce", "do_statistics_insts", "dtb", "enableEarlyExit", "eventq_index", "freqMultiplier", "function_trace", "function_trace_start", "instTraceFile", "interrupts", "isa", "itb", "max_insts_all_threads", "max_insts_any_thread", "numThreads", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_gating_on_idle", "power_model", "profile", "progressMsgInterval", "progress_interval", "pwr_gating_latency", "simpoint_start_insts", "sizeLoadBuffer", "sizeROB", "sizeStoreBuffer", "socket_id", "switched_out", "syscallRetryLatency", "system", "tracer", "wait_for_remote_gdb", "workload"], "EtherTapBase": ["bufsz", "dump", "eventq_index"], "DummyChecker": ["checker", "clk_domain", "cpu_id", "default_p_state", "do_checkpoint_insts", "do_quiesce", "do_statistics_insts", "dtb", "eventq_index", "exitOnError", "function_trace", "function_trace_start", "interrupts", "isa", "itb", "max_insts_all_threads", "max_insts_any_thread", "numThreads", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_gating_on_idle", "power_model", "profile", "progress_interval", "pwr_gating_latency", "simpoint_start_insts", "socket_id", "switched_out", "syscallRetryLatency", "system", "tracer", "updateOnError", "wait_for_remote_gdb", "warnOnlyOnLoadError", "workload"], "Terminal": ["eventq_index", "number", "outfile", "port"], "MultiperspectivePerceptron8KB": ["BTBEntries", "BTBTagSize", "RASSize", "bias0", "bias1", "biasmostly0", "biasmostly1", "block_size", "budgetbits", "decay", "eventq_index", "extra_rounds", "fudge", "hash_taken", "hshift", "ignore_path_size", "imli_mask1", "imli_mask4", "indirectBranchPred", "initial_ghist_length", "initial_theta", "instShiftAmt", "local_history_length", "n_sign_bits", "nbest", "numThreads", "num_filter_entries", "num_local_histories", "pcbit", "pcshift", "recencypos_mask", "record_mask", "speculative_update", "speed", "threshold", "tunebits", "tuneonly"], "QoSMemSinkCtrl": ["clk_domain", "conf_table_reported", "default_p_state", "eventq_index", "in_addr_map", "kvm_map", "memory_packet_size", "null", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "qos_masters", "qos_policy", "qos_priorities", "qos_priority_escalation", "qos_q_policy", "qos_syncro_scheduler", "qos_turnaround_policy", "range", "read_buffer_size", "request_latency", "response_latency", "write_buffer_size"], "BasicLink": ["bandwidth_factor", "eventq_index", "latency", "link_id", "weight"], "X86ACPISysDescTable": ["creator_id", "creator_revision", "eventq_index", "oem_id", "oem_revision", "oem_table_id"], "SkewedAssociative": ["assoc", "entry_size", "eventq_index", "size"], "GarnetIntLink": ["bandwidth_factor", "credit_link", "dst_inport", "dst_node", "eventq_index", "latency", "link_id", "network_link", "src_node", "src_outport", "weight"], "VirtIOConsole": ["device", "eventq_index", "qRecvSize", "qTransSize", "subsystem", "system"], "TrafficGen": ["clk_domain", "config_file", "cpu_id", "default_p_state", "elastic_req", "eventq_index", "max_outstanding_reqs", "numThreads", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "progress_check", "sids", "socket_id", "ssids", "stream_gen", "system"], "Base64Delta8": ["block_size", "dictionary_size", "eventq_index", "size_threshold"], "BRRIPRP": ["btp", "eventq_index", "hit_priority", "num_bits"], "StridePrefetcher": ["block_size", "cache_snoop", "clk_domain", "default_p_state", "degree", "eventq_index", "latency", "max_conf", "max_prefetch_requests_with_pending_translation", "min_conf", "on_data", "on_inst", "on_miss", "on_read", "on_write", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "prefetch_on_access", "queue_filter", "queue_size", "queue_squash", "replacement_policy", "start_conf", "sys", "table_assoc", "table_sets", "tag_prefetch", "thresh_conf", "throttle_control_percentage", "use_master_id", "use_virtual_addresses"], "BasePrefetcher": ["block_size", "clk_domain", "default_p_state", "eventq_index", "on_data", "on_inst", "on_miss", "on_read", "on_write", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "prefetch_on_access", "sys", "use_virtual_addresses"], "TlmToGem5Bridge64": ["eventq_index", "system"], "SimpleMemory": ["bandwidth", "clk_domain", "conf_table_reported", "default_p_state", "eventq_index", "in_addr_map", "kvm_map", "latency", "latency_var", "null", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "range"], "DistEtherLink": ["delay", "delay_var", "dist_rank", "dist_size", "dist_sync_on_pseudo_op", "dump", "eventq_index", "is_switch", "num_nodes", "server_name", "server_port", "speed", "sync_repeat", "sync_start"], "BloomFilterBase": ["eventq_index", "num_bits", "offset_bits", "size", "threshold"], "X86IntelMPExtConfigEntry": ["eventq_index"], "PciVirtIO": ["BAR0", "BAR0LegacyIO", "BAR0Size", "BAR1", "BAR1LegacyIO", "BAR1Size", "BAR2", "BAR2LegacyIO", "BAR2Size", "BAR3", "BAR3LegacyIO", "BAR3Size", "BAR4", "BAR4LegacyIO", "BAR4Size", "BAR5", "BAR5LegacyIO", "BAR5Size", "BIST", "CacheLineSize", "CapabilityPtr", "CardbusCIS", "ClassCode", "Command", "DeviceID", "ExpansionROM", "HeaderType", "InterruptLine", "InterruptPin", "LatencyTimer", "LegacyIOBase", "MSICAPBaseOffset", "MSICAPCapId", "MSICAPMaskBits", "MSICAPMsgAddr", "MSICAPMsgCtrl", "MSICAPMsgData", "MSICAPMsgUpperAddr", "MSICAPNextCapability", "MSICAPPendingBits", "MSIXCAPBaseOffset", "MSIXCAPCapId", "MSIXCAPNextCapability", "MSIXMsgCtrl", "MSIXPbaOffset", "MSIXTableOffset", "MaximumLatency", "MinimumGrant", "PMCAPBaseOffset", "PMCAPCapId", "PMCAPCapabilities", "PMCAPCtrlStatus", "PMCAPNextCapability", "PXCAPBaseOffset", "PXCAPCapId", "PXCAPCapabilities", "PXCAPDevCap2", "PXCAPDevCapabilities", "PXCAPDevCtrl", "PXCAPDevCtrl2", "PXCAPDevStatus", "PXCAPLinkCap", "PXCAPLinkCtrl", "PXCAPLinkStatus", "PXCAPNextCapability", "ProgIF", "Revision", "Status", "SubClassCode", "SubsystemID", "SubsystemVendorID", "VendorID", "clk_domain", "config_latency", "default_p_state", "eventq_index", "host", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "pci_bus", "pci_dev", "pci_func", "pio_latency", "power_model", "sid", "ssid", "system", "vio"], "BaseKvmCPU": ["alwaysSyncTC", "checker", "clk_domain", "cpu_id", "default_p_state", "do_checkpoint_insts", "do_quiesce", "do_statistics_insts", "dtb", "eventq_index", "function_trace", "function_trace_start", "hostFactor", "hostFreq", "interrupts", "isa", "itb", "max_insts_all_threads", "max_insts_any_thread", "numThreads", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_gating_on_idle", "power_model", "profile", "progress_interval", "pwr_gating_latency", "simpoint_start_insts", "socket_id", "switched_out", "syscallRetryLatency", "system", "tracer", "useCoalescedMMIO", "usePerfOverflow", "wait_for_remote_gdb", "workload"], "X86IntelMPCompatAddrSpaceMod": ["add", "bus_id", "eventq_index", "range_list"], "DerivO3CPU": ["LFSTSize", "LQEntries", "LSQCheckLoads", "LSQDepCheckShift", "SQEntries", "SSITSize", "activity", "backComSize", "branchPred", "cacheLoadPorts", "cacheStorePorts", "checker", "clk_domain", "commitToDecodeDelay", "commitToFetchDelay", "commitToIEWDelay", "commitToRenameDelay", "commitWidth", "cpu_id", "decodeToFetchDelay", "decodeToRenameDelay", "decodeWidth", "default_p_state", "dispatchWidth", "do_checkpoint_insts", "do_quiesce", "do_statistics_insts", "dtb", "eventq_index", "fetchBufferSize", "fetchQueueSize", "fetchToDecodeDelay", "fetchTrapLatency", "fetchWidth", "forwardComSize", "fuPool", "function_trace", "function_trace_start", "iewToCommitDelay", "iewToDecodeDelay", "iewToFetchDelay", "iewToRenameDelay", "interrupts", "isa", "issueToExecuteDelay", "issueWidth", "itb", "max_insts_all_threads", "max_insts_any_thread", "needsTSO", "numIQEntries", "numPhysCCRegs", "numPhysFloatRegs", "numPhysIntRegs", "numPhysVecPredRegs", "numPhysVecRegs", "numROBEntries", "numRobs", "numThreads", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_gating_on_idle", "power_model", "profile", "progress_interval", "pwr_gating_latency", "renameToDecodeDelay", "renameToFetchDelay", "renameToIEWDelay", "renameToROBDelay", "renameWidth", "simpoint_start_insts", "smtCommitPolicy", "smtFetchPolicy", "smtIQPolicy", "smtIQThreshold", "smtLSQPolicy", "smtLSQThreshold", "smtNumFetchingThreads", "smtROBPolicy", "smtROBThreshold", "socket_id", "squashWidth", "store_set_clear_period", "switched_out", "syscallRetryLatency", "system", "tracer", "trapLatency", "wait_for_remote_gdb", "wbWidth", "workload"], "ExternalMaster": ["eventq_index", "port_data", "port_type", "system"], "FIFORP": ["eventq_index"], "AccessMapPatternMatching": ["access_map_table_assoc", "access_map_table_entries", "access_map_table_indexing_policy", "access_map_table_replacement_policy", "block_size", "clk_domain", "default_p_state", "epoch_cycles", "eventq_index", "high_accuracy_threshold", "high_cache_hit_threshold", "high_coverage_threshold", "hot_zone_size", "limit_stride", "low_accuracy_threshold", "low_cache_hit_threshold", "low_coverage_threshold", "offchip_memory_latency", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "start_degree"], "RubySystem": ["access_backing_store", "all_instructions", "block_size_bytes", "clk_domain", "default_p_state", "eventq_index", "hot_lines", "memory_size_bits", "num_of_sequencers", "number_of_virtual_networks", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "phys_mem", "power_model", "randomization"], "EtherDevBase": ["BAR0", "BAR0LegacyIO", "BAR0Size", "BAR1", "BAR1LegacyIO", "BAR1Size", "BAR2", "BAR2LegacyIO", "BAR2Size", "BAR3", "BAR3LegacyIO", "BAR3Size", "BAR4", "BAR4LegacyIO", "BAR4Size", "BAR5", "BAR5LegacyIO", "BAR5Size", "BIST", "CacheLineSize", "CapabilityPtr", "CardbusCIS", "ClassCode", "Command", "DeviceID", "ExpansionROM", "HeaderType", "InterruptLine", "InterruptPin", "LatencyTimer", "LegacyIOBase", "MSICAPBaseOffset", "MSICAPCapId", "MSICAPMaskBits", "MSICAPMsgAddr", "MSICAPMsgCtrl", "MSICAPMsgData", "MSICAPMsgUpperAddr", "MSICAPNextCapability", "MSICAPPendingBits", "MSIXCAPBaseOffset", "MSIXCAPCapId", "MSIXCAPNextCapability", "MSIXMsgCtrl", "MSIXPbaOffset", "MSIXTableOffset", "MaximumLatency", "MinimumGrant", "PMCAPBaseOffset", "PMCAPCapId", "PMCAPCapabilities", "PMCAPCtrlStatus", "PMCAPNextCapability", "PXCAPBaseOffset", "PXCAPCapId", "PXCAPCapabilities", "PXCAPDevCap2", "PXCAPDevCapabilities", "PXCAPDevCtrl", "PXCAPDevCtrl2", "PXCAPDevStatus", "PXCAPLinkCap", "PXCAPLinkCtrl", "PXCAPLinkStatus", "PXCAPNextCapability", "ProgIF", "Revision", "Status", "SubClassCode", "SubsystemID", "SubsystemVendorID", "VendorID", "clk_domain", "config_latency", "default_p_state", "dma_read_delay", "dma_read_factor", "dma_write_delay", "dma_write_factor", "eventq_index", "hardware_address", "host", "intr_delay", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "pci_bus", "pci_dev", "pci_func", "pio_latency", "power_model", "rss", "rx_delay", "rx_fifo_size", "rx_filter", "rx_thread", "sid", "ssid", "system", "tx_delay", "tx_fifo_size", "tx_thread"], "NativeTrace": ["eventq_index"], "SimpleExtLink": ["bandwidth_factor", "eventq_index", "ext_node", "int_node", "latency", "link_id", "weight"], "MultiperspectivePerceptronTAGE64KB": ["BTBEntries", "BTBTagSize", "RASSize", "bias0", "bias1", "biasmostly0", "biasmostly1", "block_size", "budgetbits", "decay", "eventq_index", "extra_rounds", "fudge", "hash_taken", "hshift", "ignore_path_size", "imli_mask1", "imli_mask4", "indirectBranchPred", "initial_ghist_length", "initial_theta", "instShiftAmt", "local_history_length", "loop_predictor", "n_sign_bits", "nbest", "numThreads", "num_filter_entries", "num_local_histories", "pcbit", "pcshift", "recencypos_mask", "record_mask", "speculative_update", "speed", "statistical_corrector", "tage", "threshold", "tunebits", "tuneonly"], "SubSystem": ["eventq_index", "thermal_domain"], "X86IntelMPProcessor": ["bootstrap", "enable", "eventq_index", "family", "feature_flags", "local_apic_id", "local_apic_version", "model", "stepping"], "AtomicSimpleCPU": ["branchPred", "checker", "clk_domain", "cpu_id", "default_p_state", "do_checkpoint_insts", "do_quiesce", "do_statistics_insts", "dtb", "eventq_index", "function_trace", "function_trace_start", "interrupts", "isa", "itb", "max_insts_all_threads", "max_insts_any_thread", "numThreads", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_gating_on_idle", "power_model", "profile", "progress_interval", "pwr_gating_latency", "simpoint_start_insts", "simulate_data_stalls", "simulate_inst_stalls", "socket_id", "switched_out", "syscallRetryLatency", "system", "tracer", "wait_for_remote_gdb", "width", "workload"], "PS2TouchKit": ["eventq_index", "vnc"], "MPP_StatisticalCorrector_64KB": ["bwWeightInitValue", "bwm", "bwnb", "chooserConfWidth", "eventq_index", "extraWeightsWidth", "gm", "gnb", "iWeightInitValue", "im", "inb", "initialUpdateThresholdValue", "lWeightInitValue", "lm", "lnb", "logBias", "logBwnb", "logGnb", "logInb", "logLnb", "logPnb", "logSizeUp", "logSnb", "logTnb", "numEntriesFirstLocalHistories", "numEntriesSecondLocalHistories", "numEntriesThirdLocalHistories", "pUpdateThresholdWidth", "pm", "pnb", "scCountersWidth", "sm", "snb", "tm", "tnb", "updateThresholdWidth"], "MathExprPowerModel": ["dyn", "eventq_index", "st"], "DRAMCtrl": ["IDD0", "IDD02", "IDD2N", "IDD2N2", "IDD2P0", "IDD2P02", "IDD2P1", "IDD2P12", "IDD3N", "IDD3N2", "IDD3P0", "IDD3P02", "IDD3P1", "IDD3P12", "IDD4R", "IDD4R2", "IDD4W", "IDD4W2", "IDD5", "IDD52", "IDD6", "IDD62", "VDD", "VDD2", "activation_limit", "addr_mapping", "bank_groups_per_rank", "banks_per_rank", "burst_length", "clk_domain", "conf_table_reported", "default_p_state", "device_bus_width", "device_rowbuffer_size", "device_size", "devices_per_rank", "dll", "enable_dram_powerdown", "eventq_index", "in_addr_map", "kvm_map", "max_accesses_per_row", "mem_sched_policy", "min_writes_per_switch", "null", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "page_policy", "power_model", "qos_masters", "qos_policy", "qos_priorities", "qos_priority_escalation", "qos_q_policy", "qos_syncro_scheduler", "qos_turnaround_policy", "range", "ranks_per_channel", "read_buffer_size", "static_backend_latency", "static_frontend_latency", "tBURST", "tCCD_L", "tCCD_L_WR", "tCK", "tCL", "tCS", "tRAS", "tRCD", "tREFI", "tRFC", "tRP", "tRRD", "tRRD_L", "tRTP", "tRTW", "tWR", "tWTR", "tXAW", "tXP", "tXPDLL", "tXS", "tXSDLL", "write_buffer_size", "write_high_thresh_perc", "write_low_thresh_perc"], "IsaFake": ["clk_domain", "default_p_state", "eventq_index", "fake_mem", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "pio_addr", "pio_latency", "pio_size", "power_model", "ret_bad_addr", "ret_data16", "ret_data32", "ret_data64", "ret_data8", "system", "update_data", "warn_access"], "TAGE_SC_L": ["BTBEntries", "BTBTagSize", "RASSize", "eventq_index", "indirectBranchPred", "instShiftAmt", "loop_predictor", "numThreads", "statistical_corrector", "tage"], "MultiperspectivePerceptron": ["BTBEntries", "BTBTagSize", "RASSize", "bias0", "bias1", "biasmostly0", "biasmostly1", "block_size", "budgetbits", "decay", "eventq_index", "extra_rounds", "fudge", "hash_taken", "hshift", "ignore_path_size", "imli_mask1", "imli_mask4", "indirectBranchPred", "initial_ghist_length", "initial_theta", "instShiftAmt", "local_history_length", "n_sign_bits", "nbest", "numThreads", "num_filter_entries", "num_local_histories", "pcbit", "pcshift", "recencypos_mask", "record_mask", "speculative_update", "speed", "threshold", "tunebits", "tuneonly"], "LocalBP": ["BTBEntries", "BTBTagSize", "RASSize", "eventq_index", "indirectBranchPred", "instShiftAmt", "localCtrBits", "localPredictorSize", "numThreads"], "BaseSetAssoc": ["assoc", "block_size", "clk_domain", "default_p_state", "entry_size", "eventq_index", "indexing_policy", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "replacement_policy", "sequential_access", "size", "system", "tag_latency", "warmup_percentage"], "IdeController": ["BAR0", "BAR0LegacyIO", "BAR0Size", "BAR1", "BAR1LegacyIO", "BAR1Size", "BAR2", "BAR2LegacyIO", "BAR2Size", "BAR3", "BAR3LegacyIO", "BAR3Size", "BAR4", "BAR4LegacyIO", "BAR4Size", "BAR5", "BAR5LegacyIO", "BAR5Size", "BIST", "CacheLineSize", "CapabilityPtr", "CardbusCIS", "ClassCode", "Command", "DeviceID", "ExpansionROM", "HeaderType", "InterruptLine", "InterruptPin", "LatencyTimer", "LegacyIOBase", "MSICAPBaseOffset", "MSICAPCapId", "MSICAPMaskBits", "MSICAPMsgAddr", "MSICAPMsgCtrl", "MSICAPMsgData", "MSICAPMsgUpperAddr", "MSICAPNextCapability", "MSICAPPendingBits", "MSIXCAPBaseOffset", "MSIXCAPCapId", "MSIXCAPNextCapability", "MSIXMsgCtrl", "MSIXPbaOffset", "MSIXTableOffset", "MaximumLatency", "MinimumGrant", "PMCAPBaseOffset", "PMCAPCapId", "PMCAPCapabilities", "PMCAPCtrlStatus", "PMCAPNextCapability", "PXCAPBaseOffset", "PXCAPCapId", "PXCAPCapabilities", "PXCAPDevCap2", "PXCAPDevCapabilities", "PXCAPDevCtrl", "PXCAPDevCtrl2", "PXCAPDevStatus", "PXCAPLinkCap", "PXCAPLinkCtrl", "PXCAPLinkStatus", "PXCAPNextCapability", "ProgIF", "Revision", "Status", "SubClassCode", "SubsystemID", "SubsystemVendorID", "VendorID", "clk_domain", "config_latency", "ctrl_offset", "default_p_state", "disks", "eventq_index", "host", "io_shift", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "pci_bus", "pci_dev", "pci_func", "pio_latency", "power_model", "sid", "ssid", "system"], "I8259": ["clk_domain", "default_p_state", "eventq_index", "mode", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "pio_addr", "pio_latency", "power_model", "slave", "system"], "ClockedObject": ["clk_domain", "default_p_state", "eventq_index", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model"], "GarnetNetwork": ["buffers_per_ctrl_vc", "buffers_per_data_vc", "clk_domain", "control_msg_size", "default_p_state", "enable_fault_model", "eventq_index", "ext_links", "fault_model", "garnet_deadlock_threshold", "int_links", "netifs", "ni_flit_size", "num_rows", "number_of_virtual_networks", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "routers", "routing_algorithm", "ruby_system", "topology", "vcs_per_vnet"], "SystemC_ScModule": ["eventq_index"], "X86E820Entry": ["addr", "eventq_index", "range_type", "size"], "SimpleTrace": ["eventq_index", "manager"], "MPP_LoopPredictor_8KB": ["eventq_index", "initialLoopAge", "initialLoopIter", "logLoopTableAssoc", "logSizeLoopPred", "loopTableAgeBits", "loopTableConfidenceBits", "loopTableIterBits", "loopTableTagBits", "optionalAgeReset", "restrictAllocation", "useDirectionBit", "useHashing", "useSpeculation", "withLoopBits"], "BaseTLB": ["eventq_index"], "RawDiskImage": ["eventq_index", "image_file", "read_only"], "TimingExprBin": ["eventq_index", "left", "op", "right"], "Root": ["eventq_index", "full_system", "sim_quantum", "time_sync_enable", "time_sync_period", "time_sync_spin_threshold"], "I8254": ["clk_domain", "default_p_state", "eventq_index", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "pio_addr", "pio_latency", "power_model", "system"], "Bridge": ["clk_domain", "default_p_state", "delay", "eventq_index", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "ranges", "req_size", "resp_size"], "OpDesc": ["eventq_index", "opClass", "opLat", "pipelined"], "ClockDomain": ["eventq_index"], "O3Checker": ["checker", "clk_domain", "cpu_id", "default_p_state", "do_checkpoint_insts", "do_quiesce", "do_statistics_insts", "dtb", "eventq_index", "exitOnError", "function_trace", "function_trace_start", "interrupts", "isa", "itb", "max_insts_all_threads", "max_insts_any_thread", "numThreads", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_gating_on_idle", "power_model", "profile", "progress_interval", "pwr_gating_latency", "simpoint_start_insts", "socket_id", "switched_out", "syscallRetryLatency", "system", "tracer", "updateOnError", "wait_for_remote_gdb", "warnOnlyOnLoadError", "workload"], "InvalidateGenerator": ["addr_increment_size", "eventq_index", "num_cpus", "system"], "MemTraceProbe": ["eventq_index", "manager", "probe_name", "system", "trace_compress", "trace_file", "with_pc"], "Base64Delta32": ["block_size", "dictionary_size", "eventq_index", "size_threshold"], "Switch": ["clk_domain", "default_p_state", "eventq_index", "latency", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "port_buffers", "power_model", "router_id", "virt_nets"], "I2CDevice": ["eventq_index", "i2c_addr"], "MultiPrefetcher": ["block_size", "clk_domain", "default_p_state", "eventq_index", "on_data", "on_inst", "on_miss", "on_read", "on_write", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "prefetch_on_access", "prefetchers", "sys", "use_virtual_addresses"], "CheckerCPU": ["checker", "clk_domain", "cpu_id", "default_p_state", "do_checkpoint_insts", "do_quiesce", "do_statistics_insts", "dtb", "eventq_index", "exitOnError", "function_trace", "function_trace_start", "interrupts", "isa", "itb", "max_insts_all_threads", "max_insts_any_thread", "numThreads", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_gating_on_idle", "power_model", "profile", "progress_interval", "pwr_gating_latency", "simpoint_start_insts", "socket_id", "switched_out", "syscallRetryLatency", "system", "tracer", "updateOnError", "wait_for_remote_gdb", "warnOnlyOnLoadError", "workload"], "Base32Delta16": ["block_size", "dictionary_size", "eventq_index", "size_threshold"], "MultiperspectivePerceptronTAGE8KB": ["BTBEntries", "BTBTagSize", "RASSize", "bias0", "bias1", "biasmostly0", "biasmostly1", "block_size", "budgetbits", "decay", "eventq_index", "extra_rounds", "fudge", "hash_taken", "hshift", "ignore_path_size", "imli_mask1", "imli_mask4", "indirectBranchPred", "initial_ghist_length", "initial_theta", "instShiftAmt", "local_history_length", "loop_predictor", "n_sign_bits", "nbest", "numThreads", "num_filter_entries", "num_local_histories", "pcbit", "pcshift", "recencypos_mask", "record_mask", "speculative_update", "speed", "statistical_corrector", "tage", "threshold", "tunebits", "tuneonly"], "Gem5ToTlmBridgeBase": ["addr_ranges", "eventq_index", "system"], "BIPRP": ["btp", "eventq_index"], "NoncoherentXBar": ["clk_domain", "default_p_state", "eventq_index", "forward_latency", "frontend_latency", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "response_latency", "use_default_range", "width"], "X86SMBiosSMBiosTable": ["eventq_index", "major_version", "minor_version", "structures"], "L1Cache_Controller": ["addr_ranges", "buffer_size", "cacheMemory", "cache_response_latency", "clk_domain", "cluster_id", "default_p_state", "eventq_index", "forwardToCache", "issue_latency", "mandatoryQueue", "mandatory_queue_latency", "number_of_TBEs", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "recycle_latency", "requestFromCache", "responseFromCache", "responseToCache", "ruby_system", "send_evictions", "sequencer", "system", "transitions_per_cycle", "version"], "SimpleNetwork": ["adaptive_routing", "buffer_size", "clk_domain", "control_msg_size", "default_p_state", "endpoint_bandwidth", "eventq_index", "ext_links", "int_link_buffers", "int_links", "netifs", "number_of_virtual_networks", "p_state_clk_gate_bins", "p_state_clk_gate_max", "p_state_clk_gate_min", "power_model", "routers", "ruby_system", "topology"]}