# Lab 3: Maxim Jehliƒçka

### Three-bit wide 4-to-1 multiplexer

1. Listing of VHDL architecture from source file `mux_3bit_4to1.vhd`. Always use syntax highlighting, meaningful comments, and follow VHDL guidelines:

![multiplex2](https://user-images.githubusercontent.com/125310309/221972136-5263e08c-76c8-42a0-9d47-1eb2cec979d2.PNG)

2. Screenshot with simulated time waveforms. Always display all inputs and outputs (display the inputs at the top of the image, the outputs below them) at the appropriate time scale!

![multiplex3](https://user-images.githubusercontent.com/125310309/221972241-8eb53c63-1063-4d95-afae-945817f317a8.PNG)

3. Listing of pin assignments for the Nexys A7 board in `nexys-a7-50t.xdc`. **DO NOT list** the whole file, just your switch and LED settings.

![multiplex1](https://user-images.githubusercontent.com/125310309/221972356-feaaae53-9d61-4df6-8a89-3aa68c5cfa69.PNG)
