Version 4
SHEET 1 880 680
WIRE 336 16 144 16
WIRE 400 64 352 64
WIRE 144 80 144 16
WIRE 144 80 96 80
WIRE 352 80 352 64
WIRE 352 80 288 80
WIRE 112 112 96 112
WIRE 352 112 288 112
WIRE 352 128 352 112
WIRE 400 128 352 128
WIRE 112 144 96 144
WIRE 336 144 336 16
WIRE 336 144 288 144
WIRE 112 176 96 176
WIRE 320 176 288 176
WIRE 128 208 96 208
WIRE 304 208 288 208
WIRE 128 240 128 208
WIRE 208 240 128 240
WIRE 304 240 304 208
WIRE 304 240 208 240
WIRE 208 256 208 240
WIRE 112 288 112 176
WIRE 224 288 112 288
WIRE 320 288 320 176
WIRE 320 288 224 288
FLAG 208 256 0
FLAG 224 368 0
FLAG 112 112 PHI1
IOPIN 112 112 BiDir
FLAG 112 144 PHI2
IOPIN 112 144 BiDir
SYMBOL phaseclock 48 144 R0
SYMATTR InstName phaseclock
SYMBOL masterclock_generator 240 144 R0
SYMATTR InstName masterclock
SYMBOL voltage 224 272 R0
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
SYMATTR InstName V1
SYMATTR Value 3
SYMBOL cap 384 64 R0
SYMATTR InstName C1
SYMATTR Value 100n
