<stg><name>compute_pro.9</name>


<trans_list>

<trans id="545" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_179" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_179" val="0"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_188" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="5" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_188" val="0"/>
<literal name="tmp_645" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="6" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="8" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="9" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="11" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_197" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_197" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="39" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_201" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="41" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_201" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="42" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="32">
<![CDATA[
:0  %input_regs_1_2 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_1_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="32">
<![CDATA[
:1  %input_regs_1_5 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_1_5"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32">
<![CDATA[
:2  %input_regs_2_2 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_2_2"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="32">
<![CDATA[
:3  %input_regs_3_4 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_3_4"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32">
<![CDATA[
:4  %input_regs_4_4 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_4_4"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="32">
<![CDATA[
:5  %input_regs_5_4 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_5_4"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="32">
<![CDATA[
:6  %input_regs_6_4 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_6_4"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="32">
<![CDATA[
:7  %input_regs_7_4 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_7_4"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="32">
<![CDATA[
:8  %input_regs_8_4 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_8_4"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="32">
<![CDATA[
:9  %input_regs_9_4 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_9_4"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="32">
<![CDATA[
:10  %input_regs_10_4 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_10_4"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="32">
<![CDATA[
:11  %input_regs_11_4 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_11_4"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="32">
<![CDATA[
:12  %input_regs_12_4 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_12_4"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="32">
<![CDATA[
:13  %input_regs_13_4 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_13_4"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="32">
<![CDATA[
:14  %input_regs_14_4 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_14_4"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="32">
<![CDATA[
:15  %input_regs_15_4 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_15_4"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="32">
<![CDATA[
:16  %input_regs_16_4 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_16_4"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="32">
<![CDATA[
:17  %input_regs_17_4 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_17_4"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="32">
<![CDATA[
:18  %input_regs_18_2 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_18_2"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="32">
<![CDATA[
:19  %input_regs_19_2 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_19_2"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="32">
<![CDATA[
:20  %input_regs_20_2 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_20_2"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="32">
<![CDATA[
:21  %input_regs_21_4 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_21_4"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="32">
<![CDATA[
:22  %input_regs_22_4 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_22_4"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="32">
<![CDATA[
:23  %input_regs_23_4 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_23_4"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="32">
<![CDATA[
:24  %input_regs_24_4 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_24_4"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="32">
<![CDATA[
:25  %input_regs_25_4 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_25_4"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="32">
<![CDATA[
:26  %input_regs_26_4 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_26_4"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="32">
<![CDATA[
:27  %input_regs_27_4 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_27_4"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="32">
<![CDATA[
:28  %input_regs_28_4 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_28_4"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="32">
<![CDATA[
:29  %input_regs_29_4 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_29_4"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="32">
<![CDATA[
:30  %input_regs_30_4 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_30_4"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="32">
<![CDATA[
:31  %input_regs_31_4 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_31_4"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="32">
<![CDATA[
:32  %input_regs_32_4 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_32_4"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="32">
<![CDATA[
:33  %input_regs_33_4 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_33_4"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32">
<![CDATA[
:34  %input_regs_34_4 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_34_4"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="32">
<![CDATA[
:35  %input_regs_35_4 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_35_4"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="32">
<![CDATA[
:36  %input_regs_36_2 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_36_2"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="32">
<![CDATA[
:37  %input_regs_37_2 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_37_2"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:38  call void (...)* @_ssdm_op_SpecInterface(i32* %result_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:39  call void (...)* @_ssdm_op_SpecInterface(i32* %result_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:40  call void (...)* @_ssdm_op_SpecInterface(i32* %result_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:41  call void (...)* @_ssdm_op_SpecInterface(i32* %data_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:42  call void (...)* @_ssdm_op_SpecInterface(i32* %data_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:43  call void (...)* @_ssdm_op_SpecInterface(i32* %data_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:44  call void (...)* @_ssdm_op_SpecInterface(i1* %result_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:45  call void (...)* @_ssdm_op_SpecInterface(i1* %data_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:46  call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:47  call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:48  call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:49  call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:50  call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:51  call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:52  call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:53  call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:54  call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:55  call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:56  call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:57  call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:58  call void (...)* @_ssdm_op_SpecInterface(half* %input_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
:59  call void (...)* @_ssdm_op_SpecMemCore(half* %output_buffer_0_V, half* %output_buffer_1_V, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:60  call void (...)* @_ssdm_op_SpecMemCore(half* %beta_buffer_V, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
:61  call void (...)* @_ssdm_op_SpecMemCore(half* %weight_buffer_0_V, half* %weight_buffer_1_V, half* %weight_buffer_2_V, half* %weight_buffer_3_V, half* %weight_buffer_4_V, half* %weight_buffer_5_V, half* %weight_buffer_6_V, half* %weight_buffer_7_V, half* %weight_buffer_8_V, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:62  call void (...)* @_ssdm_op_SpecMemCore(half* %input_buffer_V, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="64">
<![CDATA[
:63  %beta_regs = alloca [2 x half], align 2

]]></Node>
<StgValue><ssdm name="beta_regs"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:64  call void (...)* @_ssdm_op_SpecMemCore([2 x half]* %beta_regs, [1 x i8]* @p_str, [13 x i8]* @p_str73, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
:65  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str148)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="111" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="32">
<![CDATA[
:0  %tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i1P(i1* %data_buffer_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp, label %3, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="32">
<![CDATA[
:0  %tmp_179 = call i1 @_ssdm_op_NbWriteReq.ap_fifo.i1P(i1* %result_buffer_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_179, label %4, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_179" val="0"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="33" op_0_bw="33" op_1_bw="32">
<![CDATA[
:0  %data_c_V_read = call { i1, i32 } @_ssdm_op_NbRead.ap_fifo.volatile.i32P(i32* %data_c_V)

]]></Node>
<StgValue><ssdm name="data_c_V_read"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="33">
<![CDATA[
:1  %tmp_642 = extractvalue { i1, i32 } %data_c_V_read, 1

]]></Node>
<StgValue><ssdm name="tmp_642"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="33" op_0_bw="33" op_1_bw="32">
<![CDATA[
:4  %data_n_V_read = call { i1, i32 } @_ssdm_op_NbRead.ap_fifo.volatile.i32P(i32* %data_n_V)

]]></Node>
<StgValue><ssdm name="data_n_V_read"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="33">
<![CDATA[
:5  %tmp_644 = extractvalue { i1, i32 } %data_n_V_read, 1

]]></Node>
<StgValue><ssdm name="tmp_644"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_640 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_642, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_640"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="121" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="33" op_0_bw="33" op_1_bw="32">
<![CDATA[
:2  %data_r_V_read = call { i1, i32 } @_ssdm_op_NbRead.ap_fifo.volatile.i32P(i32* %data_r_V)

]]></Node>
<StgValue><ssdm name="data_r_V_read"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="33">
<![CDATA[
:3  %tmp_643 = extractvalue { i1, i32 } %data_r_V_read, 1

]]></Node>
<StgValue><ssdm name="tmp_643"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_640" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_180 = sub nsw i32 16, %tmp_642

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %cLoops = select i1 %tmp_640, i32 16, i32 %tmp_180

]]></Node>
<StgValue><ssdm name="cLoops"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmp_641 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_643, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_641"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_181 = sub nsw i32 16, %tmp_643

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %rLoops = select i1 %tmp_641, i32 16, i32 %tmp_181

]]></Node>
<StgValue><ssdm name="rLoops"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_182 = sub nsw i32 512, %tmp_644

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_183 = icmp sgt i32 %tmp_182, 2

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %nLoops = select i1 %tmp_183, i32 2, i32 %tmp_182

]]></Node>
<StgValue><ssdm name="nLoops"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_184 = icmp slt i32 %tmp_643, 1

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_185 = icmp slt i32 %tmp_642, 1

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:17  %or_cond = and i1 %tmp_184, %tmp_185

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_186 = add nsw i32 %cLoops, 2

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_187 = sub i32 16, %cLoops

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %tn = phi i2 [ 0, %4 ], [ %tn_16, %11 ]

]]></Node>
<StgValue><ssdm name="tn"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16">
<![CDATA[
:1  %input_regs_1_2_load = load half* %input_regs_1_2

]]></Node>
<StgValue><ssdm name="input_regs_1_2_load"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16">
<![CDATA[
:2  %input_regs_1_5_load = load half* %input_regs_1_5

]]></Node>
<StgValue><ssdm name="input_regs_1_5_load"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16">
<![CDATA[
:3  %input_regs_2_2_load = load half* %input_regs_2_2

]]></Node>
<StgValue><ssdm name="input_regs_2_2_load"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16">
<![CDATA[
:4  %input_regs_3_4_load = load half* %input_regs_3_4

]]></Node>
<StgValue><ssdm name="input_regs_3_4_load"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16">
<![CDATA[
:5  %input_regs_4_4_load = load half* %input_regs_4_4

]]></Node>
<StgValue><ssdm name="input_regs_4_4_load"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16">
<![CDATA[
:6  %input_regs_5_4_load = load half* %input_regs_5_4

]]></Node>
<StgValue><ssdm name="input_regs_5_4_load"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16">
<![CDATA[
:7  %input_regs_6_4_load = load half* %input_regs_6_4

]]></Node>
<StgValue><ssdm name="input_regs_6_4_load"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16">
<![CDATA[
:8  %input_regs_7_4_load = load half* %input_regs_7_4

]]></Node>
<StgValue><ssdm name="input_regs_7_4_load"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16">
<![CDATA[
:9  %input_regs_8_4_load = load half* %input_regs_8_4

]]></Node>
<StgValue><ssdm name="input_regs_8_4_load"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16">
<![CDATA[
:10  %input_regs_9_4_load = load half* %input_regs_9_4

]]></Node>
<StgValue><ssdm name="input_regs_9_4_load"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16">
<![CDATA[
:11  %input_regs_10_4_loa = load half* %input_regs_10_4

]]></Node>
<StgValue><ssdm name="input_regs_10_4_loa"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16">
<![CDATA[
:12  %input_regs_11_4_loa = load half* %input_regs_11_4

]]></Node>
<StgValue><ssdm name="input_regs_11_4_loa"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16">
<![CDATA[
:13  %input_regs_12_4_loa = load half* %input_regs_12_4

]]></Node>
<StgValue><ssdm name="input_regs_12_4_loa"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16">
<![CDATA[
:14  %input_regs_13_4_loa = load half* %input_regs_13_4

]]></Node>
<StgValue><ssdm name="input_regs_13_4_loa"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16">
<![CDATA[
:15  %input_regs_14_4_loa = load half* %input_regs_14_4

]]></Node>
<StgValue><ssdm name="input_regs_14_4_loa"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16">
<![CDATA[
:16  %input_regs_15_4_loa = load half* %input_regs_15_4

]]></Node>
<StgValue><ssdm name="input_regs_15_4_loa"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16">
<![CDATA[
:17  %input_regs_16_4_loa = load half* %input_regs_16_4

]]></Node>
<StgValue><ssdm name="input_regs_16_4_loa"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16">
<![CDATA[
:18  %input_regs_17_4_loa = load half* %input_regs_17_4

]]></Node>
<StgValue><ssdm name="input_regs_17_4_loa"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16">
<![CDATA[
:19  %input_regs_18_2_loa = load half* %input_regs_18_2

]]></Node>
<StgValue><ssdm name="input_regs_18_2_loa"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16">
<![CDATA[
:20  %input_regs_19_2_loa = load half* %input_regs_19_2

]]></Node>
<StgValue><ssdm name="input_regs_19_2_loa"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16">
<![CDATA[
:21  %input_regs_20_2_loa = load half* %input_regs_20_2

]]></Node>
<StgValue><ssdm name="input_regs_20_2_loa"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16">
<![CDATA[
:22  %input_regs_21_4_loa = load half* %input_regs_21_4

]]></Node>
<StgValue><ssdm name="input_regs_21_4_loa"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16">
<![CDATA[
:23  %input_regs_22_4_loa = load half* %input_regs_22_4

]]></Node>
<StgValue><ssdm name="input_regs_22_4_loa"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16">
<![CDATA[
:24  %input_regs_23_4_loa = load half* %input_regs_23_4

]]></Node>
<StgValue><ssdm name="input_regs_23_4_loa"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16">
<![CDATA[
:25  %input_regs_24_4_loa = load half* %input_regs_24_4

]]></Node>
<StgValue><ssdm name="input_regs_24_4_loa"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16">
<![CDATA[
:26  %input_regs_25_4_loa = load half* %input_regs_25_4

]]></Node>
<StgValue><ssdm name="input_regs_25_4_loa"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16">
<![CDATA[
:27  %input_regs_26_4_loa = load half* %input_regs_26_4

]]></Node>
<StgValue><ssdm name="input_regs_26_4_loa"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16">
<![CDATA[
:28  %input_regs_27_4_loa = load half* %input_regs_27_4

]]></Node>
<StgValue><ssdm name="input_regs_27_4_loa"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16">
<![CDATA[
:29  %input_regs_28_4_loa = load half* %input_regs_28_4

]]></Node>
<StgValue><ssdm name="input_regs_28_4_loa"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16">
<![CDATA[
:30  %input_regs_29_4_loa = load half* %input_regs_29_4

]]></Node>
<StgValue><ssdm name="input_regs_29_4_loa"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16">
<![CDATA[
:31  %input_regs_30_4_loa = load half* %input_regs_30_4

]]></Node>
<StgValue><ssdm name="input_regs_30_4_loa"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16">
<![CDATA[
:32  %input_regs_31_4_loa = load half* %input_regs_31_4

]]></Node>
<StgValue><ssdm name="input_regs_31_4_loa"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16">
<![CDATA[
:33  %input_regs_32_4_loa = load half* %input_regs_32_4

]]></Node>
<StgValue><ssdm name="input_regs_32_4_loa"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16">
<![CDATA[
:34  %input_regs_33_4_loa = load half* %input_regs_33_4

]]></Node>
<StgValue><ssdm name="input_regs_33_4_loa"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16">
<![CDATA[
:35  %input_regs_34_4_loa = load half* %input_regs_34_4

]]></Node>
<StgValue><ssdm name="input_regs_34_4_loa"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16">
<![CDATA[
:36  %input_regs_35_4_loa = load half* %input_regs_35_4

]]></Node>
<StgValue><ssdm name="input_regs_35_4_loa"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16">
<![CDATA[
:37  %input_regs_36_2_loa = load half* %input_regs_36_2

]]></Node>
<StgValue><ssdm name="input_regs_36_2_loa"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16">
<![CDATA[
:38  %input_regs_37_2_loa = load half* %input_regs_37_2

]]></Node>
<StgValue><ssdm name="input_regs_37_2_loa"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="2">
<![CDATA[
:39  %tn_cast = zext i2 %tn to i32

]]></Node>
<StgValue><ssdm name="tn_cast"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_188 = icmp slt i32 %tn_cast, %nLoops

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:41  %tn_16 = add i2 %tn, 1

]]></Node>
<StgValue><ssdm name="tn_16"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:42  br i1 %tmp_188, label %6, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str76) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_189 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str76)

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 2, i32 2, i32 2, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %or_cond, label %.loopexit.loopexit, label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_188" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="2">
<![CDATA[
.loopexit.loopexit:0  %tmp_190 = zext i2 %tn to i64

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_188" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit.loopexit:1  %beta_regs_addr_1 = getelementptr inbounds [2 x half]* %beta_regs, i64 0, i64 %tmp_190

]]></Node>
<StgValue><ssdm name="beta_regs_addr_1"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_188" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
.loopexit.loopexit:2  %beta_buffer_V_read = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %beta_buffer_V)

]]></Node>
<StgValue><ssdm name="beta_buffer_V_read"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_188" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="17">
<![CDATA[
.loopexit.loopexit:3  %tmp_488 = extractvalue { i1, half } %beta_buffer_V_read, 1

]]></Node>
<StgValue><ssdm name="tmp_488"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_188" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.loopexit.loopexit:4  store half %tmp_488, half* %beta_regs_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_188" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
.loopexit.loopexit:5  %empty_n_i10_0_0 = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_0_V)

]]></Node>
<StgValue><ssdm name="empty_n_i10_0_0"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_188" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
.loopexit.loopexit:6  %empty_n_i10_0_1 = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_1_V)

]]></Node>
<StgValue><ssdm name="empty_n_i10_0_1"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_188" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
.loopexit.loopexit:7  %empty_n_i10_0_2 = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_2_V)

]]></Node>
<StgValue><ssdm name="empty_n_i10_0_2"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_188" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
.loopexit.loopexit:8  %empty_n_i10_0_3 = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_3_V)

]]></Node>
<StgValue><ssdm name="empty_n_i10_0_3"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_188" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
.loopexit.loopexit:9  %empty_n_i10_0_4 = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_4_V)

]]></Node>
<StgValue><ssdm name="empty_n_i10_0_4"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_188" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
.loopexit.loopexit:10  %empty_n_i10_0_5 = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_5_V)

]]></Node>
<StgValue><ssdm name="empty_n_i10_0_5"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_188" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
.loopexit.loopexit:11  %empty_n_i10_0_6 = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_6_V)

]]></Node>
<StgValue><ssdm name="empty_n_i10_0_6"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_188" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
.loopexit.loopexit:12  %empty_n_i10_0_7 = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_7_V)

]]></Node>
<StgValue><ssdm name="empty_n_i10_0_7"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_188" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
.loopexit.loopexit:13  %empty_n_i10_0_8 = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_8_V)

]]></Node>
<StgValue><ssdm name="empty_n_i10_0_8"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_188" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:14  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:0  br label %.preheader52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %full_n_i19_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i32P(i32* %result_c_V, i32 %tmp_642)

]]></Node>
<StgValue><ssdm name="full_n_i19_0"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %full_n_i21_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i32P(i32* %result_r_V, i32 %tmp_643)

]]></Node>
<StgValue><ssdm name="full_n_i21_0"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %full_n_i23_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i32P(i32* %result_n_V, i32 %tmp_644)

]]></Node>
<StgValue><ssdm name="full_n_i23_0"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="2" op_0_bw="2" op_1_bw="1">
<![CDATA[
:3  %data_buffer_V_read = call { i1, i1 } @_ssdm_op_NbRead.ap_fifo.volatile.i1P(i1* %data_buffer_V)

]]></Node>
<StgValue><ssdm name="data_buffer_V_read"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="2">
<![CDATA[
:4  %tmp_645 = extractvalue { i1, i1 } %data_buffer_V_read, 1

]]></Node>
<StgValue><ssdm name="tmp_645"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:5  %full_n_i27_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i1P(i1* %result_buffer_V, i1 %tmp_645)

]]></Node>
<StgValue><ssdm name="full_n_i27_0"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_645, label %14, label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_188" val="0"/>
<literal name="tmp_645" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_239 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str148, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_239"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_188" val="0"/>
<literal name="tmp_645" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_188" val="0"/>
<literal name="tmp_645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader52:0  %indvar_flatten = phi i6 [ 0, %.loopexit ], [ %indvar_flatten_next, %._crit_edge2 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader52:1  %input_regs_37 = phi half [ %input_regs_37_2_loa, %.loopexit ], [ %input_regs_38, %._crit_edge2 ]

]]></Node>
<StgValue><ssdm name="input_regs_37"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader52:2  %input_regs_36 = phi half [ %input_regs_36_2_loa, %.loopexit ], [ %input_regs_37, %._crit_edge2 ]

]]></Node>
<StgValue><ssdm name="input_regs_36"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader52:3  %input_regs_35 = phi half [ %input_regs_35_4_loa, %.loopexit ], [ %input_regs_36, %._crit_edge2 ]

]]></Node>
<StgValue><ssdm name="input_regs_35"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader52:4  %input_regs_34 = phi half [ %input_regs_34_4_loa, %.loopexit ], [ %input_regs_35, %._crit_edge2 ]

]]></Node>
<StgValue><ssdm name="input_regs_34"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader52:5  %input_regs_33 = phi half [ %input_regs_33_4_loa, %.loopexit ], [ %input_regs_34, %._crit_edge2 ]

]]></Node>
<StgValue><ssdm name="input_regs_33"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader52:6  %input_regs_32 = phi half [ %input_regs_32_4_loa, %.loopexit ], [ %input_regs_33, %._crit_edge2 ]

]]></Node>
<StgValue><ssdm name="input_regs_32"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader52:7  %input_regs_31 = phi half [ %input_regs_31_4_loa, %.loopexit ], [ %input_regs_32, %._crit_edge2 ]

]]></Node>
<StgValue><ssdm name="input_regs_31"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader52:8  %input_regs_30 = phi half [ %input_regs_30_4_loa, %.loopexit ], [ %input_regs_31, %._crit_edge2 ]

]]></Node>
<StgValue><ssdm name="input_regs_30"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader52:9  %input_regs_29 = phi half [ %input_regs_29_4_loa, %.loopexit ], [ %input_regs_30, %._crit_edge2 ]

]]></Node>
<StgValue><ssdm name="input_regs_29"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader52:10  %input_regs_28 = phi half [ %input_regs_28_4_loa, %.loopexit ], [ %input_regs_29, %._crit_edge2 ]

]]></Node>
<StgValue><ssdm name="input_regs_28"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader52:11  %input_regs_27 = phi half [ %input_regs_27_4_loa, %.loopexit ], [ %input_regs_28, %._crit_edge2 ]

]]></Node>
<StgValue><ssdm name="input_regs_27"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader52:12  %input_regs_26 = phi half [ %input_regs_26_4_loa, %.loopexit ], [ %input_regs_27, %._crit_edge2 ]

]]></Node>
<StgValue><ssdm name="input_regs_26"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader52:13  %input_regs_25 = phi half [ %input_regs_25_4_loa, %.loopexit ], [ %input_regs_26, %._crit_edge2 ]

]]></Node>
<StgValue><ssdm name="input_regs_25"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader52:14  %input_regs_24 = phi half [ %input_regs_24_4_loa, %.loopexit ], [ %input_regs_25, %._crit_edge2 ]

]]></Node>
<StgValue><ssdm name="input_regs_24"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader52:15  %input_regs_23 = phi half [ %input_regs_23_4_loa, %.loopexit ], [ %input_regs_24, %._crit_edge2 ]

]]></Node>
<StgValue><ssdm name="input_regs_23"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader52:16  %input_regs_22 = phi half [ %input_regs_22_4_loa, %.loopexit ], [ %input_regs_23, %._crit_edge2 ]

]]></Node>
<StgValue><ssdm name="input_regs_22"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader52:17  %input_regs_21 = phi half [ %input_regs_21_4_loa, %.loopexit ], [ %input_regs_22, %._crit_edge2 ]

]]></Node>
<StgValue><ssdm name="input_regs_21"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader52:18  %input_regs_20 = phi half [ %input_regs_20_2_loa, %.loopexit ], [ %input_regs_21, %._crit_edge2 ]

]]></Node>
<StgValue><ssdm name="input_regs_20"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader52:19  %input_regs_19 = phi half [ %input_regs_19_2_loa, %.loopexit ], [ %input_regs_20, %._crit_edge2 ]

]]></Node>
<StgValue><ssdm name="input_regs_19"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader52:20  %input_regs_18 = phi half [ %input_regs_18_2_loa, %.loopexit ], [ %input_regs_19, %._crit_edge2 ]

]]></Node>
<StgValue><ssdm name="input_regs_18"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader52:21  %input_regs_17 = phi half [ %input_regs_17_4_loa, %.loopexit ], [ %input_regs_18, %._crit_edge2 ]

]]></Node>
<StgValue><ssdm name="input_regs_17"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader52:22  %input_regs_16 = phi half [ %input_regs_16_4_loa, %.loopexit ], [ %input_regs_17, %._crit_edge2 ]

]]></Node>
<StgValue><ssdm name="input_regs_16"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader52:23  %input_regs_15 = phi half [ %input_regs_15_4_loa, %.loopexit ], [ %input_regs_16, %._crit_edge2 ]

]]></Node>
<StgValue><ssdm name="input_regs_15"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader52:24  %input_regs_14 = phi half [ %input_regs_14_4_loa, %.loopexit ], [ %input_regs_15, %._crit_edge2 ]

]]></Node>
<StgValue><ssdm name="input_regs_14"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader52:25  %input_regs_13 = phi half [ %input_regs_13_4_loa, %.loopexit ], [ %input_regs_14, %._crit_edge2 ]

]]></Node>
<StgValue><ssdm name="input_regs_13"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader52:26  %input_regs_12 = phi half [ %input_regs_12_4_loa, %.loopexit ], [ %input_regs_13, %._crit_edge2 ]

]]></Node>
<StgValue><ssdm name="input_regs_12"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader52:27  %input_regs_11 = phi half [ %input_regs_11_4_loa, %.loopexit ], [ %input_regs_12, %._crit_edge2 ]

]]></Node>
<StgValue><ssdm name="input_regs_11"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader52:28  %input_regs_10 = phi half [ %input_regs_10_4_loa, %.loopexit ], [ %input_regs_11, %._crit_edge2 ]

]]></Node>
<StgValue><ssdm name="input_regs_10"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader52:29  %input_regs_9 = phi half [ %input_regs_9_4_load, %.loopexit ], [ %input_regs_10, %._crit_edge2 ]

]]></Node>
<StgValue><ssdm name="input_regs_9"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader52:30  %input_regs_8 = phi half [ %input_regs_8_4_load, %.loopexit ], [ %input_regs_9, %._crit_edge2 ]

]]></Node>
<StgValue><ssdm name="input_regs_8"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader52:31  %input_regs_7 = phi half [ %input_regs_7_4_load, %.loopexit ], [ %input_regs_8, %._crit_edge2 ]

]]></Node>
<StgValue><ssdm name="input_regs_7"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader52:32  %input_regs_6 = phi half [ %input_regs_6_4_load, %.loopexit ], [ %input_regs_7, %._crit_edge2 ]

]]></Node>
<StgValue><ssdm name="input_regs_6"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader52:33  %input_regs_5 = phi half [ %input_regs_5_4_load, %.loopexit ], [ %input_regs_6, %._crit_edge2 ]

]]></Node>
<StgValue><ssdm name="input_regs_5"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader52:34  %input_regs_4 = phi half [ %input_regs_4_4_load, %.loopexit ], [ %input_regs_5, %._crit_edge2 ]

]]></Node>
<StgValue><ssdm name="input_regs_4"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader52:35  %input_regs_3 = phi half [ %input_regs_3_4_load, %.loopexit ], [ %input_regs_4, %._crit_edge2 ]

]]></Node>
<StgValue><ssdm name="input_regs_3"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader52:36  %input_regs_2 = phi half [ %input_regs_2_2_load, %.loopexit ], [ %input_regs_3, %._crit_edge2 ]

]]></Node>
<StgValue><ssdm name="input_regs_2"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader52:37  %input_regs_1 = phi half [ %input_regs_1_5_load, %.loopexit ], [ %input_regs_2, %._crit_edge2 ]

]]></Node>
<StgValue><ssdm name="input_regs_1"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader52:38  %input_regs_1_3 = phi half [ %input_regs_1_2_load, %.loopexit ], [ %input_regs_1, %._crit_edge2 ]

]]></Node>
<StgValue><ssdm name="input_regs_1_3"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader52:39  %shift_cnt_c = phi i5 [ 0, %.loopexit ], [ %shift_cnt_c_1, %._crit_edge2 ]

]]></Node>
<StgValue><ssdm name="shift_cnt_c"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader52:40  %exitcond_flatten = icmp eq i6 %indvar_flatten, -28

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader52:41  %indvar_flatten_next = add i6 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader52:42  br i1 %exitcond_flatten, label %.preheader51.preheader, label %.preheader52.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader52.preheader:0  %exitcond = icmp eq i5 %shift_cnt_c, -14

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader52.preheader:1  %shift_cnt_c_mid2 = select i1 %exitcond, i5 0, i5 %shift_cnt_c

]]></Node>
<StgValue><ssdm name="shift_cnt_c_mid2"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="5">
<![CDATA[
.preheader52.preheader:2  %shift_cnt_c_cast = zext i5 %shift_cnt_c_mid2 to i32

]]></Node>
<StgValue><ssdm name="shift_cnt_c_cast"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader52.preheader:3  %tmp_192 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str150)

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader52.preheader:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader52.preheader:5  %tmp_193 = icmp slt i32 %shift_cnt_c_cast, %tmp_186

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader52.preheader:6  br i1 %tmp_193, label %7, label %._crit_edge2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %input_buffer_V_read = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %input_buffer_V)

]]></Node>
<StgValue><ssdm name="input_buffer_V_read"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_648 = extractvalue { i1, half } %input_buffer_V_read, 1

]]></Node>
<StgValue><ssdm name="tmp_648"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
._crit_edge2:0  %input_regs_38 = phi half [ %tmp_648, %7 ], [ 0x0, %.preheader52.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_38"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge2:1  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str150, i32 %tmp_192)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge2:2  %shift_cnt_c_1 = add i5 %shift_cnt_c_mid2, 1

]]></Node>
<StgValue><ssdm name="shift_cnt_c_1"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge2:3  br label %.preheader52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="267" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="2">
<![CDATA[
.preheader51.preheader:0  %tmp_191 = zext i2 %tn to i64

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader51.preheader:1  %beta_regs_addr = getelementptr inbounds [2 x half]* %beta_regs, i64 0, i64 %tmp_191

]]></Node>
<StgValue><ssdm name="beta_regs_addr"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="2">
<![CDATA[
.preheader51.preheader:2  %tmp_646 = trunc i2 %tn to i1

]]></Node>
<StgValue><ssdm name="tmp_646"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
.preheader51.preheader:3  br label %.preheader51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="271" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader51:0  %input_regs_38_4 = phi half [ %input_regs_37, %.preheader51.preheader ], [ %input_regs_37_3, %10 ]

]]></Node>
<StgValue><ssdm name="input_regs_38_4"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader51:1  %input_regs_37_4 = phi half [ %input_regs_36, %.preheader51.preheader ], [ %input_regs_36_3, %10 ]

]]></Node>
<StgValue><ssdm name="input_regs_37_4"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader51:2  %input_regs_36_4 = phi half [ %input_regs_35, %.preheader51.preheader ], [ %input_regs_35_3, %10 ]

]]></Node>
<StgValue><ssdm name="input_regs_36_4"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader51:3  %input_regs_35_4_202 = phi half [ %input_regs_34, %.preheader51.preheader ], [ %input_regs_34_3, %10 ]

]]></Node>
<StgValue><ssdm name="input_regs_35_4_202"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader51:4  %input_regs_34_4_203 = phi half [ %input_regs_33, %.preheader51.preheader ], [ %input_regs_33_3, %10 ]

]]></Node>
<StgValue><ssdm name="input_regs_34_4_203"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader51:5  %input_regs_33_4_204 = phi half [ %input_regs_32, %.preheader51.preheader ], [ %input_regs_32_3, %10 ]

]]></Node>
<StgValue><ssdm name="input_regs_33_4_204"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader51:6  %input_regs_32_4_205 = phi half [ %input_regs_31, %.preheader51.preheader ], [ %input_regs_31_3, %10 ]

]]></Node>
<StgValue><ssdm name="input_regs_32_4_205"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader51:7  %input_regs_31_4_206 = phi half [ %input_regs_30, %.preheader51.preheader ], [ %input_regs_30_3, %10 ]

]]></Node>
<StgValue><ssdm name="input_regs_31_4_206"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader51:8  %input_regs_30_4_207 = phi half [ %input_regs_29, %.preheader51.preheader ], [ %input_regs_29_3, %10 ]

]]></Node>
<StgValue><ssdm name="input_regs_30_4_207"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader51:9  %input_regs_29_4_208 = phi half [ %input_regs_28, %.preheader51.preheader ], [ %input_regs_28_3, %10 ]

]]></Node>
<StgValue><ssdm name="input_regs_29_4_208"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader51:10  %input_regs_28_4_209 = phi half [ %input_regs_27, %.preheader51.preheader ], [ %input_regs_27_3, %10 ]

]]></Node>
<StgValue><ssdm name="input_regs_28_4_209"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader51:11  %input_regs_27_4_210 = phi half [ %input_regs_26, %.preheader51.preheader ], [ %input_regs_26_3, %10 ]

]]></Node>
<StgValue><ssdm name="input_regs_27_4_210"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader51:12  %input_regs_26_4_211 = phi half [ %input_regs_25, %.preheader51.preheader ], [ %input_regs_25_3, %10 ]

]]></Node>
<StgValue><ssdm name="input_regs_26_4_211"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader51:13  %input_regs_25_4_212 = phi half [ %input_regs_24, %.preheader51.preheader ], [ %input_regs_24_3, %10 ]

]]></Node>
<StgValue><ssdm name="input_regs_25_4_212"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader51:14  %input_regs_24_4_213 = phi half [ %input_regs_23, %.preheader51.preheader ], [ %input_regs_23_3, %10 ]

]]></Node>
<StgValue><ssdm name="input_regs_24_4_213"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader51:15  %input_regs_23_4_214 = phi half [ %input_regs_22, %.preheader51.preheader ], [ %input_regs_22_3, %10 ]

]]></Node>
<StgValue><ssdm name="input_regs_23_4_214"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader51:16  %input_regs_22_4_215 = phi half [ %input_regs_21, %.preheader51.preheader ], [ %input_regs_21_3, %10 ]

]]></Node>
<StgValue><ssdm name="input_regs_22_4_215"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader51:17  %input_regs_21_4_216 = phi half [ %input_regs_20, %.preheader51.preheader ], [ %input_regs_20_3, %10 ]

]]></Node>
<StgValue><ssdm name="input_regs_21_4_216"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader51:18  %input_regs_20_4 = phi half [ %input_regs_19, %.preheader51.preheader ], [ %input_regs_19_3, %10 ]

]]></Node>
<StgValue><ssdm name="input_regs_20_4"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader51:19  %input_regs_19_4 = phi half [ %input_regs_18, %.preheader51.preheader ], [ %input_regs_18_3, %10 ]

]]></Node>
<StgValue><ssdm name="input_regs_19_4"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader51:20  %input_regs_18_4 = phi half [ %input_regs_17, %.preheader51.preheader ], [ %input_regs_17_3, %10 ]

]]></Node>
<StgValue><ssdm name="input_regs_18_4"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader51:21  %input_regs_17_4_217 = phi half [ %input_regs_16, %.preheader51.preheader ], [ %input_regs_16_3, %10 ]

]]></Node>
<StgValue><ssdm name="input_regs_17_4_217"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader51:22  %input_regs_16_4_218 = phi half [ %input_regs_15, %.preheader51.preheader ], [ %input_regs_15_3, %10 ]

]]></Node>
<StgValue><ssdm name="input_regs_16_4_218"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader51:23  %input_regs_15_4_219 = phi half [ %input_regs_14, %.preheader51.preheader ], [ %input_regs_14_3, %10 ]

]]></Node>
<StgValue><ssdm name="input_regs_15_4_219"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader51:24  %input_regs_14_4_220 = phi half [ %input_regs_13, %.preheader51.preheader ], [ %input_regs_13_3, %10 ]

]]></Node>
<StgValue><ssdm name="input_regs_14_4_220"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader51:25  %input_regs_13_4_221 = phi half [ %input_regs_12, %.preheader51.preheader ], [ %input_regs_12_3, %10 ]

]]></Node>
<StgValue><ssdm name="input_regs_13_4_221"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader51:26  %input_regs_12_4_222 = phi half [ %input_regs_11, %.preheader51.preheader ], [ %input_regs_11_3, %10 ]

]]></Node>
<StgValue><ssdm name="input_regs_12_4_222"/></StgValue>
</operation>

<operation id="298" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader51:27  %input_regs_11_4_223 = phi half [ %input_regs_10, %.preheader51.preheader ], [ %input_regs_10_3, %10 ]

]]></Node>
<StgValue><ssdm name="input_regs_11_4_223"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader51:28  %input_regs_10_4_224 = phi half [ %input_regs_9, %.preheader51.preheader ], [ %input_regs_9_3, %10 ]

]]></Node>
<StgValue><ssdm name="input_regs_10_4_224"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader51:29  %input_regs_9_4_225 = phi half [ %input_regs_8, %.preheader51.preheader ], [ %input_regs_8_3, %10 ]

]]></Node>
<StgValue><ssdm name="input_regs_9_4_225"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader51:30  %input_regs_8_4_226 = phi half [ %input_regs_7, %.preheader51.preheader ], [ %input_regs_7_3, %10 ]

]]></Node>
<StgValue><ssdm name="input_regs_8_4_226"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader51:31  %input_regs_7_4_227 = phi half [ %input_regs_6, %.preheader51.preheader ], [ %input_regs_6_3, %10 ]

]]></Node>
<StgValue><ssdm name="input_regs_7_4_227"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader51:32  %input_regs_6_4_228 = phi half [ %input_regs_5, %.preheader51.preheader ], [ %input_regs_5_3, %10 ]

]]></Node>
<StgValue><ssdm name="input_regs_6_4_228"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader51:33  %input_regs_5_4_229 = phi half [ %input_regs_4, %.preheader51.preheader ], [ %input_regs_4_3, %10 ]

]]></Node>
<StgValue><ssdm name="input_regs_5_4_229"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader51:34  %input_regs_4_4_230 = phi half [ %input_regs_3, %.preheader51.preheader ], [ %input_regs_3_3, %10 ]

]]></Node>
<StgValue><ssdm name="input_regs_4_4_230"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader51:35  %input_regs_3_4_231 = phi half [ %input_regs_2, %.preheader51.preheader ], [ %input_regs_2_3, %10 ]

]]></Node>
<StgValue><ssdm name="input_regs_3_4_231"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader51:36  %input_regs_2_4 = phi half [ %input_regs_1, %.preheader51.preheader ], [ %input_regs_1_3_235, %10 ]

]]></Node>
<StgValue><ssdm name="input_regs_2_4"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader51:37  %input_regs_1_4 = phi half [ %input_regs_1_3, %.preheader51.preheader ], [ %input_regs_1_7, %10 ]

]]></Node>
<StgValue><ssdm name="input_regs_1_4"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader51:38  %tr = phi i31 [ 0, %.preheader51.preheader ], [ %tr_7, %10 ]

]]></Node>
<StgValue><ssdm name="tr"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="31">
<![CDATA[
.preheader51:39  %tr_cast = zext i31 %tr to i32

]]></Node>
<StgValue><ssdm name="tr_cast"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader51:40  %tmp_194 = icmp slt i32 %tr_cast, %rLoops

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader51:41  %tr_7 = add i31 %tr, 1

]]></Node>
<StgValue><ssdm name="tr_7"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader51:42  br i1 %tmp_194, label %8, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str84) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_195 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str84)

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 2, i32 16, i32 9, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="317" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="318" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_238 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str76, i32 %tmp_189)

]]></Node>
<StgValue><ssdm name="empty_238"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  store half %input_regs_38_4, half* %input_regs_37_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %input_regs_37_4, half* %input_regs_36_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  store half %input_regs_36_4, half* %input_regs_35_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  store half %input_regs_35_4_202, half* %input_regs_34_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="323" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  store half %input_regs_34_4_203, half* %input_regs_33_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  store half %input_regs_33_4_204, half* %input_regs_32_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  store half %input_regs_32_4_205, half* %input_regs_31_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="326" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  store half %input_regs_31_4_206, half* %input_regs_30_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  store half %input_regs_30_4_207, half* %input_regs_29_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  store half %input_regs_29_4_208, half* %input_regs_28_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="329" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  store half %input_regs_28_4_209, half* %input_regs_27_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  store half %input_regs_27_4_210, half* %input_regs_26_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="331" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:13  store half %input_regs_26_4_211, half* %input_regs_25_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:14  store half %input_regs_25_4_212, half* %input_regs_24_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:15  store half %input_regs_24_4_213, half* %input_regs_23_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:16  store half %input_regs_23_4_214, half* %input_regs_22_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17  store half %input_regs_22_4_215, half* %input_regs_21_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:18  store half %input_regs_21_4_216, half* %input_regs_20_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:19  store half %input_regs_20_4, half* %input_regs_19_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:20  store half %input_regs_19_4, half* %input_regs_18_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:21  store half %input_regs_18_4, half* %input_regs_17_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:22  store half %input_regs_17_4_217, half* %input_regs_16_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="341" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:23  store half %input_regs_16_4_218, half* %input_regs_15_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:24  store half %input_regs_15_4_219, half* %input_regs_14_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:25  store half %input_regs_14_4_220, half* %input_regs_13_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:26  store half %input_regs_13_4_221, half* %input_regs_12_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:27  store half %input_regs_12_4_222, half* %input_regs_11_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:28  store half %input_regs_11_4_223, half* %input_regs_10_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="347" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:29  store half %input_regs_10_4_224, half* %input_regs_9_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="348" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:30  store half %input_regs_9_4_225, half* %input_regs_8_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="349" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:31  store half %input_regs_8_4_226, half* %input_regs_7_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:32  store half %input_regs_7_4_227, half* %input_regs_6_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="351" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:33  store half %input_regs_6_4_228, half* %input_regs_5_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:34  store half %input_regs_5_4_229, half* %input_regs_4_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="353" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:35  store half %input_regs_4_4_230, half* %input_regs_3_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="354" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:36  store half %input_regs_3_4_231, half* %input_regs_2_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="355" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:37  store half %input_regs_2_4, half* %input_regs_1_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:38  store half %input_regs_1_4, half* %input_regs_1_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="357" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0">
<![CDATA[
:39  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="358" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %input_regs_37_1 = phi half [ %input_regs_38_4, %8 ], [ %tmp_649, %"input_regs_shift<16, 3>.exit30" ]

]]></Node>
<StgValue><ssdm name="input_regs_37_1"/></StgValue>
</operation>

<operation id="359" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:1  %input_regs_36_1 = phi half [ %input_regs_37_4, %8 ], [ %input_regs_37_1, %"input_regs_shift<16, 3>.exit30" ]

]]></Node>
<StgValue><ssdm name="input_regs_36_1"/></StgValue>
</operation>

<operation id="360" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:2  %input_regs_35_1 = phi half [ %input_regs_36_4, %8 ], [ %input_regs_36_1, %"input_regs_shift<16, 3>.exit30" ]

]]></Node>
<StgValue><ssdm name="input_regs_35_1"/></StgValue>
</operation>

<operation id="361" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:3  %input_regs_34_1 = phi half [ %input_regs_35_4_202, %8 ], [ %input_regs_35_1, %"input_regs_shift<16, 3>.exit30" ]

]]></Node>
<StgValue><ssdm name="input_regs_34_1"/></StgValue>
</operation>

<operation id="362" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:4  %input_regs_33_1 = phi half [ %input_regs_34_4_203, %8 ], [ %input_regs_34_1, %"input_regs_shift<16, 3>.exit30" ]

]]></Node>
<StgValue><ssdm name="input_regs_33_1"/></StgValue>
</operation>

<operation id="363" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:5  %input_regs_32_1 = phi half [ %input_regs_33_4_204, %8 ], [ %input_regs_33_1, %"input_regs_shift<16, 3>.exit30" ]

]]></Node>
<StgValue><ssdm name="input_regs_32_1"/></StgValue>
</operation>

<operation id="364" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:6  %input_regs_31_1 = phi half [ %input_regs_32_4_205, %8 ], [ %input_regs_32_1, %"input_regs_shift<16, 3>.exit30" ]

]]></Node>
<StgValue><ssdm name="input_regs_31_1"/></StgValue>
</operation>

<operation id="365" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:7  %input_regs_30_1 = phi half [ %input_regs_31_4_206, %8 ], [ %input_regs_31_1, %"input_regs_shift<16, 3>.exit30" ]

]]></Node>
<StgValue><ssdm name="input_regs_30_1"/></StgValue>
</operation>

<operation id="366" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:8  %input_regs_29_1 = phi half [ %input_regs_30_4_207, %8 ], [ %input_regs_30_1, %"input_regs_shift<16, 3>.exit30" ]

]]></Node>
<StgValue><ssdm name="input_regs_29_1"/></StgValue>
</operation>

<operation id="367" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:9  %input_regs_28_1 = phi half [ %input_regs_29_4_208, %8 ], [ %input_regs_29_1, %"input_regs_shift<16, 3>.exit30" ]

]]></Node>
<StgValue><ssdm name="input_regs_28_1"/></StgValue>
</operation>

<operation id="368" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:10  %input_regs_27_1 = phi half [ %input_regs_28_4_209, %8 ], [ %input_regs_28_1, %"input_regs_shift<16, 3>.exit30" ]

]]></Node>
<StgValue><ssdm name="input_regs_27_1"/></StgValue>
</operation>

<operation id="369" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:11  %input_regs_26_1 = phi half [ %input_regs_27_4_210, %8 ], [ %input_regs_27_1, %"input_regs_shift<16, 3>.exit30" ]

]]></Node>
<StgValue><ssdm name="input_regs_26_1"/></StgValue>
</operation>

<operation id="370" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:12  %input_regs_25_1 = phi half [ %input_regs_26_4_211, %8 ], [ %input_regs_26_1, %"input_regs_shift<16, 3>.exit30" ]

]]></Node>
<StgValue><ssdm name="input_regs_25_1"/></StgValue>
</operation>

<operation id="371" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:13  %input_regs_24_1 = phi half [ %input_regs_25_4_212, %8 ], [ %input_regs_25_1, %"input_regs_shift<16, 3>.exit30" ]

]]></Node>
<StgValue><ssdm name="input_regs_24_1"/></StgValue>
</operation>

<operation id="372" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:14  %input_regs_23_1 = phi half [ %input_regs_24_4_213, %8 ], [ %input_regs_24_1, %"input_regs_shift<16, 3>.exit30" ]

]]></Node>
<StgValue><ssdm name="input_regs_23_1"/></StgValue>
</operation>

<operation id="373" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:15  %input_regs_22_1 = phi half [ %input_regs_23_4_214, %8 ], [ %input_regs_23_1, %"input_regs_shift<16, 3>.exit30" ]

]]></Node>
<StgValue><ssdm name="input_regs_22_1"/></StgValue>
</operation>

<operation id="374" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:16  %input_regs_21_1 = phi half [ %input_regs_22_4_215, %8 ], [ %input_regs_22_1, %"input_regs_shift<16, 3>.exit30" ]

]]></Node>
<StgValue><ssdm name="input_regs_21_1"/></StgValue>
</operation>

<operation id="375" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:17  %input_regs_20_1 = phi half [ %input_regs_21_4_216, %8 ], [ %input_regs_21_1, %"input_regs_shift<16, 3>.exit30" ]

]]></Node>
<StgValue><ssdm name="input_regs_20_1"/></StgValue>
</operation>

<operation id="376" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:18  %input_regs_19_1 = phi half [ %input_regs_20_4, %8 ], [ %input_regs_20_1, %"input_regs_shift<16, 3>.exit30" ]

]]></Node>
<StgValue><ssdm name="input_regs_19_1"/></StgValue>
</operation>

<operation id="377" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:19  %input_regs_18_1 = phi half [ %input_regs_19_4, %8 ], [ %input_regs_19_1, %"input_regs_shift<16, 3>.exit30" ]

]]></Node>
<StgValue><ssdm name="input_regs_18_1"/></StgValue>
</operation>

<operation id="378" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:20  %input_regs_17_1 = phi half [ %input_regs_18_4, %8 ], [ %input_regs_18_1, %"input_regs_shift<16, 3>.exit30" ]

]]></Node>
<StgValue><ssdm name="input_regs_17_1"/></StgValue>
</operation>

<operation id="379" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:21  %input_regs_16_1 = phi half [ %input_regs_17_4_217, %8 ], [ %input_regs_17_1, %"input_regs_shift<16, 3>.exit30" ]

]]></Node>
<StgValue><ssdm name="input_regs_16_1"/></StgValue>
</operation>

<operation id="380" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:22  %input_regs_15_1 = phi half [ %input_regs_16_4_218, %8 ], [ %input_regs_16_1, %"input_regs_shift<16, 3>.exit30" ]

]]></Node>
<StgValue><ssdm name="input_regs_15_1"/></StgValue>
</operation>

<operation id="381" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:23  %input_regs_14_1 = phi half [ %input_regs_15_4_219, %8 ], [ %input_regs_15_1, %"input_regs_shift<16, 3>.exit30" ]

]]></Node>
<StgValue><ssdm name="input_regs_14_1"/></StgValue>
</operation>

<operation id="382" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:24  %input_regs_13_1 = phi half [ %input_regs_14_4_220, %8 ], [ %input_regs_14_1, %"input_regs_shift<16, 3>.exit30" ]

]]></Node>
<StgValue><ssdm name="input_regs_13_1"/></StgValue>
</operation>

<operation id="383" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:25  %input_regs_12_1 = phi half [ %input_regs_13_4_221, %8 ], [ %input_regs_13_1, %"input_regs_shift<16, 3>.exit30" ]

]]></Node>
<StgValue><ssdm name="input_regs_12_1"/></StgValue>
</operation>

<operation id="384" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:26  %input_regs_11_1 = phi half [ %input_regs_12_4_222, %8 ], [ %input_regs_12_1, %"input_regs_shift<16, 3>.exit30" ]

]]></Node>
<StgValue><ssdm name="input_regs_11_1"/></StgValue>
</operation>

<operation id="385" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:27  %input_regs_10_1 = phi half [ %input_regs_11_4_223, %8 ], [ %input_regs_11_1, %"input_regs_shift<16, 3>.exit30" ]

]]></Node>
<StgValue><ssdm name="input_regs_10_1"/></StgValue>
</operation>

<operation id="386" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:28  %input_regs_9_1 = phi half [ %input_regs_10_4_224, %8 ], [ %input_regs_10_1, %"input_regs_shift<16, 3>.exit30" ]

]]></Node>
<StgValue><ssdm name="input_regs_9_1"/></StgValue>
</operation>

<operation id="387" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:29  %input_regs_8_1 = phi half [ %input_regs_9_4_225, %8 ], [ %input_regs_9_1, %"input_regs_shift<16, 3>.exit30" ]

]]></Node>
<StgValue><ssdm name="input_regs_8_1"/></StgValue>
</operation>

<operation id="388" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:30  %input_regs_7_1 = phi half [ %input_regs_8_4_226, %8 ], [ %input_regs_8_1, %"input_regs_shift<16, 3>.exit30" ]

]]></Node>
<StgValue><ssdm name="input_regs_7_1"/></StgValue>
</operation>

<operation id="389" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:31  %input_regs_6_1 = phi half [ %input_regs_7_4_227, %8 ], [ %input_regs_7_1, %"input_regs_shift<16, 3>.exit30" ]

]]></Node>
<StgValue><ssdm name="input_regs_6_1"/></StgValue>
</operation>

<operation id="390" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:32  %input_regs_5_1 = phi half [ %input_regs_6_4_228, %8 ], [ %input_regs_6_1, %"input_regs_shift<16, 3>.exit30" ]

]]></Node>
<StgValue><ssdm name="input_regs_5_1"/></StgValue>
</operation>

<operation id="391" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:33  %input_regs_4_1 = phi half [ %input_regs_5_4_229, %8 ], [ %input_regs_5_1, %"input_regs_shift<16, 3>.exit30" ]

]]></Node>
<StgValue><ssdm name="input_regs_4_1"/></StgValue>
</operation>

<operation id="392" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:34  %input_regs_3_1 = phi half [ %input_regs_4_4_230, %8 ], [ %input_regs_4_1, %"input_regs_shift<16, 3>.exit30" ]

]]></Node>
<StgValue><ssdm name="input_regs_3_1"/></StgValue>
</operation>

<operation id="393" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:35  %input_regs_2_1 = phi half [ %input_regs_3_4_231, %8 ], [ %input_regs_3_1, %"input_regs_shift<16, 3>.exit30" ]

]]></Node>
<StgValue><ssdm name="input_regs_2_1"/></StgValue>
</operation>

<operation id="394" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:36  %input_regs_1_1 = phi half [ %input_regs_2_4, %8 ], [ %input_regs_2_1, %"input_regs_shift<16, 3>.exit30" ]

]]></Node>
<StgValue><ssdm name="input_regs_1_1"/></StgValue>
</operation>

<operation id="395" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:37  %input_regs_1_5_232 = phi half [ %input_regs_1_4, %8 ], [ %input_regs_1_1, %"input_regs_shift<16, 3>.exit30" ]

]]></Node>
<StgValue><ssdm name="input_regs_1_5_232"/></StgValue>
</operation>

<operation id="396" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:38  %shift_cnt_c1 = phi i2 [ 0, %8 ], [ %shift_cnt_c_2, %"input_regs_shift<16, 3>.exit30" ]

]]></Node>
<StgValue><ssdm name="shift_cnt_c1"/></StgValue>
</operation>

<operation id="397" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:39  %exitcond8 = icmp eq i2 %shift_cnt_c1, -2

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="398" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:40  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="399" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:41  %shift_cnt_c_2 = add i2 %shift_cnt_c1, 1

]]></Node>
<StgValue><ssdm name="shift_cnt_c_2"/></StgValue>
</operation>

<operation id="400" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:42  br i1 %exitcond8, label %.preheader50.preheader, label %"input_regs_shift<16, 3>.exit30"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="401" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
input_regs_shift<16, 3>.exit30:0  %tmp_196 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str151)

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="402" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
input_regs_shift<16, 3>.exit30:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="403" st_id="9" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
input_regs_shift<16, 3>.exit30:2  %input_buffer_V_read_1 = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %input_buffer_V)

]]></Node>
<StgValue><ssdm name="input_buffer_V_read_1"/></StgValue>
</operation>

<operation id="404" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="17">
<![CDATA[
input_regs_shift<16, 3>.exit30:3  %tmp_649 = extractvalue { i1, half } %input_buffer_V_read_1, 1

]]></Node>
<StgValue><ssdm name="tmp_649"/></StgValue>
</operation>

<operation id="405" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
input_regs_shift<16, 3>.exit30:4  %empty_233 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str151, i32 %tmp_196)

]]></Node>
<StgValue><ssdm name="empty_233"/></StgValue>
</operation>

<operation id="406" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
input_regs_shift<16, 3>.exit30:5  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="407" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
.preheader50.preheader:0  br label %.preheader50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="408" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader50:0  %input_regs_37_5 = phi half [ %tmp_650, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_37_1, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_37_5"/></StgValue>
</operation>

<operation id="409" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader50:1  %input_regs_36_5 = phi half [ %input_regs_37_5, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_36_1, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_36_5"/></StgValue>
</operation>

<operation id="410" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader50:2  %input_regs_35_2 = phi half [ %input_regs_36_5, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_35_1, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_35_2"/></StgValue>
</operation>

<operation id="411" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader50:3  %input_regs_34_2 = phi half [ %input_regs_35_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_34_1, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_34_2"/></StgValue>
</operation>

<operation id="412" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader50:4  %input_regs_33_2 = phi half [ %input_regs_34_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_33_1, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_33_2"/></StgValue>
</operation>

<operation id="413" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader50:5  %input_regs_32_2 = phi half [ %input_regs_33_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_32_1, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_32_2"/></StgValue>
</operation>

<operation id="414" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader50:6  %input_regs_31_2 = phi half [ %input_regs_32_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_31_1, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_31_2"/></StgValue>
</operation>

<operation id="415" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader50:7  %input_regs_30_2 = phi half [ %input_regs_31_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_30_1, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_30_2"/></StgValue>
</operation>

<operation id="416" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader50:8  %input_regs_29_2 = phi half [ %input_regs_30_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_29_1, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_29_2"/></StgValue>
</operation>

<operation id="417" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader50:9  %input_regs_28_2 = phi half [ %input_regs_29_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_28_1, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_28_2"/></StgValue>
</operation>

<operation id="418" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader50:10  %input_regs_27_2 = phi half [ %input_regs_28_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_27_1, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_27_2"/></StgValue>
</operation>

<operation id="419" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader50:11  %input_regs_26_2 = phi half [ %input_regs_27_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_26_1, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_26_2"/></StgValue>
</operation>

<operation id="420" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader50:12  %input_regs_25_2 = phi half [ %input_regs_26_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_25_1, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_25_2"/></StgValue>
</operation>

<operation id="421" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader50:13  %input_regs_24_2 = phi half [ %input_regs_25_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_24_1, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_24_2"/></StgValue>
</operation>

<operation id="422" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader50:14  %input_regs_23_2 = phi half [ %input_regs_24_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_23_1, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_23_2"/></StgValue>
</operation>

<operation id="423" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader50:15  %input_regs_22_2 = phi half [ %input_regs_23_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_22_1, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_22_2"/></StgValue>
</operation>

<operation id="424" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader50:16  %input_regs_21_2 = phi half [ %input_regs_22_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_21_1, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_21_2"/></StgValue>
</operation>

<operation id="425" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader50:17  %input_regs_20_5 = phi half [ %input_regs_21_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_20_1, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_20_5"/></StgValue>
</operation>

<operation id="426" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader50:18  %input_regs_19_5 = phi half [ %input_regs_20_5, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_19_1, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_19_5"/></StgValue>
</operation>

<operation id="427" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader50:19  %input_regs_18_5 = phi half [ %input_regs_19_5, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_18_1, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_18_5"/></StgValue>
</operation>

<operation id="428" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader50:20  %input_regs_17_2 = phi half [ %input_regs_18_5, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_17_1, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_17_2"/></StgValue>
</operation>

<operation id="429" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader50:21  %input_regs_16_2 = phi half [ %input_regs_17_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_16_1, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_16_2"/></StgValue>
</operation>

<operation id="430" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader50:22  %input_regs_15_2 = phi half [ %input_regs_16_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_15_1, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_15_2"/></StgValue>
</operation>

<operation id="431" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader50:23  %input_regs_14_2 = phi half [ %input_regs_15_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_14_1, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_14_2"/></StgValue>
</operation>

<operation id="432" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader50:24  %input_regs_13_2 = phi half [ %input_regs_14_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_13_1, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_13_2"/></StgValue>
</operation>

<operation id="433" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader50:25  %input_regs_12_2 = phi half [ %input_regs_13_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_12_1, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_12_2"/></StgValue>
</operation>

<operation id="434" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader50:26  %input_regs_11_2 = phi half [ %input_regs_12_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_11_1, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_11_2"/></StgValue>
</operation>

<operation id="435" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader50:27  %input_regs_10_2 = phi half [ %input_regs_11_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_10_1, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_10_2"/></StgValue>
</operation>

<operation id="436" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader50:28  %input_regs_9_2 = phi half [ %input_regs_10_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_9_1, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_9_2"/></StgValue>
</operation>

<operation id="437" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader50:29  %input_regs_8_2 = phi half [ %input_regs_9_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_8_1, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_8_2"/></StgValue>
</operation>

<operation id="438" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader50:30  %input_regs_7_2 = phi half [ %input_regs_8_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_7_1, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_7_2"/></StgValue>
</operation>

<operation id="439" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader50:31  %input_regs_6_2 = phi half [ %input_regs_7_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_6_1, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_6_2"/></StgValue>
</operation>

<operation id="440" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader50:32  %input_regs_5_2 = phi half [ %input_regs_6_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_5_1, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_5_2"/></StgValue>
</operation>

<operation id="441" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader50:33  %input_regs_4_2 = phi half [ %input_regs_5_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_4_1, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_4_2"/></StgValue>
</operation>

<operation id="442" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader50:34  %input_regs_3_2 = phi half [ %input_regs_4_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_3_1, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_3_2"/></StgValue>
</operation>

<operation id="443" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader50:35  %input_regs_2_5 = phi half [ %input_regs_3_2, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_2_1, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_2_5"/></StgValue>
</operation>

<operation id="444" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader50:36  %input_regs_1_6 = phi half [ %input_regs_2_5, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_1_1, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_1_6"/></StgValue>
</operation>

<operation id="445" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader50:37  %input_temp_0 = phi half [ %input_regs_1_6, %"input_regs_shift<16, 3>.exit256612" ], [ %input_regs_1_5_232, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="input_temp_0"/></StgValue>
</operation>

<operation id="446" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader50:38  %tc = phi i31 [ %tc_9, %"input_regs_shift<16, 3>.exit256612" ], [ 0, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="tc"/></StgValue>
</operation>

<operation id="447" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="31">
<![CDATA[
.preheader50:39  %tc_cast = zext i31 %tc to i32

]]></Node>
<StgValue><ssdm name="tc_cast"/></StgValue>
</operation>

<operation id="448" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader50:40  %tmp_197 = icmp slt i32 %tc_cast, %cLoops

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="449" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader50:41  %tc_9 = add i31 %tc, 1

]]></Node>
<StgValue><ssdm name="tc_9"/></StgValue>
</operation>

<operation id="450" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader50:42  br i1 %tmp_197, label %"input_regs_shift<16, 3>.exit25", label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="451" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
input_regs_shift<16, 3>.exit25:1  %tmp_198 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str85)

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="452" st_id="11" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
input_regs_shift<16, 3>.exit25:3  %input_buffer_V_read_2 = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %input_buffer_V)

]]></Node>
<StgValue><ssdm name="input_buffer_V_read_2"/></StgValue>
</operation>

<operation id="453" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="17">
<![CDATA[
input_regs_shift<16, 3>.exit25:4  %tmp_650 = extractvalue { i1, half } %input_buffer_V_read_2, 1

]]></Node>
<StgValue><ssdm name="tmp_650"/></StgValue>
</operation>

<operation id="454" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
input_regs_shift<16, 3>.exit25:10  br i1 %tmp_646, label %branch16615, label %branch06613

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="455" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
input_regs_shift<16, 3>.exit256612:0  %empty_234 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str85, i32 %tmp_198)

]]></Node>
<StgValue><ssdm name="empty_234"/></StgValue>
</operation>

<operation id="456" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
input_regs_shift<16, 3>.exit256612:1  br label %.preheader50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="457" st_id="12" stage="21" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16">
<![CDATA[
input_regs_shift<16, 3>.exit25:5  %mac_dat = call fastcc half @"mac<3, 9>.1"(half %input_temp_0, half %input_regs_1_6, half %input_regs_2_5, half %input_regs_18_5, half %input_regs_19_5, half %input_regs_20_5, half %input_regs_36_5, half %input_regs_37_5, half %tmp_650)

]]></Node>
<StgValue><ssdm name="mac_dat"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="458" st_id="13" stage="20" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16">
<![CDATA[
input_regs_shift<16, 3>.exit25:5  %mac_dat = call fastcc half @"mac<3, 9>.1"(half %input_temp_0, half %input_regs_1_6, half %input_regs_2_5, half %input_regs_18_5, half %input_regs_19_5, half %input_regs_20_5, half %input_regs_36_5, half %input_regs_37_5, half %tmp_650)

]]></Node>
<StgValue><ssdm name="mac_dat"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="459" st_id="14" stage="19" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16">
<![CDATA[
input_regs_shift<16, 3>.exit25:5  %mac_dat = call fastcc half @"mac<3, 9>.1"(half %input_temp_0, half %input_regs_1_6, half %input_regs_2_5, half %input_regs_18_5, half %input_regs_19_5, half %input_regs_20_5, half %input_regs_36_5, half %input_regs_37_5, half %tmp_650)

]]></Node>
<StgValue><ssdm name="mac_dat"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="460" st_id="15" stage="18" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16">
<![CDATA[
input_regs_shift<16, 3>.exit25:5  %mac_dat = call fastcc half @"mac<3, 9>.1"(half %input_temp_0, half %input_regs_1_6, half %input_regs_2_5, half %input_regs_18_5, half %input_regs_19_5, half %input_regs_20_5, half %input_regs_36_5, half %input_regs_37_5, half %tmp_650)

]]></Node>
<StgValue><ssdm name="mac_dat"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="461" st_id="16" stage="17" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16">
<![CDATA[
input_regs_shift<16, 3>.exit25:5  %mac_dat = call fastcc half @"mac<3, 9>.1"(half %input_temp_0, half %input_regs_1_6, half %input_regs_2_5, half %input_regs_18_5, half %input_regs_19_5, half %input_regs_20_5, half %input_regs_36_5, half %input_regs_37_5, half %tmp_650)

]]></Node>
<StgValue><ssdm name="mac_dat"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="462" st_id="17" stage="16" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16">
<![CDATA[
input_regs_shift<16, 3>.exit25:5  %mac_dat = call fastcc half @"mac<3, 9>.1"(half %input_temp_0, half %input_regs_1_6, half %input_regs_2_5, half %input_regs_18_5, half %input_regs_19_5, half %input_regs_20_5, half %input_regs_36_5, half %input_regs_37_5, half %tmp_650)

]]></Node>
<StgValue><ssdm name="mac_dat"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="463" st_id="18" stage="15" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16">
<![CDATA[
input_regs_shift<16, 3>.exit25:5  %mac_dat = call fastcc half @"mac<3, 9>.1"(half %input_temp_0, half %input_regs_1_6, half %input_regs_2_5, half %input_regs_18_5, half %input_regs_19_5, half %input_regs_20_5, half %input_regs_36_5, half %input_regs_37_5, half %tmp_650)

]]></Node>
<StgValue><ssdm name="mac_dat"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="464" st_id="19" stage="14" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16">
<![CDATA[
input_regs_shift<16, 3>.exit25:5  %mac_dat = call fastcc half @"mac<3, 9>.1"(half %input_temp_0, half %input_regs_1_6, half %input_regs_2_5, half %input_regs_18_5, half %input_regs_19_5, half %input_regs_20_5, half %input_regs_36_5, half %input_regs_37_5, half %tmp_650)

]]></Node>
<StgValue><ssdm name="mac_dat"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="465" st_id="20" stage="13" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16">
<![CDATA[
input_regs_shift<16, 3>.exit25:5  %mac_dat = call fastcc half @"mac<3, 9>.1"(half %input_temp_0, half %input_regs_1_6, half %input_regs_2_5, half %input_regs_18_5, half %input_regs_19_5, half %input_regs_20_5, half %input_regs_36_5, half %input_regs_37_5, half %tmp_650)

]]></Node>
<StgValue><ssdm name="mac_dat"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="466" st_id="21" stage="12" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16">
<![CDATA[
input_regs_shift<16, 3>.exit25:5  %mac_dat = call fastcc half @"mac<3, 9>.1"(half %input_temp_0, half %input_regs_1_6, half %input_regs_2_5, half %input_regs_18_5, half %input_regs_19_5, half %input_regs_20_5, half %input_regs_36_5, half %input_regs_37_5, half %tmp_650)

]]></Node>
<StgValue><ssdm name="mac_dat"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="467" st_id="22" stage="11" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16">
<![CDATA[
input_regs_shift<16, 3>.exit25:5  %mac_dat = call fastcc half @"mac<3, 9>.1"(half %input_temp_0, half %input_regs_1_6, half %input_regs_2_5, half %input_regs_18_5, half %input_regs_19_5, half %input_regs_20_5, half %input_regs_36_5, half %input_regs_37_5, half %tmp_650)

]]></Node>
<StgValue><ssdm name="mac_dat"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="468" st_id="23" stage="10" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16">
<![CDATA[
input_regs_shift<16, 3>.exit25:5  %mac_dat = call fastcc half @"mac<3, 9>.1"(half %input_temp_0, half %input_regs_1_6, half %input_regs_2_5, half %input_regs_18_5, half %input_regs_19_5, half %input_regs_20_5, half %input_regs_36_5, half %input_regs_37_5, half %tmp_650)

]]></Node>
<StgValue><ssdm name="mac_dat"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="469" st_id="24" stage="9" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16">
<![CDATA[
input_regs_shift<16, 3>.exit25:5  %mac_dat = call fastcc half @"mac<3, 9>.1"(half %input_temp_0, half %input_regs_1_6, half %input_regs_2_5, half %input_regs_18_5, half %input_regs_19_5, half %input_regs_20_5, half %input_regs_36_5, half %input_regs_37_5, half %tmp_650)

]]></Node>
<StgValue><ssdm name="mac_dat"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="470" st_id="25" stage="8" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16">
<![CDATA[
input_regs_shift<16, 3>.exit25:5  %mac_dat = call fastcc half @"mac<3, 9>.1"(half %input_temp_0, half %input_regs_1_6, half %input_regs_2_5, half %input_regs_18_5, half %input_regs_19_5, half %input_regs_20_5, half %input_regs_36_5, half %input_regs_37_5, half %tmp_650)

]]></Node>
<StgValue><ssdm name="mac_dat"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="471" st_id="26" stage="7" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16">
<![CDATA[
input_regs_shift<16, 3>.exit25:5  %mac_dat = call fastcc half @"mac<3, 9>.1"(half %input_temp_0, half %input_regs_1_6, half %input_regs_2_5, half %input_regs_18_5, half %input_regs_19_5, half %input_regs_20_5, half %input_regs_36_5, half %input_regs_37_5, half %tmp_650)

]]></Node>
<StgValue><ssdm name="mac_dat"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="472" st_id="27" stage="6" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16">
<![CDATA[
input_regs_shift<16, 3>.exit25:5  %mac_dat = call fastcc half @"mac<3, 9>.1"(half %input_temp_0, half %input_regs_1_6, half %input_regs_2_5, half %input_regs_18_5, half %input_regs_19_5, half %input_regs_20_5, half %input_regs_36_5, half %input_regs_37_5, half %tmp_650)

]]></Node>
<StgValue><ssdm name="mac_dat"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="473" st_id="28" stage="5" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16">
<![CDATA[
input_regs_shift<16, 3>.exit25:5  %mac_dat = call fastcc half @"mac<3, 9>.1"(half %input_temp_0, half %input_regs_1_6, half %input_regs_2_5, half %input_regs_18_5, half %input_regs_19_5, half %input_regs_20_5, half %input_regs_36_5, half %input_regs_37_5, half %tmp_650)

]]></Node>
<StgValue><ssdm name="mac_dat"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="474" st_id="29" stage="4" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16">
<![CDATA[
input_regs_shift<16, 3>.exit25:5  %mac_dat = call fastcc half @"mac<3, 9>.1"(half %input_temp_0, half %input_regs_1_6, half %input_regs_2_5, half %input_regs_18_5, half %input_regs_19_5, half %input_regs_20_5, half %input_regs_36_5, half %input_regs_37_5, half %tmp_650)

]]></Node>
<StgValue><ssdm name="mac_dat"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="475" st_id="30" stage="3" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16">
<![CDATA[
input_regs_shift<16, 3>.exit25:5  %mac_dat = call fastcc half @"mac<3, 9>.1"(half %input_temp_0, half %input_regs_1_6, half %input_regs_2_5, half %input_regs_18_5, half %input_regs_19_5, half %input_regs_20_5, half %input_regs_36_5, half %input_regs_37_5, half %tmp_650)

]]></Node>
<StgValue><ssdm name="mac_dat"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="476" st_id="31" stage="2" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16">
<![CDATA[
input_regs_shift<16, 3>.exit25:5  %mac_dat = call fastcc half @"mac<3, 9>.1"(half %input_temp_0, half %input_regs_1_6, half %input_regs_2_5, half %input_regs_18_5, half %input_regs_19_5, half %input_regs_20_5, half %input_regs_36_5, half %input_regs_37_5, half %tmp_650)

]]></Node>
<StgValue><ssdm name="mac_dat"/></StgValue>
</operation>

<operation id="477" st_id="31" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="1">
<![CDATA[
input_regs_shift<16, 3>.exit25:6  %beta_regs_load = load half* %beta_regs_addr, align 2

]]></Node>
<StgValue><ssdm name="beta_regs_load"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="478" st_id="32" stage="1" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16">
<![CDATA[
input_regs_shift<16, 3>.exit25:5  %mac_dat = call fastcc half @"mac<3, 9>.1"(half %input_temp_0, half %input_regs_1_6, half %input_regs_2_5, half %input_regs_18_5, half %input_regs_19_5, half %input_regs_20_5, half %input_regs_36_5, half %input_regs_37_5, half %tmp_650)

]]></Node>
<StgValue><ssdm name="mac_dat"/></StgValue>
</operation>

<operation id="479" st_id="32" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="1">
<![CDATA[
input_regs_shift<16, 3>.exit25:6  %beta_regs_load = load half* %beta_regs_addr, align 2

]]></Node>
<StgValue><ssdm name="beta_regs_load"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="480" st_id="33" stage="4" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
input_regs_shift<16, 3>.exit25:7  %acc_dat = fadd half %beta_regs_load, %mac_dat

]]></Node>
<StgValue><ssdm name="acc_dat"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="481" st_id="34" stage="3" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
input_regs_shift<16, 3>.exit25:7  %acc_dat = fadd half %beta_regs_load, %mac_dat

]]></Node>
<StgValue><ssdm name="acc_dat"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="482" st_id="35" stage="2" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
input_regs_shift<16, 3>.exit25:7  %acc_dat = fadd half %beta_regs_load, %mac_dat

]]></Node>
<StgValue><ssdm name="acc_dat"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="483" st_id="36" stage="1" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
input_regs_shift<16, 3>.exit25:7  %acc_dat = fadd half %beta_regs_load, %mac_dat

]]></Node>
<StgValue><ssdm name="acc_dat"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="484" st_id="37" stage="3" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
input_regs_shift<16, 3>.exit25:8  %tmp_199 = fcmp olt half %acc_dat, 0x0

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="485" st_id="38" stage="2" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
input_regs_shift<16, 3>.exit25:8  %tmp_199 = fcmp olt half %acc_dat, 0x0

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="486" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
input_regs_shift<16, 3>.exit25:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str85) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="487" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
input_regs_shift<16, 3>.exit25:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="488" st_id="39" stage="1" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
input_regs_shift<16, 3>.exit25:8  %tmp_199 = fcmp olt half %acc_dat, 0x0

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="489" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
input_regs_shift<16, 3>.exit25:9  %tmp_647 = select i1 %tmp_199, half 0x0, half %acc_dat

]]></Node>
<StgValue><ssdm name="tmp_647"/></StgValue>
</operation>

<operation id="490" st_id="39" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_646" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch06613:0  %full_n_i_06614 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %output_buffer_0_V, half %tmp_647)

]]></Node>
<StgValue><ssdm name="full_n_i_06614"/></StgValue>
</operation>

<operation id="491" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_646" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0">
<![CDATA[
branch06613:1  br label %"input_regs_shift<16, 3>.exit256612"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="492" st_id="39" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_646" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch16615:0  %full_n_i_06616 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %output_buffer_1_V, half %tmp_647)

]]></Node>
<StgValue><ssdm name="full_n_i_06616"/></StgValue>
</operation>

<operation id="493" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_646" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0">
<![CDATA[
branch16615:1  br label %"input_regs_shift<16, 3>.exit256612"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="494" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="495" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:0  %input_regs_37_3 = phi half [ 0x0, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_37_5, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_37_3"/></StgValue>
</operation>

<operation id="496" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:1  %input_regs_36_3 = phi half [ %input_regs_37_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_36_5, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_36_3"/></StgValue>
</operation>

<operation id="497" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:2  %input_regs_35_3 = phi half [ %input_regs_36_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_35_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_35_3"/></StgValue>
</operation>

<operation id="498" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:3  %input_regs_34_3 = phi half [ %input_regs_35_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_34_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_34_3"/></StgValue>
</operation>

<operation id="499" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:4  %input_regs_33_3 = phi half [ %input_regs_34_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_33_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_33_3"/></StgValue>
</operation>

<operation id="500" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:5  %input_regs_32_3 = phi half [ %input_regs_33_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_32_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_32_3"/></StgValue>
</operation>

<operation id="501" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:6  %input_regs_31_3 = phi half [ %input_regs_32_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_31_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_31_3"/></StgValue>
</operation>

<operation id="502" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:7  %input_regs_30_3 = phi half [ %input_regs_31_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_30_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_30_3"/></StgValue>
</operation>

<operation id="503" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:8  %input_regs_29_3 = phi half [ %input_regs_30_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_29_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_29_3"/></StgValue>
</operation>

<operation id="504" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:9  %input_regs_28_3 = phi half [ %input_regs_29_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_28_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_28_3"/></StgValue>
</operation>

<operation id="505" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:10  %input_regs_27_3 = phi half [ %input_regs_28_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_27_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_27_3"/></StgValue>
</operation>

<operation id="506" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:11  %input_regs_26_3 = phi half [ %input_regs_27_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_26_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_26_3"/></StgValue>
</operation>

<operation id="507" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:12  %input_regs_25_3 = phi half [ %input_regs_26_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_25_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_25_3"/></StgValue>
</operation>

<operation id="508" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:13  %input_regs_24_3 = phi half [ %input_regs_25_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_24_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_24_3"/></StgValue>
</operation>

<operation id="509" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:14  %input_regs_23_3 = phi half [ %input_regs_24_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_23_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_23_3"/></StgValue>
</operation>

<operation id="510" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:15  %input_regs_22_3 = phi half [ %input_regs_23_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_22_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_22_3"/></StgValue>
</operation>

<operation id="511" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:16  %input_regs_21_3 = phi half [ %input_regs_22_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_21_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_21_3"/></StgValue>
</operation>

<operation id="512" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:17  %input_regs_20_3 = phi half [ %input_regs_21_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_20_5, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_20_3"/></StgValue>
</operation>

<operation id="513" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:18  %input_regs_19_3 = phi half [ %input_regs_20_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_19_5, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_19_3"/></StgValue>
</operation>

<operation id="514" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:19  %input_regs_18_3 = phi half [ %input_regs_19_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_18_5, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_18_3"/></StgValue>
</operation>

<operation id="515" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:20  %input_regs_17_3 = phi half [ %input_regs_18_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_17_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_17_3"/></StgValue>
</operation>

<operation id="516" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:21  %input_regs_16_3 = phi half [ %input_regs_17_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_16_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_16_3"/></StgValue>
</operation>

<operation id="517" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:22  %input_regs_15_3 = phi half [ %input_regs_16_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_15_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_15_3"/></StgValue>
</operation>

<operation id="518" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:23  %input_regs_14_3 = phi half [ %input_regs_15_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_14_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_14_3"/></StgValue>
</operation>

<operation id="519" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:24  %input_regs_13_3 = phi half [ %input_regs_14_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_13_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_13_3"/></StgValue>
</operation>

<operation id="520" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:25  %input_regs_12_3 = phi half [ %input_regs_13_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_12_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_12_3"/></StgValue>
</operation>

<operation id="521" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:26  %input_regs_11_3 = phi half [ %input_regs_12_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_11_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_11_3"/></StgValue>
</operation>

<operation id="522" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:27  %input_regs_10_3 = phi half [ %input_regs_11_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_10_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_10_3"/></StgValue>
</operation>

<operation id="523" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:28  %input_regs_9_3 = phi half [ %input_regs_10_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_9_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_9_3"/></StgValue>
</operation>

<operation id="524" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:29  %input_regs_8_3 = phi half [ %input_regs_9_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_8_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_8_3"/></StgValue>
</operation>

<operation id="525" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:30  %input_regs_7_3 = phi half [ %input_regs_8_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_7_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_7_3"/></StgValue>
</operation>

<operation id="526" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:31  %input_regs_6_3 = phi half [ %input_regs_7_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_6_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_6_3"/></StgValue>
</operation>

<operation id="527" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:32  %input_regs_5_3 = phi half [ %input_regs_6_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_5_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_5_3"/></StgValue>
</operation>

<operation id="528" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:33  %input_regs_4_3 = phi half [ %input_regs_5_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_4_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_4_3"/></StgValue>
</operation>

<operation id="529" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:34  %input_regs_3_3 = phi half [ %input_regs_4_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_3_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_3_3"/></StgValue>
</operation>

<operation id="530" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:35  %input_regs_2_3 = phi half [ %input_regs_3_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_2_5, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_2_3"/></StgValue>
</operation>

<operation id="531" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:36  %input_regs_1_3_235 = phi half [ %input_regs_2_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_1_6, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_1_3_235"/></StgValue>
</operation>

<operation id="532" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:37  %input_regs_1_7 = phi half [ %input_regs_1_3_235, %"input_regs_shift<16, 3>.exit" ], [ %input_temp_0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_1_7"/></StgValue>
</operation>

<operation id="533" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader:38  %shift_cnt_c3 = phi i31 [ %shift_cnt_c_9, %"input_regs_shift<16, 3>.exit" ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="shift_cnt_c3"/></StgValue>
</operation>

<operation id="534" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="31">
<![CDATA[
.preheader:39  %shift_cnt_c3_cast = zext i31 %shift_cnt_c3 to i32

]]></Node>
<StgValue><ssdm name="shift_cnt_c3_cast"/></StgValue>
</operation>

<operation id="535" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:40  %tmp_201 = icmp slt i32 %shift_cnt_c3_cast, %tmp_187

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="536" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader:41  %shift_cnt_c_9 = add i31 %shift_cnt_c3, 1

]]></Node>
<StgValue><ssdm name="shift_cnt_c_9"/></StgValue>
</operation>

<operation id="537" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:42  br i1 %tmp_201, label %"input_regs_shift<16, 3>.exit", label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="538" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
input_regs_shift<16, 3>.exit:0  %tmp_202 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str154)

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="539" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
input_regs_shift<16, 3>.exit:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 31, i32 15, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="540" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
input_regs_shift<16, 3>.exit:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="541" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
input_regs_shift<16, 3>.exit:3  %empty_236 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str154, i32 %tmp_202)

]]></Node>
<StgValue><ssdm name="empty_236"/></StgValue>
</operation>

<operation id="542" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0">
<![CDATA[
input_regs_shift<16, 3>.exit:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="543" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_237 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str84, i32 %tmp_195)

]]></Node>
<StgValue><ssdm name="empty_237"/></StgValue>
</operation>

<operation id="544" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
