<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030001279A1-20030102-D00000.TIF SYSTEM "US20030001279A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030001279A1-20030102-D00001.TIF SYSTEM "US20030001279A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030001279A1-20030102-D00002.TIF SYSTEM "US20030001279A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030001279A1-20030102-D00003.TIF SYSTEM "US20030001279A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030001279A1-20030102-D00004.TIF SYSTEM "US20030001279A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030001279A1-20030102-D00005.TIF SYSTEM "US20030001279A1-20030102-D00005.TIF" NDATA TIF>
<!ENTITY US20030001279A1-20030102-D00006.TIF SYSTEM "US20030001279A1-20030102-D00006.TIF" NDATA TIF>
<!ENTITY US20030001279A1-20030102-D00007.TIF SYSTEM "US20030001279A1-20030102-D00007.TIF" NDATA TIF>
<!ENTITY US20030001279A1-20030102-D00008.TIF SYSTEM "US20030001279A1-20030102-D00008.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030001279</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10184027</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20020627</filing-date>
</domestic-filing-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>0108558</doc-number>
</priority-application-number>
<filing-date>20010628</filing-date>
<country-code>FR</country-code>
</foreign-priority-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H01L023/48</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>257</class>
<subclass>774000</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>Microwave structure semiconductor device</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Daniel</given-name>
<family-name>Gloria</family-name>
</name>
<residence>
<residence-non-us>
<city>Grenoble</city>
<country-code>FR</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
<inventor>
<name>
<given-name>Andre</given-name>
<family-name>Perrotin</family-name>
</name>
<residence>
<residence-non-us>
<city>Seyssinet</city>
<country-code>FR</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
</inventors>
<assignee>
<organization-name>STMicroelectronics S.A.</organization-name>
<address>
<city>Montrouge</city>
<country>
<country-code>FR</country-code>
</country>
</address>
<assignee-type>03</assignee-type>
</assignee>
<correspondence-address>
<name-1>ALLEN, DYER, DOPPELT, MILBRATH &amp; GILCHRIST P.A.</name-1>
<name-2></name-2>
<address>
<address-1>1401 CITRUS CENTER 255 SOUTH ORANGE AVENUE</address-1>
<address-2>P.O. BOX 3791</address-2>
<city>ORLANDO</city>
<state>FL</state>
<postalcode>32802-3791</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">A multilayer semiconductor device includes at least one structure for transmitting electrical signals, and in particular, microwave signals. The device includes at least one electrically conductive enclosure that includes a bottom plate and a top plate in two different layers. Lateral walls connect the bottom and top plates. Electrically conductive connecting strips extend into the enclosure and are in an intermediate layer, and are electrically insulated from the enclosure. The enclosure has at least one passage through which extends electrical connections of the connecting strips, which are also electrically insulated from the enclosure. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">FIELD OF THE INVENTION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> The present invention relates to integrated circuits, and more particularly, to a transmission circuit for transmitting microwave signals or the like. </paragraph>
</section>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> In recent years, with the development of equipment that exploit microwave signals, there has been a rapid increase in the number of transmission circuits equipped with transmission strips. These circuits typically include an enclosure that covers the transmission strip, which is connected to a high-frequency semiconductor structure. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> In particular, the size of the enclosure affects the overall size of the circuit that includes the high-frequency semiconductor structure. Many times these enclosures allow the transmission strip and the high-frequency semiconductor structure to be subjected to interference and noise. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> An object of the present invention is to provide a compact structure enabling internal transmission of electrical signals, and in particular, microwave signals, such that the signals are subjected to less interference or noise. In one application, an object of the present invention is to provide a structure for testing integrated circuit parameters, such as transition frequencies, oscillation frequencies and noise factors using microwave measurements. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> The multilayer semiconductor device according to the present invention includes at least one structure for transmitting electrical signals, such as microwave signals. This structure includes at least one electrically conductive material cage or enclosure which includes a bottom plate and a top plate situated in two different layers, and lateral walls that connect the plates. At least one electrically conductive material connecting strip extends into the enclosure, and is in an intermediate layer, and is electrically insulated from the enclosure. The enclosure has at least one passage through which extends electrical connecting means of the transmission strip. The electrical connecting means are electrically insulated from the cage. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> The walls of the cage preferably include strips formed in intermediate layers, and the plates and the strips are respectively connected by connecting vias. According to one variation of the invention, the transmission strip has at least two parts respectively connected to two parts of at least one integrated electronic component. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> According to the present invention the enclosure can advantageously include at least one opening for the electrical connecting means of the integrated electronic component to pass through. The component is preferably outside the enclosure. The top plate can advantageously have at least three parts, two of which are electrically insulated and connected to the transmission strip. The bottom plate can advantageously have at least one passage through it through which extend means for electrically connecting the transmission strip to an integrated electronic component under the bottom plate. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> According to one application, the device may be implanted in an integrated circuit. According to another application, the device may be implanted at a location of an integrated circuit wafer forming a cutout area between the integrated circuits.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> The present invention will be better understood after studying semiconductor devices including electrical connection structures described by way of non-limiting examples, and as shown in the drawings, in which: </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a median longitudinal sectional view of a structure in accordance with the present invention; </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a longitudinal sectional view close to a longitudinal edge of the structure illustrated in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>; </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is a sectional plan view of the first metal layer M<highlight><bold>1</bold></highlight> of the structure illustrated in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>; </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> is a sectional plan view of the second metal layer M<highlight><bold>2</bold></highlight> of the structure illustrated in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>; </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> is a sectional plan view of the third metal layer M<highlight><bold>3</bold></highlight> of the structure illustrated in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>; </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> is a sectional plan view of the fourth metal layer M<highlight><bold>4</bold></highlight> of the structure illustrated in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>; </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 7</cross-reference> is a sectional plan view of the fifth metal layer M<highlight><bold>5</bold></highlight> of the structure illustrated in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>; </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 8</cross-reference> is a cross-sectional view of the structure illustrated in <cross-reference target="DRAWINGS">FIG. 1</cross-reference> taken along line VIII-VIII; </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 9</cross-reference> is a cross-sectional view of the structure illustrated in <cross-reference target="DRAWINGS">FIG. 1</cross-reference> taken along line IX-IX; </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 10</cross-reference> is a cross-sectional view of the structure illustrated in <cross-reference target="DRAWINGS">FIG. 1</cross-reference> taken along line X-X; </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 11</cross-reference> is a cross-sectional view of the structure illustrated in <cross-reference target="DRAWINGS">FIG. 1</cross-reference> taken along line XI-XI near the lateral edge; </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 12</cross-reference> is a longitudinal sectional view of another structure in accordance with the present invention; </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 13</cross-reference> is a cross-sectional view of the structure illustrated in <cross-reference target="DRAWINGS">FIG. 12</cross-reference> taken along line XIII-XIII; and </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 14</cross-reference> is a longitudinal sectional view of another structure in accordance with the present invention.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS </heading>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> FIGS. <highlight><bold>1</bold></highlight> to <highlight><bold>11</bold></highlight> show a semiconductor device <highlight><bold>1</bold></highlight> which includes on a base integrated component wafer <highlight><bold>2</bold></highlight> a structure <highlight><bold>3</bold></highlight> for transmitting electrical signals, and in particular, microwave signals, formed on a plurality of electrically conductive material layers. These electrically conductive material layers will be generally referred to as metal layers. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> In the example, the structure <highlight><bold>3</bold></highlight> includes five successive metal layers M<highlight><bold>1</bold></highlight>, M<highlight><bold>2</bold></highlight>, M<highlight><bold>3</bold></highlight>, M<highlight><bold>4</bold></highlight> and M<highlight><bold>5</bold></highlight>. The first metal layer M<highlight><bold>1</bold></highlight> is in contact with the base wafer <highlight><bold>2</bold></highlight>. These layers are usually spaced by dielectric layers. The structure <highlight><bold>3</bold></highlight> includes an enclosure <highlight><bold>4</bold></highlight> whose walls are constructed in the following manner. As shown in <cross-reference target="DRAWINGS">FIGS. 1, 2</cross-reference>, <highlight><bold>3</bold></highlight> and <highlight><bold>8</bold></highlight> to <highlight><bold>11</bold></highlight> in particular, the enclosure <highlight><bold>4</bold></highlight> includes a rectangular bottom plate <highlight><bold>5</bold></highlight> that is formed longitudinally in the first metal layer M<highlight><bold>1</bold></highlight>. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIGS. 1, 2</cross-reference>, <highlight><bold>7</bold></highlight> and <highlight><bold>8</bold></highlight> to <highlight><bold>11</bold></highlight> in particular, the enclosure <highlight><bold>4</bold></highlight> includes a top plate <highlight><bold>6</bold></highlight> which is formed longitudinally in the fifth metal layer M<highlight><bold>5</bold></highlight>. The top plate <highlight><bold>6</bold></highlight> includes a rectangular central part <highlight><bold>7</bold></highlight> and two rectangular end parts <highlight><bold>8</bold></highlight> and <highlight><bold>9</bold></highlight> remote from the central part <highlight><bold>7</bold></highlight>, and covers the bottom plate <highlight><bold>5</bold></highlight>. </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIGS. 1, 2</cross-reference>, <highlight><bold>4</bold></highlight> to <highlight><bold>6</bold></highlight> and <highlight><bold>11</bold></highlight> in particular, between the end parts <highlight><bold>8</bold></highlight> and <highlight><bold>9</bold></highlight> of the top plate <highlight><bold>6</bold></highlight>, the structure <highlight><bold>4</bold></highlight> respectively includes rectangular transverse plates <highlight><bold>10</bold></highlight>, <highlight><bold>11</bold></highlight> and <highlight><bold>12</bold></highlight> and rectangular transverse plates <highlight><bold>13</bold></highlight>, <highlight><bold>14</bold></highlight> and <highlight><bold>15</bold></highlight> respectively formed in the intermediate metal layers M<highlight><bold>2</bold></highlight>, M<highlight><bold>3</bold></highlight> and M<highlight><bold>4</bold></highlight>. The bottom plate <highlight><bold>5</bold></highlight>, the intermediate plates <highlight><bold>10</bold></highlight>, <highlight><bold>11</bold></highlight> and <highlight><bold>12</bold></highlight> and the end part <highlight><bold>8</bold></highlight> of the top plate <highlight><bold>6</bold></highlight> are respectively connected by four groups of electrically connecting vias <highlight><bold>16</bold></highlight>, <highlight><bold>17</bold></highlight>, <highlight><bold>18</bold></highlight> and <highlight><bold>19</bold></highlight> formed through the dielectric layers. Similarly, the bottom plate <highlight><bold>5</bold></highlight>, the intermediate plates <highlight><bold>13</bold></highlight>, <highlight><bold>14</bold></highlight> and <highlight><bold>15</bold></highlight> and the end part <highlight><bold>9</bold></highlight> of the top plate <highlight><bold>6</bold></highlight> are respectively connected by groups of electrically connecting vias <highlight><bold>20</bold></highlight>, <highlight><bold>21</bold></highlight>, <highlight><bold>22</bold></highlight> and <highlight><bold>23</bold></highlight> formed through the dielectric layers. </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIGS. 1, 2</cross-reference>, <highlight><bold>4</bold></highlight> to <highlight><bold>6</bold></highlight>, and <highlight><bold>8</bold></highlight> to <highlight><bold>9</bold></highlight> in particular, between the longitudinal edges of the bottom plate <highlight><bold>5</bold></highlight> and the longitudinal edges of the central part <highlight><bold>7</bold></highlight> of the top plate <highlight><bold>9</bold></highlight>, the cage <highlight><bold>4</bold></highlight> includes intermediate longitudinal strips <highlight><bold>24</bold></highlight>, <highlight><bold>25</bold></highlight> and <highlight><bold>26</bold></highlight>, and intermediate longitudinal strips <highlight><bold>27</bold></highlight>, <highlight><bold>28</bold></highlight> and <highlight><bold>29</bold></highlight>. These strips are formed in the intermediate metal layers M<highlight><bold>2</bold></highlight>, M<highlight><bold>3</bold></highlight> and M<highlight><bold>4</bold></highlight>. </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> The bottom plate <highlight><bold>5</bold></highlight>, the intermediate strips <highlight><bold>24</bold></highlight>, <highlight><bold>25</bold></highlight> and <highlight><bold>26</bold></highlight> and the top part <highlight><bold>7</bold></highlight> of the plate <highlight><bold>6</bold></highlight> are respectively connected by four groups of electrically connecting vias <highlight><bold>31</bold></highlight>, <highlight><bold>32</bold></highlight>, <highlight><bold>33</bold></highlight> and <highlight><bold>34</bold></highlight> formed through the dielectric layers. Similarly, the bottom plate <highlight><bold>5</bold></highlight>, the intermediate strips <highlight><bold>27</bold></highlight>, <highlight><bold>28</bold></highlight> and <highlight><bold>29</bold></highlight> and the central part <highlight><bold>7</bold></highlight> of the top plate <highlight><bold>6</bold></highlight> are respectively connected by four groups of electrically connecting vias <highlight><bold>31</bold></highlight><highlight><italic>a</italic></highlight>, <highlight><bold>32</bold></highlight><highlight><italic>a</italic></highlight>, <highlight><bold>33</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>34</bold></highlight><highlight><italic>a </italic></highlight>formed through the dielectric layers. </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIGS. 1, 3</cross-reference> and <highlight><bold>8</bold></highlight> in particular, the bottom plate <highlight><bold>5</bold></highlight> has a passage <highlight><bold>35</bold></highlight> through its center below which the base wafer <highlight><bold>2</bold></highlight> includes an integrated electronic component <highlight><bold>36</bold></highlight>, such as a transistor. The enclosure <highlight><bold>4</bold></highlight> therefore delimits an open space <highlight><bold>4</bold></highlight><highlight><italic>a </italic></highlight>between the central part <highlight><bold>7</bold></highlight> and the end parts <highlight><bold>8</bold></highlight> and <highlight><bold>9</bold></highlight> of its top plate <highlight><bold>6</bold></highlight>. </paragraph>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIGS. 1, 4</cross-reference>, <highlight><bold>5</bold></highlight>, <highlight><bold>6</bold></highlight>, <highlight><bold>7</bold></highlight>, and <highlight><bold>9</bold></highlight> to <highlight><bold>10</bold></highlight> in particular, the structure <highlight><bold>3</bold></highlight> further includes electrical connection means <highlight><bold>37</bold></highlight> which are electrically insulated from the enclosure <highlight><bold>4</bold></highlight> and include a longitudinal electrical connection strip <highlight><bold>38</bold></highlight> which extends into the enclosure <highlight><bold>4</bold></highlight> and is formed in the third metal layer M<highlight><bold>3</bold></highlight>. </paragraph>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> The connecting strip <highlight><bold>38</bold></highlight> has two longitudinal parts <highlight><bold>39</bold></highlight> and <highlight><bold>40</bold></highlight> whose adjoining ends are respectively connected, for example, to the base and to the collector of the transistor <highlight><bold>36</bold></highlight> by vias <highlight><bold>41</bold></highlight> and <highlight><bold>42</bold></highlight>, terminals <highlight><bold>43</bold></highlight> and <highlight><bold>44</bold></highlight> formed in the second metal layer M<highlight><bold>2</bold></highlight>, connecting vias <highlight><bold>45</bold></highlight> and <highlight><bold>46</bold></highlight>, and terminals <highlight><bold>47</bold></highlight> and <highlight><bold>48</bold></highlight> formed in the first metal layer M<highlight><bold>1</bold></highlight> through the passage <highlight><bold>35</bold></highlight> in the bottom plate <highlight><bold>5</bold></highlight>. </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> In the passages between the central part <highlight><bold>7</bold></highlight> and the end parts <highlight><bold>8</bold></highlight> and <highlight><bold>9</bold></highlight> of the top plate <highlight><bold>6</bold></highlight>, the connecting means <highlight><bold>37</bold></highlight> include transverse strips <highlight><bold>49</bold></highlight> and <highlight><bold>50</bold></highlight> formed in the fifth metal layer M<highlight><bold>5</bold></highlight> and transverse strips <highlight><bold>51</bold></highlight> and <highlight><bold>52</bold></highlight> formed in the fourth metal layer M<highlight><bold>4</bold></highlight>. The transverse strips <highlight><bold>49</bold></highlight> and <highlight><bold>50</bold></highlight> are connected by a group of connecting vias <highlight><bold>53</bold></highlight>, and the transverse strips <highlight><bold>50</bold></highlight> and <highlight><bold>52</bold></highlight> are connected by a group of connecting vias <highlight><bold>54</bold></highlight>, respectively formed through the dielectric layers. </paragraph>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> Furthermore, the end top face of the part <highlight><bold>39</bold></highlight> of the longitudinal strip <highlight><bold>38</bold></highlight> is connected to the bottom face of the transverse plate <highlight><bold>51</bold></highlight> by a group of vias <highlight><bold>55</bold></highlight>, and the end top face of the part <highlight><bold>40</bold></highlight> of the longitudinal strip <highlight><bold>38</bold></highlight> is connected to the bottom face of the plate <highlight><bold>52</bold></highlight> by a group of connecting vias <highlight><bold>56</bold></highlight>. The connecting means <highlight><bold>37</bold></highlight> are therefore integrated into the enclosure <highlight><bold>4</bold></highlight>, and are electrically insulated from it so that the following connections can be obtained. </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> The top face of the central part <highlight><bold>7</bold></highlight> of the top plate <highlight><bold>6</bold></highlight> forms an electrical contact area connected to the emitter of the transistor <highlight><bold>36</bold></highlight> through the sides of the enclosure <highlight><bold>4</bold></highlight> and the bottom plate <highlight><bold>5</bold></highlight>. The top faces of the transverse strips <highlight><bold>49</bold></highlight> and <highlight><bold>50</bold></highlight> of the connecting means <highlight><bold>37</bold></highlight> form electrical contact areas connected to the base and the collector of the transistor <highlight><bold>36</bold></highlight> through two parts of the connecting means <highlight><bold>37</bold></highlight> respectively including the parts <highlight><bold>39</bold></highlight> and <highlight><bold>40</bold></highlight> of the interior connecting strip <highlight><bold>38</bold></highlight>. </paragraph>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 12 and 13</cross-reference> show a structure <highlight><bold>57</bold></highlight> formed on a base wafer <highlight><bold>58</bold></highlight>, which is a variation of the previous example. The structure <highlight><bold>57</bold></highlight> includes an enclosure <highlight><bold>59</bold></highlight> comprising a bottom longitudinal plate <highlight><bold>60</bold></highlight>, a continuous top plate <highlight><bold>61</bold></highlight>, and between the end parts of the plates, stacks <highlight><bold>62</bold></highlight> and <highlight><bold>63</bold></highlight> of transverse plates and groups of connecting vias. These connecting vias are formed in the same way as those between the bottom plate <highlight><bold>5</bold></highlight> and the parts <highlight><bold>8</bold></highlight> and <highlight><bold>9</bold></highlight> of the top plate <highlight><bold>6</bold></highlight> of the previous example, as well as longitudinal stacks <highlight><bold>65</bold></highlight> and <highlight><bold>66</bold></highlight> corresponding to the stacks of longitudinal strips and connecting vias between the bottom plate <highlight><bold>5</bold></highlight> and the central part <highlight><bold>7</bold></highlight> of the top plate <highlight><bold>6</bold></highlight> of the previous example. The bottom plate <highlight><bold>60</bold></highlight> has two passages <highlight><bold>65</bold></highlight> and <highlight><bold>66</bold></highlight> through it below which the base wafer <highlight><bold>58</bold></highlight> includes transistors <highlight><bold>67</bold></highlight> and <highlight><bold>68</bold></highlight>. </paragraph>
<paragraph id="P-0037" lvl="0"><number>&lsqb;0037&rsqb;</number> The structure <highlight><bold>57</bold></highlight> further includes electrical connection means <highlight><bold>69</bold></highlight> which include a longitudinal connecting strip <highlight><bold>70</bold></highlight> extending into the enclosure <highlight><bold>69</bold></highlight> which, in this variation, is continuous, as well as stacks <highlight><bold>71</bold></highlight> and <highlight><bold>72</bold></highlight>. The stacks <highlight><bold>71</bold></highlight> and <highlight><bold>72</bold></highlight> include terminals and vias disposed between the end parts of the longitudinal strip <highlight><bold>70</bold></highlight> and a connecting part of the transistors <highlight><bold>67</bold></highlight> and <highlight><bold>68</bold></highlight>. The stacks <highlight><bold>71</bold></highlight> and <highlight><bold>72</bold></highlight> are formed in the same manner as those connecting the parts <highlight><bold>39</bold></highlight> and <highlight><bold>40</bold></highlight> of the longitudinal strip <highlight><bold>38</bold></highlight> to the transistor <highlight><bold>36</bold></highlight> in the preceding example. Thus, the transistors <highlight><bold>67</bold></highlight> and <highlight><bold>68</bold></highlight> are connected through the interior space of the cage <highlight><bold>58</bold></highlight> by the longitudinal strip <highlight><bold>70</bold></highlight> and the connecting stacks <highlight><bold>71</bold></highlight>, and <highlight><bold>72</bold></highlight> through the passages <highlight><bold>65</bold></highlight> and <highlight><bold>66</bold></highlight> in the bottom plate <highlight><bold>60</bold></highlight>. </paragraph>
<paragraph id="P-0038" lvl="0"><number>&lsqb;0038&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 14</cross-reference> shows a structure <highlight><bold>73</bold></highlight> formed on a base wafer <highlight><bold>74</bold></highlight> which includes a cage <highlight><bold>75</bold></highlight> which differs from that described with reference to FIGS. <highlight><bold>1</bold></highlight> to <highlight><bold>11</bold></highlight> only in that its bottom plate <highlight><bold>76</bold></highlight> is solid. The base wafer <highlight><bold>74</bold></highlight> does not include a component on the bottom. </paragraph>
<paragraph id="P-0039" lvl="0"><number>&lsqb;0039&rsqb;</number> The structure <highlight><bold>73</bold></highlight> also includes electrical connecting means <highlight><bold>77</bold></highlight> that differ from those described with reference to FIGS. <highlight><bold>1</bold></highlight> to <highlight><bold>11</bold></highlight> only in that they include, in the cage <highlight><bold>75</bold></highlight>, two longitudinal connecting strips <highlight><bold>78</bold></highlight> and <highlight><bold>79</bold></highlight> formed in two different intermediate metal layers M<highlight><bold>2</bold></highlight> and M<highlight><bold>3</bold></highlight> so as to have parts overlapping at a distance. The longitudinal strips <highlight><bold>78</bold></highlight> and <highlight><bold>79</bold></highlight> could advantageously be used to connect metal capacitors formed between them, for example. </paragraph>
<paragraph id="P-0040" lvl="0"><number>&lsqb;0040&rsqb;</number> The structures that have just been described can be implanted in integrated circuits formed on base wafers so as to benefit from the advantages of electromagnetic shielding. The structures may also be implanted in locations of integrated circuit wafers forming a cutout area between the latter. In this case, the structures can be used for carrying out microwave tests on the circuits, with the benefit of the same advantages. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">That which is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A multilayer semiconductor device including at least one structure for transmitting electrical signals, in particular microwave signals, characterized in that it includes 
<claim-text>at least one electrically conductive material cage (<highlight><bold>4</bold></highlight>) which includes a bottom plate (<highlight><bold>5</bold></highlight>) and a top plate (<highlight><bold>6</bold></highlight>) situated in two different layers and lateral walls that connect said plates, and </claim-text>
<claim-text>at least one electrically conductive material connecting strip (<highlight><bold>38</bold></highlight>) which extends into said cage and is situated in an intermediate layer and electrically insulated from said cage, </claim-text>
<claim-text>said cage having at least one passage (<highlight><bold>35</bold></highlight>) through which extend electrical connecting means (<highlight><bold>37</bold></highlight>) of said transmission strip which are electrically insulated from said cage. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. A device according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, characterized in that the walls of said cage include strips (<highlight><bold>10</bold></highlight>) formed in intermediate layers and said plates and said strips are respectively connected by connecting vias. </claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. A device according to either <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> or <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>, characterized in that said transmission strip (<highlight><bold>38</bold></highlight>) has at least two parts (<highlight><bold>39</bold></highlight>, <highlight><bold>40</bold></highlight>) respectively connected to two parts of at least one integrated electronic component. </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. A device according to <dependent-claim-reference depends_on="CLM-00003">claim 3</dependent-claim-reference>, characterized in that said cage includes at least one opening (<highlight><bold>35</bold></highlight>) for electrical connecting means of said integrated electronic component to pass through and said component is outside said cage. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. A device according to any preceding claim, characterized in that said top plate has at least three parts, two of which (<highlight><bold>49</bold></highlight>, <highlight><bold>50</bold></highlight>) are electrically insulated and connected to said transmission strip (<highlight><bold>38</bold></highlight>). </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. A device according to any preceding claim, characterized in that said bottom plate (<highlight><bold>5</bold></highlight>) has at least one passage (<highlight><bold>35</bold></highlight>) through it through which extend means (<highlight><bold>37</bold></highlight>) for electrically connecting said transmission strip to an integrated electronic component under said bottom plate. </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. A device according to any preceding claim, characterized in that it is implanted in an integrated circuit. </claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. A device according to any of <dependent-claim-reference depends_on="CLM-00001">claims 1</dependent-claim-reference> to <dependent-claim-reference depends_on="CLM-00006">6</dependent-claim-reference>, characterized in that it is implanted at a location of an integrated circuit wafer forming a cut-out area between the integrated circuits.</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>2</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030001279A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030001279A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030001279A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030001279A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030001279A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030001279A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00006">
<image id="EMI-D00006" file="US20030001279A1-20030102-D00006.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00007">
<image id="EMI-D00007" file="US20030001279A1-20030102-D00007.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00008">
<image id="EMI-D00008" file="US20030001279A1-20030102-D00008.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
