Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dd61fa8b22734a4e935c7e96149a97af --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot spi_MCP23S08_switches_tb_behav xil_defaultlib.spi_MCP23S08_switches_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.spi_MCP23S08_switches [spi_mcp23s08_switches_default]
Compiling architecture sim of entity xil_defaultlib.spi_mcp23s08_switches_tb
Built simulation snapshot spi_MCP23S08_switches_tb_behav
