# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../mips_final.gen/sources_1/ip/clk_wiz_0" \
"../../../../mips_final.srcs/sources_1/new/adder.sv" \
"../../../../mips_final.srcs/sources_1/new/fetch.sv" \
"../../../../mips_final.srcs/sources_1/new/flopr.sv" \
"../../../../mips_final.srcs/sim_1/new/fetch_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
