
BRICK6_CUBE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001708c  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007d8  0801732c  0801732c  0001832c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08017b04  08017b04  00018b04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08017b0c  08017b0c  00018b0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08017b10  08017b10  00018b10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000194  24000000  08017b14  00019000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00009bc8  24000194  08017ca8  00019194  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24009d5c  08017ca8  00019d5c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00019194  2**0
                  CONTENTS, READONLY
 10 .debug_info   00031677  00000000  00000000  000191c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000716f  00000000  00000000  0004a839  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001f78  00000000  00000000  000519a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 0000180e  00000000  00000000  00053920  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003e7c8  00000000  00000000  0005512e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000314d8  00000000  00000000  000938f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001636f8  00000000  00000000  000c4dce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  002284c6  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008638  00000000  00000000  0022850c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000070  00000000  00000000  00230b44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000194 	.word	0x24000194
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08017314 	.word	0x08017314

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000198 	.word	0x24000198
 80002dc:	08017314 	.word	0x08017314

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b082      	sub	sp, #8
 80006c0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006c2:	2003      	movs	r0, #3
 80006c4:	f000 f98c 	bl	80009e0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80006c8:	f008 f9be 	bl	8008a48 <HAL_RCC_GetSysClockFreq>
 80006cc:	4602      	mov	r2, r0
 80006ce:	4b15      	ldr	r3, [pc, #84]	@ (8000724 <HAL_Init+0x68>)
 80006d0:	699b      	ldr	r3, [r3, #24]
 80006d2:	0a1b      	lsrs	r3, r3, #8
 80006d4:	f003 030f 	and.w	r3, r3, #15
 80006d8:	4913      	ldr	r1, [pc, #76]	@ (8000728 <HAL_Init+0x6c>)
 80006da:	5ccb      	ldrb	r3, [r1, r3]
 80006dc:	f003 031f 	and.w	r3, r3, #31
 80006e0:	fa22 f303 	lsr.w	r3, r2, r3
 80006e4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80006e6:	4b0f      	ldr	r3, [pc, #60]	@ (8000724 <HAL_Init+0x68>)
 80006e8:	699b      	ldr	r3, [r3, #24]
 80006ea:	f003 030f 	and.w	r3, r3, #15
 80006ee:	4a0e      	ldr	r2, [pc, #56]	@ (8000728 <HAL_Init+0x6c>)
 80006f0:	5cd3      	ldrb	r3, [r2, r3]
 80006f2:	f003 031f 	and.w	r3, r3, #31
 80006f6:	687a      	ldr	r2, [r7, #4]
 80006f8:	fa22 f303 	lsr.w	r3, r2, r3
 80006fc:	4a0b      	ldr	r2, [pc, #44]	@ (800072c <HAL_Init+0x70>)
 80006fe:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000700:	4a0b      	ldr	r2, [pc, #44]	@ (8000730 <HAL_Init+0x74>)
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000706:	200f      	movs	r0, #15
 8000708:	f000 f814 	bl	8000734 <HAL_InitTick>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d001      	beq.n	8000716 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000712:	2301      	movs	r3, #1
 8000714:	e002      	b.n	800071c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000716:	f014 fb8f 	bl	8014e38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800071a:	2300      	movs	r3, #0
}
 800071c:	4618      	mov	r0, r3
 800071e:	3708      	adds	r7, #8
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}
 8000724:	58024400 	.word	0x58024400
 8000728:	08017ac0 	.word	0x08017ac0
 800072c:	240000cc 	.word	0x240000cc
 8000730:	240000c8 	.word	0x240000c8

08000734 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b082      	sub	sp, #8
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800073c:	4b15      	ldr	r3, [pc, #84]	@ (8000794 <HAL_InitTick+0x60>)
 800073e:	781b      	ldrb	r3, [r3, #0]
 8000740:	2b00      	cmp	r3, #0
 8000742:	d101      	bne.n	8000748 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000744:	2301      	movs	r3, #1
 8000746:	e021      	b.n	800078c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000748:	4b13      	ldr	r3, [pc, #76]	@ (8000798 <HAL_InitTick+0x64>)
 800074a:	681a      	ldr	r2, [r3, #0]
 800074c:	4b11      	ldr	r3, [pc, #68]	@ (8000794 <HAL_InitTick+0x60>)
 800074e:	781b      	ldrb	r3, [r3, #0]
 8000750:	4619      	mov	r1, r3
 8000752:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000756:	fbb3 f3f1 	udiv	r3, r3, r1
 800075a:	fbb2 f3f3 	udiv	r3, r2, r3
 800075e:	4618      	mov	r0, r3
 8000760:	f000 f971 	bl	8000a46 <HAL_SYSTICK_Config>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800076a:	2301      	movs	r3, #1
 800076c:	e00e      	b.n	800078c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	2b0f      	cmp	r3, #15
 8000772:	d80a      	bhi.n	800078a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000774:	2200      	movs	r2, #0
 8000776:	6879      	ldr	r1, [r7, #4]
 8000778:	f04f 30ff 	mov.w	r0, #4294967295
 800077c:	f000 f93b 	bl	80009f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000780:	4a06      	ldr	r2, [pc, #24]	@ (800079c <HAL_InitTick+0x68>)
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000786:	2300      	movs	r3, #0
 8000788:	e000      	b.n	800078c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800078a:	2301      	movs	r3, #1
}
 800078c:	4618      	mov	r0, r3
 800078e:	3708      	adds	r7, #8
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	24000004 	.word	0x24000004
 8000798:	240000c8 	.word	0x240000c8
 800079c:	24000000 	.word	0x24000000

080007a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007a0:	b480      	push	{r7}
 80007a2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80007a4:	4b06      	ldr	r3, [pc, #24]	@ (80007c0 <HAL_IncTick+0x20>)
 80007a6:	781b      	ldrb	r3, [r3, #0]
 80007a8:	461a      	mov	r2, r3
 80007aa:	4b06      	ldr	r3, [pc, #24]	@ (80007c4 <HAL_IncTick+0x24>)
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	4413      	add	r3, r2
 80007b0:	4a04      	ldr	r2, [pc, #16]	@ (80007c4 <HAL_IncTick+0x24>)
 80007b2:	6013      	str	r3, [r2, #0]
}
 80007b4:	bf00      	nop
 80007b6:	46bd      	mov	sp, r7
 80007b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007bc:	4770      	bx	lr
 80007be:	bf00      	nop
 80007c0:	24000004 	.word	0x24000004
 80007c4:	240001b0 	.word	0x240001b0

080007c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007c8:	b480      	push	{r7}
 80007ca:	af00      	add	r7, sp, #0
  return uwTick;
 80007cc:	4b03      	ldr	r3, [pc, #12]	@ (80007dc <HAL_GetTick+0x14>)
 80007ce:	681b      	ldr	r3, [r3, #0]
}
 80007d0:	4618      	mov	r0, r3
 80007d2:	46bd      	mov	sp, r7
 80007d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop
 80007dc:	240001b0 	.word	0x240001b0

080007e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b084      	sub	sp, #16
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80007e8:	f7ff ffee 	bl	80007c8 <HAL_GetTick>
 80007ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80007f2:	68fb      	ldr	r3, [r7, #12]
 80007f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80007f8:	d005      	beq.n	8000806 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80007fa:	4b0a      	ldr	r3, [pc, #40]	@ (8000824 <HAL_Delay+0x44>)
 80007fc:	781b      	ldrb	r3, [r3, #0]
 80007fe:	461a      	mov	r2, r3
 8000800:	68fb      	ldr	r3, [r7, #12]
 8000802:	4413      	add	r3, r2
 8000804:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000806:	bf00      	nop
 8000808:	f7ff ffde 	bl	80007c8 <HAL_GetTick>
 800080c:	4602      	mov	r2, r0
 800080e:	68bb      	ldr	r3, [r7, #8]
 8000810:	1ad3      	subs	r3, r2, r3
 8000812:	68fa      	ldr	r2, [r7, #12]
 8000814:	429a      	cmp	r2, r3
 8000816:	d8f7      	bhi.n	8000808 <HAL_Delay+0x28>
  {
  }
}
 8000818:	bf00      	nop
 800081a:	bf00      	nop
 800081c:	3710      	adds	r7, #16
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	24000004 	.word	0x24000004

08000828 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000828:	b480      	push	{r7}
 800082a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800082c:	4b03      	ldr	r3, [pc, #12]	@ (800083c <HAL_GetREVID+0x14>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	0c1b      	lsrs	r3, r3, #16
}
 8000832:	4618      	mov	r0, r3
 8000834:	46bd      	mov	sp, r7
 8000836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083a:	4770      	bx	lr
 800083c:	5c001000 	.word	0x5c001000

08000840 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000840:	b480      	push	{r7}
 8000842:	b085      	sub	sp, #20
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	f003 0307 	and.w	r3, r3, #7
 800084e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000850:	4b0b      	ldr	r3, [pc, #44]	@ (8000880 <__NVIC_SetPriorityGrouping+0x40>)
 8000852:	68db      	ldr	r3, [r3, #12]
 8000854:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000856:	68ba      	ldr	r2, [r7, #8]
 8000858:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800085c:	4013      	ands	r3, r2
 800085e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000860:	68fb      	ldr	r3, [r7, #12]
 8000862:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000864:	68bb      	ldr	r3, [r7, #8]
 8000866:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000868:	4b06      	ldr	r3, [pc, #24]	@ (8000884 <__NVIC_SetPriorityGrouping+0x44>)
 800086a:	4313      	orrs	r3, r2
 800086c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800086e:	4a04      	ldr	r2, [pc, #16]	@ (8000880 <__NVIC_SetPriorityGrouping+0x40>)
 8000870:	68bb      	ldr	r3, [r7, #8]
 8000872:	60d3      	str	r3, [r2, #12]
}
 8000874:	bf00      	nop
 8000876:	3714      	adds	r7, #20
 8000878:	46bd      	mov	sp, r7
 800087a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087e:	4770      	bx	lr
 8000880:	e000ed00 	.word	0xe000ed00
 8000884:	05fa0000 	.word	0x05fa0000

08000888 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000888:	b480      	push	{r7}
 800088a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800088c:	4b04      	ldr	r3, [pc, #16]	@ (80008a0 <__NVIC_GetPriorityGrouping+0x18>)
 800088e:	68db      	ldr	r3, [r3, #12]
 8000890:	0a1b      	lsrs	r3, r3, #8
 8000892:	f003 0307 	and.w	r3, r3, #7
}
 8000896:	4618      	mov	r0, r3
 8000898:	46bd      	mov	sp, r7
 800089a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089e:	4770      	bx	lr
 80008a0:	e000ed00 	.word	0xe000ed00

080008a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008a4:	b480      	push	{r7}
 80008a6:	b083      	sub	sp, #12
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	4603      	mov	r3, r0
 80008ac:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80008ae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	db0b      	blt.n	80008ce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008b6:	88fb      	ldrh	r3, [r7, #6]
 80008b8:	f003 021f 	and.w	r2, r3, #31
 80008bc:	4907      	ldr	r1, [pc, #28]	@ (80008dc <__NVIC_EnableIRQ+0x38>)
 80008be:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80008c2:	095b      	lsrs	r3, r3, #5
 80008c4:	2001      	movs	r0, #1
 80008c6:	fa00 f202 	lsl.w	r2, r0, r2
 80008ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80008ce:	bf00      	nop
 80008d0:	370c      	adds	r7, #12
 80008d2:	46bd      	mov	sp, r7
 80008d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d8:	4770      	bx	lr
 80008da:	bf00      	nop
 80008dc:	e000e100 	.word	0xe000e100

080008e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008e0:	b480      	push	{r7}
 80008e2:	b083      	sub	sp, #12
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	4603      	mov	r3, r0
 80008e8:	6039      	str	r1, [r7, #0]
 80008ea:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80008ec:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	db0a      	blt.n	800090a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008f4:	683b      	ldr	r3, [r7, #0]
 80008f6:	b2da      	uxtb	r2, r3
 80008f8:	490c      	ldr	r1, [pc, #48]	@ (800092c <__NVIC_SetPriority+0x4c>)
 80008fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80008fe:	0112      	lsls	r2, r2, #4
 8000900:	b2d2      	uxtb	r2, r2
 8000902:	440b      	add	r3, r1
 8000904:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000908:	e00a      	b.n	8000920 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800090a:	683b      	ldr	r3, [r7, #0]
 800090c:	b2da      	uxtb	r2, r3
 800090e:	4908      	ldr	r1, [pc, #32]	@ (8000930 <__NVIC_SetPriority+0x50>)
 8000910:	88fb      	ldrh	r3, [r7, #6]
 8000912:	f003 030f 	and.w	r3, r3, #15
 8000916:	3b04      	subs	r3, #4
 8000918:	0112      	lsls	r2, r2, #4
 800091a:	b2d2      	uxtb	r2, r2
 800091c:	440b      	add	r3, r1
 800091e:	761a      	strb	r2, [r3, #24]
}
 8000920:	bf00      	nop
 8000922:	370c      	adds	r7, #12
 8000924:	46bd      	mov	sp, r7
 8000926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092a:	4770      	bx	lr
 800092c:	e000e100 	.word	0xe000e100
 8000930:	e000ed00 	.word	0xe000ed00

08000934 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000934:	b480      	push	{r7}
 8000936:	b089      	sub	sp, #36	@ 0x24
 8000938:	af00      	add	r7, sp, #0
 800093a:	60f8      	str	r0, [r7, #12]
 800093c:	60b9      	str	r1, [r7, #8]
 800093e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000940:	68fb      	ldr	r3, [r7, #12]
 8000942:	f003 0307 	and.w	r3, r3, #7
 8000946:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000948:	69fb      	ldr	r3, [r7, #28]
 800094a:	f1c3 0307 	rsb	r3, r3, #7
 800094e:	2b04      	cmp	r3, #4
 8000950:	bf28      	it	cs
 8000952:	2304      	movcs	r3, #4
 8000954:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000956:	69fb      	ldr	r3, [r7, #28]
 8000958:	3304      	adds	r3, #4
 800095a:	2b06      	cmp	r3, #6
 800095c:	d902      	bls.n	8000964 <NVIC_EncodePriority+0x30>
 800095e:	69fb      	ldr	r3, [r7, #28]
 8000960:	3b03      	subs	r3, #3
 8000962:	e000      	b.n	8000966 <NVIC_EncodePriority+0x32>
 8000964:	2300      	movs	r3, #0
 8000966:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000968:	f04f 32ff 	mov.w	r2, #4294967295
 800096c:	69bb      	ldr	r3, [r7, #24]
 800096e:	fa02 f303 	lsl.w	r3, r2, r3
 8000972:	43da      	mvns	r2, r3
 8000974:	68bb      	ldr	r3, [r7, #8]
 8000976:	401a      	ands	r2, r3
 8000978:	697b      	ldr	r3, [r7, #20]
 800097a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800097c:	f04f 31ff 	mov.w	r1, #4294967295
 8000980:	697b      	ldr	r3, [r7, #20]
 8000982:	fa01 f303 	lsl.w	r3, r1, r3
 8000986:	43d9      	mvns	r1, r3
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800098c:	4313      	orrs	r3, r2
         );
}
 800098e:	4618      	mov	r0, r3
 8000990:	3724      	adds	r7, #36	@ 0x24
 8000992:	46bd      	mov	sp, r7
 8000994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000998:	4770      	bx	lr
	...

0800099c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b082      	sub	sp, #8
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	3b01      	subs	r3, #1
 80009a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80009ac:	d301      	bcc.n	80009b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009ae:	2301      	movs	r3, #1
 80009b0:	e00f      	b.n	80009d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009b2:	4a0a      	ldr	r2, [pc, #40]	@ (80009dc <SysTick_Config+0x40>)
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	3b01      	subs	r3, #1
 80009b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009ba:	210f      	movs	r1, #15
 80009bc:	f04f 30ff 	mov.w	r0, #4294967295
 80009c0:	f7ff ff8e 	bl	80008e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009c4:	4b05      	ldr	r3, [pc, #20]	@ (80009dc <SysTick_Config+0x40>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009ca:	4b04      	ldr	r3, [pc, #16]	@ (80009dc <SysTick_Config+0x40>)
 80009cc:	2207      	movs	r2, #7
 80009ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009d0:	2300      	movs	r3, #0
}
 80009d2:	4618      	mov	r0, r3
 80009d4:	3708      	adds	r7, #8
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	e000e010 	.word	0xe000e010

080009e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b082      	sub	sp, #8
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009e8:	6878      	ldr	r0, [r7, #4]
 80009ea:	f7ff ff29 	bl	8000840 <__NVIC_SetPriorityGrouping>
}
 80009ee:	bf00      	nop
 80009f0:	3708      	adds	r7, #8
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}

080009f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009f6:	b580      	push	{r7, lr}
 80009f8:	b086      	sub	sp, #24
 80009fa:	af00      	add	r7, sp, #0
 80009fc:	4603      	mov	r3, r0
 80009fe:	60b9      	str	r1, [r7, #8]
 8000a00:	607a      	str	r2, [r7, #4]
 8000a02:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000a04:	f7ff ff40 	bl	8000888 <__NVIC_GetPriorityGrouping>
 8000a08:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a0a:	687a      	ldr	r2, [r7, #4]
 8000a0c:	68b9      	ldr	r1, [r7, #8]
 8000a0e:	6978      	ldr	r0, [r7, #20]
 8000a10:	f7ff ff90 	bl	8000934 <NVIC_EncodePriority>
 8000a14:	4602      	mov	r2, r0
 8000a16:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000a1a:	4611      	mov	r1, r2
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	f7ff ff5f 	bl	80008e0 <__NVIC_SetPriority>
}
 8000a22:	bf00      	nop
 8000a24:	3718      	adds	r7, #24
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}

08000a2a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a2a:	b580      	push	{r7, lr}
 8000a2c:	b082      	sub	sp, #8
 8000a2e:	af00      	add	r7, sp, #0
 8000a30:	4603      	mov	r3, r0
 8000a32:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a34:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f7ff ff33 	bl	80008a4 <__NVIC_EnableIRQ>
}
 8000a3e:	bf00      	nop
 8000a40:	3708      	adds	r7, #8
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}

08000a46 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a46:	b580      	push	{r7, lr}
 8000a48:	b082      	sub	sp, #8
 8000a4a:	af00      	add	r7, sp, #0
 8000a4c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a4e:	6878      	ldr	r0, [r7, #4]
 8000a50:	f7ff ffa4 	bl	800099c <SysTick_Config>
 8000a54:	4603      	mov	r3, r0
}
 8000a56:	4618      	mov	r0, r3
 8000a58:	3708      	adds	r7, #8
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}
	...

08000a60 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b086      	sub	sp, #24
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8000a68:	f7ff feae 	bl	80007c8 <HAL_GetTick>
 8000a6c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d101      	bne.n	8000a78 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8000a74:	2301      	movs	r3, #1
 8000a76:	e316      	b.n	80010a6 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	4a66      	ldr	r2, [pc, #408]	@ (8000c18 <HAL_DMA_Init+0x1b8>)
 8000a7e:	4293      	cmp	r3, r2
 8000a80:	d04a      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	4a65      	ldr	r2, [pc, #404]	@ (8000c1c <HAL_DMA_Init+0x1bc>)
 8000a88:	4293      	cmp	r3, r2
 8000a8a:	d045      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	4a63      	ldr	r2, [pc, #396]	@ (8000c20 <HAL_DMA_Init+0x1c0>)
 8000a92:	4293      	cmp	r3, r2
 8000a94:	d040      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	4a62      	ldr	r2, [pc, #392]	@ (8000c24 <HAL_DMA_Init+0x1c4>)
 8000a9c:	4293      	cmp	r3, r2
 8000a9e:	d03b      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	4a60      	ldr	r2, [pc, #384]	@ (8000c28 <HAL_DMA_Init+0x1c8>)
 8000aa6:	4293      	cmp	r3, r2
 8000aa8:	d036      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	4a5f      	ldr	r2, [pc, #380]	@ (8000c2c <HAL_DMA_Init+0x1cc>)
 8000ab0:	4293      	cmp	r3, r2
 8000ab2:	d031      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	4a5d      	ldr	r2, [pc, #372]	@ (8000c30 <HAL_DMA_Init+0x1d0>)
 8000aba:	4293      	cmp	r3, r2
 8000abc:	d02c      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	4a5c      	ldr	r2, [pc, #368]	@ (8000c34 <HAL_DMA_Init+0x1d4>)
 8000ac4:	4293      	cmp	r3, r2
 8000ac6:	d027      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	4a5a      	ldr	r2, [pc, #360]	@ (8000c38 <HAL_DMA_Init+0x1d8>)
 8000ace:	4293      	cmp	r3, r2
 8000ad0:	d022      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	4a59      	ldr	r2, [pc, #356]	@ (8000c3c <HAL_DMA_Init+0x1dc>)
 8000ad8:	4293      	cmp	r3, r2
 8000ada:	d01d      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	4a57      	ldr	r2, [pc, #348]	@ (8000c40 <HAL_DMA_Init+0x1e0>)
 8000ae2:	4293      	cmp	r3, r2
 8000ae4:	d018      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	4a56      	ldr	r2, [pc, #344]	@ (8000c44 <HAL_DMA_Init+0x1e4>)
 8000aec:	4293      	cmp	r3, r2
 8000aee:	d013      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	4a54      	ldr	r2, [pc, #336]	@ (8000c48 <HAL_DMA_Init+0x1e8>)
 8000af6:	4293      	cmp	r3, r2
 8000af8:	d00e      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	4a53      	ldr	r2, [pc, #332]	@ (8000c4c <HAL_DMA_Init+0x1ec>)
 8000b00:	4293      	cmp	r3, r2
 8000b02:	d009      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	4a51      	ldr	r2, [pc, #324]	@ (8000c50 <HAL_DMA_Init+0x1f0>)
 8000b0a:	4293      	cmp	r3, r2
 8000b0c:	d004      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	4a50      	ldr	r2, [pc, #320]	@ (8000c54 <HAL_DMA_Init+0x1f4>)
 8000b14:	4293      	cmp	r3, r2
 8000b16:	d101      	bne.n	8000b1c <HAL_DMA_Init+0xbc>
 8000b18:	2301      	movs	r3, #1
 8000b1a:	e000      	b.n	8000b1e <HAL_DMA_Init+0xbe>
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	f000 813b 	beq.w	8000d9a <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	2202      	movs	r2, #2
 8000b28:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	2200      	movs	r2, #0
 8000b30:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	4a37      	ldr	r2, [pc, #220]	@ (8000c18 <HAL_DMA_Init+0x1b8>)
 8000b3a:	4293      	cmp	r3, r2
 8000b3c:	d04a      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	4a36      	ldr	r2, [pc, #216]	@ (8000c1c <HAL_DMA_Init+0x1bc>)
 8000b44:	4293      	cmp	r3, r2
 8000b46:	d045      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	4a34      	ldr	r2, [pc, #208]	@ (8000c20 <HAL_DMA_Init+0x1c0>)
 8000b4e:	4293      	cmp	r3, r2
 8000b50:	d040      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	4a33      	ldr	r2, [pc, #204]	@ (8000c24 <HAL_DMA_Init+0x1c4>)
 8000b58:	4293      	cmp	r3, r2
 8000b5a:	d03b      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	4a31      	ldr	r2, [pc, #196]	@ (8000c28 <HAL_DMA_Init+0x1c8>)
 8000b62:	4293      	cmp	r3, r2
 8000b64:	d036      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	4a30      	ldr	r2, [pc, #192]	@ (8000c2c <HAL_DMA_Init+0x1cc>)
 8000b6c:	4293      	cmp	r3, r2
 8000b6e:	d031      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	4a2e      	ldr	r2, [pc, #184]	@ (8000c30 <HAL_DMA_Init+0x1d0>)
 8000b76:	4293      	cmp	r3, r2
 8000b78:	d02c      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	4a2d      	ldr	r2, [pc, #180]	@ (8000c34 <HAL_DMA_Init+0x1d4>)
 8000b80:	4293      	cmp	r3, r2
 8000b82:	d027      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	4a2b      	ldr	r2, [pc, #172]	@ (8000c38 <HAL_DMA_Init+0x1d8>)
 8000b8a:	4293      	cmp	r3, r2
 8000b8c:	d022      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	4a2a      	ldr	r2, [pc, #168]	@ (8000c3c <HAL_DMA_Init+0x1dc>)
 8000b94:	4293      	cmp	r3, r2
 8000b96:	d01d      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	4a28      	ldr	r2, [pc, #160]	@ (8000c40 <HAL_DMA_Init+0x1e0>)
 8000b9e:	4293      	cmp	r3, r2
 8000ba0:	d018      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	4a27      	ldr	r2, [pc, #156]	@ (8000c44 <HAL_DMA_Init+0x1e4>)
 8000ba8:	4293      	cmp	r3, r2
 8000baa:	d013      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	4a25      	ldr	r2, [pc, #148]	@ (8000c48 <HAL_DMA_Init+0x1e8>)
 8000bb2:	4293      	cmp	r3, r2
 8000bb4:	d00e      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	4a24      	ldr	r2, [pc, #144]	@ (8000c4c <HAL_DMA_Init+0x1ec>)
 8000bbc:	4293      	cmp	r3, r2
 8000bbe:	d009      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	4a22      	ldr	r2, [pc, #136]	@ (8000c50 <HAL_DMA_Init+0x1f0>)
 8000bc6:	4293      	cmp	r3, r2
 8000bc8:	d004      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	4a21      	ldr	r2, [pc, #132]	@ (8000c54 <HAL_DMA_Init+0x1f4>)
 8000bd0:	4293      	cmp	r3, r2
 8000bd2:	d108      	bne.n	8000be6 <HAL_DMA_Init+0x186>
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	681a      	ldr	r2, [r3, #0]
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	f022 0201 	bic.w	r2, r2, #1
 8000be2:	601a      	str	r2, [r3, #0]
 8000be4:	e007      	b.n	8000bf6 <HAL_DMA_Init+0x196>
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	681a      	ldr	r2, [r3, #0]
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	f022 0201 	bic.w	r2, r2, #1
 8000bf4:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8000bf6:	e02f      	b.n	8000c58 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000bf8:	f7ff fde6 	bl	80007c8 <HAL_GetTick>
 8000bfc:	4602      	mov	r2, r0
 8000bfe:	693b      	ldr	r3, [r7, #16]
 8000c00:	1ad3      	subs	r3, r2, r3
 8000c02:	2b05      	cmp	r3, #5
 8000c04:	d928      	bls.n	8000c58 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	2220      	movs	r2, #32
 8000c0a:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	2203      	movs	r2, #3
 8000c10:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8000c14:	2301      	movs	r3, #1
 8000c16:	e246      	b.n	80010a6 <HAL_DMA_Init+0x646>
 8000c18:	40020010 	.word	0x40020010
 8000c1c:	40020028 	.word	0x40020028
 8000c20:	40020040 	.word	0x40020040
 8000c24:	40020058 	.word	0x40020058
 8000c28:	40020070 	.word	0x40020070
 8000c2c:	40020088 	.word	0x40020088
 8000c30:	400200a0 	.word	0x400200a0
 8000c34:	400200b8 	.word	0x400200b8
 8000c38:	40020410 	.word	0x40020410
 8000c3c:	40020428 	.word	0x40020428
 8000c40:	40020440 	.word	0x40020440
 8000c44:	40020458 	.word	0x40020458
 8000c48:	40020470 	.word	0x40020470
 8000c4c:	40020488 	.word	0x40020488
 8000c50:	400204a0 	.word	0x400204a0
 8000c54:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	f003 0301 	and.w	r3, r3, #1
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d1c8      	bne.n	8000bf8 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000c6e:	697a      	ldr	r2, [r7, #20]
 8000c70:	4b83      	ldr	r3, [pc, #524]	@ (8000e80 <HAL_DMA_Init+0x420>)
 8000c72:	4013      	ands	r3, r2
 8000c74:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8000c7e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	691b      	ldr	r3, [r3, #16]
 8000c84:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c8a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	699b      	ldr	r3, [r3, #24]
 8000c90:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000c96:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	6a1b      	ldr	r3, [r3, #32]
 8000c9c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8000c9e:	697a      	ldr	r2, [r7, #20]
 8000ca0:	4313      	orrs	r3, r2
 8000ca2:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ca8:	2b04      	cmp	r3, #4
 8000caa:	d107      	bne.n	8000cbc <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cb4:	4313      	orrs	r3, r2
 8000cb6:	697a      	ldr	r2, [r7, #20]
 8000cb8:	4313      	orrs	r3, r2
 8000cba:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8000cbc:	4b71      	ldr	r3, [pc, #452]	@ (8000e84 <HAL_DMA_Init+0x424>)
 8000cbe:	681a      	ldr	r2, [r3, #0]
 8000cc0:	4b71      	ldr	r3, [pc, #452]	@ (8000e88 <HAL_DMA_Init+0x428>)
 8000cc2:	4013      	ands	r3, r2
 8000cc4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000cc8:	d328      	bcc.n	8000d1c <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	685b      	ldr	r3, [r3, #4]
 8000cce:	2b28      	cmp	r3, #40	@ 0x28
 8000cd0:	d903      	bls.n	8000cda <HAL_DMA_Init+0x27a>
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	685b      	ldr	r3, [r3, #4]
 8000cd6:	2b2e      	cmp	r3, #46	@ 0x2e
 8000cd8:	d917      	bls.n	8000d0a <HAL_DMA_Init+0x2aa>
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	685b      	ldr	r3, [r3, #4]
 8000cde:	2b3e      	cmp	r3, #62	@ 0x3e
 8000ce0:	d903      	bls.n	8000cea <HAL_DMA_Init+0x28a>
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	685b      	ldr	r3, [r3, #4]
 8000ce6:	2b42      	cmp	r3, #66	@ 0x42
 8000ce8:	d90f      	bls.n	8000d0a <HAL_DMA_Init+0x2aa>
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	685b      	ldr	r3, [r3, #4]
 8000cee:	2b46      	cmp	r3, #70	@ 0x46
 8000cf0:	d903      	bls.n	8000cfa <HAL_DMA_Init+0x29a>
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	685b      	ldr	r3, [r3, #4]
 8000cf6:	2b48      	cmp	r3, #72	@ 0x48
 8000cf8:	d907      	bls.n	8000d0a <HAL_DMA_Init+0x2aa>
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	685b      	ldr	r3, [r3, #4]
 8000cfe:	2b4e      	cmp	r3, #78	@ 0x4e
 8000d00:	d905      	bls.n	8000d0e <HAL_DMA_Init+0x2ae>
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	685b      	ldr	r3, [r3, #4]
 8000d06:	2b52      	cmp	r3, #82	@ 0x52
 8000d08:	d801      	bhi.n	8000d0e <HAL_DMA_Init+0x2ae>
 8000d0a:	2301      	movs	r3, #1
 8000d0c:	e000      	b.n	8000d10 <HAL_DMA_Init+0x2b0>
 8000d0e:	2300      	movs	r3, #0
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d003      	beq.n	8000d1c <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8000d14:	697b      	ldr	r3, [r7, #20]
 8000d16:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000d1a:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	697a      	ldr	r2, [r7, #20]
 8000d22:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	695b      	ldr	r3, [r3, #20]
 8000d2a:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000d2c:	697b      	ldr	r3, [r7, #20]
 8000d2e:	f023 0307 	bic.w	r3, r3, #7
 8000d32:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d38:	697a      	ldr	r2, [r7, #20]
 8000d3a:	4313      	orrs	r3, r2
 8000d3c:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d42:	2b04      	cmp	r3, #4
 8000d44:	d117      	bne.n	8000d76 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d4a:	697a      	ldr	r2, [r7, #20]
 8000d4c:	4313      	orrs	r3, r2
 8000d4e:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d00e      	beq.n	8000d76 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8000d58:	6878      	ldr	r0, [r7, #4]
 8000d5a:	f002 fb3f 	bl	80033dc <DMA_CheckFifoParam>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d008      	beq.n	8000d76 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	2240      	movs	r2, #64	@ 0x40
 8000d68:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	2201      	movs	r2, #1
 8000d6e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8000d72:	2301      	movs	r3, #1
 8000d74:	e197      	b.n	80010a6 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	697a      	ldr	r2, [r7, #20]
 8000d7c:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000d7e:	6878      	ldr	r0, [r7, #4]
 8000d80:	f002 fa7a 	bl	8003278 <DMA_CalcBaseAndBitshift>
 8000d84:	4603      	mov	r3, r0
 8000d86:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000d8c:	f003 031f 	and.w	r3, r3, #31
 8000d90:	223f      	movs	r2, #63	@ 0x3f
 8000d92:	409a      	lsls	r2, r3
 8000d94:	68bb      	ldr	r3, [r7, #8]
 8000d96:	609a      	str	r2, [r3, #8]
 8000d98:	e0cd      	b.n	8000f36 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	4a3b      	ldr	r2, [pc, #236]	@ (8000e8c <HAL_DMA_Init+0x42c>)
 8000da0:	4293      	cmp	r3, r2
 8000da2:	d022      	beq.n	8000dea <HAL_DMA_Init+0x38a>
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	4a39      	ldr	r2, [pc, #228]	@ (8000e90 <HAL_DMA_Init+0x430>)
 8000daa:	4293      	cmp	r3, r2
 8000dac:	d01d      	beq.n	8000dea <HAL_DMA_Init+0x38a>
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	4a38      	ldr	r2, [pc, #224]	@ (8000e94 <HAL_DMA_Init+0x434>)
 8000db4:	4293      	cmp	r3, r2
 8000db6:	d018      	beq.n	8000dea <HAL_DMA_Init+0x38a>
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	4a36      	ldr	r2, [pc, #216]	@ (8000e98 <HAL_DMA_Init+0x438>)
 8000dbe:	4293      	cmp	r3, r2
 8000dc0:	d013      	beq.n	8000dea <HAL_DMA_Init+0x38a>
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	4a35      	ldr	r2, [pc, #212]	@ (8000e9c <HAL_DMA_Init+0x43c>)
 8000dc8:	4293      	cmp	r3, r2
 8000dca:	d00e      	beq.n	8000dea <HAL_DMA_Init+0x38a>
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	4a33      	ldr	r2, [pc, #204]	@ (8000ea0 <HAL_DMA_Init+0x440>)
 8000dd2:	4293      	cmp	r3, r2
 8000dd4:	d009      	beq.n	8000dea <HAL_DMA_Init+0x38a>
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	4a32      	ldr	r2, [pc, #200]	@ (8000ea4 <HAL_DMA_Init+0x444>)
 8000ddc:	4293      	cmp	r3, r2
 8000dde:	d004      	beq.n	8000dea <HAL_DMA_Init+0x38a>
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	4a30      	ldr	r2, [pc, #192]	@ (8000ea8 <HAL_DMA_Init+0x448>)
 8000de6:	4293      	cmp	r3, r2
 8000de8:	d101      	bne.n	8000dee <HAL_DMA_Init+0x38e>
 8000dea:	2301      	movs	r3, #1
 8000dec:	e000      	b.n	8000df0 <HAL_DMA_Init+0x390>
 8000dee:	2300      	movs	r3, #0
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	f000 8097 	beq.w	8000f24 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	4a24      	ldr	r2, [pc, #144]	@ (8000e8c <HAL_DMA_Init+0x42c>)
 8000dfc:	4293      	cmp	r3, r2
 8000dfe:	d021      	beq.n	8000e44 <HAL_DMA_Init+0x3e4>
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	4a22      	ldr	r2, [pc, #136]	@ (8000e90 <HAL_DMA_Init+0x430>)
 8000e06:	4293      	cmp	r3, r2
 8000e08:	d01c      	beq.n	8000e44 <HAL_DMA_Init+0x3e4>
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	4a21      	ldr	r2, [pc, #132]	@ (8000e94 <HAL_DMA_Init+0x434>)
 8000e10:	4293      	cmp	r3, r2
 8000e12:	d017      	beq.n	8000e44 <HAL_DMA_Init+0x3e4>
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	4a1f      	ldr	r2, [pc, #124]	@ (8000e98 <HAL_DMA_Init+0x438>)
 8000e1a:	4293      	cmp	r3, r2
 8000e1c:	d012      	beq.n	8000e44 <HAL_DMA_Init+0x3e4>
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	4a1e      	ldr	r2, [pc, #120]	@ (8000e9c <HAL_DMA_Init+0x43c>)
 8000e24:	4293      	cmp	r3, r2
 8000e26:	d00d      	beq.n	8000e44 <HAL_DMA_Init+0x3e4>
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	4a1c      	ldr	r2, [pc, #112]	@ (8000ea0 <HAL_DMA_Init+0x440>)
 8000e2e:	4293      	cmp	r3, r2
 8000e30:	d008      	beq.n	8000e44 <HAL_DMA_Init+0x3e4>
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	4a1b      	ldr	r2, [pc, #108]	@ (8000ea4 <HAL_DMA_Init+0x444>)
 8000e38:	4293      	cmp	r3, r2
 8000e3a:	d003      	beq.n	8000e44 <HAL_DMA_Init+0x3e4>
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4a19      	ldr	r2, [pc, #100]	@ (8000ea8 <HAL_DMA_Init+0x448>)
 8000e42:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	2202      	movs	r2, #2
 8000e48:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	2200      	movs	r2, #0
 8000e50:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8000e5c:	697a      	ldr	r2, [r7, #20]
 8000e5e:	4b13      	ldr	r3, [pc, #76]	@ (8000eac <HAL_DMA_Init+0x44c>)
 8000e60:	4013      	ands	r3, r2
 8000e62:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	689b      	ldr	r3, [r3, #8]
 8000e68:	2b40      	cmp	r3, #64	@ 0x40
 8000e6a:	d021      	beq.n	8000eb0 <HAL_DMA_Init+0x450>
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	689b      	ldr	r3, [r3, #8]
 8000e70:	2b80      	cmp	r3, #128	@ 0x80
 8000e72:	d102      	bne.n	8000e7a <HAL_DMA_Init+0x41a>
 8000e74:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000e78:	e01b      	b.n	8000eb2 <HAL_DMA_Init+0x452>
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	e019      	b.n	8000eb2 <HAL_DMA_Init+0x452>
 8000e7e:	bf00      	nop
 8000e80:	fe10803f 	.word	0xfe10803f
 8000e84:	5c001000 	.word	0x5c001000
 8000e88:	ffff0000 	.word	0xffff0000
 8000e8c:	58025408 	.word	0x58025408
 8000e90:	5802541c 	.word	0x5802541c
 8000e94:	58025430 	.word	0x58025430
 8000e98:	58025444 	.word	0x58025444
 8000e9c:	58025458 	.word	0x58025458
 8000ea0:	5802546c 	.word	0x5802546c
 8000ea4:	58025480 	.word	0x58025480
 8000ea8:	58025494 	.word	0x58025494
 8000eac:	fffe000f 	.word	0xfffe000f
 8000eb0:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8000eb2:	687a      	ldr	r2, [r7, #4]
 8000eb4:	68d2      	ldr	r2, [r2, #12]
 8000eb6:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8000eb8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	691b      	ldr	r3, [r3, #16]
 8000ebe:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8000ec0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	695b      	ldr	r3, [r3, #20]
 8000ec6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8000ec8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	699b      	ldr	r3, [r3, #24]
 8000ece:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8000ed0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	69db      	ldr	r3, [r3, #28]
 8000ed6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8000ed8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	6a1b      	ldr	r3, [r3, #32]
 8000ede:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8000ee0:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8000ee2:	697a      	ldr	r2, [r7, #20]
 8000ee4:	4313      	orrs	r3, r2
 8000ee6:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	697a      	ldr	r2, [r7, #20]
 8000eee:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	461a      	mov	r2, r3
 8000ef6:	4b6e      	ldr	r3, [pc, #440]	@ (80010b0 <HAL_DMA_Init+0x650>)
 8000ef8:	4413      	add	r3, r2
 8000efa:	4a6e      	ldr	r2, [pc, #440]	@ (80010b4 <HAL_DMA_Init+0x654>)
 8000efc:	fba2 2303 	umull	r2, r3, r2, r3
 8000f00:	091b      	lsrs	r3, r3, #4
 8000f02:	009a      	lsls	r2, r3, #2
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000f08:	6878      	ldr	r0, [r7, #4]
 8000f0a:	f002 f9b5 	bl	8003278 <DMA_CalcBaseAndBitshift>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000f16:	f003 031f 	and.w	r3, r3, #31
 8000f1a:	2201      	movs	r2, #1
 8000f1c:	409a      	lsls	r2, r3
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	605a      	str	r2, [r3, #4]
 8000f22:	e008      	b.n	8000f36 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	2240      	movs	r2, #64	@ 0x40
 8000f28:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	2203      	movs	r2, #3
 8000f2e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8000f32:	2301      	movs	r3, #1
 8000f34:	e0b7      	b.n	80010a6 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	4a5f      	ldr	r2, [pc, #380]	@ (80010b8 <HAL_DMA_Init+0x658>)
 8000f3c:	4293      	cmp	r3, r2
 8000f3e:	d072      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4a5d      	ldr	r2, [pc, #372]	@ (80010bc <HAL_DMA_Init+0x65c>)
 8000f46:	4293      	cmp	r3, r2
 8000f48:	d06d      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	4a5c      	ldr	r2, [pc, #368]	@ (80010c0 <HAL_DMA_Init+0x660>)
 8000f50:	4293      	cmp	r3, r2
 8000f52:	d068      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	4a5a      	ldr	r2, [pc, #360]	@ (80010c4 <HAL_DMA_Init+0x664>)
 8000f5a:	4293      	cmp	r3, r2
 8000f5c:	d063      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	4a59      	ldr	r2, [pc, #356]	@ (80010c8 <HAL_DMA_Init+0x668>)
 8000f64:	4293      	cmp	r3, r2
 8000f66:	d05e      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	4a57      	ldr	r2, [pc, #348]	@ (80010cc <HAL_DMA_Init+0x66c>)
 8000f6e:	4293      	cmp	r3, r2
 8000f70:	d059      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	4a56      	ldr	r2, [pc, #344]	@ (80010d0 <HAL_DMA_Init+0x670>)
 8000f78:	4293      	cmp	r3, r2
 8000f7a:	d054      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	4a54      	ldr	r2, [pc, #336]	@ (80010d4 <HAL_DMA_Init+0x674>)
 8000f82:	4293      	cmp	r3, r2
 8000f84:	d04f      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	4a53      	ldr	r2, [pc, #332]	@ (80010d8 <HAL_DMA_Init+0x678>)
 8000f8c:	4293      	cmp	r3, r2
 8000f8e:	d04a      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	4a51      	ldr	r2, [pc, #324]	@ (80010dc <HAL_DMA_Init+0x67c>)
 8000f96:	4293      	cmp	r3, r2
 8000f98:	d045      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	4a50      	ldr	r2, [pc, #320]	@ (80010e0 <HAL_DMA_Init+0x680>)
 8000fa0:	4293      	cmp	r3, r2
 8000fa2:	d040      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	4a4e      	ldr	r2, [pc, #312]	@ (80010e4 <HAL_DMA_Init+0x684>)
 8000faa:	4293      	cmp	r3, r2
 8000fac:	d03b      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	4a4d      	ldr	r2, [pc, #308]	@ (80010e8 <HAL_DMA_Init+0x688>)
 8000fb4:	4293      	cmp	r3, r2
 8000fb6:	d036      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	4a4b      	ldr	r2, [pc, #300]	@ (80010ec <HAL_DMA_Init+0x68c>)
 8000fbe:	4293      	cmp	r3, r2
 8000fc0:	d031      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	4a4a      	ldr	r2, [pc, #296]	@ (80010f0 <HAL_DMA_Init+0x690>)
 8000fc8:	4293      	cmp	r3, r2
 8000fca:	d02c      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	4a48      	ldr	r2, [pc, #288]	@ (80010f4 <HAL_DMA_Init+0x694>)
 8000fd2:	4293      	cmp	r3, r2
 8000fd4:	d027      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	4a47      	ldr	r2, [pc, #284]	@ (80010f8 <HAL_DMA_Init+0x698>)
 8000fdc:	4293      	cmp	r3, r2
 8000fde:	d022      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a45      	ldr	r2, [pc, #276]	@ (80010fc <HAL_DMA_Init+0x69c>)
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d01d      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	4a44      	ldr	r2, [pc, #272]	@ (8001100 <HAL_DMA_Init+0x6a0>)
 8000ff0:	4293      	cmp	r3, r2
 8000ff2:	d018      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	4a42      	ldr	r2, [pc, #264]	@ (8001104 <HAL_DMA_Init+0x6a4>)
 8000ffa:	4293      	cmp	r3, r2
 8000ffc:	d013      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	4a41      	ldr	r2, [pc, #260]	@ (8001108 <HAL_DMA_Init+0x6a8>)
 8001004:	4293      	cmp	r3, r2
 8001006:	d00e      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	4a3f      	ldr	r2, [pc, #252]	@ (800110c <HAL_DMA_Init+0x6ac>)
 800100e:	4293      	cmp	r3, r2
 8001010:	d009      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	4a3e      	ldr	r2, [pc, #248]	@ (8001110 <HAL_DMA_Init+0x6b0>)
 8001018:	4293      	cmp	r3, r2
 800101a:	d004      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	4a3c      	ldr	r2, [pc, #240]	@ (8001114 <HAL_DMA_Init+0x6b4>)
 8001022:	4293      	cmp	r3, r2
 8001024:	d101      	bne.n	800102a <HAL_DMA_Init+0x5ca>
 8001026:	2301      	movs	r3, #1
 8001028:	e000      	b.n	800102c <HAL_DMA_Init+0x5cc>
 800102a:	2300      	movs	r3, #0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d032      	beq.n	8001096 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001030:	6878      	ldr	r0, [r7, #4]
 8001032:	f002 fa4f 	bl	80034d4 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	689b      	ldr	r3, [r3, #8]
 800103a:	2b80      	cmp	r3, #128	@ 0x80
 800103c:	d102      	bne.n	8001044 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	2200      	movs	r2, #0
 8001042:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	685a      	ldr	r2, [r3, #4]
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800104c:	b2d2      	uxtb	r2, r2
 800104e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001054:	687a      	ldr	r2, [r7, #4]
 8001056:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001058:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	685b      	ldr	r3, [r3, #4]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d010      	beq.n	8001084 <HAL_DMA_Init+0x624>
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	685b      	ldr	r3, [r3, #4]
 8001066:	2b08      	cmp	r3, #8
 8001068:	d80c      	bhi.n	8001084 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800106a:	6878      	ldr	r0, [r7, #4]
 800106c:	f002 facc 	bl	8003608 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001074:	2200      	movs	r2, #0
 8001076:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800107c:	687a      	ldr	r2, [r7, #4]
 800107e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001080:	605a      	str	r2, [r3, #4]
 8001082:	e008      	b.n	8001096 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	2200      	movs	r2, #0
 8001088:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	2200      	movs	r2, #0
 800108e:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	2200      	movs	r2, #0
 8001094:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	2200      	movs	r2, #0
 800109a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	2201      	movs	r2, #1
 80010a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80010a4:	2300      	movs	r3, #0
}
 80010a6:	4618      	mov	r0, r3
 80010a8:	3718      	adds	r7, #24
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	a7fdabf8 	.word	0xa7fdabf8
 80010b4:	cccccccd 	.word	0xcccccccd
 80010b8:	40020010 	.word	0x40020010
 80010bc:	40020028 	.word	0x40020028
 80010c0:	40020040 	.word	0x40020040
 80010c4:	40020058 	.word	0x40020058
 80010c8:	40020070 	.word	0x40020070
 80010cc:	40020088 	.word	0x40020088
 80010d0:	400200a0 	.word	0x400200a0
 80010d4:	400200b8 	.word	0x400200b8
 80010d8:	40020410 	.word	0x40020410
 80010dc:	40020428 	.word	0x40020428
 80010e0:	40020440 	.word	0x40020440
 80010e4:	40020458 	.word	0x40020458
 80010e8:	40020470 	.word	0x40020470
 80010ec:	40020488 	.word	0x40020488
 80010f0:	400204a0 	.word	0x400204a0
 80010f4:	400204b8 	.word	0x400204b8
 80010f8:	58025408 	.word	0x58025408
 80010fc:	5802541c 	.word	0x5802541c
 8001100:	58025430 	.word	0x58025430
 8001104:	58025444 	.word	0x58025444
 8001108:	58025458 	.word	0x58025458
 800110c:	5802546c 	.word	0x5802546c
 8001110:	58025480 	.word	0x58025480
 8001114:	58025494 	.word	0x58025494

08001118 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b086      	sub	sp, #24
 800111c:	af00      	add	r7, sp, #0
 800111e:	60f8      	str	r0, [r7, #12]
 8001120:	60b9      	str	r1, [r7, #8]
 8001122:	607a      	str	r2, [r7, #4]
 8001124:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001126:	2300      	movs	r3, #0
 8001128:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d101      	bne.n	8001134 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8001130:	2301      	movs	r3, #1
 8001132:	e226      	b.n	8001582 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800113a:	2b01      	cmp	r3, #1
 800113c:	d101      	bne.n	8001142 <HAL_DMA_Start_IT+0x2a>
 800113e:	2302      	movs	r3, #2
 8001140:	e21f      	b.n	8001582 <HAL_DMA_Start_IT+0x46a>
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	2201      	movs	r2, #1
 8001146:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001150:	b2db      	uxtb	r3, r3
 8001152:	2b01      	cmp	r3, #1
 8001154:	f040 820a 	bne.w	800156c <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	2202      	movs	r2, #2
 800115c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	2200      	movs	r2, #0
 8001164:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	4a68      	ldr	r2, [pc, #416]	@ (800130c <HAL_DMA_Start_IT+0x1f4>)
 800116c:	4293      	cmp	r3, r2
 800116e:	d04a      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	4a66      	ldr	r2, [pc, #408]	@ (8001310 <HAL_DMA_Start_IT+0x1f8>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d045      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	4a65      	ldr	r2, [pc, #404]	@ (8001314 <HAL_DMA_Start_IT+0x1fc>)
 8001180:	4293      	cmp	r3, r2
 8001182:	d040      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	4a63      	ldr	r2, [pc, #396]	@ (8001318 <HAL_DMA_Start_IT+0x200>)
 800118a:	4293      	cmp	r3, r2
 800118c:	d03b      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	4a62      	ldr	r2, [pc, #392]	@ (800131c <HAL_DMA_Start_IT+0x204>)
 8001194:	4293      	cmp	r3, r2
 8001196:	d036      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	4a60      	ldr	r2, [pc, #384]	@ (8001320 <HAL_DMA_Start_IT+0x208>)
 800119e:	4293      	cmp	r3, r2
 80011a0:	d031      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	4a5f      	ldr	r2, [pc, #380]	@ (8001324 <HAL_DMA_Start_IT+0x20c>)
 80011a8:	4293      	cmp	r3, r2
 80011aa:	d02c      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	4a5d      	ldr	r2, [pc, #372]	@ (8001328 <HAL_DMA_Start_IT+0x210>)
 80011b2:	4293      	cmp	r3, r2
 80011b4:	d027      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	4a5c      	ldr	r2, [pc, #368]	@ (800132c <HAL_DMA_Start_IT+0x214>)
 80011bc:	4293      	cmp	r3, r2
 80011be:	d022      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	4a5a      	ldr	r2, [pc, #360]	@ (8001330 <HAL_DMA_Start_IT+0x218>)
 80011c6:	4293      	cmp	r3, r2
 80011c8:	d01d      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	4a59      	ldr	r2, [pc, #356]	@ (8001334 <HAL_DMA_Start_IT+0x21c>)
 80011d0:	4293      	cmp	r3, r2
 80011d2:	d018      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4a57      	ldr	r2, [pc, #348]	@ (8001338 <HAL_DMA_Start_IT+0x220>)
 80011da:	4293      	cmp	r3, r2
 80011dc:	d013      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	4a56      	ldr	r2, [pc, #344]	@ (800133c <HAL_DMA_Start_IT+0x224>)
 80011e4:	4293      	cmp	r3, r2
 80011e6:	d00e      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	4a54      	ldr	r2, [pc, #336]	@ (8001340 <HAL_DMA_Start_IT+0x228>)
 80011ee:	4293      	cmp	r3, r2
 80011f0:	d009      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	4a53      	ldr	r2, [pc, #332]	@ (8001344 <HAL_DMA_Start_IT+0x22c>)
 80011f8:	4293      	cmp	r3, r2
 80011fa:	d004      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4a51      	ldr	r2, [pc, #324]	@ (8001348 <HAL_DMA_Start_IT+0x230>)
 8001202:	4293      	cmp	r3, r2
 8001204:	d108      	bne.n	8001218 <HAL_DMA_Start_IT+0x100>
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	681a      	ldr	r2, [r3, #0]
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	f022 0201 	bic.w	r2, r2, #1
 8001214:	601a      	str	r2, [r3, #0]
 8001216:	e007      	b.n	8001228 <HAL_DMA_Start_IT+0x110>
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	681a      	ldr	r2, [r3, #0]
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f022 0201 	bic.w	r2, r2, #1
 8001226:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	687a      	ldr	r2, [r7, #4]
 800122c:	68b9      	ldr	r1, [r7, #8]
 800122e:	68f8      	ldr	r0, [r7, #12]
 8001230:	f001 fe76 	bl	8002f20 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	4a34      	ldr	r2, [pc, #208]	@ (800130c <HAL_DMA_Start_IT+0x1f4>)
 800123a:	4293      	cmp	r3, r2
 800123c:	d04a      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	4a33      	ldr	r2, [pc, #204]	@ (8001310 <HAL_DMA_Start_IT+0x1f8>)
 8001244:	4293      	cmp	r3, r2
 8001246:	d045      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	4a31      	ldr	r2, [pc, #196]	@ (8001314 <HAL_DMA_Start_IT+0x1fc>)
 800124e:	4293      	cmp	r3, r2
 8001250:	d040      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4a30      	ldr	r2, [pc, #192]	@ (8001318 <HAL_DMA_Start_IT+0x200>)
 8001258:	4293      	cmp	r3, r2
 800125a:	d03b      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	4a2e      	ldr	r2, [pc, #184]	@ (800131c <HAL_DMA_Start_IT+0x204>)
 8001262:	4293      	cmp	r3, r2
 8001264:	d036      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4a2d      	ldr	r2, [pc, #180]	@ (8001320 <HAL_DMA_Start_IT+0x208>)
 800126c:	4293      	cmp	r3, r2
 800126e:	d031      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	4a2b      	ldr	r2, [pc, #172]	@ (8001324 <HAL_DMA_Start_IT+0x20c>)
 8001276:	4293      	cmp	r3, r2
 8001278:	d02c      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	4a2a      	ldr	r2, [pc, #168]	@ (8001328 <HAL_DMA_Start_IT+0x210>)
 8001280:	4293      	cmp	r3, r2
 8001282:	d027      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4a28      	ldr	r2, [pc, #160]	@ (800132c <HAL_DMA_Start_IT+0x214>)
 800128a:	4293      	cmp	r3, r2
 800128c:	d022      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	4a27      	ldr	r2, [pc, #156]	@ (8001330 <HAL_DMA_Start_IT+0x218>)
 8001294:	4293      	cmp	r3, r2
 8001296:	d01d      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4a25      	ldr	r2, [pc, #148]	@ (8001334 <HAL_DMA_Start_IT+0x21c>)
 800129e:	4293      	cmp	r3, r2
 80012a0:	d018      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	4a24      	ldr	r2, [pc, #144]	@ (8001338 <HAL_DMA_Start_IT+0x220>)
 80012a8:	4293      	cmp	r3, r2
 80012aa:	d013      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	4a22      	ldr	r2, [pc, #136]	@ (800133c <HAL_DMA_Start_IT+0x224>)
 80012b2:	4293      	cmp	r3, r2
 80012b4:	d00e      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	4a21      	ldr	r2, [pc, #132]	@ (8001340 <HAL_DMA_Start_IT+0x228>)
 80012bc:	4293      	cmp	r3, r2
 80012be:	d009      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4a1f      	ldr	r2, [pc, #124]	@ (8001344 <HAL_DMA_Start_IT+0x22c>)
 80012c6:	4293      	cmp	r3, r2
 80012c8:	d004      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	4a1e      	ldr	r2, [pc, #120]	@ (8001348 <HAL_DMA_Start_IT+0x230>)
 80012d0:	4293      	cmp	r3, r2
 80012d2:	d101      	bne.n	80012d8 <HAL_DMA_Start_IT+0x1c0>
 80012d4:	2301      	movs	r3, #1
 80012d6:	e000      	b.n	80012da <HAL_DMA_Start_IT+0x1c2>
 80012d8:	2300      	movs	r3, #0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d036      	beq.n	800134c <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f023 021e 	bic.w	r2, r3, #30
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f042 0216 	orr.w	r2, r2, #22
 80012f0:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d03e      	beq.n	8001378 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	681a      	ldr	r2, [r3, #0]
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f042 0208 	orr.w	r2, r2, #8
 8001308:	601a      	str	r2, [r3, #0]
 800130a:	e035      	b.n	8001378 <HAL_DMA_Start_IT+0x260>
 800130c:	40020010 	.word	0x40020010
 8001310:	40020028 	.word	0x40020028
 8001314:	40020040 	.word	0x40020040
 8001318:	40020058 	.word	0x40020058
 800131c:	40020070 	.word	0x40020070
 8001320:	40020088 	.word	0x40020088
 8001324:	400200a0 	.word	0x400200a0
 8001328:	400200b8 	.word	0x400200b8
 800132c:	40020410 	.word	0x40020410
 8001330:	40020428 	.word	0x40020428
 8001334:	40020440 	.word	0x40020440
 8001338:	40020458 	.word	0x40020458
 800133c:	40020470 	.word	0x40020470
 8001340:	40020488 	.word	0x40020488
 8001344:	400204a0 	.word	0x400204a0
 8001348:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f023 020e 	bic.w	r2, r3, #14
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	f042 020a 	orr.w	r2, r2, #10
 800135e:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001364:	2b00      	cmp	r3, #0
 8001366:	d007      	beq.n	8001378 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	681a      	ldr	r2, [r3, #0]
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f042 0204 	orr.w	r2, r2, #4
 8001376:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	4a83      	ldr	r2, [pc, #524]	@ (800158c <HAL_DMA_Start_IT+0x474>)
 800137e:	4293      	cmp	r3, r2
 8001380:	d072      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	4a82      	ldr	r2, [pc, #520]	@ (8001590 <HAL_DMA_Start_IT+0x478>)
 8001388:	4293      	cmp	r3, r2
 800138a:	d06d      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	4a80      	ldr	r2, [pc, #512]	@ (8001594 <HAL_DMA_Start_IT+0x47c>)
 8001392:	4293      	cmp	r3, r2
 8001394:	d068      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	4a7f      	ldr	r2, [pc, #508]	@ (8001598 <HAL_DMA_Start_IT+0x480>)
 800139c:	4293      	cmp	r3, r2
 800139e:	d063      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	4a7d      	ldr	r2, [pc, #500]	@ (800159c <HAL_DMA_Start_IT+0x484>)
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d05e      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	4a7c      	ldr	r2, [pc, #496]	@ (80015a0 <HAL_DMA_Start_IT+0x488>)
 80013b0:	4293      	cmp	r3, r2
 80013b2:	d059      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	4a7a      	ldr	r2, [pc, #488]	@ (80015a4 <HAL_DMA_Start_IT+0x48c>)
 80013ba:	4293      	cmp	r3, r2
 80013bc:	d054      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	4a79      	ldr	r2, [pc, #484]	@ (80015a8 <HAL_DMA_Start_IT+0x490>)
 80013c4:	4293      	cmp	r3, r2
 80013c6:	d04f      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4a77      	ldr	r2, [pc, #476]	@ (80015ac <HAL_DMA_Start_IT+0x494>)
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d04a      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4a76      	ldr	r2, [pc, #472]	@ (80015b0 <HAL_DMA_Start_IT+0x498>)
 80013d8:	4293      	cmp	r3, r2
 80013da:	d045      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	4a74      	ldr	r2, [pc, #464]	@ (80015b4 <HAL_DMA_Start_IT+0x49c>)
 80013e2:	4293      	cmp	r3, r2
 80013e4:	d040      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	4a73      	ldr	r2, [pc, #460]	@ (80015b8 <HAL_DMA_Start_IT+0x4a0>)
 80013ec:	4293      	cmp	r3, r2
 80013ee:	d03b      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4a71      	ldr	r2, [pc, #452]	@ (80015bc <HAL_DMA_Start_IT+0x4a4>)
 80013f6:	4293      	cmp	r3, r2
 80013f8:	d036      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	4a70      	ldr	r2, [pc, #448]	@ (80015c0 <HAL_DMA_Start_IT+0x4a8>)
 8001400:	4293      	cmp	r3, r2
 8001402:	d031      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4a6e      	ldr	r2, [pc, #440]	@ (80015c4 <HAL_DMA_Start_IT+0x4ac>)
 800140a:	4293      	cmp	r3, r2
 800140c:	d02c      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	4a6d      	ldr	r2, [pc, #436]	@ (80015c8 <HAL_DMA_Start_IT+0x4b0>)
 8001414:	4293      	cmp	r3, r2
 8001416:	d027      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	4a6b      	ldr	r2, [pc, #428]	@ (80015cc <HAL_DMA_Start_IT+0x4b4>)
 800141e:	4293      	cmp	r3, r2
 8001420:	d022      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	4a6a      	ldr	r2, [pc, #424]	@ (80015d0 <HAL_DMA_Start_IT+0x4b8>)
 8001428:	4293      	cmp	r3, r2
 800142a:	d01d      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	4a68      	ldr	r2, [pc, #416]	@ (80015d4 <HAL_DMA_Start_IT+0x4bc>)
 8001432:	4293      	cmp	r3, r2
 8001434:	d018      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	4a67      	ldr	r2, [pc, #412]	@ (80015d8 <HAL_DMA_Start_IT+0x4c0>)
 800143c:	4293      	cmp	r3, r2
 800143e:	d013      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4a65      	ldr	r2, [pc, #404]	@ (80015dc <HAL_DMA_Start_IT+0x4c4>)
 8001446:	4293      	cmp	r3, r2
 8001448:	d00e      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4a64      	ldr	r2, [pc, #400]	@ (80015e0 <HAL_DMA_Start_IT+0x4c8>)
 8001450:	4293      	cmp	r3, r2
 8001452:	d009      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4a62      	ldr	r2, [pc, #392]	@ (80015e4 <HAL_DMA_Start_IT+0x4cc>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d004      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	4a61      	ldr	r2, [pc, #388]	@ (80015e8 <HAL_DMA_Start_IT+0x4d0>)
 8001464:	4293      	cmp	r3, r2
 8001466:	d101      	bne.n	800146c <HAL_DMA_Start_IT+0x354>
 8001468:	2301      	movs	r3, #1
 800146a:	e000      	b.n	800146e <HAL_DMA_Start_IT+0x356>
 800146c:	2300      	movs	r3, #0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d01a      	beq.n	80014a8 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800147c:	2b00      	cmp	r3, #0
 800147e:	d007      	beq.n	8001490 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001484:	681a      	ldr	r2, [r3, #0]
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800148a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800148e:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001494:	2b00      	cmp	r3, #0
 8001496:	d007      	beq.n	80014a8 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800149c:	681a      	ldr	r2, [r3, #0]
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80014a2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80014a6:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4a37      	ldr	r2, [pc, #220]	@ (800158c <HAL_DMA_Start_IT+0x474>)
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d04a      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4a36      	ldr	r2, [pc, #216]	@ (8001590 <HAL_DMA_Start_IT+0x478>)
 80014b8:	4293      	cmp	r3, r2
 80014ba:	d045      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	4a34      	ldr	r2, [pc, #208]	@ (8001594 <HAL_DMA_Start_IT+0x47c>)
 80014c2:	4293      	cmp	r3, r2
 80014c4:	d040      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	4a33      	ldr	r2, [pc, #204]	@ (8001598 <HAL_DMA_Start_IT+0x480>)
 80014cc:	4293      	cmp	r3, r2
 80014ce:	d03b      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4a31      	ldr	r2, [pc, #196]	@ (800159c <HAL_DMA_Start_IT+0x484>)
 80014d6:	4293      	cmp	r3, r2
 80014d8:	d036      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	4a30      	ldr	r2, [pc, #192]	@ (80015a0 <HAL_DMA_Start_IT+0x488>)
 80014e0:	4293      	cmp	r3, r2
 80014e2:	d031      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4a2e      	ldr	r2, [pc, #184]	@ (80015a4 <HAL_DMA_Start_IT+0x48c>)
 80014ea:	4293      	cmp	r3, r2
 80014ec:	d02c      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	4a2d      	ldr	r2, [pc, #180]	@ (80015a8 <HAL_DMA_Start_IT+0x490>)
 80014f4:	4293      	cmp	r3, r2
 80014f6:	d027      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4a2b      	ldr	r2, [pc, #172]	@ (80015ac <HAL_DMA_Start_IT+0x494>)
 80014fe:	4293      	cmp	r3, r2
 8001500:	d022      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	4a2a      	ldr	r2, [pc, #168]	@ (80015b0 <HAL_DMA_Start_IT+0x498>)
 8001508:	4293      	cmp	r3, r2
 800150a:	d01d      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4a28      	ldr	r2, [pc, #160]	@ (80015b4 <HAL_DMA_Start_IT+0x49c>)
 8001512:	4293      	cmp	r3, r2
 8001514:	d018      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	4a27      	ldr	r2, [pc, #156]	@ (80015b8 <HAL_DMA_Start_IT+0x4a0>)
 800151c:	4293      	cmp	r3, r2
 800151e:	d013      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	4a25      	ldr	r2, [pc, #148]	@ (80015bc <HAL_DMA_Start_IT+0x4a4>)
 8001526:	4293      	cmp	r3, r2
 8001528:	d00e      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	4a24      	ldr	r2, [pc, #144]	@ (80015c0 <HAL_DMA_Start_IT+0x4a8>)
 8001530:	4293      	cmp	r3, r2
 8001532:	d009      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4a22      	ldr	r2, [pc, #136]	@ (80015c4 <HAL_DMA_Start_IT+0x4ac>)
 800153a:	4293      	cmp	r3, r2
 800153c:	d004      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	4a21      	ldr	r2, [pc, #132]	@ (80015c8 <HAL_DMA_Start_IT+0x4b0>)
 8001544:	4293      	cmp	r3, r2
 8001546:	d108      	bne.n	800155a <HAL_DMA_Start_IT+0x442>
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	681a      	ldr	r2, [r3, #0]
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f042 0201 	orr.w	r2, r2, #1
 8001556:	601a      	str	r2, [r3, #0]
 8001558:	e012      	b.n	8001580 <HAL_DMA_Start_IT+0x468>
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	681a      	ldr	r2, [r3, #0]
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f042 0201 	orr.w	r2, r2, #1
 8001568:	601a      	str	r2, [r3, #0]
 800156a:	e009      	b.n	8001580 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001572:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	2200      	movs	r2, #0
 8001578:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 800157c:	2301      	movs	r3, #1
 800157e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8001580:	7dfb      	ldrb	r3, [r7, #23]
}
 8001582:	4618      	mov	r0, r3
 8001584:	3718      	adds	r7, #24
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	40020010 	.word	0x40020010
 8001590:	40020028 	.word	0x40020028
 8001594:	40020040 	.word	0x40020040
 8001598:	40020058 	.word	0x40020058
 800159c:	40020070 	.word	0x40020070
 80015a0:	40020088 	.word	0x40020088
 80015a4:	400200a0 	.word	0x400200a0
 80015a8:	400200b8 	.word	0x400200b8
 80015ac:	40020410 	.word	0x40020410
 80015b0:	40020428 	.word	0x40020428
 80015b4:	40020440 	.word	0x40020440
 80015b8:	40020458 	.word	0x40020458
 80015bc:	40020470 	.word	0x40020470
 80015c0:	40020488 	.word	0x40020488
 80015c4:	400204a0 	.word	0x400204a0
 80015c8:	400204b8 	.word	0x400204b8
 80015cc:	58025408 	.word	0x58025408
 80015d0:	5802541c 	.word	0x5802541c
 80015d4:	58025430 	.word	0x58025430
 80015d8:	58025444 	.word	0x58025444
 80015dc:	58025458 	.word	0x58025458
 80015e0:	5802546c 	.word	0x5802546c
 80015e4:	58025480 	.word	0x58025480
 80015e8:	58025494 	.word	0x58025494

080015ec <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b086      	sub	sp, #24
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80015f4:	f7ff f8e8 	bl	80007c8 <HAL_GetTick>
 80015f8:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d101      	bne.n	8001604 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8001600:	2301      	movs	r3, #1
 8001602:	e2dc      	b.n	8001bbe <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800160a:	b2db      	uxtb	r3, r3
 800160c:	2b02      	cmp	r3, #2
 800160e:	d008      	beq.n	8001622 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	2280      	movs	r2, #128	@ 0x80
 8001614:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	2200      	movs	r2, #0
 800161a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 800161e:	2301      	movs	r3, #1
 8001620:	e2cd      	b.n	8001bbe <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	4a76      	ldr	r2, [pc, #472]	@ (8001800 <HAL_DMA_Abort+0x214>)
 8001628:	4293      	cmp	r3, r2
 800162a:	d04a      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4a74      	ldr	r2, [pc, #464]	@ (8001804 <HAL_DMA_Abort+0x218>)
 8001632:	4293      	cmp	r3, r2
 8001634:	d045      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	4a73      	ldr	r2, [pc, #460]	@ (8001808 <HAL_DMA_Abort+0x21c>)
 800163c:	4293      	cmp	r3, r2
 800163e:	d040      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4a71      	ldr	r2, [pc, #452]	@ (800180c <HAL_DMA_Abort+0x220>)
 8001646:	4293      	cmp	r3, r2
 8001648:	d03b      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	4a70      	ldr	r2, [pc, #448]	@ (8001810 <HAL_DMA_Abort+0x224>)
 8001650:	4293      	cmp	r3, r2
 8001652:	d036      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a6e      	ldr	r2, [pc, #440]	@ (8001814 <HAL_DMA_Abort+0x228>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d031      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4a6d      	ldr	r2, [pc, #436]	@ (8001818 <HAL_DMA_Abort+0x22c>)
 8001664:	4293      	cmp	r3, r2
 8001666:	d02c      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4a6b      	ldr	r2, [pc, #428]	@ (800181c <HAL_DMA_Abort+0x230>)
 800166e:	4293      	cmp	r3, r2
 8001670:	d027      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4a6a      	ldr	r2, [pc, #424]	@ (8001820 <HAL_DMA_Abort+0x234>)
 8001678:	4293      	cmp	r3, r2
 800167a:	d022      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4a68      	ldr	r2, [pc, #416]	@ (8001824 <HAL_DMA_Abort+0x238>)
 8001682:	4293      	cmp	r3, r2
 8001684:	d01d      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	4a67      	ldr	r2, [pc, #412]	@ (8001828 <HAL_DMA_Abort+0x23c>)
 800168c:	4293      	cmp	r3, r2
 800168e:	d018      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4a65      	ldr	r2, [pc, #404]	@ (800182c <HAL_DMA_Abort+0x240>)
 8001696:	4293      	cmp	r3, r2
 8001698:	d013      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	4a64      	ldr	r2, [pc, #400]	@ (8001830 <HAL_DMA_Abort+0x244>)
 80016a0:	4293      	cmp	r3, r2
 80016a2:	d00e      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	4a62      	ldr	r2, [pc, #392]	@ (8001834 <HAL_DMA_Abort+0x248>)
 80016aa:	4293      	cmp	r3, r2
 80016ac:	d009      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	4a61      	ldr	r2, [pc, #388]	@ (8001838 <HAL_DMA_Abort+0x24c>)
 80016b4:	4293      	cmp	r3, r2
 80016b6:	d004      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4a5f      	ldr	r2, [pc, #380]	@ (800183c <HAL_DMA_Abort+0x250>)
 80016be:	4293      	cmp	r3, r2
 80016c0:	d101      	bne.n	80016c6 <HAL_DMA_Abort+0xda>
 80016c2:	2301      	movs	r3, #1
 80016c4:	e000      	b.n	80016c8 <HAL_DMA_Abort+0xdc>
 80016c6:	2300      	movs	r3, #0
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d013      	beq.n	80016f4 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	681a      	ldr	r2, [r3, #0]
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f022 021e 	bic.w	r2, r2, #30
 80016da:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	695a      	ldr	r2, [r3, #20]
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80016ea:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	617b      	str	r3, [r7, #20]
 80016f2:	e00a      	b.n	800170a <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	681a      	ldr	r2, [r3, #0]
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f022 020e 	bic.w	r2, r2, #14
 8001702:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	4a3c      	ldr	r2, [pc, #240]	@ (8001800 <HAL_DMA_Abort+0x214>)
 8001710:	4293      	cmp	r3, r2
 8001712:	d072      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4a3a      	ldr	r2, [pc, #232]	@ (8001804 <HAL_DMA_Abort+0x218>)
 800171a:	4293      	cmp	r3, r2
 800171c:	d06d      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4a39      	ldr	r2, [pc, #228]	@ (8001808 <HAL_DMA_Abort+0x21c>)
 8001724:	4293      	cmp	r3, r2
 8001726:	d068      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a37      	ldr	r2, [pc, #220]	@ (800180c <HAL_DMA_Abort+0x220>)
 800172e:	4293      	cmp	r3, r2
 8001730:	d063      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	4a36      	ldr	r2, [pc, #216]	@ (8001810 <HAL_DMA_Abort+0x224>)
 8001738:	4293      	cmp	r3, r2
 800173a:	d05e      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4a34      	ldr	r2, [pc, #208]	@ (8001814 <HAL_DMA_Abort+0x228>)
 8001742:	4293      	cmp	r3, r2
 8001744:	d059      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	4a33      	ldr	r2, [pc, #204]	@ (8001818 <HAL_DMA_Abort+0x22c>)
 800174c:	4293      	cmp	r3, r2
 800174e:	d054      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	4a31      	ldr	r2, [pc, #196]	@ (800181c <HAL_DMA_Abort+0x230>)
 8001756:	4293      	cmp	r3, r2
 8001758:	d04f      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	4a30      	ldr	r2, [pc, #192]	@ (8001820 <HAL_DMA_Abort+0x234>)
 8001760:	4293      	cmp	r3, r2
 8001762:	d04a      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4a2e      	ldr	r2, [pc, #184]	@ (8001824 <HAL_DMA_Abort+0x238>)
 800176a:	4293      	cmp	r3, r2
 800176c:	d045      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	4a2d      	ldr	r2, [pc, #180]	@ (8001828 <HAL_DMA_Abort+0x23c>)
 8001774:	4293      	cmp	r3, r2
 8001776:	d040      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	4a2b      	ldr	r2, [pc, #172]	@ (800182c <HAL_DMA_Abort+0x240>)
 800177e:	4293      	cmp	r3, r2
 8001780:	d03b      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	4a2a      	ldr	r2, [pc, #168]	@ (8001830 <HAL_DMA_Abort+0x244>)
 8001788:	4293      	cmp	r3, r2
 800178a:	d036      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4a28      	ldr	r2, [pc, #160]	@ (8001834 <HAL_DMA_Abort+0x248>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d031      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	4a27      	ldr	r2, [pc, #156]	@ (8001838 <HAL_DMA_Abort+0x24c>)
 800179c:	4293      	cmp	r3, r2
 800179e:	d02c      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4a25      	ldr	r2, [pc, #148]	@ (800183c <HAL_DMA_Abort+0x250>)
 80017a6:	4293      	cmp	r3, r2
 80017a8:	d027      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4a24      	ldr	r2, [pc, #144]	@ (8001840 <HAL_DMA_Abort+0x254>)
 80017b0:	4293      	cmp	r3, r2
 80017b2:	d022      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4a22      	ldr	r2, [pc, #136]	@ (8001844 <HAL_DMA_Abort+0x258>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d01d      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4a21      	ldr	r2, [pc, #132]	@ (8001848 <HAL_DMA_Abort+0x25c>)
 80017c4:	4293      	cmp	r3, r2
 80017c6:	d018      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a1f      	ldr	r2, [pc, #124]	@ (800184c <HAL_DMA_Abort+0x260>)
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d013      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	4a1e      	ldr	r2, [pc, #120]	@ (8001850 <HAL_DMA_Abort+0x264>)
 80017d8:	4293      	cmp	r3, r2
 80017da:	d00e      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4a1c      	ldr	r2, [pc, #112]	@ (8001854 <HAL_DMA_Abort+0x268>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d009      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	4a1b      	ldr	r2, [pc, #108]	@ (8001858 <HAL_DMA_Abort+0x26c>)
 80017ec:	4293      	cmp	r3, r2
 80017ee:	d004      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4a19      	ldr	r2, [pc, #100]	@ (800185c <HAL_DMA_Abort+0x270>)
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d132      	bne.n	8001860 <HAL_DMA_Abort+0x274>
 80017fa:	2301      	movs	r3, #1
 80017fc:	e031      	b.n	8001862 <HAL_DMA_Abort+0x276>
 80017fe:	bf00      	nop
 8001800:	40020010 	.word	0x40020010
 8001804:	40020028 	.word	0x40020028
 8001808:	40020040 	.word	0x40020040
 800180c:	40020058 	.word	0x40020058
 8001810:	40020070 	.word	0x40020070
 8001814:	40020088 	.word	0x40020088
 8001818:	400200a0 	.word	0x400200a0
 800181c:	400200b8 	.word	0x400200b8
 8001820:	40020410 	.word	0x40020410
 8001824:	40020428 	.word	0x40020428
 8001828:	40020440 	.word	0x40020440
 800182c:	40020458 	.word	0x40020458
 8001830:	40020470 	.word	0x40020470
 8001834:	40020488 	.word	0x40020488
 8001838:	400204a0 	.word	0x400204a0
 800183c:	400204b8 	.word	0x400204b8
 8001840:	58025408 	.word	0x58025408
 8001844:	5802541c 	.word	0x5802541c
 8001848:	58025430 	.word	0x58025430
 800184c:	58025444 	.word	0x58025444
 8001850:	58025458 	.word	0x58025458
 8001854:	5802546c 	.word	0x5802546c
 8001858:	58025480 	.word	0x58025480
 800185c:	58025494 	.word	0x58025494
 8001860:	2300      	movs	r3, #0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d007      	beq.n	8001876 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800186a:	681a      	ldr	r2, [r3, #0]
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001870:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001874:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	4a6d      	ldr	r2, [pc, #436]	@ (8001a30 <HAL_DMA_Abort+0x444>)
 800187c:	4293      	cmp	r3, r2
 800187e:	d04a      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	4a6b      	ldr	r2, [pc, #428]	@ (8001a34 <HAL_DMA_Abort+0x448>)
 8001886:	4293      	cmp	r3, r2
 8001888:	d045      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4a6a      	ldr	r2, [pc, #424]	@ (8001a38 <HAL_DMA_Abort+0x44c>)
 8001890:	4293      	cmp	r3, r2
 8001892:	d040      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4a68      	ldr	r2, [pc, #416]	@ (8001a3c <HAL_DMA_Abort+0x450>)
 800189a:	4293      	cmp	r3, r2
 800189c:	d03b      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	4a67      	ldr	r2, [pc, #412]	@ (8001a40 <HAL_DMA_Abort+0x454>)
 80018a4:	4293      	cmp	r3, r2
 80018a6:	d036      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4a65      	ldr	r2, [pc, #404]	@ (8001a44 <HAL_DMA_Abort+0x458>)
 80018ae:	4293      	cmp	r3, r2
 80018b0:	d031      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	4a64      	ldr	r2, [pc, #400]	@ (8001a48 <HAL_DMA_Abort+0x45c>)
 80018b8:	4293      	cmp	r3, r2
 80018ba:	d02c      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4a62      	ldr	r2, [pc, #392]	@ (8001a4c <HAL_DMA_Abort+0x460>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d027      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	4a61      	ldr	r2, [pc, #388]	@ (8001a50 <HAL_DMA_Abort+0x464>)
 80018cc:	4293      	cmp	r3, r2
 80018ce:	d022      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a5f      	ldr	r2, [pc, #380]	@ (8001a54 <HAL_DMA_Abort+0x468>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d01d      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4a5e      	ldr	r2, [pc, #376]	@ (8001a58 <HAL_DMA_Abort+0x46c>)
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d018      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	4a5c      	ldr	r2, [pc, #368]	@ (8001a5c <HAL_DMA_Abort+0x470>)
 80018ea:	4293      	cmp	r3, r2
 80018ec:	d013      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4a5b      	ldr	r2, [pc, #364]	@ (8001a60 <HAL_DMA_Abort+0x474>)
 80018f4:	4293      	cmp	r3, r2
 80018f6:	d00e      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4a59      	ldr	r2, [pc, #356]	@ (8001a64 <HAL_DMA_Abort+0x478>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d009      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	4a58      	ldr	r2, [pc, #352]	@ (8001a68 <HAL_DMA_Abort+0x47c>)
 8001908:	4293      	cmp	r3, r2
 800190a:	d004      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a56      	ldr	r2, [pc, #344]	@ (8001a6c <HAL_DMA_Abort+0x480>)
 8001912:	4293      	cmp	r3, r2
 8001914:	d108      	bne.n	8001928 <HAL_DMA_Abort+0x33c>
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	681a      	ldr	r2, [r3, #0]
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f022 0201 	bic.w	r2, r2, #1
 8001924:	601a      	str	r2, [r3, #0]
 8001926:	e007      	b.n	8001938 <HAL_DMA_Abort+0x34c>
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	681a      	ldr	r2, [r3, #0]
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f022 0201 	bic.w	r2, r2, #1
 8001936:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8001938:	e013      	b.n	8001962 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800193a:	f7fe ff45 	bl	80007c8 <HAL_GetTick>
 800193e:	4602      	mov	r2, r0
 8001940:	693b      	ldr	r3, [r7, #16]
 8001942:	1ad3      	subs	r3, r2, r3
 8001944:	2b05      	cmp	r3, #5
 8001946:	d90c      	bls.n	8001962 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2220      	movs	r2, #32
 800194c:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	2203      	movs	r2, #3
 8001952:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	2200      	movs	r2, #0
 800195a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 800195e:	2301      	movs	r3, #1
 8001960:	e12d      	b.n	8001bbe <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f003 0301 	and.w	r3, r3, #1
 800196a:	2b00      	cmp	r3, #0
 800196c:	d1e5      	bne.n	800193a <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4a2f      	ldr	r2, [pc, #188]	@ (8001a30 <HAL_DMA_Abort+0x444>)
 8001974:	4293      	cmp	r3, r2
 8001976:	d04a      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a2d      	ldr	r2, [pc, #180]	@ (8001a34 <HAL_DMA_Abort+0x448>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d045      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4a2c      	ldr	r2, [pc, #176]	@ (8001a38 <HAL_DMA_Abort+0x44c>)
 8001988:	4293      	cmp	r3, r2
 800198a:	d040      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a2a      	ldr	r2, [pc, #168]	@ (8001a3c <HAL_DMA_Abort+0x450>)
 8001992:	4293      	cmp	r3, r2
 8001994:	d03b      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4a29      	ldr	r2, [pc, #164]	@ (8001a40 <HAL_DMA_Abort+0x454>)
 800199c:	4293      	cmp	r3, r2
 800199e:	d036      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a27      	ldr	r2, [pc, #156]	@ (8001a44 <HAL_DMA_Abort+0x458>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d031      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4a26      	ldr	r2, [pc, #152]	@ (8001a48 <HAL_DMA_Abort+0x45c>)
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d02c      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4a24      	ldr	r2, [pc, #144]	@ (8001a4c <HAL_DMA_Abort+0x460>)
 80019ba:	4293      	cmp	r3, r2
 80019bc:	d027      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	4a23      	ldr	r2, [pc, #140]	@ (8001a50 <HAL_DMA_Abort+0x464>)
 80019c4:	4293      	cmp	r3, r2
 80019c6:	d022      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4a21      	ldr	r2, [pc, #132]	@ (8001a54 <HAL_DMA_Abort+0x468>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d01d      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	4a20      	ldr	r2, [pc, #128]	@ (8001a58 <HAL_DMA_Abort+0x46c>)
 80019d8:	4293      	cmp	r3, r2
 80019da:	d018      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4a1e      	ldr	r2, [pc, #120]	@ (8001a5c <HAL_DMA_Abort+0x470>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d013      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	4a1d      	ldr	r2, [pc, #116]	@ (8001a60 <HAL_DMA_Abort+0x474>)
 80019ec:	4293      	cmp	r3, r2
 80019ee:	d00e      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4a1b      	ldr	r2, [pc, #108]	@ (8001a64 <HAL_DMA_Abort+0x478>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d009      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	4a1a      	ldr	r2, [pc, #104]	@ (8001a68 <HAL_DMA_Abort+0x47c>)
 8001a00:	4293      	cmp	r3, r2
 8001a02:	d004      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	4a18      	ldr	r2, [pc, #96]	@ (8001a6c <HAL_DMA_Abort+0x480>)
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	d101      	bne.n	8001a12 <HAL_DMA_Abort+0x426>
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e000      	b.n	8001a14 <HAL_DMA_Abort+0x428>
 8001a12:	2300      	movs	r3, #0
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d02b      	beq.n	8001a70 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a1c:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a22:	f003 031f 	and.w	r3, r3, #31
 8001a26:	223f      	movs	r2, #63	@ 0x3f
 8001a28:	409a      	lsls	r2, r3
 8001a2a:	68bb      	ldr	r3, [r7, #8]
 8001a2c:	609a      	str	r2, [r3, #8]
 8001a2e:	e02a      	b.n	8001a86 <HAL_DMA_Abort+0x49a>
 8001a30:	40020010 	.word	0x40020010
 8001a34:	40020028 	.word	0x40020028
 8001a38:	40020040 	.word	0x40020040
 8001a3c:	40020058 	.word	0x40020058
 8001a40:	40020070 	.word	0x40020070
 8001a44:	40020088 	.word	0x40020088
 8001a48:	400200a0 	.word	0x400200a0
 8001a4c:	400200b8 	.word	0x400200b8
 8001a50:	40020410 	.word	0x40020410
 8001a54:	40020428 	.word	0x40020428
 8001a58:	40020440 	.word	0x40020440
 8001a5c:	40020458 	.word	0x40020458
 8001a60:	40020470 	.word	0x40020470
 8001a64:	40020488 	.word	0x40020488
 8001a68:	400204a0 	.word	0x400204a0
 8001a6c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a74:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a7a:	f003 031f 	and.w	r3, r3, #31
 8001a7e:	2201      	movs	r2, #1
 8001a80:	409a      	lsls	r2, r3
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4a4f      	ldr	r2, [pc, #316]	@ (8001bc8 <HAL_DMA_Abort+0x5dc>)
 8001a8c:	4293      	cmp	r3, r2
 8001a8e:	d072      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a4d      	ldr	r2, [pc, #308]	@ (8001bcc <HAL_DMA_Abort+0x5e0>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d06d      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4a4c      	ldr	r2, [pc, #304]	@ (8001bd0 <HAL_DMA_Abort+0x5e4>)
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d068      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a4a      	ldr	r2, [pc, #296]	@ (8001bd4 <HAL_DMA_Abort+0x5e8>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d063      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	4a49      	ldr	r2, [pc, #292]	@ (8001bd8 <HAL_DMA_Abort+0x5ec>)
 8001ab4:	4293      	cmp	r3, r2
 8001ab6:	d05e      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a47      	ldr	r2, [pc, #284]	@ (8001bdc <HAL_DMA_Abort+0x5f0>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d059      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4a46      	ldr	r2, [pc, #280]	@ (8001be0 <HAL_DMA_Abort+0x5f4>)
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	d054      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4a44      	ldr	r2, [pc, #272]	@ (8001be4 <HAL_DMA_Abort+0x5f8>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d04f      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	4a43      	ldr	r2, [pc, #268]	@ (8001be8 <HAL_DMA_Abort+0x5fc>)
 8001adc:	4293      	cmp	r3, r2
 8001ade:	d04a      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4a41      	ldr	r2, [pc, #260]	@ (8001bec <HAL_DMA_Abort+0x600>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d045      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4a40      	ldr	r2, [pc, #256]	@ (8001bf0 <HAL_DMA_Abort+0x604>)
 8001af0:	4293      	cmp	r3, r2
 8001af2:	d040      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a3e      	ldr	r2, [pc, #248]	@ (8001bf4 <HAL_DMA_Abort+0x608>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d03b      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4a3d      	ldr	r2, [pc, #244]	@ (8001bf8 <HAL_DMA_Abort+0x60c>)
 8001b04:	4293      	cmp	r3, r2
 8001b06:	d036      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4a3b      	ldr	r2, [pc, #236]	@ (8001bfc <HAL_DMA_Abort+0x610>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d031      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4a3a      	ldr	r2, [pc, #232]	@ (8001c00 <HAL_DMA_Abort+0x614>)
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	d02c      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a38      	ldr	r2, [pc, #224]	@ (8001c04 <HAL_DMA_Abort+0x618>)
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d027      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4a37      	ldr	r2, [pc, #220]	@ (8001c08 <HAL_DMA_Abort+0x61c>)
 8001b2c:	4293      	cmp	r3, r2
 8001b2e:	d022      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a35      	ldr	r2, [pc, #212]	@ (8001c0c <HAL_DMA_Abort+0x620>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d01d      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4a34      	ldr	r2, [pc, #208]	@ (8001c10 <HAL_DMA_Abort+0x624>)
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d018      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a32      	ldr	r2, [pc, #200]	@ (8001c14 <HAL_DMA_Abort+0x628>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d013      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4a31      	ldr	r2, [pc, #196]	@ (8001c18 <HAL_DMA_Abort+0x62c>)
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d00e      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a2f      	ldr	r2, [pc, #188]	@ (8001c1c <HAL_DMA_Abort+0x630>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d009      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	4a2e      	ldr	r2, [pc, #184]	@ (8001c20 <HAL_DMA_Abort+0x634>)
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d004      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a2c      	ldr	r2, [pc, #176]	@ (8001c24 <HAL_DMA_Abort+0x638>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d101      	bne.n	8001b7a <HAL_DMA_Abort+0x58e>
 8001b76:	2301      	movs	r3, #1
 8001b78:	e000      	b.n	8001b7c <HAL_DMA_Abort+0x590>
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d015      	beq.n	8001bac <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001b84:	687a      	ldr	r2, [r7, #4]
 8001b86:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001b88:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d00c      	beq.n	8001bac <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001b96:	681a      	ldr	r2, [r3, #0]
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001b9c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001ba0:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ba6:	687a      	ldr	r2, [r7, #4]
 8001ba8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001baa:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2201      	movs	r2, #1
 8001bb0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8001bbc:	2300      	movs	r3, #0
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3718      	adds	r7, #24
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	40020010 	.word	0x40020010
 8001bcc:	40020028 	.word	0x40020028
 8001bd0:	40020040 	.word	0x40020040
 8001bd4:	40020058 	.word	0x40020058
 8001bd8:	40020070 	.word	0x40020070
 8001bdc:	40020088 	.word	0x40020088
 8001be0:	400200a0 	.word	0x400200a0
 8001be4:	400200b8 	.word	0x400200b8
 8001be8:	40020410 	.word	0x40020410
 8001bec:	40020428 	.word	0x40020428
 8001bf0:	40020440 	.word	0x40020440
 8001bf4:	40020458 	.word	0x40020458
 8001bf8:	40020470 	.word	0x40020470
 8001bfc:	40020488 	.word	0x40020488
 8001c00:	400204a0 	.word	0x400204a0
 8001c04:	400204b8 	.word	0x400204b8
 8001c08:	58025408 	.word	0x58025408
 8001c0c:	5802541c 	.word	0x5802541c
 8001c10:	58025430 	.word	0x58025430
 8001c14:	58025444 	.word	0x58025444
 8001c18:	58025458 	.word	0x58025458
 8001c1c:	5802546c 	.word	0x5802546c
 8001c20:	58025480 	.word	0x58025480
 8001c24:	58025494 	.word	0x58025494

08001c28 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b084      	sub	sp, #16
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d101      	bne.n	8001c3a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8001c36:	2301      	movs	r3, #1
 8001c38:	e237      	b.n	80020aa <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	2b02      	cmp	r3, #2
 8001c44:	d004      	beq.n	8001c50 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2280      	movs	r2, #128	@ 0x80
 8001c4a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	e22c      	b.n	80020aa <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a5c      	ldr	r2, [pc, #368]	@ (8001dc8 <HAL_DMA_Abort_IT+0x1a0>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d04a      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4a5b      	ldr	r2, [pc, #364]	@ (8001dcc <HAL_DMA_Abort_IT+0x1a4>)
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d045      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a59      	ldr	r2, [pc, #356]	@ (8001dd0 <HAL_DMA_Abort_IT+0x1a8>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d040      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	4a58      	ldr	r2, [pc, #352]	@ (8001dd4 <HAL_DMA_Abort_IT+0x1ac>)
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d03b      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a56      	ldr	r2, [pc, #344]	@ (8001dd8 <HAL_DMA_Abort_IT+0x1b0>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d036      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	4a55      	ldr	r2, [pc, #340]	@ (8001ddc <HAL_DMA_Abort_IT+0x1b4>)
 8001c88:	4293      	cmp	r3, r2
 8001c8a:	d031      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4a53      	ldr	r2, [pc, #332]	@ (8001de0 <HAL_DMA_Abort_IT+0x1b8>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d02c      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4a52      	ldr	r2, [pc, #328]	@ (8001de4 <HAL_DMA_Abort_IT+0x1bc>)
 8001c9c:	4293      	cmp	r3, r2
 8001c9e:	d027      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a50      	ldr	r2, [pc, #320]	@ (8001de8 <HAL_DMA_Abort_IT+0x1c0>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d022      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	4a4f      	ldr	r2, [pc, #316]	@ (8001dec <HAL_DMA_Abort_IT+0x1c4>)
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d01d      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4a4d      	ldr	r2, [pc, #308]	@ (8001df0 <HAL_DMA_Abort_IT+0x1c8>)
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	d018      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4a4c      	ldr	r2, [pc, #304]	@ (8001df4 <HAL_DMA_Abort_IT+0x1cc>)
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d013      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4a4a      	ldr	r2, [pc, #296]	@ (8001df8 <HAL_DMA_Abort_IT+0x1d0>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d00e      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4a49      	ldr	r2, [pc, #292]	@ (8001dfc <HAL_DMA_Abort_IT+0x1d4>)
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	d009      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	4a47      	ldr	r2, [pc, #284]	@ (8001e00 <HAL_DMA_Abort_IT+0x1d8>)
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d004      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4a46      	ldr	r2, [pc, #280]	@ (8001e04 <HAL_DMA_Abort_IT+0x1dc>)
 8001cec:	4293      	cmp	r3, r2
 8001cee:	d101      	bne.n	8001cf4 <HAL_DMA_Abort_IT+0xcc>
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	e000      	b.n	8001cf6 <HAL_DMA_Abort_IT+0xce>
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	f000 8086 	beq.w	8001e08 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2204      	movs	r2, #4
 8001d00:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a2f      	ldr	r2, [pc, #188]	@ (8001dc8 <HAL_DMA_Abort_IT+0x1a0>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d04a      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4a2e      	ldr	r2, [pc, #184]	@ (8001dcc <HAL_DMA_Abort_IT+0x1a4>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d045      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	4a2c      	ldr	r2, [pc, #176]	@ (8001dd0 <HAL_DMA_Abort_IT+0x1a8>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d040      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4a2b      	ldr	r2, [pc, #172]	@ (8001dd4 <HAL_DMA_Abort_IT+0x1ac>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d03b      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a29      	ldr	r2, [pc, #164]	@ (8001dd8 <HAL_DMA_Abort_IT+0x1b0>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d036      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4a28      	ldr	r2, [pc, #160]	@ (8001ddc <HAL_DMA_Abort_IT+0x1b4>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d031      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a26      	ldr	r2, [pc, #152]	@ (8001de0 <HAL_DMA_Abort_IT+0x1b8>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d02c      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a25      	ldr	r2, [pc, #148]	@ (8001de4 <HAL_DMA_Abort_IT+0x1bc>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d027      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a23      	ldr	r2, [pc, #140]	@ (8001de8 <HAL_DMA_Abort_IT+0x1c0>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d022      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a22      	ldr	r2, [pc, #136]	@ (8001dec <HAL_DMA_Abort_IT+0x1c4>)
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d01d      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a20      	ldr	r2, [pc, #128]	@ (8001df0 <HAL_DMA_Abort_IT+0x1c8>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d018      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4a1f      	ldr	r2, [pc, #124]	@ (8001df4 <HAL_DMA_Abort_IT+0x1cc>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d013      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a1d      	ldr	r2, [pc, #116]	@ (8001df8 <HAL_DMA_Abort_IT+0x1d0>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d00e      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a1c      	ldr	r2, [pc, #112]	@ (8001dfc <HAL_DMA_Abort_IT+0x1d4>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d009      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4a1a      	ldr	r2, [pc, #104]	@ (8001e00 <HAL_DMA_Abort_IT+0x1d8>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d004      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4a19      	ldr	r2, [pc, #100]	@ (8001e04 <HAL_DMA_Abort_IT+0x1dc>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d108      	bne.n	8001db6 <HAL_DMA_Abort_IT+0x18e>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	681a      	ldr	r2, [r3, #0]
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f022 0201 	bic.w	r2, r2, #1
 8001db2:	601a      	str	r2, [r3, #0]
 8001db4:	e178      	b.n	80020a8 <HAL_DMA_Abort_IT+0x480>
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	681a      	ldr	r2, [r3, #0]
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f022 0201 	bic.w	r2, r2, #1
 8001dc4:	601a      	str	r2, [r3, #0]
 8001dc6:	e16f      	b.n	80020a8 <HAL_DMA_Abort_IT+0x480>
 8001dc8:	40020010 	.word	0x40020010
 8001dcc:	40020028 	.word	0x40020028
 8001dd0:	40020040 	.word	0x40020040
 8001dd4:	40020058 	.word	0x40020058
 8001dd8:	40020070 	.word	0x40020070
 8001ddc:	40020088 	.word	0x40020088
 8001de0:	400200a0 	.word	0x400200a0
 8001de4:	400200b8 	.word	0x400200b8
 8001de8:	40020410 	.word	0x40020410
 8001dec:	40020428 	.word	0x40020428
 8001df0:	40020440 	.word	0x40020440
 8001df4:	40020458 	.word	0x40020458
 8001df8:	40020470 	.word	0x40020470
 8001dfc:	40020488 	.word	0x40020488
 8001e00:	400204a0 	.word	0x400204a0
 8001e04:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	681a      	ldr	r2, [r3, #0]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f022 020e 	bic.w	r2, r2, #14
 8001e16:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a6c      	ldr	r2, [pc, #432]	@ (8001fd0 <HAL_DMA_Abort_IT+0x3a8>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d04a      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4a6b      	ldr	r2, [pc, #428]	@ (8001fd4 <HAL_DMA_Abort_IT+0x3ac>)
 8001e28:	4293      	cmp	r3, r2
 8001e2a:	d045      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4a69      	ldr	r2, [pc, #420]	@ (8001fd8 <HAL_DMA_Abort_IT+0x3b0>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d040      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	4a68      	ldr	r2, [pc, #416]	@ (8001fdc <HAL_DMA_Abort_IT+0x3b4>)
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	d03b      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a66      	ldr	r2, [pc, #408]	@ (8001fe0 <HAL_DMA_Abort_IT+0x3b8>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d036      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	4a65      	ldr	r2, [pc, #404]	@ (8001fe4 <HAL_DMA_Abort_IT+0x3bc>)
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d031      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4a63      	ldr	r2, [pc, #396]	@ (8001fe8 <HAL_DMA_Abort_IT+0x3c0>)
 8001e5a:	4293      	cmp	r3, r2
 8001e5c:	d02c      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	4a62      	ldr	r2, [pc, #392]	@ (8001fec <HAL_DMA_Abort_IT+0x3c4>)
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d027      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4a60      	ldr	r2, [pc, #384]	@ (8001ff0 <HAL_DMA_Abort_IT+0x3c8>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d022      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4a5f      	ldr	r2, [pc, #380]	@ (8001ff4 <HAL_DMA_Abort_IT+0x3cc>)
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	d01d      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4a5d      	ldr	r2, [pc, #372]	@ (8001ff8 <HAL_DMA_Abort_IT+0x3d0>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d018      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4a5c      	ldr	r2, [pc, #368]	@ (8001ffc <HAL_DMA_Abort_IT+0x3d4>)
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d013      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a5a      	ldr	r2, [pc, #360]	@ (8002000 <HAL_DMA_Abort_IT+0x3d8>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d00e      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	4a59      	ldr	r2, [pc, #356]	@ (8002004 <HAL_DMA_Abort_IT+0x3dc>)
 8001ea0:	4293      	cmp	r3, r2
 8001ea2:	d009      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4a57      	ldr	r2, [pc, #348]	@ (8002008 <HAL_DMA_Abort_IT+0x3e0>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d004      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4a56      	ldr	r2, [pc, #344]	@ (800200c <HAL_DMA_Abort_IT+0x3e4>)
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d108      	bne.n	8001eca <HAL_DMA_Abort_IT+0x2a2>
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	681a      	ldr	r2, [r3, #0]
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f022 0201 	bic.w	r2, r2, #1
 8001ec6:	601a      	str	r2, [r3, #0]
 8001ec8:	e007      	b.n	8001eda <HAL_DMA_Abort_IT+0x2b2>
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	681a      	ldr	r2, [r3, #0]
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f022 0201 	bic.w	r2, r2, #1
 8001ed8:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	4a3c      	ldr	r2, [pc, #240]	@ (8001fd0 <HAL_DMA_Abort_IT+0x3a8>)
 8001ee0:	4293      	cmp	r3, r2
 8001ee2:	d072      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4a3a      	ldr	r2, [pc, #232]	@ (8001fd4 <HAL_DMA_Abort_IT+0x3ac>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d06d      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	4a39      	ldr	r2, [pc, #228]	@ (8001fd8 <HAL_DMA_Abort_IT+0x3b0>)
 8001ef4:	4293      	cmp	r3, r2
 8001ef6:	d068      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a37      	ldr	r2, [pc, #220]	@ (8001fdc <HAL_DMA_Abort_IT+0x3b4>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d063      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4a36      	ldr	r2, [pc, #216]	@ (8001fe0 <HAL_DMA_Abort_IT+0x3b8>)
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d05e      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a34      	ldr	r2, [pc, #208]	@ (8001fe4 <HAL_DMA_Abort_IT+0x3bc>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d059      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	4a33      	ldr	r2, [pc, #204]	@ (8001fe8 <HAL_DMA_Abort_IT+0x3c0>)
 8001f1c:	4293      	cmp	r3, r2
 8001f1e:	d054      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a31      	ldr	r2, [pc, #196]	@ (8001fec <HAL_DMA_Abort_IT+0x3c4>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d04f      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4a30      	ldr	r2, [pc, #192]	@ (8001ff0 <HAL_DMA_Abort_IT+0x3c8>)
 8001f30:	4293      	cmp	r3, r2
 8001f32:	d04a      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4a2e      	ldr	r2, [pc, #184]	@ (8001ff4 <HAL_DMA_Abort_IT+0x3cc>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d045      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4a2d      	ldr	r2, [pc, #180]	@ (8001ff8 <HAL_DMA_Abort_IT+0x3d0>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d040      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4a2b      	ldr	r2, [pc, #172]	@ (8001ffc <HAL_DMA_Abort_IT+0x3d4>)
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d03b      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4a2a      	ldr	r2, [pc, #168]	@ (8002000 <HAL_DMA_Abort_IT+0x3d8>)
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d036      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a28      	ldr	r2, [pc, #160]	@ (8002004 <HAL_DMA_Abort_IT+0x3dc>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d031      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4a27      	ldr	r2, [pc, #156]	@ (8002008 <HAL_DMA_Abort_IT+0x3e0>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d02c      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a25      	ldr	r2, [pc, #148]	@ (800200c <HAL_DMA_Abort_IT+0x3e4>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d027      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	4a24      	ldr	r2, [pc, #144]	@ (8002010 <HAL_DMA_Abort_IT+0x3e8>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d022      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a22      	ldr	r2, [pc, #136]	@ (8002014 <HAL_DMA_Abort_IT+0x3ec>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d01d      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	4a21      	ldr	r2, [pc, #132]	@ (8002018 <HAL_DMA_Abort_IT+0x3f0>)
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d018      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a1f      	ldr	r2, [pc, #124]	@ (800201c <HAL_DMA_Abort_IT+0x3f4>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d013      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4a1e      	ldr	r2, [pc, #120]	@ (8002020 <HAL_DMA_Abort_IT+0x3f8>)
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d00e      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a1c      	ldr	r2, [pc, #112]	@ (8002024 <HAL_DMA_Abort_IT+0x3fc>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d009      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4a1b      	ldr	r2, [pc, #108]	@ (8002028 <HAL_DMA_Abort_IT+0x400>)
 8001fbc:	4293      	cmp	r3, r2
 8001fbe:	d004      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a19      	ldr	r2, [pc, #100]	@ (800202c <HAL_DMA_Abort_IT+0x404>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d132      	bne.n	8002030 <HAL_DMA_Abort_IT+0x408>
 8001fca:	2301      	movs	r3, #1
 8001fcc:	e031      	b.n	8002032 <HAL_DMA_Abort_IT+0x40a>
 8001fce:	bf00      	nop
 8001fd0:	40020010 	.word	0x40020010
 8001fd4:	40020028 	.word	0x40020028
 8001fd8:	40020040 	.word	0x40020040
 8001fdc:	40020058 	.word	0x40020058
 8001fe0:	40020070 	.word	0x40020070
 8001fe4:	40020088 	.word	0x40020088
 8001fe8:	400200a0 	.word	0x400200a0
 8001fec:	400200b8 	.word	0x400200b8
 8001ff0:	40020410 	.word	0x40020410
 8001ff4:	40020428 	.word	0x40020428
 8001ff8:	40020440 	.word	0x40020440
 8001ffc:	40020458 	.word	0x40020458
 8002000:	40020470 	.word	0x40020470
 8002004:	40020488 	.word	0x40020488
 8002008:	400204a0 	.word	0x400204a0
 800200c:	400204b8 	.word	0x400204b8
 8002010:	58025408 	.word	0x58025408
 8002014:	5802541c 	.word	0x5802541c
 8002018:	58025430 	.word	0x58025430
 800201c:	58025444 	.word	0x58025444
 8002020:	58025458 	.word	0x58025458
 8002024:	5802546c 	.word	0x5802546c
 8002028:	58025480 	.word	0x58025480
 800202c:	58025494 	.word	0x58025494
 8002030:	2300      	movs	r3, #0
 8002032:	2b00      	cmp	r3, #0
 8002034:	d028      	beq.n	8002088 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800203a:	681a      	ldr	r2, [r3, #0]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002040:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002044:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800204a:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002050:	f003 031f 	and.w	r3, r3, #31
 8002054:	2201      	movs	r2, #1
 8002056:	409a      	lsls	r2, r3
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002060:	687a      	ldr	r2, [r7, #4]
 8002062:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002064:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800206a:	2b00      	cmp	r3, #0
 800206c:	d00c      	beq.n	8002088 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002078:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800207c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002082:	687a      	ldr	r2, [r7, #4]
 8002084:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002086:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2201      	movs	r2, #1
 800208c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2200      	movs	r2, #0
 8002094:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800209c:	2b00      	cmp	r3, #0
 800209e:	d003      	beq.n	80020a8 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80020a4:	6878      	ldr	r0, [r7, #4]
 80020a6:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80020a8:	2300      	movs	r3, #0
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	3710      	adds	r7, #16
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop

080020b4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b08a      	sub	sp, #40	@ 0x28
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80020bc:	2300      	movs	r3, #0
 80020be:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80020c0:	4b67      	ldr	r3, [pc, #412]	@ (8002260 <HAL_DMA_IRQHandler+0x1ac>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	4a67      	ldr	r2, [pc, #412]	@ (8002264 <HAL_DMA_IRQHandler+0x1b0>)
 80020c6:	fba2 2303 	umull	r2, r3, r2, r3
 80020ca:	0a9b      	lsrs	r3, r3, #10
 80020cc:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020d2:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020d8:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80020da:	6a3b      	ldr	r3, [r7, #32]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80020e0:	69fb      	ldr	r3, [r7, #28]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4a5f      	ldr	r2, [pc, #380]	@ (8002268 <HAL_DMA_IRQHandler+0x1b4>)
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d04a      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4a5d      	ldr	r2, [pc, #372]	@ (800226c <HAL_DMA_IRQHandler+0x1b8>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d045      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4a5c      	ldr	r2, [pc, #368]	@ (8002270 <HAL_DMA_IRQHandler+0x1bc>)
 8002100:	4293      	cmp	r3, r2
 8002102:	d040      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4a5a      	ldr	r2, [pc, #360]	@ (8002274 <HAL_DMA_IRQHandler+0x1c0>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d03b      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4a59      	ldr	r2, [pc, #356]	@ (8002278 <HAL_DMA_IRQHandler+0x1c4>)
 8002114:	4293      	cmp	r3, r2
 8002116:	d036      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a57      	ldr	r2, [pc, #348]	@ (800227c <HAL_DMA_IRQHandler+0x1c8>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d031      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4a56      	ldr	r2, [pc, #344]	@ (8002280 <HAL_DMA_IRQHandler+0x1cc>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d02c      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a54      	ldr	r2, [pc, #336]	@ (8002284 <HAL_DMA_IRQHandler+0x1d0>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d027      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4a53      	ldr	r2, [pc, #332]	@ (8002288 <HAL_DMA_IRQHandler+0x1d4>)
 800213c:	4293      	cmp	r3, r2
 800213e:	d022      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a51      	ldr	r2, [pc, #324]	@ (800228c <HAL_DMA_IRQHandler+0x1d8>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d01d      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4a50      	ldr	r2, [pc, #320]	@ (8002290 <HAL_DMA_IRQHandler+0x1dc>)
 8002150:	4293      	cmp	r3, r2
 8002152:	d018      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a4e      	ldr	r2, [pc, #312]	@ (8002294 <HAL_DMA_IRQHandler+0x1e0>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d013      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4a4d      	ldr	r2, [pc, #308]	@ (8002298 <HAL_DMA_IRQHandler+0x1e4>)
 8002164:	4293      	cmp	r3, r2
 8002166:	d00e      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a4b      	ldr	r2, [pc, #300]	@ (800229c <HAL_DMA_IRQHandler+0x1e8>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d009      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4a4a      	ldr	r2, [pc, #296]	@ (80022a0 <HAL_DMA_IRQHandler+0x1ec>)
 8002178:	4293      	cmp	r3, r2
 800217a:	d004      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a48      	ldr	r2, [pc, #288]	@ (80022a4 <HAL_DMA_IRQHandler+0x1f0>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d101      	bne.n	800218a <HAL_DMA_IRQHandler+0xd6>
 8002186:	2301      	movs	r3, #1
 8002188:	e000      	b.n	800218c <HAL_DMA_IRQHandler+0xd8>
 800218a:	2300      	movs	r3, #0
 800218c:	2b00      	cmp	r3, #0
 800218e:	f000 842b 	beq.w	80029e8 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002196:	f003 031f 	and.w	r3, r3, #31
 800219a:	2208      	movs	r2, #8
 800219c:	409a      	lsls	r2, r3
 800219e:	69bb      	ldr	r3, [r7, #24]
 80021a0:	4013      	ands	r3, r2
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	f000 80a2 	beq.w	80022ec <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4a2e      	ldr	r2, [pc, #184]	@ (8002268 <HAL_DMA_IRQHandler+0x1b4>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d04a      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	4a2d      	ldr	r2, [pc, #180]	@ (800226c <HAL_DMA_IRQHandler+0x1b8>)
 80021b8:	4293      	cmp	r3, r2
 80021ba:	d045      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a2b      	ldr	r2, [pc, #172]	@ (8002270 <HAL_DMA_IRQHandler+0x1bc>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d040      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4a2a      	ldr	r2, [pc, #168]	@ (8002274 <HAL_DMA_IRQHandler+0x1c0>)
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d03b      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a28      	ldr	r2, [pc, #160]	@ (8002278 <HAL_DMA_IRQHandler+0x1c4>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d036      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4a27      	ldr	r2, [pc, #156]	@ (800227c <HAL_DMA_IRQHandler+0x1c8>)
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d031      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a25      	ldr	r2, [pc, #148]	@ (8002280 <HAL_DMA_IRQHandler+0x1cc>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d02c      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4a24      	ldr	r2, [pc, #144]	@ (8002284 <HAL_DMA_IRQHandler+0x1d0>)
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d027      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a22      	ldr	r2, [pc, #136]	@ (8002288 <HAL_DMA_IRQHandler+0x1d4>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d022      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4a21      	ldr	r2, [pc, #132]	@ (800228c <HAL_DMA_IRQHandler+0x1d8>)
 8002208:	4293      	cmp	r3, r2
 800220a:	d01d      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4a1f      	ldr	r2, [pc, #124]	@ (8002290 <HAL_DMA_IRQHandler+0x1dc>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d018      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4a1e      	ldr	r2, [pc, #120]	@ (8002294 <HAL_DMA_IRQHandler+0x1e0>)
 800221c:	4293      	cmp	r3, r2
 800221e:	d013      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4a1c      	ldr	r2, [pc, #112]	@ (8002298 <HAL_DMA_IRQHandler+0x1e4>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d00e      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	4a1b      	ldr	r2, [pc, #108]	@ (800229c <HAL_DMA_IRQHandler+0x1e8>)
 8002230:	4293      	cmp	r3, r2
 8002232:	d009      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a19      	ldr	r2, [pc, #100]	@ (80022a0 <HAL_DMA_IRQHandler+0x1ec>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d004      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	4a18      	ldr	r2, [pc, #96]	@ (80022a4 <HAL_DMA_IRQHandler+0x1f0>)
 8002244:	4293      	cmp	r3, r2
 8002246:	d12f      	bne.n	80022a8 <HAL_DMA_IRQHandler+0x1f4>
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f003 0304 	and.w	r3, r3, #4
 8002252:	2b00      	cmp	r3, #0
 8002254:	bf14      	ite	ne
 8002256:	2301      	movne	r3, #1
 8002258:	2300      	moveq	r3, #0
 800225a:	b2db      	uxtb	r3, r3
 800225c:	e02e      	b.n	80022bc <HAL_DMA_IRQHandler+0x208>
 800225e:	bf00      	nop
 8002260:	240000c8 	.word	0x240000c8
 8002264:	1b4e81b5 	.word	0x1b4e81b5
 8002268:	40020010 	.word	0x40020010
 800226c:	40020028 	.word	0x40020028
 8002270:	40020040 	.word	0x40020040
 8002274:	40020058 	.word	0x40020058
 8002278:	40020070 	.word	0x40020070
 800227c:	40020088 	.word	0x40020088
 8002280:	400200a0 	.word	0x400200a0
 8002284:	400200b8 	.word	0x400200b8
 8002288:	40020410 	.word	0x40020410
 800228c:	40020428 	.word	0x40020428
 8002290:	40020440 	.word	0x40020440
 8002294:	40020458 	.word	0x40020458
 8002298:	40020470 	.word	0x40020470
 800229c:	40020488 	.word	0x40020488
 80022a0:	400204a0 	.word	0x400204a0
 80022a4:	400204b8 	.word	0x400204b8
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f003 0308 	and.w	r3, r3, #8
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	bf14      	ite	ne
 80022b6:	2301      	movne	r3, #1
 80022b8:	2300      	moveq	r3, #0
 80022ba:	b2db      	uxtb	r3, r3
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d015      	beq.n	80022ec <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	681a      	ldr	r2, [r3, #0]
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f022 0204 	bic.w	r2, r2, #4
 80022ce:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022d4:	f003 031f 	and.w	r3, r3, #31
 80022d8:	2208      	movs	r2, #8
 80022da:	409a      	lsls	r2, r3
 80022dc:	6a3b      	ldr	r3, [r7, #32]
 80022de:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022e4:	f043 0201 	orr.w	r2, r3, #1
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022f0:	f003 031f 	and.w	r3, r3, #31
 80022f4:	69ba      	ldr	r2, [r7, #24]
 80022f6:	fa22 f303 	lsr.w	r3, r2, r3
 80022fa:	f003 0301 	and.w	r3, r3, #1
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d06e      	beq.n	80023e0 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	4a69      	ldr	r2, [pc, #420]	@ (80024ac <HAL_DMA_IRQHandler+0x3f8>)
 8002308:	4293      	cmp	r3, r2
 800230a:	d04a      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4a67      	ldr	r2, [pc, #412]	@ (80024b0 <HAL_DMA_IRQHandler+0x3fc>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d045      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	4a66      	ldr	r2, [pc, #408]	@ (80024b4 <HAL_DMA_IRQHandler+0x400>)
 800231c:	4293      	cmp	r3, r2
 800231e:	d040      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4a64      	ldr	r2, [pc, #400]	@ (80024b8 <HAL_DMA_IRQHandler+0x404>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d03b      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4a63      	ldr	r2, [pc, #396]	@ (80024bc <HAL_DMA_IRQHandler+0x408>)
 8002330:	4293      	cmp	r3, r2
 8002332:	d036      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4a61      	ldr	r2, [pc, #388]	@ (80024c0 <HAL_DMA_IRQHandler+0x40c>)
 800233a:	4293      	cmp	r3, r2
 800233c:	d031      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	4a60      	ldr	r2, [pc, #384]	@ (80024c4 <HAL_DMA_IRQHandler+0x410>)
 8002344:	4293      	cmp	r3, r2
 8002346:	d02c      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4a5e      	ldr	r2, [pc, #376]	@ (80024c8 <HAL_DMA_IRQHandler+0x414>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d027      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	4a5d      	ldr	r2, [pc, #372]	@ (80024cc <HAL_DMA_IRQHandler+0x418>)
 8002358:	4293      	cmp	r3, r2
 800235a:	d022      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4a5b      	ldr	r2, [pc, #364]	@ (80024d0 <HAL_DMA_IRQHandler+0x41c>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d01d      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4a5a      	ldr	r2, [pc, #360]	@ (80024d4 <HAL_DMA_IRQHandler+0x420>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d018      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4a58      	ldr	r2, [pc, #352]	@ (80024d8 <HAL_DMA_IRQHandler+0x424>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d013      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4a57      	ldr	r2, [pc, #348]	@ (80024dc <HAL_DMA_IRQHandler+0x428>)
 8002380:	4293      	cmp	r3, r2
 8002382:	d00e      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4a55      	ldr	r2, [pc, #340]	@ (80024e0 <HAL_DMA_IRQHandler+0x42c>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d009      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	4a54      	ldr	r2, [pc, #336]	@ (80024e4 <HAL_DMA_IRQHandler+0x430>)
 8002394:	4293      	cmp	r3, r2
 8002396:	d004      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a52      	ldr	r2, [pc, #328]	@ (80024e8 <HAL_DMA_IRQHandler+0x434>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d10a      	bne.n	80023b8 <HAL_DMA_IRQHandler+0x304>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	695b      	ldr	r3, [r3, #20]
 80023a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	bf14      	ite	ne
 80023b0:	2301      	movne	r3, #1
 80023b2:	2300      	moveq	r3, #0
 80023b4:	b2db      	uxtb	r3, r3
 80023b6:	e003      	b.n	80023c0 <HAL_DMA_IRQHandler+0x30c>
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	2300      	movs	r3, #0
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d00d      	beq.n	80023e0 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023c8:	f003 031f 	and.w	r3, r3, #31
 80023cc:	2201      	movs	r2, #1
 80023ce:	409a      	lsls	r2, r3
 80023d0:	6a3b      	ldr	r3, [r7, #32]
 80023d2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023d8:	f043 0202 	orr.w	r2, r3, #2
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023e4:	f003 031f 	and.w	r3, r3, #31
 80023e8:	2204      	movs	r2, #4
 80023ea:	409a      	lsls	r2, r3
 80023ec:	69bb      	ldr	r3, [r7, #24]
 80023ee:	4013      	ands	r3, r2
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	f000 808f 	beq.w	8002514 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4a2c      	ldr	r2, [pc, #176]	@ (80024ac <HAL_DMA_IRQHandler+0x3f8>)
 80023fc:	4293      	cmp	r3, r2
 80023fe:	d04a      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a2a      	ldr	r2, [pc, #168]	@ (80024b0 <HAL_DMA_IRQHandler+0x3fc>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d045      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4a29      	ldr	r2, [pc, #164]	@ (80024b4 <HAL_DMA_IRQHandler+0x400>)
 8002410:	4293      	cmp	r3, r2
 8002412:	d040      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a27      	ldr	r2, [pc, #156]	@ (80024b8 <HAL_DMA_IRQHandler+0x404>)
 800241a:	4293      	cmp	r3, r2
 800241c:	d03b      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	4a26      	ldr	r2, [pc, #152]	@ (80024bc <HAL_DMA_IRQHandler+0x408>)
 8002424:	4293      	cmp	r3, r2
 8002426:	d036      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a24      	ldr	r2, [pc, #144]	@ (80024c0 <HAL_DMA_IRQHandler+0x40c>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d031      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4a23      	ldr	r2, [pc, #140]	@ (80024c4 <HAL_DMA_IRQHandler+0x410>)
 8002438:	4293      	cmp	r3, r2
 800243a:	d02c      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4a21      	ldr	r2, [pc, #132]	@ (80024c8 <HAL_DMA_IRQHandler+0x414>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d027      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4a20      	ldr	r2, [pc, #128]	@ (80024cc <HAL_DMA_IRQHandler+0x418>)
 800244c:	4293      	cmp	r3, r2
 800244e:	d022      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4a1e      	ldr	r2, [pc, #120]	@ (80024d0 <HAL_DMA_IRQHandler+0x41c>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d01d      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4a1d      	ldr	r2, [pc, #116]	@ (80024d4 <HAL_DMA_IRQHandler+0x420>)
 8002460:	4293      	cmp	r3, r2
 8002462:	d018      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a1b      	ldr	r2, [pc, #108]	@ (80024d8 <HAL_DMA_IRQHandler+0x424>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d013      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4a1a      	ldr	r2, [pc, #104]	@ (80024dc <HAL_DMA_IRQHandler+0x428>)
 8002474:	4293      	cmp	r3, r2
 8002476:	d00e      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a18      	ldr	r2, [pc, #96]	@ (80024e0 <HAL_DMA_IRQHandler+0x42c>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d009      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a17      	ldr	r2, [pc, #92]	@ (80024e4 <HAL_DMA_IRQHandler+0x430>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d004      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a15      	ldr	r2, [pc, #84]	@ (80024e8 <HAL_DMA_IRQHandler+0x434>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d12a      	bne.n	80024ec <HAL_DMA_IRQHandler+0x438>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f003 0302 	and.w	r3, r3, #2
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	bf14      	ite	ne
 80024a4:	2301      	movne	r3, #1
 80024a6:	2300      	moveq	r3, #0
 80024a8:	b2db      	uxtb	r3, r3
 80024aa:	e023      	b.n	80024f4 <HAL_DMA_IRQHandler+0x440>
 80024ac:	40020010 	.word	0x40020010
 80024b0:	40020028 	.word	0x40020028
 80024b4:	40020040 	.word	0x40020040
 80024b8:	40020058 	.word	0x40020058
 80024bc:	40020070 	.word	0x40020070
 80024c0:	40020088 	.word	0x40020088
 80024c4:	400200a0 	.word	0x400200a0
 80024c8:	400200b8 	.word	0x400200b8
 80024cc:	40020410 	.word	0x40020410
 80024d0:	40020428 	.word	0x40020428
 80024d4:	40020440 	.word	0x40020440
 80024d8:	40020458 	.word	0x40020458
 80024dc:	40020470 	.word	0x40020470
 80024e0:	40020488 	.word	0x40020488
 80024e4:	400204a0 	.word	0x400204a0
 80024e8:	400204b8 	.word	0x400204b8
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	2300      	movs	r3, #0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d00d      	beq.n	8002514 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024fc:	f003 031f 	and.w	r3, r3, #31
 8002500:	2204      	movs	r2, #4
 8002502:	409a      	lsls	r2, r3
 8002504:	6a3b      	ldr	r3, [r7, #32]
 8002506:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800250c:	f043 0204 	orr.w	r2, r3, #4
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002518:	f003 031f 	and.w	r3, r3, #31
 800251c:	2210      	movs	r2, #16
 800251e:	409a      	lsls	r2, r3
 8002520:	69bb      	ldr	r3, [r7, #24]
 8002522:	4013      	ands	r3, r2
 8002524:	2b00      	cmp	r3, #0
 8002526:	f000 80a6 	beq.w	8002676 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4a85      	ldr	r2, [pc, #532]	@ (8002744 <HAL_DMA_IRQHandler+0x690>)
 8002530:	4293      	cmp	r3, r2
 8002532:	d04a      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a83      	ldr	r2, [pc, #524]	@ (8002748 <HAL_DMA_IRQHandler+0x694>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d045      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4a82      	ldr	r2, [pc, #520]	@ (800274c <HAL_DMA_IRQHandler+0x698>)
 8002544:	4293      	cmp	r3, r2
 8002546:	d040      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a80      	ldr	r2, [pc, #512]	@ (8002750 <HAL_DMA_IRQHandler+0x69c>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d03b      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	4a7f      	ldr	r2, [pc, #508]	@ (8002754 <HAL_DMA_IRQHandler+0x6a0>)
 8002558:	4293      	cmp	r3, r2
 800255a:	d036      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4a7d      	ldr	r2, [pc, #500]	@ (8002758 <HAL_DMA_IRQHandler+0x6a4>)
 8002562:	4293      	cmp	r3, r2
 8002564:	d031      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4a7c      	ldr	r2, [pc, #496]	@ (800275c <HAL_DMA_IRQHandler+0x6a8>)
 800256c:	4293      	cmp	r3, r2
 800256e:	d02c      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a7a      	ldr	r2, [pc, #488]	@ (8002760 <HAL_DMA_IRQHandler+0x6ac>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d027      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4a79      	ldr	r2, [pc, #484]	@ (8002764 <HAL_DMA_IRQHandler+0x6b0>)
 8002580:	4293      	cmp	r3, r2
 8002582:	d022      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	4a77      	ldr	r2, [pc, #476]	@ (8002768 <HAL_DMA_IRQHandler+0x6b4>)
 800258a:	4293      	cmp	r3, r2
 800258c:	d01d      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	4a76      	ldr	r2, [pc, #472]	@ (800276c <HAL_DMA_IRQHandler+0x6b8>)
 8002594:	4293      	cmp	r3, r2
 8002596:	d018      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4a74      	ldr	r2, [pc, #464]	@ (8002770 <HAL_DMA_IRQHandler+0x6bc>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d013      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4a73      	ldr	r2, [pc, #460]	@ (8002774 <HAL_DMA_IRQHandler+0x6c0>)
 80025a8:	4293      	cmp	r3, r2
 80025aa:	d00e      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4a71      	ldr	r2, [pc, #452]	@ (8002778 <HAL_DMA_IRQHandler+0x6c4>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d009      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a70      	ldr	r2, [pc, #448]	@ (800277c <HAL_DMA_IRQHandler+0x6c8>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	d004      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a6e      	ldr	r2, [pc, #440]	@ (8002780 <HAL_DMA_IRQHandler+0x6cc>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d10a      	bne.n	80025e0 <HAL_DMA_IRQHandler+0x52c>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f003 0308 	and.w	r3, r3, #8
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	bf14      	ite	ne
 80025d8:	2301      	movne	r3, #1
 80025da:	2300      	moveq	r3, #0
 80025dc:	b2db      	uxtb	r3, r3
 80025de:	e009      	b.n	80025f4 <HAL_DMA_IRQHandler+0x540>
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f003 0304 	and.w	r3, r3, #4
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	bf14      	ite	ne
 80025ee:	2301      	movne	r3, #1
 80025f0:	2300      	moveq	r3, #0
 80025f2:	b2db      	uxtb	r3, r3
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d03e      	beq.n	8002676 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025fc:	f003 031f 	and.w	r3, r3, #31
 8002600:	2210      	movs	r2, #16
 8002602:	409a      	lsls	r2, r3
 8002604:	6a3b      	ldr	r3, [r7, #32]
 8002606:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002612:	2b00      	cmp	r3, #0
 8002614:	d018      	beq.n	8002648 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002620:	2b00      	cmp	r3, #0
 8002622:	d108      	bne.n	8002636 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002628:	2b00      	cmp	r3, #0
 800262a:	d024      	beq.n	8002676 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002630:	6878      	ldr	r0, [r7, #4]
 8002632:	4798      	blx	r3
 8002634:	e01f      	b.n	8002676 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800263a:	2b00      	cmp	r3, #0
 800263c:	d01b      	beq.n	8002676 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002642:	6878      	ldr	r0, [r7, #4]
 8002644:	4798      	blx	r3
 8002646:	e016      	b.n	8002676 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002652:	2b00      	cmp	r3, #0
 8002654:	d107      	bne.n	8002666 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	681a      	ldr	r2, [r3, #0]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f022 0208 	bic.w	r2, r2, #8
 8002664:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800266a:	2b00      	cmp	r3, #0
 800266c:	d003      	beq.n	8002676 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002672:	6878      	ldr	r0, [r7, #4]
 8002674:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800267a:	f003 031f 	and.w	r3, r3, #31
 800267e:	2220      	movs	r2, #32
 8002680:	409a      	lsls	r2, r3
 8002682:	69bb      	ldr	r3, [r7, #24]
 8002684:	4013      	ands	r3, r2
 8002686:	2b00      	cmp	r3, #0
 8002688:	f000 8110 	beq.w	80028ac <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a2c      	ldr	r2, [pc, #176]	@ (8002744 <HAL_DMA_IRQHandler+0x690>)
 8002692:	4293      	cmp	r3, r2
 8002694:	d04a      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4a2b      	ldr	r2, [pc, #172]	@ (8002748 <HAL_DMA_IRQHandler+0x694>)
 800269c:	4293      	cmp	r3, r2
 800269e:	d045      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4a29      	ldr	r2, [pc, #164]	@ (800274c <HAL_DMA_IRQHandler+0x698>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d040      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	4a28      	ldr	r2, [pc, #160]	@ (8002750 <HAL_DMA_IRQHandler+0x69c>)
 80026b0:	4293      	cmp	r3, r2
 80026b2:	d03b      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a26      	ldr	r2, [pc, #152]	@ (8002754 <HAL_DMA_IRQHandler+0x6a0>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d036      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	4a25      	ldr	r2, [pc, #148]	@ (8002758 <HAL_DMA_IRQHandler+0x6a4>)
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d031      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4a23      	ldr	r2, [pc, #140]	@ (800275c <HAL_DMA_IRQHandler+0x6a8>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d02c      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4a22      	ldr	r2, [pc, #136]	@ (8002760 <HAL_DMA_IRQHandler+0x6ac>)
 80026d8:	4293      	cmp	r3, r2
 80026da:	d027      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a20      	ldr	r2, [pc, #128]	@ (8002764 <HAL_DMA_IRQHandler+0x6b0>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d022      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4a1f      	ldr	r2, [pc, #124]	@ (8002768 <HAL_DMA_IRQHandler+0x6b4>)
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d01d      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a1d      	ldr	r2, [pc, #116]	@ (800276c <HAL_DMA_IRQHandler+0x6b8>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d018      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4a1c      	ldr	r2, [pc, #112]	@ (8002770 <HAL_DMA_IRQHandler+0x6bc>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d013      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a1a      	ldr	r2, [pc, #104]	@ (8002774 <HAL_DMA_IRQHandler+0x6c0>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d00e      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4a19      	ldr	r2, [pc, #100]	@ (8002778 <HAL_DMA_IRQHandler+0x6c4>)
 8002714:	4293      	cmp	r3, r2
 8002716:	d009      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a17      	ldr	r2, [pc, #92]	@ (800277c <HAL_DMA_IRQHandler+0x6c8>)
 800271e:	4293      	cmp	r3, r2
 8002720:	d004      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4a16      	ldr	r2, [pc, #88]	@ (8002780 <HAL_DMA_IRQHandler+0x6cc>)
 8002728:	4293      	cmp	r3, r2
 800272a:	d12b      	bne.n	8002784 <HAL_DMA_IRQHandler+0x6d0>
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f003 0310 	and.w	r3, r3, #16
 8002736:	2b00      	cmp	r3, #0
 8002738:	bf14      	ite	ne
 800273a:	2301      	movne	r3, #1
 800273c:	2300      	moveq	r3, #0
 800273e:	b2db      	uxtb	r3, r3
 8002740:	e02a      	b.n	8002798 <HAL_DMA_IRQHandler+0x6e4>
 8002742:	bf00      	nop
 8002744:	40020010 	.word	0x40020010
 8002748:	40020028 	.word	0x40020028
 800274c:	40020040 	.word	0x40020040
 8002750:	40020058 	.word	0x40020058
 8002754:	40020070 	.word	0x40020070
 8002758:	40020088 	.word	0x40020088
 800275c:	400200a0 	.word	0x400200a0
 8002760:	400200b8 	.word	0x400200b8
 8002764:	40020410 	.word	0x40020410
 8002768:	40020428 	.word	0x40020428
 800276c:	40020440 	.word	0x40020440
 8002770:	40020458 	.word	0x40020458
 8002774:	40020470 	.word	0x40020470
 8002778:	40020488 	.word	0x40020488
 800277c:	400204a0 	.word	0x400204a0
 8002780:	400204b8 	.word	0x400204b8
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f003 0302 	and.w	r3, r3, #2
 800278e:	2b00      	cmp	r3, #0
 8002790:	bf14      	ite	ne
 8002792:	2301      	movne	r3, #1
 8002794:	2300      	moveq	r3, #0
 8002796:	b2db      	uxtb	r3, r3
 8002798:	2b00      	cmp	r3, #0
 800279a:	f000 8087 	beq.w	80028ac <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027a2:	f003 031f 	and.w	r3, r3, #31
 80027a6:	2220      	movs	r2, #32
 80027a8:	409a      	lsls	r2, r3
 80027aa:	6a3b      	ldr	r3, [r7, #32]
 80027ac:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80027b4:	b2db      	uxtb	r3, r3
 80027b6:	2b04      	cmp	r3, #4
 80027b8:	d139      	bne.n	800282e <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	681a      	ldr	r2, [r3, #0]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f022 0216 	bic.w	r2, r2, #22
 80027c8:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	695a      	ldr	r2, [r3, #20]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80027d8:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d103      	bne.n	80027ea <HAL_DMA_IRQHandler+0x736>
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d007      	beq.n	80027fa <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	681a      	ldr	r2, [r3, #0]
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f022 0208 	bic.w	r2, r2, #8
 80027f8:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027fe:	f003 031f 	and.w	r3, r3, #31
 8002802:	223f      	movs	r2, #63	@ 0x3f
 8002804:	409a      	lsls	r2, r3
 8002806:	6a3b      	ldr	r3, [r7, #32]
 8002808:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2201      	movs	r2, #1
 800280e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2200      	movs	r2, #0
 8002816:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800281e:	2b00      	cmp	r3, #0
 8002820:	f000 834a 	beq.w	8002eb8 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002828:	6878      	ldr	r0, [r7, #4]
 800282a:	4798      	blx	r3
          }
          return;
 800282c:	e344      	b.n	8002eb8 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002838:	2b00      	cmp	r3, #0
 800283a:	d018      	beq.n	800286e <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002846:	2b00      	cmp	r3, #0
 8002848:	d108      	bne.n	800285c <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800284e:	2b00      	cmp	r3, #0
 8002850:	d02c      	beq.n	80028ac <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002856:	6878      	ldr	r0, [r7, #4]
 8002858:	4798      	blx	r3
 800285a:	e027      	b.n	80028ac <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002860:	2b00      	cmp	r3, #0
 8002862:	d023      	beq.n	80028ac <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002868:	6878      	ldr	r0, [r7, #4]
 800286a:	4798      	blx	r3
 800286c:	e01e      	b.n	80028ac <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002878:	2b00      	cmp	r3, #0
 800287a:	d10f      	bne.n	800289c <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	681a      	ldr	r2, [r3, #0]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f022 0210 	bic.w	r2, r2, #16
 800288a:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2201      	movs	r2, #1
 8002890:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2200      	movs	r2, #0
 8002898:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d003      	beq.n	80028ac <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028a8:	6878      	ldr	r0, [r7, #4]
 80028aa:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	f000 8306 	beq.w	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028ba:	f003 0301 	and.w	r3, r3, #1
 80028be:	2b00      	cmp	r3, #0
 80028c0:	f000 8088 	beq.w	80029d4 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2204      	movs	r2, #4
 80028c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a7a      	ldr	r2, [pc, #488]	@ (8002abc <HAL_DMA_IRQHandler+0xa08>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d04a      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	4a79      	ldr	r2, [pc, #484]	@ (8002ac0 <HAL_DMA_IRQHandler+0xa0c>)
 80028dc:	4293      	cmp	r3, r2
 80028de:	d045      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a77      	ldr	r2, [pc, #476]	@ (8002ac4 <HAL_DMA_IRQHandler+0xa10>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d040      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4a76      	ldr	r2, [pc, #472]	@ (8002ac8 <HAL_DMA_IRQHandler+0xa14>)
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d03b      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a74      	ldr	r2, [pc, #464]	@ (8002acc <HAL_DMA_IRQHandler+0xa18>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d036      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4a73      	ldr	r2, [pc, #460]	@ (8002ad0 <HAL_DMA_IRQHandler+0xa1c>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d031      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4a71      	ldr	r2, [pc, #452]	@ (8002ad4 <HAL_DMA_IRQHandler+0xa20>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d02c      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4a70      	ldr	r2, [pc, #448]	@ (8002ad8 <HAL_DMA_IRQHandler+0xa24>)
 8002918:	4293      	cmp	r3, r2
 800291a:	d027      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4a6e      	ldr	r2, [pc, #440]	@ (8002adc <HAL_DMA_IRQHandler+0xa28>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d022      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4a6d      	ldr	r2, [pc, #436]	@ (8002ae0 <HAL_DMA_IRQHandler+0xa2c>)
 800292c:	4293      	cmp	r3, r2
 800292e:	d01d      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a6b      	ldr	r2, [pc, #428]	@ (8002ae4 <HAL_DMA_IRQHandler+0xa30>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d018      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4a6a      	ldr	r2, [pc, #424]	@ (8002ae8 <HAL_DMA_IRQHandler+0xa34>)
 8002940:	4293      	cmp	r3, r2
 8002942:	d013      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4a68      	ldr	r2, [pc, #416]	@ (8002aec <HAL_DMA_IRQHandler+0xa38>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d00e      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4a67      	ldr	r2, [pc, #412]	@ (8002af0 <HAL_DMA_IRQHandler+0xa3c>)
 8002954:	4293      	cmp	r3, r2
 8002956:	d009      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4a65      	ldr	r2, [pc, #404]	@ (8002af4 <HAL_DMA_IRQHandler+0xa40>)
 800295e:	4293      	cmp	r3, r2
 8002960:	d004      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4a64      	ldr	r2, [pc, #400]	@ (8002af8 <HAL_DMA_IRQHandler+0xa44>)
 8002968:	4293      	cmp	r3, r2
 800296a:	d108      	bne.n	800297e <HAL_DMA_IRQHandler+0x8ca>
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f022 0201 	bic.w	r2, r2, #1
 800297a:	601a      	str	r2, [r3, #0]
 800297c:	e007      	b.n	800298e <HAL_DMA_IRQHandler+0x8da>
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	681a      	ldr	r2, [r3, #0]
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f022 0201 	bic.w	r2, r2, #1
 800298c:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	3301      	adds	r3, #1
 8002992:	60fb      	str	r3, [r7, #12]
 8002994:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002996:	429a      	cmp	r2, r3
 8002998:	d307      	bcc.n	80029aa <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f003 0301 	and.w	r3, r3, #1
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d1f2      	bne.n	800298e <HAL_DMA_IRQHandler+0x8da>
 80029a8:	e000      	b.n	80029ac <HAL_DMA_IRQHandler+0x8f8>
            break;
 80029aa:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f003 0301 	and.w	r3, r3, #1
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d004      	beq.n	80029c4 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2203      	movs	r2, #3
 80029be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 80029c2:	e003      	b.n	80029cc <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2201      	movs	r2, #1
 80029c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2200      	movs	r2, #0
 80029d0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029d8:	2b00      	cmp	r3, #0
 80029da:	f000 8272 	beq.w	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029e2:	6878      	ldr	r0, [r7, #4]
 80029e4:	4798      	blx	r3
 80029e6:	e26c      	b.n	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a43      	ldr	r2, [pc, #268]	@ (8002afc <HAL_DMA_IRQHandler+0xa48>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d022      	beq.n	8002a38 <HAL_DMA_IRQHandler+0x984>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4a42      	ldr	r2, [pc, #264]	@ (8002b00 <HAL_DMA_IRQHandler+0xa4c>)
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d01d      	beq.n	8002a38 <HAL_DMA_IRQHandler+0x984>
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4a40      	ldr	r2, [pc, #256]	@ (8002b04 <HAL_DMA_IRQHandler+0xa50>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d018      	beq.n	8002a38 <HAL_DMA_IRQHandler+0x984>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4a3f      	ldr	r2, [pc, #252]	@ (8002b08 <HAL_DMA_IRQHandler+0xa54>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d013      	beq.n	8002a38 <HAL_DMA_IRQHandler+0x984>
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a3d      	ldr	r2, [pc, #244]	@ (8002b0c <HAL_DMA_IRQHandler+0xa58>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d00e      	beq.n	8002a38 <HAL_DMA_IRQHandler+0x984>
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4a3c      	ldr	r2, [pc, #240]	@ (8002b10 <HAL_DMA_IRQHandler+0xa5c>)
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d009      	beq.n	8002a38 <HAL_DMA_IRQHandler+0x984>
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4a3a      	ldr	r2, [pc, #232]	@ (8002b14 <HAL_DMA_IRQHandler+0xa60>)
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	d004      	beq.n	8002a38 <HAL_DMA_IRQHandler+0x984>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	4a39      	ldr	r2, [pc, #228]	@ (8002b18 <HAL_DMA_IRQHandler+0xa64>)
 8002a34:	4293      	cmp	r3, r2
 8002a36:	d101      	bne.n	8002a3c <HAL_DMA_IRQHandler+0x988>
 8002a38:	2301      	movs	r3, #1
 8002a3a:	e000      	b.n	8002a3e <HAL_DMA_IRQHandler+0x98a>
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	f000 823f 	beq.w	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a50:	f003 031f 	and.w	r3, r3, #31
 8002a54:	2204      	movs	r2, #4
 8002a56:	409a      	lsls	r2, r3
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	4013      	ands	r3, r2
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	f000 80cd 	beq.w	8002bfc <HAL_DMA_IRQHandler+0xb48>
 8002a62:	693b      	ldr	r3, [r7, #16]
 8002a64:	f003 0304 	and.w	r3, r3, #4
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	f000 80c7 	beq.w	8002bfc <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a72:	f003 031f 	and.w	r3, r3, #31
 8002a76:	2204      	movs	r2, #4
 8002a78:	409a      	lsls	r2, r3
 8002a7a:	69fb      	ldr	r3, [r7, #28]
 8002a7c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002a7e:	693b      	ldr	r3, [r7, #16]
 8002a80:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d049      	beq.n	8002b1c <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d109      	bne.n	8002aa6 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	f000 8210 	beq.w	8002ebc <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002aa0:	6878      	ldr	r0, [r7, #4]
 8002aa2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002aa4:	e20a      	b.n	8002ebc <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	f000 8206 	beq.w	8002ebc <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ab4:	6878      	ldr	r0, [r7, #4]
 8002ab6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002ab8:	e200      	b.n	8002ebc <HAL_DMA_IRQHandler+0xe08>
 8002aba:	bf00      	nop
 8002abc:	40020010 	.word	0x40020010
 8002ac0:	40020028 	.word	0x40020028
 8002ac4:	40020040 	.word	0x40020040
 8002ac8:	40020058 	.word	0x40020058
 8002acc:	40020070 	.word	0x40020070
 8002ad0:	40020088 	.word	0x40020088
 8002ad4:	400200a0 	.word	0x400200a0
 8002ad8:	400200b8 	.word	0x400200b8
 8002adc:	40020410 	.word	0x40020410
 8002ae0:	40020428 	.word	0x40020428
 8002ae4:	40020440 	.word	0x40020440
 8002ae8:	40020458 	.word	0x40020458
 8002aec:	40020470 	.word	0x40020470
 8002af0:	40020488 	.word	0x40020488
 8002af4:	400204a0 	.word	0x400204a0
 8002af8:	400204b8 	.word	0x400204b8
 8002afc:	58025408 	.word	0x58025408
 8002b00:	5802541c 	.word	0x5802541c
 8002b04:	58025430 	.word	0x58025430
 8002b08:	58025444 	.word	0x58025444
 8002b0c:	58025458 	.word	0x58025458
 8002b10:	5802546c 	.word	0x5802546c
 8002b14:	58025480 	.word	0x58025480
 8002b18:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002b1c:	693b      	ldr	r3, [r7, #16]
 8002b1e:	f003 0320 	and.w	r3, r3, #32
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d160      	bne.n	8002be8 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4a7f      	ldr	r2, [pc, #508]	@ (8002d28 <HAL_DMA_IRQHandler+0xc74>)
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	d04a      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a7d      	ldr	r2, [pc, #500]	@ (8002d2c <HAL_DMA_IRQHandler+0xc78>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d045      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4a7c      	ldr	r2, [pc, #496]	@ (8002d30 <HAL_DMA_IRQHandler+0xc7c>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d040      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a7a      	ldr	r2, [pc, #488]	@ (8002d34 <HAL_DMA_IRQHandler+0xc80>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d03b      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4a79      	ldr	r2, [pc, #484]	@ (8002d38 <HAL_DMA_IRQHandler+0xc84>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d036      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4a77      	ldr	r2, [pc, #476]	@ (8002d3c <HAL_DMA_IRQHandler+0xc88>)
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d031      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4a76      	ldr	r2, [pc, #472]	@ (8002d40 <HAL_DMA_IRQHandler+0xc8c>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d02c      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a74      	ldr	r2, [pc, #464]	@ (8002d44 <HAL_DMA_IRQHandler+0xc90>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d027      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4a73      	ldr	r2, [pc, #460]	@ (8002d48 <HAL_DMA_IRQHandler+0xc94>)
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d022      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a71      	ldr	r2, [pc, #452]	@ (8002d4c <HAL_DMA_IRQHandler+0xc98>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d01d      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4a70      	ldr	r2, [pc, #448]	@ (8002d50 <HAL_DMA_IRQHandler+0xc9c>)
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d018      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4a6e      	ldr	r2, [pc, #440]	@ (8002d54 <HAL_DMA_IRQHandler+0xca0>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d013      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4a6d      	ldr	r2, [pc, #436]	@ (8002d58 <HAL_DMA_IRQHandler+0xca4>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d00e      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a6b      	ldr	r2, [pc, #428]	@ (8002d5c <HAL_DMA_IRQHandler+0xca8>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d009      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4a6a      	ldr	r2, [pc, #424]	@ (8002d60 <HAL_DMA_IRQHandler+0xcac>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d004      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a68      	ldr	r2, [pc, #416]	@ (8002d64 <HAL_DMA_IRQHandler+0xcb0>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d108      	bne.n	8002bd8 <HAL_DMA_IRQHandler+0xb24>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	681a      	ldr	r2, [r3, #0]
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f022 0208 	bic.w	r2, r2, #8
 8002bd4:	601a      	str	r2, [r3, #0]
 8002bd6:	e007      	b.n	8002be8 <HAL_DMA_IRQHandler+0xb34>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	681a      	ldr	r2, [r3, #0]
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f022 0204 	bic.w	r2, r2, #4
 8002be6:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	f000 8165 	beq.w	8002ebc <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bf6:	6878      	ldr	r0, [r7, #4]
 8002bf8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002bfa:	e15f      	b.n	8002ebc <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c00:	f003 031f 	and.w	r3, r3, #31
 8002c04:	2202      	movs	r2, #2
 8002c06:	409a      	lsls	r2, r3
 8002c08:	697b      	ldr	r3, [r7, #20]
 8002c0a:	4013      	ands	r3, r2
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	f000 80c5 	beq.w	8002d9c <HAL_DMA_IRQHandler+0xce8>
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	f003 0302 	and.w	r3, r3, #2
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	f000 80bf 	beq.w	8002d9c <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c22:	f003 031f 	and.w	r3, r3, #31
 8002c26:	2202      	movs	r2, #2
 8002c28:	409a      	lsls	r2, r3
 8002c2a:	69fb      	ldr	r3, [r7, #28]
 8002c2c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d018      	beq.n	8002c6a <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002c38:	693b      	ldr	r3, [r7, #16]
 8002c3a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d109      	bne.n	8002c56 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	f000 813a 	beq.w	8002ec0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c50:	6878      	ldr	r0, [r7, #4]
 8002c52:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002c54:	e134      	b.n	8002ec0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	f000 8130 	beq.w	8002ec0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c64:	6878      	ldr	r0, [r7, #4]
 8002c66:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002c68:	e12a      	b.n	8002ec0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002c6a:	693b      	ldr	r3, [r7, #16]
 8002c6c:	f003 0320 	and.w	r3, r3, #32
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	f040 8089 	bne.w	8002d88 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4a2b      	ldr	r2, [pc, #172]	@ (8002d28 <HAL_DMA_IRQHandler+0xc74>)
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d04a      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a29      	ldr	r2, [pc, #164]	@ (8002d2c <HAL_DMA_IRQHandler+0xc78>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d045      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a28      	ldr	r2, [pc, #160]	@ (8002d30 <HAL_DMA_IRQHandler+0xc7c>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d040      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a26      	ldr	r2, [pc, #152]	@ (8002d34 <HAL_DMA_IRQHandler+0xc80>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d03b      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4a25      	ldr	r2, [pc, #148]	@ (8002d38 <HAL_DMA_IRQHandler+0xc84>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d036      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a23      	ldr	r2, [pc, #140]	@ (8002d3c <HAL_DMA_IRQHandler+0xc88>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d031      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4a22      	ldr	r2, [pc, #136]	@ (8002d40 <HAL_DMA_IRQHandler+0xc8c>)
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d02c      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a20      	ldr	r2, [pc, #128]	@ (8002d44 <HAL_DMA_IRQHandler+0xc90>)
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d027      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4a1f      	ldr	r2, [pc, #124]	@ (8002d48 <HAL_DMA_IRQHandler+0xc94>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d022      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a1d      	ldr	r2, [pc, #116]	@ (8002d4c <HAL_DMA_IRQHandler+0xc98>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d01d      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4a1c      	ldr	r2, [pc, #112]	@ (8002d50 <HAL_DMA_IRQHandler+0xc9c>)
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d018      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4a1a      	ldr	r2, [pc, #104]	@ (8002d54 <HAL_DMA_IRQHandler+0xca0>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d013      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4a19      	ldr	r2, [pc, #100]	@ (8002d58 <HAL_DMA_IRQHandler+0xca4>)
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d00e      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4a17      	ldr	r2, [pc, #92]	@ (8002d5c <HAL_DMA_IRQHandler+0xca8>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d009      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4a16      	ldr	r2, [pc, #88]	@ (8002d60 <HAL_DMA_IRQHandler+0xcac>)
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d004      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4a14      	ldr	r2, [pc, #80]	@ (8002d64 <HAL_DMA_IRQHandler+0xcb0>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d128      	bne.n	8002d68 <HAL_DMA_IRQHandler+0xcb4>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	681a      	ldr	r2, [r3, #0]
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f022 0214 	bic.w	r2, r2, #20
 8002d24:	601a      	str	r2, [r3, #0]
 8002d26:	e027      	b.n	8002d78 <HAL_DMA_IRQHandler+0xcc4>
 8002d28:	40020010 	.word	0x40020010
 8002d2c:	40020028 	.word	0x40020028
 8002d30:	40020040 	.word	0x40020040
 8002d34:	40020058 	.word	0x40020058
 8002d38:	40020070 	.word	0x40020070
 8002d3c:	40020088 	.word	0x40020088
 8002d40:	400200a0 	.word	0x400200a0
 8002d44:	400200b8 	.word	0x400200b8
 8002d48:	40020410 	.word	0x40020410
 8002d4c:	40020428 	.word	0x40020428
 8002d50:	40020440 	.word	0x40020440
 8002d54:	40020458 	.word	0x40020458
 8002d58:	40020470 	.word	0x40020470
 8002d5c:	40020488 	.word	0x40020488
 8002d60:	400204a0 	.word	0x400204a0
 8002d64:	400204b8 	.word	0x400204b8
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	681a      	ldr	r2, [r3, #0]
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f022 020a 	bic.w	r2, r2, #10
 8002d76:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2200      	movs	r2, #0
 8002d84:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	f000 8097 	beq.w	8002ec0 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d96:	6878      	ldr	r0, [r7, #4]
 8002d98:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002d9a:	e091      	b.n	8002ec0 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002da0:	f003 031f 	and.w	r3, r3, #31
 8002da4:	2208      	movs	r2, #8
 8002da6:	409a      	lsls	r2, r3
 8002da8:	697b      	ldr	r3, [r7, #20]
 8002daa:	4013      	ands	r3, r2
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	f000 8088 	beq.w	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	f003 0308 	and.w	r3, r3, #8
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	f000 8082 	beq.w	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4a41      	ldr	r2, [pc, #260]	@ (8002ec8 <HAL_DMA_IRQHandler+0xe14>)
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d04a      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a3f      	ldr	r2, [pc, #252]	@ (8002ecc <HAL_DMA_IRQHandler+0xe18>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d045      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4a3e      	ldr	r2, [pc, #248]	@ (8002ed0 <HAL_DMA_IRQHandler+0xe1c>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d040      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a3c      	ldr	r2, [pc, #240]	@ (8002ed4 <HAL_DMA_IRQHandler+0xe20>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d03b      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4a3b      	ldr	r2, [pc, #236]	@ (8002ed8 <HAL_DMA_IRQHandler+0xe24>)
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d036      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4a39      	ldr	r2, [pc, #228]	@ (8002edc <HAL_DMA_IRQHandler+0xe28>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d031      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4a38      	ldr	r2, [pc, #224]	@ (8002ee0 <HAL_DMA_IRQHandler+0xe2c>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d02c      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a36      	ldr	r2, [pc, #216]	@ (8002ee4 <HAL_DMA_IRQHandler+0xe30>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d027      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a35      	ldr	r2, [pc, #212]	@ (8002ee8 <HAL_DMA_IRQHandler+0xe34>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d022      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a33      	ldr	r2, [pc, #204]	@ (8002eec <HAL_DMA_IRQHandler+0xe38>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d01d      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a32      	ldr	r2, [pc, #200]	@ (8002ef0 <HAL_DMA_IRQHandler+0xe3c>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d018      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a30      	ldr	r2, [pc, #192]	@ (8002ef4 <HAL_DMA_IRQHandler+0xe40>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d013      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4a2f      	ldr	r2, [pc, #188]	@ (8002ef8 <HAL_DMA_IRQHandler+0xe44>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d00e      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a2d      	ldr	r2, [pc, #180]	@ (8002efc <HAL_DMA_IRQHandler+0xe48>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d009      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4a2c      	ldr	r2, [pc, #176]	@ (8002f00 <HAL_DMA_IRQHandler+0xe4c>)
 8002e50:	4293      	cmp	r3, r2
 8002e52:	d004      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a2a      	ldr	r2, [pc, #168]	@ (8002f04 <HAL_DMA_IRQHandler+0xe50>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d108      	bne.n	8002e70 <HAL_DMA_IRQHandler+0xdbc>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	681a      	ldr	r2, [r3, #0]
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f022 021c 	bic.w	r2, r2, #28
 8002e6c:	601a      	str	r2, [r3, #0]
 8002e6e:	e007      	b.n	8002e80 <HAL_DMA_IRQHandler+0xdcc>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	681a      	ldr	r2, [r3, #0]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f022 020e 	bic.w	r2, r2, #14
 8002e7e:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e84:	f003 031f 	and.w	r3, r3, #31
 8002e88:	2201      	movs	r2, #1
 8002e8a:	409a      	lsls	r2, r3
 8002e8c:	69fb      	ldr	r3, [r7, #28]
 8002e8e:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2201      	movs	r2, #1
 8002e94:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2201      	movs	r2, #1
 8002e9a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d009      	beq.n	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eb2:	6878      	ldr	r0, [r7, #4]
 8002eb4:	4798      	blx	r3
 8002eb6:	e004      	b.n	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8002eb8:	bf00      	nop
 8002eba:	e002      	b.n	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002ebc:	bf00      	nop
 8002ebe:	e000      	b.n	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002ec0:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8002ec2:	3728      	adds	r7, #40	@ 0x28
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bd80      	pop	{r7, pc}
 8002ec8:	40020010 	.word	0x40020010
 8002ecc:	40020028 	.word	0x40020028
 8002ed0:	40020040 	.word	0x40020040
 8002ed4:	40020058 	.word	0x40020058
 8002ed8:	40020070 	.word	0x40020070
 8002edc:	40020088 	.word	0x40020088
 8002ee0:	400200a0 	.word	0x400200a0
 8002ee4:	400200b8 	.word	0x400200b8
 8002ee8:	40020410 	.word	0x40020410
 8002eec:	40020428 	.word	0x40020428
 8002ef0:	40020440 	.word	0x40020440
 8002ef4:	40020458 	.word	0x40020458
 8002ef8:	40020470 	.word	0x40020470
 8002efc:	40020488 	.word	0x40020488
 8002f00:	400204a0 	.word	0x400204a0
 8002f04:	400204b8 	.word	0x400204b8

08002f08 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	b083      	sub	sp, #12
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8002f14:	4618      	mov	r0, r3
 8002f16:	370c      	adds	r7, #12
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1e:	4770      	bx	lr

08002f20 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b087      	sub	sp, #28
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	60f8      	str	r0, [r7, #12]
 8002f28:	60b9      	str	r1, [r7, #8]
 8002f2a:	607a      	str	r2, [r7, #4]
 8002f2c:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f32:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f38:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4a7f      	ldr	r2, [pc, #508]	@ (800313c <DMA_SetConfig+0x21c>)
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d072      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4a7d      	ldr	r2, [pc, #500]	@ (8003140 <DMA_SetConfig+0x220>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d06d      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4a7c      	ldr	r2, [pc, #496]	@ (8003144 <DMA_SetConfig+0x224>)
 8002f54:	4293      	cmp	r3, r2
 8002f56:	d068      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4a7a      	ldr	r2, [pc, #488]	@ (8003148 <DMA_SetConfig+0x228>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d063      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	4a79      	ldr	r2, [pc, #484]	@ (800314c <DMA_SetConfig+0x22c>)
 8002f68:	4293      	cmp	r3, r2
 8002f6a:	d05e      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4a77      	ldr	r2, [pc, #476]	@ (8003150 <DMA_SetConfig+0x230>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d059      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4a76      	ldr	r2, [pc, #472]	@ (8003154 <DMA_SetConfig+0x234>)
 8002f7c:	4293      	cmp	r3, r2
 8002f7e:	d054      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a74      	ldr	r2, [pc, #464]	@ (8003158 <DMA_SetConfig+0x238>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d04f      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4a73      	ldr	r2, [pc, #460]	@ (800315c <DMA_SetConfig+0x23c>)
 8002f90:	4293      	cmp	r3, r2
 8002f92:	d04a      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4a71      	ldr	r2, [pc, #452]	@ (8003160 <DMA_SetConfig+0x240>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d045      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4a70      	ldr	r2, [pc, #448]	@ (8003164 <DMA_SetConfig+0x244>)
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	d040      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	4a6e      	ldr	r2, [pc, #440]	@ (8003168 <DMA_SetConfig+0x248>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d03b      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	4a6d      	ldr	r2, [pc, #436]	@ (800316c <DMA_SetConfig+0x24c>)
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d036      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a6b      	ldr	r2, [pc, #428]	@ (8003170 <DMA_SetConfig+0x250>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d031      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4a6a      	ldr	r2, [pc, #424]	@ (8003174 <DMA_SetConfig+0x254>)
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d02c      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a68      	ldr	r2, [pc, #416]	@ (8003178 <DMA_SetConfig+0x258>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d027      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4a67      	ldr	r2, [pc, #412]	@ (800317c <DMA_SetConfig+0x25c>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d022      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a65      	ldr	r2, [pc, #404]	@ (8003180 <DMA_SetConfig+0x260>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d01d      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4a64      	ldr	r2, [pc, #400]	@ (8003184 <DMA_SetConfig+0x264>)
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	d018      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a62      	ldr	r2, [pc, #392]	@ (8003188 <DMA_SetConfig+0x268>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d013      	beq.n	800302a <DMA_SetConfig+0x10a>
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	4a61      	ldr	r2, [pc, #388]	@ (800318c <DMA_SetConfig+0x26c>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d00e      	beq.n	800302a <DMA_SetConfig+0x10a>
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a5f      	ldr	r2, [pc, #380]	@ (8003190 <DMA_SetConfig+0x270>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d009      	beq.n	800302a <DMA_SetConfig+0x10a>
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4a5e      	ldr	r2, [pc, #376]	@ (8003194 <DMA_SetConfig+0x274>)
 800301c:	4293      	cmp	r3, r2
 800301e:	d004      	beq.n	800302a <DMA_SetConfig+0x10a>
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4a5c      	ldr	r2, [pc, #368]	@ (8003198 <DMA_SetConfig+0x278>)
 8003026:	4293      	cmp	r3, r2
 8003028:	d101      	bne.n	800302e <DMA_SetConfig+0x10e>
 800302a:	2301      	movs	r3, #1
 800302c:	e000      	b.n	8003030 <DMA_SetConfig+0x110>
 800302e:	2300      	movs	r3, #0
 8003030:	2b00      	cmp	r3, #0
 8003032:	d00d      	beq.n	8003050 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003038:	68fa      	ldr	r2, [r7, #12]
 800303a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800303c:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003042:	2b00      	cmp	r3, #0
 8003044:	d004      	beq.n	8003050 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800304a:	68fa      	ldr	r2, [r7, #12]
 800304c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800304e:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a39      	ldr	r2, [pc, #228]	@ (800313c <DMA_SetConfig+0x21c>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d04a      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4a38      	ldr	r2, [pc, #224]	@ (8003140 <DMA_SetConfig+0x220>)
 8003060:	4293      	cmp	r3, r2
 8003062:	d045      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a36      	ldr	r2, [pc, #216]	@ (8003144 <DMA_SetConfig+0x224>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d040      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4a35      	ldr	r2, [pc, #212]	@ (8003148 <DMA_SetConfig+0x228>)
 8003074:	4293      	cmp	r3, r2
 8003076:	d03b      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4a33      	ldr	r2, [pc, #204]	@ (800314c <DMA_SetConfig+0x22c>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d036      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a32      	ldr	r2, [pc, #200]	@ (8003150 <DMA_SetConfig+0x230>)
 8003088:	4293      	cmp	r3, r2
 800308a:	d031      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4a30      	ldr	r2, [pc, #192]	@ (8003154 <DMA_SetConfig+0x234>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d02c      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a2f      	ldr	r2, [pc, #188]	@ (8003158 <DMA_SetConfig+0x238>)
 800309c:	4293      	cmp	r3, r2
 800309e:	d027      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a2d      	ldr	r2, [pc, #180]	@ (800315c <DMA_SetConfig+0x23c>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d022      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a2c      	ldr	r2, [pc, #176]	@ (8003160 <DMA_SetConfig+0x240>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d01d      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	4a2a      	ldr	r2, [pc, #168]	@ (8003164 <DMA_SetConfig+0x244>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d018      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4a29      	ldr	r2, [pc, #164]	@ (8003168 <DMA_SetConfig+0x248>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d013      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a27      	ldr	r2, [pc, #156]	@ (800316c <DMA_SetConfig+0x24c>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d00e      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a26      	ldr	r2, [pc, #152]	@ (8003170 <DMA_SetConfig+0x250>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d009      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a24      	ldr	r2, [pc, #144]	@ (8003174 <DMA_SetConfig+0x254>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d004      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4a23      	ldr	r2, [pc, #140]	@ (8003178 <DMA_SetConfig+0x258>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d101      	bne.n	80030f4 <DMA_SetConfig+0x1d4>
 80030f0:	2301      	movs	r3, #1
 80030f2:	e000      	b.n	80030f6 <DMA_SetConfig+0x1d6>
 80030f4:	2300      	movs	r3, #0
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d059      	beq.n	80031ae <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030fe:	f003 031f 	and.w	r3, r3, #31
 8003102:	223f      	movs	r2, #63	@ 0x3f
 8003104:	409a      	lsls	r2, r3
 8003106:	697b      	ldr	r3, [r7, #20]
 8003108:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	681a      	ldr	r2, [r3, #0]
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003118:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	683a      	ldr	r2, [r7, #0]
 8003120:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	689b      	ldr	r3, [r3, #8]
 8003126:	2b40      	cmp	r3, #64	@ 0x40
 8003128:	d138      	bne.n	800319c <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	687a      	ldr	r2, [r7, #4]
 8003130:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	68ba      	ldr	r2, [r7, #8]
 8003138:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800313a:	e086      	b.n	800324a <DMA_SetConfig+0x32a>
 800313c:	40020010 	.word	0x40020010
 8003140:	40020028 	.word	0x40020028
 8003144:	40020040 	.word	0x40020040
 8003148:	40020058 	.word	0x40020058
 800314c:	40020070 	.word	0x40020070
 8003150:	40020088 	.word	0x40020088
 8003154:	400200a0 	.word	0x400200a0
 8003158:	400200b8 	.word	0x400200b8
 800315c:	40020410 	.word	0x40020410
 8003160:	40020428 	.word	0x40020428
 8003164:	40020440 	.word	0x40020440
 8003168:	40020458 	.word	0x40020458
 800316c:	40020470 	.word	0x40020470
 8003170:	40020488 	.word	0x40020488
 8003174:	400204a0 	.word	0x400204a0
 8003178:	400204b8 	.word	0x400204b8
 800317c:	58025408 	.word	0x58025408
 8003180:	5802541c 	.word	0x5802541c
 8003184:	58025430 	.word	0x58025430
 8003188:	58025444 	.word	0x58025444
 800318c:	58025458 	.word	0x58025458
 8003190:	5802546c 	.word	0x5802546c
 8003194:	58025480 	.word	0x58025480
 8003198:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	68ba      	ldr	r2, [r7, #8]
 80031a2:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	687a      	ldr	r2, [r7, #4]
 80031aa:	60da      	str	r2, [r3, #12]
}
 80031ac:	e04d      	b.n	800324a <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4a29      	ldr	r2, [pc, #164]	@ (8003258 <DMA_SetConfig+0x338>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d022      	beq.n	80031fe <DMA_SetConfig+0x2de>
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a27      	ldr	r2, [pc, #156]	@ (800325c <DMA_SetConfig+0x33c>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d01d      	beq.n	80031fe <DMA_SetConfig+0x2de>
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4a26      	ldr	r2, [pc, #152]	@ (8003260 <DMA_SetConfig+0x340>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d018      	beq.n	80031fe <DMA_SetConfig+0x2de>
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a24      	ldr	r2, [pc, #144]	@ (8003264 <DMA_SetConfig+0x344>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d013      	beq.n	80031fe <DMA_SetConfig+0x2de>
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4a23      	ldr	r2, [pc, #140]	@ (8003268 <DMA_SetConfig+0x348>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d00e      	beq.n	80031fe <DMA_SetConfig+0x2de>
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4a21      	ldr	r2, [pc, #132]	@ (800326c <DMA_SetConfig+0x34c>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d009      	beq.n	80031fe <DMA_SetConfig+0x2de>
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a20      	ldr	r2, [pc, #128]	@ (8003270 <DMA_SetConfig+0x350>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d004      	beq.n	80031fe <DMA_SetConfig+0x2de>
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a1e      	ldr	r2, [pc, #120]	@ (8003274 <DMA_SetConfig+0x354>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d101      	bne.n	8003202 <DMA_SetConfig+0x2e2>
 80031fe:	2301      	movs	r3, #1
 8003200:	e000      	b.n	8003204 <DMA_SetConfig+0x2e4>
 8003202:	2300      	movs	r3, #0
 8003204:	2b00      	cmp	r3, #0
 8003206:	d020      	beq.n	800324a <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800320c:	f003 031f 	and.w	r3, r3, #31
 8003210:	2201      	movs	r2, #1
 8003212:	409a      	lsls	r2, r3
 8003214:	693b      	ldr	r3, [r7, #16]
 8003216:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	683a      	ldr	r2, [r7, #0]
 800321e:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	689b      	ldr	r3, [r3, #8]
 8003224:	2b40      	cmp	r3, #64	@ 0x40
 8003226:	d108      	bne.n	800323a <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	687a      	ldr	r2, [r7, #4]
 800322e:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	68ba      	ldr	r2, [r7, #8]
 8003236:	60da      	str	r2, [r3, #12]
}
 8003238:	e007      	b.n	800324a <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	68ba      	ldr	r2, [r7, #8]
 8003240:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	687a      	ldr	r2, [r7, #4]
 8003248:	60da      	str	r2, [r3, #12]
}
 800324a:	bf00      	nop
 800324c:	371c      	adds	r7, #28
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr
 8003256:	bf00      	nop
 8003258:	58025408 	.word	0x58025408
 800325c:	5802541c 	.word	0x5802541c
 8003260:	58025430 	.word	0x58025430
 8003264:	58025444 	.word	0x58025444
 8003268:	58025458 	.word	0x58025458
 800326c:	5802546c 	.word	0x5802546c
 8003270:	58025480 	.word	0x58025480
 8003274:	58025494 	.word	0x58025494

08003278 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003278:	b480      	push	{r7}
 800327a:	b085      	sub	sp, #20
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a42      	ldr	r2, [pc, #264]	@ (8003390 <DMA_CalcBaseAndBitshift+0x118>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d04a      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4a41      	ldr	r2, [pc, #260]	@ (8003394 <DMA_CalcBaseAndBitshift+0x11c>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d045      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4a3f      	ldr	r2, [pc, #252]	@ (8003398 <DMA_CalcBaseAndBitshift+0x120>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d040      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4a3e      	ldr	r2, [pc, #248]	@ (800339c <DMA_CalcBaseAndBitshift+0x124>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d03b      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a3c      	ldr	r2, [pc, #240]	@ (80033a0 <DMA_CalcBaseAndBitshift+0x128>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d036      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a3b      	ldr	r2, [pc, #236]	@ (80033a4 <DMA_CalcBaseAndBitshift+0x12c>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d031      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4a39      	ldr	r2, [pc, #228]	@ (80033a8 <DMA_CalcBaseAndBitshift+0x130>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d02c      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4a38      	ldr	r2, [pc, #224]	@ (80033ac <DMA_CalcBaseAndBitshift+0x134>)
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d027      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4a36      	ldr	r2, [pc, #216]	@ (80033b0 <DMA_CalcBaseAndBitshift+0x138>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d022      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4a35      	ldr	r2, [pc, #212]	@ (80033b4 <DMA_CalcBaseAndBitshift+0x13c>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d01d      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a33      	ldr	r2, [pc, #204]	@ (80033b8 <DMA_CalcBaseAndBitshift+0x140>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d018      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a32      	ldr	r2, [pc, #200]	@ (80033bc <DMA_CalcBaseAndBitshift+0x144>)
 80032f4:	4293      	cmp	r3, r2
 80032f6:	d013      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a30      	ldr	r2, [pc, #192]	@ (80033c0 <DMA_CalcBaseAndBitshift+0x148>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d00e      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4a2f      	ldr	r2, [pc, #188]	@ (80033c4 <DMA_CalcBaseAndBitshift+0x14c>)
 8003308:	4293      	cmp	r3, r2
 800330a:	d009      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a2d      	ldr	r2, [pc, #180]	@ (80033c8 <DMA_CalcBaseAndBitshift+0x150>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d004      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a2c      	ldr	r2, [pc, #176]	@ (80033cc <DMA_CalcBaseAndBitshift+0x154>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d101      	bne.n	8003324 <DMA_CalcBaseAndBitshift+0xac>
 8003320:	2301      	movs	r3, #1
 8003322:	e000      	b.n	8003326 <DMA_CalcBaseAndBitshift+0xae>
 8003324:	2300      	movs	r3, #0
 8003326:	2b00      	cmp	r3, #0
 8003328:	d024      	beq.n	8003374 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	b2db      	uxtb	r3, r3
 8003330:	3b10      	subs	r3, #16
 8003332:	4a27      	ldr	r2, [pc, #156]	@ (80033d0 <DMA_CalcBaseAndBitshift+0x158>)
 8003334:	fba2 2303 	umull	r2, r3, r2, r3
 8003338:	091b      	lsrs	r3, r3, #4
 800333a:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	f003 0307 	and.w	r3, r3, #7
 8003342:	4a24      	ldr	r2, [pc, #144]	@ (80033d4 <DMA_CalcBaseAndBitshift+0x15c>)
 8003344:	5cd3      	ldrb	r3, [r2, r3]
 8003346:	461a      	mov	r2, r3
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	2b03      	cmp	r3, #3
 8003350:	d908      	bls.n	8003364 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	461a      	mov	r2, r3
 8003358:	4b1f      	ldr	r3, [pc, #124]	@ (80033d8 <DMA_CalcBaseAndBitshift+0x160>)
 800335a:	4013      	ands	r3, r2
 800335c:	1d1a      	adds	r2, r3, #4
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	659a      	str	r2, [r3, #88]	@ 0x58
 8003362:	e00d      	b.n	8003380 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	461a      	mov	r2, r3
 800336a:	4b1b      	ldr	r3, [pc, #108]	@ (80033d8 <DMA_CalcBaseAndBitshift+0x160>)
 800336c:	4013      	ands	r3, r2
 800336e:	687a      	ldr	r2, [r7, #4]
 8003370:	6593      	str	r3, [r2, #88]	@ 0x58
 8003372:	e005      	b.n	8003380 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003384:	4618      	mov	r0, r3
 8003386:	3714      	adds	r7, #20
 8003388:	46bd      	mov	sp, r7
 800338a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338e:	4770      	bx	lr
 8003390:	40020010 	.word	0x40020010
 8003394:	40020028 	.word	0x40020028
 8003398:	40020040 	.word	0x40020040
 800339c:	40020058 	.word	0x40020058
 80033a0:	40020070 	.word	0x40020070
 80033a4:	40020088 	.word	0x40020088
 80033a8:	400200a0 	.word	0x400200a0
 80033ac:	400200b8 	.word	0x400200b8
 80033b0:	40020410 	.word	0x40020410
 80033b4:	40020428 	.word	0x40020428
 80033b8:	40020440 	.word	0x40020440
 80033bc:	40020458 	.word	0x40020458
 80033c0:	40020470 	.word	0x40020470
 80033c4:	40020488 	.word	0x40020488
 80033c8:	400204a0 	.word	0x400204a0
 80033cc:	400204b8 	.word	0x400204b8
 80033d0:	aaaaaaab 	.word	0xaaaaaaab
 80033d4:	08017890 	.word	0x08017890
 80033d8:	fffffc00 	.word	0xfffffc00

080033dc <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 80033dc:	b480      	push	{r7}
 80033de:	b085      	sub	sp, #20
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033e4:	2300      	movs	r3, #0
 80033e6:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	699b      	ldr	r3, [r3, #24]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d120      	bne.n	8003432 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033f4:	2b03      	cmp	r3, #3
 80033f6:	d858      	bhi.n	80034aa <DMA_CheckFifoParam+0xce>
 80033f8:	a201      	add	r2, pc, #4	@ (adr r2, 8003400 <DMA_CheckFifoParam+0x24>)
 80033fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033fe:	bf00      	nop
 8003400:	08003411 	.word	0x08003411
 8003404:	08003423 	.word	0x08003423
 8003408:	08003411 	.word	0x08003411
 800340c:	080034ab 	.word	0x080034ab
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003414:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003418:	2b00      	cmp	r3, #0
 800341a:	d048      	beq.n	80034ae <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800341c:	2301      	movs	r3, #1
 800341e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003420:	e045      	b.n	80034ae <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003426:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800342a:	d142      	bne.n	80034b2 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800342c:	2301      	movs	r3, #1
 800342e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003430:	e03f      	b.n	80034b2 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	699b      	ldr	r3, [r3, #24]
 8003436:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800343a:	d123      	bne.n	8003484 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003440:	2b03      	cmp	r3, #3
 8003442:	d838      	bhi.n	80034b6 <DMA_CheckFifoParam+0xda>
 8003444:	a201      	add	r2, pc, #4	@ (adr r2, 800344c <DMA_CheckFifoParam+0x70>)
 8003446:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800344a:	bf00      	nop
 800344c:	0800345d 	.word	0x0800345d
 8003450:	08003463 	.word	0x08003463
 8003454:	0800345d 	.word	0x0800345d
 8003458:	08003475 	.word	0x08003475
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800345c:	2301      	movs	r3, #1
 800345e:	73fb      	strb	r3, [r7, #15]
        break;
 8003460:	e030      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003466:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800346a:	2b00      	cmp	r3, #0
 800346c:	d025      	beq.n	80034ba <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800346e:	2301      	movs	r3, #1
 8003470:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003472:	e022      	b.n	80034ba <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003478:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800347c:	d11f      	bne.n	80034be <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800347e:	2301      	movs	r3, #1
 8003480:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003482:	e01c      	b.n	80034be <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003488:	2b02      	cmp	r3, #2
 800348a:	d902      	bls.n	8003492 <DMA_CheckFifoParam+0xb6>
 800348c:	2b03      	cmp	r3, #3
 800348e:	d003      	beq.n	8003498 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8003490:	e018      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8003492:	2301      	movs	r3, #1
 8003494:	73fb      	strb	r3, [r7, #15]
        break;
 8003496:	e015      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800349c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d00e      	beq.n	80034c2 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80034a4:	2301      	movs	r3, #1
 80034a6:	73fb      	strb	r3, [r7, #15]
    break;
 80034a8:	e00b      	b.n	80034c2 <DMA_CheckFifoParam+0xe6>
        break;
 80034aa:	bf00      	nop
 80034ac:	e00a      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
        break;
 80034ae:	bf00      	nop
 80034b0:	e008      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
        break;
 80034b2:	bf00      	nop
 80034b4:	e006      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
        break;
 80034b6:	bf00      	nop
 80034b8:	e004      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
        break;
 80034ba:	bf00      	nop
 80034bc:	e002      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
        break;
 80034be:	bf00      	nop
 80034c0:	e000      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
    break;
 80034c2:	bf00      	nop
    }
  }

  return status;
 80034c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80034c6:	4618      	mov	r0, r3
 80034c8:	3714      	adds	r7, #20
 80034ca:	46bd      	mov	sp, r7
 80034cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d0:	4770      	bx	lr
 80034d2:	bf00      	nop

080034d4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b085      	sub	sp, #20
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4a38      	ldr	r2, [pc, #224]	@ (80035c8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d022      	beq.n	8003532 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a36      	ldr	r2, [pc, #216]	@ (80035cc <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d01d      	beq.n	8003532 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4a35      	ldr	r2, [pc, #212]	@ (80035d0 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d018      	beq.n	8003532 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a33      	ldr	r2, [pc, #204]	@ (80035d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d013      	beq.n	8003532 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	4a32      	ldr	r2, [pc, #200]	@ (80035d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8003510:	4293      	cmp	r3, r2
 8003512:	d00e      	beq.n	8003532 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a30      	ldr	r2, [pc, #192]	@ (80035dc <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d009      	beq.n	8003532 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	4a2f      	ldr	r2, [pc, #188]	@ (80035e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d004      	beq.n	8003532 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a2d      	ldr	r2, [pc, #180]	@ (80035e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d101      	bne.n	8003536 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8003532:	2301      	movs	r3, #1
 8003534:	e000      	b.n	8003538 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8003536:	2300      	movs	r3, #0
 8003538:	2b00      	cmp	r3, #0
 800353a:	d01a      	beq.n	8003572 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	b2db      	uxtb	r3, r3
 8003542:	3b08      	subs	r3, #8
 8003544:	4a28      	ldr	r2, [pc, #160]	@ (80035e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8003546:	fba2 2303 	umull	r2, r3, r2, r3
 800354a:	091b      	lsrs	r3, r3, #4
 800354c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800354e:	68fa      	ldr	r2, [r7, #12]
 8003550:	4b26      	ldr	r3, [pc, #152]	@ (80035ec <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8003552:	4413      	add	r3, r2
 8003554:	009b      	lsls	r3, r3, #2
 8003556:	461a      	mov	r2, r3
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	4a24      	ldr	r2, [pc, #144]	@ (80035f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8003560:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	f003 031f 	and.w	r3, r3, #31
 8003568:	2201      	movs	r2, #1
 800356a:	409a      	lsls	r2, r3
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8003570:	e024      	b.n	80035bc <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	b2db      	uxtb	r3, r3
 8003578:	3b10      	subs	r3, #16
 800357a:	4a1e      	ldr	r2, [pc, #120]	@ (80035f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800357c:	fba2 2303 	umull	r2, r3, r2, r3
 8003580:	091b      	lsrs	r3, r3, #4
 8003582:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	4a1c      	ldr	r2, [pc, #112]	@ (80035f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d806      	bhi.n	800359a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800358c:	68bb      	ldr	r3, [r7, #8]
 800358e:	4a1b      	ldr	r2, [pc, #108]	@ (80035fc <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d902      	bls.n	800359a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	3308      	adds	r3, #8
 8003598:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800359a:	68fa      	ldr	r2, [r7, #12]
 800359c:	4b18      	ldr	r3, [pc, #96]	@ (8003600 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800359e:	4413      	add	r3, r2
 80035a0:	009b      	lsls	r3, r3, #2
 80035a2:	461a      	mov	r2, r3
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	4a16      	ldr	r2, [pc, #88]	@ (8003604 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80035ac:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	f003 031f 	and.w	r3, r3, #31
 80035b4:	2201      	movs	r2, #1
 80035b6:	409a      	lsls	r2, r3
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80035bc:	bf00      	nop
 80035be:	3714      	adds	r7, #20
 80035c0:	46bd      	mov	sp, r7
 80035c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c6:	4770      	bx	lr
 80035c8:	58025408 	.word	0x58025408
 80035cc:	5802541c 	.word	0x5802541c
 80035d0:	58025430 	.word	0x58025430
 80035d4:	58025444 	.word	0x58025444
 80035d8:	58025458 	.word	0x58025458
 80035dc:	5802546c 	.word	0x5802546c
 80035e0:	58025480 	.word	0x58025480
 80035e4:	58025494 	.word	0x58025494
 80035e8:	cccccccd 	.word	0xcccccccd
 80035ec:	16009600 	.word	0x16009600
 80035f0:	58025880 	.word	0x58025880
 80035f4:	aaaaaaab 	.word	0xaaaaaaab
 80035f8:	400204b8 	.word	0x400204b8
 80035fc:	4002040f 	.word	0x4002040f
 8003600:	10008200 	.word	0x10008200
 8003604:	40020880 	.word	0x40020880

08003608 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003608:	b480      	push	{r7}
 800360a:	b085      	sub	sp, #20
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	b2db      	uxtb	r3, r3
 8003616:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d04a      	beq.n	80036b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	2b08      	cmp	r3, #8
 8003622:	d847      	bhi.n	80036b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4a25      	ldr	r2, [pc, #148]	@ (80036c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d022      	beq.n	8003674 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a24      	ldr	r2, [pc, #144]	@ (80036c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8003634:	4293      	cmp	r3, r2
 8003636:	d01d      	beq.n	8003674 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a22      	ldr	r2, [pc, #136]	@ (80036c8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d018      	beq.n	8003674 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4a21      	ldr	r2, [pc, #132]	@ (80036cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8003648:	4293      	cmp	r3, r2
 800364a:	d013      	beq.n	8003674 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a1f      	ldr	r2, [pc, #124]	@ (80036d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d00e      	beq.n	8003674 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4a1e      	ldr	r2, [pc, #120]	@ (80036d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800365c:	4293      	cmp	r3, r2
 800365e:	d009      	beq.n	8003674 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4a1c      	ldr	r2, [pc, #112]	@ (80036d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d004      	beq.n	8003674 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	4a1b      	ldr	r2, [pc, #108]	@ (80036dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8003670:	4293      	cmp	r3, r2
 8003672:	d101      	bne.n	8003678 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8003674:	2301      	movs	r3, #1
 8003676:	e000      	b.n	800367a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8003678:	2300      	movs	r3, #0
 800367a:	2b00      	cmp	r3, #0
 800367c:	d00a      	beq.n	8003694 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800367e:	68fa      	ldr	r2, [r7, #12]
 8003680:	4b17      	ldr	r3, [pc, #92]	@ (80036e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8003682:	4413      	add	r3, r2
 8003684:	009b      	lsls	r3, r3, #2
 8003686:	461a      	mov	r2, r3
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	4a15      	ldr	r2, [pc, #84]	@ (80036e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8003690:	671a      	str	r2, [r3, #112]	@ 0x70
 8003692:	e009      	b.n	80036a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003694:	68fa      	ldr	r2, [r7, #12]
 8003696:	4b14      	ldr	r3, [pc, #80]	@ (80036e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8003698:	4413      	add	r3, r2
 800369a:	009b      	lsls	r3, r3, #2
 800369c:	461a      	mov	r2, r3
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	4a11      	ldr	r2, [pc, #68]	@ (80036ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80036a6:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	3b01      	subs	r3, #1
 80036ac:	2201      	movs	r2, #1
 80036ae:	409a      	lsls	r2, r3
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 80036b4:	bf00      	nop
 80036b6:	3714      	adds	r7, #20
 80036b8:	46bd      	mov	sp, r7
 80036ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036be:	4770      	bx	lr
 80036c0:	58025408 	.word	0x58025408
 80036c4:	5802541c 	.word	0x5802541c
 80036c8:	58025430 	.word	0x58025430
 80036cc:	58025444 	.word	0x58025444
 80036d0:	58025458 	.word	0x58025458
 80036d4:	5802546c 	.word	0x5802546c
 80036d8:	58025480 	.word	0x58025480
 80036dc:	58025494 	.word	0x58025494
 80036e0:	1600963f 	.word	0x1600963f
 80036e4:	58025940 	.word	0x58025940
 80036e8:	1000823f 	.word	0x1000823f
 80036ec:	40020940 	.word	0x40020940

080036f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80036f0:	b480      	push	{r7}
 80036f2:	b089      	sub	sp, #36	@ 0x24
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
 80036f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80036fa:	2300      	movs	r3, #0
 80036fc:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80036fe:	4b89      	ldr	r3, [pc, #548]	@ (8003924 <HAL_GPIO_Init+0x234>)
 8003700:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003702:	e194      	b.n	8003a2e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	681a      	ldr	r2, [r3, #0]
 8003708:	2101      	movs	r1, #1
 800370a:	69fb      	ldr	r3, [r7, #28]
 800370c:	fa01 f303 	lsl.w	r3, r1, r3
 8003710:	4013      	ands	r3, r2
 8003712:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003714:	693b      	ldr	r3, [r7, #16]
 8003716:	2b00      	cmp	r3, #0
 8003718:	f000 8186 	beq.w	8003a28 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	f003 0303 	and.w	r3, r3, #3
 8003724:	2b01      	cmp	r3, #1
 8003726:	d005      	beq.n	8003734 <HAL_GPIO_Init+0x44>
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	f003 0303 	and.w	r3, r3, #3
 8003730:	2b02      	cmp	r3, #2
 8003732:	d130      	bne.n	8003796 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	689b      	ldr	r3, [r3, #8]
 8003738:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800373a:	69fb      	ldr	r3, [r7, #28]
 800373c:	005b      	lsls	r3, r3, #1
 800373e:	2203      	movs	r2, #3
 8003740:	fa02 f303 	lsl.w	r3, r2, r3
 8003744:	43db      	mvns	r3, r3
 8003746:	69ba      	ldr	r2, [r7, #24]
 8003748:	4013      	ands	r3, r2
 800374a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	68da      	ldr	r2, [r3, #12]
 8003750:	69fb      	ldr	r3, [r7, #28]
 8003752:	005b      	lsls	r3, r3, #1
 8003754:	fa02 f303 	lsl.w	r3, r2, r3
 8003758:	69ba      	ldr	r2, [r7, #24]
 800375a:	4313      	orrs	r3, r2
 800375c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	69ba      	ldr	r2, [r7, #24]
 8003762:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800376a:	2201      	movs	r2, #1
 800376c:	69fb      	ldr	r3, [r7, #28]
 800376e:	fa02 f303 	lsl.w	r3, r2, r3
 8003772:	43db      	mvns	r3, r3
 8003774:	69ba      	ldr	r2, [r7, #24]
 8003776:	4013      	ands	r3, r2
 8003778:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	091b      	lsrs	r3, r3, #4
 8003780:	f003 0201 	and.w	r2, r3, #1
 8003784:	69fb      	ldr	r3, [r7, #28]
 8003786:	fa02 f303 	lsl.w	r3, r2, r3
 800378a:	69ba      	ldr	r2, [r7, #24]
 800378c:	4313      	orrs	r3, r2
 800378e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	69ba      	ldr	r2, [r7, #24]
 8003794:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	f003 0303 	and.w	r3, r3, #3
 800379e:	2b03      	cmp	r3, #3
 80037a0:	d017      	beq.n	80037d2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	68db      	ldr	r3, [r3, #12]
 80037a6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80037a8:	69fb      	ldr	r3, [r7, #28]
 80037aa:	005b      	lsls	r3, r3, #1
 80037ac:	2203      	movs	r2, #3
 80037ae:	fa02 f303 	lsl.w	r3, r2, r3
 80037b2:	43db      	mvns	r3, r3
 80037b4:	69ba      	ldr	r2, [r7, #24]
 80037b6:	4013      	ands	r3, r2
 80037b8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	689a      	ldr	r2, [r3, #8]
 80037be:	69fb      	ldr	r3, [r7, #28]
 80037c0:	005b      	lsls	r3, r3, #1
 80037c2:	fa02 f303 	lsl.w	r3, r2, r3
 80037c6:	69ba      	ldr	r2, [r7, #24]
 80037c8:	4313      	orrs	r3, r2
 80037ca:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	69ba      	ldr	r2, [r7, #24]
 80037d0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	685b      	ldr	r3, [r3, #4]
 80037d6:	f003 0303 	and.w	r3, r3, #3
 80037da:	2b02      	cmp	r3, #2
 80037dc:	d123      	bne.n	8003826 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80037de:	69fb      	ldr	r3, [r7, #28]
 80037e0:	08da      	lsrs	r2, r3, #3
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	3208      	adds	r2, #8
 80037e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80037ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80037ec:	69fb      	ldr	r3, [r7, #28]
 80037ee:	f003 0307 	and.w	r3, r3, #7
 80037f2:	009b      	lsls	r3, r3, #2
 80037f4:	220f      	movs	r2, #15
 80037f6:	fa02 f303 	lsl.w	r3, r2, r3
 80037fa:	43db      	mvns	r3, r3
 80037fc:	69ba      	ldr	r2, [r7, #24]
 80037fe:	4013      	ands	r3, r2
 8003800:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	691a      	ldr	r2, [r3, #16]
 8003806:	69fb      	ldr	r3, [r7, #28]
 8003808:	f003 0307 	and.w	r3, r3, #7
 800380c:	009b      	lsls	r3, r3, #2
 800380e:	fa02 f303 	lsl.w	r3, r2, r3
 8003812:	69ba      	ldr	r2, [r7, #24]
 8003814:	4313      	orrs	r3, r2
 8003816:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003818:	69fb      	ldr	r3, [r7, #28]
 800381a:	08da      	lsrs	r2, r3, #3
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	3208      	adds	r2, #8
 8003820:	69b9      	ldr	r1, [r7, #24]
 8003822:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800382c:	69fb      	ldr	r3, [r7, #28]
 800382e:	005b      	lsls	r3, r3, #1
 8003830:	2203      	movs	r2, #3
 8003832:	fa02 f303 	lsl.w	r3, r2, r3
 8003836:	43db      	mvns	r3, r3
 8003838:	69ba      	ldr	r2, [r7, #24]
 800383a:	4013      	ands	r3, r2
 800383c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	f003 0203 	and.w	r2, r3, #3
 8003846:	69fb      	ldr	r3, [r7, #28]
 8003848:	005b      	lsls	r3, r3, #1
 800384a:	fa02 f303 	lsl.w	r3, r2, r3
 800384e:	69ba      	ldr	r2, [r7, #24]
 8003850:	4313      	orrs	r3, r2
 8003852:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	69ba      	ldr	r2, [r7, #24]
 8003858:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	685b      	ldr	r3, [r3, #4]
 800385e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003862:	2b00      	cmp	r3, #0
 8003864:	f000 80e0 	beq.w	8003a28 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003868:	4b2f      	ldr	r3, [pc, #188]	@ (8003928 <HAL_GPIO_Init+0x238>)
 800386a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800386e:	4a2e      	ldr	r2, [pc, #184]	@ (8003928 <HAL_GPIO_Init+0x238>)
 8003870:	f043 0302 	orr.w	r3, r3, #2
 8003874:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003878:	4b2b      	ldr	r3, [pc, #172]	@ (8003928 <HAL_GPIO_Init+0x238>)
 800387a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800387e:	f003 0302 	and.w	r3, r3, #2
 8003882:	60fb      	str	r3, [r7, #12]
 8003884:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003886:	4a29      	ldr	r2, [pc, #164]	@ (800392c <HAL_GPIO_Init+0x23c>)
 8003888:	69fb      	ldr	r3, [r7, #28]
 800388a:	089b      	lsrs	r3, r3, #2
 800388c:	3302      	adds	r3, #2
 800388e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003892:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003894:	69fb      	ldr	r3, [r7, #28]
 8003896:	f003 0303 	and.w	r3, r3, #3
 800389a:	009b      	lsls	r3, r3, #2
 800389c:	220f      	movs	r2, #15
 800389e:	fa02 f303 	lsl.w	r3, r2, r3
 80038a2:	43db      	mvns	r3, r3
 80038a4:	69ba      	ldr	r2, [r7, #24]
 80038a6:	4013      	ands	r3, r2
 80038a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	4a20      	ldr	r2, [pc, #128]	@ (8003930 <HAL_GPIO_Init+0x240>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d052      	beq.n	8003958 <HAL_GPIO_Init+0x268>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	4a1f      	ldr	r2, [pc, #124]	@ (8003934 <HAL_GPIO_Init+0x244>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d031      	beq.n	800391e <HAL_GPIO_Init+0x22e>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	4a1e      	ldr	r2, [pc, #120]	@ (8003938 <HAL_GPIO_Init+0x248>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d02b      	beq.n	800391a <HAL_GPIO_Init+0x22a>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	4a1d      	ldr	r2, [pc, #116]	@ (800393c <HAL_GPIO_Init+0x24c>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d025      	beq.n	8003916 <HAL_GPIO_Init+0x226>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	4a1c      	ldr	r2, [pc, #112]	@ (8003940 <HAL_GPIO_Init+0x250>)
 80038ce:	4293      	cmp	r3, r2
 80038d0:	d01f      	beq.n	8003912 <HAL_GPIO_Init+0x222>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	4a1b      	ldr	r2, [pc, #108]	@ (8003944 <HAL_GPIO_Init+0x254>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d019      	beq.n	800390e <HAL_GPIO_Init+0x21e>
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	4a1a      	ldr	r2, [pc, #104]	@ (8003948 <HAL_GPIO_Init+0x258>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d013      	beq.n	800390a <HAL_GPIO_Init+0x21a>
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	4a19      	ldr	r2, [pc, #100]	@ (800394c <HAL_GPIO_Init+0x25c>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d00d      	beq.n	8003906 <HAL_GPIO_Init+0x216>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	4a18      	ldr	r2, [pc, #96]	@ (8003950 <HAL_GPIO_Init+0x260>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d007      	beq.n	8003902 <HAL_GPIO_Init+0x212>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	4a17      	ldr	r2, [pc, #92]	@ (8003954 <HAL_GPIO_Init+0x264>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d101      	bne.n	80038fe <HAL_GPIO_Init+0x20e>
 80038fa:	2309      	movs	r3, #9
 80038fc:	e02d      	b.n	800395a <HAL_GPIO_Init+0x26a>
 80038fe:	230a      	movs	r3, #10
 8003900:	e02b      	b.n	800395a <HAL_GPIO_Init+0x26a>
 8003902:	2308      	movs	r3, #8
 8003904:	e029      	b.n	800395a <HAL_GPIO_Init+0x26a>
 8003906:	2307      	movs	r3, #7
 8003908:	e027      	b.n	800395a <HAL_GPIO_Init+0x26a>
 800390a:	2306      	movs	r3, #6
 800390c:	e025      	b.n	800395a <HAL_GPIO_Init+0x26a>
 800390e:	2305      	movs	r3, #5
 8003910:	e023      	b.n	800395a <HAL_GPIO_Init+0x26a>
 8003912:	2304      	movs	r3, #4
 8003914:	e021      	b.n	800395a <HAL_GPIO_Init+0x26a>
 8003916:	2303      	movs	r3, #3
 8003918:	e01f      	b.n	800395a <HAL_GPIO_Init+0x26a>
 800391a:	2302      	movs	r3, #2
 800391c:	e01d      	b.n	800395a <HAL_GPIO_Init+0x26a>
 800391e:	2301      	movs	r3, #1
 8003920:	e01b      	b.n	800395a <HAL_GPIO_Init+0x26a>
 8003922:	bf00      	nop
 8003924:	58000080 	.word	0x58000080
 8003928:	58024400 	.word	0x58024400
 800392c:	58000400 	.word	0x58000400
 8003930:	58020000 	.word	0x58020000
 8003934:	58020400 	.word	0x58020400
 8003938:	58020800 	.word	0x58020800
 800393c:	58020c00 	.word	0x58020c00
 8003940:	58021000 	.word	0x58021000
 8003944:	58021400 	.word	0x58021400
 8003948:	58021800 	.word	0x58021800
 800394c:	58021c00 	.word	0x58021c00
 8003950:	58022000 	.word	0x58022000
 8003954:	58022400 	.word	0x58022400
 8003958:	2300      	movs	r3, #0
 800395a:	69fa      	ldr	r2, [r7, #28]
 800395c:	f002 0203 	and.w	r2, r2, #3
 8003960:	0092      	lsls	r2, r2, #2
 8003962:	4093      	lsls	r3, r2
 8003964:	69ba      	ldr	r2, [r7, #24]
 8003966:	4313      	orrs	r3, r2
 8003968:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800396a:	4938      	ldr	r1, [pc, #224]	@ (8003a4c <HAL_GPIO_Init+0x35c>)
 800396c:	69fb      	ldr	r3, [r7, #28]
 800396e:	089b      	lsrs	r3, r3, #2
 8003970:	3302      	adds	r3, #2
 8003972:	69ba      	ldr	r2, [r7, #24]
 8003974:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003978:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003980:	693b      	ldr	r3, [r7, #16]
 8003982:	43db      	mvns	r3, r3
 8003984:	69ba      	ldr	r2, [r7, #24]
 8003986:	4013      	ands	r3, r2
 8003988:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003992:	2b00      	cmp	r3, #0
 8003994:	d003      	beq.n	800399e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003996:	69ba      	ldr	r2, [r7, #24]
 8003998:	693b      	ldr	r3, [r7, #16]
 800399a:	4313      	orrs	r3, r2
 800399c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800399e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80039a2:	69bb      	ldr	r3, [r7, #24]
 80039a4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80039a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	43db      	mvns	r3, r3
 80039b2:	69ba      	ldr	r2, [r7, #24]
 80039b4:	4013      	ands	r3, r2
 80039b6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d003      	beq.n	80039cc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80039c4:	69ba      	ldr	r2, [r7, #24]
 80039c6:	693b      	ldr	r3, [r7, #16]
 80039c8:	4313      	orrs	r3, r2
 80039ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80039cc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80039d0:	69bb      	ldr	r3, [r7, #24]
 80039d2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80039d4:	697b      	ldr	r3, [r7, #20]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80039da:	693b      	ldr	r3, [r7, #16]
 80039dc:	43db      	mvns	r3, r3
 80039de:	69ba      	ldr	r2, [r7, #24]
 80039e0:	4013      	ands	r3, r2
 80039e2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	685b      	ldr	r3, [r3, #4]
 80039e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d003      	beq.n	80039f8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80039f0:	69ba      	ldr	r2, [r7, #24]
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	4313      	orrs	r3, r2
 80039f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80039f8:	697b      	ldr	r3, [r7, #20]
 80039fa:	69ba      	ldr	r2, [r7, #24]
 80039fc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80039fe:	697b      	ldr	r3, [r7, #20]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003a04:	693b      	ldr	r3, [r7, #16]
 8003a06:	43db      	mvns	r3, r3
 8003a08:	69ba      	ldr	r2, [r7, #24]
 8003a0a:	4013      	ands	r3, r2
 8003a0c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d003      	beq.n	8003a22 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8003a1a:	69ba      	ldr	r2, [r7, #24]
 8003a1c:	693b      	ldr	r3, [r7, #16]
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003a22:	697b      	ldr	r3, [r7, #20]
 8003a24:	69ba      	ldr	r2, [r7, #24]
 8003a26:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003a28:	69fb      	ldr	r3, [r7, #28]
 8003a2a:	3301      	adds	r3, #1
 8003a2c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	681a      	ldr	r2, [r3, #0]
 8003a32:	69fb      	ldr	r3, [r7, #28]
 8003a34:	fa22 f303 	lsr.w	r3, r2, r3
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	f47f ae63 	bne.w	8003704 <HAL_GPIO_Init+0x14>
  }
}
 8003a3e:	bf00      	nop
 8003a40:	bf00      	nop
 8003a42:	3724      	adds	r7, #36	@ 0x24
 8003a44:	46bd      	mov	sp, r7
 8003a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4a:	4770      	bx	lr
 8003a4c:	58000400 	.word	0x58000400

08003a50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a50:	b480      	push	{r7}
 8003a52:	b083      	sub	sp, #12
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
 8003a58:	460b      	mov	r3, r1
 8003a5a:	807b      	strh	r3, [r7, #2]
 8003a5c:	4613      	mov	r3, r2
 8003a5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003a60:	787b      	ldrb	r3, [r7, #1]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d003      	beq.n	8003a6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003a66:	887a      	ldrh	r2, [r7, #2]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003a6c:	e003      	b.n	8003a76 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003a6e:	887b      	ldrh	r3, [r7, #2]
 8003a70:	041a      	lsls	r2, r3, #16
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	619a      	str	r2, [r3, #24]
}
 8003a76:	bf00      	nop
 8003a78:	370c      	adds	r7, #12
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a80:	4770      	bx	lr

08003a82 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003a82:	b480      	push	{r7}
 8003a84:	b085      	sub	sp, #20
 8003a86:	af00      	add	r7, sp, #0
 8003a88:	6078      	str	r0, [r7, #4]
 8003a8a:	460b      	mov	r3, r1
 8003a8c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	695b      	ldr	r3, [r3, #20]
 8003a92:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003a94:	887a      	ldrh	r2, [r7, #2]
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	4013      	ands	r3, r2
 8003a9a:	041a      	lsls	r2, r3, #16
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	43d9      	mvns	r1, r3
 8003aa0:	887b      	ldrh	r3, [r7, #2]
 8003aa2:	400b      	ands	r3, r1
 8003aa4:	431a      	orrs	r2, r3
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	619a      	str	r2, [r3, #24]
}
 8003aaa:	bf00      	nop
 8003aac:	3714      	adds	r7, #20
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab4:	4770      	bx	lr

08003ab6 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8003ab6:	b580      	push	{r7, lr}
 8003ab8:	b084      	sub	sp, #16
 8003aba:	af02      	add	r7, sp, #8
 8003abc:	6078      	str	r0, [r7, #4]
  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d101      	bne.n	8003ac8 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	e04f      	b.n	8003b68 <HAL_HCD_Init+0xb2>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8003ace:	b2db      	uxtb	r3, r3
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d106      	bne.n	8003ae2 <HAL_HCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8003adc:	6878      	ldr	r0, [r7, #4]
 8003ade:	f012 f95f 	bl	8015da0 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2203      	movs	r2, #3
 8003ae6:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4618      	mov	r0, r3
 8003af0:	f00a f8b3 	bl	800dc5a <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6818      	ldr	r0, [r3, #0]
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	7c1a      	ldrb	r2, [r3, #16]
 8003afc:	f88d 2000 	strb.w	r2, [sp]
 8003b00:	3304      	adds	r3, #4
 8003b02:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003b04:	f009 ff84 	bl	800da10 <USB_CoreInit>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d005      	beq.n	8003b1a <HAL_HCD_Init+0x64>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2202      	movs	r2, #2
 8003b12:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8003b16:	2301      	movs	r3, #1
 8003b18:	e026      	b.n	8003b68 <HAL_HCD_Init+0xb2>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	2101      	movs	r1, #1
 8003b20:	4618      	mov	r0, r3
 8003b22:	f00a f8ab 	bl	800dc7c <USB_SetCurrentMode>
 8003b26:	4603      	mov	r3, r0
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d005      	beq.n	8003b38 <HAL_HCD_Init+0x82>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2202      	movs	r2, #2
 8003b30:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8003b34:	2301      	movs	r3, #1
 8003b36:	e017      	b.n	8003b68 <HAL_HCD_Init+0xb2>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6818      	ldr	r0, [r3, #0]
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	7c1a      	ldrb	r2, [r3, #16]
 8003b40:	f88d 2000 	strb.w	r2, [sp]
 8003b44:	3304      	adds	r3, #4
 8003b46:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003b48:	f00b fada 	bl	800f100 <USB_HostInit>
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d005      	beq.n	8003b5e <HAL_HCD_Init+0xa8>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2202      	movs	r2, #2
 8003b56:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	e004      	b.n	8003b68 <HAL_HCD_Init+0xb2>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2201      	movs	r2, #1
 8003b62:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8003b66:	2300      	movs	r3, #0
}
 8003b68:	4618      	mov	r0, r3
 8003b6a:	3708      	adds	r7, #8
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	bd80      	pop	{r7, pc}

08003b70 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8003b70:	b590      	push	{r4, r7, lr}
 8003b72:	b08b      	sub	sp, #44	@ 0x2c
 8003b74:	af04      	add	r7, sp, #16
 8003b76:	6078      	str	r0, [r7, #4]
 8003b78:	4608      	mov	r0, r1
 8003b7a:	4611      	mov	r1, r2
 8003b7c:	461a      	mov	r2, r3
 8003b7e:	4603      	mov	r3, r0
 8003b80:	70fb      	strb	r3, [r7, #3]
 8003b82:	460b      	mov	r3, r1
 8003b84:	70bb      	strb	r3, [r7, #2]
 8003b86:	4613      	mov	r3, r2
 8003b88:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8003b8a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003b8c:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003b94:	2b01      	cmp	r3, #1
 8003b96:	d101      	bne.n	8003b9c <HAL_HCD_HC_Init+0x2c>
 8003b98:	2302      	movs	r3, #2
 8003b9a:	e09d      	b.n	8003cd8 <HAL_HCD_HC_Init+0x168>
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2201      	movs	r2, #1
 8003ba0:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8003ba4:	78fa      	ldrb	r2, [r7, #3]
 8003ba6:	6879      	ldr	r1, [r7, #4]
 8003ba8:	4613      	mov	r3, r2
 8003baa:	011b      	lsls	r3, r3, #4
 8003bac:	1a9b      	subs	r3, r3, r2
 8003bae:	009b      	lsls	r3, r3, #2
 8003bb0:	440b      	add	r3, r1
 8003bb2:	3319      	adds	r3, #25
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8003bb8:	78fa      	ldrb	r2, [r7, #3]
 8003bba:	6879      	ldr	r1, [r7, #4]
 8003bbc:	4613      	mov	r3, r2
 8003bbe:	011b      	lsls	r3, r3, #4
 8003bc0:	1a9b      	subs	r3, r3, r2
 8003bc2:	009b      	lsls	r3, r3, #2
 8003bc4:	440b      	add	r3, r1
 8003bc6:	3314      	adds	r3, #20
 8003bc8:	787a      	ldrb	r2, [r7, #1]
 8003bca:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003bcc:	78fa      	ldrb	r2, [r7, #3]
 8003bce:	6879      	ldr	r1, [r7, #4]
 8003bd0:	4613      	mov	r3, r2
 8003bd2:	011b      	lsls	r3, r3, #4
 8003bd4:	1a9b      	subs	r3, r3, r2
 8003bd6:	009b      	lsls	r3, r3, #2
 8003bd8:	440b      	add	r3, r1
 8003bda:	3315      	adds	r3, #21
 8003bdc:	78fa      	ldrb	r2, [r7, #3]
 8003bde:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8003be0:	78fa      	ldrb	r2, [r7, #3]
 8003be2:	6879      	ldr	r1, [r7, #4]
 8003be4:	4613      	mov	r3, r2
 8003be6:	011b      	lsls	r3, r3, #4
 8003be8:	1a9b      	subs	r3, r3, r2
 8003bea:	009b      	lsls	r3, r3, #2
 8003bec:	440b      	add	r3, r1
 8003bee:	3326      	adds	r3, #38	@ 0x26
 8003bf0:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8003bf4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8003bf6:	78fa      	ldrb	r2, [r7, #3]
 8003bf8:	78bb      	ldrb	r3, [r7, #2]
 8003bfa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003bfe:	b2d8      	uxtb	r0, r3
 8003c00:	6879      	ldr	r1, [r7, #4]
 8003c02:	4613      	mov	r3, r2
 8003c04:	011b      	lsls	r3, r3, #4
 8003c06:	1a9b      	subs	r3, r3, r2
 8003c08:	009b      	lsls	r3, r3, #2
 8003c0a:	440b      	add	r3, r1
 8003c0c:	3316      	adds	r3, #22
 8003c0e:	4602      	mov	r2, r0
 8003c10:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8003c12:	78fb      	ldrb	r3, [r7, #3]
 8003c14:	4619      	mov	r1, r3
 8003c16:	6878      	ldr	r0, [r7, #4]
 8003c18:	f000 fbc8 	bl	80043ac <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8003c1c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	da0a      	bge.n	8003c3a <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8003c24:	78fa      	ldrb	r2, [r7, #3]
 8003c26:	6879      	ldr	r1, [r7, #4]
 8003c28:	4613      	mov	r3, r2
 8003c2a:	011b      	lsls	r3, r3, #4
 8003c2c:	1a9b      	subs	r3, r3, r2
 8003c2e:	009b      	lsls	r3, r3, #2
 8003c30:	440b      	add	r3, r1
 8003c32:	3317      	adds	r3, #23
 8003c34:	2201      	movs	r2, #1
 8003c36:	701a      	strb	r2, [r3, #0]
 8003c38:	e009      	b.n	8003c4e <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8003c3a:	78fa      	ldrb	r2, [r7, #3]
 8003c3c:	6879      	ldr	r1, [r7, #4]
 8003c3e:	4613      	mov	r3, r2
 8003c40:	011b      	lsls	r3, r3, #4
 8003c42:	1a9b      	subs	r3, r3, r2
 8003c44:	009b      	lsls	r3, r3, #2
 8003c46:	440b      	add	r3, r1
 8003c48:	3317      	adds	r3, #23
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	4618      	mov	r0, r3
 8003c54:	f00b fb9e 	bl	800f394 <USB_GetHostSpeed>
 8003c58:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8003c5a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003c5e:	2b01      	cmp	r3, #1
 8003c60:	d10b      	bne.n	8003c7a <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8003c62:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003c66:	2b01      	cmp	r3, #1
 8003c68:	d107      	bne.n	8003c7a <HAL_HCD_HC_Init+0x10a>
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d104      	bne.n	8003c7a <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8003c70:	697b      	ldr	r3, [r7, #20]
 8003c72:	2bbc      	cmp	r3, #188	@ 0xbc
 8003c74:	d901      	bls.n	8003c7a <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8003c76:	23bc      	movs	r3, #188	@ 0xbc
 8003c78:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8003c7a:	78fa      	ldrb	r2, [r7, #3]
 8003c7c:	6879      	ldr	r1, [r7, #4]
 8003c7e:	4613      	mov	r3, r2
 8003c80:	011b      	lsls	r3, r3, #4
 8003c82:	1a9b      	subs	r3, r3, r2
 8003c84:	009b      	lsls	r3, r3, #2
 8003c86:	440b      	add	r3, r1
 8003c88:	3318      	adds	r3, #24
 8003c8a:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8003c8e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8003c90:	78fa      	ldrb	r2, [r7, #3]
 8003c92:	697b      	ldr	r3, [r7, #20]
 8003c94:	b298      	uxth	r0, r3
 8003c96:	6879      	ldr	r1, [r7, #4]
 8003c98:	4613      	mov	r3, r2
 8003c9a:	011b      	lsls	r3, r3, #4
 8003c9c:	1a9b      	subs	r3, r3, r2
 8003c9e:	009b      	lsls	r3, r3, #2
 8003ca0:	440b      	add	r3, r1
 8003ca2:	3328      	adds	r3, #40	@ 0x28
 8003ca4:	4602      	mov	r2, r0
 8003ca6:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6818      	ldr	r0, [r3, #0]
 8003cac:	697b      	ldr	r3, [r7, #20]
 8003cae:	b29b      	uxth	r3, r3
 8003cb0:	787c      	ldrb	r4, [r7, #1]
 8003cb2:	78ba      	ldrb	r2, [r7, #2]
 8003cb4:	78f9      	ldrb	r1, [r7, #3]
 8003cb6:	9302      	str	r3, [sp, #8]
 8003cb8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003cbc:	9301      	str	r3, [sp, #4]
 8003cbe:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003cc2:	9300      	str	r3, [sp, #0]
 8003cc4:	4623      	mov	r3, r4
 8003cc6:	f00b fb8d 	bl	800f3e4 <USB_HC_Init>
 8003cca:	4603      	mov	r3, r0
 8003ccc:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8003cd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cd8:	4618      	mov	r0, r3
 8003cda:	371c      	adds	r7, #28
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	bd90      	pop	{r4, r7, pc}

08003ce0 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b084      	sub	sp, #16
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
 8003ce8:	460b      	mov	r3, r1
 8003cea:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8003cec:	2300      	movs	r3, #0
 8003cee:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003cf6:	2b01      	cmp	r3, #1
 8003cf8:	d101      	bne.n	8003cfe <HAL_HCD_HC_Halt+0x1e>
 8003cfa:	2302      	movs	r3, #2
 8003cfc:	e00f      	b.n	8003d1e <HAL_HCD_HC_Halt+0x3e>
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2201      	movs	r2, #1
 8003d02:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	78fa      	ldrb	r2, [r7, #3]
 8003d0c:	4611      	mov	r1, r2
 8003d0e:	4618      	mov	r0, r3
 8003d10:	f00b ff0d 	bl	800fb2e <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2200      	movs	r2, #0
 8003d18:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8003d1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d1e:	4618      	mov	r0, r3
 8003d20:	3710      	adds	r7, #16
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bd80      	pop	{r7, pc}
	...

08003d28 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b082      	sub	sp, #8
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
 8003d30:	4608      	mov	r0, r1
 8003d32:	4611      	mov	r1, r2
 8003d34:	461a      	mov	r2, r3
 8003d36:	4603      	mov	r3, r0
 8003d38:	70fb      	strb	r3, [r7, #3]
 8003d3a:	460b      	mov	r3, r1
 8003d3c:	70bb      	strb	r3, [r7, #2]
 8003d3e:	4613      	mov	r3, r2
 8003d40:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8003d42:	78fa      	ldrb	r2, [r7, #3]
 8003d44:	6879      	ldr	r1, [r7, #4]
 8003d46:	4613      	mov	r3, r2
 8003d48:	011b      	lsls	r3, r3, #4
 8003d4a:	1a9b      	subs	r3, r3, r2
 8003d4c:	009b      	lsls	r3, r3, #2
 8003d4e:	440b      	add	r3, r1
 8003d50:	3317      	adds	r3, #23
 8003d52:	78ba      	ldrb	r2, [r7, #2]
 8003d54:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8003d56:	78fa      	ldrb	r2, [r7, #3]
 8003d58:	6879      	ldr	r1, [r7, #4]
 8003d5a:	4613      	mov	r3, r2
 8003d5c:	011b      	lsls	r3, r3, #4
 8003d5e:	1a9b      	subs	r3, r3, r2
 8003d60:	009b      	lsls	r3, r3, #2
 8003d62:	440b      	add	r3, r1
 8003d64:	3326      	adds	r3, #38	@ 0x26
 8003d66:	787a      	ldrb	r2, [r7, #1]
 8003d68:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8003d6a:	7c3b      	ldrb	r3, [r7, #16]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d114      	bne.n	8003d9a <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8003d70:	78fa      	ldrb	r2, [r7, #3]
 8003d72:	6879      	ldr	r1, [r7, #4]
 8003d74:	4613      	mov	r3, r2
 8003d76:	011b      	lsls	r3, r3, #4
 8003d78:	1a9b      	subs	r3, r3, r2
 8003d7a:	009b      	lsls	r3, r3, #2
 8003d7c:	440b      	add	r3, r1
 8003d7e:	332a      	adds	r3, #42	@ 0x2a
 8003d80:	2203      	movs	r2, #3
 8003d82:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8003d84:	78fa      	ldrb	r2, [r7, #3]
 8003d86:	6879      	ldr	r1, [r7, #4]
 8003d88:	4613      	mov	r3, r2
 8003d8a:	011b      	lsls	r3, r3, #4
 8003d8c:	1a9b      	subs	r3, r3, r2
 8003d8e:	009b      	lsls	r3, r3, #2
 8003d90:	440b      	add	r3, r1
 8003d92:	3319      	adds	r3, #25
 8003d94:	7f3a      	ldrb	r2, [r7, #28]
 8003d96:	701a      	strb	r2, [r3, #0]
 8003d98:	e009      	b.n	8003dae <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003d9a:	78fa      	ldrb	r2, [r7, #3]
 8003d9c:	6879      	ldr	r1, [r7, #4]
 8003d9e:	4613      	mov	r3, r2
 8003da0:	011b      	lsls	r3, r3, #4
 8003da2:	1a9b      	subs	r3, r3, r2
 8003da4:	009b      	lsls	r3, r3, #2
 8003da6:	440b      	add	r3, r1
 8003da8:	332a      	adds	r3, #42	@ 0x2a
 8003daa:	2202      	movs	r2, #2
 8003dac:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8003dae:	787b      	ldrb	r3, [r7, #1]
 8003db0:	2b03      	cmp	r3, #3
 8003db2:	f200 8102 	bhi.w	8003fba <HAL_HCD_HC_SubmitRequest+0x292>
 8003db6:	a201      	add	r2, pc, #4	@ (adr r2, 8003dbc <HAL_HCD_HC_SubmitRequest+0x94>)
 8003db8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dbc:	08003dcd 	.word	0x08003dcd
 8003dc0:	08003fa5 	.word	0x08003fa5
 8003dc4:	08003e91 	.word	0x08003e91
 8003dc8:	08003f1b 	.word	0x08003f1b
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8003dcc:	7c3b      	ldrb	r3, [r7, #16]
 8003dce:	2b01      	cmp	r3, #1
 8003dd0:	f040 80f5 	bne.w	8003fbe <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8003dd4:	78bb      	ldrb	r3, [r7, #2]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d12d      	bne.n	8003e36 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8003dda:	8b3b      	ldrh	r3, [r7, #24]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d109      	bne.n	8003df4 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8003de0:	78fa      	ldrb	r2, [r7, #3]
 8003de2:	6879      	ldr	r1, [r7, #4]
 8003de4:	4613      	mov	r3, r2
 8003de6:	011b      	lsls	r3, r3, #4
 8003de8:	1a9b      	subs	r3, r3, r2
 8003dea:	009b      	lsls	r3, r3, #2
 8003dec:	440b      	add	r3, r1
 8003dee:	333d      	adds	r3, #61	@ 0x3d
 8003df0:	2201      	movs	r2, #1
 8003df2:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8003df4:	78fa      	ldrb	r2, [r7, #3]
 8003df6:	6879      	ldr	r1, [r7, #4]
 8003df8:	4613      	mov	r3, r2
 8003dfa:	011b      	lsls	r3, r3, #4
 8003dfc:	1a9b      	subs	r3, r3, r2
 8003dfe:	009b      	lsls	r3, r3, #2
 8003e00:	440b      	add	r3, r1
 8003e02:	333d      	adds	r3, #61	@ 0x3d
 8003e04:	781b      	ldrb	r3, [r3, #0]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d10a      	bne.n	8003e20 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003e0a:	78fa      	ldrb	r2, [r7, #3]
 8003e0c:	6879      	ldr	r1, [r7, #4]
 8003e0e:	4613      	mov	r3, r2
 8003e10:	011b      	lsls	r3, r3, #4
 8003e12:	1a9b      	subs	r3, r3, r2
 8003e14:	009b      	lsls	r3, r3, #2
 8003e16:	440b      	add	r3, r1
 8003e18:	332a      	adds	r3, #42	@ 0x2a
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8003e1e:	e0ce      	b.n	8003fbe <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003e20:	78fa      	ldrb	r2, [r7, #3]
 8003e22:	6879      	ldr	r1, [r7, #4]
 8003e24:	4613      	mov	r3, r2
 8003e26:	011b      	lsls	r3, r3, #4
 8003e28:	1a9b      	subs	r3, r3, r2
 8003e2a:	009b      	lsls	r3, r3, #2
 8003e2c:	440b      	add	r3, r1
 8003e2e:	332a      	adds	r3, #42	@ 0x2a
 8003e30:	2202      	movs	r2, #2
 8003e32:	701a      	strb	r2, [r3, #0]
      break;
 8003e34:	e0c3      	b.n	8003fbe <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8003e36:	78fa      	ldrb	r2, [r7, #3]
 8003e38:	6879      	ldr	r1, [r7, #4]
 8003e3a:	4613      	mov	r3, r2
 8003e3c:	011b      	lsls	r3, r3, #4
 8003e3e:	1a9b      	subs	r3, r3, r2
 8003e40:	009b      	lsls	r3, r3, #2
 8003e42:	440b      	add	r3, r1
 8003e44:	331a      	adds	r3, #26
 8003e46:	781b      	ldrb	r3, [r3, #0]
 8003e48:	2b01      	cmp	r3, #1
 8003e4a:	f040 80b8 	bne.w	8003fbe <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8003e4e:	78fa      	ldrb	r2, [r7, #3]
 8003e50:	6879      	ldr	r1, [r7, #4]
 8003e52:	4613      	mov	r3, r2
 8003e54:	011b      	lsls	r3, r3, #4
 8003e56:	1a9b      	subs	r3, r3, r2
 8003e58:	009b      	lsls	r3, r3, #2
 8003e5a:	440b      	add	r3, r1
 8003e5c:	333c      	adds	r3, #60	@ 0x3c
 8003e5e:	781b      	ldrb	r3, [r3, #0]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d10a      	bne.n	8003e7a <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003e64:	78fa      	ldrb	r2, [r7, #3]
 8003e66:	6879      	ldr	r1, [r7, #4]
 8003e68:	4613      	mov	r3, r2
 8003e6a:	011b      	lsls	r3, r3, #4
 8003e6c:	1a9b      	subs	r3, r3, r2
 8003e6e:	009b      	lsls	r3, r3, #2
 8003e70:	440b      	add	r3, r1
 8003e72:	332a      	adds	r3, #42	@ 0x2a
 8003e74:	2200      	movs	r2, #0
 8003e76:	701a      	strb	r2, [r3, #0]
      break;
 8003e78:	e0a1      	b.n	8003fbe <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003e7a:	78fa      	ldrb	r2, [r7, #3]
 8003e7c:	6879      	ldr	r1, [r7, #4]
 8003e7e:	4613      	mov	r3, r2
 8003e80:	011b      	lsls	r3, r3, #4
 8003e82:	1a9b      	subs	r3, r3, r2
 8003e84:	009b      	lsls	r3, r3, #2
 8003e86:	440b      	add	r3, r1
 8003e88:	332a      	adds	r3, #42	@ 0x2a
 8003e8a:	2202      	movs	r2, #2
 8003e8c:	701a      	strb	r2, [r3, #0]
      break;
 8003e8e:	e096      	b.n	8003fbe <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8003e90:	78bb      	ldrb	r3, [r7, #2]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d120      	bne.n	8003ed8 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003e96:	78fa      	ldrb	r2, [r7, #3]
 8003e98:	6879      	ldr	r1, [r7, #4]
 8003e9a:	4613      	mov	r3, r2
 8003e9c:	011b      	lsls	r3, r3, #4
 8003e9e:	1a9b      	subs	r3, r3, r2
 8003ea0:	009b      	lsls	r3, r3, #2
 8003ea2:	440b      	add	r3, r1
 8003ea4:	333d      	adds	r3, #61	@ 0x3d
 8003ea6:	781b      	ldrb	r3, [r3, #0]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d10a      	bne.n	8003ec2 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003eac:	78fa      	ldrb	r2, [r7, #3]
 8003eae:	6879      	ldr	r1, [r7, #4]
 8003eb0:	4613      	mov	r3, r2
 8003eb2:	011b      	lsls	r3, r3, #4
 8003eb4:	1a9b      	subs	r3, r3, r2
 8003eb6:	009b      	lsls	r3, r3, #2
 8003eb8:	440b      	add	r3, r1
 8003eba:	332a      	adds	r3, #42	@ 0x2a
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8003ec0:	e07e      	b.n	8003fc0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003ec2:	78fa      	ldrb	r2, [r7, #3]
 8003ec4:	6879      	ldr	r1, [r7, #4]
 8003ec6:	4613      	mov	r3, r2
 8003ec8:	011b      	lsls	r3, r3, #4
 8003eca:	1a9b      	subs	r3, r3, r2
 8003ecc:	009b      	lsls	r3, r3, #2
 8003ece:	440b      	add	r3, r1
 8003ed0:	332a      	adds	r3, #42	@ 0x2a
 8003ed2:	2202      	movs	r2, #2
 8003ed4:	701a      	strb	r2, [r3, #0]
      break;
 8003ed6:	e073      	b.n	8003fc0 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8003ed8:	78fa      	ldrb	r2, [r7, #3]
 8003eda:	6879      	ldr	r1, [r7, #4]
 8003edc:	4613      	mov	r3, r2
 8003ede:	011b      	lsls	r3, r3, #4
 8003ee0:	1a9b      	subs	r3, r3, r2
 8003ee2:	009b      	lsls	r3, r3, #2
 8003ee4:	440b      	add	r3, r1
 8003ee6:	333c      	adds	r3, #60	@ 0x3c
 8003ee8:	781b      	ldrb	r3, [r3, #0]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d10a      	bne.n	8003f04 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003eee:	78fa      	ldrb	r2, [r7, #3]
 8003ef0:	6879      	ldr	r1, [r7, #4]
 8003ef2:	4613      	mov	r3, r2
 8003ef4:	011b      	lsls	r3, r3, #4
 8003ef6:	1a9b      	subs	r3, r3, r2
 8003ef8:	009b      	lsls	r3, r3, #2
 8003efa:	440b      	add	r3, r1
 8003efc:	332a      	adds	r3, #42	@ 0x2a
 8003efe:	2200      	movs	r2, #0
 8003f00:	701a      	strb	r2, [r3, #0]
      break;
 8003f02:	e05d      	b.n	8003fc0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003f04:	78fa      	ldrb	r2, [r7, #3]
 8003f06:	6879      	ldr	r1, [r7, #4]
 8003f08:	4613      	mov	r3, r2
 8003f0a:	011b      	lsls	r3, r3, #4
 8003f0c:	1a9b      	subs	r3, r3, r2
 8003f0e:	009b      	lsls	r3, r3, #2
 8003f10:	440b      	add	r3, r1
 8003f12:	332a      	adds	r3, #42	@ 0x2a
 8003f14:	2202      	movs	r2, #2
 8003f16:	701a      	strb	r2, [r3, #0]
      break;
 8003f18:	e052      	b.n	8003fc0 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8003f1a:	78bb      	ldrb	r3, [r7, #2]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d120      	bne.n	8003f62 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003f20:	78fa      	ldrb	r2, [r7, #3]
 8003f22:	6879      	ldr	r1, [r7, #4]
 8003f24:	4613      	mov	r3, r2
 8003f26:	011b      	lsls	r3, r3, #4
 8003f28:	1a9b      	subs	r3, r3, r2
 8003f2a:	009b      	lsls	r3, r3, #2
 8003f2c:	440b      	add	r3, r1
 8003f2e:	333d      	adds	r3, #61	@ 0x3d
 8003f30:	781b      	ldrb	r3, [r3, #0]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d10a      	bne.n	8003f4c <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003f36:	78fa      	ldrb	r2, [r7, #3]
 8003f38:	6879      	ldr	r1, [r7, #4]
 8003f3a:	4613      	mov	r3, r2
 8003f3c:	011b      	lsls	r3, r3, #4
 8003f3e:	1a9b      	subs	r3, r3, r2
 8003f40:	009b      	lsls	r3, r3, #2
 8003f42:	440b      	add	r3, r1
 8003f44:	332a      	adds	r3, #42	@ 0x2a
 8003f46:	2200      	movs	r2, #0
 8003f48:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8003f4a:	e039      	b.n	8003fc0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003f4c:	78fa      	ldrb	r2, [r7, #3]
 8003f4e:	6879      	ldr	r1, [r7, #4]
 8003f50:	4613      	mov	r3, r2
 8003f52:	011b      	lsls	r3, r3, #4
 8003f54:	1a9b      	subs	r3, r3, r2
 8003f56:	009b      	lsls	r3, r3, #2
 8003f58:	440b      	add	r3, r1
 8003f5a:	332a      	adds	r3, #42	@ 0x2a
 8003f5c:	2202      	movs	r2, #2
 8003f5e:	701a      	strb	r2, [r3, #0]
      break;
 8003f60:	e02e      	b.n	8003fc0 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8003f62:	78fa      	ldrb	r2, [r7, #3]
 8003f64:	6879      	ldr	r1, [r7, #4]
 8003f66:	4613      	mov	r3, r2
 8003f68:	011b      	lsls	r3, r3, #4
 8003f6a:	1a9b      	subs	r3, r3, r2
 8003f6c:	009b      	lsls	r3, r3, #2
 8003f6e:	440b      	add	r3, r1
 8003f70:	333c      	adds	r3, #60	@ 0x3c
 8003f72:	781b      	ldrb	r3, [r3, #0]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d10a      	bne.n	8003f8e <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003f78:	78fa      	ldrb	r2, [r7, #3]
 8003f7a:	6879      	ldr	r1, [r7, #4]
 8003f7c:	4613      	mov	r3, r2
 8003f7e:	011b      	lsls	r3, r3, #4
 8003f80:	1a9b      	subs	r3, r3, r2
 8003f82:	009b      	lsls	r3, r3, #2
 8003f84:	440b      	add	r3, r1
 8003f86:	332a      	adds	r3, #42	@ 0x2a
 8003f88:	2200      	movs	r2, #0
 8003f8a:	701a      	strb	r2, [r3, #0]
      break;
 8003f8c:	e018      	b.n	8003fc0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003f8e:	78fa      	ldrb	r2, [r7, #3]
 8003f90:	6879      	ldr	r1, [r7, #4]
 8003f92:	4613      	mov	r3, r2
 8003f94:	011b      	lsls	r3, r3, #4
 8003f96:	1a9b      	subs	r3, r3, r2
 8003f98:	009b      	lsls	r3, r3, #2
 8003f9a:	440b      	add	r3, r1
 8003f9c:	332a      	adds	r3, #42	@ 0x2a
 8003f9e:	2202      	movs	r2, #2
 8003fa0:	701a      	strb	r2, [r3, #0]
      break;
 8003fa2:	e00d      	b.n	8003fc0 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003fa4:	78fa      	ldrb	r2, [r7, #3]
 8003fa6:	6879      	ldr	r1, [r7, #4]
 8003fa8:	4613      	mov	r3, r2
 8003faa:	011b      	lsls	r3, r3, #4
 8003fac:	1a9b      	subs	r3, r3, r2
 8003fae:	009b      	lsls	r3, r3, #2
 8003fb0:	440b      	add	r3, r1
 8003fb2:	332a      	adds	r3, #42	@ 0x2a
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	701a      	strb	r2, [r3, #0]
      break;
 8003fb8:	e002      	b.n	8003fc0 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8003fba:	bf00      	nop
 8003fbc:	e000      	b.n	8003fc0 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8003fbe:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8003fc0:	78fa      	ldrb	r2, [r7, #3]
 8003fc2:	6879      	ldr	r1, [r7, #4]
 8003fc4:	4613      	mov	r3, r2
 8003fc6:	011b      	lsls	r3, r3, #4
 8003fc8:	1a9b      	subs	r3, r3, r2
 8003fca:	009b      	lsls	r3, r3, #2
 8003fcc:	440b      	add	r3, r1
 8003fce:	332c      	adds	r3, #44	@ 0x2c
 8003fd0:	697a      	ldr	r2, [r7, #20]
 8003fd2:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8003fd4:	78fa      	ldrb	r2, [r7, #3]
 8003fd6:	8b39      	ldrh	r1, [r7, #24]
 8003fd8:	6878      	ldr	r0, [r7, #4]
 8003fda:	4613      	mov	r3, r2
 8003fdc:	011b      	lsls	r3, r3, #4
 8003fde:	1a9b      	subs	r3, r3, r2
 8003fe0:	009b      	lsls	r3, r3, #2
 8003fe2:	4403      	add	r3, r0
 8003fe4:	3334      	adds	r3, #52	@ 0x34
 8003fe6:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8003fe8:	78fa      	ldrb	r2, [r7, #3]
 8003fea:	6879      	ldr	r1, [r7, #4]
 8003fec:	4613      	mov	r3, r2
 8003fee:	011b      	lsls	r3, r3, #4
 8003ff0:	1a9b      	subs	r3, r3, r2
 8003ff2:	009b      	lsls	r3, r3, #2
 8003ff4:	440b      	add	r3, r1
 8003ff6:	334c      	adds	r3, #76	@ 0x4c
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8003ffc:	78fa      	ldrb	r2, [r7, #3]
 8003ffe:	6879      	ldr	r1, [r7, #4]
 8004000:	4613      	mov	r3, r2
 8004002:	011b      	lsls	r3, r3, #4
 8004004:	1a9b      	subs	r3, r3, r2
 8004006:	009b      	lsls	r3, r3, #2
 8004008:	440b      	add	r3, r1
 800400a:	3338      	adds	r3, #56	@ 0x38
 800400c:	2200      	movs	r2, #0
 800400e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8004010:	78fa      	ldrb	r2, [r7, #3]
 8004012:	6879      	ldr	r1, [r7, #4]
 8004014:	4613      	mov	r3, r2
 8004016:	011b      	lsls	r3, r3, #4
 8004018:	1a9b      	subs	r3, r3, r2
 800401a:	009b      	lsls	r3, r3, #2
 800401c:	440b      	add	r3, r1
 800401e:	3315      	adds	r3, #21
 8004020:	78fa      	ldrb	r2, [r7, #3]
 8004022:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8004024:	78fa      	ldrb	r2, [r7, #3]
 8004026:	6879      	ldr	r1, [r7, #4]
 8004028:	4613      	mov	r3, r2
 800402a:	011b      	lsls	r3, r3, #4
 800402c:	1a9b      	subs	r3, r3, r2
 800402e:	009b      	lsls	r3, r3, #2
 8004030:	440b      	add	r3, r1
 8004032:	334d      	adds	r3, #77	@ 0x4d
 8004034:	2200      	movs	r2, #0
 8004036:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6818      	ldr	r0, [r3, #0]
 800403c:	78fa      	ldrb	r2, [r7, #3]
 800403e:	4613      	mov	r3, r2
 8004040:	011b      	lsls	r3, r3, #4
 8004042:	1a9b      	subs	r3, r3, r2
 8004044:	009b      	lsls	r3, r3, #2
 8004046:	3310      	adds	r3, #16
 8004048:	687a      	ldr	r2, [r7, #4]
 800404a:	4413      	add	r3, r2
 800404c:	1d19      	adds	r1, r3, #4
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	799b      	ldrb	r3, [r3, #6]
 8004052:	461a      	mov	r2, r3
 8004054:	f00b faea 	bl	800f62c <USB_HC_StartXfer>
 8004058:	4603      	mov	r3, r0
}
 800405a:	4618      	mov	r0, r3
 800405c:	3708      	adds	r7, #8
 800405e:	46bd      	mov	sp, r7
 8004060:	bd80      	pop	{r7, pc}
 8004062:	bf00      	nop

08004064 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b086      	sub	sp, #24
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004072:	693b      	ldr	r3, [r7, #16]
 8004074:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4618      	mov	r0, r3
 800407c:	f00a ff7e 	bl	800ef7c <USB_GetMode>
 8004080:	4603      	mov	r3, r0
 8004082:	2b01      	cmp	r3, #1
 8004084:	f040 80fb 	bne.w	800427e <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4618      	mov	r0, r3
 800408e:	f00a fec1 	bl	800ee14 <USB_ReadInterrupts>
 8004092:	4603      	mov	r3, r0
 8004094:	2b00      	cmp	r3, #0
 8004096:	f000 80f1 	beq.w	800427c <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4618      	mov	r0, r3
 80040a0:	f00a feb8 	bl	800ee14 <USB_ReadInterrupts>
 80040a4:	4603      	mov	r3, r0
 80040a6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80040aa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80040ae:	d104      	bne.n	80040ba <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80040b8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	4618      	mov	r0, r3
 80040c0:	f00a fea8 	bl	800ee14 <USB_ReadInterrupts>
 80040c4:	4603      	mov	r3, r0
 80040c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80040ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80040ce:	d104      	bne.n	80040da <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80040d8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	4618      	mov	r0, r3
 80040e0:	f00a fe98 	bl	800ee14 <USB_ReadInterrupts>
 80040e4:	4603      	mov	r3, r0
 80040e6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80040ea:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80040ee:	d104      	bne.n	80040fa <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80040f8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	4618      	mov	r0, r3
 8004100:	f00a fe88 	bl	800ee14 <USB_ReadInterrupts>
 8004104:	4603      	mov	r3, r0
 8004106:	f003 0302 	and.w	r3, r3, #2
 800410a:	2b02      	cmp	r3, #2
 800410c:	d103      	bne.n	8004116 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	2202      	movs	r2, #2
 8004114:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4618      	mov	r0, r3
 800411c:	f00a fe7a 	bl	800ee14 <USB_ReadInterrupts>
 8004120:	4603      	mov	r3, r0
 8004122:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004126:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800412a:	d120      	bne.n	800416e <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8004134:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f003 0301 	and.w	r3, r3, #1
 8004142:	2b00      	cmp	r3, #0
 8004144:	d113      	bne.n	800416e <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8004146:	2110      	movs	r1, #16
 8004148:	6938      	ldr	r0, [r7, #16]
 800414a:	f009 ff41 	bl	800dfd0 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 800414e:	6938      	ldr	r0, [r7, #16]
 8004150:	f009 ff70 	bl	800e034 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	7a5b      	ldrb	r3, [r3, #9]
 8004158:	2b02      	cmp	r3, #2
 800415a:	d105      	bne.n	8004168 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	2101      	movs	r1, #1
 8004162:	4618      	mov	r0, r3
 8004164:	f00b f876 	bl	800f254 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8004168:	6878      	ldr	r0, [r7, #4]
 800416a:	f011 fea9 	bl	8015ec0 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	4618      	mov	r0, r3
 8004174:	f00a fe4e 	bl	800ee14 <USB_ReadInterrupts>
 8004178:	4603      	mov	r3, r0
 800417a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800417e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004182:	d102      	bne.n	800418a <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8004184:	6878      	ldr	r0, [r7, #4]
 8004186:	f001 fd4d 	bl	8005c24 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	4618      	mov	r0, r3
 8004190:	f00a fe40 	bl	800ee14 <USB_ReadInterrupts>
 8004194:	4603      	mov	r3, r0
 8004196:	f003 0308 	and.w	r3, r3, #8
 800419a:	2b08      	cmp	r3, #8
 800419c:	d106      	bne.n	80041ac <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800419e:	6878      	ldr	r0, [r7, #4]
 80041a0:	f011 fe72 	bl	8015e88 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	2208      	movs	r2, #8
 80041aa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4618      	mov	r0, r3
 80041b2:	f00a fe2f 	bl	800ee14 <USB_ReadInterrupts>
 80041b6:	4603      	mov	r3, r0
 80041b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041bc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80041c0:	d139      	bne.n	8004236 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4618      	mov	r0, r3
 80041c8:	f00b fca0 	bl	800fb0c <USB_HC_ReadInterrupt>
 80041cc:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80041ce:	2300      	movs	r3, #0
 80041d0:	617b      	str	r3, [r7, #20]
 80041d2:	e025      	b.n	8004220 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80041d4:	697b      	ldr	r3, [r7, #20]
 80041d6:	f003 030f 	and.w	r3, r3, #15
 80041da:	68ba      	ldr	r2, [r7, #8]
 80041dc:	fa22 f303 	lsr.w	r3, r2, r3
 80041e0:	f003 0301 	and.w	r3, r3, #1
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d018      	beq.n	800421a <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80041e8:	697b      	ldr	r3, [r7, #20]
 80041ea:	015a      	lsls	r2, r3, #5
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	4413      	add	r3, r2
 80041f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80041fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80041fe:	d106      	bne.n	800420e <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8004200:	697b      	ldr	r3, [r7, #20]
 8004202:	b2db      	uxtb	r3, r3
 8004204:	4619      	mov	r1, r3
 8004206:	6878      	ldr	r0, [r7, #4]
 8004208:	f000 f905 	bl	8004416 <HCD_HC_IN_IRQHandler>
 800420c:	e005      	b.n	800421a <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 800420e:	697b      	ldr	r3, [r7, #20]
 8004210:	b2db      	uxtb	r3, r3
 8004212:	4619      	mov	r1, r3
 8004214:	6878      	ldr	r0, [r7, #4]
 8004216:	f000 ff67 	bl	80050e8 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800421a:	697b      	ldr	r3, [r7, #20]
 800421c:	3301      	adds	r3, #1
 800421e:	617b      	str	r3, [r7, #20]
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	795b      	ldrb	r3, [r3, #5]
 8004224:	461a      	mov	r2, r3
 8004226:	697b      	ldr	r3, [r7, #20]
 8004228:	4293      	cmp	r3, r2
 800422a:	d3d3      	bcc.n	80041d4 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004234:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	4618      	mov	r0, r3
 800423c:	f00a fdea 	bl	800ee14 <USB_ReadInterrupts>
 8004240:	4603      	mov	r3, r0
 8004242:	f003 0310 	and.w	r3, r3, #16
 8004246:	2b10      	cmp	r3, #16
 8004248:	d101      	bne.n	800424e <HAL_HCD_IRQHandler+0x1ea>
 800424a:	2301      	movs	r3, #1
 800424c:	e000      	b.n	8004250 <HAL_HCD_IRQHandler+0x1ec>
 800424e:	2300      	movs	r3, #0
 8004250:	2b00      	cmp	r3, #0
 8004252:	d014      	beq.n	800427e <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	699a      	ldr	r2, [r3, #24]
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f022 0210 	bic.w	r2, r2, #16
 8004262:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8004264:	6878      	ldr	r0, [r7, #4]
 8004266:	f001 fbfe 	bl	8005a66 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	699a      	ldr	r2, [r3, #24]
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f042 0210 	orr.w	r2, r2, #16
 8004278:	619a      	str	r2, [r3, #24]
 800427a:	e000      	b.n	800427e <HAL_HCD_IRQHandler+0x21a>
      return;
 800427c:	bf00      	nop
    }
  }
}
 800427e:	3718      	adds	r7, #24
 8004280:	46bd      	mov	sp, r7
 8004282:	bd80      	pop	{r7, pc}

08004284 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b082      	sub	sp, #8
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8004292:	2b01      	cmp	r3, #1
 8004294:	d101      	bne.n	800429a <HAL_HCD_Start+0x16>
 8004296:	2302      	movs	r3, #2
 8004298:	e013      	b.n	80042c2 <HAL_HCD_Start+0x3e>
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2201      	movs	r2, #1
 800429e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	2101      	movs	r1, #1
 80042a8:	4618      	mov	r0, r3
 80042aa:	f00b f83a 	bl	800f322 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4618      	mov	r0, r3
 80042b4:	f009 fcc0 	bl	800dc38 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2200      	movs	r2, #0
 80042bc:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80042c0:	2300      	movs	r3, #0
}
 80042c2:	4618      	mov	r0, r3
 80042c4:	3708      	adds	r7, #8
 80042c6:	46bd      	mov	sp, r7
 80042c8:	bd80      	pop	{r7, pc}

080042ca <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80042ca:	b580      	push	{r7, lr}
 80042cc:	b082      	sub	sp, #8
 80042ce:	af00      	add	r7, sp, #0
 80042d0:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80042d8:	2b01      	cmp	r3, #1
 80042da:	d101      	bne.n	80042e0 <HAL_HCD_Stop+0x16>
 80042dc:	2302      	movs	r3, #2
 80042de:	e00d      	b.n	80042fc <HAL_HCD_Stop+0x32>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2201      	movs	r2, #1
 80042e4:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	4618      	mov	r0, r3
 80042ee:	f00b fd7b 	bl	800fde8 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2200      	movs	r2, #0
 80042f6:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80042fa:	2300      	movs	r3, #0
}
 80042fc:	4618      	mov	r0, r3
 80042fe:	3708      	adds	r7, #8
 8004300:	46bd      	mov	sp, r7
 8004302:	bd80      	pop	{r7, pc}

08004304 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b082      	sub	sp, #8
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4618      	mov	r0, r3
 8004312:	f00a ffdc 	bl	800f2ce <USB_ResetPort>
 8004316:	4603      	mov	r3, r0
}
 8004318:	4618      	mov	r0, r3
 800431a:	3708      	adds	r7, #8
 800431c:	46bd      	mov	sp, r7
 800431e:	bd80      	pop	{r7, pc}

08004320 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8004320:	b480      	push	{r7}
 8004322:	b083      	sub	sp, #12
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
 8004328:	460b      	mov	r3, r1
 800432a:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 800432c:	78fa      	ldrb	r2, [r7, #3]
 800432e:	6879      	ldr	r1, [r7, #4]
 8004330:	4613      	mov	r3, r2
 8004332:	011b      	lsls	r3, r3, #4
 8004334:	1a9b      	subs	r3, r3, r2
 8004336:	009b      	lsls	r3, r3, #2
 8004338:	440b      	add	r3, r1
 800433a:	334c      	adds	r3, #76	@ 0x4c
 800433c:	781b      	ldrb	r3, [r3, #0]
}
 800433e:	4618      	mov	r0, r3
 8004340:	370c      	adds	r7, #12
 8004342:	46bd      	mov	sp, r7
 8004344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004348:	4770      	bx	lr

0800434a <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 800434a:	b480      	push	{r7}
 800434c:	b083      	sub	sp, #12
 800434e:	af00      	add	r7, sp, #0
 8004350:	6078      	str	r0, [r7, #4]
 8004352:	460b      	mov	r3, r1
 8004354:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8004356:	78fa      	ldrb	r2, [r7, #3]
 8004358:	6879      	ldr	r1, [r7, #4]
 800435a:	4613      	mov	r3, r2
 800435c:	011b      	lsls	r3, r3, #4
 800435e:	1a9b      	subs	r3, r3, r2
 8004360:	009b      	lsls	r3, r3, #2
 8004362:	440b      	add	r3, r1
 8004364:	3338      	adds	r3, #56	@ 0x38
 8004366:	681b      	ldr	r3, [r3, #0]
}
 8004368:	4618      	mov	r0, r3
 800436a:	370c      	adds	r7, #12
 800436c:	46bd      	mov	sp, r7
 800436e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004372:	4770      	bx	lr

08004374 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b082      	sub	sp, #8
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4618      	mov	r0, r3
 8004382:	f00b f81e 	bl	800f3c2 <USB_GetCurrentFrame>
 8004386:	4603      	mov	r3, r0
}
 8004388:	4618      	mov	r0, r3
 800438a:	3708      	adds	r7, #8
 800438c:	46bd      	mov	sp, r7
 800438e:	bd80      	pop	{r7, pc}

08004390 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b082      	sub	sp, #8
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4618      	mov	r0, r3
 800439e:	f00a fff9 	bl	800f394 <USB_GetHostSpeed>
 80043a2:	4603      	mov	r3, r0
}
 80043a4:	4618      	mov	r0, r3
 80043a6:	3708      	adds	r7, #8
 80043a8:	46bd      	mov	sp, r7
 80043aa:	bd80      	pop	{r7, pc}

080043ac <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80043ac:	b480      	push	{r7}
 80043ae:	b083      	sub	sp, #12
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
 80043b4:	460b      	mov	r3, r1
 80043b6:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 80043b8:	78fa      	ldrb	r2, [r7, #3]
 80043ba:	6879      	ldr	r1, [r7, #4]
 80043bc:	4613      	mov	r3, r2
 80043be:	011b      	lsls	r3, r3, #4
 80043c0:	1a9b      	subs	r3, r3, r2
 80043c2:	009b      	lsls	r3, r3, #2
 80043c4:	440b      	add	r3, r1
 80043c6:	331a      	adds	r3, #26
 80043c8:	2200      	movs	r2, #0
 80043ca:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 80043cc:	78fa      	ldrb	r2, [r7, #3]
 80043ce:	6879      	ldr	r1, [r7, #4]
 80043d0:	4613      	mov	r3, r2
 80043d2:	011b      	lsls	r3, r3, #4
 80043d4:	1a9b      	subs	r3, r3, r2
 80043d6:	009b      	lsls	r3, r3, #2
 80043d8:	440b      	add	r3, r1
 80043da:	331b      	adds	r3, #27
 80043dc:	2200      	movs	r2, #0
 80043de:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 80043e0:	78fa      	ldrb	r2, [r7, #3]
 80043e2:	6879      	ldr	r1, [r7, #4]
 80043e4:	4613      	mov	r3, r2
 80043e6:	011b      	lsls	r3, r3, #4
 80043e8:	1a9b      	subs	r3, r3, r2
 80043ea:	009b      	lsls	r3, r3, #2
 80043ec:	440b      	add	r3, r1
 80043ee:	3325      	adds	r3, #37	@ 0x25
 80043f0:	2200      	movs	r2, #0
 80043f2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 80043f4:	78fa      	ldrb	r2, [r7, #3]
 80043f6:	6879      	ldr	r1, [r7, #4]
 80043f8:	4613      	mov	r3, r2
 80043fa:	011b      	lsls	r3, r3, #4
 80043fc:	1a9b      	subs	r3, r3, r2
 80043fe:	009b      	lsls	r3, r3, #2
 8004400:	440b      	add	r3, r1
 8004402:	3324      	adds	r3, #36	@ 0x24
 8004404:	2200      	movs	r2, #0
 8004406:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8004408:	2300      	movs	r3, #0
}
 800440a:	4618      	mov	r0, r3
 800440c:	370c      	adds	r7, #12
 800440e:	46bd      	mov	sp, r7
 8004410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004414:	4770      	bx	lr

08004416 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004416:	b580      	push	{r7, lr}
 8004418:	b086      	sub	sp, #24
 800441a:	af00      	add	r7, sp, #0
 800441c:	6078      	str	r0, [r7, #4]
 800441e:	460b      	mov	r3, r1
 8004420:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004428:	697b      	ldr	r3, [r7, #20]
 800442a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	78fa      	ldrb	r2, [r7, #3]
 8004432:	4611      	mov	r1, r2
 8004434:	4618      	mov	r0, r3
 8004436:	f00a fd00 	bl	800ee3a <USB_ReadChInterrupts>
 800443a:	4603      	mov	r3, r0
 800443c:	f003 0304 	and.w	r3, r3, #4
 8004440:	2b04      	cmp	r3, #4
 8004442:	d11a      	bne.n	800447a <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8004444:	78fb      	ldrb	r3, [r7, #3]
 8004446:	015a      	lsls	r2, r3, #5
 8004448:	693b      	ldr	r3, [r7, #16]
 800444a:	4413      	add	r3, r2
 800444c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004450:	461a      	mov	r2, r3
 8004452:	2304      	movs	r3, #4
 8004454:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8004456:	78fa      	ldrb	r2, [r7, #3]
 8004458:	6879      	ldr	r1, [r7, #4]
 800445a:	4613      	mov	r3, r2
 800445c:	011b      	lsls	r3, r3, #4
 800445e:	1a9b      	subs	r3, r3, r2
 8004460:	009b      	lsls	r3, r3, #2
 8004462:	440b      	add	r3, r1
 8004464:	334d      	adds	r3, #77	@ 0x4d
 8004466:	2207      	movs	r2, #7
 8004468:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	78fa      	ldrb	r2, [r7, #3]
 8004470:	4611      	mov	r1, r2
 8004472:	4618      	mov	r0, r3
 8004474:	f00b fb5b 	bl	800fb2e <USB_HC_Halt>
 8004478:	e09e      	b.n	80045b8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	78fa      	ldrb	r2, [r7, #3]
 8004480:	4611      	mov	r1, r2
 8004482:	4618      	mov	r0, r3
 8004484:	f00a fcd9 	bl	800ee3a <USB_ReadChInterrupts>
 8004488:	4603      	mov	r3, r0
 800448a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800448e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004492:	d11b      	bne.n	80044cc <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8004494:	78fb      	ldrb	r3, [r7, #3]
 8004496:	015a      	lsls	r2, r3, #5
 8004498:	693b      	ldr	r3, [r7, #16]
 800449a:	4413      	add	r3, r2
 800449c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80044a0:	461a      	mov	r2, r3
 80044a2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80044a6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 80044a8:	78fa      	ldrb	r2, [r7, #3]
 80044aa:	6879      	ldr	r1, [r7, #4]
 80044ac:	4613      	mov	r3, r2
 80044ae:	011b      	lsls	r3, r3, #4
 80044b0:	1a9b      	subs	r3, r3, r2
 80044b2:	009b      	lsls	r3, r3, #2
 80044b4:	440b      	add	r3, r1
 80044b6:	334d      	adds	r3, #77	@ 0x4d
 80044b8:	2208      	movs	r2, #8
 80044ba:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	78fa      	ldrb	r2, [r7, #3]
 80044c2:	4611      	mov	r1, r2
 80044c4:	4618      	mov	r0, r3
 80044c6:	f00b fb32 	bl	800fb2e <USB_HC_Halt>
 80044ca:	e075      	b.n	80045b8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	78fa      	ldrb	r2, [r7, #3]
 80044d2:	4611      	mov	r1, r2
 80044d4:	4618      	mov	r0, r3
 80044d6:	f00a fcb0 	bl	800ee3a <USB_ReadChInterrupts>
 80044da:	4603      	mov	r3, r0
 80044dc:	f003 0308 	and.w	r3, r3, #8
 80044e0:	2b08      	cmp	r3, #8
 80044e2:	d11a      	bne.n	800451a <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80044e4:	78fb      	ldrb	r3, [r7, #3]
 80044e6:	015a      	lsls	r2, r3, #5
 80044e8:	693b      	ldr	r3, [r7, #16]
 80044ea:	4413      	add	r3, r2
 80044ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80044f0:	461a      	mov	r2, r3
 80044f2:	2308      	movs	r3, #8
 80044f4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80044f6:	78fa      	ldrb	r2, [r7, #3]
 80044f8:	6879      	ldr	r1, [r7, #4]
 80044fa:	4613      	mov	r3, r2
 80044fc:	011b      	lsls	r3, r3, #4
 80044fe:	1a9b      	subs	r3, r3, r2
 8004500:	009b      	lsls	r3, r3, #2
 8004502:	440b      	add	r3, r1
 8004504:	334d      	adds	r3, #77	@ 0x4d
 8004506:	2206      	movs	r2, #6
 8004508:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	78fa      	ldrb	r2, [r7, #3]
 8004510:	4611      	mov	r1, r2
 8004512:	4618      	mov	r0, r3
 8004514:	f00b fb0b 	bl	800fb2e <USB_HC_Halt>
 8004518:	e04e      	b.n	80045b8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	78fa      	ldrb	r2, [r7, #3]
 8004520:	4611      	mov	r1, r2
 8004522:	4618      	mov	r0, r3
 8004524:	f00a fc89 	bl	800ee3a <USB_ReadChInterrupts>
 8004528:	4603      	mov	r3, r0
 800452a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800452e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004532:	d11b      	bne.n	800456c <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8004534:	78fb      	ldrb	r3, [r7, #3]
 8004536:	015a      	lsls	r2, r3, #5
 8004538:	693b      	ldr	r3, [r7, #16]
 800453a:	4413      	add	r3, r2
 800453c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004540:	461a      	mov	r2, r3
 8004542:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004546:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8004548:	78fa      	ldrb	r2, [r7, #3]
 800454a:	6879      	ldr	r1, [r7, #4]
 800454c:	4613      	mov	r3, r2
 800454e:	011b      	lsls	r3, r3, #4
 8004550:	1a9b      	subs	r3, r3, r2
 8004552:	009b      	lsls	r3, r3, #2
 8004554:	440b      	add	r3, r1
 8004556:	334d      	adds	r3, #77	@ 0x4d
 8004558:	2209      	movs	r2, #9
 800455a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	78fa      	ldrb	r2, [r7, #3]
 8004562:	4611      	mov	r1, r2
 8004564:	4618      	mov	r0, r3
 8004566:	f00b fae2 	bl	800fb2e <USB_HC_Halt>
 800456a:	e025      	b.n	80045b8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	78fa      	ldrb	r2, [r7, #3]
 8004572:	4611      	mov	r1, r2
 8004574:	4618      	mov	r0, r3
 8004576:	f00a fc60 	bl	800ee3a <USB_ReadChInterrupts>
 800457a:	4603      	mov	r3, r0
 800457c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004580:	2b80      	cmp	r3, #128	@ 0x80
 8004582:	d119      	bne.n	80045b8 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8004584:	78fb      	ldrb	r3, [r7, #3]
 8004586:	015a      	lsls	r2, r3, #5
 8004588:	693b      	ldr	r3, [r7, #16]
 800458a:	4413      	add	r3, r2
 800458c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004590:	461a      	mov	r2, r3
 8004592:	2380      	movs	r3, #128	@ 0x80
 8004594:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8004596:	78fa      	ldrb	r2, [r7, #3]
 8004598:	6879      	ldr	r1, [r7, #4]
 800459a:	4613      	mov	r3, r2
 800459c:	011b      	lsls	r3, r3, #4
 800459e:	1a9b      	subs	r3, r3, r2
 80045a0:	009b      	lsls	r3, r3, #2
 80045a2:	440b      	add	r3, r1
 80045a4:	334d      	adds	r3, #77	@ 0x4d
 80045a6:	2207      	movs	r2, #7
 80045a8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	78fa      	ldrb	r2, [r7, #3]
 80045b0:	4611      	mov	r1, r2
 80045b2:	4618      	mov	r0, r3
 80045b4:	f00b fabb 	bl	800fb2e <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	78fa      	ldrb	r2, [r7, #3]
 80045be:	4611      	mov	r1, r2
 80045c0:	4618      	mov	r0, r3
 80045c2:	f00a fc3a 	bl	800ee3a <USB_ReadChInterrupts>
 80045c6:	4603      	mov	r3, r0
 80045c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80045cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80045d0:	d112      	bne.n	80045f8 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	78fa      	ldrb	r2, [r7, #3]
 80045d8:	4611      	mov	r1, r2
 80045da:	4618      	mov	r0, r3
 80045dc:	f00b faa7 	bl	800fb2e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80045e0:	78fb      	ldrb	r3, [r7, #3]
 80045e2:	015a      	lsls	r2, r3, #5
 80045e4:	693b      	ldr	r3, [r7, #16]
 80045e6:	4413      	add	r3, r2
 80045e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80045ec:	461a      	mov	r2, r3
 80045ee:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80045f2:	6093      	str	r3, [r2, #8]
 80045f4:	f000 bd75 	b.w	80050e2 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	78fa      	ldrb	r2, [r7, #3]
 80045fe:	4611      	mov	r1, r2
 8004600:	4618      	mov	r0, r3
 8004602:	f00a fc1a 	bl	800ee3a <USB_ReadChInterrupts>
 8004606:	4603      	mov	r3, r0
 8004608:	f003 0301 	and.w	r3, r3, #1
 800460c:	2b01      	cmp	r3, #1
 800460e:	f040 8128 	bne.w	8004862 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8004612:	78fb      	ldrb	r3, [r7, #3]
 8004614:	015a      	lsls	r2, r3, #5
 8004616:	693b      	ldr	r3, [r7, #16]
 8004618:	4413      	add	r3, r2
 800461a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800461e:	461a      	mov	r2, r3
 8004620:	2320      	movs	r3, #32
 8004622:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8004624:	78fa      	ldrb	r2, [r7, #3]
 8004626:	6879      	ldr	r1, [r7, #4]
 8004628:	4613      	mov	r3, r2
 800462a:	011b      	lsls	r3, r3, #4
 800462c:	1a9b      	subs	r3, r3, r2
 800462e:	009b      	lsls	r3, r3, #2
 8004630:	440b      	add	r3, r1
 8004632:	331b      	adds	r3, #27
 8004634:	781b      	ldrb	r3, [r3, #0]
 8004636:	2b01      	cmp	r3, #1
 8004638:	d119      	bne.n	800466e <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800463a:	78fa      	ldrb	r2, [r7, #3]
 800463c:	6879      	ldr	r1, [r7, #4]
 800463e:	4613      	mov	r3, r2
 8004640:	011b      	lsls	r3, r3, #4
 8004642:	1a9b      	subs	r3, r3, r2
 8004644:	009b      	lsls	r3, r3, #2
 8004646:	440b      	add	r3, r1
 8004648:	331b      	adds	r3, #27
 800464a:	2200      	movs	r2, #0
 800464c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800464e:	78fb      	ldrb	r3, [r7, #3]
 8004650:	015a      	lsls	r2, r3, #5
 8004652:	693b      	ldr	r3, [r7, #16]
 8004654:	4413      	add	r3, r2
 8004656:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	78fa      	ldrb	r2, [r7, #3]
 800465e:	0151      	lsls	r1, r2, #5
 8004660:	693a      	ldr	r2, [r7, #16]
 8004662:	440a      	add	r2, r1
 8004664:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004668:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800466c:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	799b      	ldrb	r3, [r3, #6]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d01b      	beq.n	80046ae <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8004676:	78fa      	ldrb	r2, [r7, #3]
 8004678:	6879      	ldr	r1, [r7, #4]
 800467a:	4613      	mov	r3, r2
 800467c:	011b      	lsls	r3, r3, #4
 800467e:	1a9b      	subs	r3, r3, r2
 8004680:	009b      	lsls	r3, r3, #2
 8004682:	440b      	add	r3, r1
 8004684:	3330      	adds	r3, #48	@ 0x30
 8004686:	6819      	ldr	r1, [r3, #0]
 8004688:	78fb      	ldrb	r3, [r7, #3]
 800468a:	015a      	lsls	r2, r3, #5
 800468c:	693b      	ldr	r3, [r7, #16]
 800468e:	4413      	add	r3, r2
 8004690:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004694:	691b      	ldr	r3, [r3, #16]
 8004696:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800469a:	78fa      	ldrb	r2, [r7, #3]
 800469c:	1ac9      	subs	r1, r1, r3
 800469e:	6878      	ldr	r0, [r7, #4]
 80046a0:	4613      	mov	r3, r2
 80046a2:	011b      	lsls	r3, r3, #4
 80046a4:	1a9b      	subs	r3, r3, r2
 80046a6:	009b      	lsls	r3, r3, #2
 80046a8:	4403      	add	r3, r0
 80046aa:	3338      	adds	r3, #56	@ 0x38
 80046ac:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 80046ae:	78fa      	ldrb	r2, [r7, #3]
 80046b0:	6879      	ldr	r1, [r7, #4]
 80046b2:	4613      	mov	r3, r2
 80046b4:	011b      	lsls	r3, r3, #4
 80046b6:	1a9b      	subs	r3, r3, r2
 80046b8:	009b      	lsls	r3, r3, #2
 80046ba:	440b      	add	r3, r1
 80046bc:	334d      	adds	r3, #77	@ 0x4d
 80046be:	2201      	movs	r2, #1
 80046c0:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 80046c2:	78fa      	ldrb	r2, [r7, #3]
 80046c4:	6879      	ldr	r1, [r7, #4]
 80046c6:	4613      	mov	r3, r2
 80046c8:	011b      	lsls	r3, r3, #4
 80046ca:	1a9b      	subs	r3, r3, r2
 80046cc:	009b      	lsls	r3, r3, #2
 80046ce:	440b      	add	r3, r1
 80046d0:	3344      	adds	r3, #68	@ 0x44
 80046d2:	2200      	movs	r2, #0
 80046d4:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80046d6:	78fb      	ldrb	r3, [r7, #3]
 80046d8:	015a      	lsls	r2, r3, #5
 80046da:	693b      	ldr	r3, [r7, #16]
 80046dc:	4413      	add	r3, r2
 80046de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80046e2:	461a      	mov	r2, r3
 80046e4:	2301      	movs	r3, #1
 80046e6:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80046e8:	78fa      	ldrb	r2, [r7, #3]
 80046ea:	6879      	ldr	r1, [r7, #4]
 80046ec:	4613      	mov	r3, r2
 80046ee:	011b      	lsls	r3, r3, #4
 80046f0:	1a9b      	subs	r3, r3, r2
 80046f2:	009b      	lsls	r3, r3, #2
 80046f4:	440b      	add	r3, r1
 80046f6:	3326      	adds	r3, #38	@ 0x26
 80046f8:	781b      	ldrb	r3, [r3, #0]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d00a      	beq.n	8004714 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80046fe:	78fa      	ldrb	r2, [r7, #3]
 8004700:	6879      	ldr	r1, [r7, #4]
 8004702:	4613      	mov	r3, r2
 8004704:	011b      	lsls	r3, r3, #4
 8004706:	1a9b      	subs	r3, r3, r2
 8004708:	009b      	lsls	r3, r3, #2
 800470a:	440b      	add	r3, r1
 800470c:	3326      	adds	r3, #38	@ 0x26
 800470e:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004710:	2b02      	cmp	r3, #2
 8004712:	d110      	bne.n	8004736 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	78fa      	ldrb	r2, [r7, #3]
 800471a:	4611      	mov	r1, r2
 800471c:	4618      	mov	r0, r3
 800471e:	f00b fa06 	bl	800fb2e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004722:	78fb      	ldrb	r3, [r7, #3]
 8004724:	015a      	lsls	r2, r3, #5
 8004726:	693b      	ldr	r3, [r7, #16]
 8004728:	4413      	add	r3, r2
 800472a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800472e:	461a      	mov	r2, r3
 8004730:	2310      	movs	r3, #16
 8004732:	6093      	str	r3, [r2, #8]
 8004734:	e03d      	b.n	80047b2 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8004736:	78fa      	ldrb	r2, [r7, #3]
 8004738:	6879      	ldr	r1, [r7, #4]
 800473a:	4613      	mov	r3, r2
 800473c:	011b      	lsls	r3, r3, #4
 800473e:	1a9b      	subs	r3, r3, r2
 8004740:	009b      	lsls	r3, r3, #2
 8004742:	440b      	add	r3, r1
 8004744:	3326      	adds	r3, #38	@ 0x26
 8004746:	781b      	ldrb	r3, [r3, #0]
 8004748:	2b03      	cmp	r3, #3
 800474a:	d00a      	beq.n	8004762 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 800474c:	78fa      	ldrb	r2, [r7, #3]
 800474e:	6879      	ldr	r1, [r7, #4]
 8004750:	4613      	mov	r3, r2
 8004752:	011b      	lsls	r3, r3, #4
 8004754:	1a9b      	subs	r3, r3, r2
 8004756:	009b      	lsls	r3, r3, #2
 8004758:	440b      	add	r3, r1
 800475a:	3326      	adds	r3, #38	@ 0x26
 800475c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800475e:	2b01      	cmp	r3, #1
 8004760:	d127      	bne.n	80047b2 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8004762:	78fb      	ldrb	r3, [r7, #3]
 8004764:	015a      	lsls	r2, r3, #5
 8004766:	693b      	ldr	r3, [r7, #16]
 8004768:	4413      	add	r3, r2
 800476a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	78fa      	ldrb	r2, [r7, #3]
 8004772:	0151      	lsls	r1, r2, #5
 8004774:	693a      	ldr	r2, [r7, #16]
 8004776:	440a      	add	r2, r1
 8004778:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800477c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004780:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004782:	78fa      	ldrb	r2, [r7, #3]
 8004784:	6879      	ldr	r1, [r7, #4]
 8004786:	4613      	mov	r3, r2
 8004788:	011b      	lsls	r3, r3, #4
 800478a:	1a9b      	subs	r3, r3, r2
 800478c:	009b      	lsls	r3, r3, #2
 800478e:	440b      	add	r3, r1
 8004790:	334c      	adds	r3, #76	@ 0x4c
 8004792:	2201      	movs	r2, #1
 8004794:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004796:	78fa      	ldrb	r2, [r7, #3]
 8004798:	6879      	ldr	r1, [r7, #4]
 800479a:	4613      	mov	r3, r2
 800479c:	011b      	lsls	r3, r3, #4
 800479e:	1a9b      	subs	r3, r3, r2
 80047a0:	009b      	lsls	r3, r3, #2
 80047a2:	440b      	add	r3, r1
 80047a4:	334c      	adds	r3, #76	@ 0x4c
 80047a6:	781a      	ldrb	r2, [r3, #0]
 80047a8:	78fb      	ldrb	r3, [r7, #3]
 80047aa:	4619      	mov	r1, r3
 80047ac:	6878      	ldr	r0, [r7, #4]
 80047ae:	f011 fb95 	bl	8015edc <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	799b      	ldrb	r3, [r3, #6]
 80047b6:	2b01      	cmp	r3, #1
 80047b8:	d13b      	bne.n	8004832 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 80047ba:	78fa      	ldrb	r2, [r7, #3]
 80047bc:	6879      	ldr	r1, [r7, #4]
 80047be:	4613      	mov	r3, r2
 80047c0:	011b      	lsls	r3, r3, #4
 80047c2:	1a9b      	subs	r3, r3, r2
 80047c4:	009b      	lsls	r3, r3, #2
 80047c6:	440b      	add	r3, r1
 80047c8:	3338      	adds	r3, #56	@ 0x38
 80047ca:	6819      	ldr	r1, [r3, #0]
 80047cc:	78fa      	ldrb	r2, [r7, #3]
 80047ce:	6878      	ldr	r0, [r7, #4]
 80047d0:	4613      	mov	r3, r2
 80047d2:	011b      	lsls	r3, r3, #4
 80047d4:	1a9b      	subs	r3, r3, r2
 80047d6:	009b      	lsls	r3, r3, #2
 80047d8:	4403      	add	r3, r0
 80047da:	3328      	adds	r3, #40	@ 0x28
 80047dc:	881b      	ldrh	r3, [r3, #0]
 80047de:	440b      	add	r3, r1
 80047e0:	1e59      	subs	r1, r3, #1
 80047e2:	78fa      	ldrb	r2, [r7, #3]
 80047e4:	6878      	ldr	r0, [r7, #4]
 80047e6:	4613      	mov	r3, r2
 80047e8:	011b      	lsls	r3, r3, #4
 80047ea:	1a9b      	subs	r3, r3, r2
 80047ec:	009b      	lsls	r3, r3, #2
 80047ee:	4403      	add	r3, r0
 80047f0:	3328      	adds	r3, #40	@ 0x28
 80047f2:	881b      	ldrh	r3, [r3, #0]
 80047f4:	fbb1 f3f3 	udiv	r3, r1, r3
 80047f8:	f003 0301 	and.w	r3, r3, #1
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	f000 8470 	beq.w	80050e2 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8004802:	78fa      	ldrb	r2, [r7, #3]
 8004804:	6879      	ldr	r1, [r7, #4]
 8004806:	4613      	mov	r3, r2
 8004808:	011b      	lsls	r3, r3, #4
 800480a:	1a9b      	subs	r3, r3, r2
 800480c:	009b      	lsls	r3, r3, #2
 800480e:	440b      	add	r3, r1
 8004810:	333c      	adds	r3, #60	@ 0x3c
 8004812:	781b      	ldrb	r3, [r3, #0]
 8004814:	78fa      	ldrb	r2, [r7, #3]
 8004816:	f083 0301 	eor.w	r3, r3, #1
 800481a:	b2d8      	uxtb	r0, r3
 800481c:	6879      	ldr	r1, [r7, #4]
 800481e:	4613      	mov	r3, r2
 8004820:	011b      	lsls	r3, r3, #4
 8004822:	1a9b      	subs	r3, r3, r2
 8004824:	009b      	lsls	r3, r3, #2
 8004826:	440b      	add	r3, r1
 8004828:	333c      	adds	r3, #60	@ 0x3c
 800482a:	4602      	mov	r2, r0
 800482c:	701a      	strb	r2, [r3, #0]
 800482e:	f000 bc58 	b.w	80050e2 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8004832:	78fa      	ldrb	r2, [r7, #3]
 8004834:	6879      	ldr	r1, [r7, #4]
 8004836:	4613      	mov	r3, r2
 8004838:	011b      	lsls	r3, r3, #4
 800483a:	1a9b      	subs	r3, r3, r2
 800483c:	009b      	lsls	r3, r3, #2
 800483e:	440b      	add	r3, r1
 8004840:	333c      	adds	r3, #60	@ 0x3c
 8004842:	781b      	ldrb	r3, [r3, #0]
 8004844:	78fa      	ldrb	r2, [r7, #3]
 8004846:	f083 0301 	eor.w	r3, r3, #1
 800484a:	b2d8      	uxtb	r0, r3
 800484c:	6879      	ldr	r1, [r7, #4]
 800484e:	4613      	mov	r3, r2
 8004850:	011b      	lsls	r3, r3, #4
 8004852:	1a9b      	subs	r3, r3, r2
 8004854:	009b      	lsls	r3, r3, #2
 8004856:	440b      	add	r3, r1
 8004858:	333c      	adds	r3, #60	@ 0x3c
 800485a:	4602      	mov	r2, r0
 800485c:	701a      	strb	r2, [r3, #0]
 800485e:	f000 bc40 	b.w	80050e2 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	78fa      	ldrb	r2, [r7, #3]
 8004868:	4611      	mov	r1, r2
 800486a:	4618      	mov	r0, r3
 800486c:	f00a fae5 	bl	800ee3a <USB_ReadChInterrupts>
 8004870:	4603      	mov	r3, r0
 8004872:	f003 0320 	and.w	r3, r3, #32
 8004876:	2b20      	cmp	r3, #32
 8004878:	d131      	bne.n	80048de <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800487a:	78fb      	ldrb	r3, [r7, #3]
 800487c:	015a      	lsls	r2, r3, #5
 800487e:	693b      	ldr	r3, [r7, #16]
 8004880:	4413      	add	r3, r2
 8004882:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004886:	461a      	mov	r2, r3
 8004888:	2320      	movs	r3, #32
 800488a:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 800488c:	78fa      	ldrb	r2, [r7, #3]
 800488e:	6879      	ldr	r1, [r7, #4]
 8004890:	4613      	mov	r3, r2
 8004892:	011b      	lsls	r3, r3, #4
 8004894:	1a9b      	subs	r3, r3, r2
 8004896:	009b      	lsls	r3, r3, #2
 8004898:	440b      	add	r3, r1
 800489a:	331a      	adds	r3, #26
 800489c:	781b      	ldrb	r3, [r3, #0]
 800489e:	2b01      	cmp	r3, #1
 80048a0:	f040 841f 	bne.w	80050e2 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 80048a4:	78fa      	ldrb	r2, [r7, #3]
 80048a6:	6879      	ldr	r1, [r7, #4]
 80048a8:	4613      	mov	r3, r2
 80048aa:	011b      	lsls	r3, r3, #4
 80048ac:	1a9b      	subs	r3, r3, r2
 80048ae:	009b      	lsls	r3, r3, #2
 80048b0:	440b      	add	r3, r1
 80048b2:	331b      	adds	r3, #27
 80048b4:	2201      	movs	r2, #1
 80048b6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80048b8:	78fa      	ldrb	r2, [r7, #3]
 80048ba:	6879      	ldr	r1, [r7, #4]
 80048bc:	4613      	mov	r3, r2
 80048be:	011b      	lsls	r3, r3, #4
 80048c0:	1a9b      	subs	r3, r3, r2
 80048c2:	009b      	lsls	r3, r3, #2
 80048c4:	440b      	add	r3, r1
 80048c6:	334d      	adds	r3, #77	@ 0x4d
 80048c8:	2203      	movs	r2, #3
 80048ca:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	78fa      	ldrb	r2, [r7, #3]
 80048d2:	4611      	mov	r1, r2
 80048d4:	4618      	mov	r0, r3
 80048d6:	f00b f92a 	bl	800fb2e <USB_HC_Halt>
 80048da:	f000 bc02 	b.w	80050e2 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	78fa      	ldrb	r2, [r7, #3]
 80048e4:	4611      	mov	r1, r2
 80048e6:	4618      	mov	r0, r3
 80048e8:	f00a faa7 	bl	800ee3a <USB_ReadChInterrupts>
 80048ec:	4603      	mov	r3, r0
 80048ee:	f003 0302 	and.w	r3, r3, #2
 80048f2:	2b02      	cmp	r3, #2
 80048f4:	f040 8305 	bne.w	8004f02 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80048f8:	78fb      	ldrb	r3, [r7, #3]
 80048fa:	015a      	lsls	r2, r3, #5
 80048fc:	693b      	ldr	r3, [r7, #16]
 80048fe:	4413      	add	r3, r2
 8004900:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004904:	461a      	mov	r2, r3
 8004906:	2302      	movs	r3, #2
 8004908:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800490a:	78fa      	ldrb	r2, [r7, #3]
 800490c:	6879      	ldr	r1, [r7, #4]
 800490e:	4613      	mov	r3, r2
 8004910:	011b      	lsls	r3, r3, #4
 8004912:	1a9b      	subs	r3, r3, r2
 8004914:	009b      	lsls	r3, r3, #2
 8004916:	440b      	add	r3, r1
 8004918:	334d      	adds	r3, #77	@ 0x4d
 800491a:	781b      	ldrb	r3, [r3, #0]
 800491c:	2b01      	cmp	r3, #1
 800491e:	d114      	bne.n	800494a <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004920:	78fa      	ldrb	r2, [r7, #3]
 8004922:	6879      	ldr	r1, [r7, #4]
 8004924:	4613      	mov	r3, r2
 8004926:	011b      	lsls	r3, r3, #4
 8004928:	1a9b      	subs	r3, r3, r2
 800492a:	009b      	lsls	r3, r3, #2
 800492c:	440b      	add	r3, r1
 800492e:	334d      	adds	r3, #77	@ 0x4d
 8004930:	2202      	movs	r2, #2
 8004932:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004934:	78fa      	ldrb	r2, [r7, #3]
 8004936:	6879      	ldr	r1, [r7, #4]
 8004938:	4613      	mov	r3, r2
 800493a:	011b      	lsls	r3, r3, #4
 800493c:	1a9b      	subs	r3, r3, r2
 800493e:	009b      	lsls	r3, r3, #2
 8004940:	440b      	add	r3, r1
 8004942:	334c      	adds	r3, #76	@ 0x4c
 8004944:	2201      	movs	r2, #1
 8004946:	701a      	strb	r2, [r3, #0]
 8004948:	e2cc      	b.n	8004ee4 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 800494a:	78fa      	ldrb	r2, [r7, #3]
 800494c:	6879      	ldr	r1, [r7, #4]
 800494e:	4613      	mov	r3, r2
 8004950:	011b      	lsls	r3, r3, #4
 8004952:	1a9b      	subs	r3, r3, r2
 8004954:	009b      	lsls	r3, r3, #2
 8004956:	440b      	add	r3, r1
 8004958:	334d      	adds	r3, #77	@ 0x4d
 800495a:	781b      	ldrb	r3, [r3, #0]
 800495c:	2b06      	cmp	r3, #6
 800495e:	d114      	bne.n	800498a <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004960:	78fa      	ldrb	r2, [r7, #3]
 8004962:	6879      	ldr	r1, [r7, #4]
 8004964:	4613      	mov	r3, r2
 8004966:	011b      	lsls	r3, r3, #4
 8004968:	1a9b      	subs	r3, r3, r2
 800496a:	009b      	lsls	r3, r3, #2
 800496c:	440b      	add	r3, r1
 800496e:	334d      	adds	r3, #77	@ 0x4d
 8004970:	2202      	movs	r2, #2
 8004972:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8004974:	78fa      	ldrb	r2, [r7, #3]
 8004976:	6879      	ldr	r1, [r7, #4]
 8004978:	4613      	mov	r3, r2
 800497a:	011b      	lsls	r3, r3, #4
 800497c:	1a9b      	subs	r3, r3, r2
 800497e:	009b      	lsls	r3, r3, #2
 8004980:	440b      	add	r3, r1
 8004982:	334c      	adds	r3, #76	@ 0x4c
 8004984:	2205      	movs	r2, #5
 8004986:	701a      	strb	r2, [r3, #0]
 8004988:	e2ac      	b.n	8004ee4 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800498a:	78fa      	ldrb	r2, [r7, #3]
 800498c:	6879      	ldr	r1, [r7, #4]
 800498e:	4613      	mov	r3, r2
 8004990:	011b      	lsls	r3, r3, #4
 8004992:	1a9b      	subs	r3, r3, r2
 8004994:	009b      	lsls	r3, r3, #2
 8004996:	440b      	add	r3, r1
 8004998:	334d      	adds	r3, #77	@ 0x4d
 800499a:	781b      	ldrb	r3, [r3, #0]
 800499c:	2b07      	cmp	r3, #7
 800499e:	d00b      	beq.n	80049b8 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80049a0:	78fa      	ldrb	r2, [r7, #3]
 80049a2:	6879      	ldr	r1, [r7, #4]
 80049a4:	4613      	mov	r3, r2
 80049a6:	011b      	lsls	r3, r3, #4
 80049a8:	1a9b      	subs	r3, r3, r2
 80049aa:	009b      	lsls	r3, r3, #2
 80049ac:	440b      	add	r3, r1
 80049ae:	334d      	adds	r3, #77	@ 0x4d
 80049b0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80049b2:	2b09      	cmp	r3, #9
 80049b4:	f040 80a6 	bne.w	8004b04 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80049b8:	78fa      	ldrb	r2, [r7, #3]
 80049ba:	6879      	ldr	r1, [r7, #4]
 80049bc:	4613      	mov	r3, r2
 80049be:	011b      	lsls	r3, r3, #4
 80049c0:	1a9b      	subs	r3, r3, r2
 80049c2:	009b      	lsls	r3, r3, #2
 80049c4:	440b      	add	r3, r1
 80049c6:	334d      	adds	r3, #77	@ 0x4d
 80049c8:	2202      	movs	r2, #2
 80049ca:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80049cc:	78fa      	ldrb	r2, [r7, #3]
 80049ce:	6879      	ldr	r1, [r7, #4]
 80049d0:	4613      	mov	r3, r2
 80049d2:	011b      	lsls	r3, r3, #4
 80049d4:	1a9b      	subs	r3, r3, r2
 80049d6:	009b      	lsls	r3, r3, #2
 80049d8:	440b      	add	r3, r1
 80049da:	3344      	adds	r3, #68	@ 0x44
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	1c59      	adds	r1, r3, #1
 80049e0:	6878      	ldr	r0, [r7, #4]
 80049e2:	4613      	mov	r3, r2
 80049e4:	011b      	lsls	r3, r3, #4
 80049e6:	1a9b      	subs	r3, r3, r2
 80049e8:	009b      	lsls	r3, r3, #2
 80049ea:	4403      	add	r3, r0
 80049ec:	3344      	adds	r3, #68	@ 0x44
 80049ee:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80049f0:	78fa      	ldrb	r2, [r7, #3]
 80049f2:	6879      	ldr	r1, [r7, #4]
 80049f4:	4613      	mov	r3, r2
 80049f6:	011b      	lsls	r3, r3, #4
 80049f8:	1a9b      	subs	r3, r3, r2
 80049fa:	009b      	lsls	r3, r3, #2
 80049fc:	440b      	add	r3, r1
 80049fe:	3344      	adds	r3, #68	@ 0x44
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	2b02      	cmp	r3, #2
 8004a04:	d943      	bls.n	8004a8e <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004a06:	78fa      	ldrb	r2, [r7, #3]
 8004a08:	6879      	ldr	r1, [r7, #4]
 8004a0a:	4613      	mov	r3, r2
 8004a0c:	011b      	lsls	r3, r3, #4
 8004a0e:	1a9b      	subs	r3, r3, r2
 8004a10:	009b      	lsls	r3, r3, #2
 8004a12:	440b      	add	r3, r1
 8004a14:	3344      	adds	r3, #68	@ 0x44
 8004a16:	2200      	movs	r2, #0
 8004a18:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8004a1a:	78fa      	ldrb	r2, [r7, #3]
 8004a1c:	6879      	ldr	r1, [r7, #4]
 8004a1e:	4613      	mov	r3, r2
 8004a20:	011b      	lsls	r3, r3, #4
 8004a22:	1a9b      	subs	r3, r3, r2
 8004a24:	009b      	lsls	r3, r3, #2
 8004a26:	440b      	add	r3, r1
 8004a28:	331a      	adds	r3, #26
 8004a2a:	781b      	ldrb	r3, [r3, #0]
 8004a2c:	2b01      	cmp	r3, #1
 8004a2e:	d123      	bne.n	8004a78 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8004a30:	78fa      	ldrb	r2, [r7, #3]
 8004a32:	6879      	ldr	r1, [r7, #4]
 8004a34:	4613      	mov	r3, r2
 8004a36:	011b      	lsls	r3, r3, #4
 8004a38:	1a9b      	subs	r3, r3, r2
 8004a3a:	009b      	lsls	r3, r3, #2
 8004a3c:	440b      	add	r3, r1
 8004a3e:	331b      	adds	r3, #27
 8004a40:	2200      	movs	r2, #0
 8004a42:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8004a44:	78fa      	ldrb	r2, [r7, #3]
 8004a46:	6879      	ldr	r1, [r7, #4]
 8004a48:	4613      	mov	r3, r2
 8004a4a:	011b      	lsls	r3, r3, #4
 8004a4c:	1a9b      	subs	r3, r3, r2
 8004a4e:	009b      	lsls	r3, r3, #2
 8004a50:	440b      	add	r3, r1
 8004a52:	331c      	adds	r3, #28
 8004a54:	2200      	movs	r2, #0
 8004a56:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004a58:	78fb      	ldrb	r3, [r7, #3]
 8004a5a:	015a      	lsls	r2, r3, #5
 8004a5c:	693b      	ldr	r3, [r7, #16]
 8004a5e:	4413      	add	r3, r2
 8004a60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a64:	685b      	ldr	r3, [r3, #4]
 8004a66:	78fa      	ldrb	r2, [r7, #3]
 8004a68:	0151      	lsls	r1, r2, #5
 8004a6a:	693a      	ldr	r2, [r7, #16]
 8004a6c:	440a      	add	r2, r1
 8004a6e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004a72:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a76:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004a78:	78fa      	ldrb	r2, [r7, #3]
 8004a7a:	6879      	ldr	r1, [r7, #4]
 8004a7c:	4613      	mov	r3, r2
 8004a7e:	011b      	lsls	r3, r3, #4
 8004a80:	1a9b      	subs	r3, r3, r2
 8004a82:	009b      	lsls	r3, r3, #2
 8004a84:	440b      	add	r3, r1
 8004a86:	334c      	adds	r3, #76	@ 0x4c
 8004a88:	2204      	movs	r2, #4
 8004a8a:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004a8c:	e229      	b.n	8004ee2 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004a8e:	78fa      	ldrb	r2, [r7, #3]
 8004a90:	6879      	ldr	r1, [r7, #4]
 8004a92:	4613      	mov	r3, r2
 8004a94:	011b      	lsls	r3, r3, #4
 8004a96:	1a9b      	subs	r3, r3, r2
 8004a98:	009b      	lsls	r3, r3, #2
 8004a9a:	440b      	add	r3, r1
 8004a9c:	334c      	adds	r3, #76	@ 0x4c
 8004a9e:	2202      	movs	r2, #2
 8004aa0:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004aa2:	78fa      	ldrb	r2, [r7, #3]
 8004aa4:	6879      	ldr	r1, [r7, #4]
 8004aa6:	4613      	mov	r3, r2
 8004aa8:	011b      	lsls	r3, r3, #4
 8004aaa:	1a9b      	subs	r3, r3, r2
 8004aac:	009b      	lsls	r3, r3, #2
 8004aae:	440b      	add	r3, r1
 8004ab0:	3326      	adds	r3, #38	@ 0x26
 8004ab2:	781b      	ldrb	r3, [r3, #0]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d00b      	beq.n	8004ad0 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004ab8:	78fa      	ldrb	r2, [r7, #3]
 8004aba:	6879      	ldr	r1, [r7, #4]
 8004abc:	4613      	mov	r3, r2
 8004abe:	011b      	lsls	r3, r3, #4
 8004ac0:	1a9b      	subs	r3, r3, r2
 8004ac2:	009b      	lsls	r3, r3, #2
 8004ac4:	440b      	add	r3, r1
 8004ac6:	3326      	adds	r3, #38	@ 0x26
 8004ac8:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004aca:	2b02      	cmp	r3, #2
 8004acc:	f040 8209 	bne.w	8004ee2 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004ad0:	78fb      	ldrb	r3, [r7, #3]
 8004ad2:	015a      	lsls	r2, r3, #5
 8004ad4:	693b      	ldr	r3, [r7, #16]
 8004ad6:	4413      	add	r3, r2
 8004ad8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004ae6:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004aee:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004af0:	78fb      	ldrb	r3, [r7, #3]
 8004af2:	015a      	lsls	r2, r3, #5
 8004af4:	693b      	ldr	r3, [r7, #16]
 8004af6:	4413      	add	r3, r2
 8004af8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004afc:	461a      	mov	r2, r3
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004b02:	e1ee      	b.n	8004ee2 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8004b04:	78fa      	ldrb	r2, [r7, #3]
 8004b06:	6879      	ldr	r1, [r7, #4]
 8004b08:	4613      	mov	r3, r2
 8004b0a:	011b      	lsls	r3, r3, #4
 8004b0c:	1a9b      	subs	r3, r3, r2
 8004b0e:	009b      	lsls	r3, r3, #2
 8004b10:	440b      	add	r3, r1
 8004b12:	334d      	adds	r3, #77	@ 0x4d
 8004b14:	781b      	ldrb	r3, [r3, #0]
 8004b16:	2b05      	cmp	r3, #5
 8004b18:	f040 80c8 	bne.w	8004cac <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004b1c:	78fa      	ldrb	r2, [r7, #3]
 8004b1e:	6879      	ldr	r1, [r7, #4]
 8004b20:	4613      	mov	r3, r2
 8004b22:	011b      	lsls	r3, r3, #4
 8004b24:	1a9b      	subs	r3, r3, r2
 8004b26:	009b      	lsls	r3, r3, #2
 8004b28:	440b      	add	r3, r1
 8004b2a:	334d      	adds	r3, #77	@ 0x4d
 8004b2c:	2202      	movs	r2, #2
 8004b2e:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004b30:	78fa      	ldrb	r2, [r7, #3]
 8004b32:	6879      	ldr	r1, [r7, #4]
 8004b34:	4613      	mov	r3, r2
 8004b36:	011b      	lsls	r3, r3, #4
 8004b38:	1a9b      	subs	r3, r3, r2
 8004b3a:	009b      	lsls	r3, r3, #2
 8004b3c:	440b      	add	r3, r1
 8004b3e:	331b      	adds	r3, #27
 8004b40:	781b      	ldrb	r3, [r3, #0]
 8004b42:	2b01      	cmp	r3, #1
 8004b44:	f040 81ce 	bne.w	8004ee4 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8004b48:	78fa      	ldrb	r2, [r7, #3]
 8004b4a:	6879      	ldr	r1, [r7, #4]
 8004b4c:	4613      	mov	r3, r2
 8004b4e:	011b      	lsls	r3, r3, #4
 8004b50:	1a9b      	subs	r3, r3, r2
 8004b52:	009b      	lsls	r3, r3, #2
 8004b54:	440b      	add	r3, r1
 8004b56:	3326      	adds	r3, #38	@ 0x26
 8004b58:	781b      	ldrb	r3, [r3, #0]
 8004b5a:	2b03      	cmp	r3, #3
 8004b5c:	d16b      	bne.n	8004c36 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8004b5e:	78fa      	ldrb	r2, [r7, #3]
 8004b60:	6879      	ldr	r1, [r7, #4]
 8004b62:	4613      	mov	r3, r2
 8004b64:	011b      	lsls	r3, r3, #4
 8004b66:	1a9b      	subs	r3, r3, r2
 8004b68:	009b      	lsls	r3, r3, #2
 8004b6a:	440b      	add	r3, r1
 8004b6c:	3348      	adds	r3, #72	@ 0x48
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	1c59      	adds	r1, r3, #1
 8004b72:	6878      	ldr	r0, [r7, #4]
 8004b74:	4613      	mov	r3, r2
 8004b76:	011b      	lsls	r3, r3, #4
 8004b78:	1a9b      	subs	r3, r3, r2
 8004b7a:	009b      	lsls	r3, r3, #2
 8004b7c:	4403      	add	r3, r0
 8004b7e:	3348      	adds	r3, #72	@ 0x48
 8004b80:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8004b82:	78fa      	ldrb	r2, [r7, #3]
 8004b84:	6879      	ldr	r1, [r7, #4]
 8004b86:	4613      	mov	r3, r2
 8004b88:	011b      	lsls	r3, r3, #4
 8004b8a:	1a9b      	subs	r3, r3, r2
 8004b8c:	009b      	lsls	r3, r3, #2
 8004b8e:	440b      	add	r3, r1
 8004b90:	3348      	adds	r3, #72	@ 0x48
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	2b02      	cmp	r3, #2
 8004b96:	d943      	bls.n	8004c20 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8004b98:	78fa      	ldrb	r2, [r7, #3]
 8004b9a:	6879      	ldr	r1, [r7, #4]
 8004b9c:	4613      	mov	r3, r2
 8004b9e:	011b      	lsls	r3, r3, #4
 8004ba0:	1a9b      	subs	r3, r3, r2
 8004ba2:	009b      	lsls	r3, r3, #2
 8004ba4:	440b      	add	r3, r1
 8004ba6:	3348      	adds	r3, #72	@ 0x48
 8004ba8:	2200      	movs	r2, #0
 8004baa:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8004bac:	78fa      	ldrb	r2, [r7, #3]
 8004bae:	6879      	ldr	r1, [r7, #4]
 8004bb0:	4613      	mov	r3, r2
 8004bb2:	011b      	lsls	r3, r3, #4
 8004bb4:	1a9b      	subs	r3, r3, r2
 8004bb6:	009b      	lsls	r3, r3, #2
 8004bb8:	440b      	add	r3, r1
 8004bba:	331b      	adds	r3, #27
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8004bc0:	78fa      	ldrb	r2, [r7, #3]
 8004bc2:	6879      	ldr	r1, [r7, #4]
 8004bc4:	4613      	mov	r3, r2
 8004bc6:	011b      	lsls	r3, r3, #4
 8004bc8:	1a9b      	subs	r3, r3, r2
 8004bca:	009b      	lsls	r3, r3, #2
 8004bcc:	440b      	add	r3, r1
 8004bce:	3344      	adds	r3, #68	@ 0x44
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	2b02      	cmp	r3, #2
 8004bd4:	d809      	bhi.n	8004bea <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8004bd6:	78fa      	ldrb	r2, [r7, #3]
 8004bd8:	6879      	ldr	r1, [r7, #4]
 8004bda:	4613      	mov	r3, r2
 8004bdc:	011b      	lsls	r3, r3, #4
 8004bde:	1a9b      	subs	r3, r3, r2
 8004be0:	009b      	lsls	r3, r3, #2
 8004be2:	440b      	add	r3, r1
 8004be4:	331c      	adds	r3, #28
 8004be6:	2201      	movs	r2, #1
 8004be8:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004bea:	78fb      	ldrb	r3, [r7, #3]
 8004bec:	015a      	lsls	r2, r3, #5
 8004bee:	693b      	ldr	r3, [r7, #16]
 8004bf0:	4413      	add	r3, r2
 8004bf2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	78fa      	ldrb	r2, [r7, #3]
 8004bfa:	0151      	lsls	r1, r2, #5
 8004bfc:	693a      	ldr	r2, [r7, #16]
 8004bfe:	440a      	add	r2, r1
 8004c00:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004c04:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c08:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8004c0a:	78fa      	ldrb	r2, [r7, #3]
 8004c0c:	6879      	ldr	r1, [r7, #4]
 8004c0e:	4613      	mov	r3, r2
 8004c10:	011b      	lsls	r3, r3, #4
 8004c12:	1a9b      	subs	r3, r3, r2
 8004c14:	009b      	lsls	r3, r3, #2
 8004c16:	440b      	add	r3, r1
 8004c18:	334c      	adds	r3, #76	@ 0x4c
 8004c1a:	2204      	movs	r2, #4
 8004c1c:	701a      	strb	r2, [r3, #0]
 8004c1e:	e014      	b.n	8004c4a <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004c20:	78fa      	ldrb	r2, [r7, #3]
 8004c22:	6879      	ldr	r1, [r7, #4]
 8004c24:	4613      	mov	r3, r2
 8004c26:	011b      	lsls	r3, r3, #4
 8004c28:	1a9b      	subs	r3, r3, r2
 8004c2a:	009b      	lsls	r3, r3, #2
 8004c2c:	440b      	add	r3, r1
 8004c2e:	334c      	adds	r3, #76	@ 0x4c
 8004c30:	2202      	movs	r2, #2
 8004c32:	701a      	strb	r2, [r3, #0]
 8004c34:	e009      	b.n	8004c4a <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004c36:	78fa      	ldrb	r2, [r7, #3]
 8004c38:	6879      	ldr	r1, [r7, #4]
 8004c3a:	4613      	mov	r3, r2
 8004c3c:	011b      	lsls	r3, r3, #4
 8004c3e:	1a9b      	subs	r3, r3, r2
 8004c40:	009b      	lsls	r3, r3, #2
 8004c42:	440b      	add	r3, r1
 8004c44:	334c      	adds	r3, #76	@ 0x4c
 8004c46:	2202      	movs	r2, #2
 8004c48:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004c4a:	78fa      	ldrb	r2, [r7, #3]
 8004c4c:	6879      	ldr	r1, [r7, #4]
 8004c4e:	4613      	mov	r3, r2
 8004c50:	011b      	lsls	r3, r3, #4
 8004c52:	1a9b      	subs	r3, r3, r2
 8004c54:	009b      	lsls	r3, r3, #2
 8004c56:	440b      	add	r3, r1
 8004c58:	3326      	adds	r3, #38	@ 0x26
 8004c5a:	781b      	ldrb	r3, [r3, #0]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d00b      	beq.n	8004c78 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004c60:	78fa      	ldrb	r2, [r7, #3]
 8004c62:	6879      	ldr	r1, [r7, #4]
 8004c64:	4613      	mov	r3, r2
 8004c66:	011b      	lsls	r3, r3, #4
 8004c68:	1a9b      	subs	r3, r3, r2
 8004c6a:	009b      	lsls	r3, r3, #2
 8004c6c:	440b      	add	r3, r1
 8004c6e:	3326      	adds	r3, #38	@ 0x26
 8004c70:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004c72:	2b02      	cmp	r3, #2
 8004c74:	f040 8136 	bne.w	8004ee4 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004c78:	78fb      	ldrb	r3, [r7, #3]
 8004c7a:	015a      	lsls	r2, r3, #5
 8004c7c:	693b      	ldr	r3, [r7, #16]
 8004c7e:	4413      	add	r3, r2
 8004c80:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004c8e:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004c96:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004c98:	78fb      	ldrb	r3, [r7, #3]
 8004c9a:	015a      	lsls	r2, r3, #5
 8004c9c:	693b      	ldr	r3, [r7, #16]
 8004c9e:	4413      	add	r3, r2
 8004ca0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004ca4:	461a      	mov	r2, r3
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	6013      	str	r3, [r2, #0]
 8004caa:	e11b      	b.n	8004ee4 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8004cac:	78fa      	ldrb	r2, [r7, #3]
 8004cae:	6879      	ldr	r1, [r7, #4]
 8004cb0:	4613      	mov	r3, r2
 8004cb2:	011b      	lsls	r3, r3, #4
 8004cb4:	1a9b      	subs	r3, r3, r2
 8004cb6:	009b      	lsls	r3, r3, #2
 8004cb8:	440b      	add	r3, r1
 8004cba:	334d      	adds	r3, #77	@ 0x4d
 8004cbc:	781b      	ldrb	r3, [r3, #0]
 8004cbe:	2b03      	cmp	r3, #3
 8004cc0:	f040 8081 	bne.w	8004dc6 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004cc4:	78fa      	ldrb	r2, [r7, #3]
 8004cc6:	6879      	ldr	r1, [r7, #4]
 8004cc8:	4613      	mov	r3, r2
 8004cca:	011b      	lsls	r3, r3, #4
 8004ccc:	1a9b      	subs	r3, r3, r2
 8004cce:	009b      	lsls	r3, r3, #2
 8004cd0:	440b      	add	r3, r1
 8004cd2:	334d      	adds	r3, #77	@ 0x4d
 8004cd4:	2202      	movs	r2, #2
 8004cd6:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004cd8:	78fa      	ldrb	r2, [r7, #3]
 8004cda:	6879      	ldr	r1, [r7, #4]
 8004cdc:	4613      	mov	r3, r2
 8004cde:	011b      	lsls	r3, r3, #4
 8004ce0:	1a9b      	subs	r3, r3, r2
 8004ce2:	009b      	lsls	r3, r3, #2
 8004ce4:	440b      	add	r3, r1
 8004ce6:	331b      	adds	r3, #27
 8004ce8:	781b      	ldrb	r3, [r3, #0]
 8004cea:	2b01      	cmp	r3, #1
 8004cec:	f040 80fa 	bne.w	8004ee4 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004cf0:	78fa      	ldrb	r2, [r7, #3]
 8004cf2:	6879      	ldr	r1, [r7, #4]
 8004cf4:	4613      	mov	r3, r2
 8004cf6:	011b      	lsls	r3, r3, #4
 8004cf8:	1a9b      	subs	r3, r3, r2
 8004cfa:	009b      	lsls	r3, r3, #2
 8004cfc:	440b      	add	r3, r1
 8004cfe:	334c      	adds	r3, #76	@ 0x4c
 8004d00:	2202      	movs	r2, #2
 8004d02:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8004d04:	78fb      	ldrb	r3, [r7, #3]
 8004d06:	015a      	lsls	r2, r3, #5
 8004d08:	693b      	ldr	r3, [r7, #16]
 8004d0a:	4413      	add	r3, r2
 8004d0c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004d10:	685b      	ldr	r3, [r3, #4]
 8004d12:	78fa      	ldrb	r2, [r7, #3]
 8004d14:	0151      	lsls	r1, r2, #5
 8004d16:	693a      	ldr	r2, [r7, #16]
 8004d18:	440a      	add	r2, r1
 8004d1a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004d1e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d22:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8004d24:	78fb      	ldrb	r3, [r7, #3]
 8004d26:	015a      	lsls	r2, r3, #5
 8004d28:	693b      	ldr	r3, [r7, #16]
 8004d2a:	4413      	add	r3, r2
 8004d2c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004d30:	68db      	ldr	r3, [r3, #12]
 8004d32:	78fa      	ldrb	r2, [r7, #3]
 8004d34:	0151      	lsls	r1, r2, #5
 8004d36:	693a      	ldr	r2, [r7, #16]
 8004d38:	440a      	add	r2, r1
 8004d3a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004d3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004d42:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8004d44:	78fb      	ldrb	r3, [r7, #3]
 8004d46:	015a      	lsls	r2, r3, #5
 8004d48:	693b      	ldr	r3, [r7, #16]
 8004d4a:	4413      	add	r3, r2
 8004d4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004d50:	68db      	ldr	r3, [r3, #12]
 8004d52:	78fa      	ldrb	r2, [r7, #3]
 8004d54:	0151      	lsls	r1, r2, #5
 8004d56:	693a      	ldr	r2, [r7, #16]
 8004d58:	440a      	add	r2, r1
 8004d5a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004d5e:	f023 0320 	bic.w	r3, r3, #32
 8004d62:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004d64:	78fa      	ldrb	r2, [r7, #3]
 8004d66:	6879      	ldr	r1, [r7, #4]
 8004d68:	4613      	mov	r3, r2
 8004d6a:	011b      	lsls	r3, r3, #4
 8004d6c:	1a9b      	subs	r3, r3, r2
 8004d6e:	009b      	lsls	r3, r3, #2
 8004d70:	440b      	add	r3, r1
 8004d72:	3326      	adds	r3, #38	@ 0x26
 8004d74:	781b      	ldrb	r3, [r3, #0]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d00b      	beq.n	8004d92 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004d7a:	78fa      	ldrb	r2, [r7, #3]
 8004d7c:	6879      	ldr	r1, [r7, #4]
 8004d7e:	4613      	mov	r3, r2
 8004d80:	011b      	lsls	r3, r3, #4
 8004d82:	1a9b      	subs	r3, r3, r2
 8004d84:	009b      	lsls	r3, r3, #2
 8004d86:	440b      	add	r3, r1
 8004d88:	3326      	adds	r3, #38	@ 0x26
 8004d8a:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004d8c:	2b02      	cmp	r3, #2
 8004d8e:	f040 80a9 	bne.w	8004ee4 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004d92:	78fb      	ldrb	r3, [r7, #3]
 8004d94:	015a      	lsls	r2, r3, #5
 8004d96:	693b      	ldr	r3, [r7, #16]
 8004d98:	4413      	add	r3, r2
 8004d9a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004da8:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004db0:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004db2:	78fb      	ldrb	r3, [r7, #3]
 8004db4:	015a      	lsls	r2, r3, #5
 8004db6:	693b      	ldr	r3, [r7, #16]
 8004db8:	4413      	add	r3, r2
 8004dba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004dbe:	461a      	mov	r2, r3
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	6013      	str	r3, [r2, #0]
 8004dc4:	e08e      	b.n	8004ee4 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8004dc6:	78fa      	ldrb	r2, [r7, #3]
 8004dc8:	6879      	ldr	r1, [r7, #4]
 8004dca:	4613      	mov	r3, r2
 8004dcc:	011b      	lsls	r3, r3, #4
 8004dce:	1a9b      	subs	r3, r3, r2
 8004dd0:	009b      	lsls	r3, r3, #2
 8004dd2:	440b      	add	r3, r1
 8004dd4:	334d      	adds	r3, #77	@ 0x4d
 8004dd6:	781b      	ldrb	r3, [r3, #0]
 8004dd8:	2b04      	cmp	r3, #4
 8004dda:	d143      	bne.n	8004e64 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004ddc:	78fa      	ldrb	r2, [r7, #3]
 8004dde:	6879      	ldr	r1, [r7, #4]
 8004de0:	4613      	mov	r3, r2
 8004de2:	011b      	lsls	r3, r3, #4
 8004de4:	1a9b      	subs	r3, r3, r2
 8004de6:	009b      	lsls	r3, r3, #2
 8004de8:	440b      	add	r3, r1
 8004dea:	334d      	adds	r3, #77	@ 0x4d
 8004dec:	2202      	movs	r2, #2
 8004dee:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004df0:	78fa      	ldrb	r2, [r7, #3]
 8004df2:	6879      	ldr	r1, [r7, #4]
 8004df4:	4613      	mov	r3, r2
 8004df6:	011b      	lsls	r3, r3, #4
 8004df8:	1a9b      	subs	r3, r3, r2
 8004dfa:	009b      	lsls	r3, r3, #2
 8004dfc:	440b      	add	r3, r1
 8004dfe:	334c      	adds	r3, #76	@ 0x4c
 8004e00:	2202      	movs	r2, #2
 8004e02:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004e04:	78fa      	ldrb	r2, [r7, #3]
 8004e06:	6879      	ldr	r1, [r7, #4]
 8004e08:	4613      	mov	r3, r2
 8004e0a:	011b      	lsls	r3, r3, #4
 8004e0c:	1a9b      	subs	r3, r3, r2
 8004e0e:	009b      	lsls	r3, r3, #2
 8004e10:	440b      	add	r3, r1
 8004e12:	3326      	adds	r3, #38	@ 0x26
 8004e14:	781b      	ldrb	r3, [r3, #0]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d00a      	beq.n	8004e30 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004e1a:	78fa      	ldrb	r2, [r7, #3]
 8004e1c:	6879      	ldr	r1, [r7, #4]
 8004e1e:	4613      	mov	r3, r2
 8004e20:	011b      	lsls	r3, r3, #4
 8004e22:	1a9b      	subs	r3, r3, r2
 8004e24:	009b      	lsls	r3, r3, #2
 8004e26:	440b      	add	r3, r1
 8004e28:	3326      	adds	r3, #38	@ 0x26
 8004e2a:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004e2c:	2b02      	cmp	r3, #2
 8004e2e:	d159      	bne.n	8004ee4 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004e30:	78fb      	ldrb	r3, [r7, #3]
 8004e32:	015a      	lsls	r2, r3, #5
 8004e34:	693b      	ldr	r3, [r7, #16]
 8004e36:	4413      	add	r3, r2
 8004e38:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004e46:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004e4e:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004e50:	78fb      	ldrb	r3, [r7, #3]
 8004e52:	015a      	lsls	r2, r3, #5
 8004e54:	693b      	ldr	r3, [r7, #16]
 8004e56:	4413      	add	r3, r2
 8004e58:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e5c:	461a      	mov	r2, r3
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	6013      	str	r3, [r2, #0]
 8004e62:	e03f      	b.n	8004ee4 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8004e64:	78fa      	ldrb	r2, [r7, #3]
 8004e66:	6879      	ldr	r1, [r7, #4]
 8004e68:	4613      	mov	r3, r2
 8004e6a:	011b      	lsls	r3, r3, #4
 8004e6c:	1a9b      	subs	r3, r3, r2
 8004e6e:	009b      	lsls	r3, r3, #2
 8004e70:	440b      	add	r3, r1
 8004e72:	334d      	adds	r3, #77	@ 0x4d
 8004e74:	781b      	ldrb	r3, [r3, #0]
 8004e76:	2b08      	cmp	r3, #8
 8004e78:	d126      	bne.n	8004ec8 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004e7a:	78fa      	ldrb	r2, [r7, #3]
 8004e7c:	6879      	ldr	r1, [r7, #4]
 8004e7e:	4613      	mov	r3, r2
 8004e80:	011b      	lsls	r3, r3, #4
 8004e82:	1a9b      	subs	r3, r3, r2
 8004e84:	009b      	lsls	r3, r3, #2
 8004e86:	440b      	add	r3, r1
 8004e88:	334d      	adds	r3, #77	@ 0x4d
 8004e8a:	2202      	movs	r2, #2
 8004e8c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004e8e:	78fa      	ldrb	r2, [r7, #3]
 8004e90:	6879      	ldr	r1, [r7, #4]
 8004e92:	4613      	mov	r3, r2
 8004e94:	011b      	lsls	r3, r3, #4
 8004e96:	1a9b      	subs	r3, r3, r2
 8004e98:	009b      	lsls	r3, r3, #2
 8004e9a:	440b      	add	r3, r1
 8004e9c:	3344      	adds	r3, #68	@ 0x44
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	1c59      	adds	r1, r3, #1
 8004ea2:	6878      	ldr	r0, [r7, #4]
 8004ea4:	4613      	mov	r3, r2
 8004ea6:	011b      	lsls	r3, r3, #4
 8004ea8:	1a9b      	subs	r3, r3, r2
 8004eaa:	009b      	lsls	r3, r3, #2
 8004eac:	4403      	add	r3, r0
 8004eae:	3344      	adds	r3, #68	@ 0x44
 8004eb0:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8004eb2:	78fa      	ldrb	r2, [r7, #3]
 8004eb4:	6879      	ldr	r1, [r7, #4]
 8004eb6:	4613      	mov	r3, r2
 8004eb8:	011b      	lsls	r3, r3, #4
 8004eba:	1a9b      	subs	r3, r3, r2
 8004ebc:	009b      	lsls	r3, r3, #2
 8004ebe:	440b      	add	r3, r1
 8004ec0:	334c      	adds	r3, #76	@ 0x4c
 8004ec2:	2204      	movs	r2, #4
 8004ec4:	701a      	strb	r2, [r3, #0]
 8004ec6:	e00d      	b.n	8004ee4 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8004ec8:	78fa      	ldrb	r2, [r7, #3]
 8004eca:	6879      	ldr	r1, [r7, #4]
 8004ecc:	4613      	mov	r3, r2
 8004ece:	011b      	lsls	r3, r3, #4
 8004ed0:	1a9b      	subs	r3, r3, r2
 8004ed2:	009b      	lsls	r3, r3, #2
 8004ed4:	440b      	add	r3, r1
 8004ed6:	334d      	adds	r3, #77	@ 0x4d
 8004ed8:	781b      	ldrb	r3, [r3, #0]
 8004eda:	2b02      	cmp	r3, #2
 8004edc:	f000 8100 	beq.w	80050e0 <HCD_HC_IN_IRQHandler+0xcca>
 8004ee0:	e000      	b.n	8004ee4 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004ee2:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004ee4:	78fa      	ldrb	r2, [r7, #3]
 8004ee6:	6879      	ldr	r1, [r7, #4]
 8004ee8:	4613      	mov	r3, r2
 8004eea:	011b      	lsls	r3, r3, #4
 8004eec:	1a9b      	subs	r3, r3, r2
 8004eee:	009b      	lsls	r3, r3, #2
 8004ef0:	440b      	add	r3, r1
 8004ef2:	334c      	adds	r3, #76	@ 0x4c
 8004ef4:	781a      	ldrb	r2, [r3, #0]
 8004ef6:	78fb      	ldrb	r3, [r7, #3]
 8004ef8:	4619      	mov	r1, r3
 8004efa:	6878      	ldr	r0, [r7, #4]
 8004efc:	f010 ffee 	bl	8015edc <HAL_HCD_HC_NotifyURBChange_Callback>
 8004f00:	e0ef      	b.n	80050e2 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	78fa      	ldrb	r2, [r7, #3]
 8004f08:	4611      	mov	r1, r2
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	f009 ff95 	bl	800ee3a <USB_ReadChInterrupts>
 8004f10:	4603      	mov	r3, r0
 8004f12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f16:	2b40      	cmp	r3, #64	@ 0x40
 8004f18:	d12f      	bne.n	8004f7a <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004f1a:	78fb      	ldrb	r3, [r7, #3]
 8004f1c:	015a      	lsls	r2, r3, #5
 8004f1e:	693b      	ldr	r3, [r7, #16]
 8004f20:	4413      	add	r3, r2
 8004f22:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f26:	461a      	mov	r2, r3
 8004f28:	2340      	movs	r3, #64	@ 0x40
 8004f2a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8004f2c:	78fa      	ldrb	r2, [r7, #3]
 8004f2e:	6879      	ldr	r1, [r7, #4]
 8004f30:	4613      	mov	r3, r2
 8004f32:	011b      	lsls	r3, r3, #4
 8004f34:	1a9b      	subs	r3, r3, r2
 8004f36:	009b      	lsls	r3, r3, #2
 8004f38:	440b      	add	r3, r1
 8004f3a:	334d      	adds	r3, #77	@ 0x4d
 8004f3c:	2205      	movs	r2, #5
 8004f3e:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8004f40:	78fa      	ldrb	r2, [r7, #3]
 8004f42:	6879      	ldr	r1, [r7, #4]
 8004f44:	4613      	mov	r3, r2
 8004f46:	011b      	lsls	r3, r3, #4
 8004f48:	1a9b      	subs	r3, r3, r2
 8004f4a:	009b      	lsls	r3, r3, #2
 8004f4c:	440b      	add	r3, r1
 8004f4e:	331a      	adds	r3, #26
 8004f50:	781b      	ldrb	r3, [r3, #0]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d109      	bne.n	8004f6a <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004f56:	78fa      	ldrb	r2, [r7, #3]
 8004f58:	6879      	ldr	r1, [r7, #4]
 8004f5a:	4613      	mov	r3, r2
 8004f5c:	011b      	lsls	r3, r3, #4
 8004f5e:	1a9b      	subs	r3, r3, r2
 8004f60:	009b      	lsls	r3, r3, #2
 8004f62:	440b      	add	r3, r1
 8004f64:	3344      	adds	r3, #68	@ 0x44
 8004f66:	2200      	movs	r2, #0
 8004f68:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	78fa      	ldrb	r2, [r7, #3]
 8004f70:	4611      	mov	r1, r2
 8004f72:	4618      	mov	r0, r3
 8004f74:	f00a fddb 	bl	800fb2e <USB_HC_Halt>
 8004f78:	e0b3      	b.n	80050e2 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	78fa      	ldrb	r2, [r7, #3]
 8004f80:	4611      	mov	r1, r2
 8004f82:	4618      	mov	r0, r3
 8004f84:	f009 ff59 	bl	800ee3a <USB_ReadChInterrupts>
 8004f88:	4603      	mov	r3, r0
 8004f8a:	f003 0310 	and.w	r3, r3, #16
 8004f8e:	2b10      	cmp	r3, #16
 8004f90:	f040 80a7 	bne.w	80050e2 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8004f94:	78fa      	ldrb	r2, [r7, #3]
 8004f96:	6879      	ldr	r1, [r7, #4]
 8004f98:	4613      	mov	r3, r2
 8004f9a:	011b      	lsls	r3, r3, #4
 8004f9c:	1a9b      	subs	r3, r3, r2
 8004f9e:	009b      	lsls	r3, r3, #2
 8004fa0:	440b      	add	r3, r1
 8004fa2:	3326      	adds	r3, #38	@ 0x26
 8004fa4:	781b      	ldrb	r3, [r3, #0]
 8004fa6:	2b03      	cmp	r3, #3
 8004fa8:	d11b      	bne.n	8004fe2 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004faa:	78fa      	ldrb	r2, [r7, #3]
 8004fac:	6879      	ldr	r1, [r7, #4]
 8004fae:	4613      	mov	r3, r2
 8004fb0:	011b      	lsls	r3, r3, #4
 8004fb2:	1a9b      	subs	r3, r3, r2
 8004fb4:	009b      	lsls	r3, r3, #2
 8004fb6:	440b      	add	r3, r1
 8004fb8:	3344      	adds	r3, #68	@ 0x44
 8004fba:	2200      	movs	r2, #0
 8004fbc:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8004fbe:	78fa      	ldrb	r2, [r7, #3]
 8004fc0:	6879      	ldr	r1, [r7, #4]
 8004fc2:	4613      	mov	r3, r2
 8004fc4:	011b      	lsls	r3, r3, #4
 8004fc6:	1a9b      	subs	r3, r3, r2
 8004fc8:	009b      	lsls	r3, r3, #2
 8004fca:	440b      	add	r3, r1
 8004fcc:	334d      	adds	r3, #77	@ 0x4d
 8004fce:	2204      	movs	r2, #4
 8004fd0:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	78fa      	ldrb	r2, [r7, #3]
 8004fd8:	4611      	mov	r1, r2
 8004fda:	4618      	mov	r0, r3
 8004fdc:	f00a fda7 	bl	800fb2e <USB_HC_Halt>
 8004fe0:	e03f      	b.n	8005062 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004fe2:	78fa      	ldrb	r2, [r7, #3]
 8004fe4:	6879      	ldr	r1, [r7, #4]
 8004fe6:	4613      	mov	r3, r2
 8004fe8:	011b      	lsls	r3, r3, #4
 8004fea:	1a9b      	subs	r3, r3, r2
 8004fec:	009b      	lsls	r3, r3, #2
 8004fee:	440b      	add	r3, r1
 8004ff0:	3326      	adds	r3, #38	@ 0x26
 8004ff2:	781b      	ldrb	r3, [r3, #0]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d00a      	beq.n	800500e <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004ff8:	78fa      	ldrb	r2, [r7, #3]
 8004ffa:	6879      	ldr	r1, [r7, #4]
 8004ffc:	4613      	mov	r3, r2
 8004ffe:	011b      	lsls	r3, r3, #4
 8005000:	1a9b      	subs	r3, r3, r2
 8005002:	009b      	lsls	r3, r3, #2
 8005004:	440b      	add	r3, r1
 8005006:	3326      	adds	r3, #38	@ 0x26
 8005008:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800500a:	2b02      	cmp	r3, #2
 800500c:	d129      	bne.n	8005062 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800500e:	78fa      	ldrb	r2, [r7, #3]
 8005010:	6879      	ldr	r1, [r7, #4]
 8005012:	4613      	mov	r3, r2
 8005014:	011b      	lsls	r3, r3, #4
 8005016:	1a9b      	subs	r3, r3, r2
 8005018:	009b      	lsls	r3, r3, #2
 800501a:	440b      	add	r3, r1
 800501c:	3344      	adds	r3, #68	@ 0x44
 800501e:	2200      	movs	r2, #0
 8005020:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	799b      	ldrb	r3, [r3, #6]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d00a      	beq.n	8005040 <HCD_HC_IN_IRQHandler+0xc2a>
 800502a:	78fa      	ldrb	r2, [r7, #3]
 800502c:	6879      	ldr	r1, [r7, #4]
 800502e:	4613      	mov	r3, r2
 8005030:	011b      	lsls	r3, r3, #4
 8005032:	1a9b      	subs	r3, r3, r2
 8005034:	009b      	lsls	r3, r3, #2
 8005036:	440b      	add	r3, r1
 8005038:	331b      	adds	r3, #27
 800503a:	781b      	ldrb	r3, [r3, #0]
 800503c:	2b01      	cmp	r3, #1
 800503e:	d110      	bne.n	8005062 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8005040:	78fa      	ldrb	r2, [r7, #3]
 8005042:	6879      	ldr	r1, [r7, #4]
 8005044:	4613      	mov	r3, r2
 8005046:	011b      	lsls	r3, r3, #4
 8005048:	1a9b      	subs	r3, r3, r2
 800504a:	009b      	lsls	r3, r3, #2
 800504c:	440b      	add	r3, r1
 800504e:	334d      	adds	r3, #77	@ 0x4d
 8005050:	2204      	movs	r2, #4
 8005052:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	78fa      	ldrb	r2, [r7, #3]
 800505a:	4611      	mov	r1, r2
 800505c:	4618      	mov	r0, r3
 800505e:	f00a fd66 	bl	800fb2e <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8005062:	78fa      	ldrb	r2, [r7, #3]
 8005064:	6879      	ldr	r1, [r7, #4]
 8005066:	4613      	mov	r3, r2
 8005068:	011b      	lsls	r3, r3, #4
 800506a:	1a9b      	subs	r3, r3, r2
 800506c:	009b      	lsls	r3, r3, #2
 800506e:	440b      	add	r3, r1
 8005070:	331b      	adds	r3, #27
 8005072:	781b      	ldrb	r3, [r3, #0]
 8005074:	2b01      	cmp	r3, #1
 8005076:	d129      	bne.n	80050cc <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8005078:	78fa      	ldrb	r2, [r7, #3]
 800507a:	6879      	ldr	r1, [r7, #4]
 800507c:	4613      	mov	r3, r2
 800507e:	011b      	lsls	r3, r3, #4
 8005080:	1a9b      	subs	r3, r3, r2
 8005082:	009b      	lsls	r3, r3, #2
 8005084:	440b      	add	r3, r1
 8005086:	331b      	adds	r3, #27
 8005088:	2200      	movs	r2, #0
 800508a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800508c:	78fb      	ldrb	r3, [r7, #3]
 800508e:	015a      	lsls	r2, r3, #5
 8005090:	693b      	ldr	r3, [r7, #16]
 8005092:	4413      	add	r3, r2
 8005094:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005098:	685b      	ldr	r3, [r3, #4]
 800509a:	78fa      	ldrb	r2, [r7, #3]
 800509c:	0151      	lsls	r1, r2, #5
 800509e:	693a      	ldr	r2, [r7, #16]
 80050a0:	440a      	add	r2, r1
 80050a2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80050a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80050aa:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 80050ac:	78fb      	ldrb	r3, [r7, #3]
 80050ae:	015a      	lsls	r2, r3, #5
 80050b0:	693b      	ldr	r3, [r7, #16]
 80050b2:	4413      	add	r3, r2
 80050b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80050b8:	68db      	ldr	r3, [r3, #12]
 80050ba:	78fa      	ldrb	r2, [r7, #3]
 80050bc:	0151      	lsls	r1, r2, #5
 80050be:	693a      	ldr	r2, [r7, #16]
 80050c0:	440a      	add	r2, r1
 80050c2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80050c6:	f043 0320 	orr.w	r3, r3, #32
 80050ca:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80050cc:	78fb      	ldrb	r3, [r7, #3]
 80050ce:	015a      	lsls	r2, r3, #5
 80050d0:	693b      	ldr	r3, [r7, #16]
 80050d2:	4413      	add	r3, r2
 80050d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80050d8:	461a      	mov	r2, r3
 80050da:	2310      	movs	r3, #16
 80050dc:	6093      	str	r3, [r2, #8]
 80050de:	e000      	b.n	80050e2 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 80050e0:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 80050e2:	3718      	adds	r7, #24
 80050e4:	46bd      	mov	sp, r7
 80050e6:	bd80      	pop	{r7, pc}

080050e8 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b086      	sub	sp, #24
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]
 80050f0:	460b      	mov	r3, r1
 80050f2:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80050fa:	697b      	ldr	r3, [r7, #20]
 80050fc:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	78fa      	ldrb	r2, [r7, #3]
 8005104:	4611      	mov	r1, r2
 8005106:	4618      	mov	r0, r3
 8005108:	f009 fe97 	bl	800ee3a <USB_ReadChInterrupts>
 800510c:	4603      	mov	r3, r0
 800510e:	f003 0304 	and.w	r3, r3, #4
 8005112:	2b04      	cmp	r3, #4
 8005114:	d11b      	bne.n	800514e <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8005116:	78fb      	ldrb	r3, [r7, #3]
 8005118:	015a      	lsls	r2, r3, #5
 800511a:	693b      	ldr	r3, [r7, #16]
 800511c:	4413      	add	r3, r2
 800511e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005122:	461a      	mov	r2, r3
 8005124:	2304      	movs	r3, #4
 8005126:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8005128:	78fa      	ldrb	r2, [r7, #3]
 800512a:	6879      	ldr	r1, [r7, #4]
 800512c:	4613      	mov	r3, r2
 800512e:	011b      	lsls	r3, r3, #4
 8005130:	1a9b      	subs	r3, r3, r2
 8005132:	009b      	lsls	r3, r3, #2
 8005134:	440b      	add	r3, r1
 8005136:	334d      	adds	r3, #77	@ 0x4d
 8005138:	2207      	movs	r2, #7
 800513a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	78fa      	ldrb	r2, [r7, #3]
 8005142:	4611      	mov	r1, r2
 8005144:	4618      	mov	r0, r3
 8005146:	f00a fcf2 	bl	800fb2e <USB_HC_Halt>
 800514a:	f000 bc89 	b.w	8005a60 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	78fa      	ldrb	r2, [r7, #3]
 8005154:	4611      	mov	r1, r2
 8005156:	4618      	mov	r0, r3
 8005158:	f009 fe6f 	bl	800ee3a <USB_ReadChInterrupts>
 800515c:	4603      	mov	r3, r0
 800515e:	f003 0320 	and.w	r3, r3, #32
 8005162:	2b20      	cmp	r3, #32
 8005164:	f040 8082 	bne.w	800526c <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8005168:	78fb      	ldrb	r3, [r7, #3]
 800516a:	015a      	lsls	r2, r3, #5
 800516c:	693b      	ldr	r3, [r7, #16]
 800516e:	4413      	add	r3, r2
 8005170:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005174:	461a      	mov	r2, r3
 8005176:	2320      	movs	r3, #32
 8005178:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 800517a:	78fa      	ldrb	r2, [r7, #3]
 800517c:	6879      	ldr	r1, [r7, #4]
 800517e:	4613      	mov	r3, r2
 8005180:	011b      	lsls	r3, r3, #4
 8005182:	1a9b      	subs	r3, r3, r2
 8005184:	009b      	lsls	r3, r3, #2
 8005186:	440b      	add	r3, r1
 8005188:	3319      	adds	r3, #25
 800518a:	781b      	ldrb	r3, [r3, #0]
 800518c:	2b01      	cmp	r3, #1
 800518e:	d124      	bne.n	80051da <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8005190:	78fa      	ldrb	r2, [r7, #3]
 8005192:	6879      	ldr	r1, [r7, #4]
 8005194:	4613      	mov	r3, r2
 8005196:	011b      	lsls	r3, r3, #4
 8005198:	1a9b      	subs	r3, r3, r2
 800519a:	009b      	lsls	r3, r3, #2
 800519c:	440b      	add	r3, r1
 800519e:	3319      	adds	r3, #25
 80051a0:	2200      	movs	r2, #0
 80051a2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80051a4:	78fa      	ldrb	r2, [r7, #3]
 80051a6:	6879      	ldr	r1, [r7, #4]
 80051a8:	4613      	mov	r3, r2
 80051aa:	011b      	lsls	r3, r3, #4
 80051ac:	1a9b      	subs	r3, r3, r2
 80051ae:	009b      	lsls	r3, r3, #2
 80051b0:	440b      	add	r3, r1
 80051b2:	334c      	adds	r3, #76	@ 0x4c
 80051b4:	2202      	movs	r2, #2
 80051b6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80051b8:	78fa      	ldrb	r2, [r7, #3]
 80051ba:	6879      	ldr	r1, [r7, #4]
 80051bc:	4613      	mov	r3, r2
 80051be:	011b      	lsls	r3, r3, #4
 80051c0:	1a9b      	subs	r3, r3, r2
 80051c2:	009b      	lsls	r3, r3, #2
 80051c4:	440b      	add	r3, r1
 80051c6:	334d      	adds	r3, #77	@ 0x4d
 80051c8:	2203      	movs	r2, #3
 80051ca:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	78fa      	ldrb	r2, [r7, #3]
 80051d2:	4611      	mov	r1, r2
 80051d4:	4618      	mov	r0, r3
 80051d6:	f00a fcaa 	bl	800fb2e <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 80051da:	78fa      	ldrb	r2, [r7, #3]
 80051dc:	6879      	ldr	r1, [r7, #4]
 80051de:	4613      	mov	r3, r2
 80051e0:	011b      	lsls	r3, r3, #4
 80051e2:	1a9b      	subs	r3, r3, r2
 80051e4:	009b      	lsls	r3, r3, #2
 80051e6:	440b      	add	r3, r1
 80051e8:	331a      	adds	r3, #26
 80051ea:	781b      	ldrb	r3, [r3, #0]
 80051ec:	2b01      	cmp	r3, #1
 80051ee:	f040 8437 	bne.w	8005a60 <HCD_HC_OUT_IRQHandler+0x978>
 80051f2:	78fa      	ldrb	r2, [r7, #3]
 80051f4:	6879      	ldr	r1, [r7, #4]
 80051f6:	4613      	mov	r3, r2
 80051f8:	011b      	lsls	r3, r3, #4
 80051fa:	1a9b      	subs	r3, r3, r2
 80051fc:	009b      	lsls	r3, r3, #2
 80051fe:	440b      	add	r3, r1
 8005200:	331b      	adds	r3, #27
 8005202:	781b      	ldrb	r3, [r3, #0]
 8005204:	2b00      	cmp	r3, #0
 8005206:	f040 842b 	bne.w	8005a60 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 800520a:	78fa      	ldrb	r2, [r7, #3]
 800520c:	6879      	ldr	r1, [r7, #4]
 800520e:	4613      	mov	r3, r2
 8005210:	011b      	lsls	r3, r3, #4
 8005212:	1a9b      	subs	r3, r3, r2
 8005214:	009b      	lsls	r3, r3, #2
 8005216:	440b      	add	r3, r1
 8005218:	3326      	adds	r3, #38	@ 0x26
 800521a:	781b      	ldrb	r3, [r3, #0]
 800521c:	2b01      	cmp	r3, #1
 800521e:	d009      	beq.n	8005234 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8005220:	78fa      	ldrb	r2, [r7, #3]
 8005222:	6879      	ldr	r1, [r7, #4]
 8005224:	4613      	mov	r3, r2
 8005226:	011b      	lsls	r3, r3, #4
 8005228:	1a9b      	subs	r3, r3, r2
 800522a:	009b      	lsls	r3, r3, #2
 800522c:	440b      	add	r3, r1
 800522e:	331b      	adds	r3, #27
 8005230:	2201      	movs	r2, #1
 8005232:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8005234:	78fa      	ldrb	r2, [r7, #3]
 8005236:	6879      	ldr	r1, [r7, #4]
 8005238:	4613      	mov	r3, r2
 800523a:	011b      	lsls	r3, r3, #4
 800523c:	1a9b      	subs	r3, r3, r2
 800523e:	009b      	lsls	r3, r3, #2
 8005240:	440b      	add	r3, r1
 8005242:	334d      	adds	r3, #77	@ 0x4d
 8005244:	2203      	movs	r2, #3
 8005246:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	78fa      	ldrb	r2, [r7, #3]
 800524e:	4611      	mov	r1, r2
 8005250:	4618      	mov	r0, r3
 8005252:	f00a fc6c 	bl	800fb2e <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8005256:	78fa      	ldrb	r2, [r7, #3]
 8005258:	6879      	ldr	r1, [r7, #4]
 800525a:	4613      	mov	r3, r2
 800525c:	011b      	lsls	r3, r3, #4
 800525e:	1a9b      	subs	r3, r3, r2
 8005260:	009b      	lsls	r3, r3, #2
 8005262:	440b      	add	r3, r1
 8005264:	3344      	adds	r3, #68	@ 0x44
 8005266:	2200      	movs	r2, #0
 8005268:	601a      	str	r2, [r3, #0]
 800526a:	e3f9      	b.n	8005a60 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	78fa      	ldrb	r2, [r7, #3]
 8005272:	4611      	mov	r1, r2
 8005274:	4618      	mov	r0, r3
 8005276:	f009 fde0 	bl	800ee3a <USB_ReadChInterrupts>
 800527a:	4603      	mov	r3, r0
 800527c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005280:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005284:	d111      	bne.n	80052aa <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8005286:	78fb      	ldrb	r3, [r7, #3]
 8005288:	015a      	lsls	r2, r3, #5
 800528a:	693b      	ldr	r3, [r7, #16]
 800528c:	4413      	add	r3, r2
 800528e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005292:	461a      	mov	r2, r3
 8005294:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005298:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	78fa      	ldrb	r2, [r7, #3]
 80052a0:	4611      	mov	r1, r2
 80052a2:	4618      	mov	r0, r3
 80052a4:	f00a fc43 	bl	800fb2e <USB_HC_Halt>
 80052a8:	e3da      	b.n	8005a60 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	78fa      	ldrb	r2, [r7, #3]
 80052b0:	4611      	mov	r1, r2
 80052b2:	4618      	mov	r0, r3
 80052b4:	f009 fdc1 	bl	800ee3a <USB_ReadChInterrupts>
 80052b8:	4603      	mov	r3, r0
 80052ba:	f003 0301 	and.w	r3, r3, #1
 80052be:	2b01      	cmp	r3, #1
 80052c0:	d168      	bne.n	8005394 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80052c2:	78fa      	ldrb	r2, [r7, #3]
 80052c4:	6879      	ldr	r1, [r7, #4]
 80052c6:	4613      	mov	r3, r2
 80052c8:	011b      	lsls	r3, r3, #4
 80052ca:	1a9b      	subs	r3, r3, r2
 80052cc:	009b      	lsls	r3, r3, #2
 80052ce:	440b      	add	r3, r1
 80052d0:	3344      	adds	r3, #68	@ 0x44
 80052d2:	2200      	movs	r2, #0
 80052d4:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	78fa      	ldrb	r2, [r7, #3]
 80052dc:	4611      	mov	r1, r2
 80052de:	4618      	mov	r0, r3
 80052e0:	f009 fdab 	bl	800ee3a <USB_ReadChInterrupts>
 80052e4:	4603      	mov	r3, r0
 80052e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052ea:	2b40      	cmp	r3, #64	@ 0x40
 80052ec:	d112      	bne.n	8005314 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80052ee:	78fa      	ldrb	r2, [r7, #3]
 80052f0:	6879      	ldr	r1, [r7, #4]
 80052f2:	4613      	mov	r3, r2
 80052f4:	011b      	lsls	r3, r3, #4
 80052f6:	1a9b      	subs	r3, r3, r2
 80052f8:	009b      	lsls	r3, r3, #2
 80052fa:	440b      	add	r3, r1
 80052fc:	3319      	adds	r3, #25
 80052fe:	2201      	movs	r2, #1
 8005300:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8005302:	78fb      	ldrb	r3, [r7, #3]
 8005304:	015a      	lsls	r2, r3, #5
 8005306:	693b      	ldr	r3, [r7, #16]
 8005308:	4413      	add	r3, r2
 800530a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800530e:	461a      	mov	r2, r3
 8005310:	2340      	movs	r3, #64	@ 0x40
 8005312:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8005314:	78fa      	ldrb	r2, [r7, #3]
 8005316:	6879      	ldr	r1, [r7, #4]
 8005318:	4613      	mov	r3, r2
 800531a:	011b      	lsls	r3, r3, #4
 800531c:	1a9b      	subs	r3, r3, r2
 800531e:	009b      	lsls	r3, r3, #2
 8005320:	440b      	add	r3, r1
 8005322:	331b      	adds	r3, #27
 8005324:	781b      	ldrb	r3, [r3, #0]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d019      	beq.n	800535e <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800532a:	78fa      	ldrb	r2, [r7, #3]
 800532c:	6879      	ldr	r1, [r7, #4]
 800532e:	4613      	mov	r3, r2
 8005330:	011b      	lsls	r3, r3, #4
 8005332:	1a9b      	subs	r3, r3, r2
 8005334:	009b      	lsls	r3, r3, #2
 8005336:	440b      	add	r3, r1
 8005338:	331b      	adds	r3, #27
 800533a:	2200      	movs	r2, #0
 800533c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800533e:	78fb      	ldrb	r3, [r7, #3]
 8005340:	015a      	lsls	r2, r3, #5
 8005342:	693b      	ldr	r3, [r7, #16]
 8005344:	4413      	add	r3, r2
 8005346:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800534a:	685b      	ldr	r3, [r3, #4]
 800534c:	78fa      	ldrb	r2, [r7, #3]
 800534e:	0151      	lsls	r1, r2, #5
 8005350:	693a      	ldr	r2, [r7, #16]
 8005352:	440a      	add	r2, r1
 8005354:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005358:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800535c:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800535e:	78fb      	ldrb	r3, [r7, #3]
 8005360:	015a      	lsls	r2, r3, #5
 8005362:	693b      	ldr	r3, [r7, #16]
 8005364:	4413      	add	r3, r2
 8005366:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800536a:	461a      	mov	r2, r3
 800536c:	2301      	movs	r3, #1
 800536e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8005370:	78fa      	ldrb	r2, [r7, #3]
 8005372:	6879      	ldr	r1, [r7, #4]
 8005374:	4613      	mov	r3, r2
 8005376:	011b      	lsls	r3, r3, #4
 8005378:	1a9b      	subs	r3, r3, r2
 800537a:	009b      	lsls	r3, r3, #2
 800537c:	440b      	add	r3, r1
 800537e:	334d      	adds	r3, #77	@ 0x4d
 8005380:	2201      	movs	r2, #1
 8005382:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	78fa      	ldrb	r2, [r7, #3]
 800538a:	4611      	mov	r1, r2
 800538c:	4618      	mov	r0, r3
 800538e:	f00a fbce 	bl	800fb2e <USB_HC_Halt>
 8005392:	e365      	b.n	8005a60 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	78fa      	ldrb	r2, [r7, #3]
 800539a:	4611      	mov	r1, r2
 800539c:	4618      	mov	r0, r3
 800539e:	f009 fd4c 	bl	800ee3a <USB_ReadChInterrupts>
 80053a2:	4603      	mov	r3, r0
 80053a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053a8:	2b40      	cmp	r3, #64	@ 0x40
 80053aa:	d139      	bne.n	8005420 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 80053ac:	78fa      	ldrb	r2, [r7, #3]
 80053ae:	6879      	ldr	r1, [r7, #4]
 80053b0:	4613      	mov	r3, r2
 80053b2:	011b      	lsls	r3, r3, #4
 80053b4:	1a9b      	subs	r3, r3, r2
 80053b6:	009b      	lsls	r3, r3, #2
 80053b8:	440b      	add	r3, r1
 80053ba:	334d      	adds	r3, #77	@ 0x4d
 80053bc:	2205      	movs	r2, #5
 80053be:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80053c0:	78fa      	ldrb	r2, [r7, #3]
 80053c2:	6879      	ldr	r1, [r7, #4]
 80053c4:	4613      	mov	r3, r2
 80053c6:	011b      	lsls	r3, r3, #4
 80053c8:	1a9b      	subs	r3, r3, r2
 80053ca:	009b      	lsls	r3, r3, #2
 80053cc:	440b      	add	r3, r1
 80053ce:	331a      	adds	r3, #26
 80053d0:	781b      	ldrb	r3, [r3, #0]
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d109      	bne.n	80053ea <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80053d6:	78fa      	ldrb	r2, [r7, #3]
 80053d8:	6879      	ldr	r1, [r7, #4]
 80053da:	4613      	mov	r3, r2
 80053dc:	011b      	lsls	r3, r3, #4
 80053de:	1a9b      	subs	r3, r3, r2
 80053e0:	009b      	lsls	r3, r3, #2
 80053e2:	440b      	add	r3, r1
 80053e4:	3319      	adds	r3, #25
 80053e6:	2201      	movs	r2, #1
 80053e8:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 80053ea:	78fa      	ldrb	r2, [r7, #3]
 80053ec:	6879      	ldr	r1, [r7, #4]
 80053ee:	4613      	mov	r3, r2
 80053f0:	011b      	lsls	r3, r3, #4
 80053f2:	1a9b      	subs	r3, r3, r2
 80053f4:	009b      	lsls	r3, r3, #2
 80053f6:	440b      	add	r3, r1
 80053f8:	3344      	adds	r3, #68	@ 0x44
 80053fa:	2200      	movs	r2, #0
 80053fc:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	78fa      	ldrb	r2, [r7, #3]
 8005404:	4611      	mov	r1, r2
 8005406:	4618      	mov	r0, r3
 8005408:	f00a fb91 	bl	800fb2e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800540c:	78fb      	ldrb	r3, [r7, #3]
 800540e:	015a      	lsls	r2, r3, #5
 8005410:	693b      	ldr	r3, [r7, #16]
 8005412:	4413      	add	r3, r2
 8005414:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005418:	461a      	mov	r2, r3
 800541a:	2340      	movs	r3, #64	@ 0x40
 800541c:	6093      	str	r3, [r2, #8]
 800541e:	e31f      	b.n	8005a60 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	78fa      	ldrb	r2, [r7, #3]
 8005426:	4611      	mov	r1, r2
 8005428:	4618      	mov	r0, r3
 800542a:	f009 fd06 	bl	800ee3a <USB_ReadChInterrupts>
 800542e:	4603      	mov	r3, r0
 8005430:	f003 0308 	and.w	r3, r3, #8
 8005434:	2b08      	cmp	r3, #8
 8005436:	d11a      	bne.n	800546e <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8005438:	78fb      	ldrb	r3, [r7, #3]
 800543a:	015a      	lsls	r2, r3, #5
 800543c:	693b      	ldr	r3, [r7, #16]
 800543e:	4413      	add	r3, r2
 8005440:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005444:	461a      	mov	r2, r3
 8005446:	2308      	movs	r3, #8
 8005448:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800544a:	78fa      	ldrb	r2, [r7, #3]
 800544c:	6879      	ldr	r1, [r7, #4]
 800544e:	4613      	mov	r3, r2
 8005450:	011b      	lsls	r3, r3, #4
 8005452:	1a9b      	subs	r3, r3, r2
 8005454:	009b      	lsls	r3, r3, #2
 8005456:	440b      	add	r3, r1
 8005458:	334d      	adds	r3, #77	@ 0x4d
 800545a:	2206      	movs	r2, #6
 800545c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	78fa      	ldrb	r2, [r7, #3]
 8005464:	4611      	mov	r1, r2
 8005466:	4618      	mov	r0, r3
 8005468:	f00a fb61 	bl	800fb2e <USB_HC_Halt>
 800546c:	e2f8      	b.n	8005a60 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	78fa      	ldrb	r2, [r7, #3]
 8005474:	4611      	mov	r1, r2
 8005476:	4618      	mov	r0, r3
 8005478:	f009 fcdf 	bl	800ee3a <USB_ReadChInterrupts>
 800547c:	4603      	mov	r3, r0
 800547e:	f003 0310 	and.w	r3, r3, #16
 8005482:	2b10      	cmp	r3, #16
 8005484:	d144      	bne.n	8005510 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8005486:	78fa      	ldrb	r2, [r7, #3]
 8005488:	6879      	ldr	r1, [r7, #4]
 800548a:	4613      	mov	r3, r2
 800548c:	011b      	lsls	r3, r3, #4
 800548e:	1a9b      	subs	r3, r3, r2
 8005490:	009b      	lsls	r3, r3, #2
 8005492:	440b      	add	r3, r1
 8005494:	3344      	adds	r3, #68	@ 0x44
 8005496:	2200      	movs	r2, #0
 8005498:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 800549a:	78fa      	ldrb	r2, [r7, #3]
 800549c:	6879      	ldr	r1, [r7, #4]
 800549e:	4613      	mov	r3, r2
 80054a0:	011b      	lsls	r3, r3, #4
 80054a2:	1a9b      	subs	r3, r3, r2
 80054a4:	009b      	lsls	r3, r3, #2
 80054a6:	440b      	add	r3, r1
 80054a8:	334d      	adds	r3, #77	@ 0x4d
 80054aa:	2204      	movs	r2, #4
 80054ac:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 80054ae:	78fa      	ldrb	r2, [r7, #3]
 80054b0:	6879      	ldr	r1, [r7, #4]
 80054b2:	4613      	mov	r3, r2
 80054b4:	011b      	lsls	r3, r3, #4
 80054b6:	1a9b      	subs	r3, r3, r2
 80054b8:	009b      	lsls	r3, r3, #2
 80054ba:	440b      	add	r3, r1
 80054bc:	3319      	adds	r3, #25
 80054be:	781b      	ldrb	r3, [r3, #0]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d114      	bne.n	80054ee <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 80054c4:	78fa      	ldrb	r2, [r7, #3]
 80054c6:	6879      	ldr	r1, [r7, #4]
 80054c8:	4613      	mov	r3, r2
 80054ca:	011b      	lsls	r3, r3, #4
 80054cc:	1a9b      	subs	r3, r3, r2
 80054ce:	009b      	lsls	r3, r3, #2
 80054d0:	440b      	add	r3, r1
 80054d2:	3318      	adds	r3, #24
 80054d4:	781b      	ldrb	r3, [r3, #0]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d109      	bne.n	80054ee <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 80054da:	78fa      	ldrb	r2, [r7, #3]
 80054dc:	6879      	ldr	r1, [r7, #4]
 80054de:	4613      	mov	r3, r2
 80054e0:	011b      	lsls	r3, r3, #4
 80054e2:	1a9b      	subs	r3, r3, r2
 80054e4:	009b      	lsls	r3, r3, #2
 80054e6:	440b      	add	r3, r1
 80054e8:	3319      	adds	r3, #25
 80054ea:	2201      	movs	r2, #1
 80054ec:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	78fa      	ldrb	r2, [r7, #3]
 80054f4:	4611      	mov	r1, r2
 80054f6:	4618      	mov	r0, r3
 80054f8:	f00a fb19 	bl	800fb2e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80054fc:	78fb      	ldrb	r3, [r7, #3]
 80054fe:	015a      	lsls	r2, r3, #5
 8005500:	693b      	ldr	r3, [r7, #16]
 8005502:	4413      	add	r3, r2
 8005504:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005508:	461a      	mov	r2, r3
 800550a:	2310      	movs	r3, #16
 800550c:	6093      	str	r3, [r2, #8]
 800550e:	e2a7      	b.n	8005a60 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	78fa      	ldrb	r2, [r7, #3]
 8005516:	4611      	mov	r1, r2
 8005518:	4618      	mov	r0, r3
 800551a:	f009 fc8e 	bl	800ee3a <USB_ReadChInterrupts>
 800551e:	4603      	mov	r3, r0
 8005520:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005524:	2b80      	cmp	r3, #128	@ 0x80
 8005526:	f040 8083 	bne.w	8005630 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	799b      	ldrb	r3, [r3, #6]
 800552e:	2b00      	cmp	r3, #0
 8005530:	d111      	bne.n	8005556 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8005532:	78fa      	ldrb	r2, [r7, #3]
 8005534:	6879      	ldr	r1, [r7, #4]
 8005536:	4613      	mov	r3, r2
 8005538:	011b      	lsls	r3, r3, #4
 800553a:	1a9b      	subs	r3, r3, r2
 800553c:	009b      	lsls	r3, r3, #2
 800553e:	440b      	add	r3, r1
 8005540:	334d      	adds	r3, #77	@ 0x4d
 8005542:	2207      	movs	r2, #7
 8005544:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	78fa      	ldrb	r2, [r7, #3]
 800554c:	4611      	mov	r1, r2
 800554e:	4618      	mov	r0, r3
 8005550:	f00a faed 	bl	800fb2e <USB_HC_Halt>
 8005554:	e062      	b.n	800561c <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8005556:	78fa      	ldrb	r2, [r7, #3]
 8005558:	6879      	ldr	r1, [r7, #4]
 800555a:	4613      	mov	r3, r2
 800555c:	011b      	lsls	r3, r3, #4
 800555e:	1a9b      	subs	r3, r3, r2
 8005560:	009b      	lsls	r3, r3, #2
 8005562:	440b      	add	r3, r1
 8005564:	3344      	adds	r3, #68	@ 0x44
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	1c59      	adds	r1, r3, #1
 800556a:	6878      	ldr	r0, [r7, #4]
 800556c:	4613      	mov	r3, r2
 800556e:	011b      	lsls	r3, r3, #4
 8005570:	1a9b      	subs	r3, r3, r2
 8005572:	009b      	lsls	r3, r3, #2
 8005574:	4403      	add	r3, r0
 8005576:	3344      	adds	r3, #68	@ 0x44
 8005578:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800557a:	78fa      	ldrb	r2, [r7, #3]
 800557c:	6879      	ldr	r1, [r7, #4]
 800557e:	4613      	mov	r3, r2
 8005580:	011b      	lsls	r3, r3, #4
 8005582:	1a9b      	subs	r3, r3, r2
 8005584:	009b      	lsls	r3, r3, #2
 8005586:	440b      	add	r3, r1
 8005588:	3344      	adds	r3, #68	@ 0x44
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	2b02      	cmp	r3, #2
 800558e:	d922      	bls.n	80055d6 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8005590:	78fa      	ldrb	r2, [r7, #3]
 8005592:	6879      	ldr	r1, [r7, #4]
 8005594:	4613      	mov	r3, r2
 8005596:	011b      	lsls	r3, r3, #4
 8005598:	1a9b      	subs	r3, r3, r2
 800559a:	009b      	lsls	r3, r3, #2
 800559c:	440b      	add	r3, r1
 800559e:	3344      	adds	r3, #68	@ 0x44
 80055a0:	2200      	movs	r2, #0
 80055a2:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80055a4:	78fa      	ldrb	r2, [r7, #3]
 80055a6:	6879      	ldr	r1, [r7, #4]
 80055a8:	4613      	mov	r3, r2
 80055aa:	011b      	lsls	r3, r3, #4
 80055ac:	1a9b      	subs	r3, r3, r2
 80055ae:	009b      	lsls	r3, r3, #2
 80055b0:	440b      	add	r3, r1
 80055b2:	334c      	adds	r3, #76	@ 0x4c
 80055b4:	2204      	movs	r2, #4
 80055b6:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80055b8:	78fa      	ldrb	r2, [r7, #3]
 80055ba:	6879      	ldr	r1, [r7, #4]
 80055bc:	4613      	mov	r3, r2
 80055be:	011b      	lsls	r3, r3, #4
 80055c0:	1a9b      	subs	r3, r3, r2
 80055c2:	009b      	lsls	r3, r3, #2
 80055c4:	440b      	add	r3, r1
 80055c6:	334c      	adds	r3, #76	@ 0x4c
 80055c8:	781a      	ldrb	r2, [r3, #0]
 80055ca:	78fb      	ldrb	r3, [r7, #3]
 80055cc:	4619      	mov	r1, r3
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f010 fc84 	bl	8015edc <HAL_HCD_HC_NotifyURBChange_Callback>
 80055d4:	e022      	b.n	800561c <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80055d6:	78fa      	ldrb	r2, [r7, #3]
 80055d8:	6879      	ldr	r1, [r7, #4]
 80055da:	4613      	mov	r3, r2
 80055dc:	011b      	lsls	r3, r3, #4
 80055de:	1a9b      	subs	r3, r3, r2
 80055e0:	009b      	lsls	r3, r3, #2
 80055e2:	440b      	add	r3, r1
 80055e4:	334c      	adds	r3, #76	@ 0x4c
 80055e6:	2202      	movs	r2, #2
 80055e8:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80055ea:	78fb      	ldrb	r3, [r7, #3]
 80055ec:	015a      	lsls	r2, r3, #5
 80055ee:	693b      	ldr	r3, [r7, #16]
 80055f0:	4413      	add	r3, r2
 80055f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005600:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005608:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800560a:	78fb      	ldrb	r3, [r7, #3]
 800560c:	015a      	lsls	r2, r3, #5
 800560e:	693b      	ldr	r3, [r7, #16]
 8005610:	4413      	add	r3, r2
 8005612:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005616:	461a      	mov	r2, r3
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 800561c:	78fb      	ldrb	r3, [r7, #3]
 800561e:	015a      	lsls	r2, r3, #5
 8005620:	693b      	ldr	r3, [r7, #16]
 8005622:	4413      	add	r3, r2
 8005624:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005628:	461a      	mov	r2, r3
 800562a:	2380      	movs	r3, #128	@ 0x80
 800562c:	6093      	str	r3, [r2, #8]
 800562e:	e217      	b.n	8005a60 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	78fa      	ldrb	r2, [r7, #3]
 8005636:	4611      	mov	r1, r2
 8005638:	4618      	mov	r0, r3
 800563a:	f009 fbfe 	bl	800ee3a <USB_ReadChInterrupts>
 800563e:	4603      	mov	r3, r0
 8005640:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005644:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005648:	d11b      	bne.n	8005682 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800564a:	78fa      	ldrb	r2, [r7, #3]
 800564c:	6879      	ldr	r1, [r7, #4]
 800564e:	4613      	mov	r3, r2
 8005650:	011b      	lsls	r3, r3, #4
 8005652:	1a9b      	subs	r3, r3, r2
 8005654:	009b      	lsls	r3, r3, #2
 8005656:	440b      	add	r3, r1
 8005658:	334d      	adds	r3, #77	@ 0x4d
 800565a:	2209      	movs	r2, #9
 800565c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	78fa      	ldrb	r2, [r7, #3]
 8005664:	4611      	mov	r1, r2
 8005666:	4618      	mov	r0, r3
 8005668:	f00a fa61 	bl	800fb2e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 800566c:	78fb      	ldrb	r3, [r7, #3]
 800566e:	015a      	lsls	r2, r3, #5
 8005670:	693b      	ldr	r3, [r7, #16]
 8005672:	4413      	add	r3, r2
 8005674:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005678:	461a      	mov	r2, r3
 800567a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800567e:	6093      	str	r3, [r2, #8]
 8005680:	e1ee      	b.n	8005a60 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	78fa      	ldrb	r2, [r7, #3]
 8005688:	4611      	mov	r1, r2
 800568a:	4618      	mov	r0, r3
 800568c:	f009 fbd5 	bl	800ee3a <USB_ReadChInterrupts>
 8005690:	4603      	mov	r3, r0
 8005692:	f003 0302 	and.w	r3, r3, #2
 8005696:	2b02      	cmp	r3, #2
 8005698:	f040 81df 	bne.w	8005a5a <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 800569c:	78fb      	ldrb	r3, [r7, #3]
 800569e:	015a      	lsls	r2, r3, #5
 80056a0:	693b      	ldr	r3, [r7, #16]
 80056a2:	4413      	add	r3, r2
 80056a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80056a8:	461a      	mov	r2, r3
 80056aa:	2302      	movs	r3, #2
 80056ac:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80056ae:	78fa      	ldrb	r2, [r7, #3]
 80056b0:	6879      	ldr	r1, [r7, #4]
 80056b2:	4613      	mov	r3, r2
 80056b4:	011b      	lsls	r3, r3, #4
 80056b6:	1a9b      	subs	r3, r3, r2
 80056b8:	009b      	lsls	r3, r3, #2
 80056ba:	440b      	add	r3, r1
 80056bc:	334d      	adds	r3, #77	@ 0x4d
 80056be:	781b      	ldrb	r3, [r3, #0]
 80056c0:	2b01      	cmp	r3, #1
 80056c2:	f040 8093 	bne.w	80057ec <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80056c6:	78fa      	ldrb	r2, [r7, #3]
 80056c8:	6879      	ldr	r1, [r7, #4]
 80056ca:	4613      	mov	r3, r2
 80056cc:	011b      	lsls	r3, r3, #4
 80056ce:	1a9b      	subs	r3, r3, r2
 80056d0:	009b      	lsls	r3, r3, #2
 80056d2:	440b      	add	r3, r1
 80056d4:	334d      	adds	r3, #77	@ 0x4d
 80056d6:	2202      	movs	r2, #2
 80056d8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80056da:	78fa      	ldrb	r2, [r7, #3]
 80056dc:	6879      	ldr	r1, [r7, #4]
 80056de:	4613      	mov	r3, r2
 80056e0:	011b      	lsls	r3, r3, #4
 80056e2:	1a9b      	subs	r3, r3, r2
 80056e4:	009b      	lsls	r3, r3, #2
 80056e6:	440b      	add	r3, r1
 80056e8:	334c      	adds	r3, #76	@ 0x4c
 80056ea:	2201      	movs	r2, #1
 80056ec:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80056ee:	78fa      	ldrb	r2, [r7, #3]
 80056f0:	6879      	ldr	r1, [r7, #4]
 80056f2:	4613      	mov	r3, r2
 80056f4:	011b      	lsls	r3, r3, #4
 80056f6:	1a9b      	subs	r3, r3, r2
 80056f8:	009b      	lsls	r3, r3, #2
 80056fa:	440b      	add	r3, r1
 80056fc:	3326      	adds	r3, #38	@ 0x26
 80056fe:	781b      	ldrb	r3, [r3, #0]
 8005700:	2b02      	cmp	r3, #2
 8005702:	d00b      	beq.n	800571c <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8005704:	78fa      	ldrb	r2, [r7, #3]
 8005706:	6879      	ldr	r1, [r7, #4]
 8005708:	4613      	mov	r3, r2
 800570a:	011b      	lsls	r3, r3, #4
 800570c:	1a9b      	subs	r3, r3, r2
 800570e:	009b      	lsls	r3, r3, #2
 8005710:	440b      	add	r3, r1
 8005712:	3326      	adds	r3, #38	@ 0x26
 8005714:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8005716:	2b03      	cmp	r3, #3
 8005718:	f040 8190 	bne.w	8005a3c <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	799b      	ldrb	r3, [r3, #6]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d115      	bne.n	8005750 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8005724:	78fa      	ldrb	r2, [r7, #3]
 8005726:	6879      	ldr	r1, [r7, #4]
 8005728:	4613      	mov	r3, r2
 800572a:	011b      	lsls	r3, r3, #4
 800572c:	1a9b      	subs	r3, r3, r2
 800572e:	009b      	lsls	r3, r3, #2
 8005730:	440b      	add	r3, r1
 8005732:	333d      	adds	r3, #61	@ 0x3d
 8005734:	781b      	ldrb	r3, [r3, #0]
 8005736:	78fa      	ldrb	r2, [r7, #3]
 8005738:	f083 0301 	eor.w	r3, r3, #1
 800573c:	b2d8      	uxtb	r0, r3
 800573e:	6879      	ldr	r1, [r7, #4]
 8005740:	4613      	mov	r3, r2
 8005742:	011b      	lsls	r3, r3, #4
 8005744:	1a9b      	subs	r3, r3, r2
 8005746:	009b      	lsls	r3, r3, #2
 8005748:	440b      	add	r3, r1
 800574a:	333d      	adds	r3, #61	@ 0x3d
 800574c:	4602      	mov	r2, r0
 800574e:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	799b      	ldrb	r3, [r3, #6]
 8005754:	2b01      	cmp	r3, #1
 8005756:	f040 8171 	bne.w	8005a3c <HCD_HC_OUT_IRQHandler+0x954>
 800575a:	78fa      	ldrb	r2, [r7, #3]
 800575c:	6879      	ldr	r1, [r7, #4]
 800575e:	4613      	mov	r3, r2
 8005760:	011b      	lsls	r3, r3, #4
 8005762:	1a9b      	subs	r3, r3, r2
 8005764:	009b      	lsls	r3, r3, #2
 8005766:	440b      	add	r3, r1
 8005768:	3334      	adds	r3, #52	@ 0x34
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	2b00      	cmp	r3, #0
 800576e:	f000 8165 	beq.w	8005a3c <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8005772:	78fa      	ldrb	r2, [r7, #3]
 8005774:	6879      	ldr	r1, [r7, #4]
 8005776:	4613      	mov	r3, r2
 8005778:	011b      	lsls	r3, r3, #4
 800577a:	1a9b      	subs	r3, r3, r2
 800577c:	009b      	lsls	r3, r3, #2
 800577e:	440b      	add	r3, r1
 8005780:	3334      	adds	r3, #52	@ 0x34
 8005782:	6819      	ldr	r1, [r3, #0]
 8005784:	78fa      	ldrb	r2, [r7, #3]
 8005786:	6878      	ldr	r0, [r7, #4]
 8005788:	4613      	mov	r3, r2
 800578a:	011b      	lsls	r3, r3, #4
 800578c:	1a9b      	subs	r3, r3, r2
 800578e:	009b      	lsls	r3, r3, #2
 8005790:	4403      	add	r3, r0
 8005792:	3328      	adds	r3, #40	@ 0x28
 8005794:	881b      	ldrh	r3, [r3, #0]
 8005796:	440b      	add	r3, r1
 8005798:	1e59      	subs	r1, r3, #1
 800579a:	78fa      	ldrb	r2, [r7, #3]
 800579c:	6878      	ldr	r0, [r7, #4]
 800579e:	4613      	mov	r3, r2
 80057a0:	011b      	lsls	r3, r3, #4
 80057a2:	1a9b      	subs	r3, r3, r2
 80057a4:	009b      	lsls	r3, r3, #2
 80057a6:	4403      	add	r3, r0
 80057a8:	3328      	adds	r3, #40	@ 0x28
 80057aa:	881b      	ldrh	r3, [r3, #0]
 80057ac:	fbb1 f3f3 	udiv	r3, r1, r3
 80057b0:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 80057b2:	68bb      	ldr	r3, [r7, #8]
 80057b4:	f003 0301 	and.w	r3, r3, #1
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	f000 813f 	beq.w	8005a3c <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 80057be:	78fa      	ldrb	r2, [r7, #3]
 80057c0:	6879      	ldr	r1, [r7, #4]
 80057c2:	4613      	mov	r3, r2
 80057c4:	011b      	lsls	r3, r3, #4
 80057c6:	1a9b      	subs	r3, r3, r2
 80057c8:	009b      	lsls	r3, r3, #2
 80057ca:	440b      	add	r3, r1
 80057cc:	333d      	adds	r3, #61	@ 0x3d
 80057ce:	781b      	ldrb	r3, [r3, #0]
 80057d0:	78fa      	ldrb	r2, [r7, #3]
 80057d2:	f083 0301 	eor.w	r3, r3, #1
 80057d6:	b2d8      	uxtb	r0, r3
 80057d8:	6879      	ldr	r1, [r7, #4]
 80057da:	4613      	mov	r3, r2
 80057dc:	011b      	lsls	r3, r3, #4
 80057de:	1a9b      	subs	r3, r3, r2
 80057e0:	009b      	lsls	r3, r3, #2
 80057e2:	440b      	add	r3, r1
 80057e4:	333d      	adds	r3, #61	@ 0x3d
 80057e6:	4602      	mov	r2, r0
 80057e8:	701a      	strb	r2, [r3, #0]
 80057ea:	e127      	b.n	8005a3c <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80057ec:	78fa      	ldrb	r2, [r7, #3]
 80057ee:	6879      	ldr	r1, [r7, #4]
 80057f0:	4613      	mov	r3, r2
 80057f2:	011b      	lsls	r3, r3, #4
 80057f4:	1a9b      	subs	r3, r3, r2
 80057f6:	009b      	lsls	r3, r3, #2
 80057f8:	440b      	add	r3, r1
 80057fa:	334d      	adds	r3, #77	@ 0x4d
 80057fc:	781b      	ldrb	r3, [r3, #0]
 80057fe:	2b03      	cmp	r3, #3
 8005800:	d120      	bne.n	8005844 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005802:	78fa      	ldrb	r2, [r7, #3]
 8005804:	6879      	ldr	r1, [r7, #4]
 8005806:	4613      	mov	r3, r2
 8005808:	011b      	lsls	r3, r3, #4
 800580a:	1a9b      	subs	r3, r3, r2
 800580c:	009b      	lsls	r3, r3, #2
 800580e:	440b      	add	r3, r1
 8005810:	334d      	adds	r3, #77	@ 0x4d
 8005812:	2202      	movs	r2, #2
 8005814:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8005816:	78fa      	ldrb	r2, [r7, #3]
 8005818:	6879      	ldr	r1, [r7, #4]
 800581a:	4613      	mov	r3, r2
 800581c:	011b      	lsls	r3, r3, #4
 800581e:	1a9b      	subs	r3, r3, r2
 8005820:	009b      	lsls	r3, r3, #2
 8005822:	440b      	add	r3, r1
 8005824:	331b      	adds	r3, #27
 8005826:	781b      	ldrb	r3, [r3, #0]
 8005828:	2b01      	cmp	r3, #1
 800582a:	f040 8107 	bne.w	8005a3c <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800582e:	78fa      	ldrb	r2, [r7, #3]
 8005830:	6879      	ldr	r1, [r7, #4]
 8005832:	4613      	mov	r3, r2
 8005834:	011b      	lsls	r3, r3, #4
 8005836:	1a9b      	subs	r3, r3, r2
 8005838:	009b      	lsls	r3, r3, #2
 800583a:	440b      	add	r3, r1
 800583c:	334c      	adds	r3, #76	@ 0x4c
 800583e:	2202      	movs	r2, #2
 8005840:	701a      	strb	r2, [r3, #0]
 8005842:	e0fb      	b.n	8005a3c <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8005844:	78fa      	ldrb	r2, [r7, #3]
 8005846:	6879      	ldr	r1, [r7, #4]
 8005848:	4613      	mov	r3, r2
 800584a:	011b      	lsls	r3, r3, #4
 800584c:	1a9b      	subs	r3, r3, r2
 800584e:	009b      	lsls	r3, r3, #2
 8005850:	440b      	add	r3, r1
 8005852:	334d      	adds	r3, #77	@ 0x4d
 8005854:	781b      	ldrb	r3, [r3, #0]
 8005856:	2b04      	cmp	r3, #4
 8005858:	d13a      	bne.n	80058d0 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800585a:	78fa      	ldrb	r2, [r7, #3]
 800585c:	6879      	ldr	r1, [r7, #4]
 800585e:	4613      	mov	r3, r2
 8005860:	011b      	lsls	r3, r3, #4
 8005862:	1a9b      	subs	r3, r3, r2
 8005864:	009b      	lsls	r3, r3, #2
 8005866:	440b      	add	r3, r1
 8005868:	334d      	adds	r3, #77	@ 0x4d
 800586a:	2202      	movs	r2, #2
 800586c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800586e:	78fa      	ldrb	r2, [r7, #3]
 8005870:	6879      	ldr	r1, [r7, #4]
 8005872:	4613      	mov	r3, r2
 8005874:	011b      	lsls	r3, r3, #4
 8005876:	1a9b      	subs	r3, r3, r2
 8005878:	009b      	lsls	r3, r3, #2
 800587a:	440b      	add	r3, r1
 800587c:	334c      	adds	r3, #76	@ 0x4c
 800587e:	2202      	movs	r2, #2
 8005880:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8005882:	78fa      	ldrb	r2, [r7, #3]
 8005884:	6879      	ldr	r1, [r7, #4]
 8005886:	4613      	mov	r3, r2
 8005888:	011b      	lsls	r3, r3, #4
 800588a:	1a9b      	subs	r3, r3, r2
 800588c:	009b      	lsls	r3, r3, #2
 800588e:	440b      	add	r3, r1
 8005890:	331b      	adds	r3, #27
 8005892:	781b      	ldrb	r3, [r3, #0]
 8005894:	2b01      	cmp	r3, #1
 8005896:	f040 80d1 	bne.w	8005a3c <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 800589a:	78fa      	ldrb	r2, [r7, #3]
 800589c:	6879      	ldr	r1, [r7, #4]
 800589e:	4613      	mov	r3, r2
 80058a0:	011b      	lsls	r3, r3, #4
 80058a2:	1a9b      	subs	r3, r3, r2
 80058a4:	009b      	lsls	r3, r3, #2
 80058a6:	440b      	add	r3, r1
 80058a8:	331b      	adds	r3, #27
 80058aa:	2200      	movs	r2, #0
 80058ac:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80058ae:	78fb      	ldrb	r3, [r7, #3]
 80058b0:	015a      	lsls	r2, r3, #5
 80058b2:	693b      	ldr	r3, [r7, #16]
 80058b4:	4413      	add	r3, r2
 80058b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80058ba:	685b      	ldr	r3, [r3, #4]
 80058bc:	78fa      	ldrb	r2, [r7, #3]
 80058be:	0151      	lsls	r1, r2, #5
 80058c0:	693a      	ldr	r2, [r7, #16]
 80058c2:	440a      	add	r2, r1
 80058c4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80058c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80058cc:	6053      	str	r3, [r2, #4]
 80058ce:	e0b5      	b.n	8005a3c <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80058d0:	78fa      	ldrb	r2, [r7, #3]
 80058d2:	6879      	ldr	r1, [r7, #4]
 80058d4:	4613      	mov	r3, r2
 80058d6:	011b      	lsls	r3, r3, #4
 80058d8:	1a9b      	subs	r3, r3, r2
 80058da:	009b      	lsls	r3, r3, #2
 80058dc:	440b      	add	r3, r1
 80058de:	334d      	adds	r3, #77	@ 0x4d
 80058e0:	781b      	ldrb	r3, [r3, #0]
 80058e2:	2b05      	cmp	r3, #5
 80058e4:	d114      	bne.n	8005910 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80058e6:	78fa      	ldrb	r2, [r7, #3]
 80058e8:	6879      	ldr	r1, [r7, #4]
 80058ea:	4613      	mov	r3, r2
 80058ec:	011b      	lsls	r3, r3, #4
 80058ee:	1a9b      	subs	r3, r3, r2
 80058f0:	009b      	lsls	r3, r3, #2
 80058f2:	440b      	add	r3, r1
 80058f4:	334d      	adds	r3, #77	@ 0x4d
 80058f6:	2202      	movs	r2, #2
 80058f8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 80058fa:	78fa      	ldrb	r2, [r7, #3]
 80058fc:	6879      	ldr	r1, [r7, #4]
 80058fe:	4613      	mov	r3, r2
 8005900:	011b      	lsls	r3, r3, #4
 8005902:	1a9b      	subs	r3, r3, r2
 8005904:	009b      	lsls	r3, r3, #2
 8005906:	440b      	add	r3, r1
 8005908:	334c      	adds	r3, #76	@ 0x4c
 800590a:	2202      	movs	r2, #2
 800590c:	701a      	strb	r2, [r3, #0]
 800590e:	e095      	b.n	8005a3c <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8005910:	78fa      	ldrb	r2, [r7, #3]
 8005912:	6879      	ldr	r1, [r7, #4]
 8005914:	4613      	mov	r3, r2
 8005916:	011b      	lsls	r3, r3, #4
 8005918:	1a9b      	subs	r3, r3, r2
 800591a:	009b      	lsls	r3, r3, #2
 800591c:	440b      	add	r3, r1
 800591e:	334d      	adds	r3, #77	@ 0x4d
 8005920:	781b      	ldrb	r3, [r3, #0]
 8005922:	2b06      	cmp	r3, #6
 8005924:	d114      	bne.n	8005950 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005926:	78fa      	ldrb	r2, [r7, #3]
 8005928:	6879      	ldr	r1, [r7, #4]
 800592a:	4613      	mov	r3, r2
 800592c:	011b      	lsls	r3, r3, #4
 800592e:	1a9b      	subs	r3, r3, r2
 8005930:	009b      	lsls	r3, r3, #2
 8005932:	440b      	add	r3, r1
 8005934:	334d      	adds	r3, #77	@ 0x4d
 8005936:	2202      	movs	r2, #2
 8005938:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 800593a:	78fa      	ldrb	r2, [r7, #3]
 800593c:	6879      	ldr	r1, [r7, #4]
 800593e:	4613      	mov	r3, r2
 8005940:	011b      	lsls	r3, r3, #4
 8005942:	1a9b      	subs	r3, r3, r2
 8005944:	009b      	lsls	r3, r3, #2
 8005946:	440b      	add	r3, r1
 8005948:	334c      	adds	r3, #76	@ 0x4c
 800594a:	2205      	movs	r2, #5
 800594c:	701a      	strb	r2, [r3, #0]
 800594e:	e075      	b.n	8005a3c <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8005950:	78fa      	ldrb	r2, [r7, #3]
 8005952:	6879      	ldr	r1, [r7, #4]
 8005954:	4613      	mov	r3, r2
 8005956:	011b      	lsls	r3, r3, #4
 8005958:	1a9b      	subs	r3, r3, r2
 800595a:	009b      	lsls	r3, r3, #2
 800595c:	440b      	add	r3, r1
 800595e:	334d      	adds	r3, #77	@ 0x4d
 8005960:	781b      	ldrb	r3, [r3, #0]
 8005962:	2b07      	cmp	r3, #7
 8005964:	d00a      	beq.n	800597c <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8005966:	78fa      	ldrb	r2, [r7, #3]
 8005968:	6879      	ldr	r1, [r7, #4]
 800596a:	4613      	mov	r3, r2
 800596c:	011b      	lsls	r3, r3, #4
 800596e:	1a9b      	subs	r3, r3, r2
 8005970:	009b      	lsls	r3, r3, #2
 8005972:	440b      	add	r3, r1
 8005974:	334d      	adds	r3, #77	@ 0x4d
 8005976:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8005978:	2b09      	cmp	r3, #9
 800597a:	d170      	bne.n	8005a5e <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800597c:	78fa      	ldrb	r2, [r7, #3]
 800597e:	6879      	ldr	r1, [r7, #4]
 8005980:	4613      	mov	r3, r2
 8005982:	011b      	lsls	r3, r3, #4
 8005984:	1a9b      	subs	r3, r3, r2
 8005986:	009b      	lsls	r3, r3, #2
 8005988:	440b      	add	r3, r1
 800598a:	334d      	adds	r3, #77	@ 0x4d
 800598c:	2202      	movs	r2, #2
 800598e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8005990:	78fa      	ldrb	r2, [r7, #3]
 8005992:	6879      	ldr	r1, [r7, #4]
 8005994:	4613      	mov	r3, r2
 8005996:	011b      	lsls	r3, r3, #4
 8005998:	1a9b      	subs	r3, r3, r2
 800599a:	009b      	lsls	r3, r3, #2
 800599c:	440b      	add	r3, r1
 800599e:	3344      	adds	r3, #68	@ 0x44
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	1c59      	adds	r1, r3, #1
 80059a4:	6878      	ldr	r0, [r7, #4]
 80059a6:	4613      	mov	r3, r2
 80059a8:	011b      	lsls	r3, r3, #4
 80059aa:	1a9b      	subs	r3, r3, r2
 80059ac:	009b      	lsls	r3, r3, #2
 80059ae:	4403      	add	r3, r0
 80059b0:	3344      	adds	r3, #68	@ 0x44
 80059b2:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80059b4:	78fa      	ldrb	r2, [r7, #3]
 80059b6:	6879      	ldr	r1, [r7, #4]
 80059b8:	4613      	mov	r3, r2
 80059ba:	011b      	lsls	r3, r3, #4
 80059bc:	1a9b      	subs	r3, r3, r2
 80059be:	009b      	lsls	r3, r3, #2
 80059c0:	440b      	add	r3, r1
 80059c2:	3344      	adds	r3, #68	@ 0x44
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	2b02      	cmp	r3, #2
 80059c8:	d914      	bls.n	80059f4 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80059ca:	78fa      	ldrb	r2, [r7, #3]
 80059cc:	6879      	ldr	r1, [r7, #4]
 80059ce:	4613      	mov	r3, r2
 80059d0:	011b      	lsls	r3, r3, #4
 80059d2:	1a9b      	subs	r3, r3, r2
 80059d4:	009b      	lsls	r3, r3, #2
 80059d6:	440b      	add	r3, r1
 80059d8:	3344      	adds	r3, #68	@ 0x44
 80059da:	2200      	movs	r2, #0
 80059dc:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80059de:	78fa      	ldrb	r2, [r7, #3]
 80059e0:	6879      	ldr	r1, [r7, #4]
 80059e2:	4613      	mov	r3, r2
 80059e4:	011b      	lsls	r3, r3, #4
 80059e6:	1a9b      	subs	r3, r3, r2
 80059e8:	009b      	lsls	r3, r3, #2
 80059ea:	440b      	add	r3, r1
 80059ec:	334c      	adds	r3, #76	@ 0x4c
 80059ee:	2204      	movs	r2, #4
 80059f0:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80059f2:	e022      	b.n	8005a3a <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80059f4:	78fa      	ldrb	r2, [r7, #3]
 80059f6:	6879      	ldr	r1, [r7, #4]
 80059f8:	4613      	mov	r3, r2
 80059fa:	011b      	lsls	r3, r3, #4
 80059fc:	1a9b      	subs	r3, r3, r2
 80059fe:	009b      	lsls	r3, r3, #2
 8005a00:	440b      	add	r3, r1
 8005a02:	334c      	adds	r3, #76	@ 0x4c
 8005a04:	2202      	movs	r2, #2
 8005a06:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8005a08:	78fb      	ldrb	r3, [r7, #3]
 8005a0a:	015a      	lsls	r2, r3, #5
 8005a0c:	693b      	ldr	r3, [r7, #16]
 8005a0e:	4413      	add	r3, r2
 8005a10:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005a1e:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005a26:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8005a28:	78fb      	ldrb	r3, [r7, #3]
 8005a2a:	015a      	lsls	r2, r3, #5
 8005a2c:	693b      	ldr	r3, [r7, #16]
 8005a2e:	4413      	add	r3, r2
 8005a30:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005a34:	461a      	mov	r2, r3
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005a3a:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8005a3c:	78fa      	ldrb	r2, [r7, #3]
 8005a3e:	6879      	ldr	r1, [r7, #4]
 8005a40:	4613      	mov	r3, r2
 8005a42:	011b      	lsls	r3, r3, #4
 8005a44:	1a9b      	subs	r3, r3, r2
 8005a46:	009b      	lsls	r3, r3, #2
 8005a48:	440b      	add	r3, r1
 8005a4a:	334c      	adds	r3, #76	@ 0x4c
 8005a4c:	781a      	ldrb	r2, [r3, #0]
 8005a4e:	78fb      	ldrb	r3, [r7, #3]
 8005a50:	4619      	mov	r1, r3
 8005a52:	6878      	ldr	r0, [r7, #4]
 8005a54:	f010 fa42 	bl	8015edc <HAL_HCD_HC_NotifyURBChange_Callback>
 8005a58:	e002      	b.n	8005a60 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8005a5a:	bf00      	nop
 8005a5c:	e000      	b.n	8005a60 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8005a5e:	bf00      	nop
  }
}
 8005a60:	3718      	adds	r7, #24
 8005a62:	46bd      	mov	sp, r7
 8005a64:	bd80      	pop	{r7, pc}

08005a66 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005a66:	b580      	push	{r7, lr}
 8005a68:	b08a      	sub	sp, #40	@ 0x28
 8005a6a:	af00      	add	r7, sp, #0
 8005a6c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a76:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	6a1b      	ldr	r3, [r3, #32]
 8005a7e:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8005a80:	69fb      	ldr	r3, [r7, #28]
 8005a82:	f003 030f 	and.w	r3, r3, #15
 8005a86:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8005a88:	69fb      	ldr	r3, [r7, #28]
 8005a8a:	0c5b      	lsrs	r3, r3, #17
 8005a8c:	f003 030f 	and.w	r3, r3, #15
 8005a90:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005a92:	69fb      	ldr	r3, [r7, #28]
 8005a94:	091b      	lsrs	r3, r3, #4
 8005a96:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005a9a:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8005a9c:	697b      	ldr	r3, [r7, #20]
 8005a9e:	2b02      	cmp	r3, #2
 8005aa0:	d004      	beq.n	8005aac <HCD_RXQLVL_IRQHandler+0x46>
 8005aa2:	697b      	ldr	r3, [r7, #20]
 8005aa4:	2b05      	cmp	r3, #5
 8005aa6:	f000 80b6 	beq.w	8005c16 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8005aaa:	e0b7      	b.n	8005c1c <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8005aac:	693b      	ldr	r3, [r7, #16]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	f000 80b3 	beq.w	8005c1a <HCD_RXQLVL_IRQHandler+0x1b4>
 8005ab4:	6879      	ldr	r1, [r7, #4]
 8005ab6:	69ba      	ldr	r2, [r7, #24]
 8005ab8:	4613      	mov	r3, r2
 8005aba:	011b      	lsls	r3, r3, #4
 8005abc:	1a9b      	subs	r3, r3, r2
 8005abe:	009b      	lsls	r3, r3, #2
 8005ac0:	440b      	add	r3, r1
 8005ac2:	332c      	adds	r3, #44	@ 0x2c
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	f000 80a7 	beq.w	8005c1a <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8005acc:	6879      	ldr	r1, [r7, #4]
 8005ace:	69ba      	ldr	r2, [r7, #24]
 8005ad0:	4613      	mov	r3, r2
 8005ad2:	011b      	lsls	r3, r3, #4
 8005ad4:	1a9b      	subs	r3, r3, r2
 8005ad6:	009b      	lsls	r3, r3, #2
 8005ad8:	440b      	add	r3, r1
 8005ada:	3338      	adds	r3, #56	@ 0x38
 8005adc:	681a      	ldr	r2, [r3, #0]
 8005ade:	693b      	ldr	r3, [r7, #16]
 8005ae0:	18d1      	adds	r1, r2, r3
 8005ae2:	6878      	ldr	r0, [r7, #4]
 8005ae4:	69ba      	ldr	r2, [r7, #24]
 8005ae6:	4613      	mov	r3, r2
 8005ae8:	011b      	lsls	r3, r3, #4
 8005aea:	1a9b      	subs	r3, r3, r2
 8005aec:	009b      	lsls	r3, r3, #2
 8005aee:	4403      	add	r3, r0
 8005af0:	3334      	adds	r3, #52	@ 0x34
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	4299      	cmp	r1, r3
 8005af6:	f200 8083 	bhi.w	8005c00 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6818      	ldr	r0, [r3, #0]
 8005afe:	6879      	ldr	r1, [r7, #4]
 8005b00:	69ba      	ldr	r2, [r7, #24]
 8005b02:	4613      	mov	r3, r2
 8005b04:	011b      	lsls	r3, r3, #4
 8005b06:	1a9b      	subs	r3, r3, r2
 8005b08:	009b      	lsls	r3, r3, #2
 8005b0a:	440b      	add	r3, r1
 8005b0c:	332c      	adds	r3, #44	@ 0x2c
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	693a      	ldr	r2, [r7, #16]
 8005b12:	b292      	uxth	r2, r2
 8005b14:	4619      	mov	r1, r3
 8005b16:	f008 ffe9 	bl	800eaec <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8005b1a:	6879      	ldr	r1, [r7, #4]
 8005b1c:	69ba      	ldr	r2, [r7, #24]
 8005b1e:	4613      	mov	r3, r2
 8005b20:	011b      	lsls	r3, r3, #4
 8005b22:	1a9b      	subs	r3, r3, r2
 8005b24:	009b      	lsls	r3, r3, #2
 8005b26:	440b      	add	r3, r1
 8005b28:	332c      	adds	r3, #44	@ 0x2c
 8005b2a:	681a      	ldr	r2, [r3, #0]
 8005b2c:	693b      	ldr	r3, [r7, #16]
 8005b2e:	18d1      	adds	r1, r2, r3
 8005b30:	6878      	ldr	r0, [r7, #4]
 8005b32:	69ba      	ldr	r2, [r7, #24]
 8005b34:	4613      	mov	r3, r2
 8005b36:	011b      	lsls	r3, r3, #4
 8005b38:	1a9b      	subs	r3, r3, r2
 8005b3a:	009b      	lsls	r3, r3, #2
 8005b3c:	4403      	add	r3, r0
 8005b3e:	332c      	adds	r3, #44	@ 0x2c
 8005b40:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8005b42:	6879      	ldr	r1, [r7, #4]
 8005b44:	69ba      	ldr	r2, [r7, #24]
 8005b46:	4613      	mov	r3, r2
 8005b48:	011b      	lsls	r3, r3, #4
 8005b4a:	1a9b      	subs	r3, r3, r2
 8005b4c:	009b      	lsls	r3, r3, #2
 8005b4e:	440b      	add	r3, r1
 8005b50:	3338      	adds	r3, #56	@ 0x38
 8005b52:	681a      	ldr	r2, [r3, #0]
 8005b54:	693b      	ldr	r3, [r7, #16]
 8005b56:	18d1      	adds	r1, r2, r3
 8005b58:	6878      	ldr	r0, [r7, #4]
 8005b5a:	69ba      	ldr	r2, [r7, #24]
 8005b5c:	4613      	mov	r3, r2
 8005b5e:	011b      	lsls	r3, r3, #4
 8005b60:	1a9b      	subs	r3, r3, r2
 8005b62:	009b      	lsls	r3, r3, #2
 8005b64:	4403      	add	r3, r0
 8005b66:	3338      	adds	r3, #56	@ 0x38
 8005b68:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8005b6a:	69bb      	ldr	r3, [r7, #24]
 8005b6c:	015a      	lsls	r2, r3, #5
 8005b6e:	6a3b      	ldr	r3, [r7, #32]
 8005b70:	4413      	add	r3, r2
 8005b72:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005b76:	691b      	ldr	r3, [r3, #16]
 8005b78:	0cdb      	lsrs	r3, r3, #19
 8005b7a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005b7e:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8005b80:	6879      	ldr	r1, [r7, #4]
 8005b82:	69ba      	ldr	r2, [r7, #24]
 8005b84:	4613      	mov	r3, r2
 8005b86:	011b      	lsls	r3, r3, #4
 8005b88:	1a9b      	subs	r3, r3, r2
 8005b8a:	009b      	lsls	r3, r3, #2
 8005b8c:	440b      	add	r3, r1
 8005b8e:	3328      	adds	r3, #40	@ 0x28
 8005b90:	881b      	ldrh	r3, [r3, #0]
 8005b92:	461a      	mov	r2, r3
 8005b94:	693b      	ldr	r3, [r7, #16]
 8005b96:	4293      	cmp	r3, r2
 8005b98:	d13f      	bne.n	8005c1a <HCD_RXQLVL_IRQHandler+0x1b4>
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d03c      	beq.n	8005c1a <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8005ba0:	69bb      	ldr	r3, [r7, #24]
 8005ba2:	015a      	lsls	r2, r3, #5
 8005ba4:	6a3b      	ldr	r3, [r7, #32]
 8005ba6:	4413      	add	r3, r2
 8005ba8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005bb0:	68bb      	ldr	r3, [r7, #8]
 8005bb2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005bb6:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005bb8:	68bb      	ldr	r3, [r7, #8]
 8005bba:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005bbe:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8005bc0:	69bb      	ldr	r3, [r7, #24]
 8005bc2:	015a      	lsls	r2, r3, #5
 8005bc4:	6a3b      	ldr	r3, [r7, #32]
 8005bc6:	4413      	add	r3, r2
 8005bc8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005bcc:	461a      	mov	r2, r3
 8005bce:	68bb      	ldr	r3, [r7, #8]
 8005bd0:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8005bd2:	6879      	ldr	r1, [r7, #4]
 8005bd4:	69ba      	ldr	r2, [r7, #24]
 8005bd6:	4613      	mov	r3, r2
 8005bd8:	011b      	lsls	r3, r3, #4
 8005bda:	1a9b      	subs	r3, r3, r2
 8005bdc:	009b      	lsls	r3, r3, #2
 8005bde:	440b      	add	r3, r1
 8005be0:	333c      	adds	r3, #60	@ 0x3c
 8005be2:	781b      	ldrb	r3, [r3, #0]
 8005be4:	f083 0301 	eor.w	r3, r3, #1
 8005be8:	b2d8      	uxtb	r0, r3
 8005bea:	6879      	ldr	r1, [r7, #4]
 8005bec:	69ba      	ldr	r2, [r7, #24]
 8005bee:	4613      	mov	r3, r2
 8005bf0:	011b      	lsls	r3, r3, #4
 8005bf2:	1a9b      	subs	r3, r3, r2
 8005bf4:	009b      	lsls	r3, r3, #2
 8005bf6:	440b      	add	r3, r1
 8005bf8:	333c      	adds	r3, #60	@ 0x3c
 8005bfa:	4602      	mov	r2, r0
 8005bfc:	701a      	strb	r2, [r3, #0]
      break;
 8005bfe:	e00c      	b.n	8005c1a <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8005c00:	6879      	ldr	r1, [r7, #4]
 8005c02:	69ba      	ldr	r2, [r7, #24]
 8005c04:	4613      	mov	r3, r2
 8005c06:	011b      	lsls	r3, r3, #4
 8005c08:	1a9b      	subs	r3, r3, r2
 8005c0a:	009b      	lsls	r3, r3, #2
 8005c0c:	440b      	add	r3, r1
 8005c0e:	334c      	adds	r3, #76	@ 0x4c
 8005c10:	2204      	movs	r2, #4
 8005c12:	701a      	strb	r2, [r3, #0]
      break;
 8005c14:	e001      	b.n	8005c1a <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8005c16:	bf00      	nop
 8005c18:	e000      	b.n	8005c1c <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8005c1a:	bf00      	nop
  }
}
 8005c1c:	bf00      	nop
 8005c1e:	3728      	adds	r7, #40	@ 0x28
 8005c20:	46bd      	mov	sp, r7
 8005c22:	bd80      	pop	{r7, pc}

08005c24 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b086      	sub	sp, #24
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c32:	697b      	ldr	r3, [r7, #20]
 8005c34:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8005c36:	693b      	ldr	r3, [r7, #16]
 8005c38:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8005c40:	693b      	ldr	r3, [r7, #16]
 8005c42:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8005c4a:	68bb      	ldr	r3, [r7, #8]
 8005c4c:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8005c50:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	f003 0302 	and.w	r3, r3, #2
 8005c58:	2b02      	cmp	r3, #2
 8005c5a:	d10b      	bne.n	8005c74 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	f003 0301 	and.w	r3, r3, #1
 8005c62:	2b01      	cmp	r3, #1
 8005c64:	d102      	bne.n	8005c6c <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8005c66:	6878      	ldr	r0, [r7, #4]
 8005c68:	f010 f91c 	bl	8015ea4 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8005c6c:	68bb      	ldr	r3, [r7, #8]
 8005c6e:	f043 0302 	orr.w	r3, r3, #2
 8005c72:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	f003 0308 	and.w	r3, r3, #8
 8005c7a:	2b08      	cmp	r3, #8
 8005c7c:	d132      	bne.n	8005ce4 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8005c7e:	68bb      	ldr	r3, [r7, #8]
 8005c80:	f043 0308 	orr.w	r3, r3, #8
 8005c84:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	f003 0304 	and.w	r3, r3, #4
 8005c8c:	2b04      	cmp	r3, #4
 8005c8e:	d126      	bne.n	8005cde <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	7a5b      	ldrb	r3, [r3, #9]
 8005c94:	2b02      	cmp	r3, #2
 8005c96:	d113      	bne.n	8005cc0 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8005c9e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005ca2:	d106      	bne.n	8005cb2 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	2102      	movs	r1, #2
 8005caa:	4618      	mov	r0, r3
 8005cac:	f009 fad2 	bl	800f254 <USB_InitFSLSPClkSel>
 8005cb0:	e011      	b.n	8005cd6 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	2101      	movs	r1, #1
 8005cb8:	4618      	mov	r0, r3
 8005cba:	f009 facb 	bl	800f254 <USB_InitFSLSPClkSel>
 8005cbe:	e00a      	b.n	8005cd6 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	79db      	ldrb	r3, [r3, #7]
 8005cc4:	2b01      	cmp	r3, #1
 8005cc6:	d106      	bne.n	8005cd6 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8005cc8:	693b      	ldr	r3, [r7, #16]
 8005cca:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005cce:	461a      	mov	r2, r3
 8005cd0:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8005cd4:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8005cd6:	6878      	ldr	r0, [r7, #4]
 8005cd8:	f010 f90e 	bl	8015ef8 <HAL_HCD_PortEnabled_Callback>
 8005cdc:	e002      	b.n	8005ce4 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8005cde:	6878      	ldr	r0, [r7, #4]
 8005ce0:	f010 f918 	bl	8015f14 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	f003 0320 	and.w	r3, r3, #32
 8005cea:	2b20      	cmp	r3, #32
 8005cec:	d103      	bne.n	8005cf6 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8005cee:	68bb      	ldr	r3, [r7, #8]
 8005cf0:	f043 0320 	orr.w	r3, r3, #32
 8005cf4:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8005cf6:	693b      	ldr	r3, [r7, #16]
 8005cf8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005cfc:	461a      	mov	r2, r3
 8005cfe:	68bb      	ldr	r3, [r7, #8]
 8005d00:	6013      	str	r3, [r2, #0]
}
 8005d02:	bf00      	nop
 8005d04:	3718      	adds	r7, #24
 8005d06:	46bd      	mov	sp, r7
 8005d08:	bd80      	pop	{r7, pc}
	...

08005d0c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b082      	sub	sp, #8
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d101      	bne.n	8005d1e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005d1a:	2301      	movs	r3, #1
 8005d1c:	e08b      	b.n	8005e36 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d24:	b2db      	uxtb	r3, r3
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d106      	bne.n	8005d38 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005d32:	6878      	ldr	r0, [r7, #4]
 8005d34:	f00d ffc0 	bl	8013cb8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2224      	movs	r2, #36	@ 0x24
 8005d3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	681a      	ldr	r2, [r3, #0]
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f022 0201 	bic.w	r2, r2, #1
 8005d4e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	685a      	ldr	r2, [r3, #4]
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005d5c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	689a      	ldr	r2, [r3, #8]
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005d6c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	68db      	ldr	r3, [r3, #12]
 8005d72:	2b01      	cmp	r3, #1
 8005d74:	d107      	bne.n	8005d86 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	689a      	ldr	r2, [r3, #8]
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005d82:	609a      	str	r2, [r3, #8]
 8005d84:	e006      	b.n	8005d94 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	689a      	ldr	r2, [r3, #8]
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005d92:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	68db      	ldr	r3, [r3, #12]
 8005d98:	2b02      	cmp	r3, #2
 8005d9a:	d108      	bne.n	8005dae <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	685a      	ldr	r2, [r3, #4]
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005daa:	605a      	str	r2, [r3, #4]
 8005dac:	e007      	b.n	8005dbe <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	685a      	ldr	r2, [r3, #4]
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005dbc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	6859      	ldr	r1, [r3, #4]
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681a      	ldr	r2, [r3, #0]
 8005dc8:	4b1d      	ldr	r3, [pc, #116]	@ (8005e40 <HAL_I2C_Init+0x134>)
 8005dca:	430b      	orrs	r3, r1
 8005dcc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	68da      	ldr	r2, [r3, #12]
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005ddc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	691a      	ldr	r2, [r3, #16]
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	695b      	ldr	r3, [r3, #20]
 8005de6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	699b      	ldr	r3, [r3, #24]
 8005dee:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	430a      	orrs	r2, r1
 8005df6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	69d9      	ldr	r1, [r3, #28]
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	6a1a      	ldr	r2, [r3, #32]
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	430a      	orrs	r2, r1
 8005e06:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	681a      	ldr	r2, [r3, #0]
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f042 0201 	orr.w	r2, r2, #1
 8005e16:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2220      	movs	r2, #32
 8005e22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2200      	movs	r2, #0
 8005e2a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2200      	movs	r2, #0
 8005e30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005e34:	2300      	movs	r3, #0
}
 8005e36:	4618      	mov	r0, r3
 8005e38:	3708      	adds	r7, #8
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	bd80      	pop	{r7, pc}
 8005e3e:	bf00      	nop
 8005e40:	02008000 	.word	0x02008000

08005e44 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b088      	sub	sp, #32
 8005e48:	af02      	add	r7, sp, #8
 8005e4a:	60f8      	str	r0, [r7, #12]
 8005e4c:	4608      	mov	r0, r1
 8005e4e:	4611      	mov	r1, r2
 8005e50:	461a      	mov	r2, r3
 8005e52:	4603      	mov	r3, r0
 8005e54:	817b      	strh	r3, [r7, #10]
 8005e56:	460b      	mov	r3, r1
 8005e58:	813b      	strh	r3, [r7, #8]
 8005e5a:	4613      	mov	r3, r2
 8005e5c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e64:	b2db      	uxtb	r3, r3
 8005e66:	2b20      	cmp	r3, #32
 8005e68:	f040 80f9 	bne.w	800605e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e6c:	6a3b      	ldr	r3, [r7, #32]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d002      	beq.n	8005e78 <HAL_I2C_Mem_Write+0x34>
 8005e72:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d105      	bne.n	8005e84 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005e7e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005e80:	2301      	movs	r3, #1
 8005e82:	e0ed      	b.n	8006060 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005e8a:	2b01      	cmp	r3, #1
 8005e8c:	d101      	bne.n	8005e92 <HAL_I2C_Mem_Write+0x4e>
 8005e8e:	2302      	movs	r3, #2
 8005e90:	e0e6      	b.n	8006060 <HAL_I2C_Mem_Write+0x21c>
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	2201      	movs	r2, #1
 8005e96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005e9a:	f7fa fc95 	bl	80007c8 <HAL_GetTick>
 8005e9e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005ea0:	697b      	ldr	r3, [r7, #20]
 8005ea2:	9300      	str	r3, [sp, #0]
 8005ea4:	2319      	movs	r3, #25
 8005ea6:	2201      	movs	r2, #1
 8005ea8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005eac:	68f8      	ldr	r0, [r7, #12]
 8005eae:	f000 fa5b 	bl	8006368 <I2C_WaitOnFlagUntilTimeout>
 8005eb2:	4603      	mov	r3, r0
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d001      	beq.n	8005ebc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8005eb8:	2301      	movs	r3, #1
 8005eba:	e0d1      	b.n	8006060 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	2221      	movs	r2, #33	@ 0x21
 8005ec0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	2240      	movs	r2, #64	@ 0x40
 8005ec8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	2200      	movs	r2, #0
 8005ed0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	6a3a      	ldr	r2, [r7, #32]
 8005ed6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005edc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005ee4:	88f8      	ldrh	r0, [r7, #6]
 8005ee6:	893a      	ldrh	r2, [r7, #8]
 8005ee8:	8979      	ldrh	r1, [r7, #10]
 8005eea:	697b      	ldr	r3, [r7, #20]
 8005eec:	9301      	str	r3, [sp, #4]
 8005eee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ef0:	9300      	str	r3, [sp, #0]
 8005ef2:	4603      	mov	r3, r0
 8005ef4:	68f8      	ldr	r0, [r7, #12]
 8005ef6:	f000 f9bf 	bl	8006278 <I2C_RequestMemoryWrite>
 8005efa:	4603      	mov	r3, r0
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d005      	beq.n	8005f0c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	2200      	movs	r2, #0
 8005f04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005f08:	2301      	movs	r3, #1
 8005f0a:	e0a9      	b.n	8006060 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f10:	b29b      	uxth	r3, r3
 8005f12:	2bff      	cmp	r3, #255	@ 0xff
 8005f14:	d90e      	bls.n	8005f34 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	22ff      	movs	r2, #255	@ 0xff
 8005f1a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f20:	b2da      	uxtb	r2, r3
 8005f22:	8979      	ldrh	r1, [r7, #10]
 8005f24:	2300      	movs	r3, #0
 8005f26:	9300      	str	r3, [sp, #0]
 8005f28:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005f2c:	68f8      	ldr	r0, [r7, #12]
 8005f2e:	f000 fbdf 	bl	80066f0 <I2C_TransferConfig>
 8005f32:	e00f      	b.n	8005f54 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f38:	b29a      	uxth	r2, r3
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f42:	b2da      	uxtb	r2, r3
 8005f44:	8979      	ldrh	r1, [r7, #10]
 8005f46:	2300      	movs	r3, #0
 8005f48:	9300      	str	r3, [sp, #0]
 8005f4a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005f4e:	68f8      	ldr	r0, [r7, #12]
 8005f50:	f000 fbce 	bl	80066f0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f54:	697a      	ldr	r2, [r7, #20]
 8005f56:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f58:	68f8      	ldr	r0, [r7, #12]
 8005f5a:	f000 fa5e 	bl	800641a <I2C_WaitOnTXISFlagUntilTimeout>
 8005f5e:	4603      	mov	r3, r0
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d001      	beq.n	8005f68 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8005f64:	2301      	movs	r3, #1
 8005f66:	e07b      	b.n	8006060 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f6c:	781a      	ldrb	r2, [r3, #0]
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f78:	1c5a      	adds	r2, r3, #1
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f82:	b29b      	uxth	r3, r3
 8005f84:	3b01      	subs	r3, #1
 8005f86:	b29a      	uxth	r2, r3
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f90:	3b01      	subs	r3, #1
 8005f92:	b29a      	uxth	r2, r3
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f9c:	b29b      	uxth	r3, r3
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d034      	beq.n	800600c <HAL_I2C_Mem_Write+0x1c8>
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d130      	bne.n	800600c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005faa:	697b      	ldr	r3, [r7, #20]
 8005fac:	9300      	str	r3, [sp, #0]
 8005fae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	2180      	movs	r1, #128	@ 0x80
 8005fb4:	68f8      	ldr	r0, [r7, #12]
 8005fb6:	f000 f9d7 	bl	8006368 <I2C_WaitOnFlagUntilTimeout>
 8005fba:	4603      	mov	r3, r0
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d001      	beq.n	8005fc4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8005fc0:	2301      	movs	r3, #1
 8005fc2:	e04d      	b.n	8006060 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fc8:	b29b      	uxth	r3, r3
 8005fca:	2bff      	cmp	r3, #255	@ 0xff
 8005fcc:	d90e      	bls.n	8005fec <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	22ff      	movs	r2, #255	@ 0xff
 8005fd2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fd8:	b2da      	uxtb	r2, r3
 8005fda:	8979      	ldrh	r1, [r7, #10]
 8005fdc:	2300      	movs	r3, #0
 8005fde:	9300      	str	r3, [sp, #0]
 8005fe0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005fe4:	68f8      	ldr	r0, [r7, #12]
 8005fe6:	f000 fb83 	bl	80066f0 <I2C_TransferConfig>
 8005fea:	e00f      	b.n	800600c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ff0:	b29a      	uxth	r2, r3
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ffa:	b2da      	uxtb	r2, r3
 8005ffc:	8979      	ldrh	r1, [r7, #10]
 8005ffe:	2300      	movs	r3, #0
 8006000:	9300      	str	r3, [sp, #0]
 8006002:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006006:	68f8      	ldr	r0, [r7, #12]
 8006008:	f000 fb72 	bl	80066f0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006010:	b29b      	uxth	r3, r3
 8006012:	2b00      	cmp	r3, #0
 8006014:	d19e      	bne.n	8005f54 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006016:	697a      	ldr	r2, [r7, #20]
 8006018:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800601a:	68f8      	ldr	r0, [r7, #12]
 800601c:	f000 fa44 	bl	80064a8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006020:	4603      	mov	r3, r0
 8006022:	2b00      	cmp	r3, #0
 8006024:	d001      	beq.n	800602a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8006026:	2301      	movs	r3, #1
 8006028:	e01a      	b.n	8006060 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	2220      	movs	r2, #32
 8006030:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	6859      	ldr	r1, [r3, #4]
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681a      	ldr	r2, [r3, #0]
 800603c:	4b0a      	ldr	r3, [pc, #40]	@ (8006068 <HAL_I2C_Mem_Write+0x224>)
 800603e:	400b      	ands	r3, r1
 8006040:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	2220      	movs	r2, #32
 8006046:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	2200      	movs	r2, #0
 800604e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	2200      	movs	r2, #0
 8006056:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800605a:	2300      	movs	r3, #0
 800605c:	e000      	b.n	8006060 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800605e:	2302      	movs	r3, #2
  }
}
 8006060:	4618      	mov	r0, r3
 8006062:	3718      	adds	r7, #24
 8006064:	46bd      	mov	sp, r7
 8006066:	bd80      	pop	{r7, pc}
 8006068:	fe00e800 	.word	0xfe00e800

0800606c <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 800606c:	b580      	push	{r7, lr}
 800606e:	b08a      	sub	sp, #40	@ 0x28
 8006070:	af02      	add	r7, sp, #8
 8006072:	60f8      	str	r0, [r7, #12]
 8006074:	607a      	str	r2, [r7, #4]
 8006076:	603b      	str	r3, [r7, #0]
 8006078:	460b      	mov	r3, r1
 800607a:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 800607c:	2300      	movs	r3, #0
 800607e:	617b      	str	r3, [r7, #20]

  HAL_StatusTypeDef status = HAL_OK;
 8006080:	2300      	movs	r3, #0
 8006082:	77fb      	strb	r3, [r7, #31]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800608a:	b2db      	uxtb	r3, r3
 800608c:	2b20      	cmp	r3, #32
 800608e:	f040 80e9 	bne.w	8006264 <HAL_I2C_IsDeviceReady+0x1f8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	699b      	ldr	r3, [r3, #24]
 8006098:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800609c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80060a0:	d101      	bne.n	80060a6 <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 80060a2:	2302      	movs	r3, #2
 80060a4:	e0df      	b.n	8006266 <HAL_I2C_IsDeviceReady+0x1fa>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80060ac:	2b01      	cmp	r3, #1
 80060ae:	d101      	bne.n	80060b4 <HAL_I2C_IsDeviceReady+0x48>
 80060b0:	2302      	movs	r3, #2
 80060b2:	e0d8      	b.n	8006266 <HAL_I2C_IsDeviceReady+0x1fa>
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	2201      	movs	r2, #1
 80060b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	2224      	movs	r2, #36	@ 0x24
 80060c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	2200      	movs	r2, #0
 80060c8:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	68db      	ldr	r3, [r3, #12]
 80060ce:	2b01      	cmp	r3, #1
 80060d0:	d105      	bne.n	80060de <HAL_I2C_IsDeviceReady+0x72>
 80060d2:	897b      	ldrh	r3, [r7, #10]
 80060d4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80060d8:	4b65      	ldr	r3, [pc, #404]	@ (8006270 <HAL_I2C_IsDeviceReady+0x204>)
 80060da:	4313      	orrs	r3, r2
 80060dc:	e004      	b.n	80060e8 <HAL_I2C_IsDeviceReady+0x7c>
 80060de:	897b      	ldrh	r3, [r7, #10]
 80060e0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80060e4:	4b63      	ldr	r3, [pc, #396]	@ (8006274 <HAL_I2C_IsDeviceReady+0x208>)
 80060e6:	4313      	orrs	r3, r2
 80060e8:	68fa      	ldr	r2, [r7, #12]
 80060ea:	6812      	ldr	r2, [r2, #0]
 80060ec:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 80060ee:	f7fa fb6b 	bl	80007c8 <HAL_GetTick>
 80060f2:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	699b      	ldr	r3, [r3, #24]
 80060fa:	f003 0320 	and.w	r3, r3, #32
 80060fe:	2b20      	cmp	r3, #32
 8006100:	bf0c      	ite	eq
 8006102:	2301      	moveq	r3, #1
 8006104:	2300      	movne	r3, #0
 8006106:	b2db      	uxtb	r3, r3
 8006108:	77bb      	strb	r3, [r7, #30]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	699b      	ldr	r3, [r3, #24]
 8006110:	f003 0310 	and.w	r3, r3, #16
 8006114:	2b10      	cmp	r3, #16
 8006116:	bf0c      	ite	eq
 8006118:	2301      	moveq	r3, #1
 800611a:	2300      	movne	r3, #0
 800611c:	b2db      	uxtb	r3, r3
 800611e:	777b      	strb	r3, [r7, #29]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8006120:	e034      	b.n	800618c <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 8006122:	683b      	ldr	r3, [r7, #0]
 8006124:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006128:	d01a      	beq.n	8006160 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800612a:	f7fa fb4d 	bl	80007c8 <HAL_GetTick>
 800612e:	4602      	mov	r2, r0
 8006130:	69bb      	ldr	r3, [r7, #24]
 8006132:	1ad3      	subs	r3, r2, r3
 8006134:	683a      	ldr	r2, [r7, #0]
 8006136:	429a      	cmp	r2, r3
 8006138:	d302      	bcc.n	8006140 <HAL_I2C_IsDeviceReady+0xd4>
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	2b00      	cmp	r3, #0
 800613e:	d10f      	bne.n	8006160 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	2220      	movs	r2, #32
 8006144:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800614c:	f043 0220 	orr.w	r2, r3, #32
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	2200      	movs	r2, #0
 8006158:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 800615c:	2301      	movs	r3, #1
 800615e:	e082      	b.n	8006266 <HAL_I2C_IsDeviceReady+0x1fa>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	699b      	ldr	r3, [r3, #24]
 8006166:	f003 0320 	and.w	r3, r3, #32
 800616a:	2b20      	cmp	r3, #32
 800616c:	bf0c      	ite	eq
 800616e:	2301      	moveq	r3, #1
 8006170:	2300      	movne	r3, #0
 8006172:	b2db      	uxtb	r3, r3
 8006174:	77bb      	strb	r3, [r7, #30]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	699b      	ldr	r3, [r3, #24]
 800617c:	f003 0310 	and.w	r3, r3, #16
 8006180:	2b10      	cmp	r3, #16
 8006182:	bf0c      	ite	eq
 8006184:	2301      	moveq	r3, #1
 8006186:	2300      	movne	r3, #0
 8006188:	b2db      	uxtb	r3, r3
 800618a:	777b      	strb	r3, [r7, #29]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 800618c:	7fbb      	ldrb	r3, [r7, #30]
 800618e:	2b00      	cmp	r3, #0
 8006190:	d102      	bne.n	8006198 <HAL_I2C_IsDeviceReady+0x12c>
 8006192:	7f7b      	ldrb	r3, [r7, #29]
 8006194:	2b00      	cmp	r3, #0
 8006196:	d0c4      	beq.n	8006122 <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	699b      	ldr	r3, [r3, #24]
 800619e:	f003 0310 	and.w	r3, r3, #16
 80061a2:	2b10      	cmp	r3, #16
 80061a4:	d027      	beq.n	80061f6 <HAL_I2C_IsDeviceReady+0x18a>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80061a6:	69bb      	ldr	r3, [r7, #24]
 80061a8:	9300      	str	r3, [sp, #0]
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	2200      	movs	r2, #0
 80061ae:	2120      	movs	r1, #32
 80061b0:	68f8      	ldr	r0, [r7, #12]
 80061b2:	f000 f8d9 	bl	8006368 <I2C_WaitOnFlagUntilTimeout>
 80061b6:	4603      	mov	r3, r0
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d00e      	beq.n	80061da <HAL_I2C_IsDeviceReady+0x16e>
        {
          /* A non acknowledge appear during STOP Flag waiting process, a new trial must be performed */
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061c0:	2b04      	cmp	r3, #4
 80061c2:	d107      	bne.n	80061d4 <HAL_I2C_IsDeviceReady+0x168>
          {
            /* Clear STOP Flag */
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	2220      	movs	r2, #32
 80061ca:	61da      	str	r2, [r3, #28]

            /* Reset the error code for next trial */
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	2200      	movs	r2, #0
 80061d0:	645a      	str	r2, [r3, #68]	@ 0x44
 80061d2:	e026      	b.n	8006222 <HAL_I2C_IsDeviceReady+0x1b6>
          }
          else
          {
            status = HAL_ERROR;
 80061d4:	2301      	movs	r3, #1
 80061d6:	77fb      	strb	r3, [r7, #31]
 80061d8:	e023      	b.n	8006222 <HAL_I2C_IsDeviceReady+0x1b6>
        else
        {
          /* A acknowledge appear during STOP Flag waiting process, this mean that device respond to its address */

          /* Clear STOP Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	2220      	movs	r2, #32
 80061e0:	61da      	str	r2, [r3, #28]

          /* Device is ready */
          hi2c->State = HAL_I2C_STATE_READY;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	2220      	movs	r2, #32
 80061e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	2200      	movs	r2, #0
 80061ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_OK;
 80061f2:	2300      	movs	r3, #0
 80061f4:	e037      	b.n	8006266 <HAL_I2C_IsDeviceReady+0x1fa>
      {
        /* A non acknowledge is detected, this mean that device not respond to its address,
           a new trial must be performed */

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	2210      	movs	r2, #16
 80061fc:	61da      	str	r2, [r3, #28]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80061fe:	69bb      	ldr	r3, [r7, #24]
 8006200:	9300      	str	r3, [sp, #0]
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	2200      	movs	r2, #0
 8006206:	2120      	movs	r1, #32
 8006208:	68f8      	ldr	r0, [r7, #12]
 800620a:	f000 f8ad 	bl	8006368 <I2C_WaitOnFlagUntilTimeout>
 800620e:	4603      	mov	r3, r0
 8006210:	2b00      	cmp	r3, #0
 8006212:	d002      	beq.n	800621a <HAL_I2C_IsDeviceReady+0x1ae>
        {
          status = HAL_ERROR;
 8006214:	2301      	movs	r3, #1
 8006216:	77fb      	strb	r3, [r7, #31]
 8006218:	e003      	b.n	8006222 <HAL_I2C_IsDeviceReady+0x1b6>
        }
        else
        {
          /* Clear STOP Flag, auto generated with autoend*/
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	2220      	movs	r2, #32
 8006220:	61da      	str	r2, [r3, #28]
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8006222:	697b      	ldr	r3, [r7, #20]
 8006224:	3301      	adds	r3, #1
 8006226:	617b      	str	r3, [r7, #20]

      if ((I2C_Trials < Trials) && (status == HAL_ERROR))
 8006228:	697b      	ldr	r3, [r7, #20]
 800622a:	687a      	ldr	r2, [r7, #4]
 800622c:	429a      	cmp	r2, r3
 800622e:	d904      	bls.n	800623a <HAL_I2C_IsDeviceReady+0x1ce>
 8006230:	7ffb      	ldrb	r3, [r7, #31]
 8006232:	2b01      	cmp	r3, #1
 8006234:	d101      	bne.n	800623a <HAL_I2C_IsDeviceReady+0x1ce>
      {
        status = HAL_OK;
 8006236:	2300      	movs	r3, #0
 8006238:	77fb      	strb	r3, [r7, #31]
      }

    } while (I2C_Trials < Trials);
 800623a:	697b      	ldr	r3, [r7, #20]
 800623c:	687a      	ldr	r2, [r7, #4]
 800623e:	429a      	cmp	r2, r3
 8006240:	f63f af43 	bhi.w	80060ca <HAL_I2C_IsDeviceReady+0x5e>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	2220      	movs	r2, #32
 8006248:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006250:	f043 0220 	orr.w	r2, r3, #32
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	2200      	movs	r2, #0
 800625c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8006260:	2301      	movs	r3, #1
 8006262:	e000      	b.n	8006266 <HAL_I2C_IsDeviceReady+0x1fa>
  }
  else
  {
    return HAL_BUSY;
 8006264:	2302      	movs	r3, #2
  }
}
 8006266:	4618      	mov	r0, r3
 8006268:	3720      	adds	r7, #32
 800626a:	46bd      	mov	sp, r7
 800626c:	bd80      	pop	{r7, pc}
 800626e:	bf00      	nop
 8006270:	02002000 	.word	0x02002000
 8006274:	02002800 	.word	0x02002800

08006278 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8006278:	b580      	push	{r7, lr}
 800627a:	b086      	sub	sp, #24
 800627c:	af02      	add	r7, sp, #8
 800627e:	60f8      	str	r0, [r7, #12]
 8006280:	4608      	mov	r0, r1
 8006282:	4611      	mov	r1, r2
 8006284:	461a      	mov	r2, r3
 8006286:	4603      	mov	r3, r0
 8006288:	817b      	strh	r3, [r7, #10]
 800628a:	460b      	mov	r3, r1
 800628c:	813b      	strh	r3, [r7, #8]
 800628e:	4613      	mov	r3, r2
 8006290:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8006292:	88fb      	ldrh	r3, [r7, #6]
 8006294:	b2da      	uxtb	r2, r3
 8006296:	8979      	ldrh	r1, [r7, #10]
 8006298:	4b20      	ldr	r3, [pc, #128]	@ (800631c <I2C_RequestMemoryWrite+0xa4>)
 800629a:	9300      	str	r3, [sp, #0]
 800629c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80062a0:	68f8      	ldr	r0, [r7, #12]
 80062a2:	f000 fa25 	bl	80066f0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80062a6:	69fa      	ldr	r2, [r7, #28]
 80062a8:	69b9      	ldr	r1, [r7, #24]
 80062aa:	68f8      	ldr	r0, [r7, #12]
 80062ac:	f000 f8b5 	bl	800641a <I2C_WaitOnTXISFlagUntilTimeout>
 80062b0:	4603      	mov	r3, r0
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d001      	beq.n	80062ba <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80062b6:	2301      	movs	r3, #1
 80062b8:	e02c      	b.n	8006314 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80062ba:	88fb      	ldrh	r3, [r7, #6]
 80062bc:	2b01      	cmp	r3, #1
 80062be:	d105      	bne.n	80062cc <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80062c0:	893b      	ldrh	r3, [r7, #8]
 80062c2:	b2da      	uxtb	r2, r3
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	629a      	str	r2, [r3, #40]	@ 0x28
 80062ca:	e015      	b.n	80062f8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80062cc:	893b      	ldrh	r3, [r7, #8]
 80062ce:	0a1b      	lsrs	r3, r3, #8
 80062d0:	b29b      	uxth	r3, r3
 80062d2:	b2da      	uxtb	r2, r3
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80062da:	69fa      	ldr	r2, [r7, #28]
 80062dc:	69b9      	ldr	r1, [r7, #24]
 80062de:	68f8      	ldr	r0, [r7, #12]
 80062e0:	f000 f89b 	bl	800641a <I2C_WaitOnTXISFlagUntilTimeout>
 80062e4:	4603      	mov	r3, r0
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d001      	beq.n	80062ee <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80062ea:	2301      	movs	r3, #1
 80062ec:	e012      	b.n	8006314 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80062ee:	893b      	ldrh	r3, [r7, #8]
 80062f0:	b2da      	uxtb	r2, r3
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80062f8:	69fb      	ldr	r3, [r7, #28]
 80062fa:	9300      	str	r3, [sp, #0]
 80062fc:	69bb      	ldr	r3, [r7, #24]
 80062fe:	2200      	movs	r2, #0
 8006300:	2180      	movs	r1, #128	@ 0x80
 8006302:	68f8      	ldr	r0, [r7, #12]
 8006304:	f000 f830 	bl	8006368 <I2C_WaitOnFlagUntilTimeout>
 8006308:	4603      	mov	r3, r0
 800630a:	2b00      	cmp	r3, #0
 800630c:	d001      	beq.n	8006312 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800630e:	2301      	movs	r3, #1
 8006310:	e000      	b.n	8006314 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8006312:	2300      	movs	r3, #0
}
 8006314:	4618      	mov	r0, r3
 8006316:	3710      	adds	r7, #16
 8006318:	46bd      	mov	sp, r7
 800631a:	bd80      	pop	{r7, pc}
 800631c:	80002000 	.word	0x80002000

08006320 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006320:	b480      	push	{r7}
 8006322:	b083      	sub	sp, #12
 8006324:	af00      	add	r7, sp, #0
 8006326:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	699b      	ldr	r3, [r3, #24]
 800632e:	f003 0302 	and.w	r3, r3, #2
 8006332:	2b02      	cmp	r3, #2
 8006334:	d103      	bne.n	800633e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	2200      	movs	r2, #0
 800633c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	699b      	ldr	r3, [r3, #24]
 8006344:	f003 0301 	and.w	r3, r3, #1
 8006348:	2b01      	cmp	r3, #1
 800634a:	d007      	beq.n	800635c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	699a      	ldr	r2, [r3, #24]
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f042 0201 	orr.w	r2, r2, #1
 800635a:	619a      	str	r2, [r3, #24]
  }
}
 800635c:	bf00      	nop
 800635e:	370c      	adds	r7, #12
 8006360:	46bd      	mov	sp, r7
 8006362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006366:	4770      	bx	lr

08006368 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b084      	sub	sp, #16
 800636c:	af00      	add	r7, sp, #0
 800636e:	60f8      	str	r0, [r7, #12]
 8006370:	60b9      	str	r1, [r7, #8]
 8006372:	603b      	str	r3, [r7, #0]
 8006374:	4613      	mov	r3, r2
 8006376:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006378:	e03b      	b.n	80063f2 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800637a:	69ba      	ldr	r2, [r7, #24]
 800637c:	6839      	ldr	r1, [r7, #0]
 800637e:	68f8      	ldr	r0, [r7, #12]
 8006380:	f000 f8d6 	bl	8006530 <I2C_IsErrorOccurred>
 8006384:	4603      	mov	r3, r0
 8006386:	2b00      	cmp	r3, #0
 8006388:	d001      	beq.n	800638e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800638a:	2301      	movs	r3, #1
 800638c:	e041      	b.n	8006412 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006394:	d02d      	beq.n	80063f2 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006396:	f7fa fa17 	bl	80007c8 <HAL_GetTick>
 800639a:	4602      	mov	r2, r0
 800639c:	69bb      	ldr	r3, [r7, #24]
 800639e:	1ad3      	subs	r3, r2, r3
 80063a0:	683a      	ldr	r2, [r7, #0]
 80063a2:	429a      	cmp	r2, r3
 80063a4:	d302      	bcc.n	80063ac <I2C_WaitOnFlagUntilTimeout+0x44>
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d122      	bne.n	80063f2 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	699a      	ldr	r2, [r3, #24]
 80063b2:	68bb      	ldr	r3, [r7, #8]
 80063b4:	4013      	ands	r3, r2
 80063b6:	68ba      	ldr	r2, [r7, #8]
 80063b8:	429a      	cmp	r2, r3
 80063ba:	bf0c      	ite	eq
 80063bc:	2301      	moveq	r3, #1
 80063be:	2300      	movne	r3, #0
 80063c0:	b2db      	uxtb	r3, r3
 80063c2:	461a      	mov	r2, r3
 80063c4:	79fb      	ldrb	r3, [r7, #7]
 80063c6:	429a      	cmp	r2, r3
 80063c8:	d113      	bne.n	80063f2 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063ce:	f043 0220 	orr.w	r2, r3, #32
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	2220      	movs	r2, #32
 80063da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	2200      	movs	r2, #0
 80063e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	2200      	movs	r2, #0
 80063ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80063ee:	2301      	movs	r3, #1
 80063f0:	e00f      	b.n	8006412 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	699a      	ldr	r2, [r3, #24]
 80063f8:	68bb      	ldr	r3, [r7, #8]
 80063fa:	4013      	ands	r3, r2
 80063fc:	68ba      	ldr	r2, [r7, #8]
 80063fe:	429a      	cmp	r2, r3
 8006400:	bf0c      	ite	eq
 8006402:	2301      	moveq	r3, #1
 8006404:	2300      	movne	r3, #0
 8006406:	b2db      	uxtb	r3, r3
 8006408:	461a      	mov	r2, r3
 800640a:	79fb      	ldrb	r3, [r7, #7]
 800640c:	429a      	cmp	r2, r3
 800640e:	d0b4      	beq.n	800637a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006410:	2300      	movs	r3, #0
}
 8006412:	4618      	mov	r0, r3
 8006414:	3710      	adds	r7, #16
 8006416:	46bd      	mov	sp, r7
 8006418:	bd80      	pop	{r7, pc}

0800641a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800641a:	b580      	push	{r7, lr}
 800641c:	b084      	sub	sp, #16
 800641e:	af00      	add	r7, sp, #0
 8006420:	60f8      	str	r0, [r7, #12]
 8006422:	60b9      	str	r1, [r7, #8]
 8006424:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006426:	e033      	b.n	8006490 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006428:	687a      	ldr	r2, [r7, #4]
 800642a:	68b9      	ldr	r1, [r7, #8]
 800642c:	68f8      	ldr	r0, [r7, #12]
 800642e:	f000 f87f 	bl	8006530 <I2C_IsErrorOccurred>
 8006432:	4603      	mov	r3, r0
 8006434:	2b00      	cmp	r3, #0
 8006436:	d001      	beq.n	800643c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006438:	2301      	movs	r3, #1
 800643a:	e031      	b.n	80064a0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800643c:	68bb      	ldr	r3, [r7, #8]
 800643e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006442:	d025      	beq.n	8006490 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006444:	f7fa f9c0 	bl	80007c8 <HAL_GetTick>
 8006448:	4602      	mov	r2, r0
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	1ad3      	subs	r3, r2, r3
 800644e:	68ba      	ldr	r2, [r7, #8]
 8006450:	429a      	cmp	r2, r3
 8006452:	d302      	bcc.n	800645a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006454:	68bb      	ldr	r3, [r7, #8]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d11a      	bne.n	8006490 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	699b      	ldr	r3, [r3, #24]
 8006460:	f003 0302 	and.w	r3, r3, #2
 8006464:	2b02      	cmp	r3, #2
 8006466:	d013      	beq.n	8006490 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800646c:	f043 0220 	orr.w	r2, r3, #32
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	2220      	movs	r2, #32
 8006478:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	2200      	movs	r2, #0
 8006480:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	2200      	movs	r2, #0
 8006488:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800648c:	2301      	movs	r3, #1
 800648e:	e007      	b.n	80064a0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	699b      	ldr	r3, [r3, #24]
 8006496:	f003 0302 	and.w	r3, r3, #2
 800649a:	2b02      	cmp	r3, #2
 800649c:	d1c4      	bne.n	8006428 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800649e:	2300      	movs	r3, #0
}
 80064a0:	4618      	mov	r0, r3
 80064a2:	3710      	adds	r7, #16
 80064a4:	46bd      	mov	sp, r7
 80064a6:	bd80      	pop	{r7, pc}

080064a8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b084      	sub	sp, #16
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	60f8      	str	r0, [r7, #12]
 80064b0:	60b9      	str	r1, [r7, #8]
 80064b2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80064b4:	e02f      	b.n	8006516 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80064b6:	687a      	ldr	r2, [r7, #4]
 80064b8:	68b9      	ldr	r1, [r7, #8]
 80064ba:	68f8      	ldr	r0, [r7, #12]
 80064bc:	f000 f838 	bl	8006530 <I2C_IsErrorOccurred>
 80064c0:	4603      	mov	r3, r0
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d001      	beq.n	80064ca <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80064c6:	2301      	movs	r3, #1
 80064c8:	e02d      	b.n	8006526 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80064ca:	f7fa f97d 	bl	80007c8 <HAL_GetTick>
 80064ce:	4602      	mov	r2, r0
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	1ad3      	subs	r3, r2, r3
 80064d4:	68ba      	ldr	r2, [r7, #8]
 80064d6:	429a      	cmp	r2, r3
 80064d8:	d302      	bcc.n	80064e0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80064da:	68bb      	ldr	r3, [r7, #8]
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d11a      	bne.n	8006516 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	699b      	ldr	r3, [r3, #24]
 80064e6:	f003 0320 	and.w	r3, r3, #32
 80064ea:	2b20      	cmp	r3, #32
 80064ec:	d013      	beq.n	8006516 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064f2:	f043 0220 	orr.w	r2, r3, #32
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	2220      	movs	r2, #32
 80064fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	2200      	movs	r2, #0
 8006506:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	2200      	movs	r2, #0
 800650e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8006512:	2301      	movs	r3, #1
 8006514:	e007      	b.n	8006526 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	699b      	ldr	r3, [r3, #24]
 800651c:	f003 0320 	and.w	r3, r3, #32
 8006520:	2b20      	cmp	r3, #32
 8006522:	d1c8      	bne.n	80064b6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006524:	2300      	movs	r3, #0
}
 8006526:	4618      	mov	r0, r3
 8006528:	3710      	adds	r7, #16
 800652a:	46bd      	mov	sp, r7
 800652c:	bd80      	pop	{r7, pc}
	...

08006530 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006530:	b580      	push	{r7, lr}
 8006532:	b08a      	sub	sp, #40	@ 0x28
 8006534:	af00      	add	r7, sp, #0
 8006536:	60f8      	str	r0, [r7, #12]
 8006538:	60b9      	str	r1, [r7, #8]
 800653a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800653c:	2300      	movs	r3, #0
 800653e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	699b      	ldr	r3, [r3, #24]
 8006548:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800654a:	2300      	movs	r3, #0
 800654c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8006552:	69bb      	ldr	r3, [r7, #24]
 8006554:	f003 0310 	and.w	r3, r3, #16
 8006558:	2b00      	cmp	r3, #0
 800655a:	d068      	beq.n	800662e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	2210      	movs	r2, #16
 8006562:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006564:	e049      	b.n	80065fa <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006566:	68bb      	ldr	r3, [r7, #8]
 8006568:	f1b3 3fff 	cmp.w	r3, #4294967295
 800656c:	d045      	beq.n	80065fa <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800656e:	f7fa f92b 	bl	80007c8 <HAL_GetTick>
 8006572:	4602      	mov	r2, r0
 8006574:	69fb      	ldr	r3, [r7, #28]
 8006576:	1ad3      	subs	r3, r2, r3
 8006578:	68ba      	ldr	r2, [r7, #8]
 800657a:	429a      	cmp	r2, r3
 800657c:	d302      	bcc.n	8006584 <I2C_IsErrorOccurred+0x54>
 800657e:	68bb      	ldr	r3, [r7, #8]
 8006580:	2b00      	cmp	r3, #0
 8006582:	d13a      	bne.n	80065fa <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	685b      	ldr	r3, [r3, #4]
 800658a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800658e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006596:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	699b      	ldr	r3, [r3, #24]
 800659e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80065a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80065a6:	d121      	bne.n	80065ec <I2C_IsErrorOccurred+0xbc>
 80065a8:	697b      	ldr	r3, [r7, #20]
 80065aa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80065ae:	d01d      	beq.n	80065ec <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80065b0:	7cfb      	ldrb	r3, [r7, #19]
 80065b2:	2b20      	cmp	r3, #32
 80065b4:	d01a      	beq.n	80065ec <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	685a      	ldr	r2, [r3, #4]
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80065c4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80065c6:	f7fa f8ff 	bl	80007c8 <HAL_GetTick>
 80065ca:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80065cc:	e00e      	b.n	80065ec <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80065ce:	f7fa f8fb 	bl	80007c8 <HAL_GetTick>
 80065d2:	4602      	mov	r2, r0
 80065d4:	69fb      	ldr	r3, [r7, #28]
 80065d6:	1ad3      	subs	r3, r2, r3
 80065d8:	2b19      	cmp	r3, #25
 80065da:	d907      	bls.n	80065ec <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80065dc:	6a3b      	ldr	r3, [r7, #32]
 80065de:	f043 0320 	orr.w	r3, r3, #32
 80065e2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80065e4:	2301      	movs	r3, #1
 80065e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80065ea:	e006      	b.n	80065fa <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	699b      	ldr	r3, [r3, #24]
 80065f2:	f003 0320 	and.w	r3, r3, #32
 80065f6:	2b20      	cmp	r3, #32
 80065f8:	d1e9      	bne.n	80065ce <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	699b      	ldr	r3, [r3, #24]
 8006600:	f003 0320 	and.w	r3, r3, #32
 8006604:	2b20      	cmp	r3, #32
 8006606:	d003      	beq.n	8006610 <I2C_IsErrorOccurred+0xe0>
 8006608:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800660c:	2b00      	cmp	r3, #0
 800660e:	d0aa      	beq.n	8006566 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8006610:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006614:	2b00      	cmp	r3, #0
 8006616:	d103      	bne.n	8006620 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	2220      	movs	r2, #32
 800661e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8006620:	6a3b      	ldr	r3, [r7, #32]
 8006622:	f043 0304 	orr.w	r3, r3, #4
 8006626:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006628:	2301      	movs	r3, #1
 800662a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	699b      	ldr	r3, [r3, #24]
 8006634:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006636:	69bb      	ldr	r3, [r7, #24]
 8006638:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800663c:	2b00      	cmp	r3, #0
 800663e:	d00b      	beq.n	8006658 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006640:	6a3b      	ldr	r3, [r7, #32]
 8006642:	f043 0301 	orr.w	r3, r3, #1
 8006646:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006650:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006652:	2301      	movs	r3, #1
 8006654:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006658:	69bb      	ldr	r3, [r7, #24]
 800665a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800665e:	2b00      	cmp	r3, #0
 8006660:	d00b      	beq.n	800667a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006662:	6a3b      	ldr	r3, [r7, #32]
 8006664:	f043 0308 	orr.w	r3, r3, #8
 8006668:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006672:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006674:	2301      	movs	r3, #1
 8006676:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800667a:	69bb      	ldr	r3, [r7, #24]
 800667c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006680:	2b00      	cmp	r3, #0
 8006682:	d00b      	beq.n	800669c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006684:	6a3b      	ldr	r3, [r7, #32]
 8006686:	f043 0302 	orr.w	r3, r3, #2
 800668a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006694:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006696:	2301      	movs	r3, #1
 8006698:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800669c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d01c      	beq.n	80066de <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80066a4:	68f8      	ldr	r0, [r7, #12]
 80066a6:	f7ff fe3b 	bl	8006320 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	6859      	ldr	r1, [r3, #4]
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681a      	ldr	r2, [r3, #0]
 80066b4:	4b0d      	ldr	r3, [pc, #52]	@ (80066ec <I2C_IsErrorOccurred+0x1bc>)
 80066b6:	400b      	ands	r3, r1
 80066b8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80066be:	6a3b      	ldr	r3, [r7, #32]
 80066c0:	431a      	orrs	r2, r3
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	2220      	movs	r2, #32
 80066ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	2200      	movs	r2, #0
 80066d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	2200      	movs	r2, #0
 80066da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80066de:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80066e2:	4618      	mov	r0, r3
 80066e4:	3728      	adds	r7, #40	@ 0x28
 80066e6:	46bd      	mov	sp, r7
 80066e8:	bd80      	pop	{r7, pc}
 80066ea:	bf00      	nop
 80066ec:	fe00e800 	.word	0xfe00e800

080066f0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80066f0:	b480      	push	{r7}
 80066f2:	b087      	sub	sp, #28
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	60f8      	str	r0, [r7, #12]
 80066f8:	607b      	str	r3, [r7, #4]
 80066fa:	460b      	mov	r3, r1
 80066fc:	817b      	strh	r3, [r7, #10]
 80066fe:	4613      	mov	r3, r2
 8006700:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006702:	897b      	ldrh	r3, [r7, #10]
 8006704:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006708:	7a7b      	ldrb	r3, [r7, #9]
 800670a:	041b      	lsls	r3, r3, #16
 800670c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006710:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006716:	6a3b      	ldr	r3, [r7, #32]
 8006718:	4313      	orrs	r3, r2
 800671a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800671e:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	685a      	ldr	r2, [r3, #4]
 8006726:	6a3b      	ldr	r3, [r7, #32]
 8006728:	0d5b      	lsrs	r3, r3, #21
 800672a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800672e:	4b08      	ldr	r3, [pc, #32]	@ (8006750 <I2C_TransferConfig+0x60>)
 8006730:	430b      	orrs	r3, r1
 8006732:	43db      	mvns	r3, r3
 8006734:	ea02 0103 	and.w	r1, r2, r3
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	697a      	ldr	r2, [r7, #20]
 800673e:	430a      	orrs	r2, r1
 8006740:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006742:	bf00      	nop
 8006744:	371c      	adds	r7, #28
 8006746:	46bd      	mov	sp, r7
 8006748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674c:	4770      	bx	lr
 800674e:	bf00      	nop
 8006750:	03ff63ff 	.word	0x03ff63ff

08006754 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006754:	b480      	push	{r7}
 8006756:	b083      	sub	sp, #12
 8006758:	af00      	add	r7, sp, #0
 800675a:	6078      	str	r0, [r7, #4]
 800675c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006764:	b2db      	uxtb	r3, r3
 8006766:	2b20      	cmp	r3, #32
 8006768:	d138      	bne.n	80067dc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006770:	2b01      	cmp	r3, #1
 8006772:	d101      	bne.n	8006778 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006774:	2302      	movs	r3, #2
 8006776:	e032      	b.n	80067de <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2201      	movs	r2, #1
 800677c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2224      	movs	r2, #36	@ 0x24
 8006784:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	681a      	ldr	r2, [r3, #0]
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f022 0201 	bic.w	r2, r2, #1
 8006796:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	681a      	ldr	r2, [r3, #0]
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80067a6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	6819      	ldr	r1, [r3, #0]
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	683a      	ldr	r2, [r7, #0]
 80067b4:	430a      	orrs	r2, r1
 80067b6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	681a      	ldr	r2, [r3, #0]
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f042 0201 	orr.w	r2, r2, #1
 80067c6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2220      	movs	r2, #32
 80067cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2200      	movs	r2, #0
 80067d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80067d8:	2300      	movs	r3, #0
 80067da:	e000      	b.n	80067de <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80067dc:	2302      	movs	r3, #2
  }
}
 80067de:	4618      	mov	r0, r3
 80067e0:	370c      	adds	r7, #12
 80067e2:	46bd      	mov	sp, r7
 80067e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e8:	4770      	bx	lr

080067ea <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80067ea:	b480      	push	{r7}
 80067ec:	b085      	sub	sp, #20
 80067ee:	af00      	add	r7, sp, #0
 80067f0:	6078      	str	r0, [r7, #4]
 80067f2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80067fa:	b2db      	uxtb	r3, r3
 80067fc:	2b20      	cmp	r3, #32
 80067fe:	d139      	bne.n	8006874 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006806:	2b01      	cmp	r3, #1
 8006808:	d101      	bne.n	800680e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800680a:	2302      	movs	r3, #2
 800680c:	e033      	b.n	8006876 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	2201      	movs	r2, #1
 8006812:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	2224      	movs	r2, #36	@ 0x24
 800681a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	681a      	ldr	r2, [r3, #0]
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f022 0201 	bic.w	r2, r2, #1
 800682c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800683c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	021b      	lsls	r3, r3, #8
 8006842:	68fa      	ldr	r2, [r7, #12]
 8006844:	4313      	orrs	r3, r2
 8006846:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	68fa      	ldr	r2, [r7, #12]
 800684e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	681a      	ldr	r2, [r3, #0]
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f042 0201 	orr.w	r2, r2, #1
 800685e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2220      	movs	r2, #32
 8006864:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2200      	movs	r2, #0
 800686c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006870:	2300      	movs	r3, #0
 8006872:	e000      	b.n	8006876 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006874:	2302      	movs	r3, #2
  }
}
 8006876:	4618      	mov	r0, r3
 8006878:	3714      	adds	r7, #20
 800687a:	46bd      	mov	sp, r7
 800687c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006880:	4770      	bx	lr

08006882 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006882:	b580      	push	{r7, lr}
 8006884:	b086      	sub	sp, #24
 8006886:	af02      	add	r7, sp, #8
 8006888:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	2b00      	cmp	r3, #0
 800688e:	d101      	bne.n	8006894 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006890:	2301      	movs	r3, #1
 8006892:	e0fe      	b.n	8006a92 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800689a:	b2db      	uxtb	r3, r3
 800689c:	2b00      	cmp	r3, #0
 800689e:	d106      	bne.n	80068ae <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2200      	movs	r2, #0
 80068a4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80068a8:	6878      	ldr	r0, [r7, #4]
 80068aa:	f00e fe43 	bl	8015534 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	2203      	movs	r2, #3
 80068b2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	4618      	mov	r0, r3
 80068bc:	f007 f9cd 	bl	800dc5a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	6818      	ldr	r0, [r3, #0]
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	7c1a      	ldrb	r2, [r3, #16]
 80068c8:	f88d 2000 	strb.w	r2, [sp]
 80068cc:	3304      	adds	r3, #4
 80068ce:	cb0e      	ldmia	r3, {r1, r2, r3}
 80068d0:	f007 f89e 	bl	800da10 <USB_CoreInit>
 80068d4:	4603      	mov	r3, r0
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d005      	beq.n	80068e6 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	2202      	movs	r2, #2
 80068de:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80068e2:	2301      	movs	r3, #1
 80068e4:	e0d5      	b.n	8006a92 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	2100      	movs	r1, #0
 80068ec:	4618      	mov	r0, r3
 80068ee:	f007 f9c5 	bl	800dc7c <USB_SetCurrentMode>
 80068f2:	4603      	mov	r3, r0
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d005      	beq.n	8006904 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2202      	movs	r2, #2
 80068fc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006900:	2301      	movs	r3, #1
 8006902:	e0c6      	b.n	8006a92 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006904:	2300      	movs	r3, #0
 8006906:	73fb      	strb	r3, [r7, #15]
 8006908:	e04a      	b.n	80069a0 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800690a:	7bfa      	ldrb	r2, [r7, #15]
 800690c:	6879      	ldr	r1, [r7, #4]
 800690e:	4613      	mov	r3, r2
 8006910:	00db      	lsls	r3, r3, #3
 8006912:	4413      	add	r3, r2
 8006914:	009b      	lsls	r3, r3, #2
 8006916:	440b      	add	r3, r1
 8006918:	3315      	adds	r3, #21
 800691a:	2201      	movs	r2, #1
 800691c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800691e:	7bfa      	ldrb	r2, [r7, #15]
 8006920:	6879      	ldr	r1, [r7, #4]
 8006922:	4613      	mov	r3, r2
 8006924:	00db      	lsls	r3, r3, #3
 8006926:	4413      	add	r3, r2
 8006928:	009b      	lsls	r3, r3, #2
 800692a:	440b      	add	r3, r1
 800692c:	3314      	adds	r3, #20
 800692e:	7bfa      	ldrb	r2, [r7, #15]
 8006930:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8006932:	7bfa      	ldrb	r2, [r7, #15]
 8006934:	7bfb      	ldrb	r3, [r7, #15]
 8006936:	b298      	uxth	r0, r3
 8006938:	6879      	ldr	r1, [r7, #4]
 800693a:	4613      	mov	r3, r2
 800693c:	00db      	lsls	r3, r3, #3
 800693e:	4413      	add	r3, r2
 8006940:	009b      	lsls	r3, r3, #2
 8006942:	440b      	add	r3, r1
 8006944:	332e      	adds	r3, #46	@ 0x2e
 8006946:	4602      	mov	r2, r0
 8006948:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800694a:	7bfa      	ldrb	r2, [r7, #15]
 800694c:	6879      	ldr	r1, [r7, #4]
 800694e:	4613      	mov	r3, r2
 8006950:	00db      	lsls	r3, r3, #3
 8006952:	4413      	add	r3, r2
 8006954:	009b      	lsls	r3, r3, #2
 8006956:	440b      	add	r3, r1
 8006958:	3318      	adds	r3, #24
 800695a:	2200      	movs	r2, #0
 800695c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800695e:	7bfa      	ldrb	r2, [r7, #15]
 8006960:	6879      	ldr	r1, [r7, #4]
 8006962:	4613      	mov	r3, r2
 8006964:	00db      	lsls	r3, r3, #3
 8006966:	4413      	add	r3, r2
 8006968:	009b      	lsls	r3, r3, #2
 800696a:	440b      	add	r3, r1
 800696c:	331c      	adds	r3, #28
 800696e:	2200      	movs	r2, #0
 8006970:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006972:	7bfa      	ldrb	r2, [r7, #15]
 8006974:	6879      	ldr	r1, [r7, #4]
 8006976:	4613      	mov	r3, r2
 8006978:	00db      	lsls	r3, r3, #3
 800697a:	4413      	add	r3, r2
 800697c:	009b      	lsls	r3, r3, #2
 800697e:	440b      	add	r3, r1
 8006980:	3320      	adds	r3, #32
 8006982:	2200      	movs	r2, #0
 8006984:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8006986:	7bfa      	ldrb	r2, [r7, #15]
 8006988:	6879      	ldr	r1, [r7, #4]
 800698a:	4613      	mov	r3, r2
 800698c:	00db      	lsls	r3, r3, #3
 800698e:	4413      	add	r3, r2
 8006990:	009b      	lsls	r3, r3, #2
 8006992:	440b      	add	r3, r1
 8006994:	3324      	adds	r3, #36	@ 0x24
 8006996:	2200      	movs	r2, #0
 8006998:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800699a:	7bfb      	ldrb	r3, [r7, #15]
 800699c:	3301      	adds	r3, #1
 800699e:	73fb      	strb	r3, [r7, #15]
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	791b      	ldrb	r3, [r3, #4]
 80069a4:	7bfa      	ldrb	r2, [r7, #15]
 80069a6:	429a      	cmp	r2, r3
 80069a8:	d3af      	bcc.n	800690a <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80069aa:	2300      	movs	r3, #0
 80069ac:	73fb      	strb	r3, [r7, #15]
 80069ae:	e044      	b.n	8006a3a <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80069b0:	7bfa      	ldrb	r2, [r7, #15]
 80069b2:	6879      	ldr	r1, [r7, #4]
 80069b4:	4613      	mov	r3, r2
 80069b6:	00db      	lsls	r3, r3, #3
 80069b8:	4413      	add	r3, r2
 80069ba:	009b      	lsls	r3, r3, #2
 80069bc:	440b      	add	r3, r1
 80069be:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80069c2:	2200      	movs	r2, #0
 80069c4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80069c6:	7bfa      	ldrb	r2, [r7, #15]
 80069c8:	6879      	ldr	r1, [r7, #4]
 80069ca:	4613      	mov	r3, r2
 80069cc:	00db      	lsls	r3, r3, #3
 80069ce:	4413      	add	r3, r2
 80069d0:	009b      	lsls	r3, r3, #2
 80069d2:	440b      	add	r3, r1
 80069d4:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80069d8:	7bfa      	ldrb	r2, [r7, #15]
 80069da:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80069dc:	7bfa      	ldrb	r2, [r7, #15]
 80069de:	6879      	ldr	r1, [r7, #4]
 80069e0:	4613      	mov	r3, r2
 80069e2:	00db      	lsls	r3, r3, #3
 80069e4:	4413      	add	r3, r2
 80069e6:	009b      	lsls	r3, r3, #2
 80069e8:	440b      	add	r3, r1
 80069ea:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80069ee:	2200      	movs	r2, #0
 80069f0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80069f2:	7bfa      	ldrb	r2, [r7, #15]
 80069f4:	6879      	ldr	r1, [r7, #4]
 80069f6:	4613      	mov	r3, r2
 80069f8:	00db      	lsls	r3, r3, #3
 80069fa:	4413      	add	r3, r2
 80069fc:	009b      	lsls	r3, r3, #2
 80069fe:	440b      	add	r3, r1
 8006a00:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8006a04:	2200      	movs	r2, #0
 8006a06:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006a08:	7bfa      	ldrb	r2, [r7, #15]
 8006a0a:	6879      	ldr	r1, [r7, #4]
 8006a0c:	4613      	mov	r3, r2
 8006a0e:	00db      	lsls	r3, r3, #3
 8006a10:	4413      	add	r3, r2
 8006a12:	009b      	lsls	r3, r3, #2
 8006a14:	440b      	add	r3, r1
 8006a16:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006a1e:	7bfa      	ldrb	r2, [r7, #15]
 8006a20:	6879      	ldr	r1, [r7, #4]
 8006a22:	4613      	mov	r3, r2
 8006a24:	00db      	lsls	r3, r3, #3
 8006a26:	4413      	add	r3, r2
 8006a28:	009b      	lsls	r3, r3, #2
 8006a2a:	440b      	add	r3, r1
 8006a2c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8006a30:	2200      	movs	r2, #0
 8006a32:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006a34:	7bfb      	ldrb	r3, [r7, #15]
 8006a36:	3301      	adds	r3, #1
 8006a38:	73fb      	strb	r3, [r7, #15]
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	791b      	ldrb	r3, [r3, #4]
 8006a3e:	7bfa      	ldrb	r2, [r7, #15]
 8006a40:	429a      	cmp	r2, r3
 8006a42:	d3b5      	bcc.n	80069b0 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	6818      	ldr	r0, [r3, #0]
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	7c1a      	ldrb	r2, [r3, #16]
 8006a4c:	f88d 2000 	strb.w	r2, [sp]
 8006a50:	3304      	adds	r3, #4
 8006a52:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006a54:	f007 f95e 	bl	800dd14 <USB_DevInit>
 8006a58:	4603      	mov	r3, r0
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d005      	beq.n	8006a6a <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	2202      	movs	r2, #2
 8006a62:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006a66:	2301      	movs	r3, #1
 8006a68:	e013      	b.n	8006a92 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2201      	movs	r2, #1
 8006a74:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	7b1b      	ldrb	r3, [r3, #12]
 8006a7c:	2b01      	cmp	r3, #1
 8006a7e:	d102      	bne.n	8006a86 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8006a80:	6878      	ldr	r0, [r7, #4]
 8006a82:	f001 f957 	bl	8007d34 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	f008 f9a1 	bl	800edd2 <USB_DevDisconnect>

  return HAL_OK;
 8006a90:	2300      	movs	r3, #0
}
 8006a92:	4618      	mov	r0, r3
 8006a94:	3710      	adds	r7, #16
 8006a96:	46bd      	mov	sp, r7
 8006a98:	bd80      	pop	{r7, pc}

08006a9a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8006a9a:	b580      	push	{r7, lr}
 8006a9c:	b084      	sub	sp, #16
 8006a9e:	af00      	add	r7, sp, #0
 8006aa0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006aae:	2b01      	cmp	r3, #1
 8006ab0:	d101      	bne.n	8006ab6 <HAL_PCD_Start+0x1c>
 8006ab2:	2302      	movs	r3, #2
 8006ab4:	e022      	b.n	8006afc <HAL_PCD_Start+0x62>
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	2201      	movs	r2, #1
 8006aba:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	68db      	ldr	r3, [r3, #12]
 8006ac2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d009      	beq.n	8006ade <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8006ace:	2b01      	cmp	r3, #1
 8006ad0:	d105      	bne.n	8006ade <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ad6:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	4618      	mov	r0, r3
 8006ae4:	f007 f8a8 	bl	800dc38 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	4618      	mov	r0, r3
 8006aee:	f008 f94f 	bl	800ed90 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	2200      	movs	r2, #0
 8006af6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006afa:	2300      	movs	r3, #0
}
 8006afc:	4618      	mov	r0, r3
 8006afe:	3710      	adds	r7, #16
 8006b00:	46bd      	mov	sp, r7
 8006b02:	bd80      	pop	{r7, pc}

08006b04 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8006b04:	b590      	push	{r4, r7, lr}
 8006b06:	b08d      	sub	sp, #52	@ 0x34
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b12:	6a3b      	ldr	r3, [r7, #32]
 8006b14:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	4618      	mov	r0, r3
 8006b1c:	f008 fa2e 	bl	800ef7c <USB_GetMode>
 8006b20:	4603      	mov	r3, r0
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	f040 84b9 	bne.w	800749a <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	f008 f971 	bl	800ee14 <USB_ReadInterrupts>
 8006b32:	4603      	mov	r3, r0
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	f000 84af 	beq.w	8007498 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8006b3a:	69fb      	ldr	r3, [r7, #28]
 8006b3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b40:	689b      	ldr	r3, [r3, #8]
 8006b42:	0a1b      	lsrs	r3, r3, #8
 8006b44:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	4618      	mov	r0, r3
 8006b54:	f008 f95e 	bl	800ee14 <USB_ReadInterrupts>
 8006b58:	4603      	mov	r3, r0
 8006b5a:	f003 0302 	and.w	r3, r3, #2
 8006b5e:	2b02      	cmp	r3, #2
 8006b60:	d107      	bne.n	8006b72 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	695a      	ldr	r2, [r3, #20]
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f002 0202 	and.w	r2, r2, #2
 8006b70:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	4618      	mov	r0, r3
 8006b78:	f008 f94c 	bl	800ee14 <USB_ReadInterrupts>
 8006b7c:	4603      	mov	r3, r0
 8006b7e:	f003 0310 	and.w	r3, r3, #16
 8006b82:	2b10      	cmp	r3, #16
 8006b84:	d161      	bne.n	8006c4a <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	699a      	ldr	r2, [r3, #24]
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f022 0210 	bic.w	r2, r2, #16
 8006b94:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8006b96:	6a3b      	ldr	r3, [r7, #32]
 8006b98:	6a1b      	ldr	r3, [r3, #32]
 8006b9a:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8006b9c:	69bb      	ldr	r3, [r7, #24]
 8006b9e:	f003 020f 	and.w	r2, r3, #15
 8006ba2:	4613      	mov	r3, r2
 8006ba4:	00db      	lsls	r3, r3, #3
 8006ba6:	4413      	add	r3, r2
 8006ba8:	009b      	lsls	r3, r3, #2
 8006baa:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006bae:	687a      	ldr	r2, [r7, #4]
 8006bb0:	4413      	add	r3, r2
 8006bb2:	3304      	adds	r3, #4
 8006bb4:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8006bb6:	69bb      	ldr	r3, [r7, #24]
 8006bb8:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8006bbc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006bc0:	d124      	bne.n	8006c0c <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8006bc2:	69ba      	ldr	r2, [r7, #24]
 8006bc4:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8006bc8:	4013      	ands	r3, r2
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d035      	beq.n	8006c3a <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8006bce:	697b      	ldr	r3, [r7, #20]
 8006bd0:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8006bd2:	69bb      	ldr	r3, [r7, #24]
 8006bd4:	091b      	lsrs	r3, r3, #4
 8006bd6:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8006bd8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006bdc:	b29b      	uxth	r3, r3
 8006bde:	461a      	mov	r2, r3
 8006be0:	6a38      	ldr	r0, [r7, #32]
 8006be2:	f007 ff83 	bl	800eaec <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006be6:	697b      	ldr	r3, [r7, #20]
 8006be8:	68da      	ldr	r2, [r3, #12]
 8006bea:	69bb      	ldr	r3, [r7, #24]
 8006bec:	091b      	lsrs	r3, r3, #4
 8006bee:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006bf2:	441a      	add	r2, r3
 8006bf4:	697b      	ldr	r3, [r7, #20]
 8006bf6:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006bf8:	697b      	ldr	r3, [r7, #20]
 8006bfa:	695a      	ldr	r2, [r3, #20]
 8006bfc:	69bb      	ldr	r3, [r7, #24]
 8006bfe:	091b      	lsrs	r3, r3, #4
 8006c00:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006c04:	441a      	add	r2, r3
 8006c06:	697b      	ldr	r3, [r7, #20]
 8006c08:	615a      	str	r2, [r3, #20]
 8006c0a:	e016      	b.n	8006c3a <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8006c0c:	69bb      	ldr	r3, [r7, #24]
 8006c0e:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8006c12:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006c16:	d110      	bne.n	8006c3a <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006c1e:	2208      	movs	r2, #8
 8006c20:	4619      	mov	r1, r3
 8006c22:	6a38      	ldr	r0, [r7, #32]
 8006c24:	f007 ff62 	bl	800eaec <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006c28:	697b      	ldr	r3, [r7, #20]
 8006c2a:	695a      	ldr	r2, [r3, #20]
 8006c2c:	69bb      	ldr	r3, [r7, #24]
 8006c2e:	091b      	lsrs	r3, r3, #4
 8006c30:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006c34:	441a      	add	r2, r3
 8006c36:	697b      	ldr	r3, [r7, #20]
 8006c38:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	699a      	ldr	r2, [r3, #24]
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f042 0210 	orr.w	r2, r2, #16
 8006c48:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	4618      	mov	r0, r3
 8006c50:	f008 f8e0 	bl	800ee14 <USB_ReadInterrupts>
 8006c54:	4603      	mov	r3, r0
 8006c56:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006c5a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006c5e:	f040 80a7 	bne.w	8006db0 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8006c62:	2300      	movs	r3, #0
 8006c64:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	4618      	mov	r0, r3
 8006c6c:	f008 f906 	bl	800ee7c <USB_ReadDevAllOutEpInterrupt>
 8006c70:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8006c72:	e099      	b.n	8006da8 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8006c74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c76:	f003 0301 	and.w	r3, r3, #1
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	f000 808e 	beq.w	8006d9c <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c86:	b2d2      	uxtb	r2, r2
 8006c88:	4611      	mov	r1, r2
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	f008 f92a 	bl	800eee4 <USB_ReadDevOutEPInterrupt>
 8006c90:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8006c92:	693b      	ldr	r3, [r7, #16]
 8006c94:	f003 0301 	and.w	r3, r3, #1
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d00c      	beq.n	8006cb6 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8006c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c9e:	015a      	lsls	r2, r3, #5
 8006ca0:	69fb      	ldr	r3, [r7, #28]
 8006ca2:	4413      	add	r3, r2
 8006ca4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ca8:	461a      	mov	r2, r3
 8006caa:	2301      	movs	r3, #1
 8006cac:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8006cae:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006cb0:	6878      	ldr	r0, [r7, #4]
 8006cb2:	f000 feb9 	bl	8007a28 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8006cb6:	693b      	ldr	r3, [r7, #16]
 8006cb8:	f003 0308 	and.w	r3, r3, #8
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d00c      	beq.n	8006cda <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8006cc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cc2:	015a      	lsls	r2, r3, #5
 8006cc4:	69fb      	ldr	r3, [r7, #28]
 8006cc6:	4413      	add	r3, r2
 8006cc8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ccc:	461a      	mov	r2, r3
 8006cce:	2308      	movs	r3, #8
 8006cd0:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8006cd2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006cd4:	6878      	ldr	r0, [r7, #4]
 8006cd6:	f000 ff8f 	bl	8007bf8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8006cda:	693b      	ldr	r3, [r7, #16]
 8006cdc:	f003 0310 	and.w	r3, r3, #16
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d008      	beq.n	8006cf6 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8006ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ce6:	015a      	lsls	r2, r3, #5
 8006ce8:	69fb      	ldr	r3, [r7, #28]
 8006cea:	4413      	add	r3, r2
 8006cec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006cf0:	461a      	mov	r2, r3
 8006cf2:	2310      	movs	r3, #16
 8006cf4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8006cf6:	693b      	ldr	r3, [r7, #16]
 8006cf8:	f003 0302 	and.w	r3, r3, #2
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d030      	beq.n	8006d62 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8006d00:	6a3b      	ldr	r3, [r7, #32]
 8006d02:	695b      	ldr	r3, [r3, #20]
 8006d04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d08:	2b80      	cmp	r3, #128	@ 0x80
 8006d0a:	d109      	bne.n	8006d20 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8006d0c:	69fb      	ldr	r3, [r7, #28]
 8006d0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d12:	685b      	ldr	r3, [r3, #4]
 8006d14:	69fa      	ldr	r2, [r7, #28]
 8006d16:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006d1a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006d1e:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8006d20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d22:	4613      	mov	r3, r2
 8006d24:	00db      	lsls	r3, r3, #3
 8006d26:	4413      	add	r3, r2
 8006d28:	009b      	lsls	r3, r3, #2
 8006d2a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006d2e:	687a      	ldr	r2, [r7, #4]
 8006d30:	4413      	add	r3, r2
 8006d32:	3304      	adds	r3, #4
 8006d34:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8006d36:	697b      	ldr	r3, [r7, #20]
 8006d38:	78db      	ldrb	r3, [r3, #3]
 8006d3a:	2b01      	cmp	r3, #1
 8006d3c:	d108      	bne.n	8006d50 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8006d3e:	697b      	ldr	r3, [r7, #20]
 8006d40:	2200      	movs	r2, #0
 8006d42:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8006d44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d46:	b2db      	uxtb	r3, r3
 8006d48:	4619      	mov	r1, r3
 8006d4a:	6878      	ldr	r0, [r7, #4]
 8006d4c:	f00e fd18 	bl	8015780 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8006d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d52:	015a      	lsls	r2, r3, #5
 8006d54:	69fb      	ldr	r3, [r7, #28]
 8006d56:	4413      	add	r3, r2
 8006d58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d5c:	461a      	mov	r2, r3
 8006d5e:	2302      	movs	r3, #2
 8006d60:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006d62:	693b      	ldr	r3, [r7, #16]
 8006d64:	f003 0320 	and.w	r3, r3, #32
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d008      	beq.n	8006d7e <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006d6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d6e:	015a      	lsls	r2, r3, #5
 8006d70:	69fb      	ldr	r3, [r7, #28]
 8006d72:	4413      	add	r3, r2
 8006d74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d78:	461a      	mov	r2, r3
 8006d7a:	2320      	movs	r3, #32
 8006d7c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8006d7e:	693b      	ldr	r3, [r7, #16]
 8006d80:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d009      	beq.n	8006d9c <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8006d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d8a:	015a      	lsls	r2, r3, #5
 8006d8c:	69fb      	ldr	r3, [r7, #28]
 8006d8e:	4413      	add	r3, r2
 8006d90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d94:	461a      	mov	r2, r3
 8006d96:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006d9a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8006d9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d9e:	3301      	adds	r3, #1
 8006da0:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8006da2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006da4:	085b      	lsrs	r3, r3, #1
 8006da6:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8006da8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	f47f af62 	bne.w	8006c74 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	4618      	mov	r0, r3
 8006db6:	f008 f82d 	bl	800ee14 <USB_ReadInterrupts>
 8006dba:	4603      	mov	r3, r0
 8006dbc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006dc0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006dc4:	f040 80db 	bne.w	8006f7e <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	4618      	mov	r0, r3
 8006dce:	f008 f86f 	bl	800eeb0 <USB_ReadDevAllInEpInterrupt>
 8006dd2:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8006dd8:	e0cd      	b.n	8006f76 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8006dda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ddc:	f003 0301 	and.w	r3, r3, #1
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	f000 80c2 	beq.w	8006f6a <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006dec:	b2d2      	uxtb	r2, r2
 8006dee:	4611      	mov	r1, r2
 8006df0:	4618      	mov	r0, r3
 8006df2:	f008 f895 	bl	800ef20 <USB_ReadDevInEPInterrupt>
 8006df6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8006df8:	693b      	ldr	r3, [r7, #16]
 8006dfa:	f003 0301 	and.w	r3, r3, #1
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d057      	beq.n	8006eb2 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e04:	f003 030f 	and.w	r3, r3, #15
 8006e08:	2201      	movs	r2, #1
 8006e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8006e0e:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006e10:	69fb      	ldr	r3, [r7, #28]
 8006e12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e16:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	43db      	mvns	r3, r3
 8006e1c:	69f9      	ldr	r1, [r7, #28]
 8006e1e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006e22:	4013      	ands	r3, r2
 8006e24:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8006e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e28:	015a      	lsls	r2, r3, #5
 8006e2a:	69fb      	ldr	r3, [r7, #28]
 8006e2c:	4413      	add	r3, r2
 8006e2e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e32:	461a      	mov	r2, r3
 8006e34:	2301      	movs	r3, #1
 8006e36:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	799b      	ldrb	r3, [r3, #6]
 8006e3c:	2b01      	cmp	r3, #1
 8006e3e:	d132      	bne.n	8006ea6 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8006e40:	6879      	ldr	r1, [r7, #4]
 8006e42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e44:	4613      	mov	r3, r2
 8006e46:	00db      	lsls	r3, r3, #3
 8006e48:	4413      	add	r3, r2
 8006e4a:	009b      	lsls	r3, r3, #2
 8006e4c:	440b      	add	r3, r1
 8006e4e:	3320      	adds	r3, #32
 8006e50:	6819      	ldr	r1, [r3, #0]
 8006e52:	6878      	ldr	r0, [r7, #4]
 8006e54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e56:	4613      	mov	r3, r2
 8006e58:	00db      	lsls	r3, r3, #3
 8006e5a:	4413      	add	r3, r2
 8006e5c:	009b      	lsls	r3, r3, #2
 8006e5e:	4403      	add	r3, r0
 8006e60:	331c      	adds	r3, #28
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	4419      	add	r1, r3
 8006e66:	6878      	ldr	r0, [r7, #4]
 8006e68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e6a:	4613      	mov	r3, r2
 8006e6c:	00db      	lsls	r3, r3, #3
 8006e6e:	4413      	add	r3, r2
 8006e70:	009b      	lsls	r3, r3, #2
 8006e72:	4403      	add	r3, r0
 8006e74:	3320      	adds	r3, #32
 8006e76:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8006e78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d113      	bne.n	8006ea6 <HAL_PCD_IRQHandler+0x3a2>
 8006e7e:	6879      	ldr	r1, [r7, #4]
 8006e80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e82:	4613      	mov	r3, r2
 8006e84:	00db      	lsls	r3, r3, #3
 8006e86:	4413      	add	r3, r2
 8006e88:	009b      	lsls	r3, r3, #2
 8006e8a:	440b      	add	r3, r1
 8006e8c:	3324      	adds	r3, #36	@ 0x24
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d108      	bne.n	8006ea6 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	6818      	ldr	r0, [r3, #0]
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006e9e:	461a      	mov	r2, r3
 8006ea0:	2101      	movs	r1, #1
 8006ea2:	f008 f89d 	bl	800efe0 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8006ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ea8:	b2db      	uxtb	r3, r3
 8006eaa:	4619      	mov	r1, r3
 8006eac:	6878      	ldr	r0, [r7, #4]
 8006eae:	f00e fbe2 	bl	8015676 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8006eb2:	693b      	ldr	r3, [r7, #16]
 8006eb4:	f003 0308 	and.w	r3, r3, #8
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d008      	beq.n	8006ece <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8006ebc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ebe:	015a      	lsls	r2, r3, #5
 8006ec0:	69fb      	ldr	r3, [r7, #28]
 8006ec2:	4413      	add	r3, r2
 8006ec4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ec8:	461a      	mov	r2, r3
 8006eca:	2308      	movs	r3, #8
 8006ecc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8006ece:	693b      	ldr	r3, [r7, #16]
 8006ed0:	f003 0310 	and.w	r3, r3, #16
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d008      	beq.n	8006eea <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8006ed8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eda:	015a      	lsls	r2, r3, #5
 8006edc:	69fb      	ldr	r3, [r7, #28]
 8006ede:	4413      	add	r3, r2
 8006ee0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ee4:	461a      	mov	r2, r3
 8006ee6:	2310      	movs	r3, #16
 8006ee8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8006eea:	693b      	ldr	r3, [r7, #16]
 8006eec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d008      	beq.n	8006f06 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8006ef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ef6:	015a      	lsls	r2, r3, #5
 8006ef8:	69fb      	ldr	r3, [r7, #28]
 8006efa:	4413      	add	r3, r2
 8006efc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f00:	461a      	mov	r2, r3
 8006f02:	2340      	movs	r3, #64	@ 0x40
 8006f04:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8006f06:	693b      	ldr	r3, [r7, #16]
 8006f08:	f003 0302 	and.w	r3, r3, #2
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d023      	beq.n	8006f58 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8006f10:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006f12:	6a38      	ldr	r0, [r7, #32]
 8006f14:	f007 f85c 	bl	800dfd0 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8006f18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f1a:	4613      	mov	r3, r2
 8006f1c:	00db      	lsls	r3, r3, #3
 8006f1e:	4413      	add	r3, r2
 8006f20:	009b      	lsls	r3, r3, #2
 8006f22:	3310      	adds	r3, #16
 8006f24:	687a      	ldr	r2, [r7, #4]
 8006f26:	4413      	add	r3, r2
 8006f28:	3304      	adds	r3, #4
 8006f2a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8006f2c:	697b      	ldr	r3, [r7, #20]
 8006f2e:	78db      	ldrb	r3, [r3, #3]
 8006f30:	2b01      	cmp	r3, #1
 8006f32:	d108      	bne.n	8006f46 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8006f34:	697b      	ldr	r3, [r7, #20]
 8006f36:	2200      	movs	r2, #0
 8006f38:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8006f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f3c:	b2db      	uxtb	r3, r3
 8006f3e:	4619      	mov	r1, r3
 8006f40:	6878      	ldr	r0, [r7, #4]
 8006f42:	f00e fc2f 	bl	80157a4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8006f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f48:	015a      	lsls	r2, r3, #5
 8006f4a:	69fb      	ldr	r3, [r7, #28]
 8006f4c:	4413      	add	r3, r2
 8006f4e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f52:	461a      	mov	r2, r3
 8006f54:	2302      	movs	r3, #2
 8006f56:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8006f58:	693b      	ldr	r3, [r7, #16]
 8006f5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d003      	beq.n	8006f6a <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8006f62:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006f64:	6878      	ldr	r0, [r7, #4]
 8006f66:	f000 fcd2 	bl	800790e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8006f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f6c:	3301      	adds	r3, #1
 8006f6e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8006f70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f72:	085b      	lsrs	r3, r3, #1
 8006f74:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8006f76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	f47f af2e 	bne.w	8006dda <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	4618      	mov	r0, r3
 8006f84:	f007 ff46 	bl	800ee14 <USB_ReadInterrupts>
 8006f88:	4603      	mov	r3, r0
 8006f8a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006f8e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006f92:	d122      	bne.n	8006fda <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006f94:	69fb      	ldr	r3, [r7, #28]
 8006f96:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f9a:	685b      	ldr	r3, [r3, #4]
 8006f9c:	69fa      	ldr	r2, [r7, #28]
 8006f9e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006fa2:	f023 0301 	bic.w	r3, r3, #1
 8006fa6:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8006fae:	2b01      	cmp	r3, #1
 8006fb0:	d108      	bne.n	8006fc4 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	2200      	movs	r2, #0
 8006fb6:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8006fba:	2100      	movs	r1, #0
 8006fbc:	6878      	ldr	r0, [r7, #4]
 8006fbe:	f000 fedd 	bl	8007d7c <HAL_PCDEx_LPM_Callback>
 8006fc2:	e002      	b.n	8006fca <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8006fc4:	6878      	ldr	r0, [r7, #4]
 8006fc6:	f00e fbcd 	bl	8015764 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	695a      	ldr	r2, [r3, #20]
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8006fd8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	4618      	mov	r0, r3
 8006fe0:	f007 ff18 	bl	800ee14 <USB_ReadInterrupts>
 8006fe4:	4603      	mov	r3, r0
 8006fe6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006fea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006fee:	d112      	bne.n	8007016 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8006ff0:	69fb      	ldr	r3, [r7, #28]
 8006ff2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ff6:	689b      	ldr	r3, [r3, #8]
 8006ff8:	f003 0301 	and.w	r3, r3, #1
 8006ffc:	2b01      	cmp	r3, #1
 8006ffe:	d102      	bne.n	8007006 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8007000:	6878      	ldr	r0, [r7, #4]
 8007002:	f00e fb89 	bl	8015718 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	695a      	ldr	r2, [r3, #20]
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8007014:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	4618      	mov	r0, r3
 800701c:	f007 fefa 	bl	800ee14 <USB_ReadInterrupts>
 8007020:	4603      	mov	r3, r0
 8007022:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007026:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800702a:	d121      	bne.n	8007070 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	695a      	ldr	r2, [r3, #20]
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 800703a:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8007042:	2b00      	cmp	r3, #0
 8007044:	d111      	bne.n	800706a <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	2201      	movs	r2, #1
 800704a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007054:	089b      	lsrs	r3, r3, #2
 8007056:	f003 020f 	and.w	r2, r3, #15
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8007060:	2101      	movs	r1, #1
 8007062:	6878      	ldr	r0, [r7, #4]
 8007064:	f000 fe8a 	bl	8007d7c <HAL_PCDEx_LPM_Callback>
 8007068:	e002      	b.n	8007070 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800706a:	6878      	ldr	r0, [r7, #4]
 800706c:	f00e fb54 	bl	8015718 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	4618      	mov	r0, r3
 8007076:	f007 fecd 	bl	800ee14 <USB_ReadInterrupts>
 800707a:	4603      	mov	r3, r0
 800707c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007080:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007084:	f040 80b7 	bne.w	80071f6 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8007088:	69fb      	ldr	r3, [r7, #28]
 800708a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800708e:	685b      	ldr	r3, [r3, #4]
 8007090:	69fa      	ldr	r2, [r7, #28]
 8007092:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007096:	f023 0301 	bic.w	r3, r3, #1
 800709a:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	2110      	movs	r1, #16
 80070a2:	4618      	mov	r0, r3
 80070a4:	f006 ff94 	bl	800dfd0 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80070a8:	2300      	movs	r3, #0
 80070aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80070ac:	e046      	b.n	800713c <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80070ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070b0:	015a      	lsls	r2, r3, #5
 80070b2:	69fb      	ldr	r3, [r7, #28]
 80070b4:	4413      	add	r3, r2
 80070b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80070ba:	461a      	mov	r2, r3
 80070bc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80070c0:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80070c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070c4:	015a      	lsls	r2, r3, #5
 80070c6:	69fb      	ldr	r3, [r7, #28]
 80070c8:	4413      	add	r3, r2
 80070ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80070d2:	0151      	lsls	r1, r2, #5
 80070d4:	69fa      	ldr	r2, [r7, #28]
 80070d6:	440a      	add	r2, r1
 80070d8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80070dc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80070e0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80070e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070e4:	015a      	lsls	r2, r3, #5
 80070e6:	69fb      	ldr	r3, [r7, #28]
 80070e8:	4413      	add	r3, r2
 80070ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070ee:	461a      	mov	r2, r3
 80070f0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80070f4:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80070f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070f8:	015a      	lsls	r2, r3, #5
 80070fa:	69fb      	ldr	r3, [r7, #28]
 80070fc:	4413      	add	r3, r2
 80070fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007106:	0151      	lsls	r1, r2, #5
 8007108:	69fa      	ldr	r2, [r7, #28]
 800710a:	440a      	add	r2, r1
 800710c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007110:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007114:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007116:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007118:	015a      	lsls	r2, r3, #5
 800711a:	69fb      	ldr	r3, [r7, #28]
 800711c:	4413      	add	r3, r2
 800711e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007126:	0151      	lsls	r1, r2, #5
 8007128:	69fa      	ldr	r2, [r7, #28]
 800712a:	440a      	add	r2, r1
 800712c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007130:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007134:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007136:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007138:	3301      	adds	r3, #1
 800713a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	791b      	ldrb	r3, [r3, #4]
 8007140:	461a      	mov	r2, r3
 8007142:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007144:	4293      	cmp	r3, r2
 8007146:	d3b2      	bcc.n	80070ae <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8007148:	69fb      	ldr	r3, [r7, #28]
 800714a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800714e:	69db      	ldr	r3, [r3, #28]
 8007150:	69fa      	ldr	r2, [r7, #28]
 8007152:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007156:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800715a:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	7bdb      	ldrb	r3, [r3, #15]
 8007160:	2b00      	cmp	r3, #0
 8007162:	d016      	beq.n	8007192 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8007164:	69fb      	ldr	r3, [r7, #28]
 8007166:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800716a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800716e:	69fa      	ldr	r2, [r7, #28]
 8007170:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007174:	f043 030b 	orr.w	r3, r3, #11
 8007178:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800717c:	69fb      	ldr	r3, [r7, #28]
 800717e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007182:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007184:	69fa      	ldr	r2, [r7, #28]
 8007186:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800718a:	f043 030b 	orr.w	r3, r3, #11
 800718e:	6453      	str	r3, [r2, #68]	@ 0x44
 8007190:	e015      	b.n	80071be <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8007192:	69fb      	ldr	r3, [r7, #28]
 8007194:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007198:	695a      	ldr	r2, [r3, #20]
 800719a:	69fb      	ldr	r3, [r7, #28]
 800719c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071a0:	4619      	mov	r1, r3
 80071a2:	f242 032b 	movw	r3, #8235	@ 0x202b
 80071a6:	4313      	orrs	r3, r2
 80071a8:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80071aa:	69fb      	ldr	r3, [r7, #28]
 80071ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071b0:	691b      	ldr	r3, [r3, #16]
 80071b2:	69fa      	ldr	r2, [r7, #28]
 80071b4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80071b8:	f043 030b 	orr.w	r3, r3, #11
 80071bc:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80071be:	69fb      	ldr	r3, [r7, #28]
 80071c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	69fa      	ldr	r2, [r7, #28]
 80071c8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80071cc:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80071d0:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6818      	ldr	r0, [r3, #0]
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80071e0:	461a      	mov	r2, r3
 80071e2:	f007 fefd 	bl	800efe0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	695a      	ldr	r2, [r3, #20]
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80071f4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	4618      	mov	r0, r3
 80071fc:	f007 fe0a 	bl	800ee14 <USB_ReadInterrupts>
 8007200:	4603      	mov	r3, r0
 8007202:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007206:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800720a:	d123      	bne.n	8007254 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	4618      	mov	r0, r3
 8007212:	f007 fec1 	bl	800ef98 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	4618      	mov	r0, r3
 800721c:	f006 ff51 	bl	800e0c2 <USB_GetDevSpeed>
 8007220:	4603      	mov	r3, r0
 8007222:	461a      	mov	r2, r3
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681c      	ldr	r4, [r3, #0]
 800722c:	f001 fd86 	bl	8008d3c <HAL_RCC_GetHCLKFreq>
 8007230:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8007236:	461a      	mov	r2, r3
 8007238:	4620      	mov	r0, r4
 800723a:	f006 fc5b 	bl	800daf4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800723e:	6878      	ldr	r0, [r7, #4]
 8007240:	f00e fa41 	bl	80156c6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	695a      	ldr	r2, [r3, #20]
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8007252:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	4618      	mov	r0, r3
 800725a:	f007 fddb 	bl	800ee14 <USB_ReadInterrupts>
 800725e:	4603      	mov	r3, r0
 8007260:	f003 0308 	and.w	r3, r3, #8
 8007264:	2b08      	cmp	r3, #8
 8007266:	d10a      	bne.n	800727e <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8007268:	6878      	ldr	r0, [r7, #4]
 800726a:	f00e fa1e 	bl	80156aa <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	695a      	ldr	r2, [r3, #20]
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	f002 0208 	and.w	r2, r2, #8
 800727c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	4618      	mov	r0, r3
 8007284:	f007 fdc6 	bl	800ee14 <USB_ReadInterrupts>
 8007288:	4603      	mov	r3, r0
 800728a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800728e:	2b80      	cmp	r3, #128	@ 0x80
 8007290:	d123      	bne.n	80072da <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8007292:	6a3b      	ldr	r3, [r7, #32]
 8007294:	699b      	ldr	r3, [r3, #24]
 8007296:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800729a:	6a3b      	ldr	r3, [r7, #32]
 800729c:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800729e:	2301      	movs	r3, #1
 80072a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80072a2:	e014      	b.n	80072ce <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80072a4:	6879      	ldr	r1, [r7, #4]
 80072a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80072a8:	4613      	mov	r3, r2
 80072aa:	00db      	lsls	r3, r3, #3
 80072ac:	4413      	add	r3, r2
 80072ae:	009b      	lsls	r3, r3, #2
 80072b0:	440b      	add	r3, r1
 80072b2:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80072b6:	781b      	ldrb	r3, [r3, #0]
 80072b8:	2b01      	cmp	r3, #1
 80072ba:	d105      	bne.n	80072c8 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80072bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072be:	b2db      	uxtb	r3, r3
 80072c0:	4619      	mov	r1, r3
 80072c2:	6878      	ldr	r0, [r7, #4]
 80072c4:	f000 faf2 	bl	80078ac <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80072c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072ca:	3301      	adds	r3, #1
 80072cc:	627b      	str	r3, [r7, #36]	@ 0x24
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	791b      	ldrb	r3, [r3, #4]
 80072d2:	461a      	mov	r2, r3
 80072d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072d6:	4293      	cmp	r3, r2
 80072d8:	d3e4      	bcc.n	80072a4 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	4618      	mov	r0, r3
 80072e0:	f007 fd98 	bl	800ee14 <USB_ReadInterrupts>
 80072e4:	4603      	mov	r3, r0
 80072e6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80072ea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80072ee:	d13c      	bne.n	800736a <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80072f0:	2301      	movs	r3, #1
 80072f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80072f4:	e02b      	b.n	800734e <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80072f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072f8:	015a      	lsls	r2, r3, #5
 80072fa:	69fb      	ldr	r3, [r7, #28]
 80072fc:	4413      	add	r3, r2
 80072fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8007306:	6879      	ldr	r1, [r7, #4]
 8007308:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800730a:	4613      	mov	r3, r2
 800730c:	00db      	lsls	r3, r3, #3
 800730e:	4413      	add	r3, r2
 8007310:	009b      	lsls	r3, r3, #2
 8007312:	440b      	add	r3, r1
 8007314:	3318      	adds	r3, #24
 8007316:	781b      	ldrb	r3, [r3, #0]
 8007318:	2b01      	cmp	r3, #1
 800731a:	d115      	bne.n	8007348 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800731c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800731e:	2b00      	cmp	r3, #0
 8007320:	da12      	bge.n	8007348 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8007322:	6879      	ldr	r1, [r7, #4]
 8007324:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007326:	4613      	mov	r3, r2
 8007328:	00db      	lsls	r3, r3, #3
 800732a:	4413      	add	r3, r2
 800732c:	009b      	lsls	r3, r3, #2
 800732e:	440b      	add	r3, r1
 8007330:	3317      	adds	r3, #23
 8007332:	2201      	movs	r2, #1
 8007334:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8007336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007338:	b2db      	uxtb	r3, r3
 800733a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800733e:	b2db      	uxtb	r3, r3
 8007340:	4619      	mov	r1, r3
 8007342:	6878      	ldr	r0, [r7, #4]
 8007344:	f000 fab2 	bl	80078ac <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800734a:	3301      	adds	r3, #1
 800734c:	627b      	str	r3, [r7, #36]	@ 0x24
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	791b      	ldrb	r3, [r3, #4]
 8007352:	461a      	mov	r2, r3
 8007354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007356:	4293      	cmp	r3, r2
 8007358:	d3cd      	bcc.n	80072f6 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	695a      	ldr	r2, [r3, #20]
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8007368:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	4618      	mov	r0, r3
 8007370:	f007 fd50 	bl	800ee14 <USB_ReadInterrupts>
 8007374:	4603      	mov	r3, r0
 8007376:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800737a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800737e:	d156      	bne.n	800742e <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007380:	2301      	movs	r3, #1
 8007382:	627b      	str	r3, [r7, #36]	@ 0x24
 8007384:	e045      	b.n	8007412 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8007386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007388:	015a      	lsls	r2, r3, #5
 800738a:	69fb      	ldr	r3, [r7, #28]
 800738c:	4413      	add	r3, r2
 800738e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8007396:	6879      	ldr	r1, [r7, #4]
 8007398:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800739a:	4613      	mov	r3, r2
 800739c:	00db      	lsls	r3, r3, #3
 800739e:	4413      	add	r3, r2
 80073a0:	009b      	lsls	r3, r3, #2
 80073a2:	440b      	add	r3, r1
 80073a4:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80073a8:	781b      	ldrb	r3, [r3, #0]
 80073aa:	2b01      	cmp	r3, #1
 80073ac:	d12e      	bne.n	800740c <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80073ae:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	da2b      	bge.n	800740c <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 80073b4:	69bb      	ldr	r3, [r7, #24]
 80073b6:	0c1a      	lsrs	r2, r3, #16
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80073be:	4053      	eors	r3, r2
 80073c0:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d121      	bne.n	800740c <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80073c8:	6879      	ldr	r1, [r7, #4]
 80073ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80073cc:	4613      	mov	r3, r2
 80073ce:	00db      	lsls	r3, r3, #3
 80073d0:	4413      	add	r3, r2
 80073d2:	009b      	lsls	r3, r3, #2
 80073d4:	440b      	add	r3, r1
 80073d6:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80073da:	2201      	movs	r2, #1
 80073dc:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80073de:	6a3b      	ldr	r3, [r7, #32]
 80073e0:	699b      	ldr	r3, [r3, #24]
 80073e2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80073e6:	6a3b      	ldr	r3, [r7, #32]
 80073e8:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80073ea:	6a3b      	ldr	r3, [r7, #32]
 80073ec:	695b      	ldr	r3, [r3, #20]
 80073ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d10a      	bne.n	800740c <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80073f6:	69fb      	ldr	r3, [r7, #28]
 80073f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80073fc:	685b      	ldr	r3, [r3, #4]
 80073fe:	69fa      	ldr	r2, [r7, #28]
 8007400:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007404:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007408:	6053      	str	r3, [r2, #4]
            break;
 800740a:	e008      	b.n	800741e <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800740c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800740e:	3301      	adds	r3, #1
 8007410:	627b      	str	r3, [r7, #36]	@ 0x24
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	791b      	ldrb	r3, [r3, #4]
 8007416:	461a      	mov	r2, r3
 8007418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800741a:	4293      	cmp	r3, r2
 800741c:	d3b3      	bcc.n	8007386 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	695a      	ldr	r2, [r3, #20]
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800742c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	4618      	mov	r0, r3
 8007434:	f007 fcee 	bl	800ee14 <USB_ReadInterrupts>
 8007438:	4603      	mov	r3, r0
 800743a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800743e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007442:	d10a      	bne.n	800745a <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8007444:	6878      	ldr	r0, [r7, #4]
 8007446:	f00e f9bf 	bl	80157c8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	695a      	ldr	r2, [r3, #20]
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8007458:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	4618      	mov	r0, r3
 8007460:	f007 fcd8 	bl	800ee14 <USB_ReadInterrupts>
 8007464:	4603      	mov	r3, r0
 8007466:	f003 0304 	and.w	r3, r3, #4
 800746a:	2b04      	cmp	r3, #4
 800746c:	d115      	bne.n	800749a <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	685b      	ldr	r3, [r3, #4]
 8007474:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8007476:	69bb      	ldr	r3, [r7, #24]
 8007478:	f003 0304 	and.w	r3, r3, #4
 800747c:	2b00      	cmp	r3, #0
 800747e:	d002      	beq.n	8007486 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8007480:	6878      	ldr	r0, [r7, #4]
 8007482:	f00e f9af 	bl	80157e4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	6859      	ldr	r1, [r3, #4]
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	69ba      	ldr	r2, [r7, #24]
 8007492:	430a      	orrs	r2, r1
 8007494:	605a      	str	r2, [r3, #4]
 8007496:	e000      	b.n	800749a <HAL_PCD_IRQHandler+0x996>
      return;
 8007498:	bf00      	nop
    }
  }
}
 800749a:	3734      	adds	r7, #52	@ 0x34
 800749c:	46bd      	mov	sp, r7
 800749e:	bd90      	pop	{r4, r7, pc}

080074a0 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80074a0:	b580      	push	{r7, lr}
 80074a2:	b082      	sub	sp, #8
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
 80074a8:	460b      	mov	r3, r1
 80074aa:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80074b2:	2b01      	cmp	r3, #1
 80074b4:	d101      	bne.n	80074ba <HAL_PCD_SetAddress+0x1a>
 80074b6:	2302      	movs	r3, #2
 80074b8:	e012      	b.n	80074e0 <HAL_PCD_SetAddress+0x40>
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	2201      	movs	r2, #1
 80074be:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	78fa      	ldrb	r2, [r7, #3]
 80074c6:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	78fa      	ldrb	r2, [r7, #3]
 80074ce:	4611      	mov	r1, r2
 80074d0:	4618      	mov	r0, r3
 80074d2:	f007 fc37 	bl	800ed44 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	2200      	movs	r2, #0
 80074da:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80074de:	2300      	movs	r3, #0
}
 80074e0:	4618      	mov	r0, r3
 80074e2:	3708      	adds	r7, #8
 80074e4:	46bd      	mov	sp, r7
 80074e6:	bd80      	pop	{r7, pc}

080074e8 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80074e8:	b580      	push	{r7, lr}
 80074ea:	b084      	sub	sp, #16
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]
 80074f0:	4608      	mov	r0, r1
 80074f2:	4611      	mov	r1, r2
 80074f4:	461a      	mov	r2, r3
 80074f6:	4603      	mov	r3, r0
 80074f8:	70fb      	strb	r3, [r7, #3]
 80074fa:	460b      	mov	r3, r1
 80074fc:	803b      	strh	r3, [r7, #0]
 80074fe:	4613      	mov	r3, r2
 8007500:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8007502:	2300      	movs	r3, #0
 8007504:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007506:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800750a:	2b00      	cmp	r3, #0
 800750c:	da0f      	bge.n	800752e <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800750e:	78fb      	ldrb	r3, [r7, #3]
 8007510:	f003 020f 	and.w	r2, r3, #15
 8007514:	4613      	mov	r3, r2
 8007516:	00db      	lsls	r3, r3, #3
 8007518:	4413      	add	r3, r2
 800751a:	009b      	lsls	r3, r3, #2
 800751c:	3310      	adds	r3, #16
 800751e:	687a      	ldr	r2, [r7, #4]
 8007520:	4413      	add	r3, r2
 8007522:	3304      	adds	r3, #4
 8007524:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	2201      	movs	r2, #1
 800752a:	705a      	strb	r2, [r3, #1]
 800752c:	e00f      	b.n	800754e <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800752e:	78fb      	ldrb	r3, [r7, #3]
 8007530:	f003 020f 	and.w	r2, r3, #15
 8007534:	4613      	mov	r3, r2
 8007536:	00db      	lsls	r3, r3, #3
 8007538:	4413      	add	r3, r2
 800753a:	009b      	lsls	r3, r3, #2
 800753c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007540:	687a      	ldr	r2, [r7, #4]
 8007542:	4413      	add	r3, r2
 8007544:	3304      	adds	r3, #4
 8007546:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	2200      	movs	r2, #0
 800754c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800754e:	78fb      	ldrb	r3, [r7, #3]
 8007550:	f003 030f 	and.w	r3, r3, #15
 8007554:	b2da      	uxtb	r2, r3
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800755a:	883b      	ldrh	r3, [r7, #0]
 800755c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	78ba      	ldrb	r2, [r7, #2]
 8007568:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	785b      	ldrb	r3, [r3, #1]
 800756e:	2b00      	cmp	r3, #0
 8007570:	d004      	beq.n	800757c <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	781b      	ldrb	r3, [r3, #0]
 8007576:	461a      	mov	r2, r3
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800757c:	78bb      	ldrb	r3, [r7, #2]
 800757e:	2b02      	cmp	r3, #2
 8007580:	d102      	bne.n	8007588 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	2200      	movs	r2, #0
 8007586:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800758e:	2b01      	cmp	r3, #1
 8007590:	d101      	bne.n	8007596 <HAL_PCD_EP_Open+0xae>
 8007592:	2302      	movs	r3, #2
 8007594:	e00e      	b.n	80075b4 <HAL_PCD_EP_Open+0xcc>
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	2201      	movs	r2, #1
 800759a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	68f9      	ldr	r1, [r7, #12]
 80075a4:	4618      	mov	r0, r3
 80075a6:	f006 fdb1 	bl	800e10c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	2200      	movs	r2, #0
 80075ae:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80075b2:	7afb      	ldrb	r3, [r7, #11]
}
 80075b4:	4618      	mov	r0, r3
 80075b6:	3710      	adds	r7, #16
 80075b8:	46bd      	mov	sp, r7
 80075ba:	bd80      	pop	{r7, pc}

080075bc <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80075bc:	b580      	push	{r7, lr}
 80075be:	b084      	sub	sp, #16
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
 80075c4:	460b      	mov	r3, r1
 80075c6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80075c8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	da0f      	bge.n	80075f0 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80075d0:	78fb      	ldrb	r3, [r7, #3]
 80075d2:	f003 020f 	and.w	r2, r3, #15
 80075d6:	4613      	mov	r3, r2
 80075d8:	00db      	lsls	r3, r3, #3
 80075da:	4413      	add	r3, r2
 80075dc:	009b      	lsls	r3, r3, #2
 80075de:	3310      	adds	r3, #16
 80075e0:	687a      	ldr	r2, [r7, #4]
 80075e2:	4413      	add	r3, r2
 80075e4:	3304      	adds	r3, #4
 80075e6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	2201      	movs	r2, #1
 80075ec:	705a      	strb	r2, [r3, #1]
 80075ee:	e00f      	b.n	8007610 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80075f0:	78fb      	ldrb	r3, [r7, #3]
 80075f2:	f003 020f 	and.w	r2, r3, #15
 80075f6:	4613      	mov	r3, r2
 80075f8:	00db      	lsls	r3, r3, #3
 80075fa:	4413      	add	r3, r2
 80075fc:	009b      	lsls	r3, r3, #2
 80075fe:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007602:	687a      	ldr	r2, [r7, #4]
 8007604:	4413      	add	r3, r2
 8007606:	3304      	adds	r3, #4
 8007608:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	2200      	movs	r2, #0
 800760e:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8007610:	78fb      	ldrb	r3, [r7, #3]
 8007612:	f003 030f 	and.w	r3, r3, #15
 8007616:	b2da      	uxtb	r2, r3
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8007622:	2b01      	cmp	r3, #1
 8007624:	d101      	bne.n	800762a <HAL_PCD_EP_Close+0x6e>
 8007626:	2302      	movs	r3, #2
 8007628:	e00e      	b.n	8007648 <HAL_PCD_EP_Close+0x8c>
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	2201      	movs	r2, #1
 800762e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	68f9      	ldr	r1, [r7, #12]
 8007638:	4618      	mov	r0, r3
 800763a:	f006 fdef 	bl	800e21c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	2200      	movs	r2, #0
 8007642:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8007646:	2300      	movs	r3, #0
}
 8007648:	4618      	mov	r0, r3
 800764a:	3710      	adds	r7, #16
 800764c:	46bd      	mov	sp, r7
 800764e:	bd80      	pop	{r7, pc}

08007650 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007650:	b580      	push	{r7, lr}
 8007652:	b086      	sub	sp, #24
 8007654:	af00      	add	r7, sp, #0
 8007656:	60f8      	str	r0, [r7, #12]
 8007658:	607a      	str	r2, [r7, #4]
 800765a:	603b      	str	r3, [r7, #0]
 800765c:	460b      	mov	r3, r1
 800765e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007660:	7afb      	ldrb	r3, [r7, #11]
 8007662:	f003 020f 	and.w	r2, r3, #15
 8007666:	4613      	mov	r3, r2
 8007668:	00db      	lsls	r3, r3, #3
 800766a:	4413      	add	r3, r2
 800766c:	009b      	lsls	r3, r3, #2
 800766e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007672:	68fa      	ldr	r2, [r7, #12]
 8007674:	4413      	add	r3, r2
 8007676:	3304      	adds	r3, #4
 8007678:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800767a:	697b      	ldr	r3, [r7, #20]
 800767c:	687a      	ldr	r2, [r7, #4]
 800767e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8007680:	697b      	ldr	r3, [r7, #20]
 8007682:	683a      	ldr	r2, [r7, #0]
 8007684:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8007686:	697b      	ldr	r3, [r7, #20]
 8007688:	2200      	movs	r2, #0
 800768a:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800768c:	697b      	ldr	r3, [r7, #20]
 800768e:	2200      	movs	r2, #0
 8007690:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007692:	7afb      	ldrb	r3, [r7, #11]
 8007694:	f003 030f 	and.w	r3, r3, #15
 8007698:	b2da      	uxtb	r2, r3
 800769a:	697b      	ldr	r3, [r7, #20]
 800769c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	799b      	ldrb	r3, [r3, #6]
 80076a2:	2b01      	cmp	r3, #1
 80076a4:	d102      	bne.n	80076ac <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80076a6:	687a      	ldr	r2, [r7, #4]
 80076a8:	697b      	ldr	r3, [r7, #20]
 80076aa:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	6818      	ldr	r0, [r3, #0]
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	799b      	ldrb	r3, [r3, #6]
 80076b4:	461a      	mov	r2, r3
 80076b6:	6979      	ldr	r1, [r7, #20]
 80076b8:	f006 fe8c 	bl	800e3d4 <USB_EPStartXfer>

  return HAL_OK;
 80076bc:	2300      	movs	r3, #0
}
 80076be:	4618      	mov	r0, r3
 80076c0:	3718      	adds	r7, #24
 80076c2:	46bd      	mov	sp, r7
 80076c4:	bd80      	pop	{r7, pc}

080076c6 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80076c6:	b580      	push	{r7, lr}
 80076c8:	b086      	sub	sp, #24
 80076ca:	af00      	add	r7, sp, #0
 80076cc:	60f8      	str	r0, [r7, #12]
 80076ce:	607a      	str	r2, [r7, #4]
 80076d0:	603b      	str	r3, [r7, #0]
 80076d2:	460b      	mov	r3, r1
 80076d4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80076d6:	7afb      	ldrb	r3, [r7, #11]
 80076d8:	f003 020f 	and.w	r2, r3, #15
 80076dc:	4613      	mov	r3, r2
 80076de:	00db      	lsls	r3, r3, #3
 80076e0:	4413      	add	r3, r2
 80076e2:	009b      	lsls	r3, r3, #2
 80076e4:	3310      	adds	r3, #16
 80076e6:	68fa      	ldr	r2, [r7, #12]
 80076e8:	4413      	add	r3, r2
 80076ea:	3304      	adds	r3, #4
 80076ec:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80076ee:	697b      	ldr	r3, [r7, #20]
 80076f0:	687a      	ldr	r2, [r7, #4]
 80076f2:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80076f4:	697b      	ldr	r3, [r7, #20]
 80076f6:	683a      	ldr	r2, [r7, #0]
 80076f8:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80076fa:	697b      	ldr	r3, [r7, #20]
 80076fc:	2200      	movs	r2, #0
 80076fe:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8007700:	697b      	ldr	r3, [r7, #20]
 8007702:	2201      	movs	r2, #1
 8007704:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007706:	7afb      	ldrb	r3, [r7, #11]
 8007708:	f003 030f 	and.w	r3, r3, #15
 800770c:	b2da      	uxtb	r2, r3
 800770e:	697b      	ldr	r3, [r7, #20]
 8007710:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	799b      	ldrb	r3, [r3, #6]
 8007716:	2b01      	cmp	r3, #1
 8007718:	d102      	bne.n	8007720 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800771a:	687a      	ldr	r2, [r7, #4]
 800771c:	697b      	ldr	r3, [r7, #20]
 800771e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	6818      	ldr	r0, [r3, #0]
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	799b      	ldrb	r3, [r3, #6]
 8007728:	461a      	mov	r2, r3
 800772a:	6979      	ldr	r1, [r7, #20]
 800772c:	f006 fe52 	bl	800e3d4 <USB_EPStartXfer>

  return HAL_OK;
 8007730:	2300      	movs	r3, #0
}
 8007732:	4618      	mov	r0, r3
 8007734:	3718      	adds	r7, #24
 8007736:	46bd      	mov	sp, r7
 8007738:	bd80      	pop	{r7, pc}

0800773a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800773a:	b580      	push	{r7, lr}
 800773c:	b084      	sub	sp, #16
 800773e:	af00      	add	r7, sp, #0
 8007740:	6078      	str	r0, [r7, #4]
 8007742:	460b      	mov	r3, r1
 8007744:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8007746:	78fb      	ldrb	r3, [r7, #3]
 8007748:	f003 030f 	and.w	r3, r3, #15
 800774c:	687a      	ldr	r2, [r7, #4]
 800774e:	7912      	ldrb	r2, [r2, #4]
 8007750:	4293      	cmp	r3, r2
 8007752:	d901      	bls.n	8007758 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8007754:	2301      	movs	r3, #1
 8007756:	e04f      	b.n	80077f8 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007758:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800775c:	2b00      	cmp	r3, #0
 800775e:	da0f      	bge.n	8007780 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007760:	78fb      	ldrb	r3, [r7, #3]
 8007762:	f003 020f 	and.w	r2, r3, #15
 8007766:	4613      	mov	r3, r2
 8007768:	00db      	lsls	r3, r3, #3
 800776a:	4413      	add	r3, r2
 800776c:	009b      	lsls	r3, r3, #2
 800776e:	3310      	adds	r3, #16
 8007770:	687a      	ldr	r2, [r7, #4]
 8007772:	4413      	add	r3, r2
 8007774:	3304      	adds	r3, #4
 8007776:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	2201      	movs	r2, #1
 800777c:	705a      	strb	r2, [r3, #1]
 800777e:	e00d      	b.n	800779c <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8007780:	78fa      	ldrb	r2, [r7, #3]
 8007782:	4613      	mov	r3, r2
 8007784:	00db      	lsls	r3, r3, #3
 8007786:	4413      	add	r3, r2
 8007788:	009b      	lsls	r3, r3, #2
 800778a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800778e:	687a      	ldr	r2, [r7, #4]
 8007790:	4413      	add	r3, r2
 8007792:	3304      	adds	r3, #4
 8007794:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	2200      	movs	r2, #0
 800779a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	2201      	movs	r2, #1
 80077a0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80077a2:	78fb      	ldrb	r3, [r7, #3]
 80077a4:	f003 030f 	and.w	r3, r3, #15
 80077a8:	b2da      	uxtb	r2, r3
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80077b4:	2b01      	cmp	r3, #1
 80077b6:	d101      	bne.n	80077bc <HAL_PCD_EP_SetStall+0x82>
 80077b8:	2302      	movs	r3, #2
 80077ba:	e01d      	b.n	80077f8 <HAL_PCD_EP_SetStall+0xbe>
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	2201      	movs	r2, #1
 80077c0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	68f9      	ldr	r1, [r7, #12]
 80077ca:	4618      	mov	r0, r3
 80077cc:	f007 f9e6 	bl	800eb9c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80077d0:	78fb      	ldrb	r3, [r7, #3]
 80077d2:	f003 030f 	and.w	r3, r3, #15
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d109      	bne.n	80077ee <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	6818      	ldr	r0, [r3, #0]
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	7999      	ldrb	r1, [r3, #6]
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80077e8:	461a      	mov	r2, r3
 80077ea:	f007 fbf9 	bl	800efe0 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	2200      	movs	r2, #0
 80077f2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80077f6:	2300      	movs	r3, #0
}
 80077f8:	4618      	mov	r0, r3
 80077fa:	3710      	adds	r7, #16
 80077fc:	46bd      	mov	sp, r7
 80077fe:	bd80      	pop	{r7, pc}

08007800 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007800:	b580      	push	{r7, lr}
 8007802:	b084      	sub	sp, #16
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
 8007808:	460b      	mov	r3, r1
 800780a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800780c:	78fb      	ldrb	r3, [r7, #3]
 800780e:	f003 030f 	and.w	r3, r3, #15
 8007812:	687a      	ldr	r2, [r7, #4]
 8007814:	7912      	ldrb	r2, [r2, #4]
 8007816:	4293      	cmp	r3, r2
 8007818:	d901      	bls.n	800781e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800781a:	2301      	movs	r3, #1
 800781c:	e042      	b.n	80078a4 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800781e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007822:	2b00      	cmp	r3, #0
 8007824:	da0f      	bge.n	8007846 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007826:	78fb      	ldrb	r3, [r7, #3]
 8007828:	f003 020f 	and.w	r2, r3, #15
 800782c:	4613      	mov	r3, r2
 800782e:	00db      	lsls	r3, r3, #3
 8007830:	4413      	add	r3, r2
 8007832:	009b      	lsls	r3, r3, #2
 8007834:	3310      	adds	r3, #16
 8007836:	687a      	ldr	r2, [r7, #4]
 8007838:	4413      	add	r3, r2
 800783a:	3304      	adds	r3, #4
 800783c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	2201      	movs	r2, #1
 8007842:	705a      	strb	r2, [r3, #1]
 8007844:	e00f      	b.n	8007866 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007846:	78fb      	ldrb	r3, [r7, #3]
 8007848:	f003 020f 	and.w	r2, r3, #15
 800784c:	4613      	mov	r3, r2
 800784e:	00db      	lsls	r3, r3, #3
 8007850:	4413      	add	r3, r2
 8007852:	009b      	lsls	r3, r3, #2
 8007854:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007858:	687a      	ldr	r2, [r7, #4]
 800785a:	4413      	add	r3, r2
 800785c:	3304      	adds	r3, #4
 800785e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	2200      	movs	r2, #0
 8007864:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	2200      	movs	r2, #0
 800786a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800786c:	78fb      	ldrb	r3, [r7, #3]
 800786e:	f003 030f 	and.w	r3, r3, #15
 8007872:	b2da      	uxtb	r2, r3
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800787e:	2b01      	cmp	r3, #1
 8007880:	d101      	bne.n	8007886 <HAL_PCD_EP_ClrStall+0x86>
 8007882:	2302      	movs	r3, #2
 8007884:	e00e      	b.n	80078a4 <HAL_PCD_EP_ClrStall+0xa4>
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	2201      	movs	r2, #1
 800788a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	68f9      	ldr	r1, [r7, #12]
 8007894:	4618      	mov	r0, r3
 8007896:	f007 f9ef 	bl	800ec78 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	2200      	movs	r2, #0
 800789e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80078a2:	2300      	movs	r3, #0
}
 80078a4:	4618      	mov	r0, r3
 80078a6:	3710      	adds	r7, #16
 80078a8:	46bd      	mov	sp, r7
 80078aa:	bd80      	pop	{r7, pc}

080078ac <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80078ac:	b580      	push	{r7, lr}
 80078ae:	b084      	sub	sp, #16
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
 80078b4:	460b      	mov	r3, r1
 80078b6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80078b8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	da0c      	bge.n	80078da <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80078c0:	78fb      	ldrb	r3, [r7, #3]
 80078c2:	f003 020f 	and.w	r2, r3, #15
 80078c6:	4613      	mov	r3, r2
 80078c8:	00db      	lsls	r3, r3, #3
 80078ca:	4413      	add	r3, r2
 80078cc:	009b      	lsls	r3, r3, #2
 80078ce:	3310      	adds	r3, #16
 80078d0:	687a      	ldr	r2, [r7, #4]
 80078d2:	4413      	add	r3, r2
 80078d4:	3304      	adds	r3, #4
 80078d6:	60fb      	str	r3, [r7, #12]
 80078d8:	e00c      	b.n	80078f4 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80078da:	78fb      	ldrb	r3, [r7, #3]
 80078dc:	f003 020f 	and.w	r2, r3, #15
 80078e0:	4613      	mov	r3, r2
 80078e2:	00db      	lsls	r3, r3, #3
 80078e4:	4413      	add	r3, r2
 80078e6:	009b      	lsls	r3, r3, #2
 80078e8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80078ec:	687a      	ldr	r2, [r7, #4]
 80078ee:	4413      	add	r3, r2
 80078f0:	3304      	adds	r3, #4
 80078f2:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	68f9      	ldr	r1, [r7, #12]
 80078fa:	4618      	mov	r0, r3
 80078fc:	f007 f80e 	bl	800e91c <USB_EPStopXfer>
 8007900:	4603      	mov	r3, r0
 8007902:	72fb      	strb	r3, [r7, #11]

  return ret;
 8007904:	7afb      	ldrb	r3, [r7, #11]
}
 8007906:	4618      	mov	r0, r3
 8007908:	3710      	adds	r7, #16
 800790a:	46bd      	mov	sp, r7
 800790c:	bd80      	pop	{r7, pc}

0800790e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800790e:	b580      	push	{r7, lr}
 8007910:	b08a      	sub	sp, #40	@ 0x28
 8007912:	af02      	add	r7, sp, #8
 8007914:	6078      	str	r0, [r7, #4]
 8007916:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800791e:	697b      	ldr	r3, [r7, #20]
 8007920:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8007922:	683a      	ldr	r2, [r7, #0]
 8007924:	4613      	mov	r3, r2
 8007926:	00db      	lsls	r3, r3, #3
 8007928:	4413      	add	r3, r2
 800792a:	009b      	lsls	r3, r3, #2
 800792c:	3310      	adds	r3, #16
 800792e:	687a      	ldr	r2, [r7, #4]
 8007930:	4413      	add	r3, r2
 8007932:	3304      	adds	r3, #4
 8007934:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	695a      	ldr	r2, [r3, #20]
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	691b      	ldr	r3, [r3, #16]
 800793e:	429a      	cmp	r2, r3
 8007940:	d901      	bls.n	8007946 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8007942:	2301      	movs	r3, #1
 8007944:	e06b      	b.n	8007a1e <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	691a      	ldr	r2, [r3, #16]
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	695b      	ldr	r3, [r3, #20]
 800794e:	1ad3      	subs	r3, r2, r3
 8007950:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	689b      	ldr	r3, [r3, #8]
 8007956:	69fa      	ldr	r2, [r7, #28]
 8007958:	429a      	cmp	r2, r3
 800795a:	d902      	bls.n	8007962 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	689b      	ldr	r3, [r3, #8]
 8007960:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8007962:	69fb      	ldr	r3, [r7, #28]
 8007964:	3303      	adds	r3, #3
 8007966:	089b      	lsrs	r3, r3, #2
 8007968:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800796a:	e02a      	b.n	80079c2 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	691a      	ldr	r2, [r3, #16]
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	695b      	ldr	r3, [r3, #20]
 8007974:	1ad3      	subs	r3, r2, r3
 8007976:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	689b      	ldr	r3, [r3, #8]
 800797c:	69fa      	ldr	r2, [r7, #28]
 800797e:	429a      	cmp	r2, r3
 8007980:	d902      	bls.n	8007988 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	689b      	ldr	r3, [r3, #8]
 8007986:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8007988:	69fb      	ldr	r3, [r7, #28]
 800798a:	3303      	adds	r3, #3
 800798c:	089b      	lsrs	r3, r3, #2
 800798e:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	68d9      	ldr	r1, [r3, #12]
 8007994:	683b      	ldr	r3, [r7, #0]
 8007996:	b2da      	uxtb	r2, r3
 8007998:	69fb      	ldr	r3, [r7, #28]
 800799a:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80079a0:	9300      	str	r3, [sp, #0]
 80079a2:	4603      	mov	r3, r0
 80079a4:	6978      	ldr	r0, [r7, #20]
 80079a6:	f007 f863 	bl	800ea70 <USB_WritePacket>

    ep->xfer_buff  += len;
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	68da      	ldr	r2, [r3, #12]
 80079ae:	69fb      	ldr	r3, [r7, #28]
 80079b0:	441a      	add	r2, r3
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	695a      	ldr	r2, [r3, #20]
 80079ba:	69fb      	ldr	r3, [r7, #28]
 80079bc:	441a      	add	r2, r3
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80079c2:	683b      	ldr	r3, [r7, #0]
 80079c4:	015a      	lsls	r2, r3, #5
 80079c6:	693b      	ldr	r3, [r7, #16]
 80079c8:	4413      	add	r3, r2
 80079ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079ce:	699b      	ldr	r3, [r3, #24]
 80079d0:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80079d2:	69ba      	ldr	r2, [r7, #24]
 80079d4:	429a      	cmp	r2, r3
 80079d6:	d809      	bhi.n	80079ec <PCD_WriteEmptyTxFifo+0xde>
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	695a      	ldr	r2, [r3, #20]
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80079e0:	429a      	cmp	r2, r3
 80079e2:	d203      	bcs.n	80079ec <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	691b      	ldr	r3, [r3, #16]
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d1bf      	bne.n	800796c <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	691a      	ldr	r2, [r3, #16]
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	695b      	ldr	r3, [r3, #20]
 80079f4:	429a      	cmp	r2, r3
 80079f6:	d811      	bhi.n	8007a1c <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80079f8:	683b      	ldr	r3, [r7, #0]
 80079fa:	f003 030f 	and.w	r3, r3, #15
 80079fe:	2201      	movs	r2, #1
 8007a00:	fa02 f303 	lsl.w	r3, r2, r3
 8007a04:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8007a06:	693b      	ldr	r3, [r7, #16]
 8007a08:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a0c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007a0e:	68bb      	ldr	r3, [r7, #8]
 8007a10:	43db      	mvns	r3, r3
 8007a12:	6939      	ldr	r1, [r7, #16]
 8007a14:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007a18:	4013      	ands	r3, r2
 8007a1a:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8007a1c:	2300      	movs	r3, #0
}
 8007a1e:	4618      	mov	r0, r3
 8007a20:	3720      	adds	r7, #32
 8007a22:	46bd      	mov	sp, r7
 8007a24:	bd80      	pop	{r7, pc}
	...

08007a28 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007a28:	b580      	push	{r7, lr}
 8007a2a:	b088      	sub	sp, #32
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	6078      	str	r0, [r7, #4]
 8007a30:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a38:	69fb      	ldr	r3, [r7, #28]
 8007a3a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007a3c:	69fb      	ldr	r3, [r7, #28]
 8007a3e:	333c      	adds	r3, #60	@ 0x3c
 8007a40:	3304      	adds	r3, #4
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007a46:	683b      	ldr	r3, [r7, #0]
 8007a48:	015a      	lsls	r2, r3, #5
 8007a4a:	69bb      	ldr	r3, [r7, #24]
 8007a4c:	4413      	add	r3, r2
 8007a4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a52:	689b      	ldr	r3, [r3, #8]
 8007a54:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	799b      	ldrb	r3, [r3, #6]
 8007a5a:	2b01      	cmp	r3, #1
 8007a5c:	d17b      	bne.n	8007b56 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8007a5e:	693b      	ldr	r3, [r7, #16]
 8007a60:	f003 0308 	and.w	r3, r3, #8
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d015      	beq.n	8007a94 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007a68:	697b      	ldr	r3, [r7, #20]
 8007a6a:	4a61      	ldr	r2, [pc, #388]	@ (8007bf0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8007a6c:	4293      	cmp	r3, r2
 8007a6e:	f240 80b9 	bls.w	8007be4 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007a72:	693b      	ldr	r3, [r7, #16]
 8007a74:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	f000 80b3 	beq.w	8007be4 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007a7e:	683b      	ldr	r3, [r7, #0]
 8007a80:	015a      	lsls	r2, r3, #5
 8007a82:	69bb      	ldr	r3, [r7, #24]
 8007a84:	4413      	add	r3, r2
 8007a86:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a8a:	461a      	mov	r2, r3
 8007a8c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007a90:	6093      	str	r3, [r2, #8]
 8007a92:	e0a7      	b.n	8007be4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8007a94:	693b      	ldr	r3, [r7, #16]
 8007a96:	f003 0320 	and.w	r3, r3, #32
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d009      	beq.n	8007ab2 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007a9e:	683b      	ldr	r3, [r7, #0]
 8007aa0:	015a      	lsls	r2, r3, #5
 8007aa2:	69bb      	ldr	r3, [r7, #24]
 8007aa4:	4413      	add	r3, r2
 8007aa6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007aaa:	461a      	mov	r2, r3
 8007aac:	2320      	movs	r3, #32
 8007aae:	6093      	str	r3, [r2, #8]
 8007ab0:	e098      	b.n	8007be4 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8007ab2:	693b      	ldr	r3, [r7, #16]
 8007ab4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	f040 8093 	bne.w	8007be4 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007abe:	697b      	ldr	r3, [r7, #20]
 8007ac0:	4a4b      	ldr	r2, [pc, #300]	@ (8007bf0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8007ac2:	4293      	cmp	r3, r2
 8007ac4:	d90f      	bls.n	8007ae6 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007ac6:	693b      	ldr	r3, [r7, #16]
 8007ac8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d00a      	beq.n	8007ae6 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007ad0:	683b      	ldr	r3, [r7, #0]
 8007ad2:	015a      	lsls	r2, r3, #5
 8007ad4:	69bb      	ldr	r3, [r7, #24]
 8007ad6:	4413      	add	r3, r2
 8007ad8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007adc:	461a      	mov	r2, r3
 8007ade:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007ae2:	6093      	str	r3, [r2, #8]
 8007ae4:	e07e      	b.n	8007be4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8007ae6:	683a      	ldr	r2, [r7, #0]
 8007ae8:	4613      	mov	r3, r2
 8007aea:	00db      	lsls	r3, r3, #3
 8007aec:	4413      	add	r3, r2
 8007aee:	009b      	lsls	r3, r3, #2
 8007af0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007af4:	687a      	ldr	r2, [r7, #4]
 8007af6:	4413      	add	r3, r2
 8007af8:	3304      	adds	r3, #4
 8007afa:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	6a1a      	ldr	r2, [r3, #32]
 8007b00:	683b      	ldr	r3, [r7, #0]
 8007b02:	0159      	lsls	r1, r3, #5
 8007b04:	69bb      	ldr	r3, [r7, #24]
 8007b06:	440b      	add	r3, r1
 8007b08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b0c:	691b      	ldr	r3, [r3, #16]
 8007b0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007b12:	1ad2      	subs	r2, r2, r3
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8007b18:	683b      	ldr	r3, [r7, #0]
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d114      	bne.n	8007b48 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	691b      	ldr	r3, [r3, #16]
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d109      	bne.n	8007b3a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	6818      	ldr	r0, [r3, #0]
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007b30:	461a      	mov	r2, r3
 8007b32:	2101      	movs	r1, #1
 8007b34:	f007 fa54 	bl	800efe0 <USB_EP0_OutStart>
 8007b38:	e006      	b.n	8007b48 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	68da      	ldr	r2, [r3, #12]
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	695b      	ldr	r3, [r3, #20]
 8007b42:	441a      	add	r2, r3
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007b48:	683b      	ldr	r3, [r7, #0]
 8007b4a:	b2db      	uxtb	r3, r3
 8007b4c:	4619      	mov	r1, r3
 8007b4e:	6878      	ldr	r0, [r7, #4]
 8007b50:	f00d fd76 	bl	8015640 <HAL_PCD_DataOutStageCallback>
 8007b54:	e046      	b.n	8007be4 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8007b56:	697b      	ldr	r3, [r7, #20]
 8007b58:	4a26      	ldr	r2, [pc, #152]	@ (8007bf4 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8007b5a:	4293      	cmp	r3, r2
 8007b5c:	d124      	bne.n	8007ba8 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8007b5e:	693b      	ldr	r3, [r7, #16]
 8007b60:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d00a      	beq.n	8007b7e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007b68:	683b      	ldr	r3, [r7, #0]
 8007b6a:	015a      	lsls	r2, r3, #5
 8007b6c:	69bb      	ldr	r3, [r7, #24]
 8007b6e:	4413      	add	r3, r2
 8007b70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b74:	461a      	mov	r2, r3
 8007b76:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007b7a:	6093      	str	r3, [r2, #8]
 8007b7c:	e032      	b.n	8007be4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8007b7e:	693b      	ldr	r3, [r7, #16]
 8007b80:	f003 0320 	and.w	r3, r3, #32
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d008      	beq.n	8007b9a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007b88:	683b      	ldr	r3, [r7, #0]
 8007b8a:	015a      	lsls	r2, r3, #5
 8007b8c:	69bb      	ldr	r3, [r7, #24]
 8007b8e:	4413      	add	r3, r2
 8007b90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b94:	461a      	mov	r2, r3
 8007b96:	2320      	movs	r3, #32
 8007b98:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007b9a:	683b      	ldr	r3, [r7, #0]
 8007b9c:	b2db      	uxtb	r3, r3
 8007b9e:	4619      	mov	r1, r3
 8007ba0:	6878      	ldr	r0, [r7, #4]
 8007ba2:	f00d fd4d 	bl	8015640 <HAL_PCD_DataOutStageCallback>
 8007ba6:	e01d      	b.n	8007be4 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8007ba8:	683b      	ldr	r3, [r7, #0]
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d114      	bne.n	8007bd8 <PCD_EP_OutXfrComplete_int+0x1b0>
 8007bae:	6879      	ldr	r1, [r7, #4]
 8007bb0:	683a      	ldr	r2, [r7, #0]
 8007bb2:	4613      	mov	r3, r2
 8007bb4:	00db      	lsls	r3, r3, #3
 8007bb6:	4413      	add	r3, r2
 8007bb8:	009b      	lsls	r3, r3, #2
 8007bba:	440b      	add	r3, r1
 8007bbc:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d108      	bne.n	8007bd8 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	6818      	ldr	r0, [r3, #0]
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007bd0:	461a      	mov	r2, r3
 8007bd2:	2100      	movs	r1, #0
 8007bd4:	f007 fa04 	bl	800efe0 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007bd8:	683b      	ldr	r3, [r7, #0]
 8007bda:	b2db      	uxtb	r3, r3
 8007bdc:	4619      	mov	r1, r3
 8007bde:	6878      	ldr	r0, [r7, #4]
 8007be0:	f00d fd2e 	bl	8015640 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8007be4:	2300      	movs	r3, #0
}
 8007be6:	4618      	mov	r0, r3
 8007be8:	3720      	adds	r7, #32
 8007bea:	46bd      	mov	sp, r7
 8007bec:	bd80      	pop	{r7, pc}
 8007bee:	bf00      	nop
 8007bf0:	4f54300a 	.word	0x4f54300a
 8007bf4:	4f54310a 	.word	0x4f54310a

08007bf8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007bf8:	b580      	push	{r7, lr}
 8007bfa:	b086      	sub	sp, #24
 8007bfc:	af00      	add	r7, sp, #0
 8007bfe:	6078      	str	r0, [r7, #4]
 8007c00:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c08:	697b      	ldr	r3, [r7, #20]
 8007c0a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007c0c:	697b      	ldr	r3, [r7, #20]
 8007c0e:	333c      	adds	r3, #60	@ 0x3c
 8007c10:	3304      	adds	r3, #4
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007c16:	683b      	ldr	r3, [r7, #0]
 8007c18:	015a      	lsls	r2, r3, #5
 8007c1a:	693b      	ldr	r3, [r7, #16]
 8007c1c:	4413      	add	r3, r2
 8007c1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c22:	689b      	ldr	r3, [r3, #8]
 8007c24:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	4a15      	ldr	r2, [pc, #84]	@ (8007c80 <PCD_EP_OutSetupPacket_int+0x88>)
 8007c2a:	4293      	cmp	r3, r2
 8007c2c:	d90e      	bls.n	8007c4c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007c2e:	68bb      	ldr	r3, [r7, #8]
 8007c30:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d009      	beq.n	8007c4c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007c38:	683b      	ldr	r3, [r7, #0]
 8007c3a:	015a      	lsls	r2, r3, #5
 8007c3c:	693b      	ldr	r3, [r7, #16]
 8007c3e:	4413      	add	r3, r2
 8007c40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c44:	461a      	mov	r2, r3
 8007c46:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007c4a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8007c4c:	6878      	ldr	r0, [r7, #4]
 8007c4e:	f00d fce5 	bl	801561c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	4a0a      	ldr	r2, [pc, #40]	@ (8007c80 <PCD_EP_OutSetupPacket_int+0x88>)
 8007c56:	4293      	cmp	r3, r2
 8007c58:	d90c      	bls.n	8007c74 <PCD_EP_OutSetupPacket_int+0x7c>
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	799b      	ldrb	r3, [r3, #6]
 8007c5e:	2b01      	cmp	r3, #1
 8007c60:	d108      	bne.n	8007c74 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	6818      	ldr	r0, [r3, #0]
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007c6c:	461a      	mov	r2, r3
 8007c6e:	2101      	movs	r1, #1
 8007c70:	f007 f9b6 	bl	800efe0 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8007c74:	2300      	movs	r3, #0
}
 8007c76:	4618      	mov	r0, r3
 8007c78:	3718      	adds	r7, #24
 8007c7a:	46bd      	mov	sp, r7
 8007c7c:	bd80      	pop	{r7, pc}
 8007c7e:	bf00      	nop
 8007c80:	4f54300a 	.word	0x4f54300a

08007c84 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8007c84:	b480      	push	{r7}
 8007c86:	b085      	sub	sp, #20
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	6078      	str	r0, [r7, #4]
 8007c8c:	460b      	mov	r3, r1
 8007c8e:	70fb      	strb	r3, [r7, #3]
 8007c90:	4613      	mov	r3, r2
 8007c92:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c9a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8007c9c:	78fb      	ldrb	r3, [r7, #3]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d107      	bne.n	8007cb2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8007ca2:	883b      	ldrh	r3, [r7, #0]
 8007ca4:	0419      	lsls	r1, r3, #16
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	68ba      	ldr	r2, [r7, #8]
 8007cac:	430a      	orrs	r2, r1
 8007cae:	629a      	str	r2, [r3, #40]	@ 0x28
 8007cb0:	e028      	b.n	8007d04 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cb8:	0c1b      	lsrs	r3, r3, #16
 8007cba:	68ba      	ldr	r2, [r7, #8]
 8007cbc:	4413      	add	r3, r2
 8007cbe:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	73fb      	strb	r3, [r7, #15]
 8007cc4:	e00d      	b.n	8007ce2 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681a      	ldr	r2, [r3, #0]
 8007cca:	7bfb      	ldrb	r3, [r7, #15]
 8007ccc:	3340      	adds	r3, #64	@ 0x40
 8007cce:	009b      	lsls	r3, r3, #2
 8007cd0:	4413      	add	r3, r2
 8007cd2:	685b      	ldr	r3, [r3, #4]
 8007cd4:	0c1b      	lsrs	r3, r3, #16
 8007cd6:	68ba      	ldr	r2, [r7, #8]
 8007cd8:	4413      	add	r3, r2
 8007cda:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007cdc:	7bfb      	ldrb	r3, [r7, #15]
 8007cde:	3301      	adds	r3, #1
 8007ce0:	73fb      	strb	r3, [r7, #15]
 8007ce2:	7bfa      	ldrb	r2, [r7, #15]
 8007ce4:	78fb      	ldrb	r3, [r7, #3]
 8007ce6:	3b01      	subs	r3, #1
 8007ce8:	429a      	cmp	r2, r3
 8007cea:	d3ec      	bcc.n	8007cc6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8007cec:	883b      	ldrh	r3, [r7, #0]
 8007cee:	0418      	lsls	r0, r3, #16
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	6819      	ldr	r1, [r3, #0]
 8007cf4:	78fb      	ldrb	r3, [r7, #3]
 8007cf6:	3b01      	subs	r3, #1
 8007cf8:	68ba      	ldr	r2, [r7, #8]
 8007cfa:	4302      	orrs	r2, r0
 8007cfc:	3340      	adds	r3, #64	@ 0x40
 8007cfe:	009b      	lsls	r3, r3, #2
 8007d00:	440b      	add	r3, r1
 8007d02:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8007d04:	2300      	movs	r3, #0
}
 8007d06:	4618      	mov	r0, r3
 8007d08:	3714      	adds	r7, #20
 8007d0a:	46bd      	mov	sp, r7
 8007d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d10:	4770      	bx	lr

08007d12 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8007d12:	b480      	push	{r7}
 8007d14:	b083      	sub	sp, #12
 8007d16:	af00      	add	r7, sp, #0
 8007d18:	6078      	str	r0, [r7, #4]
 8007d1a:	460b      	mov	r3, r1
 8007d1c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	887a      	ldrh	r2, [r7, #2]
 8007d24:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8007d26:	2300      	movs	r3, #0
}
 8007d28:	4618      	mov	r0, r3
 8007d2a:	370c      	adds	r7, #12
 8007d2c:	46bd      	mov	sp, r7
 8007d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d32:	4770      	bx	lr

08007d34 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8007d34:	b480      	push	{r7}
 8007d36:	b085      	sub	sp, #20
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	2201      	movs	r2, #1
 8007d46:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	2200      	movs	r2, #0
 8007d4e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	699b      	ldr	r3, [r3, #24]
 8007d56:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007d62:	4b05      	ldr	r3, [pc, #20]	@ (8007d78 <HAL_PCDEx_ActivateLPM+0x44>)
 8007d64:	4313      	orrs	r3, r2
 8007d66:	68fa      	ldr	r2, [r7, #12]
 8007d68:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8007d6a:	2300      	movs	r3, #0
}
 8007d6c:	4618      	mov	r0, r3
 8007d6e:	3714      	adds	r7, #20
 8007d70:	46bd      	mov	sp, r7
 8007d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d76:	4770      	bx	lr
 8007d78:	10000003 	.word	0x10000003

08007d7c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8007d7c:	b480      	push	{r7}
 8007d7e:	b083      	sub	sp, #12
 8007d80:	af00      	add	r7, sp, #0
 8007d82:	6078      	str	r0, [r7, #4]
 8007d84:	460b      	mov	r3, r1
 8007d86:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8007d88:	bf00      	nop
 8007d8a:	370c      	adds	r7, #12
 8007d8c:	46bd      	mov	sp, r7
 8007d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d92:	4770      	bx	lr

08007d94 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8007d94:	b580      	push	{r7, lr}
 8007d96:	b084      	sub	sp, #16
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8007d9c:	4b19      	ldr	r3, [pc, #100]	@ (8007e04 <HAL_PWREx_ConfigSupply+0x70>)
 8007d9e:	68db      	ldr	r3, [r3, #12]
 8007da0:	f003 0304 	and.w	r3, r3, #4
 8007da4:	2b04      	cmp	r3, #4
 8007da6:	d00a      	beq.n	8007dbe <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8007da8:	4b16      	ldr	r3, [pc, #88]	@ (8007e04 <HAL_PWREx_ConfigSupply+0x70>)
 8007daa:	68db      	ldr	r3, [r3, #12]
 8007dac:	f003 0307 	and.w	r3, r3, #7
 8007db0:	687a      	ldr	r2, [r7, #4]
 8007db2:	429a      	cmp	r2, r3
 8007db4:	d001      	beq.n	8007dba <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8007db6:	2301      	movs	r3, #1
 8007db8:	e01f      	b.n	8007dfa <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8007dba:	2300      	movs	r3, #0
 8007dbc:	e01d      	b.n	8007dfa <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8007dbe:	4b11      	ldr	r3, [pc, #68]	@ (8007e04 <HAL_PWREx_ConfigSupply+0x70>)
 8007dc0:	68db      	ldr	r3, [r3, #12]
 8007dc2:	f023 0207 	bic.w	r2, r3, #7
 8007dc6:	490f      	ldr	r1, [pc, #60]	@ (8007e04 <HAL_PWREx_ConfigSupply+0x70>)
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	4313      	orrs	r3, r2
 8007dcc:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8007dce:	f7f8 fcfb 	bl	80007c8 <HAL_GetTick>
 8007dd2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007dd4:	e009      	b.n	8007dea <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8007dd6:	f7f8 fcf7 	bl	80007c8 <HAL_GetTick>
 8007dda:	4602      	mov	r2, r0
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	1ad3      	subs	r3, r2, r3
 8007de0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007de4:	d901      	bls.n	8007dea <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8007de6:	2301      	movs	r3, #1
 8007de8:	e007      	b.n	8007dfa <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007dea:	4b06      	ldr	r3, [pc, #24]	@ (8007e04 <HAL_PWREx_ConfigSupply+0x70>)
 8007dec:	685b      	ldr	r3, [r3, #4]
 8007dee:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007df2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007df6:	d1ee      	bne.n	8007dd6 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8007df8:	2300      	movs	r3, #0
}
 8007dfa:	4618      	mov	r0, r3
 8007dfc:	3710      	adds	r7, #16
 8007dfe:	46bd      	mov	sp, r7
 8007e00:	bd80      	pop	{r7, pc}
 8007e02:	bf00      	nop
 8007e04:	58024800 	.word	0x58024800

08007e08 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8007e08:	b480      	push	{r7}
 8007e0a:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8007e0c:	4b05      	ldr	r3, [pc, #20]	@ (8007e24 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8007e0e:	68db      	ldr	r3, [r3, #12]
 8007e10:	4a04      	ldr	r2, [pc, #16]	@ (8007e24 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8007e12:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007e16:	60d3      	str	r3, [r2, #12]
}
 8007e18:	bf00      	nop
 8007e1a:	46bd      	mov	sp, r7
 8007e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e20:	4770      	bx	lr
 8007e22:	bf00      	nop
 8007e24:	58024800 	.word	0x58024800

08007e28 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007e28:	b580      	push	{r7, lr}
 8007e2a:	b08c      	sub	sp, #48	@ 0x30
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d102      	bne.n	8007e3c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8007e36:	2301      	movs	r3, #1
 8007e38:	f000 bc48 	b.w	80086cc <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	f003 0301 	and.w	r3, r3, #1
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	f000 8088 	beq.w	8007f5a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007e4a:	4b99      	ldr	r3, [pc, #612]	@ (80080b0 <HAL_RCC_OscConfig+0x288>)
 8007e4c:	691b      	ldr	r3, [r3, #16]
 8007e4e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007e52:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007e54:	4b96      	ldr	r3, [pc, #600]	@ (80080b0 <HAL_RCC_OscConfig+0x288>)
 8007e56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e58:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8007e5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e5c:	2b10      	cmp	r3, #16
 8007e5e:	d007      	beq.n	8007e70 <HAL_RCC_OscConfig+0x48>
 8007e60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e62:	2b18      	cmp	r3, #24
 8007e64:	d111      	bne.n	8007e8a <HAL_RCC_OscConfig+0x62>
 8007e66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e68:	f003 0303 	and.w	r3, r3, #3
 8007e6c:	2b02      	cmp	r3, #2
 8007e6e:	d10c      	bne.n	8007e8a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007e70:	4b8f      	ldr	r3, [pc, #572]	@ (80080b0 <HAL_RCC_OscConfig+0x288>)
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d06d      	beq.n	8007f58 <HAL_RCC_OscConfig+0x130>
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	685b      	ldr	r3, [r3, #4]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d169      	bne.n	8007f58 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8007e84:	2301      	movs	r3, #1
 8007e86:	f000 bc21 	b.w	80086cc <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	685b      	ldr	r3, [r3, #4]
 8007e8e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e92:	d106      	bne.n	8007ea2 <HAL_RCC_OscConfig+0x7a>
 8007e94:	4b86      	ldr	r3, [pc, #536]	@ (80080b0 <HAL_RCC_OscConfig+0x288>)
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	4a85      	ldr	r2, [pc, #532]	@ (80080b0 <HAL_RCC_OscConfig+0x288>)
 8007e9a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007e9e:	6013      	str	r3, [r2, #0]
 8007ea0:	e02e      	b.n	8007f00 <HAL_RCC_OscConfig+0xd8>
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	685b      	ldr	r3, [r3, #4]
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d10c      	bne.n	8007ec4 <HAL_RCC_OscConfig+0x9c>
 8007eaa:	4b81      	ldr	r3, [pc, #516]	@ (80080b0 <HAL_RCC_OscConfig+0x288>)
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	4a80      	ldr	r2, [pc, #512]	@ (80080b0 <HAL_RCC_OscConfig+0x288>)
 8007eb0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007eb4:	6013      	str	r3, [r2, #0]
 8007eb6:	4b7e      	ldr	r3, [pc, #504]	@ (80080b0 <HAL_RCC_OscConfig+0x288>)
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	4a7d      	ldr	r2, [pc, #500]	@ (80080b0 <HAL_RCC_OscConfig+0x288>)
 8007ebc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007ec0:	6013      	str	r3, [r2, #0]
 8007ec2:	e01d      	b.n	8007f00 <HAL_RCC_OscConfig+0xd8>
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	685b      	ldr	r3, [r3, #4]
 8007ec8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007ecc:	d10c      	bne.n	8007ee8 <HAL_RCC_OscConfig+0xc0>
 8007ece:	4b78      	ldr	r3, [pc, #480]	@ (80080b0 <HAL_RCC_OscConfig+0x288>)
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	4a77      	ldr	r2, [pc, #476]	@ (80080b0 <HAL_RCC_OscConfig+0x288>)
 8007ed4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007ed8:	6013      	str	r3, [r2, #0]
 8007eda:	4b75      	ldr	r3, [pc, #468]	@ (80080b0 <HAL_RCC_OscConfig+0x288>)
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	4a74      	ldr	r2, [pc, #464]	@ (80080b0 <HAL_RCC_OscConfig+0x288>)
 8007ee0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007ee4:	6013      	str	r3, [r2, #0]
 8007ee6:	e00b      	b.n	8007f00 <HAL_RCC_OscConfig+0xd8>
 8007ee8:	4b71      	ldr	r3, [pc, #452]	@ (80080b0 <HAL_RCC_OscConfig+0x288>)
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	4a70      	ldr	r2, [pc, #448]	@ (80080b0 <HAL_RCC_OscConfig+0x288>)
 8007eee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007ef2:	6013      	str	r3, [r2, #0]
 8007ef4:	4b6e      	ldr	r3, [pc, #440]	@ (80080b0 <HAL_RCC_OscConfig+0x288>)
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	4a6d      	ldr	r2, [pc, #436]	@ (80080b0 <HAL_RCC_OscConfig+0x288>)
 8007efa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007efe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	685b      	ldr	r3, [r3, #4]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d013      	beq.n	8007f30 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f08:	f7f8 fc5e 	bl	80007c8 <HAL_GetTick>
 8007f0c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007f0e:	e008      	b.n	8007f22 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007f10:	f7f8 fc5a 	bl	80007c8 <HAL_GetTick>
 8007f14:	4602      	mov	r2, r0
 8007f16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f18:	1ad3      	subs	r3, r2, r3
 8007f1a:	2b64      	cmp	r3, #100	@ 0x64
 8007f1c:	d901      	bls.n	8007f22 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007f1e:	2303      	movs	r3, #3
 8007f20:	e3d4      	b.n	80086cc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007f22:	4b63      	ldr	r3, [pc, #396]	@ (80080b0 <HAL_RCC_OscConfig+0x288>)
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d0f0      	beq.n	8007f10 <HAL_RCC_OscConfig+0xe8>
 8007f2e:	e014      	b.n	8007f5a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f30:	f7f8 fc4a 	bl	80007c8 <HAL_GetTick>
 8007f34:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007f36:	e008      	b.n	8007f4a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007f38:	f7f8 fc46 	bl	80007c8 <HAL_GetTick>
 8007f3c:	4602      	mov	r2, r0
 8007f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f40:	1ad3      	subs	r3, r2, r3
 8007f42:	2b64      	cmp	r3, #100	@ 0x64
 8007f44:	d901      	bls.n	8007f4a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8007f46:	2303      	movs	r3, #3
 8007f48:	e3c0      	b.n	80086cc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007f4a:	4b59      	ldr	r3, [pc, #356]	@ (80080b0 <HAL_RCC_OscConfig+0x288>)
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d1f0      	bne.n	8007f38 <HAL_RCC_OscConfig+0x110>
 8007f56:	e000      	b.n	8007f5a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007f58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	f003 0302 	and.w	r3, r3, #2
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	f000 80ca 	beq.w	80080fc <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007f68:	4b51      	ldr	r3, [pc, #324]	@ (80080b0 <HAL_RCC_OscConfig+0x288>)
 8007f6a:	691b      	ldr	r3, [r3, #16]
 8007f6c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007f70:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007f72:	4b4f      	ldr	r3, [pc, #316]	@ (80080b0 <HAL_RCC_OscConfig+0x288>)
 8007f74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f76:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8007f78:	6a3b      	ldr	r3, [r7, #32]
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d007      	beq.n	8007f8e <HAL_RCC_OscConfig+0x166>
 8007f7e:	6a3b      	ldr	r3, [r7, #32]
 8007f80:	2b18      	cmp	r3, #24
 8007f82:	d156      	bne.n	8008032 <HAL_RCC_OscConfig+0x20a>
 8007f84:	69fb      	ldr	r3, [r7, #28]
 8007f86:	f003 0303 	and.w	r3, r3, #3
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d151      	bne.n	8008032 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007f8e:	4b48      	ldr	r3, [pc, #288]	@ (80080b0 <HAL_RCC_OscConfig+0x288>)
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	f003 0304 	and.w	r3, r3, #4
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d005      	beq.n	8007fa6 <HAL_RCC_OscConfig+0x17e>
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	68db      	ldr	r3, [r3, #12]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d101      	bne.n	8007fa6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8007fa2:	2301      	movs	r3, #1
 8007fa4:	e392      	b.n	80086cc <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007fa6:	4b42      	ldr	r3, [pc, #264]	@ (80080b0 <HAL_RCC_OscConfig+0x288>)
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	f023 0219 	bic.w	r2, r3, #25
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	68db      	ldr	r3, [r3, #12]
 8007fb2:	493f      	ldr	r1, [pc, #252]	@ (80080b0 <HAL_RCC_OscConfig+0x288>)
 8007fb4:	4313      	orrs	r3, r2
 8007fb6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007fb8:	f7f8 fc06 	bl	80007c8 <HAL_GetTick>
 8007fbc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007fbe:	e008      	b.n	8007fd2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007fc0:	f7f8 fc02 	bl	80007c8 <HAL_GetTick>
 8007fc4:	4602      	mov	r2, r0
 8007fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fc8:	1ad3      	subs	r3, r2, r3
 8007fca:	2b02      	cmp	r3, #2
 8007fcc:	d901      	bls.n	8007fd2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8007fce:	2303      	movs	r3, #3
 8007fd0:	e37c      	b.n	80086cc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007fd2:	4b37      	ldr	r3, [pc, #220]	@ (80080b0 <HAL_RCC_OscConfig+0x288>)
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	f003 0304 	and.w	r3, r3, #4
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d0f0      	beq.n	8007fc0 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007fde:	f7f8 fc23 	bl	8000828 <HAL_GetREVID>
 8007fe2:	4603      	mov	r3, r0
 8007fe4:	f241 0203 	movw	r2, #4099	@ 0x1003
 8007fe8:	4293      	cmp	r3, r2
 8007fea:	d817      	bhi.n	800801c <HAL_RCC_OscConfig+0x1f4>
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	691b      	ldr	r3, [r3, #16]
 8007ff0:	2b40      	cmp	r3, #64	@ 0x40
 8007ff2:	d108      	bne.n	8008006 <HAL_RCC_OscConfig+0x1de>
 8007ff4:	4b2e      	ldr	r3, [pc, #184]	@ (80080b0 <HAL_RCC_OscConfig+0x288>)
 8007ff6:	685b      	ldr	r3, [r3, #4]
 8007ff8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8007ffc:	4a2c      	ldr	r2, [pc, #176]	@ (80080b0 <HAL_RCC_OscConfig+0x288>)
 8007ffe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008002:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008004:	e07a      	b.n	80080fc <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008006:	4b2a      	ldr	r3, [pc, #168]	@ (80080b0 <HAL_RCC_OscConfig+0x288>)
 8008008:	685b      	ldr	r3, [r3, #4]
 800800a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	691b      	ldr	r3, [r3, #16]
 8008012:	031b      	lsls	r3, r3, #12
 8008014:	4926      	ldr	r1, [pc, #152]	@ (80080b0 <HAL_RCC_OscConfig+0x288>)
 8008016:	4313      	orrs	r3, r2
 8008018:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800801a:	e06f      	b.n	80080fc <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800801c:	4b24      	ldr	r3, [pc, #144]	@ (80080b0 <HAL_RCC_OscConfig+0x288>)
 800801e:	685b      	ldr	r3, [r3, #4]
 8008020:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	691b      	ldr	r3, [r3, #16]
 8008028:	061b      	lsls	r3, r3, #24
 800802a:	4921      	ldr	r1, [pc, #132]	@ (80080b0 <HAL_RCC_OscConfig+0x288>)
 800802c:	4313      	orrs	r3, r2
 800802e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008030:	e064      	b.n	80080fc <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	68db      	ldr	r3, [r3, #12]
 8008036:	2b00      	cmp	r3, #0
 8008038:	d047      	beq.n	80080ca <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800803a:	4b1d      	ldr	r3, [pc, #116]	@ (80080b0 <HAL_RCC_OscConfig+0x288>)
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	f023 0219 	bic.w	r2, r3, #25
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	68db      	ldr	r3, [r3, #12]
 8008046:	491a      	ldr	r1, [pc, #104]	@ (80080b0 <HAL_RCC_OscConfig+0x288>)
 8008048:	4313      	orrs	r3, r2
 800804a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800804c:	f7f8 fbbc 	bl	80007c8 <HAL_GetTick>
 8008050:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008052:	e008      	b.n	8008066 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008054:	f7f8 fbb8 	bl	80007c8 <HAL_GetTick>
 8008058:	4602      	mov	r2, r0
 800805a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800805c:	1ad3      	subs	r3, r2, r3
 800805e:	2b02      	cmp	r3, #2
 8008060:	d901      	bls.n	8008066 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8008062:	2303      	movs	r3, #3
 8008064:	e332      	b.n	80086cc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008066:	4b12      	ldr	r3, [pc, #72]	@ (80080b0 <HAL_RCC_OscConfig+0x288>)
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	f003 0304 	and.w	r3, r3, #4
 800806e:	2b00      	cmp	r3, #0
 8008070:	d0f0      	beq.n	8008054 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008072:	f7f8 fbd9 	bl	8000828 <HAL_GetREVID>
 8008076:	4603      	mov	r3, r0
 8008078:	f241 0203 	movw	r2, #4099	@ 0x1003
 800807c:	4293      	cmp	r3, r2
 800807e:	d819      	bhi.n	80080b4 <HAL_RCC_OscConfig+0x28c>
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	691b      	ldr	r3, [r3, #16]
 8008084:	2b40      	cmp	r3, #64	@ 0x40
 8008086:	d108      	bne.n	800809a <HAL_RCC_OscConfig+0x272>
 8008088:	4b09      	ldr	r3, [pc, #36]	@ (80080b0 <HAL_RCC_OscConfig+0x288>)
 800808a:	685b      	ldr	r3, [r3, #4]
 800808c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8008090:	4a07      	ldr	r2, [pc, #28]	@ (80080b0 <HAL_RCC_OscConfig+0x288>)
 8008092:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008096:	6053      	str	r3, [r2, #4]
 8008098:	e030      	b.n	80080fc <HAL_RCC_OscConfig+0x2d4>
 800809a:	4b05      	ldr	r3, [pc, #20]	@ (80080b0 <HAL_RCC_OscConfig+0x288>)
 800809c:	685b      	ldr	r3, [r3, #4]
 800809e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	691b      	ldr	r3, [r3, #16]
 80080a6:	031b      	lsls	r3, r3, #12
 80080a8:	4901      	ldr	r1, [pc, #4]	@ (80080b0 <HAL_RCC_OscConfig+0x288>)
 80080aa:	4313      	orrs	r3, r2
 80080ac:	604b      	str	r3, [r1, #4]
 80080ae:	e025      	b.n	80080fc <HAL_RCC_OscConfig+0x2d4>
 80080b0:	58024400 	.word	0x58024400
 80080b4:	4b9a      	ldr	r3, [pc, #616]	@ (8008320 <HAL_RCC_OscConfig+0x4f8>)
 80080b6:	685b      	ldr	r3, [r3, #4]
 80080b8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	691b      	ldr	r3, [r3, #16]
 80080c0:	061b      	lsls	r3, r3, #24
 80080c2:	4997      	ldr	r1, [pc, #604]	@ (8008320 <HAL_RCC_OscConfig+0x4f8>)
 80080c4:	4313      	orrs	r3, r2
 80080c6:	604b      	str	r3, [r1, #4]
 80080c8:	e018      	b.n	80080fc <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80080ca:	4b95      	ldr	r3, [pc, #596]	@ (8008320 <HAL_RCC_OscConfig+0x4f8>)
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	4a94      	ldr	r2, [pc, #592]	@ (8008320 <HAL_RCC_OscConfig+0x4f8>)
 80080d0:	f023 0301 	bic.w	r3, r3, #1
 80080d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80080d6:	f7f8 fb77 	bl	80007c8 <HAL_GetTick>
 80080da:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80080dc:	e008      	b.n	80080f0 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80080de:	f7f8 fb73 	bl	80007c8 <HAL_GetTick>
 80080e2:	4602      	mov	r2, r0
 80080e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080e6:	1ad3      	subs	r3, r2, r3
 80080e8:	2b02      	cmp	r3, #2
 80080ea:	d901      	bls.n	80080f0 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80080ec:	2303      	movs	r3, #3
 80080ee:	e2ed      	b.n	80086cc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80080f0:	4b8b      	ldr	r3, [pc, #556]	@ (8008320 <HAL_RCC_OscConfig+0x4f8>)
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	f003 0304 	and.w	r3, r3, #4
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d1f0      	bne.n	80080de <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	f003 0310 	and.w	r3, r3, #16
 8008104:	2b00      	cmp	r3, #0
 8008106:	f000 80a9 	beq.w	800825c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800810a:	4b85      	ldr	r3, [pc, #532]	@ (8008320 <HAL_RCC_OscConfig+0x4f8>)
 800810c:	691b      	ldr	r3, [r3, #16]
 800810e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008112:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008114:	4b82      	ldr	r3, [pc, #520]	@ (8008320 <HAL_RCC_OscConfig+0x4f8>)
 8008116:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008118:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800811a:	69bb      	ldr	r3, [r7, #24]
 800811c:	2b08      	cmp	r3, #8
 800811e:	d007      	beq.n	8008130 <HAL_RCC_OscConfig+0x308>
 8008120:	69bb      	ldr	r3, [r7, #24]
 8008122:	2b18      	cmp	r3, #24
 8008124:	d13a      	bne.n	800819c <HAL_RCC_OscConfig+0x374>
 8008126:	697b      	ldr	r3, [r7, #20]
 8008128:	f003 0303 	and.w	r3, r3, #3
 800812c:	2b01      	cmp	r3, #1
 800812e:	d135      	bne.n	800819c <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008130:	4b7b      	ldr	r3, [pc, #492]	@ (8008320 <HAL_RCC_OscConfig+0x4f8>)
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008138:	2b00      	cmp	r3, #0
 800813a:	d005      	beq.n	8008148 <HAL_RCC_OscConfig+0x320>
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	69db      	ldr	r3, [r3, #28]
 8008140:	2b80      	cmp	r3, #128	@ 0x80
 8008142:	d001      	beq.n	8008148 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8008144:	2301      	movs	r3, #1
 8008146:	e2c1      	b.n	80086cc <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008148:	f7f8 fb6e 	bl	8000828 <HAL_GetREVID>
 800814c:	4603      	mov	r3, r0
 800814e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8008152:	4293      	cmp	r3, r2
 8008154:	d817      	bhi.n	8008186 <HAL_RCC_OscConfig+0x35e>
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	6a1b      	ldr	r3, [r3, #32]
 800815a:	2b20      	cmp	r3, #32
 800815c:	d108      	bne.n	8008170 <HAL_RCC_OscConfig+0x348>
 800815e:	4b70      	ldr	r3, [pc, #448]	@ (8008320 <HAL_RCC_OscConfig+0x4f8>)
 8008160:	685b      	ldr	r3, [r3, #4]
 8008162:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8008166:	4a6e      	ldr	r2, [pc, #440]	@ (8008320 <HAL_RCC_OscConfig+0x4f8>)
 8008168:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800816c:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800816e:	e075      	b.n	800825c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008170:	4b6b      	ldr	r3, [pc, #428]	@ (8008320 <HAL_RCC_OscConfig+0x4f8>)
 8008172:	685b      	ldr	r3, [r3, #4]
 8008174:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	6a1b      	ldr	r3, [r3, #32]
 800817c:	069b      	lsls	r3, r3, #26
 800817e:	4968      	ldr	r1, [pc, #416]	@ (8008320 <HAL_RCC_OscConfig+0x4f8>)
 8008180:	4313      	orrs	r3, r2
 8008182:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008184:	e06a      	b.n	800825c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008186:	4b66      	ldr	r3, [pc, #408]	@ (8008320 <HAL_RCC_OscConfig+0x4f8>)
 8008188:	68db      	ldr	r3, [r3, #12]
 800818a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	6a1b      	ldr	r3, [r3, #32]
 8008192:	061b      	lsls	r3, r3, #24
 8008194:	4962      	ldr	r1, [pc, #392]	@ (8008320 <HAL_RCC_OscConfig+0x4f8>)
 8008196:	4313      	orrs	r3, r2
 8008198:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800819a:	e05f      	b.n	800825c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	69db      	ldr	r3, [r3, #28]
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d042      	beq.n	800822a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80081a4:	4b5e      	ldr	r3, [pc, #376]	@ (8008320 <HAL_RCC_OscConfig+0x4f8>)
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	4a5d      	ldr	r2, [pc, #372]	@ (8008320 <HAL_RCC_OscConfig+0x4f8>)
 80081aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80081ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081b0:	f7f8 fb0a 	bl	80007c8 <HAL_GetTick>
 80081b4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80081b6:	e008      	b.n	80081ca <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80081b8:	f7f8 fb06 	bl	80007c8 <HAL_GetTick>
 80081bc:	4602      	mov	r2, r0
 80081be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081c0:	1ad3      	subs	r3, r2, r3
 80081c2:	2b02      	cmp	r3, #2
 80081c4:	d901      	bls.n	80081ca <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80081c6:	2303      	movs	r3, #3
 80081c8:	e280      	b.n	80086cc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80081ca:	4b55      	ldr	r3, [pc, #340]	@ (8008320 <HAL_RCC_OscConfig+0x4f8>)
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d0f0      	beq.n	80081b8 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80081d6:	f7f8 fb27 	bl	8000828 <HAL_GetREVID>
 80081da:	4603      	mov	r3, r0
 80081dc:	f241 0203 	movw	r2, #4099	@ 0x1003
 80081e0:	4293      	cmp	r3, r2
 80081e2:	d817      	bhi.n	8008214 <HAL_RCC_OscConfig+0x3ec>
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	6a1b      	ldr	r3, [r3, #32]
 80081e8:	2b20      	cmp	r3, #32
 80081ea:	d108      	bne.n	80081fe <HAL_RCC_OscConfig+0x3d6>
 80081ec:	4b4c      	ldr	r3, [pc, #304]	@ (8008320 <HAL_RCC_OscConfig+0x4f8>)
 80081ee:	685b      	ldr	r3, [r3, #4]
 80081f0:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80081f4:	4a4a      	ldr	r2, [pc, #296]	@ (8008320 <HAL_RCC_OscConfig+0x4f8>)
 80081f6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80081fa:	6053      	str	r3, [r2, #4]
 80081fc:	e02e      	b.n	800825c <HAL_RCC_OscConfig+0x434>
 80081fe:	4b48      	ldr	r3, [pc, #288]	@ (8008320 <HAL_RCC_OscConfig+0x4f8>)
 8008200:	685b      	ldr	r3, [r3, #4]
 8008202:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	6a1b      	ldr	r3, [r3, #32]
 800820a:	069b      	lsls	r3, r3, #26
 800820c:	4944      	ldr	r1, [pc, #272]	@ (8008320 <HAL_RCC_OscConfig+0x4f8>)
 800820e:	4313      	orrs	r3, r2
 8008210:	604b      	str	r3, [r1, #4]
 8008212:	e023      	b.n	800825c <HAL_RCC_OscConfig+0x434>
 8008214:	4b42      	ldr	r3, [pc, #264]	@ (8008320 <HAL_RCC_OscConfig+0x4f8>)
 8008216:	68db      	ldr	r3, [r3, #12]
 8008218:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	6a1b      	ldr	r3, [r3, #32]
 8008220:	061b      	lsls	r3, r3, #24
 8008222:	493f      	ldr	r1, [pc, #252]	@ (8008320 <HAL_RCC_OscConfig+0x4f8>)
 8008224:	4313      	orrs	r3, r2
 8008226:	60cb      	str	r3, [r1, #12]
 8008228:	e018      	b.n	800825c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800822a:	4b3d      	ldr	r3, [pc, #244]	@ (8008320 <HAL_RCC_OscConfig+0x4f8>)
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	4a3c      	ldr	r2, [pc, #240]	@ (8008320 <HAL_RCC_OscConfig+0x4f8>)
 8008230:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008234:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008236:	f7f8 fac7 	bl	80007c8 <HAL_GetTick>
 800823a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800823c:	e008      	b.n	8008250 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800823e:	f7f8 fac3 	bl	80007c8 <HAL_GetTick>
 8008242:	4602      	mov	r2, r0
 8008244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008246:	1ad3      	subs	r3, r2, r3
 8008248:	2b02      	cmp	r3, #2
 800824a:	d901      	bls.n	8008250 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800824c:	2303      	movs	r3, #3
 800824e:	e23d      	b.n	80086cc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008250:	4b33      	ldr	r3, [pc, #204]	@ (8008320 <HAL_RCC_OscConfig+0x4f8>)
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008258:	2b00      	cmp	r3, #0
 800825a:	d1f0      	bne.n	800823e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	f003 0308 	and.w	r3, r3, #8
 8008264:	2b00      	cmp	r3, #0
 8008266:	d036      	beq.n	80082d6 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	695b      	ldr	r3, [r3, #20]
 800826c:	2b00      	cmp	r3, #0
 800826e:	d019      	beq.n	80082a4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008270:	4b2b      	ldr	r3, [pc, #172]	@ (8008320 <HAL_RCC_OscConfig+0x4f8>)
 8008272:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008274:	4a2a      	ldr	r2, [pc, #168]	@ (8008320 <HAL_RCC_OscConfig+0x4f8>)
 8008276:	f043 0301 	orr.w	r3, r3, #1
 800827a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800827c:	f7f8 faa4 	bl	80007c8 <HAL_GetTick>
 8008280:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008282:	e008      	b.n	8008296 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008284:	f7f8 faa0 	bl	80007c8 <HAL_GetTick>
 8008288:	4602      	mov	r2, r0
 800828a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800828c:	1ad3      	subs	r3, r2, r3
 800828e:	2b02      	cmp	r3, #2
 8008290:	d901      	bls.n	8008296 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8008292:	2303      	movs	r3, #3
 8008294:	e21a      	b.n	80086cc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008296:	4b22      	ldr	r3, [pc, #136]	@ (8008320 <HAL_RCC_OscConfig+0x4f8>)
 8008298:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800829a:	f003 0302 	and.w	r3, r3, #2
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d0f0      	beq.n	8008284 <HAL_RCC_OscConfig+0x45c>
 80082a2:	e018      	b.n	80082d6 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80082a4:	4b1e      	ldr	r3, [pc, #120]	@ (8008320 <HAL_RCC_OscConfig+0x4f8>)
 80082a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80082a8:	4a1d      	ldr	r2, [pc, #116]	@ (8008320 <HAL_RCC_OscConfig+0x4f8>)
 80082aa:	f023 0301 	bic.w	r3, r3, #1
 80082ae:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80082b0:	f7f8 fa8a 	bl	80007c8 <HAL_GetTick>
 80082b4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80082b6:	e008      	b.n	80082ca <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80082b8:	f7f8 fa86 	bl	80007c8 <HAL_GetTick>
 80082bc:	4602      	mov	r2, r0
 80082be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082c0:	1ad3      	subs	r3, r2, r3
 80082c2:	2b02      	cmp	r3, #2
 80082c4:	d901      	bls.n	80082ca <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80082c6:	2303      	movs	r3, #3
 80082c8:	e200      	b.n	80086cc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80082ca:	4b15      	ldr	r3, [pc, #84]	@ (8008320 <HAL_RCC_OscConfig+0x4f8>)
 80082cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80082ce:	f003 0302 	and.w	r3, r3, #2
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d1f0      	bne.n	80082b8 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	f003 0320 	and.w	r3, r3, #32
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d039      	beq.n	8008356 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	699b      	ldr	r3, [r3, #24]
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d01c      	beq.n	8008324 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80082ea:	4b0d      	ldr	r3, [pc, #52]	@ (8008320 <HAL_RCC_OscConfig+0x4f8>)
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	4a0c      	ldr	r2, [pc, #48]	@ (8008320 <HAL_RCC_OscConfig+0x4f8>)
 80082f0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80082f4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80082f6:	f7f8 fa67 	bl	80007c8 <HAL_GetTick>
 80082fa:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80082fc:	e008      	b.n	8008310 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80082fe:	f7f8 fa63 	bl	80007c8 <HAL_GetTick>
 8008302:	4602      	mov	r2, r0
 8008304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008306:	1ad3      	subs	r3, r2, r3
 8008308:	2b02      	cmp	r3, #2
 800830a:	d901      	bls.n	8008310 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800830c:	2303      	movs	r3, #3
 800830e:	e1dd      	b.n	80086cc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008310:	4b03      	ldr	r3, [pc, #12]	@ (8008320 <HAL_RCC_OscConfig+0x4f8>)
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008318:	2b00      	cmp	r3, #0
 800831a:	d0f0      	beq.n	80082fe <HAL_RCC_OscConfig+0x4d6>
 800831c:	e01b      	b.n	8008356 <HAL_RCC_OscConfig+0x52e>
 800831e:	bf00      	nop
 8008320:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008324:	4b9b      	ldr	r3, [pc, #620]	@ (8008594 <HAL_RCC_OscConfig+0x76c>)
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	4a9a      	ldr	r2, [pc, #616]	@ (8008594 <HAL_RCC_OscConfig+0x76c>)
 800832a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800832e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008330:	f7f8 fa4a 	bl	80007c8 <HAL_GetTick>
 8008334:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008336:	e008      	b.n	800834a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008338:	f7f8 fa46 	bl	80007c8 <HAL_GetTick>
 800833c:	4602      	mov	r2, r0
 800833e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008340:	1ad3      	subs	r3, r2, r3
 8008342:	2b02      	cmp	r3, #2
 8008344:	d901      	bls.n	800834a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8008346:	2303      	movs	r3, #3
 8008348:	e1c0      	b.n	80086cc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800834a:	4b92      	ldr	r3, [pc, #584]	@ (8008594 <HAL_RCC_OscConfig+0x76c>)
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008352:	2b00      	cmp	r3, #0
 8008354:	d1f0      	bne.n	8008338 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	f003 0304 	and.w	r3, r3, #4
 800835e:	2b00      	cmp	r3, #0
 8008360:	f000 8081 	beq.w	8008466 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8008364:	4b8c      	ldr	r3, [pc, #560]	@ (8008598 <HAL_RCC_OscConfig+0x770>)
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	4a8b      	ldr	r2, [pc, #556]	@ (8008598 <HAL_RCC_OscConfig+0x770>)
 800836a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800836e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008370:	f7f8 fa2a 	bl	80007c8 <HAL_GetTick>
 8008374:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008376:	e008      	b.n	800838a <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008378:	f7f8 fa26 	bl	80007c8 <HAL_GetTick>
 800837c:	4602      	mov	r2, r0
 800837e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008380:	1ad3      	subs	r3, r2, r3
 8008382:	2b64      	cmp	r3, #100	@ 0x64
 8008384:	d901      	bls.n	800838a <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8008386:	2303      	movs	r3, #3
 8008388:	e1a0      	b.n	80086cc <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800838a:	4b83      	ldr	r3, [pc, #524]	@ (8008598 <HAL_RCC_OscConfig+0x770>)
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008392:	2b00      	cmp	r3, #0
 8008394:	d0f0      	beq.n	8008378 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	689b      	ldr	r3, [r3, #8]
 800839a:	2b01      	cmp	r3, #1
 800839c:	d106      	bne.n	80083ac <HAL_RCC_OscConfig+0x584>
 800839e:	4b7d      	ldr	r3, [pc, #500]	@ (8008594 <HAL_RCC_OscConfig+0x76c>)
 80083a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80083a2:	4a7c      	ldr	r2, [pc, #496]	@ (8008594 <HAL_RCC_OscConfig+0x76c>)
 80083a4:	f043 0301 	orr.w	r3, r3, #1
 80083a8:	6713      	str	r3, [r2, #112]	@ 0x70
 80083aa:	e02d      	b.n	8008408 <HAL_RCC_OscConfig+0x5e0>
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	689b      	ldr	r3, [r3, #8]
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d10c      	bne.n	80083ce <HAL_RCC_OscConfig+0x5a6>
 80083b4:	4b77      	ldr	r3, [pc, #476]	@ (8008594 <HAL_RCC_OscConfig+0x76c>)
 80083b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80083b8:	4a76      	ldr	r2, [pc, #472]	@ (8008594 <HAL_RCC_OscConfig+0x76c>)
 80083ba:	f023 0301 	bic.w	r3, r3, #1
 80083be:	6713      	str	r3, [r2, #112]	@ 0x70
 80083c0:	4b74      	ldr	r3, [pc, #464]	@ (8008594 <HAL_RCC_OscConfig+0x76c>)
 80083c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80083c4:	4a73      	ldr	r2, [pc, #460]	@ (8008594 <HAL_RCC_OscConfig+0x76c>)
 80083c6:	f023 0304 	bic.w	r3, r3, #4
 80083ca:	6713      	str	r3, [r2, #112]	@ 0x70
 80083cc:	e01c      	b.n	8008408 <HAL_RCC_OscConfig+0x5e0>
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	689b      	ldr	r3, [r3, #8]
 80083d2:	2b05      	cmp	r3, #5
 80083d4:	d10c      	bne.n	80083f0 <HAL_RCC_OscConfig+0x5c8>
 80083d6:	4b6f      	ldr	r3, [pc, #444]	@ (8008594 <HAL_RCC_OscConfig+0x76c>)
 80083d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80083da:	4a6e      	ldr	r2, [pc, #440]	@ (8008594 <HAL_RCC_OscConfig+0x76c>)
 80083dc:	f043 0304 	orr.w	r3, r3, #4
 80083e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80083e2:	4b6c      	ldr	r3, [pc, #432]	@ (8008594 <HAL_RCC_OscConfig+0x76c>)
 80083e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80083e6:	4a6b      	ldr	r2, [pc, #428]	@ (8008594 <HAL_RCC_OscConfig+0x76c>)
 80083e8:	f043 0301 	orr.w	r3, r3, #1
 80083ec:	6713      	str	r3, [r2, #112]	@ 0x70
 80083ee:	e00b      	b.n	8008408 <HAL_RCC_OscConfig+0x5e0>
 80083f0:	4b68      	ldr	r3, [pc, #416]	@ (8008594 <HAL_RCC_OscConfig+0x76c>)
 80083f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80083f4:	4a67      	ldr	r2, [pc, #412]	@ (8008594 <HAL_RCC_OscConfig+0x76c>)
 80083f6:	f023 0301 	bic.w	r3, r3, #1
 80083fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80083fc:	4b65      	ldr	r3, [pc, #404]	@ (8008594 <HAL_RCC_OscConfig+0x76c>)
 80083fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008400:	4a64      	ldr	r2, [pc, #400]	@ (8008594 <HAL_RCC_OscConfig+0x76c>)
 8008402:	f023 0304 	bic.w	r3, r3, #4
 8008406:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	689b      	ldr	r3, [r3, #8]
 800840c:	2b00      	cmp	r3, #0
 800840e:	d015      	beq.n	800843c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008410:	f7f8 f9da 	bl	80007c8 <HAL_GetTick>
 8008414:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008416:	e00a      	b.n	800842e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008418:	f7f8 f9d6 	bl	80007c8 <HAL_GetTick>
 800841c:	4602      	mov	r2, r0
 800841e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008420:	1ad3      	subs	r3, r2, r3
 8008422:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008426:	4293      	cmp	r3, r2
 8008428:	d901      	bls.n	800842e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800842a:	2303      	movs	r3, #3
 800842c:	e14e      	b.n	80086cc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800842e:	4b59      	ldr	r3, [pc, #356]	@ (8008594 <HAL_RCC_OscConfig+0x76c>)
 8008430:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008432:	f003 0302 	and.w	r3, r3, #2
 8008436:	2b00      	cmp	r3, #0
 8008438:	d0ee      	beq.n	8008418 <HAL_RCC_OscConfig+0x5f0>
 800843a:	e014      	b.n	8008466 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800843c:	f7f8 f9c4 	bl	80007c8 <HAL_GetTick>
 8008440:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008442:	e00a      	b.n	800845a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008444:	f7f8 f9c0 	bl	80007c8 <HAL_GetTick>
 8008448:	4602      	mov	r2, r0
 800844a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800844c:	1ad3      	subs	r3, r2, r3
 800844e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008452:	4293      	cmp	r3, r2
 8008454:	d901      	bls.n	800845a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8008456:	2303      	movs	r3, #3
 8008458:	e138      	b.n	80086cc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800845a:	4b4e      	ldr	r3, [pc, #312]	@ (8008594 <HAL_RCC_OscConfig+0x76c>)
 800845c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800845e:	f003 0302 	and.w	r3, r3, #2
 8008462:	2b00      	cmp	r3, #0
 8008464:	d1ee      	bne.n	8008444 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800846a:	2b00      	cmp	r3, #0
 800846c:	f000 812d 	beq.w	80086ca <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8008470:	4b48      	ldr	r3, [pc, #288]	@ (8008594 <HAL_RCC_OscConfig+0x76c>)
 8008472:	691b      	ldr	r3, [r3, #16]
 8008474:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008478:	2b18      	cmp	r3, #24
 800847a:	f000 80bd 	beq.w	80085f8 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008482:	2b02      	cmp	r3, #2
 8008484:	f040 809e 	bne.w	80085c4 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008488:	4b42      	ldr	r3, [pc, #264]	@ (8008594 <HAL_RCC_OscConfig+0x76c>)
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	4a41      	ldr	r2, [pc, #260]	@ (8008594 <HAL_RCC_OscConfig+0x76c>)
 800848e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008492:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008494:	f7f8 f998 	bl	80007c8 <HAL_GetTick>
 8008498:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800849a:	e008      	b.n	80084ae <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800849c:	f7f8 f994 	bl	80007c8 <HAL_GetTick>
 80084a0:	4602      	mov	r2, r0
 80084a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084a4:	1ad3      	subs	r3, r2, r3
 80084a6:	2b02      	cmp	r3, #2
 80084a8:	d901      	bls.n	80084ae <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80084aa:	2303      	movs	r3, #3
 80084ac:	e10e      	b.n	80086cc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80084ae:	4b39      	ldr	r3, [pc, #228]	@ (8008594 <HAL_RCC_OscConfig+0x76c>)
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d1f0      	bne.n	800849c <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80084ba:	4b36      	ldr	r3, [pc, #216]	@ (8008594 <HAL_RCC_OscConfig+0x76c>)
 80084bc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80084be:	4b37      	ldr	r3, [pc, #220]	@ (800859c <HAL_RCC_OscConfig+0x774>)
 80084c0:	4013      	ands	r3, r2
 80084c2:	687a      	ldr	r2, [r7, #4]
 80084c4:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80084c6:	687a      	ldr	r2, [r7, #4]
 80084c8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80084ca:	0112      	lsls	r2, r2, #4
 80084cc:	430a      	orrs	r2, r1
 80084ce:	4931      	ldr	r1, [pc, #196]	@ (8008594 <HAL_RCC_OscConfig+0x76c>)
 80084d0:	4313      	orrs	r3, r2
 80084d2:	628b      	str	r3, [r1, #40]	@ 0x28
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084d8:	3b01      	subs	r3, #1
 80084da:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80084e2:	3b01      	subs	r3, #1
 80084e4:	025b      	lsls	r3, r3, #9
 80084e6:	b29b      	uxth	r3, r3
 80084e8:	431a      	orrs	r2, r3
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084ee:	3b01      	subs	r3, #1
 80084f0:	041b      	lsls	r3, r3, #16
 80084f2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80084f6:	431a      	orrs	r2, r3
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084fc:	3b01      	subs	r3, #1
 80084fe:	061b      	lsls	r3, r3, #24
 8008500:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008504:	4923      	ldr	r1, [pc, #140]	@ (8008594 <HAL_RCC_OscConfig+0x76c>)
 8008506:	4313      	orrs	r3, r2
 8008508:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800850a:	4b22      	ldr	r3, [pc, #136]	@ (8008594 <HAL_RCC_OscConfig+0x76c>)
 800850c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800850e:	4a21      	ldr	r2, [pc, #132]	@ (8008594 <HAL_RCC_OscConfig+0x76c>)
 8008510:	f023 0301 	bic.w	r3, r3, #1
 8008514:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8008516:	4b1f      	ldr	r3, [pc, #124]	@ (8008594 <HAL_RCC_OscConfig+0x76c>)
 8008518:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800851a:	4b21      	ldr	r3, [pc, #132]	@ (80085a0 <HAL_RCC_OscConfig+0x778>)
 800851c:	4013      	ands	r3, r2
 800851e:	687a      	ldr	r2, [r7, #4]
 8008520:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008522:	00d2      	lsls	r2, r2, #3
 8008524:	491b      	ldr	r1, [pc, #108]	@ (8008594 <HAL_RCC_OscConfig+0x76c>)
 8008526:	4313      	orrs	r3, r2
 8008528:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800852a:	4b1a      	ldr	r3, [pc, #104]	@ (8008594 <HAL_RCC_OscConfig+0x76c>)
 800852c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800852e:	f023 020c 	bic.w	r2, r3, #12
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008536:	4917      	ldr	r1, [pc, #92]	@ (8008594 <HAL_RCC_OscConfig+0x76c>)
 8008538:	4313      	orrs	r3, r2
 800853a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800853c:	4b15      	ldr	r3, [pc, #84]	@ (8008594 <HAL_RCC_OscConfig+0x76c>)
 800853e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008540:	f023 0202 	bic.w	r2, r3, #2
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008548:	4912      	ldr	r1, [pc, #72]	@ (8008594 <HAL_RCC_OscConfig+0x76c>)
 800854a:	4313      	orrs	r3, r2
 800854c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800854e:	4b11      	ldr	r3, [pc, #68]	@ (8008594 <HAL_RCC_OscConfig+0x76c>)
 8008550:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008552:	4a10      	ldr	r2, [pc, #64]	@ (8008594 <HAL_RCC_OscConfig+0x76c>)
 8008554:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008558:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800855a:	4b0e      	ldr	r3, [pc, #56]	@ (8008594 <HAL_RCC_OscConfig+0x76c>)
 800855c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800855e:	4a0d      	ldr	r2, [pc, #52]	@ (8008594 <HAL_RCC_OscConfig+0x76c>)
 8008560:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008564:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8008566:	4b0b      	ldr	r3, [pc, #44]	@ (8008594 <HAL_RCC_OscConfig+0x76c>)
 8008568:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800856a:	4a0a      	ldr	r2, [pc, #40]	@ (8008594 <HAL_RCC_OscConfig+0x76c>)
 800856c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008570:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8008572:	4b08      	ldr	r3, [pc, #32]	@ (8008594 <HAL_RCC_OscConfig+0x76c>)
 8008574:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008576:	4a07      	ldr	r2, [pc, #28]	@ (8008594 <HAL_RCC_OscConfig+0x76c>)
 8008578:	f043 0301 	orr.w	r3, r3, #1
 800857c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800857e:	4b05      	ldr	r3, [pc, #20]	@ (8008594 <HAL_RCC_OscConfig+0x76c>)
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	4a04      	ldr	r2, [pc, #16]	@ (8008594 <HAL_RCC_OscConfig+0x76c>)
 8008584:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008588:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800858a:	f7f8 f91d 	bl	80007c8 <HAL_GetTick>
 800858e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008590:	e011      	b.n	80085b6 <HAL_RCC_OscConfig+0x78e>
 8008592:	bf00      	nop
 8008594:	58024400 	.word	0x58024400
 8008598:	58024800 	.word	0x58024800
 800859c:	fffffc0c 	.word	0xfffffc0c
 80085a0:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80085a4:	f7f8 f910 	bl	80007c8 <HAL_GetTick>
 80085a8:	4602      	mov	r2, r0
 80085aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085ac:	1ad3      	subs	r3, r2, r3
 80085ae:	2b02      	cmp	r3, #2
 80085b0:	d901      	bls.n	80085b6 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80085b2:	2303      	movs	r3, #3
 80085b4:	e08a      	b.n	80086cc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80085b6:	4b47      	ldr	r3, [pc, #284]	@ (80086d4 <HAL_RCC_OscConfig+0x8ac>)
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d0f0      	beq.n	80085a4 <HAL_RCC_OscConfig+0x77c>
 80085c2:	e082      	b.n	80086ca <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80085c4:	4b43      	ldr	r3, [pc, #268]	@ (80086d4 <HAL_RCC_OscConfig+0x8ac>)
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	4a42      	ldr	r2, [pc, #264]	@ (80086d4 <HAL_RCC_OscConfig+0x8ac>)
 80085ca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80085ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085d0:	f7f8 f8fa 	bl	80007c8 <HAL_GetTick>
 80085d4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80085d6:	e008      	b.n	80085ea <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80085d8:	f7f8 f8f6 	bl	80007c8 <HAL_GetTick>
 80085dc:	4602      	mov	r2, r0
 80085de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085e0:	1ad3      	subs	r3, r2, r3
 80085e2:	2b02      	cmp	r3, #2
 80085e4:	d901      	bls.n	80085ea <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80085e6:	2303      	movs	r3, #3
 80085e8:	e070      	b.n	80086cc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80085ea:	4b3a      	ldr	r3, [pc, #232]	@ (80086d4 <HAL_RCC_OscConfig+0x8ac>)
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d1f0      	bne.n	80085d8 <HAL_RCC_OscConfig+0x7b0>
 80085f6:	e068      	b.n	80086ca <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80085f8:	4b36      	ldr	r3, [pc, #216]	@ (80086d4 <HAL_RCC_OscConfig+0x8ac>)
 80085fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085fc:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80085fe:	4b35      	ldr	r3, [pc, #212]	@ (80086d4 <HAL_RCC_OscConfig+0x8ac>)
 8008600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008602:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008608:	2b01      	cmp	r3, #1
 800860a:	d031      	beq.n	8008670 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800860c:	693b      	ldr	r3, [r7, #16]
 800860e:	f003 0203 	and.w	r2, r3, #3
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008616:	429a      	cmp	r2, r3
 8008618:	d12a      	bne.n	8008670 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800861a:	693b      	ldr	r3, [r7, #16]
 800861c:	091b      	lsrs	r3, r3, #4
 800861e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008626:	429a      	cmp	r2, r3
 8008628:	d122      	bne.n	8008670 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008634:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008636:	429a      	cmp	r2, r3
 8008638:	d11a      	bne.n	8008670 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	0a5b      	lsrs	r3, r3, #9
 800863e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008646:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008648:	429a      	cmp	r2, r3
 800864a:	d111      	bne.n	8008670 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	0c1b      	lsrs	r3, r3, #16
 8008650:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008658:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800865a:	429a      	cmp	r2, r3
 800865c:	d108      	bne.n	8008670 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	0e1b      	lsrs	r3, r3, #24
 8008662:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800866a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800866c:	429a      	cmp	r2, r3
 800866e:	d001      	beq.n	8008674 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8008670:	2301      	movs	r3, #1
 8008672:	e02b      	b.n	80086cc <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8008674:	4b17      	ldr	r3, [pc, #92]	@ (80086d4 <HAL_RCC_OscConfig+0x8ac>)
 8008676:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008678:	08db      	lsrs	r3, r3, #3
 800867a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800867e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008684:	693a      	ldr	r2, [r7, #16]
 8008686:	429a      	cmp	r2, r3
 8008688:	d01f      	beq.n	80086ca <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800868a:	4b12      	ldr	r3, [pc, #72]	@ (80086d4 <HAL_RCC_OscConfig+0x8ac>)
 800868c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800868e:	4a11      	ldr	r2, [pc, #68]	@ (80086d4 <HAL_RCC_OscConfig+0x8ac>)
 8008690:	f023 0301 	bic.w	r3, r3, #1
 8008694:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008696:	f7f8 f897 	bl	80007c8 <HAL_GetTick>
 800869a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800869c:	bf00      	nop
 800869e:	f7f8 f893 	bl	80007c8 <HAL_GetTick>
 80086a2:	4602      	mov	r2, r0
 80086a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086a6:	4293      	cmp	r3, r2
 80086a8:	d0f9      	beq.n	800869e <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80086aa:	4b0a      	ldr	r3, [pc, #40]	@ (80086d4 <HAL_RCC_OscConfig+0x8ac>)
 80086ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80086ae:	4b0a      	ldr	r3, [pc, #40]	@ (80086d8 <HAL_RCC_OscConfig+0x8b0>)
 80086b0:	4013      	ands	r3, r2
 80086b2:	687a      	ldr	r2, [r7, #4]
 80086b4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80086b6:	00d2      	lsls	r2, r2, #3
 80086b8:	4906      	ldr	r1, [pc, #24]	@ (80086d4 <HAL_RCC_OscConfig+0x8ac>)
 80086ba:	4313      	orrs	r3, r2
 80086bc:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80086be:	4b05      	ldr	r3, [pc, #20]	@ (80086d4 <HAL_RCC_OscConfig+0x8ac>)
 80086c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086c2:	4a04      	ldr	r2, [pc, #16]	@ (80086d4 <HAL_RCC_OscConfig+0x8ac>)
 80086c4:	f043 0301 	orr.w	r3, r3, #1
 80086c8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80086ca:	2300      	movs	r3, #0
}
 80086cc:	4618      	mov	r0, r3
 80086ce:	3730      	adds	r7, #48	@ 0x30
 80086d0:	46bd      	mov	sp, r7
 80086d2:	bd80      	pop	{r7, pc}
 80086d4:	58024400 	.word	0x58024400
 80086d8:	ffff0007 	.word	0xffff0007

080086dc <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80086dc:	b580      	push	{r7, lr}
 80086de:	b086      	sub	sp, #24
 80086e0:	af00      	add	r7, sp, #0
 80086e2:	6078      	str	r0, [r7, #4]
 80086e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d101      	bne.n	80086f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80086ec:	2301      	movs	r3, #1
 80086ee:	e19c      	b.n	8008a2a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80086f0:	4b8a      	ldr	r3, [pc, #552]	@ (800891c <HAL_RCC_ClockConfig+0x240>)
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	f003 030f 	and.w	r3, r3, #15
 80086f8:	683a      	ldr	r2, [r7, #0]
 80086fa:	429a      	cmp	r2, r3
 80086fc:	d910      	bls.n	8008720 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80086fe:	4b87      	ldr	r3, [pc, #540]	@ (800891c <HAL_RCC_ClockConfig+0x240>)
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	f023 020f 	bic.w	r2, r3, #15
 8008706:	4985      	ldr	r1, [pc, #532]	@ (800891c <HAL_RCC_ClockConfig+0x240>)
 8008708:	683b      	ldr	r3, [r7, #0]
 800870a:	4313      	orrs	r3, r2
 800870c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800870e:	4b83      	ldr	r3, [pc, #524]	@ (800891c <HAL_RCC_ClockConfig+0x240>)
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	f003 030f 	and.w	r3, r3, #15
 8008716:	683a      	ldr	r2, [r7, #0]
 8008718:	429a      	cmp	r2, r3
 800871a:	d001      	beq.n	8008720 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800871c:	2301      	movs	r3, #1
 800871e:	e184      	b.n	8008a2a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	f003 0304 	and.w	r3, r3, #4
 8008728:	2b00      	cmp	r3, #0
 800872a:	d010      	beq.n	800874e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	691a      	ldr	r2, [r3, #16]
 8008730:	4b7b      	ldr	r3, [pc, #492]	@ (8008920 <HAL_RCC_ClockConfig+0x244>)
 8008732:	699b      	ldr	r3, [r3, #24]
 8008734:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008738:	429a      	cmp	r2, r3
 800873a:	d908      	bls.n	800874e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800873c:	4b78      	ldr	r3, [pc, #480]	@ (8008920 <HAL_RCC_ClockConfig+0x244>)
 800873e:	699b      	ldr	r3, [r3, #24]
 8008740:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	691b      	ldr	r3, [r3, #16]
 8008748:	4975      	ldr	r1, [pc, #468]	@ (8008920 <HAL_RCC_ClockConfig+0x244>)
 800874a:	4313      	orrs	r3, r2
 800874c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	f003 0308 	and.w	r3, r3, #8
 8008756:	2b00      	cmp	r3, #0
 8008758:	d010      	beq.n	800877c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	695a      	ldr	r2, [r3, #20]
 800875e:	4b70      	ldr	r3, [pc, #448]	@ (8008920 <HAL_RCC_ClockConfig+0x244>)
 8008760:	69db      	ldr	r3, [r3, #28]
 8008762:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008766:	429a      	cmp	r2, r3
 8008768:	d908      	bls.n	800877c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800876a:	4b6d      	ldr	r3, [pc, #436]	@ (8008920 <HAL_RCC_ClockConfig+0x244>)
 800876c:	69db      	ldr	r3, [r3, #28]
 800876e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	695b      	ldr	r3, [r3, #20]
 8008776:	496a      	ldr	r1, [pc, #424]	@ (8008920 <HAL_RCC_ClockConfig+0x244>)
 8008778:	4313      	orrs	r3, r2
 800877a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	f003 0310 	and.w	r3, r3, #16
 8008784:	2b00      	cmp	r3, #0
 8008786:	d010      	beq.n	80087aa <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	699a      	ldr	r2, [r3, #24]
 800878c:	4b64      	ldr	r3, [pc, #400]	@ (8008920 <HAL_RCC_ClockConfig+0x244>)
 800878e:	69db      	ldr	r3, [r3, #28]
 8008790:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008794:	429a      	cmp	r2, r3
 8008796:	d908      	bls.n	80087aa <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008798:	4b61      	ldr	r3, [pc, #388]	@ (8008920 <HAL_RCC_ClockConfig+0x244>)
 800879a:	69db      	ldr	r3, [r3, #28]
 800879c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	699b      	ldr	r3, [r3, #24]
 80087a4:	495e      	ldr	r1, [pc, #376]	@ (8008920 <HAL_RCC_ClockConfig+0x244>)
 80087a6:	4313      	orrs	r3, r2
 80087a8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	f003 0320 	and.w	r3, r3, #32
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d010      	beq.n	80087d8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	69da      	ldr	r2, [r3, #28]
 80087ba:	4b59      	ldr	r3, [pc, #356]	@ (8008920 <HAL_RCC_ClockConfig+0x244>)
 80087bc:	6a1b      	ldr	r3, [r3, #32]
 80087be:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80087c2:	429a      	cmp	r2, r3
 80087c4:	d908      	bls.n	80087d8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80087c6:	4b56      	ldr	r3, [pc, #344]	@ (8008920 <HAL_RCC_ClockConfig+0x244>)
 80087c8:	6a1b      	ldr	r3, [r3, #32]
 80087ca:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	69db      	ldr	r3, [r3, #28]
 80087d2:	4953      	ldr	r1, [pc, #332]	@ (8008920 <HAL_RCC_ClockConfig+0x244>)
 80087d4:	4313      	orrs	r3, r2
 80087d6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	f003 0302 	and.w	r3, r3, #2
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d010      	beq.n	8008806 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	68da      	ldr	r2, [r3, #12]
 80087e8:	4b4d      	ldr	r3, [pc, #308]	@ (8008920 <HAL_RCC_ClockConfig+0x244>)
 80087ea:	699b      	ldr	r3, [r3, #24]
 80087ec:	f003 030f 	and.w	r3, r3, #15
 80087f0:	429a      	cmp	r2, r3
 80087f2:	d908      	bls.n	8008806 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80087f4:	4b4a      	ldr	r3, [pc, #296]	@ (8008920 <HAL_RCC_ClockConfig+0x244>)
 80087f6:	699b      	ldr	r3, [r3, #24]
 80087f8:	f023 020f 	bic.w	r2, r3, #15
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	68db      	ldr	r3, [r3, #12]
 8008800:	4947      	ldr	r1, [pc, #284]	@ (8008920 <HAL_RCC_ClockConfig+0x244>)
 8008802:	4313      	orrs	r3, r2
 8008804:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	f003 0301 	and.w	r3, r3, #1
 800880e:	2b00      	cmp	r3, #0
 8008810:	d055      	beq.n	80088be <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8008812:	4b43      	ldr	r3, [pc, #268]	@ (8008920 <HAL_RCC_ClockConfig+0x244>)
 8008814:	699b      	ldr	r3, [r3, #24]
 8008816:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	689b      	ldr	r3, [r3, #8]
 800881e:	4940      	ldr	r1, [pc, #256]	@ (8008920 <HAL_RCC_ClockConfig+0x244>)
 8008820:	4313      	orrs	r3, r2
 8008822:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	685b      	ldr	r3, [r3, #4]
 8008828:	2b02      	cmp	r3, #2
 800882a:	d107      	bne.n	800883c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800882c:	4b3c      	ldr	r3, [pc, #240]	@ (8008920 <HAL_RCC_ClockConfig+0x244>)
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008834:	2b00      	cmp	r3, #0
 8008836:	d121      	bne.n	800887c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008838:	2301      	movs	r3, #1
 800883a:	e0f6      	b.n	8008a2a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	685b      	ldr	r3, [r3, #4]
 8008840:	2b03      	cmp	r3, #3
 8008842:	d107      	bne.n	8008854 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008844:	4b36      	ldr	r3, [pc, #216]	@ (8008920 <HAL_RCC_ClockConfig+0x244>)
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800884c:	2b00      	cmp	r3, #0
 800884e:	d115      	bne.n	800887c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008850:	2301      	movs	r3, #1
 8008852:	e0ea      	b.n	8008a2a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	685b      	ldr	r3, [r3, #4]
 8008858:	2b01      	cmp	r3, #1
 800885a:	d107      	bne.n	800886c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800885c:	4b30      	ldr	r3, [pc, #192]	@ (8008920 <HAL_RCC_ClockConfig+0x244>)
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008864:	2b00      	cmp	r3, #0
 8008866:	d109      	bne.n	800887c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008868:	2301      	movs	r3, #1
 800886a:	e0de      	b.n	8008a2a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800886c:	4b2c      	ldr	r3, [pc, #176]	@ (8008920 <HAL_RCC_ClockConfig+0x244>)
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	f003 0304 	and.w	r3, r3, #4
 8008874:	2b00      	cmp	r3, #0
 8008876:	d101      	bne.n	800887c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008878:	2301      	movs	r3, #1
 800887a:	e0d6      	b.n	8008a2a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800887c:	4b28      	ldr	r3, [pc, #160]	@ (8008920 <HAL_RCC_ClockConfig+0x244>)
 800887e:	691b      	ldr	r3, [r3, #16]
 8008880:	f023 0207 	bic.w	r2, r3, #7
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	685b      	ldr	r3, [r3, #4]
 8008888:	4925      	ldr	r1, [pc, #148]	@ (8008920 <HAL_RCC_ClockConfig+0x244>)
 800888a:	4313      	orrs	r3, r2
 800888c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800888e:	f7f7 ff9b 	bl	80007c8 <HAL_GetTick>
 8008892:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008894:	e00a      	b.n	80088ac <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008896:	f7f7 ff97 	bl	80007c8 <HAL_GetTick>
 800889a:	4602      	mov	r2, r0
 800889c:	697b      	ldr	r3, [r7, #20]
 800889e:	1ad3      	subs	r3, r2, r3
 80088a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80088a4:	4293      	cmp	r3, r2
 80088a6:	d901      	bls.n	80088ac <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80088a8:	2303      	movs	r3, #3
 80088aa:	e0be      	b.n	8008a2a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80088ac:	4b1c      	ldr	r3, [pc, #112]	@ (8008920 <HAL_RCC_ClockConfig+0x244>)
 80088ae:	691b      	ldr	r3, [r3, #16]
 80088b0:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	685b      	ldr	r3, [r3, #4]
 80088b8:	00db      	lsls	r3, r3, #3
 80088ba:	429a      	cmp	r2, r3
 80088bc:	d1eb      	bne.n	8008896 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	f003 0302 	and.w	r3, r3, #2
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d010      	beq.n	80088ec <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	68da      	ldr	r2, [r3, #12]
 80088ce:	4b14      	ldr	r3, [pc, #80]	@ (8008920 <HAL_RCC_ClockConfig+0x244>)
 80088d0:	699b      	ldr	r3, [r3, #24]
 80088d2:	f003 030f 	and.w	r3, r3, #15
 80088d6:	429a      	cmp	r2, r3
 80088d8:	d208      	bcs.n	80088ec <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80088da:	4b11      	ldr	r3, [pc, #68]	@ (8008920 <HAL_RCC_ClockConfig+0x244>)
 80088dc:	699b      	ldr	r3, [r3, #24]
 80088de:	f023 020f 	bic.w	r2, r3, #15
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	68db      	ldr	r3, [r3, #12]
 80088e6:	490e      	ldr	r1, [pc, #56]	@ (8008920 <HAL_RCC_ClockConfig+0x244>)
 80088e8:	4313      	orrs	r3, r2
 80088ea:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80088ec:	4b0b      	ldr	r3, [pc, #44]	@ (800891c <HAL_RCC_ClockConfig+0x240>)
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	f003 030f 	and.w	r3, r3, #15
 80088f4:	683a      	ldr	r2, [r7, #0]
 80088f6:	429a      	cmp	r2, r3
 80088f8:	d214      	bcs.n	8008924 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80088fa:	4b08      	ldr	r3, [pc, #32]	@ (800891c <HAL_RCC_ClockConfig+0x240>)
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	f023 020f 	bic.w	r2, r3, #15
 8008902:	4906      	ldr	r1, [pc, #24]	@ (800891c <HAL_RCC_ClockConfig+0x240>)
 8008904:	683b      	ldr	r3, [r7, #0]
 8008906:	4313      	orrs	r3, r2
 8008908:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800890a:	4b04      	ldr	r3, [pc, #16]	@ (800891c <HAL_RCC_ClockConfig+0x240>)
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	f003 030f 	and.w	r3, r3, #15
 8008912:	683a      	ldr	r2, [r7, #0]
 8008914:	429a      	cmp	r2, r3
 8008916:	d005      	beq.n	8008924 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8008918:	2301      	movs	r3, #1
 800891a:	e086      	b.n	8008a2a <HAL_RCC_ClockConfig+0x34e>
 800891c:	52002000 	.word	0x52002000
 8008920:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	f003 0304 	and.w	r3, r3, #4
 800892c:	2b00      	cmp	r3, #0
 800892e:	d010      	beq.n	8008952 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	691a      	ldr	r2, [r3, #16]
 8008934:	4b3f      	ldr	r3, [pc, #252]	@ (8008a34 <HAL_RCC_ClockConfig+0x358>)
 8008936:	699b      	ldr	r3, [r3, #24]
 8008938:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800893c:	429a      	cmp	r2, r3
 800893e:	d208      	bcs.n	8008952 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008940:	4b3c      	ldr	r3, [pc, #240]	@ (8008a34 <HAL_RCC_ClockConfig+0x358>)
 8008942:	699b      	ldr	r3, [r3, #24]
 8008944:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	691b      	ldr	r3, [r3, #16]
 800894c:	4939      	ldr	r1, [pc, #228]	@ (8008a34 <HAL_RCC_ClockConfig+0x358>)
 800894e:	4313      	orrs	r3, r2
 8008950:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	f003 0308 	and.w	r3, r3, #8
 800895a:	2b00      	cmp	r3, #0
 800895c:	d010      	beq.n	8008980 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	695a      	ldr	r2, [r3, #20]
 8008962:	4b34      	ldr	r3, [pc, #208]	@ (8008a34 <HAL_RCC_ClockConfig+0x358>)
 8008964:	69db      	ldr	r3, [r3, #28]
 8008966:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800896a:	429a      	cmp	r2, r3
 800896c:	d208      	bcs.n	8008980 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800896e:	4b31      	ldr	r3, [pc, #196]	@ (8008a34 <HAL_RCC_ClockConfig+0x358>)
 8008970:	69db      	ldr	r3, [r3, #28]
 8008972:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	695b      	ldr	r3, [r3, #20]
 800897a:	492e      	ldr	r1, [pc, #184]	@ (8008a34 <HAL_RCC_ClockConfig+0x358>)
 800897c:	4313      	orrs	r3, r2
 800897e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	f003 0310 	and.w	r3, r3, #16
 8008988:	2b00      	cmp	r3, #0
 800898a:	d010      	beq.n	80089ae <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	699a      	ldr	r2, [r3, #24]
 8008990:	4b28      	ldr	r3, [pc, #160]	@ (8008a34 <HAL_RCC_ClockConfig+0x358>)
 8008992:	69db      	ldr	r3, [r3, #28]
 8008994:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008998:	429a      	cmp	r2, r3
 800899a:	d208      	bcs.n	80089ae <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800899c:	4b25      	ldr	r3, [pc, #148]	@ (8008a34 <HAL_RCC_ClockConfig+0x358>)
 800899e:	69db      	ldr	r3, [r3, #28]
 80089a0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	699b      	ldr	r3, [r3, #24]
 80089a8:	4922      	ldr	r1, [pc, #136]	@ (8008a34 <HAL_RCC_ClockConfig+0x358>)
 80089aa:	4313      	orrs	r3, r2
 80089ac:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	f003 0320 	and.w	r3, r3, #32
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d010      	beq.n	80089dc <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	69da      	ldr	r2, [r3, #28]
 80089be:	4b1d      	ldr	r3, [pc, #116]	@ (8008a34 <HAL_RCC_ClockConfig+0x358>)
 80089c0:	6a1b      	ldr	r3, [r3, #32]
 80089c2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80089c6:	429a      	cmp	r2, r3
 80089c8:	d208      	bcs.n	80089dc <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80089ca:	4b1a      	ldr	r3, [pc, #104]	@ (8008a34 <HAL_RCC_ClockConfig+0x358>)
 80089cc:	6a1b      	ldr	r3, [r3, #32]
 80089ce:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	69db      	ldr	r3, [r3, #28]
 80089d6:	4917      	ldr	r1, [pc, #92]	@ (8008a34 <HAL_RCC_ClockConfig+0x358>)
 80089d8:	4313      	orrs	r3, r2
 80089da:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80089dc:	f000 f834 	bl	8008a48 <HAL_RCC_GetSysClockFreq>
 80089e0:	4602      	mov	r2, r0
 80089e2:	4b14      	ldr	r3, [pc, #80]	@ (8008a34 <HAL_RCC_ClockConfig+0x358>)
 80089e4:	699b      	ldr	r3, [r3, #24]
 80089e6:	0a1b      	lsrs	r3, r3, #8
 80089e8:	f003 030f 	and.w	r3, r3, #15
 80089ec:	4912      	ldr	r1, [pc, #72]	@ (8008a38 <HAL_RCC_ClockConfig+0x35c>)
 80089ee:	5ccb      	ldrb	r3, [r1, r3]
 80089f0:	f003 031f 	and.w	r3, r3, #31
 80089f4:	fa22 f303 	lsr.w	r3, r2, r3
 80089f8:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80089fa:	4b0e      	ldr	r3, [pc, #56]	@ (8008a34 <HAL_RCC_ClockConfig+0x358>)
 80089fc:	699b      	ldr	r3, [r3, #24]
 80089fe:	f003 030f 	and.w	r3, r3, #15
 8008a02:	4a0d      	ldr	r2, [pc, #52]	@ (8008a38 <HAL_RCC_ClockConfig+0x35c>)
 8008a04:	5cd3      	ldrb	r3, [r2, r3]
 8008a06:	f003 031f 	and.w	r3, r3, #31
 8008a0a:	693a      	ldr	r2, [r7, #16]
 8008a0c:	fa22 f303 	lsr.w	r3, r2, r3
 8008a10:	4a0a      	ldr	r2, [pc, #40]	@ (8008a3c <HAL_RCC_ClockConfig+0x360>)
 8008a12:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008a14:	4a0a      	ldr	r2, [pc, #40]	@ (8008a40 <HAL_RCC_ClockConfig+0x364>)
 8008a16:	693b      	ldr	r3, [r7, #16]
 8008a18:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8008a1a:	4b0a      	ldr	r3, [pc, #40]	@ (8008a44 <HAL_RCC_ClockConfig+0x368>)
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	4618      	mov	r0, r3
 8008a20:	f7f7 fe88 	bl	8000734 <HAL_InitTick>
 8008a24:	4603      	mov	r3, r0
 8008a26:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8008a28:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a2a:	4618      	mov	r0, r3
 8008a2c:	3718      	adds	r7, #24
 8008a2e:	46bd      	mov	sp, r7
 8008a30:	bd80      	pop	{r7, pc}
 8008a32:	bf00      	nop
 8008a34:	58024400 	.word	0x58024400
 8008a38:	08017ac0 	.word	0x08017ac0
 8008a3c:	240000cc 	.word	0x240000cc
 8008a40:	240000c8 	.word	0x240000c8
 8008a44:	24000000 	.word	0x24000000

08008a48 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008a48:	b480      	push	{r7}
 8008a4a:	b089      	sub	sp, #36	@ 0x24
 8008a4c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008a4e:	4bb3      	ldr	r3, [pc, #716]	@ (8008d1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008a50:	691b      	ldr	r3, [r3, #16]
 8008a52:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008a56:	2b18      	cmp	r3, #24
 8008a58:	f200 8155 	bhi.w	8008d06 <HAL_RCC_GetSysClockFreq+0x2be>
 8008a5c:	a201      	add	r2, pc, #4	@ (adr r2, 8008a64 <HAL_RCC_GetSysClockFreq+0x1c>)
 8008a5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a62:	bf00      	nop
 8008a64:	08008ac9 	.word	0x08008ac9
 8008a68:	08008d07 	.word	0x08008d07
 8008a6c:	08008d07 	.word	0x08008d07
 8008a70:	08008d07 	.word	0x08008d07
 8008a74:	08008d07 	.word	0x08008d07
 8008a78:	08008d07 	.word	0x08008d07
 8008a7c:	08008d07 	.word	0x08008d07
 8008a80:	08008d07 	.word	0x08008d07
 8008a84:	08008aef 	.word	0x08008aef
 8008a88:	08008d07 	.word	0x08008d07
 8008a8c:	08008d07 	.word	0x08008d07
 8008a90:	08008d07 	.word	0x08008d07
 8008a94:	08008d07 	.word	0x08008d07
 8008a98:	08008d07 	.word	0x08008d07
 8008a9c:	08008d07 	.word	0x08008d07
 8008aa0:	08008d07 	.word	0x08008d07
 8008aa4:	08008af5 	.word	0x08008af5
 8008aa8:	08008d07 	.word	0x08008d07
 8008aac:	08008d07 	.word	0x08008d07
 8008ab0:	08008d07 	.word	0x08008d07
 8008ab4:	08008d07 	.word	0x08008d07
 8008ab8:	08008d07 	.word	0x08008d07
 8008abc:	08008d07 	.word	0x08008d07
 8008ac0:	08008d07 	.word	0x08008d07
 8008ac4:	08008afb 	.word	0x08008afb
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008ac8:	4b94      	ldr	r3, [pc, #592]	@ (8008d1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	f003 0320 	and.w	r3, r3, #32
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d009      	beq.n	8008ae8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008ad4:	4b91      	ldr	r3, [pc, #580]	@ (8008d1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	08db      	lsrs	r3, r3, #3
 8008ada:	f003 0303 	and.w	r3, r3, #3
 8008ade:	4a90      	ldr	r2, [pc, #576]	@ (8008d20 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008ae0:	fa22 f303 	lsr.w	r3, r2, r3
 8008ae4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8008ae6:	e111      	b.n	8008d0c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8008ae8:	4b8d      	ldr	r3, [pc, #564]	@ (8008d20 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008aea:	61bb      	str	r3, [r7, #24]
      break;
 8008aec:	e10e      	b.n	8008d0c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8008aee:	4b8d      	ldr	r3, [pc, #564]	@ (8008d24 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8008af0:	61bb      	str	r3, [r7, #24]
      break;
 8008af2:	e10b      	b.n	8008d0c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8008af4:	4b8c      	ldr	r3, [pc, #560]	@ (8008d28 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8008af6:	61bb      	str	r3, [r7, #24]
      break;
 8008af8:	e108      	b.n	8008d0c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008afa:	4b88      	ldr	r3, [pc, #544]	@ (8008d1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008afc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008afe:	f003 0303 	and.w	r3, r3, #3
 8008b02:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8008b04:	4b85      	ldr	r3, [pc, #532]	@ (8008d1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008b06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b08:	091b      	lsrs	r3, r3, #4
 8008b0a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008b0e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8008b10:	4b82      	ldr	r3, [pc, #520]	@ (8008d1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008b12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b14:	f003 0301 	and.w	r3, r3, #1
 8008b18:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8008b1a:	4b80      	ldr	r3, [pc, #512]	@ (8008d1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008b1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008b1e:	08db      	lsrs	r3, r3, #3
 8008b20:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008b24:	68fa      	ldr	r2, [r7, #12]
 8008b26:	fb02 f303 	mul.w	r3, r2, r3
 8008b2a:	ee07 3a90 	vmov	s15, r3
 8008b2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b32:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8008b36:	693b      	ldr	r3, [r7, #16]
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	f000 80e1 	beq.w	8008d00 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8008b3e:	697b      	ldr	r3, [r7, #20]
 8008b40:	2b02      	cmp	r3, #2
 8008b42:	f000 8083 	beq.w	8008c4c <HAL_RCC_GetSysClockFreq+0x204>
 8008b46:	697b      	ldr	r3, [r7, #20]
 8008b48:	2b02      	cmp	r3, #2
 8008b4a:	f200 80a1 	bhi.w	8008c90 <HAL_RCC_GetSysClockFreq+0x248>
 8008b4e:	697b      	ldr	r3, [r7, #20]
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d003      	beq.n	8008b5c <HAL_RCC_GetSysClockFreq+0x114>
 8008b54:	697b      	ldr	r3, [r7, #20]
 8008b56:	2b01      	cmp	r3, #1
 8008b58:	d056      	beq.n	8008c08 <HAL_RCC_GetSysClockFreq+0x1c0>
 8008b5a:	e099      	b.n	8008c90 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008b5c:	4b6f      	ldr	r3, [pc, #444]	@ (8008d1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	f003 0320 	and.w	r3, r3, #32
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d02d      	beq.n	8008bc4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008b68:	4b6c      	ldr	r3, [pc, #432]	@ (8008d1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	08db      	lsrs	r3, r3, #3
 8008b6e:	f003 0303 	and.w	r3, r3, #3
 8008b72:	4a6b      	ldr	r2, [pc, #428]	@ (8008d20 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008b74:	fa22 f303 	lsr.w	r3, r2, r3
 8008b78:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	ee07 3a90 	vmov	s15, r3
 8008b80:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008b84:	693b      	ldr	r3, [r7, #16]
 8008b86:	ee07 3a90 	vmov	s15, r3
 8008b8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008b92:	4b62      	ldr	r3, [pc, #392]	@ (8008d1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008b9a:	ee07 3a90 	vmov	s15, r3
 8008b9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008ba2:	ed97 6a02 	vldr	s12, [r7, #8]
 8008ba6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8008d2c <HAL_RCC_GetSysClockFreq+0x2e4>
 8008baa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008bae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008bb2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008bb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008bba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008bbe:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8008bc2:	e087      	b.n	8008cd4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008bc4:	693b      	ldr	r3, [r7, #16]
 8008bc6:	ee07 3a90 	vmov	s15, r3
 8008bca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008bce:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8008d30 <HAL_RCC_GetSysClockFreq+0x2e8>
 8008bd2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008bd6:	4b51      	ldr	r3, [pc, #324]	@ (8008d1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008bd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008bda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008bde:	ee07 3a90 	vmov	s15, r3
 8008be2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008be6:	ed97 6a02 	vldr	s12, [r7, #8]
 8008bea:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8008d2c <HAL_RCC_GetSysClockFreq+0x2e4>
 8008bee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008bf2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008bf6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008bfa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008bfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c02:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008c06:	e065      	b.n	8008cd4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008c08:	693b      	ldr	r3, [r7, #16]
 8008c0a:	ee07 3a90 	vmov	s15, r3
 8008c0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c12:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8008d34 <HAL_RCC_GetSysClockFreq+0x2ec>
 8008c16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008c1a:	4b40      	ldr	r3, [pc, #256]	@ (8008d1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c22:	ee07 3a90 	vmov	s15, r3
 8008c26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c2a:	ed97 6a02 	vldr	s12, [r7, #8]
 8008c2e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8008d2c <HAL_RCC_GetSysClockFreq+0x2e4>
 8008c32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008c36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008c3a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008c3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008c42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c46:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008c4a:	e043      	b.n	8008cd4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008c4c:	693b      	ldr	r3, [r7, #16]
 8008c4e:	ee07 3a90 	vmov	s15, r3
 8008c52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c56:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8008d38 <HAL_RCC_GetSysClockFreq+0x2f0>
 8008c5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008c5e:	4b2f      	ldr	r3, [pc, #188]	@ (8008d1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c66:	ee07 3a90 	vmov	s15, r3
 8008c6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c6e:	ed97 6a02 	vldr	s12, [r7, #8]
 8008c72:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8008d2c <HAL_RCC_GetSysClockFreq+0x2e4>
 8008c76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008c7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008c7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008c82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008c86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c8a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008c8e:	e021      	b.n	8008cd4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008c90:	693b      	ldr	r3, [r7, #16]
 8008c92:	ee07 3a90 	vmov	s15, r3
 8008c96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c9a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8008d34 <HAL_RCC_GetSysClockFreq+0x2ec>
 8008c9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008ca2:	4b1e      	ldr	r3, [pc, #120]	@ (8008d1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008ca4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ca6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008caa:	ee07 3a90 	vmov	s15, r3
 8008cae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008cb2:	ed97 6a02 	vldr	s12, [r7, #8]
 8008cb6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8008d2c <HAL_RCC_GetSysClockFreq+0x2e4>
 8008cba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008cbe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008cc2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008cc6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008cca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008cce:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008cd2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8008cd4:	4b11      	ldr	r3, [pc, #68]	@ (8008d1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008cd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008cd8:	0a5b      	lsrs	r3, r3, #9
 8008cda:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008cde:	3301      	adds	r3, #1
 8008ce0:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8008ce2:	683b      	ldr	r3, [r7, #0]
 8008ce4:	ee07 3a90 	vmov	s15, r3
 8008ce8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008cec:	edd7 6a07 	vldr	s13, [r7, #28]
 8008cf0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008cf4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008cf8:	ee17 3a90 	vmov	r3, s15
 8008cfc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8008cfe:	e005      	b.n	8008d0c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8008d00:	2300      	movs	r3, #0
 8008d02:	61bb      	str	r3, [r7, #24]
      break;
 8008d04:	e002      	b.n	8008d0c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8008d06:	4b07      	ldr	r3, [pc, #28]	@ (8008d24 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8008d08:	61bb      	str	r3, [r7, #24]
      break;
 8008d0a:	bf00      	nop
  }

  return sysclockfreq;
 8008d0c:	69bb      	ldr	r3, [r7, #24]
}
 8008d0e:	4618      	mov	r0, r3
 8008d10:	3724      	adds	r7, #36	@ 0x24
 8008d12:	46bd      	mov	sp, r7
 8008d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d18:	4770      	bx	lr
 8008d1a:	bf00      	nop
 8008d1c:	58024400 	.word	0x58024400
 8008d20:	03d09000 	.word	0x03d09000
 8008d24:	003d0900 	.word	0x003d0900
 8008d28:	017d7840 	.word	0x017d7840
 8008d2c:	46000000 	.word	0x46000000
 8008d30:	4c742400 	.word	0x4c742400
 8008d34:	4a742400 	.word	0x4a742400
 8008d38:	4bbebc20 	.word	0x4bbebc20

08008d3c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008d3c:	b580      	push	{r7, lr}
 8008d3e:	b082      	sub	sp, #8
 8008d40:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008d42:	f7ff fe81 	bl	8008a48 <HAL_RCC_GetSysClockFreq>
 8008d46:	4602      	mov	r2, r0
 8008d48:	4b10      	ldr	r3, [pc, #64]	@ (8008d8c <HAL_RCC_GetHCLKFreq+0x50>)
 8008d4a:	699b      	ldr	r3, [r3, #24]
 8008d4c:	0a1b      	lsrs	r3, r3, #8
 8008d4e:	f003 030f 	and.w	r3, r3, #15
 8008d52:	490f      	ldr	r1, [pc, #60]	@ (8008d90 <HAL_RCC_GetHCLKFreq+0x54>)
 8008d54:	5ccb      	ldrb	r3, [r1, r3]
 8008d56:	f003 031f 	and.w	r3, r3, #31
 8008d5a:	fa22 f303 	lsr.w	r3, r2, r3
 8008d5e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008d60:	4b0a      	ldr	r3, [pc, #40]	@ (8008d8c <HAL_RCC_GetHCLKFreq+0x50>)
 8008d62:	699b      	ldr	r3, [r3, #24]
 8008d64:	f003 030f 	and.w	r3, r3, #15
 8008d68:	4a09      	ldr	r2, [pc, #36]	@ (8008d90 <HAL_RCC_GetHCLKFreq+0x54>)
 8008d6a:	5cd3      	ldrb	r3, [r2, r3]
 8008d6c:	f003 031f 	and.w	r3, r3, #31
 8008d70:	687a      	ldr	r2, [r7, #4]
 8008d72:	fa22 f303 	lsr.w	r3, r2, r3
 8008d76:	4a07      	ldr	r2, [pc, #28]	@ (8008d94 <HAL_RCC_GetHCLKFreq+0x58>)
 8008d78:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008d7a:	4a07      	ldr	r2, [pc, #28]	@ (8008d98 <HAL_RCC_GetHCLKFreq+0x5c>)
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8008d80:	4b04      	ldr	r3, [pc, #16]	@ (8008d94 <HAL_RCC_GetHCLKFreq+0x58>)
 8008d82:	681b      	ldr	r3, [r3, #0]
}
 8008d84:	4618      	mov	r0, r3
 8008d86:	3708      	adds	r7, #8
 8008d88:	46bd      	mov	sp, r7
 8008d8a:	bd80      	pop	{r7, pc}
 8008d8c:	58024400 	.word	0x58024400
 8008d90:	08017ac0 	.word	0x08017ac0
 8008d94:	240000cc 	.word	0x240000cc
 8008d98:	240000c8 	.word	0x240000c8

08008d9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008d9c:	b580      	push	{r7, lr}
 8008d9e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8008da0:	f7ff ffcc 	bl	8008d3c <HAL_RCC_GetHCLKFreq>
 8008da4:	4602      	mov	r2, r0
 8008da6:	4b06      	ldr	r3, [pc, #24]	@ (8008dc0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008da8:	69db      	ldr	r3, [r3, #28]
 8008daa:	091b      	lsrs	r3, r3, #4
 8008dac:	f003 0307 	and.w	r3, r3, #7
 8008db0:	4904      	ldr	r1, [pc, #16]	@ (8008dc4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008db2:	5ccb      	ldrb	r3, [r1, r3]
 8008db4:	f003 031f 	and.w	r3, r3, #31
 8008db8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8008dbc:	4618      	mov	r0, r3
 8008dbe:	bd80      	pop	{r7, pc}
 8008dc0:	58024400 	.word	0x58024400
 8008dc4:	08017ac0 	.word	0x08017ac0

08008dc8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008dc8:	b580      	push	{r7, lr}
 8008dca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8008dcc:	f7ff ffb6 	bl	8008d3c <HAL_RCC_GetHCLKFreq>
 8008dd0:	4602      	mov	r2, r0
 8008dd2:	4b06      	ldr	r3, [pc, #24]	@ (8008dec <HAL_RCC_GetPCLK2Freq+0x24>)
 8008dd4:	69db      	ldr	r3, [r3, #28]
 8008dd6:	0a1b      	lsrs	r3, r3, #8
 8008dd8:	f003 0307 	and.w	r3, r3, #7
 8008ddc:	4904      	ldr	r1, [pc, #16]	@ (8008df0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8008dde:	5ccb      	ldrb	r3, [r1, r3]
 8008de0:	f003 031f 	and.w	r3, r3, #31
 8008de4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8008de8:	4618      	mov	r0, r3
 8008dea:	bd80      	pop	{r7, pc}
 8008dec:	58024400 	.word	0x58024400
 8008df0:	08017ac0 	.word	0x08017ac0

08008df4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008df4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008df8:	b0ca      	sub	sp, #296	@ 0x128
 8008dfa:	af00      	add	r7, sp, #0
 8008dfc:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008e00:	2300      	movs	r3, #0
 8008e02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008e06:	2300      	movs	r3, #0
 8008e08:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008e0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e14:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8008e18:	2500      	movs	r5, #0
 8008e1a:	ea54 0305 	orrs.w	r3, r4, r5
 8008e1e:	d049      	beq.n	8008eb4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8008e20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e24:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008e26:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008e2a:	d02f      	beq.n	8008e8c <HAL_RCCEx_PeriphCLKConfig+0x98>
 8008e2c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008e30:	d828      	bhi.n	8008e84 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8008e32:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008e36:	d01a      	beq.n	8008e6e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8008e38:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008e3c:	d822      	bhi.n	8008e84 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d003      	beq.n	8008e4a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8008e42:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008e46:	d007      	beq.n	8008e58 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8008e48:	e01c      	b.n	8008e84 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008e4a:	4bb8      	ldr	r3, [pc, #736]	@ (800912c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008e4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e4e:	4ab7      	ldr	r2, [pc, #732]	@ (800912c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008e50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008e54:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008e56:	e01a      	b.n	8008e8e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008e58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e5c:	3308      	adds	r3, #8
 8008e5e:	2102      	movs	r1, #2
 8008e60:	4618      	mov	r0, r3
 8008e62:	f002 fb61 	bl	800b528 <RCCEx_PLL2_Config>
 8008e66:	4603      	mov	r3, r0
 8008e68:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008e6c:	e00f      	b.n	8008e8e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008e6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e72:	3328      	adds	r3, #40	@ 0x28
 8008e74:	2102      	movs	r1, #2
 8008e76:	4618      	mov	r0, r3
 8008e78:	f002 fc08 	bl	800b68c <RCCEx_PLL3_Config>
 8008e7c:	4603      	mov	r3, r0
 8008e7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008e82:	e004      	b.n	8008e8e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008e84:	2301      	movs	r3, #1
 8008e86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008e8a:	e000      	b.n	8008e8e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8008e8c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008e8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d10a      	bne.n	8008eac <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8008e96:	4ba5      	ldr	r3, [pc, #660]	@ (800912c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008e98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008e9a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8008e9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ea2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008ea4:	4aa1      	ldr	r2, [pc, #644]	@ (800912c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008ea6:	430b      	orrs	r3, r1
 8008ea8:	6513      	str	r3, [r2, #80]	@ 0x50
 8008eaa:	e003      	b.n	8008eb4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008eac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008eb0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008eb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008eb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ebc:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8008ec0:	f04f 0900 	mov.w	r9, #0
 8008ec4:	ea58 0309 	orrs.w	r3, r8, r9
 8008ec8:	d047      	beq.n	8008f5a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8008eca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ece:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008ed0:	2b04      	cmp	r3, #4
 8008ed2:	d82a      	bhi.n	8008f2a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8008ed4:	a201      	add	r2, pc, #4	@ (adr r2, 8008edc <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8008ed6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008eda:	bf00      	nop
 8008edc:	08008ef1 	.word	0x08008ef1
 8008ee0:	08008eff 	.word	0x08008eff
 8008ee4:	08008f15 	.word	0x08008f15
 8008ee8:	08008f33 	.word	0x08008f33
 8008eec:	08008f33 	.word	0x08008f33
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008ef0:	4b8e      	ldr	r3, [pc, #568]	@ (800912c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008ef2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ef4:	4a8d      	ldr	r2, [pc, #564]	@ (800912c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008ef6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008efa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008efc:	e01a      	b.n	8008f34 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008efe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f02:	3308      	adds	r3, #8
 8008f04:	2100      	movs	r1, #0
 8008f06:	4618      	mov	r0, r3
 8008f08:	f002 fb0e 	bl	800b528 <RCCEx_PLL2_Config>
 8008f0c:	4603      	mov	r3, r0
 8008f0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008f12:	e00f      	b.n	8008f34 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008f14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f18:	3328      	adds	r3, #40	@ 0x28
 8008f1a:	2100      	movs	r1, #0
 8008f1c:	4618      	mov	r0, r3
 8008f1e:	f002 fbb5 	bl	800b68c <RCCEx_PLL3_Config>
 8008f22:	4603      	mov	r3, r0
 8008f24:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008f28:	e004      	b.n	8008f34 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008f2a:	2301      	movs	r3, #1
 8008f2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008f30:	e000      	b.n	8008f34 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8008f32:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008f34:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d10a      	bne.n	8008f52 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008f3c:	4b7b      	ldr	r3, [pc, #492]	@ (800912c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008f3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f40:	f023 0107 	bic.w	r1, r3, #7
 8008f44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008f4a:	4a78      	ldr	r2, [pc, #480]	@ (800912c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008f4c:	430b      	orrs	r3, r1
 8008f4e:	6513      	str	r3, [r2, #80]	@ 0x50
 8008f50:	e003      	b.n	8008f5a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008f52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008f56:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8008f5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f62:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8008f66:	f04f 0b00 	mov.w	fp, #0
 8008f6a:	ea5a 030b 	orrs.w	r3, sl, fp
 8008f6e:	d04c      	beq.n	800900a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8008f70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008f76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008f7a:	d030      	beq.n	8008fde <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8008f7c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008f80:	d829      	bhi.n	8008fd6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8008f82:	2bc0      	cmp	r3, #192	@ 0xc0
 8008f84:	d02d      	beq.n	8008fe2 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8008f86:	2bc0      	cmp	r3, #192	@ 0xc0
 8008f88:	d825      	bhi.n	8008fd6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8008f8a:	2b80      	cmp	r3, #128	@ 0x80
 8008f8c:	d018      	beq.n	8008fc0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8008f8e:	2b80      	cmp	r3, #128	@ 0x80
 8008f90:	d821      	bhi.n	8008fd6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d002      	beq.n	8008f9c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8008f96:	2b40      	cmp	r3, #64	@ 0x40
 8008f98:	d007      	beq.n	8008faa <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8008f9a:	e01c      	b.n	8008fd6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008f9c:	4b63      	ldr	r3, [pc, #396]	@ (800912c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008f9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fa0:	4a62      	ldr	r2, [pc, #392]	@ (800912c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008fa2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008fa6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8008fa8:	e01c      	b.n	8008fe4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008faa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008fae:	3308      	adds	r3, #8
 8008fb0:	2100      	movs	r1, #0
 8008fb2:	4618      	mov	r0, r3
 8008fb4:	f002 fab8 	bl	800b528 <RCCEx_PLL2_Config>
 8008fb8:	4603      	mov	r3, r0
 8008fba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8008fbe:	e011      	b.n	8008fe4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008fc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008fc4:	3328      	adds	r3, #40	@ 0x28
 8008fc6:	2100      	movs	r1, #0
 8008fc8:	4618      	mov	r0, r3
 8008fca:	f002 fb5f 	bl	800b68c <RCCEx_PLL3_Config>
 8008fce:	4603      	mov	r3, r0
 8008fd0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8008fd4:	e006      	b.n	8008fe4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008fd6:	2301      	movs	r3, #1
 8008fd8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008fdc:	e002      	b.n	8008fe4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8008fde:	bf00      	nop
 8008fe0:	e000      	b.n	8008fe4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8008fe2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008fe4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d10a      	bne.n	8009002 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8008fec:	4b4f      	ldr	r3, [pc, #316]	@ (800912c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008fee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008ff0:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8008ff4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ff8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008ffa:	4a4c      	ldr	r2, [pc, #304]	@ (800912c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008ffc:	430b      	orrs	r3, r1
 8008ffe:	6513      	str	r3, [r2, #80]	@ 0x50
 8009000:	e003      	b.n	800900a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009002:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009006:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800900a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800900e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009012:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8009016:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800901a:	2300      	movs	r3, #0
 800901c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8009020:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8009024:	460b      	mov	r3, r1
 8009026:	4313      	orrs	r3, r2
 8009028:	d053      	beq.n	80090d2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800902a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800902e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8009032:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009036:	d035      	beq.n	80090a4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8009038:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800903c:	d82e      	bhi.n	800909c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800903e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009042:	d031      	beq.n	80090a8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8009044:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009048:	d828      	bhi.n	800909c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800904a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800904e:	d01a      	beq.n	8009086 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8009050:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009054:	d822      	bhi.n	800909c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8009056:	2b00      	cmp	r3, #0
 8009058:	d003      	beq.n	8009062 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800905a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800905e:	d007      	beq.n	8009070 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8009060:	e01c      	b.n	800909c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009062:	4b32      	ldr	r3, [pc, #200]	@ (800912c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009064:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009066:	4a31      	ldr	r2, [pc, #196]	@ (800912c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009068:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800906c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800906e:	e01c      	b.n	80090aa <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009070:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009074:	3308      	adds	r3, #8
 8009076:	2100      	movs	r1, #0
 8009078:	4618      	mov	r0, r3
 800907a:	f002 fa55 	bl	800b528 <RCCEx_PLL2_Config>
 800907e:	4603      	mov	r3, r0
 8009080:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8009084:	e011      	b.n	80090aa <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009086:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800908a:	3328      	adds	r3, #40	@ 0x28
 800908c:	2100      	movs	r1, #0
 800908e:	4618      	mov	r0, r3
 8009090:	f002 fafc 	bl	800b68c <RCCEx_PLL3_Config>
 8009094:	4603      	mov	r3, r0
 8009096:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800909a:	e006      	b.n	80090aa <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800909c:	2301      	movs	r3, #1
 800909e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80090a2:	e002      	b.n	80090aa <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80090a4:	bf00      	nop
 80090a6:	e000      	b.n	80090aa <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80090a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80090aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d10b      	bne.n	80090ca <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80090b2:	4b1e      	ldr	r3, [pc, #120]	@ (800912c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80090b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80090b6:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80090ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090be:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80090c2:	4a1a      	ldr	r2, [pc, #104]	@ (800912c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80090c4:	430b      	orrs	r3, r1
 80090c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80090c8:	e003      	b.n	80090d2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80090ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80090ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80090d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090da:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80090de:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80090e2:	2300      	movs	r3, #0
 80090e4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80090e8:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80090ec:	460b      	mov	r3, r1
 80090ee:	4313      	orrs	r3, r2
 80090f0:	d056      	beq.n	80091a0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80090f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090f6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80090fa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80090fe:	d038      	beq.n	8009172 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8009100:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009104:	d831      	bhi.n	800916a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009106:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800910a:	d034      	beq.n	8009176 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800910c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009110:	d82b      	bhi.n	800916a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009112:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009116:	d01d      	beq.n	8009154 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8009118:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800911c:	d825      	bhi.n	800916a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800911e:	2b00      	cmp	r3, #0
 8009120:	d006      	beq.n	8009130 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8009122:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009126:	d00a      	beq.n	800913e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8009128:	e01f      	b.n	800916a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800912a:	bf00      	nop
 800912c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009130:	4ba2      	ldr	r3, [pc, #648]	@ (80093bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009132:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009134:	4aa1      	ldr	r2, [pc, #644]	@ (80093bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009136:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800913a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800913c:	e01c      	b.n	8009178 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800913e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009142:	3308      	adds	r3, #8
 8009144:	2100      	movs	r1, #0
 8009146:	4618      	mov	r0, r3
 8009148:	f002 f9ee 	bl	800b528 <RCCEx_PLL2_Config>
 800914c:	4603      	mov	r3, r0
 800914e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8009152:	e011      	b.n	8009178 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009154:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009158:	3328      	adds	r3, #40	@ 0x28
 800915a:	2100      	movs	r1, #0
 800915c:	4618      	mov	r0, r3
 800915e:	f002 fa95 	bl	800b68c <RCCEx_PLL3_Config>
 8009162:	4603      	mov	r3, r0
 8009164:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009168:	e006      	b.n	8009178 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800916a:	2301      	movs	r3, #1
 800916c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009170:	e002      	b.n	8009178 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8009172:	bf00      	nop
 8009174:	e000      	b.n	8009178 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8009176:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009178:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800917c:	2b00      	cmp	r3, #0
 800917e:	d10b      	bne.n	8009198 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8009180:	4b8e      	ldr	r3, [pc, #568]	@ (80093bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009182:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009184:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8009188:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800918c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009190:	4a8a      	ldr	r2, [pc, #552]	@ (80093bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009192:	430b      	orrs	r3, r1
 8009194:	6593      	str	r3, [r2, #88]	@ 0x58
 8009196:	e003      	b.n	80091a0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009198:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800919c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80091a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80091a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091a8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80091ac:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80091b0:	2300      	movs	r3, #0
 80091b2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80091b6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80091ba:	460b      	mov	r3, r1
 80091bc:	4313      	orrs	r3, r2
 80091be:	d03a      	beq.n	8009236 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80091c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80091c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80091c6:	2b30      	cmp	r3, #48	@ 0x30
 80091c8:	d01f      	beq.n	800920a <HAL_RCCEx_PeriphCLKConfig+0x416>
 80091ca:	2b30      	cmp	r3, #48	@ 0x30
 80091cc:	d819      	bhi.n	8009202 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80091ce:	2b20      	cmp	r3, #32
 80091d0:	d00c      	beq.n	80091ec <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80091d2:	2b20      	cmp	r3, #32
 80091d4:	d815      	bhi.n	8009202 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d019      	beq.n	800920e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80091da:	2b10      	cmp	r3, #16
 80091dc:	d111      	bne.n	8009202 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80091de:	4b77      	ldr	r3, [pc, #476]	@ (80093bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80091e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091e2:	4a76      	ldr	r2, [pc, #472]	@ (80093bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80091e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80091e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80091ea:	e011      	b.n	8009210 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80091ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80091f0:	3308      	adds	r3, #8
 80091f2:	2102      	movs	r1, #2
 80091f4:	4618      	mov	r0, r3
 80091f6:	f002 f997 	bl	800b528 <RCCEx_PLL2_Config>
 80091fa:	4603      	mov	r3, r0
 80091fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8009200:	e006      	b.n	8009210 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8009202:	2301      	movs	r3, #1
 8009204:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009208:	e002      	b.n	8009210 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800920a:	bf00      	nop
 800920c:	e000      	b.n	8009210 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800920e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009210:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009214:	2b00      	cmp	r3, #0
 8009216:	d10a      	bne.n	800922e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8009218:	4b68      	ldr	r3, [pc, #416]	@ (80093bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800921a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800921c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8009220:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009224:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009226:	4a65      	ldr	r2, [pc, #404]	@ (80093bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009228:	430b      	orrs	r3, r1
 800922a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800922c:	e003      	b.n	8009236 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800922e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009232:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8009236:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800923a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800923e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8009242:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8009246:	2300      	movs	r3, #0
 8009248:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800924c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8009250:	460b      	mov	r3, r1
 8009252:	4313      	orrs	r3, r2
 8009254:	d051      	beq.n	80092fa <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8009256:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800925a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800925c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009260:	d035      	beq.n	80092ce <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8009262:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009266:	d82e      	bhi.n	80092c6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8009268:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800926c:	d031      	beq.n	80092d2 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800926e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009272:	d828      	bhi.n	80092c6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8009274:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009278:	d01a      	beq.n	80092b0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800927a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800927e:	d822      	bhi.n	80092c6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8009280:	2b00      	cmp	r3, #0
 8009282:	d003      	beq.n	800928c <HAL_RCCEx_PeriphCLKConfig+0x498>
 8009284:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009288:	d007      	beq.n	800929a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800928a:	e01c      	b.n	80092c6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800928c:	4b4b      	ldr	r3, [pc, #300]	@ (80093bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800928e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009290:	4a4a      	ldr	r2, [pc, #296]	@ (80093bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009292:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009296:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009298:	e01c      	b.n	80092d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800929a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800929e:	3308      	adds	r3, #8
 80092a0:	2100      	movs	r1, #0
 80092a2:	4618      	mov	r0, r3
 80092a4:	f002 f940 	bl	800b528 <RCCEx_PLL2_Config>
 80092a8:	4603      	mov	r3, r0
 80092aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80092ae:	e011      	b.n	80092d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80092b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092b4:	3328      	adds	r3, #40	@ 0x28
 80092b6:	2100      	movs	r1, #0
 80092b8:	4618      	mov	r0, r3
 80092ba:	f002 f9e7 	bl	800b68c <RCCEx_PLL3_Config>
 80092be:	4603      	mov	r3, r0
 80092c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80092c4:	e006      	b.n	80092d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80092c6:	2301      	movs	r3, #1
 80092c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80092cc:	e002      	b.n	80092d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80092ce:	bf00      	nop
 80092d0:	e000      	b.n	80092d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80092d2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80092d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d10a      	bne.n	80092f2 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80092dc:	4b37      	ldr	r3, [pc, #220]	@ (80093bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80092de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80092e0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80092e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80092ea:	4a34      	ldr	r2, [pc, #208]	@ (80093bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80092ec:	430b      	orrs	r3, r1
 80092ee:	6513      	str	r3, [r2, #80]	@ 0x50
 80092f0:	e003      	b.n	80092fa <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80092f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80092f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80092fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009302:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8009306:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800930a:	2300      	movs	r3, #0
 800930c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8009310:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8009314:	460b      	mov	r3, r1
 8009316:	4313      	orrs	r3, r2
 8009318:	d056      	beq.n	80093c8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800931a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800931e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009320:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009324:	d033      	beq.n	800938e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8009326:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800932a:	d82c      	bhi.n	8009386 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800932c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009330:	d02f      	beq.n	8009392 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8009332:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009336:	d826      	bhi.n	8009386 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009338:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800933c:	d02b      	beq.n	8009396 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800933e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009342:	d820      	bhi.n	8009386 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009344:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009348:	d012      	beq.n	8009370 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800934a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800934e:	d81a      	bhi.n	8009386 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009350:	2b00      	cmp	r3, #0
 8009352:	d022      	beq.n	800939a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8009354:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009358:	d115      	bne.n	8009386 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800935a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800935e:	3308      	adds	r3, #8
 8009360:	2101      	movs	r1, #1
 8009362:	4618      	mov	r0, r3
 8009364:	f002 f8e0 	bl	800b528 <RCCEx_PLL2_Config>
 8009368:	4603      	mov	r3, r0
 800936a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800936e:	e015      	b.n	800939c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009370:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009374:	3328      	adds	r3, #40	@ 0x28
 8009376:	2101      	movs	r1, #1
 8009378:	4618      	mov	r0, r3
 800937a:	f002 f987 	bl	800b68c <RCCEx_PLL3_Config>
 800937e:	4603      	mov	r3, r0
 8009380:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8009384:	e00a      	b.n	800939c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009386:	2301      	movs	r3, #1
 8009388:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800938c:	e006      	b.n	800939c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800938e:	bf00      	nop
 8009390:	e004      	b.n	800939c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8009392:	bf00      	nop
 8009394:	e002      	b.n	800939c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8009396:	bf00      	nop
 8009398:	e000      	b.n	800939c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800939a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800939c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d10d      	bne.n	80093c0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80093a4:	4b05      	ldr	r3, [pc, #20]	@ (80093bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80093a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80093a8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80093ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093b0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80093b2:	4a02      	ldr	r2, [pc, #8]	@ (80093bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80093b4:	430b      	orrs	r3, r1
 80093b6:	6513      	str	r3, [r2, #80]	@ 0x50
 80093b8:	e006      	b.n	80093c8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80093ba:	bf00      	nop
 80093bc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80093c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80093c4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80093c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093d0:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80093d4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80093d8:	2300      	movs	r3, #0
 80093da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80093de:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80093e2:	460b      	mov	r3, r1
 80093e4:	4313      	orrs	r3, r2
 80093e6:	d055      	beq.n	8009494 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80093e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093ec:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80093f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80093f4:	d033      	beq.n	800945e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80093f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80093fa:	d82c      	bhi.n	8009456 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80093fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009400:	d02f      	beq.n	8009462 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8009402:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009406:	d826      	bhi.n	8009456 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009408:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800940c:	d02b      	beq.n	8009466 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800940e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009412:	d820      	bhi.n	8009456 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009414:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009418:	d012      	beq.n	8009440 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800941a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800941e:	d81a      	bhi.n	8009456 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009420:	2b00      	cmp	r3, #0
 8009422:	d022      	beq.n	800946a <HAL_RCCEx_PeriphCLKConfig+0x676>
 8009424:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009428:	d115      	bne.n	8009456 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800942a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800942e:	3308      	adds	r3, #8
 8009430:	2101      	movs	r1, #1
 8009432:	4618      	mov	r0, r3
 8009434:	f002 f878 	bl	800b528 <RCCEx_PLL2_Config>
 8009438:	4603      	mov	r3, r0
 800943a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800943e:	e015      	b.n	800946c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009440:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009444:	3328      	adds	r3, #40	@ 0x28
 8009446:	2101      	movs	r1, #1
 8009448:	4618      	mov	r0, r3
 800944a:	f002 f91f 	bl	800b68c <RCCEx_PLL3_Config>
 800944e:	4603      	mov	r3, r0
 8009450:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8009454:	e00a      	b.n	800946c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8009456:	2301      	movs	r3, #1
 8009458:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800945c:	e006      	b.n	800946c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800945e:	bf00      	nop
 8009460:	e004      	b.n	800946c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8009462:	bf00      	nop
 8009464:	e002      	b.n	800946c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8009466:	bf00      	nop
 8009468:	e000      	b.n	800946c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800946a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800946c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009470:	2b00      	cmp	r3, #0
 8009472:	d10b      	bne.n	800948c <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8009474:	4ba3      	ldr	r3, [pc, #652]	@ (8009704 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009476:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009478:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800947c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009480:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009484:	4a9f      	ldr	r2, [pc, #636]	@ (8009704 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009486:	430b      	orrs	r3, r1
 8009488:	6593      	str	r3, [r2, #88]	@ 0x58
 800948a:	e003      	b.n	8009494 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800948c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009490:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009494:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800949c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80094a0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80094a4:	2300      	movs	r3, #0
 80094a6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80094aa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80094ae:	460b      	mov	r3, r1
 80094b0:	4313      	orrs	r3, r2
 80094b2:	d037      	beq.n	8009524 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80094b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80094ba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80094be:	d00e      	beq.n	80094de <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80094c0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80094c4:	d816      	bhi.n	80094f4 <HAL_RCCEx_PeriphCLKConfig+0x700>
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d018      	beq.n	80094fc <HAL_RCCEx_PeriphCLKConfig+0x708>
 80094ca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80094ce:	d111      	bne.n	80094f4 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80094d0:	4b8c      	ldr	r3, [pc, #560]	@ (8009704 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80094d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094d4:	4a8b      	ldr	r2, [pc, #556]	@ (8009704 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80094d6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80094da:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80094dc:	e00f      	b.n	80094fe <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80094de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094e2:	3308      	adds	r3, #8
 80094e4:	2101      	movs	r1, #1
 80094e6:	4618      	mov	r0, r3
 80094e8:	f002 f81e 	bl	800b528 <RCCEx_PLL2_Config>
 80094ec:	4603      	mov	r3, r0
 80094ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80094f2:	e004      	b.n	80094fe <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80094f4:	2301      	movs	r3, #1
 80094f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80094fa:	e000      	b.n	80094fe <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80094fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80094fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009502:	2b00      	cmp	r3, #0
 8009504:	d10a      	bne.n	800951c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009506:	4b7f      	ldr	r3, [pc, #508]	@ (8009704 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009508:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800950a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800950e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009512:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009514:	4a7b      	ldr	r2, [pc, #492]	@ (8009704 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009516:	430b      	orrs	r3, r1
 8009518:	6513      	str	r3, [r2, #80]	@ 0x50
 800951a:	e003      	b.n	8009524 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800951c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009520:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8009524:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800952c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8009530:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009534:	2300      	movs	r3, #0
 8009536:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800953a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800953e:	460b      	mov	r3, r1
 8009540:	4313      	orrs	r3, r2
 8009542:	d039      	beq.n	80095b8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8009544:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009548:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800954a:	2b03      	cmp	r3, #3
 800954c:	d81c      	bhi.n	8009588 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800954e:	a201      	add	r2, pc, #4	@ (adr r2, 8009554 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8009550:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009554:	08009591 	.word	0x08009591
 8009558:	08009565 	.word	0x08009565
 800955c:	08009573 	.word	0x08009573
 8009560:	08009591 	.word	0x08009591
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009564:	4b67      	ldr	r3, [pc, #412]	@ (8009704 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009566:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009568:	4a66      	ldr	r2, [pc, #408]	@ (8009704 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800956a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800956e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8009570:	e00f      	b.n	8009592 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009572:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009576:	3308      	adds	r3, #8
 8009578:	2102      	movs	r1, #2
 800957a:	4618      	mov	r0, r3
 800957c:	f001 ffd4 	bl	800b528 <RCCEx_PLL2_Config>
 8009580:	4603      	mov	r3, r0
 8009582:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8009586:	e004      	b.n	8009592 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8009588:	2301      	movs	r3, #1
 800958a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800958e:	e000      	b.n	8009592 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8009590:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009592:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009596:	2b00      	cmp	r3, #0
 8009598:	d10a      	bne.n	80095b0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800959a:	4b5a      	ldr	r3, [pc, #360]	@ (8009704 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800959c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800959e:	f023 0103 	bic.w	r1, r3, #3
 80095a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80095a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80095a8:	4a56      	ldr	r2, [pc, #344]	@ (8009704 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80095aa:	430b      	orrs	r3, r1
 80095ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80095ae:	e003      	b.n	80095b8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80095b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80095b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80095b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80095bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095c0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80095c4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80095c8:	2300      	movs	r3, #0
 80095ca:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80095ce:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80095d2:	460b      	mov	r3, r1
 80095d4:	4313      	orrs	r3, r2
 80095d6:	f000 809f 	beq.w	8009718 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80095da:	4b4b      	ldr	r3, [pc, #300]	@ (8009708 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	4a4a      	ldr	r2, [pc, #296]	@ (8009708 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80095e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80095e4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80095e6:	f7f7 f8ef 	bl	80007c8 <HAL_GetTick>
 80095ea:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80095ee:	e00b      	b.n	8009608 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80095f0:	f7f7 f8ea 	bl	80007c8 <HAL_GetTick>
 80095f4:	4602      	mov	r2, r0
 80095f6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80095fa:	1ad3      	subs	r3, r2, r3
 80095fc:	2b64      	cmp	r3, #100	@ 0x64
 80095fe:	d903      	bls.n	8009608 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8009600:	2303      	movs	r3, #3
 8009602:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009606:	e005      	b.n	8009614 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009608:	4b3f      	ldr	r3, [pc, #252]	@ (8009708 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009610:	2b00      	cmp	r3, #0
 8009612:	d0ed      	beq.n	80095f0 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8009614:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009618:	2b00      	cmp	r3, #0
 800961a:	d179      	bne.n	8009710 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800961c:	4b39      	ldr	r3, [pc, #228]	@ (8009704 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800961e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009620:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009624:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009628:	4053      	eors	r3, r2
 800962a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800962e:	2b00      	cmp	r3, #0
 8009630:	d015      	beq.n	800965e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009632:	4b34      	ldr	r3, [pc, #208]	@ (8009704 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009634:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009636:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800963a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800963e:	4b31      	ldr	r3, [pc, #196]	@ (8009704 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009640:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009642:	4a30      	ldr	r2, [pc, #192]	@ (8009704 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009644:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009648:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800964a:	4b2e      	ldr	r3, [pc, #184]	@ (8009704 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800964c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800964e:	4a2d      	ldr	r2, [pc, #180]	@ (8009704 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009650:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009654:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8009656:	4a2b      	ldr	r2, [pc, #172]	@ (8009704 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009658:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800965c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800965e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009662:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009666:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800966a:	d118      	bne.n	800969e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800966c:	f7f7 f8ac 	bl	80007c8 <HAL_GetTick>
 8009670:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009674:	e00d      	b.n	8009692 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009676:	f7f7 f8a7 	bl	80007c8 <HAL_GetTick>
 800967a:	4602      	mov	r2, r0
 800967c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8009680:	1ad2      	subs	r2, r2, r3
 8009682:	f241 3388 	movw	r3, #5000	@ 0x1388
 8009686:	429a      	cmp	r2, r3
 8009688:	d903      	bls.n	8009692 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800968a:	2303      	movs	r3, #3
 800968c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8009690:	e005      	b.n	800969e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009692:	4b1c      	ldr	r3, [pc, #112]	@ (8009704 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009694:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009696:	f003 0302 	and.w	r3, r3, #2
 800969a:	2b00      	cmp	r3, #0
 800969c:	d0eb      	beq.n	8009676 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800969e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d129      	bne.n	80096fa <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80096a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80096aa:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80096ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80096b2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80096b6:	d10e      	bne.n	80096d6 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80096b8:	4b12      	ldr	r3, [pc, #72]	@ (8009704 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80096ba:	691b      	ldr	r3, [r3, #16]
 80096bc:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80096c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80096c4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80096c8:	091a      	lsrs	r2, r3, #4
 80096ca:	4b10      	ldr	r3, [pc, #64]	@ (800970c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80096cc:	4013      	ands	r3, r2
 80096ce:	4a0d      	ldr	r2, [pc, #52]	@ (8009704 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80096d0:	430b      	orrs	r3, r1
 80096d2:	6113      	str	r3, [r2, #16]
 80096d4:	e005      	b.n	80096e2 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80096d6:	4b0b      	ldr	r3, [pc, #44]	@ (8009704 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80096d8:	691b      	ldr	r3, [r3, #16]
 80096da:	4a0a      	ldr	r2, [pc, #40]	@ (8009704 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80096dc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80096e0:	6113      	str	r3, [r2, #16]
 80096e2:	4b08      	ldr	r3, [pc, #32]	@ (8009704 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80096e4:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80096e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80096ea:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80096ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80096f2:	4a04      	ldr	r2, [pc, #16]	@ (8009704 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80096f4:	430b      	orrs	r3, r1
 80096f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80096f8:	e00e      	b.n	8009718 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80096fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80096fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8009702:	e009      	b.n	8009718 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8009704:	58024400 	.word	0x58024400
 8009708:	58024800 	.word	0x58024800
 800970c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009710:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009714:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8009718:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800971c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009720:	f002 0301 	and.w	r3, r2, #1
 8009724:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009728:	2300      	movs	r3, #0
 800972a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800972e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009732:	460b      	mov	r3, r1
 8009734:	4313      	orrs	r3, r2
 8009736:	f000 8089 	beq.w	800984c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800973a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800973e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009740:	2b28      	cmp	r3, #40	@ 0x28
 8009742:	d86b      	bhi.n	800981c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8009744:	a201      	add	r2, pc, #4	@ (adr r2, 800974c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8009746:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800974a:	bf00      	nop
 800974c:	08009825 	.word	0x08009825
 8009750:	0800981d 	.word	0x0800981d
 8009754:	0800981d 	.word	0x0800981d
 8009758:	0800981d 	.word	0x0800981d
 800975c:	0800981d 	.word	0x0800981d
 8009760:	0800981d 	.word	0x0800981d
 8009764:	0800981d 	.word	0x0800981d
 8009768:	0800981d 	.word	0x0800981d
 800976c:	080097f1 	.word	0x080097f1
 8009770:	0800981d 	.word	0x0800981d
 8009774:	0800981d 	.word	0x0800981d
 8009778:	0800981d 	.word	0x0800981d
 800977c:	0800981d 	.word	0x0800981d
 8009780:	0800981d 	.word	0x0800981d
 8009784:	0800981d 	.word	0x0800981d
 8009788:	0800981d 	.word	0x0800981d
 800978c:	08009807 	.word	0x08009807
 8009790:	0800981d 	.word	0x0800981d
 8009794:	0800981d 	.word	0x0800981d
 8009798:	0800981d 	.word	0x0800981d
 800979c:	0800981d 	.word	0x0800981d
 80097a0:	0800981d 	.word	0x0800981d
 80097a4:	0800981d 	.word	0x0800981d
 80097a8:	0800981d 	.word	0x0800981d
 80097ac:	08009825 	.word	0x08009825
 80097b0:	0800981d 	.word	0x0800981d
 80097b4:	0800981d 	.word	0x0800981d
 80097b8:	0800981d 	.word	0x0800981d
 80097bc:	0800981d 	.word	0x0800981d
 80097c0:	0800981d 	.word	0x0800981d
 80097c4:	0800981d 	.word	0x0800981d
 80097c8:	0800981d 	.word	0x0800981d
 80097cc:	08009825 	.word	0x08009825
 80097d0:	0800981d 	.word	0x0800981d
 80097d4:	0800981d 	.word	0x0800981d
 80097d8:	0800981d 	.word	0x0800981d
 80097dc:	0800981d 	.word	0x0800981d
 80097e0:	0800981d 	.word	0x0800981d
 80097e4:	0800981d 	.word	0x0800981d
 80097e8:	0800981d 	.word	0x0800981d
 80097ec:	08009825 	.word	0x08009825
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80097f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80097f4:	3308      	adds	r3, #8
 80097f6:	2101      	movs	r1, #1
 80097f8:	4618      	mov	r0, r3
 80097fa:	f001 fe95 	bl	800b528 <RCCEx_PLL2_Config>
 80097fe:	4603      	mov	r3, r0
 8009800:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8009804:	e00f      	b.n	8009826 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009806:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800980a:	3328      	adds	r3, #40	@ 0x28
 800980c:	2101      	movs	r1, #1
 800980e:	4618      	mov	r0, r3
 8009810:	f001 ff3c 	bl	800b68c <RCCEx_PLL3_Config>
 8009814:	4603      	mov	r3, r0
 8009816:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800981a:	e004      	b.n	8009826 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800981c:	2301      	movs	r3, #1
 800981e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009822:	e000      	b.n	8009826 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8009824:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009826:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800982a:	2b00      	cmp	r3, #0
 800982c:	d10a      	bne.n	8009844 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800982e:	4bbf      	ldr	r3, [pc, #764]	@ (8009b2c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009830:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009832:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8009836:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800983a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800983c:	4abb      	ldr	r2, [pc, #748]	@ (8009b2c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800983e:	430b      	orrs	r3, r1
 8009840:	6553      	str	r3, [r2, #84]	@ 0x54
 8009842:	e003      	b.n	800984c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009844:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009848:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800984c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009854:	f002 0302 	and.w	r3, r2, #2
 8009858:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800985c:	2300      	movs	r3, #0
 800985e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8009862:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8009866:	460b      	mov	r3, r1
 8009868:	4313      	orrs	r3, r2
 800986a:	d041      	beq.n	80098f0 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800986c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009870:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009872:	2b05      	cmp	r3, #5
 8009874:	d824      	bhi.n	80098c0 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8009876:	a201      	add	r2, pc, #4	@ (adr r2, 800987c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8009878:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800987c:	080098c9 	.word	0x080098c9
 8009880:	08009895 	.word	0x08009895
 8009884:	080098ab 	.word	0x080098ab
 8009888:	080098c9 	.word	0x080098c9
 800988c:	080098c9 	.word	0x080098c9
 8009890:	080098c9 	.word	0x080098c9
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009894:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009898:	3308      	adds	r3, #8
 800989a:	2101      	movs	r1, #1
 800989c:	4618      	mov	r0, r3
 800989e:	f001 fe43 	bl	800b528 <RCCEx_PLL2_Config>
 80098a2:	4603      	mov	r3, r0
 80098a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80098a8:	e00f      	b.n	80098ca <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80098aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80098ae:	3328      	adds	r3, #40	@ 0x28
 80098b0:	2101      	movs	r1, #1
 80098b2:	4618      	mov	r0, r3
 80098b4:	f001 feea 	bl	800b68c <RCCEx_PLL3_Config>
 80098b8:	4603      	mov	r3, r0
 80098ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80098be:	e004      	b.n	80098ca <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80098c0:	2301      	movs	r3, #1
 80098c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80098c6:	e000      	b.n	80098ca <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80098c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80098ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d10a      	bne.n	80098e8 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80098d2:	4b96      	ldr	r3, [pc, #600]	@ (8009b2c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80098d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80098d6:	f023 0107 	bic.w	r1, r3, #7
 80098da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80098de:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80098e0:	4a92      	ldr	r2, [pc, #584]	@ (8009b2c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80098e2:	430b      	orrs	r3, r1
 80098e4:	6553      	str	r3, [r2, #84]	@ 0x54
 80098e6:	e003      	b.n	80098f0 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80098e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80098ec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80098f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80098f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098f8:	f002 0304 	and.w	r3, r2, #4
 80098fc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009900:	2300      	movs	r3, #0
 8009902:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009906:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800990a:	460b      	mov	r3, r1
 800990c:	4313      	orrs	r3, r2
 800990e:	d044      	beq.n	800999a <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8009910:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009914:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009918:	2b05      	cmp	r3, #5
 800991a:	d825      	bhi.n	8009968 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800991c:	a201      	add	r2, pc, #4	@ (adr r2, 8009924 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800991e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009922:	bf00      	nop
 8009924:	08009971 	.word	0x08009971
 8009928:	0800993d 	.word	0x0800993d
 800992c:	08009953 	.word	0x08009953
 8009930:	08009971 	.word	0x08009971
 8009934:	08009971 	.word	0x08009971
 8009938:	08009971 	.word	0x08009971
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800993c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009940:	3308      	adds	r3, #8
 8009942:	2101      	movs	r1, #1
 8009944:	4618      	mov	r0, r3
 8009946:	f001 fdef 	bl	800b528 <RCCEx_PLL2_Config>
 800994a:	4603      	mov	r3, r0
 800994c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8009950:	e00f      	b.n	8009972 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009952:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009956:	3328      	adds	r3, #40	@ 0x28
 8009958:	2101      	movs	r1, #1
 800995a:	4618      	mov	r0, r3
 800995c:	f001 fe96 	bl	800b68c <RCCEx_PLL3_Config>
 8009960:	4603      	mov	r3, r0
 8009962:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8009966:	e004      	b.n	8009972 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009968:	2301      	movs	r3, #1
 800996a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800996e:	e000      	b.n	8009972 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8009970:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009972:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009976:	2b00      	cmp	r3, #0
 8009978:	d10b      	bne.n	8009992 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800997a:	4b6c      	ldr	r3, [pc, #432]	@ (8009b2c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800997c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800997e:	f023 0107 	bic.w	r1, r3, #7
 8009982:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009986:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800998a:	4a68      	ldr	r2, [pc, #416]	@ (8009b2c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800998c:	430b      	orrs	r3, r1
 800998e:	6593      	str	r3, [r2, #88]	@ 0x58
 8009990:	e003      	b.n	800999a <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009992:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009996:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800999a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800999e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099a2:	f002 0320 	and.w	r3, r2, #32
 80099a6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80099aa:	2300      	movs	r3, #0
 80099ac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80099b0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80099b4:	460b      	mov	r3, r1
 80099b6:	4313      	orrs	r3, r2
 80099b8:	d055      	beq.n	8009a66 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80099ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80099be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80099c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80099c6:	d033      	beq.n	8009a30 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 80099c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80099cc:	d82c      	bhi.n	8009a28 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80099ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80099d2:	d02f      	beq.n	8009a34 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 80099d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80099d8:	d826      	bhi.n	8009a28 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80099da:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80099de:	d02b      	beq.n	8009a38 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 80099e0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80099e4:	d820      	bhi.n	8009a28 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80099e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80099ea:	d012      	beq.n	8009a12 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80099ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80099f0:	d81a      	bhi.n	8009a28 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d022      	beq.n	8009a3c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80099f6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80099fa:	d115      	bne.n	8009a28 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80099fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a00:	3308      	adds	r3, #8
 8009a02:	2100      	movs	r1, #0
 8009a04:	4618      	mov	r0, r3
 8009a06:	f001 fd8f 	bl	800b528 <RCCEx_PLL2_Config>
 8009a0a:	4603      	mov	r3, r0
 8009a0c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8009a10:	e015      	b.n	8009a3e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009a12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a16:	3328      	adds	r3, #40	@ 0x28
 8009a18:	2102      	movs	r1, #2
 8009a1a:	4618      	mov	r0, r3
 8009a1c:	f001 fe36 	bl	800b68c <RCCEx_PLL3_Config>
 8009a20:	4603      	mov	r3, r0
 8009a22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8009a26:	e00a      	b.n	8009a3e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009a28:	2301      	movs	r3, #1
 8009a2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009a2e:	e006      	b.n	8009a3e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009a30:	bf00      	nop
 8009a32:	e004      	b.n	8009a3e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009a34:	bf00      	nop
 8009a36:	e002      	b.n	8009a3e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009a38:	bf00      	nop
 8009a3a:	e000      	b.n	8009a3e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009a3c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009a3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d10b      	bne.n	8009a5e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009a46:	4b39      	ldr	r3, [pc, #228]	@ (8009b2c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009a48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009a4a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8009a4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a56:	4a35      	ldr	r2, [pc, #212]	@ (8009b2c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009a58:	430b      	orrs	r3, r1
 8009a5a:	6553      	str	r3, [r2, #84]	@ 0x54
 8009a5c:	e003      	b.n	8009a66 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009a62:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8009a66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a6e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8009a72:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009a76:	2300      	movs	r3, #0
 8009a78:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8009a7c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8009a80:	460b      	mov	r3, r1
 8009a82:	4313      	orrs	r3, r2
 8009a84:	d058      	beq.n	8009b38 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8009a86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a8a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009a8e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8009a92:	d033      	beq.n	8009afc <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8009a94:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8009a98:	d82c      	bhi.n	8009af4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009a9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009a9e:	d02f      	beq.n	8009b00 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8009aa0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009aa4:	d826      	bhi.n	8009af4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009aa6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009aaa:	d02b      	beq.n	8009b04 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8009aac:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009ab0:	d820      	bhi.n	8009af4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009ab2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009ab6:	d012      	beq.n	8009ade <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8009ab8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009abc:	d81a      	bhi.n	8009af4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d022      	beq.n	8009b08 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8009ac2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009ac6:	d115      	bne.n	8009af4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009ac8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009acc:	3308      	adds	r3, #8
 8009ace:	2100      	movs	r1, #0
 8009ad0:	4618      	mov	r0, r3
 8009ad2:	f001 fd29 	bl	800b528 <RCCEx_PLL2_Config>
 8009ad6:	4603      	mov	r3, r0
 8009ad8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8009adc:	e015      	b.n	8009b0a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009ade:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ae2:	3328      	adds	r3, #40	@ 0x28
 8009ae4:	2102      	movs	r1, #2
 8009ae6:	4618      	mov	r0, r3
 8009ae8:	f001 fdd0 	bl	800b68c <RCCEx_PLL3_Config>
 8009aec:	4603      	mov	r3, r0
 8009aee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8009af2:	e00a      	b.n	8009b0a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009af4:	2301      	movs	r3, #1
 8009af6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009afa:	e006      	b.n	8009b0a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009afc:	bf00      	nop
 8009afe:	e004      	b.n	8009b0a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009b00:	bf00      	nop
 8009b02:	e002      	b.n	8009b0a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009b04:	bf00      	nop
 8009b06:	e000      	b.n	8009b0a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009b08:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009b0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d10e      	bne.n	8009b30 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8009b12:	4b06      	ldr	r3, [pc, #24]	@ (8009b2c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009b14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b16:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8009b1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b1e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009b22:	4a02      	ldr	r2, [pc, #8]	@ (8009b2c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009b24:	430b      	orrs	r3, r1
 8009b26:	6593      	str	r3, [r2, #88]	@ 0x58
 8009b28:	e006      	b.n	8009b38 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8009b2a:	bf00      	nop
 8009b2c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009b30:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009b34:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8009b38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b40:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8009b44:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009b48:	2300      	movs	r3, #0
 8009b4a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009b4e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8009b52:	460b      	mov	r3, r1
 8009b54:	4313      	orrs	r3, r2
 8009b56:	d055      	beq.n	8009c04 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8009b58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b5c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009b60:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8009b64:	d033      	beq.n	8009bce <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8009b66:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8009b6a:	d82c      	bhi.n	8009bc6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009b6c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009b70:	d02f      	beq.n	8009bd2 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8009b72:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009b76:	d826      	bhi.n	8009bc6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009b78:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8009b7c:	d02b      	beq.n	8009bd6 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8009b7e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8009b82:	d820      	bhi.n	8009bc6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009b84:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009b88:	d012      	beq.n	8009bb0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8009b8a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009b8e:	d81a      	bhi.n	8009bc6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d022      	beq.n	8009bda <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8009b94:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009b98:	d115      	bne.n	8009bc6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009b9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b9e:	3308      	adds	r3, #8
 8009ba0:	2100      	movs	r1, #0
 8009ba2:	4618      	mov	r0, r3
 8009ba4:	f001 fcc0 	bl	800b528 <RCCEx_PLL2_Config>
 8009ba8:	4603      	mov	r3, r0
 8009baa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8009bae:	e015      	b.n	8009bdc <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009bb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009bb4:	3328      	adds	r3, #40	@ 0x28
 8009bb6:	2102      	movs	r1, #2
 8009bb8:	4618      	mov	r0, r3
 8009bba:	f001 fd67 	bl	800b68c <RCCEx_PLL3_Config>
 8009bbe:	4603      	mov	r3, r0
 8009bc0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8009bc4:	e00a      	b.n	8009bdc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009bc6:	2301      	movs	r3, #1
 8009bc8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009bcc:	e006      	b.n	8009bdc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009bce:	bf00      	nop
 8009bd0:	e004      	b.n	8009bdc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009bd2:	bf00      	nop
 8009bd4:	e002      	b.n	8009bdc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009bd6:	bf00      	nop
 8009bd8:	e000      	b.n	8009bdc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009bda:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009bdc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d10b      	bne.n	8009bfc <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8009be4:	4ba1      	ldr	r3, [pc, #644]	@ (8009e6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009be6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009be8:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8009bec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009bf0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009bf4:	4a9d      	ldr	r2, [pc, #628]	@ (8009e6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009bf6:	430b      	orrs	r3, r1
 8009bf8:	6593      	str	r3, [r2, #88]	@ 0x58
 8009bfa:	e003      	b.n	8009c04 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009bfc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009c00:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8009c04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c0c:	f002 0308 	and.w	r3, r2, #8
 8009c10:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009c14:	2300      	movs	r3, #0
 8009c16:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009c1a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8009c1e:	460b      	mov	r3, r1
 8009c20:	4313      	orrs	r3, r2
 8009c22:	d01e      	beq.n	8009c62 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8009c24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c28:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009c2c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009c30:	d10c      	bne.n	8009c4c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009c32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c36:	3328      	adds	r3, #40	@ 0x28
 8009c38:	2102      	movs	r1, #2
 8009c3a:	4618      	mov	r0, r3
 8009c3c:	f001 fd26 	bl	800b68c <RCCEx_PLL3_Config>
 8009c40:	4603      	mov	r3, r0
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d002      	beq.n	8009c4c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8009c46:	2301      	movs	r3, #1
 8009c48:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8009c4c:	4b87      	ldr	r3, [pc, #540]	@ (8009e6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009c4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009c50:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009c54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c58:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009c5c:	4a83      	ldr	r2, [pc, #524]	@ (8009e6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009c5e:	430b      	orrs	r3, r1
 8009c60:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009c62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c6a:	f002 0310 	and.w	r3, r2, #16
 8009c6e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009c72:	2300      	movs	r3, #0
 8009c74:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009c78:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8009c7c:	460b      	mov	r3, r1
 8009c7e:	4313      	orrs	r3, r2
 8009c80:	d01e      	beq.n	8009cc0 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8009c82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c86:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009c8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009c8e:	d10c      	bne.n	8009caa <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009c90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c94:	3328      	adds	r3, #40	@ 0x28
 8009c96:	2102      	movs	r1, #2
 8009c98:	4618      	mov	r0, r3
 8009c9a:	f001 fcf7 	bl	800b68c <RCCEx_PLL3_Config>
 8009c9e:	4603      	mov	r3, r0
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d002      	beq.n	8009caa <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8009ca4:	2301      	movs	r3, #1
 8009ca6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009caa:	4b70      	ldr	r3, [pc, #448]	@ (8009e6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009cac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009cae:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009cb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009cb6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009cba:	4a6c      	ldr	r2, [pc, #432]	@ (8009e6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009cbc:	430b      	orrs	r3, r1
 8009cbe:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009cc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009cc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cc8:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8009ccc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009cd0:	2300      	movs	r3, #0
 8009cd2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009cd6:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8009cda:	460b      	mov	r3, r1
 8009cdc:	4313      	orrs	r3, r2
 8009cde:	d03e      	beq.n	8009d5e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8009ce0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ce4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009ce8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009cec:	d022      	beq.n	8009d34 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8009cee:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009cf2:	d81b      	bhi.n	8009d2c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d003      	beq.n	8009d00 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8009cf8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009cfc:	d00b      	beq.n	8009d16 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8009cfe:	e015      	b.n	8009d2c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009d00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d04:	3308      	adds	r3, #8
 8009d06:	2100      	movs	r1, #0
 8009d08:	4618      	mov	r0, r3
 8009d0a:	f001 fc0d 	bl	800b528 <RCCEx_PLL2_Config>
 8009d0e:	4603      	mov	r3, r0
 8009d10:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8009d14:	e00f      	b.n	8009d36 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009d16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d1a:	3328      	adds	r3, #40	@ 0x28
 8009d1c:	2102      	movs	r1, #2
 8009d1e:	4618      	mov	r0, r3
 8009d20:	f001 fcb4 	bl	800b68c <RCCEx_PLL3_Config>
 8009d24:	4603      	mov	r3, r0
 8009d26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8009d2a:	e004      	b.n	8009d36 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009d2c:	2301      	movs	r3, #1
 8009d2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009d32:	e000      	b.n	8009d36 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8009d34:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009d36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d10b      	bne.n	8009d56 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009d3e:	4b4b      	ldr	r3, [pc, #300]	@ (8009e6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009d40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d42:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8009d46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d4a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009d4e:	4a47      	ldr	r2, [pc, #284]	@ (8009e6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009d50:	430b      	orrs	r3, r1
 8009d52:	6593      	str	r3, [r2, #88]	@ 0x58
 8009d54:	e003      	b.n	8009d5e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009d56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009d5a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8009d5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d66:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8009d6a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009d6c:	2300      	movs	r3, #0
 8009d6e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009d70:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8009d74:	460b      	mov	r3, r1
 8009d76:	4313      	orrs	r3, r2
 8009d78:	d03b      	beq.n	8009df2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8009d7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009d82:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009d86:	d01f      	beq.n	8009dc8 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8009d88:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009d8c:	d818      	bhi.n	8009dc0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8009d8e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009d92:	d003      	beq.n	8009d9c <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8009d94:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009d98:	d007      	beq.n	8009daa <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8009d9a:	e011      	b.n	8009dc0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009d9c:	4b33      	ldr	r3, [pc, #204]	@ (8009e6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009d9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009da0:	4a32      	ldr	r2, [pc, #200]	@ (8009e6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009da2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009da6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8009da8:	e00f      	b.n	8009dca <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009daa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009dae:	3328      	adds	r3, #40	@ 0x28
 8009db0:	2101      	movs	r1, #1
 8009db2:	4618      	mov	r0, r3
 8009db4:	f001 fc6a 	bl	800b68c <RCCEx_PLL3_Config>
 8009db8:	4603      	mov	r3, r0
 8009dba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8009dbe:	e004      	b.n	8009dca <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009dc0:	2301      	movs	r3, #1
 8009dc2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009dc6:	e000      	b.n	8009dca <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8009dc8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009dca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d10b      	bne.n	8009dea <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009dd2:	4b26      	ldr	r3, [pc, #152]	@ (8009e6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009dd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009dd6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8009dda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009dde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009de2:	4a22      	ldr	r2, [pc, #136]	@ (8009e6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009de4:	430b      	orrs	r3, r1
 8009de6:	6553      	str	r3, [r2, #84]	@ 0x54
 8009de8:	e003      	b.n	8009df2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009dea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009dee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8009df2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009df6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dfa:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8009dfe:	673b      	str	r3, [r7, #112]	@ 0x70
 8009e00:	2300      	movs	r3, #0
 8009e02:	677b      	str	r3, [r7, #116]	@ 0x74
 8009e04:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8009e08:	460b      	mov	r3, r1
 8009e0a:	4313      	orrs	r3, r2
 8009e0c:	d034      	beq.n	8009e78 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8009e0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d003      	beq.n	8009e20 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8009e18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009e1c:	d007      	beq.n	8009e2e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8009e1e:	e011      	b.n	8009e44 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009e20:	4b12      	ldr	r3, [pc, #72]	@ (8009e6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009e22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e24:	4a11      	ldr	r2, [pc, #68]	@ (8009e6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009e26:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009e2a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8009e2c:	e00e      	b.n	8009e4c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009e2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e32:	3308      	adds	r3, #8
 8009e34:	2102      	movs	r1, #2
 8009e36:	4618      	mov	r0, r3
 8009e38:	f001 fb76 	bl	800b528 <RCCEx_PLL2_Config>
 8009e3c:	4603      	mov	r3, r0
 8009e3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8009e42:	e003      	b.n	8009e4c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8009e44:	2301      	movs	r3, #1
 8009e46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009e4a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009e4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d10d      	bne.n	8009e70 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8009e54:	4b05      	ldr	r3, [pc, #20]	@ (8009e6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009e56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009e58:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009e5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e62:	4a02      	ldr	r2, [pc, #8]	@ (8009e6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009e64:	430b      	orrs	r3, r1
 8009e66:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009e68:	e006      	b.n	8009e78 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8009e6a:	bf00      	nop
 8009e6c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009e70:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009e74:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8009e78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e80:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8009e84:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009e86:	2300      	movs	r3, #0
 8009e88:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009e8a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8009e8e:	460b      	mov	r3, r1
 8009e90:	4313      	orrs	r3, r2
 8009e92:	d00c      	beq.n	8009eae <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009e94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e98:	3328      	adds	r3, #40	@ 0x28
 8009e9a:	2102      	movs	r1, #2
 8009e9c:	4618      	mov	r0, r3
 8009e9e:	f001 fbf5 	bl	800b68c <RCCEx_PLL3_Config>
 8009ea2:	4603      	mov	r3, r0
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d002      	beq.n	8009eae <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8009ea8:	2301      	movs	r3, #1
 8009eaa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8009eae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009eb6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8009eba:	663b      	str	r3, [r7, #96]	@ 0x60
 8009ebc:	2300      	movs	r3, #0
 8009ebe:	667b      	str	r3, [r7, #100]	@ 0x64
 8009ec0:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8009ec4:	460b      	mov	r3, r1
 8009ec6:	4313      	orrs	r3, r2
 8009ec8:	d038      	beq.n	8009f3c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8009eca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ece:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009ed2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009ed6:	d018      	beq.n	8009f0a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8009ed8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009edc:	d811      	bhi.n	8009f02 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8009ede:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009ee2:	d014      	beq.n	8009f0e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8009ee4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009ee8:	d80b      	bhi.n	8009f02 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d011      	beq.n	8009f12 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8009eee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009ef2:	d106      	bne.n	8009f02 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009ef4:	4bc3      	ldr	r3, [pc, #780]	@ (800a204 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009ef6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ef8:	4ac2      	ldr	r2, [pc, #776]	@ (800a204 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009efa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009efe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8009f00:	e008      	b.n	8009f14 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009f02:	2301      	movs	r3, #1
 8009f04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009f08:	e004      	b.n	8009f14 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8009f0a:	bf00      	nop
 8009f0c:	e002      	b.n	8009f14 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8009f0e:	bf00      	nop
 8009f10:	e000      	b.n	8009f14 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8009f12:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009f14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d10b      	bne.n	8009f34 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009f1c:	4bb9      	ldr	r3, [pc, #740]	@ (800a204 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009f1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f20:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009f24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009f2c:	4ab5      	ldr	r2, [pc, #724]	@ (800a204 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009f2e:	430b      	orrs	r3, r1
 8009f30:	6553      	str	r3, [r2, #84]	@ 0x54
 8009f32:	e003      	b.n	8009f3c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f34:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f38:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8009f3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f44:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8009f48:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009f4a:	2300      	movs	r3, #0
 8009f4c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009f4e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8009f52:	460b      	mov	r3, r1
 8009f54:	4313      	orrs	r3, r2
 8009f56:	d009      	beq.n	8009f6c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8009f58:	4baa      	ldr	r3, [pc, #680]	@ (800a204 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009f5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009f5c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8009f60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f64:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009f66:	4aa7      	ldr	r2, [pc, #668]	@ (800a204 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009f68:	430b      	orrs	r3, r1
 8009f6a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8009f6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f74:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8009f78:	653b      	str	r3, [r7, #80]	@ 0x50
 8009f7a:	2300      	movs	r3, #0
 8009f7c:	657b      	str	r3, [r7, #84]	@ 0x54
 8009f7e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8009f82:	460b      	mov	r3, r1
 8009f84:	4313      	orrs	r3, r2
 8009f86:	d00a      	beq.n	8009f9e <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8009f88:	4b9e      	ldr	r3, [pc, #632]	@ (800a204 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009f8a:	691b      	ldr	r3, [r3, #16]
 8009f8c:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8009f90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f94:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8009f98:	4a9a      	ldr	r2, [pc, #616]	@ (800a204 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009f9a:	430b      	orrs	r3, r1
 8009f9c:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8009f9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fa6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8009faa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009fac:	2300      	movs	r3, #0
 8009fae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009fb0:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8009fb4:	460b      	mov	r3, r1
 8009fb6:	4313      	orrs	r3, r2
 8009fb8:	d009      	beq.n	8009fce <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8009fba:	4b92      	ldr	r3, [pc, #584]	@ (800a204 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009fbc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009fbe:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8009fc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fc6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009fc8:	4a8e      	ldr	r2, [pc, #568]	@ (800a204 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009fca:	430b      	orrs	r3, r1
 8009fcc:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8009fce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fd6:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8009fda:	643b      	str	r3, [r7, #64]	@ 0x40
 8009fdc:	2300      	movs	r3, #0
 8009fde:	647b      	str	r3, [r7, #68]	@ 0x44
 8009fe0:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8009fe4:	460b      	mov	r3, r1
 8009fe6:	4313      	orrs	r3, r2
 8009fe8:	d00e      	beq.n	800a008 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8009fea:	4b86      	ldr	r3, [pc, #536]	@ (800a204 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009fec:	691b      	ldr	r3, [r3, #16]
 8009fee:	4a85      	ldr	r2, [pc, #532]	@ (800a204 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009ff0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009ff4:	6113      	str	r3, [r2, #16]
 8009ff6:	4b83      	ldr	r3, [pc, #524]	@ (800a204 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009ff8:	6919      	ldr	r1, [r3, #16]
 8009ffa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ffe:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800a002:	4a80      	ldr	r2, [pc, #512]	@ (800a204 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a004:	430b      	orrs	r3, r1
 800a006:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800a008:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a00c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a010:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800a014:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a016:	2300      	movs	r3, #0
 800a018:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a01a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800a01e:	460b      	mov	r3, r1
 800a020:	4313      	orrs	r3, r2
 800a022:	d009      	beq.n	800a038 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800a024:	4b77      	ldr	r3, [pc, #476]	@ (800a204 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a026:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a028:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800a02c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a030:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a032:	4a74      	ldr	r2, [pc, #464]	@ (800a204 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a034:	430b      	orrs	r3, r1
 800a036:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800a038:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a03c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a040:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800a044:	633b      	str	r3, [r7, #48]	@ 0x30
 800a046:	2300      	movs	r3, #0
 800a048:	637b      	str	r3, [r7, #52]	@ 0x34
 800a04a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800a04e:	460b      	mov	r3, r1
 800a050:	4313      	orrs	r3, r2
 800a052:	d00a      	beq.n	800a06a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800a054:	4b6b      	ldr	r3, [pc, #428]	@ (800a204 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a056:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a058:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800a05c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a060:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a064:	4a67      	ldr	r2, [pc, #412]	@ (800a204 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a066:	430b      	orrs	r3, r1
 800a068:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800a06a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a06e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a072:	2100      	movs	r1, #0
 800a074:	62b9      	str	r1, [r7, #40]	@ 0x28
 800a076:	f003 0301 	and.w	r3, r3, #1
 800a07a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a07c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800a080:	460b      	mov	r3, r1
 800a082:	4313      	orrs	r3, r2
 800a084:	d011      	beq.n	800a0aa <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a086:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a08a:	3308      	adds	r3, #8
 800a08c:	2100      	movs	r1, #0
 800a08e:	4618      	mov	r0, r3
 800a090:	f001 fa4a 	bl	800b528 <RCCEx_PLL2_Config>
 800a094:	4603      	mov	r3, r0
 800a096:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a09a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d003      	beq.n	800a0aa <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a0a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a0a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800a0aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0b2:	2100      	movs	r1, #0
 800a0b4:	6239      	str	r1, [r7, #32]
 800a0b6:	f003 0302 	and.w	r3, r3, #2
 800a0ba:	627b      	str	r3, [r7, #36]	@ 0x24
 800a0bc:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800a0c0:	460b      	mov	r3, r1
 800a0c2:	4313      	orrs	r3, r2
 800a0c4:	d011      	beq.n	800a0ea <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a0c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0ca:	3308      	adds	r3, #8
 800a0cc:	2101      	movs	r1, #1
 800a0ce:	4618      	mov	r0, r3
 800a0d0:	f001 fa2a 	bl	800b528 <RCCEx_PLL2_Config>
 800a0d4:	4603      	mov	r3, r0
 800a0d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a0da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d003      	beq.n	800a0ea <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a0e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a0e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800a0ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0f2:	2100      	movs	r1, #0
 800a0f4:	61b9      	str	r1, [r7, #24]
 800a0f6:	f003 0304 	and.w	r3, r3, #4
 800a0fa:	61fb      	str	r3, [r7, #28]
 800a0fc:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800a100:	460b      	mov	r3, r1
 800a102:	4313      	orrs	r3, r2
 800a104:	d011      	beq.n	800a12a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a106:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a10a:	3308      	adds	r3, #8
 800a10c:	2102      	movs	r1, #2
 800a10e:	4618      	mov	r0, r3
 800a110:	f001 fa0a 	bl	800b528 <RCCEx_PLL2_Config>
 800a114:	4603      	mov	r3, r0
 800a116:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a11a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d003      	beq.n	800a12a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a122:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a126:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800a12a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a12e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a132:	2100      	movs	r1, #0
 800a134:	6139      	str	r1, [r7, #16]
 800a136:	f003 0308 	and.w	r3, r3, #8
 800a13a:	617b      	str	r3, [r7, #20]
 800a13c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800a140:	460b      	mov	r3, r1
 800a142:	4313      	orrs	r3, r2
 800a144:	d011      	beq.n	800a16a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a146:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a14a:	3328      	adds	r3, #40	@ 0x28
 800a14c:	2100      	movs	r1, #0
 800a14e:	4618      	mov	r0, r3
 800a150:	f001 fa9c 	bl	800b68c <RCCEx_PLL3_Config>
 800a154:	4603      	mov	r3, r0
 800a156:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800a15a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d003      	beq.n	800a16a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a162:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a166:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800a16a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a16e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a172:	2100      	movs	r1, #0
 800a174:	60b9      	str	r1, [r7, #8]
 800a176:	f003 0310 	and.w	r3, r3, #16
 800a17a:	60fb      	str	r3, [r7, #12]
 800a17c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800a180:	460b      	mov	r3, r1
 800a182:	4313      	orrs	r3, r2
 800a184:	d011      	beq.n	800a1aa <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a186:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a18a:	3328      	adds	r3, #40	@ 0x28
 800a18c:	2101      	movs	r1, #1
 800a18e:	4618      	mov	r0, r3
 800a190:	f001 fa7c 	bl	800b68c <RCCEx_PLL3_Config>
 800a194:	4603      	mov	r3, r0
 800a196:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a19a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d003      	beq.n	800a1aa <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a1a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a1a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800a1aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1b2:	2100      	movs	r1, #0
 800a1b4:	6039      	str	r1, [r7, #0]
 800a1b6:	f003 0320 	and.w	r3, r3, #32
 800a1ba:	607b      	str	r3, [r7, #4]
 800a1bc:	e9d7 1200 	ldrd	r1, r2, [r7]
 800a1c0:	460b      	mov	r3, r1
 800a1c2:	4313      	orrs	r3, r2
 800a1c4:	d011      	beq.n	800a1ea <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a1c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1ca:	3328      	adds	r3, #40	@ 0x28
 800a1cc:	2102      	movs	r1, #2
 800a1ce:	4618      	mov	r0, r3
 800a1d0:	f001 fa5c 	bl	800b68c <RCCEx_PLL3_Config>
 800a1d4:	4603      	mov	r3, r0
 800a1d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a1da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d003      	beq.n	800a1ea <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a1e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a1e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800a1ea:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d101      	bne.n	800a1f6 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800a1f2:	2300      	movs	r3, #0
 800a1f4:	e000      	b.n	800a1f8 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800a1f6:	2301      	movs	r3, #1
}
 800a1f8:	4618      	mov	r0, r3
 800a1fa:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800a1fe:	46bd      	mov	sp, r7
 800a200:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a204:	58024400 	.word	0x58024400

0800a208 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800a208:	b580      	push	{r7, lr}
 800a20a:	b090      	sub	sp, #64	@ 0x40
 800a20c:	af00      	add	r7, sp, #0
 800a20e:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800a212:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a216:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800a21a:	430b      	orrs	r3, r1
 800a21c:	f040 8094 	bne.w	800a348 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800a220:	4b9e      	ldr	r3, [pc, #632]	@ (800a49c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a222:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a224:	f003 0307 	and.w	r3, r3, #7
 800a228:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a22a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a22c:	2b04      	cmp	r3, #4
 800a22e:	f200 8087 	bhi.w	800a340 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800a232:	a201      	add	r2, pc, #4	@ (adr r2, 800a238 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800a234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a238:	0800a24d 	.word	0x0800a24d
 800a23c:	0800a275 	.word	0x0800a275
 800a240:	0800a29d 	.word	0x0800a29d
 800a244:	0800a339 	.word	0x0800a339
 800a248:	0800a2c5 	.word	0x0800a2c5
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a24c:	4b93      	ldr	r3, [pc, #588]	@ (800a49c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a254:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a258:	d108      	bne.n	800a26c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a25a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a25e:	4618      	mov	r0, r3
 800a260:	f001 f810 	bl	800b284 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a264:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a266:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a268:	f000 bd45 	b.w	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a26c:	2300      	movs	r3, #0
 800a26e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a270:	f000 bd41 	b.w	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a274:	4b89      	ldr	r3, [pc, #548]	@ (800a49c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a27c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a280:	d108      	bne.n	800a294 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a282:	f107 0318 	add.w	r3, r7, #24
 800a286:	4618      	mov	r0, r3
 800a288:	f000 fd54 	bl	800ad34 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a28c:	69bb      	ldr	r3, [r7, #24]
 800a28e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a290:	f000 bd31 	b.w	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a294:	2300      	movs	r3, #0
 800a296:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a298:	f000 bd2d 	b.w	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a29c:	4b7f      	ldr	r3, [pc, #508]	@ (800a49c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a2a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a2a8:	d108      	bne.n	800a2bc <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a2aa:	f107 030c 	add.w	r3, r7, #12
 800a2ae:	4618      	mov	r0, r3
 800a2b0:	f000 fe94 	bl	800afdc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a2b8:	f000 bd1d 	b.w	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a2bc:	2300      	movs	r3, #0
 800a2be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a2c0:	f000 bd19 	b.w	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a2c4:	4b75      	ldr	r3, [pc, #468]	@ (800a49c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a2c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a2c8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a2cc:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a2ce:	4b73      	ldr	r3, [pc, #460]	@ (800a49c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	f003 0304 	and.w	r3, r3, #4
 800a2d6:	2b04      	cmp	r3, #4
 800a2d8:	d10c      	bne.n	800a2f4 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800a2da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d109      	bne.n	800a2f4 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a2e0:	4b6e      	ldr	r3, [pc, #440]	@ (800a49c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	08db      	lsrs	r3, r3, #3
 800a2e6:	f003 0303 	and.w	r3, r3, #3
 800a2ea:	4a6d      	ldr	r2, [pc, #436]	@ (800a4a0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800a2ec:	fa22 f303 	lsr.w	r3, r2, r3
 800a2f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a2f2:	e01f      	b.n	800a334 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a2f4:	4b69      	ldr	r3, [pc, #420]	@ (800a49c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a2fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a300:	d106      	bne.n	800a310 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800a302:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a304:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a308:	d102      	bne.n	800a310 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a30a:	4b66      	ldr	r3, [pc, #408]	@ (800a4a4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800a30c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a30e:	e011      	b.n	800a334 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a310:	4b62      	ldr	r3, [pc, #392]	@ (800a49c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a318:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a31c:	d106      	bne.n	800a32c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800a31e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a320:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a324:	d102      	bne.n	800a32c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a326:	4b60      	ldr	r3, [pc, #384]	@ (800a4a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800a328:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a32a:	e003      	b.n	800a334 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a32c:	2300      	movs	r3, #0
 800a32e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a330:	f000 bce1 	b.w	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a334:	f000 bcdf 	b.w	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a338:	4b5c      	ldr	r3, [pc, #368]	@ (800a4ac <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800a33a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a33c:	f000 bcdb 	b.w	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a340:	2300      	movs	r3, #0
 800a342:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a344:	f000 bcd7 	b.w	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800a348:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a34c:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800a350:	430b      	orrs	r3, r1
 800a352:	f040 80ad 	bne.w	800a4b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800a356:	4b51      	ldr	r3, [pc, #324]	@ (800a49c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a358:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a35a:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800a35e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a360:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a362:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a366:	d056      	beq.n	800a416 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800a368:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a36a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a36e:	f200 8090 	bhi.w	800a492 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800a372:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a374:	2bc0      	cmp	r3, #192	@ 0xc0
 800a376:	f000 8088 	beq.w	800a48a <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800a37a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a37c:	2bc0      	cmp	r3, #192	@ 0xc0
 800a37e:	f200 8088 	bhi.w	800a492 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800a382:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a384:	2b80      	cmp	r3, #128	@ 0x80
 800a386:	d032      	beq.n	800a3ee <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800a388:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a38a:	2b80      	cmp	r3, #128	@ 0x80
 800a38c:	f200 8081 	bhi.w	800a492 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800a390:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a392:	2b00      	cmp	r3, #0
 800a394:	d003      	beq.n	800a39e <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800a396:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a398:	2b40      	cmp	r3, #64	@ 0x40
 800a39a:	d014      	beq.n	800a3c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800a39c:	e079      	b.n	800a492 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a39e:	4b3f      	ldr	r3, [pc, #252]	@ (800a49c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a3a6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a3aa:	d108      	bne.n	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a3ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a3b0:	4618      	mov	r0, r3
 800a3b2:	f000 ff67 	bl	800b284 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a3b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a3ba:	f000 bc9c 	b.w	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a3be:	2300      	movs	r3, #0
 800a3c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a3c2:	f000 bc98 	b.w	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a3c6:	4b35      	ldr	r3, [pc, #212]	@ (800a49c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a3ce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a3d2:	d108      	bne.n	800a3e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a3d4:	f107 0318 	add.w	r3, r7, #24
 800a3d8:	4618      	mov	r0, r3
 800a3da:	f000 fcab 	bl	800ad34 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a3de:	69bb      	ldr	r3, [r7, #24]
 800a3e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a3e2:	f000 bc88 	b.w	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a3e6:	2300      	movs	r3, #0
 800a3e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a3ea:	f000 bc84 	b.w	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a3ee:	4b2b      	ldr	r3, [pc, #172]	@ (800a49c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a3f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a3fa:	d108      	bne.n	800a40e <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a3fc:	f107 030c 	add.w	r3, r7, #12
 800a400:	4618      	mov	r0, r3
 800a402:	f000 fdeb 	bl	800afdc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a40a:	f000 bc74 	b.w	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a40e:	2300      	movs	r3, #0
 800a410:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a412:	f000 bc70 	b.w	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a416:	4b21      	ldr	r3, [pc, #132]	@ (800a49c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a418:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a41a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a41e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a420:	4b1e      	ldr	r3, [pc, #120]	@ (800a49c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	f003 0304 	and.w	r3, r3, #4
 800a428:	2b04      	cmp	r3, #4
 800a42a:	d10c      	bne.n	800a446 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800a42c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d109      	bne.n	800a446 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a432:	4b1a      	ldr	r3, [pc, #104]	@ (800a49c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	08db      	lsrs	r3, r3, #3
 800a438:	f003 0303 	and.w	r3, r3, #3
 800a43c:	4a18      	ldr	r2, [pc, #96]	@ (800a4a0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800a43e:	fa22 f303 	lsr.w	r3, r2, r3
 800a442:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a444:	e01f      	b.n	800a486 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a446:	4b15      	ldr	r3, [pc, #84]	@ (800a49c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a44e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a452:	d106      	bne.n	800a462 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800a454:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a456:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a45a:	d102      	bne.n	800a462 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a45c:	4b11      	ldr	r3, [pc, #68]	@ (800a4a4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800a45e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a460:	e011      	b.n	800a486 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a462:	4b0e      	ldr	r3, [pc, #56]	@ (800a49c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a46a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a46e:	d106      	bne.n	800a47e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800a470:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a472:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a476:	d102      	bne.n	800a47e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a478:	4b0b      	ldr	r3, [pc, #44]	@ (800a4a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800a47a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a47c:	e003      	b.n	800a486 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a47e:	2300      	movs	r3, #0
 800a480:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a482:	f000 bc38 	b.w	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a486:	f000 bc36 	b.w	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a48a:	4b08      	ldr	r3, [pc, #32]	@ (800a4ac <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800a48c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a48e:	f000 bc32 	b.w	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a492:	2300      	movs	r3, #0
 800a494:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a496:	f000 bc2e 	b.w	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a49a:	bf00      	nop
 800a49c:	58024400 	.word	0x58024400
 800a4a0:	03d09000 	.word	0x03d09000
 800a4a4:	003d0900 	.word	0x003d0900
 800a4a8:	017d7840 	.word	0x017d7840
 800a4ac:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800a4b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a4b4:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800a4b8:	430b      	orrs	r3, r1
 800a4ba:	f040 809c 	bne.w	800a5f6 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800a4be:	4b9e      	ldr	r3, [pc, #632]	@ (800a738 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a4c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a4c2:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800a4c6:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a4c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4ca:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a4ce:	d054      	beq.n	800a57a <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800a4d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4d2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a4d6:	f200 808b 	bhi.w	800a5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800a4da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4dc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a4e0:	f000 8083 	beq.w	800a5ea <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800a4e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4e6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a4ea:	f200 8081 	bhi.w	800a5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800a4ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4f0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a4f4:	d02f      	beq.n	800a556 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800a4f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4f8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a4fc:	d878      	bhi.n	800a5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800a4fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a500:	2b00      	cmp	r3, #0
 800a502:	d004      	beq.n	800a50e <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800a504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a506:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a50a:	d012      	beq.n	800a532 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800a50c:	e070      	b.n	800a5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a50e:	4b8a      	ldr	r3, [pc, #552]	@ (800a738 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a516:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a51a:	d107      	bne.n	800a52c <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a51c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a520:	4618      	mov	r0, r3
 800a522:	f000 feaf 	bl	800b284 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a526:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a528:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a52a:	e3e4      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a52c:	2300      	movs	r3, #0
 800a52e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a530:	e3e1      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a532:	4b81      	ldr	r3, [pc, #516]	@ (800a738 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a53a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a53e:	d107      	bne.n	800a550 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a540:	f107 0318 	add.w	r3, r7, #24
 800a544:	4618      	mov	r0, r3
 800a546:	f000 fbf5 	bl	800ad34 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a54a:	69bb      	ldr	r3, [r7, #24]
 800a54c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a54e:	e3d2      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a550:	2300      	movs	r3, #0
 800a552:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a554:	e3cf      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a556:	4b78      	ldr	r3, [pc, #480]	@ (800a738 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a55e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a562:	d107      	bne.n	800a574 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a564:	f107 030c 	add.w	r3, r7, #12
 800a568:	4618      	mov	r0, r3
 800a56a:	f000 fd37 	bl	800afdc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a572:	e3c0      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a574:	2300      	movs	r3, #0
 800a576:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a578:	e3bd      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a57a:	4b6f      	ldr	r3, [pc, #444]	@ (800a738 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a57c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a57e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a582:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a584:	4b6c      	ldr	r3, [pc, #432]	@ (800a738 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	f003 0304 	and.w	r3, r3, #4
 800a58c:	2b04      	cmp	r3, #4
 800a58e:	d10c      	bne.n	800a5aa <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800a590:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a592:	2b00      	cmp	r3, #0
 800a594:	d109      	bne.n	800a5aa <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a596:	4b68      	ldr	r3, [pc, #416]	@ (800a738 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	08db      	lsrs	r3, r3, #3
 800a59c:	f003 0303 	and.w	r3, r3, #3
 800a5a0:	4a66      	ldr	r2, [pc, #408]	@ (800a73c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800a5a2:	fa22 f303 	lsr.w	r3, r2, r3
 800a5a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a5a8:	e01e      	b.n	800a5e8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a5aa:	4b63      	ldr	r3, [pc, #396]	@ (800a738 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a5b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a5b6:	d106      	bne.n	800a5c6 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800a5b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a5ba:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a5be:	d102      	bne.n	800a5c6 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a5c0:	4b5f      	ldr	r3, [pc, #380]	@ (800a740 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800a5c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a5c4:	e010      	b.n	800a5e8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a5c6:	4b5c      	ldr	r3, [pc, #368]	@ (800a738 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a5ce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a5d2:	d106      	bne.n	800a5e2 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800a5d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a5d6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a5da:	d102      	bne.n	800a5e2 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a5dc:	4b59      	ldr	r3, [pc, #356]	@ (800a744 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800a5de:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a5e0:	e002      	b.n	800a5e8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a5e2:	2300      	movs	r3, #0
 800a5e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a5e6:	e386      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a5e8:	e385      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a5ea:	4b57      	ldr	r3, [pc, #348]	@ (800a748 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800a5ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a5ee:	e382      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800a5f0:	2300      	movs	r3, #0
 800a5f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a5f4:	e37f      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800a5f6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a5fa:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800a5fe:	430b      	orrs	r3, r1
 800a600:	f040 80a7 	bne.w	800a752 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800a604:	4b4c      	ldr	r3, [pc, #304]	@ (800a738 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a606:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a608:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800a60c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a60e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a610:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a614:	d055      	beq.n	800a6c2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800a616:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a618:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a61c:	f200 8096 	bhi.w	800a74c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800a620:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a622:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a626:	f000 8084 	beq.w	800a732 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800a62a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a62c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a630:	f200 808c 	bhi.w	800a74c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800a634:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a636:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a63a:	d030      	beq.n	800a69e <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800a63c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a63e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a642:	f200 8083 	bhi.w	800a74c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800a646:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d004      	beq.n	800a656 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800a64c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a64e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a652:	d012      	beq.n	800a67a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800a654:	e07a      	b.n	800a74c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a656:	4b38      	ldr	r3, [pc, #224]	@ (800a738 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a65e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a662:	d107      	bne.n	800a674 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a664:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a668:	4618      	mov	r0, r3
 800a66a:	f000 fe0b 	bl	800b284 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a66e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a670:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a672:	e340      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a674:	2300      	movs	r3, #0
 800a676:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a678:	e33d      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a67a:	4b2f      	ldr	r3, [pc, #188]	@ (800a738 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a682:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a686:	d107      	bne.n	800a698 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a688:	f107 0318 	add.w	r3, r7, #24
 800a68c:	4618      	mov	r0, r3
 800a68e:	f000 fb51 	bl	800ad34 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a692:	69bb      	ldr	r3, [r7, #24]
 800a694:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a696:	e32e      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a698:	2300      	movs	r3, #0
 800a69a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a69c:	e32b      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a69e:	4b26      	ldr	r3, [pc, #152]	@ (800a738 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a6a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a6aa:	d107      	bne.n	800a6bc <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a6ac:	f107 030c 	add.w	r3, r7, #12
 800a6b0:	4618      	mov	r0, r3
 800a6b2:	f000 fc93 	bl	800afdc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a6ba:	e31c      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a6bc:	2300      	movs	r3, #0
 800a6be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a6c0:	e319      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a6c2:	4b1d      	ldr	r3, [pc, #116]	@ (800a738 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a6c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a6c6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a6ca:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a6cc:	4b1a      	ldr	r3, [pc, #104]	@ (800a738 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	f003 0304 	and.w	r3, r3, #4
 800a6d4:	2b04      	cmp	r3, #4
 800a6d6:	d10c      	bne.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800a6d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d109      	bne.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a6de:	4b16      	ldr	r3, [pc, #88]	@ (800a738 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	08db      	lsrs	r3, r3, #3
 800a6e4:	f003 0303 	and.w	r3, r3, #3
 800a6e8:	4a14      	ldr	r2, [pc, #80]	@ (800a73c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800a6ea:	fa22 f303 	lsr.w	r3, r2, r3
 800a6ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a6f0:	e01e      	b.n	800a730 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a6f2:	4b11      	ldr	r3, [pc, #68]	@ (800a738 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a6fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a6fe:	d106      	bne.n	800a70e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800a700:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a702:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a706:	d102      	bne.n	800a70e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a708:	4b0d      	ldr	r3, [pc, #52]	@ (800a740 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800a70a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a70c:	e010      	b.n	800a730 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a70e:	4b0a      	ldr	r3, [pc, #40]	@ (800a738 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a716:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a71a:	d106      	bne.n	800a72a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800a71c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a71e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a722:	d102      	bne.n	800a72a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a724:	4b07      	ldr	r3, [pc, #28]	@ (800a744 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800a726:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a728:	e002      	b.n	800a730 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a72a:	2300      	movs	r3, #0
 800a72c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a72e:	e2e2      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a730:	e2e1      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a732:	4b05      	ldr	r3, [pc, #20]	@ (800a748 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800a734:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a736:	e2de      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a738:	58024400 	.word	0x58024400
 800a73c:	03d09000 	.word	0x03d09000
 800a740:	003d0900 	.word	0x003d0900
 800a744:	017d7840 	.word	0x017d7840
 800a748:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800a74c:	2300      	movs	r3, #0
 800a74e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a750:	e2d1      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800a752:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a756:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800a75a:	430b      	orrs	r3, r1
 800a75c:	f040 809c 	bne.w	800a898 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800a760:	4b93      	ldr	r3, [pc, #588]	@ (800a9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a762:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a764:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800a768:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800a76a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a76c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a770:	d054      	beq.n	800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800a772:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a774:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a778:	f200 808b 	bhi.w	800a892 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800a77c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a77e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a782:	f000 8083 	beq.w	800a88c <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800a786:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a788:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a78c:	f200 8081 	bhi.w	800a892 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800a790:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a792:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a796:	d02f      	beq.n	800a7f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800a798:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a79a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a79e:	d878      	bhi.n	800a892 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800a7a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d004      	beq.n	800a7b0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800a7a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a7ac:	d012      	beq.n	800a7d4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800a7ae:	e070      	b.n	800a892 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a7b0:	4b7f      	ldr	r3, [pc, #508]	@ (800a9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a7b8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a7bc:	d107      	bne.n	800a7ce <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a7be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a7c2:	4618      	mov	r0, r3
 800a7c4:	f000 fd5e 	bl	800b284 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a7c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a7cc:	e293      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a7ce:	2300      	movs	r3, #0
 800a7d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a7d2:	e290      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a7d4:	4b76      	ldr	r3, [pc, #472]	@ (800a9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a7dc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a7e0:	d107      	bne.n	800a7f2 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a7e2:	f107 0318 	add.w	r3, r7, #24
 800a7e6:	4618      	mov	r0, r3
 800a7e8:	f000 faa4 	bl	800ad34 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a7ec:	69bb      	ldr	r3, [r7, #24]
 800a7ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a7f0:	e281      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a7f2:	2300      	movs	r3, #0
 800a7f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a7f6:	e27e      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a7f8:	4b6d      	ldr	r3, [pc, #436]	@ (800a9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a800:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a804:	d107      	bne.n	800a816 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a806:	f107 030c 	add.w	r3, r7, #12
 800a80a:	4618      	mov	r0, r3
 800a80c:	f000 fbe6 	bl	800afdc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a814:	e26f      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a816:	2300      	movs	r3, #0
 800a818:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a81a:	e26c      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a81c:	4b64      	ldr	r3, [pc, #400]	@ (800a9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a81e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a820:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a824:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a826:	4b62      	ldr	r3, [pc, #392]	@ (800a9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	f003 0304 	and.w	r3, r3, #4
 800a82e:	2b04      	cmp	r3, #4
 800a830:	d10c      	bne.n	800a84c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800a832:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a834:	2b00      	cmp	r3, #0
 800a836:	d109      	bne.n	800a84c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a838:	4b5d      	ldr	r3, [pc, #372]	@ (800a9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	08db      	lsrs	r3, r3, #3
 800a83e:	f003 0303 	and.w	r3, r3, #3
 800a842:	4a5c      	ldr	r2, [pc, #368]	@ (800a9b4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800a844:	fa22 f303 	lsr.w	r3, r2, r3
 800a848:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a84a:	e01e      	b.n	800a88a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a84c:	4b58      	ldr	r3, [pc, #352]	@ (800a9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a854:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a858:	d106      	bne.n	800a868 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800a85a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a85c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a860:	d102      	bne.n	800a868 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a862:	4b55      	ldr	r3, [pc, #340]	@ (800a9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800a864:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a866:	e010      	b.n	800a88a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a868:	4b51      	ldr	r3, [pc, #324]	@ (800a9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a870:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a874:	d106      	bne.n	800a884 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800a876:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a878:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a87c:	d102      	bne.n	800a884 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a87e:	4b4f      	ldr	r3, [pc, #316]	@ (800a9bc <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800a880:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a882:	e002      	b.n	800a88a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a884:	2300      	movs	r3, #0
 800a886:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a888:	e235      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a88a:	e234      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a88c:	4b4c      	ldr	r3, [pc, #304]	@ (800a9c0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800a88e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a890:	e231      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a892:	2300      	movs	r3, #0
 800a894:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a896:	e22e      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800a898:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a89c:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800a8a0:	430b      	orrs	r3, r1
 800a8a2:	f040 808f 	bne.w	800a9c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800a8a6:	4b42      	ldr	r3, [pc, #264]	@ (800a9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a8a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a8aa:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800a8ae:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800a8b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8b2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a8b6:	d06b      	beq.n	800a990 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800a8b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8ba:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a8be:	d874      	bhi.n	800a9aa <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800a8c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8c2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a8c6:	d056      	beq.n	800a976 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800a8c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8ca:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a8ce:	d86c      	bhi.n	800a9aa <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800a8d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8d2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a8d6:	d03b      	beq.n	800a950 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800a8d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8da:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a8de:	d864      	bhi.n	800a9aa <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800a8e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8e2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a8e6:	d021      	beq.n	800a92c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800a8e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8ea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a8ee:	d85c      	bhi.n	800a9aa <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800a8f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d004      	beq.n	800a900 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800a8f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a8fc:	d004      	beq.n	800a908 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800a8fe:	e054      	b.n	800a9aa <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800a900:	f7fe fa4c 	bl	8008d9c <HAL_RCC_GetPCLK1Freq>
 800a904:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a906:	e1f6      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a908:	4b29      	ldr	r3, [pc, #164]	@ (800a9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a910:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a914:	d107      	bne.n	800a926 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a916:	f107 0318 	add.w	r3, r7, #24
 800a91a:	4618      	mov	r0, r3
 800a91c:	f000 fa0a 	bl	800ad34 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a920:	69fb      	ldr	r3, [r7, #28]
 800a922:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a924:	e1e7      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a926:	2300      	movs	r3, #0
 800a928:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a92a:	e1e4      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a92c:	4b20      	ldr	r3, [pc, #128]	@ (800a9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a934:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a938:	d107      	bne.n	800a94a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a93a:	f107 030c 	add.w	r3, r7, #12
 800a93e:	4618      	mov	r0, r3
 800a940:	f000 fb4c 	bl	800afdc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a944:	693b      	ldr	r3, [r7, #16]
 800a946:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a948:	e1d5      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a94a:	2300      	movs	r3, #0
 800a94c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a94e:	e1d2      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a950:	4b17      	ldr	r3, [pc, #92]	@ (800a9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	f003 0304 	and.w	r3, r3, #4
 800a958:	2b04      	cmp	r3, #4
 800a95a:	d109      	bne.n	800a970 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a95c:	4b14      	ldr	r3, [pc, #80]	@ (800a9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	08db      	lsrs	r3, r3, #3
 800a962:	f003 0303 	and.w	r3, r3, #3
 800a966:	4a13      	ldr	r2, [pc, #76]	@ (800a9b4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800a968:	fa22 f303 	lsr.w	r3, r2, r3
 800a96c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a96e:	e1c2      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a970:	2300      	movs	r3, #0
 800a972:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a974:	e1bf      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800a976:	4b0e      	ldr	r3, [pc, #56]	@ (800a9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a97e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a982:	d102      	bne.n	800a98a <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800a984:	4b0c      	ldr	r3, [pc, #48]	@ (800a9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800a986:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a988:	e1b5      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a98a:	2300      	movs	r3, #0
 800a98c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a98e:	e1b2      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800a990:	4b07      	ldr	r3, [pc, #28]	@ (800a9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a998:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a99c:	d102      	bne.n	800a9a4 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800a99e:	4b07      	ldr	r3, [pc, #28]	@ (800a9bc <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800a9a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a9a2:	e1a8      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a9a4:	2300      	movs	r3, #0
 800a9a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a9a8:	e1a5      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a9aa:	2300      	movs	r3, #0
 800a9ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a9ae:	e1a2      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a9b0:	58024400 	.word	0x58024400
 800a9b4:	03d09000 	.word	0x03d09000
 800a9b8:	003d0900 	.word	0x003d0900
 800a9bc:	017d7840 	.word	0x017d7840
 800a9c0:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800a9c4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a9c8:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800a9cc:	430b      	orrs	r3, r1
 800a9ce:	d173      	bne.n	800aab8 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800a9d0:	4b9c      	ldr	r3, [pc, #624]	@ (800ac44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a9d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a9d4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800a9d8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800a9da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9dc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a9e0:	d02f      	beq.n	800aa42 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800a9e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9e4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a9e8:	d863      	bhi.n	800aab2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800a9ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	d004      	beq.n	800a9fa <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800a9f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a9f6:	d012      	beq.n	800aa1e <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800a9f8:	e05b      	b.n	800aab2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a9fa:	4b92      	ldr	r3, [pc, #584]	@ (800ac44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800aa02:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800aa06:	d107      	bne.n	800aa18 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aa08:	f107 0318 	add.w	r3, r7, #24
 800aa0c:	4618      	mov	r0, r3
 800aa0e:	f000 f991 	bl	800ad34 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800aa12:	69bb      	ldr	r3, [r7, #24]
 800aa14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aa16:	e16e      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aa18:	2300      	movs	r3, #0
 800aa1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa1c:	e16b      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800aa1e:	4b89      	ldr	r3, [pc, #548]	@ (800ac44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800aa26:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aa2a:	d107      	bne.n	800aa3c <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aa2c:	f107 030c 	add.w	r3, r7, #12
 800aa30:	4618      	mov	r0, r3
 800aa32:	f000 fad3 	bl	800afdc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800aa36:	697b      	ldr	r3, [r7, #20]
 800aa38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aa3a:	e15c      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aa3c:	2300      	movs	r3, #0
 800aa3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa40:	e159      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800aa42:	4b80      	ldr	r3, [pc, #512]	@ (800ac44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aa44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aa46:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800aa4a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800aa4c:	4b7d      	ldr	r3, [pc, #500]	@ (800ac44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	f003 0304 	and.w	r3, r3, #4
 800aa54:	2b04      	cmp	r3, #4
 800aa56:	d10c      	bne.n	800aa72 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800aa58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d109      	bne.n	800aa72 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800aa5e:	4b79      	ldr	r3, [pc, #484]	@ (800ac44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	08db      	lsrs	r3, r3, #3
 800aa64:	f003 0303 	and.w	r3, r3, #3
 800aa68:	4a77      	ldr	r2, [pc, #476]	@ (800ac48 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800aa6a:	fa22 f303 	lsr.w	r3, r2, r3
 800aa6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aa70:	e01e      	b.n	800aab0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800aa72:	4b74      	ldr	r3, [pc, #464]	@ (800ac44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aa7a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aa7e:	d106      	bne.n	800aa8e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800aa80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa82:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800aa86:	d102      	bne.n	800aa8e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800aa88:	4b70      	ldr	r3, [pc, #448]	@ (800ac4c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800aa8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aa8c:	e010      	b.n	800aab0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800aa8e:	4b6d      	ldr	r3, [pc, #436]	@ (800ac44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aa96:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aa9a:	d106      	bne.n	800aaaa <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800aa9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa9e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aaa2:	d102      	bne.n	800aaaa <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800aaa4:	4b6a      	ldr	r3, [pc, #424]	@ (800ac50 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800aaa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aaa8:	e002      	b.n	800aab0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800aaaa:	2300      	movs	r3, #0
 800aaac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800aaae:	e122      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800aab0:	e121      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800aab2:	2300      	movs	r3, #0
 800aab4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aab6:	e11e      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800aab8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aabc:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800aac0:	430b      	orrs	r3, r1
 800aac2:	d133      	bne.n	800ab2c <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800aac4:	4b5f      	ldr	r3, [pc, #380]	@ (800ac44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aac6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aac8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800aacc:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800aace:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d004      	beq.n	800aade <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800aad4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aad6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aada:	d012      	beq.n	800ab02 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800aadc:	e023      	b.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800aade:	4b59      	ldr	r3, [pc, #356]	@ (800ac44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aae6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800aaea:	d107      	bne.n	800aafc <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800aaec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800aaf0:	4618      	mov	r0, r3
 800aaf2:	f000 fbc7 	bl	800b284 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800aaf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aaf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aafa:	e0fc      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aafc:	2300      	movs	r3, #0
 800aafe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab00:	e0f9      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ab02:	4b50      	ldr	r3, [pc, #320]	@ (800ac44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ab0a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ab0e:	d107      	bne.n	800ab20 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ab10:	f107 0318 	add.w	r3, r7, #24
 800ab14:	4618      	mov	r0, r3
 800ab16:	f000 f90d 	bl	800ad34 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800ab1a:	6a3b      	ldr	r3, [r7, #32]
 800ab1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ab1e:	e0ea      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ab20:	2300      	movs	r3, #0
 800ab22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab24:	e0e7      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800ab26:	2300      	movs	r3, #0
 800ab28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab2a:	e0e4      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800ab2c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ab30:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800ab34:	430b      	orrs	r3, r1
 800ab36:	f040 808d 	bne.w	800ac54 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800ab3a:	4b42      	ldr	r3, [pc, #264]	@ (800ac44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ab3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ab3e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800ab42:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800ab44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab46:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ab4a:	d06b      	beq.n	800ac24 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800ab4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab4e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ab52:	d874      	bhi.n	800ac3e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800ab54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ab5a:	d056      	beq.n	800ac0a <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800ab5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ab62:	d86c      	bhi.n	800ac3e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800ab64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab66:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800ab6a:	d03b      	beq.n	800abe4 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800ab6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab6e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800ab72:	d864      	bhi.n	800ac3e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800ab74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab76:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ab7a:	d021      	beq.n	800abc0 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800ab7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab7e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ab82:	d85c      	bhi.n	800ac3e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800ab84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d004      	beq.n	800ab94 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800ab8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab8c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ab90:	d004      	beq.n	800ab9c <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800ab92:	e054      	b.n	800ac3e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800ab94:	f000 f8b8 	bl	800ad08 <HAL_RCCEx_GetD3PCLK1Freq>
 800ab98:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ab9a:	e0ac      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ab9c:	4b29      	ldr	r3, [pc, #164]	@ (800ac44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800aba4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800aba8:	d107      	bne.n	800abba <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800abaa:	f107 0318 	add.w	r3, r7, #24
 800abae:	4618      	mov	r0, r3
 800abb0:	f000 f8c0 	bl	800ad34 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800abb4:	69fb      	ldr	r3, [r7, #28]
 800abb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800abb8:	e09d      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800abba:	2300      	movs	r3, #0
 800abbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800abbe:	e09a      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800abc0:	4b20      	ldr	r3, [pc, #128]	@ (800ac44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800abc8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800abcc:	d107      	bne.n	800abde <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800abce:	f107 030c 	add.w	r3, r7, #12
 800abd2:	4618      	mov	r0, r3
 800abd4:	f000 fa02 	bl	800afdc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800abd8:	693b      	ldr	r3, [r7, #16]
 800abda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800abdc:	e08b      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800abde:	2300      	movs	r3, #0
 800abe0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800abe2:	e088      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800abe4:	4b17      	ldr	r3, [pc, #92]	@ (800ac44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	f003 0304 	and.w	r3, r3, #4
 800abec:	2b04      	cmp	r3, #4
 800abee:	d109      	bne.n	800ac04 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800abf0:	4b14      	ldr	r3, [pc, #80]	@ (800ac44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	08db      	lsrs	r3, r3, #3
 800abf6:	f003 0303 	and.w	r3, r3, #3
 800abfa:	4a13      	ldr	r2, [pc, #76]	@ (800ac48 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800abfc:	fa22 f303 	lsr.w	r3, r2, r3
 800ac00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ac02:	e078      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ac04:	2300      	movs	r3, #0
 800ac06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac08:	e075      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800ac0a:	4b0e      	ldr	r3, [pc, #56]	@ (800ac44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ac12:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ac16:	d102      	bne.n	800ac1e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800ac18:	4b0c      	ldr	r3, [pc, #48]	@ (800ac4c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800ac1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ac1c:	e06b      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ac1e:	2300      	movs	r3, #0
 800ac20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac22:	e068      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800ac24:	4b07      	ldr	r3, [pc, #28]	@ (800ac44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ac2c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ac30:	d102      	bne.n	800ac38 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800ac32:	4b07      	ldr	r3, [pc, #28]	@ (800ac50 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800ac34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ac36:	e05e      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ac38:	2300      	movs	r3, #0
 800ac3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac3c:	e05b      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800ac3e:	2300      	movs	r3, #0
 800ac40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac42:	e058      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ac44:	58024400 	.word	0x58024400
 800ac48:	03d09000 	.word	0x03d09000
 800ac4c:	003d0900 	.word	0x003d0900
 800ac50:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800ac54:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ac58:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800ac5c:	430b      	orrs	r3, r1
 800ac5e:	d148      	bne.n	800acf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800ac60:	4b27      	ldr	r3, [pc, #156]	@ (800ad00 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800ac62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ac64:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ac68:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800ac6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac6c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ac70:	d02a      	beq.n	800acc8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800ac72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac74:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ac78:	d838      	bhi.n	800acec <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800ac7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d004      	beq.n	800ac8a <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800ac80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac82:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ac86:	d00d      	beq.n	800aca4 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800ac88:	e030      	b.n	800acec <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800ac8a:	4b1d      	ldr	r3, [pc, #116]	@ (800ad00 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ac92:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ac96:	d102      	bne.n	800ac9e <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800ac98:	4b1a      	ldr	r3, [pc, #104]	@ (800ad04 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800ac9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ac9c:	e02b      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ac9e:	2300      	movs	r3, #0
 800aca0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aca2:	e028      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800aca4:	4b16      	ldr	r3, [pc, #88]	@ (800ad00 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800acac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800acb0:	d107      	bne.n	800acc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800acb2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800acb6:	4618      	mov	r0, r3
 800acb8:	f000 fae4 	bl	800b284 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800acbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800acc0:	e019      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800acc2:	2300      	movs	r3, #0
 800acc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800acc6:	e016      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800acc8:	4b0d      	ldr	r3, [pc, #52]	@ (800ad00 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800acd0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800acd4:	d107      	bne.n	800ace6 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800acd6:	f107 0318 	add.w	r3, r7, #24
 800acda:	4618      	mov	r0, r3
 800acdc:	f000 f82a 	bl	800ad34 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800ace0:	69fb      	ldr	r3, [r7, #28]
 800ace2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ace4:	e007      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ace6:	2300      	movs	r3, #0
 800ace8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800acea:	e004      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800acec:	2300      	movs	r3, #0
 800acee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800acf0:	e001      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800acf2:	2300      	movs	r3, #0
 800acf4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800acf6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800acf8:	4618      	mov	r0, r3
 800acfa:	3740      	adds	r7, #64	@ 0x40
 800acfc:	46bd      	mov	sp, r7
 800acfe:	bd80      	pop	{r7, pc}
 800ad00:	58024400 	.word	0x58024400
 800ad04:	017d7840 	.word	0x017d7840

0800ad08 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800ad08:	b580      	push	{r7, lr}
 800ad0a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800ad0c:	f7fe f816 	bl	8008d3c <HAL_RCC_GetHCLKFreq>
 800ad10:	4602      	mov	r2, r0
 800ad12:	4b06      	ldr	r3, [pc, #24]	@ (800ad2c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800ad14:	6a1b      	ldr	r3, [r3, #32]
 800ad16:	091b      	lsrs	r3, r3, #4
 800ad18:	f003 0307 	and.w	r3, r3, #7
 800ad1c:	4904      	ldr	r1, [pc, #16]	@ (800ad30 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800ad1e:	5ccb      	ldrb	r3, [r1, r3]
 800ad20:	f003 031f 	and.w	r3, r3, #31
 800ad24:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800ad28:	4618      	mov	r0, r3
 800ad2a:	bd80      	pop	{r7, pc}
 800ad2c:	58024400 	.word	0x58024400
 800ad30:	08017ac0 	.word	0x08017ac0

0800ad34 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800ad34:	b480      	push	{r7}
 800ad36:	b089      	sub	sp, #36	@ 0x24
 800ad38:	af00      	add	r7, sp, #0
 800ad3a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ad3c:	4ba1      	ldr	r3, [pc, #644]	@ (800afc4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ad3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad40:	f003 0303 	and.w	r3, r3, #3
 800ad44:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800ad46:	4b9f      	ldr	r3, [pc, #636]	@ (800afc4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ad48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad4a:	0b1b      	lsrs	r3, r3, #12
 800ad4c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ad50:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800ad52:	4b9c      	ldr	r3, [pc, #624]	@ (800afc4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ad54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad56:	091b      	lsrs	r3, r3, #4
 800ad58:	f003 0301 	and.w	r3, r3, #1
 800ad5c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800ad5e:	4b99      	ldr	r3, [pc, #612]	@ (800afc4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ad60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad62:	08db      	lsrs	r3, r3, #3
 800ad64:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ad68:	693a      	ldr	r2, [r7, #16]
 800ad6a:	fb02 f303 	mul.w	r3, r2, r3
 800ad6e:	ee07 3a90 	vmov	s15, r3
 800ad72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ad76:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800ad7a:	697b      	ldr	r3, [r7, #20]
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	f000 8111 	beq.w	800afa4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800ad82:	69bb      	ldr	r3, [r7, #24]
 800ad84:	2b02      	cmp	r3, #2
 800ad86:	f000 8083 	beq.w	800ae90 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800ad8a:	69bb      	ldr	r3, [r7, #24]
 800ad8c:	2b02      	cmp	r3, #2
 800ad8e:	f200 80a1 	bhi.w	800aed4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800ad92:	69bb      	ldr	r3, [r7, #24]
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d003      	beq.n	800ada0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800ad98:	69bb      	ldr	r3, [r7, #24]
 800ad9a:	2b01      	cmp	r3, #1
 800ad9c:	d056      	beq.n	800ae4c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800ad9e:	e099      	b.n	800aed4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ada0:	4b88      	ldr	r3, [pc, #544]	@ (800afc4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	f003 0320 	and.w	r3, r3, #32
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d02d      	beq.n	800ae08 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800adac:	4b85      	ldr	r3, [pc, #532]	@ (800afc4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	08db      	lsrs	r3, r3, #3
 800adb2:	f003 0303 	and.w	r3, r3, #3
 800adb6:	4a84      	ldr	r2, [pc, #528]	@ (800afc8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800adb8:	fa22 f303 	lsr.w	r3, r2, r3
 800adbc:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800adbe:	68bb      	ldr	r3, [r7, #8]
 800adc0:	ee07 3a90 	vmov	s15, r3
 800adc4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800adc8:	697b      	ldr	r3, [r7, #20]
 800adca:	ee07 3a90 	vmov	s15, r3
 800adce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800add2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800add6:	4b7b      	ldr	r3, [pc, #492]	@ (800afc4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800add8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800adda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800adde:	ee07 3a90 	vmov	s15, r3
 800ade2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ade6:	ed97 6a03 	vldr	s12, [r7, #12]
 800adea:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800afcc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800adee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800adf2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800adf6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800adfa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800adfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ae02:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800ae06:	e087      	b.n	800af18 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800ae08:	697b      	ldr	r3, [r7, #20]
 800ae0a:	ee07 3a90 	vmov	s15, r3
 800ae0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ae12:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800afd0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800ae16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ae1a:	4b6a      	ldr	r3, [pc, #424]	@ (800afc4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ae1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ae22:	ee07 3a90 	vmov	s15, r3
 800ae26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ae2a:	ed97 6a03 	vldr	s12, [r7, #12]
 800ae2e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800afcc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ae32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ae36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ae3a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ae3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ae42:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ae46:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ae4a:	e065      	b.n	800af18 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800ae4c:	697b      	ldr	r3, [r7, #20]
 800ae4e:	ee07 3a90 	vmov	s15, r3
 800ae52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ae56:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800afd4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800ae5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ae5e:	4b59      	ldr	r3, [pc, #356]	@ (800afc4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ae60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ae66:	ee07 3a90 	vmov	s15, r3
 800ae6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ae6e:	ed97 6a03 	vldr	s12, [r7, #12]
 800ae72:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800afcc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ae76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ae7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ae7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ae82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ae86:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ae8a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ae8e:	e043      	b.n	800af18 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800ae90:	697b      	ldr	r3, [r7, #20]
 800ae92:	ee07 3a90 	vmov	s15, r3
 800ae96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ae9a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800afd8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800ae9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800aea2:	4b48      	ldr	r3, [pc, #288]	@ (800afc4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800aea4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aea6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aeaa:	ee07 3a90 	vmov	s15, r3
 800aeae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aeb2:	ed97 6a03 	vldr	s12, [r7, #12]
 800aeb6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800afcc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800aeba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800aebe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800aec2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800aec6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aeca:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aece:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800aed2:	e021      	b.n	800af18 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800aed4:	697b      	ldr	r3, [r7, #20]
 800aed6:	ee07 3a90 	vmov	s15, r3
 800aeda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aede:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800afd4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800aee2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800aee6:	4b37      	ldr	r3, [pc, #220]	@ (800afc4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800aee8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aeea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aeee:	ee07 3a90 	vmov	s15, r3
 800aef2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aef6:	ed97 6a03 	vldr	s12, [r7, #12]
 800aefa:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800afcc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800aefe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800af02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800af06:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800af0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800af0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800af12:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800af16:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800af18:	4b2a      	ldr	r3, [pc, #168]	@ (800afc4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800af1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af1c:	0a5b      	lsrs	r3, r3, #9
 800af1e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800af22:	ee07 3a90 	vmov	s15, r3
 800af26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af2a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800af2e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800af32:	edd7 6a07 	vldr	s13, [r7, #28]
 800af36:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800af3a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800af3e:	ee17 2a90 	vmov	r2, s15
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800af46:	4b1f      	ldr	r3, [pc, #124]	@ (800afc4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800af48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af4a:	0c1b      	lsrs	r3, r3, #16
 800af4c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800af50:	ee07 3a90 	vmov	s15, r3
 800af54:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af58:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800af5c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800af60:	edd7 6a07 	vldr	s13, [r7, #28]
 800af64:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800af68:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800af6c:	ee17 2a90 	vmov	r2, s15
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800af74:	4b13      	ldr	r3, [pc, #76]	@ (800afc4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800af76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af78:	0e1b      	lsrs	r3, r3, #24
 800af7a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800af7e:	ee07 3a90 	vmov	s15, r3
 800af82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af86:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800af8a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800af8e:	edd7 6a07 	vldr	s13, [r7, #28]
 800af92:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800af96:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800af9a:	ee17 2a90 	vmov	r2, s15
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800afa2:	e008      	b.n	800afb6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	2200      	movs	r2, #0
 800afa8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	2200      	movs	r2, #0
 800afae:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	2200      	movs	r2, #0
 800afb4:	609a      	str	r2, [r3, #8]
}
 800afb6:	bf00      	nop
 800afb8:	3724      	adds	r7, #36	@ 0x24
 800afba:	46bd      	mov	sp, r7
 800afbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afc0:	4770      	bx	lr
 800afc2:	bf00      	nop
 800afc4:	58024400 	.word	0x58024400
 800afc8:	03d09000 	.word	0x03d09000
 800afcc:	46000000 	.word	0x46000000
 800afd0:	4c742400 	.word	0x4c742400
 800afd4:	4a742400 	.word	0x4a742400
 800afd8:	4bbebc20 	.word	0x4bbebc20

0800afdc <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800afdc:	b480      	push	{r7}
 800afde:	b089      	sub	sp, #36	@ 0x24
 800afe0:	af00      	add	r7, sp, #0
 800afe2:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800afe4:	4ba1      	ldr	r3, [pc, #644]	@ (800b26c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800afe6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afe8:	f003 0303 	and.w	r3, r3, #3
 800afec:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800afee:	4b9f      	ldr	r3, [pc, #636]	@ (800b26c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800aff0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aff2:	0d1b      	lsrs	r3, r3, #20
 800aff4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800aff8:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800affa:	4b9c      	ldr	r3, [pc, #624]	@ (800b26c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800affc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800affe:	0a1b      	lsrs	r3, r3, #8
 800b000:	f003 0301 	and.w	r3, r3, #1
 800b004:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800b006:	4b99      	ldr	r3, [pc, #612]	@ (800b26c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b008:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b00a:	08db      	lsrs	r3, r3, #3
 800b00c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b010:	693a      	ldr	r2, [r7, #16]
 800b012:	fb02 f303 	mul.w	r3, r2, r3
 800b016:	ee07 3a90 	vmov	s15, r3
 800b01a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b01e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800b022:	697b      	ldr	r3, [r7, #20]
 800b024:	2b00      	cmp	r3, #0
 800b026:	f000 8111 	beq.w	800b24c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800b02a:	69bb      	ldr	r3, [r7, #24]
 800b02c:	2b02      	cmp	r3, #2
 800b02e:	f000 8083 	beq.w	800b138 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800b032:	69bb      	ldr	r3, [r7, #24]
 800b034:	2b02      	cmp	r3, #2
 800b036:	f200 80a1 	bhi.w	800b17c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800b03a:	69bb      	ldr	r3, [r7, #24]
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	d003      	beq.n	800b048 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800b040:	69bb      	ldr	r3, [r7, #24]
 800b042:	2b01      	cmp	r3, #1
 800b044:	d056      	beq.n	800b0f4 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800b046:	e099      	b.n	800b17c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b048:	4b88      	ldr	r3, [pc, #544]	@ (800b26c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	f003 0320 	and.w	r3, r3, #32
 800b050:	2b00      	cmp	r3, #0
 800b052:	d02d      	beq.n	800b0b0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b054:	4b85      	ldr	r3, [pc, #532]	@ (800b26c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b056:	681b      	ldr	r3, [r3, #0]
 800b058:	08db      	lsrs	r3, r3, #3
 800b05a:	f003 0303 	and.w	r3, r3, #3
 800b05e:	4a84      	ldr	r2, [pc, #528]	@ (800b270 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800b060:	fa22 f303 	lsr.w	r3, r2, r3
 800b064:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b066:	68bb      	ldr	r3, [r7, #8]
 800b068:	ee07 3a90 	vmov	s15, r3
 800b06c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b070:	697b      	ldr	r3, [r7, #20]
 800b072:	ee07 3a90 	vmov	s15, r3
 800b076:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b07a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b07e:	4b7b      	ldr	r3, [pc, #492]	@ (800b26c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b080:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b082:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b086:	ee07 3a90 	vmov	s15, r3
 800b08a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b08e:	ed97 6a03 	vldr	s12, [r7, #12]
 800b092:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800b274 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b096:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b09a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b09e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b0a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b0a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b0aa:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b0ae:	e087      	b.n	800b1c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b0b0:	697b      	ldr	r3, [r7, #20]
 800b0b2:	ee07 3a90 	vmov	s15, r3
 800b0b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b0ba:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800b278 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800b0be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b0c2:	4b6a      	ldr	r3, [pc, #424]	@ (800b26c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b0c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b0c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b0ca:	ee07 3a90 	vmov	s15, r3
 800b0ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b0d2:	ed97 6a03 	vldr	s12, [r7, #12]
 800b0d6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800b274 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b0da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b0de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b0e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b0e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b0ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b0ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b0f2:	e065      	b.n	800b1c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b0f4:	697b      	ldr	r3, [r7, #20]
 800b0f6:	ee07 3a90 	vmov	s15, r3
 800b0fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b0fe:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800b27c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b102:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b106:	4b59      	ldr	r3, [pc, #356]	@ (800b26c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b108:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b10a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b10e:	ee07 3a90 	vmov	s15, r3
 800b112:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b116:	ed97 6a03 	vldr	s12, [r7, #12]
 800b11a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800b274 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b11e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b122:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b126:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b12a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b12e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b132:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b136:	e043      	b.n	800b1c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b138:	697b      	ldr	r3, [r7, #20]
 800b13a:	ee07 3a90 	vmov	s15, r3
 800b13e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b142:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800b280 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800b146:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b14a:	4b48      	ldr	r3, [pc, #288]	@ (800b26c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b14c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b14e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b152:	ee07 3a90 	vmov	s15, r3
 800b156:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b15a:	ed97 6a03 	vldr	s12, [r7, #12]
 800b15e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800b274 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b162:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b166:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b16a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b16e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b172:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b176:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b17a:	e021      	b.n	800b1c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b17c:	697b      	ldr	r3, [r7, #20]
 800b17e:	ee07 3a90 	vmov	s15, r3
 800b182:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b186:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800b27c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b18a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b18e:	4b37      	ldr	r3, [pc, #220]	@ (800b26c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b192:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b196:	ee07 3a90 	vmov	s15, r3
 800b19a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b19e:	ed97 6a03 	vldr	s12, [r7, #12]
 800b1a2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800b274 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b1a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b1aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b1ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b1b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b1b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b1ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b1be:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800b1c0:	4b2a      	ldr	r3, [pc, #168]	@ (800b26c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b1c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b1c4:	0a5b      	lsrs	r3, r3, #9
 800b1c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b1ca:	ee07 3a90 	vmov	s15, r3
 800b1ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b1d2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b1d6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b1da:	edd7 6a07 	vldr	s13, [r7, #28]
 800b1de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b1e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b1e6:	ee17 2a90 	vmov	r2, s15
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800b1ee:	4b1f      	ldr	r3, [pc, #124]	@ (800b26c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b1f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b1f2:	0c1b      	lsrs	r3, r3, #16
 800b1f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b1f8:	ee07 3a90 	vmov	s15, r3
 800b1fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b200:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b204:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b208:	edd7 6a07 	vldr	s13, [r7, #28]
 800b20c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b210:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b214:	ee17 2a90 	vmov	r2, s15
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800b21c:	4b13      	ldr	r3, [pc, #76]	@ (800b26c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b21e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b220:	0e1b      	lsrs	r3, r3, #24
 800b222:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b226:	ee07 3a90 	vmov	s15, r3
 800b22a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b22e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b232:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b236:	edd7 6a07 	vldr	s13, [r7, #28]
 800b23a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b23e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b242:	ee17 2a90 	vmov	r2, s15
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800b24a:	e008      	b.n	800b25e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	2200      	movs	r2, #0
 800b250:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	2200      	movs	r2, #0
 800b256:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	2200      	movs	r2, #0
 800b25c:	609a      	str	r2, [r3, #8]
}
 800b25e:	bf00      	nop
 800b260:	3724      	adds	r7, #36	@ 0x24
 800b262:	46bd      	mov	sp, r7
 800b264:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b268:	4770      	bx	lr
 800b26a:	bf00      	nop
 800b26c:	58024400 	.word	0x58024400
 800b270:	03d09000 	.word	0x03d09000
 800b274:	46000000 	.word	0x46000000
 800b278:	4c742400 	.word	0x4c742400
 800b27c:	4a742400 	.word	0x4a742400
 800b280:	4bbebc20 	.word	0x4bbebc20

0800b284 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800b284:	b480      	push	{r7}
 800b286:	b089      	sub	sp, #36	@ 0x24
 800b288:	af00      	add	r7, sp, #0
 800b28a:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b28c:	4ba0      	ldr	r3, [pc, #640]	@ (800b510 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b28e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b290:	f003 0303 	and.w	r3, r3, #3
 800b294:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800b296:	4b9e      	ldr	r3, [pc, #632]	@ (800b510 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b298:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b29a:	091b      	lsrs	r3, r3, #4
 800b29c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b2a0:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800b2a2:	4b9b      	ldr	r3, [pc, #620]	@ (800b510 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b2a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b2a6:	f003 0301 	and.w	r3, r3, #1
 800b2aa:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800b2ac:	4b98      	ldr	r3, [pc, #608]	@ (800b510 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b2ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b2b0:	08db      	lsrs	r3, r3, #3
 800b2b2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b2b6:	693a      	ldr	r2, [r7, #16]
 800b2b8:	fb02 f303 	mul.w	r3, r2, r3
 800b2bc:	ee07 3a90 	vmov	s15, r3
 800b2c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b2c4:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800b2c8:	697b      	ldr	r3, [r7, #20]
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	f000 8111 	beq.w	800b4f2 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800b2d0:	69bb      	ldr	r3, [r7, #24]
 800b2d2:	2b02      	cmp	r3, #2
 800b2d4:	f000 8083 	beq.w	800b3de <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800b2d8:	69bb      	ldr	r3, [r7, #24]
 800b2da:	2b02      	cmp	r3, #2
 800b2dc:	f200 80a1 	bhi.w	800b422 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800b2e0:	69bb      	ldr	r3, [r7, #24]
 800b2e2:	2b00      	cmp	r3, #0
 800b2e4:	d003      	beq.n	800b2ee <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800b2e6:	69bb      	ldr	r3, [r7, #24]
 800b2e8:	2b01      	cmp	r3, #1
 800b2ea:	d056      	beq.n	800b39a <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800b2ec:	e099      	b.n	800b422 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b2ee:	4b88      	ldr	r3, [pc, #544]	@ (800b510 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	f003 0320 	and.w	r3, r3, #32
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	d02d      	beq.n	800b356 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b2fa:	4b85      	ldr	r3, [pc, #532]	@ (800b510 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	08db      	lsrs	r3, r3, #3
 800b300:	f003 0303 	and.w	r3, r3, #3
 800b304:	4a83      	ldr	r2, [pc, #524]	@ (800b514 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800b306:	fa22 f303 	lsr.w	r3, r2, r3
 800b30a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b30c:	68bb      	ldr	r3, [r7, #8]
 800b30e:	ee07 3a90 	vmov	s15, r3
 800b312:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b316:	697b      	ldr	r3, [r7, #20]
 800b318:	ee07 3a90 	vmov	s15, r3
 800b31c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b320:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b324:	4b7a      	ldr	r3, [pc, #488]	@ (800b510 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b326:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b328:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b32c:	ee07 3a90 	vmov	s15, r3
 800b330:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b334:	ed97 6a03 	vldr	s12, [r7, #12]
 800b338:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800b518 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b33c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b340:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b344:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b348:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b34c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b350:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b354:	e087      	b.n	800b466 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b356:	697b      	ldr	r3, [r7, #20]
 800b358:	ee07 3a90 	vmov	s15, r3
 800b35c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b360:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800b51c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800b364:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b368:	4b69      	ldr	r3, [pc, #420]	@ (800b510 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b36a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b36c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b370:	ee07 3a90 	vmov	s15, r3
 800b374:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b378:	ed97 6a03 	vldr	s12, [r7, #12]
 800b37c:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800b518 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b380:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b384:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b388:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b38c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b390:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b394:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b398:	e065      	b.n	800b466 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b39a:	697b      	ldr	r3, [r7, #20]
 800b39c:	ee07 3a90 	vmov	s15, r3
 800b3a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b3a4:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800b520 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800b3a8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b3ac:	4b58      	ldr	r3, [pc, #352]	@ (800b510 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b3ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b3b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b3b4:	ee07 3a90 	vmov	s15, r3
 800b3b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b3bc:	ed97 6a03 	vldr	s12, [r7, #12]
 800b3c0:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800b518 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b3c4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b3c8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b3cc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b3d0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b3d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b3d8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b3dc:	e043      	b.n	800b466 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b3de:	697b      	ldr	r3, [r7, #20]
 800b3e0:	ee07 3a90 	vmov	s15, r3
 800b3e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b3e8:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800b524 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800b3ec:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b3f0:	4b47      	ldr	r3, [pc, #284]	@ (800b510 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b3f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b3f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b3f8:	ee07 3a90 	vmov	s15, r3
 800b3fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b400:	ed97 6a03 	vldr	s12, [r7, #12]
 800b404:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800b518 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b408:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b40c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b410:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b414:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b418:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b41c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b420:	e021      	b.n	800b466 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b422:	697b      	ldr	r3, [r7, #20]
 800b424:	ee07 3a90 	vmov	s15, r3
 800b428:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b42c:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800b51c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800b430:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b434:	4b36      	ldr	r3, [pc, #216]	@ (800b510 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b436:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b438:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b43c:	ee07 3a90 	vmov	s15, r3
 800b440:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b444:	ed97 6a03 	vldr	s12, [r7, #12]
 800b448:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800b518 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b44c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b450:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b454:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b458:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b45c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b460:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b464:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800b466:	4b2a      	ldr	r3, [pc, #168]	@ (800b510 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b46a:	0a5b      	lsrs	r3, r3, #9
 800b46c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b470:	ee07 3a90 	vmov	s15, r3
 800b474:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b478:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b47c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b480:	edd7 6a07 	vldr	s13, [r7, #28]
 800b484:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b488:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b48c:	ee17 2a90 	vmov	r2, s15
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800b494:	4b1e      	ldr	r3, [pc, #120]	@ (800b510 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b496:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b498:	0c1b      	lsrs	r3, r3, #16
 800b49a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b49e:	ee07 3a90 	vmov	s15, r3
 800b4a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b4a6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b4aa:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b4ae:	edd7 6a07 	vldr	s13, [r7, #28]
 800b4b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b4b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b4ba:	ee17 2a90 	vmov	r2, s15
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800b4c2:	4b13      	ldr	r3, [pc, #76]	@ (800b510 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b4c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b4c6:	0e1b      	lsrs	r3, r3, #24
 800b4c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b4cc:	ee07 3a90 	vmov	s15, r3
 800b4d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b4d4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b4d8:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b4dc:	edd7 6a07 	vldr	s13, [r7, #28]
 800b4e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b4e4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b4e8:	ee17 2a90 	vmov	r2, s15
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800b4f0:	e008      	b.n	800b504 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	2200      	movs	r2, #0
 800b4f6:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	2200      	movs	r2, #0
 800b4fc:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	2200      	movs	r2, #0
 800b502:	609a      	str	r2, [r3, #8]
}
 800b504:	bf00      	nop
 800b506:	3724      	adds	r7, #36	@ 0x24
 800b508:	46bd      	mov	sp, r7
 800b50a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b50e:	4770      	bx	lr
 800b510:	58024400 	.word	0x58024400
 800b514:	03d09000 	.word	0x03d09000
 800b518:	46000000 	.word	0x46000000
 800b51c:	4c742400 	.word	0x4c742400
 800b520:	4a742400 	.word	0x4a742400
 800b524:	4bbebc20 	.word	0x4bbebc20

0800b528 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800b528:	b580      	push	{r7, lr}
 800b52a:	b084      	sub	sp, #16
 800b52c:	af00      	add	r7, sp, #0
 800b52e:	6078      	str	r0, [r7, #4]
 800b530:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b532:	2300      	movs	r3, #0
 800b534:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b536:	4b53      	ldr	r3, [pc, #332]	@ (800b684 <RCCEx_PLL2_Config+0x15c>)
 800b538:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b53a:	f003 0303 	and.w	r3, r3, #3
 800b53e:	2b03      	cmp	r3, #3
 800b540:	d101      	bne.n	800b546 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800b542:	2301      	movs	r3, #1
 800b544:	e099      	b.n	800b67a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800b546:	4b4f      	ldr	r3, [pc, #316]	@ (800b684 <RCCEx_PLL2_Config+0x15c>)
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	4a4e      	ldr	r2, [pc, #312]	@ (800b684 <RCCEx_PLL2_Config+0x15c>)
 800b54c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b550:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b552:	f7f5 f939 	bl	80007c8 <HAL_GetTick>
 800b556:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b558:	e008      	b.n	800b56c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b55a:	f7f5 f935 	bl	80007c8 <HAL_GetTick>
 800b55e:	4602      	mov	r2, r0
 800b560:	68bb      	ldr	r3, [r7, #8]
 800b562:	1ad3      	subs	r3, r2, r3
 800b564:	2b02      	cmp	r3, #2
 800b566:	d901      	bls.n	800b56c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b568:	2303      	movs	r3, #3
 800b56a:	e086      	b.n	800b67a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b56c:	4b45      	ldr	r3, [pc, #276]	@ (800b684 <RCCEx_PLL2_Config+0x15c>)
 800b56e:	681b      	ldr	r3, [r3, #0]
 800b570:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b574:	2b00      	cmp	r3, #0
 800b576:	d1f0      	bne.n	800b55a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800b578:	4b42      	ldr	r3, [pc, #264]	@ (800b684 <RCCEx_PLL2_Config+0x15c>)
 800b57a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b57c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	031b      	lsls	r3, r3, #12
 800b586:	493f      	ldr	r1, [pc, #252]	@ (800b684 <RCCEx_PLL2_Config+0x15c>)
 800b588:	4313      	orrs	r3, r2
 800b58a:	628b      	str	r3, [r1, #40]	@ 0x28
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	685b      	ldr	r3, [r3, #4]
 800b590:	3b01      	subs	r3, #1
 800b592:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	689b      	ldr	r3, [r3, #8]
 800b59a:	3b01      	subs	r3, #1
 800b59c:	025b      	lsls	r3, r3, #9
 800b59e:	b29b      	uxth	r3, r3
 800b5a0:	431a      	orrs	r2, r3
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	68db      	ldr	r3, [r3, #12]
 800b5a6:	3b01      	subs	r3, #1
 800b5a8:	041b      	lsls	r3, r3, #16
 800b5aa:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b5ae:	431a      	orrs	r2, r3
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	691b      	ldr	r3, [r3, #16]
 800b5b4:	3b01      	subs	r3, #1
 800b5b6:	061b      	lsls	r3, r3, #24
 800b5b8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800b5bc:	4931      	ldr	r1, [pc, #196]	@ (800b684 <RCCEx_PLL2_Config+0x15c>)
 800b5be:	4313      	orrs	r3, r2
 800b5c0:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800b5c2:	4b30      	ldr	r3, [pc, #192]	@ (800b684 <RCCEx_PLL2_Config+0x15c>)
 800b5c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5c6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	695b      	ldr	r3, [r3, #20]
 800b5ce:	492d      	ldr	r1, [pc, #180]	@ (800b684 <RCCEx_PLL2_Config+0x15c>)
 800b5d0:	4313      	orrs	r3, r2
 800b5d2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800b5d4:	4b2b      	ldr	r3, [pc, #172]	@ (800b684 <RCCEx_PLL2_Config+0x15c>)
 800b5d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5d8:	f023 0220 	bic.w	r2, r3, #32
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	699b      	ldr	r3, [r3, #24]
 800b5e0:	4928      	ldr	r1, [pc, #160]	@ (800b684 <RCCEx_PLL2_Config+0x15c>)
 800b5e2:	4313      	orrs	r3, r2
 800b5e4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800b5e6:	4b27      	ldr	r3, [pc, #156]	@ (800b684 <RCCEx_PLL2_Config+0x15c>)
 800b5e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5ea:	4a26      	ldr	r2, [pc, #152]	@ (800b684 <RCCEx_PLL2_Config+0x15c>)
 800b5ec:	f023 0310 	bic.w	r3, r3, #16
 800b5f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800b5f2:	4b24      	ldr	r3, [pc, #144]	@ (800b684 <RCCEx_PLL2_Config+0x15c>)
 800b5f4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b5f6:	4b24      	ldr	r3, [pc, #144]	@ (800b688 <RCCEx_PLL2_Config+0x160>)
 800b5f8:	4013      	ands	r3, r2
 800b5fa:	687a      	ldr	r2, [r7, #4]
 800b5fc:	69d2      	ldr	r2, [r2, #28]
 800b5fe:	00d2      	lsls	r2, r2, #3
 800b600:	4920      	ldr	r1, [pc, #128]	@ (800b684 <RCCEx_PLL2_Config+0x15c>)
 800b602:	4313      	orrs	r3, r2
 800b604:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800b606:	4b1f      	ldr	r3, [pc, #124]	@ (800b684 <RCCEx_PLL2_Config+0x15c>)
 800b608:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b60a:	4a1e      	ldr	r2, [pc, #120]	@ (800b684 <RCCEx_PLL2_Config+0x15c>)
 800b60c:	f043 0310 	orr.w	r3, r3, #16
 800b610:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800b612:	683b      	ldr	r3, [r7, #0]
 800b614:	2b00      	cmp	r3, #0
 800b616:	d106      	bne.n	800b626 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800b618:	4b1a      	ldr	r3, [pc, #104]	@ (800b684 <RCCEx_PLL2_Config+0x15c>)
 800b61a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b61c:	4a19      	ldr	r2, [pc, #100]	@ (800b684 <RCCEx_PLL2_Config+0x15c>)
 800b61e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b622:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b624:	e00f      	b.n	800b646 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800b626:	683b      	ldr	r3, [r7, #0]
 800b628:	2b01      	cmp	r3, #1
 800b62a:	d106      	bne.n	800b63a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800b62c:	4b15      	ldr	r3, [pc, #84]	@ (800b684 <RCCEx_PLL2_Config+0x15c>)
 800b62e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b630:	4a14      	ldr	r2, [pc, #80]	@ (800b684 <RCCEx_PLL2_Config+0x15c>)
 800b632:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b636:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b638:	e005      	b.n	800b646 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800b63a:	4b12      	ldr	r3, [pc, #72]	@ (800b684 <RCCEx_PLL2_Config+0x15c>)
 800b63c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b63e:	4a11      	ldr	r2, [pc, #68]	@ (800b684 <RCCEx_PLL2_Config+0x15c>)
 800b640:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b644:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800b646:	4b0f      	ldr	r3, [pc, #60]	@ (800b684 <RCCEx_PLL2_Config+0x15c>)
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	4a0e      	ldr	r2, [pc, #56]	@ (800b684 <RCCEx_PLL2_Config+0x15c>)
 800b64c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b650:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b652:	f7f5 f8b9 	bl	80007c8 <HAL_GetTick>
 800b656:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b658:	e008      	b.n	800b66c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b65a:	f7f5 f8b5 	bl	80007c8 <HAL_GetTick>
 800b65e:	4602      	mov	r2, r0
 800b660:	68bb      	ldr	r3, [r7, #8]
 800b662:	1ad3      	subs	r3, r2, r3
 800b664:	2b02      	cmp	r3, #2
 800b666:	d901      	bls.n	800b66c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800b668:	2303      	movs	r3, #3
 800b66a:	e006      	b.n	800b67a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b66c:	4b05      	ldr	r3, [pc, #20]	@ (800b684 <RCCEx_PLL2_Config+0x15c>)
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b674:	2b00      	cmp	r3, #0
 800b676:	d0f0      	beq.n	800b65a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800b678:	7bfb      	ldrb	r3, [r7, #15]
}
 800b67a:	4618      	mov	r0, r3
 800b67c:	3710      	adds	r7, #16
 800b67e:	46bd      	mov	sp, r7
 800b680:	bd80      	pop	{r7, pc}
 800b682:	bf00      	nop
 800b684:	58024400 	.word	0x58024400
 800b688:	ffff0007 	.word	0xffff0007

0800b68c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800b68c:	b580      	push	{r7, lr}
 800b68e:	b084      	sub	sp, #16
 800b690:	af00      	add	r7, sp, #0
 800b692:	6078      	str	r0, [r7, #4]
 800b694:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b696:	2300      	movs	r3, #0
 800b698:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b69a:	4b53      	ldr	r3, [pc, #332]	@ (800b7e8 <RCCEx_PLL3_Config+0x15c>)
 800b69c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b69e:	f003 0303 	and.w	r3, r3, #3
 800b6a2:	2b03      	cmp	r3, #3
 800b6a4:	d101      	bne.n	800b6aa <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800b6a6:	2301      	movs	r3, #1
 800b6a8:	e099      	b.n	800b7de <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800b6aa:	4b4f      	ldr	r3, [pc, #316]	@ (800b7e8 <RCCEx_PLL3_Config+0x15c>)
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	4a4e      	ldr	r2, [pc, #312]	@ (800b7e8 <RCCEx_PLL3_Config+0x15c>)
 800b6b0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b6b4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b6b6:	f7f5 f887 	bl	80007c8 <HAL_GetTick>
 800b6ba:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b6bc:	e008      	b.n	800b6d0 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b6be:	f7f5 f883 	bl	80007c8 <HAL_GetTick>
 800b6c2:	4602      	mov	r2, r0
 800b6c4:	68bb      	ldr	r3, [r7, #8]
 800b6c6:	1ad3      	subs	r3, r2, r3
 800b6c8:	2b02      	cmp	r3, #2
 800b6ca:	d901      	bls.n	800b6d0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b6cc:	2303      	movs	r3, #3
 800b6ce:	e086      	b.n	800b7de <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b6d0:	4b45      	ldr	r3, [pc, #276]	@ (800b7e8 <RCCEx_PLL3_Config+0x15c>)
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d1f0      	bne.n	800b6be <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800b6dc:	4b42      	ldr	r3, [pc, #264]	@ (800b7e8 <RCCEx_PLL3_Config+0x15c>)
 800b6de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b6e0:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	051b      	lsls	r3, r3, #20
 800b6ea:	493f      	ldr	r1, [pc, #252]	@ (800b7e8 <RCCEx_PLL3_Config+0x15c>)
 800b6ec:	4313      	orrs	r3, r2
 800b6ee:	628b      	str	r3, [r1, #40]	@ 0x28
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	685b      	ldr	r3, [r3, #4]
 800b6f4:	3b01      	subs	r3, #1
 800b6f6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	689b      	ldr	r3, [r3, #8]
 800b6fe:	3b01      	subs	r3, #1
 800b700:	025b      	lsls	r3, r3, #9
 800b702:	b29b      	uxth	r3, r3
 800b704:	431a      	orrs	r2, r3
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	68db      	ldr	r3, [r3, #12]
 800b70a:	3b01      	subs	r3, #1
 800b70c:	041b      	lsls	r3, r3, #16
 800b70e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b712:	431a      	orrs	r2, r3
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	691b      	ldr	r3, [r3, #16]
 800b718:	3b01      	subs	r3, #1
 800b71a:	061b      	lsls	r3, r3, #24
 800b71c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800b720:	4931      	ldr	r1, [pc, #196]	@ (800b7e8 <RCCEx_PLL3_Config+0x15c>)
 800b722:	4313      	orrs	r3, r2
 800b724:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800b726:	4b30      	ldr	r3, [pc, #192]	@ (800b7e8 <RCCEx_PLL3_Config+0x15c>)
 800b728:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b72a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	695b      	ldr	r3, [r3, #20]
 800b732:	492d      	ldr	r1, [pc, #180]	@ (800b7e8 <RCCEx_PLL3_Config+0x15c>)
 800b734:	4313      	orrs	r3, r2
 800b736:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800b738:	4b2b      	ldr	r3, [pc, #172]	@ (800b7e8 <RCCEx_PLL3_Config+0x15c>)
 800b73a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b73c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	699b      	ldr	r3, [r3, #24]
 800b744:	4928      	ldr	r1, [pc, #160]	@ (800b7e8 <RCCEx_PLL3_Config+0x15c>)
 800b746:	4313      	orrs	r3, r2
 800b748:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800b74a:	4b27      	ldr	r3, [pc, #156]	@ (800b7e8 <RCCEx_PLL3_Config+0x15c>)
 800b74c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b74e:	4a26      	ldr	r2, [pc, #152]	@ (800b7e8 <RCCEx_PLL3_Config+0x15c>)
 800b750:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b754:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800b756:	4b24      	ldr	r3, [pc, #144]	@ (800b7e8 <RCCEx_PLL3_Config+0x15c>)
 800b758:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b75a:	4b24      	ldr	r3, [pc, #144]	@ (800b7ec <RCCEx_PLL3_Config+0x160>)
 800b75c:	4013      	ands	r3, r2
 800b75e:	687a      	ldr	r2, [r7, #4]
 800b760:	69d2      	ldr	r2, [r2, #28]
 800b762:	00d2      	lsls	r2, r2, #3
 800b764:	4920      	ldr	r1, [pc, #128]	@ (800b7e8 <RCCEx_PLL3_Config+0x15c>)
 800b766:	4313      	orrs	r3, r2
 800b768:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800b76a:	4b1f      	ldr	r3, [pc, #124]	@ (800b7e8 <RCCEx_PLL3_Config+0x15c>)
 800b76c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b76e:	4a1e      	ldr	r2, [pc, #120]	@ (800b7e8 <RCCEx_PLL3_Config+0x15c>)
 800b770:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b774:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800b776:	683b      	ldr	r3, [r7, #0]
 800b778:	2b00      	cmp	r3, #0
 800b77a:	d106      	bne.n	800b78a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800b77c:	4b1a      	ldr	r3, [pc, #104]	@ (800b7e8 <RCCEx_PLL3_Config+0x15c>)
 800b77e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b780:	4a19      	ldr	r2, [pc, #100]	@ (800b7e8 <RCCEx_PLL3_Config+0x15c>)
 800b782:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800b786:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b788:	e00f      	b.n	800b7aa <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800b78a:	683b      	ldr	r3, [r7, #0]
 800b78c:	2b01      	cmp	r3, #1
 800b78e:	d106      	bne.n	800b79e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800b790:	4b15      	ldr	r3, [pc, #84]	@ (800b7e8 <RCCEx_PLL3_Config+0x15c>)
 800b792:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b794:	4a14      	ldr	r2, [pc, #80]	@ (800b7e8 <RCCEx_PLL3_Config+0x15c>)
 800b796:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800b79a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b79c:	e005      	b.n	800b7aa <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800b79e:	4b12      	ldr	r3, [pc, #72]	@ (800b7e8 <RCCEx_PLL3_Config+0x15c>)
 800b7a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7a2:	4a11      	ldr	r2, [pc, #68]	@ (800b7e8 <RCCEx_PLL3_Config+0x15c>)
 800b7a4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b7a8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800b7aa:	4b0f      	ldr	r3, [pc, #60]	@ (800b7e8 <RCCEx_PLL3_Config+0x15c>)
 800b7ac:	681b      	ldr	r3, [r3, #0]
 800b7ae:	4a0e      	ldr	r2, [pc, #56]	@ (800b7e8 <RCCEx_PLL3_Config+0x15c>)
 800b7b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b7b4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b7b6:	f7f5 f807 	bl	80007c8 <HAL_GetTick>
 800b7ba:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b7bc:	e008      	b.n	800b7d0 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b7be:	f7f5 f803 	bl	80007c8 <HAL_GetTick>
 800b7c2:	4602      	mov	r2, r0
 800b7c4:	68bb      	ldr	r3, [r7, #8]
 800b7c6:	1ad3      	subs	r3, r2, r3
 800b7c8:	2b02      	cmp	r3, #2
 800b7ca:	d901      	bls.n	800b7d0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800b7cc:	2303      	movs	r3, #3
 800b7ce:	e006      	b.n	800b7de <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b7d0:	4b05      	ldr	r3, [pc, #20]	@ (800b7e8 <RCCEx_PLL3_Config+0x15c>)
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	d0f0      	beq.n	800b7be <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800b7dc:	7bfb      	ldrb	r3, [r7, #15]
}
 800b7de:	4618      	mov	r0, r3
 800b7e0:	3710      	adds	r7, #16
 800b7e2:	46bd      	mov	sp, r7
 800b7e4:	bd80      	pop	{r7, pc}
 800b7e6:	bf00      	nop
 800b7e8:	58024400 	.word	0x58024400
 800b7ec:	ffff0007 	.word	0xffff0007

0800b7f0 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800b7f0:	b580      	push	{r7, lr}
 800b7f2:	b08a      	sub	sp, #40	@ 0x28
 800b7f4:	af00      	add	r7, sp, #0
 800b7f6:	6078      	str	r0, [r7, #4]
  uint32_t ckstr_bits;
  uint32_t syncen_bits;
  SAI_TypeDef *SaiBaseAddress;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d101      	bne.n	800b802 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 800b7fe:	2301      	movs	r3, #1
 800b800:	e28e      	b.n	800bd20 <HAL_SAI_Init+0x530>
  assert_param(IS_SAI_BLOCK_FIRST_BIT(hsai->Init.FirstBit));
  assert_param(IS_SAI_BLOCK_CLOCK_STROBING(hsai->Init.ClockStrobing));
  assert_param(IS_SAI_BLOCK_SYNCHRO(hsai->Init.Synchro));
#if defined(SAI_VER_V2_X)
  /* SAI Peripheral version depends on STM32H7 device revision ID */
  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 800b802:	f7f5 f811 	bl	8000828 <HAL_GetREVID>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800b80c:	2b01      	cmp	r3, #1
 800b80e:	d113      	bne.n	800b838 <HAL_SAI_Init+0x48>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 or SAI4 sub-block A, in master RX mode with free protocol */
#if defined(SAI4)
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	681b      	ldr	r3, [r3, #0]
 800b814:	4a96      	ldr	r2, [pc, #600]	@ (800ba70 <HAL_SAI_Init+0x280>)
 800b816:	4293      	cmp	r3, r2
 800b818:	d004      	beq.n	800b824 <HAL_SAI_Init+0x34>
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	681b      	ldr	r3, [r3, #0]
 800b81e:	4a95      	ldr	r2, [pc, #596]	@ (800ba74 <HAL_SAI_Init+0x284>)
 800b820:	4293      	cmp	r3, r2
 800b822:	d107      	bne.n	800b834 <HAL_SAI_Init+0x44>
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	685b      	ldr	r3, [r3, #4]
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 800b828:	2b01      	cmp	r3, #1
 800b82a:	d103      	bne.n	800b834 <HAL_SAI_Init+0x44>
         (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 800b830:	2b00      	cmp	r3, #0
 800b832:	d001      	beq.n	800b838 <HAL_SAI_Init+0x48>
    {
      return HAL_ERROR;
 800b834:	2301      	movs	r3, #1
 800b836:	e273      	b.n	800bd20 <HAL_SAI_Init+0x530>
    }
#endif /* SAI4 */
  }

  /* Get the SAI base address according to the SAI handle */
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	4a8c      	ldr	r2, [pc, #560]	@ (800ba70 <HAL_SAI_Init+0x280>)
 800b83e:	4293      	cmp	r3, r2
 800b840:	d004      	beq.n	800b84c <HAL_SAI_Init+0x5c>
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	4a8c      	ldr	r2, [pc, #560]	@ (800ba78 <HAL_SAI_Init+0x288>)
 800b848:	4293      	cmp	r3, r2
 800b84a:	d102      	bne.n	800b852 <HAL_SAI_Init+0x62>
  {
    SaiBaseAddress = SAI1;
 800b84c:	4b8b      	ldr	r3, [pc, #556]	@ (800ba7c <HAL_SAI_Init+0x28c>)
 800b84e:	61bb      	str	r3, [r7, #24]
 800b850:	e028      	b.n	800b8a4 <HAL_SAI_Init+0xb4>
  }
#if defined(SAI2)
  else if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	4a8a      	ldr	r2, [pc, #552]	@ (800ba80 <HAL_SAI_Init+0x290>)
 800b858:	4293      	cmp	r3, r2
 800b85a:	d004      	beq.n	800b866 <HAL_SAI_Init+0x76>
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	4a88      	ldr	r2, [pc, #544]	@ (800ba84 <HAL_SAI_Init+0x294>)
 800b862:	4293      	cmp	r3, r2
 800b864:	d102      	bne.n	800b86c <HAL_SAI_Init+0x7c>
  {
    SaiBaseAddress = SAI2;
 800b866:	4b88      	ldr	r3, [pc, #544]	@ (800ba88 <HAL_SAI_Init+0x298>)
 800b868:	61bb      	str	r3, [r7, #24]
 800b86a:	e01b      	b.n	800b8a4 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI2 */
#if defined(SAI3)
  else if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	681b      	ldr	r3, [r3, #0]
 800b870:	4a86      	ldr	r2, [pc, #536]	@ (800ba8c <HAL_SAI_Init+0x29c>)
 800b872:	4293      	cmp	r3, r2
 800b874:	d004      	beq.n	800b880 <HAL_SAI_Init+0x90>
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	4a85      	ldr	r2, [pc, #532]	@ (800ba90 <HAL_SAI_Init+0x2a0>)
 800b87c:	4293      	cmp	r3, r2
 800b87e:	d102      	bne.n	800b886 <HAL_SAI_Init+0x96>
  {
    SaiBaseAddress = SAI3;
 800b880:	4b84      	ldr	r3, [pc, #528]	@ (800ba94 <HAL_SAI_Init+0x2a4>)
 800b882:	61bb      	str	r3, [r7, #24]
 800b884:	e00e      	b.n	800b8a4 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI3 */
#if defined(SAI4)
  else if ((hsai->Instance == SAI4_Block_A) || (hsai->Instance == SAI4_Block_B))
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	681b      	ldr	r3, [r3, #0]
 800b88a:	4a7a      	ldr	r2, [pc, #488]	@ (800ba74 <HAL_SAI_Init+0x284>)
 800b88c:	4293      	cmp	r3, r2
 800b88e:	d004      	beq.n	800b89a <HAL_SAI_Init+0xaa>
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	681b      	ldr	r3, [r3, #0]
 800b894:	4a80      	ldr	r2, [pc, #512]	@ (800ba98 <HAL_SAI_Init+0x2a8>)
 800b896:	4293      	cmp	r3, r2
 800b898:	d102      	bne.n	800b8a0 <HAL_SAI_Init+0xb0>
  {
    SaiBaseAddress = SAI4;
 800b89a:	4b80      	ldr	r3, [pc, #512]	@ (800ba9c <HAL_SAI_Init+0x2ac>)
 800b89c:	61bb      	str	r3, [r7, #24]
 800b89e:	e001      	b.n	800b8a4 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI4 */
  else
  {
    return HAL_ERROR;
 800b8a0:	2301      	movs	r3, #1
 800b8a2:	e23d      	b.n	800bd20 <HAL_SAI_Init+0x530>
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800b8aa:	b2db      	uxtb	r3, r3
 800b8ac:	2b00      	cmp	r3, #0
 800b8ae:	d106      	bne.n	800b8be <HAL_SAI_Init+0xce>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	2200      	movs	r2, #0
 800b8b4:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800b8b8:	6878      	ldr	r0, [r7, #4]
 800b8ba:	f009 f9b5 	bl	8014c28 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if(SAI_Disable(hsai) != HAL_OK)
 800b8be:	6878      	ldr	r0, [r7, #4]
 800b8c0:	f000 fe20 	bl	800c504 <SAI_Disable>
 800b8c4:	4603      	mov	r3, r0
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d001      	beq.n	800b8ce <HAL_SAI_Init+0xde>
  {
    return HAL_ERROR;
 800b8ca:	2301      	movs	r3, #1
 800b8cc:	e228      	b.n	800bd20 <HAL_SAI_Init+0x530>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	2202      	movs	r2, #2
 800b8d2:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	68db      	ldr	r3, [r3, #12]
 800b8da:	2b02      	cmp	r3, #2
 800b8dc:	d00c      	beq.n	800b8f8 <HAL_SAI_Init+0x108>
 800b8de:	2b02      	cmp	r3, #2
 800b8e0:	d80d      	bhi.n	800b8fe <HAL_SAI_Init+0x10e>
 800b8e2:	2b00      	cmp	r3, #0
 800b8e4:	d002      	beq.n	800b8ec <HAL_SAI_Init+0xfc>
 800b8e6:	2b01      	cmp	r3, #1
 800b8e8:	d003      	beq.n	800b8f2 <HAL_SAI_Init+0x102>
 800b8ea:	e008      	b.n	800b8fe <HAL_SAI_Init+0x10e>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 800b8ec:	2300      	movs	r3, #0
 800b8ee:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800b8f0:	e008      	b.n	800b904 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800b8f2:	2310      	movs	r3, #16
 800b8f4:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800b8f6:	e005      	b.n	800b904 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800b8f8:	2320      	movs	r3, #32
 800b8fa:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800b8fc:	e002      	b.n	800b904 <HAL_SAI_Init+0x114>
    default:
      tmpregisterGCR = 0;
 800b8fe:	2300      	movs	r3, #0
 800b900:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800b902:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	689b      	ldr	r3, [r3, #8]
 800b908:	2b05      	cmp	r3, #5
 800b90a:	d832      	bhi.n	800b972 <HAL_SAI_Init+0x182>
 800b90c:	a201      	add	r2, pc, #4	@ (adr r2, 800b914 <HAL_SAI_Init+0x124>)
 800b90e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b912:	bf00      	nop
 800b914:	0800b92d 	.word	0x0800b92d
 800b918:	0800b933 	.word	0x0800b933
 800b91c:	0800b93b 	.word	0x0800b93b
 800b920:	0800b943 	.word	0x0800b943
 800b924:	0800b953 	.word	0x0800b953
 800b928:	0800b963 	.word	0x0800b963
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 800b92c:	2300      	movs	r3, #0
 800b92e:	61fb      	str	r3, [r7, #28]
      break;
 800b930:	e022      	b.n	800b978 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800b932:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b936:	61fb      	str	r3, [r7, #28]
      break;
 800b938:	e01e      	b.n	800b978 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800b93a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b93e:	61fb      	str	r3, [r7, #28]
      break;
 800b940:	e01a      	b.n	800b978 <HAL_SAI_Init+0x188>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800b942:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b946:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800b948:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b94a:	f043 0301 	orr.w	r3, r3, #1
 800b94e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800b950:	e012      	b.n	800b978 <HAL_SAI_Init+0x188>
#endif /* SAI2 */
#if defined(SAI3)
    case SAI_SYNCHRONOUS_EXT_SAI3 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800b952:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b956:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_1;
 800b958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b95a:	f043 0302 	orr.w	r3, r3, #2
 800b95e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800b960:	e00a      	b.n	800b978 <HAL_SAI_Init+0x188>
#endif /* SAI3 */
#if defined(SAI4)
    case SAI_SYNCHRONOUS_EXT_SAI4 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800b962:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b966:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= (SAI_GCR_SYNCIN_1 | SAI_GCR_SYNCIN_0);
 800b968:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b96a:	f043 0303 	orr.w	r3, r3, #3
 800b96e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800b970:	e002      	b.n	800b978 <HAL_SAI_Init+0x188>
#endif /* SAI4 */
    default:
      syncen_bits = 0;
 800b972:	2300      	movs	r3, #0
 800b974:	61fb      	str	r3, [r7, #28]
      break;
 800b976:	bf00      	nop
  }

  /* Set the SAI Block Synchro Configuration */
  SaiBaseAddress->GCR = tmpregisterGCR;
 800b978:	69bb      	ldr	r3, [r7, #24]
 800b97a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b97c:	601a      	str	r2, [r3, #0]

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	6a1b      	ldr	r3, [r3, #32]
 800b982:	2b00      	cmp	r3, #0
 800b984:	f000 80c5 	beq.w	800bb12 <HAL_SAI_Init+0x322>
  {
    uint32_t freq = 0;
 800b988:	2300      	movs	r3, #0
 800b98a:	617b      	str	r3, [r7, #20]
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	4a37      	ldr	r2, [pc, #220]	@ (800ba70 <HAL_SAI_Init+0x280>)
 800b992:	4293      	cmp	r3, r2
 800b994:	d004      	beq.n	800b9a0 <HAL_SAI_Init+0x1b0>
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	681b      	ldr	r3, [r3, #0]
 800b99a:	4a37      	ldr	r2, [pc, #220]	@ (800ba78 <HAL_SAI_Init+0x288>)
 800b99c:	4293      	cmp	r3, r2
 800b99e:	d106      	bne.n	800b9ae <HAL_SAI_Init+0x1be>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800b9a0:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800b9a4:	f04f 0100 	mov.w	r1, #0
 800b9a8:	f7fe fc2e 	bl	800a208 <HAL_RCCEx_GetPeriphCLKFreq>
 800b9ac:	6178      	str	r0, [r7, #20]
    }

#if defined(SAI2)
#if defined(RCC_PERIPHCLK_SAI2)
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	4a33      	ldr	r2, [pc, #204]	@ (800ba80 <HAL_SAI_Init+0x290>)
 800b9b4:	4293      	cmp	r3, r2
 800b9b6:	d004      	beq.n	800b9c2 <HAL_SAI_Init+0x1d2>
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	4a31      	ldr	r2, [pc, #196]	@ (800ba84 <HAL_SAI_Init+0x294>)
 800b9be:	4293      	cmp	r3, r2
 800b9c0:	d106      	bne.n	800b9d0 <HAL_SAI_Init+0x1e0>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800b9c2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800b9c6:	f04f 0100 	mov.w	r1, #0
 800b9ca:	f7fe fc1d 	bl	800a208 <HAL_RCCEx_GetPeriphCLKFreq>
 800b9ce:	6178      	str	r0, [r7, #20]
    }
#endif /* RCC_PERIPHCLK_SAI2 */
#endif /* SAI2 */

#if defined(SAI3)
    if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	681b      	ldr	r3, [r3, #0]
 800b9d4:	4a2d      	ldr	r2, [pc, #180]	@ (800ba8c <HAL_SAI_Init+0x29c>)
 800b9d6:	4293      	cmp	r3, r2
 800b9d8:	d004      	beq.n	800b9e4 <HAL_SAI_Init+0x1f4>
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	681b      	ldr	r3, [r3, #0]
 800b9de:	4a2c      	ldr	r2, [pc, #176]	@ (800ba90 <HAL_SAI_Init+0x2a0>)
 800b9e0:	4293      	cmp	r3, r2
 800b9e2:	d106      	bne.n	800b9f2 <HAL_SAI_Init+0x202>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI3);
 800b9e4:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800b9e8:	f04f 0100 	mov.w	r1, #0
 800b9ec:	f7fe fc0c 	bl	800a208 <HAL_RCCEx_GetPeriphCLKFreq>
 800b9f0:	6178      	str	r0, [r7, #20]
    }
#endif /* SAI3 */
#if defined(SAI4)
    if (hsai->Instance == SAI4_Block_A)
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	681b      	ldr	r3, [r3, #0]
 800b9f6:	4a1f      	ldr	r2, [pc, #124]	@ (800ba74 <HAL_SAI_Init+0x284>)
 800b9f8:	4293      	cmp	r3, r2
 800b9fa:	d106      	bne.n	800ba0a <HAL_SAI_Init+0x21a>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4A);
 800b9fc:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800ba00:	f04f 0100 	mov.w	r1, #0
 800ba04:	f7fe fc00 	bl	800a208 <HAL_RCCEx_GetPeriphCLKFreq>
 800ba08:	6178      	str	r0, [r7, #20]
    }
    if (hsai->Instance == SAI4_Block_B)
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	4a22      	ldr	r2, [pc, #136]	@ (800ba98 <HAL_SAI_Init+0x2a8>)
 800ba10:	4293      	cmp	r3, r2
 800ba12:	d106      	bne.n	800ba22 <HAL_SAI_Init+0x232>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4B);
 800ba14:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800ba18:	f04f 0100 	mov.w	r1, #0
 800ba1c:	f7fe fbf4 	bl	800a208 <HAL_RCCEx_GetPeriphCLKFreq>
 800ba20:	6178      	str	r0, [r7, #20]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	699b      	ldr	r3, [r3, #24]
 800ba26:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800ba2a:	d139      	bne.n	800baa0 <HAL_SAI_Init+0x2b0>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ba30:	2b04      	cmp	r3, #4
 800ba32:	d102      	bne.n	800ba3a <HAL_SAI_Init+0x24a>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 800ba34:	2340      	movs	r3, #64	@ 0x40
 800ba36:	60fb      	str	r3, [r7, #12]
 800ba38:	e00a      	b.n	800ba50 <HAL_SAI_Init+0x260>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ba3e:	2b08      	cmp	r3, #8
 800ba40:	d103      	bne.n	800ba4a <HAL_SAI_Init+0x25a>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 800ba42:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800ba46:	60fb      	str	r3, [r7, #12]
 800ba48:	e002      	b.n	800ba50 <HAL_SAI_Init+0x260>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ba4e:	60fb      	str	r3, [r7, #12]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 800ba50:	697a      	ldr	r2, [r7, #20]
 800ba52:	4613      	mov	r3, r2
 800ba54:	009b      	lsls	r3, r3, #2
 800ba56:	4413      	add	r3, r2
 800ba58:	005b      	lsls	r3, r3, #1
 800ba5a:	4619      	mov	r1, r3
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	6a1b      	ldr	r3, [r3, #32]
 800ba60:	68fa      	ldr	r2, [r7, #12]
 800ba62:	fb02 f303 	mul.w	r3, r2, r3
 800ba66:	fbb1 f3f3 	udiv	r3, r1, r3
 800ba6a:	613b      	str	r3, [r7, #16]
 800ba6c:	e030      	b.n	800bad0 <HAL_SAI_Init+0x2e0>
 800ba6e:	bf00      	nop
 800ba70:	40015804 	.word	0x40015804
 800ba74:	58005404 	.word	0x58005404
 800ba78:	40015824 	.word	0x40015824
 800ba7c:	40015800 	.word	0x40015800
 800ba80:	40015c04 	.word	0x40015c04
 800ba84:	40015c24 	.word	0x40015c24
 800ba88:	40015c00 	.word	0x40015c00
 800ba8c:	40016004 	.word	0x40016004
 800ba90:	40016024 	.word	0x40016024
 800ba94:	40016000 	.word	0x40016000
 800ba98:	58005424 	.word	0x58005424
 800ba9c:	58005400 	.word	0x58005400
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800baa4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800baa8:	d101      	bne.n	800baae <HAL_SAI_Init+0x2be>
 800baaa:	2302      	movs	r3, #2
 800baac:	e000      	b.n	800bab0 <HAL_SAI_Init+0x2c0>
 800baae:	2301      	movs	r3, #1
 800bab0:	60bb      	str	r3, [r7, #8]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 800bab2:	697a      	ldr	r2, [r7, #20]
 800bab4:	4613      	mov	r3, r2
 800bab6:	009b      	lsls	r3, r3, #2
 800bab8:	4413      	add	r3, r2
 800baba:	005b      	lsls	r3, r3, #1
 800babc:	4619      	mov	r1, r3
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	6a1b      	ldr	r3, [r3, #32]
 800bac2:	68ba      	ldr	r2, [r7, #8]
 800bac4:	fb02 f303 	mul.w	r3, r2, r3
 800bac8:	021b      	lsls	r3, r3, #8
 800baca:	fbb1 f3f3 	udiv	r3, r1, r3
 800bace:	613b      	str	r3, [r7, #16]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 800bad0:	693b      	ldr	r3, [r7, #16]
 800bad2:	4a95      	ldr	r2, [pc, #596]	@ (800bd28 <HAL_SAI_Init+0x538>)
 800bad4:	fba2 2303 	umull	r2, r3, r2, r3
 800bad8:	08da      	lsrs	r2, r3, #3
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 800bade:	6939      	ldr	r1, [r7, #16]
 800bae0:	4b91      	ldr	r3, [pc, #580]	@ (800bd28 <HAL_SAI_Init+0x538>)
 800bae2:	fba3 2301 	umull	r2, r3, r3, r1
 800bae6:	08da      	lsrs	r2, r3, #3
 800bae8:	4613      	mov	r3, r2
 800baea:	009b      	lsls	r3, r3, #2
 800baec:	4413      	add	r3, r2
 800baee:	005b      	lsls	r3, r3, #1
 800baf0:	1aca      	subs	r2, r1, r3
 800baf2:	2a08      	cmp	r2, #8
 800baf4:	d904      	bls.n	800bb00 <HAL_SAI_Init+0x310>
    {
      hsai->Init.Mckdiv += 1U;
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bafa:	1c5a      	adds	r2, r3, #1
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bb04:	2b04      	cmp	r3, #4
 800bb06:	d104      	bne.n	800bb12 <HAL_SAI_Init+0x322>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bb0c:	085a      	lsrs	r2, r3, #1
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	685b      	ldr	r3, [r3, #4]
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	d003      	beq.n	800bb22 <HAL_SAI_Init+0x332>
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	685b      	ldr	r3, [r3, #4]
 800bb1e:	2b02      	cmp	r3, #2
 800bb20:	d109      	bne.n	800bb36 <HAL_SAI_Init+0x346>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bb26:	2b01      	cmp	r3, #1
 800bb28:	d101      	bne.n	800bb2e <HAL_SAI_Init+0x33e>
 800bb2a:	2300      	movs	r3, #0
 800bb2c:	e001      	b.n	800bb32 <HAL_SAI_Init+0x342>
 800bb2e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800bb32:	623b      	str	r3, [r7, #32]
 800bb34:	e008      	b.n	800bb48 <HAL_SAI_Init+0x358>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bb3a:	2b01      	cmp	r3, #1
 800bb3c:	d102      	bne.n	800bb44 <HAL_SAI_Init+0x354>
 800bb3e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800bb42:	e000      	b.n	800bb46 <HAL_SAI_Init+0x356>
 800bb44:	2300      	movs	r3, #0
 800bb46:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(SAI_VER_V2_X) /* SAI Peripheral version depends on STM32H7 device revision ID */

  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 800bb48:	f7f4 fe6e 	bl	8000828 <HAL_GetREVID>
 800bb4c:	4603      	mov	r3, r0
 800bb4e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bb52:	d331      	bcc.n	800bbb8 <HAL_SAI_Init+0x3c8>
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	6819      	ldr	r1, [r3, #0]
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	681a      	ldr	r2, [r3, #0]
 800bb5e:	4b73      	ldr	r3, [pc, #460]	@ (800bd2c <HAL_SAI_Init+0x53c>)
 800bb60:	400b      	ands	r3, r1
 800bb62:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                             SAI_xCR1_MCKEN);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	6819      	ldr	r1, [r3, #0]
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	685a      	ldr	r2, [r3, #4]
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bb72:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800bb78:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bb7e:	431a      	orrs	r2, r3
 800bb80:	6a3b      	ldr	r3, [r7, #32]
 800bb82:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 800bb84:	69fb      	ldr	r3, [r7, #28]
 800bb86:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 800bb8c:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	695b      	ldr	r3, [r3, #20]
 800bb92:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800bb98:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bb9e:	051b      	lsls	r3, r3, #20
 800bba0:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800bba6:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	691b      	ldr	r3, [r3, #16]
 800bbac:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	681b      	ldr	r3, [r3, #0]
 800bbb2:	430a      	orrs	r2, r1
 800bbb4:	601a      	str	r2, [r3, #0]
 800bbb6:	e02d      	b.n	800bc14 <HAL_SAI_Init+0x424>
  }
  else /* STM32H7xx Rev.Y */
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	681b      	ldr	r3, [r3, #0]
 800bbbc:	6819      	ldr	r1, [r3, #0]
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	681a      	ldr	r2, [r3, #0]
 800bbc2:	4b5b      	ldr	r3, [pc, #364]	@ (800bd30 <HAL_SAI_Init+0x540>)
 800bbc4:	400b      	ands	r3, r1
 800bbc6:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	6819      	ldr	r1, [r3, #0]
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	685a      	ldr	r2, [r3, #4]
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bbd6:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800bbdc:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bbe2:	431a      	orrs	r2, r3
 800bbe4:	6a3b      	ldr	r3, [r7, #32]
 800bbe6:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 800bbe8:	69fb      	ldr	r3, [r7, #28]
 800bbea:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 800bbf0:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	695b      	ldr	r3, [r3, #20]
 800bbf6:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800bbfc:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bc02:	051b      	lsls	r3, r3, #20
 800bc04:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling);
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800bc0a:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	681b      	ldr	r3, [r3, #0]
 800bc10:	430a      	orrs	r2, r1
 800bc12:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
#endif /* SAI_VER_V2_X */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	6859      	ldr	r1, [r3, #4]
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	681a      	ldr	r2, [r3, #0]
 800bc1e:	4b45      	ldr	r3, [pc, #276]	@ (800bd34 <HAL_SAI_Init+0x544>)
 800bc20:	400b      	ands	r3, r1
 800bc22:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	681b      	ldr	r3, [r3, #0]
 800bc28:	6859      	ldr	r1, [r3, #4]
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	69da      	ldr	r2, [r3, #28]
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc32:	431a      	orrs	r2, r3
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bc38:	431a      	orrs	r2, r3
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	681b      	ldr	r3, [r3, #0]
 800bc3e:	430a      	orrs	r2, r1
 800bc40:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	6899      	ldr	r1, [r3, #8]
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	681a      	ldr	r2, [r3, #0]
 800bc4c:	4b3a      	ldr	r3, [pc, #232]	@ (800bd38 <HAL_SAI_Init+0x548>)
 800bc4e:	400b      	ands	r3, r1
 800bc50:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	681b      	ldr	r3, [r3, #0]
 800bc56:	6899      	ldr	r1, [r3, #8]
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bc5c:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800bc62:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                           hsai->FrameInit.FSOffset |
 800bc68:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                           hsai->FrameInit.FSDefinition |
 800bc6e:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bc74:	3b01      	subs	r3, #1
 800bc76:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800bc78:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	430a      	orrs	r2, r1
 800bc80:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	681b      	ldr	r3, [r3, #0]
 800bc86:	68d9      	ldr	r1, [r3, #12]
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	681a      	ldr	r2, [r3, #0]
 800bc8c:	f24f 0320 	movw	r3, #61472	@ 0xf020
 800bc90:	400b      	ands	r3, r1
 800bc92:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	681b      	ldr	r3, [r3, #0]
 800bc98:	68d9      	ldr	r1, [r3, #12]
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bca2:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bca8:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800bcaa:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bcb0:	3b01      	subs	r3, #1
 800bcb2:	021b      	lsls	r3, r3, #8
 800bcb4:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	681b      	ldr	r3, [r3, #0]
 800bcba:	430a      	orrs	r2, r1
 800bcbc:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
#if defined(SAI4)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI4_Block_A))
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	681b      	ldr	r3, [r3, #0]
 800bcc2:	4a1e      	ldr	r2, [pc, #120]	@ (800bd3c <HAL_SAI_Init+0x54c>)
 800bcc4:	4293      	cmp	r3, r2
 800bcc6:	d004      	beq.n	800bcd2 <HAL_SAI_Init+0x4e2>
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	681b      	ldr	r3, [r3, #0]
 800bccc:	4a1c      	ldr	r2, [pc, #112]	@ (800bd40 <HAL_SAI_Init+0x550>)
 800bcce:	4293      	cmp	r3, r2
 800bcd0:	d119      	bne.n	800bd06 <HAL_SAI_Init+0x516>
#else
  if (hsai->Instance == SAI1_Block_A)
#endif /* SAI4 */
  {
    /* Disable PDM interface */
    SaiBaseAddress->PDMCR &= ~(SAI_PDMCR_PDMEN);
 800bcd2:	69bb      	ldr	r3, [r7, #24]
 800bcd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bcd6:	f023 0201 	bic.w	r2, r3, #1
 800bcda:	69bb      	ldr	r3, [r7, #24]
 800bcdc:	645a      	str	r2, [r3, #68]	@ 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800bce4:	2b01      	cmp	r3, #1
 800bce6:	d10e      	bne.n	800bd06 <HAL_SAI_Init+0x516>
    {
      /* Configure and enable PDM interface */
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                               ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bcf0:	3b01      	subs	r3, #1
 800bcf2:	011b      	lsls	r3, r3, #4
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800bcf4:	431a      	orrs	r2, r3
 800bcf6:	69bb      	ldr	r3, [r7, #24]
 800bcf8:	645a      	str	r2, [r3, #68]	@ 0x44
      SaiBaseAddress->PDMCR |= SAI_PDMCR_PDMEN;
 800bcfa:	69bb      	ldr	r3, [r7, #24]
 800bcfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bcfe:	f043 0201 	orr.w	r2, r3, #1
 800bd02:	69bb      	ldr	r3, [r7, #24]
 800bd04:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	2200      	movs	r2, #0
 800bd0a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	2201      	movs	r2, #1
 800bd12:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	2200      	movs	r2, #0
 800bd1a:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 800bd1e:	2300      	movs	r3, #0
}
 800bd20:	4618      	mov	r0, r3
 800bd22:	3728      	adds	r7, #40	@ 0x28
 800bd24:	46bd      	mov	sp, r7
 800bd26:	bd80      	pop	{r7, pc}
 800bd28:	cccccccd 	.word	0xcccccccd
 800bd2c:	f005c010 	.word	0xf005c010
 800bd30:	f805c010 	.word	0xf805c010
 800bd34:	ffff1ff0 	.word	0xffff1ff0
 800bd38:	fff88000 	.word	0xfff88000
 800bd3c:	40015804 	.word	0x40015804
 800bd40:	58005404 	.word	0x58005404

0800bd44 <HAL_SAI_Abort>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai)
{
 800bd44:	b580      	push	{r7, lr}
 800bd46:	b084      	sub	sp, #16
 800bd48:	af00      	add	r7, sp, #0
 800bd4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bd4c:	2300      	movs	r3, #0
 800bd4e:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800bd56:	2b01      	cmp	r3, #1
 800bd58:	d101      	bne.n	800bd5e <HAL_SAI_Abort+0x1a>
 800bd5a:	2302      	movs	r3, #2
 800bd5c:	e07d      	b.n	800be5a <HAL_SAI_Abort+0x116>
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	2201      	movs	r2, #1
 800bd62:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  /* Disable SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 800bd66:	6878      	ldr	r0, [r7, #4]
 800bd68:	f000 fbcc 	bl	800c504 <SAI_Disable>
 800bd6c:	4603      	mov	r3, r0
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d001      	beq.n	800bd76 <HAL_SAI_Abort+0x32>
  {
    status = HAL_ERROR;
 800bd72:	2301      	movs	r3, #1
 800bd74:	73fb      	strb	r3, [r7, #15]
  }

  /* Check SAI DMA is enabled or not */
  if ((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	681b      	ldr	r3, [r3, #0]
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bd80:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bd84:	d14f      	bne.n	800be26 <HAL_SAI_Abort+0xe2>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	681a      	ldr	r2, [r3, #0]
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	681b      	ldr	r3, [r3, #0]
 800bd90:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800bd94:	601a      	str	r2, [r3, #0]

    /* Abort the SAI Tx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_TX)&& (hsai->hdmatx != NULL))
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800bd9c:	b2db      	uxtb	r3, r3
 800bd9e:	2b12      	cmp	r3, #18
 800bda0:	d11d      	bne.n	800bdde <HAL_SAI_Abort+0x9a>
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bda8:	2b00      	cmp	r3, #0
 800bdaa:	d018      	beq.n	800bdde <HAL_SAI_Abort+0x9a>
    {
      if (HAL_DMA_Abort(hsai->hdmatx) != HAL_OK)
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bdb2:	4618      	mov	r0, r3
 800bdb4:	f7f5 fc1a 	bl	80015ec <HAL_DMA_Abort>
 800bdb8:	4603      	mov	r3, r0
 800bdba:	2b00      	cmp	r3, #0
 800bdbc:	d00f      	beq.n	800bdde <HAL_SAI_Abort+0x9a>
      {
        /* If the DMA Tx errorCode is different from DMA No Transfer then return Error */
        if (hsai->hdmatx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bdc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bdc6:	2b80      	cmp	r3, #128	@ 0x80
 800bdc8:	d009      	beq.n	800bdde <HAL_SAI_Abort+0x9a>
        {
          status = HAL_ERROR;
 800bdca:	2301      	movs	r3, #1
 800bdcc:	73fb      	strb	r3, [r7, #15]
          hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bdd4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        }
      }
    }

    /* Abort the SAI Rx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL))
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800bde4:	b2db      	uxtb	r3, r3
 800bde6:	2b22      	cmp	r3, #34	@ 0x22
 800bde8:	d11d      	bne.n	800be26 <HAL_SAI_Abort+0xe2>
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bdf0:	2b00      	cmp	r3, #0
 800bdf2:	d018      	beq.n	800be26 <HAL_SAI_Abort+0xe2>
    {
      if (HAL_DMA_Abort(hsai->hdmarx) != HAL_OK)
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bdfa:	4618      	mov	r0, r3
 800bdfc:	f7f5 fbf6 	bl	80015ec <HAL_DMA_Abort>
 800be00:	4603      	mov	r3, r0
 800be02:	2b00      	cmp	r3, #0
 800be04:	d00f      	beq.n	800be26 <HAL_SAI_Abort+0xe2>
      {
        /* If the DMA Rx errorCode is different from DMA No Transfer then return Error */
        if (hsai->hdmarx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800be0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800be0e:	2b80      	cmp	r3, #128	@ 0x80
 800be10:	d009      	beq.n	800be26 <HAL_SAI_Abort+0xe2>
        {
          status = HAL_ERROR;
 800be12:	2301      	movs	r3, #1
 800be14:	73fb      	strb	r3, [r7, #15]
          hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800be1c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      }
    }
  }

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	2200      	movs	r2, #0
 800be2c:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	f04f 32ff 	mov.w	r2, #4294967295
 800be36:	619a      	str	r2, [r3, #24]

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	685a      	ldr	r2, [r3, #4]
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	f042 0208 	orr.w	r2, r2, #8
 800be46:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	2201      	movs	r2, #1
 800be4c:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	2200      	movs	r2, #0
 800be54:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return status;
 800be58:	7bfb      	ldrb	r3, [r7, #15]
}
 800be5a:	4618      	mov	r0, r3
 800be5c:	3710      	adds	r7, #16
 800be5e:	46bd      	mov	sp, r7
 800be60:	bd80      	pop	{r7, pc}
	...

0800be64 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 800be64:	b580      	push	{r7, lr}
 800be66:	b086      	sub	sp, #24
 800be68:	af00      	add	r7, sp, #0
 800be6a:	60f8      	str	r0, [r7, #12]
 800be6c:	60b9      	str	r1, [r7, #8]
 800be6e:	4613      	mov	r3, r2
 800be70:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 800be72:	f7f4 fca9 	bl	80007c8 <HAL_GetTick>
 800be76:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800be78:	68bb      	ldr	r3, [r7, #8]
 800be7a:	2b00      	cmp	r3, #0
 800be7c:	d002      	beq.n	800be84 <HAL_SAI_Transmit_DMA+0x20>
 800be7e:	88fb      	ldrh	r3, [r7, #6]
 800be80:	2b00      	cmp	r3, #0
 800be82:	d101      	bne.n	800be88 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 800be84:	2301      	movs	r3, #1
 800be86:	e098      	b.n	800bfba <HAL_SAI_Transmit_DMA+0x156>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800be88:	68fb      	ldr	r3, [r7, #12]
 800be8a:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800be8e:	b2db      	uxtb	r3, r3
 800be90:	2b01      	cmp	r3, #1
 800be92:	f040 8091 	bne.w	800bfb8 <HAL_SAI_Transmit_DMA+0x154>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800be96:	68fb      	ldr	r3, [r7, #12]
 800be98:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800be9c:	2b01      	cmp	r3, #1
 800be9e:	d101      	bne.n	800bea4 <HAL_SAI_Transmit_DMA+0x40>
 800bea0:	2302      	movs	r3, #2
 800bea2:	e08a      	b.n	800bfba <HAL_SAI_Transmit_DMA+0x156>
 800bea4:	68fb      	ldr	r3, [r7, #12]
 800bea6:	2201      	movs	r2, #1
 800bea8:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    hsai->pBuffPtr = pData;
 800beac:	68fb      	ldr	r3, [r7, #12]
 800beae:	68ba      	ldr	r2, [r7, #8]
 800beb0:	679a      	str	r2, [r3, #120]	@ 0x78
    hsai->XferSize = Size;
 800beb2:	68fb      	ldr	r3, [r7, #12]
 800beb4:	88fa      	ldrh	r2, [r7, #6]
 800beb6:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
    hsai->XferCount = Size;
 800beba:	68fb      	ldr	r3, [r7, #12]
 800bebc:	88fa      	ldrh	r2, [r7, #6]
 800bebe:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800bec2:	68fb      	ldr	r3, [r7, #12]
 800bec4:	2200      	movs	r2, #0
 800bec6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	2212      	movs	r2, #18
 800bece:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 800bed2:	68fb      	ldr	r3, [r7, #12]
 800bed4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bed8:	4a3a      	ldr	r2, [pc, #232]	@ (800bfc4 <HAL_SAI_Transmit_DMA+0x160>)
 800beda:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 800bedc:	68fb      	ldr	r3, [r7, #12]
 800bede:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bee2:	4a39      	ldr	r2, [pc, #228]	@ (800bfc8 <HAL_SAI_Transmit_DMA+0x164>)
 800bee4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 800bee6:	68fb      	ldr	r3, [r7, #12]
 800bee8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800beec:	4a37      	ldr	r2, [pc, #220]	@ (800bfcc <HAL_SAI_Transmit_DMA+0x168>)
 800beee:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 800bef0:	68fb      	ldr	r3, [r7, #12]
 800bef2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bef6:	2200      	movs	r2, #0
 800bef8:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 800befa:	68fb      	ldr	r3, [r7, #12]
 800befc:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800bf00:	68fb      	ldr	r3, [r7, #12]
 800bf02:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bf04:	4619      	mov	r1, r3
 800bf06:	68fb      	ldr	r3, [r7, #12]
 800bf08:	681b      	ldr	r3, [r3, #0]
 800bf0a:	331c      	adds	r3, #28
 800bf0c:	461a      	mov	r2, r3
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	f8b3 307c 	ldrh.w	r3, [r3, #124]	@ 0x7c
 800bf14:	f7f5 f900 	bl	8001118 <HAL_DMA_Start_IT>
 800bf18:	4603      	mov	r3, r0
 800bf1a:	2b00      	cmp	r3, #0
 800bf1c:	d005      	beq.n	800bf2a <HAL_SAI_Transmit_DMA+0xc6>
    {
      __HAL_UNLOCK(hsai);
 800bf1e:	68fb      	ldr	r3, [r7, #12]
 800bf20:	2200      	movs	r2, #0
 800bf22:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      return  HAL_ERROR;
 800bf26:	2301      	movs	r3, #1
 800bf28:	e047      	b.n	800bfba <HAL_SAI_Transmit_DMA+0x156>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800bf2a:	2100      	movs	r1, #0
 800bf2c:	68f8      	ldr	r0, [r7, #12]
 800bf2e:	f000 fab2 	bl	800c496 <SAI_InterruptFlag>
 800bf32:	4601      	mov	r1, r0
 800bf34:	68fb      	ldr	r3, [r7, #12]
 800bf36:	681b      	ldr	r3, [r3, #0]
 800bf38:	691a      	ldr	r2, [r3, #16]
 800bf3a:	68fb      	ldr	r3, [r7, #12]
 800bf3c:	681b      	ldr	r3, [r3, #0]
 800bf3e:	430a      	orrs	r2, r1
 800bf40:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800bf42:	68fb      	ldr	r3, [r7, #12]
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	681a      	ldr	r2, [r3, #0]
 800bf48:	68fb      	ldr	r3, [r7, #12]
 800bf4a:	681b      	ldr	r3, [r3, #0]
 800bf4c:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800bf50:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800bf52:	e015      	b.n	800bf80 <HAL_SAI_Transmit_DMA+0x11c>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 800bf54:	f7f4 fc38 	bl	80007c8 <HAL_GetTick>
 800bf58:	4602      	mov	r2, r0
 800bf5a:	697b      	ldr	r3, [r7, #20]
 800bf5c:	1ad3      	subs	r3, r2, r3
 800bf5e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800bf62:	d90d      	bls.n	800bf80 <HAL_SAI_Transmit_DMA+0x11c>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800bf64:	68fb      	ldr	r3, [r7, #12]
 800bf66:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bf6a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800bf6e:	68fb      	ldr	r3, [r7, #12]
 800bf70:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 800bf74:	68fb      	ldr	r3, [r7, #12]
 800bf76:	2200      	movs	r2, #0
 800bf78:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

        return HAL_TIMEOUT;
 800bf7c:	2303      	movs	r3, #3
 800bf7e:	e01c      	b.n	800bfba <HAL_SAI_Transmit_DMA+0x156>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	695b      	ldr	r3, [r3, #20]
 800bf86:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800bf8a:	2b00      	cmp	r3, #0
 800bf8c:	d0e2      	beq.n	800bf54 <HAL_SAI_Transmit_DMA+0xf0>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 800bf8e:	68fb      	ldr	r3, [r7, #12]
 800bf90:	681b      	ldr	r3, [r3, #0]
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800bf98:	2b00      	cmp	r3, #0
 800bf9a:	d107      	bne.n	800bfac <HAL_SAI_Transmit_DMA+0x148>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800bf9c:	68fb      	ldr	r3, [r7, #12]
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	681a      	ldr	r2, [r3, #0]
 800bfa2:	68fb      	ldr	r3, [r7, #12]
 800bfa4:	681b      	ldr	r3, [r3, #0]
 800bfa6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800bfaa:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800bfac:	68fb      	ldr	r3, [r7, #12]
 800bfae:	2200      	movs	r2, #0
 800bfb0:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    return HAL_OK;
 800bfb4:	2300      	movs	r3, #0
 800bfb6:	e000      	b.n	800bfba <HAL_SAI_Transmit_DMA+0x156>
  }
  else
  {
    return HAL_BUSY;
 800bfb8:	2302      	movs	r3, #2
  }
}
 800bfba:	4618      	mov	r0, r3
 800bfbc:	3718      	adds	r7, #24
 800bfbe:	46bd      	mov	sp, r7
 800bfc0:	bd80      	pop	{r7, pc}
 800bfc2:	bf00      	nop
 800bfc4:	0800c5d9 	.word	0x0800c5d9
 800bfc8:	0800c579 	.word	0x0800c579
 800bfcc:	0800c671 	.word	0x0800c671

0800bfd0 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 800bfd0:	b580      	push	{r7, lr}
 800bfd2:	b084      	sub	sp, #16
 800bfd4:	af00      	add	r7, sp, #0
 800bfd6:	60f8      	str	r0, [r7, #12]
 800bfd8:	60b9      	str	r1, [r7, #8]
 800bfda:	4613      	mov	r3, r2
 800bfdc:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0U))
 800bfde:	68bb      	ldr	r3, [r7, #8]
 800bfe0:	2b00      	cmp	r3, #0
 800bfe2:	d002      	beq.n	800bfea <HAL_SAI_Receive_DMA+0x1a>
 800bfe4:	88fb      	ldrh	r3, [r7, #6]
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	d101      	bne.n	800bfee <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 800bfea:	2301      	movs	r3, #1
 800bfec:	e079      	b.n	800c0e2 <HAL_SAI_Receive_DMA+0x112>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800bff4:	b2db      	uxtb	r3, r3
 800bff6:	2b01      	cmp	r3, #1
 800bff8:	d172      	bne.n	800c0e0 <HAL_SAI_Receive_DMA+0x110>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800bffa:	68fb      	ldr	r3, [r7, #12]
 800bffc:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800c000:	2b01      	cmp	r3, #1
 800c002:	d101      	bne.n	800c008 <HAL_SAI_Receive_DMA+0x38>
 800c004:	2302      	movs	r3, #2
 800c006:	e06c      	b.n	800c0e2 <HAL_SAI_Receive_DMA+0x112>
 800c008:	68fb      	ldr	r3, [r7, #12]
 800c00a:	2201      	movs	r2, #1
 800c00c:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    hsai->pBuffPtr = pData;
 800c010:	68fb      	ldr	r3, [r7, #12]
 800c012:	68ba      	ldr	r2, [r7, #8]
 800c014:	679a      	str	r2, [r3, #120]	@ 0x78
    hsai->XferSize = Size;
 800c016:	68fb      	ldr	r3, [r7, #12]
 800c018:	88fa      	ldrh	r2, [r7, #6]
 800c01a:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
    hsai->XferCount = Size;
 800c01e:	68fb      	ldr	r3, [r7, #12]
 800c020:	88fa      	ldrh	r2, [r7, #6]
 800c022:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800c026:	68fb      	ldr	r3, [r7, #12]
 800c028:	2200      	movs	r2, #0
 800c02a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 800c02e:	68fb      	ldr	r3, [r7, #12]
 800c030:	2222      	movs	r2, #34	@ 0x22
 800c032:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 800c036:	68fb      	ldr	r3, [r7, #12]
 800c038:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c03c:	4a2b      	ldr	r2, [pc, #172]	@ (800c0ec <HAL_SAI_Receive_DMA+0x11c>)
 800c03e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c046:	4a2a      	ldr	r2, [pc, #168]	@ (800c0f0 <HAL_SAI_Receive_DMA+0x120>)
 800c048:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 800c04a:	68fb      	ldr	r3, [r7, #12]
 800c04c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c050:	4a28      	ldr	r2, [pc, #160]	@ (800c0f4 <HAL_SAI_Receive_DMA+0x124>)
 800c052:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 800c054:	68fb      	ldr	r3, [r7, #12]
 800c056:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c05a:	2200      	movs	r2, #0
 800c05c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 800c05e:	68fb      	ldr	r3, [r7, #12]
 800c060:	f8d3 0084 	ldr.w	r0, [r3, #132]	@ 0x84
 800c064:	68fb      	ldr	r3, [r7, #12]
 800c066:	681b      	ldr	r3, [r3, #0]
 800c068:	331c      	adds	r3, #28
 800c06a:	4619      	mov	r1, r3
 800c06c:	68fb      	ldr	r3, [r7, #12]
 800c06e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c070:	461a      	mov	r2, r3
 800c072:	68fb      	ldr	r3, [r7, #12]
 800c074:	f8b3 307c 	ldrh.w	r3, [r3, #124]	@ 0x7c
 800c078:	f7f5 f84e 	bl	8001118 <HAL_DMA_Start_IT>
 800c07c:	4603      	mov	r3, r0
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d005      	beq.n	800c08e <HAL_SAI_Receive_DMA+0xbe>
    {
      __HAL_UNLOCK(hsai);
 800c082:	68fb      	ldr	r3, [r7, #12]
 800c084:	2200      	movs	r2, #0
 800c086:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      return  HAL_ERROR;
 800c08a:	2301      	movs	r3, #1
 800c08c:	e029      	b.n	800c0e2 <HAL_SAI_Receive_DMA+0x112>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800c08e:	2100      	movs	r1, #0
 800c090:	68f8      	ldr	r0, [r7, #12]
 800c092:	f000 fa00 	bl	800c496 <SAI_InterruptFlag>
 800c096:	4601      	mov	r1, r0
 800c098:	68fb      	ldr	r3, [r7, #12]
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	691a      	ldr	r2, [r3, #16]
 800c09e:	68fb      	ldr	r3, [r7, #12]
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	430a      	orrs	r2, r1
 800c0a4:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800c0a6:	68fb      	ldr	r3, [r7, #12]
 800c0a8:	681b      	ldr	r3, [r3, #0]
 800c0aa:	681a      	ldr	r2, [r3, #0]
 800c0ac:	68fb      	ldr	r3, [r7, #12]
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800c0b4:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 800c0b6:	68fb      	ldr	r3, [r7, #12]
 800c0b8:	681b      	ldr	r3, [r3, #0]
 800c0ba:	681b      	ldr	r3, [r3, #0]
 800c0bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c0c0:	2b00      	cmp	r3, #0
 800c0c2:	d107      	bne.n	800c0d4 <HAL_SAI_Receive_DMA+0x104>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800c0c4:	68fb      	ldr	r3, [r7, #12]
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	681a      	ldr	r2, [r3, #0]
 800c0ca:	68fb      	ldr	r3, [r7, #12]
 800c0cc:	681b      	ldr	r3, [r3, #0]
 800c0ce:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800c0d2:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	2200      	movs	r2, #0
 800c0d8:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    return HAL_OK;
 800c0dc:	2300      	movs	r3, #0
 800c0de:	e000      	b.n	800c0e2 <HAL_SAI_Receive_DMA+0x112>
  }
  else
  {
    return HAL_BUSY;
 800c0e0:	2302      	movs	r3, #2
  }
}
 800c0e2:	4618      	mov	r0, r3
 800c0e4:	3710      	adds	r7, #16
 800c0e6:	46bd      	mov	sp, r7
 800c0e8:	bd80      	pop	{r7, pc}
 800c0ea:	bf00      	nop
 800c0ec:	0800c655 	.word	0x0800c655
 800c0f0:	0800c5f5 	.word	0x0800c5f5
 800c0f4:	0800c671 	.word	0x0800c671

0800c0f8 <HAL_SAI_IRQHandler>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai)
{
 800c0f8:	b580      	push	{r7, lr}
 800c0fa:	b086      	sub	sp, #24
 800c0fc:	af00      	add	r7, sp, #0
 800c0fe:	6078      	str	r0, [r7, #4]
  if (hsai->State != HAL_SAI_STATE_RESET)
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800c106:	b2db      	uxtb	r3, r3
 800c108:	2b00      	cmp	r3, #0
 800c10a:	f000 81a7 	beq.w	800c45c <HAL_SAI_IRQHandler+0x364>
  {
    uint32_t itflags = hsai->Instance->SR;
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	695b      	ldr	r3, [r3, #20]
 800c114:	617b      	str	r3, [r7, #20]
    uint32_t itsources = hsai->Instance->IMR;
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	681b      	ldr	r3, [r3, #0]
 800c11a:	691b      	ldr	r3, [r3, #16]
 800c11c:	613b      	str	r3, [r7, #16]
    uint32_t cr1config = hsai->Instance->CR1;
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	681b      	ldr	r3, [r3, #0]
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	60fb      	str	r3, [r7, #12]
    uint32_t tmperror;

    /* SAI Fifo request interrupt occurred ------------------------------------*/
    if (((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ))
 800c126:	697b      	ldr	r3, [r7, #20]
 800c128:	f003 0308 	and.w	r3, r3, #8
 800c12c:	2b00      	cmp	r3, #0
 800c12e:	d00a      	beq.n	800c146 <HAL_SAI_IRQHandler+0x4e>
 800c130:	693b      	ldr	r3, [r7, #16]
 800c132:	f003 0308 	and.w	r3, r3, #8
 800c136:	2b00      	cmp	r3, #0
 800c138:	d005      	beq.n	800c146 <HAL_SAI_IRQHandler+0x4e>
    {
      hsai->InterruptServiceRoutine(hsai);
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c140:	6878      	ldr	r0, [r7, #4]
 800c142:	4798      	blx	r3
 800c144:	e18a      	b.n	800c45c <HAL_SAI_IRQHandler+0x364>
    }
    /* SAI Overrun error interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR))
 800c146:	697b      	ldr	r3, [r7, #20]
 800c148:	f003 0301 	and.w	r3, r3, #1
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	d01e      	beq.n	800c18e <HAL_SAI_IRQHandler+0x96>
 800c150:	693b      	ldr	r3, [r7, #16]
 800c152:	f003 0301 	and.w	r3, r3, #1
 800c156:	2b00      	cmp	r3, #0
 800c158:	d019      	beq.n	800c18e <HAL_SAI_IRQHandler+0x96>
    {
      /* Clear the SAI Overrun flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR);
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	681b      	ldr	r3, [r3, #0]
 800c15e:	2201      	movs	r2, #1
 800c160:	619a      	str	r2, [r3, #24]
      /* Get the SAI error code */
      tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR);
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800c168:	b2db      	uxtb	r3, r3
 800c16a:	2b22      	cmp	r3, #34	@ 0x22
 800c16c:	d101      	bne.n	800c172 <HAL_SAI_IRQHandler+0x7a>
 800c16e:	2301      	movs	r3, #1
 800c170:	e000      	b.n	800c174 <HAL_SAI_IRQHandler+0x7c>
 800c172:	2302      	movs	r3, #2
 800c174:	60bb      	str	r3, [r7, #8]
      /* Change the SAI error code */
      hsai->ErrorCode |= tmperror;
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 800c17c:	68bb      	ldr	r3, [r7, #8]
 800c17e:	431a      	orrs	r2, r3
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 800c186:	6878      	ldr	r0, [r7, #4]
 800c188:	f000 f96e 	bl	800c468 <HAL_SAI_ErrorCallback>
 800c18c:	e166      	b.n	800c45c <HAL_SAI_IRQHandler+0x364>
#endif
    }
    /* SAI mutedet interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET))
 800c18e:	697b      	ldr	r3, [r7, #20]
 800c190:	f003 0302 	and.w	r3, r3, #2
 800c194:	2b00      	cmp	r3, #0
 800c196:	d013      	beq.n	800c1c0 <HAL_SAI_IRQHandler+0xc8>
 800c198:	693b      	ldr	r3, [r7, #16]
 800c19a:	f003 0302 	and.w	r3, r3, #2
 800c19e:	2b00      	cmp	r3, #0
 800c1a0:	d00e      	beq.n	800c1c0 <HAL_SAI_IRQHandler+0xc8>
    {
      /* Clear the SAI mutedet flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET);
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	681b      	ldr	r3, [r3, #0]
 800c1a6:	2202      	movs	r2, #2
 800c1a8:	619a      	str	r2, [r3, #24]
      /* call the call back function */
      if (hsai->mutecallback != NULL)
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	f000 8153 	beq.w	800c45c <HAL_SAI_IRQHandler+0x364>
      {
        /* inform the user that an RX mute event has been detected */
        hsai->mutecallback();
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c1bc:	4798      	blx	r3
      if (hsai->mutecallback != NULL)
 800c1be:	e14d      	b.n	800c45c <HAL_SAI_IRQHandler+0x364>
      }
    }
    /* SAI AFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET))
 800c1c0:	697b      	ldr	r3, [r7, #20]
 800c1c2:	f003 0320 	and.w	r3, r3, #32
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	d05b      	beq.n	800c282 <HAL_SAI_IRQHandler+0x18a>
 800c1ca:	693b      	ldr	r3, [r7, #16]
 800c1cc:	f003 0320 	and.w	r3, r3, #32
 800c1d0:	2b00      	cmp	r3, #0
 800c1d2:	d056      	beq.n	800c282 <HAL_SAI_IRQHandler+0x18a>
    {
      /* Clear the SAI AFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_AFSDET);
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	681b      	ldr	r3, [r3, #0]
 800c1d8:	2220      	movs	r2, #32
 800c1da:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET;
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c1e2:	f043 0204 	orr.w	r2, r3, #4
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800c1ec:	68fb      	ldr	r3, [r7, #12]
 800c1ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c1f2:	2b00      	cmp	r3, #0
 800c1f4:	d03e      	beq.n	800c274 <HAL_SAI_IRQHandler+0x17c>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	d018      	beq.n	800c232 <HAL_SAI_IRQHandler+0x13a>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c206:	4a97      	ldr	r2, [pc, #604]	@ (800c464 <HAL_SAI_IRQHandler+0x36c>)
 800c208:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c210:	4618      	mov	r0, r3
 800c212:	f7f5 fd09 	bl	8001c28 <HAL_DMA_Abort_IT>
 800c216:	4603      	mov	r3, r0
 800c218:	2b00      	cmp	r3, #0
 800c21a:	d00a      	beq.n	800c232 <HAL_SAI_IRQHandler+0x13a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c222:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800c22c:	6878      	ldr	r0, [r7, #4]
 800c22e:	f000 f91b 	bl	800c468 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c238:	2b00      	cmp	r3, #0
 800c23a:	f000 810a 	beq.w	800c452 <HAL_SAI_IRQHandler+0x35a>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c244:	4a87      	ldr	r2, [pc, #540]	@ (800c464 <HAL_SAI_IRQHandler+0x36c>)
 800c246:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c24e:	4618      	mov	r0, r3
 800c250:	f7f5 fcea 	bl	8001c28 <HAL_DMA_Abort_IT>
 800c254:	4603      	mov	r3, r0
 800c256:	2b00      	cmp	r3, #0
 800c258:	f000 80fb 	beq.w	800c452 <HAL_SAI_IRQHandler+0x35a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c262:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800c26c:	6878      	ldr	r0, [r7, #4]
 800c26e:	f000 f8fb 	bl	800c468 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800c272:	e0ee      	b.n	800c452 <HAL_SAI_IRQHandler+0x35a>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 800c274:	6878      	ldr	r0, [r7, #4]
 800c276:	f7ff fd65 	bl	800bd44 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800c27a:	6878      	ldr	r0, [r7, #4]
 800c27c:	f000 f8f4 	bl	800c468 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800c280:	e0e7      	b.n	800c452 <HAL_SAI_IRQHandler+0x35a>
#endif
      }
    }
    /* SAI LFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET))
 800c282:	697b      	ldr	r3, [r7, #20]
 800c284:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c288:	2b00      	cmp	r3, #0
 800c28a:	d05b      	beq.n	800c344 <HAL_SAI_IRQHandler+0x24c>
 800c28c:	693b      	ldr	r3, [r7, #16]
 800c28e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c292:	2b00      	cmp	r3, #0
 800c294:	d056      	beq.n	800c344 <HAL_SAI_IRQHandler+0x24c>
    {
      /* Clear the SAI LFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_LFSDET);
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	681b      	ldr	r3, [r3, #0]
 800c29a:	2240      	movs	r2, #64	@ 0x40
 800c29c:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET;
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c2a4:	f043 0208 	orr.w	r2, r3, #8
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800c2ae:	68fb      	ldr	r3, [r7, #12]
 800c2b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	d03e      	beq.n	800c336 <HAL_SAI_IRQHandler+0x23e>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c2be:	2b00      	cmp	r3, #0
 800c2c0:	d018      	beq.n	800c2f4 <HAL_SAI_IRQHandler+0x1fc>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c2c8:	4a66      	ldr	r2, [pc, #408]	@ (800c464 <HAL_SAI_IRQHandler+0x36c>)
 800c2ca:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c2d2:	4618      	mov	r0, r3
 800c2d4:	f7f5 fca8 	bl	8001c28 <HAL_DMA_Abort_IT>
 800c2d8:	4603      	mov	r3, r0
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	d00a      	beq.n	800c2f4 <HAL_SAI_IRQHandler+0x1fc>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c2e4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800c2ee:	6878      	ldr	r0, [r7, #4]
 800c2f0:	f000 f8ba 	bl	800c468 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	f000 80ab 	beq.w	800c456 <HAL_SAI_IRQHandler+0x35e>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c306:	4a57      	ldr	r2, [pc, #348]	@ (800c464 <HAL_SAI_IRQHandler+0x36c>)
 800c308:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c310:	4618      	mov	r0, r3
 800c312:	f7f5 fc89 	bl	8001c28 <HAL_DMA_Abort_IT>
 800c316:	4603      	mov	r3, r0
 800c318:	2b00      	cmp	r3, #0
 800c31a:	f000 809c 	beq.w	800c456 <HAL_SAI_IRQHandler+0x35e>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c324:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800c32e:	6878      	ldr	r0, [r7, #4]
 800c330:	f000 f89a 	bl	800c468 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800c334:	e08f      	b.n	800c456 <HAL_SAI_IRQHandler+0x35e>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 800c336:	6878      	ldr	r0, [r7, #4]
 800c338:	f7ff fd04 	bl	800bd44 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800c33c:	6878      	ldr	r0, [r7, #4]
 800c33e:	f000 f893 	bl	800c468 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800c342:	e088      	b.n	800c456 <HAL_SAI_IRQHandler+0x35e>
#endif
      }
    }
    /* SAI WCKCFG interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG))
 800c344:	697b      	ldr	r3, [r7, #20]
 800c346:	f003 0304 	and.w	r3, r3, #4
 800c34a:	2b00      	cmp	r3, #0
 800c34c:	d067      	beq.n	800c41e <HAL_SAI_IRQHandler+0x326>
 800c34e:	693b      	ldr	r3, [r7, #16]
 800c350:	f003 0304 	and.w	r3, r3, #4
 800c354:	2b00      	cmp	r3, #0
 800c356:	d062      	beq.n	800c41e <HAL_SAI_IRQHandler+0x326>
    {
      /* Clear the SAI WCKCFG flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_WCKCFG);
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	681b      	ldr	r3, [r3, #0]
 800c35c:	2204      	movs	r2, #4
 800c35e:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG;
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c366:	f043 0220 	orr.w	r2, r3, #32
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800c370:	68fb      	ldr	r3, [r7, #12]
 800c372:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c376:	2b00      	cmp	r3, #0
 800c378:	d03c      	beq.n	800c3f4 <HAL_SAI_IRQHandler+0x2fc>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c380:	2b00      	cmp	r3, #0
 800c382:	d018      	beq.n	800c3b6 <HAL_SAI_IRQHandler+0x2be>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c38a:	4a36      	ldr	r2, [pc, #216]	@ (800c464 <HAL_SAI_IRQHandler+0x36c>)
 800c38c:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c394:	4618      	mov	r0, r3
 800c396:	f7f5 fc47 	bl	8001c28 <HAL_DMA_Abort_IT>
 800c39a:	4603      	mov	r3, r0
 800c39c:	2b00      	cmp	r3, #0
 800c39e:	d00a      	beq.n	800c3b6 <HAL_SAI_IRQHandler+0x2be>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c3a6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800c3b0:	6878      	ldr	r0, [r7, #4]
 800c3b2:	f000 f859 	bl	800c468 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c3bc:	2b00      	cmp	r3, #0
 800c3be:	d04c      	beq.n	800c45a <HAL_SAI_IRQHandler+0x362>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c3c6:	4a27      	ldr	r2, [pc, #156]	@ (800c464 <HAL_SAI_IRQHandler+0x36c>)
 800c3c8:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c3d0:	4618      	mov	r0, r3
 800c3d2:	f7f5 fc29 	bl	8001c28 <HAL_DMA_Abort_IT>
 800c3d6:	4603      	mov	r3, r0
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d03e      	beq.n	800c45a <HAL_SAI_IRQHandler+0x362>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c3e2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800c3ec:	6878      	ldr	r0, [r7, #4]
 800c3ee:	f000 f83b 	bl	800c468 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800c3f2:	e032      	b.n	800c45a <HAL_SAI_IRQHandler+0x362>
      }
      else
      {
        /* If WCKCFG occurs, SAI audio block is automatically disabled */
        /* Disable all interrupts and clear all flags */
        hsai->Instance->IMR = 0U;
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	681b      	ldr	r3, [r3, #0]
 800c3f8:	2200      	movs	r2, #0
 800c3fa:	611a      	str	r2, [r3, #16]
        hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	f04f 32ff 	mov.w	r2, #4294967295
 800c404:	619a      	str	r2, [r3, #24]
        /* Set the SAI state to ready to be able to start again the process */
        hsai->State = HAL_SAI_STATE_READY;
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	2201      	movs	r2, #1
 800c40a:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

        /* Initialize XferCount */
        hsai->XferCount = 0U;
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	2200      	movs	r2, #0
 800c412:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

        /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800c416:	6878      	ldr	r0, [r7, #4]
 800c418:	f000 f826 	bl	800c468 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800c41c:	e01d      	b.n	800c45a <HAL_SAI_IRQHandler+0x362>
#endif
      }
    }
    /* SAI CNRDY interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY))
 800c41e:	697b      	ldr	r3, [r7, #20]
 800c420:	f003 0310 	and.w	r3, r3, #16
 800c424:	2b00      	cmp	r3, #0
 800c426:	d019      	beq.n	800c45c <HAL_SAI_IRQHandler+0x364>
 800c428:	693b      	ldr	r3, [r7, #16]
 800c42a:	f003 0310 	and.w	r3, r3, #16
 800c42e:	2b00      	cmp	r3, #0
 800c430:	d014      	beq.n	800c45c <HAL_SAI_IRQHandler+0x364>
    {
      /* Clear the SAI CNRDY flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY);
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	681b      	ldr	r3, [r3, #0]
 800c436:	2210      	movs	r2, #16
 800c438:	619a      	str	r2, [r3, #24]
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY;
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c440:	f043 0210 	orr.w	r2, r3, #16
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 800c44a:	6878      	ldr	r0, [r7, #4]
 800c44c:	f000 f80c 	bl	800c468 <HAL_SAI_ErrorCallback>
    else
    {
      /* Nothing to do */
    }
  }
}
 800c450:	e004      	b.n	800c45c <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800c452:	bf00      	nop
 800c454:	e002      	b.n	800c45c <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800c456:	bf00      	nop
 800c458:	e000      	b.n	800c45c <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800c45a:	bf00      	nop
}
 800c45c:	bf00      	nop
 800c45e:	3718      	adds	r7, #24
 800c460:	46bd      	mov	sp, r7
 800c462:	bd80      	pop	{r7, pc}
 800c464:	0800c6cf 	.word	0x0800c6cf

0800c468 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 800c468:	b480      	push	{r7}
 800c46a:	b083      	sub	sp, #12
 800c46c:	af00      	add	r7, sp, #0
 800c46e:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 800c470:	bf00      	nop
 800c472:	370c      	adds	r7, #12
 800c474:	46bd      	mov	sp, r7
 800c476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c47a:	4770      	bx	lr

0800c47c <HAL_SAI_GetError>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for the specified SAI Block.
  * @retval SAI Error Code
  */
uint32_t HAL_SAI_GetError(const SAI_HandleTypeDef *hsai)
{
 800c47c:	b480      	push	{r7}
 800c47e:	b083      	sub	sp, #12
 800c480:	af00      	add	r7, sp, #0
 800c482:	6078      	str	r0, [r7, #4]
  return hsai->ErrorCode;
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
}
 800c48a:	4618      	mov	r0, r3
 800c48c:	370c      	adds	r7, #12
 800c48e:	46bd      	mov	sp, r7
 800c490:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c494:	4770      	bx	lr

0800c496 <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 800c496:	b480      	push	{r7}
 800c498:	b085      	sub	sp, #20
 800c49a:	af00      	add	r7, sp, #0
 800c49c:	6078      	str	r0, [r7, #4]
 800c49e:	460b      	mov	r3, r1
 800c4a0:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 800c4a2:	2301      	movs	r3, #1
 800c4a4:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 800c4a6:	78fb      	ldrb	r3, [r7, #3]
 800c4a8:	2b01      	cmp	r3, #1
 800c4aa:	d103      	bne.n	800c4b4 <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 800c4ac:	68fb      	ldr	r3, [r7, #12]
 800c4ae:	f043 0308 	orr.w	r3, r3, #8
 800c4b2:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c4b8:	2b08      	cmp	r3, #8
 800c4ba:	d10b      	bne.n	800c4d4 <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800c4c0:	2b03      	cmp	r3, #3
 800c4c2:	d003      	beq.n	800c4cc <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	685b      	ldr	r3, [r3, #4]
 800c4c8:	2b01      	cmp	r3, #1
 800c4ca:	d103      	bne.n	800c4d4 <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 800c4cc:	68fb      	ldr	r3, [r7, #12]
 800c4ce:	f043 0310 	orr.w	r3, r3, #16
 800c4d2:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	685b      	ldr	r3, [r3, #4]
 800c4d8:	2b03      	cmp	r3, #3
 800c4da:	d003      	beq.n	800c4e4 <SAI_InterruptFlag+0x4e>
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	685b      	ldr	r3, [r3, #4]
 800c4e0:	2b02      	cmp	r3, #2
 800c4e2:	d104      	bne.n	800c4ee <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 800c4e4:	68fb      	ldr	r3, [r7, #12]
 800c4e6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800c4ea:	60fb      	str	r3, [r7, #12]
 800c4ec:	e003      	b.n	800c4f6 <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 800c4ee:	68fb      	ldr	r3, [r7, #12]
 800c4f0:	f043 0304 	orr.w	r3, r3, #4
 800c4f4:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 800c4f6:	68fb      	ldr	r3, [r7, #12]
}
 800c4f8:	4618      	mov	r0, r3
 800c4fa:	3714      	adds	r7, #20
 800c4fc:	46bd      	mov	sp, r7
 800c4fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c502:	4770      	bx	lr

0800c504 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800c504:	b480      	push	{r7}
 800c506:	b085      	sub	sp, #20
 800c508:	af00      	add	r7, sp, #0
 800c50a:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 800c50c:	4b18      	ldr	r3, [pc, #96]	@ (800c570 <SAI_Disable+0x6c>)
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	4a18      	ldr	r2, [pc, #96]	@ (800c574 <SAI_Disable+0x70>)
 800c512:	fba2 2303 	umull	r2, r3, r2, r3
 800c516:	0b1b      	lsrs	r3, r3, #12
 800c518:	009b      	lsls	r3, r3, #2
 800c51a:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800c51c:	2300      	movs	r3, #0
 800c51e:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	681a      	ldr	r2, [r3, #0]
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	681b      	ldr	r3, [r3, #0]
 800c52a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800c52e:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 800c530:	68fb      	ldr	r3, [r7, #12]
 800c532:	2b00      	cmp	r3, #0
 800c534:	d10a      	bne.n	800c54c <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c53c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      status = HAL_TIMEOUT;
 800c546:	2303      	movs	r3, #3
 800c548:	72fb      	strb	r3, [r7, #11]
      break;
 800c54a:	e009      	b.n	800c560 <SAI_Disable+0x5c>
    }
    count--;
 800c54c:	68fb      	ldr	r3, [r7, #12]
 800c54e:	3b01      	subs	r3, #1
 800c550:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	681b      	ldr	r3, [r3, #0]
 800c556:	681b      	ldr	r3, [r3, #0]
 800c558:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c55c:	2b00      	cmp	r3, #0
 800c55e:	d1e7      	bne.n	800c530 <SAI_Disable+0x2c>

  return status;
 800c560:	7afb      	ldrb	r3, [r7, #11]
}
 800c562:	4618      	mov	r0, r3
 800c564:	3714      	adds	r7, #20
 800c566:	46bd      	mov	sp, r7
 800c568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c56c:	4770      	bx	lr
 800c56e:	bf00      	nop
 800c570:	240000c8 	.word	0x240000c8
 800c574:	95cbec1b 	.word	0x95cbec1b

0800c578 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 800c578:	b580      	push	{r7, lr}
 800c57a:	b084      	sub	sp, #16
 800c57c:	af00      	add	r7, sp, #0
 800c57e:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c584:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	69db      	ldr	r3, [r3, #28]
 800c58a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c58e:	d01c      	beq.n	800c5ca <SAI_DMATxCplt+0x52>
  {
    hsai->XferCount = 0;
 800c590:	68fb      	ldr	r3, [r7, #12]
 800c592:	2200      	movs	r2, #0
 800c594:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800c598:	68fb      	ldr	r3, [r7, #12]
 800c59a:	681b      	ldr	r3, [r3, #0]
 800c59c:	681a      	ldr	r2, [r3, #0]
 800c59e:	68fb      	ldr	r3, [r7, #12]
 800c5a0:	681b      	ldr	r3, [r3, #0]
 800c5a2:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800c5a6:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800c5a8:	2100      	movs	r1, #0
 800c5aa:	68f8      	ldr	r0, [r7, #12]
 800c5ac:	f7ff ff73 	bl	800c496 <SAI_InterruptFlag>
 800c5b0:	4603      	mov	r3, r0
 800c5b2:	43d9      	mvns	r1, r3
 800c5b4:	68fb      	ldr	r3, [r7, #12]
 800c5b6:	681b      	ldr	r3, [r3, #0]
 800c5b8:	691a      	ldr	r2, [r3, #16]
 800c5ba:	68fb      	ldr	r3, [r7, #12]
 800c5bc:	681b      	ldr	r3, [r3, #0]
 800c5be:	400a      	ands	r2, r1
 800c5c0:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800c5c2:	68fb      	ldr	r3, [r7, #12]
 800c5c4:	2201      	movs	r2, #1
 800c5c6:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 800c5ca:	68f8      	ldr	r0, [r7, #12]
 800c5cc:	f007 fdc6 	bl	801415c <HAL_SAI_TxCpltCallback>
#endif
}
 800c5d0:	bf00      	nop
 800c5d2:	3710      	adds	r7, #16
 800c5d4:	46bd      	mov	sp, r7
 800c5d6:	bd80      	pop	{r7, pc}

0800c5d8 <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800c5d8:	b580      	push	{r7, lr}
 800c5da:	b084      	sub	sp, #16
 800c5dc:	af00      	add	r7, sp, #0
 800c5de:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c5e4:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 800c5e6:	68f8      	ldr	r0, [r7, #12]
 800c5e8:	f007 fda6 	bl	8014138 <HAL_SAI_TxHalfCpltCallback>
#endif
}
 800c5ec:	bf00      	nop
 800c5ee:	3710      	adds	r7, #16
 800c5f0:	46bd      	mov	sp, r7
 800c5f2:	bd80      	pop	{r7, pc}

0800c5f4 <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 800c5f4:	b580      	push	{r7, lr}
 800c5f6:	b084      	sub	sp, #16
 800c5f8:	af00      	add	r7, sp, #0
 800c5fa:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c600:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	69db      	ldr	r3, [r3, #28]
 800c606:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c60a:	d01c      	beq.n	800c646 <SAI_DMARxCplt+0x52>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800c60c:	68fb      	ldr	r3, [r7, #12]
 800c60e:	681b      	ldr	r3, [r3, #0]
 800c610:	681a      	ldr	r2, [r3, #0]
 800c612:	68fb      	ldr	r3, [r7, #12]
 800c614:	681b      	ldr	r3, [r3, #0]
 800c616:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800c61a:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 800c61c:	68fb      	ldr	r3, [r7, #12]
 800c61e:	2200      	movs	r2, #0
 800c620:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800c624:	2100      	movs	r1, #0
 800c626:	68f8      	ldr	r0, [r7, #12]
 800c628:	f7ff ff35 	bl	800c496 <SAI_InterruptFlag>
 800c62c:	4603      	mov	r3, r0
 800c62e:	43d9      	mvns	r1, r3
 800c630:	68fb      	ldr	r3, [r7, #12]
 800c632:	681b      	ldr	r3, [r3, #0]
 800c634:	691a      	ldr	r2, [r3, #16]
 800c636:	68fb      	ldr	r3, [r7, #12]
 800c638:	681b      	ldr	r3, [r3, #0]
 800c63a:	400a      	ands	r2, r1
 800c63c:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800c63e:	68fb      	ldr	r3, [r7, #12]
 800c640:	2201      	movs	r2, #1
 800c642:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 800c646:	68f8      	ldr	r0, [r7, #12]
 800c648:	f007 fdac 	bl	80141a4 <HAL_SAI_RxCpltCallback>
#endif
}
 800c64c:	bf00      	nop
 800c64e:	3710      	adds	r7, #16
 800c650:	46bd      	mov	sp, r7
 800c652:	bd80      	pop	{r7, pc}

0800c654 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800c654:	b580      	push	{r7, lr}
 800c656:	b084      	sub	sp, #16
 800c658:	af00      	add	r7, sp, #0
 800c65a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c660:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 800c662:	68f8      	ldr	r0, [r7, #12]
 800c664:	f007 fd8c 	bl	8014180 <HAL_SAI_RxHalfCpltCallback>
#endif
}
 800c668:	bf00      	nop
 800c66a:	3710      	adds	r7, #16
 800c66c:	46bd      	mov	sp, r7
 800c66e:	bd80      	pop	{r7, pc}

0800c670 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 800c670:	b580      	push	{r7, lr}
 800c672:	b084      	sub	sp, #16
 800c674:	af00      	add	r7, sp, #0
 800c676:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c67c:	60fb      	str	r3, [r7, #12]

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800c67e:	6878      	ldr	r0, [r7, #4]
 800c680:	f7f6 fc42 	bl	8002f08 <HAL_DMA_GetError>
 800c684:	4603      	mov	r3, r0
 800c686:	2b02      	cmp	r3, #2
 800c688:	d01d      	beq.n	800c6c6 <SAI_DMAError+0x56>
  {
    /* Set SAI error code */
    hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800c68a:	68fb      	ldr	r3, [r7, #12]
 800c68c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c690:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c694:	68fb      	ldr	r3, [r7, #12]
 800c696:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800c69a:	68fb      	ldr	r3, [r7, #12]
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	681a      	ldr	r2, [r3, #0]
 800c6a0:	68fb      	ldr	r3, [r7, #12]
 800c6a2:	681b      	ldr	r3, [r3, #0]
 800c6a4:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800c6a8:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 800c6aa:	68f8      	ldr	r0, [r7, #12]
 800c6ac:	f7ff ff2a 	bl	800c504 <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 800c6b0:	68fb      	ldr	r3, [r7, #12]
 800c6b2:	2201      	movs	r2, #1
 800c6b4:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 800c6b8:	68fb      	ldr	r3, [r7, #12]
 800c6ba:	2200      	movs	r2, #0
 800c6bc:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
    hsai->ErrorCallback(hsai);
#else
    HAL_SAI_ErrorCallback(hsai);
 800c6c0:	68f8      	ldr	r0, [r7, #12]
 800c6c2:	f7ff fed1 	bl	800c468 <HAL_SAI_ErrorCallback>
#endif
  }
}
 800c6c6:	bf00      	nop
 800c6c8:	3710      	adds	r7, #16
 800c6ca:	46bd      	mov	sp, r7
 800c6cc:	bd80      	pop	{r7, pc}

0800c6ce <SAI_DMAAbort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800c6ce:	b580      	push	{r7, lr}
 800c6d0:	b084      	sub	sp, #16
 800c6d2:	af00      	add	r7, sp, #0
 800c6d4:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c6da:	60fb      	str	r3, [r7, #12]

  /* Disable DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800c6dc:	68fb      	ldr	r3, [r7, #12]
 800c6de:	681b      	ldr	r3, [r3, #0]
 800c6e0:	681a      	ldr	r2, [r3, #0]
 800c6e2:	68fb      	ldr	r3, [r7, #12]
 800c6e4:	681b      	ldr	r3, [r3, #0]
 800c6e6:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800c6ea:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear all flags */
  hsai->Instance->IMR = 0U;
 800c6ec:	68fb      	ldr	r3, [r7, #12]
 800c6ee:	681b      	ldr	r3, [r3, #0]
 800c6f0:	2200      	movs	r2, #0
 800c6f2:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800c6f4:	68fb      	ldr	r3, [r7, #12]
 800c6f6:	681b      	ldr	r3, [r3, #0]
 800c6f8:	f04f 32ff 	mov.w	r2, #4294967295
 800c6fc:	619a      	str	r2, [r3, #24]

  if (hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG)
 800c6fe:	68fb      	ldr	r3, [r7, #12]
 800c700:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c704:	2b20      	cmp	r3, #32
 800c706:	d00a      	beq.n	800c71e <SAI_DMAAbort+0x50>
  {
    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 800c708:	68f8      	ldr	r0, [r7, #12]
 800c70a:	f7ff fefb 	bl	800c504 <SAI_Disable>

    /* Flush the fifo */
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800c70e:	68fb      	ldr	r3, [r7, #12]
 800c710:	681b      	ldr	r3, [r3, #0]
 800c712:	685a      	ldr	r2, [r3, #4]
 800c714:	68fb      	ldr	r3, [r7, #12]
 800c716:	681b      	ldr	r3, [r3, #0]
 800c718:	f042 0208 	orr.w	r2, r2, #8
 800c71c:	605a      	str	r2, [r3, #4]
  }
  /* Set the SAI state to ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 800c71e:	68fb      	ldr	r3, [r7, #12]
 800c720:	2201      	movs	r2, #1
 800c722:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 800c726:	68fb      	ldr	r3, [r7, #12]
 800c728:	2200      	movs	r2, #0
 800c72a:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 800c72e:	68f8      	ldr	r0, [r7, #12]
 800c730:	f7ff fe9a 	bl	800c468 <HAL_SAI_ErrorCallback>
#endif
}
 800c734:	bf00      	nop
 800c736:	3710      	adds	r7, #16
 800c738:	46bd      	mov	sp, r7
 800c73a:	bd80      	pop	{r7, pc}

0800c73c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c73c:	b580      	push	{r7, lr}
 800c73e:	b082      	sub	sp, #8
 800c740:	af00      	add	r7, sp, #0
 800c742:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	2b00      	cmp	r3, #0
 800c748:	d101      	bne.n	800c74e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c74a:	2301      	movs	r3, #1
 800c74c:	e042      	b.n	800c7d4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c754:	2b00      	cmp	r3, #0
 800c756:	d106      	bne.n	800c766 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	2200      	movs	r2, #0
 800c75c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c760:	6878      	ldr	r0, [r7, #4]
 800c762:	f008 fd7b 	bl	801525c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	2224      	movs	r2, #36	@ 0x24
 800c76a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	681b      	ldr	r3, [r3, #0]
 800c772:	681a      	ldr	r2, [r3, #0]
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	681b      	ldr	r3, [r3, #0]
 800c778:	f022 0201 	bic.w	r2, r2, #1
 800c77c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c782:	2b00      	cmp	r3, #0
 800c784:	d002      	beq.n	800c78c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800c786:	6878      	ldr	r0, [r7, #4]
 800c788:	f000 fe1e 	bl	800d3c8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c78c:	6878      	ldr	r0, [r7, #4]
 800c78e:	f000 f8b3 	bl	800c8f8 <UART_SetConfig>
 800c792:	4603      	mov	r3, r0
 800c794:	2b01      	cmp	r3, #1
 800c796:	d101      	bne.n	800c79c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800c798:	2301      	movs	r3, #1
 800c79a:	e01b      	b.n	800c7d4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	681b      	ldr	r3, [r3, #0]
 800c7a0:	685a      	ldr	r2, [r3, #4]
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	681b      	ldr	r3, [r3, #0]
 800c7a6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c7aa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	681b      	ldr	r3, [r3, #0]
 800c7b0:	689a      	ldr	r2, [r3, #8]
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	681b      	ldr	r3, [r3, #0]
 800c7b6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c7ba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	681b      	ldr	r3, [r3, #0]
 800c7c0:	681a      	ldr	r2, [r3, #0]
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	681b      	ldr	r3, [r3, #0]
 800c7c6:	f042 0201 	orr.w	r2, r2, #1
 800c7ca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c7cc:	6878      	ldr	r0, [r7, #4]
 800c7ce:	f000 fe9d 	bl	800d50c <UART_CheckIdleState>
 800c7d2:	4603      	mov	r3, r0
}
 800c7d4:	4618      	mov	r0, r3
 800c7d6:	3708      	adds	r7, #8
 800c7d8:	46bd      	mov	sp, r7
 800c7da:	bd80      	pop	{r7, pc}

0800c7dc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c7dc:	b580      	push	{r7, lr}
 800c7de:	b08a      	sub	sp, #40	@ 0x28
 800c7e0:	af02      	add	r7, sp, #8
 800c7e2:	60f8      	str	r0, [r7, #12]
 800c7e4:	60b9      	str	r1, [r7, #8]
 800c7e6:	603b      	str	r3, [r7, #0]
 800c7e8:	4613      	mov	r3, r2
 800c7ea:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c7ec:	68fb      	ldr	r3, [r7, #12]
 800c7ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c7f2:	2b20      	cmp	r3, #32
 800c7f4:	d17b      	bne.n	800c8ee <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800c7f6:	68bb      	ldr	r3, [r7, #8]
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	d002      	beq.n	800c802 <HAL_UART_Transmit+0x26>
 800c7fc:	88fb      	ldrh	r3, [r7, #6]
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	d101      	bne.n	800c806 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800c802:	2301      	movs	r3, #1
 800c804:	e074      	b.n	800c8f0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c806:	68fb      	ldr	r3, [r7, #12]
 800c808:	2200      	movs	r2, #0
 800c80a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c80e:	68fb      	ldr	r3, [r7, #12]
 800c810:	2221      	movs	r2, #33	@ 0x21
 800c812:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800c816:	f7f3 ffd7 	bl	80007c8 <HAL_GetTick>
 800c81a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800c81c:	68fb      	ldr	r3, [r7, #12]
 800c81e:	88fa      	ldrh	r2, [r7, #6]
 800c820:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800c824:	68fb      	ldr	r3, [r7, #12]
 800c826:	88fa      	ldrh	r2, [r7, #6]
 800c828:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c82c:	68fb      	ldr	r3, [r7, #12]
 800c82e:	689b      	ldr	r3, [r3, #8]
 800c830:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c834:	d108      	bne.n	800c848 <HAL_UART_Transmit+0x6c>
 800c836:	68fb      	ldr	r3, [r7, #12]
 800c838:	691b      	ldr	r3, [r3, #16]
 800c83a:	2b00      	cmp	r3, #0
 800c83c:	d104      	bne.n	800c848 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800c83e:	2300      	movs	r3, #0
 800c840:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800c842:	68bb      	ldr	r3, [r7, #8]
 800c844:	61bb      	str	r3, [r7, #24]
 800c846:	e003      	b.n	800c850 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800c848:	68bb      	ldr	r3, [r7, #8]
 800c84a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800c84c:	2300      	movs	r3, #0
 800c84e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800c850:	e030      	b.n	800c8b4 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800c852:	683b      	ldr	r3, [r7, #0]
 800c854:	9300      	str	r3, [sp, #0]
 800c856:	697b      	ldr	r3, [r7, #20]
 800c858:	2200      	movs	r2, #0
 800c85a:	2180      	movs	r1, #128	@ 0x80
 800c85c:	68f8      	ldr	r0, [r7, #12]
 800c85e:	f000 feff 	bl	800d660 <UART_WaitOnFlagUntilTimeout>
 800c862:	4603      	mov	r3, r0
 800c864:	2b00      	cmp	r3, #0
 800c866:	d005      	beq.n	800c874 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800c868:	68fb      	ldr	r3, [r7, #12]
 800c86a:	2220      	movs	r2, #32
 800c86c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800c870:	2303      	movs	r3, #3
 800c872:	e03d      	b.n	800c8f0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800c874:	69fb      	ldr	r3, [r7, #28]
 800c876:	2b00      	cmp	r3, #0
 800c878:	d10b      	bne.n	800c892 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800c87a:	69bb      	ldr	r3, [r7, #24]
 800c87c:	881b      	ldrh	r3, [r3, #0]
 800c87e:	461a      	mov	r2, r3
 800c880:	68fb      	ldr	r3, [r7, #12]
 800c882:	681b      	ldr	r3, [r3, #0]
 800c884:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c888:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800c88a:	69bb      	ldr	r3, [r7, #24]
 800c88c:	3302      	adds	r3, #2
 800c88e:	61bb      	str	r3, [r7, #24]
 800c890:	e007      	b.n	800c8a2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800c892:	69fb      	ldr	r3, [r7, #28]
 800c894:	781a      	ldrb	r2, [r3, #0]
 800c896:	68fb      	ldr	r3, [r7, #12]
 800c898:	681b      	ldr	r3, [r3, #0]
 800c89a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800c89c:	69fb      	ldr	r3, [r7, #28]
 800c89e:	3301      	adds	r3, #1
 800c8a0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800c8a2:	68fb      	ldr	r3, [r7, #12]
 800c8a4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c8a8:	b29b      	uxth	r3, r3
 800c8aa:	3b01      	subs	r3, #1
 800c8ac:	b29a      	uxth	r2, r3
 800c8ae:	68fb      	ldr	r3, [r7, #12]
 800c8b0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800c8b4:	68fb      	ldr	r3, [r7, #12]
 800c8b6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c8ba:	b29b      	uxth	r3, r3
 800c8bc:	2b00      	cmp	r3, #0
 800c8be:	d1c8      	bne.n	800c852 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800c8c0:	683b      	ldr	r3, [r7, #0]
 800c8c2:	9300      	str	r3, [sp, #0]
 800c8c4:	697b      	ldr	r3, [r7, #20]
 800c8c6:	2200      	movs	r2, #0
 800c8c8:	2140      	movs	r1, #64	@ 0x40
 800c8ca:	68f8      	ldr	r0, [r7, #12]
 800c8cc:	f000 fec8 	bl	800d660 <UART_WaitOnFlagUntilTimeout>
 800c8d0:	4603      	mov	r3, r0
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d005      	beq.n	800c8e2 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800c8d6:	68fb      	ldr	r3, [r7, #12]
 800c8d8:	2220      	movs	r2, #32
 800c8da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800c8de:	2303      	movs	r3, #3
 800c8e0:	e006      	b.n	800c8f0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800c8e2:	68fb      	ldr	r3, [r7, #12]
 800c8e4:	2220      	movs	r2, #32
 800c8e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800c8ea:	2300      	movs	r3, #0
 800c8ec:	e000      	b.n	800c8f0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800c8ee:	2302      	movs	r3, #2
  }
}
 800c8f0:	4618      	mov	r0, r3
 800c8f2:	3720      	adds	r7, #32
 800c8f4:	46bd      	mov	sp, r7
 800c8f6:	bd80      	pop	{r7, pc}

0800c8f8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c8f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c8fc:	b092      	sub	sp, #72	@ 0x48
 800c8fe:	af00      	add	r7, sp, #0
 800c900:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c902:	2300      	movs	r3, #0
 800c904:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c908:	697b      	ldr	r3, [r7, #20]
 800c90a:	689a      	ldr	r2, [r3, #8]
 800c90c:	697b      	ldr	r3, [r7, #20]
 800c90e:	691b      	ldr	r3, [r3, #16]
 800c910:	431a      	orrs	r2, r3
 800c912:	697b      	ldr	r3, [r7, #20]
 800c914:	695b      	ldr	r3, [r3, #20]
 800c916:	431a      	orrs	r2, r3
 800c918:	697b      	ldr	r3, [r7, #20]
 800c91a:	69db      	ldr	r3, [r3, #28]
 800c91c:	4313      	orrs	r3, r2
 800c91e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c920:	697b      	ldr	r3, [r7, #20]
 800c922:	681b      	ldr	r3, [r3, #0]
 800c924:	681a      	ldr	r2, [r3, #0]
 800c926:	4bbe      	ldr	r3, [pc, #760]	@ (800cc20 <UART_SetConfig+0x328>)
 800c928:	4013      	ands	r3, r2
 800c92a:	697a      	ldr	r2, [r7, #20]
 800c92c:	6812      	ldr	r2, [r2, #0]
 800c92e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800c930:	430b      	orrs	r3, r1
 800c932:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c934:	697b      	ldr	r3, [r7, #20]
 800c936:	681b      	ldr	r3, [r3, #0]
 800c938:	685b      	ldr	r3, [r3, #4]
 800c93a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800c93e:	697b      	ldr	r3, [r7, #20]
 800c940:	68da      	ldr	r2, [r3, #12]
 800c942:	697b      	ldr	r3, [r7, #20]
 800c944:	681b      	ldr	r3, [r3, #0]
 800c946:	430a      	orrs	r2, r1
 800c948:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c94a:	697b      	ldr	r3, [r7, #20]
 800c94c:	699b      	ldr	r3, [r3, #24]
 800c94e:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800c950:	697b      	ldr	r3, [r7, #20]
 800c952:	681b      	ldr	r3, [r3, #0]
 800c954:	4ab3      	ldr	r2, [pc, #716]	@ (800cc24 <UART_SetConfig+0x32c>)
 800c956:	4293      	cmp	r3, r2
 800c958:	d004      	beq.n	800c964 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800c95a:	697b      	ldr	r3, [r7, #20]
 800c95c:	6a1b      	ldr	r3, [r3, #32]
 800c95e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c960:	4313      	orrs	r3, r2
 800c962:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c964:	697b      	ldr	r3, [r7, #20]
 800c966:	681b      	ldr	r3, [r3, #0]
 800c968:	689a      	ldr	r2, [r3, #8]
 800c96a:	4baf      	ldr	r3, [pc, #700]	@ (800cc28 <UART_SetConfig+0x330>)
 800c96c:	4013      	ands	r3, r2
 800c96e:	697a      	ldr	r2, [r7, #20]
 800c970:	6812      	ldr	r2, [r2, #0]
 800c972:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800c974:	430b      	orrs	r3, r1
 800c976:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800c978:	697b      	ldr	r3, [r7, #20]
 800c97a:	681b      	ldr	r3, [r3, #0]
 800c97c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c97e:	f023 010f 	bic.w	r1, r3, #15
 800c982:	697b      	ldr	r3, [r7, #20]
 800c984:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c986:	697b      	ldr	r3, [r7, #20]
 800c988:	681b      	ldr	r3, [r3, #0]
 800c98a:	430a      	orrs	r2, r1
 800c98c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c98e:	697b      	ldr	r3, [r7, #20]
 800c990:	681b      	ldr	r3, [r3, #0]
 800c992:	4aa6      	ldr	r2, [pc, #664]	@ (800cc2c <UART_SetConfig+0x334>)
 800c994:	4293      	cmp	r3, r2
 800c996:	d177      	bne.n	800ca88 <UART_SetConfig+0x190>
 800c998:	4ba5      	ldr	r3, [pc, #660]	@ (800cc30 <UART_SetConfig+0x338>)
 800c99a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c99c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800c9a0:	2b28      	cmp	r3, #40	@ 0x28
 800c9a2:	d86d      	bhi.n	800ca80 <UART_SetConfig+0x188>
 800c9a4:	a201      	add	r2, pc, #4	@ (adr r2, 800c9ac <UART_SetConfig+0xb4>)
 800c9a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c9aa:	bf00      	nop
 800c9ac:	0800ca51 	.word	0x0800ca51
 800c9b0:	0800ca81 	.word	0x0800ca81
 800c9b4:	0800ca81 	.word	0x0800ca81
 800c9b8:	0800ca81 	.word	0x0800ca81
 800c9bc:	0800ca81 	.word	0x0800ca81
 800c9c0:	0800ca81 	.word	0x0800ca81
 800c9c4:	0800ca81 	.word	0x0800ca81
 800c9c8:	0800ca81 	.word	0x0800ca81
 800c9cc:	0800ca59 	.word	0x0800ca59
 800c9d0:	0800ca81 	.word	0x0800ca81
 800c9d4:	0800ca81 	.word	0x0800ca81
 800c9d8:	0800ca81 	.word	0x0800ca81
 800c9dc:	0800ca81 	.word	0x0800ca81
 800c9e0:	0800ca81 	.word	0x0800ca81
 800c9e4:	0800ca81 	.word	0x0800ca81
 800c9e8:	0800ca81 	.word	0x0800ca81
 800c9ec:	0800ca61 	.word	0x0800ca61
 800c9f0:	0800ca81 	.word	0x0800ca81
 800c9f4:	0800ca81 	.word	0x0800ca81
 800c9f8:	0800ca81 	.word	0x0800ca81
 800c9fc:	0800ca81 	.word	0x0800ca81
 800ca00:	0800ca81 	.word	0x0800ca81
 800ca04:	0800ca81 	.word	0x0800ca81
 800ca08:	0800ca81 	.word	0x0800ca81
 800ca0c:	0800ca69 	.word	0x0800ca69
 800ca10:	0800ca81 	.word	0x0800ca81
 800ca14:	0800ca81 	.word	0x0800ca81
 800ca18:	0800ca81 	.word	0x0800ca81
 800ca1c:	0800ca81 	.word	0x0800ca81
 800ca20:	0800ca81 	.word	0x0800ca81
 800ca24:	0800ca81 	.word	0x0800ca81
 800ca28:	0800ca81 	.word	0x0800ca81
 800ca2c:	0800ca71 	.word	0x0800ca71
 800ca30:	0800ca81 	.word	0x0800ca81
 800ca34:	0800ca81 	.word	0x0800ca81
 800ca38:	0800ca81 	.word	0x0800ca81
 800ca3c:	0800ca81 	.word	0x0800ca81
 800ca40:	0800ca81 	.word	0x0800ca81
 800ca44:	0800ca81 	.word	0x0800ca81
 800ca48:	0800ca81 	.word	0x0800ca81
 800ca4c:	0800ca79 	.word	0x0800ca79
 800ca50:	2301      	movs	r3, #1
 800ca52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca56:	e222      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800ca58:	2304      	movs	r3, #4
 800ca5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca5e:	e21e      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800ca60:	2308      	movs	r3, #8
 800ca62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca66:	e21a      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800ca68:	2310      	movs	r3, #16
 800ca6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca6e:	e216      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800ca70:	2320      	movs	r3, #32
 800ca72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca76:	e212      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800ca78:	2340      	movs	r3, #64	@ 0x40
 800ca7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca7e:	e20e      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800ca80:	2380      	movs	r3, #128	@ 0x80
 800ca82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca86:	e20a      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800ca88:	697b      	ldr	r3, [r7, #20]
 800ca8a:	681b      	ldr	r3, [r3, #0]
 800ca8c:	4a69      	ldr	r2, [pc, #420]	@ (800cc34 <UART_SetConfig+0x33c>)
 800ca8e:	4293      	cmp	r3, r2
 800ca90:	d130      	bne.n	800caf4 <UART_SetConfig+0x1fc>
 800ca92:	4b67      	ldr	r3, [pc, #412]	@ (800cc30 <UART_SetConfig+0x338>)
 800ca94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ca96:	f003 0307 	and.w	r3, r3, #7
 800ca9a:	2b05      	cmp	r3, #5
 800ca9c:	d826      	bhi.n	800caec <UART_SetConfig+0x1f4>
 800ca9e:	a201      	add	r2, pc, #4	@ (adr r2, 800caa4 <UART_SetConfig+0x1ac>)
 800caa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800caa4:	0800cabd 	.word	0x0800cabd
 800caa8:	0800cac5 	.word	0x0800cac5
 800caac:	0800cacd 	.word	0x0800cacd
 800cab0:	0800cad5 	.word	0x0800cad5
 800cab4:	0800cadd 	.word	0x0800cadd
 800cab8:	0800cae5 	.word	0x0800cae5
 800cabc:	2300      	movs	r3, #0
 800cabe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cac2:	e1ec      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800cac4:	2304      	movs	r3, #4
 800cac6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800caca:	e1e8      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800cacc:	2308      	movs	r3, #8
 800cace:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cad2:	e1e4      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800cad4:	2310      	movs	r3, #16
 800cad6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cada:	e1e0      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800cadc:	2320      	movs	r3, #32
 800cade:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cae2:	e1dc      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800cae4:	2340      	movs	r3, #64	@ 0x40
 800cae6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800caea:	e1d8      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800caec:	2380      	movs	r3, #128	@ 0x80
 800caee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800caf2:	e1d4      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800caf4:	697b      	ldr	r3, [r7, #20]
 800caf6:	681b      	ldr	r3, [r3, #0]
 800caf8:	4a4f      	ldr	r2, [pc, #316]	@ (800cc38 <UART_SetConfig+0x340>)
 800cafa:	4293      	cmp	r3, r2
 800cafc:	d130      	bne.n	800cb60 <UART_SetConfig+0x268>
 800cafe:	4b4c      	ldr	r3, [pc, #304]	@ (800cc30 <UART_SetConfig+0x338>)
 800cb00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cb02:	f003 0307 	and.w	r3, r3, #7
 800cb06:	2b05      	cmp	r3, #5
 800cb08:	d826      	bhi.n	800cb58 <UART_SetConfig+0x260>
 800cb0a:	a201      	add	r2, pc, #4	@ (adr r2, 800cb10 <UART_SetConfig+0x218>)
 800cb0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb10:	0800cb29 	.word	0x0800cb29
 800cb14:	0800cb31 	.word	0x0800cb31
 800cb18:	0800cb39 	.word	0x0800cb39
 800cb1c:	0800cb41 	.word	0x0800cb41
 800cb20:	0800cb49 	.word	0x0800cb49
 800cb24:	0800cb51 	.word	0x0800cb51
 800cb28:	2300      	movs	r3, #0
 800cb2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cb2e:	e1b6      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800cb30:	2304      	movs	r3, #4
 800cb32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cb36:	e1b2      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800cb38:	2308      	movs	r3, #8
 800cb3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cb3e:	e1ae      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800cb40:	2310      	movs	r3, #16
 800cb42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cb46:	e1aa      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800cb48:	2320      	movs	r3, #32
 800cb4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cb4e:	e1a6      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800cb50:	2340      	movs	r3, #64	@ 0x40
 800cb52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cb56:	e1a2      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800cb58:	2380      	movs	r3, #128	@ 0x80
 800cb5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cb5e:	e19e      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800cb60:	697b      	ldr	r3, [r7, #20]
 800cb62:	681b      	ldr	r3, [r3, #0]
 800cb64:	4a35      	ldr	r2, [pc, #212]	@ (800cc3c <UART_SetConfig+0x344>)
 800cb66:	4293      	cmp	r3, r2
 800cb68:	d130      	bne.n	800cbcc <UART_SetConfig+0x2d4>
 800cb6a:	4b31      	ldr	r3, [pc, #196]	@ (800cc30 <UART_SetConfig+0x338>)
 800cb6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cb6e:	f003 0307 	and.w	r3, r3, #7
 800cb72:	2b05      	cmp	r3, #5
 800cb74:	d826      	bhi.n	800cbc4 <UART_SetConfig+0x2cc>
 800cb76:	a201      	add	r2, pc, #4	@ (adr r2, 800cb7c <UART_SetConfig+0x284>)
 800cb78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb7c:	0800cb95 	.word	0x0800cb95
 800cb80:	0800cb9d 	.word	0x0800cb9d
 800cb84:	0800cba5 	.word	0x0800cba5
 800cb88:	0800cbad 	.word	0x0800cbad
 800cb8c:	0800cbb5 	.word	0x0800cbb5
 800cb90:	0800cbbd 	.word	0x0800cbbd
 800cb94:	2300      	movs	r3, #0
 800cb96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cb9a:	e180      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800cb9c:	2304      	movs	r3, #4
 800cb9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cba2:	e17c      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800cba4:	2308      	movs	r3, #8
 800cba6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cbaa:	e178      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800cbac:	2310      	movs	r3, #16
 800cbae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cbb2:	e174      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800cbb4:	2320      	movs	r3, #32
 800cbb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cbba:	e170      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800cbbc:	2340      	movs	r3, #64	@ 0x40
 800cbbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cbc2:	e16c      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800cbc4:	2380      	movs	r3, #128	@ 0x80
 800cbc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cbca:	e168      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800cbcc:	697b      	ldr	r3, [r7, #20]
 800cbce:	681b      	ldr	r3, [r3, #0]
 800cbd0:	4a1b      	ldr	r2, [pc, #108]	@ (800cc40 <UART_SetConfig+0x348>)
 800cbd2:	4293      	cmp	r3, r2
 800cbd4:	d142      	bne.n	800cc5c <UART_SetConfig+0x364>
 800cbd6:	4b16      	ldr	r3, [pc, #88]	@ (800cc30 <UART_SetConfig+0x338>)
 800cbd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cbda:	f003 0307 	and.w	r3, r3, #7
 800cbde:	2b05      	cmp	r3, #5
 800cbe0:	d838      	bhi.n	800cc54 <UART_SetConfig+0x35c>
 800cbe2:	a201      	add	r2, pc, #4	@ (adr r2, 800cbe8 <UART_SetConfig+0x2f0>)
 800cbe4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cbe8:	0800cc01 	.word	0x0800cc01
 800cbec:	0800cc09 	.word	0x0800cc09
 800cbf0:	0800cc11 	.word	0x0800cc11
 800cbf4:	0800cc19 	.word	0x0800cc19
 800cbf8:	0800cc45 	.word	0x0800cc45
 800cbfc:	0800cc4d 	.word	0x0800cc4d
 800cc00:	2300      	movs	r3, #0
 800cc02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc06:	e14a      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800cc08:	2304      	movs	r3, #4
 800cc0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc0e:	e146      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800cc10:	2308      	movs	r3, #8
 800cc12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc16:	e142      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800cc18:	2310      	movs	r3, #16
 800cc1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc1e:	e13e      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800cc20:	cfff69f3 	.word	0xcfff69f3
 800cc24:	58000c00 	.word	0x58000c00
 800cc28:	11fff4ff 	.word	0x11fff4ff
 800cc2c:	40011000 	.word	0x40011000
 800cc30:	58024400 	.word	0x58024400
 800cc34:	40004400 	.word	0x40004400
 800cc38:	40004800 	.word	0x40004800
 800cc3c:	40004c00 	.word	0x40004c00
 800cc40:	40005000 	.word	0x40005000
 800cc44:	2320      	movs	r3, #32
 800cc46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc4a:	e128      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800cc4c:	2340      	movs	r3, #64	@ 0x40
 800cc4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc52:	e124      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800cc54:	2380      	movs	r3, #128	@ 0x80
 800cc56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc5a:	e120      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800cc5c:	697b      	ldr	r3, [r7, #20]
 800cc5e:	681b      	ldr	r3, [r3, #0]
 800cc60:	4acb      	ldr	r2, [pc, #812]	@ (800cf90 <UART_SetConfig+0x698>)
 800cc62:	4293      	cmp	r3, r2
 800cc64:	d176      	bne.n	800cd54 <UART_SetConfig+0x45c>
 800cc66:	4bcb      	ldr	r3, [pc, #812]	@ (800cf94 <UART_SetConfig+0x69c>)
 800cc68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cc6a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800cc6e:	2b28      	cmp	r3, #40	@ 0x28
 800cc70:	d86c      	bhi.n	800cd4c <UART_SetConfig+0x454>
 800cc72:	a201      	add	r2, pc, #4	@ (adr r2, 800cc78 <UART_SetConfig+0x380>)
 800cc74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc78:	0800cd1d 	.word	0x0800cd1d
 800cc7c:	0800cd4d 	.word	0x0800cd4d
 800cc80:	0800cd4d 	.word	0x0800cd4d
 800cc84:	0800cd4d 	.word	0x0800cd4d
 800cc88:	0800cd4d 	.word	0x0800cd4d
 800cc8c:	0800cd4d 	.word	0x0800cd4d
 800cc90:	0800cd4d 	.word	0x0800cd4d
 800cc94:	0800cd4d 	.word	0x0800cd4d
 800cc98:	0800cd25 	.word	0x0800cd25
 800cc9c:	0800cd4d 	.word	0x0800cd4d
 800cca0:	0800cd4d 	.word	0x0800cd4d
 800cca4:	0800cd4d 	.word	0x0800cd4d
 800cca8:	0800cd4d 	.word	0x0800cd4d
 800ccac:	0800cd4d 	.word	0x0800cd4d
 800ccb0:	0800cd4d 	.word	0x0800cd4d
 800ccb4:	0800cd4d 	.word	0x0800cd4d
 800ccb8:	0800cd2d 	.word	0x0800cd2d
 800ccbc:	0800cd4d 	.word	0x0800cd4d
 800ccc0:	0800cd4d 	.word	0x0800cd4d
 800ccc4:	0800cd4d 	.word	0x0800cd4d
 800ccc8:	0800cd4d 	.word	0x0800cd4d
 800cccc:	0800cd4d 	.word	0x0800cd4d
 800ccd0:	0800cd4d 	.word	0x0800cd4d
 800ccd4:	0800cd4d 	.word	0x0800cd4d
 800ccd8:	0800cd35 	.word	0x0800cd35
 800ccdc:	0800cd4d 	.word	0x0800cd4d
 800cce0:	0800cd4d 	.word	0x0800cd4d
 800cce4:	0800cd4d 	.word	0x0800cd4d
 800cce8:	0800cd4d 	.word	0x0800cd4d
 800ccec:	0800cd4d 	.word	0x0800cd4d
 800ccf0:	0800cd4d 	.word	0x0800cd4d
 800ccf4:	0800cd4d 	.word	0x0800cd4d
 800ccf8:	0800cd3d 	.word	0x0800cd3d
 800ccfc:	0800cd4d 	.word	0x0800cd4d
 800cd00:	0800cd4d 	.word	0x0800cd4d
 800cd04:	0800cd4d 	.word	0x0800cd4d
 800cd08:	0800cd4d 	.word	0x0800cd4d
 800cd0c:	0800cd4d 	.word	0x0800cd4d
 800cd10:	0800cd4d 	.word	0x0800cd4d
 800cd14:	0800cd4d 	.word	0x0800cd4d
 800cd18:	0800cd45 	.word	0x0800cd45
 800cd1c:	2301      	movs	r3, #1
 800cd1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cd22:	e0bc      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800cd24:	2304      	movs	r3, #4
 800cd26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cd2a:	e0b8      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800cd2c:	2308      	movs	r3, #8
 800cd2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cd32:	e0b4      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800cd34:	2310      	movs	r3, #16
 800cd36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cd3a:	e0b0      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800cd3c:	2320      	movs	r3, #32
 800cd3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cd42:	e0ac      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800cd44:	2340      	movs	r3, #64	@ 0x40
 800cd46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cd4a:	e0a8      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800cd4c:	2380      	movs	r3, #128	@ 0x80
 800cd4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cd52:	e0a4      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800cd54:	697b      	ldr	r3, [r7, #20]
 800cd56:	681b      	ldr	r3, [r3, #0]
 800cd58:	4a8f      	ldr	r2, [pc, #572]	@ (800cf98 <UART_SetConfig+0x6a0>)
 800cd5a:	4293      	cmp	r3, r2
 800cd5c:	d130      	bne.n	800cdc0 <UART_SetConfig+0x4c8>
 800cd5e:	4b8d      	ldr	r3, [pc, #564]	@ (800cf94 <UART_SetConfig+0x69c>)
 800cd60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cd62:	f003 0307 	and.w	r3, r3, #7
 800cd66:	2b05      	cmp	r3, #5
 800cd68:	d826      	bhi.n	800cdb8 <UART_SetConfig+0x4c0>
 800cd6a:	a201      	add	r2, pc, #4	@ (adr r2, 800cd70 <UART_SetConfig+0x478>)
 800cd6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cd70:	0800cd89 	.word	0x0800cd89
 800cd74:	0800cd91 	.word	0x0800cd91
 800cd78:	0800cd99 	.word	0x0800cd99
 800cd7c:	0800cda1 	.word	0x0800cda1
 800cd80:	0800cda9 	.word	0x0800cda9
 800cd84:	0800cdb1 	.word	0x0800cdb1
 800cd88:	2300      	movs	r3, #0
 800cd8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cd8e:	e086      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800cd90:	2304      	movs	r3, #4
 800cd92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cd96:	e082      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800cd98:	2308      	movs	r3, #8
 800cd9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cd9e:	e07e      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800cda0:	2310      	movs	r3, #16
 800cda2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cda6:	e07a      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800cda8:	2320      	movs	r3, #32
 800cdaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cdae:	e076      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800cdb0:	2340      	movs	r3, #64	@ 0x40
 800cdb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cdb6:	e072      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800cdb8:	2380      	movs	r3, #128	@ 0x80
 800cdba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cdbe:	e06e      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800cdc0:	697b      	ldr	r3, [r7, #20]
 800cdc2:	681b      	ldr	r3, [r3, #0]
 800cdc4:	4a75      	ldr	r2, [pc, #468]	@ (800cf9c <UART_SetConfig+0x6a4>)
 800cdc6:	4293      	cmp	r3, r2
 800cdc8:	d130      	bne.n	800ce2c <UART_SetConfig+0x534>
 800cdca:	4b72      	ldr	r3, [pc, #456]	@ (800cf94 <UART_SetConfig+0x69c>)
 800cdcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cdce:	f003 0307 	and.w	r3, r3, #7
 800cdd2:	2b05      	cmp	r3, #5
 800cdd4:	d826      	bhi.n	800ce24 <UART_SetConfig+0x52c>
 800cdd6:	a201      	add	r2, pc, #4	@ (adr r2, 800cddc <UART_SetConfig+0x4e4>)
 800cdd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cddc:	0800cdf5 	.word	0x0800cdf5
 800cde0:	0800cdfd 	.word	0x0800cdfd
 800cde4:	0800ce05 	.word	0x0800ce05
 800cde8:	0800ce0d 	.word	0x0800ce0d
 800cdec:	0800ce15 	.word	0x0800ce15
 800cdf0:	0800ce1d 	.word	0x0800ce1d
 800cdf4:	2300      	movs	r3, #0
 800cdf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cdfa:	e050      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800cdfc:	2304      	movs	r3, #4
 800cdfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ce02:	e04c      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800ce04:	2308      	movs	r3, #8
 800ce06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ce0a:	e048      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800ce0c:	2310      	movs	r3, #16
 800ce0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ce12:	e044      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800ce14:	2320      	movs	r3, #32
 800ce16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ce1a:	e040      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800ce1c:	2340      	movs	r3, #64	@ 0x40
 800ce1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ce22:	e03c      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800ce24:	2380      	movs	r3, #128	@ 0x80
 800ce26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ce2a:	e038      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800ce2c:	697b      	ldr	r3, [r7, #20]
 800ce2e:	681b      	ldr	r3, [r3, #0]
 800ce30:	4a5b      	ldr	r2, [pc, #364]	@ (800cfa0 <UART_SetConfig+0x6a8>)
 800ce32:	4293      	cmp	r3, r2
 800ce34:	d130      	bne.n	800ce98 <UART_SetConfig+0x5a0>
 800ce36:	4b57      	ldr	r3, [pc, #348]	@ (800cf94 <UART_SetConfig+0x69c>)
 800ce38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ce3a:	f003 0307 	and.w	r3, r3, #7
 800ce3e:	2b05      	cmp	r3, #5
 800ce40:	d826      	bhi.n	800ce90 <UART_SetConfig+0x598>
 800ce42:	a201      	add	r2, pc, #4	@ (adr r2, 800ce48 <UART_SetConfig+0x550>)
 800ce44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce48:	0800ce61 	.word	0x0800ce61
 800ce4c:	0800ce69 	.word	0x0800ce69
 800ce50:	0800ce71 	.word	0x0800ce71
 800ce54:	0800ce79 	.word	0x0800ce79
 800ce58:	0800ce81 	.word	0x0800ce81
 800ce5c:	0800ce89 	.word	0x0800ce89
 800ce60:	2302      	movs	r3, #2
 800ce62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ce66:	e01a      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800ce68:	2304      	movs	r3, #4
 800ce6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ce6e:	e016      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800ce70:	2308      	movs	r3, #8
 800ce72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ce76:	e012      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800ce78:	2310      	movs	r3, #16
 800ce7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ce7e:	e00e      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800ce80:	2320      	movs	r3, #32
 800ce82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ce86:	e00a      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800ce88:	2340      	movs	r3, #64	@ 0x40
 800ce8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ce8e:	e006      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800ce90:	2380      	movs	r3, #128	@ 0x80
 800ce92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ce96:	e002      	b.n	800ce9e <UART_SetConfig+0x5a6>
 800ce98:	2380      	movs	r3, #128	@ 0x80
 800ce9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800ce9e:	697b      	ldr	r3, [r7, #20]
 800cea0:	681b      	ldr	r3, [r3, #0]
 800cea2:	4a3f      	ldr	r2, [pc, #252]	@ (800cfa0 <UART_SetConfig+0x6a8>)
 800cea4:	4293      	cmp	r3, r2
 800cea6:	f040 80f8 	bne.w	800d09a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800ceaa:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ceae:	2b20      	cmp	r3, #32
 800ceb0:	dc46      	bgt.n	800cf40 <UART_SetConfig+0x648>
 800ceb2:	2b02      	cmp	r3, #2
 800ceb4:	f2c0 8082 	blt.w	800cfbc <UART_SetConfig+0x6c4>
 800ceb8:	3b02      	subs	r3, #2
 800ceba:	2b1e      	cmp	r3, #30
 800cebc:	d87e      	bhi.n	800cfbc <UART_SetConfig+0x6c4>
 800cebe:	a201      	add	r2, pc, #4	@ (adr r2, 800cec4 <UART_SetConfig+0x5cc>)
 800cec0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cec4:	0800cf47 	.word	0x0800cf47
 800cec8:	0800cfbd 	.word	0x0800cfbd
 800cecc:	0800cf4f 	.word	0x0800cf4f
 800ced0:	0800cfbd 	.word	0x0800cfbd
 800ced4:	0800cfbd 	.word	0x0800cfbd
 800ced8:	0800cfbd 	.word	0x0800cfbd
 800cedc:	0800cf5f 	.word	0x0800cf5f
 800cee0:	0800cfbd 	.word	0x0800cfbd
 800cee4:	0800cfbd 	.word	0x0800cfbd
 800cee8:	0800cfbd 	.word	0x0800cfbd
 800ceec:	0800cfbd 	.word	0x0800cfbd
 800cef0:	0800cfbd 	.word	0x0800cfbd
 800cef4:	0800cfbd 	.word	0x0800cfbd
 800cef8:	0800cfbd 	.word	0x0800cfbd
 800cefc:	0800cf6f 	.word	0x0800cf6f
 800cf00:	0800cfbd 	.word	0x0800cfbd
 800cf04:	0800cfbd 	.word	0x0800cfbd
 800cf08:	0800cfbd 	.word	0x0800cfbd
 800cf0c:	0800cfbd 	.word	0x0800cfbd
 800cf10:	0800cfbd 	.word	0x0800cfbd
 800cf14:	0800cfbd 	.word	0x0800cfbd
 800cf18:	0800cfbd 	.word	0x0800cfbd
 800cf1c:	0800cfbd 	.word	0x0800cfbd
 800cf20:	0800cfbd 	.word	0x0800cfbd
 800cf24:	0800cfbd 	.word	0x0800cfbd
 800cf28:	0800cfbd 	.word	0x0800cfbd
 800cf2c:	0800cfbd 	.word	0x0800cfbd
 800cf30:	0800cfbd 	.word	0x0800cfbd
 800cf34:	0800cfbd 	.word	0x0800cfbd
 800cf38:	0800cfbd 	.word	0x0800cfbd
 800cf3c:	0800cfaf 	.word	0x0800cfaf
 800cf40:	2b40      	cmp	r3, #64	@ 0x40
 800cf42:	d037      	beq.n	800cfb4 <UART_SetConfig+0x6bc>
 800cf44:	e03a      	b.n	800cfbc <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800cf46:	f7fd fedf 	bl	800ad08 <HAL_RCCEx_GetD3PCLK1Freq>
 800cf4a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800cf4c:	e03c      	b.n	800cfc8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cf4e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800cf52:	4618      	mov	r0, r3
 800cf54:	f7fd feee 	bl	800ad34 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800cf58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cf5c:	e034      	b.n	800cfc8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cf5e:	f107 0318 	add.w	r3, r7, #24
 800cf62:	4618      	mov	r0, r3
 800cf64:	f7fe f83a 	bl	800afdc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800cf68:	69fb      	ldr	r3, [r7, #28]
 800cf6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cf6c:	e02c      	b.n	800cfc8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800cf6e:	4b09      	ldr	r3, [pc, #36]	@ (800cf94 <UART_SetConfig+0x69c>)
 800cf70:	681b      	ldr	r3, [r3, #0]
 800cf72:	f003 0320 	and.w	r3, r3, #32
 800cf76:	2b00      	cmp	r3, #0
 800cf78:	d016      	beq.n	800cfa8 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800cf7a:	4b06      	ldr	r3, [pc, #24]	@ (800cf94 <UART_SetConfig+0x69c>)
 800cf7c:	681b      	ldr	r3, [r3, #0]
 800cf7e:	08db      	lsrs	r3, r3, #3
 800cf80:	f003 0303 	and.w	r3, r3, #3
 800cf84:	4a07      	ldr	r2, [pc, #28]	@ (800cfa4 <UART_SetConfig+0x6ac>)
 800cf86:	fa22 f303 	lsr.w	r3, r2, r3
 800cf8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800cf8c:	e01c      	b.n	800cfc8 <UART_SetConfig+0x6d0>
 800cf8e:	bf00      	nop
 800cf90:	40011400 	.word	0x40011400
 800cf94:	58024400 	.word	0x58024400
 800cf98:	40007800 	.word	0x40007800
 800cf9c:	40007c00 	.word	0x40007c00
 800cfa0:	58000c00 	.word	0x58000c00
 800cfa4:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800cfa8:	4b9d      	ldr	r3, [pc, #628]	@ (800d220 <UART_SetConfig+0x928>)
 800cfaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cfac:	e00c      	b.n	800cfc8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800cfae:	4b9d      	ldr	r3, [pc, #628]	@ (800d224 <UART_SetConfig+0x92c>)
 800cfb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cfb2:	e009      	b.n	800cfc8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800cfb4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cfb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cfba:	e005      	b.n	800cfc8 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800cfbc:	2300      	movs	r3, #0
 800cfbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800cfc0:	2301      	movs	r3, #1
 800cfc2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800cfc6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800cfc8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cfca:	2b00      	cmp	r3, #0
 800cfcc:	f000 81de 	beq.w	800d38c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800cfd0:	697b      	ldr	r3, [r7, #20]
 800cfd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cfd4:	4a94      	ldr	r2, [pc, #592]	@ (800d228 <UART_SetConfig+0x930>)
 800cfd6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cfda:	461a      	mov	r2, r3
 800cfdc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cfde:	fbb3 f3f2 	udiv	r3, r3, r2
 800cfe2:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800cfe4:	697b      	ldr	r3, [r7, #20]
 800cfe6:	685a      	ldr	r2, [r3, #4]
 800cfe8:	4613      	mov	r3, r2
 800cfea:	005b      	lsls	r3, r3, #1
 800cfec:	4413      	add	r3, r2
 800cfee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cff0:	429a      	cmp	r2, r3
 800cff2:	d305      	bcc.n	800d000 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800cff4:	697b      	ldr	r3, [r7, #20]
 800cff6:	685b      	ldr	r3, [r3, #4]
 800cff8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800cffa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cffc:	429a      	cmp	r2, r3
 800cffe:	d903      	bls.n	800d008 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800d000:	2301      	movs	r3, #1
 800d002:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800d006:	e1c1      	b.n	800d38c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d008:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d00a:	2200      	movs	r2, #0
 800d00c:	60bb      	str	r3, [r7, #8]
 800d00e:	60fa      	str	r2, [r7, #12]
 800d010:	697b      	ldr	r3, [r7, #20]
 800d012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d014:	4a84      	ldr	r2, [pc, #528]	@ (800d228 <UART_SetConfig+0x930>)
 800d016:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d01a:	b29b      	uxth	r3, r3
 800d01c:	2200      	movs	r2, #0
 800d01e:	603b      	str	r3, [r7, #0]
 800d020:	607a      	str	r2, [r7, #4]
 800d022:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d026:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800d02a:	f7f3 f9b1 	bl	8000390 <__aeabi_uldivmod>
 800d02e:	4602      	mov	r2, r0
 800d030:	460b      	mov	r3, r1
 800d032:	4610      	mov	r0, r2
 800d034:	4619      	mov	r1, r3
 800d036:	f04f 0200 	mov.w	r2, #0
 800d03a:	f04f 0300 	mov.w	r3, #0
 800d03e:	020b      	lsls	r3, r1, #8
 800d040:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800d044:	0202      	lsls	r2, r0, #8
 800d046:	6979      	ldr	r1, [r7, #20]
 800d048:	6849      	ldr	r1, [r1, #4]
 800d04a:	0849      	lsrs	r1, r1, #1
 800d04c:	2000      	movs	r0, #0
 800d04e:	460c      	mov	r4, r1
 800d050:	4605      	mov	r5, r0
 800d052:	eb12 0804 	adds.w	r8, r2, r4
 800d056:	eb43 0905 	adc.w	r9, r3, r5
 800d05a:	697b      	ldr	r3, [r7, #20]
 800d05c:	685b      	ldr	r3, [r3, #4]
 800d05e:	2200      	movs	r2, #0
 800d060:	469a      	mov	sl, r3
 800d062:	4693      	mov	fp, r2
 800d064:	4652      	mov	r2, sl
 800d066:	465b      	mov	r3, fp
 800d068:	4640      	mov	r0, r8
 800d06a:	4649      	mov	r1, r9
 800d06c:	f7f3 f990 	bl	8000390 <__aeabi_uldivmod>
 800d070:	4602      	mov	r2, r0
 800d072:	460b      	mov	r3, r1
 800d074:	4613      	mov	r3, r2
 800d076:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800d078:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d07a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d07e:	d308      	bcc.n	800d092 <UART_SetConfig+0x79a>
 800d080:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d082:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d086:	d204      	bcs.n	800d092 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800d088:	697b      	ldr	r3, [r7, #20]
 800d08a:	681b      	ldr	r3, [r3, #0]
 800d08c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d08e:	60da      	str	r2, [r3, #12]
 800d090:	e17c      	b.n	800d38c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800d092:	2301      	movs	r3, #1
 800d094:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800d098:	e178      	b.n	800d38c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d09a:	697b      	ldr	r3, [r7, #20]
 800d09c:	69db      	ldr	r3, [r3, #28]
 800d09e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d0a2:	f040 80c5 	bne.w	800d230 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800d0a6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800d0aa:	2b20      	cmp	r3, #32
 800d0ac:	dc48      	bgt.n	800d140 <UART_SetConfig+0x848>
 800d0ae:	2b00      	cmp	r3, #0
 800d0b0:	db7b      	blt.n	800d1aa <UART_SetConfig+0x8b2>
 800d0b2:	2b20      	cmp	r3, #32
 800d0b4:	d879      	bhi.n	800d1aa <UART_SetConfig+0x8b2>
 800d0b6:	a201      	add	r2, pc, #4	@ (adr r2, 800d0bc <UART_SetConfig+0x7c4>)
 800d0b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d0bc:	0800d147 	.word	0x0800d147
 800d0c0:	0800d14f 	.word	0x0800d14f
 800d0c4:	0800d1ab 	.word	0x0800d1ab
 800d0c8:	0800d1ab 	.word	0x0800d1ab
 800d0cc:	0800d157 	.word	0x0800d157
 800d0d0:	0800d1ab 	.word	0x0800d1ab
 800d0d4:	0800d1ab 	.word	0x0800d1ab
 800d0d8:	0800d1ab 	.word	0x0800d1ab
 800d0dc:	0800d167 	.word	0x0800d167
 800d0e0:	0800d1ab 	.word	0x0800d1ab
 800d0e4:	0800d1ab 	.word	0x0800d1ab
 800d0e8:	0800d1ab 	.word	0x0800d1ab
 800d0ec:	0800d1ab 	.word	0x0800d1ab
 800d0f0:	0800d1ab 	.word	0x0800d1ab
 800d0f4:	0800d1ab 	.word	0x0800d1ab
 800d0f8:	0800d1ab 	.word	0x0800d1ab
 800d0fc:	0800d177 	.word	0x0800d177
 800d100:	0800d1ab 	.word	0x0800d1ab
 800d104:	0800d1ab 	.word	0x0800d1ab
 800d108:	0800d1ab 	.word	0x0800d1ab
 800d10c:	0800d1ab 	.word	0x0800d1ab
 800d110:	0800d1ab 	.word	0x0800d1ab
 800d114:	0800d1ab 	.word	0x0800d1ab
 800d118:	0800d1ab 	.word	0x0800d1ab
 800d11c:	0800d1ab 	.word	0x0800d1ab
 800d120:	0800d1ab 	.word	0x0800d1ab
 800d124:	0800d1ab 	.word	0x0800d1ab
 800d128:	0800d1ab 	.word	0x0800d1ab
 800d12c:	0800d1ab 	.word	0x0800d1ab
 800d130:	0800d1ab 	.word	0x0800d1ab
 800d134:	0800d1ab 	.word	0x0800d1ab
 800d138:	0800d1ab 	.word	0x0800d1ab
 800d13c:	0800d19d 	.word	0x0800d19d
 800d140:	2b40      	cmp	r3, #64	@ 0x40
 800d142:	d02e      	beq.n	800d1a2 <UART_SetConfig+0x8aa>
 800d144:	e031      	b.n	800d1aa <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d146:	f7fb fe29 	bl	8008d9c <HAL_RCC_GetPCLK1Freq>
 800d14a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d14c:	e033      	b.n	800d1b6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d14e:	f7fb fe3b 	bl	8008dc8 <HAL_RCC_GetPCLK2Freq>
 800d152:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d154:	e02f      	b.n	800d1b6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d156:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d15a:	4618      	mov	r0, r3
 800d15c:	f7fd fdea 	bl	800ad34 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800d160:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d162:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d164:	e027      	b.n	800d1b6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d166:	f107 0318 	add.w	r3, r7, #24
 800d16a:	4618      	mov	r0, r3
 800d16c:	f7fd ff36 	bl	800afdc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800d170:	69fb      	ldr	r3, [r7, #28]
 800d172:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d174:	e01f      	b.n	800d1b6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d176:	4b2d      	ldr	r3, [pc, #180]	@ (800d22c <UART_SetConfig+0x934>)
 800d178:	681b      	ldr	r3, [r3, #0]
 800d17a:	f003 0320 	and.w	r3, r3, #32
 800d17e:	2b00      	cmp	r3, #0
 800d180:	d009      	beq.n	800d196 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800d182:	4b2a      	ldr	r3, [pc, #168]	@ (800d22c <UART_SetConfig+0x934>)
 800d184:	681b      	ldr	r3, [r3, #0]
 800d186:	08db      	lsrs	r3, r3, #3
 800d188:	f003 0303 	and.w	r3, r3, #3
 800d18c:	4a24      	ldr	r2, [pc, #144]	@ (800d220 <UART_SetConfig+0x928>)
 800d18e:	fa22 f303 	lsr.w	r3, r2, r3
 800d192:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800d194:	e00f      	b.n	800d1b6 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800d196:	4b22      	ldr	r3, [pc, #136]	@ (800d220 <UART_SetConfig+0x928>)
 800d198:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d19a:	e00c      	b.n	800d1b6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800d19c:	4b21      	ldr	r3, [pc, #132]	@ (800d224 <UART_SetConfig+0x92c>)
 800d19e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d1a0:	e009      	b.n	800d1b6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d1a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d1a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d1a8:	e005      	b.n	800d1b6 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800d1aa:	2300      	movs	r3, #0
 800d1ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800d1ae:	2301      	movs	r3, #1
 800d1b0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800d1b4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d1b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d1b8:	2b00      	cmp	r3, #0
 800d1ba:	f000 80e7 	beq.w	800d38c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d1be:	697b      	ldr	r3, [r7, #20]
 800d1c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d1c2:	4a19      	ldr	r2, [pc, #100]	@ (800d228 <UART_SetConfig+0x930>)
 800d1c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d1c8:	461a      	mov	r2, r3
 800d1ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d1cc:	fbb3 f3f2 	udiv	r3, r3, r2
 800d1d0:	005a      	lsls	r2, r3, #1
 800d1d2:	697b      	ldr	r3, [r7, #20]
 800d1d4:	685b      	ldr	r3, [r3, #4]
 800d1d6:	085b      	lsrs	r3, r3, #1
 800d1d8:	441a      	add	r2, r3
 800d1da:	697b      	ldr	r3, [r7, #20]
 800d1dc:	685b      	ldr	r3, [r3, #4]
 800d1de:	fbb2 f3f3 	udiv	r3, r2, r3
 800d1e2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d1e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1e6:	2b0f      	cmp	r3, #15
 800d1e8:	d916      	bls.n	800d218 <UART_SetConfig+0x920>
 800d1ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d1f0:	d212      	bcs.n	800d218 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d1f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1f4:	b29b      	uxth	r3, r3
 800d1f6:	f023 030f 	bic.w	r3, r3, #15
 800d1fa:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d1fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1fe:	085b      	lsrs	r3, r3, #1
 800d200:	b29b      	uxth	r3, r3
 800d202:	f003 0307 	and.w	r3, r3, #7
 800d206:	b29a      	uxth	r2, r3
 800d208:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d20a:	4313      	orrs	r3, r2
 800d20c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800d20e:	697b      	ldr	r3, [r7, #20]
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800d214:	60da      	str	r2, [r3, #12]
 800d216:	e0b9      	b.n	800d38c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800d218:	2301      	movs	r3, #1
 800d21a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800d21e:	e0b5      	b.n	800d38c <UART_SetConfig+0xa94>
 800d220:	03d09000 	.word	0x03d09000
 800d224:	003d0900 	.word	0x003d0900
 800d228:	08017898 	.word	0x08017898
 800d22c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800d230:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800d234:	2b20      	cmp	r3, #32
 800d236:	dc49      	bgt.n	800d2cc <UART_SetConfig+0x9d4>
 800d238:	2b00      	cmp	r3, #0
 800d23a:	db7c      	blt.n	800d336 <UART_SetConfig+0xa3e>
 800d23c:	2b20      	cmp	r3, #32
 800d23e:	d87a      	bhi.n	800d336 <UART_SetConfig+0xa3e>
 800d240:	a201      	add	r2, pc, #4	@ (adr r2, 800d248 <UART_SetConfig+0x950>)
 800d242:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d246:	bf00      	nop
 800d248:	0800d2d3 	.word	0x0800d2d3
 800d24c:	0800d2db 	.word	0x0800d2db
 800d250:	0800d337 	.word	0x0800d337
 800d254:	0800d337 	.word	0x0800d337
 800d258:	0800d2e3 	.word	0x0800d2e3
 800d25c:	0800d337 	.word	0x0800d337
 800d260:	0800d337 	.word	0x0800d337
 800d264:	0800d337 	.word	0x0800d337
 800d268:	0800d2f3 	.word	0x0800d2f3
 800d26c:	0800d337 	.word	0x0800d337
 800d270:	0800d337 	.word	0x0800d337
 800d274:	0800d337 	.word	0x0800d337
 800d278:	0800d337 	.word	0x0800d337
 800d27c:	0800d337 	.word	0x0800d337
 800d280:	0800d337 	.word	0x0800d337
 800d284:	0800d337 	.word	0x0800d337
 800d288:	0800d303 	.word	0x0800d303
 800d28c:	0800d337 	.word	0x0800d337
 800d290:	0800d337 	.word	0x0800d337
 800d294:	0800d337 	.word	0x0800d337
 800d298:	0800d337 	.word	0x0800d337
 800d29c:	0800d337 	.word	0x0800d337
 800d2a0:	0800d337 	.word	0x0800d337
 800d2a4:	0800d337 	.word	0x0800d337
 800d2a8:	0800d337 	.word	0x0800d337
 800d2ac:	0800d337 	.word	0x0800d337
 800d2b0:	0800d337 	.word	0x0800d337
 800d2b4:	0800d337 	.word	0x0800d337
 800d2b8:	0800d337 	.word	0x0800d337
 800d2bc:	0800d337 	.word	0x0800d337
 800d2c0:	0800d337 	.word	0x0800d337
 800d2c4:	0800d337 	.word	0x0800d337
 800d2c8:	0800d329 	.word	0x0800d329
 800d2cc:	2b40      	cmp	r3, #64	@ 0x40
 800d2ce:	d02e      	beq.n	800d32e <UART_SetConfig+0xa36>
 800d2d0:	e031      	b.n	800d336 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d2d2:	f7fb fd63 	bl	8008d9c <HAL_RCC_GetPCLK1Freq>
 800d2d6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d2d8:	e033      	b.n	800d342 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d2da:	f7fb fd75 	bl	8008dc8 <HAL_RCC_GetPCLK2Freq>
 800d2de:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d2e0:	e02f      	b.n	800d342 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d2e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d2e6:	4618      	mov	r0, r3
 800d2e8:	f7fd fd24 	bl	800ad34 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800d2ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d2ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d2f0:	e027      	b.n	800d342 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d2f2:	f107 0318 	add.w	r3, r7, #24
 800d2f6:	4618      	mov	r0, r3
 800d2f8:	f7fd fe70 	bl	800afdc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800d2fc:	69fb      	ldr	r3, [r7, #28]
 800d2fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d300:	e01f      	b.n	800d342 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d302:	4b2d      	ldr	r3, [pc, #180]	@ (800d3b8 <UART_SetConfig+0xac0>)
 800d304:	681b      	ldr	r3, [r3, #0]
 800d306:	f003 0320 	and.w	r3, r3, #32
 800d30a:	2b00      	cmp	r3, #0
 800d30c:	d009      	beq.n	800d322 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800d30e:	4b2a      	ldr	r3, [pc, #168]	@ (800d3b8 <UART_SetConfig+0xac0>)
 800d310:	681b      	ldr	r3, [r3, #0]
 800d312:	08db      	lsrs	r3, r3, #3
 800d314:	f003 0303 	and.w	r3, r3, #3
 800d318:	4a28      	ldr	r2, [pc, #160]	@ (800d3bc <UART_SetConfig+0xac4>)
 800d31a:	fa22 f303 	lsr.w	r3, r2, r3
 800d31e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800d320:	e00f      	b.n	800d342 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800d322:	4b26      	ldr	r3, [pc, #152]	@ (800d3bc <UART_SetConfig+0xac4>)
 800d324:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d326:	e00c      	b.n	800d342 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800d328:	4b25      	ldr	r3, [pc, #148]	@ (800d3c0 <UART_SetConfig+0xac8>)
 800d32a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d32c:	e009      	b.n	800d342 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d32e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d332:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d334:	e005      	b.n	800d342 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800d336:	2300      	movs	r3, #0
 800d338:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800d33a:	2301      	movs	r3, #1
 800d33c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800d340:	bf00      	nop
    }

    if (pclk != 0U)
 800d342:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d344:	2b00      	cmp	r3, #0
 800d346:	d021      	beq.n	800d38c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d348:	697b      	ldr	r3, [r7, #20]
 800d34a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d34c:	4a1d      	ldr	r2, [pc, #116]	@ (800d3c4 <UART_SetConfig+0xacc>)
 800d34e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d352:	461a      	mov	r2, r3
 800d354:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d356:	fbb3 f2f2 	udiv	r2, r3, r2
 800d35a:	697b      	ldr	r3, [r7, #20]
 800d35c:	685b      	ldr	r3, [r3, #4]
 800d35e:	085b      	lsrs	r3, r3, #1
 800d360:	441a      	add	r2, r3
 800d362:	697b      	ldr	r3, [r7, #20]
 800d364:	685b      	ldr	r3, [r3, #4]
 800d366:	fbb2 f3f3 	udiv	r3, r2, r3
 800d36a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d36c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d36e:	2b0f      	cmp	r3, #15
 800d370:	d909      	bls.n	800d386 <UART_SetConfig+0xa8e>
 800d372:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d374:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d378:	d205      	bcs.n	800d386 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800d37a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d37c:	b29a      	uxth	r2, r3
 800d37e:	697b      	ldr	r3, [r7, #20]
 800d380:	681b      	ldr	r3, [r3, #0]
 800d382:	60da      	str	r2, [r3, #12]
 800d384:	e002      	b.n	800d38c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800d386:	2301      	movs	r3, #1
 800d388:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800d38c:	697b      	ldr	r3, [r7, #20]
 800d38e:	2201      	movs	r2, #1
 800d390:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800d394:	697b      	ldr	r3, [r7, #20]
 800d396:	2201      	movs	r2, #1
 800d398:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d39c:	697b      	ldr	r3, [r7, #20]
 800d39e:	2200      	movs	r2, #0
 800d3a0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800d3a2:	697b      	ldr	r3, [r7, #20]
 800d3a4:	2200      	movs	r2, #0
 800d3a6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800d3a8:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800d3ac:	4618      	mov	r0, r3
 800d3ae:	3748      	adds	r7, #72	@ 0x48
 800d3b0:	46bd      	mov	sp, r7
 800d3b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d3b6:	bf00      	nop
 800d3b8:	58024400 	.word	0x58024400
 800d3bc:	03d09000 	.word	0x03d09000
 800d3c0:	003d0900 	.word	0x003d0900
 800d3c4:	08017898 	.word	0x08017898

0800d3c8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d3c8:	b480      	push	{r7}
 800d3ca:	b083      	sub	sp, #12
 800d3cc:	af00      	add	r7, sp, #0
 800d3ce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d3d4:	f003 0308 	and.w	r3, r3, #8
 800d3d8:	2b00      	cmp	r3, #0
 800d3da:	d00a      	beq.n	800d3f2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	681b      	ldr	r3, [r3, #0]
 800d3e0:	685b      	ldr	r3, [r3, #4]
 800d3e2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	681b      	ldr	r3, [r3, #0]
 800d3ee:	430a      	orrs	r2, r1
 800d3f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d3f6:	f003 0301 	and.w	r3, r3, #1
 800d3fa:	2b00      	cmp	r3, #0
 800d3fc:	d00a      	beq.n	800d414 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	681b      	ldr	r3, [r3, #0]
 800d402:	685b      	ldr	r3, [r3, #4]
 800d404:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	681b      	ldr	r3, [r3, #0]
 800d410:	430a      	orrs	r2, r1
 800d412:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d418:	f003 0302 	and.w	r3, r3, #2
 800d41c:	2b00      	cmp	r3, #0
 800d41e:	d00a      	beq.n	800d436 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	681b      	ldr	r3, [r3, #0]
 800d424:	685b      	ldr	r3, [r3, #4]
 800d426:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	681b      	ldr	r3, [r3, #0]
 800d432:	430a      	orrs	r2, r1
 800d434:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d43a:	f003 0304 	and.w	r3, r3, #4
 800d43e:	2b00      	cmp	r3, #0
 800d440:	d00a      	beq.n	800d458 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	681b      	ldr	r3, [r3, #0]
 800d446:	685b      	ldr	r3, [r3, #4]
 800d448:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	681b      	ldr	r3, [r3, #0]
 800d454:	430a      	orrs	r2, r1
 800d456:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d45c:	f003 0310 	and.w	r3, r3, #16
 800d460:	2b00      	cmp	r3, #0
 800d462:	d00a      	beq.n	800d47a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	681b      	ldr	r3, [r3, #0]
 800d468:	689b      	ldr	r3, [r3, #8]
 800d46a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	681b      	ldr	r3, [r3, #0]
 800d476:	430a      	orrs	r2, r1
 800d478:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d47e:	f003 0320 	and.w	r3, r3, #32
 800d482:	2b00      	cmp	r3, #0
 800d484:	d00a      	beq.n	800d49c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	681b      	ldr	r3, [r3, #0]
 800d48a:	689b      	ldr	r3, [r3, #8]
 800d48c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	681b      	ldr	r3, [r3, #0]
 800d498:	430a      	orrs	r2, r1
 800d49a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d4a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d4a4:	2b00      	cmp	r3, #0
 800d4a6:	d01a      	beq.n	800d4de <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	681b      	ldr	r3, [r3, #0]
 800d4ac:	685b      	ldr	r3, [r3, #4]
 800d4ae:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	681b      	ldr	r3, [r3, #0]
 800d4ba:	430a      	orrs	r2, r1
 800d4bc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d4be:	687b      	ldr	r3, [r7, #4]
 800d4c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d4c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d4c6:	d10a      	bne.n	800d4de <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	681b      	ldr	r3, [r3, #0]
 800d4cc:	685b      	ldr	r3, [r3, #4]
 800d4ce:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	681b      	ldr	r3, [r3, #0]
 800d4da:	430a      	orrs	r2, r1
 800d4dc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d4e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	d00a      	beq.n	800d500 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	681b      	ldr	r3, [r3, #0]
 800d4ee:	685b      	ldr	r3, [r3, #4]
 800d4f0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	681b      	ldr	r3, [r3, #0]
 800d4fc:	430a      	orrs	r2, r1
 800d4fe:	605a      	str	r2, [r3, #4]
  }
}
 800d500:	bf00      	nop
 800d502:	370c      	adds	r7, #12
 800d504:	46bd      	mov	sp, r7
 800d506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d50a:	4770      	bx	lr

0800d50c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d50c:	b580      	push	{r7, lr}
 800d50e:	b098      	sub	sp, #96	@ 0x60
 800d510:	af02      	add	r7, sp, #8
 800d512:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	2200      	movs	r2, #0
 800d518:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d51c:	f7f3 f954 	bl	80007c8 <HAL_GetTick>
 800d520:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	681b      	ldr	r3, [r3, #0]
 800d526:	681b      	ldr	r3, [r3, #0]
 800d528:	f003 0308 	and.w	r3, r3, #8
 800d52c:	2b08      	cmp	r3, #8
 800d52e:	d12f      	bne.n	800d590 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d530:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d534:	9300      	str	r3, [sp, #0]
 800d536:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d538:	2200      	movs	r2, #0
 800d53a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800d53e:	6878      	ldr	r0, [r7, #4]
 800d540:	f000 f88e 	bl	800d660 <UART_WaitOnFlagUntilTimeout>
 800d544:	4603      	mov	r3, r0
 800d546:	2b00      	cmp	r3, #0
 800d548:	d022      	beq.n	800d590 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	681b      	ldr	r3, [r3, #0]
 800d54e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d550:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d552:	e853 3f00 	ldrex	r3, [r3]
 800d556:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d558:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d55a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d55e:	653b      	str	r3, [r7, #80]	@ 0x50
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	681b      	ldr	r3, [r3, #0]
 800d564:	461a      	mov	r2, r3
 800d566:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d568:	647b      	str	r3, [r7, #68]	@ 0x44
 800d56a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d56c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d56e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d570:	e841 2300 	strex	r3, r2, [r1]
 800d574:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d576:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d578:	2b00      	cmp	r3, #0
 800d57a:	d1e6      	bne.n	800d54a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	2220      	movs	r2, #32
 800d580:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	2200      	movs	r2, #0
 800d588:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d58c:	2303      	movs	r3, #3
 800d58e:	e063      	b.n	800d658 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	681b      	ldr	r3, [r3, #0]
 800d594:	681b      	ldr	r3, [r3, #0]
 800d596:	f003 0304 	and.w	r3, r3, #4
 800d59a:	2b04      	cmp	r3, #4
 800d59c:	d149      	bne.n	800d632 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d59e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d5a2:	9300      	str	r3, [sp, #0]
 800d5a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d5a6:	2200      	movs	r2, #0
 800d5a8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800d5ac:	6878      	ldr	r0, [r7, #4]
 800d5ae:	f000 f857 	bl	800d660 <UART_WaitOnFlagUntilTimeout>
 800d5b2:	4603      	mov	r3, r0
 800d5b4:	2b00      	cmp	r3, #0
 800d5b6:	d03c      	beq.n	800d632 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	681b      	ldr	r3, [r3, #0]
 800d5bc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5c0:	e853 3f00 	ldrex	r3, [r3]
 800d5c4:	623b      	str	r3, [r7, #32]
   return(result);
 800d5c6:	6a3b      	ldr	r3, [r7, #32]
 800d5c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d5cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	681b      	ldr	r3, [r3, #0]
 800d5d2:	461a      	mov	r2, r3
 800d5d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d5d6:	633b      	str	r3, [r7, #48]	@ 0x30
 800d5d8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d5da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d5dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d5de:	e841 2300 	strex	r3, r2, [r1]
 800d5e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d5e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d5e6:	2b00      	cmp	r3, #0
 800d5e8:	d1e6      	bne.n	800d5b8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	681b      	ldr	r3, [r3, #0]
 800d5ee:	3308      	adds	r3, #8
 800d5f0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5f2:	693b      	ldr	r3, [r7, #16]
 800d5f4:	e853 3f00 	ldrex	r3, [r3]
 800d5f8:	60fb      	str	r3, [r7, #12]
   return(result);
 800d5fa:	68fb      	ldr	r3, [r7, #12]
 800d5fc:	f023 0301 	bic.w	r3, r3, #1
 800d600:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	681b      	ldr	r3, [r3, #0]
 800d606:	3308      	adds	r3, #8
 800d608:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d60a:	61fa      	str	r2, [r7, #28]
 800d60c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d60e:	69b9      	ldr	r1, [r7, #24]
 800d610:	69fa      	ldr	r2, [r7, #28]
 800d612:	e841 2300 	strex	r3, r2, [r1]
 800d616:	617b      	str	r3, [r7, #20]
   return(result);
 800d618:	697b      	ldr	r3, [r7, #20]
 800d61a:	2b00      	cmp	r3, #0
 800d61c:	d1e5      	bne.n	800d5ea <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800d61e:	687b      	ldr	r3, [r7, #4]
 800d620:	2220      	movs	r2, #32
 800d622:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	2200      	movs	r2, #0
 800d62a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d62e:	2303      	movs	r3, #3
 800d630:	e012      	b.n	800d658 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	2220      	movs	r2, #32
 800d636:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800d63a:	687b      	ldr	r3, [r7, #4]
 800d63c:	2220      	movs	r2, #32
 800d63e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	2200      	movs	r2, #0
 800d646:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d648:	687b      	ldr	r3, [r7, #4]
 800d64a:	2200      	movs	r2, #0
 800d64c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	2200      	movs	r2, #0
 800d652:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d656:	2300      	movs	r3, #0
}
 800d658:	4618      	mov	r0, r3
 800d65a:	3758      	adds	r7, #88	@ 0x58
 800d65c:	46bd      	mov	sp, r7
 800d65e:	bd80      	pop	{r7, pc}

0800d660 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d660:	b580      	push	{r7, lr}
 800d662:	b084      	sub	sp, #16
 800d664:	af00      	add	r7, sp, #0
 800d666:	60f8      	str	r0, [r7, #12]
 800d668:	60b9      	str	r1, [r7, #8]
 800d66a:	603b      	str	r3, [r7, #0]
 800d66c:	4613      	mov	r3, r2
 800d66e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d670:	e04f      	b.n	800d712 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d672:	69bb      	ldr	r3, [r7, #24]
 800d674:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d678:	d04b      	beq.n	800d712 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d67a:	f7f3 f8a5 	bl	80007c8 <HAL_GetTick>
 800d67e:	4602      	mov	r2, r0
 800d680:	683b      	ldr	r3, [r7, #0]
 800d682:	1ad3      	subs	r3, r2, r3
 800d684:	69ba      	ldr	r2, [r7, #24]
 800d686:	429a      	cmp	r2, r3
 800d688:	d302      	bcc.n	800d690 <UART_WaitOnFlagUntilTimeout+0x30>
 800d68a:	69bb      	ldr	r3, [r7, #24]
 800d68c:	2b00      	cmp	r3, #0
 800d68e:	d101      	bne.n	800d694 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800d690:	2303      	movs	r3, #3
 800d692:	e04e      	b.n	800d732 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800d694:	68fb      	ldr	r3, [r7, #12]
 800d696:	681b      	ldr	r3, [r3, #0]
 800d698:	681b      	ldr	r3, [r3, #0]
 800d69a:	f003 0304 	and.w	r3, r3, #4
 800d69e:	2b00      	cmp	r3, #0
 800d6a0:	d037      	beq.n	800d712 <UART_WaitOnFlagUntilTimeout+0xb2>
 800d6a2:	68bb      	ldr	r3, [r7, #8]
 800d6a4:	2b80      	cmp	r3, #128	@ 0x80
 800d6a6:	d034      	beq.n	800d712 <UART_WaitOnFlagUntilTimeout+0xb2>
 800d6a8:	68bb      	ldr	r3, [r7, #8]
 800d6aa:	2b40      	cmp	r3, #64	@ 0x40
 800d6ac:	d031      	beq.n	800d712 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d6ae:	68fb      	ldr	r3, [r7, #12]
 800d6b0:	681b      	ldr	r3, [r3, #0]
 800d6b2:	69db      	ldr	r3, [r3, #28]
 800d6b4:	f003 0308 	and.w	r3, r3, #8
 800d6b8:	2b08      	cmp	r3, #8
 800d6ba:	d110      	bne.n	800d6de <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d6bc:	68fb      	ldr	r3, [r7, #12]
 800d6be:	681b      	ldr	r3, [r3, #0]
 800d6c0:	2208      	movs	r2, #8
 800d6c2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d6c4:	68f8      	ldr	r0, [r7, #12]
 800d6c6:	f000 f839 	bl	800d73c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d6ca:	68fb      	ldr	r3, [r7, #12]
 800d6cc:	2208      	movs	r2, #8
 800d6ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d6d2:	68fb      	ldr	r3, [r7, #12]
 800d6d4:	2200      	movs	r2, #0
 800d6d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800d6da:	2301      	movs	r3, #1
 800d6dc:	e029      	b.n	800d732 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d6de:	68fb      	ldr	r3, [r7, #12]
 800d6e0:	681b      	ldr	r3, [r3, #0]
 800d6e2:	69db      	ldr	r3, [r3, #28]
 800d6e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d6e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d6ec:	d111      	bne.n	800d712 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d6ee:	68fb      	ldr	r3, [r7, #12]
 800d6f0:	681b      	ldr	r3, [r3, #0]
 800d6f2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d6f6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d6f8:	68f8      	ldr	r0, [r7, #12]
 800d6fa:	f000 f81f 	bl	800d73c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d6fe:	68fb      	ldr	r3, [r7, #12]
 800d700:	2220      	movs	r2, #32
 800d702:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d706:	68fb      	ldr	r3, [r7, #12]
 800d708:	2200      	movs	r2, #0
 800d70a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800d70e:	2303      	movs	r3, #3
 800d710:	e00f      	b.n	800d732 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d712:	68fb      	ldr	r3, [r7, #12]
 800d714:	681b      	ldr	r3, [r3, #0]
 800d716:	69da      	ldr	r2, [r3, #28]
 800d718:	68bb      	ldr	r3, [r7, #8]
 800d71a:	4013      	ands	r3, r2
 800d71c:	68ba      	ldr	r2, [r7, #8]
 800d71e:	429a      	cmp	r2, r3
 800d720:	bf0c      	ite	eq
 800d722:	2301      	moveq	r3, #1
 800d724:	2300      	movne	r3, #0
 800d726:	b2db      	uxtb	r3, r3
 800d728:	461a      	mov	r2, r3
 800d72a:	79fb      	ldrb	r3, [r7, #7]
 800d72c:	429a      	cmp	r2, r3
 800d72e:	d0a0      	beq.n	800d672 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d730:	2300      	movs	r3, #0
}
 800d732:	4618      	mov	r0, r3
 800d734:	3710      	adds	r7, #16
 800d736:	46bd      	mov	sp, r7
 800d738:	bd80      	pop	{r7, pc}
	...

0800d73c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d73c:	b480      	push	{r7}
 800d73e:	b095      	sub	sp, #84	@ 0x54
 800d740:	af00      	add	r7, sp, #0
 800d742:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	681b      	ldr	r3, [r3, #0]
 800d748:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d74a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d74c:	e853 3f00 	ldrex	r3, [r3]
 800d750:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d752:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d754:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d758:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d75a:	687b      	ldr	r3, [r7, #4]
 800d75c:	681b      	ldr	r3, [r3, #0]
 800d75e:	461a      	mov	r2, r3
 800d760:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d762:	643b      	str	r3, [r7, #64]	@ 0x40
 800d764:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d766:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d768:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d76a:	e841 2300 	strex	r3, r2, [r1]
 800d76e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d770:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d772:	2b00      	cmp	r3, #0
 800d774:	d1e6      	bne.n	800d744 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	681b      	ldr	r3, [r3, #0]
 800d77a:	3308      	adds	r3, #8
 800d77c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d77e:	6a3b      	ldr	r3, [r7, #32]
 800d780:	e853 3f00 	ldrex	r3, [r3]
 800d784:	61fb      	str	r3, [r7, #28]
   return(result);
 800d786:	69fa      	ldr	r2, [r7, #28]
 800d788:	4b1e      	ldr	r3, [pc, #120]	@ (800d804 <UART_EndRxTransfer+0xc8>)
 800d78a:	4013      	ands	r3, r2
 800d78c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	681b      	ldr	r3, [r3, #0]
 800d792:	3308      	adds	r3, #8
 800d794:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d796:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d798:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d79a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d79c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d79e:	e841 2300 	strex	r3, r2, [r1]
 800d7a2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d7a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7a6:	2b00      	cmp	r3, #0
 800d7a8:	d1e5      	bne.n	800d776 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d7ae:	2b01      	cmp	r3, #1
 800d7b0:	d118      	bne.n	800d7e4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	681b      	ldr	r3, [r3, #0]
 800d7b6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7b8:	68fb      	ldr	r3, [r7, #12]
 800d7ba:	e853 3f00 	ldrex	r3, [r3]
 800d7be:	60bb      	str	r3, [r7, #8]
   return(result);
 800d7c0:	68bb      	ldr	r3, [r7, #8]
 800d7c2:	f023 0310 	bic.w	r3, r3, #16
 800d7c6:	647b      	str	r3, [r7, #68]	@ 0x44
 800d7c8:	687b      	ldr	r3, [r7, #4]
 800d7ca:	681b      	ldr	r3, [r3, #0]
 800d7cc:	461a      	mov	r2, r3
 800d7ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d7d0:	61bb      	str	r3, [r7, #24]
 800d7d2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7d4:	6979      	ldr	r1, [r7, #20]
 800d7d6:	69ba      	ldr	r2, [r7, #24]
 800d7d8:	e841 2300 	strex	r3, r2, [r1]
 800d7dc:	613b      	str	r3, [r7, #16]
   return(result);
 800d7de:	693b      	ldr	r3, [r7, #16]
 800d7e0:	2b00      	cmp	r3, #0
 800d7e2:	d1e6      	bne.n	800d7b2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	2220      	movs	r2, #32
 800d7e8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d7ec:	687b      	ldr	r3, [r7, #4]
 800d7ee:	2200      	movs	r2, #0
 800d7f0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	2200      	movs	r2, #0
 800d7f6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800d7f8:	bf00      	nop
 800d7fa:	3754      	adds	r7, #84	@ 0x54
 800d7fc:	46bd      	mov	sp, r7
 800d7fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d802:	4770      	bx	lr
 800d804:	effffffe 	.word	0xeffffffe

0800d808 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800d808:	b480      	push	{r7}
 800d80a:	b085      	sub	sp, #20
 800d80c:	af00      	add	r7, sp, #0
 800d80e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d810:	687b      	ldr	r3, [r7, #4]
 800d812:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d816:	2b01      	cmp	r3, #1
 800d818:	d101      	bne.n	800d81e <HAL_UARTEx_DisableFifoMode+0x16>
 800d81a:	2302      	movs	r3, #2
 800d81c:	e027      	b.n	800d86e <HAL_UARTEx_DisableFifoMode+0x66>
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	2201      	movs	r2, #1
 800d822:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	2224      	movs	r2, #36	@ 0x24
 800d82a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	681b      	ldr	r3, [r3, #0]
 800d832:	681b      	ldr	r3, [r3, #0]
 800d834:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	681b      	ldr	r3, [r3, #0]
 800d83a:	681a      	ldr	r2, [r3, #0]
 800d83c:	687b      	ldr	r3, [r7, #4]
 800d83e:	681b      	ldr	r3, [r3, #0]
 800d840:	f022 0201 	bic.w	r2, r2, #1
 800d844:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800d846:	68fb      	ldr	r3, [r7, #12]
 800d848:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800d84c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	2200      	movs	r2, #0
 800d852:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	681b      	ldr	r3, [r3, #0]
 800d858:	68fa      	ldr	r2, [r7, #12]
 800d85a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d85c:	687b      	ldr	r3, [r7, #4]
 800d85e:	2220      	movs	r2, #32
 800d860:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	2200      	movs	r2, #0
 800d868:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d86c:	2300      	movs	r3, #0
}
 800d86e:	4618      	mov	r0, r3
 800d870:	3714      	adds	r7, #20
 800d872:	46bd      	mov	sp, r7
 800d874:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d878:	4770      	bx	lr

0800d87a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d87a:	b580      	push	{r7, lr}
 800d87c:	b084      	sub	sp, #16
 800d87e:	af00      	add	r7, sp, #0
 800d880:	6078      	str	r0, [r7, #4]
 800d882:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d88a:	2b01      	cmp	r3, #1
 800d88c:	d101      	bne.n	800d892 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800d88e:	2302      	movs	r3, #2
 800d890:	e02d      	b.n	800d8ee <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	2201      	movs	r2, #1
 800d896:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	2224      	movs	r2, #36	@ 0x24
 800d89e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	681b      	ldr	r3, [r3, #0]
 800d8a6:	681b      	ldr	r3, [r3, #0]
 800d8a8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	681b      	ldr	r3, [r3, #0]
 800d8ae:	681a      	ldr	r2, [r3, #0]
 800d8b0:	687b      	ldr	r3, [r7, #4]
 800d8b2:	681b      	ldr	r3, [r3, #0]
 800d8b4:	f022 0201 	bic.w	r2, r2, #1
 800d8b8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	681b      	ldr	r3, [r3, #0]
 800d8be:	689b      	ldr	r3, [r3, #8]
 800d8c0:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	681b      	ldr	r3, [r3, #0]
 800d8c8:	683a      	ldr	r2, [r7, #0]
 800d8ca:	430a      	orrs	r2, r1
 800d8cc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d8ce:	6878      	ldr	r0, [r7, #4]
 800d8d0:	f000 f850 	bl	800d974 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	681b      	ldr	r3, [r3, #0]
 800d8d8:	68fa      	ldr	r2, [r7, #12]
 800d8da:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	2220      	movs	r2, #32
 800d8e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	2200      	movs	r2, #0
 800d8e8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d8ec:	2300      	movs	r3, #0
}
 800d8ee:	4618      	mov	r0, r3
 800d8f0:	3710      	adds	r7, #16
 800d8f2:	46bd      	mov	sp, r7
 800d8f4:	bd80      	pop	{r7, pc}

0800d8f6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d8f6:	b580      	push	{r7, lr}
 800d8f8:	b084      	sub	sp, #16
 800d8fa:	af00      	add	r7, sp, #0
 800d8fc:	6078      	str	r0, [r7, #4]
 800d8fe:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d900:	687b      	ldr	r3, [r7, #4]
 800d902:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d906:	2b01      	cmp	r3, #1
 800d908:	d101      	bne.n	800d90e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800d90a:	2302      	movs	r3, #2
 800d90c:	e02d      	b.n	800d96a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800d90e:	687b      	ldr	r3, [r7, #4]
 800d910:	2201      	movs	r2, #1
 800d912:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	2224      	movs	r2, #36	@ 0x24
 800d91a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d91e:	687b      	ldr	r3, [r7, #4]
 800d920:	681b      	ldr	r3, [r3, #0]
 800d922:	681b      	ldr	r3, [r3, #0]
 800d924:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d926:	687b      	ldr	r3, [r7, #4]
 800d928:	681b      	ldr	r3, [r3, #0]
 800d92a:	681a      	ldr	r2, [r3, #0]
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	681b      	ldr	r3, [r3, #0]
 800d930:	f022 0201 	bic.w	r2, r2, #1
 800d934:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800d936:	687b      	ldr	r3, [r7, #4]
 800d938:	681b      	ldr	r3, [r3, #0]
 800d93a:	689b      	ldr	r3, [r3, #8]
 800d93c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	681b      	ldr	r3, [r3, #0]
 800d944:	683a      	ldr	r2, [r7, #0]
 800d946:	430a      	orrs	r2, r1
 800d948:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d94a:	6878      	ldr	r0, [r7, #4]
 800d94c:	f000 f812 	bl	800d974 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	681b      	ldr	r3, [r3, #0]
 800d954:	68fa      	ldr	r2, [r7, #12]
 800d956:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	2220      	movs	r2, #32
 800d95c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	2200      	movs	r2, #0
 800d964:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d968:	2300      	movs	r3, #0
}
 800d96a:	4618      	mov	r0, r3
 800d96c:	3710      	adds	r7, #16
 800d96e:	46bd      	mov	sp, r7
 800d970:	bd80      	pop	{r7, pc}
	...

0800d974 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800d974:	b480      	push	{r7}
 800d976:	b085      	sub	sp, #20
 800d978:	af00      	add	r7, sp, #0
 800d97a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d980:	2b00      	cmp	r3, #0
 800d982:	d108      	bne.n	800d996 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	2201      	movs	r2, #1
 800d988:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800d98c:	687b      	ldr	r3, [r7, #4]
 800d98e:	2201      	movs	r2, #1
 800d990:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800d994:	e031      	b.n	800d9fa <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800d996:	2310      	movs	r3, #16
 800d998:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800d99a:	2310      	movs	r3, #16
 800d99c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	681b      	ldr	r3, [r3, #0]
 800d9a2:	689b      	ldr	r3, [r3, #8]
 800d9a4:	0e5b      	lsrs	r3, r3, #25
 800d9a6:	b2db      	uxtb	r3, r3
 800d9a8:	f003 0307 	and.w	r3, r3, #7
 800d9ac:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	681b      	ldr	r3, [r3, #0]
 800d9b2:	689b      	ldr	r3, [r3, #8]
 800d9b4:	0f5b      	lsrs	r3, r3, #29
 800d9b6:	b2db      	uxtb	r3, r3
 800d9b8:	f003 0307 	and.w	r3, r3, #7
 800d9bc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d9be:	7bbb      	ldrb	r3, [r7, #14]
 800d9c0:	7b3a      	ldrb	r2, [r7, #12]
 800d9c2:	4911      	ldr	r1, [pc, #68]	@ (800da08 <UARTEx_SetNbDataToProcess+0x94>)
 800d9c4:	5c8a      	ldrb	r2, [r1, r2]
 800d9c6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800d9ca:	7b3a      	ldrb	r2, [r7, #12]
 800d9cc:	490f      	ldr	r1, [pc, #60]	@ (800da0c <UARTEx_SetNbDataToProcess+0x98>)
 800d9ce:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d9d0:	fb93 f3f2 	sdiv	r3, r3, r2
 800d9d4:	b29a      	uxth	r2, r3
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d9dc:	7bfb      	ldrb	r3, [r7, #15]
 800d9de:	7b7a      	ldrb	r2, [r7, #13]
 800d9e0:	4909      	ldr	r1, [pc, #36]	@ (800da08 <UARTEx_SetNbDataToProcess+0x94>)
 800d9e2:	5c8a      	ldrb	r2, [r1, r2]
 800d9e4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800d9e8:	7b7a      	ldrb	r2, [r7, #13]
 800d9ea:	4908      	ldr	r1, [pc, #32]	@ (800da0c <UARTEx_SetNbDataToProcess+0x98>)
 800d9ec:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d9ee:	fb93 f3f2 	sdiv	r3, r3, r2
 800d9f2:	b29a      	uxth	r2, r3
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800d9fa:	bf00      	nop
 800d9fc:	3714      	adds	r7, #20
 800d9fe:	46bd      	mov	sp, r7
 800da00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da04:	4770      	bx	lr
 800da06:	bf00      	nop
 800da08:	080178b0 	.word	0x080178b0
 800da0c:	080178b8 	.word	0x080178b8

0800da10 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800da10:	b084      	sub	sp, #16
 800da12:	b580      	push	{r7, lr}
 800da14:	b084      	sub	sp, #16
 800da16:	af00      	add	r7, sp, #0
 800da18:	6078      	str	r0, [r7, #4]
 800da1a:	f107 001c 	add.w	r0, r7, #28
 800da1e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800da22:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800da26:	2b01      	cmp	r3, #1
 800da28:	d121      	bne.n	800da6e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800da2e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	68da      	ldr	r2, [r3, #12]
 800da3a:	4b2c      	ldr	r3, [pc, #176]	@ (800daec <USB_CoreInit+0xdc>)
 800da3c:	4013      	ands	r3, r2
 800da3e:	687a      	ldr	r2, [r7, #4]
 800da40:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	68db      	ldr	r3, [r3, #12]
 800da46:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800da4a:	687b      	ldr	r3, [r7, #4]
 800da4c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800da4e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800da52:	2b01      	cmp	r3, #1
 800da54:	d105      	bne.n	800da62 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800da56:	687b      	ldr	r3, [r7, #4]
 800da58:	68db      	ldr	r3, [r3, #12]
 800da5a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800da62:	6878      	ldr	r0, [r7, #4]
 800da64:	f001 fb1a 	bl	800f09c <USB_CoreReset>
 800da68:	4603      	mov	r3, r0
 800da6a:	73fb      	strb	r3, [r7, #15]
 800da6c:	e01b      	b.n	800daa6 <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	68db      	ldr	r3, [r3, #12]
 800da72:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800da76:	687b      	ldr	r3, [r7, #4]
 800da78:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800da7a:	6878      	ldr	r0, [r7, #4]
 800da7c:	f001 fb0e 	bl	800f09c <USB_CoreReset>
 800da80:	4603      	mov	r3, r0
 800da82:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800da84:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800da88:	2b00      	cmp	r3, #0
 800da8a:	d106      	bne.n	800da9a <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800da90:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	639a      	str	r2, [r3, #56]	@ 0x38
 800da98:	e005      	b.n	800daa6 <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800da9e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800daa6:	7fbb      	ldrb	r3, [r7, #30]
 800daa8:	2b01      	cmp	r3, #1
 800daaa:	d116      	bne.n	800dada <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800dab0:	b29a      	uxth	r2, r3
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800dab6:	687b      	ldr	r3, [r7, #4]
 800dab8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800daba:	4b0d      	ldr	r3, [pc, #52]	@ (800daf0 <USB_CoreInit+0xe0>)
 800dabc:	4313      	orrs	r3, r2
 800dabe:	687a      	ldr	r2, [r7, #4]
 800dac0:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800dac2:	687b      	ldr	r3, [r7, #4]
 800dac4:	689b      	ldr	r3, [r3, #8]
 800dac6:	f043 0206 	orr.w	r2, r3, #6
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	689b      	ldr	r3, [r3, #8]
 800dad2:	f043 0220 	orr.w	r2, r3, #32
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800dada:	7bfb      	ldrb	r3, [r7, #15]
}
 800dadc:	4618      	mov	r0, r3
 800dade:	3710      	adds	r7, #16
 800dae0:	46bd      	mov	sp, r7
 800dae2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800dae6:	b004      	add	sp, #16
 800dae8:	4770      	bx	lr
 800daea:	bf00      	nop
 800daec:	ffbdffbf 	.word	0xffbdffbf
 800daf0:	03ee0000 	.word	0x03ee0000

0800daf4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800daf4:	b480      	push	{r7}
 800daf6:	b087      	sub	sp, #28
 800daf8:	af00      	add	r7, sp, #0
 800dafa:	60f8      	str	r0, [r7, #12]
 800dafc:	60b9      	str	r1, [r7, #8]
 800dafe:	4613      	mov	r3, r2
 800db00:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800db02:	79fb      	ldrb	r3, [r7, #7]
 800db04:	2b02      	cmp	r3, #2
 800db06:	d165      	bne.n	800dbd4 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800db08:	68bb      	ldr	r3, [r7, #8]
 800db0a:	4a41      	ldr	r2, [pc, #260]	@ (800dc10 <USB_SetTurnaroundTime+0x11c>)
 800db0c:	4293      	cmp	r3, r2
 800db0e:	d906      	bls.n	800db1e <USB_SetTurnaroundTime+0x2a>
 800db10:	68bb      	ldr	r3, [r7, #8]
 800db12:	4a40      	ldr	r2, [pc, #256]	@ (800dc14 <USB_SetTurnaroundTime+0x120>)
 800db14:	4293      	cmp	r3, r2
 800db16:	d202      	bcs.n	800db1e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800db18:	230f      	movs	r3, #15
 800db1a:	617b      	str	r3, [r7, #20]
 800db1c:	e062      	b.n	800dbe4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800db1e:	68bb      	ldr	r3, [r7, #8]
 800db20:	4a3c      	ldr	r2, [pc, #240]	@ (800dc14 <USB_SetTurnaroundTime+0x120>)
 800db22:	4293      	cmp	r3, r2
 800db24:	d306      	bcc.n	800db34 <USB_SetTurnaroundTime+0x40>
 800db26:	68bb      	ldr	r3, [r7, #8]
 800db28:	4a3b      	ldr	r2, [pc, #236]	@ (800dc18 <USB_SetTurnaroundTime+0x124>)
 800db2a:	4293      	cmp	r3, r2
 800db2c:	d202      	bcs.n	800db34 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800db2e:	230e      	movs	r3, #14
 800db30:	617b      	str	r3, [r7, #20]
 800db32:	e057      	b.n	800dbe4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800db34:	68bb      	ldr	r3, [r7, #8]
 800db36:	4a38      	ldr	r2, [pc, #224]	@ (800dc18 <USB_SetTurnaroundTime+0x124>)
 800db38:	4293      	cmp	r3, r2
 800db3a:	d306      	bcc.n	800db4a <USB_SetTurnaroundTime+0x56>
 800db3c:	68bb      	ldr	r3, [r7, #8]
 800db3e:	4a37      	ldr	r2, [pc, #220]	@ (800dc1c <USB_SetTurnaroundTime+0x128>)
 800db40:	4293      	cmp	r3, r2
 800db42:	d202      	bcs.n	800db4a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800db44:	230d      	movs	r3, #13
 800db46:	617b      	str	r3, [r7, #20]
 800db48:	e04c      	b.n	800dbe4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800db4a:	68bb      	ldr	r3, [r7, #8]
 800db4c:	4a33      	ldr	r2, [pc, #204]	@ (800dc1c <USB_SetTurnaroundTime+0x128>)
 800db4e:	4293      	cmp	r3, r2
 800db50:	d306      	bcc.n	800db60 <USB_SetTurnaroundTime+0x6c>
 800db52:	68bb      	ldr	r3, [r7, #8]
 800db54:	4a32      	ldr	r2, [pc, #200]	@ (800dc20 <USB_SetTurnaroundTime+0x12c>)
 800db56:	4293      	cmp	r3, r2
 800db58:	d802      	bhi.n	800db60 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800db5a:	230c      	movs	r3, #12
 800db5c:	617b      	str	r3, [r7, #20]
 800db5e:	e041      	b.n	800dbe4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800db60:	68bb      	ldr	r3, [r7, #8]
 800db62:	4a2f      	ldr	r2, [pc, #188]	@ (800dc20 <USB_SetTurnaroundTime+0x12c>)
 800db64:	4293      	cmp	r3, r2
 800db66:	d906      	bls.n	800db76 <USB_SetTurnaroundTime+0x82>
 800db68:	68bb      	ldr	r3, [r7, #8]
 800db6a:	4a2e      	ldr	r2, [pc, #184]	@ (800dc24 <USB_SetTurnaroundTime+0x130>)
 800db6c:	4293      	cmp	r3, r2
 800db6e:	d802      	bhi.n	800db76 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800db70:	230b      	movs	r3, #11
 800db72:	617b      	str	r3, [r7, #20]
 800db74:	e036      	b.n	800dbe4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800db76:	68bb      	ldr	r3, [r7, #8]
 800db78:	4a2a      	ldr	r2, [pc, #168]	@ (800dc24 <USB_SetTurnaroundTime+0x130>)
 800db7a:	4293      	cmp	r3, r2
 800db7c:	d906      	bls.n	800db8c <USB_SetTurnaroundTime+0x98>
 800db7e:	68bb      	ldr	r3, [r7, #8]
 800db80:	4a29      	ldr	r2, [pc, #164]	@ (800dc28 <USB_SetTurnaroundTime+0x134>)
 800db82:	4293      	cmp	r3, r2
 800db84:	d802      	bhi.n	800db8c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800db86:	230a      	movs	r3, #10
 800db88:	617b      	str	r3, [r7, #20]
 800db8a:	e02b      	b.n	800dbe4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800db8c:	68bb      	ldr	r3, [r7, #8]
 800db8e:	4a26      	ldr	r2, [pc, #152]	@ (800dc28 <USB_SetTurnaroundTime+0x134>)
 800db90:	4293      	cmp	r3, r2
 800db92:	d906      	bls.n	800dba2 <USB_SetTurnaroundTime+0xae>
 800db94:	68bb      	ldr	r3, [r7, #8]
 800db96:	4a25      	ldr	r2, [pc, #148]	@ (800dc2c <USB_SetTurnaroundTime+0x138>)
 800db98:	4293      	cmp	r3, r2
 800db9a:	d202      	bcs.n	800dba2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800db9c:	2309      	movs	r3, #9
 800db9e:	617b      	str	r3, [r7, #20]
 800dba0:	e020      	b.n	800dbe4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800dba2:	68bb      	ldr	r3, [r7, #8]
 800dba4:	4a21      	ldr	r2, [pc, #132]	@ (800dc2c <USB_SetTurnaroundTime+0x138>)
 800dba6:	4293      	cmp	r3, r2
 800dba8:	d306      	bcc.n	800dbb8 <USB_SetTurnaroundTime+0xc4>
 800dbaa:	68bb      	ldr	r3, [r7, #8]
 800dbac:	4a20      	ldr	r2, [pc, #128]	@ (800dc30 <USB_SetTurnaroundTime+0x13c>)
 800dbae:	4293      	cmp	r3, r2
 800dbb0:	d802      	bhi.n	800dbb8 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800dbb2:	2308      	movs	r3, #8
 800dbb4:	617b      	str	r3, [r7, #20]
 800dbb6:	e015      	b.n	800dbe4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800dbb8:	68bb      	ldr	r3, [r7, #8]
 800dbba:	4a1d      	ldr	r2, [pc, #116]	@ (800dc30 <USB_SetTurnaroundTime+0x13c>)
 800dbbc:	4293      	cmp	r3, r2
 800dbbe:	d906      	bls.n	800dbce <USB_SetTurnaroundTime+0xda>
 800dbc0:	68bb      	ldr	r3, [r7, #8]
 800dbc2:	4a1c      	ldr	r2, [pc, #112]	@ (800dc34 <USB_SetTurnaroundTime+0x140>)
 800dbc4:	4293      	cmp	r3, r2
 800dbc6:	d202      	bcs.n	800dbce <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800dbc8:	2307      	movs	r3, #7
 800dbca:	617b      	str	r3, [r7, #20]
 800dbcc:	e00a      	b.n	800dbe4 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800dbce:	2306      	movs	r3, #6
 800dbd0:	617b      	str	r3, [r7, #20]
 800dbd2:	e007      	b.n	800dbe4 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800dbd4:	79fb      	ldrb	r3, [r7, #7]
 800dbd6:	2b00      	cmp	r3, #0
 800dbd8:	d102      	bne.n	800dbe0 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800dbda:	2309      	movs	r3, #9
 800dbdc:	617b      	str	r3, [r7, #20]
 800dbde:	e001      	b.n	800dbe4 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800dbe0:	2309      	movs	r3, #9
 800dbe2:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800dbe4:	68fb      	ldr	r3, [r7, #12]
 800dbe6:	68db      	ldr	r3, [r3, #12]
 800dbe8:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800dbec:	68fb      	ldr	r3, [r7, #12]
 800dbee:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800dbf0:	68fb      	ldr	r3, [r7, #12]
 800dbf2:	68da      	ldr	r2, [r3, #12]
 800dbf4:	697b      	ldr	r3, [r7, #20]
 800dbf6:	029b      	lsls	r3, r3, #10
 800dbf8:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800dbfc:	431a      	orrs	r2, r3
 800dbfe:	68fb      	ldr	r3, [r7, #12]
 800dc00:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800dc02:	2300      	movs	r3, #0
}
 800dc04:	4618      	mov	r0, r3
 800dc06:	371c      	adds	r7, #28
 800dc08:	46bd      	mov	sp, r7
 800dc0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc0e:	4770      	bx	lr
 800dc10:	00d8acbf 	.word	0x00d8acbf
 800dc14:	00e4e1c0 	.word	0x00e4e1c0
 800dc18:	00f42400 	.word	0x00f42400
 800dc1c:	01067380 	.word	0x01067380
 800dc20:	011a499f 	.word	0x011a499f
 800dc24:	01312cff 	.word	0x01312cff
 800dc28:	014ca43f 	.word	0x014ca43f
 800dc2c:	016e3600 	.word	0x016e3600
 800dc30:	01a6ab1f 	.word	0x01a6ab1f
 800dc34:	01e84800 	.word	0x01e84800

0800dc38 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800dc38:	b480      	push	{r7}
 800dc3a:	b083      	sub	sp, #12
 800dc3c:	af00      	add	r7, sp, #0
 800dc3e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	689b      	ldr	r3, [r3, #8]
 800dc44:	f043 0201 	orr.w	r2, r3, #1
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800dc4c:	2300      	movs	r3, #0
}
 800dc4e:	4618      	mov	r0, r3
 800dc50:	370c      	adds	r7, #12
 800dc52:	46bd      	mov	sp, r7
 800dc54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc58:	4770      	bx	lr

0800dc5a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800dc5a:	b480      	push	{r7}
 800dc5c:	b083      	sub	sp, #12
 800dc5e:	af00      	add	r7, sp, #0
 800dc60:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	689b      	ldr	r3, [r3, #8]
 800dc66:	f023 0201 	bic.w	r2, r3, #1
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800dc6e:	2300      	movs	r3, #0
}
 800dc70:	4618      	mov	r0, r3
 800dc72:	370c      	adds	r7, #12
 800dc74:	46bd      	mov	sp, r7
 800dc76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc7a:	4770      	bx	lr

0800dc7c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800dc7c:	b580      	push	{r7, lr}
 800dc7e:	b084      	sub	sp, #16
 800dc80:	af00      	add	r7, sp, #0
 800dc82:	6078      	str	r0, [r7, #4]
 800dc84:	460b      	mov	r3, r1
 800dc86:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800dc88:	2300      	movs	r3, #0
 800dc8a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	68db      	ldr	r3, [r3, #12]
 800dc90:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800dc98:	78fb      	ldrb	r3, [r7, #3]
 800dc9a:	2b01      	cmp	r3, #1
 800dc9c:	d115      	bne.n	800dcca <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800dc9e:	687b      	ldr	r3, [r7, #4]
 800dca0:	68db      	ldr	r3, [r3, #12]
 800dca2:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800dcaa:	200a      	movs	r0, #10
 800dcac:	f7f2 fd98 	bl	80007e0 <HAL_Delay>
      ms += 10U;
 800dcb0:	68fb      	ldr	r3, [r7, #12]
 800dcb2:	330a      	adds	r3, #10
 800dcb4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800dcb6:	6878      	ldr	r0, [r7, #4]
 800dcb8:	f001 f960 	bl	800ef7c <USB_GetMode>
 800dcbc:	4603      	mov	r3, r0
 800dcbe:	2b01      	cmp	r3, #1
 800dcc0:	d01e      	beq.n	800dd00 <USB_SetCurrentMode+0x84>
 800dcc2:	68fb      	ldr	r3, [r7, #12]
 800dcc4:	2bc7      	cmp	r3, #199	@ 0xc7
 800dcc6:	d9f0      	bls.n	800dcaa <USB_SetCurrentMode+0x2e>
 800dcc8:	e01a      	b.n	800dd00 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800dcca:	78fb      	ldrb	r3, [r7, #3]
 800dccc:	2b00      	cmp	r3, #0
 800dcce:	d115      	bne.n	800dcfc <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	68db      	ldr	r3, [r3, #12]
 800dcd4:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800dcdc:	200a      	movs	r0, #10
 800dcde:	f7f2 fd7f 	bl	80007e0 <HAL_Delay>
      ms += 10U;
 800dce2:	68fb      	ldr	r3, [r7, #12]
 800dce4:	330a      	adds	r3, #10
 800dce6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800dce8:	6878      	ldr	r0, [r7, #4]
 800dcea:	f001 f947 	bl	800ef7c <USB_GetMode>
 800dcee:	4603      	mov	r3, r0
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	d005      	beq.n	800dd00 <USB_SetCurrentMode+0x84>
 800dcf4:	68fb      	ldr	r3, [r7, #12]
 800dcf6:	2bc7      	cmp	r3, #199	@ 0xc7
 800dcf8:	d9f0      	bls.n	800dcdc <USB_SetCurrentMode+0x60>
 800dcfa:	e001      	b.n	800dd00 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800dcfc:	2301      	movs	r3, #1
 800dcfe:	e005      	b.n	800dd0c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800dd00:	68fb      	ldr	r3, [r7, #12]
 800dd02:	2bc8      	cmp	r3, #200	@ 0xc8
 800dd04:	d101      	bne.n	800dd0a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800dd06:	2301      	movs	r3, #1
 800dd08:	e000      	b.n	800dd0c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800dd0a:	2300      	movs	r3, #0
}
 800dd0c:	4618      	mov	r0, r3
 800dd0e:	3710      	adds	r7, #16
 800dd10:	46bd      	mov	sp, r7
 800dd12:	bd80      	pop	{r7, pc}

0800dd14 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800dd14:	b084      	sub	sp, #16
 800dd16:	b580      	push	{r7, lr}
 800dd18:	b086      	sub	sp, #24
 800dd1a:	af00      	add	r7, sp, #0
 800dd1c:	6078      	str	r0, [r7, #4]
 800dd1e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800dd22:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800dd26:	2300      	movs	r3, #0
 800dd28:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800dd2e:	2300      	movs	r3, #0
 800dd30:	613b      	str	r3, [r7, #16]
 800dd32:	e009      	b.n	800dd48 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800dd34:	687a      	ldr	r2, [r7, #4]
 800dd36:	693b      	ldr	r3, [r7, #16]
 800dd38:	3340      	adds	r3, #64	@ 0x40
 800dd3a:	009b      	lsls	r3, r3, #2
 800dd3c:	4413      	add	r3, r2
 800dd3e:	2200      	movs	r2, #0
 800dd40:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800dd42:	693b      	ldr	r3, [r7, #16]
 800dd44:	3301      	adds	r3, #1
 800dd46:	613b      	str	r3, [r7, #16]
 800dd48:	693b      	ldr	r3, [r7, #16]
 800dd4a:	2b0e      	cmp	r3, #14
 800dd4c:	d9f2      	bls.n	800dd34 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800dd4e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800dd52:	2b00      	cmp	r3, #0
 800dd54:	d11c      	bne.n	800dd90 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800dd56:	68fb      	ldr	r3, [r7, #12]
 800dd58:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dd5c:	685b      	ldr	r3, [r3, #4]
 800dd5e:	68fa      	ldr	r2, [r7, #12]
 800dd60:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800dd64:	f043 0302 	orr.w	r3, r3, #2
 800dd68:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800dd6a:	687b      	ldr	r3, [r7, #4]
 800dd6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd6e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800dd72:	687b      	ldr	r3, [r7, #4]
 800dd74:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800dd76:	687b      	ldr	r3, [r7, #4]
 800dd78:	681b      	ldr	r3, [r3, #0]
 800dd7a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800dd7e:	687b      	ldr	r3, [r7, #4]
 800dd80:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	681b      	ldr	r3, [r3, #0]
 800dd86:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	601a      	str	r2, [r3, #0]
 800dd8e:	e005      	b.n	800dd9c <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd94:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800dd9c:	68fb      	ldr	r3, [r7, #12]
 800dd9e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800dda2:	461a      	mov	r2, r3
 800dda4:	2300      	movs	r3, #0
 800dda6:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800dda8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800ddac:	2b01      	cmp	r3, #1
 800ddae:	d10d      	bne.n	800ddcc <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800ddb0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ddb4:	2b00      	cmp	r3, #0
 800ddb6:	d104      	bne.n	800ddc2 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800ddb8:	2100      	movs	r1, #0
 800ddba:	6878      	ldr	r0, [r7, #4]
 800ddbc:	f000 f968 	bl	800e090 <USB_SetDevSpeed>
 800ddc0:	e008      	b.n	800ddd4 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800ddc2:	2101      	movs	r1, #1
 800ddc4:	6878      	ldr	r0, [r7, #4]
 800ddc6:	f000 f963 	bl	800e090 <USB_SetDevSpeed>
 800ddca:	e003      	b.n	800ddd4 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800ddcc:	2103      	movs	r1, #3
 800ddce:	6878      	ldr	r0, [r7, #4]
 800ddd0:	f000 f95e 	bl	800e090 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800ddd4:	2110      	movs	r1, #16
 800ddd6:	6878      	ldr	r0, [r7, #4]
 800ddd8:	f000 f8fa 	bl	800dfd0 <USB_FlushTxFifo>
 800dddc:	4603      	mov	r3, r0
 800ddde:	2b00      	cmp	r3, #0
 800dde0:	d001      	beq.n	800dde6 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800dde2:	2301      	movs	r3, #1
 800dde4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800dde6:	6878      	ldr	r0, [r7, #4]
 800dde8:	f000 f924 	bl	800e034 <USB_FlushRxFifo>
 800ddec:	4603      	mov	r3, r0
 800ddee:	2b00      	cmp	r3, #0
 800ddf0:	d001      	beq.n	800ddf6 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800ddf2:	2301      	movs	r3, #1
 800ddf4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800ddf6:	68fb      	ldr	r3, [r7, #12]
 800ddf8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ddfc:	461a      	mov	r2, r3
 800ddfe:	2300      	movs	r3, #0
 800de00:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800de02:	68fb      	ldr	r3, [r7, #12]
 800de04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800de08:	461a      	mov	r2, r3
 800de0a:	2300      	movs	r3, #0
 800de0c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800de0e:	68fb      	ldr	r3, [r7, #12]
 800de10:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800de14:	461a      	mov	r2, r3
 800de16:	2300      	movs	r3, #0
 800de18:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800de1a:	2300      	movs	r3, #0
 800de1c:	613b      	str	r3, [r7, #16]
 800de1e:	e043      	b.n	800dea8 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800de20:	693b      	ldr	r3, [r7, #16]
 800de22:	015a      	lsls	r2, r3, #5
 800de24:	68fb      	ldr	r3, [r7, #12]
 800de26:	4413      	add	r3, r2
 800de28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800de2c:	681b      	ldr	r3, [r3, #0]
 800de2e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800de32:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800de36:	d118      	bne.n	800de6a <USB_DevInit+0x156>
    {
      if (i == 0U)
 800de38:	693b      	ldr	r3, [r7, #16]
 800de3a:	2b00      	cmp	r3, #0
 800de3c:	d10a      	bne.n	800de54 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800de3e:	693b      	ldr	r3, [r7, #16]
 800de40:	015a      	lsls	r2, r3, #5
 800de42:	68fb      	ldr	r3, [r7, #12]
 800de44:	4413      	add	r3, r2
 800de46:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800de4a:	461a      	mov	r2, r3
 800de4c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800de50:	6013      	str	r3, [r2, #0]
 800de52:	e013      	b.n	800de7c <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800de54:	693b      	ldr	r3, [r7, #16]
 800de56:	015a      	lsls	r2, r3, #5
 800de58:	68fb      	ldr	r3, [r7, #12]
 800de5a:	4413      	add	r3, r2
 800de5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800de60:	461a      	mov	r2, r3
 800de62:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800de66:	6013      	str	r3, [r2, #0]
 800de68:	e008      	b.n	800de7c <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800de6a:	693b      	ldr	r3, [r7, #16]
 800de6c:	015a      	lsls	r2, r3, #5
 800de6e:	68fb      	ldr	r3, [r7, #12]
 800de70:	4413      	add	r3, r2
 800de72:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800de76:	461a      	mov	r2, r3
 800de78:	2300      	movs	r3, #0
 800de7a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800de7c:	693b      	ldr	r3, [r7, #16]
 800de7e:	015a      	lsls	r2, r3, #5
 800de80:	68fb      	ldr	r3, [r7, #12]
 800de82:	4413      	add	r3, r2
 800de84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800de88:	461a      	mov	r2, r3
 800de8a:	2300      	movs	r3, #0
 800de8c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800de8e:	693b      	ldr	r3, [r7, #16]
 800de90:	015a      	lsls	r2, r3, #5
 800de92:	68fb      	ldr	r3, [r7, #12]
 800de94:	4413      	add	r3, r2
 800de96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800de9a:	461a      	mov	r2, r3
 800de9c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800dea0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800dea2:	693b      	ldr	r3, [r7, #16]
 800dea4:	3301      	adds	r3, #1
 800dea6:	613b      	str	r3, [r7, #16]
 800dea8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800deac:	461a      	mov	r2, r3
 800deae:	693b      	ldr	r3, [r7, #16]
 800deb0:	4293      	cmp	r3, r2
 800deb2:	d3b5      	bcc.n	800de20 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800deb4:	2300      	movs	r3, #0
 800deb6:	613b      	str	r3, [r7, #16]
 800deb8:	e043      	b.n	800df42 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800deba:	693b      	ldr	r3, [r7, #16]
 800debc:	015a      	lsls	r2, r3, #5
 800debe:	68fb      	ldr	r3, [r7, #12]
 800dec0:	4413      	add	r3, r2
 800dec2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dec6:	681b      	ldr	r3, [r3, #0]
 800dec8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800decc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ded0:	d118      	bne.n	800df04 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800ded2:	693b      	ldr	r3, [r7, #16]
 800ded4:	2b00      	cmp	r3, #0
 800ded6:	d10a      	bne.n	800deee <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800ded8:	693b      	ldr	r3, [r7, #16]
 800deda:	015a      	lsls	r2, r3, #5
 800dedc:	68fb      	ldr	r3, [r7, #12]
 800dede:	4413      	add	r3, r2
 800dee0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dee4:	461a      	mov	r2, r3
 800dee6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800deea:	6013      	str	r3, [r2, #0]
 800deec:	e013      	b.n	800df16 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800deee:	693b      	ldr	r3, [r7, #16]
 800def0:	015a      	lsls	r2, r3, #5
 800def2:	68fb      	ldr	r3, [r7, #12]
 800def4:	4413      	add	r3, r2
 800def6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800defa:	461a      	mov	r2, r3
 800defc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800df00:	6013      	str	r3, [r2, #0]
 800df02:	e008      	b.n	800df16 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800df04:	693b      	ldr	r3, [r7, #16]
 800df06:	015a      	lsls	r2, r3, #5
 800df08:	68fb      	ldr	r3, [r7, #12]
 800df0a:	4413      	add	r3, r2
 800df0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800df10:	461a      	mov	r2, r3
 800df12:	2300      	movs	r3, #0
 800df14:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800df16:	693b      	ldr	r3, [r7, #16]
 800df18:	015a      	lsls	r2, r3, #5
 800df1a:	68fb      	ldr	r3, [r7, #12]
 800df1c:	4413      	add	r3, r2
 800df1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800df22:	461a      	mov	r2, r3
 800df24:	2300      	movs	r3, #0
 800df26:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800df28:	693b      	ldr	r3, [r7, #16]
 800df2a:	015a      	lsls	r2, r3, #5
 800df2c:	68fb      	ldr	r3, [r7, #12]
 800df2e:	4413      	add	r3, r2
 800df30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800df34:	461a      	mov	r2, r3
 800df36:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800df3a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800df3c:	693b      	ldr	r3, [r7, #16]
 800df3e:	3301      	adds	r3, #1
 800df40:	613b      	str	r3, [r7, #16]
 800df42:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800df46:	461a      	mov	r2, r3
 800df48:	693b      	ldr	r3, [r7, #16]
 800df4a:	4293      	cmp	r3, r2
 800df4c:	d3b5      	bcc.n	800deba <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800df4e:	68fb      	ldr	r3, [r7, #12]
 800df50:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800df54:	691b      	ldr	r3, [r3, #16]
 800df56:	68fa      	ldr	r2, [r7, #12]
 800df58:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800df5c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800df60:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800df62:	687b      	ldr	r3, [r7, #4]
 800df64:	2200      	movs	r2, #0
 800df66:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800df6e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800df70:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800df74:	2b00      	cmp	r3, #0
 800df76:	d105      	bne.n	800df84 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	699b      	ldr	r3, [r3, #24]
 800df7c:	f043 0210 	orr.w	r2, r3, #16
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	699a      	ldr	r2, [r3, #24]
 800df88:	4b0f      	ldr	r3, [pc, #60]	@ (800dfc8 <USB_DevInit+0x2b4>)
 800df8a:	4313      	orrs	r3, r2
 800df8c:	687a      	ldr	r2, [r7, #4]
 800df8e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800df90:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800df94:	2b00      	cmp	r3, #0
 800df96:	d005      	beq.n	800dfa4 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	699b      	ldr	r3, [r3, #24]
 800df9c:	f043 0208 	orr.w	r2, r3, #8
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800dfa4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800dfa8:	2b01      	cmp	r3, #1
 800dfaa:	d105      	bne.n	800dfb8 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	699a      	ldr	r2, [r3, #24]
 800dfb0:	4b06      	ldr	r3, [pc, #24]	@ (800dfcc <USB_DevInit+0x2b8>)
 800dfb2:	4313      	orrs	r3, r2
 800dfb4:	687a      	ldr	r2, [r7, #4]
 800dfb6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800dfb8:	7dfb      	ldrb	r3, [r7, #23]
}
 800dfba:	4618      	mov	r0, r3
 800dfbc:	3718      	adds	r7, #24
 800dfbe:	46bd      	mov	sp, r7
 800dfc0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800dfc4:	b004      	add	sp, #16
 800dfc6:	4770      	bx	lr
 800dfc8:	803c3800 	.word	0x803c3800
 800dfcc:	40000004 	.word	0x40000004

0800dfd0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800dfd0:	b480      	push	{r7}
 800dfd2:	b085      	sub	sp, #20
 800dfd4:	af00      	add	r7, sp, #0
 800dfd6:	6078      	str	r0, [r7, #4]
 800dfd8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800dfda:	2300      	movs	r3, #0
 800dfdc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800dfde:	68fb      	ldr	r3, [r7, #12]
 800dfe0:	3301      	adds	r3, #1
 800dfe2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800dfe4:	68fb      	ldr	r3, [r7, #12]
 800dfe6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800dfea:	d901      	bls.n	800dff0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800dfec:	2303      	movs	r3, #3
 800dfee:	e01b      	b.n	800e028 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	691b      	ldr	r3, [r3, #16]
 800dff4:	2b00      	cmp	r3, #0
 800dff6:	daf2      	bge.n	800dfde <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800dff8:	2300      	movs	r3, #0
 800dffa:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800dffc:	683b      	ldr	r3, [r7, #0]
 800dffe:	019b      	lsls	r3, r3, #6
 800e000:	f043 0220 	orr.w	r2, r3, #32
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800e008:	68fb      	ldr	r3, [r7, #12]
 800e00a:	3301      	adds	r3, #1
 800e00c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800e00e:	68fb      	ldr	r3, [r7, #12]
 800e010:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800e014:	d901      	bls.n	800e01a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800e016:	2303      	movs	r3, #3
 800e018:	e006      	b.n	800e028 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	691b      	ldr	r3, [r3, #16]
 800e01e:	f003 0320 	and.w	r3, r3, #32
 800e022:	2b20      	cmp	r3, #32
 800e024:	d0f0      	beq.n	800e008 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800e026:	2300      	movs	r3, #0
}
 800e028:	4618      	mov	r0, r3
 800e02a:	3714      	adds	r7, #20
 800e02c:	46bd      	mov	sp, r7
 800e02e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e032:	4770      	bx	lr

0800e034 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800e034:	b480      	push	{r7}
 800e036:	b085      	sub	sp, #20
 800e038:	af00      	add	r7, sp, #0
 800e03a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800e03c:	2300      	movs	r3, #0
 800e03e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800e040:	68fb      	ldr	r3, [r7, #12]
 800e042:	3301      	adds	r3, #1
 800e044:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800e046:	68fb      	ldr	r3, [r7, #12]
 800e048:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800e04c:	d901      	bls.n	800e052 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800e04e:	2303      	movs	r3, #3
 800e050:	e018      	b.n	800e084 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	691b      	ldr	r3, [r3, #16]
 800e056:	2b00      	cmp	r3, #0
 800e058:	daf2      	bge.n	800e040 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800e05a:	2300      	movs	r3, #0
 800e05c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800e05e:	687b      	ldr	r3, [r7, #4]
 800e060:	2210      	movs	r2, #16
 800e062:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800e064:	68fb      	ldr	r3, [r7, #12]
 800e066:	3301      	adds	r3, #1
 800e068:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800e06a:	68fb      	ldr	r3, [r7, #12]
 800e06c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800e070:	d901      	bls.n	800e076 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800e072:	2303      	movs	r3, #3
 800e074:	e006      	b.n	800e084 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	691b      	ldr	r3, [r3, #16]
 800e07a:	f003 0310 	and.w	r3, r3, #16
 800e07e:	2b10      	cmp	r3, #16
 800e080:	d0f0      	beq.n	800e064 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800e082:	2300      	movs	r3, #0
}
 800e084:	4618      	mov	r0, r3
 800e086:	3714      	adds	r7, #20
 800e088:	46bd      	mov	sp, r7
 800e08a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e08e:	4770      	bx	lr

0800e090 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800e090:	b480      	push	{r7}
 800e092:	b085      	sub	sp, #20
 800e094:	af00      	add	r7, sp, #0
 800e096:	6078      	str	r0, [r7, #4]
 800e098:	460b      	mov	r3, r1
 800e09a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e09c:	687b      	ldr	r3, [r7, #4]
 800e09e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800e0a0:	68fb      	ldr	r3, [r7, #12]
 800e0a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e0a6:	681a      	ldr	r2, [r3, #0]
 800e0a8:	78fb      	ldrb	r3, [r7, #3]
 800e0aa:	68f9      	ldr	r1, [r7, #12]
 800e0ac:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e0b0:	4313      	orrs	r3, r2
 800e0b2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800e0b4:	2300      	movs	r3, #0
}
 800e0b6:	4618      	mov	r0, r3
 800e0b8:	3714      	adds	r7, #20
 800e0ba:	46bd      	mov	sp, r7
 800e0bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0c0:	4770      	bx	lr

0800e0c2 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800e0c2:	b480      	push	{r7}
 800e0c4:	b087      	sub	sp, #28
 800e0c6:	af00      	add	r7, sp, #0
 800e0c8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800e0ce:	693b      	ldr	r3, [r7, #16]
 800e0d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e0d4:	689b      	ldr	r3, [r3, #8]
 800e0d6:	f003 0306 	and.w	r3, r3, #6
 800e0da:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800e0dc:	68fb      	ldr	r3, [r7, #12]
 800e0de:	2b00      	cmp	r3, #0
 800e0e0:	d102      	bne.n	800e0e8 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800e0e2:	2300      	movs	r3, #0
 800e0e4:	75fb      	strb	r3, [r7, #23]
 800e0e6:	e00a      	b.n	800e0fe <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800e0e8:	68fb      	ldr	r3, [r7, #12]
 800e0ea:	2b02      	cmp	r3, #2
 800e0ec:	d002      	beq.n	800e0f4 <USB_GetDevSpeed+0x32>
 800e0ee:	68fb      	ldr	r3, [r7, #12]
 800e0f0:	2b06      	cmp	r3, #6
 800e0f2:	d102      	bne.n	800e0fa <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800e0f4:	2302      	movs	r3, #2
 800e0f6:	75fb      	strb	r3, [r7, #23]
 800e0f8:	e001      	b.n	800e0fe <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800e0fa:	230f      	movs	r3, #15
 800e0fc:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800e0fe:	7dfb      	ldrb	r3, [r7, #23]
}
 800e100:	4618      	mov	r0, r3
 800e102:	371c      	adds	r7, #28
 800e104:	46bd      	mov	sp, r7
 800e106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e10a:	4770      	bx	lr

0800e10c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800e10c:	b480      	push	{r7}
 800e10e:	b085      	sub	sp, #20
 800e110:	af00      	add	r7, sp, #0
 800e112:	6078      	str	r0, [r7, #4]
 800e114:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e116:	687b      	ldr	r3, [r7, #4]
 800e118:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800e11a:	683b      	ldr	r3, [r7, #0]
 800e11c:	781b      	ldrb	r3, [r3, #0]
 800e11e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800e120:	683b      	ldr	r3, [r7, #0]
 800e122:	785b      	ldrb	r3, [r3, #1]
 800e124:	2b01      	cmp	r3, #1
 800e126:	d139      	bne.n	800e19c <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800e128:	68fb      	ldr	r3, [r7, #12]
 800e12a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e12e:	69da      	ldr	r2, [r3, #28]
 800e130:	683b      	ldr	r3, [r7, #0]
 800e132:	781b      	ldrb	r3, [r3, #0]
 800e134:	f003 030f 	and.w	r3, r3, #15
 800e138:	2101      	movs	r1, #1
 800e13a:	fa01 f303 	lsl.w	r3, r1, r3
 800e13e:	b29b      	uxth	r3, r3
 800e140:	68f9      	ldr	r1, [r7, #12]
 800e142:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e146:	4313      	orrs	r3, r2
 800e148:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800e14a:	68bb      	ldr	r3, [r7, #8]
 800e14c:	015a      	lsls	r2, r3, #5
 800e14e:	68fb      	ldr	r3, [r7, #12]
 800e150:	4413      	add	r3, r2
 800e152:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e156:	681b      	ldr	r3, [r3, #0]
 800e158:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e15c:	2b00      	cmp	r3, #0
 800e15e:	d153      	bne.n	800e208 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800e160:	68bb      	ldr	r3, [r7, #8]
 800e162:	015a      	lsls	r2, r3, #5
 800e164:	68fb      	ldr	r3, [r7, #12]
 800e166:	4413      	add	r3, r2
 800e168:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e16c:	681a      	ldr	r2, [r3, #0]
 800e16e:	683b      	ldr	r3, [r7, #0]
 800e170:	689b      	ldr	r3, [r3, #8]
 800e172:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800e176:	683b      	ldr	r3, [r7, #0]
 800e178:	791b      	ldrb	r3, [r3, #4]
 800e17a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800e17c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800e17e:	68bb      	ldr	r3, [r7, #8]
 800e180:	059b      	lsls	r3, r3, #22
 800e182:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800e184:	431a      	orrs	r2, r3
 800e186:	68bb      	ldr	r3, [r7, #8]
 800e188:	0159      	lsls	r1, r3, #5
 800e18a:	68fb      	ldr	r3, [r7, #12]
 800e18c:	440b      	add	r3, r1
 800e18e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e192:	4619      	mov	r1, r3
 800e194:	4b20      	ldr	r3, [pc, #128]	@ (800e218 <USB_ActivateEndpoint+0x10c>)
 800e196:	4313      	orrs	r3, r2
 800e198:	600b      	str	r3, [r1, #0]
 800e19a:	e035      	b.n	800e208 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800e19c:	68fb      	ldr	r3, [r7, #12]
 800e19e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e1a2:	69da      	ldr	r2, [r3, #28]
 800e1a4:	683b      	ldr	r3, [r7, #0]
 800e1a6:	781b      	ldrb	r3, [r3, #0]
 800e1a8:	f003 030f 	and.w	r3, r3, #15
 800e1ac:	2101      	movs	r1, #1
 800e1ae:	fa01 f303 	lsl.w	r3, r1, r3
 800e1b2:	041b      	lsls	r3, r3, #16
 800e1b4:	68f9      	ldr	r1, [r7, #12]
 800e1b6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e1ba:	4313      	orrs	r3, r2
 800e1bc:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800e1be:	68bb      	ldr	r3, [r7, #8]
 800e1c0:	015a      	lsls	r2, r3, #5
 800e1c2:	68fb      	ldr	r3, [r7, #12]
 800e1c4:	4413      	add	r3, r2
 800e1c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e1ca:	681b      	ldr	r3, [r3, #0]
 800e1cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e1d0:	2b00      	cmp	r3, #0
 800e1d2:	d119      	bne.n	800e208 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800e1d4:	68bb      	ldr	r3, [r7, #8]
 800e1d6:	015a      	lsls	r2, r3, #5
 800e1d8:	68fb      	ldr	r3, [r7, #12]
 800e1da:	4413      	add	r3, r2
 800e1dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e1e0:	681a      	ldr	r2, [r3, #0]
 800e1e2:	683b      	ldr	r3, [r7, #0]
 800e1e4:	689b      	ldr	r3, [r3, #8]
 800e1e6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800e1ea:	683b      	ldr	r3, [r7, #0]
 800e1ec:	791b      	ldrb	r3, [r3, #4]
 800e1ee:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800e1f0:	430b      	orrs	r3, r1
 800e1f2:	431a      	orrs	r2, r3
 800e1f4:	68bb      	ldr	r3, [r7, #8]
 800e1f6:	0159      	lsls	r1, r3, #5
 800e1f8:	68fb      	ldr	r3, [r7, #12]
 800e1fa:	440b      	add	r3, r1
 800e1fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e200:	4619      	mov	r1, r3
 800e202:	4b05      	ldr	r3, [pc, #20]	@ (800e218 <USB_ActivateEndpoint+0x10c>)
 800e204:	4313      	orrs	r3, r2
 800e206:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800e208:	2300      	movs	r3, #0
}
 800e20a:	4618      	mov	r0, r3
 800e20c:	3714      	adds	r7, #20
 800e20e:	46bd      	mov	sp, r7
 800e210:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e214:	4770      	bx	lr
 800e216:	bf00      	nop
 800e218:	10008000 	.word	0x10008000

0800e21c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800e21c:	b480      	push	{r7}
 800e21e:	b085      	sub	sp, #20
 800e220:	af00      	add	r7, sp, #0
 800e222:	6078      	str	r0, [r7, #4]
 800e224:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e226:	687b      	ldr	r3, [r7, #4]
 800e228:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800e22a:	683b      	ldr	r3, [r7, #0]
 800e22c:	781b      	ldrb	r3, [r3, #0]
 800e22e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800e230:	683b      	ldr	r3, [r7, #0]
 800e232:	785b      	ldrb	r3, [r3, #1]
 800e234:	2b01      	cmp	r3, #1
 800e236:	d161      	bne.n	800e2fc <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800e238:	68bb      	ldr	r3, [r7, #8]
 800e23a:	015a      	lsls	r2, r3, #5
 800e23c:	68fb      	ldr	r3, [r7, #12]
 800e23e:	4413      	add	r3, r2
 800e240:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e244:	681b      	ldr	r3, [r3, #0]
 800e246:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800e24a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e24e:	d11f      	bne.n	800e290 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800e250:	68bb      	ldr	r3, [r7, #8]
 800e252:	015a      	lsls	r2, r3, #5
 800e254:	68fb      	ldr	r3, [r7, #12]
 800e256:	4413      	add	r3, r2
 800e258:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e25c:	681b      	ldr	r3, [r3, #0]
 800e25e:	68ba      	ldr	r2, [r7, #8]
 800e260:	0151      	lsls	r1, r2, #5
 800e262:	68fa      	ldr	r2, [r7, #12]
 800e264:	440a      	add	r2, r1
 800e266:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e26a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800e26e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800e270:	68bb      	ldr	r3, [r7, #8]
 800e272:	015a      	lsls	r2, r3, #5
 800e274:	68fb      	ldr	r3, [r7, #12]
 800e276:	4413      	add	r3, r2
 800e278:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e27c:	681b      	ldr	r3, [r3, #0]
 800e27e:	68ba      	ldr	r2, [r7, #8]
 800e280:	0151      	lsls	r1, r2, #5
 800e282:	68fa      	ldr	r2, [r7, #12]
 800e284:	440a      	add	r2, r1
 800e286:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e28a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800e28e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800e290:	68fb      	ldr	r3, [r7, #12]
 800e292:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e296:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e298:	683b      	ldr	r3, [r7, #0]
 800e29a:	781b      	ldrb	r3, [r3, #0]
 800e29c:	f003 030f 	and.w	r3, r3, #15
 800e2a0:	2101      	movs	r1, #1
 800e2a2:	fa01 f303 	lsl.w	r3, r1, r3
 800e2a6:	b29b      	uxth	r3, r3
 800e2a8:	43db      	mvns	r3, r3
 800e2aa:	68f9      	ldr	r1, [r7, #12]
 800e2ac:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e2b0:	4013      	ands	r3, r2
 800e2b2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800e2b4:	68fb      	ldr	r3, [r7, #12]
 800e2b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e2ba:	69da      	ldr	r2, [r3, #28]
 800e2bc:	683b      	ldr	r3, [r7, #0]
 800e2be:	781b      	ldrb	r3, [r3, #0]
 800e2c0:	f003 030f 	and.w	r3, r3, #15
 800e2c4:	2101      	movs	r1, #1
 800e2c6:	fa01 f303 	lsl.w	r3, r1, r3
 800e2ca:	b29b      	uxth	r3, r3
 800e2cc:	43db      	mvns	r3, r3
 800e2ce:	68f9      	ldr	r1, [r7, #12]
 800e2d0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e2d4:	4013      	ands	r3, r2
 800e2d6:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800e2d8:	68bb      	ldr	r3, [r7, #8]
 800e2da:	015a      	lsls	r2, r3, #5
 800e2dc:	68fb      	ldr	r3, [r7, #12]
 800e2de:	4413      	add	r3, r2
 800e2e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e2e4:	681a      	ldr	r2, [r3, #0]
 800e2e6:	68bb      	ldr	r3, [r7, #8]
 800e2e8:	0159      	lsls	r1, r3, #5
 800e2ea:	68fb      	ldr	r3, [r7, #12]
 800e2ec:	440b      	add	r3, r1
 800e2ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e2f2:	4619      	mov	r1, r3
 800e2f4:	4b35      	ldr	r3, [pc, #212]	@ (800e3cc <USB_DeactivateEndpoint+0x1b0>)
 800e2f6:	4013      	ands	r3, r2
 800e2f8:	600b      	str	r3, [r1, #0]
 800e2fa:	e060      	b.n	800e3be <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800e2fc:	68bb      	ldr	r3, [r7, #8]
 800e2fe:	015a      	lsls	r2, r3, #5
 800e300:	68fb      	ldr	r3, [r7, #12]
 800e302:	4413      	add	r3, r2
 800e304:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e308:	681b      	ldr	r3, [r3, #0]
 800e30a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800e30e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e312:	d11f      	bne.n	800e354 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800e314:	68bb      	ldr	r3, [r7, #8]
 800e316:	015a      	lsls	r2, r3, #5
 800e318:	68fb      	ldr	r3, [r7, #12]
 800e31a:	4413      	add	r3, r2
 800e31c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e320:	681b      	ldr	r3, [r3, #0]
 800e322:	68ba      	ldr	r2, [r7, #8]
 800e324:	0151      	lsls	r1, r2, #5
 800e326:	68fa      	ldr	r2, [r7, #12]
 800e328:	440a      	add	r2, r1
 800e32a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800e32e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800e332:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800e334:	68bb      	ldr	r3, [r7, #8]
 800e336:	015a      	lsls	r2, r3, #5
 800e338:	68fb      	ldr	r3, [r7, #12]
 800e33a:	4413      	add	r3, r2
 800e33c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e340:	681b      	ldr	r3, [r3, #0]
 800e342:	68ba      	ldr	r2, [r7, #8]
 800e344:	0151      	lsls	r1, r2, #5
 800e346:	68fa      	ldr	r2, [r7, #12]
 800e348:	440a      	add	r2, r1
 800e34a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800e34e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800e352:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800e354:	68fb      	ldr	r3, [r7, #12]
 800e356:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e35a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e35c:	683b      	ldr	r3, [r7, #0]
 800e35e:	781b      	ldrb	r3, [r3, #0]
 800e360:	f003 030f 	and.w	r3, r3, #15
 800e364:	2101      	movs	r1, #1
 800e366:	fa01 f303 	lsl.w	r3, r1, r3
 800e36a:	041b      	lsls	r3, r3, #16
 800e36c:	43db      	mvns	r3, r3
 800e36e:	68f9      	ldr	r1, [r7, #12]
 800e370:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e374:	4013      	ands	r3, r2
 800e376:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800e378:	68fb      	ldr	r3, [r7, #12]
 800e37a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e37e:	69da      	ldr	r2, [r3, #28]
 800e380:	683b      	ldr	r3, [r7, #0]
 800e382:	781b      	ldrb	r3, [r3, #0]
 800e384:	f003 030f 	and.w	r3, r3, #15
 800e388:	2101      	movs	r1, #1
 800e38a:	fa01 f303 	lsl.w	r3, r1, r3
 800e38e:	041b      	lsls	r3, r3, #16
 800e390:	43db      	mvns	r3, r3
 800e392:	68f9      	ldr	r1, [r7, #12]
 800e394:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e398:	4013      	ands	r3, r2
 800e39a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800e39c:	68bb      	ldr	r3, [r7, #8]
 800e39e:	015a      	lsls	r2, r3, #5
 800e3a0:	68fb      	ldr	r3, [r7, #12]
 800e3a2:	4413      	add	r3, r2
 800e3a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e3a8:	681a      	ldr	r2, [r3, #0]
 800e3aa:	68bb      	ldr	r3, [r7, #8]
 800e3ac:	0159      	lsls	r1, r3, #5
 800e3ae:	68fb      	ldr	r3, [r7, #12]
 800e3b0:	440b      	add	r3, r1
 800e3b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e3b6:	4619      	mov	r1, r3
 800e3b8:	4b05      	ldr	r3, [pc, #20]	@ (800e3d0 <USB_DeactivateEndpoint+0x1b4>)
 800e3ba:	4013      	ands	r3, r2
 800e3bc:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800e3be:	2300      	movs	r3, #0
}
 800e3c0:	4618      	mov	r0, r3
 800e3c2:	3714      	adds	r7, #20
 800e3c4:	46bd      	mov	sp, r7
 800e3c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3ca:	4770      	bx	lr
 800e3cc:	ec337800 	.word	0xec337800
 800e3d0:	eff37800 	.word	0xeff37800

0800e3d4 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800e3d4:	b580      	push	{r7, lr}
 800e3d6:	b08a      	sub	sp, #40	@ 0x28
 800e3d8:	af02      	add	r7, sp, #8
 800e3da:	60f8      	str	r0, [r7, #12]
 800e3dc:	60b9      	str	r1, [r7, #8]
 800e3de:	4613      	mov	r3, r2
 800e3e0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e3e2:	68fb      	ldr	r3, [r7, #12]
 800e3e4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800e3e6:	68bb      	ldr	r3, [r7, #8]
 800e3e8:	781b      	ldrb	r3, [r3, #0]
 800e3ea:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800e3ec:	68bb      	ldr	r3, [r7, #8]
 800e3ee:	785b      	ldrb	r3, [r3, #1]
 800e3f0:	2b01      	cmp	r3, #1
 800e3f2:	f040 8185 	bne.w	800e700 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800e3f6:	68bb      	ldr	r3, [r7, #8]
 800e3f8:	691b      	ldr	r3, [r3, #16]
 800e3fa:	2b00      	cmp	r3, #0
 800e3fc:	d132      	bne.n	800e464 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800e3fe:	69bb      	ldr	r3, [r7, #24]
 800e400:	015a      	lsls	r2, r3, #5
 800e402:	69fb      	ldr	r3, [r7, #28]
 800e404:	4413      	add	r3, r2
 800e406:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e40a:	691a      	ldr	r2, [r3, #16]
 800e40c:	69bb      	ldr	r3, [r7, #24]
 800e40e:	0159      	lsls	r1, r3, #5
 800e410:	69fb      	ldr	r3, [r7, #28]
 800e412:	440b      	add	r3, r1
 800e414:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e418:	4619      	mov	r1, r3
 800e41a:	4ba7      	ldr	r3, [pc, #668]	@ (800e6b8 <USB_EPStartXfer+0x2e4>)
 800e41c:	4013      	ands	r3, r2
 800e41e:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800e420:	69bb      	ldr	r3, [r7, #24]
 800e422:	015a      	lsls	r2, r3, #5
 800e424:	69fb      	ldr	r3, [r7, #28]
 800e426:	4413      	add	r3, r2
 800e428:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e42c:	691b      	ldr	r3, [r3, #16]
 800e42e:	69ba      	ldr	r2, [r7, #24]
 800e430:	0151      	lsls	r1, r2, #5
 800e432:	69fa      	ldr	r2, [r7, #28]
 800e434:	440a      	add	r2, r1
 800e436:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e43a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800e43e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800e440:	69bb      	ldr	r3, [r7, #24]
 800e442:	015a      	lsls	r2, r3, #5
 800e444:	69fb      	ldr	r3, [r7, #28]
 800e446:	4413      	add	r3, r2
 800e448:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e44c:	691a      	ldr	r2, [r3, #16]
 800e44e:	69bb      	ldr	r3, [r7, #24]
 800e450:	0159      	lsls	r1, r3, #5
 800e452:	69fb      	ldr	r3, [r7, #28]
 800e454:	440b      	add	r3, r1
 800e456:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e45a:	4619      	mov	r1, r3
 800e45c:	4b97      	ldr	r3, [pc, #604]	@ (800e6bc <USB_EPStartXfer+0x2e8>)
 800e45e:	4013      	ands	r3, r2
 800e460:	610b      	str	r3, [r1, #16]
 800e462:	e097      	b.n	800e594 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800e464:	69bb      	ldr	r3, [r7, #24]
 800e466:	015a      	lsls	r2, r3, #5
 800e468:	69fb      	ldr	r3, [r7, #28]
 800e46a:	4413      	add	r3, r2
 800e46c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e470:	691a      	ldr	r2, [r3, #16]
 800e472:	69bb      	ldr	r3, [r7, #24]
 800e474:	0159      	lsls	r1, r3, #5
 800e476:	69fb      	ldr	r3, [r7, #28]
 800e478:	440b      	add	r3, r1
 800e47a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e47e:	4619      	mov	r1, r3
 800e480:	4b8e      	ldr	r3, [pc, #568]	@ (800e6bc <USB_EPStartXfer+0x2e8>)
 800e482:	4013      	ands	r3, r2
 800e484:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800e486:	69bb      	ldr	r3, [r7, #24]
 800e488:	015a      	lsls	r2, r3, #5
 800e48a:	69fb      	ldr	r3, [r7, #28]
 800e48c:	4413      	add	r3, r2
 800e48e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e492:	691a      	ldr	r2, [r3, #16]
 800e494:	69bb      	ldr	r3, [r7, #24]
 800e496:	0159      	lsls	r1, r3, #5
 800e498:	69fb      	ldr	r3, [r7, #28]
 800e49a:	440b      	add	r3, r1
 800e49c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e4a0:	4619      	mov	r1, r3
 800e4a2:	4b85      	ldr	r3, [pc, #532]	@ (800e6b8 <USB_EPStartXfer+0x2e4>)
 800e4a4:	4013      	ands	r3, r2
 800e4a6:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 800e4a8:	69bb      	ldr	r3, [r7, #24]
 800e4aa:	2b00      	cmp	r3, #0
 800e4ac:	d11a      	bne.n	800e4e4 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800e4ae:	68bb      	ldr	r3, [r7, #8]
 800e4b0:	691a      	ldr	r2, [r3, #16]
 800e4b2:	68bb      	ldr	r3, [r7, #8]
 800e4b4:	689b      	ldr	r3, [r3, #8]
 800e4b6:	429a      	cmp	r2, r3
 800e4b8:	d903      	bls.n	800e4c2 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800e4ba:	68bb      	ldr	r3, [r7, #8]
 800e4bc:	689a      	ldr	r2, [r3, #8]
 800e4be:	68bb      	ldr	r3, [r7, #8]
 800e4c0:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800e4c2:	69bb      	ldr	r3, [r7, #24]
 800e4c4:	015a      	lsls	r2, r3, #5
 800e4c6:	69fb      	ldr	r3, [r7, #28]
 800e4c8:	4413      	add	r3, r2
 800e4ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e4ce:	691b      	ldr	r3, [r3, #16]
 800e4d0:	69ba      	ldr	r2, [r7, #24]
 800e4d2:	0151      	lsls	r1, r2, #5
 800e4d4:	69fa      	ldr	r2, [r7, #28]
 800e4d6:	440a      	add	r2, r1
 800e4d8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e4dc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800e4e0:	6113      	str	r3, [r2, #16]
 800e4e2:	e044      	b.n	800e56e <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800e4e4:	68bb      	ldr	r3, [r7, #8]
 800e4e6:	691a      	ldr	r2, [r3, #16]
 800e4e8:	68bb      	ldr	r3, [r7, #8]
 800e4ea:	689b      	ldr	r3, [r3, #8]
 800e4ec:	4413      	add	r3, r2
 800e4ee:	1e5a      	subs	r2, r3, #1
 800e4f0:	68bb      	ldr	r3, [r7, #8]
 800e4f2:	689b      	ldr	r3, [r3, #8]
 800e4f4:	fbb2 f3f3 	udiv	r3, r2, r3
 800e4f8:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800e4fa:	69bb      	ldr	r3, [r7, #24]
 800e4fc:	015a      	lsls	r2, r3, #5
 800e4fe:	69fb      	ldr	r3, [r7, #28]
 800e500:	4413      	add	r3, r2
 800e502:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e506:	691a      	ldr	r2, [r3, #16]
 800e508:	8afb      	ldrh	r3, [r7, #22]
 800e50a:	04d9      	lsls	r1, r3, #19
 800e50c:	4b6c      	ldr	r3, [pc, #432]	@ (800e6c0 <USB_EPStartXfer+0x2ec>)
 800e50e:	400b      	ands	r3, r1
 800e510:	69b9      	ldr	r1, [r7, #24]
 800e512:	0148      	lsls	r0, r1, #5
 800e514:	69f9      	ldr	r1, [r7, #28]
 800e516:	4401      	add	r1, r0
 800e518:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800e51c:	4313      	orrs	r3, r2
 800e51e:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800e520:	68bb      	ldr	r3, [r7, #8]
 800e522:	791b      	ldrb	r3, [r3, #4]
 800e524:	2b01      	cmp	r3, #1
 800e526:	d122      	bne.n	800e56e <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800e528:	69bb      	ldr	r3, [r7, #24]
 800e52a:	015a      	lsls	r2, r3, #5
 800e52c:	69fb      	ldr	r3, [r7, #28]
 800e52e:	4413      	add	r3, r2
 800e530:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e534:	691b      	ldr	r3, [r3, #16]
 800e536:	69ba      	ldr	r2, [r7, #24]
 800e538:	0151      	lsls	r1, r2, #5
 800e53a:	69fa      	ldr	r2, [r7, #28]
 800e53c:	440a      	add	r2, r1
 800e53e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e542:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800e546:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 800e548:	69bb      	ldr	r3, [r7, #24]
 800e54a:	015a      	lsls	r2, r3, #5
 800e54c:	69fb      	ldr	r3, [r7, #28]
 800e54e:	4413      	add	r3, r2
 800e550:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e554:	691a      	ldr	r2, [r3, #16]
 800e556:	8afb      	ldrh	r3, [r7, #22]
 800e558:	075b      	lsls	r3, r3, #29
 800e55a:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800e55e:	69b9      	ldr	r1, [r7, #24]
 800e560:	0148      	lsls	r0, r1, #5
 800e562:	69f9      	ldr	r1, [r7, #28]
 800e564:	4401      	add	r1, r0
 800e566:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800e56a:	4313      	orrs	r3, r2
 800e56c:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800e56e:	69bb      	ldr	r3, [r7, #24]
 800e570:	015a      	lsls	r2, r3, #5
 800e572:	69fb      	ldr	r3, [r7, #28]
 800e574:	4413      	add	r3, r2
 800e576:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e57a:	691a      	ldr	r2, [r3, #16]
 800e57c:	68bb      	ldr	r3, [r7, #8]
 800e57e:	691b      	ldr	r3, [r3, #16]
 800e580:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e584:	69b9      	ldr	r1, [r7, #24]
 800e586:	0148      	lsls	r0, r1, #5
 800e588:	69f9      	ldr	r1, [r7, #28]
 800e58a:	4401      	add	r1, r0
 800e58c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800e590:	4313      	orrs	r3, r2
 800e592:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800e594:	79fb      	ldrb	r3, [r7, #7]
 800e596:	2b01      	cmp	r3, #1
 800e598:	d14b      	bne.n	800e632 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800e59a:	68bb      	ldr	r3, [r7, #8]
 800e59c:	69db      	ldr	r3, [r3, #28]
 800e59e:	2b00      	cmp	r3, #0
 800e5a0:	d009      	beq.n	800e5b6 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800e5a2:	69bb      	ldr	r3, [r7, #24]
 800e5a4:	015a      	lsls	r2, r3, #5
 800e5a6:	69fb      	ldr	r3, [r7, #28]
 800e5a8:	4413      	add	r3, r2
 800e5aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e5ae:	461a      	mov	r2, r3
 800e5b0:	68bb      	ldr	r3, [r7, #8]
 800e5b2:	69db      	ldr	r3, [r3, #28]
 800e5b4:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800e5b6:	68bb      	ldr	r3, [r7, #8]
 800e5b8:	791b      	ldrb	r3, [r3, #4]
 800e5ba:	2b01      	cmp	r3, #1
 800e5bc:	d128      	bne.n	800e610 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800e5be:	69fb      	ldr	r3, [r7, #28]
 800e5c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e5c4:	689b      	ldr	r3, [r3, #8]
 800e5c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e5ca:	2b00      	cmp	r3, #0
 800e5cc:	d110      	bne.n	800e5f0 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800e5ce:	69bb      	ldr	r3, [r7, #24]
 800e5d0:	015a      	lsls	r2, r3, #5
 800e5d2:	69fb      	ldr	r3, [r7, #28]
 800e5d4:	4413      	add	r3, r2
 800e5d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e5da:	681b      	ldr	r3, [r3, #0]
 800e5dc:	69ba      	ldr	r2, [r7, #24]
 800e5de:	0151      	lsls	r1, r2, #5
 800e5e0:	69fa      	ldr	r2, [r7, #28]
 800e5e2:	440a      	add	r2, r1
 800e5e4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e5e8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800e5ec:	6013      	str	r3, [r2, #0]
 800e5ee:	e00f      	b.n	800e610 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800e5f0:	69bb      	ldr	r3, [r7, #24]
 800e5f2:	015a      	lsls	r2, r3, #5
 800e5f4:	69fb      	ldr	r3, [r7, #28]
 800e5f6:	4413      	add	r3, r2
 800e5f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e5fc:	681b      	ldr	r3, [r3, #0]
 800e5fe:	69ba      	ldr	r2, [r7, #24]
 800e600:	0151      	lsls	r1, r2, #5
 800e602:	69fa      	ldr	r2, [r7, #28]
 800e604:	440a      	add	r2, r1
 800e606:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e60a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e60e:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800e610:	69bb      	ldr	r3, [r7, #24]
 800e612:	015a      	lsls	r2, r3, #5
 800e614:	69fb      	ldr	r3, [r7, #28]
 800e616:	4413      	add	r3, r2
 800e618:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e61c:	681b      	ldr	r3, [r3, #0]
 800e61e:	69ba      	ldr	r2, [r7, #24]
 800e620:	0151      	lsls	r1, r2, #5
 800e622:	69fa      	ldr	r2, [r7, #28]
 800e624:	440a      	add	r2, r1
 800e626:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e62a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800e62e:	6013      	str	r3, [r2, #0]
 800e630:	e169      	b.n	800e906 <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800e632:	69bb      	ldr	r3, [r7, #24]
 800e634:	015a      	lsls	r2, r3, #5
 800e636:	69fb      	ldr	r3, [r7, #28]
 800e638:	4413      	add	r3, r2
 800e63a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e63e:	681b      	ldr	r3, [r3, #0]
 800e640:	69ba      	ldr	r2, [r7, #24]
 800e642:	0151      	lsls	r1, r2, #5
 800e644:	69fa      	ldr	r2, [r7, #28]
 800e646:	440a      	add	r2, r1
 800e648:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e64c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800e650:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800e652:	68bb      	ldr	r3, [r7, #8]
 800e654:	791b      	ldrb	r3, [r3, #4]
 800e656:	2b01      	cmp	r3, #1
 800e658:	d015      	beq.n	800e686 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800e65a:	68bb      	ldr	r3, [r7, #8]
 800e65c:	691b      	ldr	r3, [r3, #16]
 800e65e:	2b00      	cmp	r3, #0
 800e660:	f000 8151 	beq.w	800e906 <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800e664:	69fb      	ldr	r3, [r7, #28]
 800e666:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e66a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e66c:	68bb      	ldr	r3, [r7, #8]
 800e66e:	781b      	ldrb	r3, [r3, #0]
 800e670:	f003 030f 	and.w	r3, r3, #15
 800e674:	2101      	movs	r1, #1
 800e676:	fa01 f303 	lsl.w	r3, r1, r3
 800e67a:	69f9      	ldr	r1, [r7, #28]
 800e67c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e680:	4313      	orrs	r3, r2
 800e682:	634b      	str	r3, [r1, #52]	@ 0x34
 800e684:	e13f      	b.n	800e906 <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800e686:	69fb      	ldr	r3, [r7, #28]
 800e688:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e68c:	689b      	ldr	r3, [r3, #8]
 800e68e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e692:	2b00      	cmp	r3, #0
 800e694:	d116      	bne.n	800e6c4 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800e696:	69bb      	ldr	r3, [r7, #24]
 800e698:	015a      	lsls	r2, r3, #5
 800e69a:	69fb      	ldr	r3, [r7, #28]
 800e69c:	4413      	add	r3, r2
 800e69e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e6a2:	681b      	ldr	r3, [r3, #0]
 800e6a4:	69ba      	ldr	r2, [r7, #24]
 800e6a6:	0151      	lsls	r1, r2, #5
 800e6a8:	69fa      	ldr	r2, [r7, #28]
 800e6aa:	440a      	add	r2, r1
 800e6ac:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e6b0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800e6b4:	6013      	str	r3, [r2, #0]
 800e6b6:	e015      	b.n	800e6e4 <USB_EPStartXfer+0x310>
 800e6b8:	e007ffff 	.word	0xe007ffff
 800e6bc:	fff80000 	.word	0xfff80000
 800e6c0:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800e6c4:	69bb      	ldr	r3, [r7, #24]
 800e6c6:	015a      	lsls	r2, r3, #5
 800e6c8:	69fb      	ldr	r3, [r7, #28]
 800e6ca:	4413      	add	r3, r2
 800e6cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e6d0:	681b      	ldr	r3, [r3, #0]
 800e6d2:	69ba      	ldr	r2, [r7, #24]
 800e6d4:	0151      	lsls	r1, r2, #5
 800e6d6:	69fa      	ldr	r2, [r7, #28]
 800e6d8:	440a      	add	r2, r1
 800e6da:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e6de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e6e2:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800e6e4:	68bb      	ldr	r3, [r7, #8]
 800e6e6:	68d9      	ldr	r1, [r3, #12]
 800e6e8:	68bb      	ldr	r3, [r7, #8]
 800e6ea:	781a      	ldrb	r2, [r3, #0]
 800e6ec:	68bb      	ldr	r3, [r7, #8]
 800e6ee:	691b      	ldr	r3, [r3, #16]
 800e6f0:	b298      	uxth	r0, r3
 800e6f2:	79fb      	ldrb	r3, [r7, #7]
 800e6f4:	9300      	str	r3, [sp, #0]
 800e6f6:	4603      	mov	r3, r0
 800e6f8:	68f8      	ldr	r0, [r7, #12]
 800e6fa:	f000 f9b9 	bl	800ea70 <USB_WritePacket>
 800e6fe:	e102      	b.n	800e906 <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800e700:	69bb      	ldr	r3, [r7, #24]
 800e702:	015a      	lsls	r2, r3, #5
 800e704:	69fb      	ldr	r3, [r7, #28]
 800e706:	4413      	add	r3, r2
 800e708:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e70c:	691a      	ldr	r2, [r3, #16]
 800e70e:	69bb      	ldr	r3, [r7, #24]
 800e710:	0159      	lsls	r1, r3, #5
 800e712:	69fb      	ldr	r3, [r7, #28]
 800e714:	440b      	add	r3, r1
 800e716:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e71a:	4619      	mov	r1, r3
 800e71c:	4b7c      	ldr	r3, [pc, #496]	@ (800e910 <USB_EPStartXfer+0x53c>)
 800e71e:	4013      	ands	r3, r2
 800e720:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800e722:	69bb      	ldr	r3, [r7, #24]
 800e724:	015a      	lsls	r2, r3, #5
 800e726:	69fb      	ldr	r3, [r7, #28]
 800e728:	4413      	add	r3, r2
 800e72a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e72e:	691a      	ldr	r2, [r3, #16]
 800e730:	69bb      	ldr	r3, [r7, #24]
 800e732:	0159      	lsls	r1, r3, #5
 800e734:	69fb      	ldr	r3, [r7, #28]
 800e736:	440b      	add	r3, r1
 800e738:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e73c:	4619      	mov	r1, r3
 800e73e:	4b75      	ldr	r3, [pc, #468]	@ (800e914 <USB_EPStartXfer+0x540>)
 800e740:	4013      	ands	r3, r2
 800e742:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 800e744:	69bb      	ldr	r3, [r7, #24]
 800e746:	2b00      	cmp	r3, #0
 800e748:	d12f      	bne.n	800e7aa <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 800e74a:	68bb      	ldr	r3, [r7, #8]
 800e74c:	691b      	ldr	r3, [r3, #16]
 800e74e:	2b00      	cmp	r3, #0
 800e750:	d003      	beq.n	800e75a <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 800e752:	68bb      	ldr	r3, [r7, #8]
 800e754:	689a      	ldr	r2, [r3, #8]
 800e756:	68bb      	ldr	r3, [r7, #8]
 800e758:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800e75a:	68bb      	ldr	r3, [r7, #8]
 800e75c:	689a      	ldr	r2, [r3, #8]
 800e75e:	68bb      	ldr	r3, [r7, #8]
 800e760:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800e762:	69bb      	ldr	r3, [r7, #24]
 800e764:	015a      	lsls	r2, r3, #5
 800e766:	69fb      	ldr	r3, [r7, #28]
 800e768:	4413      	add	r3, r2
 800e76a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e76e:	691a      	ldr	r2, [r3, #16]
 800e770:	68bb      	ldr	r3, [r7, #8]
 800e772:	6a1b      	ldr	r3, [r3, #32]
 800e774:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e778:	69b9      	ldr	r1, [r7, #24]
 800e77a:	0148      	lsls	r0, r1, #5
 800e77c:	69f9      	ldr	r1, [r7, #28]
 800e77e:	4401      	add	r1, r0
 800e780:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800e784:	4313      	orrs	r3, r2
 800e786:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800e788:	69bb      	ldr	r3, [r7, #24]
 800e78a:	015a      	lsls	r2, r3, #5
 800e78c:	69fb      	ldr	r3, [r7, #28]
 800e78e:	4413      	add	r3, r2
 800e790:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e794:	691b      	ldr	r3, [r3, #16]
 800e796:	69ba      	ldr	r2, [r7, #24]
 800e798:	0151      	lsls	r1, r2, #5
 800e79a:	69fa      	ldr	r2, [r7, #28]
 800e79c:	440a      	add	r2, r1
 800e79e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800e7a2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800e7a6:	6113      	str	r3, [r2, #16]
 800e7a8:	e05f      	b.n	800e86a <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 800e7aa:	68bb      	ldr	r3, [r7, #8]
 800e7ac:	691b      	ldr	r3, [r3, #16]
 800e7ae:	2b00      	cmp	r3, #0
 800e7b0:	d123      	bne.n	800e7fa <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800e7b2:	69bb      	ldr	r3, [r7, #24]
 800e7b4:	015a      	lsls	r2, r3, #5
 800e7b6:	69fb      	ldr	r3, [r7, #28]
 800e7b8:	4413      	add	r3, r2
 800e7ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e7be:	691a      	ldr	r2, [r3, #16]
 800e7c0:	68bb      	ldr	r3, [r7, #8]
 800e7c2:	689b      	ldr	r3, [r3, #8]
 800e7c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e7c8:	69b9      	ldr	r1, [r7, #24]
 800e7ca:	0148      	lsls	r0, r1, #5
 800e7cc:	69f9      	ldr	r1, [r7, #28]
 800e7ce:	4401      	add	r1, r0
 800e7d0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800e7d4:	4313      	orrs	r3, r2
 800e7d6:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800e7d8:	69bb      	ldr	r3, [r7, #24]
 800e7da:	015a      	lsls	r2, r3, #5
 800e7dc:	69fb      	ldr	r3, [r7, #28]
 800e7de:	4413      	add	r3, r2
 800e7e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e7e4:	691b      	ldr	r3, [r3, #16]
 800e7e6:	69ba      	ldr	r2, [r7, #24]
 800e7e8:	0151      	lsls	r1, r2, #5
 800e7ea:	69fa      	ldr	r2, [r7, #28]
 800e7ec:	440a      	add	r2, r1
 800e7ee:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800e7f2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800e7f6:	6113      	str	r3, [r2, #16]
 800e7f8:	e037      	b.n	800e86a <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800e7fa:	68bb      	ldr	r3, [r7, #8]
 800e7fc:	691a      	ldr	r2, [r3, #16]
 800e7fe:	68bb      	ldr	r3, [r7, #8]
 800e800:	689b      	ldr	r3, [r3, #8]
 800e802:	4413      	add	r3, r2
 800e804:	1e5a      	subs	r2, r3, #1
 800e806:	68bb      	ldr	r3, [r7, #8]
 800e808:	689b      	ldr	r3, [r3, #8]
 800e80a:	fbb2 f3f3 	udiv	r3, r2, r3
 800e80e:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800e810:	68bb      	ldr	r3, [r7, #8]
 800e812:	689b      	ldr	r3, [r3, #8]
 800e814:	8afa      	ldrh	r2, [r7, #22]
 800e816:	fb03 f202 	mul.w	r2, r3, r2
 800e81a:	68bb      	ldr	r3, [r7, #8]
 800e81c:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800e81e:	69bb      	ldr	r3, [r7, #24]
 800e820:	015a      	lsls	r2, r3, #5
 800e822:	69fb      	ldr	r3, [r7, #28]
 800e824:	4413      	add	r3, r2
 800e826:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e82a:	691a      	ldr	r2, [r3, #16]
 800e82c:	8afb      	ldrh	r3, [r7, #22]
 800e82e:	04d9      	lsls	r1, r3, #19
 800e830:	4b39      	ldr	r3, [pc, #228]	@ (800e918 <USB_EPStartXfer+0x544>)
 800e832:	400b      	ands	r3, r1
 800e834:	69b9      	ldr	r1, [r7, #24]
 800e836:	0148      	lsls	r0, r1, #5
 800e838:	69f9      	ldr	r1, [r7, #28]
 800e83a:	4401      	add	r1, r0
 800e83c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800e840:	4313      	orrs	r3, r2
 800e842:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800e844:	69bb      	ldr	r3, [r7, #24]
 800e846:	015a      	lsls	r2, r3, #5
 800e848:	69fb      	ldr	r3, [r7, #28]
 800e84a:	4413      	add	r3, r2
 800e84c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e850:	691a      	ldr	r2, [r3, #16]
 800e852:	68bb      	ldr	r3, [r7, #8]
 800e854:	6a1b      	ldr	r3, [r3, #32]
 800e856:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e85a:	69b9      	ldr	r1, [r7, #24]
 800e85c:	0148      	lsls	r0, r1, #5
 800e85e:	69f9      	ldr	r1, [r7, #28]
 800e860:	4401      	add	r1, r0
 800e862:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800e866:	4313      	orrs	r3, r2
 800e868:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800e86a:	79fb      	ldrb	r3, [r7, #7]
 800e86c:	2b01      	cmp	r3, #1
 800e86e:	d10d      	bne.n	800e88c <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800e870:	68bb      	ldr	r3, [r7, #8]
 800e872:	68db      	ldr	r3, [r3, #12]
 800e874:	2b00      	cmp	r3, #0
 800e876:	d009      	beq.n	800e88c <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800e878:	68bb      	ldr	r3, [r7, #8]
 800e87a:	68d9      	ldr	r1, [r3, #12]
 800e87c:	69bb      	ldr	r3, [r7, #24]
 800e87e:	015a      	lsls	r2, r3, #5
 800e880:	69fb      	ldr	r3, [r7, #28]
 800e882:	4413      	add	r3, r2
 800e884:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e888:	460a      	mov	r2, r1
 800e88a:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800e88c:	68bb      	ldr	r3, [r7, #8]
 800e88e:	791b      	ldrb	r3, [r3, #4]
 800e890:	2b01      	cmp	r3, #1
 800e892:	d128      	bne.n	800e8e6 <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800e894:	69fb      	ldr	r3, [r7, #28]
 800e896:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e89a:	689b      	ldr	r3, [r3, #8]
 800e89c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e8a0:	2b00      	cmp	r3, #0
 800e8a2:	d110      	bne.n	800e8c6 <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800e8a4:	69bb      	ldr	r3, [r7, #24]
 800e8a6:	015a      	lsls	r2, r3, #5
 800e8a8:	69fb      	ldr	r3, [r7, #28]
 800e8aa:	4413      	add	r3, r2
 800e8ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e8b0:	681b      	ldr	r3, [r3, #0]
 800e8b2:	69ba      	ldr	r2, [r7, #24]
 800e8b4:	0151      	lsls	r1, r2, #5
 800e8b6:	69fa      	ldr	r2, [r7, #28]
 800e8b8:	440a      	add	r2, r1
 800e8ba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800e8be:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800e8c2:	6013      	str	r3, [r2, #0]
 800e8c4:	e00f      	b.n	800e8e6 <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800e8c6:	69bb      	ldr	r3, [r7, #24]
 800e8c8:	015a      	lsls	r2, r3, #5
 800e8ca:	69fb      	ldr	r3, [r7, #28]
 800e8cc:	4413      	add	r3, r2
 800e8ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e8d2:	681b      	ldr	r3, [r3, #0]
 800e8d4:	69ba      	ldr	r2, [r7, #24]
 800e8d6:	0151      	lsls	r1, r2, #5
 800e8d8:	69fa      	ldr	r2, [r7, #28]
 800e8da:	440a      	add	r2, r1
 800e8dc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800e8e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e8e4:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800e8e6:	69bb      	ldr	r3, [r7, #24]
 800e8e8:	015a      	lsls	r2, r3, #5
 800e8ea:	69fb      	ldr	r3, [r7, #28]
 800e8ec:	4413      	add	r3, r2
 800e8ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e8f2:	681b      	ldr	r3, [r3, #0]
 800e8f4:	69ba      	ldr	r2, [r7, #24]
 800e8f6:	0151      	lsls	r1, r2, #5
 800e8f8:	69fa      	ldr	r2, [r7, #28]
 800e8fa:	440a      	add	r2, r1
 800e8fc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800e900:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800e904:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800e906:	2300      	movs	r3, #0
}
 800e908:	4618      	mov	r0, r3
 800e90a:	3720      	adds	r7, #32
 800e90c:	46bd      	mov	sp, r7
 800e90e:	bd80      	pop	{r7, pc}
 800e910:	fff80000 	.word	0xfff80000
 800e914:	e007ffff 	.word	0xe007ffff
 800e918:	1ff80000 	.word	0x1ff80000

0800e91c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800e91c:	b480      	push	{r7}
 800e91e:	b087      	sub	sp, #28
 800e920:	af00      	add	r7, sp, #0
 800e922:	6078      	str	r0, [r7, #4]
 800e924:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800e926:	2300      	movs	r3, #0
 800e928:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800e92a:	2300      	movs	r3, #0
 800e92c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e92e:	687b      	ldr	r3, [r7, #4]
 800e930:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800e932:	683b      	ldr	r3, [r7, #0]
 800e934:	785b      	ldrb	r3, [r3, #1]
 800e936:	2b01      	cmp	r3, #1
 800e938:	d14a      	bne.n	800e9d0 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800e93a:	683b      	ldr	r3, [r7, #0]
 800e93c:	781b      	ldrb	r3, [r3, #0]
 800e93e:	015a      	lsls	r2, r3, #5
 800e940:	693b      	ldr	r3, [r7, #16]
 800e942:	4413      	add	r3, r2
 800e944:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e948:	681b      	ldr	r3, [r3, #0]
 800e94a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800e94e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e952:	f040 8086 	bne.w	800ea62 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800e956:	683b      	ldr	r3, [r7, #0]
 800e958:	781b      	ldrb	r3, [r3, #0]
 800e95a:	015a      	lsls	r2, r3, #5
 800e95c:	693b      	ldr	r3, [r7, #16]
 800e95e:	4413      	add	r3, r2
 800e960:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e964:	681b      	ldr	r3, [r3, #0]
 800e966:	683a      	ldr	r2, [r7, #0]
 800e968:	7812      	ldrb	r2, [r2, #0]
 800e96a:	0151      	lsls	r1, r2, #5
 800e96c:	693a      	ldr	r2, [r7, #16]
 800e96e:	440a      	add	r2, r1
 800e970:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e974:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800e978:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800e97a:	683b      	ldr	r3, [r7, #0]
 800e97c:	781b      	ldrb	r3, [r3, #0]
 800e97e:	015a      	lsls	r2, r3, #5
 800e980:	693b      	ldr	r3, [r7, #16]
 800e982:	4413      	add	r3, r2
 800e984:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e988:	681b      	ldr	r3, [r3, #0]
 800e98a:	683a      	ldr	r2, [r7, #0]
 800e98c:	7812      	ldrb	r2, [r2, #0]
 800e98e:	0151      	lsls	r1, r2, #5
 800e990:	693a      	ldr	r2, [r7, #16]
 800e992:	440a      	add	r2, r1
 800e994:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e998:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800e99c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800e99e:	68fb      	ldr	r3, [r7, #12]
 800e9a0:	3301      	adds	r3, #1
 800e9a2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800e9a4:	68fb      	ldr	r3, [r7, #12]
 800e9a6:	f242 7210 	movw	r2, #10000	@ 0x2710
 800e9aa:	4293      	cmp	r3, r2
 800e9ac:	d902      	bls.n	800e9b4 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800e9ae:	2301      	movs	r3, #1
 800e9b0:	75fb      	strb	r3, [r7, #23]
          break;
 800e9b2:	e056      	b.n	800ea62 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800e9b4:	683b      	ldr	r3, [r7, #0]
 800e9b6:	781b      	ldrb	r3, [r3, #0]
 800e9b8:	015a      	lsls	r2, r3, #5
 800e9ba:	693b      	ldr	r3, [r7, #16]
 800e9bc:	4413      	add	r3, r2
 800e9be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e9c2:	681b      	ldr	r3, [r3, #0]
 800e9c4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800e9c8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e9cc:	d0e7      	beq.n	800e99e <USB_EPStopXfer+0x82>
 800e9ce:	e048      	b.n	800ea62 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800e9d0:	683b      	ldr	r3, [r7, #0]
 800e9d2:	781b      	ldrb	r3, [r3, #0]
 800e9d4:	015a      	lsls	r2, r3, #5
 800e9d6:	693b      	ldr	r3, [r7, #16]
 800e9d8:	4413      	add	r3, r2
 800e9da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e9de:	681b      	ldr	r3, [r3, #0]
 800e9e0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800e9e4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e9e8:	d13b      	bne.n	800ea62 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800e9ea:	683b      	ldr	r3, [r7, #0]
 800e9ec:	781b      	ldrb	r3, [r3, #0]
 800e9ee:	015a      	lsls	r2, r3, #5
 800e9f0:	693b      	ldr	r3, [r7, #16]
 800e9f2:	4413      	add	r3, r2
 800e9f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e9f8:	681b      	ldr	r3, [r3, #0]
 800e9fa:	683a      	ldr	r2, [r7, #0]
 800e9fc:	7812      	ldrb	r2, [r2, #0]
 800e9fe:	0151      	lsls	r1, r2, #5
 800ea00:	693a      	ldr	r2, [r7, #16]
 800ea02:	440a      	add	r2, r1
 800ea04:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ea08:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800ea0c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800ea0e:	683b      	ldr	r3, [r7, #0]
 800ea10:	781b      	ldrb	r3, [r3, #0]
 800ea12:	015a      	lsls	r2, r3, #5
 800ea14:	693b      	ldr	r3, [r7, #16]
 800ea16:	4413      	add	r3, r2
 800ea18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ea1c:	681b      	ldr	r3, [r3, #0]
 800ea1e:	683a      	ldr	r2, [r7, #0]
 800ea20:	7812      	ldrb	r2, [r2, #0]
 800ea22:	0151      	lsls	r1, r2, #5
 800ea24:	693a      	ldr	r2, [r7, #16]
 800ea26:	440a      	add	r2, r1
 800ea28:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ea2c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ea30:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800ea32:	68fb      	ldr	r3, [r7, #12]
 800ea34:	3301      	adds	r3, #1
 800ea36:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800ea38:	68fb      	ldr	r3, [r7, #12]
 800ea3a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800ea3e:	4293      	cmp	r3, r2
 800ea40:	d902      	bls.n	800ea48 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800ea42:	2301      	movs	r3, #1
 800ea44:	75fb      	strb	r3, [r7, #23]
          break;
 800ea46:	e00c      	b.n	800ea62 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800ea48:	683b      	ldr	r3, [r7, #0]
 800ea4a:	781b      	ldrb	r3, [r3, #0]
 800ea4c:	015a      	lsls	r2, r3, #5
 800ea4e:	693b      	ldr	r3, [r7, #16]
 800ea50:	4413      	add	r3, r2
 800ea52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ea56:	681b      	ldr	r3, [r3, #0]
 800ea58:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ea5c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ea60:	d0e7      	beq.n	800ea32 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800ea62:	7dfb      	ldrb	r3, [r7, #23]
}
 800ea64:	4618      	mov	r0, r3
 800ea66:	371c      	adds	r7, #28
 800ea68:	46bd      	mov	sp, r7
 800ea6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea6e:	4770      	bx	lr

0800ea70 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800ea70:	b480      	push	{r7}
 800ea72:	b089      	sub	sp, #36	@ 0x24
 800ea74:	af00      	add	r7, sp, #0
 800ea76:	60f8      	str	r0, [r7, #12]
 800ea78:	60b9      	str	r1, [r7, #8]
 800ea7a:	4611      	mov	r1, r2
 800ea7c:	461a      	mov	r2, r3
 800ea7e:	460b      	mov	r3, r1
 800ea80:	71fb      	strb	r3, [r7, #7]
 800ea82:	4613      	mov	r3, r2
 800ea84:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ea86:	68fb      	ldr	r3, [r7, #12]
 800ea88:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800ea8a:	68bb      	ldr	r3, [r7, #8]
 800ea8c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800ea8e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800ea92:	2b00      	cmp	r3, #0
 800ea94:	d123      	bne.n	800eade <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800ea96:	88bb      	ldrh	r3, [r7, #4]
 800ea98:	3303      	adds	r3, #3
 800ea9a:	089b      	lsrs	r3, r3, #2
 800ea9c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800ea9e:	2300      	movs	r3, #0
 800eaa0:	61bb      	str	r3, [r7, #24]
 800eaa2:	e018      	b.n	800ead6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800eaa4:	79fb      	ldrb	r3, [r7, #7]
 800eaa6:	031a      	lsls	r2, r3, #12
 800eaa8:	697b      	ldr	r3, [r7, #20]
 800eaaa:	4413      	add	r3, r2
 800eaac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800eab0:	461a      	mov	r2, r3
 800eab2:	69fb      	ldr	r3, [r7, #28]
 800eab4:	681b      	ldr	r3, [r3, #0]
 800eab6:	6013      	str	r3, [r2, #0]
      pSrc++;
 800eab8:	69fb      	ldr	r3, [r7, #28]
 800eaba:	3301      	adds	r3, #1
 800eabc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800eabe:	69fb      	ldr	r3, [r7, #28]
 800eac0:	3301      	adds	r3, #1
 800eac2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800eac4:	69fb      	ldr	r3, [r7, #28]
 800eac6:	3301      	adds	r3, #1
 800eac8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800eaca:	69fb      	ldr	r3, [r7, #28]
 800eacc:	3301      	adds	r3, #1
 800eace:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800ead0:	69bb      	ldr	r3, [r7, #24]
 800ead2:	3301      	adds	r3, #1
 800ead4:	61bb      	str	r3, [r7, #24]
 800ead6:	69ba      	ldr	r2, [r7, #24]
 800ead8:	693b      	ldr	r3, [r7, #16]
 800eada:	429a      	cmp	r2, r3
 800eadc:	d3e2      	bcc.n	800eaa4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800eade:	2300      	movs	r3, #0
}
 800eae0:	4618      	mov	r0, r3
 800eae2:	3724      	adds	r7, #36	@ 0x24
 800eae4:	46bd      	mov	sp, r7
 800eae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaea:	4770      	bx	lr

0800eaec <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800eaec:	b480      	push	{r7}
 800eaee:	b08b      	sub	sp, #44	@ 0x2c
 800eaf0:	af00      	add	r7, sp, #0
 800eaf2:	60f8      	str	r0, [r7, #12]
 800eaf4:	60b9      	str	r1, [r7, #8]
 800eaf6:	4613      	mov	r3, r2
 800eaf8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800eafa:	68fb      	ldr	r3, [r7, #12]
 800eafc:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800eafe:	68bb      	ldr	r3, [r7, #8]
 800eb00:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800eb02:	88fb      	ldrh	r3, [r7, #6]
 800eb04:	089b      	lsrs	r3, r3, #2
 800eb06:	b29b      	uxth	r3, r3
 800eb08:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800eb0a:	88fb      	ldrh	r3, [r7, #6]
 800eb0c:	f003 0303 	and.w	r3, r3, #3
 800eb10:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800eb12:	2300      	movs	r3, #0
 800eb14:	623b      	str	r3, [r7, #32]
 800eb16:	e014      	b.n	800eb42 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800eb18:	69bb      	ldr	r3, [r7, #24]
 800eb1a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800eb1e:	681a      	ldr	r2, [r3, #0]
 800eb20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb22:	601a      	str	r2, [r3, #0]
    pDest++;
 800eb24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb26:	3301      	adds	r3, #1
 800eb28:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800eb2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb2c:	3301      	adds	r3, #1
 800eb2e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800eb30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb32:	3301      	adds	r3, #1
 800eb34:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800eb36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb38:	3301      	adds	r3, #1
 800eb3a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800eb3c:	6a3b      	ldr	r3, [r7, #32]
 800eb3e:	3301      	adds	r3, #1
 800eb40:	623b      	str	r3, [r7, #32]
 800eb42:	6a3a      	ldr	r2, [r7, #32]
 800eb44:	697b      	ldr	r3, [r7, #20]
 800eb46:	429a      	cmp	r2, r3
 800eb48:	d3e6      	bcc.n	800eb18 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800eb4a:	8bfb      	ldrh	r3, [r7, #30]
 800eb4c:	2b00      	cmp	r3, #0
 800eb4e:	d01e      	beq.n	800eb8e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800eb50:	2300      	movs	r3, #0
 800eb52:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800eb54:	69bb      	ldr	r3, [r7, #24]
 800eb56:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800eb5a:	461a      	mov	r2, r3
 800eb5c:	f107 0310 	add.w	r3, r7, #16
 800eb60:	6812      	ldr	r2, [r2, #0]
 800eb62:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800eb64:	693a      	ldr	r2, [r7, #16]
 800eb66:	6a3b      	ldr	r3, [r7, #32]
 800eb68:	b2db      	uxtb	r3, r3
 800eb6a:	00db      	lsls	r3, r3, #3
 800eb6c:	fa22 f303 	lsr.w	r3, r2, r3
 800eb70:	b2da      	uxtb	r2, r3
 800eb72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb74:	701a      	strb	r2, [r3, #0]
      i++;
 800eb76:	6a3b      	ldr	r3, [r7, #32]
 800eb78:	3301      	adds	r3, #1
 800eb7a:	623b      	str	r3, [r7, #32]
      pDest++;
 800eb7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb7e:	3301      	adds	r3, #1
 800eb80:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800eb82:	8bfb      	ldrh	r3, [r7, #30]
 800eb84:	3b01      	subs	r3, #1
 800eb86:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800eb88:	8bfb      	ldrh	r3, [r7, #30]
 800eb8a:	2b00      	cmp	r3, #0
 800eb8c:	d1ea      	bne.n	800eb64 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800eb8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800eb90:	4618      	mov	r0, r3
 800eb92:	372c      	adds	r7, #44	@ 0x2c
 800eb94:	46bd      	mov	sp, r7
 800eb96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb9a:	4770      	bx	lr

0800eb9c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800eb9c:	b480      	push	{r7}
 800eb9e:	b085      	sub	sp, #20
 800eba0:	af00      	add	r7, sp, #0
 800eba2:	6078      	str	r0, [r7, #4]
 800eba4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800eba6:	687b      	ldr	r3, [r7, #4]
 800eba8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ebaa:	683b      	ldr	r3, [r7, #0]
 800ebac:	781b      	ldrb	r3, [r3, #0]
 800ebae:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800ebb0:	683b      	ldr	r3, [r7, #0]
 800ebb2:	785b      	ldrb	r3, [r3, #1]
 800ebb4:	2b01      	cmp	r3, #1
 800ebb6:	d12c      	bne.n	800ec12 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800ebb8:	68bb      	ldr	r3, [r7, #8]
 800ebba:	015a      	lsls	r2, r3, #5
 800ebbc:	68fb      	ldr	r3, [r7, #12]
 800ebbe:	4413      	add	r3, r2
 800ebc0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ebc4:	681b      	ldr	r3, [r3, #0]
 800ebc6:	2b00      	cmp	r3, #0
 800ebc8:	db12      	blt.n	800ebf0 <USB_EPSetStall+0x54>
 800ebca:	68bb      	ldr	r3, [r7, #8]
 800ebcc:	2b00      	cmp	r3, #0
 800ebce:	d00f      	beq.n	800ebf0 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800ebd0:	68bb      	ldr	r3, [r7, #8]
 800ebd2:	015a      	lsls	r2, r3, #5
 800ebd4:	68fb      	ldr	r3, [r7, #12]
 800ebd6:	4413      	add	r3, r2
 800ebd8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ebdc:	681b      	ldr	r3, [r3, #0]
 800ebde:	68ba      	ldr	r2, [r7, #8]
 800ebe0:	0151      	lsls	r1, r2, #5
 800ebe2:	68fa      	ldr	r2, [r7, #12]
 800ebe4:	440a      	add	r2, r1
 800ebe6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ebea:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800ebee:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800ebf0:	68bb      	ldr	r3, [r7, #8]
 800ebf2:	015a      	lsls	r2, r3, #5
 800ebf4:	68fb      	ldr	r3, [r7, #12]
 800ebf6:	4413      	add	r3, r2
 800ebf8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ebfc:	681b      	ldr	r3, [r3, #0]
 800ebfe:	68ba      	ldr	r2, [r7, #8]
 800ec00:	0151      	lsls	r1, r2, #5
 800ec02:	68fa      	ldr	r2, [r7, #12]
 800ec04:	440a      	add	r2, r1
 800ec06:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ec0a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800ec0e:	6013      	str	r3, [r2, #0]
 800ec10:	e02b      	b.n	800ec6a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800ec12:	68bb      	ldr	r3, [r7, #8]
 800ec14:	015a      	lsls	r2, r3, #5
 800ec16:	68fb      	ldr	r3, [r7, #12]
 800ec18:	4413      	add	r3, r2
 800ec1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ec1e:	681b      	ldr	r3, [r3, #0]
 800ec20:	2b00      	cmp	r3, #0
 800ec22:	db12      	blt.n	800ec4a <USB_EPSetStall+0xae>
 800ec24:	68bb      	ldr	r3, [r7, #8]
 800ec26:	2b00      	cmp	r3, #0
 800ec28:	d00f      	beq.n	800ec4a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800ec2a:	68bb      	ldr	r3, [r7, #8]
 800ec2c:	015a      	lsls	r2, r3, #5
 800ec2e:	68fb      	ldr	r3, [r7, #12]
 800ec30:	4413      	add	r3, r2
 800ec32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ec36:	681b      	ldr	r3, [r3, #0]
 800ec38:	68ba      	ldr	r2, [r7, #8]
 800ec3a:	0151      	lsls	r1, r2, #5
 800ec3c:	68fa      	ldr	r2, [r7, #12]
 800ec3e:	440a      	add	r2, r1
 800ec40:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ec44:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800ec48:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800ec4a:	68bb      	ldr	r3, [r7, #8]
 800ec4c:	015a      	lsls	r2, r3, #5
 800ec4e:	68fb      	ldr	r3, [r7, #12]
 800ec50:	4413      	add	r3, r2
 800ec52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ec56:	681b      	ldr	r3, [r3, #0]
 800ec58:	68ba      	ldr	r2, [r7, #8]
 800ec5a:	0151      	lsls	r1, r2, #5
 800ec5c:	68fa      	ldr	r2, [r7, #12]
 800ec5e:	440a      	add	r2, r1
 800ec60:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ec64:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800ec68:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800ec6a:	2300      	movs	r3, #0
}
 800ec6c:	4618      	mov	r0, r3
 800ec6e:	3714      	adds	r7, #20
 800ec70:	46bd      	mov	sp, r7
 800ec72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec76:	4770      	bx	lr

0800ec78 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800ec78:	b480      	push	{r7}
 800ec7a:	b085      	sub	sp, #20
 800ec7c:	af00      	add	r7, sp, #0
 800ec7e:	6078      	str	r0, [r7, #4]
 800ec80:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ec82:	687b      	ldr	r3, [r7, #4]
 800ec84:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ec86:	683b      	ldr	r3, [r7, #0]
 800ec88:	781b      	ldrb	r3, [r3, #0]
 800ec8a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800ec8c:	683b      	ldr	r3, [r7, #0]
 800ec8e:	785b      	ldrb	r3, [r3, #1]
 800ec90:	2b01      	cmp	r3, #1
 800ec92:	d128      	bne.n	800ece6 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800ec94:	68bb      	ldr	r3, [r7, #8]
 800ec96:	015a      	lsls	r2, r3, #5
 800ec98:	68fb      	ldr	r3, [r7, #12]
 800ec9a:	4413      	add	r3, r2
 800ec9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800eca0:	681b      	ldr	r3, [r3, #0]
 800eca2:	68ba      	ldr	r2, [r7, #8]
 800eca4:	0151      	lsls	r1, r2, #5
 800eca6:	68fa      	ldr	r2, [r7, #12]
 800eca8:	440a      	add	r2, r1
 800ecaa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ecae:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800ecb2:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800ecb4:	683b      	ldr	r3, [r7, #0]
 800ecb6:	791b      	ldrb	r3, [r3, #4]
 800ecb8:	2b03      	cmp	r3, #3
 800ecba:	d003      	beq.n	800ecc4 <USB_EPClearStall+0x4c>
 800ecbc:	683b      	ldr	r3, [r7, #0]
 800ecbe:	791b      	ldrb	r3, [r3, #4]
 800ecc0:	2b02      	cmp	r3, #2
 800ecc2:	d138      	bne.n	800ed36 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800ecc4:	68bb      	ldr	r3, [r7, #8]
 800ecc6:	015a      	lsls	r2, r3, #5
 800ecc8:	68fb      	ldr	r3, [r7, #12]
 800ecca:	4413      	add	r3, r2
 800eccc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ecd0:	681b      	ldr	r3, [r3, #0]
 800ecd2:	68ba      	ldr	r2, [r7, #8]
 800ecd4:	0151      	lsls	r1, r2, #5
 800ecd6:	68fa      	ldr	r2, [r7, #12]
 800ecd8:	440a      	add	r2, r1
 800ecda:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ecde:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ece2:	6013      	str	r3, [r2, #0]
 800ece4:	e027      	b.n	800ed36 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800ece6:	68bb      	ldr	r3, [r7, #8]
 800ece8:	015a      	lsls	r2, r3, #5
 800ecea:	68fb      	ldr	r3, [r7, #12]
 800ecec:	4413      	add	r3, r2
 800ecee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ecf2:	681b      	ldr	r3, [r3, #0]
 800ecf4:	68ba      	ldr	r2, [r7, #8]
 800ecf6:	0151      	lsls	r1, r2, #5
 800ecf8:	68fa      	ldr	r2, [r7, #12]
 800ecfa:	440a      	add	r2, r1
 800ecfc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ed00:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800ed04:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800ed06:	683b      	ldr	r3, [r7, #0]
 800ed08:	791b      	ldrb	r3, [r3, #4]
 800ed0a:	2b03      	cmp	r3, #3
 800ed0c:	d003      	beq.n	800ed16 <USB_EPClearStall+0x9e>
 800ed0e:	683b      	ldr	r3, [r7, #0]
 800ed10:	791b      	ldrb	r3, [r3, #4]
 800ed12:	2b02      	cmp	r3, #2
 800ed14:	d10f      	bne.n	800ed36 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800ed16:	68bb      	ldr	r3, [r7, #8]
 800ed18:	015a      	lsls	r2, r3, #5
 800ed1a:	68fb      	ldr	r3, [r7, #12]
 800ed1c:	4413      	add	r3, r2
 800ed1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ed22:	681b      	ldr	r3, [r3, #0]
 800ed24:	68ba      	ldr	r2, [r7, #8]
 800ed26:	0151      	lsls	r1, r2, #5
 800ed28:	68fa      	ldr	r2, [r7, #12]
 800ed2a:	440a      	add	r2, r1
 800ed2c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ed30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ed34:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800ed36:	2300      	movs	r3, #0
}
 800ed38:	4618      	mov	r0, r3
 800ed3a:	3714      	adds	r7, #20
 800ed3c:	46bd      	mov	sp, r7
 800ed3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed42:	4770      	bx	lr

0800ed44 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800ed44:	b480      	push	{r7}
 800ed46:	b085      	sub	sp, #20
 800ed48:	af00      	add	r7, sp, #0
 800ed4a:	6078      	str	r0, [r7, #4]
 800ed4c:	460b      	mov	r3, r1
 800ed4e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ed50:	687b      	ldr	r3, [r7, #4]
 800ed52:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800ed54:	68fb      	ldr	r3, [r7, #12]
 800ed56:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ed5a:	681b      	ldr	r3, [r3, #0]
 800ed5c:	68fa      	ldr	r2, [r7, #12]
 800ed5e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ed62:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800ed66:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800ed68:	68fb      	ldr	r3, [r7, #12]
 800ed6a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ed6e:	681a      	ldr	r2, [r3, #0]
 800ed70:	78fb      	ldrb	r3, [r7, #3]
 800ed72:	011b      	lsls	r3, r3, #4
 800ed74:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800ed78:	68f9      	ldr	r1, [r7, #12]
 800ed7a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ed7e:	4313      	orrs	r3, r2
 800ed80:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800ed82:	2300      	movs	r3, #0
}
 800ed84:	4618      	mov	r0, r3
 800ed86:	3714      	adds	r7, #20
 800ed88:	46bd      	mov	sp, r7
 800ed8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed8e:	4770      	bx	lr

0800ed90 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800ed90:	b480      	push	{r7}
 800ed92:	b085      	sub	sp, #20
 800ed94:	af00      	add	r7, sp, #0
 800ed96:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800ed9c:	68fb      	ldr	r3, [r7, #12]
 800ed9e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800eda2:	681b      	ldr	r3, [r3, #0]
 800eda4:	68fa      	ldr	r2, [r7, #12]
 800eda6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800edaa:	f023 0303 	bic.w	r3, r3, #3
 800edae:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800edb0:	68fb      	ldr	r3, [r7, #12]
 800edb2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800edb6:	685b      	ldr	r3, [r3, #4]
 800edb8:	68fa      	ldr	r2, [r7, #12]
 800edba:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800edbe:	f023 0302 	bic.w	r3, r3, #2
 800edc2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800edc4:	2300      	movs	r3, #0
}
 800edc6:	4618      	mov	r0, r3
 800edc8:	3714      	adds	r7, #20
 800edca:	46bd      	mov	sp, r7
 800edcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edd0:	4770      	bx	lr

0800edd2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800edd2:	b480      	push	{r7}
 800edd4:	b085      	sub	sp, #20
 800edd6:	af00      	add	r7, sp, #0
 800edd8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800edda:	687b      	ldr	r3, [r7, #4]
 800eddc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800edde:	68fb      	ldr	r3, [r7, #12]
 800ede0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ede4:	681b      	ldr	r3, [r3, #0]
 800ede6:	68fa      	ldr	r2, [r7, #12]
 800ede8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800edec:	f023 0303 	bic.w	r3, r3, #3
 800edf0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800edf2:	68fb      	ldr	r3, [r7, #12]
 800edf4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800edf8:	685b      	ldr	r3, [r3, #4]
 800edfa:	68fa      	ldr	r2, [r7, #12]
 800edfc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ee00:	f043 0302 	orr.w	r3, r3, #2
 800ee04:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800ee06:	2300      	movs	r3, #0
}
 800ee08:	4618      	mov	r0, r3
 800ee0a:	3714      	adds	r7, #20
 800ee0c:	46bd      	mov	sp, r7
 800ee0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee12:	4770      	bx	lr

0800ee14 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800ee14:	b480      	push	{r7}
 800ee16:	b085      	sub	sp, #20
 800ee18:	af00      	add	r7, sp, #0
 800ee1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	695b      	ldr	r3, [r3, #20]
 800ee20:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800ee22:	687b      	ldr	r3, [r7, #4]
 800ee24:	699b      	ldr	r3, [r3, #24]
 800ee26:	68fa      	ldr	r2, [r7, #12]
 800ee28:	4013      	ands	r3, r2
 800ee2a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800ee2c:	68fb      	ldr	r3, [r7, #12]
}
 800ee2e:	4618      	mov	r0, r3
 800ee30:	3714      	adds	r7, #20
 800ee32:	46bd      	mov	sp, r7
 800ee34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee38:	4770      	bx	lr

0800ee3a <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 800ee3a:	b480      	push	{r7}
 800ee3c:	b085      	sub	sp, #20
 800ee3e:	af00      	add	r7, sp, #0
 800ee40:	6078      	str	r0, [r7, #4]
 800ee42:	460b      	mov	r3, r1
 800ee44:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ee46:	687b      	ldr	r3, [r7, #4]
 800ee48:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 800ee4a:	78fb      	ldrb	r3, [r7, #3]
 800ee4c:	015a      	lsls	r2, r3, #5
 800ee4e:	68fb      	ldr	r3, [r7, #12]
 800ee50:	4413      	add	r3, r2
 800ee52:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ee56:	689b      	ldr	r3, [r3, #8]
 800ee58:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 800ee5a:	78fb      	ldrb	r3, [r7, #3]
 800ee5c:	015a      	lsls	r2, r3, #5
 800ee5e:	68fb      	ldr	r3, [r7, #12]
 800ee60:	4413      	add	r3, r2
 800ee62:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ee66:	68db      	ldr	r3, [r3, #12]
 800ee68:	68ba      	ldr	r2, [r7, #8]
 800ee6a:	4013      	ands	r3, r2
 800ee6c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800ee6e:	68bb      	ldr	r3, [r7, #8]
}
 800ee70:	4618      	mov	r0, r3
 800ee72:	3714      	adds	r7, #20
 800ee74:	46bd      	mov	sp, r7
 800ee76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee7a:	4770      	bx	lr

0800ee7c <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800ee7c:	b480      	push	{r7}
 800ee7e:	b085      	sub	sp, #20
 800ee80:	af00      	add	r7, sp, #0
 800ee82:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800ee88:	68fb      	ldr	r3, [r7, #12]
 800ee8a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ee8e:	699b      	ldr	r3, [r3, #24]
 800ee90:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800ee92:	68fb      	ldr	r3, [r7, #12]
 800ee94:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ee98:	69db      	ldr	r3, [r3, #28]
 800ee9a:	68ba      	ldr	r2, [r7, #8]
 800ee9c:	4013      	ands	r3, r2
 800ee9e:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800eea0:	68bb      	ldr	r3, [r7, #8]
 800eea2:	0c1b      	lsrs	r3, r3, #16
}
 800eea4:	4618      	mov	r0, r3
 800eea6:	3714      	adds	r7, #20
 800eea8:	46bd      	mov	sp, r7
 800eeaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeae:	4770      	bx	lr

0800eeb0 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800eeb0:	b480      	push	{r7}
 800eeb2:	b085      	sub	sp, #20
 800eeb4:	af00      	add	r7, sp, #0
 800eeb6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800eeb8:	687b      	ldr	r3, [r7, #4]
 800eeba:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800eebc:	68fb      	ldr	r3, [r7, #12]
 800eebe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800eec2:	699b      	ldr	r3, [r3, #24]
 800eec4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800eec6:	68fb      	ldr	r3, [r7, #12]
 800eec8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800eecc:	69db      	ldr	r3, [r3, #28]
 800eece:	68ba      	ldr	r2, [r7, #8]
 800eed0:	4013      	ands	r3, r2
 800eed2:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800eed4:	68bb      	ldr	r3, [r7, #8]
 800eed6:	b29b      	uxth	r3, r3
}
 800eed8:	4618      	mov	r0, r3
 800eeda:	3714      	adds	r7, #20
 800eedc:	46bd      	mov	sp, r7
 800eede:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eee2:	4770      	bx	lr

0800eee4 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800eee4:	b480      	push	{r7}
 800eee6:	b085      	sub	sp, #20
 800eee8:	af00      	add	r7, sp, #0
 800eeea:	6078      	str	r0, [r7, #4]
 800eeec:	460b      	mov	r3, r1
 800eeee:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800eef0:	687b      	ldr	r3, [r7, #4]
 800eef2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800eef4:	78fb      	ldrb	r3, [r7, #3]
 800eef6:	015a      	lsls	r2, r3, #5
 800eef8:	68fb      	ldr	r3, [r7, #12]
 800eefa:	4413      	add	r3, r2
 800eefc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ef00:	689b      	ldr	r3, [r3, #8]
 800ef02:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800ef04:	68fb      	ldr	r3, [r7, #12]
 800ef06:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ef0a:	695b      	ldr	r3, [r3, #20]
 800ef0c:	68ba      	ldr	r2, [r7, #8]
 800ef0e:	4013      	ands	r3, r2
 800ef10:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800ef12:	68bb      	ldr	r3, [r7, #8]
}
 800ef14:	4618      	mov	r0, r3
 800ef16:	3714      	adds	r7, #20
 800ef18:	46bd      	mov	sp, r7
 800ef1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef1e:	4770      	bx	lr

0800ef20 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800ef20:	b480      	push	{r7}
 800ef22:	b087      	sub	sp, #28
 800ef24:	af00      	add	r7, sp, #0
 800ef26:	6078      	str	r0, [r7, #4]
 800ef28:	460b      	mov	r3, r1
 800ef2a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ef2c:	687b      	ldr	r3, [r7, #4]
 800ef2e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800ef30:	697b      	ldr	r3, [r7, #20]
 800ef32:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ef36:	691b      	ldr	r3, [r3, #16]
 800ef38:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800ef3a:	697b      	ldr	r3, [r7, #20]
 800ef3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ef40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ef42:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800ef44:	78fb      	ldrb	r3, [r7, #3]
 800ef46:	f003 030f 	and.w	r3, r3, #15
 800ef4a:	68fa      	ldr	r2, [r7, #12]
 800ef4c:	fa22 f303 	lsr.w	r3, r2, r3
 800ef50:	01db      	lsls	r3, r3, #7
 800ef52:	b2db      	uxtb	r3, r3
 800ef54:	693a      	ldr	r2, [r7, #16]
 800ef56:	4313      	orrs	r3, r2
 800ef58:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800ef5a:	78fb      	ldrb	r3, [r7, #3]
 800ef5c:	015a      	lsls	r2, r3, #5
 800ef5e:	697b      	ldr	r3, [r7, #20]
 800ef60:	4413      	add	r3, r2
 800ef62:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ef66:	689b      	ldr	r3, [r3, #8]
 800ef68:	693a      	ldr	r2, [r7, #16]
 800ef6a:	4013      	ands	r3, r2
 800ef6c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800ef6e:	68bb      	ldr	r3, [r7, #8]
}
 800ef70:	4618      	mov	r0, r3
 800ef72:	371c      	adds	r7, #28
 800ef74:	46bd      	mov	sp, r7
 800ef76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef7a:	4770      	bx	lr

0800ef7c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800ef7c:	b480      	push	{r7}
 800ef7e:	b083      	sub	sp, #12
 800ef80:	af00      	add	r7, sp, #0
 800ef82:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800ef84:	687b      	ldr	r3, [r7, #4]
 800ef86:	695b      	ldr	r3, [r3, #20]
 800ef88:	f003 0301 	and.w	r3, r3, #1
}
 800ef8c:	4618      	mov	r0, r3
 800ef8e:	370c      	adds	r7, #12
 800ef90:	46bd      	mov	sp, r7
 800ef92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef96:	4770      	bx	lr

0800ef98 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800ef98:	b480      	push	{r7}
 800ef9a:	b085      	sub	sp, #20
 800ef9c:	af00      	add	r7, sp, #0
 800ef9e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800efa0:	687b      	ldr	r3, [r7, #4]
 800efa2:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800efa4:	68fb      	ldr	r3, [r7, #12]
 800efa6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800efaa:	681a      	ldr	r2, [r3, #0]
 800efac:	68fb      	ldr	r3, [r7, #12]
 800efae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800efb2:	4619      	mov	r1, r3
 800efb4:	4b09      	ldr	r3, [pc, #36]	@ (800efdc <USB_ActivateSetup+0x44>)
 800efb6:	4013      	ands	r3, r2
 800efb8:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800efba:	68fb      	ldr	r3, [r7, #12]
 800efbc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800efc0:	685b      	ldr	r3, [r3, #4]
 800efc2:	68fa      	ldr	r2, [r7, #12]
 800efc4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800efc8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800efcc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800efce:	2300      	movs	r3, #0
}
 800efd0:	4618      	mov	r0, r3
 800efd2:	3714      	adds	r7, #20
 800efd4:	46bd      	mov	sp, r7
 800efd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efda:	4770      	bx	lr
 800efdc:	fffff800 	.word	0xfffff800

0800efe0 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800efe0:	b480      	push	{r7}
 800efe2:	b087      	sub	sp, #28
 800efe4:	af00      	add	r7, sp, #0
 800efe6:	60f8      	str	r0, [r7, #12]
 800efe8:	460b      	mov	r3, r1
 800efea:	607a      	str	r2, [r7, #4]
 800efec:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800efee:	68fb      	ldr	r3, [r7, #12]
 800eff0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800eff2:	68fb      	ldr	r3, [r7, #12]
 800eff4:	333c      	adds	r3, #60	@ 0x3c
 800eff6:	3304      	adds	r3, #4
 800eff8:	681b      	ldr	r3, [r3, #0]
 800effa:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800effc:	693b      	ldr	r3, [r7, #16]
 800effe:	4a26      	ldr	r2, [pc, #152]	@ (800f098 <USB_EP0_OutStart+0xb8>)
 800f000:	4293      	cmp	r3, r2
 800f002:	d90a      	bls.n	800f01a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800f004:	697b      	ldr	r3, [r7, #20]
 800f006:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f00a:	681b      	ldr	r3, [r3, #0]
 800f00c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800f010:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f014:	d101      	bne.n	800f01a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800f016:	2300      	movs	r3, #0
 800f018:	e037      	b.n	800f08a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800f01a:	697b      	ldr	r3, [r7, #20]
 800f01c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f020:	461a      	mov	r2, r3
 800f022:	2300      	movs	r3, #0
 800f024:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800f026:	697b      	ldr	r3, [r7, #20]
 800f028:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f02c:	691b      	ldr	r3, [r3, #16]
 800f02e:	697a      	ldr	r2, [r7, #20]
 800f030:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f034:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800f038:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800f03a:	697b      	ldr	r3, [r7, #20]
 800f03c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f040:	691b      	ldr	r3, [r3, #16]
 800f042:	697a      	ldr	r2, [r7, #20]
 800f044:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f048:	f043 0318 	orr.w	r3, r3, #24
 800f04c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800f04e:	697b      	ldr	r3, [r7, #20]
 800f050:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f054:	691b      	ldr	r3, [r3, #16]
 800f056:	697a      	ldr	r2, [r7, #20]
 800f058:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f05c:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800f060:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800f062:	7afb      	ldrb	r3, [r7, #11]
 800f064:	2b01      	cmp	r3, #1
 800f066:	d10f      	bne.n	800f088 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800f068:	697b      	ldr	r3, [r7, #20]
 800f06a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f06e:	461a      	mov	r2, r3
 800f070:	687b      	ldr	r3, [r7, #4]
 800f072:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800f074:	697b      	ldr	r3, [r7, #20]
 800f076:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f07a:	681b      	ldr	r3, [r3, #0]
 800f07c:	697a      	ldr	r2, [r7, #20]
 800f07e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f082:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800f086:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800f088:	2300      	movs	r3, #0
}
 800f08a:	4618      	mov	r0, r3
 800f08c:	371c      	adds	r7, #28
 800f08e:	46bd      	mov	sp, r7
 800f090:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f094:	4770      	bx	lr
 800f096:	bf00      	nop
 800f098:	4f54300a 	.word	0x4f54300a

0800f09c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800f09c:	b480      	push	{r7}
 800f09e:	b085      	sub	sp, #20
 800f0a0:	af00      	add	r7, sp, #0
 800f0a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800f0a4:	2300      	movs	r3, #0
 800f0a6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800f0a8:	68fb      	ldr	r3, [r7, #12]
 800f0aa:	3301      	adds	r3, #1
 800f0ac:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800f0ae:	68fb      	ldr	r3, [r7, #12]
 800f0b0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800f0b4:	d901      	bls.n	800f0ba <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800f0b6:	2303      	movs	r3, #3
 800f0b8:	e01b      	b.n	800f0f2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800f0ba:	687b      	ldr	r3, [r7, #4]
 800f0bc:	691b      	ldr	r3, [r3, #16]
 800f0be:	2b00      	cmp	r3, #0
 800f0c0:	daf2      	bge.n	800f0a8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800f0c2:	2300      	movs	r3, #0
 800f0c4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800f0c6:	687b      	ldr	r3, [r7, #4]
 800f0c8:	691b      	ldr	r3, [r3, #16]
 800f0ca:	f043 0201 	orr.w	r2, r3, #1
 800f0ce:	687b      	ldr	r3, [r7, #4]
 800f0d0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800f0d2:	68fb      	ldr	r3, [r7, #12]
 800f0d4:	3301      	adds	r3, #1
 800f0d6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800f0d8:	68fb      	ldr	r3, [r7, #12]
 800f0da:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800f0de:	d901      	bls.n	800f0e4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800f0e0:	2303      	movs	r3, #3
 800f0e2:	e006      	b.n	800f0f2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800f0e4:	687b      	ldr	r3, [r7, #4]
 800f0e6:	691b      	ldr	r3, [r3, #16]
 800f0e8:	f003 0301 	and.w	r3, r3, #1
 800f0ec:	2b01      	cmp	r3, #1
 800f0ee:	d0f0      	beq.n	800f0d2 <USB_CoreReset+0x36>

  return HAL_OK;
 800f0f0:	2300      	movs	r3, #0
}
 800f0f2:	4618      	mov	r0, r3
 800f0f4:	3714      	adds	r7, #20
 800f0f6:	46bd      	mov	sp, r7
 800f0f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0fc:	4770      	bx	lr
	...

0800f100 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800f100:	b084      	sub	sp, #16
 800f102:	b580      	push	{r7, lr}
 800f104:	b086      	sub	sp, #24
 800f106:	af00      	add	r7, sp, #0
 800f108:	6078      	str	r0, [r7, #4]
 800f10a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800f10e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800f112:	2300      	movs	r3, #0
 800f114:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f116:	687b      	ldr	r3, [r7, #4]
 800f118:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800f11a:	68fb      	ldr	r3, [r7, #12]
 800f11c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800f120:	461a      	mov	r2, r3
 800f122:	2300      	movs	r3, #0
 800f124:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 800f126:	687b      	ldr	r3, [r7, #4]
 800f128:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f12a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800f12e:	687b      	ldr	r3, [r7, #4]
 800f130:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
 800f132:	687b      	ldr	r3, [r7, #4]
 800f134:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f136:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800f13a:	687b      	ldr	r3, [r7, #4]
 800f13c:	639a      	str	r2, [r3, #56]	@ 0x38


  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 800f13e:	687b      	ldr	r3, [r7, #4]
 800f140:	68db      	ldr	r3, [r3, #12]
 800f142:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f146:	2b00      	cmp	r3, #0
 800f148:	d119      	bne.n	800f17e <USB_HostInit+0x7e>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800f14a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f14e:	2b01      	cmp	r3, #1
 800f150:	d10a      	bne.n	800f168 <USB_HostInit+0x68>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800f152:	68fb      	ldr	r3, [r7, #12]
 800f154:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800f158:	681b      	ldr	r3, [r3, #0]
 800f15a:	68fa      	ldr	r2, [r7, #12]
 800f15c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800f160:	f043 0304 	orr.w	r3, r3, #4
 800f164:	6013      	str	r3, [r2, #0]
 800f166:	e014      	b.n	800f192 <USB_HostInit+0x92>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800f168:	68fb      	ldr	r3, [r7, #12]
 800f16a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800f16e:	681b      	ldr	r3, [r3, #0]
 800f170:	68fa      	ldr	r2, [r7, #12]
 800f172:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800f176:	f023 0304 	bic.w	r3, r3, #4
 800f17a:	6013      	str	r3, [r2, #0]
 800f17c:	e009      	b.n	800f192 <USB_HostInit+0x92>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800f17e:	68fb      	ldr	r3, [r7, #12]
 800f180:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800f184:	681b      	ldr	r3, [r3, #0]
 800f186:	68fa      	ldr	r2, [r7, #12]
 800f188:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800f18c:	f023 0304 	bic.w	r3, r3, #4
 800f190:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800f192:	2110      	movs	r1, #16
 800f194:	6878      	ldr	r0, [r7, #4]
 800f196:	f7fe ff1b 	bl	800dfd0 <USB_FlushTxFifo>
 800f19a:	4603      	mov	r3, r0
 800f19c:	2b00      	cmp	r3, #0
 800f19e:	d001      	beq.n	800f1a4 <USB_HostInit+0xa4>
  {
    ret = HAL_ERROR;
 800f1a0:	2301      	movs	r3, #1
 800f1a2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800f1a4:	6878      	ldr	r0, [r7, #4]
 800f1a6:	f7fe ff45 	bl	800e034 <USB_FlushRxFifo>
 800f1aa:	4603      	mov	r3, r0
 800f1ac:	2b00      	cmp	r3, #0
 800f1ae:	d001      	beq.n	800f1b4 <USB_HostInit+0xb4>
  {
    ret = HAL_ERROR;
 800f1b0:	2301      	movs	r3, #1
 800f1b2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800f1b4:	2300      	movs	r3, #0
 800f1b6:	613b      	str	r3, [r7, #16]
 800f1b8:	e015      	b.n	800f1e6 <USB_HostInit+0xe6>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 800f1ba:	693b      	ldr	r3, [r7, #16]
 800f1bc:	015a      	lsls	r2, r3, #5
 800f1be:	68fb      	ldr	r3, [r7, #12]
 800f1c0:	4413      	add	r3, r2
 800f1c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f1c6:	461a      	mov	r2, r3
 800f1c8:	f04f 33ff 	mov.w	r3, #4294967295
 800f1cc:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800f1ce:	693b      	ldr	r3, [r7, #16]
 800f1d0:	015a      	lsls	r2, r3, #5
 800f1d2:	68fb      	ldr	r3, [r7, #12]
 800f1d4:	4413      	add	r3, r2
 800f1d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f1da:	461a      	mov	r2, r3
 800f1dc:	2300      	movs	r3, #0
 800f1de:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800f1e0:	693b      	ldr	r3, [r7, #16]
 800f1e2:	3301      	adds	r3, #1
 800f1e4:	613b      	str	r3, [r7, #16]
 800f1e6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800f1ea:	461a      	mov	r2, r3
 800f1ec:	693b      	ldr	r3, [r7, #16]
 800f1ee:	4293      	cmp	r3, r2
 800f1f0:	d3e3      	bcc.n	800f1ba <USB_HostInit+0xba>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800f1f2:	687b      	ldr	r3, [r7, #4]
 800f1f4:	2200      	movs	r2, #0
 800f1f6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800f1f8:	687b      	ldr	r3, [r7, #4]
 800f1fa:	f04f 32ff 	mov.w	r2, #4294967295
 800f1fe:	615a      	str	r2, [r3, #20]
  /* set Rx FIFO size */
  USBx->GRXFSIZ  = 0x200U;
 800f200:	687b      	ldr	r3, [r7, #4]
 800f202:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800f206:	625a      	str	r2, [r3, #36]	@ 0x24
  USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800f208:	687b      	ldr	r3, [r7, #4]
 800f20a:	4a0f      	ldr	r2, [pc, #60]	@ (800f248 <USB_HostInit+0x148>)
 800f20c:	629a      	str	r2, [r3, #40]	@ 0x28
  USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800f20e:	687b      	ldr	r3, [r7, #4]
 800f210:	4a0e      	ldr	r2, [pc, #56]	@ (800f24c <USB_HostInit+0x14c>)
 800f212:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800f216:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800f21a:	2b00      	cmp	r3, #0
 800f21c:	d105      	bne.n	800f22a <USB_HostInit+0x12a>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800f21e:	687b      	ldr	r3, [r7, #4]
 800f220:	699b      	ldr	r3, [r3, #24]
 800f222:	f043 0210 	orr.w	r2, r3, #16
 800f226:	687b      	ldr	r3, [r7, #4]
 800f228:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800f22a:	687b      	ldr	r3, [r7, #4]
 800f22c:	699a      	ldr	r2, [r3, #24]
 800f22e:	4b08      	ldr	r3, [pc, #32]	@ (800f250 <USB_HostInit+0x150>)
 800f230:	4313      	orrs	r3, r2
 800f232:	687a      	ldr	r2, [r7, #4]
 800f234:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 800f236:	7dfb      	ldrb	r3, [r7, #23]
}
 800f238:	4618      	mov	r0, r3
 800f23a:	3718      	adds	r7, #24
 800f23c:	46bd      	mov	sp, r7
 800f23e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800f242:	b004      	add	sp, #16
 800f244:	4770      	bx	lr
 800f246:	bf00      	nop
 800f248:	01000200 	.word	0x01000200
 800f24c:	00e00300 	.word	0x00e00300
 800f250:	a3200008 	.word	0xa3200008

0800f254 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800f254:	b480      	push	{r7}
 800f256:	b085      	sub	sp, #20
 800f258:	af00      	add	r7, sp, #0
 800f25a:	6078      	str	r0, [r7, #4]
 800f25c:	460b      	mov	r3, r1
 800f25e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f260:	687b      	ldr	r3, [r7, #4]
 800f262:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800f264:	68fb      	ldr	r3, [r7, #12]
 800f266:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800f26a:	681b      	ldr	r3, [r3, #0]
 800f26c:	68fa      	ldr	r2, [r7, #12]
 800f26e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800f272:	f023 0303 	bic.w	r3, r3, #3
 800f276:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800f278:	68fb      	ldr	r3, [r7, #12]
 800f27a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800f27e:	681a      	ldr	r2, [r3, #0]
 800f280:	78fb      	ldrb	r3, [r7, #3]
 800f282:	f003 0303 	and.w	r3, r3, #3
 800f286:	68f9      	ldr	r1, [r7, #12]
 800f288:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800f28c:	4313      	orrs	r3, r2
 800f28e:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800f290:	78fb      	ldrb	r3, [r7, #3]
 800f292:	2b01      	cmp	r3, #1
 800f294:	d107      	bne.n	800f2a6 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 800f296:	68fb      	ldr	r3, [r7, #12]
 800f298:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800f29c:	461a      	mov	r2, r3
 800f29e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800f2a2:	6053      	str	r3, [r2, #4]
 800f2a4:	e00c      	b.n	800f2c0 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 800f2a6:	78fb      	ldrb	r3, [r7, #3]
 800f2a8:	2b02      	cmp	r3, #2
 800f2aa:	d107      	bne.n	800f2bc <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 800f2ac:	68fb      	ldr	r3, [r7, #12]
 800f2ae:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800f2b2:	461a      	mov	r2, r3
 800f2b4:	f241 7370 	movw	r3, #6000	@ 0x1770
 800f2b8:	6053      	str	r3, [r2, #4]
 800f2ba:	e001      	b.n	800f2c0 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 800f2bc:	2301      	movs	r3, #1
 800f2be:	e000      	b.n	800f2c2 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 800f2c0:	2300      	movs	r3, #0
}
 800f2c2:	4618      	mov	r0, r3
 800f2c4:	3714      	adds	r7, #20
 800f2c6:	46bd      	mov	sp, r7
 800f2c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2cc:	4770      	bx	lr

0800f2ce <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 800f2ce:	b580      	push	{r7, lr}
 800f2d0:	b084      	sub	sp, #16
 800f2d2:	af00      	add	r7, sp, #0
 800f2d4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f2d6:	687b      	ldr	r3, [r7, #4]
 800f2d8:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800f2da:	2300      	movs	r3, #0
 800f2dc:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800f2de:	68fb      	ldr	r3, [r7, #12]
 800f2e0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800f2e4:	681b      	ldr	r3, [r3, #0]
 800f2e6:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800f2e8:	68bb      	ldr	r3, [r7, #8]
 800f2ea:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800f2ee:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800f2f0:	68bb      	ldr	r3, [r7, #8]
 800f2f2:	68fa      	ldr	r2, [r7, #12]
 800f2f4:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800f2f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800f2fc:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800f2fe:	2064      	movs	r0, #100	@ 0x64
 800f300:	f7f1 fa6e 	bl	80007e0 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800f304:	68bb      	ldr	r3, [r7, #8]
 800f306:	68fa      	ldr	r2, [r7, #12]
 800f308:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800f30c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f310:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800f312:	200a      	movs	r0, #10
 800f314:	f7f1 fa64 	bl	80007e0 <HAL_Delay>

  return HAL_OK;
 800f318:	2300      	movs	r3, #0
}
 800f31a:	4618      	mov	r0, r3
 800f31c:	3710      	adds	r7, #16
 800f31e:	46bd      	mov	sp, r7
 800f320:	bd80      	pop	{r7, pc}

0800f322 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800f322:	b480      	push	{r7}
 800f324:	b085      	sub	sp, #20
 800f326:	af00      	add	r7, sp, #0
 800f328:	6078      	str	r0, [r7, #4]
 800f32a:	460b      	mov	r3, r1
 800f32c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f32e:	687b      	ldr	r3, [r7, #4]
 800f330:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800f332:	2300      	movs	r3, #0
 800f334:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800f336:	68fb      	ldr	r3, [r7, #12]
 800f338:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800f33c:	681b      	ldr	r3, [r3, #0]
 800f33e:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800f340:	68bb      	ldr	r3, [r7, #8]
 800f342:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800f346:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800f348:	68bb      	ldr	r3, [r7, #8]
 800f34a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800f34e:	2b00      	cmp	r3, #0
 800f350:	d109      	bne.n	800f366 <USB_DriveVbus+0x44>
 800f352:	78fb      	ldrb	r3, [r7, #3]
 800f354:	2b01      	cmp	r3, #1
 800f356:	d106      	bne.n	800f366 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800f358:	68bb      	ldr	r3, [r7, #8]
 800f35a:	68fa      	ldr	r2, [r7, #12]
 800f35c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800f360:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800f364:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800f366:	68bb      	ldr	r3, [r7, #8]
 800f368:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800f36c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f370:	d109      	bne.n	800f386 <USB_DriveVbus+0x64>
 800f372:	78fb      	ldrb	r3, [r7, #3]
 800f374:	2b00      	cmp	r3, #0
 800f376:	d106      	bne.n	800f386 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800f378:	68bb      	ldr	r3, [r7, #8]
 800f37a:	68fa      	ldr	r2, [r7, #12]
 800f37c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800f380:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f384:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800f386:	2300      	movs	r3, #0
}
 800f388:	4618      	mov	r0, r3
 800f38a:	3714      	adds	r7, #20
 800f38c:	46bd      	mov	sp, r7
 800f38e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f392:	4770      	bx	lr

0800f394 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 800f394:	b480      	push	{r7}
 800f396:	b085      	sub	sp, #20
 800f398:	af00      	add	r7, sp, #0
 800f39a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800f3a0:	2300      	movs	r3, #0
 800f3a2:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800f3a4:	68fb      	ldr	r3, [r7, #12]
 800f3a6:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800f3aa:	681b      	ldr	r3, [r3, #0]
 800f3ac:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800f3ae:	68bb      	ldr	r3, [r7, #8]
 800f3b0:	0c5b      	lsrs	r3, r3, #17
 800f3b2:	f003 0303 	and.w	r3, r3, #3
}
 800f3b6:	4618      	mov	r0, r3
 800f3b8:	3714      	adds	r7, #20
 800f3ba:	46bd      	mov	sp, r7
 800f3bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3c0:	4770      	bx	lr

0800f3c2 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 800f3c2:	b480      	push	{r7}
 800f3c4:	b085      	sub	sp, #20
 800f3c6:	af00      	add	r7, sp, #0
 800f3c8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f3ca:	687b      	ldr	r3, [r7, #4]
 800f3cc:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800f3ce:	68fb      	ldr	r3, [r7, #12]
 800f3d0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800f3d4:	689b      	ldr	r3, [r3, #8]
 800f3d6:	b29b      	uxth	r3, r3
}
 800f3d8:	4618      	mov	r0, r3
 800f3da:	3714      	adds	r7, #20
 800f3dc:	46bd      	mov	sp, r7
 800f3de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3e2:	4770      	bx	lr

0800f3e4 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800f3e4:	b580      	push	{r7, lr}
 800f3e6:	b088      	sub	sp, #32
 800f3e8:	af00      	add	r7, sp, #0
 800f3ea:	6078      	str	r0, [r7, #4]
 800f3ec:	4608      	mov	r0, r1
 800f3ee:	4611      	mov	r1, r2
 800f3f0:	461a      	mov	r2, r3
 800f3f2:	4603      	mov	r3, r0
 800f3f4:	70fb      	strb	r3, [r7, #3]
 800f3f6:	460b      	mov	r3, r1
 800f3f8:	70bb      	strb	r3, [r7, #2]
 800f3fa:	4613      	mov	r3, r2
 800f3fc:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800f3fe:	2300      	movs	r3, #0
 800f400:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 800f406:	78fb      	ldrb	r3, [r7, #3]
 800f408:	015a      	lsls	r2, r3, #5
 800f40a:	693b      	ldr	r3, [r7, #16]
 800f40c:	4413      	add	r3, r2
 800f40e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f412:	461a      	mov	r2, r3
 800f414:	f04f 33ff 	mov.w	r3, #4294967295
 800f418:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800f41a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800f41e:	2b03      	cmp	r3, #3
 800f420:	d878      	bhi.n	800f514 <USB_HC_Init+0x130>
 800f422:	a201      	add	r2, pc, #4	@ (adr r2, 800f428 <USB_HC_Init+0x44>)
 800f424:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f428:	0800f439 	.word	0x0800f439
 800f42c:	0800f4d7 	.word	0x0800f4d7
 800f430:	0800f439 	.word	0x0800f439
 800f434:	0800f499 	.word	0x0800f499
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800f438:	78fb      	ldrb	r3, [r7, #3]
 800f43a:	015a      	lsls	r2, r3, #5
 800f43c:	693b      	ldr	r3, [r7, #16]
 800f43e:	4413      	add	r3, r2
 800f440:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f444:	461a      	mov	r2, r3
 800f446:	f240 439d 	movw	r3, #1181	@ 0x49d
 800f44a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800f44c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800f450:	2b00      	cmp	r3, #0
 800f452:	da10      	bge.n	800f476 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800f454:	78fb      	ldrb	r3, [r7, #3]
 800f456:	015a      	lsls	r2, r3, #5
 800f458:	693b      	ldr	r3, [r7, #16]
 800f45a:	4413      	add	r3, r2
 800f45c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f460:	68db      	ldr	r3, [r3, #12]
 800f462:	78fa      	ldrb	r2, [r7, #3]
 800f464:	0151      	lsls	r1, r2, #5
 800f466:	693a      	ldr	r2, [r7, #16]
 800f468:	440a      	add	r2, r1
 800f46a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f46e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800f472:	60d3      	str	r3, [r2, #12]
      else
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                               USB_OTG_HCINTMSK_ACKM;
      }
      break;
 800f474:	e054      	b.n	800f520 <USB_HC_Init+0x13c>
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800f476:	78fb      	ldrb	r3, [r7, #3]
 800f478:	015a      	lsls	r2, r3, #5
 800f47a:	693b      	ldr	r3, [r7, #16]
 800f47c:	4413      	add	r3, r2
 800f47e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f482:	68db      	ldr	r3, [r3, #12]
 800f484:	78fa      	ldrb	r2, [r7, #3]
 800f486:	0151      	lsls	r1, r2, #5
 800f488:	693a      	ldr	r2, [r7, #16]
 800f48a:	440a      	add	r2, r1
 800f48c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f490:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800f494:	60d3      	str	r3, [r2, #12]
      break;
 800f496:	e043      	b.n	800f520 <USB_HC_Init+0x13c>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800f498:	78fb      	ldrb	r3, [r7, #3]
 800f49a:	015a      	lsls	r2, r3, #5
 800f49c:	693b      	ldr	r3, [r7, #16]
 800f49e:	4413      	add	r3, r2
 800f4a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f4a4:	461a      	mov	r2, r3
 800f4a6:	f240 639d 	movw	r3, #1693	@ 0x69d
 800f4aa:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800f4ac:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800f4b0:	2b00      	cmp	r3, #0
 800f4b2:	da32      	bge.n	800f51a <USB_HC_Init+0x136>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800f4b4:	78fb      	ldrb	r3, [r7, #3]
 800f4b6:	015a      	lsls	r2, r3, #5
 800f4b8:	693b      	ldr	r3, [r7, #16]
 800f4ba:	4413      	add	r3, r2
 800f4bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f4c0:	68db      	ldr	r3, [r3, #12]
 800f4c2:	78fa      	ldrb	r2, [r7, #3]
 800f4c4:	0151      	lsls	r1, r2, #5
 800f4c6:	693a      	ldr	r2, [r7, #16]
 800f4c8:	440a      	add	r2, r1
 800f4ca:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f4ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800f4d2:	60d3      	str	r3, [r2, #12]
      }

      break;
 800f4d4:	e021      	b.n	800f51a <USB_HC_Init+0x136>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800f4d6:	78fb      	ldrb	r3, [r7, #3]
 800f4d8:	015a      	lsls	r2, r3, #5
 800f4da:	693b      	ldr	r3, [r7, #16]
 800f4dc:	4413      	add	r3, r2
 800f4de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f4e2:	461a      	mov	r2, r3
 800f4e4:	f240 2325 	movw	r3, #549	@ 0x225
 800f4e8:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800f4ea:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800f4ee:	2b00      	cmp	r3, #0
 800f4f0:	da15      	bge.n	800f51e <USB_HC_Init+0x13a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800f4f2:	78fb      	ldrb	r3, [r7, #3]
 800f4f4:	015a      	lsls	r2, r3, #5
 800f4f6:	693b      	ldr	r3, [r7, #16]
 800f4f8:	4413      	add	r3, r2
 800f4fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f4fe:	68db      	ldr	r3, [r3, #12]
 800f500:	78fa      	ldrb	r2, [r7, #3]
 800f502:	0151      	lsls	r1, r2, #5
 800f504:	693a      	ldr	r2, [r7, #16]
 800f506:	440a      	add	r2, r1
 800f508:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f50c:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 800f510:	60d3      	str	r3, [r2, #12]
      }
      break;
 800f512:	e004      	b.n	800f51e <USB_HC_Init+0x13a>

    default:
      ret = HAL_ERROR;
 800f514:	2301      	movs	r3, #1
 800f516:	77fb      	strb	r3, [r7, #31]
      break;
 800f518:	e002      	b.n	800f520 <USB_HC_Init+0x13c>
      break;
 800f51a:	bf00      	nop
 800f51c:	e000      	b.n	800f520 <USB_HC_Init+0x13c>
      break;
 800f51e:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800f520:	78fb      	ldrb	r3, [r7, #3]
 800f522:	015a      	lsls	r2, r3, #5
 800f524:	693b      	ldr	r3, [r7, #16]
 800f526:	4413      	add	r3, r2
 800f528:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f52c:	461a      	mov	r2, r3
 800f52e:	2300      	movs	r3, #0
 800f530:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 800f532:	78fb      	ldrb	r3, [r7, #3]
 800f534:	015a      	lsls	r2, r3, #5
 800f536:	693b      	ldr	r3, [r7, #16]
 800f538:	4413      	add	r3, r2
 800f53a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f53e:	68db      	ldr	r3, [r3, #12]
 800f540:	78fa      	ldrb	r2, [r7, #3]
 800f542:	0151      	lsls	r1, r2, #5
 800f544:	693a      	ldr	r2, [r7, #16]
 800f546:	440a      	add	r2, r1
 800f548:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f54c:	f043 0302 	orr.w	r3, r3, #2
 800f550:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800f552:	693b      	ldr	r3, [r7, #16]
 800f554:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800f558:	699a      	ldr	r2, [r3, #24]
 800f55a:	78fb      	ldrb	r3, [r7, #3]
 800f55c:	f003 030f 	and.w	r3, r3, #15
 800f560:	2101      	movs	r1, #1
 800f562:	fa01 f303 	lsl.w	r3, r1, r3
 800f566:	6939      	ldr	r1, [r7, #16]
 800f568:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800f56c:	4313      	orrs	r3, r2
 800f56e:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800f570:	687b      	ldr	r3, [r7, #4]
 800f572:	699b      	ldr	r3, [r3, #24]
 800f574:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800f578:	687b      	ldr	r3, [r7, #4]
 800f57a:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800f57c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800f580:	2b00      	cmp	r3, #0
 800f582:	da03      	bge.n	800f58c <USB_HC_Init+0x1a8>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800f584:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f588:	61bb      	str	r3, [r7, #24]
 800f58a:	e001      	b.n	800f590 <USB_HC_Init+0x1ac>
  }
  else
  {
    HCcharEpDir = 0U;
 800f58c:	2300      	movs	r3, #0
 800f58e:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800f590:	6878      	ldr	r0, [r7, #4]
 800f592:	f7ff feff 	bl	800f394 <USB_GetHostSpeed>
 800f596:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800f598:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800f59c:	2b02      	cmp	r3, #2
 800f59e:	d106      	bne.n	800f5ae <USB_HC_Init+0x1ca>
 800f5a0:	68fb      	ldr	r3, [r7, #12]
 800f5a2:	2b02      	cmp	r3, #2
 800f5a4:	d003      	beq.n	800f5ae <USB_HC_Init+0x1ca>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800f5a6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800f5aa:	617b      	str	r3, [r7, #20]
 800f5ac:	e001      	b.n	800f5b2 <USB_HC_Init+0x1ce>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800f5ae:	2300      	movs	r3, #0
 800f5b0:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800f5b2:	787b      	ldrb	r3, [r7, #1]
 800f5b4:	059b      	lsls	r3, r3, #22
 800f5b6:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800f5ba:	78bb      	ldrb	r3, [r7, #2]
 800f5bc:	02db      	lsls	r3, r3, #11
 800f5be:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800f5c2:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800f5c4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800f5c8:	049b      	lsls	r3, r3, #18
 800f5ca:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800f5ce:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 800f5d0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800f5d2:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800f5d6:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800f5d8:	69bb      	ldr	r3, [r7, #24]
 800f5da:	431a      	orrs	r2, r3
 800f5dc:	697b      	ldr	r3, [r7, #20]
 800f5de:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800f5e0:	78fa      	ldrb	r2, [r7, #3]
 800f5e2:	0151      	lsls	r1, r2, #5
 800f5e4:	693a      	ldr	r2, [r7, #16]
 800f5e6:	440a      	add	r2, r1
 800f5e8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800f5ec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800f5f0:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800f5f2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800f5f6:	2b03      	cmp	r3, #3
 800f5f8:	d003      	beq.n	800f602 <USB_HC_Init+0x21e>
 800f5fa:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800f5fe:	2b01      	cmp	r3, #1
 800f600:	d10f      	bne.n	800f622 <USB_HC_Init+0x23e>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800f602:	78fb      	ldrb	r3, [r7, #3]
 800f604:	015a      	lsls	r2, r3, #5
 800f606:	693b      	ldr	r3, [r7, #16]
 800f608:	4413      	add	r3, r2
 800f60a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f60e:	681b      	ldr	r3, [r3, #0]
 800f610:	78fa      	ldrb	r2, [r7, #3]
 800f612:	0151      	lsls	r1, r2, #5
 800f614:	693a      	ldr	r2, [r7, #16]
 800f616:	440a      	add	r2, r1
 800f618:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f61c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800f620:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800f622:	7ffb      	ldrb	r3, [r7, #31]
}
 800f624:	4618      	mov	r0, r3
 800f626:	3720      	adds	r7, #32
 800f628:	46bd      	mov	sp, r7
 800f62a:	bd80      	pop	{r7, pc}

0800f62c <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800f62c:	b580      	push	{r7, lr}
 800f62e:	b08c      	sub	sp, #48	@ 0x30
 800f630:	af02      	add	r7, sp, #8
 800f632:	60f8      	str	r0, [r7, #12]
 800f634:	60b9      	str	r1, [r7, #8]
 800f636:	4613      	mov	r3, r2
 800f638:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f63a:	68fb      	ldr	r3, [r7, #12]
 800f63c:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800f63e:	68bb      	ldr	r3, [r7, #8]
 800f640:	785b      	ldrb	r3, [r3, #1]
 800f642:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 800f644:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800f648:	837b      	strh	r3, [r7, #26]

  /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
  if (dma == 1U)
 800f64a:	79fb      	ldrb	r3, [r7, #7]
 800f64c:	2b01      	cmp	r3, #1
 800f64e:	d118      	bne.n	800f682 <USB_HC_StartXfer+0x56>
  {
    if ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK))
 800f650:	68bb      	ldr	r3, [r7, #8]
 800f652:	7c9b      	ldrb	r3, [r3, #18]
 800f654:	2b00      	cmp	r3, #0
 800f656:	d003      	beq.n	800f660 <USB_HC_StartXfer+0x34>
 800f658:	68bb      	ldr	r3, [r7, #8]
 800f65a:	7c9b      	ldrb	r3, [r3, #18]
 800f65c:	2b02      	cmp	r3, #2
 800f65e:	d120      	bne.n	800f6a2 <USB_HC_StartXfer+0x76>
    {

      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 800f660:	69fb      	ldr	r3, [r7, #28]
 800f662:	015a      	lsls	r2, r3, #5
 800f664:	6a3b      	ldr	r3, [r7, #32]
 800f666:	4413      	add	r3, r2
 800f668:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f66c:	68db      	ldr	r3, [r3, #12]
 800f66e:	69fa      	ldr	r2, [r7, #28]
 800f670:	0151      	lsls	r1, r2, #5
 800f672:	6a3a      	ldr	r2, [r7, #32]
 800f674:	440a      	add	r2, r1
 800f676:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f67a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f67e:	60d3      	str	r3, [r2, #12]
 800f680:	e00f      	b.n	800f6a2 <USB_HC_StartXfer+0x76>
                                               USB_OTG_HCINTMSK_NAKM);
    }
  }
  else
  {
    if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 800f682:	68bb      	ldr	r3, [r7, #8]
 800f684:	791b      	ldrb	r3, [r3, #4]
 800f686:	2b00      	cmp	r3, #0
 800f688:	d10b      	bne.n	800f6a2 <USB_HC_StartXfer+0x76>
 800f68a:	68bb      	ldr	r3, [r7, #8]
 800f68c:	795b      	ldrb	r3, [r3, #5]
 800f68e:	2b01      	cmp	r3, #1
 800f690:	d107      	bne.n	800f6a2 <USB_HC_StartXfer+0x76>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 800f692:	68bb      	ldr	r3, [r7, #8]
 800f694:	785b      	ldrb	r3, [r3, #1]
 800f696:	4619      	mov	r1, r3
 800f698:	68f8      	ldr	r0, [r7, #12]
 800f69a:	f000 fb69 	bl	800fd70 <USB_DoPing>
      return HAL_OK;
 800f69e:	2300      	movs	r3, #0
 800f6a0:	e230      	b.n	800fb04 <USB_HC_StartXfer+0x4d8>
    }
  }

  if (hc->do_ssplit == 1U)
 800f6a2:	68bb      	ldr	r3, [r7, #8]
 800f6a4:	799b      	ldrb	r3, [r3, #6]
 800f6a6:	2b01      	cmp	r3, #1
 800f6a8:	d158      	bne.n	800f75c <USB_HC_StartXfer+0x130>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 800f6aa:	2301      	movs	r3, #1
 800f6ac:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 800f6ae:	68bb      	ldr	r3, [r7, #8]
 800f6b0:	78db      	ldrb	r3, [r3, #3]
 800f6b2:	2b00      	cmp	r3, #0
 800f6b4:	d007      	beq.n	800f6c6 <USB_HC_StartXfer+0x9a>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800f6b6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f6b8:	68ba      	ldr	r2, [r7, #8]
 800f6ba:	8a92      	ldrh	r2, [r2, #20]
 800f6bc:	fb03 f202 	mul.w	r2, r3, r2
 800f6c0:	68bb      	ldr	r3, [r7, #8]
 800f6c2:	61da      	str	r2, [r3, #28]
 800f6c4:	e079      	b.n	800f7ba <USB_HC_StartXfer+0x18e>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 800f6c6:	68bb      	ldr	r3, [r7, #8]
 800f6c8:	7c9b      	ldrb	r3, [r3, #18]
 800f6ca:	2b01      	cmp	r3, #1
 800f6cc:	d130      	bne.n	800f730 <USB_HC_StartXfer+0x104>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 800f6ce:	68bb      	ldr	r3, [r7, #8]
 800f6d0:	6a1b      	ldr	r3, [r3, #32]
 800f6d2:	2bbc      	cmp	r3, #188	@ 0xbc
 800f6d4:	d918      	bls.n	800f708 <USB_HC_StartXfer+0xdc>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 800f6d6:	68bb      	ldr	r3, [r7, #8]
 800f6d8:	8a9b      	ldrh	r3, [r3, #20]
 800f6da:	461a      	mov	r2, r3
 800f6dc:	68bb      	ldr	r3, [r7, #8]
 800f6de:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 800f6e0:	68bb      	ldr	r3, [r7, #8]
 800f6e2:	69da      	ldr	r2, [r3, #28]
 800f6e4:	68bb      	ldr	r3, [r7, #8]
 800f6e6:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 800f6e8:	68bb      	ldr	r3, [r7, #8]
 800f6ea:	68db      	ldr	r3, [r3, #12]
 800f6ec:	2b01      	cmp	r3, #1
 800f6ee:	d003      	beq.n	800f6f8 <USB_HC_StartXfer+0xcc>
 800f6f0:	68bb      	ldr	r3, [r7, #8]
 800f6f2:	68db      	ldr	r3, [r3, #12]
 800f6f4:	2b02      	cmp	r3, #2
 800f6f6:	d103      	bne.n	800f700 <USB_HC_StartXfer+0xd4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 800f6f8:	68bb      	ldr	r3, [r7, #8]
 800f6fa:	2202      	movs	r2, #2
 800f6fc:	60da      	str	r2, [r3, #12]
 800f6fe:	e05c      	b.n	800f7ba <USB_HC_StartXfer+0x18e>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 800f700:	68bb      	ldr	r3, [r7, #8]
 800f702:	2201      	movs	r2, #1
 800f704:	60da      	str	r2, [r3, #12]
 800f706:	e058      	b.n	800f7ba <USB_HC_StartXfer+0x18e>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800f708:	68bb      	ldr	r3, [r7, #8]
 800f70a:	6a1a      	ldr	r2, [r3, #32]
 800f70c:	68bb      	ldr	r3, [r7, #8]
 800f70e:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 800f710:	68bb      	ldr	r3, [r7, #8]
 800f712:	68db      	ldr	r3, [r3, #12]
 800f714:	2b01      	cmp	r3, #1
 800f716:	d007      	beq.n	800f728 <USB_HC_StartXfer+0xfc>
 800f718:	68bb      	ldr	r3, [r7, #8]
 800f71a:	68db      	ldr	r3, [r3, #12]
 800f71c:	2b02      	cmp	r3, #2
 800f71e:	d003      	beq.n	800f728 <USB_HC_StartXfer+0xfc>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 800f720:	68bb      	ldr	r3, [r7, #8]
 800f722:	2204      	movs	r2, #4
 800f724:	60da      	str	r2, [r3, #12]
 800f726:	e048      	b.n	800f7ba <USB_HC_StartXfer+0x18e>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 800f728:	68bb      	ldr	r3, [r7, #8]
 800f72a:	2203      	movs	r2, #3
 800f72c:	60da      	str	r2, [r3, #12]
 800f72e:	e044      	b.n	800f7ba <USB_HC_StartXfer+0x18e>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 800f730:	79fb      	ldrb	r3, [r7, #7]
 800f732:	2b01      	cmp	r3, #1
 800f734:	d10d      	bne.n	800f752 <USB_HC_StartXfer+0x126>
 800f736:	68bb      	ldr	r3, [r7, #8]
 800f738:	6a1b      	ldr	r3, [r3, #32]
 800f73a:	68ba      	ldr	r2, [r7, #8]
 800f73c:	8a92      	ldrh	r2, [r2, #20]
 800f73e:	4293      	cmp	r3, r2
 800f740:	d907      	bls.n	800f752 <USB_HC_StartXfer+0x126>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800f742:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f744:	68ba      	ldr	r2, [r7, #8]
 800f746:	8a92      	ldrh	r2, [r2, #20]
 800f748:	fb03 f202 	mul.w	r2, r3, r2
 800f74c:	68bb      	ldr	r3, [r7, #8]
 800f74e:	61da      	str	r2, [r3, #28]
 800f750:	e033      	b.n	800f7ba <USB_HC_StartXfer+0x18e>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800f752:	68bb      	ldr	r3, [r7, #8]
 800f754:	6a1a      	ldr	r2, [r3, #32]
 800f756:	68bb      	ldr	r3, [r7, #8]
 800f758:	61da      	str	r2, [r3, #28]
 800f75a:	e02e      	b.n	800f7ba <USB_HC_StartXfer+0x18e>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 800f75c:	68bb      	ldr	r3, [r7, #8]
 800f75e:	6a1b      	ldr	r3, [r3, #32]
 800f760:	2b00      	cmp	r3, #0
 800f762:	d018      	beq.n	800f796 <USB_HC_StartXfer+0x16a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800f764:	68bb      	ldr	r3, [r7, #8]
 800f766:	6a1b      	ldr	r3, [r3, #32]
 800f768:	68ba      	ldr	r2, [r7, #8]
 800f76a:	8a92      	ldrh	r2, [r2, #20]
 800f76c:	4413      	add	r3, r2
 800f76e:	3b01      	subs	r3, #1
 800f770:	68ba      	ldr	r2, [r7, #8]
 800f772:	8a92      	ldrh	r2, [r2, #20]
 800f774:	fbb3 f3f2 	udiv	r3, r3, r2
 800f778:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 800f77a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800f77c:	8b7b      	ldrh	r3, [r7, #26]
 800f77e:	429a      	cmp	r2, r3
 800f780:	d90b      	bls.n	800f79a <USB_HC_StartXfer+0x16e>
      {
        num_packets = max_hc_pkt_count;
 800f782:	8b7b      	ldrh	r3, [r7, #26]
 800f784:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800f786:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f788:	68ba      	ldr	r2, [r7, #8]
 800f78a:	8a92      	ldrh	r2, [r2, #20]
 800f78c:	fb03 f202 	mul.w	r2, r3, r2
 800f790:	68bb      	ldr	r3, [r7, #8]
 800f792:	61da      	str	r2, [r3, #28]
 800f794:	e001      	b.n	800f79a <USB_HC_StartXfer+0x16e>
      }
    }
    else
    {
      num_packets = 1U;
 800f796:	2301      	movs	r3, #1
 800f798:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 800f79a:	68bb      	ldr	r3, [r7, #8]
 800f79c:	78db      	ldrb	r3, [r3, #3]
 800f79e:	2b00      	cmp	r3, #0
 800f7a0:	d007      	beq.n	800f7b2 <USB_HC_StartXfer+0x186>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800f7a2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f7a4:	68ba      	ldr	r2, [r7, #8]
 800f7a6:	8a92      	ldrh	r2, [r2, #20]
 800f7a8:	fb03 f202 	mul.w	r2, r3, r2
 800f7ac:	68bb      	ldr	r3, [r7, #8]
 800f7ae:	61da      	str	r2, [r3, #28]
 800f7b0:	e003      	b.n	800f7ba <USB_HC_StartXfer+0x18e>
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 800f7b2:	68bb      	ldr	r3, [r7, #8]
 800f7b4:	6a1a      	ldr	r2, [r3, #32]
 800f7b6:	68bb      	ldr	r3, [r7, #8]
 800f7b8:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800f7ba:	68bb      	ldr	r3, [r7, #8]
 800f7bc:	69db      	ldr	r3, [r3, #28]
 800f7be:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800f7c2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f7c4:	04d9      	lsls	r1, r3, #19
 800f7c6:	4ba4      	ldr	r3, [pc, #656]	@ (800fa58 <USB_HC_StartXfer+0x42c>)
 800f7c8:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800f7ca:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800f7cc:	68bb      	ldr	r3, [r7, #8]
 800f7ce:	7d9b      	ldrb	r3, [r3, #22]
 800f7d0:	075b      	lsls	r3, r3, #29
 800f7d2:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800f7d6:	69f9      	ldr	r1, [r7, #28]
 800f7d8:	0148      	lsls	r0, r1, #5
 800f7da:	6a39      	ldr	r1, [r7, #32]
 800f7dc:	4401      	add	r1, r0
 800f7de:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800f7e2:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800f7e4:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800f7e6:	79fb      	ldrb	r3, [r7, #7]
 800f7e8:	2b00      	cmp	r3, #0
 800f7ea:	d009      	beq.n	800f800 <USB_HC_StartXfer+0x1d4>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800f7ec:	68bb      	ldr	r3, [r7, #8]
 800f7ee:	6999      	ldr	r1, [r3, #24]
 800f7f0:	69fb      	ldr	r3, [r7, #28]
 800f7f2:	015a      	lsls	r2, r3, #5
 800f7f4:	6a3b      	ldr	r3, [r7, #32]
 800f7f6:	4413      	add	r3, r2
 800f7f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f7fc:	460a      	mov	r2, r1
 800f7fe:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800f800:	6a3b      	ldr	r3, [r7, #32]
 800f802:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800f806:	689b      	ldr	r3, [r3, #8]
 800f808:	f003 0301 	and.w	r3, r3, #1
 800f80c:	2b00      	cmp	r3, #0
 800f80e:	bf0c      	ite	eq
 800f810:	2301      	moveq	r3, #1
 800f812:	2300      	movne	r3, #0
 800f814:	b2db      	uxtb	r3, r3
 800f816:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800f818:	69fb      	ldr	r3, [r7, #28]
 800f81a:	015a      	lsls	r2, r3, #5
 800f81c:	6a3b      	ldr	r3, [r7, #32]
 800f81e:	4413      	add	r3, r2
 800f820:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f824:	681b      	ldr	r3, [r3, #0]
 800f826:	69fa      	ldr	r2, [r7, #28]
 800f828:	0151      	lsls	r1, r2, #5
 800f82a:	6a3a      	ldr	r2, [r7, #32]
 800f82c:	440a      	add	r2, r1
 800f82e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f832:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800f836:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800f838:	69fb      	ldr	r3, [r7, #28]
 800f83a:	015a      	lsls	r2, r3, #5
 800f83c:	6a3b      	ldr	r3, [r7, #32]
 800f83e:	4413      	add	r3, r2
 800f840:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f844:	681a      	ldr	r2, [r3, #0]
 800f846:	7e7b      	ldrb	r3, [r7, #25]
 800f848:	075b      	lsls	r3, r3, #29
 800f84a:	69f9      	ldr	r1, [r7, #28]
 800f84c:	0148      	lsls	r0, r1, #5
 800f84e:	6a39      	ldr	r1, [r7, #32]
 800f850:	4401      	add	r1, r0
 800f852:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 800f856:	4313      	orrs	r3, r2
 800f858:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 800f85a:	68bb      	ldr	r3, [r7, #8]
 800f85c:	799b      	ldrb	r3, [r3, #6]
 800f85e:	2b01      	cmp	r3, #1
 800f860:	f040 80c4 	bne.w	800f9ec <USB_HC_StartXfer+0x3c0>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800f864:	68bb      	ldr	r3, [r7, #8]
 800f866:	7c5b      	ldrb	r3, [r3, #17]
 800f868:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800f86a:	68ba      	ldr	r2, [r7, #8]
 800f86c:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800f86e:	4313      	orrs	r3, r2
 800f870:	69fa      	ldr	r2, [r7, #28]
 800f872:	0151      	lsls	r1, r2, #5
 800f874:	6a3a      	ldr	r2, [r7, #32]
 800f876:	440a      	add	r2, r1
 800f878:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800f87c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800f880:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 800f882:	69fb      	ldr	r3, [r7, #28]
 800f884:	015a      	lsls	r2, r3, #5
 800f886:	6a3b      	ldr	r3, [r7, #32]
 800f888:	4413      	add	r3, r2
 800f88a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f88e:	68db      	ldr	r3, [r3, #12]
 800f890:	69fa      	ldr	r2, [r7, #28]
 800f892:	0151      	lsls	r1, r2, #5
 800f894:	6a3a      	ldr	r2, [r7, #32]
 800f896:	440a      	add	r2, r1
 800f898:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f89c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800f8a0:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 800f8a2:	68bb      	ldr	r3, [r7, #8]
 800f8a4:	79db      	ldrb	r3, [r3, #7]
 800f8a6:	2b01      	cmp	r3, #1
 800f8a8:	d123      	bne.n	800f8f2 <USB_HC_StartXfer+0x2c6>
 800f8aa:	68bb      	ldr	r3, [r7, #8]
 800f8ac:	78db      	ldrb	r3, [r3, #3]
 800f8ae:	2b00      	cmp	r3, #0
 800f8b0:	d11f      	bne.n	800f8f2 <USB_HC_StartXfer+0x2c6>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800f8b2:	69fb      	ldr	r3, [r7, #28]
 800f8b4:	015a      	lsls	r2, r3, #5
 800f8b6:	6a3b      	ldr	r3, [r7, #32]
 800f8b8:	4413      	add	r3, r2
 800f8ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f8be:	685b      	ldr	r3, [r3, #4]
 800f8c0:	69fa      	ldr	r2, [r7, #28]
 800f8c2:	0151      	lsls	r1, r2, #5
 800f8c4:	6a3a      	ldr	r2, [r7, #32]
 800f8c6:	440a      	add	r2, r1
 800f8c8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f8cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800f8d0:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 800f8d2:	69fb      	ldr	r3, [r7, #28]
 800f8d4:	015a      	lsls	r2, r3, #5
 800f8d6:	6a3b      	ldr	r3, [r7, #32]
 800f8d8:	4413      	add	r3, r2
 800f8da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f8de:	68db      	ldr	r3, [r3, #12]
 800f8e0:	69fa      	ldr	r2, [r7, #28]
 800f8e2:	0151      	lsls	r1, r2, #5
 800f8e4:	6a3a      	ldr	r2, [r7, #32]
 800f8e6:	440a      	add	r2, r1
 800f8e8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f8ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f8f0:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800f8f2:	68bb      	ldr	r3, [r7, #8]
 800f8f4:	7c9b      	ldrb	r3, [r3, #18]
 800f8f6:	2b01      	cmp	r3, #1
 800f8f8:	d003      	beq.n	800f902 <USB_HC_StartXfer+0x2d6>
 800f8fa:	68bb      	ldr	r3, [r7, #8]
 800f8fc:	7c9b      	ldrb	r3, [r3, #18]
 800f8fe:	2b03      	cmp	r3, #3
 800f900:	d117      	bne.n	800f932 <USB_HC_StartXfer+0x306>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800f902:	68bb      	ldr	r3, [r7, #8]
 800f904:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800f906:	2b01      	cmp	r3, #1
 800f908:	d113      	bne.n	800f932 <USB_HC_StartXfer+0x306>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800f90a:	68bb      	ldr	r3, [r7, #8]
 800f90c:	78db      	ldrb	r3, [r3, #3]
 800f90e:	2b01      	cmp	r3, #1
 800f910:	d10f      	bne.n	800f932 <USB_HC_StartXfer+0x306>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800f912:	69fb      	ldr	r3, [r7, #28]
 800f914:	015a      	lsls	r2, r3, #5
 800f916:	6a3b      	ldr	r3, [r7, #32]
 800f918:	4413      	add	r3, r2
 800f91a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f91e:	685b      	ldr	r3, [r3, #4]
 800f920:	69fa      	ldr	r2, [r7, #28]
 800f922:	0151      	lsls	r1, r2, #5
 800f924:	6a3a      	ldr	r2, [r7, #32]
 800f926:	440a      	add	r2, r1
 800f928:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f92c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800f930:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 800f932:	68bb      	ldr	r3, [r7, #8]
 800f934:	7c9b      	ldrb	r3, [r3, #18]
 800f936:	2b01      	cmp	r3, #1
 800f938:	d163      	bne.n	800fa02 <USB_HC_StartXfer+0x3d6>
 800f93a:	68bb      	ldr	r3, [r7, #8]
 800f93c:	78db      	ldrb	r3, [r3, #3]
 800f93e:	2b00      	cmp	r3, #0
 800f940:	d15f      	bne.n	800fa02 <USB_HC_StartXfer+0x3d6>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 800f942:	68bb      	ldr	r3, [r7, #8]
 800f944:	68db      	ldr	r3, [r3, #12]
 800f946:	3b01      	subs	r3, #1
 800f948:	2b03      	cmp	r3, #3
 800f94a:	d859      	bhi.n	800fa00 <USB_HC_StartXfer+0x3d4>
 800f94c:	a201      	add	r2, pc, #4	@ (adr r2, 800f954 <USB_HC_StartXfer+0x328>)
 800f94e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f952:	bf00      	nop
 800f954:	0800f965 	.word	0x0800f965
 800f958:	0800f987 	.word	0x0800f987
 800f95c:	0800f9a9 	.word	0x0800f9a9
 800f960:	0800f9cb 	.word	0x0800f9cb
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 800f964:	69fb      	ldr	r3, [r7, #28]
 800f966:	015a      	lsls	r2, r3, #5
 800f968:	6a3b      	ldr	r3, [r7, #32]
 800f96a:	4413      	add	r3, r2
 800f96c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f970:	685b      	ldr	r3, [r3, #4]
 800f972:	69fa      	ldr	r2, [r7, #28]
 800f974:	0151      	lsls	r1, r2, #5
 800f976:	6a3a      	ldr	r2, [r7, #32]
 800f978:	440a      	add	r2, r1
 800f97a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f97e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f982:	6053      	str	r3, [r2, #4]
          break;
 800f984:	e03d      	b.n	800fa02 <USB_HC_StartXfer+0x3d6>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 800f986:	69fb      	ldr	r3, [r7, #28]
 800f988:	015a      	lsls	r2, r3, #5
 800f98a:	6a3b      	ldr	r3, [r7, #32]
 800f98c:	4413      	add	r3, r2
 800f98e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f992:	685b      	ldr	r3, [r3, #4]
 800f994:	69fa      	ldr	r2, [r7, #28]
 800f996:	0151      	lsls	r1, r2, #5
 800f998:	6a3a      	ldr	r2, [r7, #32]
 800f99a:	440a      	add	r2, r1
 800f99c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f9a0:	f043 030e 	orr.w	r3, r3, #14
 800f9a4:	6053      	str	r3, [r2, #4]
          break;
 800f9a6:	e02c      	b.n	800fa02 <USB_HC_StartXfer+0x3d6>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 800f9a8:	69fb      	ldr	r3, [r7, #28]
 800f9aa:	015a      	lsls	r2, r3, #5
 800f9ac:	6a3b      	ldr	r3, [r7, #32]
 800f9ae:	4413      	add	r3, r2
 800f9b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f9b4:	685b      	ldr	r3, [r3, #4]
 800f9b6:	69fa      	ldr	r2, [r7, #28]
 800f9b8:	0151      	lsls	r1, r2, #5
 800f9ba:	6a3a      	ldr	r2, [r7, #32]
 800f9bc:	440a      	add	r2, r1
 800f9be:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f9c2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800f9c6:	6053      	str	r3, [r2, #4]
          break;
 800f9c8:	e01b      	b.n	800fa02 <USB_HC_StartXfer+0x3d6>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 800f9ca:	69fb      	ldr	r3, [r7, #28]
 800f9cc:	015a      	lsls	r2, r3, #5
 800f9ce:	6a3b      	ldr	r3, [r7, #32]
 800f9d0:	4413      	add	r3, r2
 800f9d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f9d6:	685b      	ldr	r3, [r3, #4]
 800f9d8:	69fa      	ldr	r2, [r7, #28]
 800f9da:	0151      	lsls	r1, r2, #5
 800f9dc:	6a3a      	ldr	r2, [r7, #32]
 800f9de:	440a      	add	r2, r1
 800f9e0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f9e4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800f9e8:	6053      	str	r3, [r2, #4]
          break;
 800f9ea:	e00a      	b.n	800fa02 <USB_HC_StartXfer+0x3d6>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800f9ec:	69fb      	ldr	r3, [r7, #28]
 800f9ee:	015a      	lsls	r2, r3, #5
 800f9f0:	6a3b      	ldr	r3, [r7, #32]
 800f9f2:	4413      	add	r3, r2
 800f9f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f9f8:	461a      	mov	r2, r3
 800f9fa:	2300      	movs	r3, #0
 800f9fc:	6053      	str	r3, [r2, #4]
 800f9fe:	e000      	b.n	800fa02 <USB_HC_StartXfer+0x3d6>
          break;
 800fa00:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800fa02:	69fb      	ldr	r3, [r7, #28]
 800fa04:	015a      	lsls	r2, r3, #5
 800fa06:	6a3b      	ldr	r3, [r7, #32]
 800fa08:	4413      	add	r3, r2
 800fa0a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800fa0e:	681b      	ldr	r3, [r3, #0]
 800fa10:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800fa12:	693b      	ldr	r3, [r7, #16]
 800fa14:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800fa18:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800fa1a:	68bb      	ldr	r3, [r7, #8]
 800fa1c:	78db      	ldrb	r3, [r3, #3]
 800fa1e:	2b00      	cmp	r3, #0
 800fa20:	d004      	beq.n	800fa2c <USB_HC_StartXfer+0x400>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800fa22:	693b      	ldr	r3, [r7, #16]
 800fa24:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800fa28:	613b      	str	r3, [r7, #16]
 800fa2a:	e003      	b.n	800fa34 <USB_HC_StartXfer+0x408>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800fa2c:	693b      	ldr	r3, [r7, #16]
 800fa2e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800fa32:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800fa34:	693b      	ldr	r3, [r7, #16]
 800fa36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800fa3a:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800fa3c:	69fb      	ldr	r3, [r7, #28]
 800fa3e:	015a      	lsls	r2, r3, #5
 800fa40:	6a3b      	ldr	r3, [r7, #32]
 800fa42:	4413      	add	r3, r2
 800fa44:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800fa48:	461a      	mov	r2, r3
 800fa4a:	693b      	ldr	r3, [r7, #16]
 800fa4c:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800fa4e:	79fb      	ldrb	r3, [r7, #7]
 800fa50:	2b00      	cmp	r3, #0
 800fa52:	d003      	beq.n	800fa5c <USB_HC_StartXfer+0x430>
  {
    return HAL_OK;
 800fa54:	2300      	movs	r3, #0
 800fa56:	e055      	b.n	800fb04 <USB_HC_StartXfer+0x4d8>
 800fa58:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 800fa5c:	68bb      	ldr	r3, [r7, #8]
 800fa5e:	78db      	ldrb	r3, [r3, #3]
 800fa60:	2b00      	cmp	r3, #0
 800fa62:	d14e      	bne.n	800fb02 <USB_HC_StartXfer+0x4d6>
 800fa64:	68bb      	ldr	r3, [r7, #8]
 800fa66:	6a1b      	ldr	r3, [r3, #32]
 800fa68:	2b00      	cmp	r3, #0
 800fa6a:	d04a      	beq.n	800fb02 <USB_HC_StartXfer+0x4d6>
 800fa6c:	68bb      	ldr	r3, [r7, #8]
 800fa6e:	79db      	ldrb	r3, [r3, #7]
 800fa70:	2b00      	cmp	r3, #0
 800fa72:	d146      	bne.n	800fb02 <USB_HC_StartXfer+0x4d6>
  {
    switch (hc->ep_type)
 800fa74:	68bb      	ldr	r3, [r7, #8]
 800fa76:	7c9b      	ldrb	r3, [r3, #18]
 800fa78:	2b03      	cmp	r3, #3
 800fa7a:	d831      	bhi.n	800fae0 <USB_HC_StartXfer+0x4b4>
 800fa7c:	a201      	add	r2, pc, #4	@ (adr r2, 800fa84 <USB_HC_StartXfer+0x458>)
 800fa7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fa82:	bf00      	nop
 800fa84:	0800fa95 	.word	0x0800fa95
 800fa88:	0800fab9 	.word	0x0800fab9
 800fa8c:	0800fa95 	.word	0x0800fa95
 800fa90:	0800fab9 	.word	0x0800fab9
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800fa94:	68bb      	ldr	r3, [r7, #8]
 800fa96:	6a1b      	ldr	r3, [r3, #32]
 800fa98:	3303      	adds	r3, #3
 800fa9a:	089b      	lsrs	r3, r3, #2
 800fa9c:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800fa9e:	8afa      	ldrh	r2, [r7, #22]
 800faa0:	68fb      	ldr	r3, [r7, #12]
 800faa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800faa4:	b29b      	uxth	r3, r3
 800faa6:	429a      	cmp	r2, r3
 800faa8:	d91c      	bls.n	800fae4 <USB_HC_StartXfer+0x4b8>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800faaa:	68fb      	ldr	r3, [r7, #12]
 800faac:	699b      	ldr	r3, [r3, #24]
 800faae:	f043 0220 	orr.w	r2, r3, #32
 800fab2:	68fb      	ldr	r3, [r7, #12]
 800fab4:	619a      	str	r2, [r3, #24]
        }
        break;
 800fab6:	e015      	b.n	800fae4 <USB_HC_StartXfer+0x4b8>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800fab8:	68bb      	ldr	r3, [r7, #8]
 800faba:	6a1b      	ldr	r3, [r3, #32]
 800fabc:	3303      	adds	r3, #3
 800fabe:	089b      	lsrs	r3, r3, #2
 800fac0:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800fac2:	8afa      	ldrh	r2, [r7, #22]
 800fac4:	6a3b      	ldr	r3, [r7, #32]
 800fac6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800faca:	691b      	ldr	r3, [r3, #16]
 800facc:	b29b      	uxth	r3, r3
 800face:	429a      	cmp	r2, r3
 800fad0:	d90a      	bls.n	800fae8 <USB_HC_StartXfer+0x4bc>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800fad2:	68fb      	ldr	r3, [r7, #12]
 800fad4:	699b      	ldr	r3, [r3, #24]
 800fad6:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 800fada:	68fb      	ldr	r3, [r7, #12]
 800fadc:	619a      	str	r2, [r3, #24]
        }
        break;
 800fade:	e003      	b.n	800fae8 <USB_HC_StartXfer+0x4bc>

      default:
        break;
 800fae0:	bf00      	nop
 800fae2:	e002      	b.n	800faea <USB_HC_StartXfer+0x4be>
        break;
 800fae4:	bf00      	nop
 800fae6:	e000      	b.n	800faea <USB_HC_StartXfer+0x4be>
        break;
 800fae8:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800faea:	68bb      	ldr	r3, [r7, #8]
 800faec:	6999      	ldr	r1, [r3, #24]
 800faee:	68bb      	ldr	r3, [r7, #8]
 800faf0:	785a      	ldrb	r2, [r3, #1]
 800faf2:	68bb      	ldr	r3, [r7, #8]
 800faf4:	6a1b      	ldr	r3, [r3, #32]
 800faf6:	b29b      	uxth	r3, r3
 800faf8:	2000      	movs	r0, #0
 800fafa:	9000      	str	r0, [sp, #0]
 800fafc:	68f8      	ldr	r0, [r7, #12]
 800fafe:	f7fe ffb7 	bl	800ea70 <USB_WritePacket>
  }

  return HAL_OK;
 800fb02:	2300      	movs	r3, #0
}
 800fb04:	4618      	mov	r0, r3
 800fb06:	3728      	adds	r7, #40	@ 0x28
 800fb08:	46bd      	mov	sp, r7
 800fb0a:	bd80      	pop	{r7, pc}

0800fb0c <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800fb0c:	b480      	push	{r7}
 800fb0e:	b085      	sub	sp, #20
 800fb10:	af00      	add	r7, sp, #0
 800fb12:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fb14:	687b      	ldr	r3, [r7, #4]
 800fb16:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800fb18:	68fb      	ldr	r3, [r7, #12]
 800fb1a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800fb1e:	695b      	ldr	r3, [r3, #20]
 800fb20:	b29b      	uxth	r3, r3
}
 800fb22:	4618      	mov	r0, r3
 800fb24:	3714      	adds	r7, #20
 800fb26:	46bd      	mov	sp, r7
 800fb28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb2c:	4770      	bx	lr

0800fb2e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800fb2e:	b480      	push	{r7}
 800fb30:	b089      	sub	sp, #36	@ 0x24
 800fb32:	af00      	add	r7, sp, #0
 800fb34:	6078      	str	r0, [r7, #4]
 800fb36:	460b      	mov	r3, r1
 800fb38:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fb3a:	687b      	ldr	r3, [r7, #4]
 800fb3c:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800fb3e:	78fb      	ldrb	r3, [r7, #3]
 800fb40:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800fb42:	2300      	movs	r3, #0
 800fb44:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800fb46:	69bb      	ldr	r3, [r7, #24]
 800fb48:	015a      	lsls	r2, r3, #5
 800fb4a:	69fb      	ldr	r3, [r7, #28]
 800fb4c:	4413      	add	r3, r2
 800fb4e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800fb52:	681b      	ldr	r3, [r3, #0]
 800fb54:	0c9b      	lsrs	r3, r3, #18
 800fb56:	f003 0303 	and.w	r3, r3, #3
 800fb5a:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800fb5c:	69bb      	ldr	r3, [r7, #24]
 800fb5e:	015a      	lsls	r2, r3, #5
 800fb60:	69fb      	ldr	r3, [r7, #28]
 800fb62:	4413      	add	r3, r2
 800fb64:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800fb68:	681b      	ldr	r3, [r3, #0]
 800fb6a:	0fdb      	lsrs	r3, r3, #31
 800fb6c:	f003 0301 	and.w	r3, r3, #1
 800fb70:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 800fb72:	69bb      	ldr	r3, [r7, #24]
 800fb74:	015a      	lsls	r2, r3, #5
 800fb76:	69fb      	ldr	r3, [r7, #28]
 800fb78:	4413      	add	r3, r2
 800fb7a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800fb7e:	685b      	ldr	r3, [r3, #4]
 800fb80:	0fdb      	lsrs	r3, r3, #31
 800fb82:	f003 0301 	and.w	r3, r3, #1
 800fb86:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 800fb88:	687b      	ldr	r3, [r7, #4]
 800fb8a:	689b      	ldr	r3, [r3, #8]
 800fb8c:	f003 0320 	and.w	r3, r3, #32
 800fb90:	2b20      	cmp	r3, #32
 800fb92:	d10d      	bne.n	800fbb0 <USB_HC_Halt+0x82>
 800fb94:	68fb      	ldr	r3, [r7, #12]
 800fb96:	2b00      	cmp	r3, #0
 800fb98:	d10a      	bne.n	800fbb0 <USB_HC_Halt+0x82>
 800fb9a:	693b      	ldr	r3, [r7, #16]
 800fb9c:	2b00      	cmp	r3, #0
 800fb9e:	d005      	beq.n	800fbac <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 800fba0:	697b      	ldr	r3, [r7, #20]
 800fba2:	2b01      	cmp	r3, #1
 800fba4:	d002      	beq.n	800fbac <USB_HC_Halt+0x7e>
 800fba6:	697b      	ldr	r3, [r7, #20]
 800fba8:	2b03      	cmp	r3, #3
 800fbaa:	d101      	bne.n	800fbb0 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 800fbac:	2300      	movs	r3, #0
 800fbae:	e0d8      	b.n	800fd62 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800fbb0:	697b      	ldr	r3, [r7, #20]
 800fbb2:	2b00      	cmp	r3, #0
 800fbb4:	d002      	beq.n	800fbbc <USB_HC_Halt+0x8e>
 800fbb6:	697b      	ldr	r3, [r7, #20]
 800fbb8:	2b02      	cmp	r3, #2
 800fbba:	d173      	bne.n	800fca4 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800fbbc:	69bb      	ldr	r3, [r7, #24]
 800fbbe:	015a      	lsls	r2, r3, #5
 800fbc0:	69fb      	ldr	r3, [r7, #28]
 800fbc2:	4413      	add	r3, r2
 800fbc4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800fbc8:	681b      	ldr	r3, [r3, #0]
 800fbca:	69ba      	ldr	r2, [r7, #24]
 800fbcc:	0151      	lsls	r1, r2, #5
 800fbce:	69fa      	ldr	r2, [r7, #28]
 800fbd0:	440a      	add	r2, r1
 800fbd2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800fbd6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800fbda:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800fbdc:	687b      	ldr	r3, [r7, #4]
 800fbde:	689b      	ldr	r3, [r3, #8]
 800fbe0:	f003 0320 	and.w	r3, r3, #32
 800fbe4:	2b00      	cmp	r3, #0
 800fbe6:	d14a      	bne.n	800fc7e <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800fbe8:	687b      	ldr	r3, [r7, #4]
 800fbea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fbec:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800fbf0:	2b00      	cmp	r3, #0
 800fbf2:	d133      	bne.n	800fc5c <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800fbf4:	69bb      	ldr	r3, [r7, #24]
 800fbf6:	015a      	lsls	r2, r3, #5
 800fbf8:	69fb      	ldr	r3, [r7, #28]
 800fbfa:	4413      	add	r3, r2
 800fbfc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800fc00:	681b      	ldr	r3, [r3, #0]
 800fc02:	69ba      	ldr	r2, [r7, #24]
 800fc04:	0151      	lsls	r1, r2, #5
 800fc06:	69fa      	ldr	r2, [r7, #28]
 800fc08:	440a      	add	r2, r1
 800fc0a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800fc0e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800fc12:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800fc14:	69bb      	ldr	r3, [r7, #24]
 800fc16:	015a      	lsls	r2, r3, #5
 800fc18:	69fb      	ldr	r3, [r7, #28]
 800fc1a:	4413      	add	r3, r2
 800fc1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800fc20:	681b      	ldr	r3, [r3, #0]
 800fc22:	69ba      	ldr	r2, [r7, #24]
 800fc24:	0151      	lsls	r1, r2, #5
 800fc26:	69fa      	ldr	r2, [r7, #28]
 800fc28:	440a      	add	r2, r1
 800fc2a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800fc2e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800fc32:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800fc34:	68bb      	ldr	r3, [r7, #8]
 800fc36:	3301      	adds	r3, #1
 800fc38:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 800fc3a:	68bb      	ldr	r3, [r7, #8]
 800fc3c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800fc40:	d82e      	bhi.n	800fca0 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800fc42:	69bb      	ldr	r3, [r7, #24]
 800fc44:	015a      	lsls	r2, r3, #5
 800fc46:	69fb      	ldr	r3, [r7, #28]
 800fc48:	4413      	add	r3, r2
 800fc4a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800fc4e:	681b      	ldr	r3, [r3, #0]
 800fc50:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800fc54:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800fc58:	d0ec      	beq.n	800fc34 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800fc5a:	e081      	b.n	800fd60 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800fc5c:	69bb      	ldr	r3, [r7, #24]
 800fc5e:	015a      	lsls	r2, r3, #5
 800fc60:	69fb      	ldr	r3, [r7, #28]
 800fc62:	4413      	add	r3, r2
 800fc64:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800fc68:	681b      	ldr	r3, [r3, #0]
 800fc6a:	69ba      	ldr	r2, [r7, #24]
 800fc6c:	0151      	lsls	r1, r2, #5
 800fc6e:	69fa      	ldr	r2, [r7, #28]
 800fc70:	440a      	add	r2, r1
 800fc72:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800fc76:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800fc7a:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800fc7c:	e070      	b.n	800fd60 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800fc7e:	69bb      	ldr	r3, [r7, #24]
 800fc80:	015a      	lsls	r2, r3, #5
 800fc82:	69fb      	ldr	r3, [r7, #28]
 800fc84:	4413      	add	r3, r2
 800fc86:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800fc8a:	681b      	ldr	r3, [r3, #0]
 800fc8c:	69ba      	ldr	r2, [r7, #24]
 800fc8e:	0151      	lsls	r1, r2, #5
 800fc90:	69fa      	ldr	r2, [r7, #28]
 800fc92:	440a      	add	r2, r1
 800fc94:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800fc98:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800fc9c:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800fc9e:	e05f      	b.n	800fd60 <USB_HC_Halt+0x232>
            break;
 800fca0:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800fca2:	e05d      	b.n	800fd60 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800fca4:	69bb      	ldr	r3, [r7, #24]
 800fca6:	015a      	lsls	r2, r3, #5
 800fca8:	69fb      	ldr	r3, [r7, #28]
 800fcaa:	4413      	add	r3, r2
 800fcac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800fcb0:	681b      	ldr	r3, [r3, #0]
 800fcb2:	69ba      	ldr	r2, [r7, #24]
 800fcb4:	0151      	lsls	r1, r2, #5
 800fcb6:	69fa      	ldr	r2, [r7, #28]
 800fcb8:	440a      	add	r2, r1
 800fcba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800fcbe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800fcc2:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800fcc4:	69fb      	ldr	r3, [r7, #28]
 800fcc6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800fcca:	691b      	ldr	r3, [r3, #16]
 800fccc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800fcd0:	2b00      	cmp	r3, #0
 800fcd2:	d133      	bne.n	800fd3c <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800fcd4:	69bb      	ldr	r3, [r7, #24]
 800fcd6:	015a      	lsls	r2, r3, #5
 800fcd8:	69fb      	ldr	r3, [r7, #28]
 800fcda:	4413      	add	r3, r2
 800fcdc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800fce0:	681b      	ldr	r3, [r3, #0]
 800fce2:	69ba      	ldr	r2, [r7, #24]
 800fce4:	0151      	lsls	r1, r2, #5
 800fce6:	69fa      	ldr	r2, [r7, #28]
 800fce8:	440a      	add	r2, r1
 800fcea:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800fcee:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800fcf2:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800fcf4:	69bb      	ldr	r3, [r7, #24]
 800fcf6:	015a      	lsls	r2, r3, #5
 800fcf8:	69fb      	ldr	r3, [r7, #28]
 800fcfa:	4413      	add	r3, r2
 800fcfc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800fd00:	681b      	ldr	r3, [r3, #0]
 800fd02:	69ba      	ldr	r2, [r7, #24]
 800fd04:	0151      	lsls	r1, r2, #5
 800fd06:	69fa      	ldr	r2, [r7, #28]
 800fd08:	440a      	add	r2, r1
 800fd0a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800fd0e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800fd12:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800fd14:	68bb      	ldr	r3, [r7, #8]
 800fd16:	3301      	adds	r3, #1
 800fd18:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 800fd1a:	68bb      	ldr	r3, [r7, #8]
 800fd1c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800fd20:	d81d      	bhi.n	800fd5e <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800fd22:	69bb      	ldr	r3, [r7, #24]
 800fd24:	015a      	lsls	r2, r3, #5
 800fd26:	69fb      	ldr	r3, [r7, #28]
 800fd28:	4413      	add	r3, r2
 800fd2a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800fd2e:	681b      	ldr	r3, [r3, #0]
 800fd30:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800fd34:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800fd38:	d0ec      	beq.n	800fd14 <USB_HC_Halt+0x1e6>
 800fd3a:	e011      	b.n	800fd60 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800fd3c:	69bb      	ldr	r3, [r7, #24]
 800fd3e:	015a      	lsls	r2, r3, #5
 800fd40:	69fb      	ldr	r3, [r7, #28]
 800fd42:	4413      	add	r3, r2
 800fd44:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800fd48:	681b      	ldr	r3, [r3, #0]
 800fd4a:	69ba      	ldr	r2, [r7, #24]
 800fd4c:	0151      	lsls	r1, r2, #5
 800fd4e:	69fa      	ldr	r2, [r7, #28]
 800fd50:	440a      	add	r2, r1
 800fd52:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800fd56:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800fd5a:	6013      	str	r3, [r2, #0]
 800fd5c:	e000      	b.n	800fd60 <USB_HC_Halt+0x232>
          break;
 800fd5e:	bf00      	nop
    }
  }

  return HAL_OK;
 800fd60:	2300      	movs	r3, #0
}
 800fd62:	4618      	mov	r0, r3
 800fd64:	3724      	adds	r7, #36	@ 0x24
 800fd66:	46bd      	mov	sp, r7
 800fd68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd6c:	4770      	bx	lr
	...

0800fd70 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800fd70:	b480      	push	{r7}
 800fd72:	b087      	sub	sp, #28
 800fd74:	af00      	add	r7, sp, #0
 800fd76:	6078      	str	r0, [r7, #4]
 800fd78:	460b      	mov	r3, r1
 800fd7a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fd7c:	687b      	ldr	r3, [r7, #4]
 800fd7e:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800fd80:	78fb      	ldrb	r3, [r7, #3]
 800fd82:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800fd84:	2301      	movs	r3, #1
 800fd86:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800fd88:	68fb      	ldr	r3, [r7, #12]
 800fd8a:	04da      	lsls	r2, r3, #19
 800fd8c:	4b15      	ldr	r3, [pc, #84]	@ (800fde4 <USB_DoPing+0x74>)
 800fd8e:	4013      	ands	r3, r2
 800fd90:	693a      	ldr	r2, [r7, #16]
 800fd92:	0151      	lsls	r1, r2, #5
 800fd94:	697a      	ldr	r2, [r7, #20]
 800fd96:	440a      	add	r2, r1
 800fd98:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800fd9c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800fda0:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800fda2:	693b      	ldr	r3, [r7, #16]
 800fda4:	015a      	lsls	r2, r3, #5
 800fda6:	697b      	ldr	r3, [r7, #20]
 800fda8:	4413      	add	r3, r2
 800fdaa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800fdae:	681b      	ldr	r3, [r3, #0]
 800fdb0:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800fdb2:	68bb      	ldr	r3, [r7, #8]
 800fdb4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800fdb8:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800fdba:	68bb      	ldr	r3, [r7, #8]
 800fdbc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800fdc0:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800fdc2:	693b      	ldr	r3, [r7, #16]
 800fdc4:	015a      	lsls	r2, r3, #5
 800fdc6:	697b      	ldr	r3, [r7, #20]
 800fdc8:	4413      	add	r3, r2
 800fdca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800fdce:	461a      	mov	r2, r3
 800fdd0:	68bb      	ldr	r3, [r7, #8]
 800fdd2:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800fdd4:	2300      	movs	r3, #0
}
 800fdd6:	4618      	mov	r0, r3
 800fdd8:	371c      	adds	r7, #28
 800fdda:	46bd      	mov	sp, r7
 800fddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fde0:	4770      	bx	lr
 800fde2:	bf00      	nop
 800fde4:	1ff80000 	.word	0x1ff80000

0800fde8 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800fde8:	b580      	push	{r7, lr}
 800fdea:	b088      	sub	sp, #32
 800fdec:	af00      	add	r7, sp, #0
 800fdee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800fdf0:	2300      	movs	r3, #0
 800fdf2:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fdf4:	687b      	ldr	r3, [r7, #4]
 800fdf6:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800fdf8:	2300      	movs	r3, #0
 800fdfa:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800fdfc:	6878      	ldr	r0, [r7, #4]
 800fdfe:	f7fd ff2c 	bl	800dc5a <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800fe02:	2110      	movs	r1, #16
 800fe04:	6878      	ldr	r0, [r7, #4]
 800fe06:	f7fe f8e3 	bl	800dfd0 <USB_FlushTxFifo>
 800fe0a:	4603      	mov	r3, r0
 800fe0c:	2b00      	cmp	r3, #0
 800fe0e:	d001      	beq.n	800fe14 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800fe10:	2301      	movs	r3, #1
 800fe12:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800fe14:	6878      	ldr	r0, [r7, #4]
 800fe16:	f7fe f90d 	bl	800e034 <USB_FlushRxFifo>
 800fe1a:	4603      	mov	r3, r0
 800fe1c:	2b00      	cmp	r3, #0
 800fe1e:	d001      	beq.n	800fe24 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800fe20:	2301      	movs	r3, #1
 800fe22:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800fe24:	2300      	movs	r3, #0
 800fe26:	61bb      	str	r3, [r7, #24]
 800fe28:	e01f      	b.n	800fe6a <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800fe2a:	69bb      	ldr	r3, [r7, #24]
 800fe2c:	015a      	lsls	r2, r3, #5
 800fe2e:	697b      	ldr	r3, [r7, #20]
 800fe30:	4413      	add	r3, r2
 800fe32:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800fe36:	681b      	ldr	r3, [r3, #0]
 800fe38:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800fe3a:	693b      	ldr	r3, [r7, #16]
 800fe3c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800fe40:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800fe42:	693b      	ldr	r3, [r7, #16]
 800fe44:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800fe48:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800fe4a:	693b      	ldr	r3, [r7, #16]
 800fe4c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800fe50:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800fe52:	69bb      	ldr	r3, [r7, #24]
 800fe54:	015a      	lsls	r2, r3, #5
 800fe56:	697b      	ldr	r3, [r7, #20]
 800fe58:	4413      	add	r3, r2
 800fe5a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800fe5e:	461a      	mov	r2, r3
 800fe60:	693b      	ldr	r3, [r7, #16]
 800fe62:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800fe64:	69bb      	ldr	r3, [r7, #24]
 800fe66:	3301      	adds	r3, #1
 800fe68:	61bb      	str	r3, [r7, #24]
 800fe6a:	69bb      	ldr	r3, [r7, #24]
 800fe6c:	2b0f      	cmp	r3, #15
 800fe6e:	d9dc      	bls.n	800fe2a <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800fe70:	2300      	movs	r3, #0
 800fe72:	61bb      	str	r3, [r7, #24]
 800fe74:	e034      	b.n	800fee0 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800fe76:	69bb      	ldr	r3, [r7, #24]
 800fe78:	015a      	lsls	r2, r3, #5
 800fe7a:	697b      	ldr	r3, [r7, #20]
 800fe7c:	4413      	add	r3, r2
 800fe7e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800fe82:	681b      	ldr	r3, [r3, #0]
 800fe84:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800fe86:	693b      	ldr	r3, [r7, #16]
 800fe88:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800fe8c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800fe8e:	693b      	ldr	r3, [r7, #16]
 800fe90:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800fe94:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800fe96:	693b      	ldr	r3, [r7, #16]
 800fe98:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800fe9c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800fe9e:	69bb      	ldr	r3, [r7, #24]
 800fea0:	015a      	lsls	r2, r3, #5
 800fea2:	697b      	ldr	r3, [r7, #20]
 800fea4:	4413      	add	r3, r2
 800fea6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800feaa:	461a      	mov	r2, r3
 800feac:	693b      	ldr	r3, [r7, #16]
 800feae:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800feb0:	68fb      	ldr	r3, [r7, #12]
 800feb2:	3301      	adds	r3, #1
 800feb4:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800feb6:	68fb      	ldr	r3, [r7, #12]
 800feb8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800febc:	d80c      	bhi.n	800fed8 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800febe:	69bb      	ldr	r3, [r7, #24]
 800fec0:	015a      	lsls	r2, r3, #5
 800fec2:	697b      	ldr	r3, [r7, #20]
 800fec4:	4413      	add	r3, r2
 800fec6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800feca:	681b      	ldr	r3, [r3, #0]
 800fecc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800fed0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800fed4:	d0ec      	beq.n	800feb0 <USB_StopHost+0xc8>
 800fed6:	e000      	b.n	800feda <USB_StopHost+0xf2>
        break;
 800fed8:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800feda:	69bb      	ldr	r3, [r7, #24]
 800fedc:	3301      	adds	r3, #1
 800fede:	61bb      	str	r3, [r7, #24]
 800fee0:	69bb      	ldr	r3, [r7, #24]
 800fee2:	2b0f      	cmp	r3, #15
 800fee4:	d9c7      	bls.n	800fe76 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 800fee6:	697b      	ldr	r3, [r7, #20]
 800fee8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800feec:	461a      	mov	r2, r3
 800feee:	f04f 33ff 	mov.w	r3, #4294967295
 800fef2:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800fef4:	687b      	ldr	r3, [r7, #4]
 800fef6:	f04f 32ff 	mov.w	r2, #4294967295
 800fefa:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800fefc:	6878      	ldr	r0, [r7, #4]
 800fefe:	f7fd fe9b 	bl	800dc38 <USB_EnableGlobalInt>

  return ret;
 800ff02:	7ffb      	ldrb	r3, [r7, #31]
}
 800ff04:	4618      	mov	r0, r3
 800ff06:	3720      	adds	r7, #32
 800ff08:	46bd      	mov	sp, r7
 800ff0a:	bd80      	pop	{r7, pc}

0800ff0c <USBD_HID_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_HID_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ff0c:	b580      	push	{r7, lr}
 800ff0e:	b084      	sub	sp, #16
 800ff10:	af00      	add	r7, sp, #0
 800ff12:	6078      	str	r0, [r7, #4]
 800ff14:	460b      	mov	r3, r1
 800ff16:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  USBD_HID_HandleTypeDef *hhid;

  hhid = (USBD_HID_HandleTypeDef *)USBD_malloc(sizeof(USBD_HID_HandleTypeDef));
 800ff18:	2010      	movs	r0, #16
 800ff1a:	f005 fded 	bl	8015af8 <USBD_static_malloc>
 800ff1e:	60f8      	str	r0, [r7, #12]

  if (hhid == NULL)
 800ff20:	68fb      	ldr	r3, [r7, #12]
 800ff22:	2b00      	cmp	r3, #0
 800ff24:	d109      	bne.n	800ff3a <USBD_HID_Init+0x2e>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800ff26:	687b      	ldr	r3, [r7, #4]
 800ff28:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ff2c:	687b      	ldr	r3, [r7, #4]
 800ff2e:	32b0      	adds	r2, #176	@ 0xb0
 800ff30:	2100      	movs	r1, #0
 800ff32:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800ff36:	2302      	movs	r3, #2
 800ff38:	e048      	b.n	800ffcc <USBD_HID_Init+0xc0>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)hhid;
 800ff3a:	687b      	ldr	r3, [r7, #4]
 800ff3c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ff40:	687b      	ldr	r3, [r7, #4]
 800ff42:	32b0      	adds	r2, #176	@ 0xb0
 800ff44:	68f9      	ldr	r1, [r7, #12]
 800ff46:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800ff4a:	687b      	ldr	r3, [r7, #4]
 800ff4c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ff50:	687b      	ldr	r3, [r7, #4]
 800ff52:	32b0      	adds	r2, #176	@ 0xb0
 800ff54:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800ff58:	687b      	ldr	r3, [r7, #4]
 800ff5a:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  HIDInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ff5e:	687b      	ldr	r3, [r7, #4]
 800ff60:	7c1b      	ldrb	r3, [r3, #16]
 800ff62:	2b00      	cmp	r3, #0
 800ff64:	d10d      	bne.n	800ff82 <USBD_HID_Init+0x76>
  {
    pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = HID_HS_BINTERVAL;
 800ff66:	4b1b      	ldr	r3, [pc, #108]	@ (800ffd4 <USBD_HID_Init+0xc8>)
 800ff68:	781b      	ldrb	r3, [r3, #0]
 800ff6a:	f003 020f 	and.w	r2, r3, #15
 800ff6e:	6879      	ldr	r1, [r7, #4]
 800ff70:	4613      	mov	r3, r2
 800ff72:	009b      	lsls	r3, r3, #2
 800ff74:	4413      	add	r3, r2
 800ff76:	009b      	lsls	r3, r3, #2
 800ff78:	440b      	add	r3, r1
 800ff7a:	3326      	adds	r3, #38	@ 0x26
 800ff7c:	2207      	movs	r2, #7
 800ff7e:	801a      	strh	r2, [r3, #0]
 800ff80:	e00c      	b.n	800ff9c <USBD_HID_Init+0x90>
  }
  else   /* LOW and FULL-speed endpoints */
  {
    pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = HID_FS_BINTERVAL;
 800ff82:	4b14      	ldr	r3, [pc, #80]	@ (800ffd4 <USBD_HID_Init+0xc8>)
 800ff84:	781b      	ldrb	r3, [r3, #0]
 800ff86:	f003 020f 	and.w	r2, r3, #15
 800ff8a:	6879      	ldr	r1, [r7, #4]
 800ff8c:	4613      	mov	r3, r2
 800ff8e:	009b      	lsls	r3, r3, #2
 800ff90:	4413      	add	r3, r2
 800ff92:	009b      	lsls	r3, r3, #2
 800ff94:	440b      	add	r3, r1
 800ff96:	3326      	adds	r3, #38	@ 0x26
 800ff98:	220a      	movs	r2, #10
 800ff9a:	801a      	strh	r2, [r3, #0]
  }

  /* Open EP IN */
  (void)USBD_LL_OpenEP(pdev, HIDInEpAdd, USBD_EP_TYPE_INTR, HID_EPIN_SIZE);
 800ff9c:	4b0d      	ldr	r3, [pc, #52]	@ (800ffd4 <USBD_HID_Init+0xc8>)
 800ff9e:	7819      	ldrb	r1, [r3, #0]
 800ffa0:	2304      	movs	r3, #4
 800ffa2:	2203      	movs	r2, #3
 800ffa4:	6878      	ldr	r0, [r7, #4]
 800ffa6:	f005 fc96 	bl	80158d6 <USBD_LL_OpenEP>
  pdev->ep_in[HIDInEpAdd & 0xFU].is_used = 1U;
 800ffaa:	4b0a      	ldr	r3, [pc, #40]	@ (800ffd4 <USBD_HID_Init+0xc8>)
 800ffac:	781b      	ldrb	r3, [r3, #0]
 800ffae:	f003 020f 	and.w	r2, r3, #15
 800ffb2:	6879      	ldr	r1, [r7, #4]
 800ffb4:	4613      	mov	r3, r2
 800ffb6:	009b      	lsls	r3, r3, #2
 800ffb8:	4413      	add	r3, r2
 800ffba:	009b      	lsls	r3, r3, #2
 800ffbc:	440b      	add	r3, r1
 800ffbe:	3324      	adds	r3, #36	@ 0x24
 800ffc0:	2201      	movs	r2, #1
 800ffc2:	801a      	strh	r2, [r3, #0]

  hhid->state = USBD_HID_IDLE;
 800ffc4:	68fb      	ldr	r3, [r7, #12]
 800ffc6:	2200      	movs	r2, #0
 800ffc8:	731a      	strb	r2, [r3, #12]

  return (uint8_t)USBD_OK;
 800ffca:	2300      	movs	r3, #0
}
 800ffcc:	4618      	mov	r0, r3
 800ffce:	3710      	adds	r7, #16
 800ffd0:	46bd      	mov	sp, r7
 800ffd2:	bd80      	pop	{r7, pc}
 800ffd4:	240000c6 	.word	0x240000c6

0800ffd8 <USBD_HID_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_HID_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ffd8:	b580      	push	{r7, lr}
 800ffda:	b082      	sub	sp, #8
 800ffdc:	af00      	add	r7, sp, #0
 800ffde:	6078      	str	r0, [r7, #4]
 800ffe0:	460b      	mov	r3, r1
 800ffe2:	70fb      	strb	r3, [r7, #3]
  /* Get the Endpoints addresses allocated for this class instance */
  HIDInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close HID EPs */
  (void)USBD_LL_CloseEP(pdev, HIDInEpAdd);
 800ffe4:	4b1f      	ldr	r3, [pc, #124]	@ (8010064 <USBD_HID_DeInit+0x8c>)
 800ffe6:	781b      	ldrb	r3, [r3, #0]
 800ffe8:	4619      	mov	r1, r3
 800ffea:	6878      	ldr	r0, [r7, #4]
 800ffec:	f005 fc99 	bl	8015922 <USBD_LL_CloseEP>
  pdev->ep_in[HIDInEpAdd & 0xFU].is_used = 0U;
 800fff0:	4b1c      	ldr	r3, [pc, #112]	@ (8010064 <USBD_HID_DeInit+0x8c>)
 800fff2:	781b      	ldrb	r3, [r3, #0]
 800fff4:	f003 020f 	and.w	r2, r3, #15
 800fff8:	6879      	ldr	r1, [r7, #4]
 800fffa:	4613      	mov	r3, r2
 800fffc:	009b      	lsls	r3, r3, #2
 800fffe:	4413      	add	r3, r2
 8010000:	009b      	lsls	r3, r3, #2
 8010002:	440b      	add	r3, r1
 8010004:	3324      	adds	r3, #36	@ 0x24
 8010006:	2200      	movs	r2, #0
 8010008:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = 0U;
 801000a:	4b16      	ldr	r3, [pc, #88]	@ (8010064 <USBD_HID_DeInit+0x8c>)
 801000c:	781b      	ldrb	r3, [r3, #0]
 801000e:	f003 020f 	and.w	r2, r3, #15
 8010012:	6879      	ldr	r1, [r7, #4]
 8010014:	4613      	mov	r3, r2
 8010016:	009b      	lsls	r3, r3, #2
 8010018:	4413      	add	r3, r2
 801001a:	009b      	lsls	r3, r3, #2
 801001c:	440b      	add	r3, r1
 801001e:	3326      	adds	r3, #38	@ 0x26
 8010020:	2200      	movs	r2, #0
 8010022:	801a      	strh	r2, [r3, #0]

  /* Free allocated memory */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8010024:	687b      	ldr	r3, [r7, #4]
 8010026:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801002a:	687b      	ldr	r3, [r7, #4]
 801002c:	32b0      	adds	r2, #176	@ 0xb0
 801002e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010032:	2b00      	cmp	r3, #0
 8010034:	d011      	beq.n	801005a <USBD_HID_DeInit+0x82>
  {
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8010036:	687b      	ldr	r3, [r7, #4]
 8010038:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801003c:	687b      	ldr	r3, [r7, #4]
 801003e:	32b0      	adds	r2, #176	@ 0xb0
 8010040:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010044:	4618      	mov	r0, r3
 8010046:	f005 fd65 	bl	8015b14 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 801004a:	687b      	ldr	r3, [r7, #4]
 801004c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010050:	687b      	ldr	r3, [r7, #4]
 8010052:	32b0      	adds	r2, #176	@ 0xb0
 8010054:	2100      	movs	r1, #0
 8010056:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return (uint8_t)USBD_OK;
 801005a:	2300      	movs	r3, #0
}
 801005c:	4618      	mov	r0, r3
 801005e:	3708      	adds	r7, #8
 8010060:	46bd      	mov	sp, r7
 8010062:	bd80      	pop	{r7, pc}
 8010064:	240000c6 	.word	0x240000c6

08010068 <USBD_HID_Setup>:
  * @param  pdev: instance
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_HID_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010068:	b580      	push	{r7, lr}
 801006a:	b086      	sub	sp, #24
 801006c:	af00      	add	r7, sp, #0
 801006e:	6078      	str	r0, [r7, #4]
 8010070:	6039      	str	r1, [r7, #0]
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010072:	687b      	ldr	r3, [r7, #4]
 8010074:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010078:	687b      	ldr	r3, [r7, #4]
 801007a:	32b0      	adds	r2, #176	@ 0xb0
 801007c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010080:	60fb      	str	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 8010082:	2300      	movs	r3, #0
 8010084:	75fb      	strb	r3, [r7, #23]
  uint16_t len;
  uint8_t *pbuf;
  uint16_t status_info = 0U;
 8010086:	2300      	movs	r3, #0
 8010088:	817b      	strh	r3, [r7, #10]

  if (hhid == NULL)
 801008a:	68fb      	ldr	r3, [r7, #12]
 801008c:	2b00      	cmp	r3, #0
 801008e:	d101      	bne.n	8010094 <USBD_HID_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 8010090:	2303      	movs	r3, #3
 8010092:	e0e8      	b.n	8010266 <USBD_HID_Setup+0x1fe>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010094:	683b      	ldr	r3, [r7, #0]
 8010096:	781b      	ldrb	r3, [r3, #0]
 8010098:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 801009c:	2b00      	cmp	r3, #0
 801009e:	d046      	beq.n	801012e <USBD_HID_Setup+0xc6>
 80100a0:	2b20      	cmp	r3, #32
 80100a2:	f040 80d8 	bne.w	8010256 <USBD_HID_Setup+0x1ee>
  {
    case USB_REQ_TYPE_CLASS :
      switch (req->bRequest)
 80100a6:	683b      	ldr	r3, [r7, #0]
 80100a8:	785b      	ldrb	r3, [r3, #1]
 80100aa:	3b02      	subs	r3, #2
 80100ac:	2b09      	cmp	r3, #9
 80100ae:	d836      	bhi.n	801011e <USBD_HID_Setup+0xb6>
 80100b0:	a201      	add	r2, pc, #4	@ (adr r2, 80100b8 <USBD_HID_Setup+0x50>)
 80100b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80100b6:	bf00      	nop
 80100b8:	0801010f 	.word	0x0801010f
 80100bc:	080100ef 	.word	0x080100ef
 80100c0:	0801011f 	.word	0x0801011f
 80100c4:	0801011f 	.word	0x0801011f
 80100c8:	0801011f 	.word	0x0801011f
 80100cc:	0801011f 	.word	0x0801011f
 80100d0:	0801011f 	.word	0x0801011f
 80100d4:	0801011f 	.word	0x0801011f
 80100d8:	080100fd 	.word	0x080100fd
 80100dc:	080100e1 	.word	0x080100e1
      {
        case USBD_HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 80100e0:	683b      	ldr	r3, [r7, #0]
 80100e2:	885b      	ldrh	r3, [r3, #2]
 80100e4:	b2db      	uxtb	r3, r3
 80100e6:	461a      	mov	r2, r3
 80100e8:	68fb      	ldr	r3, [r7, #12]
 80100ea:	601a      	str	r2, [r3, #0]
          break;
 80100ec:	e01e      	b.n	801012c <USBD_HID_Setup+0xc4>

        case USBD_HID_REQ_GET_PROTOCOL:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->Protocol, 1U);
 80100ee:	68fb      	ldr	r3, [r7, #12]
 80100f0:	2201      	movs	r2, #1
 80100f2:	4619      	mov	r1, r3
 80100f4:	6878      	ldr	r0, [r7, #4]
 80100f6:	f001 fc11 	bl	801191c <USBD_CtlSendData>
          break;
 80100fa:	e017      	b.n	801012c <USBD_HID_Setup+0xc4>

        case USBD_HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 80100fc:	683b      	ldr	r3, [r7, #0]
 80100fe:	885b      	ldrh	r3, [r3, #2]
 8010100:	0a1b      	lsrs	r3, r3, #8
 8010102:	b29b      	uxth	r3, r3
 8010104:	b2db      	uxtb	r3, r3
 8010106:	461a      	mov	r2, r3
 8010108:	68fb      	ldr	r3, [r7, #12]
 801010a:	605a      	str	r2, [r3, #4]
          break;
 801010c:	e00e      	b.n	801012c <USBD_HID_Setup+0xc4>

        case USBD_HID_REQ_GET_IDLE:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->IdleState, 1U);
 801010e:	68fb      	ldr	r3, [r7, #12]
 8010110:	3304      	adds	r3, #4
 8010112:	2201      	movs	r2, #1
 8010114:	4619      	mov	r1, r3
 8010116:	6878      	ldr	r0, [r7, #4]
 8010118:	f001 fc00 	bl	801191c <USBD_CtlSendData>
          break;
 801011c:	e006      	b.n	801012c <USBD_HID_Setup+0xc4>

        default:
          USBD_CtlError(pdev, req);
 801011e:	6839      	ldr	r1, [r7, #0]
 8010120:	6878      	ldr	r0, [r7, #4]
 8010122:	f001 fb7e 	bl	8011822 <USBD_CtlError>
          ret = USBD_FAIL;
 8010126:	2303      	movs	r3, #3
 8010128:	75fb      	strb	r3, [r7, #23]
          break;
 801012a:	bf00      	nop
      }
      break;
 801012c:	e09a      	b.n	8010264 <USBD_HID_Setup+0x1fc>
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801012e:	683b      	ldr	r3, [r7, #0]
 8010130:	785b      	ldrb	r3, [r3, #1]
 8010132:	2b0b      	cmp	r3, #11
 8010134:	f200 8086 	bhi.w	8010244 <USBD_HID_Setup+0x1dc>
 8010138:	a201      	add	r2, pc, #4	@ (adr r2, 8010140 <USBD_HID_Setup+0xd8>)
 801013a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801013e:	bf00      	nop
 8010140:	08010171 	.word	0x08010171
 8010144:	08010253 	.word	0x08010253
 8010148:	08010245 	.word	0x08010245
 801014c:	08010245 	.word	0x08010245
 8010150:	08010245 	.word	0x08010245
 8010154:	08010245 	.word	0x08010245
 8010158:	0801019b 	.word	0x0801019b
 801015c:	08010245 	.word	0x08010245
 8010160:	08010245 	.word	0x08010245
 8010164:	08010245 	.word	0x08010245
 8010168:	080101f3 	.word	0x080101f3
 801016c:	0801021d 	.word	0x0801021d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010170:	687b      	ldr	r3, [r7, #4]
 8010172:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010176:	b2db      	uxtb	r3, r3
 8010178:	2b03      	cmp	r3, #3
 801017a:	d107      	bne.n	801018c <USBD_HID_Setup+0x124>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 801017c:	f107 030a 	add.w	r3, r7, #10
 8010180:	2202      	movs	r2, #2
 8010182:	4619      	mov	r1, r3
 8010184:	6878      	ldr	r0, [r7, #4]
 8010186:	f001 fbc9 	bl	801191c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 801018a:	e063      	b.n	8010254 <USBD_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 801018c:	6839      	ldr	r1, [r7, #0]
 801018e:	6878      	ldr	r0, [r7, #4]
 8010190:	f001 fb47 	bl	8011822 <USBD_CtlError>
            ret = USBD_FAIL;
 8010194:	2303      	movs	r3, #3
 8010196:	75fb      	strb	r3, [r7, #23]
          break;
 8010198:	e05c      	b.n	8010254 <USBD_HID_Setup+0x1ec>

        case USB_REQ_GET_DESCRIPTOR:
          if ((req->wValue >> 8) == HID_REPORT_DESC)
 801019a:	683b      	ldr	r3, [r7, #0]
 801019c:	885b      	ldrh	r3, [r3, #2]
 801019e:	0a1b      	lsrs	r3, r3, #8
 80101a0:	b29b      	uxth	r3, r3
 80101a2:	2b22      	cmp	r3, #34	@ 0x22
 80101a4:	d108      	bne.n	80101b8 <USBD_HID_Setup+0x150>
          {
            len = MIN(HID_MOUSE_REPORT_DESC_SIZE, req->wLength);
 80101a6:	683b      	ldr	r3, [r7, #0]
 80101a8:	88db      	ldrh	r3, [r3, #6]
 80101aa:	2b4a      	cmp	r3, #74	@ 0x4a
 80101ac:	bf28      	it	cs
 80101ae:	234a      	movcs	r3, #74	@ 0x4a
 80101b0:	82bb      	strh	r3, [r7, #20]
            pbuf = HID_MOUSE_ReportDesc;
 80101b2:	4b2f      	ldr	r3, [pc, #188]	@ (8010270 <USBD_HID_Setup+0x208>)
 80101b4:	613b      	str	r3, [r7, #16]
 80101b6:	e015      	b.n	80101e4 <USBD_HID_Setup+0x17c>
          }
          else if ((req->wValue >> 8) == HID_DESCRIPTOR_TYPE)
 80101b8:	683b      	ldr	r3, [r7, #0]
 80101ba:	885b      	ldrh	r3, [r3, #2]
 80101bc:	0a1b      	lsrs	r3, r3, #8
 80101be:	b29b      	uxth	r3, r3
 80101c0:	2b21      	cmp	r3, #33	@ 0x21
 80101c2:	d108      	bne.n	80101d6 <USBD_HID_Setup+0x16e>
          {
            pbuf = USBD_HID_Desc;
 80101c4:	4b2b      	ldr	r3, [pc, #172]	@ (8010274 <USBD_HID_Setup+0x20c>)
 80101c6:	613b      	str	r3, [r7, #16]
            len = MIN(USB_HID_DESC_SIZ, req->wLength);
 80101c8:	683b      	ldr	r3, [r7, #0]
 80101ca:	88db      	ldrh	r3, [r3, #6]
 80101cc:	2b09      	cmp	r3, #9
 80101ce:	bf28      	it	cs
 80101d0:	2309      	movcs	r3, #9
 80101d2:	82bb      	strh	r3, [r7, #20]
 80101d4:	e006      	b.n	80101e4 <USBD_HID_Setup+0x17c>
          }
          else
          {
            USBD_CtlError(pdev, req);
 80101d6:	6839      	ldr	r1, [r7, #0]
 80101d8:	6878      	ldr	r0, [r7, #4]
 80101da:	f001 fb22 	bl	8011822 <USBD_CtlError>
            ret = USBD_FAIL;
 80101de:	2303      	movs	r3, #3
 80101e0:	75fb      	strb	r3, [r7, #23]
            break;
 80101e2:	e037      	b.n	8010254 <USBD_HID_Setup+0x1ec>
          }
          (void)USBD_CtlSendData(pdev, pbuf, len);
 80101e4:	8abb      	ldrh	r3, [r7, #20]
 80101e6:	461a      	mov	r2, r3
 80101e8:	6939      	ldr	r1, [r7, #16]
 80101ea:	6878      	ldr	r0, [r7, #4]
 80101ec:	f001 fb96 	bl	801191c <USBD_CtlSendData>
          break;
 80101f0:	e030      	b.n	8010254 <USBD_HID_Setup+0x1ec>

        case USB_REQ_GET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80101f2:	687b      	ldr	r3, [r7, #4]
 80101f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80101f8:	b2db      	uxtb	r3, r3
 80101fa:	2b03      	cmp	r3, #3
 80101fc:	d107      	bne.n	801020e <USBD_HID_Setup+0x1a6>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->AltSetting, 1U);
 80101fe:	68fb      	ldr	r3, [r7, #12]
 8010200:	3308      	adds	r3, #8
 8010202:	2201      	movs	r2, #1
 8010204:	4619      	mov	r1, r3
 8010206:	6878      	ldr	r0, [r7, #4]
 8010208:	f001 fb88 	bl	801191c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 801020c:	e022      	b.n	8010254 <USBD_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 801020e:	6839      	ldr	r1, [r7, #0]
 8010210:	6878      	ldr	r0, [r7, #4]
 8010212:	f001 fb06 	bl	8011822 <USBD_CtlError>
            ret = USBD_FAIL;
 8010216:	2303      	movs	r3, #3
 8010218:	75fb      	strb	r3, [r7, #23]
          break;
 801021a:	e01b      	b.n	8010254 <USBD_HID_Setup+0x1ec>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801021c:	687b      	ldr	r3, [r7, #4]
 801021e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010222:	b2db      	uxtb	r3, r3
 8010224:	2b03      	cmp	r3, #3
 8010226:	d106      	bne.n	8010236 <USBD_HID_Setup+0x1ce>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 8010228:	683b      	ldr	r3, [r7, #0]
 801022a:	885b      	ldrh	r3, [r3, #2]
 801022c:	b2db      	uxtb	r3, r3
 801022e:	461a      	mov	r2, r3
 8010230:	68fb      	ldr	r3, [r7, #12]
 8010232:	609a      	str	r2, [r3, #8]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8010234:	e00e      	b.n	8010254 <USBD_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 8010236:	6839      	ldr	r1, [r7, #0]
 8010238:	6878      	ldr	r0, [r7, #4]
 801023a:	f001 faf2 	bl	8011822 <USBD_CtlError>
            ret = USBD_FAIL;
 801023e:	2303      	movs	r3, #3
 8010240:	75fb      	strb	r3, [r7, #23]
          break;
 8010242:	e007      	b.n	8010254 <USBD_HID_Setup+0x1ec>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8010244:	6839      	ldr	r1, [r7, #0]
 8010246:	6878      	ldr	r0, [r7, #4]
 8010248:	f001 faeb 	bl	8011822 <USBD_CtlError>
          ret = USBD_FAIL;
 801024c:	2303      	movs	r3, #3
 801024e:	75fb      	strb	r3, [r7, #23]
          break;
 8010250:	e000      	b.n	8010254 <USBD_HID_Setup+0x1ec>
          break;
 8010252:	bf00      	nop
      }
      break;
 8010254:	e006      	b.n	8010264 <USBD_HID_Setup+0x1fc>

    default:
      USBD_CtlError(pdev, req);
 8010256:	6839      	ldr	r1, [r7, #0]
 8010258:	6878      	ldr	r0, [r7, #4]
 801025a:	f001 fae2 	bl	8011822 <USBD_CtlError>
      ret = USBD_FAIL;
 801025e:	2303      	movs	r3, #3
 8010260:	75fb      	strb	r3, [r7, #23]
      break;
 8010262:	bf00      	nop
  }

  return (uint8_t)ret;
 8010264:	7dfb      	ldrb	r3, [r7, #23]
}
 8010266:	4618      	mov	r0, r3
 8010268:	3718      	adds	r7, #24
 801026a:	46bd      	mov	sp, r7
 801026c:	bd80      	pop	{r7, pc}
 801026e:	bf00      	nop
 8010270:	2400007c 	.word	0x2400007c
 8010274:	24000064 	.word	0x24000064

08010278 <USBD_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetFSCfgDesc(uint16_t *length)
{
 8010278:	b580      	push	{r7, lr}
 801027a:	b084      	sub	sp, #16
 801027c:	af00      	add	r7, sp, #0
 801027e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 8010280:	2181      	movs	r1, #129	@ 0x81
 8010282:	4809      	ldr	r0, [pc, #36]	@ (80102a8 <USBD_HID_GetFSCfgDesc+0x30>)
 8010284:	f000 fc6c 	bl	8010b60 <USBD_GetEpDesc>
 8010288:	60f8      	str	r0, [r7, #12]

  if (pEpDesc != NULL)
 801028a:	68fb      	ldr	r3, [r7, #12]
 801028c:	2b00      	cmp	r3, #0
 801028e:	d002      	beq.n	8010296 <USBD_HID_GetFSCfgDesc+0x1e>
  {
    pEpDesc->bInterval = HID_FS_BINTERVAL;
 8010290:	68fb      	ldr	r3, [r7, #12]
 8010292:	220a      	movs	r2, #10
 8010294:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 8010296:	687b      	ldr	r3, [r7, #4]
 8010298:	2222      	movs	r2, #34	@ 0x22
 801029a:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgDesc;
 801029c:	4b02      	ldr	r3, [pc, #8]	@ (80102a8 <USBD_HID_GetFSCfgDesc+0x30>)
}
 801029e:	4618      	mov	r0, r3
 80102a0:	3710      	adds	r7, #16
 80102a2:	46bd      	mov	sp, r7
 80102a4:	bd80      	pop	{r7, pc}
 80102a6:	bf00      	nop
 80102a8:	24000040 	.word	0x24000040

080102ac <USBD_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetHSCfgDesc(uint16_t *length)
{
 80102ac:	b580      	push	{r7, lr}
 80102ae:	b084      	sub	sp, #16
 80102b0:	af00      	add	r7, sp, #0
 80102b2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 80102b4:	2181      	movs	r1, #129	@ 0x81
 80102b6:	4809      	ldr	r0, [pc, #36]	@ (80102dc <USBD_HID_GetHSCfgDesc+0x30>)
 80102b8:	f000 fc52 	bl	8010b60 <USBD_GetEpDesc>
 80102bc:	60f8      	str	r0, [r7, #12]

  if (pEpDesc != NULL)
 80102be:	68fb      	ldr	r3, [r7, #12]
 80102c0:	2b00      	cmp	r3, #0
 80102c2:	d002      	beq.n	80102ca <USBD_HID_GetHSCfgDesc+0x1e>
  {
    pEpDesc->bInterval = HID_HS_BINTERVAL;
 80102c4:	68fb      	ldr	r3, [r7, #12]
 80102c6:	2207      	movs	r2, #7
 80102c8:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 80102ca:	687b      	ldr	r3, [r7, #4]
 80102cc:	2222      	movs	r2, #34	@ 0x22
 80102ce:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgDesc;
 80102d0:	4b02      	ldr	r3, [pc, #8]	@ (80102dc <USBD_HID_GetHSCfgDesc+0x30>)
}
 80102d2:	4618      	mov	r0, r3
 80102d4:	3710      	adds	r7, #16
 80102d6:	46bd      	mov	sp, r7
 80102d8:	bd80      	pop	{r7, pc}
 80102da:	bf00      	nop
 80102dc:	24000040 	.word	0x24000040

080102e0 <USBD_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80102e0:	b580      	push	{r7, lr}
 80102e2:	b084      	sub	sp, #16
 80102e4:	af00      	add	r7, sp, #0
 80102e6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 80102e8:	2181      	movs	r1, #129	@ 0x81
 80102ea:	4809      	ldr	r0, [pc, #36]	@ (8010310 <USBD_HID_GetOtherSpeedCfgDesc+0x30>)
 80102ec:	f000 fc38 	bl	8010b60 <USBD_GetEpDesc>
 80102f0:	60f8      	str	r0, [r7, #12]

  if (pEpDesc != NULL)
 80102f2:	68fb      	ldr	r3, [r7, #12]
 80102f4:	2b00      	cmp	r3, #0
 80102f6:	d002      	beq.n	80102fe <USBD_HID_GetOtherSpeedCfgDesc+0x1e>
  {
    pEpDesc->bInterval = HID_FS_BINTERVAL;
 80102f8:	68fb      	ldr	r3, [r7, #12]
 80102fa:	220a      	movs	r2, #10
 80102fc:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 80102fe:	687b      	ldr	r3, [r7, #4]
 8010300:	2222      	movs	r2, #34	@ 0x22
 8010302:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgDesc;
 8010304:	4b02      	ldr	r3, [pc, #8]	@ (8010310 <USBD_HID_GetOtherSpeedCfgDesc+0x30>)
}
 8010306:	4618      	mov	r0, r3
 8010308:	3710      	adds	r7, #16
 801030a:	46bd      	mov	sp, r7
 801030c:	bd80      	pop	{r7, pc}
 801030e:	bf00      	nop
 8010310:	24000040 	.word	0x24000040

08010314 <USBD_HID_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_HID_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8010314:	b480      	push	{r7}
 8010316:	b083      	sub	sp, #12
 8010318:	af00      	add	r7, sp, #0
 801031a:	6078      	str	r0, [r7, #4]
 801031c:	460b      	mov	r3, r1
 801031e:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId])->state = USBD_HID_IDLE;
 8010320:	687b      	ldr	r3, [r7, #4]
 8010322:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010326:	687b      	ldr	r3, [r7, #4]
 8010328:	32b0      	adds	r2, #176	@ 0xb0
 801032a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801032e:	2200      	movs	r2, #0
 8010330:	731a      	strb	r2, [r3, #12]

  return (uint8_t)USBD_OK;
 8010332:	2300      	movs	r3, #0
}
 8010334:	4618      	mov	r0, r3
 8010336:	370c      	adds	r7, #12
 8010338:	46bd      	mov	sp, r7
 801033a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801033e:	4770      	bx	lr

08010340 <USBD_HID_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 8010340:	b480      	push	{r7}
 8010342:	b083      	sub	sp, #12
 8010344:	af00      	add	r7, sp, #0
 8010346:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_HID_DeviceQualifierDesc);
 8010348:	687b      	ldr	r3, [r7, #4]
 801034a:	220a      	movs	r2, #10
 801034c:	801a      	strh	r2, [r3, #0]

  return USBD_HID_DeviceQualifierDesc;
 801034e:	4b03      	ldr	r3, [pc, #12]	@ (801035c <USBD_HID_GetDeviceQualifierDesc+0x1c>)
}
 8010350:	4618      	mov	r0, r3
 8010352:	370c      	adds	r7, #12
 8010354:	46bd      	mov	sp, r7
 8010356:	f85d 7b04 	ldr.w	r7, [sp], #4
 801035a:	4770      	bx	lr
 801035c:	24000070 	.word	0x24000070

08010360 <USBD_MIDI_GetState>:
  *         Get MIDI State
  * @param  pdev: device instance
  * @retval usb state  (MIDI_IDLE, MIDI_BUSY)
  */
uint8_t USBD_MIDI_GetState(USBD_HandleTypeDef  *pdev)
{
 8010360:	b480      	push	{r7}
 8010362:	b083      	sub	sp, #12
 8010364:	af00      	add	r7, sp, #0
 8010366:	6078      	str	r0, [r7, #4]
  return ((USBD_MIDI_HandleTypeDef *)pdev->pClassData)->state;
 8010368:	687b      	ldr	r3, [r7, #4]
 801036a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801036e:	7b1b      	ldrb	r3, [r3, #12]
}
 8010370:	4618      	mov	r0, r3
 8010372:	370c      	adds	r7, #12
 8010374:	46bd      	mov	sp, r7
 8010376:	f85d 7b04 	ldr.w	r7, [sp], #4
 801037a:	4770      	bx	lr

0801037c <USBD_MIDI_SendPackets>:
  * @retval status
  */
uint8_t USBD_MIDI_SendPackets(USBD_HandleTypeDef  *pdev, 
                                 uint8_t *data,
                                 uint16_t len)
{
 801037c:	b580      	push	{r7, lr}
 801037e:	b086      	sub	sp, #24
 8010380:	af00      	add	r7, sp, #0
 8010382:	60f8      	str	r0, [r7, #12]
 8010384:	60b9      	str	r1, [r7, #8]
 8010386:	4613      	mov	r3, r2
 8010388:	80fb      	strh	r3, [r7, #6]
  USBD_MIDI_HandleTypeDef *hmidi = pdev->pClassData;
 801038a:	68fb      	ldr	r3, [r7, #12]
 801038c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8010390:	617b      	str	r3, [r7, #20]
  
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010392:	68fb      	ldr	r3, [r7, #12]
 8010394:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010398:	b2db      	uxtb	r3, r3
 801039a:	2b03      	cmp	r3, #3
 801039c:	d10c      	bne.n	80103b8 <USBD_MIDI_SendPackets+0x3c>
  {
    if(hmidi->state == MIDI_IDLE)
 801039e:	697b      	ldr	r3, [r7, #20]
 80103a0:	7b1b      	ldrb	r3, [r3, #12]
 80103a2:	2b00      	cmp	r3, #0
 80103a4:	d108      	bne.n	80103b8 <USBD_MIDI_SendPackets+0x3c>
    {
      hmidi->state = MIDI_BUSY;
 80103a6:	697b      	ldr	r3, [r7, #20]
 80103a8:	2201      	movs	r2, #1
 80103aa:	731a      	strb	r2, [r3, #12]
      USBD_LL_Transmit(pdev, MIDI_EPIN_ADDR, data, len);
 80103ac:	88fb      	ldrh	r3, [r7, #6]
 80103ae:	68ba      	ldr	r2, [r7, #8]
 80103b0:	2181      	movs	r1, #129	@ 0x81
 80103b2:	68f8      	ldr	r0, [r7, #12]
 80103b4:	f005 fb5d 	bl	8015a72 <USBD_LL_Transmit>
    }
  }
  return USBD_OK;
 80103b8:	2300      	movs	r3, #0
}
 80103ba:	4618      	mov	r0, r3
 80103bc:	3718      	adds	r7, #24
 80103be:	46bd      	mov	sp, r7
 80103c0:	bd80      	pop	{r7, pc}

080103c2 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80103c2:	b580      	push	{r7, lr}
 80103c4:	b086      	sub	sp, #24
 80103c6:	af00      	add	r7, sp, #0
 80103c8:	60f8      	str	r0, [r7, #12]
 80103ca:	60b9      	str	r1, [r7, #8]
 80103cc:	4613      	mov	r3, r2
 80103ce:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80103d0:	68fb      	ldr	r3, [r7, #12]
 80103d2:	2b00      	cmp	r3, #0
 80103d4:	d101      	bne.n	80103da <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80103d6:	2303      	movs	r3, #3
 80103d8:	e01f      	b.n	801041a <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80103da:	68fb      	ldr	r3, [r7, #12]
 80103dc:	2200      	movs	r2, #0
 80103de:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80103e2:	68fb      	ldr	r3, [r7, #12]
 80103e4:	2200      	movs	r2, #0
 80103e6:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80103ea:	68fb      	ldr	r3, [r7, #12]
 80103ec:	2200      	movs	r2, #0
 80103ee:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80103f2:	68bb      	ldr	r3, [r7, #8]
 80103f4:	2b00      	cmp	r3, #0
 80103f6:	d003      	beq.n	8010400 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80103f8:	68fb      	ldr	r3, [r7, #12]
 80103fa:	68ba      	ldr	r2, [r7, #8]
 80103fc:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8010400:	68fb      	ldr	r3, [r7, #12]
 8010402:	2201      	movs	r2, #1
 8010404:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8010408:	68fb      	ldr	r3, [r7, #12]
 801040a:	79fa      	ldrb	r2, [r7, #7]
 801040c:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 801040e:	68f8      	ldr	r0, [r7, #12]
 8010410:	f005 f9f6 	bl	8015800 <USBD_LL_Init>
 8010414:	4603      	mov	r3, r0
 8010416:	75fb      	strb	r3, [r7, #23]

  return ret;
 8010418:	7dfb      	ldrb	r3, [r7, #23]
}
 801041a:	4618      	mov	r0, r3
 801041c:	3718      	adds	r7, #24
 801041e:	46bd      	mov	sp, r7
 8010420:	bd80      	pop	{r7, pc}

08010422 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8010422:	b580      	push	{r7, lr}
 8010424:	b084      	sub	sp, #16
 8010426:	af00      	add	r7, sp, #0
 8010428:	6078      	str	r0, [r7, #4]
 801042a:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801042c:	2300      	movs	r3, #0
 801042e:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8010430:	683b      	ldr	r3, [r7, #0]
 8010432:	2b00      	cmp	r3, #0
 8010434:	d101      	bne.n	801043a <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8010436:	2303      	movs	r3, #3
 8010438:	e025      	b.n	8010486 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 801043a:	687b      	ldr	r3, [r7, #4]
 801043c:	683a      	ldr	r2, [r7, #0]
 801043e:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8010442:	687b      	ldr	r3, [r7, #4]
 8010444:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010448:	687b      	ldr	r3, [r7, #4]
 801044a:	32ae      	adds	r2, #174	@ 0xae
 801044c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010450:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010452:	2b00      	cmp	r3, #0
 8010454:	d00f      	beq.n	8010476 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8010456:	687b      	ldr	r3, [r7, #4]
 8010458:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801045c:	687b      	ldr	r3, [r7, #4]
 801045e:	32ae      	adds	r2, #174	@ 0xae
 8010460:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010464:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010466:	f107 020e 	add.w	r2, r7, #14
 801046a:	4610      	mov	r0, r2
 801046c:	4798      	blx	r3
 801046e:	4602      	mov	r2, r0
 8010470:	687b      	ldr	r3, [r7, #4]
 8010472:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8010476:	687b      	ldr	r3, [r7, #4]
 8010478:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 801047c:	1c5a      	adds	r2, r3, #1
 801047e:	687b      	ldr	r3, [r7, #4]
 8010480:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8010484:	2300      	movs	r3, #0
}
 8010486:	4618      	mov	r0, r3
 8010488:	3710      	adds	r7, #16
 801048a:	46bd      	mov	sp, r7
 801048c:	bd80      	pop	{r7, pc}

0801048e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 801048e:	b580      	push	{r7, lr}
 8010490:	b082      	sub	sp, #8
 8010492:	af00      	add	r7, sp, #0
 8010494:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8010496:	6878      	ldr	r0, [r7, #4]
 8010498:	f005 fa02 	bl	80158a0 <USBD_LL_Start>
 801049c:	4603      	mov	r3, r0
}
 801049e:	4618      	mov	r0, r3
 80104a0:	3708      	adds	r7, #8
 80104a2:	46bd      	mov	sp, r7
 80104a4:	bd80      	pop	{r7, pc}

080104a6 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80104a6:	b480      	push	{r7}
 80104a8:	b083      	sub	sp, #12
 80104aa:	af00      	add	r7, sp, #0
 80104ac:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80104ae:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80104b0:	4618      	mov	r0, r3
 80104b2:	370c      	adds	r7, #12
 80104b4:	46bd      	mov	sp, r7
 80104b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104ba:	4770      	bx	lr

080104bc <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80104bc:	b580      	push	{r7, lr}
 80104be:	b084      	sub	sp, #16
 80104c0:	af00      	add	r7, sp, #0
 80104c2:	6078      	str	r0, [r7, #4]
 80104c4:	460b      	mov	r3, r1
 80104c6:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80104c8:	2300      	movs	r3, #0
 80104ca:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80104cc:	687b      	ldr	r3, [r7, #4]
 80104ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80104d2:	2b00      	cmp	r3, #0
 80104d4:	d009      	beq.n	80104ea <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80104d6:	687b      	ldr	r3, [r7, #4]
 80104d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80104dc:	681b      	ldr	r3, [r3, #0]
 80104de:	78fa      	ldrb	r2, [r7, #3]
 80104e0:	4611      	mov	r1, r2
 80104e2:	6878      	ldr	r0, [r7, #4]
 80104e4:	4798      	blx	r3
 80104e6:	4603      	mov	r3, r0
 80104e8:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80104ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80104ec:	4618      	mov	r0, r3
 80104ee:	3710      	adds	r7, #16
 80104f0:	46bd      	mov	sp, r7
 80104f2:	bd80      	pop	{r7, pc}

080104f4 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80104f4:	b580      	push	{r7, lr}
 80104f6:	b084      	sub	sp, #16
 80104f8:	af00      	add	r7, sp, #0
 80104fa:	6078      	str	r0, [r7, #4]
 80104fc:	460b      	mov	r3, r1
 80104fe:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8010500:	2300      	movs	r3, #0
 8010502:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8010504:	687b      	ldr	r3, [r7, #4]
 8010506:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801050a:	685b      	ldr	r3, [r3, #4]
 801050c:	78fa      	ldrb	r2, [r7, #3]
 801050e:	4611      	mov	r1, r2
 8010510:	6878      	ldr	r0, [r7, #4]
 8010512:	4798      	blx	r3
 8010514:	4603      	mov	r3, r0
 8010516:	2b00      	cmp	r3, #0
 8010518:	d001      	beq.n	801051e <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 801051a:	2303      	movs	r3, #3
 801051c:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 801051e:	7bfb      	ldrb	r3, [r7, #15]
}
 8010520:	4618      	mov	r0, r3
 8010522:	3710      	adds	r7, #16
 8010524:	46bd      	mov	sp, r7
 8010526:	bd80      	pop	{r7, pc}

08010528 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8010528:	b580      	push	{r7, lr}
 801052a:	b084      	sub	sp, #16
 801052c:	af00      	add	r7, sp, #0
 801052e:	6078      	str	r0, [r7, #4]
 8010530:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8010532:	687b      	ldr	r3, [r7, #4]
 8010534:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8010538:	6839      	ldr	r1, [r7, #0]
 801053a:	4618      	mov	r0, r3
 801053c:	f001 f937 	bl	80117ae <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8010540:	687b      	ldr	r3, [r7, #4]
 8010542:	2201      	movs	r2, #1
 8010544:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8010548:	687b      	ldr	r3, [r7, #4]
 801054a:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 801054e:	461a      	mov	r2, r3
 8010550:	687b      	ldr	r3, [r7, #4]
 8010552:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8010556:	687b      	ldr	r3, [r7, #4]
 8010558:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 801055c:	f003 031f 	and.w	r3, r3, #31
 8010560:	2b02      	cmp	r3, #2
 8010562:	d01a      	beq.n	801059a <USBD_LL_SetupStage+0x72>
 8010564:	2b02      	cmp	r3, #2
 8010566:	d822      	bhi.n	80105ae <USBD_LL_SetupStage+0x86>
 8010568:	2b00      	cmp	r3, #0
 801056a:	d002      	beq.n	8010572 <USBD_LL_SetupStage+0x4a>
 801056c:	2b01      	cmp	r3, #1
 801056e:	d00a      	beq.n	8010586 <USBD_LL_SetupStage+0x5e>
 8010570:	e01d      	b.n	80105ae <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8010572:	687b      	ldr	r3, [r7, #4]
 8010574:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8010578:	4619      	mov	r1, r3
 801057a:	6878      	ldr	r0, [r7, #4]
 801057c:	f000 fb64 	bl	8010c48 <USBD_StdDevReq>
 8010580:	4603      	mov	r3, r0
 8010582:	73fb      	strb	r3, [r7, #15]
      break;
 8010584:	e020      	b.n	80105c8 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8010586:	687b      	ldr	r3, [r7, #4]
 8010588:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801058c:	4619      	mov	r1, r3
 801058e:	6878      	ldr	r0, [r7, #4]
 8010590:	f000 fbcc 	bl	8010d2c <USBD_StdItfReq>
 8010594:	4603      	mov	r3, r0
 8010596:	73fb      	strb	r3, [r7, #15]
      break;
 8010598:	e016      	b.n	80105c8 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 801059a:	687b      	ldr	r3, [r7, #4]
 801059c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80105a0:	4619      	mov	r1, r3
 80105a2:	6878      	ldr	r0, [r7, #4]
 80105a4:	f000 fc2e 	bl	8010e04 <USBD_StdEPReq>
 80105a8:	4603      	mov	r3, r0
 80105aa:	73fb      	strb	r3, [r7, #15]
      break;
 80105ac:	e00c      	b.n	80105c8 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80105ae:	687b      	ldr	r3, [r7, #4]
 80105b0:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80105b4:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80105b8:	b2db      	uxtb	r3, r3
 80105ba:	4619      	mov	r1, r3
 80105bc:	6878      	ldr	r0, [r7, #4]
 80105be:	f005 f9cf 	bl	8015960 <USBD_LL_StallEP>
 80105c2:	4603      	mov	r3, r0
 80105c4:	73fb      	strb	r3, [r7, #15]
      break;
 80105c6:	bf00      	nop
  }

  return ret;
 80105c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80105ca:	4618      	mov	r0, r3
 80105cc:	3710      	adds	r7, #16
 80105ce:	46bd      	mov	sp, r7
 80105d0:	bd80      	pop	{r7, pc}

080105d2 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80105d2:	b580      	push	{r7, lr}
 80105d4:	b086      	sub	sp, #24
 80105d6:	af00      	add	r7, sp, #0
 80105d8:	60f8      	str	r0, [r7, #12]
 80105da:	460b      	mov	r3, r1
 80105dc:	607a      	str	r2, [r7, #4]
 80105de:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80105e0:	2300      	movs	r3, #0
 80105e2:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 80105e4:	7afb      	ldrb	r3, [r7, #11]
 80105e6:	2b00      	cmp	r3, #0
 80105e8:	d16e      	bne.n	80106c8 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80105ea:	68fb      	ldr	r3, [r7, #12]
 80105ec:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80105f0:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80105f2:	68fb      	ldr	r3, [r7, #12]
 80105f4:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80105f8:	2b03      	cmp	r3, #3
 80105fa:	f040 8098 	bne.w	801072e <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80105fe:	693b      	ldr	r3, [r7, #16]
 8010600:	689a      	ldr	r2, [r3, #8]
 8010602:	693b      	ldr	r3, [r7, #16]
 8010604:	68db      	ldr	r3, [r3, #12]
 8010606:	429a      	cmp	r2, r3
 8010608:	d913      	bls.n	8010632 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 801060a:	693b      	ldr	r3, [r7, #16]
 801060c:	689a      	ldr	r2, [r3, #8]
 801060e:	693b      	ldr	r3, [r7, #16]
 8010610:	68db      	ldr	r3, [r3, #12]
 8010612:	1ad2      	subs	r2, r2, r3
 8010614:	693b      	ldr	r3, [r7, #16]
 8010616:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8010618:	693b      	ldr	r3, [r7, #16]
 801061a:	68da      	ldr	r2, [r3, #12]
 801061c:	693b      	ldr	r3, [r7, #16]
 801061e:	689b      	ldr	r3, [r3, #8]
 8010620:	4293      	cmp	r3, r2
 8010622:	bf28      	it	cs
 8010624:	4613      	movcs	r3, r2
 8010626:	461a      	mov	r2, r3
 8010628:	6879      	ldr	r1, [r7, #4]
 801062a:	68f8      	ldr	r0, [r7, #12]
 801062c:	f001 f9a2 	bl	8011974 <USBD_CtlContinueRx>
 8010630:	e07d      	b.n	801072e <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8010632:	68fb      	ldr	r3, [r7, #12]
 8010634:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8010638:	f003 031f 	and.w	r3, r3, #31
 801063c:	2b02      	cmp	r3, #2
 801063e:	d014      	beq.n	801066a <USBD_LL_DataOutStage+0x98>
 8010640:	2b02      	cmp	r3, #2
 8010642:	d81d      	bhi.n	8010680 <USBD_LL_DataOutStage+0xae>
 8010644:	2b00      	cmp	r3, #0
 8010646:	d002      	beq.n	801064e <USBD_LL_DataOutStage+0x7c>
 8010648:	2b01      	cmp	r3, #1
 801064a:	d003      	beq.n	8010654 <USBD_LL_DataOutStage+0x82>
 801064c:	e018      	b.n	8010680 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 801064e:	2300      	movs	r3, #0
 8010650:	75bb      	strb	r3, [r7, #22]
            break;
 8010652:	e018      	b.n	8010686 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8010654:	68fb      	ldr	r3, [r7, #12]
 8010656:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 801065a:	b2db      	uxtb	r3, r3
 801065c:	4619      	mov	r1, r3
 801065e:	68f8      	ldr	r0, [r7, #12]
 8010660:	f000 fa64 	bl	8010b2c <USBD_CoreFindIF>
 8010664:	4603      	mov	r3, r0
 8010666:	75bb      	strb	r3, [r7, #22]
            break;
 8010668:	e00d      	b.n	8010686 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 801066a:	68fb      	ldr	r3, [r7, #12]
 801066c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8010670:	b2db      	uxtb	r3, r3
 8010672:	4619      	mov	r1, r3
 8010674:	68f8      	ldr	r0, [r7, #12]
 8010676:	f000 fa66 	bl	8010b46 <USBD_CoreFindEP>
 801067a:	4603      	mov	r3, r0
 801067c:	75bb      	strb	r3, [r7, #22]
            break;
 801067e:	e002      	b.n	8010686 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8010680:	2300      	movs	r3, #0
 8010682:	75bb      	strb	r3, [r7, #22]
            break;
 8010684:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8010686:	7dbb      	ldrb	r3, [r7, #22]
 8010688:	2b00      	cmp	r3, #0
 801068a:	d119      	bne.n	80106c0 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801068c:	68fb      	ldr	r3, [r7, #12]
 801068e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010692:	b2db      	uxtb	r3, r3
 8010694:	2b03      	cmp	r3, #3
 8010696:	d113      	bne.n	80106c0 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8010698:	7dba      	ldrb	r2, [r7, #22]
 801069a:	68fb      	ldr	r3, [r7, #12]
 801069c:	32ae      	adds	r2, #174	@ 0xae
 801069e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80106a2:	691b      	ldr	r3, [r3, #16]
 80106a4:	2b00      	cmp	r3, #0
 80106a6:	d00b      	beq.n	80106c0 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 80106a8:	7dba      	ldrb	r2, [r7, #22]
 80106aa:	68fb      	ldr	r3, [r7, #12]
 80106ac:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80106b0:	7dba      	ldrb	r2, [r7, #22]
 80106b2:	68fb      	ldr	r3, [r7, #12]
 80106b4:	32ae      	adds	r2, #174	@ 0xae
 80106b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80106ba:	691b      	ldr	r3, [r3, #16]
 80106bc:	68f8      	ldr	r0, [r7, #12]
 80106be:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80106c0:	68f8      	ldr	r0, [r7, #12]
 80106c2:	f001 f968 	bl	8011996 <USBD_CtlSendStatus>
 80106c6:	e032      	b.n	801072e <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80106c8:	7afb      	ldrb	r3, [r7, #11]
 80106ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80106ce:	b2db      	uxtb	r3, r3
 80106d0:	4619      	mov	r1, r3
 80106d2:	68f8      	ldr	r0, [r7, #12]
 80106d4:	f000 fa37 	bl	8010b46 <USBD_CoreFindEP>
 80106d8:	4603      	mov	r3, r0
 80106da:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80106dc:	7dbb      	ldrb	r3, [r7, #22]
 80106de:	2bff      	cmp	r3, #255	@ 0xff
 80106e0:	d025      	beq.n	801072e <USBD_LL_DataOutStage+0x15c>
 80106e2:	7dbb      	ldrb	r3, [r7, #22]
 80106e4:	2b00      	cmp	r3, #0
 80106e6:	d122      	bne.n	801072e <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80106e8:	68fb      	ldr	r3, [r7, #12]
 80106ea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80106ee:	b2db      	uxtb	r3, r3
 80106f0:	2b03      	cmp	r3, #3
 80106f2:	d117      	bne.n	8010724 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80106f4:	7dba      	ldrb	r2, [r7, #22]
 80106f6:	68fb      	ldr	r3, [r7, #12]
 80106f8:	32ae      	adds	r2, #174	@ 0xae
 80106fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80106fe:	699b      	ldr	r3, [r3, #24]
 8010700:	2b00      	cmp	r3, #0
 8010702:	d00f      	beq.n	8010724 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8010704:	7dba      	ldrb	r2, [r7, #22]
 8010706:	68fb      	ldr	r3, [r7, #12]
 8010708:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 801070c:	7dba      	ldrb	r2, [r7, #22]
 801070e:	68fb      	ldr	r3, [r7, #12]
 8010710:	32ae      	adds	r2, #174	@ 0xae
 8010712:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010716:	699b      	ldr	r3, [r3, #24]
 8010718:	7afa      	ldrb	r2, [r7, #11]
 801071a:	4611      	mov	r1, r2
 801071c:	68f8      	ldr	r0, [r7, #12]
 801071e:	4798      	blx	r3
 8010720:	4603      	mov	r3, r0
 8010722:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8010724:	7dfb      	ldrb	r3, [r7, #23]
 8010726:	2b00      	cmp	r3, #0
 8010728:	d001      	beq.n	801072e <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 801072a:	7dfb      	ldrb	r3, [r7, #23]
 801072c:	e000      	b.n	8010730 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 801072e:	2300      	movs	r3, #0
}
 8010730:	4618      	mov	r0, r3
 8010732:	3718      	adds	r7, #24
 8010734:	46bd      	mov	sp, r7
 8010736:	bd80      	pop	{r7, pc}

08010738 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8010738:	b580      	push	{r7, lr}
 801073a:	b086      	sub	sp, #24
 801073c:	af00      	add	r7, sp, #0
 801073e:	60f8      	str	r0, [r7, #12]
 8010740:	460b      	mov	r3, r1
 8010742:	607a      	str	r2, [r7, #4]
 8010744:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8010746:	7afb      	ldrb	r3, [r7, #11]
 8010748:	2b00      	cmp	r3, #0
 801074a:	d16f      	bne.n	801082c <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 801074c:	68fb      	ldr	r3, [r7, #12]
 801074e:	3314      	adds	r3, #20
 8010750:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8010752:	68fb      	ldr	r3, [r7, #12]
 8010754:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8010758:	2b02      	cmp	r3, #2
 801075a:	d15a      	bne.n	8010812 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 801075c:	693b      	ldr	r3, [r7, #16]
 801075e:	689a      	ldr	r2, [r3, #8]
 8010760:	693b      	ldr	r3, [r7, #16]
 8010762:	68db      	ldr	r3, [r3, #12]
 8010764:	429a      	cmp	r2, r3
 8010766:	d914      	bls.n	8010792 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8010768:	693b      	ldr	r3, [r7, #16]
 801076a:	689a      	ldr	r2, [r3, #8]
 801076c:	693b      	ldr	r3, [r7, #16]
 801076e:	68db      	ldr	r3, [r3, #12]
 8010770:	1ad2      	subs	r2, r2, r3
 8010772:	693b      	ldr	r3, [r7, #16]
 8010774:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8010776:	693b      	ldr	r3, [r7, #16]
 8010778:	689b      	ldr	r3, [r3, #8]
 801077a:	461a      	mov	r2, r3
 801077c:	6879      	ldr	r1, [r7, #4]
 801077e:	68f8      	ldr	r0, [r7, #12]
 8010780:	f001 f8e7 	bl	8011952 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010784:	2300      	movs	r3, #0
 8010786:	2200      	movs	r2, #0
 8010788:	2100      	movs	r1, #0
 801078a:	68f8      	ldr	r0, [r7, #12]
 801078c:	f005 f992 	bl	8015ab4 <USBD_LL_PrepareReceive>
 8010790:	e03f      	b.n	8010812 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8010792:	693b      	ldr	r3, [r7, #16]
 8010794:	68da      	ldr	r2, [r3, #12]
 8010796:	693b      	ldr	r3, [r7, #16]
 8010798:	689b      	ldr	r3, [r3, #8]
 801079a:	429a      	cmp	r2, r3
 801079c:	d11c      	bne.n	80107d8 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 801079e:	693b      	ldr	r3, [r7, #16]
 80107a0:	685a      	ldr	r2, [r3, #4]
 80107a2:	693b      	ldr	r3, [r7, #16]
 80107a4:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80107a6:	429a      	cmp	r2, r3
 80107a8:	d316      	bcc.n	80107d8 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80107aa:	693b      	ldr	r3, [r7, #16]
 80107ac:	685a      	ldr	r2, [r3, #4]
 80107ae:	68fb      	ldr	r3, [r7, #12]
 80107b0:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80107b4:	429a      	cmp	r2, r3
 80107b6:	d20f      	bcs.n	80107d8 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80107b8:	2200      	movs	r2, #0
 80107ba:	2100      	movs	r1, #0
 80107bc:	68f8      	ldr	r0, [r7, #12]
 80107be:	f001 f8c8 	bl	8011952 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80107c2:	68fb      	ldr	r3, [r7, #12]
 80107c4:	2200      	movs	r2, #0
 80107c6:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80107ca:	2300      	movs	r3, #0
 80107cc:	2200      	movs	r2, #0
 80107ce:	2100      	movs	r1, #0
 80107d0:	68f8      	ldr	r0, [r7, #12]
 80107d2:	f005 f96f 	bl	8015ab4 <USBD_LL_PrepareReceive>
 80107d6:	e01c      	b.n	8010812 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80107d8:	68fb      	ldr	r3, [r7, #12]
 80107da:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80107de:	b2db      	uxtb	r3, r3
 80107e0:	2b03      	cmp	r3, #3
 80107e2:	d10f      	bne.n	8010804 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80107e4:	68fb      	ldr	r3, [r7, #12]
 80107e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80107ea:	68db      	ldr	r3, [r3, #12]
 80107ec:	2b00      	cmp	r3, #0
 80107ee:	d009      	beq.n	8010804 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 80107f0:	68fb      	ldr	r3, [r7, #12]
 80107f2:	2200      	movs	r2, #0
 80107f4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80107f8:	68fb      	ldr	r3, [r7, #12]
 80107fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80107fe:	68db      	ldr	r3, [r3, #12]
 8010800:	68f8      	ldr	r0, [r7, #12]
 8010802:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8010804:	2180      	movs	r1, #128	@ 0x80
 8010806:	68f8      	ldr	r0, [r7, #12]
 8010808:	f005 f8aa 	bl	8015960 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 801080c:	68f8      	ldr	r0, [r7, #12]
 801080e:	f001 f8d5 	bl	80119bc <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8010812:	68fb      	ldr	r3, [r7, #12]
 8010814:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8010818:	2b00      	cmp	r3, #0
 801081a:	d03a      	beq.n	8010892 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 801081c:	68f8      	ldr	r0, [r7, #12]
 801081e:	f7ff fe42 	bl	80104a6 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8010822:	68fb      	ldr	r3, [r7, #12]
 8010824:	2200      	movs	r2, #0
 8010826:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 801082a:	e032      	b.n	8010892 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 801082c:	7afb      	ldrb	r3, [r7, #11]
 801082e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8010832:	b2db      	uxtb	r3, r3
 8010834:	4619      	mov	r1, r3
 8010836:	68f8      	ldr	r0, [r7, #12]
 8010838:	f000 f985 	bl	8010b46 <USBD_CoreFindEP>
 801083c:	4603      	mov	r3, r0
 801083e:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8010840:	7dfb      	ldrb	r3, [r7, #23]
 8010842:	2bff      	cmp	r3, #255	@ 0xff
 8010844:	d025      	beq.n	8010892 <USBD_LL_DataInStage+0x15a>
 8010846:	7dfb      	ldrb	r3, [r7, #23]
 8010848:	2b00      	cmp	r3, #0
 801084a:	d122      	bne.n	8010892 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801084c:	68fb      	ldr	r3, [r7, #12]
 801084e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010852:	b2db      	uxtb	r3, r3
 8010854:	2b03      	cmp	r3, #3
 8010856:	d11c      	bne.n	8010892 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8010858:	7dfa      	ldrb	r2, [r7, #23]
 801085a:	68fb      	ldr	r3, [r7, #12]
 801085c:	32ae      	adds	r2, #174	@ 0xae
 801085e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010862:	695b      	ldr	r3, [r3, #20]
 8010864:	2b00      	cmp	r3, #0
 8010866:	d014      	beq.n	8010892 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8010868:	7dfa      	ldrb	r2, [r7, #23]
 801086a:	68fb      	ldr	r3, [r7, #12]
 801086c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8010870:	7dfa      	ldrb	r2, [r7, #23]
 8010872:	68fb      	ldr	r3, [r7, #12]
 8010874:	32ae      	adds	r2, #174	@ 0xae
 8010876:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801087a:	695b      	ldr	r3, [r3, #20]
 801087c:	7afa      	ldrb	r2, [r7, #11]
 801087e:	4611      	mov	r1, r2
 8010880:	68f8      	ldr	r0, [r7, #12]
 8010882:	4798      	blx	r3
 8010884:	4603      	mov	r3, r0
 8010886:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8010888:	7dbb      	ldrb	r3, [r7, #22]
 801088a:	2b00      	cmp	r3, #0
 801088c:	d001      	beq.n	8010892 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 801088e:	7dbb      	ldrb	r3, [r7, #22]
 8010890:	e000      	b.n	8010894 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8010892:	2300      	movs	r3, #0
}
 8010894:	4618      	mov	r0, r3
 8010896:	3718      	adds	r7, #24
 8010898:	46bd      	mov	sp, r7
 801089a:	bd80      	pop	{r7, pc}

0801089c <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 801089c:	b580      	push	{r7, lr}
 801089e:	b084      	sub	sp, #16
 80108a0:	af00      	add	r7, sp, #0
 80108a2:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80108a4:	2300      	movs	r3, #0
 80108a6:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80108a8:	687b      	ldr	r3, [r7, #4]
 80108aa:	2201      	movs	r2, #1
 80108ac:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80108b0:	687b      	ldr	r3, [r7, #4]
 80108b2:	2200      	movs	r2, #0
 80108b4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80108b8:	687b      	ldr	r3, [r7, #4]
 80108ba:	2200      	movs	r2, #0
 80108bc:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80108be:	687b      	ldr	r3, [r7, #4]
 80108c0:	2200      	movs	r2, #0
 80108c2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 80108c6:	687b      	ldr	r3, [r7, #4]
 80108c8:	2200      	movs	r2, #0
 80108ca:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80108ce:	687b      	ldr	r3, [r7, #4]
 80108d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80108d4:	2b00      	cmp	r3, #0
 80108d6:	d014      	beq.n	8010902 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80108d8:	687b      	ldr	r3, [r7, #4]
 80108da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80108de:	685b      	ldr	r3, [r3, #4]
 80108e0:	2b00      	cmp	r3, #0
 80108e2:	d00e      	beq.n	8010902 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80108e4:	687b      	ldr	r3, [r7, #4]
 80108e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80108ea:	685b      	ldr	r3, [r3, #4]
 80108ec:	687a      	ldr	r2, [r7, #4]
 80108ee:	6852      	ldr	r2, [r2, #4]
 80108f0:	b2d2      	uxtb	r2, r2
 80108f2:	4611      	mov	r1, r2
 80108f4:	6878      	ldr	r0, [r7, #4]
 80108f6:	4798      	blx	r3
 80108f8:	4603      	mov	r3, r0
 80108fa:	2b00      	cmp	r3, #0
 80108fc:	d001      	beq.n	8010902 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80108fe:	2303      	movs	r3, #3
 8010900:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8010902:	2340      	movs	r3, #64	@ 0x40
 8010904:	2200      	movs	r2, #0
 8010906:	2100      	movs	r1, #0
 8010908:	6878      	ldr	r0, [r7, #4]
 801090a:	f004 ffe4 	bl	80158d6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 801090e:	687b      	ldr	r3, [r7, #4]
 8010910:	2201      	movs	r2, #1
 8010912:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8010916:	687b      	ldr	r3, [r7, #4]
 8010918:	2240      	movs	r2, #64	@ 0x40
 801091a:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 801091e:	2340      	movs	r3, #64	@ 0x40
 8010920:	2200      	movs	r2, #0
 8010922:	2180      	movs	r1, #128	@ 0x80
 8010924:	6878      	ldr	r0, [r7, #4]
 8010926:	f004 ffd6 	bl	80158d6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 801092a:	687b      	ldr	r3, [r7, #4]
 801092c:	2201      	movs	r2, #1
 801092e:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8010930:	687b      	ldr	r3, [r7, #4]
 8010932:	2240      	movs	r2, #64	@ 0x40
 8010934:	621a      	str	r2, [r3, #32]

  return ret;
 8010936:	7bfb      	ldrb	r3, [r7, #15]
}
 8010938:	4618      	mov	r0, r3
 801093a:	3710      	adds	r7, #16
 801093c:	46bd      	mov	sp, r7
 801093e:	bd80      	pop	{r7, pc}

08010940 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8010940:	b480      	push	{r7}
 8010942:	b083      	sub	sp, #12
 8010944:	af00      	add	r7, sp, #0
 8010946:	6078      	str	r0, [r7, #4]
 8010948:	460b      	mov	r3, r1
 801094a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 801094c:	687b      	ldr	r3, [r7, #4]
 801094e:	78fa      	ldrb	r2, [r7, #3]
 8010950:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8010952:	2300      	movs	r3, #0
}
 8010954:	4618      	mov	r0, r3
 8010956:	370c      	adds	r7, #12
 8010958:	46bd      	mov	sp, r7
 801095a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801095e:	4770      	bx	lr

08010960 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8010960:	b480      	push	{r7}
 8010962:	b083      	sub	sp, #12
 8010964:	af00      	add	r7, sp, #0
 8010966:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8010968:	687b      	ldr	r3, [r7, #4]
 801096a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801096e:	b2db      	uxtb	r3, r3
 8010970:	2b04      	cmp	r3, #4
 8010972:	d006      	beq.n	8010982 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8010974:	687b      	ldr	r3, [r7, #4]
 8010976:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801097a:	b2da      	uxtb	r2, r3
 801097c:	687b      	ldr	r3, [r7, #4]
 801097e:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8010982:	687b      	ldr	r3, [r7, #4]
 8010984:	2204      	movs	r2, #4
 8010986:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 801098a:	2300      	movs	r3, #0
}
 801098c:	4618      	mov	r0, r3
 801098e:	370c      	adds	r7, #12
 8010990:	46bd      	mov	sp, r7
 8010992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010996:	4770      	bx	lr

08010998 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8010998:	b480      	push	{r7}
 801099a:	b083      	sub	sp, #12
 801099c:	af00      	add	r7, sp, #0
 801099e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80109a0:	687b      	ldr	r3, [r7, #4]
 80109a2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80109a6:	b2db      	uxtb	r3, r3
 80109a8:	2b04      	cmp	r3, #4
 80109aa:	d106      	bne.n	80109ba <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80109ac:	687b      	ldr	r3, [r7, #4]
 80109ae:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 80109b2:	b2da      	uxtb	r2, r3
 80109b4:	687b      	ldr	r3, [r7, #4]
 80109b6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80109ba:	2300      	movs	r3, #0
}
 80109bc:	4618      	mov	r0, r3
 80109be:	370c      	adds	r7, #12
 80109c0:	46bd      	mov	sp, r7
 80109c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109c6:	4770      	bx	lr

080109c8 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80109c8:	b580      	push	{r7, lr}
 80109ca:	b082      	sub	sp, #8
 80109cc:	af00      	add	r7, sp, #0
 80109ce:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80109d0:	687b      	ldr	r3, [r7, #4]
 80109d2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80109d6:	b2db      	uxtb	r3, r3
 80109d8:	2b03      	cmp	r3, #3
 80109da:	d110      	bne.n	80109fe <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80109dc:	687b      	ldr	r3, [r7, #4]
 80109de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80109e2:	2b00      	cmp	r3, #0
 80109e4:	d00b      	beq.n	80109fe <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80109e6:	687b      	ldr	r3, [r7, #4]
 80109e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80109ec:	69db      	ldr	r3, [r3, #28]
 80109ee:	2b00      	cmp	r3, #0
 80109f0:	d005      	beq.n	80109fe <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80109f2:	687b      	ldr	r3, [r7, #4]
 80109f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80109f8:	69db      	ldr	r3, [r3, #28]
 80109fa:	6878      	ldr	r0, [r7, #4]
 80109fc:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80109fe:	2300      	movs	r3, #0
}
 8010a00:	4618      	mov	r0, r3
 8010a02:	3708      	adds	r7, #8
 8010a04:	46bd      	mov	sp, r7
 8010a06:	bd80      	pop	{r7, pc}

08010a08 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8010a08:	b580      	push	{r7, lr}
 8010a0a:	b082      	sub	sp, #8
 8010a0c:	af00      	add	r7, sp, #0
 8010a0e:	6078      	str	r0, [r7, #4]
 8010a10:	460b      	mov	r3, r1
 8010a12:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8010a14:	687b      	ldr	r3, [r7, #4]
 8010a16:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010a1a:	687b      	ldr	r3, [r7, #4]
 8010a1c:	32ae      	adds	r2, #174	@ 0xae
 8010a1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010a22:	2b00      	cmp	r3, #0
 8010a24:	d101      	bne.n	8010a2a <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8010a26:	2303      	movs	r3, #3
 8010a28:	e01c      	b.n	8010a64 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010a2a:	687b      	ldr	r3, [r7, #4]
 8010a2c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010a30:	b2db      	uxtb	r3, r3
 8010a32:	2b03      	cmp	r3, #3
 8010a34:	d115      	bne.n	8010a62 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8010a36:	687b      	ldr	r3, [r7, #4]
 8010a38:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010a3c:	687b      	ldr	r3, [r7, #4]
 8010a3e:	32ae      	adds	r2, #174	@ 0xae
 8010a40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010a44:	6a1b      	ldr	r3, [r3, #32]
 8010a46:	2b00      	cmp	r3, #0
 8010a48:	d00b      	beq.n	8010a62 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8010a4a:	687b      	ldr	r3, [r7, #4]
 8010a4c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010a50:	687b      	ldr	r3, [r7, #4]
 8010a52:	32ae      	adds	r2, #174	@ 0xae
 8010a54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010a58:	6a1b      	ldr	r3, [r3, #32]
 8010a5a:	78fa      	ldrb	r2, [r7, #3]
 8010a5c:	4611      	mov	r1, r2
 8010a5e:	6878      	ldr	r0, [r7, #4]
 8010a60:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8010a62:	2300      	movs	r3, #0
}
 8010a64:	4618      	mov	r0, r3
 8010a66:	3708      	adds	r7, #8
 8010a68:	46bd      	mov	sp, r7
 8010a6a:	bd80      	pop	{r7, pc}

08010a6c <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8010a6c:	b580      	push	{r7, lr}
 8010a6e:	b082      	sub	sp, #8
 8010a70:	af00      	add	r7, sp, #0
 8010a72:	6078      	str	r0, [r7, #4]
 8010a74:	460b      	mov	r3, r1
 8010a76:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8010a78:	687b      	ldr	r3, [r7, #4]
 8010a7a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010a7e:	687b      	ldr	r3, [r7, #4]
 8010a80:	32ae      	adds	r2, #174	@ 0xae
 8010a82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010a86:	2b00      	cmp	r3, #0
 8010a88:	d101      	bne.n	8010a8e <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8010a8a:	2303      	movs	r3, #3
 8010a8c:	e01c      	b.n	8010ac8 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010a8e:	687b      	ldr	r3, [r7, #4]
 8010a90:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010a94:	b2db      	uxtb	r3, r3
 8010a96:	2b03      	cmp	r3, #3
 8010a98:	d115      	bne.n	8010ac6 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8010a9a:	687b      	ldr	r3, [r7, #4]
 8010a9c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010aa0:	687b      	ldr	r3, [r7, #4]
 8010aa2:	32ae      	adds	r2, #174	@ 0xae
 8010aa4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010aa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010aaa:	2b00      	cmp	r3, #0
 8010aac:	d00b      	beq.n	8010ac6 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8010aae:	687b      	ldr	r3, [r7, #4]
 8010ab0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010ab4:	687b      	ldr	r3, [r7, #4]
 8010ab6:	32ae      	adds	r2, #174	@ 0xae
 8010ab8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010abc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010abe:	78fa      	ldrb	r2, [r7, #3]
 8010ac0:	4611      	mov	r1, r2
 8010ac2:	6878      	ldr	r0, [r7, #4]
 8010ac4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8010ac6:	2300      	movs	r3, #0
}
 8010ac8:	4618      	mov	r0, r3
 8010aca:	3708      	adds	r7, #8
 8010acc:	46bd      	mov	sp, r7
 8010ace:	bd80      	pop	{r7, pc}

08010ad0 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8010ad0:	b480      	push	{r7}
 8010ad2:	b083      	sub	sp, #12
 8010ad4:	af00      	add	r7, sp, #0
 8010ad6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8010ad8:	2300      	movs	r3, #0
}
 8010ada:	4618      	mov	r0, r3
 8010adc:	370c      	adds	r7, #12
 8010ade:	46bd      	mov	sp, r7
 8010ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ae4:	4770      	bx	lr

08010ae6 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8010ae6:	b580      	push	{r7, lr}
 8010ae8:	b084      	sub	sp, #16
 8010aea:	af00      	add	r7, sp, #0
 8010aec:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8010aee:	2300      	movs	r3, #0
 8010af0:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8010af2:	687b      	ldr	r3, [r7, #4]
 8010af4:	2201      	movs	r2, #1
 8010af6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8010afa:	687b      	ldr	r3, [r7, #4]
 8010afc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010b00:	2b00      	cmp	r3, #0
 8010b02:	d00e      	beq.n	8010b22 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8010b04:	687b      	ldr	r3, [r7, #4]
 8010b06:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010b0a:	685b      	ldr	r3, [r3, #4]
 8010b0c:	687a      	ldr	r2, [r7, #4]
 8010b0e:	6852      	ldr	r2, [r2, #4]
 8010b10:	b2d2      	uxtb	r2, r2
 8010b12:	4611      	mov	r1, r2
 8010b14:	6878      	ldr	r0, [r7, #4]
 8010b16:	4798      	blx	r3
 8010b18:	4603      	mov	r3, r0
 8010b1a:	2b00      	cmp	r3, #0
 8010b1c:	d001      	beq.n	8010b22 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8010b1e:	2303      	movs	r3, #3
 8010b20:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8010b22:	7bfb      	ldrb	r3, [r7, #15]
}
 8010b24:	4618      	mov	r0, r3
 8010b26:	3710      	adds	r7, #16
 8010b28:	46bd      	mov	sp, r7
 8010b2a:	bd80      	pop	{r7, pc}

08010b2c <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8010b2c:	b480      	push	{r7}
 8010b2e:	b083      	sub	sp, #12
 8010b30:	af00      	add	r7, sp, #0
 8010b32:	6078      	str	r0, [r7, #4]
 8010b34:	460b      	mov	r3, r1
 8010b36:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8010b38:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8010b3a:	4618      	mov	r0, r3
 8010b3c:	370c      	adds	r7, #12
 8010b3e:	46bd      	mov	sp, r7
 8010b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b44:	4770      	bx	lr

08010b46 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8010b46:	b480      	push	{r7}
 8010b48:	b083      	sub	sp, #12
 8010b4a:	af00      	add	r7, sp, #0
 8010b4c:	6078      	str	r0, [r7, #4]
 8010b4e:	460b      	mov	r3, r1
 8010b50:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8010b52:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8010b54:	4618      	mov	r0, r3
 8010b56:	370c      	adds	r7, #12
 8010b58:	46bd      	mov	sp, r7
 8010b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b5e:	4770      	bx	lr

08010b60 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8010b60:	b580      	push	{r7, lr}
 8010b62:	b086      	sub	sp, #24
 8010b64:	af00      	add	r7, sp, #0
 8010b66:	6078      	str	r0, [r7, #4]
 8010b68:	460b      	mov	r3, r1
 8010b6a:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8010b6c:	687b      	ldr	r3, [r7, #4]
 8010b6e:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8010b70:	687b      	ldr	r3, [r7, #4]
 8010b72:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8010b74:	2300      	movs	r3, #0
 8010b76:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8010b78:	68fb      	ldr	r3, [r7, #12]
 8010b7a:	885b      	ldrh	r3, [r3, #2]
 8010b7c:	b29b      	uxth	r3, r3
 8010b7e:	68fa      	ldr	r2, [r7, #12]
 8010b80:	7812      	ldrb	r2, [r2, #0]
 8010b82:	4293      	cmp	r3, r2
 8010b84:	d91f      	bls.n	8010bc6 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8010b86:	68fb      	ldr	r3, [r7, #12]
 8010b88:	781b      	ldrb	r3, [r3, #0]
 8010b8a:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8010b8c:	e013      	b.n	8010bb6 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8010b8e:	f107 030a 	add.w	r3, r7, #10
 8010b92:	4619      	mov	r1, r3
 8010b94:	6978      	ldr	r0, [r7, #20]
 8010b96:	f000 f81b 	bl	8010bd0 <USBD_GetNextDesc>
 8010b9a:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8010b9c:	697b      	ldr	r3, [r7, #20]
 8010b9e:	785b      	ldrb	r3, [r3, #1]
 8010ba0:	2b05      	cmp	r3, #5
 8010ba2:	d108      	bne.n	8010bb6 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8010ba4:	697b      	ldr	r3, [r7, #20]
 8010ba6:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8010ba8:	693b      	ldr	r3, [r7, #16]
 8010baa:	789b      	ldrb	r3, [r3, #2]
 8010bac:	78fa      	ldrb	r2, [r7, #3]
 8010bae:	429a      	cmp	r2, r3
 8010bb0:	d008      	beq.n	8010bc4 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8010bb2:	2300      	movs	r3, #0
 8010bb4:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8010bb6:	68fb      	ldr	r3, [r7, #12]
 8010bb8:	885b      	ldrh	r3, [r3, #2]
 8010bba:	b29a      	uxth	r2, r3
 8010bbc:	897b      	ldrh	r3, [r7, #10]
 8010bbe:	429a      	cmp	r2, r3
 8010bc0:	d8e5      	bhi.n	8010b8e <USBD_GetEpDesc+0x2e>
 8010bc2:	e000      	b.n	8010bc6 <USBD_GetEpDesc+0x66>
          break;
 8010bc4:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8010bc6:	693b      	ldr	r3, [r7, #16]
}
 8010bc8:	4618      	mov	r0, r3
 8010bca:	3718      	adds	r7, #24
 8010bcc:	46bd      	mov	sp, r7
 8010bce:	bd80      	pop	{r7, pc}

08010bd0 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8010bd0:	b480      	push	{r7}
 8010bd2:	b085      	sub	sp, #20
 8010bd4:	af00      	add	r7, sp, #0
 8010bd6:	6078      	str	r0, [r7, #4]
 8010bd8:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8010bda:	687b      	ldr	r3, [r7, #4]
 8010bdc:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8010bde:	683b      	ldr	r3, [r7, #0]
 8010be0:	881b      	ldrh	r3, [r3, #0]
 8010be2:	68fa      	ldr	r2, [r7, #12]
 8010be4:	7812      	ldrb	r2, [r2, #0]
 8010be6:	4413      	add	r3, r2
 8010be8:	b29a      	uxth	r2, r3
 8010bea:	683b      	ldr	r3, [r7, #0]
 8010bec:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8010bee:	68fb      	ldr	r3, [r7, #12]
 8010bf0:	781b      	ldrb	r3, [r3, #0]
 8010bf2:	461a      	mov	r2, r3
 8010bf4:	687b      	ldr	r3, [r7, #4]
 8010bf6:	4413      	add	r3, r2
 8010bf8:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8010bfa:	68fb      	ldr	r3, [r7, #12]
}
 8010bfc:	4618      	mov	r0, r3
 8010bfe:	3714      	adds	r7, #20
 8010c00:	46bd      	mov	sp, r7
 8010c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c06:	4770      	bx	lr

08010c08 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8010c08:	b480      	push	{r7}
 8010c0a:	b087      	sub	sp, #28
 8010c0c:	af00      	add	r7, sp, #0
 8010c0e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8010c10:	687b      	ldr	r3, [r7, #4]
 8010c12:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8010c14:	697b      	ldr	r3, [r7, #20]
 8010c16:	781b      	ldrb	r3, [r3, #0]
 8010c18:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8010c1a:	697b      	ldr	r3, [r7, #20]
 8010c1c:	3301      	adds	r3, #1
 8010c1e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8010c20:	697b      	ldr	r3, [r7, #20]
 8010c22:	781b      	ldrb	r3, [r3, #0]
 8010c24:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8010c26:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8010c2a:	021b      	lsls	r3, r3, #8
 8010c2c:	b21a      	sxth	r2, r3
 8010c2e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8010c32:	4313      	orrs	r3, r2
 8010c34:	b21b      	sxth	r3, r3
 8010c36:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8010c38:	89fb      	ldrh	r3, [r7, #14]
}
 8010c3a:	4618      	mov	r0, r3
 8010c3c:	371c      	adds	r7, #28
 8010c3e:	46bd      	mov	sp, r7
 8010c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c44:	4770      	bx	lr
	...

08010c48 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010c48:	b580      	push	{r7, lr}
 8010c4a:	b084      	sub	sp, #16
 8010c4c:	af00      	add	r7, sp, #0
 8010c4e:	6078      	str	r0, [r7, #4]
 8010c50:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8010c52:	2300      	movs	r3, #0
 8010c54:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010c56:	683b      	ldr	r3, [r7, #0]
 8010c58:	781b      	ldrb	r3, [r3, #0]
 8010c5a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8010c5e:	2b40      	cmp	r3, #64	@ 0x40
 8010c60:	d005      	beq.n	8010c6e <USBD_StdDevReq+0x26>
 8010c62:	2b40      	cmp	r3, #64	@ 0x40
 8010c64:	d857      	bhi.n	8010d16 <USBD_StdDevReq+0xce>
 8010c66:	2b00      	cmp	r3, #0
 8010c68:	d00f      	beq.n	8010c8a <USBD_StdDevReq+0x42>
 8010c6a:	2b20      	cmp	r3, #32
 8010c6c:	d153      	bne.n	8010d16 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8010c6e:	687b      	ldr	r3, [r7, #4]
 8010c70:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010c74:	687b      	ldr	r3, [r7, #4]
 8010c76:	32ae      	adds	r2, #174	@ 0xae
 8010c78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010c7c:	689b      	ldr	r3, [r3, #8]
 8010c7e:	6839      	ldr	r1, [r7, #0]
 8010c80:	6878      	ldr	r0, [r7, #4]
 8010c82:	4798      	blx	r3
 8010c84:	4603      	mov	r3, r0
 8010c86:	73fb      	strb	r3, [r7, #15]
      break;
 8010c88:	e04a      	b.n	8010d20 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8010c8a:	683b      	ldr	r3, [r7, #0]
 8010c8c:	785b      	ldrb	r3, [r3, #1]
 8010c8e:	2b09      	cmp	r3, #9
 8010c90:	d83b      	bhi.n	8010d0a <USBD_StdDevReq+0xc2>
 8010c92:	a201      	add	r2, pc, #4	@ (adr r2, 8010c98 <USBD_StdDevReq+0x50>)
 8010c94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010c98:	08010ced 	.word	0x08010ced
 8010c9c:	08010d01 	.word	0x08010d01
 8010ca0:	08010d0b 	.word	0x08010d0b
 8010ca4:	08010cf7 	.word	0x08010cf7
 8010ca8:	08010d0b 	.word	0x08010d0b
 8010cac:	08010ccb 	.word	0x08010ccb
 8010cb0:	08010cc1 	.word	0x08010cc1
 8010cb4:	08010d0b 	.word	0x08010d0b
 8010cb8:	08010ce3 	.word	0x08010ce3
 8010cbc:	08010cd5 	.word	0x08010cd5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8010cc0:	6839      	ldr	r1, [r7, #0]
 8010cc2:	6878      	ldr	r0, [r7, #4]
 8010cc4:	f000 fa3c 	bl	8011140 <USBD_GetDescriptor>
          break;
 8010cc8:	e024      	b.n	8010d14 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8010cca:	6839      	ldr	r1, [r7, #0]
 8010ccc:	6878      	ldr	r0, [r7, #4]
 8010cce:	f000 fbcb 	bl	8011468 <USBD_SetAddress>
          break;
 8010cd2:	e01f      	b.n	8010d14 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8010cd4:	6839      	ldr	r1, [r7, #0]
 8010cd6:	6878      	ldr	r0, [r7, #4]
 8010cd8:	f000 fc0a 	bl	80114f0 <USBD_SetConfig>
 8010cdc:	4603      	mov	r3, r0
 8010cde:	73fb      	strb	r3, [r7, #15]
          break;
 8010ce0:	e018      	b.n	8010d14 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8010ce2:	6839      	ldr	r1, [r7, #0]
 8010ce4:	6878      	ldr	r0, [r7, #4]
 8010ce6:	f000 fcad 	bl	8011644 <USBD_GetConfig>
          break;
 8010cea:	e013      	b.n	8010d14 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8010cec:	6839      	ldr	r1, [r7, #0]
 8010cee:	6878      	ldr	r0, [r7, #4]
 8010cf0:	f000 fcde 	bl	80116b0 <USBD_GetStatus>
          break;
 8010cf4:	e00e      	b.n	8010d14 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8010cf6:	6839      	ldr	r1, [r7, #0]
 8010cf8:	6878      	ldr	r0, [r7, #4]
 8010cfa:	f000 fd0d 	bl	8011718 <USBD_SetFeature>
          break;
 8010cfe:	e009      	b.n	8010d14 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8010d00:	6839      	ldr	r1, [r7, #0]
 8010d02:	6878      	ldr	r0, [r7, #4]
 8010d04:	f000 fd31 	bl	801176a <USBD_ClrFeature>
          break;
 8010d08:	e004      	b.n	8010d14 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8010d0a:	6839      	ldr	r1, [r7, #0]
 8010d0c:	6878      	ldr	r0, [r7, #4]
 8010d0e:	f000 fd88 	bl	8011822 <USBD_CtlError>
          break;
 8010d12:	bf00      	nop
      }
      break;
 8010d14:	e004      	b.n	8010d20 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8010d16:	6839      	ldr	r1, [r7, #0]
 8010d18:	6878      	ldr	r0, [r7, #4]
 8010d1a:	f000 fd82 	bl	8011822 <USBD_CtlError>
      break;
 8010d1e:	bf00      	nop
  }

  return ret;
 8010d20:	7bfb      	ldrb	r3, [r7, #15]
}
 8010d22:	4618      	mov	r0, r3
 8010d24:	3710      	adds	r7, #16
 8010d26:	46bd      	mov	sp, r7
 8010d28:	bd80      	pop	{r7, pc}
 8010d2a:	bf00      	nop

08010d2c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010d2c:	b580      	push	{r7, lr}
 8010d2e:	b084      	sub	sp, #16
 8010d30:	af00      	add	r7, sp, #0
 8010d32:	6078      	str	r0, [r7, #4]
 8010d34:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8010d36:	2300      	movs	r3, #0
 8010d38:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010d3a:	683b      	ldr	r3, [r7, #0]
 8010d3c:	781b      	ldrb	r3, [r3, #0]
 8010d3e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8010d42:	2b40      	cmp	r3, #64	@ 0x40
 8010d44:	d005      	beq.n	8010d52 <USBD_StdItfReq+0x26>
 8010d46:	2b40      	cmp	r3, #64	@ 0x40
 8010d48:	d852      	bhi.n	8010df0 <USBD_StdItfReq+0xc4>
 8010d4a:	2b00      	cmp	r3, #0
 8010d4c:	d001      	beq.n	8010d52 <USBD_StdItfReq+0x26>
 8010d4e:	2b20      	cmp	r3, #32
 8010d50:	d14e      	bne.n	8010df0 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8010d52:	687b      	ldr	r3, [r7, #4]
 8010d54:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010d58:	b2db      	uxtb	r3, r3
 8010d5a:	3b01      	subs	r3, #1
 8010d5c:	2b02      	cmp	r3, #2
 8010d5e:	d840      	bhi.n	8010de2 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8010d60:	683b      	ldr	r3, [r7, #0]
 8010d62:	889b      	ldrh	r3, [r3, #4]
 8010d64:	b2db      	uxtb	r3, r3
 8010d66:	2b01      	cmp	r3, #1
 8010d68:	d836      	bhi.n	8010dd8 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8010d6a:	683b      	ldr	r3, [r7, #0]
 8010d6c:	889b      	ldrh	r3, [r3, #4]
 8010d6e:	b2db      	uxtb	r3, r3
 8010d70:	4619      	mov	r1, r3
 8010d72:	6878      	ldr	r0, [r7, #4]
 8010d74:	f7ff feda 	bl	8010b2c <USBD_CoreFindIF>
 8010d78:	4603      	mov	r3, r0
 8010d7a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8010d7c:	7bbb      	ldrb	r3, [r7, #14]
 8010d7e:	2bff      	cmp	r3, #255	@ 0xff
 8010d80:	d01d      	beq.n	8010dbe <USBD_StdItfReq+0x92>
 8010d82:	7bbb      	ldrb	r3, [r7, #14]
 8010d84:	2b00      	cmp	r3, #0
 8010d86:	d11a      	bne.n	8010dbe <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8010d88:	7bba      	ldrb	r2, [r7, #14]
 8010d8a:	687b      	ldr	r3, [r7, #4]
 8010d8c:	32ae      	adds	r2, #174	@ 0xae
 8010d8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010d92:	689b      	ldr	r3, [r3, #8]
 8010d94:	2b00      	cmp	r3, #0
 8010d96:	d00f      	beq.n	8010db8 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8010d98:	7bba      	ldrb	r2, [r7, #14]
 8010d9a:	687b      	ldr	r3, [r7, #4]
 8010d9c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8010da0:	7bba      	ldrb	r2, [r7, #14]
 8010da2:	687b      	ldr	r3, [r7, #4]
 8010da4:	32ae      	adds	r2, #174	@ 0xae
 8010da6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010daa:	689b      	ldr	r3, [r3, #8]
 8010dac:	6839      	ldr	r1, [r7, #0]
 8010dae:	6878      	ldr	r0, [r7, #4]
 8010db0:	4798      	blx	r3
 8010db2:	4603      	mov	r3, r0
 8010db4:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8010db6:	e004      	b.n	8010dc2 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8010db8:	2303      	movs	r3, #3
 8010dba:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8010dbc:	e001      	b.n	8010dc2 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8010dbe:	2303      	movs	r3, #3
 8010dc0:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8010dc2:	683b      	ldr	r3, [r7, #0]
 8010dc4:	88db      	ldrh	r3, [r3, #6]
 8010dc6:	2b00      	cmp	r3, #0
 8010dc8:	d110      	bne.n	8010dec <USBD_StdItfReq+0xc0>
 8010dca:	7bfb      	ldrb	r3, [r7, #15]
 8010dcc:	2b00      	cmp	r3, #0
 8010dce:	d10d      	bne.n	8010dec <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8010dd0:	6878      	ldr	r0, [r7, #4]
 8010dd2:	f000 fde0 	bl	8011996 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8010dd6:	e009      	b.n	8010dec <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8010dd8:	6839      	ldr	r1, [r7, #0]
 8010dda:	6878      	ldr	r0, [r7, #4]
 8010ddc:	f000 fd21 	bl	8011822 <USBD_CtlError>
          break;
 8010de0:	e004      	b.n	8010dec <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8010de2:	6839      	ldr	r1, [r7, #0]
 8010de4:	6878      	ldr	r0, [r7, #4]
 8010de6:	f000 fd1c 	bl	8011822 <USBD_CtlError>
          break;
 8010dea:	e000      	b.n	8010dee <USBD_StdItfReq+0xc2>
          break;
 8010dec:	bf00      	nop
      }
      break;
 8010dee:	e004      	b.n	8010dfa <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8010df0:	6839      	ldr	r1, [r7, #0]
 8010df2:	6878      	ldr	r0, [r7, #4]
 8010df4:	f000 fd15 	bl	8011822 <USBD_CtlError>
      break;
 8010df8:	bf00      	nop
  }

  return ret;
 8010dfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8010dfc:	4618      	mov	r0, r3
 8010dfe:	3710      	adds	r7, #16
 8010e00:	46bd      	mov	sp, r7
 8010e02:	bd80      	pop	{r7, pc}

08010e04 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010e04:	b580      	push	{r7, lr}
 8010e06:	b084      	sub	sp, #16
 8010e08:	af00      	add	r7, sp, #0
 8010e0a:	6078      	str	r0, [r7, #4]
 8010e0c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8010e0e:	2300      	movs	r3, #0
 8010e10:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8010e12:	683b      	ldr	r3, [r7, #0]
 8010e14:	889b      	ldrh	r3, [r3, #4]
 8010e16:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010e18:	683b      	ldr	r3, [r7, #0]
 8010e1a:	781b      	ldrb	r3, [r3, #0]
 8010e1c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8010e20:	2b40      	cmp	r3, #64	@ 0x40
 8010e22:	d007      	beq.n	8010e34 <USBD_StdEPReq+0x30>
 8010e24:	2b40      	cmp	r3, #64	@ 0x40
 8010e26:	f200 817f 	bhi.w	8011128 <USBD_StdEPReq+0x324>
 8010e2a:	2b00      	cmp	r3, #0
 8010e2c:	d02a      	beq.n	8010e84 <USBD_StdEPReq+0x80>
 8010e2e:	2b20      	cmp	r3, #32
 8010e30:	f040 817a 	bne.w	8011128 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8010e34:	7bbb      	ldrb	r3, [r7, #14]
 8010e36:	4619      	mov	r1, r3
 8010e38:	6878      	ldr	r0, [r7, #4]
 8010e3a:	f7ff fe84 	bl	8010b46 <USBD_CoreFindEP>
 8010e3e:	4603      	mov	r3, r0
 8010e40:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8010e42:	7b7b      	ldrb	r3, [r7, #13]
 8010e44:	2bff      	cmp	r3, #255	@ 0xff
 8010e46:	f000 8174 	beq.w	8011132 <USBD_StdEPReq+0x32e>
 8010e4a:	7b7b      	ldrb	r3, [r7, #13]
 8010e4c:	2b00      	cmp	r3, #0
 8010e4e:	f040 8170 	bne.w	8011132 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8010e52:	7b7a      	ldrb	r2, [r7, #13]
 8010e54:	687b      	ldr	r3, [r7, #4]
 8010e56:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8010e5a:	7b7a      	ldrb	r2, [r7, #13]
 8010e5c:	687b      	ldr	r3, [r7, #4]
 8010e5e:	32ae      	adds	r2, #174	@ 0xae
 8010e60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010e64:	689b      	ldr	r3, [r3, #8]
 8010e66:	2b00      	cmp	r3, #0
 8010e68:	f000 8163 	beq.w	8011132 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8010e6c:	7b7a      	ldrb	r2, [r7, #13]
 8010e6e:	687b      	ldr	r3, [r7, #4]
 8010e70:	32ae      	adds	r2, #174	@ 0xae
 8010e72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010e76:	689b      	ldr	r3, [r3, #8]
 8010e78:	6839      	ldr	r1, [r7, #0]
 8010e7a:	6878      	ldr	r0, [r7, #4]
 8010e7c:	4798      	blx	r3
 8010e7e:	4603      	mov	r3, r0
 8010e80:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8010e82:	e156      	b.n	8011132 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8010e84:	683b      	ldr	r3, [r7, #0]
 8010e86:	785b      	ldrb	r3, [r3, #1]
 8010e88:	2b03      	cmp	r3, #3
 8010e8a:	d008      	beq.n	8010e9e <USBD_StdEPReq+0x9a>
 8010e8c:	2b03      	cmp	r3, #3
 8010e8e:	f300 8145 	bgt.w	801111c <USBD_StdEPReq+0x318>
 8010e92:	2b00      	cmp	r3, #0
 8010e94:	f000 809b 	beq.w	8010fce <USBD_StdEPReq+0x1ca>
 8010e98:	2b01      	cmp	r3, #1
 8010e9a:	d03c      	beq.n	8010f16 <USBD_StdEPReq+0x112>
 8010e9c:	e13e      	b.n	801111c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8010e9e:	687b      	ldr	r3, [r7, #4]
 8010ea0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010ea4:	b2db      	uxtb	r3, r3
 8010ea6:	2b02      	cmp	r3, #2
 8010ea8:	d002      	beq.n	8010eb0 <USBD_StdEPReq+0xac>
 8010eaa:	2b03      	cmp	r3, #3
 8010eac:	d016      	beq.n	8010edc <USBD_StdEPReq+0xd8>
 8010eae:	e02c      	b.n	8010f0a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010eb0:	7bbb      	ldrb	r3, [r7, #14]
 8010eb2:	2b00      	cmp	r3, #0
 8010eb4:	d00d      	beq.n	8010ed2 <USBD_StdEPReq+0xce>
 8010eb6:	7bbb      	ldrb	r3, [r7, #14]
 8010eb8:	2b80      	cmp	r3, #128	@ 0x80
 8010eba:	d00a      	beq.n	8010ed2 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8010ebc:	7bbb      	ldrb	r3, [r7, #14]
 8010ebe:	4619      	mov	r1, r3
 8010ec0:	6878      	ldr	r0, [r7, #4]
 8010ec2:	f004 fd4d 	bl	8015960 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8010ec6:	2180      	movs	r1, #128	@ 0x80
 8010ec8:	6878      	ldr	r0, [r7, #4]
 8010eca:	f004 fd49 	bl	8015960 <USBD_LL_StallEP>
 8010ece:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8010ed0:	e020      	b.n	8010f14 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8010ed2:	6839      	ldr	r1, [r7, #0]
 8010ed4:	6878      	ldr	r0, [r7, #4]
 8010ed6:	f000 fca4 	bl	8011822 <USBD_CtlError>
              break;
 8010eda:	e01b      	b.n	8010f14 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8010edc:	683b      	ldr	r3, [r7, #0]
 8010ede:	885b      	ldrh	r3, [r3, #2]
 8010ee0:	2b00      	cmp	r3, #0
 8010ee2:	d10e      	bne.n	8010f02 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8010ee4:	7bbb      	ldrb	r3, [r7, #14]
 8010ee6:	2b00      	cmp	r3, #0
 8010ee8:	d00b      	beq.n	8010f02 <USBD_StdEPReq+0xfe>
 8010eea:	7bbb      	ldrb	r3, [r7, #14]
 8010eec:	2b80      	cmp	r3, #128	@ 0x80
 8010eee:	d008      	beq.n	8010f02 <USBD_StdEPReq+0xfe>
 8010ef0:	683b      	ldr	r3, [r7, #0]
 8010ef2:	88db      	ldrh	r3, [r3, #6]
 8010ef4:	2b00      	cmp	r3, #0
 8010ef6:	d104      	bne.n	8010f02 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8010ef8:	7bbb      	ldrb	r3, [r7, #14]
 8010efa:	4619      	mov	r1, r3
 8010efc:	6878      	ldr	r0, [r7, #4]
 8010efe:	f004 fd2f 	bl	8015960 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8010f02:	6878      	ldr	r0, [r7, #4]
 8010f04:	f000 fd47 	bl	8011996 <USBD_CtlSendStatus>

              break;
 8010f08:	e004      	b.n	8010f14 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8010f0a:	6839      	ldr	r1, [r7, #0]
 8010f0c:	6878      	ldr	r0, [r7, #4]
 8010f0e:	f000 fc88 	bl	8011822 <USBD_CtlError>
              break;
 8010f12:	bf00      	nop
          }
          break;
 8010f14:	e107      	b.n	8011126 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8010f16:	687b      	ldr	r3, [r7, #4]
 8010f18:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010f1c:	b2db      	uxtb	r3, r3
 8010f1e:	2b02      	cmp	r3, #2
 8010f20:	d002      	beq.n	8010f28 <USBD_StdEPReq+0x124>
 8010f22:	2b03      	cmp	r3, #3
 8010f24:	d016      	beq.n	8010f54 <USBD_StdEPReq+0x150>
 8010f26:	e04b      	b.n	8010fc0 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010f28:	7bbb      	ldrb	r3, [r7, #14]
 8010f2a:	2b00      	cmp	r3, #0
 8010f2c:	d00d      	beq.n	8010f4a <USBD_StdEPReq+0x146>
 8010f2e:	7bbb      	ldrb	r3, [r7, #14]
 8010f30:	2b80      	cmp	r3, #128	@ 0x80
 8010f32:	d00a      	beq.n	8010f4a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8010f34:	7bbb      	ldrb	r3, [r7, #14]
 8010f36:	4619      	mov	r1, r3
 8010f38:	6878      	ldr	r0, [r7, #4]
 8010f3a:	f004 fd11 	bl	8015960 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8010f3e:	2180      	movs	r1, #128	@ 0x80
 8010f40:	6878      	ldr	r0, [r7, #4]
 8010f42:	f004 fd0d 	bl	8015960 <USBD_LL_StallEP>
 8010f46:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8010f48:	e040      	b.n	8010fcc <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8010f4a:	6839      	ldr	r1, [r7, #0]
 8010f4c:	6878      	ldr	r0, [r7, #4]
 8010f4e:	f000 fc68 	bl	8011822 <USBD_CtlError>
              break;
 8010f52:	e03b      	b.n	8010fcc <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8010f54:	683b      	ldr	r3, [r7, #0]
 8010f56:	885b      	ldrh	r3, [r3, #2]
 8010f58:	2b00      	cmp	r3, #0
 8010f5a:	d136      	bne.n	8010fca <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8010f5c:	7bbb      	ldrb	r3, [r7, #14]
 8010f5e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010f62:	2b00      	cmp	r3, #0
 8010f64:	d004      	beq.n	8010f70 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8010f66:	7bbb      	ldrb	r3, [r7, #14]
 8010f68:	4619      	mov	r1, r3
 8010f6a:	6878      	ldr	r0, [r7, #4]
 8010f6c:	f004 fd17 	bl	801599e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8010f70:	6878      	ldr	r0, [r7, #4]
 8010f72:	f000 fd10 	bl	8011996 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8010f76:	7bbb      	ldrb	r3, [r7, #14]
 8010f78:	4619      	mov	r1, r3
 8010f7a:	6878      	ldr	r0, [r7, #4]
 8010f7c:	f7ff fde3 	bl	8010b46 <USBD_CoreFindEP>
 8010f80:	4603      	mov	r3, r0
 8010f82:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8010f84:	7b7b      	ldrb	r3, [r7, #13]
 8010f86:	2bff      	cmp	r3, #255	@ 0xff
 8010f88:	d01f      	beq.n	8010fca <USBD_StdEPReq+0x1c6>
 8010f8a:	7b7b      	ldrb	r3, [r7, #13]
 8010f8c:	2b00      	cmp	r3, #0
 8010f8e:	d11c      	bne.n	8010fca <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8010f90:	7b7a      	ldrb	r2, [r7, #13]
 8010f92:	687b      	ldr	r3, [r7, #4]
 8010f94:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8010f98:	7b7a      	ldrb	r2, [r7, #13]
 8010f9a:	687b      	ldr	r3, [r7, #4]
 8010f9c:	32ae      	adds	r2, #174	@ 0xae
 8010f9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010fa2:	689b      	ldr	r3, [r3, #8]
 8010fa4:	2b00      	cmp	r3, #0
 8010fa6:	d010      	beq.n	8010fca <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8010fa8:	7b7a      	ldrb	r2, [r7, #13]
 8010faa:	687b      	ldr	r3, [r7, #4]
 8010fac:	32ae      	adds	r2, #174	@ 0xae
 8010fae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010fb2:	689b      	ldr	r3, [r3, #8]
 8010fb4:	6839      	ldr	r1, [r7, #0]
 8010fb6:	6878      	ldr	r0, [r7, #4]
 8010fb8:	4798      	blx	r3
 8010fba:	4603      	mov	r3, r0
 8010fbc:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8010fbe:	e004      	b.n	8010fca <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8010fc0:	6839      	ldr	r1, [r7, #0]
 8010fc2:	6878      	ldr	r0, [r7, #4]
 8010fc4:	f000 fc2d 	bl	8011822 <USBD_CtlError>
              break;
 8010fc8:	e000      	b.n	8010fcc <USBD_StdEPReq+0x1c8>
              break;
 8010fca:	bf00      	nop
          }
          break;
 8010fcc:	e0ab      	b.n	8011126 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8010fce:	687b      	ldr	r3, [r7, #4]
 8010fd0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010fd4:	b2db      	uxtb	r3, r3
 8010fd6:	2b02      	cmp	r3, #2
 8010fd8:	d002      	beq.n	8010fe0 <USBD_StdEPReq+0x1dc>
 8010fda:	2b03      	cmp	r3, #3
 8010fdc:	d032      	beq.n	8011044 <USBD_StdEPReq+0x240>
 8010fde:	e097      	b.n	8011110 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010fe0:	7bbb      	ldrb	r3, [r7, #14]
 8010fe2:	2b00      	cmp	r3, #0
 8010fe4:	d007      	beq.n	8010ff6 <USBD_StdEPReq+0x1f2>
 8010fe6:	7bbb      	ldrb	r3, [r7, #14]
 8010fe8:	2b80      	cmp	r3, #128	@ 0x80
 8010fea:	d004      	beq.n	8010ff6 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8010fec:	6839      	ldr	r1, [r7, #0]
 8010fee:	6878      	ldr	r0, [r7, #4]
 8010ff0:	f000 fc17 	bl	8011822 <USBD_CtlError>
                break;
 8010ff4:	e091      	b.n	801111a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010ff6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010ffa:	2b00      	cmp	r3, #0
 8010ffc:	da0b      	bge.n	8011016 <USBD_StdEPReq+0x212>
 8010ffe:	7bbb      	ldrb	r3, [r7, #14]
 8011000:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8011004:	4613      	mov	r3, r2
 8011006:	009b      	lsls	r3, r3, #2
 8011008:	4413      	add	r3, r2
 801100a:	009b      	lsls	r3, r3, #2
 801100c:	3310      	adds	r3, #16
 801100e:	687a      	ldr	r2, [r7, #4]
 8011010:	4413      	add	r3, r2
 8011012:	3304      	adds	r3, #4
 8011014:	e00b      	b.n	801102e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8011016:	7bbb      	ldrb	r3, [r7, #14]
 8011018:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801101c:	4613      	mov	r3, r2
 801101e:	009b      	lsls	r3, r3, #2
 8011020:	4413      	add	r3, r2
 8011022:	009b      	lsls	r3, r3, #2
 8011024:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8011028:	687a      	ldr	r2, [r7, #4]
 801102a:	4413      	add	r3, r2
 801102c:	3304      	adds	r3, #4
 801102e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8011030:	68bb      	ldr	r3, [r7, #8]
 8011032:	2200      	movs	r2, #0
 8011034:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8011036:	68bb      	ldr	r3, [r7, #8]
 8011038:	2202      	movs	r2, #2
 801103a:	4619      	mov	r1, r3
 801103c:	6878      	ldr	r0, [r7, #4]
 801103e:	f000 fc6d 	bl	801191c <USBD_CtlSendData>
              break;
 8011042:	e06a      	b.n	801111a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8011044:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011048:	2b00      	cmp	r3, #0
 801104a:	da11      	bge.n	8011070 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 801104c:	7bbb      	ldrb	r3, [r7, #14]
 801104e:	f003 020f 	and.w	r2, r3, #15
 8011052:	6879      	ldr	r1, [r7, #4]
 8011054:	4613      	mov	r3, r2
 8011056:	009b      	lsls	r3, r3, #2
 8011058:	4413      	add	r3, r2
 801105a:	009b      	lsls	r3, r3, #2
 801105c:	440b      	add	r3, r1
 801105e:	3324      	adds	r3, #36	@ 0x24
 8011060:	881b      	ldrh	r3, [r3, #0]
 8011062:	2b00      	cmp	r3, #0
 8011064:	d117      	bne.n	8011096 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8011066:	6839      	ldr	r1, [r7, #0]
 8011068:	6878      	ldr	r0, [r7, #4]
 801106a:	f000 fbda 	bl	8011822 <USBD_CtlError>
                  break;
 801106e:	e054      	b.n	801111a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8011070:	7bbb      	ldrb	r3, [r7, #14]
 8011072:	f003 020f 	and.w	r2, r3, #15
 8011076:	6879      	ldr	r1, [r7, #4]
 8011078:	4613      	mov	r3, r2
 801107a:	009b      	lsls	r3, r3, #2
 801107c:	4413      	add	r3, r2
 801107e:	009b      	lsls	r3, r3, #2
 8011080:	440b      	add	r3, r1
 8011082:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8011086:	881b      	ldrh	r3, [r3, #0]
 8011088:	2b00      	cmp	r3, #0
 801108a:	d104      	bne.n	8011096 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 801108c:	6839      	ldr	r1, [r7, #0]
 801108e:	6878      	ldr	r0, [r7, #4]
 8011090:	f000 fbc7 	bl	8011822 <USBD_CtlError>
                  break;
 8011094:	e041      	b.n	801111a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011096:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801109a:	2b00      	cmp	r3, #0
 801109c:	da0b      	bge.n	80110b6 <USBD_StdEPReq+0x2b2>
 801109e:	7bbb      	ldrb	r3, [r7, #14]
 80110a0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80110a4:	4613      	mov	r3, r2
 80110a6:	009b      	lsls	r3, r3, #2
 80110a8:	4413      	add	r3, r2
 80110aa:	009b      	lsls	r3, r3, #2
 80110ac:	3310      	adds	r3, #16
 80110ae:	687a      	ldr	r2, [r7, #4]
 80110b0:	4413      	add	r3, r2
 80110b2:	3304      	adds	r3, #4
 80110b4:	e00b      	b.n	80110ce <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80110b6:	7bbb      	ldrb	r3, [r7, #14]
 80110b8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80110bc:	4613      	mov	r3, r2
 80110be:	009b      	lsls	r3, r3, #2
 80110c0:	4413      	add	r3, r2
 80110c2:	009b      	lsls	r3, r3, #2
 80110c4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80110c8:	687a      	ldr	r2, [r7, #4]
 80110ca:	4413      	add	r3, r2
 80110cc:	3304      	adds	r3, #4
 80110ce:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80110d0:	7bbb      	ldrb	r3, [r7, #14]
 80110d2:	2b00      	cmp	r3, #0
 80110d4:	d002      	beq.n	80110dc <USBD_StdEPReq+0x2d8>
 80110d6:	7bbb      	ldrb	r3, [r7, #14]
 80110d8:	2b80      	cmp	r3, #128	@ 0x80
 80110da:	d103      	bne.n	80110e4 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 80110dc:	68bb      	ldr	r3, [r7, #8]
 80110de:	2200      	movs	r2, #0
 80110e0:	601a      	str	r2, [r3, #0]
 80110e2:	e00e      	b.n	8011102 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80110e4:	7bbb      	ldrb	r3, [r7, #14]
 80110e6:	4619      	mov	r1, r3
 80110e8:	6878      	ldr	r0, [r7, #4]
 80110ea:	f004 fc77 	bl	80159dc <USBD_LL_IsStallEP>
 80110ee:	4603      	mov	r3, r0
 80110f0:	2b00      	cmp	r3, #0
 80110f2:	d003      	beq.n	80110fc <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 80110f4:	68bb      	ldr	r3, [r7, #8]
 80110f6:	2201      	movs	r2, #1
 80110f8:	601a      	str	r2, [r3, #0]
 80110fa:	e002      	b.n	8011102 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 80110fc:	68bb      	ldr	r3, [r7, #8]
 80110fe:	2200      	movs	r2, #0
 8011100:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8011102:	68bb      	ldr	r3, [r7, #8]
 8011104:	2202      	movs	r2, #2
 8011106:	4619      	mov	r1, r3
 8011108:	6878      	ldr	r0, [r7, #4]
 801110a:	f000 fc07 	bl	801191c <USBD_CtlSendData>
              break;
 801110e:	e004      	b.n	801111a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8011110:	6839      	ldr	r1, [r7, #0]
 8011112:	6878      	ldr	r0, [r7, #4]
 8011114:	f000 fb85 	bl	8011822 <USBD_CtlError>
              break;
 8011118:	bf00      	nop
          }
          break;
 801111a:	e004      	b.n	8011126 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 801111c:	6839      	ldr	r1, [r7, #0]
 801111e:	6878      	ldr	r0, [r7, #4]
 8011120:	f000 fb7f 	bl	8011822 <USBD_CtlError>
          break;
 8011124:	bf00      	nop
      }
      break;
 8011126:	e005      	b.n	8011134 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8011128:	6839      	ldr	r1, [r7, #0]
 801112a:	6878      	ldr	r0, [r7, #4]
 801112c:	f000 fb79 	bl	8011822 <USBD_CtlError>
      break;
 8011130:	e000      	b.n	8011134 <USBD_StdEPReq+0x330>
      break;
 8011132:	bf00      	nop
  }

  return ret;
 8011134:	7bfb      	ldrb	r3, [r7, #15]
}
 8011136:	4618      	mov	r0, r3
 8011138:	3710      	adds	r7, #16
 801113a:	46bd      	mov	sp, r7
 801113c:	bd80      	pop	{r7, pc}
	...

08011140 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011140:	b580      	push	{r7, lr}
 8011142:	b084      	sub	sp, #16
 8011144:	af00      	add	r7, sp, #0
 8011146:	6078      	str	r0, [r7, #4]
 8011148:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801114a:	2300      	movs	r3, #0
 801114c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 801114e:	2300      	movs	r3, #0
 8011150:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8011152:	2300      	movs	r3, #0
 8011154:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8011156:	683b      	ldr	r3, [r7, #0]
 8011158:	885b      	ldrh	r3, [r3, #2]
 801115a:	0a1b      	lsrs	r3, r3, #8
 801115c:	b29b      	uxth	r3, r3
 801115e:	3b01      	subs	r3, #1
 8011160:	2b0e      	cmp	r3, #14
 8011162:	f200 8152 	bhi.w	801140a <USBD_GetDescriptor+0x2ca>
 8011166:	a201      	add	r2, pc, #4	@ (adr r2, 801116c <USBD_GetDescriptor+0x2c>)
 8011168:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801116c:	080111dd 	.word	0x080111dd
 8011170:	080111f5 	.word	0x080111f5
 8011174:	08011235 	.word	0x08011235
 8011178:	0801140b 	.word	0x0801140b
 801117c:	0801140b 	.word	0x0801140b
 8011180:	080113ab 	.word	0x080113ab
 8011184:	080113d7 	.word	0x080113d7
 8011188:	0801140b 	.word	0x0801140b
 801118c:	0801140b 	.word	0x0801140b
 8011190:	0801140b 	.word	0x0801140b
 8011194:	0801140b 	.word	0x0801140b
 8011198:	0801140b 	.word	0x0801140b
 801119c:	0801140b 	.word	0x0801140b
 80111a0:	0801140b 	.word	0x0801140b
 80111a4:	080111a9 	.word	0x080111a9
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 80111a8:	687b      	ldr	r3, [r7, #4]
 80111aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80111ae:	69db      	ldr	r3, [r3, #28]
 80111b0:	2b00      	cmp	r3, #0
 80111b2:	d00b      	beq.n	80111cc <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80111b4:	687b      	ldr	r3, [r7, #4]
 80111b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80111ba:	69db      	ldr	r3, [r3, #28]
 80111bc:	687a      	ldr	r2, [r7, #4]
 80111be:	7c12      	ldrb	r2, [r2, #16]
 80111c0:	f107 0108 	add.w	r1, r7, #8
 80111c4:	4610      	mov	r0, r2
 80111c6:	4798      	blx	r3
 80111c8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80111ca:	e126      	b.n	801141a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80111cc:	6839      	ldr	r1, [r7, #0]
 80111ce:	6878      	ldr	r0, [r7, #4]
 80111d0:	f000 fb27 	bl	8011822 <USBD_CtlError>
        err++;
 80111d4:	7afb      	ldrb	r3, [r7, #11]
 80111d6:	3301      	adds	r3, #1
 80111d8:	72fb      	strb	r3, [r7, #11]
      break;
 80111da:	e11e      	b.n	801141a <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80111dc:	687b      	ldr	r3, [r7, #4]
 80111de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80111e2:	681b      	ldr	r3, [r3, #0]
 80111e4:	687a      	ldr	r2, [r7, #4]
 80111e6:	7c12      	ldrb	r2, [r2, #16]
 80111e8:	f107 0108 	add.w	r1, r7, #8
 80111ec:	4610      	mov	r0, r2
 80111ee:	4798      	blx	r3
 80111f0:	60f8      	str	r0, [r7, #12]
      break;
 80111f2:	e112      	b.n	801141a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80111f4:	687b      	ldr	r3, [r7, #4]
 80111f6:	7c1b      	ldrb	r3, [r3, #16]
 80111f8:	2b00      	cmp	r3, #0
 80111fa:	d10d      	bne.n	8011218 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80111fc:	687b      	ldr	r3, [r7, #4]
 80111fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011202:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011204:	f107 0208 	add.w	r2, r7, #8
 8011208:	4610      	mov	r0, r2
 801120a:	4798      	blx	r3
 801120c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801120e:	68fb      	ldr	r3, [r7, #12]
 8011210:	3301      	adds	r3, #1
 8011212:	2202      	movs	r2, #2
 8011214:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8011216:	e100      	b.n	801141a <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8011218:	687b      	ldr	r3, [r7, #4]
 801121a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801121e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011220:	f107 0208 	add.w	r2, r7, #8
 8011224:	4610      	mov	r0, r2
 8011226:	4798      	blx	r3
 8011228:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801122a:	68fb      	ldr	r3, [r7, #12]
 801122c:	3301      	adds	r3, #1
 801122e:	2202      	movs	r2, #2
 8011230:	701a      	strb	r2, [r3, #0]
      break;
 8011232:	e0f2      	b.n	801141a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8011234:	683b      	ldr	r3, [r7, #0]
 8011236:	885b      	ldrh	r3, [r3, #2]
 8011238:	b2db      	uxtb	r3, r3
 801123a:	2b05      	cmp	r3, #5
 801123c:	f200 80ac 	bhi.w	8011398 <USBD_GetDescriptor+0x258>
 8011240:	a201      	add	r2, pc, #4	@ (adr r2, 8011248 <USBD_GetDescriptor+0x108>)
 8011242:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011246:	bf00      	nop
 8011248:	08011261 	.word	0x08011261
 801124c:	08011295 	.word	0x08011295
 8011250:	080112c9 	.word	0x080112c9
 8011254:	080112fd 	.word	0x080112fd
 8011258:	08011331 	.word	0x08011331
 801125c:	08011365 	.word	0x08011365
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8011260:	687b      	ldr	r3, [r7, #4]
 8011262:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011266:	685b      	ldr	r3, [r3, #4]
 8011268:	2b00      	cmp	r3, #0
 801126a:	d00b      	beq.n	8011284 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 801126c:	687b      	ldr	r3, [r7, #4]
 801126e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011272:	685b      	ldr	r3, [r3, #4]
 8011274:	687a      	ldr	r2, [r7, #4]
 8011276:	7c12      	ldrb	r2, [r2, #16]
 8011278:	f107 0108 	add.w	r1, r7, #8
 801127c:	4610      	mov	r0, r2
 801127e:	4798      	blx	r3
 8011280:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8011282:	e091      	b.n	80113a8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8011284:	6839      	ldr	r1, [r7, #0]
 8011286:	6878      	ldr	r0, [r7, #4]
 8011288:	f000 facb 	bl	8011822 <USBD_CtlError>
            err++;
 801128c:	7afb      	ldrb	r3, [r7, #11]
 801128e:	3301      	adds	r3, #1
 8011290:	72fb      	strb	r3, [r7, #11]
          break;
 8011292:	e089      	b.n	80113a8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8011294:	687b      	ldr	r3, [r7, #4]
 8011296:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801129a:	689b      	ldr	r3, [r3, #8]
 801129c:	2b00      	cmp	r3, #0
 801129e:	d00b      	beq.n	80112b8 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80112a0:	687b      	ldr	r3, [r7, #4]
 80112a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80112a6:	689b      	ldr	r3, [r3, #8]
 80112a8:	687a      	ldr	r2, [r7, #4]
 80112aa:	7c12      	ldrb	r2, [r2, #16]
 80112ac:	f107 0108 	add.w	r1, r7, #8
 80112b0:	4610      	mov	r0, r2
 80112b2:	4798      	blx	r3
 80112b4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80112b6:	e077      	b.n	80113a8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80112b8:	6839      	ldr	r1, [r7, #0]
 80112ba:	6878      	ldr	r0, [r7, #4]
 80112bc:	f000 fab1 	bl	8011822 <USBD_CtlError>
            err++;
 80112c0:	7afb      	ldrb	r3, [r7, #11]
 80112c2:	3301      	adds	r3, #1
 80112c4:	72fb      	strb	r3, [r7, #11]
          break;
 80112c6:	e06f      	b.n	80113a8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80112c8:	687b      	ldr	r3, [r7, #4]
 80112ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80112ce:	68db      	ldr	r3, [r3, #12]
 80112d0:	2b00      	cmp	r3, #0
 80112d2:	d00b      	beq.n	80112ec <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80112d4:	687b      	ldr	r3, [r7, #4]
 80112d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80112da:	68db      	ldr	r3, [r3, #12]
 80112dc:	687a      	ldr	r2, [r7, #4]
 80112de:	7c12      	ldrb	r2, [r2, #16]
 80112e0:	f107 0108 	add.w	r1, r7, #8
 80112e4:	4610      	mov	r0, r2
 80112e6:	4798      	blx	r3
 80112e8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80112ea:	e05d      	b.n	80113a8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80112ec:	6839      	ldr	r1, [r7, #0]
 80112ee:	6878      	ldr	r0, [r7, #4]
 80112f0:	f000 fa97 	bl	8011822 <USBD_CtlError>
            err++;
 80112f4:	7afb      	ldrb	r3, [r7, #11]
 80112f6:	3301      	adds	r3, #1
 80112f8:	72fb      	strb	r3, [r7, #11]
          break;
 80112fa:	e055      	b.n	80113a8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80112fc:	687b      	ldr	r3, [r7, #4]
 80112fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011302:	691b      	ldr	r3, [r3, #16]
 8011304:	2b00      	cmp	r3, #0
 8011306:	d00b      	beq.n	8011320 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8011308:	687b      	ldr	r3, [r7, #4]
 801130a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801130e:	691b      	ldr	r3, [r3, #16]
 8011310:	687a      	ldr	r2, [r7, #4]
 8011312:	7c12      	ldrb	r2, [r2, #16]
 8011314:	f107 0108 	add.w	r1, r7, #8
 8011318:	4610      	mov	r0, r2
 801131a:	4798      	blx	r3
 801131c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801131e:	e043      	b.n	80113a8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8011320:	6839      	ldr	r1, [r7, #0]
 8011322:	6878      	ldr	r0, [r7, #4]
 8011324:	f000 fa7d 	bl	8011822 <USBD_CtlError>
            err++;
 8011328:	7afb      	ldrb	r3, [r7, #11]
 801132a:	3301      	adds	r3, #1
 801132c:	72fb      	strb	r3, [r7, #11]
          break;
 801132e:	e03b      	b.n	80113a8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8011330:	687b      	ldr	r3, [r7, #4]
 8011332:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011336:	695b      	ldr	r3, [r3, #20]
 8011338:	2b00      	cmp	r3, #0
 801133a:	d00b      	beq.n	8011354 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 801133c:	687b      	ldr	r3, [r7, #4]
 801133e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011342:	695b      	ldr	r3, [r3, #20]
 8011344:	687a      	ldr	r2, [r7, #4]
 8011346:	7c12      	ldrb	r2, [r2, #16]
 8011348:	f107 0108 	add.w	r1, r7, #8
 801134c:	4610      	mov	r0, r2
 801134e:	4798      	blx	r3
 8011350:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8011352:	e029      	b.n	80113a8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8011354:	6839      	ldr	r1, [r7, #0]
 8011356:	6878      	ldr	r0, [r7, #4]
 8011358:	f000 fa63 	bl	8011822 <USBD_CtlError>
            err++;
 801135c:	7afb      	ldrb	r3, [r7, #11]
 801135e:	3301      	adds	r3, #1
 8011360:	72fb      	strb	r3, [r7, #11]
          break;
 8011362:	e021      	b.n	80113a8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8011364:	687b      	ldr	r3, [r7, #4]
 8011366:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801136a:	699b      	ldr	r3, [r3, #24]
 801136c:	2b00      	cmp	r3, #0
 801136e:	d00b      	beq.n	8011388 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8011370:	687b      	ldr	r3, [r7, #4]
 8011372:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011376:	699b      	ldr	r3, [r3, #24]
 8011378:	687a      	ldr	r2, [r7, #4]
 801137a:	7c12      	ldrb	r2, [r2, #16]
 801137c:	f107 0108 	add.w	r1, r7, #8
 8011380:	4610      	mov	r0, r2
 8011382:	4798      	blx	r3
 8011384:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8011386:	e00f      	b.n	80113a8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8011388:	6839      	ldr	r1, [r7, #0]
 801138a:	6878      	ldr	r0, [r7, #4]
 801138c:	f000 fa49 	bl	8011822 <USBD_CtlError>
            err++;
 8011390:	7afb      	ldrb	r3, [r7, #11]
 8011392:	3301      	adds	r3, #1
 8011394:	72fb      	strb	r3, [r7, #11]
          break;
 8011396:	e007      	b.n	80113a8 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8011398:	6839      	ldr	r1, [r7, #0]
 801139a:	6878      	ldr	r0, [r7, #4]
 801139c:	f000 fa41 	bl	8011822 <USBD_CtlError>
          err++;
 80113a0:	7afb      	ldrb	r3, [r7, #11]
 80113a2:	3301      	adds	r3, #1
 80113a4:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80113a6:	bf00      	nop
      }
      break;
 80113a8:	e037      	b.n	801141a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80113aa:	687b      	ldr	r3, [r7, #4]
 80113ac:	7c1b      	ldrb	r3, [r3, #16]
 80113ae:	2b00      	cmp	r3, #0
 80113b0:	d109      	bne.n	80113c6 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80113b2:	687b      	ldr	r3, [r7, #4]
 80113b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80113b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80113ba:	f107 0208 	add.w	r2, r7, #8
 80113be:	4610      	mov	r0, r2
 80113c0:	4798      	blx	r3
 80113c2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80113c4:	e029      	b.n	801141a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80113c6:	6839      	ldr	r1, [r7, #0]
 80113c8:	6878      	ldr	r0, [r7, #4]
 80113ca:	f000 fa2a 	bl	8011822 <USBD_CtlError>
        err++;
 80113ce:	7afb      	ldrb	r3, [r7, #11]
 80113d0:	3301      	adds	r3, #1
 80113d2:	72fb      	strb	r3, [r7, #11]
      break;
 80113d4:	e021      	b.n	801141a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80113d6:	687b      	ldr	r3, [r7, #4]
 80113d8:	7c1b      	ldrb	r3, [r3, #16]
 80113da:	2b00      	cmp	r3, #0
 80113dc:	d10d      	bne.n	80113fa <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80113de:	687b      	ldr	r3, [r7, #4]
 80113e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80113e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80113e6:	f107 0208 	add.w	r2, r7, #8
 80113ea:	4610      	mov	r0, r2
 80113ec:	4798      	blx	r3
 80113ee:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80113f0:	68fb      	ldr	r3, [r7, #12]
 80113f2:	3301      	adds	r3, #1
 80113f4:	2207      	movs	r2, #7
 80113f6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80113f8:	e00f      	b.n	801141a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80113fa:	6839      	ldr	r1, [r7, #0]
 80113fc:	6878      	ldr	r0, [r7, #4]
 80113fe:	f000 fa10 	bl	8011822 <USBD_CtlError>
        err++;
 8011402:	7afb      	ldrb	r3, [r7, #11]
 8011404:	3301      	adds	r3, #1
 8011406:	72fb      	strb	r3, [r7, #11]
      break;
 8011408:	e007      	b.n	801141a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 801140a:	6839      	ldr	r1, [r7, #0]
 801140c:	6878      	ldr	r0, [r7, #4]
 801140e:	f000 fa08 	bl	8011822 <USBD_CtlError>
      err++;
 8011412:	7afb      	ldrb	r3, [r7, #11]
 8011414:	3301      	adds	r3, #1
 8011416:	72fb      	strb	r3, [r7, #11]
      break;
 8011418:	bf00      	nop
  }

  if (err != 0U)
 801141a:	7afb      	ldrb	r3, [r7, #11]
 801141c:	2b00      	cmp	r3, #0
 801141e:	d11e      	bne.n	801145e <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8011420:	683b      	ldr	r3, [r7, #0]
 8011422:	88db      	ldrh	r3, [r3, #6]
 8011424:	2b00      	cmp	r3, #0
 8011426:	d016      	beq.n	8011456 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8011428:	893b      	ldrh	r3, [r7, #8]
 801142a:	2b00      	cmp	r3, #0
 801142c:	d00e      	beq.n	801144c <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 801142e:	683b      	ldr	r3, [r7, #0]
 8011430:	88da      	ldrh	r2, [r3, #6]
 8011432:	893b      	ldrh	r3, [r7, #8]
 8011434:	4293      	cmp	r3, r2
 8011436:	bf28      	it	cs
 8011438:	4613      	movcs	r3, r2
 801143a:	b29b      	uxth	r3, r3
 801143c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 801143e:	893b      	ldrh	r3, [r7, #8]
 8011440:	461a      	mov	r2, r3
 8011442:	68f9      	ldr	r1, [r7, #12]
 8011444:	6878      	ldr	r0, [r7, #4]
 8011446:	f000 fa69 	bl	801191c <USBD_CtlSendData>
 801144a:	e009      	b.n	8011460 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 801144c:	6839      	ldr	r1, [r7, #0]
 801144e:	6878      	ldr	r0, [r7, #4]
 8011450:	f000 f9e7 	bl	8011822 <USBD_CtlError>
 8011454:	e004      	b.n	8011460 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8011456:	6878      	ldr	r0, [r7, #4]
 8011458:	f000 fa9d 	bl	8011996 <USBD_CtlSendStatus>
 801145c:	e000      	b.n	8011460 <USBD_GetDescriptor+0x320>
    return;
 801145e:	bf00      	nop
  }
}
 8011460:	3710      	adds	r7, #16
 8011462:	46bd      	mov	sp, r7
 8011464:	bd80      	pop	{r7, pc}
 8011466:	bf00      	nop

08011468 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011468:	b580      	push	{r7, lr}
 801146a:	b084      	sub	sp, #16
 801146c:	af00      	add	r7, sp, #0
 801146e:	6078      	str	r0, [r7, #4]
 8011470:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8011472:	683b      	ldr	r3, [r7, #0]
 8011474:	889b      	ldrh	r3, [r3, #4]
 8011476:	2b00      	cmp	r3, #0
 8011478:	d131      	bne.n	80114de <USBD_SetAddress+0x76>
 801147a:	683b      	ldr	r3, [r7, #0]
 801147c:	88db      	ldrh	r3, [r3, #6]
 801147e:	2b00      	cmp	r3, #0
 8011480:	d12d      	bne.n	80114de <USBD_SetAddress+0x76>
 8011482:	683b      	ldr	r3, [r7, #0]
 8011484:	885b      	ldrh	r3, [r3, #2]
 8011486:	2b7f      	cmp	r3, #127	@ 0x7f
 8011488:	d829      	bhi.n	80114de <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 801148a:	683b      	ldr	r3, [r7, #0]
 801148c:	885b      	ldrh	r3, [r3, #2]
 801148e:	b2db      	uxtb	r3, r3
 8011490:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011494:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011496:	687b      	ldr	r3, [r7, #4]
 8011498:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801149c:	b2db      	uxtb	r3, r3
 801149e:	2b03      	cmp	r3, #3
 80114a0:	d104      	bne.n	80114ac <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80114a2:	6839      	ldr	r1, [r7, #0]
 80114a4:	6878      	ldr	r0, [r7, #4]
 80114a6:	f000 f9bc 	bl	8011822 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80114aa:	e01d      	b.n	80114e8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80114ac:	687b      	ldr	r3, [r7, #4]
 80114ae:	7bfa      	ldrb	r2, [r7, #15]
 80114b0:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80114b4:	7bfb      	ldrb	r3, [r7, #15]
 80114b6:	4619      	mov	r1, r3
 80114b8:	6878      	ldr	r0, [r7, #4]
 80114ba:	f004 fabb 	bl	8015a34 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80114be:	6878      	ldr	r0, [r7, #4]
 80114c0:	f000 fa69 	bl	8011996 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80114c4:	7bfb      	ldrb	r3, [r7, #15]
 80114c6:	2b00      	cmp	r3, #0
 80114c8:	d004      	beq.n	80114d4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80114ca:	687b      	ldr	r3, [r7, #4]
 80114cc:	2202      	movs	r2, #2
 80114ce:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80114d2:	e009      	b.n	80114e8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80114d4:	687b      	ldr	r3, [r7, #4]
 80114d6:	2201      	movs	r2, #1
 80114d8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80114dc:	e004      	b.n	80114e8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80114de:	6839      	ldr	r1, [r7, #0]
 80114e0:	6878      	ldr	r0, [r7, #4]
 80114e2:	f000 f99e 	bl	8011822 <USBD_CtlError>
  }
}
 80114e6:	bf00      	nop
 80114e8:	bf00      	nop
 80114ea:	3710      	adds	r7, #16
 80114ec:	46bd      	mov	sp, r7
 80114ee:	bd80      	pop	{r7, pc}

080114f0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80114f0:	b580      	push	{r7, lr}
 80114f2:	b084      	sub	sp, #16
 80114f4:	af00      	add	r7, sp, #0
 80114f6:	6078      	str	r0, [r7, #4]
 80114f8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80114fa:	2300      	movs	r3, #0
 80114fc:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80114fe:	683b      	ldr	r3, [r7, #0]
 8011500:	885b      	ldrh	r3, [r3, #2]
 8011502:	b2da      	uxtb	r2, r3
 8011504:	4b4e      	ldr	r3, [pc, #312]	@ (8011640 <USBD_SetConfig+0x150>)
 8011506:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8011508:	4b4d      	ldr	r3, [pc, #308]	@ (8011640 <USBD_SetConfig+0x150>)
 801150a:	781b      	ldrb	r3, [r3, #0]
 801150c:	2b01      	cmp	r3, #1
 801150e:	d905      	bls.n	801151c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8011510:	6839      	ldr	r1, [r7, #0]
 8011512:	6878      	ldr	r0, [r7, #4]
 8011514:	f000 f985 	bl	8011822 <USBD_CtlError>
    return USBD_FAIL;
 8011518:	2303      	movs	r3, #3
 801151a:	e08c      	b.n	8011636 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 801151c:	687b      	ldr	r3, [r7, #4]
 801151e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011522:	b2db      	uxtb	r3, r3
 8011524:	2b02      	cmp	r3, #2
 8011526:	d002      	beq.n	801152e <USBD_SetConfig+0x3e>
 8011528:	2b03      	cmp	r3, #3
 801152a:	d029      	beq.n	8011580 <USBD_SetConfig+0x90>
 801152c:	e075      	b.n	801161a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 801152e:	4b44      	ldr	r3, [pc, #272]	@ (8011640 <USBD_SetConfig+0x150>)
 8011530:	781b      	ldrb	r3, [r3, #0]
 8011532:	2b00      	cmp	r3, #0
 8011534:	d020      	beq.n	8011578 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8011536:	4b42      	ldr	r3, [pc, #264]	@ (8011640 <USBD_SetConfig+0x150>)
 8011538:	781b      	ldrb	r3, [r3, #0]
 801153a:	461a      	mov	r2, r3
 801153c:	687b      	ldr	r3, [r7, #4]
 801153e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8011540:	4b3f      	ldr	r3, [pc, #252]	@ (8011640 <USBD_SetConfig+0x150>)
 8011542:	781b      	ldrb	r3, [r3, #0]
 8011544:	4619      	mov	r1, r3
 8011546:	6878      	ldr	r0, [r7, #4]
 8011548:	f7fe ffb8 	bl	80104bc <USBD_SetClassConfig>
 801154c:	4603      	mov	r3, r0
 801154e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8011550:	7bfb      	ldrb	r3, [r7, #15]
 8011552:	2b00      	cmp	r3, #0
 8011554:	d008      	beq.n	8011568 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8011556:	6839      	ldr	r1, [r7, #0]
 8011558:	6878      	ldr	r0, [r7, #4]
 801155a:	f000 f962 	bl	8011822 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 801155e:	687b      	ldr	r3, [r7, #4]
 8011560:	2202      	movs	r2, #2
 8011562:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8011566:	e065      	b.n	8011634 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8011568:	6878      	ldr	r0, [r7, #4]
 801156a:	f000 fa14 	bl	8011996 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 801156e:	687b      	ldr	r3, [r7, #4]
 8011570:	2203      	movs	r2, #3
 8011572:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8011576:	e05d      	b.n	8011634 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8011578:	6878      	ldr	r0, [r7, #4]
 801157a:	f000 fa0c 	bl	8011996 <USBD_CtlSendStatus>
      break;
 801157e:	e059      	b.n	8011634 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8011580:	4b2f      	ldr	r3, [pc, #188]	@ (8011640 <USBD_SetConfig+0x150>)
 8011582:	781b      	ldrb	r3, [r3, #0]
 8011584:	2b00      	cmp	r3, #0
 8011586:	d112      	bne.n	80115ae <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8011588:	687b      	ldr	r3, [r7, #4]
 801158a:	2202      	movs	r2, #2
 801158c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8011590:	4b2b      	ldr	r3, [pc, #172]	@ (8011640 <USBD_SetConfig+0x150>)
 8011592:	781b      	ldrb	r3, [r3, #0]
 8011594:	461a      	mov	r2, r3
 8011596:	687b      	ldr	r3, [r7, #4]
 8011598:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 801159a:	4b29      	ldr	r3, [pc, #164]	@ (8011640 <USBD_SetConfig+0x150>)
 801159c:	781b      	ldrb	r3, [r3, #0]
 801159e:	4619      	mov	r1, r3
 80115a0:	6878      	ldr	r0, [r7, #4]
 80115a2:	f7fe ffa7 	bl	80104f4 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80115a6:	6878      	ldr	r0, [r7, #4]
 80115a8:	f000 f9f5 	bl	8011996 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80115ac:	e042      	b.n	8011634 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80115ae:	4b24      	ldr	r3, [pc, #144]	@ (8011640 <USBD_SetConfig+0x150>)
 80115b0:	781b      	ldrb	r3, [r3, #0]
 80115b2:	461a      	mov	r2, r3
 80115b4:	687b      	ldr	r3, [r7, #4]
 80115b6:	685b      	ldr	r3, [r3, #4]
 80115b8:	429a      	cmp	r2, r3
 80115ba:	d02a      	beq.n	8011612 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80115bc:	687b      	ldr	r3, [r7, #4]
 80115be:	685b      	ldr	r3, [r3, #4]
 80115c0:	b2db      	uxtb	r3, r3
 80115c2:	4619      	mov	r1, r3
 80115c4:	6878      	ldr	r0, [r7, #4]
 80115c6:	f7fe ff95 	bl	80104f4 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80115ca:	4b1d      	ldr	r3, [pc, #116]	@ (8011640 <USBD_SetConfig+0x150>)
 80115cc:	781b      	ldrb	r3, [r3, #0]
 80115ce:	461a      	mov	r2, r3
 80115d0:	687b      	ldr	r3, [r7, #4]
 80115d2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80115d4:	4b1a      	ldr	r3, [pc, #104]	@ (8011640 <USBD_SetConfig+0x150>)
 80115d6:	781b      	ldrb	r3, [r3, #0]
 80115d8:	4619      	mov	r1, r3
 80115da:	6878      	ldr	r0, [r7, #4]
 80115dc:	f7fe ff6e 	bl	80104bc <USBD_SetClassConfig>
 80115e0:	4603      	mov	r3, r0
 80115e2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80115e4:	7bfb      	ldrb	r3, [r7, #15]
 80115e6:	2b00      	cmp	r3, #0
 80115e8:	d00f      	beq.n	801160a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80115ea:	6839      	ldr	r1, [r7, #0]
 80115ec:	6878      	ldr	r0, [r7, #4]
 80115ee:	f000 f918 	bl	8011822 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80115f2:	687b      	ldr	r3, [r7, #4]
 80115f4:	685b      	ldr	r3, [r3, #4]
 80115f6:	b2db      	uxtb	r3, r3
 80115f8:	4619      	mov	r1, r3
 80115fa:	6878      	ldr	r0, [r7, #4]
 80115fc:	f7fe ff7a 	bl	80104f4 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8011600:	687b      	ldr	r3, [r7, #4]
 8011602:	2202      	movs	r2, #2
 8011604:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8011608:	e014      	b.n	8011634 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 801160a:	6878      	ldr	r0, [r7, #4]
 801160c:	f000 f9c3 	bl	8011996 <USBD_CtlSendStatus>
      break;
 8011610:	e010      	b.n	8011634 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8011612:	6878      	ldr	r0, [r7, #4]
 8011614:	f000 f9bf 	bl	8011996 <USBD_CtlSendStatus>
      break;
 8011618:	e00c      	b.n	8011634 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 801161a:	6839      	ldr	r1, [r7, #0]
 801161c:	6878      	ldr	r0, [r7, #4]
 801161e:	f000 f900 	bl	8011822 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8011622:	4b07      	ldr	r3, [pc, #28]	@ (8011640 <USBD_SetConfig+0x150>)
 8011624:	781b      	ldrb	r3, [r3, #0]
 8011626:	4619      	mov	r1, r3
 8011628:	6878      	ldr	r0, [r7, #4]
 801162a:	f7fe ff63 	bl	80104f4 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 801162e:	2303      	movs	r3, #3
 8011630:	73fb      	strb	r3, [r7, #15]
      break;
 8011632:	bf00      	nop
  }

  return ret;
 8011634:	7bfb      	ldrb	r3, [r7, #15]
}
 8011636:	4618      	mov	r0, r3
 8011638:	3710      	adds	r7, #16
 801163a:	46bd      	mov	sp, r7
 801163c:	bd80      	pop	{r7, pc}
 801163e:	bf00      	nop
 8011640:	240001b4 	.word	0x240001b4

08011644 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011644:	b580      	push	{r7, lr}
 8011646:	b082      	sub	sp, #8
 8011648:	af00      	add	r7, sp, #0
 801164a:	6078      	str	r0, [r7, #4]
 801164c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 801164e:	683b      	ldr	r3, [r7, #0]
 8011650:	88db      	ldrh	r3, [r3, #6]
 8011652:	2b01      	cmp	r3, #1
 8011654:	d004      	beq.n	8011660 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8011656:	6839      	ldr	r1, [r7, #0]
 8011658:	6878      	ldr	r0, [r7, #4]
 801165a:	f000 f8e2 	bl	8011822 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 801165e:	e023      	b.n	80116a8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8011660:	687b      	ldr	r3, [r7, #4]
 8011662:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011666:	b2db      	uxtb	r3, r3
 8011668:	2b02      	cmp	r3, #2
 801166a:	dc02      	bgt.n	8011672 <USBD_GetConfig+0x2e>
 801166c:	2b00      	cmp	r3, #0
 801166e:	dc03      	bgt.n	8011678 <USBD_GetConfig+0x34>
 8011670:	e015      	b.n	801169e <USBD_GetConfig+0x5a>
 8011672:	2b03      	cmp	r3, #3
 8011674:	d00b      	beq.n	801168e <USBD_GetConfig+0x4a>
 8011676:	e012      	b.n	801169e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8011678:	687b      	ldr	r3, [r7, #4]
 801167a:	2200      	movs	r2, #0
 801167c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 801167e:	687b      	ldr	r3, [r7, #4]
 8011680:	3308      	adds	r3, #8
 8011682:	2201      	movs	r2, #1
 8011684:	4619      	mov	r1, r3
 8011686:	6878      	ldr	r0, [r7, #4]
 8011688:	f000 f948 	bl	801191c <USBD_CtlSendData>
        break;
 801168c:	e00c      	b.n	80116a8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 801168e:	687b      	ldr	r3, [r7, #4]
 8011690:	3304      	adds	r3, #4
 8011692:	2201      	movs	r2, #1
 8011694:	4619      	mov	r1, r3
 8011696:	6878      	ldr	r0, [r7, #4]
 8011698:	f000 f940 	bl	801191c <USBD_CtlSendData>
        break;
 801169c:	e004      	b.n	80116a8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 801169e:	6839      	ldr	r1, [r7, #0]
 80116a0:	6878      	ldr	r0, [r7, #4]
 80116a2:	f000 f8be 	bl	8011822 <USBD_CtlError>
        break;
 80116a6:	bf00      	nop
}
 80116a8:	bf00      	nop
 80116aa:	3708      	adds	r7, #8
 80116ac:	46bd      	mov	sp, r7
 80116ae:	bd80      	pop	{r7, pc}

080116b0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80116b0:	b580      	push	{r7, lr}
 80116b2:	b082      	sub	sp, #8
 80116b4:	af00      	add	r7, sp, #0
 80116b6:	6078      	str	r0, [r7, #4]
 80116b8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80116ba:	687b      	ldr	r3, [r7, #4]
 80116bc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80116c0:	b2db      	uxtb	r3, r3
 80116c2:	3b01      	subs	r3, #1
 80116c4:	2b02      	cmp	r3, #2
 80116c6:	d81e      	bhi.n	8011706 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80116c8:	683b      	ldr	r3, [r7, #0]
 80116ca:	88db      	ldrh	r3, [r3, #6]
 80116cc:	2b02      	cmp	r3, #2
 80116ce:	d004      	beq.n	80116da <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80116d0:	6839      	ldr	r1, [r7, #0]
 80116d2:	6878      	ldr	r0, [r7, #4]
 80116d4:	f000 f8a5 	bl	8011822 <USBD_CtlError>
        break;
 80116d8:	e01a      	b.n	8011710 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80116da:	687b      	ldr	r3, [r7, #4]
 80116dc:	2201      	movs	r2, #1
 80116de:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80116e0:	687b      	ldr	r3, [r7, #4]
 80116e2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80116e6:	2b00      	cmp	r3, #0
 80116e8:	d005      	beq.n	80116f6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80116ea:	687b      	ldr	r3, [r7, #4]
 80116ec:	68db      	ldr	r3, [r3, #12]
 80116ee:	f043 0202 	orr.w	r2, r3, #2
 80116f2:	687b      	ldr	r3, [r7, #4]
 80116f4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80116f6:	687b      	ldr	r3, [r7, #4]
 80116f8:	330c      	adds	r3, #12
 80116fa:	2202      	movs	r2, #2
 80116fc:	4619      	mov	r1, r3
 80116fe:	6878      	ldr	r0, [r7, #4]
 8011700:	f000 f90c 	bl	801191c <USBD_CtlSendData>
      break;
 8011704:	e004      	b.n	8011710 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8011706:	6839      	ldr	r1, [r7, #0]
 8011708:	6878      	ldr	r0, [r7, #4]
 801170a:	f000 f88a 	bl	8011822 <USBD_CtlError>
      break;
 801170e:	bf00      	nop
  }
}
 8011710:	bf00      	nop
 8011712:	3708      	adds	r7, #8
 8011714:	46bd      	mov	sp, r7
 8011716:	bd80      	pop	{r7, pc}

08011718 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011718:	b580      	push	{r7, lr}
 801171a:	b082      	sub	sp, #8
 801171c:	af00      	add	r7, sp, #0
 801171e:	6078      	str	r0, [r7, #4]
 8011720:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8011722:	683b      	ldr	r3, [r7, #0]
 8011724:	885b      	ldrh	r3, [r3, #2]
 8011726:	2b01      	cmp	r3, #1
 8011728:	d107      	bne.n	801173a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 801172a:	687b      	ldr	r3, [r7, #4]
 801172c:	2201      	movs	r2, #1
 801172e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8011732:	6878      	ldr	r0, [r7, #4]
 8011734:	f000 f92f 	bl	8011996 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8011738:	e013      	b.n	8011762 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 801173a:	683b      	ldr	r3, [r7, #0]
 801173c:	885b      	ldrh	r3, [r3, #2]
 801173e:	2b02      	cmp	r3, #2
 8011740:	d10b      	bne.n	801175a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8011742:	683b      	ldr	r3, [r7, #0]
 8011744:	889b      	ldrh	r3, [r3, #4]
 8011746:	0a1b      	lsrs	r3, r3, #8
 8011748:	b29b      	uxth	r3, r3
 801174a:	b2da      	uxtb	r2, r3
 801174c:	687b      	ldr	r3, [r7, #4]
 801174e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8011752:	6878      	ldr	r0, [r7, #4]
 8011754:	f000 f91f 	bl	8011996 <USBD_CtlSendStatus>
}
 8011758:	e003      	b.n	8011762 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 801175a:	6839      	ldr	r1, [r7, #0]
 801175c:	6878      	ldr	r0, [r7, #4]
 801175e:	f000 f860 	bl	8011822 <USBD_CtlError>
}
 8011762:	bf00      	nop
 8011764:	3708      	adds	r7, #8
 8011766:	46bd      	mov	sp, r7
 8011768:	bd80      	pop	{r7, pc}

0801176a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801176a:	b580      	push	{r7, lr}
 801176c:	b082      	sub	sp, #8
 801176e:	af00      	add	r7, sp, #0
 8011770:	6078      	str	r0, [r7, #4]
 8011772:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8011774:	687b      	ldr	r3, [r7, #4]
 8011776:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801177a:	b2db      	uxtb	r3, r3
 801177c:	3b01      	subs	r3, #1
 801177e:	2b02      	cmp	r3, #2
 8011780:	d80b      	bhi.n	801179a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8011782:	683b      	ldr	r3, [r7, #0]
 8011784:	885b      	ldrh	r3, [r3, #2]
 8011786:	2b01      	cmp	r3, #1
 8011788:	d10c      	bne.n	80117a4 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 801178a:	687b      	ldr	r3, [r7, #4]
 801178c:	2200      	movs	r2, #0
 801178e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8011792:	6878      	ldr	r0, [r7, #4]
 8011794:	f000 f8ff 	bl	8011996 <USBD_CtlSendStatus>
      }
      break;
 8011798:	e004      	b.n	80117a4 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 801179a:	6839      	ldr	r1, [r7, #0]
 801179c:	6878      	ldr	r0, [r7, #4]
 801179e:	f000 f840 	bl	8011822 <USBD_CtlError>
      break;
 80117a2:	e000      	b.n	80117a6 <USBD_ClrFeature+0x3c>
      break;
 80117a4:	bf00      	nop
  }
}
 80117a6:	bf00      	nop
 80117a8:	3708      	adds	r7, #8
 80117aa:	46bd      	mov	sp, r7
 80117ac:	bd80      	pop	{r7, pc}

080117ae <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80117ae:	b580      	push	{r7, lr}
 80117b0:	b084      	sub	sp, #16
 80117b2:	af00      	add	r7, sp, #0
 80117b4:	6078      	str	r0, [r7, #4]
 80117b6:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80117b8:	683b      	ldr	r3, [r7, #0]
 80117ba:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80117bc:	68fb      	ldr	r3, [r7, #12]
 80117be:	781a      	ldrb	r2, [r3, #0]
 80117c0:	687b      	ldr	r3, [r7, #4]
 80117c2:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80117c4:	68fb      	ldr	r3, [r7, #12]
 80117c6:	3301      	adds	r3, #1
 80117c8:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80117ca:	68fb      	ldr	r3, [r7, #12]
 80117cc:	781a      	ldrb	r2, [r3, #0]
 80117ce:	687b      	ldr	r3, [r7, #4]
 80117d0:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80117d2:	68fb      	ldr	r3, [r7, #12]
 80117d4:	3301      	adds	r3, #1
 80117d6:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80117d8:	68f8      	ldr	r0, [r7, #12]
 80117da:	f7ff fa15 	bl	8010c08 <SWAPBYTE>
 80117de:	4603      	mov	r3, r0
 80117e0:	461a      	mov	r2, r3
 80117e2:	687b      	ldr	r3, [r7, #4]
 80117e4:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80117e6:	68fb      	ldr	r3, [r7, #12]
 80117e8:	3301      	adds	r3, #1
 80117ea:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80117ec:	68fb      	ldr	r3, [r7, #12]
 80117ee:	3301      	adds	r3, #1
 80117f0:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80117f2:	68f8      	ldr	r0, [r7, #12]
 80117f4:	f7ff fa08 	bl	8010c08 <SWAPBYTE>
 80117f8:	4603      	mov	r3, r0
 80117fa:	461a      	mov	r2, r3
 80117fc:	687b      	ldr	r3, [r7, #4]
 80117fe:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8011800:	68fb      	ldr	r3, [r7, #12]
 8011802:	3301      	adds	r3, #1
 8011804:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8011806:	68fb      	ldr	r3, [r7, #12]
 8011808:	3301      	adds	r3, #1
 801180a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 801180c:	68f8      	ldr	r0, [r7, #12]
 801180e:	f7ff f9fb 	bl	8010c08 <SWAPBYTE>
 8011812:	4603      	mov	r3, r0
 8011814:	461a      	mov	r2, r3
 8011816:	687b      	ldr	r3, [r7, #4]
 8011818:	80da      	strh	r2, [r3, #6]
}
 801181a:	bf00      	nop
 801181c:	3710      	adds	r7, #16
 801181e:	46bd      	mov	sp, r7
 8011820:	bd80      	pop	{r7, pc}

08011822 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011822:	b580      	push	{r7, lr}
 8011824:	b082      	sub	sp, #8
 8011826:	af00      	add	r7, sp, #0
 8011828:	6078      	str	r0, [r7, #4]
 801182a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 801182c:	2180      	movs	r1, #128	@ 0x80
 801182e:	6878      	ldr	r0, [r7, #4]
 8011830:	f004 f896 	bl	8015960 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8011834:	2100      	movs	r1, #0
 8011836:	6878      	ldr	r0, [r7, #4]
 8011838:	f004 f892 	bl	8015960 <USBD_LL_StallEP>
}
 801183c:	bf00      	nop
 801183e:	3708      	adds	r7, #8
 8011840:	46bd      	mov	sp, r7
 8011842:	bd80      	pop	{r7, pc}

08011844 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8011844:	b580      	push	{r7, lr}
 8011846:	b086      	sub	sp, #24
 8011848:	af00      	add	r7, sp, #0
 801184a:	60f8      	str	r0, [r7, #12]
 801184c:	60b9      	str	r1, [r7, #8]
 801184e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8011850:	2300      	movs	r3, #0
 8011852:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8011854:	68fb      	ldr	r3, [r7, #12]
 8011856:	2b00      	cmp	r3, #0
 8011858:	d042      	beq.n	80118e0 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 801185a:	68fb      	ldr	r3, [r7, #12]
 801185c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 801185e:	6938      	ldr	r0, [r7, #16]
 8011860:	f000 f842 	bl	80118e8 <USBD_GetLen>
 8011864:	4603      	mov	r3, r0
 8011866:	3301      	adds	r3, #1
 8011868:	005b      	lsls	r3, r3, #1
 801186a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801186e:	d808      	bhi.n	8011882 <USBD_GetString+0x3e>
 8011870:	6938      	ldr	r0, [r7, #16]
 8011872:	f000 f839 	bl	80118e8 <USBD_GetLen>
 8011876:	4603      	mov	r3, r0
 8011878:	3301      	adds	r3, #1
 801187a:	b29b      	uxth	r3, r3
 801187c:	005b      	lsls	r3, r3, #1
 801187e:	b29a      	uxth	r2, r3
 8011880:	e001      	b.n	8011886 <USBD_GetString+0x42>
 8011882:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8011886:	687b      	ldr	r3, [r7, #4]
 8011888:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 801188a:	7dfb      	ldrb	r3, [r7, #23]
 801188c:	68ba      	ldr	r2, [r7, #8]
 801188e:	4413      	add	r3, r2
 8011890:	687a      	ldr	r2, [r7, #4]
 8011892:	7812      	ldrb	r2, [r2, #0]
 8011894:	701a      	strb	r2, [r3, #0]
  idx++;
 8011896:	7dfb      	ldrb	r3, [r7, #23]
 8011898:	3301      	adds	r3, #1
 801189a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 801189c:	7dfb      	ldrb	r3, [r7, #23]
 801189e:	68ba      	ldr	r2, [r7, #8]
 80118a0:	4413      	add	r3, r2
 80118a2:	2203      	movs	r2, #3
 80118a4:	701a      	strb	r2, [r3, #0]
  idx++;
 80118a6:	7dfb      	ldrb	r3, [r7, #23]
 80118a8:	3301      	adds	r3, #1
 80118aa:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80118ac:	e013      	b.n	80118d6 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 80118ae:	7dfb      	ldrb	r3, [r7, #23]
 80118b0:	68ba      	ldr	r2, [r7, #8]
 80118b2:	4413      	add	r3, r2
 80118b4:	693a      	ldr	r2, [r7, #16]
 80118b6:	7812      	ldrb	r2, [r2, #0]
 80118b8:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80118ba:	693b      	ldr	r3, [r7, #16]
 80118bc:	3301      	adds	r3, #1
 80118be:	613b      	str	r3, [r7, #16]
    idx++;
 80118c0:	7dfb      	ldrb	r3, [r7, #23]
 80118c2:	3301      	adds	r3, #1
 80118c4:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80118c6:	7dfb      	ldrb	r3, [r7, #23]
 80118c8:	68ba      	ldr	r2, [r7, #8]
 80118ca:	4413      	add	r3, r2
 80118cc:	2200      	movs	r2, #0
 80118ce:	701a      	strb	r2, [r3, #0]
    idx++;
 80118d0:	7dfb      	ldrb	r3, [r7, #23]
 80118d2:	3301      	adds	r3, #1
 80118d4:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80118d6:	693b      	ldr	r3, [r7, #16]
 80118d8:	781b      	ldrb	r3, [r3, #0]
 80118da:	2b00      	cmp	r3, #0
 80118dc:	d1e7      	bne.n	80118ae <USBD_GetString+0x6a>
 80118de:	e000      	b.n	80118e2 <USBD_GetString+0x9e>
    return;
 80118e0:	bf00      	nop
  }
}
 80118e2:	3718      	adds	r7, #24
 80118e4:	46bd      	mov	sp, r7
 80118e6:	bd80      	pop	{r7, pc}

080118e8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80118e8:	b480      	push	{r7}
 80118ea:	b085      	sub	sp, #20
 80118ec:	af00      	add	r7, sp, #0
 80118ee:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80118f0:	2300      	movs	r3, #0
 80118f2:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80118f4:	687b      	ldr	r3, [r7, #4]
 80118f6:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80118f8:	e005      	b.n	8011906 <USBD_GetLen+0x1e>
  {
    len++;
 80118fa:	7bfb      	ldrb	r3, [r7, #15]
 80118fc:	3301      	adds	r3, #1
 80118fe:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8011900:	68bb      	ldr	r3, [r7, #8]
 8011902:	3301      	adds	r3, #1
 8011904:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8011906:	68bb      	ldr	r3, [r7, #8]
 8011908:	781b      	ldrb	r3, [r3, #0]
 801190a:	2b00      	cmp	r3, #0
 801190c:	d1f5      	bne.n	80118fa <USBD_GetLen+0x12>
  }

  return len;
 801190e:	7bfb      	ldrb	r3, [r7, #15]
}
 8011910:	4618      	mov	r0, r3
 8011912:	3714      	adds	r7, #20
 8011914:	46bd      	mov	sp, r7
 8011916:	f85d 7b04 	ldr.w	r7, [sp], #4
 801191a:	4770      	bx	lr

0801191c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 801191c:	b580      	push	{r7, lr}
 801191e:	b084      	sub	sp, #16
 8011920:	af00      	add	r7, sp, #0
 8011922:	60f8      	str	r0, [r7, #12]
 8011924:	60b9      	str	r1, [r7, #8]
 8011926:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8011928:	68fb      	ldr	r3, [r7, #12]
 801192a:	2202      	movs	r2, #2
 801192c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8011930:	68fb      	ldr	r3, [r7, #12]
 8011932:	687a      	ldr	r2, [r7, #4]
 8011934:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8011936:	68fb      	ldr	r3, [r7, #12]
 8011938:	687a      	ldr	r2, [r7, #4]
 801193a:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801193c:	687b      	ldr	r3, [r7, #4]
 801193e:	68ba      	ldr	r2, [r7, #8]
 8011940:	2100      	movs	r1, #0
 8011942:	68f8      	ldr	r0, [r7, #12]
 8011944:	f004 f895 	bl	8015a72 <USBD_LL_Transmit>

  return USBD_OK;
 8011948:	2300      	movs	r3, #0
}
 801194a:	4618      	mov	r0, r3
 801194c:	3710      	adds	r7, #16
 801194e:	46bd      	mov	sp, r7
 8011950:	bd80      	pop	{r7, pc}

08011952 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8011952:	b580      	push	{r7, lr}
 8011954:	b084      	sub	sp, #16
 8011956:	af00      	add	r7, sp, #0
 8011958:	60f8      	str	r0, [r7, #12]
 801195a:	60b9      	str	r1, [r7, #8]
 801195c:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801195e:	687b      	ldr	r3, [r7, #4]
 8011960:	68ba      	ldr	r2, [r7, #8]
 8011962:	2100      	movs	r1, #0
 8011964:	68f8      	ldr	r0, [r7, #12]
 8011966:	f004 f884 	bl	8015a72 <USBD_LL_Transmit>

  return USBD_OK;
 801196a:	2300      	movs	r3, #0
}
 801196c:	4618      	mov	r0, r3
 801196e:	3710      	adds	r7, #16
 8011970:	46bd      	mov	sp, r7
 8011972:	bd80      	pop	{r7, pc}

08011974 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8011974:	b580      	push	{r7, lr}
 8011976:	b084      	sub	sp, #16
 8011978:	af00      	add	r7, sp, #0
 801197a:	60f8      	str	r0, [r7, #12]
 801197c:	60b9      	str	r1, [r7, #8]
 801197e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8011980:	687b      	ldr	r3, [r7, #4]
 8011982:	68ba      	ldr	r2, [r7, #8]
 8011984:	2100      	movs	r1, #0
 8011986:	68f8      	ldr	r0, [r7, #12]
 8011988:	f004 f894 	bl	8015ab4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801198c:	2300      	movs	r3, #0
}
 801198e:	4618      	mov	r0, r3
 8011990:	3710      	adds	r7, #16
 8011992:	46bd      	mov	sp, r7
 8011994:	bd80      	pop	{r7, pc}

08011996 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8011996:	b580      	push	{r7, lr}
 8011998:	b082      	sub	sp, #8
 801199a:	af00      	add	r7, sp, #0
 801199c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 801199e:	687b      	ldr	r3, [r7, #4]
 80119a0:	2204      	movs	r2, #4
 80119a2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80119a6:	2300      	movs	r3, #0
 80119a8:	2200      	movs	r2, #0
 80119aa:	2100      	movs	r1, #0
 80119ac:	6878      	ldr	r0, [r7, #4]
 80119ae:	f004 f860 	bl	8015a72 <USBD_LL_Transmit>

  return USBD_OK;
 80119b2:	2300      	movs	r3, #0
}
 80119b4:	4618      	mov	r0, r3
 80119b6:	3708      	adds	r7, #8
 80119b8:	46bd      	mov	sp, r7
 80119ba:	bd80      	pop	{r7, pc}

080119bc <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80119bc:	b580      	push	{r7, lr}
 80119be:	b082      	sub	sp, #8
 80119c0:	af00      	add	r7, sp, #0
 80119c2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80119c4:	687b      	ldr	r3, [r7, #4]
 80119c6:	2205      	movs	r2, #5
 80119c8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80119cc:	2300      	movs	r3, #0
 80119ce:	2200      	movs	r2, #0
 80119d0:	2100      	movs	r1, #0
 80119d2:	6878      	ldr	r0, [r7, #4]
 80119d4:	f004 f86e 	bl	8015ab4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80119d8:	2300      	movs	r3, #0
}
 80119da:	4618      	mov	r0, r3
 80119dc:	3708      	adds	r7, #8
 80119de:	46bd      	mov	sp, r7
 80119e0:	bd80      	pop	{r7, pc}

080119e2 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 80119e2:	b580      	push	{r7, lr}
 80119e4:	b084      	sub	sp, #16
 80119e6:	af00      	add	r7, sp, #0
 80119e8:	60f8      	str	r0, [r7, #12]
 80119ea:	60b9      	str	r1, [r7, #8]
 80119ec:	4613      	mov	r3, r2
 80119ee:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 80119f0:	68fb      	ldr	r3, [r7, #12]
 80119f2:	2b00      	cmp	r3, #0
 80119f4:	d101      	bne.n	80119fa <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 80119f6:	2302      	movs	r3, #2
 80119f8:	e029      	b.n	8011a4e <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 80119fa:	68fb      	ldr	r3, [r7, #12]
 80119fc:	79fa      	ldrb	r2, [r7, #7]
 80119fe:	f883 24a4 	strb.w	r2, [r3, #1188]	@ 0x4a4

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8011a02:	68fb      	ldr	r3, [r7, #12]
 8011a04:	2200      	movs	r2, #0
 8011a06:	f8c3 2454 	str.w	r2, [r3, #1108]	@ 0x454
  phost->ClassNumber = 0U;
 8011a0a:	68fb      	ldr	r3, [r7, #12]
 8011a0c:	2200      	movs	r2, #0
 8011a0e:	f8c3 2458 	str.w	r2, [r3, #1112]	@ 0x458

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8011a12:	68f8      	ldr	r0, [r7, #12]
 8011a14:	f000 f81f 	bl	8011a56 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8011a18:	68fb      	ldr	r3, [r7, #12]
 8011a1a:	2200      	movs	r2, #0
 8011a1c:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8011a20:	68fb      	ldr	r3, [r7, #12]
 8011a22:	2200      	movs	r2, #0
 8011a24:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8011a28:	68fb      	ldr	r3, [r7, #12]
 8011a2a:	2200      	movs	r2, #0
 8011a2c:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8011a30:	68fb      	ldr	r3, [r7, #12]
 8011a32:	2200      	movs	r2, #0
 8011a34:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8011a38:	68bb      	ldr	r3, [r7, #8]
 8011a3a:	2b00      	cmp	r3, #0
 8011a3c:	d003      	beq.n	8011a46 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8011a3e:	68fb      	ldr	r3, [r7, #12]
 8011a40:	68ba      	ldr	r2, [r7, #8]
 8011a42:	f8c3 24ac 	str.w	r2, [r3, #1196]	@ 0x4ac

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8011a46:	68f8      	ldr	r0, [r7, #12]
 8011a48:	f004 fa72 	bl	8015f30 <USBH_LL_Init>

  return USBH_OK;
 8011a4c:	2300      	movs	r3, #0
}
 8011a4e:	4618      	mov	r0, r3
 8011a50:	3710      	adds	r7, #16
 8011a52:	46bd      	mov	sp, r7
 8011a54:	bd80      	pop	{r7, pc}

08011a56 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8011a56:	b580      	push	{r7, lr}
 8011a58:	b084      	sub	sp, #16
 8011a5a:	af00      	add	r7, sp, #0
 8011a5c:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8011a5e:	2300      	movs	r3, #0
 8011a60:	60fb      	str	r3, [r7, #12]
 8011a62:	e00a      	b.n	8011a7a <DeInitStateMachine+0x24>
  {
    phost->Pipes[i] = 0U;
 8011a64:	687a      	ldr	r2, [r7, #4]
 8011a66:	68fb      	ldr	r3, [r7, #12]
 8011a68:	f503 738b 	add.w	r3, r3, #278	@ 0x116
 8011a6c:	009b      	lsls	r3, r3, #2
 8011a6e:	4413      	add	r3, r2
 8011a70:	2200      	movs	r2, #0
 8011a72:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8011a74:	68fb      	ldr	r3, [r7, #12]
 8011a76:	3301      	adds	r3, #1
 8011a78:	60fb      	str	r3, [r7, #12]
 8011a7a:	68fb      	ldr	r3, [r7, #12]
 8011a7c:	2b0f      	cmp	r3, #15
 8011a7e:	d9f1      	bls.n	8011a64 <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8011a80:	2300      	movs	r3, #0
 8011a82:	60fb      	str	r3, [r7, #12]
 8011a84:	e009      	b.n	8011a9a <DeInitStateMachine+0x44>
  {
    phost->device.Data[i] = 0U;
 8011a86:	687a      	ldr	r2, [r7, #4]
 8011a88:	68fb      	ldr	r3, [r7, #12]
 8011a8a:	4413      	add	r3, r2
 8011a8c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8011a90:	2200      	movs	r2, #0
 8011a92:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8011a94:	68fb      	ldr	r3, [r7, #12]
 8011a96:	3301      	adds	r3, #1
 8011a98:	60fb      	str	r3, [r7, #12]
 8011a9a:	68fb      	ldr	r3, [r7, #12]
 8011a9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011aa0:	d3f1      	bcc.n	8011a86 <DeInitStateMachine+0x30>
  }

  phost->gState = HOST_IDLE;
 8011aa2:	687b      	ldr	r3, [r7, #4]
 8011aa4:	2200      	movs	r2, #0
 8011aa6:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8011aa8:	687b      	ldr	r3, [r7, #4]
 8011aaa:	2200      	movs	r2, #0
 8011aac:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8011aae:	687b      	ldr	r3, [r7, #4]
 8011ab0:	2201      	movs	r2, #1
 8011ab2:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8011ab4:	687b      	ldr	r3, [r7, #4]
 8011ab6:	2200      	movs	r2, #0
 8011ab8:	f8c3 249c 	str.w	r2, [r3, #1180]	@ 0x49c

  phost->Control.state = CTRL_SETUP;
 8011abc:	687b      	ldr	r3, [r7, #4]
 8011abe:	2201      	movs	r2, #1
 8011ac0:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8011ac2:	687b      	ldr	r3, [r7, #4]
 8011ac4:	2240      	movs	r2, #64	@ 0x40
 8011ac6:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8011ac8:	687b      	ldr	r3, [r7, #4]
 8011aca:	2200      	movs	r2, #0
 8011acc:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8011ace:	687b      	ldr	r3, [r7, #4]
 8011ad0:	2200      	movs	r2, #0
 8011ad2:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8011ad6:	687b      	ldr	r3, [r7, #4]
 8011ad8:	2201      	movs	r2, #1
 8011ada:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8011ade:	687b      	ldr	r3, [r7, #4]
 8011ae0:	2200      	movs	r2, #0
 8011ae2:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8011ae6:	687b      	ldr	r3, [r7, #4]
 8011ae8:	2200      	movs	r2, #0
 8011aea:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8011aee:	687b      	ldr	r3, [r7, #4]
 8011af0:	331c      	adds	r3, #28
 8011af2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8011af6:	2100      	movs	r1, #0
 8011af8:	4618      	mov	r0, r3
 8011afa:	f005 f83b 	bl	8016b74 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8011afe:	687b      	ldr	r3, [r7, #4]
 8011b00:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8011b04:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8011b08:	2100      	movs	r1, #0
 8011b0a:	4618      	mov	r0, r3
 8011b0c:	f005 f832 	bl	8016b74 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8011b10:	687b      	ldr	r3, [r7, #4]
 8011b12:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8011b16:	2212      	movs	r2, #18
 8011b18:	2100      	movs	r1, #0
 8011b1a:	4618      	mov	r0, r3
 8011b1c:	f005 f82a 	bl	8016b74 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8011b20:	687b      	ldr	r3, [r7, #4]
 8011b22:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8011b26:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8011b2a:	2100      	movs	r1, #0
 8011b2c:	4618      	mov	r0, r3
 8011b2e:	f005 f821 	bl	8016b74 <memset>

  return USBH_OK;
 8011b32:	2300      	movs	r3, #0
}
 8011b34:	4618      	mov	r0, r3
 8011b36:	3710      	adds	r7, #16
 8011b38:	46bd      	mov	sp, r7
 8011b3a:	bd80      	pop	{r7, pc}

08011b3c <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8011b3c:	b480      	push	{r7}
 8011b3e:	b085      	sub	sp, #20
 8011b40:	af00      	add	r7, sp, #0
 8011b42:	6078      	str	r0, [r7, #4]
 8011b44:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8011b46:	2300      	movs	r3, #0
 8011b48:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8011b4a:	683b      	ldr	r3, [r7, #0]
 8011b4c:	2b00      	cmp	r3, #0
 8011b4e:	d018      	beq.n	8011b82 <USBH_RegisterClass+0x46>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8011b50:	687b      	ldr	r3, [r7, #4]
 8011b52:	f8d3 3458 	ldr.w	r3, [r3, #1112]	@ 0x458
 8011b56:	2b05      	cmp	r3, #5
 8011b58:	d810      	bhi.n	8011b7c <USBH_RegisterClass+0x40>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8011b5a:	687b      	ldr	r3, [r7, #4]
 8011b5c:	f8d3 3458 	ldr.w	r3, [r3, #1112]	@ 0x458
 8011b60:	1c59      	adds	r1, r3, #1
 8011b62:	687a      	ldr	r2, [r7, #4]
 8011b64:	f8c2 1458 	str.w	r1, [r2, #1112]	@ 0x458
 8011b68:	687a      	ldr	r2, [r7, #4]
 8011b6a:	f503 7387 	add.w	r3, r3, #270	@ 0x10e
 8011b6e:	009b      	lsls	r3, r3, #2
 8011b70:	4413      	add	r3, r2
 8011b72:	683a      	ldr	r2, [r7, #0]
 8011b74:	605a      	str	r2, [r3, #4]
      status = USBH_OK;
 8011b76:	2300      	movs	r3, #0
 8011b78:	73fb      	strb	r3, [r7, #15]
 8011b7a:	e004      	b.n	8011b86 <USBH_RegisterClass+0x4a>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8011b7c:	2302      	movs	r3, #2
 8011b7e:	73fb      	strb	r3, [r7, #15]
 8011b80:	e001      	b.n	8011b86 <USBH_RegisterClass+0x4a>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8011b82:	2302      	movs	r3, #2
 8011b84:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8011b86:	7bfb      	ldrb	r3, [r7, #15]
}
 8011b88:	4618      	mov	r0, r3
 8011b8a:	3714      	adds	r7, #20
 8011b8c:	46bd      	mov	sp, r7
 8011b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b92:	4770      	bx	lr

08011b94 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8011b94:	b480      	push	{r7}
 8011b96:	b085      	sub	sp, #20
 8011b98:	af00      	add	r7, sp, #0
 8011b9a:	6078      	str	r0, [r7, #4]
 8011b9c:	460b      	mov	r3, r1
 8011b9e:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8011ba0:	2300      	movs	r3, #0
 8011ba2:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8011ba4:	687b      	ldr	r3, [r7, #4]
 8011ba6:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8011baa:	78fa      	ldrb	r2, [r7, #3]
 8011bac:	429a      	cmp	r2, r3
 8011bae:	d204      	bcs.n	8011bba <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8011bb0:	687b      	ldr	r3, [r7, #4]
 8011bb2:	78fa      	ldrb	r2, [r7, #3]
 8011bb4:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8011bb8:	e001      	b.n	8011bbe <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8011bba:	2302      	movs	r3, #2
 8011bbc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8011bbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8011bc0:	4618      	mov	r0, r3
 8011bc2:	3714      	adds	r7, #20
 8011bc4:	46bd      	mov	sp, r7
 8011bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bca:	4770      	bx	lr

08011bcc <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8011bcc:	b480      	push	{r7}
 8011bce:	b087      	sub	sp, #28
 8011bd0:	af00      	add	r7, sp, #0
 8011bd2:	6078      	str	r0, [r7, #4]
 8011bd4:	4608      	mov	r0, r1
 8011bd6:	4611      	mov	r1, r2
 8011bd8:	461a      	mov	r2, r3
 8011bda:	4603      	mov	r3, r0
 8011bdc:	70fb      	strb	r3, [r7, #3]
 8011bde:	460b      	mov	r3, r1
 8011be0:	70bb      	strb	r3, [r7, #2]
 8011be2:	4613      	mov	r3, r2
 8011be4:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8011be6:	2300      	movs	r3, #0
 8011be8:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8011bea:	2300      	movs	r3, #0
 8011bec:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8011bee:	687b      	ldr	r3, [r7, #4]
 8011bf0:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8011bf4:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8011bf6:	e025      	b.n	8011c44 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8011bf8:	7dfb      	ldrb	r3, [r7, #23]
 8011bfa:	2232      	movs	r2, #50	@ 0x32
 8011bfc:	fb02 f303 	mul.w	r3, r2, r3
 8011c00:	3308      	adds	r3, #8
 8011c02:	68fa      	ldr	r2, [r7, #12]
 8011c04:	4413      	add	r3, r2
 8011c06:	3302      	adds	r3, #2
 8011c08:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8011c0a:	693b      	ldr	r3, [r7, #16]
 8011c0c:	795b      	ldrb	r3, [r3, #5]
 8011c0e:	78fa      	ldrb	r2, [r7, #3]
 8011c10:	429a      	cmp	r2, r3
 8011c12:	d002      	beq.n	8011c1a <USBH_FindInterface+0x4e>
 8011c14:	78fb      	ldrb	r3, [r7, #3]
 8011c16:	2bff      	cmp	r3, #255	@ 0xff
 8011c18:	d111      	bne.n	8011c3e <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8011c1a:	693b      	ldr	r3, [r7, #16]
 8011c1c:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8011c1e:	78ba      	ldrb	r2, [r7, #2]
 8011c20:	429a      	cmp	r2, r3
 8011c22:	d002      	beq.n	8011c2a <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8011c24:	78bb      	ldrb	r3, [r7, #2]
 8011c26:	2bff      	cmp	r3, #255	@ 0xff
 8011c28:	d109      	bne.n	8011c3e <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8011c2a:	693b      	ldr	r3, [r7, #16]
 8011c2c:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8011c2e:	787a      	ldrb	r2, [r7, #1]
 8011c30:	429a      	cmp	r2, r3
 8011c32:	d002      	beq.n	8011c3a <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8011c34:	787b      	ldrb	r3, [r7, #1]
 8011c36:	2bff      	cmp	r3, #255	@ 0xff
 8011c38:	d101      	bne.n	8011c3e <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8011c3a:	7dfb      	ldrb	r3, [r7, #23]
 8011c3c:	e006      	b.n	8011c4c <USBH_FindInterface+0x80>
    }
    if_ix++;
 8011c3e:	7dfb      	ldrb	r3, [r7, #23]
 8011c40:	3301      	adds	r3, #1
 8011c42:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8011c44:	7dfb      	ldrb	r3, [r7, #23]
 8011c46:	2b04      	cmp	r3, #4
 8011c48:	d9d6      	bls.n	8011bf8 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8011c4a:	23ff      	movs	r3, #255	@ 0xff
}
 8011c4c:	4618      	mov	r0, r3
 8011c4e:	371c      	adds	r7, #28
 8011c50:	46bd      	mov	sp, r7
 8011c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c56:	4770      	bx	lr

08011c58 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8011c58:	b580      	push	{r7, lr}
 8011c5a:	b082      	sub	sp, #8
 8011c5c:	af00      	add	r7, sp, #0
 8011c5e:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8011c60:	6878      	ldr	r0, [r7, #4]
 8011c62:	f004 f9a7 	bl	8015fb4 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8011c66:	2101      	movs	r1, #1
 8011c68:	6878      	ldr	r0, [r7, #4]
 8011c6a:	f004 fac0 	bl	80161ee <USBH_LL_DriverVBUS>

  return USBH_OK;
 8011c6e:	2300      	movs	r3, #0
}
 8011c70:	4618      	mov	r0, r3
 8011c72:	3708      	adds	r7, #8
 8011c74:	46bd      	mov	sp, r7
 8011c76:	bd80      	pop	{r7, pc}

08011c78 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8011c78:	b580      	push	{r7, lr}
 8011c7a:	b088      	sub	sp, #32
 8011c7c:	af04      	add	r7, sp, #16
 8011c7e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8011c80:	2302      	movs	r3, #2
 8011c82:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8011c84:	2300      	movs	r3, #0
 8011c86:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8011c88:	687b      	ldr	r3, [r7, #4]
 8011c8a:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8011c8e:	b2db      	uxtb	r3, r3
 8011c90:	2b01      	cmp	r3, #1
 8011c92:	d102      	bne.n	8011c9a <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8011c94:	687b      	ldr	r3, [r7, #4]
 8011c96:	2203      	movs	r2, #3
 8011c98:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8011c9a:	687b      	ldr	r3, [r7, #4]
 8011c9c:	781b      	ldrb	r3, [r3, #0]
 8011c9e:	b2db      	uxtb	r3, r3
 8011ca0:	2b0b      	cmp	r3, #11
 8011ca2:	f200 81c0 	bhi.w	8012026 <USBH_Process+0x3ae>
 8011ca6:	a201      	add	r2, pc, #4	@ (adr r2, 8011cac <USBH_Process+0x34>)
 8011ca8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011cac:	08011cdd 	.word	0x08011cdd
 8011cb0:	08011d0f 	.word	0x08011d0f
 8011cb4:	08011d79 	.word	0x08011d79
 8011cb8:	08011fc1 	.word	0x08011fc1
 8011cbc:	08012027 	.word	0x08012027
 8011cc0:	08011e19 	.word	0x08011e19
 8011cc4:	08011f67 	.word	0x08011f67
 8011cc8:	08011e4f 	.word	0x08011e4f
 8011ccc:	08011e6f 	.word	0x08011e6f
 8011cd0:	08011e8d 	.word	0x08011e8d
 8011cd4:	08011ed1 	.word	0x08011ed1
 8011cd8:	08011fa9 	.word	0x08011fa9
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8011cdc:	687b      	ldr	r3, [r7, #4]
 8011cde:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8011ce2:	b2db      	uxtb	r3, r3
 8011ce4:	2b00      	cmp	r3, #0
 8011ce6:	f000 81a0 	beq.w	801202a <USBH_Process+0x3b2>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8011cea:	687b      	ldr	r3, [r7, #4]
 8011cec:	2201      	movs	r2, #1
 8011cee:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8011cf0:	20c8      	movs	r0, #200	@ 0xc8
 8011cf2:	f004 fa8a 	bl	801620a <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8011cf6:	6878      	ldr	r0, [r7, #4]
 8011cf8:	f004 f9b9 	bl	801606e <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8011cfc:	687b      	ldr	r3, [r7, #4]
 8011cfe:	2200      	movs	r2, #0
 8011d00:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8011d04:	687b      	ldr	r3, [r7, #4]
 8011d06:	2200      	movs	r2, #0
 8011d08:	f8c3 24a0 	str.w	r2, [r3, #1184]	@ 0x4a0

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8011d0c:	e18d      	b.n	801202a <USBH_Process+0x3b2>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8011d0e:	687b      	ldr	r3, [r7, #4]
 8011d10:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8011d14:	b2db      	uxtb	r3, r3
 8011d16:	2b01      	cmp	r3, #1
 8011d18:	d107      	bne.n	8011d2a <USBH_Process+0xb2>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8011d1a:	687b      	ldr	r3, [r7, #4]
 8011d1c:	2200      	movs	r2, #0
 8011d1e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8011d22:	687b      	ldr	r3, [r7, #4]
 8011d24:	2202      	movs	r2, #2
 8011d26:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8011d28:	e18e      	b.n	8012048 <USBH_Process+0x3d0>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8011d2a:	687b      	ldr	r3, [r7, #4]
 8011d2c:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	@ 0x4a0
 8011d30:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8011d34:	d914      	bls.n	8011d60 <USBH_Process+0xe8>
          phost->device.RstCnt++;
 8011d36:	687b      	ldr	r3, [r7, #4]
 8011d38:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8011d3c:	3301      	adds	r3, #1
 8011d3e:	b2da      	uxtb	r2, r3
 8011d40:	687b      	ldr	r3, [r7, #4]
 8011d42:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8011d46:	687b      	ldr	r3, [r7, #4]
 8011d48:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8011d4c:	2b03      	cmp	r3, #3
 8011d4e:	d903      	bls.n	8011d58 <USBH_Process+0xe0>
            phost->gState = HOST_ABORT_STATE;
 8011d50:	687b      	ldr	r3, [r7, #4]
 8011d52:	220d      	movs	r2, #13
 8011d54:	701a      	strb	r2, [r3, #0]
      break;
 8011d56:	e177      	b.n	8012048 <USBH_Process+0x3d0>
            phost->gState = HOST_IDLE;
 8011d58:	687b      	ldr	r3, [r7, #4]
 8011d5a:	2200      	movs	r2, #0
 8011d5c:	701a      	strb	r2, [r3, #0]
      break;
 8011d5e:	e173      	b.n	8012048 <USBH_Process+0x3d0>
          phost->Timeout += 10U;
 8011d60:	687b      	ldr	r3, [r7, #4]
 8011d62:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	@ 0x4a0
 8011d66:	f103 020a 	add.w	r2, r3, #10
 8011d6a:	687b      	ldr	r3, [r7, #4]
 8011d6c:	f8c3 24a0 	str.w	r2, [r3, #1184]	@ 0x4a0
          USBH_Delay(10U);
 8011d70:	200a      	movs	r0, #10
 8011d72:	f004 fa4a 	bl	801620a <USBH_Delay>
      break;
 8011d76:	e167      	b.n	8012048 <USBH_Process+0x3d0>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8011d78:	687b      	ldr	r3, [r7, #4]
 8011d7a:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 8011d7e:	2b00      	cmp	r3, #0
 8011d80:	d005      	beq.n	8011d8e <USBH_Process+0x116>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8011d82:	687b      	ldr	r3, [r7, #4]
 8011d84:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 8011d88:	2104      	movs	r1, #4
 8011d8a:	6878      	ldr	r0, [r7, #4]
 8011d8c:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8011d8e:	2064      	movs	r0, #100	@ 0x64
 8011d90:	f004 fa3b 	bl	801620a <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8011d94:	6878      	ldr	r0, [r7, #4]
 8011d96:	f004 f943 	bl	8016020 <USBH_LL_GetSpeed>
 8011d9a:	4603      	mov	r3, r0
 8011d9c:	461a      	mov	r2, r3
 8011d9e:	687b      	ldr	r3, [r7, #4]
 8011da0:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 8011da4:	687b      	ldr	r3, [r7, #4]
 8011da6:	2205      	movs	r2, #5
 8011da8:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8011daa:	2100      	movs	r1, #0
 8011dac:	6878      	ldr	r0, [r7, #4]
 8011dae:	f001 fa82 	bl	80132b6 <USBH_AllocPipe>
 8011db2:	4603      	mov	r3, r0
 8011db4:	461a      	mov	r2, r3
 8011db6:	687b      	ldr	r3, [r7, #4]
 8011db8:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8011dba:	2180      	movs	r1, #128	@ 0x80
 8011dbc:	6878      	ldr	r0, [r7, #4]
 8011dbe:	f001 fa7a 	bl	80132b6 <USBH_AllocPipe>
 8011dc2:	4603      	mov	r3, r0
 8011dc4:	461a      	mov	r2, r3
 8011dc6:	687b      	ldr	r3, [r7, #4]
 8011dc8:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8011dca:	687b      	ldr	r3, [r7, #4]
 8011dcc:	7919      	ldrb	r1, [r3, #4]
 8011dce:	687b      	ldr	r3, [r7, #4]
 8011dd0:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8011dd4:	687b      	ldr	r3, [r7, #4]
 8011dd6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8011dda:	687a      	ldr	r2, [r7, #4]
 8011ddc:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8011dde:	9202      	str	r2, [sp, #8]
 8011de0:	2200      	movs	r2, #0
 8011de2:	9201      	str	r2, [sp, #4]
 8011de4:	9300      	str	r3, [sp, #0]
 8011de6:	4603      	mov	r3, r0
 8011de8:	2280      	movs	r2, #128	@ 0x80
 8011dea:	6878      	ldr	r0, [r7, #4]
 8011dec:	f001 fa34 	bl	8013258 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8011df0:	687b      	ldr	r3, [r7, #4]
 8011df2:	7959      	ldrb	r1, [r3, #5]
 8011df4:	687b      	ldr	r3, [r7, #4]
 8011df6:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8011dfa:	687b      	ldr	r3, [r7, #4]
 8011dfc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8011e00:	687a      	ldr	r2, [r7, #4]
 8011e02:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8011e04:	9202      	str	r2, [sp, #8]
 8011e06:	2200      	movs	r2, #0
 8011e08:	9201      	str	r2, [sp, #4]
 8011e0a:	9300      	str	r3, [sp, #0]
 8011e0c:	4603      	mov	r3, r0
 8011e0e:	2200      	movs	r2, #0
 8011e10:	6878      	ldr	r0, [r7, #4]
 8011e12:	f001 fa21 	bl	8013258 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8011e16:	e117      	b.n	8012048 <USBH_Process+0x3d0>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8011e18:	6878      	ldr	r0, [r7, #4]
 8011e1a:	f000 f91b 	bl	8012054 <USBH_HandleEnum>
 8011e1e:	4603      	mov	r3, r0
 8011e20:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8011e22:	7bbb      	ldrb	r3, [r7, #14]
 8011e24:	b2db      	uxtb	r3, r3
 8011e26:	2b00      	cmp	r3, #0
 8011e28:	f040 8101 	bne.w	801202e <USBH_Process+0x3b6>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8011e2c:	687b      	ldr	r3, [r7, #4]
 8011e2e:	2200      	movs	r2, #0
 8011e30:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8011e34:	687b      	ldr	r3, [r7, #4]
 8011e36:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 8011e3a:	2b01      	cmp	r3, #1
 8011e3c:	d103      	bne.n	8011e46 <USBH_Process+0x1ce>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8011e3e:	687b      	ldr	r3, [r7, #4]
 8011e40:	2208      	movs	r2, #8
 8011e42:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8011e44:	e0f3      	b.n	801202e <USBH_Process+0x3b6>
          phost->gState = HOST_INPUT;
 8011e46:	687b      	ldr	r3, [r7, #4]
 8011e48:	2207      	movs	r2, #7
 8011e4a:	701a      	strb	r2, [r3, #0]
      break;
 8011e4c:	e0ef      	b.n	801202e <USBH_Process+0x3b6>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8011e4e:	687b      	ldr	r3, [r7, #4]
 8011e50:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 8011e54:	2b00      	cmp	r3, #0
 8011e56:	f000 80ec 	beq.w	8012032 <USBH_Process+0x3ba>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8011e5a:	687b      	ldr	r3, [r7, #4]
 8011e5c:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 8011e60:	2101      	movs	r1, #1
 8011e62:	6878      	ldr	r0, [r7, #4]
 8011e64:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8011e66:	687b      	ldr	r3, [r7, #4]
 8011e68:	2208      	movs	r2, #8
 8011e6a:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 8011e6c:	e0e1      	b.n	8012032 <USBH_Process+0x3ba>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8011e6e:	687b      	ldr	r3, [r7, #4]
 8011e70:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8011e74:	4619      	mov	r1, r3
 8011e76:	6878      	ldr	r0, [r7, #4]
 8011e78:	f000 fc43 	bl	8012702 <USBH_SetCfg>
 8011e7c:	4603      	mov	r3, r0
 8011e7e:	2b00      	cmp	r3, #0
 8011e80:	f040 80d9 	bne.w	8012036 <USBH_Process+0x3be>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8011e84:	687b      	ldr	r3, [r7, #4]
 8011e86:	2209      	movs	r2, #9
 8011e88:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8011e8a:	e0d4      	b.n	8012036 <USBH_Process+0x3be>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8011e8c:	687b      	ldr	r3, [r7, #4]
 8011e8e:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8011e92:	f003 0320 	and.w	r3, r3, #32
 8011e96:	2b00      	cmp	r3, #0
 8011e98:	d016      	beq.n	8011ec8 <USBH_Process+0x250>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8011e9a:	2101      	movs	r1, #1
 8011e9c:	6878      	ldr	r0, [r7, #4]
 8011e9e:	f000 fc53 	bl	8012748 <USBH_SetFeature>
 8011ea2:	4603      	mov	r3, r0
 8011ea4:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8011ea6:	7bbb      	ldrb	r3, [r7, #14]
 8011ea8:	b2db      	uxtb	r3, r3
 8011eaa:	2b00      	cmp	r3, #0
 8011eac:	d103      	bne.n	8011eb6 <USBH_Process+0x23e>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8011eae:	687b      	ldr	r3, [r7, #4]
 8011eb0:	220a      	movs	r2, #10
 8011eb2:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8011eb4:	e0c1      	b.n	801203a <USBH_Process+0x3c2>
        else if (status == USBH_NOT_SUPPORTED)
 8011eb6:	7bbb      	ldrb	r3, [r7, #14]
 8011eb8:	b2db      	uxtb	r3, r3
 8011eba:	2b03      	cmp	r3, #3
 8011ebc:	f040 80bd 	bne.w	801203a <USBH_Process+0x3c2>
          phost->gState = HOST_CHECK_CLASS;
 8011ec0:	687b      	ldr	r3, [r7, #4]
 8011ec2:	220a      	movs	r2, #10
 8011ec4:	701a      	strb	r2, [r3, #0]
      break;
 8011ec6:	e0b8      	b.n	801203a <USBH_Process+0x3c2>
        phost->gState = HOST_CHECK_CLASS;
 8011ec8:	687b      	ldr	r3, [r7, #4]
 8011eca:	220a      	movs	r2, #10
 8011ecc:	701a      	strb	r2, [r3, #0]
      break;
 8011ece:	e0b4      	b.n	801203a <USBH_Process+0x3c2>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8011ed0:	687b      	ldr	r3, [r7, #4]
 8011ed2:	f8d3 3458 	ldr.w	r3, [r3, #1112]	@ 0x458
 8011ed6:	2b00      	cmp	r3, #0
 8011ed8:	f000 80b1 	beq.w	801203e <USBH_Process+0x3c6>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8011edc:	687b      	ldr	r3, [r7, #4]
 8011ede:	2200      	movs	r2, #0
 8011ee0:	f8c3 2454 	str.w	r2, [r3, #1108]	@ 0x454

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8011ee4:	2300      	movs	r3, #0
 8011ee6:	73fb      	strb	r3, [r7, #15]
 8011ee8:	e01a      	b.n	8011f20 <USBH_Process+0x2a8>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8011eea:	7bfb      	ldrb	r3, [r7, #15]
 8011eec:	687a      	ldr	r2, [r7, #4]
 8011eee:	f503 7387 	add.w	r3, r3, #270	@ 0x10e
 8011ef2:	009b      	lsls	r3, r3, #2
 8011ef4:	4413      	add	r3, r2
 8011ef6:	685b      	ldr	r3, [r3, #4]
 8011ef8:	791a      	ldrb	r2, [r3, #4]
 8011efa:	687b      	ldr	r3, [r7, #4]
 8011efc:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8011f00:	429a      	cmp	r2, r3
 8011f02:	d10a      	bne.n	8011f1a <USBH_Process+0x2a2>
          {
            phost->pActiveClass = phost->pClass[idx];
 8011f04:	7bfb      	ldrb	r3, [r7, #15]
 8011f06:	687a      	ldr	r2, [r7, #4]
 8011f08:	f503 7387 	add.w	r3, r3, #270	@ 0x10e
 8011f0c:	009b      	lsls	r3, r3, #2
 8011f0e:	4413      	add	r3, r2
 8011f10:	685a      	ldr	r2, [r3, #4]
 8011f12:	687b      	ldr	r3, [r7, #4]
 8011f14:	f8c3 2454 	str.w	r2, [r3, #1108]	@ 0x454
            break;
 8011f18:	e005      	b.n	8011f26 <USBH_Process+0x2ae>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8011f1a:	7bfb      	ldrb	r3, [r7, #15]
 8011f1c:	3301      	adds	r3, #1
 8011f1e:	73fb      	strb	r3, [r7, #15]
 8011f20:	7bfb      	ldrb	r3, [r7, #15]
 8011f22:	2b05      	cmp	r3, #5
 8011f24:	d9e1      	bls.n	8011eea <USBH_Process+0x272>
          }
        }

        if (phost->pActiveClass != NULL)
 8011f26:	687b      	ldr	r3, [r7, #4]
 8011f28:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8011f2c:	2b00      	cmp	r3, #0
 8011f2e:	d016      	beq.n	8011f5e <USBH_Process+0x2e6>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8011f30:	687b      	ldr	r3, [r7, #4]
 8011f32:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8011f36:	689b      	ldr	r3, [r3, #8]
 8011f38:	6878      	ldr	r0, [r7, #4]
 8011f3a:	4798      	blx	r3
 8011f3c:	4603      	mov	r3, r0
 8011f3e:	2b00      	cmp	r3, #0
 8011f40:	d109      	bne.n	8011f56 <USBH_Process+0x2de>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8011f42:	687b      	ldr	r3, [r7, #4]
 8011f44:	2206      	movs	r2, #6
 8011f46:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8011f48:	687b      	ldr	r3, [r7, #4]
 8011f4a:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 8011f4e:	2103      	movs	r1, #3
 8011f50:	6878      	ldr	r0, [r7, #4]
 8011f52:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8011f54:	e073      	b.n	801203e <USBH_Process+0x3c6>
            phost->gState = HOST_ABORT_STATE;
 8011f56:	687b      	ldr	r3, [r7, #4]
 8011f58:	220d      	movs	r2, #13
 8011f5a:	701a      	strb	r2, [r3, #0]
      break;
 8011f5c:	e06f      	b.n	801203e <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 8011f5e:	687b      	ldr	r3, [r7, #4]
 8011f60:	220d      	movs	r2, #13
 8011f62:	701a      	strb	r2, [r3, #0]
      break;
 8011f64:	e06b      	b.n	801203e <USBH_Process+0x3c6>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8011f66:	687b      	ldr	r3, [r7, #4]
 8011f68:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8011f6c:	2b00      	cmp	r3, #0
 8011f6e:	d017      	beq.n	8011fa0 <USBH_Process+0x328>
      {
        status = phost->pActiveClass->Requests(phost);
 8011f70:	687b      	ldr	r3, [r7, #4]
 8011f72:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8011f76:	691b      	ldr	r3, [r3, #16]
 8011f78:	6878      	ldr	r0, [r7, #4]
 8011f7a:	4798      	blx	r3
 8011f7c:	4603      	mov	r3, r0
 8011f7e:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8011f80:	7bbb      	ldrb	r3, [r7, #14]
 8011f82:	b2db      	uxtb	r3, r3
 8011f84:	2b00      	cmp	r3, #0
 8011f86:	d103      	bne.n	8011f90 <USBH_Process+0x318>
        {
          phost->gState = HOST_CLASS;
 8011f88:	687b      	ldr	r3, [r7, #4]
 8011f8a:	220b      	movs	r2, #11
 8011f8c:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8011f8e:	e058      	b.n	8012042 <USBH_Process+0x3ca>
        else if (status == USBH_FAIL)
 8011f90:	7bbb      	ldrb	r3, [r7, #14]
 8011f92:	b2db      	uxtb	r3, r3
 8011f94:	2b02      	cmp	r3, #2
 8011f96:	d154      	bne.n	8012042 <USBH_Process+0x3ca>
          phost->gState = HOST_ABORT_STATE;
 8011f98:	687b      	ldr	r3, [r7, #4]
 8011f9a:	220d      	movs	r2, #13
 8011f9c:	701a      	strb	r2, [r3, #0]
      break;
 8011f9e:	e050      	b.n	8012042 <USBH_Process+0x3ca>
        phost->gState = HOST_ABORT_STATE;
 8011fa0:	687b      	ldr	r3, [r7, #4]
 8011fa2:	220d      	movs	r2, #13
 8011fa4:	701a      	strb	r2, [r3, #0]
      break;
 8011fa6:	e04c      	b.n	8012042 <USBH_Process+0x3ca>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8011fa8:	687b      	ldr	r3, [r7, #4]
 8011faa:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8011fae:	2b00      	cmp	r3, #0
 8011fb0:	d049      	beq.n	8012046 <USBH_Process+0x3ce>
      {
        phost->pActiveClass->BgndProcess(phost);
 8011fb2:	687b      	ldr	r3, [r7, #4]
 8011fb4:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8011fb8:	695b      	ldr	r3, [r3, #20]
 8011fba:	6878      	ldr	r0, [r7, #4]
 8011fbc:	4798      	blx	r3
      }
      break;
 8011fbe:	e042      	b.n	8012046 <USBH_Process+0x3ce>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8011fc0:	687b      	ldr	r3, [r7, #4]
 8011fc2:	2200      	movs	r2, #0
 8011fc4:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8011fc8:	6878      	ldr	r0, [r7, #4]
 8011fca:	f7ff fd44 	bl	8011a56 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8011fce:	687b      	ldr	r3, [r7, #4]
 8011fd0:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8011fd4:	2b00      	cmp	r3, #0
 8011fd6:	d009      	beq.n	8011fec <USBH_Process+0x374>
      {
        phost->pActiveClass->DeInit(phost);
 8011fd8:	687b      	ldr	r3, [r7, #4]
 8011fda:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8011fde:	68db      	ldr	r3, [r3, #12]
 8011fe0:	6878      	ldr	r0, [r7, #4]
 8011fe2:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8011fe4:	687b      	ldr	r3, [r7, #4]
 8011fe6:	2200      	movs	r2, #0
 8011fe8:	f8c3 2454 	str.w	r2, [r3, #1108]	@ 0x454
      }

      if (phost->pUser != NULL)
 8011fec:	687b      	ldr	r3, [r7, #4]
 8011fee:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 8011ff2:	2b00      	cmp	r3, #0
 8011ff4:	d005      	beq.n	8012002 <USBH_Process+0x38a>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8011ff6:	687b      	ldr	r3, [r7, #4]
 8011ff8:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 8011ffc:	2105      	movs	r1, #5
 8011ffe:	6878      	ldr	r0, [r7, #4]
 8012000:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8012002:	687b      	ldr	r3, [r7, #4]
 8012004:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8012008:	b2db      	uxtb	r3, r3
 801200a:	2b01      	cmp	r3, #1
 801200c:	d107      	bne.n	801201e <USBH_Process+0x3a6>
      {
        phost->device.is_ReEnumerated = 0U;
 801200e:	687b      	ldr	r3, [r7, #4]
 8012010:	2200      	movs	r2, #0
 8012012:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8012016:	6878      	ldr	r0, [r7, #4]
 8012018:	f7ff fe1e 	bl	8011c58 <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 801201c:	e014      	b.n	8012048 <USBH_Process+0x3d0>
        (void)USBH_LL_Start(phost);
 801201e:	6878      	ldr	r0, [r7, #4]
 8012020:	f003 ffc8 	bl	8015fb4 <USBH_LL_Start>
      break;
 8012024:	e010      	b.n	8012048 <USBH_Process+0x3d0>

    case HOST_ABORT_STATE:
    default :
      break;
 8012026:	bf00      	nop
 8012028:	e00e      	b.n	8012048 <USBH_Process+0x3d0>
      break;
 801202a:	bf00      	nop
 801202c:	e00c      	b.n	8012048 <USBH_Process+0x3d0>
      break;
 801202e:	bf00      	nop
 8012030:	e00a      	b.n	8012048 <USBH_Process+0x3d0>
    break;
 8012032:	bf00      	nop
 8012034:	e008      	b.n	8012048 <USBH_Process+0x3d0>
      break;
 8012036:	bf00      	nop
 8012038:	e006      	b.n	8012048 <USBH_Process+0x3d0>
      break;
 801203a:	bf00      	nop
 801203c:	e004      	b.n	8012048 <USBH_Process+0x3d0>
      break;
 801203e:	bf00      	nop
 8012040:	e002      	b.n	8012048 <USBH_Process+0x3d0>
      break;
 8012042:	bf00      	nop
 8012044:	e000      	b.n	8012048 <USBH_Process+0x3d0>
      break;
 8012046:	bf00      	nop
  }
  return USBH_OK;
 8012048:	2300      	movs	r3, #0
}
 801204a:	4618      	mov	r0, r3
 801204c:	3710      	adds	r7, #16
 801204e:	46bd      	mov	sp, r7
 8012050:	bd80      	pop	{r7, pc}
 8012052:	bf00      	nop

08012054 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8012054:	b580      	push	{r7, lr}
 8012056:	b088      	sub	sp, #32
 8012058:	af04      	add	r7, sp, #16
 801205a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 801205c:	2301      	movs	r3, #1
 801205e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8012060:	2301      	movs	r3, #1
 8012062:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8012064:	687b      	ldr	r3, [r7, #4]
 8012066:	785b      	ldrb	r3, [r3, #1]
 8012068:	2b07      	cmp	r3, #7
 801206a:	f200 81bd 	bhi.w	80123e8 <USBH_HandleEnum+0x394>
 801206e:	a201      	add	r2, pc, #4	@ (adr r2, 8012074 <USBH_HandleEnum+0x20>)
 8012070:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012074:	08012095 	.word	0x08012095
 8012078:	0801214f 	.word	0x0801214f
 801207c:	080121b9 	.word	0x080121b9
 8012080:	08012243 	.word	0x08012243
 8012084:	080122ad 	.word	0x080122ad
 8012088:	0801231d 	.word	0x0801231d
 801208c:	08012363 	.word	0x08012363
 8012090:	080123a9 	.word	0x080123a9
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8012094:	2108      	movs	r1, #8
 8012096:	6878      	ldr	r0, [r7, #4]
 8012098:	f000 fa50 	bl	801253c <USBH_Get_DevDesc>
 801209c:	4603      	mov	r3, r0
 801209e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80120a0:	7bbb      	ldrb	r3, [r7, #14]
 80120a2:	2b00      	cmp	r3, #0
 80120a4:	d12e      	bne.n	8012104 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 80120a6:	687b      	ldr	r3, [r7, #4]
 80120a8:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 80120ac:	687b      	ldr	r3, [r7, #4]
 80120ae:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80120b0:	687b      	ldr	r3, [r7, #4]
 80120b2:	2201      	movs	r2, #1
 80120b4:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80120b6:	687b      	ldr	r3, [r7, #4]
 80120b8:	7919      	ldrb	r1, [r3, #4]
 80120ba:	687b      	ldr	r3, [r7, #4]
 80120bc:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80120c0:	687b      	ldr	r3, [r7, #4]
 80120c2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80120c6:	687a      	ldr	r2, [r7, #4]
 80120c8:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80120ca:	9202      	str	r2, [sp, #8]
 80120cc:	2200      	movs	r2, #0
 80120ce:	9201      	str	r2, [sp, #4]
 80120d0:	9300      	str	r3, [sp, #0]
 80120d2:	4603      	mov	r3, r0
 80120d4:	2280      	movs	r2, #128	@ 0x80
 80120d6:	6878      	ldr	r0, [r7, #4]
 80120d8:	f001 f8be 	bl	8013258 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80120dc:	687b      	ldr	r3, [r7, #4]
 80120de:	7959      	ldrb	r1, [r3, #5]
 80120e0:	687b      	ldr	r3, [r7, #4]
 80120e2:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80120e6:	687b      	ldr	r3, [r7, #4]
 80120e8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80120ec:	687a      	ldr	r2, [r7, #4]
 80120ee:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80120f0:	9202      	str	r2, [sp, #8]
 80120f2:	2200      	movs	r2, #0
 80120f4:	9201      	str	r2, [sp, #4]
 80120f6:	9300      	str	r3, [sp, #0]
 80120f8:	4603      	mov	r3, r0
 80120fa:	2200      	movs	r2, #0
 80120fc:	6878      	ldr	r0, [r7, #4]
 80120fe:	f001 f8ab 	bl	8013258 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8012102:	e173      	b.n	80123ec <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8012104:	7bbb      	ldrb	r3, [r7, #14]
 8012106:	2b03      	cmp	r3, #3
 8012108:	f040 8170 	bne.w	80123ec <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 801210c:	687b      	ldr	r3, [r7, #4]
 801210e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8012112:	3301      	adds	r3, #1
 8012114:	b2da      	uxtb	r2, r3
 8012116:	687b      	ldr	r3, [r7, #4]
 8012118:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 801211c:	687b      	ldr	r3, [r7, #4]
 801211e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8012122:	2b03      	cmp	r3, #3
 8012124:	d903      	bls.n	801212e <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8012126:	687b      	ldr	r3, [r7, #4]
 8012128:	220d      	movs	r2, #13
 801212a:	701a      	strb	r2, [r3, #0]
      break;
 801212c:	e15e      	b.n	80123ec <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 801212e:	687b      	ldr	r3, [r7, #4]
 8012130:	795b      	ldrb	r3, [r3, #5]
 8012132:	4619      	mov	r1, r3
 8012134:	6878      	ldr	r0, [r7, #4]
 8012136:	f001 f8e0 	bl	80132fa <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 801213a:	687b      	ldr	r3, [r7, #4]
 801213c:	791b      	ldrb	r3, [r3, #4]
 801213e:	4619      	mov	r1, r3
 8012140:	6878      	ldr	r0, [r7, #4]
 8012142:	f001 f8da 	bl	80132fa <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8012146:	687b      	ldr	r3, [r7, #4]
 8012148:	2200      	movs	r2, #0
 801214a:	701a      	strb	r2, [r3, #0]
      break;
 801214c:	e14e      	b.n	80123ec <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 801214e:	2112      	movs	r1, #18
 8012150:	6878      	ldr	r0, [r7, #4]
 8012152:	f000 f9f3 	bl	801253c <USBH_Get_DevDesc>
 8012156:	4603      	mov	r3, r0
 8012158:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 801215a:	7bbb      	ldrb	r3, [r7, #14]
 801215c:	2b00      	cmp	r3, #0
 801215e:	d103      	bne.n	8012168 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8012160:	687b      	ldr	r3, [r7, #4]
 8012162:	2202      	movs	r2, #2
 8012164:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8012166:	e143      	b.n	80123f0 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8012168:	7bbb      	ldrb	r3, [r7, #14]
 801216a:	2b03      	cmp	r3, #3
 801216c:	f040 8140 	bne.w	80123f0 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8012170:	687b      	ldr	r3, [r7, #4]
 8012172:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8012176:	3301      	adds	r3, #1
 8012178:	b2da      	uxtb	r2, r3
 801217a:	687b      	ldr	r3, [r7, #4]
 801217c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8012180:	687b      	ldr	r3, [r7, #4]
 8012182:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8012186:	2b03      	cmp	r3, #3
 8012188:	d903      	bls.n	8012192 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 801218a:	687b      	ldr	r3, [r7, #4]
 801218c:	220d      	movs	r2, #13
 801218e:	701a      	strb	r2, [r3, #0]
      break;
 8012190:	e12e      	b.n	80123f0 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8012192:	687b      	ldr	r3, [r7, #4]
 8012194:	795b      	ldrb	r3, [r3, #5]
 8012196:	4619      	mov	r1, r3
 8012198:	6878      	ldr	r0, [r7, #4]
 801219a:	f001 f8ae 	bl	80132fa <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 801219e:	687b      	ldr	r3, [r7, #4]
 80121a0:	791b      	ldrb	r3, [r3, #4]
 80121a2:	4619      	mov	r1, r3
 80121a4:	6878      	ldr	r0, [r7, #4]
 80121a6:	f001 f8a8 	bl	80132fa <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80121aa:	687b      	ldr	r3, [r7, #4]
 80121ac:	2200      	movs	r2, #0
 80121ae:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80121b0:	687b      	ldr	r3, [r7, #4]
 80121b2:	2200      	movs	r2, #0
 80121b4:	701a      	strb	r2, [r3, #0]
      break;
 80121b6:	e11b      	b.n	80123f0 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 80121b8:	2101      	movs	r1, #1
 80121ba:	6878      	ldr	r0, [r7, #4]
 80121bc:	f000 fa7d 	bl	80126ba <USBH_SetAddress>
 80121c0:	4603      	mov	r3, r0
 80121c2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80121c4:	7bbb      	ldrb	r3, [r7, #14]
 80121c6:	2b00      	cmp	r3, #0
 80121c8:	d130      	bne.n	801222c <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 80121ca:	2002      	movs	r0, #2
 80121cc:	f004 f81d 	bl	801620a <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 80121d0:	687b      	ldr	r3, [r7, #4]
 80121d2:	2201      	movs	r2, #1
 80121d4:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 80121d8:	687b      	ldr	r3, [r7, #4]
 80121da:	2203      	movs	r2, #3
 80121dc:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80121de:	687b      	ldr	r3, [r7, #4]
 80121e0:	7919      	ldrb	r1, [r3, #4]
 80121e2:	687b      	ldr	r3, [r7, #4]
 80121e4:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80121e8:	687b      	ldr	r3, [r7, #4]
 80121ea:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80121ee:	687a      	ldr	r2, [r7, #4]
 80121f0:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80121f2:	9202      	str	r2, [sp, #8]
 80121f4:	2200      	movs	r2, #0
 80121f6:	9201      	str	r2, [sp, #4]
 80121f8:	9300      	str	r3, [sp, #0]
 80121fa:	4603      	mov	r3, r0
 80121fc:	2280      	movs	r2, #128	@ 0x80
 80121fe:	6878      	ldr	r0, [r7, #4]
 8012200:	f001 f82a 	bl	8013258 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8012204:	687b      	ldr	r3, [r7, #4]
 8012206:	7959      	ldrb	r1, [r3, #5]
 8012208:	687b      	ldr	r3, [r7, #4]
 801220a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 801220e:	687b      	ldr	r3, [r7, #4]
 8012210:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8012214:	687a      	ldr	r2, [r7, #4]
 8012216:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8012218:	9202      	str	r2, [sp, #8]
 801221a:	2200      	movs	r2, #0
 801221c:	9201      	str	r2, [sp, #4]
 801221e:	9300      	str	r3, [sp, #0]
 8012220:	4603      	mov	r3, r0
 8012222:	2200      	movs	r2, #0
 8012224:	6878      	ldr	r0, [r7, #4]
 8012226:	f001 f817 	bl	8013258 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 801222a:	e0e3      	b.n	80123f4 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 801222c:	7bbb      	ldrb	r3, [r7, #14]
 801222e:	2b03      	cmp	r3, #3
 8012230:	f040 80e0 	bne.w	80123f4 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 8012234:	687b      	ldr	r3, [r7, #4]
 8012236:	220d      	movs	r2, #13
 8012238:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 801223a:	687b      	ldr	r3, [r7, #4]
 801223c:	2200      	movs	r2, #0
 801223e:	705a      	strb	r2, [r3, #1]
      break;
 8012240:	e0d8      	b.n	80123f4 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8012242:	2109      	movs	r1, #9
 8012244:	6878      	ldr	r0, [r7, #4]
 8012246:	f000 f9a5 	bl	8012594 <USBH_Get_CfgDesc>
 801224a:	4603      	mov	r3, r0
 801224c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 801224e:	7bbb      	ldrb	r3, [r7, #14]
 8012250:	2b00      	cmp	r3, #0
 8012252:	d103      	bne.n	801225c <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8012254:	687b      	ldr	r3, [r7, #4]
 8012256:	2204      	movs	r2, #4
 8012258:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 801225a:	e0cd      	b.n	80123f8 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 801225c:	7bbb      	ldrb	r3, [r7, #14]
 801225e:	2b03      	cmp	r3, #3
 8012260:	f040 80ca 	bne.w	80123f8 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8012264:	687b      	ldr	r3, [r7, #4]
 8012266:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 801226a:	3301      	adds	r3, #1
 801226c:	b2da      	uxtb	r2, r3
 801226e:	687b      	ldr	r3, [r7, #4]
 8012270:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8012274:	687b      	ldr	r3, [r7, #4]
 8012276:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 801227a:	2b03      	cmp	r3, #3
 801227c:	d903      	bls.n	8012286 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 801227e:	687b      	ldr	r3, [r7, #4]
 8012280:	220d      	movs	r2, #13
 8012282:	701a      	strb	r2, [r3, #0]
      break;
 8012284:	e0b8      	b.n	80123f8 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8012286:	687b      	ldr	r3, [r7, #4]
 8012288:	795b      	ldrb	r3, [r3, #5]
 801228a:	4619      	mov	r1, r3
 801228c:	6878      	ldr	r0, [r7, #4]
 801228e:	f001 f834 	bl	80132fa <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8012292:	687b      	ldr	r3, [r7, #4]
 8012294:	791b      	ldrb	r3, [r3, #4]
 8012296:	4619      	mov	r1, r3
 8012298:	6878      	ldr	r0, [r7, #4]
 801229a:	f001 f82e 	bl	80132fa <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 801229e:	687b      	ldr	r3, [r7, #4]
 80122a0:	2200      	movs	r2, #0
 80122a2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80122a4:	687b      	ldr	r3, [r7, #4]
 80122a6:	2200      	movs	r2, #0
 80122a8:	701a      	strb	r2, [r3, #0]
      break;
 80122aa:	e0a5      	b.n	80123f8 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 80122ac:	687b      	ldr	r3, [r7, #4]
 80122ae:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 80122b2:	4619      	mov	r1, r3
 80122b4:	6878      	ldr	r0, [r7, #4]
 80122b6:	f000 f96d 	bl	8012594 <USBH_Get_CfgDesc>
 80122ba:	4603      	mov	r3, r0
 80122bc:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80122be:	7bbb      	ldrb	r3, [r7, #14]
 80122c0:	2b00      	cmp	r3, #0
 80122c2:	d103      	bne.n	80122cc <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 80122c4:	687b      	ldr	r3, [r7, #4]
 80122c6:	2205      	movs	r2, #5
 80122c8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80122ca:	e097      	b.n	80123fc <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80122cc:	7bbb      	ldrb	r3, [r7, #14]
 80122ce:	2b03      	cmp	r3, #3
 80122d0:	f040 8094 	bne.w	80123fc <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 80122d4:	687b      	ldr	r3, [r7, #4]
 80122d6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80122da:	3301      	adds	r3, #1
 80122dc:	b2da      	uxtb	r2, r3
 80122de:	687b      	ldr	r3, [r7, #4]
 80122e0:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80122e4:	687b      	ldr	r3, [r7, #4]
 80122e6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80122ea:	2b03      	cmp	r3, #3
 80122ec:	d903      	bls.n	80122f6 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 80122ee:	687b      	ldr	r3, [r7, #4]
 80122f0:	220d      	movs	r2, #13
 80122f2:	701a      	strb	r2, [r3, #0]
      break;
 80122f4:	e082      	b.n	80123fc <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80122f6:	687b      	ldr	r3, [r7, #4]
 80122f8:	795b      	ldrb	r3, [r3, #5]
 80122fa:	4619      	mov	r1, r3
 80122fc:	6878      	ldr	r0, [r7, #4]
 80122fe:	f000 fffc 	bl	80132fa <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8012302:	687b      	ldr	r3, [r7, #4]
 8012304:	791b      	ldrb	r3, [r3, #4]
 8012306:	4619      	mov	r1, r3
 8012308:	6878      	ldr	r0, [r7, #4]
 801230a:	f000 fff6 	bl	80132fa <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 801230e:	687b      	ldr	r3, [r7, #4]
 8012310:	2200      	movs	r2, #0
 8012312:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8012314:	687b      	ldr	r3, [r7, #4]
 8012316:	2200      	movs	r2, #0
 8012318:	701a      	strb	r2, [r3, #0]
      break;
 801231a:	e06f      	b.n	80123fc <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 801231c:	687b      	ldr	r3, [r7, #4]
 801231e:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8012322:	2b00      	cmp	r3, #0
 8012324:	d019      	beq.n	801235a <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8012326:	687b      	ldr	r3, [r7, #4]
 8012328:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 801232c:	687b      	ldr	r3, [r7, #4]
 801232e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8012332:	23ff      	movs	r3, #255	@ 0xff
 8012334:	6878      	ldr	r0, [r7, #4]
 8012336:	f000 f957 	bl	80125e8 <USBH_Get_StringDesc>
 801233a:	4603      	mov	r3, r0
 801233c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 801233e:	7bbb      	ldrb	r3, [r7, #14]
 8012340:	2b00      	cmp	r3, #0
 8012342:	d103      	bne.n	801234c <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8012344:	687b      	ldr	r3, [r7, #4]
 8012346:	2206      	movs	r2, #6
 8012348:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 801234a:	e059      	b.n	8012400 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 801234c:	7bbb      	ldrb	r3, [r7, #14]
 801234e:	2b03      	cmp	r3, #3
 8012350:	d156      	bne.n	8012400 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8012352:	687b      	ldr	r3, [r7, #4]
 8012354:	2206      	movs	r2, #6
 8012356:	705a      	strb	r2, [r3, #1]
      break;
 8012358:	e052      	b.n	8012400 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 801235a:	687b      	ldr	r3, [r7, #4]
 801235c:	2206      	movs	r2, #6
 801235e:	705a      	strb	r2, [r3, #1]
      break;
 8012360:	e04e      	b.n	8012400 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8012362:	687b      	ldr	r3, [r7, #4]
 8012364:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8012368:	2b00      	cmp	r3, #0
 801236a:	d019      	beq.n	80123a0 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 801236c:	687b      	ldr	r3, [r7, #4]
 801236e:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8012372:	687b      	ldr	r3, [r7, #4]
 8012374:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8012378:	23ff      	movs	r3, #255	@ 0xff
 801237a:	6878      	ldr	r0, [r7, #4]
 801237c:	f000 f934 	bl	80125e8 <USBH_Get_StringDesc>
 8012380:	4603      	mov	r3, r0
 8012382:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8012384:	7bbb      	ldrb	r3, [r7, #14]
 8012386:	2b00      	cmp	r3, #0
 8012388:	d103      	bne.n	8012392 <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 801238a:	687b      	ldr	r3, [r7, #4]
 801238c:	2207      	movs	r2, #7
 801238e:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8012390:	e038      	b.n	8012404 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8012392:	7bbb      	ldrb	r3, [r7, #14]
 8012394:	2b03      	cmp	r3, #3
 8012396:	d135      	bne.n	8012404 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8012398:	687b      	ldr	r3, [r7, #4]
 801239a:	2207      	movs	r2, #7
 801239c:	705a      	strb	r2, [r3, #1]
      break;
 801239e:	e031      	b.n	8012404 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80123a0:	687b      	ldr	r3, [r7, #4]
 80123a2:	2207      	movs	r2, #7
 80123a4:	705a      	strb	r2, [r3, #1]
      break;
 80123a6:	e02d      	b.n	8012404 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 80123a8:	687b      	ldr	r3, [r7, #4]
 80123aa:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 80123ae:	2b00      	cmp	r3, #0
 80123b0:	d017      	beq.n	80123e2 <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80123b2:	687b      	ldr	r3, [r7, #4]
 80123b4:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 80123b8:	687b      	ldr	r3, [r7, #4]
 80123ba:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80123be:	23ff      	movs	r3, #255	@ 0xff
 80123c0:	6878      	ldr	r0, [r7, #4]
 80123c2:	f000 f911 	bl	80125e8 <USBH_Get_StringDesc>
 80123c6:	4603      	mov	r3, r0
 80123c8:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80123ca:	7bbb      	ldrb	r3, [r7, #14]
 80123cc:	2b00      	cmp	r3, #0
 80123ce:	d102      	bne.n	80123d6 <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 80123d0:	2300      	movs	r3, #0
 80123d2:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 80123d4:	e018      	b.n	8012408 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80123d6:	7bbb      	ldrb	r3, [r7, #14]
 80123d8:	2b03      	cmp	r3, #3
 80123da:	d115      	bne.n	8012408 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 80123dc:	2300      	movs	r3, #0
 80123de:	73fb      	strb	r3, [r7, #15]
      break;
 80123e0:	e012      	b.n	8012408 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 80123e2:	2300      	movs	r3, #0
 80123e4:	73fb      	strb	r3, [r7, #15]
      break;
 80123e6:	e00f      	b.n	8012408 <USBH_HandleEnum+0x3b4>

    default:
      break;
 80123e8:	bf00      	nop
 80123ea:	e00e      	b.n	801240a <USBH_HandleEnum+0x3b6>
      break;
 80123ec:	bf00      	nop
 80123ee:	e00c      	b.n	801240a <USBH_HandleEnum+0x3b6>
      break;
 80123f0:	bf00      	nop
 80123f2:	e00a      	b.n	801240a <USBH_HandleEnum+0x3b6>
      break;
 80123f4:	bf00      	nop
 80123f6:	e008      	b.n	801240a <USBH_HandleEnum+0x3b6>
      break;
 80123f8:	bf00      	nop
 80123fa:	e006      	b.n	801240a <USBH_HandleEnum+0x3b6>
      break;
 80123fc:	bf00      	nop
 80123fe:	e004      	b.n	801240a <USBH_HandleEnum+0x3b6>
      break;
 8012400:	bf00      	nop
 8012402:	e002      	b.n	801240a <USBH_HandleEnum+0x3b6>
      break;
 8012404:	bf00      	nop
 8012406:	e000      	b.n	801240a <USBH_HandleEnum+0x3b6>
      break;
 8012408:	bf00      	nop
  }
  return Status;
 801240a:	7bfb      	ldrb	r3, [r7, #15]
}
 801240c:	4618      	mov	r0, r3
 801240e:	3710      	adds	r7, #16
 8012410:	46bd      	mov	sp, r7
 8012412:	bd80      	pop	{r7, pc}

08012414 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8012414:	b480      	push	{r7}
 8012416:	b083      	sub	sp, #12
 8012418:	af00      	add	r7, sp, #0
 801241a:	6078      	str	r0, [r7, #4]
 801241c:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 801241e:	687b      	ldr	r3, [r7, #4]
 8012420:	683a      	ldr	r2, [r7, #0]
 8012422:	f8c3 249c 	str.w	r2, [r3, #1180]	@ 0x49c
}
 8012426:	bf00      	nop
 8012428:	370c      	adds	r7, #12
 801242a:	46bd      	mov	sp, r7
 801242c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012430:	4770      	bx	lr

08012432 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8012432:	b580      	push	{r7, lr}
 8012434:	b082      	sub	sp, #8
 8012436:	af00      	add	r7, sp, #0
 8012438:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 801243a:	687b      	ldr	r3, [r7, #4]
 801243c:	f8d3 349c 	ldr.w	r3, [r3, #1180]	@ 0x49c
 8012440:	1c5a      	adds	r2, r3, #1
 8012442:	687b      	ldr	r3, [r7, #4]
 8012444:	f8c3 249c 	str.w	r2, [r3, #1180]	@ 0x49c
  USBH_HandleSof(phost);
 8012448:	6878      	ldr	r0, [r7, #4]
 801244a:	f000 f804 	bl	8012456 <USBH_HandleSof>
}
 801244e:	bf00      	nop
 8012450:	3708      	adds	r7, #8
 8012452:	46bd      	mov	sp, r7
 8012454:	bd80      	pop	{r7, pc}

08012456 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8012456:	b580      	push	{r7, lr}
 8012458:	b082      	sub	sp, #8
 801245a:	af00      	add	r7, sp, #0
 801245c:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 801245e:	687b      	ldr	r3, [r7, #4]
 8012460:	781b      	ldrb	r3, [r3, #0]
 8012462:	b2db      	uxtb	r3, r3
 8012464:	2b0b      	cmp	r3, #11
 8012466:	d10a      	bne.n	801247e <USBH_HandleSof+0x28>
 8012468:	687b      	ldr	r3, [r7, #4]
 801246a:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 801246e:	2b00      	cmp	r3, #0
 8012470:	d005      	beq.n	801247e <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8012472:	687b      	ldr	r3, [r7, #4]
 8012474:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8012478:	699b      	ldr	r3, [r3, #24]
 801247a:	6878      	ldr	r0, [r7, #4]
 801247c:	4798      	blx	r3
  }
}
 801247e:	bf00      	nop
 8012480:	3708      	adds	r7, #8
 8012482:	46bd      	mov	sp, r7
 8012484:	bd80      	pop	{r7, pc}

08012486 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8012486:	b480      	push	{r7}
 8012488:	b083      	sub	sp, #12
 801248a:	af00      	add	r7, sp, #0
 801248c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 801248e:	687b      	ldr	r3, [r7, #4]
 8012490:	2201      	movs	r2, #1
 8012492:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 8012496:	bf00      	nop
}
 8012498:	370c      	adds	r7, #12
 801249a:	46bd      	mov	sp, r7
 801249c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124a0:	4770      	bx	lr

080124a2 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 80124a2:	b480      	push	{r7}
 80124a4:	b083      	sub	sp, #12
 80124a6:	af00      	add	r7, sp, #0
 80124a8:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80124aa:	687b      	ldr	r3, [r7, #4]
 80124ac:	2200      	movs	r2, #0
 80124ae:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 80124b2:	687b      	ldr	r3, [r7, #4]
 80124b4:	2201      	movs	r2, #1
 80124b6:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 80124ba:	bf00      	nop
}
 80124bc:	370c      	adds	r7, #12
 80124be:	46bd      	mov	sp, r7
 80124c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124c4:	4770      	bx	lr

080124c6 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80124c6:	b480      	push	{r7}
 80124c8:	b083      	sub	sp, #12
 80124ca:	af00      	add	r7, sp, #0
 80124cc:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80124ce:	687b      	ldr	r3, [r7, #4]
 80124d0:	2201      	movs	r2, #1
 80124d2:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80124d6:	687b      	ldr	r3, [r7, #4]
 80124d8:	2200      	movs	r2, #0
 80124da:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80124de:	687b      	ldr	r3, [r7, #4]
 80124e0:	2200      	movs	r2, #0
 80124e2:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 80124e6:	2300      	movs	r3, #0
}
 80124e8:	4618      	mov	r0, r3
 80124ea:	370c      	adds	r7, #12
 80124ec:	46bd      	mov	sp, r7
 80124ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124f2:	4770      	bx	lr

080124f4 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 80124f4:	b580      	push	{r7, lr}
 80124f6:	b082      	sub	sp, #8
 80124f8:	af00      	add	r7, sp, #0
 80124fa:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 80124fc:	687b      	ldr	r3, [r7, #4]
 80124fe:	2201      	movs	r2, #1
 8012500:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8012504:	687b      	ldr	r3, [r7, #4]
 8012506:	2200      	movs	r2, #0
 8012508:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 801250c:	687b      	ldr	r3, [r7, #4]
 801250e:	2200      	movs	r2, #0
 8012510:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8012514:	6878      	ldr	r0, [r7, #4]
 8012516:	f003 fd68 	bl	8015fea <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 801251a:	687b      	ldr	r3, [r7, #4]
 801251c:	791b      	ldrb	r3, [r3, #4]
 801251e:	4619      	mov	r1, r3
 8012520:	6878      	ldr	r0, [r7, #4]
 8012522:	f000 feea 	bl	80132fa <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8012526:	687b      	ldr	r3, [r7, #4]
 8012528:	795b      	ldrb	r3, [r3, #5]
 801252a:	4619      	mov	r1, r3
 801252c:	6878      	ldr	r0, [r7, #4]
 801252e:	f000 fee4 	bl	80132fa <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8012532:	2300      	movs	r3, #0
}
 8012534:	4618      	mov	r0, r3
 8012536:	3708      	adds	r7, #8
 8012538:	46bd      	mov	sp, r7
 801253a:	bd80      	pop	{r7, pc}

0801253c <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 801253c:	b580      	push	{r7, lr}
 801253e:	b086      	sub	sp, #24
 8012540:	af02      	add	r7, sp, #8
 8012542:	6078      	str	r0, [r7, #4]
 8012544:	460b      	mov	r3, r1
 8012546:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8012548:	887b      	ldrh	r3, [r7, #2]
 801254a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801254e:	d901      	bls.n	8012554 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8012550:	2303      	movs	r3, #3
 8012552:	e01b      	b.n	801258c <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8012554:	687b      	ldr	r3, [r7, #4]
 8012556:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 801255a:	887b      	ldrh	r3, [r7, #2]
 801255c:	9300      	str	r3, [sp, #0]
 801255e:	4613      	mov	r3, r2
 8012560:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8012564:	2100      	movs	r1, #0
 8012566:	6878      	ldr	r0, [r7, #4]
 8012568:	f000 f872 	bl	8012650 <USBH_GetDescriptor>
 801256c:	4603      	mov	r3, r0
 801256e:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8012570:	7bfb      	ldrb	r3, [r7, #15]
 8012572:	2b00      	cmp	r3, #0
 8012574:	d109      	bne.n	801258a <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8012576:	687b      	ldr	r3, [r7, #4]
 8012578:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 801257c:	887a      	ldrh	r2, [r7, #2]
 801257e:	4619      	mov	r1, r3
 8012580:	6878      	ldr	r0, [r7, #4]
 8012582:	f000 f905 	bl	8012790 <USBH_ParseDevDesc>
 8012586:	4603      	mov	r3, r0
 8012588:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 801258a:	7bfb      	ldrb	r3, [r7, #15]
}
 801258c:	4618      	mov	r0, r3
 801258e:	3710      	adds	r7, #16
 8012590:	46bd      	mov	sp, r7
 8012592:	bd80      	pop	{r7, pc}

08012594 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8012594:	b580      	push	{r7, lr}
 8012596:	b086      	sub	sp, #24
 8012598:	af02      	add	r7, sp, #8
 801259a:	6078      	str	r0, [r7, #4]
 801259c:	460b      	mov	r3, r1
 801259e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 80125a0:	687b      	ldr	r3, [r7, #4]
 80125a2:	331c      	adds	r3, #28
 80125a4:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 80125a6:	887b      	ldrh	r3, [r7, #2]
 80125a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80125ac:	d901      	bls.n	80125b2 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80125ae:	2303      	movs	r3, #3
 80125b0:	e016      	b.n	80125e0 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 80125b2:	887b      	ldrh	r3, [r7, #2]
 80125b4:	9300      	str	r3, [sp, #0]
 80125b6:	68bb      	ldr	r3, [r7, #8]
 80125b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80125bc:	2100      	movs	r1, #0
 80125be:	6878      	ldr	r0, [r7, #4]
 80125c0:	f000 f846 	bl	8012650 <USBH_GetDescriptor>
 80125c4:	4603      	mov	r3, r0
 80125c6:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 80125c8:	7bfb      	ldrb	r3, [r7, #15]
 80125ca:	2b00      	cmp	r3, #0
 80125cc:	d107      	bne.n	80125de <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 80125ce:	887b      	ldrh	r3, [r7, #2]
 80125d0:	461a      	mov	r2, r3
 80125d2:	68b9      	ldr	r1, [r7, #8]
 80125d4:	6878      	ldr	r0, [r7, #4]
 80125d6:	f000 f98b 	bl	80128f0 <USBH_ParseCfgDesc>
 80125da:	4603      	mov	r3, r0
 80125dc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80125de:	7bfb      	ldrb	r3, [r7, #15]
}
 80125e0:	4618      	mov	r0, r3
 80125e2:	3710      	adds	r7, #16
 80125e4:	46bd      	mov	sp, r7
 80125e6:	bd80      	pop	{r7, pc}

080125e8 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 80125e8:	b580      	push	{r7, lr}
 80125ea:	b088      	sub	sp, #32
 80125ec:	af02      	add	r7, sp, #8
 80125ee:	60f8      	str	r0, [r7, #12]
 80125f0:	607a      	str	r2, [r7, #4]
 80125f2:	461a      	mov	r2, r3
 80125f4:	460b      	mov	r3, r1
 80125f6:	72fb      	strb	r3, [r7, #11]
 80125f8:	4613      	mov	r3, r2
 80125fa:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 80125fc:	893b      	ldrh	r3, [r7, #8]
 80125fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012602:	d802      	bhi.n	801260a <USBH_Get_StringDesc+0x22>
 8012604:	687b      	ldr	r3, [r7, #4]
 8012606:	2b00      	cmp	r3, #0
 8012608:	d101      	bne.n	801260e <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 801260a:	2303      	movs	r3, #3
 801260c:	e01c      	b.n	8012648 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 801260e:	7afb      	ldrb	r3, [r7, #11]
 8012610:	b29b      	uxth	r3, r3
 8012612:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8012616:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8012618:	68fb      	ldr	r3, [r7, #12]
 801261a:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 801261e:	893b      	ldrh	r3, [r7, #8]
 8012620:	9300      	str	r3, [sp, #0]
 8012622:	460b      	mov	r3, r1
 8012624:	2100      	movs	r1, #0
 8012626:	68f8      	ldr	r0, [r7, #12]
 8012628:	f000 f812 	bl	8012650 <USBH_GetDescriptor>
 801262c:	4603      	mov	r3, r0
 801262e:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8012630:	7dfb      	ldrb	r3, [r7, #23]
 8012632:	2b00      	cmp	r3, #0
 8012634:	d107      	bne.n	8012646 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8012636:	68fb      	ldr	r3, [r7, #12]
 8012638:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 801263c:	893a      	ldrh	r2, [r7, #8]
 801263e:	6879      	ldr	r1, [r7, #4]
 8012640:	4618      	mov	r0, r3
 8012642:	f000 fb68 	bl	8012d16 <USBH_ParseStringDesc>
  }

  return status;
 8012646:	7dfb      	ldrb	r3, [r7, #23]
}
 8012648:	4618      	mov	r0, r3
 801264a:	3718      	adds	r7, #24
 801264c:	46bd      	mov	sp, r7
 801264e:	bd80      	pop	{r7, pc}

08012650 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8012650:	b580      	push	{r7, lr}
 8012652:	b084      	sub	sp, #16
 8012654:	af00      	add	r7, sp, #0
 8012656:	60f8      	str	r0, [r7, #12]
 8012658:	607b      	str	r3, [r7, #4]
 801265a:	460b      	mov	r3, r1
 801265c:	72fb      	strb	r3, [r7, #11]
 801265e:	4613      	mov	r3, r2
 8012660:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8012662:	68fb      	ldr	r3, [r7, #12]
 8012664:	789b      	ldrb	r3, [r3, #2]
 8012666:	2b01      	cmp	r3, #1
 8012668:	d11c      	bne.n	80126a4 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 801266a:	7afb      	ldrb	r3, [r7, #11]
 801266c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8012670:	b2da      	uxtb	r2, r3
 8012672:	68fb      	ldr	r3, [r7, #12]
 8012674:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8012676:	68fb      	ldr	r3, [r7, #12]
 8012678:	2206      	movs	r2, #6
 801267a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 801267c:	68fb      	ldr	r3, [r7, #12]
 801267e:	893a      	ldrh	r2, [r7, #8]
 8012680:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8012682:	893b      	ldrh	r3, [r7, #8]
 8012684:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8012688:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801268c:	d104      	bne.n	8012698 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 801268e:	68fb      	ldr	r3, [r7, #12]
 8012690:	f240 4209 	movw	r2, #1033	@ 0x409
 8012694:	829a      	strh	r2, [r3, #20]
 8012696:	e002      	b.n	801269e <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8012698:	68fb      	ldr	r3, [r7, #12]
 801269a:	2200      	movs	r2, #0
 801269c:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 801269e:	68fb      	ldr	r3, [r7, #12]
 80126a0:	8b3a      	ldrh	r2, [r7, #24]
 80126a2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 80126a4:	8b3b      	ldrh	r3, [r7, #24]
 80126a6:	461a      	mov	r2, r3
 80126a8:	6879      	ldr	r1, [r7, #4]
 80126aa:	68f8      	ldr	r0, [r7, #12]
 80126ac:	f000 fb80 	bl	8012db0 <USBH_CtlReq>
 80126b0:	4603      	mov	r3, r0
}
 80126b2:	4618      	mov	r0, r3
 80126b4:	3710      	adds	r7, #16
 80126b6:	46bd      	mov	sp, r7
 80126b8:	bd80      	pop	{r7, pc}

080126ba <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80126ba:	b580      	push	{r7, lr}
 80126bc:	b082      	sub	sp, #8
 80126be:	af00      	add	r7, sp, #0
 80126c0:	6078      	str	r0, [r7, #4]
 80126c2:	460b      	mov	r3, r1
 80126c4:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80126c6:	687b      	ldr	r3, [r7, #4]
 80126c8:	789b      	ldrb	r3, [r3, #2]
 80126ca:	2b01      	cmp	r3, #1
 80126cc:	d10f      	bne.n	80126ee <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 80126ce:	687b      	ldr	r3, [r7, #4]
 80126d0:	2200      	movs	r2, #0
 80126d2:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80126d4:	687b      	ldr	r3, [r7, #4]
 80126d6:	2205      	movs	r2, #5
 80126d8:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80126da:	78fb      	ldrb	r3, [r7, #3]
 80126dc:	b29a      	uxth	r2, r3
 80126de:	687b      	ldr	r3, [r7, #4]
 80126e0:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80126e2:	687b      	ldr	r3, [r7, #4]
 80126e4:	2200      	movs	r2, #0
 80126e6:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80126e8:	687b      	ldr	r3, [r7, #4]
 80126ea:	2200      	movs	r2, #0
 80126ec:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80126ee:	2200      	movs	r2, #0
 80126f0:	2100      	movs	r1, #0
 80126f2:	6878      	ldr	r0, [r7, #4]
 80126f4:	f000 fb5c 	bl	8012db0 <USBH_CtlReq>
 80126f8:	4603      	mov	r3, r0
}
 80126fa:	4618      	mov	r0, r3
 80126fc:	3708      	adds	r7, #8
 80126fe:	46bd      	mov	sp, r7
 8012700:	bd80      	pop	{r7, pc}

08012702 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8012702:	b580      	push	{r7, lr}
 8012704:	b082      	sub	sp, #8
 8012706:	af00      	add	r7, sp, #0
 8012708:	6078      	str	r0, [r7, #4]
 801270a:	460b      	mov	r3, r1
 801270c:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 801270e:	687b      	ldr	r3, [r7, #4]
 8012710:	789b      	ldrb	r3, [r3, #2]
 8012712:	2b01      	cmp	r3, #1
 8012714:	d10e      	bne.n	8012734 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8012716:	687b      	ldr	r3, [r7, #4]
 8012718:	2200      	movs	r2, #0
 801271a:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 801271c:	687b      	ldr	r3, [r7, #4]
 801271e:	2209      	movs	r2, #9
 8012720:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8012722:	687b      	ldr	r3, [r7, #4]
 8012724:	887a      	ldrh	r2, [r7, #2]
 8012726:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8012728:	687b      	ldr	r3, [r7, #4]
 801272a:	2200      	movs	r2, #0
 801272c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 801272e:	687b      	ldr	r3, [r7, #4]
 8012730:	2200      	movs	r2, #0
 8012732:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8012734:	2200      	movs	r2, #0
 8012736:	2100      	movs	r1, #0
 8012738:	6878      	ldr	r0, [r7, #4]
 801273a:	f000 fb39 	bl	8012db0 <USBH_CtlReq>
 801273e:	4603      	mov	r3, r0
}
 8012740:	4618      	mov	r0, r3
 8012742:	3708      	adds	r7, #8
 8012744:	46bd      	mov	sp, r7
 8012746:	bd80      	pop	{r7, pc}

08012748 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8012748:	b580      	push	{r7, lr}
 801274a:	b082      	sub	sp, #8
 801274c:	af00      	add	r7, sp, #0
 801274e:	6078      	str	r0, [r7, #4]
 8012750:	460b      	mov	r3, r1
 8012752:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8012754:	687b      	ldr	r3, [r7, #4]
 8012756:	789b      	ldrb	r3, [r3, #2]
 8012758:	2b01      	cmp	r3, #1
 801275a:	d10f      	bne.n	801277c <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 801275c:	687b      	ldr	r3, [r7, #4]
 801275e:	2200      	movs	r2, #0
 8012760:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8012762:	687b      	ldr	r3, [r7, #4]
 8012764:	2203      	movs	r2, #3
 8012766:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8012768:	78fb      	ldrb	r3, [r7, #3]
 801276a:	b29a      	uxth	r2, r3
 801276c:	687b      	ldr	r3, [r7, #4]
 801276e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8012770:	687b      	ldr	r3, [r7, #4]
 8012772:	2200      	movs	r2, #0
 8012774:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8012776:	687b      	ldr	r3, [r7, #4]
 8012778:	2200      	movs	r2, #0
 801277a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 801277c:	2200      	movs	r2, #0
 801277e:	2100      	movs	r1, #0
 8012780:	6878      	ldr	r0, [r7, #4]
 8012782:	f000 fb15 	bl	8012db0 <USBH_CtlReq>
 8012786:	4603      	mov	r3, r0
}
 8012788:	4618      	mov	r0, r3
 801278a:	3708      	adds	r7, #8
 801278c:	46bd      	mov	sp, r7
 801278e:	bd80      	pop	{r7, pc}

08012790 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8012790:	b480      	push	{r7}
 8012792:	b087      	sub	sp, #28
 8012794:	af00      	add	r7, sp, #0
 8012796:	60f8      	str	r0, [r7, #12]
 8012798:	60b9      	str	r1, [r7, #8]
 801279a:	4613      	mov	r3, r2
 801279c:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 801279e:	68fb      	ldr	r3, [r7, #12]
 80127a0:	f203 3326 	addw	r3, r3, #806	@ 0x326
 80127a4:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 80127a6:	2300      	movs	r3, #0
 80127a8:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 80127aa:	68bb      	ldr	r3, [r7, #8]
 80127ac:	2b00      	cmp	r3, #0
 80127ae:	d101      	bne.n	80127b4 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 80127b0:	2302      	movs	r3, #2
 80127b2:	e094      	b.n	80128de <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 80127b4:	68bb      	ldr	r3, [r7, #8]
 80127b6:	781a      	ldrb	r2, [r3, #0]
 80127b8:	693b      	ldr	r3, [r7, #16]
 80127ba:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 80127bc:	68bb      	ldr	r3, [r7, #8]
 80127be:	785a      	ldrb	r2, [r3, #1]
 80127c0:	693b      	ldr	r3, [r7, #16]
 80127c2:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 80127c4:	68bb      	ldr	r3, [r7, #8]
 80127c6:	3302      	adds	r3, #2
 80127c8:	781b      	ldrb	r3, [r3, #0]
 80127ca:	461a      	mov	r2, r3
 80127cc:	68bb      	ldr	r3, [r7, #8]
 80127ce:	3303      	adds	r3, #3
 80127d0:	781b      	ldrb	r3, [r3, #0]
 80127d2:	021b      	lsls	r3, r3, #8
 80127d4:	b29b      	uxth	r3, r3
 80127d6:	4313      	orrs	r3, r2
 80127d8:	b29a      	uxth	r2, r3
 80127da:	693b      	ldr	r3, [r7, #16]
 80127dc:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 80127de:	68bb      	ldr	r3, [r7, #8]
 80127e0:	791a      	ldrb	r2, [r3, #4]
 80127e2:	693b      	ldr	r3, [r7, #16]
 80127e4:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 80127e6:	68bb      	ldr	r3, [r7, #8]
 80127e8:	795a      	ldrb	r2, [r3, #5]
 80127ea:	693b      	ldr	r3, [r7, #16]
 80127ec:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 80127ee:	68bb      	ldr	r3, [r7, #8]
 80127f0:	799a      	ldrb	r2, [r3, #6]
 80127f2:	693b      	ldr	r3, [r7, #16]
 80127f4:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 80127f6:	68bb      	ldr	r3, [r7, #8]
 80127f8:	79da      	ldrb	r2, [r3, #7]
 80127fa:	693b      	ldr	r3, [r7, #16]
 80127fc:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 80127fe:	68fb      	ldr	r3, [r7, #12]
 8012800:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8012804:	2b00      	cmp	r3, #0
 8012806:	d004      	beq.n	8012812 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8012808:	68fb      	ldr	r3, [r7, #12]
 801280a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 801280e:	2b01      	cmp	r3, #1
 8012810:	d11b      	bne.n	801284a <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8012812:	693b      	ldr	r3, [r7, #16]
 8012814:	79db      	ldrb	r3, [r3, #7]
 8012816:	2b20      	cmp	r3, #32
 8012818:	dc0f      	bgt.n	801283a <USBH_ParseDevDesc+0xaa>
 801281a:	2b08      	cmp	r3, #8
 801281c:	db0f      	blt.n	801283e <USBH_ParseDevDesc+0xae>
 801281e:	3b08      	subs	r3, #8
 8012820:	4a32      	ldr	r2, [pc, #200]	@ (80128ec <USBH_ParseDevDesc+0x15c>)
 8012822:	fa22 f303 	lsr.w	r3, r2, r3
 8012826:	f003 0301 	and.w	r3, r3, #1
 801282a:	2b00      	cmp	r3, #0
 801282c:	bf14      	ite	ne
 801282e:	2301      	movne	r3, #1
 8012830:	2300      	moveq	r3, #0
 8012832:	b2db      	uxtb	r3, r3
 8012834:	2b00      	cmp	r3, #0
 8012836:	d106      	bne.n	8012846 <USBH_ParseDevDesc+0xb6>
 8012838:	e001      	b.n	801283e <USBH_ParseDevDesc+0xae>
 801283a:	2b40      	cmp	r3, #64	@ 0x40
 801283c:	d003      	beq.n	8012846 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 801283e:	693b      	ldr	r3, [r7, #16]
 8012840:	2208      	movs	r2, #8
 8012842:	71da      	strb	r2, [r3, #7]
        break;
 8012844:	e000      	b.n	8012848 <USBH_ParseDevDesc+0xb8>
        break;
 8012846:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8012848:	e00e      	b.n	8012868 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 801284a:	68fb      	ldr	r3, [r7, #12]
 801284c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8012850:	2b02      	cmp	r3, #2
 8012852:	d107      	bne.n	8012864 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8012854:	693b      	ldr	r3, [r7, #16]
 8012856:	79db      	ldrb	r3, [r3, #7]
 8012858:	2b08      	cmp	r3, #8
 801285a:	d005      	beq.n	8012868 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 801285c:	693b      	ldr	r3, [r7, #16]
 801285e:	2208      	movs	r2, #8
 8012860:	71da      	strb	r2, [r3, #7]
 8012862:	e001      	b.n	8012868 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8012864:	2303      	movs	r3, #3
 8012866:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8012868:	88fb      	ldrh	r3, [r7, #6]
 801286a:	2b08      	cmp	r3, #8
 801286c:	d936      	bls.n	80128dc <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 801286e:	68bb      	ldr	r3, [r7, #8]
 8012870:	3308      	adds	r3, #8
 8012872:	781b      	ldrb	r3, [r3, #0]
 8012874:	461a      	mov	r2, r3
 8012876:	68bb      	ldr	r3, [r7, #8]
 8012878:	3309      	adds	r3, #9
 801287a:	781b      	ldrb	r3, [r3, #0]
 801287c:	021b      	lsls	r3, r3, #8
 801287e:	b29b      	uxth	r3, r3
 8012880:	4313      	orrs	r3, r2
 8012882:	b29a      	uxth	r2, r3
 8012884:	693b      	ldr	r3, [r7, #16]
 8012886:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8012888:	68bb      	ldr	r3, [r7, #8]
 801288a:	330a      	adds	r3, #10
 801288c:	781b      	ldrb	r3, [r3, #0]
 801288e:	461a      	mov	r2, r3
 8012890:	68bb      	ldr	r3, [r7, #8]
 8012892:	330b      	adds	r3, #11
 8012894:	781b      	ldrb	r3, [r3, #0]
 8012896:	021b      	lsls	r3, r3, #8
 8012898:	b29b      	uxth	r3, r3
 801289a:	4313      	orrs	r3, r2
 801289c:	b29a      	uxth	r2, r3
 801289e:	693b      	ldr	r3, [r7, #16]
 80128a0:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 80128a2:	68bb      	ldr	r3, [r7, #8]
 80128a4:	330c      	adds	r3, #12
 80128a6:	781b      	ldrb	r3, [r3, #0]
 80128a8:	461a      	mov	r2, r3
 80128aa:	68bb      	ldr	r3, [r7, #8]
 80128ac:	330d      	adds	r3, #13
 80128ae:	781b      	ldrb	r3, [r3, #0]
 80128b0:	021b      	lsls	r3, r3, #8
 80128b2:	b29b      	uxth	r3, r3
 80128b4:	4313      	orrs	r3, r2
 80128b6:	b29a      	uxth	r2, r3
 80128b8:	693b      	ldr	r3, [r7, #16]
 80128ba:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 80128bc:	68bb      	ldr	r3, [r7, #8]
 80128be:	7b9a      	ldrb	r2, [r3, #14]
 80128c0:	693b      	ldr	r3, [r7, #16]
 80128c2:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 80128c4:	68bb      	ldr	r3, [r7, #8]
 80128c6:	7bda      	ldrb	r2, [r3, #15]
 80128c8:	693b      	ldr	r3, [r7, #16]
 80128ca:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 80128cc:	68bb      	ldr	r3, [r7, #8]
 80128ce:	7c1a      	ldrb	r2, [r3, #16]
 80128d0:	693b      	ldr	r3, [r7, #16]
 80128d2:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 80128d4:	68bb      	ldr	r3, [r7, #8]
 80128d6:	7c5a      	ldrb	r2, [r3, #17]
 80128d8:	693b      	ldr	r3, [r7, #16]
 80128da:	745a      	strb	r2, [r3, #17]
  }

  return status;
 80128dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80128de:	4618      	mov	r0, r3
 80128e0:	371c      	adds	r7, #28
 80128e2:	46bd      	mov	sp, r7
 80128e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128e8:	4770      	bx	lr
 80128ea:	bf00      	nop
 80128ec:	01000101 	.word	0x01000101

080128f0 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 80128f0:	b580      	push	{r7, lr}
 80128f2:	b08c      	sub	sp, #48	@ 0x30
 80128f4:	af00      	add	r7, sp, #0
 80128f6:	60f8      	str	r0, [r7, #12]
 80128f8:	60b9      	str	r1, [r7, #8]
 80128fa:	4613      	mov	r3, r2
 80128fc:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 80128fe:	68fb      	ldr	r3, [r7, #12]
 8012900:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8012904:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8012906:	2300      	movs	r3, #0
 8012908:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 801290c:	2300      	movs	r3, #0
 801290e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8012912:	2300      	movs	r3, #0
 8012914:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8012918:	68bb      	ldr	r3, [r7, #8]
 801291a:	2b00      	cmp	r3, #0
 801291c:	d101      	bne.n	8012922 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 801291e:	2302      	movs	r3, #2
 8012920:	e0de      	b.n	8012ae0 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8012922:	68bb      	ldr	r3, [r7, #8]
 8012924:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8012926:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012928:	781b      	ldrb	r3, [r3, #0]
 801292a:	2b09      	cmp	r3, #9
 801292c:	d002      	beq.n	8012934 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 801292e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012930:	2209      	movs	r2, #9
 8012932:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8012934:	68bb      	ldr	r3, [r7, #8]
 8012936:	781a      	ldrb	r2, [r3, #0]
 8012938:	6a3b      	ldr	r3, [r7, #32]
 801293a:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 801293c:	68bb      	ldr	r3, [r7, #8]
 801293e:	785a      	ldrb	r2, [r3, #1]
 8012940:	6a3b      	ldr	r3, [r7, #32]
 8012942:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8012944:	68bb      	ldr	r3, [r7, #8]
 8012946:	3302      	adds	r3, #2
 8012948:	781b      	ldrb	r3, [r3, #0]
 801294a:	461a      	mov	r2, r3
 801294c:	68bb      	ldr	r3, [r7, #8]
 801294e:	3303      	adds	r3, #3
 8012950:	781b      	ldrb	r3, [r3, #0]
 8012952:	021b      	lsls	r3, r3, #8
 8012954:	b29b      	uxth	r3, r3
 8012956:	4313      	orrs	r3, r2
 8012958:	b29b      	uxth	r3, r3
 801295a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801295e:	bf28      	it	cs
 8012960:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8012964:	b29a      	uxth	r2, r3
 8012966:	6a3b      	ldr	r3, [r7, #32]
 8012968:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 801296a:	68bb      	ldr	r3, [r7, #8]
 801296c:	791a      	ldrb	r2, [r3, #4]
 801296e:	6a3b      	ldr	r3, [r7, #32]
 8012970:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8012972:	68bb      	ldr	r3, [r7, #8]
 8012974:	795a      	ldrb	r2, [r3, #5]
 8012976:	6a3b      	ldr	r3, [r7, #32]
 8012978:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 801297a:	68bb      	ldr	r3, [r7, #8]
 801297c:	799a      	ldrb	r2, [r3, #6]
 801297e:	6a3b      	ldr	r3, [r7, #32]
 8012980:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8012982:	68bb      	ldr	r3, [r7, #8]
 8012984:	79da      	ldrb	r2, [r3, #7]
 8012986:	6a3b      	ldr	r3, [r7, #32]
 8012988:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 801298a:	68bb      	ldr	r3, [r7, #8]
 801298c:	7a1a      	ldrb	r2, [r3, #8]
 801298e:	6a3b      	ldr	r3, [r7, #32]
 8012990:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8012992:	88fb      	ldrh	r3, [r7, #6]
 8012994:	2b09      	cmp	r3, #9
 8012996:	f240 80a1 	bls.w	8012adc <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 801299a:	2309      	movs	r3, #9
 801299c:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 801299e:	2300      	movs	r3, #0
 80129a0:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80129a2:	e085      	b.n	8012ab0 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80129a4:	f107 0316 	add.w	r3, r7, #22
 80129a8:	4619      	mov	r1, r3
 80129aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80129ac:	f000 f9e6 	bl	8012d7c <USBH_GetNextDesc>
 80129b0:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 80129b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80129b4:	785b      	ldrb	r3, [r3, #1]
 80129b6:	2b04      	cmp	r3, #4
 80129b8:	d17a      	bne.n	8012ab0 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 80129ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80129bc:	781b      	ldrb	r3, [r3, #0]
 80129be:	2b09      	cmp	r3, #9
 80129c0:	d002      	beq.n	80129c8 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 80129c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80129c4:	2209      	movs	r2, #9
 80129c6:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 80129c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80129cc:	2232      	movs	r2, #50	@ 0x32
 80129ce:	fb02 f303 	mul.w	r3, r2, r3
 80129d2:	3308      	adds	r3, #8
 80129d4:	6a3a      	ldr	r2, [r7, #32]
 80129d6:	4413      	add	r3, r2
 80129d8:	3302      	adds	r3, #2
 80129da:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 80129dc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80129de:	69f8      	ldr	r0, [r7, #28]
 80129e0:	f000 f882 	bl	8012ae8 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 80129e4:	2300      	movs	r3, #0
 80129e6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 80129ea:	2300      	movs	r3, #0
 80129ec:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80129ee:	e043      	b.n	8012a78 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80129f0:	f107 0316 	add.w	r3, r7, #22
 80129f4:	4619      	mov	r1, r3
 80129f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80129f8:	f000 f9c0 	bl	8012d7c <USBH_GetNextDesc>
 80129fc:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80129fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012a00:	785b      	ldrb	r3, [r3, #1]
 8012a02:	2b05      	cmp	r3, #5
 8012a04:	d138      	bne.n	8012a78 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8012a06:	69fb      	ldr	r3, [r7, #28]
 8012a08:	795b      	ldrb	r3, [r3, #5]
 8012a0a:	2b01      	cmp	r3, #1
 8012a0c:	d113      	bne.n	8012a36 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8012a0e:	69fb      	ldr	r3, [r7, #28]
 8012a10:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8012a12:	2b02      	cmp	r3, #2
 8012a14:	d003      	beq.n	8012a1e <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8012a16:	69fb      	ldr	r3, [r7, #28]
 8012a18:	799b      	ldrb	r3, [r3, #6]
 8012a1a:	2b03      	cmp	r3, #3
 8012a1c:	d10b      	bne.n	8012a36 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8012a1e:	69fb      	ldr	r3, [r7, #28]
 8012a20:	79db      	ldrb	r3, [r3, #7]
 8012a22:	2b00      	cmp	r3, #0
 8012a24:	d10b      	bne.n	8012a3e <USBH_ParseCfgDesc+0x14e>
 8012a26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012a28:	781b      	ldrb	r3, [r3, #0]
 8012a2a:	2b09      	cmp	r3, #9
 8012a2c:	d007      	beq.n	8012a3e <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8012a2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012a30:	2209      	movs	r2, #9
 8012a32:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8012a34:	e003      	b.n	8012a3e <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8012a36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012a38:	2207      	movs	r2, #7
 8012a3a:	701a      	strb	r2, [r3, #0]
 8012a3c:	e000      	b.n	8012a40 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8012a3e:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8012a40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012a44:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8012a48:	3201      	adds	r2, #1
 8012a4a:	00d2      	lsls	r2, r2, #3
 8012a4c:	2132      	movs	r1, #50	@ 0x32
 8012a4e:	fb01 f303 	mul.w	r3, r1, r3
 8012a52:	4413      	add	r3, r2
 8012a54:	3308      	adds	r3, #8
 8012a56:	6a3a      	ldr	r2, [r7, #32]
 8012a58:	4413      	add	r3, r2
 8012a5a:	3304      	adds	r3, #4
 8012a5c:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8012a5e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012a60:	69b9      	ldr	r1, [r7, #24]
 8012a62:	68f8      	ldr	r0, [r7, #12]
 8012a64:	f000 f86f 	bl	8012b46 <USBH_ParseEPDesc>
 8012a68:	4603      	mov	r3, r0
 8012a6a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8012a6e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8012a72:	3301      	adds	r3, #1
 8012a74:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8012a78:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8012a7c:	2b04      	cmp	r3, #4
 8012a7e:	d80a      	bhi.n	8012a96 <USBH_ParseCfgDesc+0x1a6>
 8012a80:	69fb      	ldr	r3, [r7, #28]
 8012a82:	791b      	ldrb	r3, [r3, #4]
 8012a84:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8012a88:	429a      	cmp	r2, r3
 8012a8a:	d204      	bcs.n	8012a96 <USBH_ParseCfgDesc+0x1a6>
 8012a8c:	6a3b      	ldr	r3, [r7, #32]
 8012a8e:	885a      	ldrh	r2, [r3, #2]
 8012a90:	8afb      	ldrh	r3, [r7, #22]
 8012a92:	429a      	cmp	r2, r3
 8012a94:	d8ac      	bhi.n	80129f0 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8012a96:	69fb      	ldr	r3, [r7, #28]
 8012a98:	791b      	ldrb	r3, [r3, #4]
 8012a9a:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8012a9e:	429a      	cmp	r2, r3
 8012aa0:	d201      	bcs.n	8012aa6 <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 8012aa2:	2303      	movs	r3, #3
 8012aa4:	e01c      	b.n	8012ae0 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 8012aa6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012aaa:	3301      	adds	r3, #1
 8012aac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8012ab0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012ab4:	2b04      	cmp	r3, #4
 8012ab6:	d805      	bhi.n	8012ac4 <USBH_ParseCfgDesc+0x1d4>
 8012ab8:	6a3b      	ldr	r3, [r7, #32]
 8012aba:	885a      	ldrh	r2, [r3, #2]
 8012abc:	8afb      	ldrh	r3, [r7, #22]
 8012abe:	429a      	cmp	r2, r3
 8012ac0:	f63f af70 	bhi.w	80129a4 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8012ac4:	6a3b      	ldr	r3, [r7, #32]
 8012ac6:	791b      	ldrb	r3, [r3, #4]
 8012ac8:	2b05      	cmp	r3, #5
 8012aca:	bf28      	it	cs
 8012acc:	2305      	movcs	r3, #5
 8012ace:	b2db      	uxtb	r3, r3
 8012ad0:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8012ad4:	429a      	cmp	r2, r3
 8012ad6:	d201      	bcs.n	8012adc <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 8012ad8:	2303      	movs	r3, #3
 8012ada:	e001      	b.n	8012ae0 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 8012adc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8012ae0:	4618      	mov	r0, r3
 8012ae2:	3730      	adds	r7, #48	@ 0x30
 8012ae4:	46bd      	mov	sp, r7
 8012ae6:	bd80      	pop	{r7, pc}

08012ae8 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8012ae8:	b480      	push	{r7}
 8012aea:	b083      	sub	sp, #12
 8012aec:	af00      	add	r7, sp, #0
 8012aee:	6078      	str	r0, [r7, #4]
 8012af0:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8012af2:	683b      	ldr	r3, [r7, #0]
 8012af4:	781a      	ldrb	r2, [r3, #0]
 8012af6:	687b      	ldr	r3, [r7, #4]
 8012af8:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 8012afa:	683b      	ldr	r3, [r7, #0]
 8012afc:	785a      	ldrb	r2, [r3, #1]
 8012afe:	687b      	ldr	r3, [r7, #4]
 8012b00:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8012b02:	683b      	ldr	r3, [r7, #0]
 8012b04:	789a      	ldrb	r2, [r3, #2]
 8012b06:	687b      	ldr	r3, [r7, #4]
 8012b08:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8012b0a:	683b      	ldr	r3, [r7, #0]
 8012b0c:	78da      	ldrb	r2, [r3, #3]
 8012b0e:	687b      	ldr	r3, [r7, #4]
 8012b10:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 8012b12:	683b      	ldr	r3, [r7, #0]
 8012b14:	791a      	ldrb	r2, [r3, #4]
 8012b16:	687b      	ldr	r3, [r7, #4]
 8012b18:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8012b1a:	683b      	ldr	r3, [r7, #0]
 8012b1c:	795a      	ldrb	r2, [r3, #5]
 8012b1e:	687b      	ldr	r3, [r7, #4]
 8012b20:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8012b22:	683b      	ldr	r3, [r7, #0]
 8012b24:	799a      	ldrb	r2, [r3, #6]
 8012b26:	687b      	ldr	r3, [r7, #4]
 8012b28:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8012b2a:	683b      	ldr	r3, [r7, #0]
 8012b2c:	79da      	ldrb	r2, [r3, #7]
 8012b2e:	687b      	ldr	r3, [r7, #4]
 8012b30:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8012b32:	683b      	ldr	r3, [r7, #0]
 8012b34:	7a1a      	ldrb	r2, [r3, #8]
 8012b36:	687b      	ldr	r3, [r7, #4]
 8012b38:	721a      	strb	r2, [r3, #8]
}
 8012b3a:	bf00      	nop
 8012b3c:	370c      	adds	r7, #12
 8012b3e:	46bd      	mov	sp, r7
 8012b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b44:	4770      	bx	lr

08012b46 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 8012b46:	b480      	push	{r7}
 8012b48:	b087      	sub	sp, #28
 8012b4a:	af00      	add	r7, sp, #0
 8012b4c:	60f8      	str	r0, [r7, #12]
 8012b4e:	60b9      	str	r1, [r7, #8]
 8012b50:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8012b52:	2300      	movs	r3, #0
 8012b54:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 8012b56:	687b      	ldr	r3, [r7, #4]
 8012b58:	781a      	ldrb	r2, [r3, #0]
 8012b5a:	68bb      	ldr	r3, [r7, #8]
 8012b5c:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8012b5e:	687b      	ldr	r3, [r7, #4]
 8012b60:	785a      	ldrb	r2, [r3, #1]
 8012b62:	68bb      	ldr	r3, [r7, #8]
 8012b64:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 8012b66:	687b      	ldr	r3, [r7, #4]
 8012b68:	789a      	ldrb	r2, [r3, #2]
 8012b6a:	68bb      	ldr	r3, [r7, #8]
 8012b6c:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8012b6e:	687b      	ldr	r3, [r7, #4]
 8012b70:	78da      	ldrb	r2, [r3, #3]
 8012b72:	68bb      	ldr	r3, [r7, #8]
 8012b74:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 8012b76:	687b      	ldr	r3, [r7, #4]
 8012b78:	3304      	adds	r3, #4
 8012b7a:	781b      	ldrb	r3, [r3, #0]
 8012b7c:	461a      	mov	r2, r3
 8012b7e:	687b      	ldr	r3, [r7, #4]
 8012b80:	3305      	adds	r3, #5
 8012b82:	781b      	ldrb	r3, [r3, #0]
 8012b84:	021b      	lsls	r3, r3, #8
 8012b86:	b29b      	uxth	r3, r3
 8012b88:	4313      	orrs	r3, r2
 8012b8a:	b29a      	uxth	r2, r3
 8012b8c:	68bb      	ldr	r3, [r7, #8]
 8012b8e:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8012b90:	687b      	ldr	r3, [r7, #4]
 8012b92:	799a      	ldrb	r2, [r3, #6]
 8012b94:	68bb      	ldr	r3, [r7, #8]
 8012b96:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8012b98:	68bb      	ldr	r3, [r7, #8]
 8012b9a:	889b      	ldrh	r3, [r3, #4]
 8012b9c:	2b00      	cmp	r3, #0
 8012b9e:	d009      	beq.n	8012bb4 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8012ba0:	68bb      	ldr	r3, [r7, #8]
 8012ba2:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8012ba4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8012ba8:	d804      	bhi.n	8012bb4 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8012baa:	68bb      	ldr	r3, [r7, #8]
 8012bac:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8012bae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012bb2:	d901      	bls.n	8012bb8 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8012bb4:	2303      	movs	r3, #3
 8012bb6:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8012bb8:	68fb      	ldr	r3, [r7, #12]
 8012bba:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8012bbe:	2b00      	cmp	r3, #0
 8012bc0:	d136      	bne.n	8012c30 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8012bc2:	68bb      	ldr	r3, [r7, #8]
 8012bc4:	78db      	ldrb	r3, [r3, #3]
 8012bc6:	f003 0303 	and.w	r3, r3, #3
 8012bca:	2b02      	cmp	r3, #2
 8012bcc:	d108      	bne.n	8012be0 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8012bce:	68bb      	ldr	r3, [r7, #8]
 8012bd0:	889b      	ldrh	r3, [r3, #4]
 8012bd2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012bd6:	f240 8097 	bls.w	8012d08 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8012bda:	2303      	movs	r3, #3
 8012bdc:	75fb      	strb	r3, [r7, #23]
 8012bde:	e093      	b.n	8012d08 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8012be0:	68bb      	ldr	r3, [r7, #8]
 8012be2:	78db      	ldrb	r3, [r3, #3]
 8012be4:	f003 0303 	and.w	r3, r3, #3
 8012be8:	2b00      	cmp	r3, #0
 8012bea:	d107      	bne.n	8012bfc <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8012bec:	68bb      	ldr	r3, [r7, #8]
 8012bee:	889b      	ldrh	r3, [r3, #4]
 8012bf0:	2b40      	cmp	r3, #64	@ 0x40
 8012bf2:	f240 8089 	bls.w	8012d08 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8012bf6:	2303      	movs	r3, #3
 8012bf8:	75fb      	strb	r3, [r7, #23]
 8012bfa:	e085      	b.n	8012d08 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8012bfc:	68bb      	ldr	r3, [r7, #8]
 8012bfe:	78db      	ldrb	r3, [r3, #3]
 8012c00:	f003 0303 	and.w	r3, r3, #3
 8012c04:	2b01      	cmp	r3, #1
 8012c06:	d005      	beq.n	8012c14 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8012c08:	68bb      	ldr	r3, [r7, #8]
 8012c0a:	78db      	ldrb	r3, [r3, #3]
 8012c0c:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8012c10:	2b03      	cmp	r3, #3
 8012c12:	d10a      	bne.n	8012c2a <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8012c14:	68bb      	ldr	r3, [r7, #8]
 8012c16:	799b      	ldrb	r3, [r3, #6]
 8012c18:	2b00      	cmp	r3, #0
 8012c1a:	d003      	beq.n	8012c24 <USBH_ParseEPDesc+0xde>
 8012c1c:	68bb      	ldr	r3, [r7, #8]
 8012c1e:	799b      	ldrb	r3, [r3, #6]
 8012c20:	2b10      	cmp	r3, #16
 8012c22:	d970      	bls.n	8012d06 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 8012c24:	2303      	movs	r3, #3
 8012c26:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8012c28:	e06d      	b.n	8012d06 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8012c2a:	2303      	movs	r3, #3
 8012c2c:	75fb      	strb	r3, [r7, #23]
 8012c2e:	e06b      	b.n	8012d08 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8012c30:	68fb      	ldr	r3, [r7, #12]
 8012c32:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8012c36:	2b01      	cmp	r3, #1
 8012c38:	d13c      	bne.n	8012cb4 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8012c3a:	68bb      	ldr	r3, [r7, #8]
 8012c3c:	78db      	ldrb	r3, [r3, #3]
 8012c3e:	f003 0303 	and.w	r3, r3, #3
 8012c42:	2b02      	cmp	r3, #2
 8012c44:	d005      	beq.n	8012c52 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8012c46:	68bb      	ldr	r3, [r7, #8]
 8012c48:	78db      	ldrb	r3, [r3, #3]
 8012c4a:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8012c4e:	2b00      	cmp	r3, #0
 8012c50:	d106      	bne.n	8012c60 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8012c52:	68bb      	ldr	r3, [r7, #8]
 8012c54:	889b      	ldrh	r3, [r3, #4]
 8012c56:	2b40      	cmp	r3, #64	@ 0x40
 8012c58:	d956      	bls.n	8012d08 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8012c5a:	2303      	movs	r3, #3
 8012c5c:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8012c5e:	e053      	b.n	8012d08 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8012c60:	68bb      	ldr	r3, [r7, #8]
 8012c62:	78db      	ldrb	r3, [r3, #3]
 8012c64:	f003 0303 	and.w	r3, r3, #3
 8012c68:	2b01      	cmp	r3, #1
 8012c6a:	d10e      	bne.n	8012c8a <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8012c6c:	68bb      	ldr	r3, [r7, #8]
 8012c6e:	799b      	ldrb	r3, [r3, #6]
 8012c70:	2b00      	cmp	r3, #0
 8012c72:	d007      	beq.n	8012c84 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8012c74:	68bb      	ldr	r3, [r7, #8]
 8012c76:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8012c78:	2b10      	cmp	r3, #16
 8012c7a:	d803      	bhi.n	8012c84 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8012c7c:	68bb      	ldr	r3, [r7, #8]
 8012c7e:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8012c80:	2b40      	cmp	r3, #64	@ 0x40
 8012c82:	d941      	bls.n	8012d08 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8012c84:	2303      	movs	r3, #3
 8012c86:	75fb      	strb	r3, [r7, #23]
 8012c88:	e03e      	b.n	8012d08 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8012c8a:	68bb      	ldr	r3, [r7, #8]
 8012c8c:	78db      	ldrb	r3, [r3, #3]
 8012c8e:	f003 0303 	and.w	r3, r3, #3
 8012c92:	2b03      	cmp	r3, #3
 8012c94:	d10b      	bne.n	8012cae <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8012c96:	68bb      	ldr	r3, [r7, #8]
 8012c98:	799b      	ldrb	r3, [r3, #6]
 8012c9a:	2b00      	cmp	r3, #0
 8012c9c:	d004      	beq.n	8012ca8 <USBH_ParseEPDesc+0x162>
 8012c9e:	68bb      	ldr	r3, [r7, #8]
 8012ca0:	889b      	ldrh	r3, [r3, #4]
 8012ca2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8012ca6:	d32f      	bcc.n	8012d08 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8012ca8:	2303      	movs	r3, #3
 8012caa:	75fb      	strb	r3, [r7, #23]
 8012cac:	e02c      	b.n	8012d08 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8012cae:	2303      	movs	r3, #3
 8012cb0:	75fb      	strb	r3, [r7, #23]
 8012cb2:	e029      	b.n	8012d08 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8012cb4:	68fb      	ldr	r3, [r7, #12]
 8012cb6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8012cba:	2b02      	cmp	r3, #2
 8012cbc:	d120      	bne.n	8012d00 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8012cbe:	68bb      	ldr	r3, [r7, #8]
 8012cc0:	78db      	ldrb	r3, [r3, #3]
 8012cc2:	f003 0303 	and.w	r3, r3, #3
 8012cc6:	2b00      	cmp	r3, #0
 8012cc8:	d106      	bne.n	8012cd8 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8012cca:	68bb      	ldr	r3, [r7, #8]
 8012ccc:	889b      	ldrh	r3, [r3, #4]
 8012cce:	2b08      	cmp	r3, #8
 8012cd0:	d01a      	beq.n	8012d08 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8012cd2:	2303      	movs	r3, #3
 8012cd4:	75fb      	strb	r3, [r7, #23]
 8012cd6:	e017      	b.n	8012d08 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8012cd8:	68bb      	ldr	r3, [r7, #8]
 8012cda:	78db      	ldrb	r3, [r3, #3]
 8012cdc:	f003 0303 	and.w	r3, r3, #3
 8012ce0:	2b03      	cmp	r3, #3
 8012ce2:	d10a      	bne.n	8012cfa <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8012ce4:	68bb      	ldr	r3, [r7, #8]
 8012ce6:	799b      	ldrb	r3, [r3, #6]
 8012ce8:	2b00      	cmp	r3, #0
 8012cea:	d003      	beq.n	8012cf4 <USBH_ParseEPDesc+0x1ae>
 8012cec:	68bb      	ldr	r3, [r7, #8]
 8012cee:	889b      	ldrh	r3, [r3, #4]
 8012cf0:	2b08      	cmp	r3, #8
 8012cf2:	d909      	bls.n	8012d08 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8012cf4:	2303      	movs	r3, #3
 8012cf6:	75fb      	strb	r3, [r7, #23]
 8012cf8:	e006      	b.n	8012d08 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8012cfa:	2303      	movs	r3, #3
 8012cfc:	75fb      	strb	r3, [r7, #23]
 8012cfe:	e003      	b.n	8012d08 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8012d00:	2303      	movs	r3, #3
 8012d02:	75fb      	strb	r3, [r7, #23]
 8012d04:	e000      	b.n	8012d08 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8012d06:	bf00      	nop
  }

  return status;
 8012d08:	7dfb      	ldrb	r3, [r7, #23]
}
 8012d0a:	4618      	mov	r0, r3
 8012d0c:	371c      	adds	r7, #28
 8012d0e:	46bd      	mov	sp, r7
 8012d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d14:	4770      	bx	lr

08012d16 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8012d16:	b480      	push	{r7}
 8012d18:	b087      	sub	sp, #28
 8012d1a:	af00      	add	r7, sp, #0
 8012d1c:	60f8      	str	r0, [r7, #12]
 8012d1e:	60b9      	str	r1, [r7, #8]
 8012d20:	4613      	mov	r3, r2
 8012d22:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8012d24:	68fb      	ldr	r3, [r7, #12]
 8012d26:	3301      	adds	r3, #1
 8012d28:	781b      	ldrb	r3, [r3, #0]
 8012d2a:	2b03      	cmp	r3, #3
 8012d2c:	d120      	bne.n	8012d70 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8012d2e:	68fb      	ldr	r3, [r7, #12]
 8012d30:	781b      	ldrb	r3, [r3, #0]
 8012d32:	1e9a      	subs	r2, r3, #2
 8012d34:	88fb      	ldrh	r3, [r7, #6]
 8012d36:	4293      	cmp	r3, r2
 8012d38:	bf28      	it	cs
 8012d3a:	4613      	movcs	r3, r2
 8012d3c:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8012d3e:	68fb      	ldr	r3, [r7, #12]
 8012d40:	3302      	adds	r3, #2
 8012d42:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8012d44:	2300      	movs	r3, #0
 8012d46:	82fb      	strh	r3, [r7, #22]
 8012d48:	e00b      	b.n	8012d62 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8012d4a:	8afb      	ldrh	r3, [r7, #22]
 8012d4c:	68fa      	ldr	r2, [r7, #12]
 8012d4e:	4413      	add	r3, r2
 8012d50:	781a      	ldrb	r2, [r3, #0]
 8012d52:	68bb      	ldr	r3, [r7, #8]
 8012d54:	701a      	strb	r2, [r3, #0]
      pdest++;
 8012d56:	68bb      	ldr	r3, [r7, #8]
 8012d58:	3301      	adds	r3, #1
 8012d5a:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8012d5c:	8afb      	ldrh	r3, [r7, #22]
 8012d5e:	3302      	adds	r3, #2
 8012d60:	82fb      	strh	r3, [r7, #22]
 8012d62:	8afa      	ldrh	r2, [r7, #22]
 8012d64:	8abb      	ldrh	r3, [r7, #20]
 8012d66:	429a      	cmp	r2, r3
 8012d68:	d3ef      	bcc.n	8012d4a <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8012d6a:	68bb      	ldr	r3, [r7, #8]
 8012d6c:	2200      	movs	r2, #0
 8012d6e:	701a      	strb	r2, [r3, #0]
  }
}
 8012d70:	bf00      	nop
 8012d72:	371c      	adds	r7, #28
 8012d74:	46bd      	mov	sp, r7
 8012d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d7a:	4770      	bx	lr

08012d7c <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8012d7c:	b480      	push	{r7}
 8012d7e:	b085      	sub	sp, #20
 8012d80:	af00      	add	r7, sp, #0
 8012d82:	6078      	str	r0, [r7, #4]
 8012d84:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8012d86:	683b      	ldr	r3, [r7, #0]
 8012d88:	881b      	ldrh	r3, [r3, #0]
 8012d8a:	687a      	ldr	r2, [r7, #4]
 8012d8c:	7812      	ldrb	r2, [r2, #0]
 8012d8e:	4413      	add	r3, r2
 8012d90:	b29a      	uxth	r2, r3
 8012d92:	683b      	ldr	r3, [r7, #0]
 8012d94:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8012d96:	687b      	ldr	r3, [r7, #4]
 8012d98:	781b      	ldrb	r3, [r3, #0]
 8012d9a:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8012d9c:	687b      	ldr	r3, [r7, #4]
 8012d9e:	4413      	add	r3, r2
 8012da0:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8012da2:	68fb      	ldr	r3, [r7, #12]
}
 8012da4:	4618      	mov	r0, r3
 8012da6:	3714      	adds	r7, #20
 8012da8:	46bd      	mov	sp, r7
 8012daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012dae:	4770      	bx	lr

08012db0 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8012db0:	b580      	push	{r7, lr}
 8012db2:	b086      	sub	sp, #24
 8012db4:	af00      	add	r7, sp, #0
 8012db6:	60f8      	str	r0, [r7, #12]
 8012db8:	60b9      	str	r1, [r7, #8]
 8012dba:	4613      	mov	r3, r2
 8012dbc:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8012dbe:	2301      	movs	r3, #1
 8012dc0:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8012dc2:	68fb      	ldr	r3, [r7, #12]
 8012dc4:	789b      	ldrb	r3, [r3, #2]
 8012dc6:	2b01      	cmp	r3, #1
 8012dc8:	d002      	beq.n	8012dd0 <USBH_CtlReq+0x20>
 8012dca:	2b02      	cmp	r3, #2
 8012dcc:	d00f      	beq.n	8012dee <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 8012dce:	e027      	b.n	8012e20 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8012dd0:	68fb      	ldr	r3, [r7, #12]
 8012dd2:	68ba      	ldr	r2, [r7, #8]
 8012dd4:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8012dd6:	68fb      	ldr	r3, [r7, #12]
 8012dd8:	88fa      	ldrh	r2, [r7, #6]
 8012dda:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8012ddc:	68fb      	ldr	r3, [r7, #12]
 8012dde:	2201      	movs	r2, #1
 8012de0:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8012de2:	68fb      	ldr	r3, [r7, #12]
 8012de4:	2202      	movs	r2, #2
 8012de6:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8012de8:	2301      	movs	r3, #1
 8012dea:	75fb      	strb	r3, [r7, #23]
      break;
 8012dec:	e018      	b.n	8012e20 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8012dee:	68f8      	ldr	r0, [r7, #12]
 8012df0:	f000 f81c 	bl	8012e2c <USBH_HandleControl>
 8012df4:	4603      	mov	r3, r0
 8012df6:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8012df8:	7dfb      	ldrb	r3, [r7, #23]
 8012dfa:	2b00      	cmp	r3, #0
 8012dfc:	d002      	beq.n	8012e04 <USBH_CtlReq+0x54>
 8012dfe:	7dfb      	ldrb	r3, [r7, #23]
 8012e00:	2b03      	cmp	r3, #3
 8012e02:	d106      	bne.n	8012e12 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8012e04:	68fb      	ldr	r3, [r7, #12]
 8012e06:	2201      	movs	r2, #1
 8012e08:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8012e0a:	68fb      	ldr	r3, [r7, #12]
 8012e0c:	2200      	movs	r2, #0
 8012e0e:	761a      	strb	r2, [r3, #24]
      break;
 8012e10:	e005      	b.n	8012e1e <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8012e12:	7dfb      	ldrb	r3, [r7, #23]
 8012e14:	2b02      	cmp	r3, #2
 8012e16:	d102      	bne.n	8012e1e <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8012e18:	68fb      	ldr	r3, [r7, #12]
 8012e1a:	2201      	movs	r2, #1
 8012e1c:	709a      	strb	r2, [r3, #2]
      break;
 8012e1e:	bf00      	nop
  }
  return status;
 8012e20:	7dfb      	ldrb	r3, [r7, #23]
}
 8012e22:	4618      	mov	r0, r3
 8012e24:	3718      	adds	r7, #24
 8012e26:	46bd      	mov	sp, r7
 8012e28:	bd80      	pop	{r7, pc}
	...

08012e2c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8012e2c:	b580      	push	{r7, lr}
 8012e2e:	b086      	sub	sp, #24
 8012e30:	af02      	add	r7, sp, #8
 8012e32:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8012e34:	2301      	movs	r3, #1
 8012e36:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8012e38:	2300      	movs	r3, #0
 8012e3a:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8012e3c:	687b      	ldr	r3, [r7, #4]
 8012e3e:	7e1b      	ldrb	r3, [r3, #24]
 8012e40:	3b01      	subs	r3, #1
 8012e42:	2b0a      	cmp	r3, #10
 8012e44:	f200 8157 	bhi.w	80130f6 <USBH_HandleControl+0x2ca>
 8012e48:	a201      	add	r2, pc, #4	@ (adr r2, 8012e50 <USBH_HandleControl+0x24>)
 8012e4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012e4e:	bf00      	nop
 8012e50:	08012e7d 	.word	0x08012e7d
 8012e54:	08012e97 	.word	0x08012e97
 8012e58:	08012f01 	.word	0x08012f01
 8012e5c:	08012f27 	.word	0x08012f27
 8012e60:	08012f61 	.word	0x08012f61
 8012e64:	08012f8b 	.word	0x08012f8b
 8012e68:	08012fdd 	.word	0x08012fdd
 8012e6c:	08012fff 	.word	0x08012fff
 8012e70:	0801303b 	.word	0x0801303b
 8012e74:	08013061 	.word	0x08013061
 8012e78:	0801309f 	.word	0x0801309f
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8012e7c:	687b      	ldr	r3, [r7, #4]
 8012e7e:	f103 0110 	add.w	r1, r3, #16
 8012e82:	687b      	ldr	r3, [r7, #4]
 8012e84:	795b      	ldrb	r3, [r3, #5]
 8012e86:	461a      	mov	r2, r3
 8012e88:	6878      	ldr	r0, [r7, #4]
 8012e8a:	f000 f945 	bl	8013118 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8012e8e:	687b      	ldr	r3, [r7, #4]
 8012e90:	2202      	movs	r2, #2
 8012e92:	761a      	strb	r2, [r3, #24]
      break;
 8012e94:	e13a      	b.n	801310c <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8012e96:	687b      	ldr	r3, [r7, #4]
 8012e98:	795b      	ldrb	r3, [r3, #5]
 8012e9a:	4619      	mov	r1, r3
 8012e9c:	6878      	ldr	r0, [r7, #4]
 8012e9e:	f003 f993 	bl	80161c8 <USBH_LL_GetURBState>
 8012ea2:	4603      	mov	r3, r0
 8012ea4:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8012ea6:	7bbb      	ldrb	r3, [r7, #14]
 8012ea8:	2b01      	cmp	r3, #1
 8012eaa:	d11e      	bne.n	8012eea <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8012eac:	687b      	ldr	r3, [r7, #4]
 8012eae:	7c1b      	ldrb	r3, [r3, #16]
 8012eb0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8012eb4:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8012eb6:	687b      	ldr	r3, [r7, #4]
 8012eb8:	8adb      	ldrh	r3, [r3, #22]
 8012eba:	2b00      	cmp	r3, #0
 8012ebc:	d00a      	beq.n	8012ed4 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8012ebe:	7b7b      	ldrb	r3, [r7, #13]
 8012ec0:	2b80      	cmp	r3, #128	@ 0x80
 8012ec2:	d103      	bne.n	8012ecc <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8012ec4:	687b      	ldr	r3, [r7, #4]
 8012ec6:	2203      	movs	r2, #3
 8012ec8:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8012eca:	e116      	b.n	80130fa <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 8012ecc:	687b      	ldr	r3, [r7, #4]
 8012ece:	2205      	movs	r2, #5
 8012ed0:	761a      	strb	r2, [r3, #24]
      break;
 8012ed2:	e112      	b.n	80130fa <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 8012ed4:	7b7b      	ldrb	r3, [r7, #13]
 8012ed6:	2b80      	cmp	r3, #128	@ 0x80
 8012ed8:	d103      	bne.n	8012ee2 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8012eda:	687b      	ldr	r3, [r7, #4]
 8012edc:	2209      	movs	r2, #9
 8012ede:	761a      	strb	r2, [r3, #24]
      break;
 8012ee0:	e10b      	b.n	80130fa <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 8012ee2:	687b      	ldr	r3, [r7, #4]
 8012ee4:	2207      	movs	r2, #7
 8012ee6:	761a      	strb	r2, [r3, #24]
      break;
 8012ee8:	e107      	b.n	80130fa <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8012eea:	7bbb      	ldrb	r3, [r7, #14]
 8012eec:	2b04      	cmp	r3, #4
 8012eee:	d003      	beq.n	8012ef8 <USBH_HandleControl+0xcc>
 8012ef0:	7bbb      	ldrb	r3, [r7, #14]
 8012ef2:	2b02      	cmp	r3, #2
 8012ef4:	f040 8101 	bne.w	80130fa <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 8012ef8:	687b      	ldr	r3, [r7, #4]
 8012efa:	220b      	movs	r2, #11
 8012efc:	761a      	strb	r2, [r3, #24]
      break;
 8012efe:	e0fc      	b.n	80130fa <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8012f00:	687b      	ldr	r3, [r7, #4]
 8012f02:	f8d3 349c 	ldr.w	r3, [r3, #1180]	@ 0x49c
 8012f06:	b29a      	uxth	r2, r3
 8012f08:	687b      	ldr	r3, [r7, #4]
 8012f0a:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8012f0c:	687b      	ldr	r3, [r7, #4]
 8012f0e:	6899      	ldr	r1, [r3, #8]
 8012f10:	687b      	ldr	r3, [r7, #4]
 8012f12:	899a      	ldrh	r2, [r3, #12]
 8012f14:	687b      	ldr	r3, [r7, #4]
 8012f16:	791b      	ldrb	r3, [r3, #4]
 8012f18:	6878      	ldr	r0, [r7, #4]
 8012f1a:	f000 f93c 	bl	8013196 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8012f1e:	687b      	ldr	r3, [r7, #4]
 8012f20:	2204      	movs	r2, #4
 8012f22:	761a      	strb	r2, [r3, #24]
      break;
 8012f24:	e0f2      	b.n	801310c <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8012f26:	687b      	ldr	r3, [r7, #4]
 8012f28:	791b      	ldrb	r3, [r3, #4]
 8012f2a:	4619      	mov	r1, r3
 8012f2c:	6878      	ldr	r0, [r7, #4]
 8012f2e:	f003 f94b 	bl	80161c8 <USBH_LL_GetURBState>
 8012f32:	4603      	mov	r3, r0
 8012f34:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8012f36:	7bbb      	ldrb	r3, [r7, #14]
 8012f38:	2b01      	cmp	r3, #1
 8012f3a:	d103      	bne.n	8012f44 <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8012f3c:	687b      	ldr	r3, [r7, #4]
 8012f3e:	2209      	movs	r2, #9
 8012f40:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8012f42:	e0dc      	b.n	80130fe <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 8012f44:	7bbb      	ldrb	r3, [r7, #14]
 8012f46:	2b05      	cmp	r3, #5
 8012f48:	d102      	bne.n	8012f50 <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 8012f4a:	2303      	movs	r3, #3
 8012f4c:	73fb      	strb	r3, [r7, #15]
      break;
 8012f4e:	e0d6      	b.n	80130fe <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 8012f50:	7bbb      	ldrb	r3, [r7, #14]
 8012f52:	2b04      	cmp	r3, #4
 8012f54:	f040 80d3 	bne.w	80130fe <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 8012f58:	687b      	ldr	r3, [r7, #4]
 8012f5a:	220b      	movs	r2, #11
 8012f5c:	761a      	strb	r2, [r3, #24]
      break;
 8012f5e:	e0ce      	b.n	80130fe <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8012f60:	687b      	ldr	r3, [r7, #4]
 8012f62:	6899      	ldr	r1, [r3, #8]
 8012f64:	687b      	ldr	r3, [r7, #4]
 8012f66:	899a      	ldrh	r2, [r3, #12]
 8012f68:	687b      	ldr	r3, [r7, #4]
 8012f6a:	795b      	ldrb	r3, [r3, #5]
 8012f6c:	2001      	movs	r0, #1
 8012f6e:	9000      	str	r0, [sp, #0]
 8012f70:	6878      	ldr	r0, [r7, #4]
 8012f72:	f000 f8eb 	bl	801314c <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8012f76:	687b      	ldr	r3, [r7, #4]
 8012f78:	f8d3 349c 	ldr.w	r3, [r3, #1180]	@ 0x49c
 8012f7c:	b29a      	uxth	r2, r3
 8012f7e:	687b      	ldr	r3, [r7, #4]
 8012f80:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8012f82:	687b      	ldr	r3, [r7, #4]
 8012f84:	2206      	movs	r2, #6
 8012f86:	761a      	strb	r2, [r3, #24]
      break;
 8012f88:	e0c0      	b.n	801310c <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8012f8a:	687b      	ldr	r3, [r7, #4]
 8012f8c:	795b      	ldrb	r3, [r3, #5]
 8012f8e:	4619      	mov	r1, r3
 8012f90:	6878      	ldr	r0, [r7, #4]
 8012f92:	f003 f919 	bl	80161c8 <USBH_LL_GetURBState>
 8012f96:	4603      	mov	r3, r0
 8012f98:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8012f9a:	7bbb      	ldrb	r3, [r7, #14]
 8012f9c:	2b01      	cmp	r3, #1
 8012f9e:	d103      	bne.n	8012fa8 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8012fa0:	687b      	ldr	r3, [r7, #4]
 8012fa2:	2207      	movs	r2, #7
 8012fa4:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8012fa6:	e0ac      	b.n	8013102 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 8012fa8:	7bbb      	ldrb	r3, [r7, #14]
 8012faa:	2b05      	cmp	r3, #5
 8012fac:	d105      	bne.n	8012fba <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 8012fae:	687b      	ldr	r3, [r7, #4]
 8012fb0:	220c      	movs	r2, #12
 8012fb2:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8012fb4:	2303      	movs	r3, #3
 8012fb6:	73fb      	strb	r3, [r7, #15]
      break;
 8012fb8:	e0a3      	b.n	8013102 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 8012fba:	7bbb      	ldrb	r3, [r7, #14]
 8012fbc:	2b02      	cmp	r3, #2
 8012fbe:	d103      	bne.n	8012fc8 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 8012fc0:	687b      	ldr	r3, [r7, #4]
 8012fc2:	2205      	movs	r2, #5
 8012fc4:	761a      	strb	r2, [r3, #24]
      break;
 8012fc6:	e09c      	b.n	8013102 <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 8012fc8:	7bbb      	ldrb	r3, [r7, #14]
 8012fca:	2b04      	cmp	r3, #4
 8012fcc:	f040 8099 	bne.w	8013102 <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 8012fd0:	687b      	ldr	r3, [r7, #4]
 8012fd2:	220b      	movs	r2, #11
 8012fd4:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8012fd6:	2302      	movs	r3, #2
 8012fd8:	73fb      	strb	r3, [r7, #15]
      break;
 8012fda:	e092      	b.n	8013102 <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8012fdc:	687b      	ldr	r3, [r7, #4]
 8012fde:	791b      	ldrb	r3, [r3, #4]
 8012fe0:	2200      	movs	r2, #0
 8012fe2:	2100      	movs	r1, #0
 8012fe4:	6878      	ldr	r0, [r7, #4]
 8012fe6:	f000 f8d6 	bl	8013196 <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 8012fea:	687b      	ldr	r3, [r7, #4]
 8012fec:	f8d3 349c 	ldr.w	r3, [r3, #1180]	@ 0x49c
 8012ff0:	b29a      	uxth	r2, r3
 8012ff2:	687b      	ldr	r3, [r7, #4]
 8012ff4:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8012ff6:	687b      	ldr	r3, [r7, #4]
 8012ff8:	2208      	movs	r2, #8
 8012ffa:	761a      	strb	r2, [r3, #24]

      break;
 8012ffc:	e086      	b.n	801310c <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8012ffe:	687b      	ldr	r3, [r7, #4]
 8013000:	791b      	ldrb	r3, [r3, #4]
 8013002:	4619      	mov	r1, r3
 8013004:	6878      	ldr	r0, [r7, #4]
 8013006:	f003 f8df 	bl	80161c8 <USBH_LL_GetURBState>
 801300a:	4603      	mov	r3, r0
 801300c:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 801300e:	7bbb      	ldrb	r3, [r7, #14]
 8013010:	2b01      	cmp	r3, #1
 8013012:	d105      	bne.n	8013020 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8013014:	687b      	ldr	r3, [r7, #4]
 8013016:	220d      	movs	r2, #13
 8013018:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 801301a:	2300      	movs	r3, #0
 801301c:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 801301e:	e072      	b.n	8013106 <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 8013020:	7bbb      	ldrb	r3, [r7, #14]
 8013022:	2b04      	cmp	r3, #4
 8013024:	d103      	bne.n	801302e <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 8013026:	687b      	ldr	r3, [r7, #4]
 8013028:	220b      	movs	r2, #11
 801302a:	761a      	strb	r2, [r3, #24]
      break;
 801302c:	e06b      	b.n	8013106 <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 801302e:	7bbb      	ldrb	r3, [r7, #14]
 8013030:	2b05      	cmp	r3, #5
 8013032:	d168      	bne.n	8013106 <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 8013034:	2303      	movs	r3, #3
 8013036:	73fb      	strb	r3, [r7, #15]
      break;
 8013038:	e065      	b.n	8013106 <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 801303a:	687b      	ldr	r3, [r7, #4]
 801303c:	795b      	ldrb	r3, [r3, #5]
 801303e:	2201      	movs	r2, #1
 8013040:	9200      	str	r2, [sp, #0]
 8013042:	2200      	movs	r2, #0
 8013044:	2100      	movs	r1, #0
 8013046:	6878      	ldr	r0, [r7, #4]
 8013048:	f000 f880 	bl	801314c <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 801304c:	687b      	ldr	r3, [r7, #4]
 801304e:	f8d3 349c 	ldr.w	r3, [r3, #1180]	@ 0x49c
 8013052:	b29a      	uxth	r2, r3
 8013054:	687b      	ldr	r3, [r7, #4]
 8013056:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8013058:	687b      	ldr	r3, [r7, #4]
 801305a:	220a      	movs	r2, #10
 801305c:	761a      	strb	r2, [r3, #24]
      break;
 801305e:	e055      	b.n	801310c <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8013060:	687b      	ldr	r3, [r7, #4]
 8013062:	795b      	ldrb	r3, [r3, #5]
 8013064:	4619      	mov	r1, r3
 8013066:	6878      	ldr	r0, [r7, #4]
 8013068:	f003 f8ae 	bl	80161c8 <USBH_LL_GetURBState>
 801306c:	4603      	mov	r3, r0
 801306e:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8013070:	7bbb      	ldrb	r3, [r7, #14]
 8013072:	2b01      	cmp	r3, #1
 8013074:	d105      	bne.n	8013082 <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 8013076:	2300      	movs	r3, #0
 8013078:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 801307a:	687b      	ldr	r3, [r7, #4]
 801307c:	220d      	movs	r2, #13
 801307e:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8013080:	e043      	b.n	801310a <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 8013082:	7bbb      	ldrb	r3, [r7, #14]
 8013084:	2b02      	cmp	r3, #2
 8013086:	d103      	bne.n	8013090 <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 8013088:	687b      	ldr	r3, [r7, #4]
 801308a:	2209      	movs	r2, #9
 801308c:	761a      	strb	r2, [r3, #24]
      break;
 801308e:	e03c      	b.n	801310a <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 8013090:	7bbb      	ldrb	r3, [r7, #14]
 8013092:	2b04      	cmp	r3, #4
 8013094:	d139      	bne.n	801310a <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 8013096:	687b      	ldr	r3, [r7, #4]
 8013098:	220b      	movs	r2, #11
 801309a:	761a      	strb	r2, [r3, #24]
      break;
 801309c:	e035      	b.n	801310a <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 801309e:	687b      	ldr	r3, [r7, #4]
 80130a0:	7e5b      	ldrb	r3, [r3, #25]
 80130a2:	3301      	adds	r3, #1
 80130a4:	b2da      	uxtb	r2, r3
 80130a6:	687b      	ldr	r3, [r7, #4]
 80130a8:	765a      	strb	r2, [r3, #25]
 80130aa:	687b      	ldr	r3, [r7, #4]
 80130ac:	7e5b      	ldrb	r3, [r3, #25]
 80130ae:	2b02      	cmp	r3, #2
 80130b0:	d806      	bhi.n	80130c0 <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 80130b2:	687b      	ldr	r3, [r7, #4]
 80130b4:	2201      	movs	r2, #1
 80130b6:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 80130b8:	687b      	ldr	r3, [r7, #4]
 80130ba:	2201      	movs	r2, #1
 80130bc:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 80130be:	e025      	b.n	801310c <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 80130c0:	687b      	ldr	r3, [r7, #4]
 80130c2:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 80130c6:	2106      	movs	r1, #6
 80130c8:	6878      	ldr	r0, [r7, #4]
 80130ca:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 80130cc:	687b      	ldr	r3, [r7, #4]
 80130ce:	2200      	movs	r2, #0
 80130d0:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80130d2:	687b      	ldr	r3, [r7, #4]
 80130d4:	795b      	ldrb	r3, [r3, #5]
 80130d6:	4619      	mov	r1, r3
 80130d8:	6878      	ldr	r0, [r7, #4]
 80130da:	f000 f90e 	bl	80132fa <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80130de:	687b      	ldr	r3, [r7, #4]
 80130e0:	791b      	ldrb	r3, [r3, #4]
 80130e2:	4619      	mov	r1, r3
 80130e4:	6878      	ldr	r0, [r7, #4]
 80130e6:	f000 f908 	bl	80132fa <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 80130ea:	687b      	ldr	r3, [r7, #4]
 80130ec:	2200      	movs	r2, #0
 80130ee:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 80130f0:	2302      	movs	r3, #2
 80130f2:	73fb      	strb	r3, [r7, #15]
      break;
 80130f4:	e00a      	b.n	801310c <USBH_HandleControl+0x2e0>

    default:
      break;
 80130f6:	bf00      	nop
 80130f8:	e008      	b.n	801310c <USBH_HandleControl+0x2e0>
      break;
 80130fa:	bf00      	nop
 80130fc:	e006      	b.n	801310c <USBH_HandleControl+0x2e0>
      break;
 80130fe:	bf00      	nop
 8013100:	e004      	b.n	801310c <USBH_HandleControl+0x2e0>
      break;
 8013102:	bf00      	nop
 8013104:	e002      	b.n	801310c <USBH_HandleControl+0x2e0>
      break;
 8013106:	bf00      	nop
 8013108:	e000      	b.n	801310c <USBH_HandleControl+0x2e0>
      break;
 801310a:	bf00      	nop
  }

  return status;
 801310c:	7bfb      	ldrb	r3, [r7, #15]
}
 801310e:	4618      	mov	r0, r3
 8013110:	3710      	adds	r7, #16
 8013112:	46bd      	mov	sp, r7
 8013114:	bd80      	pop	{r7, pc}
 8013116:	bf00      	nop

08013118 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8013118:	b580      	push	{r7, lr}
 801311a:	b088      	sub	sp, #32
 801311c:	af04      	add	r7, sp, #16
 801311e:	60f8      	str	r0, [r7, #12]
 8013120:	60b9      	str	r1, [r7, #8]
 8013122:	4613      	mov	r3, r2
 8013124:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8013126:	79f9      	ldrb	r1, [r7, #7]
 8013128:	2300      	movs	r3, #0
 801312a:	9303      	str	r3, [sp, #12]
 801312c:	2308      	movs	r3, #8
 801312e:	9302      	str	r3, [sp, #8]
 8013130:	68bb      	ldr	r3, [r7, #8]
 8013132:	9301      	str	r3, [sp, #4]
 8013134:	2300      	movs	r3, #0
 8013136:	9300      	str	r3, [sp, #0]
 8013138:	2300      	movs	r3, #0
 801313a:	2200      	movs	r2, #0
 801313c:	68f8      	ldr	r0, [r7, #12]
 801313e:	f003 f812 	bl	8016166 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8013142:	2300      	movs	r3, #0
}
 8013144:	4618      	mov	r0, r3
 8013146:	3710      	adds	r7, #16
 8013148:	46bd      	mov	sp, r7
 801314a:	bd80      	pop	{r7, pc}

0801314c <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 801314c:	b580      	push	{r7, lr}
 801314e:	b088      	sub	sp, #32
 8013150:	af04      	add	r7, sp, #16
 8013152:	60f8      	str	r0, [r7, #12]
 8013154:	60b9      	str	r1, [r7, #8]
 8013156:	4611      	mov	r1, r2
 8013158:	461a      	mov	r2, r3
 801315a:	460b      	mov	r3, r1
 801315c:	80fb      	strh	r3, [r7, #6]
 801315e:	4613      	mov	r3, r2
 8013160:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8013162:	68fb      	ldr	r3, [r7, #12]
 8013164:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8013168:	2b00      	cmp	r3, #0
 801316a:	d001      	beq.n	8013170 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 801316c:	2300      	movs	r3, #0
 801316e:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8013170:	7979      	ldrb	r1, [r7, #5]
 8013172:	7e3b      	ldrb	r3, [r7, #24]
 8013174:	9303      	str	r3, [sp, #12]
 8013176:	88fb      	ldrh	r3, [r7, #6]
 8013178:	9302      	str	r3, [sp, #8]
 801317a:	68bb      	ldr	r3, [r7, #8]
 801317c:	9301      	str	r3, [sp, #4]
 801317e:	2301      	movs	r3, #1
 8013180:	9300      	str	r3, [sp, #0]
 8013182:	2300      	movs	r3, #0
 8013184:	2200      	movs	r2, #0
 8013186:	68f8      	ldr	r0, [r7, #12]
 8013188:	f002 ffed 	bl	8016166 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 801318c:	2300      	movs	r3, #0
}
 801318e:	4618      	mov	r0, r3
 8013190:	3710      	adds	r7, #16
 8013192:	46bd      	mov	sp, r7
 8013194:	bd80      	pop	{r7, pc}

08013196 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8013196:	b580      	push	{r7, lr}
 8013198:	b088      	sub	sp, #32
 801319a:	af04      	add	r7, sp, #16
 801319c:	60f8      	str	r0, [r7, #12]
 801319e:	60b9      	str	r1, [r7, #8]
 80131a0:	4611      	mov	r1, r2
 80131a2:	461a      	mov	r2, r3
 80131a4:	460b      	mov	r3, r1
 80131a6:	80fb      	strh	r3, [r7, #6]
 80131a8:	4613      	mov	r3, r2
 80131aa:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80131ac:	7979      	ldrb	r1, [r7, #5]
 80131ae:	2300      	movs	r3, #0
 80131b0:	9303      	str	r3, [sp, #12]
 80131b2:	88fb      	ldrh	r3, [r7, #6]
 80131b4:	9302      	str	r3, [sp, #8]
 80131b6:	68bb      	ldr	r3, [r7, #8]
 80131b8:	9301      	str	r3, [sp, #4]
 80131ba:	2301      	movs	r3, #1
 80131bc:	9300      	str	r3, [sp, #0]
 80131be:	2300      	movs	r3, #0
 80131c0:	2201      	movs	r2, #1
 80131c2:	68f8      	ldr	r0, [r7, #12]
 80131c4:	f002 ffcf 	bl	8016166 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 80131c8:	2300      	movs	r3, #0

}
 80131ca:	4618      	mov	r0, r3
 80131cc:	3710      	adds	r7, #16
 80131ce:	46bd      	mov	sp, r7
 80131d0:	bd80      	pop	{r7, pc}

080131d2 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 80131d2:	b580      	push	{r7, lr}
 80131d4:	b088      	sub	sp, #32
 80131d6:	af04      	add	r7, sp, #16
 80131d8:	60f8      	str	r0, [r7, #12]
 80131da:	60b9      	str	r1, [r7, #8]
 80131dc:	4611      	mov	r1, r2
 80131de:	461a      	mov	r2, r3
 80131e0:	460b      	mov	r3, r1
 80131e2:	80fb      	strh	r3, [r7, #6]
 80131e4:	4613      	mov	r3, r2
 80131e6:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80131e8:	68fb      	ldr	r3, [r7, #12]
 80131ea:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80131ee:	2b00      	cmp	r3, #0
 80131f0:	d001      	beq.n	80131f6 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 80131f2:	2300      	movs	r3, #0
 80131f4:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80131f6:	7979      	ldrb	r1, [r7, #5]
 80131f8:	7e3b      	ldrb	r3, [r7, #24]
 80131fa:	9303      	str	r3, [sp, #12]
 80131fc:	88fb      	ldrh	r3, [r7, #6]
 80131fe:	9302      	str	r3, [sp, #8]
 8013200:	68bb      	ldr	r3, [r7, #8]
 8013202:	9301      	str	r3, [sp, #4]
 8013204:	2301      	movs	r3, #1
 8013206:	9300      	str	r3, [sp, #0]
 8013208:	2302      	movs	r3, #2
 801320a:	2200      	movs	r2, #0
 801320c:	68f8      	ldr	r0, [r7, #12]
 801320e:	f002 ffaa 	bl	8016166 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8013212:	2300      	movs	r3, #0
}
 8013214:	4618      	mov	r0, r3
 8013216:	3710      	adds	r7, #16
 8013218:	46bd      	mov	sp, r7
 801321a:	bd80      	pop	{r7, pc}

0801321c <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 801321c:	b580      	push	{r7, lr}
 801321e:	b088      	sub	sp, #32
 8013220:	af04      	add	r7, sp, #16
 8013222:	60f8      	str	r0, [r7, #12]
 8013224:	60b9      	str	r1, [r7, #8]
 8013226:	4611      	mov	r1, r2
 8013228:	461a      	mov	r2, r3
 801322a:	460b      	mov	r3, r1
 801322c:	80fb      	strh	r3, [r7, #6]
 801322e:	4613      	mov	r3, r2
 8013230:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8013232:	7979      	ldrb	r1, [r7, #5]
 8013234:	2300      	movs	r3, #0
 8013236:	9303      	str	r3, [sp, #12]
 8013238:	88fb      	ldrh	r3, [r7, #6]
 801323a:	9302      	str	r3, [sp, #8]
 801323c:	68bb      	ldr	r3, [r7, #8]
 801323e:	9301      	str	r3, [sp, #4]
 8013240:	2301      	movs	r3, #1
 8013242:	9300      	str	r3, [sp, #0]
 8013244:	2302      	movs	r3, #2
 8013246:	2201      	movs	r2, #1
 8013248:	68f8      	ldr	r0, [r7, #12]
 801324a:	f002 ff8c 	bl	8016166 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 801324e:	2300      	movs	r3, #0
}
 8013250:	4618      	mov	r0, r3
 8013252:	3710      	adds	r7, #16
 8013254:	46bd      	mov	sp, r7
 8013256:	bd80      	pop	{r7, pc}

08013258 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8013258:	b580      	push	{r7, lr}
 801325a:	b086      	sub	sp, #24
 801325c:	af04      	add	r7, sp, #16
 801325e:	6078      	str	r0, [r7, #4]
 8013260:	4608      	mov	r0, r1
 8013262:	4611      	mov	r1, r2
 8013264:	461a      	mov	r2, r3
 8013266:	4603      	mov	r3, r0
 8013268:	70fb      	strb	r3, [r7, #3]
 801326a:	460b      	mov	r3, r1
 801326c:	70bb      	strb	r3, [r7, #2]
 801326e:	4613      	mov	r3, r2
 8013270:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8013272:	7878      	ldrb	r0, [r7, #1]
 8013274:	78ba      	ldrb	r2, [r7, #2]
 8013276:	78f9      	ldrb	r1, [r7, #3]
 8013278:	8b3b      	ldrh	r3, [r7, #24]
 801327a:	9302      	str	r3, [sp, #8]
 801327c:	7d3b      	ldrb	r3, [r7, #20]
 801327e:	9301      	str	r3, [sp, #4]
 8013280:	7c3b      	ldrb	r3, [r7, #16]
 8013282:	9300      	str	r3, [sp, #0]
 8013284:	4603      	mov	r3, r0
 8013286:	6878      	ldr	r0, [r7, #4]
 8013288:	f002 ff1f 	bl	80160ca <USBH_LL_OpenPipe>

  return USBH_OK;
 801328c:	2300      	movs	r3, #0
}
 801328e:	4618      	mov	r0, r3
 8013290:	3708      	adds	r7, #8
 8013292:	46bd      	mov	sp, r7
 8013294:	bd80      	pop	{r7, pc}

08013296 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8013296:	b580      	push	{r7, lr}
 8013298:	b082      	sub	sp, #8
 801329a:	af00      	add	r7, sp, #0
 801329c:	6078      	str	r0, [r7, #4]
 801329e:	460b      	mov	r3, r1
 80132a0:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 80132a2:	78fb      	ldrb	r3, [r7, #3]
 80132a4:	4619      	mov	r1, r3
 80132a6:	6878      	ldr	r0, [r7, #4]
 80132a8:	f002 ff3e 	bl	8016128 <USBH_LL_ClosePipe>

  return USBH_OK;
 80132ac:	2300      	movs	r3, #0
}
 80132ae:	4618      	mov	r0, r3
 80132b0:	3708      	adds	r7, #8
 80132b2:	46bd      	mov	sp, r7
 80132b4:	bd80      	pop	{r7, pc}

080132b6 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 80132b6:	b580      	push	{r7, lr}
 80132b8:	b084      	sub	sp, #16
 80132ba:	af00      	add	r7, sp, #0
 80132bc:	6078      	str	r0, [r7, #4]
 80132be:	460b      	mov	r3, r1
 80132c0:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 80132c2:	6878      	ldr	r0, [r7, #4]
 80132c4:	f000 f839 	bl	801333a <USBH_GetFreePipe>
 80132c8:	4603      	mov	r3, r0
 80132ca:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 80132cc:	89fb      	ldrh	r3, [r7, #14]
 80132ce:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80132d2:	4293      	cmp	r3, r2
 80132d4:	d00b      	beq.n	80132ee <USBH_AllocPipe+0x38>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 80132d6:	78fa      	ldrb	r2, [r7, #3]
 80132d8:	89fb      	ldrh	r3, [r7, #14]
 80132da:	f003 030f 	and.w	r3, r3, #15
 80132de:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80132e2:	6879      	ldr	r1, [r7, #4]
 80132e4:	f503 738b 	add.w	r3, r3, #278	@ 0x116
 80132e8:	009b      	lsls	r3, r3, #2
 80132ea:	440b      	add	r3, r1
 80132ec:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 80132ee:	89fb      	ldrh	r3, [r7, #14]
 80132f0:	b2db      	uxtb	r3, r3
}
 80132f2:	4618      	mov	r0, r3
 80132f4:	3710      	adds	r7, #16
 80132f6:	46bd      	mov	sp, r7
 80132f8:	bd80      	pop	{r7, pc}

080132fa <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 80132fa:	b480      	push	{r7}
 80132fc:	b083      	sub	sp, #12
 80132fe:	af00      	add	r7, sp, #0
 8013300:	6078      	str	r0, [r7, #4]
 8013302:	460b      	mov	r3, r1
 8013304:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8013306:	78fb      	ldrb	r3, [r7, #3]
 8013308:	2b0f      	cmp	r3, #15
 801330a:	d80f      	bhi.n	801332c <USBH_FreePipe+0x32>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 801330c:	78fb      	ldrb	r3, [r7, #3]
 801330e:	687a      	ldr	r2, [r7, #4]
 8013310:	f503 738b 	add.w	r3, r3, #278	@ 0x116
 8013314:	009b      	lsls	r3, r3, #2
 8013316:	4413      	add	r3, r2
 8013318:	685a      	ldr	r2, [r3, #4]
 801331a:	78fb      	ldrb	r3, [r7, #3]
 801331c:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8013320:	6879      	ldr	r1, [r7, #4]
 8013322:	f503 738b 	add.w	r3, r3, #278	@ 0x116
 8013326:	009b      	lsls	r3, r3, #2
 8013328:	440b      	add	r3, r1
 801332a:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 801332c:	2300      	movs	r3, #0
}
 801332e:	4618      	mov	r0, r3
 8013330:	370c      	adds	r7, #12
 8013332:	46bd      	mov	sp, r7
 8013334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013338:	4770      	bx	lr

0801333a <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 801333a:	b480      	push	{r7}
 801333c:	b085      	sub	sp, #20
 801333e:	af00      	add	r7, sp, #0
 8013340:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8013342:	2300      	movs	r3, #0
 8013344:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8013346:	2300      	movs	r3, #0
 8013348:	73fb      	strb	r3, [r7, #15]
 801334a:	e010      	b.n	801336e <USBH_GetFreePipe+0x34>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 801334c:	7bfb      	ldrb	r3, [r7, #15]
 801334e:	687a      	ldr	r2, [r7, #4]
 8013350:	f503 738b 	add.w	r3, r3, #278	@ 0x116
 8013354:	009b      	lsls	r3, r3, #2
 8013356:	4413      	add	r3, r2
 8013358:	685b      	ldr	r3, [r3, #4]
 801335a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801335e:	2b00      	cmp	r3, #0
 8013360:	d102      	bne.n	8013368 <USBH_GetFreePipe+0x2e>
    {
      return (uint16_t)idx;
 8013362:	7bfb      	ldrb	r3, [r7, #15]
 8013364:	b29b      	uxth	r3, r3
 8013366:	e007      	b.n	8013378 <USBH_GetFreePipe+0x3e>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8013368:	7bfb      	ldrb	r3, [r7, #15]
 801336a:	3301      	adds	r3, #1
 801336c:	73fb      	strb	r3, [r7, #15]
 801336e:	7bfb      	ldrb	r3, [r7, #15]
 8013370:	2b0f      	cmp	r3, #15
 8013372:	d9eb      	bls.n	801334c <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8013374:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8013378:	4618      	mov	r0, r3
 801337a:	3714      	adds	r7, #20
 801337c:	46bd      	mov	sp, r7
 801337e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013382:	4770      	bx	lr

08013384 <AudioIn_Init>:
static volatile uint32_t audio_in_latest_half = 0;
static volatile bool audio_in_has_block = false;
static SAI_HandleTypeDef *audio_in_sai = NULL;

void AudioIn_Init(SAI_HandleTypeDef *hsai)
{
 8013384:	b580      	push	{r7, lr}
 8013386:	b082      	sub	sp, #8
 8013388:	af00      	add	r7, sp, #0
 801338a:	6078      	str	r0, [r7, #4]
  audio_in_sai = hsai;
 801338c:	4a0c      	ldr	r2, [pc, #48]	@ (80133c0 <AudioIn_Init+0x3c>)
 801338e:	687b      	ldr	r3, [r7, #4]
 8013390:	6013      	str	r3, [r2, #0]
  audio_in_half_events = 0;
 8013392:	4b0c      	ldr	r3, [pc, #48]	@ (80133c4 <AudioIn_Init+0x40>)
 8013394:	2200      	movs	r2, #0
 8013396:	601a      	str	r2, [r3, #0]
  audio_in_full_events = 0;
 8013398:	4b0b      	ldr	r3, [pc, #44]	@ (80133c8 <AudioIn_Init+0x44>)
 801339a:	2200      	movs	r2, #0
 801339c:	601a      	str	r2, [r3, #0]
  audio_in_latest_half = 0;
 801339e:	4b0b      	ldr	r3, [pc, #44]	@ (80133cc <AudioIn_Init+0x48>)
 80133a0:	2200      	movs	r2, #0
 80133a2:	601a      	str	r2, [r3, #0]
  audio_in_has_block = false;
 80133a4:	4b0a      	ldr	r3, [pc, #40]	@ (80133d0 <AudioIn_Init+0x4c>)
 80133a6:	2200      	movs	r2, #0
 80133a8:	701a      	strb	r2, [r3, #0]
  memset(audio_in_buffer, 0, sizeof(audio_in_buffer));
 80133aa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80133ae:	2100      	movs	r1, #0
 80133b0:	4808      	ldr	r0, [pc, #32]	@ (80133d4 <AudioIn_Init+0x50>)
 80133b2:	f003 fbdf 	bl	8016b74 <memset>
}
 80133b6:	bf00      	nop
 80133b8:	3708      	adds	r7, #8
 80133ba:	46bd      	mov	sp, r7
 80133bc:	bd80      	pop	{r7, pc}
 80133be:	bf00      	nop
 80133c0:	240041c8 	.word	0x240041c8
 80133c4:	240041b8 	.word	0x240041b8
 80133c8:	240041bc 	.word	0x240041bc
 80133cc:	240041c0 	.word	0x240041c0
 80133d0:	240041c4 	.word	0x240041c4
 80133d4:	240001b8 	.word	0x240001b8

080133d8 <AudioIn_ProcessHalf>:

void AudioIn_ProcessHalf(void)
{
 80133d8:	b480      	push	{r7}
 80133da:	af00      	add	r7, sp, #0
  if (audio_in_sai == NULL)
 80133dc:	4b0a      	ldr	r3, [pc, #40]	@ (8013408 <AudioIn_ProcessHalf+0x30>)
 80133de:	681b      	ldr	r3, [r3, #0]
 80133e0:	2b00      	cmp	r3, #0
 80133e2:	d00b      	beq.n	80133fc <AudioIn_ProcessHalf+0x24>
  {
    return;
  }

  /* Half-transfer complete: DMA moves on to the second half. */
  audio_in_latest_half = 0;
 80133e4:	4b09      	ldr	r3, [pc, #36]	@ (801340c <AudioIn_ProcessHalf+0x34>)
 80133e6:	2200      	movs	r2, #0
 80133e8:	601a      	str	r2, [r3, #0]
  audio_in_has_block = true;
 80133ea:	4b09      	ldr	r3, [pc, #36]	@ (8013410 <AudioIn_ProcessHalf+0x38>)
 80133ec:	2201      	movs	r2, #1
 80133ee:	701a      	strb	r2, [r3, #0]
  audio_in_half_events++;
 80133f0:	4b08      	ldr	r3, [pc, #32]	@ (8013414 <AudioIn_ProcessHalf+0x3c>)
 80133f2:	681b      	ldr	r3, [r3, #0]
 80133f4:	3301      	adds	r3, #1
 80133f6:	4a07      	ldr	r2, [pc, #28]	@ (8013414 <AudioIn_ProcessHalf+0x3c>)
 80133f8:	6013      	str	r3, [r2, #0]
 80133fa:	e000      	b.n	80133fe <AudioIn_ProcessHalf+0x26>
    return;
 80133fc:	bf00      	nop
}
 80133fe:	46bd      	mov	sp, r7
 8013400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013404:	4770      	bx	lr
 8013406:	bf00      	nop
 8013408:	240041c8 	.word	0x240041c8
 801340c:	240041c0 	.word	0x240041c0
 8013410:	240041c4 	.word	0x240041c4
 8013414:	240041b8 	.word	0x240041b8

08013418 <AudioIn_ProcessFull>:

void AudioIn_ProcessFull(void)
{
 8013418:	b480      	push	{r7}
 801341a:	af00      	add	r7, sp, #0
  if (audio_in_sai == NULL)
 801341c:	4b0a      	ldr	r3, [pc, #40]	@ (8013448 <AudioIn_ProcessFull+0x30>)
 801341e:	681b      	ldr	r3, [r3, #0]
 8013420:	2b00      	cmp	r3, #0
 8013422:	d00b      	beq.n	801343c <AudioIn_ProcessFull+0x24>
  {
    return;
  }

  /* Full-transfer complete: DMA wraps to the first half. */
  audio_in_latest_half = 1;
 8013424:	4b09      	ldr	r3, [pc, #36]	@ (801344c <AudioIn_ProcessFull+0x34>)
 8013426:	2201      	movs	r2, #1
 8013428:	601a      	str	r2, [r3, #0]
  audio_in_has_block = true;
 801342a:	4b09      	ldr	r3, [pc, #36]	@ (8013450 <AudioIn_ProcessFull+0x38>)
 801342c:	2201      	movs	r2, #1
 801342e:	701a      	strb	r2, [r3, #0]
  audio_in_full_events++;
 8013430:	4b08      	ldr	r3, [pc, #32]	@ (8013454 <AudioIn_ProcessFull+0x3c>)
 8013432:	681b      	ldr	r3, [r3, #0]
 8013434:	3301      	adds	r3, #1
 8013436:	4a07      	ldr	r2, [pc, #28]	@ (8013454 <AudioIn_ProcessFull+0x3c>)
 8013438:	6013      	str	r3, [r2, #0]
 801343a:	e000      	b.n	801343e <AudioIn_ProcessFull+0x26>
    return;
 801343c:	bf00      	nop
}
 801343e:	46bd      	mov	sp, r7
 8013440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013444:	4770      	bx	lr
 8013446:	bf00      	nop
 8013448:	240041c8 	.word	0x240041c8
 801344c:	240041c0 	.word	0x240041c0
 8013450:	240041c4 	.word	0x240041c4
 8013454:	240041bc 	.word	0x240041bc

08013458 <AudioIn_DebugDump>:

void AudioIn_DebugDump(void)
{
 8013458:	b5f0      	push	{r4, r5, r6, r7, lr}
 801345a:	b0c5      	sub	sp, #276	@ 0x114
 801345c:	af08      	add	r7, sp, #32
  char buf[200];

  const char *header = "\r\n--- TDM8 RX DUMP ---\r\n";
 801345e:	4b51      	ldr	r3, [pc, #324]	@ (80135a4 <AudioIn_DebugDump+0x14c>)
 8013460:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8

  HAL_UART_Transmit(&huart1, (uint8_t *)header, (uint16_t)strlen(header), 100);
 8013464:	f8d7 00e8 	ldr.w	r0, [r7, #232]	@ 0xe8
 8013468:	f7ec ff3a 	bl	80002e0 <strlen>
 801346c:	4603      	mov	r3, r0
 801346e:	b29a      	uxth	r2, r3
 8013470:	2364      	movs	r3, #100	@ 0x64
 8013472:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 8013476:	484c      	ldr	r0, [pc, #304]	@ (80135a8 <AudioIn_DebugDump+0x150>)
 8013478:	f7f9 f9b0 	bl	800c7dc <HAL_UART_Transmit>

  const int32_t *block = AudioIn_GetLatestBlock();
 801347c:	f000 f8a4 	bl	80135c8 <AudioIn_GetLatestBlock>
 8013480:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4

  if (block == NULL)
 8013484:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013488:	2b00      	cmp	r3, #0
 801348a:	d10f      	bne.n	80134ac <AudioIn_DebugDump+0x54>
  {
    const char *no_data = "No completed RX block available.\r\n";
 801348c:	4b47      	ldr	r3, [pc, #284]	@ (80135ac <AudioIn_DebugDump+0x154>)
 801348e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_UART_Transmit(&huart1, (uint8_t *)no_data, (uint16_t)strlen(no_data), 100);
 8013492:	f8d7 00dc 	ldr.w	r0, [r7, #220]	@ 0xdc
 8013496:	f7ec ff23 	bl	80002e0 <strlen>
 801349a:	4603      	mov	r3, r0
 801349c:	b29a      	uxth	r2, r3
 801349e:	2364      	movs	r3, #100	@ 0x64
 80134a0:	f8d7 10dc 	ldr.w	r1, [r7, #220]	@ 0xdc
 80134a4:	4840      	ldr	r0, [pc, #256]	@ (80135a8 <AudioIn_DebugDump+0x150>)
 80134a6:	f7f9 f999 	bl	800c7dc <HAL_UART_Transmit>
 80134aa:	e077      	b.n	801359c <AudioIn_DebugDump+0x144>
    return;
  }

  for (uint32_t frame = 0; frame < AUDIO_IN_DUMP_FRAMES; ++frame)
 80134ac:	2300      	movs	r3, #0
 80134ae:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80134b2:	e06f      	b.n	8013594 <AudioIn_DebugDump+0x13c>
  {
    uint32_t idx = frame * AUDIO_IN_WORDS_PER_FRAME;
 80134b4:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80134b8:	00db      	lsls	r3, r3, #3
 80134ba:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    snprintf(buf, sizeof(buf),
             "F%02lu: %08lX %08lX %08lX %08lX %08lX %08lX %08lX %08lX\r\n",
             (unsigned long)frame,
             (unsigned long)block[idx + 0],
 80134be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80134c2:	009b      	lsls	r3, r3, #2
 80134c4:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80134c8:	4413      	add	r3, r2
 80134ca:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 80134cc:	4619      	mov	r1, r3
             (unsigned long)block[idx + 1],
 80134ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80134d2:	3301      	adds	r3, #1
 80134d4:	009b      	lsls	r3, r3, #2
 80134d6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80134da:	4413      	add	r3, r2
 80134dc:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 80134de:	461c      	mov	r4, r3
             (unsigned long)block[idx + 2],
 80134e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80134e4:	3302      	adds	r3, #2
 80134e6:	009b      	lsls	r3, r3, #2
 80134e8:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80134ec:	4413      	add	r3, r2
 80134ee:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 80134f0:	461d      	mov	r5, r3
             (unsigned long)block[idx + 3],
 80134f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80134f6:	3303      	adds	r3, #3
 80134f8:	009b      	lsls	r3, r3, #2
 80134fa:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80134fe:	4413      	add	r3, r2
 8013500:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 8013502:	461e      	mov	r6, r3
             (unsigned long)block[idx + 4],
 8013504:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013508:	3304      	adds	r3, #4
 801350a:	009b      	lsls	r3, r3, #2
 801350c:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8013510:	4413      	add	r3, r2
 8013512:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 8013514:	60fb      	str	r3, [r7, #12]
             (unsigned long)block[idx + 5],
 8013516:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801351a:	3305      	adds	r3, #5
 801351c:	009b      	lsls	r3, r3, #2
 801351e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8013522:	4413      	add	r3, r2
 8013524:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 8013526:	60bb      	str	r3, [r7, #8]
             (unsigned long)block[idx + 6],
 8013528:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801352c:	3306      	adds	r3, #6
 801352e:	009b      	lsls	r3, r3, #2
 8013530:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8013534:	4413      	add	r3, r2
 8013536:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 8013538:	607b      	str	r3, [r7, #4]
             (unsigned long)block[idx + 7]);
 801353a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801353e:	3307      	adds	r3, #7
 8013540:	009b      	lsls	r3, r3, #2
 8013542:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8013546:	4413      	add	r3, r2
 8013548:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 801354a:	f107 0014 	add.w	r0, r7, #20
 801354e:	9307      	str	r3, [sp, #28]
 8013550:	687a      	ldr	r2, [r7, #4]
 8013552:	9206      	str	r2, [sp, #24]
 8013554:	68ba      	ldr	r2, [r7, #8]
 8013556:	9205      	str	r2, [sp, #20]
 8013558:	68fb      	ldr	r3, [r7, #12]
 801355a:	9304      	str	r3, [sp, #16]
 801355c:	9603      	str	r6, [sp, #12]
 801355e:	9502      	str	r5, [sp, #8]
 8013560:	9401      	str	r4, [sp, #4]
 8013562:	9100      	str	r1, [sp, #0]
 8013564:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8013568:	4a11      	ldr	r2, [pc, #68]	@ (80135b0 <AudioIn_DebugDump+0x158>)
 801356a:	21c8      	movs	r1, #200	@ 0xc8
 801356c:	f003 facc 	bl	8016b08 <sniprintf>
    HAL_UART_Transmit(&huart1, (uint8_t *)buf, strlen(buf), 100);
 8013570:	f107 0314 	add.w	r3, r7, #20
 8013574:	4618      	mov	r0, r3
 8013576:	f7ec feb3 	bl	80002e0 <strlen>
 801357a:	4603      	mov	r3, r0
 801357c:	b29a      	uxth	r2, r3
 801357e:	f107 0114 	add.w	r1, r7, #20
 8013582:	2364      	movs	r3, #100	@ 0x64
 8013584:	4808      	ldr	r0, [pc, #32]	@ (80135a8 <AudioIn_DebugDump+0x150>)
 8013586:	f7f9 f929 	bl	800c7dc <HAL_UART_Transmit>
  for (uint32_t frame = 0; frame < AUDIO_IN_DUMP_FRAMES; ++frame)
 801358a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 801358e:	3301      	adds	r3, #1
 8013590:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8013594:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8013598:	2b07      	cmp	r3, #7
 801359a:	d98b      	bls.n	80134b4 <AudioIn_DebugDump+0x5c>
  }
}
 801359c:	37f4      	adds	r7, #244	@ 0xf4
 801359e:	46bd      	mov	sp, r7
 80135a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80135a2:	bf00      	nop
 80135a4:	0801732c 	.word	0x0801732c
 80135a8:	240086bc 	.word	0x240086bc
 80135ac:	08017348 	.word	0x08017348
 80135b0:	0801736c 	.word	0x0801736c

080135b4 <AudioIn_GetBuffer>:

int32_t *AudioIn_GetBuffer(void)
{
 80135b4:	b480      	push	{r7}
 80135b6:	af00      	add	r7, sp, #0
  return audio_in_buffer;
 80135b8:	4b02      	ldr	r3, [pc, #8]	@ (80135c4 <AudioIn_GetBuffer+0x10>)
}
 80135ba:	4618      	mov	r0, r3
 80135bc:	46bd      	mov	sp, r7
 80135be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135c2:	4770      	bx	lr
 80135c4:	240001b8 	.word	0x240001b8

080135c8 <AudioIn_GetLatestBlock>:

const int32_t *AudioIn_GetLatestBlock(void)
{
 80135c8:	b480      	push	{r7}
 80135ca:	b083      	sub	sp, #12
 80135cc:	af00      	add	r7, sp, #0
  if (!audio_in_has_block)
 80135ce:	4b0c      	ldr	r3, [pc, #48]	@ (8013600 <AudioIn_GetLatestBlock+0x38>)
 80135d0:	781b      	ldrb	r3, [r3, #0]
 80135d2:	b2db      	uxtb	r3, r3
 80135d4:	f083 0301 	eor.w	r3, r3, #1
 80135d8:	b2db      	uxtb	r3, r3
 80135da:	2b00      	cmp	r3, #0
 80135dc:	d001      	beq.n	80135e2 <AudioIn_GetLatestBlock+0x1a>
  {
    return NULL;
 80135de:	2300      	movs	r3, #0
 80135e0:	e007      	b.n	80135f2 <AudioIn_GetLatestBlock+0x2a>
  }

  uint32_t offset = audio_in_latest_half * (AUDIO_IN_FRAMES_PER_HALF * AUDIO_IN_WORDS_PER_FRAME);
 80135e2:	4b08      	ldr	r3, [pc, #32]	@ (8013604 <AudioIn_GetLatestBlock+0x3c>)
 80135e4:	681b      	ldr	r3, [r3, #0]
 80135e6:	02db      	lsls	r3, r3, #11
 80135e8:	607b      	str	r3, [r7, #4]
  return &audio_in_buffer[offset];
 80135ea:	687b      	ldr	r3, [r7, #4]
 80135ec:	009b      	lsls	r3, r3, #2
 80135ee:	4a06      	ldr	r2, [pc, #24]	@ (8013608 <AudioIn_GetLatestBlock+0x40>)
 80135f0:	4413      	add	r3, r2
}
 80135f2:	4618      	mov	r0, r3
 80135f4:	370c      	adds	r7, #12
 80135f6:	46bd      	mov	sp, r7
 80135f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135fc:	4770      	bx	lr
 80135fe:	bf00      	nop
 8013600:	240041c4 	.word	0x240041c4
 8013604:	240041c0 	.word	0x240041c0
 8013608:	240001b8 	.word	0x240001b8

0801360c <AudioIn_GetBufferSamples>:

uint32_t AudioIn_GetBufferSamples(void)
{
 801360c:	b480      	push	{r7}
 801360e:	af00      	add	r7, sp, #0
  return AUDIO_IN_BUFFER_SAMPLES;
 8013610:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
}
 8013614:	4618      	mov	r0, r3
 8013616:	46bd      	mov	sp, r7
 8013618:	f85d 7b04 	ldr.w	r7, [sp], #4
 801361c:	4770      	bx	lr
	...

08013620 <AudioIn_GetHalfEvents>:

uint32_t AudioIn_GetHalfEvents(void)
{
 8013620:	b480      	push	{r7}
 8013622:	af00      	add	r7, sp, #0
  return audio_in_half_events;
 8013624:	4b03      	ldr	r3, [pc, #12]	@ (8013634 <AudioIn_GetHalfEvents+0x14>)
 8013626:	681b      	ldr	r3, [r3, #0]
}
 8013628:	4618      	mov	r0, r3
 801362a:	46bd      	mov	sp, r7
 801362c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013630:	4770      	bx	lr
 8013632:	bf00      	nop
 8013634:	240041b8 	.word	0x240041b8

08013638 <AudioIn_GetFullEvents>:

uint32_t AudioIn_GetFullEvents(void)
{
 8013638:	b480      	push	{r7}
 801363a:	af00      	add	r7, sp, #0
  return audio_in_full_events;
 801363c:	4b03      	ldr	r3, [pc, #12]	@ (801364c <AudioIn_GetFullEvents+0x14>)
 801363e:	681b      	ldr	r3, [r3, #0]
}
 8013640:	4618      	mov	r0, r3
 8013642:	46bd      	mov	sp, r7
 8013644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013648:	4770      	bx	lr
 801364a:	bf00      	nop
 801364c:	240041bc 	.word	0x240041bc

08013650 <audio_out_fill_samples>:
  -14732, -14010, -13279, -12539, -11793, -11039, -10278, -9512, -8739,
  -7962, -7179, -6393, -5602, -4808, -4011, -3212, -2410, -1608, -804
};

static void audio_out_fill_samples(uint32_t frame_offset, uint32_t frame_count)
{
 8013650:	b580      	push	{r7, lr}
 8013652:	b08e      	sub	sp, #56	@ 0x38
 8013654:	af00      	add	r7, sp, #0
 8013656:	6078      	str	r0, [r7, #4]
 8013658:	6039      	str	r1, [r7, #0]
  uint32_t index = frame_offset * AUDIO_OUT_WORDS_PER_FRAME;
 801365a:	687b      	ldr	r3, [r7, #4]
 801365c:	00db      	lsls	r3, r3, #3
 801365e:	637b      	str	r3, [r7, #52]	@ 0x34
  const int32_t *audio_in_block = AudioIn_GetLatestBlock();
 8013660:	f7ff ffb2 	bl	80135c8 <AudioIn_GetLatestBlock>
 8013664:	61f8      	str	r0, [r7, #28]

  for (uint32_t frame = 0; frame < frame_count; ++frame)
 8013666:	2300      	movs	r3, #0
 8013668:	633b      	str	r3, [r7, #48]	@ 0x30
 801366a:	e070      	b.n	801374e <audio_out_fill_samples+0xfe>
  {
    if (audio_test_sine_enable)
 801366c:	4b3c      	ldr	r3, [pc, #240]	@ (8013760 <audio_out_fill_samples+0x110>)
 801366e:	781b      	ldrb	r3, [r3, #0]
 8013670:	2b00      	cmp	r3, #0
 8013672:	d022      	beq.n	80136ba <audio_out_fill_samples+0x6a>
    {
      uint32_t table_index = (audio_out_phase >> 16) & (AUDIO_OUT_TABLE_SIZE - 1U);
 8013674:	4b3b      	ldr	r3, [pc, #236]	@ (8013764 <audio_out_fill_samples+0x114>)
 8013676:	681b      	ldr	r3, [r3, #0]
 8013678:	0c1b      	lsrs	r3, r3, #16
 801367a:	b2db      	uxtb	r3, r3
 801367c:	613b      	str	r3, [r7, #16]
      int32_t sample24 = ((int32_t)audio_out_sine_table[table_index]) << 8;
 801367e:	4a3a      	ldr	r2, [pc, #232]	@ (8013768 <audio_out_fill_samples+0x118>)
 8013680:	693b      	ldr	r3, [r7, #16]
 8013682:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8013686:	021b      	lsls	r3, r3, #8
 8013688:	60fb      	str	r3, [r7, #12]

      for (uint32_t slot = 0; slot < AUDIO_OUT_DAC_CHANNELS; ++slot)
 801368a:	2300      	movs	r3, #0
 801368c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801368e:	e009      	b.n	80136a4 <audio_out_fill_samples+0x54>
      {
        audio_out_buffer[index + slot] = sample24;
 8013690:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013692:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013694:	4413      	add	r3, r2
 8013696:	4935      	ldr	r1, [pc, #212]	@ (801376c <audio_out_fill_samples+0x11c>)
 8013698:	68fa      	ldr	r2, [r7, #12]
 801369a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      for (uint32_t slot = 0; slot < AUDIO_OUT_DAC_CHANNELS; ++slot)
 801369e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80136a0:	3301      	adds	r3, #1
 80136a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80136a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80136a6:	2b07      	cmp	r3, #7
 80136a8:	d9f2      	bls.n	8013690 <audio_out_fill_samples+0x40>
      }

      audio_out_phase += audio_out_phase_inc;
 80136aa:	4b2e      	ldr	r3, [pc, #184]	@ (8013764 <audio_out_fill_samples+0x114>)
 80136ac:	681a      	ldr	r2, [r3, #0]
 80136ae:	4b30      	ldr	r3, [pc, #192]	@ (8013770 <audio_out_fill_samples+0x120>)
 80136b0:	681b      	ldr	r3, [r3, #0]
 80136b2:	4413      	add	r3, r2
 80136b4:	4a2b      	ldr	r2, [pc, #172]	@ (8013764 <audio_out_fill_samples+0x114>)
 80136b6:	6013      	str	r3, [r2, #0]
 80136b8:	e043      	b.n	8013742 <audio_out_fill_samples+0xf2>
    }
    else if (audio_test_loopback_enable && audio_in_block != NULL)
 80136ba:	4b2e      	ldr	r3, [pc, #184]	@ (8013774 <audio_out_fill_samples+0x124>)
 80136bc:	781b      	ldrb	r3, [r3, #0]
 80136be:	2b00      	cmp	r3, #0
 80136c0:	d02f      	beq.n	8013722 <audio_out_fill_samples+0xd2>
 80136c2:	69fb      	ldr	r3, [r7, #28]
 80136c4:	2b00      	cmp	r3, #0
 80136c6:	d02c      	beq.n	8013722 <audio_out_fill_samples+0xd2>
    {
      uint32_t in_index = frame * AUDIO_OUT_WORDS_PER_FRAME;
 80136c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80136ca:	00db      	lsls	r3, r3, #3
 80136cc:	61bb      	str	r3, [r7, #24]
      uint32_t loop_slots =
 80136ce:	2306      	movs	r3, #6
 80136d0:	617b      	str	r3, [r7, #20]
          ((uint32_t)AUDIO_IN_ACTIVE_SLOTS < (uint32_t)AUDIO_OUT_DAC_CHANNELS)
              ? (uint32_t)AUDIO_IN_ACTIVE_SLOTS
              : (uint32_t)AUDIO_OUT_DAC_CHANNELS;


      for (uint32_t slot = 0; slot < loop_slots; ++slot)
 80136d2:	2300      	movs	r3, #0
 80136d4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80136d6:	e00f      	b.n	80136f8 <audio_out_fill_samples+0xa8>
      {
        audio_out_buffer[index + slot] = audio_in_block[in_index + slot];
 80136d8:	69ba      	ldr	r2, [r7, #24]
 80136da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80136dc:	4413      	add	r3, r2
 80136de:	009b      	lsls	r3, r3, #2
 80136e0:	69fa      	ldr	r2, [r7, #28]
 80136e2:	441a      	add	r2, r3
 80136e4:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80136e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80136e8:	440b      	add	r3, r1
 80136ea:	6812      	ldr	r2, [r2, #0]
 80136ec:	491f      	ldr	r1, [pc, #124]	@ (801376c <audio_out_fill_samples+0x11c>)
 80136ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      for (uint32_t slot = 0; slot < loop_slots; ++slot)
 80136f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80136f4:	3301      	adds	r3, #1
 80136f6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80136f8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80136fa:	697b      	ldr	r3, [r7, #20]
 80136fc:	429a      	cmp	r2, r3
 80136fe:	d3eb      	bcc.n	80136d8 <audio_out_fill_samples+0x88>
      }

      for (uint32_t slot = loop_slots; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 8013700:	697b      	ldr	r3, [r7, #20]
 8013702:	627b      	str	r3, [r7, #36]	@ 0x24
 8013704:	e009      	b.n	801371a <audio_out_fill_samples+0xca>
      {
        audio_out_buffer[index + slot] = 0;
 8013706:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801370a:	4413      	add	r3, r2
 801370c:	4a17      	ldr	r2, [pc, #92]	@ (801376c <audio_out_fill_samples+0x11c>)
 801370e:	2100      	movs	r1, #0
 8013710:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      for (uint32_t slot = loop_slots; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 8013714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013716:	3301      	adds	r3, #1
 8013718:	627b      	str	r3, [r7, #36]	@ 0x24
 801371a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801371c:	2b07      	cmp	r3, #7
 801371e:	d9f2      	bls.n	8013706 <audio_out_fill_samples+0xb6>
    {
 8013720:	e00f      	b.n	8013742 <audio_out_fill_samples+0xf2>
      }
    }
    else
    {
      for (uint32_t slot = 0; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 8013722:	2300      	movs	r3, #0
 8013724:	623b      	str	r3, [r7, #32]
 8013726:	e009      	b.n	801373c <audio_out_fill_samples+0xec>
      {
        audio_out_buffer[index + slot] = 0;
 8013728:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801372a:	6a3b      	ldr	r3, [r7, #32]
 801372c:	4413      	add	r3, r2
 801372e:	4a0f      	ldr	r2, [pc, #60]	@ (801376c <audio_out_fill_samples+0x11c>)
 8013730:	2100      	movs	r1, #0
 8013732:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      for (uint32_t slot = 0; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 8013736:	6a3b      	ldr	r3, [r7, #32]
 8013738:	3301      	adds	r3, #1
 801373a:	623b      	str	r3, [r7, #32]
 801373c:	6a3b      	ldr	r3, [r7, #32]
 801373e:	2b07      	cmp	r3, #7
 8013740:	d9f2      	bls.n	8013728 <audio_out_fill_samples+0xd8>
      }
    }

    index += AUDIO_OUT_WORDS_PER_FRAME;
 8013742:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013744:	3308      	adds	r3, #8
 8013746:	637b      	str	r3, [r7, #52]	@ 0x34
  for (uint32_t frame = 0; frame < frame_count; ++frame)
 8013748:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801374a:	3301      	adds	r3, #1
 801374c:	633b      	str	r3, [r7, #48]	@ 0x30
 801374e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013750:	683b      	ldr	r3, [r7, #0]
 8013752:	429a      	cmp	r2, r3
 8013754:	d38a      	bcc.n	801366c <audio_out_fill_samples+0x1c>
  }
}
 8013756:	bf00      	nop
 8013758:	bf00      	nop
 801375a:	3738      	adds	r7, #56	@ 0x38
 801375c:	46bd      	mov	sp, r7
 801375e:	bd80      	pop	{r7, pc}
 8013760:	240000c7 	.word	0x240000c7
 8013764:	240081d4 	.word	0x240081d4
 8013768:	080178c0 	.word	0x080178c0
 801376c:	240041cc 	.word	0x240041cc
 8013770:	240081d8 	.word	0x240081d8
 8013774:	240081e0 	.word	0x240081e0

08013778 <AudioOut_DebugDump>:

void AudioOut_DebugDump(void)
{
 8013778:	b5f0      	push	{r4, r5, r6, r7, lr}
 801377a:	b0b9      	sub	sp, #228	@ 0xe4
 801377c:	af08      	add	r7, sp, #32
  char buf[160];

  const char *header = "\r\n--- TDM8 TX DUMP ---\r\n";
 801377e:	4b3e      	ldr	r3, [pc, #248]	@ (8013878 <AudioOut_DebugDump+0x100>)
 8013780:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8

  HAL_UART_Transmit(&huart1, (uint8_t *)header, (uint16_t)strlen(header), 100);
 8013784:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 8013788:	f7ec fdaa 	bl	80002e0 <strlen>
 801378c:	4603      	mov	r3, r0
 801378e:	b29a      	uxth	r2, r3
 8013790:	2364      	movs	r3, #100	@ 0x64
 8013792:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 8013796:	4839      	ldr	r0, [pc, #228]	@ (801387c <AudioOut_DebugDump+0x104>)
 8013798:	f7f9 f820 	bl	800c7dc <HAL_UART_Transmit>

  for (int frame = 0; frame < 8; frame++)
 801379c:	2300      	movs	r3, #0
 801379e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80137a2:	e05f      	b.n	8013864 <AudioOut_DebugDump+0xec>
  {
    int idx = frame * (int)AUDIO_OUT_WORDS_PER_FRAME;
 80137a4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80137a8:	00db      	lsls	r3, r3, #3
 80137aa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    snprintf(buf, sizeof(buf),
             "F%02d: %08lX %08lX %08lX %08lX %08lX %08lX %08lX %08lX\r\n",
             frame,
             (unsigned long)audio_out_buffer[idx + 0],
 80137ae:	4a34      	ldr	r2, [pc, #208]	@ (8013880 <AudioOut_DebugDump+0x108>)
 80137b0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80137b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 80137b8:	4619      	mov	r1, r3
             (unsigned long)audio_out_buffer[idx + 1],
 80137ba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80137be:	3301      	adds	r3, #1
 80137c0:	4a2f      	ldr	r2, [pc, #188]	@ (8013880 <AudioOut_DebugDump+0x108>)
 80137c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 80137c6:	461c      	mov	r4, r3
             (unsigned long)audio_out_buffer[idx + 2],
 80137c8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80137cc:	3302      	adds	r3, #2
 80137ce:	4a2c      	ldr	r2, [pc, #176]	@ (8013880 <AudioOut_DebugDump+0x108>)
 80137d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 80137d4:	461d      	mov	r5, r3
             (unsigned long)audio_out_buffer[idx + 3],
 80137d6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80137da:	3303      	adds	r3, #3
 80137dc:	4a28      	ldr	r2, [pc, #160]	@ (8013880 <AudioOut_DebugDump+0x108>)
 80137de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 80137e2:	461e      	mov	r6, r3
             (unsigned long)audio_out_buffer[idx + 4],
 80137e4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80137e8:	3304      	adds	r3, #4
 80137ea:	4a25      	ldr	r2, [pc, #148]	@ (8013880 <AudioOut_DebugDump+0x108>)
 80137ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 80137f0:	60fb      	str	r3, [r7, #12]
             (unsigned long)audio_out_buffer[idx + 5],
 80137f2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80137f6:	3305      	adds	r3, #5
 80137f8:	4a21      	ldr	r2, [pc, #132]	@ (8013880 <AudioOut_DebugDump+0x108>)
 80137fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 80137fe:	60bb      	str	r3, [r7, #8]
             (unsigned long)audio_out_buffer[idx + 6],
 8013800:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8013804:	3306      	adds	r3, #6
 8013806:	4a1e      	ldr	r2, [pc, #120]	@ (8013880 <AudioOut_DebugDump+0x108>)
 8013808:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 801380c:	607b      	str	r3, [r7, #4]
             (unsigned long)audio_out_buffer[idx + 7]);
 801380e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8013812:	3307      	adds	r3, #7
 8013814:	4a1a      	ldr	r2, [pc, #104]	@ (8013880 <AudioOut_DebugDump+0x108>)
 8013816:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 801381a:	f107 0014 	add.w	r0, r7, #20
 801381e:	9307      	str	r3, [sp, #28]
 8013820:	687a      	ldr	r2, [r7, #4]
 8013822:	9206      	str	r2, [sp, #24]
 8013824:	68ba      	ldr	r2, [r7, #8]
 8013826:	9205      	str	r2, [sp, #20]
 8013828:	68fb      	ldr	r3, [r7, #12]
 801382a:	9304      	str	r3, [sp, #16]
 801382c:	9603      	str	r6, [sp, #12]
 801382e:	9502      	str	r5, [sp, #8]
 8013830:	9401      	str	r4, [sp, #4]
 8013832:	9100      	str	r1, [sp, #0]
 8013834:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8013838:	4a12      	ldr	r2, [pc, #72]	@ (8013884 <AudioOut_DebugDump+0x10c>)
 801383a:	21a0      	movs	r1, #160	@ 0xa0
 801383c:	f003 f964 	bl	8016b08 <sniprintf>
    HAL_UART_Transmit(&huart1, (uint8_t *)buf, strlen(buf), 100);
 8013840:	f107 0314 	add.w	r3, r7, #20
 8013844:	4618      	mov	r0, r3
 8013846:	f7ec fd4b 	bl	80002e0 <strlen>
 801384a:	4603      	mov	r3, r0
 801384c:	b29a      	uxth	r2, r3
 801384e:	f107 0114 	add.w	r1, r7, #20
 8013852:	2364      	movs	r3, #100	@ 0x64
 8013854:	4809      	ldr	r0, [pc, #36]	@ (801387c <AudioOut_DebugDump+0x104>)
 8013856:	f7f8 ffc1 	bl	800c7dc <HAL_UART_Transmit>
  for (int frame = 0; frame < 8; frame++)
 801385a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 801385e:	3301      	adds	r3, #1
 8013860:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8013864:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8013868:	2b07      	cmp	r3, #7
 801386a:	dd9b      	ble.n	80137a4 <AudioOut_DebugDump+0x2c>
  }
}
 801386c:	bf00      	nop
 801386e:	bf00      	nop
 8013870:	37c4      	adds	r7, #196	@ 0xc4
 8013872:	46bd      	mov	sp, r7
 8013874:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013876:	bf00      	nop
 8013878:	080173a8 	.word	0x080173a8
 801387c:	240086bc 	.word	0x240086bc
 8013880:	240041cc 	.word	0x240041cc
 8013884:	080173c4 	.word	0x080173c4

08013888 <AudioOut_Init>:

void AudioOut_Init(SAI_HandleTypeDef *hsai)
{
 8013888:	b580      	push	{r7, lr}
 801388a:	b082      	sub	sp, #8
 801388c:	af00      	add	r7, sp, #0
 801388e:	6078      	str	r0, [r7, #4]
  audio_out_sai = hsai;
 8013890:	4a0c      	ldr	r2, [pc, #48]	@ (80138c4 <AudioOut_Init+0x3c>)
 8013892:	687b      	ldr	r3, [r7, #4]
 8013894:	6013      	str	r3, [r2, #0]
  audio_out_phase = 0;
 8013896:	4b0c      	ldr	r3, [pc, #48]	@ (80138c8 <AudioOut_Init+0x40>)
 8013898:	2200      	movs	r2, #0
 801389a:	601a      	str	r2, [r3, #0]
  audio_out_phase_inc = (AUDIO_OUT_TONE_HZ * AUDIO_OUT_TABLE_SIZE * 65536U) / AUDIO_OUT_SAMPLE_RATE;
 801389c:	4b0b      	ldr	r3, [pc, #44]	@ (80138cc <AudioOut_Init+0x44>)
 801389e:	f648 0288 	movw	r2, #34952	@ 0x8888
 80138a2:	601a      	str	r2, [r3, #0]
  audio_out_half_events = 0;
 80138a4:	4b0a      	ldr	r3, [pc, #40]	@ (80138d0 <AudioOut_Init+0x48>)
 80138a6:	2200      	movs	r2, #0
 80138a8:	601a      	str	r2, [r3, #0]
  audio_out_full_events = 0;
 80138aa:	4b0a      	ldr	r3, [pc, #40]	@ (80138d4 <AudioOut_Init+0x4c>)
 80138ac:	2200      	movs	r2, #0
 80138ae:	601a      	str	r2, [r3, #0]

  audio_out_fill_samples(0U, AUDIO_OUT_BUFFER_FRAMES);
 80138b0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80138b4:	2000      	movs	r0, #0
 80138b6:	f7ff fecb 	bl	8013650 <audio_out_fill_samples>
}
 80138ba:	bf00      	nop
 80138bc:	3708      	adds	r7, #8
 80138be:	46bd      	mov	sp, r7
 80138c0:	bd80      	pop	{r7, pc}
 80138c2:	bf00      	nop
 80138c4:	240081dc 	.word	0x240081dc
 80138c8:	240081d4 	.word	0x240081d4
 80138cc:	240081d8 	.word	0x240081d8
 80138d0:	240081cc 	.word	0x240081cc
 80138d4:	240081d0 	.word	0x240081d0

080138d8 <AudioOut_Start>:

void AudioOut_Start(void)
{
 80138d8:	b580      	push	{r7, lr}
 80138da:	af00      	add	r7, sp, #0
  if (audio_out_sai == NULL)
 80138dc:	4b07      	ldr	r3, [pc, #28]	@ (80138fc <AudioOut_Start+0x24>)
 80138de:	681b      	ldr	r3, [r3, #0]
 80138e0:	2b00      	cmp	r3, #0
 80138e2:	d008      	beq.n	80138f6 <AudioOut_Start+0x1e>
  {
    return;
  }

  (void)HAL_SAI_Transmit_DMA(audio_out_sai, (uint8_t *)audio_out_buffer, AUDIO_OUT_BUFFER_SAMPLES);
 80138e4:	4b05      	ldr	r3, [pc, #20]	@ (80138fc <AudioOut_Start+0x24>)
 80138e6:	681b      	ldr	r3, [r3, #0]
 80138e8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80138ec:	4904      	ldr	r1, [pc, #16]	@ (8013900 <AudioOut_Start+0x28>)
 80138ee:	4618      	mov	r0, r3
 80138f0:	f7f8 fab8 	bl	800be64 <HAL_SAI_Transmit_DMA>
 80138f4:	e000      	b.n	80138f8 <AudioOut_Start+0x20>
    return;
 80138f6:	bf00      	nop
}
 80138f8:	bd80      	pop	{r7, pc}
 80138fa:	bf00      	nop
 80138fc:	240081dc 	.word	0x240081dc
 8013900:	240041cc 	.word	0x240041cc

08013904 <AudioOut_ProcessHalf>:

void AudioOut_ProcessHalf(void)
{
 8013904:	b580      	push	{r7, lr}
 8013906:	af00      	add	r7, sp, #0
  audio_out_fill_samples(0U, AUDIO_OUT_FRAMES_PER_HALF);
 8013908:	f44f 7180 	mov.w	r1, #256	@ 0x100
 801390c:	2000      	movs	r0, #0
 801390e:	f7ff fe9f 	bl	8013650 <audio_out_fill_samples>
  audio_out_half_events++;
 8013912:	4b03      	ldr	r3, [pc, #12]	@ (8013920 <AudioOut_ProcessHalf+0x1c>)
 8013914:	681b      	ldr	r3, [r3, #0]
 8013916:	3301      	adds	r3, #1
 8013918:	4a01      	ldr	r2, [pc, #4]	@ (8013920 <AudioOut_ProcessHalf+0x1c>)
 801391a:	6013      	str	r3, [r2, #0]
}
 801391c:	bf00      	nop
 801391e:	bd80      	pop	{r7, pc}
 8013920:	240081cc 	.word	0x240081cc

08013924 <AudioOut_ProcessFull>:

void AudioOut_ProcessFull(void)
{
 8013924:	b580      	push	{r7, lr}
 8013926:	af00      	add	r7, sp, #0
  audio_out_fill_samples(AUDIO_OUT_FRAMES_PER_HALF, AUDIO_OUT_FRAMES_PER_HALF);
 8013928:	f44f 7180 	mov.w	r1, #256	@ 0x100
 801392c:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8013930:	f7ff fe8e 	bl	8013650 <audio_out_fill_samples>
  audio_out_full_events++;
 8013934:	4b03      	ldr	r3, [pc, #12]	@ (8013944 <AudioOut_ProcessFull+0x20>)
 8013936:	681b      	ldr	r3, [r3, #0]
 8013938:	3301      	adds	r3, #1
 801393a:	4a02      	ldr	r2, [pc, #8]	@ (8013944 <AudioOut_ProcessFull+0x20>)
 801393c:	6013      	str	r3, [r2, #0]
}
 801393e:	bf00      	nop
 8013940:	bd80      	pop	{r7, pc}
 8013942:	bf00      	nop
 8013944:	240081d0 	.word	0x240081d0

08013948 <AudioOut_GetHalfEvents>:

uint32_t AudioOut_GetHalfEvents(void)
{
 8013948:	b480      	push	{r7}
 801394a:	af00      	add	r7, sp, #0
  return audio_out_half_events;
 801394c:	4b03      	ldr	r3, [pc, #12]	@ (801395c <AudioOut_GetHalfEvents+0x14>)
 801394e:	681b      	ldr	r3, [r3, #0]
}
 8013950:	4618      	mov	r0, r3
 8013952:	46bd      	mov	sp, r7
 8013954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013958:	4770      	bx	lr
 801395a:	bf00      	nop
 801395c:	240081cc 	.word	0x240081cc

08013960 <AudioOut_GetFullEvents>:

uint32_t AudioOut_GetFullEvents(void)
{
 8013960:	b480      	push	{r7}
 8013962:	af00      	add	r7, sp, #0
  return audio_out_full_events;
 8013964:	4b03      	ldr	r3, [pc, #12]	@ (8013974 <AudioOut_GetFullEvents+0x14>)
 8013966:	681b      	ldr	r3, [r3, #0]
}
 8013968:	4618      	mov	r0, r3
 801396a:	46bd      	mov	sp, r7
 801396c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013970:	4770      	bx	lr
 8013972:	bf00      	nop
 8013974:	240081d0 	.word	0x240081d0

08013978 <cs42448_write_reg>:
  CS42448_INTERFACE_TDM_24BIT = 0x36,
  CS42448_INTERFACE_FREEZE = 0x80
};

static HAL_StatusTypeDef cs42448_write_reg(uint8_t addr, uint8_t reg, uint8_t value)
{
 8013978:	b580      	push	{r7, lr}
 801397a:	b086      	sub	sp, #24
 801397c:	af04      	add	r7, sp, #16
 801397e:	4603      	mov	r3, r0
 8013980:	71fb      	strb	r3, [r7, #7]
 8013982:	460b      	mov	r3, r1
 8013984:	71bb      	strb	r3, [r7, #6]
 8013986:	4613      	mov	r3, r2
 8013988:	717b      	strb	r3, [r7, #5]
  return HAL_I2C_Mem_Write(&hi2c1,
 801398a:	79fb      	ldrb	r3, [r7, #7]
 801398c:	b29b      	uxth	r3, r3
 801398e:	005b      	lsls	r3, r3, #1
 8013990:	b299      	uxth	r1, r3
 8013992:	79bb      	ldrb	r3, [r7, #6]
 8013994:	b29a      	uxth	r2, r3
 8013996:	2364      	movs	r3, #100	@ 0x64
 8013998:	9302      	str	r3, [sp, #8]
 801399a:	2301      	movs	r3, #1
 801399c:	9301      	str	r3, [sp, #4]
 801399e:	1d7b      	adds	r3, r7, #5
 80139a0:	9300      	str	r3, [sp, #0]
 80139a2:	2301      	movs	r3, #1
 80139a4:	4803      	ldr	r0, [pc, #12]	@ (80139b4 <cs42448_write_reg+0x3c>)
 80139a6:	f7f2 fa4d 	bl	8005e44 <HAL_I2C_Mem_Write>
 80139aa:	4603      	mov	r3, r0
                           reg,
                           I2C_MEMADD_SIZE_8BIT,
                           &value,
                           1U,
                           100U);
}
 80139ac:	4618      	mov	r0, r3
 80139ae:	3708      	adds	r7, #8
 80139b0:	46bd      	mov	sp, r7
 80139b2:	bd80      	pop	{r7, pc}
 80139b4:	240081e4 	.word	0x240081e4

080139b8 <cs42448_is_present>:

static bool cs42448_is_present(uint8_t addr)
{
 80139b8:	b580      	push	{r7, lr}
 80139ba:	b082      	sub	sp, #8
 80139bc:	af00      	add	r7, sp, #0
 80139be:	4603      	mov	r3, r0
 80139c0:	71fb      	strb	r3, [r7, #7]
  return HAL_I2C_IsDeviceReady(&hi2c1, (uint16_t)(addr << 1), 3U, 100U) == HAL_OK;
 80139c2:	79fb      	ldrb	r3, [r7, #7]
 80139c4:	b29b      	uxth	r3, r3
 80139c6:	005b      	lsls	r3, r3, #1
 80139c8:	b299      	uxth	r1, r3
 80139ca:	2364      	movs	r3, #100	@ 0x64
 80139cc:	2203      	movs	r2, #3
 80139ce:	4806      	ldr	r0, [pc, #24]	@ (80139e8 <cs42448_is_present+0x30>)
 80139d0:	f7f2 fb4c 	bl	800606c <HAL_I2C_IsDeviceReady>
 80139d4:	4603      	mov	r3, r0
 80139d6:	2b00      	cmp	r3, #0
 80139d8:	bf0c      	ite	eq
 80139da:	2301      	moveq	r3, #1
 80139dc:	2300      	movne	r3, #0
 80139de:	b2db      	uxtb	r3, r3
}
 80139e0:	4618      	mov	r0, r3
 80139e2:	3708      	adds	r7, #8
 80139e4:	46bd      	mov	sp, r7
 80139e6:	bd80      	pop	{r7, pc}
 80139e8:	240081e4 	.word	0x240081e4

080139ec <CS42448_Init>:

bool CS42448_Init(uint8_t addr)
{
 80139ec:	b580      	push	{r7, lr}
 80139ee:	b084      	sub	sp, #16
 80139f0:	af00      	add	r7, sp, #0
 80139f2:	4603      	mov	r3, r0
 80139f4:	71fb      	strb	r3, [r7, #7]
  if (!cs42448_is_present(addr))
 80139f6:	79fb      	ldrb	r3, [r7, #7]
 80139f8:	4618      	mov	r0, r3
 80139fa:	f7ff ffdd 	bl	80139b8 <cs42448_is_present>
 80139fe:	4603      	mov	r3, r0
 8013a00:	f083 0301 	eor.w	r3, r3, #1
 8013a04:	b2db      	uxtb	r3, r3
 8013a06:	2b00      	cmp	r3, #0
 8013a08:	d001      	beq.n	8013a0e <CS42448_Init+0x22>
  {
    return false;
 8013a0a:	2300      	movs	r3, #0
 8013a0c:	e086      	b.n	8013b1c <CS42448_Init+0x130>
  }

  /* Hold device in power-down while configuring control registers. */
  if (cs42448_write_reg(addr, CS42448_REG_POWER_CTRL, CS42448_POWER_PDN) != HAL_OK)
 8013a0e:	79fb      	ldrb	r3, [r7, #7]
 8013a10:	2201      	movs	r2, #1
 8013a12:	2102      	movs	r1, #2
 8013a14:	4618      	mov	r0, r3
 8013a16:	f7ff ffaf 	bl	8013978 <cs42448_write_reg>
 8013a1a:	4603      	mov	r3, r0
 8013a1c:	2b00      	cmp	r3, #0
 8013a1e:	d001      	beq.n	8013a24 <CS42448_Init+0x38>
  {
    return false;
 8013a20:	2300      	movs	r3, #0
 8013a22:	e07b      	b.n	8013b1c <CS42448_Init+0x130>
  }
  HAL_Delay(2U);
 8013a24:	2002      	movs	r0, #2
 8013a26:	f7ec fedb 	bl	80007e0 <HAL_Delay>

  /* TDM, slave, auto-detect sample rates, 256Fs clocking. */
  if (cs42448_write_reg(addr,
 8013a2a:	79fb      	ldrb	r3, [r7, #7]
 8013a2c:	22f0      	movs	r2, #240	@ 0xf0
 8013a2e:	2103      	movs	r1, #3
 8013a30:	4618      	mov	r0, r3
 8013a32:	f7ff ffa1 	bl	8013978 <cs42448_write_reg>
 8013a36:	4603      	mov	r3, r0
 8013a38:	2b00      	cmp	r3, #0
 8013a3a:	d001      	beq.n	8013a40 <CS42448_Init+0x54>
                        CS42448_REG_FUNCTIONAL_MODE,
                        (uint8_t)(CS42448_FUNCTIONAL_SLAVE_AUTO | CS42448_FUNCTIONAL_MCLK_256FS)) != HAL_OK)
  {
    return false;
 8013a3c:	2300      	movs	r3, #0
 8013a3e:	e06d      	b.n	8013b1c <CS42448_Init+0x130>
  }

  /* Freeze interface-related changes, set both ADC and DAC to TDM 24-bit. */
  if (cs42448_write_reg(addr,
 8013a40:	79fb      	ldrb	r3, [r7, #7]
 8013a42:	22b6      	movs	r2, #182	@ 0xb6
 8013a44:	2104      	movs	r1, #4
 8013a46:	4618      	mov	r0, r3
 8013a48:	f7ff ff96 	bl	8013978 <cs42448_write_reg>
 8013a4c:	4603      	mov	r3, r0
 8013a4e:	2b00      	cmp	r3, #0
 8013a50:	d001      	beq.n	8013a56 <CS42448_Init+0x6a>
                        CS42448_REG_INTERFACE_FORMAT,
                        (uint8_t)(CS42448_INTERFACE_TDM_24BIT | CS42448_INTERFACE_FREEZE)) != HAL_OK)
  {
    return false;
 8013a52:	2300      	movs	r3, #0
 8013a54:	e062      	b.n	8013b1c <CS42448_Init+0x130>
  }

  /* Default ADC control: normal inputs, no de-emphasis, HPF running. */
  if (cs42448_write_reg(addr, CS42448_REG_ADC_CTRL, 0x00) != HAL_OK)
 8013a56:	79fb      	ldrb	r3, [r7, #7]
 8013a58:	2200      	movs	r2, #0
 8013a5a:	2105      	movs	r1, #5
 8013a5c:	4618      	mov	r0, r3
 8013a5e:	f7ff ff8b 	bl	8013978 <cs42448_write_reg>
 8013a62:	4603      	mov	r3, r0
 8013a64:	2b00      	cmp	r3, #0
 8013a66:	d001      	beq.n	8013a6c <CS42448_Init+0x80>
  {
    return false;
 8013a68:	2300      	movs	r3, #0
 8013a6a:	e057      	b.n	8013b1c <CS42448_Init+0x130>
  }

  /* Default transition control. */
  if (cs42448_write_reg(addr, CS42448_REG_TRANSITION_CTRL, 0x00) != HAL_OK)
 8013a6c:	79fb      	ldrb	r3, [r7, #7]
 8013a6e:	2200      	movs	r2, #0
 8013a70:	2106      	movs	r1, #6
 8013a72:	4618      	mov	r0, r3
 8013a74:	f7ff ff80 	bl	8013978 <cs42448_write_reg>
 8013a78:	4603      	mov	r3, r0
 8013a7a:	2b00      	cmp	r3, #0
 8013a7c:	d001      	beq.n	8013a82 <CS42448_Init+0x96>
  {
    return false;
 8013a7e:	2300      	movs	r3, #0
 8013a80:	e04c      	b.n	8013b1c <CS42448_Init+0x130>
  }

  /* Unmute all DAC channels. */
  if (cs42448_write_reg(addr, CS42448_REG_DAC_MUTE, 0x00) != HAL_OK)
 8013a82:	79fb      	ldrb	r3, [r7, #7]
 8013a84:	2200      	movs	r2, #0
 8013a86:	2107      	movs	r1, #7
 8013a88:	4618      	mov	r0, r3
 8013a8a:	f7ff ff75 	bl	8013978 <cs42448_write_reg>
 8013a8e:	4603      	mov	r3, r0
 8013a90:	2b00      	cmp	r3, #0
 8013a92:	d001      	beq.n	8013a98 <CS42448_Init+0xac>
  {
    return false;
 8013a94:	2300      	movs	r3, #0
 8013a96:	e041      	b.n	8013b1c <CS42448_Init+0x130>
  }

  /* Set DAC volumes to 0 dB. */
  for (uint8_t reg = CS42448_REG_DAC_VOL_BASE; reg <= CS42448_REG_DAC_VOL_LAST; ++reg)
 8013a98:	2308      	movs	r3, #8
 8013a9a:	73fb      	strb	r3, [r7, #15]
 8013a9c:	e00d      	b.n	8013aba <CS42448_Init+0xce>
  {
    if (cs42448_write_reg(addr, reg, 0x00) != HAL_OK)
 8013a9e:	7bf9      	ldrb	r1, [r7, #15]
 8013aa0:	79fb      	ldrb	r3, [r7, #7]
 8013aa2:	2200      	movs	r2, #0
 8013aa4:	4618      	mov	r0, r3
 8013aa6:	f7ff ff67 	bl	8013978 <cs42448_write_reg>
 8013aaa:	4603      	mov	r3, r0
 8013aac:	2b00      	cmp	r3, #0
 8013aae:	d001      	beq.n	8013ab4 <CS42448_Init+0xc8>
    {
      return false;
 8013ab0:	2300      	movs	r3, #0
 8013ab2:	e033      	b.n	8013b1c <CS42448_Init+0x130>
  for (uint8_t reg = CS42448_REG_DAC_VOL_BASE; reg <= CS42448_REG_DAC_VOL_LAST; ++reg)
 8013ab4:	7bfb      	ldrb	r3, [r7, #15]
 8013ab6:	3301      	adds	r3, #1
 8013ab8:	73fb      	strb	r3, [r7, #15]
 8013aba:	7bfb      	ldrb	r3, [r7, #15]
 8013abc:	2b0f      	cmp	r3, #15
 8013abe:	d9ee      	bls.n	8013a9e <CS42448_Init+0xb2>
    }
  }

  /* Set ADC volumes to 0 dB. */
  for (uint8_t reg = CS42448_REG_ADC_VOL_BASE; reg <= CS42448_REG_ADC_VOL_LAST; ++reg)
 8013ac0:	2311      	movs	r3, #17
 8013ac2:	73bb      	strb	r3, [r7, #14]
 8013ac4:	e00d      	b.n	8013ae2 <CS42448_Init+0xf6>
  {
    if (cs42448_write_reg(addr, reg, 0x00) != HAL_OK)
 8013ac6:	7bb9      	ldrb	r1, [r7, #14]
 8013ac8:	79fb      	ldrb	r3, [r7, #7]
 8013aca:	2200      	movs	r2, #0
 8013acc:	4618      	mov	r0, r3
 8013ace:	f7ff ff53 	bl	8013978 <cs42448_write_reg>
 8013ad2:	4603      	mov	r3, r0
 8013ad4:	2b00      	cmp	r3, #0
 8013ad6:	d001      	beq.n	8013adc <CS42448_Init+0xf0>
    {
      return false;
 8013ad8:	2300      	movs	r3, #0
 8013ada:	e01f      	b.n	8013b1c <CS42448_Init+0x130>
  for (uint8_t reg = CS42448_REG_ADC_VOL_BASE; reg <= CS42448_REG_ADC_VOL_LAST; ++reg)
 8013adc:	7bbb      	ldrb	r3, [r7, #14]
 8013ade:	3301      	adds	r3, #1
 8013ae0:	73bb      	strb	r3, [r7, #14]
 8013ae2:	7bbb      	ldrb	r3, [r7, #14]
 8013ae4:	2b16      	cmp	r3, #22
 8013ae6:	d9ee      	bls.n	8013ac6 <CS42448_Init+0xda>
    }
  }

  /* Release FREEZE while keeping TDM mode. */
  if (cs42448_write_reg(addr, CS42448_REG_INTERFACE_FORMAT, CS42448_INTERFACE_TDM_24BIT) != HAL_OK)
 8013ae8:	79fb      	ldrb	r3, [r7, #7]
 8013aea:	2236      	movs	r2, #54	@ 0x36
 8013aec:	2104      	movs	r1, #4
 8013aee:	4618      	mov	r0, r3
 8013af0:	f7ff ff42 	bl	8013978 <cs42448_write_reg>
 8013af4:	4603      	mov	r3, r0
 8013af6:	2b00      	cmp	r3, #0
 8013af8:	d001      	beq.n	8013afe <CS42448_Init+0x112>
  {
    return false;
 8013afa:	2300      	movs	r3, #0
 8013afc:	e00e      	b.n	8013b1c <CS42448_Init+0x130>
  }

  /* Power up all ADC/DAC blocks. */
  if (cs42448_write_reg(addr, CS42448_REG_POWER_CTRL, 0x00) != HAL_OK)
 8013afe:	79fb      	ldrb	r3, [r7, #7]
 8013b00:	2200      	movs	r2, #0
 8013b02:	2102      	movs	r1, #2
 8013b04:	4618      	mov	r0, r3
 8013b06:	f7ff ff37 	bl	8013978 <cs42448_write_reg>
 8013b0a:	4603      	mov	r3, r0
 8013b0c:	2b00      	cmp	r3, #0
 8013b0e:	d001      	beq.n	8013b14 <CS42448_Init+0x128>
  {
    return false;
 8013b10:	2300      	movs	r3, #0
 8013b12:	e003      	b.n	8013b1c <CS42448_Init+0x130>
  }

  HAL_Delay(10U);
 8013b14:	200a      	movs	r0, #10
 8013b16:	f7ec fe63 	bl	80007e0 <HAL_Delay>
  return true;
 8013b1a:	2301      	movs	r3, #1
}
 8013b1c:	4618      	mov	r0, r3
 8013b1e:	3710      	adds	r7, #16
 8013b20:	46bd      	mov	sp, r7
 8013b22:	bd80      	pop	{r7, pc}

08013b24 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8013b24:	b580      	push	{r7, lr}
 8013b26:	b082      	sub	sp, #8
 8013b28:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8013b2a:	4b11      	ldr	r3, [pc, #68]	@ (8013b70 <MX_DMA_Init+0x4c>)
 8013b2c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8013b30:	4a0f      	ldr	r2, [pc, #60]	@ (8013b70 <MX_DMA_Init+0x4c>)
 8013b32:	f043 0301 	orr.w	r3, r3, #1
 8013b36:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8013b3a:	4b0d      	ldr	r3, [pc, #52]	@ (8013b70 <MX_DMA_Init+0x4c>)
 8013b3c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8013b40:	f003 0301 	and.w	r3, r3, #1
 8013b44:	607b      	str	r3, [r7, #4]
 8013b46:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8013b48:	2200      	movs	r2, #0
 8013b4a:	2100      	movs	r1, #0
 8013b4c:	200b      	movs	r0, #11
 8013b4e:	f7ec ff52 	bl	80009f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8013b52:	200b      	movs	r0, #11
 8013b54:	f7ec ff69 	bl	8000a2a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8013b58:	2200      	movs	r2, #0
 8013b5a:	2100      	movs	r1, #0
 8013b5c:	200c      	movs	r0, #12
 8013b5e:	f7ec ff4a 	bl	80009f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8013b62:	200c      	movs	r0, #12
 8013b64:	f7ec ff61 	bl	8000a2a <HAL_NVIC_EnableIRQ>

}
 8013b68:	bf00      	nop
 8013b6a:	3708      	adds	r7, #8
 8013b6c:	46bd      	mov	sp, r7
 8013b6e:	bd80      	pop	{r7, pc}
 8013b70:	58024400 	.word	0x58024400

08013b74 <MX_GPIO_Init>:
/** Configure pins
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 8013b74:	b580      	push	{r7, lr}
 8013b76:	b08a      	sub	sp, #40	@ 0x28
 8013b78:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8013b7a:	f107 0314 	add.w	r3, r7, #20
 8013b7e:	2200      	movs	r2, #0
 8013b80:	601a      	str	r2, [r3, #0]
 8013b82:	605a      	str	r2, [r3, #4]
 8013b84:	609a      	str	r2, [r3, #8]
 8013b86:	60da      	str	r2, [r3, #12]
 8013b88:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8013b8a:	4b29      	ldr	r3, [pc, #164]	@ (8013c30 <MX_GPIO_Init+0xbc>)
 8013b8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8013b90:	4a27      	ldr	r2, [pc, #156]	@ (8013c30 <MX_GPIO_Init+0xbc>)
 8013b92:	f043 0310 	orr.w	r3, r3, #16
 8013b96:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8013b9a:	4b25      	ldr	r3, [pc, #148]	@ (8013c30 <MX_GPIO_Init+0xbc>)
 8013b9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8013ba0:	f003 0310 	and.w	r3, r3, #16
 8013ba4:	613b      	str	r3, [r7, #16]
 8013ba6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8013ba8:	4b21      	ldr	r3, [pc, #132]	@ (8013c30 <MX_GPIO_Init+0xbc>)
 8013baa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8013bae:	4a20      	ldr	r2, [pc, #128]	@ (8013c30 <MX_GPIO_Init+0xbc>)
 8013bb0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013bb4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8013bb8:	4b1d      	ldr	r3, [pc, #116]	@ (8013c30 <MX_GPIO_Init+0xbc>)
 8013bba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8013bbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013bc2:	60fb      	str	r3, [r7, #12]
 8013bc4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8013bc6:	4b1a      	ldr	r3, [pc, #104]	@ (8013c30 <MX_GPIO_Init+0xbc>)
 8013bc8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8013bcc:	4a18      	ldr	r2, [pc, #96]	@ (8013c30 <MX_GPIO_Init+0xbc>)
 8013bce:	f043 0302 	orr.w	r3, r3, #2
 8013bd2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8013bd6:	4b16      	ldr	r3, [pc, #88]	@ (8013c30 <MX_GPIO_Init+0xbc>)
 8013bd8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8013bdc:	f003 0302 	and.w	r3, r3, #2
 8013be0:	60bb      	str	r3, [r7, #8]
 8013be2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8013be4:	4b12      	ldr	r3, [pc, #72]	@ (8013c30 <MX_GPIO_Init+0xbc>)
 8013be6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8013bea:	4a11      	ldr	r2, [pc, #68]	@ (8013c30 <MX_GPIO_Init+0xbc>)
 8013bec:	f043 0301 	orr.w	r3, r3, #1
 8013bf0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8013bf4:	4b0e      	ldr	r3, [pc, #56]	@ (8013c30 <MX_GPIO_Init+0xbc>)
 8013bf6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8013bfa:	f003 0301 	and.w	r3, r3, #1
 8013bfe:	607b      	str	r3, [r7, #4]
 8013c00:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin, GPIO_PIN_RESET);
 8013c02:	2200      	movs	r2, #0
 8013c04:	2180      	movs	r1, #128	@ 0x80
 8013c06:	480b      	ldr	r0, [pc, #44]	@ (8013c34 <MX_GPIO_Init+0xc0>)
 8013c08:	f7ef ff22 	bl	8003a50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_DEBUG_Pin */
  GPIO_InitStruct.Pin = LED_DEBUG_Pin;
 8013c0c:	2380      	movs	r3, #128	@ 0x80
 8013c0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8013c10:	2301      	movs	r3, #1
 8013c12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8013c14:	2300      	movs	r3, #0
 8013c16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8013c18:	2300      	movs	r3, #0
 8013c1a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_DEBUG_GPIO_Port, &GPIO_InitStruct);
 8013c1c:	f107 0314 	add.w	r3, r7, #20
 8013c20:	4619      	mov	r1, r3
 8013c22:	4804      	ldr	r0, [pc, #16]	@ (8013c34 <MX_GPIO_Init+0xc0>)
 8013c24:	f7ef fd64 	bl	80036f0 <HAL_GPIO_Init>

}
 8013c28:	bf00      	nop
 8013c2a:	3728      	adds	r7, #40	@ 0x28
 8013c2c:	46bd      	mov	sp, r7
 8013c2e:	bd80      	pop	{r7, pc}
 8013c30:	58024400 	.word	0x58024400
 8013c34:	58021c00 	.word	0x58021c00

08013c38 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8013c38:	b580      	push	{r7, lr}
 8013c3a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8013c3c:	4b1b      	ldr	r3, [pc, #108]	@ (8013cac <MX_I2C1_Init+0x74>)
 8013c3e:	4a1c      	ldr	r2, [pc, #112]	@ (8013cb0 <MX_I2C1_Init+0x78>)
 8013c40:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10C0ECFF;
 8013c42:	4b1a      	ldr	r3, [pc, #104]	@ (8013cac <MX_I2C1_Init+0x74>)
 8013c44:	4a1b      	ldr	r2, [pc, #108]	@ (8013cb4 <MX_I2C1_Init+0x7c>)
 8013c46:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8013c48:	4b18      	ldr	r3, [pc, #96]	@ (8013cac <MX_I2C1_Init+0x74>)
 8013c4a:	2200      	movs	r2, #0
 8013c4c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8013c4e:	4b17      	ldr	r3, [pc, #92]	@ (8013cac <MX_I2C1_Init+0x74>)
 8013c50:	2201      	movs	r2, #1
 8013c52:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8013c54:	4b15      	ldr	r3, [pc, #84]	@ (8013cac <MX_I2C1_Init+0x74>)
 8013c56:	2200      	movs	r2, #0
 8013c58:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8013c5a:	4b14      	ldr	r3, [pc, #80]	@ (8013cac <MX_I2C1_Init+0x74>)
 8013c5c:	2200      	movs	r2, #0
 8013c5e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8013c60:	4b12      	ldr	r3, [pc, #72]	@ (8013cac <MX_I2C1_Init+0x74>)
 8013c62:	2200      	movs	r2, #0
 8013c64:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8013c66:	4b11      	ldr	r3, [pc, #68]	@ (8013cac <MX_I2C1_Init+0x74>)
 8013c68:	2200      	movs	r2, #0
 8013c6a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8013c6c:	4b0f      	ldr	r3, [pc, #60]	@ (8013cac <MX_I2C1_Init+0x74>)
 8013c6e:	2200      	movs	r2, #0
 8013c70:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8013c72:	480e      	ldr	r0, [pc, #56]	@ (8013cac <MX_I2C1_Init+0x74>)
 8013c74:	f7f2 f84a 	bl	8005d0c <HAL_I2C_Init>
 8013c78:	4603      	mov	r3, r0
 8013c7a:	2b00      	cmp	r3, #0
 8013c7c:	d001      	beq.n	8013c82 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8013c7e:	f000 faa3 	bl	80141c8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8013c82:	2100      	movs	r1, #0
 8013c84:	4809      	ldr	r0, [pc, #36]	@ (8013cac <MX_I2C1_Init+0x74>)
 8013c86:	f7f2 fd65 	bl	8006754 <HAL_I2CEx_ConfigAnalogFilter>
 8013c8a:	4603      	mov	r3, r0
 8013c8c:	2b00      	cmp	r3, #0
 8013c8e:	d001      	beq.n	8013c94 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8013c90:	f000 fa9a 	bl	80141c8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8013c94:	2100      	movs	r1, #0
 8013c96:	4805      	ldr	r0, [pc, #20]	@ (8013cac <MX_I2C1_Init+0x74>)
 8013c98:	f7f2 fda7 	bl	80067ea <HAL_I2CEx_ConfigDigitalFilter>
 8013c9c:	4603      	mov	r3, r0
 8013c9e:	2b00      	cmp	r3, #0
 8013ca0:	d001      	beq.n	8013ca6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8013ca2:	f000 fa91 	bl	80141c8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8013ca6:	bf00      	nop
 8013ca8:	bd80      	pop	{r7, pc}
 8013caa:	bf00      	nop
 8013cac:	240081e4 	.word	0x240081e4
 8013cb0:	40005400 	.word	0x40005400
 8013cb4:	10c0ecff 	.word	0x10c0ecff

08013cb8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8013cb8:	b580      	push	{r7, lr}
 8013cba:	b0ba      	sub	sp, #232	@ 0xe8
 8013cbc:	af00      	add	r7, sp, #0
 8013cbe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8013cc0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8013cc4:	2200      	movs	r2, #0
 8013cc6:	601a      	str	r2, [r3, #0]
 8013cc8:	605a      	str	r2, [r3, #4]
 8013cca:	609a      	str	r2, [r3, #8]
 8013ccc:	60da      	str	r2, [r3, #12]
 8013cce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8013cd0:	f107 0310 	add.w	r3, r7, #16
 8013cd4:	22c0      	movs	r2, #192	@ 0xc0
 8013cd6:	2100      	movs	r1, #0
 8013cd8:	4618      	mov	r0, r3
 8013cda:	f002 ff4b 	bl	8016b74 <memset>
  if(i2cHandle->Instance==I2C1)
 8013cde:	687b      	ldr	r3, [r7, #4]
 8013ce0:	681b      	ldr	r3, [r3, #0]
 8013ce2:	4a26      	ldr	r2, [pc, #152]	@ (8013d7c <HAL_I2C_MspInit+0xc4>)
 8013ce4:	4293      	cmp	r3, r2
 8013ce6:	d145      	bne.n	8013d74 <HAL_I2C_MspInit+0xbc>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8013ce8:	f04f 0208 	mov.w	r2, #8
 8013cec:	f04f 0300 	mov.w	r3, #0
 8013cf0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8013cf4:	2300      	movs	r3, #0
 8013cf6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8013cfa:	f107 0310 	add.w	r3, r7, #16
 8013cfe:	4618      	mov	r0, r3
 8013d00:	f7f5 f878 	bl	8008df4 <HAL_RCCEx_PeriphCLKConfig>
 8013d04:	4603      	mov	r3, r0
 8013d06:	2b00      	cmp	r3, #0
 8013d08:	d001      	beq.n	8013d0e <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8013d0a:	f000 fa5d 	bl	80141c8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8013d0e:	4b1c      	ldr	r3, [pc, #112]	@ (8013d80 <HAL_I2C_MspInit+0xc8>)
 8013d10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8013d14:	4a1a      	ldr	r2, [pc, #104]	@ (8013d80 <HAL_I2C_MspInit+0xc8>)
 8013d16:	f043 0302 	orr.w	r3, r3, #2
 8013d1a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8013d1e:	4b18      	ldr	r3, [pc, #96]	@ (8013d80 <HAL_I2C_MspInit+0xc8>)
 8013d20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8013d24:	f003 0302 	and.w	r3, r3, #2
 8013d28:	60fb      	str	r3, [r7, #12]
 8013d2a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8013d2c:	23c0      	movs	r3, #192	@ 0xc0
 8013d2e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8013d32:	2312      	movs	r3, #18
 8013d34:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8013d38:	2300      	movs	r3, #0
 8013d3a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8013d3e:	2300      	movs	r3, #0
 8013d40:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8013d44:	2304      	movs	r3, #4
 8013d46:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8013d4a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8013d4e:	4619      	mov	r1, r3
 8013d50:	480c      	ldr	r0, [pc, #48]	@ (8013d84 <HAL_I2C_MspInit+0xcc>)
 8013d52:	f7ef fccd 	bl	80036f0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8013d56:	4b0a      	ldr	r3, [pc, #40]	@ (8013d80 <HAL_I2C_MspInit+0xc8>)
 8013d58:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8013d5c:	4a08      	ldr	r2, [pc, #32]	@ (8013d80 <HAL_I2C_MspInit+0xc8>)
 8013d5e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8013d62:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8013d66:	4b06      	ldr	r3, [pc, #24]	@ (8013d80 <HAL_I2C_MspInit+0xc8>)
 8013d68:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8013d6c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8013d70:	60bb      	str	r3, [r7, #8]
 8013d72:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8013d74:	bf00      	nop
 8013d76:	37e8      	adds	r7, #232	@ 0xe8
 8013d78:	46bd      	mov	sp, r7
 8013d7a:	bd80      	pop	{r7, pc}
 8013d7c:	40005400 	.word	0x40005400
 8013d80:	58024400 	.word	0x58024400
 8013d84:	58020400 	.word	0x58020400

08013d88 <uart_log>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

static void uart_log(const char *message)
{
 8013d88:	b580      	push	{r7, lr}
 8013d8a:	b082      	sub	sp, #8
 8013d8c:	af00      	add	r7, sp, #0
 8013d8e:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&huart1, (uint8_t *)message, (uint16_t)strlen(message), 10);
 8013d90:	6878      	ldr	r0, [r7, #4]
 8013d92:	f7ec faa5 	bl	80002e0 <strlen>
 8013d96:	4603      	mov	r3, r0
 8013d98:	b29a      	uxth	r2, r3
 8013d9a:	230a      	movs	r3, #10
 8013d9c:	6879      	ldr	r1, [r7, #4]
 8013d9e:	4803      	ldr	r0, [pc, #12]	@ (8013dac <uart_log+0x24>)
 8013da0:	f7f8 fd1c 	bl	800c7dc <HAL_UART_Transmit>
}
 8013da4:	bf00      	nop
 8013da6:	3708      	adds	r7, #8
 8013da8:	46bd      	mov	sp, r7
 8013daa:	bd80      	pop	{r7, pc}
 8013dac:	240086bc 	.word	0x240086bc

08013db0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8013db0:	b590      	push	{r4, r7, lr}
 8013db2:	b0af      	sub	sp, #188	@ 0xbc
 8013db4:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8013db6:	f7ec fc81 	bl	80006bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8013dba:	f000 f911 	bl	8013fe0 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8013dbe:	f000 f98b 	bl	80140d8 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8013dc2:	f7ff fed7 	bl	8013b74 <MX_GPIO_Init>
  MX_DMA_Init();
 8013dc6:	f7ff fead 	bl	8013b24 <MX_DMA_Init>
  MX_SAI1_Init();
 8013dca:	f000 fe67 	bl	8014a9c <MX_SAI1_Init>
  MX_USART1_UART_Init();
 8013dce:	f001 f9f9 	bl	80151c4 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8013dd2:	f7ff ff31 	bl	8013c38 <MX_I2C1_Init>
  MX_USB_DEVICE_Init();
 8013dd6:	f001 faab 	bl	8015330 <MX_USB_DEVICE_Init>
  uart_log("boot: before MX_USB_HOST_Init\r\n");
 8013dda:	486f      	ldr	r0, [pc, #444]	@ (8013f98 <main+0x1e8>)
 8013ddc:	f7ff ffd4 	bl	8013d88 <uart_log>
  MX_USB_HOST_Init();
 8013de0:	f001 fafc 	bl	80153dc <MX_USB_HOST_Init>
  uart_log("boot: after MX_USB_HOST_Init\r\n");
 8013de4:	486d      	ldr	r0, [pc, #436]	@ (8013f9c <main+0x1ec>)
 8013de6:	f7ff ffcf 	bl	8013d88 <uart_log>
  /* USER CODE BEGIN 2 */
  char log_buffer[128];
  AudioOut_Init(&hsai_BlockA1);
 8013dea:	486d      	ldr	r0, [pc, #436]	@ (8013fa0 <main+0x1f0>)
 8013dec:	f7ff fd4c 	bl	8013888 <AudioOut_Init>
  AudioIn_Init(&hsai_BlockB1);
 8013df0:	486c      	ldr	r0, [pc, #432]	@ (8013fa4 <main+0x1f4>)
 8013df2:	f7ff fac7 	bl	8013384 <AudioIn_Init>
  bool codec_ok = CS42448_Init(CS42448_I2C_ADDR);
 8013df6:	2048      	movs	r0, #72	@ 0x48
 8013df8:	f7ff fdf8 	bl	80139ec <CS42448_Init>
 8013dfc:	4603      	mov	r3, r0
 8013dfe:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f


  uart_log("SAI1 CS42448 audio start\r\n");
 8013e02:	4869      	ldr	r0, [pc, #420]	@ (8013fa8 <main+0x1f8>)
 8013e04:	f7ff ffc0 	bl	8013d88 <uart_log>
  if (!codec_ok)
 8013e08:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8013e0c:	f083 0301 	eor.w	r3, r3, #1
 8013e10:	b2db      	uxtb	r3, r3
 8013e12:	2b00      	cmp	r3, #0
 8013e14:	d002      	beq.n	8013e1c <main+0x6c>
  {
    uart_log("CS42448 init failed\r\n");
 8013e16:	4865      	ldr	r0, [pc, #404]	@ (8013fac <main+0x1fc>)
 8013e18:	f7ff ffb6 	bl	8013d88 <uart_log>
  }


  AudioOut_Start();
 8013e1c:	f7ff fd5c 	bl	80138d8 <AudioOut_Start>
  (void)HAL_SAI_Receive_DMA(&hsai_BlockB1,
                            (uint8_t *)AudioIn_GetBuffer(),
 8013e20:	f7ff fbc8 	bl	80135b4 <AudioIn_GetBuffer>
 8013e24:	4604      	mov	r4, r0
                            AudioIn_GetBufferSamples());
 8013e26:	f7ff fbf1 	bl	801360c <AudioIn_GetBufferSamples>
 8013e2a:	4603      	mov	r3, r0
  (void)HAL_SAI_Receive_DMA(&hsai_BlockB1,
 8013e2c:	b29b      	uxth	r3, r3
 8013e2e:	461a      	mov	r2, r3
 8013e30:	4621      	mov	r1, r4
 8013e32:	485c      	ldr	r0, [pc, #368]	@ (8013fa4 <main+0x1f4>)
 8013e34:	f7f8 f8cc 	bl	800bfd0 <HAL_SAI_Receive_DMA>
  uart_log("SAI1 DMA started\r\n");
 8013e38:	485d      	ldr	r0, [pc, #372]	@ (8013fb0 <main+0x200>)
 8013e3a:	f7ff ffa5 	bl	8013d88 <uart_log>

  HAL_Delay(200);        // on laisse le DMA dmarrer
 8013e3e:	20c8      	movs	r0, #200	@ 0xc8
 8013e40:	f7ec fcce 	bl	80007e0 <HAL_Delay>
  AudioOut_DebugDump();
 8013e44:	f7ff fc98 	bl	8013778 <AudioOut_DebugDump>
  AudioIn_DebugDump();
 8013e48:	f7ff fb06 	bl	8013458 <AudioIn_DebugDump>
  midi_init();
 8013e4c:	f000 fca6 	bl	801479c <midi_init>
  uart_log("MIDI init done\r\n");
 8013e50:	4858      	ldr	r0, [pc, #352]	@ (8013fb4 <main+0x204>)
 8013e52:	f7ff ff99 	bl	8013d88 <uart_log>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8013e56:	f001 fb1d 	bl	8015494 <MX_USB_HOST_Process>
    midi_host_poll();
 8013e5a:	f000 fde5 	bl	8014a28 <midi_host_poll>
    static uint32_t last_log_tick = 0;
    static uint32_t last_error = 0;
    static uint32_t last_midi_tick = 0;
    static bool midi_note_state = false;

    uint32_t now = HAL_GetTick();
 8013e5e:	f7ec fcb3 	bl	80007c8 <HAL_GetTick>
 8013e62:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98

    if ((now - last_led_tick) >= 500U)
 8013e66:	4b54      	ldr	r3, [pc, #336]	@ (8013fb8 <main+0x208>)
 8013e68:	681b      	ldr	r3, [r3, #0]
 8013e6a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8013e6e:	1ad3      	subs	r3, r2, r3
 8013e70:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8013e74:	d307      	bcc.n	8013e86 <main+0xd6>
    {
      HAL_GPIO_TogglePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin);
 8013e76:	2180      	movs	r1, #128	@ 0x80
 8013e78:	4850      	ldr	r0, [pc, #320]	@ (8013fbc <main+0x20c>)
 8013e7a:	f7ef fe02 	bl	8003a82 <HAL_GPIO_TogglePin>
      last_led_tick = now;
 8013e7e:	4a4e      	ldr	r2, [pc, #312]	@ (8013fb8 <main+0x208>)
 8013e80:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013e84:	6013      	str	r3, [r2, #0]
    }

    /* ===== TEST MIDI : Note ON / OFF toutes les secondes ===== */
    if ((now - last_midi_tick) >= 1000U)
 8013e86:	4b4e      	ldr	r3, [pc, #312]	@ (8013fc0 <main+0x210>)
 8013e88:	681b      	ldr	r3, [r3, #0]
 8013e8a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8013e8e:	1ad3      	subs	r3, r2, r3
 8013e90:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8013e94:	d323      	bcc.n	8013ede <main+0x12e>
    {
      if (!midi_note_state)
 8013e96:	4b4b      	ldr	r3, [pc, #300]	@ (8013fc4 <main+0x214>)
 8013e98:	781b      	ldrb	r3, [r3, #0]
 8013e9a:	f083 0301 	eor.w	r3, r3, #1
 8013e9e:	b2db      	uxtb	r3, r3
 8013ea0:	2b00      	cmp	r3, #0
 8013ea2:	d00c      	beq.n	8013ebe <main+0x10e>
      {
        midi_note_on(MIDI_DEST_USB, 0, 60, 100);  // C4
 8013ea4:	2364      	movs	r3, #100	@ 0x64
 8013ea6:	223c      	movs	r2, #60	@ 0x3c
 8013ea8:	2100      	movs	r1, #0
 8013eaa:	2002      	movs	r0, #2
 8013eac:	f000 fcf9 	bl	80148a2 <midi_note_on>
        uart_log("MIDI Note ON\r\n");
 8013eb0:	4845      	ldr	r0, [pc, #276]	@ (8013fc8 <main+0x218>)
 8013eb2:	f7ff ff69 	bl	8013d88 <uart_log>
        midi_note_state = true;
 8013eb6:	4b43      	ldr	r3, [pc, #268]	@ (8013fc4 <main+0x214>)
 8013eb8:	2201      	movs	r2, #1
 8013eba:	701a      	strb	r2, [r3, #0]
 8013ebc:	e00b      	b.n	8013ed6 <main+0x126>
      }
      else
      {
        midi_note_off(MIDI_DEST_USB, 0, 60, 0);
 8013ebe:	2300      	movs	r3, #0
 8013ec0:	223c      	movs	r2, #60	@ 0x3c
 8013ec2:	2100      	movs	r1, #0
 8013ec4:	2002      	movs	r0, #2
 8013ec6:	f000 fd23 	bl	8014910 <midi_note_off>
        uart_log("MIDI Note OFF\r\n");
 8013eca:	4840      	ldr	r0, [pc, #256]	@ (8013fcc <main+0x21c>)
 8013ecc:	f7ff ff5c 	bl	8013d88 <uart_log>
        midi_note_state = false;
 8013ed0:	4b3c      	ldr	r3, [pc, #240]	@ (8013fc4 <main+0x214>)
 8013ed2:	2200      	movs	r2, #0
 8013ed4:	701a      	strb	r2, [r3, #0]
      }

      last_midi_tick = now;
 8013ed6:	4a3a      	ldr	r2, [pc, #232]	@ (8013fc0 <main+0x210>)
 8013ed8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013edc:	6013      	str	r3, [r2, #0]
    }
    /* ======================================================== */

    if ((now - last_log_tick) >= 1000U)
 8013ede:	4b3c      	ldr	r3, [pc, #240]	@ (8013fd0 <main+0x220>)
 8013ee0:	681b      	ldr	r3, [r3, #0]
 8013ee2:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8013ee6:	1ad3      	subs	r3, r2, r3
 8013ee8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8013eec:	d3b3      	bcc.n	8013e56 <main+0xa6>
    {
      uint32_t error = HAL_SAI_GetError(&hsai_BlockA1);
 8013eee:	482c      	ldr	r0, [pc, #176]	@ (8013fa0 <main+0x1f0>)
 8013ef0:	f7f8 fac4 	bl	800c47c <HAL_SAI_GetError>
 8013ef4:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
      uint32_t half = AudioOut_GetHalfEvents();
 8013ef8:	f7ff fd26 	bl	8013948 <AudioOut_GetHalfEvents>
 8013efc:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
      uint32_t full = AudioOut_GetFullEvents();
 8013f00:	f7ff fd2e 	bl	8013960 <AudioOut_GetFullEvents>
 8013f04:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
      uint32_t rx_half = AudioIn_GetHalfEvents();
 8013f08:	f7ff fb8a 	bl	8013620 <AudioIn_GetHalfEvents>
 8013f0c:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88
      uint32_t rx_full = AudioIn_GetFullEvents();
 8013f10:	f7ff fb92 	bl	8013638 <AudioIn_GetFullEvents>
 8013f14:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84

      uint32_t frames_per_sec = full * 512;  // 512 = AUDIO_BUFFER_FRAMES
 8013f18:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8013f1c:	025b      	lsls	r3, r3, #9
 8013f1e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

      snprintf(log_buffer, sizeof(log_buffer),
               "SAI TX state=%lu err=0x%08lX tx_half=%lu tx_full=%lu rx_half=%lu rx_full=%lu frames/s=%lu\r\n",
               (unsigned long)hsai_BlockA1.State,
 8013f22:	4b1f      	ldr	r3, [pc, #124]	@ (8013fa0 <main+0x1f0>)
 8013f24:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8013f28:	b2db      	uxtb	r3, r3
      snprintf(log_buffer, sizeof(log_buffer),
 8013f2a:	461a      	mov	r2, r3
 8013f2c:	4638      	mov	r0, r7
 8013f2e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8013f32:	9305      	str	r3, [sp, #20]
 8013f34:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8013f38:	9304      	str	r3, [sp, #16]
 8013f3a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8013f3e:	9303      	str	r3, [sp, #12]
 8013f40:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8013f44:	9302      	str	r3, [sp, #8]
 8013f46:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8013f4a:	9301      	str	r3, [sp, #4]
 8013f4c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013f50:	9300      	str	r3, [sp, #0]
 8013f52:	4613      	mov	r3, r2
 8013f54:	4a1f      	ldr	r2, [pc, #124]	@ (8013fd4 <main+0x224>)
 8013f56:	2180      	movs	r1, #128	@ 0x80
 8013f58:	f002 fdd6 	bl	8016b08 <sniprintf>
               (unsigned long)rx_half,
               (unsigned long)rx_full,
               (unsigned long)frames_per_sec);


      if (error != 0U && error != last_error)
 8013f5c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013f60:	2b00      	cmp	r3, #0
 8013f62:	d014      	beq.n	8013f8e <main+0x1de>
 8013f64:	4b1c      	ldr	r3, [pc, #112]	@ (8013fd8 <main+0x228>)
 8013f66:	681b      	ldr	r3, [r3, #0]
 8013f68:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8013f6c:	429a      	cmp	r2, r3
 8013f6e:	d00e      	beq.n	8013f8e <main+0x1de>
      {
        snprintf(log_buffer, sizeof(log_buffer),
 8013f70:	4638      	mov	r0, r7
 8013f72:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013f76:	4a19      	ldr	r2, [pc, #100]	@ (8013fdc <main+0x22c>)
 8013f78:	2180      	movs	r1, #128	@ 0x80
 8013f7a:	f002 fdc5 	bl	8016b08 <sniprintf>
                 "SAI error detected: 0x%08lX\r\n", (unsigned long)error);
        uart_log(log_buffer);
 8013f7e:	463b      	mov	r3, r7
 8013f80:	4618      	mov	r0, r3
 8013f82:	f7ff ff01 	bl	8013d88 <uart_log>
        last_error = error;
 8013f86:	4a14      	ldr	r2, [pc, #80]	@ (8013fd8 <main+0x228>)
 8013f88:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013f8c:	6013      	str	r3, [r2, #0]
      }

      last_log_tick = now;
 8013f8e:	4a10      	ldr	r2, [pc, #64]	@ (8013fd0 <main+0x220>)
 8013f90:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013f94:	6013      	str	r3, [r2, #0]
  {
 8013f96:	e75e      	b.n	8013e56 <main+0xa6>
 8013f98:	08017400 	.word	0x08017400
 8013f9c:	08017420 	.word	0x08017420
 8013fa0:	24008494 	.word	0x24008494
 8013fa4:	2400852c 	.word	0x2400852c
 8013fa8:	08017440 	.word	0x08017440
 8013fac:	0801745c 	.word	0x0801745c
 8013fb0:	08017474 	.word	0x08017474
 8013fb4:	08017488 	.word	0x08017488
 8013fb8:	24008238 	.word	0x24008238
 8013fbc:	58021c00 	.word	0x58021c00
 8013fc0:	2400823c 	.word	0x2400823c
 8013fc4:	24008240 	.word	0x24008240
 8013fc8:	0801749c 	.word	0x0801749c
 8013fcc:	080174ac 	.word	0x080174ac
 8013fd0:	24008244 	.word	0x24008244
 8013fd4:	080174bc 	.word	0x080174bc
 8013fd8:	24008248 	.word	0x24008248
 8013fdc:	08017518 	.word	0x08017518

08013fe0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8013fe0:	b580      	push	{r7, lr}
 8013fe2:	b09c      	sub	sp, #112	@ 0x70
 8013fe4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8013fe6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8013fea:	224c      	movs	r2, #76	@ 0x4c
 8013fec:	2100      	movs	r1, #0
 8013fee:	4618      	mov	r0, r3
 8013ff0:	f002 fdc0 	bl	8016b74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8013ff4:	1d3b      	adds	r3, r7, #4
 8013ff6:	2220      	movs	r2, #32
 8013ff8:	2100      	movs	r1, #0
 8013ffa:	4618      	mov	r0, r3
 8013ffc:	f002 fdba 	bl	8016b74 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8014000:	2002      	movs	r0, #2
 8014002:	f7f3 fec7 	bl	8007d94 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8014006:	2300      	movs	r3, #0
 8014008:	603b      	str	r3, [r7, #0]
 801400a:	4b31      	ldr	r3, [pc, #196]	@ (80140d0 <SystemClock_Config+0xf0>)
 801400c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801400e:	4a30      	ldr	r2, [pc, #192]	@ (80140d0 <SystemClock_Config+0xf0>)
 8014010:	f023 0301 	bic.w	r3, r3, #1
 8014014:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8014016:	4b2e      	ldr	r3, [pc, #184]	@ (80140d0 <SystemClock_Config+0xf0>)
 8014018:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801401a:	f003 0301 	and.w	r3, r3, #1
 801401e:	603b      	str	r3, [r7, #0]
 8014020:	4b2c      	ldr	r3, [pc, #176]	@ (80140d4 <SystemClock_Config+0xf4>)
 8014022:	699b      	ldr	r3, [r3, #24]
 8014024:	4a2b      	ldr	r2, [pc, #172]	@ (80140d4 <SystemClock_Config+0xf4>)
 8014026:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 801402a:	6193      	str	r3, [r2, #24]
 801402c:	4b29      	ldr	r3, [pc, #164]	@ (80140d4 <SystemClock_Config+0xf4>)
 801402e:	699b      	ldr	r3, [r3, #24]
 8014030:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8014034:	603b      	str	r3, [r7, #0]
 8014036:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8014038:	bf00      	nop
 801403a:	4b26      	ldr	r3, [pc, #152]	@ (80140d4 <SystemClock_Config+0xf4>)
 801403c:	699b      	ldr	r3, [r3, #24]
 801403e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8014042:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8014046:	d1f8      	bne.n	801403a <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8014048:	2321      	movs	r3, #33	@ 0x21
 801404a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 801404c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8014050:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8014052:	2301      	movs	r3, #1
 8014054:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8014056:	2302      	movs	r3, #2
 8014058:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 801405a:	2302      	movs	r3, #2
 801405c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 801405e:	2305      	movs	r3, #5
 8014060:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 160;
 8014062:	23a0      	movs	r3, #160	@ 0xa0
 8014064:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8014066:	2302      	movs	r3, #2
 8014068:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 801406a:	2304      	movs	r3, #4
 801406c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 801406e:	2302      	movs	r3, #2
 8014070:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8014072:	2308      	movs	r3, #8
 8014074:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8014076:	2300      	movs	r3, #0
 8014078:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 801407a:	2300      	movs	r3, #0
 801407c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 801407e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8014082:	4618      	mov	r0, r3
 8014084:	f7f3 fed0 	bl	8007e28 <HAL_RCC_OscConfig>
 8014088:	4603      	mov	r3, r0
 801408a:	2b00      	cmp	r3, #0
 801408c:	d001      	beq.n	8014092 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 801408e:	f000 f89b 	bl	80141c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8014092:	233f      	movs	r3, #63	@ 0x3f
 8014094:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8014096:	2303      	movs	r3, #3
 8014098:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 801409a:	2300      	movs	r3, #0
 801409c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 801409e:	2308      	movs	r3, #8
 80140a0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80140a2:	2340      	movs	r3, #64	@ 0x40
 80140a4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80140a6:	2340      	movs	r3, #64	@ 0x40
 80140a8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80140aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80140ae:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80140b0:	2340      	movs	r3, #64	@ 0x40
 80140b2:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80140b4:	1d3b      	adds	r3, r7, #4
 80140b6:	2102      	movs	r1, #2
 80140b8:	4618      	mov	r0, r3
 80140ba:	f7f4 fb0f 	bl	80086dc <HAL_RCC_ClockConfig>
 80140be:	4603      	mov	r3, r0
 80140c0:	2b00      	cmp	r3, #0
 80140c2:	d001      	beq.n	80140c8 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 80140c4:	f000 f880 	bl	80141c8 <Error_Handler>
  }
}
 80140c8:	bf00      	nop
 80140ca:	3770      	adds	r7, #112	@ 0x70
 80140cc:	46bd      	mov	sp, r7
 80140ce:	bd80      	pop	{r7, pc}
 80140d0:	58000400 	.word	0x58000400
 80140d4:	58024800 	.word	0x58024800

080140d8 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80140d8:	b580      	push	{r7, lr}
 80140da:	b0b0      	sub	sp, #192	@ 0xc0
 80140dc:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80140de:	463b      	mov	r3, r7
 80140e0:	22c0      	movs	r2, #192	@ 0xc0
 80140e2:	2100      	movs	r1, #0
 80140e4:	4618      	mov	r0, r3
 80140e6:	f002 fd45 	bl	8016b74 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 80140ea:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80140ee:	f04f 0300 	mov.w	r3, #0
 80140f2:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL3.PLL3M = 25;
 80140f6:	2319      	movs	r3, #25
 80140f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  PeriphClkInitStruct.PLL3.PLL3N = 491;
 80140fa:	f240 13eb 	movw	r3, #491	@ 0x1eb
 80140fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.PLL3.PLL3P = 40;
 8014100:	2328      	movs	r3, #40	@ 0x28
 8014102:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.PLL3.PLL3Q = 2;
 8014104:	2302      	movs	r3, #2
 8014106:	637b      	str	r3, [r7, #52]	@ 0x34
  PeriphClkInitStruct.PLL3.PLL3R = 2;
 8014108:	2302      	movs	r3, #2
 801410a:	63bb      	str	r3, [r7, #56]	@ 0x38
  PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_0;
 801410c:	2300      	movs	r3, #0
 801410e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 8014110:	2300      	movs	r3, #0
 8014112:	643b      	str	r3, [r7, #64]	@ 0x40
  PeriphClkInitStruct.PLL3.PLL3FRACN = 4260;
 8014114:	f241 03a4 	movw	r3, #4260	@ 0x10a4
 8014118:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL3;
 801411a:	2302      	movs	r3, #2
 801411c:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 801411e:	463b      	mov	r3, r7
 8014120:	4618      	mov	r0, r3
 8014122:	f7f4 fe67 	bl	8008df4 <HAL_RCCEx_PeriphCLKConfig>
 8014126:	4603      	mov	r3, r0
 8014128:	2b00      	cmp	r3, #0
 801412a:	d001      	beq.n	8014130 <PeriphCommonClock_Config+0x58>
  {
    Error_Handler();
 801412c:	f000 f84c 	bl	80141c8 <Error_Handler>
  }
}
 8014130:	bf00      	nop
 8014132:	37c0      	adds	r7, #192	@ 0xc0
 8014134:	46bd      	mov	sp, r7
 8014136:	bd80      	pop	{r7, pc}

08014138 <HAL_SAI_TxHalfCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8014138:	b580      	push	{r7, lr}
 801413a:	b082      	sub	sp, #8
 801413c:	af00      	add	r7, sp, #0
 801413e:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_A)
 8014140:	687b      	ldr	r3, [r7, #4]
 8014142:	681b      	ldr	r3, [r3, #0]
 8014144:	4a04      	ldr	r2, [pc, #16]	@ (8014158 <HAL_SAI_TxHalfCpltCallback+0x20>)
 8014146:	4293      	cmp	r3, r2
 8014148:	d101      	bne.n	801414e <HAL_SAI_TxHalfCpltCallback+0x16>
  {
    AudioOut_ProcessHalf();
 801414a:	f7ff fbdb 	bl	8013904 <AudioOut_ProcessHalf>
  }
}
 801414e:	bf00      	nop
 8014150:	3708      	adds	r7, #8
 8014152:	46bd      	mov	sp, r7
 8014154:	bd80      	pop	{r7, pc}
 8014156:	bf00      	nop
 8014158:	40015804 	.word	0x40015804

0801415c <HAL_SAI_TxCpltCallback>:

void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 801415c:	b580      	push	{r7, lr}
 801415e:	b082      	sub	sp, #8
 8014160:	af00      	add	r7, sp, #0
 8014162:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_A)
 8014164:	687b      	ldr	r3, [r7, #4]
 8014166:	681b      	ldr	r3, [r3, #0]
 8014168:	4a04      	ldr	r2, [pc, #16]	@ (801417c <HAL_SAI_TxCpltCallback+0x20>)
 801416a:	4293      	cmp	r3, r2
 801416c:	d101      	bne.n	8014172 <HAL_SAI_TxCpltCallback+0x16>
  {
    AudioOut_ProcessFull();
 801416e:	f7ff fbd9 	bl	8013924 <AudioOut_ProcessFull>
  }
}
 8014172:	bf00      	nop
 8014174:	3708      	adds	r7, #8
 8014176:	46bd      	mov	sp, r7
 8014178:	bd80      	pop	{r7, pc}
 801417a:	bf00      	nop
 801417c:	40015804 	.word	0x40015804

08014180 <HAL_SAI_RxHalfCpltCallback>:

void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8014180:	b580      	push	{r7, lr}
 8014182:	b082      	sub	sp, #8
 8014184:	af00      	add	r7, sp, #0
 8014186:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_B)
 8014188:	687b      	ldr	r3, [r7, #4]
 801418a:	681b      	ldr	r3, [r3, #0]
 801418c:	4a04      	ldr	r2, [pc, #16]	@ (80141a0 <HAL_SAI_RxHalfCpltCallback+0x20>)
 801418e:	4293      	cmp	r3, r2
 8014190:	d101      	bne.n	8014196 <HAL_SAI_RxHalfCpltCallback+0x16>
  {
    AudioIn_ProcessHalf();
 8014192:	f7ff f921 	bl	80133d8 <AudioIn_ProcessHalf>
  }
}
 8014196:	bf00      	nop
 8014198:	3708      	adds	r7, #8
 801419a:	46bd      	mov	sp, r7
 801419c:	bd80      	pop	{r7, pc}
 801419e:	bf00      	nop
 80141a0:	40015824 	.word	0x40015824

080141a4 <HAL_SAI_RxCpltCallback>:

void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 80141a4:	b580      	push	{r7, lr}
 80141a6:	b082      	sub	sp, #8
 80141a8:	af00      	add	r7, sp, #0
 80141aa:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_B)
 80141ac:	687b      	ldr	r3, [r7, #4]
 80141ae:	681b      	ldr	r3, [r3, #0]
 80141b0:	4a04      	ldr	r2, [pc, #16]	@ (80141c4 <HAL_SAI_RxCpltCallback+0x20>)
 80141b2:	4293      	cmp	r3, r2
 80141b4:	d101      	bne.n	80141ba <HAL_SAI_RxCpltCallback+0x16>
  {
    AudioIn_ProcessFull();
 80141b6:	f7ff f92f 	bl	8013418 <AudioIn_ProcessFull>
  }
}
 80141ba:	bf00      	nop
 80141bc:	3708      	adds	r7, #8
 80141be:	46bd      	mov	sp, r7
 80141c0:	bd80      	pop	{r7, pc}
 80141c2:	bf00      	nop
 80141c4:	40015824 	.word	0x40015824

080141c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80141c8:	b480      	push	{r7}
 80141ca:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80141cc:	b672      	cpsid	i
}
 80141ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80141d0:	bf00      	nop
 80141d2:	e7fd      	b.n	80141d0 <Error_Handler+0x8>

080141d4 <midi_enter_critical>:
static volatile uint16_t midi_usb_rx_count = 0U;
static volatile uint16_t midi_usb_rx_high_water = 0U;

static volatile bool midi_usb_tx_kick = false;

static inline uint32_t midi_enter_critical(void) {
 80141d4:	b480      	push	{r7}
 80141d6:	b083      	sub	sp, #12
 80141d8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80141da:	f3ef 8310 	mrs	r3, PRIMASK
 80141de:	603b      	str	r3, [r7, #0]
  return(result);
 80141e0:	683b      	ldr	r3, [r7, #0]
  uint32_t primask = __get_PRIMASK();
 80141e2:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 80141e4:	b672      	cpsid	i
}
 80141e6:	bf00      	nop
  __disable_irq();
  return primask;
 80141e8:	687b      	ldr	r3, [r7, #4]
}
 80141ea:	4618      	mov	r0, r3
 80141ec:	370c      	adds	r7, #12
 80141ee:	46bd      	mov	sp, r7
 80141f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141f4:	4770      	bx	lr

080141f6 <midi_exit_critical>:

static inline void midi_exit_critical(uint32_t primask) {
 80141f6:	b480      	push	{r7}
 80141f8:	b085      	sub	sp, #20
 80141fa:	af00      	add	r7, sp, #0
 80141fc:	6078      	str	r0, [r7, #4]
 80141fe:	687b      	ldr	r3, [r7, #4]
 8014200:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8014202:	68fb      	ldr	r3, [r7, #12]
 8014204:	f383 8810 	msr	PRIMASK, r3
}
 8014208:	bf00      	nop
  __set_PRIMASK(primask);
}
 801420a:	bf00      	nop
 801420c:	3714      	adds	r7, #20
 801420e:	46bd      	mov	sp, r7
 8014210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014214:	4770      	bx	lr

08014216 <midi_in_isr>:

static inline bool midi_in_isr(void) {
 8014216:	b480      	push	{r7}
 8014218:	b083      	sub	sp, #12
 801421a:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801421c:	f3ef 8305 	mrs	r3, IPSR
 8014220:	607b      	str	r3, [r7, #4]
  return(result);
 8014222:	687b      	ldr	r3, [r7, #4]
  return (__get_IPSR() != 0U);
 8014224:	2b00      	cmp	r3, #0
 8014226:	bf14      	ite	ne
 8014228:	2301      	movne	r3, #1
 801422a:	2300      	moveq	r3, #0
 801422c:	b2db      	uxtb	r3, r3
}
 801422e:	4618      	mov	r0, r3
 8014230:	370c      	adds	r7, #12
 8014232:	46bd      	mov	sp, r7
 8014234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014238:	4770      	bx	lr
	...

0801423c <usb_device_ready>:
static void midi_send(midi_dest_t dest, const uint8_t *msg, size_t len);
static void backend_usb_device_send(const uint8_t *msg, size_t len);
static void backend_usb_host_send(const uint8_t *msg, size_t len) __attribute__((unused));
static void backend_din_send(const uint8_t *msg, size_t len);

static bool usb_device_ready(void) {
 801423c:	b580      	push	{r7, lr}
 801423e:	af00      	add	r7, sp, #0
  return (USBD_MIDI_GetState(&hUsbDeviceFS) == MIDI_IDLE);
 8014240:	4805      	ldr	r0, [pc, #20]	@ (8014258 <usb_device_ready+0x1c>)
 8014242:	f7fc f88d 	bl	8010360 <USBD_MIDI_GetState>
 8014246:	4603      	mov	r3, r0
 8014248:	2b00      	cmp	r3, #0
 801424a:	bf0c      	ite	eq
 801424c:	2301      	moveq	r3, #1
 801424e:	2300      	movne	r3, #0
 8014250:	b2db      	uxtb	r3, r3
}
 8014252:	4618      	mov	r0, r3
 8014254:	bd80      	pop	{r7, pc}
 8014256:	bf00      	nop
 8014258:	24008750 	.word	0x24008750

0801425c <usb_device_send_packets>:

static bool usb_device_send_packets(const uint8_t *buffer, uint16_t bytes_len) {
 801425c:	b580      	push	{r7, lr}
 801425e:	b082      	sub	sp, #8
 8014260:	af00      	add	r7, sp, #0
 8014262:	6078      	str	r0, [r7, #4]
 8014264:	460b      	mov	r3, r1
 8014266:	807b      	strh	r3, [r7, #2]
  if (!usb_device_ready()) {
 8014268:	f7ff ffe8 	bl	801423c <usb_device_ready>
 801426c:	4603      	mov	r3, r0
 801426e:	f083 0301 	eor.w	r3, r3, #1
 8014272:	b2db      	uxtb	r3, r3
 8014274:	2b00      	cmp	r3, #0
 8014276:	d001      	beq.n	801427c <usb_device_send_packets+0x20>
    return false;
 8014278:	2300      	movs	r3, #0
 801427a:	e006      	b.n	801428a <usb_device_send_packets+0x2e>
  }

  USBD_MIDI_SendPackets(&hUsbDeviceFS, (uint8_t *)buffer, bytes_len);
 801427c:	887b      	ldrh	r3, [r7, #2]
 801427e:	461a      	mov	r2, r3
 8014280:	6879      	ldr	r1, [r7, #4]
 8014282:	4804      	ldr	r0, [pc, #16]	@ (8014294 <usb_device_send_packets+0x38>)
 8014284:	f7fc f87a 	bl	801037c <USBD_MIDI_SendPackets>
  return true;
 8014288:	2301      	movs	r3, #1
}
 801428a:	4618      	mov	r0, r3
 801428c:	3708      	adds	r7, #8
 801428e:	46bd      	mov	sp, r7
 8014290:	bd80      	pop	{r7, pc}
 8014292:	bf00      	nop
 8014294:	24008750 	.word	0x24008750

08014298 <usb_tx_queue_push>:

static bool usb_tx_queue_push(const uint8_t packet[4]) {
 8014298:	b580      	push	{r7, lr}
 801429a:	b084      	sub	sp, #16
 801429c:	af00      	add	r7, sp, #0
 801429e:	6078      	str	r0, [r7, #4]
  uint32_t primask = midi_enter_critical();
 80142a0:	f7ff ff98 	bl	80141d4 <midi_enter_critical>
 80142a4:	60f8      	str	r0, [r7, #12]
  if (midi_usb_tx_count >= MIDI_USB_TX_QUEUE_LEN) {
 80142a6:	4b2e      	ldr	r3, [pc, #184]	@ (8014360 <usb_tx_queue_push+0xc8>)
 80142a8:	881b      	ldrh	r3, [r3, #0]
 80142aa:	b29b      	uxth	r3, r3
 80142ac:	2b7f      	cmp	r3, #127	@ 0x7f
 80142ae:	d904      	bls.n	80142ba <usb_tx_queue_push+0x22>
#if MIDI_MB_DROP_OLDEST
    midi_usb_tx_tail = (uint16_t)((midi_usb_tx_tail + 1U) % MIDI_USB_TX_QUEUE_LEN);
    midi_usb_tx_count--;
#else
    midi_exit_critical(primask);
 80142b0:	68f8      	ldr	r0, [r7, #12]
 80142b2:	f7ff ffa0 	bl	80141f6 <midi_exit_critical>
    return false;
 80142b6:	2300      	movs	r3, #0
 80142b8:	e04e      	b.n	8014358 <usb_tx_queue_push+0xc0>
#endif
  }

  midi_usb_tx_queue[midi_usb_tx_head].bytes[0] = packet[0];
 80142ba:	4b2a      	ldr	r3, [pc, #168]	@ (8014364 <usb_tx_queue_push+0xcc>)
 80142bc:	881b      	ldrh	r3, [r3, #0]
 80142be:	b29b      	uxth	r3, r3
 80142c0:	461a      	mov	r2, r3
 80142c2:	687b      	ldr	r3, [r7, #4]
 80142c4:	7819      	ldrb	r1, [r3, #0]
 80142c6:	4b28      	ldr	r3, [pc, #160]	@ (8014368 <usb_tx_queue_push+0xd0>)
 80142c8:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
  midi_usb_tx_queue[midi_usb_tx_head].bytes[1] = packet[1];
 80142cc:	687b      	ldr	r3, [r7, #4]
 80142ce:	3301      	adds	r3, #1
 80142d0:	4a24      	ldr	r2, [pc, #144]	@ (8014364 <usb_tx_queue_push+0xcc>)
 80142d2:	8812      	ldrh	r2, [r2, #0]
 80142d4:	b292      	uxth	r2, r2
 80142d6:	4610      	mov	r0, r2
 80142d8:	7819      	ldrb	r1, [r3, #0]
 80142da:	4a23      	ldr	r2, [pc, #140]	@ (8014368 <usb_tx_queue_push+0xd0>)
 80142dc:	0083      	lsls	r3, r0, #2
 80142de:	4413      	add	r3, r2
 80142e0:	460a      	mov	r2, r1
 80142e2:	705a      	strb	r2, [r3, #1]
  midi_usb_tx_queue[midi_usb_tx_head].bytes[2] = packet[2];
 80142e4:	687b      	ldr	r3, [r7, #4]
 80142e6:	3302      	adds	r3, #2
 80142e8:	4a1e      	ldr	r2, [pc, #120]	@ (8014364 <usb_tx_queue_push+0xcc>)
 80142ea:	8812      	ldrh	r2, [r2, #0]
 80142ec:	b292      	uxth	r2, r2
 80142ee:	4610      	mov	r0, r2
 80142f0:	7819      	ldrb	r1, [r3, #0]
 80142f2:	4a1d      	ldr	r2, [pc, #116]	@ (8014368 <usb_tx_queue_push+0xd0>)
 80142f4:	0083      	lsls	r3, r0, #2
 80142f6:	4413      	add	r3, r2
 80142f8:	460a      	mov	r2, r1
 80142fa:	709a      	strb	r2, [r3, #2]
  midi_usb_tx_queue[midi_usb_tx_head].bytes[3] = packet[3];
 80142fc:	687b      	ldr	r3, [r7, #4]
 80142fe:	3303      	adds	r3, #3
 8014300:	4a18      	ldr	r2, [pc, #96]	@ (8014364 <usb_tx_queue_push+0xcc>)
 8014302:	8812      	ldrh	r2, [r2, #0]
 8014304:	b292      	uxth	r2, r2
 8014306:	4610      	mov	r0, r2
 8014308:	7819      	ldrb	r1, [r3, #0]
 801430a:	4a17      	ldr	r2, [pc, #92]	@ (8014368 <usb_tx_queue_push+0xd0>)
 801430c:	0083      	lsls	r3, r0, #2
 801430e:	4413      	add	r3, r2
 8014310:	460a      	mov	r2, r1
 8014312:	70da      	strb	r2, [r3, #3]

  midi_usb_tx_head = (uint16_t)((midi_usb_tx_head + 1U) % MIDI_USB_TX_QUEUE_LEN);
 8014314:	4b13      	ldr	r3, [pc, #76]	@ (8014364 <usb_tx_queue_push+0xcc>)
 8014316:	881b      	ldrh	r3, [r3, #0]
 8014318:	b29b      	uxth	r3, r3
 801431a:	3301      	adds	r3, #1
 801431c:	b29b      	uxth	r3, r3
 801431e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8014322:	b29a      	uxth	r2, r3
 8014324:	4b0f      	ldr	r3, [pc, #60]	@ (8014364 <usb_tx_queue_push+0xcc>)
 8014326:	801a      	strh	r2, [r3, #0]
  midi_usb_tx_count++;
 8014328:	4b0d      	ldr	r3, [pc, #52]	@ (8014360 <usb_tx_queue_push+0xc8>)
 801432a:	881b      	ldrh	r3, [r3, #0]
 801432c:	b29b      	uxth	r3, r3
 801432e:	3301      	adds	r3, #1
 8014330:	b29a      	uxth	r2, r3
 8014332:	4b0b      	ldr	r3, [pc, #44]	@ (8014360 <usb_tx_queue_push+0xc8>)
 8014334:	801a      	strh	r2, [r3, #0]
  if (midi_usb_tx_count > midi_usb_tx_high_water) {
 8014336:	4b0a      	ldr	r3, [pc, #40]	@ (8014360 <usb_tx_queue_push+0xc8>)
 8014338:	881b      	ldrh	r3, [r3, #0]
 801433a:	b29a      	uxth	r2, r3
 801433c:	4b0b      	ldr	r3, [pc, #44]	@ (801436c <usb_tx_queue_push+0xd4>)
 801433e:	881b      	ldrh	r3, [r3, #0]
 8014340:	b29b      	uxth	r3, r3
 8014342:	429a      	cmp	r2, r3
 8014344:	d904      	bls.n	8014350 <usb_tx_queue_push+0xb8>
    midi_usb_tx_high_water = midi_usb_tx_count;
 8014346:	4b06      	ldr	r3, [pc, #24]	@ (8014360 <usb_tx_queue_push+0xc8>)
 8014348:	881b      	ldrh	r3, [r3, #0]
 801434a:	b29a      	uxth	r2, r3
 801434c:	4b07      	ldr	r3, [pc, #28]	@ (801436c <usb_tx_queue_push+0xd4>)
 801434e:	801a      	strh	r2, [r3, #0]
  }
  midi_exit_critical(primask);
 8014350:	68f8      	ldr	r0, [r7, #12]
 8014352:	f7ff ff50 	bl	80141f6 <midi_exit_critical>
  return true;
 8014356:	2301      	movs	r3, #1
}
 8014358:	4618      	mov	r0, r3
 801435a:	3710      	adds	r7, #16
 801435c:	46bd      	mov	sp, r7
 801435e:	bd80      	pop	{r7, pc}
 8014360:	24008484 	.word	0x24008484
 8014364:	24008480 	.word	0x24008480
 8014368:	24008280 	.word	0x24008280
 801436c:	24008486 	.word	0x24008486

08014370 <usb_tx_queue_pop>:

static bool usb_tx_queue_pop(midi_usb_packet_t *out) {
 8014370:	b580      	push	{r7, lr}
 8014372:	b084      	sub	sp, #16
 8014374:	af00      	add	r7, sp, #0
 8014376:	6078      	str	r0, [r7, #4]
  uint32_t primask = midi_enter_critical();
 8014378:	f7ff ff2c 	bl	80141d4 <midi_enter_critical>
 801437c:	60f8      	str	r0, [r7, #12]
  if (midi_usb_tx_count == 0U) {
 801437e:	4b16      	ldr	r3, [pc, #88]	@ (80143d8 <usb_tx_queue_pop+0x68>)
 8014380:	881b      	ldrh	r3, [r3, #0]
 8014382:	b29b      	uxth	r3, r3
 8014384:	2b00      	cmp	r3, #0
 8014386:	d104      	bne.n	8014392 <usb_tx_queue_pop+0x22>
    midi_exit_critical(primask);
 8014388:	68f8      	ldr	r0, [r7, #12]
 801438a:	f7ff ff34 	bl	80141f6 <midi_exit_critical>
    return false;
 801438e:	2300      	movs	r3, #0
 8014390:	e01d      	b.n	80143ce <usb_tx_queue_pop+0x5e>
  }

  *out = midi_usb_tx_queue[midi_usb_tx_tail];
 8014392:	4b12      	ldr	r3, [pc, #72]	@ (80143dc <usb_tx_queue_pop+0x6c>)
 8014394:	881b      	ldrh	r3, [r3, #0]
 8014396:	b29b      	uxth	r3, r3
 8014398:	6879      	ldr	r1, [r7, #4]
 801439a:	4a11      	ldr	r2, [pc, #68]	@ (80143e0 <usb_tx_queue_pop+0x70>)
 801439c:	009b      	lsls	r3, r3, #2
 801439e:	4413      	add	r3, r2
 80143a0:	6818      	ldr	r0, [r3, #0]
 80143a2:	6008      	str	r0, [r1, #0]
  midi_usb_tx_tail = (uint16_t)((midi_usb_tx_tail + 1U) % MIDI_USB_TX_QUEUE_LEN);
 80143a4:	4b0d      	ldr	r3, [pc, #52]	@ (80143dc <usb_tx_queue_pop+0x6c>)
 80143a6:	881b      	ldrh	r3, [r3, #0]
 80143a8:	b29b      	uxth	r3, r3
 80143aa:	3301      	adds	r3, #1
 80143ac:	b29b      	uxth	r3, r3
 80143ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80143b2:	b29a      	uxth	r2, r3
 80143b4:	4b09      	ldr	r3, [pc, #36]	@ (80143dc <usb_tx_queue_pop+0x6c>)
 80143b6:	801a      	strh	r2, [r3, #0]
  midi_usb_tx_count--;
 80143b8:	4b07      	ldr	r3, [pc, #28]	@ (80143d8 <usb_tx_queue_pop+0x68>)
 80143ba:	881b      	ldrh	r3, [r3, #0]
 80143bc:	b29b      	uxth	r3, r3
 80143be:	3b01      	subs	r3, #1
 80143c0:	b29a      	uxth	r2, r3
 80143c2:	4b05      	ldr	r3, [pc, #20]	@ (80143d8 <usb_tx_queue_pop+0x68>)
 80143c4:	801a      	strh	r2, [r3, #0]
  midi_exit_critical(primask);
 80143c6:	68f8      	ldr	r0, [r7, #12]
 80143c8:	f7ff ff15 	bl	80141f6 <midi_exit_critical>
  return true;
 80143cc:	2301      	movs	r3, #1
}
 80143ce:	4618      	mov	r0, r3
 80143d0:	3710      	adds	r7, #16
 80143d2:	46bd      	mov	sp, r7
 80143d4:	bd80      	pop	{r7, pc}
 80143d6:	bf00      	nop
 80143d8:	24008484 	.word	0x24008484
 80143dc:	24008482 	.word	0x24008482
 80143e0:	24008280 	.word	0x24008280

080143e4 <midi_usb_try_flush>:
  midi_usb_rx_count--;
  midi_exit_critical(primask);
  return true;
}

static void midi_usb_try_flush(void) {
 80143e4:	b580      	push	{r7, lr}
 80143e6:	b092      	sub	sp, #72	@ 0x48
 80143e8:	af00      	add	r7, sp, #0
  uint8_t buffer[4U * MIDI_USB_MAX_BURST];
  uint16_t packets = 0U;
 80143ea:	2300      	movs	r3, #0
 80143ec:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  if (midi_in_isr()) {
 80143f0:	f7ff ff11 	bl	8014216 <midi_in_isr>
 80143f4:	4603      	mov	r3, r0
 80143f6:	2b00      	cmp	r3, #0
 80143f8:	d142      	bne.n	8014480 <midi_usb_try_flush+0x9c>
    return;
  }

  if (!usb_device_ready()) {
 80143fa:	f7ff ff1f 	bl	801423c <usb_device_ready>
 80143fe:	4603      	mov	r3, r0
 8014400:	f083 0301 	eor.w	r3, r3, #1
 8014404:	b2db      	uxtb	r3, r3
 8014406:	2b00      	cmp	r3, #0
 8014408:	d13c      	bne.n	8014484 <midi_usb_try_flush+0xa0>
    return;
  }

  while (packets < MIDI_USB_MAX_BURST) {
 801440a:	e015      	b.n	8014438 <midi_usb_try_flush+0x54>
    midi_usb_packet_t packet;
    if (!usb_tx_queue_pop(&packet)) {
 801440c:	463b      	mov	r3, r7
 801440e:	4618      	mov	r0, r3
 8014410:	f7ff ffae 	bl	8014370 <usb_tx_queue_pop>
 8014414:	4603      	mov	r3, r0
 8014416:	f083 0301 	eor.w	r3, r3, #1
 801441a:	b2db      	uxtb	r3, r3
 801441c:	2b00      	cmp	r3, #0
 801441e:	d110      	bne.n	8014442 <midi_usb_try_flush+0x5e>
      break;
    }
    memcpy(&buffer[packets * 4U], packet.bytes, 4U);
 8014420:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8014424:	009b      	lsls	r3, r3, #2
 8014426:	1d3a      	adds	r2, r7, #4
 8014428:	4413      	add	r3, r2
 801442a:	683a      	ldr	r2, [r7, #0]
 801442c:	601a      	str	r2, [r3, #0]
    packets++;
 801442e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8014432:	3301      	adds	r3, #1
 8014434:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  while (packets < MIDI_USB_MAX_BURST) {
 8014438:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801443c:	2b0f      	cmp	r3, #15
 801443e:	d9e5      	bls.n	801440c <midi_usb_try_flush+0x28>
 8014440:	e000      	b.n	8014444 <midi_usb_try_flush+0x60>
      break;
 8014442:	bf00      	nop
  }

  if (packets == 0U) {
 8014444:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8014448:	2b00      	cmp	r3, #0
 801444a:	d01d      	beq.n	8014488 <midi_usb_try_flush+0xa4>
    return;
  }

  if (usb_device_send_packets(buffer, (uint16_t)(packets * 4U))) {
 801444c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8014450:	009b      	lsls	r3, r3, #2
 8014452:	b29a      	uxth	r2, r3
 8014454:	1d3b      	adds	r3, r7, #4
 8014456:	4611      	mov	r1, r2
 8014458:	4618      	mov	r0, r3
 801445a:	f7ff feff 	bl	801425c <usb_device_send_packets>
 801445e:	4603      	mov	r3, r0
 8014460:	2b00      	cmp	r3, #0
 8014462:	d005      	beq.n	8014470 <midi_usb_try_flush+0x8c>
    midi_tx_stats.tx_sent_batched++;
 8014464:	4b0a      	ldr	r3, [pc, #40]	@ (8014490 <midi_usb_try_flush+0xac>)
 8014466:	685b      	ldr	r3, [r3, #4]
 8014468:	3301      	adds	r3, #1
 801446a:	4a09      	ldr	r2, [pc, #36]	@ (8014490 <midi_usb_try_flush+0xac>)
 801446c:	6053      	str	r3, [r2, #4]
 801446e:	e00c      	b.n	801448a <midi_usb_try_flush+0xa6>
  } else {
    midi_tx_stats.usb_not_ready_drops += packets;
 8014470:	4b07      	ldr	r3, [pc, #28]	@ (8014490 <midi_usb_try_flush+0xac>)
 8014472:	699a      	ldr	r2, [r3, #24]
 8014474:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8014478:	4413      	add	r3, r2
 801447a:	4a05      	ldr	r2, [pc, #20]	@ (8014490 <midi_usb_try_flush+0xac>)
 801447c:	6193      	str	r3, [r2, #24]
 801447e:	e004      	b.n	801448a <midi_usb_try_flush+0xa6>
    return;
 8014480:	bf00      	nop
 8014482:	e002      	b.n	801448a <midi_usb_try_flush+0xa6>
    return;
 8014484:	bf00      	nop
 8014486:	e000      	b.n	801448a <midi_usb_try_flush+0xa6>
    return;
 8014488:	bf00      	nop
  }
}
 801448a:	3748      	adds	r7, #72	@ 0x48
 801448c:	46bd      	mov	sp, r7
 801448e:	bd80      	pop	{r7, pc}
 8014490:	2400824c 	.word	0x2400824c

08014494 <usb_device_enqueue_packet>:

/* ====================================================================== */
/*                       TRANSMISSION USB (PROTOCOLE)                     */
/* ====================================================================== */

static void usb_device_enqueue_packet(const uint8_t packet[4]) {
 8014494:	b580      	push	{r7, lr}
 8014496:	b082      	sub	sp, #8
 8014498:	af00      	add	r7, sp, #0
 801449a:	6078      	str	r0, [r7, #4]
  if (!usb_tx_queue_push(packet)) {
 801449c:	6878      	ldr	r0, [r7, #4]
 801449e:	f7ff fefb 	bl	8014298 <usb_tx_queue_push>
 80144a2:	4603      	mov	r3, r0
 80144a4:	f083 0301 	eor.w	r3, r3, #1
 80144a8:	b2db      	uxtb	r3, r3
 80144aa:	2b00      	cmp	r3, #0
 80144ac:	d004      	beq.n	80144b8 <usb_device_enqueue_packet+0x24>
    midi_tx_stats.tx_mb_drops++;
 80144ae:	4b04      	ldr	r3, [pc, #16]	@ (80144c0 <usb_device_enqueue_packet+0x2c>)
 80144b0:	695b      	ldr	r3, [r3, #20]
 80144b2:	3301      	adds	r3, #1
 80144b4:	4a02      	ldr	r2, [pc, #8]	@ (80144c0 <usb_device_enqueue_packet+0x2c>)
 80144b6:	6153      	str	r3, [r2, #20]
  }
}
 80144b8:	bf00      	nop
 80144ba:	3708      	adds	r7, #8
 80144bc:	46bd      	mov	sp, r7
 80144be:	bd80      	pop	{r7, pc}
 80144c0:	2400824c 	.word	0x2400824c

080144c4 <backend_usb_device_send>:

static void backend_usb_device_send(const uint8_t *msg, size_t len) {
 80144c4:	b580      	push	{r7, lr}
 80144c6:	b084      	sub	sp, #16
 80144c8:	af00      	add	r7, sp, #0
 80144ca:	6078      	str	r0, [r7, #4]
 80144cc:	6039      	str	r1, [r7, #0]
  uint8_t packet[4] = {0, 0, 0, 0};
 80144ce:	2300      	movs	r3, #0
 80144d0:	60bb      	str	r3, [r7, #8]
  const uint8_t st = msg[0];
 80144d2:	687b      	ldr	r3, [r7, #4]
 80144d4:	781b      	ldrb	r3, [r3, #0]
 80144d6:	73fb      	strb	r3, [r7, #15]
  const uint8_t cable = (uint8_t)(MIDI_USB_CABLE << 4);
 80144d8:	2300      	movs	r3, #0
 80144da:	73bb      	strb	r3, [r7, #14]

  /* Channel Voice */
  if ((st & 0xF0U) == 0x80U && len >= 3U) {
 80144dc:	7bfb      	ldrb	r3, [r7, #15]
 80144de:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80144e2:	2b80      	cmp	r3, #128	@ 0x80
 80144e4:	d113      	bne.n	801450e <backend_usb_device_send+0x4a>
 80144e6:	683b      	ldr	r3, [r7, #0]
 80144e8:	2b02      	cmp	r3, #2
 80144ea:	d910      	bls.n	801450e <backend_usb_device_send+0x4a>
    packet[0] = (uint8_t)(cable | 0x08U);
 80144ec:	7bbb      	ldrb	r3, [r7, #14]
 80144ee:	f043 0308 	orr.w	r3, r3, #8
 80144f2:	b2db      	uxtb	r3, r3
 80144f4:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 80144f6:	687b      	ldr	r3, [r7, #4]
 80144f8:	781b      	ldrb	r3, [r3, #0]
 80144fa:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 80144fc:	687b      	ldr	r3, [r7, #4]
 80144fe:	3301      	adds	r3, #1
 8014500:	781b      	ldrb	r3, [r3, #0]
 8014502:	72bb      	strb	r3, [r7, #10]
    packet[3] = msg[2];
 8014504:	687b      	ldr	r3, [r7, #4]
 8014506:	3302      	adds	r3, #2
 8014508:	781b      	ldrb	r3, [r3, #0]
 801450a:	72fb      	strb	r3, [r7, #11]
 801450c:	e100      	b.n	8014710 <backend_usb_device_send+0x24c>
  } else if ((st & 0xF0U) == 0x90U && len >= 3U) {
 801450e:	7bfb      	ldrb	r3, [r7, #15]
 8014510:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8014514:	2b90      	cmp	r3, #144	@ 0x90
 8014516:	d113      	bne.n	8014540 <backend_usb_device_send+0x7c>
 8014518:	683b      	ldr	r3, [r7, #0]
 801451a:	2b02      	cmp	r3, #2
 801451c:	d910      	bls.n	8014540 <backend_usb_device_send+0x7c>
    packet[0] = (uint8_t)(cable | 0x09U);
 801451e:	7bbb      	ldrb	r3, [r7, #14]
 8014520:	f043 0309 	orr.w	r3, r3, #9
 8014524:	b2db      	uxtb	r3, r3
 8014526:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 8014528:	687b      	ldr	r3, [r7, #4]
 801452a:	781b      	ldrb	r3, [r3, #0]
 801452c:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 801452e:	687b      	ldr	r3, [r7, #4]
 8014530:	3301      	adds	r3, #1
 8014532:	781b      	ldrb	r3, [r3, #0]
 8014534:	72bb      	strb	r3, [r7, #10]
    packet[3] = msg[2];
 8014536:	687b      	ldr	r3, [r7, #4]
 8014538:	3302      	adds	r3, #2
 801453a:	781b      	ldrb	r3, [r3, #0]
 801453c:	72fb      	strb	r3, [r7, #11]
 801453e:	e0e7      	b.n	8014710 <backend_usb_device_send+0x24c>
  } else if ((st & 0xF0U) == 0xA0U && len >= 3U) {
 8014540:	7bfb      	ldrb	r3, [r7, #15]
 8014542:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8014546:	2ba0      	cmp	r3, #160	@ 0xa0
 8014548:	d113      	bne.n	8014572 <backend_usb_device_send+0xae>
 801454a:	683b      	ldr	r3, [r7, #0]
 801454c:	2b02      	cmp	r3, #2
 801454e:	d910      	bls.n	8014572 <backend_usb_device_send+0xae>
    packet[0] = (uint8_t)(cable | 0x0AU);
 8014550:	7bbb      	ldrb	r3, [r7, #14]
 8014552:	f043 030a 	orr.w	r3, r3, #10
 8014556:	b2db      	uxtb	r3, r3
 8014558:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 801455a:	687b      	ldr	r3, [r7, #4]
 801455c:	781b      	ldrb	r3, [r3, #0]
 801455e:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 8014560:	687b      	ldr	r3, [r7, #4]
 8014562:	3301      	adds	r3, #1
 8014564:	781b      	ldrb	r3, [r3, #0]
 8014566:	72bb      	strb	r3, [r7, #10]
    packet[3] = msg[2];
 8014568:	687b      	ldr	r3, [r7, #4]
 801456a:	3302      	adds	r3, #2
 801456c:	781b      	ldrb	r3, [r3, #0]
 801456e:	72fb      	strb	r3, [r7, #11]
 8014570:	e0ce      	b.n	8014710 <backend_usb_device_send+0x24c>
  } else if ((st & 0xF0U) == 0xB0U && len >= 3U) {
 8014572:	7bfb      	ldrb	r3, [r7, #15]
 8014574:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8014578:	2bb0      	cmp	r3, #176	@ 0xb0
 801457a:	d113      	bne.n	80145a4 <backend_usb_device_send+0xe0>
 801457c:	683b      	ldr	r3, [r7, #0]
 801457e:	2b02      	cmp	r3, #2
 8014580:	d910      	bls.n	80145a4 <backend_usb_device_send+0xe0>
    packet[0] = (uint8_t)(cable | 0x0BU);
 8014582:	7bbb      	ldrb	r3, [r7, #14]
 8014584:	f043 030b 	orr.w	r3, r3, #11
 8014588:	b2db      	uxtb	r3, r3
 801458a:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 801458c:	687b      	ldr	r3, [r7, #4]
 801458e:	781b      	ldrb	r3, [r3, #0]
 8014590:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 8014592:	687b      	ldr	r3, [r7, #4]
 8014594:	3301      	adds	r3, #1
 8014596:	781b      	ldrb	r3, [r3, #0]
 8014598:	72bb      	strb	r3, [r7, #10]
    packet[3] = msg[2];
 801459a:	687b      	ldr	r3, [r7, #4]
 801459c:	3302      	adds	r3, #2
 801459e:	781b      	ldrb	r3, [r3, #0]
 80145a0:	72fb      	strb	r3, [r7, #11]
 80145a2:	e0b5      	b.n	8014710 <backend_usb_device_send+0x24c>
  } else if ((st & 0xF0U) == 0xE0U && len >= 3U) {
 80145a4:	7bfb      	ldrb	r3, [r7, #15]
 80145a6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80145aa:	2be0      	cmp	r3, #224	@ 0xe0
 80145ac:	d113      	bne.n	80145d6 <backend_usb_device_send+0x112>
 80145ae:	683b      	ldr	r3, [r7, #0]
 80145b0:	2b02      	cmp	r3, #2
 80145b2:	d910      	bls.n	80145d6 <backend_usb_device_send+0x112>
    packet[0] = (uint8_t)(cable | 0x0EU);
 80145b4:	7bbb      	ldrb	r3, [r7, #14]
 80145b6:	f043 030e 	orr.w	r3, r3, #14
 80145ba:	b2db      	uxtb	r3, r3
 80145bc:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 80145be:	687b      	ldr	r3, [r7, #4]
 80145c0:	781b      	ldrb	r3, [r3, #0]
 80145c2:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 80145c4:	687b      	ldr	r3, [r7, #4]
 80145c6:	3301      	adds	r3, #1
 80145c8:	781b      	ldrb	r3, [r3, #0]
 80145ca:	72bb      	strb	r3, [r7, #10]
    packet[3] = msg[2];
 80145cc:	687b      	ldr	r3, [r7, #4]
 80145ce:	3302      	adds	r3, #2
 80145d0:	781b      	ldrb	r3, [r3, #0]
 80145d2:	72fb      	strb	r3, [r7, #11]
 80145d4:	e09c      	b.n	8014710 <backend_usb_device_send+0x24c>
  } else if ((st & 0xF0U) == 0xC0U && len >= 2U) {
 80145d6:	7bfb      	ldrb	r3, [r7, #15]
 80145d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80145dc:	2bc0      	cmp	r3, #192	@ 0xc0
 80145de:	d111      	bne.n	8014604 <backend_usb_device_send+0x140>
 80145e0:	683b      	ldr	r3, [r7, #0]
 80145e2:	2b01      	cmp	r3, #1
 80145e4:	d90e      	bls.n	8014604 <backend_usb_device_send+0x140>
    packet[0] = (uint8_t)(cable | 0x0CU);
 80145e6:	7bbb      	ldrb	r3, [r7, #14]
 80145e8:	f043 030c 	orr.w	r3, r3, #12
 80145ec:	b2db      	uxtb	r3, r3
 80145ee:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 80145f0:	687b      	ldr	r3, [r7, #4]
 80145f2:	781b      	ldrb	r3, [r3, #0]
 80145f4:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 80145f6:	687b      	ldr	r3, [r7, #4]
 80145f8:	3301      	adds	r3, #1
 80145fa:	781b      	ldrb	r3, [r3, #0]
 80145fc:	72bb      	strb	r3, [r7, #10]
    packet[3] = 0U;
 80145fe:	2300      	movs	r3, #0
 8014600:	72fb      	strb	r3, [r7, #11]
 8014602:	e085      	b.n	8014710 <backend_usb_device_send+0x24c>
  } else if ((st & 0xF0U) == 0xD0U && len >= 2U) {
 8014604:	7bfb      	ldrb	r3, [r7, #15]
 8014606:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801460a:	2bd0      	cmp	r3, #208	@ 0xd0
 801460c:	d111      	bne.n	8014632 <backend_usb_device_send+0x16e>
 801460e:	683b      	ldr	r3, [r7, #0]
 8014610:	2b01      	cmp	r3, #1
 8014612:	d90e      	bls.n	8014632 <backend_usb_device_send+0x16e>
    packet[0] = (uint8_t)(cable | 0x0DU);
 8014614:	7bbb      	ldrb	r3, [r7, #14]
 8014616:	f043 030d 	orr.w	r3, r3, #13
 801461a:	b2db      	uxtb	r3, r3
 801461c:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 801461e:	687b      	ldr	r3, [r7, #4]
 8014620:	781b      	ldrb	r3, [r3, #0]
 8014622:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 8014624:	687b      	ldr	r3, [r7, #4]
 8014626:	3301      	adds	r3, #1
 8014628:	781b      	ldrb	r3, [r3, #0]
 801462a:	72bb      	strb	r3, [r7, #10]
    packet[3] = 0U;
 801462c:	2300      	movs	r3, #0
 801462e:	72fb      	strb	r3, [r7, #11]
 8014630:	e06e      	b.n	8014710 <backend_usb_device_send+0x24c>
  }

  /* System Common */
  else if (st == 0xF1U && len >= 2U) {
 8014632:	7bfb      	ldrb	r3, [r7, #15]
 8014634:	2bf1      	cmp	r3, #241	@ 0xf1
 8014636:	d10e      	bne.n	8014656 <backend_usb_device_send+0x192>
 8014638:	683b      	ldr	r3, [r7, #0]
 801463a:	2b01      	cmp	r3, #1
 801463c:	d90b      	bls.n	8014656 <backend_usb_device_send+0x192>
    packet[0] = (uint8_t)(cable | 0x02U);
 801463e:	7bbb      	ldrb	r3, [r7, #14]
 8014640:	f043 0302 	orr.w	r3, r3, #2
 8014644:	b2db      	uxtb	r3, r3
 8014646:	723b      	strb	r3, [r7, #8]
    packet[1] = 0xF1U;
 8014648:	23f1      	movs	r3, #241	@ 0xf1
 801464a:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 801464c:	687b      	ldr	r3, [r7, #4]
 801464e:	3301      	adds	r3, #1
 8014650:	781b      	ldrb	r3, [r3, #0]
 8014652:	72bb      	strb	r3, [r7, #10]
 8014654:	e05c      	b.n	8014710 <backend_usb_device_send+0x24c>
  } else if (st == 0xF2U && len >= 3U) {
 8014656:	7bfb      	ldrb	r3, [r7, #15]
 8014658:	2bf2      	cmp	r3, #242	@ 0xf2
 801465a:	d112      	bne.n	8014682 <backend_usb_device_send+0x1be>
 801465c:	683b      	ldr	r3, [r7, #0]
 801465e:	2b02      	cmp	r3, #2
 8014660:	d90f      	bls.n	8014682 <backend_usb_device_send+0x1be>
    packet[0] = (uint8_t)(cable | 0x03U);
 8014662:	7bbb      	ldrb	r3, [r7, #14]
 8014664:	f043 0303 	orr.w	r3, r3, #3
 8014668:	b2db      	uxtb	r3, r3
 801466a:	723b      	strb	r3, [r7, #8]
    packet[1] = 0xF2U;
 801466c:	23f2      	movs	r3, #242	@ 0xf2
 801466e:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 8014670:	687b      	ldr	r3, [r7, #4]
 8014672:	3301      	adds	r3, #1
 8014674:	781b      	ldrb	r3, [r3, #0]
 8014676:	72bb      	strb	r3, [r7, #10]
    packet[3] = msg[2];
 8014678:	687b      	ldr	r3, [r7, #4]
 801467a:	3302      	adds	r3, #2
 801467c:	781b      	ldrb	r3, [r3, #0]
 801467e:	72fb      	strb	r3, [r7, #11]
 8014680:	e046      	b.n	8014710 <backend_usb_device_send+0x24c>
  } else if (st == 0xF3U && len >= 2U) {
 8014682:	7bfb      	ldrb	r3, [r7, #15]
 8014684:	2bf3      	cmp	r3, #243	@ 0xf3
 8014686:	d10e      	bne.n	80146a6 <backend_usb_device_send+0x1e2>
 8014688:	683b      	ldr	r3, [r7, #0]
 801468a:	2b01      	cmp	r3, #1
 801468c:	d90b      	bls.n	80146a6 <backend_usb_device_send+0x1e2>
    packet[0] = (uint8_t)(cable | 0x02U);
 801468e:	7bbb      	ldrb	r3, [r7, #14]
 8014690:	f043 0302 	orr.w	r3, r3, #2
 8014694:	b2db      	uxtb	r3, r3
 8014696:	723b      	strb	r3, [r7, #8]
    packet[1] = 0xF3U;
 8014698:	23f3      	movs	r3, #243	@ 0xf3
 801469a:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 801469c:	687b      	ldr	r3, [r7, #4]
 801469e:	3301      	adds	r3, #1
 80146a0:	781b      	ldrb	r3, [r3, #0]
 80146a2:	72bb      	strb	r3, [r7, #10]
 80146a4:	e034      	b.n	8014710 <backend_usb_device_send+0x24c>
  } else if (st == 0xF6U) {
 80146a6:	7bfb      	ldrb	r3, [r7, #15]
 80146a8:	2bf6      	cmp	r3, #246	@ 0xf6
 80146aa:	d107      	bne.n	80146bc <backend_usb_device_send+0x1f8>
    packet[0] = (uint8_t)(cable | 0x0FU);
 80146ac:	7bbb      	ldrb	r3, [r7, #14]
 80146ae:	f043 030f 	orr.w	r3, r3, #15
 80146b2:	b2db      	uxtb	r3, r3
 80146b4:	723b      	strb	r3, [r7, #8]
    packet[1] = 0xF6U;
 80146b6:	23f6      	movs	r3, #246	@ 0xf6
 80146b8:	727b      	strb	r3, [r7, #9]
 80146ba:	e029      	b.n	8014710 <backend_usb_device_send+0x24c>
  }

  /* Realtime */
  else if (st >= 0xF8U) {
 80146bc:	7bfb      	ldrb	r3, [r7, #15]
 80146be:	2bf7      	cmp	r3, #247	@ 0xf7
 80146c0:	d907      	bls.n	80146d2 <backend_usb_device_send+0x20e>
    packet[0] = (uint8_t)(cable | 0x0FU);
 80146c2:	7bbb      	ldrb	r3, [r7, #14]
 80146c4:	f043 030f 	orr.w	r3, r3, #15
 80146c8:	b2db      	uxtb	r3, r3
 80146ca:	723b      	strb	r3, [r7, #8]
    packet[1] = st;
 80146cc:	7bfb      	ldrb	r3, [r7, #15]
 80146ce:	727b      	strb	r3, [r7, #9]
 80146d0:	e01e      	b.n	8014710 <backend_usb_device_send+0x24c>
  } else {
    packet[0] = (uint8_t)(cable | 0x0FU);
 80146d2:	7bbb      	ldrb	r3, [r7, #14]
 80146d4:	f043 030f 	orr.w	r3, r3, #15
 80146d8:	b2db      	uxtb	r3, r3
 80146da:	723b      	strb	r3, [r7, #8]
    packet[1] = len > 0U ? msg[0] : 0U;
 80146dc:	683b      	ldr	r3, [r7, #0]
 80146de:	2b00      	cmp	r3, #0
 80146e0:	d002      	beq.n	80146e8 <backend_usb_device_send+0x224>
 80146e2:	687b      	ldr	r3, [r7, #4]
 80146e4:	781b      	ldrb	r3, [r3, #0]
 80146e6:	e000      	b.n	80146ea <backend_usb_device_send+0x226>
 80146e8:	2300      	movs	r3, #0
 80146ea:	727b      	strb	r3, [r7, #9]
    packet[2] = len > 1U ? msg[1] : 0U;
 80146ec:	683b      	ldr	r3, [r7, #0]
 80146ee:	2b01      	cmp	r3, #1
 80146f0:	d903      	bls.n	80146fa <backend_usb_device_send+0x236>
 80146f2:	687b      	ldr	r3, [r7, #4]
 80146f4:	3301      	adds	r3, #1
 80146f6:	781b      	ldrb	r3, [r3, #0]
 80146f8:	e000      	b.n	80146fc <backend_usb_device_send+0x238>
 80146fa:	2300      	movs	r3, #0
 80146fc:	72bb      	strb	r3, [r7, #10]
    packet[3] = len > 2U ? msg[2] : 0U;
 80146fe:	683b      	ldr	r3, [r7, #0]
 8014700:	2b02      	cmp	r3, #2
 8014702:	d903      	bls.n	801470c <backend_usb_device_send+0x248>
 8014704:	687b      	ldr	r3, [r7, #4]
 8014706:	3302      	adds	r3, #2
 8014708:	781b      	ldrb	r3, [r3, #0]
 801470a:	e000      	b.n	801470e <backend_usb_device_send+0x24a>
 801470c:	2300      	movs	r3, #0
 801470e:	72fb      	strb	r3, [r7, #11]
  }

  if (!midi_in_isr() && usb_device_ready() && midi_usb_tx_count == 0U) {
 8014710:	f7ff fd81 	bl	8014216 <midi_in_isr>
 8014714:	4603      	mov	r3, r0
 8014716:	f083 0301 	eor.w	r3, r3, #1
 801471a:	b2db      	uxtb	r3, r3
 801471c:	2b00      	cmp	r3, #0
 801471e:	d018      	beq.n	8014752 <backend_usb_device_send+0x28e>
 8014720:	f7ff fd8c 	bl	801423c <usb_device_ready>
 8014724:	4603      	mov	r3, r0
 8014726:	2b00      	cmp	r3, #0
 8014728:	d013      	beq.n	8014752 <backend_usb_device_send+0x28e>
 801472a:	4b0f      	ldr	r3, [pc, #60]	@ (8014768 <backend_usb_device_send+0x2a4>)
 801472c:	881b      	ldrh	r3, [r3, #0]
 801472e:	b29b      	uxth	r3, r3
 8014730:	2b00      	cmp	r3, #0
 8014732:	d10e      	bne.n	8014752 <backend_usb_device_send+0x28e>
    if (usb_device_send_packets(packet, 4U)) {
 8014734:	f107 0308 	add.w	r3, r7, #8
 8014738:	2104      	movs	r1, #4
 801473a:	4618      	mov	r0, r3
 801473c:	f7ff fd8e 	bl	801425c <usb_device_send_packets>
 8014740:	4603      	mov	r3, r0
 8014742:	2b00      	cmp	r3, #0
 8014744:	d005      	beq.n	8014752 <backend_usb_device_send+0x28e>
      midi_tx_stats.tx_sent_immediate++;
 8014746:	4b09      	ldr	r3, [pc, #36]	@ (801476c <backend_usb_device_send+0x2a8>)
 8014748:	681b      	ldr	r3, [r3, #0]
 801474a:	3301      	adds	r3, #1
 801474c:	4a07      	ldr	r2, [pc, #28]	@ (801476c <backend_usb_device_send+0x2a8>)
 801474e:	6013      	str	r3, [r2, #0]
 8014750:	e006      	b.n	8014760 <backend_usb_device_send+0x29c>
      return;
    }
  }

  usb_device_enqueue_packet(packet);
 8014752:	f107 0308 	add.w	r3, r7, #8
 8014756:	4618      	mov	r0, r3
 8014758:	f7ff fe9c 	bl	8014494 <usb_device_enqueue_packet>
  midi_usb_try_flush();
 801475c:	f7ff fe42 	bl	80143e4 <midi_usb_try_flush>
}
 8014760:	3710      	adds	r7, #16
 8014762:	46bd      	mov	sp, r7
 8014764:	bd80      	pop	{r7, pc}
 8014766:	bf00      	nop
 8014768:	24008484 	.word	0x24008484
 801476c:	2400824c 	.word	0x2400824c

08014770 <backend_din_send>:
  (void)msg;
  (void)len;
  /* Stub: USB Host MIDI backend  implmenter plus tard. */
}

static void backend_din_send(const uint8_t *msg, size_t len) {
 8014770:	b480      	push	{r7}
 8014772:	b083      	sub	sp, #12
 8014774:	af00      	add	r7, sp, #0
 8014776:	6078      	str	r0, [r7, #4]
 8014778:	6039      	str	r1, [r7, #0]
  (void)msg;
  (void)len;
  /* Stub: MIDI DIN UART backend  implmenter plus tard. */
}
 801477a:	bf00      	nop
 801477c:	370c      	adds	r7, #12
 801477e:	46bd      	mov	sp, r7
 8014780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014784:	4770      	bx	lr

08014786 <midi_internal_receive>:

/* ====================================================================== */
/*                            API PUBLIQUE                                */
/* ====================================================================== */

__attribute__((weak)) void midi_internal_receive(const uint8_t *msg, size_t len) {
 8014786:	b480      	push	{r7}
 8014788:	b083      	sub	sp, #12
 801478a:	af00      	add	r7, sp, #0
 801478c:	6078      	str	r0, [r7, #4]
 801478e:	6039      	str	r1, [r7, #0]
  (void)msg;
  (void)len;
}
 8014790:	bf00      	nop
 8014792:	370c      	adds	r7, #12
 8014794:	46bd      	mov	sp, r7
 8014796:	f85d 7b04 	ldr.w	r7, [sp], #4
 801479a:	4770      	bx	lr

0801479c <midi_init>:

void midi_init(void) {
 801479c:	b580      	push	{r7, lr}
 801479e:	af00      	add	r7, sp, #0
  if (midi_initialized) {
 80147a0:	4b14      	ldr	r3, [pc, #80]	@ (80147f4 <midi_init+0x58>)
 80147a2:	781b      	ldrb	r3, [r3, #0]
 80147a4:	2b00      	cmp	r3, #0
 80147a6:	d123      	bne.n	80147f0 <midi_init+0x54>
    return;
  }

  midi_initialized = true;
 80147a8:	4b12      	ldr	r3, [pc, #72]	@ (80147f4 <midi_init+0x58>)
 80147aa:	2201      	movs	r2, #1
 80147ac:	701a      	strb	r2, [r3, #0]

  midi_usb_tx_head = 0U;
 80147ae:	4b12      	ldr	r3, [pc, #72]	@ (80147f8 <midi_init+0x5c>)
 80147b0:	2200      	movs	r2, #0
 80147b2:	801a      	strh	r2, [r3, #0]
  midi_usb_tx_tail = 0U;
 80147b4:	4b11      	ldr	r3, [pc, #68]	@ (80147fc <midi_init+0x60>)
 80147b6:	2200      	movs	r2, #0
 80147b8:	801a      	strh	r2, [r3, #0]
  midi_usb_tx_count = 0U;
 80147ba:	4b11      	ldr	r3, [pc, #68]	@ (8014800 <midi_init+0x64>)
 80147bc:	2200      	movs	r2, #0
 80147be:	801a      	strh	r2, [r3, #0]
  midi_usb_tx_high_water = 0U;
 80147c0:	4b10      	ldr	r3, [pc, #64]	@ (8014804 <midi_init+0x68>)
 80147c2:	2200      	movs	r2, #0
 80147c4:	801a      	strh	r2, [r3, #0]

  midi_usb_rx_head = 0U;
 80147c6:	4b10      	ldr	r3, [pc, #64]	@ (8014808 <midi_init+0x6c>)
 80147c8:	2200      	movs	r2, #0
 80147ca:	801a      	strh	r2, [r3, #0]
  midi_usb_rx_tail = 0U;
 80147cc:	4b0f      	ldr	r3, [pc, #60]	@ (801480c <midi_init+0x70>)
 80147ce:	2200      	movs	r2, #0
 80147d0:	801a      	strh	r2, [r3, #0]
  midi_usb_rx_count = 0U;
 80147d2:	4b0f      	ldr	r3, [pc, #60]	@ (8014810 <midi_init+0x74>)
 80147d4:	2200      	movs	r2, #0
 80147d6:	801a      	strh	r2, [r3, #0]
  midi_usb_rx_high_water = 0U;
 80147d8:	4b0e      	ldr	r3, [pc, #56]	@ (8014814 <midi_init+0x78>)
 80147da:	2200      	movs	r2, #0
 80147dc:	801a      	strh	r2, [r3, #0]

  midi_usb_rx_drops = 0U;
 80147de:	4b0e      	ldr	r3, [pc, #56]	@ (8014818 <midi_init+0x7c>)
 80147e0:	2200      	movs	r2, #0
 80147e2:	601a      	str	r2, [r3, #0]
  midi_usb_tx_kick = false;
 80147e4:	4b0d      	ldr	r3, [pc, #52]	@ (801481c <midi_init+0x80>)
 80147e6:	2200      	movs	r2, #0
 80147e8:	701a      	strb	r2, [r3, #0]

  midi_stats_reset();
 80147ea:	f000 f8bd 	bl	8014968 <midi_stats_reset>
 80147ee:	e000      	b.n	80147f2 <midi_init+0x56>
    return;
 80147f0:	bf00      	nop
}
 80147f2:	bd80      	pop	{r7, pc}
 80147f4:	2400827c 	.word	0x2400827c
 80147f8:	24008480 	.word	0x24008480
 80147fc:	24008482 	.word	0x24008482
 8014800:	24008484 	.word	0x24008484
 8014804:	24008486 	.word	0x24008486
 8014808:	24008488 	.word	0x24008488
 801480c:	2400848a 	.word	0x2400848a
 8014810:	2400848c 	.word	0x2400848c
 8014814:	2400848e 	.word	0x2400848e
 8014818:	24008278 	.word	0x24008278
 801481c:	24008490 	.word	0x24008490

08014820 <midi_send_raw>:

  midi_process_usb_rx();
  midi_usb_try_flush();
}

void midi_send_raw(midi_dest_t dest, const uint8_t *msg, size_t len) {
 8014820:	b580      	push	{r7, lr}
 8014822:	b084      	sub	sp, #16
 8014824:	af00      	add	r7, sp, #0
 8014826:	4603      	mov	r3, r0
 8014828:	60b9      	str	r1, [r7, #8]
 801482a:	607a      	str	r2, [r7, #4]
 801482c:	73fb      	strb	r3, [r7, #15]
  if ((msg == NULL) || (len == 0U)) {
 801482e:	68bb      	ldr	r3, [r7, #8]
 8014830:	2b00      	cmp	r3, #0
 8014832:	d009      	beq.n	8014848 <midi_send_raw+0x28>
 8014834:	687b      	ldr	r3, [r7, #4]
 8014836:	2b00      	cmp	r3, #0
 8014838:	d006      	beq.n	8014848 <midi_send_raw+0x28>
    return;
  }

  midi_send(dest, msg, len);
 801483a:	7bfb      	ldrb	r3, [r7, #15]
 801483c:	687a      	ldr	r2, [r7, #4]
 801483e:	68b9      	ldr	r1, [r7, #8]
 8014840:	4618      	mov	r0, r3
 8014842:	f000 f805 	bl	8014850 <midi_send>
 8014846:	e000      	b.n	801484a <midi_send_raw+0x2a>
    return;
 8014848:	bf00      	nop
}
 801484a:	3710      	adds	r7, #16
 801484c:	46bd      	mov	sp, r7
 801484e:	bd80      	pop	{r7, pc}

08014850 <midi_send>:

/* ====================================================================== */
/*                            ROUTAGE MIDI                                */
/* ====================================================================== */

static void midi_send(midi_dest_t dest, const uint8_t *msg, size_t len) {
 8014850:	b580      	push	{r7, lr}
 8014852:	b084      	sub	sp, #16
 8014854:	af00      	add	r7, sp, #0
 8014856:	4603      	mov	r3, r0
 8014858:	60b9      	str	r1, [r7, #8]
 801485a:	607a      	str	r2, [r7, #4]
 801485c:	73fb      	strb	r3, [r7, #15]
  switch (dest) {
 801485e:	7bfb      	ldrb	r3, [r7, #15]
 8014860:	2b03      	cmp	r3, #3
 8014862:	d010      	beq.n	8014886 <midi_send+0x36>
 8014864:	2b03      	cmp	r3, #3
 8014866:	dc17      	bgt.n	8014898 <midi_send+0x48>
 8014868:	2b01      	cmp	r3, #1
 801486a:	d002      	beq.n	8014872 <midi_send+0x22>
 801486c:	2b02      	cmp	r3, #2
 801486e:	d005      	beq.n	801487c <midi_send+0x2c>
    case MIDI_DEST_BOTH:
      backend_din_send(msg, len);
      backend_usb_device_send(msg, len);
      break;
    default:
      break;
 8014870:	e012      	b.n	8014898 <midi_send+0x48>
      backend_din_send(msg, len);
 8014872:	6879      	ldr	r1, [r7, #4]
 8014874:	68b8      	ldr	r0, [r7, #8]
 8014876:	f7ff ff7b 	bl	8014770 <backend_din_send>
      break;
 801487a:	e00e      	b.n	801489a <midi_send+0x4a>
      backend_usb_device_send(msg, len);
 801487c:	6879      	ldr	r1, [r7, #4]
 801487e:	68b8      	ldr	r0, [r7, #8]
 8014880:	f7ff fe20 	bl	80144c4 <backend_usb_device_send>
      break;
 8014884:	e009      	b.n	801489a <midi_send+0x4a>
      backend_din_send(msg, len);
 8014886:	6879      	ldr	r1, [r7, #4]
 8014888:	68b8      	ldr	r0, [r7, #8]
 801488a:	f7ff ff71 	bl	8014770 <backend_din_send>
      backend_usb_device_send(msg, len);
 801488e:	6879      	ldr	r1, [r7, #4]
 8014890:	68b8      	ldr	r0, [r7, #8]
 8014892:	f7ff fe17 	bl	80144c4 <backend_usb_device_send>
      break;
 8014896:	e000      	b.n	801489a <midi_send+0x4a>
      break;
 8014898:	bf00      	nop
  }
}
 801489a:	bf00      	nop
 801489c:	3710      	adds	r7, #16
 801489e:	46bd      	mov	sp, r7
 80148a0:	bd80      	pop	{r7, pc}

080148a2 <midi_note_on>:

/* ====================================================================== */
/*                             API MIDI                                   */
/* ====================================================================== */

void midi_note_on(midi_dest_t dest, uint8_t ch, uint8_t note, uint8_t vel) {
 80148a2:	b590      	push	{r4, r7, lr}
 80148a4:	b085      	sub	sp, #20
 80148a6:	af00      	add	r7, sp, #0
 80148a8:	4604      	mov	r4, r0
 80148aa:	4608      	mov	r0, r1
 80148ac:	4611      	mov	r1, r2
 80148ae:	461a      	mov	r2, r3
 80148b0:	4623      	mov	r3, r4
 80148b2:	71fb      	strb	r3, [r7, #7]
 80148b4:	4603      	mov	r3, r0
 80148b6:	71bb      	strb	r3, [r7, #6]
 80148b8:	460b      	mov	r3, r1
 80148ba:	717b      	strb	r3, [r7, #5]
 80148bc:	4613      	mov	r3, r2
 80148be:	713b      	strb	r3, [r7, #4]
  if ((vel & 0x7FU) == 0U) {
 80148c0:	793b      	ldrb	r3, [r7, #4]
 80148c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80148c6:	2b00      	cmp	r3, #0
 80148c8:	d106      	bne.n	80148d8 <midi_note_on+0x36>
    midi_note_off(dest, ch, note, 0U);
 80148ca:	797a      	ldrb	r2, [r7, #5]
 80148cc:	79b9      	ldrb	r1, [r7, #6]
 80148ce:	79f8      	ldrb	r0, [r7, #7]
 80148d0:	2300      	movs	r3, #0
 80148d2:	f000 f81d 	bl	8014910 <midi_note_off>
 80148d6:	e018      	b.n	801490a <midi_note_on+0x68>
    return;
  }
  uint8_t msg[3] = { (uint8_t)(0x90U | (ch & 0x0FU)), (uint8_t)(note & 0x7FU), (uint8_t)(vel & 0x7FU) };
 80148d8:	79bb      	ldrb	r3, [r7, #6]
 80148da:	f003 030f 	and.w	r3, r3, #15
 80148de:	b2db      	uxtb	r3, r3
 80148e0:	f063 036f 	orn	r3, r3, #111	@ 0x6f
 80148e4:	b2db      	uxtb	r3, r3
 80148e6:	733b      	strb	r3, [r7, #12]
 80148e8:	797b      	ldrb	r3, [r7, #5]
 80148ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80148ee:	b2db      	uxtb	r3, r3
 80148f0:	737b      	strb	r3, [r7, #13]
 80148f2:	793b      	ldrb	r3, [r7, #4]
 80148f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80148f8:	b2db      	uxtb	r3, r3
 80148fa:	73bb      	strb	r3, [r7, #14]
  midi_send(dest, msg, 3U);
 80148fc:	f107 010c 	add.w	r1, r7, #12
 8014900:	79fb      	ldrb	r3, [r7, #7]
 8014902:	2203      	movs	r2, #3
 8014904:	4618      	mov	r0, r3
 8014906:	f7ff ffa3 	bl	8014850 <midi_send>
}
 801490a:	3714      	adds	r7, #20
 801490c:	46bd      	mov	sp, r7
 801490e:	bd90      	pop	{r4, r7, pc}

08014910 <midi_note_off>:

void midi_note_off(midi_dest_t dest, uint8_t ch, uint8_t note, uint8_t vel) {
 8014910:	b590      	push	{r4, r7, lr}
 8014912:	b085      	sub	sp, #20
 8014914:	af00      	add	r7, sp, #0
 8014916:	4604      	mov	r4, r0
 8014918:	4608      	mov	r0, r1
 801491a:	4611      	mov	r1, r2
 801491c:	461a      	mov	r2, r3
 801491e:	4623      	mov	r3, r4
 8014920:	71fb      	strb	r3, [r7, #7]
 8014922:	4603      	mov	r3, r0
 8014924:	71bb      	strb	r3, [r7, #6]
 8014926:	460b      	mov	r3, r1
 8014928:	717b      	strb	r3, [r7, #5]
 801492a:	4613      	mov	r3, r2
 801492c:	713b      	strb	r3, [r7, #4]
  uint8_t msg[3] = { (uint8_t)(0x80U | (ch & 0x0FU)), (uint8_t)(note & 0x7FU), (uint8_t)(vel & 0x7FU) };
 801492e:	79bb      	ldrb	r3, [r7, #6]
 8014930:	f003 030f 	and.w	r3, r3, #15
 8014934:	b2db      	uxtb	r3, r3
 8014936:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 801493a:	b2db      	uxtb	r3, r3
 801493c:	733b      	strb	r3, [r7, #12]
 801493e:	797b      	ldrb	r3, [r7, #5]
 8014940:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8014944:	b2db      	uxtb	r3, r3
 8014946:	737b      	strb	r3, [r7, #13]
 8014948:	793b      	ldrb	r3, [r7, #4]
 801494a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801494e:	b2db      	uxtb	r3, r3
 8014950:	73bb      	strb	r3, [r7, #14]
  midi_send(dest, msg, 3U);
 8014952:	f107 010c 	add.w	r1, r7, #12
 8014956:	79fb      	ldrb	r3, [r7, #7]
 8014958:	2203      	movs	r2, #3
 801495a:	4618      	mov	r0, r3
 801495c:	f7ff ff78 	bl	8014850 <midi_send>
}
 8014960:	bf00      	nop
 8014962:	3714      	adds	r7, #20
 8014964:	46bd      	mov	sp, r7
 8014966:	bd90      	pop	{r4, r7, pc}

08014968 <midi_stats_reset>:

uint16_t midi_usb_rx_high_watermark(void) {
  return midi_usb_rx_high_water;
}

void midi_stats_reset(void) {
 8014968:	b480      	push	{r7}
 801496a:	b08d      	sub	sp, #52	@ 0x34
 801496c:	af00      	add	r7, sp, #0
  midi_tx_stats = (midi_tx_stats_t){0};
 801496e:	4b0d      	ldr	r3, [pc, #52]	@ (80149a4 <midi_stats_reset+0x3c>)
 8014970:	461a      	mov	r2, r3
 8014972:	2300      	movs	r3, #0
 8014974:	6013      	str	r3, [r2, #0]
 8014976:	6053      	str	r3, [r2, #4]
 8014978:	6093      	str	r3, [r2, #8]
 801497a:	60d3      	str	r3, [r2, #12]
 801497c:	6113      	str	r3, [r2, #16]
 801497e:	6153      	str	r3, [r2, #20]
 8014980:	6193      	str	r3, [r2, #24]
  midi_rx_stats = (midi_rx_stats_t){0};
 8014982:	4b09      	ldr	r3, [pc, #36]	@ (80149a8 <midi_stats_reset+0x40>)
 8014984:	461a      	mov	r2, r3
 8014986:	2300      	movs	r3, #0
 8014988:	6013      	str	r3, [r2, #0]
 801498a:	6053      	str	r3, [r2, #4]
 801498c:	6093      	str	r3, [r2, #8]
 801498e:	60d3      	str	r3, [r2, #12]
  midi_usb_rx_drops = 0U;
 8014990:	4b06      	ldr	r3, [pc, #24]	@ (80149ac <midi_stats_reset+0x44>)
 8014992:	2200      	movs	r2, #0
 8014994:	601a      	str	r2, [r3, #0]
}
 8014996:	bf00      	nop
 8014998:	3734      	adds	r7, #52	@ 0x34
 801499a:	46bd      	mov	sp, r7
 801499c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80149a0:	4770      	bx	lr
 80149a2:	bf00      	nop
 80149a4:	2400824c 	.word	0x2400824c
 80149a8:	24008268 	.word	0x24008268
 80149ac:	24008278 	.word	0x24008278

080149b0 <midi_host_cin_to_length>:
#include "usbh_midi.h"

extern USBH_HandleTypeDef hUsbHostHS;

static uint8_t midi_host_cin_to_length(uint8_t cin)
{
 80149b0:	b480      	push	{r7}
 80149b2:	b083      	sub	sp, #12
 80149b4:	af00      	add	r7, sp, #0
 80149b6:	4603      	mov	r3, r0
 80149b8:	71fb      	strb	r3, [r7, #7]
  switch (cin)
 80149ba:	79fb      	ldrb	r3, [r7, #7]
 80149bc:	2b0f      	cmp	r3, #15
 80149be:	bf8c      	ite	hi
 80149c0:	2201      	movhi	r2, #1
 80149c2:	2200      	movls	r2, #0
 80149c4:	b2d2      	uxtb	r2, r2
 80149c6:	2a00      	cmp	r2, #0
 80149c8:	d127      	bne.n	8014a1a <midi_host_cin_to_length+0x6a>
 80149ca:	2201      	movs	r2, #1
 80149cc:	fa02 f303 	lsl.w	r3, r2, r3
 80149d0:	f644 7208 	movw	r2, #20232	@ 0x4f08
 80149d4:	401a      	ands	r2, r3
 80149d6:	2a00      	cmp	r2, #0
 80149d8:	bf14      	ite	ne
 80149da:	2201      	movne	r2, #1
 80149dc:	2200      	moveq	r2, #0
 80149de:	b2d2      	uxtb	r2, r2
 80149e0:	2a00      	cmp	r2, #0
 80149e2:	d116      	bne.n	8014a12 <midi_host_cin_to_length+0x62>
 80149e4:	f243 0204 	movw	r2, #12292	@ 0x3004
 80149e8:	401a      	ands	r2, r3
 80149ea:	2a00      	cmp	r2, #0
 80149ec:	bf14      	ite	ne
 80149ee:	2201      	movne	r2, #1
 80149f0:	2200      	moveq	r2, #0
 80149f2:	b2d2      	uxtb	r2, r2
 80149f4:	2a00      	cmp	r2, #0
 80149f6:	d10a      	bne.n	8014a0e <midi_host_cin_to_length+0x5e>
 80149f8:	f248 0220 	movw	r2, #32800	@ 0x8020
 80149fc:	401a      	ands	r2, r3
 80149fe:	2a00      	cmp	r2, #0
 8014a00:	bf14      	ite	ne
 8014a02:	2301      	movne	r3, #1
 8014a04:	2300      	moveq	r3, #0
 8014a06:	b2db      	uxtb	r3, r3
 8014a08:	2b00      	cmp	r3, #0
 8014a0a:	d104      	bne.n	8014a16 <midi_host_cin_to_length+0x66>
 8014a0c:	e005      	b.n	8014a1a <midi_host_cin_to_length+0x6a>
  {
  case 0x2U: /* System Common (2 bytes) */
  case 0xCU: /* Program Change */
  case 0xDU: /* Channel Pressure */
    return 2U;
 8014a0e:	2302      	movs	r3, #2
 8014a10:	e004      	b.n	8014a1c <midi_host_cin_to_length+0x6c>
  case 0x8U: /* Note Off */
  case 0x9U: /* Note On */
  case 0xAU: /* Poly Key Pressure */
  case 0xBU: /* Control Change */
  case 0xEU: /* Pitch Bend */
    return 3U;
 8014a12:	2303      	movs	r3, #3
 8014a14:	e002      	b.n	8014a1c <midi_host_cin_to_length+0x6c>
  case 0x5U: /* Single-byte System Common */
  case 0xFU: /* Single-byte System Realtime */
    return 1U;
 8014a16:	2301      	movs	r3, #1
 8014a18:	e000      	b.n	8014a1c <midi_host_cin_to_length+0x6c>
  default:
    return 0U;
 8014a1a:	2300      	movs	r3, #0
  }
}
 8014a1c:	4618      	mov	r0, r3
 8014a1e:	370c      	adds	r7, #12
 8014a20:	46bd      	mov	sp, r7
 8014a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a26:	4770      	bx	lr

08014a28 <midi_host_poll>:

void midi_host_poll(void)
{
 8014a28:	b580      	push	{r7, lr}
 8014a2a:	b082      	sub	sp, #8
 8014a2c:	af00      	add	r7, sp, #0
  if (!USBH_MIDI_IsReady(&hUsbHostHS))
 8014a2e:	481a      	ldr	r0, [pc, #104]	@ (8014a98 <midi_host_poll+0x70>)
 8014a30:	f001 ff64 	bl	80168fc <USBH_MIDI_IsReady>
 8014a34:	4603      	mov	r3, r0
 8014a36:	f083 0301 	eor.w	r3, r3, #1
 8014a3a:	b2db      	uxtb	r3, r3
 8014a3c:	2b00      	cmp	r3, #0
 8014a3e:	d125      	bne.n	8014a8c <midi_host_poll+0x64>
  }

  while (1)
  {
    uint8_t packet[USBH_MIDI_PACKET_SIZE];
    if (USBH_MIDI_ReadPacket(&hUsbHostHS, packet) != USBH_OK)
 8014a40:	463b      	mov	r3, r7
 8014a42:	4619      	mov	r1, r3
 8014a44:	4814      	ldr	r0, [pc, #80]	@ (8014a98 <midi_host_poll+0x70>)
 8014a46:	f001 feed 	bl	8016824 <USBH_MIDI_ReadPacket>
 8014a4a:	4603      	mov	r3, r0
 8014a4c:	2b00      	cmp	r3, #0
 8014a4e:	d11f      	bne.n	8014a90 <midi_host_poll+0x68>
    {
      break;
    }

    uint8_t cin = packet[0] & 0x0FU;
 8014a50:	783b      	ldrb	r3, [r7, #0]
 8014a52:	f003 030f 	and.w	r3, r3, #15
 8014a56:	71fb      	strb	r3, [r7, #7]
    uint8_t length = midi_host_cin_to_length(cin);
 8014a58:	79fb      	ldrb	r3, [r7, #7]
 8014a5a:	4618      	mov	r0, r3
 8014a5c:	f7ff ffa8 	bl	80149b0 <midi_host_cin_to_length>
 8014a60:	4603      	mov	r3, r0
 8014a62:	71bb      	strb	r3, [r7, #6]
    if (length == 0U)
 8014a64:	79bb      	ldrb	r3, [r7, #6]
 8014a66:	2b00      	cmp	r3, #0
 8014a68:	d00e      	beq.n	8014a88 <midi_host_poll+0x60>
    {
      continue;
    }

    midi_internal_receive(&packet[1], length);
 8014a6a:	79ba      	ldrb	r2, [r7, #6]
 8014a6c:	463b      	mov	r3, r7
 8014a6e:	3301      	adds	r3, #1
 8014a70:	4611      	mov	r1, r2
 8014a72:	4618      	mov	r0, r3
 8014a74:	f7ff fe87 	bl	8014786 <midi_internal_receive>
    midi_send_raw(MIDI_DEST_USB, &packet[1], length);
 8014a78:	79ba      	ldrb	r2, [r7, #6]
 8014a7a:	463b      	mov	r3, r7
 8014a7c:	3301      	adds	r3, #1
 8014a7e:	4619      	mov	r1, r3
 8014a80:	2002      	movs	r0, #2
 8014a82:	f7ff fecd 	bl	8014820 <midi_send_raw>
 8014a86:	e7db      	b.n	8014a40 <midi_host_poll+0x18>
      continue;
 8014a88:	bf00      	nop
  {
 8014a8a:	e7d9      	b.n	8014a40 <midi_host_poll+0x18>
    return;
 8014a8c:	bf00      	nop
 8014a8e:	e000      	b.n	8014a92 <midi_host_poll+0x6a>
      break;
 8014a90:	bf00      	nop
  }
}
 8014a92:	3708      	adds	r7, #8
 8014a94:	46bd      	mov	sp, r7
 8014a96:	bd80      	pop	{r7, pc}
 8014a98:	24008a2c 	.word	0x24008a2c

08014a9c <MX_SAI1_Init>:
DMA_HandleTypeDef hdma_sai1_a;
DMA_HandleTypeDef hdma_sai1_b;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 8014a9c:	b580      	push	{r7, lr}
 8014a9e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */

  hsai_BlockA1.Instance = SAI1_Block_A;
 8014aa0:	4b5d      	ldr	r3, [pc, #372]	@ (8014c18 <MX_SAI1_Init+0x17c>)
 8014aa2:	4a5e      	ldr	r2, [pc, #376]	@ (8014c1c <MX_SAI1_Init+0x180>)
 8014aa4:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 8014aa6:	4b5c      	ldr	r3, [pc, #368]	@ (8014c18 <MX_SAI1_Init+0x17c>)
 8014aa8:	2200      	movs	r2, #0
 8014aaa:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8014aac:	4b5a      	ldr	r3, [pc, #360]	@ (8014c18 <MX_SAI1_Init+0x17c>)
 8014aae:	2200      	movs	r2, #0
 8014ab0:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_24;
 8014ab2:	4b59      	ldr	r3, [pc, #356]	@ (8014c18 <MX_SAI1_Init+0x17c>)
 8014ab4:	22c0      	movs	r2, #192	@ 0xc0
 8014ab6:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8014ab8:	4b57      	ldr	r3, [pc, #348]	@ (8014c18 <MX_SAI1_Init+0x17c>)
 8014aba:	2200      	movs	r2, #0
 8014abc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8014abe:	4b56      	ldr	r3, [pc, #344]	@ (8014c18 <MX_SAI1_Init+0x17c>)
 8014ac0:	2200      	movs	r2, #0
 8014ac2:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8014ac4:	4b54      	ldr	r3, [pc, #336]	@ (8014c18 <MX_SAI1_Init+0x17c>)
 8014ac6:	2200      	movs	r2, #0
 8014ac8:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8014aca:	4b53      	ldr	r3, [pc, #332]	@ (8014c18 <MX_SAI1_Init+0x17c>)
 8014acc:	2200      	movs	r2, #0
 8014ace:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.NoDivider = SAI_MCK_OVERSAMPLING_DISABLE;
 8014ad0:	4b51      	ldr	r3, [pc, #324]	@ (8014c18 <MX_SAI1_Init+0x17c>)
 8014ad2:	2200      	movs	r2, #0
 8014ad4:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 8014ad6:	4b50      	ldr	r3, [pc, #320]	@ (8014c18 <MX_SAI1_Init+0x17c>)
 8014ad8:	2200      	movs	r2, #0
 8014ada:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8014adc:	4b4e      	ldr	r3, [pc, #312]	@ (8014c18 <MX_SAI1_Init+0x17c>)
 8014ade:	2201      	movs	r2, #1
 8014ae0:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 8014ae2:	4b4d      	ldr	r3, [pc, #308]	@ (8014c18 <MX_SAI1_Init+0x17c>)
 8014ae4:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8014ae8:	621a      	str	r2, [r3, #32]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8014aea:	4b4b      	ldr	r3, [pc, #300]	@ (8014c18 <MX_SAI1_Init+0x17c>)
 8014aec:	2200      	movs	r2, #0
 8014aee:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8014af0:	4b49      	ldr	r3, [pc, #292]	@ (8014c18 <MX_SAI1_Init+0x17c>)
 8014af2:	2200      	movs	r2, #0
 8014af4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8014af6:	4b48      	ldr	r3, [pc, #288]	@ (8014c18 <MX_SAI1_Init+0x17c>)
 8014af8:	2200      	movs	r2, #0
 8014afa:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8014afc:	4b46      	ldr	r3, [pc, #280]	@ (8014c18 <MX_SAI1_Init+0x17c>)
 8014afe:	2200      	movs	r2, #0
 8014b00:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockA1.Init.PdmInit.Activation = DISABLE;
 8014b02:	4b45      	ldr	r3, [pc, #276]	@ (8014c18 <MX_SAI1_Init+0x17c>)
 8014b04:	2200      	movs	r2, #0
 8014b06:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hsai_BlockA1.Init.PdmInit.MicPairsNbr = 1;
 8014b0a:	4b43      	ldr	r3, [pc, #268]	@ (8014c18 <MX_SAI1_Init+0x17c>)
 8014b0c:	2201      	movs	r2, #1
 8014b0e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 8014b10:	4b41      	ldr	r3, [pc, #260]	@ (8014c18 <MX_SAI1_Init+0x17c>)
 8014b12:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8014b16:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA1.FrameInit.FrameLength = 256;
 8014b18:	4b3f      	ldr	r3, [pc, #252]	@ (8014c18 <MX_SAI1_Init+0x17c>)
 8014b1a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8014b1e:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 8014b20:	4b3d      	ldr	r3, [pc, #244]	@ (8014c18 <MX_SAI1_Init+0x17c>)
 8014b22:	2201      	movs	r2, #1
 8014b24:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8014b26:	4b3c      	ldr	r3, [pc, #240]	@ (8014c18 <MX_SAI1_Init+0x17c>)
 8014b28:	2200      	movs	r2, #0
 8014b2a:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8014b2c:	4b3a      	ldr	r3, [pc, #232]	@ (8014c18 <MX_SAI1_Init+0x17c>)
 8014b2e:	2200      	movs	r2, #0
 8014b30:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8014b32:	4b39      	ldr	r3, [pc, #228]	@ (8014c18 <MX_SAI1_Init+0x17c>)
 8014b34:	2200      	movs	r2, #0
 8014b36:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8014b38:	4b37      	ldr	r3, [pc, #220]	@ (8014c18 <MX_SAI1_Init+0x17c>)
 8014b3a:	2200      	movs	r2, #0
 8014b3c:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8014b3e:	4b36      	ldr	r3, [pc, #216]	@ (8014c18 <MX_SAI1_Init+0x17c>)
 8014b40:	2280      	movs	r2, #128	@ 0x80
 8014b42:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockA1.SlotInit.SlotNumber = 8;
 8014b44:	4b34      	ldr	r3, [pc, #208]	@ (8014c18 <MX_SAI1_Init+0x17c>)
 8014b46:	2208      	movs	r2, #8
 8014b48:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai_BlockA1.SlotInit.SlotActive = 0x000000FF;
 8014b4a:	4b33      	ldr	r3, [pc, #204]	@ (8014c18 <MX_SAI1_Init+0x17c>)
 8014b4c:	22ff      	movs	r2, #255	@ 0xff
 8014b4e:	675a      	str	r2, [r3, #116]	@ 0x74
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 8014b50:	4831      	ldr	r0, [pc, #196]	@ (8014c18 <MX_SAI1_Init+0x17c>)
 8014b52:	f7f6 fe4d 	bl	800b7f0 <HAL_SAI_Init>
 8014b56:	4603      	mov	r3, r0
 8014b58:	2b00      	cmp	r3, #0
 8014b5a:	d001      	beq.n	8014b60 <MX_SAI1_Init+0xc4>
  {
    Error_Handler();
 8014b5c:	f7ff fb34 	bl	80141c8 <Error_Handler>
  }
  hsai_BlockB1.Instance = SAI1_Block_B;
 8014b60:	4b2f      	ldr	r3, [pc, #188]	@ (8014c20 <MX_SAI1_Init+0x184>)
 8014b62:	4a30      	ldr	r2, [pc, #192]	@ (8014c24 <MX_SAI1_Init+0x188>)
 8014b64:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 8014b66:	4b2e      	ldr	r3, [pc, #184]	@ (8014c20 <MX_SAI1_Init+0x184>)
 8014b68:	2200      	movs	r2, #0
 8014b6a:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 8014b6c:	4b2c      	ldr	r3, [pc, #176]	@ (8014c20 <MX_SAI1_Init+0x184>)
 8014b6e:	2203      	movs	r2, #3
 8014b70:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.DataSize = SAI_DATASIZE_24;
 8014b72:	4b2b      	ldr	r3, [pc, #172]	@ (8014c20 <MX_SAI1_Init+0x184>)
 8014b74:	22c0      	movs	r2, #192	@ 0xc0
 8014b76:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8014b78:	4b29      	ldr	r3, [pc, #164]	@ (8014c20 <MX_SAI1_Init+0x184>)
 8014b7a:	2200      	movs	r2, #0
 8014b7c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8014b7e:	4b28      	ldr	r3, [pc, #160]	@ (8014c20 <MX_SAI1_Init+0x184>)
 8014b80:	2200      	movs	r2, #0
 8014b82:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 8014b84:	4b26      	ldr	r3, [pc, #152]	@ (8014c20 <MX_SAI1_Init+0x184>)
 8014b86:	2201      	movs	r2, #1
 8014b88:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8014b8a:	4b25      	ldr	r3, [pc, #148]	@ (8014c20 <MX_SAI1_Init+0x184>)
 8014b8c:	2200      	movs	r2, #0
 8014b8e:	615a      	str	r2, [r3, #20]
  hsai_BlockB1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 8014b90:	4b23      	ldr	r3, [pc, #140]	@ (8014c20 <MX_SAI1_Init+0x184>)
 8014b92:	2200      	movs	r2, #0
 8014b94:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8014b96:	4b22      	ldr	r3, [pc, #136]	@ (8014c20 <MX_SAI1_Init+0x184>)
 8014b98:	2201      	movs	r2, #1
 8014b9a:	61da      	str	r2, [r3, #28]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8014b9c:	4b20      	ldr	r3, [pc, #128]	@ (8014c20 <MX_SAI1_Init+0x184>)
 8014b9e:	2200      	movs	r2, #0
 8014ba0:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 8014ba2:	4b1f      	ldr	r3, [pc, #124]	@ (8014c20 <MX_SAI1_Init+0x184>)
 8014ba4:	2200      	movs	r2, #0
 8014ba6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 8014ba8:	4b1d      	ldr	r3, [pc, #116]	@ (8014c20 <MX_SAI1_Init+0x184>)
 8014baa:	2200      	movs	r2, #0
 8014bac:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8014bae:	4b1c      	ldr	r3, [pc, #112]	@ (8014c20 <MX_SAI1_Init+0x184>)
 8014bb0:	2200      	movs	r2, #0
 8014bb2:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockB1.Init.PdmInit.Activation = DISABLE;
 8014bb4:	4b1a      	ldr	r3, [pc, #104]	@ (8014c20 <MX_SAI1_Init+0x184>)
 8014bb6:	2200      	movs	r2, #0
 8014bb8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hsai_BlockB1.Init.PdmInit.MicPairsNbr = 1;
 8014bbc:	4b18      	ldr	r3, [pc, #96]	@ (8014c20 <MX_SAI1_Init+0x184>)
 8014bbe:	2201      	movs	r2, #1
 8014bc0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockB1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 8014bc2:	4b17      	ldr	r3, [pc, #92]	@ (8014c20 <MX_SAI1_Init+0x184>)
 8014bc4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8014bc8:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockB1.FrameInit.FrameLength = 256;
 8014bca:	4b15      	ldr	r3, [pc, #84]	@ (8014c20 <MX_SAI1_Init+0x184>)
 8014bcc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8014bd0:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 8014bd2:	4b13      	ldr	r3, [pc, #76]	@ (8014c20 <MX_SAI1_Init+0x184>)
 8014bd4:	2201      	movs	r2, #1
 8014bd6:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8014bd8:	4b11      	ldr	r3, [pc, #68]	@ (8014c20 <MX_SAI1_Init+0x184>)
 8014bda:	2200      	movs	r2, #0
 8014bdc:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8014bde:	4b10      	ldr	r3, [pc, #64]	@ (8014c20 <MX_SAI1_Init+0x184>)
 8014be0:	2200      	movs	r2, #0
 8014be2:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8014be4:	4b0e      	ldr	r3, [pc, #56]	@ (8014c20 <MX_SAI1_Init+0x184>)
 8014be6:	2200      	movs	r2, #0
 8014be8:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 8014bea:	4b0d      	ldr	r3, [pc, #52]	@ (8014c20 <MX_SAI1_Init+0x184>)
 8014bec:	2200      	movs	r2, #0
 8014bee:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8014bf0:	4b0b      	ldr	r3, [pc, #44]	@ (8014c20 <MX_SAI1_Init+0x184>)
 8014bf2:	2280      	movs	r2, #128	@ 0x80
 8014bf4:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockB1.SlotInit.SlotNumber = 8;
 8014bf6:	4b0a      	ldr	r3, [pc, #40]	@ (8014c20 <MX_SAI1_Init+0x184>)
 8014bf8:	2208      	movs	r2, #8
 8014bfa:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai_BlockB1.SlotInit.SlotActive = 0x0000003F;
 8014bfc:	4b08      	ldr	r3, [pc, #32]	@ (8014c20 <MX_SAI1_Init+0x184>)
 8014bfe:	223f      	movs	r2, #63	@ 0x3f
 8014c00:	675a      	str	r2, [r3, #116]	@ 0x74
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 8014c02:	4807      	ldr	r0, [pc, #28]	@ (8014c20 <MX_SAI1_Init+0x184>)
 8014c04:	f7f6 fdf4 	bl	800b7f0 <HAL_SAI_Init>
 8014c08:	4603      	mov	r3, r0
 8014c0a:	2b00      	cmp	r3, #0
 8014c0c:	d001      	beq.n	8014c12 <MX_SAI1_Init+0x176>
  {
    Error_Handler();
 8014c0e:	f7ff fadb 	bl	80141c8 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8014c12:	bf00      	nop
 8014c14:	bd80      	pop	{r7, pc}
 8014c16:	bf00      	nop
 8014c18:	24008494 	.word	0x24008494
 8014c1c:	40015804 	.word	0x40015804
 8014c20:	2400852c 	.word	0x2400852c
 8014c24:	40015824 	.word	0x40015824

08014c28 <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 8014c28:	b580      	push	{r7, lr}
 8014c2a:	b08a      	sub	sp, #40	@ 0x28
 8014c2c:	af00      	add	r7, sp, #0
 8014c2e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(saiHandle->Instance==SAI1_Block_A)
 8014c30:	687b      	ldr	r3, [r7, #4]
 8014c32:	681b      	ldr	r3, [r3, #0]
 8014c34:	4a77      	ldr	r2, [pc, #476]	@ (8014e14 <HAL_SAI_MspInit+0x1ec>)
 8014c36:	4293      	cmp	r3, r2
 8014c38:	d171      	bne.n	8014d1e <HAL_SAI_MspInit+0xf6>
    {
    /* SAI1 clock enable */
    if (SAI1_client == 0)
 8014c3a:	4b77      	ldr	r3, [pc, #476]	@ (8014e18 <HAL_SAI_MspInit+0x1f0>)
 8014c3c:	681b      	ldr	r3, [r3, #0]
 8014c3e:	2b00      	cmp	r3, #0
 8014c40:	d116      	bne.n	8014c70 <HAL_SAI_MspInit+0x48>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8014c42:	4b76      	ldr	r3, [pc, #472]	@ (8014e1c <HAL_SAI_MspInit+0x1f4>)
 8014c44:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8014c48:	4a74      	ldr	r2, [pc, #464]	@ (8014e1c <HAL_SAI_MspInit+0x1f4>)
 8014c4a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8014c4e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8014c52:	4b72      	ldr	r3, [pc, #456]	@ (8014e1c <HAL_SAI_MspInit+0x1f4>)
 8014c54:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8014c58:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8014c5c:	613b      	str	r3, [r7, #16]
 8014c5e:	693b      	ldr	r3, [r7, #16]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI1_IRQn, 5, 0);
 8014c60:	2200      	movs	r2, #0
 8014c62:	2105      	movs	r1, #5
 8014c64:	2057      	movs	r0, #87	@ 0x57
 8014c66:	f7eb fec6 	bl	80009f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI1_IRQn);
 8014c6a:	2057      	movs	r0, #87	@ 0x57
 8014c6c:	f7eb fedd 	bl	8000a2a <HAL_NVIC_EnableIRQ>
    }
    SAI1_client ++;
 8014c70:	4b69      	ldr	r3, [pc, #420]	@ (8014e18 <HAL_SAI_MspInit+0x1f0>)
 8014c72:	681b      	ldr	r3, [r3, #0]
 8014c74:	3301      	adds	r3, #1
 8014c76:	4a68      	ldr	r2, [pc, #416]	@ (8014e18 <HAL_SAI_MspInit+0x1f0>)
 8014c78:	6013      	str	r3, [r2, #0]
    PE2     ------> SAI1_MCLK_A
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8014c7a:	2374      	movs	r3, #116	@ 0x74
 8014c7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8014c7e:	2302      	movs	r3, #2
 8014c80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014c82:	2300      	movs	r3, #0
 8014c84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8014c86:	2300      	movs	r3, #0
 8014c88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8014c8a:	2306      	movs	r3, #6
 8014c8c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8014c8e:	f107 0314 	add.w	r3, r7, #20
 8014c92:	4619      	mov	r1, r3
 8014c94:	4862      	ldr	r0, [pc, #392]	@ (8014e20 <HAL_SAI_MspInit+0x1f8>)
 8014c96:	f7ee fd2b 	bl	80036f0 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai1_a.Instance = DMA1_Stream0;
 8014c9a:	4b62      	ldr	r3, [pc, #392]	@ (8014e24 <HAL_SAI_MspInit+0x1fc>)
 8014c9c:	4a62      	ldr	r2, [pc, #392]	@ (8014e28 <HAL_SAI_MspInit+0x200>)
 8014c9e:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Request = DMA_REQUEST_SAI1_A;
 8014ca0:	4b60      	ldr	r3, [pc, #384]	@ (8014e24 <HAL_SAI_MspInit+0x1fc>)
 8014ca2:	2257      	movs	r2, #87	@ 0x57
 8014ca4:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8014ca6:	4b5f      	ldr	r3, [pc, #380]	@ (8014e24 <HAL_SAI_MspInit+0x1fc>)
 8014ca8:	2240      	movs	r2, #64	@ 0x40
 8014caa:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8014cac:	4b5d      	ldr	r3, [pc, #372]	@ (8014e24 <HAL_SAI_MspInit+0x1fc>)
 8014cae:	2200      	movs	r2, #0
 8014cb0:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 8014cb2:	4b5c      	ldr	r3, [pc, #368]	@ (8014e24 <HAL_SAI_MspInit+0x1fc>)
 8014cb4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8014cb8:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8014cba:	4b5a      	ldr	r3, [pc, #360]	@ (8014e24 <HAL_SAI_MspInit+0x1fc>)
 8014cbc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8014cc0:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8014cc2:	4b58      	ldr	r3, [pc, #352]	@ (8014e24 <HAL_SAI_MspInit+0x1fc>)
 8014cc4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8014cc8:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 8014cca:	4b56      	ldr	r3, [pc, #344]	@ (8014e24 <HAL_SAI_MspInit+0x1fc>)
 8014ccc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8014cd0:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_HIGH;
 8014cd2:	4b54      	ldr	r3, [pc, #336]	@ (8014e24 <HAL_SAI_MspInit+0x1fc>)
 8014cd4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8014cd8:	621a      	str	r2, [r3, #32]
    hdma_sai1_a.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8014cda:	4b52      	ldr	r3, [pc, #328]	@ (8014e24 <HAL_SAI_MspInit+0x1fc>)
 8014cdc:	2204      	movs	r2, #4
 8014cde:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai1_a.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 8014ce0:	4b50      	ldr	r3, [pc, #320]	@ (8014e24 <HAL_SAI_MspInit+0x1fc>)
 8014ce2:	2200      	movs	r2, #0
 8014ce4:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai1_a.Init.MemBurst = DMA_MBURST_SINGLE;
 8014ce6:	4b4f      	ldr	r3, [pc, #316]	@ (8014e24 <HAL_SAI_MspInit+0x1fc>)
 8014ce8:	2200      	movs	r2, #0
 8014cea:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai1_a.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8014cec:	4b4d      	ldr	r3, [pc, #308]	@ (8014e24 <HAL_SAI_MspInit+0x1fc>)
 8014cee:	2200      	movs	r2, #0
 8014cf0:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 8014cf2:	484c      	ldr	r0, [pc, #304]	@ (8014e24 <HAL_SAI_MspInit+0x1fc>)
 8014cf4:	f7eb feb4 	bl	8000a60 <HAL_DMA_Init>
 8014cf8:	4603      	mov	r3, r0
 8014cfa:	2b00      	cmp	r3, #0
 8014cfc:	d001      	beq.n	8014d02 <HAL_SAI_MspInit+0xda>
    {
      Error_Handler();
 8014cfe:	f7ff fa63 	bl	80141c8 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai1_a);
 8014d02:	687b      	ldr	r3, [r7, #4]
 8014d04:	4a47      	ldr	r2, [pc, #284]	@ (8014e24 <HAL_SAI_MspInit+0x1fc>)
 8014d06:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8014d0a:	4a46      	ldr	r2, [pc, #280]	@ (8014e24 <HAL_SAI_MspInit+0x1fc>)
 8014d0c:	687b      	ldr	r3, [r7, #4]
 8014d0e:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai1_a);
 8014d10:	687b      	ldr	r3, [r7, #4]
 8014d12:	4a44      	ldr	r2, [pc, #272]	@ (8014e24 <HAL_SAI_MspInit+0x1fc>)
 8014d14:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8014d18:	4a42      	ldr	r2, [pc, #264]	@ (8014e24 <HAL_SAI_MspInit+0x1fc>)
 8014d1a:	687b      	ldr	r3, [r7, #4]
 8014d1c:	6393      	str	r3, [r2, #56]	@ 0x38
    }
    if(saiHandle->Instance==SAI1_Block_B)
 8014d1e:	687b      	ldr	r3, [r7, #4]
 8014d20:	681b      	ldr	r3, [r3, #0]
 8014d22:	4a42      	ldr	r2, [pc, #264]	@ (8014e2c <HAL_SAI_MspInit+0x204>)
 8014d24:	4293      	cmp	r3, r2
 8014d26:	d171      	bne.n	8014e0c <HAL_SAI_MspInit+0x1e4>
    {
      /* SAI1 clock enable */
      if (SAI1_client == 0)
 8014d28:	4b3b      	ldr	r3, [pc, #236]	@ (8014e18 <HAL_SAI_MspInit+0x1f0>)
 8014d2a:	681b      	ldr	r3, [r3, #0]
 8014d2c:	2b00      	cmp	r3, #0
 8014d2e:	d116      	bne.n	8014d5e <HAL_SAI_MspInit+0x136>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8014d30:	4b3a      	ldr	r3, [pc, #232]	@ (8014e1c <HAL_SAI_MspInit+0x1f4>)
 8014d32:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8014d36:	4a39      	ldr	r2, [pc, #228]	@ (8014e1c <HAL_SAI_MspInit+0x1f4>)
 8014d38:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8014d3c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8014d40:	4b36      	ldr	r3, [pc, #216]	@ (8014e1c <HAL_SAI_MspInit+0x1f4>)
 8014d42:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8014d46:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8014d4a:	60fb      	str	r3, [r7, #12]
 8014d4c:	68fb      	ldr	r3, [r7, #12]

      /* Peripheral interrupt init*/
      HAL_NVIC_SetPriority(SAI1_IRQn, 5, 0);
 8014d4e:	2200      	movs	r2, #0
 8014d50:	2105      	movs	r1, #5
 8014d52:	2057      	movs	r0, #87	@ 0x57
 8014d54:	f7eb fe4f 	bl	80009f6 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(SAI1_IRQn);
 8014d58:	2057      	movs	r0, #87	@ 0x57
 8014d5a:	f7eb fe66 	bl	8000a2a <HAL_NVIC_EnableIRQ>
      }
    SAI1_client ++;
 8014d5e:	4b2e      	ldr	r3, [pc, #184]	@ (8014e18 <HAL_SAI_MspInit+0x1f0>)
 8014d60:	681b      	ldr	r3, [r3, #0]
 8014d62:	3301      	adds	r3, #1
 8014d64:	4a2c      	ldr	r2, [pc, #176]	@ (8014e18 <HAL_SAI_MspInit+0x1f0>)
 8014d66:	6013      	str	r3, [r2, #0]

    /**SAI1_B_Block_B GPIO Configuration
    PE3     ------> SAI1_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8014d68:	2308      	movs	r3, #8
 8014d6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8014d6c:	2302      	movs	r3, #2
 8014d6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014d70:	2300      	movs	r3, #0
 8014d72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8014d74:	2300      	movs	r3, #0
 8014d76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8014d78:	2306      	movs	r3, #6
 8014d7a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8014d7c:	f107 0314 	add.w	r3, r7, #20
 8014d80:	4619      	mov	r1, r3
 8014d82:	4827      	ldr	r0, [pc, #156]	@ (8014e20 <HAL_SAI_MspInit+0x1f8>)
 8014d84:	f7ee fcb4 	bl	80036f0 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai1_b.Instance = DMA1_Stream1;
 8014d88:	4b29      	ldr	r3, [pc, #164]	@ (8014e30 <HAL_SAI_MspInit+0x208>)
 8014d8a:	4a2a      	ldr	r2, [pc, #168]	@ (8014e34 <HAL_SAI_MspInit+0x20c>)
 8014d8c:	601a      	str	r2, [r3, #0]
    hdma_sai1_b.Init.Request = DMA_REQUEST_SAI1_B;
 8014d8e:	4b28      	ldr	r3, [pc, #160]	@ (8014e30 <HAL_SAI_MspInit+0x208>)
 8014d90:	2258      	movs	r2, #88	@ 0x58
 8014d92:	605a      	str	r2, [r3, #4]
    hdma_sai1_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8014d94:	4b26      	ldr	r3, [pc, #152]	@ (8014e30 <HAL_SAI_MspInit+0x208>)
 8014d96:	2200      	movs	r2, #0
 8014d98:	609a      	str	r2, [r3, #8]
    hdma_sai1_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8014d9a:	4b25      	ldr	r3, [pc, #148]	@ (8014e30 <HAL_SAI_MspInit+0x208>)
 8014d9c:	2200      	movs	r2, #0
 8014d9e:	60da      	str	r2, [r3, #12]
    hdma_sai1_b.Init.MemInc = DMA_MINC_ENABLE;
 8014da0:	4b23      	ldr	r3, [pc, #140]	@ (8014e30 <HAL_SAI_MspInit+0x208>)
 8014da2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8014da6:	611a      	str	r2, [r3, #16]
    hdma_sai1_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8014da8:	4b21      	ldr	r3, [pc, #132]	@ (8014e30 <HAL_SAI_MspInit+0x208>)
 8014daa:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8014dae:	615a      	str	r2, [r3, #20]
    hdma_sai1_b.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8014db0:	4b1f      	ldr	r3, [pc, #124]	@ (8014e30 <HAL_SAI_MspInit+0x208>)
 8014db2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8014db6:	619a      	str	r2, [r3, #24]
    hdma_sai1_b.Init.Mode = DMA_CIRCULAR;
 8014db8:	4b1d      	ldr	r3, [pc, #116]	@ (8014e30 <HAL_SAI_MspInit+0x208>)
 8014dba:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8014dbe:	61da      	str	r2, [r3, #28]
    hdma_sai1_b.Init.Priority = DMA_PRIORITY_HIGH;
 8014dc0:	4b1b      	ldr	r3, [pc, #108]	@ (8014e30 <HAL_SAI_MspInit+0x208>)
 8014dc2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8014dc6:	621a      	str	r2, [r3, #32]
    hdma_sai1_b.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8014dc8:	4b19      	ldr	r3, [pc, #100]	@ (8014e30 <HAL_SAI_MspInit+0x208>)
 8014dca:	2204      	movs	r2, #4
 8014dcc:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai1_b.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 8014dce:	4b18      	ldr	r3, [pc, #96]	@ (8014e30 <HAL_SAI_MspInit+0x208>)
 8014dd0:	2200      	movs	r2, #0
 8014dd2:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai1_b.Init.MemBurst = DMA_MBURST_SINGLE;
 8014dd4:	4b16      	ldr	r3, [pc, #88]	@ (8014e30 <HAL_SAI_MspInit+0x208>)
 8014dd6:	2200      	movs	r2, #0
 8014dd8:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai1_b.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8014dda:	4b15      	ldr	r3, [pc, #84]	@ (8014e30 <HAL_SAI_MspInit+0x208>)
 8014ddc:	2200      	movs	r2, #0
 8014dde:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sai1_b) != HAL_OK)
 8014de0:	4813      	ldr	r0, [pc, #76]	@ (8014e30 <HAL_SAI_MspInit+0x208>)
 8014de2:	f7eb fe3d 	bl	8000a60 <HAL_DMA_Init>
 8014de6:	4603      	mov	r3, r0
 8014de8:	2b00      	cmp	r3, #0
 8014dea:	d001      	beq.n	8014df0 <HAL_SAI_MspInit+0x1c8>
    {
      Error_Handler();
 8014dec:	f7ff f9ec 	bl	80141c8 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai1_b);
 8014df0:	687b      	ldr	r3, [r7, #4]
 8014df2:	4a0f      	ldr	r2, [pc, #60]	@ (8014e30 <HAL_SAI_MspInit+0x208>)
 8014df4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8014df8:	4a0d      	ldr	r2, [pc, #52]	@ (8014e30 <HAL_SAI_MspInit+0x208>)
 8014dfa:	687b      	ldr	r3, [r7, #4]
 8014dfc:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai1_b);
 8014dfe:	687b      	ldr	r3, [r7, #4]
 8014e00:	4a0b      	ldr	r2, [pc, #44]	@ (8014e30 <HAL_SAI_MspInit+0x208>)
 8014e02:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8014e06:	4a0a      	ldr	r2, [pc, #40]	@ (8014e30 <HAL_SAI_MspInit+0x208>)
 8014e08:	687b      	ldr	r3, [r7, #4]
 8014e0a:	6393      	str	r3, [r2, #56]	@ 0x38
    }
}
 8014e0c:	bf00      	nop
 8014e0e:	3728      	adds	r7, #40	@ 0x28
 8014e10:	46bd      	mov	sp, r7
 8014e12:	bd80      	pop	{r7, pc}
 8014e14:	40015804 	.word	0x40015804
 8014e18:	240086b4 	.word	0x240086b4
 8014e1c:	58024400 	.word	0x58024400
 8014e20:	58021000 	.word	0x58021000
 8014e24:	240085c4 	.word	0x240085c4
 8014e28:	40020010 	.word	0x40020010
 8014e2c:	40015824 	.word	0x40015824
 8014e30:	2400863c 	.word	0x2400863c
 8014e34:	40020028 	.word	0x40020028

08014e38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8014e38:	b480      	push	{r7}
 8014e3a:	b083      	sub	sp, #12
 8014e3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8014e3e:	4b0a      	ldr	r3, [pc, #40]	@ (8014e68 <HAL_MspInit+0x30>)
 8014e40:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8014e44:	4a08      	ldr	r2, [pc, #32]	@ (8014e68 <HAL_MspInit+0x30>)
 8014e46:	f043 0302 	orr.w	r3, r3, #2
 8014e4a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8014e4e:	4b06      	ldr	r3, [pc, #24]	@ (8014e68 <HAL_MspInit+0x30>)
 8014e50:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8014e54:	f003 0302 	and.w	r3, r3, #2
 8014e58:	607b      	str	r3, [r7, #4]
 8014e5a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8014e5c:	bf00      	nop
 8014e5e:	370c      	adds	r7, #12
 8014e60:	46bd      	mov	sp, r7
 8014e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e66:	4770      	bx	lr
 8014e68:	58024400 	.word	0x58024400

08014e6c <uart_log>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static void uart_log(const char *message)
{
 8014e6c:	b580      	push	{r7, lr}
 8014e6e:	b082      	sub	sp, #8
 8014e70:	af00      	add	r7, sp, #0
 8014e72:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&huart1, (uint8_t *)message, (uint16_t)strlen(message), 10);
 8014e74:	6878      	ldr	r0, [r7, #4]
 8014e76:	f7eb fa33 	bl	80002e0 <strlen>
 8014e7a:	4603      	mov	r3, r0
 8014e7c:	b29a      	uxth	r2, r3
 8014e7e:	230a      	movs	r3, #10
 8014e80:	6879      	ldr	r1, [r7, #4]
 8014e82:	4803      	ldr	r0, [pc, #12]	@ (8014e90 <uart_log+0x24>)
 8014e84:	f7f7 fcaa 	bl	800c7dc <HAL_UART_Transmit>
}
 8014e88:	bf00      	nop
 8014e8a:	3708      	adds	r7, #8
 8014e8c:	46bd      	mov	sp, r7
 8014e8e:	bd80      	pop	{r7, pc}
 8014e90:	240086bc 	.word	0x240086bc

08014e94 <uart_log_hex>:

static void uart_log_hex(const char *label, uint32_t value)
{
 8014e94:	b580      	push	{r7, lr}
 8014e96:	b09c      	sub	sp, #112	@ 0x70
 8014e98:	af02      	add	r7, sp, #8
 8014e9a:	6078      	str	r0, [r7, #4]
 8014e9c:	6039      	str	r1, [r7, #0]
  char buffer[96];
  snprintf(buffer, sizeof(buffer), "%s0x%08lX\r\n", label, (unsigned long)value);
 8014e9e:	f107 0008 	add.w	r0, r7, #8
 8014ea2:	683b      	ldr	r3, [r7, #0]
 8014ea4:	9300      	str	r3, [sp, #0]
 8014ea6:	687b      	ldr	r3, [r7, #4]
 8014ea8:	4a06      	ldr	r2, [pc, #24]	@ (8014ec4 <uart_log_hex+0x30>)
 8014eaa:	2160      	movs	r1, #96	@ 0x60
 8014eac:	f001 fe2c 	bl	8016b08 <sniprintf>
  uart_log(buffer);
 8014eb0:	f107 0308 	add.w	r3, r7, #8
 8014eb4:	4618      	mov	r0, r3
 8014eb6:	f7ff ffd9 	bl	8014e6c <uart_log>
}
 8014eba:	bf00      	nop
 8014ebc:	3768      	adds	r7, #104	@ 0x68
 8014ebe:	46bd      	mov	sp, r7
 8014ec0:	bd80      	pop	{r7, pc}
 8014ec2:	bf00      	nop
 8014ec4:	08017538 	.word	0x08017538

08014ec8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8014ec8:	b480      	push	{r7}
 8014eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8014ecc:	bf00      	nop
 8014ece:	e7fd      	b.n	8014ecc <NMI_Handler+0x4>

08014ed0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8014ed0:	b580      	push	{r7, lr}
 8014ed2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8014ed4:	b672      	cpsid	i
}
 8014ed6:	bf00      	nop
  /* USER CODE BEGIN HardFault_IRQn 0 */
  __disable_irq();
  uart_log("\r\nHardFault\r\n");
 8014ed8:	480e      	ldr	r0, [pc, #56]	@ (8014f14 <HardFault_Handler+0x44>)
 8014eda:	f7ff ffc7 	bl	8014e6c <uart_log>
  uart_log_hex("CFSR=", SCB->CFSR);
 8014ede:	4b0e      	ldr	r3, [pc, #56]	@ (8014f18 <HardFault_Handler+0x48>)
 8014ee0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014ee2:	4619      	mov	r1, r3
 8014ee4:	480d      	ldr	r0, [pc, #52]	@ (8014f1c <HardFault_Handler+0x4c>)
 8014ee6:	f7ff ffd5 	bl	8014e94 <uart_log_hex>
  uart_log_hex("HFSR=", SCB->HFSR);
 8014eea:	4b0b      	ldr	r3, [pc, #44]	@ (8014f18 <HardFault_Handler+0x48>)
 8014eec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014eee:	4619      	mov	r1, r3
 8014ef0:	480b      	ldr	r0, [pc, #44]	@ (8014f20 <HardFault_Handler+0x50>)
 8014ef2:	f7ff ffcf 	bl	8014e94 <uart_log_hex>
  uart_log_hex("MMFAR=", SCB->MMFAR);
 8014ef6:	4b08      	ldr	r3, [pc, #32]	@ (8014f18 <HardFault_Handler+0x48>)
 8014ef8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014efa:	4619      	mov	r1, r3
 8014efc:	4809      	ldr	r0, [pc, #36]	@ (8014f24 <HardFault_Handler+0x54>)
 8014efe:	f7ff ffc9 	bl	8014e94 <uart_log_hex>
  uart_log_hex("BFAR=", SCB->BFAR);
 8014f02:	4b05      	ldr	r3, [pc, #20]	@ (8014f18 <HardFault_Handler+0x48>)
 8014f04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014f06:	4619      	mov	r1, r3
 8014f08:	4807      	ldr	r0, [pc, #28]	@ (8014f28 <HardFault_Handler+0x58>)
 8014f0a:	f7ff ffc3 	bl	8014e94 <uart_log_hex>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8014f0e:	bf00      	nop
 8014f10:	e7fd      	b.n	8014f0e <HardFault_Handler+0x3e>
 8014f12:	bf00      	nop
 8014f14:	08017544 	.word	0x08017544
 8014f18:	e000ed00 	.word	0xe000ed00
 8014f1c:	08017554 	.word	0x08017554
 8014f20:	0801755c 	.word	0x0801755c
 8014f24:	08017564 	.word	0x08017564
 8014f28:	0801756c 	.word	0x0801756c

08014f2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8014f2c:	b480      	push	{r7}
 8014f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8014f30:	bf00      	nop
 8014f32:	e7fd      	b.n	8014f30 <MemManage_Handler+0x4>

08014f34 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8014f34:	b480      	push	{r7}
 8014f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8014f38:	bf00      	nop
 8014f3a:	e7fd      	b.n	8014f38 <BusFault_Handler+0x4>

08014f3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8014f3c:	b480      	push	{r7}
 8014f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8014f40:	bf00      	nop
 8014f42:	e7fd      	b.n	8014f40 <UsageFault_Handler+0x4>

08014f44 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8014f44:	b480      	push	{r7}
 8014f46:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8014f48:	bf00      	nop
 8014f4a:	46bd      	mov	sp, r7
 8014f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f50:	4770      	bx	lr

08014f52 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8014f52:	b480      	push	{r7}
 8014f54:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8014f56:	bf00      	nop
 8014f58:	46bd      	mov	sp, r7
 8014f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f5e:	4770      	bx	lr

08014f60 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8014f60:	b480      	push	{r7}
 8014f62:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8014f64:	bf00      	nop
 8014f66:	46bd      	mov	sp, r7
 8014f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f6c:	4770      	bx	lr

08014f6e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8014f6e:	b580      	push	{r7, lr}
 8014f70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8014f72:	f7eb fc15 	bl	80007a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8014f76:	bf00      	nop
 8014f78:	bd80      	pop	{r7, pc}
	...

08014f7c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8014f7c:	b580      	push	{r7, lr}
 8014f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 8014f80:	4802      	ldr	r0, [pc, #8]	@ (8014f8c <DMA1_Stream0_IRQHandler+0x10>)
 8014f82:	f7ed f897 	bl	80020b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8014f86:	bf00      	nop
 8014f88:	bd80      	pop	{r7, pc}
 8014f8a:	bf00      	nop
 8014f8c:	240085c4 	.word	0x240085c4

08014f90 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8014f90:	b580      	push	{r7, lr}
 8014f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_b);
 8014f94:	4802      	ldr	r0, [pc, #8]	@ (8014fa0 <DMA1_Stream1_IRQHandler+0x10>)
 8014f96:	f7ed f88d 	bl	80020b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8014f9a:	bf00      	nop
 8014f9c:	bd80      	pop	{r7, pc}
 8014f9e:	bf00      	nop
 8014fa0:	2400863c 	.word	0x2400863c

08014fa4 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8014fa4:	b580      	push	{r7, lr}
 8014fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_HS);
 8014fa8:	4802      	ldr	r0, [pc, #8]	@ (8014fb4 <OTG_HS_IRQHandler+0x10>)
 8014faa:	f7ef f85b 	bl	8004064 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8014fae:	bf00      	nop
 8014fb0:	bd80      	pop	{r7, pc}
 8014fb2:	bf00      	nop
 8014fb4:	240095d8 	.word	0x240095d8

08014fb8 <SAI1_IRQHandler>:

/**
  * @brief This function handles SAI1 global interrupt.
  */
void SAI1_IRQHandler(void)
{
 8014fb8:	b580      	push	{r7, lr}
 8014fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SAI1_IRQn 0 */

  /* USER CODE END SAI1_IRQn 0 */
  HAL_SAI_IRQHandler(&hsai_BlockA1);
 8014fbc:	4803      	ldr	r0, [pc, #12]	@ (8014fcc <SAI1_IRQHandler+0x14>)
 8014fbe:	f7f7 f89b 	bl	800c0f8 <HAL_SAI_IRQHandler>
  HAL_SAI_IRQHandler(&hsai_BlockB1);
 8014fc2:	4803      	ldr	r0, [pc, #12]	@ (8014fd0 <SAI1_IRQHandler+0x18>)
 8014fc4:	f7f7 f898 	bl	800c0f8 <HAL_SAI_IRQHandler>
  /* USER CODE BEGIN SAI1_IRQn 1 */

  /* USER CODE END SAI1_IRQn 1 */
}
 8014fc8:	bf00      	nop
 8014fca:	bd80      	pop	{r7, pc}
 8014fcc:	24008494 	.word	0x24008494
 8014fd0:	2400852c 	.word	0x2400852c

08014fd4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8014fd4:	b580      	push	{r7, lr}
 8014fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8014fd8:	4802      	ldr	r0, [pc, #8]	@ (8014fe4 <OTG_FS_IRQHandler+0x10>)
 8014fda:	f7f1 fd93 	bl	8006b04 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8014fde:	bf00      	nop
 8014fe0:	bd80      	pop	{r7, pc}
 8014fe2:	bf00      	nop
 8014fe4:	24008ee0 	.word	0x24008ee0

08014fe8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8014fe8:	b580      	push	{r7, lr}
 8014fea:	b086      	sub	sp, #24
 8014fec:	af00      	add	r7, sp, #0
 8014fee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8014ff0:	4a14      	ldr	r2, [pc, #80]	@ (8015044 <_sbrk+0x5c>)
 8014ff2:	4b15      	ldr	r3, [pc, #84]	@ (8015048 <_sbrk+0x60>)
 8014ff4:	1ad3      	subs	r3, r2, r3
 8014ff6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8014ff8:	697b      	ldr	r3, [r7, #20]
 8014ffa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8014ffc:	4b13      	ldr	r3, [pc, #76]	@ (801504c <_sbrk+0x64>)
 8014ffe:	681b      	ldr	r3, [r3, #0]
 8015000:	2b00      	cmp	r3, #0
 8015002:	d102      	bne.n	801500a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8015004:	4b11      	ldr	r3, [pc, #68]	@ (801504c <_sbrk+0x64>)
 8015006:	4a12      	ldr	r2, [pc, #72]	@ (8015050 <_sbrk+0x68>)
 8015008:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 801500a:	4b10      	ldr	r3, [pc, #64]	@ (801504c <_sbrk+0x64>)
 801500c:	681a      	ldr	r2, [r3, #0]
 801500e:	687b      	ldr	r3, [r7, #4]
 8015010:	4413      	add	r3, r2
 8015012:	693a      	ldr	r2, [r7, #16]
 8015014:	429a      	cmp	r2, r3
 8015016:	d207      	bcs.n	8015028 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8015018:	f001 fdc4 	bl	8016ba4 <__errno>
 801501c:	4603      	mov	r3, r0
 801501e:	220c      	movs	r2, #12
 8015020:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8015022:	f04f 33ff 	mov.w	r3, #4294967295
 8015026:	e009      	b.n	801503c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8015028:	4b08      	ldr	r3, [pc, #32]	@ (801504c <_sbrk+0x64>)
 801502a:	681b      	ldr	r3, [r3, #0]
 801502c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 801502e:	4b07      	ldr	r3, [pc, #28]	@ (801504c <_sbrk+0x64>)
 8015030:	681a      	ldr	r2, [r3, #0]
 8015032:	687b      	ldr	r3, [r7, #4]
 8015034:	4413      	add	r3, r2
 8015036:	4a05      	ldr	r2, [pc, #20]	@ (801504c <_sbrk+0x64>)
 8015038:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 801503a:	68fb      	ldr	r3, [r7, #12]
}
 801503c:	4618      	mov	r0, r3
 801503e:	3718      	adds	r7, #24
 8015040:	46bd      	mov	sp, r7
 8015042:	bd80      	pop	{r7, pc}
 8015044:	24080000 	.word	0x24080000
 8015048:	00000400 	.word	0x00000400
 801504c:	240086b8 	.word	0x240086b8
 8015050:	24009d60 	.word	0x24009d60

08015054 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8015054:	b480      	push	{r7}
 8015056:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8015058:	4b43      	ldr	r3, [pc, #268]	@ (8015168 <SystemInit+0x114>)
 801505a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801505e:	4a42      	ldr	r2, [pc, #264]	@ (8015168 <SystemInit+0x114>)
 8015060:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8015064:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8015068:	4b40      	ldr	r3, [pc, #256]	@ (801516c <SystemInit+0x118>)
 801506a:	681b      	ldr	r3, [r3, #0]
 801506c:	f003 030f 	and.w	r3, r3, #15
 8015070:	2b06      	cmp	r3, #6
 8015072:	d807      	bhi.n	8015084 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8015074:	4b3d      	ldr	r3, [pc, #244]	@ (801516c <SystemInit+0x118>)
 8015076:	681b      	ldr	r3, [r3, #0]
 8015078:	f023 030f 	bic.w	r3, r3, #15
 801507c:	4a3b      	ldr	r2, [pc, #236]	@ (801516c <SystemInit+0x118>)
 801507e:	f043 0307 	orr.w	r3, r3, #7
 8015082:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8015084:	4b3a      	ldr	r3, [pc, #232]	@ (8015170 <SystemInit+0x11c>)
 8015086:	681b      	ldr	r3, [r3, #0]
 8015088:	4a39      	ldr	r2, [pc, #228]	@ (8015170 <SystemInit+0x11c>)
 801508a:	f043 0301 	orr.w	r3, r3, #1
 801508e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8015090:	4b37      	ldr	r3, [pc, #220]	@ (8015170 <SystemInit+0x11c>)
 8015092:	2200      	movs	r2, #0
 8015094:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8015096:	4b36      	ldr	r3, [pc, #216]	@ (8015170 <SystemInit+0x11c>)
 8015098:	681a      	ldr	r2, [r3, #0]
 801509a:	4935      	ldr	r1, [pc, #212]	@ (8015170 <SystemInit+0x11c>)
 801509c:	4b35      	ldr	r3, [pc, #212]	@ (8015174 <SystemInit+0x120>)
 801509e:	4013      	ands	r3, r2
 80150a0:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80150a2:	4b32      	ldr	r3, [pc, #200]	@ (801516c <SystemInit+0x118>)
 80150a4:	681b      	ldr	r3, [r3, #0]
 80150a6:	f003 0308 	and.w	r3, r3, #8
 80150aa:	2b00      	cmp	r3, #0
 80150ac:	d007      	beq.n	80150be <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80150ae:	4b2f      	ldr	r3, [pc, #188]	@ (801516c <SystemInit+0x118>)
 80150b0:	681b      	ldr	r3, [r3, #0]
 80150b2:	f023 030f 	bic.w	r3, r3, #15
 80150b6:	4a2d      	ldr	r2, [pc, #180]	@ (801516c <SystemInit+0x118>)
 80150b8:	f043 0307 	orr.w	r3, r3, #7
 80150bc:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80150be:	4b2c      	ldr	r3, [pc, #176]	@ (8015170 <SystemInit+0x11c>)
 80150c0:	2200      	movs	r2, #0
 80150c2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80150c4:	4b2a      	ldr	r3, [pc, #168]	@ (8015170 <SystemInit+0x11c>)
 80150c6:	2200      	movs	r2, #0
 80150c8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80150ca:	4b29      	ldr	r3, [pc, #164]	@ (8015170 <SystemInit+0x11c>)
 80150cc:	2200      	movs	r2, #0
 80150ce:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80150d0:	4b27      	ldr	r3, [pc, #156]	@ (8015170 <SystemInit+0x11c>)
 80150d2:	4a29      	ldr	r2, [pc, #164]	@ (8015178 <SystemInit+0x124>)
 80150d4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80150d6:	4b26      	ldr	r3, [pc, #152]	@ (8015170 <SystemInit+0x11c>)
 80150d8:	4a28      	ldr	r2, [pc, #160]	@ (801517c <SystemInit+0x128>)
 80150da:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80150dc:	4b24      	ldr	r3, [pc, #144]	@ (8015170 <SystemInit+0x11c>)
 80150de:	4a28      	ldr	r2, [pc, #160]	@ (8015180 <SystemInit+0x12c>)
 80150e0:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80150e2:	4b23      	ldr	r3, [pc, #140]	@ (8015170 <SystemInit+0x11c>)
 80150e4:	2200      	movs	r2, #0
 80150e6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80150e8:	4b21      	ldr	r3, [pc, #132]	@ (8015170 <SystemInit+0x11c>)
 80150ea:	4a25      	ldr	r2, [pc, #148]	@ (8015180 <SystemInit+0x12c>)
 80150ec:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80150ee:	4b20      	ldr	r3, [pc, #128]	@ (8015170 <SystemInit+0x11c>)
 80150f0:	2200      	movs	r2, #0
 80150f2:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80150f4:	4b1e      	ldr	r3, [pc, #120]	@ (8015170 <SystemInit+0x11c>)
 80150f6:	4a22      	ldr	r2, [pc, #136]	@ (8015180 <SystemInit+0x12c>)
 80150f8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80150fa:	4b1d      	ldr	r3, [pc, #116]	@ (8015170 <SystemInit+0x11c>)
 80150fc:	2200      	movs	r2, #0
 80150fe:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8015100:	4b1b      	ldr	r3, [pc, #108]	@ (8015170 <SystemInit+0x11c>)
 8015102:	681b      	ldr	r3, [r3, #0]
 8015104:	4a1a      	ldr	r2, [pc, #104]	@ (8015170 <SystemInit+0x11c>)
 8015106:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 801510a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 801510c:	4b18      	ldr	r3, [pc, #96]	@ (8015170 <SystemInit+0x11c>)
 801510e:	2200      	movs	r2, #0
 8015110:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8015112:	4b1c      	ldr	r3, [pc, #112]	@ (8015184 <SystemInit+0x130>)
 8015114:	681a      	ldr	r2, [r3, #0]
 8015116:	4b1c      	ldr	r3, [pc, #112]	@ (8015188 <SystemInit+0x134>)
 8015118:	4013      	ands	r3, r2
 801511a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801511e:	d202      	bcs.n	8015126 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8015120:	4b1a      	ldr	r3, [pc, #104]	@ (801518c <SystemInit+0x138>)
 8015122:	2201      	movs	r2, #1
 8015124:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8015126:	4b12      	ldr	r3, [pc, #72]	@ (8015170 <SystemInit+0x11c>)
 8015128:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 801512c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8015130:	2b00      	cmp	r3, #0
 8015132:	d113      	bne.n	801515c <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8015134:	4b0e      	ldr	r3, [pc, #56]	@ (8015170 <SystemInit+0x11c>)
 8015136:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 801513a:	4a0d      	ldr	r2, [pc, #52]	@ (8015170 <SystemInit+0x11c>)
 801513c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8015140:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8015144:	4b12      	ldr	r3, [pc, #72]	@ (8015190 <SystemInit+0x13c>)
 8015146:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 801514a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 801514c:	4b08      	ldr	r3, [pc, #32]	@ (8015170 <SystemInit+0x11c>)
 801514e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8015152:	4a07      	ldr	r2, [pc, #28]	@ (8015170 <SystemInit+0x11c>)
 8015154:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8015158:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 801515c:	bf00      	nop
 801515e:	46bd      	mov	sp, r7
 8015160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015164:	4770      	bx	lr
 8015166:	bf00      	nop
 8015168:	e000ed00 	.word	0xe000ed00
 801516c:	52002000 	.word	0x52002000
 8015170:	58024400 	.word	0x58024400
 8015174:	eaf6ed7f 	.word	0xeaf6ed7f
 8015178:	02020200 	.word	0x02020200
 801517c:	01ff0000 	.word	0x01ff0000
 8015180:	01010280 	.word	0x01010280
 8015184:	5c001000 	.word	0x5c001000
 8015188:	ffff0000 	.word	0xffff0000
 801518c:	51008108 	.word	0x51008108
 8015190:	52004000 	.word	0x52004000

08015194 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8015194:	b480      	push	{r7}
 8015196:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8015198:	4b09      	ldr	r3, [pc, #36]	@ (80151c0 <ExitRun0Mode+0x2c>)
 801519a:	68db      	ldr	r3, [r3, #12]
 801519c:	4a08      	ldr	r2, [pc, #32]	@ (80151c0 <ExitRun0Mode+0x2c>)
 801519e:	f043 0302 	orr.w	r3, r3, #2
 80151a2:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80151a4:	bf00      	nop
 80151a6:	4b06      	ldr	r3, [pc, #24]	@ (80151c0 <ExitRun0Mode+0x2c>)
 80151a8:	685b      	ldr	r3, [r3, #4]
 80151aa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80151ae:	2b00      	cmp	r3, #0
 80151b0:	d0f9      	beq.n	80151a6 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80151b2:	bf00      	nop
 80151b4:	bf00      	nop
 80151b6:	46bd      	mov	sp, r7
 80151b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80151bc:	4770      	bx	lr
 80151be:	bf00      	nop
 80151c0:	58024800 	.word	0x58024800

080151c4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80151c4:	b580      	push	{r7, lr}
 80151c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80151c8:	4b22      	ldr	r3, [pc, #136]	@ (8015254 <MX_USART1_UART_Init+0x90>)
 80151ca:	4a23      	ldr	r2, [pc, #140]	@ (8015258 <MX_USART1_UART_Init+0x94>)
 80151cc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80151ce:	4b21      	ldr	r3, [pc, #132]	@ (8015254 <MX_USART1_UART_Init+0x90>)
 80151d0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80151d4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80151d6:	4b1f      	ldr	r3, [pc, #124]	@ (8015254 <MX_USART1_UART_Init+0x90>)
 80151d8:	2200      	movs	r2, #0
 80151da:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80151dc:	4b1d      	ldr	r3, [pc, #116]	@ (8015254 <MX_USART1_UART_Init+0x90>)
 80151de:	2200      	movs	r2, #0
 80151e0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80151e2:	4b1c      	ldr	r3, [pc, #112]	@ (8015254 <MX_USART1_UART_Init+0x90>)
 80151e4:	2200      	movs	r2, #0
 80151e6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80151e8:	4b1a      	ldr	r3, [pc, #104]	@ (8015254 <MX_USART1_UART_Init+0x90>)
 80151ea:	220c      	movs	r2, #12
 80151ec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80151ee:	4b19      	ldr	r3, [pc, #100]	@ (8015254 <MX_USART1_UART_Init+0x90>)
 80151f0:	2200      	movs	r2, #0
 80151f2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80151f4:	4b17      	ldr	r3, [pc, #92]	@ (8015254 <MX_USART1_UART_Init+0x90>)
 80151f6:	2200      	movs	r2, #0
 80151f8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80151fa:	4b16      	ldr	r3, [pc, #88]	@ (8015254 <MX_USART1_UART_Init+0x90>)
 80151fc:	2200      	movs	r2, #0
 80151fe:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8015200:	4b14      	ldr	r3, [pc, #80]	@ (8015254 <MX_USART1_UART_Init+0x90>)
 8015202:	2200      	movs	r2, #0
 8015204:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8015206:	4b13      	ldr	r3, [pc, #76]	@ (8015254 <MX_USART1_UART_Init+0x90>)
 8015208:	2200      	movs	r2, #0
 801520a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 801520c:	4811      	ldr	r0, [pc, #68]	@ (8015254 <MX_USART1_UART_Init+0x90>)
 801520e:	f7f7 fa95 	bl	800c73c <HAL_UART_Init>
 8015212:	4603      	mov	r3, r0
 8015214:	2b00      	cmp	r3, #0
 8015216:	d001      	beq.n	801521c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8015218:	f7fe ffd6 	bl	80141c8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 801521c:	2100      	movs	r1, #0
 801521e:	480d      	ldr	r0, [pc, #52]	@ (8015254 <MX_USART1_UART_Init+0x90>)
 8015220:	f7f8 fb2b 	bl	800d87a <HAL_UARTEx_SetTxFifoThreshold>
 8015224:	4603      	mov	r3, r0
 8015226:	2b00      	cmp	r3, #0
 8015228:	d001      	beq.n	801522e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 801522a:	f7fe ffcd 	bl	80141c8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 801522e:	2100      	movs	r1, #0
 8015230:	4808      	ldr	r0, [pc, #32]	@ (8015254 <MX_USART1_UART_Init+0x90>)
 8015232:	f7f8 fb60 	bl	800d8f6 <HAL_UARTEx_SetRxFifoThreshold>
 8015236:	4603      	mov	r3, r0
 8015238:	2b00      	cmp	r3, #0
 801523a:	d001      	beq.n	8015240 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 801523c:	f7fe ffc4 	bl	80141c8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8015240:	4804      	ldr	r0, [pc, #16]	@ (8015254 <MX_USART1_UART_Init+0x90>)
 8015242:	f7f8 fae1 	bl	800d808 <HAL_UARTEx_DisableFifoMode>
 8015246:	4603      	mov	r3, r0
 8015248:	2b00      	cmp	r3, #0
 801524a:	d001      	beq.n	8015250 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 801524c:	f7fe ffbc 	bl	80141c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8015250:	bf00      	nop
 8015252:	bd80      	pop	{r7, pc}
 8015254:	240086bc 	.word	0x240086bc
 8015258:	40011000 	.word	0x40011000

0801525c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 801525c:	b580      	push	{r7, lr}
 801525e:	b0ba      	sub	sp, #232	@ 0xe8
 8015260:	af00      	add	r7, sp, #0
 8015262:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8015264:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8015268:	2200      	movs	r2, #0
 801526a:	601a      	str	r2, [r3, #0]
 801526c:	605a      	str	r2, [r3, #4]
 801526e:	609a      	str	r2, [r3, #8]
 8015270:	60da      	str	r2, [r3, #12]
 8015272:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8015274:	f107 0310 	add.w	r3, r7, #16
 8015278:	22c0      	movs	r2, #192	@ 0xc0
 801527a:	2100      	movs	r1, #0
 801527c:	4618      	mov	r0, r3
 801527e:	f001 fc79 	bl	8016b74 <memset>
  if(uartHandle->Instance==USART1)
 8015282:	687b      	ldr	r3, [r7, #4]
 8015284:	681b      	ldr	r3, [r3, #0]
 8015286:	4a27      	ldr	r2, [pc, #156]	@ (8015324 <HAL_UART_MspInit+0xc8>)
 8015288:	4293      	cmp	r3, r2
 801528a:	d146      	bne.n	801531a <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 801528c:	f04f 0201 	mov.w	r2, #1
 8015290:	f04f 0300 	mov.w	r3, #0
 8015294:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8015298:	2300      	movs	r3, #0
 801529a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 801529e:	f107 0310 	add.w	r3, r7, #16
 80152a2:	4618      	mov	r0, r3
 80152a4:	f7f3 fda6 	bl	8008df4 <HAL_RCCEx_PeriphCLKConfig>
 80152a8:	4603      	mov	r3, r0
 80152aa:	2b00      	cmp	r3, #0
 80152ac:	d001      	beq.n	80152b2 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80152ae:	f7fe ff8b 	bl	80141c8 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80152b2:	4b1d      	ldr	r3, [pc, #116]	@ (8015328 <HAL_UART_MspInit+0xcc>)
 80152b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80152b8:	4a1b      	ldr	r2, [pc, #108]	@ (8015328 <HAL_UART_MspInit+0xcc>)
 80152ba:	f043 0310 	orr.w	r3, r3, #16
 80152be:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80152c2:	4b19      	ldr	r3, [pc, #100]	@ (8015328 <HAL_UART_MspInit+0xcc>)
 80152c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80152c8:	f003 0310 	and.w	r3, r3, #16
 80152cc:	60fb      	str	r3, [r7, #12]
 80152ce:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80152d0:	4b15      	ldr	r3, [pc, #84]	@ (8015328 <HAL_UART_MspInit+0xcc>)
 80152d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80152d6:	4a14      	ldr	r2, [pc, #80]	@ (8015328 <HAL_UART_MspInit+0xcc>)
 80152d8:	f043 0301 	orr.w	r3, r3, #1
 80152dc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80152e0:	4b11      	ldr	r3, [pc, #68]	@ (8015328 <HAL_UART_MspInit+0xcc>)
 80152e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80152e6:	f003 0301 	and.w	r3, r3, #1
 80152ea:	60bb      	str	r3, [r7, #8]
 80152ec:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80152ee:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80152f2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80152f6:	2302      	movs	r3, #2
 80152f8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80152fc:	2300      	movs	r3, #0
 80152fe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8015302:	2300      	movs	r3, #0
 8015304:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8015308:	2307      	movs	r3, #7
 801530a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801530e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8015312:	4619      	mov	r1, r3
 8015314:	4805      	ldr	r0, [pc, #20]	@ (801532c <HAL_UART_MspInit+0xd0>)
 8015316:	f7ee f9eb 	bl	80036f0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 801531a:	bf00      	nop
 801531c:	37e8      	adds	r7, #232	@ 0xe8
 801531e:	46bd      	mov	sp, r7
 8015320:	bd80      	pop	{r7, pc}
 8015322:	bf00      	nop
 8015324:	40011000 	.word	0x40011000
 8015328:	58024400 	.word	0x58024400
 801532c:	58020000 	.word	0x58020000

08015330 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8015330:	b580      	push	{r7, lr}
 8015332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8015334:	2200      	movs	r2, #0
 8015336:	490f      	ldr	r1, [pc, #60]	@ (8015374 <MX_USB_DEVICE_Init+0x44>)
 8015338:	480f      	ldr	r0, [pc, #60]	@ (8015378 <MX_USB_DEVICE_Init+0x48>)
 801533a:	f7fb f842 	bl	80103c2 <USBD_Init>
 801533e:	4603      	mov	r3, r0
 8015340:	2b00      	cmp	r3, #0
 8015342:	d001      	beq.n	8015348 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8015344:	f7fe ff40 	bl	80141c8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_HID) != USBD_OK)
 8015348:	490c      	ldr	r1, [pc, #48]	@ (801537c <MX_USB_DEVICE_Init+0x4c>)
 801534a:	480b      	ldr	r0, [pc, #44]	@ (8015378 <MX_USB_DEVICE_Init+0x48>)
 801534c:	f7fb f869 	bl	8010422 <USBD_RegisterClass>
 8015350:	4603      	mov	r3, r0
 8015352:	2b00      	cmp	r3, #0
 8015354:	d001      	beq.n	801535a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8015356:	f7fe ff37 	bl	80141c8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 801535a:	4807      	ldr	r0, [pc, #28]	@ (8015378 <MX_USB_DEVICE_Init+0x48>)
 801535c:	f7fb f897 	bl	801048e <USBD_Start>
 8015360:	4603      	mov	r3, r0
 8015362:	2b00      	cmp	r3, #0
 8015364:	d001      	beq.n	801536a <MX_USB_DEVICE_Init+0x3a>
  {
    Error_Handler();
 8015366:	f7fe ff2f 	bl	80141c8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 801536a:	f7f2 fd4d 	bl	8007e08 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 801536e:	bf00      	nop
 8015370:	bd80      	pop	{r7, pc}
 8015372:	bf00      	nop
 8015374:	240000d0 	.word	0x240000d0
 8015378:	24008750 	.word	0x24008750
 801537c:	24000008 	.word	0x24000008

08015380 <uart_log>:
USBH_HandleTypeDef hUsbHostHS;
ApplicationTypeDef Appli_state = APPLICATION_IDLE;

/* USER CODE BEGIN 0 */
static void uart_log(const char *message)
{
 8015380:	b580      	push	{r7, lr}
 8015382:	b082      	sub	sp, #8
 8015384:	af00      	add	r7, sp, #0
 8015386:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&huart1, (uint8_t *)message, (uint16_t)strlen(message), 10);
 8015388:	6878      	ldr	r0, [r7, #4]
 801538a:	f7ea ffa9 	bl	80002e0 <strlen>
 801538e:	4603      	mov	r3, r0
 8015390:	b29a      	uxth	r2, r3
 8015392:	230a      	movs	r3, #10
 8015394:	6879      	ldr	r1, [r7, #4]
 8015396:	4803      	ldr	r0, [pc, #12]	@ (80153a4 <uart_log+0x24>)
 8015398:	f7f7 fa20 	bl	800c7dc <HAL_UART_Transmit>
}
 801539c:	bf00      	nop
 801539e:	3708      	adds	r7, #8
 80153a0:	46bd      	mov	sp, r7
 80153a2:	bd80      	pop	{r7, pc}
 80153a4:	240086bc 	.word	0x240086bc

080153a8 <uart_log_status>:

static void uart_log_status(const char *label, USBH_StatusTypeDef status)
{
 80153a8:	b580      	push	{r7, lr}
 80153aa:	b09c      	sub	sp, #112	@ 0x70
 80153ac:	af02      	add	r7, sp, #8
 80153ae:	6078      	str	r0, [r7, #4]
 80153b0:	460b      	mov	r3, r1
 80153b2:	70fb      	strb	r3, [r7, #3]
  char buffer[96];
  snprintf(buffer, sizeof(buffer), "%s status=%d\r\n", label, (int)status);
 80153b4:	78fb      	ldrb	r3, [r7, #3]
 80153b6:	f107 0008 	add.w	r0, r7, #8
 80153ba:	9300      	str	r3, [sp, #0]
 80153bc:	687b      	ldr	r3, [r7, #4]
 80153be:	4a06      	ldr	r2, [pc, #24]	@ (80153d8 <uart_log_status+0x30>)
 80153c0:	2160      	movs	r1, #96	@ 0x60
 80153c2:	f001 fba1 	bl	8016b08 <sniprintf>
  uart_log(buffer);
 80153c6:	f107 0308 	add.w	r3, r7, #8
 80153ca:	4618      	mov	r0, r3
 80153cc:	f7ff ffd8 	bl	8015380 <uart_log>
}
 80153d0:	bf00      	nop
 80153d2:	3768      	adds	r7, #104	@ 0x68
 80153d4:	46bd      	mov	sp, r7
 80153d6:	bd80      	pop	{r7, pc}
 80153d8:	08017574 	.word	0x08017574

080153dc <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 80153dc:	b580      	push	{r7, lr}
 80153de:	b082      	sub	sp, #8
 80153e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */
  uart_log("USBH: MX_USB_HOST_Init begin\r\n");
 80153e2:	4821      	ldr	r0, [pc, #132]	@ (8015468 <MX_USB_HOST_Init+0x8c>)
 80153e4:	f7ff ffcc 	bl	8015380 <uart_log>
  /* USER CODE END USB_HOST_Init_PreTreatment */

  USBH_StatusTypeDef status;

  uart_log("USBH: USBH_Init begin\r\n");
 80153e8:	4820      	ldr	r0, [pc, #128]	@ (801546c <MX_USB_HOST_Init+0x90>)
 80153ea:	f7ff ffc9 	bl	8015380 <uart_log>
  status = USBH_Init(&hUsbHostHS, USBH_UserProcess, HOST_HS);
 80153ee:	2200      	movs	r2, #0
 80153f0:	491f      	ldr	r1, [pc, #124]	@ (8015470 <MX_USB_HOST_Init+0x94>)
 80153f2:	4820      	ldr	r0, [pc, #128]	@ (8015474 <MX_USB_HOST_Init+0x98>)
 80153f4:	f7fc faf5 	bl	80119e2 <USBH_Init>
 80153f8:	4603      	mov	r3, r0
 80153fa:	71fb      	strb	r3, [r7, #7]
  uart_log_status("USBH: USBH_Init end", status);
 80153fc:	79fb      	ldrb	r3, [r7, #7]
 80153fe:	4619      	mov	r1, r3
 8015400:	481d      	ldr	r0, [pc, #116]	@ (8015478 <MX_USB_HOST_Init+0x9c>)
 8015402:	f7ff ffd1 	bl	80153a8 <uart_log_status>
  if (status != USBH_OK)
 8015406:	79fb      	ldrb	r3, [r7, #7]
 8015408:	2b00      	cmp	r3, #0
 801540a:	d001      	beq.n	8015410 <MX_USB_HOST_Init+0x34>
  {
    Error_Handler();
 801540c:	f7fe fedc 	bl	80141c8 <Error_Handler>
  }

  uart_log("USBH: RegisterClass MIDI begin\r\n");
 8015410:	481a      	ldr	r0, [pc, #104]	@ (801547c <MX_USB_HOST_Init+0xa0>)
 8015412:	f7ff ffb5 	bl	8015380 <uart_log>
  status = USBH_RegisterClass(&hUsbHostHS, &USBH_MIDI_Class);
 8015416:	491a      	ldr	r1, [pc, #104]	@ (8015480 <MX_USB_HOST_Init+0xa4>)
 8015418:	4816      	ldr	r0, [pc, #88]	@ (8015474 <MX_USB_HOST_Init+0x98>)
 801541a:	f7fc fb8f 	bl	8011b3c <USBH_RegisterClass>
 801541e:	4603      	mov	r3, r0
 8015420:	71fb      	strb	r3, [r7, #7]
  uart_log_status("USBH: RegisterClass MIDI end", status);
 8015422:	79fb      	ldrb	r3, [r7, #7]
 8015424:	4619      	mov	r1, r3
 8015426:	4817      	ldr	r0, [pc, #92]	@ (8015484 <MX_USB_HOST_Init+0xa8>)
 8015428:	f7ff ffbe 	bl	80153a8 <uart_log_status>
  if (status != USBH_OK)
 801542c:	79fb      	ldrb	r3, [r7, #7]
 801542e:	2b00      	cmp	r3, #0
 8015430:	d001      	beq.n	8015436 <MX_USB_HOST_Init+0x5a>
  {
    Error_Handler();
 8015432:	f7fe fec9 	bl	80141c8 <Error_Handler>
  }

  uart_log("USBH: USBH_Start begin\r\n");
 8015436:	4814      	ldr	r0, [pc, #80]	@ (8015488 <MX_USB_HOST_Init+0xac>)
 8015438:	f7ff ffa2 	bl	8015380 <uart_log>
  status = USBH_Start(&hUsbHostHS);
 801543c:	480d      	ldr	r0, [pc, #52]	@ (8015474 <MX_USB_HOST_Init+0x98>)
 801543e:	f7fc fc0b 	bl	8011c58 <USBH_Start>
 8015442:	4603      	mov	r3, r0
 8015444:	71fb      	strb	r3, [r7, #7]
  uart_log_status("USBH: USBH_Start end", status);
 8015446:	79fb      	ldrb	r3, [r7, #7]
 8015448:	4619      	mov	r1, r3
 801544a:	4810      	ldr	r0, [pc, #64]	@ (801548c <MX_USB_HOST_Init+0xb0>)
 801544c:	f7ff ffac 	bl	80153a8 <uart_log_status>
  if (status != USBH_OK)
 8015450:	79fb      	ldrb	r3, [r7, #7]
 8015452:	2b00      	cmp	r3, #0
 8015454:	d001      	beq.n	801545a <MX_USB_HOST_Init+0x7e>
  {
    Error_Handler();
 8015456:	f7fe feb7 	bl	80141c8 <Error_Handler>
  }

  uart_log("USBH: MX_USB_HOST_Init end\r\n");
 801545a:	480d      	ldr	r0, [pc, #52]	@ (8015490 <MX_USB_HOST_Init+0xb4>)
 801545c:	f7ff ff90 	bl	8015380 <uart_log>
}
 8015460:	bf00      	nop
 8015462:	3708      	adds	r7, #8
 8015464:	46bd      	mov	sp, r7
 8015466:	bd80      	pop	{r7, pc}
 8015468:	08017584 	.word	0x08017584
 801546c:	080175a4 	.word	0x080175a4
 8015470:	080154a9 	.word	0x080154a9
 8015474:	24008a2c 	.word	0x24008a2c
 8015478:	080175bc 	.word	0x080175bc
 801547c:	080175d0 	.word	0x080175d0
 8015480:	24000124 	.word	0x24000124
 8015484:	080175f4 	.word	0x080175f4
 8015488:	08017614 	.word	0x08017614
 801548c:	08017630 	.word	0x08017630
 8015490:	08017648 	.word	0x08017648

08015494 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8015494:	b580      	push	{r7, lr}
 8015496:	af00      	add	r7, sp, #0
  USBH_Process(&hUsbHostHS);
 8015498:	4802      	ldr	r0, [pc, #8]	@ (80154a4 <MX_USB_HOST_Process+0x10>)
 801549a:	f7fc fbed 	bl	8011c78 <USBH_Process>
}
 801549e:	bf00      	nop
 80154a0:	bd80      	pop	{r7, pc}
 80154a2:	bf00      	nop
 80154a4:	24008a2c 	.word	0x24008a2c

080154a8 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess(USBH_HandleTypeDef *phost, uint8_t id)
{
 80154a8:	b580      	push	{r7, lr}
 80154aa:	b082      	sub	sp, #8
 80154ac:	af00      	add	r7, sp, #0
 80154ae:	6078      	str	r0, [r7, #4]
 80154b0:	460b      	mov	r3, r1
 80154b2:	70fb      	strb	r3, [r7, #3]
  (void)phost;

  switch(id)
 80154b4:	78fb      	ldrb	r3, [r7, #3]
 80154b6:	3b01      	subs	r3, #1
 80154b8:	2b04      	cmp	r3, #4
 80154ba:	d826      	bhi.n	801550a <USBH_UserProcess+0x62>
 80154bc:	a201      	add	r2, pc, #4	@ (adr r2, 80154c4 <USBH_UserProcess+0x1c>)
 80154be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80154c2:	bf00      	nop
 80154c4:	080154d9 	.word	0x080154d9
 80154c8:	080154ef 	.word	0x080154ef
 80154cc:	0801550b 	.word	0x0801550b
 80154d0:	080154fd 	.word	0x080154fd
 80154d4:	080154e1 	.word	0x080154e1
  {
  case HOST_USER_SELECT_CONFIGURATION:
    uart_log("USBH: USER_SELECT_CONFIGURATION\r\n");
 80154d8:	4810      	ldr	r0, [pc, #64]	@ (801551c <USBH_UserProcess+0x74>)
 80154da:	f7ff ff51 	bl	8015380 <uart_log>
    break;
 80154de:	e018      	b.n	8015512 <USBH_UserProcess+0x6a>

  case HOST_USER_DISCONNECTION:
    uart_log("USBH: USER_DISCONNECTION\r\n");
 80154e0:	480f      	ldr	r0, [pc, #60]	@ (8015520 <USBH_UserProcess+0x78>)
 80154e2:	f7ff ff4d 	bl	8015380 <uart_log>
    Appli_state = APPLICATION_DISCONNECT;
 80154e6:	4b0f      	ldr	r3, [pc, #60]	@ (8015524 <USBH_UserProcess+0x7c>)
 80154e8:	2203      	movs	r2, #3
 80154ea:	701a      	strb	r2, [r3, #0]
    break;
 80154ec:	e011      	b.n	8015512 <USBH_UserProcess+0x6a>

  case HOST_USER_CLASS_ACTIVE:
    uart_log("USBH: USER_CLASS_ACTIVE\r\n");
 80154ee:	480e      	ldr	r0, [pc, #56]	@ (8015528 <USBH_UserProcess+0x80>)
 80154f0:	f7ff ff46 	bl	8015380 <uart_log>
    Appli_state = APPLICATION_READY;
 80154f4:	4b0b      	ldr	r3, [pc, #44]	@ (8015524 <USBH_UserProcess+0x7c>)
 80154f6:	2202      	movs	r2, #2
 80154f8:	701a      	strb	r2, [r3, #0]
    break;
 80154fa:	e00a      	b.n	8015512 <USBH_UserProcess+0x6a>

  case HOST_USER_CONNECTION:
    uart_log("USBH: USER_CONNECTION\r\n");
 80154fc:	480b      	ldr	r0, [pc, #44]	@ (801552c <USBH_UserProcess+0x84>)
 80154fe:	f7ff ff3f 	bl	8015380 <uart_log>
    Appli_state = APPLICATION_START;
 8015502:	4b08      	ldr	r3, [pc, #32]	@ (8015524 <USBH_UserProcess+0x7c>)
 8015504:	2201      	movs	r2, #1
 8015506:	701a      	strb	r2, [r3, #0]
    break;
 8015508:	e003      	b.n	8015512 <USBH_UserProcess+0x6a>

  default:
    uart_log("USBH: USER_EVENT_UNKNOWN\r\n");
 801550a:	4809      	ldr	r0, [pc, #36]	@ (8015530 <USBH_UserProcess+0x88>)
 801550c:	f7ff ff38 	bl	8015380 <uart_log>
    break;
 8015510:	bf00      	nop
  }
}
 8015512:	bf00      	nop
 8015514:	3708      	adds	r7, #8
 8015516:	46bd      	mov	sp, r7
 8015518:	bd80      	pop	{r7, pc}
 801551a:	bf00      	nop
 801551c:	08017668 	.word	0x08017668
 8015520:	0801768c 	.word	0x0801768c
 8015524:	24008edc 	.word	0x24008edc
 8015528:	080176a8 	.word	0x080176a8
 801552c:	080176c4 	.word	0x080176c4
 8015530:	080176dc 	.word	0x080176dc

08015534 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8015534:	b580      	push	{r7, lr}
 8015536:	b0ba      	sub	sp, #232	@ 0xe8
 8015538:	af00      	add	r7, sp, #0
 801553a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801553c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8015540:	2200      	movs	r2, #0
 8015542:	601a      	str	r2, [r3, #0]
 8015544:	605a      	str	r2, [r3, #4]
 8015546:	609a      	str	r2, [r3, #8]
 8015548:	60da      	str	r2, [r3, #12]
 801554a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 801554c:	f107 0310 	add.w	r3, r7, #16
 8015550:	22c0      	movs	r2, #192	@ 0xc0
 8015552:	2100      	movs	r1, #0
 8015554:	4618      	mov	r0, r3
 8015556:	f001 fb0d 	bl	8016b74 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 801555a:	687b      	ldr	r3, [r7, #4]
 801555c:	681b      	ldr	r3, [r3, #0]
 801555e:	4a2c      	ldr	r2, [pc, #176]	@ (8015610 <HAL_PCD_MspInit+0xdc>)
 8015560:	4293      	cmp	r3, r2
 8015562:	d151      	bne.n	8015608 <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8015564:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8015568:	f04f 0300 	mov.w	r3, #0
 801556c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8015570:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8015574:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8015578:	f107 0310 	add.w	r3, r7, #16
 801557c:	4618      	mov	r0, r3
 801557e:	f7f3 fc39 	bl	8008df4 <HAL_RCCEx_PeriphCLKConfig>
 8015582:	4603      	mov	r3, r0
 8015584:	2b00      	cmp	r3, #0
 8015586:	d001      	beq.n	801558c <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 8015588:	f7fe fe1e 	bl	80141c8 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 801558c:	f7f2 fc3c 	bl	8007e08 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8015590:	4b20      	ldr	r3, [pc, #128]	@ (8015614 <HAL_PCD_MspInit+0xe0>)
 8015592:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8015596:	4a1f      	ldr	r2, [pc, #124]	@ (8015614 <HAL_PCD_MspInit+0xe0>)
 8015598:	f043 0301 	orr.w	r3, r3, #1
 801559c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80155a0:	4b1c      	ldr	r3, [pc, #112]	@ (8015614 <HAL_PCD_MspInit+0xe0>)
 80155a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80155a6:	f003 0301 	and.w	r3, r3, #1
 80155aa:	60fb      	str	r3, [r7, #12]
 80155ac:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80155ae:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80155b2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80155b6:	2302      	movs	r3, #2
 80155b8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80155bc:	2300      	movs	r3, #0
 80155be:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80155c2:	2300      	movs	r3, #0
 80155c4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 80155c8:	230a      	movs	r3, #10
 80155ca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80155ce:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80155d2:	4619      	mov	r1, r3
 80155d4:	4810      	ldr	r0, [pc, #64]	@ (8015618 <HAL_PCD_MspInit+0xe4>)
 80155d6:	f7ee f88b 	bl	80036f0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80155da:	4b0e      	ldr	r3, [pc, #56]	@ (8015614 <HAL_PCD_MspInit+0xe0>)
 80155dc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80155e0:	4a0c      	ldr	r2, [pc, #48]	@ (8015614 <HAL_PCD_MspInit+0xe0>)
 80155e2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80155e6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80155ea:	4b0a      	ldr	r3, [pc, #40]	@ (8015614 <HAL_PCD_MspInit+0xe0>)
 80155ec:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80155f0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80155f4:	60bb      	str	r3, [r7, #8]
 80155f6:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80155f8:	2200      	movs	r2, #0
 80155fa:	2100      	movs	r1, #0
 80155fc:	2065      	movs	r0, #101	@ 0x65
 80155fe:	f7eb f9fa 	bl	80009f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8015602:	2065      	movs	r0, #101	@ 0x65
 8015604:	f7eb fa11 	bl	8000a2a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8015608:	bf00      	nop
 801560a:	37e8      	adds	r7, #232	@ 0xe8
 801560c:	46bd      	mov	sp, r7
 801560e:	bd80      	pop	{r7, pc}
 8015610:	40080000 	.word	0x40080000
 8015614:	58024400 	.word	0x58024400
 8015618:	58020000 	.word	0x58020000

0801561c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801561c:	b580      	push	{r7, lr}
 801561e:	b082      	sub	sp, #8
 8015620:	af00      	add	r7, sp, #0
 8015622:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8015624:	687b      	ldr	r3, [r7, #4]
 8015626:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 801562a:	687b      	ldr	r3, [r7, #4]
 801562c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8015630:	4619      	mov	r1, r3
 8015632:	4610      	mov	r0, r2
 8015634:	f7fa ff78 	bl	8010528 <USBD_LL_SetupStage>
}
 8015638:	bf00      	nop
 801563a:	3708      	adds	r7, #8
 801563c:	46bd      	mov	sp, r7
 801563e:	bd80      	pop	{r7, pc}

08015640 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015640:	b580      	push	{r7, lr}
 8015642:	b082      	sub	sp, #8
 8015644:	af00      	add	r7, sp, #0
 8015646:	6078      	str	r0, [r7, #4]
 8015648:	460b      	mov	r3, r1
 801564a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 801564c:	687b      	ldr	r3, [r7, #4]
 801564e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8015652:	78fa      	ldrb	r2, [r7, #3]
 8015654:	6879      	ldr	r1, [r7, #4]
 8015656:	4613      	mov	r3, r2
 8015658:	00db      	lsls	r3, r3, #3
 801565a:	4413      	add	r3, r2
 801565c:	009b      	lsls	r3, r3, #2
 801565e:	440b      	add	r3, r1
 8015660:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8015664:	681a      	ldr	r2, [r3, #0]
 8015666:	78fb      	ldrb	r3, [r7, #3]
 8015668:	4619      	mov	r1, r3
 801566a:	f7fa ffb2 	bl	80105d2 <USBD_LL_DataOutStage>
}
 801566e:	bf00      	nop
 8015670:	3708      	adds	r7, #8
 8015672:	46bd      	mov	sp, r7
 8015674:	bd80      	pop	{r7, pc}

08015676 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015676:	b580      	push	{r7, lr}
 8015678:	b082      	sub	sp, #8
 801567a:	af00      	add	r7, sp, #0
 801567c:	6078      	str	r0, [r7, #4]
 801567e:	460b      	mov	r3, r1
 8015680:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8015682:	687b      	ldr	r3, [r7, #4]
 8015684:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8015688:	78fa      	ldrb	r2, [r7, #3]
 801568a:	6879      	ldr	r1, [r7, #4]
 801568c:	4613      	mov	r3, r2
 801568e:	00db      	lsls	r3, r3, #3
 8015690:	4413      	add	r3, r2
 8015692:	009b      	lsls	r3, r3, #2
 8015694:	440b      	add	r3, r1
 8015696:	3320      	adds	r3, #32
 8015698:	681a      	ldr	r2, [r3, #0]
 801569a:	78fb      	ldrb	r3, [r7, #3]
 801569c:	4619      	mov	r1, r3
 801569e:	f7fb f84b 	bl	8010738 <USBD_LL_DataInStage>
}
 80156a2:	bf00      	nop
 80156a4:	3708      	adds	r7, #8
 80156a6:	46bd      	mov	sp, r7
 80156a8:	bd80      	pop	{r7, pc}

080156aa <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80156aa:	b580      	push	{r7, lr}
 80156ac:	b082      	sub	sp, #8
 80156ae:	af00      	add	r7, sp, #0
 80156b0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80156b2:	687b      	ldr	r3, [r7, #4]
 80156b4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80156b8:	4618      	mov	r0, r3
 80156ba:	f7fb f985 	bl	80109c8 <USBD_LL_SOF>
}
 80156be:	bf00      	nop
 80156c0:	3708      	adds	r7, #8
 80156c2:	46bd      	mov	sp, r7
 80156c4:	bd80      	pop	{r7, pc}

080156c6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80156c6:	b580      	push	{r7, lr}
 80156c8:	b084      	sub	sp, #16
 80156ca:	af00      	add	r7, sp, #0
 80156cc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80156ce:	2301      	movs	r3, #1
 80156d0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80156d2:	687b      	ldr	r3, [r7, #4]
 80156d4:	79db      	ldrb	r3, [r3, #7]
 80156d6:	2b00      	cmp	r3, #0
 80156d8:	d102      	bne.n	80156e0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 80156da:	2300      	movs	r3, #0
 80156dc:	73fb      	strb	r3, [r7, #15]
 80156de:	e008      	b.n	80156f2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80156e0:	687b      	ldr	r3, [r7, #4]
 80156e2:	79db      	ldrb	r3, [r3, #7]
 80156e4:	2b02      	cmp	r3, #2
 80156e6:	d102      	bne.n	80156ee <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80156e8:	2301      	movs	r3, #1
 80156ea:	73fb      	strb	r3, [r7, #15]
 80156ec:	e001      	b.n	80156f2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80156ee:	f7fe fd6b 	bl	80141c8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80156f2:	687b      	ldr	r3, [r7, #4]
 80156f4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80156f8:	7bfa      	ldrb	r2, [r7, #15]
 80156fa:	4611      	mov	r1, r2
 80156fc:	4618      	mov	r0, r3
 80156fe:	f7fb f91f 	bl	8010940 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8015702:	687b      	ldr	r3, [r7, #4]
 8015704:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8015708:	4618      	mov	r0, r3
 801570a:	f7fb f8c7 	bl	801089c <USBD_LL_Reset>
}
 801570e:	bf00      	nop
 8015710:	3710      	adds	r7, #16
 8015712:	46bd      	mov	sp, r7
 8015714:	bd80      	pop	{r7, pc}
	...

08015718 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015718:	b580      	push	{r7, lr}
 801571a:	b082      	sub	sp, #8
 801571c:	af00      	add	r7, sp, #0
 801571e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8015720:	687b      	ldr	r3, [r7, #4]
 8015722:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8015726:	4618      	mov	r0, r3
 8015728:	f7fb f91a 	bl	8010960 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 801572c:	687b      	ldr	r3, [r7, #4]
 801572e:	681b      	ldr	r3, [r3, #0]
 8015730:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8015734:	681b      	ldr	r3, [r3, #0]
 8015736:	687a      	ldr	r2, [r7, #4]
 8015738:	6812      	ldr	r2, [r2, #0]
 801573a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 801573e:	f043 0301 	orr.w	r3, r3, #1
 8015742:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8015744:	687b      	ldr	r3, [r7, #4]
 8015746:	7adb      	ldrb	r3, [r3, #11]
 8015748:	2b00      	cmp	r3, #0
 801574a:	d005      	beq.n	8015758 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801574c:	4b04      	ldr	r3, [pc, #16]	@ (8015760 <HAL_PCD_SuspendCallback+0x48>)
 801574e:	691b      	ldr	r3, [r3, #16]
 8015750:	4a03      	ldr	r2, [pc, #12]	@ (8015760 <HAL_PCD_SuspendCallback+0x48>)
 8015752:	f043 0306 	orr.w	r3, r3, #6
 8015756:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8015758:	bf00      	nop
 801575a:	3708      	adds	r7, #8
 801575c:	46bd      	mov	sp, r7
 801575e:	bd80      	pop	{r7, pc}
 8015760:	e000ed00 	.word	0xe000ed00

08015764 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015764:	b580      	push	{r7, lr}
 8015766:	b082      	sub	sp, #8
 8015768:	af00      	add	r7, sp, #0
 801576a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 801576c:	687b      	ldr	r3, [r7, #4]
 801576e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8015772:	4618      	mov	r0, r3
 8015774:	f7fb f910 	bl	8010998 <USBD_LL_Resume>
}
 8015778:	bf00      	nop
 801577a:	3708      	adds	r7, #8
 801577c:	46bd      	mov	sp, r7
 801577e:	bd80      	pop	{r7, pc}

08015780 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015780:	b580      	push	{r7, lr}
 8015782:	b082      	sub	sp, #8
 8015784:	af00      	add	r7, sp, #0
 8015786:	6078      	str	r0, [r7, #4]
 8015788:	460b      	mov	r3, r1
 801578a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801578c:	687b      	ldr	r3, [r7, #4]
 801578e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8015792:	78fa      	ldrb	r2, [r7, #3]
 8015794:	4611      	mov	r1, r2
 8015796:	4618      	mov	r0, r3
 8015798:	f7fb f968 	bl	8010a6c <USBD_LL_IsoOUTIncomplete>
}
 801579c:	bf00      	nop
 801579e:	3708      	adds	r7, #8
 80157a0:	46bd      	mov	sp, r7
 80157a2:	bd80      	pop	{r7, pc}

080157a4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80157a4:	b580      	push	{r7, lr}
 80157a6:	b082      	sub	sp, #8
 80157a8:	af00      	add	r7, sp, #0
 80157aa:	6078      	str	r0, [r7, #4]
 80157ac:	460b      	mov	r3, r1
 80157ae:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80157b0:	687b      	ldr	r3, [r7, #4]
 80157b2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80157b6:	78fa      	ldrb	r2, [r7, #3]
 80157b8:	4611      	mov	r1, r2
 80157ba:	4618      	mov	r0, r3
 80157bc:	f7fb f924 	bl	8010a08 <USBD_LL_IsoINIncomplete>
}
 80157c0:	bf00      	nop
 80157c2:	3708      	adds	r7, #8
 80157c4:	46bd      	mov	sp, r7
 80157c6:	bd80      	pop	{r7, pc}

080157c8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80157c8:	b580      	push	{r7, lr}
 80157ca:	b082      	sub	sp, #8
 80157cc:	af00      	add	r7, sp, #0
 80157ce:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80157d0:	687b      	ldr	r3, [r7, #4]
 80157d2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80157d6:	4618      	mov	r0, r3
 80157d8:	f7fb f97a 	bl	8010ad0 <USBD_LL_DevConnected>
}
 80157dc:	bf00      	nop
 80157de:	3708      	adds	r7, #8
 80157e0:	46bd      	mov	sp, r7
 80157e2:	bd80      	pop	{r7, pc}

080157e4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80157e4:	b580      	push	{r7, lr}
 80157e6:	b082      	sub	sp, #8
 80157e8:	af00      	add	r7, sp, #0
 80157ea:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80157ec:	687b      	ldr	r3, [r7, #4]
 80157ee:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80157f2:	4618      	mov	r0, r3
 80157f4:	f7fb f977 	bl	8010ae6 <USBD_LL_DevDisconnected>
}
 80157f8:	bf00      	nop
 80157fa:	3708      	adds	r7, #8
 80157fc:	46bd      	mov	sp, r7
 80157fe:	bd80      	pop	{r7, pc}

08015800 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8015800:	b580      	push	{r7, lr}
 8015802:	b082      	sub	sp, #8
 8015804:	af00      	add	r7, sp, #0
 8015806:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8015808:	687b      	ldr	r3, [r7, #4]
 801580a:	781b      	ldrb	r3, [r3, #0]
 801580c:	2b00      	cmp	r3, #0
 801580e:	d13e      	bne.n	801588e <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8015810:	4a21      	ldr	r2, [pc, #132]	@ (8015898 <USBD_LL_Init+0x98>)
 8015812:	687b      	ldr	r3, [r7, #4]
 8015814:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8015818:	687b      	ldr	r3, [r7, #4]
 801581a:	4a1f      	ldr	r2, [pc, #124]	@ (8015898 <USBD_LL_Init+0x98>)
 801581c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8015820:	4b1d      	ldr	r3, [pc, #116]	@ (8015898 <USBD_LL_Init+0x98>)
 8015822:	4a1e      	ldr	r2, [pc, #120]	@ (801589c <USBD_LL_Init+0x9c>)
 8015824:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8015826:	4b1c      	ldr	r3, [pc, #112]	@ (8015898 <USBD_LL_Init+0x98>)
 8015828:	2209      	movs	r2, #9
 801582a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 801582c:	4b1a      	ldr	r3, [pc, #104]	@ (8015898 <USBD_LL_Init+0x98>)
 801582e:	2202      	movs	r2, #2
 8015830:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8015832:	4b19      	ldr	r3, [pc, #100]	@ (8015898 <USBD_LL_Init+0x98>)
 8015834:	2200      	movs	r2, #0
 8015836:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8015838:	4b17      	ldr	r3, [pc, #92]	@ (8015898 <USBD_LL_Init+0x98>)
 801583a:	2202      	movs	r2, #2
 801583c:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 801583e:	4b16      	ldr	r3, [pc, #88]	@ (8015898 <USBD_LL_Init+0x98>)
 8015840:	2200      	movs	r2, #0
 8015842:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8015844:	4b14      	ldr	r3, [pc, #80]	@ (8015898 <USBD_LL_Init+0x98>)
 8015846:	2200      	movs	r2, #0
 8015848:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 801584a:	4b13      	ldr	r3, [pc, #76]	@ (8015898 <USBD_LL_Init+0x98>)
 801584c:	2200      	movs	r2, #0
 801584e:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8015850:	4b11      	ldr	r3, [pc, #68]	@ (8015898 <USBD_LL_Init+0x98>)
 8015852:	2200      	movs	r2, #0
 8015854:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8015856:	4b10      	ldr	r3, [pc, #64]	@ (8015898 <USBD_LL_Init+0x98>)
 8015858:	2200      	movs	r2, #0
 801585a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 801585c:	4b0e      	ldr	r3, [pc, #56]	@ (8015898 <USBD_LL_Init+0x98>)
 801585e:	2200      	movs	r2, #0
 8015860:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8015862:	480d      	ldr	r0, [pc, #52]	@ (8015898 <USBD_LL_Init+0x98>)
 8015864:	f7f1 f80d 	bl	8006882 <HAL_PCD_Init>
 8015868:	4603      	mov	r3, r0
 801586a:	2b00      	cmp	r3, #0
 801586c:	d001      	beq.n	8015872 <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 801586e:	f7fe fcab 	bl	80141c8 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8015872:	2180      	movs	r1, #128	@ 0x80
 8015874:	4808      	ldr	r0, [pc, #32]	@ (8015898 <USBD_LL_Init+0x98>)
 8015876:	f7f2 fa4c 	bl	8007d12 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 801587a:	2240      	movs	r2, #64	@ 0x40
 801587c:	2100      	movs	r1, #0
 801587e:	4806      	ldr	r0, [pc, #24]	@ (8015898 <USBD_LL_Init+0x98>)
 8015880:	f7f2 fa00 	bl	8007c84 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8015884:	2280      	movs	r2, #128	@ 0x80
 8015886:	2101      	movs	r1, #1
 8015888:	4803      	ldr	r0, [pc, #12]	@ (8015898 <USBD_LL_Init+0x98>)
 801588a:	f7f2 f9fb 	bl	8007c84 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 801588e:	2300      	movs	r3, #0
}
 8015890:	4618      	mov	r0, r3
 8015892:	3708      	adds	r7, #8
 8015894:	46bd      	mov	sp, r7
 8015896:	bd80      	pop	{r7, pc}
 8015898:	24008ee0 	.word	0x24008ee0
 801589c:	40080000 	.word	0x40080000

080158a0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80158a0:	b580      	push	{r7, lr}
 80158a2:	b084      	sub	sp, #16
 80158a4:	af00      	add	r7, sp, #0
 80158a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80158a8:	2300      	movs	r3, #0
 80158aa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80158ac:	2300      	movs	r3, #0
 80158ae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80158b0:	687b      	ldr	r3, [r7, #4]
 80158b2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80158b6:	4618      	mov	r0, r3
 80158b8:	f7f1 f8ef 	bl	8006a9a <HAL_PCD_Start>
 80158bc:	4603      	mov	r3, r0
 80158be:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80158c0:	7bfb      	ldrb	r3, [r7, #15]
 80158c2:	4618      	mov	r0, r3
 80158c4:	f000 f930 	bl	8015b28 <USBD_Get_USB_Status>
 80158c8:	4603      	mov	r3, r0
 80158ca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80158cc:	7bbb      	ldrb	r3, [r7, #14]
}
 80158ce:	4618      	mov	r0, r3
 80158d0:	3710      	adds	r7, #16
 80158d2:	46bd      	mov	sp, r7
 80158d4:	bd80      	pop	{r7, pc}

080158d6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80158d6:	b580      	push	{r7, lr}
 80158d8:	b084      	sub	sp, #16
 80158da:	af00      	add	r7, sp, #0
 80158dc:	6078      	str	r0, [r7, #4]
 80158de:	4608      	mov	r0, r1
 80158e0:	4611      	mov	r1, r2
 80158e2:	461a      	mov	r2, r3
 80158e4:	4603      	mov	r3, r0
 80158e6:	70fb      	strb	r3, [r7, #3]
 80158e8:	460b      	mov	r3, r1
 80158ea:	70bb      	strb	r3, [r7, #2]
 80158ec:	4613      	mov	r3, r2
 80158ee:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80158f0:	2300      	movs	r3, #0
 80158f2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80158f4:	2300      	movs	r3, #0
 80158f6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80158f8:	687b      	ldr	r3, [r7, #4]
 80158fa:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80158fe:	78bb      	ldrb	r3, [r7, #2]
 8015900:	883a      	ldrh	r2, [r7, #0]
 8015902:	78f9      	ldrb	r1, [r7, #3]
 8015904:	f7f1 fdf0 	bl	80074e8 <HAL_PCD_EP_Open>
 8015908:	4603      	mov	r3, r0
 801590a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801590c:	7bfb      	ldrb	r3, [r7, #15]
 801590e:	4618      	mov	r0, r3
 8015910:	f000 f90a 	bl	8015b28 <USBD_Get_USB_Status>
 8015914:	4603      	mov	r3, r0
 8015916:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015918:	7bbb      	ldrb	r3, [r7, #14]
}
 801591a:	4618      	mov	r0, r3
 801591c:	3710      	adds	r7, #16
 801591e:	46bd      	mov	sp, r7
 8015920:	bd80      	pop	{r7, pc}

08015922 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8015922:	b580      	push	{r7, lr}
 8015924:	b084      	sub	sp, #16
 8015926:	af00      	add	r7, sp, #0
 8015928:	6078      	str	r0, [r7, #4]
 801592a:	460b      	mov	r3, r1
 801592c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801592e:	2300      	movs	r3, #0
 8015930:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015932:	2300      	movs	r3, #0
 8015934:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8015936:	687b      	ldr	r3, [r7, #4]
 8015938:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801593c:	78fa      	ldrb	r2, [r7, #3]
 801593e:	4611      	mov	r1, r2
 8015940:	4618      	mov	r0, r3
 8015942:	f7f1 fe3b 	bl	80075bc <HAL_PCD_EP_Close>
 8015946:	4603      	mov	r3, r0
 8015948:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801594a:	7bfb      	ldrb	r3, [r7, #15]
 801594c:	4618      	mov	r0, r3
 801594e:	f000 f8eb 	bl	8015b28 <USBD_Get_USB_Status>
 8015952:	4603      	mov	r3, r0
 8015954:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015956:	7bbb      	ldrb	r3, [r7, #14]
}
 8015958:	4618      	mov	r0, r3
 801595a:	3710      	adds	r7, #16
 801595c:	46bd      	mov	sp, r7
 801595e:	bd80      	pop	{r7, pc}

08015960 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8015960:	b580      	push	{r7, lr}
 8015962:	b084      	sub	sp, #16
 8015964:	af00      	add	r7, sp, #0
 8015966:	6078      	str	r0, [r7, #4]
 8015968:	460b      	mov	r3, r1
 801596a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801596c:	2300      	movs	r3, #0
 801596e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015970:	2300      	movs	r3, #0
 8015972:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8015974:	687b      	ldr	r3, [r7, #4]
 8015976:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801597a:	78fa      	ldrb	r2, [r7, #3]
 801597c:	4611      	mov	r1, r2
 801597e:	4618      	mov	r0, r3
 8015980:	f7f1 fedb 	bl	800773a <HAL_PCD_EP_SetStall>
 8015984:	4603      	mov	r3, r0
 8015986:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015988:	7bfb      	ldrb	r3, [r7, #15]
 801598a:	4618      	mov	r0, r3
 801598c:	f000 f8cc 	bl	8015b28 <USBD_Get_USB_Status>
 8015990:	4603      	mov	r3, r0
 8015992:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015994:	7bbb      	ldrb	r3, [r7, #14]
}
 8015996:	4618      	mov	r0, r3
 8015998:	3710      	adds	r7, #16
 801599a:	46bd      	mov	sp, r7
 801599c:	bd80      	pop	{r7, pc}

0801599e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801599e:	b580      	push	{r7, lr}
 80159a0:	b084      	sub	sp, #16
 80159a2:	af00      	add	r7, sp, #0
 80159a4:	6078      	str	r0, [r7, #4]
 80159a6:	460b      	mov	r3, r1
 80159a8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80159aa:	2300      	movs	r3, #0
 80159ac:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80159ae:	2300      	movs	r3, #0
 80159b0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80159b2:	687b      	ldr	r3, [r7, #4]
 80159b4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80159b8:	78fa      	ldrb	r2, [r7, #3]
 80159ba:	4611      	mov	r1, r2
 80159bc:	4618      	mov	r0, r3
 80159be:	f7f1 ff1f 	bl	8007800 <HAL_PCD_EP_ClrStall>
 80159c2:	4603      	mov	r3, r0
 80159c4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80159c6:	7bfb      	ldrb	r3, [r7, #15]
 80159c8:	4618      	mov	r0, r3
 80159ca:	f000 f8ad 	bl	8015b28 <USBD_Get_USB_Status>
 80159ce:	4603      	mov	r3, r0
 80159d0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80159d2:	7bbb      	ldrb	r3, [r7, #14]
}
 80159d4:	4618      	mov	r0, r3
 80159d6:	3710      	adds	r7, #16
 80159d8:	46bd      	mov	sp, r7
 80159da:	bd80      	pop	{r7, pc}

080159dc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80159dc:	b480      	push	{r7}
 80159de:	b085      	sub	sp, #20
 80159e0:	af00      	add	r7, sp, #0
 80159e2:	6078      	str	r0, [r7, #4]
 80159e4:	460b      	mov	r3, r1
 80159e6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80159e8:	687b      	ldr	r3, [r7, #4]
 80159ea:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80159ee:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80159f0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80159f4:	2b00      	cmp	r3, #0
 80159f6:	da0b      	bge.n	8015a10 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80159f8:	78fb      	ldrb	r3, [r7, #3]
 80159fa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80159fe:	68f9      	ldr	r1, [r7, #12]
 8015a00:	4613      	mov	r3, r2
 8015a02:	00db      	lsls	r3, r3, #3
 8015a04:	4413      	add	r3, r2
 8015a06:	009b      	lsls	r3, r3, #2
 8015a08:	440b      	add	r3, r1
 8015a0a:	3316      	adds	r3, #22
 8015a0c:	781b      	ldrb	r3, [r3, #0]
 8015a0e:	e00b      	b.n	8015a28 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8015a10:	78fb      	ldrb	r3, [r7, #3]
 8015a12:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8015a16:	68f9      	ldr	r1, [r7, #12]
 8015a18:	4613      	mov	r3, r2
 8015a1a:	00db      	lsls	r3, r3, #3
 8015a1c:	4413      	add	r3, r2
 8015a1e:	009b      	lsls	r3, r3, #2
 8015a20:	440b      	add	r3, r1
 8015a22:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8015a26:	781b      	ldrb	r3, [r3, #0]
  }
}
 8015a28:	4618      	mov	r0, r3
 8015a2a:	3714      	adds	r7, #20
 8015a2c:	46bd      	mov	sp, r7
 8015a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a32:	4770      	bx	lr

08015a34 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8015a34:	b580      	push	{r7, lr}
 8015a36:	b084      	sub	sp, #16
 8015a38:	af00      	add	r7, sp, #0
 8015a3a:	6078      	str	r0, [r7, #4]
 8015a3c:	460b      	mov	r3, r1
 8015a3e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015a40:	2300      	movs	r3, #0
 8015a42:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015a44:	2300      	movs	r3, #0
 8015a46:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8015a48:	687b      	ldr	r3, [r7, #4]
 8015a4a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8015a4e:	78fa      	ldrb	r2, [r7, #3]
 8015a50:	4611      	mov	r1, r2
 8015a52:	4618      	mov	r0, r3
 8015a54:	f7f1 fd24 	bl	80074a0 <HAL_PCD_SetAddress>
 8015a58:	4603      	mov	r3, r0
 8015a5a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015a5c:	7bfb      	ldrb	r3, [r7, #15]
 8015a5e:	4618      	mov	r0, r3
 8015a60:	f000 f862 	bl	8015b28 <USBD_Get_USB_Status>
 8015a64:	4603      	mov	r3, r0
 8015a66:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015a68:	7bbb      	ldrb	r3, [r7, #14]
}
 8015a6a:	4618      	mov	r0, r3
 8015a6c:	3710      	adds	r7, #16
 8015a6e:	46bd      	mov	sp, r7
 8015a70:	bd80      	pop	{r7, pc}

08015a72 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8015a72:	b580      	push	{r7, lr}
 8015a74:	b086      	sub	sp, #24
 8015a76:	af00      	add	r7, sp, #0
 8015a78:	60f8      	str	r0, [r7, #12]
 8015a7a:	607a      	str	r2, [r7, #4]
 8015a7c:	603b      	str	r3, [r7, #0]
 8015a7e:	460b      	mov	r3, r1
 8015a80:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015a82:	2300      	movs	r3, #0
 8015a84:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015a86:	2300      	movs	r3, #0
 8015a88:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8015a8a:	68fb      	ldr	r3, [r7, #12]
 8015a8c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8015a90:	7af9      	ldrb	r1, [r7, #11]
 8015a92:	683b      	ldr	r3, [r7, #0]
 8015a94:	687a      	ldr	r2, [r7, #4]
 8015a96:	f7f1 fe16 	bl	80076c6 <HAL_PCD_EP_Transmit>
 8015a9a:	4603      	mov	r3, r0
 8015a9c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015a9e:	7dfb      	ldrb	r3, [r7, #23]
 8015aa0:	4618      	mov	r0, r3
 8015aa2:	f000 f841 	bl	8015b28 <USBD_Get_USB_Status>
 8015aa6:	4603      	mov	r3, r0
 8015aa8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8015aaa:	7dbb      	ldrb	r3, [r7, #22]
}
 8015aac:	4618      	mov	r0, r3
 8015aae:	3718      	adds	r7, #24
 8015ab0:	46bd      	mov	sp, r7
 8015ab2:	bd80      	pop	{r7, pc}

08015ab4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8015ab4:	b580      	push	{r7, lr}
 8015ab6:	b086      	sub	sp, #24
 8015ab8:	af00      	add	r7, sp, #0
 8015aba:	60f8      	str	r0, [r7, #12]
 8015abc:	607a      	str	r2, [r7, #4]
 8015abe:	603b      	str	r3, [r7, #0]
 8015ac0:	460b      	mov	r3, r1
 8015ac2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015ac4:	2300      	movs	r3, #0
 8015ac6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015ac8:	2300      	movs	r3, #0
 8015aca:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8015acc:	68fb      	ldr	r3, [r7, #12]
 8015ace:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8015ad2:	7af9      	ldrb	r1, [r7, #11]
 8015ad4:	683b      	ldr	r3, [r7, #0]
 8015ad6:	687a      	ldr	r2, [r7, #4]
 8015ad8:	f7f1 fdba 	bl	8007650 <HAL_PCD_EP_Receive>
 8015adc:	4603      	mov	r3, r0
 8015ade:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015ae0:	7dfb      	ldrb	r3, [r7, #23]
 8015ae2:	4618      	mov	r0, r3
 8015ae4:	f000 f820 	bl	8015b28 <USBD_Get_USB_Status>
 8015ae8:	4603      	mov	r3, r0
 8015aea:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8015aec:	7dbb      	ldrb	r3, [r7, #22]
}
 8015aee:	4618      	mov	r0, r3
 8015af0:	3718      	adds	r7, #24
 8015af2:	46bd      	mov	sp, r7
 8015af4:	bd80      	pop	{r7, pc}
	...

08015af8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8015af8:	b480      	push	{r7}
 8015afa:	b083      	sub	sp, #12
 8015afc:	af00      	add	r7, sp, #0
 8015afe:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_HID_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8015b00:	4b03      	ldr	r3, [pc, #12]	@ (8015b10 <USBD_static_malloc+0x18>)
}
 8015b02:	4618      	mov	r0, r3
 8015b04:	370c      	adds	r7, #12
 8015b06:	46bd      	mov	sp, r7
 8015b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b0c:	4770      	bx	lr
 8015b0e:	bf00      	nop
 8015b10:	240093c4 	.word	0x240093c4

08015b14 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8015b14:	b480      	push	{r7}
 8015b16:	b083      	sub	sp, #12
 8015b18:	af00      	add	r7, sp, #0
 8015b1a:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 8015b1c:	bf00      	nop
 8015b1e:	370c      	adds	r7, #12
 8015b20:	46bd      	mov	sp, r7
 8015b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b26:	4770      	bx	lr

08015b28 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8015b28:	b480      	push	{r7}
 8015b2a:	b085      	sub	sp, #20
 8015b2c:	af00      	add	r7, sp, #0
 8015b2e:	4603      	mov	r3, r0
 8015b30:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015b32:	2300      	movs	r3, #0
 8015b34:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8015b36:	79fb      	ldrb	r3, [r7, #7]
 8015b38:	2b03      	cmp	r3, #3
 8015b3a:	d817      	bhi.n	8015b6c <USBD_Get_USB_Status+0x44>
 8015b3c:	a201      	add	r2, pc, #4	@ (adr r2, 8015b44 <USBD_Get_USB_Status+0x1c>)
 8015b3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015b42:	bf00      	nop
 8015b44:	08015b55 	.word	0x08015b55
 8015b48:	08015b5b 	.word	0x08015b5b
 8015b4c:	08015b61 	.word	0x08015b61
 8015b50:	08015b67 	.word	0x08015b67
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8015b54:	2300      	movs	r3, #0
 8015b56:	73fb      	strb	r3, [r7, #15]
    break;
 8015b58:	e00b      	b.n	8015b72 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8015b5a:	2303      	movs	r3, #3
 8015b5c:	73fb      	strb	r3, [r7, #15]
    break;
 8015b5e:	e008      	b.n	8015b72 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8015b60:	2301      	movs	r3, #1
 8015b62:	73fb      	strb	r3, [r7, #15]
    break;
 8015b64:	e005      	b.n	8015b72 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8015b66:	2303      	movs	r3, #3
 8015b68:	73fb      	strb	r3, [r7, #15]
    break;
 8015b6a:	e002      	b.n	8015b72 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8015b6c:	2303      	movs	r3, #3
 8015b6e:	73fb      	strb	r3, [r7, #15]
    break;
 8015b70:	bf00      	nop
  }
  return usb_status;
 8015b72:	7bfb      	ldrb	r3, [r7, #15]
}
 8015b74:	4618      	mov	r0, r3
 8015b76:	3714      	adds	r7, #20
 8015b78:	46bd      	mov	sp, r7
 8015b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b7e:	4770      	bx	lr

08015b80 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015b80:	b480      	push	{r7}
 8015b82:	b083      	sub	sp, #12
 8015b84:	af00      	add	r7, sp, #0
 8015b86:	4603      	mov	r3, r0
 8015b88:	6039      	str	r1, [r7, #0]
 8015b8a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8015b8c:	683b      	ldr	r3, [r7, #0]
 8015b8e:	2212      	movs	r2, #18
 8015b90:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8015b92:	4b03      	ldr	r3, [pc, #12]	@ (8015ba0 <USBD_FS_DeviceDescriptor+0x20>)
}
 8015b94:	4618      	mov	r0, r3
 8015b96:	370c      	adds	r7, #12
 8015b98:	46bd      	mov	sp, r7
 8015b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b9e:	4770      	bx	lr
 8015ba0:	240000f0 	.word	0x240000f0

08015ba4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015ba4:	b480      	push	{r7}
 8015ba6:	b083      	sub	sp, #12
 8015ba8:	af00      	add	r7, sp, #0
 8015baa:	4603      	mov	r3, r0
 8015bac:	6039      	str	r1, [r7, #0]
 8015bae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8015bb0:	683b      	ldr	r3, [r7, #0]
 8015bb2:	2204      	movs	r2, #4
 8015bb4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8015bb6:	4b03      	ldr	r3, [pc, #12]	@ (8015bc4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8015bb8:	4618      	mov	r0, r3
 8015bba:	370c      	adds	r7, #12
 8015bbc:	46bd      	mov	sp, r7
 8015bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015bc2:	4770      	bx	lr
 8015bc4:	24000104 	.word	0x24000104

08015bc8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015bc8:	b580      	push	{r7, lr}
 8015bca:	b082      	sub	sp, #8
 8015bcc:	af00      	add	r7, sp, #0
 8015bce:	4603      	mov	r3, r0
 8015bd0:	6039      	str	r1, [r7, #0]
 8015bd2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8015bd4:	79fb      	ldrb	r3, [r7, #7]
 8015bd6:	2b00      	cmp	r3, #0
 8015bd8:	d105      	bne.n	8015be6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8015bda:	683a      	ldr	r2, [r7, #0]
 8015bdc:	4907      	ldr	r1, [pc, #28]	@ (8015bfc <USBD_FS_ProductStrDescriptor+0x34>)
 8015bde:	4808      	ldr	r0, [pc, #32]	@ (8015c00 <USBD_FS_ProductStrDescriptor+0x38>)
 8015be0:	f7fb fe30 	bl	8011844 <USBD_GetString>
 8015be4:	e004      	b.n	8015bf0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8015be6:	683a      	ldr	r2, [r7, #0]
 8015be8:	4904      	ldr	r1, [pc, #16]	@ (8015bfc <USBD_FS_ProductStrDescriptor+0x34>)
 8015bea:	4805      	ldr	r0, [pc, #20]	@ (8015c00 <USBD_FS_ProductStrDescriptor+0x38>)
 8015bec:	f7fb fe2a 	bl	8011844 <USBD_GetString>
  }
  return USBD_StrDesc;
 8015bf0:	4b02      	ldr	r3, [pc, #8]	@ (8015bfc <USBD_FS_ProductStrDescriptor+0x34>)
}
 8015bf2:	4618      	mov	r0, r3
 8015bf4:	3708      	adds	r7, #8
 8015bf6:	46bd      	mov	sp, r7
 8015bf8:	bd80      	pop	{r7, pc}
 8015bfa:	bf00      	nop
 8015bfc:	240093d8 	.word	0x240093d8
 8015c00:	080176f8 	.word	0x080176f8

08015c04 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015c04:	b580      	push	{r7, lr}
 8015c06:	b082      	sub	sp, #8
 8015c08:	af00      	add	r7, sp, #0
 8015c0a:	4603      	mov	r3, r0
 8015c0c:	6039      	str	r1, [r7, #0]
 8015c0e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8015c10:	683a      	ldr	r2, [r7, #0]
 8015c12:	4904      	ldr	r1, [pc, #16]	@ (8015c24 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8015c14:	4804      	ldr	r0, [pc, #16]	@ (8015c28 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8015c16:	f7fb fe15 	bl	8011844 <USBD_GetString>
  return USBD_StrDesc;
 8015c1a:	4b02      	ldr	r3, [pc, #8]	@ (8015c24 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8015c1c:	4618      	mov	r0, r3
 8015c1e:	3708      	adds	r7, #8
 8015c20:	46bd      	mov	sp, r7
 8015c22:	bd80      	pop	{r7, pc}
 8015c24:	240093d8 	.word	0x240093d8
 8015c28:	08017710 	.word	0x08017710

08015c2c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015c2c:	b580      	push	{r7, lr}
 8015c2e:	b082      	sub	sp, #8
 8015c30:	af00      	add	r7, sp, #0
 8015c32:	4603      	mov	r3, r0
 8015c34:	6039      	str	r1, [r7, #0]
 8015c36:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8015c38:	683b      	ldr	r3, [r7, #0]
 8015c3a:	221a      	movs	r2, #26
 8015c3c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8015c3e:	f000 f843 	bl	8015cc8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8015c42:	4b02      	ldr	r3, [pc, #8]	@ (8015c4c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8015c44:	4618      	mov	r0, r3
 8015c46:	3708      	adds	r7, #8
 8015c48:	46bd      	mov	sp, r7
 8015c4a:	bd80      	pop	{r7, pc}
 8015c4c:	24000108 	.word	0x24000108

08015c50 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015c50:	b580      	push	{r7, lr}
 8015c52:	b082      	sub	sp, #8
 8015c54:	af00      	add	r7, sp, #0
 8015c56:	4603      	mov	r3, r0
 8015c58:	6039      	str	r1, [r7, #0]
 8015c5a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8015c5c:	79fb      	ldrb	r3, [r7, #7]
 8015c5e:	2b00      	cmp	r3, #0
 8015c60:	d105      	bne.n	8015c6e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8015c62:	683a      	ldr	r2, [r7, #0]
 8015c64:	4907      	ldr	r1, [pc, #28]	@ (8015c84 <USBD_FS_ConfigStrDescriptor+0x34>)
 8015c66:	4808      	ldr	r0, [pc, #32]	@ (8015c88 <USBD_FS_ConfigStrDescriptor+0x38>)
 8015c68:	f7fb fdec 	bl	8011844 <USBD_GetString>
 8015c6c:	e004      	b.n	8015c78 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8015c6e:	683a      	ldr	r2, [r7, #0]
 8015c70:	4904      	ldr	r1, [pc, #16]	@ (8015c84 <USBD_FS_ConfigStrDescriptor+0x34>)
 8015c72:	4805      	ldr	r0, [pc, #20]	@ (8015c88 <USBD_FS_ConfigStrDescriptor+0x38>)
 8015c74:	f7fb fde6 	bl	8011844 <USBD_GetString>
  }
  return USBD_StrDesc;
 8015c78:	4b02      	ldr	r3, [pc, #8]	@ (8015c84 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8015c7a:	4618      	mov	r0, r3
 8015c7c:	3708      	adds	r7, #8
 8015c7e:	46bd      	mov	sp, r7
 8015c80:	bd80      	pop	{r7, pc}
 8015c82:	bf00      	nop
 8015c84:	240093d8 	.word	0x240093d8
 8015c88:	08017724 	.word	0x08017724

08015c8c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015c8c:	b580      	push	{r7, lr}
 8015c8e:	b082      	sub	sp, #8
 8015c90:	af00      	add	r7, sp, #0
 8015c92:	4603      	mov	r3, r0
 8015c94:	6039      	str	r1, [r7, #0]
 8015c96:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8015c98:	79fb      	ldrb	r3, [r7, #7]
 8015c9a:	2b00      	cmp	r3, #0
 8015c9c:	d105      	bne.n	8015caa <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8015c9e:	683a      	ldr	r2, [r7, #0]
 8015ca0:	4907      	ldr	r1, [pc, #28]	@ (8015cc0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8015ca2:	4808      	ldr	r0, [pc, #32]	@ (8015cc4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8015ca4:	f7fb fdce 	bl	8011844 <USBD_GetString>
 8015ca8:	e004      	b.n	8015cb4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8015caa:	683a      	ldr	r2, [r7, #0]
 8015cac:	4904      	ldr	r1, [pc, #16]	@ (8015cc0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8015cae:	4805      	ldr	r0, [pc, #20]	@ (8015cc4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8015cb0:	f7fb fdc8 	bl	8011844 <USBD_GetString>
  }
  return USBD_StrDesc;
 8015cb4:	4b02      	ldr	r3, [pc, #8]	@ (8015cc0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8015cb6:	4618      	mov	r0, r3
 8015cb8:	3708      	adds	r7, #8
 8015cba:	46bd      	mov	sp, r7
 8015cbc:	bd80      	pop	{r7, pc}
 8015cbe:	bf00      	nop
 8015cc0:	240093d8 	.word	0x240093d8
 8015cc4:	08017730 	.word	0x08017730

08015cc8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8015cc8:	b580      	push	{r7, lr}
 8015cca:	b084      	sub	sp, #16
 8015ccc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8015cce:	4b0f      	ldr	r3, [pc, #60]	@ (8015d0c <Get_SerialNum+0x44>)
 8015cd0:	681b      	ldr	r3, [r3, #0]
 8015cd2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8015cd4:	4b0e      	ldr	r3, [pc, #56]	@ (8015d10 <Get_SerialNum+0x48>)
 8015cd6:	681b      	ldr	r3, [r3, #0]
 8015cd8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8015cda:	4b0e      	ldr	r3, [pc, #56]	@ (8015d14 <Get_SerialNum+0x4c>)
 8015cdc:	681b      	ldr	r3, [r3, #0]
 8015cde:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8015ce0:	68fa      	ldr	r2, [r7, #12]
 8015ce2:	687b      	ldr	r3, [r7, #4]
 8015ce4:	4413      	add	r3, r2
 8015ce6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8015ce8:	68fb      	ldr	r3, [r7, #12]
 8015cea:	2b00      	cmp	r3, #0
 8015cec:	d009      	beq.n	8015d02 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8015cee:	2208      	movs	r2, #8
 8015cf0:	4909      	ldr	r1, [pc, #36]	@ (8015d18 <Get_SerialNum+0x50>)
 8015cf2:	68f8      	ldr	r0, [r7, #12]
 8015cf4:	f000 f814 	bl	8015d20 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8015cf8:	2204      	movs	r2, #4
 8015cfa:	4908      	ldr	r1, [pc, #32]	@ (8015d1c <Get_SerialNum+0x54>)
 8015cfc:	68b8      	ldr	r0, [r7, #8]
 8015cfe:	f000 f80f 	bl	8015d20 <IntToUnicode>
  }
}
 8015d02:	bf00      	nop
 8015d04:	3710      	adds	r7, #16
 8015d06:	46bd      	mov	sp, r7
 8015d08:	bd80      	pop	{r7, pc}
 8015d0a:	bf00      	nop
 8015d0c:	1ff1e800 	.word	0x1ff1e800
 8015d10:	1ff1e804 	.word	0x1ff1e804
 8015d14:	1ff1e808 	.word	0x1ff1e808
 8015d18:	2400010a 	.word	0x2400010a
 8015d1c:	2400011a 	.word	0x2400011a

08015d20 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8015d20:	b480      	push	{r7}
 8015d22:	b087      	sub	sp, #28
 8015d24:	af00      	add	r7, sp, #0
 8015d26:	60f8      	str	r0, [r7, #12]
 8015d28:	60b9      	str	r1, [r7, #8]
 8015d2a:	4613      	mov	r3, r2
 8015d2c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8015d2e:	2300      	movs	r3, #0
 8015d30:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8015d32:	2300      	movs	r3, #0
 8015d34:	75fb      	strb	r3, [r7, #23]
 8015d36:	e027      	b.n	8015d88 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8015d38:	68fb      	ldr	r3, [r7, #12]
 8015d3a:	0f1b      	lsrs	r3, r3, #28
 8015d3c:	2b09      	cmp	r3, #9
 8015d3e:	d80b      	bhi.n	8015d58 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8015d40:	68fb      	ldr	r3, [r7, #12]
 8015d42:	0f1b      	lsrs	r3, r3, #28
 8015d44:	b2da      	uxtb	r2, r3
 8015d46:	7dfb      	ldrb	r3, [r7, #23]
 8015d48:	005b      	lsls	r3, r3, #1
 8015d4a:	4619      	mov	r1, r3
 8015d4c:	68bb      	ldr	r3, [r7, #8]
 8015d4e:	440b      	add	r3, r1
 8015d50:	3230      	adds	r2, #48	@ 0x30
 8015d52:	b2d2      	uxtb	r2, r2
 8015d54:	701a      	strb	r2, [r3, #0]
 8015d56:	e00a      	b.n	8015d6e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8015d58:	68fb      	ldr	r3, [r7, #12]
 8015d5a:	0f1b      	lsrs	r3, r3, #28
 8015d5c:	b2da      	uxtb	r2, r3
 8015d5e:	7dfb      	ldrb	r3, [r7, #23]
 8015d60:	005b      	lsls	r3, r3, #1
 8015d62:	4619      	mov	r1, r3
 8015d64:	68bb      	ldr	r3, [r7, #8]
 8015d66:	440b      	add	r3, r1
 8015d68:	3237      	adds	r2, #55	@ 0x37
 8015d6a:	b2d2      	uxtb	r2, r2
 8015d6c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8015d6e:	68fb      	ldr	r3, [r7, #12]
 8015d70:	011b      	lsls	r3, r3, #4
 8015d72:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8015d74:	7dfb      	ldrb	r3, [r7, #23]
 8015d76:	005b      	lsls	r3, r3, #1
 8015d78:	3301      	adds	r3, #1
 8015d7a:	68ba      	ldr	r2, [r7, #8]
 8015d7c:	4413      	add	r3, r2
 8015d7e:	2200      	movs	r2, #0
 8015d80:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8015d82:	7dfb      	ldrb	r3, [r7, #23]
 8015d84:	3301      	adds	r3, #1
 8015d86:	75fb      	strb	r3, [r7, #23]
 8015d88:	7dfa      	ldrb	r2, [r7, #23]
 8015d8a:	79fb      	ldrb	r3, [r7, #7]
 8015d8c:	429a      	cmp	r2, r3
 8015d8e:	d3d3      	bcc.n	8015d38 <IntToUnicode+0x18>
  }
}
 8015d90:	bf00      	nop
 8015d92:	bf00      	nop
 8015d94:	371c      	adds	r7, #28
 8015d96:	46bd      	mov	sp, r7
 8015d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d9c:	4770      	bx	lr
	...

08015da0 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8015da0:	b580      	push	{r7, lr}
 8015da2:	b0ba      	sub	sp, #232	@ 0xe8
 8015da4:	af00      	add	r7, sp, #0
 8015da6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8015da8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8015dac:	2200      	movs	r2, #0
 8015dae:	601a      	str	r2, [r3, #0]
 8015db0:	605a      	str	r2, [r3, #4]
 8015db2:	609a      	str	r2, [r3, #8]
 8015db4:	60da      	str	r2, [r3, #12]
 8015db6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8015db8:	f107 0310 	add.w	r3, r7, #16
 8015dbc:	22c0      	movs	r2, #192	@ 0xc0
 8015dbe:	2100      	movs	r1, #0
 8015dc0:	4618      	mov	r0, r3
 8015dc2:	f000 fed7 	bl	8016b74 <memset>
  if(hcdHandle->Instance==USB_OTG_HS)
 8015dc6:	687b      	ldr	r3, [r7, #4]
 8015dc8:	681b      	ldr	r3, [r3, #0]
 8015dca:	4a2c      	ldr	r2, [pc, #176]	@ (8015e7c <HAL_HCD_MspInit+0xdc>)
 8015dcc:	4293      	cmp	r3, r2
 8015dce:	d151      	bne.n	8015e74 <HAL_HCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8015dd0:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8015dd4:	f04f 0300 	mov.w	r3, #0
 8015dd8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8015ddc:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8015de0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8015de4:	f107 0310 	add.w	r3, r7, #16
 8015de8:	4618      	mov	r0, r3
 8015dea:	f7f3 f803 	bl	8008df4 <HAL_RCCEx_PeriphCLKConfig>
 8015dee:	4603      	mov	r3, r0
 8015df0:	2b00      	cmp	r3, #0
 8015df2:	d001      	beq.n	8015df8 <HAL_HCD_MspInit+0x58>
    {
      Error_Handler();
 8015df4:	f7fe f9e8 	bl	80141c8 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8015df8:	f7f2 f806 	bl	8007e08 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8015dfc:	4b20      	ldr	r3, [pc, #128]	@ (8015e80 <HAL_HCD_MspInit+0xe0>)
 8015dfe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8015e02:	4a1f      	ldr	r2, [pc, #124]	@ (8015e80 <HAL_HCD_MspInit+0xe0>)
 8015e04:	f043 0302 	orr.w	r3, r3, #2
 8015e08:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8015e0c:	4b1c      	ldr	r3, [pc, #112]	@ (8015e80 <HAL_HCD_MspInit+0xe0>)
 8015e0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8015e12:	f003 0302 	and.w	r3, r3, #2
 8015e16:	60fb      	str	r3, [r7, #12]
 8015e18:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_HS GPIO Configuration
    PB14     ------> USB_OTG_HS_DM
    PB15     ------> USB_OTG_HS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8015e1a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8015e1e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015e22:	2302      	movs	r3, #2
 8015e24:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015e28:	2300      	movs	r3, #0
 8015e2a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8015e2e:	2300      	movs	r3, #0
 8015e30:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG2_FS;
 8015e34:	230c      	movs	r3, #12
 8015e36:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8015e3a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8015e3e:	4619      	mov	r1, r3
 8015e40:	4810      	ldr	r0, [pc, #64]	@ (8015e84 <HAL_HCD_MspInit+0xe4>)
 8015e42:	f7ed fc55 	bl	80036f0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 8015e46:	4b0e      	ldr	r3, [pc, #56]	@ (8015e80 <HAL_HCD_MspInit+0xe0>)
 8015e48:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8015e4c:	4a0c      	ldr	r2, [pc, #48]	@ (8015e80 <HAL_HCD_MspInit+0xe0>)
 8015e4e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8015e52:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8015e56:	4b0a      	ldr	r3, [pc, #40]	@ (8015e80 <HAL_HCD_MspInit+0xe0>)
 8015e58:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8015e5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8015e60:	60bb      	str	r3, [r7, #8]
 8015e62:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 8015e64:	2200      	movs	r2, #0
 8015e66:	2100      	movs	r1, #0
 8015e68:	204d      	movs	r0, #77	@ 0x4d
 8015e6a:	f7ea fdc4 	bl	80009f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 8015e6e:	204d      	movs	r0, #77	@ 0x4d
 8015e70:	f7ea fddb 	bl	8000a2a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 8015e74:	bf00      	nop
 8015e76:	37e8      	adds	r7, #232	@ 0xe8
 8015e78:	46bd      	mov	sp, r7
 8015e7a:	bd80      	pop	{r7, pc}
 8015e7c:	40040000 	.word	0x40040000
 8015e80:	58024400 	.word	0x58024400
 8015e84:	58020400 	.word	0x58020400

08015e88 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8015e88:	b580      	push	{r7, lr}
 8015e8a:	b082      	sub	sp, #8
 8015e8c:	af00      	add	r7, sp, #0
 8015e8e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8015e90:	687b      	ldr	r3, [r7, #4]
 8015e92:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8015e96:	4618      	mov	r0, r3
 8015e98:	f7fc facb 	bl	8012432 <USBH_LL_IncTimer>
}
 8015e9c:	bf00      	nop
 8015e9e:	3708      	adds	r7, #8
 8015ea0:	46bd      	mov	sp, r7
 8015ea2:	bd80      	pop	{r7, pc}

08015ea4 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8015ea4:	b580      	push	{r7, lr}
 8015ea6:	b082      	sub	sp, #8
 8015ea8:	af00      	add	r7, sp, #0
 8015eaa:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8015eac:	687b      	ldr	r3, [r7, #4]
 8015eae:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8015eb2:	4618      	mov	r0, r3
 8015eb4:	f7fc fb07 	bl	80124c6 <USBH_LL_Connect>
}
 8015eb8:	bf00      	nop
 8015eba:	3708      	adds	r7, #8
 8015ebc:	46bd      	mov	sp, r7
 8015ebe:	bd80      	pop	{r7, pc}

08015ec0 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8015ec0:	b580      	push	{r7, lr}
 8015ec2:	b082      	sub	sp, #8
 8015ec4:	af00      	add	r7, sp, #0
 8015ec6:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8015ec8:	687b      	ldr	r3, [r7, #4]
 8015eca:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8015ece:	4618      	mov	r0, r3
 8015ed0:	f7fc fb10 	bl	80124f4 <USBH_LL_Disconnect>
}
 8015ed4:	bf00      	nop
 8015ed6:	3708      	adds	r7, #8
 8015ed8:	46bd      	mov	sp, r7
 8015eda:	bd80      	pop	{r7, pc}

08015edc <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8015edc:	b480      	push	{r7}
 8015ede:	b083      	sub	sp, #12
 8015ee0:	af00      	add	r7, sp, #0
 8015ee2:	6078      	str	r0, [r7, #4]
 8015ee4:	460b      	mov	r3, r1
 8015ee6:	70fb      	strb	r3, [r7, #3]
 8015ee8:	4613      	mov	r3, r2
 8015eea:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8015eec:	bf00      	nop
 8015eee:	370c      	adds	r7, #12
 8015ef0:	46bd      	mov	sp, r7
 8015ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ef6:	4770      	bx	lr

08015ef8 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8015ef8:	b580      	push	{r7, lr}
 8015efa:	b082      	sub	sp, #8
 8015efc:	af00      	add	r7, sp, #0
 8015efe:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8015f00:	687b      	ldr	r3, [r7, #4]
 8015f02:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8015f06:	4618      	mov	r0, r3
 8015f08:	f7fc fabd 	bl	8012486 <USBH_LL_PortEnabled>
}
 8015f0c:	bf00      	nop
 8015f0e:	3708      	adds	r7, #8
 8015f10:	46bd      	mov	sp, r7
 8015f12:	bd80      	pop	{r7, pc}

08015f14 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8015f14:	b580      	push	{r7, lr}
 8015f16:	b082      	sub	sp, #8
 8015f18:	af00      	add	r7, sp, #0
 8015f1a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8015f1c:	687b      	ldr	r3, [r7, #4]
 8015f1e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8015f22:	4618      	mov	r0, r3
 8015f24:	f7fc fabd 	bl	80124a2 <USBH_LL_PortDisabled>
}
 8015f28:	bf00      	nop
 8015f2a:	3708      	adds	r7, #8
 8015f2c:	46bd      	mov	sp, r7
 8015f2e:	bd80      	pop	{r7, pc}

08015f30 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8015f30:	b580      	push	{r7, lr}
 8015f32:	b082      	sub	sp, #8
 8015f34:	af00      	add	r7, sp, #0
 8015f36:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_HS) {
 8015f38:	687b      	ldr	r3, [r7, #4]
 8015f3a:	f893 34a4 	ldrb.w	r3, [r3, #1188]	@ 0x4a4
 8015f3e:	2b00      	cmp	r3, #0
 8015f40:	d12f      	bne.n	8015fa2 <USBH_LL_Init+0x72>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_HS.pData = phost;
 8015f42:	4a1a      	ldr	r2, [pc, #104]	@ (8015fac <USBH_LL_Init+0x7c>)
 8015f44:	687b      	ldr	r3, [r7, #4]
 8015f46:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_HS;
 8015f4a:	687b      	ldr	r3, [r7, #4]
 8015f4c:	4a17      	ldr	r2, [pc, #92]	@ (8015fac <USBH_LL_Init+0x7c>)
 8015f4e:	f8c3 24a8 	str.w	r2, [r3, #1192]	@ 0x4a8

  hhcd_USB_OTG_HS.Instance = USB_OTG_HS;
 8015f52:	4b16      	ldr	r3, [pc, #88]	@ (8015fac <USBH_LL_Init+0x7c>)
 8015f54:	4a16      	ldr	r2, [pc, #88]	@ (8015fb0 <USBH_LL_Init+0x80>)
 8015f56:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_HS.Init.Host_channels = 16;
 8015f58:	4b14      	ldr	r3, [pc, #80]	@ (8015fac <USBH_LL_Init+0x7c>)
 8015f5a:	2210      	movs	r2, #16
 8015f5c:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_HS.Init.speed = HCD_SPEED_FULL;
 8015f5e:	4b13      	ldr	r3, [pc, #76]	@ (8015fac <USBH_LL_Init+0x7c>)
 8015f60:	2201      	movs	r2, #1
 8015f62:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 8015f64:	4b11      	ldr	r3, [pc, #68]	@ (8015fac <USBH_LL_Init+0x7c>)
 8015f66:	2200      	movs	r2, #0
 8015f68:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 8015f6a:	4b10      	ldr	r3, [pc, #64]	@ (8015fac <USBH_LL_Init+0x7c>)
 8015f6c:	2202      	movs	r2, #2
 8015f6e:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 8015f70:	4b0e      	ldr	r3, [pc, #56]	@ (8015fac <USBH_LL_Init+0x7c>)
 8015f72:	2200      	movs	r2, #0
 8015f74:	729a      	strb	r2, [r3, #10]
  hhcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 8015f76:	4b0d      	ldr	r3, [pc, #52]	@ (8015fac <USBH_LL_Init+0x7c>)
 8015f78:	2200      	movs	r2, #0
 8015f7a:	72da      	strb	r2, [r3, #11]
  hhcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 8015f7c:	4b0b      	ldr	r3, [pc, #44]	@ (8015fac <USBH_LL_Init+0x7c>)
 8015f7e:	2200      	movs	r2, #0
 8015f80:	741a      	strb	r2, [r3, #16]
  if (HAL_HCD_Init(&hhcd_USB_OTG_HS) != HAL_OK)
 8015f82:	480a      	ldr	r0, [pc, #40]	@ (8015fac <USBH_LL_Init+0x7c>)
 8015f84:	f7ed fd97 	bl	8003ab6 <HAL_HCD_Init>
 8015f88:	4603      	mov	r3, r0
 8015f8a:	2b00      	cmp	r3, #0
 8015f8c:	d001      	beq.n	8015f92 <USBH_LL_Init+0x62>
  {
    Error_Handler( );
 8015f8e:	f7fe f91b 	bl	80141c8 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_HS));
 8015f92:	4806      	ldr	r0, [pc, #24]	@ (8015fac <USBH_LL_Init+0x7c>)
 8015f94:	f7ee f9ee 	bl	8004374 <HAL_HCD_GetCurrentFrame>
 8015f98:	4603      	mov	r3, r0
 8015f9a:	4619      	mov	r1, r3
 8015f9c:	6878      	ldr	r0, [r7, #4]
 8015f9e:	f7fc fa39 	bl	8012414 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8015fa2:	2300      	movs	r3, #0
}
 8015fa4:	4618      	mov	r0, r3
 8015fa6:	3708      	adds	r7, #8
 8015fa8:	46bd      	mov	sp, r7
 8015faa:	bd80      	pop	{r7, pc}
 8015fac:	240095d8 	.word	0x240095d8
 8015fb0:	40040000 	.word	0x40040000

08015fb4 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8015fb4:	b580      	push	{r7, lr}
 8015fb6:	b084      	sub	sp, #16
 8015fb8:	af00      	add	r7, sp, #0
 8015fba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015fbc:	2300      	movs	r3, #0
 8015fbe:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8015fc0:	2300      	movs	r3, #0
 8015fc2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8015fc4:	687b      	ldr	r3, [r7, #4]
 8015fc6:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 8015fca:	4618      	mov	r0, r3
 8015fcc:	f7ee f95a 	bl	8004284 <HAL_HCD_Start>
 8015fd0:	4603      	mov	r3, r0
 8015fd2:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8015fd4:	7bfb      	ldrb	r3, [r7, #15]
 8015fd6:	4618      	mov	r0, r3
 8015fd8:	f000 f922 	bl	8016220 <USBH_Get_USB_Status>
 8015fdc:	4603      	mov	r3, r0
 8015fde:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015fe0:	7bbb      	ldrb	r3, [r7, #14]
}
 8015fe2:	4618      	mov	r0, r3
 8015fe4:	3710      	adds	r7, #16
 8015fe6:	46bd      	mov	sp, r7
 8015fe8:	bd80      	pop	{r7, pc}

08015fea <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8015fea:	b580      	push	{r7, lr}
 8015fec:	b084      	sub	sp, #16
 8015fee:	af00      	add	r7, sp, #0
 8015ff0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015ff2:	2300      	movs	r3, #0
 8015ff4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8015ff6:	2300      	movs	r3, #0
 8015ff8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8015ffa:	687b      	ldr	r3, [r7, #4]
 8015ffc:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 8016000:	4618      	mov	r0, r3
 8016002:	f7ee f962 	bl	80042ca <HAL_HCD_Stop>
 8016006:	4603      	mov	r3, r0
 8016008:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 801600a:	7bfb      	ldrb	r3, [r7, #15]
 801600c:	4618      	mov	r0, r3
 801600e:	f000 f907 	bl	8016220 <USBH_Get_USB_Status>
 8016012:	4603      	mov	r3, r0
 8016014:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8016016:	7bbb      	ldrb	r3, [r7, #14]
}
 8016018:	4618      	mov	r0, r3
 801601a:	3710      	adds	r7, #16
 801601c:	46bd      	mov	sp, r7
 801601e:	bd80      	pop	{r7, pc}

08016020 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8016020:	b580      	push	{r7, lr}
 8016022:	b084      	sub	sp, #16
 8016024:	af00      	add	r7, sp, #0
 8016026:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8016028:	2301      	movs	r3, #1
 801602a:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 801602c:	687b      	ldr	r3, [r7, #4]
 801602e:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 8016032:	4618      	mov	r0, r3
 8016034:	f7ee f9ac 	bl	8004390 <HAL_HCD_GetCurrentSpeed>
 8016038:	4603      	mov	r3, r0
 801603a:	2b02      	cmp	r3, #2
 801603c:	d00c      	beq.n	8016058 <USBH_LL_GetSpeed+0x38>
 801603e:	2b02      	cmp	r3, #2
 8016040:	d80d      	bhi.n	801605e <USBH_LL_GetSpeed+0x3e>
 8016042:	2b00      	cmp	r3, #0
 8016044:	d002      	beq.n	801604c <USBH_LL_GetSpeed+0x2c>
 8016046:	2b01      	cmp	r3, #1
 8016048:	d003      	beq.n	8016052 <USBH_LL_GetSpeed+0x32>
 801604a:	e008      	b.n	801605e <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 801604c:	2300      	movs	r3, #0
 801604e:	73fb      	strb	r3, [r7, #15]
    break;
 8016050:	e008      	b.n	8016064 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8016052:	2301      	movs	r3, #1
 8016054:	73fb      	strb	r3, [r7, #15]
    break;
 8016056:	e005      	b.n	8016064 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8016058:	2302      	movs	r3, #2
 801605a:	73fb      	strb	r3, [r7, #15]
    break;
 801605c:	e002      	b.n	8016064 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 801605e:	2301      	movs	r3, #1
 8016060:	73fb      	strb	r3, [r7, #15]
    break;
 8016062:	bf00      	nop
  }
  return  speed;
 8016064:	7bfb      	ldrb	r3, [r7, #15]
}
 8016066:	4618      	mov	r0, r3
 8016068:	3710      	adds	r7, #16
 801606a:	46bd      	mov	sp, r7
 801606c:	bd80      	pop	{r7, pc}

0801606e <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 801606e:	b580      	push	{r7, lr}
 8016070:	b084      	sub	sp, #16
 8016072:	af00      	add	r7, sp, #0
 8016074:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016076:	2300      	movs	r3, #0
 8016078:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801607a:	2300      	movs	r3, #0
 801607c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 801607e:	687b      	ldr	r3, [r7, #4]
 8016080:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 8016084:	4618      	mov	r0, r3
 8016086:	f7ee f93d 	bl	8004304 <HAL_HCD_ResetPort>
 801608a:	4603      	mov	r3, r0
 801608c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 801608e:	7bfb      	ldrb	r3, [r7, #15]
 8016090:	4618      	mov	r0, r3
 8016092:	f000 f8c5 	bl	8016220 <USBH_Get_USB_Status>
 8016096:	4603      	mov	r3, r0
 8016098:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801609a:	7bbb      	ldrb	r3, [r7, #14]
}
 801609c:	4618      	mov	r0, r3
 801609e:	3710      	adds	r7, #16
 80160a0:	46bd      	mov	sp, r7
 80160a2:	bd80      	pop	{r7, pc}

080160a4 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80160a4:	b580      	push	{r7, lr}
 80160a6:	b082      	sub	sp, #8
 80160a8:	af00      	add	r7, sp, #0
 80160aa:	6078      	str	r0, [r7, #4]
 80160ac:	460b      	mov	r3, r1
 80160ae:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 80160b0:	687b      	ldr	r3, [r7, #4]
 80160b2:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 80160b6:	78fa      	ldrb	r2, [r7, #3]
 80160b8:	4611      	mov	r1, r2
 80160ba:	4618      	mov	r0, r3
 80160bc:	f7ee f945 	bl	800434a <HAL_HCD_HC_GetXferCount>
 80160c0:	4603      	mov	r3, r0
}
 80160c2:	4618      	mov	r0, r3
 80160c4:	3708      	adds	r7, #8
 80160c6:	46bd      	mov	sp, r7
 80160c8:	bd80      	pop	{r7, pc}

080160ca <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80160ca:	b590      	push	{r4, r7, lr}
 80160cc:	b089      	sub	sp, #36	@ 0x24
 80160ce:	af04      	add	r7, sp, #16
 80160d0:	6078      	str	r0, [r7, #4]
 80160d2:	4608      	mov	r0, r1
 80160d4:	4611      	mov	r1, r2
 80160d6:	461a      	mov	r2, r3
 80160d8:	4603      	mov	r3, r0
 80160da:	70fb      	strb	r3, [r7, #3]
 80160dc:	460b      	mov	r3, r1
 80160de:	70bb      	strb	r3, [r7, #2]
 80160e0:	4613      	mov	r3, r2
 80160e2:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80160e4:	2300      	movs	r3, #0
 80160e6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80160e8:	2300      	movs	r3, #0
 80160ea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 80160ec:	687b      	ldr	r3, [r7, #4]
 80160ee:	f8d3 04a8 	ldr.w	r0, [r3, #1192]	@ 0x4a8
 80160f2:	787c      	ldrb	r4, [r7, #1]
 80160f4:	78ba      	ldrb	r2, [r7, #2]
 80160f6:	78f9      	ldrb	r1, [r7, #3]
 80160f8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80160fa:	9302      	str	r3, [sp, #8]
 80160fc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8016100:	9301      	str	r3, [sp, #4]
 8016102:	f897 3020 	ldrb.w	r3, [r7, #32]
 8016106:	9300      	str	r3, [sp, #0]
 8016108:	4623      	mov	r3, r4
 801610a:	f7ed fd31 	bl	8003b70 <HAL_HCD_HC_Init>
 801610e:	4603      	mov	r3, r0
 8016110:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8016112:	7bfb      	ldrb	r3, [r7, #15]
 8016114:	4618      	mov	r0, r3
 8016116:	f000 f883 	bl	8016220 <USBH_Get_USB_Status>
 801611a:	4603      	mov	r3, r0
 801611c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801611e:	7bbb      	ldrb	r3, [r7, #14]
}
 8016120:	4618      	mov	r0, r3
 8016122:	3714      	adds	r7, #20
 8016124:	46bd      	mov	sp, r7
 8016126:	bd90      	pop	{r4, r7, pc}

08016128 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8016128:	b580      	push	{r7, lr}
 801612a:	b084      	sub	sp, #16
 801612c:	af00      	add	r7, sp, #0
 801612e:	6078      	str	r0, [r7, #4]
 8016130:	460b      	mov	r3, r1
 8016132:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016134:	2300      	movs	r3, #0
 8016136:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8016138:	2300      	movs	r3, #0
 801613a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 801613c:	687b      	ldr	r3, [r7, #4]
 801613e:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 8016142:	78fa      	ldrb	r2, [r7, #3]
 8016144:	4611      	mov	r1, r2
 8016146:	4618      	mov	r0, r3
 8016148:	f7ed fdca 	bl	8003ce0 <HAL_HCD_HC_Halt>
 801614c:	4603      	mov	r3, r0
 801614e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8016150:	7bfb      	ldrb	r3, [r7, #15]
 8016152:	4618      	mov	r0, r3
 8016154:	f000 f864 	bl	8016220 <USBH_Get_USB_Status>
 8016158:	4603      	mov	r3, r0
 801615a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801615c:	7bbb      	ldrb	r3, [r7, #14]
}
 801615e:	4618      	mov	r0, r3
 8016160:	3710      	adds	r7, #16
 8016162:	46bd      	mov	sp, r7
 8016164:	bd80      	pop	{r7, pc}

08016166 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8016166:	b590      	push	{r4, r7, lr}
 8016168:	b089      	sub	sp, #36	@ 0x24
 801616a:	af04      	add	r7, sp, #16
 801616c:	6078      	str	r0, [r7, #4]
 801616e:	4608      	mov	r0, r1
 8016170:	4611      	mov	r1, r2
 8016172:	461a      	mov	r2, r3
 8016174:	4603      	mov	r3, r0
 8016176:	70fb      	strb	r3, [r7, #3]
 8016178:	460b      	mov	r3, r1
 801617a:	70bb      	strb	r3, [r7, #2]
 801617c:	4613      	mov	r3, r2
 801617e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016180:	2300      	movs	r3, #0
 8016182:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8016184:	2300      	movs	r3, #0
 8016186:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8016188:	687b      	ldr	r3, [r7, #4]
 801618a:	f8d3 04a8 	ldr.w	r0, [r3, #1192]	@ 0x4a8
 801618e:	787c      	ldrb	r4, [r7, #1]
 8016190:	78ba      	ldrb	r2, [r7, #2]
 8016192:	78f9      	ldrb	r1, [r7, #3]
 8016194:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8016198:	9303      	str	r3, [sp, #12]
 801619a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801619c:	9302      	str	r3, [sp, #8]
 801619e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80161a0:	9301      	str	r3, [sp, #4]
 80161a2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80161a6:	9300      	str	r3, [sp, #0]
 80161a8:	4623      	mov	r3, r4
 80161aa:	f7ed fdbd 	bl	8003d28 <HAL_HCD_HC_SubmitRequest>
 80161ae:	4603      	mov	r3, r0
 80161b0:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 80161b2:	7bfb      	ldrb	r3, [r7, #15]
 80161b4:	4618      	mov	r0, r3
 80161b6:	f000 f833 	bl	8016220 <USBH_Get_USB_Status>
 80161ba:	4603      	mov	r3, r0
 80161bc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80161be:	7bbb      	ldrb	r3, [r7, #14]
}
 80161c0:	4618      	mov	r0, r3
 80161c2:	3714      	adds	r7, #20
 80161c4:	46bd      	mov	sp, r7
 80161c6:	bd90      	pop	{r4, r7, pc}

080161c8 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80161c8:	b580      	push	{r7, lr}
 80161ca:	b082      	sub	sp, #8
 80161cc:	af00      	add	r7, sp, #0
 80161ce:	6078      	str	r0, [r7, #4]
 80161d0:	460b      	mov	r3, r1
 80161d2:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 80161d4:	687b      	ldr	r3, [r7, #4]
 80161d6:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 80161da:	78fa      	ldrb	r2, [r7, #3]
 80161dc:	4611      	mov	r1, r2
 80161de:	4618      	mov	r0, r3
 80161e0:	f7ee f89e 	bl	8004320 <HAL_HCD_HC_GetURBState>
 80161e4:	4603      	mov	r3, r0
}
 80161e6:	4618      	mov	r0, r3
 80161e8:	3708      	adds	r7, #8
 80161ea:	46bd      	mov	sp, r7
 80161ec:	bd80      	pop	{r7, pc}

080161ee <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 80161ee:	b580      	push	{r7, lr}
 80161f0:	b082      	sub	sp, #8
 80161f2:	af00      	add	r7, sp, #0
 80161f4:	6078      	str	r0, [r7, #4]
 80161f6:	460b      	mov	r3, r1
 80161f8:	70fb      	strb	r3, [r7, #3]
      /* USER CODE BEGIN DRIVE_LOW_CHARGE_FOR_HS */

      /* USER CODE END DRIVE_LOW_CHARGE_FOR_HS */
    }
  }
  HAL_Delay(200);
 80161fa:	20c8      	movs	r0, #200	@ 0xc8
 80161fc:	f7ea faf0 	bl	80007e0 <HAL_Delay>
  return USBH_OK;
 8016200:	2300      	movs	r3, #0
}
 8016202:	4618      	mov	r0, r3
 8016204:	3708      	adds	r7, #8
 8016206:	46bd      	mov	sp, r7
 8016208:	bd80      	pop	{r7, pc}

0801620a <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 801620a:	b580      	push	{r7, lr}
 801620c:	b082      	sub	sp, #8
 801620e:	af00      	add	r7, sp, #0
 8016210:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8016212:	6878      	ldr	r0, [r7, #4]
 8016214:	f7ea fae4 	bl	80007e0 <HAL_Delay>
}
 8016218:	bf00      	nop
 801621a:	3708      	adds	r7, #8
 801621c:	46bd      	mov	sp, r7
 801621e:	bd80      	pop	{r7, pc}

08016220 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8016220:	b480      	push	{r7}
 8016222:	b085      	sub	sp, #20
 8016224:	af00      	add	r7, sp, #0
 8016226:	4603      	mov	r3, r0
 8016228:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801622a:	2300      	movs	r3, #0
 801622c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801622e:	79fb      	ldrb	r3, [r7, #7]
 8016230:	2b03      	cmp	r3, #3
 8016232:	d817      	bhi.n	8016264 <USBH_Get_USB_Status+0x44>
 8016234:	a201      	add	r2, pc, #4	@ (adr r2, 801623c <USBH_Get_USB_Status+0x1c>)
 8016236:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801623a:	bf00      	nop
 801623c:	0801624d 	.word	0x0801624d
 8016240:	08016253 	.word	0x08016253
 8016244:	08016259 	.word	0x08016259
 8016248:	0801625f 	.word	0x0801625f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 801624c:	2300      	movs	r3, #0
 801624e:	73fb      	strb	r3, [r7, #15]
    break;
 8016250:	e00b      	b.n	801626a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8016252:	2302      	movs	r3, #2
 8016254:	73fb      	strb	r3, [r7, #15]
    break;
 8016256:	e008      	b.n	801626a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8016258:	2301      	movs	r3, #1
 801625a:	73fb      	strb	r3, [r7, #15]
    break;
 801625c:	e005      	b.n	801626a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 801625e:	2302      	movs	r3, #2
 8016260:	73fb      	strb	r3, [r7, #15]
    break;
 8016262:	e002      	b.n	801626a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8016264:	2302      	movs	r3, #2
 8016266:	73fb      	strb	r3, [r7, #15]
    break;
 8016268:	bf00      	nop
  }
  return usb_status;
 801626a:	7bfb      	ldrb	r3, [r7, #15]
}
 801626c:	4618      	mov	r0, r3
 801626e:	3714      	adds	r7, #20
 8016270:	46bd      	mov	sp, r7
 8016272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016276:	4770      	bx	lr

08016278 <uart_log>:
static USBH_StatusTypeDef USBH_MIDI_Process(USBH_HandleTypeDef *phost);

static USBH_MIDI_HandleTypeDef midi_handle;

static void uart_log(const char *message)
{
 8016278:	b580      	push	{r7, lr}
 801627a:	b082      	sub	sp, #8
 801627c:	af00      	add	r7, sp, #0
 801627e:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&huart1, (uint8_t *)message, (uint16_t)strlen(message), 10);
 8016280:	6878      	ldr	r0, [r7, #4]
 8016282:	f7ea f82d 	bl	80002e0 <strlen>
 8016286:	4603      	mov	r3, r0
 8016288:	b29a      	uxth	r2, r3
 801628a:	230a      	movs	r3, #10
 801628c:	6879      	ldr	r1, [r7, #4]
 801628e:	4803      	ldr	r0, [pc, #12]	@ (801629c <uart_log+0x24>)
 8016290:	f7f6 faa4 	bl	800c7dc <HAL_UART_Transmit>
}
 8016294:	bf00      	nop
 8016296:	3708      	adds	r7, #8
 8016298:	46bd      	mov	sp, r7
 801629a:	bd80      	pop	{r7, pc}
 801629c:	240086bc 	.word	0x240086bc

080162a0 <uart_log_value>:

static void uart_log_value(const char *label, uint32_t value)
{
 80162a0:	b580      	push	{r7, lr}
 80162a2:	b09c      	sub	sp, #112	@ 0x70
 80162a4:	af02      	add	r7, sp, #8
 80162a6:	6078      	str	r0, [r7, #4]
 80162a8:	6039      	str	r1, [r7, #0]
  char buffer[96];
  snprintf(buffer, sizeof(buffer), "%s%lu\r\n", label, (unsigned long)value);
 80162aa:	f107 0008 	add.w	r0, r7, #8
 80162ae:	683b      	ldr	r3, [r7, #0]
 80162b0:	9300      	str	r3, [sp, #0]
 80162b2:	687b      	ldr	r3, [r7, #4]
 80162b4:	4a06      	ldr	r2, [pc, #24]	@ (80162d0 <uart_log_value+0x30>)
 80162b6:	2160      	movs	r1, #96	@ 0x60
 80162b8:	f000 fc26 	bl	8016b08 <sniprintf>
  uart_log(buffer);
 80162bc:	f107 0308 	add.w	r3, r7, #8
 80162c0:	4618      	mov	r0, r3
 80162c2:	f7ff ffd9 	bl	8016278 <uart_log>
}
 80162c6:	bf00      	nop
 80162c8:	3768      	adds	r7, #104	@ 0x68
 80162ca:	46bd      	mov	sp, r7
 80162cc:	bd80      	pop	{r7, pc}
 80162ce:	bf00      	nop
 80162d0:	08017740 	.word	0x08017740

080162d4 <USBH_MIDI_InterfaceInit>:
  NULL,
  NULL,
};

static USBH_StatusTypeDef USBH_MIDI_InterfaceInit(USBH_HandleTypeDef *phost)
{
 80162d4:	b590      	push	{r4, r7, lr}
 80162d6:	b08d      	sub	sp, #52	@ 0x34
 80162d8:	af04      	add	r7, sp, #16
 80162da:	6078      	str	r0, [r7, #4]
  uart_log("USBH MIDI: InterfaceInit begin\r\n");
 80162dc:	487b      	ldr	r0, [pc, #492]	@ (80164cc <USBH_MIDI_InterfaceInit+0x1f8>)
 80162de:	f7ff ffcb 	bl	8016278 <uart_log>
  if (phost == NULL)
 80162e2:	687b      	ldr	r3, [r7, #4]
 80162e4:	2b00      	cmp	r3, #0
 80162e6:	d104      	bne.n	80162f2 <USBH_MIDI_InterfaceInit+0x1e>
  {
    uart_log("USBH MIDI: phost NULL\r\n");
 80162e8:	4879      	ldr	r0, [pc, #484]	@ (80164d0 <USBH_MIDI_InterfaceInit+0x1fc>)
 80162ea:	f7ff ffc5 	bl	8016278 <uart_log>
    return USBH_FAIL;
 80162ee:	2302      	movs	r3, #2
 80162f0:	e0e8      	b.n	80164c4 <USBH_MIDI_InterfaceInit+0x1f0>
  }

  USBH_MIDI_HandleTypeDef *handle = &midi_handle;
 80162f2:	4b78      	ldr	r3, [pc, #480]	@ (80164d4 <USBH_MIDI_InterfaceInit+0x200>)
 80162f4:	61bb      	str	r3, [r7, #24]
  uint8_t interface = USBH_FindInterface(phost, USBH_MIDI_CLASS,
 80162f6:	2300      	movs	r3, #0
 80162f8:	2203      	movs	r2, #3
 80162fa:	2101      	movs	r1, #1
 80162fc:	6878      	ldr	r0, [r7, #4]
 80162fe:	f7fb fc65 	bl	8011bcc <USBH_FindInterface>
 8016302:	4603      	mov	r3, r0
 8016304:	75fb      	strb	r3, [r7, #23]
                                         USBH_MIDI_SUBCLASS, USBH_MIDI_PROTOCOL);
  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES))
 8016306:	7dfb      	ldrb	r3, [r7, #23]
 8016308:	2bff      	cmp	r3, #255	@ 0xff
 801630a:	d002      	beq.n	8016312 <USBH_MIDI_InterfaceInit+0x3e>
 801630c:	7dfb      	ldrb	r3, [r7, #23]
 801630e:	2b04      	cmp	r3, #4
 8016310:	d904      	bls.n	801631c <USBH_MIDI_InterfaceInit+0x48>
  {
    USBH_DbgLog("Cannot Find the interface for %s class.", phost->pActiveClass->Name);
    uart_log("USBH MIDI: interface not found\r\n");
 8016312:	4871      	ldr	r0, [pc, #452]	@ (80164d8 <USBH_MIDI_InterfaceInit+0x204>)
 8016314:	f7ff ffb0 	bl	8016278 <uart_log>
    return USBH_FAIL;
 8016318:	2302      	movs	r3, #2
 801631a:	e0d3      	b.n	80164c4 <USBH_MIDI_InterfaceInit+0x1f0>
  }

  if (USBH_SelectInterface(phost, interface) != USBH_OK)
 801631c:	7dfb      	ldrb	r3, [r7, #23]
 801631e:	4619      	mov	r1, r3
 8016320:	6878      	ldr	r0, [r7, #4]
 8016322:	f7fb fc37 	bl	8011b94 <USBH_SelectInterface>
 8016326:	4603      	mov	r3, r0
 8016328:	2b00      	cmp	r3, #0
 801632a:	d004      	beq.n	8016336 <USBH_MIDI_InterfaceInit+0x62>
  {
    uart_log("USBH MIDI: SelectInterface failed\r\n");
 801632c:	486b      	ldr	r0, [pc, #428]	@ (80164dc <USBH_MIDI_InterfaceInit+0x208>)
 801632e:	f7ff ffa3 	bl	8016278 <uart_log>
    return USBH_FAIL;
 8016332:	2302      	movs	r3, #2
 8016334:	e0c6      	b.n	80164c4 <USBH_MIDI_InterfaceInit+0x1f0>
  }

  (void)USBH_memset(handle, 0, sizeof(*handle));
 8016336:	f44f 7217 	mov.w	r2, #604	@ 0x25c
 801633a:	2100      	movs	r1, #0
 801633c:	69b8      	ldr	r0, [r7, #24]
 801633e:	f000 fc19 	bl	8016b74 <memset>
  phost->pActiveClass->pData = handle;
 8016342:	687b      	ldr	r3, [r7, #4]
 8016344:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8016348:	69ba      	ldr	r2, [r7, #24]
 801634a:	61da      	str	r2, [r3, #28]
  handle->interface = interface;
 801634c:	69bb      	ldr	r3, [r7, #24]
 801634e:	7dfa      	ldrb	r2, [r7, #23]
 8016350:	701a      	strb	r2, [r3, #0]
  uart_log_value("USBH MIDI: interface=", interface);
 8016352:	7dfb      	ldrb	r3, [r7, #23]
 8016354:	4619      	mov	r1, r3
 8016356:	4862      	ldr	r0, [pc, #392]	@ (80164e0 <USBH_MIDI_InterfaceInit+0x20c>)
 8016358:	f7ff ffa2 	bl	80162a0 <uart_log_value>

  USBH_InterfaceDescTypeDef *itf = &phost->device.CfgDesc.Itf_Desc[interface];
 801635c:	7dfb      	ldrb	r3, [r7, #23]
 801635e:	2232      	movs	r2, #50	@ 0x32
 8016360:	fb02 f303 	mul.w	r3, r2, r3
 8016364:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8016368:	687a      	ldr	r2, [r7, #4]
 801636a:	4413      	add	r3, r2
 801636c:	330a      	adds	r3, #10
 801636e:	613b      	str	r3, [r7, #16]
  uart_log_value("USBH MIDI: endpoints=", itf->bNumEndpoints);
 8016370:	693b      	ldr	r3, [r7, #16]
 8016372:	791b      	ldrb	r3, [r3, #4]
 8016374:	4619      	mov	r1, r3
 8016376:	485b      	ldr	r0, [pc, #364]	@ (80164e4 <USBH_MIDI_InterfaceInit+0x210>)
 8016378:	f7ff ff92 	bl	80162a0 <uart_log_value>

  for (uint8_t idx = 0U; idx < itf->bNumEndpoints; idx++)
 801637c:	2300      	movs	r3, #0
 801637e:	77fb      	strb	r3, [r7, #31]
 8016380:	e027      	b.n	80163d2 <USBH_MIDI_InterfaceInit+0xfe>
  {
    USBH_EpDescTypeDef *ep = &itf->Ep_Desc[idx];
 8016382:	7ffb      	ldrb	r3, [r7, #31]
 8016384:	3301      	adds	r3, #1
 8016386:	00db      	lsls	r3, r3, #3
 8016388:	693a      	ldr	r2, [r7, #16]
 801638a:	4413      	add	r3, r2
 801638c:	3302      	adds	r3, #2
 801638e:	60fb      	str	r3, [r7, #12]

    if ((ep->bmAttributes & USB_EP_TYPE_MASK) != USB_EP_TYPE_BULK)
 8016390:	68fb      	ldr	r3, [r7, #12]
 8016392:	78db      	ldrb	r3, [r3, #3]
 8016394:	f003 0303 	and.w	r3, r3, #3
 8016398:	2b02      	cmp	r3, #2
 801639a:	d116      	bne.n	80163ca <USBH_MIDI_InterfaceInit+0xf6>
    {
      continue;
    }

    if ((ep->bEndpointAddress & 0x80U) != 0U)
 801639c:	68fb      	ldr	r3, [r7, #12]
 801639e:	789b      	ldrb	r3, [r3, #2]
 80163a0:	b25b      	sxtb	r3, r3
 80163a2:	2b00      	cmp	r3, #0
 80163a4:	da08      	bge.n	80163b8 <USBH_MIDI_InterfaceInit+0xe4>
    {
      handle->InEp = ep->bEndpointAddress;
 80163a6:	68fb      	ldr	r3, [r7, #12]
 80163a8:	789a      	ldrb	r2, [r3, #2]
 80163aa:	69bb      	ldr	r3, [r7, #24]
 80163ac:	705a      	strb	r2, [r3, #1]
      handle->InEpSize = ep->wMaxPacketSize;
 80163ae:	68fb      	ldr	r3, [r7, #12]
 80163b0:	889a      	ldrh	r2, [r3, #4]
 80163b2:	69bb      	ldr	r3, [r7, #24]
 80163b4:	809a      	strh	r2, [r3, #4]
 80163b6:	e009      	b.n	80163cc <USBH_MIDI_InterfaceInit+0xf8>
    }
    else
    {
      handle->OutEp = ep->bEndpointAddress;
 80163b8:	68fb      	ldr	r3, [r7, #12]
 80163ba:	789a      	ldrb	r2, [r3, #2]
 80163bc:	69bb      	ldr	r3, [r7, #24]
 80163be:	709a      	strb	r2, [r3, #2]
      handle->OutEpSize = ep->wMaxPacketSize;
 80163c0:	68fb      	ldr	r3, [r7, #12]
 80163c2:	889a      	ldrh	r2, [r3, #4]
 80163c4:	69bb      	ldr	r3, [r7, #24]
 80163c6:	80da      	strh	r2, [r3, #6]
 80163c8:	e000      	b.n	80163cc <USBH_MIDI_InterfaceInit+0xf8>
      continue;
 80163ca:	bf00      	nop
  for (uint8_t idx = 0U; idx < itf->bNumEndpoints; idx++)
 80163cc:	7ffb      	ldrb	r3, [r7, #31]
 80163ce:	3301      	adds	r3, #1
 80163d0:	77fb      	strb	r3, [r7, #31]
 80163d2:	693b      	ldr	r3, [r7, #16]
 80163d4:	791b      	ldrb	r3, [r3, #4]
 80163d6:	7ffa      	ldrb	r2, [r7, #31]
 80163d8:	429a      	cmp	r2, r3
 80163da:	d3d2      	bcc.n	8016382 <USBH_MIDI_InterfaceInit+0xae>
    }
  }

  if ((handle->InEp == 0U) || (handle->OutEp == 0U))
 80163dc:	69bb      	ldr	r3, [r7, #24]
 80163de:	785b      	ldrb	r3, [r3, #1]
 80163e0:	2b00      	cmp	r3, #0
 80163e2:	d003      	beq.n	80163ec <USBH_MIDI_InterfaceInit+0x118>
 80163e4:	69bb      	ldr	r3, [r7, #24]
 80163e6:	789b      	ldrb	r3, [r3, #2]
 80163e8:	2b00      	cmp	r3, #0
 80163ea:	d104      	bne.n	80163f6 <USBH_MIDI_InterfaceInit+0x122>
  {
    USBH_DbgLog("MIDI endpoints not found.");
    uart_log("USBH MIDI: endpoints missing\r\n");
 80163ec:	483e      	ldr	r0, [pc, #248]	@ (80164e8 <USBH_MIDI_InterfaceInit+0x214>)
 80163ee:	f7ff ff43 	bl	8016278 <uart_log>
    return USBH_FAIL;
 80163f2:	2302      	movs	r3, #2
 80163f4:	e066      	b.n	80164c4 <USBH_MIDI_InterfaceInit+0x1f0>
  }

  handle->InPipe = USBH_AllocPipe(phost, handle->InEp);
 80163f6:	69bb      	ldr	r3, [r7, #24]
 80163f8:	785b      	ldrb	r3, [r3, #1]
 80163fa:	4619      	mov	r1, r3
 80163fc:	6878      	ldr	r0, [r7, #4]
 80163fe:	f7fc ff5a 	bl	80132b6 <USBH_AllocPipe>
 8016402:	4603      	mov	r3, r0
 8016404:	461a      	mov	r2, r3
 8016406:	69bb      	ldr	r3, [r7, #24]
 8016408:	721a      	strb	r2, [r3, #8]
  handle->OutPipe = USBH_AllocPipe(phost, handle->OutEp);
 801640a:	69bb      	ldr	r3, [r7, #24]
 801640c:	789b      	ldrb	r3, [r3, #2]
 801640e:	4619      	mov	r1, r3
 8016410:	6878      	ldr	r0, [r7, #4]
 8016412:	f7fc ff50 	bl	80132b6 <USBH_AllocPipe>
 8016416:	4603      	mov	r3, r0
 8016418:	461a      	mov	r2, r3
 801641a:	69bb      	ldr	r3, [r7, #24]
 801641c:	725a      	strb	r2, [r3, #9]
  uart_log_value("USBH MIDI: InPipe=", handle->InPipe);
 801641e:	69bb      	ldr	r3, [r7, #24]
 8016420:	7a1b      	ldrb	r3, [r3, #8]
 8016422:	4619      	mov	r1, r3
 8016424:	4831      	ldr	r0, [pc, #196]	@ (80164ec <USBH_MIDI_InterfaceInit+0x218>)
 8016426:	f7ff ff3b 	bl	80162a0 <uart_log_value>
  uart_log_value("USBH MIDI: OutPipe=", handle->OutPipe);
 801642a:	69bb      	ldr	r3, [r7, #24]
 801642c:	7a5b      	ldrb	r3, [r3, #9]
 801642e:	4619      	mov	r1, r3
 8016430:	482f      	ldr	r0, [pc, #188]	@ (80164f0 <USBH_MIDI_InterfaceInit+0x21c>)
 8016432:	f7ff ff35 	bl	80162a0 <uart_log_value>

  if ((handle->InPipe == 0xFFU) || (handle->OutPipe == 0xFFU))
 8016436:	69bb      	ldr	r3, [r7, #24]
 8016438:	7a1b      	ldrb	r3, [r3, #8]
 801643a:	2bff      	cmp	r3, #255	@ 0xff
 801643c:	d003      	beq.n	8016446 <USBH_MIDI_InterfaceInit+0x172>
 801643e:	69bb      	ldr	r3, [r7, #24]
 8016440:	7a5b      	ldrb	r3, [r3, #9]
 8016442:	2bff      	cmp	r3, #255	@ 0xff
 8016444:	d104      	bne.n	8016450 <USBH_MIDI_InterfaceInit+0x17c>
  {
    USBH_DbgLog("MIDI pipe allocation failed.");
    uart_log("USBH MIDI: pipe allocation failed\r\n");
 8016446:	482b      	ldr	r0, [pc, #172]	@ (80164f4 <USBH_MIDI_InterfaceInit+0x220>)
 8016448:	f7ff ff16 	bl	8016278 <uart_log>
    return USBH_FAIL;
 801644c:	2302      	movs	r3, #2
 801644e:	e039      	b.n	80164c4 <USBH_MIDI_InterfaceInit+0x1f0>
  }

  (void)USBH_OpenPipe(phost, handle->InPipe, handle->InEp,
 8016450:	69bb      	ldr	r3, [r7, #24]
 8016452:	7a19      	ldrb	r1, [r3, #8]
 8016454:	69bb      	ldr	r3, [r7, #24]
 8016456:	7858      	ldrb	r0, [r3, #1]
 8016458:	687b      	ldr	r3, [r7, #4]
 801645a:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 801645e:	687b      	ldr	r3, [r7, #4]
 8016460:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8016464:	69ba      	ldr	r2, [r7, #24]
 8016466:	8892      	ldrh	r2, [r2, #4]
 8016468:	9202      	str	r2, [sp, #8]
 801646a:	2202      	movs	r2, #2
 801646c:	9201      	str	r2, [sp, #4]
 801646e:	9300      	str	r3, [sp, #0]
 8016470:	4623      	mov	r3, r4
 8016472:	4602      	mov	r2, r0
 8016474:	6878      	ldr	r0, [r7, #4]
 8016476:	f7fc feef 	bl	8013258 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed,
                      USB_EP_TYPE_BULK, handle->InEpSize);
  (void)USBH_OpenPipe(phost, handle->OutPipe, handle->OutEp,
 801647a:	69bb      	ldr	r3, [r7, #24]
 801647c:	7a59      	ldrb	r1, [r3, #9]
 801647e:	69bb      	ldr	r3, [r7, #24]
 8016480:	7898      	ldrb	r0, [r3, #2]
 8016482:	687b      	ldr	r3, [r7, #4]
 8016484:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8016488:	687b      	ldr	r3, [r7, #4]
 801648a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 801648e:	69ba      	ldr	r2, [r7, #24]
 8016490:	88d2      	ldrh	r2, [r2, #6]
 8016492:	9202      	str	r2, [sp, #8]
 8016494:	2202      	movs	r2, #2
 8016496:	9201      	str	r2, [sp, #4]
 8016498:	9300      	str	r3, [sp, #0]
 801649a:	4623      	mov	r3, r4
 801649c:	4602      	mov	r2, r0
 801649e:	6878      	ldr	r0, [r7, #4]
 80164a0:	f7fc feda 	bl	8013258 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed,
                      USB_EP_TYPE_BULK, handle->OutEpSize);

  handle->rx_buffer_size = (handle->InEpSize <= USBH_MIDI_RX_BUF_SIZE)
 80164a4:	69bb      	ldr	r3, [r7, #24]
 80164a6:	889b      	ldrh	r3, [r3, #4]
                             ? handle->InEpSize
                             : USBH_MIDI_RX_BUF_SIZE;
 80164a8:	2b40      	cmp	r3, #64	@ 0x40
 80164aa:	bf28      	it	cs
 80164ac:	2340      	movcs	r3, #64	@ 0x40
 80164ae:	b29a      	uxth	r2, r3
  handle->rx_buffer_size = (handle->InEpSize <= USBH_MIDI_RX_BUF_SIZE)
 80164b0:	69bb      	ldr	r3, [r7, #24]
 80164b2:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  handle->state = USBH_MIDI_STATE_TRANSFER;
 80164b6:	69bb      	ldr	r3, [r7, #24]
 80164b8:	2201      	movs	r2, #1
 80164ba:	729a      	strb	r2, [r3, #10]
  uart_log("USBH MIDI: InterfaceInit end\r\n");
 80164bc:	480e      	ldr	r0, [pc, #56]	@ (80164f8 <USBH_MIDI_InterfaceInit+0x224>)
 80164be:	f7ff fedb 	bl	8016278 <uart_log>

  return USBH_OK;
 80164c2:	2300      	movs	r3, #0
}
 80164c4:	4618      	mov	r0, r3
 80164c6:	3724      	adds	r7, #36	@ 0x24
 80164c8:	46bd      	mov	sp, r7
 80164ca:	bd90      	pop	{r4, r7, pc}
 80164cc:	08017750 	.word	0x08017750
 80164d0:	08017774 	.word	0x08017774
 80164d4:	240099b8 	.word	0x240099b8
 80164d8:	0801778c 	.word	0x0801778c
 80164dc:	080177b0 	.word	0x080177b0
 80164e0:	080177d4 	.word	0x080177d4
 80164e4:	080177ec 	.word	0x080177ec
 80164e8:	08017804 	.word	0x08017804
 80164ec:	08017824 	.word	0x08017824
 80164f0:	08017838 	.word	0x08017838
 80164f4:	0801784c 	.word	0x0801784c
 80164f8:	08017870 	.word	0x08017870

080164fc <USBH_MIDI_InterfaceDeInit>:

static USBH_StatusTypeDef USBH_MIDI_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 80164fc:	b580      	push	{r7, lr}
 80164fe:	b084      	sub	sp, #16
 8016500:	af00      	add	r7, sp, #0
 8016502:	6078      	str	r0, [r7, #4]
  USBH_MIDI_HandleTypeDef *handle = (USBH_MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 8016504:	687b      	ldr	r3, [r7, #4]
 8016506:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 801650a:	69db      	ldr	r3, [r3, #28]
 801650c:	60fb      	str	r3, [r7, #12]

  if (handle == NULL)
 801650e:	68fb      	ldr	r3, [r7, #12]
 8016510:	2b00      	cmp	r3, #0
 8016512:	d101      	bne.n	8016518 <USBH_MIDI_InterfaceDeInit+0x1c>
  {
    return USBH_FAIL;
 8016514:	2302      	movs	r3, #2
 8016516:	e023      	b.n	8016560 <USBH_MIDI_InterfaceDeInit+0x64>
  }

  (void)USBH_ClosePipe(phost, handle->InPipe);
 8016518:	68fb      	ldr	r3, [r7, #12]
 801651a:	7a1b      	ldrb	r3, [r3, #8]
 801651c:	4619      	mov	r1, r3
 801651e:	6878      	ldr	r0, [r7, #4]
 8016520:	f7fc feb9 	bl	8013296 <USBH_ClosePipe>
  (void)USBH_ClosePipe(phost, handle->OutPipe);
 8016524:	68fb      	ldr	r3, [r7, #12]
 8016526:	7a5b      	ldrb	r3, [r3, #9]
 8016528:	4619      	mov	r1, r3
 801652a:	6878      	ldr	r0, [r7, #4]
 801652c:	f7fc feb3 	bl	8013296 <USBH_ClosePipe>
  (void)USBH_FreePipe(phost, handle->InPipe);
 8016530:	68fb      	ldr	r3, [r7, #12]
 8016532:	7a1b      	ldrb	r3, [r3, #8]
 8016534:	4619      	mov	r1, r3
 8016536:	6878      	ldr	r0, [r7, #4]
 8016538:	f7fc fedf 	bl	80132fa <USBH_FreePipe>
  (void)USBH_FreePipe(phost, handle->OutPipe);
 801653c:	68fb      	ldr	r3, [r7, #12]
 801653e:	7a5b      	ldrb	r3, [r3, #9]
 8016540:	4619      	mov	r1, r3
 8016542:	6878      	ldr	r0, [r7, #4]
 8016544:	f7fc fed9 	bl	80132fa <USBH_FreePipe>

  (void)USBH_memset(handle, 0, sizeof(*handle));
 8016548:	f44f 7217 	mov.w	r2, #604	@ 0x25c
 801654c:	2100      	movs	r1, #0
 801654e:	68f8      	ldr	r0, [r7, #12]
 8016550:	f000 fb10 	bl	8016b74 <memset>
  phost->pActiveClass->pData = NULL;
 8016554:	687b      	ldr	r3, [r7, #4]
 8016556:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 801655a:	2200      	movs	r2, #0
 801655c:	61da      	str	r2, [r3, #28]

  return USBH_OK;
 801655e:	2300      	movs	r3, #0
}
 8016560:	4618      	mov	r0, r3
 8016562:	3710      	adds	r7, #16
 8016564:	46bd      	mov	sp, r7
 8016566:	bd80      	pop	{r7, pc}

08016568 <USBH_MIDI_ClassRequest>:

static USBH_StatusTypeDef USBH_MIDI_ClassRequest(USBH_HandleTypeDef *phost)
{
 8016568:	b480      	push	{r7}
 801656a:	b083      	sub	sp, #12
 801656c:	af00      	add	r7, sp, #0
 801656e:	6078      	str	r0, [r7, #4]
  (void)phost;
  return USBH_OK;
 8016570:	2300      	movs	r3, #0
}
 8016572:	4618      	mov	r0, r3
 8016574:	370c      	adds	r7, #12
 8016576:	46bd      	mov	sp, r7
 8016578:	f85d 7b04 	ldr.w	r7, [sp], #4
 801657c:	4770      	bx	lr

0801657e <USBH_MIDI_PushRx>:

static void USBH_MIDI_PushRx(USBH_MIDI_HandleTypeDef *handle,
                             const uint8_t packet[USBH_MIDI_PACKET_SIZE])
{
 801657e:	b480      	push	{r7}
 8016580:	b083      	sub	sp, #12
 8016582:	af00      	add	r7, sp, #0
 8016584:	6078      	str	r0, [r7, #4]
 8016586:	6039      	str	r1, [r7, #0]
  if (handle->rx_count >= USBH_MIDI_RX_QUEUE_LEN)
 8016588:	687b      	ldr	r3, [r7, #4]
 801658a:	f8b3 3154 	ldrh.w	r3, [r3, #340]	@ 0x154
 801658e:	2b3f      	cmp	r3, #63	@ 0x3f
 8016590:	d844      	bhi.n	801661c <USBH_MIDI_PushRx+0x9e>
  {
    return;
  }

  handle->rx_queue[handle->rx_head].data[0] = packet[0];
 8016592:	687b      	ldr	r3, [r7, #4]
 8016594:	f8b3 3150 	ldrh.w	r3, [r3, #336]	@ 0x150
 8016598:	461a      	mov	r2, r3
 801659a:	683b      	ldr	r3, [r7, #0]
 801659c:	7819      	ldrb	r1, [r3, #0]
 801659e:	687b      	ldr	r3, [r7, #4]
 80165a0:	3214      	adds	r2, #20
 80165a2:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
  handle->rx_queue[handle->rx_head].data[1] = packet[1];
 80165a6:	683b      	ldr	r3, [r7, #0]
 80165a8:	3301      	adds	r3, #1
 80165aa:	687a      	ldr	r2, [r7, #4]
 80165ac:	f8b2 2150 	ldrh.w	r2, [r2, #336]	@ 0x150
 80165b0:	4610      	mov	r0, r2
 80165b2:	7819      	ldrb	r1, [r3, #0]
 80165b4:	687a      	ldr	r2, [r7, #4]
 80165b6:	0083      	lsls	r3, r0, #2
 80165b8:	4413      	add	r3, r2
 80165ba:	460a      	mov	r2, r1
 80165bc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  handle->rx_queue[handle->rx_head].data[2] = packet[2];
 80165c0:	683b      	ldr	r3, [r7, #0]
 80165c2:	3302      	adds	r3, #2
 80165c4:	687a      	ldr	r2, [r7, #4]
 80165c6:	f8b2 2150 	ldrh.w	r2, [r2, #336]	@ 0x150
 80165ca:	4610      	mov	r0, r2
 80165cc:	7819      	ldrb	r1, [r3, #0]
 80165ce:	687a      	ldr	r2, [r7, #4]
 80165d0:	0083      	lsls	r3, r0, #2
 80165d2:	4413      	add	r3, r2
 80165d4:	460a      	mov	r2, r1
 80165d6:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
  handle->rx_queue[handle->rx_head].data[3] = packet[3];
 80165da:	683b      	ldr	r3, [r7, #0]
 80165dc:	3303      	adds	r3, #3
 80165de:	687a      	ldr	r2, [r7, #4]
 80165e0:	f8b2 2150 	ldrh.w	r2, [r2, #336]	@ 0x150
 80165e4:	4610      	mov	r0, r2
 80165e6:	7819      	ldrb	r1, [r3, #0]
 80165e8:	687a      	ldr	r2, [r7, #4]
 80165ea:	0083      	lsls	r3, r0, #2
 80165ec:	4413      	add	r3, r2
 80165ee:	460a      	mov	r2, r1
 80165f0:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
  handle->rx_head = (uint16_t)((handle->rx_head + 1U) % USBH_MIDI_RX_QUEUE_LEN);
 80165f4:	687b      	ldr	r3, [r7, #4]
 80165f6:	f8b3 3150 	ldrh.w	r3, [r3, #336]	@ 0x150
 80165fa:	3301      	adds	r3, #1
 80165fc:	b29b      	uxth	r3, r3
 80165fe:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8016602:	b29a      	uxth	r2, r3
 8016604:	687b      	ldr	r3, [r7, #4]
 8016606:	f8a3 2150 	strh.w	r2, [r3, #336]	@ 0x150
  handle->rx_count++;
 801660a:	687b      	ldr	r3, [r7, #4]
 801660c:	f8b3 3154 	ldrh.w	r3, [r3, #340]	@ 0x154
 8016610:	3301      	adds	r3, #1
 8016612:	b29a      	uxth	r2, r3
 8016614:	687b      	ldr	r3, [r7, #4]
 8016616:	f8a3 2154 	strh.w	r2, [r3, #340]	@ 0x154
 801661a:	e000      	b.n	801661e <USBH_MIDI_PushRx+0xa0>
    return;
 801661c:	bf00      	nop
}
 801661e:	370c      	adds	r7, #12
 8016620:	46bd      	mov	sp, r7
 8016622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016626:	4770      	bx	lr

08016628 <USBH_MIDI_PopTx>:

static bool USBH_MIDI_PopTx(USBH_MIDI_HandleTypeDef *handle,
                           uint8_t packet[USBH_MIDI_PACKET_SIZE])
{
 8016628:	b480      	push	{r7}
 801662a:	b083      	sub	sp, #12
 801662c:	af00      	add	r7, sp, #0
 801662e:	6078      	str	r0, [r7, #4]
 8016630:	6039      	str	r1, [r7, #0]
  if (handle->tx_count == 0U)
 8016632:	687b      	ldr	r3, [r7, #4]
 8016634:	f8b3 325a 	ldrh.w	r3, [r3, #602]	@ 0x25a
 8016638:	2b00      	cmp	r3, #0
 801663a:	d101      	bne.n	8016640 <USBH_MIDI_PopTx+0x18>
  {
    return false;
 801663c:	2300      	movs	r3, #0
 801663e:	e041      	b.n	80166c4 <USBH_MIDI_PopTx+0x9c>
  }

  packet[0] = handle->tx_queue[handle->tx_tail].data[0];
 8016640:	687b      	ldr	r3, [r7, #4]
 8016642:	f8b3 3258 	ldrh.w	r3, [r3, #600]	@ 0x258
 8016646:	687a      	ldr	r2, [r7, #4]
 8016648:	3354      	adds	r3, #84	@ 0x54
 801664a:	009b      	lsls	r3, r3, #2
 801664c:	4413      	add	r3, r2
 801664e:	799a      	ldrb	r2, [r3, #6]
 8016650:	683b      	ldr	r3, [r7, #0]
 8016652:	701a      	strb	r2, [r3, #0]
  packet[1] = handle->tx_queue[handle->tx_tail].data[1];
 8016654:	687b      	ldr	r3, [r7, #4]
 8016656:	f8b3 3258 	ldrh.w	r3, [r3, #600]	@ 0x258
 801665a:	4618      	mov	r0, r3
 801665c:	683b      	ldr	r3, [r7, #0]
 801665e:	1c5a      	adds	r2, r3, #1
 8016660:	6879      	ldr	r1, [r7, #4]
 8016662:	0083      	lsls	r3, r0, #2
 8016664:	440b      	add	r3, r1
 8016666:	f893 3157 	ldrb.w	r3, [r3, #343]	@ 0x157
 801666a:	7013      	strb	r3, [r2, #0]
  packet[2] = handle->tx_queue[handle->tx_tail].data[2];
 801666c:	687b      	ldr	r3, [r7, #4]
 801666e:	f8b3 3258 	ldrh.w	r3, [r3, #600]	@ 0x258
 8016672:	4618      	mov	r0, r3
 8016674:	683b      	ldr	r3, [r7, #0]
 8016676:	1c9a      	adds	r2, r3, #2
 8016678:	6879      	ldr	r1, [r7, #4]
 801667a:	0083      	lsls	r3, r0, #2
 801667c:	440b      	add	r3, r1
 801667e:	f893 3158 	ldrb.w	r3, [r3, #344]	@ 0x158
 8016682:	7013      	strb	r3, [r2, #0]
  packet[3] = handle->tx_queue[handle->tx_tail].data[3];
 8016684:	687b      	ldr	r3, [r7, #4]
 8016686:	f8b3 3258 	ldrh.w	r3, [r3, #600]	@ 0x258
 801668a:	4618      	mov	r0, r3
 801668c:	683b      	ldr	r3, [r7, #0]
 801668e:	1cda      	adds	r2, r3, #3
 8016690:	6879      	ldr	r1, [r7, #4]
 8016692:	0083      	lsls	r3, r0, #2
 8016694:	440b      	add	r3, r1
 8016696:	f893 3159 	ldrb.w	r3, [r3, #345]	@ 0x159
 801669a:	7013      	strb	r3, [r2, #0]
  handle->tx_tail = (uint16_t)((handle->tx_tail + 1U) % USBH_MIDI_TX_QUEUE_LEN);
 801669c:	687b      	ldr	r3, [r7, #4]
 801669e:	f8b3 3258 	ldrh.w	r3, [r3, #600]	@ 0x258
 80166a2:	3301      	adds	r3, #1
 80166a4:	b29b      	uxth	r3, r3
 80166a6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80166aa:	b29a      	uxth	r2, r3
 80166ac:	687b      	ldr	r3, [r7, #4]
 80166ae:	f8a3 2258 	strh.w	r2, [r3, #600]	@ 0x258
  handle->tx_count--;
 80166b2:	687b      	ldr	r3, [r7, #4]
 80166b4:	f8b3 325a 	ldrh.w	r3, [r3, #602]	@ 0x25a
 80166b8:	3b01      	subs	r3, #1
 80166ba:	b29a      	uxth	r2, r3
 80166bc:	687b      	ldr	r3, [r7, #4]
 80166be:	f8a3 225a 	strh.w	r2, [r3, #602]	@ 0x25a
  return true;
 80166c2:	2301      	movs	r3, #1
}
 80166c4:	4618      	mov	r0, r3
 80166c6:	370c      	adds	r7, #12
 80166c8:	46bd      	mov	sp, r7
 80166ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80166ce:	4770      	bx	lr

080166d0 <USBH_MIDI_Process>:

static USBH_StatusTypeDef USBH_MIDI_Process(USBH_HandleTypeDef *phost)
{
 80166d0:	b580      	push	{r7, lr}
 80166d2:	b088      	sub	sp, #32
 80166d4:	af02      	add	r7, sp, #8
 80166d6:	6078      	str	r0, [r7, #4]
  USBH_MIDI_HandleTypeDef *handle = (USBH_MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 80166d8:	687b      	ldr	r3, [r7, #4]
 80166da:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 80166de:	69db      	ldr	r3, [r3, #28]
 80166e0:	613b      	str	r3, [r7, #16]
  USBH_URBStateTypeDef urb_state;

  if (handle == NULL)
 80166e2:	693b      	ldr	r3, [r7, #16]
 80166e4:	2b00      	cmp	r3, #0
 80166e6:	d101      	bne.n	80166ec <USBH_MIDI_Process+0x1c>
  {
    return USBH_FAIL;
 80166e8:	2302      	movs	r3, #2
 80166ea:	e096      	b.n	801681a <USBH_MIDI_Process+0x14a>
  }

  if (handle->state != USBH_MIDI_STATE_TRANSFER)
 80166ec:	693b      	ldr	r3, [r7, #16]
 80166ee:	7a9b      	ldrb	r3, [r3, #10]
 80166f0:	2b01      	cmp	r3, #1
 80166f2:	d001      	beq.n	80166f8 <USBH_MIDI_Process+0x28>
  {
    return USBH_OK;
 80166f4:	2300      	movs	r3, #0
 80166f6:	e090      	b.n	801681a <USBH_MIDI_Process+0x14a>
  }

  if (!handle->rx_in_progress)
 80166f8:	693b      	ldr	r3, [r7, #16]
 80166fa:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 80166fe:	f083 0301 	eor.w	r3, r3, #1
 8016702:	b2db      	uxtb	r3, r3
 8016704:	2b00      	cmp	r3, #0
 8016706:	d00e      	beq.n	8016726 <USBH_MIDI_Process+0x56>
  {
    (void)USBH_BulkReceiveData(phost, handle->rx_buffer, handle->rx_buffer_size, handle->InPipe);
 8016708:	693b      	ldr	r3, [r7, #16]
 801670a:	f103 010b 	add.w	r1, r3, #11
 801670e:	693b      	ldr	r3, [r7, #16]
 8016710:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 8016714:	693b      	ldr	r3, [r7, #16]
 8016716:	7a1b      	ldrb	r3, [r3, #8]
 8016718:	6878      	ldr	r0, [r7, #4]
 801671a:	f7fc fd7f 	bl	801321c <USBH_BulkReceiveData>
    handle->rx_in_progress = true;
 801671e:	693b      	ldr	r3, [r7, #16]
 8016720:	2201      	movs	r2, #1
 8016722:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
  }

  if (handle->rx_in_progress)
 8016726:	693b      	ldr	r3, [r7, #16]
 8016728:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 801672c:	2b00      	cmp	r3, #0
 801672e:	d035      	beq.n	801679c <USBH_MIDI_Process+0xcc>
  {
    urb_state = USBH_LL_GetURBState(phost, handle->InPipe);
 8016730:	693b      	ldr	r3, [r7, #16]
 8016732:	7a1b      	ldrb	r3, [r3, #8]
 8016734:	4619      	mov	r1, r3
 8016736:	6878      	ldr	r0, [r7, #4]
 8016738:	f7ff fd46 	bl	80161c8 <USBH_LL_GetURBState>
 801673c:	4603      	mov	r3, r0
 801673e:	73fb      	strb	r3, [r7, #15]

    if (urb_state == USBH_URB_DONE)
 8016740:	7bfb      	ldrb	r3, [r7, #15]
 8016742:	2b01      	cmp	r3, #1
 8016744:	d120      	bne.n	8016788 <USBH_MIDI_Process+0xb8>
    {
      uint16_t received = USBH_LL_GetLastXferSize(phost, handle->InPipe);
 8016746:	693b      	ldr	r3, [r7, #16]
 8016748:	7a1b      	ldrb	r3, [r3, #8]
 801674a:	4619      	mov	r1, r3
 801674c:	6878      	ldr	r0, [r7, #4]
 801674e:	f7ff fca9 	bl	80160a4 <USBH_LL_GetLastXferSize>
 8016752:	4603      	mov	r3, r0
 8016754:	81bb      	strh	r3, [r7, #12]
      for (uint16_t offset = 0U; (offset + 3U) < received; offset += USBH_MIDI_PACKET_SIZE)
 8016756:	2300      	movs	r3, #0
 8016758:	82fb      	strh	r3, [r7, #22]
 801675a:	e00b      	b.n	8016774 <USBH_MIDI_Process+0xa4>
      {
        USBH_MIDI_PushRx(handle, &handle->rx_buffer[offset]);
 801675c:	8afb      	ldrh	r3, [r7, #22]
 801675e:	3308      	adds	r3, #8
 8016760:	693a      	ldr	r2, [r7, #16]
 8016762:	4413      	add	r3, r2
 8016764:	3303      	adds	r3, #3
 8016766:	4619      	mov	r1, r3
 8016768:	6938      	ldr	r0, [r7, #16]
 801676a:	f7ff ff08 	bl	801657e <USBH_MIDI_PushRx>
      for (uint16_t offset = 0U; (offset + 3U) < received; offset += USBH_MIDI_PACKET_SIZE)
 801676e:	8afb      	ldrh	r3, [r7, #22]
 8016770:	3304      	adds	r3, #4
 8016772:	82fb      	strh	r3, [r7, #22]
 8016774:	8afb      	ldrh	r3, [r7, #22]
 8016776:	1cda      	adds	r2, r3, #3
 8016778:	89bb      	ldrh	r3, [r7, #12]
 801677a:	429a      	cmp	r2, r3
 801677c:	d3ee      	bcc.n	801675c <USBH_MIDI_Process+0x8c>
      }
      handle->rx_in_progress = false;
 801677e:	693b      	ldr	r3, [r7, #16]
 8016780:	2200      	movs	r2, #0
 8016782:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
 8016786:	e009      	b.n	801679c <USBH_MIDI_Process+0xcc>
    }
    else if ((urb_state == USBH_URB_ERROR) || (urb_state == USBH_URB_STALL))
 8016788:	7bfb      	ldrb	r3, [r7, #15]
 801678a:	2b04      	cmp	r3, #4
 801678c:	d002      	beq.n	8016794 <USBH_MIDI_Process+0xc4>
 801678e:	7bfb      	ldrb	r3, [r7, #15]
 8016790:	2b05      	cmp	r3, #5
 8016792:	d103      	bne.n	801679c <USBH_MIDI_Process+0xcc>
    {
      handle->rx_in_progress = false;
 8016794:	693b      	ldr	r3, [r7, #16]
 8016796:	2200      	movs	r2, #0
 8016798:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
    }
  }

  if (handle->tx_in_progress)
 801679c:	693b      	ldr	r3, [r7, #16]
 801679e:	f893 304f 	ldrb.w	r3, [r3, #79]	@ 0x4f
 80167a2:	2b00      	cmp	r3, #0
 80167a4:	d014      	beq.n	80167d0 <USBH_MIDI_Process+0x100>
  {
    urb_state = USBH_LL_GetURBState(phost, handle->OutPipe);
 80167a6:	693b      	ldr	r3, [r7, #16]
 80167a8:	7a5b      	ldrb	r3, [r3, #9]
 80167aa:	4619      	mov	r1, r3
 80167ac:	6878      	ldr	r0, [r7, #4]
 80167ae:	f7ff fd0b 	bl	80161c8 <USBH_LL_GetURBState>
 80167b2:	4603      	mov	r3, r0
 80167b4:	73fb      	strb	r3, [r7, #15]
    if ((urb_state == USBH_URB_DONE) || (urb_state == USBH_URB_ERROR) || (urb_state == USBH_URB_STALL))
 80167b6:	7bfb      	ldrb	r3, [r7, #15]
 80167b8:	2b01      	cmp	r3, #1
 80167ba:	d005      	beq.n	80167c8 <USBH_MIDI_Process+0xf8>
 80167bc:	7bfb      	ldrb	r3, [r7, #15]
 80167be:	2b04      	cmp	r3, #4
 80167c0:	d002      	beq.n	80167c8 <USBH_MIDI_Process+0xf8>
 80167c2:	7bfb      	ldrb	r3, [r7, #15]
 80167c4:	2b05      	cmp	r3, #5
 80167c6:	d103      	bne.n	80167d0 <USBH_MIDI_Process+0x100>
    {
      handle->tx_in_progress = false;
 80167c8:	693b      	ldr	r3, [r7, #16]
 80167ca:	2200      	movs	r2, #0
 80167cc:	f883 204f 	strb.w	r2, [r3, #79]	@ 0x4f
    }
  }

  if ((!handle->tx_in_progress) && (handle->tx_count > 0U))
 80167d0:	693b      	ldr	r3, [r7, #16]
 80167d2:	f893 304f 	ldrb.w	r3, [r3, #79]	@ 0x4f
 80167d6:	f083 0301 	eor.w	r3, r3, #1
 80167da:	b2db      	uxtb	r3, r3
 80167dc:	2b00      	cmp	r3, #0
 80167de:	d01b      	beq.n	8016818 <USBH_MIDI_Process+0x148>
 80167e0:	693b      	ldr	r3, [r7, #16]
 80167e2:	f8b3 325a 	ldrh.w	r3, [r3, #602]	@ 0x25a
 80167e6:	2b00      	cmp	r3, #0
 80167e8:	d016      	beq.n	8016818 <USBH_MIDI_Process+0x148>
  {
    uint8_t packet[USBH_MIDI_PACKET_SIZE];
    if (USBH_MIDI_PopTx(handle, packet))
 80167ea:	f107 0308 	add.w	r3, r7, #8
 80167ee:	4619      	mov	r1, r3
 80167f0:	6938      	ldr	r0, [r7, #16]
 80167f2:	f7ff ff19 	bl	8016628 <USBH_MIDI_PopTx>
 80167f6:	4603      	mov	r3, r0
 80167f8:	2b00      	cmp	r3, #0
 80167fa:	d00d      	beq.n	8016818 <USBH_MIDI_Process+0x148>
    {
      (void)USBH_BulkSendData(phost, packet, USBH_MIDI_PACKET_SIZE, handle->OutPipe, 1U);
 80167fc:	693b      	ldr	r3, [r7, #16]
 80167fe:	7a5b      	ldrb	r3, [r3, #9]
 8016800:	f107 0108 	add.w	r1, r7, #8
 8016804:	2201      	movs	r2, #1
 8016806:	9200      	str	r2, [sp, #0]
 8016808:	2204      	movs	r2, #4
 801680a:	6878      	ldr	r0, [r7, #4]
 801680c:	f7fc fce1 	bl	80131d2 <USBH_BulkSendData>
      handle->tx_in_progress = true;
 8016810:	693b      	ldr	r3, [r7, #16]
 8016812:	2201      	movs	r2, #1
 8016814:	f883 204f 	strb.w	r2, [r3, #79]	@ 0x4f
    }
  }

  return USBH_OK;
 8016818:	2300      	movs	r3, #0
}
 801681a:	4618      	mov	r0, r3
 801681c:	3718      	adds	r7, #24
 801681e:	46bd      	mov	sp, r7
 8016820:	bd80      	pop	{r7, pc}
	...

08016824 <USBH_MIDI_ReadPacket>:

USBH_StatusTypeDef USBH_MIDI_ReadPacket(USBH_HandleTypeDef *phost,
                                       uint8_t packet[USBH_MIDI_PACKET_SIZE])
{
 8016824:	b480      	push	{r7}
 8016826:	b085      	sub	sp, #20
 8016828:	af00      	add	r7, sp, #0
 801682a:	6078      	str	r0, [r7, #4]
 801682c:	6039      	str	r1, [r7, #0]
  if ((phost->pActiveClass == NULL) || (phost->pActiveClass != &USBH_MIDI_Class))
 801682e:	687b      	ldr	r3, [r7, #4]
 8016830:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8016834:	2b00      	cmp	r3, #0
 8016836:	d005      	beq.n	8016844 <USBH_MIDI_ReadPacket+0x20>
 8016838:	687b      	ldr	r3, [r7, #4]
 801683a:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 801683e:	4a2e      	ldr	r2, [pc, #184]	@ (80168f8 <USBH_MIDI_ReadPacket+0xd4>)
 8016840:	4293      	cmp	r3, r2
 8016842:	d001      	beq.n	8016848 <USBH_MIDI_ReadPacket+0x24>
  {
    return USBH_FAIL;
 8016844:	2302      	movs	r3, #2
 8016846:	e050      	b.n	80168ea <USBH_MIDI_ReadPacket+0xc6>
  }

  USBH_MIDI_HandleTypeDef *handle = (USBH_MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 8016848:	687b      	ldr	r3, [r7, #4]
 801684a:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 801684e:	69db      	ldr	r3, [r3, #28]
 8016850:	60fb      	str	r3, [r7, #12]

  if ((handle == NULL) || (handle->rx_count == 0U))
 8016852:	68fb      	ldr	r3, [r7, #12]
 8016854:	2b00      	cmp	r3, #0
 8016856:	d004      	beq.n	8016862 <USBH_MIDI_ReadPacket+0x3e>
 8016858:	68fb      	ldr	r3, [r7, #12]
 801685a:	f8b3 3154 	ldrh.w	r3, [r3, #340]	@ 0x154
 801685e:	2b00      	cmp	r3, #0
 8016860:	d101      	bne.n	8016866 <USBH_MIDI_ReadPacket+0x42>
  {
    return USBH_BUSY;
 8016862:	2301      	movs	r3, #1
 8016864:	e041      	b.n	80168ea <USBH_MIDI_ReadPacket+0xc6>
  }

  packet[0] = handle->rx_queue[handle->rx_tail].data[0];
 8016866:	68fb      	ldr	r3, [r7, #12]
 8016868:	f8b3 3152 	ldrh.w	r3, [r3, #338]	@ 0x152
 801686c:	461a      	mov	r2, r3
 801686e:	68fb      	ldr	r3, [r7, #12]
 8016870:	3214      	adds	r2, #20
 8016872:	f813 2022 	ldrb.w	r2, [r3, r2, lsl #2]
 8016876:	683b      	ldr	r3, [r7, #0]
 8016878:	701a      	strb	r2, [r3, #0]
  packet[1] = handle->rx_queue[handle->rx_tail].data[1];
 801687a:	68fb      	ldr	r3, [r7, #12]
 801687c:	f8b3 3152 	ldrh.w	r3, [r3, #338]	@ 0x152
 8016880:	4618      	mov	r0, r3
 8016882:	683b      	ldr	r3, [r7, #0]
 8016884:	1c5a      	adds	r2, r3, #1
 8016886:	68f9      	ldr	r1, [r7, #12]
 8016888:	0083      	lsls	r3, r0, #2
 801688a:	440b      	add	r3, r1
 801688c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8016890:	7013      	strb	r3, [r2, #0]
  packet[2] = handle->rx_queue[handle->rx_tail].data[2];
 8016892:	68fb      	ldr	r3, [r7, #12]
 8016894:	f8b3 3152 	ldrh.w	r3, [r3, #338]	@ 0x152
 8016898:	4618      	mov	r0, r3
 801689a:	683b      	ldr	r3, [r7, #0]
 801689c:	1c9a      	adds	r2, r3, #2
 801689e:	68f9      	ldr	r1, [r7, #12]
 80168a0:	0083      	lsls	r3, r0, #2
 80168a2:	440b      	add	r3, r1
 80168a4:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 80168a8:	7013      	strb	r3, [r2, #0]
  packet[3] = handle->rx_queue[handle->rx_tail].data[3];
 80168aa:	68fb      	ldr	r3, [r7, #12]
 80168ac:	f8b3 3152 	ldrh.w	r3, [r3, #338]	@ 0x152
 80168b0:	4618      	mov	r0, r3
 80168b2:	683b      	ldr	r3, [r7, #0]
 80168b4:	1cda      	adds	r2, r3, #3
 80168b6:	68f9      	ldr	r1, [r7, #12]
 80168b8:	0083      	lsls	r3, r0, #2
 80168ba:	440b      	add	r3, r1
 80168bc:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 80168c0:	7013      	strb	r3, [r2, #0]
  handle->rx_tail = (uint16_t)((handle->rx_tail + 1U) % USBH_MIDI_RX_QUEUE_LEN);
 80168c2:	68fb      	ldr	r3, [r7, #12]
 80168c4:	f8b3 3152 	ldrh.w	r3, [r3, #338]	@ 0x152
 80168c8:	3301      	adds	r3, #1
 80168ca:	b29b      	uxth	r3, r3
 80168cc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80168d0:	b29a      	uxth	r2, r3
 80168d2:	68fb      	ldr	r3, [r7, #12]
 80168d4:	f8a3 2152 	strh.w	r2, [r3, #338]	@ 0x152
  handle->rx_count--;
 80168d8:	68fb      	ldr	r3, [r7, #12]
 80168da:	f8b3 3154 	ldrh.w	r3, [r3, #340]	@ 0x154
 80168de:	3b01      	subs	r3, #1
 80168e0:	b29a      	uxth	r2, r3
 80168e2:	68fb      	ldr	r3, [r7, #12]
 80168e4:	f8a3 2154 	strh.w	r2, [r3, #340]	@ 0x154

  return USBH_OK;
 80168e8:	2300      	movs	r3, #0
}
 80168ea:	4618      	mov	r0, r3
 80168ec:	3714      	adds	r7, #20
 80168ee:	46bd      	mov	sp, r7
 80168f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80168f4:	4770      	bx	lr
 80168f6:	bf00      	nop
 80168f8:	24000124 	.word	0x24000124

080168fc <USBH_MIDI_IsReady>:

  return USBH_OK;
}

bool USBH_MIDI_IsReady(USBH_HandleTypeDef *phost)
{
 80168fc:	b480      	push	{r7}
 80168fe:	b085      	sub	sp, #20
 8016900:	af00      	add	r7, sp, #0
 8016902:	6078      	str	r0, [r7, #4]
  if ((phost->pActiveClass == NULL) || (phost->pActiveClass != &USBH_MIDI_Class))
 8016904:	687b      	ldr	r3, [r7, #4]
 8016906:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 801690a:	2b00      	cmp	r3, #0
 801690c:	d005      	beq.n	801691a <USBH_MIDI_IsReady+0x1e>
 801690e:	687b      	ldr	r3, [r7, #4]
 8016910:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8016914:	4a0e      	ldr	r2, [pc, #56]	@ (8016950 <USBH_MIDI_IsReady+0x54>)
 8016916:	4293      	cmp	r3, r2
 8016918:	d001      	beq.n	801691e <USBH_MIDI_IsReady+0x22>
  {
    return false;
 801691a:	2300      	movs	r3, #0
 801691c:	e011      	b.n	8016942 <USBH_MIDI_IsReady+0x46>
  }

  USBH_MIDI_HandleTypeDef *handle = (USBH_MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 801691e:	687b      	ldr	r3, [r7, #4]
 8016920:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8016924:	69db      	ldr	r3, [r3, #28]
 8016926:	60fb      	str	r3, [r7, #12]
  return (handle != NULL) && (handle->state == USBH_MIDI_STATE_TRANSFER);
 8016928:	68fb      	ldr	r3, [r7, #12]
 801692a:	2b00      	cmp	r3, #0
 801692c:	d005      	beq.n	801693a <USBH_MIDI_IsReady+0x3e>
 801692e:	68fb      	ldr	r3, [r7, #12]
 8016930:	7a9b      	ldrb	r3, [r3, #10]
 8016932:	2b01      	cmp	r3, #1
 8016934:	d101      	bne.n	801693a <USBH_MIDI_IsReady+0x3e>
 8016936:	2301      	movs	r3, #1
 8016938:	e000      	b.n	801693c <USBH_MIDI_IsReady+0x40>
 801693a:	2300      	movs	r3, #0
 801693c:	f003 0301 	and.w	r3, r3, #1
 8016940:	b2db      	uxtb	r3, r3
}
 8016942:	4618      	mov	r0, r3
 8016944:	3714      	adds	r7, #20
 8016946:	46bd      	mov	sp, r7
 8016948:	f85d 7b04 	ldr.w	r7, [sp], #4
 801694c:	4770      	bx	lr
 801694e:	bf00      	nop
 8016950:	24000124 	.word	0x24000124

08016954 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8016954:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8016990 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8016958:	f7fe fc1c 	bl	8015194 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 801695c:	f7fe fb7a 	bl	8015054 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8016960:	480c      	ldr	r0, [pc, #48]	@ (8016994 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8016962:	490d      	ldr	r1, [pc, #52]	@ (8016998 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8016964:	4a0d      	ldr	r2, [pc, #52]	@ (801699c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8016966:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8016968:	e002      	b.n	8016970 <LoopCopyDataInit>

0801696a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 801696a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 801696c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 801696e:	3304      	adds	r3, #4

08016970 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8016970:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8016972:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8016974:	d3f9      	bcc.n	801696a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8016976:	4a0a      	ldr	r2, [pc, #40]	@ (80169a0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8016978:	4c0a      	ldr	r4, [pc, #40]	@ (80169a4 <LoopFillZerobss+0x22>)
  movs r3, #0
 801697a:	2300      	movs	r3, #0
  b LoopFillZerobss
 801697c:	e001      	b.n	8016982 <LoopFillZerobss>

0801697e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 801697e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8016980:	3204      	adds	r2, #4

08016982 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8016982:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8016984:	d3fb      	bcc.n	801697e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8016986:	f000 f913 	bl	8016bb0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 801698a:	f7fd fa11 	bl	8013db0 <main>
  bx  lr
 801698e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8016990:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8016994:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8016998:	24000194 	.word	0x24000194
  ldr r2, =_sidata
 801699c:	08017b14 	.word	0x08017b14
  ldr r2, =_sbss
 80169a0:	24000194 	.word	0x24000194
  ldr r4, =_ebss
 80169a4:	24009d5c 	.word	0x24009d5c

080169a8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80169a8:	e7fe      	b.n	80169a8 <ADC3_IRQHandler>
	...

080169ac <sbrk_aligned>:
 80169ac:	b570      	push	{r4, r5, r6, lr}
 80169ae:	4e0f      	ldr	r6, [pc, #60]	@ (80169ec <sbrk_aligned+0x40>)
 80169b0:	460c      	mov	r4, r1
 80169b2:	6831      	ldr	r1, [r6, #0]
 80169b4:	4605      	mov	r5, r0
 80169b6:	b911      	cbnz	r1, 80169be <sbrk_aligned+0x12>
 80169b8:	f000 f8e4 	bl	8016b84 <_sbrk_r>
 80169bc:	6030      	str	r0, [r6, #0]
 80169be:	4621      	mov	r1, r4
 80169c0:	4628      	mov	r0, r5
 80169c2:	f000 f8df 	bl	8016b84 <_sbrk_r>
 80169c6:	1c43      	adds	r3, r0, #1
 80169c8:	d103      	bne.n	80169d2 <sbrk_aligned+0x26>
 80169ca:	f04f 34ff 	mov.w	r4, #4294967295
 80169ce:	4620      	mov	r0, r4
 80169d0:	bd70      	pop	{r4, r5, r6, pc}
 80169d2:	1cc4      	adds	r4, r0, #3
 80169d4:	f024 0403 	bic.w	r4, r4, #3
 80169d8:	42a0      	cmp	r0, r4
 80169da:	d0f8      	beq.n	80169ce <sbrk_aligned+0x22>
 80169dc:	1a21      	subs	r1, r4, r0
 80169de:	4628      	mov	r0, r5
 80169e0:	f000 f8d0 	bl	8016b84 <_sbrk_r>
 80169e4:	3001      	adds	r0, #1
 80169e6:	d1f2      	bne.n	80169ce <sbrk_aligned+0x22>
 80169e8:	e7ef      	b.n	80169ca <sbrk_aligned+0x1e>
 80169ea:	bf00      	nop
 80169ec:	24009c14 	.word	0x24009c14

080169f0 <_malloc_r>:
 80169f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80169f4:	1ccd      	adds	r5, r1, #3
 80169f6:	f025 0503 	bic.w	r5, r5, #3
 80169fa:	3508      	adds	r5, #8
 80169fc:	2d0c      	cmp	r5, #12
 80169fe:	bf38      	it	cc
 8016a00:	250c      	movcc	r5, #12
 8016a02:	2d00      	cmp	r5, #0
 8016a04:	4606      	mov	r6, r0
 8016a06:	db01      	blt.n	8016a0c <_malloc_r+0x1c>
 8016a08:	42a9      	cmp	r1, r5
 8016a0a:	d904      	bls.n	8016a16 <_malloc_r+0x26>
 8016a0c:	230c      	movs	r3, #12
 8016a0e:	6033      	str	r3, [r6, #0]
 8016a10:	2000      	movs	r0, #0
 8016a12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016a16:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8016aec <_malloc_r+0xfc>
 8016a1a:	f000 f869 	bl	8016af0 <__malloc_lock>
 8016a1e:	f8d8 3000 	ldr.w	r3, [r8]
 8016a22:	461c      	mov	r4, r3
 8016a24:	bb44      	cbnz	r4, 8016a78 <_malloc_r+0x88>
 8016a26:	4629      	mov	r1, r5
 8016a28:	4630      	mov	r0, r6
 8016a2a:	f7ff ffbf 	bl	80169ac <sbrk_aligned>
 8016a2e:	1c43      	adds	r3, r0, #1
 8016a30:	4604      	mov	r4, r0
 8016a32:	d158      	bne.n	8016ae6 <_malloc_r+0xf6>
 8016a34:	f8d8 4000 	ldr.w	r4, [r8]
 8016a38:	4627      	mov	r7, r4
 8016a3a:	2f00      	cmp	r7, #0
 8016a3c:	d143      	bne.n	8016ac6 <_malloc_r+0xd6>
 8016a3e:	2c00      	cmp	r4, #0
 8016a40:	d04b      	beq.n	8016ada <_malloc_r+0xea>
 8016a42:	6823      	ldr	r3, [r4, #0]
 8016a44:	4639      	mov	r1, r7
 8016a46:	4630      	mov	r0, r6
 8016a48:	eb04 0903 	add.w	r9, r4, r3
 8016a4c:	f000 f89a 	bl	8016b84 <_sbrk_r>
 8016a50:	4581      	cmp	r9, r0
 8016a52:	d142      	bne.n	8016ada <_malloc_r+0xea>
 8016a54:	6821      	ldr	r1, [r4, #0]
 8016a56:	1a6d      	subs	r5, r5, r1
 8016a58:	4629      	mov	r1, r5
 8016a5a:	4630      	mov	r0, r6
 8016a5c:	f7ff ffa6 	bl	80169ac <sbrk_aligned>
 8016a60:	3001      	adds	r0, #1
 8016a62:	d03a      	beq.n	8016ada <_malloc_r+0xea>
 8016a64:	6823      	ldr	r3, [r4, #0]
 8016a66:	442b      	add	r3, r5
 8016a68:	6023      	str	r3, [r4, #0]
 8016a6a:	f8d8 3000 	ldr.w	r3, [r8]
 8016a6e:	685a      	ldr	r2, [r3, #4]
 8016a70:	bb62      	cbnz	r2, 8016acc <_malloc_r+0xdc>
 8016a72:	f8c8 7000 	str.w	r7, [r8]
 8016a76:	e00f      	b.n	8016a98 <_malloc_r+0xa8>
 8016a78:	6822      	ldr	r2, [r4, #0]
 8016a7a:	1b52      	subs	r2, r2, r5
 8016a7c:	d420      	bmi.n	8016ac0 <_malloc_r+0xd0>
 8016a7e:	2a0b      	cmp	r2, #11
 8016a80:	d917      	bls.n	8016ab2 <_malloc_r+0xc2>
 8016a82:	1961      	adds	r1, r4, r5
 8016a84:	42a3      	cmp	r3, r4
 8016a86:	6025      	str	r5, [r4, #0]
 8016a88:	bf18      	it	ne
 8016a8a:	6059      	strne	r1, [r3, #4]
 8016a8c:	6863      	ldr	r3, [r4, #4]
 8016a8e:	bf08      	it	eq
 8016a90:	f8c8 1000 	streq.w	r1, [r8]
 8016a94:	5162      	str	r2, [r4, r5]
 8016a96:	604b      	str	r3, [r1, #4]
 8016a98:	4630      	mov	r0, r6
 8016a9a:	f000 f82f 	bl	8016afc <__malloc_unlock>
 8016a9e:	f104 000b 	add.w	r0, r4, #11
 8016aa2:	1d23      	adds	r3, r4, #4
 8016aa4:	f020 0007 	bic.w	r0, r0, #7
 8016aa8:	1ac2      	subs	r2, r0, r3
 8016aaa:	bf1c      	itt	ne
 8016aac:	1a1b      	subne	r3, r3, r0
 8016aae:	50a3      	strne	r3, [r4, r2]
 8016ab0:	e7af      	b.n	8016a12 <_malloc_r+0x22>
 8016ab2:	6862      	ldr	r2, [r4, #4]
 8016ab4:	42a3      	cmp	r3, r4
 8016ab6:	bf0c      	ite	eq
 8016ab8:	f8c8 2000 	streq.w	r2, [r8]
 8016abc:	605a      	strne	r2, [r3, #4]
 8016abe:	e7eb      	b.n	8016a98 <_malloc_r+0xa8>
 8016ac0:	4623      	mov	r3, r4
 8016ac2:	6864      	ldr	r4, [r4, #4]
 8016ac4:	e7ae      	b.n	8016a24 <_malloc_r+0x34>
 8016ac6:	463c      	mov	r4, r7
 8016ac8:	687f      	ldr	r7, [r7, #4]
 8016aca:	e7b6      	b.n	8016a3a <_malloc_r+0x4a>
 8016acc:	461a      	mov	r2, r3
 8016ace:	685b      	ldr	r3, [r3, #4]
 8016ad0:	42a3      	cmp	r3, r4
 8016ad2:	d1fb      	bne.n	8016acc <_malloc_r+0xdc>
 8016ad4:	2300      	movs	r3, #0
 8016ad6:	6053      	str	r3, [r2, #4]
 8016ad8:	e7de      	b.n	8016a98 <_malloc_r+0xa8>
 8016ada:	230c      	movs	r3, #12
 8016adc:	6033      	str	r3, [r6, #0]
 8016ade:	4630      	mov	r0, r6
 8016ae0:	f000 f80c 	bl	8016afc <__malloc_unlock>
 8016ae4:	e794      	b.n	8016a10 <_malloc_r+0x20>
 8016ae6:	6005      	str	r5, [r0, #0]
 8016ae8:	e7d6      	b.n	8016a98 <_malloc_r+0xa8>
 8016aea:	bf00      	nop
 8016aec:	24009c18 	.word	0x24009c18

08016af0 <__malloc_lock>:
 8016af0:	4801      	ldr	r0, [pc, #4]	@ (8016af8 <__malloc_lock+0x8>)
 8016af2:	f000 b881 	b.w	8016bf8 <__retarget_lock_acquire_recursive>
 8016af6:	bf00      	nop
 8016af8:	24009d58 	.word	0x24009d58

08016afc <__malloc_unlock>:
 8016afc:	4801      	ldr	r0, [pc, #4]	@ (8016b04 <__malloc_unlock+0x8>)
 8016afe:	f000 b87c 	b.w	8016bfa <__retarget_lock_release_recursive>
 8016b02:	bf00      	nop
 8016b04:	24009d58 	.word	0x24009d58

08016b08 <sniprintf>:
 8016b08:	b40c      	push	{r2, r3}
 8016b0a:	b530      	push	{r4, r5, lr}
 8016b0c:	4b18      	ldr	r3, [pc, #96]	@ (8016b70 <sniprintf+0x68>)
 8016b0e:	1e0c      	subs	r4, r1, #0
 8016b10:	681d      	ldr	r5, [r3, #0]
 8016b12:	b09d      	sub	sp, #116	@ 0x74
 8016b14:	da08      	bge.n	8016b28 <sniprintf+0x20>
 8016b16:	238b      	movs	r3, #139	@ 0x8b
 8016b18:	602b      	str	r3, [r5, #0]
 8016b1a:	f04f 30ff 	mov.w	r0, #4294967295
 8016b1e:	b01d      	add	sp, #116	@ 0x74
 8016b20:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8016b24:	b002      	add	sp, #8
 8016b26:	4770      	bx	lr
 8016b28:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8016b2c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8016b30:	f04f 0300 	mov.w	r3, #0
 8016b34:	931b      	str	r3, [sp, #108]	@ 0x6c
 8016b36:	bf14      	ite	ne
 8016b38:	f104 33ff 	addne.w	r3, r4, #4294967295
 8016b3c:	4623      	moveq	r3, r4
 8016b3e:	9304      	str	r3, [sp, #16]
 8016b40:	9307      	str	r3, [sp, #28]
 8016b42:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8016b46:	9002      	str	r0, [sp, #8]
 8016b48:	9006      	str	r0, [sp, #24]
 8016b4a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8016b4e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8016b50:	ab21      	add	r3, sp, #132	@ 0x84
 8016b52:	a902      	add	r1, sp, #8
 8016b54:	4628      	mov	r0, r5
 8016b56:	9301      	str	r3, [sp, #4]
 8016b58:	f000 f904 	bl	8016d64 <_svfiprintf_r>
 8016b5c:	1c43      	adds	r3, r0, #1
 8016b5e:	bfbc      	itt	lt
 8016b60:	238b      	movlt	r3, #139	@ 0x8b
 8016b62:	602b      	strlt	r3, [r5, #0]
 8016b64:	2c00      	cmp	r4, #0
 8016b66:	d0da      	beq.n	8016b1e <sniprintf+0x16>
 8016b68:	9b02      	ldr	r3, [sp, #8]
 8016b6a:	2200      	movs	r2, #0
 8016b6c:	701a      	strb	r2, [r3, #0]
 8016b6e:	e7d6      	b.n	8016b1e <sniprintf+0x16>
 8016b70:	24000144 	.word	0x24000144

08016b74 <memset>:
 8016b74:	4402      	add	r2, r0
 8016b76:	4603      	mov	r3, r0
 8016b78:	4293      	cmp	r3, r2
 8016b7a:	d100      	bne.n	8016b7e <memset+0xa>
 8016b7c:	4770      	bx	lr
 8016b7e:	f803 1b01 	strb.w	r1, [r3], #1
 8016b82:	e7f9      	b.n	8016b78 <memset+0x4>

08016b84 <_sbrk_r>:
 8016b84:	b538      	push	{r3, r4, r5, lr}
 8016b86:	4d06      	ldr	r5, [pc, #24]	@ (8016ba0 <_sbrk_r+0x1c>)
 8016b88:	2300      	movs	r3, #0
 8016b8a:	4604      	mov	r4, r0
 8016b8c:	4608      	mov	r0, r1
 8016b8e:	602b      	str	r3, [r5, #0]
 8016b90:	f7fe fa2a 	bl	8014fe8 <_sbrk>
 8016b94:	1c43      	adds	r3, r0, #1
 8016b96:	d102      	bne.n	8016b9e <_sbrk_r+0x1a>
 8016b98:	682b      	ldr	r3, [r5, #0]
 8016b9a:	b103      	cbz	r3, 8016b9e <_sbrk_r+0x1a>
 8016b9c:	6023      	str	r3, [r4, #0]
 8016b9e:	bd38      	pop	{r3, r4, r5, pc}
 8016ba0:	24009d54 	.word	0x24009d54

08016ba4 <__errno>:
 8016ba4:	4b01      	ldr	r3, [pc, #4]	@ (8016bac <__errno+0x8>)
 8016ba6:	6818      	ldr	r0, [r3, #0]
 8016ba8:	4770      	bx	lr
 8016baa:	bf00      	nop
 8016bac:	24000144 	.word	0x24000144

08016bb0 <__libc_init_array>:
 8016bb0:	b570      	push	{r4, r5, r6, lr}
 8016bb2:	4d0d      	ldr	r5, [pc, #52]	@ (8016be8 <__libc_init_array+0x38>)
 8016bb4:	4c0d      	ldr	r4, [pc, #52]	@ (8016bec <__libc_init_array+0x3c>)
 8016bb6:	1b64      	subs	r4, r4, r5
 8016bb8:	10a4      	asrs	r4, r4, #2
 8016bba:	2600      	movs	r6, #0
 8016bbc:	42a6      	cmp	r6, r4
 8016bbe:	d109      	bne.n	8016bd4 <__libc_init_array+0x24>
 8016bc0:	4d0b      	ldr	r5, [pc, #44]	@ (8016bf0 <__libc_init_array+0x40>)
 8016bc2:	4c0c      	ldr	r4, [pc, #48]	@ (8016bf4 <__libc_init_array+0x44>)
 8016bc4:	f000 fba6 	bl	8017314 <_init>
 8016bc8:	1b64      	subs	r4, r4, r5
 8016bca:	10a4      	asrs	r4, r4, #2
 8016bcc:	2600      	movs	r6, #0
 8016bce:	42a6      	cmp	r6, r4
 8016bd0:	d105      	bne.n	8016bde <__libc_init_array+0x2e>
 8016bd2:	bd70      	pop	{r4, r5, r6, pc}
 8016bd4:	f855 3b04 	ldr.w	r3, [r5], #4
 8016bd8:	4798      	blx	r3
 8016bda:	3601      	adds	r6, #1
 8016bdc:	e7ee      	b.n	8016bbc <__libc_init_array+0xc>
 8016bde:	f855 3b04 	ldr.w	r3, [r5], #4
 8016be2:	4798      	blx	r3
 8016be4:	3601      	adds	r6, #1
 8016be6:	e7f2      	b.n	8016bce <__libc_init_array+0x1e>
 8016be8:	08017b0c 	.word	0x08017b0c
 8016bec:	08017b0c 	.word	0x08017b0c
 8016bf0:	08017b0c 	.word	0x08017b0c
 8016bf4:	08017b10 	.word	0x08017b10

08016bf8 <__retarget_lock_acquire_recursive>:
 8016bf8:	4770      	bx	lr

08016bfa <__retarget_lock_release_recursive>:
 8016bfa:	4770      	bx	lr

08016bfc <memcpy>:
 8016bfc:	440a      	add	r2, r1
 8016bfe:	4291      	cmp	r1, r2
 8016c00:	f100 33ff 	add.w	r3, r0, #4294967295
 8016c04:	d100      	bne.n	8016c08 <memcpy+0xc>
 8016c06:	4770      	bx	lr
 8016c08:	b510      	push	{r4, lr}
 8016c0a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8016c0e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8016c12:	4291      	cmp	r1, r2
 8016c14:	d1f9      	bne.n	8016c0a <memcpy+0xe>
 8016c16:	bd10      	pop	{r4, pc}

08016c18 <_free_r>:
 8016c18:	b538      	push	{r3, r4, r5, lr}
 8016c1a:	4605      	mov	r5, r0
 8016c1c:	2900      	cmp	r1, #0
 8016c1e:	d041      	beq.n	8016ca4 <_free_r+0x8c>
 8016c20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016c24:	1f0c      	subs	r4, r1, #4
 8016c26:	2b00      	cmp	r3, #0
 8016c28:	bfb8      	it	lt
 8016c2a:	18e4      	addlt	r4, r4, r3
 8016c2c:	f7ff ff60 	bl	8016af0 <__malloc_lock>
 8016c30:	4a1d      	ldr	r2, [pc, #116]	@ (8016ca8 <_free_r+0x90>)
 8016c32:	6813      	ldr	r3, [r2, #0]
 8016c34:	b933      	cbnz	r3, 8016c44 <_free_r+0x2c>
 8016c36:	6063      	str	r3, [r4, #4]
 8016c38:	6014      	str	r4, [r2, #0]
 8016c3a:	4628      	mov	r0, r5
 8016c3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016c40:	f7ff bf5c 	b.w	8016afc <__malloc_unlock>
 8016c44:	42a3      	cmp	r3, r4
 8016c46:	d908      	bls.n	8016c5a <_free_r+0x42>
 8016c48:	6820      	ldr	r0, [r4, #0]
 8016c4a:	1821      	adds	r1, r4, r0
 8016c4c:	428b      	cmp	r3, r1
 8016c4e:	bf01      	itttt	eq
 8016c50:	6819      	ldreq	r1, [r3, #0]
 8016c52:	685b      	ldreq	r3, [r3, #4]
 8016c54:	1809      	addeq	r1, r1, r0
 8016c56:	6021      	streq	r1, [r4, #0]
 8016c58:	e7ed      	b.n	8016c36 <_free_r+0x1e>
 8016c5a:	461a      	mov	r2, r3
 8016c5c:	685b      	ldr	r3, [r3, #4]
 8016c5e:	b10b      	cbz	r3, 8016c64 <_free_r+0x4c>
 8016c60:	42a3      	cmp	r3, r4
 8016c62:	d9fa      	bls.n	8016c5a <_free_r+0x42>
 8016c64:	6811      	ldr	r1, [r2, #0]
 8016c66:	1850      	adds	r0, r2, r1
 8016c68:	42a0      	cmp	r0, r4
 8016c6a:	d10b      	bne.n	8016c84 <_free_r+0x6c>
 8016c6c:	6820      	ldr	r0, [r4, #0]
 8016c6e:	4401      	add	r1, r0
 8016c70:	1850      	adds	r0, r2, r1
 8016c72:	4283      	cmp	r3, r0
 8016c74:	6011      	str	r1, [r2, #0]
 8016c76:	d1e0      	bne.n	8016c3a <_free_r+0x22>
 8016c78:	6818      	ldr	r0, [r3, #0]
 8016c7a:	685b      	ldr	r3, [r3, #4]
 8016c7c:	6053      	str	r3, [r2, #4]
 8016c7e:	4408      	add	r0, r1
 8016c80:	6010      	str	r0, [r2, #0]
 8016c82:	e7da      	b.n	8016c3a <_free_r+0x22>
 8016c84:	d902      	bls.n	8016c8c <_free_r+0x74>
 8016c86:	230c      	movs	r3, #12
 8016c88:	602b      	str	r3, [r5, #0]
 8016c8a:	e7d6      	b.n	8016c3a <_free_r+0x22>
 8016c8c:	6820      	ldr	r0, [r4, #0]
 8016c8e:	1821      	adds	r1, r4, r0
 8016c90:	428b      	cmp	r3, r1
 8016c92:	bf04      	itt	eq
 8016c94:	6819      	ldreq	r1, [r3, #0]
 8016c96:	685b      	ldreq	r3, [r3, #4]
 8016c98:	6063      	str	r3, [r4, #4]
 8016c9a:	bf04      	itt	eq
 8016c9c:	1809      	addeq	r1, r1, r0
 8016c9e:	6021      	streq	r1, [r4, #0]
 8016ca0:	6054      	str	r4, [r2, #4]
 8016ca2:	e7ca      	b.n	8016c3a <_free_r+0x22>
 8016ca4:	bd38      	pop	{r3, r4, r5, pc}
 8016ca6:	bf00      	nop
 8016ca8:	24009c18 	.word	0x24009c18

08016cac <__ssputs_r>:
 8016cac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016cb0:	688e      	ldr	r6, [r1, #8]
 8016cb2:	461f      	mov	r7, r3
 8016cb4:	42be      	cmp	r6, r7
 8016cb6:	680b      	ldr	r3, [r1, #0]
 8016cb8:	4682      	mov	sl, r0
 8016cba:	460c      	mov	r4, r1
 8016cbc:	4690      	mov	r8, r2
 8016cbe:	d82d      	bhi.n	8016d1c <__ssputs_r+0x70>
 8016cc0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8016cc4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8016cc8:	d026      	beq.n	8016d18 <__ssputs_r+0x6c>
 8016cca:	6965      	ldr	r5, [r4, #20]
 8016ccc:	6909      	ldr	r1, [r1, #16]
 8016cce:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8016cd2:	eba3 0901 	sub.w	r9, r3, r1
 8016cd6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8016cda:	1c7b      	adds	r3, r7, #1
 8016cdc:	444b      	add	r3, r9
 8016cde:	106d      	asrs	r5, r5, #1
 8016ce0:	429d      	cmp	r5, r3
 8016ce2:	bf38      	it	cc
 8016ce4:	461d      	movcc	r5, r3
 8016ce6:	0553      	lsls	r3, r2, #21
 8016ce8:	d527      	bpl.n	8016d3a <__ssputs_r+0x8e>
 8016cea:	4629      	mov	r1, r5
 8016cec:	f7ff fe80 	bl	80169f0 <_malloc_r>
 8016cf0:	4606      	mov	r6, r0
 8016cf2:	b360      	cbz	r0, 8016d4e <__ssputs_r+0xa2>
 8016cf4:	6921      	ldr	r1, [r4, #16]
 8016cf6:	464a      	mov	r2, r9
 8016cf8:	f7ff ff80 	bl	8016bfc <memcpy>
 8016cfc:	89a3      	ldrh	r3, [r4, #12]
 8016cfe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8016d02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8016d06:	81a3      	strh	r3, [r4, #12]
 8016d08:	6126      	str	r6, [r4, #16]
 8016d0a:	6165      	str	r5, [r4, #20]
 8016d0c:	444e      	add	r6, r9
 8016d0e:	eba5 0509 	sub.w	r5, r5, r9
 8016d12:	6026      	str	r6, [r4, #0]
 8016d14:	60a5      	str	r5, [r4, #8]
 8016d16:	463e      	mov	r6, r7
 8016d18:	42be      	cmp	r6, r7
 8016d1a:	d900      	bls.n	8016d1e <__ssputs_r+0x72>
 8016d1c:	463e      	mov	r6, r7
 8016d1e:	6820      	ldr	r0, [r4, #0]
 8016d20:	4632      	mov	r2, r6
 8016d22:	4641      	mov	r1, r8
 8016d24:	f000 faa6 	bl	8017274 <memmove>
 8016d28:	68a3      	ldr	r3, [r4, #8]
 8016d2a:	1b9b      	subs	r3, r3, r6
 8016d2c:	60a3      	str	r3, [r4, #8]
 8016d2e:	6823      	ldr	r3, [r4, #0]
 8016d30:	4433      	add	r3, r6
 8016d32:	6023      	str	r3, [r4, #0]
 8016d34:	2000      	movs	r0, #0
 8016d36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016d3a:	462a      	mov	r2, r5
 8016d3c:	f000 fab4 	bl	80172a8 <_realloc_r>
 8016d40:	4606      	mov	r6, r0
 8016d42:	2800      	cmp	r0, #0
 8016d44:	d1e0      	bne.n	8016d08 <__ssputs_r+0x5c>
 8016d46:	6921      	ldr	r1, [r4, #16]
 8016d48:	4650      	mov	r0, sl
 8016d4a:	f7ff ff65 	bl	8016c18 <_free_r>
 8016d4e:	230c      	movs	r3, #12
 8016d50:	f8ca 3000 	str.w	r3, [sl]
 8016d54:	89a3      	ldrh	r3, [r4, #12]
 8016d56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016d5a:	81a3      	strh	r3, [r4, #12]
 8016d5c:	f04f 30ff 	mov.w	r0, #4294967295
 8016d60:	e7e9      	b.n	8016d36 <__ssputs_r+0x8a>
	...

08016d64 <_svfiprintf_r>:
 8016d64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016d68:	4698      	mov	r8, r3
 8016d6a:	898b      	ldrh	r3, [r1, #12]
 8016d6c:	061b      	lsls	r3, r3, #24
 8016d6e:	b09d      	sub	sp, #116	@ 0x74
 8016d70:	4607      	mov	r7, r0
 8016d72:	460d      	mov	r5, r1
 8016d74:	4614      	mov	r4, r2
 8016d76:	d510      	bpl.n	8016d9a <_svfiprintf_r+0x36>
 8016d78:	690b      	ldr	r3, [r1, #16]
 8016d7a:	b973      	cbnz	r3, 8016d9a <_svfiprintf_r+0x36>
 8016d7c:	2140      	movs	r1, #64	@ 0x40
 8016d7e:	f7ff fe37 	bl	80169f0 <_malloc_r>
 8016d82:	6028      	str	r0, [r5, #0]
 8016d84:	6128      	str	r0, [r5, #16]
 8016d86:	b930      	cbnz	r0, 8016d96 <_svfiprintf_r+0x32>
 8016d88:	230c      	movs	r3, #12
 8016d8a:	603b      	str	r3, [r7, #0]
 8016d8c:	f04f 30ff 	mov.w	r0, #4294967295
 8016d90:	b01d      	add	sp, #116	@ 0x74
 8016d92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016d96:	2340      	movs	r3, #64	@ 0x40
 8016d98:	616b      	str	r3, [r5, #20]
 8016d9a:	2300      	movs	r3, #0
 8016d9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8016d9e:	2320      	movs	r3, #32
 8016da0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8016da4:	f8cd 800c 	str.w	r8, [sp, #12]
 8016da8:	2330      	movs	r3, #48	@ 0x30
 8016daa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8016f48 <_svfiprintf_r+0x1e4>
 8016dae:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8016db2:	f04f 0901 	mov.w	r9, #1
 8016db6:	4623      	mov	r3, r4
 8016db8:	469a      	mov	sl, r3
 8016dba:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016dbe:	b10a      	cbz	r2, 8016dc4 <_svfiprintf_r+0x60>
 8016dc0:	2a25      	cmp	r2, #37	@ 0x25
 8016dc2:	d1f9      	bne.n	8016db8 <_svfiprintf_r+0x54>
 8016dc4:	ebba 0b04 	subs.w	fp, sl, r4
 8016dc8:	d00b      	beq.n	8016de2 <_svfiprintf_r+0x7e>
 8016dca:	465b      	mov	r3, fp
 8016dcc:	4622      	mov	r2, r4
 8016dce:	4629      	mov	r1, r5
 8016dd0:	4638      	mov	r0, r7
 8016dd2:	f7ff ff6b 	bl	8016cac <__ssputs_r>
 8016dd6:	3001      	adds	r0, #1
 8016dd8:	f000 80a7 	beq.w	8016f2a <_svfiprintf_r+0x1c6>
 8016ddc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016dde:	445a      	add	r2, fp
 8016de0:	9209      	str	r2, [sp, #36]	@ 0x24
 8016de2:	f89a 3000 	ldrb.w	r3, [sl]
 8016de6:	2b00      	cmp	r3, #0
 8016de8:	f000 809f 	beq.w	8016f2a <_svfiprintf_r+0x1c6>
 8016dec:	2300      	movs	r3, #0
 8016dee:	f04f 32ff 	mov.w	r2, #4294967295
 8016df2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016df6:	f10a 0a01 	add.w	sl, sl, #1
 8016dfa:	9304      	str	r3, [sp, #16]
 8016dfc:	9307      	str	r3, [sp, #28]
 8016dfe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8016e02:	931a      	str	r3, [sp, #104]	@ 0x68
 8016e04:	4654      	mov	r4, sl
 8016e06:	2205      	movs	r2, #5
 8016e08:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016e0c:	484e      	ldr	r0, [pc, #312]	@ (8016f48 <_svfiprintf_r+0x1e4>)
 8016e0e:	f7e9 fa6f 	bl	80002f0 <memchr>
 8016e12:	9a04      	ldr	r2, [sp, #16]
 8016e14:	b9d8      	cbnz	r0, 8016e4e <_svfiprintf_r+0xea>
 8016e16:	06d0      	lsls	r0, r2, #27
 8016e18:	bf44      	itt	mi
 8016e1a:	2320      	movmi	r3, #32
 8016e1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016e20:	0711      	lsls	r1, r2, #28
 8016e22:	bf44      	itt	mi
 8016e24:	232b      	movmi	r3, #43	@ 0x2b
 8016e26:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016e2a:	f89a 3000 	ldrb.w	r3, [sl]
 8016e2e:	2b2a      	cmp	r3, #42	@ 0x2a
 8016e30:	d015      	beq.n	8016e5e <_svfiprintf_r+0xfa>
 8016e32:	9a07      	ldr	r2, [sp, #28]
 8016e34:	4654      	mov	r4, sl
 8016e36:	2000      	movs	r0, #0
 8016e38:	f04f 0c0a 	mov.w	ip, #10
 8016e3c:	4621      	mov	r1, r4
 8016e3e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016e42:	3b30      	subs	r3, #48	@ 0x30
 8016e44:	2b09      	cmp	r3, #9
 8016e46:	d94b      	bls.n	8016ee0 <_svfiprintf_r+0x17c>
 8016e48:	b1b0      	cbz	r0, 8016e78 <_svfiprintf_r+0x114>
 8016e4a:	9207      	str	r2, [sp, #28]
 8016e4c:	e014      	b.n	8016e78 <_svfiprintf_r+0x114>
 8016e4e:	eba0 0308 	sub.w	r3, r0, r8
 8016e52:	fa09 f303 	lsl.w	r3, r9, r3
 8016e56:	4313      	orrs	r3, r2
 8016e58:	9304      	str	r3, [sp, #16]
 8016e5a:	46a2      	mov	sl, r4
 8016e5c:	e7d2      	b.n	8016e04 <_svfiprintf_r+0xa0>
 8016e5e:	9b03      	ldr	r3, [sp, #12]
 8016e60:	1d19      	adds	r1, r3, #4
 8016e62:	681b      	ldr	r3, [r3, #0]
 8016e64:	9103      	str	r1, [sp, #12]
 8016e66:	2b00      	cmp	r3, #0
 8016e68:	bfbb      	ittet	lt
 8016e6a:	425b      	neglt	r3, r3
 8016e6c:	f042 0202 	orrlt.w	r2, r2, #2
 8016e70:	9307      	strge	r3, [sp, #28]
 8016e72:	9307      	strlt	r3, [sp, #28]
 8016e74:	bfb8      	it	lt
 8016e76:	9204      	strlt	r2, [sp, #16]
 8016e78:	7823      	ldrb	r3, [r4, #0]
 8016e7a:	2b2e      	cmp	r3, #46	@ 0x2e
 8016e7c:	d10a      	bne.n	8016e94 <_svfiprintf_r+0x130>
 8016e7e:	7863      	ldrb	r3, [r4, #1]
 8016e80:	2b2a      	cmp	r3, #42	@ 0x2a
 8016e82:	d132      	bne.n	8016eea <_svfiprintf_r+0x186>
 8016e84:	9b03      	ldr	r3, [sp, #12]
 8016e86:	1d1a      	adds	r2, r3, #4
 8016e88:	681b      	ldr	r3, [r3, #0]
 8016e8a:	9203      	str	r2, [sp, #12]
 8016e8c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8016e90:	3402      	adds	r4, #2
 8016e92:	9305      	str	r3, [sp, #20]
 8016e94:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8016f58 <_svfiprintf_r+0x1f4>
 8016e98:	7821      	ldrb	r1, [r4, #0]
 8016e9a:	2203      	movs	r2, #3
 8016e9c:	4650      	mov	r0, sl
 8016e9e:	f7e9 fa27 	bl	80002f0 <memchr>
 8016ea2:	b138      	cbz	r0, 8016eb4 <_svfiprintf_r+0x150>
 8016ea4:	9b04      	ldr	r3, [sp, #16]
 8016ea6:	eba0 000a 	sub.w	r0, r0, sl
 8016eaa:	2240      	movs	r2, #64	@ 0x40
 8016eac:	4082      	lsls	r2, r0
 8016eae:	4313      	orrs	r3, r2
 8016eb0:	3401      	adds	r4, #1
 8016eb2:	9304      	str	r3, [sp, #16]
 8016eb4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016eb8:	4824      	ldr	r0, [pc, #144]	@ (8016f4c <_svfiprintf_r+0x1e8>)
 8016eba:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8016ebe:	2206      	movs	r2, #6
 8016ec0:	f7e9 fa16 	bl	80002f0 <memchr>
 8016ec4:	2800      	cmp	r0, #0
 8016ec6:	d036      	beq.n	8016f36 <_svfiprintf_r+0x1d2>
 8016ec8:	4b21      	ldr	r3, [pc, #132]	@ (8016f50 <_svfiprintf_r+0x1ec>)
 8016eca:	bb1b      	cbnz	r3, 8016f14 <_svfiprintf_r+0x1b0>
 8016ecc:	9b03      	ldr	r3, [sp, #12]
 8016ece:	3307      	adds	r3, #7
 8016ed0:	f023 0307 	bic.w	r3, r3, #7
 8016ed4:	3308      	adds	r3, #8
 8016ed6:	9303      	str	r3, [sp, #12]
 8016ed8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016eda:	4433      	add	r3, r6
 8016edc:	9309      	str	r3, [sp, #36]	@ 0x24
 8016ede:	e76a      	b.n	8016db6 <_svfiprintf_r+0x52>
 8016ee0:	fb0c 3202 	mla	r2, ip, r2, r3
 8016ee4:	460c      	mov	r4, r1
 8016ee6:	2001      	movs	r0, #1
 8016ee8:	e7a8      	b.n	8016e3c <_svfiprintf_r+0xd8>
 8016eea:	2300      	movs	r3, #0
 8016eec:	3401      	adds	r4, #1
 8016eee:	9305      	str	r3, [sp, #20]
 8016ef0:	4619      	mov	r1, r3
 8016ef2:	f04f 0c0a 	mov.w	ip, #10
 8016ef6:	4620      	mov	r0, r4
 8016ef8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016efc:	3a30      	subs	r2, #48	@ 0x30
 8016efe:	2a09      	cmp	r2, #9
 8016f00:	d903      	bls.n	8016f0a <_svfiprintf_r+0x1a6>
 8016f02:	2b00      	cmp	r3, #0
 8016f04:	d0c6      	beq.n	8016e94 <_svfiprintf_r+0x130>
 8016f06:	9105      	str	r1, [sp, #20]
 8016f08:	e7c4      	b.n	8016e94 <_svfiprintf_r+0x130>
 8016f0a:	fb0c 2101 	mla	r1, ip, r1, r2
 8016f0e:	4604      	mov	r4, r0
 8016f10:	2301      	movs	r3, #1
 8016f12:	e7f0      	b.n	8016ef6 <_svfiprintf_r+0x192>
 8016f14:	ab03      	add	r3, sp, #12
 8016f16:	9300      	str	r3, [sp, #0]
 8016f18:	462a      	mov	r2, r5
 8016f1a:	4b0e      	ldr	r3, [pc, #56]	@ (8016f54 <_svfiprintf_r+0x1f0>)
 8016f1c:	a904      	add	r1, sp, #16
 8016f1e:	4638      	mov	r0, r7
 8016f20:	f3af 8000 	nop.w
 8016f24:	1c42      	adds	r2, r0, #1
 8016f26:	4606      	mov	r6, r0
 8016f28:	d1d6      	bne.n	8016ed8 <_svfiprintf_r+0x174>
 8016f2a:	89ab      	ldrh	r3, [r5, #12]
 8016f2c:	065b      	lsls	r3, r3, #25
 8016f2e:	f53f af2d 	bmi.w	8016d8c <_svfiprintf_r+0x28>
 8016f32:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8016f34:	e72c      	b.n	8016d90 <_svfiprintf_r+0x2c>
 8016f36:	ab03      	add	r3, sp, #12
 8016f38:	9300      	str	r3, [sp, #0]
 8016f3a:	462a      	mov	r2, r5
 8016f3c:	4b05      	ldr	r3, [pc, #20]	@ (8016f54 <_svfiprintf_r+0x1f0>)
 8016f3e:	a904      	add	r1, sp, #16
 8016f40:	4638      	mov	r0, r7
 8016f42:	f000 f879 	bl	8017038 <_printf_i>
 8016f46:	e7ed      	b.n	8016f24 <_svfiprintf_r+0x1c0>
 8016f48:	08017ad0 	.word	0x08017ad0
 8016f4c:	08017ada 	.word	0x08017ada
 8016f50:	00000000 	.word	0x00000000
 8016f54:	08016cad 	.word	0x08016cad
 8016f58:	08017ad6 	.word	0x08017ad6

08016f5c <_printf_common>:
 8016f5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016f60:	4616      	mov	r6, r2
 8016f62:	4698      	mov	r8, r3
 8016f64:	688a      	ldr	r2, [r1, #8]
 8016f66:	690b      	ldr	r3, [r1, #16]
 8016f68:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8016f6c:	4293      	cmp	r3, r2
 8016f6e:	bfb8      	it	lt
 8016f70:	4613      	movlt	r3, r2
 8016f72:	6033      	str	r3, [r6, #0]
 8016f74:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8016f78:	4607      	mov	r7, r0
 8016f7a:	460c      	mov	r4, r1
 8016f7c:	b10a      	cbz	r2, 8016f82 <_printf_common+0x26>
 8016f7e:	3301      	adds	r3, #1
 8016f80:	6033      	str	r3, [r6, #0]
 8016f82:	6823      	ldr	r3, [r4, #0]
 8016f84:	0699      	lsls	r1, r3, #26
 8016f86:	bf42      	ittt	mi
 8016f88:	6833      	ldrmi	r3, [r6, #0]
 8016f8a:	3302      	addmi	r3, #2
 8016f8c:	6033      	strmi	r3, [r6, #0]
 8016f8e:	6825      	ldr	r5, [r4, #0]
 8016f90:	f015 0506 	ands.w	r5, r5, #6
 8016f94:	d106      	bne.n	8016fa4 <_printf_common+0x48>
 8016f96:	f104 0a19 	add.w	sl, r4, #25
 8016f9a:	68e3      	ldr	r3, [r4, #12]
 8016f9c:	6832      	ldr	r2, [r6, #0]
 8016f9e:	1a9b      	subs	r3, r3, r2
 8016fa0:	42ab      	cmp	r3, r5
 8016fa2:	dc26      	bgt.n	8016ff2 <_printf_common+0x96>
 8016fa4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8016fa8:	6822      	ldr	r2, [r4, #0]
 8016faa:	3b00      	subs	r3, #0
 8016fac:	bf18      	it	ne
 8016fae:	2301      	movne	r3, #1
 8016fb0:	0692      	lsls	r2, r2, #26
 8016fb2:	d42b      	bmi.n	801700c <_printf_common+0xb0>
 8016fb4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8016fb8:	4641      	mov	r1, r8
 8016fba:	4638      	mov	r0, r7
 8016fbc:	47c8      	blx	r9
 8016fbe:	3001      	adds	r0, #1
 8016fc0:	d01e      	beq.n	8017000 <_printf_common+0xa4>
 8016fc2:	6823      	ldr	r3, [r4, #0]
 8016fc4:	6922      	ldr	r2, [r4, #16]
 8016fc6:	f003 0306 	and.w	r3, r3, #6
 8016fca:	2b04      	cmp	r3, #4
 8016fcc:	bf02      	ittt	eq
 8016fce:	68e5      	ldreq	r5, [r4, #12]
 8016fd0:	6833      	ldreq	r3, [r6, #0]
 8016fd2:	1aed      	subeq	r5, r5, r3
 8016fd4:	68a3      	ldr	r3, [r4, #8]
 8016fd6:	bf0c      	ite	eq
 8016fd8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8016fdc:	2500      	movne	r5, #0
 8016fde:	4293      	cmp	r3, r2
 8016fe0:	bfc4      	itt	gt
 8016fe2:	1a9b      	subgt	r3, r3, r2
 8016fe4:	18ed      	addgt	r5, r5, r3
 8016fe6:	2600      	movs	r6, #0
 8016fe8:	341a      	adds	r4, #26
 8016fea:	42b5      	cmp	r5, r6
 8016fec:	d11a      	bne.n	8017024 <_printf_common+0xc8>
 8016fee:	2000      	movs	r0, #0
 8016ff0:	e008      	b.n	8017004 <_printf_common+0xa8>
 8016ff2:	2301      	movs	r3, #1
 8016ff4:	4652      	mov	r2, sl
 8016ff6:	4641      	mov	r1, r8
 8016ff8:	4638      	mov	r0, r7
 8016ffa:	47c8      	blx	r9
 8016ffc:	3001      	adds	r0, #1
 8016ffe:	d103      	bne.n	8017008 <_printf_common+0xac>
 8017000:	f04f 30ff 	mov.w	r0, #4294967295
 8017004:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017008:	3501      	adds	r5, #1
 801700a:	e7c6      	b.n	8016f9a <_printf_common+0x3e>
 801700c:	18e1      	adds	r1, r4, r3
 801700e:	1c5a      	adds	r2, r3, #1
 8017010:	2030      	movs	r0, #48	@ 0x30
 8017012:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8017016:	4422      	add	r2, r4
 8017018:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801701c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8017020:	3302      	adds	r3, #2
 8017022:	e7c7      	b.n	8016fb4 <_printf_common+0x58>
 8017024:	2301      	movs	r3, #1
 8017026:	4622      	mov	r2, r4
 8017028:	4641      	mov	r1, r8
 801702a:	4638      	mov	r0, r7
 801702c:	47c8      	blx	r9
 801702e:	3001      	adds	r0, #1
 8017030:	d0e6      	beq.n	8017000 <_printf_common+0xa4>
 8017032:	3601      	adds	r6, #1
 8017034:	e7d9      	b.n	8016fea <_printf_common+0x8e>
	...

08017038 <_printf_i>:
 8017038:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801703c:	7e0f      	ldrb	r7, [r1, #24]
 801703e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8017040:	2f78      	cmp	r7, #120	@ 0x78
 8017042:	4691      	mov	r9, r2
 8017044:	4680      	mov	r8, r0
 8017046:	460c      	mov	r4, r1
 8017048:	469a      	mov	sl, r3
 801704a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801704e:	d807      	bhi.n	8017060 <_printf_i+0x28>
 8017050:	2f62      	cmp	r7, #98	@ 0x62
 8017052:	d80a      	bhi.n	801706a <_printf_i+0x32>
 8017054:	2f00      	cmp	r7, #0
 8017056:	f000 80d1 	beq.w	80171fc <_printf_i+0x1c4>
 801705a:	2f58      	cmp	r7, #88	@ 0x58
 801705c:	f000 80b8 	beq.w	80171d0 <_printf_i+0x198>
 8017060:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8017064:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8017068:	e03a      	b.n	80170e0 <_printf_i+0xa8>
 801706a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801706e:	2b15      	cmp	r3, #21
 8017070:	d8f6      	bhi.n	8017060 <_printf_i+0x28>
 8017072:	a101      	add	r1, pc, #4	@ (adr r1, 8017078 <_printf_i+0x40>)
 8017074:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8017078:	080170d1 	.word	0x080170d1
 801707c:	080170e5 	.word	0x080170e5
 8017080:	08017061 	.word	0x08017061
 8017084:	08017061 	.word	0x08017061
 8017088:	08017061 	.word	0x08017061
 801708c:	08017061 	.word	0x08017061
 8017090:	080170e5 	.word	0x080170e5
 8017094:	08017061 	.word	0x08017061
 8017098:	08017061 	.word	0x08017061
 801709c:	08017061 	.word	0x08017061
 80170a0:	08017061 	.word	0x08017061
 80170a4:	080171e3 	.word	0x080171e3
 80170a8:	0801710f 	.word	0x0801710f
 80170ac:	0801719d 	.word	0x0801719d
 80170b0:	08017061 	.word	0x08017061
 80170b4:	08017061 	.word	0x08017061
 80170b8:	08017205 	.word	0x08017205
 80170bc:	08017061 	.word	0x08017061
 80170c0:	0801710f 	.word	0x0801710f
 80170c4:	08017061 	.word	0x08017061
 80170c8:	08017061 	.word	0x08017061
 80170cc:	080171a5 	.word	0x080171a5
 80170d0:	6833      	ldr	r3, [r6, #0]
 80170d2:	1d1a      	adds	r2, r3, #4
 80170d4:	681b      	ldr	r3, [r3, #0]
 80170d6:	6032      	str	r2, [r6, #0]
 80170d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80170dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80170e0:	2301      	movs	r3, #1
 80170e2:	e09c      	b.n	801721e <_printf_i+0x1e6>
 80170e4:	6833      	ldr	r3, [r6, #0]
 80170e6:	6820      	ldr	r0, [r4, #0]
 80170e8:	1d19      	adds	r1, r3, #4
 80170ea:	6031      	str	r1, [r6, #0]
 80170ec:	0606      	lsls	r6, r0, #24
 80170ee:	d501      	bpl.n	80170f4 <_printf_i+0xbc>
 80170f0:	681d      	ldr	r5, [r3, #0]
 80170f2:	e003      	b.n	80170fc <_printf_i+0xc4>
 80170f4:	0645      	lsls	r5, r0, #25
 80170f6:	d5fb      	bpl.n	80170f0 <_printf_i+0xb8>
 80170f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80170fc:	2d00      	cmp	r5, #0
 80170fe:	da03      	bge.n	8017108 <_printf_i+0xd0>
 8017100:	232d      	movs	r3, #45	@ 0x2d
 8017102:	426d      	negs	r5, r5
 8017104:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8017108:	4858      	ldr	r0, [pc, #352]	@ (801726c <_printf_i+0x234>)
 801710a:	230a      	movs	r3, #10
 801710c:	e011      	b.n	8017132 <_printf_i+0xfa>
 801710e:	6821      	ldr	r1, [r4, #0]
 8017110:	6833      	ldr	r3, [r6, #0]
 8017112:	0608      	lsls	r0, r1, #24
 8017114:	f853 5b04 	ldr.w	r5, [r3], #4
 8017118:	d402      	bmi.n	8017120 <_printf_i+0xe8>
 801711a:	0649      	lsls	r1, r1, #25
 801711c:	bf48      	it	mi
 801711e:	b2ad      	uxthmi	r5, r5
 8017120:	2f6f      	cmp	r7, #111	@ 0x6f
 8017122:	4852      	ldr	r0, [pc, #328]	@ (801726c <_printf_i+0x234>)
 8017124:	6033      	str	r3, [r6, #0]
 8017126:	bf14      	ite	ne
 8017128:	230a      	movne	r3, #10
 801712a:	2308      	moveq	r3, #8
 801712c:	2100      	movs	r1, #0
 801712e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8017132:	6866      	ldr	r6, [r4, #4]
 8017134:	60a6      	str	r6, [r4, #8]
 8017136:	2e00      	cmp	r6, #0
 8017138:	db05      	blt.n	8017146 <_printf_i+0x10e>
 801713a:	6821      	ldr	r1, [r4, #0]
 801713c:	432e      	orrs	r6, r5
 801713e:	f021 0104 	bic.w	r1, r1, #4
 8017142:	6021      	str	r1, [r4, #0]
 8017144:	d04b      	beq.n	80171de <_printf_i+0x1a6>
 8017146:	4616      	mov	r6, r2
 8017148:	fbb5 f1f3 	udiv	r1, r5, r3
 801714c:	fb03 5711 	mls	r7, r3, r1, r5
 8017150:	5dc7      	ldrb	r7, [r0, r7]
 8017152:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8017156:	462f      	mov	r7, r5
 8017158:	42bb      	cmp	r3, r7
 801715a:	460d      	mov	r5, r1
 801715c:	d9f4      	bls.n	8017148 <_printf_i+0x110>
 801715e:	2b08      	cmp	r3, #8
 8017160:	d10b      	bne.n	801717a <_printf_i+0x142>
 8017162:	6823      	ldr	r3, [r4, #0]
 8017164:	07df      	lsls	r7, r3, #31
 8017166:	d508      	bpl.n	801717a <_printf_i+0x142>
 8017168:	6923      	ldr	r3, [r4, #16]
 801716a:	6861      	ldr	r1, [r4, #4]
 801716c:	4299      	cmp	r1, r3
 801716e:	bfde      	ittt	le
 8017170:	2330      	movle	r3, #48	@ 0x30
 8017172:	f806 3c01 	strble.w	r3, [r6, #-1]
 8017176:	f106 36ff 	addle.w	r6, r6, #4294967295
 801717a:	1b92      	subs	r2, r2, r6
 801717c:	6122      	str	r2, [r4, #16]
 801717e:	f8cd a000 	str.w	sl, [sp]
 8017182:	464b      	mov	r3, r9
 8017184:	aa03      	add	r2, sp, #12
 8017186:	4621      	mov	r1, r4
 8017188:	4640      	mov	r0, r8
 801718a:	f7ff fee7 	bl	8016f5c <_printf_common>
 801718e:	3001      	adds	r0, #1
 8017190:	d14a      	bne.n	8017228 <_printf_i+0x1f0>
 8017192:	f04f 30ff 	mov.w	r0, #4294967295
 8017196:	b004      	add	sp, #16
 8017198:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801719c:	6823      	ldr	r3, [r4, #0]
 801719e:	f043 0320 	orr.w	r3, r3, #32
 80171a2:	6023      	str	r3, [r4, #0]
 80171a4:	4832      	ldr	r0, [pc, #200]	@ (8017270 <_printf_i+0x238>)
 80171a6:	2778      	movs	r7, #120	@ 0x78
 80171a8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80171ac:	6823      	ldr	r3, [r4, #0]
 80171ae:	6831      	ldr	r1, [r6, #0]
 80171b0:	061f      	lsls	r7, r3, #24
 80171b2:	f851 5b04 	ldr.w	r5, [r1], #4
 80171b6:	d402      	bmi.n	80171be <_printf_i+0x186>
 80171b8:	065f      	lsls	r7, r3, #25
 80171ba:	bf48      	it	mi
 80171bc:	b2ad      	uxthmi	r5, r5
 80171be:	6031      	str	r1, [r6, #0]
 80171c0:	07d9      	lsls	r1, r3, #31
 80171c2:	bf44      	itt	mi
 80171c4:	f043 0320 	orrmi.w	r3, r3, #32
 80171c8:	6023      	strmi	r3, [r4, #0]
 80171ca:	b11d      	cbz	r5, 80171d4 <_printf_i+0x19c>
 80171cc:	2310      	movs	r3, #16
 80171ce:	e7ad      	b.n	801712c <_printf_i+0xf4>
 80171d0:	4826      	ldr	r0, [pc, #152]	@ (801726c <_printf_i+0x234>)
 80171d2:	e7e9      	b.n	80171a8 <_printf_i+0x170>
 80171d4:	6823      	ldr	r3, [r4, #0]
 80171d6:	f023 0320 	bic.w	r3, r3, #32
 80171da:	6023      	str	r3, [r4, #0]
 80171dc:	e7f6      	b.n	80171cc <_printf_i+0x194>
 80171de:	4616      	mov	r6, r2
 80171e0:	e7bd      	b.n	801715e <_printf_i+0x126>
 80171e2:	6833      	ldr	r3, [r6, #0]
 80171e4:	6825      	ldr	r5, [r4, #0]
 80171e6:	6961      	ldr	r1, [r4, #20]
 80171e8:	1d18      	adds	r0, r3, #4
 80171ea:	6030      	str	r0, [r6, #0]
 80171ec:	062e      	lsls	r6, r5, #24
 80171ee:	681b      	ldr	r3, [r3, #0]
 80171f0:	d501      	bpl.n	80171f6 <_printf_i+0x1be>
 80171f2:	6019      	str	r1, [r3, #0]
 80171f4:	e002      	b.n	80171fc <_printf_i+0x1c4>
 80171f6:	0668      	lsls	r0, r5, #25
 80171f8:	d5fb      	bpl.n	80171f2 <_printf_i+0x1ba>
 80171fa:	8019      	strh	r1, [r3, #0]
 80171fc:	2300      	movs	r3, #0
 80171fe:	6123      	str	r3, [r4, #16]
 8017200:	4616      	mov	r6, r2
 8017202:	e7bc      	b.n	801717e <_printf_i+0x146>
 8017204:	6833      	ldr	r3, [r6, #0]
 8017206:	1d1a      	adds	r2, r3, #4
 8017208:	6032      	str	r2, [r6, #0]
 801720a:	681e      	ldr	r6, [r3, #0]
 801720c:	6862      	ldr	r2, [r4, #4]
 801720e:	2100      	movs	r1, #0
 8017210:	4630      	mov	r0, r6
 8017212:	f7e9 f86d 	bl	80002f0 <memchr>
 8017216:	b108      	cbz	r0, 801721c <_printf_i+0x1e4>
 8017218:	1b80      	subs	r0, r0, r6
 801721a:	6060      	str	r0, [r4, #4]
 801721c:	6863      	ldr	r3, [r4, #4]
 801721e:	6123      	str	r3, [r4, #16]
 8017220:	2300      	movs	r3, #0
 8017222:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8017226:	e7aa      	b.n	801717e <_printf_i+0x146>
 8017228:	6923      	ldr	r3, [r4, #16]
 801722a:	4632      	mov	r2, r6
 801722c:	4649      	mov	r1, r9
 801722e:	4640      	mov	r0, r8
 8017230:	47d0      	blx	sl
 8017232:	3001      	adds	r0, #1
 8017234:	d0ad      	beq.n	8017192 <_printf_i+0x15a>
 8017236:	6823      	ldr	r3, [r4, #0]
 8017238:	079b      	lsls	r3, r3, #30
 801723a:	d413      	bmi.n	8017264 <_printf_i+0x22c>
 801723c:	68e0      	ldr	r0, [r4, #12]
 801723e:	9b03      	ldr	r3, [sp, #12]
 8017240:	4298      	cmp	r0, r3
 8017242:	bfb8      	it	lt
 8017244:	4618      	movlt	r0, r3
 8017246:	e7a6      	b.n	8017196 <_printf_i+0x15e>
 8017248:	2301      	movs	r3, #1
 801724a:	4632      	mov	r2, r6
 801724c:	4649      	mov	r1, r9
 801724e:	4640      	mov	r0, r8
 8017250:	47d0      	blx	sl
 8017252:	3001      	adds	r0, #1
 8017254:	d09d      	beq.n	8017192 <_printf_i+0x15a>
 8017256:	3501      	adds	r5, #1
 8017258:	68e3      	ldr	r3, [r4, #12]
 801725a:	9903      	ldr	r1, [sp, #12]
 801725c:	1a5b      	subs	r3, r3, r1
 801725e:	42ab      	cmp	r3, r5
 8017260:	dcf2      	bgt.n	8017248 <_printf_i+0x210>
 8017262:	e7eb      	b.n	801723c <_printf_i+0x204>
 8017264:	2500      	movs	r5, #0
 8017266:	f104 0619 	add.w	r6, r4, #25
 801726a:	e7f5      	b.n	8017258 <_printf_i+0x220>
 801726c:	08017ae1 	.word	0x08017ae1
 8017270:	08017af2 	.word	0x08017af2

08017274 <memmove>:
 8017274:	4288      	cmp	r0, r1
 8017276:	b510      	push	{r4, lr}
 8017278:	eb01 0402 	add.w	r4, r1, r2
 801727c:	d902      	bls.n	8017284 <memmove+0x10>
 801727e:	4284      	cmp	r4, r0
 8017280:	4623      	mov	r3, r4
 8017282:	d807      	bhi.n	8017294 <memmove+0x20>
 8017284:	1e43      	subs	r3, r0, #1
 8017286:	42a1      	cmp	r1, r4
 8017288:	d008      	beq.n	801729c <memmove+0x28>
 801728a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801728e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8017292:	e7f8      	b.n	8017286 <memmove+0x12>
 8017294:	4402      	add	r2, r0
 8017296:	4601      	mov	r1, r0
 8017298:	428a      	cmp	r2, r1
 801729a:	d100      	bne.n	801729e <memmove+0x2a>
 801729c:	bd10      	pop	{r4, pc}
 801729e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80172a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80172a6:	e7f7      	b.n	8017298 <memmove+0x24>

080172a8 <_realloc_r>:
 80172a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80172ac:	4607      	mov	r7, r0
 80172ae:	4614      	mov	r4, r2
 80172b0:	460d      	mov	r5, r1
 80172b2:	b921      	cbnz	r1, 80172be <_realloc_r+0x16>
 80172b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80172b8:	4611      	mov	r1, r2
 80172ba:	f7ff bb99 	b.w	80169f0 <_malloc_r>
 80172be:	b92a      	cbnz	r2, 80172cc <_realloc_r+0x24>
 80172c0:	f7ff fcaa 	bl	8016c18 <_free_r>
 80172c4:	4625      	mov	r5, r4
 80172c6:	4628      	mov	r0, r5
 80172c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80172cc:	f000 f81a 	bl	8017304 <_malloc_usable_size_r>
 80172d0:	4284      	cmp	r4, r0
 80172d2:	4606      	mov	r6, r0
 80172d4:	d802      	bhi.n	80172dc <_realloc_r+0x34>
 80172d6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80172da:	d8f4      	bhi.n	80172c6 <_realloc_r+0x1e>
 80172dc:	4621      	mov	r1, r4
 80172de:	4638      	mov	r0, r7
 80172e0:	f7ff fb86 	bl	80169f0 <_malloc_r>
 80172e4:	4680      	mov	r8, r0
 80172e6:	b908      	cbnz	r0, 80172ec <_realloc_r+0x44>
 80172e8:	4645      	mov	r5, r8
 80172ea:	e7ec      	b.n	80172c6 <_realloc_r+0x1e>
 80172ec:	42b4      	cmp	r4, r6
 80172ee:	4622      	mov	r2, r4
 80172f0:	4629      	mov	r1, r5
 80172f2:	bf28      	it	cs
 80172f4:	4632      	movcs	r2, r6
 80172f6:	f7ff fc81 	bl	8016bfc <memcpy>
 80172fa:	4629      	mov	r1, r5
 80172fc:	4638      	mov	r0, r7
 80172fe:	f7ff fc8b 	bl	8016c18 <_free_r>
 8017302:	e7f1      	b.n	80172e8 <_realloc_r+0x40>

08017304 <_malloc_usable_size_r>:
 8017304:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017308:	1f18      	subs	r0, r3, #4
 801730a:	2b00      	cmp	r3, #0
 801730c:	bfbc      	itt	lt
 801730e:	580b      	ldrlt	r3, [r1, r0]
 8017310:	18c0      	addlt	r0, r0, r3
 8017312:	4770      	bx	lr

08017314 <_init>:
 8017314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017316:	bf00      	nop
 8017318:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801731a:	bc08      	pop	{r3}
 801731c:	469e      	mov	lr, r3
 801731e:	4770      	bx	lr

08017320 <_fini>:
 8017320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017322:	bf00      	nop
 8017324:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017326:	bc08      	pop	{r3}
 8017328:	469e      	mov	lr, r3
 801732a:	4770      	bx	lr
