// Seed: 1877698502
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  parameter id_4 = 1;
  logic id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_5
  );
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_9, id_10;
  assign id_6 = id_10;
endmodule
