<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

</twCmdLine><twDesign>top.ncd</twDesign><twDesignPath>top.ncd</twDesignPath><twPCF>top.pcf</twPCF><twPcfPath>top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg484"><twDevName>xc6slx150</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_clk_33621d2a = PERIOD TIMEGRP &quot;clk_33621d2a&quot; 9 ns HIGH 50%;</twConstName><twItemCnt>27952</twItemCnt><twErrCntSetup>414</twErrCntSetup><twErrCntEndPt>414</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>10100</twEndPtCnt><twPathErrCnt>416</twPathErrCnt><twMinPer>11.381</twMinPer></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="2" sType="EndPoint">Paths for end point u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y0.ENA), 3 paths
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.381</twSlack><twSrc BELType="FF">wr_en2</twSrc><twDest BELType="RAM">u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>11.318</twTotPathDel><twClkSkew dest = "1.084" src = "0.858">-0.226</twClkSkew><twDelConst>9.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.289</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>wr_en2</twSrc><twDest BELType='RAM'>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X73Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X73Y78.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>wr_en2</twComp><twBEL>wr_en2</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y40.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.306</twDelInfo><twComp>wr_en2</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y40.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;7&gt;</twComp><twBEL>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.417</twDelInfo><twComp>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_ena</twComp><twBEL>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/out2</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y0.ENA</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">4.373</twDelInfo><twComp>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_ena</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y0.CLKA</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.222</twLogDel><twRouteDel>10.096</twRouteDel><twTotDel>11.318</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.000">clk1</twDestClk><twPctLog>10.8</twPctLog><twPctRoute>89.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.232</twSlack><twSrc BELType="FF">u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType="RAM">u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>9.251</twTotPathDel><twClkSkew dest = "1.084" src = "0.776">-0.308</twClkSkew><twDelConst>9.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.289</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType='RAM'>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X83Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X83Y42.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y40.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.239</twDelInfo><twComp>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y40.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;7&gt;</twComp><twBEL>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.417</twDelInfo><twComp>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_ena</twComp><twBEL>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/out2</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y0.ENA</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">4.373</twDelInfo><twComp>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_ena</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y0.CLKA</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.222</twLogDel><twRouteDel>8.029</twRouteDel><twTotDel>9.251</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.000">clk1</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.328</twSlack><twSrc BELType="FF">u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_14</twSrc><twDest BELType="RAM">u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>7.694</twTotPathDel><twClkSkew dest = "1.084" src = "0.773">-0.311</twClkSkew><twDelConst>9.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.289</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_14</twSrc><twDest BELType='RAM'>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X87Y41.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;14&gt;</twComp><twBEL>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y16.A4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.436</twDelInfo><twComp>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_ena</twComp><twBEL>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/out2</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y0.ENA</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">4.373</twDelInfo><twComp>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_ena</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y0.CLKA</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>6.809</twRouteDel><twTotDel>7.694</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.000">clk1</twDestClk><twPctLog>11.5</twPctLog><twPctRoute>88.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="1" sType="EndPoint">Paths for end point u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y76.ENA), 6 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.127</twSlack><twSrc BELType="FF">wr_en0</twSrc><twDest BELType="RAM">u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>10.900</twTotPathDel><twClkSkew dest = "1.014" src = "0.952">-0.062</twClkSkew><twDelConst>9.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.289</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>wr_en0</twSrc><twDest BELType='RAM'>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X73Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X73Y78.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>wr_en2</twComp><twBEL>wr_en0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y123.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">5.017</twDelInfo><twComp>wr_en0</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y123.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>full0</twComp><twBEL>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y119.A5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y119.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;15&gt;</twComp><twBEL>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/Mmux_ENOUT&lt;9&gt;11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y76.ENA</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.342</twDelInfo><twComp>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y76.CLKA</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.412</twLogDel><twRouteDel>9.488</twRouteDel><twTotDel>10.900</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.000">clk1</twDestClk><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.005</twSlack><twSrc BELType="FF">u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_14</twSrc><twDest BELType="RAM">u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>6.676</twTotPathDel><twClkSkew dest = "0.925" src = "0.955">0.030</twClkSkew><twDelConst>9.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.289</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_14</twSrc><twDest BELType='RAM'>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X35Y128.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;8&gt;</twComp><twBEL>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y119.A1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.259</twDelInfo><twComp>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y119.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;15&gt;</twComp><twBEL>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/Mmux_ENOUT&lt;9&gt;11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y76.ENA</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.342</twDelInfo><twComp>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y76.CLKA</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.075</twLogDel><twRouteDel>5.601</twRouteDel><twTotDel>6.676</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.000">clk1</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.129</twSlack><twSrc BELType="FF">u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_11</twSrc><twDest BELType="RAM">u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>6.552</twTotPathDel><twClkSkew dest = "0.925" src = "0.955">0.030</twClkSkew><twDelConst>9.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.289</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_11</twSrc><twDest BELType='RAM'>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X34Y128.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;12&gt;</twComp><twBEL>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y119.A3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.177</twDelInfo><twComp>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y119.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;15&gt;</twComp><twBEL>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/Mmux_ENOUT&lt;9&gt;11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y76.ENA</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.342</twDelInfo><twComp>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y76.CLKA</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.033</twLogDel><twRouteDel>5.519</twRouteDel><twTotDel>6.552</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.000">clk1</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="1" sType="EndPoint">Paths for end point u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y52.ENA), 6 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.827</twSlack><twSrc BELType="FF">wr_en0</twSrc><twDest BELType="RAM">u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>10.727</twTotPathDel><twClkSkew dest = "1.141" src = "0.952">-0.189</twClkSkew><twDelConst>9.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.289</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>wr_en0</twSrc><twDest BELType='RAM'>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X73Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X73Y78.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>wr_en2</twComp><twBEL>wr_en0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y123.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">5.017</twDelInfo><twComp>wr_en0</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y123.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>full0</twComp><twBEL>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y127.A5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.169</twDelInfo><twComp>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y127.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;12&gt;</twComp><twBEL>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/Mmux_ENOUT&lt;12&gt;11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y52.ENA</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.212</twDelInfo><twComp>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y52.CLKA</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.329</twLogDel><twRouteDel>9.398</twRouteDel><twTotDel>10.727</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.000">clk1</twDestClk><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.553</twSlack><twSrc BELType="FF">u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType="RAM">u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>6.182</twTotPathDel><twClkSkew dest = "1.052" src = "1.028">-0.024</twClkSkew><twDelConst>9.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.289</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType='RAM'>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X33Y122.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y123.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y123.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>full0</twComp><twBEL>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y127.A5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.169</twDelInfo><twComp>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y127.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;12&gt;</twComp><twBEL>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/Mmux_ENOUT&lt;12&gt;11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y52.ENA</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.212</twDelInfo><twComp>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y52.CLKA</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.241</twLogDel><twRouteDel>4.941</twRouteDel><twTotDel>6.182</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.000">clk1</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.901</twSlack><twSrc BELType="FF">u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_14</twSrc><twDest BELType="RAM">u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>5.907</twTotPathDel><twClkSkew dest = "1.052" src = "0.955">-0.097</twClkSkew><twDelConst>9.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.289</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_14</twSrc><twDest BELType='RAM'>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X35Y128.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;8&gt;</twComp><twBEL>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y127.A2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.703</twDelInfo><twComp>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y127.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;12&gt;</twComp><twBEL>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/Mmux_ENOUT&lt;12&gt;11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y52.ENA</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.212</twDelInfo><twComp>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y52.CLKA</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.992</twLogDel><twRouteDel>4.915</twRouteDel><twTotDel>5.907</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.000">clk1</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_33621d2a = PERIOD TIMEGRP &quot;clk_33621d2a&quot; 9 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000047 (SLICE_X76Y66.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.233</twSlack><twSrc BELType="FF">U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0</twSrc><twDest BELType="FF">U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000047</twDest><twTotPathDel>0.237</twTotPathDel><twClkSkew dest = "0.043" src = "0.039">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0</twSrc><twDest BELType='FF'>U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000047</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X77Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X77Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>feature_valid</twComp><twBEL>U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y66.CE</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twFalling">0.147</twDelInfo><twComp>feature_valid</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X76Y66.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(27)</twComp><twBEL>U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000047</twBEL></twPathDel><twLogDel>0.090</twLogDel><twRouteDel>0.147</twRouteDel><twTotDel>0.237</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.000">clk1</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000048 (SLICE_X76Y66.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.237</twSlack><twSrc BELType="FF">U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0</twSrc><twDest BELType="FF">U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000048</twDest><twTotPathDel>0.241</twTotPathDel><twClkSkew dest = "0.043" src = "0.039">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0</twSrc><twDest BELType='FF'>U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000048</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X77Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X77Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>feature_valid</twComp><twBEL>U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y66.CE</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twFalling">0.147</twDelInfo><twComp>feature_valid</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X76Y66.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.104</twDelInfo><twComp>U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(27)</twComp><twBEL>U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000048</twBEL></twPathDel><twLogDel>0.094</twLogDel><twRouteDel>0.147</twRouteDel><twTotDel>0.241</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.000">clk1</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000049 (SLICE_X76Y66.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.239</twSlack><twSrc BELType="FF">U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0</twSrc><twDest BELType="FF">U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000049</twDest><twTotPathDel>0.243</twTotPathDel><twClkSkew dest = "0.043" src = "0.039">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0</twSrc><twDest BELType='FF'>U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000049</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X77Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X77Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>feature_valid</twComp><twBEL>U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y66.CE</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twFalling">0.147</twDelInfo><twComp>feature_valid</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X76Y66.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter_op_net(27)</twComp><twBEL>U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000049</twBEL></twPathDel><twLogDel>0.096</twLogDel><twRouteDel>0.147</twRouteDel><twTotDel>0.243</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.000">clk1</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="30"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_33621d2a = PERIOD TIMEGRP &quot;clk_33621d2a&quot; 9 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="31" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="5.430" period="9.000" constraintValue="9.000" deviceLimit="3.570" freqLimit="280.112" physResource="u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y72.CLKA" clockNet="clk1"/><twPinLimit anchorID="32" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="5.430" period="9.000" constraintValue="9.000" deviceLimit="3.570" freqLimit="280.112" physResource="u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y76.CLKA" clockNet="clk1"/><twPinLimit anchorID="33" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="5.430" period="9.000" constraintValue="9.000" deviceLimit="3.570" freqLimit="280.112" physResource="u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y82.CLKA" clockNet="clk1"/></twPinLimitRpt></twConst><twConst anchorID="34" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_okHostClk = PERIOD &quot;okHostClk&quot; 9.92 ns HIGH 50 %;" ScopeName="">TS_okHostClk = PERIOD TIMEGRP &quot;okHostClk&quot; 9.92 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.340</twMinPer></twConstHead><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP &quot;okHostClk&quot; 9.92 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.580" period="9.920" constraintValue="4.960" deviceLimit="2.670" physResource="okHI/dcm0/CLKIN" logResource="okHI/dcm0/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="okHI/dcm0_ML_NEW_DIVCLK"/><twPinLimit anchorID="37" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.580" period="9.920" constraintValue="4.960" deviceLimit="2.670" physResource="okHI/dcm0/CLKIN" logResource="okHI/dcm0/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="okHI/dcm0_ML_NEW_DIVCLK"/><twPinLimit anchorID="38" type="MINPERIOD" name="Tdcmper_CLKIN" slack="5.920" period="9.920" constraintValue="9.920" deviceLimit="4.000" freqLimit="250.000" physResource="okHI/dcm0/CLKIN" logResource="okHI/dcm0/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="okHI/dcm0_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_okHostClk = PERIOD &quot;okHostClk&quot; 9.92 ns HIGH 50 %;" ScopeName="">TS_okHI_dcm0_clk0 = PERIOD TIMEGRP &quot;okHI_dcm0_clk0&quot; TS_okHostClk PHASE -1.24         ns HIGH 50%;</twConstName><twItemCnt>40595</twItemCnt><twErrCntSetup>294</twErrCntSetup><twErrCntEndPt>294</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8589</twEndPtCnt><twPathErrCnt>3952</twPathErrCnt><twMinPer>14.613</twMinPer></twConstHead><twPathRptBanner iPaths="12" iCriticalPaths="9" sType="EndPoint">Paths for end point u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y0.ENB), 12 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.693</twSlack><twSrc BELType="FF">okHI/core0/core0/ti_addr_1</twSrc><twDest BELType="RAM">u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>14.525</twTotPathDel><twClkSkew dest = "1.085" src = "1.038">-0.047</twClkSkew><twDelConst>9.920</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>okHI/core0/core0/ti_addr_1</twSrc><twDest BELType='RAM'>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X64Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okClk</twSrcClk><twPathDel><twSite>SLICE_X64Y77.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>okHE&lt;33&gt;</twComp><twBEL>okHI/core0/core0/ti_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y77.D3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>okHE&lt;33&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>okHE&lt;33&gt;</twComp><twBEL>epA2/ti_addr[7]_ep_addr[7]_equal_7_o81</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y77.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>epA2/ti_addr[7]_ep_addr[7]_equal_7_o8</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>okHE&lt;35&gt;</twComp><twBEL>epA2/ti_addr[7]_ep_addr[7]_equal_7_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y75.D6</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>epA2/ti_addr[7]_ep_addr[7]_equal_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y75.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>rd_en2</twComp><twBEL>epA2/ep_read1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y41.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.821</twDelInfo><twComp>rd_en2</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg&lt;1&gt;</twComp><twBEL>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y24.A6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.757</twDelInfo><twComp>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_enb</twComp><twBEL>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/out4</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y0.ENB</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">5.328</twDelInfo><twComp>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_enb</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y0.CLKB</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.017</twLogDel><twRouteDel>12.508</twRouteDel><twTotDel>14.525</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.680">okClk</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.672</twSlack><twSrc BELType="FF">okHI/core0/core0/ti_addr_6</twSrc><twDest BELType="RAM">u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>14.502</twTotPathDel><twClkSkew dest = "1.085" src = "1.040">-0.045</twClkSkew><twDelConst>9.920</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>okHI/core0/core0/ti_addr_6</twSrc><twDest BELType='RAM'>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X64Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okClk</twSrcClk><twPathDel><twSite>SLICE_X64Y79.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>okHE&lt;38&gt;</twComp><twBEL>okHI/core0/core0/ti_addr_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y77.D4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.570</twDelInfo><twComp>okHE&lt;38&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>okHE&lt;33&gt;</twComp><twBEL>epA2/ti_addr[7]_ep_addr[7]_equal_7_o81</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y77.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>epA2/ti_addr[7]_ep_addr[7]_equal_7_o8</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>okHE&lt;35&gt;</twComp><twBEL>epA2/ti_addr[7]_ep_addr[7]_equal_7_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y75.D6</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>epA2/ti_addr[7]_ep_addr[7]_equal_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y75.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>rd_en2</twComp><twBEL>epA2/ep_read1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y41.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.821</twDelInfo><twComp>rd_en2</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg&lt;1&gt;</twComp><twBEL>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y24.A6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.757</twDelInfo><twComp>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_enb</twComp><twBEL>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/out4</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y0.ENB</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">5.328</twDelInfo><twComp>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_enb</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y0.CLKB</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.017</twLogDel><twRouteDel>12.485</twRouteDel><twTotDel>14.502</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.680">okClk</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.402</twSlack><twSrc BELType="FF">okHI/core0/core0/ti_addr_5</twSrc><twDest BELType="RAM">u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>14.235</twTotPathDel><twClkSkew dest = "1.085" src = "1.037">-0.048</twClkSkew><twDelConst>9.920</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>okHI/core0/core0/ti_addr_5</twSrc><twDest BELType='RAM'>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X67Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okClk</twSrcClk><twPathDel><twSite>SLICE_X67Y77.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>okHE&lt;37&gt;</twComp><twBEL>okHI/core0/core0/ti_addr_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y77.D6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>okHE&lt;37&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>okHE&lt;33&gt;</twComp><twBEL>epA2/ti_addr[7]_ep_addr[7]_equal_7_o81</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y77.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>epA2/ti_addr[7]_ep_addr[7]_equal_7_o8</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>okHE&lt;35&gt;</twComp><twBEL>epA2/ti_addr[7]_ep_addr[7]_equal_7_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y75.D6</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>epA2/ti_addr[7]_ep_addr[7]_equal_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y75.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>rd_en2</twComp><twBEL>epA2/ep_read1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y41.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.821</twDelInfo><twComp>rd_en2</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg&lt;1&gt;</twComp><twBEL>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y24.A6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.757</twDelInfo><twComp>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_enb</twComp><twBEL>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/out4</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y0.ENB</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">5.328</twDelInfo><twComp>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_enb</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y0.CLKB</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.922</twLogDel><twRouteDel>12.313</twRouteDel><twTotDel>14.235</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.680">okClk</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="146" iCriticalPaths="85" sType="EndPoint">Paths for end point okHI/core0/core0/hi_dataout_27 (SLICE_X70Y71.C6), 146 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.676</twSlack><twSrc BELType="RAM">u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">okHI/core0/core0/hi_dataout_27</twDest><twTotPathDel>14.222</twTotPathDel><twClkSkew dest = "0.902" src = "1.141">0.239</twClkSkew><twDelConst>9.920</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>okHI/core0/core0/hi_dataout_27</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y84.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okClk</twSrcClk><twPathDel><twSite>RAMB16_X1Y84.DOB4</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y146.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.337</twDelInfo><twComp>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.ram_doutb&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y146.BMUX</twSite><twDelType>Topcb</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>s_dataout0&lt;27&gt;</twComp><twBEL>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_539</twBEL><twBEL>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_18</twBEL><twBEL>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y93.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.896</twDelInfo><twComp>s_dataout0&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y93.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>okEHx&lt;93&gt;</twComp><twBEL>epA0/Mmux_okEH&lt;31:0&gt;201</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y71.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.793</twDelInfo><twComp>okEHx&lt;92&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>okHI/okCH&lt;30&gt;</twComp><twBEL>okWO/okEH_int&lt;92&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y71.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>okEH&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>okHI/okCH&lt;30&gt;</twComp><twBEL>okHI/core0/core0/state[5]_hi_dataout[31]_select_144_OUT&lt;27&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y71.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>okHI/core0/N46</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y71.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>okHI/okCH&lt;30&gt;</twComp><twBEL>okHI/core0/core0/state[5]_hi_dataout[31]_select_144_OUT&lt;27&gt;</twBEL><twBEL>okHI/core0/core0/hi_dataout_27</twBEL></twPathDel><twLogDel>3.711</twLogDel><twRouteDel>10.511</twRouteDel><twTotDel>14.222</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.680">okClk</twDestClk><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.389</twSlack><twSrc BELType="RAM">u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">okHI/core0/core0/hi_dataout_27</twDest><twTotPathDel>14.030</twTotPathDel><twClkSkew dest = "0.902" src = "1.046">0.144</twClkSkew><twDelConst>9.920</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>okHI/core0/core0/hi_dataout_27</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X2Y70.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okClk</twSrcClk><twPathDel><twSite>RAMB16_X2Y70.DOB4</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y146.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.119</twDelInfo><twComp>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.ram_doutb&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y146.BMUX</twSite><twDelType>Topdb</twDelType><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>s_dataout0&lt;27&gt;</twComp><twBEL>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_619</twBEL><twBEL>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_18</twBEL><twBEL>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y93.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.896</twDelInfo><twComp>s_dataout0&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y93.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>okEHx&lt;93&gt;</twComp><twBEL>epA0/Mmux_okEH&lt;31:0&gt;201</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y71.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.793</twDelInfo><twComp>okEHx&lt;92&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>okHI/okCH&lt;30&gt;</twComp><twBEL>okWO/okEH_int&lt;92&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y71.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>okEH&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>okHI/okCH&lt;30&gt;</twComp><twBEL>okHI/core0/core0/state[5]_hi_dataout[31]_select_144_OUT&lt;27&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y71.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>okHI/core0/N46</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y71.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>okHI/okCH&lt;30&gt;</twComp><twBEL>okHI/core0/core0/state[5]_hi_dataout[31]_select_144_OUT&lt;27&gt;</twBEL><twBEL>okHI/core0/core0/hi_dataout_27</twBEL></twPathDel><twLogDel>3.737</twLogDel><twRouteDel>10.293</twRouteDel><twTotDel>14.030</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.680">okClk</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.310</twSlack><twSrc BELType="RAM">u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">okHI/core0/core0/hi_dataout_27</twDest><twTotPathDel>13.953</twTotPathDel><twClkSkew dest = "0.902" src = "1.044">0.142</twClkSkew><twDelConst>9.920</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>okHI/core0/core0/hi_dataout_27</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X2Y76.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okClk</twSrcClk><twPathDel><twSite>RAMB16_X2Y76.DOB4</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y146.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.079</twDelInfo><twComp>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.ram_doutb&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y146.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>s_dataout0&lt;27&gt;</twComp><twBEL>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_538</twBEL><twBEL>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_18</twBEL><twBEL>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y93.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.896</twDelInfo><twComp>s_dataout0&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y93.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>okEHx&lt;93&gt;</twComp><twBEL>epA0/Mmux_okEH&lt;31:0&gt;201</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y71.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.793</twDelInfo><twComp>okEHx&lt;92&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>okHI/okCH&lt;30&gt;</twComp><twBEL>okWO/okEH_int&lt;92&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y71.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>okEH&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>okHI/okCH&lt;30&gt;</twComp><twBEL>okHI/core0/core0/state[5]_hi_dataout[31]_select_144_OUT&lt;27&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y71.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>okHI/core0/N46</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y71.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>okHI/okCH&lt;30&gt;</twComp><twBEL>okHI/core0/core0/state[5]_hi_dataout[31]_select_144_OUT&lt;27&gt;</twBEL><twBEL>okHI/core0/core0/hi_dataout_27</twBEL></twPathDel><twLogDel>3.700</twLogDel><twRouteDel>10.253</twRouteDel><twTotDel>13.953</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.680">okClk</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="146" iCriticalPaths="95" sType="EndPoint">Paths for end point okHI/core0/core0/hi_dataout_26 (SLICE_X72Y69.A5), 146 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.642</twSlack><twSrc BELType="RAM">u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">okHI/core0/core0/hi_dataout_26</twDest><twTotPathDel>14.192</twTotPathDel><twClkSkew dest = "0.906" src = "1.141">0.235</twClkSkew><twDelConst>9.920</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>okHI/core0/core0/hi_dataout_26</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y84.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okClk</twSrcClk><twPathDel><twSite>RAMB16_X1Y84.DOB3</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y146.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.428</twDelInfo><twComp>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.ram_doutb&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y146.BMUX</twSite><twDelType>Topcb</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>s_dataout0&lt;26&gt;</twComp><twBEL>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_537</twBEL><twBEL>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_17</twBEL><twBEL>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y93.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.995</twDelInfo><twComp>s_dataout0&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>okEHx&lt;91&gt;</twComp><twBEL>epA0/Mmux_okEH&lt;31:0&gt;191</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y69.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.489</twDelInfo><twComp>okEHx&lt;91&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>okEH&lt;26&gt;</twComp><twBEL>okWO/okEH_int&lt;91&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y69.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>okEH&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>okHI/okCH&lt;29&gt;</twComp><twBEL>okHI/core0/core0/state[5]_hi_dataout[31]_select_144_OUT&lt;26&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y69.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>okHI/core0/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y69.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>okHI/okCH&lt;29&gt;</twComp><twBEL>okHI/core0/core0/state[5]_hi_dataout[31]_select_144_OUT&lt;26&gt;</twBEL><twBEL>okHI/core0/core0/hi_dataout_26</twBEL></twPathDel><twLogDel>3.618</twLogDel><twRouteDel>10.574</twRouteDel><twTotDel>14.192</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.680">okClk</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.411</twSlack><twSrc BELType="RAM">u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">okHI/core0/core0/hi_dataout_26</twDest><twTotPathDel>14.041</twTotPathDel><twClkSkew dest = "0.906" src = "1.061">0.155</twClkSkew><twDelConst>9.920</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>okHI/core0/core0/hi_dataout_26</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X0Y72.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okClk</twSrcClk><twPathDel><twSite>RAMB16_X0Y72.DOB3</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y146.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.270</twDelInfo><twComp>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.ram_doutb&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y146.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>s_dataout0&lt;26&gt;</twComp><twBEL>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_418</twBEL><twBEL>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_17</twBEL><twBEL>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y93.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.995</twDelInfo><twComp>s_dataout0&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>okEHx&lt;91&gt;</twComp><twBEL>epA0/Mmux_okEH&lt;31:0&gt;191</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y69.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.489</twDelInfo><twComp>okEHx&lt;91&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>okEH&lt;26&gt;</twComp><twBEL>okWO/okEH_int&lt;91&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y69.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>okEH&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>okHI/okCH&lt;29&gt;</twComp><twBEL>okHI/core0/core0/state[5]_hi_dataout[31]_select_144_OUT&lt;26&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y69.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>okHI/core0/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y69.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>okHI/okCH&lt;29&gt;</twComp><twBEL>okHI/core0/core0/state[5]_hi_dataout[31]_select_144_OUT&lt;26&gt;</twBEL><twBEL>okHI/core0/core0/hi_dataout_26</twBEL></twPathDel><twLogDel>3.625</twLogDel><twRouteDel>10.416</twRouteDel><twTotDel>14.041</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.680">okClk</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.259</twSlack><twSrc BELType="RAM">u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">okHI/core0/core0/hi_dataout_26</twDest><twTotPathDel>13.800</twTotPathDel><twClkSkew dest = "0.906" src = "1.150">0.244</twClkSkew><twDelConst>9.920</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>okHI/core0/core0/hi_dataout_26</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y80.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okClk</twSrcClk><twPathDel><twSite>RAMB16_X1Y80.DOB3</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y146.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.037</twDelInfo><twComp>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.ram_doutb&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y146.BMUX</twSite><twDelType>Topdb</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>s_dataout0&lt;26&gt;</twComp><twBEL>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_618</twBEL><twBEL>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_17</twBEL><twBEL>u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y93.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.995</twDelInfo><twComp>s_dataout0&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>okEHx&lt;91&gt;</twComp><twBEL>epA0/Mmux_okEH&lt;31:0&gt;191</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y69.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.489</twDelInfo><twComp>okEHx&lt;91&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>okEH&lt;26&gt;</twComp><twBEL>okWO/okEH_int&lt;91&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y69.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>okEH&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>okHI/okCH&lt;29&gt;</twComp><twBEL>okHI/core0/core0/state[5]_hi_dataout[31]_select_144_OUT&lt;26&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y69.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>okHI/core0/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y69.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>okHI/okCH&lt;29&gt;</twComp><twBEL>okHI/core0/core0/state[5]_hi_dataout[31]_select_144_OUT&lt;26&gt;</twBEL><twBEL>okHI/core0/core0/hi_dataout_26</twBEL></twPathDel><twLogDel>3.617</twLogDel><twRouteDel>10.183</twRouteDel><twTotDel>13.800</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.680">okClk</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_okHI_dcm0_clk0 = PERIOD TIMEGRP &quot;okHI_dcm0_clk0&quot; TS_okHostClk PHASE -1.24
        ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA (SLICE_X2Y64.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.240</twSlack><twSrc BELType="FF">okHI/core0/core0/a0/c0/dataout_0</twSrc><twDest BELType="RAM">okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA</twDest><twTotPathDel>0.332</twTotPathDel><twClkSkew dest = "0.617" src = "0.525">-0.092</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>okHI/core0/core0/a0/c0/dataout_0</twSrc><twDest BELType='RAM'>okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.680">okClk</twSrcClk><twPathDel><twSite>SLICE_X2Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>okHI/core0/core0/a0/c0/dataout&lt;3&gt;</twComp><twBEL>okHI/core0/core0/a0/c0/dataout_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y64.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.218</twDelInfo><twComp>okHI/core0/core0/a0/c0/dataout&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y64.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.120</twDelInfo><twComp>okHI/core0/core0/a0/tok_mem_dataout&lt;2&gt;</twComp><twBEL>okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA</twBEL></twPathDel><twLogDel>0.114</twLogDel><twRouteDel>0.218</twRouteDel><twTotDel>0.332</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.680">okClk</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB (SLICE_X2Y64.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.251</twSlack><twSrc BELType="FF">okHI/core0/core0/a0/c0/dataout_1</twSrc><twDest BELType="RAM">okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB</twDest><twTotPathDel>0.343</twTotPathDel><twClkSkew dest = "0.617" src = "0.525">-0.092</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>okHI/core0/core0/a0/c0/dataout_1</twSrc><twDest BELType='RAM'>okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.680">okClk</twSrcClk><twPathDel><twSite>SLICE_X2Y63.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>okHI/core0/core0/a0/c0/dataout&lt;3&gt;</twComp><twBEL>okHI/core0/core0/a0/c0/dataout_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y64.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.220</twDelInfo><twComp>okHI/core0/core0/a0/c0/dataout&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y64.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.111</twDelInfo><twComp>okHI/core0/core0/a0/tok_mem_dataout&lt;2&gt;</twComp><twBEL>okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB</twBEL></twPathDel><twLogDel>0.123</twLogDel><twRouteDel>0.220</twRouteDel><twTotDel>0.343</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.680">okClk</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMC (SLICE_X2Y64.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.260</twSlack><twSrc BELType="FF">okHI/core0/core0/a0/c0/dataout_2</twSrc><twDest BELType="RAM">okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMC</twDest><twTotPathDel>0.352</twTotPathDel><twClkSkew dest = "0.617" src = "0.525">-0.092</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>okHI/core0/core0/a0/c0/dataout_2</twSrc><twDest BELType='RAM'>okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.680">okClk</twSrcClk><twPathDel><twSite>SLICE_X2Y63.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>okHI/core0/core0/a0/c0/dataout&lt;3&gt;</twComp><twBEL>okHI/core0/core0/a0/c0/dataout_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y64.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.216</twDelInfo><twComp>okHI/core0/core0/a0/c0/dataout&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y64.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.098</twDelInfo><twComp>okHI/core0/core0/a0/tok_mem_dataout&lt;2&gt;</twComp><twBEL>okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMC</twBEL></twPathDel><twLogDel>0.136</twLogDel><twRouteDel>0.216</twRouteDel><twTotDel>0.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.680">okClk</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: TS_okHI_dcm0_clk0 = PERIOD TIMEGRP &quot;okHI_dcm0_clk0&quot; TS_okHostClk PHASE -1.24
        ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="65" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.350" period="9.920" constraintValue="9.920" deviceLimit="3.570" freqLimit="280.112" physResource="okHI/core0/core0/r0/CLKA" logResource="okHI/core0/core0/r0/CLKA" locationPin="RAMB16_X4Y10.CLKA" clockNet="okClk"/><twPinLimit anchorID="66" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="6.350" period="9.920" constraintValue="9.920" deviceLimit="3.570" freqLimit="280.112" physResource="okHI/core0/core0/r0/CLKB" logResource="okHI/core0/core0/r0/CLKB" locationPin="RAMB16_X4Y10.CLKB" clockNet="okClk"/><twPinLimit anchorID="67" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.350" period="9.920" constraintValue="9.920" deviceLimit="3.570" freqLimit="280.112" physResource="okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA" logResource="okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA" locationPin="RAMB16_X0Y66.CLKA" clockNet="okClk"/></twPinLimitRpt></twConst><twConst anchorID="68" twConstType="OFFSETINDELAY" ><twConstHead uID="4"><twConstName UCFConstName="TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 2 ns VALID 4 ns BEFORE &quot;okUH[0]&quot; RISING;" ScopeName="">TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 2 ns VALID 4 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>27</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>27</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.725</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHI/iob_regs[22].regin0 (ILOGIC_X26Y1.D), 1 path
</twPathRptBanner><twPathRpt anchorID="69"><twConstOffIn anchorID="70" twDataPathType="twDataPathMaxDelay"><twSlack>0.275</twSlack><twSrc BELType="PAD">okUHU&lt;22&gt;</twSrc><twDest BELType="FF">okHI/iob_regs[22].regin0</twDest><twClkDel>3.213</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/okHC&lt;27&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;22&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUHU&lt;22&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[22].regin0</twDest><twLogLvls>2</twLogLvls><twSrcSite>AA14.PAD</twSrcSite><twPathDel><twSite>AA14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.397</twDelInfo><twComp>okUHU&lt;22&gt;</twComp><twBEL>okUHU&lt;22&gt;</twBEL><twBEL>okHI/iob_regs[22].iobf0/IBUF</twBEL><twBEL>ProtoComp155.IMUX.8</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X26Y1.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>okHI/iobf0_o&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X26Y1.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">1.723</twDelInfo><twComp>okHI/okHC&lt;27&gt;</twComp><twBEL>ProtoComp158.D2OFFBYP_SRC.7</twBEL><twBEL>okHI/iob_regs[22].regin0</twBEL></twPathDel><twLogDel>3.120</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>3.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-1.240">okClk</twDestClk><twPctLog>91.1</twPctLog><twPctRoute>8.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[22].regin0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp154.IMUX.56</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.476</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.294</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.337</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X26Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>691</twFanCnt><twDelInfo twEdge="twRising">2.010</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-3.710</twLogDel><twRouteDel>6.923</twRouteDel><twTotDel>3.213</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHI/iob_regs[21].regin0 (ILOGIC_X30Y1.D), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstOffIn anchorID="72" twDataPathType="twDataPathMaxDelay"><twSlack>0.277</twSlack><twSrc BELType="PAD">okUHU&lt;21&gt;</twSrc><twDest BELType="FF">okHI/iob_regs[21].regin0</twDest><twClkDel>3.215</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/okHC&lt;26&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;21&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUHU&lt;21&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[21].regin0</twDest><twLogLvls>2</twLogLvls><twSrcSite>U17.PAD</twSrcSite><twPathDel><twSite>U17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.397</twDelInfo><twComp>okUHU&lt;21&gt;</twComp><twBEL>okUHU&lt;21&gt;</twBEL><twBEL>okHI/iob_regs[21].iobf0/IBUF</twBEL><twBEL>ProtoComp155.IMUX.6</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X30Y1.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>okHI/iobf0_o&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X30Y1.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">1.723</twDelInfo><twComp>okHI/okHC&lt;26&gt;</twComp><twBEL>ProtoComp158.D2OFFBYP_SRC.5</twBEL><twBEL>okHI/iob_regs[21].regin0</twBEL></twPathDel><twLogDel>3.120</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>3.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-1.240">okClk</twDestClk><twPctLog>91.1</twPctLog><twPctRoute>8.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[21].regin0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp154.IMUX.56</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.476</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.294</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.337</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X30Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>691</twFanCnt><twDelInfo twEdge="twRising">2.012</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-3.710</twLogDel><twRouteDel>6.925</twRouteDel><twTotDel>3.215</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHI/iob_regs[14].regin0 (ILOGIC_X28Y1.D), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstOffIn anchorID="74" twDataPathType="twDataPathMaxDelay"><twSlack>0.277</twSlack><twSrc BELType="PAD">okUHU&lt;14&gt;</twSrc><twDest BELType="FF">okHI/iob_regs[14].regin0</twDest><twClkDel>3.215</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/okHC&lt;19&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;14&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUHU&lt;14&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[14].regin0</twDest><twLogLvls>2</twLogLvls><twSrcSite>U14.PAD</twSrcSite><twPathDel><twSite>U14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.397</twDelInfo><twComp>okUHU&lt;14&gt;</twComp><twBEL>okUHU&lt;14&gt;</twBEL><twBEL>okHI/iob_regs[14].iobf0/IBUF</twBEL><twBEL>ProtoComp155.IMUX.7</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X28Y1.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>okHI/iobf0_o&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X28Y1.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">1.723</twDelInfo><twComp>okHI/okHC&lt;19&gt;</twComp><twBEL>ProtoComp158.D2OFFBYP_SRC.6</twBEL><twBEL>okHI/iob_regs[14].regin0</twBEL></twPathDel><twLogDel>3.120</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>3.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-1.240">okClk</twDestClk><twPctLog>91.1</twPctLog><twPctRoute>8.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[14].regin0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp154.IMUX.56</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.476</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.294</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.337</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X28Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>691</twFanCnt><twDelInfo twEdge="twRising">2.012</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-3.710</twLogDel><twRouteDel>6.925</twRouteDel><twTotDel>3.215</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 2 ns VALID 4 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHI/iob_regs[11].regin0 (ILOGIC_X9Y2.D), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstOffIn anchorID="76" twDataPathType="twDataPathMinDelay"><twSlack>2.062</twSlack><twSrc BELType="PAD">okUHU&lt;11&gt;</twSrc><twDest BELType="FF">okHI/iob_regs[11].regin0</twDest><twClkDel>2.255</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/okHC&lt;16&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;11&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUHU&lt;11&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[11].regin0</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB6.PAD</twSrcSite><twPathDel><twSite>AB6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUHU&lt;11&gt;</twComp><twBEL>okUHU&lt;11&gt;</twBEL><twBEL>okHI/iob_regs[11].iobf0/IBUF</twBEL><twBEL>ProtoComp155.IMUX.2</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X9Y2.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>okHI/iobf0_o&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X9Y2.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>okHI/okHC&lt;16&gt;</twComp><twBEL>ProtoComp158.D2OFFBYP_SRC.1</twBEL><twBEL>okHI/iob_regs[11].regin0</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-1.240">okClk</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[11].regin0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp154.IMUX.56</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.131</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X9Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>691</twFanCnt><twDelInfo twEdge="twRising">1.113</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.211</twLogDel><twRouteDel>3.466</twRouteDel><twTotDel>2.255</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHI/iob_regs[31].regin0 (ILOGIC_X8Y2.D), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstOffIn anchorID="78" twDataPathType="twDataPathMinDelay"><twSlack>2.062</twSlack><twSrc BELType="PAD">okUHU&lt;31&gt;</twSrc><twDest BELType="FF">okHI/iob_regs[31].regin0</twDest><twClkDel>2.255</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/okHC&lt;36&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;31&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUHU&lt;31&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[31].regin0</twDest><twLogLvls>2</twLogLvls><twSrcSite>U8.PAD</twSrcSite><twPathDel><twSite>U8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUHU&lt;31&gt;</twComp><twBEL>okUHU&lt;31&gt;</twBEL><twBEL>okHI/iob_regs[31].iobf0/IBUF</twBEL><twBEL>ProtoComp155.IMUX.11</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X8Y2.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>okHI/iobf0_o&lt;31&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X8Y2.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>okHI/okHC&lt;36&gt;</twComp><twBEL>ProtoComp158.D2OFFBYP_SRC.10</twBEL><twBEL>okHI/iob_regs[31].regin0</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-1.240">okClk</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[31].regin0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp154.IMUX.56</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.131</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X8Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>691</twFanCnt><twDelInfo twEdge="twRising">1.113</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.211</twLogDel><twRouteDel>3.466</twRouteDel><twTotDel>2.255</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHI/iob_regs[12].regin0 (ILOGIC_X9Y3.D), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twConstOffIn anchorID="80" twDataPathType="twDataPathMinDelay"><twSlack>2.091</twSlack><twSrc BELType="PAD">okUHU&lt;12&gt;</twSrc><twDest BELType="FF">okHI/iob_regs[12].regin0</twDest><twClkDel>2.255</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/okHC&lt;17&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;12&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUHU&lt;12&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[12].regin0</twDest><twLogLvls>2</twLogLvls><twSrcSite>AA6.PAD</twSrcSite><twPathDel><twSite>AA6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUHU&lt;12&gt;</twComp><twBEL>okUHU&lt;12&gt;</twBEL><twBEL>okHI/iob_regs[12].iobf0/IBUF</twBEL><twBEL>ProtoComp155.IMUX.3</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X9Y3.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>okHI/iobf0_o&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X9Y3.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>okHI/okHC&lt;17&gt;</twComp><twBEL>ProtoComp158.D2OFFBYP_SRC.2</twBEL><twBEL>okHI/iob_regs[12].regin0</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.124</twRouteDel><twTotDel>1.381</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-1.240">okClk</twDestClk><twPctLog>91.0</twPctLog><twPctRoute>9.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[12].regin0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp154.IMUX.56</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.131</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X9Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>691</twFanCnt><twDelInfo twEdge="twRising">1.113</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.211</twLogDel><twRouteDel>3.466</twRouteDel><twTotDel>2.255</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="81" twConstType="OFFSETOUTDELAY" ><twConstHead uID="5"><twConstName UCFConstName="TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 8 ns AFTER &quot;okUH[0]&quot; RISING;" ScopeName="">TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twItemCnt>64</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.288</twMinOff></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;31&gt; (U8.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="82"><twConstOffOut anchorID="83" twDataPathType="twDataPathMaxDelay"><twSlack>2.712</twSlack><twSrc BELType="FF">okHI/iob_regs[31].regout0</twSrc><twDest BELType="PAD">okUHU&lt;31&gt;</twDest><twClkDel>2.693</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/regout0_q&lt;31&gt;</twClkDest><twDataDel>3.560</twDataDel><twDataSrc>okHI/regout0_q&lt;31&gt;</twDataSrc><twDataDest>okUHU&lt;31&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;31&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[31].regout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp154.IMUX.56</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.868</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.371</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.514</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X8Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>691</twFanCnt><twDelInfo twEdge="twRising">2.624</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-5.575</twLogDel><twRouteDel>8.268</twRouteDel><twTotDel>2.693</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>okHI/iob_regs[31].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;31&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X8Y2.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X8Y2.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>okHI/regout0_q&lt;31&gt;</twComp><twBEL>okHI/iob_regs[31].regout0</twBEL></twPathDel><twPathDel><twSite>U8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>okHI/regout0_q&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>U8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okUHU&lt;31&gt;</twComp><twBEL>okHI/iob_regs[31].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;31&gt;</twBEL></twPathDel><twLogDel>3.122</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>87.7</twPctLog><twPctRoute>12.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="84"><twConstOffOut anchorID="85" twDataPathType="twDataPathMaxDelay"><twSlack>3.093</twSlack><twSrc BELType="FF">okHI/iob_regs[31].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;31&gt;</twDest><twClkDel>2.693</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/regout0_q&lt;31&gt;</twClkDest><twDataDel>3.179</twDataDel><twDataSrc>okHI/regout0_q&lt;31&gt;</twDataSrc><twDataDest>okUHU&lt;31&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;31&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[31].regvalid</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp154.IMUX.56</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.868</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.371</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.514</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X8Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>691</twFanCnt><twDelInfo twEdge="twRising">2.624</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-5.575</twLogDel><twRouteDel>8.268</twRouteDel><twTotDel>2.693</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>okHI/iob_regs[31].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;31&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X8Y2.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X8Y2.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>okHI/regout0_q&lt;31&gt;</twComp><twBEL>okHI/iob_regs[31].regvalid</twBEL></twPathDel><twPathDel><twSite>U8.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>okHI/regvalid_q&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>U8.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okUHU&lt;31&gt;</twComp><twBEL>okHI/iob_regs[31].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;31&gt;</twBEL></twPathDel><twLogDel>2.741</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.179</twTotDel><twPctLog>86.2</twPctLog><twPctRoute>13.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;11&gt; (AB6.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="86"><twConstOffOut anchorID="87" twDataPathType="twDataPathMaxDelay"><twSlack>2.713</twSlack><twSrc BELType="FF">okHI/iob_regs[11].regout0</twSrc><twDest BELType="PAD">okUHU&lt;11&gt;</twDest><twClkDel>2.692</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/regout0_q&lt;11&gt;</twClkDest><twDataDel>3.560</twDataDel><twDataSrc>okHI/regout0_q&lt;11&gt;</twDataSrc><twDataDest>okUHU&lt;11&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;11&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[11].regout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp154.IMUX.56</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.868</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.371</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.514</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X9Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>691</twFanCnt><twDelInfo twEdge="twRising">2.623</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-5.575</twLogDel><twRouteDel>8.267</twRouteDel><twTotDel>2.692</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>okHI/iob_regs[11].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;11&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X9Y2.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X9Y2.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>okHI/regout0_q&lt;11&gt;</twComp><twBEL>okHI/iob_regs[11].regout0</twBEL></twPathDel><twPathDel><twSite>AB6.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>okHI/regout0_q&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>AB6.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okUHU&lt;11&gt;</twComp><twBEL>okHI/iob_regs[11].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;11&gt;</twBEL></twPathDel><twLogDel>3.122</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>87.7</twPctLog><twPctRoute>12.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="88"><twConstOffOut anchorID="89" twDataPathType="twDataPathMaxDelay"><twSlack>3.094</twSlack><twSrc BELType="FF">okHI/iob_regs[11].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;11&gt;</twDest><twClkDel>2.692</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/regout0_q&lt;11&gt;</twClkDest><twDataDel>3.179</twDataDel><twDataSrc>okHI/regout0_q&lt;11&gt;</twDataSrc><twDataDest>okUHU&lt;11&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;11&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[11].regvalid</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp154.IMUX.56</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.868</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.371</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.514</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X9Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>691</twFanCnt><twDelInfo twEdge="twRising">2.623</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-5.575</twLogDel><twRouteDel>8.267</twRouteDel><twTotDel>2.692</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>okHI/iob_regs[11].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;11&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X9Y2.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X9Y2.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>okHI/regout0_q&lt;11&gt;</twComp><twBEL>okHI/iob_regs[11].regvalid</twBEL></twPathDel><twPathDel><twSite>AB6.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>okHI/regvalid_q&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>AB6.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okUHU&lt;11&gt;</twComp><twBEL>okHI/iob_regs[11].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;11&gt;</twBEL></twPathDel><twLogDel>2.741</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.179</twTotDel><twPctLog>86.2</twPctLog><twPctRoute>13.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;12&gt; (AA6.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="90"><twConstOffOut anchorID="91" twDataPathType="twDataPathMaxDelay"><twSlack>2.713</twSlack><twSrc BELType="FF">okHI/iob_regs[12].regout0</twSrc><twDest BELType="PAD">okUHU&lt;12&gt;</twDest><twClkDel>2.692</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/regout0_q&lt;12&gt;</twClkDest><twDataDel>3.560</twDataDel><twDataSrc>okHI/regout0_q&lt;12&gt;</twDataSrc><twDataDest>okUHU&lt;12&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;12&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[12].regout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp154.IMUX.56</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.868</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.371</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.514</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X9Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>691</twFanCnt><twDelInfo twEdge="twRising">2.623</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-5.575</twLogDel><twRouteDel>8.267</twRouteDel><twTotDel>2.692</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>okHI/iob_regs[12].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;12&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X9Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X9Y3.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>okHI/regout0_q&lt;12&gt;</twComp><twBEL>okHI/iob_regs[12].regout0</twBEL></twPathDel><twPathDel><twSite>AA6.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>okHI/regout0_q&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>AA6.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okUHU&lt;12&gt;</twComp><twBEL>okHI/iob_regs[12].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;12&gt;</twBEL></twPathDel><twLogDel>3.122</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>87.7</twPctLog><twPctRoute>12.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="92"><twConstOffOut anchorID="93" twDataPathType="twDataPathMaxDelay"><twSlack>3.094</twSlack><twSrc BELType="FF">okHI/iob_regs[12].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;12&gt;</twDest><twClkDel>2.692</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/regout0_q&lt;12&gt;</twClkDest><twDataDel>3.179</twDataDel><twDataSrc>okHI/regout0_q&lt;12&gt;</twDataSrc><twDataDest>okUHU&lt;12&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;12&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[12].regvalid</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp154.IMUX.56</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.868</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.371</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.514</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X9Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>691</twFanCnt><twDelInfo twEdge="twRising">2.623</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-5.575</twLogDel><twRouteDel>8.267</twRouteDel><twTotDel>2.692</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>okHI/iob_regs[12].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;12&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X9Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X9Y3.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>okHI/regout0_q&lt;12&gt;</twComp><twBEL>okHI/iob_regs[12].regvalid</twBEL></twPathDel><twPathDel><twSite>AA6.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>okHI/regvalid_q&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>AA6.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okUHU&lt;12&gt;</twComp><twBEL>okHI/iob_regs[12].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;12&gt;</twBEL></twPathDel><twLogDel>2.741</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.179</twTotDel><twPctLog>86.2</twPctLog><twPctRoute>13.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;22&gt; (AA14.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="94"><twConstOffOut anchorID="95" twDataPathType="twDataPathMinDelay"><twSlack>1.346</twSlack><twSrc BELType="FF">okHI/iob_regs[22].regout0</twSrc><twDest BELType="PAD">okUHU&lt;22&gt;</twDest><twClkDel>1.501</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/regout0_q&lt;22&gt;</twClkDest><twDataDel>1.360</twDataDel><twDataSrc>okHI/regout0_q&lt;22&gt;</twDataSrc><twDataDest>okUHU&lt;22&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;22&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[22].regout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp154.IMUX.56</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.242</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X26Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>691</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.434</twLogDel><twRouteDel>2.935</twRouteDel><twTotDel>1.501</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>okHI/iob_regs[22].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;22&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X26Y1.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X26Y1.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>okHI/regout0_q&lt;22&gt;</twComp><twBEL>okHI/iob_regs[22].regout0</twBEL></twPathDel><twPathDel><twSite>AA14.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>okHI/regout0_q&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>AA14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okUHU&lt;22&gt;</twComp><twBEL>okHI/iob_regs[22].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;22&gt;</twBEL></twPathDel><twLogDel>1.092</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.360</twTotDel><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="96"><twConstOffOut anchorID="97" twDataPathType="twDataPathMinDelay"><twSlack>1.238</twSlack><twSrc BELType="FF">okHI/iob_regs[22].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;22&gt;</twDest><twClkDel>1.501</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/regout0_q&lt;22&gt;</twClkDest><twDataDel>1.252</twDataDel><twDataSrc>okHI/regout0_q&lt;22&gt;</twDataSrc><twDataDest>okUHU&lt;22&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;22&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[22].regvalid</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp154.IMUX.56</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.242</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X26Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>691</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.434</twLogDel><twRouteDel>2.935</twRouteDel><twTotDel>1.501</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>okHI/iob_regs[22].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;22&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X26Y1.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X26Y1.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>okHI/regout0_q&lt;22&gt;</twComp><twBEL>okHI/iob_regs[22].regvalid</twBEL></twPathDel><twPathDel><twSite>AA14.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>okHI/regvalid_q&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>AA14.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okUHU&lt;22&gt;</twComp><twBEL>okHI/iob_regs[22].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;22&gt;</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.252</twTotDel><twPctLog>78.6</twPctLog><twPctRoute>21.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;3&gt; (AB18.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="98"><twConstOffOut anchorID="99" twDataPathType="twDataPathMinDelay"><twSlack>1.347</twSlack><twSrc BELType="FF">okHI/iob_regs[3].regout0</twSrc><twDest BELType="PAD">okUHU&lt;3&gt;</twDest><twClkDel>1.502</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/regout0_q&lt;3&gt;</twClkDest><twDataDel>1.360</twDataDel><twDataSrc>okHI/regout0_q&lt;3&gt;</twDataSrc><twDataDest>okUHU&lt;3&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;3&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[3].regout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp154.IMUX.56</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.242</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X27Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>691</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.434</twLogDel><twRouteDel>2.936</twRouteDel><twTotDel>1.502</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>okHI/iob_regs[3].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;3&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X27Y0.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X27Y0.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>okHI/regout0_q&lt;3&gt;</twComp><twBEL>okHI/iob_regs[3].regout0</twBEL></twPathDel><twPathDel><twSite>AB18.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>okHI/regout0_q&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>AB18.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okUHU&lt;3&gt;</twComp><twBEL>okHI/iob_regs[3].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;3&gt;</twBEL></twPathDel><twLogDel>1.092</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.360</twTotDel><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="100"><twConstOffOut anchorID="101" twDataPathType="twDataPathMinDelay"><twSlack>1.239</twSlack><twSrc BELType="FF">okHI/iob_regs[3].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;3&gt;</twDest><twClkDel>1.502</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/regout0_q&lt;3&gt;</twClkDest><twDataDel>1.252</twDataDel><twDataSrc>okHI/regout0_q&lt;3&gt;</twDataSrc><twDataDest>okUHU&lt;3&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;3&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[3].regvalid</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp154.IMUX.56</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.242</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X27Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>691</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.434</twLogDel><twRouteDel>2.936</twRouteDel><twTotDel>1.502</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>okHI/iob_regs[3].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;3&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X27Y0.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X27Y0.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>okHI/regout0_q&lt;3&gt;</twComp><twBEL>okHI/iob_regs[3].regvalid</twBEL></twPathDel><twPathDel><twSite>AB18.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>okHI/regvalid_q&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>AB18.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okUHU&lt;3&gt;</twComp><twBEL>okHI/iob_regs[3].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;3&gt;</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.252</twTotDel><twPctLog>78.6</twPctLog><twPctRoute>21.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;4&gt; (AA18.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="102"><twConstOffOut anchorID="103" twDataPathType="twDataPathMinDelay"><twSlack>1.347</twSlack><twSrc BELType="FF">okHI/iob_regs[4].regout0</twSrc><twDest BELType="PAD">okUHU&lt;4&gt;</twDest><twClkDel>1.502</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/regout0_q&lt;4&gt;</twClkDest><twDataDel>1.360</twDataDel><twDataSrc>okHI/regout0_q&lt;4&gt;</twDataSrc><twDataDest>okUHU&lt;4&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;4&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[4].regout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp154.IMUX.56</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.242</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X27Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>691</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.434</twLogDel><twRouteDel>2.936</twRouteDel><twTotDel>1.502</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>okHI/iob_regs[4].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;4&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X27Y1.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X27Y1.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>okHI/regout0_q&lt;4&gt;</twComp><twBEL>okHI/iob_regs[4].regout0</twBEL></twPathDel><twPathDel><twSite>AA18.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>okHI/regout0_q&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>AA18.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okUHU&lt;4&gt;</twComp><twBEL>okHI/iob_regs[4].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;4&gt;</twBEL></twPathDel><twLogDel>1.092</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.360</twTotDel><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="104"><twConstOffOut anchorID="105" twDataPathType="twDataPathMinDelay"><twSlack>1.239</twSlack><twSrc BELType="FF">okHI/iob_regs[4].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;4&gt;</twDest><twClkDel>1.502</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/regout0_q&lt;4&gt;</twClkDest><twDataDel>1.252</twDataDel><twDataSrc>okHI/regout0_q&lt;4&gt;</twDataSrc><twDataDest>okUHU&lt;4&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;4&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[4].regvalid</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp154.IMUX.56</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.242</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X27Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>691</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.434</twLogDel><twRouteDel>2.936</twRouteDel><twTotDel>1.502</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>okHI/iob_regs[4].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;4&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X27Y1.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X27Y1.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>okHI/regout0_q&lt;4&gt;</twComp><twBEL>okHI/iob_regs[4].regvalid</twBEL></twPathDel><twPathDel><twSite>AA18.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>okHI/regvalid_q&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>AA18.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okUHU&lt;4&gt;</twComp><twBEL>okHI/iob_regs[4].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;4&gt;</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.252</twTotDel><twPctLog>78.6</twPctLog><twPctRoute>21.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="106" twConstType="OFFSETOUTDELAY" ><twConstHead uID="6"><twConstName UCFConstName="TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 8 ns AFTER &quot;okUH[0]&quot; RISING;" ScopeName="">TIMEGRP &quot;okHostOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.286</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHU&lt;0&gt; (AA8.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twConstOffOut anchorID="108" twDataPathType="twDataPathMaxDelay"><twSlack>2.714</twSlack><twSrc BELType="FF">okHI/regctrlout1</twSrc><twDest BELType="PAD">okHU&lt;0&gt;</twDest><twClkDel>2.691</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHU_0_OBUF</twClkDest><twDataDel>3.560</twDataDel><twDataSrc>okHU_0_OBUF</twDataSrc><twDataDest>okHU&lt;0&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okHU&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/regctrlout1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp154.IMUX.56</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.868</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.371</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.514</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X11Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>691</twFanCnt><twDelInfo twEdge="twRising">2.622</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-5.575</twLogDel><twRouteDel>8.266</twRouteDel><twTotDel>2.691</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>okHI/regctrlout1</twSrc><twDest BELType='PAD'>okHU&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X11Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X11Y3.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>okHU_0_OBUF</twComp><twBEL>okHI/regctrlout1</twBEL></twPathDel><twPathDel><twSite>AA8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>okHU_0_OBUF</twComp></twPathDel><twPathDel><twSite>AA8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okHU&lt;0&gt;</twComp><twBEL>okHU_0_OBUF</twBEL><twBEL>okHU&lt;0&gt;</twBEL></twPathDel><twLogDel>3.122</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>87.7</twPctLog><twPctRoute>12.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHU&lt;2&gt; (AB5.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="109"><twConstOffOut anchorID="110" twDataPathType="twDataPathMaxDelay"><twSlack>2.762</twSlack><twSrc BELType="FF">okHI/regctrlout0</twSrc><twDest BELType="PAD">okHU&lt;2&gt;</twDest><twClkDel>2.694</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHU_2_OBUF</twClkDest><twDataDel>3.509</twDataDel><twDataSrc>okHU_2_OBUF</twDataSrc><twDataDest>okHU&lt;2&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okHU&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/regctrlout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp154.IMUX.56</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.868</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.371</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.514</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X6Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>691</twFanCnt><twDelInfo twEdge="twRising">2.625</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-5.575</twLogDel><twRouteDel>8.269</twRouteDel><twTotDel>2.694</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>okHI/regctrlout0</twSrc><twDest BELType='PAD'>okHU&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X6Y0.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X6Y0.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>okHU_2_OBUF</twComp><twBEL>okHI/regctrlout0</twBEL></twPathDel><twPathDel><twSite>AB5.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>okHU_2_OBUF</twComp></twPathDel><twPathDel><twSite>AB5.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okHU&lt;2&gt;</twComp><twBEL>okHU_2_OBUF</twBEL><twBEL>okHU&lt;2&gt;</twBEL></twPathDel><twLogDel>3.122</twLogDel><twRouteDel>0.387</twRouteDel><twTotDel>3.509</twTotDel><twPctLog>89.0</twPctLog><twPctRoute>11.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TIMEGRP &quot;okHostOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHU&lt;2&gt; (AB5.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="111"><twConstOffOut anchorID="112" twDataPathType="twDataPathMinDelay"><twSlack>1.535</twSlack><twSrc BELType="FF">okHI/regctrlout0</twSrc><twDest BELType="PAD">okHU&lt;2&gt;</twDest><twClkDel>1.690</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHU_2_OBUF</twClkDest><twDataDel>1.360</twDataDel><twDataSrc>okHU_2_OBUF</twDataSrc><twDataDest>okHU&lt;2&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okHU&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/regctrlout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp154.IMUX.56</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.242</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X6Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>691</twFanCnt><twDelInfo twEdge="twRising">0.935</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.434</twLogDel><twRouteDel>3.124</twRouteDel><twTotDel>1.690</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>okHI/regctrlout0</twSrc><twDest BELType='PAD'>okHU&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X6Y0.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X6Y0.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>okHU_2_OBUF</twComp><twBEL>okHI/regctrlout0</twBEL></twPathDel><twPathDel><twSite>AB5.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>okHU_2_OBUF</twComp></twPathDel><twPathDel><twSite>AB5.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okHU&lt;2&gt;</twComp><twBEL>okHU_2_OBUF</twBEL><twBEL>okHU&lt;2&gt;</twBEL></twPathDel><twLogDel>1.092</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.360</twTotDel><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHU&lt;0&gt; (AA8.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="113"><twConstOffOut anchorID="114" twDataPathType="twDataPathMinDelay"><twSlack>1.583</twSlack><twSrc BELType="FF">okHI/regctrlout1</twSrc><twDest BELType="PAD">okHU&lt;0&gt;</twDest><twClkDel>1.687</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHU_0_OBUF</twClkDest><twDataDel>1.411</twDataDel><twDataSrc>okHU_0_OBUF</twDataSrc><twDataDest>okHU&lt;0&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okHU&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/regctrlout1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp154.IMUX.56</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.242</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X11Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>691</twFanCnt><twDelInfo twEdge="twRising">0.932</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.434</twLogDel><twRouteDel>3.121</twRouteDel><twTotDel>1.687</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>okHI/regctrlout1</twSrc><twDest BELType='PAD'>okHU&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X11Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X11Y3.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>okHU_0_OBUF</twComp><twBEL>okHI/regctrlout1</twBEL></twPathDel><twPathDel><twSite>AA8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>okHU_0_OBUF</twComp></twPathDel><twPathDel><twSite>AA8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okHU&lt;0&gt;</twComp><twBEL>okHU_0_OBUF</twBEL><twBEL>okHU&lt;0&gt;</twBEL></twPathDel><twLogDel>1.092</twLogDel><twRouteDel>0.319</twRouteDel><twTotDel>1.411</twTotDel><twPctLog>77.4</twPctLog><twPctRoute>22.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="115" twConstType="OFFSETINDELAY" ><twConstHead uID="7"><twConstName UCFConstName="TIMEGRP &quot;okHostIN_grp&quot; OFFSET = IN 2 ns VALID 2 ns BEFORE &quot;okUH[0]&quot; RISING;" ScopeName="">TIMEGRP &quot;okHostIN_grp&quot; OFFSET = IN 2 ns VALID 2 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.590</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHI/regctrlin3a (ILOGIC_X34Y2.D), 1 path
</twPathRptBanner><twPathRpt anchorID="116"><twConstOffIn anchorID="117" twDataPathType="twDataPathMaxDelay"><twSlack>0.410</twSlack><twSrc BELType="PAD">okUH&lt;4&gt;</twSrc><twDest BELType="FF">okHI/regctrlin3a</twDest><twClkDel>3.217</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/okHC&lt;4&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUH&lt;4&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;4&gt;</twSrc><twDest BELType='FF'>okHI/regctrlin3a</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB21.PAD</twSrcSite><twPathDel><twSite>AB21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.397</twDelInfo><twComp>okUH&lt;4&gt;</twComp><twBEL>okUH&lt;4&gt;</twBEL><twBEL>okUH_4_IBUF</twBEL><twBEL>ProtoComp154.IMUX.60</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X34Y2.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.172</twDelInfo><twComp>okUH_4_IBUF</twComp></twPathDel><twPathDel><twSite>ILOGIC_X34Y2.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">1.723</twDelInfo><twComp>okHI/okHC&lt;4&gt;</twComp><twBEL>ProtoComp158.D2OFFBYP_SRC.20</twBEL><twBEL>okHI/regctrlin3a</twBEL></twPathDel><twLogDel>3.120</twLogDel><twRouteDel>0.172</twRouteDel><twTotDel>3.292</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-1.240">okClk</twDestClk><twPctLog>94.8</twPctLog><twPctRoute>5.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/regctrlin3a</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp154.IMUX.56</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.476</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.294</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.337</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X34Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>691</twFanCnt><twDelInfo twEdge="twRising">2.014</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-3.710</twLogDel><twRouteDel>6.927</twRouteDel><twTotDel>3.217</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHI/regctrlin0a (ILOGIC_X5Y3.D), 1 path
</twPathRptBanner><twPathRpt anchorID="118"><twConstOffIn anchorID="119" twDataPathType="twDataPathMaxDelay"><twSlack>0.525</twSlack><twSrc BELType="PAD">okUH&lt;1&gt;</twSrc><twDest BELType="FF">okHI/regctrlin0a</twDest><twClkDel>3.402</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/okHC&lt;1&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUH&lt;1&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;1&gt;</twSrc><twDest BELType='FF'>okHI/regctrlin0a</twDest><twLogLvls>2</twLogLvls><twSrcSite>AA4.PAD</twSrcSite><twPathDel><twSite>AA4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.397</twDelInfo><twComp>okUH&lt;1&gt;</twComp><twBEL>okUH&lt;1&gt;</twBEL><twBEL>okUH_1_IBUF</twBEL><twBEL>ProtoComp154.IMUX.57</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X5Y3.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.242</twDelInfo><twComp>okUH_1_IBUF</twComp></twPathDel><twPathDel><twSite>ILOGIC_X5Y3.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">1.723</twDelInfo><twComp>okHI/okHC&lt;1&gt;</twComp><twBEL>ProtoComp158.D2OFFBYP_SRC.17</twBEL><twBEL>okHI/regctrlin0a</twBEL></twPathDel><twLogDel>3.120</twLogDel><twRouteDel>0.242</twRouteDel><twTotDel>3.362</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-1.240">okClk</twDestClk><twPctLog>92.8</twPctLog><twPctRoute>7.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/regctrlin0a</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp154.IMUX.56</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.476</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.294</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.337</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X5Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>691</twFanCnt><twDelInfo twEdge="twRising">2.199</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-3.710</twLogDel><twRouteDel>7.112</twRouteDel><twTotDel>3.402</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHI/regctrlin1a (ILOGIC_X4Y0.D), 1 path
</twPathRptBanner><twPathRpt anchorID="120"><twConstOffIn anchorID="121" twDataPathType="twDataPathMaxDelay"><twSlack>0.536</twSlack><twSrc BELType="PAD">okUH&lt;2&gt;</twSrc><twDest BELType="FF">okHI/regctrlin1a</twDest><twClkDel>3.404</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/okHC&lt;2&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUH&lt;2&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;2&gt;</twSrc><twDest BELType='FF'>okHI/regctrlin1a</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB3.PAD</twSrcSite><twPathDel><twSite>AB3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.397</twDelInfo><twComp>okUH&lt;2&gt;</twComp><twBEL>okUH&lt;2&gt;</twBEL><twBEL>okUH_2_IBUF</twBEL><twBEL>ProtoComp154.IMUX.58</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X4Y0.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.233</twDelInfo><twComp>okUH_2_IBUF</twComp></twPathDel><twPathDel><twSite>ILOGIC_X4Y0.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">1.723</twDelInfo><twComp>okHI/okHC&lt;2&gt;</twComp><twBEL>ProtoComp158.D2OFFBYP_SRC.18</twBEL><twBEL>okHI/regctrlin1a</twBEL></twPathDel><twLogDel>3.120</twLogDel><twRouteDel>0.233</twRouteDel><twTotDel>3.353</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-1.240">okClk</twDestClk><twPctLog>93.1</twPctLog><twPctRoute>6.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/regctrlin1a</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp154.IMUX.56</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.476</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.294</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.337</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X4Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>691</twFanCnt><twDelInfo twEdge="twRising">2.201</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-3.710</twLogDel><twRouteDel>7.114</twRouteDel><twTotDel>3.404</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;okHostIN_grp&quot; OFFSET = IN 2 ns VALID 2 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHI/regctrlin2a (ILOGIC_X7Y2.D), 1 path
</twPathRptBanner><twPathRpt anchorID="122"><twConstOffIn anchorID="123" twDataPathType="twDataPathMinDelay"><twSlack>0.062</twSlack><twSrc BELType="PAD">okUH&lt;3&gt;</twSrc><twDest BELType="FF">okHI/regctrlin2a</twDest><twClkDel>2.255</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/okHC&lt;3&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>okUH&lt;3&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;3&gt;</twSrc><twDest BELType='FF'>okHI/regctrlin2a</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y6.PAD</twSrcSite><twPathDel><twSite>Y6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;3&gt;</twComp><twBEL>okUH&lt;3&gt;</twBEL><twBEL>okUH_3_IBUF</twBEL><twBEL>ProtoComp154.IMUX.59</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X7Y2.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>okUH_3_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X7Y2.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>okHI/okHC&lt;3&gt;</twComp><twBEL>ProtoComp158.D2OFFBYP_SRC.19</twBEL><twBEL>okHI/regctrlin2a</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-1.240">okClk</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/regctrlin2a</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp154.IMUX.56</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.131</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X7Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>691</twFanCnt><twDelInfo twEdge="twRising">1.113</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.211</twLogDel><twRouteDel>3.466</twRouteDel><twTotDel>2.255</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHI/regctrlin0a (ILOGIC_X5Y3.D), 1 path
</twPathRptBanner><twPathRpt anchorID="124"><twConstOffIn anchorID="125" twDataPathType="twDataPathMinDelay"><twSlack>0.090</twSlack><twSrc BELType="PAD">okUH&lt;1&gt;</twSrc><twDest BELType="FF">okHI/regctrlin0a</twDest><twClkDel>2.256</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/okHC&lt;1&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>okUH&lt;1&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;1&gt;</twSrc><twDest BELType='FF'>okHI/regctrlin0a</twDest><twLogLvls>2</twLogLvls><twSrcSite>AA4.PAD</twSrcSite><twPathDel><twSite>AA4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;1&gt;</twComp><twBEL>okUH&lt;1&gt;</twBEL><twBEL>okUH_1_IBUF</twBEL><twBEL>ProtoComp154.IMUX.57</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X5Y3.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>okUH_1_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X5Y3.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>okHI/okHC&lt;1&gt;</twComp><twBEL>ProtoComp158.D2OFFBYP_SRC.17</twBEL><twBEL>okHI/regctrlin0a</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.124</twRouteDel><twTotDel>1.381</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-1.240">okClk</twDestClk><twPctLog>91.0</twPctLog><twPctRoute>9.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/regctrlin0a</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp154.IMUX.56</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.131</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X5Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>691</twFanCnt><twDelInfo twEdge="twRising">1.114</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.211</twLogDel><twRouteDel>3.467</twRouteDel><twTotDel>2.256</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHI/regctrlin1a (ILOGIC_X4Y0.D), 1 path
</twPathRptBanner><twPathRpt anchorID="126"><twConstOffIn anchorID="127" twDataPathType="twDataPathMinDelay"><twSlack>0.120</twSlack><twSrc BELType="PAD">okUH&lt;2&gt;</twSrc><twDest BELType="FF">okHI/regctrlin1a</twDest><twClkDel>2.258</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/okHC&lt;2&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>okUH&lt;2&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;2&gt;</twSrc><twDest BELType='FF'>okHI/regctrlin1a</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB3.PAD</twSrcSite><twPathDel><twSite>AB3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;2&gt;</twComp><twBEL>okUH&lt;2&gt;</twBEL><twBEL>okUH_2_IBUF</twBEL><twBEL>ProtoComp154.IMUX.58</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X4Y0.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>okUH_2_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X4Y0.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>okHI/okHC&lt;2&gt;</twComp><twBEL>ProtoComp158.D2OFFBYP_SRC.18</twBEL><twBEL>okHI/regctrlin1a</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.156</twRouteDel><twTotDel>1.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-1.240">okClk</twDestClk><twPctLog>89.0</twPctLog><twPctRoute>11.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/regctrlin1a</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp154.IMUX.56</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.131</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X4Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>691</twFanCnt><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.211</twLogDel><twRouteDel>3.469</twRouteDel><twTotDel>2.258</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="2" anchorID="128"><twConstRollup name="TS_okHostClk" fullName="TS_okHostClk = PERIOD TIMEGRP &quot;okHostClk&quot; 9.92 ns HIGH 50%;" type="origin" depth="0" requirement="9.920" prefType="period" actual="5.340" actualRollup="14.613" errors="0" errorRollup="294" items="0" itemsRollup="40595"/><twConstRollup name="TS_okHI_dcm0_clk0" fullName="TS_okHI_dcm0_clk0 = PERIOD TIMEGRP &quot;okHI_dcm0_clk0&quot; TS_okHostClk PHASE -1.24         ns HIGH 50%;" type="child" depth="1" requirement="9.920" prefType="period" actual="14.613" actualRollup="N/A" errors="294" errorRollup="0" items="40595" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="129">2</twUnmetConstCnt><twDataSheet anchorID="130" twNameLen="15"><twSUH2ClkList anchorID="131" twDestWidth="9" twPhaseWidth="5"><twDest>okUH&lt;0&gt;</twDest><twSUH2Clk ><twSrc>okUH&lt;1&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.475</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.090</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUH&lt;2&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.464</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.120</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUH&lt;3&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.406</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.062</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUH&lt;4&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.590</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.246</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;0&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.470</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.126</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;1&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.540</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.155</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;2&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.666</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.281</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;3&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.653</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.309</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;4&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.723</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.338</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;5&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.593</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.249</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;6&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.462</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.118</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;7&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.532</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.147</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;8&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.536</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.151</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;9&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.462</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.118</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;10&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.532</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.147</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;11&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.406</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.062</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;12&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.476</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.091</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;13&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.653</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.309</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;14&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.723</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.338</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;15&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.720</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.335</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;16&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.661</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.276</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;17&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.481</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.096</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;18&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.653</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.309</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;19&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.667</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.282</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;20&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.653</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.309</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;21&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.723</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.338</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;22&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.725</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.340</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;28&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.466</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.122</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;29&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.597</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.253</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;30&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.536</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.151</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;31&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.406</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.062</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="132" twDestWidth="9" twPhaseWidth="5"><twSrc>okUH&lt;0&gt;</twSrc><twClk2Out  twOutPad = "okHU&lt;0&gt;" twMinTime = "1.583" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.286" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okHU&lt;2&gt;" twMinTime = "1.535" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.238" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;0&gt;" twMinTime = "1.422" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.233" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;1&gt;" twMinTime = "1.422" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.233" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;2&gt;" twMinTime = "1.286" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.097" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;3&gt;" twMinTime = "1.239" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.050" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;4&gt;" twMinTime = "1.239" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.050" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;5&gt;" twMinTime = "1.290" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.101" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;6&gt;" twMinTime = "1.430" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.241" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;7&gt;" twMinTime = "1.430" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.241" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;8&gt;" twMinTime = "1.426" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.237" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;9&gt;" twMinTime = "1.430" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.241" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;10&gt;" twMinTime = "1.430" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.241" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;11&gt;" twMinTime = "1.476" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.287" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;12&gt;" twMinTime = "1.476" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.287" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;13&gt;" twMinTime = "1.240" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.051" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;14&gt;" twMinTime = "1.240" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.051" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;15&gt;" twMinTime = "1.243" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.054" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;16&gt;" twMinTime = "1.292" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.103" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;17&gt;" twMinTime = "1.472" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.283" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;18&gt;" twMinTime = "1.240" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.051" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;19&gt;" twMinTime = "1.286" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.097" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;20&gt;" twMinTime = "1.240" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.051" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;21&gt;" twMinTime = "1.240" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.051" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;22&gt;" twMinTime = "1.238" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.049" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;23&gt;" twMinTime = "1.292" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.103" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;24&gt;" twMinTime = "1.427" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.238" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;25&gt;" twMinTime = "1.290" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.101" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;26&gt;" twMinTime = "1.288" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.099" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;27&gt;" twMinTime = "1.240" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.051" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;28&gt;" twMinTime = "1.426" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.237" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;29&gt;" twMinTime = "1.286" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.097" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;30&gt;" twMinTime = "1.427" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.238" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;31&gt;" twMinTime = "1.477" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.288" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-1.240" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="133" twDestWidth="7"><twDest>okUH&lt;0&gt;</twDest><twClk2SU><twSrc>okUH&lt;0&gt;</twSrc><twRiseRise>14.613</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="134" twDestWidth="7"><twDest>sys_clk</twDest><twClk2SU><twSrc>sys_clk</twSrc><twRiseRise>11.381</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="135" twDestWidth="9" twWorstWindow="1.663" twWorstSetup="1.725" twWorstHold="-0.062" twWorstSetupSlack="0.275" twWorstHoldSlack="2.062" ><twConstName>TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 2 ns VALID 4 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>okUHU&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.530" twHoldSlack = "2.126" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.470</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.126</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.460" twHoldSlack = "2.155" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.540</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.155</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.334" twHoldSlack = "2.281" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.666</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.281</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.347" twHoldSlack = "2.309" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.653</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.309</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.277" twHoldSlack = "2.338" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.723</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.338</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.407" twHoldSlack = "2.249" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.593</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.249</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.538" twHoldSlack = "2.118" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.462</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.118</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.468" twHoldSlack = "2.147" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.532</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.147</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;8&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.464" twHoldSlack = "2.151" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.536</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.151</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;9&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.538" twHoldSlack = "2.118" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.462</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.118</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;10&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.468" twHoldSlack = "2.147" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.532</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.147</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;11&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.594" twHoldSlack = "2.062" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.406</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.062</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;12&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.524" twHoldSlack = "2.091" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.476</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.091</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;13&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.347" twHoldSlack = "2.309" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.653</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.309</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;14&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.277" twHoldSlack = "2.338" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.723</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.338</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;15&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.280" twHoldSlack = "2.335" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.720</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.335</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;16&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.339" twHoldSlack = "2.276" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.661</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.276</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;17&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.519" twHoldSlack = "2.096" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.481</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.096</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;18&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.347" twHoldSlack = "2.309" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.653</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.309</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;19&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.333" twHoldSlack = "2.282" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.667</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.282</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;20&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.347" twHoldSlack = "2.309" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.653</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.309</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;21&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.277" twHoldSlack = "2.338" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.723</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.338</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;22&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.275" twHoldSlack = "2.340" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.725</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.340</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;28&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.534" twHoldSlack = "2.122" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.466</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.122</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;29&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.403" twHoldSlack = "2.253" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.597</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.253</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;30&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.464" twHoldSlack = "2.151" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.536</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.151</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;31&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.594" twHoldSlack = "2.062" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.406</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.062</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="136" twDestWidth="7" twWorstWindow="1.528" twWorstSetup="1.590" twWorstHold="-0.062" twWorstSetupSlack="0.410" twWorstHoldSlack="0.062" ><twConstName>TIMEGRP &quot;okHostIN_grp&quot; OFFSET = IN 2 ns VALID 2 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>okUH&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.525" twHoldSlack = "0.090" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.475</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.090</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUH&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.536" twHoldSlack = "0.120" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.464</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.120</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUH&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.594" twHoldSlack = "0.062" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.406</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.062</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUH&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.410" twHoldSlack = "0.246" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.590</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.246</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetOutTable anchorID="137" twDestWidth="9" twMinSlack="2.712" twMaxSlack="2.951" twRelSkew="0.239" ><twConstName>TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "okUHU&lt;0&gt;" twSlack = "5.233" twMaxDelayCrnr="f" twMinDelay = "1.422" twMinDelayCrnr="t" twRelSkew = "0.184" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;1&gt;" twSlack = "5.233" twMaxDelayCrnr="f" twMinDelay = "1.422" twMinDelayCrnr="t" twRelSkew = "0.184" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;2&gt;" twSlack = "5.097" twMaxDelayCrnr="f" twMinDelay = "1.286" twMinDelayCrnr="t" twRelSkew = "0.048" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;3&gt;" twSlack = "5.050" twMaxDelayCrnr="f" twMinDelay = "1.239" twMinDelayCrnr="t" twRelSkew = "0.001" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;4&gt;" twSlack = "5.050" twMaxDelayCrnr="f" twMinDelay = "1.239" twMinDelayCrnr="t" twRelSkew = "0.001" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;5&gt;" twSlack = "5.101" twMaxDelayCrnr="f" twMinDelay = "1.290" twMinDelayCrnr="t" twRelSkew = "0.052" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;6&gt;" twSlack = "5.241" twMaxDelayCrnr="f" twMinDelay = "1.430" twMinDelayCrnr="t" twRelSkew = "0.192" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;7&gt;" twSlack = "5.241" twMaxDelayCrnr="f" twMinDelay = "1.430" twMinDelayCrnr="t" twRelSkew = "0.192" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;8&gt;" twSlack = "5.237" twMaxDelayCrnr="f" twMinDelay = "1.426" twMinDelayCrnr="t" twRelSkew = "0.188" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;9&gt;" twSlack = "5.241" twMaxDelayCrnr="f" twMinDelay = "1.430" twMinDelayCrnr="t" twRelSkew = "0.192" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;10&gt;" twSlack = "5.241" twMaxDelayCrnr="f" twMinDelay = "1.430" twMinDelayCrnr="t" twRelSkew = "0.192" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;11&gt;" twSlack = "5.287" twMaxDelayCrnr="f" twMinDelay = "1.476" twMinDelayCrnr="t" twRelSkew = "0.238" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;12&gt;" twSlack = "5.287" twMaxDelayCrnr="f" twMinDelay = "1.476" twMinDelayCrnr="t" twRelSkew = "0.238" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;13&gt;" twSlack = "5.051" twMaxDelayCrnr="f" twMinDelay = "1.240" twMinDelayCrnr="t" twRelSkew = "0.002" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;14&gt;" twSlack = "5.051" twMaxDelayCrnr="f" twMinDelay = "1.240" twMinDelayCrnr="t" twRelSkew = "0.002" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;15&gt;" twSlack = "5.054" twMaxDelayCrnr="f" twMinDelay = "1.243" twMinDelayCrnr="t" twRelSkew = "0.005" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;16&gt;" twSlack = "5.103" twMaxDelayCrnr="f" twMinDelay = "1.292" twMinDelayCrnr="t" twRelSkew = "0.054" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;17&gt;" twSlack = "5.283" twMaxDelayCrnr="f" twMinDelay = "1.472" twMinDelayCrnr="t" twRelSkew = "0.234" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;18&gt;" twSlack = "5.051" twMaxDelayCrnr="f" twMinDelay = "1.240" twMinDelayCrnr="t" twRelSkew = "0.002" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;19&gt;" twSlack = "5.097" twMaxDelayCrnr="f" twMinDelay = "1.286" twMinDelayCrnr="t" twRelSkew = "0.048" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;20&gt;" twSlack = "5.051" twMaxDelayCrnr="f" twMinDelay = "1.240" twMinDelayCrnr="t" twRelSkew = "0.002" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;21&gt;" twSlack = "5.051" twMaxDelayCrnr="f" twMinDelay = "1.240" twMinDelayCrnr="t" twRelSkew = "0.002" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;22&gt;" twSlack = "5.049" twMaxDelayCrnr="f" twMinDelay = "1.238" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;23&gt;" twSlack = "5.103" twMaxDelayCrnr="f" twMinDelay = "1.292" twMinDelayCrnr="t" twRelSkew = "0.054" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;24&gt;" twSlack = "5.238" twMaxDelayCrnr="f" twMinDelay = "1.427" twMinDelayCrnr="t" twRelSkew = "0.189" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;25&gt;" twSlack = "5.101" twMaxDelayCrnr="f" twMinDelay = "1.290" twMinDelayCrnr="t" twRelSkew = "0.052" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;26&gt;" twSlack = "5.099" twMaxDelayCrnr="f" twMinDelay = "1.288" twMinDelayCrnr="t" twRelSkew = "0.050" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;27&gt;" twSlack = "5.051" twMaxDelayCrnr="f" twMinDelay = "1.240" twMinDelayCrnr="t" twRelSkew = "0.002" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;28&gt;" twSlack = "5.237" twMaxDelayCrnr="f" twMinDelay = "1.426" twMinDelayCrnr="t" twRelSkew = "0.188" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;29&gt;" twSlack = "5.097" twMaxDelayCrnr="f" twMinDelay = "1.286" twMinDelayCrnr="t" twRelSkew = "0.048" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;30&gt;" twSlack = "5.238" twMaxDelayCrnr="f" twMinDelay = "1.427" twMinDelayCrnr="t" twRelSkew = "0.189" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;31&gt;" twSlack = "5.288" twMaxDelayCrnr="f" twMinDelay = "1.477" twMinDelayCrnr="t" twRelSkew = "0.239" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="138" twDestWidth="7" twMinSlack="2.714" twMaxSlack="2.762" twRelSkew="0.048" ><twConstName>TIMEGRP &quot;okHostOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "okHU&lt;0&gt;" twSlack = "5.286" twMaxDelayCrnr="f" twMinDelay = "1.583" twMinDelayCrnr="t" twRelSkew = "0.048" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okHU&lt;2&gt;" twSlack = "5.238" twMaxDelayCrnr="f" twMinDelay = "1.535" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="139"><twErrCnt>708</twErrCnt><twScore>633133</twScore><twSetupScore>633133</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>68644</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>23479</twConnCnt></twConstCov><twStats anchorID="140"><twMinPer>14.613</twMinPer><twFootnote number="1" /><twMaxFreq>68.432</twMaxFreq><twMinInBeforeClk>1.725</twMinInBeforeClk><twMinOutAfterClk>5.288</twMinOutAfterClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Apr 05 10:31:26 2017 </twTimestamp></twFoot><twClientInfo anchorID="141"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 483 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
