$date
  Sat Nov 15 22:33:07 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_control_alu $end
$var reg 3 ! op[2:0] $end
$var reg 3 " funct[2:0] $end
$var reg 3 # alu_cont[2:0] $end
$scope module uut $end
$var reg 3 $ op[2:0] $end
$var reg 3 % funct[2:0] $end
$var reg 3 & alu_cont[2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b000 !
b111 "
b111 #
b000 $
b111 %
b111 &
#20000000
b001 !
b010 "
b000 #
b001 $
b010 %
b000 &
#40000000
b010 !
b000 "
b001 #
b010 $
b000 %
b001 &
#60000000
b011 !
b010 "
b010 #
b011 $
b010 %
b010 &
#80000000
