<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: minimal inside operator simulation test (without result verification)
rc: 0 (means success: 1)
tags: 11.4.13
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-11/simple
top_module: 
type: simulation parsing
mode: parsing
files: <a href="../../../../tests/chapter-11/simple/11.4.13--simple_set_member-sim.sv.html" target="file-frame">tests/chapter-11/simple/11.4.13--simple_set_member-sim.sv</a>
defines: 
time_elapsed: 0.005s
ram usage: 10596 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/tests/chapter-11/simple -e top <a href="../../../../tests/chapter-11/simple/11.4.13--simple_set_member-sim.sv.html" target="file-frame">tests/chapter-11/simple/11.4.13--simple_set_member-sim.sv</a>
entity @top (i4$ %a) -&gt; (i4$ %b) {
    %0 = const time 0s 1e
    %1 = const i4 0
    %2 = const i32 0
    %a.prb = prb i4$ %a
    %zext = inss i32 %2, i4 %a.prb, 0, 4
    %3 = const i32 2
    %4 = eq i32 %zext, %3
    %5 = const i32 3
    %6 = eq i32 %zext, %5
    %7 = or i1 %4, %6
    %8 = const i32 4
    %9 = eq i32 %zext, %8
    %10 = or i1 %7, %9
    %11 = const i32 5
    %12 = eq i32 %zext, %11
    %13 = or i1 %10, %12
    %zext1 = inss i4 %1, i1 %13, 0, 1
    drv i4$ %b, %zext1, %0
}

</pre>
</body>