// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module vadd_load_PQ_codes (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        query_num,
        nprobe,
        s_cell_ID_load_PQ_codes74_dout,
        s_cell_ID_load_PQ_codes74_num_data_valid,
        s_cell_ID_load_PQ_codes74_fifo_cap,
        s_cell_ID_load_PQ_codes74_empty_n,
        s_cell_ID_load_PQ_codes74_read,
        s_scanned_entries_every_cell_load_PQ_codes79_dout,
        s_scanned_entries_every_cell_load_PQ_codes79_num_data_valid,
        s_scanned_entries_every_cell_load_PQ_codes79_fifo_cap,
        s_scanned_entries_every_cell_load_PQ_codes79_empty_n,
        s_scanned_entries_every_cell_load_PQ_codes79_read,
        s_last_valid_PE_ID76_dout,
        s_last_valid_PE_ID76_num_data_valid,
        s_last_valid_PE_ID76_fifo_cap,
        s_last_valid_PE_ID76_empty_n,
        s_last_valid_PE_ID76_read,
        s_start_addr_every_cell77_dout,
        s_start_addr_every_cell77_num_data_valid,
        s_start_addr_every_cell77_fifo_cap,
        s_start_addr_every_cell77_empty_n,
        s_start_addr_every_cell77_read,
        m_axi_gmem5_AWVALID,
        m_axi_gmem5_AWREADY,
        m_axi_gmem5_AWADDR,
        m_axi_gmem5_AWID,
        m_axi_gmem5_AWLEN,
        m_axi_gmem5_AWSIZE,
        m_axi_gmem5_AWBURST,
        m_axi_gmem5_AWLOCK,
        m_axi_gmem5_AWCACHE,
        m_axi_gmem5_AWPROT,
        m_axi_gmem5_AWQOS,
        m_axi_gmem5_AWREGION,
        m_axi_gmem5_AWUSER,
        m_axi_gmem5_WVALID,
        m_axi_gmem5_WREADY,
        m_axi_gmem5_WDATA,
        m_axi_gmem5_WSTRB,
        m_axi_gmem5_WLAST,
        m_axi_gmem5_WID,
        m_axi_gmem5_WUSER,
        m_axi_gmem5_ARVALID,
        m_axi_gmem5_ARREADY,
        m_axi_gmem5_ARADDR,
        m_axi_gmem5_ARID,
        m_axi_gmem5_ARLEN,
        m_axi_gmem5_ARSIZE,
        m_axi_gmem5_ARBURST,
        m_axi_gmem5_ARLOCK,
        m_axi_gmem5_ARCACHE,
        m_axi_gmem5_ARPROT,
        m_axi_gmem5_ARQOS,
        m_axi_gmem5_ARREGION,
        m_axi_gmem5_ARUSER,
        m_axi_gmem5_RVALID,
        m_axi_gmem5_RREADY,
        m_axi_gmem5_RDATA,
        m_axi_gmem5_RLAST,
        m_axi_gmem5_RID,
        m_axi_gmem5_RFIFONUM,
        m_axi_gmem5_RUSER,
        m_axi_gmem5_RRESP,
        m_axi_gmem5_BVALID,
        m_axi_gmem5_BREADY,
        m_axi_gmem5_BRESP,
        m_axi_gmem5_BID,
        m_axi_gmem5_BUSER,
        PQ_codes_DRAM_0,
        m_axi_gmem6_AWVALID,
        m_axi_gmem6_AWREADY,
        m_axi_gmem6_AWADDR,
        m_axi_gmem6_AWID,
        m_axi_gmem6_AWLEN,
        m_axi_gmem6_AWSIZE,
        m_axi_gmem6_AWBURST,
        m_axi_gmem6_AWLOCK,
        m_axi_gmem6_AWCACHE,
        m_axi_gmem6_AWPROT,
        m_axi_gmem6_AWQOS,
        m_axi_gmem6_AWREGION,
        m_axi_gmem6_AWUSER,
        m_axi_gmem6_WVALID,
        m_axi_gmem6_WREADY,
        m_axi_gmem6_WDATA,
        m_axi_gmem6_WSTRB,
        m_axi_gmem6_WLAST,
        m_axi_gmem6_WID,
        m_axi_gmem6_WUSER,
        m_axi_gmem6_ARVALID,
        m_axi_gmem6_ARREADY,
        m_axi_gmem6_ARADDR,
        m_axi_gmem6_ARID,
        m_axi_gmem6_ARLEN,
        m_axi_gmem6_ARSIZE,
        m_axi_gmem6_ARBURST,
        m_axi_gmem6_ARLOCK,
        m_axi_gmem6_ARCACHE,
        m_axi_gmem6_ARPROT,
        m_axi_gmem6_ARQOS,
        m_axi_gmem6_ARREGION,
        m_axi_gmem6_ARUSER,
        m_axi_gmem6_RVALID,
        m_axi_gmem6_RREADY,
        m_axi_gmem6_RDATA,
        m_axi_gmem6_RLAST,
        m_axi_gmem6_RID,
        m_axi_gmem6_RFIFONUM,
        m_axi_gmem6_RUSER,
        m_axi_gmem6_RRESP,
        m_axi_gmem6_BVALID,
        m_axi_gmem6_BREADY,
        m_axi_gmem6_BRESP,
        m_axi_gmem6_BID,
        m_axi_gmem6_BUSER,
        PQ_codes_DRAM_1,
        m_axi_gmem7_AWVALID,
        m_axi_gmem7_AWREADY,
        m_axi_gmem7_AWADDR,
        m_axi_gmem7_AWID,
        m_axi_gmem7_AWLEN,
        m_axi_gmem7_AWSIZE,
        m_axi_gmem7_AWBURST,
        m_axi_gmem7_AWLOCK,
        m_axi_gmem7_AWCACHE,
        m_axi_gmem7_AWPROT,
        m_axi_gmem7_AWQOS,
        m_axi_gmem7_AWREGION,
        m_axi_gmem7_AWUSER,
        m_axi_gmem7_WVALID,
        m_axi_gmem7_WREADY,
        m_axi_gmem7_WDATA,
        m_axi_gmem7_WSTRB,
        m_axi_gmem7_WLAST,
        m_axi_gmem7_WID,
        m_axi_gmem7_WUSER,
        m_axi_gmem7_ARVALID,
        m_axi_gmem7_ARREADY,
        m_axi_gmem7_ARADDR,
        m_axi_gmem7_ARID,
        m_axi_gmem7_ARLEN,
        m_axi_gmem7_ARSIZE,
        m_axi_gmem7_ARBURST,
        m_axi_gmem7_ARLOCK,
        m_axi_gmem7_ARCACHE,
        m_axi_gmem7_ARPROT,
        m_axi_gmem7_ARQOS,
        m_axi_gmem7_ARREGION,
        m_axi_gmem7_ARUSER,
        m_axi_gmem7_RVALID,
        m_axi_gmem7_RREADY,
        m_axi_gmem7_RDATA,
        m_axi_gmem7_RLAST,
        m_axi_gmem7_RID,
        m_axi_gmem7_RFIFONUM,
        m_axi_gmem7_RUSER,
        m_axi_gmem7_RRESP,
        m_axi_gmem7_BVALID,
        m_axi_gmem7_BREADY,
        m_axi_gmem7_BRESP,
        m_axi_gmem7_BID,
        m_axi_gmem7_BUSER,
        PQ_codes_DRAM_2,
        m_axi_gmem8_AWVALID,
        m_axi_gmem8_AWREADY,
        m_axi_gmem8_AWADDR,
        m_axi_gmem8_AWID,
        m_axi_gmem8_AWLEN,
        m_axi_gmem8_AWSIZE,
        m_axi_gmem8_AWBURST,
        m_axi_gmem8_AWLOCK,
        m_axi_gmem8_AWCACHE,
        m_axi_gmem8_AWPROT,
        m_axi_gmem8_AWQOS,
        m_axi_gmem8_AWREGION,
        m_axi_gmem8_AWUSER,
        m_axi_gmem8_WVALID,
        m_axi_gmem8_WREADY,
        m_axi_gmem8_WDATA,
        m_axi_gmem8_WSTRB,
        m_axi_gmem8_WLAST,
        m_axi_gmem8_WID,
        m_axi_gmem8_WUSER,
        m_axi_gmem8_ARVALID,
        m_axi_gmem8_ARREADY,
        m_axi_gmem8_ARADDR,
        m_axi_gmem8_ARID,
        m_axi_gmem8_ARLEN,
        m_axi_gmem8_ARSIZE,
        m_axi_gmem8_ARBURST,
        m_axi_gmem8_ARLOCK,
        m_axi_gmem8_ARCACHE,
        m_axi_gmem8_ARPROT,
        m_axi_gmem8_ARQOS,
        m_axi_gmem8_ARREGION,
        m_axi_gmem8_ARUSER,
        m_axi_gmem8_RVALID,
        m_axi_gmem8_RREADY,
        m_axi_gmem8_RDATA,
        m_axi_gmem8_RLAST,
        m_axi_gmem8_RID,
        m_axi_gmem8_RFIFONUM,
        m_axi_gmem8_RUSER,
        m_axi_gmem8_RRESP,
        m_axi_gmem8_BVALID,
        m_axi_gmem8_BREADY,
        m_axi_gmem8_BRESP,
        m_axi_gmem8_BID,
        m_axi_gmem8_BUSER,
        PQ_codes_DRAM_3,
        s_PQ_codes_0_din,
        s_PQ_codes_0_num_data_valid,
        s_PQ_codes_0_fifo_cap,
        s_PQ_codes_0_full_n,
        s_PQ_codes_0_write,
        s_PQ_codes_1_din,
        s_PQ_codes_1_num_data_valid,
        s_PQ_codes_1_fifo_cap,
        s_PQ_codes_1_full_n,
        s_PQ_codes_1_write,
        s_PQ_codes_2_din,
        s_PQ_codes_2_num_data_valid,
        s_PQ_codes_2_fifo_cap,
        s_PQ_codes_2_full_n,
        s_PQ_codes_2_write,
        s_PQ_codes_3_din,
        s_PQ_codes_3_num_data_valid,
        s_PQ_codes_3_fifo_cap,
        s_PQ_codes_3_full_n,
        s_PQ_codes_3_write,
        query_num_c136_din,
        query_num_c136_num_data_valid,
        query_num_c136_fifo_cap,
        query_num_c136_full_n,
        query_num_c136_write,
        nprobe_c164_din,
        nprobe_c164_num_data_valid,
        nprobe_c164_fifo_cap,
        nprobe_c164_full_n,
        nprobe_c164_write,
        ap_ext_blocking_n,
        ap_str_blocking_n,
        ap_int_blocking_n
);

parameter    ap_ST_fsm_state1 = 74'd1;
parameter    ap_ST_fsm_state2 = 74'd2;
parameter    ap_ST_fsm_state3 = 74'd4;
parameter    ap_ST_fsm_state4 = 74'd8;
parameter    ap_ST_fsm_state5 = 74'd16;
parameter    ap_ST_fsm_state6 = 74'd32;
parameter    ap_ST_fsm_state7 = 74'd64;
parameter    ap_ST_fsm_state8 = 74'd128;
parameter    ap_ST_fsm_state9 = 74'd256;
parameter    ap_ST_fsm_state10 = 74'd512;
parameter    ap_ST_fsm_state11 = 74'd1024;
parameter    ap_ST_fsm_state12 = 74'd2048;
parameter    ap_ST_fsm_state13 = 74'd4096;
parameter    ap_ST_fsm_state14 = 74'd8192;
parameter    ap_ST_fsm_state15 = 74'd16384;
parameter    ap_ST_fsm_state16 = 74'd32768;
parameter    ap_ST_fsm_state17 = 74'd65536;
parameter    ap_ST_fsm_state18 = 74'd131072;
parameter    ap_ST_fsm_state19 = 74'd262144;
parameter    ap_ST_fsm_state20 = 74'd524288;
parameter    ap_ST_fsm_state21 = 74'd1048576;
parameter    ap_ST_fsm_state22 = 74'd2097152;
parameter    ap_ST_fsm_state23 = 74'd4194304;
parameter    ap_ST_fsm_state24 = 74'd8388608;
parameter    ap_ST_fsm_state25 = 74'd16777216;
parameter    ap_ST_fsm_state26 = 74'd33554432;
parameter    ap_ST_fsm_state27 = 74'd67108864;
parameter    ap_ST_fsm_state28 = 74'd134217728;
parameter    ap_ST_fsm_state29 = 74'd268435456;
parameter    ap_ST_fsm_state30 = 74'd536870912;
parameter    ap_ST_fsm_state31 = 74'd1073741824;
parameter    ap_ST_fsm_state32 = 74'd2147483648;
parameter    ap_ST_fsm_state33 = 74'd4294967296;
parameter    ap_ST_fsm_state34 = 74'd8589934592;
parameter    ap_ST_fsm_state35 = 74'd17179869184;
parameter    ap_ST_fsm_state36 = 74'd34359738368;
parameter    ap_ST_fsm_state37 = 74'd68719476736;
parameter    ap_ST_fsm_state38 = 74'd137438953472;
parameter    ap_ST_fsm_state39 = 74'd274877906944;
parameter    ap_ST_fsm_state40 = 74'd549755813888;
parameter    ap_ST_fsm_state41 = 74'd1099511627776;
parameter    ap_ST_fsm_state42 = 74'd2199023255552;
parameter    ap_ST_fsm_state43 = 74'd4398046511104;
parameter    ap_ST_fsm_state44 = 74'd8796093022208;
parameter    ap_ST_fsm_state45 = 74'd17592186044416;
parameter    ap_ST_fsm_state46 = 74'd35184372088832;
parameter    ap_ST_fsm_state47 = 74'd70368744177664;
parameter    ap_ST_fsm_state48 = 74'd140737488355328;
parameter    ap_ST_fsm_state49 = 74'd281474976710656;
parameter    ap_ST_fsm_state50 = 74'd562949953421312;
parameter    ap_ST_fsm_state51 = 74'd1125899906842624;
parameter    ap_ST_fsm_state52 = 74'd2251799813685248;
parameter    ap_ST_fsm_state53 = 74'd4503599627370496;
parameter    ap_ST_fsm_state54 = 74'd9007199254740992;
parameter    ap_ST_fsm_state55 = 74'd18014398509481984;
parameter    ap_ST_fsm_state56 = 74'd36028797018963968;
parameter    ap_ST_fsm_state57 = 74'd72057594037927936;
parameter    ap_ST_fsm_state58 = 74'd144115188075855872;
parameter    ap_ST_fsm_state59 = 74'd288230376151711744;
parameter    ap_ST_fsm_state60 = 74'd576460752303423488;
parameter    ap_ST_fsm_state61 = 74'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 74'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 74'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 74'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 74'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 74'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 74'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 74'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 74'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 74'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 74'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 74'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 74'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 74'd9444732965739290427392;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [31:0] query_num;
input  [31:0] nprobe;
input  [31:0] s_cell_ID_load_PQ_codes74_dout;
input  [8:0] s_cell_ID_load_PQ_codes74_num_data_valid;
input  [8:0] s_cell_ID_load_PQ_codes74_fifo_cap;
input   s_cell_ID_load_PQ_codes74_empty_n;
output   s_cell_ID_load_PQ_codes74_read;
input  [31:0] s_scanned_entries_every_cell_load_PQ_codes79_dout;
input  [8:0] s_scanned_entries_every_cell_load_PQ_codes79_num_data_valid;
input  [8:0] s_scanned_entries_every_cell_load_PQ_codes79_fifo_cap;
input   s_scanned_entries_every_cell_load_PQ_codes79_empty_n;
output   s_scanned_entries_every_cell_load_PQ_codes79_read;
input  [31:0] s_last_valid_PE_ID76_dout;
input  [8:0] s_last_valid_PE_ID76_num_data_valid;
input  [8:0] s_last_valid_PE_ID76_fifo_cap;
input   s_last_valid_PE_ID76_empty_n;
output   s_last_valid_PE_ID76_read;
input  [31:0] s_start_addr_every_cell77_dout;
input  [8:0] s_start_addr_every_cell77_num_data_valid;
input  [8:0] s_start_addr_every_cell77_fifo_cap;
input   s_start_addr_every_cell77_empty_n;
output   s_start_addr_every_cell77_read;
output   m_axi_gmem5_AWVALID;
input   m_axi_gmem5_AWREADY;
output  [63:0] m_axi_gmem5_AWADDR;
output  [0:0] m_axi_gmem5_AWID;
output  [31:0] m_axi_gmem5_AWLEN;
output  [2:0] m_axi_gmem5_AWSIZE;
output  [1:0] m_axi_gmem5_AWBURST;
output  [1:0] m_axi_gmem5_AWLOCK;
output  [3:0] m_axi_gmem5_AWCACHE;
output  [2:0] m_axi_gmem5_AWPROT;
output  [3:0] m_axi_gmem5_AWQOS;
output  [3:0] m_axi_gmem5_AWREGION;
output  [0:0] m_axi_gmem5_AWUSER;
output   m_axi_gmem5_WVALID;
input   m_axi_gmem5_WREADY;
output  [511:0] m_axi_gmem5_WDATA;
output  [63:0] m_axi_gmem5_WSTRB;
output   m_axi_gmem5_WLAST;
output  [0:0] m_axi_gmem5_WID;
output  [0:0] m_axi_gmem5_WUSER;
output   m_axi_gmem5_ARVALID;
input   m_axi_gmem5_ARREADY;
output  [63:0] m_axi_gmem5_ARADDR;
output  [0:0] m_axi_gmem5_ARID;
output  [31:0] m_axi_gmem5_ARLEN;
output  [2:0] m_axi_gmem5_ARSIZE;
output  [1:0] m_axi_gmem5_ARBURST;
output  [1:0] m_axi_gmem5_ARLOCK;
output  [3:0] m_axi_gmem5_ARCACHE;
output  [2:0] m_axi_gmem5_ARPROT;
output  [3:0] m_axi_gmem5_ARQOS;
output  [3:0] m_axi_gmem5_ARREGION;
output  [0:0] m_axi_gmem5_ARUSER;
input   m_axi_gmem5_RVALID;
output   m_axi_gmem5_RREADY;
input  [511:0] m_axi_gmem5_RDATA;
input   m_axi_gmem5_RLAST;
input  [0:0] m_axi_gmem5_RID;
input  [8:0] m_axi_gmem5_RFIFONUM;
input  [0:0] m_axi_gmem5_RUSER;
input  [1:0] m_axi_gmem5_RRESP;
input   m_axi_gmem5_BVALID;
output   m_axi_gmem5_BREADY;
input  [1:0] m_axi_gmem5_BRESP;
input  [0:0] m_axi_gmem5_BID;
input  [0:0] m_axi_gmem5_BUSER;
input  [63:0] PQ_codes_DRAM_0;
output   m_axi_gmem6_AWVALID;
input   m_axi_gmem6_AWREADY;
output  [63:0] m_axi_gmem6_AWADDR;
output  [0:0] m_axi_gmem6_AWID;
output  [31:0] m_axi_gmem6_AWLEN;
output  [2:0] m_axi_gmem6_AWSIZE;
output  [1:0] m_axi_gmem6_AWBURST;
output  [1:0] m_axi_gmem6_AWLOCK;
output  [3:0] m_axi_gmem6_AWCACHE;
output  [2:0] m_axi_gmem6_AWPROT;
output  [3:0] m_axi_gmem6_AWQOS;
output  [3:0] m_axi_gmem6_AWREGION;
output  [0:0] m_axi_gmem6_AWUSER;
output   m_axi_gmem6_WVALID;
input   m_axi_gmem6_WREADY;
output  [511:0] m_axi_gmem6_WDATA;
output  [63:0] m_axi_gmem6_WSTRB;
output   m_axi_gmem6_WLAST;
output  [0:0] m_axi_gmem6_WID;
output  [0:0] m_axi_gmem6_WUSER;
output   m_axi_gmem6_ARVALID;
input   m_axi_gmem6_ARREADY;
output  [63:0] m_axi_gmem6_ARADDR;
output  [0:0] m_axi_gmem6_ARID;
output  [31:0] m_axi_gmem6_ARLEN;
output  [2:0] m_axi_gmem6_ARSIZE;
output  [1:0] m_axi_gmem6_ARBURST;
output  [1:0] m_axi_gmem6_ARLOCK;
output  [3:0] m_axi_gmem6_ARCACHE;
output  [2:0] m_axi_gmem6_ARPROT;
output  [3:0] m_axi_gmem6_ARQOS;
output  [3:0] m_axi_gmem6_ARREGION;
output  [0:0] m_axi_gmem6_ARUSER;
input   m_axi_gmem6_RVALID;
output   m_axi_gmem6_RREADY;
input  [511:0] m_axi_gmem6_RDATA;
input   m_axi_gmem6_RLAST;
input  [0:0] m_axi_gmem6_RID;
input  [8:0] m_axi_gmem6_RFIFONUM;
input  [0:0] m_axi_gmem6_RUSER;
input  [1:0] m_axi_gmem6_RRESP;
input   m_axi_gmem6_BVALID;
output   m_axi_gmem6_BREADY;
input  [1:0] m_axi_gmem6_BRESP;
input  [0:0] m_axi_gmem6_BID;
input  [0:0] m_axi_gmem6_BUSER;
input  [63:0] PQ_codes_DRAM_1;
output   m_axi_gmem7_AWVALID;
input   m_axi_gmem7_AWREADY;
output  [63:0] m_axi_gmem7_AWADDR;
output  [0:0] m_axi_gmem7_AWID;
output  [31:0] m_axi_gmem7_AWLEN;
output  [2:0] m_axi_gmem7_AWSIZE;
output  [1:0] m_axi_gmem7_AWBURST;
output  [1:0] m_axi_gmem7_AWLOCK;
output  [3:0] m_axi_gmem7_AWCACHE;
output  [2:0] m_axi_gmem7_AWPROT;
output  [3:0] m_axi_gmem7_AWQOS;
output  [3:0] m_axi_gmem7_AWREGION;
output  [0:0] m_axi_gmem7_AWUSER;
output   m_axi_gmem7_WVALID;
input   m_axi_gmem7_WREADY;
output  [511:0] m_axi_gmem7_WDATA;
output  [63:0] m_axi_gmem7_WSTRB;
output   m_axi_gmem7_WLAST;
output  [0:0] m_axi_gmem7_WID;
output  [0:0] m_axi_gmem7_WUSER;
output   m_axi_gmem7_ARVALID;
input   m_axi_gmem7_ARREADY;
output  [63:0] m_axi_gmem7_ARADDR;
output  [0:0] m_axi_gmem7_ARID;
output  [31:0] m_axi_gmem7_ARLEN;
output  [2:0] m_axi_gmem7_ARSIZE;
output  [1:0] m_axi_gmem7_ARBURST;
output  [1:0] m_axi_gmem7_ARLOCK;
output  [3:0] m_axi_gmem7_ARCACHE;
output  [2:0] m_axi_gmem7_ARPROT;
output  [3:0] m_axi_gmem7_ARQOS;
output  [3:0] m_axi_gmem7_ARREGION;
output  [0:0] m_axi_gmem7_ARUSER;
input   m_axi_gmem7_RVALID;
output   m_axi_gmem7_RREADY;
input  [511:0] m_axi_gmem7_RDATA;
input   m_axi_gmem7_RLAST;
input  [0:0] m_axi_gmem7_RID;
input  [8:0] m_axi_gmem7_RFIFONUM;
input  [0:0] m_axi_gmem7_RUSER;
input  [1:0] m_axi_gmem7_RRESP;
input   m_axi_gmem7_BVALID;
output   m_axi_gmem7_BREADY;
input  [1:0] m_axi_gmem7_BRESP;
input  [0:0] m_axi_gmem7_BID;
input  [0:0] m_axi_gmem7_BUSER;
input  [63:0] PQ_codes_DRAM_2;
output   m_axi_gmem8_AWVALID;
input   m_axi_gmem8_AWREADY;
output  [63:0] m_axi_gmem8_AWADDR;
output  [0:0] m_axi_gmem8_AWID;
output  [31:0] m_axi_gmem8_AWLEN;
output  [2:0] m_axi_gmem8_AWSIZE;
output  [1:0] m_axi_gmem8_AWBURST;
output  [1:0] m_axi_gmem8_AWLOCK;
output  [3:0] m_axi_gmem8_AWCACHE;
output  [2:0] m_axi_gmem8_AWPROT;
output  [3:0] m_axi_gmem8_AWQOS;
output  [3:0] m_axi_gmem8_AWREGION;
output  [0:0] m_axi_gmem8_AWUSER;
output   m_axi_gmem8_WVALID;
input   m_axi_gmem8_WREADY;
output  [511:0] m_axi_gmem8_WDATA;
output  [63:0] m_axi_gmem8_WSTRB;
output   m_axi_gmem8_WLAST;
output  [0:0] m_axi_gmem8_WID;
output  [0:0] m_axi_gmem8_WUSER;
output   m_axi_gmem8_ARVALID;
input   m_axi_gmem8_ARREADY;
output  [63:0] m_axi_gmem8_ARADDR;
output  [0:0] m_axi_gmem8_ARID;
output  [31:0] m_axi_gmem8_ARLEN;
output  [2:0] m_axi_gmem8_ARSIZE;
output  [1:0] m_axi_gmem8_ARBURST;
output  [1:0] m_axi_gmem8_ARLOCK;
output  [3:0] m_axi_gmem8_ARCACHE;
output  [2:0] m_axi_gmem8_ARPROT;
output  [3:0] m_axi_gmem8_ARQOS;
output  [3:0] m_axi_gmem8_ARREGION;
output  [0:0] m_axi_gmem8_ARUSER;
input   m_axi_gmem8_RVALID;
output   m_axi_gmem8_RREADY;
input  [511:0] m_axi_gmem8_RDATA;
input   m_axi_gmem8_RLAST;
input  [0:0] m_axi_gmem8_RID;
input  [8:0] m_axi_gmem8_RFIFONUM;
input  [0:0] m_axi_gmem8_RUSER;
input  [1:0] m_axi_gmem8_RRESP;
input   m_axi_gmem8_BVALID;
output   m_axi_gmem8_BREADY;
input  [1:0] m_axi_gmem8_BRESP;
input  [0:0] m_axi_gmem8_BID;
input  [0:0] m_axi_gmem8_BUSER;
input  [63:0] PQ_codes_DRAM_3;
output  [576:0] s_PQ_codes_0_din;
input  [3:0] s_PQ_codes_0_num_data_valid;
input  [3:0] s_PQ_codes_0_fifo_cap;
input   s_PQ_codes_0_full_n;
output   s_PQ_codes_0_write;
output  [576:0] s_PQ_codes_1_din;
input  [3:0] s_PQ_codes_1_num_data_valid;
input  [3:0] s_PQ_codes_1_fifo_cap;
input   s_PQ_codes_1_full_n;
output   s_PQ_codes_1_write;
output  [576:0] s_PQ_codes_2_din;
input  [3:0] s_PQ_codes_2_num_data_valid;
input  [3:0] s_PQ_codes_2_fifo_cap;
input   s_PQ_codes_2_full_n;
output   s_PQ_codes_2_write;
output  [576:0] s_PQ_codes_3_din;
input  [3:0] s_PQ_codes_3_num_data_valid;
input  [3:0] s_PQ_codes_3_fifo_cap;
input   s_PQ_codes_3_full_n;
output   s_PQ_codes_3_write;
output  [31:0] query_num_c136_din;
input  [1:0] query_num_c136_num_data_valid;
input  [1:0] query_num_c136_fifo_cap;
input   query_num_c136_full_n;
output   query_num_c136_write;
output  [31:0] nprobe_c164_din;
input  [1:0] nprobe_c164_num_data_valid;
input  [1:0] nprobe_c164_fifo_cap;
input   nprobe_c164_full_n;
output   nprobe_c164_write;
output   ap_ext_blocking_n;
output   ap_str_blocking_n;
output   ap_int_blocking_n;

reg ap_done;
reg ap_idle;
reg start_write;
reg s_cell_ID_load_PQ_codes74_read;
reg s_scanned_entries_every_cell_load_PQ_codes79_read;
reg s_last_valid_PE_ID76_read;
reg s_start_addr_every_cell77_read;
reg m_axi_gmem5_ARVALID;
reg[63:0] m_axi_gmem5_ARADDR;
reg[0:0] m_axi_gmem5_ARID;
reg[31:0] m_axi_gmem5_ARLEN;
reg[2:0] m_axi_gmem5_ARSIZE;
reg[1:0] m_axi_gmem5_ARBURST;
reg[1:0] m_axi_gmem5_ARLOCK;
reg[3:0] m_axi_gmem5_ARCACHE;
reg[2:0] m_axi_gmem5_ARPROT;
reg[3:0] m_axi_gmem5_ARQOS;
reg[3:0] m_axi_gmem5_ARREGION;
reg[0:0] m_axi_gmem5_ARUSER;
reg m_axi_gmem5_RREADY;
reg m_axi_gmem6_ARVALID;
reg[63:0] m_axi_gmem6_ARADDR;
reg[0:0] m_axi_gmem6_ARID;
reg[31:0] m_axi_gmem6_ARLEN;
reg[2:0] m_axi_gmem6_ARSIZE;
reg[1:0] m_axi_gmem6_ARBURST;
reg[1:0] m_axi_gmem6_ARLOCK;
reg[3:0] m_axi_gmem6_ARCACHE;
reg[2:0] m_axi_gmem6_ARPROT;
reg[3:0] m_axi_gmem6_ARQOS;
reg[3:0] m_axi_gmem6_ARREGION;
reg[0:0] m_axi_gmem6_ARUSER;
reg m_axi_gmem6_RREADY;
reg m_axi_gmem7_ARVALID;
reg[63:0] m_axi_gmem7_ARADDR;
reg[0:0] m_axi_gmem7_ARID;
reg[31:0] m_axi_gmem7_ARLEN;
reg[2:0] m_axi_gmem7_ARSIZE;
reg[1:0] m_axi_gmem7_ARBURST;
reg[1:0] m_axi_gmem7_ARLOCK;
reg[3:0] m_axi_gmem7_ARCACHE;
reg[2:0] m_axi_gmem7_ARPROT;
reg[3:0] m_axi_gmem7_ARQOS;
reg[3:0] m_axi_gmem7_ARREGION;
reg[0:0] m_axi_gmem7_ARUSER;
reg m_axi_gmem7_RREADY;
reg m_axi_gmem8_ARVALID;
reg[63:0] m_axi_gmem8_ARADDR;
reg[0:0] m_axi_gmem8_ARID;
reg[31:0] m_axi_gmem8_ARLEN;
reg[2:0] m_axi_gmem8_ARSIZE;
reg[1:0] m_axi_gmem8_ARBURST;
reg[1:0] m_axi_gmem8_ARLOCK;
reg[3:0] m_axi_gmem8_ARCACHE;
reg[2:0] m_axi_gmem8_ARPROT;
reg[3:0] m_axi_gmem8_ARQOS;
reg[3:0] m_axi_gmem8_ARREGION;
reg[0:0] m_axi_gmem8_ARUSER;
reg m_axi_gmem8_RREADY;
reg s_PQ_codes_0_write;
reg s_PQ_codes_1_write;
reg s_PQ_codes_2_write;
reg s_PQ_codes_3_write;
reg query_num_c136_write;
reg nprobe_c164_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [73:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    s_cell_ID_load_PQ_codes74_blk_n;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln122_fu_279_p2;
reg    s_scanned_entries_every_cell_load_PQ_codes79_blk_n;
reg    s_last_valid_PE_ID76_blk_n;
reg    s_start_addr_every_cell77_blk_n;
reg    gmem5_blk_n_AR;
wire    ap_CS_fsm_state3;
reg    gmem6_blk_n_AR;
reg    gmem7_blk_n_AR;
reg    gmem8_blk_n_AR;
reg    query_num_c136_blk_n;
reg    nprobe_c164_blk_n;
wire   [63:0] bound_fu_265_p2;
reg   [63:0] bound_reg_485;
wire   [63:0] add_ln122_fu_284_p2;
reg   [63:0] add_ln122_reg_493;
reg   [31:0] tmp_6_reg_498;
reg   [31:0] tmp_7_reg_503;
wire   [30:0] trunc_ln155_fu_290_p1;
reg   [30:0] trunc_ln155_reg_511;
wire   [30:0] sub_fu_294_p2;
reg   [30:0] sub_reg_516;
wire   [0:0] icmp_ln131_fu_300_p2;
reg   [0:0] icmp_ln131_reg_521;
reg   [0:0] tmp_reg_525;
wire   [0:0] cmp34_fu_314_p2;
reg   [0:0] cmp34_reg_530;
wire   [0:0] icmp_fu_330_p2;
reg   [0:0] icmp_reg_535;
wire   [0:0] cmp50_fu_336_p2;
reg   [0:0] cmp50_reg_540;
reg   [57:0] trunc_ln2_reg_545;
reg   [57:0] trunc_ln131_1_reg_551;
reg   [57:0] trunc_ln131_2_reg_557;
reg   [57:0] trunc_ln131_3_reg_563;
wire    grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_ap_start;
wire    grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_ap_done;
wire    grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_ap_idle;
wire    grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_ap_ready;
wire    grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_AWVALID;
wire   [63:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_AWADDR;
wire   [0:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_AWID;
wire   [31:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_AWLEN;
wire   [2:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_AWSIZE;
wire   [1:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_AWBURST;
wire   [1:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_AWLOCK;
wire   [3:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_AWCACHE;
wire   [2:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_AWPROT;
wire   [3:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_AWQOS;
wire   [3:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_AWREGION;
wire   [0:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_AWUSER;
wire    grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_WVALID;
wire   [511:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_WDATA;
wire   [63:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_WSTRB;
wire    grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_WLAST;
wire   [0:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_WID;
wire   [0:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_WUSER;
wire    grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_ARVALID;
wire   [63:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_ARADDR;
wire   [0:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_ARID;
wire   [31:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_ARLEN;
wire   [2:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_ARSIZE;
wire   [1:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_ARBURST;
wire   [1:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_ARLOCK;
wire   [3:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_ARCACHE;
wire   [2:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_ARPROT;
wire   [3:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_ARQOS;
wire   [3:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_ARREGION;
wire   [0:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_ARUSER;
wire    grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_RREADY;
wire    grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_BREADY;
wire    grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_AWVALID;
wire   [63:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_AWADDR;
wire   [0:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_AWID;
wire   [31:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_AWLEN;
wire   [2:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_AWSIZE;
wire   [1:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_AWBURST;
wire   [1:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_AWLOCK;
wire   [3:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_AWCACHE;
wire   [2:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_AWPROT;
wire   [3:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_AWQOS;
wire   [3:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_AWREGION;
wire   [0:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_AWUSER;
wire    grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_WVALID;
wire   [511:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_WDATA;
wire   [63:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_WSTRB;
wire    grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_WLAST;
wire   [0:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_WID;
wire   [0:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_WUSER;
wire    grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_ARVALID;
wire   [63:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_ARADDR;
wire   [0:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_ARID;
wire   [31:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_ARLEN;
wire   [2:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_ARSIZE;
wire   [1:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_ARBURST;
wire   [1:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_ARLOCK;
wire   [3:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_ARCACHE;
wire   [2:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_ARPROT;
wire   [3:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_ARQOS;
wire   [3:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_ARREGION;
wire   [0:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_ARUSER;
wire    grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_RREADY;
wire    grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_BREADY;
wire    grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_AWVALID;
wire   [63:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_AWADDR;
wire   [0:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_AWID;
wire   [31:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_AWLEN;
wire   [2:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_AWSIZE;
wire   [1:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_AWBURST;
wire   [1:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_AWLOCK;
wire   [3:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_AWCACHE;
wire   [2:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_AWPROT;
wire   [3:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_AWQOS;
wire   [3:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_AWREGION;
wire   [0:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_AWUSER;
wire    grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_WVALID;
wire   [511:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_WDATA;
wire   [63:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_WSTRB;
wire    grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_WLAST;
wire   [0:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_WID;
wire   [0:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_WUSER;
wire    grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_ARVALID;
wire   [63:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_ARADDR;
wire   [0:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_ARID;
wire   [31:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_ARLEN;
wire   [2:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_ARSIZE;
wire   [1:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_ARBURST;
wire   [1:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_ARLOCK;
wire   [3:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_ARCACHE;
wire   [2:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_ARPROT;
wire   [3:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_ARQOS;
wire   [3:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_ARREGION;
wire   [0:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_ARUSER;
wire    grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_RREADY;
wire    grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_BREADY;
wire    grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_AWVALID;
wire   [63:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_AWADDR;
wire   [0:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_AWID;
wire   [31:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_AWLEN;
wire   [2:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_AWSIZE;
wire   [1:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_AWBURST;
wire   [1:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_AWLOCK;
wire   [3:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_AWCACHE;
wire   [2:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_AWPROT;
wire   [3:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_AWQOS;
wire   [3:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_AWREGION;
wire   [0:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_AWUSER;
wire    grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_WVALID;
wire   [511:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_WDATA;
wire   [63:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_WSTRB;
wire    grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_WLAST;
wire   [0:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_WID;
wire   [0:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_WUSER;
wire    grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_ARVALID;
wire   [63:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_ARADDR;
wire   [0:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_ARID;
wire   [31:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_ARLEN;
wire   [2:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_ARSIZE;
wire   [1:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_ARBURST;
wire   [1:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_ARLOCK;
wire   [3:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_ARCACHE;
wire   [2:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_ARPROT;
wire   [3:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_ARQOS;
wire   [3:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_ARREGION;
wire   [0:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_ARUSER;
wire    grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_RREADY;
wire    grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_BREADY;
wire   [576:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_s_PQ_codes_0_din;
wire    grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_s_PQ_codes_0_write;
wire   [576:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_s_PQ_codes_1_din;
wire    grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_s_PQ_codes_1_write;
wire   [576:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_s_PQ_codes_2_din;
wire    grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_s_PQ_codes_2_write;
wire   [576:0] grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_s_PQ_codes_3_din;
wire    grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_s_PQ_codes_3_write;
wire    grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_ap_ext_blocking_n;
wire    grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_ap_str_blocking_n;
wire    grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_ap_int_blocking_n;
reg    grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_ap_start_reg;
wire    ap_CS_fsm_state73;
wire    ap_CS_fsm_state74;
wire  signed [63:0] sext_ln131_1_fu_414_p1;
wire  signed [63:0] sext_ln131_2_fu_424_p1;
wire  signed [63:0] sext_ln131_3_fu_434_p1;
wire  signed [63:0] sext_ln131_4_fu_444_p1;
reg    ap_block_state3_io;
reg   [63:0] indvar_flatten_fu_122;
reg    ap_block_state74_on_subcall_done;
reg    ap_block_state1;
reg    ap_block_state2;
wire   [31:0] bound_fu_265_p0;
wire   [31:0] bound_fu_265_p1;
wire   [30:0] tmp_5_fu_320_p4;
wire   [37:0] shl_ln_fu_342_p3;
wire  signed [63:0] sext_ln131_fu_350_p1;
wire   [63:0] add_ln131_fu_354_p2;
wire   [63:0] add_ln131_1_fu_369_p2;
wire   [63:0] add_ln131_2_fu_384_p2;
wire   [63:0] add_ln131_3_fu_399_p2;
reg   [73:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
reg    ap_ST_fsm_state74_blk;
wire    ap_ext_blocking_cur_n;
wire    ap_int_blocking_cur_n;
reg    ap_ext_blocking_sub_n;
reg    ap_wait_0;
reg    ap_sub_ext_blocking_0;
reg    ap_str_blocking_sub_n;
reg    ap_sub_str_blocking_0;
reg    ap_int_blocking_sub_n;
reg    ap_sub_int_blocking_0;
wire   [63:0] bound_fu_265_p00;
wire   [63:0] bound_fu_265_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 74'd1;
#0 grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_ap_start_reg = 1'b0;
end

vadd_load_PQ_codes_Pipeline_VITIS_LOOP_131_3 grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_ap_start),
    .ap_done(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_ap_done),
    .ap_idle(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_ap_idle),
    .ap_ready(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_ap_ready),
    .m_axi_gmem5_AWVALID(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_AWVALID),
    .m_axi_gmem5_AWREADY(1'b0),
    .m_axi_gmem5_AWADDR(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_AWADDR),
    .m_axi_gmem5_AWID(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_AWID),
    .m_axi_gmem5_AWLEN(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_AWLEN),
    .m_axi_gmem5_AWSIZE(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_AWSIZE),
    .m_axi_gmem5_AWBURST(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_AWBURST),
    .m_axi_gmem5_AWLOCK(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_AWLOCK),
    .m_axi_gmem5_AWCACHE(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_AWCACHE),
    .m_axi_gmem5_AWPROT(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_AWPROT),
    .m_axi_gmem5_AWQOS(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_AWQOS),
    .m_axi_gmem5_AWREGION(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_AWREGION),
    .m_axi_gmem5_AWUSER(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_AWUSER),
    .m_axi_gmem5_WVALID(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_WVALID),
    .m_axi_gmem5_WREADY(1'b0),
    .m_axi_gmem5_WDATA(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_WDATA),
    .m_axi_gmem5_WSTRB(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_WSTRB),
    .m_axi_gmem5_WLAST(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_WLAST),
    .m_axi_gmem5_WID(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_WID),
    .m_axi_gmem5_WUSER(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_WUSER),
    .m_axi_gmem5_ARVALID(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_ARVALID),
    .m_axi_gmem5_ARREADY(m_axi_gmem5_ARREADY),
    .m_axi_gmem5_ARADDR(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_ARADDR),
    .m_axi_gmem5_ARID(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_ARID),
    .m_axi_gmem5_ARLEN(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_ARLEN),
    .m_axi_gmem5_ARSIZE(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_ARSIZE),
    .m_axi_gmem5_ARBURST(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_ARBURST),
    .m_axi_gmem5_ARLOCK(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_ARLOCK),
    .m_axi_gmem5_ARCACHE(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_ARCACHE),
    .m_axi_gmem5_ARPROT(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_ARPROT),
    .m_axi_gmem5_ARQOS(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_ARQOS),
    .m_axi_gmem5_ARREGION(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_ARREGION),
    .m_axi_gmem5_ARUSER(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_ARUSER),
    .m_axi_gmem5_RVALID(m_axi_gmem5_RVALID),
    .m_axi_gmem5_RREADY(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_RREADY),
    .m_axi_gmem5_RDATA(m_axi_gmem5_RDATA),
    .m_axi_gmem5_RLAST(m_axi_gmem5_RLAST),
    .m_axi_gmem5_RID(m_axi_gmem5_RID),
    .m_axi_gmem5_RFIFONUM(m_axi_gmem5_RFIFONUM),
    .m_axi_gmem5_RUSER(m_axi_gmem5_RUSER),
    .m_axi_gmem5_RRESP(m_axi_gmem5_RRESP),
    .m_axi_gmem5_BVALID(1'b0),
    .m_axi_gmem5_BREADY(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_BREADY),
    .m_axi_gmem5_BRESP(2'd0),
    .m_axi_gmem5_BID(1'd0),
    .m_axi_gmem5_BUSER(1'd0),
    .m_axi_gmem6_AWVALID(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_AWVALID),
    .m_axi_gmem6_AWREADY(1'b0),
    .m_axi_gmem6_AWADDR(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_AWADDR),
    .m_axi_gmem6_AWID(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_AWID),
    .m_axi_gmem6_AWLEN(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_AWLEN),
    .m_axi_gmem6_AWSIZE(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_AWSIZE),
    .m_axi_gmem6_AWBURST(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_AWBURST),
    .m_axi_gmem6_AWLOCK(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_AWLOCK),
    .m_axi_gmem6_AWCACHE(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_AWCACHE),
    .m_axi_gmem6_AWPROT(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_AWPROT),
    .m_axi_gmem6_AWQOS(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_AWQOS),
    .m_axi_gmem6_AWREGION(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_AWREGION),
    .m_axi_gmem6_AWUSER(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_AWUSER),
    .m_axi_gmem6_WVALID(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_WVALID),
    .m_axi_gmem6_WREADY(1'b0),
    .m_axi_gmem6_WDATA(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_WDATA),
    .m_axi_gmem6_WSTRB(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_WSTRB),
    .m_axi_gmem6_WLAST(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_WLAST),
    .m_axi_gmem6_WID(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_WID),
    .m_axi_gmem6_WUSER(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_WUSER),
    .m_axi_gmem6_ARVALID(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_ARVALID),
    .m_axi_gmem6_ARREADY(m_axi_gmem6_ARREADY),
    .m_axi_gmem6_ARADDR(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_ARADDR),
    .m_axi_gmem6_ARID(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_ARID),
    .m_axi_gmem6_ARLEN(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_ARLEN),
    .m_axi_gmem6_ARSIZE(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_ARSIZE),
    .m_axi_gmem6_ARBURST(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_ARBURST),
    .m_axi_gmem6_ARLOCK(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_ARLOCK),
    .m_axi_gmem6_ARCACHE(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_ARCACHE),
    .m_axi_gmem6_ARPROT(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_ARPROT),
    .m_axi_gmem6_ARQOS(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_ARQOS),
    .m_axi_gmem6_ARREGION(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_ARREGION),
    .m_axi_gmem6_ARUSER(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_ARUSER),
    .m_axi_gmem6_RVALID(m_axi_gmem6_RVALID),
    .m_axi_gmem6_RREADY(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_RREADY),
    .m_axi_gmem6_RDATA(m_axi_gmem6_RDATA),
    .m_axi_gmem6_RLAST(m_axi_gmem6_RLAST),
    .m_axi_gmem6_RID(m_axi_gmem6_RID),
    .m_axi_gmem6_RFIFONUM(m_axi_gmem6_RFIFONUM),
    .m_axi_gmem6_RUSER(m_axi_gmem6_RUSER),
    .m_axi_gmem6_RRESP(m_axi_gmem6_RRESP),
    .m_axi_gmem6_BVALID(1'b0),
    .m_axi_gmem6_BREADY(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_BREADY),
    .m_axi_gmem6_BRESP(2'd0),
    .m_axi_gmem6_BID(1'd0),
    .m_axi_gmem6_BUSER(1'd0),
    .m_axi_gmem7_AWVALID(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_AWVALID),
    .m_axi_gmem7_AWREADY(1'b0),
    .m_axi_gmem7_AWADDR(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_AWADDR),
    .m_axi_gmem7_AWID(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_AWID),
    .m_axi_gmem7_AWLEN(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_AWLEN),
    .m_axi_gmem7_AWSIZE(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_AWSIZE),
    .m_axi_gmem7_AWBURST(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_AWBURST),
    .m_axi_gmem7_AWLOCK(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_AWLOCK),
    .m_axi_gmem7_AWCACHE(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_AWCACHE),
    .m_axi_gmem7_AWPROT(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_AWPROT),
    .m_axi_gmem7_AWQOS(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_AWQOS),
    .m_axi_gmem7_AWREGION(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_AWREGION),
    .m_axi_gmem7_AWUSER(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_AWUSER),
    .m_axi_gmem7_WVALID(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_WVALID),
    .m_axi_gmem7_WREADY(1'b0),
    .m_axi_gmem7_WDATA(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_WDATA),
    .m_axi_gmem7_WSTRB(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_WSTRB),
    .m_axi_gmem7_WLAST(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_WLAST),
    .m_axi_gmem7_WID(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_WID),
    .m_axi_gmem7_WUSER(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_WUSER),
    .m_axi_gmem7_ARVALID(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_ARVALID),
    .m_axi_gmem7_ARREADY(m_axi_gmem7_ARREADY),
    .m_axi_gmem7_ARADDR(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_ARADDR),
    .m_axi_gmem7_ARID(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_ARID),
    .m_axi_gmem7_ARLEN(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_ARLEN),
    .m_axi_gmem7_ARSIZE(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_ARSIZE),
    .m_axi_gmem7_ARBURST(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_ARBURST),
    .m_axi_gmem7_ARLOCK(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_ARLOCK),
    .m_axi_gmem7_ARCACHE(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_ARCACHE),
    .m_axi_gmem7_ARPROT(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_ARPROT),
    .m_axi_gmem7_ARQOS(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_ARQOS),
    .m_axi_gmem7_ARREGION(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_ARREGION),
    .m_axi_gmem7_ARUSER(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_ARUSER),
    .m_axi_gmem7_RVALID(m_axi_gmem7_RVALID),
    .m_axi_gmem7_RREADY(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_RREADY),
    .m_axi_gmem7_RDATA(m_axi_gmem7_RDATA),
    .m_axi_gmem7_RLAST(m_axi_gmem7_RLAST),
    .m_axi_gmem7_RID(m_axi_gmem7_RID),
    .m_axi_gmem7_RFIFONUM(m_axi_gmem7_RFIFONUM),
    .m_axi_gmem7_RUSER(m_axi_gmem7_RUSER),
    .m_axi_gmem7_RRESP(m_axi_gmem7_RRESP),
    .m_axi_gmem7_BVALID(1'b0),
    .m_axi_gmem7_BREADY(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_BREADY),
    .m_axi_gmem7_BRESP(2'd0),
    .m_axi_gmem7_BID(1'd0),
    .m_axi_gmem7_BUSER(1'd0),
    .m_axi_gmem8_AWVALID(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_AWVALID),
    .m_axi_gmem8_AWREADY(1'b0),
    .m_axi_gmem8_AWADDR(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_AWADDR),
    .m_axi_gmem8_AWID(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_AWID),
    .m_axi_gmem8_AWLEN(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_AWLEN),
    .m_axi_gmem8_AWSIZE(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_AWSIZE),
    .m_axi_gmem8_AWBURST(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_AWBURST),
    .m_axi_gmem8_AWLOCK(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_AWLOCK),
    .m_axi_gmem8_AWCACHE(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_AWCACHE),
    .m_axi_gmem8_AWPROT(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_AWPROT),
    .m_axi_gmem8_AWQOS(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_AWQOS),
    .m_axi_gmem8_AWREGION(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_AWREGION),
    .m_axi_gmem8_AWUSER(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_AWUSER),
    .m_axi_gmem8_WVALID(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_WVALID),
    .m_axi_gmem8_WREADY(1'b0),
    .m_axi_gmem8_WDATA(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_WDATA),
    .m_axi_gmem8_WSTRB(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_WSTRB),
    .m_axi_gmem8_WLAST(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_WLAST),
    .m_axi_gmem8_WID(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_WID),
    .m_axi_gmem8_WUSER(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_WUSER),
    .m_axi_gmem8_ARVALID(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_ARVALID),
    .m_axi_gmem8_ARREADY(m_axi_gmem8_ARREADY),
    .m_axi_gmem8_ARADDR(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_ARADDR),
    .m_axi_gmem8_ARID(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_ARID),
    .m_axi_gmem8_ARLEN(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_ARLEN),
    .m_axi_gmem8_ARSIZE(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_ARSIZE),
    .m_axi_gmem8_ARBURST(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_ARBURST),
    .m_axi_gmem8_ARLOCK(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_ARLOCK),
    .m_axi_gmem8_ARCACHE(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_ARCACHE),
    .m_axi_gmem8_ARPROT(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_ARPROT),
    .m_axi_gmem8_ARQOS(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_ARQOS),
    .m_axi_gmem8_ARREGION(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_ARREGION),
    .m_axi_gmem8_ARUSER(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_ARUSER),
    .m_axi_gmem8_RVALID(m_axi_gmem8_RVALID),
    .m_axi_gmem8_RREADY(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_RREADY),
    .m_axi_gmem8_RDATA(m_axi_gmem8_RDATA),
    .m_axi_gmem8_RLAST(m_axi_gmem8_RLAST),
    .m_axi_gmem8_RID(m_axi_gmem8_RID),
    .m_axi_gmem8_RFIFONUM(m_axi_gmem8_RFIFONUM),
    .m_axi_gmem8_RUSER(m_axi_gmem8_RUSER),
    .m_axi_gmem8_RRESP(m_axi_gmem8_RRESP),
    .m_axi_gmem8_BVALID(1'b0),
    .m_axi_gmem8_BREADY(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_BREADY),
    .m_axi_gmem8_BRESP(2'd0),
    .m_axi_gmem8_BID(1'd0),
    .m_axi_gmem8_BUSER(1'd0),
    .s_PQ_codes_0_din(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_s_PQ_codes_0_din),
    .s_PQ_codes_0_num_data_valid(4'd0),
    .s_PQ_codes_0_fifo_cap(4'd0),
    .s_PQ_codes_0_full_n(s_PQ_codes_0_full_n),
    .s_PQ_codes_0_write(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_s_PQ_codes_0_write),
    .s_PQ_codes_1_din(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_s_PQ_codes_1_din),
    .s_PQ_codes_1_num_data_valid(4'd0),
    .s_PQ_codes_1_fifo_cap(4'd0),
    .s_PQ_codes_1_full_n(s_PQ_codes_1_full_n),
    .s_PQ_codes_1_write(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_s_PQ_codes_1_write),
    .s_PQ_codes_2_din(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_s_PQ_codes_2_din),
    .s_PQ_codes_2_num_data_valid(4'd0),
    .s_PQ_codes_2_fifo_cap(4'd0),
    .s_PQ_codes_2_full_n(s_PQ_codes_2_full_n),
    .s_PQ_codes_2_write(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_s_PQ_codes_2_write),
    .s_PQ_codes_3_din(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_s_PQ_codes_3_din),
    .s_PQ_codes_3_num_data_valid(4'd0),
    .s_PQ_codes_3_fifo_cap(4'd0),
    .s_PQ_codes_3_full_n(s_PQ_codes_3_full_n),
    .s_PQ_codes_3_write(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_s_PQ_codes_3_write),
    .sext_ln131_4(trunc_ln131_3_reg_563),
    .sext_ln131_3(trunc_ln131_2_reg_557),
    .sext_ln131_2(trunc_ln131_1_reg_551),
    .sext_ln131_1(trunc_ln2_reg_545),
    .trunc_ln(trunc_ln155_reg_511),
    .sub(sub_reg_516),
    .cmp30(tmp_reg_525),
    .cmp34(cmp34_reg_530),
    .cmp42(icmp_reg_535),
    .cmp50(cmp50_reg_540),
    .PQ_reg_0_cell_ID(tmp_6_reg_498),
    .ap_ext_blocking_n(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_ap_ext_blocking_n),
    .ap_str_blocking_n(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_ap_str_blocking_n),
    .ap_int_blocking_n(grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_ap_int_blocking_n)
);

vadd_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U4067(
    .din0(bound_fu_265_p0),
    .din1(bound_fu_265_p1),
    .dout(bound_fu_265_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~(((icmp_ln122_fu_279_p2 == 1'd0) & (s_start_addr_every_cell77_empty_n == 1'b0)) | ((icmp_ln122_fu_279_p2 == 1'd0) & (s_last_valid_PE_ID76_empty_n == 1'b0)) | ((icmp_ln122_fu_279_p2 == 1'd0) & (s_scanned_entries_every_cell_load_PQ_codes79_empty_n == 1'b0)) | ((icmp_ln122_fu_279_p2 == 1'd0) & (s_cell_ID_load_PQ_codes74_empty_n == 1'b0))) & (icmp_ln122_fu_279_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state73)) begin
            grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_ap_start_reg <= 1'b1;
        end else if ((grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_ap_ready == 1'b1)) begin
            grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0) | (nprobe_c164_full_n == 1'b0) | (query_num_c136_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_fu_122 <= 64'd0;
    end else if (((1'b0 == ap_block_state74_on_subcall_done) & (1'b1 == ap_CS_fsm_state74))) begin
        indvar_flatten_fu_122 <= add_ln122_reg_493;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln122_reg_493 <= add_ln122_fu_284_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        bound_reg_485 <= bound_fu_265_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln131_fu_300_p2 == 1'd1) & (icmp_ln122_fu_279_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        cmp34_reg_530 <= cmp34_fu_314_p2;
        cmp50_reg_540 <= cmp50_fu_336_p2;
        icmp_reg_535 <= icmp_fu_330_p2;
        tmp_reg_525 <= s_last_valid_PE_ID76_dout[32'd31];
        trunc_ln131_1_reg_551 <= {{add_ln131_1_fu_369_p2[63:6]}};
        trunc_ln131_2_reg_557 <= {{add_ln131_2_fu_384_p2[63:6]}};
        trunc_ln131_3_reg_563 <= {{add_ln131_3_fu_399_p2[63:6]}};
        trunc_ln2_reg_545 <= {{add_ln131_fu_354_p2[63:6]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln122_fu_279_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        icmp_ln131_reg_521 <= icmp_ln131_fu_300_p2;
        sub_reg_516 <= sub_fu_294_p2;
        tmp_6_reg_498 <= s_cell_ID_load_PQ_codes74_dout;
        tmp_7_reg_503 <= s_scanned_entries_every_cell_load_PQ_codes79_dout;
        trunc_ln155_reg_511 <= trunc_ln155_fu_290_p1;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (real_start == 1'b0) | (nprobe_c164_full_n == 1'b0) | (query_num_c136_full_n == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((((icmp_ln122_fu_279_p2 == 1'd0) & (s_start_addr_every_cell77_empty_n == 1'b0)) | ((icmp_ln122_fu_279_p2 == 1'd0) & (s_last_valid_PE_ID76_empty_n == 1'b0)) | ((icmp_ln122_fu_279_p2 == 1'd0) & (s_scanned_entries_every_cell_load_PQ_codes79_empty_n == 1'b0)) | ((icmp_ln122_fu_279_p2 == 1'd0) & (s_cell_ID_load_PQ_codes74_empty_n == 1'b0)))) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state3_io)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

assign ap_ST_fsm_state73_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state74_on_subcall_done)) begin
        ap_ST_fsm_state74_blk = 1'b1;
    end else begin
        ap_ST_fsm_state74_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((~(((icmp_ln122_fu_279_p2 == 1'd0) & (s_start_addr_every_cell77_empty_n == 1'b0)) | ((icmp_ln122_fu_279_p2 == 1'd0) & (s_last_valid_PE_ID76_empty_n == 1'b0)) | ((icmp_ln122_fu_279_p2 == 1'd0) & (s_scanned_entries_every_cell_load_PQ_codes79_empty_n == 1'b0)) | ((icmp_ln122_fu_279_p2 == 1'd0) & (s_cell_ID_load_PQ_codes74_empty_n == 1'b0))) & (icmp_ln122_fu_279_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_wait_0 & ap_sub_ext_blocking_0) == 1'b1)) begin
        ap_ext_blocking_sub_n = 1'b0;
    end else begin
        ap_ext_blocking_sub_n = 1'b1;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_wait_0 & ap_sub_int_blocking_0) == 1'b1)) begin
        ap_int_blocking_sub_n = 1'b0;
    end else begin
        ap_int_blocking_sub_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_wait_0 & ap_sub_str_blocking_0) == 1'b1)) begin
        ap_str_blocking_sub_n = 1'b0;
    end else begin
        ap_str_blocking_sub_n = 1'b1;
    end
end

always @ (*) begin
    if ((grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_ap_ext_blocking_n == 1'b0)) begin
        ap_sub_ext_blocking_0 = 1'b1;
    end else begin
        ap_sub_ext_blocking_0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_ap_int_blocking_n == 1'b0)) begin
        ap_sub_int_blocking_0 = 1'b1;
    end else begin
        ap_sub_int_blocking_0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_ap_str_blocking_n == 1'b0)) begin
        ap_sub_str_blocking_0 = 1'b1;
    end else begin
        ap_sub_str_blocking_0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_ST_fsm_state74 == ap_CS_fsm)) begin
        ap_wait_0 = 1'b1;
    end else begin
        ap_wait_0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        gmem5_blk_n_AR = m_axi_gmem5_ARREADY;
    end else begin
        gmem5_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        gmem6_blk_n_AR = m_axi_gmem6_ARREADY;
    end else begin
        gmem6_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        gmem7_blk_n_AR = m_axi_gmem7_ARREADY;
    end else begin
        gmem7_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        gmem8_blk_n_AR = m_axi_gmem8_ARREADY;
    end else begin
        gmem8_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((~(((icmp_ln122_fu_279_p2 == 1'd0) & (s_start_addr_every_cell77_empty_n == 1'b0)) | ((icmp_ln122_fu_279_p2 == 1'd0) & (s_last_valid_PE_ID76_empty_n == 1'b0)) | ((icmp_ln122_fu_279_p2 == 1'd0) & (s_scanned_entries_every_cell_load_PQ_codes79_empty_n == 1'b0)) | ((icmp_ln122_fu_279_p2 == 1'd0) & (s_cell_ID_load_PQ_codes74_empty_n == 1'b0))) & (icmp_ln122_fu_279_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem5_ARADDR = sext_ln131_1_fu_414_p1;
    end else if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem5_ARADDR = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_ARADDR;
    end else begin
        m_axi_gmem5_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem5_ARBURST = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_ARBURST;
    end else begin
        m_axi_gmem5_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem5_ARCACHE = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_ARCACHE;
    end else begin
        m_axi_gmem5_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem5_ARID = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_ARID;
    end else begin
        m_axi_gmem5_ARID = 1'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem5_ARLEN = tmp_7_reg_503;
    end else if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem5_ARLEN = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_ARLEN;
    end else begin
        m_axi_gmem5_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem5_ARLOCK = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_ARLOCK;
    end else begin
        m_axi_gmem5_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem5_ARPROT = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_ARPROT;
    end else begin
        m_axi_gmem5_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem5_ARQOS = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_ARQOS;
    end else begin
        m_axi_gmem5_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem5_ARREGION = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_ARREGION;
    end else begin
        m_axi_gmem5_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem5_ARSIZE = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_ARSIZE;
    end else begin
        m_axi_gmem5_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem5_ARUSER = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_ARUSER;
    end else begin
        m_axi_gmem5_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem5_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem5_ARVALID = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_ARVALID;
    end else begin
        m_axi_gmem5_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem5_RREADY = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem5_RREADY;
    end else begin
        m_axi_gmem5_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem6_ARADDR = sext_ln131_2_fu_424_p1;
    end else if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem6_ARADDR = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_ARADDR;
    end else begin
        m_axi_gmem6_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem6_ARBURST = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_ARBURST;
    end else begin
        m_axi_gmem6_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem6_ARCACHE = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_ARCACHE;
    end else begin
        m_axi_gmem6_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem6_ARID = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_ARID;
    end else begin
        m_axi_gmem6_ARID = 1'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem6_ARLEN = tmp_7_reg_503;
    end else if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem6_ARLEN = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_ARLEN;
    end else begin
        m_axi_gmem6_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem6_ARLOCK = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_ARLOCK;
    end else begin
        m_axi_gmem6_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem6_ARPROT = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_ARPROT;
    end else begin
        m_axi_gmem6_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem6_ARQOS = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_ARQOS;
    end else begin
        m_axi_gmem6_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem6_ARREGION = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_ARREGION;
    end else begin
        m_axi_gmem6_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem6_ARSIZE = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_ARSIZE;
    end else begin
        m_axi_gmem6_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem6_ARUSER = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_ARUSER;
    end else begin
        m_axi_gmem6_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem6_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem6_ARVALID = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_ARVALID;
    end else begin
        m_axi_gmem6_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem6_RREADY = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem6_RREADY;
    end else begin
        m_axi_gmem6_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem7_ARADDR = sext_ln131_3_fu_434_p1;
    end else if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem7_ARADDR = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_ARADDR;
    end else begin
        m_axi_gmem7_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem7_ARBURST = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_ARBURST;
    end else begin
        m_axi_gmem7_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem7_ARCACHE = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_ARCACHE;
    end else begin
        m_axi_gmem7_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem7_ARID = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_ARID;
    end else begin
        m_axi_gmem7_ARID = 1'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem7_ARLEN = tmp_7_reg_503;
    end else if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem7_ARLEN = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_ARLEN;
    end else begin
        m_axi_gmem7_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem7_ARLOCK = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_ARLOCK;
    end else begin
        m_axi_gmem7_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem7_ARPROT = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_ARPROT;
    end else begin
        m_axi_gmem7_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem7_ARQOS = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_ARQOS;
    end else begin
        m_axi_gmem7_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem7_ARREGION = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_ARREGION;
    end else begin
        m_axi_gmem7_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem7_ARSIZE = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_ARSIZE;
    end else begin
        m_axi_gmem7_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem7_ARUSER = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_ARUSER;
    end else begin
        m_axi_gmem7_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem7_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem7_ARVALID = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_ARVALID;
    end else begin
        m_axi_gmem7_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem7_RREADY = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem7_RREADY;
    end else begin
        m_axi_gmem7_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem8_ARADDR = sext_ln131_4_fu_444_p1;
    end else if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem8_ARADDR = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_ARADDR;
    end else begin
        m_axi_gmem8_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem8_ARBURST = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_ARBURST;
    end else begin
        m_axi_gmem8_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem8_ARCACHE = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_ARCACHE;
    end else begin
        m_axi_gmem8_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem8_ARID = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_ARID;
    end else begin
        m_axi_gmem8_ARID = 1'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem8_ARLEN = tmp_7_reg_503;
    end else if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem8_ARLEN = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_ARLEN;
    end else begin
        m_axi_gmem8_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem8_ARLOCK = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_ARLOCK;
    end else begin
        m_axi_gmem8_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem8_ARPROT = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_ARPROT;
    end else begin
        m_axi_gmem8_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem8_ARQOS = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_ARQOS;
    end else begin
        m_axi_gmem8_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem8_ARREGION = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_ARREGION;
    end else begin
        m_axi_gmem8_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem8_ARSIZE = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_ARSIZE;
    end else begin
        m_axi_gmem8_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem8_ARUSER = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_ARUSER;
    end else begin
        m_axi_gmem8_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem8_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem8_ARVALID = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_ARVALID;
    end else begin
        m_axi_gmem8_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_gmem8_RREADY = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_m_axi_gmem8_RREADY;
    end else begin
        m_axi_gmem8_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        nprobe_c164_blk_n = nprobe_c164_full_n;
    end else begin
        nprobe_c164_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0) | (nprobe_c164_full_n == 1'b0) | (query_num_c136_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        nprobe_c164_write = 1'b1;
    end else begin
        nprobe_c164_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        query_num_c136_blk_n = query_num_c136_full_n;
    end else begin
        query_num_c136_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0) | (nprobe_c164_full_n == 1'b0) | (query_num_c136_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        query_num_c136_write = 1'b1;
    end else begin
        query_num_c136_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74))) begin
        s_PQ_codes_0_write = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_s_PQ_codes_0_write;
    end else begin
        s_PQ_codes_0_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74))) begin
        s_PQ_codes_1_write = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_s_PQ_codes_1_write;
    end else begin
        s_PQ_codes_1_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74))) begin
        s_PQ_codes_2_write = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_s_PQ_codes_2_write;
    end else begin
        s_PQ_codes_2_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln131_reg_521 == 1'd1) & (1'b1 == ap_CS_fsm_state74))) begin
        s_PQ_codes_3_write = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_s_PQ_codes_3_write;
    end else begin
        s_PQ_codes_3_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_fu_279_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        s_cell_ID_load_PQ_codes74_blk_n = s_cell_ID_load_PQ_codes74_empty_n;
    end else begin
        s_cell_ID_load_PQ_codes74_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((icmp_ln122_fu_279_p2 == 1'd0) & (s_start_addr_every_cell77_empty_n == 1'b0)) | ((icmp_ln122_fu_279_p2 == 1'd0) & (s_last_valid_PE_ID76_empty_n == 1'b0)) | ((icmp_ln122_fu_279_p2 == 1'd0) & (s_scanned_entries_every_cell_load_PQ_codes79_empty_n == 1'b0)) | ((icmp_ln122_fu_279_p2 == 1'd0) & (s_cell_ID_load_PQ_codes74_empty_n == 1'b0))) & (icmp_ln122_fu_279_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        s_cell_ID_load_PQ_codes74_read = 1'b1;
    end else begin
        s_cell_ID_load_PQ_codes74_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_fu_279_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        s_last_valid_PE_ID76_blk_n = s_last_valid_PE_ID76_empty_n;
    end else begin
        s_last_valid_PE_ID76_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((icmp_ln122_fu_279_p2 == 1'd0) & (s_start_addr_every_cell77_empty_n == 1'b0)) | ((icmp_ln122_fu_279_p2 == 1'd0) & (s_last_valid_PE_ID76_empty_n == 1'b0)) | ((icmp_ln122_fu_279_p2 == 1'd0) & (s_scanned_entries_every_cell_load_PQ_codes79_empty_n == 1'b0)) | ((icmp_ln122_fu_279_p2 == 1'd0) & (s_cell_ID_load_PQ_codes74_empty_n == 1'b0))) & (icmp_ln122_fu_279_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        s_last_valid_PE_ID76_read = 1'b1;
    end else begin
        s_last_valid_PE_ID76_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_fu_279_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        s_scanned_entries_every_cell_load_PQ_codes79_blk_n = s_scanned_entries_every_cell_load_PQ_codes79_empty_n;
    end else begin
        s_scanned_entries_every_cell_load_PQ_codes79_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((icmp_ln122_fu_279_p2 == 1'd0) & (s_start_addr_every_cell77_empty_n == 1'b0)) | ((icmp_ln122_fu_279_p2 == 1'd0) & (s_last_valid_PE_ID76_empty_n == 1'b0)) | ((icmp_ln122_fu_279_p2 == 1'd0) & (s_scanned_entries_every_cell_load_PQ_codes79_empty_n == 1'b0)) | ((icmp_ln122_fu_279_p2 == 1'd0) & (s_cell_ID_load_PQ_codes74_empty_n == 1'b0))) & (icmp_ln122_fu_279_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        s_scanned_entries_every_cell_load_PQ_codes79_read = 1'b1;
    end else begin
        s_scanned_entries_every_cell_load_PQ_codes79_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_fu_279_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        s_start_addr_every_cell77_blk_n = s_start_addr_every_cell77_empty_n;
    end else begin
        s_start_addr_every_cell77_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((icmp_ln122_fu_279_p2 == 1'd0) & (s_start_addr_every_cell77_empty_n == 1'b0)) | ((icmp_ln122_fu_279_p2 == 1'd0) & (s_last_valid_PE_ID76_empty_n == 1'b0)) | ((icmp_ln122_fu_279_p2 == 1'd0) & (s_scanned_entries_every_cell_load_PQ_codes79_empty_n == 1'b0)) | ((icmp_ln122_fu_279_p2 == 1'd0) & (s_cell_ID_load_PQ_codes74_empty_n == 1'b0))) & (icmp_ln122_fu_279_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        s_start_addr_every_cell77_read = 1'b1;
    end else begin
        s_start_addr_every_cell77_read = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0) | (nprobe_c164_full_n == 1'b0) | (query_num_c136_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~(((icmp_ln122_fu_279_p2 == 1'd0) & (s_start_addr_every_cell77_empty_n == 1'b0)) | ((icmp_ln122_fu_279_p2 == 1'd0) & (s_last_valid_PE_ID76_empty_n == 1'b0)) | ((icmp_ln122_fu_279_p2 == 1'd0) & (s_scanned_entries_every_cell_load_PQ_codes79_empty_n == 1'b0)) | ((icmp_ln122_fu_279_p2 == 1'd0) & (s_cell_ID_load_PQ_codes74_empty_n == 1'b0))) & (icmp_ln122_fu_279_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if ((~(((icmp_ln122_fu_279_p2 == 1'd0) & (s_start_addr_every_cell77_empty_n == 1'b0)) | ((icmp_ln122_fu_279_p2 == 1'd0) & (s_last_valid_PE_ID76_empty_n == 1'b0)) | ((icmp_ln122_fu_279_p2 == 1'd0) & (s_scanned_entries_every_cell_load_PQ_codes79_empty_n == 1'b0)) | ((icmp_ln122_fu_279_p2 == 1'd0) & (s_cell_ID_load_PQ_codes74_empty_n == 1'b0))) & (icmp_ln131_fu_300_p2 == 1'd0) & (icmp_ln122_fu_279_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end else if ((~(((icmp_ln122_fu_279_p2 == 1'd0) & (s_start_addr_every_cell77_empty_n == 1'b0)) | ((icmp_ln122_fu_279_p2 == 1'd0) & (s_last_valid_PE_ID76_empty_n == 1'b0)) | ((icmp_ln122_fu_279_p2 == 1'd0) & (s_scanned_entries_every_cell_load_PQ_codes79_empty_n == 1'b0)) | ((icmp_ln122_fu_279_p2 == 1'd0) & (s_cell_ID_load_PQ_codes74_empty_n == 1'b0))) & (icmp_ln131_fu_300_p2 == 1'd1) & (icmp_ln122_fu_279_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            if (((1'b0 == ap_block_state74_on_subcall_done) & (1'b1 == ap_CS_fsm_state74))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln122_fu_284_p2 = (indvar_flatten_fu_122 + 64'd1);

assign add_ln131_1_fu_369_p2 = ($signed(sext_ln131_fu_350_p1) + $signed(PQ_codes_DRAM_1));

assign add_ln131_2_fu_384_p2 = ($signed(sext_ln131_fu_350_p1) + $signed(PQ_codes_DRAM_2));

assign add_ln131_3_fu_399_p2 = ($signed(sext_ln131_fu_350_p1) + $signed(PQ_codes_DRAM_3));

assign add_ln131_fu_354_p2 = ($signed(sext_ln131_fu_350_p1) + $signed(PQ_codes_DRAM_0));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0) | (nprobe_c164_full_n == 1'b0) | (query_num_c136_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state2 = (((icmp_ln122_fu_279_p2 == 1'd0) & (s_start_addr_every_cell77_empty_n == 1'b0)) | ((icmp_ln122_fu_279_p2 == 1'd0) & (s_last_valid_PE_ID76_empty_n == 1'b0)) | ((icmp_ln122_fu_279_p2 == 1'd0) & (s_scanned_entries_every_cell_load_PQ_codes79_empty_n == 1'b0)) | ((icmp_ln122_fu_279_p2 == 1'd0) & (s_cell_ID_load_PQ_codes74_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state3_io = ((m_axi_gmem8_ARREADY == 1'b0) | (m_axi_gmem7_ARREADY == 1'b0) | (m_axi_gmem6_ARREADY == 1'b0) | (m_axi_gmem5_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state74_on_subcall_done = ((grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_ap_done == 1'b0) & (icmp_ln131_reg_521 == 1'd1));
end

assign ap_ext_blocking_cur_n = (gmem8_blk_n_AR & gmem7_blk_n_AR & gmem6_blk_n_AR & gmem5_blk_n_AR);

assign ap_ext_blocking_n = (ap_ext_blocking_sub_n & ap_ext_blocking_cur_n);

assign ap_int_blocking_cur_n = (s_start_addr_every_cell77_blk_n & s_scanned_entries_every_cell_load_PQ_codes79_blk_n & s_last_valid_PE_ID76_blk_n & s_cell_ID_load_PQ_codes74_blk_n & query_num_c136_blk_n & nprobe_c164_blk_n);

assign ap_int_blocking_n = (ap_int_blocking_sub_n & ap_int_blocking_cur_n);

assign ap_ready = internal_ap_ready;

assign ap_str_blocking_n = (ap_str_blocking_sub_n & 1'b1);

assign bound_fu_265_p0 = bound_fu_265_p00;

assign bound_fu_265_p00 = query_num;

assign bound_fu_265_p1 = bound_fu_265_p10;

assign bound_fu_265_p10 = nprobe;

assign cmp34_fu_314_p2 = (($signed(s_last_valid_PE_ID76_dout) < $signed(32'd1)) ? 1'b1 : 1'b0);

assign cmp50_fu_336_p2 = (($signed(s_last_valid_PE_ID76_dout) < $signed(32'd3)) ? 1'b1 : 1'b0);

assign grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_ap_start = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_ap_start_reg;

assign icmp_fu_330_p2 = (($signed(tmp_5_fu_320_p4) < $signed(31'd1)) ? 1'b1 : 1'b0);

assign icmp_ln122_fu_279_p2 = ((indvar_flatten_fu_122 == bound_reg_485) ? 1'b1 : 1'b0);

assign icmp_ln131_fu_300_p2 = (($signed(s_scanned_entries_every_cell_load_PQ_codes79_dout) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign m_axi_gmem5_AWADDR = 64'd0;

assign m_axi_gmem5_AWBURST = 2'd0;

assign m_axi_gmem5_AWCACHE = 4'd0;

assign m_axi_gmem5_AWID = 1'd0;

assign m_axi_gmem5_AWLEN = 32'd0;

assign m_axi_gmem5_AWLOCK = 2'd0;

assign m_axi_gmem5_AWPROT = 3'd0;

assign m_axi_gmem5_AWQOS = 4'd0;

assign m_axi_gmem5_AWREGION = 4'd0;

assign m_axi_gmem5_AWSIZE = 3'd0;

assign m_axi_gmem5_AWUSER = 1'd0;

assign m_axi_gmem5_AWVALID = 1'b0;

assign m_axi_gmem5_BREADY = 1'b0;

assign m_axi_gmem5_WDATA = 512'd0;

assign m_axi_gmem5_WID = 1'd0;

assign m_axi_gmem5_WLAST = 1'b0;

assign m_axi_gmem5_WSTRB = 64'd0;

assign m_axi_gmem5_WUSER = 1'd0;

assign m_axi_gmem5_WVALID = 1'b0;

assign m_axi_gmem6_AWADDR = 64'd0;

assign m_axi_gmem6_AWBURST = 2'd0;

assign m_axi_gmem6_AWCACHE = 4'd0;

assign m_axi_gmem6_AWID = 1'd0;

assign m_axi_gmem6_AWLEN = 32'd0;

assign m_axi_gmem6_AWLOCK = 2'd0;

assign m_axi_gmem6_AWPROT = 3'd0;

assign m_axi_gmem6_AWQOS = 4'd0;

assign m_axi_gmem6_AWREGION = 4'd0;

assign m_axi_gmem6_AWSIZE = 3'd0;

assign m_axi_gmem6_AWUSER = 1'd0;

assign m_axi_gmem6_AWVALID = 1'b0;

assign m_axi_gmem6_BREADY = 1'b0;

assign m_axi_gmem6_WDATA = 512'd0;

assign m_axi_gmem6_WID = 1'd0;

assign m_axi_gmem6_WLAST = 1'b0;

assign m_axi_gmem6_WSTRB = 64'd0;

assign m_axi_gmem6_WUSER = 1'd0;

assign m_axi_gmem6_WVALID = 1'b0;

assign m_axi_gmem7_AWADDR = 64'd0;

assign m_axi_gmem7_AWBURST = 2'd0;

assign m_axi_gmem7_AWCACHE = 4'd0;

assign m_axi_gmem7_AWID = 1'd0;

assign m_axi_gmem7_AWLEN = 32'd0;

assign m_axi_gmem7_AWLOCK = 2'd0;

assign m_axi_gmem7_AWPROT = 3'd0;

assign m_axi_gmem7_AWQOS = 4'd0;

assign m_axi_gmem7_AWREGION = 4'd0;

assign m_axi_gmem7_AWSIZE = 3'd0;

assign m_axi_gmem7_AWUSER = 1'd0;

assign m_axi_gmem7_AWVALID = 1'b0;

assign m_axi_gmem7_BREADY = 1'b0;

assign m_axi_gmem7_WDATA = 512'd0;

assign m_axi_gmem7_WID = 1'd0;

assign m_axi_gmem7_WLAST = 1'b0;

assign m_axi_gmem7_WSTRB = 64'd0;

assign m_axi_gmem7_WUSER = 1'd0;

assign m_axi_gmem7_WVALID = 1'b0;

assign m_axi_gmem8_AWADDR = 64'd0;

assign m_axi_gmem8_AWBURST = 2'd0;

assign m_axi_gmem8_AWCACHE = 4'd0;

assign m_axi_gmem8_AWID = 1'd0;

assign m_axi_gmem8_AWLEN = 32'd0;

assign m_axi_gmem8_AWLOCK = 2'd0;

assign m_axi_gmem8_AWPROT = 3'd0;

assign m_axi_gmem8_AWQOS = 4'd0;

assign m_axi_gmem8_AWREGION = 4'd0;

assign m_axi_gmem8_AWSIZE = 3'd0;

assign m_axi_gmem8_AWUSER = 1'd0;

assign m_axi_gmem8_AWVALID = 1'b0;

assign m_axi_gmem8_BREADY = 1'b0;

assign m_axi_gmem8_WDATA = 512'd0;

assign m_axi_gmem8_WID = 1'd0;

assign m_axi_gmem8_WLAST = 1'b0;

assign m_axi_gmem8_WSTRB = 64'd0;

assign m_axi_gmem8_WUSER = 1'd0;

assign m_axi_gmem8_WVALID = 1'b0;

assign nprobe_c164_din = nprobe;

assign query_num_c136_din = query_num;

assign s_PQ_codes_0_din = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_s_PQ_codes_0_din;

assign s_PQ_codes_1_din = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_s_PQ_codes_1_din;

assign s_PQ_codes_2_din = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_s_PQ_codes_2_din;

assign s_PQ_codes_3_din = grp_load_PQ_codes_Pipeline_VITIS_LOOP_131_3_fu_226_s_PQ_codes_3_din;

assign sext_ln131_1_fu_414_p1 = $signed(trunc_ln2_reg_545);

assign sext_ln131_2_fu_424_p1 = $signed(trunc_ln131_1_reg_551);

assign sext_ln131_3_fu_434_p1 = $signed(trunc_ln131_2_reg_557);

assign sext_ln131_4_fu_444_p1 = $signed(trunc_ln131_3_reg_563);

assign sext_ln131_fu_350_p1 = $signed(shl_ln_fu_342_p3);

assign shl_ln_fu_342_p3 = {{s_start_addr_every_cell77_dout}, {6'd0}};

assign start_out = real_start;

assign sub_fu_294_p2 = ($signed(trunc_ln155_fu_290_p1) + $signed(31'd2147483647));

assign tmp_5_fu_320_p4 = {{s_last_valid_PE_ID76_dout[31:1]}};

assign trunc_ln155_fu_290_p1 = s_scanned_entries_every_cell_load_PQ_codes79_dout[30:0];

endmodule //vadd_load_PQ_codes
