#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Feb 26 15:05:31 2016
# Process ID: 4524
# Current directory: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_1/project_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17044 C:\Users\junhao.zhang.freddie\Vivado_Projects\lab4\project_1\project_3\project_3.xpr
# Log file: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_1/project_3/vivado.log
# Journal file: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_1/project_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_1/project_3/project_3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 794.742 ; gain = 201.391
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_1/project_3/project_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj dec_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_1/project_3/project_3.srcs/sources_1/new/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
WARNING: [VRFC 10-1315] redeclaration of ansi port Y is not allowed [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_1/project_3/project_3.srcs/sources_1/new/dec.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port GS is not allowed [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_1/project_3/project_3.srcs/sources_1/new/dec.v:12]
WARNING: [VRFC 10-1315] redeclaration of ansi port Eout is not allowed [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_1/project_3/project_3.srcs/sources_1/new/dec.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_1/project_3/project_3.srcs/sim_1/new/dec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_1/project_3/project_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_1/project_3/project_3.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto e13136a340104937bffa54a72cdb9a89 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot dec_tb_behav xil_defaultlib.dec_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dec
Compiling module xil_defaultlib.dec_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dec_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_1/project_3/project_3.sim/sim_1/behav/xsim.dir/dec_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 26 15:11:16 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_1/project_3/project_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "dec_tb_behav -key {Behavioral:sim_1:Functional:dec_tb} -tclbatch {dec_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source dec_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dec_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 803.297 ; gain = 6.953
run all
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb 26 15:13:50 2016...
