

================================================================
== Vitis HLS Report for 'sha3_256_hw'
================================================================
* Date:           Tue Aug  5 15:26:01 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        sha3_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                                  |                                                       |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                             Instance                             |                         Module                        |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_296                  |sha3_256_hw_Pipeline_VITIS_LOOP_472_1                  |       27|       27|  0.270 us|  0.270 us|   26|   26|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_KeccakF1600_StatePermute_fu_302                               |KeccakF1600_StatePermute                               |       62|       62|  0.620 us|  0.620 us|   62|   62|                                              no|
        |grp_sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1_fu_309  |sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1  |       37|       37|  0.370 us|  0.370 us|   33|   33|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +---------------------------------+---------+------------+----------+-----------+-----------+--------------+----------+
        |                                 |   Latency (cycles)   | Iteration|  Initiation Interval  |     Trip     |          |
        |            Loop Name            |   min   |     max    |  Latency |  achieved |   target  |     Count    | Pipelined|
        +---------------------------------+---------+------------+----------+-----------+-----------+--------------+----------+
        |- VITIS_LOOP_477_2               |      204|  6442450968|       204|          -|          -|  1 ~ 31580642|        no|
        | + absorb_loop2_VITIS_LOOP_26_1  |      138|         138|         4|          1|          1|           136|       yes|
        |- absorb_loop3                   |        ?|           ?|         4|          -|          -|             ?|        no|
        +---------------------------------+---------+------------+----------+-----------+-----------+--------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1529|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        5|    4|    5415|  19068|    -|
|Memory           |        4|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|    937|    -|
|Register         |        -|    -|    1240|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        9|    4|    6655|  21566|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        3|    1|       6|     40|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+------+-------+-----+
    |                             Instance                             |                         Module                        | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+------+-------+-----+
    |grp_KeccakF1600_StatePermute_fu_302                               |KeccakF1600_StatePermute                               |        2|   0|  3238|  16900|    0|
    |control_r_s_axi_U                                                 |control_r_s_axi                                        |        0|   0|   170|    296|    0|
    |control_s_axi_U                                                   |control_s_axi                                          |        0|   0|    74|    104|    0|
    |gmem_m_axi_U                                                      |gmem_m_axi                                             |        3|   0|   864|    851|    0|
    |mul_32ns_34ns_65_2_1_U7                                           |mul_32ns_34ns_65_2_1                                   |        0|   4|   173|     54|    0|
    |grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_296                  |sha3_256_hw_Pipeline_VITIS_LOOP_472_1                  |        0|   0|     7|     53|    0|
    |grp_sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1_fu_309  |sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1  |        0|   0|   101|    334|    0|
    |urem_32ns_9ns_32_36_seq_1_U8                                      |urem_32ns_9ns_32_36_seq_1                              |        0|   0|   394|    238|    0|
    |urem_32ns_9ns_8_36_seq_1_U9                                       |urem_32ns_9ns_8_36_seq_1                               |        0|   0|   394|    238|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+------+-------+-----+
    |Total                                                             |                                                       |        5|   4|  5415|  19068|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|      Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |s_U    |s_RAM_AUTO_1R1W  |        4|  0|   0|    0|    25|   64|     1|         1600|
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                 |        4|  0|   0|    0|    25|   64|     1|         1600|
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln26_fu_532_p2                 |         +|   0|  0|   13|           4|           1|
    |add_ln477_1_fu_351_p2              |         +|   0|  0|   32|          32|           8|
    |add_ln477_2_fu_427_p2              |         +|   0|  0|   40|          33|          33|
    |add_ln477_fu_331_p2                |         +|   0|  0|   39|          32|           9|
    |add_ln478_1_fu_509_p2              |         +|   0|  0|   13|           5|           1|
    |add_ln478_fu_489_p2                |         +|   0|  0|   15|           8|           1|
    |add_ln486_fu_463_p2                |         +|   0|  0|   71|          64|          64|
    |i_3_fu_600_p2                      |         +|   0|  0|    8|           8|           8|
    |i_6_fu_617_p2                      |         +|   0|  0|   39|          32|           1|
    |j_3_fu_582_p2                      |         +|   0|  0|   39|          32|           9|
    |sub_ln467_fu_444_p2                |         -|   0|  0|   41|          34|          34|
    |sub_ln470_fu_595_p2                |         -|   0|  0|    8|           8|           8|
    |sub_ln477_fu_347_p2                |         -|   0|  0|   32|          32|          32|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|    2|           1|           1|
    |ap_block_state49_pp0_stage0_iter1  |       and|   0|  0|    2|           1|           1|
    |empty_30_fu_375_p2                 |      icmp|   0|  0|   39|          32|           8|
    |icmp_ln26_1_fu_538_p2              |      icmp|   0|  0|   13|           4|           5|
    |icmp_ln26_fu_495_p2                |      icmp|   0|  0|   13|           4|           5|
    |icmp_ln477_1_fu_457_p2             |      icmp|   0|  0|   39|          32|           8|
    |icmp_ln477_fu_342_p2               |      icmp|   0|  0|   39|          32|           8|
    |icmp_ln478_fu_483_p2               |      icmp|   0|  0|   15|           8|           8|
    |icmp_ln486_fu_612_p2               |      icmp|   0|  0|   41|          34|          34|
    |r_1_fu_571_p2                      |        or|   0|  0|   64|          64|          64|
    |s_we0                              |        or|   0|  0|    2|           1|           1|
    |s_we1                              |        or|   0|  0|    2|           1|           1|
    |empty_fu_357_p3                    |    select|   0|  0|   32|           1|          32|
    |select_ln477_fu_380_p3             |    select|   0|  0|   32|           1|           8|
    |select_ln478_fu_515_p3             |    select|   0|  0|    5|           1|           5|
    |select_ln479_1_fu_544_p3           |    select|   0|  0|   64|           1|           1|
    |select_ln479_fu_501_p3             |    select|   0|  0|    4|           1|           1|
    |shl_ln27_fu_565_p2                 |       shl|   0|  0|  182|          64|          64|
    |shl_ln488_fu_677_p2                |       shl|   0|  0|  182|          64|          64|
    |shl_ln490_fu_700_p2                |       shl|   0|  0|  171|           3|          59|
    |ap_enable_pp0                      |       xor|   0|  0|    2|           1|           2|
    |xor_ln480_fu_577_p2                |       xor|   0|  0|   64|          64|          64|
    |xor_ln488_fu_683_p2                |       xor|   0|  0|   64|          64|          64|
    |xor_ln490_fu_710_p2                |       xor|   0|  0|   64|          64|          64|
    |xor_ln491_fu_728_p2                |       xor|   0|  0|    2|           1|           2|
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |Total                              |          |   0|  0| 1529|         868|         783|
    +-----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  522|        105|    1|        105|
    |ap_enable_reg_pp0_iter2       |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3       |   14|          3|    1|          3|
    |ap_phi_mux_i_2_phi_fu_267_p4  |    9|          2|    5|         10|
    |ap_phi_mux_i_4_phi_fu_278_p4  |    9|          2|    4|          8|
    |ap_phi_mux_r_phi_fu_289_p4    |    9|          2|   64|        128|
    |gmem_0_ARADDR                 |   14|          3|   64|        192|
    |gmem_0_ARLEN                  |   14|          3|   32|         96|
    |gmem_0_AWADDR                 |   14|          3|   64|        192|
    |gmem_0_AWLEN                  |   14|          3|   32|         96|
    |gmem_0_AWVALID                |   14|          3|    1|          3|
    |gmem_0_BREADY                 |   14|          3|    1|          3|
    |gmem_0_WVALID                 |    9|          2|    1|          2|
    |gmem_blk_n_AR                 |    9|          2|    1|          2|
    |gmem_blk_n_AW                 |    9|          2|    1|          2|
    |gmem_blk_n_B                  |    9|          2|    1|          2|
    |gmem_blk_n_R                  |    9|          2|    1|          2|
    |i_2_reg_263                   |    9|          2|    5|         10|
    |i_4_reg_274                   |    9|          2|    4|          8|
    |i_fu_162                      |    9|          2|   32|         64|
    |indvar_flatten_reg_252        |    9|          2|    8|         16|
    |j_fu_154                      |    9|          2|   32|         64|
    |r_reg_285                     |    9|          2|   64|        128|
    |s_address0                    |   20|          4|    5|         20|
    |s_address0_local              |   25|          5|    5|         25|
    |s_address1                    |    9|          2|    5|         10|
    |s_address1_local              |   25|          5|    5|         25|
    |s_ce0                         |   20|          4|    1|          4|
    |s_ce1                         |    9|          2|    1|          2|
    |s_d0                          |   14|          3|   64|        192|
    |s_d0_local                    |   14|          3|   64|        192|
    |s_d1                          |    9|          2|   64|        128|
    |s_d1_local                    |   14|          3|   64|        192|
    |s_we0                         |   14|          3|    1|          3|
    |s_we1                         |    9|          2|    1|          2|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  937|        194|  700|       1933|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                      Name                                     |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+-----+----+-----+-----------+
    |add_ln26_reg_893                                                               |    4|   0|    4|          0|
    |add_ln477_reg_780                                                              |   32|   0|   32|          0|
    |ap_CS_fsm                                                                      |  104|   0|  104|          0|
    |ap_enable_reg_pp0_iter0                                                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                        |    1|   0|    1|          0|
    |bit_sel_reg_981                                                                |    1|   0|    1|          0|
    |empty_reg_791                                                                  |   32|   0|   32|          0|
    |gmem_addr_1_read_reg_954                                                       |    8|   0|    8|          0|
    |gmem_addr_1_reg_858                                                            |   64|   0|   64|          0|
    |gmem_addr_read_reg_883                                                         |    8|   0|    8|          0|
    |grp_KeccakF1600_StatePermute_fu_302_ap_start_reg                               |    1|   0|    1|          0|
    |grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_296_ap_start_reg                  |    1|   0|    1|          0|
    |grp_sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1_fu_309_ap_start_reg  |    1|   0|    1|          0|
    |i_2_reg_263                                                                    |    5|   0|    5|          0|
    |i_3_reg_924                                                                    |    8|   0|    8|          0|
    |i_4_reg_274                                                                    |    4|   0|    4|          0|
    |i_fu_162                                                                       |   32|   0|   32|          0|
    |icmp_ln26_1_reg_898                                                            |    1|   0|    1|          0|
    |icmp_ln26_1_reg_898_pp0_iter2_reg                                              |    1|   0|    1|          0|
    |icmp_ln26_reg_873                                                              |    1|   0|    1|          0|
    |icmp_ln478_reg_864                                                             |    1|   0|    1|          0|
    |in_r_read_reg_763                                                              |   64|   0|   64|          0|
    |indvar_flatten_reg_252                                                         |    8|   0|    8|          0|
    |inlen_read_reg_754                                                             |   32|   0|   32|          0|
    |j_fu_154                                                                       |   32|   0|   32|          0|
    |lshr_ln_reg_938                                                                |    5|   0|    5|          0|
    |mul_ln477_1_cast4_reg_829                                                      |   30|   0|   64|         34|
    |out_r_read_reg_769                                                             |   64|   0|   64|          0|
    |r_1_reg_908                                                                    |   64|   0|   64|          0|
    |r_reg_285                                                                      |   64|   0|   64|          0|
    |s_addr_1_reg_959                                                               |    5|   0|    5|          0|
    |s_addr_2_reg_948                                                               |    5|   0|    5|          0|
    |s_addr_reg_902                                                                 |    5|   0|    5|          0|
    |s_addr_reg_902_pp0_iter2_reg                                                   |    5|   0|    5|          0|
    |s_load_3_reg_914                                                               |   64|   0|   64|          0|
    |select_ln477_reg_807                                                           |   32|   0|   32|          0|
    |select_ln478_reg_878                                                           |    5|   0|    5|          0|
    |sext_ln467_1_reg_839                                                           |   64|   0|   64|          0|
    |sub_ln467_reg_834                                                              |   34|   0|   34|          0|
    |tmp_reg_823                                                                    |   25|   0|   25|          0|
    |trunc_ln27_reg_888                                                             |    3|   0|    3|          0|
    |trunc_ln477_reg_813                                                            |    8|   0|    8|          0|
    |trunc_ln488_reg_933                                                            |    3|   0|    3|          0|
    |trunc_ln490_reg_943                                                            |    3|   0|    3|          0|
    |trunc_ln491_reg_986                                                            |   63|   0|   63|          0|
    |trunc_ln4_reg_775                                                              |    8|   0|    8|          0|
    |urem_ln477_reg_786                                                             |   32|   0|   32|          0|
    |urem_ln486_reg_919                                                             |    8|   0|    8|          0|
    |xor_ln488_reg_965                                                              |   64|   0|   64|          0|
    |xor_ln490_reg_970                                                              |   64|   0|   64|          0|
    |icmp_ln478_reg_864                                                             |   64|  32|    1|          0|
    +-------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                          | 1240|  32| 1211|         34|
    +-------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID    |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY    |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR     |   in|    5|       s_axi|       control|        scalar|
|s_axi_control_WVALID     |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY     |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA      |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB      |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID    |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY    |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR     |   in|    5|       s_axi|       control|        scalar|
|s_axi_control_RVALID     |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY     |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA      |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP      |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID     |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY     |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP      |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_r_AWVALID  |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_AWREADY  |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_AWADDR   |   in|    6|       s_axi|     control_r|        scalar|
|s_axi_control_r_WVALID   |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_WREADY   |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_WDATA    |   in|   32|       s_axi|     control_r|        scalar|
|s_axi_control_r_WSTRB    |   in|    4|       s_axi|     control_r|        scalar|
|s_axi_control_r_ARVALID  |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_ARREADY  |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_ARADDR   |   in|    6|       s_axi|     control_r|        scalar|
|s_axi_control_r_RVALID   |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_RREADY   |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_RDATA    |  out|   32|       s_axi|     control_r|        scalar|
|s_axi_control_r_RRESP    |  out|    2|       s_axi|     control_r|        scalar|
|s_axi_control_r_BVALID   |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_BREADY   |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_BRESP    |  out|    2|       s_axi|     control_r|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_hs|   sha3_256_hw|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|   sha3_256_hw|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|   sha3_256_hw|  return value|
|m_axi_gmem_AWVALID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR        |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID          |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN         |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE        |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST       |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK        |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT        |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS         |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION      |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY        |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA         |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB         |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID           |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR        |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID          |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN         |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE        |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST       |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK        |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT        |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS         |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION      |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID        |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA         |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID           |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP         |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID        |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP         |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID           |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER         |   in|    1|       m_axi|          gmem|       pointer|
+-------------------------+-----+-----+------------+--------------+--------------+

