// Seed: 114382685
module module_0 (
    output supply0 id_0,
    output tri0 id_1,
    output wand id_2
);
  logic [7:0] id_4;
  logic id_5;
  assign {id_5, (1 ? -1 : id_4[-1'b0]), -1 <= -1'b0, id_4} = 1'b0 == -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd39
) (
    output supply0 id_0,
    input uwire id_1,
    input wor id_2,
    output tri1 _id_3
);
  assign id_3 = id_2;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0
  );
  logic [-1 : ~  id_3] id_5;
endmodule
