Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Mar 11 16:06:03 2020
| Host         : LAPTOP-OQJ5SABP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: slaveselect (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: spi_clk (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: screen_writer_layout/Data_In_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: screen_writer_layout/Data_In_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: screen_writer_layout/Data_In_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: screen_writer_layout/Data_In_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: screen_writer_layout/player1_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: screen_writer_layout/player1_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: screen_writer_layout/player1_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: screen_writer_layout/player1_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: screen_writer_layout/player2_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: screen_writer_layout/player2_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: screen_writer_layout/player2_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: screen_writer_layout/player2_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     29.453        0.000                      0                  113        0.268        0.000                      0                  113        3.000        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk                  {0.000 5.000}      10.000          100.000         
  clk_pixel_clk_wiz  {0.000 19.789}     39.579          25.266          
  clkfbout_clk_wiz   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_pixel_clk_wiz       29.453        0.000                      0                  113        0.268        0.000                      0                  113       19.289        0.000                       0                    44  
  clkfbout_clk_wiz                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_clk_wiz
  To Clock:  clk_pixel_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       29.453ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.289ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.453ns  (required time - arrival time)
  Source:                 vga_layout/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/g_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        9.571ns  (logic 2.190ns (22.881%)  route 7.381ns (77.119%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.088 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=42, routed)          1.638    -0.874    vga_layout/clk_pixel
    SLICE_X2Y5           FDRE                                         r  vga_layout/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  vga_layout/hcount_reg[0]/Q
                         net (fo=51, routed)          3.889     3.534    vga_layout/HPos[0]
    SLICE_X1Y19          LUT2 (Prop_lut2_I0_O)        0.124     3.658 r  vga_layout/Data_In_reg[3]_i_282/O
                         net (fo=1, routed)           0.000     3.658    vga_layout/Data_In_reg[3]_i_282_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.190 r  vga_layout/Data_In_reg[3]_i_173/CO[3]
                         net (fo=1, routed)           0.000     4.190    vga_layout/Data_In_reg[3]_i_173_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.461 r  vga_layout/Data_In_reg[3]_i_95/CO[0]
                         net (fo=2, routed)           1.012     5.473    screen_writer_layout/Data_In_reg[3]_i_9_4[0]
    SLICE_X3Y16          LUT4 (Prop_lut4_I1_O)        0.373     5.846 f  screen_writer_layout/Data_In_reg[3]_i_35/O
                         net (fo=1, routed)           0.460     6.306    screen_writer_layout/Data_In_reg[3]_i_35_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I3_O)        0.124     6.430 f  screen_writer_layout/Data_In_reg[3]_i_9/O
                         net (fo=1, routed)           0.567     6.998    screen_writer_layout/Data_In_reg[3]_i_9_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I1_O)        0.124     7.122 f  screen_writer_layout/Data_In_reg[3]_i_2/O
                         net (fo=6, routed)           0.610     7.731    vga_layout/E[0]
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.124     7.855 r  vga_layout/r_out[3]_i_1/O
                         net (fo=9, routed)           0.843     8.698    vga_layout/r_out[3]_i_1_n_0
    SLICE_X0Y23          FDRE                                         r  vga_layout/g_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=42, routed)          1.504    38.088    vga_layout/clk_pixel
    SLICE_X0Y23          FDRE                                         r  vga_layout/g_out_reg[2]/C
                         clock pessimism              0.578    38.665    
                         clock uncertainty           -0.085    38.580    
    SLICE_X0Y23          FDRE (Setup_fdre_C_R)       -0.429    38.151    vga_layout/g_out_reg[2]
  -------------------------------------------------------------------
                         required time                         38.151    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                 29.453    

Slack (MET) :             29.453ns  (required time - arrival time)
  Source:                 vga_layout/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/g_out_reg[2]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        9.571ns  (logic 2.190ns (22.881%)  route 7.381ns (77.119%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.088 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=42, routed)          1.638    -0.874    vga_layout/clk_pixel
    SLICE_X2Y5           FDRE                                         r  vga_layout/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  vga_layout/hcount_reg[0]/Q
                         net (fo=51, routed)          3.889     3.534    vga_layout/HPos[0]
    SLICE_X1Y19          LUT2 (Prop_lut2_I0_O)        0.124     3.658 r  vga_layout/Data_In_reg[3]_i_282/O
                         net (fo=1, routed)           0.000     3.658    vga_layout/Data_In_reg[3]_i_282_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.190 r  vga_layout/Data_In_reg[3]_i_173/CO[3]
                         net (fo=1, routed)           0.000     4.190    vga_layout/Data_In_reg[3]_i_173_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.461 r  vga_layout/Data_In_reg[3]_i_95/CO[0]
                         net (fo=2, routed)           1.012     5.473    screen_writer_layout/Data_In_reg[3]_i_9_4[0]
    SLICE_X3Y16          LUT4 (Prop_lut4_I1_O)        0.373     5.846 f  screen_writer_layout/Data_In_reg[3]_i_35/O
                         net (fo=1, routed)           0.460     6.306    screen_writer_layout/Data_In_reg[3]_i_35_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I3_O)        0.124     6.430 f  screen_writer_layout/Data_In_reg[3]_i_9/O
                         net (fo=1, routed)           0.567     6.998    screen_writer_layout/Data_In_reg[3]_i_9_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I1_O)        0.124     7.122 f  screen_writer_layout/Data_In_reg[3]_i_2/O
                         net (fo=6, routed)           0.610     7.731    vga_layout/E[0]
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.124     7.855 r  vga_layout/r_out[3]_i_1/O
                         net (fo=9, routed)           0.843     8.698    vga_layout/r_out[3]_i_1_n_0
    SLICE_X0Y23          FDRE                                         r  vga_layout/g_out_reg[2]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=42, routed)          1.504    38.088    vga_layout/clk_pixel
    SLICE_X0Y23          FDRE                                         r  vga_layout/g_out_reg[2]_lopt_replica/C
                         clock pessimism              0.578    38.665    
                         clock uncertainty           -0.085    38.580    
    SLICE_X0Y23          FDRE (Setup_fdre_C_R)       -0.429    38.151    vga_layout/g_out_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.151    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                 29.453    

Slack (MET) :             29.453ns  (required time - arrival time)
  Source:                 vga_layout/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/r_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        9.571ns  (logic 2.190ns (22.881%)  route 7.381ns (77.119%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.088 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=42, routed)          1.638    -0.874    vga_layout/clk_pixel
    SLICE_X2Y5           FDRE                                         r  vga_layout/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  vga_layout/hcount_reg[0]/Q
                         net (fo=51, routed)          3.889     3.534    vga_layout/HPos[0]
    SLICE_X1Y19          LUT2 (Prop_lut2_I0_O)        0.124     3.658 r  vga_layout/Data_In_reg[3]_i_282/O
                         net (fo=1, routed)           0.000     3.658    vga_layout/Data_In_reg[3]_i_282_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.190 r  vga_layout/Data_In_reg[3]_i_173/CO[3]
                         net (fo=1, routed)           0.000     4.190    vga_layout/Data_In_reg[3]_i_173_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.461 r  vga_layout/Data_In_reg[3]_i_95/CO[0]
                         net (fo=2, routed)           1.012     5.473    screen_writer_layout/Data_In_reg[3]_i_9_4[0]
    SLICE_X3Y16          LUT4 (Prop_lut4_I1_O)        0.373     5.846 f  screen_writer_layout/Data_In_reg[3]_i_35/O
                         net (fo=1, routed)           0.460     6.306    screen_writer_layout/Data_In_reg[3]_i_35_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I3_O)        0.124     6.430 f  screen_writer_layout/Data_In_reg[3]_i_9/O
                         net (fo=1, routed)           0.567     6.998    screen_writer_layout/Data_In_reg[3]_i_9_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I1_O)        0.124     7.122 f  screen_writer_layout/Data_In_reg[3]_i_2/O
                         net (fo=6, routed)           0.610     7.731    vga_layout/E[0]
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.124     7.855 r  vga_layout/r_out[3]_i_1/O
                         net (fo=9, routed)           0.843     8.698    vga_layout/r_out[3]_i_1_n_0
    SLICE_X0Y23          FDRE                                         r  vga_layout/r_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=42, routed)          1.504    38.088    vga_layout/clk_pixel
    SLICE_X0Y23          FDRE                                         r  vga_layout/r_out_reg[2]/C
                         clock pessimism              0.578    38.665    
                         clock uncertainty           -0.085    38.580    
    SLICE_X0Y23          FDRE (Setup_fdre_C_R)       -0.429    38.151    vga_layout/r_out_reg[2]
  -------------------------------------------------------------------
                         required time                         38.151    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                 29.453    

Slack (MET) :             29.453ns  (required time - arrival time)
  Source:                 vga_layout/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/r_out_reg[2]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        9.571ns  (logic 2.190ns (22.881%)  route 7.381ns (77.119%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.088 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=42, routed)          1.638    -0.874    vga_layout/clk_pixel
    SLICE_X2Y5           FDRE                                         r  vga_layout/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  vga_layout/hcount_reg[0]/Q
                         net (fo=51, routed)          3.889     3.534    vga_layout/HPos[0]
    SLICE_X1Y19          LUT2 (Prop_lut2_I0_O)        0.124     3.658 r  vga_layout/Data_In_reg[3]_i_282/O
                         net (fo=1, routed)           0.000     3.658    vga_layout/Data_In_reg[3]_i_282_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.190 r  vga_layout/Data_In_reg[3]_i_173/CO[3]
                         net (fo=1, routed)           0.000     4.190    vga_layout/Data_In_reg[3]_i_173_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.461 r  vga_layout/Data_In_reg[3]_i_95/CO[0]
                         net (fo=2, routed)           1.012     5.473    screen_writer_layout/Data_In_reg[3]_i_9_4[0]
    SLICE_X3Y16          LUT4 (Prop_lut4_I1_O)        0.373     5.846 f  screen_writer_layout/Data_In_reg[3]_i_35/O
                         net (fo=1, routed)           0.460     6.306    screen_writer_layout/Data_In_reg[3]_i_35_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I3_O)        0.124     6.430 f  screen_writer_layout/Data_In_reg[3]_i_9/O
                         net (fo=1, routed)           0.567     6.998    screen_writer_layout/Data_In_reg[3]_i_9_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I1_O)        0.124     7.122 f  screen_writer_layout/Data_In_reg[3]_i_2/O
                         net (fo=6, routed)           0.610     7.731    vga_layout/E[0]
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.124     7.855 r  vga_layout/r_out[3]_i_1/O
                         net (fo=9, routed)           0.843     8.698    vga_layout/r_out[3]_i_1_n_0
    SLICE_X0Y23          FDRE                                         r  vga_layout/r_out_reg[2]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=42, routed)          1.504    38.088    vga_layout/clk_pixel
    SLICE_X0Y23          FDRE                                         r  vga_layout/r_out_reg[2]_lopt_replica/C
                         clock pessimism              0.578    38.665    
                         clock uncertainty           -0.085    38.580    
    SLICE_X0Y23          FDRE (Setup_fdre_C_R)       -0.429    38.151    vga_layout/r_out_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.151    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                 29.453    

Slack (MET) :             29.458ns  (required time - arrival time)
  Source:                 vga_layout/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/b_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        9.567ns  (logic 2.190ns (22.891%)  route 7.377ns (77.109%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.088 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=42, routed)          1.638    -0.874    vga_layout/clk_pixel
    SLICE_X2Y5           FDRE                                         r  vga_layout/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  vga_layout/hcount_reg[0]/Q
                         net (fo=51, routed)          3.889     3.534    vga_layout/HPos[0]
    SLICE_X1Y19          LUT2 (Prop_lut2_I0_O)        0.124     3.658 r  vga_layout/Data_In_reg[3]_i_282/O
                         net (fo=1, routed)           0.000     3.658    vga_layout/Data_In_reg[3]_i_282_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.190 r  vga_layout/Data_In_reg[3]_i_173/CO[3]
                         net (fo=1, routed)           0.000     4.190    vga_layout/Data_In_reg[3]_i_173_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.461 r  vga_layout/Data_In_reg[3]_i_95/CO[0]
                         net (fo=2, routed)           1.012     5.473    screen_writer_layout/Data_In_reg[3]_i_9_4[0]
    SLICE_X3Y16          LUT4 (Prop_lut4_I1_O)        0.373     5.846 f  screen_writer_layout/Data_In_reg[3]_i_35/O
                         net (fo=1, routed)           0.460     6.306    screen_writer_layout/Data_In_reg[3]_i_35_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I3_O)        0.124     6.430 f  screen_writer_layout/Data_In_reg[3]_i_9/O
                         net (fo=1, routed)           0.567     6.998    screen_writer_layout/Data_In_reg[3]_i_9_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I1_O)        0.124     7.122 f  screen_writer_layout/Data_In_reg[3]_i_2/O
                         net (fo=6, routed)           0.610     7.731    vga_layout/E[0]
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.124     7.855 r  vga_layout/r_out[3]_i_1/O
                         net (fo=9, routed)           0.838     8.694    vga_layout/r_out[3]_i_1_n_0
    SLICE_X1Y23          FDRE                                         r  vga_layout/b_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=42, routed)          1.504    38.088    vga_layout/clk_pixel
    SLICE_X1Y23          FDRE                                         r  vga_layout/b_out_reg[2]/C
                         clock pessimism              0.578    38.665    
                         clock uncertainty           -0.085    38.580    
    SLICE_X1Y23          FDRE (Setup_fdre_C_R)       -0.429    38.151    vga_layout/b_out_reg[2]
  -------------------------------------------------------------------
                         required time                         38.151    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                 29.458    

Slack (MET) :             29.458ns  (required time - arrival time)
  Source:                 vga_layout/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/b_out_reg[2]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        9.567ns  (logic 2.190ns (22.891%)  route 7.377ns (77.109%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.088 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=42, routed)          1.638    -0.874    vga_layout/clk_pixel
    SLICE_X2Y5           FDRE                                         r  vga_layout/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  vga_layout/hcount_reg[0]/Q
                         net (fo=51, routed)          3.889     3.534    vga_layout/HPos[0]
    SLICE_X1Y19          LUT2 (Prop_lut2_I0_O)        0.124     3.658 r  vga_layout/Data_In_reg[3]_i_282/O
                         net (fo=1, routed)           0.000     3.658    vga_layout/Data_In_reg[3]_i_282_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.190 r  vga_layout/Data_In_reg[3]_i_173/CO[3]
                         net (fo=1, routed)           0.000     4.190    vga_layout/Data_In_reg[3]_i_173_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.461 r  vga_layout/Data_In_reg[3]_i_95/CO[0]
                         net (fo=2, routed)           1.012     5.473    screen_writer_layout/Data_In_reg[3]_i_9_4[0]
    SLICE_X3Y16          LUT4 (Prop_lut4_I1_O)        0.373     5.846 f  screen_writer_layout/Data_In_reg[3]_i_35/O
                         net (fo=1, routed)           0.460     6.306    screen_writer_layout/Data_In_reg[3]_i_35_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I3_O)        0.124     6.430 f  screen_writer_layout/Data_In_reg[3]_i_9/O
                         net (fo=1, routed)           0.567     6.998    screen_writer_layout/Data_In_reg[3]_i_9_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I1_O)        0.124     7.122 f  screen_writer_layout/Data_In_reg[3]_i_2/O
                         net (fo=6, routed)           0.610     7.731    vga_layout/E[0]
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.124     7.855 r  vga_layout/r_out[3]_i_1/O
                         net (fo=9, routed)           0.838     8.694    vga_layout/r_out[3]_i_1_n_0
    SLICE_X1Y23          FDRE                                         r  vga_layout/b_out_reg[2]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=42, routed)          1.504    38.088    vga_layout/clk_pixel
    SLICE_X1Y23          FDRE                                         r  vga_layout/b_out_reg[2]_lopt_replica/C
                         clock pessimism              0.578    38.665    
                         clock uncertainty           -0.085    38.580    
    SLICE_X1Y23          FDRE (Setup_fdre_C_R)       -0.429    38.151    vga_layout/b_out_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.151    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                 29.458    

Slack (MET) :             29.809ns  (required time - arrival time)
  Source:                 vga_layout/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/b_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        9.221ns  (logic 2.190ns (23.751%)  route 7.031ns (76.249%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.093 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=42, routed)          1.638    -0.874    vga_layout/clk_pixel
    SLICE_X2Y5           FDRE                                         r  vga_layout/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  vga_layout/hcount_reg[0]/Q
                         net (fo=51, routed)          3.889     3.534    vga_layout/HPos[0]
    SLICE_X1Y19          LUT2 (Prop_lut2_I0_O)        0.124     3.658 r  vga_layout/Data_In_reg[3]_i_282/O
                         net (fo=1, routed)           0.000     3.658    vga_layout/Data_In_reg[3]_i_282_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.190 r  vga_layout/Data_In_reg[3]_i_173/CO[3]
                         net (fo=1, routed)           0.000     4.190    vga_layout/Data_In_reg[3]_i_173_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.461 r  vga_layout/Data_In_reg[3]_i_95/CO[0]
                         net (fo=2, routed)           1.012     5.473    screen_writer_layout/Data_In_reg[3]_i_9_4[0]
    SLICE_X3Y16          LUT4 (Prop_lut4_I1_O)        0.373     5.846 f  screen_writer_layout/Data_In_reg[3]_i_35/O
                         net (fo=1, routed)           0.460     6.306    screen_writer_layout/Data_In_reg[3]_i_35_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I3_O)        0.124     6.430 f  screen_writer_layout/Data_In_reg[3]_i_9/O
                         net (fo=1, routed)           0.567     6.998    screen_writer_layout/Data_In_reg[3]_i_9_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I1_O)        0.124     7.122 f  screen_writer_layout/Data_In_reg[3]_i_2/O
                         net (fo=6, routed)           0.610     7.731    vga_layout/E[0]
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.124     7.855 r  vga_layout/r_out[3]_i_1/O
                         net (fo=9, routed)           0.492     8.347    vga_layout/r_out[3]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  vga_layout/b_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=42, routed)          1.509    38.093    vga_layout/clk_pixel
    SLICE_X0Y18          FDRE                                         r  vga_layout/b_out_reg[3]/C
                         clock pessimism              0.578    38.670    
                         clock uncertainty           -0.085    38.585    
    SLICE_X0Y18          FDRE (Setup_fdre_C_R)       -0.429    38.156    vga_layout/b_out_reg[3]
  -------------------------------------------------------------------
                         required time                         38.156    
                         arrival time                          -8.347    
  -------------------------------------------------------------------
                         slack                                 29.809    

Slack (MET) :             29.809ns  (required time - arrival time)
  Source:                 vga_layout/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/g_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        9.221ns  (logic 2.190ns (23.751%)  route 7.031ns (76.249%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.093 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=42, routed)          1.638    -0.874    vga_layout/clk_pixel
    SLICE_X2Y5           FDRE                                         r  vga_layout/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  vga_layout/hcount_reg[0]/Q
                         net (fo=51, routed)          3.889     3.534    vga_layout/HPos[0]
    SLICE_X1Y19          LUT2 (Prop_lut2_I0_O)        0.124     3.658 r  vga_layout/Data_In_reg[3]_i_282/O
                         net (fo=1, routed)           0.000     3.658    vga_layout/Data_In_reg[3]_i_282_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.190 r  vga_layout/Data_In_reg[3]_i_173/CO[3]
                         net (fo=1, routed)           0.000     4.190    vga_layout/Data_In_reg[3]_i_173_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.461 r  vga_layout/Data_In_reg[3]_i_95/CO[0]
                         net (fo=2, routed)           1.012     5.473    screen_writer_layout/Data_In_reg[3]_i_9_4[0]
    SLICE_X3Y16          LUT4 (Prop_lut4_I1_O)        0.373     5.846 f  screen_writer_layout/Data_In_reg[3]_i_35/O
                         net (fo=1, routed)           0.460     6.306    screen_writer_layout/Data_In_reg[3]_i_35_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I3_O)        0.124     6.430 f  screen_writer_layout/Data_In_reg[3]_i_9/O
                         net (fo=1, routed)           0.567     6.998    screen_writer_layout/Data_In_reg[3]_i_9_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I1_O)        0.124     7.122 f  screen_writer_layout/Data_In_reg[3]_i_2/O
                         net (fo=6, routed)           0.610     7.731    vga_layout/E[0]
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.124     7.855 r  vga_layout/r_out[3]_i_1/O
                         net (fo=9, routed)           0.492     8.347    vga_layout/r_out[3]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  vga_layout/g_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=42, routed)          1.509    38.093    vga_layout/clk_pixel
    SLICE_X0Y18          FDRE                                         r  vga_layout/g_out_reg[3]/C
                         clock pessimism              0.578    38.670    
                         clock uncertainty           -0.085    38.585    
    SLICE_X0Y18          FDRE (Setup_fdre_C_R)       -0.429    38.156    vga_layout/g_out_reg[3]
  -------------------------------------------------------------------
                         required time                         38.156    
                         arrival time                          -8.347    
  -------------------------------------------------------------------
                         slack                                 29.809    

Slack (MET) :             29.809ns  (required time - arrival time)
  Source:                 vga_layout/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/r_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        9.221ns  (logic 2.190ns (23.751%)  route 7.031ns (76.249%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.093 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=42, routed)          1.638    -0.874    vga_layout/clk_pixel
    SLICE_X2Y5           FDRE                                         r  vga_layout/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  vga_layout/hcount_reg[0]/Q
                         net (fo=51, routed)          3.889     3.534    vga_layout/HPos[0]
    SLICE_X1Y19          LUT2 (Prop_lut2_I0_O)        0.124     3.658 r  vga_layout/Data_In_reg[3]_i_282/O
                         net (fo=1, routed)           0.000     3.658    vga_layout/Data_In_reg[3]_i_282_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.190 r  vga_layout/Data_In_reg[3]_i_173/CO[3]
                         net (fo=1, routed)           0.000     4.190    vga_layout/Data_In_reg[3]_i_173_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.461 r  vga_layout/Data_In_reg[3]_i_95/CO[0]
                         net (fo=2, routed)           1.012     5.473    screen_writer_layout/Data_In_reg[3]_i_9_4[0]
    SLICE_X3Y16          LUT4 (Prop_lut4_I1_O)        0.373     5.846 f  screen_writer_layout/Data_In_reg[3]_i_35/O
                         net (fo=1, routed)           0.460     6.306    screen_writer_layout/Data_In_reg[3]_i_35_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I3_O)        0.124     6.430 f  screen_writer_layout/Data_In_reg[3]_i_9/O
                         net (fo=1, routed)           0.567     6.998    screen_writer_layout/Data_In_reg[3]_i_9_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I1_O)        0.124     7.122 f  screen_writer_layout/Data_In_reg[3]_i_2/O
                         net (fo=6, routed)           0.610     7.731    vga_layout/E[0]
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.124     7.855 r  vga_layout/r_out[3]_i_1/O
                         net (fo=9, routed)           0.492     8.347    vga_layout/r_out[3]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  vga_layout/r_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=42, routed)          1.509    38.093    vga_layout/clk_pixel
    SLICE_X0Y18          FDRE                                         r  vga_layout/r_out_reg[3]/C
                         clock pessimism              0.578    38.670    
                         clock uncertainty           -0.085    38.585    
    SLICE_X0Y18          FDRE (Setup_fdre_C_R)       -0.429    38.156    vga_layout/r_out_reg[3]
  -------------------------------------------------------------------
                         required time                         38.156    
                         arrival time                          -8.347    
  -------------------------------------------------------------------
                         slack                                 29.809    

Slack (MET) :             30.044ns  (required time - arrival time)
  Source:                 vga_layout/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/g_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        9.346ns  (logic 2.190ns (23.433%)  route 7.156ns (76.567%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.091 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=42, routed)          1.638    -0.874    vga_layout/clk_pixel
    SLICE_X2Y5           FDRE                                         r  vga_layout/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  vga_layout/hcount_reg[0]/Q
                         net (fo=51, routed)          3.889     3.534    vga_layout/HPos[0]
    SLICE_X1Y19          LUT2 (Prop_lut2_I0_O)        0.124     3.658 r  vga_layout/Data_In_reg[3]_i_282/O
                         net (fo=1, routed)           0.000     3.658    vga_layout/Data_In_reg[3]_i_282_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.190 r  vga_layout/Data_In_reg[3]_i_173/CO[3]
                         net (fo=1, routed)           0.000     4.190    vga_layout/Data_In_reg[3]_i_173_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.461 r  vga_layout/Data_In_reg[3]_i_95/CO[0]
                         net (fo=2, routed)           1.012     5.473    screen_writer_layout/Data_In_reg[3]_i_9_4[0]
    SLICE_X3Y16          LUT4 (Prop_lut4_I1_O)        0.373     5.846 f  screen_writer_layout/Data_In_reg[3]_i_35/O
                         net (fo=1, routed)           0.460     6.306    screen_writer_layout/Data_In_reg[3]_i_35_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I3_O)        0.124     6.430 f  screen_writer_layout/Data_In_reg[3]_i_9/O
                         net (fo=1, routed)           0.567     6.998    screen_writer_layout/Data_In_reg[3]_i_9_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I1_O)        0.124     7.122 f  screen_writer_layout/Data_In_reg[3]_i_2/O
                         net (fo=6, routed)           0.606     7.727    screen_writer_layout/color_scheme_layout/E[0]
    SLICE_X0Y17          LUT3 (Prop_lut3_I2_O)        0.124     7.851 r  screen_writer_layout/color_scheme_layout/g_out[1]_i_1/O
                         net (fo=1, routed)           0.621     8.472    vga_layout/g_out_reg[1]_0[0]
    SLICE_X0Y21          FDRE                                         r  vga_layout/g_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=42, routed)          1.507    38.091    vga_layout/clk_pixel
    SLICE_X0Y21          FDRE                                         r  vga_layout/g_out_reg[1]/C
                         clock pessimism              0.578    38.668    
                         clock uncertainty           -0.085    38.583    
    SLICE_X0Y21          FDRE (Setup_fdre_C_D)       -0.067    38.516    vga_layout/g_out_reg[1]
  -------------------------------------------------------------------
                         required time                         38.516    
                         arrival time                          -8.472    
  -------------------------------------------------------------------
                         slack                                 30.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 vga_layout/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/vcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.573%)  route 0.196ns (48.427%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=42, routed)          0.594    -0.587    vga_layout/clk_pixel
    SLICE_X2Y7           FDRE                                         r  vga_layout/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  vga_layout/vcount_reg[0]/Q
                         net (fo=32, routed)          0.196    -0.227    vga_layout/Q[0]
    SLICE_X2Y6           LUT6 (Prop_lut6_I3_O)        0.045    -0.182 r  vga_layout/vcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    vga_layout/vcount[3]
    SLICE_X2Y6           FDRE                                         r  vga_layout/vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=42, routed)          0.866    -0.824    vga_layout/clk_pixel
    SLICE_X2Y6           FDRE                                         r  vga_layout/vcount_reg[3]/C
                         clock pessimism              0.253    -0.570    
    SLICE_X2Y6           FDRE (Hold_fdre_C_D)         0.120    -0.450    vga_layout/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 vga_layout/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/hcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.207ns (50.898%)  route 0.200ns (49.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=42, routed)          0.595    -0.586    vga_layout/clk_pixel
    SLICE_X2Y5           FDRE                                         r  vga_layout/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  vga_layout/hcount_reg[0]/Q
                         net (fo=51, routed)          0.200    -0.223    vga_layout/HPos[0]
    SLICE_X2Y5           LUT2 (Prop_lut2_I0_O)        0.043    -0.180 r  vga_layout/hcount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    vga_layout/hcount[1]_i_1_n_0
    SLICE_X2Y5           FDRE                                         r  vga_layout/hcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=42, routed)          0.866    -0.824    vga_layout/clk_pixel
    SLICE_X2Y5           FDRE                                         r  vga_layout/hcount_reg[1]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X2Y5           FDRE (Hold_fdre_C_D)         0.131    -0.455    vga_layout/hcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 vga_layout/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.686%)  route 0.250ns (57.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=42, routed)          0.595    -0.586    vga_layout/clk_pixel
    SLICE_X3Y6           FDRE                                         r  vga_layout/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  vga_layout/hcount_reg[2]/Q
                         net (fo=43, routed)          0.250    -0.196    vga_layout/HPos[2]
    SLICE_X6Y5           LUT6 (Prop_lut6_I1_O)        0.045    -0.151 r  vga_layout/hcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    vga_layout/hcount[6]_i_1_n_0
    SLICE_X6Y5           FDRE                                         r  vga_layout/hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=42, routed)          0.864    -0.826    vga_layout/clk_pixel
    SLICE_X6Y5           FDRE                                         r  vga_layout/hcount_reg[6]/C
                         clock pessimism              0.274    -0.551    
    SLICE_X6Y5           FDRE (Hold_fdre_C_D)         0.120    -0.431    vga_layout/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 vga_layout/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.183ns (46.671%)  route 0.209ns (53.329%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=42, routed)          0.595    -0.586    vga_layout/clk_pixel
    SLICE_X3Y6           FDRE                                         r  vga_layout/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  vga_layout/hcount_reg[2]/Q
                         net (fo=43, routed)          0.209    -0.236    vga_layout/HPos[2]
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.042    -0.194 r  vga_layout/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    vga_layout/hcount[3]_i_1_n_0
    SLICE_X3Y6           FDRE                                         r  vga_layout/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=42, routed)          0.866    -0.824    vga_layout/clk_pixel
    SLICE_X3Y6           FDRE                                         r  vga_layout/hcount_reg[3]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.107    -0.479    vga_layout/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 vga_layout/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.189ns (43.303%)  route 0.247ns (56.697%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=42, routed)          0.595    -0.586    vga_layout/clk_pixel
    SLICE_X3Y5           FDRE                                         r  vga_layout/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  vga_layout/vcount_reg[6]/Q
                         net (fo=30, routed)          0.247    -0.198    vga_layout/Q[6]
    SLICE_X2Y7           LUT5 (Prop_lut5_I4_O)        0.048    -0.150 r  vga_layout/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    vga_layout/vcount[8]
    SLICE_X2Y7           FDRE                                         r  vga_layout/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=42, routed)          0.865    -0.825    vga_layout/clk_pixel
    SLICE_X2Y7           FDRE                                         r  vga_layout/vcount_reg[8]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X2Y7           FDRE (Hold_fdre_C_D)         0.133    -0.438    vga_layout/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 vga_layout/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/hcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.138%)  route 0.200ns (48.862%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=42, routed)          0.595    -0.586    vga_layout/clk_pixel
    SLICE_X2Y5           FDRE                                         r  vga_layout/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.422 f  vga_layout/hcount_reg[0]/Q
                         net (fo=51, routed)          0.200    -0.223    vga_layout/HPos[0]
    SLICE_X2Y5           LUT1 (Prop_lut1_I0_O)        0.045    -0.178 r  vga_layout/hcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    vga_layout/hcount[0]_i_1_n_0
    SLICE_X2Y5           FDRE                                         r  vga_layout/hcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=42, routed)          0.866    -0.824    vga_layout/clk_pixel
    SLICE_X2Y5           FDRE                                         r  vga_layout/hcount_reg[0]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X2Y5           FDRE (Hold_fdre_C_D)         0.120    -0.466    vga_layout/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 vga_layout/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.076%)  route 0.209ns (52.924%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=42, routed)          0.595    -0.586    vga_layout/clk_pixel
    SLICE_X3Y6           FDRE                                         r  vga_layout/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  vga_layout/hcount_reg[2]/Q
                         net (fo=43, routed)          0.209    -0.236    vga_layout/HPos[2]
    SLICE_X3Y6           LUT3 (Prop_lut3_I0_O)        0.045    -0.191 r  vga_layout/hcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    vga_layout/hcount[2]_i_1_n_0
    SLICE_X3Y6           FDRE                                         r  vga_layout/hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=42, routed)          0.866    -0.824    vga_layout/clk_pixel
    SLICE_X3Y6           FDRE                                         r  vga_layout/hcount_reg[2]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.091    -0.495    vga_layout/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 vga_layout/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/vcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.207ns (46.482%)  route 0.238ns (53.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=42, routed)          0.594    -0.587    vga_layout/clk_pixel
    SLICE_X2Y7           FDRE                                         r  vga_layout/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  vga_layout/vcount_reg[0]/Q
                         net (fo=32, routed)          0.238    -0.185    vga_layout/Q[0]
    SLICE_X2Y7           LUT3 (Prop_lut3_I2_O)        0.043    -0.142 r  vga_layout/vcount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    vga_layout/vcount[1]
    SLICE_X2Y7           FDRE                                         r  vga_layout/vcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=42, routed)          0.865    -0.825    vga_layout/clk_pixel
    SLICE_X2Y7           FDRE                                         r  vga_layout/vcount_reg[1]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X2Y7           FDRE (Hold_fdre_C_D)         0.131    -0.456    vga_layout/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 vga_layout/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.209ns (46.721%)  route 0.238ns (53.279%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=42, routed)          0.594    -0.587    vga_layout/clk_pixel
    SLICE_X2Y7           FDRE                                         r  vga_layout/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  vga_layout/vcount_reg[0]/Q
                         net (fo=32, routed)          0.238    -0.185    vga_layout/Q[0]
    SLICE_X2Y7           LUT2 (Prop_lut2_I0_O)        0.045    -0.140 r  vga_layout/vcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    vga_layout/vcount[0]
    SLICE_X2Y7           FDRE                                         r  vga_layout/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=42, routed)          0.865    -0.825    vga_layout/clk_pixel
    SLICE_X2Y7           FDRE                                         r  vga_layout/vcount_reg[0]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X2Y7           FDRE (Hold_fdre_C_D)         0.120    -0.467    vga_layout/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 vga_layout/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.193%)  route 0.255ns (57.807%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=42, routed)          0.593    -0.588    vga_layout/clk_pixel
    SLICE_X7Y5           FDRE                                         r  vga_layout/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  vga_layout/hcount_reg[7]/Q
                         net (fo=50, routed)          0.255    -0.193    vga_layout/HPos[7]
    SLICE_X4Y5           LUT6 (Prop_lut6_I1_O)        0.045    -0.148 r  vga_layout/hcount[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.148    vga_layout/hcount[8]_i_2_n_0
    SLICE_X4Y5           FDRE                                         r  vga_layout/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=42, routed)          0.864    -0.826    vga_layout/clk_pixel
    SLICE_X4Y5           FDRE                                         r  vga_layout/hcount_reg[8]/C
                         clock pessimism              0.253    -0.572    
    SLICE_X4Y5           FDRE (Hold_fdre_C_D)         0.092    -0.480    vga_layout/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.333    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_clk_wiz
Waveform(ns):       { 0.000 19.789 }
Period(ns):         39.579
Sources:            { clock_layout/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.579      37.003     RAMB18_X0Y5      screen_writer_layout/wall_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB18_X0Y5      screen_writer_layout/wall_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.579      37.003     RAMB18_X0Y4      screen_writer_layout/block_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB18_X0Y4      screen_writer_layout/block_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.579      37.003     RAMB18_X0Y2      screen_writer_layout/player1_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB18_X0Y2      screen_writer_layout/player1_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.579      37.003     RAMB18_X0Y3      screen_writer_layout/player2_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB18_X0Y3      screen_writer_layout/player2_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.579      37.424     BUFGCTRL_X0Y0    clock_layout/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.579      38.330     MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.579      173.781    MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X1Y23      vga_layout/b_out_reg[2]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X0Y18      vga_layout/b_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X0Y23      vga_layout/g_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X0Y23      vga_layout/g_out_reg[2]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X0Y18      vga_layout/g_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X6Y5       vga_layout/vcount_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X3Y5       vga_layout/vcount_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X3Y5       vga_layout/vcount_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X3Y5       vga_layout/vcount_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X2Y7       vga_layout/vcount_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X1Y23      vga_layout/b_out_reg[2]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X1Y23      vga_layout/b_out_reg[2]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X0Y18      vga_layout/b_out_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X0Y18      vga_layout/b_out_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X0Y21      vga_layout/g_out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X0Y21      vga_layout/g_out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X0Y23      vga_layout/g_out_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X0Y23      vga_layout/g_out_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X0Y23      vga_layout/g_out_reg[2]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X0Y23      vga_layout/g_out_reg[2]_lopt_replica/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz
  To Clock:  clkfbout_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_layout/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clock_layout/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKFBOUT



