# Analog Front-End (AFE) Design using LTspice

This repository contains a modular Analog Front-End (AFE) design developed and simulated using **LTspice**. The project includes various analog building blocks such as operational transconductance amplifiers (OTAs), sample-and-hold circuits, transmission gates, switches, and ADC interfaces.

## ğŸ“ Project Structure
â”œâ”€â”€ OTA_SingleEnded_Design # Single-ended OTA schematic and simulations
â”œâ”€â”€ APS_CTIA # Active Pixel Sensor with CTIA structure
â”œâ”€â”€ Sample_Hold_Circuit # Sample and Hold block
â”œâ”€â”€ Transmission_Gates # Transmission gate designs
â”œâ”€â”€ Differential_Pair # Differential amplifier and buffers
â”œâ”€â”€ CMFB_Circuit # Common-mode feedback design
â”œâ”€â”€ ADC_DS_CT_DIFF # Differential ADC driver block
â”œâ”€â”€ SC_Amp_Diff # Switched-capacitor amplifier stage
â”œâ”€â”€ Symbols # Custom LTspice symbols
â””â”€â”€ Simulation_Results # .op/.raw simulation files


## ğŸ”§ Features

- ğŸ“ **Modular Design**: Built using reusable LTspice hierarchical blocks and custom symbols.
- ğŸ“ˆ **Gain and Stability Optimization**: Improved open-loop/closed-loop gain, phase margin, and bandwidth via compensation techniques.
- ğŸ” **Simulation Driven**: Transient, AC, DC sweep, and parametric simulations for each stage.
- ğŸ” **Common-Mode Feedback**: CMFB implemented for differential paths to maintain DC stability.
- ğŸ”Œ **Analog Blocks**: Includes OTA, CTIA, sample & hold, transmission gates, and a differential ADC driver.
- ğŸ§ª **Custom Testbenches**: Each block has its own testbench setup to validate functionality and performance.

## ğŸ§  Design Goals

- Develop a front-end suitable for image sensor or signal acquisition systems.
- Ensure low-noise operation with high linearity and gain accuracy.
- Validate PVT robustness and proper phase margin across feedback loops.

## ğŸ“ Tools Used

- LTspice 
- SPICE simulation
- Custom LTspice symbol creation
- 65nm_bulk.txt file
## ğŸ“Œ Getting Started

1. Open `.asc` files in LTspice.
2. Use `.op` or `.raw` files to view simulation results.
3. Run AC, transient, or parametric simulations by modifying the simulation commands.
4. Use custom symbols (`.asy`) for hierarchy-enabled schematic blocks.


## ğŸ“œ License

This project is open for academic and personal use. If reused or modified, please give credit.

---

Saswat Padhy  
IIT Kharagpur
