tegra_adma_free_chan_resources	,	F_64
ADMA_CH_FIFO_CTRL	,	V_60
dma_addr_t	,	T_4
tegra_adma_issue_pending	,	F_36
tegra_adma_request_alloc	,	F_16
ch_regs	,	V_48
ADMA_CH_CTRL_DIR	,	F_52
num_periods	,	V_69
readx_poll_timeout_atomic	,	F_26
vchan_init	,	F_89
dev	,	V_19
DMA_MEM_TO_DEV	,	V_34
tegra_adma_chan	,	V_6
tegra_dma_of_xlate	,	F_68
pm_runtime_put	,	F_67
request_irq	,	F_60
nr_channels	,	V_117
DMA_COMPLETE	,	V_84
DMA_PRIVATE	,	V_130
node	,	V_49
tdma	,	V_2
vchan_find_desc	,	F_44
DMA_SLAVE_BUSWIDTH_4_BYTES	,	V_140
"unable to start DMA, no descriptor\n"	,	L_5
pm_clk_create	,	F_83
of_node	,	V_125
tegra_adma_irq_clear	,	F_24
args_count	,	V_106
GFP_KERNEL	,	V_118
device	,	V_18
dst_maxburst	,	V_90
"ADMA registration failed: %d\n"	,	L_14
"invalid DMA request\n"	,	L_1
LIST_HEAD	,	F_39
dma_async_device_unregister	,	F_95
ADMA_CH_CONFIG_WEIGHT_FOR_WRR	,	F_54
device_prep_dma_cyclic	,	V_135
ADMA_CH_REG_OFFSET	,	F_87
IRQ_NONE	,	V_76
ctrl	,	V_55
free_irq	,	F_62
tegra_adma_runtime_resume	,	F_73
ADMA_CH_CONFIG	,	V_62
global_cmd	,	V_108
dma_remove	,	V_145
ADMA_CH_CTRL_DIR_MEM2AHUB	,	V_89
dma_spec	,	V_102
device_issue_pending	,	V_134
of_dma_controller_register	,	F_93
pos	,	V_66
ADMA_CH_INT_STATUS_XFER_DONE	,	V_41
of_phandle_args	,	V_101
periods_remaining	,	V_68
clear_bit	,	F_22
devm_ioremap_resource	,	F_80
src_addr	,	V_57
irq	,	V_72
i	,	V_115
tegra_adma_start	,	F_27
pm_runtime_get_sync	,	F_61
dma_async_device_register	,	F_92
fls	,	F_47
tc	,	V_53
td	,	V_15
ADMA_CH_XFER_STATUS	,	V_67
tasklet_kill	,	F_66
"buf_len not a multiple of period_len\n"	,	L_8
period_len	,	V_71
tdma_ch_read	,	F_6
config	,	V_63
platform_device	,	V_109
dma_get_any_slave_channel	,	F_69
dc	,	V_10
adma_dir	,	V_87
sreq_reserved	,	V_31
"invalid buffer/period len\n"	,	L_7
tx	,	V_17
residual	,	V_83
ADMA_CH_CONFIG_BURST_16	,	V_93
"device match data not found\n"	,	L_12
INIT_LIST_HEAD	,	F_86
ADMA_CH_CTRL_MODE_CONTINUOUS	,	V_94
ADMA_CH_CTRL_TX_REQ_MAX	,	V_35
reg	,	V_3
tegra_adma_alloc_chan_resources	,	F_59
ADMA_CH_STATUS_XFER_EN	,	V_45
of_pm_clk_add_clk	,	F_84
ADMA_CH_INT_STATUS	,	V_40
ret	,	V_24
res	,	V_114
"invalid buffer alignment\n"	,	L_9
dma_slave_config	,	V_21
vchan_get_all_descriptors	,	F_40
vc	,	V_11
vd	,	V_16
ADMA_CH_TC	,	V_52
spin_unlock_irqrestore	,	F_34
dma_async_tx_descriptor	,	V_14
ADMA_CH_CONFIG_SRC_BUF	,	F_48
tx_buf_pos	,	V_50
ADMA_CH_CMD	,	V_43
channels	,	V_124
tegra_adma_probe	,	F_75
tdma_ch_write	,	F_5
clk_destroy	,	V_121
ADMA_GLOBAL_INT_CLEAR	,	V_25
ADMA_CH_CTRL_RX_REQ	,	F_51
platform_get_resource	,	F_79
ADMA_CH_CONFIG_BURST_SIZE	,	F_53
dma_cookie_status	,	F_43
ADMA_CH_LOWER_TRG_ADDR	,	V_58
desc	,	V_46
vchan_cyclic_callback	,	F_35
tx_buf_count	,	V_51
ADMA_CH_LOWER_SRC_ADDR	,	V_56
ADMA_CH_CONFIG_TRG_BUF	,	F_50
dev_err	,	F_17
fifo_ctrl	,	V_61
"ADMA OF registration failed %d\n"	,	L_15
list_del	,	F_29
ADMA_CH_CONFIG_MAX_BUFS	,	V_88
dma_chan	,	V_9
kzalloc	,	F_57
vchan_next_desc	,	F_28
device_free_chan_resources	,	V_133
src_maxburst	,	V_92
dma_chan_name	,	F_20
tegra_adma_init	,	F_14
ADMA_CH_CTRL_DIR_AHUB2MEM	,	V_91
tegra_adma_slave_config	,	F_13
buf_addr	,	V_85
dma_tx_state	,	V_81
cap_mask	,	V_129
device_alloc_chan_resources	,	V_132
BIT	,	F_91
DMA_TRANS_NONE	,	V_100
chan_addr	,	V_8
sreq_dir	,	V_32
tegra_adma_request_free	,	F_21
tegra_adma_remove	,	F_100
tegra_adma_isr	,	F_32
pm_runtime_put_sync	,	F_97
ENOMEM	,	V_119
dev_get_drvdata	,	F_71
desc_free	,	V_127
tdma_read	,	F_3
dma_transfer_direction	,	V_28
ADMA_GLOBAL_CMD	,	V_27
dev_info	,	F_94
ADMA_GLOBAL_SOFT_RESET	,	V_26
tegra_adma_terminate_all	,	F_38
DMA_CYCLIC	,	V_131
irq_dispose_mapping	,	F_96
ADMA_CH_CTRL_FLOWCTRL_EN	,	V_95
tx_requests_reserved	,	V_36
pm_runtime_suspended	,	F_103
tdma_write	,	F_1
lock	,	V_75
GFP_NOWAIT	,	V_98
device_tx_status	,	V_137
src_addr_widths	,	V_139
val	,	V_4
residue_granularity	,	V_143
cookie	,	V_80
ADMA_CH_STATUS	,	V_44
pm_clk_suspend	,	F_72
base_addr	,	V_5
of_device_get_match_data	,	F_76
txstate	,	V_82
IRQ_HANDLED	,	V_77
cdata	,	V_112
tegra_adma_chan_regs	,	V_47
"failed to get interrupt for %s\n"	,	L_10
dma_dev	,	V_107
status	,	V_23
ENODEV	,	V_116
kfree	,	F_12
vchan_free_chan_resources	,	F_65
of_dma_data	,	V_105
flags	,	V_74
ADMA_CH_TC_COUNT_MASK	,	V_97
tegra_adma_irq_status	,	F_23
tegra_adma_tx_status	,	F_42
pm_runtime_disable	,	F_98
tegra_adma_desc	,	V_13
tegra_adma	,	V_1
max	,	V_64
"DMA request reserved\n"	,	L_2
device_terminate_all	,	V_138
ADMA_CH_FIFO_CTRL_DEFAULT	,	V_96
rpm_put	,	V_123
tegra_adma_chip_data	,	V_111
EINVAL	,	V_33
vchan_issue_pending	,	F_37
dst_addr_widths	,	V_141
DMA_DEV_TO_MEM	,	V_37
test_and_set_bit	,	F_18
ADMA_CH_XFER_STATUS_COUNT_MASK	,	V_65
dma_status	,	V_79
chan	,	V_12
to_tegra_adma_desc	,	F_9
trg_addr	,	V_59
tegra_adma_desc_free	,	F_11
device_config	,	V_136
tegra_adma_runtime_suspend	,	F_70
dma_set_residue	,	F_45
size_t	,	T_5
ofdma	,	V_104
vchan_dma_desc_free_list	,	F_41
"DMA request must not be 0\n"	,	L_11
of_irq_get	,	F_88
rx_requests_reserved	,	V_39
pdev	,	V_110
tegra_adma_pm_suspend	,	F_102
tdc2dev	,	F_10
u32	,	T_1
pm_clk_resume	,	F_74
"unable to stop DMA channel\n"	,	L_4
of_dma	,	V_103
irq_dispose	,	V_126
dma_cookie_t	,	T_3
resource	,	V_113
PTR_ERR	,	F_82
task	,	V_99
pm_clk_destroy	,	F_99
directions	,	V_142
spin_lock_irqsave	,	F_33
tegra_adma_prep_dma_cyclic	,	F_55
to_tegra_adma_chan	,	F_7
burst_size	,	V_86
dma_cookie_init	,	F_63
tegra_adma_get_residue	,	F_31
"DMA direction is not supported\n"	,	L_6
DMA_SLAVE	,	V_128
platform_set_drvdata	,	F_78
devm_kzalloc	,	F_77
vchan_tx_prep	,	F_58
platform_get_drvdata	,	F_101
ADMA_CH_CTRL_RX_REQ_MAX	,	V_38
"d_audio"	,	L_13
"Tegra210 ADMA driver registered %d channels\n"	,	L_16
ADMA_CH_INT_CLEAR	,	V_42
head	,	V_78
dma_cap_set	,	F_90
rpm_disable	,	V_122
IS_ALIGNED	,	F_56
sconfig	,	V_22
readx_poll_timeout	,	F_15
tegra_adma_stop	,	F_25
buf_len	,	V_70
sreq_index	,	V_30
IORESOURCE_MEM	,	V_120
direction	,	V_29
pm_runtime_enable	,	F_85
tegra_adma_set_xfer_params	,	F_46
readl	,	F_4
ADMA_CH_CTRL_TX_REQ	,	F_49
writel	,	F_2
ADMA_CH_CTRL	,	V_54
irqreturn_t	,	T_2
dev_warn	,	F_30
dev_id	,	V_73
DMA_RESIDUE_GRANULARITY_SEGMENT	,	V_144
virt_dma_desc	,	V_20
tdc	,	V_7
container_of	,	F_8
dev_WARN	,	F_19
"channel %s has invalid transfer type\n"	,	L_3
IS_ERR	,	F_81
