S'<!DOCTYPE html><html lang="en"><head>\n\t<title>One Stop Shop Reports</title>\n\t<meta charset="utf-8">\n\t<meta name="description" content="">\n    <meta http-equiv="X-UA-Compatible" content="IE=edge">\n    <meta name="viewport" content="width=device-width, initial-scale=1">\n    <link rel="stylesheet" type="text/css" href="./5691_Silver_files/bootstrap.css">\n\t<script src="./5691_Silver_files/jquery.min.js"></script>\n    <script src="./5691_Silver_files/highcharts.js"></script>\n    <link href="/templates/css/showLoading.css" rel="stylesheet" type="text/css">\n    <script type="text/javascript" src="/templates/js/jquery.showLoading.min.js"></script>\n    <script>\n        \n    </script>\n</head>\n<body>\n\t<div id="content">\n\n<meta http-equiv="Content-Type" content="text/html; charset=utf-8"><title>Test Report</title>\n<link rel="stylesheet" type="text/css" href="./5691_Silver_files/report_frame.css">\n<script src="./5691_Silver_files/highcharts.js"></script>\n<script src="./5691_Silver_files/table.js"></script>\n<script src="./5691_Silver_files/bootstrap.min.js"></script>\n<style type="text/css">\n    .stable,.sh1,.sh2,.sh3 {font-family:\'Intel Clear\',Arial,sans-serif;}\n    .sh2{font-size: 15px;font-weight:bold;overflow: hidden;color: #000000;}\n    .sh3{font-size: 13px;overflow: hidden;color: #000000;}\n    .MsoNormalTable .sh2{font-size: 15px;font-weight:bold;overflow: hidden;text-align: left;margin: 4px 0;color: #000000}\n    .DetailHeardTable .sh2{font-size: 15px;font-weight:bold;overflow: hidden;text-align: left;margin: 4px 0;color: #000000}\n    .ReportHead{font-size: 22px;font-weight: bold;background: #ffffff;color: #0071c5;margin: 12px 0;overflow: hidden; text-align:center;}\n    .MsoNormalTable{font-size:10.0pt;border-width: 1px;border-color:Black;border-style:solid;border-collapse: collapse;width:100%;}\n    .MsoNormalTable td{border-width:1px;border-color:Black;border-style:solid;border-collapse:collapse;font-size:9.5pt;padding-left:5px;padding-right:5px;text-align:center;padding-bottom:5px;padding-top:5px;}\n    .MsoNormalTable th{border-width:1px;border-color:Black;border-style:solid;border-collapse:collapse;font-size:9.5pt;padding-left:5px;padding-right:5px;background-color:#A3CBFF;color:#000000;font-weight:bold;text-align:center;padding-bottom:5px;padding-top:5px;}\n    .DetailTable{font-size:10.0pt;border-width: 1px;border-color:Black;border-style:solid;border-collapse: collapse;width:100%;}\n    .DetailTable td{border-width:1px;border-color:Black;border-style:solid;border-collapse:collapse;font-size:10.0pt;padding-left:10px;padding-right: 10px;text-align: left;padding-bottom:5px;padding-top:5px;}\n    .DetailTable th{border-width:1px;border-color:Black;border-style:solid;border-collapse:collapse;font-size:10.0pt;padding-left:10px;background-color:#A3CBFF;color:#000000;font-weight:bold;padding-right: 10px;text-align: left;padding-bottom:5px;padding-top:5px;}\n    .NormalTable td{border-width:1px;border-color:Black;border-style:solid;border-collapse:collapse;font-size:10.0pt;}\n    .DetailHeardTable{font-size:10.0pt;border-width: 1px;border-collapse: collapse;}\n    .DetailHeardTable td{ border-width: 1px;border-color:Black;border-style:solid;border-collapse:collapse;text-align:center;font-size:10.0pt;}\n    .td-center {text-align:center;}\n    table a:link,table a:focus,table a:visited ,table a:active,table a:hover {text-decoration:underline;}\n    a{color: #0071c5}\n    table{background-color: #FFFFFF;font-family:\'Intel Clear\',Arial,sans-serif;}\n    td{padding-bottom: 5px;padding-top: 5px}\n    .ReportHead{background-color: transparent}\n</style>\n\n\n    <div class="panel-group" id="main-panel-group">\n        <script>\n            jQuery(document).ready(function ($) {\n                if(\'True\' == \'True\' && \'0\' == \'1\' ){\n                uniteTable(sw_table, 2);\n                autoRowSpan(sw_table, 0);\n                }\n            });\n\n            $(\'.CollapseBtn\').click(function(){\n                var btn = $(this),\n                on = \'not-collapsed\',\n                off = \'collapsed\';\n                console.log("CollapseBtn!")\n                //\xe8\xbf\x99\xe9\x87\x8c\xe9\x80\x9a\xe8\xbf\x87\xe5\x88\x87\xe6\x8d\xa2\xe6\x8c\x89\xe9\x92\xae\xe4\xb8\xad\xe5\x9b\xbe\xe6\xa0\x87\xe7\x9a\x84\xe7\xb1\xbb\xe6\x9d\xa5\xe6\x8e\xa7\xe5\x88\xb6\xe5\x87\xba\xe7\x8e\xb0\xe4\xb8\x8d\xe5\x90\x8c\xe7\x9a\x84\xe6\x8c\x89\xe9\x92\xae\xe5\x9b\xbe\xe6\xa0\x87\xef\xbc\x8c\xe6\xaf\x8f\xe6\xac\xa1\xe7\x82\xb9\xe5\x87\xbb\xe6\x9d\xa5\xe5\x9b\x9e\xe5\x88\x87\xe6\x8d\xa2\xe5\xa3\xb0\xe9\x9f\xb3\xe5\xbc\x80\xe5\x85\xb3\xe5\x9b\xbe\xe6\xa0\x87\n                if(btn.hasClass(\'not-collapsed\')) {\n                    btn.removeClass(\'not-collapsed\');\n                    btn.addClass(\'collapsed\');\n                }else if(btn.hasClass(\'collapsed\')) {\n                    btn.removeClass(\'collapsed\');\n                    btn.addClass(\'not-collapsed\');\n                }else {\n                    btn.addClass(\'not-collapsed\');\n                }\n            });\n            function init_cases_domain_bars(div_id){\n                if(div_id == \'cases_domain_chart\'){\n                    var domains = \'Power Management,FPGA\';\n                    var pass_data = \'4,6\';\n                    var fail_data = \'2,0\';\n                    var block_data = \'0,0\';\n                    var norun_data = \'0,0\';}\n                else{\n                    var domains = \'\';\n                    var pass_data = \'\';\n                    var fail_data = \'\';\n                    var block_data = \'\';\n                    var norun_data = \'\';\n                }\n                domains = domains.split(\',\');\n                pass_data = pass_data.split(\',\');\n                fail_data = fail_data.split(\',\');\n                block_data = block_data.split(\',\');\n                norun_data = norun_data.split(\',\');\n\n                for(var j=0; j<pass_data.length; j++){\n                    pass_data[j] = parseInt(pass_data[j]);\n                }\n\n                for(var j=0; j<fail_data.length; j++){\n                    fail_data[j] = parseInt(fail_data[j]);\n                }\n\n                for(var j=0; j<block_data.length; j++){\n                    block_data[j] = parseInt(block_data[j]);\n                }\n\n                for(var j=0; j<norun_data.length; j++){\n                    norun_data[j] = parseInt(norun_data[j]);\n                }\n\n                series = [\n                             {name:\'NoRun\',data:norun_data,color:\'#717171\'},\n                             {name:\'Block\',data:block_data,color:\'#ffae00\'},\n                             {name:\'Fail\',data:fail_data,color:\'#fd4f02\'},\n                             {name:\'Pass\',data:pass_data,color:\'#6fd007\'}\n                         ];\n                if (1 == 2){\n                    if(div_id == \'cases_domain_chart\'){\n                        var title_name = \'Purley_FPGA Silver Validation Result\'\n                    }else{\n                        var title_name = \' Silver Validation Result\'\n                    }\n                }else{\n                    var title_name = \'Purley-FPGA Server SKX H0/LBG B1 Silver Validation Result\'\n                }\n                $(\'#\'+div_id).highcharts({\n                    chart: {\n                        type: \'column\'\n                    },\n                    title: {\n                        text: title_name\n                    },\n                    credits:{enabled: false},\n                    xAxis: {\n                        categories: domains\n                    },\n                    yAxis: {\n                        min: 0,\n                        title: {\n                            text: \'Pass Rate\'\n                        }\n                    },\n                    tooltip: {\n                        pointFormat: \'<span style="color:{series.color}">{series.name}</span>: <b>{point.y}</b> ({point.percentage:.0f}%)<br/>\',\n                        shared: true\n                    },\n                    plotOptions: {\n                        column: {\n                            stacking: \'percent\'\n                        }\n                    },\n                    series: series\n                });\n            }\n\n            function init_cases_pie(div_id){\n                if(div_id == \'cases_pie_chart\'){\n                    var pie_data = [\n                                    {name:\'Pass\',y:parseInt(\'10\'),selected:true,sliced:true,color:\'#6fd007\'},\n                                    {name:\'Fail\',y:parseInt(\'2\'),color:\'#fd4f02\'},\n                                    {name:\'Block\',y:parseInt(\'0\'),color:\'#ffae00\'},\n                                    {name:\'NoRun\',y:parseInt(\'0\'),color:\'#717171\'}\n                               ];\n                }else{\n                    var pie_data = [\n                                    {name:\'Pass\',y:parseInt(\'\'),selected:true,sliced:true,color:\'#6fd007\'},\n                                    {name:\'Fail\',y:parseInt(\'\'),color:\'#fd4f02\'},\n                                    {name:\'Block\',y:parseInt(\'\'),color:\'#ffae00\'},\n                                    {name:\'NoRun\',y:parseInt(\'\'),color:\'#717171\'}\n                               ];\n                }\n                if (1 == 2){\n                    if(div_id == \'cases_pie_chart\'){\n                        var title_name = \'Purley_FPGA Silver Validation Result\'\n                    }else{\n                        var title_name = \' Silver Validation Result\'\n                    }\n                }else{\n                    var title_name = \'Purley-FPGA Server SKX H0/LBG B1 Silver Validation Status\'\n                }\n                $(\'#\'+div_id).highcharts({\n                    chart: {\n                        plotBackgroundColor: null,\n                        plotBorderWidth: null,\n                        plotShadow: false,\n                        type: \'pie\'\n                    },\n                    title: {\n                        text: title_name\n                    },\n                    credits:{enabled: false},\n                    tooltip: {\n                        pointFormat: \'{series.name}: <b>{point.percentage:.1f}</b>\'\n                    },\n                    plotOptions: {\n                        pie: {\n                            allowPointSelect: true,\n                            cursor: \'pointer\',\n                            dataLabels: {\n                                enabled: false\n                            },\n                            showInLegend: true\n                        }\n                    },\n                    series: [{\n                        name: \'Cases\',\n                        colorByPoint: true,\n                        data: pie_data\n                    }]\n                });\n            }\n\n            function init_cases_pass_rate_history(div_id){\n\n                if(div_id == \'cases_history_chart\'){\n                    var ww_names = \'2016 WW40,2016 WW42,2016 WW43,2016 WW44,2016 WW45,2016 WW46,2016 WW47,2016 WW48,2016 WW49,2016 WW50,2016 WW51,2016 WW52,2016 WW53,2017 WW01,2017 WW02,2017 WW03,2017 WW04,2017 WW06,2017 WW07,2017 WW08,2017 WW09,2017 WW10,2017 WW11\';\n                    var history_passrate = \'null,90.91%,100.00%,100.00%,100.00%,100.00%,100.00%,100.00%,100.00%,100.00%,100.00%,100.00%,100.00%,100.00%,100.00%,100.00%,84.62%,84.62%,84.62%,83.33%,83.33%,83.33%,83.33%\';\n                }else{\n                     var ww_names = \'\';\n                    var history_passrate = \'\';\n                }\n                ww_names = ww_names.split(\',\');\n                history_passrate = history_passrate.split(\',\');\n                for(var j=0; j<history_passrate.length; j++){\n                    if(history_passrate[j]==\'null\'){\n                        history_passrate[j] = null;\n                    }else{\n                        history_passrate[j] = parseFloat(history_passrate[j]);\n                    }\n                }\n                if (1 == 2){\n                    if(div_id == \'cases_history_chart\'){\n                        var title_name = \'Purley_FPGA Silver Analysis PASS%\'\n                    }else{\n                        var title_name = \' Silver Analysis PASS%\'\n                    }\n                }else{\n                    var title_name = \'Purley-FPGA Server SKX H0/LBG B1 Silver Analysis PASS%\'\n                }\n                $(\'#\'+div_id).highcharts({\n                    chart: {\n                        type: \'line\'\n                    },\n                    title: {\n                        text: title_name\n                    },\n                    credits:{enabled: false},\n                    xAxis: {\n                        categories: ww_names\n                    },\n                    yAxis: {\n                        title: {\n                            text: \'Pass Rate\'\n                        },\n                        min:0,\n                        max:100,\n                        labels: {formatter:function(){return this.value + " %";}},\n                    },\n                    plotOptions: {\n                        line: {\n                            dataLabels: {\n                            enabled: true\n                            },\n                        enableMouseTracking: false,\n                        },\n                        series: { connectNulls: true}\n                    },\n                    tooltip: {valueSuffix: \'%\'},\n                    series: [{\n                        name: \'Silver\',\n                        data: history_passrate\n                    }]\n                });\n            }\n\n            $(function () {\n                init_cases_domain_bars(\'cases_domain_chart\');\n                init_cases_pie(\'cases_pie_chart\');\n                init_cases_pass_rate_history(\'cases_history_chart\');\n                if (1 == 2)\n                {\n                    init_cases_domain_bars(\'cases_domain_chart_2\');\n                    init_cases_pie(\'cases_pie_chart_2\');\n                    init_cases_pass_rate_history(\'cases_history_chart_2\');\n                }\n                if(0 == 1)\n                {\n                    var pnp_result = {"Performance": {}, "Power": {}}\n\n                    for (var object  in pnp_result)\n                    {\n                        var ratio = pnp_result[object].ratio;\n                        var case_name =  pnp_result[object].case_name;\n\n                        var categories_data = pnp_result[object].categories\n                        var series_data = new Array();\n                        for(var i=0; i<ratio.length; i++)\n                        {\n                            var is_null = 1\n                            dict = {};\n\n                            dict[\'name\'] = case_name[i];\n                            for(var k=0; k < ratio[i].length; k++)\n                            {\n                                if(ratio[i][k] == -1)\n                                {\n                                    ratio[i][k] = null;\n                                }else{\n                                    is_null = 0\n                                }\n                            }\n                            dict[\'data\'] = ratio[i];\n                            if(is_null == 0){\n                                series_data.push(dict)}\n                        }\n                        var chart1;\n                        var xAxis_list = new Array();\n                        if(pnp_result[object].target_ww == \'WW00\'){\n                            title_content = object + \' Trend-- WWn to Target Ratio\'\n                        }else{\n                            title_content = object + \' Trend-- WWn to \' + pnp_result[object].target_ww + \' \' +  pnp_result[object].target_cpu +\' Ratio\'\n                        }\n                        $(\'#\'+object + \'_highcharts\').highcharts({\n                            title:  {text: title_content},\n                            xAxis: {categories: categories_data ,\n                                    labels: {rotation:30,y:45}\n                            },\n                            yAxis: {title: {text: object},\n\n                                                    labels: {formatter:function(){return this.value + " %";}},\n                                                    plotLines: [{value: 0, width: 1, color: \'#808080\'}]\n                                                    },\n                            tooltip: {valueSuffix: \'%\'},\n                            credits:{enabled: false},\n                            plotOptions: {series: { connectNulls: true}, spline : {dataLabels: {enabled: true},enableMouseTracking: true}},\n                            series: series_data\n                        });\n                    }\n                }\n            });\n            $(document).ready(function () {\n                \n                    $("#title_banner").load(\'/test_report/title_banner/Purley-FPGA/Silver/\');\n                \n            });\n\n        </script>\n        <div id="title_banner" style="margin-left:-4px">\n\n\n    <style>\n    .banner-title {font-family: Calibri;background-repeat:no-repeat ;}\n    .banner-title h1,.banner-title p{text-align:center;font-weight:bold;color:white;}\n    </style>\n\n\n<div class="banner-title" style="border:0;margin:0 0 0 -4px;width:950px;background-image: url(\'/templates/images/Silver.png\')">\n            <p></p>\n            \n                <h1 style="padding:20px 150px 0 0; font-size: 24px; color: blue;">Purley-FPGA Server SKX H0/LBG B1 Silver Release Announcement</h1>\n            \n                <p style="padding:0 150px 20px 0;margin-bottom: 0; font-size: 14px; color: blue;">[ Intel Use Only \xe2\x80\x93 Intel Confidential ]</p>\n</div>\n\n</div>\n        <div style="width:600px">\n        \n        <table class="DetailTable">\n            <tbody><tr>\n                \n                <td width="200px" style="background-color:#DBDBDB;">Silver: Basic Test Coverage</td>\n                <td width="200px">Gold: Medium Test Coverage</td>\n                <td width="200px">BKC: Full Test Coverage</td>\n                \n                \n                \n            </tr>\n        </tbody></table>\n        \n        </div>\n        <table width="100%" class="ReportHead">\n            <tbody><tr>\n                \n                    <td>\n\n                \n                \n                    \n                     <!--<p style="text-align:left;margin-bottom:0px">Purley-FPGA Server SKX H0/LBG B1 Silver Release Announcement - 2017 WW11 (BKC #17)</p>-->\n                    <p style="text-align:left;margin-bottom:0px">2017 WW11 Purley-FPGA Server SKX H0/LBG B1 Silver Release Announcement (BKC #17)</p>\n                    \n                \n                <p style="color:black;font-size:13px;text-align:left">DEG Platform Integration Team</p>\n                \n                </td>\n            </tr>\n        </tbody></table>\n        <p class="sh3" style="width:100%">The DEG platform Integration team announces the release of <font style="font-weight:bold">2017 WW11 Purley-FPGA Server SKX H0/LBG B1 Silver release package</font> for Intel internal use. The release is based on OS of\n            \n                RHEL7.3\n             server. The auto-installer packages are available in the Artifactory server (both SH site and OR site). Any questions please contact <a href="mailto:ling.bei@intel.com">Bei, Ling</a>.</p>\n        <table class="DetailTable" width="100%">\n            <tbody><tr>\n                <th width="20%">Auto Installer</th>\n                <th width="40%">SH Artifactory Server</th>\n                <th width="40%">OR Artifactory Server</th>\n            </tr>\n            \n            <tr>\n                <td width="20%">RHEL7.3</td>\n                <td width="40%"><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Release/Purley_FPGA/2017WW11/WithoutOS_BKC-FPGA_RHEL7.3_51.114859.114856-2017WW11.zip" style="color:#0071c5">WithoutOS_BKC-FPGA_RHEL7.3_51.114859.114856-2017WW11.zip</a>\n               \n                                <br><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Release/OS/RHEL/RHEL7.3Serverx86_64.zip" style="color:#0071c5">RHEL7.3Serverx86_64.zip</a>\n                                </td>\n                <td width="40%"><a href="https://ubit-artifactory-or.intel.com/artifactory/DEG-Purley-sh-cache/Release/Purley_FPGA/2017WW11/WithoutOS_BKC-FPGA_RHEL7.3_51.114859.114856-2017WW11.zip" style="color:#0071c5">WithoutOS_BKC-FPGA_RHEL7.3_51.114859.114856-2017WW11.zip</a>\n                   \n                                <br><a href="https://ubit-artifactory-or.intel.com/artifactory/DEG-Purley-sh-cache/Release/OS/RHEL/RHEL7.3Serverx86_64.zip" style="color:#0071c5">RHEL7.3Serverx86_64.zip</a>\n                                </td>\n            </tr>\n            \n            \n        </tbody></table>\n        <div><p class="sh3" style="width:100%">*Note: Please select the server which is closer to your region to get the better data accessing/downloading performance</p></div>\n        <br>\n\n        <div class="panel collapse-report-panel">\n            <div class="panel-heading">\n                <span class="sh2">&nbsp; Summary </span>\n                <div class="FoldIcon" style="display: none">\n                    <div class="CollapseBtn not-collapsed" data-toggle="collapse" href="#collapseSummary"></div>\n                </div>\n            </div>\n            <div id="collapseSummary" class="panel-collapse collapse in">\n                <div class="panel-body">\n                    <table class="DetailTable" width="100%">\n                        \n                        <tbody><tr>\n                            <td>\n                                <h4 style="margin: 0in 0in 0pt; line-height: 15.55pt;"><span style="color: inherit; line-height: 15.55pt; font-family: inherit;"><span lang="EN-GB" style="color: rgb(51, 51, 51); font-family: Calibri, sans-serif;"><p class="wordsection1" style="margin: 0in 0in 0pt; line-height: 15.55pt; text-indent: 1.2pt;"><u style="color: inherit; line-height: 15.55pt; font-family: inherit;"><span lang="EN-GB">Test Result:</span></u><br></p></span></span></h4><h4 style="margin: 0in 0in 0pt; line-height: 15.55pt;"><span style="font-family: &quot;Intel Clear&quot;,sans-serif; mso-fareast-font-family: &quot;Times New Roman&quot;;"></span></h4><h4 style="margin: 0in 0in 0pt 0.5in; line-height: 15.55pt; text-indent: -0.25in;"><span style="color: rgb(51, 51, 51); font-family: Symbol;">\xc2\xb7</span><span style="color: rgb(51, 51, 51); font-size: 7pt;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\n</span><span style="color: rgb(51, 51, 51); font-family: Calibri, sans-serif;">Finish Silver test execution\non RHEL 7.3. Please visit<span class="apple-converted-space">&nbsp;</span></span><span style="font-family: &quot;Intel Clear&quot;, sans-serif;"><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2554437"><span style="font-family: Calibri, sans-serif;">HPQC</span></a></span><span class="apple-converted-space"><span style="color: rgb(51, 51, 51); font-family: Calibri, sans-serif;">&nbsp;</span></span><span style="color: rgb(51, 51, 51); font-family: Calibri, sans-serif;">for test details. Refer to the <a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Release/Purley/InstallationGuide/" target="_blank">installation guide</a> for\nthe BKC package installation</span></h4><h4 style="margin: 0in 0in 0pt; line-height: 15.55pt;">\n\n\n\n<p class="MsoNormal"><i><span style="font-family: &quot;Calibri&quot;,sans-serif; font-size: 10pt;">&nbsp;</span><span style="font-family: &quot;Intel Clear&quot;, sans-serif; font-size: 10pt;">&nbsp; &nbsp;</span></i><span style="color: rgb(51, 51, 51); text-indent: -0.25in; font-family: Symbol;">\xc2\xb7</span><span style="color: rgb(51, 51, 51); text-indent: -0.25in; font-family: inherit; font-size: 7pt;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\n</span><span style="color: rgb(51, 51, 51); text-indent: -0.25in; font-family: Calibri, sans-serif;">Purley<span class="apple-converted-space">&nbsp;FPGA</span>&nbsp;(RP</span><span class="apple-converted-space" style="color: inherit; text-indent: -0.25in; font-family: inherit;"><span style="color: rgb(31, 73, 125); font-family: Calibri, sans-serif;">&nbsp;</span></span><span style="color: rgb(51, 51, 51); text-indent: -0.25in; font-family: Calibri, sans-serif;">Board:</span><span class="apple-converted-space" style="color: inherit; text-indent: -0.25in; font-family: inherit;"><span style="color: rgb(31, 73, 125); font-family: Calibri, sans-serif;">&nbsp;</span></span><span style="color: rgb(51, 51, 51); text-indent: -0.25in; font-family: Calibri, sans-serif;">Neon City FPGA)</span></p></h4><h4 style="margin: 0in 0in 0pt 72.6pt; line-height: 15.55pt; text-indent: -18.6pt;"><span style="color: rgb(51, 51, 51); font-family: &quot;Courier New&quot;;">o</span><span style="color: rgb(51, 51, 51); font-family: &quot;Intel Clear&quot;, sans-serif; font-size: 7pt;">&nbsp;&nbsp; </span><span style="color: rgb(51, 51, 51); font-family: Calibri, sans-serif;">Total test cases: 12</span><span style="font-family: Calibri, sans-serif;">; Passed test  cases is 10 and pass rate is 83.33<span style="color: rgb(51, 51, 51);">%.&nbsp;</span></span></h4><h4 style="margin: 0in 0in 0pt 72.6pt; line-height: 15.55pt; text-indent: -18.6pt;"><span style="font-family: &quot;Intel Clear&quot;, sans-serif;"></span></h4><h4 style="margin: 0in 0in 0pt 72.6pt; line-height: 15.55pt; text-indent: -18.6pt;"><span style="color: rgb(51, 51, 51); font-family: &quot;Courier New&quot;;">o</span><span style="color: rgb(51, 51, 51); font-size: 7pt;">&nbsp;&nbsp;\n</span><span style="color: rgb(51, 51, 51); font-family: Calibri, sans-serif;">Test coverage:&nbsp;&nbsp;</span><span style="font-family: &quot;Intel Clear&quot;, sans-serif;"></span></h4><h4 style="margin: 0in 0in 0pt 1in; line-height: 15.55pt; text-indent: -3.3pt;"><span style="color: rgb(51, 51, 51); font-family: &quot;Intel Clear&quot;, sans-serif; font-size: 11pt;">SKX-FPGA H0 VIS/LBG-4&nbsp;</span><span style="font-family: &quot;Intel Clear&quot;, sans-serif; font-size: 11pt;">B1:<span style="color: rgb(51, 51, 51);">&nbsp;</span>Run full BKC test case, power cycling and P&amp;P test<span style="color: rgb(31, 73, 125);"></span></span></h4><div><h4 style="margin: 0in 0in 0pt 1in; color: rgb(34, 34, 34); line-height: 15.55pt; text-indent: -3.3pt; font-family: &quot;Intel Clear&quot;, Arial, sans-serif;"><span style="color: rgb(51, 51, 51); font-family: &quot;Intel Clear&quot;, sans-serif; font-size: 11pt;">SKX-FPGA H0 VIS/LBG-T&nbsp;</span><span style="font-family: &quot;Intel Clear&quot;, sans-serif; font-size: 11pt;">B1:<span style="color: rgb(51, 51, 51);">&nbsp;</span>Run QAT test case</span></h4></div><div><h4 style="margin: 0in 0in 0pt 1in; color: rgb(34, 34, 34); line-height: 15.55pt; text-indent: -3.3pt; font-family: &quot;Intel Clear&quot;, Arial, sans-serif;"><span style="color: rgb(51, 51, 51); font-family: &quot;Intel Clear&quot;, sans-serif; font-size: 11pt;">SKX-FPGA B0 ES2/LBG-4&nbsp;</span><span style="font-family: &quot;Intel Clear&quot;, sans-serif; font-size: 11pt;">B1:<span style="color: rgb(51, 51, 51);">&nbsp;</span>Run boot up test and AAL test case</span></h4></div><div><br></div><div><div><br></div><p class="MsoNormal" style="line-height: 15.55pt;"><b style="color: inherit; line-height: 15.55pt; font-family: inherit; font-size: 18px;"><u><span lang="EN-GB" style="color: rgb(51, 51, 51); font-family: &quot;Calibri&quot;,sans-serif; font-size: 13.5pt; mso-ansi-language: EN-GB;">Sighting Update:</span></u></b><br></p></div><h4 style="margin: 0in 0in 0pt 0.5in; line-height: 15.55pt; text-indent: -0.25in;"><span style="color: rgb(51, 51, 51); font-family: Symbol;">\xc2\xb7 &nbsp;</span>Key Sightings:</h4>\n\n<br><h4 style="margin-top:0in;margin-right:0in;margin-bottom:0in;margin-left:55.8pt;\nmargin-bottom:.0001pt;text-indent:-18.6pt;line-height:15.55pt"><span style="font-size: 11pt; font-family: &quot;Intel Clear&quot;, sans-serif;">[2016_WW44\nBKC][BIOS:106_D11][Neon city FPGA]Occasionally cat error and hang at code \'A9\'\nduring warmboot cycling tests </span><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2744622"><span style="font-size: 11pt; font-family: &quot;Intel Clear&quot;, sans-serif;">5345509</span></a><o:p></o:p></h4>\n\n<h4 style="margin:0in;margin-bottom:.0001pt;text-indent:32.7pt;line-height:\n15.55pt"><span style="font-size: 11pt; font-family: &quot;Intel Clear&quot;, sans-serif;">&nbsp;<span style="color:#1F497D"> </span>[2017_WW04\nBKC][BIOS 119.R05][P&amp;P][Neon City FPGA] After changed CPU from B0 QLJ6 to\nH0 QM38,the MLC memory local idle latency increased 28.57% (from 65.8ns to\n84.6ns) </span><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2744629"><span style="font-size: 11pt; font-family: &quot;Intel Clear&quot;, sans-serif;">5345867</span></a><o:p></o:p></h4>\n\n<h4 style="margin:0in;margin-bottom:.0001pt;text-indent:32.7pt;line-height:\n15.55pt"><span style="font-size: 11pt; font-family: &quot;Intel Clear&quot;, sans-serif; color: rgb(31, 73, 125);">&nbsp; </span><span style="font-size: 11pt; font-family: &quot;Intel Clear&quot;, sans-serif;">[2017_WW04 BKC][BIOS\n119.R05][P&amp;P][Neon City FPGA] After changed CPU from B0 QLJ6 to H0 QM38,MLC\nmemory remote idle latency increased 9.25% (from 135.2ns to 147.7ns) </span><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2744630"><span style="font-size: 9.5pt; font-family: &quot;Intel Clear&quot;, sans-serif; background-image: initial; background-position: initial; background-size: initial; background-repeat: initial; background-attachment: initial; background-origin: initial; background-clip: initial;">5345868</span></a><span style="font-size: 10pt; font-family: &quot;Intel Clear&quot;, sans-serif;"> </span><span style="font-size:10.0pt;font-family:&quot;Intel Clear&quot;,sans-serif">&nbsp; &nbsp;\n&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span style="font-size:13.5pt;\nfont-family:&quot;Intel Clear&quot;,sans-serif">&nbsp; &nbsp; &nbsp;&nbsp;</span>&nbsp;<span style="color: inherit; text-indent: 32.7pt; font-size: 11pt; font-family: &quot;Intel Clear&quot;, sans-serif;">[2017_WW07 BKC][BIOS 0122.R07][Neon City FPGA] System\noccasionally stopped at text mode and can\'t boot into RHEL7.3 GUI during power\ncycling test </span><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2744621" style="font-family: inherit; text-indent: 32.7pt; background-color: rgb(255, 255, 255);"><span style="font-size: 9.5pt; font-family: &quot;Intel Clear&quot;, sans-serif; background-image: initial; background-position: initial; background-size: initial; background-repeat: initial; background-attachment: initial; background-origin: initial; background-clip: initial;">5345917</span></a><span style="color: inherit; font-family: inherit; text-indent: -18.6pt;">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span style="color: inherit; font-size: 13.5pt; text-indent: 32.7pt; line-height: 15.55pt; font-family: &quot;Intel Clear&quot;, sans-serif;">&nbsp;</span></h4><h4 style="margin: 0in 0in 0pt 55.8pt; line-height: 15.55pt; text-indent: -18.6pt;"><p class="MsoNormal" style="text-indent: 32.7pt;"><o:p></o:p></p></h4><div>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;<span style="color: inherit; line-height: 15.55pt; font-family: &quot;Intel Clear&quot;, sans-serif; font-size: 18px;">&nbsp;</span></div><h4 style="margin: 0in 0in 0pt; line-height: 15.55pt;">\n\n\n\n\n\n\n\n</h4><h4 style="margin: 0in 0in 0pt 0.5in; line-height: 15.55pt; text-indent: -0.25in;"><span style="color: rgb(51, 51, 51); font-family: Symbol;">\xc2\xb7</span><span style="color: rgb(51, 51, 51); font-size: 7pt;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span style="color: rgb(51, 51, 51); font-family: Calibri, sans-serif;"> Full sighting list can be found<span class="apple-converted-space">&nbsp;</span></span><span style="color: rgb(51, 51, 51);"><a style="font-family: Calibri, sans-serif;" href="http://targetmailer.intel.com/TMService/Redir.aspx?ID=2554441">in HSD</a></span></h4><div><br></div><div><span style="font-family: &quot;Intel Clear&quot;, sans-serif; font-weight: bold; text-decoration: underline;">Known Issue/Errata:</span></div><h4 style="margin: 0in 0in 0pt 0.5in; line-height: 15.55pt; text-indent: -0.25in;"><br></h4><div><p class="MsoListParagraph" style="text-indent: -0.25in;"><span style="font-family: Symbol; font-size: 10pt;">\xc2\xb7</span><span style="font-family: &quot;Times New Roman&quot;,serif; font-size: 7pt;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2701996"><span style="font-family: &quot;Intel Clear&quot;, sans-serif; font-size: 10pt;">5345546</span></a><span style="font-family: &quot;Intel Clear&quot;,sans-serif; font-size: 10pt;"> [2016_WW45 BKC][BIOS:107_D07][Neon city FPGA]WOL\nfunction is still working when disabled in BIOS. &nbsp; </span><o:p></o:p></p>\n\n<p class="MsoListParagraph"><span style="font-family: &quot;Intel Clear&quot;,sans-serif; font-size: 10pt;">Status:\n&nbsp;No fix .&nbsp;Purley-FPGA is aligned with Purley-2S/4S Launch collateral.\nDetails can be found </span><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2701996"><span style="font-family: &quot;Intel Clear&quot;, sans-serif; font-size: 10pt;">5345546</span></a><span style="font-family: &quot;Intel Clear&quot;, sans-serif; font-size: 10pt;">&nbsp;in HSD</span><o:p></o:p></p><p class="MsoListParagraph"><span style="font-family: &quot;Intel Clear&quot;, sans-serif; font-size: 10pt;"><br></span></p>\n\n<p class="MsoListParagraph" style="text-indent: -0.25in;"><span style="font-family: Symbol; font-size: 10pt;">\xc2\xb7</span><span style="font-family: &quot;Times New Roman&quot;,serif; font-size: 7pt;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2701997"><span style="font-family: &quot;Intel Clear&quot;, sans-serif; font-size: 10pt;">5345493</span></a><span style="font-family: &quot;Intel Clear&quot;,sans-serif; font-size: 10pt;"> [2016_WW43 BKC][BIOS:105_D11][Neon city FPGA]\nEntering "Platform Configuration -&gt; PCH Configuration" resets\nother saved change.&nbsp; </span><o:p></o:p></p>\n\n<p class="MsoListParagraph"><span style="font-family: &quot;Intel Clear&quot;,sans-serif; font-size: 10pt;">Status:\n&nbsp;No fix .&nbsp;Purley-FPGA is aligned with Purley2S/4S Launch collateral.\nDetails can be found&nbsp;</span><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2701997"><span style="font-family: &quot;Intel Clear&quot;, sans-serif; font-size: 10pt;">5345493</span></a><span style="font-family: &quot;Intel Clear&quot;,sans-serif; font-size: 10pt;">&nbsp;in HSD</span></p><p class="MsoListParagraph"><span style="font-family: &quot;Intel Clear&quot;,sans-serif; font-size: 10pt;"><br></span></p><p class="MsoListParagraph"><span style="color: inherit; text-indent: -0.25in; font-family: &quot;Times New Roman&quot;, serif; font-size: 7pt;">&nbsp;</span><a style="text-indent: -0.25in; font-family: inherit; font-size: 18px; background-color: rgb(255, 255, 255);" href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2701998"><span style="font-family: &quot;Intel Clear&quot;, sans-serif; font-size: 10pt;">5345843</span></a><span style="color: inherit; text-indent: -0.25in; font-family: &quot;Intel Clear&quot;, sans-serif; font-size: 10pt;"> [2017_WW03\nBKC][BIOS:118_R01][Neon city FPGA] P3V3 voltage on Purley-FPGA boards is 1.1V\nwhen system under S5 state&nbsp;</span></p><h4 style="margin: 0in 0in 0pt 0.5in; line-height: 15.55pt; text-indent: -0.25in;"><o:p></o:p></h4>\n\n<p class="MsoListParagraph"><span style="font-family: &quot;Intel Clear&quot;,sans-serif; font-size: 10pt;">Status:\nNo fix. Details can be found&nbsp;</span><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2701998"><span style="font-family: &quot;Intel Clear&quot;, sans-serif; font-size: 10pt;">5345843</span></a><span style="font-family: &quot;Intel Clear&quot;,sans-serif; font-size: 10pt;">&nbsp;in HSD</span>&nbsp;&nbsp;</p></div><div><span style="color: rgb(51, 51, 51); font-family: &quot;Intel Clear&quot;, sans-serif;"><br></span></div>\n                                </td>\n                        </tr>\n                        \n                     </tbody></table>\n                </div>\n            </div>\n        </div>\n        <br>\n    <!--     <span class="sh2">&nbsp Key Sightings: </span>\n             <table class="MsoNormalTable">\n                 <tr>\n                    <th width="7%">ID</th>\n                    <th width="93%">Title</th>\n                 </tr>\n                 \n                 <tr >\n                     \n                        <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345509">5345509</a></td>\n                     \n                     <td style="text-align:left;">[2016_WW44 BKC][BIOS:106_D11][Neon city FPGA]Cat error and hang at code &#39;A9&#39; during warmboot cycling tests</td>\n                 </tr>\n                 \n                 <tr >\n                     \n                        <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345917">5345917</a></td>\n                     \n                     <td style="text-align:left;">[2017_WW07 BKC][BIOS 0122.R07][Neon City FPGA] System occasionally stopped at text mode and can&#39;t boot into RHEL7.3 GUI during power cycling test</td>\n                 </tr>\n                 \n                 <tr >\n                     \n                        <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345867">5345867</a></td>\n                     \n                     <td style="text-align:left;">[2017_WW04 BKC][BIOS 119.R05][P&amp;P][Neon City FPGA] After changed CPU from B0 QLJ6 to H0 QM38,the MLC memory local idle latency increased 28.57% (from 65.8ns to 84.6ns)</td>\n                 </tr>\n                 \n                 <tr >\n                     \n                        <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345868">5345868</a></td>\n                     \n                     <td style="text-align:left;">[2017_WW04 BKC][BIOS 119.R05][P&amp;P][Neon City FPGA] After changed CPU from B0 QLJ6 to H0 QM38,MLC memory remote idle latency increased 9.25% (from 135.2ns to 147.7ns)</td>\n                 </tr>\n                 \n                 \n             </table><br/> -->\n        \n        <div class="panel collapse-report-panel">\n            <div class="panel-heading">\n                <span class="sh2">&nbsp; Key Sightings </span>\n                <div class="FoldIcon">\n                    <div class="CollapseBtn not-collapsed collapsed" data-toggle="collapse" href="#collapseKeySightings"></div>\n                </div>\n            </div>\n            <div id="collapseKeySightings" class="panel-collapse collapse ">\n                <div class="panel-body">\n                    \n                    <table class="MsoNormalTable">\n                        <tbody><tr>\n                            <th width="5%">ID</th>\n                            <th width="25%">Title</th>\n                            <th width="7%">Priority</th>\n                            <th width="7%">Severity</th>\n                            <th width="7%">Owner</th>\n                            <th width="20%">Note</th>\n                            <th width="7%">Status</th>\n                            <th width="10%">Subsystem</th>\n                            <th width="12%">Promoted ID</th>\n                        </tr>\n                        \n                            \n                                <tr style="background-color:#eb9316">\n                                \n                                    <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345509">5345509</a></td>\n                                \n                                <td style="text-align:left;">[2016_WW44 BKC][BIOS:106_D11][Neon city FPGA]Cat error and hang at code \'A9\' during warmboot cycling tests</td>\n                                <td>P1</td>\n                                <td>2 High</td>\n                                <td>taylorke</td>\n                                <td>Get a fix on BBS 6.2.2 and go on triage on BBS 6.3.0.</td>\n                                <td>Assigned</td>\n                                <td></td>\n                                <td>\n                                    \n                                        \n                                            \n                                                    <p>N/A</p>\n                                                \n                                        \n                                    \n                                </td>\n                                </tr>\n                            \n                        \n                            \n                                <tr style="background-color:#eb9316">\n                                \n                                    <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345917">5345917</a></td>\n                                \n                                <td style="text-align:left;">[2017_WW07 BKC][BIOS 0122.R07][Neon City FPGA] System occasionally stopped at text mode and can\'t boot into RHEL7.3 GUI during power cycling test</td>\n                                <td>P1</td>\n                                <td>2 High</td>\n                                <td>xuewenxi</td>\n                                <td>on Debugging. the OS mode is stopped, the TXT mode still works</td>\n                                <td>Assigned</td>\n                                <td>OS/Driver</td>\n                                <td>\n                                    \n                                        \n                                            \n                                                    \n                                                        \n                                                            <p> <a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345919">5345919</a></p>\n                                                        \n                                                    \n                                            \n                                        \n                                    \n                                </td>\n                                </tr>\n                            \n                        \n                            \n                                <tr style="background-color:#eb9316">\n                                \n                                    <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345867">5345867</a></td>\n                                \n                                <td style="text-align:left;">[2017_WW04 BKC][BIOS 119.R05][P&amp;P][Neon City FPGA] After changed CPU from B0 QLJ6 to H0 QM38,the MLC memory local idle latency increased 28.57% (from 65.8ns to 84.6ns)</td>\n                                <td>P2</td>\n                                <td>2 High</td>\n                                <td>bgbest</td>\n                                <td>With test patch it has been fixed and waiting for official release.</td>\n                                <td>Assigned</td>\n                                <td>uCode</td>\n                                <td>\n                                    \n                                        \n                                            \n                                                    <p>N/A</p>\n                                                \n                                        \n                                    \n                                </td>\n                                </tr>\n                            \n                        \n                            \n                                <tr style="background-color:#eb9316">\n                                \n                                    <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345868">5345868</a></td>\n                                \n                                <td style="text-align:left;">[2017_WW04 BKC][BIOS 119.R05][P&amp;P][Neon City FPGA] After changed CPU from B0 QLJ6 to H0 QM38,MLC memory remote idle latency increased 9.25% (from 135.2ns to 147.7ns)</td>\n                                <td>P2</td>\n                                <td>2 High</td>\n                                <td>bgbest</td>\n                                <td>With test patch it has been fixed and waiting for official release.</td>\n                                <td>Assigned</td>\n                                <td>uCode</td>\n                                <td>\n                                    \n                                        \n                                            \n                                                    <p>N/A</p>\n                                                \n                                        \n                                    \n                                </td>\n                                </tr>\n                            \n                        \n                    </tbody></table><br>\n                    \n                </div>\n            </div>\n        </div>\n\n        <div class="panel collapse-report-panel">\n            <div class="panel-heading">\n                <span class="sh2">&nbsp; New Sightings </span>\n                <div class="FoldIcon">\n                    <div class="CollapseBtn not-collapsed collapsed" data-toggle="collapse" href="#collapseNewSightings"></div>\n                </div>\n            </div>\n            <div id="collapseNewSightings" class="panel-collapse collapse ">\n                <div class="panel-body">\n                    \n                    <p>&nbsp; N/A</p>\n                    \n                </div>\n            </div>\n        </div>\n\n        <div class="panel collapse-report-panel">\n            <div class="panel-heading">\n                <span class="sh2">&nbsp; Existing Sightings </span>\n                <div class="FoldIcon">\n                    <div class="CollapseBtn not-collapsed collapsed" data-toggle="collapse" href="#collapseExistingSightings"></div>\n                </div>\n            </div>\n            <div id="collapseExistingSightings" class="panel-collapse collapse ">\n                <div class="panel-body">\n                \n                <table class="MsoNormalTable" width="100%">\n                    <tbody><tr>\n                        <th width="5%">ID</th>\n                        <th width="45%">Title</th>\n                        <th width="7%">Priority</th>\n                        <th width="7%">Severity</th>\n                        <th width="7%">Owner</th>\n                        <th width="7%">Status</th>\n                        <th width="10%">Subsystem</th>\n                        <th width="12%">Promoted ID</th>\n                    </tr>\n                        \n\n                                <tr>\n                                \n                                    <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345509">5345509</a></td>\n                                \n                                <td style="text-align:left;">[2016_WW44 BKC][BIOS:106_D11][Neon city FPGA]Cat error and hang at code \'A9\' during warmboot cycling tests</td>\n                                <td>P1</td>\n                                <td>2 High</td>\n                                <td>taylorke</td>\n                                <td>Assigned</td>\n                                <td></td>\n                                <td>\n                                    \n                                        \n                                            \n                                                <p>N/A</p>\n                                            \n                                        \n                                    \n                                </td>\n                                </tr>\n\n                        \n\n                                <tr>\n                                \n                                    <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345917">5345917</a></td>\n                                \n                                <td style="text-align:left;">[2017_WW07 BKC][BIOS 0122.R07][Neon City FPGA] System occasionally stopped at text mode and can\'t boot into RHEL7.3 GUI during power cycling test</td>\n                                <td>P1</td>\n                                <td>2 High</td>\n                                <td>xuewenxi</td>\n                                <td>Assigned</td>\n                                <td>OS/Driver</td>\n                                <td>\n                                    \n                                        \n                                            \n                                                \n                                                    \n                                                        <p> <a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345919">5345919</a></p>\n                                                    \n                                                \n                                            \n                                        \n                                    \n                                </td>\n                                </tr>\n\n                        \n\n                                <tr>\n                                \n                                    <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345867">5345867</a></td>\n                                \n                                <td style="text-align:left;">[2017_WW04 BKC][BIOS 119.R05][P&amp;P][Neon City FPGA] After changed CPU from B0 QLJ6 to H0 QM38,the MLC memory local idle latency increased 28.57% (from 65.8ns to 84.6ns)</td>\n                                <td>P2</td>\n                                <td>2 High</td>\n                                <td>bgbest</td>\n                                <td>Assigned</td>\n                                <td>uCode</td>\n                                <td>\n                                    \n                                        \n                                            \n                                                <p>N/A</p>\n                                            \n                                        \n                                    \n                                </td>\n                                </tr>\n\n                        \n\n                                <tr>\n                                \n                                    <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345868">5345868</a></td>\n                                \n                                <td style="text-align:left;">[2017_WW04 BKC][BIOS 119.R05][P&amp;P][Neon City FPGA] After changed CPU from B0 QLJ6 to H0 QM38,MLC memory remote idle latency increased 9.25% (from 135.2ns to 147.7ns)</td>\n                                <td>P2</td>\n                                <td>2 High</td>\n                                <td>bgbest</td>\n                                <td>Assigned</td>\n                                <td>uCode</td>\n                                <td>\n                                    \n                                        \n                                            \n                                                <p>N/A</p>\n                                            \n                                        \n                                    \n                                </td>\n                                </tr>\n\n                        \n\n                                <tr>\n                                \n                                    <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345719">5345719</a></td>\n                                \n                                <td style="text-align:left;">[2016_WW50 BKC][BIOS:112_D10][Neon city FPGA]After running CPU workload with PTU , CPU QL66 and QM38\'s frequency is stuck@800MHz and it is lower than Pn.</td>\n                                <td>P2</td>\n                                <td>3 Medium</td>\n                                <td>kdakdemi</td>\n                                <td>Assigned</td>\n                                <td>Silicon</td>\n                                <td>\n                                    \n                                        \n                                            \n                                                <p>N/A</p>\n                                            \n                                        \n                                    \n                                </td>\n                                </tr>\n\n                        \n\n                                <tr>\n                                \n                                    <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345865">5345865</a></td>\n                                \n                                <td style="text-align:left;">[2017_WW04 BKC][BIOS 119.R05][P&amp;P][Neon City FPGA]After changed the CPU from B0 QL66 to H0 QM39, the system power consumption with NLB loading test increased 5.93% (from 291.1W to 308.4W)</td>\n                                <td>P2</td>\n                                <td>3 Medium</td>\n                                <td>zyang30</td>\n                                <td>Assigned</td>\n                                <td></td>\n                                <td>\n                                    \n                                        \n                                            \n                                                <p>N/A</p>\n                                            \n                                        \n                                    \n                                </td>\n                                </tr>\n\n                        \n\n                                <tr>\n                                \n                                    <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345866">5345866</a></td>\n                                \n                                <td style="text-align:left;">[2017_WW04 BKC][BIOS 119.R05][P&amp;P][Neon City FPGA] After changed CPU from B0 QLJ6 to H0 QM38, the MP Linpack score dropped 6.47% (from 1453.7Gflops/s to 1359.6 Gflops/s)</td>\n                                <td>P2</td>\n                                <td>3 Medium</td>\n                                <td>bgbest</td>\n                                <td>Assigned</td>\n                                <td></td>\n                                <td>\n                                    \n                                        \n                                            \n                                                <p>N/A</p>\n                                            \n                                        \n                                    \n                                </td>\n                                </tr>\n\n                        \n\n                                <tr>\n                                \n                                    <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345803">5345803</a></td>\n                                \n                                <td style="text-align:left;">[2016_WW52 BKC][BIOS:114_R09][Neon city FPGA]MCE error found after system reboot</td>\n                                <td>P3</td>\n                                <td>3 Medium</td>\n                                <td>bgbest</td>\n                                <td>Assigned</td>\n                                <td>Silicon</td>\n                                <td>\n                                    \n                                        \n                                            \n                                                \n                                                    \n                                                        <p> <a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345847">5345847</a></p>\n                                                    \n                                                \n                                            \n                                        \n                                    \n                                </td>\n                                </tr>\n\n                        \n\n                                <tr>\n                                \n                                    <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345853">5345853</a></td>\n                                \n                                <td style="text-align:left;">[2017_WW04 BKC][BIOS:119_R05][Neon city FPGA]After running CPU workload by PTU , CPU QM39 and QM3A\'s frequency can\xe2\x80\x99t be turboed.</td>\n                                <td>P3</td>\n                                <td>3 Medium</td>\n                                <td>kdakdemi</td>\n                                <td>Assigned</td>\n                                <td>uCode</td>\n                                <td>\n                                    \n                                        \n                                            \n                                                <p>N/A</p>\n                                            \n                                        \n                                    \n                                </td>\n                                </tr>\n\n                        \n\n                                <tr>\n                                \n                                    <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345961">5345961</a></td>\n                                \n                                <td style="text-align:left;">[2017_WW09 BKC][BIOS:124_R07][Neon city FPGA]Link width recognized incorrect, when  plug PCI X710 network card (x8)in slot 1(  x8) .</td>\n                                <td>P3</td>\n                                <td>3 Medium</td>\n                                <td>xuewenxi</td>\n                                <td>Assigned</td>\n                                <td>BIOS</td>\n                                <td>\n                                    \n                                        \n                                            \n                                                <p>N/A</p>\n                                            \n                                        \n                                    \n                                </td>\n                                </tr>\n\n                        \n\n                                <tr>\n                                \n                                    <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345420">5345420</a></td>\n                                \n                                <td style="text-align:left;">[2016_WW40 BKC][BIOS:102_D12][Neon city FPGA]CPLD 1 version show\xe2\x80\x98F.F\xe2\x80\x99 after flash CPLD 0x11_0x22</td>\n                                <td>P3</td>\n                                <td>4 Low</td>\n                                <td>jdbolano</td>\n                                <td>Pending</td>\n                                <td>Board</td>\n                                <td>\n                                    \n                                        \n                                            \n                                                <p>N/A</p>\n                                            \n                                        \n                                    \n                                </td>\n                                </tr>\n\n                        \n                </tbody></table><br>\n                 \n                </div>\n            </div>\n        </div>\n\n        <div class="panel collapse-report-panel">\n            <div class="panel-heading">\n                <span class="sh2">&nbsp; Closed Sightings </span>\n                <div class="FoldIcon">\n                    <div class="CollapseBtn not-collapsed collapsed" data-toggle="collapse" href="#collapseClosedSightings"></div>\n                </div>\n            </div>\n            <div id="collapseClosedSightings" class="panel-collapse collapse ">\n                <div class="panel-body">\n                    \n                    <p>&nbsp; N/A</p>\n                    \n                </div>\n            </div>\n        </div>\n        \n        <br>\n        \n        <div class="panel collapse-report-panel">\n            <div class="panel-heading">\n                <span class="sh2">&nbsp; HW Rework </span>\n                <div class="FoldIcon">\n                    <div class="CollapseBtn not-collapsed collapsed" data-toggle="collapse" href="#collapseHWRework"></div>\n                </div>\n            </div>\n            <div id="collapseHWRework" class="panel-collapse collapse ">\n                <div class="panel-body">\n                <table class="DetailTable" width="100%">\n                    <tbody><tr>\n                        <td> \n                                <h4 style="margin: 0in 0in 0pt;"><u><span lang="EN-GB" style="font-family: &quot;Calibri&quot;,sans-serif; font-size: 11pt; mso-fareast-font-family: &quot;Times New Roman&quot;; mso-ansi-language: EN-GB;">Key Workaround</span></u><span lang="EN-GB" style="font-family: &quot;Calibri&quot;,sans-serif; font-size: 11pt; mso-fareast-font-family: &quot;Times New Roman&quot;; mso-ansi-language: EN-GB;"> (detail guide is </span><span style="font-family: &quot;Intel Clear&quot;,sans-serif; mso-fareast-font-family: &quot;Times New Roman&quot;;"><a href="https://dcg-oss.intel.com/document_download/16/?file_id=37" target="_blank">here</a></span><span lang="EN-GB" style="font-family: &quot;Calibri&quot;,sans-serif; font-size: 11pt; mso-fareast-font-family: &quot;Times New Roman&quot;; mso-ansi-language: EN-GB;">)</span><span style="font-family: &quot;Intel Clear&quot;,sans-serif; mso-fareast-font-family: &quot;Times New Roman&quot;;"><o:p></o:p></span></h4><h4 style="margin: 0in 0in 0pt;">\n\n<p class="default" style="margin: 0in 0in 0pt 0.5in; line-height: 115%; text-indent: -0.25in;"><span style="font-family: &quot;Calibri&quot;,sans-serif; font-size: 11pt; mso-fareast-font-family: \xe5\xae\x8b\xe4\xbd\x93; mso-ansi-language: EN-US; mso-fareast-theme-font: minor-fareast; mso-bidi-font-family: &quot;Times New Roman&quot;; mso-fareast-language: ZH-CN; mso-bidi-language: AR-SA; mso-bidi-font-weight: bold;">Please use PCIe Video card\ninstead of onboard BMC video due to known BMC issue</span><u1:p></u1:p><br></p>\n\n</h4><h4 style="margin: 0in 0in 0pt;"><span style="font-family: &quot;Intel Clear&quot;,sans-serif; mso-fareast-font-family: &quot;Times New Roman&quot;;">&nbsp;<o:p></o:p></span></h4><h4 style="margin: 0in 0in 0pt; line-height: 15.55pt;"><u><span lang="EN-GB" style="color: black; font-family: &quot;Calibri&quot;,sans-serif; font-size: 11pt; mso-fareast-font-family: &quot;Times New Roman&quot;; mso-ansi-language: EN-GB;">Pedigree and Board\nJumper Settings:</span></u><span style="font-family: &quot;Intel Clear&quot;,sans-serif; mso-fareast-font-family: &quot;Times New Roman&quot;;"><a href="https://dcg-oss.intel.com/document_download/16/?file_id=34"><span style="color: rgb(31, 73, 125); font-family: &quot;Calibri&quot;,sans-serif; font-size: 11pt;"> </span><span style="font-family: Calibri, sans-serif; font-size: 11pt;">guide</span></a><o:p></o:p></span></h4><h4 style="margin: 0in 0in 0pt;">\n\n\n\n<p class="MsoNormal" style="line-height: 12.1pt; mso-outline-level: 5;"><i><span style="color: black; font-family: &quot;Calibri&quot;,sans-serif; font-size: 11pt; mso-bidi-font-weight: bold;">Note: Only mandatory and necessary optional rework\nis implemented by BKC team</span></i><u1:p></u1:p><o:p></o:p></p><p class="MsoNormal" style="line-height: 12.1pt; mso-outline-level: 5;"><span style="font-family: &quot;Intel Clear&quot;,sans-serif; font-size: 10pt; mso-bidi-font-weight: bold;">Mandatory rework FPGA JTAG chain missing CPU1 TCK resistor</span></p><p class="MsoNormal" style="line-height: 12.1pt; mso-outline-level: 5;"><span style="color: inherit; text-indent: -0.25in; font-family: &quot;Intel Clear&quot;, sans-serif; font-size: 10pt;">Mandatory rework to replace FPGA KR RX AC Caps</span></p><p class="MsoNormal" style="line-height: 12.1pt; mso-outline-level: 5;"><span style="color: inherit; text-indent: -0.25in; font-family: &quot;Intel Clear&quot;, sans-serif; font-size: 10pt;">Mandatory rework add a pull down to RSMRST</span></p><p class="MsoNormal" style="line-height: 12.1pt; mso-outline-level: 5;"><span style="color: inherit; text-indent: -0.25in; font-family: &quot;Intel Clear&quot;, sans-serif; font-size: 10pt;">Mandatory rework to update VR FW</span></p><p class="MsoNormal" style="line-height: 12.1pt; mso-outline-level: 5;"><span style="color: inherit; text-indent: -0.25in; font-family: &quot;Intel Clear&quot;, sans-serif; font-size: 10pt;">CPLD updates to address IFWI issue with 2 SKX FPGA\nCPUs populated</span></p><p class="MsoNormal" style="line-height: 12.1pt; mso-outline-level: 5;"><span style="color: inherit; font-family: &quot;Intel Clear&quot;, sans-serif; font-size: 10pt;">Required\nCPLD updates to address reset and FSC issues</span></p></h4>\n                            \n                        </td>\n                    </tr>\n                </tbody></table><br>\n                </div>\n            </div>\n        </div>\n        \n\n        <div class="panel collapse-report-panel">\n            <div class="panel-heading">\n                <span class="sh2">&nbsp; HW Configuration </span>\n                <div class="FoldIcon">\n                    <div class="CollapseBtn not-collapsed collapsed" data-toggle="collapse" href="#collapseHWConfiguration"></div>\n                </div>\n            </div>\n            <div id="collapseHWConfiguration" class="panel-collapse collapse ">\n                <div class="panel-body">\n                \n                    \n                        <table border="0" cellpadding="0" cellspacing="0" class="DetailTable">\n<colgroup><col style="mso-width-source:userset;mso-width-alt:7232;width:170pt" width="226">\n<col style="mso-width-source:userset;mso-width-alt:7264;width:170pt" width="227">\n<col style="mso-width-source:userset;mso-width-alt:6464;width:152pt" width="202">\n<col style="mso-width-source:userset;mso-width-alt:6816;width:160pt" width="213">\n<col style="mso-width-source:userset;mso-width-alt:7072;width:166pt" width="221">\n<col style="mso-width-source:userset;mso-width-alt:7136;width:167pt" width="223">\n<col style="mso-width-source:userset;mso-width-alt:5920;width:139pt" width="185">\n</colgroup><tbody><tr height="29">\n<td height="48" rowspan="2">\xe3\x80\x80</td>\n<td rowspan="2">System 1~3</td>\n<td rowspan="2">System 4~5</td>\n<td rowspan="2">System 6</td>\n<td rowspan="2">System 7 (cyclingt est<font class="font8">\xef\xbc\x89</font></td>\n<td rowspan="2">System 8(cyclingt est<font class="font8">\xef\xbc\x89</font></td>\n<td rowspan="2">System 9~11 (cyclingt est<font class="font8">\xef\xbc\x89</font></td>\n</tr>\n<tr height="19">\n</tr>\n<tr height="30">\n<td height="30">Ingredient</td>\n<td>HW/SW Version Details</td>\n<td>HW/SW Version Details</td>\n<td>HW/SW Version Details</td>\n<td>HW/SW Version Details</td>\n<td>HW/SW Version Details</td>\n<td>HW/SW Version Details</td>\n</tr>\n<tr height="25">\n<td height="25">CPU 0/1</td>\n<td>QM3A ( H0 )</td>\n<td>QM3A ( H0 )</td>\n<td>QLG7 ( B0 )</td>\n<td>QM3A ( H0 )</td>\n<td>QM3A ( H0 )</td>\n<td>QM3A ( H0 )</td>\n</tr>\n<tr height="25">\n<td height="25">PCH</td>\n<td>QLJ7(LBG&nbsp; B1)</td>\n<td>QLJ9 (LBG&nbsp; B1)</td>\n<td>QLJ7(LBG&nbsp; B1)</td>\n<td>QLJ7(LBG&nbsp; B1)</td>\n<td>QLJ7(LBG&nbsp; B1)</td>\n<td>QLJ7(LBG&nbsp; B1)</td>\n</tr>\n<tr height="47">\n<td height="47">Memory<font class="font6">&nbsp;</font><font class="font5">Type</font></td>\n<td>&nbsp;Samsung M393A2K43BB1-CTD6Q 16GB 2Rx8\n  PC4-2666V-RE1-11-MA0</td>\n<td>micron MTA18ASF2G72PDZ-2G6B1QK\n  16GB 2RX8 PC4-2666V-RE1-11</td>\n<td>micron MTA18ASF2G72PDZ-2G6B1QK\n  16GB 2RX8 PC4-2666V-RE1-11</td>\n<td>&nbsp;Samsung M393A2K43BB1-CTD6Q 16GB 2Rx8\n  PC4-2666V-RE1-11-MA0</td>\n<td>Samsung M393A2K43BB1-CTD6Q 16GB\n  2Rx8 PC4-2666V-RE1-11-MA0</td>\n<td>micron MTA18ASF2G72PDZ-2G6B1QK\n  16GB 2RX8 PC4-2666V-RE1-11</td>\n</tr>\n<tr height="48">\n<td height="48">Memory Amount</td>\n<td>12*16GB</td>\n<td>12*16GB</td>\n<td>2*16GB</td>\n<td>2*16GB</td>\n<td>2*16GB</td>\n<td>2*16GB</td>\n</tr>\n<tr height="43">\n<td height="43">Base\n  Board</td>\n<td>Neon City FPGA PBA H90983-300</td>\n<td>Neon City FPGA PBA H90983-300</td>\n<td>Neon City FPGA PBA H90983-300</td>\n<td>Neon City FPGA PBA H90983-200</td>\n<td>Neon City FPGA PBA H90983-300</td>\n<td>Neon City FPGA PBA H90983-300</td>\n</tr>\n<tr height="25">\n<td height="25">Chassis</td>\n<td>ASSEMBLY NO.H36149-004</td>\n<td>ASSEMBLY NO.H48593-003</td>\n<td>ASSEMBLY NO.H36149-004</td>\n<td>ASSEMBLY NO.H48593-003</td>\n<td>ASSEMBLY NO.H48593-003</td>\n<td>ASSEMBLY NO.H48593-003</td>\n</tr>\n<tr height="25">\n<td height="25">Video\n  Card</td>\n<td>NVDIA GEFORCE 210&nbsp;</td>\n<td>NVDIA GEFORCE 210&nbsp;</td>\n<td>NVDIA GEFORCE 210&nbsp;</td>\n<td>NVDIA GEFORCE 210&nbsp;</td>\n<td>NVDIA GEFORCE 210&nbsp;</td>\n<td>NVDIA GEFORCE 210&nbsp;</td>\n</tr></tbody></table>\n                    \n                \n                </div>\n            </div>\n        </div>\n\n        <div class="panel collapse-report-panel">\n            <div class="panel-heading">\n                <span class="sh2">&nbsp; SW Configuration </span>\n                <div class="FoldIcon">\n                    <div class="CollapseBtn not-collapsed collapsed" data-toggle="collapse" href="#collapseSWConfiguration"></div>\n                </div>\n            </div>\n            <div id="collapseSWConfiguration" class="panel-collapse collapse ">\n                <div class="panel-body">\n                \n                    \n                        <table border="0" cellpadding="0" cellspacing="0" class="DetailTable">\n<tbody><tr>\n<th colspan="2"></th>\n<th>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><b><span style="">Ingredient<o:p></o:p></span></b></div>\n</th>\n<th>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><b><span style="">SW\n  Version Details<o:p></o:p></span></b></div>\n</th>\n<th>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><b><span style="">Changed(last\n  release)<o:p></o:p></span></b></div>\n</th>\n<th>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><b><span style="">Release\n  Notes<o:p></o:p></span></b></div>\n</th>\n</tr>\n<tr>\n<td colspan="2" id="1_0" rowspan="4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">APPs<o:p></o:p></span></div>\n</td>\n<td id="1_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">hw_rework<o:p></o:p></span></div>\n</td>\n<td id="1_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/app/hw_rework/NC_FPGA_Rework_2017WW02.4.zip">2017WW02</a><o:p></o:p></span></div>\n</td>\n<td id="1_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N<o:p></o:p></span></div>\n</td>\n<td id="1_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N/A<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="2_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">qemu<o:p></o:p></span></div>\n</td>\n<td id="2_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/utility/qemu-2.6.1.tar.bz2">2.6.1</a><o:p></o:p></span></div>\n</td>\n<td id="2_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N<o:p></o:p></span></div>\n</td>\n<td id="2_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N/A<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="3_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">AAL_pkg<o:p></o:p></span></div>\n</td>\n<td id="3_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/app/AAL_pkg/AAL_6.3.0.zip">6.3.0</a><o:p></o:p></span></div>\n</td>\n<td id="3_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N<o:p></o:p></span></div>\n</td>\n<td id="3_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Documents/ReleaseNotes/AAL_pkg/AAL_pkg_6.3.0_Release%20Notes%20AAL%206%203%200.pdf">Release Notes</a><o:p></o:p></span></div>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><a href="https://tigris.intel.com/scripts-edk/viewer/UI_UpdateDesignKits.asp?edkID=12043&amp;ProdID=50112&amp;CatID=0"><span style="background-image: initial;background-position: initial;background-size: initial;background-repeat: initial;background-attachment: initial;background-origin: initial;background-clip: initial;">AAL doc</span></a><span style=""><o:p></o:p></span></div>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">Internal Use\n  Only<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="4_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">GBS<o:p></o:p></span></div>\n</td>\n<td id="4_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/app/GBS/GBS_6.3.0.zip">6.3.0</a><o:p></o:p></span></div>\n</td>\n<td id="4_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N<o:p></o:p></span></div>\n</td>\n<td id="4_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Documents/ReleaseNotes/GBS/GBS_6.3.0_ReleaseNotes">Release Notes</a><o:p></o:p></span></div>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">Internal Use\n  Only<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td colspan="2" id="5_0" rowspan="12">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">Firmwares<o:p></o:p></span></div>\n</td>\n<td id="5_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">BIOSGuard<o:p></o:p></span></div>\n</td>\n<td id="5_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/FW/BIOSGuard/BIOSGuard_PC20_20160724.zip">PC20_201607248</a><o:p></o:p></span></div>\n</td>\n<td id="5_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N<o:p></o:p></span></div>\n</td>\n<td id="5_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/FW/BIOSGuard/BIOSGuard_PC20_20160724.zip!/BIOS_Guard_RN_0_9.pdf">Release Notes</a><o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="6_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">IFWI<o:p></o:p></span></div>\n</td>\n<td id="6_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/FW/IFWI/FPGA_2017.10.4.05.zip">2017.10.4.05</a><o:p></o:p></span></div>\n</td>\n<td id="6_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="color:red">(2017.09.4.02-&gt;2017.10.4.05)</span><span style=""><o:p></o:p></span></div>\n</td>\n<td id="6_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N/A<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="7_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">BMC<o:p></o:p></span></div>\n</td>\n<td id="7_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/FW/BMC/NC_BMC_PO_79_20_r10373.zip">79.20.r10373</a><o:p></o:p></span></div>\n</td>\n<td id="7_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N<o:p></o:p></span></div>\n</td>\n<td id="7_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Documents/ReleaseNotes/BMC/BMC_79.20.r10373_ReleaseNotes.txt">Release Notes</a><o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="8_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">CPLD<o:p></o:p></span></div>\n</td>\n<td id="8_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/FW/CPLD/0d12_0x22.zip">0d12_0x22</a><o:p></o:p></span></div>\n</td>\n<td id="8_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N<o:p></o:p></span></div>\n</td>\n<td id="8_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N/A<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="9_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">SKX_CPLD<o:p></o:p></span></div>\n</td>\n<td id="9_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/FW/CPLD/SKX_CPLD_0430_1209.zip">0430_1209</a><o:p></o:p></span></div>\n</td>\n<td id="9_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N<o:p></o:p></span></div>\n</td>\n<td id="9_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N/A<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="10_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">FPGA<o:p></o:p></span></div>\n</td>\n<td id="10_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/FW/FPGA/FPGA_BBS_N4PE_6.3.0_08.12.4_2017WW03.zip">6.3.0_08.12.4</a><o:p></o:p></span></div>\n</td>\n<td id="10_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N<o:p></o:p></span></div>\n</td>\n<td id="10_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">Internal Use\n  Only<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="11_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">VR<o:p></o:p></span></div>\n</td>\n<td id="11_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/FW/VR/NC_FPGA_VRs_0x04.zip">0x04</a><o:p></o:p></span></div>\n</td>\n<td id="11_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N<o:p></o:p></span></div>\n</td>\n<td id="11_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N/A<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="12_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">SPS<o:p></o:p></span></div>\n</td>\n<td id="12_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/FW/SPS/SPS_E5_04.00.03.169.0.zip">SPS_E5_04.00.03.169.0</a><o:p></o:p></span></div>\n</td>\n<td id="12_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="color:red">(SPS_E5_04.00.03.166.0-&gt;SPS_E5_04.00.03.169.0)</span><span style=""><o:p></o:p></span></div>\n</td>\n<td id="12_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/Documents/ReleaseNotes/SPS/SPS_SPS_E5_04.00.03.169.0_ReleaseNotes.txt">Release Notes</a><o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="13_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">SPS_Config<o:p></o:p></span></div>\n</td>\n<td id="13_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/FW/SPS_Config/SPS_E5_04.00.03.169.0_ConfigFile_WW10.zip">SPS_E5_04.00.03.169.0_ConfigFile_WW10</a><o:p></o:p></span></div>\n</td>\n<td id="13_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="color:red">(SPS_E5_04.00.03.166.0_ConfigFile_WW09-&gt;SPS_E5_04.00.03.169.0_ConfigFile_WW10)</span><span style=""><o:p></o:p></span></div>\n</td>\n<td id="13_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N/A<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="14_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">RSTe-PreOS<o:p></o:p></span></div>\n</td>\n<td id="14_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/FW/RSTe-PreOS/PreOS-1215.zip">5.0.0.1215</a><o:p></o:p></span></div>\n</td>\n<td id="14_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="color:red">(5.0.0.1156-&gt;5.0.0.1215)</span><span style=""><o:p></o:p></span></div>\n</td>\n<td id="14_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">Internal Use\n  Only<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="15_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">ACM<o:p></o:p></span></div>\n</td>\n<td id="15_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/FW/ACM/Purley_ACM_1.1.zip">1.1</a><o:p></o:p></span></div>\n</td>\n<td id="15_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N<o:p></o:p></span></div>\n</td>\n<td id="15_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/Documents/ReleaseNotes/ACM/ACM_1.1_Purley%20ACM%20110%20%20Release%20Notes.pdf">Release Notes</a><o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="16_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">Omni-Path<o:p></o:p></span></div>\n</td>\n<td id="16_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/FW/Omni-Path/HfiPcieGen3_1.3.1.0.0_2017WW08.zip">1.3.1.0.0_2017WW08</a><o:p></o:p></span></div>\n</td>\n<td id="16_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N<o:p></o:p></span></div>\n</td>\n<td id="16_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N/A<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="17_0" rowspan="16">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">RHEL7.3<o:p></o:p></span></div>\n</td>\n<td id="17_1" rowspan="5">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">APPs<o:p></o:p></span></div>\n</td>\n<td id="17_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">SST<o:p></o:p></span></div>\n</td>\n<td id="17_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/Linux/app/SST/567332_Intel_SystemScopeLinux_Rev_3.0.1042.zip">3.0.1042</a><o:p></o:p></span></div>\n</td>\n<td id="17_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N<o:p></o:p></span></div>\n</td>\n<td id="17_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/Documents/ReleaseNotes/SST/SST_3.0.1042_ReadMe_Linux.html">Release Notes</a><o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="18_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">DPDK<o:p></o:p></span></div>\n</td>\n<td id="18_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/Linux/utility/dpdk-16.11.tar.gz">16.11</a><o:p></o:p></span></div>\n</td>\n<td id="18_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N<o:p></o:p></span></div>\n</td>\n<td id="18_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N/A<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="19_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">SPS_Tool<o:p></o:p></span></div>\n</td>\n<td id="19_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/Linux/app/SPS_Tool/SPS_Tools_4.2.61.63.zip">4.2.61.63</a><o:p></o:p></span></div>\n</td>\n<td id="19_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="color:red">(4.2.61.62-&gt;4.2.61.63)</span><span style=""><o:p></o:p></span></div>\n</td>\n<td id="19_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N/A<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="20_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">IDK<o:p></o:p></span></div>\n</td>\n<td id="20_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/Linux/app/IDK/IDK_3.22.zip">3.22</a><o:p></o:p></span></div>\n</td>\n<td id="20_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N<o:p></o:p></span></div>\n</td>\n<td id="20_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/Documents/ReleaseNotes/IDK/IDK_3.22_Readme.rtf">Release Notes</a><o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="21_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">IPMI<o:p></o:p></span></div>\n</td>\n<td id="21_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/app/IPMI/ipmiutil-3.0.0.tar.gz">3.0.0</a><o:p></o:p></span></div>\n</td>\n<td id="21_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N<o:p></o:p></span></div>\n</td>\n<td id="21_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N/A<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="22_1" rowspan="3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">Configs<o:p></o:p></span></div>\n</td>\n<td id="22_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">menu<o:p></o:p></span></div>\n</td>\n<td id="22_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/OS/RHEL7.3_Server_Config_SupportHibernate_0_0_2_disableQAT.zip">0.0.2_disableQAT</a><o:p></o:p></span></div>\n</td>\n<td id="22_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N<o:p></o:p></span></div>\n</td>\n<td id="22_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">Internal Use\n  Only (for auto-installer script)<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="23_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">kernel_update<o:p></o:p></span></div>\n</td>\n<td id="23_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/config/kernel_update/kernelupdate_to_RHEL7.3-BU2_RHEL7.2-4.6.3-1-4.7.0-Patched-1.tgz">RHEL7.3-BU2_RHEL7.2-4.6.3-1-4.7.0-Patched-rev01</a><o:p></o:p></span></div>\n</td>\n<td id="23_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="color:red">(RHEL7.2-4.6.3-1-4.7.0-Patched-rev01-&gt;RHEL7.3-BU2_RHEL7.2-4.6.3-1-4.7.0-Patched-rev01)</span><span style=""><o:p></o:p></span></div>\n</td>\n<td id="23_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">Internal Use\n  Only (for XEN, KVM and RHEL7.3-BU2)<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="24_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">auto_install_script<o:p></o:p></span></div>\n</td>\n<td id="24_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/config/auto_install_script/RHEL7.3_Purley_FPGA_setup_script_rev1.2.zip">v1.2</a><o:p></o:p></span></div>\n</td>\n<td id="24_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N<o:p></o:p></span></div>\n</td>\n<td id="24_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">Internal Use\n  Only (for auto-installer script)<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="25_1" rowspan="7">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">Drivers<o:p></o:p></span></div>\n</td>\n<td id="25_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">lan-driver-RHEL7.3_3.10.0<o:p></o:p></span></div>\n</td>\n<td id="25_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/Linux/drivers/lan-driver-RHEL7.3_3.10.0/intel-lan_linux_RH7.3_3.10.0-514_Purley_bkc_rev0.6.tgz">RH7.3_3.10.0-514_rev0.6</a><o:p></o:p></span></div>\n</td>\n<td id="25_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="color:red">(RH7.3_3.10.0-514_rev0.5-&gt;RH7.3_3.10.0-514_rev0.6)</span><span style=""><o:p></o:p></span></div>\n</td>\n<td id="25_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">Internal Use\n  Only (for auto-installer script)<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="26_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">LOM_Jacksonville<o:p></o:p></span></div>\n</td>\n<td id="26_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/Linux/drivers/NIC/e1000e-3.3.5.2.tar.gz">3.3.5.2</a><o:p></o:p></span></div>\n</td>\n<td id="26_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N<o:p></o:p></span></div>\n</td>\n<td id="26_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N/A<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="27_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">LOM_FortPark<o:p></o:p></span></div>\n</td>\n<td id="27_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/Linux/drivers/LOM_FortPark/2017_WW05_LBG_B1_LEK_PKG.zip">2017.WW05</a><o:p></o:p></span></div>\n</td>\n<td id="27_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N<o:p></o:p></span></div>\n</td>\n<td id="27_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/Documents/ReleaseNotes/LOM_FortPark/LOM_FortPark_2017.WW05_2017_WW05_LBG_B1_Release_Notes_LEK_PKG.pdf">Release Notes</a><o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="28_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">NIC_FM10K<o:p></o:p></span></div>\n</td>\n<td id="28_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/Linux/drivers/NIC/fm10k-0.21.7.tar.gz">0.21.7</a><o:p></o:p></span></div>\n</td>\n<td id="28_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N<o:p></o:p></span></div>\n</td>\n<td id="28_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N/A<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="29_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">RSTe<o:p></o:p></span></div>\n</td>\n<td id="29_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/Linux/Drivers/Storage/rste-5.0-PC-rhel7.3.WW-50.2.zip">5.0-PC-rhel7.3.WW-50.2</a><o:p></o:p></span></div>\n</td>\n<td id="29_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N<o:p></o:p></span></div>\n</td>\n<td id="29_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N/A<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="30_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">IntelOPA-IFS<o:p></o:p></span></div>\n</td>\n<td id="30_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/Linux/utility/IntelOPA-IFS.RHEL73-x86_64.10.3.0.0.81.tgz">10.3.0.0.81</a><o:p></o:p></span></div>\n</td>\n<td id="30_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N<o:p></o:p></span></div>\n</td>\n<td id="30_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N/A<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="31_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">QAT<o:p></o:p></span></div>\n</td>\n<td id="31_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley/Linux/drivers/QAT/QAT1.7.Upstream.L.1.0.0-15.tar.gz">1.0</a><o:p></o:p></span></div>\n</td>\n<td id="31_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="color:red">(0.9.2-&gt;1.0)</span><span style=""><o:p></o:p></span></div>\n</td>\n<td id="31_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N/A<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="32_1">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">OSes<o:p></o:p></span></div>\n</td>\n<td id="32_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">RHEL<o:p></o:p></span></div>\n</td>\n<td id="32_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Release/OS/RHEL/RHEL7.3Serverx86_64.zip">7.3</a><o:p></o:p></span></div>\n</td>\n<td id="32_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">N<o:p></o:p></span></div>\n</td>\n<td id="32_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span style="">Internal Use\n  Only<o:p></o:p></span></div>\n</td>\n</tr>\n</tbody></table>\n<p class="wordsection1"><span style="font-size:10.0pt;font-family:&quot;Verdana&quot;,sans-serif;\ncolor:#1F497D"><o:p>&nbsp;</o:p></span></p>\n                    \n                    <br>\n                \n                </div>\n            </div>\n        </div>\n\n        \n        <div class="panel collapse-report-panel">\n            <div class="panel-heading">\n                <span class="sh2">&nbsp; IFWI Configuration </span>\n                <div class="FoldIcon">\n                    <div class="CollapseBtn not-collapsed collapsed" data-toggle="collapse" href="#collapseIFWIConfiguration"></div>\n                </div>\n            </div>\n            <div id="collapseIFWIConfiguration" class="panel-collapse collapse ">\n                <div class="panel-body">\n                    <table class="MsoNormalTable" width="100%">\n                        <tbody><tr>\n                            <th width="40%">Ingredient</th>\n                            <th width="30%">Version Details</th>\n                            <th width="30%">Changed</th>\n                        </tr>\n                         \n                            <tr>\n                                <td> IFWI File</td>\n\n                                <td>PLYDCRB.86B.WR.64.2017.10.4.05.0407_LBG_SPS_FPGA.bin</td>\n                                \n                                <td style="color:#FF0000" class="td-center">PLYDCRB.86B.WR.64.2017.09.4.02.1625_LBG_SPS_FPGA.bin-&gt;PLYDCRB.86B.WR.64.2017.10.4.05.0407_LBG_SPS_FPGA.bin</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> BiosID</td>\n\n                                <td>PLYDCRB1.86B.0126.R06.1703090407</td>\n                                \n                                <td style="color:#FF0000" class="td-center">PLYDCRB1.86B.0125.R03.1703021625-&gt;PLYDCRB1.86B.0126.R06.1703090407</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> 10GNicEFI</td>\n\n                                <td>v4.2.22</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> 1GNicEFI</td>\n\n                                <td>v00.00.11</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> ASTVBIOS</td>\n\n                                <td>v1.01_800800</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> AspeedVideo</td>\n\n                                <td>PrePO</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> BIOSACM</td>\n\n                                <td>Debug_NT,v1.1.0_LBG</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> BiosGuard</td>\n\n                                <td>PC_v0_9Beta</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> FPGABBS_GBE</td>\n\n                                <td>v6.3.0</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> FPGABBS_PCIE</td>\n\n                                <td>DUMMY</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> FPGAN4PE</td>\n\n                                <td>v081204_signed</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> FpkSi</td>\n\n                                <td>v3.31_8000087B</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> FpkSiLR</td>\n\n                                <td>NA</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> GBE</td>\n\n                                <td>_I219_Nahum7_Purley_LM_No-LAN-Switch_Rev0.2</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> HfiPcieGen3</td>\n\n                                <td>v1.3.1.0.0</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> IccOverClocking</td>\n\n                                <td>PrePO</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> JacksonvillePxe</td>\n\n                                <td>v1.07</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> LBGNSPcieGen3</td>\n\n                                <td>PrePO</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> ME</td>\n\n                                <td>SPS/4.0.3.169</td>\n                                \n                                <td style="color:#FF0000" class="td-center">SPS/4.0.3.166-&gt;SPS/4.0.3.169</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> Mebx</td>\n\n                                <td>v11.0.0.0005</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> MebxSetupBrowser</td>\n\n                                <td>PrePo</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> Microcode1</td>\n\n                                <td>M1350651_8000002B.inc</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> Microcode2</td>\n\n                                <td>M9750652_80000034.inc</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> Microcode3</td>\n\n                                <td>M9750653_01000136.inc</td>\n                                \n                                <td style="color:#FF0000" class="td-center">M9750653_01000135.inc-&gt;M9750653_01000136.inc</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> Microcode4</td>\n\n                                <td>M9750654_02000014.inc</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> NvmDimmDriver</td>\n\n                                <td>v01.00.01.1018</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> NvmDimmHii</td>\n\n                                <td>v01.00.01.1018</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> PDR</td>\n\n                                <td>PrePO</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> RSTSataEfi</td>\n\n                                <td>PrePO</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> RSTeSataEfi</td>\n\n                                <td>v5.0.0.1215</td>\n                                \n                                <td style="color:#FF0000" class="td-center">v5.0.0.1156-&gt;v5.0.0.1215</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> RSTeSataLegacy</td>\n\n                                <td>v5.0.0.1215</td>\n                                \n                                <td style="color:#FF0000" class="td-center">v5.0.0.1156-&gt;v5.0.0.1215</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> RSTeSataRaidEfi</td>\n\n                                <td>v5.0.0.1215</td>\n                                \n                                <td style="color:#FF0000" class="td-center">v5.0.0.1156-&gt;v5.0.0.1215</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> RSTesSataEfi</td>\n\n                                <td>v5.0.0.1215</td>\n                                \n                                <td style="color:#FF0000" class="td-center">v5.0.0.1156-&gt;v5.0.0.1215</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> RSTesSataLegacy</td>\n\n                                <td>v5.0.0.1215</td>\n                                \n                                <td style="color:#FF0000" class="td-center">v5.0.0.1156-&gt;v5.0.0.1215</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> SINIT</td>\n\n                                <td>Debug_NT,v1.1.0_LBG</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> SataAHCI</td>\n\n                                <td>v2.00i</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> TwinvillePxe</td>\n\n                                <td>v2.3.17</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> VMDDxeEfi</td>\n\n                                <td>v1.0.0.1026</td>\n                                \n                                <td style="color:#FF0000" class="td-center">v1.0.0.1006-&gt;v1.0.0.1026</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> iBMCVideo</td>\n\n                                <td>v3.8SQ</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> iBMCVideoGop</td>\n\n                                <td>v26</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                        \n\n                    </tbody></table><br>\n                </div>\n            </div>\n        </div>\n        \n\n        \n        \n        <br>\n\n        \n        <div class="panel collapse-report-panel">\n            <div class="panel-heading">\n                <span class="sh2">&nbsp; Platform Integration Validation Result </span>\n                <div class="FoldIcon">\n                    <div id="PlatformIntegrationValidationResultBtn" class="CollapseBtn not-collapsed collapsed" data-toggle="collapse" href="#collapsePlatformIntegrationValidationResult">\n</div>\n                </div>\n            </div>\n\n            <div id="collapsePlatformIntegrationValidationResult" class="panel-collapse collapse ">\n                <div class="panel-body">\n                    <table class="MsoNormalTable" width="100%">\n                        <tbody><tr>\n                            <th rowspan="4" width="9%">Purley_FPGA Test Execution Status</th>\n                            <th width="9%">Domains</th>\n                            <th width="8%">Attempted</th>\n                            <th width="8%">Blocked</th>\n                            <th width="8%">No Run</th>\n                            <th width="8%">Failed</th>\n                            <th width="8%">Passed</th>\n                            <th width="8%">Total</th>\n                            <th width="8%">% Attempted</th>\n                            <th width="8%">Passed% (per attempted)</th>\n                            <th width="8%">Pass%</th>\n                            <th width="10%">Key Sightings</th>\n                        </tr>\n                        \n                        \n                        <tr>\n                            \n                             <td>Power Management</td>\n                            \n                             <td>6</td>\n                             <td>0</td>\n                             <td>0</td>\n                            \n                            <td style="background:#ff6633">2</td>\n                            \n                             <td>4</td>\n                             <td>6</td>\n                             <td>100.00%</td>\n                             <td>4/6</td>\n                             <td>66.67%</td>\n                             <td>\n                                 \n                                     \n                                        <p><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345853" style="color:#0071c5">5345853</a></p>\n                                     \n                                 \n                             </td>\n                        </tr>\n                        \n                        \n                        \n                        \n                        \n                        <tr>\n                            \n                             <td>FPGA</td>\n                            \n                             <td>6</td>\n                             <td>0</td>\n                             <td>0</td>\n                            \n                             <td>0</td>\n                            \n                             <td>6</td>\n                             <td>6</td>\n                             <td>100.00%</td>\n                             <td>6/6</td>\n                             <td>100.00%</td>\n                             <td>\n                                 \n                             </td>\n                        </tr>\n                        \n                        \n                        \n                        \n                        \n                        \n                        \n                        \n                        \n                        \n                        \n                        \n                        <tr>\n                            \n                             <td>Summary</td>\n                            \n                             <td>12</td>\n                             <td>0</td>\n                             <td>0</td>\n                            \n                            <td style="background:#ff6633">2</td>\n                            \n                             <td>10</td>\n                             <td>12</td>\n                             <td>100.00%</td>\n                             <td>10/12</td>\n                             <td>83.33%</td>\n                             <td>\n                                 \n\n\n\n                             </td>\n                        </tr>\n                        \n                        \n                    </tbody></table><br>\n                    <div class="stable">Detail case result could be found in this <a href="http://dcg-oss.intel.com/test_report/report_case/5691/Silver/Purley_FPGA" target="_blank" style="text-decoration: underline;">page</a></div>\n                    <div style="border:1px solid #000000">\n                        <div id="cases_domain_chart" style="width:70%;float:left;" data-highcharts-chart="0"><div class="highcharts-container" id="highcharts-0" style="position: relative; overflow-x: hidden; overflow-y: hidden; width: 427px; height: 400px; text-align: left; line-height: normal; z-index: 0; "><svg version="1.1" style="font-family:&quot;Lucida Grande&quot;, &quot;Lucida Sans Unicode&quot;, Arial, Helvetica, sans-serif;font-size:12px;" xmlns="http://www.w3.org/2000/svg" width="427" height="400"><desc>Created with Highcharts 4.1.7</desc><defs><clipPath id="highcharts-1"><rect x="0" y="0" width="350" height="259"></rect></clipPath></defs><rect x="0" y="0" width="427" height="400" strokeWidth="0" fill="#FFFFFF" class=" highcharts-background"></rect><g class="highcharts-grid" zIndex="1"></g><g class="highcharts-grid" zIndex="1"><path fill="none" d="M 67 327.5 L 417 327.5" stroke="#D8D8D8" stroke-width="1" zIndex="1" opacity="1"></path><path fill="none" d="M 67 262.5 L 417 262.5" stroke="#D8D8D8" stroke-width="1" zIndex="1" opacity="1"></path><path fill="none" d="M 67 198.5 L 417 198.5" stroke="#D8D8D8" stroke-width="1" zIndex="1" opacity="1"></path><path fill="none" d="M 67 133.5 L 417 133.5" stroke="#D8D8D8" stroke-width="1" zIndex="1" opacity="1"></path><path fill="none" d="M 67 67.5 L 417 67.5" stroke="#D8D8D8" stroke-width="1" zIndex="1" opacity="1"></path></g><g class="highcharts-axis" zIndex="2"><path fill="none" d="M 241.5 327 L 241.5 337" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 417.5 327 L 417.5 337" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 66.5 327 L 66.5 337" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 67 327.5 L 417 327.5" stroke="#C0D0E0" stroke-width="1" zIndex="7" visibility="visible"></path></g><g class="highcharts-axis" zIndex="2"><text x="24" zIndex="7" text-anchor="middle" transform="translate(0,0) rotate(270 24 197.5)" class=" highcharts-yaxis-title" style="color:#707070;fill:#707070;" visibility="visible" y="197.5"><tspan>Pass Rate</tspan></text></g><g class="highcharts-series-group" zIndex="3"><g class="highcharts-series highcharts-tracker" visibility="visible" zIndex="0.1" transform="translate(67,278.7860312871457) scale(1 0.18696816503529518)" style="" clip-path="url(#highcharts-1)"><rect x="45.5" y="-0.5" width="84" height="1" stroke="#FFFFFF" stroke-width="1" fill="#717171" rx="0" ry="0"></rect><rect x="220.5" y="-0.5" width="84" height="1" stroke="#FFFFFF" stroke-width="1" fill="#717171" rx="0" ry="0"></rect></g><g class="highcharts-markers" visibility="visible" zIndex="0.1" transform="translate(67,68) scale(1 1)"></g><g class="highcharts-series highcharts-tracker" visibility="visible" zIndex="0.1" transform="translate(67,278.7860312871457) scale(1 0.18696816503529518)" style="" clip-path="url(#highcharts-1)"><rect x="45.5" y="-0.5" width="84" height="1" stroke="#FFFFFF" stroke-width="1" fill="#ffae00" rx="0" ry="0"></rect><rect x="220.5" y="-0.5" width="84" height="1" stroke="#FFFFFF" stroke-width="1" fill="#ffae00" rx="0" ry="0"></rect></g><g class="highcharts-markers" visibility="visible" zIndex="0.1" transform="translate(67,68) scale(1 1)"></g><g class="highcharts-series highcharts-tracker" visibility="visible" zIndex="0.1" transform="translate(67,278.7860312871457) scale(1 0.18696816503529518)" style="" clip-path="url(#highcharts-1)"><rect x="45.5" y="-0.5" width="84" height="87" stroke="#FFFFFF" stroke-width="1" fill="#fd4f02" rx="0" ry="0"></rect><rect x="220.5" y="-0.5" width="84" height="1" stroke="#FFFFFF" stroke-width="1" fill="#fd4f02" rx="0" ry="0"></rect></g><g class="highcharts-markers" visibility="visible" zIndex="0.1" transform="translate(67,68) scale(1 1)"></g><g class="highcharts-series highcharts-tracker" visibility="visible" zIndex="0.1" transform="translate(67,278.7860312871457) scale(1 0.18696816503529518)" style="" clip-path="url(#highcharts-1)"><rect x="45.5" y="86.5" width="84" height="173" stroke="#FFFFFF" stroke-width="1" fill="#6fd007" rx="0" ry="0"></rect><rect x="220.5" y="-0.5" width="84" height="260" stroke="#FFFFFF" stroke-width="1" fill="#6fd007" rx="0" ry="0"></rect></g><g class="highcharts-markers" visibility="visible" zIndex="0.1" transform="translate(67,68) scale(1 1)"></g></g><text x="214" text-anchor="middle" class="highcharts-title" zIndex="4" style="color:#333333;font-size:18px;fill:#333333;width:363px;" y="24"><tspan>Purley-FPGA Server SKX H0/LBG B1 Silver</tspan><tspan dy="21" x="214">Validation Result</tspan><title>Purley-FPGA Server SKX H0/LBG B1 Silver Validation Result</title></text><g class="highcharts-legend" zIndex="7" transform="translate(74,360)"><g zIndex="1"><g><g class="highcharts-legend-item" zIndex="1" transform="translate(8,3)"><text x="21" style="color:#333333;font-size:12px;font-weight:bold;cursor:pointer;fill:#333333;" text-anchor="start" zIndex="2" y="15">NoRun</text><rect x="0" y="4" width="16" height="12" zIndex="3" fill="#717171"></rect></g><g class="highcharts-legend-item" zIndex="1" transform="translate(90,3)"><text x="21" y="15" style="color:#333333;font-size:12px;font-weight:bold;cursor:pointer;fill:#333333;" text-anchor="start" zIndex="2">Block</text><rect x="0" y="4" width="16" height="12" zIndex="3" fill="#ffae00"></rect></g><g class="highcharts-legend-item" zIndex="1" transform="translate(163,3)"><text x="21" y="15" style="color:#333333;font-size:12px;font-weight:bold;cursor:pointer;fill:#333333;" text-anchor="start" zIndex="2">Fail</text><rect x="0" y="4" width="16" height="12" zIndex="3" fill="#fd4f02"></rect></g><g class="highcharts-legend-item" zIndex="1" transform="translate(223,3)"><text x="21" y="15" style="color:#333333;font-size:12px;font-weight:bold;cursor:pointer;fill:#333333;" text-anchor="start" zIndex="2">Pass</text><rect x="0" y="4" width="16" height="12" zIndex="3" fill="#6fd007"></rect></g></g></g></g><g class="highcharts-axis-labels highcharts-xaxis-labels" zIndex="7"><text x="154.5" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:165px;text-overflow:clip;" text-anchor="middle" transform="translate(0,0)" y="346" opacity="1"><tspan>Power Management</tspan></text><text x="329.5" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:165px;text-overflow:clip;" text-anchor="middle" transform="translate(0,0)" y="346" opacity="1">FPGA</text></g><g class="highcharts-axis-labels highcharts-yaxis-labels" zIndex="7"><text x="52" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:131px;text-overflow:clip;" text-anchor="end" transform="translate(0,0)" y="332" opacity="1">0</text><text x="52" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:131px;text-overflow:clip;" text-anchor="end" transform="translate(0,0)" y="267" opacity="1">25</text><text x="52" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:131px;text-overflow:clip;" text-anchor="end" transform="translate(0,0)" y="202" opacity="1">50</text><text x="52" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:131px;text-overflow:clip;" text-anchor="end" transform="translate(0,0)" y="137" opacity="1">75</text><text x="52" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:131px;text-overflow:clip;" text-anchor="end" transform="translate(0,0)" y="73" opacity="1">100</text></g><g class="highcharts-tooltip" zIndex="8" style="cursor:default;padding:0;white-space:nowrap;" transform="translate(0,-9999)"><path fill="none" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5" isShadow="true" stroke="black" stroke-opacity="0.049999999999999996" stroke-width="5" transform="translate(1, 1)"></path><path fill="none" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5" isShadow="true" stroke="black" stroke-opacity="0.09999999999999999" stroke-width="3" transform="translate(1, 1)"></path><path fill="none" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5" isShadow="true" stroke="black" stroke-opacity="0.15" stroke-width="1" transform="translate(1, 1)"></path><path fill="rgba(249, 249, 249, .85)" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5"></path><text x="8" zIndex="1" style="font-size:12px;color:#333333;fill:#333333;" y="20"></text></g></svg></div></div>\n                        <div id="cases_pie_chart" style="width:28%;float:right;border-left:1px solid #000000" data-highcharts-chart="1"><div class="highcharts-container" id="highcharts-2" style="position: relative; overflow-x: hidden; overflow-y: hidden; width: 170px; height: 400px; text-align: left; line-height: normal; z-index: 0; "><svg version="1.1" style="font-family:&quot;Lucida Grande&quot;, &quot;Lucida Sans Unicode&quot;, Arial, Helvetica, sans-serif;font-size:12px;" xmlns="http://www.w3.org/2000/svg" width="170" height="400"><desc>Created with Highcharts 4.1.7</desc><defs><clipPath id="highcharts-3"><rect x="0" y="0" width="150" height="168"></rect></clipPath></defs><rect x="0" y="0" width="170" height="400" strokeWidth="0" fill="#FFFFFF" class=" highcharts-background"></rect><g class="highcharts-series-group" zIndex="3"><g class="highcharts-series highcharts-tracker" visibility="visible" zIndex="0.1" transform="translate(10,152) scale(1 1)" style="cursor:pointer;"><path fill="#6fd007" d="M 74.99954123160684 71.89996925064479 A 12.100030758052238 12.100030758052238 0 0 1 85.00615202615913 77.19649605165091 L 75 84 A 0 0 0 0 0 75 84 Z" stroke="#FFFFFF" stroke-width="1" stroke-linejoin="round" transform="translate(5,9)"></path><path fill="#fd4f02" d="M 85.01295052589796 77.20650560376106 A 12.100030758052238 12.100030758052238 0 0 1 86.13434680756268 79.26322203235904 L 75 84 A 0 0 0 0 0 75 84 Z" stroke="#FFFFFF" stroke-width="1" stroke-linejoin="round" transform="translate(0,0)"></path><path fill="#ffae00" d="M 86.13907801756793 79.27435874569966 A 12.100030758052238 12.100030758052238 0 0 1 86.13434680756268 79.26322203235904 L 75 84 A 0 0 0 0 0 75 84 Z" stroke="#FFFFFF" stroke-width="1" stroke-linejoin="round" transform="translate(0,0)"></path><path fill="#717171" d="M 86.13907801756793 79.27435874569966 A 12.100030758052238 12.100030758052238 0 0 1 86.13434680756268 79.26322203235904 L 75 84 A 0 0 0 0 0 75 84 Z" stroke="#FFFFFF" stroke-width="1" stroke-linejoin="round" transform="translate(0,0)"></path></g><g class="highcharts-markers" visibility="visible" zIndex="0.1" transform="translate(10,152) scale(1 1)"></g></g><text x="85" text-anchor="middle" class="highcharts-title" zIndex="4" style="color:#333333;font-size:18px;fill:#333333;width:106px;" y="24"><tspan>Purley-FPGA</tspan><tspan dy="21" x="85">Server SKX</tspan><tspan dy="21" x="85">H0/LBG B1</tspan><tspan dy="21" x="85">Silver</tspan><tspan dy="21" x="85">Validation</tspan><tspan dy="21" x="85">Status</tspan><title>Purley-FPGA Server SKX H0/LBG B1 Silver Validation Status</title></text><g class="highcharts-legend" zIndex="7" transform="translate(23,332)"><g zIndex="1"><g><g class="highcharts-legend-item" zIndex="1" transform="translate(8,3)"><text x="21" style="color:#333333;font-size:12px;font-weight:bold;cursor:pointer;fill:#333333;" text-anchor="start" zIndex="2" y="15">Pass</text><rect x="0" y="4" width="16" height="12" zIndex="3" fill="#6fd007"></rect></g><g class="highcharts-legend-item" zIndex="1" transform="translate(76,3)"><text x="21" y="15" style="color:#333333;font-size:12px;font-weight:bold;cursor:pointer;fill:#333333;" text-anchor="start" zIndex="2">Fail</text><rect x="0" y="4" width="16" height="12" zIndex="3" fill="#fd4f02"></rect></g><g class="highcharts-legend-item" zIndex="1" transform="translate(8,17)"><text x="21" y="15" style="color:#333333;font-size:12px;font-weight:bold;cursor:pointer;fill:#333333;" text-anchor="start" zIndex="2">Block</text><rect x="0" y="4" width="16" height="12" zIndex="3" fill="#ffae00"></rect></g><g class="highcharts-legend-item" zIndex="1" transform="translate(8,31)"><text x="21" y="15" style="color:#333333;font-size:12px;font-weight:bold;cursor:pointer;fill:#333333;" text-anchor="start" zIndex="2">NoRun</text><rect x="0" y="4" width="16" height="12" zIndex="3" fill="#717171"></rect></g></g></g></g><g class="highcharts-tooltip" zIndex="8" style="cursor:default;padding:0;white-space:nowrap;" transform="translate(0,-9999)"><path fill="none" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5" isShadow="true" stroke="black" stroke-opacity="0.049999999999999996" stroke-width="5" transform="translate(1, 1)"></path><path fill="none" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5" isShadow="true" stroke="black" stroke-opacity="0.09999999999999999" stroke-width="3" transform="translate(1, 1)"></path><path fill="none" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5" isShadow="true" stroke="black" stroke-opacity="0.15" stroke-width="1" transform="translate(1, 1)"></path><path fill="rgba(249, 249, 249, .85)" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5"></path><text x="8" zIndex="1" style="font-size:12px;color:#333333;fill:#333333;" y="20"></text></g></svg></div></div>\n                        <div style="clear:both;"></div>\n                        <div style="border-top:1px solid #000000" id="cases_history_chart" data-highcharts-chart="2"><div class="highcharts-container" id="highcharts-4" style="position: relative; overflow-x: hidden; overflow-y: hidden; width: 611px; height: 400px; text-align: left; line-height: normal; z-index: 0; "><svg version="1.1" style="font-family:&quot;Lucida Grande&quot;, &quot;Lucida Sans Unicode&quot;, Arial, Helvetica, sans-serif;font-size:12px;" xmlns="http://www.w3.org/2000/svg" width="611" height="400"><desc>Created with Highcharts 4.1.7</desc><defs><clipPath id="highcharts-5"><rect x="0" y="0" width="520" height="242"></rect></clipPath><clipPath id="highcharts-6"><rect x="-99" y="-47" width="195.8002460644179" height="400"></rect></clipPath><clipPath id="highcharts-7"><rect x="0" y="0" width="96.8002460644179" height="242"></rect></clipPath></defs><rect x="0" y="0" width="611" height="400" strokeWidth="0" fill="#FFFFFF" class=" highcharts-background"></rect><g class="highcharts-grid" zIndex="1"></g><g class="highcharts-grid" zIndex="1"><path fill="none" d="M 81 289.5 L 601 289.5" stroke="#D8D8D8" stroke-width="1" zIndex="1" opacity="1"></path><path fill="none" d="M 81 229.5 L 601 229.5" stroke="#D8D8D8" stroke-width="1" zIndex="1" opacity="1"></path><path fill="none" d="M 81 168.5 L 601 168.5" stroke="#D8D8D8" stroke-width="1" zIndex="1" opacity="1"></path><path fill="none" d="M 81 108.5 L 601 108.5" stroke="#D8D8D8" stroke-width="1" zIndex="1" opacity="1"></path><path fill="none" d="M 81 46.5 L 601 46.5" stroke="#D8D8D8" stroke-width="1" zIndex="1" opacity="1"></path></g><g class="highcharts-axis" zIndex="2"><path fill="none" d="M 103.5 289 L 103.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 125.5 289 L 125.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 148.5 289 L 148.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 170.5 289 L 170.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 193.5 289 L 193.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 216.5 289 L 216.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 238.5 289 L 238.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 261.5 289 L 261.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 283.5 289 L 283.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 306.5 289 L 306.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 329.5 289 L 329.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 351.5 289 L 351.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 374.5 289 L 374.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 397.5 289 L 397.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 419.5 289 L 419.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 442.5 289 L 442.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 464.5 289 L 464.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 487.5 289 L 487.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 510.5 289 L 510.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 532.5 289 L 532.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 555.5 289 L 555.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 577.5 289 L 577.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 601.5 289 L 601.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 80.5 289 L 80.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 81 289.5 L 601 289.5" stroke="#C0D0E0" stroke-width="1" zIndex="7" visibility="visible"></path></g><g class="highcharts-axis" zIndex="2"><text x="24" zIndex="7" text-anchor="middle" transform="translate(0,0) rotate(270 24 168)" class=" highcharts-yaxis-title" style="color:#707070;fill:#707070;" visibility="visible" y="168"><tspan>Pass Rate</tspan></text></g><g class="highcharts-series-group" zIndex="3"><g class="highcharts-series" visibility="visible" zIndex="0.1" transform="translate(81,47) scale(1 1)" clip-path="url(#highcharts-7)"><path fill="none" d="M 33.913043478260875 21.997800000000012 L 56.52173913043478 0 L 79.1304347826087 0 L 101.73913043478261 0 L 124.34782608695652 0 L 146.95652173913047 0 L 169.56521739130437 0 L 192.17391304347828 0 L 214.7826086956522 0 L 237.3913043478261 0 L 260 0 L 282.60869565217394 0 L 305.2173913043478 0 L 327.82608695652175 0 L 350.4347826086956 0 L 373.04347826086956 37.219599999999986 L 395.6521739130435 37.219599999999986 L 418.2608695652174 37.219599999999986 L 440.8695652173913 40.34140000000002 L 463.4782608695652 40.34140000000002 L 486.0869565217391 40.34140000000002 L 508.69565217391306 40.34140000000002" stroke="#7cb5ec" stroke-width="2" zIndex="1" stroke-linejoin="round" stroke-linecap="round"></path></g><g class="highcharts-markers" visibility="visible" zIndex="0.1" transform="translate(81,47) scale(1 1)" clip-path="url(#highcharts-6)"><path fill="#7cb5ec" d="M 508 36.34140000000002 C 513.328 36.34140000000002 513.328 44.34140000000002 508 44.34140000000002 C 502.672 44.34140000000002 502.672 36.34140000000002 508 36.34140000000002 Z"></path><path fill="#7cb5ec" d="M 486 36.34140000000002 C 491.328 36.34140000000002 491.328 44.34140000000002 486 44.34140000000002 C 480.672 44.34140000000002 480.672 36.34140000000002 486 36.34140000000002 Z"></path><path fill="#7cb5ec" d="M 463 36.34140000000002 C 468.328 36.34140000000002 468.328 44.34140000000002 463 44.34140000000002 C 457.672 44.34140000000002 457.672 36.34140000000002 463 36.34140000000002 Z"></path><path fill="#7cb5ec" d="M 440 36.34140000000002 C 445.328 36.34140000000002 445.328 44.34140000000002 440 44.34140000000002 C 434.672 44.34140000000002 434.672 36.34140000000002 440 36.34140000000002 Z"></path><path fill="#7cb5ec" d="M 418 33.219599999999986 C 423.328 33.219599999999986 423.328 41.219599999999986 418 41.219599999999986 C 412.672 41.219599999999986 412.672 33.219599999999986 418 33.219599999999986 Z"></path><path fill="#7cb5ec" d="M 395 33.219599999999986 C 400.328 33.219599999999986 400.328 41.219599999999986 395 41.219599999999986 C 389.672 41.219599999999986 389.672 33.219599999999986 395 33.219599999999986 Z"></path><path fill="#7cb5ec" d="M 373 33.219599999999986 C 378.328 33.219599999999986 378.328 41.219599999999986 373 41.219599999999986 C 367.672 41.219599999999986 367.672 33.219599999999986 373 33.219599999999986 Z"></path><path fill="#7cb5ec" d="M 350 -4 C 355.328 -4 355.328 4 350 4 C 344.672 4 344.672 -4 350 -4 Z"></path><path fill="#7cb5ec" d="M 327 -4 C 332.328 -4 332.328 4 327 4 C 321.672 4 321.672 -4 327 -4 Z"></path><path fill="#7cb5ec" d="M 305 -4 C 310.328 -4 310.328 4 305 4 C 299.672 4 299.672 -4 305 -4 Z"></path><path fill="#7cb5ec" d="M 282 -4 C 287.328 -4 287.328 4 282 4 C 276.672 4 276.672 -4 282 -4 Z"></path><path fill="#7cb5ec" d="M 260 -4 C 265.328 -4 265.328 4 260 4 C 254.672 4 254.672 -4 260 -4 Z"></path><path fill="#7cb5ec" d="M 237 -4 C 242.328 -4 242.328 4 237 4 C 231.672 4 231.672 -4 237 -4 Z"></path><path fill="#7cb5ec" d="M 214 -4 C 219.328 -4 219.328 4 214 4 C 208.672 4 208.672 -4 214 -4 Z"></path><path fill="#7cb5ec" d="M 192 -4 C 197.328 -4 197.328 4 192 4 C 186.672 4 186.672 -4 192 -4 Z"></path><path fill="#7cb5ec" d="M 169 -4 C 174.328 -4 174.328 4 169 4 C 163.672 4 163.672 -4 169 -4 Z"></path><path fill="#7cb5ec" d="M 146 -4 C 151.328 -4 151.328 4 146 4 C 140.672 4 140.672 -4 146 -4 Z"></path><path fill="#7cb5ec" d="M 124 -4 C 129.328 -4 129.328 4 124 4 C 118.672 4 118.672 -4 124 -4 Z"></path><path fill="#7cb5ec" d="M 101 -4 C 106.328 -4 106.328 4 101 4 C 95.672 4 95.672 -4 101 -4 Z"></path><path fill="#7cb5ec" d="M 79 -4 C 84.328 -4 84.328 4 79 4 C 73.672 4 73.672 -4 79 -4 Z"></path><path fill="#7cb5ec" d="M 56 -4 C 61.328 -4 61.328 4 56 4 C 50.672 4 50.672 -4 56 -4 Z"></path><path fill="#7cb5ec" d="M 33 17.997800000000012 C 38.328 17.997800000000012 38.328 25.997800000000012 33 25.997800000000012 C 27.672 25.997800000000012 27.672 17.997800000000012 33 17.997800000000012 Z"></path></g></g><text x="306" text-anchor="middle" class="highcharts-title" zIndex="4" style="color:#333333;font-size:18px;fill:#333333;width:547px;" y="24"><tspan>Purley-FPGA Server SKX H0/LBG B1 Silver Analysis PASS%</tspan></text><g class="highcharts-data-labels" visibility="visible" zIndex="6" transform="translate(81,47) scale(1 1)" opacity="0"><g zIndex="1" style="" transform="translate(13,-1)"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>90.91</tspan></text></g><g zIndex="1" style="" transform="translate(41,0)" opacity="0"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>100</tspan></text></g><g zIndex="1" style="" transform="translate(64,0)"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>100</tspan></text></g><g zIndex="1" style="" transform="translate(86,0)" opacity="0"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>100</tspan></text></g><g zIndex="1" style="" transform="translate(109,0)"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>100</tspan></text></g><g zIndex="1" style="" transform="translate(131,0)" opacity="0"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>100</tspan></text></g><g zIndex="1" style="" transform="translate(154,0)"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>100</tspan></text></g><g zIndex="1" style="" transform="translate(177,0)" opacity="0"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>100</tspan></text></g><g zIndex="1" style="" transform="translate(199,0)"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>100</tspan></text></g><g zIndex="1" style="" transform="translate(222,0)" opacity="0"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>100</tspan></text></g><g zIndex="1" style="" transform="translate(245,0)"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>100</tspan></text></g><g zIndex="1" style="" transform="translate(267,0)" opacity="0"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>100</tspan></text></g><g zIndex="1" style="" transform="translate(290,0)"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>100</tspan></text></g><g zIndex="1" style="" transform="translate(312,0)" opacity="0"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>100</tspan></text></g><g zIndex="1" style="" transform="translate(335,0)"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>100</tspan></text></g><g zIndex="1" style="" transform="translate(353,14)" opacity="0"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>84.62</tspan></text></g><g zIndex="1" style="" transform="translate(375,14)"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>84.62</tspan></text></g><g zIndex="1" style="" transform="translate(398,14)" opacity="0"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>84.62</tspan></text></g><g zIndex="1" style="" transform="translate(420,17)"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>83.33</tspan></text></g><g zIndex="1" style="" transform="translate(443,17)" opacity="0"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>83.33</tspan></text></g><g zIndex="1" style="" transform="translate(466,17)"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>83.33</tspan></text></g><g zIndex="1" style="" transform="translate(484,17)" opacity="0"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>83.33</tspan></text></g></g><g class="highcharts-legend" zIndex="7" transform="translate(271,360)"><g zIndex="1"><g><g class="highcharts-legend-item" zIndex="1" transform="translate(8,3)"><path fill="none" d="M 0 11 L 16 11" stroke="#7cb5ec" stroke-width="2"></path><path fill="#7cb5ec" d="M 8 7 C 13.328 7 13.328 15 8 15 C 2.6719999999999997 15 2.6719999999999997 7 8 7 Z"></path><text x="21" style="color:#333333;font-size:12px;font-weight:bold;cursor:pointer;fill:#333333;" text-anchor="start" zIndex="2" y="15">Silver</text></g></g></g></g><g class="highcharts-axis-labels highcharts-xaxis-labels" zIndex="7"><text x="94.89707269043762" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 94.89707269043762 305)" y="305" opacity="1"><tspan>2016 WW40</tspan></text><text x="117.50576834261155" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 117.50576834261155 305)" y="305" opacity="1"><tspan>2016 WW42</tspan></text><text x="140.11446399478547" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 140.11446399478547 305)" y="305" opacity="1"><tspan>2016 WW43</tspan></text><text x="162.72315964695937" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 162.72315964695937 305)" y="305" opacity="1"><tspan>2016 WW44</tspan></text><text x="185.33185529913328" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 185.33185529913328 305)" y="305" opacity="1"><tspan>2016 WW45</tspan></text><text x="207.94055095130722" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 207.94055095130722 305)" y="305" opacity="1"><tspan>2016 WW46</tspan></text><text x="230.54924660348112" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 230.54924660348112 305)" y="305" opacity="1"><tspan>2016 WW47</tspan></text><text x="253.157942255655" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 253.157942255655 305)" y="305" opacity="1"><tspan>2016 WW48</tspan></text><text x="275.76663790782897" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 275.76663790782897 305)" y="305" opacity="1"><tspan>2016 WW49</tspan></text><text x="298.37533356000284" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 298.37533356000284 305)" y="305" opacity="1"><tspan>2016 WW50</tspan></text><text x="320.9840292121768" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 320.9840292121768 305)" y="305" opacity="1"><tspan>2016 WW51</tspan></text><text x="343.59272486435066" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 343.59272486435066 305)" y="305" opacity="1"><tspan>2016 WW52</tspan></text><text x="366.2014205165246" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 366.2014205165246 305)" y="305" opacity="1"><tspan>2016 WW53</tspan></text><text x="388.81011616869847" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 388.81011616869847 305)" y="305" opacity="1"><tspan>2017 WW01</tspan></text><text x="411.4188118208724" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 411.4188118208724 305)" y="305" opacity="1"><tspan>2017 WW02</tspan></text><text x="434.02750747304634" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 434.02750747304634 305)" y="305" opacity="1"><tspan>2017 WW03</tspan></text><text x="456.6362031252202" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 456.6362031252202 305)" y="305" opacity="1"><tspan>2017 WW04</tspan></text><text x="479.24489877739416" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 479.24489877739416 305)" y="305" opacity="1"><tspan>2017 WW06</tspan></text><text x="501.8535944295681" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 501.8535944295681 305)" y="305" opacity="1"><tspan>2017 WW07</tspan></text><text x="524.4622900817419" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 524.4622900817419 305)" y="305" opacity="1"><tspan>2017 WW08</tspan></text><text x="547.0709857339159" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 547.0709857339159 305)" y="305" opacity="1"><tspan>2017 WW09</tspan></text><text x="569.6796813860897" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 569.6796813860897 305)" y="305" opacity="1"><tspan>2017 WW10</tspan></text><text x="592.2883770382637" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 592.2883770382637 305)" y="305" opacity="1"><tspan>2017 WW11</tspan></text></g><g class="highcharts-axis-labels highcharts-yaxis-labels" zIndex="7"><text x="66" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:192px;text-overflow:clip;" text-anchor="end" transform="translate(0,0)" y="294" opacity="1"><tspan>0 %</tspan></text><text x="66" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:192px;text-overflow:clip;" text-anchor="end" transform="translate(0,0)" y="233" opacity="1"><tspan>25 %</tspan></text><text x="66" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:192px;text-overflow:clip;" text-anchor="end" transform="translate(0,0)" y="173" opacity="1"><tspan>50 %</tspan></text><text x="66" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:192px;text-overflow:clip;" text-anchor="end" transform="translate(0,0)" y="112" opacity="1"><tspan>75 %</tspan></text><text x="66" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:192px;text-overflow:clip;" text-anchor="end" transform="translate(0,0)" y="52" opacity="1"><tspan>100 %</tspan></text></g><g class="highcharts-tooltip" zIndex="8" style="cursor:default;padding:0;white-space:nowrap;" transform="translate(0,-9999)"><path fill="none" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5" isShadow="true" stroke="black" stroke-opacity="0.049999999999999996" stroke-width="5" transform="translate(1, 1)"></path><path fill="none" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5" isShadow="true" stroke="black" stroke-opacity="0.09999999999999999" stroke-width="3" transform="translate(1, 1)"></path><path fill="none" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5" isShadow="true" stroke="black" stroke-opacity="0.15" stroke-width="1" transform="translate(1, 1)"></path><path fill="rgba(249, 249, 249, .85)" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5"></path><text x="8" zIndex="1" style="font-size:12px;color:#333333;fill:#333333;" y="20"></text></g></svg></div></div>\n                    </div>\n\n                <br>\n                \n\n                </div>\n            </div>\n            \n            <script>\n                document.getElementById("PlatformIntegrationValidationResultBtn").setAttribute("class","CollapseBtn not-collapsed collapsed")\n                document.getElementById("collapsePlatformIntegrationValidationResult").setAttribute("class","panel-collapse collapse ")\n            </script>\n            \n        </div>\n\n    \n    \n\n    \n    \n        <br>\n        <div class="panel collapse-report-panel">\n            <div class="panel-heading">\n                <span class="sh2">&nbsp; BKC Useful Info </span>\n                <div class="FoldIcon">\n                    <div class="CollapseBtn not-collapsed" data-toggle="collapse" href="#collapseBKCUsefulInfo"></div>\n                </div>\n            </div>\n            <div id="collapseBKCUsefulInfo" class="panel-collapse collapse in">\n                <div class="panel-body">\n                    <p><span style="font-size:10.0pt;font-family:&quot;Intel Clear&quot;,sans-serif;\ncolor:#333333">Notes: To subscribe or unsubscribe to the mailing list please\nclick</span><span style="font-family:&quot;Helvetica Neue&quot;;color:#333333">&nbsp;<a href="http://targetmailer.intel.com/Subscriptions/?GroupID=30#/30?cat=109">here</a>&nbsp;</span><span style="font-size:10.0pt;\nfont-family:&quot;Intel Clear&quot;,sans-serif;color:#333333">and select "Purley FPGA Subscription".</span><span style="font-family:&quot;Helvetica Neue&quot;;\ncolor:#333333"><o:p></o:p></span></p><table class="NormalTable" border="0" cellspacing="0" cellpadding="0" style="width: 100%; color: rgb(51, 51, 51);"><tbody><tr style="color: rgb(0, 0, 0); font-weight: bold; background-color: rgb(163, 203, 255);"><td width="10%" align="center">Information</td><td width="40%" align="center">Quick Guide</td></tr><tr><td style="padding: 10px; text-align: center; font-weight: bold;">BKC Artifactory Access</td><td style="padding: 10px;"><p>Link (SH server):&nbsp;<a href="https://ubit-artifactory-sh.intel.com/artifactory/webapp/#/artifacts/browse/tree/General/DEG-Purley-local/Release/Purley_FPGA" style="font-family: &quot;Intel Clear&quot;, sans-serif; font-size: 10pt; background-color: rgb(255, 255, 255);">https://ubit-artifactory-sh.intel.com/artifactory/webapp/#/artifacts/browse/tree/General/DEG-Purley-local/Release/Purley_FPGA</a></p><p class="MsoNormal"><span style="font-size: 10pt; font-family: &quot;Intel Clear&quot;, sans-serif; background-image: initial; background-position: initial; background-size: initial; background-repeat: initial; background-attachment: initial; background-origin: initial; background-clip: initial;"><o:p></o:p></span></p><p>Link (OR server):&nbsp;<a href="https://ubit-artifactory-or.intel.com/artifactory/webapp/#/artifacts/browse/tree/General/DEG-Purley-sh-cache/Release/Purley_FPGA" style="font-size: 10pt; background-color: rgb(255, 255, 255);">https://ubit-artifactory-or.intel.com/artifactory/webapp/#/artifacts/browse/tree/General/DEG-Purley-sh-cache/Release/Purley_FPGA</a><span style="font-size: 10pt;">\n</span><span style="font-size: 10pt;">&nbsp;</span></p><p class="MsoNormal"><o:p></o:p></p><p>Steps for applying the permission:</p><p></p><ul><li>Go to EAM website:&nbsp;<a href="https://eam.intel.com/EAMWeb/RequestAccess/DisplayTree.aspx?TopNode=757719"><span lang="X-NONE">https://eam.intel.com/EAMWeb/RequestAccess/DisplayTree.aspx?TopNode=757719</span></a></li><li>Apply for the "Project viewer" role<br></li><li>Use your windows credentials for authentication</li></ul><p></p></td></tr><tr><td style="padding: 10px; text-align: center; font-weight: bold;">BKC One Stop Shop</td><td style="padding: 10px;"><p>Link:&nbsp;<a href="https://dcg-oss.intel.com/homepage_view/16/" style="font-size: 10pt; background-color: rgb(255, 255, 255);">https://dcg-oss.intel.com/homepage_view/16/</a></p><p>Steps for applying the permission:</p><p></p><ul><li>Go to EAM website:&nbsp;<a href="https://eam.intel.com/EAMWeb/RequestAccess/DisplayTree.aspx?TopNode=829001" target="_blank">https://eam.intel.com/EAMWeb/RequestAccess/DisplayTree.aspx?TopNode=829001</a></li><li>Navigate to:"BKC -- Purley"</li><li>Apply for the "User" or "Ingredient Owner" role</li><li>Use your windows credentials for authentication</li></ul><p></p><p>Contact Person:&nbsp;<a href="mailto:ling.bei@intel.com">Bei, Ling</a></p></td></tr></tbody></table><p style="color: rgb(51, 51, 51); font-family: &quot;Helvetica Neue&quot;, Helvetica, Arial, sans-serif;"><br></p>\n                    <br>\n                </div>\n            </div>\n        </div>\n    \n        <br>\n        <br>\n    </div>\n\n</div>\n\n</body></html>\n'
p0
.