// Generated by CIRCT unknown git version
module sky130_fd_sc_hd__inv_1(	// file.cleaned.mlir:2:3
  input  A,	// file.cleaned.mlir:2:40
  output Y	// file.cleaned.mlir:2:53
);

  assign Y = 1'h0;	// file.cleaned.mlir:3:14, :4:5
endmodule

module sky130_fd_sc_hd__buf_2(	// file.cleaned.mlir:6:3
  input  A,	// file.cleaned.mlir:6:40
  output X	// file.cleaned.mlir:6:53
);

  assign X = 1'h0;	// file.cleaned.mlir:7:14, :8:5
endmodule

module sky130_fd_sc_hd__buf_4(	// file.cleaned.mlir:10:3
  input  A,	// file.cleaned.mlir:10:40
  output X	// file.cleaned.mlir:10:53
);

  assign X = 1'h0;	// file.cleaned.mlir:11:14, :12:5
endmodule

module sky130_fd_sc_hd__inv_2(	// file.cleaned.mlir:14:3
  input  A,	// file.cleaned.mlir:14:40
  output Y	// file.cleaned.mlir:14:53
);

  assign Y = 1'h0;	// file.cleaned.mlir:15:14, :16:5
endmodule

module sky130_fd_sc_hd__or2_1(	// file.cleaned.mlir:18:3
  input  A,	// file.cleaned.mlir:18:40
         B,	// file.cleaned.mlir:18:52
  output X	// file.cleaned.mlir:18:65
);

  assign X = 1'h0;	// file.cleaned.mlir:19:14, :20:5
endmodule

module sky130_fd_sc_hd__mux2_1(	// file.cleaned.mlir:22:3
  input  A1,	// file.cleaned.mlir:22:41
         A0,	// file.cleaned.mlir:22:54
         S,	// file.cleaned.mlir:22:67
  output X	// file.cleaned.mlir:22:80
);

  assign X = 1'h0;	// file.cleaned.mlir:23:14, :24:5
endmodule

module sky130_fd_sc_hd__sdfrtp_1(	// file.cleaned.mlir:26:3
  input  SCE,	// file.cleaned.mlir:26:43
         D,	// file.cleaned.mlir:26:57
         SCD,	// file.cleaned.mlir:26:69
         RESET_B,	// file.cleaned.mlir:26:83
         CLK,	// file.cleaned.mlir:26:101
  output Q	// file.cleaned.mlir:26:116
);

  assign Q = 1'h0;	// file.cleaned.mlir:27:14, :28:5
endmodule

module sky130_fd_sc_hd__dfrtp_1(	// file.cleaned.mlir:30:3
  input  RESET_B,	// file.cleaned.mlir:30:42
         CLK,	// file.cleaned.mlir:30:60
         D,	// file.cleaned.mlir:30:74
  output Q	// file.cleaned.mlir:30:87
);

  assign Q = 1'h0;	// file.cleaned.mlir:31:14, :32:5
endmodule

module io(	// file.cleaned.mlir:34:3
  input  IO_ISOL_N,	// file.cleaned.mlir:34:20
         SOC_IN,	// file.cleaned.mlir:34:40
         FPGA_OUT,	// file.cleaned.mlir:34:57
         FPGA_DIR,	// file.cleaned.mlir:34:76
  output SOC_OUT,	// file.cleaned.mlir:34:96
         SOC_DIR,	// file.cleaned.mlir:34:114
         FPGA_IN	// file.cleaned.mlir:34:132
);

  assign SOC_OUT = 1'h0;	// file.cleaned.mlir:35:14, :36:5
  assign SOC_DIR = 1'h0;	// file.cleaned.mlir:35:14, :36:5
  assign FPGA_IN = 1'h0;	// file.cleaned.mlir:35:14, :36:5
endmodule

module sky130_fd_sc_hd__mux2_1_wrapper(	// file.cleaned.mlir:38:3
  input  A0,	// file.cleaned.mlir:38:49
         A1,	// file.cleaned.mlir:38:62
         S,	// file.cleaned.mlir:38:75
  output X	// file.cleaned.mlir:38:88
);

  assign X = 1'h0;	// file.cleaned.mlir:39:14, :40:5
endmodule

