m255
K3
13
cModel Technology
Z0 dC:\Users\ivan\Documents\GitHub\Arquitectura-de-Computadoras\Practices\Practice_2_Arquitecture_full_Add\simulation\modelsim
Efull_adder
Z1 w1744775338
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 dC:\Users\ivan\Documents\GitHub\Arquitectura-de-Computadoras\Practices\Practice_2_Arquitecture_full_Add\simulation\modelsim
Z5 8C:/Users/ivan/Documents/GitHub/Arquitectura-de-Computadoras/Practices/Practice_2_Arquitecture_full_Add/full_adder.vhd
Z6 FC:/Users/ivan/Documents/GitHub/Arquitectura-de-Computadoras/Practices/Practice_2_Arquitecture_full_Add/full_adder.vhd
l0
L4
V_5T=FSlTTCV8T>zKR6O;N3
Z7 OV;C;10.1d;51
31
Z8 !s108 1744775980.828000
Z9 !s90 -reportprogress|300|-93|-work|work|C:/Users/ivan/Documents/GitHub/Arquitectura-de-Computadoras/Practices/Practice_2_Arquitecture_full_Add/full_adder.vhd|
Z10 !s107 C:/Users/ivan/Documents/GitHub/Arquitectura-de-Computadoras/Practices/Practice_2_Arquitecture_full_Add/full_adder.vhd|
Z11 o-93 -work work -O0
Z12 tExplicit 1
!s100 b>>[VfKH5Vh74bo5zSJ9h3
!i10b 1
Abehavioral
R2
R3
DEx4 work 10 full_adder 0 22 _5T=FSlTTCV8T>zKR6O;N3
l15
L14
VnzIR>D>8VDLo1K17DGh6Y1
R7
31
R8
R9
R10
R11
R12
!s100 R6:d=nO1EWaiaVEYTlh]f3
!i10b 1
Efull_adder_4bit
Z13 w1744775363
R2
R3
R4
Z14 8C:/Users/ivan/Documents/GitHub/Arquitectura-de-Computadoras/Practices/Practice_2_Arquitecture_full_Add/full_adder_4bit.vhd
Z15 FC:/Users/ivan/Documents/GitHub/Arquitectura-de-Computadoras/Practices/Practice_2_Arquitecture_full_Add/full_adder_4bit.vhd
l0
L4
VeL4H5kQg5V;nVibJcE0lU2
!s100 l_OfFcfU0PON:lSFaR4L`3
R7
31
!i10b 1
Z16 !s108 1744775980.961000
Z17 !s90 -reportprogress|300|-93|-work|work|C:/Users/ivan/Documents/GitHub/Arquitectura-de-Computadoras/Practices/Practice_2_Arquitecture_full_Add/full_adder_4bit.vhd|
Z18 !s107 C:/Users/ivan/Documents/GitHub/Arquitectura-de-Computadoras/Practices/Practice_2_Arquitecture_full_Add/full_adder_4bit.vhd|
R11
R12
Astructural
R2
R3
DEx4 work 15 full_adder_4bit 0 22 eL4H5kQg5V;nVibJcE0lU2
l23
L14
V>Yi]fReAIHUDZYfa=;Y973
!s100 CPWMef[D7UDm0OhVAdamX0
R7
31
!i10b 1
R16
R17
R18
R11
R12
