// Seed: 4153682933
module module_0 (
    input  uwire id_0,
    input  wand  id_1,
    input  wand  id_2,
    output wand  id_3,
    output wire  id_4,
    output tri   id_5
);
  always begin : LABEL_0
  end
  tri0 id_7 = 1;
  module_2 modCall_1 (
      id_0,
      id_5,
      id_0,
      id_2,
      id_2
  );
  wire id_8;
endmodule
module module_1 (
    output tri1 id_0
);
  tri id_2;
  assign id_0 = id_2;
  assign id_2 = id_2 - 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0
  );
  assign id_0 = 1;
  wire id_3;
endmodule
module module_2 (
    input  wor   id_0,
    output tri1  id_1,
    input  wand  id_2,
    input  tri0  id_3,
    input  uwire id_4
);
  wire id_6;
  assign module_0.id_0 = 0;
endmodule
