# Test script to read Verilog file directly in Yosys
read_verilog -sv dut.sv
# Write RTLIL immediately after reading, before hierarchy
write_rtlil lut_map_or_from_verilog_nohier.il
hierarchy -check -top lut_map_or
stat
proc
opt
stat
write_rtlil lut_map_or_from_verilog.il
# Synthesize to gate-level netlist
synth -top lut_map_or
write_verilog -noexpr lut_map_or_from_verilog_synth.v
