#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Feb 22 01:26:36 2024
# Process ID: 35144
# Current directory: E:/FPGA/Xilinx/HLS/CNN/minst/solution1/.autopilot/db/ip_tmp
# Command line: vivado.exe  -notrace -mode batch -source run_vivado_gen_ip.tcl
# Log file: E:/FPGA/Xilinx/HLS/CNN/minst/solution1/.autopilot/db/ip_tmp/vivado.log
# Journal file: E:/FPGA/Xilinx/HLS/CNN/minst/solution1/.autopilot/db/ip_tmp\vivado.jou
#-----------------------------------------------------------
source run_vivado_gen_ip.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'run_ap_fadd_2_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'run_ap_fadd_2_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'run_ap_fcmp_0_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'run_ap_fcmp_0_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'run_ap_fmul_0_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'run_ap_fmul_0_max_dsp_32'...
INFO: [Common 17-206] Exiting Vivado at Thu Feb 22 01:26:45 2024...
