player1_3_rom.v,verilog,xil_defaultlib,../../../../final_project_1.gen/sources_1/ip/player1_3_rom/sim/player1_3_rom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
