Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Dec 29 15:14:37 2024
| Host         : vivobook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pmod_top_timing_summary_routed.rpt -pb pmod_top_timing_summary_routed.pb -rpx pmod_top_timing_summary_routed.rpx -warn_on_violation
| Design       : pmod_top
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.503        0.000                      0                 3050        0.184        0.000                      0                 3050        9.500        0.000                       0                  1542  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.503        0.000                      0                 1605        0.184        0.000                      0                 1605        9.500        0.000                       0                  1542  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                     11.676        0.000                      0                 1445        0.937        0.000                      0                 1445  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.503ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.503ns  (required time - arrival time)
  Source:                 i_pmod_lcd/cnt_pix_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pmod_lcd/rgb_ver_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.420ns  (logic 4.242ns (31.610%)  route 9.178ns (68.390%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.542ns = ( 24.542 - 20.000 ) 
    Source Clock Delay      (SCD):    4.972ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.622     4.972    i_pmod_lcd/CLK
    SLICE_X89Y105        FDCE                                         r  i_pmod_lcd/cnt_pix_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y105        FDCE (Prop_fdce_C_Q)         0.379     5.351 r  i_pmod_lcd/cnt_pix_reg[10]/Q
                         net (fo=23, routed)          1.343     6.694    i_pmod_lcd/cnt_pix_reg_n_0_[10]
    SLICE_X94Y101        LUT3 (Prop_lut3_I0_O)        0.125     6.819 r  i_pmod_lcd/rgb_hor[25][23]_i_56/O
                         net (fo=3, routed)           0.395     7.214    i_pmod_lcd/rgb_hor[25][23]_i_56_n_0
    SLICE_X91Y101        LUT5 (Prop_lut5_I1_O)        0.264     7.478 r  i_pmod_lcd/rgb_hor[25][23]_i_34/O
                         net (fo=4, routed)           0.378     7.856    i_pmod_lcd/rgb_hor[25][23]_i_34_n_0
    SLICE_X92Y101        LUT6 (Prop_lut6_I0_O)        0.105     7.961 r  i_pmod_lcd/rgb_ver[23]_i_81/O
                         net (fo=1, routed)           0.000     7.961    i_pmod_lcd/rgb_ver[23]_i_81_n_0
    SLICE_X92Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     8.275 r  i_pmod_lcd/rgb_ver_reg[23]_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.275    i_pmod_lcd/rgb_ver_reg[23]_i_61_n_0
    SLICE_X92Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     8.474 r  i_pmod_lcd/rgb_ver_reg[23]_i_31/O[2]
                         net (fo=10, routed)          0.735     9.209    i_pmod_lcd/rgb_ver_reg[23]_i_31_n_5
    SLICE_X92Y105        LUT2 (Prop_lut2_I1_O)        0.244     9.453 r  i_pmod_lcd/rgb_ver[23]_i_94/O
                         net (fo=1, routed)           0.000     9.453    i_pmod_lcd/rgb_ver[23]_i_94_n_0
    SLICE_X92Y105        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     9.769 r  i_pmod_lcd/rgb_ver_reg[23]_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.769    i_pmod_lcd/rgb_ver_reg[23]_i_75_n_0
    SLICE_X92Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    10.026 r  i_pmod_lcd/rgb_ver_reg[23]_i_39/O[1]
                         net (fo=3, routed)           0.535    10.561    i_pmod_lcd/rgb_ver_reg[23]_i_39_n_6
    SLICE_X93Y105        LUT4 (Prop_lut4_I2_O)        0.245    10.806 r  i_pmod_lcd/rgb_ver[23]_i_73/O
                         net (fo=1, routed)           0.000    10.806    i_pmod_lcd/rgb_ver[23]_i_73_n_0
    SLICE_X93Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.263 r  i_pmod_lcd/rgb_ver_reg[23]_i_36/CO[3]
                         net (fo=1, routed)           0.000    11.263    i_pmod_lcd/rgb_ver_reg[23]_i_36_n_0
    SLICE_X93Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    11.479 r  i_pmod_lcd/rgb_ver_reg[23]_i_14/CO[0]
                         net (fo=10, routed)          0.829    12.308    i_pmod_lcd/rgb_ver_reg[23]_i_14_n_3
    SLICE_X91Y104        LUT5 (Prop_lut5_I0_O)        0.319    12.627 r  i_pmod_lcd/rgb_ver[14]_i_35/O
                         net (fo=140, routed)         2.427    15.055    i_pmod_lcd/rgb_ver[14]_i_35_n_0
    SLICE_X110Y130       LUT6 (Prop_lut6_I2_O)        0.267    15.322 r  i_pmod_lcd/rgb_ver[14]_i_25/O
                         net (fo=1, routed)           0.000    15.322    i_pmod_lcd/rgb_ver[14]_i_25_n_0
    SLICE_X110Y130       MUXF7 (Prop_muxf7_I0_O)      0.178    15.500 r  i_pmod_lcd/rgb_ver_reg[14]_i_10/O
                         net (fo=1, routed)           0.990    16.489    i_pmod_lcd/rgb_ver_reg[14]_i_10_n_0
    SLICE_X106Y137       LUT6 (Prop_lut6_I1_O)        0.252    16.741 r  i_pmod_lcd/rgb_ver[14]_i_3/O
                         net (fo=1, routed)           1.545    18.287    i_pmod_lcd/rgb_ver[14]_i_3_n_0
    SLICE_X83Y122        LUT6 (Prop_lut6_I2_O)        0.105    18.392 r  i_pmod_lcd/rgb_ver[14]_i_1/O
                         net (fo=1, routed)           0.000    18.392    i_pmod_lcd/rgb_hor[0]_123[14]
    SLICE_X83Y122        FDCE                                         r  i_pmod_lcd/rgb_ver_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.437    24.542    i_pmod_lcd/CLK
    SLICE_X83Y122        FDCE                                         r  i_pmod_lcd/rgb_ver_reg[14]/C
                         clock pessimism              0.357    24.898    
                         clock uncertainty           -0.035    24.863    
    SLICE_X83Y122        FDCE (Setup_fdce_C_D)        0.032    24.895    i_pmod_lcd/rgb_ver_reg[14]
  -------------------------------------------------------------------
                         required time                         24.895    
                         arrival time                         -18.392    
  -------------------------------------------------------------------
                         slack                                  6.503    

Slack (MET) :             6.798ns  (required time - arrival time)
  Source:                 i_pmod_lcd/cnt_pix_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pmod_lcd/rgb_ver_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.163ns  (logic 4.231ns (32.143%)  route 8.932ns (67.857%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 24.548 - 20.000 ) 
    Source Clock Delay      (SCD):    4.972ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.622     4.972    i_pmod_lcd/CLK
    SLICE_X89Y105        FDCE                                         r  i_pmod_lcd/cnt_pix_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y105        FDCE (Prop_fdce_C_Q)         0.379     5.351 r  i_pmod_lcd/cnt_pix_reg[10]/Q
                         net (fo=23, routed)          1.343     6.694    i_pmod_lcd/cnt_pix_reg_n_0_[10]
    SLICE_X94Y101        LUT3 (Prop_lut3_I0_O)        0.125     6.819 r  i_pmod_lcd/rgb_hor[25][23]_i_56/O
                         net (fo=3, routed)           0.395     7.214    i_pmod_lcd/rgb_hor[25][23]_i_56_n_0
    SLICE_X91Y101        LUT5 (Prop_lut5_I1_O)        0.264     7.478 r  i_pmod_lcd/rgb_hor[25][23]_i_34/O
                         net (fo=4, routed)           0.378     7.856    i_pmod_lcd/rgb_hor[25][23]_i_34_n_0
    SLICE_X92Y101        LUT6 (Prop_lut6_I0_O)        0.105     7.961 r  i_pmod_lcd/rgb_ver[23]_i_81/O
                         net (fo=1, routed)           0.000     7.961    i_pmod_lcd/rgb_ver[23]_i_81_n_0
    SLICE_X92Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     8.275 r  i_pmod_lcd/rgb_ver_reg[23]_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.275    i_pmod_lcd/rgb_ver_reg[23]_i_61_n_0
    SLICE_X92Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     8.474 r  i_pmod_lcd/rgb_ver_reg[23]_i_31/O[2]
                         net (fo=10, routed)          0.735     9.209    i_pmod_lcd/rgb_ver_reg[23]_i_31_n_5
    SLICE_X92Y105        LUT2 (Prop_lut2_I1_O)        0.244     9.453 r  i_pmod_lcd/rgb_ver[23]_i_94/O
                         net (fo=1, routed)           0.000     9.453    i_pmod_lcd/rgb_ver[23]_i_94_n_0
    SLICE_X92Y105        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     9.769 r  i_pmod_lcd/rgb_ver_reg[23]_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.769    i_pmod_lcd/rgb_ver_reg[23]_i_75_n_0
    SLICE_X92Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    10.026 r  i_pmod_lcd/rgb_ver_reg[23]_i_39/O[1]
                         net (fo=3, routed)           0.535    10.561    i_pmod_lcd/rgb_ver_reg[23]_i_39_n_6
    SLICE_X93Y105        LUT4 (Prop_lut4_I2_O)        0.245    10.806 r  i_pmod_lcd/rgb_ver[23]_i_73/O
                         net (fo=1, routed)           0.000    10.806    i_pmod_lcd/rgb_ver[23]_i_73_n_0
    SLICE_X93Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.263 r  i_pmod_lcd/rgb_ver_reg[23]_i_36/CO[3]
                         net (fo=1, routed)           0.000    11.263    i_pmod_lcd/rgb_ver_reg[23]_i_36_n_0
    SLICE_X93Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    11.479 r  i_pmod_lcd/rgb_ver_reg[23]_i_14/CO[0]
                         net (fo=10, routed)          0.829    12.308    i_pmod_lcd/rgb_ver_reg[23]_i_14_n_3
    SLICE_X91Y104        LUT5 (Prop_lut5_I0_O)        0.319    12.627 r  i_pmod_lcd/rgb_ver[14]_i_35/O
                         net (fo=140, routed)         2.718    15.345    i_pmod_lcd/rgb_ver[14]_i_35_n_0
    SLICE_X108Y135       LUT6 (Prop_lut6_I2_O)        0.267    15.612 r  i_pmod_lcd/rgb_ver[13]_i_26/O
                         net (fo=1, routed)           0.000    15.612    i_pmod_lcd/rgb_ver[13]_i_26_n_0
    SLICE_X108Y135       MUXF7 (Prop_muxf7_I1_O)      0.178    15.790 r  i_pmod_lcd/rgb_ver_reg[13]_i_10/O
                         net (fo=1, routed)           0.359    16.149    i_pmod_lcd/rgb_ver_reg[13]_i_10_n_0
    SLICE_X108Y135       LUT6 (Prop_lut6_I1_O)        0.241    16.390 r  i_pmod_lcd/rgb_ver[13]_i_3/O
                         net (fo=1, routed)           1.640    18.030    i_pmod_lcd/rgb_ver[13]_i_3_n_0
    SLICE_X87Y115        LUT6 (Prop_lut6_I2_O)        0.105    18.135 r  i_pmod_lcd/rgb_ver[13]_i_1/O
                         net (fo=1, routed)           0.000    18.135    i_pmod_lcd/rgb_hor[0]_123[13]
    SLICE_X87Y115        FDCE                                         r  i_pmod_lcd/rgb_ver_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.443    24.548    i_pmod_lcd/CLK
    SLICE_X87Y115        FDCE                                         r  i_pmod_lcd/rgb_ver_reg[13]/C
                         clock pessimism              0.391    24.938    
                         clock uncertainty           -0.035    24.903    
    SLICE_X87Y115        FDCE (Setup_fdce_C_D)        0.030    24.933    i_pmod_lcd/rgb_ver_reg[13]
  -------------------------------------------------------------------
                         required time                         24.933    
                         arrival time                         -18.135    
  -------------------------------------------------------------------
                         slack                                  6.798    

Slack (MET) :             7.114ns  (required time - arrival time)
  Source:                 i_pmod_lcd/cnt_pix_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pmod_lcd/rgb_hor_reg[58][14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.917ns  (logic 1.449ns (11.218%)  route 11.468ns (88.782%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.608ns = ( 24.608 - 20.000 ) 
    Source Clock Delay      (SCD):    4.972ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.622     4.972    i_pmod_lcd/CLK
    SLICE_X89Y103        FDCE                                         r  i_pmod_lcd/cnt_pix_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y103        FDCE (Prop_fdce_C_Q)         0.379     5.351 f  i_pmod_lcd/cnt_pix_reg[1]/Q
                         net (fo=20, routed)          0.924     6.275    i_pmod_lcd/cnt_pix_reg_n_0_[1]
    SLICE_X90Y101        LUT1 (Prop_lut1_I0_O)        0.105     6.380 r  i_pmod_lcd/rgb_hor[25][23]_i_12/O
                         net (fo=1, routed)           0.000     6.380    i_pmod_lcd/rgb_hor[25][23]_i_12_n_0
    SLICE_X90Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.824 r  i_pmod_lcd/rgb_hor_reg[25][23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.824    i_pmod_lcd/rgb_hor_reg[25][23]_i_5_n_0
    SLICE_X90Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     7.002 r  i_pmod_lcd/rgb_hor_reg[25][23]_i_7/O[0]
                         net (fo=3659, routed)       10.045    17.047    i_pmod_lcd/cnt_hor[4]
    SLICE_X105Y140       LUT6 (Prop_lut6_I5_O)        0.238    17.285 r  i_pmod_lcd/rgb_hor[58][14]_i_3/O
                         net (fo=1, routed)           0.499    17.784    i_pmod_lcd/rgb_hor[58][14]_i_3_n_0
    SLICE_X104Y140       LUT4 (Prop_lut4_I2_O)        0.105    17.889 r  i_pmod_lcd/rgb_hor[58][14]_i_1/O
                         net (fo=1, routed)           0.000    17.889    i_pmod_lcd/f_rgb_to_raw[58]_109[14]
    SLICE_X104Y140       FDCE                                         r  i_pmod_lcd/rgb_hor_reg[58][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.503    24.608    i_pmod_lcd/CLK
    SLICE_X104Y140       FDCE                                         r  i_pmod_lcd/rgb_hor_reg[58][14]/C
                         clock pessimism              0.357    24.964    
                         clock uncertainty           -0.035    24.929    
    SLICE_X104Y140       FDCE (Setup_fdce_C_D)        0.074    25.003    i_pmod_lcd/rgb_hor_reg[58][14]
  -------------------------------------------------------------------
                         required time                         25.003    
                         arrival time                         -17.889    
  -------------------------------------------------------------------
                         slack                                  7.114    

Slack (MET) :             7.131ns  (required time - arrival time)
  Source:                 i_pmod_lcd/cnt_pix_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pmod_lcd/rgb_hor_reg[59][10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.542ns  (logic 1.179ns (9.401%)  route 11.363ns (90.599%))
  Logic Levels:           4  (CARRY4=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 24.391 - 20.000 ) 
    Source Clock Delay      (SCD):    4.972ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.622     4.972    i_pmod_lcd/CLK
    SLICE_X87Y102        FDCE                                         r  i_pmod_lcd/cnt_pix_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y102        FDCE (Prop_fdce_C_Q)         0.379     5.351 f  i_pmod_lcd/cnt_pix_reg[0]/Q
                         net (fo=21, routed)          0.846     6.198    i_pmod_lcd/cnt_pix_reg_n_0_[0]
    SLICE_X90Y101        LUT1 (Prop_lut1_I0_O)        0.105     6.303 r  i_pmod_lcd/rgb_hor[25][23]_i_13/O
                         net (fo=1, routed)           0.000     6.303    i_pmod_lcd/rgb_hor[25][23]_i_13_n_0
    SLICE_X90Y101        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.345     6.648 r  i_pmod_lcd/rgb_hor_reg[25][23]_i_5/O[1]
                         net (fo=3591, routed)       10.312    16.960    i_pmod_lcd/cnt_hor[1]
    SLICE_X63Y98         LUT6 (Prop_lut6_I2_O)        0.245    17.205 r  i_pmod_lcd/rgb_hor[59][10]_i_3/O
                         net (fo=1, routed)           0.204    17.409    i_pmod_lcd/rgb_hor[59][10]_i_3_n_0
    SLICE_X63Y98         LUT4 (Prop_lut4_I2_O)        0.105    17.514 r  i_pmod_lcd/rgb_hor[59][10]_i_1/O
                         net (fo=1, routed)           0.000    17.514    i_pmod_lcd/f_rgb_to_raw[59]_110[10]
    SLICE_X63Y98         FDCE                                         r  i_pmod_lcd/rgb_hor_reg[59][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.286    24.391    i_pmod_lcd/CLK
    SLICE_X63Y98         FDCE                                         r  i_pmod_lcd/rgb_hor_reg[59][10]/C
                         clock pessimism              0.258    24.648    
                         clock uncertainty           -0.035    24.613    
    SLICE_X63Y98         FDCE (Setup_fdce_C_D)        0.032    24.645    i_pmod_lcd/rgb_hor_reg[59][10]
  -------------------------------------------------------------------
                         required time                         24.645    
                         arrival time                         -17.514    
  -------------------------------------------------------------------
                         slack                                  7.131    

Slack (MET) :             7.159ns  (required time - arrival time)
  Source:                 i_pmod_lcd/cnt_pix_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pmod_lcd/rgb_hor_reg[32][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.933ns  (logic 1.763ns (13.632%)  route 11.170ns (86.368%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.669ns = ( 24.669 - 20.000 ) 
    Source Clock Delay      (SCD):    4.972ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.622     4.972    i_pmod_lcd/CLK
    SLICE_X89Y103        FDCE                                         r  i_pmod_lcd/cnt_pix_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y103        FDCE (Prop_fdce_C_Q)         0.379     5.351 f  i_pmod_lcd/cnt_pix_reg[1]/Q
                         net (fo=20, routed)          0.924     6.275    i_pmod_lcd/cnt_pix_reg_n_0_[1]
    SLICE_X90Y101        LUT1 (Prop_lut1_I0_O)        0.105     6.380 r  i_pmod_lcd/rgb_hor[25][23]_i_12/O
                         net (fo=1, routed)           0.000     6.380    i_pmod_lcd/rgb_hor[25][23]_i_12_n_0
    SLICE_X90Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.824 r  i_pmod_lcd/rgb_hor_reg[25][23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.824    i_pmod_lcd/rgb_hor_reg[25][23]_i_5_n_0
    SLICE_X90Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     7.002 f  i_pmod_lcd/rgb_hor_reg[25][23]_i_7/O[0]
                         net (fo=3659, routed)        9.887    16.889    i_pmod_lcd/cnt_hor[4]
    SLICE_X112Y133       LUT6 (Prop_lut6_I4_O)        0.238    17.127 r  i_pmod_lcd/rgb_hor[32][13]_i_4/O
                         net (fo=1, routed)           0.000    17.127    i_pmod_lcd/rgb_hor[32][13]_i_4_n_0
    SLICE_X112Y133       MUXF7 (Prop_muxf7_I1_O)      0.178    17.305 r  i_pmod_lcd/rgb_hor_reg[32][13]_i_2/O
                         net (fo=1, routed)           0.359    17.664    i_pmod_lcd/rgb_hor_reg[32][13]_i_2_n_0
    SLICE_X112Y133       LUT6 (Prop_lut6_I5_O)        0.241    17.905 r  i_pmod_lcd/rgb_hor[32][13]_i_1/O
                         net (fo=1, routed)           0.000    17.905    i_pmod_lcd/f_rgb_to_raw[32]_7[13]
    SLICE_X112Y133       FDCE                                         r  i_pmod_lcd/rgb_hor_reg[32][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.564    24.669    i_pmod_lcd/CLK
    SLICE_X112Y133       FDCE                                         r  i_pmod_lcd/rgb_hor_reg[32][13]/C
                         clock pessimism              0.357    25.025    
                         clock uncertainty           -0.035    24.990    
    SLICE_X112Y133       FDCE (Setup_fdce_C_D)        0.074    25.064    i_pmod_lcd/rgb_hor_reg[32][13]
  -------------------------------------------------------------------
                         required time                         25.064    
                         arrival time                         -17.905    
  -------------------------------------------------------------------
                         slack                                  7.159    

Slack (MET) :             7.205ns  (required time - arrival time)
  Source:                 i_pmod_lcd/cnt_pix_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pmod_lcd/rgb_hor_reg[32][3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.775ns  (logic 1.774ns (13.886%)  route 11.001ns (86.114%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 24.600 - 20.000 ) 
    Source Clock Delay      (SCD):    4.972ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.622     4.972    i_pmod_lcd/CLK
    SLICE_X89Y103        FDCE                                         r  i_pmod_lcd/cnt_pix_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y103        FDCE (Prop_fdce_C_Q)         0.379     5.351 f  i_pmod_lcd/cnt_pix_reg[1]/Q
                         net (fo=20, routed)          0.924     6.275    i_pmod_lcd/cnt_pix_reg_n_0_[1]
    SLICE_X90Y101        LUT1 (Prop_lut1_I0_O)        0.105     6.380 r  i_pmod_lcd/rgb_hor[25][23]_i_12/O
                         net (fo=1, routed)           0.000     6.380    i_pmod_lcd/rgb_hor[25][23]_i_12_n_0
    SLICE_X90Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.824 r  i_pmod_lcd/rgb_hor_reg[25][23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.824    i_pmod_lcd/rgb_hor_reg[25][23]_i_5_n_0
    SLICE_X90Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     7.002 r  i_pmod_lcd/rgb_hor_reg[25][23]_i_7/O[0]
                         net (fo=3659, routed)        9.733    16.735    i_pmod_lcd/cnt_hor[4]
    SLICE_X103Y131       LUT6 (Prop_lut6_I4_O)        0.238    16.973 r  i_pmod_lcd/rgb_hor[32][3]_i_4/O
                         net (fo=1, routed)           0.000    16.973    i_pmod_lcd/rgb_hor[32][3]_i_4_n_0
    SLICE_X103Y131       MUXF7 (Prop_muxf7_I0_O)      0.178    17.151 r  i_pmod_lcd/rgb_hor_reg[32][3]_i_3/O
                         net (fo=1, routed)           0.344    17.496    i_pmod_lcd/rgb_hor_reg[32][3]_i_3_n_0
    SLICE_X103Y131       LUT6 (Prop_lut6_I5_O)        0.252    17.748 r  i_pmod_lcd/rgb_hor[32][3]_i_1/O
                         net (fo=1, routed)           0.000    17.748    i_pmod_lcd/f_rgb_to_raw[32]_7[3]
    SLICE_X103Y131       FDCE                                         r  i_pmod_lcd/rgb_hor_reg[32][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.495    24.600    i_pmod_lcd/CLK
    SLICE_X103Y131       FDCE                                         r  i_pmod_lcd/rgb_hor_reg[32][3]/C
                         clock pessimism              0.357    24.956    
                         clock uncertainty           -0.035    24.921    
    SLICE_X103Y131       FDCE (Setup_fdce_C_D)        0.032    24.953    i_pmod_lcd/rgb_hor_reg[32][3]
  -------------------------------------------------------------------
                         required time                         24.953    
                         arrival time                         -17.748    
  -------------------------------------------------------------------
                         slack                                  7.205    

Slack (MET) :             7.207ns  (required time - arrival time)
  Source:                 i_pmod_lcd/cnt_pix_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pmod_lcd/rgb_hor_reg[71][3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.838ns  (logic 1.449ns (11.287%)  route 11.389ns (88.713%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.666ns = ( 24.666 - 20.000 ) 
    Source Clock Delay      (SCD):    4.972ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.622     4.972    i_pmod_lcd/CLK
    SLICE_X89Y103        FDCE                                         r  i_pmod_lcd/cnt_pix_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y103        FDCE (Prop_fdce_C_Q)         0.379     5.351 f  i_pmod_lcd/cnt_pix_reg[1]/Q
                         net (fo=20, routed)          0.924     6.275    i_pmod_lcd/cnt_pix_reg_n_0_[1]
    SLICE_X90Y101        LUT1 (Prop_lut1_I0_O)        0.105     6.380 r  i_pmod_lcd/rgb_hor[25][23]_i_12/O
                         net (fo=1, routed)           0.000     6.380    i_pmod_lcd/rgb_hor[25][23]_i_12_n_0
    SLICE_X90Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.824 r  i_pmod_lcd/rgb_hor_reg[25][23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.824    i_pmod_lcd/rgb_hor_reg[25][23]_i_5_n_0
    SLICE_X90Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     7.002 r  i_pmod_lcd/rgb_hor_reg[25][23]_i_7/O[0]
                         net (fo=3659, routed)        9.911    16.913    i_pmod_lcd/cnt_hor[4]
    SLICE_X106Y132       LUT6 (Prop_lut6_I1_O)        0.238    17.151 r  i_pmod_lcd/rgb_hor[71][3]_i_4/O
                         net (fo=1, routed)           0.554    17.705    i_pmod_lcd/rgb_hor[71][3]_i_4_n_0
    SLICE_X106Y132       LUT5 (Prop_lut5_I4_O)        0.105    17.810 r  i_pmod_lcd/rgb_hor[71][3]_i_1/O
                         net (fo=1, routed)           0.000    17.810    i_pmod_lcd/f_rgb_to_raw[71]_58[3]
    SLICE_X106Y132       FDCE                                         r  i_pmod_lcd/rgb_hor_reg[71][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.561    24.666    i_pmod_lcd/CLK
    SLICE_X106Y132       FDCE                                         r  i_pmod_lcd/rgb_hor_reg[71][3]/C
                         clock pessimism              0.357    25.022    
                         clock uncertainty           -0.035    24.987    
    SLICE_X106Y132       FDCE (Setup_fdce_C_D)        0.030    25.017    i_pmod_lcd/rgb_hor_reg[71][3]
  -------------------------------------------------------------------
                         required time                         25.017    
                         arrival time                         -17.810    
  -------------------------------------------------------------------
                         slack                                  7.207    

Slack (MET) :             7.208ns  (required time - arrival time)
  Source:                 i_pmod_lcd/cnt_pix_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pmod_lcd/rgb_hor_reg[53][14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.838ns  (logic 1.449ns (11.287%)  route 11.389ns (88.713%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.667ns = ( 24.667 - 20.000 ) 
    Source Clock Delay      (SCD):    4.972ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.622     4.972    i_pmod_lcd/CLK
    SLICE_X89Y103        FDCE                                         r  i_pmod_lcd/cnt_pix_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y103        FDCE (Prop_fdce_C_Q)         0.379     5.351 f  i_pmod_lcd/cnt_pix_reg[1]/Q
                         net (fo=20, routed)          0.924     6.275    i_pmod_lcd/cnt_pix_reg_n_0_[1]
    SLICE_X90Y101        LUT1 (Prop_lut1_I0_O)        0.105     6.380 r  i_pmod_lcd/rgb_hor[25][23]_i_12/O
                         net (fo=1, routed)           0.000     6.380    i_pmod_lcd/rgb_hor[25][23]_i_12_n_0
    SLICE_X90Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.824 r  i_pmod_lcd/rgb_hor_reg[25][23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.824    i_pmod_lcd/rgb_hor_reg[25][23]_i_5_n_0
    SLICE_X90Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     7.002 r  i_pmod_lcd/rgb_hor_reg[25][23]_i_7/O[0]
                         net (fo=3659, routed)        9.911    16.913    i_pmod_lcd/cnt_hor[4]
    SLICE_X110Y131       LUT6 (Prop_lut6_I1_O)        0.238    17.151 r  i_pmod_lcd/rgb_hor[53][14]_i_4/O
                         net (fo=1, routed)           0.554    17.705    i_pmod_lcd/rgb_hor[53][14]_i_4_n_0
    SLICE_X110Y131       LUT5 (Prop_lut5_I4_O)        0.105    17.810 r  i_pmod_lcd/rgb_hor[53][14]_i_1/O
                         net (fo=1, routed)           0.000    17.810    i_pmod_lcd/f_rgb_to_raw[53]_108[14]
    SLICE_X110Y131       FDCE                                         r  i_pmod_lcd/rgb_hor_reg[53][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.562    24.667    i_pmod_lcd/CLK
    SLICE_X110Y131       FDCE                                         r  i_pmod_lcd/rgb_hor_reg[53][14]/C
                         clock pessimism              0.357    25.023    
                         clock uncertainty           -0.035    24.988    
    SLICE_X110Y131       FDCE (Setup_fdce_C_D)        0.030    25.018    i_pmod_lcd/rgb_hor_reg[53][14]
  -------------------------------------------------------------------
                         required time                         25.018    
                         arrival time                         -17.810    
  -------------------------------------------------------------------
                         slack                                  7.208    

Slack (MET) :             7.224ns  (required time - arrival time)
  Source:                 i_pmod_lcd/cnt_pix_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pmod_lcd/rgb_hor_reg[9][15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.814ns  (logic 1.449ns (11.308%)  route 11.365ns (88.692%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 24.659 - 20.000 ) 
    Source Clock Delay      (SCD):    4.972ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.622     4.972    i_pmod_lcd/CLK
    SLICE_X89Y103        FDCE                                         r  i_pmod_lcd/cnt_pix_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y103        FDCE (Prop_fdce_C_Q)         0.379     5.351 f  i_pmod_lcd/cnt_pix_reg[1]/Q
                         net (fo=20, routed)          0.924     6.275    i_pmod_lcd/cnt_pix_reg_n_0_[1]
    SLICE_X90Y101        LUT1 (Prop_lut1_I0_O)        0.105     6.380 r  i_pmod_lcd/rgb_hor[25][23]_i_12/O
                         net (fo=1, routed)           0.000     6.380    i_pmod_lcd/rgb_hor[25][23]_i_12_n_0
    SLICE_X90Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.824 r  i_pmod_lcd/rgb_hor_reg[25][23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.824    i_pmod_lcd/rgb_hor_reg[25][23]_i_5_n_0
    SLICE_X90Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     7.002 r  i_pmod_lcd/rgb_hor_reg[25][23]_i_7/O[0]
                         net (fo=3659, routed)       10.319    17.321    i_pmod_lcd/cnt_hor[4]
    SLICE_X106Y126       LUT6 (Prop_lut6_I5_O)        0.238    17.559 r  i_pmod_lcd/rgb_hor[9][15]_i_4/O
                         net (fo=1, routed)           0.122    17.681    i_pmod_lcd/rgb_hor[9][15]_i_4_n_0
    SLICE_X106Y126       LUT5 (Prop_lut5_I4_O)        0.105    17.786 r  i_pmod_lcd/rgb_hor[9][15]_i_1/O
                         net (fo=1, routed)           0.000    17.786    i_pmod_lcd/f_rgb_to_raw[9]_36[15]
    SLICE_X106Y126       FDCE                                         r  i_pmod_lcd/rgb_hor_reg[9][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.554    24.659    i_pmod_lcd/CLK
    SLICE_X106Y126       FDCE                                         r  i_pmod_lcd/rgb_hor_reg[9][15]/C
                         clock pessimism              0.357    25.015    
                         clock uncertainty           -0.035    24.980    
    SLICE_X106Y126       FDCE (Setup_fdce_C_D)        0.030    25.010    i_pmod_lcd/rgb_hor_reg[9][15]
  -------------------------------------------------------------------
                         required time                         25.010    
                         arrival time                         -17.786    
  -------------------------------------------------------------------
                         slack                                  7.224    

Slack (MET) :             7.246ns  (required time - arrival time)
  Source:                 i_pmod_lcd/cnt_pix_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pmod_lcd/rgb_hor_reg[39][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.801ns  (logic 1.449ns (11.319%)  route 11.352ns (88.681%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.668ns = ( 24.668 - 20.000 ) 
    Source Clock Delay      (SCD):    4.972ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.622     4.972    i_pmod_lcd/CLK
    SLICE_X89Y103        FDCE                                         r  i_pmod_lcd/cnt_pix_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y103        FDCE (Prop_fdce_C_Q)         0.379     5.351 f  i_pmod_lcd/cnt_pix_reg[1]/Q
                         net (fo=20, routed)          0.924     6.275    i_pmod_lcd/cnt_pix_reg_n_0_[1]
    SLICE_X90Y101        LUT1 (Prop_lut1_I0_O)        0.105     6.380 r  i_pmod_lcd/rgb_hor[25][23]_i_12/O
                         net (fo=1, routed)           0.000     6.380    i_pmod_lcd/rgb_hor[25][23]_i_12_n_0
    SLICE_X90Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.824 r  i_pmod_lcd/rgb_hor_reg[25][23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.824    i_pmod_lcd/rgb_hor_reg[25][23]_i_5_n_0
    SLICE_X90Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     7.002 r  i_pmod_lcd/rgb_hor_reg[25][23]_i_7/O[0]
                         net (fo=3659, routed)        9.874    16.876    i_pmod_lcd/cnt_hor[4]
    SLICE_X110Y132       LUT6 (Prop_lut6_I0_O)        0.238    17.114 r  i_pmod_lcd/rgb_hor[39][13]_i_4/O
                         net (fo=1, routed)           0.554    17.668    i_pmod_lcd/rgb_hor[39][13]_i_4_n_0
    SLICE_X110Y132       LUT5 (Prop_lut5_I4_O)        0.105    17.773 r  i_pmod_lcd/rgb_hor[39][13]_i_1/O
                         net (fo=1, routed)           0.000    17.773    i_pmod_lcd/f_rgb_to_raw[39]_42[13]
    SLICE_X110Y132       FDCE                                         r  i_pmod_lcd/rgb_hor_reg[39][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.563    24.668    i_pmod_lcd/CLK
    SLICE_X110Y132       FDCE                                         r  i_pmod_lcd/rgb_hor_reg[39][13]/C
                         clock pessimism              0.357    25.024    
                         clock uncertainty           -0.035    24.989    
    SLICE_X110Y132       FDCE (Setup_fdce_C_D)        0.030    25.019    i_pmod_lcd/rgb_hor_reg[39][13]
  -------------------------------------------------------------------
                         required time                         25.019    
                         arrival time                         -17.773    
  -------------------------------------------------------------------
                         slack                                  7.246    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 i_pmod_lcd/FSM_sequential_fsm_phy_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pmod_lcd/spi_cs_n_reg/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.622%)  route 0.155ns (45.379%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.665     1.594    i_pmod_lcd/CLK
    SLICE_X85Y103        FDCE                                         r  i_pmod_lcd/FSM_sequential_fsm_phy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y103        FDCE (Prop_fdce_C_Q)         0.141     1.735 f  i_pmod_lcd/FSM_sequential_fsm_phy_reg[0]/Q
                         net (fo=5, routed)           0.155     1.890    i_pmod_lcd/fsm_phy[0]
    SLICE_X86Y103        LUT6 (Prop_lut6_I2_O)        0.045     1.935 r  i_pmod_lcd/spi_cs_n_i_1/O
                         net (fo=1, routed)           0.000     1.935    i_pmod_lcd/spi_cs_n_i_1_n_0
    SLICE_X86Y103        FDPE                                         r  i_pmod_lcd/spi_cs_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.939     2.116    i_pmod_lcd/CLK
    SLICE_X86Y103        FDPE                                         r  i_pmod_lcd/spi_cs_n_reg/C
                         clock pessimism             -0.485     1.630    
    SLICE_X86Y103        FDPE (Hold_fdpe_C_D)         0.121     1.751    i_pmod_lcd/spi_cs_n_reg
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 i_pmod_lcd/write_cmd_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pmod_lcd/write_cmd_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.886%)  route 0.115ns (38.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.664     1.593    i_pmod_lcd/CLK
    SLICE_X87Y107        FDCE                                         r  i_pmod_lcd/write_cmd_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y107        FDCE (Prop_fdce_C_Q)         0.141     1.734 r  i_pmod_lcd/write_cmd_reg[10]/Q
                         net (fo=2, routed)           0.115     1.849    i_pmod_lcd/write_cmd_reg_n_0_[10]
    SLICE_X87Y107        LUT6 (Prop_lut6_I5_O)        0.045     1.894 r  i_pmod_lcd/write_cmd[10]_i_1/O
                         net (fo=1, routed)           0.000     1.894    i_pmod_lcd/write_cmd[10]_i_1_n_0
    SLICE_X87Y107        FDCE                                         r  i_pmod_lcd/write_cmd_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.938     2.115    i_pmod_lcd/CLK
    SLICE_X87Y107        FDCE                                         r  i_pmod_lcd/write_cmd_reg[10]/C
                         clock pessimism             -0.521     1.593    
    SLICE_X87Y107        FDCE (Hold_fdce_C_D)         0.092     1.685    i_pmod_lcd/write_cmd_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 i_pmod_lcd/ser_tx_ack_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pmod_lcd/ser_tx_now_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.901%)  route 0.194ns (51.099%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.665     1.594    i_pmod_lcd/CLK
    SLICE_X85Y103        FDCE                                         r  i_pmod_lcd/ser_tx_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y103        FDCE (Prop_fdce_C_Q)         0.141     1.735 r  i_pmod_lcd/ser_tx_ack_reg/Q
                         net (fo=7, routed)           0.194     1.930    i_pmod_lcd/ser_tx_ack_reg_n_0
    SLICE_X86Y103        LUT6 (Prop_lut6_I4_O)        0.045     1.975 r  i_pmod_lcd/ser_tx_now_i_1/O
                         net (fo=1, routed)           0.000     1.975    i_pmod_lcd/ser_tx_now_i_1_n_0
    SLICE_X86Y103        FDCE                                         r  i_pmod_lcd/ser_tx_now_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.939     2.116    i_pmod_lcd/CLK
    SLICE_X86Y103        FDCE                                         r  i_pmod_lcd/ser_tx_now_reg/C
                         clock pessimism             -0.485     1.630    
    SLICE_X86Y103        FDCE (Hold_fdce_C_D)         0.121     1.751    i_pmod_lcd/ser_tx_now_reg
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 i_pmod_lcd/write_cmd_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pmod_lcd/write_cmd_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.163%)  route 0.128ns (40.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.665     1.594    i_pmod_lcd/CLK
    SLICE_X87Y106        FDCE                                         r  i_pmod_lcd/write_cmd_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDCE (Prop_fdce_C_Q)         0.141     1.735 r  i_pmod_lcd/write_cmd_reg[33]/Q
                         net (fo=5, routed)           0.128     1.864    i_pmod_lcd/write_cmd_reg_n_0_[33]
    SLICE_X87Y106        LUT6 (Prop_lut6_I5_O)        0.045     1.909 r  i_pmod_lcd/write_cmd[33]_i_1/O
                         net (fo=1, routed)           0.000     1.909    i_pmod_lcd/write_cmd[33]_i_1_n_0
    SLICE_X87Y106        FDCE                                         r  i_pmod_lcd/write_cmd_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.939     2.116    i_pmod_lcd/CLK
    SLICE_X87Y106        FDCE                                         r  i_pmod_lcd/write_cmd_reg[33]/C
                         clock pessimism             -0.521     1.594    
    SLICE_X87Y106        FDCE (Hold_fdce_C_D)         0.091     1.685    i_pmod_lcd/write_cmd_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 i_pmod_lcd/cnt_bit_reg[1][3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pmod_lcd/cnt_bit_reg[2][3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.665     1.594    i_pmod_lcd/CLK
    SLICE_X87Y106        FDCE                                         r  i_pmod_lcd/cnt_bit_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDCE (Prop_fdce_C_Q)         0.128     1.722 r  i_pmod_lcd/cnt_bit_reg[1][3]/Q
                         net (fo=1, routed)           0.116     1.838    i_pmod_lcd/cnt_bit_reg[1]_23[3]
    SLICE_X87Y106        FDCE                                         r  i_pmod_lcd/cnt_bit_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.939     2.116    i_pmod_lcd/CLK
    SLICE_X87Y106        FDCE                                         r  i_pmod_lcd/cnt_bit_reg[2][3]/C
                         clock pessimism             -0.521     1.594    
    SLICE_X87Y106        FDCE (Hold_fdce_C_D)         0.012     1.606    i_pmod_lcd/cnt_bit_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 i_pmod_lcd/cnt_bit_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pmod_lcd/cnt_bit_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.337%)  route 0.138ns (42.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.665     1.594    i_pmod_lcd/CLK
    SLICE_X85Y104        FDCE                                         r  i_pmod_lcd/cnt_bit_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDCE (Prop_fdce_C_Q)         0.141     1.735 r  i_pmod_lcd/cnt_bit_reg[0][1]/Q
                         net (fo=5, routed)           0.138     1.874    i_pmod_lcd/cnt_bit_reg[0]_22[1]
    SLICE_X85Y104        LUT6 (Prop_lut6_I3_O)        0.045     1.919 r  i_pmod_lcd/cnt_bit[0][3]_i_1/O
                         net (fo=1, routed)           0.000     1.919    i_pmod_lcd/cnt_bit[0][3]_i_1_n_0
    SLICE_X85Y104        FDCE                                         r  i_pmod_lcd/cnt_bit_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.938     2.115    i_pmod_lcd/CLK
    SLICE_X85Y104        FDCE                                         r  i_pmod_lcd/cnt_bit_reg[0][3]/C
                         clock pessimism             -0.520     1.594    
    SLICE_X85Y104        FDCE (Hold_fdce_C_D)         0.092     1.686    i_pmod_lcd/cnt_bit_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 i_pmod_lcd/cnt_bit_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pmod_lcd/cnt_bit_reg[2][2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.706%)  route 0.161ns (53.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.665     1.594    i_pmod_lcd/CLK
    SLICE_X88Y105        FDCE                                         r  i_pmod_lcd/cnt_bit_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y105        FDCE (Prop_fdce_C_Q)         0.141     1.735 r  i_pmod_lcd/cnt_bit_reg[1][2]/Q
                         net (fo=1, routed)           0.161     1.896    i_pmod_lcd/cnt_bit_reg[1]_23[2]
    SLICE_X88Y105        FDCE                                         r  i_pmod_lcd/cnt_bit_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.939     2.116    i_pmod_lcd/CLK
    SLICE_X88Y105        FDCE                                         r  i_pmod_lcd/cnt_bit_reg[2][2]/C
                         clock pessimism             -0.521     1.594    
    SLICE_X88Y105        FDCE (Hold_fdce_C_D)         0.061     1.655    i_pmod_lcd/cnt_bit_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 i_pmod_lcd/FSM_sequential_fsm_spi_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pmod_lcd/FSM_sequential_fsm_spi_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.563%)  route 0.149ns (44.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.665     1.594    i_pmod_lcd/CLK
    SLICE_X87Y103        FDCE                                         r  i_pmod_lcd/FSM_sequential_fsm_spi_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y103        FDCE (Prop_fdce_C_Q)         0.141     1.735 f  i_pmod_lcd/FSM_sequential_fsm_spi_reg[0]/Q
                         net (fo=53, routed)          0.149     1.884    i_pmod_lcd/fsm_spi__0[0]
    SLICE_X87Y103        LUT6 (Prop_lut6_I5_O)        0.045     1.929 r  i_pmod_lcd/FSM_sequential_fsm_spi[0]_i_1/O
                         net (fo=1, routed)           0.000     1.929    i_pmod_lcd/FSM_sequential_fsm_spi[0]_i_1_n_0
    SLICE_X87Y103        FDCE                                         r  i_pmod_lcd/FSM_sequential_fsm_spi_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.939     2.116    i_pmod_lcd/CLK
    SLICE_X87Y103        FDCE                                         r  i_pmod_lcd/FSM_sequential_fsm_spi_reg[0]/C
                         clock pessimism             -0.521     1.594    
    SLICE_X87Y103        FDCE (Hold_fdce_C_D)         0.092     1.686    i_pmod_lcd/FSM_sequential_fsm_spi_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 i_pmod_lcd/cnt_bit_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pmod_lcd/cnt_bit_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.528%)  route 0.149ns (44.472%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.665     1.594    i_pmod_lcd/CLK
    SLICE_X85Y104        FDCE                                         r  i_pmod_lcd/cnt_bit_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDCE (Prop_fdce_C_Q)         0.141     1.735 f  i_pmod_lcd/cnt_bit_reg[0][0]/Q
                         net (fo=6, routed)           0.149     1.884    i_pmod_lcd/cnt_bit_reg[0]_22[0]
    SLICE_X85Y104        LUT3 (Prop_lut3_I0_O)        0.045     1.929 r  i_pmod_lcd/cnt_bit[0][0]_i_1/O
                         net (fo=1, routed)           0.000     1.929    i_pmod_lcd/cnt_bit[0][0]_i_1_n_0
    SLICE_X85Y104        FDCE                                         r  i_pmod_lcd/cnt_bit_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.938     2.115    i_pmod_lcd/CLK
    SLICE_X85Y104        FDCE                                         r  i_pmod_lcd/cnt_bit_reg[0][0]/C
                         clock pessimism             -0.520     1.594    
    SLICE_X85Y104        FDCE (Hold_fdce_C_D)         0.092     1.686    i_pmod_lcd/cnt_bit_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 i_pmod_lcd/cntr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pmod_lcd/cntr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.207ns (54.489%)  route 0.173ns (45.511%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.666     1.595    i_pmod_lcd/CLK
    SLICE_X86Y100        FDCE                                         r  i_pmod_lcd/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100        FDCE (Prop_fdce_C_Q)         0.164     1.759 r  i_pmod_lcd/cntr_reg[1]/Q
                         net (fo=4, routed)           0.173     1.932    i_pmod_lcd/cntr_reg[1]
    SLICE_X86Y100        LUT3 (Prop_lut3_I1_O)        0.043     1.975 r  i_pmod_lcd/cntr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.975    i_pmod_lcd/p_0_in[2]
    SLICE_X86Y100        FDCE                                         r  i_pmod_lcd/cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.940     2.117    i_pmod_lcd/CLK
    SLICE_X86Y100        FDCE                                         r  i_pmod_lcd/cntr_reg[2]/C
                         clock pessimism             -0.521     1.595    
    SLICE_X86Y100        FDCE (Hold_fdce_C_D)         0.131     1.726    i_pmod_lcd/cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X85Y103   i_pmod_lcd/FSM_sequential_fsm_phy_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X86Y103   i_pmod_lcd/FSM_sequential_fsm_phy_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X87Y103   i_pmod_lcd/FSM_sequential_fsm_spi_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X87Y103   i_pmod_lcd/FSM_sequential_fsm_spi_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X87Y103   i_pmod_lcd/FSM_sequential_fsm_spi_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X87Y103   i_pmod_lcd/FSM_sequential_fsm_spi_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X87Y103   i_pmod_lcd/FSM_sequential_fsm_spi_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X85Y104   i_pmod_lcd/cnt_bit_reg[0][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X85Y104   i_pmod_lcd/cnt_bit_reg[0][1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X85Y103   i_pmod_lcd/FSM_sequential_fsm_phy_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X85Y103   i_pmod_lcd/FSM_sequential_fsm_phy_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X86Y103   i_pmod_lcd/FSM_sequential_fsm_phy_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X86Y103   i_pmod_lcd/FSM_sequential_fsm_phy_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X87Y103   i_pmod_lcd/FSM_sequential_fsm_spi_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X87Y103   i_pmod_lcd/FSM_sequential_fsm_spi_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X87Y103   i_pmod_lcd/FSM_sequential_fsm_spi_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X87Y103   i_pmod_lcd/FSM_sequential_fsm_spi_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X87Y103   i_pmod_lcd/FSM_sequential_fsm_spi_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X87Y103   i_pmod_lcd/FSM_sequential_fsm_spi_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X85Y103   i_pmod_lcd/FSM_sequential_fsm_phy_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X85Y103   i_pmod_lcd/FSM_sequential_fsm_phy_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X86Y103   i_pmod_lcd/FSM_sequential_fsm_phy_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X86Y103   i_pmod_lcd/FSM_sequential_fsm_phy_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X87Y103   i_pmod_lcd/FSM_sequential_fsm_spi_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X87Y103   i_pmod_lcd/FSM_sequential_fsm_spi_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X87Y103   i_pmod_lcd/FSM_sequential_fsm_spi_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X87Y103   i_pmod_lcd/FSM_sequential_fsm_spi_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X87Y103   i_pmod_lcd/FSM_sequential_fsm_spi_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X87Y103   i_pmod_lcd/FSM_sequential_fsm_spi_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       11.676ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.937ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.676ns  (required time - arrival time)
  Source:                 i_pmod_lcd/sel_cmd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pmod_lcd/rgb_hor_reg[16][21]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        7.945ns  (logic 0.538ns (6.772%)  route 7.407ns (93.228%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns = ( 24.602 - 20.000 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.621     4.971    i_pmod_lcd/CLK
    SLICE_X86Y106        FDCE                                         r  i_pmod_lcd/sel_cmd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDCE (Prop_fdce_C_Q)         0.433     5.404 f  i_pmod_lcd/sel_cmd_reg/Q
                         net (fo=3, routed)           1.198     6.602    i_pmod_lcd/sel_cmd_reg_n_0
    SLICE_X89Y95         LUT2 (Prop_lut2_I0_O)        0.105     6.707 f  i_pmod_lcd/rgb_hor[25][23]_i_2/O
                         net (fo=1445, routed)        6.209    12.916    i_pmod_lcd/rgb_hor[25][23]_i_2_n_0
    SLICE_X97Y113        FDCE                                         f  i_pmod_lcd/rgb_hor_reg[16][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.497    24.602    i_pmod_lcd/CLK
    SLICE_X97Y113        FDCE                                         r  i_pmod_lcd/rgb_hor_reg[16][21]/C
                         clock pessimism              0.357    24.958    
                         clock uncertainty           -0.035    24.923    
    SLICE_X97Y113        FDCE (Recov_fdce_C_CLR)     -0.331    24.592    i_pmod_lcd/rgb_hor_reg[16][21]
  -------------------------------------------------------------------
                         required time                         24.592    
                         arrival time                         -12.916    
  -------------------------------------------------------------------
                         slack                                 11.676    

Slack (MET) :             11.749ns  (required time - arrival time)
  Source:                 i_pmod_lcd/sel_cmd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pmod_lcd/rgb_hor_reg[27][21]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        7.945ns  (logic 0.538ns (6.772%)  route 7.407ns (93.228%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns = ( 24.602 - 20.000 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.621     4.971    i_pmod_lcd/CLK
    SLICE_X86Y106        FDCE                                         r  i_pmod_lcd/sel_cmd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDCE (Prop_fdce_C_Q)         0.433     5.404 f  i_pmod_lcd/sel_cmd_reg/Q
                         net (fo=3, routed)           1.198     6.602    i_pmod_lcd/sel_cmd_reg_n_0
    SLICE_X89Y95         LUT2 (Prop_lut2_I0_O)        0.105     6.707 f  i_pmod_lcd/rgb_hor[25][23]_i_2/O
                         net (fo=1445, routed)        6.209    12.916    i_pmod_lcd/rgb_hor[25][23]_i_2_n_0
    SLICE_X96Y113        FDCE                                         f  i_pmod_lcd/rgb_hor_reg[27][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.497    24.602    i_pmod_lcd/CLK
    SLICE_X96Y113        FDCE                                         r  i_pmod_lcd/rgb_hor_reg[27][21]/C
                         clock pessimism              0.357    24.958    
                         clock uncertainty           -0.035    24.923    
    SLICE_X96Y113        FDCE (Recov_fdce_C_CLR)     -0.258    24.665    i_pmod_lcd/rgb_hor_reg[27][21]
  -------------------------------------------------------------------
                         required time                         24.665    
                         arrival time                         -12.916    
  -------------------------------------------------------------------
                         slack                                 11.749    

Slack (MET) :             11.749ns  (required time - arrival time)
  Source:                 i_pmod_lcd/sel_cmd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pmod_lcd/rgb_hor_reg[30][20]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        7.945ns  (logic 0.538ns (6.772%)  route 7.407ns (93.228%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns = ( 24.602 - 20.000 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.621     4.971    i_pmod_lcd/CLK
    SLICE_X86Y106        FDCE                                         r  i_pmod_lcd/sel_cmd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDCE (Prop_fdce_C_Q)         0.433     5.404 f  i_pmod_lcd/sel_cmd_reg/Q
                         net (fo=3, routed)           1.198     6.602    i_pmod_lcd/sel_cmd_reg_n_0
    SLICE_X89Y95         LUT2 (Prop_lut2_I0_O)        0.105     6.707 f  i_pmod_lcd/rgb_hor[25][23]_i_2/O
                         net (fo=1445, routed)        6.209    12.916    i_pmod_lcd/rgb_hor[25][23]_i_2_n_0
    SLICE_X96Y113        FDCE                                         f  i_pmod_lcd/rgb_hor_reg[30][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.497    24.602    i_pmod_lcd/CLK
    SLICE_X96Y113        FDCE                                         r  i_pmod_lcd/rgb_hor_reg[30][20]/C
                         clock pessimism              0.357    24.958    
                         clock uncertainty           -0.035    24.923    
    SLICE_X96Y113        FDCE (Recov_fdce_C_CLR)     -0.258    24.665    i_pmod_lcd/rgb_hor_reg[30][20]
  -------------------------------------------------------------------
                         required time                         24.665    
                         arrival time                         -12.916    
  -------------------------------------------------------------------
                         slack                                 11.749    

Slack (MET) :             11.784ns  (required time - arrival time)
  Source:                 i_pmod_lcd/sel_cmd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pmod_lcd/rgb_hor_reg[71][2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        7.777ns  (logic 0.538ns (6.918%)  route 7.239ns (93.082%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.542ns = ( 24.542 - 20.000 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.621     4.971    i_pmod_lcd/CLK
    SLICE_X86Y106        FDCE                                         r  i_pmod_lcd/sel_cmd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDCE (Prop_fdce_C_Q)         0.433     5.404 f  i_pmod_lcd/sel_cmd_reg/Q
                         net (fo=3, routed)           1.198     6.602    i_pmod_lcd/sel_cmd_reg_n_0
    SLICE_X89Y95         LUT2 (Prop_lut2_I0_O)        0.105     6.707 f  i_pmod_lcd/rgb_hor[25][23]_i_2/O
                         net (fo=1445, routed)        6.041    12.748    i_pmod_lcd/rgb_hor[25][23]_i_2_n_0
    SLICE_X83Y128        FDCE                                         f  i_pmod_lcd/rgb_hor_reg[71][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.437    24.542    i_pmod_lcd/CLK
    SLICE_X83Y128        FDCE                                         r  i_pmod_lcd/rgb_hor_reg[71][2]/C
                         clock pessimism              0.357    24.898    
                         clock uncertainty           -0.035    24.863    
    SLICE_X83Y128        FDCE (Recov_fdce_C_CLR)     -0.331    24.532    i_pmod_lcd/rgb_hor_reg[71][2]
  -------------------------------------------------------------------
                         required time                         24.532    
                         arrival time                         -12.748    
  -------------------------------------------------------------------
                         slack                                 11.784    

Slack (MET) :             11.792ns  (required time - arrival time)
  Source:                 i_pmod_lcd/sel_cmd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pmod_lcd/rgb_hor_reg[38][21]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        7.830ns  (logic 0.538ns (6.871%)  route 7.292ns (93.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns = ( 24.603 - 20.000 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.621     4.971    i_pmod_lcd/CLK
    SLICE_X86Y106        FDCE                                         r  i_pmod_lcd/sel_cmd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDCE (Prop_fdce_C_Q)         0.433     5.404 f  i_pmod_lcd/sel_cmd_reg/Q
                         net (fo=3, routed)           1.198     6.602    i_pmod_lcd/sel_cmd_reg_n_0
    SLICE_X89Y95         LUT2 (Prop_lut2_I0_O)        0.105     6.707 f  i_pmod_lcd/rgb_hor[25][23]_i_2/O
                         net (fo=1445, routed)        6.094    12.801    i_pmod_lcd/rgb_hor[25][23]_i_2_n_0
    SLICE_X97Y112        FDCE                                         f  i_pmod_lcd/rgb_hor_reg[38][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.498    24.603    i_pmod_lcd/CLK
    SLICE_X97Y112        FDCE                                         r  i_pmod_lcd/rgb_hor_reg[38][21]/C
                         clock pessimism              0.357    24.959    
                         clock uncertainty           -0.035    24.924    
    SLICE_X97Y112        FDCE (Recov_fdce_C_CLR)     -0.331    24.593    i_pmod_lcd/rgb_hor_reg[38][21]
  -------------------------------------------------------------------
                         required time                         24.593    
                         arrival time                         -12.801    
  -------------------------------------------------------------------
                         slack                                 11.792    

Slack (MET) :             11.792ns  (required time - arrival time)
  Source:                 i_pmod_lcd/sel_cmd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pmod_lcd/rgb_hor_reg[39][21]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        7.830ns  (logic 0.538ns (6.871%)  route 7.292ns (93.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns = ( 24.603 - 20.000 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.621     4.971    i_pmod_lcd/CLK
    SLICE_X86Y106        FDCE                                         r  i_pmod_lcd/sel_cmd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDCE (Prop_fdce_C_Q)         0.433     5.404 f  i_pmod_lcd/sel_cmd_reg/Q
                         net (fo=3, routed)           1.198     6.602    i_pmod_lcd/sel_cmd_reg_n_0
    SLICE_X89Y95         LUT2 (Prop_lut2_I0_O)        0.105     6.707 f  i_pmod_lcd/rgb_hor[25][23]_i_2/O
                         net (fo=1445, routed)        6.094    12.801    i_pmod_lcd/rgb_hor[25][23]_i_2_n_0
    SLICE_X97Y112        FDCE                                         f  i_pmod_lcd/rgb_hor_reg[39][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.498    24.603    i_pmod_lcd/CLK
    SLICE_X97Y112        FDCE                                         r  i_pmod_lcd/rgb_hor_reg[39][21]/C
                         clock pessimism              0.357    24.959    
                         clock uncertainty           -0.035    24.924    
    SLICE_X97Y112        FDCE (Recov_fdce_C_CLR)     -0.331    24.593    i_pmod_lcd/rgb_hor_reg[39][21]
  -------------------------------------------------------------------
                         required time                         24.593    
                         arrival time                         -12.801    
  -------------------------------------------------------------------
                         slack                                 11.792    

Slack (MET) :             11.801ns  (required time - arrival time)
  Source:                 i_pmod_lcd/sel_cmd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pmod_lcd/rgb_hor_reg[26][2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        7.758ns  (logic 0.538ns (6.934%)  route 7.220ns (93.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.541ns = ( 24.541 - 20.000 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.621     4.971    i_pmod_lcd/CLK
    SLICE_X86Y106        FDCE                                         r  i_pmod_lcd/sel_cmd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDCE (Prop_fdce_C_Q)         0.433     5.404 f  i_pmod_lcd/sel_cmd_reg/Q
                         net (fo=3, routed)           1.198     6.602    i_pmod_lcd/sel_cmd_reg_n_0
    SLICE_X89Y95         LUT2 (Prop_lut2_I0_O)        0.105     6.707 f  i_pmod_lcd/rgb_hor[25][23]_i_2/O
                         net (fo=1445, routed)        6.022    12.730    i_pmod_lcd/rgb_hor[25][23]_i_2_n_0
    SLICE_X81Y127        FDCE                                         f  i_pmod_lcd/rgb_hor_reg[26][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.436    24.541    i_pmod_lcd/CLK
    SLICE_X81Y127        FDCE                                         r  i_pmod_lcd/rgb_hor_reg[26][2]/C
                         clock pessimism              0.357    24.897    
                         clock uncertainty           -0.035    24.862    
    SLICE_X81Y127        FDCE (Recov_fdce_C_CLR)     -0.331    24.531    i_pmod_lcd/rgb_hor_reg[26][2]
  -------------------------------------------------------------------
                         required time                         24.531    
                         arrival time                         -12.730    
  -------------------------------------------------------------------
                         slack                                 11.801    

Slack (MET) :             11.857ns  (required time - arrival time)
  Source:                 i_pmod_lcd/sel_cmd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pmod_lcd/rgb_hor_reg[70][2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        7.777ns  (logic 0.538ns (6.918%)  route 7.239ns (93.082%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.542ns = ( 24.542 - 20.000 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.621     4.971    i_pmod_lcd/CLK
    SLICE_X86Y106        FDCE                                         r  i_pmod_lcd/sel_cmd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDCE (Prop_fdce_C_Q)         0.433     5.404 f  i_pmod_lcd/sel_cmd_reg/Q
                         net (fo=3, routed)           1.198     6.602    i_pmod_lcd/sel_cmd_reg_n_0
    SLICE_X89Y95         LUT2 (Prop_lut2_I0_O)        0.105     6.707 f  i_pmod_lcd/rgb_hor[25][23]_i_2/O
                         net (fo=1445, routed)        6.041    12.748    i_pmod_lcd/rgb_hor[25][23]_i_2_n_0
    SLICE_X82Y128        FDCE                                         f  i_pmod_lcd/rgb_hor_reg[70][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.437    24.542    i_pmod_lcd/CLK
    SLICE_X82Y128        FDCE                                         r  i_pmod_lcd/rgb_hor_reg[70][2]/C
                         clock pessimism              0.357    24.898    
                         clock uncertainty           -0.035    24.863    
    SLICE_X82Y128        FDCE (Recov_fdce_C_CLR)     -0.258    24.605    i_pmod_lcd/rgb_hor_reg[70][2]
  -------------------------------------------------------------------
                         required time                         24.605    
                         arrival time                         -12.748    
  -------------------------------------------------------------------
                         slack                                 11.857    

Slack (MET) :             11.865ns  (required time - arrival time)
  Source:                 i_pmod_lcd/sel_cmd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pmod_lcd/rgb_hor_reg[32][21]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        7.830ns  (logic 0.538ns (6.871%)  route 7.292ns (93.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns = ( 24.603 - 20.000 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.621     4.971    i_pmod_lcd/CLK
    SLICE_X86Y106        FDCE                                         r  i_pmod_lcd/sel_cmd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDCE (Prop_fdce_C_Q)         0.433     5.404 f  i_pmod_lcd/sel_cmd_reg/Q
                         net (fo=3, routed)           1.198     6.602    i_pmod_lcd/sel_cmd_reg_n_0
    SLICE_X89Y95         LUT2 (Prop_lut2_I0_O)        0.105     6.707 f  i_pmod_lcd/rgb_hor[25][23]_i_2/O
                         net (fo=1445, routed)        6.094    12.801    i_pmod_lcd/rgb_hor[25][23]_i_2_n_0
    SLICE_X96Y112        FDCE                                         f  i_pmod_lcd/rgb_hor_reg[32][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.498    24.603    i_pmod_lcd/CLK
    SLICE_X96Y112        FDCE                                         r  i_pmod_lcd/rgb_hor_reg[32][21]/C
                         clock pessimism              0.357    24.959    
                         clock uncertainty           -0.035    24.924    
    SLICE_X96Y112        FDCE (Recov_fdce_C_CLR)     -0.258    24.666    i_pmod_lcd/rgb_hor_reg[32][21]
  -------------------------------------------------------------------
                         required time                         24.666    
                         arrival time                         -12.801    
  -------------------------------------------------------------------
                         slack                                 11.865    

Slack (MET) :             11.915ns  (required time - arrival time)
  Source:                 i_pmod_lcd/sel_cmd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pmod_lcd/rgb_ver_reg[21]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        7.706ns  (logic 0.538ns (6.981%)  route 7.168ns (93.019%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns = ( 24.603 - 20.000 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.621     4.971    i_pmod_lcd/CLK
    SLICE_X86Y106        FDCE                                         r  i_pmod_lcd/sel_cmd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDCE (Prop_fdce_C_Q)         0.433     5.404 f  i_pmod_lcd/sel_cmd_reg/Q
                         net (fo=3, routed)           1.198     6.602    i_pmod_lcd/sel_cmd_reg_n_0
    SLICE_X89Y95         LUT2 (Prop_lut2_I0_O)        0.105     6.707 f  i_pmod_lcd/rgb_hor[25][23]_i_2/O
                         net (fo=1445, routed)        5.970    12.678    i_pmod_lcd/rgb_hor[25][23]_i_2_n_0
    SLICE_X97Y111        FDCE                                         f  i_pmod_lcd/rgb_ver_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.498    24.603    i_pmod_lcd/CLK
    SLICE_X97Y111        FDCE                                         r  i_pmod_lcd/rgb_ver_reg[21]/C
                         clock pessimism              0.357    24.959    
                         clock uncertainty           -0.035    24.924    
    SLICE_X97Y111        FDCE (Recov_fdce_C_CLR)     -0.331    24.593    i_pmod_lcd/rgb_ver_reg[21]
  -------------------------------------------------------------------
                         required time                         24.593    
                         arrival time                         -12.678    
  -------------------------------------------------------------------
                         slack                                 11.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 i_pmod_lcd/sel_cmd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pmod_lcd/rgb_hor_reg[79][19]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.209ns (19.843%)  route 0.844ns (80.157%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.665     1.594    i_pmod_lcd/CLK
    SLICE_X86Y106        FDCE                                         r  i_pmod_lcd/sel_cmd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDCE (Prop_fdce_C_Q)         0.164     1.758 f  i_pmod_lcd/sel_cmd_reg/Q
                         net (fo=3, routed)           0.622     2.381    i_pmod_lcd/sel_cmd_reg_n_0
    SLICE_X89Y95         LUT2 (Prop_lut2_I0_O)        0.045     2.426 f  i_pmod_lcd/rgb_hor[25][23]_i_2/O
                         net (fo=1445, routed)        0.222     2.648    i_pmod_lcd/rgb_hor[25][23]_i_2_n_0
    SLICE_X86Y95         FDCE                                         f  i_pmod_lcd/rgb_hor_reg[79][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.853     2.030    i_pmod_lcd/CLK
    SLICE_X86Y95         FDCE                                         r  i_pmod_lcd/rgb_hor_reg[79][19]/C
                         clock pessimism             -0.253     1.777    
    SLICE_X86Y95         FDCE (Remov_fdce_C_CLR)     -0.067     1.710    i_pmod_lcd/rgb_hor_reg[79][19]
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           2.648    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.975ns  (arrival time - required time)
  Source:                 i_pmod_lcd/sel_cmd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pmod_lcd/rgb_hor_reg[64][19]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.209ns (19.606%)  route 0.857ns (80.394%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.665     1.594    i_pmod_lcd/CLK
    SLICE_X86Y106        FDCE                                         r  i_pmod_lcd/sel_cmd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDCE (Prop_fdce_C_Q)         0.164     1.758 f  i_pmod_lcd/sel_cmd_reg/Q
                         net (fo=3, routed)           0.622     2.381    i_pmod_lcd/sel_cmd_reg_n_0
    SLICE_X89Y95         LUT2 (Prop_lut2_I0_O)        0.045     2.426 f  i_pmod_lcd/rgb_hor[25][23]_i_2/O
                         net (fo=1445, routed)        0.235     2.660    i_pmod_lcd/rgb_hor[25][23]_i_2_n_0
    SLICE_X88Y95         FDCE                                         f  i_pmod_lcd/rgb_hor_reg[64][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.853     2.030    i_pmod_lcd/CLK
    SLICE_X88Y95         FDCE                                         r  i_pmod_lcd/rgb_hor_reg[64][19]/C
                         clock pessimism             -0.253     1.777    
    SLICE_X88Y95         FDCE (Remov_fdce_C_CLR)     -0.092     1.685    i_pmod_lcd/rgb_hor_reg[64][19]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           2.660    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             0.980ns  (arrival time - required time)
  Source:                 i_pmod_lcd/sel_cmd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pmod_lcd/rgb_hor_reg[75][19]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.209ns (19.519%)  route 0.862ns (80.481%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.665     1.594    i_pmod_lcd/CLK
    SLICE_X86Y106        FDCE                                         r  i_pmod_lcd/sel_cmd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDCE (Prop_fdce_C_Q)         0.164     1.758 f  i_pmod_lcd/sel_cmd_reg/Q
                         net (fo=3, routed)           0.622     2.381    i_pmod_lcd/sel_cmd_reg_n_0
    SLICE_X89Y95         LUT2 (Prop_lut2_I0_O)        0.045     2.426 f  i_pmod_lcd/rgb_hor[25][23]_i_2/O
                         net (fo=1445, routed)        0.240     2.665    i_pmod_lcd/rgb_hor[25][23]_i_2_n_0
    SLICE_X89Y93         FDCE                                         f  i_pmod_lcd/rgb_hor_reg[75][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.853     2.030    i_pmod_lcd/CLK
    SLICE_X89Y93         FDCE                                         r  i_pmod_lcd/rgb_hor_reg[75][19]/C
                         clock pessimism             -0.253     1.777    
    SLICE_X89Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.685    i_pmod_lcd/rgb_hor_reg[75][19]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           2.665    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 i_pmod_lcd/sel_cmd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pmod_lcd/rgb_hor_reg[74][19]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.209ns (18.516%)  route 0.920ns (81.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.665     1.594    i_pmod_lcd/CLK
    SLICE_X86Y106        FDCE                                         r  i_pmod_lcd/sel_cmd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDCE (Prop_fdce_C_Q)         0.164     1.758 f  i_pmod_lcd/sel_cmd_reg/Q
                         net (fo=3, routed)           0.622     2.381    i_pmod_lcd/sel_cmd_reg_n_0
    SLICE_X89Y95         LUT2 (Prop_lut2_I0_O)        0.045     2.426 f  i_pmod_lcd/rgb_hor[25][23]_i_2/O
                         net (fo=1445, routed)        0.298     2.723    i_pmod_lcd/rgb_hor[25][23]_i_2_n_0
    SLICE_X86Y93         FDCE                                         f  i_pmod_lcd/rgb_hor_reg[74][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.853     2.030    i_pmod_lcd/CLK
    SLICE_X86Y93         FDCE                                         r  i_pmod_lcd/rgb_hor_reg[74][19]/C
                         clock pessimism             -0.253     1.777    
    SLICE_X86Y93         FDCE (Remov_fdce_C_CLR)     -0.067     1.710    i_pmod_lcd/rgb_hor_reg[74][19]
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           2.723    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.027ns  (arrival time - required time)
  Source:                 i_pmod_lcd/sel_cmd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pmod_lcd/rgb_hor_reg[67][19]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.209ns (18.698%)  route 0.909ns (81.302%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.665     1.594    i_pmod_lcd/CLK
    SLICE_X86Y106        FDCE                                         r  i_pmod_lcd/sel_cmd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDCE (Prop_fdce_C_Q)         0.164     1.758 f  i_pmod_lcd/sel_cmd_reg/Q
                         net (fo=3, routed)           0.622     2.381    i_pmod_lcd/sel_cmd_reg_n_0
    SLICE_X89Y95         LUT2 (Prop_lut2_I0_O)        0.045     2.426 f  i_pmod_lcd/rgb_hor[25][23]_i_2/O
                         net (fo=1445, routed)        0.287     2.712    i_pmod_lcd/rgb_hor[25][23]_i_2_n_0
    SLICE_X89Y94         FDCE                                         f  i_pmod_lcd/rgb_hor_reg[67][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.853     2.030    i_pmod_lcd/CLK
    SLICE_X89Y94         FDCE                                         r  i_pmod_lcd/rgb_hor_reg[67][19]/C
                         clock pessimism             -0.253     1.777    
    SLICE_X89Y94         FDCE (Remov_fdce_C_CLR)     -0.092     1.685    i_pmod_lcd/rgb_hor_reg[67][19]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           2.712    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.030ns  (arrival time - required time)
  Source:                 i_pmod_lcd/sel_cmd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pmod_lcd/rgb_hor_reg[10][19]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.209ns (17.873%)  route 0.960ns (82.127%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.665     1.594    i_pmod_lcd/CLK
    SLICE_X86Y106        FDCE                                         r  i_pmod_lcd/sel_cmd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDCE (Prop_fdce_C_Q)         0.164     1.758 f  i_pmod_lcd/sel_cmd_reg/Q
                         net (fo=3, routed)           0.622     2.381    i_pmod_lcd/sel_cmd_reg_n_0
    SLICE_X89Y95         LUT2 (Prop_lut2_I0_O)        0.045     2.426 f  i_pmod_lcd/rgb_hor[25][23]_i_2/O
                         net (fo=1445, routed)        0.338     2.764    i_pmod_lcd/rgb_hor[25][23]_i_2_n_0
    SLICE_X90Y95         FDCE                                         f  i_pmod_lcd/rgb_hor_reg[10][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.876     2.053    i_pmod_lcd/CLK
    SLICE_X90Y95         FDCE                                         r  i_pmod_lcd/rgb_hor_reg[10][19]/C
                         clock pessimism             -0.253     1.800    
    SLICE_X90Y95         FDCE (Remov_fdce_C_CLR)     -0.067     1.733    i_pmod_lcd/rgb_hor_reg[10][19]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           2.764    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.031ns  (arrival time - required time)
  Source:                 i_pmod_lcd/sel_cmd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pmod_lcd/rgb_hor_reg[66][19]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.209ns (18.636%)  route 0.912ns (81.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.665     1.594    i_pmod_lcd/CLK
    SLICE_X86Y106        FDCE                                         r  i_pmod_lcd/sel_cmd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDCE (Prop_fdce_C_Q)         0.164     1.758 f  i_pmod_lcd/sel_cmd_reg/Q
                         net (fo=3, routed)           0.622     2.381    i_pmod_lcd/sel_cmd_reg_n_0
    SLICE_X89Y95         LUT2 (Prop_lut2_I0_O)        0.045     2.426 f  i_pmod_lcd/rgb_hor[25][23]_i_2/O
                         net (fo=1445, routed)        0.290     2.716    i_pmod_lcd/rgb_hor[25][23]_i_2_n_0
    SLICE_X88Y94         FDCE                                         f  i_pmod_lcd/rgb_hor_reg[66][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.853     2.030    i_pmod_lcd/CLK
    SLICE_X88Y94         FDCE                                         r  i_pmod_lcd/rgb_hor_reg[66][19]/C
                         clock pessimism             -0.253     1.777    
    SLICE_X88Y94         FDCE (Remov_fdce_C_CLR)     -0.092     1.685    i_pmod_lcd/rgb_hor_reg[66][19]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.037ns  (arrival time - required time)
  Source:                 i_pmod_lcd/sel_cmd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pmod_lcd/rgb_hor_reg[3][19]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.209ns (18.522%)  route 0.919ns (81.478%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.665     1.594    i_pmod_lcd/CLK
    SLICE_X86Y106        FDCE                                         r  i_pmod_lcd/sel_cmd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDCE (Prop_fdce_C_Q)         0.164     1.758 f  i_pmod_lcd/sel_cmd_reg/Q
                         net (fo=3, routed)           0.622     2.381    i_pmod_lcd/sel_cmd_reg_n_0
    SLICE_X89Y95         LUT2 (Prop_lut2_I0_O)        0.045     2.426 f  i_pmod_lcd/rgb_hor[25][23]_i_2/O
                         net (fo=1445, routed)        0.297     2.723    i_pmod_lcd/rgb_hor[25][23]_i_2_n_0
    SLICE_X89Y97         FDCE                                         f  i_pmod_lcd/rgb_hor_reg[3][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.854     2.031    i_pmod_lcd/CLK
    SLICE_X89Y97         FDCE                                         r  i_pmod_lcd/rgb_hor_reg[3][19]/C
                         clock pessimism             -0.253     1.778    
    SLICE_X89Y97         FDCE (Remov_fdce_C_CLR)     -0.092     1.686    i_pmod_lcd/rgb_hor_reg[3][19]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           2.723    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 i_pmod_lcd/sel_cmd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pmod_lcd/rgb_hor_reg[78][19]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.209ns (18.516%)  route 0.920ns (81.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.665     1.594    i_pmod_lcd/CLK
    SLICE_X86Y106        FDCE                                         r  i_pmod_lcd/sel_cmd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDCE (Prop_fdce_C_Q)         0.164     1.758 f  i_pmod_lcd/sel_cmd_reg/Q
                         net (fo=3, routed)           0.622     2.381    i_pmod_lcd/sel_cmd_reg_n_0
    SLICE_X89Y95         LUT2 (Prop_lut2_I0_O)        0.045     2.426 f  i_pmod_lcd/rgb_hor[25][23]_i_2/O
                         net (fo=1445, routed)        0.298     2.723    i_pmod_lcd/rgb_hor[25][23]_i_2_n_0
    SLICE_X87Y93         FDCE                                         f  i_pmod_lcd/rgb_hor_reg[78][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.853     2.030    i_pmod_lcd/CLK
    SLICE_X87Y93         FDCE                                         r  i_pmod_lcd/rgb_hor_reg[78][19]/C
                         clock pessimism             -0.253     1.777    
    SLICE_X87Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.685    i_pmod_lcd/rgb_hor_reg[78][19]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           2.723    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.055ns  (arrival time - required time)
  Source:                 i_pmod_lcd/sel_cmd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pmod_lcd/rgb_hor_reg[77][19]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.209ns (17.873%)  route 0.960ns (82.127%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.665     1.594    i_pmod_lcd/CLK
    SLICE_X86Y106        FDCE                                         r  i_pmod_lcd/sel_cmd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDCE (Prop_fdce_C_Q)         0.164     1.758 f  i_pmod_lcd/sel_cmd_reg/Q
                         net (fo=3, routed)           0.622     2.381    i_pmod_lcd/sel_cmd_reg_n_0
    SLICE_X89Y95         LUT2 (Prop_lut2_I0_O)        0.045     2.426 f  i_pmod_lcd/rgb_hor[25][23]_i_2/O
                         net (fo=1445, routed)        0.338     2.764    i_pmod_lcd/rgb_hor[25][23]_i_2_n_0
    SLICE_X91Y95         FDCE                                         f  i_pmod_lcd/rgb_hor_reg[77][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.876     2.053    i_pmod_lcd/CLK
    SLICE_X91Y95         FDCE                                         r  i_pmod_lcd/rgb_hor_reg[77][19]/C
                         clock pessimism             -0.253     1.800    
    SLICE_X91Y95         FDCE (Remov_fdce_C_CLR)     -0.092     1.708    i_pmod_lcd/rgb_hor_reg[77][19]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           2.764    
  -------------------------------------------------------------------
                         slack                                  1.055    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.890ns  (logic 4.814ns (69.874%)  route 2.076ns (30.126%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P14                  IBUF (Prop_ibuf_I_O)         1.434     1.434 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.706     2.139    reset_n_IBUF
    SLICE_X113Y87        LUT2 (Prop_lut2_I1_O)        0.105     2.244 r  led_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.370     3.614    led_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.275     6.890 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     6.890    led
    R14                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.208ns  (logic 1.546ns (69.999%)  route 0.663ns (30.001%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P14                  IBUF (Prop_ibuf_I_O)         0.270     0.270 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.340     0.610    reset_n_IBUF
    SLICE_X113Y87        LUT2 (Prop_lut2_I1_O)        0.045     0.655 r  led_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.323     0.978    led_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.231     2.208 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     2.208    led
    R14                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.431ns  (logic 4.773ns (64.225%)  route 2.658ns (35.775%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    N18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    11.392 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.289    12.681    clk_IBUF
    SLICE_X113Y87        LUT2 (Prop_lut2_I0_O)        0.105    12.786 f  led_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.370    14.156    led_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.275    17.431 f  led_OBUF_inst/O
                         net (fo=0)                   0.000    17.431    led
    R14                                                               f  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pmod_lcd/cnt_bit_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.757ns  (logic 4.332ns (40.271%)  route 6.425ns (59.729%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.622     4.972    i_pmod_lcd/CLK
    SLICE_X88Y104        FDCE                                         r  i_pmod_lcd/cnt_bit_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y104        FDCE (Prop_fdce_C_Q)         0.379     5.351 r  i_pmod_lcd/cnt_bit_reg[2][1]/Q
                         net (fo=18, routed)          2.218     7.569    i_pmod_lcd/cnt_bit_reg_n_0_[2][1]
    SLICE_X97Y111        LUT6 (Prop_lut6_I2_O)        0.105     7.674 r  i_pmod_lcd/sda_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.978     8.652    i_pmod_lcd/sda_OBUF_inst_i_11_n_0
    SLICE_X90Y106        LUT6 (Prop_lut6_I0_O)        0.105     8.757 r  i_pmod_lcd/sda_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.728     9.484    i_pmod_lcd/sda_OBUF_inst_i_4_n_0
    SLICE_X86Y106        LUT5 (Prop_lut5_I0_O)        0.105     9.589 r  i_pmod_lcd/sda_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.000     9.589    i_pmod_lcd/sda_OBUF_inst_i_2_n_0
    SLICE_X86Y106        MUXF7 (Prop_muxf7_I0_O)      0.173     9.762 r  i_pmod_lcd/sda_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.502    12.264    sda_OBUF
    T14                  OBUF (Prop_obuf_I_O)         3.465    15.729 r  sda_OBUF_inst/O
                         net (fo=0)                   0.000    15.729    sda
    T14                                                               r  sda (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pmod_lcd/rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.277ns  (logic 3.780ns (60.212%)  route 2.498ns (39.788%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.622     4.972    i_pmod_lcd/CLK
    SLICE_X88Y100        FDCE                                         r  i_pmod_lcd/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDCE (Prop_fdce_C_Q)         0.379     5.351 r  i_pmod_lcd/rst_reg/Q
                         net (fo=1, routed)           2.498     7.849    rst_OBUF
    W14                  OBUF (Prop_obuf_I_O)         3.401    11.249 r  rst_OBUF_inst/O
                         net (fo=0)                   0.000    11.249    rst
    W14                                                               r  rst (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pmod_lcd/sck_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sck
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.193ns  (logic 3.780ns (61.037%)  route 2.413ns (38.963%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.622     4.972    i_pmod_lcd/CLK
    SLICE_X86Y100        FDCE                                         r  i_pmod_lcd/sck_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100        FDCE (Prop_fdce_C_Q)         0.433     5.405 r  i_pmod_lcd/sck_reg/Q
                         net (fo=1, routed)           2.413     7.818    sck_OBUF
    V12                  OBUF (Prop_obuf_I_O)         3.347    11.165 r  sck_OBUF_inst/O
                         net (fo=0)                   0.000    11.165    sck
    V12                                                               r  sck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pmod_lcd/dc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.942ns  (logic 3.729ns (62.764%)  route 2.212ns (37.236%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.452     4.802    i_pmod_lcd/CLK
    SLICE_X88Y99         FDCE                                         r  i_pmod_lcd/dc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDCE (Prop_fdce_C_Q)         0.379     5.181 r  i_pmod_lcd/dc_reg/Q
                         net (fo=1, routed)           2.212     7.394    dc_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.350    10.744 r  dc_OBUF_inst/O
                         net (fo=0)                   0.000    10.744    dc
    T11                                                               r  dc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pmod_lcd/cs_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.714ns  (logic 3.723ns (65.150%)  route 1.991ns (34.850%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.452     4.802    i_pmod_lcd/CLK
    SLICE_X88Y97         FDPE                                         r  i_pmod_lcd/cs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y97         FDPE (Prop_fdpe_C_Q)         0.379     5.181 r  i_pmod_lcd/cs_reg/Q
                         net (fo=1, routed)           1.991     7.173    cs_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.344    10.516 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000    10.516    cs
    T10                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.429ns  (logic 1.505ns (61.948%)  route 0.924ns (38.052%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.602     0.831    clk_IBUF
    SLICE_X113Y87        LUT2 (Prop_lut2_I0_O)        0.045     0.876 r  led_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.323     1.199    led_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.231     2.429 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     2.429    led
    R14                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pmod_lcd/cs_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.167ns  (logic 1.439ns (66.431%)  route 0.727ns (33.569%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.584     1.513    i_pmod_lcd/CLK
    SLICE_X88Y97         FDPE                                         r  i_pmod_lcd/cs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y97         FDPE (Prop_fdpe_C_Q)         0.141     1.654 r  i_pmod_lcd/cs_reg/Q
                         net (fo=1, routed)           0.727     2.381    cs_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.298     3.680 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000     3.680    cs
    T10                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pmod_lcd/dc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.271ns  (logic 1.446ns (63.656%)  route 0.825ns (36.344%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.584     1.513    i_pmod_lcd/CLK
    SLICE_X88Y99         FDCE                                         r  i_pmod_lcd/dc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  i_pmod_lcd/dc_reg/Q
                         net (fo=1, routed)           0.825     2.479    dc_OBUF
    T11                  OBUF (Prop_obuf_I_O)         1.305     3.784 r  dc_OBUF_inst/O
                         net (fo=0)                   0.000     3.784    dc
    T11                                                               r  dc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pmod_lcd/sck_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sck
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.387ns  (logic 1.465ns (61.384%)  route 0.922ns (38.616%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.666     1.595    i_pmod_lcd/CLK
    SLICE_X86Y100        FDCE                                         r  i_pmod_lcd/sck_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100        FDCE (Prop_fdce_C_Q)         0.164     1.759 r  i_pmod_lcd/sck_reg/Q
                         net (fo=1, routed)           0.922     2.681    sck_OBUF
    V12                  OBUF (Prop_obuf_I_O)         1.301     3.983 r  sck_OBUF_inst/O
                         net (fo=0)                   0.000     3.983    sck
    V12                                                               r  sck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pmod_lcd/rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.476ns  (logic 1.496ns (60.401%)  route 0.981ns (39.599%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.666     1.595    i_pmod_lcd/CLK
    SLICE_X88Y100        FDCE                                         r  i_pmod_lcd/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDCE (Prop_fdce_C_Q)         0.141     1.736 r  i_pmod_lcd/rst_reg/Q
                         net (fo=1, routed)           0.981     2.717    rst_OBUF
    W14                  OBUF (Prop_obuf_I_O)         1.355     4.072 r  rst_OBUF_inst/O
                         net (fo=0)                   0.000     4.072    rst
    W14                                                               r  rst (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pmod_lcd/cnt_bit_reg[2][6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.728ns  (logic 1.657ns (60.740%)  route 1.071ns (39.260%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.665     1.594    i_pmod_lcd/CLK
    SLICE_X86Y106        FDCE                                         r  i_pmod_lcd/cnt_bit_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDCE (Prop_fdce_C_Q)         0.148     1.742 r  i_pmod_lcd/cnt_bit_reg[2][6]/Q
                         net (fo=1, routed)           0.088     1.831    i_pmod_lcd/cnt_bit_reg_n_0_[2][6]
    SLICE_X86Y106        LUT6 (Prop_lut6_I2_O)        0.098     1.929 r  i_pmod_lcd/sda_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.000     1.929    i_pmod_lcd/sda_OBUF_inst_i_3_n_0
    SLICE_X86Y106        MUXF7 (Prop_muxf7_I1_O)      0.064     1.993 r  i_pmod_lcd/sda_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.983     2.975    sda_OBUF
    T14                  OBUF (Prop_obuf_I_O)         1.347     4.322 r  sda_OBUF_inst/O
                         net (fo=0)                   0.000     4.322    sda
    T14                                                               r  sda (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          1541 Endpoints
Min Delay          1541 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i_pmod_lcd/rgb_hor_reg[16][21]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.907ns  (logic 1.539ns (15.530%)  route 8.369ns (84.470%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P14                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.160     3.593    i_pmod_lcd/reset_n_IBUF
    SLICE_X89Y95         LUT2 (Prop_lut2_I1_O)        0.105     3.698 f  i_pmod_lcd/rgb_hor[25][23]_i_2/O
                         net (fo=1445, routed)        6.209     9.907    i_pmod_lcd/rgb_hor[25][23]_i_2_n_0
    SLICE_X97Y113        FDCE                                         f  i_pmod_lcd/rgb_hor_reg[16][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701     3.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.497     4.602    i_pmod_lcd/CLK
    SLICE_X97Y113        FDCE                                         r  i_pmod_lcd/rgb_hor_reg[16][21]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i_pmod_lcd/rgb_hor_reg[27][21]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.907ns  (logic 1.539ns (15.530%)  route 8.369ns (84.470%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P14                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.160     3.593    i_pmod_lcd/reset_n_IBUF
    SLICE_X89Y95         LUT2 (Prop_lut2_I1_O)        0.105     3.698 f  i_pmod_lcd/rgb_hor[25][23]_i_2/O
                         net (fo=1445, routed)        6.209     9.907    i_pmod_lcd/rgb_hor[25][23]_i_2_n_0
    SLICE_X96Y113        FDCE                                         f  i_pmod_lcd/rgb_hor_reg[27][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701     3.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.497     4.602    i_pmod_lcd/CLK
    SLICE_X96Y113        FDCE                                         r  i_pmod_lcd/rgb_hor_reg[27][21]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i_pmod_lcd/rgb_hor_reg[30][20]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.907ns  (logic 1.539ns (15.530%)  route 8.369ns (84.470%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P14                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.160     3.593    i_pmod_lcd/reset_n_IBUF
    SLICE_X89Y95         LUT2 (Prop_lut2_I1_O)        0.105     3.698 f  i_pmod_lcd/rgb_hor[25][23]_i_2/O
                         net (fo=1445, routed)        6.209     9.907    i_pmod_lcd/rgb_hor[25][23]_i_2_n_0
    SLICE_X96Y113        FDCE                                         f  i_pmod_lcd/rgb_hor_reg[30][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701     3.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.497     4.602    i_pmod_lcd/CLK
    SLICE_X96Y113        FDCE                                         r  i_pmod_lcd/rgb_hor_reg[30][20]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i_pmod_lcd/rgb_hor_reg[32][21]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.792ns  (logic 1.539ns (15.712%)  route 8.254ns (84.288%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P14                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.160     3.593    i_pmod_lcd/reset_n_IBUF
    SLICE_X89Y95         LUT2 (Prop_lut2_I1_O)        0.105     3.698 f  i_pmod_lcd/rgb_hor[25][23]_i_2/O
                         net (fo=1445, routed)        6.094     9.792    i_pmod_lcd/rgb_hor[25][23]_i_2_n_0
    SLICE_X96Y112        FDCE                                         f  i_pmod_lcd/rgb_hor_reg[32][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701     3.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.498     4.603    i_pmod_lcd/CLK
    SLICE_X96Y112        FDCE                                         r  i_pmod_lcd/rgb_hor_reg[32][21]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i_pmod_lcd/rgb_hor_reg[38][21]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.792ns  (logic 1.539ns (15.712%)  route 8.254ns (84.288%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P14                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.160     3.593    i_pmod_lcd/reset_n_IBUF
    SLICE_X89Y95         LUT2 (Prop_lut2_I1_O)        0.105     3.698 f  i_pmod_lcd/rgb_hor[25][23]_i_2/O
                         net (fo=1445, routed)        6.094     9.792    i_pmod_lcd/rgb_hor[25][23]_i_2_n_0
    SLICE_X97Y112        FDCE                                         f  i_pmod_lcd/rgb_hor_reg[38][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701     3.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.498     4.603    i_pmod_lcd/CLK
    SLICE_X97Y112        FDCE                                         r  i_pmod_lcd/rgb_hor_reg[38][21]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i_pmod_lcd/rgb_hor_reg[39][21]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.792ns  (logic 1.539ns (15.712%)  route 8.254ns (84.288%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P14                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.160     3.593    i_pmod_lcd/reset_n_IBUF
    SLICE_X89Y95         LUT2 (Prop_lut2_I1_O)        0.105     3.698 f  i_pmod_lcd/rgb_hor[25][23]_i_2/O
                         net (fo=1445, routed)        6.094     9.792    i_pmod_lcd/rgb_hor[25][23]_i_2_n_0
    SLICE_X97Y112        FDCE                                         f  i_pmod_lcd/rgb_hor_reg[39][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701     3.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.498     4.603    i_pmod_lcd/CLK
    SLICE_X97Y112        FDCE                                         r  i_pmod_lcd/rgb_hor_reg[39][21]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i_pmod_lcd/rgb_hor_reg[70][2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.739ns  (logic 1.539ns (15.797%)  route 8.201ns (84.203%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.542ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P14                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.160     3.593    i_pmod_lcd/reset_n_IBUF
    SLICE_X89Y95         LUT2 (Prop_lut2_I1_O)        0.105     3.698 f  i_pmod_lcd/rgb_hor[25][23]_i_2/O
                         net (fo=1445, routed)        6.041     9.739    i_pmod_lcd/rgb_hor[25][23]_i_2_n_0
    SLICE_X82Y128        FDCE                                         f  i_pmod_lcd/rgb_hor_reg[70][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701     3.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.437     4.542    i_pmod_lcd/CLK
    SLICE_X82Y128        FDCE                                         r  i_pmod_lcd/rgb_hor_reg[70][2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i_pmod_lcd/rgb_hor_reg[71][2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.739ns  (logic 1.539ns (15.797%)  route 8.201ns (84.203%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.542ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P14                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.160     3.593    i_pmod_lcd/reset_n_IBUF
    SLICE_X89Y95         LUT2 (Prop_lut2_I1_O)        0.105     3.698 f  i_pmod_lcd/rgb_hor[25][23]_i_2/O
                         net (fo=1445, routed)        6.041     9.739    i_pmod_lcd/rgb_hor[25][23]_i_2_n_0
    SLICE_X83Y128        FDCE                                         f  i_pmod_lcd/rgb_hor_reg[71][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701     3.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.437     4.542    i_pmod_lcd/CLK
    SLICE_X83Y128        FDCE                                         r  i_pmod_lcd/rgb_hor_reg[71][2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i_pmod_lcd/rgb_hor_reg[26][2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.721ns  (logic 1.539ns (15.827%)  route 8.182ns (84.173%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P14                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.160     3.593    i_pmod_lcd/reset_n_IBUF
    SLICE_X89Y95         LUT2 (Prop_lut2_I1_O)        0.105     3.698 f  i_pmod_lcd/rgb_hor[25][23]_i_2/O
                         net (fo=1445, routed)        6.022     9.721    i_pmod_lcd/rgb_hor[25][23]_i_2_n_0
    SLICE_X81Y127        FDCE                                         f  i_pmod_lcd/rgb_hor_reg[26][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701     3.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.436     4.541    i_pmod_lcd/CLK
    SLICE_X81Y127        FDCE                                         r  i_pmod_lcd/rgb_hor_reg[26][2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i_pmod_lcd/rgb_ver_reg[21]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.669ns  (logic 1.539ns (15.913%)  route 8.130ns (84.087%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P14                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.160     3.593    i_pmod_lcd/reset_n_IBUF
    SLICE_X89Y95         LUT2 (Prop_lut2_I1_O)        0.105     3.698 f  i_pmod_lcd/rgb_hor[25][23]_i_2/O
                         net (fo=1445, routed)        5.970     9.669    i_pmod_lcd/rgb_hor[25][23]_i_2_n_0
    SLICE_X97Y111        FDCE                                         f  i_pmod_lcd/rgb_ver_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.701     3.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        1.498     4.603    i_pmod_lcd/CLK
    SLICE_X97Y111        FDCE                                         r  i_pmod_lcd/rgb_ver_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i_pmod_lcd/rgb_hor_reg[79][19]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.639ns  (logic 0.315ns (19.226%)  route 1.324ns (80.774%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P14                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.102     1.372    i_pmod_lcd/reset_n_IBUF
    SLICE_X89Y95         LUT2 (Prop_lut2_I1_O)        0.045     1.417 f  i_pmod_lcd/rgb_hor[25][23]_i_2/O
                         net (fo=1445, routed)        0.222     1.639    i_pmod_lcd/rgb_hor[25][23]_i_2_n_0
    SLICE_X86Y95         FDCE                                         f  i_pmod_lcd/rgb_hor_reg[79][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.853     2.030    i_pmod_lcd/CLK
    SLICE_X86Y95         FDCE                                         r  i_pmod_lcd/rgb_hor_reg[79][19]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i_pmod_lcd/rgb_hor_reg[64][19]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.652ns  (logic 0.315ns (19.078%)  route 1.337ns (80.922%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P14                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.102     1.372    i_pmod_lcd/reset_n_IBUF
    SLICE_X89Y95         LUT2 (Prop_lut2_I1_O)        0.045     1.417 f  i_pmod_lcd/rgb_hor[25][23]_i_2/O
                         net (fo=1445, routed)        0.235     1.652    i_pmod_lcd/rgb_hor[25][23]_i_2_n_0
    SLICE_X88Y95         FDCE                                         f  i_pmod_lcd/rgb_hor_reg[64][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.853     2.030    i_pmod_lcd/CLK
    SLICE_X88Y95         FDCE                                         r  i_pmod_lcd/rgb_hor_reg[64][19]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i_pmod_lcd/rgb_hor_reg[75][19]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.657ns  (logic 0.315ns (19.023%)  route 1.342ns (80.977%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P14                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.102     1.372    i_pmod_lcd/reset_n_IBUF
    SLICE_X89Y95         LUT2 (Prop_lut2_I1_O)        0.045     1.417 f  i_pmod_lcd/rgb_hor[25][23]_i_2/O
                         net (fo=1445, routed)        0.240     1.657    i_pmod_lcd/rgb_hor[25][23]_i_2_n_0
    SLICE_X89Y93         FDCE                                         f  i_pmod_lcd/rgb_hor_reg[75][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.853     2.030    i_pmod_lcd/CLK
    SLICE_X89Y93         FDCE                                         r  i_pmod_lcd/rgb_hor_reg[75][19]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i_pmod_lcd/cs_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.665ns  (logic 0.312ns (18.746%)  route 1.353ns (81.254%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P14                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.102     1.372    i_pmod_lcd/reset_n_IBUF
    SLICE_X89Y95         LUT1 (Prop_lut1_I0_O)        0.042     1.414 f  i_pmod_lcd/FSM_sequential_fsm_phy[1]_i_2/O
                         net (fo=96, routed)          0.251     1.665    i_pmod_lcd/FSM_sequential_fsm_phy[1]_i_2_n_0
    SLICE_X88Y97         FDPE                                         f  i_pmod_lcd/cs_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.854     2.031    i_pmod_lcd/CLK
    SLICE_X88Y97         FDPE                                         r  i_pmod_lcd/cs_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i_pmod_lcd/rgb_hor_reg[67][19]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.704ns  (logic 0.315ns (18.498%)  route 1.389ns (81.502%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P14                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.102     1.372    i_pmod_lcd/reset_n_IBUF
    SLICE_X89Y95         LUT2 (Prop_lut2_I1_O)        0.045     1.417 f  i_pmod_lcd/rgb_hor[25][23]_i_2/O
                         net (fo=1445, routed)        0.287     1.704    i_pmod_lcd/rgb_hor[25][23]_i_2_n_0
    SLICE_X89Y94         FDCE                                         f  i_pmod_lcd/rgb_hor_reg[67][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.853     2.030    i_pmod_lcd/CLK
    SLICE_X89Y94         FDCE                                         r  i_pmod_lcd/rgb_hor_reg[67][19]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i_pmod_lcd/rgb_hor_reg[66][19]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.707ns  (logic 0.315ns (18.458%)  route 1.392ns (81.542%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P14                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.102     1.372    i_pmod_lcd/reset_n_IBUF
    SLICE_X89Y95         LUT2 (Prop_lut2_I1_O)        0.045     1.417 f  i_pmod_lcd/rgb_hor[25][23]_i_2/O
                         net (fo=1445, routed)        0.290     1.707    i_pmod_lcd/rgb_hor[25][23]_i_2_n_0
    SLICE_X88Y94         FDCE                                         f  i_pmod_lcd/rgb_hor_reg[66][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.853     2.030    i_pmod_lcd/CLK
    SLICE_X88Y94         FDCE                                         r  i_pmod_lcd/rgb_hor_reg[66][19]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i_pmod_lcd/rgb_hor_reg[3][19]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.714ns  (logic 0.315ns (18.383%)  route 1.399ns (81.617%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P14                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.102     1.372    i_pmod_lcd/reset_n_IBUF
    SLICE_X89Y95         LUT2 (Prop_lut2_I1_O)        0.045     1.417 f  i_pmod_lcd/rgb_hor[25][23]_i_2/O
                         net (fo=1445, routed)        0.297     1.714    i_pmod_lcd/rgb_hor[25][23]_i_2_n_0
    SLICE_X89Y97         FDCE                                         f  i_pmod_lcd/rgb_hor_reg[3][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.854     2.031    i_pmod_lcd/CLK
    SLICE_X89Y97         FDCE                                         r  i_pmod_lcd/rgb_hor_reg[3][19]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i_pmod_lcd/rgb_hor_reg[74][19]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.715ns  (logic 0.315ns (18.380%)  route 1.400ns (81.620%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P14                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.102     1.372    i_pmod_lcd/reset_n_IBUF
    SLICE_X89Y95         LUT2 (Prop_lut2_I1_O)        0.045     1.417 f  i_pmod_lcd/rgb_hor[25][23]_i_2/O
                         net (fo=1445, routed)        0.298     1.715    i_pmod_lcd/rgb_hor[25][23]_i_2_n_0
    SLICE_X86Y93         FDCE                                         f  i_pmod_lcd/rgb_hor_reg[74][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.853     2.030    i_pmod_lcd/CLK
    SLICE_X86Y93         FDCE                                         r  i_pmod_lcd/rgb_hor_reg[74][19]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i_pmod_lcd/rgb_hor_reg[78][19]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.715ns  (logic 0.315ns (18.380%)  route 1.400ns (81.620%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P14                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.102     1.372    i_pmod_lcd/reset_n_IBUF
    SLICE_X89Y95         LUT2 (Prop_lut2_I1_O)        0.045     1.417 f  i_pmod_lcd/rgb_hor[25][23]_i_2/O
                         net (fo=1445, routed)        0.298     1.715    i_pmod_lcd/rgb_hor[25][23]_i_2_n_0
    SLICE_X87Y93         FDCE                                         f  i_pmod_lcd/rgb_hor_reg[78][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.853     2.030    i_pmod_lcd/CLK
    SLICE_X87Y93         FDCE                                         r  i_pmod_lcd/rgb_hor_reg[78][19]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i_pmod_lcd/rgb_hor_reg[10][19]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.755ns  (logic 0.315ns (17.955%)  route 1.440ns (82.045%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P14                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.102     1.372    i_pmod_lcd/reset_n_IBUF
    SLICE_X89Y95         LUT2 (Prop_lut2_I1_O)        0.045     1.417 f  i_pmod_lcd/rgb_hor[25][23]_i_2/O
                         net (fo=1445, routed)        0.338     1.755    i_pmod_lcd/rgb_hor[25][23]_i_2_n_0
    SLICE_X90Y95         FDCE                                         f  i_pmod_lcd/rgb_hor_reg[10][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=1541, routed)        0.876     2.053    i_pmod_lcd/CLK
    SLICE_X90Y95         FDCE                                         r  i_pmod_lcd/rgb_hor_reg[10][19]/C





