# Display My ID NUMBER -- N180116

To display my ID number or text on seven-segment displays using the NEXYS 4 DDR FPGA board, we utilize the FPGA's programmable logic to control which segments of each display are illuminated. This is typically done by sending signals from the FPGA to the display, specifying which segments to activate for each character to be displayed.

## OUTPUTS

### Video Output

<a href="https://www.youtube.com/watch?v=AkHZ2yJYy7w">
    <img width="250" src="https://img.youtube.com/vi/AkHZ2yJYy7w/0.jpg">
    </br>Click on Image to Watch on YouTube!
</a>

      

### Images

 image-01
 
<img src="https://github.com/VenuPabbuleti/no_use/blob/verilog/FPGA%20Implementation/12_DISPLAY%20ID%20NUMBER/IMG_20231214_124529.jpg" width="400" height="250">

image-02
 
<img src="https://github.com/VenuPabbuleti/no_use/blob/verilog/FPGA%20Implementation/12_DISPLAY%20ID%20NUMBER/IMG_20231214_124535.jpg" width="400" height="250">

image-03
 
<img src="https://github.com/VenuPabbuleti/no_use/blob/verilog/FPGA%20Implementation/12_DISPLAY%20ID%20NUMBER/IMG_20231214_124544.jpg" width="400" height="250">

image-04
 
<img src="https://github.com/VenuPabbuleti/no_use/blob/verilog/FPGA%20Implementation/12_DISPLAY%20ID%20NUMBER/IMG_20231214_124601.jpg" width="400" height="250">
