// Seed: 2330570911
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  assign module_1.id_2 = 0;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_10 = 32'd26,
    parameter id_9  = 32'd32
) (
    input wand id_0,
    output tri id_1,
    input tri id_2,
    input supply1 id_3,
    input supply0 id_4,
    input tri1 id_5,
    output tri id_6,
    input wor id_7,
    output wire id_8,
    input tri0 _id_9,
    input wor _id_10
);
  logic [id_10 : id_9] id_12;
  ;
  or primCall (id_8, id_12, id_4, id_5, id_3, id_2, id_7, id_0);
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
endmodule
