v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 42800 46700 1 0 0 input-2.sym
{
T 42800 46900 5 10 0 0 0 0 1
net=B/I7:1
T 43400 47400 5 10 0 0 0 0 1
device=none
T 43300 46800 5 10 1 1 0 7 1
value=B/I7
}
C 42800 45200 1 0 0 input-2.sym
{
T 42800 45400 5 10 0 0 0 0 1
net=B/I6:1
T 43400 45900 5 10 0 0 0 0 1
device=none
T 43300 45300 5 10 1 1 0 7 1
value=B/I6
}
C 42800 43700 1 0 0 input-2.sym
{
T 42800 43900 5 10 0 0 0 0 1
net=B/I5:1
T 43400 44400 5 10 0 0 0 0 1
device=none
T 43300 43800 5 10 1 1 0 7 1
value=B/I5
}
C 42800 42200 1 0 0 input-2.sym
{
T 42800 42400 5 10 0 0 0 0 1
net=B/I4:1
T 43400 42900 5 10 0 0 0 0 1
device=none
T 43300 42300 5 10 1 1 0 7 1
value=B/I4
}
N 44600 47200 45000 47200 4
N 44200 46800 45000 46800 4
N 45000 45700 44600 45700 4
N 44200 45300 45000 45300 4
N 45000 44200 44600 44200 4
N 44200 43800 45000 43800 4
N 45000 42700 44600 42700 4
N 44200 42300 45000 42300 4
C 46700 46900 1 0 0 output-2.sym
{
T 47600 47100 5 10 0 0 0 0 1
net=ADDB7:1
T 46900 47600 5 10 0 0 0 0 1
device=none
T 47600 47000 5 10 1 1 0 1 1
value=ADDB7
}
C 46700 45400 1 0 0 output-2.sym
{
T 47600 45600 5 10 0 0 0 0 1
net=ADDB6:1
T 46900 46100 5 10 0 0 0 0 1
device=none
T 47600 45500 5 10 1 1 0 1 1
value=ADDB6
}
C 46700 43900 1 0 0 output-2.sym
{
T 47600 44100 5 10 0 0 0 0 1
net=ADDB5:1
T 46900 44600 5 10 0 0 0 0 1
device=none
T 47600 44000 5 10 1 1 0 1 1
value=ADDB5
}
C 46700 42400 1 0 0 output-2.sym
{
T 47600 42600 5 10 0 0 0 0 1
net=ADDB4:1
T 46900 43100 5 10 0 0 0 0 1
device=none
T 47600 42500 5 10 1 1 0 1 1
value=ADDB4
}
N 46300 47000 46700 47000 4
N 46300 45500 46700 45500 4
N 46300 44000 46700 44000 4
N 46300 42500 46700 42500 4
C 48800 46700 1 0 0 input-2.sym
{
T 48800 46900 5 10 0 0 0 0 1
net=B/I3:1
T 49400 47400 5 10 0 0 0 0 1
device=none
T 49300 46800 5 10 1 1 0 7 1
value=B/I3
}
C 48800 45200 1 0 0 input-2.sym
{
T 48800 45400 5 10 0 0 0 0 1
net=B/I2:1
T 49400 45900 5 10 0 0 0 0 1
device=none
T 49300 45300 5 10 1 1 0 7 1
value=B/I2
}
C 48800 43700 1 0 0 input-2.sym
{
T 48800 43900 5 10 0 0 0 0 1
net=B/I1:1
T 49400 44400 5 10 0 0 0 0 1
device=none
T 49300 43800 5 10 1 1 0 7 1
value=B/I1
}
C 48800 42200 1 0 0 input-2.sym
{
T 48800 42400 5 10 0 0 0 0 1
net=B/I0:1
T 49400 42900 5 10 0 0 0 0 1
device=none
T 49300 42300 5 10 1 1 0 7 1
value=B/I0
}
N 50600 47200 51000 47200 4
N 50200 46800 51000 46800 4
N 51000 45700 50600 45700 4
N 50200 45300 51000 45300 4
N 51000 44200 50600 44200 4
N 50200 43800 51000 43800 4
N 51000 42700 50600 42700 4
N 50200 42300 51000 42300 4
C 52700 46900 1 0 0 output-2.sym
{
T 53600 47100 5 10 0 0 0 0 1
net=ADDB3:1
T 52900 47600 5 10 0 0 0 0 1
device=none
T 53600 47000 5 10 1 1 0 1 1
value=ADDB3
}
C 52700 45400 1 0 0 output-2.sym
{
T 53600 45600 5 10 0 0 0 0 1
net=ADDB2:1
T 52900 46100 5 10 0 0 0 0 1
device=none
T 53600 45500 5 10 1 1 0 1 1
value=ADDB2
}
C 52700 43900 1 0 0 output-2.sym
{
T 53600 44100 5 10 0 0 0 0 1
net=ADDB1:1
T 52900 44600 5 10 0 0 0 0 1
device=none
T 53600 44000 5 10 1 1 0 1 1
value=ADDB1
}
C 52700 42400 1 0 0 output-2.sym
{
T 53600 42600 5 10 0 0 0 0 1
net=ADDB0:1
T 52900 43100 5 10 0 0 0 0 1
device=none
T 53600 42500 5 10 1 1 0 1 1
value=ADDB0
}
N 52300 47000 52700 47000 4
N 52300 45500 52700 45500 4
N 52300 44000 52700 44000 4
N 52300 42500 52700 42500 4
T 50000 40700 9 10 1 0 0 0 1
ALU adder input inverters & "subtract" signal generation
T 49900 40400 9 10 1 0 0 0 1
adder-invs.sch
C 45000 46500 1 0 0 7486-1.sym
{
T 45700 47400 5 10 0 0 0 0 1
device=7486
T 45300 47400 5 10 1 1 0 0 1
refdes=U11
T 45700 48800 5 10 0 0 0 0 1
footprint=DIP14
T 45000 46500 5 10 0 0 0 0 1
slot=1
T 45000 46500 5 10 0 0 0 0 1
x-appdesc=Adder input inverters (bits 7-4)
}
C 45000 45000 1 0 0 7486-1.sym
{
T 45700 45900 5 10 0 0 0 0 1
device=7486
T 45300 45900 5 10 1 1 0 0 1
refdes=U11
T 45700 47300 5 10 0 0 0 0 1
footprint=DIP14
T 45000 45000 5 10 0 0 0 0 1
slot=2
}
C 45000 43500 1 0 0 7486-1.sym
{
T 45700 44400 5 10 0 0 0 0 1
device=7486
T 45300 44400 5 10 1 1 0 0 1
refdes=U11
T 45700 45800 5 10 0 0 0 0 1
footprint=DIP14
T 45000 43500 5 10 0 0 0 0 1
slot=3
}
C 45000 42000 1 0 0 7486-1.sym
{
T 45700 42900 5 10 0 0 0 0 1
device=7486
T 45300 42900 5 10 1 1 0 0 1
refdes=U11
T 45700 44300 5 10 0 0 0 0 1
footprint=DIP14
T 45000 42000 5 10 0 0 0 0 1
slot=4
}
C 51000 46500 1 0 0 7486-1.sym
{
T 51700 47400 5 10 0 0 0 0 1
device=7486
T 51300 47400 5 10 1 1 0 0 1
refdes=U12
T 51700 48800 5 10 0 0 0 0 1
footprint=DIP14
T 51000 46500 5 10 0 0 0 0 1
slot=1
T 51000 46500 5 10 0 0 0 0 1
x-appdesc=Adder input inverters (bits 3-0)
}
C 51000 45000 1 0 0 7486-1.sym
{
T 51700 45900 5 10 0 0 0 0 1
device=7486
T 51300 45900 5 10 1 1 0 0 1
refdes=U12
T 51700 47300 5 10 0 0 0 0 1
footprint=DIP14
T 51000 45000 5 10 0 0 0 0 1
slot=2
}
C 51000 43500 1 0 0 7486-1.sym
{
T 51700 44400 5 10 0 0 0 0 1
device=7486
T 51300 44400 5 10 1 1 0 0 1
refdes=U12
T 51700 45800 5 10 0 0 0 0 1
footprint=DIP14
T 51000 43500 5 10 0 0 0 0 1
slot=3
}
C 51000 42000 1 0 0 7486-1.sym
{
T 51700 42900 5 10 0 0 0 0 1
device=7486
T 51300 42900 5 10 1 1 0 0 1
refdes=U12
T 51700 44300 5 10 0 0 0 0 1
footprint=DIP14
T 51000 42000 5 10 0 0 0 0 1
slot=4
}
N 44600 42700 44600 48200 4
N 50600 42700 50600 48200 4
N 44600 48200 52700 48200 4
C 52700 48100 1 0 0 output-2.sym
{
T 53600 48300 5 10 0 0 0 0 1
net=SUB:1
T 52900 48800 5 10 0 0 0 0 1
device=none
T 53600 48200 5 10 1 1 0 1 1
value=SUB
}
C 44600 48800 1 0 0 7400-1.sym
{
T 45100 49700 5 10 0 0 0 0 1
device=7400
T 44900 49700 5 10 1 1 0 0 1
refdes=U13
T 45100 51050 5 10 0 0 0 0 1
footprint=DIP14
T 44600 48800 5 10 0 0 0 0 1
slot=2
}
C 42500 48600 1 0 0 7400-1.sym
{
T 43000 49500 5 10 0 0 0 0 1
device=7400
T 42800 49500 5 10 1 1 0 0 1
refdes=U13
T 43000 50850 5 10 0 0 0 0 1
footprint=DIP14
T 42500 48600 5 10 0 0 0 0 1
slot=1
T 42500 48600 5 10 0 0 0 0 1
x-appdesc=Condition logic / SUB signal generation
}
N 42500 49300 42300 49300 4
N 42300 49300 42300 48900 4
N 42300 48900 42500 48900 4
N 42300 49100 42100 49100 4
C 40700 49000 1 0 0 input-2.sym
{
T 40700 49200 5 10 0 0 0 0 1
net=INST8:1
T 41300 49700 5 10 0 0 0 0 1
device=none
T 41200 49100 5 10 1 1 0 7 1
value=INST8
}
C 42800 50100 1 0 0 input-2.sym
{
T 42800 50300 5 10 0 0 0 0 1
net=INST11:1
T 43400 50800 5 10 0 0 0 0 1
device=none
T 43300 50200 5 10 1 1 0 7 1
value=INST11
}
N 43800 49100 44600 49100 4
{
T 43800 49100 5 10 0 0 0 0 1
netname=-INST8
}
T 43900 49100 5 10 1 0 0 0 1
\_INST8\_
N 44600 49500 44400 49500 4
N 44400 49500 44400 50200 4
N 44400 50200 44200 50200 4
N 45900 49300 46100 49300 4
N 46100 48200 46100 49300 4
