[{"DBLP title": "DYNASCORE: DYNAmic Software COntroller to Increase REsource Utilization in Mixed-Critical Systems.", "DBLP authors": ["Angeliki Kritikakou", "Thibaut Marty", "Matthieu Roy"], "year": 2018, "doi": "https://doi.org/10.1145/3110222", "OA papers": [{"PaperId": "https://openalex.org/W2761068414", "PaperTitle": "DYNASCORE", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 0.6666666666666666, "University of Rennes": 0.6666666666666666, "French Institute for Research in Computer Science and Automation": 0.6666666666666666, "Universit\u00e9 de Toulouse": 1.0}, "Authors": ["Angeliki Kritikakou", "Thibaut Marty", "Matthieu Roy"]}]}, {"DBLP title": "Emerging NVM: A Survey on Architectural Integration and Research Challenges.", "DBLP authors": ["Jalil Boukhobza", "St\u00e9phane Rubini", "Renhai Chen", "Zili Shao"], "year": 2018, "doi": "https://doi.org/10.1145/3131848", "OA papers": [{"PaperId": "https://openalex.org/W2769084511", "PaperTitle": "Emerging NVM", "Year": 2017, "CitationCount": 59, "EstimatedCitation": 59, "Affiliations": {"Hong Kong Polytechnic University": 2.0, "University of Western Brittany": 1.0, "Tianjin University": 1.0}, "Authors": ["Jalil Boukhobza", "St\u00e9phane Rubini", "Renhai Chen", "Zili Shao"]}]}, {"DBLP title": "Exploiting Chip Idleness for Minimizing Garbage Collection - Induced Chip Access Conflict on SSDs.", "DBLP authors": ["Congming Gao", "Liang Shi", "Yejia Di", "Qiao Li", "Chun Jason Xue", "Kaijie Wu", "Edwin Hsing-Mean Sha"], "year": 2018, "doi": "https://doi.org/10.1145/3131850", "OA papers": [{"PaperId": "https://openalex.org/W2760885780", "PaperTitle": "Exploiting Chip Idleness for Minimizing Garbage Collection\u2014Induced Chip Access Conflict on SSDs", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Chongqing University": 6.0, "City University of Hong Kong": 1.0}, "Authors": ["Congming Gao", "Liang Shi", "Yejia Di", "Qiao Li", "Chun Jason Xue", "Kaijie Wu", "Edwin H.-M. Sha"]}]}, {"DBLP title": "Revisiting Routability-Driven Placement for Analog and Mixed-Signal Circuits.", "DBLP authors": ["Hongxia Zhou", "Chiu-Wing Sham", "Hailong Yao"], "year": 2018, "doi": "https://doi.org/10.1145/3131849", "OA papers": [{"PaperId": "https://openalex.org/W2763688168", "PaperTitle": "Revisiting Routability-Driven Placement for Analog and Mixed-Signal Circuits", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Hong Kong Polytechnic University": 1.0, "University of Auckland": 1.0, "Tsinghua University": 1.0}, "Authors": ["Hongxia Zhou", "Chiu-Wing Sham", "Hailong Yao"]}]}, {"DBLP title": "Architecture and Compiler Support for GPUs Using Energy-Efficient Affine Register Files.", "DBLP authors": ["Shao-Chung Wang", "Li-Chen Kan", "Chao-Lin Lee", "Yuan-Shin Hwang", "Jenq-Kuen Lee"], "year": 2018, "doi": "https://doi.org/10.1145/3133218", "OA papers": [{"PaperId": "https://openalex.org/W2767882261", "PaperTitle": "Architecture and Compiler Support for GPUs Using Energy-Efficient Affine Register Files", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National Tsing Hua University": 3.0, "MediaTek (Taiwan)": 1.0, "National Taiwan University of Science and Technology": 1.0}, "Authors": ["Shao-Chung Wang", "Li-Chen Kan", "Chao-Lin Lee", "Yuan-Shin Hwang", "Jenq Kuen Lee"]}]}, {"DBLP title": "Repair of FPGA-Based Real-Time Systems With Variable Slacks.", "DBLP authors": ["Leonardo Pereira Santos", "Gabriel Luca Nazar", "Luigi Carro"], "year": 2018, "doi": "https://doi.org/10.1145/3144533", "OA papers": [{"PaperId": "https://openalex.org/W2783397962", "PaperTitle": "Repair of FPGA-Based Real-Time Systems With Variable Slacks", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Federal Institute of Rio Grande do Sul": 0.5, "Federal University of Rio Grande do Sul": 2.5}, "Authors": ["Leonardo Pereira-Santos", "Gabriel L. Nazar", "Luigi Carro"]}]}, {"DBLP title": "C-Mine: Data Mining of Logic Common Cases for Improved Timing Error Resilience with Energy Efficiency.", "DBLP authors": ["Chen-Hsuan Lin", "Lu Wan", "Deming Chen"], "year": 2018, "doi": "https://doi.org/10.1145/3144534", "OA papers": [{"PaperId": "https://openalex.org/W2769752062", "PaperTitle": "C-Mine", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0, "Cadence Design Systems (United States)": 1.0}, "Authors": ["Chen-Hsuan Lin", "Lu Wan", "Deming Chen"]}]}, {"DBLP title": "Flexible and Tradeoff-Aware Constraint-Based Design Space Exploration for Streaming Applications on Heterogeneous Platforms.", "DBLP authors": ["Kathrin Rosvall", "Ingo Sander"], "year": 2018, "doi": "https://doi.org/10.1145/3133210", "OA papers": [{"PaperId": "https://openalex.org/W2768650263", "PaperTitle": "Flexible and Tradeoff-Aware Constraint-Based Design Space Exploration for Streaming Applications on Heterogeneous Platforms", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Royal Institute of Technology": 2.0}, "Authors": ["Kathrin Rosvall", "Ingo Sander"]}]}, {"DBLP title": "Multi-Objective 3D Floorplanning with Integrated Voltage Assignment.", "DBLP authors": ["Johann Knechtel", "Jens Lienig", "Ibrahim Abe M. Elfadel"], "year": 2018, "doi": "https://doi.org/10.1145/3149817", "OA papers": [{"PaperId": "https://openalex.org/W2768482204", "PaperTitle": "Multi-Objective 3D Floorplanning with Integrated Voltage Assignment", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Masdar Institute, Khalifa University of Science and Technology#TAB#": 1.0, "TU Dresden": 1.0, "Khalifa University of Science and Technology": 1.0}, "Authors": ["Johann Knechtel", "Jens Lienig", "Ibrahim M. Elfadel"]}]}, {"DBLP title": "Hardware-Enabled Pharmaceutical Supply Chain Security.", "DBLP authors": ["Kun Yang", "Hao-Ting Shen", "Domenic Forte", "Swarup Bhunia", "Mark M. Tehranipoor"], "year": 2018, "doi": "https://doi.org/10.1145/3144532", "OA papers": [{"PaperId": "https://openalex.org/W2776410873", "PaperTitle": "Hardware-Enabled Pharmaceutical Supply Chain Security", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Florida": 5.0}, "Authors": ["Kun Yang", "Haoting Shen", "Domenic Forte", "Swarup Bhunia", "Mark Tehranipoor"]}]}, {"DBLP title": "Runtime Slack Creation for Processor Performance Variability using System Scenarios.", "DBLP authors": ["Michail Noltsis", "Dimitrios Rodopoulos", "Nikolaos Zompakis", "Francky Catthoor", "Dimitrios Soudris"], "year": 2018, "doi": "https://doi.org/10.1145/3152158", "OA papers": [{"PaperId": "https://openalex.org/W2776092915", "PaperTitle": "Runtime Slack Creation for Processor Performance Variability using System Scenarios", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"KU Leuven": 1.5, "Imec": 1.5, "National Technical University of Athens": 2.0}, "Authors": ["Michail Noltsis", "Dimitrios Rodopoulos", "Nikolaos Zompakis", "Francky Catthoor", "Dimitrios Soudris"]}]}, {"DBLP title": "A Disturbance-Free Built-In Self-Test and Diagnosis Technique for DC-DC Converters.", "DBLP authors": ["Maryam Shafiee", "Navankur Beohar", "Priyanka Bakliwal", "Sidhanto Roy", "Debashis Mandal", "Bertan Bakkaloglu", "Sule Ozev"], "year": 2018, "doi": "https://doi.org/10.1145/3152157", "OA papers": [{"PaperId": "https://openalex.org/W2780934147", "PaperTitle": "A Disturbance-Free Built-In Self-Test and Diagnosis Technique for DC-DC Converters", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Arizona State University": 5.0, "Intel (United States)": 2.0}, "Authors": ["Mahmood Shafiee", "Navankur Beohar", "P. Bakliwal", "Scott Roy", "D. Mandal", "Bertan Bakkaloglu", "Sule Ozev"]}]}, {"DBLP title": "Static Mapping of Applications on Heterogeneous Multi-Core Platforms Combining Logic-Based Benders Decomposition with Integer Linear Programming.", "DBLP authors": ["Andreas Emeretlis", "George Theodoridis", "Panayiotis Alefragis", "Nikos S. Voros"], "year": 2018, "doi": "https://doi.org/10.1145/3133219", "OA papers": [{"PaperId": "https://openalex.org/W2778850657", "PaperTitle": "Static Mapping of Applications on Heterogeneous Multi-Core Platforms Combining Logic-Based Benders Decomposition with Integer Linear Programming", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Patras": 2.0, "Technological Educational Institute of Western Greece": 2.0}, "Authors": ["A. Emeretlis", "George Theodoridis", "Panayiotis Alefragis", "Nikolaos S. Voros"]}]}, {"DBLP title": "Selection of Critical Paths for Reliable Frequency Scaling under BTI-Aging Considering Workload Uncertainty and Process Variations Effects.", "DBLP authors": ["Andres F. Gomez", "V\u00edctor H. Champac"], "year": 2018, "doi": "https://doi.org/10.1145/3177864", "OA papers": [{"PaperId": "https://openalex.org/W2794328362", "PaperTitle": "Selection of Critical Paths for Reliable Frequency Scaling under BTI-Aging Considering Workload Uncertainty and Process Variations Effects", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Institute of Astrophysics, Optics and Electronics": 2.0}, "Authors": ["Andres Gomez", "Victor Champac"]}]}, {"DBLP title": "Providing SLO Compliance on NVMe SSDs Through Parallelism Reservation.", "DBLP authors": ["Sheng-Min Huang", "Li-Pin Chang"], "year": 2018, "doi": "https://doi.org/10.1145/3174867", "OA papers": [{"PaperId": "https://openalex.org/W2786131708", "PaperTitle": "Providing SLO Compliance on NVMe SSDs Through Parallelism Reservation", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0}, "Authors": ["Sheng-Min Huang", "Li-Pin Chang"]}]}, {"DBLP title": "ReSC: An RFID-Enabled Solution for Defending IoT Supply Chain.", "DBLP authors": ["Kun Yang", "Domenic Forte", "Mark M. Tehranipoor"], "year": 2018, "doi": "https://doi.org/10.1145/3174850", "OA papers": [{"PaperId": "https://openalex.org/W2786477842", "PaperTitle": "ReSC", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Florida": 3.0}, "Authors": ["Kun Yang", "Domenic Forte", "Mark Tehranipoor"]}]}, {"DBLP title": "Learning-Based, Fine-Grain Power Modeling of System-Level Hardware IPs.", "DBLP authors": ["Dongwook Lee", "Andreas Gerstlauer"], "year": 2018, "doi": "https://doi.org/10.1145/3177865", "OA papers": [{"PaperId": "https://openalex.org/W2793449948", "PaperTitle": "Learning-Based, Fine-Grain Power Modeling of System-Level Hardware IPs", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["Dongwook Lee", "Andreas Gerstlauer"]}]}, {"DBLP title": "Domino Cache: An Energy-Efficient Data Cache for Modern Applications.", "DBLP authors": ["Mahmood Naderan-Tahan", "Hamid Sarbazi-Azad"], "year": 2018, "doi": "https://doi.org/10.1145/3174848", "OA papers": [{"PaperId": "https://openalex.org/W2786820085", "PaperTitle": "Domino Cache", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Sharif University of Technology": 1.5, "Institute for Research in Fundamental Sciences": 0.5}, "Authors": ["Mahmood Naderan-Tahan", "Hamid Sarbazi-Azad"]}]}, {"DBLP title": "An Efficient False Path-Aware Heuristic Critical Path Selection Method with High Coverage of the Process Variation Space.", "DBLP authors": ["Sheis Abolma'ali", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram"], "year": 2018, "doi": "https://doi.org/10.1145/3177866", "OA papers": [{"PaperId": "https://openalex.org/W2793417036", "PaperTitle": "An Efficient False Path-Aware Heuristic Critical Path Selection Method with High Coverage of the Process Variation Space", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Tehran": 3.0, "University of Southern California": 1.0}, "Authors": ["Sheis Abolmaali", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram"]}]}, {"DBLP title": "Express Read in MLC Phase Change Memories.", "DBLP authors": ["Majid Jalili", "Hamid Sarbazi-Azad"], "year": 2018, "doi": "https://doi.org/10.1145/3177876", "OA papers": [{"PaperId": "https://openalex.org/W2790712845", "PaperTitle": "Express Read in MLC Phase Change Memories", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Sharif University of Technology": 1.5, "Institute for Research in Fundamental Sciences": 0.5}, "Authors": ["Majid Jalili", "Hamid Sarbazi-Azad"]}]}, {"DBLP title": "Direction-Constrained Rectangle Escape Routing.", "DBLP authors": ["Jin-Tai Yan"], "year": 2018, "doi": "https://doi.org/10.1145/3178047", "OA papers": [{"PaperId": "https://openalex.org/W2794175138", "PaperTitle": "Direction-Constrained Rectangle Escape Routing", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Chung Hua University": 1.0}, "Authors": ["Jin-Tai Yan"]}]}, {"DBLP title": "Multicast Testing of Interposer-Based 2.5D ICs: Test-Architecture Design and Test Scheduling.", "DBLP authors": ["Shengcheng Wang", "Ran Wang", "Krishnendu Chakrabarty", "Mehdi Baradaran Tahoori"], "year": 2018, "doi": "https://doi.org/10.1145/3177879", "OA papers": [{"PaperId": "https://openalex.org/W2793115540", "PaperTitle": "Multicast Testing of Interposer-Based 2.5D ICs", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Karlsruhe Institute of Technology": 2.0, "Duke University": 2.0}, "Authors": ["Shengcheng Wang", "Ran Wang", "Krishnendu Chakrabarty", "Mehdi B. Tahoori"]}]}, {"DBLP title": "An Efficient Non-Gaussian Sampling Method for High Sigma SRAM Yield Analysis.", "DBLP authors": ["Jinyuan Zhai", "Changhao Yan", "Sheng-Guo Wang", "Dian Zhou", "Hai Zhou", "Xuan Zeng"], "year": 2018, "doi": "https://doi.org/10.1145/3174866", "OA papers": [{"PaperId": "https://openalex.org/W2792683422", "PaperTitle": "An Efficient Non-Gaussian Sampling Method for High Sigma SRAM Yield Analysis", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Fudan University": 3.0, "University of North Carolina at Charlotte": 1.0, "The University of Texas at Dallas": 1.0, "Fudan University and Northwestern University, Evanston, IL": 1.0}, "Authors": ["Jinyuan Zhai", "Changhao Yan", "Sheng-Guo Wang", "Dian Zhou", "Hai Zhou", "Xuan Zeng"]}]}, {"DBLP title": "Flexible Droplet Routing in Active Matrix-Based Digital Microfluidic Biochips.", "DBLP authors": ["Guan-Ruei Lu", "Chun-Hao Kuo", "Kuen-Cheng Chiang", "Ansuman Banerjee", "Bhargab B. Bhattacharya", "Tsung-Yi Ho", "Hung-Ming Chen"], "year": 2018, "doi": "https://doi.org/10.1145/3184388", "OA papers": [{"PaperId": "https://openalex.org/W2793343517", "PaperTitle": "Flexible Droplet Routing in Active Matrix\u2013Based Digital Microfluidic Biochips", "Year": 2018, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"National Yang Ming Chiao Tung University": 4.0, "Indian Statistical Institute": 2.0, "National Tsing Hua University": 1.0}, "Authors": ["Guan-Ruei Lu", "Chun-Hao Kuo", "Kuen-Cheng Chiang", "Ansuman Banerjee", "Bhargab B. Bhattacharya", "Tsung-Yi Ho", "Hung-Ming Chen"]}]}, {"DBLP title": "Avoiding Data Inconsistency in Energy Harvesting Powered Embedded Systems.", "DBLP authors": ["Mimi Xie", "Chen Pan", "Mengying Zhao", "Yongpan Liu", "Chun Jason Xue", "Jingtong Hu"], "year": 2018, "doi": "https://doi.org/10.1145/3182170", "OA papers": [{"PaperId": "https://openalex.org/W2792363899", "PaperTitle": "Avoiding Data Inconsistency in Energy Harvesting Powered Embedded Systems", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Pittsburgh": 3.0, "ShanDong University, Qingdao, China": 1.0, "Tsinghua University": 1.0, "City University of Hong Kong": 1.0}, "Authors": ["Mimi Xie", "Chen Pan", "Mengying Zhao", "Yongpan Liu", "Chun Jason Xue", "Jingtong Hu"]}]}, {"DBLP title": "On the Reliability and Tightness of GP and Exponential Models for Probabilistic WCET Estimation.", "DBLP authors": ["Luis Fernando Arcaro", "Karila Palma Silva", "R\u00f4mulo Silva de Oliveira"], "year": 2018, "doi": "https://doi.org/10.1145/3185154", "OA papers": [{"PaperId": "https://openalex.org/W2793331441", "PaperTitle": "On the Reliability and Tightness of GP and Exponential Models for Probabilistic WCET Estimation", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Universidade Federal de Santa Catarina": 3.0}, "Authors": ["Luis Fernando Arcaro", "Karila Palma Silva", "R\u00f4mulo Silva de Oliveira"]}]}, {"DBLP title": "Graph-Grammar-Based IP-Integration (GRIP) - An EDA Tool for Software-Defined SoCs.", "DBLP authors": ["Munish Jassi", "Yong Hu", "Daniel Mueller-Gritschneder", "Ulf Schlichtmann"], "year": 2018, "doi": "https://doi.org/10.1145/3139381", "OA papers": [{"PaperId": "https://openalex.org/W2798176432", "PaperTitle": "Graph-Grammar-Based IP-Integration (GRIP)\u2014An EDA Tool for Software-Defined SoCs", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Technical University of Munich": 4.0}, "Authors": ["Munish Jassi", "Yong Hu", "Daniel Mueller-Gritschneder", "Ulf Schlichtmann"]}]}, {"DBLP title": "UTPlaceF 2.0: A High-Performance Clock-Aware FPGA Placement Engine.", "DBLP authors": ["Wuxi Li", "Yibo Lin", "Meng Li", "Shounak Dhar", "David Z. Pan"], "year": 2018, "doi": "https://doi.org/10.1145/3174849", "OA papers": [{"PaperId": "https://openalex.org/W2801898382", "PaperTitle": "UTPlaceF 2.0", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"The University of Texas at Austin": 5.0}, "Authors": ["Wuxi Li", "Yibo Lin", "Lianqing Liu", "Shounak Dhar", "David Z. Pan"]}]}, {"DBLP title": "Eh?Legalizer: A High Performance Standard-Cell Legalizer Observing Technology Constraints.", "DBLP authors": ["Nima Karimpour Darav", "Ismail S. Bustany", "Andrew A. Kennings", "David T. Westwick", "Laleh Behjat"], "year": 2018, "doi": "https://doi.org/10.1145/3158215", "OA papers": [{"PaperId": "https://openalex.org/W2800418272", "PaperTitle": "Eh?Legalizer", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Calgary": 3.0, "Xilinx (United States)": 1.0, "University of Waterloo": 1.0}, "Authors": ["Nima Karimpour Darav", "Ismail Bustany", "Andrew Kennings", "David T. Westwick", "Laleh Behjat"]}]}, {"DBLP title": "Variation-Aware Global Placement for Improving Timing-Yield of Carbon-Nanotube Field Effect Transistor Circuit.", "DBLP authors": ["Chen Wang", "Yanan Sun", "Shiyan Hu", "Li Jiang", "Weikang Qian"], "year": 2018, "doi": "https://doi.org/10.1145/3175500", "OA papers": [{"PaperId": "https://openalex.org/W2808637031", "PaperTitle": "Variation-Aware Global Placement for Improving Timing-Yield of Carbon-Nanotube Field Effect Transistor Circuit", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Shanghai Jiao Tong University": 4.0, "Michigan Technological University": 1.0}, "Authors": ["Cheng Wang", "Yanan Sun", "Shiyan Hu", "Li Jun Jiang", "Weikang Qian"]}]}, {"DBLP title": "A Maze Routing-Based Methodology With Bounded Exploration and Path-Assessed Retracing for Constrained Multilayer Obstacle-Avoiding Rectilinear Steiner Tree Construction.", "DBLP authors": ["Kuen-Wey Lin", "Yeh-Sheng Lin", "Yih-Lang Li", "Rung-Bin Lin"], "year": 2018, "doi": "https://doi.org/10.1145/3177878", "OA papers": [{"PaperId": "https://openalex.org/W2802244581", "PaperTitle": "A Maze Routing-Based Methodology With Bounded Exploration and Path-Assessed Retracing for Constrained Multilayer Obstacle-Avoiding Rectilinear Steiner Tree Construction", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0, "Yuan Ze University": 1.0}, "Authors": ["Kuen-Wey Lin", "Yeh-Sheng Lin", "Yih-Lang Li", "Rung-Bin Lin"]}]}, {"DBLP title": "Ordered Escape Routing with Consideration of Differential Pair and Blockage.", "DBLP authors": ["Fengxian Jiao", "Sheqin Dong"], "year": 2018, "doi": "https://doi.org/10.1145/3185783", "OA papers": [{"PaperId": "https://openalex.org/W2997962048", "PaperTitle": "Ordered Escape Routing with Consideration of Differential Pair and Blockage", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tsinghua University": 2.0}, "Authors": ["Fengxian Jiao", "Sheqin Dong"]}]}, {"DBLP title": "Routable and Matched Layout Styles for Analog Module Generation.", "DBLP authors": ["Bo Liu", "Gong Chen", "Bo Yang", "Shigetoshi Nakatake"], "year": 2018, "doi": "https://doi.org/10.1145/3182169", "OA papers": [{"PaperId": "https://openalex.org/W2811209689", "PaperTitle": "Routable and Matched Layout Styles for Analog Module Generation", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Henan University of Science and Technology": 1.0, "Chengdu University of Information Technology": 1.0, "Synopsys (United States)": 1.0, "The University of Kitakyushu": 1.0}, "Authors": ["Bo Liu", "Gong Chen", "Bo Yang", "Shigetoshi Nakatake"]}]}, {"DBLP title": "iTimerM: A Compact and Accurate Timing Macro Model for Efficient Hierarchical Timing Analysis.", "DBLP authors": ["Pei-Yu Lee", "Iris Hui-Ru Jiang"], "year": 2018, "doi": "https://doi.org/10.1145/3149818", "OA papers": [{"PaperId": "https://openalex.org/W2808273492", "PaperTitle": "iTimerM", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Yang Ming Chiao Tung University": 1.0, "National Taiwan University": 1.0}, "Authors": ["Pei-Yu Lee", "Iris Hui-Ru Jiang"]}]}, {"DBLP title": "Optimal Allocation of LDOs and Decoupling Capacitors within a Distributed On-Chip Power Grid.", "DBLP authors": ["Sayed Abdullah Sadat", "Mustafa S. Canbolat", "Sel\u00e7uk K\u00f6se"], "year": 2018, "doi": "https://doi.org/10.1145/3177877", "OA papers": [{"PaperId": "https://openalex.org/W2799981517", "PaperTitle": "Optimal Allocation of LDOs and Decoupling Capacitors within a Distributed On-Chip Power Grid", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Utah": 1.0, "SUNY Brockport": 1.0, "University of South Florida": 1.0}, "Authors": ["Sayed Abdullah Sadat", "Mustafa Canbolat", "Selcuk Kose"]}]}, {"DBLP title": "Reverse Engineering Digital ICs through Geometric Embedding of Circuit Graphs.", "DBLP authors": ["Bur\u00e7in \u00c7akir", "Sharad Malik"], "year": 2018, "doi": "https://doi.org/10.1145/3193121", "OA papers": [{"PaperId": "https://openalex.org/W2884646805", "PaperTitle": "Reverse Engineering Digital ICs through Geometric Embedding of Circuit Graphs", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Princeton University": 2.0}, "Authors": ["Burcin Cakir", "Sharad Malik"]}]}, {"DBLP title": "An Integration Flow for Mixed-Critical Embedded Systems on a Flexible Time-Triggered Platform.", "DBLP authors": ["Philipp Ittershagen", "Kim Gr\u00fcttner", "Wolfgang Nebel"], "year": 2018, "doi": "https://doi.org/10.1145/3190837", "OA papers": [{"PaperId": "https://openalex.org/W2802658972", "PaperTitle": "An Integration Flow for Mixed-Critical Embedded Systems on a Flexible Time-Triggered Platform", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Oldenburger Institut f\u00fcr Informatik": 2.0, "Carl von Ossietzky University of Oldenburg": 1.0}, "Authors": ["Philipp Ittershagen", "Kim Gr\u00fcttner", "Wolfgang Nebel"]}]}, {"DBLP title": "Enhancements to SAT Attack: Speedup and Breaking Cyclic Logic Encryption.", "DBLP authors": ["Yung-Chih Chen"], "year": 2018, "doi": "https://doi.org/10.1145/3190853", "OA papers": [{"PaperId": "https://openalex.org/W2802290189", "PaperTitle": "Enhancements to SAT Attack", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Yuan Ze University": 1.0}, "Authors": ["Yung-Chih Chen"]}]}, {"DBLP title": "Partially Invariant Patterns for LFSR-Based Generation of Close-to-Functional Broadside Tests.", "DBLP authors": ["Irith Pomeranz"], "year": 2018, "doi": "https://doi.org/10.1145/3201405", "OA papers": [{"PaperId": "https://openalex.org/W2806212214", "PaperTitle": "Partially Invariant Patterns for <i>LFSR</i> -Based Generation of Close-to-Functional Broadside Tests", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Thermal-Sensor-Based Occupancy Detection for Smart Buildings Using Machine-Learning Methods.", "DBLP authors": ["Hengyang Zhao", "Qi Hua", "Hai-Bao Chen", "Yaoyao Ye", "Hai Wang", "Sheldon X.-D. Tan", "Esteban Tlelo-Cuautle"], "year": 2018, "doi": "https://doi.org/10.1145/3200904", "OA papers": [{"PaperId": "https://openalex.org/W2810361442", "PaperTitle": "Thermal-Sensor-Based Occupancy Detection for Smart Buildings Using Machine-Learning Methods", "Year": 2018, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of California, Riverside": 2.0, "Shanghai Jiao Tong University": 3.0, "University of Electronic Science and Technology of China": 1.0, "National Institute of Astrophysics, Optics and Electronics": 1.0}, "Authors": ["Hengyang Zhao", "Qi Hua", "Hai-Bao Chen", "Yaoyao Ye", "Hai Wang", "Sheldon X.-D. Tan", "Esteban Tlelo-Cuautle"]}]}, {"DBLP title": "Demand-Driven Single- and Multitarget Mixture Preparation Using Digital Microfluidic Biochips.", "DBLP authors": ["Shalu", "Srijan Kumar", "Ananya Singla", "Sudip Roy", "Krishnendu Chakrabarty", "Partha Pratim Chakrabarti", "Bhargab B. Bhattacharya"], "year": 2018, "doi": "https://doi.org/10.1145/3200903", "OA papers": [{"PaperId": "https://openalex.org/W2811364359", "PaperTitle": "Demand-Driven Single- and Multitarget Mixture Preparation Using Digital Microfluidic Biochips", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Indian Institute of Technology Roorkee": 3.0, "Stanford University": 1.0, "Duke University": 1.0, "Indian Institute of Technology Kharagpur": 1.0, "Indian Statistical Institute": 1.0}, "Authors": ["Shalu", "Srijan Kumar", "Ananya Singla", "Sudip Roy", "Krishnendu Chakrabarty", "Partha Chakrabarti", "Bhargab B. Bhattacharya"]}]}, {"DBLP title": "Distributed Machine Learning on Smart-Gateway Network toward Real-Time Smart-Grid Energy Management with Behavior Cognition.", "DBLP authors": ["Hantao Huang", "Hang Xu", "Yuehua Cai", "Suleman Khalid Rai", "Hao Yu"], "year": 2018, "doi": "https://doi.org/10.1145/3209888", "OA papers": [{"PaperId": "https://openalex.org/W2897117324", "PaperTitle": "Distributed Machine Learning on Smart-Gateway Network toward Real-Time Smart-Grid Energy Management with Behavior Cognition", "Year": 2018, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Nanyang Technological University": 3.0, "Xiamen Institute of Standardization, China": 1.0, "Southern University of Science and Technology": 1.0}, "Authors": ["Hantao Huang", "Hang Xu", "Yuehua Cai", "Rai Suleman Khalid", "Hao Yu"]}]}, {"DBLP title": "A Comprehensive Side-Channel Information Leakage Analysis of an In-Order RISC CPU Microarchitecture.", "DBLP authors": ["Davide Zoni", "Alessandro Barenghi", "Gerardo Pelosi", "William Fornaciari"], "year": 2018, "doi": "https://doi.org/10.1145/3212719", "OA papers": [{"PaperId": "https://openalex.org/W2888014022", "PaperTitle": "A Comprehensive Side-Channel Information Leakage Analysis of an In-Order RISC CPU Microarchitecture", "Year": 2018, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Politecnico di Milano": 4.0}, "Authors": ["Davide Zoni", "Alessandro Barenghi", "Gerardo Pelosi", "William Fornaciari"]}]}, {"DBLP title": "Non-Intrusive In-Situ Requirements Monitoring of Embedded System.", "DBLP authors": ["Minjun Seo", "Roman Lysecky"], "year": 2018, "doi": "https://doi.org/10.1145/3206213", "OA papers": [{"PaperId": "https://openalex.org/W2888285544", "PaperTitle": "Non-Intrusive In-Situ Requirements Monitoring of Embedded System", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Arizona": 2.0}, "Authors": ["Minjun Seo", "Roman Lysecky"]}]}, {"DBLP title": "Dynamically Determined Preferred Values and a Design-for-Testability Approach for Multiplexer Select Inputs under Functional Test Sequences.", "DBLP authors": ["Irith Pomeranz"], "year": 2018, "doi": "https://doi.org/10.1145/3219778", "OA papers": [{"PaperId": "https://openalex.org/W2888406770", "PaperTitle": "Dynamically Determined Preferred Values and a Design-for-Testability Approach for Multiplexer Select Inputs under Functional Test Sequences", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University West Lafayette": 0.5, "Purdue University Northwest": 0.5}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Performance and Thermal Tradeoffs for Energy-Efficient Monolithic 3D Network-on-Chip.", "DBLP authors": ["Dongjin Lee", "Sourav Das", "Janardhan Rao Doppa", "Partha Pratim Pande", "Krishnendu Chakrabarty"], "year": 2018, "doi": "https://doi.org/10.1145/3223046", "OA papers": [{"PaperId": "https://openalex.org/W2888269620", "PaperTitle": "Performance and Thermal Tradeoffs for Energy-Efficient Monolithic 3D Network-on-Chip", "Year": 2018, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Washington State University": 4.0, "Duke University": 1.0}, "Authors": ["Dongjin Lee", "Sourav Das", "Janardhan Rao Doppa", "Partha Pratim Pande", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Folded Circuit Synthesis: Min-Area Logic Synthesis Using Dual-Edge-Triggered Flip-Flops.", "DBLP authors": ["Inhak Han", "Youngsoo Shin"], "year": 2018, "doi": "https://doi.org/10.1145/3229082", "OA papers": [{"PaperId": "https://openalex.org/W2888391482", "PaperTitle": "Folded Circuit Synthesis", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Korea Advanced Institute of Science and Technology": 2.0}, "Authors": ["Inhak Han", "Youngsoo Shin"]}]}, {"DBLP title": "Guiding Formal Verification Orchestration Using Machine Learning Methods.", "DBLP authors": ["Eman M. Elmandouh", "Amr G. Wassal"], "year": 2018, "doi": "https://doi.org/10.1145/3224206", "OA papers": [{"PaperId": "https://openalex.org/W2997434955", "PaperTitle": "Guiding Formal Verification Orchestration Using Machine Learning Methods", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Siemens (Hungary)": 0.5, "Mentor": 0.5, "Cairo University": 1.0}, "Authors": ["Eman M. Elmandouh", "Amr G. Wassal"]}]}, {"DBLP title": "An Algorithmic Approach to Formally Verify an ECC Library.", "DBLP authors": ["Keerthi K.", "Chester Rebeiro", "Aritra Hazra"], "year": 2018, "doi": "https://doi.org/10.1145/3224205", "OA papers": [{"PaperId": "https://openalex.org/W2888872530", "PaperTitle": "An Algorithmic Approach to Formally Verify an ECC Library", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Technology Madras": 2.0, "Indian Institute of Technology Kharagpur": 1.0}, "Authors": ["K. Keerthi", "Chester Rebeiro", "Aritra Hazra"]}]}, {"DBLP title": "Enhancing Flash Memory Reliability by Jointly Considering Write-back Pattern and Block Endurance.", "DBLP authors": ["Tseng-Yi Chen", "Yuan-Hao Chang", "Yuan-Hung Kuan", "Ming-Chang Yang", "Yu-Ming Chang", "Pi-Cheng Hsiu"], "year": 2018, "doi": "https://doi.org/10.1145/3229192", "OA papers": [{"PaperId": "https://openalex.org/W2888139573", "PaperTitle": "Enhancing Flash Memory Reliability by Jointly Considering Write-back Pattern and Block Endurance", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Yuan Ze University": 1.0, "Academia Sinica": 3.0, "Chinese University of Hong Kong": 1.0}, "Authors": ["Tseng-Yi Chen", "Yuan-Hao Chang", "Yuan-Hung Kuan", "Ming-Chang Yang", "Pi-Cheng Hsiu"]}]}, {"DBLP title": "Toward Effective Reliability Requirement Assurance for Automotive Functional Safety.", "DBLP authors": ["Guoqi Xie", "Zhetao Li", "Na Yuan", "Renfa Li", "Keqin Li"], "year": 2018, "doi": "https://doi.org/10.1145/3230620", "OA papers": [{"PaperId": "https://openalex.org/W2888324552", "PaperTitle": "Toward Effective Reliability Requirement Assurance for Automotive Functional Safety", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Hunan University": 3.0, "Xiangtan University": 1.0, "State University of New York at New Paltz": 1.0}, "Authors": ["Guoqi Xie", "Zhetao Li", "Na Yuan", "Renfa Li", "Keqin Li"]}]}, {"DBLP title": "GPlace3.0: Routability-Driven Analytic Placer for UltraScale FPGA Architectures.", "DBLP authors": ["Ziad Abuowaimer", "Dani Maarouf", "Timothy Martin", "J\u00e9r\u00e9my Foxcroft", "Gary Gr\u00e9wal", "Shawki Areibi", "Anthony Vannelli"], "year": 2018, "doi": "https://doi.org/10.1145/3233244", "OA papers": [{"PaperId": "https://openalex.org/W2897505503", "PaperTitle": "GPlace3.0", "Year": 2018, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"University of Guelph": 7.0}, "Authors": ["Ziad Abuowaimer", "Dani Maarouf", "Timothy A. Martin", "Jeremy Foxcroft", "Gary Grewal", "Shawki Areibi", "Anthony Vannelli"]}]}, {"DBLP title": "Trading Off Power Consumption and Prediction Performance in Wearable Motion Sensors: An Optimal and Real-Time Approach.", "DBLP authors": ["Ramin Fallahzadeh", "Hassan Ghasemzadeh"], "year": 2018, "doi": "https://doi.org/10.1145/3198457", "OA papers": [{"PaperId": "https://openalex.org/W2896900236", "PaperTitle": "Trading Off Power Consumption and Prediction Performance in Wearable Motion Sensors", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Washington State University": 2.0}, "Authors": ["Ramin Fallahzadeh", "Hassan Ghasemzadeh"]}]}, {"DBLP title": "An Approximation Algorithm for Threshold Voltage Optimization.", "DBLP authors": ["Siad Daboul", "Stephan Held", "Jens Vygen", "Sonja Wittke"], "year": 2018, "doi": "https://doi.org/10.1145/3232538", "OA papers": [{"PaperId": "https://openalex.org/W2899604132", "PaperTitle": "An Approximation Algorithm for Threshold Voltage Optimization", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Bonn": 4.0}, "Authors": ["Siad Daboul", "Stephan Held", "Jens Vygen", "Sonja Wittke"]}]}, {"DBLP title": "CASCA: A Design Automation Approach for Designing Hardware Countermeasures Against Side-Channel Attacks.", "DBLP authors": ["Lorenzo Delledonne", "Vittorio Zaccaria", "Ruggero Susella", "Guido Bertoni", "Filippo Melzani"], "year": 2018, "doi": "https://doi.org/10.1145/3241047", "OA papers": [{"PaperId": "https://openalex.org/W2899874511", "PaperTitle": "CASCA", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"STMicroelectronics (Italy)": 2.0, "Politecnico di Milano": 1.0, "Security Pattern, Italy": 2.0}, "Authors": ["L. Delledonne", "Vittorio Zaccaria", "Ruggero Susella", "Guido Bertoni", "Filippo Melzani"]}]}, {"DBLP title": "Detection Mechanisms for Unauthorized Wireless Transmissions.", "DBLP authors": ["Doohwang Chang", "Ganapati Bhat", "\u00dcmit Y. Ogras", "Bertan Bakkaloglu", "Sule Ozev"], "year": 2018, "doi": "https://doi.org/10.1145/3241046", "OA papers": [{"PaperId": "https://openalex.org/W2900352848", "PaperTitle": "Detection Mechanisms for Unauthorized Wireless Transmissions", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Alphacore (United States)": 1.0, "Arizona State University": 4.0}, "Authors": ["Doohwang Chang", "Ganapati Bhat", "Umit Y. Ogras", "Bertan Bakkaloglu", "Sule Ozev"]}]}, {"DBLP title": "PV-Aware Analog Sizing for Robust Analog Layout Retargeting with Optical Proximity Correction.", "DBLP authors": ["Xuan Dong", "Lihong Zhang"], "year": 2018, "doi": "https://doi.org/10.1145/3236624", "OA papers": [{"PaperId": "https://openalex.org/W2899985657", "PaperTitle": "PV-Aware Analog Sizing for Robust Analog Layout Retargeting with Optical Proximity Correction", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Memorial University of Newfoundland": 2.0}, "Authors": ["Xuan Dong", "Lihong Zhang"]}]}, {"DBLP title": "Rapid Triggering Capability Using an Adaptive Overlay during FPGA Debug.", "DBLP authors": ["Fatemeh Eslami", "Steven J. E. Wilton"], "year": 2018, "doi": "https://doi.org/10.1145/3241045", "OA papers": [{"PaperId": "https://openalex.org/W2905522727", "PaperTitle": "Rapid Triggering Capability Using an Adaptive Overlay during FPGA Debug", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of British Columbia": 2.0}, "Authors": ["Fatemeh Eslami", "Steven J. E. Wilton"]}]}, {"DBLP title": "Fault-Tolerant Unicast-Based Multicast for Reliable Network-on-Chip Testing.", "DBLP authors": ["Dong Xiang", "Krishnendu Chakrabarty", "Hideo Fujiwara"], "year": 2018, "doi": "https://doi.org/10.1145/3243214", "OA papers": [{"PaperId": "https://openalex.org/W2905163486", "PaperTitle": "Fault-Tolerant Unicast-Based Multicast for Reliable Network-on-Chip Testing", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Tsinghua University": 1.0, "Duke University": 1.0, "Osaka Gakuin University": 1.0}, "Authors": ["Dong Xiang", "Krishnendu Chakrabarty", "Hideo Fujiwara"]}]}, {"DBLP title": "UCR: An Unclonable Environmentally Sensitive Chipless RFID Tag For Protecting Supply Chain.", "DBLP authors": ["Kun Yang", "Ulbert Botero", "Hao-Ting Shen", "Damon L. Woodard", "Domenic Forte", "Mark M. Tehranipoor"], "year": 2018, "doi": "https://doi.org/10.1145/3264658", "OA papers": [{"PaperId": "https://openalex.org/W2903029143", "PaperTitle": "UCR", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Florida": 6.0}, "Authors": ["Kun Yang", "Ulbert J. Botero", "Haoting Shen", "Damon L. Woodard", "Domenic Forte", "Mark Tehranipoor"]}]}, {"DBLP title": "SHAIP: Secure Hamming Distance for Authentication of Intrinsic PUFs.", "DBLP authors": ["Siam Umar Hussain", "M. Sadegh Riazi", "Farinaz Koushanfar"], "year": 2018, "doi": "https://doi.org/10.1145/3274669", "OA papers": [{"PaperId": "https://openalex.org/W2904804748", "PaperTitle": "SHAIP", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, San Diego": 3.0}, "Authors": ["Siam U. Hussain", "M. Sadegh Riazi", "Farinaz Koushanfar"]}]}, {"DBLP title": "Programmable Gates Using Hybrid CMOS-STT Design to Prevent IC Reverse Engineering.", "DBLP authors": ["Ted Winograd", "Gaurav Shenoy", "Hassan Salmani", "Hamid Mahmoodi", "Setareh Rafatirad", "Houman Homayoun"], "year": 2018, "doi": "https://doi.org/10.1145/3236622", "OA papers": [{"PaperId": "https://openalex.org/W2905969040", "PaperTitle": "Programmable Gates Using Hybrid CMOS-STT Design to Prevent IC Reverse Engineering", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"George Mason University": 4.0, "Howard University": 1.0, "San Francisco State University": 1.0}, "Authors": ["Ted Winograd", "Gaurav Shenoy", "Hassan Salmani", "Hamid Mahmoodi", "Setareh Rafatirad", "Houman Homayoun"]}]}, {"DBLP title": "Learning From Sleeping Experts: Rewarding Informative, Available, and Accurate Experts.", "DBLP authors": ["Anh Truong", "S. Rasoul Etesami", "Negar Kiyavash"], "year": 2018, "doi": "https://doi.org/10.1145/3236617", "OA papers": [{"PaperId": "https://openalex.org/W2899762402", "PaperTitle": "Learning From Sleeping Experts", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0}, "Authors": ["Anh Duc Truong", "Seyed Mohsen Etesami", "Negar Kiyavash"]}]}, {"DBLP title": "Optimal Allocation of Computation and Communication in an IoT Network.", "DBLP authors": ["Abhimanyu Chopra", "Hakan Aydin", "Setareh Rafatirad", "Houman Homayoun"], "year": 2018, "doi": "https://doi.org/10.1145/3236623", "OA papers": [{"PaperId": "https://openalex.org/W2906242844", "PaperTitle": "Optimal Allocation of Computation and Communication in an IoT Network", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"George Mason University": 4.0}, "Authors": ["Abhimanyu Chopra", "Hakan Aydin", "Setareh Rafatirad", "Houman Homayoun"]}]}, {"DBLP title": "P3: Privacy Preserving Positioning for Smart Automotive Systems.", "DBLP authors": ["Siam Umar Hussain", "Farinaz Koushanfar"], "year": 2018, "doi": "https://doi.org/10.1145/3236625", "OA papers": [{"PaperId": "https://openalex.org/W2794128473", "PaperTitle": "P3", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, San Diego": 2.0}, "Authors": ["Siam U. Hussain", "Farinaz Koushanfar"]}]}, {"DBLP title": "Instinctive Assistive Indoor Navigation using Distributed Intelligence.", "DBLP authors": ["Md Muztoba", "Rohit Voleti", "Fatih Karabacak", "Jaehyun Park", "\u00dcmit Y. Ogras"], "year": 2018, "doi": "https://doi.org/10.1145/3212720", "OA papers": [{"PaperId": "https://openalex.org/W2903525615", "PaperTitle": "Instinctive Assistive Indoor Navigation using Distributed Intelligence", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Arizona State University": 4.0, "University of Ulsan": 1.0}, "Authors": ["Muztoba", "Rohit Voleti", "Fatih Karabacak", "Jaehyun Park", "Umit Y. Ogras"]}]}, {"DBLP title": "Remote Detection of Unauthorized Activity via Spectral Analysis.", "DBLP authors": ["Fatih Karabacak", "\u00dcmit Y. Ogras", "Sule Ozev"], "year": 2018, "doi": "https://doi.org/10.1145/3276770", "OA papers": [{"PaperId": "https://openalex.org/W2902622436", "PaperTitle": "Remote Detection of Unauthorized Activity via Spectral Analysis", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Arizona State University": 3.0}, "Authors": ["Fatih Karabacak", "Umit Y. Ogras", "Sule Ozev"]}]}]