[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/StructArrayNet/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 132
LIB: work
FILE f<10>:${SURELOG_DIR}/tests/StructArrayNet/dut.sv
n<> u<131> t<Top_level_rule> c<1> l<1:1> el<14:1>
  n<> u<1> t<Null_rule> p<131> s<130> l<1:1> el<1:0>
  n<> u<130> t<Source_text> p<131> c<37> l<1:1> el<13:10>
    n<> u<37> t<Description> p<130> c<36> s<55> l<1:1> el<4:11>
      n<> u<36> t<Package_declaration> p<37> c<2> l<1:1> el<4:11>
        n<> u<2> t<PACKAGE> p<36> s<3> l<1:1> el<1:8>
        n<pkg> u<3> t<StringConst> p<36> s<18> l<1:9> el<1:12>
        n<> u<18> t<Package_item> p<36> c<17> s<34> l<2:3> el<2:22>
          n<> u<17> t<Package_or_generate_item_declaration> p<18> c<16> l<2:3> el<2:22>
            n<> u<16> t<Parameter_declaration> p<17> c<6> l<2:3> el<2:21>
              n<> u<6> t<Data_type_or_implicit> p<16> c<5> s<15> l<2:13> el<2:16>
                n<> u<5> t<Data_type> p<6> c<4> l<2:13> el<2:16>
                  n<> u<4> t<IntegerAtomType_Int> p<5> l<2:13> el<2:16>
              n<> u<15> t<List_of_param_assignments> p<16> c<14> l<2:17> el<2:21>
                n<> u<14> t<Param_assignment> p<15> c<7> l<2:17> el<2:21>
                  n<N> u<7> t<StringConst> p<14> s<13> l<2:17> el<2:18>
                  n<> u<13> t<Constant_param_expression> p<14> c<12> l<2:19> el<2:21>
                    n<> u<12> t<Constant_mintypmax_expression> p<13> c<11> l<2:19> el<2:21>
                      n<> u<11> t<Constant_expression> p<12> c<10> l<2:19> el<2:21>
                        n<> u<10> t<Constant_primary> p<11> c<9> l<2:19> el<2:21>
                          n<> u<9> t<Primary_literal> p<10> c<8> l<2:19> el<2:21>
                            n<32> u<8> t<IntConst> p<9> l<2:19> el<2:21>
        n<> u<34> t<Package_item> p<36> c<33> s<35> l<3:4> el<3:46>
          n<> u<33> t<Package_or_generate_item_declaration> p<34> c<32> l<3:4> el<3:46>
            n<> u<32> t<Data_declaration> p<33> c<31> l<3:4> el<3:46>
              n<> u<31> t<Type_declaration> p<32> c<29> l<3:4> el<3:46>
                n<> u<29> t<Data_type> p<31> c<20> s<30> l<3:12> el<3:38>
                  n<> u<20> t<Struct_union> p<29> c<19> s<21> l<3:12> el<3:18>
                    n<> u<19> t<Struct_keyword> p<20> l<3:12> el<3:18>
                  n<> u<21> t<Packed_keyword> p<29> s<28> l<3:19> el<3:25>
                  n<> u<28> t<Struct_union_member> p<29> c<24> l<3:28> el<3:36>
                    n<> u<24> t<Data_type_or_void> p<28> c<23> s<27> l<3:28> el<3:33>
                      n<> u<23> t<Data_type> p<24> c<22> l<3:28> el<3:33>
                        n<> u<22> t<IntVec_TypeLogic> p<23> l<3:28> el<3:33>
                    n<> u<27> t<List_of_variable_decl_assignments> p<28> c<26> l<3:34> el<3:35>
                      n<> u<26> t<Variable_decl_assignment> p<27> c<25> l<3:34> el<3:35>
                        n<x> u<25> t<StringConst> p<26> l<3:34> el<3:35>
                n<Struct> u<30> t<StringConst> p<31> l<3:39> el<3:45>
        n<> u<35> t<ENDPACKAGE> p<36> l<4:1> el<4:11>
    n<> u<55> t<Description> p<130> c<54> s<58> l<6:1> el<7:10>
      n<> u<54> t<Module_declaration> p<55> c<52> l<6:1> el<7:10>
        n<> u<52> t<Module_ansi_header> p<54> c<38> s<53> l<6:1> el<6:40>
          n<module> u<38> t<Module_keyword> p<52> s<39> l<6:1> el<6:7>
          n<mod> u<39> t<StringConst> p<52> s<51> l<6:8> el<6:11>
          n<> u<51> t<List_of_port_declarations> p<52> c<50> l<6:11> el<6:39>
            n<> u<50> t<Ansi_port_declaration> p<51> c<48> l<6:12> el<6:38>
              n<> u<48> t<Net_port_header> p<50> c<40> s<49> l<6:12> el<6:29>
                n<> u<40> t<PortDir_Inp> p<48> s<47> l<6:12> el<6:17>
                n<> u<47> t<Net_port_type> p<48> c<46> l<6:18> el<6:29>
                  n<> u<46> t<Data_type_or_implicit> p<47> c<45> l<6:18> el<6:29>
                    n<> u<45> t<Data_type> p<46> c<43> l<6:18> el<6:29>
                      n<> u<43> t<Class_scope> p<45> c<42> s<44> l<6:18> el<6:23>
                        n<> u<42> t<Class_type> p<43> c<41> l<6:18> el<6:21>
                          n<pkg> u<41> t<StringConst> p<42> l<6:18> el<6:21>
                      n<Struct> u<44> t<StringConst> p<45> l<6:23> el<6:29>
              n<struct_i> u<49> t<StringConst> p<50> l<6:30> el<6:38>
        n<> u<53> t<ENDMODULE> p<54> l<7:1> el<7:10>
    n<> u<58> t<Description> p<130> c<57> s<129> l<7:10> el<7:11>
      n<> u<57> t<Package_item> p<58> c<56> l<7:10> el<7:11>
        n<> u<56> t<Package_or_generate_item_declaration> p<57> l<7:10> el<7:11>
    n<> u<129> t<Description> p<130> c<128> l<9:1> el<13:10>
      n<> u<128> t<Module_declaration> p<129> c<70> l<9:1> el<13:10>
        n<> u<70> t<Module_ansi_header> p<128> c<59> s<104> l<9:1> el<9:27>
          n<module> u<59> t<Module_keyword> p<70> s<60> l<9:1> el<9:7>
          n<dut> u<60> t<StringConst> p<70> s<69> l<9:8> el<9:11>
          n<> u<69> t<List_of_port_declarations> p<70> c<68> l<9:11> el<9:26>
            n<> u<68> t<Ansi_port_declaration> p<69> c<66> l<9:12> el<9:25>
              n<> u<66> t<Net_port_header> p<68> c<61> s<67> l<9:12> el<9:21>
                n<> u<61> t<PortDir_Inp> p<66> s<65> l<9:12> el<9:17>
                n<> u<65> t<Net_port_type> p<66> c<64> l<9:18> el<9:21>
                  n<> u<64> t<Data_type_or_implicit> p<65> c<63> l<9:18> el<9:21>
                    n<> u<63> t<Data_type> p<64> c<62> l<9:18> el<9:21>
                      n<> u<62> t<IntegerAtomType_Int> p<63> l<9:18> el<9:21>
              n<sel> u<67> t<StringConst> p<68> l<9:22> el<9:25>
        n<> u<104> t<Non_port_module_item> p<128> c<103> s<126> l<10:4> el<10:45>
          n<> u<103> t<Module_or_generate_item> p<104> c<102> l<10:4> el<10:45>
            n<> u<102> t<Module_common_item> p<103> c<101> l<10:4> el<10:45>
              n<> u<101> t<Module_or_generate_item_declaration> p<102> c<100> l<10:4> el<10:45>
                n<> u<100> t<Package_or_generate_item_declaration> p<101> c<99> l<10:4> el<10:45>
                  n<> u<99> t<Data_declaration> p<100> c<98> l<10:4> el<10:45>
                    n<> u<98> t<Variable_declaration> p<99> c<94> l<10:4> el<10:45>
                      n<> u<94> t<Data_type> p<98> c<73> s<97> l<10:4> el<10:28>
                        n<> u<73> t<Class_scope> p<94> c<72> s<74> l<10:4> el<10:9>
                          n<> u<72> t<Class_type> p<73> c<71> l<10:4> el<10:7>
                            n<pkg> u<71> t<StringConst> p<72> l<10:4> el<10:7>
                        n<Struct> u<74> t<StringConst> p<94> s<93> l<10:9> el<10:15>
                        n<> u<93> t<Packed_dimension> p<94> c<92> l<10:16> el<10:28>
                          n<> u<92> t<Constant_range> p<93> c<87> l<10:17> el<10:27>
                            n<> u<87> t<Constant_expression> p<92> c<81> s<91> l<10:17> el<10:25>
                              n<> u<81> t<Constant_expression> p<87> c<80> s<86> l<10:17> el<10:23>
                                n<> u<80> t<Constant_primary> p<81> c<76> l<10:17> el<10:23>
                                  n<> u<76> t<Package_scope> p<80> c<75> s<77> l<10:17> el<10:22>
                                    n<pkg> u<75> t<StringConst> p<76> l<10:17> el<10:20>
                                  n<N> u<77> t<StringConst> p<80> s<79> l<10:22> el<10:23>
                                  n<> u<79> t<Constant_select> p<80> c<78> l<10:23> el<10:23>
                                    n<> u<78> t<Constant_bit_select> p<79> l<10:23> el<10:23>
                              n<> u<86> t<BinOp_Minus> p<87> s<85> l<10:23> el<10:24>
                              n<> u<85> t<Constant_expression> p<87> c<84> l<10:24> el<10:25>
                                n<> u<84> t<Constant_primary> p<85> c<83> l<10:24> el<10:25>
                                  n<> u<83> t<Primary_literal> p<84> c<82> l<10:24> el<10:25>
                                    n<1> u<82> t<IntConst> p<83> l<10:24> el<10:25>
                            n<> u<91> t<Constant_expression> p<92> c<90> l<10:26> el<10:27>
                              n<> u<90> t<Constant_primary> p<91> c<89> l<10:26> el<10:27>
                                n<> u<89> t<Primary_literal> p<90> c<88> l<10:26> el<10:27>
                                  n<0> u<88> t<IntConst> p<89> l<10:26> el<10:27>
                      n<> u<97> t<List_of_variable_decl_assignments> p<98> c<96> l<10:32> el<10:44>
                        n<> u<96> t<Variable_decl_assignment> p<97> c<95> l<10:32> el<10:44>
                          n<struct_array> u<95> t<StringConst> p<96> l<10:32> el<10:44>
        n<> u<126> t<Non_port_module_item> p<128> c<125> s<127> l<12:4> el<12:40>
          n<> u<125> t<Module_or_generate_item> p<126> c<124> l<12:4> el<12:40>
            n<> u<124> t<Module_instantiation> p<125> c<105> l<12:4> el<12:40>
              n<mod> u<105> t<StringConst> p<124> s<123> l<12:4> el<12:7>
              n<> u<123> t<Hierarchical_instance> p<124> c<107> l<12:8> el<12:39>
                n<> u<107> t<Name_of_instance> p<123> c<106> s<122> l<12:8> el<12:9>
                  n<m> u<106> t<StringConst> p<107> l<12:8> el<12:9>
                n<> u<122> t<List_of_port_connections> p<123> c<121> l<12:10> el<12:38>
                  n<> u<121> t<Named_port_connection> p<122> c<108> l<12:10> el<12:38>
                    n<struct_i> u<108> t<StringConst> p<121> s<119> l<12:11> el<12:19>
                    n<> u<119> t<OPEN_PARENS> p<121> s<118> l<12:19> el<12:20>
                    n<> u<118> t<Expression> p<121> c<117> s<120> l<12:20> el<12:37>
                      n<> u<117> t<Primary> p<118> c<116> l<12:20> el<12:37>
                        n<> u<116> t<Complex_func_call> p<117> c<109> l<12:20> el<12:37>
                          n<struct_array> u<109> t<StringConst> p<116> s<115> l<12:20> el<12:32>
                          n<> u<115> t<Select> p<116> c<114> l<12:32> el<12:37>
                            n<> u<114> t<Bit_select> p<115> c<113> l<12:32> el<12:37>
                              n<> u<113> t<Expression> p<114> c<112> l<12:33> el<12:36>
                                n<> u<112> t<Primary> p<113> c<111> l<12:33> el<12:36>
                                  n<> u<111> t<Primary_literal> p<112> c<110> l<12:33> el<12:36>
                                    n<sel> u<110> t<StringConst> p<111> l<12:33> el<12:36>
                    n<> u<120> t<CLOSE_PARENS> p<121> l<12:37> el<12:38>
        n<> u<127> t<ENDMODULE> p<128> l<13:1> el<13:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/StructArrayNet/dut.sv:1:1: No timescale set for "pkg".
[WRN:PA0205] ${SURELOG_DIR}/tests/StructArrayNet/dut.sv:6:1: No timescale set for "mod".
[WRN:PA0205] ${SURELOG_DIR}/tests/StructArrayNet/dut.sv:9:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/StructArrayNet/dut.sv:9:1: Compile module "work@dut".
[INF:CP0303] ${SURELOG_DIR}/tests/StructArrayNet/dut.sv:6:1: Compile module "work@mod".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
BitSelect                                              1
Constant                                               5
Design                                                 1
IntTypespec                                            3
LogicNet                                               3
LogicTypespec                                          1
Module                                                 3
Operation                                              1
Package                                                1
PackedArrayTypespec                                    1
ParamAssign                                            2
Parameter                                              2
Port                                                   3
Range                                                  1
RefModule                                              1
RefObj                                                 4
RefTypespec                                            9
StructTypespec                                         1
TypespecMember                                         1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/StructArrayNet/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/StructArrayNet/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/StructArrayNet/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|uhdmallPackages:
\_Package: pkg (pkg::), file:${SURELOG_DIR}/tests/StructArrayNet/dut.sv, line:1:1, endln:4:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:pkg
  |vpiFullName:pkg::
  |vpiParameter:
  \_Parameter: (pkg::N), line:2:17, endln:2:18
    |vpiParent:
    \_Package: pkg (pkg::), file:${SURELOG_DIR}/tests/StructArrayNet/dut.sv, line:1:1, endln:4:11
    |UINT:32
    |vpiTypespec:
    \_RefTypespec: (pkg::N)
      |vpiParent:
      \_Parameter: (pkg::N), line:2:17, endln:2:18
      |vpiFullName:pkg::N
      |vpiActual:
      \_IntTypespec: , line:2:13, endln:2:16
    |vpiSigned:1
    |vpiName:N
    |vpiFullName:pkg::N
  |vpiParamAssign:
  \_ParamAssign: , line:2:17, endln:2:21
    |vpiParent:
    \_Package: pkg (pkg::), file:${SURELOG_DIR}/tests/StructArrayNet/dut.sv, line:1:1, endln:4:11
    |vpiRhs:
    \_Constant: , line:2:19, endln:2:21
      |vpiParent:
      \_ParamAssign: , line:2:17, endln:2:21
      |vpiDecompile:32
      |vpiSize:64
      |UINT:32
      |vpiTypespec:
      \_RefTypespec: (pkg)
        |vpiParent:
        \_Constant: , line:2:19, endln:2:21
        |vpiFullName:pkg
        |vpiActual:
        \_IntTypespec: , line:2:13, endln:2:16
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (pkg::N), line:2:17, endln:2:18
  |vpiTypedef:
  \_StructTypespec: (pkg::Struct), line:3:12, endln:3:38
    |vpiParent:
    \_Package: pkg (pkg::), file:${SURELOG_DIR}/tests/StructArrayNet/dut.sv, line:1:1, endln:4:11
    |vpiName:pkg::Struct
    |vpiInstance:
    \_Package: pkg (pkg::), file:${SURELOG_DIR}/tests/StructArrayNet/dut.sv, line:1:1, endln:4:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (x), line:3:34, endln:3:35
      |vpiParent:
      \_StructTypespec: (pkg::Struct), line:3:12, endln:3:38
      |vpiName:x
      |vpiTypespec:
      \_RefTypespec: (pkg::pkg::Struct::x)
        |vpiParent:
        \_TypespecMember: (x), line:3:34, endln:3:35
        |vpiFullName:pkg::pkg::Struct::x
        |vpiActual:
        \_LogicTypespec: , line:3:28, endln:3:33
      |vpiRefFile:${SURELOG_DIR}/tests/StructArrayNet/dut.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:28
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:33
  |vpiDefName:pkg
|uhdmallModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/StructArrayNet/dut.sv, line:9:1, endln:13:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_LogicNet: (work@dut.sel), line:9:22, endln:9:25
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/StructArrayNet/dut.sv, line:9:1, endln:13:10
    |vpiName:sel
    |vpiFullName:work@dut.sel
  |vpiNet:
  \_LogicNet: (work@dut.struct_array), line:10:32, endln:10:44
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/StructArrayNet/dut.sv, line:9:1, endln:13:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.struct_array)
      |vpiParent:
      \_LogicNet: (work@dut.struct_array), line:10:32, endln:10:44
      |vpiFullName:work@dut.struct_array
      |vpiActual:
      \_PackedArrayTypespec: 
    |vpiName:struct_array
    |vpiFullName:work@dut.struct_array
  |vpiPort:
  \_Port: (sel), line:9:22, endln:9:25
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/StructArrayNet/dut.sv, line:9:1, endln:13:10
    |vpiName:sel
    |vpiDirection:1
    |vpiLowConn:
    \_RefObj: (work@dut.sel.sel), line:9:22, endln:9:25
      |vpiParent:
      \_Port: (sel), line:9:22, endln:9:25
      |vpiName:sel
      |vpiFullName:work@dut.sel.sel
      |vpiActual:
      \_LogicNet: (work@dut.sel), line:9:22, endln:9:25
    |vpiTypedef:
    \_RefTypespec: (work@dut.sel)
      |vpiParent:
      \_Port: (sel), line:9:22, endln:9:25
      |vpiFullName:work@dut.sel
      |vpiActual:
      \_IntTypespec: , line:9:18, endln:9:21
  |vpiRefModule:
  \_RefModule: work@mod (m), line:12:8, endln:12:9
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/StructArrayNet/dut.sv, line:9:1, endln:13:10
    |vpiName:m
    |vpiDefName:work@mod
    |vpiActual:
    \_Module: work@mod (work@mod), file:${SURELOG_DIR}/tests/StructArrayNet/dut.sv, line:6:1, endln:7:10
    |vpiPort:
    \_Port: (struct_i), line:12:10, endln:12:38
      |vpiParent:
      \_RefModule: work@mod (m), line:12:8, endln:12:9
      |vpiName:struct_i
      |vpiHighConn:
      \_BitSelect: (work@dut.m.struct_array), line:12:33, endln:12:36
        |vpiParent:
        \_Port: (struct_i), line:12:10, endln:12:38
        |vpiName:struct_array
        |vpiFullName:work@dut.m.struct_array
        |vpiIndex:
        \_RefObj: (work@dut.m.sel), line:12:33, endln:12:36
          |vpiParent:
          \_BitSelect: (work@dut.m.struct_array), line:12:33, endln:12:36
          |vpiName:sel
          |vpiFullName:work@dut.m.sel
          |vpiActual:
          \_LogicNet: (work@dut.sel), line:9:22, endln:9:25
|uhdmallModules:
\_Module: work@mod (work@mod), file:${SURELOG_DIR}/tests/StructArrayNet/dut.sv, line:6:1, endln:7:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiFullName:work@mod
  |vpiDefName:work@mod
  |vpiNet:
  \_LogicNet: (work@mod.struct_i), line:6:30, endln:6:38
    |vpiParent:
    \_Module: work@mod (work@mod), file:${SURELOG_DIR}/tests/StructArrayNet/dut.sv, line:6:1, endln:7:10
    |vpiName:struct_i
    |vpiFullName:work@mod.struct_i
  |vpiPort:
  \_Port: (struct_i), line:6:30, endln:6:38
    |vpiParent:
    \_Module: work@mod (work@mod), file:${SURELOG_DIR}/tests/StructArrayNet/dut.sv, line:6:1, endln:7:10
    |vpiName:struct_i
    |vpiDirection:1
    |vpiLowConn:
    \_RefObj: (work@mod.struct_i.struct_i), line:6:30, endln:6:38
      |vpiParent:
      \_Port: (struct_i), line:6:30, endln:6:38
      |vpiName:struct_i
      |vpiFullName:work@mod.struct_i.struct_i
      |vpiActual:
      \_LogicNet: (work@mod.struct_i), line:6:30, endln:6:38
    |vpiTypedef:
    \_RefTypespec: (work@mod.struct_i)
      |vpiParent:
      \_Port: (struct_i), line:6:30, endln:6:38
      |vpiFullName:work@mod.struct_i
      |vpiActual:
      \_StructTypespec: (pkg::Struct), line:3:12, endln:3:38
\_weaklyReferenced:
\_IntTypespec: , line:2:13, endln:2:16
  |vpiParent:
  \_Parameter: (pkg::N), line:2:17, endln:2:18
  |vpiInstance:
  \_Package: pkg (pkg::), file:${SURELOG_DIR}/tests/StructArrayNet/dut.sv, line:1:1, endln:4:11
  |vpiSigned:1
\_LogicTypespec: , line:3:28, endln:3:33
  |vpiParent:
  \_TypespecMember: (x), line:3:34, endln:3:35
  |vpiInstance:
  \_Package: pkg (pkg::), file:${SURELOG_DIR}/tests/StructArrayNet/dut.sv, line:1:1, endln:4:11
\_IntTypespec: , line:9:18, endln:9:21
  |vpiSigned:1
\_PackedArrayTypespec: 
  |vpiRange:
  \_Range: , line:10:16, endln:10:28
    |vpiParent:
    \_PackedArrayTypespec: 
    |vpiLeftRange:
    \_Operation: , line:10:17, endln:10:25
      |vpiParent:
      \_Range: , line:10:16, endln:10:28
      |vpiOpType:11
      |vpiOperand:
      \_RefObj: (pkg::N), line:10:17, endln:10:23
        |vpiParent:
        \_Operation: , line:10:17, endln:10:25
        |vpiName:pkg::N
        |vpiActual:
        \_Parameter: (pkg::N), line:2:17, endln:2:18
      |vpiOperand:
      \_Constant: , line:10:24, endln:10:25
        |vpiParent:
        \_Operation: , line:10:17, endln:10:25
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_Constant: , line:10:26, endln:10:27
      |vpiParent:
      \_Range: , line:10:16, endln:10:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiElemTypespec:
  \_RefTypespec: 
    |vpiParent:
    \_PackedArrayTypespec: 
    |vpiActual:
    \_StructTypespec: (pkg::Struct), line:3:12, endln:3:38
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
