Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4699da0e937d45f1ac791c8b513b2a51 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ring_tb_behav xil_defaultlib.ring_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture a1 of entity xil_defaultlib.e1 [e1_default]
Compiling architecture behavior of entity xil_defaultlib.ring_tb
Built simulation snapshot ring_tb_behav
