ARM GAS  /var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"main.c"
  12              		.section	.rodata.str1.4,"aMS",%progbits,1
  13              		.align	2
  14              	.LC0:
  15 0000 64656661 		.ascii	"defaultTask\000"
  15      756C7454 
  15      61736B00 
  16              		.align	2
  17              	.LC2:
  18 000c 5461736B 		.ascii	"TaskButton\000"
  18      42757474 
  18      6F6E00
  19              		.text
  20              	.Ltext0:
  21              		.cfi_sections	.debug_frame
  22              		.section	.text.MX_GPIO_Init,"ax",%progbits
  23              		.align	1
  24              		.arch armv7-m
  25              		.syntax unified
  26              		.thumb
  27              		.thumb_func
  28              		.fpu softvfp
  30              	MX_GPIO_Init:
  31              	.LFB72:
  32              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/main.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/main.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                             www.st.com/SLA0044
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** #include "cmsis_os.h"
ARM GAS  /var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s 			page 2


  23:Core/Src/main.c **** 
  24:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* USER CODE END Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* USER CODE END PTD */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PD */
  36:Core/Src/main.c **** /* USER CODE END PD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/main.c **** /* USER CODE BEGIN PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* USER CODE END PM */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/main.c **** osThreadId defaultTaskHandle;
  45:Core/Src/main.c **** /* USER CODE BEGIN PV */
  46:Core/Src/main.c **** osThreadId Task2Handle;
  47:Core/Src/main.c **** osThreadId TaskButtonHandle;
  48:Core/Src/main.c **** /* USER CODE END PV */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  51:Core/Src/main.c **** void SystemClock_Config(void);
  52:Core/Src/main.c **** static void MX_GPIO_Init(void);
  53:Core/Src/main.c **** void StartDefaultTask(void const * argument);
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  56:Core/Src/main.c **** void Task2_init(void const * argument);
  57:Core/Src/main.c **** void TaskButton_init(void const * argument);
  58:Core/Src/main.c **** /* USER CODE END PFP */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  61:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* USER CODE END 0 */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /**
  66:Core/Src/main.c ****   * @brief  The application entry point.
  67:Core/Src/main.c ****   * @retval int
  68:Core/Src/main.c ****   */
  69:Core/Src/main.c **** int main(void)
  70:Core/Src/main.c **** {
  71:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  72:Core/Src/main.c **** 
  73:Core/Src/main.c ****   /* USER CODE END 1 */
  74:Core/Src/main.c **** 
  75:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  76:Core/Src/main.c **** 
  77:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  78:Core/Src/main.c ****   HAL_Init();
  79:Core/Src/main.c **** 
ARM GAS  /var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s 			page 3


  80:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* USER CODE END Init */
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* Configure the system clock */
  85:Core/Src/main.c ****   SystemClock_Config();
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****   /* USER CODE END SysInit */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* Initialize all configured peripherals */
  92:Core/Src/main.c ****   MX_GPIO_Init();
  93:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* USER CODE END 2 */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_MUTEX */
  98:Core/Src/main.c ****   /* add mutexes, ... */
  99:Core/Src/main.c ****   /* USER CODE END RTOS_MUTEX */
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_SEMAPHORES */
 102:Core/Src/main.c ****   /* add semaphores, ... */
 103:Core/Src/main.c ****   /* USER CODE END RTOS_SEMAPHORES */
 104:Core/Src/main.c **** 
 105:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_TIMERS */
 106:Core/Src/main.c ****   /* start timers, add new ones, ... */
 107:Core/Src/main.c ****   /* USER CODE END RTOS_TIMERS */
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_QUEUES */
 110:Core/Src/main.c ****   /* add queues, ... */
 111:Core/Src/main.c ****   /* USER CODE END RTOS_QUEUES */
 112:Core/Src/main.c **** 
 113:Core/Src/main.c ****   /* Create the thread(s) */
 114:Core/Src/main.c ****   /* definition and creation of defaultTask */
 115:Core/Src/main.c ****   osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 116:Core/Src/main.c ****   defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 117:Core/Src/main.c **** 
 118:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_THREADS */
 119:Core/Src/main.c ****   //osThreadDef(Task2, Task2_init, osPriorityBelowNormal,0, 128);
 120:Core/Src/main.c ****   //Task2Handle = osThreadCreate(osThread(Task2), NULL);
 121:Core/Src/main.c **** 
 122:Core/Src/main.c ****   osThreadDef(TaskButton, TaskButton_init, osPriorityNormal,0, 128);
 123:Core/Src/main.c ****   TaskButtonHandle = osThreadCreate(osThread(TaskButton), NULL);
 124:Core/Src/main.c ****   /* USER CODE END RTOS_THREADS */
 125:Core/Src/main.c **** 
 126:Core/Src/main.c ****   /* Start scheduler */
 127:Core/Src/main.c ****   osKernelStart();
 128:Core/Src/main.c **** 
 129:Core/Src/main.c ****   /* We should never get here as control is now taken by the scheduler */
 130:Core/Src/main.c ****   /* Infinite loop */
 131:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 132:Core/Src/main.c ****   while (1)
 133:Core/Src/main.c ****   {
 134:Core/Src/main.c ****     /* USER CODE END WHILE */
 135:Core/Src/main.c **** 
 136:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
ARM GAS  /var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s 			page 4


 137:Core/Src/main.c ****   }
 138:Core/Src/main.c ****   /* USER CODE END 3 */
 139:Core/Src/main.c **** }
 140:Core/Src/main.c **** 
 141:Core/Src/main.c **** /**
 142:Core/Src/main.c ****   * @brief System Clock Configuration
 143:Core/Src/main.c ****   * @retval None
 144:Core/Src/main.c ****   */
 145:Core/Src/main.c **** void SystemClock_Config(void)
 146:Core/Src/main.c **** {
 147:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 148:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 149:Core/Src/main.c **** 
 150:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 151:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 152:Core/Src/main.c ****   */
 153:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 154:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 155:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 157:Core/Src/main.c ****   RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL_NONE;
 158:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 159:Core/Src/main.c ****   {
 160:Core/Src/main.c ****     Error_Handler();
 161:Core/Src/main.c ****   }
 162:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 163:Core/Src/main.c ****   */
 164:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 165:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 166:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 167:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 168:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 169:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 170:Core/Src/main.c **** 
 171:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 172:Core/Src/main.c ****   {
 173:Core/Src/main.c ****     Error_Handler();
 174:Core/Src/main.c ****   }
 175:Core/Src/main.c ****   /** Configure the Systick interrupt time
 176:Core/Src/main.c ****   */
 177:Core/Src/main.c ****   __HAL_RCC_PLLI2S_ENABLE();
 178:Core/Src/main.c **** }
 179:Core/Src/main.c **** 
 180:Core/Src/main.c **** /**
 181:Core/Src/main.c ****   * @brief GPIO Initialization Function
 182:Core/Src/main.c ****   * @param None
 183:Core/Src/main.c ****   * @retval None
 184:Core/Src/main.c ****   */
 185:Core/Src/main.c **** static void MX_GPIO_Init(void)
 186:Core/Src/main.c **** {
  33              		.loc 1 186 1 view -0
  34              		.cfi_startproc
  35              		@ args = 0, pretend = 0, frame = 32
  36              		@ frame_needed = 0, uses_anonymous_args = 0
  37 0000 70B5     		push	{r4, r5, r6, lr}
  38              	.LCFI0:
  39              		.cfi_def_cfa_offset 16
ARM GAS  /var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s 			page 5


  40              		.cfi_offset 4, -16
  41              		.cfi_offset 5, -12
  42              		.cfi_offset 6, -8
  43              		.cfi_offset 14, -4
  44 0002 88B0     		sub	sp, sp, #32
  45              	.LCFI1:
  46              		.cfi_def_cfa_offset 48
 187:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  47              		.loc 1 187 3 view .LVU1
  48              		.loc 1 187 20 is_stmt 0 view .LVU2
  49 0004 0024     		movs	r4, #0
  50 0006 0494     		str	r4, [sp, #16]
  51 0008 0594     		str	r4, [sp, #20]
  52 000a 0694     		str	r4, [sp, #24]
  53 000c 0794     		str	r4, [sp, #28]
 188:Core/Src/main.c **** 
 189:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 190:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  54              		.loc 1 190 3 is_stmt 1 view .LVU3
  55              	.LBB4:
  56              		.loc 1 190 3 view .LVU4
  57              		.loc 1 190 3 view .LVU5
  58 000e 1B4B     		ldr	r3, .L3
  59 0010 9A69     		ldr	r2, [r3, #24]
  60 0012 42F00402 		orr	r2, r2, #4
  61 0016 9A61     		str	r2, [r3, #24]
  62              		.loc 1 190 3 view .LVU6
  63 0018 9A69     		ldr	r2, [r3, #24]
  64 001a 02F00402 		and	r2, r2, #4
  65 001e 0192     		str	r2, [sp, #4]
  66              		.loc 1 190 3 view .LVU7
  67 0020 019A     		ldr	r2, [sp, #4]
  68              	.LBE4:
  69              		.loc 1 190 3 view .LVU8
 191:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  70              		.loc 1 191 3 view .LVU9
  71              	.LBB5:
  72              		.loc 1 191 3 view .LVU10
  73              		.loc 1 191 3 view .LVU11
  74 0022 9A69     		ldr	r2, [r3, #24]
  75 0024 42F01002 		orr	r2, r2, #16
  76 0028 9A61     		str	r2, [r3, #24]
  77              		.loc 1 191 3 view .LVU12
  78 002a 9A69     		ldr	r2, [r3, #24]
  79 002c 02F01002 		and	r2, r2, #16
  80 0030 0292     		str	r2, [sp, #8]
  81              		.loc 1 191 3 view .LVU13
  82 0032 029A     		ldr	r2, [sp, #8]
  83              	.LBE5:
  84              		.loc 1 191 3 view .LVU14
 192:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  85              		.loc 1 192 3 view .LVU15
  86              	.LBB6:
  87              		.loc 1 192 3 view .LVU16
  88              		.loc 1 192 3 view .LVU17
  89 0034 9A69     		ldr	r2, [r3, #24]
  90 0036 42F00802 		orr	r2, r2, #8
ARM GAS  /var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s 			page 6


  91 003a 9A61     		str	r2, [r3, #24]
  92              		.loc 1 192 3 view .LVU18
  93 003c 9B69     		ldr	r3, [r3, #24]
  94 003e 03F00803 		and	r3, r3, #8
  95 0042 0393     		str	r3, [sp, #12]
  96              		.loc 1 192 3 view .LVU19
  97 0044 039B     		ldr	r3, [sp, #12]
  98              	.LBE6:
  99              		.loc 1 192 3 view .LVU20
 193:Core/Src/main.c **** 
 194:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 195:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, STAT1_Pin|STAT2_Pin, GPIO_PIN_RESET);
 100              		.loc 1 195 3 view .LVU21
 101 0046 0E4D     		ldr	r5, .L3+4
 102 0048 2246     		mov	r2, r4
 103 004a C021     		movs	r1, #192
 104 004c 2846     		mov	r0, r5
 105 004e FFF7FEFF 		bl	HAL_GPIO_WritePin
 106              	.LVL0:
 196:Core/Src/main.c **** 
 197:Core/Src/main.c ****   /*Configure GPIO pin : FREAK_Pin */
 198:Core/Src/main.c ****   GPIO_InitStruct.Pin = FREAK_Pin;
 107              		.loc 1 198 3 view .LVU22
 108              		.loc 1 198 23 is_stmt 0 view .LVU23
 109 0052 0126     		movs	r6, #1
 110 0054 0496     		str	r6, [sp, #16]
 199:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 111              		.loc 1 199 3 is_stmt 1 view .LVU24
 112              		.loc 1 199 24 is_stmt 0 view .LVU25
 113 0056 0594     		str	r4, [sp, #20]
 200:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 114              		.loc 1 200 3 is_stmt 1 view .LVU26
 115              		.loc 1 200 24 is_stmt 0 view .LVU27
 116 0058 0694     		str	r4, [sp, #24]
 201:Core/Src/main.c ****   HAL_GPIO_Init(FREAK_GPIO_Port, &GPIO_InitStruct);
 117              		.loc 1 201 3 is_stmt 1 view .LVU28
 118 005a 04A9     		add	r1, sp, #16
 119 005c 0948     		ldr	r0, .L3+8
 120 005e FFF7FEFF 		bl	HAL_GPIO_Init
 121              	.LVL1:
 202:Core/Src/main.c **** 
 203:Core/Src/main.c ****   /*Configure GPIO pins : STAT1_Pin STAT2_Pin */
 204:Core/Src/main.c ****   GPIO_InitStruct.Pin = STAT1_Pin|STAT2_Pin;
 122              		.loc 1 204 3 view .LVU29
 123              		.loc 1 204 23 is_stmt 0 view .LVU30
 124 0062 C023     		movs	r3, #192
 125 0064 0493     		str	r3, [sp, #16]
 205:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 126              		.loc 1 205 3 is_stmt 1 view .LVU31
 127              		.loc 1 205 24 is_stmt 0 view .LVU32
 128 0066 0596     		str	r6, [sp, #20]
 206:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 129              		.loc 1 206 3 is_stmt 1 view .LVU33
 130              		.loc 1 206 24 is_stmt 0 view .LVU34
 131 0068 0694     		str	r4, [sp, #24]
 207:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 132              		.loc 1 207 3 is_stmt 1 view .LVU35
ARM GAS  /var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s 			page 7


 133              		.loc 1 207 25 is_stmt 0 view .LVU36
 134 006a 0223     		movs	r3, #2
 135 006c 0793     		str	r3, [sp, #28]
 208:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 136              		.loc 1 208 3 is_stmt 1 view .LVU37
 137 006e 04A9     		add	r1, sp, #16
 138 0070 2846     		mov	r0, r5
 139 0072 FFF7FEFF 		bl	HAL_GPIO_Init
 140              	.LVL2:
 209:Core/Src/main.c **** }
 141              		.loc 1 209 1 is_stmt 0 view .LVU38
 142 0076 08B0     		add	sp, sp, #32
 143              	.LCFI2:
 144              		.cfi_def_cfa_offset 16
 145              		@ sp needed
 146 0078 70BD     		pop	{r4, r5, r6, pc}
 147              	.L4:
 148 007a 00BF     		.align	2
 149              	.L3:
 150 007c 00100240 		.word	1073876992
 151 0080 00100140 		.word	1073811456
 152 0084 00080140 		.word	1073809408
 153              		.cfi_endproc
 154              	.LFE72:
 156              		.section	.text.TaskButton_init,"ax",%progbits
 157              		.align	1
 158              		.global	TaskButton_init
 159              		.syntax unified
 160              		.thumb
 161              		.thumb_func
 162              		.fpu softvfp
 164              	TaskButton_init:
 165              	.LFB74:
 210:Core/Src/main.c **** 
 211:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 212:Core/Src/main.c **** void Task2_init(void const * argument)
 213:Core/Src/main.c **** {
 214:Core/Src/main.c **** 
 215:Core/Src/main.c **** 	while(1)
 216:Core/Src/main.c **** 	{
 217:Core/Src/main.c **** 		HAL_GPIO_WritePin(GPIOC, STAT1_Pin|STAT2_Pin, GPIO_PIN_SET);
 218:Core/Src/main.c **** 		//HAL_Delay(432);
 219:Core/Src/main.c **** 		//osDelay(233);
 220:Core/Src/main.c **** 		vTaskDelay(233 / portTICK_PERIOD_MS);
 221:Core/Src/main.c **** 		HAL_GPIO_WritePin(GPIOC, STAT1_Pin|STAT2_Pin, GPIO_PIN_RESET);
 222:Core/Src/main.c **** 		//HAL_Delay(432);
 223:Core/Src/main.c **** 		//osDelay(233);
 224:Core/Src/main.c **** 		vTaskDelay(233 / portTICK_PERIOD_MS);
 225:Core/Src/main.c **** 	}
 226:Core/Src/main.c **** }
 227:Core/Src/main.c **** 
 228:Core/Src/main.c **** 
 229:Core/Src/main.c **** void TaskButton_init(void const * argument)
 230:Core/Src/main.c **** {
 166              		.loc 1 230 1 is_stmt 1 view -0
 167              		.cfi_startproc
 168              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s 			page 8


 169              		@ frame_needed = 0, uses_anonymous_args = 0
 170              	.LVL3:
 171              		.loc 1 230 1 is_stmt 0 view .LVU40
 172 0000 08B5     		push	{r3, lr}
 173              	.LCFI3:
 174              		.cfi_def_cfa_offset 8
 175              		.cfi_offset 3, -8
 176              		.cfi_offset 14, -4
 177              	.LVL4:
 178              	.L6:
 231:Core/Src/main.c **** 	GPIO_PinState currentState;
 179              		.loc 1 231 2 is_stmt 1 view .LVU41
 232:Core/Src/main.c **** 
 233:Core/Src/main.c **** 	while(1)
 180              		.loc 1 233 2 view .LVU42
 234:Core/Src/main.c **** 	{
 235:Core/Src/main.c **** 		currentState = HAL_GPIO_ReadPin(GPIOA, FREAK_Pin);
 181              		.loc 1 235 3 view .LVU43
 182              		.loc 1 235 18 is_stmt 0 view .LVU44
 183 0002 0121     		movs	r1, #1
 184 0004 0648     		ldr	r0, .L9
 185 0006 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 186              	.LVL5:
 236:Core/Src/main.c **** 
 237:Core/Src/main.c **** 		if (currentState == GPIO_PIN_SET)
 187              		.loc 1 237 3 is_stmt 1 view .LVU45
 188              		.loc 1 237 6 is_stmt 0 view .LVU46
 189 000a 0128     		cmp	r0, #1
 190 000c F9D1     		bne	.L6
 238:Core/Src/main.c **** 		{
 239:Core/Src/main.c **** 			HAL_GPIO_TogglePin(GPIOC, STAT1_Pin|STAT2_Pin);
 191              		.loc 1 239 4 is_stmt 1 view .LVU47
 192 000e C021     		movs	r1, #192
 193 0010 0448     		ldr	r0, .L9+4
 194              	.LVL6:
 195              		.loc 1 239 4 is_stmt 0 view .LVU48
 196 0012 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 197              	.LVL7:
 240:Core/Src/main.c **** 			//HAL_Delay(100);
 241:Core/Src/main.c **** 			//osDelay(100);
 242:Core/Src/main.c **** 			vTaskDelay(30 / portTICK_PERIOD_MS);
 198              		.loc 1 242 4 is_stmt 1 view .LVU49
 199 0016 1E20     		movs	r0, #30
 200 0018 FFF7FEFF 		bl	vTaskDelay
 201              	.LVL8:
 202 001c F1E7     		b	.L6
 203              	.L10:
 204 001e 00BF     		.align	2
 205              	.L9:
 206 0020 00080140 		.word	1073809408
 207 0024 00100140 		.word	1073811456
 208              		.cfi_endproc
 209              	.LFE74:
 211              		.section	.text.StartDefaultTask,"ax",%progbits
 212              		.align	1
 213              		.global	StartDefaultTask
 214              		.syntax unified
ARM GAS  /var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s 			page 9


 215              		.thumb
 216              		.thumb_func
 217              		.fpu softvfp
 219              	StartDefaultTask:
 220              	.LFB75:
 243:Core/Src/main.c **** 		}
 244:Core/Src/main.c **** 		//vTaskDelay(10 / portTICK_PERIOD_MS);
 245:Core/Src/main.c **** 	}
 246:Core/Src/main.c **** }
 247:Core/Src/main.c **** /* USER CODE END 4 */
 248:Core/Src/main.c **** 
 249:Core/Src/main.c **** /* USER CODE BEGIN Header_StartDefaultTask */
 250:Core/Src/main.c **** /**
 251:Core/Src/main.c ****   * @brief  Function implementing the defaultTask thread.
 252:Core/Src/main.c ****   * @param  argument: Not used
 253:Core/Src/main.c ****   * @retval None
 254:Core/Src/main.c ****   */
 255:Core/Src/main.c **** /* USER CODE END Header_StartDefaultTask */
 256:Core/Src/main.c **** void StartDefaultTask(void const * argument)
 257:Core/Src/main.c **** {
 221              		.loc 1 257 1 view -0
 222              		.cfi_startproc
 223              		@ Volatile: function does not return.
 224              		@ args = 0, pretend = 0, frame = 0
 225              		@ frame_needed = 0, uses_anonymous_args = 0
 226              	.LVL9:
 227              		.loc 1 257 1 is_stmt 0 view .LVU51
 228 0000 08B5     		push	{r3, lr}
 229              	.LCFI4:
 230              		.cfi_def_cfa_offset 8
 231              		.cfi_offset 3, -8
 232              		.cfi_offset 14, -4
 233              	.LVL10:
 234              	.L12:
 258:Core/Src/main.c ****   /* USER CODE BEGIN 5 */
 259:Core/Src/main.c ****   /* Infinite loop */
 260:Core/Src/main.c ****   for(;;)
 235              		.loc 1 260 3 is_stmt 1 discriminator 1 view .LVU52
 261:Core/Src/main.c **** 	{
 262:Core/Src/main.c **** 		HAL_GPIO_TogglePin(GPIOC, STAT1_Pin|STAT2_Pin);
 236              		.loc 1 262 3 discriminator 1 view .LVU53
 237 0002 C021     		movs	r1, #192
 238 0004 0348     		ldr	r0, .L14
 239 0006 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 240              	.LVL11:
 263:Core/Src/main.c **** 		//HAL_Delay(250);
 264:Core/Src/main.c **** 		//osDelay(250);
 265:Core/Src/main.c **** 		vTaskDelay(250 / portTICK_PERIOD_MS);
 241              		.loc 1 265 3 discriminator 1 view .LVU54
 242 000a FA20     		movs	r0, #250
 243 000c FFF7FEFF 		bl	vTaskDelay
 244              	.LVL12:
 260:Core/Src/main.c **** 	{
 245              		.loc 1 260 8 discriminator 1 view .LVU55
 246 0010 F7E7     		b	.L12
 247              	.L15:
 248 0012 00BF     		.align	2
ARM GAS  /var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s 			page 10


 249              	.L14:
 250 0014 00100140 		.word	1073811456
 251              		.cfi_endproc
 252              	.LFE75:
 254              		.section	.text.Task2_init,"ax",%progbits
 255              		.align	1
 256              		.global	Task2_init
 257              		.syntax unified
 258              		.thumb
 259              		.thumb_func
 260              		.fpu softvfp
 262              	Task2_init:
 263              	.LFB73:
 213:Core/Src/main.c **** 
 264              		.loc 1 213 1 view -0
 265              		.cfi_startproc
 266              		@ Volatile: function does not return.
 267              		@ args = 0, pretend = 0, frame = 0
 268              		@ frame_needed = 0, uses_anonymous_args = 0
 269              	.LVL13:
 213:Core/Src/main.c **** 
 270              		.loc 1 213 1 is_stmt 0 view .LVU57
 271 0000 08B5     		push	{r3, lr}
 272              	.LCFI5:
 273              		.cfi_def_cfa_offset 8
 274              		.cfi_offset 3, -8
 275              		.cfi_offset 14, -4
 276              	.LVL14:
 277              	.L17:
 215:Core/Src/main.c **** 	{
 278              		.loc 1 215 2 is_stmt 1 discriminator 1 view .LVU58
 217:Core/Src/main.c **** 		//HAL_Delay(432);
 279              		.loc 1 217 3 discriminator 1 view .LVU59
 280 0002 094C     		ldr	r4, .L19
 281 0004 0122     		movs	r2, #1
 282 0006 C021     		movs	r1, #192
 283 0008 2046     		mov	r0, r4
 284 000a FFF7FEFF 		bl	HAL_GPIO_WritePin
 285              	.LVL15:
 220:Core/Src/main.c **** 		HAL_GPIO_WritePin(GPIOC, STAT1_Pin|STAT2_Pin, GPIO_PIN_RESET);
 286              		.loc 1 220 3 discriminator 1 view .LVU60
 287 000e E920     		movs	r0, #233
 288 0010 FFF7FEFF 		bl	vTaskDelay
 289              	.LVL16:
 221:Core/Src/main.c **** 		//HAL_Delay(432);
 290              		.loc 1 221 3 discriminator 1 view .LVU61
 291 0014 0022     		movs	r2, #0
 292 0016 C021     		movs	r1, #192
 293 0018 2046     		mov	r0, r4
 294 001a FFF7FEFF 		bl	HAL_GPIO_WritePin
 295              	.LVL17:
 224:Core/Src/main.c **** 	}
 296              		.loc 1 224 3 discriminator 1 view .LVU62
 297 001e E920     		movs	r0, #233
 298 0020 FFF7FEFF 		bl	vTaskDelay
 299              	.LVL18:
 215:Core/Src/main.c **** 	{
ARM GAS  /var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s 			page 11


 300              		.loc 1 215 7 discriminator 1 view .LVU63
 301 0024 EDE7     		b	.L17
 302              	.L20:
 303 0026 00BF     		.align	2
 304              	.L19:
 305 0028 00100140 		.word	1073811456
 306              		.cfi_endproc
 307              	.LFE73:
 309              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 310              		.align	1
 311              		.global	HAL_TIM_PeriodElapsedCallback
 312              		.syntax unified
 313              		.thumb
 314              		.thumb_func
 315              		.fpu softvfp
 317              	HAL_TIM_PeriodElapsedCallback:
 318              	.LVL19:
 319              	.LFB76:
 266:Core/Src/main.c **** 	}
 267:Core/Src/main.c ****   /* USER CODE END 5 */
 268:Core/Src/main.c **** }
 269:Core/Src/main.c **** 
 270:Core/Src/main.c **** /**
 271:Core/Src/main.c ****   * @brief  Period elapsed callback in non blocking mode
 272:Core/Src/main.c ****   * @note   This function is called  when TIM1 interrupt took place, inside
 273:Core/Src/main.c ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 274:Core/Src/main.c ****   * a global variable "uwTick" used as application time base.
 275:Core/Src/main.c ****   * @param  htim : TIM handle
 276:Core/Src/main.c ****   * @retval None
 277:Core/Src/main.c ****   */
 278:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 279:Core/Src/main.c **** {
 320              		.loc 1 279 1 view -0
 321              		.cfi_startproc
 322              		@ args = 0, pretend = 0, frame = 0
 323              		@ frame_needed = 0, uses_anonymous_args = 0
 324              		.loc 1 279 1 is_stmt 0 view .LVU65
 325 0000 08B5     		push	{r3, lr}
 326              	.LCFI6:
 327              		.cfi_def_cfa_offset 8
 328              		.cfi_offset 3, -8
 329              		.cfi_offset 14, -4
 280:Core/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
 281:Core/Src/main.c **** 
 282:Core/Src/main.c ****   /* USER CODE END Callback 0 */
 283:Core/Src/main.c ****   if (htim->Instance == TIM1) {
 330              		.loc 1 283 3 is_stmt 1 view .LVU66
 331              		.loc 1 283 11 is_stmt 0 view .LVU67
 332 0002 0268     		ldr	r2, [r0]
 333              		.loc 1 283 6 view .LVU68
 334 0004 034B     		ldr	r3, .L25
 335 0006 9A42     		cmp	r2, r3
 336 0008 00D0     		beq	.L24
 337              	.LVL20:
 338              	.L21:
 284:Core/Src/main.c ****     HAL_IncTick();
 285:Core/Src/main.c ****   }
ARM GAS  /var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s 			page 12


 286:Core/Src/main.c ****   /* USER CODE BEGIN Callback 1 */
 287:Core/Src/main.c **** 
 288:Core/Src/main.c ****   /* USER CODE END Callback 1 */
 289:Core/Src/main.c **** }
 339              		.loc 1 289 1 view .LVU69
 340 000a 08BD     		pop	{r3, pc}
 341              	.LVL21:
 342              	.L24:
 284:Core/Src/main.c ****     HAL_IncTick();
 343              		.loc 1 284 5 is_stmt 1 view .LVU70
 344 000c FFF7FEFF 		bl	HAL_IncTick
 345              	.LVL22:
 346              		.loc 1 289 1 is_stmt 0 view .LVU71
 347 0010 FBE7     		b	.L21
 348              	.L26:
 349 0012 00BF     		.align	2
 350              	.L25:
 351 0014 002C0140 		.word	1073818624
 352              		.cfi_endproc
 353              	.LFE76:
 355              		.section	.text.Error_Handler,"ax",%progbits
 356              		.align	1
 357              		.global	Error_Handler
 358              		.syntax unified
 359              		.thumb
 360              		.thumb_func
 361              		.fpu softvfp
 363              	Error_Handler:
 364              	.LFB77:
 290:Core/Src/main.c **** 
 291:Core/Src/main.c **** /**
 292:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 293:Core/Src/main.c ****   * @retval None
 294:Core/Src/main.c ****   */
 295:Core/Src/main.c **** void Error_Handler(void)
 296:Core/Src/main.c **** {
 365              		.loc 1 296 1 is_stmt 1 view -0
 366              		.cfi_startproc
 367              		@ Volatile: function does not return.
 368              		@ args = 0, pretend = 0, frame = 0
 369              		@ frame_needed = 0, uses_anonymous_args = 0
 370              		@ link register save eliminated.
 297:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 298:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 299:Core/Src/main.c ****   __disable_irq();
 371              		.loc 1 299 3 view .LVU73
 372              	.LBB7:
 373              	.LBI7:
 374              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
ARM GAS  /var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s 			page 13


   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
ARM GAS  /var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s 			page 14


  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s 			page 15


 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 375              		.loc 2 140 27 view .LVU74
 376              	.LBB8:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 377              		.loc 2 142 3 view .LVU75
 378              		.syntax unified
 379              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 380 0000 72B6     		cpsid i
 381              	@ 0 "" 2
 382              		.thumb
 383              		.syntax unified
 384              	.L28:
 385              	.LBE8:
 386              	.LBE7:
 300:Core/Src/main.c ****   while (1)
 387              		.loc 1 300 3 discriminator 1 view .LVU76
 301:Core/Src/main.c ****   {
 302:Core/Src/main.c ****   }
 388              		.loc 1 302 3 discriminator 1 view .LVU77
 300:Core/Src/main.c ****   while (1)
 389              		.loc 1 300 9 discriminator 1 view .LVU78
 390 0002 FEE7     		b	.L28
 391              		.cfi_endproc
 392              	.LFE77:
 394              		.section	.text.SystemClock_Config,"ax",%progbits
 395              		.align	1
 396              		.global	SystemClock_Config
 397              		.syntax unified
 398              		.thumb
 399              		.thumb_func
 400              		.fpu softvfp
 402              	SystemClock_Config:
 403              	.LFB71:
 146:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 404              		.loc 1 146 1 view -0
 405              		.cfi_startproc
 406              		@ args = 0, pretend = 0, frame = 80
 407              		@ frame_needed = 0, uses_anonymous_args = 0
 408 0000 00B5     		push	{lr}
ARM GAS  /var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s 			page 16


 409              	.LCFI7:
 410              		.cfi_def_cfa_offset 4
 411              		.cfi_offset 14, -4
 412 0002 95B0     		sub	sp, sp, #84
 413              	.LCFI8:
 414              		.cfi_def_cfa_offset 88
 147:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 415              		.loc 1 147 3 view .LVU80
 147:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 416              		.loc 1 147 22 is_stmt 0 view .LVU81
 417 0004 3822     		movs	r2, #56
 418 0006 0021     		movs	r1, #0
 419 0008 06A8     		add	r0, sp, #24
 420 000a FFF7FEFF 		bl	memset
 421              	.LVL23:
 148:Core/Src/main.c **** 
 422              		.loc 1 148 3 is_stmt 1 view .LVU82
 148:Core/Src/main.c **** 
 423              		.loc 1 148 22 is_stmt 0 view .LVU83
 424 000e 0023     		movs	r3, #0
 425 0010 0193     		str	r3, [sp, #4]
 426 0012 0293     		str	r3, [sp, #8]
 427 0014 0393     		str	r3, [sp, #12]
 428 0016 0493     		str	r3, [sp, #16]
 429 0018 0593     		str	r3, [sp, #20]
 153:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 430              		.loc 1 153 3 is_stmt 1 view .LVU84
 153:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 431              		.loc 1 153 36 is_stmt 0 view .LVU85
 432 001a 0223     		movs	r3, #2
 433 001c 0693     		str	r3, [sp, #24]
 154:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 434              		.loc 1 154 3 is_stmt 1 view .LVU86
 154:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 435              		.loc 1 154 30 is_stmt 0 view .LVU87
 436 001e 0123     		movs	r3, #1
 437 0020 0B93     		str	r3, [sp, #44]
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 438              		.loc 1 155 3 is_stmt 1 view .LVU88
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 439              		.loc 1 155 41 is_stmt 0 view .LVU89
 440 0022 1023     		movs	r3, #16
 441 0024 0C93     		str	r3, [sp, #48]
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL_NONE;
 442              		.loc 1 156 3 is_stmt 1 view .LVU90
 157:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 443              		.loc 1 157 3 view .LVU91
 158:Core/Src/main.c ****   {
 444              		.loc 1 158 3 view .LVU92
 158:Core/Src/main.c ****   {
 445              		.loc 1 158 7 is_stmt 0 view .LVU93
 446 0026 06A8     		add	r0, sp, #24
 447 0028 FFF7FEFF 		bl	HAL_RCC_OscConfig
 448              	.LVL24:
 158:Core/Src/main.c ****   {
 449              		.loc 1 158 6 view .LVU94
 450 002c 80B9     		cbnz	r0, .L33
ARM GAS  /var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s 			page 17


 164:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 451              		.loc 1 164 3 is_stmt 1 view .LVU95
 164:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 452              		.loc 1 164 31 is_stmt 0 view .LVU96
 453 002e 0F23     		movs	r3, #15
 454 0030 0193     		str	r3, [sp, #4]
 166:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 455              		.loc 1 166 3 is_stmt 1 view .LVU97
 166:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 456              		.loc 1 166 34 is_stmt 0 view .LVU98
 457 0032 0021     		movs	r1, #0
 458 0034 0291     		str	r1, [sp, #8]
 167:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 459              		.loc 1 167 3 is_stmt 1 view .LVU99
 167:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 460              		.loc 1 167 35 is_stmt 0 view .LVU100
 461 0036 0391     		str	r1, [sp, #12]
 168:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 462              		.loc 1 168 3 is_stmt 1 view .LVU101
 168:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 463              		.loc 1 168 36 is_stmt 0 view .LVU102
 464 0038 0491     		str	r1, [sp, #16]
 169:Core/Src/main.c **** 
 465              		.loc 1 169 3 is_stmt 1 view .LVU103
 169:Core/Src/main.c **** 
 466              		.loc 1 169 36 is_stmt 0 view .LVU104
 467 003a 0591     		str	r1, [sp, #20]
 171:Core/Src/main.c ****   {
 468              		.loc 1 171 3 is_stmt 1 view .LVU105
 171:Core/Src/main.c ****   {
 469              		.loc 1 171 7 is_stmt 0 view .LVU106
 470 003c 01A8     		add	r0, sp, #4
 471 003e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 472              	.LVL25:
 171:Core/Src/main.c ****   {
 473              		.loc 1 171 6 view .LVU107
 474 0042 38B9     		cbnz	r0, .L34
 177:Core/Src/main.c **** }
 475              		.loc 1 177 3 is_stmt 1 view .LVU108
 476 0044 044B     		ldr	r3, .L35
 477 0046 0122     		movs	r2, #1
 478 0048 1A67     		str	r2, [r3, #112]
 178:Core/Src/main.c **** 
 479              		.loc 1 178 1 is_stmt 0 view .LVU109
 480 004a 15B0     		add	sp, sp, #84
 481              	.LCFI9:
 482              		.cfi_remember_state
 483              		.cfi_def_cfa_offset 4
 484              		@ sp needed
 485 004c 5DF804FB 		ldr	pc, [sp], #4
 486              	.L33:
 487              	.LCFI10:
 488              		.cfi_restore_state
 160:Core/Src/main.c ****   }
 489              		.loc 1 160 5 is_stmt 1 view .LVU110
 490 0050 FFF7FEFF 		bl	Error_Handler
 491              	.LVL26:
ARM GAS  /var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s 			page 18


 492              	.L34:
 173:Core/Src/main.c ****   }
 493              		.loc 1 173 5 view .LVU111
 494 0054 FFF7FEFF 		bl	Error_Handler
 495              	.LVL27:
 496              	.L36:
 497              		.align	2
 498              	.L35:
 499 0058 00004242 		.word	1111621632
 500              		.cfi_endproc
 501              	.LFE71:
 503              		.section	.text.main,"ax",%progbits
 504              		.align	1
 505              		.global	main
 506              		.syntax unified
 507              		.thumb
 508              		.thumb_func
 509              		.fpu softvfp
 511              	main:
 512              	.LFB70:
  70:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 513              		.loc 1 70 1 view -0
 514              		.cfi_startproc
 515              		@ Volatile: function does not return.
 516              		@ args = 0, pretend = 0, frame = 56
 517              		@ frame_needed = 0, uses_anonymous_args = 0
 518 0000 00B5     		push	{lr}
 519              	.LCFI11:
 520              		.cfi_def_cfa_offset 4
 521              		.cfi_offset 14, -4
 522 0002 8FB0     		sub	sp, sp, #60
 523              	.LCFI12:
 524              		.cfi_def_cfa_offset 64
  78:Core/Src/main.c **** 
 525              		.loc 1 78 3 view .LVU113
 526 0004 FFF7FEFF 		bl	HAL_Init
 527              	.LVL28:
  85:Core/Src/main.c **** 
 528              		.loc 1 85 3 view .LVU114
 529 0008 FFF7FEFF 		bl	SystemClock_Config
 530              	.LVL29:
  92:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 531              		.loc 1 92 3 view .LVU115
 532 000c FFF7FEFF 		bl	MX_GPIO_Init
 533              	.LVL30:
 115:Core/Src/main.c ****   defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 534              		.loc 1 115 3 view .LVU116
 535 0010 124C     		ldr	r4, .L40
 536 0012 0DF11C0C 		add	ip, sp, #28
 537 0016 A646     		mov	lr, r4
 538 0018 BEE80F00 		ldmia	lr!, {r0, r1, r2, r3}
 539 001c ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 540 0020 9EE80700 		ldm	lr, {r0, r1, r2}
 541 0024 8CE80700 		stm	ip, {r0, r1, r2}
 116:Core/Src/main.c **** 
 542              		.loc 1 116 3 view .LVU117
 116:Core/Src/main.c **** 
ARM GAS  /var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s 			page 19


 543              		.loc 1 116 23 is_stmt 0 view .LVU118
 544 0028 0021     		movs	r1, #0
 545 002a 07A8     		add	r0, sp, #28
 546 002c FFF7FEFF 		bl	osThreadCreate
 547              	.LVL31:
 116:Core/Src/main.c **** 
 548              		.loc 1 116 21 view .LVU119
 549 0030 0B4B     		ldr	r3, .L40+4
 550 0032 1860     		str	r0, [r3]
 122:Core/Src/main.c ****   TaskButtonHandle = osThreadCreate(osThread(TaskButton), NULL);
 551              		.loc 1 122 3 is_stmt 1 view .LVU120
 552 0034 EE46     		mov	lr, sp
 553 0036 04F11C0C 		add	ip, r4, #28
 554 003a BCE80F00 		ldmia	ip!, {r0, r1, r2, r3}
 555 003e AEE80F00 		stmia	lr!, {r0, r1, r2, r3}
 556 0042 9CE80700 		ldm	ip, {r0, r1, r2}
 557 0046 8EE80700 		stm	lr, {r0, r1, r2}
 123:Core/Src/main.c ****   /* USER CODE END RTOS_THREADS */
 558              		.loc 1 123 3 view .LVU121
 123:Core/Src/main.c ****   /* USER CODE END RTOS_THREADS */
 559              		.loc 1 123 22 is_stmt 0 view .LVU122
 560 004a 0021     		movs	r1, #0
 561 004c 6846     		mov	r0, sp
 562 004e FFF7FEFF 		bl	osThreadCreate
 563              	.LVL32:
 123:Core/Src/main.c ****   /* USER CODE END RTOS_THREADS */
 564              		.loc 1 123 20 view .LVU123
 565 0052 044B     		ldr	r3, .L40+8
 566 0054 1860     		str	r0, [r3]
 127:Core/Src/main.c **** 
 567              		.loc 1 127 3 is_stmt 1 view .LVU124
 568 0056 FFF7FEFF 		bl	osKernelStart
 569              	.LVL33:
 570              	.L38:
 132:Core/Src/main.c ****   {
 571              		.loc 1 132 3 discriminator 1 view .LVU125
 137:Core/Src/main.c ****   /* USER CODE END 3 */
 572              		.loc 1 137 3 discriminator 1 view .LVU126
 132:Core/Src/main.c ****   {
 573              		.loc 1 132 9 discriminator 1 view .LVU127
 574 005a FEE7     		b	.L38
 575              	.L41:
 576              		.align	2
 577              	.L40:
 578 005c 00000000 		.word	.LANCHOR0
 579 0060 00000000 		.word	.LANCHOR1
 580 0064 00000000 		.word	.LANCHOR2
 581              		.cfi_endproc
 582              	.LFE70:
 584              		.global	TaskButtonHandle
 585              		.global	Task2Handle
 586              		.global	defaultTaskHandle
 587              		.section	.rodata
 588              		.align	2
 589              		.set	.LANCHOR0,. + 0
 590              	.LC4:
 591 0000 00000000 		.word	.LC0
ARM GAS  /var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s 			page 20


 592 0004 00000000 		.word	StartDefaultTask
 593 0008 0000     		.short	0
 594 000a 0000     		.space	2
 595 000c 00000000 		.word	0
 596 0010 80000000 		.word	128
 597 0014 00000000 		.word	0
 598 0018 00000000 		.word	0
 599              	.LC5:
 600 001c 0C000000 		.word	.LC2
 601 0020 00000000 		.word	TaskButton_init
 602 0024 0000     		.short	0
 603 0026 0000     		.space	2
 604 0028 00000000 		.word	0
 605 002c 80000000 		.word	128
 606 0030 00000000 		.word	0
 607 0034 00000000 		.word	0
 608              		.section	.bss.Task2Handle,"aw",%nobits
 609              		.align	2
 612              	Task2Handle:
 613 0000 00000000 		.space	4
 614              		.section	.bss.TaskButtonHandle,"aw",%nobits
 615              		.align	2
 616              		.set	.LANCHOR2,. + 0
 619              	TaskButtonHandle:
 620 0000 00000000 		.space	4
 621              		.section	.bss.defaultTaskHandle,"aw",%nobits
 622              		.align	2
 623              		.set	.LANCHOR1,. + 0
 626              	defaultTaskHandle:
 627 0000 00000000 		.space	4
 628              		.text
 629              	.Letext0:
 630              		.file 3 "/Users/dborn/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/@xp
 631              		.file 4 "/Users/dborn/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/@xp
 632              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f107xc.h"
 633              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 634              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 635              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 636              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 637              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 638              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 639              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 640              		.file 13 "Middlewares/Third_Party/FreeRTOS/Source/portable/GCC/ARM_CM3/portmacro.h"
 641              		.file 14 "Middlewares/Third_Party/FreeRTOS/Source/include/FreeRTOS.h"
 642              		.file 15 "Middlewares/Third_Party/FreeRTOS/Source/include/task.h"
 643              		.file 16 "Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS/cmsis_os.h"
 644              		.file 17 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 645              		.file 18 "<built-in>"
ARM GAS  /var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s 			page 21


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
/var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s:13     .rodata.str1.4:0000000000000000 $d
/var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s:23     .text.MX_GPIO_Init:0000000000000000 $t
/var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s:30     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
/var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s:150    .text.MX_GPIO_Init:000000000000007c $d
/var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s:157    .text.TaskButton_init:0000000000000000 $t
/var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s:164    .text.TaskButton_init:0000000000000000 TaskButton_init
/var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s:206    .text.TaskButton_init:0000000000000020 $d
/var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s:212    .text.StartDefaultTask:0000000000000000 $t
/var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s:219    .text.StartDefaultTask:0000000000000000 StartDefaultTask
/var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s:250    .text.StartDefaultTask:0000000000000014 $d
/var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s:255    .text.Task2_init:0000000000000000 $t
/var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s:262    .text.Task2_init:0000000000000000 Task2_init
/var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s:305    .text.Task2_init:0000000000000028 $d
/var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s:310    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
/var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s:317    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
/var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s:351    .text.HAL_TIM_PeriodElapsedCallback:0000000000000014 $d
/var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s:356    .text.Error_Handler:0000000000000000 $t
/var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s:363    .text.Error_Handler:0000000000000000 Error_Handler
/var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s:395    .text.SystemClock_Config:0000000000000000 $t
/var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s:402    .text.SystemClock_Config:0000000000000000 SystemClock_Config
/var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s:499    .text.SystemClock_Config:0000000000000058 $d
/var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s:504    .text.main:0000000000000000 $t
/var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s:511    .text.main:0000000000000000 main
/var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s:578    .text.main:000000000000005c $d
/var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s:619    .bss.TaskButtonHandle:0000000000000000 TaskButtonHandle
/var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s:612    .bss.Task2Handle:0000000000000000 Task2Handle
/var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s:626    .bss.defaultTaskHandle:0000000000000000 defaultTaskHandle
/var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s:588    .rodata:0000000000000000 $d
/var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s:609    .bss.Task2Handle:0000000000000000 $d
/var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s:615    .bss.TaskButtonHandle:0000000000000000 $d
/var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccruMnfc.s:622    .bss.defaultTaskHandle:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_GPIO_ReadPin
HAL_GPIO_TogglePin
vTaskDelay
HAL_IncTick
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
osThreadCreate
osKernelStart
