
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version O-2018.06 for linux64 - May 21, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#/***********************************************************/
#/*   FILE        : rob.tcl                          */
#/*   Description : Default Synopsys Design Compiler Script */
#/*   Usage       : dc_shell -tcl_mode -f default.tcl       */
#/*   You'll need to minimally set design_name & read files */
#/***********************************************************/
#/***********************************************************/
#/* The following five lines must be updated for every      */
#/* new design                                              */
#/***********************************************************/
suppress_message {"UID-401"}
suppress_message {"VER-130"}
read_file -f sverilog [list "sys_defs.svh" "predictor.sv"]
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/gtech.db'
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Loading sverilog files: '/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/systemverilog/predictor/sys_defs.svh' '/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/systemverilog/predictor/predictor.sv' 
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/systemverilog/predictor/sys_defs.svh
Compiling source file /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/systemverilog/predictor/predictor.sv
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/systemverilog/predictor/predictor.sv:21: Redeclaration of port 'state'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/systemverilog/predictor/predictor.sv:21: Port state is implicitly typed  (VER-987)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/systemverilog/predictor/predictor.sv:88: the undeclared symbol 'rd_idx2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/systemverilog/predictor/predictor.sv:140: Redeclaration of port 'predictor_states'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/systemverilog/predictor/predictor.sv:140: Port predictor_states is implicitly typed  (VER-987)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/systemverilog/predictor/predictor.sv:145: the undeclared symbol 'rd_idx2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/systemverilog/predictor/predictor.sv:26: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 24 in file
	'/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/systemverilog/predictor/predictor.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            26            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine stateSelector line 55 in file
		'/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/systemverilog/predictor/predictor.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine btb line 104 in file
		'/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/systemverilog/predictor/predictor.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      tags_reg       | Flip-flop |  216  |  Y  | N  | N  | N  | N  | N  | N  |
|     buffer_reg      | Flip-flop |  256  |  Y  | N  | N  | N  | N  | N  | N  |
|      valid_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|      btb/98      |   8    |    1    |      3       |
|      btb/98      |   8    |   27    |      3       |
|      btb/99      |   8    |    1    |      3       |
|      btb/99      |   8    |   27    |      3       |
|     btb/100      |   8    |   32    |      3       |
|     btb/101      |   8    |   32    |      3       |
======================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|  predictor/148   |   8    |    2    |      3       |
|  predictor/149   |   8    |    2    |      3       |
======================================================
Presto compilation completed successfully.
Current design is now '/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/systemverilog/predictor/stateSelector.db:stateSelector'
Loaded 3 designs.
Current design is 'stateSelector'.
stateSelector btb predictor
set design_name predictor
predictor
set clock_name clock
clock
set reset_name reset
reset
set CLK_PERIOD 3
3
#/***********************************************************/
#/* The rest of this file may be left alone for most small  */
#/* to moderate sized designs.  You may need to alter it    */
#/* when synthesizing your final project.                   */
#/***********************************************************/
set SYN_DIR ./
./
set search_path [ list "./" "/afs/umich.edu/class/eecs470/lib/synopsys/" ]
./ /afs/umich.edu/class/eecs470/lib/synopsys/
set target_library "lec25dscc25_TT.db"
lec25dscc25_TT.db
set link_library [concat  "*" $target_library]
* lec25dscc25_TT.db
#/***********************************************************/
#/* Set some flags for optimisation */
set compile_top_all_paths "true"
true
set auto_wire_load_selection "false"
false
#/***********************************************************/
#/*  Clk Periods/uncertainty/transition                     */
set CLK_TRANSITION 0.1
0.1
set CLK_UNCERTAINTY 0.1
0.1
set CLK_LATENCY 0.1
0.1
#/* Input/output Delay values */
set AVG_INPUT_DELAY 0.1
0.1
set AVG_OUTPUT_DELAY 0.1
0.1
#/* Critical Range (ns) */
set CRIT_RANGE 1.0
1.0
#/***********************************************************/
#/* Design Constrains: Not all used                         */
set MAX_TRANSITION 1.0
1.0
set FAST_TRANSITION 0.1
0.1
set MAX_FANOUT 32
32
set MID_FANOUT 8
8
set LOW_FANOUT 1
1
set HIGH_DRIVE 0
0
set HIGH_LOAD 1.0
1.0
set AVG_LOAD 0.1
0.1
set AVG_FANOUT_LOAD 10
10
#/***********************************************************/
#/*BASIC_INPUT = cb18os120_tsmc_max/nd02d1/A1
#BASIC_OUTPUT = cb18os120_tsmc_max/nd02d1/ZN*/
set DRIVING_CELL dffacs1
dffacs1
#/* DONT_USE_LIST = {   } */
#/*************operation cons**************/
#/*OP_WCASE = WCCOM;
#OP_BCASE = BCCOM;*/
set WIRE_LOAD "tsmcwire"
tsmcwire
set LOGICLIB lec25dscc25_TT
lec25dscc25_TT
#/*****************************/
#/* Sourcing the file that sets the Search path and the libraries(target,link) */
set sys_clk $clock_name
clock
set netlist_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".vg"]
./predictor.vg
set ddc_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".ddc"]
./predictor.ddc
set rep_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".rep"]
./predictor.rep
set dc_shell_status [ set chk_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".chk"] ]
./predictor.chk
#/* if we didnt find errors at this point, run */
if {  $dc_shell_status != [list] } {
   current_design $design_name
  link
  set_wire_load_model -name $WIRE_LOAD -lib $LOGICLIB $design_name
  set_wire_load_mode top
  set_fix_multiple_port_nets -outputs -buffer_constants
  create_clock -period $CLK_PERIOD -name $sys_clk [find port $sys_clk]
  set_clock_uncertainty $CLK_UNCERTAINTY $sys_clk
  set_fix_hold $sys_clk
  group_path -from [all_inputs] -name input_grp
  group_path -to [all_outputs] -name output_grp
  set_driving_cell  -lib_cell $DRIVING_CELL [all_inputs]
  remove_driving_cell [find port $sys_clk]
  set_fanout_load $AVG_FANOUT_LOAD [all_outputs]
  set_load $AVG_LOAD [all_outputs]
  set_input_delay $AVG_INPUT_DELAY -clock $sys_clk [all_inputs]
  remove_input_delay -clock $sys_clk [find port $sys_clk]
  set_output_delay $AVG_OUTPUT_DELAY -clock $sys_clk [all_outputs]
  set_dont_touch $reset_name
  set_resistance 0 $reset_name
  set_drive 0 $reset_name
  set_critical_range $CRIT_RANGE [current_design]
  set_max_delay $CLK_PERIOD [all_outputs]
  set MAX_FANOUT $MAX_FANOUT
  set MAX_TRANSITION $MAX_TRANSITION
  uniquify
  ungroup -all -flatten
  redirect $chk_file { check_design }
  compile -map_effort high
  write -hier -format verilog -output $netlist_file $design_name
  write -hier -format ddc -output $ddc_file $design_name
  redirect $rep_file { report_design -nosplit }
  redirect -append $rep_file { report_area }
  redirect -append $rep_file { report_timing -max_paths 2 -input_pins -nets -transition_time -nosplit }
  redirect -append $rep_file { report_constraint -max_delay -verbose -nosplit }
  remove_design -all
  read_file -format verilog $netlist_file
  current_design $design_name
  redirect -append $rep_file { report_reference -nosplit }
  quit
} else {
   quit
}
Loading db file '/afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db'
Current design is 'predictor'.

  Linking design 'predictor'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/systemverilog/predictor/predictor.db, etc
  lec25dscc25_TT (library)    /afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db

Current design is 'predictor'.
Information: Uniquified 8 instances of design 'stateSelector'. (OPT-1056)
Information: Updating graph... (UID-83)
Warning: Design 'predictor' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 442 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'predictor'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'predictor_DW01_cmp6_0'
  Processing 'predictor_DW01_cmp6_1'

  Beginning Mapping Optimizations  (High effort)
  -------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:05  230597.1      0.00       0.0       1.9                                0.00  
    0:00:05  230597.1      0.00       0.0       1.9                                0.00  
    0:00:05  230597.1      0.00       0.0       1.9                                0.00  
    0:00:05  230597.1      0.00       0.0       1.9                                0.00  
    0:00:05  230597.1      0.00       0.0       1.9                                0.00  
    0:00:06  170043.3      0.18      11.3       0.0                                0.00  
    0:00:07  168840.6      0.09       3.4       0.0                                0.00  
    0:00:07  168716.2      0.00       0.0       0.0                                0.00  
    0:00:07  168575.2      0.06       1.9       0.0                                0.00  
    0:00:07  168566.9      0.05       1.0       0.0                                0.00  
    0:00:07  168492.3      0.04       0.6       0.0                                0.00  
    0:00:07  168450.8      0.00       0.0       0.0                                0.00  
    0:00:07  168425.9      0.00       0.0       0.0                                0.00  
    0:00:07  168392.7      0.00       0.0       0.0                                0.00  
    0:00:07  168392.7      0.00       0.0       0.0                                0.00  
    0:00:07  168392.7      0.00       0.0       0.0                                0.00  
    0:00:07  168392.7      0.00       0.0       0.0                                0.00  
    0:00:07  168392.7      0.00       0.0       0.0                                0.00  
    0:00:07  168392.7      0.00       0.0       0.0                                0.00  
    0:00:07  168392.7      0.00       0.0       0.0                                0.00  
    0:00:07  168392.7      0.00       0.0       0.0                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:07  168392.7      0.00       0.0       0.0                                0.00  
    0:00:07  168392.7      0.00       0.0       0.0                                0.00  
    0:00:07  168127.3      0.00       0.0       3.4                                0.00  


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:07  168127.3      0.00       0.0       3.4                                0.00  
    0:00:08  168392.7      0.00       0.0       0.0                                0.00  


  Beginning Critical Range Optimization
  -------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:08  168392.7      0.00       0.0       0.0                                0.00  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:08  168392.7      0.00       0.0       0.0                                0.00  
    0:00:08  168392.7      0.00       0.0       0.0                                0.00  
    0:00:08  166559.7      0.00       0.0       0.0                                0.00  
    0:00:08  166269.4      0.00       0.0       0.0                                0.00  
    0:00:08  165929.3      0.00       0.0       0.0                                0.00  
    0:00:08  165896.1      0.00       0.0       0.0                                0.00  
    0:00:08  165862.9      0.00       0.0       0.0                                0.00  
    0:00:08  165862.9      0.00       0.0       0.0                                0.00  
    0:00:08  165862.9      0.00       0.0       0.0                                0.00  
    0:00:08  165415.0      0.00       0.0       0.0                                0.00  
    0:00:08  165415.0      0.00       0.0       0.0                                0.00  
    0:00:08  165415.0      0.00       0.0       0.0                                0.00  
    0:00:08  165415.0      0.00       0.0       0.0                                0.00  
    0:00:08  165415.0      0.00       0.0       0.0                                0.00  
    0:00:08  165415.0      0.00       0.0       0.0                                0.00  


  Beginning Critical Range Optimization
  -------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:08  165415.0      0.00       0.0       0.0                                0.00  
    0:00:08  165415.0      0.00       0.0       0.0                                0.00  
Loading db file '/afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Writing verilog file '/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/systemverilog/predictor/predictor.vg'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Writing ddc file './predictor.ddc'.
Removing design 'predictor'
Removing library 'gtech'
Removing library 'lec25dscc25_TT'
Removing library 'standard.sldb'
Loading db file '/afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db'
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/gtech.db'
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/standard.sldb'
  Loading link library 'lec25dscc25_TT'
  Loading link library 'gtech'
Loading verilog file '/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/systemverilog/predictor/predictor.vg'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/systemverilog/predictor/predictor.vg
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/systemverilog/predictor/predictor.db:predictor'
Loaded 1 design.
Current design is 'predictor'.
Current design is 'predictor'.

Thank you...
