{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620430736696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 Patches 0.09std SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 Patches 0.09std SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620430736702 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 07 17:38:56 2021 " "Processing started: Fri May 07 17:38:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620430736702 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430736702 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ClockAlarm -c ClockAlarm " "Command: quartus_map --read_settings_files=on --write_settings_files=off ClockAlarm -c ClockAlarm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430736702 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620430737088 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620430737088 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "system.qsys " "Elaborating Platform Designer system entity \"system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430742124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.07.17:39:04 Progress: Loading ClockAlarm/system.qsys " "2021.05.07.17:39:04 Progress: Loading ClockAlarm/system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430744092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.07.17:39:04 Progress: Reading input file " "2021.05.07.17:39:04 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430744352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.07.17:39:04 Progress: Adding CLK \[clock_source 19.1\] " "2021.05.07.17:39:04 Progress: Adding CLK \[clock_source 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430744403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.07.17:39:04 Progress: Parameterizing module CLK " "2021.05.07.17:39:04 Progress: Parameterizing module CLK" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430744783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.07.17:39:04 Progress: Adding CONFIRM_BUTTON \[altera_avalon_pio 19.1\] " "2021.05.07.17:39:04 Progress: Adding CONFIRM_BUTTON \[altera_avalon_pio 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430744785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.07.17:39:04 Progress: Parameterizing module CONFIRM_BUTTON " "2021.05.07.17:39:04 Progress: Parameterizing module CONFIRM_BUTTON" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430744884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.07.17:39:04 Progress: Adding CPU \[altera_nios2_gen2 19.1\] " "2021.05.07.17:39:04 Progress: Adding CPU \[altera_nios2_gen2 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430744886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.07.17:39:05 Progress: Parameterizing module CPU " "2021.05.07.17:39:05 Progress: Parameterizing module CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430745027 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.07.17:39:05 Progress: Adding HOUR_1 \[altera_avalon_pio 19.1\] " "2021.05.07.17:39:05 Progress: Adding HOUR_1 \[altera_avalon_pio 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430745029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.07.17:39:05 Progress: Parameterizing module HOUR_1 " "2021.05.07.17:39:05 Progress: Parameterizing module HOUR_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430745029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.07.17:39:05 Progress: Adding HOUR_2 \[altera_avalon_pio 19.1\] " "2021.05.07.17:39:05 Progress: Adding HOUR_2 \[altera_avalon_pio 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430745030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.07.17:39:05 Progress: Parameterizing module HOUR_2 " "2021.05.07.17:39:05 Progress: Parameterizing module HOUR_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430745030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.07.17:39:05 Progress: Adding INC_HOUR_BUTTON \[altera_avalon_pio 19.1\] " "2021.05.07.17:39:05 Progress: Adding INC_HOUR_BUTTON \[altera_avalon_pio 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430745031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.07.17:39:05 Progress: Parameterizing module INC_HOUR_BUTTON " "2021.05.07.17:39:05 Progress: Parameterizing module INC_HOUR_BUTTON" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430745031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.07.17:39:05 Progress: Adding INC_MIN_BUTTON \[altera_avalon_pio 19.1\] " "2021.05.07.17:39:05 Progress: Adding INC_MIN_BUTTON \[altera_avalon_pio 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430745032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.07.17:39:05 Progress: Parameterizing module INC_MIN_BUTTON " "2021.05.07.17:39:05 Progress: Parameterizing module INC_MIN_BUTTON" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430745032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.07.17:39:05 Progress: Adding JTAG \[altera_avalon_jtag_uart 19.1\] " "2021.05.07.17:39:05 Progress: Adding JTAG \[altera_avalon_jtag_uart 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430745033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.07.17:39:05 Progress: Parameterizing module JTAG " "2021.05.07.17:39:05 Progress: Parameterizing module JTAG" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430745046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.07.17:39:05 Progress: Adding LEDs \[altera_avalon_pio 19.1\] " "2021.05.07.17:39:05 Progress: Adding LEDs \[altera_avalon_pio 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430745047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.07.17:39:05 Progress: Parameterizing module LEDs " "2021.05.07.17:39:05 Progress: Parameterizing module LEDs" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430745047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.07.17:39:05 Progress: Adding MIN_1 \[altera_avalon_pio 19.1\] " "2021.05.07.17:39:05 Progress: Adding MIN_1 \[altera_avalon_pio 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430745048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.07.17:39:05 Progress: Parameterizing module MIN_1 " "2021.05.07.17:39:05 Progress: Parameterizing module MIN_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430745048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.07.17:39:05 Progress: Adding MIN_2 \[altera_avalon_pio 19.1\] " "2021.05.07.17:39:05 Progress: Adding MIN_2 \[altera_avalon_pio 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430745049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.07.17:39:05 Progress: Parameterizing module MIN_2 " "2021.05.07.17:39:05 Progress: Parameterizing module MIN_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430745049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.07.17:39:05 Progress: Adding RAM \[altera_avalon_onchip_memory2 19.1\] " "2021.05.07.17:39:05 Progress: Adding RAM \[altera_avalon_onchip_memory2 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430745049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.07.17:39:05 Progress: Parameterizing module RAM " "2021.05.07.17:39:05 Progress: Parameterizing module RAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430745063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.07.17:39:05 Progress: Adding SEC_1 \[altera_avalon_pio 19.1\] " "2021.05.07.17:39:05 Progress: Adding SEC_1 \[altera_avalon_pio 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430745063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.07.17:39:05 Progress: Parameterizing module SEC_1 " "2021.05.07.17:39:05 Progress: Parameterizing module SEC_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430745063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.07.17:39:05 Progress: Adding SEC_2 \[altera_avalon_pio 19.1\] " "2021.05.07.17:39:05 Progress: Adding SEC_2 \[altera_avalon_pio 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430745064 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.07.17:39:05 Progress: Parameterizing module SEC_2 " "2021.05.07.17:39:05 Progress: Parameterizing module SEC_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430745064 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.07.17:39:05 Progress: Adding SET_MODE_BUTTON \[altera_avalon_pio 19.1\] " "2021.05.07.17:39:05 Progress: Adding SET_MODE_BUTTON \[altera_avalon_pio 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430745064 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.07.17:39:05 Progress: Parameterizing module SET_MODE_BUTTON " "2021.05.07.17:39:05 Progress: Parameterizing module SET_MODE_BUTTON" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430745065 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.07.17:39:05 Progress: Adding TIMER \[altera_avalon_timer 19.1\] " "2021.05.07.17:39:05 Progress: Adding TIMER \[altera_avalon_timer 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430745065 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.07.17:39:05 Progress: Parameterizing module TIMER " "2021.05.07.17:39:05 Progress: Parameterizing module TIMER" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430745087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.07.17:39:05 Progress: Building connections " "2021.05.07.17:39:05 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430745087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.07.17:39:05 Progress: Parameterizing connections " "2021.05.07.17:39:05 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430745111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.07.17:39:05 Progress: Validating " "2021.05.07.17:39:05 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430745114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.07.17:39:05 Progress: Done reading input file " "2021.05.07.17:39:05 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430745762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System.CONFIRM_BUTTON: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "System.CONFIRM_BUTTON: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430746176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System.INC_HOUR_BUTTON: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "System.INC_HOUR_BUTTON: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430746176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System.INC_MIN_BUTTON: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "System.INC_MIN_BUTTON: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430746176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "System.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430746176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System.SET_MODE_BUTTON: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "System.SET_MODE_BUTTON: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430746177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System: Generating system \"system\" for QUARTUS_SYNTH " "System: Generating system \"system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430746740 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CONFIRM_BUTTON: Starting RTL generation for module 'system_CONFIRM_BUTTON' " "CONFIRM_BUTTON: Starting RTL generation for module 'system_CONFIRM_BUTTON'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430750336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CONFIRM_BUTTON:   Generation command is \[exec E:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_CONFIRM_BUTTON --dir=C:/Users/fagon/AppData/Local/Temp/alt8754_230475383839067389.dir/0002_CONFIRM_BUTTON_gen/ --quartus_dir=E:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/fagon/AppData/Local/Temp/alt8754_230475383839067389.dir/0002_CONFIRM_BUTTON_gen//system_CONFIRM_BUTTON_component_configuration.pl  --do_build_sim=0  \] " "CONFIRM_BUTTON:   Generation command is \[exec E:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_CONFIRM_BUTTON --dir=C:/Users/fagon/AppData/Local/Temp/alt8754_230475383839067389.dir/0002_CONFIRM_BUTTON_gen/ --quartus_dir=E:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/fagon/AppData/Local/Temp/alt8754_230475383839067389.dir/0002_CONFIRM_BUTTON_gen//system_CONFIRM_BUTTON_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430750336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CONFIRM_BUTTON: Done RTL generation for module 'system_CONFIRM_BUTTON' " "CONFIRM_BUTTON: Done RTL generation for module 'system_CONFIRM_BUTTON'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430750488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CONFIRM_BUTTON: \"system\" instantiated altera_avalon_pio \"CONFIRM_BUTTON\" " "CONFIRM_BUTTON: \"system\" instantiated altera_avalon_pio \"CONFIRM_BUTTON\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430750502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: \"system\" instantiated altera_nios2_gen2 \"CPU\" " "CPU: \"system\" instantiated altera_nios2_gen2 \"CPU\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430750744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HOUR_1: Starting RTL generation for module 'system_HOUR_1' " "HOUR_1: Starting RTL generation for module 'system_HOUR_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430750750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HOUR_1:   Generation command is \[exec E:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_HOUR_1 --dir=C:/Users/fagon/AppData/Local/Temp/alt8754_230475383839067389.dir/0003_HOUR_1_gen/ --quartus_dir=E:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/fagon/AppData/Local/Temp/alt8754_230475383839067389.dir/0003_HOUR_1_gen//system_HOUR_1_component_configuration.pl  --do_build_sim=0  \] " "HOUR_1:   Generation command is \[exec E:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_HOUR_1 --dir=C:/Users/fagon/AppData/Local/Temp/alt8754_230475383839067389.dir/0003_HOUR_1_gen/ --quartus_dir=E:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/fagon/AppData/Local/Temp/alt8754_230475383839067389.dir/0003_HOUR_1_gen//system_HOUR_1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430750750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HOUR_1: Done RTL generation for module 'system_HOUR_1' " "HOUR_1: Done RTL generation for module 'system_HOUR_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430750890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HOUR_1: \"system\" instantiated altera_avalon_pio \"HOUR_1\" " "HOUR_1: \"system\" instantiated altera_avalon_pio \"HOUR_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430750895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG: Starting RTL generation for module 'system_JTAG' " "JTAG: Starting RTL generation for module 'system_JTAG'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430750900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG:   Generation command is \[exec E:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_JTAG --dir=C:/Users/fagon/AppData/Local/Temp/alt8754_230475383839067389.dir/0004_JTAG_gen/ --quartus_dir=E:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/fagon/AppData/Local/Temp/alt8754_230475383839067389.dir/0004_JTAG_gen//system_JTAG_component_configuration.pl  --do_build_sim=0  \] " "JTAG:   Generation command is \[exec E:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_JTAG --dir=C:/Users/fagon/AppData/Local/Temp/alt8754_230475383839067389.dir/0004_JTAG_gen/ --quartus_dir=E:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/fagon/AppData/Local/Temp/alt8754_230475383839067389.dir/0004_JTAG_gen//system_JTAG_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430750900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG: Done RTL generation for module 'system_JTAG' " "JTAG: Done RTL generation for module 'system_JTAG'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430751083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG: \"system\" instantiated altera_avalon_jtag_uart \"JTAG\" " "JTAG: \"system\" instantiated altera_avalon_jtag_uart \"JTAG\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430751110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: Starting RTL generation for module 'system_LEDs' " "LEDs: Starting RTL generation for module 'system_LEDs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430751115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs:   Generation command is \[exec E:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_LEDs --dir=C:/Users/fagon/AppData/Local/Temp/alt8754_230475383839067389.dir/0005_LEDs_gen/ --quartus_dir=E:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/fagon/AppData/Local/Temp/alt8754_230475383839067389.dir/0005_LEDs_gen//system_LEDs_component_configuration.pl  --do_build_sim=0  \] " "LEDs:   Generation command is \[exec E:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_LEDs --dir=C:/Users/fagon/AppData/Local/Temp/alt8754_230475383839067389.dir/0005_LEDs_gen/ --quartus_dir=E:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/fagon/AppData/Local/Temp/alt8754_230475383839067389.dir/0005_LEDs_gen//system_LEDs_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430751115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: Done RTL generation for module 'system_LEDs' " "LEDs: Done RTL generation for module 'system_LEDs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430751263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: \"system\" instantiated altera_avalon_pio \"LEDs\" " "LEDs: \"system\" instantiated altera_avalon_pio \"LEDs\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430751269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: Starting RTL generation for module 'system_RAM' " "RAM: Starting RTL generation for module 'system_RAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430751273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM:   Generation command is \[exec E:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_RAM --dir=C:/Users/fagon/AppData/Local/Temp/alt8754_230475383839067389.dir/0006_RAM_gen/ --quartus_dir=E:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/fagon/AppData/Local/Temp/alt8754_230475383839067389.dir/0006_RAM_gen//system_RAM_component_configuration.pl  --do_build_sim=0  \] " "RAM:   Generation command is \[exec E:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_RAM --dir=C:/Users/fagon/AppData/Local/Temp/alt8754_230475383839067389.dir/0006_RAM_gen/ --quartus_dir=E:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/fagon/AppData/Local/Temp/alt8754_230475383839067389.dir/0006_RAM_gen//system_RAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430751274 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: Done RTL generation for module 'system_RAM' " "RAM: Done RTL generation for module 'system_RAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430751437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: \"system\" instantiated altera_avalon_onchip_memory2 \"RAM\" " "RAM: \"system\" instantiated altera_avalon_onchip_memory2 \"RAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430751456 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER: Starting RTL generation for module 'system_TIMER' " "TIMER: Starting RTL generation for module 'system_TIMER'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430751466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER:   Generation command is \[exec E:/intelFPGA_lite/19.1/quartus/bin64//perl/bin/perl.exe -I E:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=system_TIMER --dir=C:/Users/fagon/AppData/Local/Temp/alt8754_230475383839067389.dir/0007_TIMER_gen/ --quartus_dir=E:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/fagon/AppData/Local/Temp/alt8754_230475383839067389.dir/0007_TIMER_gen//system_TIMER_component_configuration.pl  --do_build_sim=0  \] " "TIMER:   Generation command is \[exec E:/intelFPGA_lite/19.1/quartus/bin64//perl/bin/perl.exe -I E:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- E:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=system_TIMER --dir=C:/Users/fagon/AppData/Local/Temp/alt8754_230475383839067389.dir/0007_TIMER_gen/ --quartus_dir=E:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/fagon/AppData/Local/Temp/alt8754_230475383839067389.dir/0007_TIMER_gen//system_TIMER_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430751466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER: Done RTL generation for module 'system_TIMER' " "TIMER: Done RTL generation for module 'system_TIMER'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430751627 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER: \"system\" instantiated altera_avalon_timer \"TIMER\" " "TIMER: \"system\" instantiated altera_avalon_timer \"TIMER\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430751641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430754597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430754732 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430754864 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430754995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430755125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430755269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430755401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430755528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430755655 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430755796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430755931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430756076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430756209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430756344 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430756476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430758655 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430758660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430758663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'system_CPU_cpu' " "Cpu: Starting RTL generation for module 'system_CPU_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430758673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec E:/intelFPGA_lite/19.1/quartus/bin64//perl/bin/perl.exe -I E:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/19.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I E:/intelfpga_lite/19.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I E:/intelfpga_lite/19.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I E:/intelfpga_lite/19.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- E:/intelfpga_lite/19.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=system_CPU_cpu --dir=C:/Users/fagon/AppData/Local/Temp/alt8754_230475383839067389.dir/0010_cpu_gen/ --quartus_bindir=E:/intelFPGA_lite/19.1/quartus/bin64/ --verilog --config=C:/Users/fagon/AppData/Local/Temp/alt8754_230475383839067389.dir/0010_cpu_gen//system_CPU_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec E:/intelFPGA_lite/19.1/quartus/bin64//perl/bin/perl.exe -I E:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/19.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I E:/intelfpga_lite/19.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I E:/intelfpga_lite/19.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I E:/intelfpga_lite/19.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- E:/intelfpga_lite/19.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=system_CPU_cpu --dir=C:/Users/fagon/AppData/Local/Temp/alt8754_230475383839067389.dir/0010_cpu_gen/ --quartus_bindir=E:/intelFPGA_lite/19.1/quartus/bin64/ --verilog --config=C:/Users/fagon/AppData/Local/Temp/alt8754_230475383839067389.dir/0010_cpu_gen//system_CPU_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430758673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.05.07 17:39:18 (*) Starting Nios II generation " "Cpu: # 2021.05.07 17:39:18 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430759862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.05.07 17:39:18 (*)   Elaborating CPU configuration settings " "Cpu: # 2021.05.07 17:39:18 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430759862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.05.07 17:39:18 (*)   Creating all objects for CPU " "Cpu: # 2021.05.07 17:39:18 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430759862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.05.07 17:39:19 (*)   Generating RTL from CPU objects " "Cpu: # 2021.05.07 17:39:19 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430759862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.05.07 17:39:19 (*)   Creating plain-text RTL " "Cpu: # 2021.05.07 17:39:19 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430759862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.05.07 17:39:19 (*) Done Nios II generation " "Cpu: # 2021.05.07 17:39:19 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430759862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'system_CPU_cpu' " "Cpu: Done RTL generation for module 'system_CPU_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430759863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"CPU\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"CPU\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430759905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"CPU_data_master_translator\" " "CPU_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"CPU_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430759908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"JTAG_avalon_jtag_slave_translator\" " "JTAG_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"JTAG_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430759909 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"CPU_data_master_agent\" " "CPU_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"CPU_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430759910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"JTAG_avalon_jtag_slave_agent\" " "JTAG_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"JTAG_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430759911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"JTAG_avalon_jtag_slave_agent_rsp_fifo\" " "JTAG_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"JTAG_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430759912 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430759927 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430759940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430759954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430759959 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430759963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430759965 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430759977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\" " "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430759988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/ClockAlarm/db/ip/system/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/ClockAlarm/db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430759996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430760008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\" " "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430760011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430760020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/ClockAlarm/db/ip/system/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/ClockAlarm/db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430760020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430760028 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/ClockAlarm/db/ip/system/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/ClockAlarm/db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430760028 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430760262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430760265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System: Done \"system\" with 31 modules, 44 files " "System: Done \"system\" with 31 modules, 44 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430760266 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "system.qsys " "Finished elaborating Platform Designer system entity \"system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430761148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/system/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430761249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/ClockAlarm/db/ip/system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761250 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/ClockAlarm/db/ip/system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430761250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/ClockAlarm/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430761257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/system/submodules/altera_merlin_master_agent.sv" "" { Text "E:/ClockAlarm/db/ip/system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430761264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/system/submodules/altera_merlin_master_translator.sv" "" { Text "E:/ClockAlarm/db/ip/system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430761273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/system/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/ClockAlarm/db/ip/system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430761281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/system/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/ClockAlarm/db/ip/system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430761288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/system/submodules/altera_reset_controller.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430761295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/system/submodules/altera_reset_synchronizer.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430761301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_confirm_button.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_confirm_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_CONFIRM_BUTTON " "Found entity 1: system_CONFIRM_BUTTON" {  } { { "db/ip/system/submodules/system_confirm_button.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_confirm_button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430761303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_CPU " "Found entity 1: system_CPU" {  } { { "db/ip/system/submodules/system_cpu.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430761304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/system/submodules/system_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_CPU_cpu_register_bank_a_module " "Found entity 1: system_CPU_cpu_register_bank_a_module" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761317 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_CPU_cpu_register_bank_b_module " "Found entity 2: system_CPU_cpu_register_bank_b_module" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761317 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_CPU_cpu_nios2_oci_debug " "Found entity 3: system_CPU_cpu_nios2_oci_debug" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761317 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_CPU_cpu_nios2_oci_break " "Found entity 4: system_CPU_cpu_nios2_oci_break" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761317 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_CPU_cpu_nios2_oci_xbrk " "Found entity 5: system_CPU_cpu_nios2_oci_xbrk" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761317 ""} { "Info" "ISGN_ENTITY_NAME" "6 system_CPU_cpu_nios2_oci_dbrk " "Found entity 6: system_CPU_cpu_nios2_oci_dbrk" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761317 ""} { "Info" "ISGN_ENTITY_NAME" "7 system_CPU_cpu_nios2_oci_itrace " "Found entity 7: system_CPU_cpu_nios2_oci_itrace" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761317 ""} { "Info" "ISGN_ENTITY_NAME" "8 system_CPU_cpu_nios2_oci_td_mode " "Found entity 8: system_CPU_cpu_nios2_oci_td_mode" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761317 ""} { "Info" "ISGN_ENTITY_NAME" "9 system_CPU_cpu_nios2_oci_dtrace " "Found entity 9: system_CPU_cpu_nios2_oci_dtrace" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761317 ""} { "Info" "ISGN_ENTITY_NAME" "10 system_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: system_CPU_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761317 ""} { "Info" "ISGN_ENTITY_NAME" "11 system_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: system_CPU_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761317 ""} { "Info" "ISGN_ENTITY_NAME" "12 system_CPU_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: system_CPU_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761317 ""} { "Info" "ISGN_ENTITY_NAME" "13 system_CPU_cpu_nios2_oci_fifo " "Found entity 13: system_CPU_cpu_nios2_oci_fifo" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761317 ""} { "Info" "ISGN_ENTITY_NAME" "14 system_CPU_cpu_nios2_oci_pib " "Found entity 14: system_CPU_cpu_nios2_oci_pib" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761317 ""} { "Info" "ISGN_ENTITY_NAME" "15 system_CPU_cpu_nios2_oci_im " "Found entity 15: system_CPU_cpu_nios2_oci_im" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761317 ""} { "Info" "ISGN_ENTITY_NAME" "16 system_CPU_cpu_nios2_performance_monitors " "Found entity 16: system_CPU_cpu_nios2_performance_monitors" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761317 ""} { "Info" "ISGN_ENTITY_NAME" "17 system_CPU_cpu_nios2_avalon_reg " "Found entity 17: system_CPU_cpu_nios2_avalon_reg" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761317 ""} { "Info" "ISGN_ENTITY_NAME" "18 system_CPU_cpu_ociram_sp_ram_module " "Found entity 18: system_CPU_cpu_ociram_sp_ram_module" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761317 ""} { "Info" "ISGN_ENTITY_NAME" "19 system_CPU_cpu_nios2_ocimem " "Found entity 19: system_CPU_cpu_nios2_ocimem" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761317 ""} { "Info" "ISGN_ENTITY_NAME" "20 system_CPU_cpu_nios2_oci " "Found entity 20: system_CPU_cpu_nios2_oci" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761317 ""} { "Info" "ISGN_ENTITY_NAME" "21 system_CPU_cpu " "Found entity 21: system_CPU_cpu" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430761317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_CPU_cpu_debug_slave_sysclk " "Found entity 1: system_CPU_cpu_debug_slave_sysclk" {  } { { "db/ip/system/submodules/system_cpu_cpu_debug_slave_sysclk.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430761319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_CPU_cpu_debug_slave_tck " "Found entity 1: system_CPU_cpu_debug_slave_tck" {  } { { "db/ip/system/submodules/system_cpu_cpu_debug_slave_tck.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430761326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_CPU_cpu_debug_slave_wrapper " "Found entity 1: system_CPU_cpu_debug_slave_wrapper" {  } { { "db/ip/system/submodules/system_cpu_cpu_debug_slave_wrapper.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430761333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_CPU_cpu_test_bench " "Found entity 1: system_CPU_cpu_test_bench" {  } { { "db/ip/system/submodules/system_cpu_cpu_test_bench.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430761342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_hour_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_hour_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_HOUR_1 " "Found entity 1: system_HOUR_1" {  } { { "db/ip/system/submodules/system_hour_1.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_hour_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430761343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/system/submodules/system_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_JTAG_sim_scfifo_w " "Found entity 1: system_JTAG_sim_scfifo_w" {  } { { "db/ip/system/submodules/system_jtag.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761351 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_JTAG_scfifo_w " "Found entity 2: system_JTAG_scfifo_w" {  } { { "db/ip/system/submodules/system_jtag.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_jtag.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761351 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_JTAG_sim_scfifo_r " "Found entity 3: system_JTAG_sim_scfifo_r" {  } { { "db/ip/system/submodules/system_jtag.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_jtag.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761351 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_JTAG_scfifo_r " "Found entity 4: system_JTAG_scfifo_r" {  } { { "db/ip/system/submodules/system_jtag.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_jtag.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761351 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_JTAG " "Found entity 5: system_JTAG" {  } { { "db/ip/system/submodules/system_jtag.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_jtag.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430761351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_LEDs " "Found entity 1: system_LEDs" {  } { { "db/ip/system/submodules/system_leds.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430761353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_RAM " "Found entity 1: system_RAM" {  } { { "db/ip/system/submodules/system_ram.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430761354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_TIMER " "Found entity 1: system_TIMER" {  } { { "db/ip/system/submodules/system_timer.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430761355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_irq_mapper " "Found entity 1: system_irq_mapper" {  } { { "db/ip/system/submodules/system_irq_mapper.sv" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430761357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0 " "Found entity 1: system_mm_interconnect_0" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430761383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430761386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430761395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_demux " "Found entity 1: system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430761406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: system_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430761415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_mux " "Found entity 1: system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430761423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_mux_003 " "Found entity 1: system_mm_interconnect_0_cmd_mux_003" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_003.sv" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430761424 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620430761433 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620430761433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_default_decode " "Found entity 1: system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761434 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router " "Found entity 2: system_mm_interconnect_0_router" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430761434 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620430761440 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620430761440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_001_default_decode " "Found entity 1: system_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761441 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_001 " "Found entity 2: system_mm_interconnect_0_router_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430761441 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620430761442 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620430761442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_002_default_decode " "Found entity 1: system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761442 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_002 " "Found entity 2: system_mm_interconnect_0_router_002" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430761442 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_005.sv" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620430761443 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_005.sv" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620430761443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_005_default_decode " "Found entity 1: system_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_005.sv" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761444 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_005 " "Found entity 2: system_mm_interconnect_0_router_005" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_005.sv" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430761444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_demux " "Found entity 1: system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430761445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_demux_003 " "Found entity 1: system_mm_interconnect_0_rsp_demux_003" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_003.sv" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430761447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_mux " "Found entity 1: system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430761454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: system_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430761461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "db/ip/system/system.v" "" { Text "E:/ClockAlarm/db/ip/system/system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430761472 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system " "Elaborating entity \"system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620430761538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CONFIRM_BUTTON system_CONFIRM_BUTTON:confirm_button " "Elaborating entity \"system_CONFIRM_BUTTON\" for hierarchy \"system_CONFIRM_BUTTON:confirm_button\"" {  } { { "db/ip/system/system.v" "confirm_button" { Text "E:/ClockAlarm/db/ip/system/system.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430761582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU system_CPU:cpu " "Elaborating entity \"system_CPU\" for hierarchy \"system_CPU:cpu\"" {  } { { "db/ip/system/system.v" "cpu" { Text "E:/ClockAlarm/db/ip/system/system.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430761589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu system_CPU:cpu\|system_CPU_cpu:cpu " "Elaborating entity \"system_CPU_cpu\" for hierarchy \"system_CPU:cpu\|system_CPU_cpu:cpu\"" {  } { { "db/ip/system/submodules/system_cpu.v" "cpu" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430761595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu_test_bench system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_test_bench:the_system_CPU_cpu_test_bench " "Elaborating entity \"system_CPU_cpu_test_bench\" for hierarchy \"system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_test_bench:the_system_CPU_cpu_test_bench\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "the_system_CPU_cpu_test_bench" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430761665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu_register_bank_a_module system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_register_bank_a_module:system_CPU_cpu_register_bank_a " "Elaborating entity \"system_CPU_cpu_register_bank_a_module\" for hierarchy \"system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_register_bank_a_module:system_CPU_cpu_register_bank_a\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "system_CPU_cpu_register_bank_a" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430761673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_register_bank_a_module:system_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_register_bank_a_module:system_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "the_altsyncram" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430761830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_register_bank_a_module:system_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_register_bank_a_module:system_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430761838 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_register_bank_a_module:system_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_register_bank_a_module:system_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430761839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430761839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430761839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430761839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430761839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430761839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430761839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430761839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430761839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430761839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430761839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430761839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430761839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430761839 ""}  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620430761839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "E:/ClockAlarm/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430761890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430761890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_register_bank_a_module:system_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_register_bank_a_module:system_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430761890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu_register_bank_b_module system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_register_bank_b_module:system_CPU_cpu_register_bank_b " "Elaborating entity \"system_CPU_cpu_register_bank_b_module\" for hierarchy \"system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_register_bank_b_module:system_CPU_cpu_register_bank_b\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "system_CPU_cpu_register_bank_b" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430761907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu_nios2_oci system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci " "Elaborating entity \"system_CPU_cpu_nios2_oci\" for hierarchy \"system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "the_system_CPU_cpu_nios2_oci" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430761927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu_nios2_oci_debug system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_debug:the_system_CPU_cpu_nios2_oci_debug " "Elaborating entity \"system_CPU_cpu_nios2_oci_debug\" for hierarchy \"system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_debug:the_system_CPU_cpu_nios2_oci_debug\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "the_system_CPU_cpu_nios2_oci_debug" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430761944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_debug:the_system_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_debug:the_system_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "the_altera_std_synchronizer" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430761964 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_debug:the_system_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_debug:the_system_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430761967 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_debug:the_system_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_debug:the_system_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430761967 ""}  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620430761967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu_nios2_oci_break system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_break:the_system_CPU_cpu_nios2_oci_break " "Elaborating entity \"system_CPU_cpu_nios2_oci_break\" for hierarchy \"system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_break:the_system_CPU_cpu_nios2_oci_break\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "the_system_CPU_cpu_nios2_oci_break" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430761968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu_nios2_oci_xbrk system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_xbrk:the_system_CPU_cpu_nios2_oci_xbrk " "Elaborating entity \"system_CPU_cpu_nios2_oci_xbrk\" for hierarchy \"system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_xbrk:the_system_CPU_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "the_system_CPU_cpu_nios2_oci_xbrk" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430761998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu_nios2_oci_dbrk system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_dbrk:the_system_CPU_cpu_nios2_oci_dbrk " "Elaborating entity \"system_CPU_cpu_nios2_oci_dbrk\" for hierarchy \"system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_dbrk:the_system_CPU_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "the_system_CPU_cpu_nios2_oci_dbrk" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430762002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu_nios2_oci_itrace system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_itrace:the_system_CPU_cpu_nios2_oci_itrace " "Elaborating entity \"system_CPU_cpu_nios2_oci_itrace\" for hierarchy \"system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_itrace:the_system_CPU_cpu_nios2_oci_itrace\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "the_system_CPU_cpu_nios2_oci_itrace" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430762006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu_nios2_oci_dtrace system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_dtrace:the_system_CPU_cpu_nios2_oci_dtrace " "Elaborating entity \"system_CPU_cpu_nios2_oci_dtrace\" for hierarchy \"system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_dtrace:the_system_CPU_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "the_system_CPU_cpu_nios2_oci_dtrace" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430762011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu_nios2_oci_td_mode system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_dtrace:the_system_CPU_cpu_nios2_oci_dtrace\|system_CPU_cpu_nios2_oci_td_mode:system_CPU_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"system_CPU_cpu_nios2_oci_td_mode\" for hierarchy \"system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_dtrace:the_system_CPU_cpu_nios2_oci_dtrace\|system_CPU_cpu_nios2_oci_td_mode:system_CPU_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "system_CPU_cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430762052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu_nios2_oci_fifo system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_fifo:the_system_CPU_cpu_nios2_oci_fifo " "Elaborating entity \"system_CPU_cpu_nios2_oci_fifo\" for hierarchy \"system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_fifo:the_system_CPU_cpu_nios2_oci_fifo\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "the_system_CPU_cpu_nios2_oci_fifo" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430762055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu_nios2_oci_compute_input_tm_cnt system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_fifo:the_system_CPU_cpu_nios2_oci_fifo\|system_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_system_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"system_CPU_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_fifo:the_system_CPU_cpu_nios2_oci_fifo\|system_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_system_CPU_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "the_system_CPU_cpu_nios2_oci_compute_input_tm_cnt" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430762077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu_nios2_oci_fifo_wrptr_inc system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_fifo:the_system_CPU_cpu_nios2_oci_fifo\|system_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_system_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"system_CPU_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_fifo:the_system_CPU_cpu_nios2_oci_fifo\|system_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_system_CPU_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "the_system_CPU_cpu_nios2_oci_fifo_wrptr_inc" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430762079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu_nios2_oci_fifo_cnt_inc system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_fifo:the_system_CPU_cpu_nios2_oci_fifo\|system_CPU_cpu_nios2_oci_fifo_cnt_inc:the_system_CPU_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"system_CPU_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_fifo:the_system_CPU_cpu_nios2_oci_fifo\|system_CPU_cpu_nios2_oci_fifo_cnt_inc:the_system_CPU_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "the_system_CPU_cpu_nios2_oci_fifo_cnt_inc" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430762082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu_nios2_oci_pib system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_pib:the_system_CPU_cpu_nios2_oci_pib " "Elaborating entity \"system_CPU_cpu_nios2_oci_pib\" for hierarchy \"system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_pib:the_system_CPU_cpu_nios2_oci_pib\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "the_system_CPU_cpu_nios2_oci_pib" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430762085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu_nios2_oci_im system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_im:the_system_CPU_cpu_nios2_oci_im " "Elaborating entity \"system_CPU_cpu_nios2_oci_im\" for hierarchy \"system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_im:the_system_CPU_cpu_nios2_oci_im\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "the_system_CPU_cpu_nios2_oci_im" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430762088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu_nios2_avalon_reg system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_avalon_reg:the_system_CPU_cpu_nios2_avalon_reg " "Elaborating entity \"system_CPU_cpu_nios2_avalon_reg\" for hierarchy \"system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_avalon_reg:the_system_CPU_cpu_nios2_avalon_reg\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "the_system_CPU_cpu_nios2_avalon_reg" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430762095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu_nios2_ocimem system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_ocimem:the_system_CPU_cpu_nios2_ocimem " "Elaborating entity \"system_CPU_cpu_nios2_ocimem\" for hierarchy \"system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_ocimem:the_system_CPU_cpu_nios2_ocimem\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "the_system_CPU_cpu_nios2_ocimem" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430762100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu_ociram_sp_ram_module system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_ocimem:the_system_CPU_cpu_nios2_ocimem\|system_CPU_cpu_ociram_sp_ram_module:system_CPU_cpu_ociram_sp_ram " "Elaborating entity \"system_CPU_cpu_ociram_sp_ram_module\" for hierarchy \"system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_ocimem:the_system_CPU_cpu_nios2_ocimem\|system_CPU_cpu_ociram_sp_ram_module:system_CPU_cpu_ociram_sp_ram\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "system_CPU_cpu_ociram_sp_ram" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430762127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_ocimem:the_system_CPU_cpu_nios2_ocimem\|system_CPU_cpu_ociram_sp_ram_module:system_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_ocimem:the_system_CPU_cpu_nios2_ocimem\|system_CPU_cpu_ociram_sp_ram_module:system_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "the_altsyncram" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430762139 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_ocimem:the_system_CPU_cpu_nios2_ocimem\|system_CPU_cpu_ociram_sp_ram_module:system_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_ocimem:the_system_CPU_cpu_nios2_ocimem\|system_CPU_cpu_ociram_sp_ram_module:system_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430762146 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_ocimem:the_system_CPU_cpu_nios2_ocimem\|system_CPU_cpu_ociram_sp_ram_module:system_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_ocimem:the_system_CPU_cpu_nios2_ocimem\|system_CPU_cpu_ociram_sp_ram_module:system_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430762146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430762146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430762146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430762146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430762146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430762146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430762146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430762146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430762146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430762146 ""}  } { { "db/ip/system/submodules/system_cpu_cpu.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620430762146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "E:/ClockAlarm/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430762176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430762176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_ocimem:the_system_CPU_cpu_nios2_ocimem\|system_CPU_cpu_ociram_sp_ram_module:system_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_ocimem:the_system_CPU_cpu_nios2_ocimem\|system_CPU_cpu_ociram_sp_ram_module:system_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430762177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu_debug_slave_wrapper system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_debug_slave_wrapper:the_system_CPU_cpu_debug_slave_wrapper " "Elaborating entity \"system_CPU_cpu_debug_slave_wrapper\" for hierarchy \"system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_debug_slave_wrapper:the_system_CPU_cpu_debug_slave_wrapper\"" {  } { { "db/ip/system/submodules/system_cpu_cpu.v" "the_system_CPU_cpu_debug_slave_wrapper" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430762187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu_debug_slave_tck system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_debug_slave_wrapper:the_system_CPU_cpu_debug_slave_wrapper\|system_CPU_cpu_debug_slave_tck:the_system_CPU_cpu_debug_slave_tck " "Elaborating entity \"system_CPU_cpu_debug_slave_tck\" for hierarchy \"system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_debug_slave_wrapper:the_system_CPU_cpu_debug_slave_wrapper\|system_CPU_cpu_debug_slave_tck:the_system_CPU_cpu_debug_slave_tck\"" {  } { { "db/ip/system/submodules/system_cpu_cpu_debug_slave_wrapper.v" "the_system_CPU_cpu_debug_slave_tck" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430762192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu_debug_slave_sysclk system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_debug_slave_wrapper:the_system_CPU_cpu_debug_slave_wrapper\|system_CPU_cpu_debug_slave_sysclk:the_system_CPU_cpu_debug_slave_sysclk " "Elaborating entity \"system_CPU_cpu_debug_slave_sysclk\" for hierarchy \"system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_debug_slave_wrapper:the_system_CPU_cpu_debug_slave_wrapper\|system_CPU_cpu_debug_slave_sysclk:the_system_CPU_cpu_debug_slave_sysclk\"" {  } { { "db/ip/system/submodules/system_cpu_cpu_debug_slave_wrapper.v" "the_system_CPU_cpu_debug_slave_sysclk" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430762218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_debug_slave_wrapper:the_system_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_debug_slave_wrapper:the_system_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_cpu_debug_slave_phy\"" {  } { { "db/ip/system/submodules/system_cpu_cpu_debug_slave_wrapper.v" "system_CPU_cpu_debug_slave_phy" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430762258 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_debug_slave_wrapper:the_system_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_debug_slave_wrapper:the_system_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_cpu_debug_slave_phy\"" {  } { { "db/ip/system/submodules/system_cpu_cpu_debug_slave_wrapper.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430762261 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_debug_slave_wrapper:the_system_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_cpu_debug_slave_phy " "Instantiated megafunction \"system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_debug_slave_wrapper:the_system_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430762261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430762261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430762261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430762261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430762261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430762261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430762261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430762261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430762261 ""}  } { { "db/ip/system/submodules/system_cpu_cpu_debug_slave_wrapper.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620430762261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_debug_slave_wrapper:the_system_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_debug_slave_wrapper:the_system_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430762263 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_debug_slave_wrapper:the_system_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_debug_slave_wrapper:the_system_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_debug_slave_wrapper:the_system_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_debug_slave_wrapper:the_system_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/system/submodules/system_cpu_cpu_debug_slave_wrapper.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430762265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_debug_slave_wrapper:the_system_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_debug_slave_wrapper:the_system_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430762954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_debug_slave_wrapper:the_system_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_debug_slave_wrapper:the_system_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430763058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_HOUR_1 system_HOUR_1:hour_1 " "Elaborating entity \"system_HOUR_1\" for hierarchy \"system_HOUR_1:hour_1\"" {  } { { "db/ip/system/system.v" "hour_1" { Text "E:/ClockAlarm/db/ip/system/system.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430763089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_JTAG system_JTAG:jtag " "Elaborating entity \"system_JTAG\" for hierarchy \"system_JTAG:jtag\"" {  } { { "db/ip/system/system.v" "jtag" { Text "E:/ClockAlarm/db/ip/system/system.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430763093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_JTAG_scfifo_w system_JTAG:jtag\|system_JTAG_scfifo_w:the_system_JTAG_scfifo_w " "Elaborating entity \"system_JTAG_scfifo_w\" for hierarchy \"system_JTAG:jtag\|system_JTAG_scfifo_w:the_system_JTAG_scfifo_w\"" {  } { { "db/ip/system/submodules/system_jtag.v" "the_system_JTAG_scfifo_w" { Text "E:/ClockAlarm/db/ip/system/submodules/system_jtag.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430763099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system_JTAG:jtag\|system_JTAG_scfifo_w:the_system_JTAG_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"system_JTAG:jtag\|system_JTAG_scfifo_w:the_system_JTAG_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/system/submodules/system_jtag.v" "wfifo" { Text "E:/ClockAlarm/db/ip/system/submodules/system_jtag.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430763289 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_JTAG:jtag\|system_JTAG_scfifo_w:the_system_JTAG_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"system_JTAG:jtag\|system_JTAG_scfifo_w:the_system_JTAG_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/system/submodules/system_jtag.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_jtag.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430763292 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_JTAG:jtag\|system_JTAG_scfifo_w:the_system_JTAG_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"system_JTAG:jtag\|system_JTAG_scfifo_w:the_system_JTAG_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430763292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430763292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430763292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430763292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430763292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430763292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430763292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430763292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430763292 ""}  } { { "db/ip/system/submodules/system_jtag.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_jtag.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620430763292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "E:/ClockAlarm/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430763323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430763323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 system_JTAG:jtag\|system_JTAG_scfifo_w:the_system_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"system_JTAG:jtag\|system_JTAG_scfifo_w:the_system_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430763323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "E:/ClockAlarm/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430763334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430763334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 system_JTAG:jtag\|system_JTAG_scfifo_w:the_system_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"system_JTAG:jtag\|system_JTAG_scfifo_w:the_system_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "E:/ClockAlarm/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430763335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/ClockAlarm/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430763346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430763346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf system_JTAG:jtag\|system_JTAG_scfifo_w:the_system_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"system_JTAG:jtag\|system_JTAG_scfifo_w:the_system_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "E:/ClockAlarm/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430763347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "E:/ClockAlarm/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430763386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430763386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 system_JTAG:jtag\|system_JTAG_scfifo_w:the_system_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"system_JTAG:jtag\|system_JTAG_scfifo_w:the_system_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/ClockAlarm/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430763386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "E:/ClockAlarm/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430763426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430763426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 system_JTAG:jtag\|system_JTAG_scfifo_w:the_system_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"system_JTAG:jtag\|system_JTAG_scfifo_w:the_system_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "E:/ClockAlarm/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430763427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "E:/ClockAlarm/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430763461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430763461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb system_JTAG:jtag\|system_JTAG_scfifo_w:the_system_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"system_JTAG:jtag\|system_JTAG_scfifo_w:the_system_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "E:/ClockAlarm/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430763462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_JTAG_scfifo_r system_JTAG:jtag\|system_JTAG_scfifo_r:the_system_JTAG_scfifo_r " "Elaborating entity \"system_JTAG_scfifo_r\" for hierarchy \"system_JTAG:jtag\|system_JTAG_scfifo_r:the_system_JTAG_scfifo_r\"" {  } { { "db/ip/system/submodules/system_jtag.v" "the_system_JTAG_scfifo_r" { Text "E:/ClockAlarm/db/ip/system/submodules/system_jtag.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430763466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic system_JTAG:jtag\|alt_jtag_atlantic:system_JTAG_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"system_JTAG:jtag\|alt_jtag_atlantic:system_JTAG_alt_jtag_atlantic\"" {  } { { "db/ip/system/submodules/system_jtag.v" "system_JTAG_alt_jtag_atlantic" { Text "E:/ClockAlarm/db/ip/system/submodules/system_jtag.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430763675 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_JTAG:jtag\|alt_jtag_atlantic:system_JTAG_alt_jtag_atlantic " "Elaborated megafunction instantiation \"system_JTAG:jtag\|alt_jtag_atlantic:system_JTAG_alt_jtag_atlantic\"" {  } { { "db/ip/system/submodules/system_jtag.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_jtag.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430763692 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_JTAG:jtag\|alt_jtag_atlantic:system_JTAG_alt_jtag_atlantic " "Instantiated megafunction \"system_JTAG:jtag\|alt_jtag_atlantic:system_JTAG_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430763692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430763692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430763692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430763692 ""}  } { { "db/ip/system/submodules/system_jtag.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_jtag.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620430763692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter system_JTAG:jtag\|alt_jtag_atlantic:system_JTAG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"system_JTAG:jtag\|alt_jtag_atlantic:system_JTAG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430763718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl system_JTAG:jtag\|alt_jtag_atlantic:system_JTAG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"system_JTAG:jtag\|alt_jtag_atlantic:system_JTAG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430763722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_LEDs system_LEDs:leds " "Elaborating entity \"system_LEDs\" for hierarchy \"system_LEDs:leds\"" {  } { { "db/ip/system/system.v" "leds" { Text "E:/ClockAlarm/db/ip/system/system.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430763726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_RAM system_RAM:ram " "Elaborating entity \"system_RAM\" for hierarchy \"system_RAM:ram\"" {  } { { "db/ip/system/system.v" "ram" { Text "E:/ClockAlarm/db/ip/system/system.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430763730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_RAM:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_ram.v" "the_altsyncram" { Text "E:/ClockAlarm/db/ip/system/submodules/system_ram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430763742 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_RAM:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_ram.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_ram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430763749 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_RAM:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"system_RAM:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430763749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file system_RAM.hex " "Parameter \"init_file\" = \"system_RAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430763749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430763749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430763749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430763749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430763749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430763749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430763749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430763749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430763749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430763749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430763749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620430763749 ""}  } { { "db/ip/system/submodules/system_ram.v" "" { Text "E:/ClockAlarm/db/ip/system/submodules/system_ram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620430763749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_11m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_11m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_11m1 " "Found entity 1: altsyncram_11m1" {  } { { "db/altsyncram_11m1.tdf" "" { Text "E:/ClockAlarm/db/altsyncram_11m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430763780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430763780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_11m1 system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_11m1:auto_generated " "Elaborating entity \"altsyncram_11m1\" for hierarchy \"system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_11m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430763780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_TIMER system_TIMER:timer " "Elaborating entity \"system_TIMER\" for hierarchy \"system_TIMER:timer\"" {  } { { "db/ip/system/system.v" "timer" { Text "E:/ClockAlarm/db/ip/system/system.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430763830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0 system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_mm_interconnect_0\" for hierarchy \"system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/system/system.v" "mm_interconnect_0" { Text "E:/ClockAlarm/db/ip/system/system.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430763838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cpu_data_master_translator" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0.v" 1126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430764109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0.v" 1186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430764117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "jtag_avalon_jtag_slave_translator" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0.v" 1250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430764124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0.v" 1314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430764134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "ram_s1_translator" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0.v" 1378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430764143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "leds_s1_translator" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0.v" 1442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430764152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "timer_s1_translator" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0.v" 2146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430764166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cpu_data_master_agent" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0.v" 2227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430764175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0.v" 2308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430764183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0.v" 2392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430764190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/ClockAlarm/db/ip/system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430764201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent_rsp_fifo" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0.v" 2433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430764208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router " "Elaborating entity \"system_mm_interconnect_0_router\" for hierarchy \"system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0.v" 4199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430764245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_default_decode system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\|system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_default_decode\" for hierarchy \"system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\|system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430764263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_001 system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"system_mm_interconnect_0_router_001\" for hierarchy \"system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_001" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0.v" 4215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430764266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_001_default_decode system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\|system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\|system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430764278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_002 system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"system_mm_interconnect_0_router_002\" for hierarchy \"system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_002" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0.v" 4231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430764281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_002_default_decode system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\|system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\|system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430764286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_005 system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"system_mm_interconnect_0_router_005\" for hierarchy \"system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_005" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430764290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_005_default_decode system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_005:router_005\|system_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_005_default_decode\" for hierarchy \"system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_005:router_005\|system_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430764295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_demux system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system_mm_interconnect_0_cmd_demux\" for hierarchy \"system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_demux" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0.v" 4556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430764306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_demux_001 system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_demux_001" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0.v" 4591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430764322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_mux system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system_mm_interconnect_0_cmd_mux\" for hierarchy \"system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_mux" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0.v" 4614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430764329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430764339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/ClockAlarm/db/ip/system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430764342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_mux_003 system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"system_mm_interconnect_0_cmd_mux_003\" for hierarchy \"system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_mux_003" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0.v" 4677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430764348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_demux system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"system_mm_interconnect_0_rsp_demux\" for hierarchy \"system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_demux" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0.v" 4893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430764356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_demux_003 system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"system_mm_interconnect_0_rsp_demux_003\" for hierarchy \"system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_demux_003" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0.v" 4956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430764363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_mux system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system_mm_interconnect_0_rsp_mux\" for hierarchy \"system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_mux" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0.v" 5250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430764373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430764417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/ClockAlarm/db/ip/system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430764420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_mux_001 system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_mux_001" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0.v" 5285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430764423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430764437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/ClockAlarm/db/ip/system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430764440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "avalon_st_adapter" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0.v" 5314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430764444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "E:/ClockAlarm/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430764448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_irq_mapper system_irq_mapper:irq_mapper " "Elaborating entity \"system_irq_mapper\" for hierarchy \"system_irq_mapper:irq_mapper\"" {  } { { "db/ip/system/system.v" "irq_mapper" { Text "E:/ClockAlarm/db/ip/system/system.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430764462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "db/ip/system/system.v" "rst_controller" { Text "E:/ClockAlarm/db/ip/system/system.v" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430764465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/system/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/ClockAlarm/db/ip/system/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430764470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/system/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/ClockAlarm/db/ip/system/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430764473 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1620430765811 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.05.07.17:39:27 Progress: Loading sld1b1354a9/alt_sld_fab_wrapper_hw.tcl " "2021.05.07.17:39:27 Progress: Loading sld1b1354a9/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430767705 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430769085 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430769159 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430770341 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430770432 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430770529 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430770630 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430770641 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430770642 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1620430771314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1b1354a9/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1b1354a9/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld1b1354a9/alt_sld_fab.v" "" { Text "E:/ClockAlarm/db/ip/sld1b1354a9/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430771503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430771503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1b1354a9/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1b1354a9/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld1b1354a9/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/ClockAlarm/db/ip/sld1b1354a9/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430771580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430771580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1b1354a9/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1b1354a9/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld1b1354a9/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/ClockAlarm/db/ip/sld1b1354a9/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430771588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430771588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1b1354a9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1b1354a9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld1b1354a9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/ClockAlarm/db/ip/sld1b1354a9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430771638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430771638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1b1354a9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld1b1354a9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld1b1354a9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/ClockAlarm/db/ip/sld1b1354a9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430771708 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld1b1354a9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/ClockAlarm/db/ip/sld1b1354a9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430771708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430771708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1b1354a9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1b1354a9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld1b1354a9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/ClockAlarm/db/ip/sld1b1354a9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620430771762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430771762 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1620430774139 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430775011 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "183 " "183 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620430775770 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430775986 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/ClockAlarm/output_files/ClockAlarm.map.smsg " "Generated suppressed messages file E:/ClockAlarm/output_files/ClockAlarm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430776403 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620430777189 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620430777189 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2171 " "Implemented 2171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620430777442 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620430777442 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1964 " "Implemented 1964 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620430777442 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1620430777442 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620430777442 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5028 " "Peak virtual memory: 5028 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620430777483 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 07 17:39:37 2021 " "Processing ended: Fri May 07 17:39:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620430777483 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620430777483 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:27 " "Total CPU time (on all processors): 00:01:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620430777483 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620430777483 ""}
