Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ramdas/Vivado/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_counter_behav xil_defaultlib.top_counter xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb_TB
Compiling module xil_defaultlib.cb_M
Compiling module xil_defaultlib.counter_ifc
Compiling module xil_defaultlib.test_counter
Compiling module xil_defaultlib.up_down_counter
Compiling module xil_defaultlib.monitor
Compiling module xil_defaultlib.top_counter
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_counter_behav
