COMMENT @%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

	Copyright (c) Geoworks 1996 -- All Rights Reserved

PROJECT:	
MODULE:		
FILE:		elanSC400.def

AUTHOR:		Dave Durran, Dec 6 1996

MACROS:
	Name			Description
	----			-----------

REVISION HISTORY:
	Name	Date		Description
	----	----		-----------
	Dave 	12/6/96		Initial revision


DESCRIPTION:
	Contains useful registers for the Intel Elan SC400 CPU.
	
	The constants have the same name as the EAS gives prepended, of
	course, with SC400_.

	Included are the I/O locations accessed by the 22/23 index/data
	registers. PLEASE add the record definitions to this file when you use a
	register location.

		
	$Id: elanSC400.def,v 1.1 97/04/04 14:17:27 newdeal Exp $

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%@

SetDef	__SC400


SC400_CHIP_INDEX		equ	22h
SC400_CHIP_DATA			equ	23h
SC400_PC_CARD_CTRL_INDEX	equ	03e0h
SC400_PC_CARD_CTRL_DATA		equ	03e1h

;---------------------------------------------------------------------------
; DRAM Controller
;---------------------------------------------------------------------------

;index values to write to SC400_CHIP_INDEX

SC400_DRAM_BANK0_CONFIG		equ	0h
SC400_DRAM_BANK1_CONFIG		equ	1h
SC400_DRAM_BANK2_CONFIG		equ	2h
SC400_DRAM_BANK3_CONFIG		equ	3h
SC400_DRAM_CONTROL		equ	4h
SC400_DRAM_REFRESH_CONTROL	equ	5h


;---------------------------------------------------------------------------
; Chip Configuration
;---------------------------------------------------------------------------

;index values to write to SC400_CHIP_INDEX

SC400_DRIVE_STRENGTH_A		equ	6h
SC400_DRIVE_STRENGTH_B		equ	7h

;---------------------------------------------------------------------------
; Cache Control
;---------------------------------------------------------------------------

;index values to write to SC400_CHIP_INDEX

SC400_NON_CACHABLE_WINDOW_0_ADDRESS	equ	10h
SC400_NON_CACHABLE_WINDOW_0_ATTRIBUTE	equ	11h
SC400_NON_CACHABLE_WINDOW_1_ADDRESS	equ	12h
SC400_NON_CACHABLE_WINDOW_1_ATTRIBUTE	equ	13h
SC400_CACHE_AND_VL			equ	14h

NCacheWinSize	etype	byte, 0, 1
	NCWS_DISABLED	enum	NCacheWinSize	;disabled
	NCWS_64K	enum	NCacheWinSize	;64K bytes
	NCWS_128K	enum	NCacheWinSize	;128K bytes
	NCWS_256K	enum	NCacheWinSize	;256K bytes
	NCWS_512K	enum	NCacheWinSize	;512K bytes
	NCWS_1M		enum	NCacheWinSize	;1Meg bytes

SC400NonCachableWindowAttribute	record
	SNCWA_RES:1		;reserved, PRESERVE IT'S STATE
	SNCWA_CACHE_SMM_EN:1	;1=enable caching in SMM
	SNCWA_FLUSH_ENTRY_DIS:1	;1=disable auto cache flush on SMM entry
	SNCWA_NCWIN_SIZE NCacheWinSize:3 ;size of non-cache window
	SNCWA_NCWIN_START_HI:2	;bits 24 and 25 of the window start address
SC400NonCachableWindowAttribute	end

SC400CacheAndVL	record
	SCAV_VIDCACHE:1		;1=video graphics memory write-thru cached
	SCAV_SHUTDN_DET:1	;status of CPU shutdown cycle
	SCAV_MMU_DLY:1		;1=extra wait state for DRAM at 2.7V
	SCAV_VL_RESET:1		;1=assert LRESET
	SCAV_VL_EN:1		;1=enable VESA local bus
	SCAV_SW_FLUSH:1		;status of cache flush
	SCAV_SW_WB:1		;status of write-back cycles
	SCAV_WBACK:1		;1=write-back, 0=write-thru
SC400CacheAndVL	end

;---------------------------------------------------------------------------
; ROM Controller and Chip Select Unit 
;---------------------------------------------------------------------------

;index values to write to SC400_CHIP_INDEX

SC400_PIN_STRAP_STATUS			equ	20h
SC400_ROM0_SHADOW			equ	21h
SC400_ROM0_ATTRIBUTE			equ	22h
SC400_ROMCS0_CONFIG_A			equ	23h
SC400_ROMCS0_CONFIG_B			equ	24h
SC400_ROMCS1_CONFIG_A                   equ     25h
SC400_ROMCS1_CONFIG_B                   equ     26h
SC400_ROMCS2_CONFIG_A                   equ     27h
SC400_ROMCS2_CONFIG_B                   equ     28h

SC400ROM0Attribute	record
	SR0A_CSEG_CACHE_EN:1
	SR0A_DSEG_CACHE_EN:1
	SR0A_ESEG_CACHE_EN:1
	SR0A_FSEG_CACHE_EN:1
	SR0A_CSEG_WP:1
	SR0A_DSEG_WP:1
	SR0A_ESEG_WP:1
	SR0A_FSEG_WP:1
SC400ROM0Attribute	end


;---------------------------------------------------------------------------
; EMS (AMD calls them MMS)
;---------------------------------------------------------------------------

SC400_MMS30_ATTRIBUTE			equ	30h
SC400_MMS30_DEVICE_SELECT		equ	31h
SC400_MMS5_DESTINATION			equ	32h
SC400_MMS5_ATTRIBUTE			equ	33h
SC400_MMS6_DESTINATION			equ	34h
SC400_MMS6_ATTRIBUTE			equ	35h

MMSDevice	etype
	MMSD_ROMCS0	enum	MMSDevice
	MMSD_ROMCS1	enum	MMSDevice
	MMSD_ROMCS2	enum	MMSDevice
	MMSD_DRAM	enum	MMSDevice

SC400MMS30DeviceSelect	record
	SM30DS_MMSF_DEVICE MMSDevice:2
	SM30DS_MMSE_DEVICE MMSDevice:2
	SM30DS_MMSD_DEVICE MMSDevice:2
	SM30DS_MMSC_DEVICE MMSDevice:2
SC400MMS30DeviceSelect	end

;---------------------------------------------------------------------------
; Port Unit
;---------------------------------------------------------------------------

SC400_PIN_MUX_A				equ	38h
SC400_PIN_MUX_B				equ	39h
SC400_PIN_MUX_C				equ	3ah
SC400_GPIO_TERMINATION_A		equ	3bh
SC400_GPIO_TERMINATION_B		equ	3ch
SC400_GPIO_TERMINATION_C		equ	3dh
SC400_GPIO_TERMINATION_D		equ	3eh

SC400_GPIO_CS_FUNC_SELECT_A		equ	0a0h
SC400_GPIO_CS_FUNC_SELECT_B		equ	0a1h
SC400_GPIO_CS_FUNC_SELECT_C		equ	0a2h
SC400_GPIO_CS_FUNC_SELECT_D		equ	0a3h
SC400_GPIO_FUNC_SELECT_E		equ	0a4h
SC400_GPIO_FUNC_SELECT_F		equ	0a5h
SC400_GPIO_READ_WRITE_A			equ	0a6h
SC400_GPIO_READ_WRITE_B			equ	0a7h
SC400_GPIO_READ_WRITE_C			equ	0a8h
SC400_GPIO_READ_WRITE_D			equ	0a9h
SC400_GPIO_PMUA_MODE_CHANGE		equ	0aah
SC400_GPIO_PMUB_MODE_CHANGE		equ	0abh
SC400_GPIO_PMUC_MODE_CHANGE		equ	0ach
SC400_GPIO_PMUD_MODE_CHANGE		equ	0adh
SC400_GPIO_PMU_TO_CS_MAP_A		equ	0aeh
SC400_GPIO_PMU_TO_CS_MAP_B		equ	0afh
SC400_GPIO_XMI_TO_CS_MAP		equ	0b0h
SC400_STANDARD_DECODE_TO_CS_MAP		equ	0b1h
SC400_GP_CS_TO_GPIO_CS_MAP_A		equ	0b2h
SC400_GP_CS_TO_GPIO_CS_MAP_B		equ	0b3h
SC400_GP_CSA_IO_ADDRESS			equ	0b4h
SC400_GP_CSA_IO_ADDRESS_MASK		equ	0b5h
SC400_GP_CSB_IO_ADDRESS			equ	0b6h
SC400_GP_CSB_IO_ADDRESS_MASK		equ	0b7h
SC400_GP_CSA_CSB_QUALIFIER		equ	0b8h
SC400_GP_CSC_IO_ADDRESS			equ	0b9h
SC400_GP_CSC_IO_ADDRESS_MASK		equ	0bah
SC400_GP_CSD_IO_ADDRESS			equ	0bbh
SC400_GP_CSD_IO_ADDRESS_MASK		equ	0bch
SC400_GP_CSC_CSD_QUALIFIER		equ	0bdh


;---------------------------------------------------------------------------
; Power Management
;---------------------------------------------------------------------------

SC400_PMU_FORCE_MODE			equ	40h
SC400_PRESENT_LAST_MODE			equ	41h
SC400_HYPER_HIGH_MODE_TIMER		equ	42h
SC400_LOW_STANDBY_MODE_TIMER            equ     43h
SC400_SUSPEND_TEMPLOW_MODE_TIMER        equ     44h
SC400_WAKEUP_PAUSE_CLOCK_TIMER		equ	45h
SC400_SUS_RES_PIN_CONFIG		equ	50h
SC400_RESERVED_51			equ	51h
SC400_WAKEUP_SOURCE_ENABLE_A		equ	52h
SC400_WAKEUP_SOURCE_ENABLE_B		equ	53h
SC400_WAKEUP_SOURCE_ENABLE_C		equ	54h
SC400_WAKEUP_SOURCE_ENABLE_D		equ	55h
SC400_WAKEUP_SOURCE_STATUS_A		equ	56h
SC400_WAKEUP_SOURCE_STATUS_B		equ	57h
SC400_WAKEUP_SOURCE_STATUS_C		equ	58h
SC400_WAKEUP_SOURCE_STATUS_D		equ	59h
SC400_GPIO_AS_ACTIVITY_STATUS_A		equ	5ah
SC400_GPIO_AS_ACTIVITY_STATUS_B		equ	5bh
SC400_GP_CS_ACTIVITY_ENABLE		equ	60h
SC400_GP_CS_ACTIVITY_STATUS		equ	61h
SC400_ACTIVITY_SOURCE_ENABLE_A		equ	62h		
SC400_ACTIVITY_SOURCE_ENABLE_B		equ	63h		
SC400_ACTIVITY_SOURCE_ENABLE_C		equ	64h		
SC400_ACTIVITY_SOURCE_ENABLE_D		equ	65h		
SC400_ACTIVITY_SOURCE_STATUS_A		equ	66h		
SC400_ACTIVITY_SOURCE_STATUS_B		equ	67h		
SC400_ACTIVITY_SOURCE_STATUS_C		equ	68h		
SC400_ACTIVITY_SOURCE_STATUS_D		equ	69h		
SC400_ACTIVITY_CLASSIFICATION_A		equ	6ah		
SC400_ACTIVITY_CLASSIFICATION_B		equ	6bh		
SC400_ACTIVITY_CLASSIFICATION_C		equ	6ch		
SC400_ACTIVITY_CLASSIFICATION_D		equ	6dh		
SC400_BATTERY_PIN_CONFIG_A		equ	70h
SC400_BATTERY_PIN_CONFIG_B		equ	71h
SC400_BATTERY_PIN_STATE			equ	72h
SC400_CPU_CLOCK_SPEED			equ	80h
SC400_CPU_CLOCK_AUTO_SLOWDOWN		equ	81h
SC400_CLOCK_CONTROL			equ	82h
SC400_CLK_IO_CLOCK_SELECT		equ	83h
SC400_FACTORY_DEBUG_A			equ	88h
SC400_FACTORY_DEBUG_B			equ	89h
SC400_MISC_SMI_NMI_ENABLE		equ	90h
SC400_PCMCIA_KEY_SMI_NMI_ENABLE		equ	91h
SC400_MODE_TIMER_SMI_NMI_ENABLE		equ	92h
SC400_BATTERY_SMI_NMI_ENABLE		equ	93h
SC400_MISC_SMI_NMI_STATUS		equ	94h
SC400_PCMCIA_KEY_SMI_NMI_STATUS		equ	95h
SC400_MODE_TIMER_SMI_NMI_STATUS		equ	96h
SC400_BATTERY_SMI_NMI_STATUS		equ	97h
SC400_SMI_NMI_SELECT			equ	98h
SC400_IO_ACCESS_SMI_ENABLE_A		equ	99h
SC400_IO_ACCESS_SMI_ENABLE_B		equ	9ah
SC400_IO_ACCESS_SMI_STATUS_A		equ	9bh
SC400_IO_ACCESS_SMI_STATUS_B		equ	9ch
SC400_XMI_CONTROL			equ	9dh


;---------------------------------------------------------------------------
; Keyboard Scanner
;---------------------------------------------------------------------------

SC400_KEY_CONFIG_A			equ	0c0h
SC400_KEY_CONFIG_B			equ	0c1h
SC400_KEY_INPUT_BUFFER			equ	0c2h
SC400_KEY_OUTPUT_BUFFER			equ	0c3h
SC400_MOUSE_OUTPUT_BUFFER		equ	0c4h
SC400_KEY_STATUS			equ	0c5h
SC400_KEY_TIMER				equ	0c6h
SC400_KEY_COLUMN			equ	0c7h
SC400_KEY_ROW_A				equ	0c8h
SC400_KEY_ROW_B				equ	0c9h
SC400_KEY_COLUMN_TERMINATION		equ	0cah

;---------------------------------------------------------------------------
; I/O
;---------------------------------------------------------------------------

;index values to write to SC400_CHIP_INDEX

SC400_INTERNAL_IO_ENABLE		equ	0d0h
SC400_PC_CARD_MODE_AND_DMA_CTRL		equ	0f1h

SC400InternalIOEnable	record
	:2
	SIIE_EXT_ECHO_ZBUS:1
	SIIE_IO_ECHO_ZBUS:1
	SIIE_DMA1_DIS:1
	SIIE_DMA0_DIS:1
	SIIE_PCC_ENB:1
	SIIE_RTC_DIS:1
SC400InternalIOEnable	end

SC400PCCardModeAndDMACtrl	record
	SPCMADC_DMA_EN_B:2
	SPCMADC_DMA_EN_A:2
	:2
	SPCMADC_CLK_SEL:1
	SPCMADC_MODE:1
SC400PCCardModeAndDMACtrl	end

;---------------------------------------------------------------------------
; PC Card and MMS
;---------------------------------------------------------------------------

;index values to write to SC400_PC_CARD_CTRL_INDEX

SC400_SOCKET_B_ADDR_WIN_ENABLE		equ	46h

SC400_SOCKET_B_MEM_WIN_0_START_ADDR_LO	equ	50h
SC400_SOCKET_B_MEM_WIN_0_START_ADDR_HI	equ	51h
SC400_SOCKET_B_MEM_WIN_0_STOP_ADDR_LO	equ	52h
SC400_SOCKET_B_MEM_WIN_0_STOP_ADDR_HI	equ	53h
SC400_SOCKET_B_MEM_WIN_0_ADDR_OFFSET_LO	equ	54h
SC400_SOCKET_B_MEM_WIN_0_ADDR_OFFSET_HI	equ	55h

SC400_SOCKET_B_MEM_WIN_1_START_ADDR_LO	equ	58h
SC400_SOCKET_B_MEM_WIN_1_START_ADDR_HI	equ	59h
SC400_SOCKET_B_MEM_WIN_1_STOP_ADDR_LO	equ	5ah
SC400_SOCKET_B_MEM_WIN_1_STOP_ADDR_HI	equ	5bh
SC400_SOCKET_B_MEM_WIN_1_ADDR_OFFSET_LO	equ	5ch
SC400_SOCKET_B_MEM_WIN_1_ADDR_OFFSET_HI	equ	5dh

SC400_SOCKET_B_MEM_WIN_2_START_ADDR_LO	equ	60h
SC400_SOCKET_B_MEM_WIN_2_START_ADDR_HI	equ	61h
SC400_SOCKET_B_MEM_WIN_2_STOP_ADDR_LO	equ	62h
SC400_SOCKET_B_MEM_WIN_2_STOP_ADDR_HI	equ	63h
SC400_SOCKET_B_MEM_WIN_2_ADDR_OFFSET_LO	equ	64h
SC400_SOCKET_B_MEM_WIN_2_ADDR_OFFSET_HI	equ	65h

SC400_SOCKET_B_MEM_WIN_3_START_ADDR_LO	equ	68h
SC400_SOCKET_B_MEM_WIN_3_START_ADDR_HI	equ	69h
SC400_SOCKET_B_MEM_WIN_3_STOP_ADDR_LO	equ	6ah
SC400_SOCKET_B_MEM_WIN_3_STOP_ADDR_HI	equ	6bh
SC400_SOCKET_B_MEM_WIN_3_ADDR_OFFSET_LO	equ	6ch
SC400_SOCKET_B_MEM_WIN_3_ADDR_OFFSET_HI	equ	6dh

SC400_SOCKET_B_MEM_WIN_4_START_ADDR_LO	equ	70h
SC400_SOCKET_B_MEM_WIN_4_START_ADDR_HI	equ	71h
SC400_SOCKET_B_MEM_WIN_4_STOP_ADDR_LO	equ	72h
SC400_SOCKET_B_MEM_WIN_4_STOP_ADDR_HI	equ	73h
SC400_SOCKET_B_MEM_WIN_4_ADDR_OFFSET_LO	equ	74h
SC400_SOCKET_B_MEM_WIN_4_ADDR_OFFSET_HI	equ	75h

SC400SocketAddrWinEnable	record
	SSAWE_IO_WIN_EN1:1
	SSAWE_IO_WIN_EN0:1
	SSAWE_SCRATCH:1
	SSAWE_MEM_WIN_EN4:1
	SSAWE_MEM_WIN_EN3:1
	SSAWE_MEM_WIN_EN2:1
	SSAWE_MEM_WIN_EN1:1
	SSAWE_MEM_WIN_EN0:1
SC400SocketAddrWinEnable	end

SC400SocketMemWinStartAddrHi	record
	SSMWSAH_DATA_SIZE:1
	SSMWSAH_SCRATCH:1
	SSMWSAH_MEM_WIN_CARD_START:6	; start addr bits 25-20
SC400SocketMemWinStartAddrHi	end

SC400SocketMemWinStopAddrHi	record
	SSMWSAH_TIMER_SEL:2
	SSMWSAH_MEM_WIN_CARD_STOP:6	; stop addr bits 25-20
SC400SocketMemWinStopAddrHi	end

SC400SocketMemWinAddrOffsetHi	record
	SSMWAOH_WR_PROT:1
	SSMWAOH_REG_ACT:1
	SSMWAOH_MEM_WIN_CARD_OFS:6	; addr offset bits 25-20
SC400SocketMemWinAddrOffsetHi	end
