{
  "tech_name": "HBM",
  "query": "(HBM OR \"HBM\") (AI OR accelerator OR processor) 2024",
  "serpapi_url": "https://serpapi.com/search.json?engine=google_patents&q=%28HBM+OR+%22HBM%22%29+%28AI+OR+accelerator+OR+processor%29+2024&num=10&page=1&type=PATENT",
  "count": 10,
  "items": [
    {
      "title": "Vertical interconnect elevator based on through silicon vias",
      "abstract": "Another aspect of the disclosure provides a Vertical Interconnect Elevator (VIE) chip based on Trough-Silicon-Vias (TSVs) in a silicon substrate or Trough-Glass-Vias (TGVs) in a glass substrate. The VIE chip is for use in the FPGA/HBM or logic/HBM stacked 3D CSP as disclosed and specified above.",
      "patent_id": "patent/US20250054860A1/en",
      "publication_number": "US20250054860A1",
      "publication_date": "2025-02-13",
      "filing_date": "2024-10-29",
      "priority_date": "2019-08-05",
      "assignee": "iCometrue Company Ltd.",
      "inventor": "Jin-Yuan Lee",
      "link": "https://patents.google.com/patent/US20250054860A1/en",
      "pdf": "https://patentimages.storage.googleapis.com/32/69/11/1c1b17ec653609/US20250054860A1.pdf"
    },
    {
      "title": "Techniques for optically coupling to photonic integrated circuits",
      "abstract": "The substrate 102 may have any suitable thickness, such as 0.2-5 millimeters. In addition to the PIC die 104, the substrate 102 may support additional components, such as integrated circuit components, processor units, memory devices, accelerator devices, and the like. The system 100 may be …",
      "patent_id": "patent/CN115826153A/en",
      "publication_number": "CN115826153A",
      "publication_date": "2023-03-21",
      "filing_date": "2022-08-03",
      "priority_date": "2021-09-17",
      "assignee": "英特尔公司",
      "inventor": "S·奈卡恩蒂",
      "link": "https://patents.google.com/patent/CN115826153A/en",
      "pdf": "https://patentimages.storage.googleapis.com/84/68/74/83b23b6afd44ed/CN115826153A.pdf"
    },
    {
      "title": "3D semiconductor device and structure with logic circuits and memory cells",
      "abstract": "may be processed to include metal 0 layer or metal 4 layer. This could be done using conventional processing including the appropriate high temperature processes (˜600-900° C.) such as gate oxidation, dopant activation, contact silicidation, and so on. Types of transistors and circuits may include …",
      "patent_id": "patent/US12183699B2/en",
      "publication_number": "US12183699B2",
      "publication_date": "2024-12-31",
      "filing_date": "2023-02-07",
      "priority_date": "2018-09-04",
      "assignee": "Monolithic 3D Inc.",
      "inventor": "Zvi Or-Bach",
      "link": "https://patents.google.com/patent/US12183699B2/en",
      "pdf": "https://patentimages.storage.googleapis.com/55/58/fd/b3d00d20d0bae5/US12183699.pdf"
    },
    {
      "title": "Technologies for optical interposer mating with photonic integrated circuit …",
      "abstract": "In an illustrative embodiment, mechanical adhesive and a separate index-matching material are used as underfill between a photonic integrated circuit (PIC) die and an optical interposer. The index-matching material reduces coupling loss between waveguides of the PIC die and waveguides of the …",
      "patent_id": "patent/US20250044533A1/en",
      "publication_number": "US20250044533A1",
      "publication_date": "2025-02-06",
      "filing_date": "2023-07-31",
      "priority_date": "2023-07-31",
      "assignee": "Intel Corporation",
      "inventor": "Xavier F. Brun",
      "link": "https://patents.google.com/patent/US20250044533A1/en",
      "pdf": "https://patentimages.storage.googleapis.com/e7/24/f6/0bc31e8160f893/US20250044533A1.pdf"
    },
    {
      "title": "Video upsampling using one or more neural networks",
      "abstract": "16. The processor of claim 12 , wherein the previous frame is in a color space that includes a luma value and two chroma values. 17. The processor of claim 12 , wherein the processor is to blend the upsampled frame with data from a previous frame using a luma channel. 18. The processor of claim 12 ,",
      "patent_id": "patent/US12039694B2/en",
      "publication_number": "US12039694B2",
      "publication_date": "2024-07-16",
      "filing_date": "2021-12-06",
      "priority_date": "2019-09-09",
      "assignee": "Nvidia Corporation",
      "inventor": "Shiqiu Liu",
      "link": "https://patents.google.com/patent/US12039694B2/en",
      "pdf": "https://patentimages.storage.googleapis.com/8f/84/78/2c1e055021bac2/US12039694.pdf"
    },
    {
      "title": "Video prediction using one or more neural networks",
      "abstract": "32. A non-transitory machine-readable medium having stored thereon a set of instructions, which if performed by one or more processors, cause the one or more processors to at least: cause one or more neural networks to be trained to generate one or more objects within one or more images having a …",
      "patent_id": "patent/US11902705B2/en",
      "publication_number": "US11902705B2",
      "publication_date": "2024-02-13",
      "filing_date": "2019-09-03",
      "priority_date": "2019-09-03",
      "assignee": "Nvidia Corporation",
      "inventor": "Kevin Shih",
      "link": "https://patents.google.com/patent/US11902705B2/en",
      "pdf": "https://patentimages.storage.googleapis.com/5c/e1/ac/fdee5806fa28fe/US11902705.pdf"
    },
    {
      "title": "System and method for a safe and reliable autonomous vehicle",
      "abstract": "a second vector memory associated with the second vector processor, and A second direct memory access engine associated with the second vector processor. 20. The system-on-chip of claim 1 or 2, further characterized by: the programmable visual accelerator further comprises: digital signal processor …",
      "patent_id": "patent/CN111587407B/en",
      "publication_number": "CN111587407B",
      "publication_date": "2024-01-23",
      "filing_date": "2018-11-09",
      "priority_date": "2017-11-10",
      "assignee": "辉达公司",
      "inventor": "M·A·迪蒂",
      "link": "https://patents.google.com/patent/CN111587407B/en",
      "pdf": "https://patentimages.storage.googleapis.com/35/c7/d6/8370aacbd73870/CN111587407B.pdf"
    },
    {
      "title": "Machine learning model for task and motion planning",
      "abstract": "6. The one or more processors of claim 2 , wherein the position information includes a 6 D pose of the one or more objects. 7. The one or more processors of claim 2 , wherein the state information is updated after the one or more tasks is accomplished. 8. A system comprising: one or more processors …",
      "patent_id": "patent/US12390926B2/en",
      "publication_number": "US12390926B2",
      "publication_date": "2025-08-19",
      "filing_date": "2020-10-28",
      "priority_date": "2020-10-28",
      "assignee": "Nvidia Corporation",
      "inventor": "Yuke Zhu",
      "link": "https://patents.google.com/patent/US12390926B2/en",
      "pdf": null
    },
    {
      "title": "Training one or more neural networks using synthetic data",
      "abstract": "The processor of claim 1, wherein the one or more circuits are further for generating a reference image using a number of samples per pixel reconstructed with a filter using the determined jitter offset. 1. A system comprising one or more processors for training one or more neural networks based at …",
      "patent_id": "patent/JP7696342B2/en",
      "publication_number": "JP7696342B2",
      "publication_date": "2025-06-20",
      "filing_date": "2021-10-25",
      "priority_date": "2020-10-26",
      "assignee": "エヌビディア コーポレーション",
      "inventor": "ポットーフ、ロバート",
      "link": "https://patents.google.com/patent/JP7696342B2/en",
      "pdf": "https://patentimages.storage.googleapis.com/33/ff/cb/a3ae437f122748/JP7696342B2.pdf"
    },
    {
      "title": "Image upsampling using one or more neural networks",
      "abstract": "6. The processor of claim 5, wherein the first blending weight and the second blending weight are determined by the one or more neural networks, and the first blending weight is higher than the second blending weight. 1. A system comprising: one or more processors for using one or more neural …",
      "patent_id": "patent/JP7693658B2/en",
      "publication_number": "JP7693658B2",
      "publication_date": "2025-06-17",
      "filing_date": "2021-10-06",
      "priority_date": "2020-10-08",
      "assignee": "エヌビディア コーポレーション",
      "inventor": "リュー、シク",
      "link": "https://patents.google.com/patent/JP7693658B2/en",
      "pdf": "https://patentimages.storage.googleapis.com/37/a3/44/534daf0a82d3b9/JP7693658B2.pdf"
    }
  ],
  "first_item": {
    "title": "Vertical interconnect elevator based on through silicon vias",
    "abstract": "Another aspect of the disclosure provides a Vertical Interconnect Elevator (VIE) chip based on Trough-Silicon-Vias (TSVs) in a silicon substrate or Trough-Glass-Vias (TGVs) in a glass substrate. The VIE chip is for use in the FPGA/HBM or logic/HBM stacked 3D CSP as disclosed and specified above.",
    "patent_id": "patent/US20250054860A1/en",
    "publication_number": "US20250054860A1",
    "publication_date": "2025-02-13",
    "filing_date": "2024-10-29",
    "priority_date": "2019-08-05",
    "assignee": "iCometrue Company Ltd.",
    "inventor": "Jin-Yuan Lee",
    "link": "https://patents.google.com/patent/US20250054860A1/en",
    "pdf": "https://patentimages.storage.googleapis.com/32/69/11/1c1b17ec653609/US20250054860A1.pdf"
  }
}