verilog work "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/planAhead/Integrate2/Integrate2.srcs/sources_1/imports/verilog/reg3bit_46.v"
verilog work "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/planAhead/Integrate2/Integrate2.srcs/sources_1/imports/verilog/pn_gen_48.v"
verilog work "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/planAhead/Integrate2/Integrate2.srcs/sources_1/imports/verilog/randomizer_44.v"
verilog work "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/planAhead/Integrate2/Integrate2.srcs/sources_1/imports/verilog/pipeline_34.v"
verilog work "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/planAhead/Integrate2/Integrate2.srcs/sources_1/imports/verilog/counter_45.v"
verilog work "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/planAhead/Integrate2/Integrate2.srcs/sources_1/imports/verilog/counter_43.v"
verilog work "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/planAhead/Integrate2/Integrate2.srcs/sources_1/imports/verilog/counter_42.v"
verilog work "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/planAhead/Integrate2/Integrate2.srcs/sources_1/imports/verilog/counter_41.v"
verilog work "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/planAhead/Integrate2/Integrate2.srcs/sources_1/imports/verilog/counter_40.v"
verilog work "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/planAhead/Integrate2/Integrate2.srcs/sources_1/imports/verilog/counter_20.v"
verilog work "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/planAhead/Integrate2/Integrate2.srcs/sources_1/imports/verilog/reg2bit_29.v"
verilog work "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/planAhead/Integrate2/Integrate2.srcs/sources_1/imports/verilog/propogate_28.v"
verilog work "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/planAhead/Integrate2/Integrate2.srcs/sources_1/imports/verilog/edge_detector_21.v"
verilog work "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/planAhead/Integrate2/Integrate2.srcs/sources_1/imports/verilog/button_conditioner_17.v"
verilog work "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/planAhead/Integrate2/Integrate2.srcs/sources_1/imports/verilog/alu_12.v"
verilog work "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/planAhead/Integrate2/Integrate2.srcs/sources_1/imports/verilog/seven_seg_15.v"
verilog work "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/planAhead/Integrate2/Integrate2.srcs/sources_1/imports/verilog/reg8bit_7.v"
verilog work "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/planAhead/Integrate2/Integrate2.srcs/sources_1/imports/verilog/main_11.v"
verilog work "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/planAhead/Integrate2/Integrate2.srcs/sources_1/imports/verilog/decoder_16.v"
verilog work "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/planAhead/Integrate2/Integrate2.srcs/sources_1/imports/verilog/counter_14.v"
verilog work "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/planAhead/Integrate2/Integrate2.srcs/sources_1/imports/verilog/bin_to_dec_13.v"
verilog work "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/planAhead/Integrate2/Integrate2.srcs/sources_1/imports/verilog/bcounter_6.v"
verilog work "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/planAhead/Integrate2/Integrate2.srcs/sources_1/imports/verilog/state_4.v"
verilog work "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/planAhead/Integrate2/Integrate2.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/planAhead/Integrate2/Integrate2.srcs/sources_1/imports/verilog/multi_seven_seg_5.v"
verilog work "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/planAhead/Integrate2/Integrate2.srcs/sources_1/imports/verilog/mojo_top_0.v"
