Running: X:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o X:/Xilinx/Memari/Exp03/Both_tb_isim_beh.exe -prj X:/Xilinx/Memari/Exp03/Both_tb_beh.prj work.Both_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "X:/Xilinx/Memari/Exp03/or_gate.vhd" into library work
Parsing VHDL file "X:/Xilinx/Memari/Exp03/Mealy_0110_Detector.vhd" into library work
Parsing VHDL file "X:/Xilinx/Memari/Exp03/Mealy_0101_Detector.vhd" into library work
Parsing VHDL file "X:/Xilinx/Memari/Exp03/Both_0101_or_0110_Detector.vhd" into library work
Parsing VHDL file "X:/Xilinx/Memari/Exp03/Both_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity Mealy_0101_Detector [mealy_0101_detector_default]
Compiling architecture behavioral of entity Mealy_0110_Detector [mealy_0110_detector_default]
Compiling architecture behavioral of entity or_gate [or_gate_default]
Compiling architecture behavioral of entity Both_0101_or_0110_Detector [both_0101_or_0110_detector_defau...]
Compiling architecture test of entity both_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 VHDL Units
Built simulation executable X:/Xilinx/Memari/Exp03/Both_tb_isim_beh.exe
Fuse Memory Usage: 29568 KB
Fuse CPU Usage: 1874 ms
