This project implements a Mealy Finite State Machine (FSM) in Verilog to detect the overlapping binary sequence "111" in a serial input stream.

The detector asserts the output y = 1 whenever the sequence 111 is detected, including overlapping occurrences.
