# Reading C:/modeltech64_10.0c/tcl/vsim/pref.tcl 
# //  ModelSim SE-64 10.0c Jul 21 2011 
# //
# //  Copyright 1991-2011 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# do USB2_SDRAM_Project_run_msim_rtl_vhdl.do 
# if ![file isdirectory vhdl_libs] {
# 	file mkdir vhdl_libs
# }
# 
# vlib vhdl_libs/altera
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/altera".
# vmap altera ./vhdl_libs/altera
# Modifying C:\modeltech64_10.0c\win64/../modelsim.ini
# vcom -93 -work altera {c:/altera/11.0/quartus/eda/sim_lib/altera_syn_attributes.vhd}
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Compiling package altera_syn_attributes
# vcom -93 -work altera {c:/altera/11.0/quartus/eda/sim_lib/altera_standard_functions.vhd}
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Compiling package altera_standard_functions
# -- Compiling package body altera_standard_functions
# -- Loading package altera_standard_functions
# vcom -93 -work altera {c:/altera/11.0/quartus/eda/sim_lib/alt_dspbuilder_package.vhd}
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling package alt_dspbuilder_package
# -- Compiling package body alt_dspbuilder_package
# -- Loading package alt_dspbuilder_package
# vcom -93 -work altera {c:/altera/11.0/quartus/eda/sim_lib/altera_europa_support_lib.vhd}
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package altera_europa_support_lib
# -- Compiling package body altera_europa_support_lib
# -- Loading package altera_europa_support_lib
# vcom -93 -work altera {c:/altera/11.0/quartus/eda/sim_lib/altera_primitives_components.vhd}
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package dffeas_pack
# -- Loading package dffeas_pack
# -- Compiling package altera_primitives_components
# vcom -93 -work altera {c:/altera/11.0/quartus/eda/sim_lib/altera_primitives.vhd}
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GLOBAL
# -- Compiling architecture BEHAVIOR of GLOBAL
# -- Compiling entity CARRY
# -- Compiling architecture BEHAVIOR of CARRY
# -- Compiling entity CASCADE
# -- Compiling architecture BEHAVIOR of CASCADE
# -- Compiling entity CARRY_SUM
# -- Compiling architecture BEHAVIOR of CARRY_SUM
# -- Compiling entity EXP
# -- Compiling architecture BEHAVIOR of EXP
# -- Compiling entity SOFT
# -- Compiling architecture BEHAVIOR of SOFT
# -- Compiling entity OPNDRN
# -- Compiling architecture BEHAVIOR of OPNDRN
# -- Compiling entity ROW_GLOBAL
# -- Compiling architecture BEHAVIOR of ROW_GLOBAL
# -- Compiling entity TRI
# -- Compiling architecture BEHAVIOR of TRI
# -- Compiling entity LUT_INPUT
# -- Compiling architecture BEHAVIOR of LUT_INPUT
# -- Compiling entity LUT_OUTPUT
# -- Compiling architecture BEHAVIOR of LUT_OUTPUT
# -- Compiling entity latch
# -- Compiling architecture BEHAVIOR of latch
# -- Compiling entity dlatch
# -- Compiling architecture BEHAVIOR of dlatch
# -- Compiling entity PRIM_GDFF
# -- Compiling architecture BEHAVIOR of PRIM_GDFF
# -- Loading entity PRIM_GDFF
# -- Compiling entity DFF
# -- Compiling architecture BEHAVIOR of DFF
# -- Compiling entity DFFE
# -- Compiling architecture BEHAVIOR of DFFE
# -- Compiling entity DFFEA
# -- Compiling architecture BEHAVIOR of DFFEA
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Compiling entity DFFEAS
# -- Compiling architecture vital_dffeas of dffeas
# -- Compiling entity PRIM_GTFF
# -- Compiling architecture BEHAVIOR of PRIM_GTFF
# -- Loading entity PRIM_GTFF
# -- Compiling entity TFF
# -- Compiling architecture BEHAVIOR of TFF
# -- Compiling entity TFFE
# -- Compiling architecture BEHAVIOR of TFFE
# -- Compiling entity PRIM_GJKFF
# -- Compiling architecture BEHAVIOR of PRIM_GJKFF
# -- Loading entity PRIM_GJKFF
# -- Compiling entity JKFF
# -- Compiling architecture BEHAVIOR of JKFF
# -- Compiling entity JKFFE
# -- Compiling architecture BEHAVIOR of JKFFE
# -- Compiling entity PRIM_GSRFF
# -- Compiling architecture BEHAVIOR of PRIM_GSRFF
# -- Loading entity PRIM_GSRFF
# -- Compiling entity SRFF
# -- Compiling architecture BEHAVIOR of SRFF
# -- Compiling entity SRFFE
# -- Compiling architecture BEHAVIOR of SRFFE
# -- Compiling entity clklock
# -- Compiling architecture behavior of clklock
# -- Compiling entity alt_inbuf
# -- Compiling architecture BEHAVIOR of alt_inbuf
# -- Compiling entity alt_outbuf
# -- Compiling architecture BEHAVIOR of alt_outbuf
# -- Compiling entity alt_outbuf_tri
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri
# -- Compiling entity alt_iobuf
# -- Compiling architecture BEHAVIOR of alt_iobuf
# -- Compiling entity alt_inbuf_diff
# -- Compiling architecture BEHAVIOR of alt_inbuf_diff
# -- Compiling entity alt_outbuf_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_diff
# -- Compiling entity alt_outbuf_tri_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff
# -- Compiling entity alt_iobuf_diff
# -- Compiling architecture BEHAVIOR of alt_iobuf_diff
# -- Compiling entity alt_bidir_diff
# -- Compiling architecture BEHAVIOR of alt_bidir_diff
# -- Compiling entity alt_bidir_buf
# -- Compiling architecture BEHAVIOR of alt_bidir_buf
# 
# vlib vhdl_libs/lpm
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/lpm".
# vmap lpm ./vhdl_libs/lpm
# Modifying C:\modeltech64_10.0c\win64/../modelsim.ini
# vcom -93 -work lpm {c:/altera/11.0/quartus/eda/sim_lib/220pack.vhd}
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMPONENTS
# vcom -93 -work lpm {c:/altera/11.0/quartus/eda/sim_lib/220model.vhd}
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMMON_CONVERSION
# -- Compiling package body LPM_COMMON_CONVERSION
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling package LPM_HINT_EVALUATION
# -- Compiling package body LPM_HINT_EVALUATION
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling package LPM_DEVICE_FAMILIES
# -- Compiling package body LPM_DEVICE_FAMILIES
# -- Loading package LPM_DEVICE_FAMILIES
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package LPM_COMPONENTS
# -- Compiling entity LPM_CONSTANT
# -- Compiling architecture LPM_SYN of LPM_CONSTANT
# -- Compiling entity LPM_INV
# -- Compiling architecture LPM_SYN of LPM_INV
# -- Compiling entity lpm_and
# -- Compiling architecture LPM_SYN of lpm_and
# -- Compiling entity LPM_OR
# -- Compiling architecture LPM_SYN of LPM_OR
# -- Compiling entity LPM_XOR
# -- Compiling architecture LPM_SYN of LPM_XOR
# -- Compiling entity LPM_BUSTRI
# -- Compiling architecture LPM_SYN of LPM_BUSTRI
# -- Compiling entity LPM_MUX
# -- Compiling architecture LPM_SYN of LPM_MUX
# -- Compiling entity LPM_DECODE
# -- Compiling architecture LPM_SYN of LPM_DECODE
# -- Compiling entity LPM_CLSHIFT
# -- Compiling architecture LPM_SYN of LPM_CLSHIFT
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity LPM_ADD_SUB_SIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_SIGNED
# -- Compiling entity LPM_ADD_SUB_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_UNSIGNED
# -- Loading entity LPM_ADD_SUB_SIGNED
# -- Loading entity LPM_ADD_SUB_UNSIGNED
# -- Compiling entity LPM_ADD_SUB
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB
# -- Compiling entity LPM_COMPARE_SIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_SIGNED
# -- Compiling entity LPM_COMPARE_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_UNSIGNED
# -- Loading entity LPM_COMPARE_SIGNED
# -- Loading entity LPM_COMPARE_UNSIGNED
# -- Compiling entity LPM_COMPARE
# -- Compiling architecture LPM_SYN of LPM_COMPARE
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling entity LPM_MULT
# -- Compiling architecture LPM_SYN of LPM_MULT
# -- Compiling entity LPM_DIVIDE
# -- Compiling architecture behave of lpm_divide
# -- Compiling entity lpm_abs
# -- Compiling architecture LPM_SYN of LPM_ABS
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling entity LPM_COUNTER
# -- Compiling architecture LPM_SYN of LPM_COUNTER
# -- Compiling entity LPM_LATCH
# -- Compiling architecture LPM_SYN of LPM_LATCH
# -- Compiling entity LPM_FF
# -- Compiling architecture LPM_SYN of LPM_FF
# -- Compiling entity LPM_SHIFTREG
# -- Compiling architecture LPM_SYN of LPM_SHIFTREG
# -- Loading package LPM_DEVICE_FAMILIES
# -- Compiling entity LPM_RAM_DQ
# -- Compiling architecture LPM_SYN of lpm_ram_dq
# -- Compiling entity LPM_RAM_DP
# -- Compiling architecture LPM_SYN of LPM_RAM_DP
# -- Compiling entity LPM_RAM_IO
# -- Compiling architecture LPM_SYN of lpm_ram_io
# -- Compiling entity LPM_ROM
# -- Compiling architecture LPM_SYN of lpm_rom
# -- Compiling entity LPM_FIFO
# -- Compiling architecture behavior of LPM_FIFO
# -- Compiling entity LPM_FIFO_DC_DFFPIPE
# -- Compiling architecture behavior of LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_FEFIFO
# -- Compiling architecture behavior of LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_ASYNC
# -- Compiling architecture behavior of LPM_FIFO_DC_ASYNC
# -- Loading entity LPM_FIFO_DC_ASYNC
# -- Compiling entity LPM_FIFO_DC
# -- Compiling architecture behavior of LPM_FIFO_DC
# -- Compiling entity LPM_INpad
# -- Compiling architecture LPM_SYN of LPM_INpad
# -- Compiling entity LPM_OUTpad
# -- Compiling architecture LPM_SYN of LPM_OUTpad
# -- Compiling entity LPM_BIpad
# -- Compiling architecture LPM_SYN of LPM_BIpad
# 
# vlib vhdl_libs/sgate
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/sgate".
# vmap sgate ./vhdl_libs/sgate
# Modifying C:\modeltech64_10.0c\win64/../modelsim.ini
# vcom -93 -work sgate {c:/altera/11.0/quartus/eda/sim_lib/sgate_pack.vhd}
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sgate_pack
# -- Compiling package body sgate_pack
# -- Loading package sgate_pack
# vcom -93 -work sgate {c:/altera/11.0/quartus/eda/sim_lib/sgate.vhd}
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity oper_add
# -- Compiling architecture sim_arch of oper_add
# -- Compiling entity oper_addsub
# -- Compiling architecture sim_arch of oper_addsub
# -- Compiling entity mux21
# -- Compiling architecture sim_arch of mux21
# -- Compiling entity io_buf_tri
# -- Compiling architecture sim_arch of io_buf_tri
# -- Compiling entity io_buf_opdrn
# -- Compiling architecture sim_arch of io_buf_opdrn
# -- Compiling entity tri_bus
# -- Compiling architecture sim_arch of tri_bus
# -- Compiling entity oper_mult
# -- Compiling architecture sim_arch of oper_mult
# -- Loading package LPM_COMPONENTS
# -- Compiling entity oper_div
# -- Compiling architecture sim_arch of oper_div
# -- Compiling entity oper_mod
# -- Compiling architecture sim_arch of oper_mod
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity oper_left_shift
# -- Compiling architecture sim_arch of oper_left_shift
# -- Compiling entity oper_right_shift
# -- Compiling architecture sim_arch of oper_right_shift
# -- Compiling entity oper_rotate_left
# -- Compiling architecture sim_arch of oper_rotate_left
# -- Compiling entity oper_rotate_right
# -- Compiling architecture sim_arch of oper_rotate_right
# -- Compiling entity oper_less_than
# -- Compiling architecture sim_arch of oper_less_than
# -- Loading package sgate_pack
# -- Compiling entity oper_mux
# -- Compiling architecture sim_arch of oper_mux
# -- Compiling entity oper_selector
# -- Compiling architecture sim_arch of oper_selector
# -- Compiling entity oper_prio_selector
# -- Compiling architecture sim_arch of oper_prio_selector
# -- Compiling entity oper_decoder
# -- Compiling architecture sim_arch of oper_decoder
# -- Compiling entity oper_bus_mux
# -- Compiling architecture sim_arch of oper_bus_mux
# -- Compiling entity oper_latch
# -- Compiling architecture sim_arch of oper_latch
# 
# vlib vhdl_libs/altera_mf
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/altera_mf".
# vmap altera_mf ./vhdl_libs/altera_mf
# Modifying C:\modeltech64_10.0c\win64/../modelsim.ini
# vcom -93 -work altera_mf {c:/altera/11.0/quartus/eda/sim_lib/altera_mf_components.vhd}
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_mf_components
# vcom -93 -work altera_mf {c:/altera/11.0/quartus/eda/sim_lib/altera_mf.vhd}
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCELL
# -- Compiling architecture BEHAVIOR of LCELL
# -- Compiling package ALTERA_COMMON_CONVERSION
# -- Compiling package body ALTERA_COMMON_CONVERSION
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling package ALTERA_MF_HINT_EVALUATION
# -- Compiling package body ALTERA_MF_HINT_EVALUATION
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling package ALTERA_DEVICE_FAMILIES
# -- Compiling package body ALTERA_DEVICE_FAMILIES
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Compiling package MF_pllpack
# -- Compiling package body MF_pllpack
# -- Loading package MF_pllpack
# -- Compiling entity DFFP
# -- Compiling architecture behave of DFFP
# -- Compiling entity pll_iobuf
# -- Compiling architecture BEHAVIOR of pll_iobuf
# -- Compiling entity MF_m_cntr
# -- Compiling architecture behave of MF_m_cntr
# -- Compiling entity MF_n_cntr
# -- Compiling architecture behave of MF_n_cntr
# -- Compiling entity stx_scale_cntr
# -- Compiling architecture behave of stx_scale_cntr
# -- Compiling entity MF_pll_reg
# -- Compiling architecture behave of MF_pll_reg
# -- Loading package MF_pllpack
# -- Loading entity MF_m_cntr
# -- Loading entity MF_n_cntr
# -- Loading entity stx_scale_cntr
# -- Loading entity DFFP
# -- Loading entity MF_pll_reg
# -- Compiling entity MF_stratix_pll
# -- Compiling architecture vital_pll of MF_stratix_pll
# -- Compiling entity arm_m_cntr
# -- Compiling architecture behave of arm_m_cntr
# -- Compiling entity arm_n_cntr
# -- Compiling architecture behave of arm_n_cntr
# -- Compiling entity arm_scale_cntr
# -- Compiling architecture behave of arm_scale_cntr
# -- Loading entity arm_m_cntr
# -- Loading entity arm_n_cntr
# -- Loading entity arm_scale_cntr
# -- Compiling entity MF_stratixii_pll
# -- Compiling architecture vital_pll of MF_stratixii_pll
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MF_ttn_mn_cntr
# -- Compiling architecture behave of MF_ttn_mn_cntr
# -- Compiling entity MF_ttn_scale_cntr
# -- Compiling architecture behave of MF_ttn_scale_cntr
# -- Loading entity MF_ttn_mn_cntr
# -- Loading entity MF_ttn_scale_cntr
# -- Compiling entity MF_stratixiii_pll
# -- Compiling architecture vital_pll of MF_stratixiii_pll
# -- Compiling entity MF_cda_mn_cntr
# -- Compiling architecture behave of MF_cda_mn_cntr
# -- Compiling entity MF_cda_scale_cntr
# -- Compiling architecture behave of MF_cda_scale_cntr
# -- Loading entity MF_cda_mn_cntr
# -- Loading entity MF_cda_scale_cntr
# -- Compiling entity MF_cycloneiii_pll
# -- Compiling architecture vital_pll of MF_cycloneiii_pll
# -- Compiling entity MF_stingray_mn_cntr
# -- Compiling architecture behave of MF_stingray_mn_cntr
# -- Compiling entity MF_stingray_post_divider
# -- Compiling architecture behave of MF_stingray_post_divider
# -- Compiling entity MF_stingray_scale_cntr
# -- Compiling architecture behave of MF_stingray_scale_cntr
# -- Loading entity MF_stingray_mn_cntr
# -- Loading entity MF_stingray_scale_cntr
# -- Compiling entity MF_cycloneiiigl_pll
# -- Compiling architecture vital_pll of MF_cycloneiiigl_pll
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Loading entity MF_stratix_pll
# -- Loading entity MF_stratixii_pll
# -- Loading entity MF_stratixiii_pll
# -- Loading entity MF_cycloneiii_pll
# -- Loading entity MF_cycloneiiigl_pll
# -- Loading entity pll_iobuf
# -- Compiling entity altpll
# -- Compiling architecture behavior of altpll
# -- Compiling entity altaccumulate
# -- Compiling architecture behaviour of altaccumulate
# -- Compiling entity altmult_accum
# -- Compiling architecture behaviour of altmult_accum
# -- Compiling entity altmult_add
# -- Compiling architecture behaviour of altmult_add
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling entity altfp_mult
# -- Compiling architecture behavior of altfp_mult
# -- Compiling entity altsqrt
# -- Compiling architecture behavior of altsqrt
# -- Compiling entity altclklock
# -- Compiling architecture behavior of altclklock
# -- Compiling entity altddio_in
# -- Compiling architecture behave of altddio_in
# -- Compiling entity altddio_out
# -- Compiling architecture behave of altddio_out
# -- Loading entity altddio_in
# -- Loading entity altddio_out
# -- Compiling entity altddio_bidir
# -- Compiling architecture struct of altddio_bidir
# -- Compiling entity stratixii_lvds_rx
# -- Compiling architecture behavior of stratixii_lvds_rx
# -- Compiling entity flexible_lvds_rx
# -- Compiling architecture behavior of flexible_lvds_rx
# -- Compiling entity stratixiii_lvds_rx_dpa
# -- Compiling architecture behavior of stratixiii_lvds_rx_dpa
# -- Loading entity stratixiii_lvds_rx_dpa
# -- Compiling entity stratixiii_lvds_rx_channel
# -- Compiling architecture behavior of stratixiii_lvds_rx_channel
# -- Loading entity stratixiii_lvds_rx_channel
# -- Compiling entity stratixiii_lvds_rx
# -- Compiling architecture behavior of stratixiii_lvds_rx
# -- Loading entity stratixii_lvds_rx
# -- Loading entity flexible_lvds_rx
# -- Loading entity stratixiii_lvds_rx
# -- Compiling entity altlvds_rx
# -- Compiling architecture behavior of altlvds_rx
# -- Compiling entity stratix_tx_outclk
# -- Compiling architecture behavior of stratix_tx_outclk
# -- Compiling entity stratixii_tx_outclk
# -- Compiling architecture behavior of stratixii_tx_outclk
# -- Compiling entity flexible_lvds_tx
# -- Compiling architecture behavior of flexible_lvds_tx
# -- Loading entity stratix_tx_outclk
# -- Loading entity stratixii_tx_outclk
# -- Loading entity flexible_lvds_tx
# -- Compiling entity altlvds_tx
# -- Compiling architecture behavior of altlvds_tx
# -- Compiling entity altdpram
# -- Compiling architecture behavior of altdpram
# -- Compiling entity altsyncram
# -- Compiling architecture translated of altsyncram
# -- Loading entity altsyncram
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling entity alt3pram
# -- Compiling architecture behavior of alt3pram
# -- Loading package altera_mf_components
# -- Compiling entity parallel_add
# -- Compiling architecture behaviour of parallel_add
# -- Compiling entity SCFIFO
# -- Compiling architecture behavior of SCFIFO
# -- Compiling entity DCFIFO_DFFPIPE
# -- Compiling architecture behavior of DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_FEFIFO
# -- Compiling architecture behavior of DCFIFO_FEFIFO
# -- Loading entity DCFIFO_FEFIFO
# -- Loading entity DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_ASYNC
# -- Compiling architecture behavior of DCFIFO_ASYNC
# -- Compiling entity DCFIFO_SYNC
# -- Compiling architecture behavior of DCFIFO_SYNC
# -- Compiling entity DCFIFO_LOW_LATENCY
# -- Compiling architecture behavior of DCFIFO_LOW_LATENCY
# -- Loading entity DCFIFO_ASYNC
# -- Loading entity DCFIFO_SYNC
# -- Loading entity DCFIFO_LOW_LATENCY
# -- Compiling entity DCFIFO_MIXED_WIDTHS
# -- Compiling architecture behavior of DCFIFO_MIXED_WIDTHS
# -- Loading entity DCFIFO_MIXED_WIDTHS
# -- Compiling entity DCFIFO
# -- Compiling architecture behavior of DCFIFO
# -- Compiling entity altshift_taps
# -- Compiling architecture behavioural of altshift_taps
# -- Compiling entity A_GRAYCOUNTER
# -- Compiling architecture behavior of A_GRAYCOUNTER
# -- Compiling entity altsquare
# -- Compiling architecture altsquare_syn of altsquare
# -- Compiling entity altera_std_synchronizer
# -- Compiling architecture behavioral of altera_std_synchronizer
# -- Compiling entity altera_std_synchronizer_bundle
# -- Compiling architecture behavioral of altera_std_synchronizer_bundle
# -- Compiling entity alt_cal
# -- Compiling architecture RTL of alt_cal
# -- Compiling entity alt_cal_mm
# -- Compiling architecture RTL of alt_cal_mm
# -- Compiling entity alt_cal_c3gxb
# -- Compiling architecture RTL of alt_cal_c3gxb
# -- Compiling entity alt_cal_sv
# -- Compiling architecture RTL of alt_cal_sv
# -- Compiling package alt_aeq_s4_func
# -- Compiling package body alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Compiling entity alt_aeq_s4
# -- Compiling architecture trans of alt_aeq_s4
# -- Compiling package alt_eyemon_func
# -- Compiling package body alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Compiling entity alt_eyemon
# -- Compiling architecture trans of alt_eyemon
# -- Compiling package alt_dfe_func
# -- Compiling package body alt_dfe_func
# -- Loading package alt_dfe_func
# -- Loading package alt_dfe_func
# -- Compiling entity alt_dfe
# -- Compiling architecture trans of alt_dfe
# -- Compiling package SLD_NODE
# -- Compiling package body SLD_NODE
# -- Loading package SLD_NODE
# -- Loading package SLD_NODE
# -- Compiling entity signal_gen
# -- Compiling architecture simModel of signal_gen
# -- Compiling entity jtag_tap_controller
# -- Compiling architecture FSM of jtag_tap_controller
# -- Compiling entity dummy_hub
# -- Compiling architecture behavior of dummy_hub
# -- Loading entity signal_gen
# -- Loading entity jtag_tap_controller
# -- Loading entity dummy_hub
# -- Compiling entity sld_virtual_jtag
# -- Compiling architecture structural of sld_virtual_jtag
# -- Compiling entity sld_signaltap
# -- Compiling architecture sim_sld_signaltap of sld_signaltap
# -- Compiling entity altstratixii_oct
# -- Compiling architecture sim_altstratixii_oct of altstratixii_oct
# -- Compiling entity altparallel_flash_loader
# -- Compiling architecture sim_altparallel_flash_loader of altparallel_flash_loader
# -- Compiling entity altserial_flash_loader
# -- Compiling architecture sim_altserial_flash_loader of altserial_flash_loader
# -- Compiling entity sld_virtual_jtag_basic
# -- Compiling architecture sim_sld_virtual_jtag_basic of sld_virtual_jtag_basic
# -- Compiling entity altsource_probe
# -- Compiling architecture sim_altsource_probe of altsource_probe
# 
# vlib vhdl_libs/altera_lnsim
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/altera_lnsim".
# vmap altera_lnsim ./vhdl_libs/altera_lnsim
# Modifying C:\modeltech64_10.0c\win64/../modelsim.ini
# vlog -sv -work altera_lnsim {c:/altera/11.0/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv}
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# 
# Top level modules:
# vcom -93 -work altera_lnsim {c:/altera/11.0/quartus/eda/sim_lib/altera_lnsim_components.vhd}
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_lnsim_components
# 
# vlib vhdl_libs/cycloneive
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/cycloneive".
# vmap cycloneive ./vhdl_libs/cycloneive
# Modifying C:\modeltech64_10.0c\win64/../modelsim.ini
# vcom -93 -work cycloneive {c:/altera/11.0/quartus/eda/sim_lib/cycloneive_atoms.vhd}
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package cycloneive_atom_pack
# -- Compiling package body cycloneive_atom_pack
# -- Loading package cycloneive_atom_pack
# -- Compiling package cycloneive_pllpack
# -- Compiling package body cycloneive_pllpack
# -- Loading package cycloneive_pllpack
# -- Loading package cycloneive_atom_pack
# -- Compiling entity cycloneive_dffe
# -- Compiling architecture behave of cycloneive_dffe
# -- Compiling entity cycloneive_mux21
# -- Compiling architecture AltVITAL of cycloneive_mux21
# -- Compiling entity cycloneive_mux41
# -- Compiling architecture AltVITAL of cycloneive_mux41
# -- Compiling entity cycloneive_and1
# -- Compiling architecture AltVITAL of cycloneive_and1
# -- Compiling entity cycloneive_lcell_comb
# -- Compiling architecture vital_lcell_comb of cycloneive_lcell_comb
# -- Compiling entity cycloneive_routing_wire
# ** Warning: [6] c:/altera/11.0/quartus/eda/sim_lib/cycloneive_atoms.vhd(1639): (vcom-1288) VITAL timing generic "tpd_datainglitch_dataout" port specification "datainglitch" does not denote a port.
# (1076.4 section 4.3.2.1.3)
# -- Compiling architecture behave of cycloneive_routing_wire
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cycloneive_mn_cntr
# -- Compiling architecture behave of cycloneive_mn_cntr
# -- Compiling entity cycloneive_scale_cntr
# -- Compiling architecture behave of cycloneive_scale_cntr
# -- Compiling entity cycloneive_pll_reg
# -- Compiling architecture behave of cycloneive_pll_reg
# -- Loading package cycloneive_pllpack
# -- Loading entity cycloneive_mn_cntr
# -- Loading entity cycloneive_scale_cntr
# -- Loading entity cycloneive_dffe
# -- Loading entity cycloneive_pll_reg
# -- Compiling entity cycloneive_pll
# -- Compiling architecture vital_pll of cycloneive_pll
# -- Loading entity cycloneive_and1
# -- Compiling entity cycloneive_ff
# -- Compiling architecture vital_lcell_ff of cycloneive_ff
# -- Compiling entity cycloneive_ram_register
# -- Compiling architecture reg_arch of cycloneive_ram_register
# -- Compiling entity cycloneive_ram_pulse_generator
# -- Compiling architecture pgen_arch of cycloneive_ram_pulse_generator
# -- Loading entity cycloneive_ram_register
# -- Loading entity cycloneive_ram_pulse_generator
# -- Compiling entity cycloneive_ram_block
# -- Compiling architecture block_arch of cycloneive_ram_block
# -- Compiling entity cycloneive_mac_data_reg
# -- Compiling architecture vital_cycloneive_mac_data_reg of cycloneive_mac_data_reg
# -- Compiling entity cycloneive_mac_sign_reg
# -- Compiling architecture cycloneive_mac_sign_reg of cycloneive_mac_sign_reg
# -- Compiling entity cycloneive_mac_mult_internal
# -- Compiling architecture vital_cycloneive_mac_mult_internal of cycloneive_mac_mult_internal
# -- Loading entity cycloneive_mac_data_reg
# -- Loading entity cycloneive_mac_sign_reg
# -- Loading entity cycloneive_mac_mult_internal
# -- Compiling entity cycloneive_mac_mult
# -- Compiling architecture vital_cycloneive_mac_mult of cycloneive_mac_mult
# -- Compiling entity cycloneive_mac_out
# -- Compiling architecture vital_cycloneive_mac_out of cycloneive_mac_out
# -- Compiling entity cycloneive_io_ibuf
# -- Compiling architecture arch of cycloneive_io_ibuf
# -- Compiling entity cycloneive_io_obuf
# -- Compiling architecture arch of cycloneive_io_obuf
# -- Compiling entity cycloneive_ddio_oe
# -- Compiling architecture arch of cycloneive_ddio_oe
# -- Compiling entity cycloneive_latch
# -- Compiling architecture vital_latch of cycloneive_latch
# -- Compiling entity cycloneive_ddio_out
# -- Compiling architecture arch of cycloneive_ddio_out
# -- Compiling entity cycloneive_pseudo_diff_out
# -- Compiling architecture arch of cycloneive_pseudo_diff_out
# -- Compiling entity cycloneive_io_pad
# -- Compiling architecture arch of cycloneive_io_pad
# -- Compiling entity cycloneive_ena_reg
# -- Compiling architecture behave of cycloneive_ena_reg
# -- Loading entity cycloneive_ena_reg
# -- Compiling entity cycloneive_clkctrl
# -- Compiling architecture vital_clkctrl of cycloneive_clkctrl
# -- Compiling entity cycloneive_rublock
# -- Compiling architecture architecture_rublock of cycloneive_rublock
# -- Compiling entity cycloneive_apfcontroller
# -- Compiling architecture architecture_apfcontroller of cycloneive_apfcontroller
# -- Compiling entity cycloneive_termination
# -- Compiling architecture cycloneive_termination_arch of cycloneive_termination
# -- Compiling entity cycloneive_jtag
# -- Compiling architecture architecture_jtag of cycloneive_jtag
# -- Compiling entity cycloneive_crcblock
# -- Compiling architecture architecture_crcblock of cycloneive_crcblock
# -- Compiling entity cycloneive_oscillator
# -- Compiling architecture architecture_oscillator of cycloneive_oscillator
# vcom -93 -work cycloneive {c:/altera/11.0/quartus/eda/sim_lib/cycloneive_components.vhd}
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Compiling package cycloneive_components
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Administrator@USER-20150616LW.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# vmap work rtl_work
# Modifying C:\modeltech64_10.0c\win64/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/myfile/CTS1000/FPGA/FPGA_V21/db {E:/myfile/CTS1000/FPGA/FPGA_V21/db/pll_core_altpll.v}
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# -- Compiling module PLL_Core_altpll
# 
# Top level modules:
# 	PLL_Core_altpll
# vcom -2008 -work work {E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd}
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity FIFO_16Bit_2K
# -- Compiling architecture RTL of FIFO_16Bit_2K
# vcom -2008 -work work {E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd}
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity USB2_SDRAM_Project
# -- Compiling architecture RTL of USB2_SDRAM_Project
# vcom -2008 -work work {E:/myfile/CTS1000/FPGA/FPGA_V21/SDRAM_Controller.vhd}
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_Controller
# -- Compiling architecture RTL of SDRAM_Controller
# vcom -2008 -work work {E:/myfile/CTS1000/FPGA/FPGA_V21/Controller.vhd}
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Controller
# -- Compiling architecture RTL of Controller
# vcom -2008 -work work {E:/myfile/CTS1000/FPGA/FPGA_V21/PLL_Core.vhd}
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PLL_Core
# -- Compiling architecture SYN of pll_core
# vcom -2008 -work work {E:/myfile/CTS1000/FPGA/FPGA_V21/CLKGen.vhd}
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CLKGen
# -- Compiling architecture RTL of CLKGen
# vcom -2008 -work work {E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd}
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_Core
# -- Compiling architecture SYN of fifo_core
# vcom -2008 -work work {E:/myfile/CTS1000/FPGA/FPGA_V21/ENFilter.vhd}
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Encode_Filter
# -- Compiling architecture RTL of Encode_Filter
# vcom -2008 -work work {E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd}
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Encode_4x
# -- Compiling architecture RTL of Encode_4x
# vcom -2008 -work work {E:/myfile/CTS1000/FPGA/FPGA_V21/LEDCheck.vhd}
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity LED_Check
# -- Compiling architecture RTL of LED_Check
# vcom -2008 -work work {E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd}
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Encode_CP
# -- Compiling architecture RTL of Encode_CP
# 
# vcom -2008 -work work {E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht}
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity USB2_SDRAM_Project_vhd_tst
# -- Compiling architecture USB2_SDRAM_Project_arch of USB2_SDRAM_Project_vhd_tst
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(234): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(235): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(236): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(243): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(244): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(253): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(256): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(257): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(261): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(263): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(264): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(267): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(269): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(270): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(273): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(275): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(276): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(279): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(281): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(282): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(285): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(287): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(288): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(291): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(293): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(294): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(297): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(299): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(300): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(303): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(305): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(306): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(330): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(332): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(333): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(334): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(336): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(337): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(338): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(340): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(341): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(345): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(346): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(347): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(348): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(350): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(351): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(355): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(356): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(357): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(359): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(360): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(361): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(363): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(364): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(377): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc" CTSV21TEST
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ps CTSV21TEST 
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by:   Hostname:   ProcessID: 8
#           Attempting to use alternate WLF file "./wlft0rhf59".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0rhf59
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: Failed to find design unit work.CTSV21TEST.
# Optimization failed
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./USB2_SDRAM_Project_run_msim_rtl_vhdl.do PAUSED at line 61
vsim -voptargs=+acc work.usb2_sdram_project_vhd_tst
# vsim -voptargs=+acc work.usb2_sdram_project_vhd_tst 
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by:   Hostname:   ProcessID: 8
#           Attempting to use alternate WLF file "./wlftswm54j".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftswm54j
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "Controller(RTL)".
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "SDRAM_Controller(RTL)".
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "USB2_SDRAM_Project(RTL)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.usb2_sdram_project_vhd_tst(usb2_sdram_project_arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.usb2_sdram_project(rtl)#1
# Loading work.clkgen(rtl)#1
# Loading work.pll_core(syn)#1
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading altera_mf.altpll(behavior)#1
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)#1
# ** Warning: (vsim-3479) Time unit 'ps' is less than the simulator resolution (1ns).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U0/U0/altpll_component/CYCLONEIII_ALTPLL/M5
# Loading altera_mf.mf_cda_mn_cntr(behave)#1
# Loading altera_mf.mf_cda_scale_cntr(behave)#1
# Loading work.fifo_16bit_2k(rtl)#1
# Loading work.fifo_core(syn)#1
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo(behavior)#1
# Loading altera_mf.dcfifo_mixed_widths(behavior)#1
# Loading altera_mf.dcfifo_async(behavior)#1
# Loading altera_mf.dcfifo_dffpipe(behavior)#1
# Loading altera_mf.dcfifo_dffpipe(behavior)#2
# Loading altera_mf.dcfifo_dffpipe(behavior)#3
# Loading altera_mf.dcfifo_fefifo(behavior)#1
# Loading altera_mf.dcfifo_sync(behavior)#1
# Loading altera_mf.dcfifo_dffpipe(behavior)#4
# Loading altera_mf.dcfifo_low_latency(behavior)#1
# Loading altera_mf.dcfifo_dffpipe(behavior)#5
# Loading work.controller(rtl)#1
# Loading work.sdram_controller(rtl)#1
# Loading work.encode_filter(rtl)#1
# Loading work.encode_4x(rtl)#1
# Loading work.led_check(rtl)#1
# Loading work.encode_cp(rtl)#1
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/U8/Counter(23 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/Laser_En has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/Laser_ST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/Laser_Clk has no driver.
# This port will contribute value (U) to the signal network.
add wave -position end  sim:/usb2_sdram_project_vhd_tst/i1/CLK48M
add wave -position end  sim:/usb2_sdram_project_vhd_tst/i1/U0/CLK108M
add wave -position end  sim:/usb2_sdram_project_vhd_tst/i1/U0/CLK48M
add wave -position end  sim:/usb2_sdram_project_vhd_tst/i1/U0/CLK36M
add wave -position end  sim:/usb2_sdram_project_vhd_tst/i1/U0/LOCKED
# Break key hit 
restart
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/U8/Counter(23 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/Laser_En has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/Laser_ST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/Laser_Clk has no driver.
# This port will contribute value (U) to the signal network.
restart
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/U8/Counter(23 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/Laser_En has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/Laser_ST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/Laser_Clk has no driver.
# This port will contribute value (U) to the signal network.
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U10
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U8
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U4
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /usb2_sdram_project_vhd_tst/i1/U8
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /usb2_sdram_project_vhd_tst/i1/U10
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1350 ns  Iteration: 2  Instance: /usb2_sdram_project_vhd_tst/i1/U8
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1370 ns  Iteration: 2  Instance: /usb2_sdram_project_vhd_tst/i1/U8
# ** Failure: Simulation is finished!
#    Time: 10 ms  Iteration: 0  Process: /usb2_sdram_project_vhd_tst/SIM_END File: E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht
# Break in Process SIM_END at E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht line 380
vcom -2008 -work work E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity USB2_SDRAM_Project_vhd_tst
# -- Compiling architecture USB2_SDRAM_Project_arch of USB2_SDRAM_Project_vhd_tst
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(234): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(235): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(244): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(247): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(248): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(252): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(254): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(255): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(258): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(260): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(261): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(264): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(266): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(267): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(270): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(272): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(273): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(276): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(278): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(279): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(282): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(284): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(285): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(288): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(290): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(291): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(294): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(296): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(297): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(321): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(323): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(324): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(325): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(327): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(328): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(329): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(331): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(332): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(336): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(337): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(338): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(339): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(341): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(342): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(346): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(347): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(348): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(350): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(351): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(352): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(354): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(355): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(368): (vcom-1207) An abstract literal and an identifier must have a separator between them.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.usb2_sdram_project_vhd_tst(usb2_sdram_project_arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.usb2_sdram_project(rtl)#1
# Loading work.clkgen(rtl)#1
# Loading work.pll_core(syn)#1
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading altera_mf.altpll(behavior)#1
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#1
# Loading altera_mf.mf_cda_scale_cntr(behave)#1
# Loading work.fifo_16bit_2k(rtl)#1
# Loading work.fifo_core(syn)#1
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo(behavior)#1
# Loading altera_mf.dcfifo_mixed_widths(behavior)#1
# Loading altera_mf.dcfifo_async(behavior)#1
# Loading altera_mf.dcfifo_dffpipe(behavior)#1
# Loading altera_mf.dcfifo_dffpipe(behavior)#2
# Loading altera_mf.dcfifo_dffpipe(behavior)#3
# Loading altera_mf.dcfifo_fefifo(behavior)#1
# Loading altera_mf.dcfifo_sync(behavior)#1
# Loading altera_mf.dcfifo_dffpipe(behavior)#4
# Loading altera_mf.dcfifo_low_latency(behavior)#1
# Loading altera_mf.dcfifo_dffpipe(behavior)#5
# Loading work.controller(rtl)#1
# Loading work.sdram_controller(rtl)#1
# Loading work.encode_filter(rtl)#1
# Loading work.encode_4x(rtl)#1
# Loading work.led_check(rtl)#1
# Loading work.encode_cp(rtl)#1
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/U8/Counter(23 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/Laser_En has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/Laser_ST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/Laser_Clk has no driver.
# This port will contribute value (U) to the signal network.
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U10
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U8
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U4
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /usb2_sdram_project_vhd_tst/i1/U8
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /usb2_sdram_project_vhd_tst/i1/U10
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1350 ns  Iteration: 2  Instance: /usb2_sdram_project_vhd_tst/i1/U8
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1370 ns  Iteration: 2  Instance: /usb2_sdram_project_vhd_tst/i1/U8
# ** Failure: Simulation is finished!
#    Time: 10 ms  Iteration: 0  Process: /usb2_sdram_project_vhd_tst/SIM_END File: E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht
# Break in Process SIM_END at E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht line 371
vcom -2008 -work work E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# ** Error: E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(28): near "timescal": 
# ** Error: E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(28): VHDL Compiler exiting
# C:/modeltech64_10.0c/win64/vcom failed.
vcom -2008 -work work E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# ** Error: E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(28): near "timescal": 
# ** Error: E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(28): VHDL Compiler exiting
# C:/modeltech64_10.0c/win64/vcom failed.
vcom -2008 -work work E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# ** Error: E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(28): near "timescal": 
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(28): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(28): VHDL Compiler exiting
# C:/modeltech64_10.0c/win64/vcom failed.
vcom -2008 -work work E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity USB2_SDRAM_Project_vhd_tst
# -- Compiling architecture USB2_SDRAM_Project_arch of USB2_SDRAM_Project_vhd_tst
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(236): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(237): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(246): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(249): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(250): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(254): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(256): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(257): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(260): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(262): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(263): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(266): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(268): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(269): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(272): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(274): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(275): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(278): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(280): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(281): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(284): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(286): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(287): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(290): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(292): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(293): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(296): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(298): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(299): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(323): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(325): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(326): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(327): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(329): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(330): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(331): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(333): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(334): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(338): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(339): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(340): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(341): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(343): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(344): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(348): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(349): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(350): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(352): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(353): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(354): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(356): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(357): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(370): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# Break key hit 
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.usb2_sdram_project_vhd_tst(usb2_sdram_project_arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.usb2_sdram_project(rtl)#1
# Loading work.clkgen(rtl)#1
# Loading work.pll_core(syn)#1
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading altera_mf.altpll(behavior)#1
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#1
# Loading altera_mf.mf_cda_scale_cntr(behave)#1
# Loading work.fifo_16bit_2k(rtl)#1
# Loading work.fifo_core(syn)#1
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo(behavior)#1
# Loading altera_mf.dcfifo_mixed_widths(behavior)#1
# Loading altera_mf.dcfifo_async(behavior)#1
# Loading altera_mf.dcfifo_dffpipe(behavior)#1
# Loading altera_mf.dcfifo_dffpipe(behavior)#2
# Loading altera_mf.dcfifo_dffpipe(behavior)#3
# Loading altera_mf.dcfifo_fefifo(behavior)#1
# Loading altera_mf.dcfifo_sync(behavior)#1
# Loading altera_mf.dcfifo_dffpipe(behavior)#4
# Loading altera_mf.dcfifo_low_latency(behavior)#1
# Loading altera_mf.dcfifo_dffpipe(behavior)#5
# Loading work.controller(rtl)#1
# Loading work.sdram_controller(rtl)#1
# Loading work.encode_filter(rtl)#1
# Loading work.encode_4x(rtl)#1
# Loading work.led_check(rtl)#1
# Loading work.encode_cp(rtl)#1
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/U8/Counter(23 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/Laser_En has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/Laser_ST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/Laser_Clk has no driver.
# This port will contribute value (U) to the signal network.
add wave -position end  sim:/usb2_sdram_project_vhd_tst/i1/Check
add wave -position end  sim:/usb2_sdram_project_vhd_tst/i1/U9/Low_Clk
add wave -position end  sim:/usb2_sdram_project_vhd_tst/i1/U9/Low_Clk_Counter
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.usb2_sdram_project_vhd_tst(usb2_sdram_project_arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.usb2_sdram_project(rtl)#1
# Loading work.clkgen(rtl)#1
# Loading work.pll_core(syn)#1
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading altera_mf.altpll(behavior)#1
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#1
# Loading altera_mf.mf_cda_scale_cntr(behave)#1
# Loading work.fifo_16bit_2k(rtl)#1
# Loading work.fifo_core(syn)#1
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo(behavior)#1
# Loading altera_mf.dcfifo_mixed_widths(behavior)#1
# Loading altera_mf.dcfifo_async(behavior)#1
# Loading altera_mf.dcfifo_dffpipe(behavior)#1
# Loading altera_mf.dcfifo_dffpipe(behavior)#2
# Loading altera_mf.dcfifo_dffpipe(behavior)#3
# Loading altera_mf.dcfifo_fefifo(behavior)#1
# Loading altera_mf.dcfifo_sync(behavior)#1
# Loading altera_mf.dcfifo_dffpipe(behavior)#4
# Loading altera_mf.dcfifo_low_latency(behavior)#1
# Loading altera_mf.dcfifo_dffpipe(behavior)#5
# Loading work.controller(rtl)#1
# Loading work.sdram_controller(rtl)#1
# Loading work.encode_filter(rtl)#1
# Loading work.encode_4x(rtl)#1
# Loading work.led_check(rtl)#1
# Loading work.encode_cp(rtl)#1
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/U8/Counter(23 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/Laser_En has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/Laser_ST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/Laser_Clk has no driver.
# This port will contribute value (U) to the signal network.
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U10
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U8
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U4
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /usb2_sdram_project_vhd_tst/i1/U8
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /usb2_sdram_project_vhd_tst/i1/U10
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1350 ns  Iteration: 2  Instance: /usb2_sdram_project_vhd_tst/i1/U8
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1370 ns  Iteration: 2  Instance: /usb2_sdram_project_vhd_tst/i1/U8
# ** Failure: Simulation is finished!
#    Time: 10 ms  Iteration: 0  Process: /usb2_sdram_project_vhd_tst/SIM_END File: E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht
# Break in Process SIM_END at E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht line 371
vcom -2008 -work work E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity USB2_SDRAM_Project
# -- Compiling architecture RTL of USB2_SDRAM_Project
# Break key hit 
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.usb2_sdram_project_vhd_tst(usb2_sdram_project_arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.usb2_sdram_project(rtl)#1
# Loading work.clkgen(rtl)#1
# Loading work.pll_core(syn)#1
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading altera_mf.altpll(behavior)#1
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#1
# Loading altera_mf.mf_cda_scale_cntr(behave)#1
# Loading work.fifo_16bit_2k(rtl)#1
# Loading work.fifo_core(syn)#1
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo(behavior)#1
# Loading altera_mf.dcfifo_mixed_widths(behavior)#1
# Loading altera_mf.dcfifo_async(behavior)#1
# Loading altera_mf.dcfifo_dffpipe(behavior)#1
# Loading altera_mf.dcfifo_dffpipe(behavior)#2
# Loading altera_mf.dcfifo_dffpipe(behavior)#3
# Loading altera_mf.dcfifo_fefifo(behavior)#1
# Loading altera_mf.dcfifo_sync(behavior)#1
# Loading altera_mf.dcfifo_dffpipe(behavior)#4
# Loading altera_mf.dcfifo_low_latency(behavior)#1
# Loading altera_mf.dcfifo_dffpipe(behavior)#5
# Loading work.controller(rtl)#1
# Loading work.sdram_controller(rtl)#1
# Loading work.encode_filter(rtl)#1
# Loading work.encode_4x(rtl)#1
# Loading work.led_check(rtl)#1
# Loading work.encode_cp(rtl)#1
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/U8/Counter(23 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/Laser_En has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/Laser_ST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/Laser_Clk has no driver.
# This port will contribute value (U) to the signal network.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.usb2_sdram_project_vhd_tst(usb2_sdram_project_arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.usb2_sdram_project(rtl)#1
# Loading work.clkgen(rtl)#1
# Loading work.pll_core(syn)#1
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading altera_mf.altpll(behavior)#1
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#1
# Loading altera_mf.mf_cda_scale_cntr(behave)#1
# Loading work.fifo_16bit_2k(rtl)#1
# Loading work.fifo_core(syn)#1
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo(behavior)#1
# Loading altera_mf.dcfifo_mixed_widths(behavior)#1
# Loading altera_mf.dcfifo_async(behavior)#1
# Loading altera_mf.dcfifo_dffpipe(behavior)#1
# Loading altera_mf.dcfifo_dffpipe(behavior)#2
# Loading altera_mf.dcfifo_dffpipe(behavior)#3
# Loading altera_mf.dcfifo_fefifo(behavior)#1
# Loading altera_mf.dcfifo_sync(behavior)#1
# Loading altera_mf.dcfifo_dffpipe(behavior)#4
# Loading altera_mf.dcfifo_low_latency(behavior)#1
# Loading altera_mf.dcfifo_dffpipe(behavior)#5
# Loading work.controller(rtl)#1
# Loading work.sdram_controller(rtl)#1
# Loading work.encode_filter(rtl)#1
# Loading work.encode_4x(rtl)#1
# Loading work.led_check(rtl)#1
# Loading work.encode_cp(rtl)#1
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/U8/Counter(23 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/Laser_En has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/Laser_ST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/Laser_Clk has no driver.
# This port will contribute value (U) to the signal network.
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U10
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U8
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U4
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /usb2_sdram_project_vhd_tst/i1/U8
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /usb2_sdram_project_vhd_tst/i1/U10
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1350 ns  Iteration: 2  Instance: /usb2_sdram_project_vhd_tst/i1/U8
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1370 ns  Iteration: 2  Instance: /usb2_sdram_project_vhd_tst/i1/U8
# ** Failure: Simulation is finished!
#    Time: 10 ms  Iteration: 0  Process: /usb2_sdram_project_vhd_tst/SIM_END File: E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht
# Break in Process SIM_END at E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht line 371
vcom -2008 -work work E:/myfile/CTS1000/FPGA/FPGA_V21/LEDCheck.vhd
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity LED_Check
# -- Compiling architecture RTL of LED_Check
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "USB2_SDRAM_Project(RTL)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.usb2_sdram_project_vhd_tst(usb2_sdram_project_arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.usb2_sdram_project(rtl)#1
# Loading work.clkgen(rtl)#1
# Loading work.pll_core(syn)#1
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading altera_mf.altpll(behavior)#1
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#1
# Loading altera_mf.mf_cda_scale_cntr(behave)#1
# Loading work.fifo_16bit_2k(rtl)#1
# Loading work.fifo_core(syn)#1
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo(behavior)#1
# Loading altera_mf.dcfifo_mixed_widths(behavior)#1
# Loading altera_mf.dcfifo_async(behavior)#1
# Loading altera_mf.dcfifo_dffpipe(behavior)#1
# Loading altera_mf.dcfifo_dffpipe(behavior)#2
# Loading altera_mf.dcfifo_dffpipe(behavior)#3
# Loading altera_mf.dcfifo_fefifo(behavior)#1
# Loading altera_mf.dcfifo_sync(behavior)#1
# Loading altera_mf.dcfifo_dffpipe(behavior)#4
# Loading altera_mf.dcfifo_low_latency(behavior)#1
# Loading altera_mf.dcfifo_dffpipe(behavior)#5
# Loading work.controller(rtl)#1
# Loading work.sdram_controller(rtl)#1
# Loading work.encode_filter(rtl)#1
# Loading work.encode_4x(rtl)#1
# Loading work.led_check(rtl)#1
# Loading work.encode_cp(rtl)#1
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/U8/Counter(23 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/Laser_En has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/Laser_ST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/Laser_Clk has no driver.
# This port will contribute value (U) to the signal network.
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U10
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U8
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U4
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /usb2_sdram_project_vhd_tst/i1/U8
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /usb2_sdram_project_vhd_tst/i1/U10
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1350 ns  Iteration: 2  Instance: /usb2_sdram_project_vhd_tst/i1/U8
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1370 ns  Iteration: 2  Instance: /usb2_sdram_project_vhd_tst/i1/U8
# ** Failure: Simulation is finished!
#    Time: 10 ms  Iteration: 0  Process: /usb2_sdram_project_vhd_tst/SIM_END File: E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht
# Break in Process SIM_END at E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht line 373
vcom -2008 -work work E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity USB2_SDRAM_Project_vhd_tst
# -- Compiling architecture USB2_SDRAM_Project_arch of USB2_SDRAM_Project_vhd_tst
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(236): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(237): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(246): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(249): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(250): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(254): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(256): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(257): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(260): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(262): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(263): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(266): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(268): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(269): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(272): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(274): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(275): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(278): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(280): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(281): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(284): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(286): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(287): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(290): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(292): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(293): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(296): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(298): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(299): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(323): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(325): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(326): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(327): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(329): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(330): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(331): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(333): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(334): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(338): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(339): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(340): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(341): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(343): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(344): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(348): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(349): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(350): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(352): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(353): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(354): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(356): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(357): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(370): (vcom-1207) An abstract literal and an identifier must have a separator between them.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.usb2_sdram_project_vhd_tst(usb2_sdram_project_arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.usb2_sdram_project(rtl)#1
# Loading work.clkgen(rtl)#1
# Loading work.pll_core(syn)#1
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading altera_mf.altpll(behavior)#1
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#1
# Loading altera_mf.mf_cda_scale_cntr(behave)#1
# Loading work.fifo_16bit_2k(rtl)#1
# Loading work.fifo_core(syn)#1
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo(behavior)#1
# Loading altera_mf.dcfifo_mixed_widths(behavior)#1
# Loading altera_mf.dcfifo_async(behavior)#1
# Loading altera_mf.dcfifo_dffpipe(behavior)#1
# Loading altera_mf.dcfifo_dffpipe(behavior)#2
# Loading altera_mf.dcfifo_dffpipe(behavior)#3
# Loading altera_mf.dcfifo_fefifo(behavior)#1
# Loading altera_mf.dcfifo_sync(behavior)#1
# Loading altera_mf.dcfifo_dffpipe(behavior)#4
# Loading altera_mf.dcfifo_low_latency(behavior)#1
# Loading altera_mf.dcfifo_dffpipe(behavior)#5
# Loading work.controller(rtl)#1
# Loading work.sdram_controller(rtl)#1
# Loading work.encode_filter(rtl)#1
# Loading work.encode_4x(rtl)#1
# Loading work.led_check(rtl)#1
# Loading work.encode_cp(rtl)#1
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/U8/Counter(23 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/Laser_En has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/Laser_ST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/Laser_Clk has no driver.
# This port will contribute value (U) to the signal network.
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U10
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U8
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U4
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /usb2_sdram_project_vhd_tst/i1/U8
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /usb2_sdram_project_vhd_tst/i1/U10
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1350 ns  Iteration: 2  Instance: /usb2_sdram_project_vhd_tst/i1/U8
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1370 ns  Iteration: 2  Instance: /usb2_sdram_project_vhd_tst/i1/U8
# ** Failure: Simulation is finished!
#    Time: 1 sec  Iteration: 0  Process: /usb2_sdram_project_vhd_tst/SIM_END File: E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht
# Break in Process SIM_END at E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht line 373
vcom -2008 -work work E:/myfile/CTS1000/FPGA/FPGA_V21/LEDCheck.vhd
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity LED_Check
# -- Compiling architecture RTL of LED_Check
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "USB2_SDRAM_Project(RTL)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.usb2_sdram_project_vhd_tst(usb2_sdram_project_arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.usb2_sdram_project(rtl)#1
# Loading work.clkgen(rtl)#1
# Loading work.pll_core(syn)#1
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading altera_mf.altpll(behavior)#1
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#1
# Loading altera_mf.mf_cda_scale_cntr(behave)#1
# Loading work.fifo_16bit_2k(rtl)#1
# Loading work.fifo_core(syn)#1
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo(behavior)#1
# Loading altera_mf.dcfifo_mixed_widths(behavior)#1
# Loading altera_mf.dcfifo_async(behavior)#1
# Loading altera_mf.dcfifo_dffpipe(behavior)#1
# Loading altera_mf.dcfifo_dffpipe(behavior)#2
# Loading altera_mf.dcfifo_dffpipe(behavior)#3
# Loading altera_mf.dcfifo_fefifo(behavior)#1
# Loading altera_mf.dcfifo_sync(behavior)#1
# Loading altera_mf.dcfifo_dffpipe(behavior)#4
# Loading altera_mf.dcfifo_low_latency(behavior)#1
# Loading altera_mf.dcfifo_dffpipe(behavior)#5
# Loading work.controller(rtl)#1
# Loading work.sdram_controller(rtl)#1
# Loading work.encode_filter(rtl)#1
# Loading work.encode_4x(rtl)#1
# Loading work.led_check(rtl)#1
# Loading work.encode_cp(rtl)#1
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/U8/Counter(23 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/Laser_En has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/Laser_ST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/Laser_Clk has no driver.
# This port will contribute value (U) to the signal network.
vcom -2008 -work work E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity USB2_SDRAM_Project_vhd_tst
# -- Compiling architecture USB2_SDRAM_Project_arch of USB2_SDRAM_Project_vhd_tst
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(236): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(237): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(246): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(249): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(250): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(254): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(256): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(257): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(260): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(262): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(263): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(266): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(268): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(269): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(272): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(274): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(275): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(278): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(280): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(281): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(284): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(286): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(287): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(290): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(292): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(293): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(296): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(298): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(299): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(323): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(325): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(326): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(327): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(329): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(330): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(331): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(333): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(334): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(338): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(339): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(340): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(341): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(343): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(344): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(348): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(349): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(350): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(352): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(353): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(354): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(356): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(357): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/USB2_SDRAM_Project.vht(370): (vcom-1207) An abstract literal and an identifier must have a separator between them.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.usb2_sdram_project_vhd_tst(usb2_sdram_project_arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.usb2_sdram_project(rtl)#1
# Loading work.clkgen(rtl)#1
# Loading work.pll_core(syn)#1
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading altera_mf.altpll(behavior)#1
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#1
# Loading altera_mf.mf_cda_scale_cntr(behave)#1
# Loading work.fifo_16bit_2k(rtl)#1
# Loading work.fifo_core(syn)#1
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo(behavior)#1
# Loading altera_mf.dcfifo_mixed_widths(behavior)#1
# Loading altera_mf.dcfifo_async(behavior)#1
# Loading altera_mf.dcfifo_dffpipe(behavior)#1
# Loading altera_mf.dcfifo_dffpipe(behavior)#2
# Loading altera_mf.dcfifo_dffpipe(behavior)#3
# Loading altera_mf.dcfifo_fefifo(behavior)#1
# Loading altera_mf.dcfifo_sync(behavior)#1
# Loading altera_mf.dcfifo_dffpipe(behavior)#4
# Loading altera_mf.dcfifo_low_latency(behavior)#1
# Loading altera_mf.dcfifo_dffpipe(behavior)#5
# Loading work.controller(rtl)#1
# Loading work.sdram_controller(rtl)#1
# Loading work.encode_filter(rtl)#1
# Loading work.encode_4x(rtl)#1
# Loading work.led_check(rtl)#1
# Loading work.encode_cp(rtl)#1
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/U8/Counter(23 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/Laser_En has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/Laser_ST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /usb2_sdram_project_vhd_tst/i1/Laser_Clk has no driver.
# This port will contribute value (U) to the signal network.
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U10
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U8
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U5
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U4
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1/U0/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /usb2_sdram_project_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /usb2_sdram_project_vhd_tst/i1/U8
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /usb2_sdram_project_vhd_tst/i1/U10
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1350 ns  Iteration: 2  Instance: /usb2_sdram_project_vhd_tst/i1/U8
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1370 ns  Iteration: 2  Instance: /usb2_sdram_project_vhd_tst/i1/U8
run -continue
run -continue
