---
Title | NDRange
-- | --
Create Date | `2021-11-19T01:12:36Z`
Update Date | `2021-12-15T03:58:39Z`
Edit link | [here](https://github.com/junxnone/linuxwiki/issues/221)

---
## Reference
- [One-Dimensional NDRange](https://www.xilinx.com/html_docs/xilinx2017_4/sdaccel_doc/ece1504034297316.html)
- [DPC++ Thread Hierarchy and Mapping](https://www.intel.com/content/www/us/en/develop/documentation/oneapi-gpu-optimization-guide/top/thread-mapping.html)



## Brief


![image](https://user-images.githubusercontent.com/2216970/141645331-c69a9cdb-ae77-40c5-83c4-182faaf7c234.png)


Dims | Figure
-- | --
One Dim | ![image](https://user-images.githubusercontent.com/2216970/142524016-84a667ec-7c37-4881-b3c4-c612bd77f963.png)
Two Dim | ![image](https://user-images.githubusercontent.com/2216970/142524708-5f69b20d-2683-4189-b03e-148e054eb95f.png)
Three Dim | ![image](https://user-images.githubusercontent.com/2216970/142524937-881aa871-d0f3-4c53-abd8-7ea59b4b3b49.png)


## NDRange Mapping to Hardware

Devices | Mapping
-- | --
CPU | ![image](https://user-images.githubusercontent.com/2216970/146120540-25781497-6827-42df-804e-a7827c3ab93d.png)
iGPU | ![image](https://user-images.githubusercontent.com/2216970/142132985-86a8e414-1596-4378-9069-d8609d0f329f.png)
FPGA | ![image](https://user-images.githubusercontent.com/2216970/146120629-aef3232d-7d90-4930-96b5-0917e11d195a.png)

