
---------- Begin Simulation Statistics ----------
final_tick                               2104607008000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 772647                       # Simulator instruction rate (inst/s)
host_mem_usage                                 742556                       # Number of bytes of host memory used
host_op_rate                                  1426098                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1035.40                       # Real time elapsed on the host
host_tick_rate                             2032646966                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   800000001                       # Number of instructions simulated
sim_ops                                    1476584751                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.104607                       # Number of seconds simulated
sim_ticks                                2104607008000                       # Number of ticks simulated
system.cpu.Branches                         158002571                       # Number of branches fetched
system.cpu.committedInsts                   800000001                       # Number of instructions committed
system.cpu.committedOps                    1476584751                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       4209214016                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 4209214016                       # Number of busy cycles
system.cpu.num_cc_register_reads            764745097                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           509179958                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts    130546990                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               67314854                       # Number of float alu accesses
system.cpu.num_fp_insts                      67314854                       # number of float instructions
system.cpu.num_fp_register_reads             66746617                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              646634                       # number of times the floating registers were written
system.cpu.num_func_calls                    13070609                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses            1473985089                       # Number of integer alu accesses
system.cpu.num_int_insts                   1473985089                       # number of integer instructions
system.cpu.num_int_register_reads          2755045880                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1185197938                       # number of times the integer registers were written
system.cpu.num_load_insts                   165789845                       # Number of load instructions
system.cpu.num_mem_refs                     303139359                       # number of memory refs
system.cpu.num_store_insts                  137349514                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               2329279      0.16%      0.16% # Class of executed instruction
system.cpu.op_class::IntAlu                1168084249     79.10%     79.26% # Class of executed instruction
system.cpu.op_class::IntMult                    63884      0.00%     79.27% # Class of executed instruction
system.cpu.op_class::IntDiv                   2976042      0.20%     79.47% # Class of executed instruction
system.cpu.op_class::FloatAdd                    1877      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::SimdAdd                     1286      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::SimdAlu                     8912      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::SimdCmp                       12      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::SimdCvt                     8318      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::SimdMisc                   14964      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::SimdShift                    727      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  43      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   7      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  7      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::MemRead                165180191     11.19%     90.66% # Class of executed instruction
system.cpu.op_class::MemWrite                70685773      4.79%     95.44% # Class of executed instruction
system.cpu.op_class::FloatMemRead              609654      0.04%     95.49% # Class of executed instruction
system.cpu.op_class::FloatMemWrite           66663741      4.51%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1476628998                       # Class of executed instruction
system.cpu.workload.numSyscalls                   208                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8461598                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16956313                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     12091198                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1549                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     24183419                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1549                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data    293035503                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        293035503                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    293035503                       # number of overall hits
system.cpu.dcache.overall_hits::total       293035503                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10060083                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10060083                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10060083                       # number of overall misses
system.cpu.dcache.overall_misses::total      10060083                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 721259157000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 721259157000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 721259157000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 721259157000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    303095586                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    303095586                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    303095586                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    303095586                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.033191                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033191                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.033191                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033191                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71695.149732                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71695.149732                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71695.149732                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71695.149732                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      9471917                       # number of writebacks
system.cpu.dcache.writebacks::total           9471917                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data     10060083                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10060083                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     10060083                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10060083                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 711199074000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 711199074000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 711199074000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 711199074000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.033191                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033191                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.033191                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033191                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70695.149732                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70695.149732                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70695.149732                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70695.149732                       # average overall mshr miss latency
system.cpu.dcache.replacements               10059571                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    164664724                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       164664724                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1125315                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1125315                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  29570631000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  29570631000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    165790039                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    165790039                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006788                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006788                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 26277.647592                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26277.647592                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1125315                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1125315                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  28445316000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  28445316000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006788                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006788                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 25277.647592                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25277.647592                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    128370779                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      128370779                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      8934768                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8934768                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 691688526000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 691688526000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    137305547                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    137305547                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.065072                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.065072                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77415.387395                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77415.387395                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      8934768                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      8934768                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 682753758000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 682753758000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.065072                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.065072                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76415.387395                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76415.387395                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2104607008000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.985501                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           303095586                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10060083                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.128537                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.985501                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999972                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999972                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          180                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         616251255                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        616251255                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2104607008000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   165790090                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                   137349535                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        412779                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        253533                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2104607008000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2104607008000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2104607008000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1063699568                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1063699568                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1063699568                       # number of overall hits
system.cpu.icache.overall_hits::total      1063699568                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      2032138                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        2032138                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      2032138                       # number of overall misses
system.cpu.icache.overall_misses::total       2032138                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  26613221500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  26613221500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  26613221500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  26613221500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1065731706                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1065731706                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1065731706                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1065731706                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001907                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001907                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001907                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001907                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13096.168420                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13096.168420                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13096.168420                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13096.168420                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      2031627                       # number of writebacks
system.cpu.icache.writebacks::total           2031627                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      2032138                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      2032138                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      2032138                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      2032138                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  24581083500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  24581083500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  24581083500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  24581083500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001907                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001907                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001907                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001907                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12096.168420                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12096.168420                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12096.168420                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12096.168420                       # average overall mshr miss latency
system.cpu.icache.replacements                2031627                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1063699568                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1063699568                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      2032138                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       2032138                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  26613221500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  26613221500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1065731706                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1065731706                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001907                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001907                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13096.168420                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13096.168420                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      2032138                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      2032138                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  24581083500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  24581083500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001907                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001907                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12096.168420                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12096.168420                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2104607008000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           499.595270                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1065731706                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           2032138                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            524.438648                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   499.595270                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.975772                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.975772                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          400                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2133495550                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2133495550                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2104607008000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1065731760                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           206                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2104607008000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2104607008000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2104607008000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 2104607008000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              2029806                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1567700                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3597506                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             2029806                       # number of overall hits
system.l2.overall_hits::.cpu.data             1567700                       # number of overall hits
system.l2.overall_hits::total                 3597506                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2332                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            8492383                       # number of demand (read+write) misses
system.l2.demand_misses::total                8494715                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2332                       # number of overall misses
system.l2.overall_misses::.cpu.data           8492383                       # number of overall misses
system.l2.overall_misses::total               8494715                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    189918000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 679604909500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     679794827500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    189918000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 679604909500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    679794827500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          2032138                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         10060083                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             12092221                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         2032138                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        10060083                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            12092221                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.001148                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.844166                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.702494                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.001148                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.844166                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.702494                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81439.965695                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80025.230786                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80025.619164                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81439.965695                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80025.230786                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80025.619164                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             8428589                       # number of writebacks
system.l2.writebacks::total                   8428589                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2332                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       8492383                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8494715                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2332                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      8492383                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8494715                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    166598000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 594681079500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 594847677500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    166598000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 594681079500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 594847677500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.001148                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.844166                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.702494                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.001148                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.844166                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.702494                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71439.965695                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70025.230786                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70025.619164                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71439.965695                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70025.230786                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70025.619164                       # average overall mshr miss latency
system.l2.replacements                        8463145                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9471917                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9471917                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9471917                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9471917                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2031627                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2031627                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2031627                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2031627                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            632163                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                632163                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         8302605                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             8302605                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 662707853500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  662707853500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       8934768                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8934768                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.929247                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.929247                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79819.267989                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79819.267989                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      8302605                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        8302605                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 579681803500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 579681803500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.929247                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.929247                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69819.267989                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69819.267989                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        2029806                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2029806                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2332                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2332                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    189918000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    189918000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      2032138                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2032138                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.001148                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001148                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81439.965695                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81439.965695                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2332                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2332                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    166598000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    166598000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.001148                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001148                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71439.965695                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71439.965695                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        935537                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            935537                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       189778                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          189778                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  16897056000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  16897056000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1125315                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1125315                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.168644                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.168644                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89035.905110                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89035.905110                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       189778                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       189778                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  14999276000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  14999276000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.168644                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.168644                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79035.905110                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79035.905110                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 2104607008000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32720.561547                       # Cycle average of tags in use
system.l2.tags.total_refs                    24183416                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8495913                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.846476                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     132.856578                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       213.397457                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32374.307511                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006512                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.987985                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998552                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1260                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31475                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 201963257                       # Number of tag accesses
system.l2.tags.data_accesses                201963257                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2104607008000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   8428589.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2332.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   8492365.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006336222750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       525690                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       525690                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            25427592                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            7917436                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8494715                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8428589                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8494715                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8428589                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     18                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.12                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8494715                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8428589                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8494696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 523103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 525717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 525709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 525698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 525696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 525698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 525713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 525699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 528385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 525706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 525696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 525693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 525690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 525690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 525693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 525690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       525690                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.159130                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.080537                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     37.556100                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       525687    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-27647            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        525690                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       525690                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.033347                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.031426                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.258109                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           517003     98.35%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               32      0.01%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8473      1.61%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              177      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        525690                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               543661760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            539429696                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    258.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    256.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  2104598039500                       # Total gap between requests
system.mem_ctrls.avgGap                     124360.94                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       149248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    543511360                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    539428480                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 70914.902132645570                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 258248384.583921343088                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 256308411.950322657824                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2332                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      8492383                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      8428589                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     71111500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 248494236500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 50519077252250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30493.78                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29260.84                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   5993776.33                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       149248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    543512512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     543661760                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       149248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       149248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    539429696                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    539429696                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2332                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      8492383                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        8494715                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      8428589                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       8428589                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        70915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    258248932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        258319847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        70915                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        70915                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    256308990                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       256308990                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    256308990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        70915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    258248932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       514628837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              8494697                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             8428570                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       530350                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       530500                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       531140                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       530870                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       530906                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       531220                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       531266                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       530936                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       531178                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       531459                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       531093                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       530898                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       530895                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       530775                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       530914                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       530297                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       526250                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       526451                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       526806                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       526621                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       526640                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       527010                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       527137                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       526927                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       527305                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       527308                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       526928                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       526842                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       526746                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       526618                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       526667                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       526314                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             89289779250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           42473485000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       248565348000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10511.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29261.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             7655581                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            7673988                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            90.12                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           91.05                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1593698                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   679.607484                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   426.223165                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   424.229083                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       417625     26.20%     26.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        41062      2.58%     28.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        48437      3.04%     31.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        47316      2.97%     34.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        34434      2.16%     36.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        55465      3.48%     40.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        31499      1.98%     42.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        71817      4.51%     46.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       846043     53.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1593698                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             543660608                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          539428480                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              258.319299                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              256.308412                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.02                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               90.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2104607008000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      5693464560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      3026148180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    30324922320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   21996255240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 166135348080.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 342468380970                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 519774665280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1089419184630                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   517.635445                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 1343710768750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  70277220000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 690619019250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      5685539160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      3021935730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    30327214260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   22000880160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 166135348080.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 341661370980                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 520454252640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1089286541010                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   517.572419                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 1345487098250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  70277220000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 688842689750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 2104607008000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             192110                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8428589                       # Transaction distribution
system.membus.trans_dist::CleanEvict            33009                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8302605                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8302605                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        192110                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     25451028                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total     25451028                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               25451028                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port   1083091456                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total   1083091456                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              1083091456                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8494715                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8494715    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8494715                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2104607008000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy         50688648000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        44701940750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           3157453                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     17900506                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2031627                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          622210                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8934768                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8934768                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2032138                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1125315                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      6095903                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     30179737                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              36275640                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    260080960                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   1250048000                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             1510128960                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         8463145                       # Total snoops (count)
system.tol2bus.snoopTraffic                 539429696                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         20555366                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000075                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008683                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               20553816     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1550      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           20555366                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 2104607008000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        23595253500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        3048207000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15090124500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
