Startpoint: A[0] (input port clocked by MYCLK)
Endpoint: _451_ (rising edge-triggered flip-flop clocked by MYCLK)
Path Group: MYCLK
Path Type: min

Fanout       Cap      Slew     Delay      Time   Description
------------------------------------------------------------------------------------
                   0.0000    0.0000    0.0000   clock MYCLK (rise edge)
                             3.0000    3.0000   clock network delay (ideal)
                             1.0000    4.0000 v input external delay
                   0.1000    0.0000    4.0000 v A[0] (in)
    4    0.0080                                 A[0] (net)
                   0.1000    0.0000    4.0000 v _319_/A (sky130_fd_sc_hd__clkinv_1)
                   0.2381    0.2689    4.2689 ^ _319_/Y (sky130_fd_sc_hd__clkinv_1)
    3    0.0060                                 _251_ (net)
                   0.2381    0.0000    4.2689 ^ _338_/A1 (sky130_fd_sc_hd__a21oi_1)
                   0.0557    0.2221    4.4910 v _338_/Y (sky130_fd_sc_hd__a21oi_1)
    1    0.0013                                 _270_ (net)
                   0.0557    0.0000    4.4910 v _339_/B1 (sky130_fd_sc_hd__o21ai_0)
                   0.2175    0.2377    4.7287 ^ _339_/Y (sky130_fd_sc_hd__o21ai_0)
    1    0.0013                                 _168_ (net)
                   0.2175    0.0000    4.7287 ^ _451_/D (sky130_fd_sc_hd__dfxtp_1)
                                       4.7287   data arrival time

                   0.0000    0.0000    0.0000   clock MYCLK (rise edge)
                             3.0000    3.0000   clock network delay (ideal)
                             0.1000    3.1000   clock uncertainty
                             0.0000    3.1000   clock reconvergence pessimism
                                       3.1000 ^ _451_/CLK (sky130_fd_sc_hd__dfxtp_1)
                            -0.2071    2.8929   library hold time
                                       2.8929   data required time
------------------------------------------------------------------------------------
                                       2.8929   data required time
                                      -4.7287   data arrival time
------------------------------------------------------------------------------------
                                       1.8358   slack (MET)


Startpoint: _451_ (rising edge-triggered flip-flop clocked by MYCLK)
Endpoint: R[0] (output port clocked by MYGEN_CLK)
Path Group: MYGEN_CLK
Path Type: min

Fanout       Cap      Slew     Delay      Time   Description
------------------------------------------------------------------------------------
                   0.0000    0.0000    0.0000   clock MYCLK (rise edge)
                             3.0000    3.0000   clock network delay (ideal)
                   0.0000    0.0000    3.0000 ^ _451_/CLK (sky130_fd_sc_hd__dfxtp_1)
                   1.3092    2.4329    5.4329 v _451_/Q (sky130_fd_sc_hd__dfxtp_1)
    1    0.1000                                 Reg3[0] (net)
                   1.3092    0.0000    5.4329 v R[0] (out)
                                       5.4329   data arrival time

                   0.0000    0.0000    0.0000   clock MYGEN_CLK (rise edge)
                             0.0000    0.0000   clock network delay (ideal)
                             0.0000    0.0000   clock reconvergence pessimism
                            -1.0000   -1.0000   output external delay
                                      -1.0000   data required time
------------------------------------------------------------------------------------
                                      -1.0000   data required time
                                      -5.4329   data arrival time
------------------------------------------------------------------------------------
                                       6.4329   slack (MET)


Startpoint: A[1] (input port clocked by MYCLK)
Endpoint: _458_ (rising edge-triggered flip-flop clocked by MYCLK)
Path Group: MYCLK
Path Type: max

Fanout       Cap      Slew     Delay      Time   Description
------------------------------------------------------------------------------------
                   0.0000    0.0000    0.0000   clock MYCLK (rise edge)
                             3.0000    3.0000   clock network delay (ideal)
                             4.0000    7.0000 v input external delay
                   0.5000    0.0000    7.0000 v A[1] (in)
    7    0.0150                                 A[1] (net)
                   0.5000    0.0000    7.0000 v _341_/A (sky130_fd_sc_hd__xor2_1)
                   1.6332    1.8948    8.8948 ^ _341_/X (sky130_fd_sc_hd__xor2_1)
    4    0.0101                                 _272_ (net)
                   1.6332    0.0000    8.8948 ^ _347_/C (sky130_fd_sc_hd__nand3_1)
                   0.2877    1.0965    9.9913 v _347_/Y (sky130_fd_sc_hd__nand3_1)
    2    0.0038                                 _278_ (net)
                   0.2877    0.0000    9.9913 v _364_/A1 (sky130_fd_sc_hd__a21o_1)
                   0.1715    1.2079   11.1992 v _364_/X (sky130_fd_sc_hd__a21o_1)
    3    0.0058                                 _294_ (net)
                   0.1715    0.0000   11.1992 v _377_/A2 (sky130_fd_sc_hd__a21o_1)
                   0.1713    1.1724   12.3715 v _377_/X (sky130_fd_sc_hd__a21o_1)
    3    0.0058                                 _306_ (net)
                   0.1713    0.0000   12.3715 v _395_/A1 (sky130_fd_sc_hd__a21o_1)
                   0.1624    1.1214   13.4929 v _395_/X (sky130_fd_sc_hd__a21o_1)
    3    0.0051                                 _199_ (net)
                   0.1624    0.0000   13.4929 v _426_/A2 (sky130_fd_sc_hd__a311oi_1)
                   2.0516    2.3835   15.8765 ^ _426_/Y (sky130_fd_sc_hd__a311oi_1)
    3    0.0050                                 _228_ (net)
                   2.0516    0.0000   15.8765 ^ _443_/A2 (sky130_fd_sc_hd__o21bai_1)
                   0.2121    1.1121   16.9885 v _443_/Y (sky130_fd_sc_hd__o21bai_1)
    1    0.0019                                 _244_ (net)
                   0.2121    0.0000   16.9885 v _449_/A3 (sky130_fd_sc_hd__a31oi_1)
                   0.6516    0.9325   17.9210 ^ _449_/Y (sky130_fd_sc_hd__a31oi_1)
    1    0.0020                                 _250_ (net)
                   0.6516    0.0000   17.9210 ^ _450_/B1 (sky130_fd_sc_hd__o31ai_1)
                   0.1329    0.4612   18.3822 v _450_/Y (sky130_fd_sc_hd__o31ai_1)
    1    0.0013                                 _175_ (net)
                   0.1329    0.0000   18.3822 v _458_/D (sky130_fd_sc_hd__dfxtp_1)
                                      18.3822   data arrival time

                   0.0000   10.0000   10.0000   clock MYCLK (rise edge)
                             3.0000   13.0000   clock network delay (ideal)
                            -0.5000   12.5000   clock uncertainty
                             0.0000   12.5000   clock reconvergence pessimism
                                      12.5000 ^ _458_/CLK (sky130_fd_sc_hd__dfxtp_1)
                            -1.6658   10.8342   library setup time
                                      10.8342   data required time
------------------------------------------------------------------------------------
                                      10.8342   data required time
                                     -18.3822   data arrival time
------------------------------------------------------------------------------------
                                      -7.5481   slack (VIOLATED)


Startpoint: _451_ (rising edge-triggered flip-flop clocked by MYCLK)
Endpoint: R[0] (output port clocked by MYGEN_CLK)
Path Group: MYGEN_CLK
Path Type: max

Fanout       Cap      Slew     Delay      Time   Description
------------------------------------------------------------------------------------
                   0.0000    0.0000    0.0000   clock MYCLK (rise edge)
                             3.0000    3.0000   clock network delay (ideal)
                   0.0000    0.0000    3.0000 ^ _451_/CLK (sky130_fd_sc_hd__dfxtp_1)
                   6.8777    7.0627   10.0627 ^ _451_/Q (sky130_fd_sc_hd__dfxtp_1)
    1    0.1300                                 Reg3[0] (net)
                   6.8777    0.0000   10.0627 ^ R[0] (out)
                                      10.0627   data arrival time

                   0.0000   10.0000   10.0000   clock MYGEN_CLK (rise edge)
                             0.0000   10.0000   clock network delay (ideal)
                             0.0000   10.0000   clock reconvergence pessimism
                            -3.0000    7.0000   output external delay
                                       7.0000   data required time
------------------------------------------------------------------------------------
                                       7.0000   data required time
                                     -10.0627   data arrival time
------------------------------------------------------------------------------------
                                      -3.0627   slack (VIOLATED)
