

================================================================
== Vitis HLS Report for 'fft_32pt_Pipeline_VITIS_LOOP_221_2'
================================================================
* Date:           Sun Aug 31 16:41:44 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        radixfft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.626 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_221_2  |        8|        8|         1|          1|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.62>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 4 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%in_imag_7_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_imag_7_load_6"   --->   Operation 5 'read' 'in_imag_7_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%in_imag_6_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_imag_6_load_6"   --->   Operation 6 'read' 'in_imag_6_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%in_imag_5_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_imag_5_load_6"   --->   Operation 7 'read' 'in_imag_5_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%in_imag_4_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_imag_4_load_6"   --->   Operation 8 'read' 'in_imag_4_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_imag_3_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_imag_3_load_6"   --->   Operation 9 'read' 'in_imag_3_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_imag_2_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_imag_2_load_6"   --->   Operation 10 'read' 'in_imag_2_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_imag_1_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_imag_1_load_6"   --->   Operation 11 'read' 'in_imag_1_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_imag_0_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_imag_0_load_6"   --->   Operation 12 'read' 'in_imag_0_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%in_real_7_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_real_7_load_6"   --->   Operation 13 'read' 'in_real_7_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%in_real_6_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_real_6_load_6"   --->   Operation 14 'read' 'in_real_6_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%in_real_5_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_real_5_load_6"   --->   Operation 15 'read' 'in_real_5_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%in_real_4_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_real_4_load_6"   --->   Operation 16 'read' 'in_real_4_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%in_real_3_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_real_3_load_6"   --->   Operation 17 'read' 'in_real_3_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%in_real_2_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_real_2_load_6"   --->   Operation 18 'read' 'in_real_2_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%in_real_1_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_real_1_load_6"   --->   Operation 19 'read' 'in_real_1_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%in_real_0_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_real_0_load_6"   --->   Operation 20 'read' 'in_real_0_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%in_imag_7_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_imag_7_load"   --->   Operation 21 'read' 'in_imag_7_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%in_imag_6_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_imag_6_load"   --->   Operation 22 'read' 'in_imag_6_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%in_imag_5_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_imag_5_load"   --->   Operation 23 'read' 'in_imag_5_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%in_imag_4_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_imag_4_load"   --->   Operation 24 'read' 'in_imag_4_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%in_imag_3_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_imag_3_load"   --->   Operation 25 'read' 'in_imag_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%in_imag_2_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_imag_2_load"   --->   Operation 26 'read' 'in_imag_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%in_imag_1_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_imag_1_load"   --->   Operation 27 'read' 'in_imag_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%in_imag_0_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_imag_0_load"   --->   Operation 28 'read' 'in_imag_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%in_real_7_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_real_7_load"   --->   Operation 29 'read' 'in_real_7_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%in_real_6_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_real_6_load"   --->   Operation 30 'read' 'in_real_6_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%in_real_5_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_real_5_load"   --->   Operation 31 'read' 'in_real_5_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%in_real_4_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_real_4_load"   --->   Operation 32 'read' 'in_real_4_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%in_real_3_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_real_3_load"   --->   Operation 33 'read' 'in_real_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%in_real_2_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_real_2_load"   --->   Operation 34 'read' 'in_real_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%in_real_1_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_real_1_load"   --->   Operation 35 'read' 'in_real_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%in_real_0_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_real_0_load"   --->   Operation 36 'read' 'in_real_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i_3"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc57"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%i = load i4 %i_3" [radixfft/core.cpp:223]   --->   Operation 39 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.30ns)   --->   "%icmp_ln221 = icmp_eq  i4 %i, i4 8" [radixfft/core.cpp:221]   --->   Operation 40 'icmp' 'icmp_ln221' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 41 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.73ns)   --->   "%add_ln221 = add i4 %i, i4 1" [radixfft/core.cpp:221]   --->   Operation 42 'add' 'add_ln221' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %icmp_ln221, void %for.inc57.split, void %for.body.i.preheader.exitStub" [radixfft/core.cpp:221]   --->   Operation 43 'br' 'br_ln221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln221 = trunc i4 %i" [radixfft/core.cpp:221]   --->   Operation 44 'trunc' 'trunc_ln221' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln221_1 = trunc i4 %i" [radixfft/core.cpp:221]   --->   Operation 45 'trunc' 'trunc_ln221_1' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln222 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [radixfft/core.cpp:222]   --->   Operation 46 'specpipeline' 'specpipeline_ln222' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln221 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [radixfft/core.cpp:221]   --->   Operation 47 'specloopname' 'specloopname_ln221' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln223 = zext i2 %trunc_ln221" [radixfft/core.cpp:223]   --->   Operation 48 'zext' 'zext_ln223' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%o1_in_real_V_addr = getelementptr i32 %o1_in_real_V, i64 0, i64 %zext_ln223" [radixfft/core.cpp:223]   --->   Operation 49 'getelementptr' 'o1_in_real_V_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%o1_in_real_V_4_addr = getelementptr i32 %o1_in_real_V_4, i64 0, i64 %zext_ln223" [radixfft/core.cpp:223]   --->   Operation 50 'getelementptr' 'o1_in_real_V_4_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%o1_in_imag_V_addr = getelementptr i32 %o1_in_imag_V, i64 0, i64 %zext_ln223" [radixfft/core.cpp:223]   --->   Operation 51 'getelementptr' 'o1_in_imag_V_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%o1_in_imag_V_4_addr = getelementptr i32 %o1_in_imag_V_4, i64 0, i64 %zext_ln223" [radixfft/core.cpp:223]   --->   Operation 52 'getelementptr' 'o1_in_imag_V_4_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (2.30ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %in_real_0_load_read, i32 %in_real_1_load_read, i32 %in_real_2_load_read, i32 %in_real_3_load_read, i32 %in_real_4_load_read, i32 %in_real_5_load_read, i32 %in_real_6_load_read, i32 %in_real_7_load_read, i3 %trunc_ln221_1" [radixfft/core.cpp:223]   --->   Operation 53 'mux' 'tmp_s' <Predicate = (!icmp_ln221)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (2.30ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %in_imag_0_load_read, i32 %in_imag_1_load_read, i32 %in_imag_2_load_read, i32 %in_imag_3_load_read, i32 %in_imag_4_load_read, i32 %in_imag_5_load_read, i32 %in_imag_6_load_read, i32 %in_imag_7_load_read, i3 %trunc_ln221_1" [radixfft/core.cpp:223]   --->   Operation 54 'mux' 'tmp_5' <Predicate = (!icmp_ln221)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i, i32 2" [radixfft/core.cpp:223]   --->   Operation 55 'bitselect' 'tmp' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%o2_in_real_V_addr = getelementptr i32 %o2_in_real_V, i64 0, i64 %zext_ln223" [radixfft/core.cpp:224]   --->   Operation 56 'getelementptr' 'o2_in_real_V_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%o2_in_imag_V_addr = getelementptr i32 %o2_in_imag_V, i64 0, i64 %zext_ln223" [radixfft/core.cpp:224]   --->   Operation 57 'getelementptr' 'o2_in_imag_V_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (2.30ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %in_real_0_load_6_read, i32 %in_real_1_load_6_read, i32 %in_real_2_load_6_read, i32 %in_real_3_load_6_read, i32 %in_real_4_load_6_read, i32 %in_real_5_load_6_read, i32 %in_real_6_load_6_read, i32 %in_real_7_load_6_read, i3 %trunc_ln221_1" [radixfft/core.cpp:224]   --->   Operation 58 'mux' 'tmp_6' <Predicate = (!icmp_ln221)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (2.30ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %in_imag_0_load_6_read, i32 %in_imag_1_load_6_read, i32 %in_imag_2_load_6_read, i32 %in_imag_3_load_6_read, i32 %in_imag_4_load_6_read, i32 %in_imag_5_load_6_read, i32 %in_imag_6_load_6_read, i32 %in_imag_7_load_6_read, i3 %trunc_ln221_1" [radixfft/core.cpp:224]   --->   Operation 59 'mux' 'tmp_7' <Predicate = (!icmp_ln221)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln223 = br i1 %tmp, void %arrayidx56.1.case.0, void %arrayidx56.1.case.1" [radixfft/core.cpp:223]   --->   Operation 60 'br' 'br_ln223' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (2.32ns)   --->   "%store_ln223 = store i32 %tmp_s, i2 %o1_in_real_V_addr" [radixfft/core.cpp:223]   --->   Operation 61 'store' 'store_ln223' <Predicate = (!icmp_ln221 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 62 [1/1] (2.32ns)   --->   "%store_ln223 = store i32 %tmp_5, i2 %o1_in_imag_V_addr" [radixfft/core.cpp:223]   --->   Operation 62 'store' 'store_ln223' <Predicate = (!icmp_ln221 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 63 [1/1] (2.32ns)   --->   "%store_ln224 = store i32 %tmp_6, i2 %o2_in_real_V_addr" [radixfft/core.cpp:224]   --->   Operation 63 'store' 'store_ln224' <Predicate = (!icmp_ln221 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 64 [1/1] (2.32ns)   --->   "%store_ln224 = store i32 %tmp_7, i2 %o2_in_imag_V_addr" [radixfft/core.cpp:224]   --->   Operation 64 'store' 'store_ln224' <Predicate = (!icmp_ln221 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln224 = br void %arrayidx56.1.exit" [radixfft/core.cpp:224]   --->   Operation 65 'br' 'br_ln224' <Predicate = (!icmp_ln221 & !tmp)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (2.32ns)   --->   "%store_ln223 = store i32 %tmp_s, i2 %o1_in_real_V_4_addr" [radixfft/core.cpp:223]   --->   Operation 66 'store' 'store_ln223' <Predicate = (!icmp_ln221 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 67 [1/1] (2.32ns)   --->   "%store_ln223 = store i32 %tmp_5, i2 %o1_in_imag_V_4_addr" [radixfft/core.cpp:223]   --->   Operation 67 'store' 'store_ln223' <Predicate = (!icmp_ln221 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%o2_in_real_V_4_addr = getelementptr i32 %o2_in_real_V_4, i64 0, i64 %zext_ln223" [radixfft/core.cpp:224]   --->   Operation 68 'getelementptr' 'o2_in_real_V_4_addr' <Predicate = (!icmp_ln221 & tmp)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%o2_in_imag_V_4_addr = getelementptr i32 %o2_in_imag_V_4, i64 0, i64 %zext_ln223" [radixfft/core.cpp:224]   --->   Operation 69 'getelementptr' 'o2_in_imag_V_4_addr' <Predicate = (!icmp_ln221 & tmp)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (2.32ns)   --->   "%store_ln224 = store i32 %tmp_6, i2 %o2_in_real_V_4_addr" [radixfft/core.cpp:224]   --->   Operation 70 'store' 'store_ln224' <Predicate = (!icmp_ln221 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 71 [1/1] (2.32ns)   --->   "%store_ln224 = store i32 %tmp_7, i2 %o2_in_imag_V_4_addr" [radixfft/core.cpp:224]   --->   Operation 71 'store' 'store_ln224' <Predicate = (!icmp_ln221 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln224 = br void %arrayidx56.1.exit" [radixfft/core.cpp:224]   --->   Operation 72 'br' 'br_ln224' <Predicate = (!icmp_ln221 & tmp)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln221 = store i4 %add_ln221, i4 %i_3" [radixfft/core.cpp:221]   --->   Operation 73 'store' 'store_ln221' <Predicate = (!icmp_ln221)> <Delay = 1.58>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln221 = br void %for.inc57" [radixfft/core.cpp:221]   --->   Operation 74 'br' 'br_ln221' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 75 'ret' 'ret_ln0' <Predicate = (icmp_ln221)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ o2_in_imag_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ o2_in_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ o2_in_real_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ o2_in_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ o1_in_imag_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ o1_in_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ o1_in_real_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ o1_in_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_real_0_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_real_1_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_real_2_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_real_3_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_real_4_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_real_5_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_real_6_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_real_7_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_imag_0_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_imag_1_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_imag_2_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_imag_3_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_imag_4_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_imag_5_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_imag_6_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_imag_7_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_real_0_load_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_real_1_load_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_real_2_load_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_real_3_load_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_real_4_load_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_real_5_load_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_real_6_load_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_real_7_load_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_imag_0_load_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_imag_1_load_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_imag_2_load_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_imag_3_load_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_imag_4_load_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_imag_5_load_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_imag_6_load_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_imag_7_load_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_3                   (alloca           ) [ 01]
in_imag_7_load_6_read (read             ) [ 00]
in_imag_6_load_6_read (read             ) [ 00]
in_imag_5_load_6_read (read             ) [ 00]
in_imag_4_load_6_read (read             ) [ 00]
in_imag_3_load_6_read (read             ) [ 00]
in_imag_2_load_6_read (read             ) [ 00]
in_imag_1_load_6_read (read             ) [ 00]
in_imag_0_load_6_read (read             ) [ 00]
in_real_7_load_6_read (read             ) [ 00]
in_real_6_load_6_read (read             ) [ 00]
in_real_5_load_6_read (read             ) [ 00]
in_real_4_load_6_read (read             ) [ 00]
in_real_3_load_6_read (read             ) [ 00]
in_real_2_load_6_read (read             ) [ 00]
in_real_1_load_6_read (read             ) [ 00]
in_real_0_load_6_read (read             ) [ 00]
in_imag_7_load_read   (read             ) [ 00]
in_imag_6_load_read   (read             ) [ 00]
in_imag_5_load_read   (read             ) [ 00]
in_imag_4_load_read   (read             ) [ 00]
in_imag_3_load_read   (read             ) [ 00]
in_imag_2_load_read   (read             ) [ 00]
in_imag_1_load_read   (read             ) [ 00]
in_imag_0_load_read   (read             ) [ 00]
in_real_7_load_read   (read             ) [ 00]
in_real_6_load_read   (read             ) [ 00]
in_real_5_load_read   (read             ) [ 00]
in_real_4_load_read   (read             ) [ 00]
in_real_3_load_read   (read             ) [ 00]
in_real_2_load_read   (read             ) [ 00]
in_real_1_load_read   (read             ) [ 00]
in_real_0_load_read   (read             ) [ 00]
store_ln0             (store            ) [ 00]
br_ln0                (br               ) [ 00]
i                     (load             ) [ 00]
icmp_ln221            (icmp             ) [ 01]
empty                 (speclooptripcount) [ 00]
add_ln221             (add              ) [ 00]
br_ln221              (br               ) [ 00]
trunc_ln221           (trunc            ) [ 00]
trunc_ln221_1         (trunc            ) [ 00]
specpipeline_ln222    (specpipeline     ) [ 00]
specloopname_ln221    (specloopname     ) [ 00]
zext_ln223            (zext             ) [ 00]
o1_in_real_V_addr     (getelementptr    ) [ 00]
o1_in_real_V_4_addr   (getelementptr    ) [ 00]
o1_in_imag_V_addr     (getelementptr    ) [ 00]
o1_in_imag_V_4_addr   (getelementptr    ) [ 00]
tmp_s                 (mux              ) [ 00]
tmp_5                 (mux              ) [ 00]
tmp                   (bitselect        ) [ 01]
o2_in_real_V_addr     (getelementptr    ) [ 00]
o2_in_imag_V_addr     (getelementptr    ) [ 00]
tmp_6                 (mux              ) [ 00]
tmp_7                 (mux              ) [ 00]
br_ln223              (br               ) [ 00]
store_ln223           (store            ) [ 00]
store_ln223           (store            ) [ 00]
store_ln224           (store            ) [ 00]
store_ln224           (store            ) [ 00]
br_ln224              (br               ) [ 00]
store_ln223           (store            ) [ 00]
store_ln223           (store            ) [ 00]
o2_in_real_V_4_addr   (getelementptr    ) [ 00]
o2_in_imag_V_4_addr   (getelementptr    ) [ 00]
store_ln224           (store            ) [ 00]
store_ln224           (store            ) [ 00]
br_ln224              (br               ) [ 00]
store_ln221           (store            ) [ 00]
br_ln221              (br               ) [ 00]
ret_ln0               (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="o2_in_imag_V_4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o2_in_imag_V_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="o2_in_imag_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o2_in_imag_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="o2_in_real_V_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o2_in_real_V_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="o2_in_real_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o2_in_real_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="o1_in_imag_V_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o1_in_imag_V_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="o1_in_imag_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o1_in_imag_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="o1_in_real_V_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o1_in_real_V_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="o1_in_real_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o1_in_real_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="in_real_0_load">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_0_load"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="in_real_1_load">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_1_load"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="in_real_2_load">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_2_load"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="in_real_3_load">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_3_load"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="in_real_4_load">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_4_load"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="in_real_5_load">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_5_load"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="in_real_6_load">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_6_load"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="in_real_7_load">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_7_load"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="in_imag_0_load">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_0_load"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="in_imag_1_load">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_1_load"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="in_imag_2_load">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_2_load"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="in_imag_3_load">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_3_load"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="in_imag_4_load">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_4_load"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="in_imag_5_load">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_5_load"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="in_imag_6_load">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_6_load"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="in_imag_7_load">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_7_load"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="in_real_0_load_6">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_0_load_6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="in_real_1_load_6">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_1_load_6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="in_real_2_load_6">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_2_load_6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="in_real_3_load_6">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_3_load_6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="in_real_4_load_6">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_4_load_6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="in_real_5_load_6">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_5_load_6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="in_real_6_load_6">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_6_load_6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="in_real_7_load_6">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_7_load_6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="in_imag_0_load_6">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_0_load_6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="in_imag_1_load_6">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_1_load_6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="in_imag_2_load_6">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_2_load_6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="in_imag_3_load_6">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_3_load_6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="in_imag_4_load_6">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_4_load_6"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="in_imag_5_load_6">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_5_load_6"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="in_imag_6_load_6">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_6_load_6"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="in_imag_7_load_6">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_7_load_6"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i32.i3"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="i_3_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="in_imag_7_load_6_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_imag_7_load_6_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="in_imag_6_load_6_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_imag_6_load_6_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="in_imag_5_load_6_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_imag_5_load_6_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="in_imag_4_load_6_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_imag_4_load_6_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="in_imag_3_load_6_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_imag_3_load_6_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="in_imag_2_load_6_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_imag_2_load_6_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="in_imag_1_load_6_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_imag_1_load_6_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="in_imag_0_load_6_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_imag_0_load_6_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="in_real_7_load_6_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_real_7_load_6_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="in_real_6_load_6_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_real_6_load_6_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="in_real_5_load_6_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_real_5_load_6_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="in_real_4_load_6_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_real_4_load_6_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="in_real_3_load_6_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_real_3_load_6_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="in_real_2_load_6_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_real_2_load_6_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="in_real_1_load_6_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_real_1_load_6_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="in_real_0_load_6_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_real_0_load_6_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="in_imag_7_load_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_imag_7_load_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="in_imag_6_load_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_imag_6_load_read/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="in_imag_5_load_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_imag_5_load_read/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="in_imag_4_load_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_imag_4_load_read/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="in_imag_3_load_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_imag_3_load_read/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="in_imag_2_load_read_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_imag_2_load_read/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="in_imag_1_load_read_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_imag_1_load_read/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="in_imag_0_load_read_read_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_imag_0_load_read/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="in_real_7_load_read_read_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_real_7_load_read/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="in_real_6_load_read_read_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_real_6_load_read/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="in_real_5_load_read_read_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_real_5_load_read/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="in_real_4_load_read_read_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_real_4_load_read/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="in_real_3_load_read_read_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_real_3_load_read/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="in_real_2_load_read_read_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_real_2_load_read/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="in_real_1_load_read_read_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_real_1_load_read/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="in_real_0_load_read_read_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_real_0_load_read/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="o1_in_real_V_addr_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="2" slack="0"/>
<pin id="312" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o1_in_real_V_addr/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="o1_in_real_V_4_addr_gep_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="2" slack="0"/>
<pin id="319" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o1_in_real_V_4_addr/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="o1_in_imag_V_addr_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="2" slack="0"/>
<pin id="326" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o1_in_imag_V_addr/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="o1_in_imag_V_4_addr_gep_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="2" slack="0"/>
<pin id="333" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o1_in_imag_V_4_addr/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="o2_in_real_V_addr_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="2" slack="0"/>
<pin id="340" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o2_in_real_V_addr/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="o2_in_imag_V_addr_gep_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="2" slack="0"/>
<pin id="347" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o2_in_imag_V_addr/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="store_ln223_access_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="2" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="354" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln223/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="store_ln223_access_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="2" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="0"/>
<pin id="359" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln223/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="store_ln224_access_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="2" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="366" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln224/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="store_ln224_access_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="2" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="372" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln224/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="store_ln223_access_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="2" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="0"/>
<pin id="377" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="378" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln223/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="store_ln223_access_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="2" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="384" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln223/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="o2_in_real_V_4_addr_gep_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="0" index="2" bw="2" slack="0"/>
<pin id="390" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o2_in_real_V_4_addr/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="o2_in_imag_V_4_addr_gep_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="0" index="2" bw="2" slack="0"/>
<pin id="397" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o2_in_imag_V_4_addr/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="store_ln224_access_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="2" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="0"/>
<pin id="403" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="404" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln224/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="store_ln224_access_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="2" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="410" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln224/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="store_ln0_store_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="4" slack="0"/>
<pin id="415" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="i_load_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="4" slack="0"/>
<pin id="419" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="icmp_ln221_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="4" slack="0"/>
<pin id="422" dir="0" index="1" bw="4" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln221/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="add_ln221_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln221/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="trunc_ln221_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="4" slack="0"/>
<pin id="434" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln221/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="trunc_ln221_1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="4" slack="0"/>
<pin id="438" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln221_1/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln223_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="2" slack="0"/>
<pin id="442" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_s_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="0" index="1" bw="32" slack="0"/>
<pin id="455" dir="0" index="2" bw="32" slack="0"/>
<pin id="456" dir="0" index="3" bw="32" slack="0"/>
<pin id="457" dir="0" index="4" bw="32" slack="0"/>
<pin id="458" dir="0" index="5" bw="32" slack="0"/>
<pin id="459" dir="0" index="6" bw="32" slack="0"/>
<pin id="460" dir="0" index="7" bw="32" slack="0"/>
<pin id="461" dir="0" index="8" bw="32" slack="0"/>
<pin id="462" dir="0" index="9" bw="3" slack="0"/>
<pin id="463" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_5_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="0"/>
<pin id="478" dir="0" index="1" bw="32" slack="0"/>
<pin id="479" dir="0" index="2" bw="32" slack="0"/>
<pin id="480" dir="0" index="3" bw="32" slack="0"/>
<pin id="481" dir="0" index="4" bw="32" slack="0"/>
<pin id="482" dir="0" index="5" bw="32" slack="0"/>
<pin id="483" dir="0" index="6" bw="32" slack="0"/>
<pin id="484" dir="0" index="7" bw="32" slack="0"/>
<pin id="485" dir="0" index="8" bw="32" slack="0"/>
<pin id="486" dir="0" index="9" bw="3" slack="0"/>
<pin id="487" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="4" slack="0"/>
<pin id="503" dir="0" index="2" bw="3" slack="0"/>
<pin id="504" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_6_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="0"/>
<pin id="510" dir="0" index="1" bw="32" slack="0"/>
<pin id="511" dir="0" index="2" bw="32" slack="0"/>
<pin id="512" dir="0" index="3" bw="32" slack="0"/>
<pin id="513" dir="0" index="4" bw="32" slack="0"/>
<pin id="514" dir="0" index="5" bw="32" slack="0"/>
<pin id="515" dir="0" index="6" bw="32" slack="0"/>
<pin id="516" dir="0" index="7" bw="32" slack="0"/>
<pin id="517" dir="0" index="8" bw="32" slack="0"/>
<pin id="518" dir="0" index="9" bw="3" slack="0"/>
<pin id="519" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_7_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="0"/>
<pin id="534" dir="0" index="1" bw="32" slack="0"/>
<pin id="535" dir="0" index="2" bw="32" slack="0"/>
<pin id="536" dir="0" index="3" bw="32" slack="0"/>
<pin id="537" dir="0" index="4" bw="32" slack="0"/>
<pin id="538" dir="0" index="5" bw="32" slack="0"/>
<pin id="539" dir="0" index="6" bw="32" slack="0"/>
<pin id="540" dir="0" index="7" bw="32" slack="0"/>
<pin id="541" dir="0" index="8" bw="32" slack="0"/>
<pin id="542" dir="0" index="9" bw="3" slack="0"/>
<pin id="543" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="556" class="1004" name="store_ln221_store_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="4" slack="0"/>
<pin id="558" dir="0" index="1" bw="4" slack="0"/>
<pin id="559" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln221/1 "/>
</bind>
</comp>

<comp id="561" class="1005" name="i_3_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="4" slack="0"/>
<pin id="563" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="80" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="82" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="78" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="82" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="76" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="82" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="74" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="82" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="72" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="82" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="70" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="82" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="68" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="82" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="66" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="82" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="64" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="82" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="62" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="82" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="60" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="82" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="58" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="82" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="56" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="82" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="54" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="82" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="52" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="82" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="50" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="82" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="48" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="82" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="46" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="82" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="44" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="82" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="42" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="82" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="40" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="82" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="38" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="82" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="36" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="82" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="34" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="82" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="32" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="82" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="30" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="82" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="28" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="82" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="26" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="82" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="24" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="82" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="22" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="82" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="20" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="82" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="18" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="82" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="16" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="313"><net_src comp="14" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="104" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="320"><net_src comp="12" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="104" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="327"><net_src comp="10" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="104" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="334"><net_src comp="8" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="104" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="341"><net_src comp="6" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="104" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="348"><net_src comp="2" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="104" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="355"><net_src comp="308" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="361"><net_src comp="322" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="367"><net_src comp="336" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="373"><net_src comp="343" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="379"><net_src comp="315" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="385"><net_src comp="329" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="391"><net_src comp="4" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="104" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="398"><net_src comp="0" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="104" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="405"><net_src comp="386" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="411"><net_src comp="393" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="416"><net_src comp="84" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="424"><net_src comp="417" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="86" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="417" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="92" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="435"><net_src comp="417" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="417" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="432" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="446"><net_src comp="440" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="447"><net_src comp="440" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="448"><net_src comp="440" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="449"><net_src comp="440" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="450"><net_src comp="440" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="451"><net_src comp="440" pin="1"/><net_sink comp="393" pin=2"/></net>

<net id="464"><net_src comp="106" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="465"><net_src comp="302" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="466"><net_src comp="296" pin="2"/><net_sink comp="452" pin=2"/></net>

<net id="467"><net_src comp="290" pin="2"/><net_sink comp="452" pin=3"/></net>

<net id="468"><net_src comp="284" pin="2"/><net_sink comp="452" pin=4"/></net>

<net id="469"><net_src comp="278" pin="2"/><net_sink comp="452" pin=5"/></net>

<net id="470"><net_src comp="272" pin="2"/><net_sink comp="452" pin=6"/></net>

<net id="471"><net_src comp="266" pin="2"/><net_sink comp="452" pin=7"/></net>

<net id="472"><net_src comp="260" pin="2"/><net_sink comp="452" pin=8"/></net>

<net id="473"><net_src comp="436" pin="1"/><net_sink comp="452" pin=9"/></net>

<net id="474"><net_src comp="452" pin="10"/><net_sink comp="350" pin=1"/></net>

<net id="475"><net_src comp="452" pin="10"/><net_sink comp="374" pin=1"/></net>

<net id="488"><net_src comp="106" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="489"><net_src comp="254" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="490"><net_src comp="248" pin="2"/><net_sink comp="476" pin=2"/></net>

<net id="491"><net_src comp="242" pin="2"/><net_sink comp="476" pin=3"/></net>

<net id="492"><net_src comp="236" pin="2"/><net_sink comp="476" pin=4"/></net>

<net id="493"><net_src comp="230" pin="2"/><net_sink comp="476" pin=5"/></net>

<net id="494"><net_src comp="224" pin="2"/><net_sink comp="476" pin=6"/></net>

<net id="495"><net_src comp="218" pin="2"/><net_sink comp="476" pin=7"/></net>

<net id="496"><net_src comp="212" pin="2"/><net_sink comp="476" pin=8"/></net>

<net id="497"><net_src comp="436" pin="1"/><net_sink comp="476" pin=9"/></net>

<net id="498"><net_src comp="476" pin="10"/><net_sink comp="356" pin=1"/></net>

<net id="499"><net_src comp="476" pin="10"/><net_sink comp="380" pin=1"/></net>

<net id="505"><net_src comp="108" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="417" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="507"><net_src comp="110" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="520"><net_src comp="106" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="521"><net_src comp="206" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="522"><net_src comp="200" pin="2"/><net_sink comp="508" pin=2"/></net>

<net id="523"><net_src comp="194" pin="2"/><net_sink comp="508" pin=3"/></net>

<net id="524"><net_src comp="188" pin="2"/><net_sink comp="508" pin=4"/></net>

<net id="525"><net_src comp="182" pin="2"/><net_sink comp="508" pin=5"/></net>

<net id="526"><net_src comp="176" pin="2"/><net_sink comp="508" pin=6"/></net>

<net id="527"><net_src comp="170" pin="2"/><net_sink comp="508" pin=7"/></net>

<net id="528"><net_src comp="164" pin="2"/><net_sink comp="508" pin=8"/></net>

<net id="529"><net_src comp="436" pin="1"/><net_sink comp="508" pin=9"/></net>

<net id="530"><net_src comp="508" pin="10"/><net_sink comp="362" pin=1"/></net>

<net id="531"><net_src comp="508" pin="10"/><net_sink comp="400" pin=1"/></net>

<net id="544"><net_src comp="106" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="545"><net_src comp="158" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="546"><net_src comp="152" pin="2"/><net_sink comp="532" pin=2"/></net>

<net id="547"><net_src comp="146" pin="2"/><net_sink comp="532" pin=3"/></net>

<net id="548"><net_src comp="140" pin="2"/><net_sink comp="532" pin=4"/></net>

<net id="549"><net_src comp="134" pin="2"/><net_sink comp="532" pin=5"/></net>

<net id="550"><net_src comp="128" pin="2"/><net_sink comp="532" pin=6"/></net>

<net id="551"><net_src comp="122" pin="2"/><net_sink comp="532" pin=7"/></net>

<net id="552"><net_src comp="116" pin="2"/><net_sink comp="532" pin=8"/></net>

<net id="553"><net_src comp="436" pin="1"/><net_sink comp="532" pin=9"/></net>

<net id="554"><net_src comp="532" pin="10"/><net_sink comp="368" pin=1"/></net>

<net id="555"><net_src comp="532" pin="10"/><net_sink comp="406" pin=1"/></net>

<net id="560"><net_src comp="426" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="564"><net_src comp="112" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="566"><net_src comp="561" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="567"><net_src comp="561" pin="1"/><net_sink comp="556" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: o2_in_imag_V_4 | {1 }
	Port: o2_in_imag_V | {1 }
	Port: o2_in_real_V_4 | {1 }
	Port: o2_in_real_V | {1 }
	Port: o1_in_imag_V_4 | {1 }
	Port: o1_in_imag_V | {1 }
	Port: o1_in_real_V_4 | {1 }
	Port: o1_in_real_V | {1 }
 - Input state : 
	Port: fft_32pt_Pipeline_VITIS_LOOP_221_2 : in_real_0_load | {1 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_221_2 : in_real_1_load | {1 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_221_2 : in_real_2_load | {1 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_221_2 : in_real_3_load | {1 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_221_2 : in_real_4_load | {1 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_221_2 : in_real_5_load | {1 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_221_2 : in_real_6_load | {1 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_221_2 : in_real_7_load | {1 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_221_2 : in_imag_0_load | {1 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_221_2 : in_imag_1_load | {1 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_221_2 : in_imag_2_load | {1 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_221_2 : in_imag_3_load | {1 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_221_2 : in_imag_4_load | {1 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_221_2 : in_imag_5_load | {1 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_221_2 : in_imag_6_load | {1 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_221_2 : in_imag_7_load | {1 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_221_2 : in_real_0_load_6 | {1 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_221_2 : in_real_1_load_6 | {1 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_221_2 : in_real_2_load_6 | {1 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_221_2 : in_real_3_load_6 | {1 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_221_2 : in_real_4_load_6 | {1 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_221_2 : in_real_5_load_6 | {1 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_221_2 : in_real_6_load_6 | {1 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_221_2 : in_real_7_load_6 | {1 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_221_2 : in_imag_0_load_6 | {1 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_221_2 : in_imag_1_load_6 | {1 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_221_2 : in_imag_2_load_6 | {1 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_221_2 : in_imag_3_load_6 | {1 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_221_2 : in_imag_4_load_6 | {1 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_221_2 : in_imag_5_load_6 | {1 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_221_2 : in_imag_6_load_6 | {1 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_221_2 : in_imag_7_load_6 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln221 : 2
		add_ln221 : 2
		br_ln221 : 3
		trunc_ln221 : 2
		trunc_ln221_1 : 2
		zext_ln223 : 3
		o1_in_real_V_addr : 4
		o1_in_real_V_4_addr : 4
		o1_in_imag_V_addr : 4
		o1_in_imag_V_4_addr : 4
		tmp_s : 3
		tmp_5 : 3
		tmp : 2
		o2_in_real_V_addr : 4
		o2_in_imag_V_addr : 4
		tmp_6 : 3
		tmp_7 : 3
		br_ln223 : 3
		store_ln223 : 5
		store_ln223 : 5
		store_ln224 : 5
		store_ln224 : 5
		store_ln223 : 5
		store_ln223 : 5
		o2_in_real_V_4_addr : 4
		o2_in_imag_V_4_addr : 4
		store_ln224 : 5
		store_ln224 : 5
		store_ln221 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|          |            tmp_s_fu_452           |    0    |    42   |
|    mux   |            tmp_5_fu_476           |    0    |    42   |
|          |            tmp_6_fu_508           |    0    |    42   |
|          |            tmp_7_fu_532           |    0    |    42   |
|----------|-----------------------------------|---------|---------|
|    add   |          add_ln221_fu_426         |    0    |    13   |
|----------|-----------------------------------|---------|---------|
|   icmp   |         icmp_ln221_fu_420         |    0    |    9    |
|----------|-----------------------------------|---------|---------|
|          | in_imag_7_load_6_read_read_fu_116 |    0    |    0    |
|          | in_imag_6_load_6_read_read_fu_122 |    0    |    0    |
|          | in_imag_5_load_6_read_read_fu_128 |    0    |    0    |
|          | in_imag_4_load_6_read_read_fu_134 |    0    |    0    |
|          | in_imag_3_load_6_read_read_fu_140 |    0    |    0    |
|          | in_imag_2_load_6_read_read_fu_146 |    0    |    0    |
|          | in_imag_1_load_6_read_read_fu_152 |    0    |    0    |
|          | in_imag_0_load_6_read_read_fu_158 |    0    |    0    |
|          | in_real_7_load_6_read_read_fu_164 |    0    |    0    |
|          | in_real_6_load_6_read_read_fu_170 |    0    |    0    |
|          | in_real_5_load_6_read_read_fu_176 |    0    |    0    |
|          | in_real_4_load_6_read_read_fu_182 |    0    |    0    |
|          | in_real_3_load_6_read_read_fu_188 |    0    |    0    |
|          | in_real_2_load_6_read_read_fu_194 |    0    |    0    |
|          | in_real_1_load_6_read_read_fu_200 |    0    |    0    |
|   read   | in_real_0_load_6_read_read_fu_206 |    0    |    0    |
|          |  in_imag_7_load_read_read_fu_212  |    0    |    0    |
|          |  in_imag_6_load_read_read_fu_218  |    0    |    0    |
|          |  in_imag_5_load_read_read_fu_224  |    0    |    0    |
|          |  in_imag_4_load_read_read_fu_230  |    0    |    0    |
|          |  in_imag_3_load_read_read_fu_236  |    0    |    0    |
|          |  in_imag_2_load_read_read_fu_242  |    0    |    0    |
|          |  in_imag_1_load_read_read_fu_248  |    0    |    0    |
|          |  in_imag_0_load_read_read_fu_254  |    0    |    0    |
|          |  in_real_7_load_read_read_fu_260  |    0    |    0    |
|          |  in_real_6_load_read_read_fu_266  |    0    |    0    |
|          |  in_real_5_load_read_read_fu_272  |    0    |    0    |
|          |  in_real_4_load_read_read_fu_278  |    0    |    0    |
|          |  in_real_3_load_read_read_fu_284  |    0    |    0    |
|          |  in_real_2_load_read_read_fu_290  |    0    |    0    |
|          |  in_real_1_load_read_read_fu_296  |    0    |    0    |
|          |  in_real_0_load_read_read_fu_302  |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   trunc  |         trunc_ln221_fu_432        |    0    |    0    |
|          |        trunc_ln221_1_fu_436       |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   zext   |         zext_ln223_fu_440         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
| bitselect|             tmp_fu_500            |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |   190   |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|i_3_reg_561|    4   |
+-----------+--------+
|   Total   |    4   |
+-----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   190  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    4   |    -   |
+-----------+--------+--------+
|   Total   |    4   |   190  |
+-----------+--------+--------+
