

================================================================
== Vivado HLS Report for 'conv2d_C1'
================================================================
* Date:           Sat Mar 14 11:28:03 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet_cnn
* Solution:       solution6_convPipeline
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.188|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  16663|  16663|  16663|  16663|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                    |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- OFM               |  16662|  16662|      5554|          -|          -|     3|    no    |
        | + ROW_CLR_COL_CLR  |    784|    784|         2|          1|          1|   784|    yes   |
        | + ROW_COL          |   3976|   3976|        62|          5|          1|   784|    yes   |
        | + ROW_CPY_COL_CPY  |    785|    785|         3|          1|          1|   784|    yes   |
        +--------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    879|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     20|    1392|   2844|    -|
|Memory           |        4|      -|     640|     40|    0|
|Multiplexer      |        -|      -|       -|    890|    -|
|Register         |        0|      -|    3521|    544|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|     20|    5553|   5197|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      9|       5|      9|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |lenet_fadd_32ns_3vdy_U1  |lenet_fadd_32ns_3vdy  |        0|      2|  205|  390|    0|
    |lenet_fadd_32ns_3vdy_U2  |lenet_fadd_32ns_3vdy  |        0|      2|  205|  390|    0|
    |lenet_fadd_32ns_3vdy_U3  |lenet_fadd_32ns_3vdy  |        0|      2|  205|  390|    0|
    |lenet_fadd_32ns_3vdy_U4  |lenet_fadd_32ns_3vdy  |        0|      2|  205|  390|    0|
    |lenet_fmul_32ns_3wdI_U5  |lenet_fmul_32ns_3wdI  |        0|      3|  143|  321|    0|
    |lenet_fmul_32ns_3wdI_U6  |lenet_fmul_32ns_3wdI  |        0|      3|  143|  321|    0|
    |lenet_fmul_32ns_3wdI_U7  |lenet_fmul_32ns_3wdI  |        0|      3|  143|  321|    0|
    |lenet_fmul_32ns_3wdI_U8  |lenet_fmul_32ns_3wdI  |        0|      3|  143|  321|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|     20| 1392| 2844|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory        |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |C1_biases_0_U         |conv2d_C1_C1_biasbkb  |        0|  32|   2|    0|     3|   32|     1|           96|
    |C1_biases_1_U         |conv2d_C1_C1_biascud  |        0|  32|   2|    0|     3|   32|     1|           96|
    |C1_weights_0_0_0_0_U  |conv2d_C1_C1_weigdEe  |        0|  32|   2|    0|     3|   32|     1|           96|
    |C1_weights_1_0_0_0_U  |conv2d_C1_C1_weigeOg  |        0|  32|   2|    0|     3|   32|     1|           96|
    |C1_weights_0_0_0_1_U  |conv2d_C1_C1_weigfYi  |        0|  32|   2|    0|     3|   32|     1|           96|
    |C1_weights_1_0_0_1_U  |conv2d_C1_C1_weigg8j  |        0|  32|   2|    0|     3|   32|     1|           96|
    |C1_weights_0_0_0_2_U  |conv2d_C1_C1_weighbi  |        0|  32|   2|    0|     3|   32|     1|           96|
    |C1_weights_1_0_0_2_U  |conv2d_C1_C1_weigibs  |        0|  32|   2|    0|     3|   32|     1|           96|
    |C1_weights_0_0_1_0_U  |conv2d_C1_C1_weigjbC  |        0|  32|   2|    0|     3|   32|     1|           96|
    |C1_weights_1_0_1_0_U  |conv2d_C1_C1_weigkbM  |        0|  32|   2|    0|     3|   32|     1|           96|
    |C1_weights_0_0_1_1_U  |conv2d_C1_C1_weiglbW  |        0|  32|   2|    0|     3|   32|     1|           96|
    |C1_weights_1_0_1_1_U  |conv2d_C1_C1_weigmb6  |        0|  32|   2|    0|     3|   32|     1|           96|
    |C1_weights_0_0_1_2_U  |conv2d_C1_C1_weigncg  |        0|  32|   2|    0|     3|   32|     1|           96|
    |C1_weights_1_0_1_2_U  |conv2d_C1_C1_weigocq  |        0|  32|   2|    0|     3|   32|     1|           96|
    |C1_weights_0_0_2_0_U  |conv2d_C1_C1_weigpcA  |        0|  32|   2|    0|     3|   32|     1|           96|
    |C1_weights_1_0_2_0_U  |conv2d_C1_C1_weigqcK  |        0|  32|   2|    0|     3|   32|     1|           96|
    |C1_weights_0_0_2_1_U  |conv2d_C1_C1_weigrcU  |        0|  32|   2|    0|     3|   32|     1|           96|
    |C1_weights_1_0_2_1_U  |conv2d_C1_C1_weigsc4  |        0|  32|   2|    0|     3|   32|     1|           96|
    |C1_weights_0_0_2_2_U  |conv2d_C1_C1_weigtde  |        0|  32|   2|    0|     3|   32|     1|           96|
    |C1_weights_1_0_2_2_U  |conv2d_C1_C1_weigudo  |        0|  32|   2|    0|     3|   32|     1|           96|
    |acc_buf_0_U           |conv2d_C1_acc_buf_0   |        2|   0|   0|    0|   784|   32|     1|        25088|
    |acc_buf_1_U           |conv2d_C1_acc_buf_0   |        2|   0|   0|    0|   784|   32|     1|        25088|
    +----------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                 |                      |        4| 640|  40|    0|  1628|  704|    22|        52096|
    +----------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln106_1_fu_895_p2      |     +    |      0|  0|  15|           5|           1|
    |add_ln106_2_fu_929_p2      |     +    |      0|  0|  15|           6|           2|
    |add_ln106_3_fu_1074_p2     |     +    |      0|  0|  15|           5|           2|
    |add_ln106_fu_881_p2        |     +    |      0|  0|  15|           6|           2|
    |add_ln107_1_fu_1110_p2     |     +    |      0|  0|  15|           5|           1|
    |add_ln107_fu_994_p2        |     +    |      0|  0|  15|           6|           2|
    |add_ln111_1_fu_1092_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln111_2_fu_1175_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln111_3_fu_1027_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln111_4_fu_1180_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln111_5_fu_1191_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln111_6_fu_1119_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln111_7_fu_1205_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln111_8_fu_1214_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln111_fu_1012_p2       |     +    |      0|  0|  13|          11|          11|
    |add_ln125_fu_1308_p2       |     +    |      0|  0|  14|          10|           1|
    |add_ln128_1_fu_1420_p2     |     +    |      0|  0|   8|          13|          13|
    |add_ln128_2_fu_1426_p2     |     +    |      0|  0|   8|          11|          11|
    |add_ln128_fu_1351_p2       |     +    |      0|  0|  15|           9|           9|
    |add_ln89_fu_794_p2         |     +    |      0|  0|  14|          10|           1|
    |add_ln92_fu_865_p2         |     +    |      0|  0|   8|          11|          11|
    |add_ln98_fu_913_p2         |     +    |      0|  0|  14|          10|           1|
    |c_3_fu_1342_p2             |     +    |      0|  0|  15|           1|           5|
    |c_fu_828_p2                |     +    |      0|  0|  15|           5|           1|
    |ofm_fu_1443_p2             |     +    |      0|  0|  12|           3|           2|
    |r_3_fu_1314_p2             |     +    |      0|  0|  15|           1|           5|
    |r_fu_800_p2                |     +    |      0|  0|  15|           5|           1|
    |sub_ln111_1_fu_984_p2      |     -    |      0|  0|  13|          11|          11|
    |sub_ln111_2_fu_1169_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln111_fu_1068_p2       |     -    |      0|  0|  13|          11|          11|
    |sub_ln128_1_fu_1380_p2     |     -    |      0|  0|   8|          13|          13|
    |sub_ln128_2_fu_1408_p2     |     -    |      0|  0|   8|          11|          11|
    |sub_ln128_fu_778_p2        |     -    |      0|  0|  15|           8|           8|
    |sub_ln92_fu_856_p2         |     -    |      0|  0|   8|          11|          11|
    |ap_condition_1661          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln108_1_fu_1129_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln108_2_fu_1227_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln108_fu_901_p2       |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln125_fu_1302_p2      |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln126_fu_1320_p2      |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln87_fu_734_p2        |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln89_fu_788_p2        |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln90_fu_806_p2        |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln98_fu_907_p2        |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln99_fu_919_p2        |   icmp   |      0|  0|  11|           5|           4|
    |ap_block_state1            |    or    |      0|  0|   2|           1|           1|
    |or_ln108_1_fu_1232_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln108_2_fu_1269_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln108_3_fu_1290_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln108_fu_1080_p2        |    or    |      0|  0|   6|           6|           6|
    |select_ln108_1_fu_1196_p3  |  select  |      0|  0|  32|           1|           1|
    |select_ln108_2_fu_1237_p3  |  select  |      0|  0|  32|           1|           1|
    |select_ln108_3_fu_1247_p3  |  select  |      0|  0|  32|           1|           1|
    |select_ln108_4_fu_1260_p3  |  select  |      0|  0|  32|           1|           1|
    |select_ln108_5_fu_1273_p3  |  select  |      0|  0|  32|           1|           1|
    |select_ln108_6_fu_1281_p3  |  select  |      0|  0|  32|           1|           1|
    |select_ln108_7_fu_1294_p3  |  select  |      0|  0|  32|           1|           1|
    |select_ln108_fu_1102_p3    |  select  |      0|  0|  32|           1|           1|
    |select_ln128_1_fu_1334_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln128_fu_1326_p3    |  select  |      0|  0|   5|           1|           1|
    |select_ln92_1_fu_820_p3    |  select  |      0|  0|   5|           1|           5|
    |select_ln92_fu_812_p3      |  select  |      0|  0|   5|           1|           1|
    |select_ln98_1_fu_1038_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln98_2_fu_935_p3    |  select  |      0|  0|   6|           1|           6|
    |select_ln98_3_fu_951_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln98_4_fu_1134_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln98_5_fu_1140_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln98_fu_959_p3      |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 879|         396|         358|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |acc_buf_0_address0                         |  15|          3|   10|         30|
    |acc_buf_0_address1                         |  15|          3|   10|         30|
    |acc_buf_1_address0                         |  15|          3|   10|         30|
    |acc_buf_1_address1                         |  15|          3|   10|         30|
    |ap_NS_fsm                                  |  62|         15|    1|         15|
    |ap_done                                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                    |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter12                   |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                    |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2                    |   9|          2|    1|          2|
    |ap_phi_mux_c2_0_0_phi_fu_647_p4            |   9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten11_phi_fu_624_p4  |   9|          2|   10|         20|
    |ap_phi_mux_r1_0_0_phi_fu_635_p4            |   9|          2|    5|         10|
    |ap_phi_mux_r3_0_phi_fu_670_p4              |   9|          2|    5|         10|
    |ap_phi_mux_r_0_phi_fu_602_p4               |   9|          2|    5|         10|
    |c2_0_0_reg_643                             |   9|          2|    5|         10|
    |c4_0_reg_677                               |   9|          2|    5|         10|
    |c_0_reg_609                                |   9|          2|    5|         10|
    |grp_fu_688_p0                              |  33|          6|   32|        192|
    |grp_fu_688_p1                              |  33|          6|   32|        192|
    |grp_fu_693_p0                              |  33|          6|   32|        192|
    |grp_fu_693_p1                              |  33|          6|   32|        192|
    |grp_fu_698_p0                              |  33|          6|   32|        192|
    |grp_fu_698_p1                              |  33|          6|   32|        192|
    |grp_fu_702_p0                              |  33|          6|   32|        192|
    |grp_fu_702_p1                              |  33|          6|   32|        192|
    |grp_fu_706_p0                              |  33|          6|   32|        192|
    |grp_fu_706_p1                              |  33|          6|   32|        192|
    |grp_fu_710_p0                              |  33|          6|   32|        192|
    |grp_fu_710_p1                              |  33|          6|   32|        192|
    |grp_fu_714_p0                              |  27|          5|   32|        160|
    |grp_fu_714_p1                              |  27|          5|   32|        160|
    |grp_fu_718_p0                              |  27|          5|   32|        160|
    |grp_fu_718_p1                              |  27|          5|   32|        160|
    |in_r_address0                              |  33|          6|   10|         60|
    |in_r_address1                              |  27|          5|   10|         50|
    |indvar_flatten11_reg_620                   |   9|          2|   10|         20|
    |indvar_flatten23_reg_655                   |   9|          2|   10|         20|
    |indvar_flatten_reg_587                     |   9|          2|   10|         20|
    |ofm_0_reg_575                              |   9|          2|    3|          6|
    |r1_0_0_reg_631                             |   9|          2|    5|         10|
    |r3_0_reg_666                               |   9|          2|    5|         10|
    |r_0_reg_598                                |   9|          2|    5|         10|
    |reg_722                                    |   9|          2|   32|         64|
    |reg_727                                    |   9|          2|   32|         64|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 890|        175|  735|       3514|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |C1_biases_0_load_reg_1495            |  32|   0|   32|          0|
    |C1_biases_1_load_reg_1500            |  32|   0|   32|          0|
    |C1_weights_0_0_0_0_l_reg_1621        |  32|   0|   32|          0|
    |C1_weights_0_0_0_1_l_reg_1631        |  32|   0|   32|          0|
    |C1_weights_0_0_0_2_l_reg_1641        |  32|   0|   32|          0|
    |C1_weights_0_0_1_0_l_reg_1651        |  32|   0|   32|          0|
    |C1_weights_0_0_1_1_l_reg_1661        |  32|   0|   32|          0|
    |C1_weights_0_0_1_2_l_reg_1671        |  32|   0|   32|          0|
    |C1_weights_0_0_2_0_l_reg_1681        |  32|   0|   32|          0|
    |C1_weights_0_0_2_1_l_reg_1691        |  32|   0|   32|          0|
    |C1_weights_0_0_2_2_l_reg_1701        |  32|   0|   32|          0|
    |C1_weights_1_0_0_0_l_reg_1626        |  32|   0|   32|          0|
    |C1_weights_1_0_0_1_l_reg_1636        |  32|   0|   32|          0|
    |C1_weights_1_0_0_2_l_reg_1646        |  32|   0|   32|          0|
    |C1_weights_1_0_1_0_l_reg_1656        |  32|   0|   32|          0|
    |C1_weights_1_0_1_1_l_reg_1666        |  32|   0|   32|          0|
    |C1_weights_1_0_1_2_l_reg_1676        |  32|   0|   32|          0|
    |C1_weights_1_0_2_0_l_reg_1686        |  32|   0|   32|          0|
    |C1_weights_1_0_2_1_l_reg_1696        |  32|   0|   32|          0|
    |C1_weights_1_0_2_2_l_reg_1706        |  32|   0|   32|          0|
    |acc_0_014_0_1_reg_2047               |  32|   0|   32|          0|
    |acc_0_014_0_2_reg_2057               |  32|   0|   32|          0|
    |acc_0_014_1_1_reg_2077               |  32|   0|   32|          0|
    |acc_0_014_1_2_reg_2087               |  32|   0|   32|          0|
    |acc_0_014_1_reg_2067                 |  32|   0|   32|          0|
    |acc_0_014_2_1_reg_2107               |  32|   0|   32|          0|
    |acc_0_014_2_2_reg_2127               |  32|   0|   32|          0|
    |acc_0_014_2_reg_2097                 |  32|   0|   32|          0|
    |acc_0_s_reg_2037                     |  32|   0|   32|          0|
    |acc_1_015_0_1_reg_2052               |  32|   0|   32|          0|
    |acc_1_015_0_2_reg_2062               |  32|   0|   32|          0|
    |acc_1_015_1_1_reg_2082               |  32|   0|   32|          0|
    |acc_1_015_1_2_reg_2092               |  32|   0|   32|          0|
    |acc_1_015_1_reg_2072                 |  32|   0|   32|          0|
    |acc_1_015_2_1_reg_2112               |  32|   0|   32|          0|
    |acc_1_015_2_2_reg_2132               |  32|   0|   32|          0|
    |acc_1_015_2_reg_2102                 |  32|   0|   32|          0|
    |acc_1_s_reg_2042                     |  32|   0|   32|          0|
    |acc_buf_0_addr_4_reg_1862            |  10|   0|   10|          0|
    |acc_buf_0_load_2_reg_2117            |  32|   0|   32|          0|
    |acc_buf_1_addr_4_reg_1868            |  10|   0|   10|          0|
    |acc_buf_1_load_2_reg_2122            |  32|   0|   32|          0|
    |add_ln106_1_reg_1711                 |   5|   0|    5|          0|
    |add_ln106_3_reg_1806                 |   5|   0|    5|          0|
    |add_ln107_1_reg_1823                 |   5|   0|    5|          0|
    |add_ln107_reg_1762                   |   6|   0|    6|          0|
    |add_ln111_2_reg_1847                 |  11|   0|   11|          0|
    |add_ln111_5_reg_1857                 |  11|   0|   11|          0|
    |add_ln111_8_reg_1885                 |  11|   0|   11|          0|
    |add_ln128_1_reg_2175                 |  13|   0|   13|          0|
    |add_ln98_reg_1726                    |  10|   0|   10|          0|
    |ap_CS_fsm                            |  14|   0|   14|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2              |   1|   0|    1|          0|
    |c2_0_0_reg_643                       |   5|   0|    5|          0|
    |c4_0_reg_677                         |   5|   0|    5|          0|
    |c_0_reg_609                          |   5|   0|    5|          0|
    |icmp_ln108_2_reg_1900                |   1|   0|    1|          0|
    |icmp_ln108_reg_1717                  |   1|   0|    1|          0|
    |icmp_ln125_reg_2147                  |   1|   0|    1|          0|
    |icmp_ln125_reg_2147_pp2_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln89_reg_1505                   |   1|   0|    1|          0|
    |icmp_ln98_reg_1722                   |   1|   0|    1|          0|
    |icmp_ln99_reg_1731                   |   1|   0|    1|          0|
    |indvar_flatten11_reg_620             |  10|   0|   10|          0|
    |indvar_flatten23_reg_655             |  10|   0|   10|          0|
    |indvar_flatten_reg_587               |  10|   0|   10|          0|
    |lshr_ln_reg_1452                     |   2|   0|    2|          0|
    |ofm_0_reg_575                        |   3|   0|    3|          0|
    |r1_0_0_reg_631                       |   5|   0|    5|          0|
    |r3_0_reg_666                         |   5|   0|    5|          0|
    |r_0_reg_598                          |   5|   0|    5|          0|
    |reg_722                              |  32|   0|   32|          0|
    |reg_727                              |  32|   0|   32|          0|
    |select_ln108_5_reg_1929              |  32|   0|   32|          0|
    |select_ln108_7_reg_1961              |  32|   0|   32|          0|
    |select_ln108_reg_1817                |  32|   0|   32|          0|
    |select_ln128_1_reg_2162              |   5|   0|    5|          0|
    |select_ln128_reg_2156                |   5|   0|    5|          0|
    |select_ln92_1_reg_1519               |   5|   0|    5|          0|
    |select_ln92_reg_1514                 |   5|   0|    5|          0|
    |select_ln98_1_reg_1795               |   5|   0|    5|          0|
    |select_ln98_2_reg_1739               |   6|   0|    6|          0|
    |select_ln98_3_reg_1746               |   1|   0|    1|          0|
    |select_ln98_4_reg_1840               |   1|   0|    1|          0|
    |select_ln98_reg_1752                 |   5|   0|    5|          0|
    |sext_ln111_1_reg_1773                |  11|   0|   11|          0|
    |sext_ln128_reg_1490                  |   7|   0|    9|          2|
    |sub_ln111_1_reg_1757                 |   9|   0|   11|          2|
    |sub_ln111_reg_1800                   |   9|   0|   11|          2|
    |tmp5_reg_2137                        |  32|   0|   32|          0|
    |tmp_135_reg_1767                     |   1|   0|    1|          0|
    |tmp_26_0_0_1_reg_1945                |  32|   0|   32|          0|
    |tmp_26_0_0_1_reg_1945_pp1_iter2_reg  |  32|   0|   32|          0|
    |tmp_26_0_0_2_reg_1967                |  32|   0|   32|          0|
    |tmp_26_0_1_1_reg_1987                |  32|   0|   32|          0|
    |tmp_26_0_1_2_reg_1997                |  32|   0|   32|          0|
    |tmp_26_0_1_reg_1977                  |  32|   0|   32|          0|
    |tmp_26_0_2_1_reg_2017                |  32|   0|   32|          0|
    |tmp_26_0_2_2_reg_2027                |  32|   0|   32|          0|
    |tmp_26_0_2_reg_2007                  |  32|   0|   32|          0|
    |tmp_26_reg_1935                      |  32|   0|   32|          0|
    |tmp_27_0_0_1_reg_1950                |  32|   0|   32|          0|
    |tmp_27_0_0_1_reg_1950_pp1_iter2_reg  |  32|   0|   32|          0|
    |tmp_27_0_0_2_reg_1972                |  32|   0|   32|          0|
    |tmp_27_0_1_1_reg_1992                |  32|   0|   32|          0|
    |tmp_27_0_1_2_reg_2002                |  32|   0|   32|          0|
    |tmp_27_0_1_reg_1982                  |  32|   0|   32|          0|
    |tmp_27_0_2_1_reg_2022                |  32|   0|   32|          0|
    |tmp_27_0_2_2_reg_2032                |  32|   0|   32|          0|
    |tmp_27_0_2_reg_2012                  |  32|   0|   32|          0|
    |tmp_27_reg_1940                      |  32|   0|   32|          0|
    |tmp_s_reg_2142                       |  32|   0|   32|          0|
    |zext_ln111_6_reg_1784                |   5|   0|   11|          6|
    |zext_ln111_9_reg_1829                |   5|   0|   11|          6|
    |zext_ln92_reg_1458                   |   2|   0|   64|         62|
    |acc_buf_0_addr_4_reg_1862            |  64|  32|   10|          0|
    |acc_buf_1_addr_4_reg_1868            |  64|  32|   10|          0|
    |icmp_ln98_reg_1722                   |  64|  32|    1|          0|
    |tmp_26_0_0_2_reg_1967                |  64|  32|   32|          0|
    |tmp_26_0_1_1_reg_1987                |  64|  32|   32|          0|
    |tmp_26_0_1_2_reg_1997                |  64|  32|   32|          0|
    |tmp_26_0_1_reg_1977                  |  64|  32|   32|          0|
    |tmp_26_0_2_1_reg_2017                |  64|  32|   32|          0|
    |tmp_26_0_2_2_reg_2027                |  64|  32|   32|          0|
    |tmp_26_0_2_reg_2007                  |  64|  32|   32|          0|
    |tmp_27_0_0_2_reg_1972                |  64|  32|   32|          0|
    |tmp_27_0_1_1_reg_1992                |  64|  32|   32|          0|
    |tmp_27_0_1_2_reg_2002                |  64|  32|   32|          0|
    |tmp_27_0_1_reg_1982                  |  64|  32|   32|          0|
    |tmp_27_0_2_1_reg_2022                |  64|  32|   32|          0|
    |tmp_27_0_2_2_reg_2032                |  64|  32|   32|          0|
    |tmp_27_0_2_reg_2012                  |  64|  32|   32|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |3521| 544| 2982|         80|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   conv2d_C1  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   conv2d_C1  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   conv2d_C1  | return value |
|ap_done            | out |    1| ap_ctrl_hs |   conv2d_C1  | return value |
|ap_continue        |  in |    1| ap_ctrl_hs |   conv2d_C1  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   conv2d_C1  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   conv2d_C1  | return value |
|in_r_address0      | out |   10|  ap_memory |     in_r     |     array    |
|in_r_ce0           | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q0            |  in |   32|  ap_memory |     in_r     |     array    |
|in_r_address1      | out |   10|  ap_memory |     in_r     |     array    |
|in_r_ce1           | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q1            |  in |   32|  ap_memory |     in_r     |     array    |
|out_c1_0_address0  | out |   12|  ap_memory |   out_c1_0   |     array    |
|out_c1_0_ce0       | out |    1|  ap_memory |   out_c1_0   |     array    |
|out_c1_0_we0       | out |    1|  ap_memory |   out_c1_0   |     array    |
|out_c1_0_d0        | out |   32|  ap_memory |   out_c1_0   |     array    |
|out_c1_1_address0  | out |   12|  ap_memory |   out_c1_1   |     array    |
|out_c1_1_ce0       | out |    1|  ap_memory |   out_c1_1   |     array    |
|out_c1_1_we0       | out |    1|  ap_memory |   out_c1_1   |     array    |
|out_c1_1_d0        | out |   32|  ap_memory |   out_c1_1   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

