Flow report for vexrisc_full
Fri Feb 26 16:01:47 2021
Quartus Prime Version 20.3.0 Build 158 09/24/2020 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Parallel Compilation
  2. Legal Notice
  3. Flow Summary
  4. Flow Settings
  5. Flow Non-Default Global Settings
  6. Flow Elapsed Time
  7. Flow OS Summary
  8. Flow Log



+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 4      ;
+----------------------------+--------+


----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------------------------+
; Flow Summary                                                                 ;
+---------------------------------+--------------------------------------------+
; Flow Status                     ; Successful - Fri Feb 26 15:47:57 2021      ;
; Quartus Prime Version           ; 20.3.0 Build 158 09/24/2020 SC Pro Edition ;
; Revision Name                   ; vexrisc_full                               ;
; Top-level Entity Name           ; vexrisc_full                               ;
; Family                          ; Stratix 10                                 ;
; Device                          ; 1SX065HH1F35E1VG                           ;
; Timing Models                   ; Preliminary                                ;
; Power Models                    ; Preliminary                                ;
; Device Status                   ; Advance                                    ;
; Logic utilization (in ALMs)     ; 1,666 / 207,360 ( < 1 % )                  ;
; Total dedicated logic registers ; 2781                                       ;
; Total pins                      ; 0 / 504 ( 0 % )                            ;
; Total block memory bits         ; 75,264 / 50,974,720 ( < 1 % )              ;
; Total RAM Blocks                ; 11 / 2,489 ( < 1 % )                       ;
; Total DSP Blocks                ; 2 / 1,152 ( < 1 % )                        ;
; Total HSSI RX channels          ; 0 / 24 ( 0 % )                             ;
; Total HSSI TX channels          ; 0 / 24 ( 0 % )                             ;
; Total HSSI HPS                  ; 0 / 1 ( 0 % )                              ;
; Total HSSI EHIPs                ; 0 / 1 ( 0 % )                              ;
; Total PLLs                      ; 0 / 48 ( 0 % )                             ;
+---------------------------------+--------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 02/26/2021 15:35:06 ;
; Main task         ; Compilation         ;
; Revision Name     ; vexrisc_full        ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                              ;
+----------------------------------------------+---------------------------------+---------------+-------------+----------------+
; Assignment Name                              ; Value                           ; Default Value ; Entity Name ; Section Id     ;
+----------------------------------------------+---------------------------------+---------------+-------------+----------------+
; ALLOW_DSP_RETIMING                           ; On                              ; Off           ; --          ; --             ;
; ALLOW_RAM_RETIMING                           ; On                              ; Off           ; --          ; --             ;
; ALLOW_REGISTER_RETIMING                      ; Off                             ; On            ; --          ; --             ;
; AUTO_DELAY_CHAINS_FOR_HIGH_FANOUT_INPUT_PINS ; On                              ; Off           ; --          ; --             ;
; COMPILER_SIGNATURE_ID                        ; 167746769737834.161433390628322 ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT                       ; Verilog Hdl                     ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                          ; ModelSim-Altera (Verilog)       ; <None>        ; --          ; --             ;
; EDA_TIME_SCALE                               ; 1 ps                            ; --            ; --          ; eda_simulation ;
; ENABLE_INTERMEDIATE_SNAPSHOTS                ; On                              ; Off           ; --          ; --             ;
; ENABLE_TIME_BORROWING_OPTIMIZATION           ; On                              ; Off           ; --          ; --             ;
; FAST_PRESERVE                                ; Off                             ; --            ; --          ; --             ;
; FLOW_ENABLE_HYPER_RETIMER_FAST_FORWARD       ; On                              ; Off           ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP                       ; 100                             ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP                       ; 0                               ; --            ; --          ; --             ;
; OPTIMIZATION_MODE                            ; High Performance Effort         ; Balanced      ; --          ; --             ;
; OPTIMIZATION_TECHNIQUE                       ; Speed                           ; Balanced      ; --          ; --             ;
; PHYSICAL_SYNTHESIS_HIGH_EFFORT               ; On                              ; Off           ; --          ; --             ;
; POST_ROUTE_PHYSICAL_SYNTHESIS                ; On                              ; Off           ; --          ; --             ;
; PROJECT_OUTPUT_DIRECTORY                     ; output_files                    ; --            ; --          ; --             ;
; ROUTER_TIMING_OPTIMIZATION_LEVEL             ; MAXIMUM                         ; Normal        ; --          ; --             ;
; RTM_HIGH_PERFORMANCE_EFFORT                  ; On                              ; Off           ; --          ; --             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH        ; 1                               ; 3             ; --          ; --             ;
+----------------------------------------------+---------------------------------+---------------+-------------+----------------+


+------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                  ;
+-----------------------------------------------+--------------+---------------------+
; Module Name                                   ; Elapsed Time ; Peak Virtual Memory ;
+-----------------------------------------------+--------------+---------------------+
; Synthesis                                     ; 00:00:10     ; 1451 MB             ;
; Fitter (Plan, Place, Route, Retime, Finalize) ; 00:04:53     ; 8562 MB             ;
; Timing Analyzer                               ; 00:00:10     ; 3302 MB             ;
; Fitter (Fast Forward)                         ; 00:00:54     ; 7199 MB             ;
; Fitter (Plan, Place, Route, Retime, Finalize) ; 00:03:31     ; 8598 MB             ;
; Timing Analyzer                               ; 00:00:09     ; 3297 MB             ;
; Fitter (Fast Forward)                         ; 00:01:00     ; 7198 MB             ;
; Total                                         ; 00:10:47     ; --                  ;
+-----------------------------------------------+--------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                                                    ;
+-----------------------------------------------+---------------------+----------------+------------+----------------+
; Module Name                                   ; Machine Hostname    ; OS Name        ; OS Version ; Processor type ;
+-----------------------------------------------+---------------------+----------------+------------+----------------+
; Synthesis                                     ; khyam-OptiPlex-9020 ; Ubuntu 18.04.5 ; 18         ; x86_64         ;
; Fitter (Plan, Place, Route, Retime, Finalize) ; khyam-OptiPlex-9020 ; Ubuntu 18.04.5 ; 18         ; x86_64         ;
; Timing Analyzer                               ; khyam-OptiPlex-9020 ; Ubuntu 18.04.5 ; 18         ; x86_64         ;
; Fitter (Fast Forward)                         ; khyam-OptiPlex-9020 ; Ubuntu 18.04.5 ; 18         ; x86_64         ;
; Fitter (Plan, Place, Route, Retime, Finalize) ; khyam-OptiPlex-9020 ; Ubuntu 18.04.5 ; 18         ; x86_64         ;
; Timing Analyzer                               ; khyam-OptiPlex-9020 ; Ubuntu 18.04.5 ; 18         ; x86_64         ;
; Fitter (Fast Forward)                         ; khyam-OptiPlex-9020 ; Ubuntu 18.04.5 ; 18         ; x86_64         ;
+-----------------------------------------------+---------------------+----------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_syn --read_settings_files=on --write_settings_files=off vexrisc_full -c vexrisc_full
quartus_fit --read_settings_files=on --write_settings_files=off vexrisc_full -c vexrisc_full --plan --place --route --retime --finalize
quartus_sta vexrisc_full -c vexrisc_full --mode=finalize
quartus_fit --read_settings_files=on --write_settings_files=off vexrisc_full -c vexrisc_full --fastforward
quartus_fit --read_settings_files=on --write_settings_files=off vexrisc_full -c vexrisc_full --plan --place --route --retime --finalize
quartus_sta vexrisc_full -c vexrisc_full --mode=finalize
quartus_fit --read_settings_files=on --write_settings_files=off vexrisc_full -c vexrisc_full --fastforward



