<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v43-2012-12-04.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.3 2012-12-04" file="US20140001616A1-20140102.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20131218" date-publ="20140102"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20140001616</doc-number><kind>A1</kind><date>20140102</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>13537392</doc-number><date>20120629</date></document-id></application-reference><us-application-series-code>13</us-application-series-code><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>495</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20140102</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>21</main-group><subgroup>60</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20140102</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classification-national><country>US</country><main-classification>257676</main-classification><further-classification>438112</further-classification><further-classification>257666</further-classification><further-classification>257E21506</further-classification><further-classification>257E23031</further-classification></classification-national><invention-title id="d0e43">SEMICONDUCTOR DEVICE PACKAGE AND METHOD OF MANUFACTURE</invention-title><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only"><addressbook><last-name>DANIELS</last-name><first-name>Dwight L.</first-name><address><city>Phoenix</city><state>AZ</state><country>US</country></address></addressbook><residence><country>US</country></residence></us-applicant><us-applicant sequence="01" app-type="applicant" designation="us-only"><addressbook><last-name>HOOPER</last-name><first-name>Stephen R.</first-name><address><city>Mesa</city><state>AZ</state><country>US</country></address></addressbook><residence><country>US</country></residence></us-applicant><us-applicant sequence="02" app-type="applicant" designation="us-only"><addressbook><last-name>MAGNUS</last-name><first-name>Alan J.</first-name><address><city>Gilbert</city><state>AZ</state><country>US</country></address></addressbook><residence><country>US</country></residence></us-applicant><us-applicant sequence="03" app-type="applicant" designation="us-only"><addressbook><last-name>POARCH</last-name><first-name>Justin E.</first-name><address><city>Gilbert</city><state>AZ</state><country>US</country></address></addressbook><residence><country>US</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>DANIELS</last-name><first-name>Dwight L.</first-name><address><city>Phoenix</city><state>AZ</state><country>US</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>HOOPER</last-name><first-name>Stephen R.</first-name><address><city>Mesa</city><state>AZ</state><country>US</country></address></addressbook></inventor><inventor sequence="02" designation="us-only"><addressbook><last-name>MAGNUS</last-name><first-name>Alan J.</first-name><address><city>Gilbert</city><state>AZ</state><country>US</country></address></addressbook></inventor><inventor sequence="03" designation="us-only"><addressbook><last-name>POARCH</last-name><first-name>Justin E.</first-name><address><city>Gilbert</city><state>AZ</state><country>US</country></address></addressbook></inventor></inventors></us-parties><assignees><assignee><addressbook><orgname>FREESCALE SEMICONDUCTOR, INC.</orgname><role>02</role><address><city>Austin</city><state>TX</state><country>US</country></address></addressbook></assignee></assignees></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">A structure and method to improve saw singulation quality and wettability of integrated circuit packages (<b>140</b>) assembled with lead frames (<b>112</b>) having half-etched recesses (<b>134</b>) in leads. A method of forming a semiconductor device package includes providing a lead frame strip (<b>110</b>) having a plurality of lead frames. Each of the lead frames includes a depression (<b>130</b>) that is at least partially filled with a material (<b>400</b>) prior to singulating the strip.</p></abstract></us-patent-application>