// Seed: 3650358947
module module_0;
  wire id_1;
endmodule
module module_1 #(
    parameter id_4 = 32'd26,
    parameter id_7 = 32'd86
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    _id_7,
    id_8
);
  output logic [7:0] id_8;
  module_0 modCall_1 ();
  inout wire _id_7;
  input wire id_6;
  output wire id_5;
  input wire _id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_8[-1 : id_7][id_4] = -1'b0;
  wire id_9;
endmodule
