Command: vcs -full64 -cpp g++-4.8 -cc gcc-4.8 -LDFLAGS -Wl,--no-as-needed -sverilog \
-timescale=1ns/1ns -F /home/park/Project_in_Linux/PROJECT/02_2D_Interpolator/01_Env/02_Source_Code/list_top.f \
-l ./01_log/fsim.log -kdb -debug_access+all -lca +V2K -cm line+cond+fsm+tgl+branch \
-o ./simv
*** Using c compiler gcc-4.8 instead of cc ...
                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Sat Nov  4 22:29:55 2023
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes


Warning-[UNK_COMP_ARG] Unknown compile time plus argument used
  Unknown compile time plus argument 'V2K' is ignored.

 + use `+plusarg_save' to bind in runtime plusargs;
 + use `+plusarg_ignore' to suppress this message.
Parsing design file '/home/park/Project_in_Linux/PROJECT/02_2D_Interpolator/01_Env/02_Source_Code/./01_Define/define_dir.sv'
Parsing design file '/home/park/Project_in_Linux/PROJECT/02_2D_Interpolator/01_Env/02_Source_Code/./02_Verification/./01_class/pkg_verification.sv'
Parsing included file '/home/park/Project_in_Linux/PROJECT/02_2D_Interpolator/01_Env/02_Source_Code/./02_Verification/./01_class/cls_dump_ctrl_f.sv'.
Back to file '/home/park/Project_in_Linux/PROJECT/02_2D_Interpolator/01_Env/02_Source_Code/./02_Verification/./01_class/pkg_verification.sv'.
Parsing included file '/home/park/Project_in_Linux/PROJECT/02_2D_Interpolator/01_Env/02_Source_Code/./02_Verification/./01_class/cls_dump_ctrl_l.sv'.
Back to file '/home/park/Project_in_Linux/PROJECT/02_2D_Interpolator/01_Env/02_Source_Code/./02_Verification/./01_class/pkg_verification.sv'.
Parsing included file '/home/park/Project_in_Linux/PROJECT/02_2D_Interpolator/01_Env/02_Source_Code/./02_Verification/./01_class/cls_dump_ppm.sv'.
Back to file '/home/park/Project_in_Linux/PROJECT/02_2D_Interpolator/01_Env/02_Source_Code/./02_Verification/./01_class/pkg_verification.sv'.
Parsing design file '/home/park/Project_in_Linux/PROJECT/02_2D_Interpolator/01_Env/02_Source_Code/./03_Interface/./itf_data.sv'
Parsing design file '/home/park/Project_in_Linux/PROJECT/02_2D_Interpolator/01_Env/02_Source_Code/./04_TX_Model/./01_class/01_data/pkg_tx_data.sv'
Parsing included file '/home/park/Project_in_Linux/PROJECT/02_2D_Interpolator/01_Env/02_Source_Code/./04_TX_Model/./01_class/01_data/cls_clock_train_pattern.sv'.
Back to file '/home/park/Project_in_Linux/PROJECT/02_2D_Interpolator/01_Env/02_Source_Code/./04_TX_Model/./01_class/01_data/pkg_tx_data.sv'.
Parsing included file '/home/park/Project_in_Linux/PROJECT/02_2D_Interpolator/01_Env/02_Source_Code/./04_TX_Model/./01_class/01_data/cls_ctrl_f.sv'.
Back to file '/home/park/Project_in_Linux/PROJECT/02_2D_Interpolator/01_Env/02_Source_Code/./04_TX_Model/./01_class/01_data/pkg_tx_data.sv'.
Parsing included file '/home/park/Project_in_Linux/PROJECT/02_2D_Interpolator/01_Env/02_Source_Code/./04_TX_Model/./01_class/01_data/cls_ctrl_l.sv'.
Back to file '/home/park/Project_in_Linux/PROJECT/02_2D_Interpolator/01_Env/02_Source_Code/./04_TX_Model/./01_class/01_data/pkg_tx_data.sv'.
Parsing included file '/home/park/Project_in_Linux/PROJECT/02_2D_Interpolator/01_Env/02_Source_Code/./04_TX_Model/./01_class/01_data/cls_k_symbol.sv'.
Back to file '/home/park/Project_in_Linux/PROJECT/02_2D_Interpolator/01_Env/02_Source_Code/./04_TX_Model/./01_class/01_data/pkg_tx_data.sv'.
Parsing included file '/home/park/Project_in_Linux/PROJECT/02_2D_Interpolator/01_Env/02_Source_Code/./04_TX_Model/./01_class/01_data/cls_link_stable_pattern.sv'.
Back to file '/home/park/Project_in_Linux/PROJECT/02_2D_Interpolator/01_Env/02_Source_Code/./04_TX_Model/./01_class/01_data/pkg_tx_data.sv'.
Parsing design file '/home/park/Project_in_Linux/PROJECT/02_2D_Interpolator/01_Env/02_Source_Code/./06_RTL_Code/linear_interpolator_2d.v'
Parsing design file '/home/park/Project_in_Linux/PROJECT/02_2D_Interpolator/01_Env/02_Source_Code/./06_RTL_Code/rtl_top.v'
Parsing design file '/home/park/Project_in_Linux/PROJECT/02_2D_Interpolator/01_Env/02_Source_Code/./07_Testbench/tb_top.sv'
Top Level Modules:
       tb_top
TimeScale is 1 ns / 1 ns
VCS Coverage Metrics Release O-2018.09-SP2_Full64 Copyright (c) 1991-2018 by Synopsys Inc.
Starting vcs inline pass...
5 modules and 0 UDP read.
recompiling package pkg_verification
recompiling module itf_data
recompiling package pkg_tx_data
recompiling module rtl_top
recompiling module tb_top
All of 5 modules done
make[1]: Entering directory '/home/park/Project_in_Linux/PROJECT/02_2D_Interpolator/02_Sim/01_func/231104c/csrc' \

rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x .././simv ]; then chmod -x .././simv; fi
g++-4.8  -o .././simv    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -Wl,--no-as-needed -rdynamic  -Wl,-rpath=/home/park/synopsys/VCS_O-2018.09-SP2/linux64/lib \
-L/home/park/synopsys/VCS_O-2018.09-SP2/linux64/lib   objs/amcQw_d.o   _4322_archive_1.so \
SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o \
-lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile \
-lreader_common /home/park/synopsys/VCS_O-2018.09-SP2/linux64/lib/libBA.a -luclinative \
/home/park/synopsys/VCS_O-2018.09-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
-lvcsucli -Wl,-no-whole-archive        _vcs_pli_stub_.o   /home/park/synopsys/VCS_O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o \
/home/park/synopsys/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm \
-lpthread -ldl 
.././simv up to date
make[1]: Leaving directory '/home/park/Project_in_Linux/PROJECT/02_2D_Interpolator/02_Sim/01_func/231104c/csrc' \

CPU time: 3.221 seconds to compile + 1.229 seconds to elab + .419 seconds to link
