// Seed: 1548535772
module module_0 (
    output tri1 id_0,
    input  tri0 id_1,
    output tri0 id_2
);
  assign id_2 = 1;
  assign id_2 = 1;
  wire id_4;
  wire id_5, id_6;
endmodule
macromodule module_1 (
    input wand id_0,
    input tri1 id_1,
    input uwire id_2,
    input tri0 id_3,
    output wor id_4
    , id_7,
    output supply1 id_5
);
  assign id_4 = 1'b0;
  wire id_8;
  assign id_7 = 1 == 1;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input wand id_0,
    output wand id_1,
    input supply0 id_2,
    output tri1 id_3,
    input wire id_4,
    input wor id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_3
  );
  assign modCall_1.type_8 = 0;
  wire id_8, id_9;
  assign id_1 = 1;
  assign id_1 = 1 !== id_9;
endmodule
