// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4.op
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="interconnects,hls_ip_2017_4_op,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-2-i,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.916000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=2036,HLS_SYN_DSP=0,HLS_SYN_FF=57423,HLS_SYN_LUT=61405}" *)

module interconnects (
        pcie_read_resp_V_last_dout,
        pcie_read_resp_V_last_empty_n,
        pcie_read_resp_V_last_read,
        pcie_read_resp_V_data_V_dout,
        pcie_read_resp_V_data_V_empty_n,
        pcie_read_resp_V_data_V_read,
        poke_V_tag_dout,
        poke_V_tag_empty_n,
        poke_V_tag_read,
        poke_V_data_dout,
        poke_V_data_empty_n,
        poke_V_data_read,
        pcie_write_req_apply_V_num_din,
        pcie_write_req_apply_V_num_full_n,
        pcie_write_req_apply_V_num_write,
        pcie_write_req_apply_V_addr_din,
        pcie_write_req_apply_V_addr_full_n,
        pcie_write_req_apply_V_addr_write,
        pcie_write_req_data_V_last_din,
        pcie_write_req_data_V_last_full_n,
        pcie_write_req_data_V_last_write,
        pcie_write_req_data_V_data_V_din,
        pcie_write_req_data_V_data_V_full_n,
        pcie_write_req_data_V_data_V_write,
        pcie_read_req_V_num_din,
        pcie_read_req_V_num_full_n,
        pcie_read_req_V_num_write,
        pcie_read_req_V_addr_din,
        pcie_read_req_V_addr_full_n,
        pcie_read_req_V_addr_write,
        ap_clk,
        ap_rst,
        ap_done,
        ap_start,
        ap_ready,
        ap_idle
,
dramA_read_req_V_addr_din
,dramA_read_req_V_addr_full_n
,dramA_read_req_V_addr_write
,dramA_read_req_V_num_din
,dramA_read_req_V_num_full_n
,dramA_read_req_V_num_write
,dramA_read_resp_V_data_V_dout
,dramA_read_resp_V_data_V_empty_n
,dramA_read_resp_V_data_V_read
,dramA_read_resp_V_last_dout
,dramA_read_resp_V_last_empty_n
,dramA_read_resp_V_last_read
,dramA_write_req_apply_V_addr_din
,dramA_write_req_apply_V_addr_full_n
,dramA_write_req_apply_V_addr_write
,dramA_write_req_apply_V_num_din
,dramA_write_req_apply_V_num_full_n
,dramA_write_req_apply_V_num_write
,dramA_write_req_data_V_data_V_din
,dramA_write_req_data_V_data_V_full_n
,dramA_write_req_data_V_data_V_write
,dramA_write_req_data_V_last_din
,dramA_write_req_data_V_last_full_n
,dramA_write_req_data_V_last_write
,dramB_read_req_V_addr_din
,dramB_read_req_V_addr_full_n
,dramB_read_req_V_addr_write
,dramB_read_req_V_num_din
,dramB_read_req_V_num_full_n
,dramB_read_req_V_num_write
,dramB_read_resp_V_data_V_dout
,dramB_read_resp_V_data_V_empty_n
,dramB_read_resp_V_data_V_read
,dramB_read_resp_V_last_dout
,dramB_read_resp_V_last_empty_n
,dramB_read_resp_V_last_read
,dramB_write_req_apply_V_addr_din
,dramB_write_req_apply_V_addr_full_n
,dramB_write_req_apply_V_addr_write
,dramB_write_req_apply_V_num_din
,dramB_write_req_apply_V_num_full_n
,dramB_write_req_apply_V_num_write
,dramB_write_req_data_V_data_V_din
,dramB_write_req_data_V_data_V_full_n
,dramB_write_req_data_V_data_V_write
,dramB_write_req_data_V_last_din
,dramB_write_req_data_V_last_full_n
,dramB_write_req_data_V_last_write
,dramC_read_req_V_addr_din
,dramC_read_req_V_addr_full_n
,dramC_read_req_V_addr_write
,dramC_read_req_V_num_din
,dramC_read_req_V_num_full_n
,dramC_read_req_V_num_write
,dramC_read_resp_V_data_V_dout
,dramC_read_resp_V_data_V_empty_n
,dramC_read_resp_V_data_V_read
,dramC_read_resp_V_last_dout
,dramC_read_resp_V_last_empty_n
,dramC_read_resp_V_last_read
,dramC_write_req_apply_V_addr_din
,dramC_write_req_apply_V_addr_full_n
,dramC_write_req_apply_V_addr_write
,dramC_write_req_apply_V_num_din
,dramC_write_req_apply_V_num_full_n
,dramC_write_req_apply_V_num_write
,dramC_write_req_data_V_data_V_din
,dramC_write_req_data_V_data_V_full_n
,dramC_write_req_data_V_data_V_write
,dramC_write_req_data_V_last_din
,dramC_write_req_data_V_last_full_n
,dramC_write_req_data_V_last_write
,dramD_read_req_V_addr_din
,dramD_read_req_V_addr_full_n
,dramD_read_req_V_addr_write
,dramD_read_req_V_num_din
,dramD_read_req_V_num_full_n
,dramD_read_req_V_num_write
,dramD_read_resp_V_data_V_dout
,dramD_read_resp_V_data_V_empty_n
,dramD_read_resp_V_data_V_read
,dramD_read_resp_V_last_dout
,dramD_read_resp_V_last_empty_n
,dramD_read_resp_V_last_read
,dramD_write_req_apply_V_addr_din
,dramD_write_req_apply_V_addr_full_n
,dramD_write_req_apply_V_addr_write
,dramD_write_req_apply_V_num_din
,dramD_write_req_apply_V_num_full_n
,dramD_write_req_apply_V_num_write
,dramD_write_req_data_V_data_V_din
,dramD_write_req_data_V_data_V_full_n
,dramD_write_req_data_V_data_V_write
,dramD_write_req_data_V_last_din
,dramD_write_req_data_V_last_full_n
,dramD_write_req_data_V_last_write
,peek_req_V_dout
,peek_req_V_empty_n
,peek_req_V_read
,peek_resp_V_din
,peek_resp_V_full_n
,peek_resp_V_write
);
output  [63:0] dramA_read_req_V_addr_din;
input   dramA_read_req_V_addr_full_n;
output   dramA_read_req_V_addr_write;
output  [7:0] dramA_read_req_V_num_din;
input   dramA_read_req_V_num_full_n;
output   dramA_read_req_V_num_write;
input  [511:0] dramA_read_resp_V_data_V_dout;
input   dramA_read_resp_V_data_V_empty_n;
output   dramA_read_resp_V_data_V_read;
input   dramA_read_resp_V_last_dout;
input   dramA_read_resp_V_last_empty_n;
output   dramA_read_resp_V_last_read;
output  [63:0] dramA_write_req_apply_V_addr_din;
input   dramA_write_req_apply_V_addr_full_n;
output   dramA_write_req_apply_V_addr_write;
output  [7:0] dramA_write_req_apply_V_num_din;
input   dramA_write_req_apply_V_num_full_n;
output   dramA_write_req_apply_V_num_write;
output  [511:0] dramA_write_req_data_V_data_V_din;
input   dramA_write_req_data_V_data_V_full_n;
output   dramA_write_req_data_V_data_V_write;
output   dramA_write_req_data_V_last_din;
input   dramA_write_req_data_V_last_full_n;
output   dramA_write_req_data_V_last_write;
output  [63:0] dramB_read_req_V_addr_din;
input   dramB_read_req_V_addr_full_n;
output   dramB_read_req_V_addr_write;
output  [7:0] dramB_read_req_V_num_din;
input   dramB_read_req_V_num_full_n;
output   dramB_read_req_V_num_write;
input  [511:0] dramB_read_resp_V_data_V_dout;
input   dramB_read_resp_V_data_V_empty_n;
output   dramB_read_resp_V_data_V_read;
input   dramB_read_resp_V_last_dout;
input   dramB_read_resp_V_last_empty_n;
output   dramB_read_resp_V_last_read;
output  [63:0] dramB_write_req_apply_V_addr_din;
input   dramB_write_req_apply_V_addr_full_n;
output   dramB_write_req_apply_V_addr_write;
output  [7:0] dramB_write_req_apply_V_num_din;
input   dramB_write_req_apply_V_num_full_n;
output   dramB_write_req_apply_V_num_write;
output  [511:0] dramB_write_req_data_V_data_V_din;
input   dramB_write_req_data_V_data_V_full_n;
output   dramB_write_req_data_V_data_V_write;
output   dramB_write_req_data_V_last_din;
input   dramB_write_req_data_V_last_full_n;
output   dramB_write_req_data_V_last_write;
output  [63:0] dramC_read_req_V_addr_din;
input   dramC_read_req_V_addr_full_n;
output   dramC_read_req_V_addr_write;
output  [7:0] dramC_read_req_V_num_din;
input   dramC_read_req_V_num_full_n;
output   dramC_read_req_V_num_write;
input  [511:0] dramC_read_resp_V_data_V_dout;
input   dramC_read_resp_V_data_V_empty_n;
output   dramC_read_resp_V_data_V_read;
input   dramC_read_resp_V_last_dout;
input   dramC_read_resp_V_last_empty_n;
output   dramC_read_resp_V_last_read;
output  [63:0] dramC_write_req_apply_V_addr_din;
input   dramC_write_req_apply_V_addr_full_n;
output   dramC_write_req_apply_V_addr_write;
output  [7:0] dramC_write_req_apply_V_num_din;
input   dramC_write_req_apply_V_num_full_n;
output   dramC_write_req_apply_V_num_write;
output  [511:0] dramC_write_req_data_V_data_V_din;
input   dramC_write_req_data_V_data_V_full_n;
output   dramC_write_req_data_V_data_V_write;
output   dramC_write_req_data_V_last_din;
input   dramC_write_req_data_V_last_full_n;
output   dramC_write_req_data_V_last_write;
output  [63:0] dramD_read_req_V_addr_din;
input   dramD_read_req_V_addr_full_n;
output   dramD_read_req_V_addr_write;
output  [7:0] dramD_read_req_V_num_din;
input   dramD_read_req_V_num_full_n;
output   dramD_read_req_V_num_write;
input  [511:0] dramD_read_resp_V_data_V_dout;
input   dramD_read_resp_V_data_V_empty_n;
output   dramD_read_resp_V_data_V_read;
input   dramD_read_resp_V_last_dout;
input   dramD_read_resp_V_last_empty_n;
output   dramD_read_resp_V_last_read;
output  [63:0] dramD_write_req_apply_V_addr_din;
input   dramD_write_req_apply_V_addr_full_n;
output   dramD_write_req_apply_V_addr_write;
output  [7:0] dramD_write_req_apply_V_num_din;
input   dramD_write_req_apply_V_num_full_n;
output   dramD_write_req_apply_V_num_write;
output  [511:0] dramD_write_req_data_V_data_V_din;
input   dramD_write_req_data_V_data_V_full_n;
output   dramD_write_req_data_V_data_V_write;
output   dramD_write_req_data_V_last_din;
input   dramD_write_req_data_V_last_full_n;
output   dramD_write_req_data_V_last_write;
input [31:0] peek_req_V_dout;
input peek_req_V_empty_n;
output peek_req_V_read;
output [31:0] peek_resp_V_din;
input peek_resp_V_full_n;
output peek_resp_V_write;


input  [0:0] pcie_read_resp_V_last_dout;
input   pcie_read_resp_V_last_empty_n;
output   pcie_read_resp_V_last_read;
input  [511:0] pcie_read_resp_V_data_V_dout;
input   pcie_read_resp_V_data_V_empty_n;
output   pcie_read_resp_V_data_V_read;
input  [31:0] poke_V_tag_dout;
input   poke_V_tag_empty_n;
output   poke_V_tag_read;
input  [31:0] poke_V_data_dout;
input   poke_V_data_empty_n;
output   poke_V_data_read;
output  [7:0] pcie_write_req_apply_V_num_din;
input   pcie_write_req_apply_V_num_full_n;
output   pcie_write_req_apply_V_num_write;
output  [63:0] pcie_write_req_apply_V_addr_din;
input   pcie_write_req_apply_V_addr_full_n;
output   pcie_write_req_apply_V_addr_write;
output  [0:0] pcie_write_req_data_V_last_din;
input   pcie_write_req_data_V_last_full_n;
output   pcie_write_req_data_V_last_write;
output  [511:0] pcie_write_req_data_V_data_V_din;
input   pcie_write_req_data_V_data_V_full_n;
output   pcie_write_req_data_V_data_V_write;
output  [7:0] pcie_read_req_V_num_din;
input   pcie_read_req_V_num_full_n;
output   pcie_read_req_V_num_write;
output  [63:0] pcie_read_req_V_addr_din;
input   pcie_read_req_V_addr_full_n;
output   pcie_read_req_V_addr_write;
input   ap_clk;
input   ap_rst;
output   ap_done;
input   ap_start;
output   ap_ready;
output   ap_idle;

wire    keeper_pcie_read_resp_U0_ap_start;
wire    keeper_pcie_read_resp_U0_ap_done;
wire    keeper_pcie_read_resp_U0_ap_continue;
wire    keeper_pcie_read_resp_U0_ap_idle;
wire    keeper_pcie_read_resp_U0_ap_ready;
wire    keeper_pcie_read_resp_U0_start_out;
wire    keeper_pcie_read_resp_U0_start_write;
wire    keeper_pcie_read_resp_U0_buffered_pcie_read_resp_V_last_din;
wire    keeper_pcie_read_resp_U0_buffered_pcie_read_resp_V_last_write;
wire   [511:0] keeper_pcie_read_resp_U0_buffered_pcie_read_resp_V_data_V_din;
wire    keeper_pcie_read_resp_U0_buffered_pcie_read_resp_V_data_V_write;
wire    keeper_pcie_read_resp_U0_pcie_read_resp_V_last_read;
wire    keeper_pcie_read_resp_U0_pcie_read_resp_V_data_V_read;
reg    pipe0_data_handler_U0_ap_start;
wire    pipe0_data_handler_U0_ap_done;
wire    pipe0_data_handler_U0_ap_continue;
wire    pipe0_data_handler_U0_ap_idle;
wire    pipe0_data_handler_U0_ap_ready;
wire    pipe0_data_handler_U0_kbuf_addrs_V_read;
wire    pipe0_data_handler_U0_reqs_incoming_V_sector_off_read;
wire    pipe0_data_handler_U0_reqs_incoming_V_sector_num_read;
wire    pipe0_data_handler_U0_reqs_incoming_V_tag_read;
wire    pipe0_data_handler_U0_reqs_incoming_V_rw_dout;
wire    pipe0_data_handler_U0_reqs_incoming_V_rw_read;
wire   [7:0] pipe0_data_handler_U0_host_dram_read_req_V_num_din;
wire    pipe0_data_handler_U0_host_dram_read_req_V_num_write;
wire   [63:0] pipe0_data_handler_U0_host_dram_read_req_V_addr_din;
wire    pipe0_data_handler_U0_host_dram_read_req_V_addr_write;
wire   [7:0] pipe0_data_handler_U0_pcie_read_req_V_num_din;
wire    pipe0_data_handler_U0_pcie_read_req_V_num_write;
wire   [63:0] pipe0_data_handler_U0_pcie_read_req_V_addr_din;
wire    pipe0_data_handler_U0_pcie_read_req_V_addr_write;
wire   [31:0] pipe0_data_handler_U0_reqs_pipe0_write_V_sector_off_din;
wire    pipe0_data_handler_U0_reqs_pipe0_write_V_sector_off_write;
wire   [31:0] pipe0_data_handler_U0_reqs_pipe0_write_V_sector_num_din;
wire    pipe0_data_handler_U0_reqs_pipe0_write_V_sector_num_write;
wire   [31:0] pipe0_data_handler_U0_reqs_pipe0_write_V_tag_din;
wire    pipe0_data_handler_U0_reqs_pipe0_write_V_tag_write;
wire    pipe0_data_handler_U0_reqs_pipe0_write_V_rw_din;
wire    pipe0_data_handler_U0_reqs_pipe0_write_V_rw_write;
wire   [63:0] pipe0_data_handler_U0_kbuf_addr_pipe0_write_V_din;
wire    pipe0_data_handler_U0_kbuf_addr_pipe0_write_V_write;
reg    pipe1_data_handler_U0_ap_start;
wire    pipe1_data_handler_U0_ap_done;
wire    pipe1_data_handler_U0_ap_continue;
wire    pipe1_data_handler_U0_ap_idle;
wire    pipe1_data_handler_U0_ap_ready;
wire    pipe1_data_handler_U0_reqs_pipe1_read_V_sector_off_read;
wire    pipe1_data_handler_U0_reqs_pipe1_read_V_sector_num_read;
wire    pipe1_data_handler_U0_reqs_pipe1_read_V_tag_read;
wire    pipe1_data_handler_U0_reqs_pipe1_read_V_rw_dout;
wire    pipe1_data_handler_U0_reqs_pipe1_read_V_rw_read;
wire    pipe1_data_handler_U0_host_dram_read_resp_V_last_dout;
wire    pipe1_data_handler_U0_host_dram_read_resp_V_last_read;
wire    pipe1_data_handler_U0_host_dram_read_resp_V_data_V_read;
wire    pipe1_data_handler_U0_buffered_pcie_read_resp_V_last_dout;
wire    pipe1_data_handler_U0_buffered_pcie_read_resp_V_last_read;
wire    pipe1_data_handler_U0_buffered_pcie_read_resp_V_data_V_read;
wire   [31:0] pipe1_data_handler_U0_reqs_pipe1_write_V_sector_off_din;
wire    pipe1_data_handler_U0_reqs_pipe1_write_V_sector_off_write;
wire   [31:0] pipe1_data_handler_U0_reqs_pipe1_write_V_sector_num_din;
wire    pipe1_data_handler_U0_reqs_pipe1_write_V_sector_num_write;
wire   [31:0] pipe1_data_handler_U0_reqs_pipe1_write_V_tag_din;
wire    pipe1_data_handler_U0_reqs_pipe1_write_V_tag_write;
wire    pipe1_data_handler_U0_reqs_pipe1_write_V_rw_din;
wire    pipe1_data_handler_U0_reqs_pipe1_write_V_rw_write;
wire    pipe1_data_handler_U0_data_valid_pipe1_write_V_din;
wire    pipe1_data_handler_U0_data_valid_pipe1_write_V_write;
wire    pipe1_data_handler_U0_data_pipe1_write_V_last_din;
wire    pipe1_data_handler_U0_data_pipe1_write_V_last_write;
wire   [511:0] pipe1_data_handler_U0_data_pipe1_write_V_data_V_din;
wire    pipe1_data_handler_U0_data_pipe1_write_V_data_V_write;
reg    pipe2_data_handler_U0_ap_start;
wire    pipe2_data_handler_U0_ap_done;
wire    pipe2_data_handler_U0_ap_continue;
wire    pipe2_data_handler_U0_ap_idle;
wire    pipe2_data_handler_U0_ap_ready;
wire    pipe2_data_handler_U0_reqs_pipe2_read_V_sector_off_read;
wire    pipe2_data_handler_U0_reqs_pipe2_read_V_sector_num_read;
wire    pipe2_data_handler_U0_reqs_pipe2_read_V_tag_read;
wire    pipe2_data_handler_U0_reqs_pipe2_read_V_rw_dout;
wire    pipe2_data_handler_U0_reqs_pipe2_read_V_rw_read;
wire    pipe2_data_handler_U0_data_valid_pipe2_read_V_dout;
wire    pipe2_data_handler_U0_data_valid_pipe2_read_V_read;
wire    pipe2_data_handler_U0_kbuf_addr_pipe2_read_V_read;
wire    pipe2_data_handler_U0_data_pipe2_read_V_last_dout;
wire    pipe2_data_handler_U0_data_pipe2_read_V_last_read;
wire    pipe2_data_handler_U0_data_pipe2_read_V_data_V_read;
wire   [7:0] pipe2_data_handler_U0_host_data_pcie_write_req_apply_V_num_din;
wire    pipe2_data_handler_U0_host_data_pcie_write_req_apply_V_num_write;
wire   [63:0] pipe2_data_handler_U0_host_data_pcie_write_req_apply_V_addr_din;
wire    pipe2_data_handler_U0_host_data_pcie_write_req_apply_V_addr_write;
wire   [7:0] pipe2_data_handler_U0_host_fin_pcie_write_req_apply_V_num_din;
wire    pipe2_data_handler_U0_host_fin_pcie_write_req_apply_V_num_write;
wire   [63:0] pipe2_data_handler_U0_host_fin_pcie_write_req_apply_V_addr_din;
wire    pipe2_data_handler_U0_host_fin_pcie_write_req_apply_V_addr_write;
wire    pipe2_data_handler_U0_host_data_pcie_write_req_data_V_last_din;
wire    pipe2_data_handler_U0_host_data_pcie_write_req_data_V_last_write;
wire   [511:0] pipe2_data_handler_U0_host_data_pcie_write_req_data_V_data_V_din;
wire    pipe2_data_handler_U0_host_data_pcie_write_req_data_V_data_V_write;
wire   [7:0] pipe2_data_handler_U0_host_dram_write_req_apply_V_num_din;
wire    pipe2_data_handler_U0_host_dram_write_req_apply_V_num_write;
wire   [63:0] pipe2_data_handler_U0_host_dram_write_req_apply_V_addr_din;
wire    pipe2_data_handler_U0_host_dram_write_req_apply_V_addr_write;
wire    pipe2_data_handler_U0_host_dram_write_req_data_V_last_din;
wire    pipe2_data_handler_U0_host_dram_write_req_data_V_last_write;
wire   [511:0] pipe2_data_handler_U0_host_dram_write_req_data_V_data_V_din;
wire    pipe2_data_handler_U0_host_dram_write_req_data_V_data_V_write;
wire    pipe2_data_handler_U0_host_fin_pcie_write_req_data_V_last_din;
wire    pipe2_data_handler_U0_host_fin_pcie_write_req_data_V_last_write;
wire   [511:0] pipe2_data_handler_U0_host_fin_pcie_write_req_data_V_data_V_din;
wire    pipe2_data_handler_U0_host_fin_pcie_write_req_data_V_data_V_write;
wire    pipe2_data_handler_U0_host_dram_write_resp_V_dout;
wire    pipe2_data_handler_U0_host_dram_write_resp_V_read;
wire    command_handler_U0_ap_start;
wire    command_handler_U0_start_full_n;
wire    command_handler_U0_ap_done;
wire    command_handler_U0_ap_continue;
wire    command_handler_U0_ap_idle;
wire    command_handler_U0_ap_ready;
wire    command_handler_U0_start_out;
wire    command_handler_U0_start_write;
wire   [31:0] command_handler_U0_reqs_incoming_V_sector_off_din;
wire    command_handler_U0_reqs_incoming_V_sector_off_write;
wire   [31:0] command_handler_U0_reqs_incoming_V_sector_num_din;
wire    command_handler_U0_reqs_incoming_V_sector_num_write;
wire   [31:0] command_handler_U0_reqs_incoming_V_tag_din;
wire    command_handler_U0_reqs_incoming_V_tag_write;
wire    command_handler_U0_reqs_incoming_V_rw_din;
wire    command_handler_U0_reqs_incoming_V_rw_write;
wire   [31:0] command_handler_U0_kbuf_addrs_V_din;
wire    command_handler_U0_kbuf_addrs_V_write;
wire   [31:0] command_handler_U0_host_delay_cycle_cnts_V_din;
wire    command_handler_U0_host_delay_cycle_cnts_V_write;
wire   [31:0] command_handler_U0_host_throttle_params_V_din;
wire    command_handler_U0_host_throttle_params_V_write;
wire   [31:0] command_handler_U0_device_delay_cycle_cnts_V_din;
wire    command_handler_U0_device_delay_cycle_cnts_V_write;
wire   [31:0] command_handler_U0_device_throttle_params_V_din;
wire    command_handler_U0_device_throttle_params_V_write;
wire    command_handler_U0_preserver_cheat_signals_V_din;
wire    command_handler_U0_preserver_cheat_signals_V_write;
wire   [31:0] command_handler_U0_app_file_infos_0_V_din;
wire    command_handler_U0_app_file_infos_0_V_write;
wire   [31:0] command_handler_U0_app_file_infos_1_V_din;
wire    command_handler_U0_app_file_infos_1_V_write;
wire   [31:0] command_handler_U0_app_file_infos_2_V_din;
wire    command_handler_U0_app_file_infos_2_V_write;
wire   [31:0] command_handler_U0_app_buf_addrs_0_V_din;
wire    command_handler_U0_app_buf_addrs_0_V_write;
wire   [31:0] command_handler_U0_app_buf_addrs_1_V_din;
wire    command_handler_U0_app_buf_addrs_1_V_write;
wire   [31:0] command_handler_U0_app_buf_addrs_2_V_din;
wire    command_handler_U0_app_buf_addrs_2_V_write;
wire    command_handler_U0_app_free_buf_0_V_din;
wire    command_handler_U0_app_free_buf_0_V_write;
wire    command_handler_U0_app_free_buf_1_V_din;
wire    command_handler_U0_app_free_buf_1_V_write;
wire    command_handler_U0_app_free_buf_2_V_din;
wire    command_handler_U0_app_free_buf_2_V_write;
wire   [31:0] command_handler_U0_app_input_params_0_V_din;
wire    command_handler_U0_app_input_params_0_V_write;
wire   [31:0] command_handler_U0_app_input_params_1_V_din;
wire    command_handler_U0_app_input_params_1_V_write;
wire   [31:0] command_handler_U0_app_input_params_2_V_din;
wire    command_handler_U0_app_input_params_2_V_write;
wire    command_handler_U0_reset_sigs_0_V_din;
wire    command_handler_U0_reset_sigs_0_V_write;
wire    command_handler_U0_reset_sigs_1_V_din;
wire    command_handler_U0_reset_sigs_1_V_write;
wire    command_handler_U0_reset_sigs_2_V_din;
wire    command_handler_U0_reset_sigs_2_V_write;
wire    command_handler_U0_poke_V_tag_read;
wire    command_handler_U0_poke_V_data_read;
reg    pcie_write_multiplexer_U0_ap_start;
wire    pcie_write_multiplexer_U0_ap_done;
wire    pcie_write_multiplexer_U0_ap_continue;
wire    pcie_write_multiplexer_U0_ap_idle;
wire    pcie_write_multiplexer_U0_ap_ready;
wire    pcie_write_multiplexer_U0_host_data_pcie_write_req_data_V_last_dout;
wire    pcie_write_multiplexer_U0_host_data_pcie_write_req_data_V_last_read;
wire    pcie_write_multiplexer_U0_host_data_pcie_write_req_data_V_data_V_read;
wire    pcie_write_multiplexer_U0_host_data_pcie_write_req_apply_V_num_read;
wire    pcie_write_multiplexer_U0_host_data_pcie_write_req_apply_V_addr_read;
wire    pcie_write_multiplexer_U0_host_fin_pcie_write_req_data_V_last_dout;
wire    pcie_write_multiplexer_U0_host_fin_pcie_write_req_data_V_last_read;
wire    pcie_write_multiplexer_U0_host_fin_pcie_write_req_data_V_data_V_read;
wire    pcie_write_multiplexer_U0_host_fin_pcie_write_req_apply_V_num_read;
wire    pcie_write_multiplexer_U0_host_fin_pcie_write_req_apply_V_addr_read;
wire    pcie_write_multiplexer_U0_device_pcie_write_req_data_0_V_last_dout;
wire    pcie_write_multiplexer_U0_device_pcie_write_req_data_0_V_last_read;
wire    pcie_write_multiplexer_U0_device_pcie_write_req_data_0_V_data_V_read;
wire    pcie_write_multiplexer_U0_device_pcie_write_req_apply_0_V_num_read;
wire    pcie_write_multiplexer_U0_device_pcie_write_req_apply_0_V_addr_read;
wire    pcie_write_multiplexer_U0_device_pcie_write_req_data_1_V_last_dout;
wire    pcie_write_multiplexer_U0_device_pcie_write_req_data_1_V_last_read;
wire    pcie_write_multiplexer_U0_device_pcie_write_req_data_1_V_data_V_read;
wire    pcie_write_multiplexer_U0_device_pcie_write_req_apply_1_V_num_read;
wire    pcie_write_multiplexer_U0_device_pcie_write_req_apply_1_V_addr_read;
wire    pcie_write_multiplexer_U0_device_pcie_write_req_data_2_V_last_dout;
wire    pcie_write_multiplexer_U0_device_pcie_write_req_data_2_V_last_read;
wire    pcie_write_multiplexer_U0_device_pcie_write_req_data_2_V_data_V_read;
wire    pcie_write_multiplexer_U0_device_pcie_write_req_apply_2_V_num_read;
wire    pcie_write_multiplexer_U0_device_pcie_write_req_apply_2_V_addr_read;
wire    pcie_write_multiplexer_U0_cosim_dramA_write_req_data_V_last_dout;
wire    pcie_write_multiplexer_U0_cosim_dramA_write_req_data_V_last_read;
wire    pcie_write_multiplexer_U0_cosim_dramA_write_req_data_V_data_V_read;
wire    pcie_write_multiplexer_U0_cosim_dramA_write_req_apply_V_num_read;
wire    pcie_write_multiplexer_U0_cosim_dramA_write_req_apply_V_addr_read;
wire    pcie_write_multiplexer_U0_cosim_dramB_write_req_data_V_last_dout;
wire    pcie_write_multiplexer_U0_cosim_dramB_write_req_data_V_last_read;
wire    pcie_write_multiplexer_U0_cosim_dramB_write_req_data_V_data_V_read;
wire    pcie_write_multiplexer_U0_cosim_dramB_write_req_apply_V_num_read;
wire    pcie_write_multiplexer_U0_cosim_dramB_write_req_apply_V_addr_read;
wire    pcie_write_multiplexer_U0_cosim_dramC_write_req_data_V_last_dout;
wire    pcie_write_multiplexer_U0_cosim_dramC_write_req_data_V_last_read;
wire    pcie_write_multiplexer_U0_cosim_dramC_write_req_data_V_data_V_read;
wire    pcie_write_multiplexer_U0_cosim_dramC_write_req_apply_V_num_read;
wire    pcie_write_multiplexer_U0_cosim_dramC_write_req_apply_V_addr_read;
wire    pcie_write_multiplexer_U0_cosim_dramD_write_req_data_V_last_dout;
wire    pcie_write_multiplexer_U0_cosim_dramD_write_req_data_V_last_read;
wire    pcie_write_multiplexer_U0_cosim_dramD_write_req_data_V_data_V_read;
wire    pcie_write_multiplexer_U0_cosim_dramD_write_req_apply_V_num_read;
wire    pcie_write_multiplexer_U0_cosim_dramD_write_req_apply_V_addr_read;
wire   [7:0] pcie_write_multiplexer_U0_pcie_write_req_apply_V_num_din;
wire    pcie_write_multiplexer_U0_pcie_write_req_apply_V_num_write;
wire   [63:0] pcie_write_multiplexer_U0_pcie_write_req_apply_V_addr_din;
wire    pcie_write_multiplexer_U0_pcie_write_req_apply_V_addr_write;
wire   [0:0] pcie_write_multiplexer_U0_pcie_write_req_data_V_last_din;
wire    pcie_write_multiplexer_U0_pcie_write_req_data_V_last_write;
wire   [511:0] pcie_write_multiplexer_U0_pcie_write_req_data_V_data_V_din;
wire    pcie_write_multiplexer_U0_pcie_write_req_data_V_data_V_write;
wire    ap_sync_continue;
reg    device_dram_read_req_multiplexer_U0_ap_start;
wire    device_dram_read_req_multiplexer_U0_ap_done;
wire    device_dram_read_req_multiplexer_U0_ap_continue;
wire    device_dram_read_req_multiplexer_U0_ap_idle;
wire    device_dram_read_req_multiplexer_U0_ap_ready;
wire   [7:0] device_dram_read_req_multiplexer_U0_device_dram_req_context_V_id_din;
wire    device_dram_read_req_multiplexer_U0_device_dram_req_context_V_id_write;
wire   [7:0] device_dram_read_req_multiplexer_U0_device_dram_req_context_V_num_din;
wire    device_dram_read_req_multiplexer_U0_device_dram_req_context_V_num_write;
wire   [7:0] device_dram_read_req_multiplexer_U0_device_dram_read_req_V_num_din;
wire    device_dram_read_req_multiplexer_U0_device_dram_read_req_V_num_write;
wire   [63:0] device_dram_read_req_multiplexer_U0_device_dram_read_req_V_addr_din;
wire    device_dram_read_req_multiplexer_U0_device_dram_read_req_V_addr_write;
wire    device_dram_read_req_multiplexer_U0_device_dram_read_req_0_V_num_read;
wire    device_dram_read_req_multiplexer_U0_device_dram_read_req_0_V_addr_read;
wire    device_dram_read_req_multiplexer_U0_device_dram_read_req_1_V_num_read;
wire    device_dram_read_req_multiplexer_U0_device_dram_read_req_1_V_addr_read;
wire    device_dram_read_req_multiplexer_U0_device_dram_read_req_2_V_num_read;
wire    device_dram_read_req_multiplexer_U0_device_dram_read_req_2_V_addr_read;
reg    device_dram_read_resp_multiplexer_U0_ap_start;
wire    device_dram_read_resp_multiplexer_U0_ap_done;
wire    device_dram_read_resp_multiplexer_U0_ap_continue;
wire    device_dram_read_resp_multiplexer_U0_ap_idle;
wire    device_dram_read_resp_multiplexer_U0_ap_ready;
wire    device_dram_read_resp_multiplexer_U0_device_dram_req_context_V_id_read;
wire    device_dram_read_resp_multiplexer_U0_device_dram_req_context_V_num_read;
wire    device_dram_read_resp_multiplexer_U0_device_dram_read_resp_V_last_dout;
wire    device_dram_read_resp_multiplexer_U0_device_dram_read_resp_V_last_read;
wire    device_dram_read_resp_multiplexer_U0_device_dram_read_resp_V_data_V_read;
wire    device_dram_read_resp_multiplexer_U0_device_dram_read_resp_0_V_last_din;
wire    device_dram_read_resp_multiplexer_U0_device_dram_read_resp_0_V_last_write;
wire   [511:0] device_dram_read_resp_multiplexer_U0_device_dram_read_resp_0_V_data_V_din;
wire    device_dram_read_resp_multiplexer_U0_device_dram_read_resp_0_V_data_V_write;
wire    device_dram_read_resp_multiplexer_U0_device_dram_read_resp_1_V_last_din;
wire    device_dram_read_resp_multiplexer_U0_device_dram_read_resp_1_V_last_write;
wire   [511:0] device_dram_read_resp_multiplexer_U0_device_dram_read_resp_1_V_data_V_din;
wire    device_dram_read_resp_multiplexer_U0_device_dram_read_resp_1_V_data_V_write;
wire    device_dram_read_resp_multiplexer_U0_device_dram_read_resp_2_V_last_din;
wire    device_dram_read_resp_multiplexer_U0_device_dram_read_resp_2_V_last_write;
wire   [511:0] device_dram_read_resp_multiplexer_U0_device_dram_read_resp_2_V_data_V_din;
wire    device_dram_read_resp_multiplexer_U0_device_dram_read_resp_2_V_data_V_write;
reg    pcie_read_req_mux_U0_ap_start;
wire    pcie_read_req_mux_U0_ap_done;
wire    pcie_read_req_mux_U0_ap_continue;
wire    pcie_read_req_mux_U0_ap_idle;
wire    pcie_read_req_mux_U0_ap_ready;
wire    pcie_read_req_mux_U0_hw_pcie_read_req_V_num_read;
wire    pcie_read_req_mux_U0_hw_pcie_read_req_V_addr_read;
wire    pcie_read_req_mux_U0_cosim_dramA_read_req_V_num_read;
wire    pcie_read_req_mux_U0_cosim_dramA_read_req_V_addr_read;
wire    pcie_read_req_mux_U0_cosim_dramB_read_req_V_num_read;
wire    pcie_read_req_mux_U0_cosim_dramB_read_req_V_addr_read;
wire    pcie_read_req_mux_U0_cosim_dramC_read_req_V_num_read;
wire    pcie_read_req_mux_U0_cosim_dramC_read_req_V_addr_read;
wire    pcie_read_req_mux_U0_cosim_dramD_read_req_V_num_read;
wire    pcie_read_req_mux_U0_cosim_dramD_read_req_V_addr_read;
wire   [7:0] pcie_read_req_mux_U0_pcie_read_multiplexer_write_context_V_din;
wire    pcie_read_req_mux_U0_pcie_read_multiplexer_write_context_V_write;
wire   [7:0] pcie_read_req_mux_U0_pcie_read_req_V_num_din;
wire    pcie_read_req_mux_U0_pcie_read_req_V_num_write;
wire   [63:0] pcie_read_req_mux_U0_pcie_read_req_V_addr_din;
wire    pcie_read_req_mux_U0_pcie_read_req_V_addr_write;
wire    pcie_read_resp_mux_U0_ap_start;
wire    pcie_read_resp_mux_U0_start_full_n;
wire    pcie_read_resp_mux_U0_ap_done;
wire    pcie_read_resp_mux_U0_ap_continue;
wire    pcie_read_resp_mux_U0_ap_idle;
wire    pcie_read_resp_mux_U0_ap_ready;
wire    pcie_read_resp_mux_U0_start_out;
wire    pcie_read_resp_mux_U0_start_write;
wire    pcie_read_resp_mux_U0_pcie_read_resp_V_last_dout;
wire    pcie_read_resp_mux_U0_pcie_read_resp_V_last_read;
wire    pcie_read_resp_mux_U0_pcie_read_resp_V_data_V_read;
wire    pcie_read_resp_mux_U0_hw_pcie_read_resp_V_last_din;
wire    pcie_read_resp_mux_U0_hw_pcie_read_resp_V_last_write;
wire   [511:0] pcie_read_resp_mux_U0_hw_pcie_read_resp_V_data_V_din;
wire    pcie_read_resp_mux_U0_hw_pcie_read_resp_V_data_V_write;
wire    pcie_read_resp_mux_U0_cosim_dramA_read_resp_V_last_din;
wire    pcie_read_resp_mux_U0_cosim_dramA_read_resp_V_last_write;
wire   [511:0] pcie_read_resp_mux_U0_cosim_dramA_read_resp_V_data_V_din;
wire    pcie_read_resp_mux_U0_cosim_dramA_read_resp_V_data_V_write;
wire    pcie_read_resp_mux_U0_cosim_dramB_read_resp_V_last_din;
wire    pcie_read_resp_mux_U0_cosim_dramB_read_resp_V_last_write;
wire   [511:0] pcie_read_resp_mux_U0_cosim_dramB_read_resp_V_data_V_din;
wire    pcie_read_resp_mux_U0_cosim_dramB_read_resp_V_data_V_write;
wire    pcie_read_resp_mux_U0_cosim_dramC_read_resp_V_last_din;
wire    pcie_read_resp_mux_U0_cosim_dramC_read_resp_V_last_write;
wire   [511:0] pcie_read_resp_mux_U0_cosim_dramC_read_resp_V_data_V_din;
wire    pcie_read_resp_mux_U0_cosim_dramC_read_resp_V_data_V_write;
wire    pcie_read_resp_mux_U0_cosim_dramD_read_resp_V_last_din;
wire    pcie_read_resp_mux_U0_cosim_dramD_read_resp_V_last_write;
wire   [511:0] pcie_read_resp_mux_U0_cosim_dramD_read_resp_V_data_V_din;
wire    pcie_read_resp_mux_U0_cosim_dramD_read_resp_V_data_V_write;
wire    pcie_read_resp_mux_U0_pcie_read_multiplexer_read_context_V_read;
reg    pcie_read_context_forwarder_U0_ap_start;
wire    pcie_read_context_forwarder_U0_ap_done;
wire    pcie_read_context_forwarder_U0_ap_continue;
wire    pcie_read_context_forwarder_U0_ap_idle;
wire    pcie_read_context_forwarder_U0_ap_ready;
wire    pcie_read_context_forwarder_U0_pcie_read_multiplexer_write_context_V_read;
wire   [7:0] pcie_read_context_forwarder_U0_pcie_read_multiplexer_read_context_V_din;
wire    pcie_read_context_forwarder_U0_pcie_read_multiplexer_read_context_V_write;
reg    pipeline_data_passer_U0_ap_start;
wire    pipeline_data_passer_U0_ap_done;
wire    pipeline_data_passer_U0_ap_continue;
wire    pipeline_data_passer_U0_ap_idle;
wire    pipeline_data_passer_U0_ap_ready;
wire    pipeline_data_passer_U0_reqs_pipe0_write_V_sector_off_read;
wire    pipeline_data_passer_U0_reqs_pipe0_write_V_sector_num_read;
wire    pipeline_data_passer_U0_reqs_pipe0_write_V_tag_read;
wire    pipeline_data_passer_U0_reqs_pipe0_write_V_rw_dout;
wire    pipeline_data_passer_U0_reqs_pipe0_write_V_rw_read;
wire   [31:0] pipeline_data_passer_U0_reqs_pipe1_read_V_sector_off_din;
wire    pipeline_data_passer_U0_reqs_pipe1_read_V_sector_off_write;
wire   [31:0] pipeline_data_passer_U0_reqs_pipe1_read_V_sector_num_din;
wire    pipeline_data_passer_U0_reqs_pipe1_read_V_sector_num_write;
wire   [31:0] pipeline_data_passer_U0_reqs_pipe1_read_V_tag_din;
wire    pipeline_data_passer_U0_reqs_pipe1_read_V_tag_write;
wire    pipeline_data_passer_U0_reqs_pipe1_read_V_rw_din;
wire    pipeline_data_passer_U0_reqs_pipe1_read_V_rw_write;
wire    pipeline_data_passer_U0_reqs_pipe1_write_V_sector_off_read;
wire    pipeline_data_passer_U0_reqs_pipe1_write_V_sector_num_read;
wire    pipeline_data_passer_U0_reqs_pipe1_write_V_tag_read;
wire    pipeline_data_passer_U0_reqs_pipe1_write_V_rw_dout;
wire    pipeline_data_passer_U0_reqs_pipe1_write_V_rw_read;
wire   [31:0] pipeline_data_passer_U0_reqs_pipe2_read_V_sector_off_din;
wire    pipeline_data_passer_U0_reqs_pipe2_read_V_sector_off_write;
wire   [31:0] pipeline_data_passer_U0_reqs_pipe2_read_V_sector_num_din;
wire    pipeline_data_passer_U0_reqs_pipe2_read_V_sector_num_write;
wire   [31:0] pipeline_data_passer_U0_reqs_pipe2_read_V_tag_din;
wire    pipeline_data_passer_U0_reqs_pipe2_read_V_tag_write;
wire    pipeline_data_passer_U0_reqs_pipe2_read_V_rw_din;
wire    pipeline_data_passer_U0_reqs_pipe2_read_V_rw_write;
wire    pipeline_data_passer_U0_data_pipe1_write_V_last_dout;
wire    pipeline_data_passer_U0_data_pipe1_write_V_last_read;
wire    pipeline_data_passer_U0_data_pipe1_write_V_data_V_read;
wire    pipeline_data_passer_U0_data_pipe2_read_V_last_din;
wire    pipeline_data_passer_U0_data_pipe2_read_V_last_write;
wire   [511:0] pipeline_data_passer_U0_data_pipe2_read_V_data_V_din;
wire    pipeline_data_passer_U0_data_pipe2_read_V_data_V_write;
wire    pipeline_data_passer_U0_data_valid_pipe1_write_V_dout;
wire    pipeline_data_passer_U0_data_valid_pipe1_write_V_read;
wire    pipeline_data_passer_U0_data_valid_pipe2_read_V_din;
wire    pipeline_data_passer_U0_data_valid_pipe2_read_V_write;
wire    pipeline_data_passer_U0_kbuf_addr_pipe0_write_V_read;
wire   [63:0] pipeline_data_passer_U0_kbuf_addr_pipe2_read_V_din;
wire    pipeline_data_passer_U0_kbuf_addr_pipe2_read_V_write;
reg    host_dram_req_time_marker_U0_ap_start;
wire    host_dram_req_time_marker_U0_ap_done;
wire    host_dram_req_time_marker_U0_ap_continue;
wire    host_dram_req_time_marker_U0_ap_idle;
wire    host_dram_req_time_marker_U0_ap_ready;
wire    host_dram_req_time_marker_U0_host_dram_read_req_V_num_read;
wire    host_dram_req_time_marker_U0_host_dram_read_req_V_addr_read;
wire    host_dram_req_time_marker_U0_host_dram_write_req_apply_V_num_read;
wire    host_dram_req_time_marker_U0_host_dram_write_req_apply_V_addr_read;
wire   [7:0] host_dram_req_time_marker_U0_host_dram_read_req_with_time_V_req_num_din;
wire    host_dram_req_time_marker_U0_host_dram_read_req_with_time_V_req_num_write;
wire   [63:0] host_dram_req_time_marker_U0_host_dram_read_req_with_time_V_req_addr_din;
wire    host_dram_req_time_marker_U0_host_dram_read_req_with_time_V_req_addr_write;
wire   [63:0] host_dram_req_time_marker_U0_host_dram_read_req_with_time_V_time_din;
wire    host_dram_req_time_marker_U0_host_dram_read_req_with_time_V_time_write;
wire   [7:0] host_dram_req_time_marker_U0_host_dram_write_req_apply_with_time_V_req_apply_num_din;
wire    host_dram_req_time_marker_U0_host_dram_write_req_apply_with_time_V_req_apply_num_write;
wire   [63:0] host_dram_req_time_marker_U0_host_dram_write_req_apply_with_time_V_req_apply_addr_din;
wire    host_dram_req_time_marker_U0_host_dram_write_req_apply_with_time_V_req_apply_addr_write;
wire   [63:0] host_dram_req_time_marker_U0_host_dram_write_req_apply_with_time_V_time_din;
wire    host_dram_req_time_marker_U0_host_dram_write_req_apply_with_time_V_time_write;
wire    host_dram_delay_unit_U0_ap_start;
wire    host_dram_delay_unit_U0_ap_done;
wire    host_dram_delay_unit_U0_ap_continue;
wire    host_dram_delay_unit_U0_ap_idle;
wire    host_dram_delay_unit_U0_ap_ready;
wire    host_dram_delay_unit_U0_start_out;
wire    host_dram_delay_unit_U0_start_write;
wire    host_dram_delay_unit_U0_host_delay_cycle_cnts_V_read;
wire    host_dram_delay_unit_U0_host_dram_read_req_with_time_V_req_num_read;
wire    host_dram_delay_unit_U0_host_dram_read_req_with_time_V_req_addr_read;
wire    host_dram_delay_unit_U0_host_dram_read_req_with_time_V_time_read;
wire    host_dram_delay_unit_U0_host_dram_write_req_apply_with_time_V_req_apply_num_read;
wire    host_dram_delay_unit_U0_host_dram_write_req_apply_with_time_V_req_apply_addr_read;
wire    host_dram_delay_unit_U0_host_dram_write_req_apply_with_time_V_time_read;
wire   [7:0] host_dram_delay_unit_U0_host_dram_read_req_delayed_V_num_din;
wire    host_dram_delay_unit_U0_host_dram_read_req_delayed_V_num_write;
wire   [63:0] host_dram_delay_unit_U0_host_dram_read_req_delayed_V_addr_din;
wire    host_dram_delay_unit_U0_host_dram_read_req_delayed_V_addr_write;
wire   [7:0] host_dram_delay_unit_U0_host_dram_write_req_apply_delayed_V_num_din;
wire    host_dram_delay_unit_U0_host_dram_write_req_apply_delayed_V_num_write;
wire   [63:0] host_dram_delay_unit_U0_host_dram_write_req_apply_delayed_V_addr_din;
wire    host_dram_delay_unit_U0_host_dram_write_req_apply_delayed_V_addr_write;
reg    host_delayed_channel_forwarder_U0_ap_start;
wire    host_delayed_channel_forwarder_U0_ap_done;
wire    host_delayed_channel_forwarder_U0_ap_continue;
wire    host_delayed_channel_forwarder_U0_ap_idle;
wire    host_delayed_channel_forwarder_U0_ap_ready;
wire    host_delayed_channel_forwarder_U0_host_dram_write_req_data_V_last_dout;
wire    host_delayed_channel_forwarder_U0_host_dram_write_req_data_V_last_read;
wire    host_delayed_channel_forwarder_U0_host_dram_write_req_data_V_data_V_read;
wire    host_delayed_channel_forwarder_U0_host_dram_write_req_data_delayed_V_last_din;
wire    host_delayed_channel_forwarder_U0_host_dram_write_req_data_delayed_V_last_write;
wire   [511:0] host_delayed_channel_forwarder_U0_host_dram_write_req_data_delayed_V_data_V_din;
wire    host_delayed_channel_forwarder_U0_host_dram_write_req_data_delayed_V_data_V_write;
wire    host_delayed_channel_forwarder_U0_host_dram_read_resp_delayed_V_last_dout;
wire    host_delayed_channel_forwarder_U0_host_dram_read_resp_delayed_V_last_read;
wire    host_delayed_channel_forwarder_U0_host_dram_read_resp_delayed_V_data_V_read;
wire    host_delayed_channel_forwarder_U0_host_dram_read_resp_V_last_din;
wire    host_delayed_channel_forwarder_U0_host_dram_read_resp_V_last_write;
wire   [511:0] host_delayed_channel_forwarder_U0_host_dram_read_resp_V_data_V_din;
wire    host_delayed_channel_forwarder_U0_host_dram_read_resp_V_data_V_write;
wire    host_dram_throttle_unit_U0_ap_start;
wire    host_dram_throttle_unit_U0_ap_done;
wire    host_dram_throttle_unit_U0_ap_continue;
wire    host_dram_throttle_unit_U0_ap_idle;
wire    host_dram_throttle_unit_U0_ap_ready;
wire    host_dram_throttle_unit_U0_start_out;
wire    host_dram_throttle_unit_U0_start_write;
wire    host_dram_throttle_unit_U0_host_dram_write_req_data_throttled_V_last_din;
wire    host_dram_throttle_unit_U0_host_dram_write_req_data_throttled_V_last_write;
wire   [511:0] host_dram_throttle_unit_U0_host_dram_write_req_data_throttled_V_data_V_din;
wire    host_dram_throttle_unit_U0_host_dram_write_req_data_throttled_V_data_V_write;
wire    host_dram_throttle_unit_U0_host_dram_write_req_data_delayed_V_last_dout;
wire    host_dram_throttle_unit_U0_host_dram_write_req_data_delayed_V_last_read;
wire    host_dram_throttle_unit_U0_host_dram_write_req_data_delayed_V_data_V_read;
wire    host_dram_throttle_unit_U0_host_dram_read_resp_throttled_V_last_dout;
wire    host_dram_throttle_unit_U0_host_dram_read_resp_throttled_V_last_read;
wire    host_dram_throttle_unit_U0_host_dram_read_resp_throttled_V_data_V_read;
wire    host_dram_throttle_unit_U0_host_dram_read_resp_delayed_V_last_din;
wire    host_dram_throttle_unit_U0_host_dram_read_resp_delayed_V_last_write;
wire   [511:0] host_dram_throttle_unit_U0_host_dram_read_resp_delayed_V_data_V_din;
wire    host_dram_throttle_unit_U0_host_dram_read_resp_delayed_V_data_V_write;
wire    host_dram_throttle_unit_U0_host_throttle_params_V_read;
wire    host_pipe0_dram_dispatcher_U0_ap_start;
wire    host_pipe0_dram_dispatcher_U0_start_full_n;
wire    host_pipe0_dram_dispatcher_U0_ap_done;
wire    host_pipe0_dram_dispatcher_U0_ap_continue;
wire    host_pipe0_dram_dispatcher_U0_ap_idle;
wire    host_pipe0_dram_dispatcher_U0_ap_ready;
wire    host_pipe0_dram_dispatcher_U0_start_out;
wire    host_pipe0_dram_dispatcher_U0_start_write;
wire    host_pipe0_dram_dispatcher_U0_host_dram_read_req_delayed_V_num_read;
wire    host_pipe0_dram_dispatcher_U0_host_dram_read_req_delayed_V_addr_read;
wire    host_pipe0_dram_dispatcher_U0_host_dram_write_req_apply_delayed_V_num_read;
wire    host_pipe0_dram_dispatcher_U0_host_dram_write_req_apply_delayed_V_addr_read;
wire   [7:0] host_pipe0_dram_dispatcher_U0_host_dramA_read_req_V_num_din;
wire    host_pipe0_dram_dispatcher_U0_host_dramA_read_req_V_num_write;
wire   [63:0] host_pipe0_dram_dispatcher_U0_host_dramA_read_req_V_addr_din;
wire    host_pipe0_dram_dispatcher_U0_host_dramA_read_req_V_addr_write;
wire   [7:0] host_pipe0_dram_dispatcher_U0_host_dramA_write_req_apply_V_num_din;
wire    host_pipe0_dram_dispatcher_U0_host_dramA_write_req_apply_V_num_write;
wire   [63:0] host_pipe0_dram_dispatcher_U0_host_dramA_write_req_apply_V_addr_din;
wire    host_pipe0_dram_dispatcher_U0_host_dramA_write_req_apply_V_addr_write;
wire   [7:0] host_pipe0_dram_dispatcher_U0_host_dramB_read_req_V_num_din;
wire    host_pipe0_dram_dispatcher_U0_host_dramB_read_req_V_num_write;
wire   [63:0] host_pipe0_dram_dispatcher_U0_host_dramB_read_req_V_addr_din;
wire    host_pipe0_dram_dispatcher_U0_host_dramB_read_req_V_addr_write;
wire   [7:0] host_pipe0_dram_dispatcher_U0_host_dramB_write_req_apply_V_num_din;
wire    host_pipe0_dram_dispatcher_U0_host_dramB_write_req_apply_V_num_write;
wire   [63:0] host_pipe0_dram_dispatcher_U0_host_dramB_write_req_apply_V_addr_din;
wire    host_pipe0_dram_dispatcher_U0_host_dramB_write_req_apply_V_addr_write;
wire   [7:0] host_pipe0_dram_dispatcher_U0_host_dramC_read_req_V_num_din;
wire    host_pipe0_dram_dispatcher_U0_host_dramC_read_req_V_num_write;
wire   [63:0] host_pipe0_dram_dispatcher_U0_host_dramC_read_req_V_addr_din;
wire    host_pipe0_dram_dispatcher_U0_host_dramC_read_req_V_addr_write;
wire   [7:0] host_pipe0_dram_dispatcher_U0_host_dramC_write_req_apply_V_num_din;
wire    host_pipe0_dram_dispatcher_U0_host_dramC_write_req_apply_V_num_write;
wire   [63:0] host_pipe0_dram_dispatcher_U0_host_dramC_write_req_apply_V_addr_din;
wire    host_pipe0_dram_dispatcher_U0_host_dramC_write_req_apply_V_addr_write;
wire   [7:0] host_pipe0_dram_dispatcher_U0_host_dramD_read_req_V_num_din;
wire    host_pipe0_dram_dispatcher_U0_host_dramD_read_req_V_num_write;
wire   [63:0] host_pipe0_dram_dispatcher_U0_host_dramD_read_req_V_addr_din;
wire    host_pipe0_dram_dispatcher_U0_host_dramD_read_req_V_addr_write;
wire   [7:0] host_pipe0_dram_dispatcher_U0_host_dramD_write_req_apply_V_num_din;
wire    host_pipe0_dram_dispatcher_U0_host_dramD_write_req_apply_V_num_write;
wire   [63:0] host_pipe0_dram_dispatcher_U0_host_dramD_write_req_apply_V_addr_din;
wire    host_pipe0_dram_dispatcher_U0_host_dramD_write_req_apply_V_addr_write;
wire   [7:0] host_pipe0_dram_dispatcher_U0_host_dram_dispatcher_write_context_V_bank_id_din;
wire    host_pipe0_dram_dispatcher_U0_host_dram_dispatcher_write_context_V_bank_id_write;
wire   [7:0] host_pipe0_dram_dispatcher_U0_host_dram_dispatcher_write_context_V_end_bank_id_din;
wire    host_pipe0_dram_dispatcher_U0_host_dram_dispatcher_write_context_V_end_bank_id_write;
wire   [31:0] host_pipe0_dram_dispatcher_U0_host_dram_dispatcher_write_context_V_before_boundry_num_din;
wire    host_pipe0_dram_dispatcher_U0_host_dram_dispatcher_write_context_V_before_boundry_num_write;
wire   [31:0] host_pipe0_dram_dispatcher_U0_host_dram_dispatcher_write_context_V_cmd_num_din;
wire    host_pipe0_dram_dispatcher_U0_host_dram_dispatcher_write_context_V_cmd_num_write;
wire   [7:0] host_pipe0_dram_dispatcher_U0_host_dram_dispatcher_read_context_V_bank_id_din;
wire    host_pipe0_dram_dispatcher_U0_host_dram_dispatcher_read_context_V_bank_id_write;
wire   [7:0] host_pipe0_dram_dispatcher_U0_host_dram_dispatcher_read_context_V_end_bank_id_din;
wire    host_pipe0_dram_dispatcher_U0_host_dram_dispatcher_read_context_V_end_bank_id_write;
wire   [31:0] host_pipe0_dram_dispatcher_U0_host_dram_dispatcher_read_context_V_cmd_num_din;
wire    host_pipe0_dram_dispatcher_U0_host_dram_dispatcher_read_context_V_cmd_num_write;
wire    host_pipe0_dram_dispatcher_U0_host_dram_write_resp_V_din;
wire    host_pipe0_dram_dispatcher_U0_host_dram_write_resp_V_write;
wire    host_pipe1_dram_dispatcher_U0_ap_start;
wire    host_pipe1_dram_dispatcher_U0_ap_done;
wire    host_pipe1_dram_dispatcher_U0_ap_continue;
wire    host_pipe1_dram_dispatcher_U0_ap_idle;
wire    host_pipe1_dram_dispatcher_U0_ap_ready;
wire    host_pipe1_dram_dispatcher_U0_host_dram_read_resp_throttled_V_last_din;
wire    host_pipe1_dram_dispatcher_U0_host_dram_read_resp_throttled_V_last_write;
wire   [511:0] host_pipe1_dram_dispatcher_U0_host_dram_read_resp_throttled_V_data_V_din;
wire    host_pipe1_dram_dispatcher_U0_host_dram_read_resp_throttled_V_data_V_write;
wire    host_pipe1_dram_dispatcher_U0_host_dram_write_req_data_throttled_V_last_dout;
wire    host_pipe1_dram_dispatcher_U0_host_dram_write_req_data_throttled_V_last_read;
wire    host_pipe1_dram_dispatcher_U0_host_dram_write_req_data_throttled_V_data_V_read;
wire    host_pipe1_dram_dispatcher_U0_host_dramA_read_resp_V_last_dout;
wire    host_pipe1_dram_dispatcher_U0_host_dramA_read_resp_V_last_read;
wire    host_pipe1_dram_dispatcher_U0_host_dramA_read_resp_V_data_V_read;
wire    host_pipe1_dram_dispatcher_U0_host_dramA_write_req_data_V_last_din;
wire    host_pipe1_dram_dispatcher_U0_host_dramA_write_req_data_V_last_write;
wire   [511:0] host_pipe1_dram_dispatcher_U0_host_dramA_write_req_data_V_data_V_din;
wire    host_pipe1_dram_dispatcher_U0_host_dramA_write_req_data_V_data_V_write;
wire    host_pipe1_dram_dispatcher_U0_host_dramB_read_resp_V_last_dout;
wire    host_pipe1_dram_dispatcher_U0_host_dramB_read_resp_V_last_read;
wire    host_pipe1_dram_dispatcher_U0_host_dramB_read_resp_V_data_V_read;
wire    host_pipe1_dram_dispatcher_U0_host_dramB_write_req_data_V_last_din;
wire    host_pipe1_dram_dispatcher_U0_host_dramB_write_req_data_V_last_write;
wire   [511:0] host_pipe1_dram_dispatcher_U0_host_dramB_write_req_data_V_data_V_din;
wire    host_pipe1_dram_dispatcher_U0_host_dramB_write_req_data_V_data_V_write;
wire    host_pipe1_dram_dispatcher_U0_host_dramC_read_resp_V_last_dout;
wire    host_pipe1_dram_dispatcher_U0_host_dramC_read_resp_V_last_read;
wire    host_pipe1_dram_dispatcher_U0_host_dramC_read_resp_V_data_V_read;
wire    host_pipe1_dram_dispatcher_U0_host_dramC_write_req_data_V_last_din;
wire    host_pipe1_dram_dispatcher_U0_host_dramC_write_req_data_V_last_write;
wire   [511:0] host_pipe1_dram_dispatcher_U0_host_dramC_write_req_data_V_data_V_din;
wire    host_pipe1_dram_dispatcher_U0_host_dramC_write_req_data_V_data_V_write;
wire    host_pipe1_dram_dispatcher_U0_host_dramD_read_resp_V_last_dout;
wire    host_pipe1_dram_dispatcher_U0_host_dramD_read_resp_V_last_read;
wire    host_pipe1_dram_dispatcher_U0_host_dramD_read_resp_V_data_V_read;
wire    host_pipe1_dram_dispatcher_U0_host_dramD_write_req_data_V_last_din;
wire    host_pipe1_dram_dispatcher_U0_host_dramD_write_req_data_V_last_write;
wire   [511:0] host_pipe1_dram_dispatcher_U0_host_dramD_write_req_data_V_data_V_din;
wire    host_pipe1_dram_dispatcher_U0_host_dramD_write_req_data_V_data_V_write;
wire    host_pipe1_dram_dispatcher_U0_host_dram_dispatcher_write_context_V_bank_id_read;
wire    host_pipe1_dram_dispatcher_U0_host_dram_dispatcher_write_context_V_end_bank_id_read;
wire    host_pipe1_dram_dispatcher_U0_host_dram_dispatcher_write_context_V_before_boundry_num_read;
wire    host_pipe1_dram_dispatcher_U0_host_dram_dispatcher_write_context_V_cmd_num_read;
wire    host_pipe1_dram_dispatcher_U0_host_dram_dispatcher_read_context_V_bank_id_read;
wire    host_pipe1_dram_dispatcher_U0_host_dram_dispatcher_read_context_V_end_bank_id_read;
wire    host_pipe1_dram_dispatcher_U0_host_dram_dispatcher_read_context_V_cmd_num_read;
reg    device_dram_req_time_marker_U0_ap_start;
wire    device_dram_req_time_marker_U0_ap_done;
wire    device_dram_req_time_marker_U0_ap_continue;
wire    device_dram_req_time_marker_U0_ap_idle;
wire    device_dram_req_time_marker_U0_ap_ready;
wire    device_dram_req_time_marker_U0_device_dram_read_req_V_num_read;
wire    device_dram_req_time_marker_U0_device_dram_read_req_V_addr_read;
wire    device_dram_req_time_marker_U0_device_dram_write_req_apply_V_num_read;
wire    device_dram_req_time_marker_U0_device_dram_write_req_apply_V_addr_read;
wire   [7:0] device_dram_req_time_marker_U0_device_dram_read_req_with_time_V_req_num_din;
wire    device_dram_req_time_marker_U0_device_dram_read_req_with_time_V_req_num_write;
wire   [63:0] device_dram_req_time_marker_U0_device_dram_read_req_with_time_V_req_addr_din;
wire    device_dram_req_time_marker_U0_device_dram_read_req_with_time_V_req_addr_write;
wire   [63:0] device_dram_req_time_marker_U0_device_dram_read_req_with_time_V_time_din;
wire    device_dram_req_time_marker_U0_device_dram_read_req_with_time_V_time_write;
wire   [7:0] device_dram_req_time_marker_U0_device_dram_write_req_apply_with_time_V_req_apply_num_din;
wire    device_dram_req_time_marker_U0_device_dram_write_req_apply_with_time_V_req_apply_num_write;
wire   [63:0] device_dram_req_time_marker_U0_device_dram_write_req_apply_with_time_V_req_apply_addr_din;
wire    device_dram_req_time_marker_U0_device_dram_write_req_apply_with_time_V_req_apply_addr_write;
wire   [63:0] device_dram_req_time_marker_U0_device_dram_write_req_apply_with_time_V_time_din;
wire    device_dram_req_time_marker_U0_device_dram_write_req_apply_with_time_V_time_write;
wire    device_dram_delay_unit_U0_ap_start;
wire    device_dram_delay_unit_U0_ap_done;
wire    device_dram_delay_unit_U0_ap_continue;
wire    device_dram_delay_unit_U0_ap_idle;
wire    device_dram_delay_unit_U0_ap_ready;
wire    device_dram_delay_unit_U0_start_out;
wire    device_dram_delay_unit_U0_start_write;
wire    device_dram_delay_unit_U0_device_delay_cycle_cnts_V_read;
wire    device_dram_delay_unit_U0_device_dram_read_req_with_time_V_req_num_read;
wire    device_dram_delay_unit_U0_device_dram_read_req_with_time_V_req_addr_read;
wire    device_dram_delay_unit_U0_device_dram_read_req_with_time_V_time_read;
wire    device_dram_delay_unit_U0_device_dram_write_req_apply_with_time_V_req_apply_num_read;
wire    device_dram_delay_unit_U0_device_dram_write_req_apply_with_time_V_req_apply_addr_read;
wire    device_dram_delay_unit_U0_device_dram_write_req_apply_with_time_V_time_read;
wire   [7:0] device_dram_delay_unit_U0_device_dram_read_req_delayed_V_num_din;
wire    device_dram_delay_unit_U0_device_dram_read_req_delayed_V_num_write;
wire   [63:0] device_dram_delay_unit_U0_device_dram_read_req_delayed_V_addr_din;
wire    device_dram_delay_unit_U0_device_dram_read_req_delayed_V_addr_write;
wire   [7:0] device_dram_delay_unit_U0_device_dram_write_req_apply_delayed_V_num_din;
wire    device_dram_delay_unit_U0_device_dram_write_req_apply_delayed_V_num_write;
wire   [63:0] device_dram_delay_unit_U0_device_dram_write_req_apply_delayed_V_addr_din;
wire    device_dram_delay_unit_U0_device_dram_write_req_apply_delayed_V_addr_write;
reg    device_delayed_channel_forwarder_U0_ap_start;
wire    device_delayed_channel_forwarder_U0_ap_done;
wire    device_delayed_channel_forwarder_U0_ap_continue;
wire    device_delayed_channel_forwarder_U0_ap_idle;
wire    device_delayed_channel_forwarder_U0_ap_ready;
wire    device_delayed_channel_forwarder_U0_device_dram_write_req_data_V_last_dout;
wire    device_delayed_channel_forwarder_U0_device_dram_write_req_data_V_last_read;
wire    device_delayed_channel_forwarder_U0_device_dram_write_req_data_V_data_V_read;
wire    device_delayed_channel_forwarder_U0_device_dram_write_req_data_delayed_V_last_din;
wire    device_delayed_channel_forwarder_U0_device_dram_write_req_data_delayed_V_last_write;
wire   [511:0] device_delayed_channel_forwarder_U0_device_dram_write_req_data_delayed_V_data_V_din;
wire    device_delayed_channel_forwarder_U0_device_dram_write_req_data_delayed_V_data_V_write;
wire    device_delayed_channel_forwarder_U0_device_dram_read_resp_delayed_V_last_dout;
wire    device_delayed_channel_forwarder_U0_device_dram_read_resp_delayed_V_last_read;
wire    device_delayed_channel_forwarder_U0_device_dram_read_resp_delayed_V_data_V_read;
wire    device_delayed_channel_forwarder_U0_device_dram_read_resp_V_last_din;
wire    device_delayed_channel_forwarder_U0_device_dram_read_resp_V_last_write;
wire   [511:0] device_delayed_channel_forwarder_U0_device_dram_read_resp_V_data_V_din;
wire    device_delayed_channel_forwarder_U0_device_dram_read_resp_V_data_V_write;
wire    device_dram_throttle_unit_U0_ap_start;
wire    device_dram_throttle_unit_U0_ap_done;
wire    device_dram_throttle_unit_U0_ap_continue;
wire    device_dram_throttle_unit_U0_ap_idle;
wire    device_dram_throttle_unit_U0_ap_ready;
wire    device_dram_throttle_unit_U0_start_out;
wire    device_dram_throttle_unit_U0_start_write;
wire    device_dram_throttle_unit_U0_device_dram_write_req_data_throttled_V_last_din;
wire    device_dram_throttle_unit_U0_device_dram_write_req_data_throttled_V_last_write;
wire   [511:0] device_dram_throttle_unit_U0_device_dram_write_req_data_throttled_V_data_V_din;
wire    device_dram_throttle_unit_U0_device_dram_write_req_data_throttled_V_data_V_write;
wire    device_dram_throttle_unit_U0_device_dram_write_req_data_delayed_V_last_dout;
wire    device_dram_throttle_unit_U0_device_dram_write_req_data_delayed_V_last_read;
wire    device_dram_throttle_unit_U0_device_dram_write_req_data_delayed_V_data_V_read;
wire    device_dram_throttle_unit_U0_device_dram_read_resp_throttled_V_last_dout;
wire    device_dram_throttle_unit_U0_device_dram_read_resp_throttled_V_last_read;
wire    device_dram_throttle_unit_U0_device_dram_read_resp_throttled_V_data_V_read;
wire    device_dram_throttle_unit_U0_device_dram_read_resp_delayed_V_last_din;
wire    device_dram_throttle_unit_U0_device_dram_read_resp_delayed_V_last_write;
wire   [511:0] device_dram_throttle_unit_U0_device_dram_read_resp_delayed_V_data_V_din;
wire    device_dram_throttle_unit_U0_device_dram_read_resp_delayed_V_data_V_write;
wire    device_dram_throttle_unit_U0_device_throttle_params_V_read;
wire    device_pipe0_dram_dispatcher_U0_ap_start;
wire    device_pipe0_dram_dispatcher_U0_ap_done;
wire    device_pipe0_dram_dispatcher_U0_ap_continue;
wire    device_pipe0_dram_dispatcher_U0_ap_idle;
wire    device_pipe0_dram_dispatcher_U0_ap_ready;
wire    device_pipe0_dram_dispatcher_U0_device_dram_read_req_delayed_V_num_read;
wire    device_pipe0_dram_dispatcher_U0_device_dram_read_req_delayed_V_addr_read;
wire    device_pipe0_dram_dispatcher_U0_device_dram_write_req_apply_delayed_V_num_read;
wire    device_pipe0_dram_dispatcher_U0_device_dram_write_req_apply_delayed_V_addr_read;
wire   [7:0] device_pipe0_dram_dispatcher_U0_device_dramA_read_req_V_num_din;
wire    device_pipe0_dram_dispatcher_U0_device_dramA_read_req_V_num_write;
wire   [63:0] device_pipe0_dram_dispatcher_U0_device_dramA_read_req_V_addr_din;
wire    device_pipe0_dram_dispatcher_U0_device_dramA_read_req_V_addr_write;
wire   [7:0] device_pipe0_dram_dispatcher_U0_device_dramA_write_req_apply_V_num_din;
wire    device_pipe0_dram_dispatcher_U0_device_dramA_write_req_apply_V_num_write;
wire   [63:0] device_pipe0_dram_dispatcher_U0_device_dramA_write_req_apply_V_addr_din;
wire    device_pipe0_dram_dispatcher_U0_device_dramA_write_req_apply_V_addr_write;
wire   [7:0] device_pipe0_dram_dispatcher_U0_device_dramB_read_req_V_num_din;
wire    device_pipe0_dram_dispatcher_U0_device_dramB_read_req_V_num_write;
wire   [63:0] device_pipe0_dram_dispatcher_U0_device_dramB_read_req_V_addr_din;
wire    device_pipe0_dram_dispatcher_U0_device_dramB_read_req_V_addr_write;
wire   [7:0] device_pipe0_dram_dispatcher_U0_device_dramB_write_req_apply_V_num_din;
wire    device_pipe0_dram_dispatcher_U0_device_dramB_write_req_apply_V_num_write;
wire   [63:0] device_pipe0_dram_dispatcher_U0_device_dramB_write_req_apply_V_addr_din;
wire    device_pipe0_dram_dispatcher_U0_device_dramB_write_req_apply_V_addr_write;
wire   [7:0] device_pipe0_dram_dispatcher_U0_device_dramC_read_req_V_num_din;
wire    device_pipe0_dram_dispatcher_U0_device_dramC_read_req_V_num_write;
wire   [63:0] device_pipe0_dram_dispatcher_U0_device_dramC_read_req_V_addr_din;
wire    device_pipe0_dram_dispatcher_U0_device_dramC_read_req_V_addr_write;
wire   [7:0] device_pipe0_dram_dispatcher_U0_device_dramC_write_req_apply_V_num_din;
wire    device_pipe0_dram_dispatcher_U0_device_dramC_write_req_apply_V_num_write;
wire   [63:0] device_pipe0_dram_dispatcher_U0_device_dramC_write_req_apply_V_addr_din;
wire    device_pipe0_dram_dispatcher_U0_device_dramC_write_req_apply_V_addr_write;
wire   [7:0] device_pipe0_dram_dispatcher_U0_device_dramD_read_req_V_num_din;
wire    device_pipe0_dram_dispatcher_U0_device_dramD_read_req_V_num_write;
wire   [63:0] device_pipe0_dram_dispatcher_U0_device_dramD_read_req_V_addr_din;
wire    device_pipe0_dram_dispatcher_U0_device_dramD_read_req_V_addr_write;
wire   [7:0] device_pipe0_dram_dispatcher_U0_device_dramD_write_req_apply_V_num_din;
wire    device_pipe0_dram_dispatcher_U0_device_dramD_write_req_apply_V_num_write;
wire   [63:0] device_pipe0_dram_dispatcher_U0_device_dramD_write_req_apply_V_addr_din;
wire    device_pipe0_dram_dispatcher_U0_device_dramD_write_req_apply_V_addr_write;
wire   [7:0] device_pipe0_dram_dispatcher_U0_device_dram_dispatcher_write_context_V_bank_id_din;
wire    device_pipe0_dram_dispatcher_U0_device_dram_dispatcher_write_context_V_bank_id_write;
wire   [7:0] device_pipe0_dram_dispatcher_U0_device_dram_dispatcher_write_context_V_end_bank_id_din;
wire    device_pipe0_dram_dispatcher_U0_device_dram_dispatcher_write_context_V_end_bank_id_write;
wire   [31:0] device_pipe0_dram_dispatcher_U0_device_dram_dispatcher_write_context_V_before_boundry_num_din;
wire    device_pipe0_dram_dispatcher_U0_device_dram_dispatcher_write_context_V_before_boundry_num_write;
wire   [31:0] device_pipe0_dram_dispatcher_U0_device_dram_dispatcher_write_context_V_cmd_num_din;
wire    device_pipe0_dram_dispatcher_U0_device_dram_dispatcher_write_context_V_cmd_num_write;
wire   [7:0] device_pipe0_dram_dispatcher_U0_device_dram_dispatcher_read_context_V_bank_id_din;
wire    device_pipe0_dram_dispatcher_U0_device_dram_dispatcher_read_context_V_bank_id_write;
wire   [7:0] device_pipe0_dram_dispatcher_U0_device_dram_dispatcher_read_context_V_end_bank_id_din;
wire    device_pipe0_dram_dispatcher_U0_device_dram_dispatcher_read_context_V_end_bank_id_write;
wire   [31:0] device_pipe0_dram_dispatcher_U0_device_dram_dispatcher_read_context_V_cmd_num_din;
wire    device_pipe0_dram_dispatcher_U0_device_dram_dispatcher_read_context_V_cmd_num_write;
wire    device_pipe1_dram_dispatcher_U0_ap_start;
wire    device_pipe1_dram_dispatcher_U0_ap_done;
wire    device_pipe1_dram_dispatcher_U0_ap_continue;
wire    device_pipe1_dram_dispatcher_U0_ap_idle;
wire    device_pipe1_dram_dispatcher_U0_ap_ready;
wire    device_pipe1_dram_dispatcher_U0_device_dram_read_resp_throttled_V_last_din;
wire    device_pipe1_dram_dispatcher_U0_device_dram_read_resp_throttled_V_last_write;
wire   [511:0] device_pipe1_dram_dispatcher_U0_device_dram_read_resp_throttled_V_data_V_din;
wire    device_pipe1_dram_dispatcher_U0_device_dram_read_resp_throttled_V_data_V_write;
wire    device_pipe1_dram_dispatcher_U0_device_dram_write_req_data_throttled_V_last_dout;
wire    device_pipe1_dram_dispatcher_U0_device_dram_write_req_data_throttled_V_last_read;
wire    device_pipe1_dram_dispatcher_U0_device_dram_write_req_data_throttled_V_data_V_read;
wire    device_pipe1_dram_dispatcher_U0_device_dramA_read_resp_V_last_dout;
wire    device_pipe1_dram_dispatcher_U0_device_dramA_read_resp_V_last_read;
wire    device_pipe1_dram_dispatcher_U0_device_dramA_read_resp_V_data_V_read;
wire    device_pipe1_dram_dispatcher_U0_device_dramA_write_req_data_V_last_din;
wire    device_pipe1_dram_dispatcher_U0_device_dramA_write_req_data_V_last_write;
wire   [511:0] device_pipe1_dram_dispatcher_U0_device_dramA_write_req_data_V_data_V_din;
wire    device_pipe1_dram_dispatcher_U0_device_dramA_write_req_data_V_data_V_write;
wire    device_pipe1_dram_dispatcher_U0_device_dramB_read_resp_V_last_dout;
wire    device_pipe1_dram_dispatcher_U0_device_dramB_read_resp_V_last_read;
wire    device_pipe1_dram_dispatcher_U0_device_dramB_read_resp_V_data_V_read;
wire    device_pipe1_dram_dispatcher_U0_device_dramB_write_req_data_V_last_din;
wire    device_pipe1_dram_dispatcher_U0_device_dramB_write_req_data_V_last_write;
wire   [511:0] device_pipe1_dram_dispatcher_U0_device_dramB_write_req_data_V_data_V_din;
wire    device_pipe1_dram_dispatcher_U0_device_dramB_write_req_data_V_data_V_write;
wire    device_pipe1_dram_dispatcher_U0_device_dramC_read_resp_V_last_dout;
wire    device_pipe1_dram_dispatcher_U0_device_dramC_read_resp_V_last_read;
wire    device_pipe1_dram_dispatcher_U0_device_dramC_read_resp_V_data_V_read;
wire    device_pipe1_dram_dispatcher_U0_device_dramC_write_req_data_V_last_din;
wire    device_pipe1_dram_dispatcher_U0_device_dramC_write_req_data_V_last_write;
wire   [511:0] device_pipe1_dram_dispatcher_U0_device_dramC_write_req_data_V_data_V_din;
wire    device_pipe1_dram_dispatcher_U0_device_dramC_write_req_data_V_data_V_write;
wire    device_pipe1_dram_dispatcher_U0_device_dramD_read_resp_V_last_dout;
wire    device_pipe1_dram_dispatcher_U0_device_dramD_read_resp_V_last_read;
wire    device_pipe1_dram_dispatcher_U0_device_dramD_read_resp_V_data_V_read;
wire    device_pipe1_dram_dispatcher_U0_device_dramD_write_req_data_V_last_din;
wire    device_pipe1_dram_dispatcher_U0_device_dramD_write_req_data_V_last_write;
wire   [511:0] device_pipe1_dram_dispatcher_U0_device_dramD_write_req_data_V_data_V_din;
wire    device_pipe1_dram_dispatcher_U0_device_dramD_write_req_data_V_data_V_write;
wire    device_pipe1_dram_dispatcher_U0_device_dram_dispatcher_write_context_V_bank_id_read;
wire    device_pipe1_dram_dispatcher_U0_device_dram_dispatcher_write_context_V_end_bank_id_read;
wire    device_pipe1_dram_dispatcher_U0_device_dram_dispatcher_write_context_V_before_boundry_num_read;
wire    device_pipe1_dram_dispatcher_U0_device_dram_dispatcher_write_context_V_cmd_num_read;
wire    device_pipe1_dram_dispatcher_U0_device_dram_dispatcher_read_context_V_bank_id_read;
wire    device_pipe1_dram_dispatcher_U0_device_dram_dispatcher_read_context_V_end_bank_id_read;
wire    device_pipe1_dram_dispatcher_U0_device_dram_dispatcher_read_context_V_cmd_num_read;
wire    dramA_write_multiplexer_U0_ap_start;
wire    dramA_write_multiplexer_U0_ap_done;
wire    dramA_write_multiplexer_U0_ap_continue;
wire    dramA_write_multiplexer_U0_ap_idle;
wire    dramA_write_multiplexer_U0_ap_ready;
wire    dramA_write_multiplexer_U0_dramA_write_req_data_V_last_din;
wire    dramA_write_multiplexer_U0_dramA_write_req_data_V_last_write;
wire   [511:0] dramA_write_multiplexer_U0_dramA_write_req_data_V_data_V_din;
wire    dramA_write_multiplexer_U0_dramA_write_req_data_V_data_V_write;
wire   [7:0] dramA_write_multiplexer_U0_dramA_write_req_apply_V_num_din;
wire    dramA_write_multiplexer_U0_dramA_write_req_apply_V_num_write;
wire   [63:0] dramA_write_multiplexer_U0_dramA_write_req_apply_V_addr_din;
wire    dramA_write_multiplexer_U0_dramA_write_req_apply_V_addr_write;
wire    dramA_write_multiplexer_U0_host_dramA_write_req_data_V_last_dout;
wire    dramA_write_multiplexer_U0_host_dramA_write_req_data_V_last_read;
wire    dramA_write_multiplexer_U0_host_dramA_write_req_data_V_data_V_read;
wire    dramA_write_multiplexer_U0_host_dramA_write_req_apply_V_num_read;
wire    dramA_write_multiplexer_U0_host_dramA_write_req_apply_V_addr_read;
wire    dramA_write_multiplexer_U0_device_dramA_write_req_data_V_last_dout;
wire    dramA_write_multiplexer_U0_device_dramA_write_req_data_V_last_read;
wire    dramA_write_multiplexer_U0_device_dramA_write_req_data_V_data_V_read;
wire    dramA_write_multiplexer_U0_device_dramA_write_req_apply_V_num_read;
wire    dramA_write_multiplexer_U0_device_dramA_write_req_apply_V_addr_read;
wire    dramB_write_multiplexer_U0_ap_start;
wire    dramB_write_multiplexer_U0_ap_done;
wire    dramB_write_multiplexer_U0_ap_continue;
wire    dramB_write_multiplexer_U0_ap_idle;
wire    dramB_write_multiplexer_U0_ap_ready;
wire    dramB_write_multiplexer_U0_dramB_write_req_data_V_last_din;
wire    dramB_write_multiplexer_U0_dramB_write_req_data_V_last_write;
wire   [511:0] dramB_write_multiplexer_U0_dramB_write_req_data_V_data_V_din;
wire    dramB_write_multiplexer_U0_dramB_write_req_data_V_data_V_write;
wire   [7:0] dramB_write_multiplexer_U0_dramB_write_req_apply_V_num_din;
wire    dramB_write_multiplexer_U0_dramB_write_req_apply_V_num_write;
wire   [63:0] dramB_write_multiplexer_U0_dramB_write_req_apply_V_addr_din;
wire    dramB_write_multiplexer_U0_dramB_write_req_apply_V_addr_write;
wire    dramB_write_multiplexer_U0_host_dramB_write_req_data_V_last_dout;
wire    dramB_write_multiplexer_U0_host_dramB_write_req_data_V_last_read;
wire    dramB_write_multiplexer_U0_host_dramB_write_req_data_V_data_V_read;
wire    dramB_write_multiplexer_U0_host_dramB_write_req_apply_V_num_read;
wire    dramB_write_multiplexer_U0_host_dramB_write_req_apply_V_addr_read;
wire    dramB_write_multiplexer_U0_device_dramB_write_req_data_V_last_dout;
wire    dramB_write_multiplexer_U0_device_dramB_write_req_data_V_last_read;
wire    dramB_write_multiplexer_U0_device_dramB_write_req_data_V_data_V_read;
wire    dramB_write_multiplexer_U0_device_dramB_write_req_apply_V_num_read;
wire    dramB_write_multiplexer_U0_device_dramB_write_req_apply_V_addr_read;
wire    dramC_write_multiplexer_U0_ap_start;
wire    dramC_write_multiplexer_U0_ap_done;
wire    dramC_write_multiplexer_U0_ap_continue;
wire    dramC_write_multiplexer_U0_ap_idle;
wire    dramC_write_multiplexer_U0_ap_ready;
wire    dramC_write_multiplexer_U0_dramC_write_req_data_V_last_din;
wire    dramC_write_multiplexer_U0_dramC_write_req_data_V_last_write;
wire   [511:0] dramC_write_multiplexer_U0_dramC_write_req_data_V_data_V_din;
wire    dramC_write_multiplexer_U0_dramC_write_req_data_V_data_V_write;
wire   [7:0] dramC_write_multiplexer_U0_dramC_write_req_apply_V_num_din;
wire    dramC_write_multiplexer_U0_dramC_write_req_apply_V_num_write;
wire   [63:0] dramC_write_multiplexer_U0_dramC_write_req_apply_V_addr_din;
wire    dramC_write_multiplexer_U0_dramC_write_req_apply_V_addr_write;
wire    dramC_write_multiplexer_U0_host_dramC_write_req_data_V_last_dout;
wire    dramC_write_multiplexer_U0_host_dramC_write_req_data_V_last_read;
wire    dramC_write_multiplexer_U0_host_dramC_write_req_data_V_data_V_read;
wire    dramC_write_multiplexer_U0_host_dramC_write_req_apply_V_num_read;
wire    dramC_write_multiplexer_U0_host_dramC_write_req_apply_V_addr_read;
wire    dramC_write_multiplexer_U0_device_dramC_write_req_data_V_last_dout;
wire    dramC_write_multiplexer_U0_device_dramC_write_req_data_V_last_read;
wire    dramC_write_multiplexer_U0_device_dramC_write_req_data_V_data_V_read;
wire    dramC_write_multiplexer_U0_device_dramC_write_req_apply_V_num_read;
wire    dramC_write_multiplexer_U0_device_dramC_write_req_apply_V_addr_read;
wire    dramD_write_multiplexer_U0_ap_start;
wire    dramD_write_multiplexer_U0_ap_done;
wire    dramD_write_multiplexer_U0_ap_continue;
wire    dramD_write_multiplexer_U0_ap_idle;
wire    dramD_write_multiplexer_U0_ap_ready;
wire    dramD_write_multiplexer_U0_dramD_write_req_data_V_last_din;
wire    dramD_write_multiplexer_U0_dramD_write_req_data_V_last_write;
wire   [511:0] dramD_write_multiplexer_U0_dramD_write_req_data_V_data_V_din;
wire    dramD_write_multiplexer_U0_dramD_write_req_data_V_data_V_write;
wire   [7:0] dramD_write_multiplexer_U0_dramD_write_req_apply_V_num_din;
wire    dramD_write_multiplexer_U0_dramD_write_req_apply_V_num_write;
wire   [63:0] dramD_write_multiplexer_U0_dramD_write_req_apply_V_addr_din;
wire    dramD_write_multiplexer_U0_dramD_write_req_apply_V_addr_write;
wire    dramD_write_multiplexer_U0_host_dramD_write_req_data_V_last_dout;
wire    dramD_write_multiplexer_U0_host_dramD_write_req_data_V_last_read;
wire    dramD_write_multiplexer_U0_host_dramD_write_req_data_V_data_V_read;
wire    dramD_write_multiplexer_U0_host_dramD_write_req_apply_V_num_read;
wire    dramD_write_multiplexer_U0_host_dramD_write_req_apply_V_addr_read;
wire    dramD_write_multiplexer_U0_device_dramD_write_req_data_V_last_dout;
wire    dramD_write_multiplexer_U0_device_dramD_write_req_data_V_last_read;
wire    dramD_write_multiplexer_U0_device_dramD_write_req_data_V_data_V_read;
wire    dramD_write_multiplexer_U0_device_dramD_write_req_apply_V_num_read;
wire    dramD_write_multiplexer_U0_device_dramD_write_req_apply_V_addr_read;
wire    dramA_read_req_multiplexer_U0_ap_start;
wire    dramA_read_req_multiplexer_U0_ap_done;
wire    dramA_read_req_multiplexer_U0_ap_continue;
wire    dramA_read_req_multiplexer_U0_ap_idle;
wire    dramA_read_req_multiplexer_U0_ap_ready;
wire   [7:0] dramA_read_req_multiplexer_U0_dramA_read_req_V_num_din;
wire    dramA_read_req_multiplexer_U0_dramA_read_req_V_num_write;
wire   [63:0] dramA_read_req_multiplexer_U0_dramA_read_req_V_addr_din;
wire    dramA_read_req_multiplexer_U0_dramA_read_req_V_addr_write;
wire    dramA_read_req_multiplexer_U0_host_dramA_read_req_V_num_read;
wire    dramA_read_req_multiplexer_U0_host_dramA_read_req_V_addr_read;
wire    dramA_read_req_multiplexer_U0_device_dramA_read_req_V_num_read;
wire    dramA_read_req_multiplexer_U0_device_dramA_read_req_V_addr_read;
wire    dramA_read_req_multiplexer_U0_dramA_read_context_V_din;
wire    dramA_read_req_multiplexer_U0_dramA_read_context_V_write;
wire    dramB_read_req_multiplexer_U0_ap_start;
wire    dramB_read_req_multiplexer_U0_ap_done;
wire    dramB_read_req_multiplexer_U0_ap_continue;
wire    dramB_read_req_multiplexer_U0_ap_idle;
wire    dramB_read_req_multiplexer_U0_ap_ready;
wire   [7:0] dramB_read_req_multiplexer_U0_dramB_read_req_V_num_din;
wire    dramB_read_req_multiplexer_U0_dramB_read_req_V_num_write;
wire   [63:0] dramB_read_req_multiplexer_U0_dramB_read_req_V_addr_din;
wire    dramB_read_req_multiplexer_U0_dramB_read_req_V_addr_write;
wire    dramB_read_req_multiplexer_U0_host_dramB_read_req_V_num_read;
wire    dramB_read_req_multiplexer_U0_host_dramB_read_req_V_addr_read;
wire    dramB_read_req_multiplexer_U0_device_dramB_read_req_V_num_read;
wire    dramB_read_req_multiplexer_U0_device_dramB_read_req_V_addr_read;
wire    dramB_read_req_multiplexer_U0_dramB_read_context_V_din;
wire    dramB_read_req_multiplexer_U0_dramB_read_context_V_write;
wire    dramC_read_req_multiplexer_U0_ap_start;
wire    dramC_read_req_multiplexer_U0_ap_done;
wire    dramC_read_req_multiplexer_U0_ap_continue;
wire    dramC_read_req_multiplexer_U0_ap_idle;
wire    dramC_read_req_multiplexer_U0_ap_ready;
wire   [7:0] dramC_read_req_multiplexer_U0_dramC_read_req_V_num_din;
wire    dramC_read_req_multiplexer_U0_dramC_read_req_V_num_write;
wire   [63:0] dramC_read_req_multiplexer_U0_dramC_read_req_V_addr_din;
wire    dramC_read_req_multiplexer_U0_dramC_read_req_V_addr_write;
wire    dramC_read_req_multiplexer_U0_host_dramC_read_req_V_num_read;
wire    dramC_read_req_multiplexer_U0_host_dramC_read_req_V_addr_read;
wire    dramC_read_req_multiplexer_U0_device_dramC_read_req_V_num_read;
wire    dramC_read_req_multiplexer_U0_device_dramC_read_req_V_addr_read;
wire    dramC_read_req_multiplexer_U0_dramC_read_context_V_din;
wire    dramC_read_req_multiplexer_U0_dramC_read_context_V_write;
wire    dramD_read_req_multiplexer_U0_ap_start;
wire    dramD_read_req_multiplexer_U0_ap_done;
wire    dramD_read_req_multiplexer_U0_ap_continue;
wire    dramD_read_req_multiplexer_U0_ap_idle;
wire    dramD_read_req_multiplexer_U0_ap_ready;
wire   [7:0] dramD_read_req_multiplexer_U0_dramD_read_req_V_num_din;
wire    dramD_read_req_multiplexer_U0_dramD_read_req_V_num_write;
wire   [63:0] dramD_read_req_multiplexer_U0_dramD_read_req_V_addr_din;
wire    dramD_read_req_multiplexer_U0_dramD_read_req_V_addr_write;
wire    dramD_read_req_multiplexer_U0_host_dramD_read_req_V_num_read;
wire    dramD_read_req_multiplexer_U0_host_dramD_read_req_V_addr_read;
wire    dramD_read_req_multiplexer_U0_device_dramD_read_req_V_num_read;
wire    dramD_read_req_multiplexer_U0_device_dramD_read_req_V_addr_read;
wire    dramD_read_req_multiplexer_U0_dramD_read_context_V_din;
wire    dramD_read_req_multiplexer_U0_dramD_read_context_V_write;
wire    dramA_read_resp_multiplexer_U0_ap_start;
wire    dramA_read_resp_multiplexer_U0_ap_done;
wire    dramA_read_resp_multiplexer_U0_ap_continue;
wire    dramA_read_resp_multiplexer_U0_ap_idle;
wire    dramA_read_resp_multiplexer_U0_ap_ready;
wire    dramA_read_resp_multiplexer_U0_dramA_read_resp_V_last_dout;
wire    dramA_read_resp_multiplexer_U0_dramA_read_resp_V_last_read;
wire    dramA_read_resp_multiplexer_U0_dramA_read_resp_V_data_V_read;
wire    dramA_read_resp_multiplexer_U0_host_dramA_read_resp_V_last_din;
wire    dramA_read_resp_multiplexer_U0_host_dramA_read_resp_V_last_write;
wire   [511:0] dramA_read_resp_multiplexer_U0_host_dramA_read_resp_V_data_V_din;
wire    dramA_read_resp_multiplexer_U0_host_dramA_read_resp_V_data_V_write;
wire    dramA_read_resp_multiplexer_U0_device_dramA_read_resp_V_last_din;
wire    dramA_read_resp_multiplexer_U0_device_dramA_read_resp_V_last_write;
wire   [511:0] dramA_read_resp_multiplexer_U0_device_dramA_read_resp_V_data_V_din;
wire    dramA_read_resp_multiplexer_U0_device_dramA_read_resp_V_data_V_write;
wire    dramA_read_resp_multiplexer_U0_dramA_read_context_V_dout;
wire    dramA_read_resp_multiplexer_U0_dramA_read_context_V_read;
wire    dramB_read_resp_multiplexer_U0_ap_start;
wire    dramB_read_resp_multiplexer_U0_ap_done;
wire    dramB_read_resp_multiplexer_U0_ap_continue;
wire    dramB_read_resp_multiplexer_U0_ap_idle;
wire    dramB_read_resp_multiplexer_U0_ap_ready;
wire    dramB_read_resp_multiplexer_U0_dramB_read_resp_V_last_dout;
wire    dramB_read_resp_multiplexer_U0_dramB_read_resp_V_last_read;
wire    dramB_read_resp_multiplexer_U0_dramB_read_resp_V_data_V_read;
wire    dramB_read_resp_multiplexer_U0_host_dramB_read_resp_V_last_din;
wire    dramB_read_resp_multiplexer_U0_host_dramB_read_resp_V_last_write;
wire   [511:0] dramB_read_resp_multiplexer_U0_host_dramB_read_resp_V_data_V_din;
wire    dramB_read_resp_multiplexer_U0_host_dramB_read_resp_V_data_V_write;
wire    dramB_read_resp_multiplexer_U0_device_dramB_read_resp_V_last_din;
wire    dramB_read_resp_multiplexer_U0_device_dramB_read_resp_V_last_write;
wire   [511:0] dramB_read_resp_multiplexer_U0_device_dramB_read_resp_V_data_V_din;
wire    dramB_read_resp_multiplexer_U0_device_dramB_read_resp_V_data_V_write;
wire    dramB_read_resp_multiplexer_U0_dramB_read_context_V_dout;
wire    dramB_read_resp_multiplexer_U0_dramB_read_context_V_read;
wire    dramC_read_resp_multiplexer_U0_ap_start;
wire    dramC_read_resp_multiplexer_U0_ap_done;
wire    dramC_read_resp_multiplexer_U0_ap_continue;
wire    dramC_read_resp_multiplexer_U0_ap_idle;
wire    dramC_read_resp_multiplexer_U0_ap_ready;
wire    dramC_read_resp_multiplexer_U0_dramC_read_resp_V_last_dout;
wire    dramC_read_resp_multiplexer_U0_dramC_read_resp_V_last_read;
wire    dramC_read_resp_multiplexer_U0_dramC_read_resp_V_data_V_read;
wire    dramC_read_resp_multiplexer_U0_host_dramC_read_resp_V_last_din;
wire    dramC_read_resp_multiplexer_U0_host_dramC_read_resp_V_last_write;
wire   [511:0] dramC_read_resp_multiplexer_U0_host_dramC_read_resp_V_data_V_din;
wire    dramC_read_resp_multiplexer_U0_host_dramC_read_resp_V_data_V_write;
wire    dramC_read_resp_multiplexer_U0_device_dramC_read_resp_V_last_din;
wire    dramC_read_resp_multiplexer_U0_device_dramC_read_resp_V_last_write;
wire   [511:0] dramC_read_resp_multiplexer_U0_device_dramC_read_resp_V_data_V_din;
wire    dramC_read_resp_multiplexer_U0_device_dramC_read_resp_V_data_V_write;
wire    dramC_read_resp_multiplexer_U0_dramC_read_context_V_dout;
wire    dramC_read_resp_multiplexer_U0_dramC_read_context_V_read;
wire    dramD_read_resp_multiplexer_U0_ap_start;
wire    dramD_read_resp_multiplexer_U0_ap_done;
wire    dramD_read_resp_multiplexer_U0_ap_continue;
wire    dramD_read_resp_multiplexer_U0_ap_idle;
wire    dramD_read_resp_multiplexer_U0_ap_ready;
wire    dramD_read_resp_multiplexer_U0_dramD_read_resp_V_last_dout;
wire    dramD_read_resp_multiplexer_U0_dramD_read_resp_V_last_read;
wire    dramD_read_resp_multiplexer_U0_dramD_read_resp_V_data_V_read;
wire    dramD_read_resp_multiplexer_U0_host_dramD_read_resp_V_last_din;
wire    dramD_read_resp_multiplexer_U0_host_dramD_read_resp_V_last_write;
wire   [511:0] dramD_read_resp_multiplexer_U0_host_dramD_read_resp_V_data_V_din;
wire    dramD_read_resp_multiplexer_U0_host_dramD_read_resp_V_data_V_write;
wire    dramD_read_resp_multiplexer_U0_device_dramD_read_resp_V_last_din;
wire    dramD_read_resp_multiplexer_U0_device_dramD_read_resp_V_last_write;
wire   [511:0] dramD_read_resp_multiplexer_U0_device_dramD_read_resp_V_data_V_din;
wire    dramD_read_resp_multiplexer_U0_device_dramD_read_resp_V_data_V_write;
wire    dramD_read_resp_multiplexer_U0_dramD_read_context_V_dout;
wire    dramD_read_resp_multiplexer_U0_dramD_read_context_V_read;
wire    unused_channel_preserver_U0_ap_start;
wire    unused_channel_preserver_U0_ap_done;
wire    unused_channel_preserver_U0_ap_continue;
wire    unused_channel_preserver_U0_ap_idle;
wire    unused_channel_preserver_U0_ap_ready;
wire    unused_channel_preserver_U0_device_dram_write_req_data_V_last_din;
wire    unused_channel_preserver_U0_device_dram_write_req_data_V_last_write;
wire   [511:0] unused_channel_preserver_U0_device_dram_write_req_data_V_data_V_din;
wire    unused_channel_preserver_U0_device_dram_write_req_data_V_data_V_write;
wire   [7:0] unused_channel_preserver_U0_device_dram_write_req_apply_V_num_din;
wire    unused_channel_preserver_U0_device_dram_write_req_apply_V_num_write;
wire   [63:0] unused_channel_preserver_U0_device_dram_write_req_apply_V_addr_din;
wire    unused_channel_preserver_U0_device_dram_write_req_apply_V_addr_write;
wire    unused_channel_preserver_U0_preserver_cheat_signals_V_dout;
wire    unused_channel_preserver_U0_preserver_cheat_signals_V_read;
wire    dram_helper_app_0_U0_ap_start;
wire    dram_helper_app_0_U0_ap_done;
wire    dram_helper_app_0_U0_ap_continue;
wire    dram_helper_app_0_U0_ap_idle;
wire    dram_helper_app_0_U0_ap_ready;
wire    dram_helper_app_0_U0_start_out;
wire    dram_helper_app_0_U0_start_write;
wire    dram_helper_app_0_U0_app_file_infos_V_read;
wire   [7:0] dram_helper_app_0_U0_device_dram_read_req_V_num_din;
wire    dram_helper_app_0_U0_device_dram_read_req_V_num_write;
wire   [63:0] dram_helper_app_0_U0_device_dram_read_req_V_addr_din;
wire    dram_helper_app_0_U0_device_dram_read_req_V_addr_write;
wire    dram_helper_app_0_U0_device_dram_read_resp_V_last_dout;
wire    dram_helper_app_0_U0_device_dram_read_resp_V_last_read;
wire    dram_helper_app_0_U0_device_dram_read_resp_V_data_V_read;
wire    dram_helper_app_0_U0_reset_dram_helper_app_V_dout;
wire    dram_helper_app_0_U0_reset_dram_helper_app_V_read;
wire   [511:0] dram_helper_app_0_U0_buf_app_input_data_V_data_V_din;
wire    dram_helper_app_0_U0_buf_app_input_data_V_data_V_write;
wire   [15:0] dram_helper_app_0_U0_buf_app_input_data_V_len_din;
wire    dram_helper_app_0_U0_buf_app_input_data_V_len_write;
wire    dram_helper_app_0_U0_buf_app_input_data_V_eop_din;
wire    dram_helper_app_0_U0_buf_app_input_data_V_eop_write;
wire    dram_helper_app_0_U0_buf_read_sig_app_input_data_V_dout;
wire    dram_helper_app_0_U0_buf_read_sig_app_input_data_V_read;
wire    dram_helper_app_1_U0_ap_start;
wire    dram_helper_app_1_U0_ap_done;
wire    dram_helper_app_1_U0_ap_continue;
wire    dram_helper_app_1_U0_ap_idle;
wire    dram_helper_app_1_U0_ap_ready;
wire    dram_helper_app_1_U0_start_out;
wire    dram_helper_app_1_U0_start_write;
wire    dram_helper_app_1_U0_app_file_infos_V_read;
wire   [7:0] dram_helper_app_1_U0_device_dram_read_req_V_num_din;
wire    dram_helper_app_1_U0_device_dram_read_req_V_num_write;
wire   [63:0] dram_helper_app_1_U0_device_dram_read_req_V_addr_din;
wire    dram_helper_app_1_U0_device_dram_read_req_V_addr_write;
wire    dram_helper_app_1_U0_device_dram_read_resp_V_last_dout;
wire    dram_helper_app_1_U0_device_dram_read_resp_V_last_read;
wire    dram_helper_app_1_U0_device_dram_read_resp_V_data_V_read;
wire    dram_helper_app_1_U0_reset_dram_helper_app_V_dout;
wire    dram_helper_app_1_U0_reset_dram_helper_app_V_read;
wire   [511:0] dram_helper_app_1_U0_buf_app_input_data_V_data_V_din;
wire    dram_helper_app_1_U0_buf_app_input_data_V_data_V_write;
wire   [15:0] dram_helper_app_1_U0_buf_app_input_data_V_len_din;
wire    dram_helper_app_1_U0_buf_app_input_data_V_len_write;
wire    dram_helper_app_1_U0_buf_app_input_data_V_eop_din;
wire    dram_helper_app_1_U0_buf_app_input_data_V_eop_write;
wire    dram_helper_app_1_U0_buf_read_sig_app_input_data_V_dout;
wire    dram_helper_app_1_U0_buf_read_sig_app_input_data_V_read;
wire    dram_helper_app_2_U0_ap_start;
wire    dram_helper_app_2_U0_ap_done;
wire    dram_helper_app_2_U0_ap_continue;
wire    dram_helper_app_2_U0_ap_idle;
wire    dram_helper_app_2_U0_ap_ready;
wire    dram_helper_app_2_U0_start_out;
wire    dram_helper_app_2_U0_start_write;
wire    dram_helper_app_2_U0_app_file_infos_V_read;
wire   [7:0] dram_helper_app_2_U0_device_dram_read_req_V_num_din;
wire    dram_helper_app_2_U0_device_dram_read_req_V_num_write;
wire   [63:0] dram_helper_app_2_U0_device_dram_read_req_V_addr_din;
wire    dram_helper_app_2_U0_device_dram_read_req_V_addr_write;
wire    dram_helper_app_2_U0_device_dram_read_resp_V_last_dout;
wire    dram_helper_app_2_U0_device_dram_read_resp_V_last_read;
wire    dram_helper_app_2_U0_device_dram_read_resp_V_data_V_read;
wire    dram_helper_app_2_U0_reset_dram_helper_app_V_dout;
wire    dram_helper_app_2_U0_reset_dram_helper_app_V_read;
wire   [511:0] dram_helper_app_2_U0_buf_app_input_data_V_data_V_din;
wire    dram_helper_app_2_U0_buf_app_input_data_V_data_V_write;
wire   [15:0] dram_helper_app_2_U0_buf_app_input_data_V_len_din;
wire    dram_helper_app_2_U0_buf_app_input_data_V_len_write;
wire    dram_helper_app_2_U0_buf_app_input_data_V_eop_din;
wire    dram_helper_app_2_U0_buf_app_input_data_V_eop_write;
wire    dram_helper_app_2_U0_buf_read_sig_app_input_data_V_dout;
wire    dram_helper_app_2_U0_buf_read_sig_app_input_data_V_read;
wire    buf_app_input_data_forwarder_0_U0_ap_start;
wire    buf_app_input_data_forwarder_0_U0_ap_done;
wire    buf_app_input_data_forwarder_0_U0_ap_continue;
wire    buf_app_input_data_forwarder_0_U0_ap_idle;
wire    buf_app_input_data_forwarder_0_U0_ap_ready;
wire    buf_app_input_data_forwarder_0_U0_buf_app_input_data_V_data_V_read;
wire    buf_app_input_data_forwarder_0_U0_buf_app_input_data_V_len_read;
wire    buf_app_input_data_forwarder_0_U0_buf_app_input_data_V_eop_dout;
wire    buf_app_input_data_forwarder_0_U0_buf_app_input_data_V_eop_read;
wire    buf_app_input_data_forwarder_0_U0_buf_read_sig_app_input_data_V_din;
wire    buf_app_input_data_forwarder_0_U0_buf_read_sig_app_input_data_V_write;
wire   [511:0] buf_app_input_data_forwarder_0_U0_app_input_data_V_data_V_din;
wire    buf_app_input_data_forwarder_0_U0_app_input_data_V_data_V_write;
wire   [15:0] buf_app_input_data_forwarder_0_U0_app_input_data_V_len_din;
wire    buf_app_input_data_forwarder_0_U0_app_input_data_V_len_write;
wire    buf_app_input_data_forwarder_0_U0_app_input_data_V_eop_din;
wire    buf_app_input_data_forwarder_0_U0_app_input_data_V_eop_write;
wire    buf_app_input_data_forwarder_1_U0_ap_start;
wire    buf_app_input_data_forwarder_1_U0_ap_done;
wire    buf_app_input_data_forwarder_1_U0_ap_continue;
wire    buf_app_input_data_forwarder_1_U0_ap_idle;
wire    buf_app_input_data_forwarder_1_U0_ap_ready;
wire    buf_app_input_data_forwarder_1_U0_buf_app_input_data_V_data_V_read;
wire    buf_app_input_data_forwarder_1_U0_buf_app_input_data_V_len_read;
wire    buf_app_input_data_forwarder_1_U0_buf_app_input_data_V_eop_dout;
wire    buf_app_input_data_forwarder_1_U0_buf_app_input_data_V_eop_read;
wire    buf_app_input_data_forwarder_1_U0_buf_read_sig_app_input_data_V_din;
wire    buf_app_input_data_forwarder_1_U0_buf_read_sig_app_input_data_V_write;
wire   [511:0] buf_app_input_data_forwarder_1_U0_app_input_data_V_data_V_din;
wire    buf_app_input_data_forwarder_1_U0_app_input_data_V_data_V_write;
wire   [15:0] buf_app_input_data_forwarder_1_U0_app_input_data_V_len_din;
wire    buf_app_input_data_forwarder_1_U0_app_input_data_V_len_write;
wire    buf_app_input_data_forwarder_1_U0_app_input_data_V_eop_din;
wire    buf_app_input_data_forwarder_1_U0_app_input_data_V_eop_write;
wire    buf_app_input_data_forwarder_2_U0_ap_start;
wire    buf_app_input_data_forwarder_2_U0_ap_done;
wire    buf_app_input_data_forwarder_2_U0_ap_continue;
wire    buf_app_input_data_forwarder_2_U0_ap_idle;
wire    buf_app_input_data_forwarder_2_U0_ap_ready;
wire    buf_app_input_data_forwarder_2_U0_buf_app_input_data_V_data_V_read;
wire    buf_app_input_data_forwarder_2_U0_buf_app_input_data_V_len_read;
wire    buf_app_input_data_forwarder_2_U0_buf_app_input_data_V_eop_dout;
wire    buf_app_input_data_forwarder_2_U0_buf_app_input_data_V_eop_read;
wire    buf_app_input_data_forwarder_2_U0_buf_read_sig_app_input_data_V_din;
wire    buf_app_input_data_forwarder_2_U0_buf_read_sig_app_input_data_V_write;
wire   [511:0] buf_app_input_data_forwarder_2_U0_app_input_data_V_data_V_din;
wire    buf_app_input_data_forwarder_2_U0_app_input_data_V_data_V_write;
wire   [15:0] buf_app_input_data_forwarder_2_U0_app_input_data_V_len_din;
wire    buf_app_input_data_forwarder_2_U0_app_input_data_V_len_write;
wire    buf_app_input_data_forwarder_2_U0_app_input_data_V_eop_din;
wire    buf_app_input_data_forwarder_2_U0_app_input_data_V_eop_write;
wire    pcie_helper_app_0_U0_ap_start;
wire    pcie_helper_app_0_U0_ap_done;
wire    pcie_helper_app_0_U0_ap_continue;
wire    pcie_helper_app_0_U0_ap_idle;
wire    pcie_helper_app_0_U0_ap_ready;
wire    pcie_helper_app_0_U0_app_buf_addrs_chan_V_read;
wire   [7:0] pcie_helper_app_0_U0_device_pcie_write_req_apply_V_num_din;
wire    pcie_helper_app_0_U0_device_pcie_write_req_apply_V_num_write;
wire   [63:0] pcie_helper_app_0_U0_device_pcie_write_req_apply_V_addr_din;
wire    pcie_helper_app_0_U0_device_pcie_write_req_apply_V_addr_write;
wire    pcie_helper_app_0_U0_device_pcie_write_req_data_V_last_din;
wire    pcie_helper_app_0_U0_device_pcie_write_req_data_V_last_write;
wire   [511:0] pcie_helper_app_0_U0_device_pcie_write_req_data_V_data_V_din;
wire    pcie_helper_app_0_U0_device_pcie_write_req_data_V_data_V_write;
wire    pcie_helper_app_0_U0_app_output_data_splitted_V_data_V_read;
wire    pcie_helper_app_0_U0_app_output_data_splitted_V_len_read;
wire    pcie_helper_app_0_U0_app_output_data_splitted_V_eop_dout;
wire    pcie_helper_app_0_U0_app_output_data_splitted_V_eop_read;
wire    pcie_helper_app_0_U0_app_output_data_meta_V_num_read;
wire    pcie_helper_app_0_U0_app_output_data_meta_V_eop_dout;
wire    pcie_helper_app_0_U0_app_output_data_meta_V_eop_read;
wire    pcie_helper_app_0_U0_app_free_buf_V_dout;
wire    pcie_helper_app_0_U0_app_free_buf_V_read;
wire    pcie_helper_app_0_U0_reset_pcie_helper_app_V_dout;
wire    pcie_helper_app_0_U0_reset_pcie_helper_app_V_read;
reg    pcie_data_splitter_app_0_U0_ap_start;
wire    pcie_data_splitter_app_0_U0_ap_done;
wire    pcie_data_splitter_app_0_U0_ap_continue;
wire    pcie_data_splitter_app_0_U0_ap_idle;
wire    pcie_data_splitter_app_0_U0_ap_ready;
wire    pcie_data_splitter_app_0_U0_app_output_data_V_data_V_read;
wire    pcie_data_splitter_app_0_U0_app_output_data_V_len_read;
wire    pcie_data_splitter_app_0_U0_app_output_data_V_eop_dout;
wire    pcie_data_splitter_app_0_U0_app_output_data_V_eop_read;
wire   [511:0] pcie_data_splitter_app_0_U0_app_output_data_splitted_V_data_V_din;
wire    pcie_data_splitter_app_0_U0_app_output_data_splitted_V_data_V_write;
wire   [15:0] pcie_data_splitter_app_0_U0_app_output_data_splitted_V_len_din;
wire    pcie_data_splitter_app_0_U0_app_output_data_splitted_V_len_write;
wire    pcie_data_splitter_app_0_U0_app_output_data_splitted_V_eop_din;
wire    pcie_data_splitter_app_0_U0_app_output_data_splitted_V_eop_write;
wire   [31:0] pcie_data_splitter_app_0_U0_app_output_data_meta_V_num_din;
wire    pcie_data_splitter_app_0_U0_app_output_data_meta_V_num_write;
wire    pcie_data_splitter_app_0_U0_app_output_data_meta_V_eop_din;
wire    pcie_data_splitter_app_0_U0_app_output_data_meta_V_eop_write;
wire    pcie_data_splitter_app_0_U0_reset_pcie_data_splitter_app_V_dout;
wire    pcie_data_splitter_app_0_U0_reset_pcie_data_splitter_app_V_read;
wire    pcie_helper_app_1_U0_ap_start;
wire    pcie_helper_app_1_U0_ap_done;
wire    pcie_helper_app_1_U0_ap_continue;
wire    pcie_helper_app_1_U0_ap_idle;
wire    pcie_helper_app_1_U0_ap_ready;
wire    pcie_helper_app_1_U0_app_buf_addrs_chan_V_read;
wire   [7:0] pcie_helper_app_1_U0_device_pcie_write_req_apply_V_num_din;
wire    pcie_helper_app_1_U0_device_pcie_write_req_apply_V_num_write;
wire   [63:0] pcie_helper_app_1_U0_device_pcie_write_req_apply_V_addr_din;
wire    pcie_helper_app_1_U0_device_pcie_write_req_apply_V_addr_write;
wire    pcie_helper_app_1_U0_device_pcie_write_req_data_V_last_din;
wire    pcie_helper_app_1_U0_device_pcie_write_req_data_V_last_write;
wire   [511:0] pcie_helper_app_1_U0_device_pcie_write_req_data_V_data_V_din;
wire    pcie_helper_app_1_U0_device_pcie_write_req_data_V_data_V_write;
wire    pcie_helper_app_1_U0_app_output_data_splitted_V_data_V_read;
wire    pcie_helper_app_1_U0_app_output_data_splitted_V_len_read;
wire    pcie_helper_app_1_U0_app_output_data_splitted_V_eop_dout;
wire    pcie_helper_app_1_U0_app_output_data_splitted_V_eop_read;
wire    pcie_helper_app_1_U0_app_output_data_meta_V_num_read;
wire    pcie_helper_app_1_U0_app_output_data_meta_V_eop_dout;
wire    pcie_helper_app_1_U0_app_output_data_meta_V_eop_read;
wire    pcie_helper_app_1_U0_app_free_buf_V_dout;
wire    pcie_helper_app_1_U0_app_free_buf_V_read;
wire    pcie_helper_app_1_U0_reset_pcie_helper_app_V_dout;
wire    pcie_helper_app_1_U0_reset_pcie_helper_app_V_read;
reg    pcie_data_splitter_app_1_U0_ap_start;
wire    pcie_data_splitter_app_1_U0_ap_done;
wire    pcie_data_splitter_app_1_U0_ap_continue;
wire    pcie_data_splitter_app_1_U0_ap_idle;
wire    pcie_data_splitter_app_1_U0_ap_ready;
wire    pcie_data_splitter_app_1_U0_app_output_data_V_data_V_read;
wire    pcie_data_splitter_app_1_U0_app_output_data_V_len_read;
wire    pcie_data_splitter_app_1_U0_app_output_data_V_eop_dout;
wire    pcie_data_splitter_app_1_U0_app_output_data_V_eop_read;
wire   [511:0] pcie_data_splitter_app_1_U0_app_output_data_splitted_V_data_V_din;
wire    pcie_data_splitter_app_1_U0_app_output_data_splitted_V_data_V_write;
wire   [15:0] pcie_data_splitter_app_1_U0_app_output_data_splitted_V_len_din;
wire    pcie_data_splitter_app_1_U0_app_output_data_splitted_V_len_write;
wire    pcie_data_splitter_app_1_U0_app_output_data_splitted_V_eop_din;
wire    pcie_data_splitter_app_1_U0_app_output_data_splitted_V_eop_write;
wire   [31:0] pcie_data_splitter_app_1_U0_app_output_data_meta_V_num_din;
wire    pcie_data_splitter_app_1_U0_app_output_data_meta_V_num_write;
wire    pcie_data_splitter_app_1_U0_app_output_data_meta_V_eop_din;
wire    pcie_data_splitter_app_1_U0_app_output_data_meta_V_eop_write;
wire    pcie_data_splitter_app_1_U0_reset_pcie_data_splitter_app_V_dout;
wire    pcie_data_splitter_app_1_U0_reset_pcie_data_splitter_app_V_read;
wire    pcie_helper_app_2_U0_ap_start;
wire    pcie_helper_app_2_U0_ap_done;
wire    pcie_helper_app_2_U0_ap_continue;
wire    pcie_helper_app_2_U0_ap_idle;
wire    pcie_helper_app_2_U0_ap_ready;
wire    pcie_helper_app_2_U0_app_buf_addrs_chan_V_read;
wire   [7:0] pcie_helper_app_2_U0_device_pcie_write_req_apply_V_num_din;
wire    pcie_helper_app_2_U0_device_pcie_write_req_apply_V_num_write;
wire   [63:0] pcie_helper_app_2_U0_device_pcie_write_req_apply_V_addr_din;
wire    pcie_helper_app_2_U0_device_pcie_write_req_apply_V_addr_write;
wire    pcie_helper_app_2_U0_device_pcie_write_req_data_V_last_din;
wire    pcie_helper_app_2_U0_device_pcie_write_req_data_V_last_write;
wire   [511:0] pcie_helper_app_2_U0_device_pcie_write_req_data_V_data_V_din;
wire    pcie_helper_app_2_U0_device_pcie_write_req_data_V_data_V_write;
wire    pcie_helper_app_2_U0_app_output_data_splitted_V_data_V_read;
wire    pcie_helper_app_2_U0_app_output_data_splitted_V_len_read;
wire    pcie_helper_app_2_U0_app_output_data_splitted_V_eop_dout;
wire    pcie_helper_app_2_U0_app_output_data_splitted_V_eop_read;
wire    pcie_helper_app_2_U0_app_output_data_meta_V_num_read;
wire    pcie_helper_app_2_U0_app_output_data_meta_V_eop_dout;
wire    pcie_helper_app_2_U0_app_output_data_meta_V_eop_read;
wire    pcie_helper_app_2_U0_app_free_buf_V_dout;
wire    pcie_helper_app_2_U0_app_free_buf_V_read;
wire    pcie_helper_app_2_U0_reset_pcie_helper_app_V_dout;
wire    pcie_helper_app_2_U0_reset_pcie_helper_app_V_read;
reg    pcie_data_splitter_app_2_U0_ap_start;
wire    pcie_data_splitter_app_2_U0_ap_done;
wire    pcie_data_splitter_app_2_U0_ap_continue;
wire    pcie_data_splitter_app_2_U0_ap_idle;
wire    pcie_data_splitter_app_2_U0_ap_ready;
wire    pcie_data_splitter_app_2_U0_app_output_data_V_data_V_read;
wire    pcie_data_splitter_app_2_U0_app_output_data_V_len_read;
wire    pcie_data_splitter_app_2_U0_app_output_data_V_eop_dout;
wire    pcie_data_splitter_app_2_U0_app_output_data_V_eop_read;
wire   [511:0] pcie_data_splitter_app_2_U0_app_output_data_splitted_V_data_V_din;
wire    pcie_data_splitter_app_2_U0_app_output_data_splitted_V_data_V_write;
wire   [15:0] pcie_data_splitter_app_2_U0_app_output_data_splitted_V_len_din;
wire    pcie_data_splitter_app_2_U0_app_output_data_splitted_V_len_write;
wire    pcie_data_splitter_app_2_U0_app_output_data_splitted_V_eop_din;
wire    pcie_data_splitter_app_2_U0_app_output_data_splitted_V_eop_write;
wire   [31:0] pcie_data_splitter_app_2_U0_app_output_data_meta_V_num_din;
wire    pcie_data_splitter_app_2_U0_app_output_data_meta_V_num_write;
wire    pcie_data_splitter_app_2_U0_app_output_data_meta_V_eop_din;
wire    pcie_data_splitter_app_2_U0_app_output_data_meta_V_eop_write;
wire    pcie_data_splitter_app_2_U0_reset_pcie_data_splitter_app_V_dout;
wire    pcie_data_splitter_app_2_U0_reset_pcie_data_splitter_app_V_read;
wire    reset_propaganda_U0_ap_start;
wire    reset_propaganda_U0_ap_done;
wire    reset_propaganda_U0_ap_continue;
wire    reset_propaganda_U0_ap_idle;
wire    reset_propaganda_U0_ap_ready;
wire    reset_propaganda_U0_reset_sigs_0_V_dout;
wire    reset_propaganda_U0_reset_sigs_0_V_read;
wire    reset_propaganda_U0_reset_sigs_1_V_dout;
wire    reset_propaganda_U0_reset_sigs_1_V_read;
wire    reset_propaganda_U0_reset_sigs_2_V_dout;
wire    reset_propaganda_U0_reset_sigs_2_V_read;
wire    reset_propaganda_U0_reset_app_pt_0_V_din;
wire    reset_propaganda_U0_reset_app_pt_0_V_write;
wire    reset_propaganda_U0_reset_app_pt_1_V_din;
wire    reset_propaganda_U0_reset_app_pt_1_V_write;
wire    reset_propaganda_U0_reset_app_pt_2_V_din;
wire    reset_propaganda_U0_reset_app_pt_2_V_write;
wire    reset_propaganda_U0_reset_dram_helper_app_0_V_din;
wire    reset_propaganda_U0_reset_dram_helper_app_0_V_write;
wire    reset_propaganda_U0_reset_dram_helper_app_1_V_din;
wire    reset_propaganda_U0_reset_dram_helper_app_1_V_write;
wire    reset_propaganda_U0_reset_dram_helper_app_2_V_din;
wire    reset_propaganda_U0_reset_dram_helper_app_2_V_write;
wire    reset_propaganda_U0_reset_pcie_helper_app_0_V_din;
wire    reset_propaganda_U0_reset_pcie_helper_app_0_V_write;
wire    reset_propaganda_U0_reset_pcie_helper_app_1_V_din;
wire    reset_propaganda_U0_reset_pcie_helper_app_1_V_write;
wire    reset_propaganda_U0_reset_pcie_helper_app_2_V_din;
wire    reset_propaganda_U0_reset_pcie_helper_app_2_V_write;
wire    reset_propaganda_U0_reset_pcie_data_splitter_app_0_V_din;
wire    reset_propaganda_U0_reset_pcie_data_splitter_app_0_V_write;
wire    reset_propaganda_U0_reset_pcie_data_splitter_app_1_V_din;
wire    reset_propaganda_U0_reset_pcie_data_splitter_app_1_V_write;
wire    reset_propaganda_U0_reset_pcie_data_splitter_app_2_V_din;
wire    reset_propaganda_U0_reset_pcie_data_splitter_app_2_V_write;
wire    app_pt_0_U0_ap_start;
wire    app_pt_0_U0_ap_done;
wire    app_pt_0_U0_ap_continue;
wire    app_pt_0_U0_ap_idle;
wire    app_pt_0_U0_ap_ready;
wire    app_pt_0_U0_reset_app_pt_0_V_dout;
wire    app_pt_0_U0_reset_app_pt_0_V_read;
wire    app_pt_0_U0_app_input_data_V_data_V_read;
wire    app_pt_0_U0_app_input_data_V_len_read;
wire    app_pt_0_U0_app_input_data_V_eop_dout;
wire    app_pt_0_U0_app_input_data_V_eop_read;
wire   [511:0] app_pt_0_U0_app_output_data_V_data_V_din;
wire    app_pt_0_U0_app_output_data_V_data_V_write;
wire   [15:0] app_pt_0_U0_app_output_data_V_len_din;
wire    app_pt_0_U0_app_output_data_V_len_write;
wire    app_pt_0_U0_app_output_data_V_eop_din;
wire    app_pt_0_U0_app_output_data_V_eop_write;
wire    app_pt_0_U0_app_input_params_V_read;
wire    app_pt_1_U0_ap_start;
wire    app_pt_1_U0_ap_done;
wire    app_pt_1_U0_ap_continue;
wire    app_pt_1_U0_ap_idle;
wire    app_pt_1_U0_ap_ready;
wire    app_pt_1_U0_reset_app_pt_1_V_dout;
wire    app_pt_1_U0_reset_app_pt_1_V_read;
wire    app_pt_1_U0_app_input_data_V_data_V_read;
wire    app_pt_1_U0_app_input_data_V_len_read;
wire    app_pt_1_U0_app_input_data_V_eop_dout;
wire    app_pt_1_U0_app_input_data_V_eop_read;
wire   [511:0] app_pt_1_U0_app_output_data_V_data_V_din;
wire    app_pt_1_U0_app_output_data_V_data_V_write;
wire   [15:0] app_pt_1_U0_app_output_data_V_len_din;
wire    app_pt_1_U0_app_output_data_V_len_write;
wire    app_pt_1_U0_app_output_data_V_eop_din;
wire    app_pt_1_U0_app_output_data_V_eop_write;
wire    app_pt_1_U0_app_input_params_V_read;
wire    app_pt_2_U0_ap_start;
wire    app_pt_2_U0_ap_done;
wire    app_pt_2_U0_ap_continue;
wire    app_pt_2_U0_ap_idle;
wire    app_pt_2_U0_ap_ready;
wire    app_pt_2_U0_reset_app_pt_2_V_dout;
wire    app_pt_2_U0_reset_app_pt_2_V_read;
wire    app_pt_2_U0_app_input_data_V_data_V_read;
wire    app_pt_2_U0_app_input_data_V_len_read;
wire    app_pt_2_U0_app_input_data_V_eop_dout;
wire    app_pt_2_U0_app_input_data_V_eop_read;
wire   [511:0] app_pt_2_U0_app_output_data_V_data_V_din;
wire    app_pt_2_U0_app_output_data_V_data_V_write;
wire   [15:0] app_pt_2_U0_app_output_data_V_len_din;
wire    app_pt_2_U0_app_output_data_V_len_write;
wire    app_pt_2_U0_app_output_data_V_eop_din;
wire    app_pt_2_U0_app_output_data_V_eop_write;
wire    app_pt_2_U0_app_input_params_V_read;
wire   [0:0] buffered_pcie_read_resp_V_last_din;
wire    buffered_pcie_read_resp_V_last_full_n;
wire   [0:0] buffered_pcie_read_resp_V_last_dout;
wire    buffered_pcie_read_resp_V_last_empty_n;
wire    buffered_pcie_read_resp_V_data_V_full_n;
wire   [511:0] buffered_pcie_read_resp_V_data_V_dout;
wire    buffered_pcie_read_resp_V_data_V_empty_n;
wire    kbuf_addrs_V_full_n;
wire   [31:0] kbuf_addrs_V_dout;
wire    kbuf_addrs_V_empty_n;
wire    reqs_incoming_V_sector_off_full_n;
wire   [31:0] reqs_incoming_V_sector_off_dout;
wire    reqs_incoming_V_sector_off_empty_n;
wire    reqs_incoming_V_sector_num_full_n;
wire   [31:0] reqs_incoming_V_sector_num_dout;
wire    reqs_incoming_V_sector_num_empty_n;
wire    reqs_incoming_V_tag_full_n;
wire   [31:0] reqs_incoming_V_tag_dout;
wire    reqs_incoming_V_tag_empty_n;
wire   [0:0] reqs_incoming_V_rw_din;
wire    reqs_incoming_V_rw_full_n;
wire   [0:0] reqs_incoming_V_rw_dout;
wire    reqs_incoming_V_rw_empty_n;
wire    host_dram_read_req_V_num_full_n;
wire   [7:0] host_dram_read_req_V_num_dout;
wire    host_dram_read_req_V_num_empty_n;
wire    host_dram_read_req_V_addr_full_n;
wire   [63:0] host_dram_read_req_V_addr_dout;
wire    host_dram_read_req_V_addr_empty_n;
wire    hw_pcie_read_req_V_num_full_n;
wire   [7:0] hw_pcie_read_req_V_num_dout;
wire    hw_pcie_read_req_V_num_empty_n;
wire    hw_pcie_read_req_V_addr_full_n;
wire   [63:0] hw_pcie_read_req_V_addr_dout;
wire    hw_pcie_read_req_V_addr_empty_n;
wire    reqs_pipe0_write_V_sector_off_full_n;
wire   [31:0] reqs_pipe0_write_V_sector_off_dout;
wire    reqs_pipe0_write_V_sector_off_empty_n;
wire    reqs_pipe0_write_V_sector_num_full_n;
wire   [31:0] reqs_pipe0_write_V_sector_num_dout;
wire    reqs_pipe0_write_V_sector_num_empty_n;
wire    reqs_pipe0_write_V_tag_full_n;
wire   [31:0] reqs_pipe0_write_V_tag_dout;
wire    reqs_pipe0_write_V_tag_empty_n;
wire   [0:0] reqs_pipe0_write_V_rw_din;
wire    reqs_pipe0_write_V_rw_full_n;
wire   [0:0] reqs_pipe0_write_V_rw_dout;
wire    reqs_pipe0_write_V_rw_empty_n;
wire    kbuf_addr_pipe0_write_V_full_n;
wire   [63:0] kbuf_addr_pipe0_write_V_dout;
wire    kbuf_addr_pipe0_write_V_empty_n;
wire    reqs_pipe1_read_V_sector_off_full_n;
wire   [31:0] reqs_pipe1_read_V_sector_off_dout;
wire    reqs_pipe1_read_V_sector_off_empty_n;
wire    reqs_pipe1_read_V_sector_num_full_n;
wire   [31:0] reqs_pipe1_read_V_sector_num_dout;
wire    reqs_pipe1_read_V_sector_num_empty_n;
wire    reqs_pipe1_read_V_tag_full_n;
wire   [31:0] reqs_pipe1_read_V_tag_dout;
wire    reqs_pipe1_read_V_tag_empty_n;
wire   [0:0] reqs_pipe1_read_V_rw_din;
wire    reqs_pipe1_read_V_rw_full_n;
wire   [0:0] reqs_pipe1_read_V_rw_dout;
wire    reqs_pipe1_read_V_rw_empty_n;
wire   [0:0] host_dram_read_resp_V_last_din;
wire    host_dram_read_resp_V_last_full_n;
wire   [0:0] host_dram_read_resp_V_last_dout;
wire    host_dram_read_resp_V_last_empty_n;
wire    host_dram_read_resp_V_data_V_full_n;
wire   [511:0] host_dram_read_resp_V_data_V_dout;
wire    host_dram_read_resp_V_data_V_empty_n;
wire   [0:0] hw_pcie_read_resp_V_last_din;
wire    hw_pcie_read_resp_V_last_full_n;
wire   [0:0] hw_pcie_read_resp_V_last_dout;
wire    hw_pcie_read_resp_V_last_empty_n;
wire    hw_pcie_read_resp_V_data_V_full_n;
wire   [511:0] hw_pcie_read_resp_V_data_V_dout;
wire    hw_pcie_read_resp_V_data_V_empty_n;
wire    reqs_pipe1_write_V_sector_off_full_n;
wire   [31:0] reqs_pipe1_write_V_sector_off_dout;
wire    reqs_pipe1_write_V_sector_off_empty_n;
wire    reqs_pipe1_write_V_sector_num_full_n;
wire   [31:0] reqs_pipe1_write_V_sector_num_dout;
wire    reqs_pipe1_write_V_sector_num_empty_n;
wire    reqs_pipe1_write_V_tag_full_n;
wire   [31:0] reqs_pipe1_write_V_tag_dout;
wire    reqs_pipe1_write_V_tag_empty_n;
wire   [0:0] reqs_pipe1_write_V_rw_din;
wire    reqs_pipe1_write_V_rw_full_n;
wire   [0:0] reqs_pipe1_write_V_rw_dout;
wire    reqs_pipe1_write_V_rw_empty_n;
wire   [0:0] data_valid_pipe1_write_V_din;
wire    data_valid_pipe1_write_V_full_n;
wire   [0:0] data_valid_pipe1_write_V_dout;
wire    data_valid_pipe1_write_V_empty_n;
wire   [0:0] data_pipe1_write_V_last_din;
wire    data_pipe1_write_V_last_full_n;
wire   [0:0] data_pipe1_write_V_last_dout;
wire    data_pipe1_write_V_last_empty_n;
wire    data_pipe1_write_V_data_V_full_n;
wire   [511:0] data_pipe1_write_V_data_V_dout;
wire    data_pipe1_write_V_data_V_empty_n;
wire    reqs_pipe2_read_V_sector_off_full_n;
wire   [31:0] reqs_pipe2_read_V_sector_off_dout;
wire    reqs_pipe2_read_V_sector_off_empty_n;
wire    reqs_pipe2_read_V_sector_num_full_n;
wire   [31:0] reqs_pipe2_read_V_sector_num_dout;
wire    reqs_pipe2_read_V_sector_num_empty_n;
wire    reqs_pipe2_read_V_tag_full_n;
wire   [31:0] reqs_pipe2_read_V_tag_dout;
wire    reqs_pipe2_read_V_tag_empty_n;
wire   [0:0] reqs_pipe2_read_V_rw_din;
wire    reqs_pipe2_read_V_rw_full_n;
wire   [0:0] reqs_pipe2_read_V_rw_dout;
wire    reqs_pipe2_read_V_rw_empty_n;
wire   [0:0] data_valid_pipe2_read_V_din;
wire    data_valid_pipe2_read_V_full_n;
wire   [0:0] data_valid_pipe2_read_V_dout;
wire    data_valid_pipe2_read_V_empty_n;
wire    kbuf_addr_pipe2_read_V_full_n;
wire   [63:0] kbuf_addr_pipe2_read_V_dout;
wire    kbuf_addr_pipe2_read_V_empty_n;
wire   [0:0] data_pipe2_read_V_last_din;
wire    data_pipe2_read_V_last_full_n;
wire   [0:0] data_pipe2_read_V_last_dout;
wire    data_pipe2_read_V_last_empty_n;
wire    data_pipe2_read_V_data_V_full_n;
wire   [511:0] data_pipe2_read_V_data_V_dout;
wire    data_pipe2_read_V_data_V_empty_n;
wire    host_data_pcie_write_req_apply_V_num_full_n;
wire   [7:0] host_data_pcie_write_req_apply_V_num_dout;
wire    host_data_pcie_write_req_apply_V_num_empty_n;
wire    host_data_pcie_write_req_apply_V_addr_full_n;
wire   [63:0] host_data_pcie_write_req_apply_V_addr_dout;
wire    host_data_pcie_write_req_apply_V_addr_empty_n;
wire    host_fin_pcie_write_req_apply_V_num_full_n;
wire   [7:0] host_fin_pcie_write_req_apply_V_num_dout;
wire    host_fin_pcie_write_req_apply_V_num_empty_n;
wire    host_fin_pcie_write_req_apply_V_addr_full_n;
wire   [63:0] host_fin_pcie_write_req_apply_V_addr_dout;
wire    host_fin_pcie_write_req_apply_V_addr_empty_n;
wire   [0:0] host_data_pcie_write_req_data_V_last_din;
wire    host_data_pcie_write_req_data_V_last_full_n;
wire   [0:0] host_data_pcie_write_req_data_V_last_dout;
wire    host_data_pcie_write_req_data_V_last_empty_n;
wire    host_data_pcie_write_req_data_V_data_V_full_n;
wire   [511:0] host_data_pcie_write_req_data_V_data_V_dout;
wire    host_data_pcie_write_req_data_V_data_V_empty_n;
wire    host_dram_write_req_apply_V_num_full_n;
wire   [7:0] host_dram_write_req_apply_V_num_dout;
wire    host_dram_write_req_apply_V_num_empty_n;
wire    host_dram_write_req_apply_V_addr_full_n;
wire   [63:0] host_dram_write_req_apply_V_addr_dout;
wire    host_dram_write_req_apply_V_addr_empty_n;
wire   [0:0] host_dram_write_req_data_V_last_din;
wire    host_dram_write_req_data_V_last_full_n;
wire   [0:0] host_dram_write_req_data_V_last_dout;
wire    host_dram_write_req_data_V_last_empty_n;
wire    host_dram_write_req_data_V_data_V_full_n;
wire   [511:0] host_dram_write_req_data_V_data_V_dout;
wire    host_dram_write_req_data_V_data_V_empty_n;
wire   [0:0] host_fin_pcie_write_req_data_V_last_din;
wire    host_fin_pcie_write_req_data_V_last_full_n;
wire   [0:0] host_fin_pcie_write_req_data_V_last_dout;
wire    host_fin_pcie_write_req_data_V_last_empty_n;
wire    host_fin_pcie_write_req_data_V_data_V_full_n;
wire   [511:0] host_fin_pcie_write_req_data_V_data_V_dout;
wire    host_fin_pcie_write_req_data_V_data_V_empty_n;
wire   [0:0] host_dram_write_resp_V_din;
wire    host_dram_write_resp_V_full_n;
wire   [0:0] host_dram_write_resp_V_dout;
wire    host_dram_write_resp_V_empty_n;
wire    host_delay_cycle_cnts_V_full_n;
wire   [31:0] host_delay_cycle_cnts_V_dout;
wire    host_delay_cycle_cnts_V_empty_n;
wire    host_throttle_params_V_full_n;
wire   [31:0] host_throttle_params_V_dout;
wire    host_throttle_params_V_empty_n;
wire    device_delay_cycle_cnts_V_full_n;
wire   [31:0] device_delay_cycle_cnts_V_dout;
wire    device_delay_cycle_cnts_V_empty_n;
wire    device_throttle_params_V_full_n;
wire   [31:0] device_throttle_params_V_dout;
wire    device_throttle_params_V_empty_n;
wire   [0:0] preserver_cheat_signals_V_din;
wire    preserver_cheat_signals_V_full_n;
wire   [0:0] preserver_cheat_signals_V_dout;
wire    preserver_cheat_signals_V_empty_n;
wire    app_file_infos_0_V_full_n;
wire   [31:0] app_file_infos_0_V_dout;
wire    app_file_infos_0_V_empty_n;
wire    app_file_infos_1_V_full_n;
wire   [31:0] app_file_infos_1_V_dout;
wire    app_file_infos_1_V_empty_n;
wire    app_file_infos_2_V_full_n;
wire   [31:0] app_file_infos_2_V_dout;
wire    app_file_infos_2_V_empty_n;
wire    app_buf_addrs_0_V_full_n;
wire   [31:0] app_buf_addrs_0_V_dout;
wire    app_buf_addrs_0_V_empty_n;
wire    app_buf_addrs_1_V_full_n;
wire   [31:0] app_buf_addrs_1_V_dout;
wire    app_buf_addrs_1_V_empty_n;
wire    app_buf_addrs_2_V_full_n;
wire   [31:0] app_buf_addrs_2_V_dout;
wire    app_buf_addrs_2_V_empty_n;
wire   [0:0] app_free_buf_0_V_din;
wire    app_free_buf_0_V_full_n;
wire   [0:0] app_free_buf_0_V_dout;
wire    app_free_buf_0_V_empty_n;
wire   [0:0] app_free_buf_1_V_din;
wire    app_free_buf_1_V_full_n;
wire   [0:0] app_free_buf_1_V_dout;
wire    app_free_buf_1_V_empty_n;
wire   [0:0] app_free_buf_2_V_din;
wire    app_free_buf_2_V_full_n;
wire   [0:0] app_free_buf_2_V_dout;
wire    app_free_buf_2_V_empty_n;
wire    app_input_params_0_V_full_n;
wire   [31:0] app_input_params_0_V_dout;
wire    app_input_params_0_V_empty_n;
wire    app_input_params_1_V_full_n;
wire   [31:0] app_input_params_1_V_dout;
wire    app_input_params_1_V_empty_n;
wire    app_input_params_2_V_full_n;
wire   [31:0] app_input_params_2_V_dout;
wire    app_input_params_2_V_empty_n;
wire   [0:0] reset_sigs_0_V_din;
wire    reset_sigs_0_V_full_n;
wire   [0:0] reset_sigs_0_V_dout;
wire    reset_sigs_0_V_empty_n;
wire   [0:0] reset_sigs_1_V_din;
wire    reset_sigs_1_V_full_n;
wire   [0:0] reset_sigs_1_V_dout;
wire    reset_sigs_1_V_empty_n;
wire   [0:0] reset_sigs_2_V_din;
wire    reset_sigs_2_V_full_n;
wire   [0:0] reset_sigs_2_V_dout;
wire    reset_sigs_2_V_empty_n;
wire   [0:0] device_pcie_write_req_data_0_V_last_din;
wire    device_pcie_write_req_data_0_V_last_full_n;
wire   [0:0] device_pcie_write_req_data_0_V_last_dout;
wire    device_pcie_write_req_data_0_V_last_empty_n;
wire    device_pcie_write_req_data_0_V_data_V_full_n;
wire   [511:0] device_pcie_write_req_data_0_V_data_V_dout;
wire    device_pcie_write_req_data_0_V_data_V_empty_n;
wire    device_pcie_write_req_apply_0_V_num_full_n;
wire   [7:0] device_pcie_write_req_apply_0_V_num_dout;
wire    device_pcie_write_req_apply_0_V_num_empty_n;
wire    device_pcie_write_req_apply_0_V_addr_full_n;
wire   [63:0] device_pcie_write_req_apply_0_V_addr_dout;
wire    device_pcie_write_req_apply_0_V_addr_empty_n;
wire   [0:0] device_pcie_write_req_data_1_V_last_din;
wire    device_pcie_write_req_data_1_V_last_full_n;
wire   [0:0] device_pcie_write_req_data_1_V_last_dout;
wire    device_pcie_write_req_data_1_V_last_empty_n;
wire    device_pcie_write_req_data_1_V_data_V_full_n;
wire   [511:0] device_pcie_write_req_data_1_V_data_V_dout;
wire    device_pcie_write_req_data_1_V_data_V_empty_n;
wire    device_pcie_write_req_apply_1_V_num_full_n;
wire   [7:0] device_pcie_write_req_apply_1_V_num_dout;
wire    device_pcie_write_req_apply_1_V_num_empty_n;
wire    device_pcie_write_req_apply_1_V_addr_full_n;
wire   [63:0] device_pcie_write_req_apply_1_V_addr_dout;
wire    device_pcie_write_req_apply_1_V_addr_empty_n;
wire   [0:0] device_pcie_write_req_data_2_V_last_din;
wire    device_pcie_write_req_data_2_V_last_full_n;
wire   [0:0] device_pcie_write_req_data_2_V_last_dout;
wire    device_pcie_write_req_data_2_V_last_empty_n;
wire    device_pcie_write_req_data_2_V_data_V_full_n;
wire   [511:0] device_pcie_write_req_data_2_V_data_V_dout;
wire    device_pcie_write_req_data_2_V_data_V_empty_n;
wire    device_pcie_write_req_apply_2_V_num_full_n;
wire   [7:0] device_pcie_write_req_apply_2_V_num_dout;
wire    device_pcie_write_req_apply_2_V_num_empty_n;
wire    device_pcie_write_req_apply_2_V_addr_full_n;
wire   [63:0] device_pcie_write_req_apply_2_V_addr_dout;
wire    device_pcie_write_req_apply_2_V_addr_empty_n;
wire   [0:0] cosim_dramA_write_req_data_V_last_din;
wire    cosim_dramA_write_req_data_V_last_full_n;
wire   [0:0] cosim_dramA_write_req_data_V_last_dout;
wire    cosim_dramA_write_req_data_V_last_empty_n;
wire    cosim_dramA_write_req_data_V_data_V_full_n;
wire   [511:0] cosim_dramA_write_req_data_V_data_V_dout;
wire    cosim_dramA_write_req_data_V_data_V_empty_n;
wire    cosim_dramA_write_req_apply_V_num_full_n;
wire   [7:0] cosim_dramA_write_req_apply_V_num_dout;
wire    cosim_dramA_write_req_apply_V_num_empty_n;
wire    cosim_dramA_write_req_apply_V_addr_full_n;
wire   [63:0] cosim_dramA_write_req_apply_V_addr_dout;
wire    cosim_dramA_write_req_apply_V_addr_empty_n;
wire   [0:0] cosim_dramB_write_req_data_V_last_din;
wire    cosim_dramB_write_req_data_V_last_full_n;
wire   [0:0] cosim_dramB_write_req_data_V_last_dout;
wire    cosim_dramB_write_req_data_V_last_empty_n;
wire    cosim_dramB_write_req_data_V_data_V_full_n;
wire   [511:0] cosim_dramB_write_req_data_V_data_V_dout;
wire    cosim_dramB_write_req_data_V_data_V_empty_n;
wire    cosim_dramB_write_req_apply_V_num_full_n;
wire   [7:0] cosim_dramB_write_req_apply_V_num_dout;
wire    cosim_dramB_write_req_apply_V_num_empty_n;
wire    cosim_dramB_write_req_apply_V_addr_full_n;
wire   [63:0] cosim_dramB_write_req_apply_V_addr_dout;
wire    cosim_dramB_write_req_apply_V_addr_empty_n;
wire   [0:0] cosim_dramC_write_req_data_V_last_din;
wire    cosim_dramC_write_req_data_V_last_full_n;
wire   [0:0] cosim_dramC_write_req_data_V_last_dout;
wire    cosim_dramC_write_req_data_V_last_empty_n;
wire    cosim_dramC_write_req_data_V_data_V_full_n;
wire   [511:0] cosim_dramC_write_req_data_V_data_V_dout;
wire    cosim_dramC_write_req_data_V_data_V_empty_n;
wire    cosim_dramC_write_req_apply_V_num_full_n;
wire   [7:0] cosim_dramC_write_req_apply_V_num_dout;
wire    cosim_dramC_write_req_apply_V_num_empty_n;
wire    cosim_dramC_write_req_apply_V_addr_full_n;
wire   [63:0] cosim_dramC_write_req_apply_V_addr_dout;
wire    cosim_dramC_write_req_apply_V_addr_empty_n;
wire   [0:0] cosim_dramD_write_req_data_V_last_din;
wire    cosim_dramD_write_req_data_V_last_full_n;
wire   [0:0] cosim_dramD_write_req_data_V_last_dout;
wire    cosim_dramD_write_req_data_V_last_empty_n;
wire    cosim_dramD_write_req_data_V_data_V_full_n;
wire   [511:0] cosim_dramD_write_req_data_V_data_V_dout;
wire    cosim_dramD_write_req_data_V_data_V_empty_n;
wire    cosim_dramD_write_req_apply_V_num_full_n;
wire   [7:0] cosim_dramD_write_req_apply_V_num_dout;
wire    cosim_dramD_write_req_apply_V_num_empty_n;
wire    cosim_dramD_write_req_apply_V_addr_full_n;
wire   [63:0] cosim_dramD_write_req_apply_V_addr_dout;
wire    cosim_dramD_write_req_apply_V_addr_empty_n;
wire    device_dram_req_context_V_id_full_n;
wire   [7:0] device_dram_req_context_V_id_dout;
wire    device_dram_req_context_V_id_empty_n;
wire    device_dram_req_context_V_num_full_n;
wire   [7:0] device_dram_req_context_V_num_dout;
wire    device_dram_req_context_V_num_empty_n;
wire    device_dram_read_req_V_num_full_n;
wire   [7:0] device_dram_read_req_V_num_dout;
wire    device_dram_read_req_V_num_empty_n;
wire    device_dram_read_req_V_addr_full_n;
wire   [63:0] device_dram_read_req_V_addr_dout;
wire    device_dram_read_req_V_addr_empty_n;
wire    device_dram_read_req_0_V_num_full_n;
wire   [7:0] device_dram_read_req_0_V_num_dout;
wire    device_dram_read_req_0_V_num_empty_n;
wire    device_dram_read_req_0_V_addr_full_n;
wire   [63:0] device_dram_read_req_0_V_addr_dout;
wire    device_dram_read_req_0_V_addr_empty_n;
wire    device_dram_read_req_1_V_num_full_n;
wire   [7:0] device_dram_read_req_1_V_num_dout;
wire    device_dram_read_req_1_V_num_empty_n;
wire    device_dram_read_req_1_V_addr_full_n;
wire   [63:0] device_dram_read_req_1_V_addr_dout;
wire    device_dram_read_req_1_V_addr_empty_n;
wire    device_dram_read_req_2_V_num_full_n;
wire   [7:0] device_dram_read_req_2_V_num_dout;
wire    device_dram_read_req_2_V_num_empty_n;
wire    device_dram_read_req_2_V_addr_full_n;
wire   [63:0] device_dram_read_req_2_V_addr_dout;
wire    device_dram_read_req_2_V_addr_empty_n;
wire   [0:0] device_dram_read_resp_V_last_din;
wire    device_dram_read_resp_V_last_full_n;
wire   [0:0] device_dram_read_resp_V_last_dout;
wire    device_dram_read_resp_V_last_empty_n;
wire    device_dram_read_resp_V_data_V_full_n;
wire   [511:0] device_dram_read_resp_V_data_V_dout;
wire    device_dram_read_resp_V_data_V_empty_n;
wire   [0:0] device_dram_read_resp_0_V_last_din;
wire    device_dram_read_resp_0_V_last_full_n;
wire   [0:0] device_dram_read_resp_0_V_last_dout;
wire    device_dram_read_resp_0_V_last_empty_n;
wire    device_dram_read_resp_0_V_data_V_full_n;
wire   [511:0] device_dram_read_resp_0_V_data_V_dout;
wire    device_dram_read_resp_0_V_data_V_empty_n;
wire   [0:0] device_dram_read_resp_1_V_last_din;
wire    device_dram_read_resp_1_V_last_full_n;
wire   [0:0] device_dram_read_resp_1_V_last_dout;
wire    device_dram_read_resp_1_V_last_empty_n;
wire    device_dram_read_resp_1_V_data_V_full_n;
wire   [511:0] device_dram_read_resp_1_V_data_V_dout;
wire    device_dram_read_resp_1_V_data_V_empty_n;
wire   [0:0] device_dram_read_resp_2_V_last_din;
wire    device_dram_read_resp_2_V_last_full_n;
wire   [0:0] device_dram_read_resp_2_V_last_dout;
wire    device_dram_read_resp_2_V_last_empty_n;
wire    device_dram_read_resp_2_V_data_V_full_n;
wire   [511:0] device_dram_read_resp_2_V_data_V_dout;
wire    device_dram_read_resp_2_V_data_V_empty_n;
wire    cosim_dramA_read_req_V_num_full_n;
wire   [7:0] cosim_dramA_read_req_V_num_dout;
wire    cosim_dramA_read_req_V_num_empty_n;
wire    cosim_dramA_read_req_V_addr_full_n;
wire   [63:0] cosim_dramA_read_req_V_addr_dout;
wire    cosim_dramA_read_req_V_addr_empty_n;
wire    cosim_dramB_read_req_V_num_full_n;
wire   [7:0] cosim_dramB_read_req_V_num_dout;
wire    cosim_dramB_read_req_V_num_empty_n;
wire    cosim_dramB_read_req_V_addr_full_n;
wire   [63:0] cosim_dramB_read_req_V_addr_dout;
wire    cosim_dramB_read_req_V_addr_empty_n;
wire    cosim_dramC_read_req_V_num_full_n;
wire   [7:0] cosim_dramC_read_req_V_num_dout;
wire    cosim_dramC_read_req_V_num_empty_n;
wire    cosim_dramC_read_req_V_addr_full_n;
wire   [63:0] cosim_dramC_read_req_V_addr_dout;
wire    cosim_dramC_read_req_V_addr_empty_n;
wire    cosim_dramD_read_req_V_num_full_n;
wire   [7:0] cosim_dramD_read_req_V_num_dout;
wire    cosim_dramD_read_req_V_num_empty_n;
wire    cosim_dramD_read_req_V_addr_full_n;
wire   [63:0] cosim_dramD_read_req_V_addr_dout;
wire    cosim_dramD_read_req_V_addr_empty_n;
wire    pcie_read_multiplexer_write_context_V_full_n;
wire   [7:0] pcie_read_multiplexer_write_context_V_dout;
wire    pcie_read_multiplexer_write_context_V_empty_n;
wire   [0:0] cosim_dramA_read_resp_V_last_din;
wire    cosim_dramA_read_resp_V_last_full_n;
wire   [0:0] cosim_dramA_read_resp_V_last_dout;
wire    cosim_dramA_read_resp_V_last_empty_n;
wire    cosim_dramA_read_resp_V_data_V_full_n;
wire   [511:0] cosim_dramA_read_resp_V_data_V_dout;
wire    cosim_dramA_read_resp_V_data_V_empty_n;
wire   [0:0] cosim_dramB_read_resp_V_last_din;
wire    cosim_dramB_read_resp_V_last_full_n;
wire   [0:0] cosim_dramB_read_resp_V_last_dout;
wire    cosim_dramB_read_resp_V_last_empty_n;
wire    cosim_dramB_read_resp_V_data_V_full_n;
wire   [511:0] cosim_dramB_read_resp_V_data_V_dout;
wire    cosim_dramB_read_resp_V_data_V_empty_n;
wire   [0:0] cosim_dramC_read_resp_V_last_din;
wire    cosim_dramC_read_resp_V_last_full_n;
wire   [0:0] cosim_dramC_read_resp_V_last_dout;
wire    cosim_dramC_read_resp_V_last_empty_n;
wire    cosim_dramC_read_resp_V_data_V_full_n;
wire   [511:0] cosim_dramC_read_resp_V_data_V_dout;
wire    cosim_dramC_read_resp_V_data_V_empty_n;
wire   [0:0] cosim_dramD_read_resp_V_last_din;
wire    cosim_dramD_read_resp_V_last_full_n;
wire   [0:0] cosim_dramD_read_resp_V_last_dout;
wire    cosim_dramD_read_resp_V_last_empty_n;
wire    cosim_dramD_read_resp_V_data_V_full_n;
wire   [511:0] cosim_dramD_read_resp_V_data_V_dout;
wire    cosim_dramD_read_resp_V_data_V_empty_n;
wire    pcie_read_multiplexer_read_context_V_full_n;
wire   [7:0] pcie_read_multiplexer_read_context_V_dout;
wire    pcie_read_multiplexer_read_context_V_empty_n;
wire    host_dram_read_req_with_time_V_req_num_full_n;
wire   [7:0] host_dram_read_req_with_time_V_req_num_dout;
wire    host_dram_read_req_with_time_V_req_num_empty_n;
wire    host_dram_read_req_with_time_V_req_addr_full_n;
wire   [63:0] host_dram_read_req_with_time_V_req_addr_dout;
wire    host_dram_read_req_with_time_V_req_addr_empty_n;
wire    host_dram_read_req_with_time_V_time_full_n;
wire   [63:0] host_dram_read_req_with_time_V_time_dout;
wire    host_dram_read_req_with_time_V_time_empty_n;
wire    host_dram_write_req_apply_with_time_V_req_apply_num_full_n;
wire   [7:0] host_dram_write_req_apply_with_time_V_req_apply_num_dout;
wire    host_dram_write_req_apply_with_time_V_req_apply_num_empty_n;
wire    host_dram_write_req_apply_with_time_V_req_apply_addr_full_n;
wire   [63:0] host_dram_write_req_apply_with_time_V_req_apply_addr_dout;
wire    host_dram_write_req_apply_with_time_V_req_apply_addr_empty_n;
wire    host_dram_write_req_apply_with_time_V_time_full_n;
wire   [63:0] host_dram_write_req_apply_with_time_V_time_dout;
wire    host_dram_write_req_apply_with_time_V_time_empty_n;
wire    host_dram_read_req_delayed_V_num_full_n;
wire   [7:0] host_dram_read_req_delayed_V_num_dout;
wire    host_dram_read_req_delayed_V_num_empty_n;
wire    host_dram_read_req_delayed_V_addr_full_n;
wire   [63:0] host_dram_read_req_delayed_V_addr_dout;
wire    host_dram_read_req_delayed_V_addr_empty_n;
wire    host_dram_write_req_apply_delayed_V_num_full_n;
wire   [7:0] host_dram_write_req_apply_delayed_V_num_dout;
wire    host_dram_write_req_apply_delayed_V_num_empty_n;
wire    host_dram_write_req_apply_delayed_V_addr_full_n;
wire   [63:0] host_dram_write_req_apply_delayed_V_addr_dout;
wire    host_dram_write_req_apply_delayed_V_addr_empty_n;
wire   [0:0] host_dram_write_req_data_delayed_V_last_din;
wire    host_dram_write_req_data_delayed_V_last_full_n;
wire   [0:0] host_dram_write_req_data_delayed_V_last_dout;
wire    host_dram_write_req_data_delayed_V_last_empty_n;
wire    host_dram_write_req_data_delayed_V_data_V_full_n;
wire   [511:0] host_dram_write_req_data_delayed_V_data_V_dout;
wire    host_dram_write_req_data_delayed_V_data_V_empty_n;
wire   [0:0] host_dram_read_resp_delayed_V_last_din;
wire    host_dram_read_resp_delayed_V_last_full_n;
wire   [0:0] host_dram_read_resp_delayed_V_last_dout;
wire    host_dram_read_resp_delayed_V_last_empty_n;
wire    host_dram_read_resp_delayed_V_data_V_full_n;
wire   [511:0] host_dram_read_resp_delayed_V_data_V_dout;
wire    host_dram_read_resp_delayed_V_data_V_empty_n;
wire   [0:0] host_dram_write_req_data_throttled_V_last_din;
wire    host_dram_write_req_data_throttled_V_last_full_n;
wire   [0:0] host_dram_write_req_data_throttled_V_last_dout;
wire    host_dram_write_req_data_throttled_V_last_empty_n;
wire    host_dram_write_req_data_throttled_V_data_V_full_n;
wire   [511:0] host_dram_write_req_data_throttled_V_data_V_dout;
wire    host_dram_write_req_data_throttled_V_data_V_empty_n;
wire   [0:0] host_dram_read_resp_throttled_V_last_din;
wire    host_dram_read_resp_throttled_V_last_full_n;
wire   [0:0] host_dram_read_resp_throttled_V_last_dout;
wire    host_dram_read_resp_throttled_V_last_empty_n;
wire    host_dram_read_resp_throttled_V_data_V_full_n;
wire   [511:0] host_dram_read_resp_throttled_V_data_V_dout;
wire    host_dram_read_resp_throttled_V_data_V_empty_n;
wire    host_dramA_read_req_V_num_full_n;
wire   [7:0] host_dramA_read_req_V_num_dout;
wire    host_dramA_read_req_V_num_empty_n;
wire    host_dramA_read_req_V_addr_full_n;
wire   [63:0] host_dramA_read_req_V_addr_dout;
wire    host_dramA_read_req_V_addr_empty_n;
wire    host_dramA_write_req_apply_V_num_full_n;
wire   [7:0] host_dramA_write_req_apply_V_num_dout;
wire    host_dramA_write_req_apply_V_num_empty_n;
wire    host_dramA_write_req_apply_V_addr_full_n;
wire   [63:0] host_dramA_write_req_apply_V_addr_dout;
wire    host_dramA_write_req_apply_V_addr_empty_n;
wire    host_dramB_read_req_V_num_full_n;
wire   [7:0] host_dramB_read_req_V_num_dout;
wire    host_dramB_read_req_V_num_empty_n;
wire    host_dramB_read_req_V_addr_full_n;
wire   [63:0] host_dramB_read_req_V_addr_dout;
wire    host_dramB_read_req_V_addr_empty_n;
wire    host_dramB_write_req_apply_V_num_full_n;
wire   [7:0] host_dramB_write_req_apply_V_num_dout;
wire    host_dramB_write_req_apply_V_num_empty_n;
wire    host_dramB_write_req_apply_V_addr_full_n;
wire   [63:0] host_dramB_write_req_apply_V_addr_dout;
wire    host_dramB_write_req_apply_V_addr_empty_n;
wire    host_dramC_read_req_V_num_full_n;
wire   [7:0] host_dramC_read_req_V_num_dout;
wire    host_dramC_read_req_V_num_empty_n;
wire    host_dramC_read_req_V_addr_full_n;
wire   [63:0] host_dramC_read_req_V_addr_dout;
wire    host_dramC_read_req_V_addr_empty_n;
wire    host_dramC_write_req_apply_V_num_full_n;
wire   [7:0] host_dramC_write_req_apply_V_num_dout;
wire    host_dramC_write_req_apply_V_num_empty_n;
wire    host_dramC_write_req_apply_V_addr_full_n;
wire   [63:0] host_dramC_write_req_apply_V_addr_dout;
wire    host_dramC_write_req_apply_V_addr_empty_n;
wire    host_dramD_read_req_V_num_full_n;
wire   [7:0] host_dramD_read_req_V_num_dout;
wire    host_dramD_read_req_V_num_empty_n;
wire    host_dramD_read_req_V_addr_full_n;
wire   [63:0] host_dramD_read_req_V_addr_dout;
wire    host_dramD_read_req_V_addr_empty_n;
wire    host_dramD_write_req_apply_V_num_full_n;
wire   [7:0] host_dramD_write_req_apply_V_num_dout;
wire    host_dramD_write_req_apply_V_num_empty_n;
wire    host_dramD_write_req_apply_V_addr_full_n;
wire   [63:0] host_dramD_write_req_apply_V_addr_dout;
wire    host_dramD_write_req_apply_V_addr_empty_n;
wire    host_dram_dispatcher_write_context_V_bank_id_full_n;
wire   [7:0] host_dram_dispatcher_write_context_V_bank_id_dout;
wire    host_dram_dispatcher_write_context_V_bank_id_empty_n;
wire    host_dram_dispatcher_write_context_V_end_bank_id_full_n;
wire   [7:0] host_dram_dispatcher_write_context_V_end_bank_id_dout;
wire    host_dram_dispatcher_write_context_V_end_bank_id_empty_n;
wire    host_dram_dispatcher_write_context_V_before_boundry_num_full_n;
wire   [31:0] host_dram_dispatcher_write_context_V_before_boundry_num_dout;
wire    host_dram_dispatcher_write_context_V_before_boundry_num_empty_n;
wire    host_dram_dispatcher_write_context_V_cmd_num_full_n;
wire   [31:0] host_dram_dispatcher_write_context_V_cmd_num_dout;
wire    host_dram_dispatcher_write_context_V_cmd_num_empty_n;
wire    host_dram_dispatcher_read_context_V_bank_id_full_n;
wire   [7:0] host_dram_dispatcher_read_context_V_bank_id_dout;
wire    host_dram_dispatcher_read_context_V_bank_id_empty_n;
wire    host_dram_dispatcher_read_context_V_end_bank_id_full_n;
wire   [7:0] host_dram_dispatcher_read_context_V_end_bank_id_dout;
wire    host_dram_dispatcher_read_context_V_end_bank_id_empty_n;
wire    host_dram_dispatcher_read_context_V_cmd_num_full_n;
wire   [31:0] host_dram_dispatcher_read_context_V_cmd_num_dout;
wire    host_dram_dispatcher_read_context_V_cmd_num_empty_n;
wire   [0:0] host_dramA_read_resp_V_last_din;
wire    host_dramA_read_resp_V_last_full_n;
wire   [0:0] host_dramA_read_resp_V_last_dout;
wire    host_dramA_read_resp_V_last_empty_n;
wire    host_dramA_read_resp_V_data_V_full_n;
wire   [511:0] host_dramA_read_resp_V_data_V_dout;
wire    host_dramA_read_resp_V_data_V_empty_n;
wire   [0:0] host_dramA_write_req_data_V_last_din;
wire    host_dramA_write_req_data_V_last_full_n;
wire   [0:0] host_dramA_write_req_data_V_last_dout;
wire    host_dramA_write_req_data_V_last_empty_n;
wire    host_dramA_write_req_data_V_data_V_full_n;
wire   [511:0] host_dramA_write_req_data_V_data_V_dout;
wire    host_dramA_write_req_data_V_data_V_empty_n;
wire   [0:0] host_dramB_read_resp_V_last_din;
wire    host_dramB_read_resp_V_last_full_n;
wire   [0:0] host_dramB_read_resp_V_last_dout;
wire    host_dramB_read_resp_V_last_empty_n;
wire    host_dramB_read_resp_V_data_V_full_n;
wire   [511:0] host_dramB_read_resp_V_data_V_dout;
wire    host_dramB_read_resp_V_data_V_empty_n;
wire   [0:0] host_dramB_write_req_data_V_last_din;
wire    host_dramB_write_req_data_V_last_full_n;
wire   [0:0] host_dramB_write_req_data_V_last_dout;
wire    host_dramB_write_req_data_V_last_empty_n;
wire    host_dramB_write_req_data_V_data_V_full_n;
wire   [511:0] host_dramB_write_req_data_V_data_V_dout;
wire    host_dramB_write_req_data_V_data_V_empty_n;
wire   [0:0] host_dramC_read_resp_V_last_din;
wire    host_dramC_read_resp_V_last_full_n;
wire   [0:0] host_dramC_read_resp_V_last_dout;
wire    host_dramC_read_resp_V_last_empty_n;
wire    host_dramC_read_resp_V_data_V_full_n;
wire   [511:0] host_dramC_read_resp_V_data_V_dout;
wire    host_dramC_read_resp_V_data_V_empty_n;
wire   [0:0] host_dramC_write_req_data_V_last_din;
wire    host_dramC_write_req_data_V_last_full_n;
wire   [0:0] host_dramC_write_req_data_V_last_dout;
wire    host_dramC_write_req_data_V_last_empty_n;
wire    host_dramC_write_req_data_V_data_V_full_n;
wire   [511:0] host_dramC_write_req_data_V_data_V_dout;
wire    host_dramC_write_req_data_V_data_V_empty_n;
wire   [0:0] host_dramD_read_resp_V_last_din;
wire    host_dramD_read_resp_V_last_full_n;
wire   [0:0] host_dramD_read_resp_V_last_dout;
wire    host_dramD_read_resp_V_last_empty_n;
wire    host_dramD_read_resp_V_data_V_full_n;
wire   [511:0] host_dramD_read_resp_V_data_V_dout;
wire    host_dramD_read_resp_V_data_V_empty_n;
wire   [0:0] host_dramD_write_req_data_V_last_din;
wire    host_dramD_write_req_data_V_last_full_n;
wire   [0:0] host_dramD_write_req_data_V_last_dout;
wire    host_dramD_write_req_data_V_last_empty_n;
wire    host_dramD_write_req_data_V_data_V_full_n;
wire   [511:0] host_dramD_write_req_data_V_data_V_dout;
wire    host_dramD_write_req_data_V_data_V_empty_n;
wire    device_dram_write_req_apply_V_num_full_n;
wire   [7:0] device_dram_write_req_apply_V_num_dout;
wire    device_dram_write_req_apply_V_num_empty_n;
wire    device_dram_write_req_apply_V_addr_full_n;
wire   [63:0] device_dram_write_req_apply_V_addr_dout;
wire    device_dram_write_req_apply_V_addr_empty_n;
wire    device_dram_read_req_with_time_V_req_num_full_n;
wire   [7:0] device_dram_read_req_with_time_V_req_num_dout;
wire    device_dram_read_req_with_time_V_req_num_empty_n;
wire    device_dram_read_req_with_time_V_req_addr_full_n;
wire   [63:0] device_dram_read_req_with_time_V_req_addr_dout;
wire    device_dram_read_req_with_time_V_req_addr_empty_n;
wire    device_dram_read_req_with_time_V_time_full_n;
wire   [63:0] device_dram_read_req_with_time_V_time_dout;
wire    device_dram_read_req_with_time_V_time_empty_n;
wire    device_dram_write_req_apply_with_time_V_req_apply_num_full_n;
wire   [7:0] device_dram_write_req_apply_with_time_V_req_apply_num_dout;
wire    device_dram_write_req_apply_with_time_V_req_apply_num_empty_n;
wire    device_dram_write_req_apply_with_time_V_req_apply_addr_full_n;
wire   [63:0] device_dram_write_req_apply_with_time_V_req_apply_addr_dout;
wire    device_dram_write_req_apply_with_time_V_req_apply_addr_empty_n;
wire    device_dram_write_req_apply_with_time_V_time_full_n;
wire   [63:0] device_dram_write_req_apply_with_time_V_time_dout;
wire    device_dram_write_req_apply_with_time_V_time_empty_n;
wire    device_dram_read_req_delayed_V_num_full_n;
wire   [7:0] device_dram_read_req_delayed_V_num_dout;
wire    device_dram_read_req_delayed_V_num_empty_n;
wire    device_dram_read_req_delayed_V_addr_full_n;
wire   [63:0] device_dram_read_req_delayed_V_addr_dout;
wire    device_dram_read_req_delayed_V_addr_empty_n;
wire    device_dram_write_req_apply_delayed_V_num_full_n;
wire   [7:0] device_dram_write_req_apply_delayed_V_num_dout;
wire    device_dram_write_req_apply_delayed_V_num_empty_n;
wire    device_dram_write_req_apply_delayed_V_addr_full_n;
wire   [63:0] device_dram_write_req_apply_delayed_V_addr_dout;
wire    device_dram_write_req_apply_delayed_V_addr_empty_n;
wire   [0:0] device_dram_write_req_data_V_last_din;
wire    device_dram_write_req_data_V_last_full_n;
wire   [0:0] device_dram_write_req_data_V_last_dout;
wire    device_dram_write_req_data_V_last_empty_n;
wire    device_dram_write_req_data_V_data_V_full_n;
wire   [511:0] device_dram_write_req_data_V_data_V_dout;
wire    device_dram_write_req_data_V_data_V_empty_n;
wire   [0:0] device_dram_write_req_data_delayed_V_last_din;
wire    device_dram_write_req_data_delayed_V_last_full_n;
wire   [0:0] device_dram_write_req_data_delayed_V_last_dout;
wire    device_dram_write_req_data_delayed_V_last_empty_n;
wire    device_dram_write_req_data_delayed_V_data_V_full_n;
wire   [511:0] device_dram_write_req_data_delayed_V_data_V_dout;
wire    device_dram_write_req_data_delayed_V_data_V_empty_n;
wire   [0:0] device_dram_read_resp_delayed_V_last_din;
wire    device_dram_read_resp_delayed_V_last_full_n;
wire   [0:0] device_dram_read_resp_delayed_V_last_dout;
wire    device_dram_read_resp_delayed_V_last_empty_n;
wire    device_dram_read_resp_delayed_V_data_V_full_n;
wire   [511:0] device_dram_read_resp_delayed_V_data_V_dout;
wire    device_dram_read_resp_delayed_V_data_V_empty_n;
wire   [0:0] device_dram_write_req_data_throttled_V_last_din;
wire    device_dram_write_req_data_throttled_V_last_full_n;
wire   [0:0] device_dram_write_req_data_throttled_V_last_dout;
wire    device_dram_write_req_data_throttled_V_last_empty_n;
wire    device_dram_write_req_data_throttled_V_data_V_full_n;
wire   [511:0] device_dram_write_req_data_throttled_V_data_V_dout;
wire    device_dram_write_req_data_throttled_V_data_V_empty_n;
wire   [0:0] device_dram_read_resp_throttled_V_last_din;
wire    device_dram_read_resp_throttled_V_last_full_n;
wire   [0:0] device_dram_read_resp_throttled_V_last_dout;
wire    device_dram_read_resp_throttled_V_last_empty_n;
wire    device_dram_read_resp_throttled_V_data_V_full_n;
wire   [511:0] device_dram_read_resp_throttled_V_data_V_dout;
wire    device_dram_read_resp_throttled_V_data_V_empty_n;
wire    device_dramA_read_req_V_num_full_n;
wire   [7:0] device_dramA_read_req_V_num_dout;
wire    device_dramA_read_req_V_num_empty_n;
wire    device_dramA_read_req_V_addr_full_n;
wire   [63:0] device_dramA_read_req_V_addr_dout;
wire    device_dramA_read_req_V_addr_empty_n;
wire    device_dramA_write_req_apply_V_num_full_n;
wire   [7:0] device_dramA_write_req_apply_V_num_dout;
wire    device_dramA_write_req_apply_V_num_empty_n;
wire    device_dramA_write_req_apply_V_addr_full_n;
wire   [63:0] device_dramA_write_req_apply_V_addr_dout;
wire    device_dramA_write_req_apply_V_addr_empty_n;
wire    device_dramB_read_req_V_num_full_n;
wire   [7:0] device_dramB_read_req_V_num_dout;
wire    device_dramB_read_req_V_num_empty_n;
wire    device_dramB_read_req_V_addr_full_n;
wire   [63:0] device_dramB_read_req_V_addr_dout;
wire    device_dramB_read_req_V_addr_empty_n;
wire    device_dramB_write_req_apply_V_num_full_n;
wire   [7:0] device_dramB_write_req_apply_V_num_dout;
wire    device_dramB_write_req_apply_V_num_empty_n;
wire    device_dramB_write_req_apply_V_addr_full_n;
wire   [63:0] device_dramB_write_req_apply_V_addr_dout;
wire    device_dramB_write_req_apply_V_addr_empty_n;
wire    device_dramC_read_req_V_num_full_n;
wire   [7:0] device_dramC_read_req_V_num_dout;
wire    device_dramC_read_req_V_num_empty_n;
wire    device_dramC_read_req_V_addr_full_n;
wire   [63:0] device_dramC_read_req_V_addr_dout;
wire    device_dramC_read_req_V_addr_empty_n;
wire    device_dramC_write_req_apply_V_num_full_n;
wire   [7:0] device_dramC_write_req_apply_V_num_dout;
wire    device_dramC_write_req_apply_V_num_empty_n;
wire    device_dramC_write_req_apply_V_addr_full_n;
wire   [63:0] device_dramC_write_req_apply_V_addr_dout;
wire    device_dramC_write_req_apply_V_addr_empty_n;
wire    device_dramD_read_req_V_num_full_n;
wire   [7:0] device_dramD_read_req_V_num_dout;
wire    device_dramD_read_req_V_num_empty_n;
wire    device_dramD_read_req_V_addr_full_n;
wire   [63:0] device_dramD_read_req_V_addr_dout;
wire    device_dramD_read_req_V_addr_empty_n;
wire    device_dramD_write_req_apply_V_num_full_n;
wire   [7:0] device_dramD_write_req_apply_V_num_dout;
wire    device_dramD_write_req_apply_V_num_empty_n;
wire    device_dramD_write_req_apply_V_addr_full_n;
wire   [63:0] device_dramD_write_req_apply_V_addr_dout;
wire    device_dramD_write_req_apply_V_addr_empty_n;
wire    device_dram_dispatcher_write_context_V_bank_id_full_n;
wire   [7:0] device_dram_dispatcher_write_context_V_bank_id_dout;
wire    device_dram_dispatcher_write_context_V_bank_id_empty_n;
wire    device_dram_dispatcher_write_context_V_end_bank_id_full_n;
wire   [7:0] device_dram_dispatcher_write_context_V_end_bank_id_dout;
wire    device_dram_dispatcher_write_context_V_end_bank_id_empty_n;
wire    device_dram_dispatcher_write_context_V_before_boundry_num_full_n;
wire   [31:0] device_dram_dispatcher_write_context_V_before_boundry_num_dout;
wire    device_dram_dispatcher_write_context_V_before_boundry_num_empty_n;
wire    device_dram_dispatcher_write_context_V_cmd_num_full_n;
wire   [31:0] device_dram_dispatcher_write_context_V_cmd_num_dout;
wire    device_dram_dispatcher_write_context_V_cmd_num_empty_n;
wire    device_dram_dispatcher_read_context_V_bank_id_full_n;
wire   [7:0] device_dram_dispatcher_read_context_V_bank_id_dout;
wire    device_dram_dispatcher_read_context_V_bank_id_empty_n;
wire    device_dram_dispatcher_read_context_V_end_bank_id_full_n;
wire   [7:0] device_dram_dispatcher_read_context_V_end_bank_id_dout;
wire    device_dram_dispatcher_read_context_V_end_bank_id_empty_n;
wire    device_dram_dispatcher_read_context_V_cmd_num_full_n;
wire   [31:0] device_dram_dispatcher_read_context_V_cmd_num_dout;
wire    device_dram_dispatcher_read_context_V_cmd_num_empty_n;
wire   [0:0] device_dramA_read_resp_V_last_din;
wire    device_dramA_read_resp_V_last_full_n;
wire   [0:0] device_dramA_read_resp_V_last_dout;
wire    device_dramA_read_resp_V_last_empty_n;
wire    device_dramA_read_resp_V_data_V_full_n;
wire   [511:0] device_dramA_read_resp_V_data_V_dout;
wire    device_dramA_read_resp_V_data_V_empty_n;
wire   [0:0] device_dramA_write_req_data_V_last_din;
wire    device_dramA_write_req_data_V_last_full_n;
wire   [0:0] device_dramA_write_req_data_V_last_dout;
wire    device_dramA_write_req_data_V_last_empty_n;
wire    device_dramA_write_req_data_V_data_V_full_n;
wire   [511:0] device_dramA_write_req_data_V_data_V_dout;
wire    device_dramA_write_req_data_V_data_V_empty_n;
wire   [0:0] device_dramB_read_resp_V_last_din;
wire    device_dramB_read_resp_V_last_full_n;
wire   [0:0] device_dramB_read_resp_V_last_dout;
wire    device_dramB_read_resp_V_last_empty_n;
wire    device_dramB_read_resp_V_data_V_full_n;
wire   [511:0] device_dramB_read_resp_V_data_V_dout;
wire    device_dramB_read_resp_V_data_V_empty_n;
wire   [0:0] device_dramB_write_req_data_V_last_din;
wire    device_dramB_write_req_data_V_last_full_n;
wire   [0:0] device_dramB_write_req_data_V_last_dout;
wire    device_dramB_write_req_data_V_last_empty_n;
wire    device_dramB_write_req_data_V_data_V_full_n;
wire   [511:0] device_dramB_write_req_data_V_data_V_dout;
wire    device_dramB_write_req_data_V_data_V_empty_n;
wire   [0:0] device_dramC_read_resp_V_last_din;
wire    device_dramC_read_resp_V_last_full_n;
wire   [0:0] device_dramC_read_resp_V_last_dout;
wire    device_dramC_read_resp_V_last_empty_n;
wire    device_dramC_read_resp_V_data_V_full_n;
wire   [511:0] device_dramC_read_resp_V_data_V_dout;
wire    device_dramC_read_resp_V_data_V_empty_n;
wire   [0:0] device_dramC_write_req_data_V_last_din;
wire    device_dramC_write_req_data_V_last_full_n;
wire   [0:0] device_dramC_write_req_data_V_last_dout;
wire    device_dramC_write_req_data_V_last_empty_n;
wire    device_dramC_write_req_data_V_data_V_full_n;
wire   [511:0] device_dramC_write_req_data_V_data_V_dout;
wire    device_dramC_write_req_data_V_data_V_empty_n;
wire   [0:0] device_dramD_read_resp_V_last_din;
wire    device_dramD_read_resp_V_last_full_n;
wire   [0:0] device_dramD_read_resp_V_last_dout;
wire    device_dramD_read_resp_V_last_empty_n;
wire    device_dramD_read_resp_V_data_V_full_n;
wire   [511:0] device_dramD_read_resp_V_data_V_dout;
wire    device_dramD_read_resp_V_data_V_empty_n;
wire   [0:0] device_dramD_write_req_data_V_last_din;
wire    device_dramD_write_req_data_V_last_full_n;
wire   [0:0] device_dramD_write_req_data_V_last_dout;
wire    device_dramD_write_req_data_V_last_empty_n;
wire    device_dramD_write_req_data_V_data_V_full_n;
wire   [511:0] device_dramD_write_req_data_V_data_V_dout;
wire    device_dramD_write_req_data_V_data_V_empty_n;
wire   [0:0] dramA_read_context_V_din;
wire    dramA_read_context_V_full_n;
wire   [0:0] dramA_read_context_V_dout;
wire    dramA_read_context_V_empty_n;
wire   [0:0] dramB_read_context_V_din;
wire    dramB_read_context_V_full_n;
wire   [0:0] dramB_read_context_V_dout;
wire    dramB_read_context_V_empty_n;
wire   [0:0] dramC_read_context_V_din;
wire    dramC_read_context_V_full_n;
wire   [0:0] dramC_read_context_V_dout;
wire    dramC_read_context_V_empty_n;
wire   [0:0] dramD_read_context_V_din;
wire    dramD_read_context_V_full_n;
wire   [0:0] dramD_read_context_V_dout;
wire    dramD_read_context_V_empty_n;
wire   [0:0] reset_dram_helper_app_0_V_din;
wire    reset_dram_helper_app_0_V_full_n;
wire   [0:0] reset_dram_helper_app_0_V_dout;
wire    reset_dram_helper_app_0_V_empty_n;
wire    buf_app_input_data_0_V_data_V_full_n;
wire   [511:0] buf_app_input_data_0_V_data_V_dout;
wire    buf_app_input_data_0_V_data_V_empty_n;
wire    buf_app_input_data_0_V_len_full_n;
wire   [15:0] buf_app_input_data_0_V_len_dout;
wire    buf_app_input_data_0_V_len_empty_n;
wire   [0:0] buf_app_input_data_0_V_eop_din;
wire    buf_app_input_data_0_V_eop_full_n;
wire   [0:0] buf_app_input_data_0_V_eop_dout;
wire    buf_app_input_data_0_V_eop_empty_n;
wire   [0:0] buf_read_sig_app_input_data_0_V_din;
wire    buf_read_sig_app_input_data_0_V_full_n;
wire   [0:0] buf_read_sig_app_input_data_0_V_dout;
wire    buf_read_sig_app_input_data_0_V_empty_n;
wire   [0:0] reset_dram_helper_app_1_V_din;
wire    reset_dram_helper_app_1_V_full_n;
wire   [0:0] reset_dram_helper_app_1_V_dout;
wire    reset_dram_helper_app_1_V_empty_n;
wire    buf_app_input_data_1_V_data_V_full_n;
wire   [511:0] buf_app_input_data_1_V_data_V_dout;
wire    buf_app_input_data_1_V_data_V_empty_n;
wire    buf_app_input_data_1_V_len_full_n;
wire   [15:0] buf_app_input_data_1_V_len_dout;
wire    buf_app_input_data_1_V_len_empty_n;
wire   [0:0] buf_app_input_data_1_V_eop_din;
wire    buf_app_input_data_1_V_eop_full_n;
wire   [0:0] buf_app_input_data_1_V_eop_dout;
wire    buf_app_input_data_1_V_eop_empty_n;
wire   [0:0] buf_read_sig_app_input_data_1_V_din;
wire    buf_read_sig_app_input_data_1_V_full_n;
wire   [0:0] buf_read_sig_app_input_data_1_V_dout;
wire    buf_read_sig_app_input_data_1_V_empty_n;
wire   [0:0] reset_dram_helper_app_2_V_din;
wire    reset_dram_helper_app_2_V_full_n;
wire   [0:0] reset_dram_helper_app_2_V_dout;
wire    reset_dram_helper_app_2_V_empty_n;
wire    buf_app_input_data_2_V_data_V_full_n;
wire   [511:0] buf_app_input_data_2_V_data_V_dout;
wire    buf_app_input_data_2_V_data_V_empty_n;
wire    buf_app_input_data_2_V_len_full_n;
wire   [15:0] buf_app_input_data_2_V_len_dout;
wire    buf_app_input_data_2_V_len_empty_n;
wire   [0:0] buf_app_input_data_2_V_eop_din;
wire    buf_app_input_data_2_V_eop_full_n;
wire   [0:0] buf_app_input_data_2_V_eop_dout;
wire    buf_app_input_data_2_V_eop_empty_n;
wire   [0:0] buf_read_sig_app_input_data_2_V_din;
wire    buf_read_sig_app_input_data_2_V_full_n;
wire   [0:0] buf_read_sig_app_input_data_2_V_dout;
wire    buf_read_sig_app_input_data_2_V_empty_n;
wire    app_input_data_0_V_data_V_full_n;
wire   [511:0] app_input_data_0_V_data_V_dout;
wire    app_input_data_0_V_data_V_empty_n;
wire    app_input_data_0_V_len_full_n;
wire   [15:0] app_input_data_0_V_len_dout;
wire    app_input_data_0_V_len_empty_n;
wire   [0:0] app_input_data_0_V_eop_din;
wire    app_input_data_0_V_eop_full_n;
wire   [0:0] app_input_data_0_V_eop_dout;
wire    app_input_data_0_V_eop_empty_n;
wire    app_input_data_1_V_data_V_full_n;
wire   [511:0] app_input_data_1_V_data_V_dout;
wire    app_input_data_1_V_data_V_empty_n;
wire    app_input_data_1_V_len_full_n;
wire   [15:0] app_input_data_1_V_len_dout;
wire    app_input_data_1_V_len_empty_n;
wire   [0:0] app_input_data_1_V_eop_din;
wire    app_input_data_1_V_eop_full_n;
wire   [0:0] app_input_data_1_V_eop_dout;
wire    app_input_data_1_V_eop_empty_n;
wire    app_input_data_2_V_data_V_full_n;
wire   [511:0] app_input_data_2_V_data_V_dout;
wire    app_input_data_2_V_data_V_empty_n;
wire    app_input_data_2_V_len_full_n;
wire   [15:0] app_input_data_2_V_len_dout;
wire    app_input_data_2_V_len_empty_n;
wire   [0:0] app_input_data_2_V_eop_din;
wire    app_input_data_2_V_eop_full_n;
wire   [0:0] app_input_data_2_V_eop_dout;
wire    app_input_data_2_V_eop_empty_n;
wire    app_output_data_splitted_0_V_data_V_full_n;
wire   [511:0] app_output_data_splitted_0_V_data_V_dout;
wire    app_output_data_splitted_0_V_data_V_empty_n;
wire    app_output_data_splitted_0_V_len_full_n;
wire   [15:0] app_output_data_splitted_0_V_len_dout;
wire    app_output_data_splitted_0_V_len_empty_n;
wire   [0:0] app_output_data_splitted_0_V_eop_din;
wire    app_output_data_splitted_0_V_eop_full_n;
wire   [0:0] app_output_data_splitted_0_V_eop_dout;
wire    app_output_data_splitted_0_V_eop_empty_n;
wire    app_output_data_meta_0_V_num_full_n;
wire   [31:0] app_output_data_meta_0_V_num_dout;
wire    app_output_data_meta_0_V_num_empty_n;
wire   [0:0] app_output_data_meta_0_V_eop_din;
wire    app_output_data_meta_0_V_eop_full_n;
wire   [0:0] app_output_data_meta_0_V_eop_dout;
wire    app_output_data_meta_0_V_eop_empty_n;
wire   [0:0] reset_pcie_helper_app_0_V_din;
wire    reset_pcie_helper_app_0_V_full_n;
wire   [0:0] reset_pcie_helper_app_0_V_dout;
wire    reset_pcie_helper_app_0_V_empty_n;
wire    app_output_data_0_V_data_V_full_n;
wire   [511:0] app_output_data_0_V_data_V_dout;
wire    app_output_data_0_V_data_V_empty_n;
wire    app_output_data_0_V_len_full_n;
wire   [15:0] app_output_data_0_V_len_dout;
wire    app_output_data_0_V_len_empty_n;
wire   [0:0] app_output_data_0_V_eop_din;
wire    app_output_data_0_V_eop_full_n;
wire   [0:0] app_output_data_0_V_eop_dout;
wire    app_output_data_0_V_eop_empty_n;
wire   [0:0] reset_pcie_data_splitter_app_0_V_din;
wire    reset_pcie_data_splitter_app_0_V_full_n;
wire   [0:0] reset_pcie_data_splitter_app_0_V_dout;
wire    reset_pcie_data_splitter_app_0_V_empty_n;
wire    app_output_data_splitted_1_V_data_V_full_n;
wire   [511:0] app_output_data_splitted_1_V_data_V_dout;
wire    app_output_data_splitted_1_V_data_V_empty_n;
wire    app_output_data_splitted_1_V_len_full_n;
wire   [15:0] app_output_data_splitted_1_V_len_dout;
wire    app_output_data_splitted_1_V_len_empty_n;
wire   [0:0] app_output_data_splitted_1_V_eop_din;
wire    app_output_data_splitted_1_V_eop_full_n;
wire   [0:0] app_output_data_splitted_1_V_eop_dout;
wire    app_output_data_splitted_1_V_eop_empty_n;
wire    app_output_data_meta_1_V_num_full_n;
wire   [31:0] app_output_data_meta_1_V_num_dout;
wire    app_output_data_meta_1_V_num_empty_n;
wire   [0:0] app_output_data_meta_1_V_eop_din;
wire    app_output_data_meta_1_V_eop_full_n;
wire   [0:0] app_output_data_meta_1_V_eop_dout;
wire    app_output_data_meta_1_V_eop_empty_n;
wire   [0:0] reset_pcie_helper_app_1_V_din;
wire    reset_pcie_helper_app_1_V_full_n;
wire   [0:0] reset_pcie_helper_app_1_V_dout;
wire    reset_pcie_helper_app_1_V_empty_n;
wire    app_output_data_1_V_data_V_full_n;
wire   [511:0] app_output_data_1_V_data_V_dout;
wire    app_output_data_1_V_data_V_empty_n;
wire    app_output_data_1_V_len_full_n;
wire   [15:0] app_output_data_1_V_len_dout;
wire    app_output_data_1_V_len_empty_n;
wire   [0:0] app_output_data_1_V_eop_din;
wire    app_output_data_1_V_eop_full_n;
wire   [0:0] app_output_data_1_V_eop_dout;
wire    app_output_data_1_V_eop_empty_n;
wire   [0:0] reset_pcie_data_splitter_app_1_V_din;
wire    reset_pcie_data_splitter_app_1_V_full_n;
wire   [0:0] reset_pcie_data_splitter_app_1_V_dout;
wire    reset_pcie_data_splitter_app_1_V_empty_n;
wire    app_output_data_splitted_2_V_data_V_full_n;
wire   [511:0] app_output_data_splitted_2_V_data_V_dout;
wire    app_output_data_splitted_2_V_data_V_empty_n;
wire    app_output_data_splitted_2_V_len_full_n;
wire   [15:0] app_output_data_splitted_2_V_len_dout;
wire    app_output_data_splitted_2_V_len_empty_n;
wire   [0:0] app_output_data_splitted_2_V_eop_din;
wire    app_output_data_splitted_2_V_eop_full_n;
wire   [0:0] app_output_data_splitted_2_V_eop_dout;
wire    app_output_data_splitted_2_V_eop_empty_n;
wire    app_output_data_meta_2_V_num_full_n;
wire   [31:0] app_output_data_meta_2_V_num_dout;
wire    app_output_data_meta_2_V_num_empty_n;
wire   [0:0] app_output_data_meta_2_V_eop_din;
wire    app_output_data_meta_2_V_eop_full_n;
wire   [0:0] app_output_data_meta_2_V_eop_dout;
wire    app_output_data_meta_2_V_eop_empty_n;
wire   [0:0] reset_pcie_helper_app_2_V_din;
wire    reset_pcie_helper_app_2_V_full_n;
wire   [0:0] reset_pcie_helper_app_2_V_dout;
wire    reset_pcie_helper_app_2_V_empty_n;
wire    app_output_data_2_V_data_V_full_n;
wire   [511:0] app_output_data_2_V_data_V_dout;
wire    app_output_data_2_V_data_V_empty_n;
wire    app_output_data_2_V_len_full_n;
wire   [15:0] app_output_data_2_V_len_dout;
wire    app_output_data_2_V_len_empty_n;
wire   [0:0] app_output_data_2_V_eop_din;
wire    app_output_data_2_V_eop_full_n;
wire   [0:0] app_output_data_2_V_eop_dout;
wire    app_output_data_2_V_eop_empty_n;
wire   [0:0] reset_pcie_data_splitter_app_2_V_din;
wire    reset_pcie_data_splitter_app_2_V_full_n;
wire   [0:0] reset_pcie_data_splitter_app_2_V_dout;
wire    reset_pcie_data_splitter_app_2_V_empty_n;
wire   [0:0] reset_app_pt_0_V_din;
wire    reset_app_pt_0_V_full_n;
wire   [0:0] reset_app_pt_0_V_dout;
wire    reset_app_pt_0_V_empty_n;
wire   [0:0] reset_app_pt_1_V_din;
wire    reset_app_pt_1_V_full_n;
wire   [0:0] reset_app_pt_1_V_dout;
wire    reset_app_pt_1_V_empty_n;
wire   [0:0] reset_app_pt_2_V_din;
wire    reset_app_pt_2_V_full_n;
wire   [0:0] reset_app_pt_2_V_dout;
wire    reset_app_pt_2_V_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_keeper_pcie_read_resp_U0_ap_ready;
wire    ap_sync_keeper_pcie_read_resp_U0_ap_ready;
reg   [1:0] keeper_pcie_read_resp_U0_ap_ready_count;
reg    ap_sync_reg_command_handler_U0_ap_ready;
wire    ap_sync_command_handler_U0_ap_ready;
reg   [1:0] command_handler_U0_ap_ready_count;
wire   [0:0] start_for_pcie_read_resp_mux_U0_din;
wire    start_for_pcie_read_resp_mux_U0_full_n;
wire   [0:0] start_for_pcie_read_resp_mux_U0_dout;
wire    start_for_pcie_read_resp_mux_U0_empty_n;
wire    pipe0_data_handler_U0_start_full_n;
wire    pipe0_data_handler_U0_start_write;
wire    pipe1_data_handler_U0_start_full_n;
wire    pipe1_data_handler_U0_start_write;
wire    pipe2_data_handler_U0_start_full_n;
wire    pipe2_data_handler_U0_start_write;
wire   [0:0] start_for_host_dram_delay_unit_U0_din;
wire    start_for_host_dram_delay_unit_U0_full_n;
wire   [0:0] start_for_host_dram_delay_unit_U0_dout;
wire    start_for_host_dram_delay_unit_U0_empty_n;
wire   [0:0] start_for_host_dram_throttle_unit_U0_din;
wire    start_for_host_dram_throttle_unit_U0_full_n;
wire   [0:0] start_for_host_dram_throttle_unit_U0_dout;
wire    start_for_host_dram_throttle_unit_U0_empty_n;
wire   [0:0] start_for_device_dram_delay_unit_U0_din;
wire    start_for_device_dram_delay_unit_U0_full_n;
wire   [0:0] start_for_device_dram_delay_unit_U0_dout;
wire    start_for_device_dram_delay_unit_U0_empty_n;
wire   [0:0] start_for_device_dram_throttle_unit_U0_din;
wire    start_for_device_dram_throttle_unit_U0_full_n;
wire   [0:0] start_for_device_dram_throttle_unit_U0_dout;
wire    start_for_device_dram_throttle_unit_U0_empty_n;
wire   [0:0] start_for_unused_channel_preserver_U0_din;
wire    start_for_unused_channel_preserver_U0_full_n;
wire   [0:0] start_for_unused_channel_preserver_U0_dout;
wire    start_for_unused_channel_preserver_U0_empty_n;
wire   [0:0] start_for_dram_helper_app_0_U0_din;
wire    start_for_dram_helper_app_0_U0_full_n;
wire   [0:0] start_for_dram_helper_app_0_U0_dout;
wire    start_for_dram_helper_app_0_U0_empty_n;
wire   [0:0] start_for_dram_helper_app_1_U0_din;
wire    start_for_dram_helper_app_1_U0_full_n;
wire   [0:0] start_for_dram_helper_app_1_U0_dout;
wire    start_for_dram_helper_app_1_U0_empty_n;
wire   [0:0] start_for_dram_helper_app_2_U0_din;
wire    start_for_dram_helper_app_2_U0_full_n;
wire   [0:0] start_for_dram_helper_app_2_U0_dout;
wire    start_for_dram_helper_app_2_U0_empty_n;
wire   [0:0] start_for_pcie_helper_app_0_U0_din;
wire    start_for_pcie_helper_app_0_U0_full_n;
wire   [0:0] start_for_pcie_helper_app_0_U0_dout;
wire    start_for_pcie_helper_app_0_U0_empty_n;
wire   [0:0] start_for_pcie_helper_app_1_U0_din;
wire    start_for_pcie_helper_app_1_U0_full_n;
wire   [0:0] start_for_pcie_helper_app_1_U0_dout;
wire    start_for_pcie_helper_app_1_U0_empty_n;
wire   [0:0] start_for_pcie_helper_app_2_U0_din;
wire    start_for_pcie_helper_app_2_U0_full_n;
wire   [0:0] start_for_pcie_helper_app_2_U0_dout;
wire    start_for_pcie_helper_app_2_U0_empty_n;
wire   [0:0] start_for_reset_propaganda_U0_din;
wire    start_for_reset_propaganda_U0_full_n;
wire   [0:0] start_for_reset_propaganda_U0_dout;
wire    start_for_reset_propaganda_U0_empty_n;
wire   [0:0] start_for_app_pt_0_U0_din;
wire    start_for_app_pt_0_U0_full_n;
wire   [0:0] start_for_app_pt_0_U0_dout;
wire    start_for_app_pt_0_U0_empty_n;
wire   [0:0] start_for_app_pt_1_U0_din;
wire    start_for_app_pt_1_U0_full_n;
wire   [0:0] start_for_app_pt_1_U0_dout;
wire    start_for_app_pt_1_U0_empty_n;
wire   [0:0] start_for_app_pt_2_U0_din;
wire    start_for_app_pt_2_U0_full_n;
wire   [0:0] start_for_app_pt_2_U0_dout;
wire    start_for_app_pt_2_U0_empty_n;
wire    pcie_write_multiplexer_U0_start_full_n;
wire    pcie_write_multiplexer_U0_start_write;
wire    device_dram_read_req_multiplexer_U0_start_full_n;
wire    device_dram_read_req_multiplexer_U0_start_write;
wire    device_dram_read_resp_multiplexer_U0_start_full_n;
wire    device_dram_read_resp_multiplexer_U0_start_write;
wire    pcie_read_req_mux_U0_start_full_n;
wire    pcie_read_req_mux_U0_start_write;
wire   [0:0] start_for_dramA_read_resp_multiplexer_U0_din;
wire    start_for_dramA_read_resp_multiplexer_U0_full_n;
wire   [0:0] start_for_dramA_read_resp_multiplexer_U0_dout;
wire    start_for_dramA_read_resp_multiplexer_U0_empty_n;
wire   [0:0] start_for_dramB_read_resp_multiplexer_U0_din;
wire    start_for_dramB_read_resp_multiplexer_U0_full_n;
wire   [0:0] start_for_dramB_read_resp_multiplexer_U0_dout;
wire    start_for_dramB_read_resp_multiplexer_U0_empty_n;
wire   [0:0] start_for_dramC_read_resp_multiplexer_U0_din;
wire    start_for_dramC_read_resp_multiplexer_U0_full_n;
wire   [0:0] start_for_dramC_read_resp_multiplexer_U0_dout;
wire    start_for_dramC_read_resp_multiplexer_U0_empty_n;
wire   [0:0] start_for_dramD_read_resp_multiplexer_U0_din;
wire    start_for_dramD_read_resp_multiplexer_U0_full_n;
wire   [0:0] start_for_dramD_read_resp_multiplexer_U0_dout;
wire    start_for_dramD_read_resp_multiplexer_U0_empty_n;
wire    pcie_read_context_forwarder_U0_start_full_n;
wire    pcie_read_context_forwarder_U0_start_write;
wire    pipeline_data_passer_U0_start_full_n;
wire    pipeline_data_passer_U0_start_write;
wire    host_dram_req_time_marker_U0_start_full_n;
wire    host_dram_req_time_marker_U0_start_write;
wire   [0:0] start_for_host_pipe0_dram_dispatcher_U0_din;
wire    start_for_host_pipe0_dram_dispatcher_U0_full_n;
wire   [0:0] start_for_host_pipe0_dram_dispatcher_U0_dout;
wire    start_for_host_pipe0_dram_dispatcher_U0_empty_n;
wire    host_delayed_channel_forwarder_U0_start_full_n;
wire    host_delayed_channel_forwarder_U0_start_write;
wire   [0:0] start_for_host_pipe1_dram_dispatcher_U0_din;
wire    start_for_host_pipe1_dram_dispatcher_U0_full_n;
wire   [0:0] start_for_host_pipe1_dram_dispatcher_U0_dout;
wire    start_for_host_pipe1_dram_dispatcher_U0_empty_n;
wire   [0:0] start_for_dramA_write_multiplexer_U0_din;
wire    start_for_dramA_write_multiplexer_U0_full_n;
wire   [0:0] start_for_dramA_write_multiplexer_U0_dout;
wire    start_for_dramA_write_multiplexer_U0_empty_n;
wire   [0:0] start_for_dramB_write_multiplexer_U0_din;
wire    start_for_dramB_write_multiplexer_U0_full_n;
wire   [0:0] start_for_dramB_write_multiplexer_U0_dout;
wire    start_for_dramB_write_multiplexer_U0_empty_n;
wire   [0:0] start_for_dramC_write_multiplexer_U0_din;
wire    start_for_dramC_write_multiplexer_U0_full_n;
wire   [0:0] start_for_dramC_write_multiplexer_U0_dout;
wire    start_for_dramC_write_multiplexer_U0_empty_n;
wire   [0:0] start_for_dramD_write_multiplexer_U0_din;
wire    start_for_dramD_write_multiplexer_U0_full_n;
wire   [0:0] start_for_dramD_write_multiplexer_U0_dout;
wire    start_for_dramD_write_multiplexer_U0_empty_n;
wire   [0:0] start_for_dramA_read_req_multiplexer_U0_din;
wire    start_for_dramA_read_req_multiplexer_U0_full_n;
wire   [0:0] start_for_dramA_read_req_multiplexer_U0_dout;
wire    start_for_dramA_read_req_multiplexer_U0_empty_n;
wire   [0:0] start_for_dramB_read_req_multiplexer_U0_din;
wire    start_for_dramB_read_req_multiplexer_U0_full_n;
wire   [0:0] start_for_dramB_read_req_multiplexer_U0_dout;
wire    start_for_dramB_read_req_multiplexer_U0_empty_n;
wire   [0:0] start_for_dramC_read_req_multiplexer_U0_din;
wire    start_for_dramC_read_req_multiplexer_U0_full_n;
wire   [0:0] start_for_dramC_read_req_multiplexer_U0_dout;
wire    start_for_dramC_read_req_multiplexer_U0_empty_n;
wire   [0:0] start_for_dramD_read_req_multiplexer_U0_din;
wire    start_for_dramD_read_req_multiplexer_U0_full_n;
wire   [0:0] start_for_dramD_read_req_multiplexer_U0_dout;
wire    start_for_dramD_read_req_multiplexer_U0_empty_n;
wire    host_pipe1_dram_dispatcher_U0_start_full_n;
wire    host_pipe1_dram_dispatcher_U0_start_write;
wire    device_dram_req_time_marker_U0_start_full_n;
wire    device_dram_req_time_marker_U0_start_write;
wire   [0:0] start_for_device_pipe0_dram_dispatcher_U0_din;
wire    start_for_device_pipe0_dram_dispatcher_U0_full_n;
wire   [0:0] start_for_device_pipe0_dram_dispatcher_U0_dout;
wire    start_for_device_pipe0_dram_dispatcher_U0_empty_n;
wire    device_delayed_channel_forwarder_U0_start_full_n;
wire    device_delayed_channel_forwarder_U0_start_write;
wire   [0:0] start_for_device_pipe1_dram_dispatcher_U0_din;
wire    start_for_device_pipe1_dram_dispatcher_U0_full_n;
wire   [0:0] start_for_device_pipe1_dram_dispatcher_U0_dout;
wire    start_for_device_pipe1_dram_dispatcher_U0_empty_n;
wire    device_pipe0_dram_dispatcher_U0_start_full_n;
wire    device_pipe0_dram_dispatcher_U0_start_write;
wire    device_pipe1_dram_dispatcher_U0_start_full_n;
wire    device_pipe1_dram_dispatcher_U0_start_write;
wire    dramA_write_multiplexer_U0_start_full_n;
wire    dramA_write_multiplexer_U0_start_write;
wire    dramB_write_multiplexer_U0_start_full_n;
wire    dramB_write_multiplexer_U0_start_write;
wire    dramC_write_multiplexer_U0_start_full_n;
wire    dramC_write_multiplexer_U0_start_write;
wire    dramD_write_multiplexer_U0_start_full_n;
wire    dramD_write_multiplexer_U0_start_write;
wire    dramA_read_req_multiplexer_U0_start_full_n;
wire    dramA_read_req_multiplexer_U0_start_write;
wire    dramB_read_req_multiplexer_U0_start_full_n;
wire    dramB_read_req_multiplexer_U0_start_write;
wire    dramC_read_req_multiplexer_U0_start_full_n;
wire    dramC_read_req_multiplexer_U0_start_write;
wire    dramD_read_req_multiplexer_U0_start_full_n;
wire    dramD_read_req_multiplexer_U0_start_write;
wire    dramA_read_resp_multiplexer_U0_start_full_n;
wire    dramA_read_resp_multiplexer_U0_start_write;
wire    dramB_read_resp_multiplexer_U0_start_full_n;
wire    dramB_read_resp_multiplexer_U0_start_write;
wire    dramC_read_resp_multiplexer_U0_start_full_n;
wire    dramC_read_resp_multiplexer_U0_start_write;
wire    dramD_read_resp_multiplexer_U0_start_full_n;
wire    dramD_read_resp_multiplexer_U0_start_write;
wire    unused_channel_preserver_U0_start_full_n;
wire    unused_channel_preserver_U0_start_write;
wire   [0:0] start_for_buf_app_input_data_forwarder_0_U0_din;
wire    start_for_buf_app_input_data_forwarder_0_U0_full_n;
wire   [0:0] start_for_buf_app_input_data_forwarder_0_U0_dout;
wire    start_for_buf_app_input_data_forwarder_0_U0_empty_n;
wire   [0:0] start_for_buf_app_input_data_forwarder_1_U0_din;
wire    start_for_buf_app_input_data_forwarder_1_U0_full_n;
wire   [0:0] start_for_buf_app_input_data_forwarder_1_U0_dout;
wire    start_for_buf_app_input_data_forwarder_1_U0_empty_n;
wire   [0:0] start_for_buf_app_input_data_forwarder_2_U0_din;
wire    start_for_buf_app_input_data_forwarder_2_U0_full_n;
wire   [0:0] start_for_buf_app_input_data_forwarder_2_U0_dout;
wire    start_for_buf_app_input_data_forwarder_2_U0_empty_n;
wire    buf_app_input_data_forwarder_0_U0_start_full_n;
wire    buf_app_input_data_forwarder_0_U0_start_write;
wire    buf_app_input_data_forwarder_1_U0_start_full_n;
wire    buf_app_input_data_forwarder_1_U0_start_write;
wire    buf_app_input_data_forwarder_2_U0_start_full_n;
wire    buf_app_input_data_forwarder_2_U0_start_write;
wire    pcie_helper_app_0_U0_start_full_n;
wire    pcie_helper_app_0_U0_start_write;
wire    pcie_data_splitter_app_0_U0_start_full_n;
wire    pcie_data_splitter_app_0_U0_start_write;
wire    pcie_helper_app_1_U0_start_full_n;
wire    pcie_helper_app_1_U0_start_write;
wire    pcie_data_splitter_app_1_U0_start_full_n;
wire    pcie_data_splitter_app_1_U0_start_write;
wire    pcie_helper_app_2_U0_start_full_n;
wire    pcie_helper_app_2_U0_start_write;
wire    pcie_data_splitter_app_2_U0_start_full_n;
wire    pcie_data_splitter_app_2_U0_start_write;
wire    reset_propaganda_U0_start_full_n;
wire    reset_propaganda_U0_start_write;
wire    app_pt_0_U0_start_full_n;
wire    app_pt_0_U0_start_write;
wire    app_pt_1_U0_start_full_n;
wire    app_pt_1_U0_start_write;
wire    app_pt_2_U0_start_full_n;
wire    app_pt_2_U0_start_write;

// power-on initialization
initial begin
#0 pipe0_data_handler_U0_ap_start = 1'b0;
#0 pipe1_data_handler_U0_ap_start = 1'b0;
#0 pipe2_data_handler_U0_ap_start = 1'b0;
#0 pcie_write_multiplexer_U0_ap_start = 1'b0;
#0 device_dram_read_req_multiplexer_U0_ap_start = 1'b0;
#0 device_dram_read_resp_multiplexer_U0_ap_start = 1'b0;
#0 pcie_read_req_mux_U0_ap_start = 1'b0;
#0 pcie_read_context_forwarder_U0_ap_start = 1'b0;
#0 pipeline_data_passer_U0_ap_start = 1'b0;
#0 host_dram_req_time_marker_U0_ap_start = 1'b0;
#0 host_delayed_channel_forwarder_U0_ap_start = 1'b0;
#0 device_dram_req_time_marker_U0_ap_start = 1'b0;
#0 device_delayed_channel_forwarder_U0_ap_start = 1'b0;
#0 pcie_data_splitter_app_0_U0_ap_start = 1'b0;
#0 pcie_data_splitter_app_1_U0_ap_start = 1'b0;
#0 pcie_data_splitter_app_2_U0_ap_start = 1'b0;
#0 ap_sync_reg_keeper_pcie_read_resp_U0_ap_ready = 1'b0;
#0 keeper_pcie_read_resp_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_command_handler_U0_ap_ready = 1'b0;
#0 command_handler_U0_ap_ready_count = 2'd0;
end

keeper_pcie_read_resp keeper_pcie_read_resp_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    
    .ap_done(keeper_pcie_read_resp_U0_ap_done),
    .ap_continue(keeper_pcie_read_resp_U0_ap_continue),
    .ap_idle(keeper_pcie_read_resp_U0_ap_idle),
    .ap_ready(keeper_pcie_read_resp_U0_ap_ready),
    
    
    .buffered_pcie_read_resp_V_last_din(keeper_pcie_read_resp_U0_buffered_pcie_read_resp_V_last_din),
    .buffered_pcie_read_resp_V_last_full_n(buffered_pcie_read_resp_V_last_full_n),
    .buffered_pcie_read_resp_V_last_write(keeper_pcie_read_resp_U0_buffered_pcie_read_resp_V_last_write),
    .buffered_pcie_read_resp_V_data_V_din(keeper_pcie_read_resp_U0_buffered_pcie_read_resp_V_data_V_din),
    .buffered_pcie_read_resp_V_data_V_full_n(buffered_pcie_read_resp_V_data_V_full_n),
    .buffered_pcie_read_resp_V_data_V_write(keeper_pcie_read_resp_U0_buffered_pcie_read_resp_V_data_V_write),
    .pcie_read_resp_V_last_dout(pcie_read_resp_V_last_dout),
    .pcie_read_resp_V_last_empty_n(pcie_read_resp_V_last_empty_n),
    .pcie_read_resp_V_last_read(keeper_pcie_read_resp_U0_pcie_read_resp_V_last_read),
    .pcie_read_resp_V_data_V_dout(pcie_read_resp_V_data_V_dout),
    .pcie_read_resp_V_data_V_empty_n(pcie_read_resp_V_data_V_empty_n),
    .pcie_read_resp_V_data_V_read(keeper_pcie_read_resp_U0_pcie_read_resp_V_data_V_read)
);

pipe0_data_handler pipe0_data_handler_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(pipe0_data_handler_U0_ap_done),
    .ap_continue(pipe0_data_handler_U0_ap_continue),
    .ap_idle(pipe0_data_handler_U0_ap_idle),
    .ap_ready(pipe0_data_handler_U0_ap_ready),
    .kbuf_addrs_V_dout(kbuf_addrs_V_dout),
    .kbuf_addrs_V_empty_n(kbuf_addrs_V_empty_n),
    .kbuf_addrs_V_read(pipe0_data_handler_U0_kbuf_addrs_V_read),
    .reqs_incoming_V_sector_off_dout(reqs_incoming_V_sector_off_dout),
    .reqs_incoming_V_sector_off_empty_n(reqs_incoming_V_sector_off_empty_n),
    .reqs_incoming_V_sector_off_read(pipe0_data_handler_U0_reqs_incoming_V_sector_off_read),
    .reqs_incoming_V_sector_num_dout(reqs_incoming_V_sector_num_dout),
    .reqs_incoming_V_sector_num_empty_n(reqs_incoming_V_sector_num_empty_n),
    .reqs_incoming_V_sector_num_read(pipe0_data_handler_U0_reqs_incoming_V_sector_num_read),
    .reqs_incoming_V_tag_dout(reqs_incoming_V_tag_dout),
    .reqs_incoming_V_tag_empty_n(reqs_incoming_V_tag_empty_n),
    .reqs_incoming_V_tag_read(pipe0_data_handler_U0_reqs_incoming_V_tag_read),
    .reqs_incoming_V_rw_dout(pipe0_data_handler_U0_reqs_incoming_V_rw_dout),
    .reqs_incoming_V_rw_empty_n(reqs_incoming_V_rw_empty_n),
    .reqs_incoming_V_rw_read(pipe0_data_handler_U0_reqs_incoming_V_rw_read),
    .host_dram_read_req_V_num_din(pipe0_data_handler_U0_host_dram_read_req_V_num_din),
    .host_dram_read_req_V_num_full_n(host_dram_read_req_V_num_full_n),
    .host_dram_read_req_V_num_write(pipe0_data_handler_U0_host_dram_read_req_V_num_write),
    .host_dram_read_req_V_addr_din(pipe0_data_handler_U0_host_dram_read_req_V_addr_din),
    .host_dram_read_req_V_addr_full_n(host_dram_read_req_V_addr_full_n),
    .host_dram_read_req_V_addr_write(pipe0_data_handler_U0_host_dram_read_req_V_addr_write),
    .pcie_read_req_V_num_din(pipe0_data_handler_U0_pcie_read_req_V_num_din),
    .pcie_read_req_V_num_full_n(hw_pcie_read_req_V_num_full_n),
    .pcie_read_req_V_num_write(pipe0_data_handler_U0_pcie_read_req_V_num_write),
    .pcie_read_req_V_addr_din(pipe0_data_handler_U0_pcie_read_req_V_addr_din),
    .pcie_read_req_V_addr_full_n(hw_pcie_read_req_V_addr_full_n),
    .pcie_read_req_V_addr_write(pipe0_data_handler_U0_pcie_read_req_V_addr_write),
    .reqs_pipe0_write_V_sector_off_din(pipe0_data_handler_U0_reqs_pipe0_write_V_sector_off_din),
    .reqs_pipe0_write_V_sector_off_full_n(reqs_pipe0_write_V_sector_off_full_n),
    .reqs_pipe0_write_V_sector_off_write(pipe0_data_handler_U0_reqs_pipe0_write_V_sector_off_write),
    .reqs_pipe0_write_V_sector_num_din(pipe0_data_handler_U0_reqs_pipe0_write_V_sector_num_din),
    .reqs_pipe0_write_V_sector_num_full_n(reqs_pipe0_write_V_sector_num_full_n),
    .reqs_pipe0_write_V_sector_num_write(pipe0_data_handler_U0_reqs_pipe0_write_V_sector_num_write),
    .reqs_pipe0_write_V_tag_din(pipe0_data_handler_U0_reqs_pipe0_write_V_tag_din),
    .reqs_pipe0_write_V_tag_full_n(reqs_pipe0_write_V_tag_full_n),
    .reqs_pipe0_write_V_tag_write(pipe0_data_handler_U0_reqs_pipe0_write_V_tag_write),
    .reqs_pipe0_write_V_rw_din(pipe0_data_handler_U0_reqs_pipe0_write_V_rw_din),
    .reqs_pipe0_write_V_rw_full_n(reqs_pipe0_write_V_rw_full_n),
    .reqs_pipe0_write_V_rw_write(pipe0_data_handler_U0_reqs_pipe0_write_V_rw_write),
    .kbuf_addr_pipe0_write_V_din(pipe0_data_handler_U0_kbuf_addr_pipe0_write_V_din),
    .kbuf_addr_pipe0_write_V_full_n(kbuf_addr_pipe0_write_V_full_n),
    .kbuf_addr_pipe0_write_V_write(pipe0_data_handler_U0_kbuf_addr_pipe0_write_V_write)
);

pipe1_data_handler pipe1_data_handler_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(pipe1_data_handler_U0_ap_done),
    .ap_continue(pipe1_data_handler_U0_ap_continue),
    .ap_idle(pipe1_data_handler_U0_ap_idle),
    .ap_ready(pipe1_data_handler_U0_ap_ready),
    .reqs_pipe1_read_V_sector_off_dout(reqs_pipe1_read_V_sector_off_dout),
    .reqs_pipe1_read_V_sector_off_empty_n(reqs_pipe1_read_V_sector_off_empty_n),
    .reqs_pipe1_read_V_sector_off_read(pipe1_data_handler_U0_reqs_pipe1_read_V_sector_off_read),
    .reqs_pipe1_read_V_sector_num_dout(reqs_pipe1_read_V_sector_num_dout),
    .reqs_pipe1_read_V_sector_num_empty_n(reqs_pipe1_read_V_sector_num_empty_n),
    .reqs_pipe1_read_V_sector_num_read(pipe1_data_handler_U0_reqs_pipe1_read_V_sector_num_read),
    .reqs_pipe1_read_V_tag_dout(reqs_pipe1_read_V_tag_dout),
    .reqs_pipe1_read_V_tag_empty_n(reqs_pipe1_read_V_tag_empty_n),
    .reqs_pipe1_read_V_tag_read(pipe1_data_handler_U0_reqs_pipe1_read_V_tag_read),
    .reqs_pipe1_read_V_rw_dout(pipe1_data_handler_U0_reqs_pipe1_read_V_rw_dout),
    .reqs_pipe1_read_V_rw_empty_n(reqs_pipe1_read_V_rw_empty_n),
    .reqs_pipe1_read_V_rw_read(pipe1_data_handler_U0_reqs_pipe1_read_V_rw_read),
    .host_dram_read_resp_V_last_dout(pipe1_data_handler_U0_host_dram_read_resp_V_last_dout),
    .host_dram_read_resp_V_last_empty_n(host_dram_read_resp_V_last_empty_n),
    .host_dram_read_resp_V_last_read(pipe1_data_handler_U0_host_dram_read_resp_V_last_read),
    .host_dram_read_resp_V_data_V_dout(host_dram_read_resp_V_data_V_dout),
    .host_dram_read_resp_V_data_V_empty_n(host_dram_read_resp_V_data_V_empty_n),
    .host_dram_read_resp_V_data_V_read(pipe1_data_handler_U0_host_dram_read_resp_V_data_V_read),
    .buffered_pcie_read_resp_V_last_dout(pipe1_data_handler_U0_buffered_pcie_read_resp_V_last_dout),
    .buffered_pcie_read_resp_V_last_empty_n(hw_pcie_read_resp_V_last_empty_n),
    .buffered_pcie_read_resp_V_last_read(pipe1_data_handler_U0_buffered_pcie_read_resp_V_last_read),
    .buffered_pcie_read_resp_V_data_V_dout(hw_pcie_read_resp_V_data_V_dout),
    .buffered_pcie_read_resp_V_data_V_empty_n(hw_pcie_read_resp_V_data_V_empty_n),
    .buffered_pcie_read_resp_V_data_V_read(pipe1_data_handler_U0_buffered_pcie_read_resp_V_data_V_read),
    .reqs_pipe1_write_V_sector_off_din(pipe1_data_handler_U0_reqs_pipe1_write_V_sector_off_din),
    .reqs_pipe1_write_V_sector_off_full_n(reqs_pipe1_write_V_sector_off_full_n),
    .reqs_pipe1_write_V_sector_off_write(pipe1_data_handler_U0_reqs_pipe1_write_V_sector_off_write),
    .reqs_pipe1_write_V_sector_num_din(pipe1_data_handler_U0_reqs_pipe1_write_V_sector_num_din),
    .reqs_pipe1_write_V_sector_num_full_n(reqs_pipe1_write_V_sector_num_full_n),
    .reqs_pipe1_write_V_sector_num_write(pipe1_data_handler_U0_reqs_pipe1_write_V_sector_num_write),
    .reqs_pipe1_write_V_tag_din(pipe1_data_handler_U0_reqs_pipe1_write_V_tag_din),
    .reqs_pipe1_write_V_tag_full_n(reqs_pipe1_write_V_tag_full_n),
    .reqs_pipe1_write_V_tag_write(pipe1_data_handler_U0_reqs_pipe1_write_V_tag_write),
    .reqs_pipe1_write_V_rw_din(pipe1_data_handler_U0_reqs_pipe1_write_V_rw_din),
    .reqs_pipe1_write_V_rw_full_n(reqs_pipe1_write_V_rw_full_n),
    .reqs_pipe1_write_V_rw_write(pipe1_data_handler_U0_reqs_pipe1_write_V_rw_write),
    .data_valid_pipe1_write_V_din(pipe1_data_handler_U0_data_valid_pipe1_write_V_din),
    .data_valid_pipe1_write_V_full_n(data_valid_pipe1_write_V_full_n),
    .data_valid_pipe1_write_V_write(pipe1_data_handler_U0_data_valid_pipe1_write_V_write),
    .data_pipe1_write_V_last_din(pipe1_data_handler_U0_data_pipe1_write_V_last_din),
    .data_pipe1_write_V_last_full_n(data_pipe1_write_V_last_full_n),
    .data_pipe1_write_V_last_write(pipe1_data_handler_U0_data_pipe1_write_V_last_write),
    .data_pipe1_write_V_data_V_din(pipe1_data_handler_U0_data_pipe1_write_V_data_V_din),
    .data_pipe1_write_V_data_V_full_n(data_pipe1_write_V_data_V_full_n),
    .data_pipe1_write_V_data_V_write(pipe1_data_handler_U0_data_pipe1_write_V_data_V_write)
);

pipe2_data_handler pipe2_data_handler_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(pipe2_data_handler_U0_ap_done),
    .ap_continue(pipe2_data_handler_U0_ap_continue),
    .ap_idle(pipe2_data_handler_U0_ap_idle),
    .ap_ready(pipe2_data_handler_U0_ap_ready),
    .reqs_pipe2_read_V_sector_off_dout(reqs_pipe2_read_V_sector_off_dout),
    .reqs_pipe2_read_V_sector_off_empty_n(reqs_pipe2_read_V_sector_off_empty_n),
    .reqs_pipe2_read_V_sector_off_read(pipe2_data_handler_U0_reqs_pipe2_read_V_sector_off_read),
    .reqs_pipe2_read_V_sector_num_dout(reqs_pipe2_read_V_sector_num_dout),
    .reqs_pipe2_read_V_sector_num_empty_n(reqs_pipe2_read_V_sector_num_empty_n),
    .reqs_pipe2_read_V_sector_num_read(pipe2_data_handler_U0_reqs_pipe2_read_V_sector_num_read),
    .reqs_pipe2_read_V_tag_dout(reqs_pipe2_read_V_tag_dout),
    .reqs_pipe2_read_V_tag_empty_n(reqs_pipe2_read_V_tag_empty_n),
    .reqs_pipe2_read_V_tag_read(pipe2_data_handler_U0_reqs_pipe2_read_V_tag_read),
    .reqs_pipe2_read_V_rw_dout(pipe2_data_handler_U0_reqs_pipe2_read_V_rw_dout),
    .reqs_pipe2_read_V_rw_empty_n(reqs_pipe2_read_V_rw_empty_n),
    .reqs_pipe2_read_V_rw_read(pipe2_data_handler_U0_reqs_pipe2_read_V_rw_read),
    .data_valid_pipe2_read_V_dout(pipe2_data_handler_U0_data_valid_pipe2_read_V_dout),
    .data_valid_pipe2_read_V_empty_n(data_valid_pipe2_read_V_empty_n),
    .data_valid_pipe2_read_V_read(pipe2_data_handler_U0_data_valid_pipe2_read_V_read),
    .kbuf_addr_pipe2_read_V_dout(kbuf_addr_pipe2_read_V_dout),
    .kbuf_addr_pipe2_read_V_empty_n(kbuf_addr_pipe2_read_V_empty_n),
    .kbuf_addr_pipe2_read_V_read(pipe2_data_handler_U0_kbuf_addr_pipe2_read_V_read),
    .data_pipe2_read_V_last_dout(pipe2_data_handler_U0_data_pipe2_read_V_last_dout),
    .data_pipe2_read_V_last_empty_n(data_pipe2_read_V_last_empty_n),
    .data_pipe2_read_V_last_read(pipe2_data_handler_U0_data_pipe2_read_V_last_read),
    .data_pipe2_read_V_data_V_dout(data_pipe2_read_V_data_V_dout),
    .data_pipe2_read_V_data_V_empty_n(data_pipe2_read_V_data_V_empty_n),
    .data_pipe2_read_V_data_V_read(pipe2_data_handler_U0_data_pipe2_read_V_data_V_read),
    .host_data_pcie_write_req_apply_V_num_din(pipe2_data_handler_U0_host_data_pcie_write_req_apply_V_num_din),
    .host_data_pcie_write_req_apply_V_num_full_n(host_data_pcie_write_req_apply_V_num_full_n),
    .host_data_pcie_write_req_apply_V_num_write(pipe2_data_handler_U0_host_data_pcie_write_req_apply_V_num_write),
    .host_data_pcie_write_req_apply_V_addr_din(pipe2_data_handler_U0_host_data_pcie_write_req_apply_V_addr_din),
    .host_data_pcie_write_req_apply_V_addr_full_n(host_data_pcie_write_req_apply_V_addr_full_n),
    .host_data_pcie_write_req_apply_V_addr_write(pipe2_data_handler_U0_host_data_pcie_write_req_apply_V_addr_write),
    .host_fin_pcie_write_req_apply_V_num_din(pipe2_data_handler_U0_host_fin_pcie_write_req_apply_V_num_din),
    .host_fin_pcie_write_req_apply_V_num_full_n(host_fin_pcie_write_req_apply_V_num_full_n),
    .host_fin_pcie_write_req_apply_V_num_write(pipe2_data_handler_U0_host_fin_pcie_write_req_apply_V_num_write),
    .host_fin_pcie_write_req_apply_V_addr_din(pipe2_data_handler_U0_host_fin_pcie_write_req_apply_V_addr_din),
    .host_fin_pcie_write_req_apply_V_addr_full_n(host_fin_pcie_write_req_apply_V_addr_full_n),
    .host_fin_pcie_write_req_apply_V_addr_write(pipe2_data_handler_U0_host_fin_pcie_write_req_apply_V_addr_write),
    .host_data_pcie_write_req_data_V_last_din(pipe2_data_handler_U0_host_data_pcie_write_req_data_V_last_din),
    .host_data_pcie_write_req_data_V_last_full_n(host_data_pcie_write_req_data_V_last_full_n),
    .host_data_pcie_write_req_data_V_last_write(pipe2_data_handler_U0_host_data_pcie_write_req_data_V_last_write),
    .host_data_pcie_write_req_data_V_data_V_din(pipe2_data_handler_U0_host_data_pcie_write_req_data_V_data_V_din),
    .host_data_pcie_write_req_data_V_data_V_full_n(host_data_pcie_write_req_data_V_data_V_full_n),
    .host_data_pcie_write_req_data_V_data_V_write(pipe2_data_handler_U0_host_data_pcie_write_req_data_V_data_V_write),
    .host_dram_write_req_apply_V_num_din(pipe2_data_handler_U0_host_dram_write_req_apply_V_num_din),
    .host_dram_write_req_apply_V_num_full_n(host_dram_write_req_apply_V_num_full_n),
    .host_dram_write_req_apply_V_num_write(pipe2_data_handler_U0_host_dram_write_req_apply_V_num_write),
    .host_dram_write_req_apply_V_addr_din(pipe2_data_handler_U0_host_dram_write_req_apply_V_addr_din),
    .host_dram_write_req_apply_V_addr_full_n(host_dram_write_req_apply_V_addr_full_n),
    .host_dram_write_req_apply_V_addr_write(pipe2_data_handler_U0_host_dram_write_req_apply_V_addr_write),
    .host_dram_write_req_data_V_last_din(pipe2_data_handler_U0_host_dram_write_req_data_V_last_din),
    .host_dram_write_req_data_V_last_full_n(host_dram_write_req_data_V_last_full_n),
    .host_dram_write_req_data_V_last_write(pipe2_data_handler_U0_host_dram_write_req_data_V_last_write),
    .host_dram_write_req_data_V_data_V_din(pipe2_data_handler_U0_host_dram_write_req_data_V_data_V_din),
    .host_dram_write_req_data_V_data_V_full_n(host_dram_write_req_data_V_data_V_full_n),
    .host_dram_write_req_data_V_data_V_write(pipe2_data_handler_U0_host_dram_write_req_data_V_data_V_write),
    .host_fin_pcie_write_req_data_V_last_din(pipe2_data_handler_U0_host_fin_pcie_write_req_data_V_last_din),
    .host_fin_pcie_write_req_data_V_last_full_n(host_fin_pcie_write_req_data_V_last_full_n),
    .host_fin_pcie_write_req_data_V_last_write(pipe2_data_handler_U0_host_fin_pcie_write_req_data_V_last_write),
    .host_fin_pcie_write_req_data_V_data_V_din(pipe2_data_handler_U0_host_fin_pcie_write_req_data_V_data_V_din),
    .host_fin_pcie_write_req_data_V_data_V_full_n(host_fin_pcie_write_req_data_V_data_V_full_n),
    .host_fin_pcie_write_req_data_V_data_V_write(pipe2_data_handler_U0_host_fin_pcie_write_req_data_V_data_V_write),
    .host_dram_write_resp_V_dout(pipe2_data_handler_U0_host_dram_write_resp_V_dout),
    .host_dram_write_resp_V_empty_n(host_dram_write_resp_V_empty_n),
    .host_dram_write_resp_V_read(pipe2_data_handler_U0_host_dram_write_resp_V_read)
);

command_handler command_handler_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    
    .ap_done(command_handler_U0_ap_done),
    .ap_continue(command_handler_U0_ap_continue),
    .ap_idle(command_handler_U0_ap_idle),
    .ap_ready(command_handler_U0_ap_ready),
    
    
    .reqs_incoming_V_sector_off_din(command_handler_U0_reqs_incoming_V_sector_off_din),
    .reqs_incoming_V_sector_off_full_n(reqs_incoming_V_sector_off_full_n),
    .reqs_incoming_V_sector_off_write(command_handler_U0_reqs_incoming_V_sector_off_write),
    .reqs_incoming_V_sector_num_din(command_handler_U0_reqs_incoming_V_sector_num_din),
    .reqs_incoming_V_sector_num_full_n(reqs_incoming_V_sector_num_full_n),
    .reqs_incoming_V_sector_num_write(command_handler_U0_reqs_incoming_V_sector_num_write),
    .reqs_incoming_V_tag_din(command_handler_U0_reqs_incoming_V_tag_din),
    .reqs_incoming_V_tag_full_n(reqs_incoming_V_tag_full_n),
    .reqs_incoming_V_tag_write(command_handler_U0_reqs_incoming_V_tag_write),
    .reqs_incoming_V_rw_din(command_handler_U0_reqs_incoming_V_rw_din),
    .reqs_incoming_V_rw_full_n(reqs_incoming_V_rw_full_n),
    .reqs_incoming_V_rw_write(command_handler_U0_reqs_incoming_V_rw_write),
    .kbuf_addrs_V_din(command_handler_U0_kbuf_addrs_V_din),
    .kbuf_addrs_V_full_n(kbuf_addrs_V_full_n),
    .kbuf_addrs_V_write(command_handler_U0_kbuf_addrs_V_write),
    .host_delay_cycle_cnts_V_din(command_handler_U0_host_delay_cycle_cnts_V_din),
    .host_delay_cycle_cnts_V_full_n(host_delay_cycle_cnts_V_full_n),
    .host_delay_cycle_cnts_V_write(command_handler_U0_host_delay_cycle_cnts_V_write),
    .host_throttle_params_V_din(command_handler_U0_host_throttle_params_V_din),
    .host_throttle_params_V_full_n(host_throttle_params_V_full_n),
    .host_throttle_params_V_write(command_handler_U0_host_throttle_params_V_write),
    .device_delay_cycle_cnts_V_din(command_handler_U0_device_delay_cycle_cnts_V_din),
    .device_delay_cycle_cnts_V_full_n(device_delay_cycle_cnts_V_full_n),
    .device_delay_cycle_cnts_V_write(command_handler_U0_device_delay_cycle_cnts_V_write),
    .device_throttle_params_V_din(command_handler_U0_device_throttle_params_V_din),
    .device_throttle_params_V_full_n(device_throttle_params_V_full_n),
    .device_throttle_params_V_write(command_handler_U0_device_throttle_params_V_write),
    .preserver_cheat_signals_V_din(command_handler_U0_preserver_cheat_signals_V_din),
    .preserver_cheat_signals_V_full_n(preserver_cheat_signals_V_full_n),
    .preserver_cheat_signals_V_write(command_handler_U0_preserver_cheat_signals_V_write),
    .app_file_infos_0_V_din(command_handler_U0_app_file_infos_0_V_din),
    .app_file_infos_0_V_full_n(app_file_infos_0_V_full_n),
    .app_file_infos_0_V_write(command_handler_U0_app_file_infos_0_V_write),
    .app_file_infos_1_V_din(command_handler_U0_app_file_infos_1_V_din),
    .app_file_infos_1_V_full_n(app_file_infos_1_V_full_n),
    .app_file_infos_1_V_write(command_handler_U0_app_file_infos_1_V_write),
    .app_file_infos_2_V_din(command_handler_U0_app_file_infos_2_V_din),
    .app_file_infos_2_V_full_n(app_file_infos_2_V_full_n),
    .app_file_infos_2_V_write(command_handler_U0_app_file_infos_2_V_write),
    .app_buf_addrs_0_V_din(command_handler_U0_app_buf_addrs_0_V_din),
    .app_buf_addrs_0_V_full_n(app_buf_addrs_0_V_full_n),
    .app_buf_addrs_0_V_write(command_handler_U0_app_buf_addrs_0_V_write),
    .app_buf_addrs_1_V_din(command_handler_U0_app_buf_addrs_1_V_din),
    .app_buf_addrs_1_V_full_n(app_buf_addrs_1_V_full_n),
    .app_buf_addrs_1_V_write(command_handler_U0_app_buf_addrs_1_V_write),
    .app_buf_addrs_2_V_din(command_handler_U0_app_buf_addrs_2_V_din),
    .app_buf_addrs_2_V_full_n(app_buf_addrs_2_V_full_n),
    .app_buf_addrs_2_V_write(command_handler_U0_app_buf_addrs_2_V_write),
    .app_free_buf_0_V_din(command_handler_U0_app_free_buf_0_V_din),
    .app_free_buf_0_V_full_n(app_free_buf_0_V_full_n),
    .app_free_buf_0_V_write(command_handler_U0_app_free_buf_0_V_write),
    .app_free_buf_1_V_din(command_handler_U0_app_free_buf_1_V_din),
    .app_free_buf_1_V_full_n(app_free_buf_1_V_full_n),
    .app_free_buf_1_V_write(command_handler_U0_app_free_buf_1_V_write),
    .app_free_buf_2_V_din(command_handler_U0_app_free_buf_2_V_din),
    .app_free_buf_2_V_full_n(app_free_buf_2_V_full_n),
    .app_free_buf_2_V_write(command_handler_U0_app_free_buf_2_V_write),
    .app_input_params_0_V_din(command_handler_U0_app_input_params_0_V_din),
    .app_input_params_0_V_full_n(app_input_params_0_V_full_n),
    .app_input_params_0_V_write(command_handler_U0_app_input_params_0_V_write),
    .app_input_params_1_V_din(command_handler_U0_app_input_params_1_V_din),
    .app_input_params_1_V_full_n(app_input_params_1_V_full_n),
    .app_input_params_1_V_write(command_handler_U0_app_input_params_1_V_write),
    .app_input_params_2_V_din(command_handler_U0_app_input_params_2_V_din),
    .app_input_params_2_V_full_n(app_input_params_2_V_full_n),
    .app_input_params_2_V_write(command_handler_U0_app_input_params_2_V_write),
    .reset_sigs_0_V_din(command_handler_U0_reset_sigs_0_V_din),
    .reset_sigs_0_V_full_n(reset_sigs_0_V_full_n),
    .reset_sigs_0_V_write(command_handler_U0_reset_sigs_0_V_write),
    .reset_sigs_1_V_din(command_handler_U0_reset_sigs_1_V_din),
    .reset_sigs_1_V_full_n(reset_sigs_1_V_full_n),
    .reset_sigs_1_V_write(command_handler_U0_reset_sigs_1_V_write),
    .reset_sigs_2_V_din(command_handler_U0_reset_sigs_2_V_din),
    .reset_sigs_2_V_full_n(reset_sigs_2_V_full_n),
    .reset_sigs_2_V_write(command_handler_U0_reset_sigs_2_V_write),
    .poke_V_tag_dout(poke_V_tag_dout),
    .poke_V_tag_empty_n(poke_V_tag_empty_n),
    .poke_V_tag_read(command_handler_U0_poke_V_tag_read),
    .poke_V_data_dout(poke_V_data_dout),
    .poke_V_data_empty_n(poke_V_data_empty_n),
    .poke_V_data_read(command_handler_U0_poke_V_data_read)
);

pcie_write_multiplexer pcie_write_multiplexer_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(pcie_write_multiplexer_U0_ap_done),
    .ap_continue(pcie_write_multiplexer_U0_ap_continue),
    .ap_idle(pcie_write_multiplexer_U0_ap_idle),
    .ap_ready(pcie_write_multiplexer_U0_ap_ready),
    .host_data_pcie_write_req_data_V_last_dout(pcie_write_multiplexer_U0_host_data_pcie_write_req_data_V_last_dout),
    .host_data_pcie_write_req_data_V_last_empty_n(host_data_pcie_write_req_data_V_last_empty_n),
    .host_data_pcie_write_req_data_V_last_read(pcie_write_multiplexer_U0_host_data_pcie_write_req_data_V_last_read),
    .host_data_pcie_write_req_data_V_data_V_dout(host_data_pcie_write_req_data_V_data_V_dout),
    .host_data_pcie_write_req_data_V_data_V_empty_n(host_data_pcie_write_req_data_V_data_V_empty_n),
    .host_data_pcie_write_req_data_V_data_V_read(pcie_write_multiplexer_U0_host_data_pcie_write_req_data_V_data_V_read),
    .host_data_pcie_write_req_apply_V_num_dout(host_data_pcie_write_req_apply_V_num_dout),
    .host_data_pcie_write_req_apply_V_num_empty_n(host_data_pcie_write_req_apply_V_num_empty_n),
    .host_data_pcie_write_req_apply_V_num_read(pcie_write_multiplexer_U0_host_data_pcie_write_req_apply_V_num_read),
    .host_data_pcie_write_req_apply_V_addr_dout(host_data_pcie_write_req_apply_V_addr_dout),
    .host_data_pcie_write_req_apply_V_addr_empty_n(host_data_pcie_write_req_apply_V_addr_empty_n),
    .host_data_pcie_write_req_apply_V_addr_read(pcie_write_multiplexer_U0_host_data_pcie_write_req_apply_V_addr_read),
    .host_fin_pcie_write_req_data_V_last_dout(pcie_write_multiplexer_U0_host_fin_pcie_write_req_data_V_last_dout),
    .host_fin_pcie_write_req_data_V_last_empty_n(host_fin_pcie_write_req_data_V_last_empty_n),
    .host_fin_pcie_write_req_data_V_last_read(pcie_write_multiplexer_U0_host_fin_pcie_write_req_data_V_last_read),
    .host_fin_pcie_write_req_data_V_data_V_dout(host_fin_pcie_write_req_data_V_data_V_dout),
    .host_fin_pcie_write_req_data_V_data_V_empty_n(host_fin_pcie_write_req_data_V_data_V_empty_n),
    .host_fin_pcie_write_req_data_V_data_V_read(pcie_write_multiplexer_U0_host_fin_pcie_write_req_data_V_data_V_read),
    .host_fin_pcie_write_req_apply_V_num_dout(host_fin_pcie_write_req_apply_V_num_dout),
    .host_fin_pcie_write_req_apply_V_num_empty_n(host_fin_pcie_write_req_apply_V_num_empty_n),
    .host_fin_pcie_write_req_apply_V_num_read(pcie_write_multiplexer_U0_host_fin_pcie_write_req_apply_V_num_read),
    .host_fin_pcie_write_req_apply_V_addr_dout(host_fin_pcie_write_req_apply_V_addr_dout),
    .host_fin_pcie_write_req_apply_V_addr_empty_n(host_fin_pcie_write_req_apply_V_addr_empty_n),
    .host_fin_pcie_write_req_apply_V_addr_read(pcie_write_multiplexer_U0_host_fin_pcie_write_req_apply_V_addr_read),
    .device_pcie_write_req_data_0_V_last_dout(pcie_write_multiplexer_U0_device_pcie_write_req_data_0_V_last_dout),
    .device_pcie_write_req_data_0_V_last_empty_n(device_pcie_write_req_data_0_V_last_empty_n),
    .device_pcie_write_req_data_0_V_last_read(pcie_write_multiplexer_U0_device_pcie_write_req_data_0_V_last_read),
    .device_pcie_write_req_data_0_V_data_V_dout(device_pcie_write_req_data_0_V_data_V_dout),
    .device_pcie_write_req_data_0_V_data_V_empty_n(device_pcie_write_req_data_0_V_data_V_empty_n),
    .device_pcie_write_req_data_0_V_data_V_read(pcie_write_multiplexer_U0_device_pcie_write_req_data_0_V_data_V_read),
    .device_pcie_write_req_apply_0_V_num_dout(device_pcie_write_req_apply_0_V_num_dout),
    .device_pcie_write_req_apply_0_V_num_empty_n(device_pcie_write_req_apply_0_V_num_empty_n),
    .device_pcie_write_req_apply_0_V_num_read(pcie_write_multiplexer_U0_device_pcie_write_req_apply_0_V_num_read),
    .device_pcie_write_req_apply_0_V_addr_dout(device_pcie_write_req_apply_0_V_addr_dout),
    .device_pcie_write_req_apply_0_V_addr_empty_n(device_pcie_write_req_apply_0_V_addr_empty_n),
    .device_pcie_write_req_apply_0_V_addr_read(pcie_write_multiplexer_U0_device_pcie_write_req_apply_0_V_addr_read),
    .device_pcie_write_req_data_1_V_last_dout(pcie_write_multiplexer_U0_device_pcie_write_req_data_1_V_last_dout),
    .device_pcie_write_req_data_1_V_last_empty_n(device_pcie_write_req_data_1_V_last_empty_n),
    .device_pcie_write_req_data_1_V_last_read(pcie_write_multiplexer_U0_device_pcie_write_req_data_1_V_last_read),
    .device_pcie_write_req_data_1_V_data_V_dout(device_pcie_write_req_data_1_V_data_V_dout),
    .device_pcie_write_req_data_1_V_data_V_empty_n(device_pcie_write_req_data_1_V_data_V_empty_n),
    .device_pcie_write_req_data_1_V_data_V_read(pcie_write_multiplexer_U0_device_pcie_write_req_data_1_V_data_V_read),
    .device_pcie_write_req_apply_1_V_num_dout(device_pcie_write_req_apply_1_V_num_dout),
    .device_pcie_write_req_apply_1_V_num_empty_n(device_pcie_write_req_apply_1_V_num_empty_n),
    .device_pcie_write_req_apply_1_V_num_read(pcie_write_multiplexer_U0_device_pcie_write_req_apply_1_V_num_read),
    .device_pcie_write_req_apply_1_V_addr_dout(device_pcie_write_req_apply_1_V_addr_dout),
    .device_pcie_write_req_apply_1_V_addr_empty_n(device_pcie_write_req_apply_1_V_addr_empty_n),
    .device_pcie_write_req_apply_1_V_addr_read(pcie_write_multiplexer_U0_device_pcie_write_req_apply_1_V_addr_read),
    .device_pcie_write_req_data_2_V_last_dout(pcie_write_multiplexer_U0_device_pcie_write_req_data_2_V_last_dout),
    .device_pcie_write_req_data_2_V_last_empty_n(device_pcie_write_req_data_2_V_last_empty_n),
    .device_pcie_write_req_data_2_V_last_read(pcie_write_multiplexer_U0_device_pcie_write_req_data_2_V_last_read),
    .device_pcie_write_req_data_2_V_data_V_dout(device_pcie_write_req_data_2_V_data_V_dout),
    .device_pcie_write_req_data_2_V_data_V_empty_n(device_pcie_write_req_data_2_V_data_V_empty_n),
    .device_pcie_write_req_data_2_V_data_V_read(pcie_write_multiplexer_U0_device_pcie_write_req_data_2_V_data_V_read),
    .device_pcie_write_req_apply_2_V_num_dout(device_pcie_write_req_apply_2_V_num_dout),
    .device_pcie_write_req_apply_2_V_num_empty_n(device_pcie_write_req_apply_2_V_num_empty_n),
    .device_pcie_write_req_apply_2_V_num_read(pcie_write_multiplexer_U0_device_pcie_write_req_apply_2_V_num_read),
    .device_pcie_write_req_apply_2_V_addr_dout(device_pcie_write_req_apply_2_V_addr_dout),
    .device_pcie_write_req_apply_2_V_addr_empty_n(device_pcie_write_req_apply_2_V_addr_empty_n),
    .device_pcie_write_req_apply_2_V_addr_read(pcie_write_multiplexer_U0_device_pcie_write_req_apply_2_V_addr_read),
    .cosim_dramA_write_req_data_V_last_dout(pcie_write_multiplexer_U0_cosim_dramA_write_req_data_V_last_dout),
    .cosim_dramA_write_req_data_V_last_empty_n(cosim_dramA_write_req_data_V_last_empty_n),
    .cosim_dramA_write_req_data_V_last_read(pcie_write_multiplexer_U0_cosim_dramA_write_req_data_V_last_read),
    .cosim_dramA_write_req_data_V_data_V_dout(cosim_dramA_write_req_data_V_data_V_dout),
    .cosim_dramA_write_req_data_V_data_V_empty_n(cosim_dramA_write_req_data_V_data_V_empty_n),
    .cosim_dramA_write_req_data_V_data_V_read(pcie_write_multiplexer_U0_cosim_dramA_write_req_data_V_data_V_read),
    .cosim_dramA_write_req_apply_V_num_dout(cosim_dramA_write_req_apply_V_num_dout),
    .cosim_dramA_write_req_apply_V_num_empty_n(cosim_dramA_write_req_apply_V_num_empty_n),
    .cosim_dramA_write_req_apply_V_num_read(pcie_write_multiplexer_U0_cosim_dramA_write_req_apply_V_num_read),
    .cosim_dramA_write_req_apply_V_addr_dout(cosim_dramA_write_req_apply_V_addr_dout),
    .cosim_dramA_write_req_apply_V_addr_empty_n(cosim_dramA_write_req_apply_V_addr_empty_n),
    .cosim_dramA_write_req_apply_V_addr_read(pcie_write_multiplexer_U0_cosim_dramA_write_req_apply_V_addr_read),
    .cosim_dramB_write_req_data_V_last_dout(pcie_write_multiplexer_U0_cosim_dramB_write_req_data_V_last_dout),
    .cosim_dramB_write_req_data_V_last_empty_n(cosim_dramB_write_req_data_V_last_empty_n),
    .cosim_dramB_write_req_data_V_last_read(pcie_write_multiplexer_U0_cosim_dramB_write_req_data_V_last_read),
    .cosim_dramB_write_req_data_V_data_V_dout(cosim_dramB_write_req_data_V_data_V_dout),
    .cosim_dramB_write_req_data_V_data_V_empty_n(cosim_dramB_write_req_data_V_data_V_empty_n),
    .cosim_dramB_write_req_data_V_data_V_read(pcie_write_multiplexer_U0_cosim_dramB_write_req_data_V_data_V_read),
    .cosim_dramB_write_req_apply_V_num_dout(cosim_dramB_write_req_apply_V_num_dout),
    .cosim_dramB_write_req_apply_V_num_empty_n(cosim_dramB_write_req_apply_V_num_empty_n),
    .cosim_dramB_write_req_apply_V_num_read(pcie_write_multiplexer_U0_cosim_dramB_write_req_apply_V_num_read),
    .cosim_dramB_write_req_apply_V_addr_dout(cosim_dramB_write_req_apply_V_addr_dout),
    .cosim_dramB_write_req_apply_V_addr_empty_n(cosim_dramB_write_req_apply_V_addr_empty_n),
    .cosim_dramB_write_req_apply_V_addr_read(pcie_write_multiplexer_U0_cosim_dramB_write_req_apply_V_addr_read),
    .cosim_dramC_write_req_data_V_last_dout(pcie_write_multiplexer_U0_cosim_dramC_write_req_data_V_last_dout),
    .cosim_dramC_write_req_data_V_last_empty_n(cosim_dramC_write_req_data_V_last_empty_n),
    .cosim_dramC_write_req_data_V_last_read(pcie_write_multiplexer_U0_cosim_dramC_write_req_data_V_last_read),
    .cosim_dramC_write_req_data_V_data_V_dout(cosim_dramC_write_req_data_V_data_V_dout),
    .cosim_dramC_write_req_data_V_data_V_empty_n(cosim_dramC_write_req_data_V_data_V_empty_n),
    .cosim_dramC_write_req_data_V_data_V_read(pcie_write_multiplexer_U0_cosim_dramC_write_req_data_V_data_V_read),
    .cosim_dramC_write_req_apply_V_num_dout(cosim_dramC_write_req_apply_V_num_dout),
    .cosim_dramC_write_req_apply_V_num_empty_n(cosim_dramC_write_req_apply_V_num_empty_n),
    .cosim_dramC_write_req_apply_V_num_read(pcie_write_multiplexer_U0_cosim_dramC_write_req_apply_V_num_read),
    .cosim_dramC_write_req_apply_V_addr_dout(cosim_dramC_write_req_apply_V_addr_dout),
    .cosim_dramC_write_req_apply_V_addr_empty_n(cosim_dramC_write_req_apply_V_addr_empty_n),
    .cosim_dramC_write_req_apply_V_addr_read(pcie_write_multiplexer_U0_cosim_dramC_write_req_apply_V_addr_read),
    .cosim_dramD_write_req_data_V_last_dout(pcie_write_multiplexer_U0_cosim_dramD_write_req_data_V_last_dout),
    .cosim_dramD_write_req_data_V_last_empty_n(cosim_dramD_write_req_data_V_last_empty_n),
    .cosim_dramD_write_req_data_V_last_read(pcie_write_multiplexer_U0_cosim_dramD_write_req_data_V_last_read),
    .cosim_dramD_write_req_data_V_data_V_dout(cosim_dramD_write_req_data_V_data_V_dout),
    .cosim_dramD_write_req_data_V_data_V_empty_n(cosim_dramD_write_req_data_V_data_V_empty_n),
    .cosim_dramD_write_req_data_V_data_V_read(pcie_write_multiplexer_U0_cosim_dramD_write_req_data_V_data_V_read),
    .cosim_dramD_write_req_apply_V_num_dout(cosim_dramD_write_req_apply_V_num_dout),
    .cosim_dramD_write_req_apply_V_num_empty_n(cosim_dramD_write_req_apply_V_num_empty_n),
    .cosim_dramD_write_req_apply_V_num_read(pcie_write_multiplexer_U0_cosim_dramD_write_req_apply_V_num_read),
    .cosim_dramD_write_req_apply_V_addr_dout(cosim_dramD_write_req_apply_V_addr_dout),
    .cosim_dramD_write_req_apply_V_addr_empty_n(cosim_dramD_write_req_apply_V_addr_empty_n),
    .cosim_dramD_write_req_apply_V_addr_read(pcie_write_multiplexer_U0_cosim_dramD_write_req_apply_V_addr_read),
    .pcie_write_req_apply_V_num_din(pcie_write_multiplexer_U0_pcie_write_req_apply_V_num_din),
    .pcie_write_req_apply_V_num_full_n(pcie_write_req_apply_V_num_full_n),
    .pcie_write_req_apply_V_num_write(pcie_write_multiplexer_U0_pcie_write_req_apply_V_num_write),
    .pcie_write_req_apply_V_addr_din(pcie_write_multiplexer_U0_pcie_write_req_apply_V_addr_din),
    .pcie_write_req_apply_V_addr_full_n(pcie_write_req_apply_V_addr_full_n),
    .pcie_write_req_apply_V_addr_write(pcie_write_multiplexer_U0_pcie_write_req_apply_V_addr_write),
    .pcie_write_req_data_V_last_din(pcie_write_multiplexer_U0_pcie_write_req_data_V_last_din),
    .pcie_write_req_data_V_last_full_n(pcie_write_req_data_V_last_full_n),
    .pcie_write_req_data_V_last_write(pcie_write_multiplexer_U0_pcie_write_req_data_V_last_write),
    .pcie_write_req_data_V_data_V_din(pcie_write_multiplexer_U0_pcie_write_req_data_V_data_V_din),
    .pcie_write_req_data_V_data_V_full_n(pcie_write_req_data_V_data_V_full_n),
    .pcie_write_req_data_V_data_V_write(pcie_write_multiplexer_U0_pcie_write_req_data_V_data_V_write)
);

device_dram_read_req_multiplexer device_dram_read_req_multiplexer_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(device_dram_read_req_multiplexer_U0_ap_done),
    .ap_continue(device_dram_read_req_multiplexer_U0_ap_continue),
    .ap_idle(device_dram_read_req_multiplexer_U0_ap_idle),
    .ap_ready(device_dram_read_req_multiplexer_U0_ap_ready),
    .device_dram_req_context_V_id_din(device_dram_read_req_multiplexer_U0_device_dram_req_context_V_id_din),
    .device_dram_req_context_V_id_full_n(device_dram_req_context_V_id_full_n),
    .device_dram_req_context_V_id_write(device_dram_read_req_multiplexer_U0_device_dram_req_context_V_id_write),
    .device_dram_req_context_V_num_din(device_dram_read_req_multiplexer_U0_device_dram_req_context_V_num_din),
    .device_dram_req_context_V_num_full_n(device_dram_req_context_V_num_full_n),
    .device_dram_req_context_V_num_write(device_dram_read_req_multiplexer_U0_device_dram_req_context_V_num_write),
    .device_dram_read_req_V_num_din(device_dram_read_req_multiplexer_U0_device_dram_read_req_V_num_din),
    .device_dram_read_req_V_num_full_n(device_dram_read_req_V_num_full_n),
    .device_dram_read_req_V_num_write(device_dram_read_req_multiplexer_U0_device_dram_read_req_V_num_write),
    .device_dram_read_req_V_addr_din(device_dram_read_req_multiplexer_U0_device_dram_read_req_V_addr_din),
    .device_dram_read_req_V_addr_full_n(device_dram_read_req_V_addr_full_n),
    .device_dram_read_req_V_addr_write(device_dram_read_req_multiplexer_U0_device_dram_read_req_V_addr_write),
    .device_dram_read_req_0_V_num_dout(device_dram_read_req_0_V_num_dout),
    .device_dram_read_req_0_V_num_empty_n(device_dram_read_req_0_V_num_empty_n),
    .device_dram_read_req_0_V_num_read(device_dram_read_req_multiplexer_U0_device_dram_read_req_0_V_num_read),
    .device_dram_read_req_0_V_addr_dout(device_dram_read_req_0_V_addr_dout),
    .device_dram_read_req_0_V_addr_empty_n(device_dram_read_req_0_V_addr_empty_n),
    .device_dram_read_req_0_V_addr_read(device_dram_read_req_multiplexer_U0_device_dram_read_req_0_V_addr_read),
    .device_dram_read_req_1_V_num_dout(device_dram_read_req_1_V_num_dout),
    .device_dram_read_req_1_V_num_empty_n(device_dram_read_req_1_V_num_empty_n),
    .device_dram_read_req_1_V_num_read(device_dram_read_req_multiplexer_U0_device_dram_read_req_1_V_num_read),
    .device_dram_read_req_1_V_addr_dout(device_dram_read_req_1_V_addr_dout),
    .device_dram_read_req_1_V_addr_empty_n(device_dram_read_req_1_V_addr_empty_n),
    .device_dram_read_req_1_V_addr_read(device_dram_read_req_multiplexer_U0_device_dram_read_req_1_V_addr_read),
    .device_dram_read_req_2_V_num_dout(device_dram_read_req_2_V_num_dout),
    .device_dram_read_req_2_V_num_empty_n(device_dram_read_req_2_V_num_empty_n),
    .device_dram_read_req_2_V_num_read(device_dram_read_req_multiplexer_U0_device_dram_read_req_2_V_num_read),
    .device_dram_read_req_2_V_addr_dout(device_dram_read_req_2_V_addr_dout),
    .device_dram_read_req_2_V_addr_empty_n(device_dram_read_req_2_V_addr_empty_n),
    .device_dram_read_req_2_V_addr_read(device_dram_read_req_multiplexer_U0_device_dram_read_req_2_V_addr_read)
);

device_dram_read_resp_multiplexer device_dram_read_resp_multiplexer_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(device_dram_read_resp_multiplexer_U0_ap_done),
    .ap_continue(device_dram_read_resp_multiplexer_U0_ap_continue),
    .ap_idle(device_dram_read_resp_multiplexer_U0_ap_idle),
    .ap_ready(device_dram_read_resp_multiplexer_U0_ap_ready),
    .device_dram_req_context_V_id_dout(device_dram_req_context_V_id_dout),
    .device_dram_req_context_V_id_empty_n(device_dram_req_context_V_id_empty_n),
    .device_dram_req_context_V_id_read(device_dram_read_resp_multiplexer_U0_device_dram_req_context_V_id_read),
    .device_dram_req_context_V_num_dout(device_dram_req_context_V_num_dout),
    .device_dram_req_context_V_num_empty_n(device_dram_req_context_V_num_empty_n),
    .device_dram_req_context_V_num_read(device_dram_read_resp_multiplexer_U0_device_dram_req_context_V_num_read),
    .device_dram_read_resp_V_last_dout(device_dram_read_resp_multiplexer_U0_device_dram_read_resp_V_last_dout),
    .device_dram_read_resp_V_last_empty_n(device_dram_read_resp_V_last_empty_n),
    .device_dram_read_resp_V_last_read(device_dram_read_resp_multiplexer_U0_device_dram_read_resp_V_last_read),
    .device_dram_read_resp_V_data_V_dout(device_dram_read_resp_V_data_V_dout),
    .device_dram_read_resp_V_data_V_empty_n(device_dram_read_resp_V_data_V_empty_n),
    .device_dram_read_resp_V_data_V_read(device_dram_read_resp_multiplexer_U0_device_dram_read_resp_V_data_V_read),
    .device_dram_read_resp_0_V_last_din(device_dram_read_resp_multiplexer_U0_device_dram_read_resp_0_V_last_din),
    .device_dram_read_resp_0_V_last_full_n(device_dram_read_resp_0_V_last_full_n),
    .device_dram_read_resp_0_V_last_write(device_dram_read_resp_multiplexer_U0_device_dram_read_resp_0_V_last_write),
    .device_dram_read_resp_0_V_data_V_din(device_dram_read_resp_multiplexer_U0_device_dram_read_resp_0_V_data_V_din),
    .device_dram_read_resp_0_V_data_V_full_n(device_dram_read_resp_0_V_data_V_full_n),
    .device_dram_read_resp_0_V_data_V_write(device_dram_read_resp_multiplexer_U0_device_dram_read_resp_0_V_data_V_write),
    .device_dram_read_resp_1_V_last_din(device_dram_read_resp_multiplexer_U0_device_dram_read_resp_1_V_last_din),
    .device_dram_read_resp_1_V_last_full_n(device_dram_read_resp_1_V_last_full_n),
    .device_dram_read_resp_1_V_last_write(device_dram_read_resp_multiplexer_U0_device_dram_read_resp_1_V_last_write),
    .device_dram_read_resp_1_V_data_V_din(device_dram_read_resp_multiplexer_U0_device_dram_read_resp_1_V_data_V_din),
    .device_dram_read_resp_1_V_data_V_full_n(device_dram_read_resp_1_V_data_V_full_n),
    .device_dram_read_resp_1_V_data_V_write(device_dram_read_resp_multiplexer_U0_device_dram_read_resp_1_V_data_V_write),
    .device_dram_read_resp_2_V_last_din(device_dram_read_resp_multiplexer_U0_device_dram_read_resp_2_V_last_din),
    .device_dram_read_resp_2_V_last_full_n(device_dram_read_resp_2_V_last_full_n),
    .device_dram_read_resp_2_V_last_write(device_dram_read_resp_multiplexer_U0_device_dram_read_resp_2_V_last_write),
    .device_dram_read_resp_2_V_data_V_din(device_dram_read_resp_multiplexer_U0_device_dram_read_resp_2_V_data_V_din),
    .device_dram_read_resp_2_V_data_V_full_n(device_dram_read_resp_2_V_data_V_full_n),
    .device_dram_read_resp_2_V_data_V_write(device_dram_read_resp_multiplexer_U0_device_dram_read_resp_2_V_data_V_write)
);

pcie_read_req_mux pcie_read_req_mux_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(pcie_read_req_mux_U0_ap_done),
    .ap_continue(pcie_read_req_mux_U0_ap_continue),
    .ap_idle(pcie_read_req_mux_U0_ap_idle),
    .ap_ready(pcie_read_req_mux_U0_ap_ready),
    .hw_pcie_read_req_V_num_dout(hw_pcie_read_req_V_num_dout),
    .hw_pcie_read_req_V_num_empty_n(hw_pcie_read_req_V_num_empty_n),
    .hw_pcie_read_req_V_num_read(pcie_read_req_mux_U0_hw_pcie_read_req_V_num_read),
    .hw_pcie_read_req_V_addr_dout(hw_pcie_read_req_V_addr_dout),
    .hw_pcie_read_req_V_addr_empty_n(hw_pcie_read_req_V_addr_empty_n),
    .hw_pcie_read_req_V_addr_read(pcie_read_req_mux_U0_hw_pcie_read_req_V_addr_read),
    .cosim_dramA_read_req_V_num_dout(cosim_dramA_read_req_V_num_dout),
    .cosim_dramA_read_req_V_num_empty_n(cosim_dramA_read_req_V_num_empty_n),
    .cosim_dramA_read_req_V_num_read(pcie_read_req_mux_U0_cosim_dramA_read_req_V_num_read),
    .cosim_dramA_read_req_V_addr_dout(cosim_dramA_read_req_V_addr_dout),
    .cosim_dramA_read_req_V_addr_empty_n(cosim_dramA_read_req_V_addr_empty_n),
    .cosim_dramA_read_req_V_addr_read(pcie_read_req_mux_U0_cosim_dramA_read_req_V_addr_read),
    .cosim_dramB_read_req_V_num_dout(cosim_dramB_read_req_V_num_dout),
    .cosim_dramB_read_req_V_num_empty_n(cosim_dramB_read_req_V_num_empty_n),
    .cosim_dramB_read_req_V_num_read(pcie_read_req_mux_U0_cosim_dramB_read_req_V_num_read),
    .cosim_dramB_read_req_V_addr_dout(cosim_dramB_read_req_V_addr_dout),
    .cosim_dramB_read_req_V_addr_empty_n(cosim_dramB_read_req_V_addr_empty_n),
    .cosim_dramB_read_req_V_addr_read(pcie_read_req_mux_U0_cosim_dramB_read_req_V_addr_read),
    .cosim_dramC_read_req_V_num_dout(cosim_dramC_read_req_V_num_dout),
    .cosim_dramC_read_req_V_num_empty_n(cosim_dramC_read_req_V_num_empty_n),
    .cosim_dramC_read_req_V_num_read(pcie_read_req_mux_U0_cosim_dramC_read_req_V_num_read),
    .cosim_dramC_read_req_V_addr_dout(cosim_dramC_read_req_V_addr_dout),
    .cosim_dramC_read_req_V_addr_empty_n(cosim_dramC_read_req_V_addr_empty_n),
    .cosim_dramC_read_req_V_addr_read(pcie_read_req_mux_U0_cosim_dramC_read_req_V_addr_read),
    .cosim_dramD_read_req_V_num_dout(cosim_dramD_read_req_V_num_dout),
    .cosim_dramD_read_req_V_num_empty_n(cosim_dramD_read_req_V_num_empty_n),
    .cosim_dramD_read_req_V_num_read(pcie_read_req_mux_U0_cosim_dramD_read_req_V_num_read),
    .cosim_dramD_read_req_V_addr_dout(cosim_dramD_read_req_V_addr_dout),
    .cosim_dramD_read_req_V_addr_empty_n(cosim_dramD_read_req_V_addr_empty_n),
    .cosim_dramD_read_req_V_addr_read(pcie_read_req_mux_U0_cosim_dramD_read_req_V_addr_read),
    .pcie_read_multiplexer_write_context_V_din(pcie_read_req_mux_U0_pcie_read_multiplexer_write_context_V_din),
    .pcie_read_multiplexer_write_context_V_full_n(pcie_read_multiplexer_write_context_V_full_n),
    .pcie_read_multiplexer_write_context_V_write(pcie_read_req_mux_U0_pcie_read_multiplexer_write_context_V_write),
    .pcie_read_req_V_num_din(pcie_read_req_mux_U0_pcie_read_req_V_num_din),
    .pcie_read_req_V_num_full_n(pcie_read_req_V_num_full_n),
    .pcie_read_req_V_num_write(pcie_read_req_mux_U0_pcie_read_req_V_num_write),
    .pcie_read_req_V_addr_din(pcie_read_req_mux_U0_pcie_read_req_V_addr_din),
    .pcie_read_req_V_addr_full_n(pcie_read_req_V_addr_full_n),
    .pcie_read_req_V_addr_write(pcie_read_req_mux_U0_pcie_read_req_V_addr_write)
);

pcie_read_resp_mux pcie_read_resp_mux_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    
    .ap_done(pcie_read_resp_mux_U0_ap_done),
    .ap_continue(pcie_read_resp_mux_U0_ap_continue),
    .ap_idle(pcie_read_resp_mux_U0_ap_idle),
    .ap_ready(pcie_read_resp_mux_U0_ap_ready),
    
    
    .pcie_read_resp_V_last_dout(pcie_read_resp_mux_U0_pcie_read_resp_V_last_dout),
    .pcie_read_resp_V_last_empty_n(buffered_pcie_read_resp_V_last_empty_n),
    .pcie_read_resp_V_last_read(pcie_read_resp_mux_U0_pcie_read_resp_V_last_read),
    .pcie_read_resp_V_data_V_dout(buffered_pcie_read_resp_V_data_V_dout),
    .pcie_read_resp_V_data_V_empty_n(buffered_pcie_read_resp_V_data_V_empty_n),
    .pcie_read_resp_V_data_V_read(pcie_read_resp_mux_U0_pcie_read_resp_V_data_V_read),
    .hw_pcie_read_resp_V_last_din(pcie_read_resp_mux_U0_hw_pcie_read_resp_V_last_din),
    .hw_pcie_read_resp_V_last_full_n(hw_pcie_read_resp_V_last_full_n),
    .hw_pcie_read_resp_V_last_write(pcie_read_resp_mux_U0_hw_pcie_read_resp_V_last_write),
    .hw_pcie_read_resp_V_data_V_din(pcie_read_resp_mux_U0_hw_pcie_read_resp_V_data_V_din),
    .hw_pcie_read_resp_V_data_V_full_n(hw_pcie_read_resp_V_data_V_full_n),
    .hw_pcie_read_resp_V_data_V_write(pcie_read_resp_mux_U0_hw_pcie_read_resp_V_data_V_write),
    .cosim_dramA_read_resp_V_last_din(pcie_read_resp_mux_U0_cosim_dramA_read_resp_V_last_din),
    .cosim_dramA_read_resp_V_last_full_n(cosim_dramA_read_resp_V_last_full_n),
    .cosim_dramA_read_resp_V_last_write(pcie_read_resp_mux_U0_cosim_dramA_read_resp_V_last_write),
    .cosim_dramA_read_resp_V_data_V_din(pcie_read_resp_mux_U0_cosim_dramA_read_resp_V_data_V_din),
    .cosim_dramA_read_resp_V_data_V_full_n(cosim_dramA_read_resp_V_data_V_full_n),
    .cosim_dramA_read_resp_V_data_V_write(pcie_read_resp_mux_U0_cosim_dramA_read_resp_V_data_V_write),
    .cosim_dramB_read_resp_V_last_din(pcie_read_resp_mux_U0_cosim_dramB_read_resp_V_last_din),
    .cosim_dramB_read_resp_V_last_full_n(cosim_dramB_read_resp_V_last_full_n),
    .cosim_dramB_read_resp_V_last_write(pcie_read_resp_mux_U0_cosim_dramB_read_resp_V_last_write),
    .cosim_dramB_read_resp_V_data_V_din(pcie_read_resp_mux_U0_cosim_dramB_read_resp_V_data_V_din),
    .cosim_dramB_read_resp_V_data_V_full_n(cosim_dramB_read_resp_V_data_V_full_n),
    .cosim_dramB_read_resp_V_data_V_write(pcie_read_resp_mux_U0_cosim_dramB_read_resp_V_data_V_write),
    .cosim_dramC_read_resp_V_last_din(pcie_read_resp_mux_U0_cosim_dramC_read_resp_V_last_din),
    .cosim_dramC_read_resp_V_last_full_n(cosim_dramC_read_resp_V_last_full_n),
    .cosim_dramC_read_resp_V_last_write(pcie_read_resp_mux_U0_cosim_dramC_read_resp_V_last_write),
    .cosim_dramC_read_resp_V_data_V_din(pcie_read_resp_mux_U0_cosim_dramC_read_resp_V_data_V_din),
    .cosim_dramC_read_resp_V_data_V_full_n(cosim_dramC_read_resp_V_data_V_full_n),
    .cosim_dramC_read_resp_V_data_V_write(pcie_read_resp_mux_U0_cosim_dramC_read_resp_V_data_V_write),
    .cosim_dramD_read_resp_V_last_din(pcie_read_resp_mux_U0_cosim_dramD_read_resp_V_last_din),
    .cosim_dramD_read_resp_V_last_full_n(cosim_dramD_read_resp_V_last_full_n),
    .cosim_dramD_read_resp_V_last_write(pcie_read_resp_mux_U0_cosim_dramD_read_resp_V_last_write),
    .cosim_dramD_read_resp_V_data_V_din(pcie_read_resp_mux_U0_cosim_dramD_read_resp_V_data_V_din),
    .cosim_dramD_read_resp_V_data_V_full_n(cosim_dramD_read_resp_V_data_V_full_n),
    .cosim_dramD_read_resp_V_data_V_write(pcie_read_resp_mux_U0_cosim_dramD_read_resp_V_data_V_write),
    .pcie_read_multiplexer_read_context_V_dout(pcie_read_multiplexer_read_context_V_dout),
    .pcie_read_multiplexer_read_context_V_empty_n(pcie_read_multiplexer_read_context_V_empty_n),
    .pcie_read_multiplexer_read_context_V_read(pcie_read_resp_mux_U0_pcie_read_multiplexer_read_context_V_read)
);

pcie_read_context_forwarder pcie_read_context_forwarder_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(pcie_read_context_forwarder_U0_ap_done),
    .ap_continue(pcie_read_context_forwarder_U0_ap_continue),
    .ap_idle(pcie_read_context_forwarder_U0_ap_idle),
    .ap_ready(pcie_read_context_forwarder_U0_ap_ready),
    .pcie_read_multiplexer_write_context_V_dout(pcie_read_multiplexer_write_context_V_dout),
    .pcie_read_multiplexer_write_context_V_empty_n(pcie_read_multiplexer_write_context_V_empty_n),
    .pcie_read_multiplexer_write_context_V_read(pcie_read_context_forwarder_U0_pcie_read_multiplexer_write_context_V_read),
    .pcie_read_multiplexer_read_context_V_din(pcie_read_context_forwarder_U0_pcie_read_multiplexer_read_context_V_din),
    .pcie_read_multiplexer_read_context_V_full_n(pcie_read_multiplexer_read_context_V_full_n),
    .pcie_read_multiplexer_read_context_V_write(pcie_read_context_forwarder_U0_pcie_read_multiplexer_read_context_V_write)
);

pipeline_data_passer pipeline_data_passer_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(pipeline_data_passer_U0_ap_done),
    .ap_continue(pipeline_data_passer_U0_ap_continue),
    .ap_idle(pipeline_data_passer_U0_ap_idle),
    .ap_ready(pipeline_data_passer_U0_ap_ready),
    .reqs_pipe0_write_V_sector_off_dout(reqs_pipe0_write_V_sector_off_dout),
    .reqs_pipe0_write_V_sector_off_empty_n(reqs_pipe0_write_V_sector_off_empty_n),
    .reqs_pipe0_write_V_sector_off_read(pipeline_data_passer_U0_reqs_pipe0_write_V_sector_off_read),
    .reqs_pipe0_write_V_sector_num_dout(reqs_pipe0_write_V_sector_num_dout),
    .reqs_pipe0_write_V_sector_num_empty_n(reqs_pipe0_write_V_sector_num_empty_n),
    .reqs_pipe0_write_V_sector_num_read(pipeline_data_passer_U0_reqs_pipe0_write_V_sector_num_read),
    .reqs_pipe0_write_V_tag_dout(reqs_pipe0_write_V_tag_dout),
    .reqs_pipe0_write_V_tag_empty_n(reqs_pipe0_write_V_tag_empty_n),
    .reqs_pipe0_write_V_tag_read(pipeline_data_passer_U0_reqs_pipe0_write_V_tag_read),
    .reqs_pipe0_write_V_rw_dout(pipeline_data_passer_U0_reqs_pipe0_write_V_rw_dout),
    .reqs_pipe0_write_V_rw_empty_n(reqs_pipe0_write_V_rw_empty_n),
    .reqs_pipe0_write_V_rw_read(pipeline_data_passer_U0_reqs_pipe0_write_V_rw_read),
    .reqs_pipe1_read_V_sector_off_din(pipeline_data_passer_U0_reqs_pipe1_read_V_sector_off_din),
    .reqs_pipe1_read_V_sector_off_full_n(reqs_pipe1_read_V_sector_off_full_n),
    .reqs_pipe1_read_V_sector_off_write(pipeline_data_passer_U0_reqs_pipe1_read_V_sector_off_write),
    .reqs_pipe1_read_V_sector_num_din(pipeline_data_passer_U0_reqs_pipe1_read_V_sector_num_din),
    .reqs_pipe1_read_V_sector_num_full_n(reqs_pipe1_read_V_sector_num_full_n),
    .reqs_pipe1_read_V_sector_num_write(pipeline_data_passer_U0_reqs_pipe1_read_V_sector_num_write),
    .reqs_pipe1_read_V_tag_din(pipeline_data_passer_U0_reqs_pipe1_read_V_tag_din),
    .reqs_pipe1_read_V_tag_full_n(reqs_pipe1_read_V_tag_full_n),
    .reqs_pipe1_read_V_tag_write(pipeline_data_passer_U0_reqs_pipe1_read_V_tag_write),
    .reqs_pipe1_read_V_rw_din(pipeline_data_passer_U0_reqs_pipe1_read_V_rw_din),
    .reqs_pipe1_read_V_rw_full_n(reqs_pipe1_read_V_rw_full_n),
    .reqs_pipe1_read_V_rw_write(pipeline_data_passer_U0_reqs_pipe1_read_V_rw_write),
    .reqs_pipe1_write_V_sector_off_dout(reqs_pipe1_write_V_sector_off_dout),
    .reqs_pipe1_write_V_sector_off_empty_n(reqs_pipe1_write_V_sector_off_empty_n),
    .reqs_pipe1_write_V_sector_off_read(pipeline_data_passer_U0_reqs_pipe1_write_V_sector_off_read),
    .reqs_pipe1_write_V_sector_num_dout(reqs_pipe1_write_V_sector_num_dout),
    .reqs_pipe1_write_V_sector_num_empty_n(reqs_pipe1_write_V_sector_num_empty_n),
    .reqs_pipe1_write_V_sector_num_read(pipeline_data_passer_U0_reqs_pipe1_write_V_sector_num_read),
    .reqs_pipe1_write_V_tag_dout(reqs_pipe1_write_V_tag_dout),
    .reqs_pipe1_write_V_tag_empty_n(reqs_pipe1_write_V_tag_empty_n),
    .reqs_pipe1_write_V_tag_read(pipeline_data_passer_U0_reqs_pipe1_write_V_tag_read),
    .reqs_pipe1_write_V_rw_dout(pipeline_data_passer_U0_reqs_pipe1_write_V_rw_dout),
    .reqs_pipe1_write_V_rw_empty_n(reqs_pipe1_write_V_rw_empty_n),
    .reqs_pipe1_write_V_rw_read(pipeline_data_passer_U0_reqs_pipe1_write_V_rw_read),
    .reqs_pipe2_read_V_sector_off_din(pipeline_data_passer_U0_reqs_pipe2_read_V_sector_off_din),
    .reqs_pipe2_read_V_sector_off_full_n(reqs_pipe2_read_V_sector_off_full_n),
    .reqs_pipe2_read_V_sector_off_write(pipeline_data_passer_U0_reqs_pipe2_read_V_sector_off_write),
    .reqs_pipe2_read_V_sector_num_din(pipeline_data_passer_U0_reqs_pipe2_read_V_sector_num_din),
    .reqs_pipe2_read_V_sector_num_full_n(reqs_pipe2_read_V_sector_num_full_n),
    .reqs_pipe2_read_V_sector_num_write(pipeline_data_passer_U0_reqs_pipe2_read_V_sector_num_write),
    .reqs_pipe2_read_V_tag_din(pipeline_data_passer_U0_reqs_pipe2_read_V_tag_din),
    .reqs_pipe2_read_V_tag_full_n(reqs_pipe2_read_V_tag_full_n),
    .reqs_pipe2_read_V_tag_write(pipeline_data_passer_U0_reqs_pipe2_read_V_tag_write),
    .reqs_pipe2_read_V_rw_din(pipeline_data_passer_U0_reqs_pipe2_read_V_rw_din),
    .reqs_pipe2_read_V_rw_full_n(reqs_pipe2_read_V_rw_full_n),
    .reqs_pipe2_read_V_rw_write(pipeline_data_passer_U0_reqs_pipe2_read_V_rw_write),
    .data_pipe1_write_V_last_dout(pipeline_data_passer_U0_data_pipe1_write_V_last_dout),
    .data_pipe1_write_V_last_empty_n(data_pipe1_write_V_last_empty_n),
    .data_pipe1_write_V_last_read(pipeline_data_passer_U0_data_pipe1_write_V_last_read),
    .data_pipe1_write_V_data_V_dout(data_pipe1_write_V_data_V_dout),
    .data_pipe1_write_V_data_V_empty_n(data_pipe1_write_V_data_V_empty_n),
    .data_pipe1_write_V_data_V_read(pipeline_data_passer_U0_data_pipe1_write_V_data_V_read),
    .data_pipe2_read_V_last_din(pipeline_data_passer_U0_data_pipe2_read_V_last_din),
    .data_pipe2_read_V_last_full_n(data_pipe2_read_V_last_full_n),
    .data_pipe2_read_V_last_write(pipeline_data_passer_U0_data_pipe2_read_V_last_write),
    .data_pipe2_read_V_data_V_din(pipeline_data_passer_U0_data_pipe2_read_V_data_V_din),
    .data_pipe2_read_V_data_V_full_n(data_pipe2_read_V_data_V_full_n),
    .data_pipe2_read_V_data_V_write(pipeline_data_passer_U0_data_pipe2_read_V_data_V_write),
    .data_valid_pipe1_write_V_dout(pipeline_data_passer_U0_data_valid_pipe1_write_V_dout),
    .data_valid_pipe1_write_V_empty_n(data_valid_pipe1_write_V_empty_n),
    .data_valid_pipe1_write_V_read(pipeline_data_passer_U0_data_valid_pipe1_write_V_read),
    .data_valid_pipe2_read_V_din(pipeline_data_passer_U0_data_valid_pipe2_read_V_din),
    .data_valid_pipe2_read_V_full_n(data_valid_pipe2_read_V_full_n),
    .data_valid_pipe2_read_V_write(pipeline_data_passer_U0_data_valid_pipe2_read_V_write),
    .kbuf_addr_pipe0_write_V_dout(kbuf_addr_pipe0_write_V_dout),
    .kbuf_addr_pipe0_write_V_empty_n(kbuf_addr_pipe0_write_V_empty_n),
    .kbuf_addr_pipe0_write_V_read(pipeline_data_passer_U0_kbuf_addr_pipe0_write_V_read),
    .kbuf_addr_pipe2_read_V_din(pipeline_data_passer_U0_kbuf_addr_pipe2_read_V_din),
    .kbuf_addr_pipe2_read_V_full_n(kbuf_addr_pipe2_read_V_full_n),
    .kbuf_addr_pipe2_read_V_write(pipeline_data_passer_U0_kbuf_addr_pipe2_read_V_write)
);

host_dram_req_time_marker host_dram_req_time_marker_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(host_dram_req_time_marker_U0_ap_done),
    .ap_continue(host_dram_req_time_marker_U0_ap_continue),
    .ap_idle(host_dram_req_time_marker_U0_ap_idle),
    .ap_ready(host_dram_req_time_marker_U0_ap_ready),
    .host_dram_read_req_V_num_dout(host_dram_read_req_V_num_dout),
    .host_dram_read_req_V_num_empty_n(host_dram_read_req_V_num_empty_n),
    .host_dram_read_req_V_num_read(host_dram_req_time_marker_U0_host_dram_read_req_V_num_read),
    .host_dram_read_req_V_addr_dout(host_dram_read_req_V_addr_dout),
    .host_dram_read_req_V_addr_empty_n(host_dram_read_req_V_addr_empty_n),
    .host_dram_read_req_V_addr_read(host_dram_req_time_marker_U0_host_dram_read_req_V_addr_read),
    .host_dram_write_req_apply_V_num_dout(host_dram_write_req_apply_V_num_dout),
    .host_dram_write_req_apply_V_num_empty_n(host_dram_write_req_apply_V_num_empty_n),
    .host_dram_write_req_apply_V_num_read(host_dram_req_time_marker_U0_host_dram_write_req_apply_V_num_read),
    .host_dram_write_req_apply_V_addr_dout(host_dram_write_req_apply_V_addr_dout),
    .host_dram_write_req_apply_V_addr_empty_n(host_dram_write_req_apply_V_addr_empty_n),
    .host_dram_write_req_apply_V_addr_read(host_dram_req_time_marker_U0_host_dram_write_req_apply_V_addr_read),
    .host_dram_read_req_with_time_V_req_num_din(host_dram_req_time_marker_U0_host_dram_read_req_with_time_V_req_num_din),
    .host_dram_read_req_with_time_V_req_num_full_n(host_dram_read_req_with_time_V_req_num_full_n),
    .host_dram_read_req_with_time_V_req_num_write(host_dram_req_time_marker_U0_host_dram_read_req_with_time_V_req_num_write),
    .host_dram_read_req_with_time_V_req_addr_din(host_dram_req_time_marker_U0_host_dram_read_req_with_time_V_req_addr_din),
    .host_dram_read_req_with_time_V_req_addr_full_n(host_dram_read_req_with_time_V_req_addr_full_n),
    .host_dram_read_req_with_time_V_req_addr_write(host_dram_req_time_marker_U0_host_dram_read_req_with_time_V_req_addr_write),
    .host_dram_read_req_with_time_V_time_din(host_dram_req_time_marker_U0_host_dram_read_req_with_time_V_time_din),
    .host_dram_read_req_with_time_V_time_full_n(host_dram_read_req_with_time_V_time_full_n),
    .host_dram_read_req_with_time_V_time_write(host_dram_req_time_marker_U0_host_dram_read_req_with_time_V_time_write),
    .host_dram_write_req_apply_with_time_V_req_apply_num_din(host_dram_req_time_marker_U0_host_dram_write_req_apply_with_time_V_req_apply_num_din),
    .host_dram_write_req_apply_with_time_V_req_apply_num_full_n(host_dram_write_req_apply_with_time_V_req_apply_num_full_n),
    .host_dram_write_req_apply_with_time_V_req_apply_num_write(host_dram_req_time_marker_U0_host_dram_write_req_apply_with_time_V_req_apply_num_write),
    .host_dram_write_req_apply_with_time_V_req_apply_addr_din(host_dram_req_time_marker_U0_host_dram_write_req_apply_with_time_V_req_apply_addr_din),
    .host_dram_write_req_apply_with_time_V_req_apply_addr_full_n(host_dram_write_req_apply_with_time_V_req_apply_addr_full_n),
    .host_dram_write_req_apply_with_time_V_req_apply_addr_write(host_dram_req_time_marker_U0_host_dram_write_req_apply_with_time_V_req_apply_addr_write),
    .host_dram_write_req_apply_with_time_V_time_din(host_dram_req_time_marker_U0_host_dram_write_req_apply_with_time_V_time_din),
    .host_dram_write_req_apply_with_time_V_time_full_n(host_dram_write_req_apply_with_time_V_time_full_n),
    .host_dram_write_req_apply_with_time_V_time_write(host_dram_req_time_marker_U0_host_dram_write_req_apply_with_time_V_time_write)
);

host_dram_delay_unit host_dram_delay_unit_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    
    .ap_done(host_dram_delay_unit_U0_ap_done),
    .ap_continue(host_dram_delay_unit_U0_ap_continue),
    .ap_idle(host_dram_delay_unit_U0_ap_idle),
    .ap_ready(host_dram_delay_unit_U0_ap_ready),
    
    
    .host_delay_cycle_cnts_V_dout(host_delay_cycle_cnts_V_dout),
    .host_delay_cycle_cnts_V_empty_n(host_delay_cycle_cnts_V_empty_n),
    .host_delay_cycle_cnts_V_read(host_dram_delay_unit_U0_host_delay_cycle_cnts_V_read),
    .host_dram_read_req_with_time_V_req_num_dout(host_dram_read_req_with_time_V_req_num_dout),
    .host_dram_read_req_with_time_V_req_num_empty_n(host_dram_read_req_with_time_V_req_num_empty_n),
    .host_dram_read_req_with_time_V_req_num_read(host_dram_delay_unit_U0_host_dram_read_req_with_time_V_req_num_read),
    .host_dram_read_req_with_time_V_req_addr_dout(host_dram_read_req_with_time_V_req_addr_dout),
    .host_dram_read_req_with_time_V_req_addr_empty_n(host_dram_read_req_with_time_V_req_addr_empty_n),
    .host_dram_read_req_with_time_V_req_addr_read(host_dram_delay_unit_U0_host_dram_read_req_with_time_V_req_addr_read),
    .host_dram_read_req_with_time_V_time_dout(host_dram_read_req_with_time_V_time_dout),
    .host_dram_read_req_with_time_V_time_empty_n(host_dram_read_req_with_time_V_time_empty_n),
    .host_dram_read_req_with_time_V_time_read(host_dram_delay_unit_U0_host_dram_read_req_with_time_V_time_read),
    .host_dram_write_req_apply_with_time_V_req_apply_num_dout(host_dram_write_req_apply_with_time_V_req_apply_num_dout),
    .host_dram_write_req_apply_with_time_V_req_apply_num_empty_n(host_dram_write_req_apply_with_time_V_req_apply_num_empty_n),
    .host_dram_write_req_apply_with_time_V_req_apply_num_read(host_dram_delay_unit_U0_host_dram_write_req_apply_with_time_V_req_apply_num_read),
    .host_dram_write_req_apply_with_time_V_req_apply_addr_dout(host_dram_write_req_apply_with_time_V_req_apply_addr_dout),
    .host_dram_write_req_apply_with_time_V_req_apply_addr_empty_n(host_dram_write_req_apply_with_time_V_req_apply_addr_empty_n),
    .host_dram_write_req_apply_with_time_V_req_apply_addr_read(host_dram_delay_unit_U0_host_dram_write_req_apply_with_time_V_req_apply_addr_read),
    .host_dram_write_req_apply_with_time_V_time_dout(host_dram_write_req_apply_with_time_V_time_dout),
    .host_dram_write_req_apply_with_time_V_time_empty_n(host_dram_write_req_apply_with_time_V_time_empty_n),
    .host_dram_write_req_apply_with_time_V_time_read(host_dram_delay_unit_U0_host_dram_write_req_apply_with_time_V_time_read),
    .host_dram_read_req_delayed_V_num_din(host_dram_delay_unit_U0_host_dram_read_req_delayed_V_num_din),
    .host_dram_read_req_delayed_V_num_full_n(host_dram_read_req_delayed_V_num_full_n),
    .host_dram_read_req_delayed_V_num_write(host_dram_delay_unit_U0_host_dram_read_req_delayed_V_num_write),
    .host_dram_read_req_delayed_V_addr_din(host_dram_delay_unit_U0_host_dram_read_req_delayed_V_addr_din),
    .host_dram_read_req_delayed_V_addr_full_n(host_dram_read_req_delayed_V_addr_full_n),
    .host_dram_read_req_delayed_V_addr_write(host_dram_delay_unit_U0_host_dram_read_req_delayed_V_addr_write),
    .host_dram_write_req_apply_delayed_V_num_din(host_dram_delay_unit_U0_host_dram_write_req_apply_delayed_V_num_din),
    .host_dram_write_req_apply_delayed_V_num_full_n(host_dram_write_req_apply_delayed_V_num_full_n),
    .host_dram_write_req_apply_delayed_V_num_write(host_dram_delay_unit_U0_host_dram_write_req_apply_delayed_V_num_write),
    .host_dram_write_req_apply_delayed_V_addr_din(host_dram_delay_unit_U0_host_dram_write_req_apply_delayed_V_addr_din),
    .host_dram_write_req_apply_delayed_V_addr_full_n(host_dram_write_req_apply_delayed_V_addr_full_n),
    .host_dram_write_req_apply_delayed_V_addr_write(host_dram_delay_unit_U0_host_dram_write_req_apply_delayed_V_addr_write)
);

host_delayed_channel_forwarder host_delayed_channel_forwarder_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(host_delayed_channel_forwarder_U0_ap_done),
    .ap_continue(host_delayed_channel_forwarder_U0_ap_continue),
    .ap_idle(host_delayed_channel_forwarder_U0_ap_idle),
    .ap_ready(host_delayed_channel_forwarder_U0_ap_ready),
    .host_dram_write_req_data_V_last_dout(host_delayed_channel_forwarder_U0_host_dram_write_req_data_V_last_dout),
    .host_dram_write_req_data_V_last_empty_n(host_dram_write_req_data_V_last_empty_n),
    .host_dram_write_req_data_V_last_read(host_delayed_channel_forwarder_U0_host_dram_write_req_data_V_last_read),
    .host_dram_write_req_data_V_data_V_dout(host_dram_write_req_data_V_data_V_dout),
    .host_dram_write_req_data_V_data_V_empty_n(host_dram_write_req_data_V_data_V_empty_n),
    .host_dram_write_req_data_V_data_V_read(host_delayed_channel_forwarder_U0_host_dram_write_req_data_V_data_V_read),
    .host_dram_write_req_data_delayed_V_last_din(host_delayed_channel_forwarder_U0_host_dram_write_req_data_delayed_V_last_din),
    .host_dram_write_req_data_delayed_V_last_full_n(host_dram_write_req_data_delayed_V_last_full_n),
    .host_dram_write_req_data_delayed_V_last_write(host_delayed_channel_forwarder_U0_host_dram_write_req_data_delayed_V_last_write),
    .host_dram_write_req_data_delayed_V_data_V_din(host_delayed_channel_forwarder_U0_host_dram_write_req_data_delayed_V_data_V_din),
    .host_dram_write_req_data_delayed_V_data_V_full_n(host_dram_write_req_data_delayed_V_data_V_full_n),
    .host_dram_write_req_data_delayed_V_data_V_write(host_delayed_channel_forwarder_U0_host_dram_write_req_data_delayed_V_data_V_write),
    .host_dram_read_resp_delayed_V_last_dout(host_delayed_channel_forwarder_U0_host_dram_read_resp_delayed_V_last_dout),
    .host_dram_read_resp_delayed_V_last_empty_n(host_dram_read_resp_delayed_V_last_empty_n),
    .host_dram_read_resp_delayed_V_last_read(host_delayed_channel_forwarder_U0_host_dram_read_resp_delayed_V_last_read),
    .host_dram_read_resp_delayed_V_data_V_dout(host_dram_read_resp_delayed_V_data_V_dout),
    .host_dram_read_resp_delayed_V_data_V_empty_n(host_dram_read_resp_delayed_V_data_V_empty_n),
    .host_dram_read_resp_delayed_V_data_V_read(host_delayed_channel_forwarder_U0_host_dram_read_resp_delayed_V_data_V_read),
    .host_dram_read_resp_V_last_din(host_delayed_channel_forwarder_U0_host_dram_read_resp_V_last_din),
    .host_dram_read_resp_V_last_full_n(host_dram_read_resp_V_last_full_n),
    .host_dram_read_resp_V_last_write(host_delayed_channel_forwarder_U0_host_dram_read_resp_V_last_write),
    .host_dram_read_resp_V_data_V_din(host_delayed_channel_forwarder_U0_host_dram_read_resp_V_data_V_din),
    .host_dram_read_resp_V_data_V_full_n(host_dram_read_resp_V_data_V_full_n),
    .host_dram_read_resp_V_data_V_write(host_delayed_channel_forwarder_U0_host_dram_read_resp_V_data_V_write)
);

host_dram_throttle_unit host_dram_throttle_unit_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    
    .ap_done(host_dram_throttle_unit_U0_ap_done),
    .ap_continue(host_dram_throttle_unit_U0_ap_continue),
    .ap_idle(host_dram_throttle_unit_U0_ap_idle),
    .ap_ready(host_dram_throttle_unit_U0_ap_ready),
    
    
    .host_dram_write_req_data_throttled_V_last_din(host_dram_throttle_unit_U0_host_dram_write_req_data_throttled_V_last_din),
    .host_dram_write_req_data_throttled_V_last_full_n(host_dram_write_req_data_throttled_V_last_full_n),
    .host_dram_write_req_data_throttled_V_last_write(host_dram_throttle_unit_U0_host_dram_write_req_data_throttled_V_last_write),
    .host_dram_write_req_data_throttled_V_data_V_din(host_dram_throttle_unit_U0_host_dram_write_req_data_throttled_V_data_V_din),
    .host_dram_write_req_data_throttled_V_data_V_full_n(host_dram_write_req_data_throttled_V_data_V_full_n),
    .host_dram_write_req_data_throttled_V_data_V_write(host_dram_throttle_unit_U0_host_dram_write_req_data_throttled_V_data_V_write),
    .host_dram_write_req_data_delayed_V_last_dout(host_dram_throttle_unit_U0_host_dram_write_req_data_delayed_V_last_dout),
    .host_dram_write_req_data_delayed_V_last_empty_n(host_dram_write_req_data_delayed_V_last_empty_n),
    .host_dram_write_req_data_delayed_V_last_read(host_dram_throttle_unit_U0_host_dram_write_req_data_delayed_V_last_read),
    .host_dram_write_req_data_delayed_V_data_V_dout(host_dram_write_req_data_delayed_V_data_V_dout),
    .host_dram_write_req_data_delayed_V_data_V_empty_n(host_dram_write_req_data_delayed_V_data_V_empty_n),
    .host_dram_write_req_data_delayed_V_data_V_read(host_dram_throttle_unit_U0_host_dram_write_req_data_delayed_V_data_V_read),
    .host_dram_read_resp_throttled_V_last_dout(host_dram_throttle_unit_U0_host_dram_read_resp_throttled_V_last_dout),
    .host_dram_read_resp_throttled_V_last_empty_n(host_dram_read_resp_throttled_V_last_empty_n),
    .host_dram_read_resp_throttled_V_last_read(host_dram_throttle_unit_U0_host_dram_read_resp_throttled_V_last_read),
    .host_dram_read_resp_throttled_V_data_V_dout(host_dram_read_resp_throttled_V_data_V_dout),
    .host_dram_read_resp_throttled_V_data_V_empty_n(host_dram_read_resp_throttled_V_data_V_empty_n),
    .host_dram_read_resp_throttled_V_data_V_read(host_dram_throttle_unit_U0_host_dram_read_resp_throttled_V_data_V_read),
    .host_dram_read_resp_delayed_V_last_din(host_dram_throttle_unit_U0_host_dram_read_resp_delayed_V_last_din),
    .host_dram_read_resp_delayed_V_last_full_n(host_dram_read_resp_delayed_V_last_full_n),
    .host_dram_read_resp_delayed_V_last_write(host_dram_throttle_unit_U0_host_dram_read_resp_delayed_V_last_write),
    .host_dram_read_resp_delayed_V_data_V_din(host_dram_throttle_unit_U0_host_dram_read_resp_delayed_V_data_V_din),
    .host_dram_read_resp_delayed_V_data_V_full_n(host_dram_read_resp_delayed_V_data_V_full_n),
    .host_dram_read_resp_delayed_V_data_V_write(host_dram_throttle_unit_U0_host_dram_read_resp_delayed_V_data_V_write),
    .host_throttle_params_V_dout(host_throttle_params_V_dout),
    .host_throttle_params_V_empty_n(host_throttle_params_V_empty_n),
    .host_throttle_params_V_read(host_dram_throttle_unit_U0_host_throttle_params_V_read)
);

host_pipe0_dram_dispatcher host_pipe0_dram_dispatcher_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    
    .ap_done(host_pipe0_dram_dispatcher_U0_ap_done),
    .ap_continue(host_pipe0_dram_dispatcher_U0_ap_continue),
    .ap_idle(host_pipe0_dram_dispatcher_U0_ap_idle),
    .ap_ready(host_pipe0_dram_dispatcher_U0_ap_ready),
    
    
    .host_dram_read_req_delayed_V_num_dout(host_dram_read_req_delayed_V_num_dout),
    .host_dram_read_req_delayed_V_num_empty_n(host_dram_read_req_delayed_V_num_empty_n),
    .host_dram_read_req_delayed_V_num_read(host_pipe0_dram_dispatcher_U0_host_dram_read_req_delayed_V_num_read),
    .host_dram_read_req_delayed_V_addr_dout(host_dram_read_req_delayed_V_addr_dout),
    .host_dram_read_req_delayed_V_addr_empty_n(host_dram_read_req_delayed_V_addr_empty_n),
    .host_dram_read_req_delayed_V_addr_read(host_pipe0_dram_dispatcher_U0_host_dram_read_req_delayed_V_addr_read),
    .host_dram_write_req_apply_delayed_V_num_dout(host_dram_write_req_apply_delayed_V_num_dout),
    .host_dram_write_req_apply_delayed_V_num_empty_n(host_dram_write_req_apply_delayed_V_num_empty_n),
    .host_dram_write_req_apply_delayed_V_num_read(host_pipe0_dram_dispatcher_U0_host_dram_write_req_apply_delayed_V_num_read),
    .host_dram_write_req_apply_delayed_V_addr_dout(host_dram_write_req_apply_delayed_V_addr_dout),
    .host_dram_write_req_apply_delayed_V_addr_empty_n(host_dram_write_req_apply_delayed_V_addr_empty_n),
    .host_dram_write_req_apply_delayed_V_addr_read(host_pipe0_dram_dispatcher_U0_host_dram_write_req_apply_delayed_V_addr_read),
    .host_dramA_read_req_V_num_din(host_pipe0_dram_dispatcher_U0_host_dramA_read_req_V_num_din),
    .host_dramA_read_req_V_num_full_n(host_dramA_read_req_V_num_full_n),
    .host_dramA_read_req_V_num_write(host_pipe0_dram_dispatcher_U0_host_dramA_read_req_V_num_write),
    .host_dramA_read_req_V_addr_din(host_pipe0_dram_dispatcher_U0_host_dramA_read_req_V_addr_din),
    .host_dramA_read_req_V_addr_full_n(host_dramA_read_req_V_addr_full_n),
    .host_dramA_read_req_V_addr_write(host_pipe0_dram_dispatcher_U0_host_dramA_read_req_V_addr_write),
    .host_dramA_write_req_apply_V_num_din(host_pipe0_dram_dispatcher_U0_host_dramA_write_req_apply_V_num_din),
    .host_dramA_write_req_apply_V_num_full_n(host_dramA_write_req_apply_V_num_full_n),
    .host_dramA_write_req_apply_V_num_write(host_pipe0_dram_dispatcher_U0_host_dramA_write_req_apply_V_num_write),
    .host_dramA_write_req_apply_V_addr_din(host_pipe0_dram_dispatcher_U0_host_dramA_write_req_apply_V_addr_din),
    .host_dramA_write_req_apply_V_addr_full_n(host_dramA_write_req_apply_V_addr_full_n),
    .host_dramA_write_req_apply_V_addr_write(host_pipe0_dram_dispatcher_U0_host_dramA_write_req_apply_V_addr_write),
    .host_dramB_read_req_V_num_din(host_pipe0_dram_dispatcher_U0_host_dramB_read_req_V_num_din),
    .host_dramB_read_req_V_num_full_n(host_dramB_read_req_V_num_full_n),
    .host_dramB_read_req_V_num_write(host_pipe0_dram_dispatcher_U0_host_dramB_read_req_V_num_write),
    .host_dramB_read_req_V_addr_din(host_pipe0_dram_dispatcher_U0_host_dramB_read_req_V_addr_din),
    .host_dramB_read_req_V_addr_full_n(host_dramB_read_req_V_addr_full_n),
    .host_dramB_read_req_V_addr_write(host_pipe0_dram_dispatcher_U0_host_dramB_read_req_V_addr_write),
    .host_dramB_write_req_apply_V_num_din(host_pipe0_dram_dispatcher_U0_host_dramB_write_req_apply_V_num_din),
    .host_dramB_write_req_apply_V_num_full_n(host_dramB_write_req_apply_V_num_full_n),
    .host_dramB_write_req_apply_V_num_write(host_pipe0_dram_dispatcher_U0_host_dramB_write_req_apply_V_num_write),
    .host_dramB_write_req_apply_V_addr_din(host_pipe0_dram_dispatcher_U0_host_dramB_write_req_apply_V_addr_din),
    .host_dramB_write_req_apply_V_addr_full_n(host_dramB_write_req_apply_V_addr_full_n),
    .host_dramB_write_req_apply_V_addr_write(host_pipe0_dram_dispatcher_U0_host_dramB_write_req_apply_V_addr_write),
    .host_dramC_read_req_V_num_din(host_pipe0_dram_dispatcher_U0_host_dramC_read_req_V_num_din),
    .host_dramC_read_req_V_num_full_n(host_dramC_read_req_V_num_full_n),
    .host_dramC_read_req_V_num_write(host_pipe0_dram_dispatcher_U0_host_dramC_read_req_V_num_write),
    .host_dramC_read_req_V_addr_din(host_pipe0_dram_dispatcher_U0_host_dramC_read_req_V_addr_din),
    .host_dramC_read_req_V_addr_full_n(host_dramC_read_req_V_addr_full_n),
    .host_dramC_read_req_V_addr_write(host_pipe0_dram_dispatcher_U0_host_dramC_read_req_V_addr_write),
    .host_dramC_write_req_apply_V_num_din(host_pipe0_dram_dispatcher_U0_host_dramC_write_req_apply_V_num_din),
    .host_dramC_write_req_apply_V_num_full_n(host_dramC_write_req_apply_V_num_full_n),
    .host_dramC_write_req_apply_V_num_write(host_pipe0_dram_dispatcher_U0_host_dramC_write_req_apply_V_num_write),
    .host_dramC_write_req_apply_V_addr_din(host_pipe0_dram_dispatcher_U0_host_dramC_write_req_apply_V_addr_din),
    .host_dramC_write_req_apply_V_addr_full_n(host_dramC_write_req_apply_V_addr_full_n),
    .host_dramC_write_req_apply_V_addr_write(host_pipe0_dram_dispatcher_U0_host_dramC_write_req_apply_V_addr_write),
    .host_dramD_read_req_V_num_din(host_pipe0_dram_dispatcher_U0_host_dramD_read_req_V_num_din),
    .host_dramD_read_req_V_num_full_n(host_dramD_read_req_V_num_full_n),
    .host_dramD_read_req_V_num_write(host_pipe0_dram_dispatcher_U0_host_dramD_read_req_V_num_write),
    .host_dramD_read_req_V_addr_din(host_pipe0_dram_dispatcher_U0_host_dramD_read_req_V_addr_din),
    .host_dramD_read_req_V_addr_full_n(host_dramD_read_req_V_addr_full_n),
    .host_dramD_read_req_V_addr_write(host_pipe0_dram_dispatcher_U0_host_dramD_read_req_V_addr_write),
    .host_dramD_write_req_apply_V_num_din(host_pipe0_dram_dispatcher_U0_host_dramD_write_req_apply_V_num_din),
    .host_dramD_write_req_apply_V_num_full_n(host_dramD_write_req_apply_V_num_full_n),
    .host_dramD_write_req_apply_V_num_write(host_pipe0_dram_dispatcher_U0_host_dramD_write_req_apply_V_num_write),
    .host_dramD_write_req_apply_V_addr_din(host_pipe0_dram_dispatcher_U0_host_dramD_write_req_apply_V_addr_din),
    .host_dramD_write_req_apply_V_addr_full_n(host_dramD_write_req_apply_V_addr_full_n),
    .host_dramD_write_req_apply_V_addr_write(host_pipe0_dram_dispatcher_U0_host_dramD_write_req_apply_V_addr_write),
    .host_dram_dispatcher_write_context_V_bank_id_din(host_pipe0_dram_dispatcher_U0_host_dram_dispatcher_write_context_V_bank_id_din),
    .host_dram_dispatcher_write_context_V_bank_id_full_n(host_dram_dispatcher_write_context_V_bank_id_full_n),
    .host_dram_dispatcher_write_context_V_bank_id_write(host_pipe0_dram_dispatcher_U0_host_dram_dispatcher_write_context_V_bank_id_write),
    .host_dram_dispatcher_write_context_V_end_bank_id_din(host_pipe0_dram_dispatcher_U0_host_dram_dispatcher_write_context_V_end_bank_id_din),
    .host_dram_dispatcher_write_context_V_end_bank_id_full_n(host_dram_dispatcher_write_context_V_end_bank_id_full_n),
    .host_dram_dispatcher_write_context_V_end_bank_id_write(host_pipe0_dram_dispatcher_U0_host_dram_dispatcher_write_context_V_end_bank_id_write),
    .host_dram_dispatcher_write_context_V_before_boundry_num_din(host_pipe0_dram_dispatcher_U0_host_dram_dispatcher_write_context_V_before_boundry_num_din),
    .host_dram_dispatcher_write_context_V_before_boundry_num_full_n(host_dram_dispatcher_write_context_V_before_boundry_num_full_n),
    .host_dram_dispatcher_write_context_V_before_boundry_num_write(host_pipe0_dram_dispatcher_U0_host_dram_dispatcher_write_context_V_before_boundry_num_write),
    .host_dram_dispatcher_write_context_V_cmd_num_din(host_pipe0_dram_dispatcher_U0_host_dram_dispatcher_write_context_V_cmd_num_din),
    .host_dram_dispatcher_write_context_V_cmd_num_full_n(host_dram_dispatcher_write_context_V_cmd_num_full_n),
    .host_dram_dispatcher_write_context_V_cmd_num_write(host_pipe0_dram_dispatcher_U0_host_dram_dispatcher_write_context_V_cmd_num_write),
    .host_dram_dispatcher_read_context_V_bank_id_din(host_pipe0_dram_dispatcher_U0_host_dram_dispatcher_read_context_V_bank_id_din),
    .host_dram_dispatcher_read_context_V_bank_id_full_n(host_dram_dispatcher_read_context_V_bank_id_full_n),
    .host_dram_dispatcher_read_context_V_bank_id_write(host_pipe0_dram_dispatcher_U0_host_dram_dispatcher_read_context_V_bank_id_write),
    .host_dram_dispatcher_read_context_V_end_bank_id_din(host_pipe0_dram_dispatcher_U0_host_dram_dispatcher_read_context_V_end_bank_id_din),
    .host_dram_dispatcher_read_context_V_end_bank_id_full_n(host_dram_dispatcher_read_context_V_end_bank_id_full_n),
    .host_dram_dispatcher_read_context_V_end_bank_id_write(host_pipe0_dram_dispatcher_U0_host_dram_dispatcher_read_context_V_end_bank_id_write),
    .host_dram_dispatcher_read_context_V_cmd_num_din(host_pipe0_dram_dispatcher_U0_host_dram_dispatcher_read_context_V_cmd_num_din),
    .host_dram_dispatcher_read_context_V_cmd_num_full_n(host_dram_dispatcher_read_context_V_cmd_num_full_n),
    .host_dram_dispatcher_read_context_V_cmd_num_write(host_pipe0_dram_dispatcher_U0_host_dram_dispatcher_read_context_V_cmd_num_write),
    .host_dram_write_resp_V_din(host_pipe0_dram_dispatcher_U0_host_dram_write_resp_V_din),
    .host_dram_write_resp_V_full_n(host_dram_write_resp_V_full_n),
    .host_dram_write_resp_V_write(host_pipe0_dram_dispatcher_U0_host_dram_write_resp_V_write)
);

host_pipe1_dram_dispatcher host_pipe1_dram_dispatcher_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(host_pipe1_dram_dispatcher_U0_ap_done),
    .ap_continue(host_pipe1_dram_dispatcher_U0_ap_continue),
    .ap_idle(host_pipe1_dram_dispatcher_U0_ap_idle),
    .ap_ready(host_pipe1_dram_dispatcher_U0_ap_ready),
    .host_dram_read_resp_throttled_V_last_din(host_pipe1_dram_dispatcher_U0_host_dram_read_resp_throttled_V_last_din),
    .host_dram_read_resp_throttled_V_last_full_n(host_dram_read_resp_throttled_V_last_full_n),
    .host_dram_read_resp_throttled_V_last_write(host_pipe1_dram_dispatcher_U0_host_dram_read_resp_throttled_V_last_write),
    .host_dram_read_resp_throttled_V_data_V_din(host_pipe1_dram_dispatcher_U0_host_dram_read_resp_throttled_V_data_V_din),
    .host_dram_read_resp_throttled_V_data_V_full_n(host_dram_read_resp_throttled_V_data_V_full_n),
    .host_dram_read_resp_throttled_V_data_V_write(host_pipe1_dram_dispatcher_U0_host_dram_read_resp_throttled_V_data_V_write),
    .host_dram_write_req_data_throttled_V_last_dout(host_pipe1_dram_dispatcher_U0_host_dram_write_req_data_throttled_V_last_dout),
    .host_dram_write_req_data_throttled_V_last_empty_n(host_dram_write_req_data_throttled_V_last_empty_n),
    .host_dram_write_req_data_throttled_V_last_read(host_pipe1_dram_dispatcher_U0_host_dram_write_req_data_throttled_V_last_read),
    .host_dram_write_req_data_throttled_V_data_V_dout(host_dram_write_req_data_throttled_V_data_V_dout),
    .host_dram_write_req_data_throttled_V_data_V_empty_n(host_dram_write_req_data_throttled_V_data_V_empty_n),
    .host_dram_write_req_data_throttled_V_data_V_read(host_pipe1_dram_dispatcher_U0_host_dram_write_req_data_throttled_V_data_V_read),
    .host_dramA_read_resp_V_last_dout(host_pipe1_dram_dispatcher_U0_host_dramA_read_resp_V_last_dout),
    .host_dramA_read_resp_V_last_empty_n(host_dramA_read_resp_V_last_empty_n),
    .host_dramA_read_resp_V_last_read(host_pipe1_dram_dispatcher_U0_host_dramA_read_resp_V_last_read),
    .host_dramA_read_resp_V_data_V_dout(host_dramA_read_resp_V_data_V_dout),
    .host_dramA_read_resp_V_data_V_empty_n(host_dramA_read_resp_V_data_V_empty_n),
    .host_dramA_read_resp_V_data_V_read(host_pipe1_dram_dispatcher_U0_host_dramA_read_resp_V_data_V_read),
    .host_dramA_write_req_data_V_last_din(host_pipe1_dram_dispatcher_U0_host_dramA_write_req_data_V_last_din),
    .host_dramA_write_req_data_V_last_full_n(host_dramA_write_req_data_V_last_full_n),
    .host_dramA_write_req_data_V_last_write(host_pipe1_dram_dispatcher_U0_host_dramA_write_req_data_V_last_write),
    .host_dramA_write_req_data_V_data_V_din(host_pipe1_dram_dispatcher_U0_host_dramA_write_req_data_V_data_V_din),
    .host_dramA_write_req_data_V_data_V_full_n(host_dramA_write_req_data_V_data_V_full_n),
    .host_dramA_write_req_data_V_data_V_write(host_pipe1_dram_dispatcher_U0_host_dramA_write_req_data_V_data_V_write),
    .host_dramB_read_resp_V_last_dout(host_pipe1_dram_dispatcher_U0_host_dramB_read_resp_V_last_dout),
    .host_dramB_read_resp_V_last_empty_n(host_dramB_read_resp_V_last_empty_n),
    .host_dramB_read_resp_V_last_read(host_pipe1_dram_dispatcher_U0_host_dramB_read_resp_V_last_read),
    .host_dramB_read_resp_V_data_V_dout(host_dramB_read_resp_V_data_V_dout),
    .host_dramB_read_resp_V_data_V_empty_n(host_dramB_read_resp_V_data_V_empty_n),
    .host_dramB_read_resp_V_data_V_read(host_pipe1_dram_dispatcher_U0_host_dramB_read_resp_V_data_V_read),
    .host_dramB_write_req_data_V_last_din(host_pipe1_dram_dispatcher_U0_host_dramB_write_req_data_V_last_din),
    .host_dramB_write_req_data_V_last_full_n(host_dramB_write_req_data_V_last_full_n),
    .host_dramB_write_req_data_V_last_write(host_pipe1_dram_dispatcher_U0_host_dramB_write_req_data_V_last_write),
    .host_dramB_write_req_data_V_data_V_din(host_pipe1_dram_dispatcher_U0_host_dramB_write_req_data_V_data_V_din),
    .host_dramB_write_req_data_V_data_V_full_n(host_dramB_write_req_data_V_data_V_full_n),
    .host_dramB_write_req_data_V_data_V_write(host_pipe1_dram_dispatcher_U0_host_dramB_write_req_data_V_data_V_write),
    .host_dramC_read_resp_V_last_dout(host_pipe1_dram_dispatcher_U0_host_dramC_read_resp_V_last_dout),
    .host_dramC_read_resp_V_last_empty_n(host_dramC_read_resp_V_last_empty_n),
    .host_dramC_read_resp_V_last_read(host_pipe1_dram_dispatcher_U0_host_dramC_read_resp_V_last_read),
    .host_dramC_read_resp_V_data_V_dout(host_dramC_read_resp_V_data_V_dout),
    .host_dramC_read_resp_V_data_V_empty_n(host_dramC_read_resp_V_data_V_empty_n),
    .host_dramC_read_resp_V_data_V_read(host_pipe1_dram_dispatcher_U0_host_dramC_read_resp_V_data_V_read),
    .host_dramC_write_req_data_V_last_din(host_pipe1_dram_dispatcher_U0_host_dramC_write_req_data_V_last_din),
    .host_dramC_write_req_data_V_last_full_n(host_dramC_write_req_data_V_last_full_n),
    .host_dramC_write_req_data_V_last_write(host_pipe1_dram_dispatcher_U0_host_dramC_write_req_data_V_last_write),
    .host_dramC_write_req_data_V_data_V_din(host_pipe1_dram_dispatcher_U0_host_dramC_write_req_data_V_data_V_din),
    .host_dramC_write_req_data_V_data_V_full_n(host_dramC_write_req_data_V_data_V_full_n),
    .host_dramC_write_req_data_V_data_V_write(host_pipe1_dram_dispatcher_U0_host_dramC_write_req_data_V_data_V_write),
    .host_dramD_read_resp_V_last_dout(host_pipe1_dram_dispatcher_U0_host_dramD_read_resp_V_last_dout),
    .host_dramD_read_resp_V_last_empty_n(host_dramD_read_resp_V_last_empty_n),
    .host_dramD_read_resp_V_last_read(host_pipe1_dram_dispatcher_U0_host_dramD_read_resp_V_last_read),
    .host_dramD_read_resp_V_data_V_dout(host_dramD_read_resp_V_data_V_dout),
    .host_dramD_read_resp_V_data_V_empty_n(host_dramD_read_resp_V_data_V_empty_n),
    .host_dramD_read_resp_V_data_V_read(host_pipe1_dram_dispatcher_U0_host_dramD_read_resp_V_data_V_read),
    .host_dramD_write_req_data_V_last_din(host_pipe1_dram_dispatcher_U0_host_dramD_write_req_data_V_last_din),
    .host_dramD_write_req_data_V_last_full_n(host_dramD_write_req_data_V_last_full_n),
    .host_dramD_write_req_data_V_last_write(host_pipe1_dram_dispatcher_U0_host_dramD_write_req_data_V_last_write),
    .host_dramD_write_req_data_V_data_V_din(host_pipe1_dram_dispatcher_U0_host_dramD_write_req_data_V_data_V_din),
    .host_dramD_write_req_data_V_data_V_full_n(host_dramD_write_req_data_V_data_V_full_n),
    .host_dramD_write_req_data_V_data_V_write(host_pipe1_dram_dispatcher_U0_host_dramD_write_req_data_V_data_V_write),
    .host_dram_dispatcher_write_context_V_bank_id_dout(host_dram_dispatcher_write_context_V_bank_id_dout),
    .host_dram_dispatcher_write_context_V_bank_id_empty_n(host_dram_dispatcher_write_context_V_bank_id_empty_n),
    .host_dram_dispatcher_write_context_V_bank_id_read(host_pipe1_dram_dispatcher_U0_host_dram_dispatcher_write_context_V_bank_id_read),
    .host_dram_dispatcher_write_context_V_end_bank_id_dout(host_dram_dispatcher_write_context_V_end_bank_id_dout),
    .host_dram_dispatcher_write_context_V_end_bank_id_empty_n(host_dram_dispatcher_write_context_V_end_bank_id_empty_n),
    .host_dram_dispatcher_write_context_V_end_bank_id_read(host_pipe1_dram_dispatcher_U0_host_dram_dispatcher_write_context_V_end_bank_id_read),
    .host_dram_dispatcher_write_context_V_before_boundry_num_dout(host_dram_dispatcher_write_context_V_before_boundry_num_dout),
    .host_dram_dispatcher_write_context_V_before_boundry_num_empty_n(host_dram_dispatcher_write_context_V_before_boundry_num_empty_n),
    .host_dram_dispatcher_write_context_V_before_boundry_num_read(host_pipe1_dram_dispatcher_U0_host_dram_dispatcher_write_context_V_before_boundry_num_read),
    .host_dram_dispatcher_write_context_V_cmd_num_dout(host_dram_dispatcher_write_context_V_cmd_num_dout),
    .host_dram_dispatcher_write_context_V_cmd_num_empty_n(host_dram_dispatcher_write_context_V_cmd_num_empty_n),
    .host_dram_dispatcher_write_context_V_cmd_num_read(host_pipe1_dram_dispatcher_U0_host_dram_dispatcher_write_context_V_cmd_num_read),
    .host_dram_dispatcher_read_context_V_bank_id_dout(host_dram_dispatcher_read_context_V_bank_id_dout),
    .host_dram_dispatcher_read_context_V_bank_id_empty_n(host_dram_dispatcher_read_context_V_bank_id_empty_n),
    .host_dram_dispatcher_read_context_V_bank_id_read(host_pipe1_dram_dispatcher_U0_host_dram_dispatcher_read_context_V_bank_id_read),
    .host_dram_dispatcher_read_context_V_end_bank_id_dout(host_dram_dispatcher_read_context_V_end_bank_id_dout),
    .host_dram_dispatcher_read_context_V_end_bank_id_empty_n(host_dram_dispatcher_read_context_V_end_bank_id_empty_n),
    .host_dram_dispatcher_read_context_V_end_bank_id_read(host_pipe1_dram_dispatcher_U0_host_dram_dispatcher_read_context_V_end_bank_id_read),
    .host_dram_dispatcher_read_context_V_cmd_num_dout(host_dram_dispatcher_read_context_V_cmd_num_dout),
    .host_dram_dispatcher_read_context_V_cmd_num_empty_n(host_dram_dispatcher_read_context_V_cmd_num_empty_n),
    .host_dram_dispatcher_read_context_V_cmd_num_read(host_pipe1_dram_dispatcher_U0_host_dram_dispatcher_read_context_V_cmd_num_read)
);

device_dram_req_time_marker device_dram_req_time_marker_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(device_dram_req_time_marker_U0_ap_done),
    .ap_continue(device_dram_req_time_marker_U0_ap_continue),
    .ap_idle(device_dram_req_time_marker_U0_ap_idle),
    .ap_ready(device_dram_req_time_marker_U0_ap_ready),
    .device_dram_read_req_V_num_dout(device_dram_read_req_V_num_dout),
    .device_dram_read_req_V_num_empty_n(device_dram_read_req_V_num_empty_n),
    .device_dram_read_req_V_num_read(device_dram_req_time_marker_U0_device_dram_read_req_V_num_read),
    .device_dram_read_req_V_addr_dout(device_dram_read_req_V_addr_dout),
    .device_dram_read_req_V_addr_empty_n(device_dram_read_req_V_addr_empty_n),
    .device_dram_read_req_V_addr_read(device_dram_req_time_marker_U0_device_dram_read_req_V_addr_read),
    .device_dram_write_req_apply_V_num_dout(device_dram_write_req_apply_V_num_dout),
    .device_dram_write_req_apply_V_num_empty_n(device_dram_write_req_apply_V_num_empty_n),
    .device_dram_write_req_apply_V_num_read(device_dram_req_time_marker_U0_device_dram_write_req_apply_V_num_read),
    .device_dram_write_req_apply_V_addr_dout(device_dram_write_req_apply_V_addr_dout),
    .device_dram_write_req_apply_V_addr_empty_n(device_dram_write_req_apply_V_addr_empty_n),
    .device_dram_write_req_apply_V_addr_read(device_dram_req_time_marker_U0_device_dram_write_req_apply_V_addr_read),
    .device_dram_read_req_with_time_V_req_num_din(device_dram_req_time_marker_U0_device_dram_read_req_with_time_V_req_num_din),
    .device_dram_read_req_with_time_V_req_num_full_n(device_dram_read_req_with_time_V_req_num_full_n),
    .device_dram_read_req_with_time_V_req_num_write(device_dram_req_time_marker_U0_device_dram_read_req_with_time_V_req_num_write),
    .device_dram_read_req_with_time_V_req_addr_din(device_dram_req_time_marker_U0_device_dram_read_req_with_time_V_req_addr_din),
    .device_dram_read_req_with_time_V_req_addr_full_n(device_dram_read_req_with_time_V_req_addr_full_n),
    .device_dram_read_req_with_time_V_req_addr_write(device_dram_req_time_marker_U0_device_dram_read_req_with_time_V_req_addr_write),
    .device_dram_read_req_with_time_V_time_din(device_dram_req_time_marker_U0_device_dram_read_req_with_time_V_time_din),
    .device_dram_read_req_with_time_V_time_full_n(device_dram_read_req_with_time_V_time_full_n),
    .device_dram_read_req_with_time_V_time_write(device_dram_req_time_marker_U0_device_dram_read_req_with_time_V_time_write),
    .device_dram_write_req_apply_with_time_V_req_apply_num_din(device_dram_req_time_marker_U0_device_dram_write_req_apply_with_time_V_req_apply_num_din),
    .device_dram_write_req_apply_with_time_V_req_apply_num_full_n(device_dram_write_req_apply_with_time_V_req_apply_num_full_n),
    .device_dram_write_req_apply_with_time_V_req_apply_num_write(device_dram_req_time_marker_U0_device_dram_write_req_apply_with_time_V_req_apply_num_write),
    .device_dram_write_req_apply_with_time_V_req_apply_addr_din(device_dram_req_time_marker_U0_device_dram_write_req_apply_with_time_V_req_apply_addr_din),
    .device_dram_write_req_apply_with_time_V_req_apply_addr_full_n(device_dram_write_req_apply_with_time_V_req_apply_addr_full_n),
    .device_dram_write_req_apply_with_time_V_req_apply_addr_write(device_dram_req_time_marker_U0_device_dram_write_req_apply_with_time_V_req_apply_addr_write),
    .device_dram_write_req_apply_with_time_V_time_din(device_dram_req_time_marker_U0_device_dram_write_req_apply_with_time_V_time_din),
    .device_dram_write_req_apply_with_time_V_time_full_n(device_dram_write_req_apply_with_time_V_time_full_n),
    .device_dram_write_req_apply_with_time_V_time_write(device_dram_req_time_marker_U0_device_dram_write_req_apply_with_time_V_time_write)
);

device_dram_delay_unit device_dram_delay_unit_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    
    .ap_done(device_dram_delay_unit_U0_ap_done),
    .ap_continue(device_dram_delay_unit_U0_ap_continue),
    .ap_idle(device_dram_delay_unit_U0_ap_idle),
    .ap_ready(device_dram_delay_unit_U0_ap_ready),
    
    
    .device_delay_cycle_cnts_V_dout(device_delay_cycle_cnts_V_dout),
    .device_delay_cycle_cnts_V_empty_n(device_delay_cycle_cnts_V_empty_n),
    .device_delay_cycle_cnts_V_read(device_dram_delay_unit_U0_device_delay_cycle_cnts_V_read),
    .device_dram_read_req_with_time_V_req_num_dout(device_dram_read_req_with_time_V_req_num_dout),
    .device_dram_read_req_with_time_V_req_num_empty_n(device_dram_read_req_with_time_V_req_num_empty_n),
    .device_dram_read_req_with_time_V_req_num_read(device_dram_delay_unit_U0_device_dram_read_req_with_time_V_req_num_read),
    .device_dram_read_req_with_time_V_req_addr_dout(device_dram_read_req_with_time_V_req_addr_dout),
    .device_dram_read_req_with_time_V_req_addr_empty_n(device_dram_read_req_with_time_V_req_addr_empty_n),
    .device_dram_read_req_with_time_V_req_addr_read(device_dram_delay_unit_U0_device_dram_read_req_with_time_V_req_addr_read),
    .device_dram_read_req_with_time_V_time_dout(device_dram_read_req_with_time_V_time_dout),
    .device_dram_read_req_with_time_V_time_empty_n(device_dram_read_req_with_time_V_time_empty_n),
    .device_dram_read_req_with_time_V_time_read(device_dram_delay_unit_U0_device_dram_read_req_with_time_V_time_read),
    .device_dram_write_req_apply_with_time_V_req_apply_num_dout(device_dram_write_req_apply_with_time_V_req_apply_num_dout),
    .device_dram_write_req_apply_with_time_V_req_apply_num_empty_n(device_dram_write_req_apply_with_time_V_req_apply_num_empty_n),
    .device_dram_write_req_apply_with_time_V_req_apply_num_read(device_dram_delay_unit_U0_device_dram_write_req_apply_with_time_V_req_apply_num_read),
    .device_dram_write_req_apply_with_time_V_req_apply_addr_dout(device_dram_write_req_apply_with_time_V_req_apply_addr_dout),
    .device_dram_write_req_apply_with_time_V_req_apply_addr_empty_n(device_dram_write_req_apply_with_time_V_req_apply_addr_empty_n),
    .device_dram_write_req_apply_with_time_V_req_apply_addr_read(device_dram_delay_unit_U0_device_dram_write_req_apply_with_time_V_req_apply_addr_read),
    .device_dram_write_req_apply_with_time_V_time_dout(device_dram_write_req_apply_with_time_V_time_dout),
    .device_dram_write_req_apply_with_time_V_time_empty_n(device_dram_write_req_apply_with_time_V_time_empty_n),
    .device_dram_write_req_apply_with_time_V_time_read(device_dram_delay_unit_U0_device_dram_write_req_apply_with_time_V_time_read),
    .device_dram_read_req_delayed_V_num_din(device_dram_delay_unit_U0_device_dram_read_req_delayed_V_num_din),
    .device_dram_read_req_delayed_V_num_full_n(device_dram_read_req_delayed_V_num_full_n),
    .device_dram_read_req_delayed_V_num_write(device_dram_delay_unit_U0_device_dram_read_req_delayed_V_num_write),
    .device_dram_read_req_delayed_V_addr_din(device_dram_delay_unit_U0_device_dram_read_req_delayed_V_addr_din),
    .device_dram_read_req_delayed_V_addr_full_n(device_dram_read_req_delayed_V_addr_full_n),
    .device_dram_read_req_delayed_V_addr_write(device_dram_delay_unit_U0_device_dram_read_req_delayed_V_addr_write),
    .device_dram_write_req_apply_delayed_V_num_din(device_dram_delay_unit_U0_device_dram_write_req_apply_delayed_V_num_din),
    .device_dram_write_req_apply_delayed_V_num_full_n(device_dram_write_req_apply_delayed_V_num_full_n),
    .device_dram_write_req_apply_delayed_V_num_write(device_dram_delay_unit_U0_device_dram_write_req_apply_delayed_V_num_write),
    .device_dram_write_req_apply_delayed_V_addr_din(device_dram_delay_unit_U0_device_dram_write_req_apply_delayed_V_addr_din),
    .device_dram_write_req_apply_delayed_V_addr_full_n(device_dram_write_req_apply_delayed_V_addr_full_n),
    .device_dram_write_req_apply_delayed_V_addr_write(device_dram_delay_unit_U0_device_dram_write_req_apply_delayed_V_addr_write)
);

device_delayed_channel_forwarder device_delayed_channel_forwarder_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(device_delayed_channel_forwarder_U0_ap_done),
    .ap_continue(device_delayed_channel_forwarder_U0_ap_continue),
    .ap_idle(device_delayed_channel_forwarder_U0_ap_idle),
    .ap_ready(device_delayed_channel_forwarder_U0_ap_ready),
    .device_dram_write_req_data_V_last_dout(device_delayed_channel_forwarder_U0_device_dram_write_req_data_V_last_dout),
    .device_dram_write_req_data_V_last_empty_n(device_dram_write_req_data_V_last_empty_n),
    .device_dram_write_req_data_V_last_read(device_delayed_channel_forwarder_U0_device_dram_write_req_data_V_last_read),
    .device_dram_write_req_data_V_data_V_dout(device_dram_write_req_data_V_data_V_dout),
    .device_dram_write_req_data_V_data_V_empty_n(device_dram_write_req_data_V_data_V_empty_n),
    .device_dram_write_req_data_V_data_V_read(device_delayed_channel_forwarder_U0_device_dram_write_req_data_V_data_V_read),
    .device_dram_write_req_data_delayed_V_last_din(device_delayed_channel_forwarder_U0_device_dram_write_req_data_delayed_V_last_din),
    .device_dram_write_req_data_delayed_V_last_full_n(device_dram_write_req_data_delayed_V_last_full_n),
    .device_dram_write_req_data_delayed_V_last_write(device_delayed_channel_forwarder_U0_device_dram_write_req_data_delayed_V_last_write),
    .device_dram_write_req_data_delayed_V_data_V_din(device_delayed_channel_forwarder_U0_device_dram_write_req_data_delayed_V_data_V_din),
    .device_dram_write_req_data_delayed_V_data_V_full_n(device_dram_write_req_data_delayed_V_data_V_full_n),
    .device_dram_write_req_data_delayed_V_data_V_write(device_delayed_channel_forwarder_U0_device_dram_write_req_data_delayed_V_data_V_write),
    .device_dram_read_resp_delayed_V_last_dout(device_delayed_channel_forwarder_U0_device_dram_read_resp_delayed_V_last_dout),
    .device_dram_read_resp_delayed_V_last_empty_n(device_dram_read_resp_delayed_V_last_empty_n),
    .device_dram_read_resp_delayed_V_last_read(device_delayed_channel_forwarder_U0_device_dram_read_resp_delayed_V_last_read),
    .device_dram_read_resp_delayed_V_data_V_dout(device_dram_read_resp_delayed_V_data_V_dout),
    .device_dram_read_resp_delayed_V_data_V_empty_n(device_dram_read_resp_delayed_V_data_V_empty_n),
    .device_dram_read_resp_delayed_V_data_V_read(device_delayed_channel_forwarder_U0_device_dram_read_resp_delayed_V_data_V_read),
    .device_dram_read_resp_V_last_din(device_delayed_channel_forwarder_U0_device_dram_read_resp_V_last_din),
    .device_dram_read_resp_V_last_full_n(device_dram_read_resp_V_last_full_n),
    .device_dram_read_resp_V_last_write(device_delayed_channel_forwarder_U0_device_dram_read_resp_V_last_write),
    .device_dram_read_resp_V_data_V_din(device_delayed_channel_forwarder_U0_device_dram_read_resp_V_data_V_din),
    .device_dram_read_resp_V_data_V_full_n(device_dram_read_resp_V_data_V_full_n),
    .device_dram_read_resp_V_data_V_write(device_delayed_channel_forwarder_U0_device_dram_read_resp_V_data_V_write)
);

device_dram_throttle_unit device_dram_throttle_unit_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    
    .ap_done(device_dram_throttle_unit_U0_ap_done),
    .ap_continue(device_dram_throttle_unit_U0_ap_continue),
    .ap_idle(device_dram_throttle_unit_U0_ap_idle),
    .ap_ready(device_dram_throttle_unit_U0_ap_ready),
    
    
    .device_dram_write_req_data_throttled_V_last_din(device_dram_throttle_unit_U0_device_dram_write_req_data_throttled_V_last_din),
    .device_dram_write_req_data_throttled_V_last_full_n(device_dram_write_req_data_throttled_V_last_full_n),
    .device_dram_write_req_data_throttled_V_last_write(device_dram_throttle_unit_U0_device_dram_write_req_data_throttled_V_last_write),
    .device_dram_write_req_data_throttled_V_data_V_din(device_dram_throttle_unit_U0_device_dram_write_req_data_throttled_V_data_V_din),
    .device_dram_write_req_data_throttled_V_data_V_full_n(device_dram_write_req_data_throttled_V_data_V_full_n),
    .device_dram_write_req_data_throttled_V_data_V_write(device_dram_throttle_unit_U0_device_dram_write_req_data_throttled_V_data_V_write),
    .device_dram_write_req_data_delayed_V_last_dout(device_dram_throttle_unit_U0_device_dram_write_req_data_delayed_V_last_dout),
    .device_dram_write_req_data_delayed_V_last_empty_n(device_dram_write_req_data_delayed_V_last_empty_n),
    .device_dram_write_req_data_delayed_V_last_read(device_dram_throttle_unit_U0_device_dram_write_req_data_delayed_V_last_read),
    .device_dram_write_req_data_delayed_V_data_V_dout(device_dram_write_req_data_delayed_V_data_V_dout),
    .device_dram_write_req_data_delayed_V_data_V_empty_n(device_dram_write_req_data_delayed_V_data_V_empty_n),
    .device_dram_write_req_data_delayed_V_data_V_read(device_dram_throttle_unit_U0_device_dram_write_req_data_delayed_V_data_V_read),
    .device_dram_read_resp_throttled_V_last_dout(device_dram_throttle_unit_U0_device_dram_read_resp_throttled_V_last_dout),
    .device_dram_read_resp_throttled_V_last_empty_n(device_dram_read_resp_throttled_V_last_empty_n),
    .device_dram_read_resp_throttled_V_last_read(device_dram_throttle_unit_U0_device_dram_read_resp_throttled_V_last_read),
    .device_dram_read_resp_throttled_V_data_V_dout(device_dram_read_resp_throttled_V_data_V_dout),
    .device_dram_read_resp_throttled_V_data_V_empty_n(device_dram_read_resp_throttled_V_data_V_empty_n),
    .device_dram_read_resp_throttled_V_data_V_read(device_dram_throttle_unit_U0_device_dram_read_resp_throttled_V_data_V_read),
    .device_dram_read_resp_delayed_V_last_din(device_dram_throttle_unit_U0_device_dram_read_resp_delayed_V_last_din),
    .device_dram_read_resp_delayed_V_last_full_n(device_dram_read_resp_delayed_V_last_full_n),
    .device_dram_read_resp_delayed_V_last_write(device_dram_throttle_unit_U0_device_dram_read_resp_delayed_V_last_write),
    .device_dram_read_resp_delayed_V_data_V_din(device_dram_throttle_unit_U0_device_dram_read_resp_delayed_V_data_V_din),
    .device_dram_read_resp_delayed_V_data_V_full_n(device_dram_read_resp_delayed_V_data_V_full_n),
    .device_dram_read_resp_delayed_V_data_V_write(device_dram_throttle_unit_U0_device_dram_read_resp_delayed_V_data_V_write),
    .device_throttle_params_V_dout(device_throttle_params_V_dout),
    .device_throttle_params_V_empty_n(device_throttle_params_V_empty_n),
    .device_throttle_params_V_read(device_dram_throttle_unit_U0_device_throttle_params_V_read)
);

device_pipe0_dram_dispatcher device_pipe0_dram_dispatcher_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(device_pipe0_dram_dispatcher_U0_ap_done),
    .ap_continue(device_pipe0_dram_dispatcher_U0_ap_continue),
    .ap_idle(device_pipe0_dram_dispatcher_U0_ap_idle),
    .ap_ready(device_pipe0_dram_dispatcher_U0_ap_ready),
    .device_dram_read_req_delayed_V_num_dout(device_dram_read_req_delayed_V_num_dout),
    .device_dram_read_req_delayed_V_num_empty_n(device_dram_read_req_delayed_V_num_empty_n),
    .device_dram_read_req_delayed_V_num_read(device_pipe0_dram_dispatcher_U0_device_dram_read_req_delayed_V_num_read),
    .device_dram_read_req_delayed_V_addr_dout(device_dram_read_req_delayed_V_addr_dout),
    .device_dram_read_req_delayed_V_addr_empty_n(device_dram_read_req_delayed_V_addr_empty_n),
    .device_dram_read_req_delayed_V_addr_read(device_pipe0_dram_dispatcher_U0_device_dram_read_req_delayed_V_addr_read),
    .device_dram_write_req_apply_delayed_V_num_dout(device_dram_write_req_apply_delayed_V_num_dout),
    .device_dram_write_req_apply_delayed_V_num_empty_n(device_dram_write_req_apply_delayed_V_num_empty_n),
    .device_dram_write_req_apply_delayed_V_num_read(device_pipe0_dram_dispatcher_U0_device_dram_write_req_apply_delayed_V_num_read),
    .device_dram_write_req_apply_delayed_V_addr_dout(device_dram_write_req_apply_delayed_V_addr_dout),
    .device_dram_write_req_apply_delayed_V_addr_empty_n(device_dram_write_req_apply_delayed_V_addr_empty_n),
    .device_dram_write_req_apply_delayed_V_addr_read(device_pipe0_dram_dispatcher_U0_device_dram_write_req_apply_delayed_V_addr_read),
    .device_dramA_read_req_V_num_din(device_pipe0_dram_dispatcher_U0_device_dramA_read_req_V_num_din),
    .device_dramA_read_req_V_num_full_n(device_dramA_read_req_V_num_full_n),
    .device_dramA_read_req_V_num_write(device_pipe0_dram_dispatcher_U0_device_dramA_read_req_V_num_write),
    .device_dramA_read_req_V_addr_din(device_pipe0_dram_dispatcher_U0_device_dramA_read_req_V_addr_din),
    .device_dramA_read_req_V_addr_full_n(device_dramA_read_req_V_addr_full_n),
    .device_dramA_read_req_V_addr_write(device_pipe0_dram_dispatcher_U0_device_dramA_read_req_V_addr_write),
    .device_dramA_write_req_apply_V_num_din(device_pipe0_dram_dispatcher_U0_device_dramA_write_req_apply_V_num_din),
    .device_dramA_write_req_apply_V_num_full_n(device_dramA_write_req_apply_V_num_full_n),
    .device_dramA_write_req_apply_V_num_write(device_pipe0_dram_dispatcher_U0_device_dramA_write_req_apply_V_num_write),
    .device_dramA_write_req_apply_V_addr_din(device_pipe0_dram_dispatcher_U0_device_dramA_write_req_apply_V_addr_din),
    .device_dramA_write_req_apply_V_addr_full_n(device_dramA_write_req_apply_V_addr_full_n),
    .device_dramA_write_req_apply_V_addr_write(device_pipe0_dram_dispatcher_U0_device_dramA_write_req_apply_V_addr_write),
    .device_dramB_read_req_V_num_din(device_pipe0_dram_dispatcher_U0_device_dramB_read_req_V_num_din),
    .device_dramB_read_req_V_num_full_n(device_dramB_read_req_V_num_full_n),
    .device_dramB_read_req_V_num_write(device_pipe0_dram_dispatcher_U0_device_dramB_read_req_V_num_write),
    .device_dramB_read_req_V_addr_din(device_pipe0_dram_dispatcher_U0_device_dramB_read_req_V_addr_din),
    .device_dramB_read_req_V_addr_full_n(device_dramB_read_req_V_addr_full_n),
    .device_dramB_read_req_V_addr_write(device_pipe0_dram_dispatcher_U0_device_dramB_read_req_V_addr_write),
    .device_dramB_write_req_apply_V_num_din(device_pipe0_dram_dispatcher_U0_device_dramB_write_req_apply_V_num_din),
    .device_dramB_write_req_apply_V_num_full_n(device_dramB_write_req_apply_V_num_full_n),
    .device_dramB_write_req_apply_V_num_write(device_pipe0_dram_dispatcher_U0_device_dramB_write_req_apply_V_num_write),
    .device_dramB_write_req_apply_V_addr_din(device_pipe0_dram_dispatcher_U0_device_dramB_write_req_apply_V_addr_din),
    .device_dramB_write_req_apply_V_addr_full_n(device_dramB_write_req_apply_V_addr_full_n),
    .device_dramB_write_req_apply_V_addr_write(device_pipe0_dram_dispatcher_U0_device_dramB_write_req_apply_V_addr_write),
    .device_dramC_read_req_V_num_din(device_pipe0_dram_dispatcher_U0_device_dramC_read_req_V_num_din),
    .device_dramC_read_req_V_num_full_n(device_dramC_read_req_V_num_full_n),
    .device_dramC_read_req_V_num_write(device_pipe0_dram_dispatcher_U0_device_dramC_read_req_V_num_write),
    .device_dramC_read_req_V_addr_din(device_pipe0_dram_dispatcher_U0_device_dramC_read_req_V_addr_din),
    .device_dramC_read_req_V_addr_full_n(device_dramC_read_req_V_addr_full_n),
    .device_dramC_read_req_V_addr_write(device_pipe0_dram_dispatcher_U0_device_dramC_read_req_V_addr_write),
    .device_dramC_write_req_apply_V_num_din(device_pipe0_dram_dispatcher_U0_device_dramC_write_req_apply_V_num_din),
    .device_dramC_write_req_apply_V_num_full_n(device_dramC_write_req_apply_V_num_full_n),
    .device_dramC_write_req_apply_V_num_write(device_pipe0_dram_dispatcher_U0_device_dramC_write_req_apply_V_num_write),
    .device_dramC_write_req_apply_V_addr_din(device_pipe0_dram_dispatcher_U0_device_dramC_write_req_apply_V_addr_din),
    .device_dramC_write_req_apply_V_addr_full_n(device_dramC_write_req_apply_V_addr_full_n),
    .device_dramC_write_req_apply_V_addr_write(device_pipe0_dram_dispatcher_U0_device_dramC_write_req_apply_V_addr_write),
    .device_dramD_read_req_V_num_din(device_pipe0_dram_dispatcher_U0_device_dramD_read_req_V_num_din),
    .device_dramD_read_req_V_num_full_n(device_dramD_read_req_V_num_full_n),
    .device_dramD_read_req_V_num_write(device_pipe0_dram_dispatcher_U0_device_dramD_read_req_V_num_write),
    .device_dramD_read_req_V_addr_din(device_pipe0_dram_dispatcher_U0_device_dramD_read_req_V_addr_din),
    .device_dramD_read_req_V_addr_full_n(device_dramD_read_req_V_addr_full_n),
    .device_dramD_read_req_V_addr_write(device_pipe0_dram_dispatcher_U0_device_dramD_read_req_V_addr_write),
    .device_dramD_write_req_apply_V_num_din(device_pipe0_dram_dispatcher_U0_device_dramD_write_req_apply_V_num_din),
    .device_dramD_write_req_apply_V_num_full_n(device_dramD_write_req_apply_V_num_full_n),
    .device_dramD_write_req_apply_V_num_write(device_pipe0_dram_dispatcher_U0_device_dramD_write_req_apply_V_num_write),
    .device_dramD_write_req_apply_V_addr_din(device_pipe0_dram_dispatcher_U0_device_dramD_write_req_apply_V_addr_din),
    .device_dramD_write_req_apply_V_addr_full_n(device_dramD_write_req_apply_V_addr_full_n),
    .device_dramD_write_req_apply_V_addr_write(device_pipe0_dram_dispatcher_U0_device_dramD_write_req_apply_V_addr_write),
    .device_dram_dispatcher_write_context_V_bank_id_din(device_pipe0_dram_dispatcher_U0_device_dram_dispatcher_write_context_V_bank_id_din),
    .device_dram_dispatcher_write_context_V_bank_id_full_n(device_dram_dispatcher_write_context_V_bank_id_full_n),
    .device_dram_dispatcher_write_context_V_bank_id_write(device_pipe0_dram_dispatcher_U0_device_dram_dispatcher_write_context_V_bank_id_write),
    .device_dram_dispatcher_write_context_V_end_bank_id_din(device_pipe0_dram_dispatcher_U0_device_dram_dispatcher_write_context_V_end_bank_id_din),
    .device_dram_dispatcher_write_context_V_end_bank_id_full_n(device_dram_dispatcher_write_context_V_end_bank_id_full_n),
    .device_dram_dispatcher_write_context_V_end_bank_id_write(device_pipe0_dram_dispatcher_U0_device_dram_dispatcher_write_context_V_end_bank_id_write),
    .device_dram_dispatcher_write_context_V_before_boundry_num_din(device_pipe0_dram_dispatcher_U0_device_dram_dispatcher_write_context_V_before_boundry_num_din),
    .device_dram_dispatcher_write_context_V_before_boundry_num_full_n(device_dram_dispatcher_write_context_V_before_boundry_num_full_n),
    .device_dram_dispatcher_write_context_V_before_boundry_num_write(device_pipe0_dram_dispatcher_U0_device_dram_dispatcher_write_context_V_before_boundry_num_write),
    .device_dram_dispatcher_write_context_V_cmd_num_din(device_pipe0_dram_dispatcher_U0_device_dram_dispatcher_write_context_V_cmd_num_din),
    .device_dram_dispatcher_write_context_V_cmd_num_full_n(device_dram_dispatcher_write_context_V_cmd_num_full_n),
    .device_dram_dispatcher_write_context_V_cmd_num_write(device_pipe0_dram_dispatcher_U0_device_dram_dispatcher_write_context_V_cmd_num_write),
    .device_dram_dispatcher_read_context_V_bank_id_din(device_pipe0_dram_dispatcher_U0_device_dram_dispatcher_read_context_V_bank_id_din),
    .device_dram_dispatcher_read_context_V_bank_id_full_n(device_dram_dispatcher_read_context_V_bank_id_full_n),
    .device_dram_dispatcher_read_context_V_bank_id_write(device_pipe0_dram_dispatcher_U0_device_dram_dispatcher_read_context_V_bank_id_write),
    .device_dram_dispatcher_read_context_V_end_bank_id_din(device_pipe0_dram_dispatcher_U0_device_dram_dispatcher_read_context_V_end_bank_id_din),
    .device_dram_dispatcher_read_context_V_end_bank_id_full_n(device_dram_dispatcher_read_context_V_end_bank_id_full_n),
    .device_dram_dispatcher_read_context_V_end_bank_id_write(device_pipe0_dram_dispatcher_U0_device_dram_dispatcher_read_context_V_end_bank_id_write),
    .device_dram_dispatcher_read_context_V_cmd_num_din(device_pipe0_dram_dispatcher_U0_device_dram_dispatcher_read_context_V_cmd_num_din),
    .device_dram_dispatcher_read_context_V_cmd_num_full_n(device_dram_dispatcher_read_context_V_cmd_num_full_n),
    .device_dram_dispatcher_read_context_V_cmd_num_write(device_pipe0_dram_dispatcher_U0_device_dram_dispatcher_read_context_V_cmd_num_write)
);

device_pipe1_dram_dispatcher device_pipe1_dram_dispatcher_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(device_pipe1_dram_dispatcher_U0_ap_done),
    .ap_continue(device_pipe1_dram_dispatcher_U0_ap_continue),
    .ap_idle(device_pipe1_dram_dispatcher_U0_ap_idle),
    .ap_ready(device_pipe1_dram_dispatcher_U0_ap_ready),
    .device_dram_read_resp_throttled_V_last_din(device_pipe1_dram_dispatcher_U0_device_dram_read_resp_throttled_V_last_din),
    .device_dram_read_resp_throttled_V_last_full_n(device_dram_read_resp_throttled_V_last_full_n),
    .device_dram_read_resp_throttled_V_last_write(device_pipe1_dram_dispatcher_U0_device_dram_read_resp_throttled_V_last_write),
    .device_dram_read_resp_throttled_V_data_V_din(device_pipe1_dram_dispatcher_U0_device_dram_read_resp_throttled_V_data_V_din),
    .device_dram_read_resp_throttled_V_data_V_full_n(device_dram_read_resp_throttled_V_data_V_full_n),
    .device_dram_read_resp_throttled_V_data_V_write(device_pipe1_dram_dispatcher_U0_device_dram_read_resp_throttled_V_data_V_write),
    .device_dram_write_req_data_throttled_V_last_dout(device_pipe1_dram_dispatcher_U0_device_dram_write_req_data_throttled_V_last_dout),
    .device_dram_write_req_data_throttled_V_last_empty_n(device_dram_write_req_data_throttled_V_last_empty_n),
    .device_dram_write_req_data_throttled_V_last_read(device_pipe1_dram_dispatcher_U0_device_dram_write_req_data_throttled_V_last_read),
    .device_dram_write_req_data_throttled_V_data_V_dout(device_dram_write_req_data_throttled_V_data_V_dout),
    .device_dram_write_req_data_throttled_V_data_V_empty_n(device_dram_write_req_data_throttled_V_data_V_empty_n),
    .device_dram_write_req_data_throttled_V_data_V_read(device_pipe1_dram_dispatcher_U0_device_dram_write_req_data_throttled_V_data_V_read),
    .device_dramA_read_resp_V_last_dout(device_pipe1_dram_dispatcher_U0_device_dramA_read_resp_V_last_dout),
    .device_dramA_read_resp_V_last_empty_n(device_dramA_read_resp_V_last_empty_n),
    .device_dramA_read_resp_V_last_read(device_pipe1_dram_dispatcher_U0_device_dramA_read_resp_V_last_read),
    .device_dramA_read_resp_V_data_V_dout(device_dramA_read_resp_V_data_V_dout),
    .device_dramA_read_resp_V_data_V_empty_n(device_dramA_read_resp_V_data_V_empty_n),
    .device_dramA_read_resp_V_data_V_read(device_pipe1_dram_dispatcher_U0_device_dramA_read_resp_V_data_V_read),
    .device_dramA_write_req_data_V_last_din(device_pipe1_dram_dispatcher_U0_device_dramA_write_req_data_V_last_din),
    .device_dramA_write_req_data_V_last_full_n(device_dramA_write_req_data_V_last_full_n),
    .device_dramA_write_req_data_V_last_write(device_pipe1_dram_dispatcher_U0_device_dramA_write_req_data_V_last_write),
    .device_dramA_write_req_data_V_data_V_din(device_pipe1_dram_dispatcher_U0_device_dramA_write_req_data_V_data_V_din),
    .device_dramA_write_req_data_V_data_V_full_n(device_dramA_write_req_data_V_data_V_full_n),
    .device_dramA_write_req_data_V_data_V_write(device_pipe1_dram_dispatcher_U0_device_dramA_write_req_data_V_data_V_write),
    .device_dramB_read_resp_V_last_dout(device_pipe1_dram_dispatcher_U0_device_dramB_read_resp_V_last_dout),
    .device_dramB_read_resp_V_last_empty_n(device_dramB_read_resp_V_last_empty_n),
    .device_dramB_read_resp_V_last_read(device_pipe1_dram_dispatcher_U0_device_dramB_read_resp_V_last_read),
    .device_dramB_read_resp_V_data_V_dout(device_dramB_read_resp_V_data_V_dout),
    .device_dramB_read_resp_V_data_V_empty_n(device_dramB_read_resp_V_data_V_empty_n),
    .device_dramB_read_resp_V_data_V_read(device_pipe1_dram_dispatcher_U0_device_dramB_read_resp_V_data_V_read),
    .device_dramB_write_req_data_V_last_din(device_pipe1_dram_dispatcher_U0_device_dramB_write_req_data_V_last_din),
    .device_dramB_write_req_data_V_last_full_n(device_dramB_write_req_data_V_last_full_n),
    .device_dramB_write_req_data_V_last_write(device_pipe1_dram_dispatcher_U0_device_dramB_write_req_data_V_last_write),
    .device_dramB_write_req_data_V_data_V_din(device_pipe1_dram_dispatcher_U0_device_dramB_write_req_data_V_data_V_din),
    .device_dramB_write_req_data_V_data_V_full_n(device_dramB_write_req_data_V_data_V_full_n),
    .device_dramB_write_req_data_V_data_V_write(device_pipe1_dram_dispatcher_U0_device_dramB_write_req_data_V_data_V_write),
    .device_dramC_read_resp_V_last_dout(device_pipe1_dram_dispatcher_U0_device_dramC_read_resp_V_last_dout),
    .device_dramC_read_resp_V_last_empty_n(device_dramC_read_resp_V_last_empty_n),
    .device_dramC_read_resp_V_last_read(device_pipe1_dram_dispatcher_U0_device_dramC_read_resp_V_last_read),
    .device_dramC_read_resp_V_data_V_dout(device_dramC_read_resp_V_data_V_dout),
    .device_dramC_read_resp_V_data_V_empty_n(device_dramC_read_resp_V_data_V_empty_n),
    .device_dramC_read_resp_V_data_V_read(device_pipe1_dram_dispatcher_U0_device_dramC_read_resp_V_data_V_read),
    .device_dramC_write_req_data_V_last_din(device_pipe1_dram_dispatcher_U0_device_dramC_write_req_data_V_last_din),
    .device_dramC_write_req_data_V_last_full_n(device_dramC_write_req_data_V_last_full_n),
    .device_dramC_write_req_data_V_last_write(device_pipe1_dram_dispatcher_U0_device_dramC_write_req_data_V_last_write),
    .device_dramC_write_req_data_V_data_V_din(device_pipe1_dram_dispatcher_U0_device_dramC_write_req_data_V_data_V_din),
    .device_dramC_write_req_data_V_data_V_full_n(device_dramC_write_req_data_V_data_V_full_n),
    .device_dramC_write_req_data_V_data_V_write(device_pipe1_dram_dispatcher_U0_device_dramC_write_req_data_V_data_V_write),
    .device_dramD_read_resp_V_last_dout(device_pipe1_dram_dispatcher_U0_device_dramD_read_resp_V_last_dout),
    .device_dramD_read_resp_V_last_empty_n(device_dramD_read_resp_V_last_empty_n),
    .device_dramD_read_resp_V_last_read(device_pipe1_dram_dispatcher_U0_device_dramD_read_resp_V_last_read),
    .device_dramD_read_resp_V_data_V_dout(device_dramD_read_resp_V_data_V_dout),
    .device_dramD_read_resp_V_data_V_empty_n(device_dramD_read_resp_V_data_V_empty_n),
    .device_dramD_read_resp_V_data_V_read(device_pipe1_dram_dispatcher_U0_device_dramD_read_resp_V_data_V_read),
    .device_dramD_write_req_data_V_last_din(device_pipe1_dram_dispatcher_U0_device_dramD_write_req_data_V_last_din),
    .device_dramD_write_req_data_V_last_full_n(device_dramD_write_req_data_V_last_full_n),
    .device_dramD_write_req_data_V_last_write(device_pipe1_dram_dispatcher_U0_device_dramD_write_req_data_V_last_write),
    .device_dramD_write_req_data_V_data_V_din(device_pipe1_dram_dispatcher_U0_device_dramD_write_req_data_V_data_V_din),
    .device_dramD_write_req_data_V_data_V_full_n(device_dramD_write_req_data_V_data_V_full_n),
    .device_dramD_write_req_data_V_data_V_write(device_pipe1_dram_dispatcher_U0_device_dramD_write_req_data_V_data_V_write),
    .device_dram_dispatcher_write_context_V_bank_id_dout(device_dram_dispatcher_write_context_V_bank_id_dout),
    .device_dram_dispatcher_write_context_V_bank_id_empty_n(device_dram_dispatcher_write_context_V_bank_id_empty_n),
    .device_dram_dispatcher_write_context_V_bank_id_read(device_pipe1_dram_dispatcher_U0_device_dram_dispatcher_write_context_V_bank_id_read),
    .device_dram_dispatcher_write_context_V_end_bank_id_dout(device_dram_dispatcher_write_context_V_end_bank_id_dout),
    .device_dram_dispatcher_write_context_V_end_bank_id_empty_n(device_dram_dispatcher_write_context_V_end_bank_id_empty_n),
    .device_dram_dispatcher_write_context_V_end_bank_id_read(device_pipe1_dram_dispatcher_U0_device_dram_dispatcher_write_context_V_end_bank_id_read),
    .device_dram_dispatcher_write_context_V_before_boundry_num_dout(device_dram_dispatcher_write_context_V_before_boundry_num_dout),
    .device_dram_dispatcher_write_context_V_before_boundry_num_empty_n(device_dram_dispatcher_write_context_V_before_boundry_num_empty_n),
    .device_dram_dispatcher_write_context_V_before_boundry_num_read(device_pipe1_dram_dispatcher_U0_device_dram_dispatcher_write_context_V_before_boundry_num_read),
    .device_dram_dispatcher_write_context_V_cmd_num_dout(device_dram_dispatcher_write_context_V_cmd_num_dout),
    .device_dram_dispatcher_write_context_V_cmd_num_empty_n(device_dram_dispatcher_write_context_V_cmd_num_empty_n),
    .device_dram_dispatcher_write_context_V_cmd_num_read(device_pipe1_dram_dispatcher_U0_device_dram_dispatcher_write_context_V_cmd_num_read),
    .device_dram_dispatcher_read_context_V_bank_id_dout(device_dram_dispatcher_read_context_V_bank_id_dout),
    .device_dram_dispatcher_read_context_V_bank_id_empty_n(device_dram_dispatcher_read_context_V_bank_id_empty_n),
    .device_dram_dispatcher_read_context_V_bank_id_read(device_pipe1_dram_dispatcher_U0_device_dram_dispatcher_read_context_V_bank_id_read),
    .device_dram_dispatcher_read_context_V_end_bank_id_dout(device_dram_dispatcher_read_context_V_end_bank_id_dout),
    .device_dram_dispatcher_read_context_V_end_bank_id_empty_n(device_dram_dispatcher_read_context_V_end_bank_id_empty_n),
    .device_dram_dispatcher_read_context_V_end_bank_id_read(device_pipe1_dram_dispatcher_U0_device_dram_dispatcher_read_context_V_end_bank_id_read),
    .device_dram_dispatcher_read_context_V_cmd_num_dout(device_dram_dispatcher_read_context_V_cmd_num_dout),
    .device_dram_dispatcher_read_context_V_cmd_num_empty_n(device_dram_dispatcher_read_context_V_cmd_num_empty_n),
    .device_dram_dispatcher_read_context_V_cmd_num_read(device_pipe1_dram_dispatcher_U0_device_dram_dispatcher_read_context_V_cmd_num_read)
);

dramA_write_multiplexer dramA_write_multiplexer_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(dramA_write_multiplexer_U0_ap_done),
    .ap_continue(dramA_write_multiplexer_U0_ap_continue),
    .ap_idle(dramA_write_multiplexer_U0_ap_idle),
    .ap_ready(dramA_write_multiplexer_U0_ap_ready),
    .dramA_write_req_data_V_last_din(dramA_write_multiplexer_U0_dramA_write_req_data_V_last_din),
    .dramA_write_req_data_V_last_full_n(cosim_dramA_write_req_data_V_last_full_n),
    .dramA_write_req_data_V_last_write(dramA_write_multiplexer_U0_dramA_write_req_data_V_last_write),
    .dramA_write_req_data_V_data_V_din(dramA_write_multiplexer_U0_dramA_write_req_data_V_data_V_din),
    .dramA_write_req_data_V_data_V_full_n(cosim_dramA_write_req_data_V_data_V_full_n),
    .dramA_write_req_data_V_data_V_write(dramA_write_multiplexer_U0_dramA_write_req_data_V_data_V_write),
    .dramA_write_req_apply_V_num_din(dramA_write_multiplexer_U0_dramA_write_req_apply_V_num_din),
    .dramA_write_req_apply_V_num_full_n(cosim_dramA_write_req_apply_V_num_full_n),
    .dramA_write_req_apply_V_num_write(dramA_write_multiplexer_U0_dramA_write_req_apply_V_num_write),
    .dramA_write_req_apply_V_addr_din(dramA_write_multiplexer_U0_dramA_write_req_apply_V_addr_din),
    .dramA_write_req_apply_V_addr_full_n(cosim_dramA_write_req_apply_V_addr_full_n),
    .dramA_write_req_apply_V_addr_write(dramA_write_multiplexer_U0_dramA_write_req_apply_V_addr_write),
    .host_dramA_write_req_data_V_last_dout(dramA_write_multiplexer_U0_host_dramA_write_req_data_V_last_dout),
    .host_dramA_write_req_data_V_last_empty_n(host_dramA_write_req_data_V_last_empty_n),
    .host_dramA_write_req_data_V_last_read(dramA_write_multiplexer_U0_host_dramA_write_req_data_V_last_read),
    .host_dramA_write_req_data_V_data_V_dout(host_dramA_write_req_data_V_data_V_dout),
    .host_dramA_write_req_data_V_data_V_empty_n(host_dramA_write_req_data_V_data_V_empty_n),
    .host_dramA_write_req_data_V_data_V_read(dramA_write_multiplexer_U0_host_dramA_write_req_data_V_data_V_read),
    .host_dramA_write_req_apply_V_num_dout(host_dramA_write_req_apply_V_num_dout),
    .host_dramA_write_req_apply_V_num_empty_n(host_dramA_write_req_apply_V_num_empty_n),
    .host_dramA_write_req_apply_V_num_read(dramA_write_multiplexer_U0_host_dramA_write_req_apply_V_num_read),
    .host_dramA_write_req_apply_V_addr_dout(host_dramA_write_req_apply_V_addr_dout),
    .host_dramA_write_req_apply_V_addr_empty_n(host_dramA_write_req_apply_V_addr_empty_n),
    .host_dramA_write_req_apply_V_addr_read(dramA_write_multiplexer_U0_host_dramA_write_req_apply_V_addr_read),
    .device_dramA_write_req_data_V_last_dout(dramA_write_multiplexer_U0_device_dramA_write_req_data_V_last_dout),
    .device_dramA_write_req_data_V_last_empty_n(device_dramA_write_req_data_V_last_empty_n),
    .device_dramA_write_req_data_V_last_read(dramA_write_multiplexer_U0_device_dramA_write_req_data_V_last_read),
    .device_dramA_write_req_data_V_data_V_dout(device_dramA_write_req_data_V_data_V_dout),
    .device_dramA_write_req_data_V_data_V_empty_n(device_dramA_write_req_data_V_data_V_empty_n),
    .device_dramA_write_req_data_V_data_V_read(dramA_write_multiplexer_U0_device_dramA_write_req_data_V_data_V_read),
    .device_dramA_write_req_apply_V_num_dout(device_dramA_write_req_apply_V_num_dout),
    .device_dramA_write_req_apply_V_num_empty_n(device_dramA_write_req_apply_V_num_empty_n),
    .device_dramA_write_req_apply_V_num_read(dramA_write_multiplexer_U0_device_dramA_write_req_apply_V_num_read),
    .device_dramA_write_req_apply_V_addr_dout(device_dramA_write_req_apply_V_addr_dout),
    .device_dramA_write_req_apply_V_addr_empty_n(device_dramA_write_req_apply_V_addr_empty_n),
    .device_dramA_write_req_apply_V_addr_read(dramA_write_multiplexer_U0_device_dramA_write_req_apply_V_addr_read)
);

dramB_write_multiplexer dramB_write_multiplexer_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(dramB_write_multiplexer_U0_ap_done),
    .ap_continue(dramB_write_multiplexer_U0_ap_continue),
    .ap_idle(dramB_write_multiplexer_U0_ap_idle),
    .ap_ready(dramB_write_multiplexer_U0_ap_ready),
    .dramB_write_req_data_V_last_din(dramB_write_multiplexer_U0_dramB_write_req_data_V_last_din),
    .dramB_write_req_data_V_last_full_n(cosim_dramB_write_req_data_V_last_full_n),
    .dramB_write_req_data_V_last_write(dramB_write_multiplexer_U0_dramB_write_req_data_V_last_write),
    .dramB_write_req_data_V_data_V_din(dramB_write_multiplexer_U0_dramB_write_req_data_V_data_V_din),
    .dramB_write_req_data_V_data_V_full_n(cosim_dramB_write_req_data_V_data_V_full_n),
    .dramB_write_req_data_V_data_V_write(dramB_write_multiplexer_U0_dramB_write_req_data_V_data_V_write),
    .dramB_write_req_apply_V_num_din(dramB_write_multiplexer_U0_dramB_write_req_apply_V_num_din),
    .dramB_write_req_apply_V_num_full_n(cosim_dramB_write_req_apply_V_num_full_n),
    .dramB_write_req_apply_V_num_write(dramB_write_multiplexer_U0_dramB_write_req_apply_V_num_write),
    .dramB_write_req_apply_V_addr_din(dramB_write_multiplexer_U0_dramB_write_req_apply_V_addr_din),
    .dramB_write_req_apply_V_addr_full_n(cosim_dramB_write_req_apply_V_addr_full_n),
    .dramB_write_req_apply_V_addr_write(dramB_write_multiplexer_U0_dramB_write_req_apply_V_addr_write),
    .host_dramB_write_req_data_V_last_dout(dramB_write_multiplexer_U0_host_dramB_write_req_data_V_last_dout),
    .host_dramB_write_req_data_V_last_empty_n(host_dramB_write_req_data_V_last_empty_n),
    .host_dramB_write_req_data_V_last_read(dramB_write_multiplexer_U0_host_dramB_write_req_data_V_last_read),
    .host_dramB_write_req_data_V_data_V_dout(host_dramB_write_req_data_V_data_V_dout),
    .host_dramB_write_req_data_V_data_V_empty_n(host_dramB_write_req_data_V_data_V_empty_n),
    .host_dramB_write_req_data_V_data_V_read(dramB_write_multiplexer_U0_host_dramB_write_req_data_V_data_V_read),
    .host_dramB_write_req_apply_V_num_dout(host_dramB_write_req_apply_V_num_dout),
    .host_dramB_write_req_apply_V_num_empty_n(host_dramB_write_req_apply_V_num_empty_n),
    .host_dramB_write_req_apply_V_num_read(dramB_write_multiplexer_U0_host_dramB_write_req_apply_V_num_read),
    .host_dramB_write_req_apply_V_addr_dout(host_dramB_write_req_apply_V_addr_dout),
    .host_dramB_write_req_apply_V_addr_empty_n(host_dramB_write_req_apply_V_addr_empty_n),
    .host_dramB_write_req_apply_V_addr_read(dramB_write_multiplexer_U0_host_dramB_write_req_apply_V_addr_read),
    .device_dramB_write_req_data_V_last_dout(dramB_write_multiplexer_U0_device_dramB_write_req_data_V_last_dout),
    .device_dramB_write_req_data_V_last_empty_n(device_dramB_write_req_data_V_last_empty_n),
    .device_dramB_write_req_data_V_last_read(dramB_write_multiplexer_U0_device_dramB_write_req_data_V_last_read),
    .device_dramB_write_req_data_V_data_V_dout(device_dramB_write_req_data_V_data_V_dout),
    .device_dramB_write_req_data_V_data_V_empty_n(device_dramB_write_req_data_V_data_V_empty_n),
    .device_dramB_write_req_data_V_data_V_read(dramB_write_multiplexer_U0_device_dramB_write_req_data_V_data_V_read),
    .device_dramB_write_req_apply_V_num_dout(device_dramB_write_req_apply_V_num_dout),
    .device_dramB_write_req_apply_V_num_empty_n(device_dramB_write_req_apply_V_num_empty_n),
    .device_dramB_write_req_apply_V_num_read(dramB_write_multiplexer_U0_device_dramB_write_req_apply_V_num_read),
    .device_dramB_write_req_apply_V_addr_dout(device_dramB_write_req_apply_V_addr_dout),
    .device_dramB_write_req_apply_V_addr_empty_n(device_dramB_write_req_apply_V_addr_empty_n),
    .device_dramB_write_req_apply_V_addr_read(dramB_write_multiplexer_U0_device_dramB_write_req_apply_V_addr_read)
);

dramC_write_multiplexer dramC_write_multiplexer_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(dramC_write_multiplexer_U0_ap_done),
    .ap_continue(dramC_write_multiplexer_U0_ap_continue),
    .ap_idle(dramC_write_multiplexer_U0_ap_idle),
    .ap_ready(dramC_write_multiplexer_U0_ap_ready),
    .dramC_write_req_data_V_last_din(dramC_write_multiplexer_U0_dramC_write_req_data_V_last_din),
    .dramC_write_req_data_V_last_full_n(cosim_dramC_write_req_data_V_last_full_n),
    .dramC_write_req_data_V_last_write(dramC_write_multiplexer_U0_dramC_write_req_data_V_last_write),
    .dramC_write_req_data_V_data_V_din(dramC_write_multiplexer_U0_dramC_write_req_data_V_data_V_din),
    .dramC_write_req_data_V_data_V_full_n(cosim_dramC_write_req_data_V_data_V_full_n),
    .dramC_write_req_data_V_data_V_write(dramC_write_multiplexer_U0_dramC_write_req_data_V_data_V_write),
    .dramC_write_req_apply_V_num_din(dramC_write_multiplexer_U0_dramC_write_req_apply_V_num_din),
    .dramC_write_req_apply_V_num_full_n(cosim_dramC_write_req_apply_V_num_full_n),
    .dramC_write_req_apply_V_num_write(dramC_write_multiplexer_U0_dramC_write_req_apply_V_num_write),
    .dramC_write_req_apply_V_addr_din(dramC_write_multiplexer_U0_dramC_write_req_apply_V_addr_din),
    .dramC_write_req_apply_V_addr_full_n(cosim_dramC_write_req_apply_V_addr_full_n),
    .dramC_write_req_apply_V_addr_write(dramC_write_multiplexer_U0_dramC_write_req_apply_V_addr_write),
    .host_dramC_write_req_data_V_last_dout(dramC_write_multiplexer_U0_host_dramC_write_req_data_V_last_dout),
    .host_dramC_write_req_data_V_last_empty_n(host_dramC_write_req_data_V_last_empty_n),
    .host_dramC_write_req_data_V_last_read(dramC_write_multiplexer_U0_host_dramC_write_req_data_V_last_read),
    .host_dramC_write_req_data_V_data_V_dout(host_dramC_write_req_data_V_data_V_dout),
    .host_dramC_write_req_data_V_data_V_empty_n(host_dramC_write_req_data_V_data_V_empty_n),
    .host_dramC_write_req_data_V_data_V_read(dramC_write_multiplexer_U0_host_dramC_write_req_data_V_data_V_read),
    .host_dramC_write_req_apply_V_num_dout(host_dramC_write_req_apply_V_num_dout),
    .host_dramC_write_req_apply_V_num_empty_n(host_dramC_write_req_apply_V_num_empty_n),
    .host_dramC_write_req_apply_V_num_read(dramC_write_multiplexer_U0_host_dramC_write_req_apply_V_num_read),
    .host_dramC_write_req_apply_V_addr_dout(host_dramC_write_req_apply_V_addr_dout),
    .host_dramC_write_req_apply_V_addr_empty_n(host_dramC_write_req_apply_V_addr_empty_n),
    .host_dramC_write_req_apply_V_addr_read(dramC_write_multiplexer_U0_host_dramC_write_req_apply_V_addr_read),
    .device_dramC_write_req_data_V_last_dout(dramC_write_multiplexer_U0_device_dramC_write_req_data_V_last_dout),
    .device_dramC_write_req_data_V_last_empty_n(device_dramC_write_req_data_V_last_empty_n),
    .device_dramC_write_req_data_V_last_read(dramC_write_multiplexer_U0_device_dramC_write_req_data_V_last_read),
    .device_dramC_write_req_data_V_data_V_dout(device_dramC_write_req_data_V_data_V_dout),
    .device_dramC_write_req_data_V_data_V_empty_n(device_dramC_write_req_data_V_data_V_empty_n),
    .device_dramC_write_req_data_V_data_V_read(dramC_write_multiplexer_U0_device_dramC_write_req_data_V_data_V_read),
    .device_dramC_write_req_apply_V_num_dout(device_dramC_write_req_apply_V_num_dout),
    .device_dramC_write_req_apply_V_num_empty_n(device_dramC_write_req_apply_V_num_empty_n),
    .device_dramC_write_req_apply_V_num_read(dramC_write_multiplexer_U0_device_dramC_write_req_apply_V_num_read),
    .device_dramC_write_req_apply_V_addr_dout(device_dramC_write_req_apply_V_addr_dout),
    .device_dramC_write_req_apply_V_addr_empty_n(device_dramC_write_req_apply_V_addr_empty_n),
    .device_dramC_write_req_apply_V_addr_read(dramC_write_multiplexer_U0_device_dramC_write_req_apply_V_addr_read)
);

dramD_write_multiplexer dramD_write_multiplexer_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(dramD_write_multiplexer_U0_ap_done),
    .ap_continue(dramD_write_multiplexer_U0_ap_continue),
    .ap_idle(dramD_write_multiplexer_U0_ap_idle),
    .ap_ready(dramD_write_multiplexer_U0_ap_ready),
    .dramD_write_req_data_V_last_din(dramD_write_multiplexer_U0_dramD_write_req_data_V_last_din),
    .dramD_write_req_data_V_last_full_n(cosim_dramD_write_req_data_V_last_full_n),
    .dramD_write_req_data_V_last_write(dramD_write_multiplexer_U0_dramD_write_req_data_V_last_write),
    .dramD_write_req_data_V_data_V_din(dramD_write_multiplexer_U0_dramD_write_req_data_V_data_V_din),
    .dramD_write_req_data_V_data_V_full_n(cosim_dramD_write_req_data_V_data_V_full_n),
    .dramD_write_req_data_V_data_V_write(dramD_write_multiplexer_U0_dramD_write_req_data_V_data_V_write),
    .dramD_write_req_apply_V_num_din(dramD_write_multiplexer_U0_dramD_write_req_apply_V_num_din),
    .dramD_write_req_apply_V_num_full_n(cosim_dramD_write_req_apply_V_num_full_n),
    .dramD_write_req_apply_V_num_write(dramD_write_multiplexer_U0_dramD_write_req_apply_V_num_write),
    .dramD_write_req_apply_V_addr_din(dramD_write_multiplexer_U0_dramD_write_req_apply_V_addr_din),
    .dramD_write_req_apply_V_addr_full_n(cosim_dramD_write_req_apply_V_addr_full_n),
    .dramD_write_req_apply_V_addr_write(dramD_write_multiplexer_U0_dramD_write_req_apply_V_addr_write),
    .host_dramD_write_req_data_V_last_dout(dramD_write_multiplexer_U0_host_dramD_write_req_data_V_last_dout),
    .host_dramD_write_req_data_V_last_empty_n(host_dramD_write_req_data_V_last_empty_n),
    .host_dramD_write_req_data_V_last_read(dramD_write_multiplexer_U0_host_dramD_write_req_data_V_last_read),
    .host_dramD_write_req_data_V_data_V_dout(host_dramD_write_req_data_V_data_V_dout),
    .host_dramD_write_req_data_V_data_V_empty_n(host_dramD_write_req_data_V_data_V_empty_n),
    .host_dramD_write_req_data_V_data_V_read(dramD_write_multiplexer_U0_host_dramD_write_req_data_V_data_V_read),
    .host_dramD_write_req_apply_V_num_dout(host_dramD_write_req_apply_V_num_dout),
    .host_dramD_write_req_apply_V_num_empty_n(host_dramD_write_req_apply_V_num_empty_n),
    .host_dramD_write_req_apply_V_num_read(dramD_write_multiplexer_U0_host_dramD_write_req_apply_V_num_read),
    .host_dramD_write_req_apply_V_addr_dout(host_dramD_write_req_apply_V_addr_dout),
    .host_dramD_write_req_apply_V_addr_empty_n(host_dramD_write_req_apply_V_addr_empty_n),
    .host_dramD_write_req_apply_V_addr_read(dramD_write_multiplexer_U0_host_dramD_write_req_apply_V_addr_read),
    .device_dramD_write_req_data_V_last_dout(dramD_write_multiplexer_U0_device_dramD_write_req_data_V_last_dout),
    .device_dramD_write_req_data_V_last_empty_n(device_dramD_write_req_data_V_last_empty_n),
    .device_dramD_write_req_data_V_last_read(dramD_write_multiplexer_U0_device_dramD_write_req_data_V_last_read),
    .device_dramD_write_req_data_V_data_V_dout(device_dramD_write_req_data_V_data_V_dout),
    .device_dramD_write_req_data_V_data_V_empty_n(device_dramD_write_req_data_V_data_V_empty_n),
    .device_dramD_write_req_data_V_data_V_read(dramD_write_multiplexer_U0_device_dramD_write_req_data_V_data_V_read),
    .device_dramD_write_req_apply_V_num_dout(device_dramD_write_req_apply_V_num_dout),
    .device_dramD_write_req_apply_V_num_empty_n(device_dramD_write_req_apply_V_num_empty_n),
    .device_dramD_write_req_apply_V_num_read(dramD_write_multiplexer_U0_device_dramD_write_req_apply_V_num_read),
    .device_dramD_write_req_apply_V_addr_dout(device_dramD_write_req_apply_V_addr_dout),
    .device_dramD_write_req_apply_V_addr_empty_n(device_dramD_write_req_apply_V_addr_empty_n),
    .device_dramD_write_req_apply_V_addr_read(dramD_write_multiplexer_U0_device_dramD_write_req_apply_V_addr_read)
);

dramA_read_req_multiplexer dramA_read_req_multiplexer_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(dramA_read_req_multiplexer_U0_ap_done),
    .ap_continue(dramA_read_req_multiplexer_U0_ap_continue),
    .ap_idle(dramA_read_req_multiplexer_U0_ap_idle),
    .ap_ready(dramA_read_req_multiplexer_U0_ap_ready),
    .dramA_read_req_V_num_din(dramA_read_req_multiplexer_U0_dramA_read_req_V_num_din),
    .dramA_read_req_V_num_full_n(cosim_dramA_read_req_V_num_full_n),
    .dramA_read_req_V_num_write(dramA_read_req_multiplexer_U0_dramA_read_req_V_num_write),
    .dramA_read_req_V_addr_din(dramA_read_req_multiplexer_U0_dramA_read_req_V_addr_din),
    .dramA_read_req_V_addr_full_n(cosim_dramA_read_req_V_addr_full_n),
    .dramA_read_req_V_addr_write(dramA_read_req_multiplexer_U0_dramA_read_req_V_addr_write),
    .host_dramA_read_req_V_num_dout(host_dramA_read_req_V_num_dout),
    .host_dramA_read_req_V_num_empty_n(host_dramA_read_req_V_num_empty_n),
    .host_dramA_read_req_V_num_read(dramA_read_req_multiplexer_U0_host_dramA_read_req_V_num_read),
    .host_dramA_read_req_V_addr_dout(host_dramA_read_req_V_addr_dout),
    .host_dramA_read_req_V_addr_empty_n(host_dramA_read_req_V_addr_empty_n),
    .host_dramA_read_req_V_addr_read(dramA_read_req_multiplexer_U0_host_dramA_read_req_V_addr_read),
    .device_dramA_read_req_V_num_dout(device_dramA_read_req_V_num_dout),
    .device_dramA_read_req_V_num_empty_n(device_dramA_read_req_V_num_empty_n),
    .device_dramA_read_req_V_num_read(dramA_read_req_multiplexer_U0_device_dramA_read_req_V_num_read),
    .device_dramA_read_req_V_addr_dout(device_dramA_read_req_V_addr_dout),
    .device_dramA_read_req_V_addr_empty_n(device_dramA_read_req_V_addr_empty_n),
    .device_dramA_read_req_V_addr_read(dramA_read_req_multiplexer_U0_device_dramA_read_req_V_addr_read),
    .dramA_read_context_V_din(dramA_read_req_multiplexer_U0_dramA_read_context_V_din),
    .dramA_read_context_V_full_n(dramA_read_context_V_full_n),
    .dramA_read_context_V_write(dramA_read_req_multiplexer_U0_dramA_read_context_V_write)
);

dramB_read_req_multiplexer dramB_read_req_multiplexer_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(dramB_read_req_multiplexer_U0_ap_done),
    .ap_continue(dramB_read_req_multiplexer_U0_ap_continue),
    .ap_idle(dramB_read_req_multiplexer_U0_ap_idle),
    .ap_ready(dramB_read_req_multiplexer_U0_ap_ready),
    .dramB_read_req_V_num_din(dramB_read_req_multiplexer_U0_dramB_read_req_V_num_din),
    .dramB_read_req_V_num_full_n(cosim_dramB_read_req_V_num_full_n),
    .dramB_read_req_V_num_write(dramB_read_req_multiplexer_U0_dramB_read_req_V_num_write),
    .dramB_read_req_V_addr_din(dramB_read_req_multiplexer_U0_dramB_read_req_V_addr_din),
    .dramB_read_req_V_addr_full_n(cosim_dramB_read_req_V_addr_full_n),
    .dramB_read_req_V_addr_write(dramB_read_req_multiplexer_U0_dramB_read_req_V_addr_write),
    .host_dramB_read_req_V_num_dout(host_dramB_read_req_V_num_dout),
    .host_dramB_read_req_V_num_empty_n(host_dramB_read_req_V_num_empty_n),
    .host_dramB_read_req_V_num_read(dramB_read_req_multiplexer_U0_host_dramB_read_req_V_num_read),
    .host_dramB_read_req_V_addr_dout(host_dramB_read_req_V_addr_dout),
    .host_dramB_read_req_V_addr_empty_n(host_dramB_read_req_V_addr_empty_n),
    .host_dramB_read_req_V_addr_read(dramB_read_req_multiplexer_U0_host_dramB_read_req_V_addr_read),
    .device_dramB_read_req_V_num_dout(device_dramB_read_req_V_num_dout),
    .device_dramB_read_req_V_num_empty_n(device_dramB_read_req_V_num_empty_n),
    .device_dramB_read_req_V_num_read(dramB_read_req_multiplexer_U0_device_dramB_read_req_V_num_read),
    .device_dramB_read_req_V_addr_dout(device_dramB_read_req_V_addr_dout),
    .device_dramB_read_req_V_addr_empty_n(device_dramB_read_req_V_addr_empty_n),
    .device_dramB_read_req_V_addr_read(dramB_read_req_multiplexer_U0_device_dramB_read_req_V_addr_read),
    .dramB_read_context_V_din(dramB_read_req_multiplexer_U0_dramB_read_context_V_din),
    .dramB_read_context_V_full_n(dramB_read_context_V_full_n),
    .dramB_read_context_V_write(dramB_read_req_multiplexer_U0_dramB_read_context_V_write)
);

dramC_read_req_multiplexer dramC_read_req_multiplexer_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(dramC_read_req_multiplexer_U0_ap_done),
    .ap_continue(dramC_read_req_multiplexer_U0_ap_continue),
    .ap_idle(dramC_read_req_multiplexer_U0_ap_idle),
    .ap_ready(dramC_read_req_multiplexer_U0_ap_ready),
    .dramC_read_req_V_num_din(dramC_read_req_multiplexer_U0_dramC_read_req_V_num_din),
    .dramC_read_req_V_num_full_n(cosim_dramC_read_req_V_num_full_n),
    .dramC_read_req_V_num_write(dramC_read_req_multiplexer_U0_dramC_read_req_V_num_write),
    .dramC_read_req_V_addr_din(dramC_read_req_multiplexer_U0_dramC_read_req_V_addr_din),
    .dramC_read_req_V_addr_full_n(cosim_dramC_read_req_V_addr_full_n),
    .dramC_read_req_V_addr_write(dramC_read_req_multiplexer_U0_dramC_read_req_V_addr_write),
    .host_dramC_read_req_V_num_dout(host_dramC_read_req_V_num_dout),
    .host_dramC_read_req_V_num_empty_n(host_dramC_read_req_V_num_empty_n),
    .host_dramC_read_req_V_num_read(dramC_read_req_multiplexer_U0_host_dramC_read_req_V_num_read),
    .host_dramC_read_req_V_addr_dout(host_dramC_read_req_V_addr_dout),
    .host_dramC_read_req_V_addr_empty_n(host_dramC_read_req_V_addr_empty_n),
    .host_dramC_read_req_V_addr_read(dramC_read_req_multiplexer_U0_host_dramC_read_req_V_addr_read),
    .device_dramC_read_req_V_num_dout(device_dramC_read_req_V_num_dout),
    .device_dramC_read_req_V_num_empty_n(device_dramC_read_req_V_num_empty_n),
    .device_dramC_read_req_V_num_read(dramC_read_req_multiplexer_U0_device_dramC_read_req_V_num_read),
    .device_dramC_read_req_V_addr_dout(device_dramC_read_req_V_addr_dout),
    .device_dramC_read_req_V_addr_empty_n(device_dramC_read_req_V_addr_empty_n),
    .device_dramC_read_req_V_addr_read(dramC_read_req_multiplexer_U0_device_dramC_read_req_V_addr_read),
    .dramC_read_context_V_din(dramC_read_req_multiplexer_U0_dramC_read_context_V_din),
    .dramC_read_context_V_full_n(dramC_read_context_V_full_n),
    .dramC_read_context_V_write(dramC_read_req_multiplexer_U0_dramC_read_context_V_write)
);

dramD_read_req_multiplexer dramD_read_req_multiplexer_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(dramD_read_req_multiplexer_U0_ap_done),
    .ap_continue(dramD_read_req_multiplexer_U0_ap_continue),
    .ap_idle(dramD_read_req_multiplexer_U0_ap_idle),
    .ap_ready(dramD_read_req_multiplexer_U0_ap_ready),
    .dramD_read_req_V_num_din(dramD_read_req_multiplexer_U0_dramD_read_req_V_num_din),
    .dramD_read_req_V_num_full_n(cosim_dramD_read_req_V_num_full_n),
    .dramD_read_req_V_num_write(dramD_read_req_multiplexer_U0_dramD_read_req_V_num_write),
    .dramD_read_req_V_addr_din(dramD_read_req_multiplexer_U0_dramD_read_req_V_addr_din),
    .dramD_read_req_V_addr_full_n(cosim_dramD_read_req_V_addr_full_n),
    .dramD_read_req_V_addr_write(dramD_read_req_multiplexer_U0_dramD_read_req_V_addr_write),
    .host_dramD_read_req_V_num_dout(host_dramD_read_req_V_num_dout),
    .host_dramD_read_req_V_num_empty_n(host_dramD_read_req_V_num_empty_n),
    .host_dramD_read_req_V_num_read(dramD_read_req_multiplexer_U0_host_dramD_read_req_V_num_read),
    .host_dramD_read_req_V_addr_dout(host_dramD_read_req_V_addr_dout),
    .host_dramD_read_req_V_addr_empty_n(host_dramD_read_req_V_addr_empty_n),
    .host_dramD_read_req_V_addr_read(dramD_read_req_multiplexer_U0_host_dramD_read_req_V_addr_read),
    .device_dramD_read_req_V_num_dout(device_dramD_read_req_V_num_dout),
    .device_dramD_read_req_V_num_empty_n(device_dramD_read_req_V_num_empty_n),
    .device_dramD_read_req_V_num_read(dramD_read_req_multiplexer_U0_device_dramD_read_req_V_num_read),
    .device_dramD_read_req_V_addr_dout(device_dramD_read_req_V_addr_dout),
    .device_dramD_read_req_V_addr_empty_n(device_dramD_read_req_V_addr_empty_n),
    .device_dramD_read_req_V_addr_read(dramD_read_req_multiplexer_U0_device_dramD_read_req_V_addr_read),
    .dramD_read_context_V_din(dramD_read_req_multiplexer_U0_dramD_read_context_V_din),
    .dramD_read_context_V_full_n(dramD_read_context_V_full_n),
    .dramD_read_context_V_write(dramD_read_req_multiplexer_U0_dramD_read_context_V_write)
);

dramA_read_resp_multiplexer dramA_read_resp_multiplexer_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(dramA_read_resp_multiplexer_U0_ap_done),
    .ap_continue(dramA_read_resp_multiplexer_U0_ap_continue),
    .ap_idle(dramA_read_resp_multiplexer_U0_ap_idle),
    .ap_ready(dramA_read_resp_multiplexer_U0_ap_ready),
    .dramA_read_resp_V_last_dout(dramA_read_resp_multiplexer_U0_dramA_read_resp_V_last_dout),
    .dramA_read_resp_V_last_empty_n(cosim_dramA_read_resp_V_last_empty_n),
    .dramA_read_resp_V_last_read(dramA_read_resp_multiplexer_U0_dramA_read_resp_V_last_read),
    .dramA_read_resp_V_data_V_dout(cosim_dramA_read_resp_V_data_V_dout),
    .dramA_read_resp_V_data_V_empty_n(cosim_dramA_read_resp_V_data_V_empty_n),
    .dramA_read_resp_V_data_V_read(dramA_read_resp_multiplexer_U0_dramA_read_resp_V_data_V_read),
    .host_dramA_read_resp_V_last_din(dramA_read_resp_multiplexer_U0_host_dramA_read_resp_V_last_din),
    .host_dramA_read_resp_V_last_full_n(host_dramA_read_resp_V_last_full_n),
    .host_dramA_read_resp_V_last_write(dramA_read_resp_multiplexer_U0_host_dramA_read_resp_V_last_write),
    .host_dramA_read_resp_V_data_V_din(dramA_read_resp_multiplexer_U0_host_dramA_read_resp_V_data_V_din),
    .host_dramA_read_resp_V_data_V_full_n(host_dramA_read_resp_V_data_V_full_n),
    .host_dramA_read_resp_V_data_V_write(dramA_read_resp_multiplexer_U0_host_dramA_read_resp_V_data_V_write),
    .device_dramA_read_resp_V_last_din(dramA_read_resp_multiplexer_U0_device_dramA_read_resp_V_last_din),
    .device_dramA_read_resp_V_last_full_n(device_dramA_read_resp_V_last_full_n),
    .device_dramA_read_resp_V_last_write(dramA_read_resp_multiplexer_U0_device_dramA_read_resp_V_last_write),
    .device_dramA_read_resp_V_data_V_din(dramA_read_resp_multiplexer_U0_device_dramA_read_resp_V_data_V_din),
    .device_dramA_read_resp_V_data_V_full_n(device_dramA_read_resp_V_data_V_full_n),
    .device_dramA_read_resp_V_data_V_write(dramA_read_resp_multiplexer_U0_device_dramA_read_resp_V_data_V_write),
    .dramA_read_context_V_dout(dramA_read_resp_multiplexer_U0_dramA_read_context_V_dout),
    .dramA_read_context_V_empty_n(dramA_read_context_V_empty_n),
    .dramA_read_context_V_read(dramA_read_resp_multiplexer_U0_dramA_read_context_V_read)
);

dramB_read_resp_multiplexer dramB_read_resp_multiplexer_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(dramB_read_resp_multiplexer_U0_ap_done),
    .ap_continue(dramB_read_resp_multiplexer_U0_ap_continue),
    .ap_idle(dramB_read_resp_multiplexer_U0_ap_idle),
    .ap_ready(dramB_read_resp_multiplexer_U0_ap_ready),
    .dramB_read_resp_V_last_dout(dramB_read_resp_multiplexer_U0_dramB_read_resp_V_last_dout),
    .dramB_read_resp_V_last_empty_n(cosim_dramB_read_resp_V_last_empty_n),
    .dramB_read_resp_V_last_read(dramB_read_resp_multiplexer_U0_dramB_read_resp_V_last_read),
    .dramB_read_resp_V_data_V_dout(cosim_dramB_read_resp_V_data_V_dout),
    .dramB_read_resp_V_data_V_empty_n(cosim_dramB_read_resp_V_data_V_empty_n),
    .dramB_read_resp_V_data_V_read(dramB_read_resp_multiplexer_U0_dramB_read_resp_V_data_V_read),
    .host_dramB_read_resp_V_last_din(dramB_read_resp_multiplexer_U0_host_dramB_read_resp_V_last_din),
    .host_dramB_read_resp_V_last_full_n(host_dramB_read_resp_V_last_full_n),
    .host_dramB_read_resp_V_last_write(dramB_read_resp_multiplexer_U0_host_dramB_read_resp_V_last_write),
    .host_dramB_read_resp_V_data_V_din(dramB_read_resp_multiplexer_U0_host_dramB_read_resp_V_data_V_din),
    .host_dramB_read_resp_V_data_V_full_n(host_dramB_read_resp_V_data_V_full_n),
    .host_dramB_read_resp_V_data_V_write(dramB_read_resp_multiplexer_U0_host_dramB_read_resp_V_data_V_write),
    .device_dramB_read_resp_V_last_din(dramB_read_resp_multiplexer_U0_device_dramB_read_resp_V_last_din),
    .device_dramB_read_resp_V_last_full_n(device_dramB_read_resp_V_last_full_n),
    .device_dramB_read_resp_V_last_write(dramB_read_resp_multiplexer_U0_device_dramB_read_resp_V_last_write),
    .device_dramB_read_resp_V_data_V_din(dramB_read_resp_multiplexer_U0_device_dramB_read_resp_V_data_V_din),
    .device_dramB_read_resp_V_data_V_full_n(device_dramB_read_resp_V_data_V_full_n),
    .device_dramB_read_resp_V_data_V_write(dramB_read_resp_multiplexer_U0_device_dramB_read_resp_V_data_V_write),
    .dramB_read_context_V_dout(dramB_read_resp_multiplexer_U0_dramB_read_context_V_dout),
    .dramB_read_context_V_empty_n(dramB_read_context_V_empty_n),
    .dramB_read_context_V_read(dramB_read_resp_multiplexer_U0_dramB_read_context_V_read)
);

dramC_read_resp_multiplexer dramC_read_resp_multiplexer_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(dramC_read_resp_multiplexer_U0_ap_done),
    .ap_continue(dramC_read_resp_multiplexer_U0_ap_continue),
    .ap_idle(dramC_read_resp_multiplexer_U0_ap_idle),
    .ap_ready(dramC_read_resp_multiplexer_U0_ap_ready),
    .dramC_read_resp_V_last_dout(dramC_read_resp_multiplexer_U0_dramC_read_resp_V_last_dout),
    .dramC_read_resp_V_last_empty_n(cosim_dramC_read_resp_V_last_empty_n),
    .dramC_read_resp_V_last_read(dramC_read_resp_multiplexer_U0_dramC_read_resp_V_last_read),
    .dramC_read_resp_V_data_V_dout(cosim_dramC_read_resp_V_data_V_dout),
    .dramC_read_resp_V_data_V_empty_n(cosim_dramC_read_resp_V_data_V_empty_n),
    .dramC_read_resp_V_data_V_read(dramC_read_resp_multiplexer_U0_dramC_read_resp_V_data_V_read),
    .host_dramC_read_resp_V_last_din(dramC_read_resp_multiplexer_U0_host_dramC_read_resp_V_last_din),
    .host_dramC_read_resp_V_last_full_n(host_dramC_read_resp_V_last_full_n),
    .host_dramC_read_resp_V_last_write(dramC_read_resp_multiplexer_U0_host_dramC_read_resp_V_last_write),
    .host_dramC_read_resp_V_data_V_din(dramC_read_resp_multiplexer_U0_host_dramC_read_resp_V_data_V_din),
    .host_dramC_read_resp_V_data_V_full_n(host_dramC_read_resp_V_data_V_full_n),
    .host_dramC_read_resp_V_data_V_write(dramC_read_resp_multiplexer_U0_host_dramC_read_resp_V_data_V_write),
    .device_dramC_read_resp_V_last_din(dramC_read_resp_multiplexer_U0_device_dramC_read_resp_V_last_din),
    .device_dramC_read_resp_V_last_full_n(device_dramC_read_resp_V_last_full_n),
    .device_dramC_read_resp_V_last_write(dramC_read_resp_multiplexer_U0_device_dramC_read_resp_V_last_write),
    .device_dramC_read_resp_V_data_V_din(dramC_read_resp_multiplexer_U0_device_dramC_read_resp_V_data_V_din),
    .device_dramC_read_resp_V_data_V_full_n(device_dramC_read_resp_V_data_V_full_n),
    .device_dramC_read_resp_V_data_V_write(dramC_read_resp_multiplexer_U0_device_dramC_read_resp_V_data_V_write),
    .dramC_read_context_V_dout(dramC_read_resp_multiplexer_U0_dramC_read_context_V_dout),
    .dramC_read_context_V_empty_n(dramC_read_context_V_empty_n),
    .dramC_read_context_V_read(dramC_read_resp_multiplexer_U0_dramC_read_context_V_read)
);

dramD_read_resp_multiplexer dramD_read_resp_multiplexer_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(dramD_read_resp_multiplexer_U0_ap_done),
    .ap_continue(dramD_read_resp_multiplexer_U0_ap_continue),
    .ap_idle(dramD_read_resp_multiplexer_U0_ap_idle),
    .ap_ready(dramD_read_resp_multiplexer_U0_ap_ready),
    .dramD_read_resp_V_last_dout(dramD_read_resp_multiplexer_U0_dramD_read_resp_V_last_dout),
    .dramD_read_resp_V_last_empty_n(cosim_dramD_read_resp_V_last_empty_n),
    .dramD_read_resp_V_last_read(dramD_read_resp_multiplexer_U0_dramD_read_resp_V_last_read),
    .dramD_read_resp_V_data_V_dout(cosim_dramD_read_resp_V_data_V_dout),
    .dramD_read_resp_V_data_V_empty_n(cosim_dramD_read_resp_V_data_V_empty_n),
    .dramD_read_resp_V_data_V_read(dramD_read_resp_multiplexer_U0_dramD_read_resp_V_data_V_read),
    .host_dramD_read_resp_V_last_din(dramD_read_resp_multiplexer_U0_host_dramD_read_resp_V_last_din),
    .host_dramD_read_resp_V_last_full_n(host_dramD_read_resp_V_last_full_n),
    .host_dramD_read_resp_V_last_write(dramD_read_resp_multiplexer_U0_host_dramD_read_resp_V_last_write),
    .host_dramD_read_resp_V_data_V_din(dramD_read_resp_multiplexer_U0_host_dramD_read_resp_V_data_V_din),
    .host_dramD_read_resp_V_data_V_full_n(host_dramD_read_resp_V_data_V_full_n),
    .host_dramD_read_resp_V_data_V_write(dramD_read_resp_multiplexer_U0_host_dramD_read_resp_V_data_V_write),
    .device_dramD_read_resp_V_last_din(dramD_read_resp_multiplexer_U0_device_dramD_read_resp_V_last_din),
    .device_dramD_read_resp_V_last_full_n(device_dramD_read_resp_V_last_full_n),
    .device_dramD_read_resp_V_last_write(dramD_read_resp_multiplexer_U0_device_dramD_read_resp_V_last_write),
    .device_dramD_read_resp_V_data_V_din(dramD_read_resp_multiplexer_U0_device_dramD_read_resp_V_data_V_din),
    .device_dramD_read_resp_V_data_V_full_n(device_dramD_read_resp_V_data_V_full_n),
    .device_dramD_read_resp_V_data_V_write(dramD_read_resp_multiplexer_U0_device_dramD_read_resp_V_data_V_write),
    .dramD_read_context_V_dout(dramD_read_resp_multiplexer_U0_dramD_read_context_V_dout),
    .dramD_read_context_V_empty_n(dramD_read_context_V_empty_n),
    .dramD_read_context_V_read(dramD_read_resp_multiplexer_U0_dramD_read_context_V_read)
);

unused_channel_preserver unused_channel_preserver_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(unused_channel_preserver_U0_ap_done),
    .ap_continue(unused_channel_preserver_U0_ap_continue),
    .ap_idle(unused_channel_preserver_U0_ap_idle),
    .ap_ready(unused_channel_preserver_U0_ap_ready),
    .device_dram_write_req_data_V_last_din(unused_channel_preserver_U0_device_dram_write_req_data_V_last_din),
    .device_dram_write_req_data_V_last_full_n(device_dram_write_req_data_V_last_full_n),
    .device_dram_write_req_data_V_last_write(unused_channel_preserver_U0_device_dram_write_req_data_V_last_write),
    .device_dram_write_req_data_V_data_V_din(unused_channel_preserver_U0_device_dram_write_req_data_V_data_V_din),
    .device_dram_write_req_data_V_data_V_full_n(device_dram_write_req_data_V_data_V_full_n),
    .device_dram_write_req_data_V_data_V_write(unused_channel_preserver_U0_device_dram_write_req_data_V_data_V_write),
    .device_dram_write_req_apply_V_num_din(unused_channel_preserver_U0_device_dram_write_req_apply_V_num_din),
    .device_dram_write_req_apply_V_num_full_n(device_dram_write_req_apply_V_num_full_n),
    .device_dram_write_req_apply_V_num_write(unused_channel_preserver_U0_device_dram_write_req_apply_V_num_write),
    .device_dram_write_req_apply_V_addr_din(unused_channel_preserver_U0_device_dram_write_req_apply_V_addr_din),
    .device_dram_write_req_apply_V_addr_full_n(device_dram_write_req_apply_V_addr_full_n),
    .device_dram_write_req_apply_V_addr_write(unused_channel_preserver_U0_device_dram_write_req_apply_V_addr_write),
    .preserver_cheat_signals_V_dout(unused_channel_preserver_U0_preserver_cheat_signals_V_dout),
    .preserver_cheat_signals_V_empty_n(preserver_cheat_signals_V_empty_n),
    .preserver_cheat_signals_V_read(unused_channel_preserver_U0_preserver_cheat_signals_V_read)
);

dram_helper_app_0 dram_helper_app_0_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    
    .ap_done(dram_helper_app_0_U0_ap_done),
    .ap_continue(dram_helper_app_0_U0_ap_continue),
    .ap_idle(dram_helper_app_0_U0_ap_idle),
    .ap_ready(dram_helper_app_0_U0_ap_ready),
    
    
    .app_file_infos_V_dout(app_file_infos_0_V_dout),
    .app_file_infos_V_empty_n(app_file_infos_0_V_empty_n),
    .app_file_infos_V_read(dram_helper_app_0_U0_app_file_infos_V_read),
    .device_dram_read_req_V_num_din(dram_helper_app_0_U0_device_dram_read_req_V_num_din),
    .device_dram_read_req_V_num_full_n(device_dram_read_req_0_V_num_full_n),
    .device_dram_read_req_V_num_write(dram_helper_app_0_U0_device_dram_read_req_V_num_write),
    .device_dram_read_req_V_addr_din(dram_helper_app_0_U0_device_dram_read_req_V_addr_din),
    .device_dram_read_req_V_addr_full_n(device_dram_read_req_0_V_addr_full_n),
    .device_dram_read_req_V_addr_write(dram_helper_app_0_U0_device_dram_read_req_V_addr_write),
    .device_dram_read_resp_V_last_dout(dram_helper_app_0_U0_device_dram_read_resp_V_last_dout),
    .device_dram_read_resp_V_last_empty_n(device_dram_read_resp_0_V_last_empty_n),
    .device_dram_read_resp_V_last_read(dram_helper_app_0_U0_device_dram_read_resp_V_last_read),
    .device_dram_read_resp_V_data_V_dout(device_dram_read_resp_0_V_data_V_dout),
    .device_dram_read_resp_V_data_V_empty_n(device_dram_read_resp_0_V_data_V_empty_n),
    .device_dram_read_resp_V_data_V_read(dram_helper_app_0_U0_device_dram_read_resp_V_data_V_read),
    .reset_dram_helper_app_V_dout(dram_helper_app_0_U0_reset_dram_helper_app_V_dout),
    .reset_dram_helper_app_V_empty_n(reset_dram_helper_app_0_V_empty_n),
    .reset_dram_helper_app_V_read(dram_helper_app_0_U0_reset_dram_helper_app_V_read),
    .buf_app_input_data_V_data_V_din(dram_helper_app_0_U0_buf_app_input_data_V_data_V_din),
    .buf_app_input_data_V_data_V_full_n(buf_app_input_data_0_V_data_V_full_n),
    .buf_app_input_data_V_data_V_write(dram_helper_app_0_U0_buf_app_input_data_V_data_V_write),
    .buf_app_input_data_V_len_din(dram_helper_app_0_U0_buf_app_input_data_V_len_din),
    .buf_app_input_data_V_len_full_n(buf_app_input_data_0_V_len_full_n),
    .buf_app_input_data_V_len_write(dram_helper_app_0_U0_buf_app_input_data_V_len_write),
    .buf_app_input_data_V_eop_din(dram_helper_app_0_U0_buf_app_input_data_V_eop_din),
    .buf_app_input_data_V_eop_full_n(buf_app_input_data_0_V_eop_full_n),
    .buf_app_input_data_V_eop_write(dram_helper_app_0_U0_buf_app_input_data_V_eop_write),
    .buf_read_sig_app_input_data_V_dout(dram_helper_app_0_U0_buf_read_sig_app_input_data_V_dout),
    .buf_read_sig_app_input_data_V_empty_n(buf_read_sig_app_input_data_0_V_empty_n),
    .buf_read_sig_app_input_data_V_read(dram_helper_app_0_U0_buf_read_sig_app_input_data_V_read)
);

dram_helper_app_1 dram_helper_app_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    
    .ap_done(dram_helper_app_1_U0_ap_done),
    .ap_continue(dram_helper_app_1_U0_ap_continue),
    .ap_idle(dram_helper_app_1_U0_ap_idle),
    .ap_ready(dram_helper_app_1_U0_ap_ready),
    
    
    .app_file_infos_V_dout(app_file_infos_1_V_dout),
    .app_file_infos_V_empty_n(app_file_infos_1_V_empty_n),
    .app_file_infos_V_read(dram_helper_app_1_U0_app_file_infos_V_read),
    .device_dram_read_req_V_num_din(dram_helper_app_1_U0_device_dram_read_req_V_num_din),
    .device_dram_read_req_V_num_full_n(device_dram_read_req_1_V_num_full_n),
    .device_dram_read_req_V_num_write(dram_helper_app_1_U0_device_dram_read_req_V_num_write),
    .device_dram_read_req_V_addr_din(dram_helper_app_1_U0_device_dram_read_req_V_addr_din),
    .device_dram_read_req_V_addr_full_n(device_dram_read_req_1_V_addr_full_n),
    .device_dram_read_req_V_addr_write(dram_helper_app_1_U0_device_dram_read_req_V_addr_write),
    .device_dram_read_resp_V_last_dout(dram_helper_app_1_U0_device_dram_read_resp_V_last_dout),
    .device_dram_read_resp_V_last_empty_n(device_dram_read_resp_1_V_last_empty_n),
    .device_dram_read_resp_V_last_read(dram_helper_app_1_U0_device_dram_read_resp_V_last_read),
    .device_dram_read_resp_V_data_V_dout(device_dram_read_resp_1_V_data_V_dout),
    .device_dram_read_resp_V_data_V_empty_n(device_dram_read_resp_1_V_data_V_empty_n),
    .device_dram_read_resp_V_data_V_read(dram_helper_app_1_U0_device_dram_read_resp_V_data_V_read),
    .reset_dram_helper_app_V_dout(dram_helper_app_1_U0_reset_dram_helper_app_V_dout),
    .reset_dram_helper_app_V_empty_n(reset_dram_helper_app_1_V_empty_n),
    .reset_dram_helper_app_V_read(dram_helper_app_1_U0_reset_dram_helper_app_V_read),
    .buf_app_input_data_V_data_V_din(dram_helper_app_1_U0_buf_app_input_data_V_data_V_din),
    .buf_app_input_data_V_data_V_full_n(buf_app_input_data_1_V_data_V_full_n),
    .buf_app_input_data_V_data_V_write(dram_helper_app_1_U0_buf_app_input_data_V_data_V_write),
    .buf_app_input_data_V_len_din(dram_helper_app_1_U0_buf_app_input_data_V_len_din),
    .buf_app_input_data_V_len_full_n(buf_app_input_data_1_V_len_full_n),
    .buf_app_input_data_V_len_write(dram_helper_app_1_U0_buf_app_input_data_V_len_write),
    .buf_app_input_data_V_eop_din(dram_helper_app_1_U0_buf_app_input_data_V_eop_din),
    .buf_app_input_data_V_eop_full_n(buf_app_input_data_1_V_eop_full_n),
    .buf_app_input_data_V_eop_write(dram_helper_app_1_U0_buf_app_input_data_V_eop_write),
    .buf_read_sig_app_input_data_V_dout(dram_helper_app_1_U0_buf_read_sig_app_input_data_V_dout),
    .buf_read_sig_app_input_data_V_empty_n(buf_read_sig_app_input_data_1_V_empty_n),
    .buf_read_sig_app_input_data_V_read(dram_helper_app_1_U0_buf_read_sig_app_input_data_V_read)
);

dram_helper_app_2 dram_helper_app_2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    
    .ap_done(dram_helper_app_2_U0_ap_done),
    .ap_continue(dram_helper_app_2_U0_ap_continue),
    .ap_idle(dram_helper_app_2_U0_ap_idle),
    .ap_ready(dram_helper_app_2_U0_ap_ready),
    
    
    .app_file_infos_V_dout(app_file_infos_2_V_dout),
    .app_file_infos_V_empty_n(app_file_infos_2_V_empty_n),
    .app_file_infos_V_read(dram_helper_app_2_U0_app_file_infos_V_read),
    .device_dram_read_req_V_num_din(dram_helper_app_2_U0_device_dram_read_req_V_num_din),
    .device_dram_read_req_V_num_full_n(device_dram_read_req_2_V_num_full_n),
    .device_dram_read_req_V_num_write(dram_helper_app_2_U0_device_dram_read_req_V_num_write),
    .device_dram_read_req_V_addr_din(dram_helper_app_2_U0_device_dram_read_req_V_addr_din),
    .device_dram_read_req_V_addr_full_n(device_dram_read_req_2_V_addr_full_n),
    .device_dram_read_req_V_addr_write(dram_helper_app_2_U0_device_dram_read_req_V_addr_write),
    .device_dram_read_resp_V_last_dout(dram_helper_app_2_U0_device_dram_read_resp_V_last_dout),
    .device_dram_read_resp_V_last_empty_n(device_dram_read_resp_2_V_last_empty_n),
    .device_dram_read_resp_V_last_read(dram_helper_app_2_U0_device_dram_read_resp_V_last_read),
    .device_dram_read_resp_V_data_V_dout(device_dram_read_resp_2_V_data_V_dout),
    .device_dram_read_resp_V_data_V_empty_n(device_dram_read_resp_2_V_data_V_empty_n),
    .device_dram_read_resp_V_data_V_read(dram_helper_app_2_U0_device_dram_read_resp_V_data_V_read),
    .reset_dram_helper_app_V_dout(dram_helper_app_2_U0_reset_dram_helper_app_V_dout),
    .reset_dram_helper_app_V_empty_n(reset_dram_helper_app_2_V_empty_n),
    .reset_dram_helper_app_V_read(dram_helper_app_2_U0_reset_dram_helper_app_V_read),
    .buf_app_input_data_V_data_V_din(dram_helper_app_2_U0_buf_app_input_data_V_data_V_din),
    .buf_app_input_data_V_data_V_full_n(buf_app_input_data_2_V_data_V_full_n),
    .buf_app_input_data_V_data_V_write(dram_helper_app_2_U0_buf_app_input_data_V_data_V_write),
    .buf_app_input_data_V_len_din(dram_helper_app_2_U0_buf_app_input_data_V_len_din),
    .buf_app_input_data_V_len_full_n(buf_app_input_data_2_V_len_full_n),
    .buf_app_input_data_V_len_write(dram_helper_app_2_U0_buf_app_input_data_V_len_write),
    .buf_app_input_data_V_eop_din(dram_helper_app_2_U0_buf_app_input_data_V_eop_din),
    .buf_app_input_data_V_eop_full_n(buf_app_input_data_2_V_eop_full_n),
    .buf_app_input_data_V_eop_write(dram_helper_app_2_U0_buf_app_input_data_V_eop_write),
    .buf_read_sig_app_input_data_V_dout(dram_helper_app_2_U0_buf_read_sig_app_input_data_V_dout),
    .buf_read_sig_app_input_data_V_empty_n(buf_read_sig_app_input_data_2_V_empty_n),
    .buf_read_sig_app_input_data_V_read(dram_helper_app_2_U0_buf_read_sig_app_input_data_V_read)
);

buf_app_input_data_forwarder_0 buf_app_input_data_forwarder_0_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(buf_app_input_data_forwarder_0_U0_ap_done),
    .ap_continue(buf_app_input_data_forwarder_0_U0_ap_continue),
    .ap_idle(buf_app_input_data_forwarder_0_U0_ap_idle),
    .ap_ready(buf_app_input_data_forwarder_0_U0_ap_ready),
    .buf_app_input_data_V_data_V_dout(buf_app_input_data_0_V_data_V_dout),
    .buf_app_input_data_V_data_V_empty_n(buf_app_input_data_0_V_data_V_empty_n),
    .buf_app_input_data_V_data_V_read(buf_app_input_data_forwarder_0_U0_buf_app_input_data_V_data_V_read),
    .buf_app_input_data_V_len_dout(buf_app_input_data_0_V_len_dout),
    .buf_app_input_data_V_len_empty_n(buf_app_input_data_0_V_len_empty_n),
    .buf_app_input_data_V_len_read(buf_app_input_data_forwarder_0_U0_buf_app_input_data_V_len_read),
    .buf_app_input_data_V_eop_dout(buf_app_input_data_forwarder_0_U0_buf_app_input_data_V_eop_dout),
    .buf_app_input_data_V_eop_empty_n(buf_app_input_data_0_V_eop_empty_n),
    .buf_app_input_data_V_eop_read(buf_app_input_data_forwarder_0_U0_buf_app_input_data_V_eop_read),
    .buf_read_sig_app_input_data_V_din(buf_app_input_data_forwarder_0_U0_buf_read_sig_app_input_data_V_din),
    .buf_read_sig_app_input_data_V_full_n(buf_read_sig_app_input_data_0_V_full_n),
    .buf_read_sig_app_input_data_V_write(buf_app_input_data_forwarder_0_U0_buf_read_sig_app_input_data_V_write),
    .app_input_data_V_data_V_din(buf_app_input_data_forwarder_0_U0_app_input_data_V_data_V_din),
    .app_input_data_V_data_V_full_n(app_input_data_0_V_data_V_full_n),
    .app_input_data_V_data_V_write(buf_app_input_data_forwarder_0_U0_app_input_data_V_data_V_write),
    .app_input_data_V_len_din(buf_app_input_data_forwarder_0_U0_app_input_data_V_len_din),
    .app_input_data_V_len_full_n(app_input_data_0_V_len_full_n),
    .app_input_data_V_len_write(buf_app_input_data_forwarder_0_U0_app_input_data_V_len_write),
    .app_input_data_V_eop_din(buf_app_input_data_forwarder_0_U0_app_input_data_V_eop_din),
    .app_input_data_V_eop_full_n(app_input_data_0_V_eop_full_n),
    .app_input_data_V_eop_write(buf_app_input_data_forwarder_0_U0_app_input_data_V_eop_write)
);

buf_app_input_data_forwarder_1 buf_app_input_data_forwarder_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(buf_app_input_data_forwarder_1_U0_ap_done),
    .ap_continue(buf_app_input_data_forwarder_1_U0_ap_continue),
    .ap_idle(buf_app_input_data_forwarder_1_U0_ap_idle),
    .ap_ready(buf_app_input_data_forwarder_1_U0_ap_ready),
    .buf_app_input_data_V_data_V_dout(buf_app_input_data_1_V_data_V_dout),
    .buf_app_input_data_V_data_V_empty_n(buf_app_input_data_1_V_data_V_empty_n),
    .buf_app_input_data_V_data_V_read(buf_app_input_data_forwarder_1_U0_buf_app_input_data_V_data_V_read),
    .buf_app_input_data_V_len_dout(buf_app_input_data_1_V_len_dout),
    .buf_app_input_data_V_len_empty_n(buf_app_input_data_1_V_len_empty_n),
    .buf_app_input_data_V_len_read(buf_app_input_data_forwarder_1_U0_buf_app_input_data_V_len_read),
    .buf_app_input_data_V_eop_dout(buf_app_input_data_forwarder_1_U0_buf_app_input_data_V_eop_dout),
    .buf_app_input_data_V_eop_empty_n(buf_app_input_data_1_V_eop_empty_n),
    .buf_app_input_data_V_eop_read(buf_app_input_data_forwarder_1_U0_buf_app_input_data_V_eop_read),
    .buf_read_sig_app_input_data_V_din(buf_app_input_data_forwarder_1_U0_buf_read_sig_app_input_data_V_din),
    .buf_read_sig_app_input_data_V_full_n(buf_read_sig_app_input_data_1_V_full_n),
    .buf_read_sig_app_input_data_V_write(buf_app_input_data_forwarder_1_U0_buf_read_sig_app_input_data_V_write),
    .app_input_data_V_data_V_din(buf_app_input_data_forwarder_1_U0_app_input_data_V_data_V_din),
    .app_input_data_V_data_V_full_n(app_input_data_1_V_data_V_full_n),
    .app_input_data_V_data_V_write(buf_app_input_data_forwarder_1_U0_app_input_data_V_data_V_write),
    .app_input_data_V_len_din(buf_app_input_data_forwarder_1_U0_app_input_data_V_len_din),
    .app_input_data_V_len_full_n(app_input_data_1_V_len_full_n),
    .app_input_data_V_len_write(buf_app_input_data_forwarder_1_U0_app_input_data_V_len_write),
    .app_input_data_V_eop_din(buf_app_input_data_forwarder_1_U0_app_input_data_V_eop_din),
    .app_input_data_V_eop_full_n(app_input_data_1_V_eop_full_n),
    .app_input_data_V_eop_write(buf_app_input_data_forwarder_1_U0_app_input_data_V_eop_write)
);

buf_app_input_data_forwarder_2 buf_app_input_data_forwarder_2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(buf_app_input_data_forwarder_2_U0_ap_done),
    .ap_continue(buf_app_input_data_forwarder_2_U0_ap_continue),
    .ap_idle(buf_app_input_data_forwarder_2_U0_ap_idle),
    .ap_ready(buf_app_input_data_forwarder_2_U0_ap_ready),
    .buf_app_input_data_V_data_V_dout(buf_app_input_data_2_V_data_V_dout),
    .buf_app_input_data_V_data_V_empty_n(buf_app_input_data_2_V_data_V_empty_n),
    .buf_app_input_data_V_data_V_read(buf_app_input_data_forwarder_2_U0_buf_app_input_data_V_data_V_read),
    .buf_app_input_data_V_len_dout(buf_app_input_data_2_V_len_dout),
    .buf_app_input_data_V_len_empty_n(buf_app_input_data_2_V_len_empty_n),
    .buf_app_input_data_V_len_read(buf_app_input_data_forwarder_2_U0_buf_app_input_data_V_len_read),
    .buf_app_input_data_V_eop_dout(buf_app_input_data_forwarder_2_U0_buf_app_input_data_V_eop_dout),
    .buf_app_input_data_V_eop_empty_n(buf_app_input_data_2_V_eop_empty_n),
    .buf_app_input_data_V_eop_read(buf_app_input_data_forwarder_2_U0_buf_app_input_data_V_eop_read),
    .buf_read_sig_app_input_data_V_din(buf_app_input_data_forwarder_2_U0_buf_read_sig_app_input_data_V_din),
    .buf_read_sig_app_input_data_V_full_n(buf_read_sig_app_input_data_2_V_full_n),
    .buf_read_sig_app_input_data_V_write(buf_app_input_data_forwarder_2_U0_buf_read_sig_app_input_data_V_write),
    .app_input_data_V_data_V_din(buf_app_input_data_forwarder_2_U0_app_input_data_V_data_V_din),
    .app_input_data_V_data_V_full_n(app_input_data_2_V_data_V_full_n),
    .app_input_data_V_data_V_write(buf_app_input_data_forwarder_2_U0_app_input_data_V_data_V_write),
    .app_input_data_V_len_din(buf_app_input_data_forwarder_2_U0_app_input_data_V_len_din),
    .app_input_data_V_len_full_n(app_input_data_2_V_len_full_n),
    .app_input_data_V_len_write(buf_app_input_data_forwarder_2_U0_app_input_data_V_len_write),
    .app_input_data_V_eop_din(buf_app_input_data_forwarder_2_U0_app_input_data_V_eop_din),
    .app_input_data_V_eop_full_n(app_input_data_2_V_eop_full_n),
    .app_input_data_V_eop_write(buf_app_input_data_forwarder_2_U0_app_input_data_V_eop_write)
);

pcie_helper_app_0 pcie_helper_app_0_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(pcie_helper_app_0_U0_ap_done),
    .ap_continue(pcie_helper_app_0_U0_ap_continue),
    .ap_idle(pcie_helper_app_0_U0_ap_idle),
    .ap_ready(pcie_helper_app_0_U0_ap_ready),
    .app_buf_addrs_chan_V_dout(app_buf_addrs_0_V_dout),
    .app_buf_addrs_chan_V_empty_n(app_buf_addrs_0_V_empty_n),
    .app_buf_addrs_chan_V_read(pcie_helper_app_0_U0_app_buf_addrs_chan_V_read),
    .device_pcie_write_req_apply_V_num_din(pcie_helper_app_0_U0_device_pcie_write_req_apply_V_num_din),
    .device_pcie_write_req_apply_V_num_full_n(device_pcie_write_req_apply_0_V_num_full_n),
    .device_pcie_write_req_apply_V_num_write(pcie_helper_app_0_U0_device_pcie_write_req_apply_V_num_write),
    .device_pcie_write_req_apply_V_addr_din(pcie_helper_app_0_U0_device_pcie_write_req_apply_V_addr_din),
    .device_pcie_write_req_apply_V_addr_full_n(device_pcie_write_req_apply_0_V_addr_full_n),
    .device_pcie_write_req_apply_V_addr_write(pcie_helper_app_0_U0_device_pcie_write_req_apply_V_addr_write),
    .device_pcie_write_req_data_V_last_din(pcie_helper_app_0_U0_device_pcie_write_req_data_V_last_din),
    .device_pcie_write_req_data_V_last_full_n(device_pcie_write_req_data_0_V_last_full_n),
    .device_pcie_write_req_data_V_last_write(pcie_helper_app_0_U0_device_pcie_write_req_data_V_last_write),
    .device_pcie_write_req_data_V_data_V_din(pcie_helper_app_0_U0_device_pcie_write_req_data_V_data_V_din),
    .device_pcie_write_req_data_V_data_V_full_n(device_pcie_write_req_data_0_V_data_V_full_n),
    .device_pcie_write_req_data_V_data_V_write(pcie_helper_app_0_U0_device_pcie_write_req_data_V_data_V_write),
    .app_output_data_splitted_V_data_V_dout(app_output_data_splitted_0_V_data_V_dout),
    .app_output_data_splitted_V_data_V_empty_n(app_output_data_splitted_0_V_data_V_empty_n),
    .app_output_data_splitted_V_data_V_read(pcie_helper_app_0_U0_app_output_data_splitted_V_data_V_read),
    .app_output_data_splitted_V_len_dout(app_output_data_splitted_0_V_len_dout),
    .app_output_data_splitted_V_len_empty_n(app_output_data_splitted_0_V_len_empty_n),
    .app_output_data_splitted_V_len_read(pcie_helper_app_0_U0_app_output_data_splitted_V_len_read),
    .app_output_data_splitted_V_eop_dout(pcie_helper_app_0_U0_app_output_data_splitted_V_eop_dout),
    .app_output_data_splitted_V_eop_empty_n(app_output_data_splitted_0_V_eop_empty_n),
    .app_output_data_splitted_V_eop_read(pcie_helper_app_0_U0_app_output_data_splitted_V_eop_read),
    .app_output_data_meta_V_num_dout(app_output_data_meta_0_V_num_dout),
    .app_output_data_meta_V_num_empty_n(app_output_data_meta_0_V_num_empty_n),
    .app_output_data_meta_V_num_read(pcie_helper_app_0_U0_app_output_data_meta_V_num_read),
    .app_output_data_meta_V_eop_dout(pcie_helper_app_0_U0_app_output_data_meta_V_eop_dout),
    .app_output_data_meta_V_eop_empty_n(app_output_data_meta_0_V_eop_empty_n),
    .app_output_data_meta_V_eop_read(pcie_helper_app_0_U0_app_output_data_meta_V_eop_read),
    .app_free_buf_V_dout(pcie_helper_app_0_U0_app_free_buf_V_dout),
    .app_free_buf_V_empty_n(app_free_buf_0_V_empty_n),
    .app_free_buf_V_read(pcie_helper_app_0_U0_app_free_buf_V_read),
    .reset_pcie_helper_app_V_dout(pcie_helper_app_0_U0_reset_pcie_helper_app_V_dout),
    .reset_pcie_helper_app_V_empty_n(reset_pcie_helper_app_0_V_empty_n),
    .reset_pcie_helper_app_V_read(pcie_helper_app_0_U0_reset_pcie_helper_app_V_read)
);

pcie_data_splitter_app_0 pcie_data_splitter_app_0_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(pcie_data_splitter_app_0_U0_ap_done),
    .ap_continue(pcie_data_splitter_app_0_U0_ap_continue),
    .ap_idle(pcie_data_splitter_app_0_U0_ap_idle),
    .ap_ready(pcie_data_splitter_app_0_U0_ap_ready),
    .app_output_data_V_data_V_dout(app_output_data_0_V_data_V_dout),
    .app_output_data_V_data_V_empty_n(app_output_data_0_V_data_V_empty_n),
    .app_output_data_V_data_V_read(pcie_data_splitter_app_0_U0_app_output_data_V_data_V_read),
    .app_output_data_V_len_dout(app_output_data_0_V_len_dout),
    .app_output_data_V_len_empty_n(app_output_data_0_V_len_empty_n),
    .app_output_data_V_len_read(pcie_data_splitter_app_0_U0_app_output_data_V_len_read),
    .app_output_data_V_eop_dout(pcie_data_splitter_app_0_U0_app_output_data_V_eop_dout),
    .app_output_data_V_eop_empty_n(app_output_data_0_V_eop_empty_n),
    .app_output_data_V_eop_read(pcie_data_splitter_app_0_U0_app_output_data_V_eop_read),
    .app_output_data_splitted_V_data_V_din(pcie_data_splitter_app_0_U0_app_output_data_splitted_V_data_V_din),
    .app_output_data_splitted_V_data_V_full_n(app_output_data_splitted_0_V_data_V_full_n),
    .app_output_data_splitted_V_data_V_write(pcie_data_splitter_app_0_U0_app_output_data_splitted_V_data_V_write),
    .app_output_data_splitted_V_len_din(pcie_data_splitter_app_0_U0_app_output_data_splitted_V_len_din),
    .app_output_data_splitted_V_len_full_n(app_output_data_splitted_0_V_len_full_n),
    .app_output_data_splitted_V_len_write(pcie_data_splitter_app_0_U0_app_output_data_splitted_V_len_write),
    .app_output_data_splitted_V_eop_din(pcie_data_splitter_app_0_U0_app_output_data_splitted_V_eop_din),
    .app_output_data_splitted_V_eop_full_n(app_output_data_splitted_0_V_eop_full_n),
    .app_output_data_splitted_V_eop_write(pcie_data_splitter_app_0_U0_app_output_data_splitted_V_eop_write),
    .app_output_data_meta_V_num_din(pcie_data_splitter_app_0_U0_app_output_data_meta_V_num_din),
    .app_output_data_meta_V_num_full_n(app_output_data_meta_0_V_num_full_n),
    .app_output_data_meta_V_num_write(pcie_data_splitter_app_0_U0_app_output_data_meta_V_num_write),
    .app_output_data_meta_V_eop_din(pcie_data_splitter_app_0_U0_app_output_data_meta_V_eop_din),
    .app_output_data_meta_V_eop_full_n(app_output_data_meta_0_V_eop_full_n),
    .app_output_data_meta_V_eop_write(pcie_data_splitter_app_0_U0_app_output_data_meta_V_eop_write),
    .reset_pcie_data_splitter_app_V_dout(pcie_data_splitter_app_0_U0_reset_pcie_data_splitter_app_V_dout),
    .reset_pcie_data_splitter_app_V_empty_n(reset_pcie_data_splitter_app_0_V_empty_n),
    .reset_pcie_data_splitter_app_V_read(pcie_data_splitter_app_0_U0_reset_pcie_data_splitter_app_V_read)
);

pcie_helper_app_1 pcie_helper_app_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(pcie_helper_app_1_U0_ap_done),
    .ap_continue(pcie_helper_app_1_U0_ap_continue),
    .ap_idle(pcie_helper_app_1_U0_ap_idle),
    .ap_ready(pcie_helper_app_1_U0_ap_ready),
    .app_buf_addrs_chan_V_dout(app_buf_addrs_1_V_dout),
    .app_buf_addrs_chan_V_empty_n(app_buf_addrs_1_V_empty_n),
    .app_buf_addrs_chan_V_read(pcie_helper_app_1_U0_app_buf_addrs_chan_V_read),
    .device_pcie_write_req_apply_V_num_din(pcie_helper_app_1_U0_device_pcie_write_req_apply_V_num_din),
    .device_pcie_write_req_apply_V_num_full_n(device_pcie_write_req_apply_1_V_num_full_n),
    .device_pcie_write_req_apply_V_num_write(pcie_helper_app_1_U0_device_pcie_write_req_apply_V_num_write),
    .device_pcie_write_req_apply_V_addr_din(pcie_helper_app_1_U0_device_pcie_write_req_apply_V_addr_din),
    .device_pcie_write_req_apply_V_addr_full_n(device_pcie_write_req_apply_1_V_addr_full_n),
    .device_pcie_write_req_apply_V_addr_write(pcie_helper_app_1_U0_device_pcie_write_req_apply_V_addr_write),
    .device_pcie_write_req_data_V_last_din(pcie_helper_app_1_U0_device_pcie_write_req_data_V_last_din),
    .device_pcie_write_req_data_V_last_full_n(device_pcie_write_req_data_1_V_last_full_n),
    .device_pcie_write_req_data_V_last_write(pcie_helper_app_1_U0_device_pcie_write_req_data_V_last_write),
    .device_pcie_write_req_data_V_data_V_din(pcie_helper_app_1_U0_device_pcie_write_req_data_V_data_V_din),
    .device_pcie_write_req_data_V_data_V_full_n(device_pcie_write_req_data_1_V_data_V_full_n),
    .device_pcie_write_req_data_V_data_V_write(pcie_helper_app_1_U0_device_pcie_write_req_data_V_data_V_write),
    .app_output_data_splitted_V_data_V_dout(app_output_data_splitted_1_V_data_V_dout),
    .app_output_data_splitted_V_data_V_empty_n(app_output_data_splitted_1_V_data_V_empty_n),
    .app_output_data_splitted_V_data_V_read(pcie_helper_app_1_U0_app_output_data_splitted_V_data_V_read),
    .app_output_data_splitted_V_len_dout(app_output_data_splitted_1_V_len_dout),
    .app_output_data_splitted_V_len_empty_n(app_output_data_splitted_1_V_len_empty_n),
    .app_output_data_splitted_V_len_read(pcie_helper_app_1_U0_app_output_data_splitted_V_len_read),
    .app_output_data_splitted_V_eop_dout(pcie_helper_app_1_U0_app_output_data_splitted_V_eop_dout),
    .app_output_data_splitted_V_eop_empty_n(app_output_data_splitted_1_V_eop_empty_n),
    .app_output_data_splitted_V_eop_read(pcie_helper_app_1_U0_app_output_data_splitted_V_eop_read),
    .app_output_data_meta_V_num_dout(app_output_data_meta_1_V_num_dout),
    .app_output_data_meta_V_num_empty_n(app_output_data_meta_1_V_num_empty_n),
    .app_output_data_meta_V_num_read(pcie_helper_app_1_U0_app_output_data_meta_V_num_read),
    .app_output_data_meta_V_eop_dout(pcie_helper_app_1_U0_app_output_data_meta_V_eop_dout),
    .app_output_data_meta_V_eop_empty_n(app_output_data_meta_1_V_eop_empty_n),
    .app_output_data_meta_V_eop_read(pcie_helper_app_1_U0_app_output_data_meta_V_eop_read),
    .app_free_buf_V_dout(pcie_helper_app_1_U0_app_free_buf_V_dout),
    .app_free_buf_V_empty_n(app_free_buf_1_V_empty_n),
    .app_free_buf_V_read(pcie_helper_app_1_U0_app_free_buf_V_read),
    .reset_pcie_helper_app_V_dout(pcie_helper_app_1_U0_reset_pcie_helper_app_V_dout),
    .reset_pcie_helper_app_V_empty_n(reset_pcie_helper_app_1_V_empty_n),
    .reset_pcie_helper_app_V_read(pcie_helper_app_1_U0_reset_pcie_helper_app_V_read)
);

pcie_data_splitter_app_1 pcie_data_splitter_app_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(pcie_data_splitter_app_1_U0_ap_done),
    .ap_continue(pcie_data_splitter_app_1_U0_ap_continue),
    .ap_idle(pcie_data_splitter_app_1_U0_ap_idle),
    .ap_ready(pcie_data_splitter_app_1_U0_ap_ready),
    .app_output_data_V_data_V_dout(app_output_data_1_V_data_V_dout),
    .app_output_data_V_data_V_empty_n(app_output_data_1_V_data_V_empty_n),
    .app_output_data_V_data_V_read(pcie_data_splitter_app_1_U0_app_output_data_V_data_V_read),
    .app_output_data_V_len_dout(app_output_data_1_V_len_dout),
    .app_output_data_V_len_empty_n(app_output_data_1_V_len_empty_n),
    .app_output_data_V_len_read(pcie_data_splitter_app_1_U0_app_output_data_V_len_read),
    .app_output_data_V_eop_dout(pcie_data_splitter_app_1_U0_app_output_data_V_eop_dout),
    .app_output_data_V_eop_empty_n(app_output_data_1_V_eop_empty_n),
    .app_output_data_V_eop_read(pcie_data_splitter_app_1_U0_app_output_data_V_eop_read),
    .app_output_data_splitted_V_data_V_din(pcie_data_splitter_app_1_U0_app_output_data_splitted_V_data_V_din),
    .app_output_data_splitted_V_data_V_full_n(app_output_data_splitted_1_V_data_V_full_n),
    .app_output_data_splitted_V_data_V_write(pcie_data_splitter_app_1_U0_app_output_data_splitted_V_data_V_write),
    .app_output_data_splitted_V_len_din(pcie_data_splitter_app_1_U0_app_output_data_splitted_V_len_din),
    .app_output_data_splitted_V_len_full_n(app_output_data_splitted_1_V_len_full_n),
    .app_output_data_splitted_V_len_write(pcie_data_splitter_app_1_U0_app_output_data_splitted_V_len_write),
    .app_output_data_splitted_V_eop_din(pcie_data_splitter_app_1_U0_app_output_data_splitted_V_eop_din),
    .app_output_data_splitted_V_eop_full_n(app_output_data_splitted_1_V_eop_full_n),
    .app_output_data_splitted_V_eop_write(pcie_data_splitter_app_1_U0_app_output_data_splitted_V_eop_write),
    .app_output_data_meta_V_num_din(pcie_data_splitter_app_1_U0_app_output_data_meta_V_num_din),
    .app_output_data_meta_V_num_full_n(app_output_data_meta_1_V_num_full_n),
    .app_output_data_meta_V_num_write(pcie_data_splitter_app_1_U0_app_output_data_meta_V_num_write),
    .app_output_data_meta_V_eop_din(pcie_data_splitter_app_1_U0_app_output_data_meta_V_eop_din),
    .app_output_data_meta_V_eop_full_n(app_output_data_meta_1_V_eop_full_n),
    .app_output_data_meta_V_eop_write(pcie_data_splitter_app_1_U0_app_output_data_meta_V_eop_write),
    .reset_pcie_data_splitter_app_V_dout(pcie_data_splitter_app_1_U0_reset_pcie_data_splitter_app_V_dout),
    .reset_pcie_data_splitter_app_V_empty_n(reset_pcie_data_splitter_app_1_V_empty_n),
    .reset_pcie_data_splitter_app_V_read(pcie_data_splitter_app_1_U0_reset_pcie_data_splitter_app_V_read)
);

pcie_helper_app_2 pcie_helper_app_2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(pcie_helper_app_2_U0_ap_done),
    .ap_continue(pcie_helper_app_2_U0_ap_continue),
    .ap_idle(pcie_helper_app_2_U0_ap_idle),
    .ap_ready(pcie_helper_app_2_U0_ap_ready),
    .app_buf_addrs_chan_V_dout(app_buf_addrs_2_V_dout),
    .app_buf_addrs_chan_V_empty_n(app_buf_addrs_2_V_empty_n),
    .app_buf_addrs_chan_V_read(pcie_helper_app_2_U0_app_buf_addrs_chan_V_read),
    .device_pcie_write_req_apply_V_num_din(pcie_helper_app_2_U0_device_pcie_write_req_apply_V_num_din),
    .device_pcie_write_req_apply_V_num_full_n(device_pcie_write_req_apply_2_V_num_full_n),
    .device_pcie_write_req_apply_V_num_write(pcie_helper_app_2_U0_device_pcie_write_req_apply_V_num_write),
    .device_pcie_write_req_apply_V_addr_din(pcie_helper_app_2_U0_device_pcie_write_req_apply_V_addr_din),
    .device_pcie_write_req_apply_V_addr_full_n(device_pcie_write_req_apply_2_V_addr_full_n),
    .device_pcie_write_req_apply_V_addr_write(pcie_helper_app_2_U0_device_pcie_write_req_apply_V_addr_write),
    .device_pcie_write_req_data_V_last_din(pcie_helper_app_2_U0_device_pcie_write_req_data_V_last_din),
    .device_pcie_write_req_data_V_last_full_n(device_pcie_write_req_data_2_V_last_full_n),
    .device_pcie_write_req_data_V_last_write(pcie_helper_app_2_U0_device_pcie_write_req_data_V_last_write),
    .device_pcie_write_req_data_V_data_V_din(pcie_helper_app_2_U0_device_pcie_write_req_data_V_data_V_din),
    .device_pcie_write_req_data_V_data_V_full_n(device_pcie_write_req_data_2_V_data_V_full_n),
    .device_pcie_write_req_data_V_data_V_write(pcie_helper_app_2_U0_device_pcie_write_req_data_V_data_V_write),
    .app_output_data_splitted_V_data_V_dout(app_output_data_splitted_2_V_data_V_dout),
    .app_output_data_splitted_V_data_V_empty_n(app_output_data_splitted_2_V_data_V_empty_n),
    .app_output_data_splitted_V_data_V_read(pcie_helper_app_2_U0_app_output_data_splitted_V_data_V_read),
    .app_output_data_splitted_V_len_dout(app_output_data_splitted_2_V_len_dout),
    .app_output_data_splitted_V_len_empty_n(app_output_data_splitted_2_V_len_empty_n),
    .app_output_data_splitted_V_len_read(pcie_helper_app_2_U0_app_output_data_splitted_V_len_read),
    .app_output_data_splitted_V_eop_dout(pcie_helper_app_2_U0_app_output_data_splitted_V_eop_dout),
    .app_output_data_splitted_V_eop_empty_n(app_output_data_splitted_2_V_eop_empty_n),
    .app_output_data_splitted_V_eop_read(pcie_helper_app_2_U0_app_output_data_splitted_V_eop_read),
    .app_output_data_meta_V_num_dout(app_output_data_meta_2_V_num_dout),
    .app_output_data_meta_V_num_empty_n(app_output_data_meta_2_V_num_empty_n),
    .app_output_data_meta_V_num_read(pcie_helper_app_2_U0_app_output_data_meta_V_num_read),
    .app_output_data_meta_V_eop_dout(pcie_helper_app_2_U0_app_output_data_meta_V_eop_dout),
    .app_output_data_meta_V_eop_empty_n(app_output_data_meta_2_V_eop_empty_n),
    .app_output_data_meta_V_eop_read(pcie_helper_app_2_U0_app_output_data_meta_V_eop_read),
    .app_free_buf_V_dout(pcie_helper_app_2_U0_app_free_buf_V_dout),
    .app_free_buf_V_empty_n(app_free_buf_2_V_empty_n),
    .app_free_buf_V_read(pcie_helper_app_2_U0_app_free_buf_V_read),
    .reset_pcie_helper_app_V_dout(pcie_helper_app_2_U0_reset_pcie_helper_app_V_dout),
    .reset_pcie_helper_app_V_empty_n(reset_pcie_helper_app_2_V_empty_n),
    .reset_pcie_helper_app_V_read(pcie_helper_app_2_U0_reset_pcie_helper_app_V_read)
);

pcie_data_splitter_app_2 pcie_data_splitter_app_2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(pcie_data_splitter_app_2_U0_ap_done),
    .ap_continue(pcie_data_splitter_app_2_U0_ap_continue),
    .ap_idle(pcie_data_splitter_app_2_U0_ap_idle),
    .ap_ready(pcie_data_splitter_app_2_U0_ap_ready),
    .app_output_data_V_data_V_dout(app_output_data_2_V_data_V_dout),
    .app_output_data_V_data_V_empty_n(app_output_data_2_V_data_V_empty_n),
    .app_output_data_V_data_V_read(pcie_data_splitter_app_2_U0_app_output_data_V_data_V_read),
    .app_output_data_V_len_dout(app_output_data_2_V_len_dout),
    .app_output_data_V_len_empty_n(app_output_data_2_V_len_empty_n),
    .app_output_data_V_len_read(pcie_data_splitter_app_2_U0_app_output_data_V_len_read),
    .app_output_data_V_eop_dout(pcie_data_splitter_app_2_U0_app_output_data_V_eop_dout),
    .app_output_data_V_eop_empty_n(app_output_data_2_V_eop_empty_n),
    .app_output_data_V_eop_read(pcie_data_splitter_app_2_U0_app_output_data_V_eop_read),
    .app_output_data_splitted_V_data_V_din(pcie_data_splitter_app_2_U0_app_output_data_splitted_V_data_V_din),
    .app_output_data_splitted_V_data_V_full_n(app_output_data_splitted_2_V_data_V_full_n),
    .app_output_data_splitted_V_data_V_write(pcie_data_splitter_app_2_U0_app_output_data_splitted_V_data_V_write),
    .app_output_data_splitted_V_len_din(pcie_data_splitter_app_2_U0_app_output_data_splitted_V_len_din),
    .app_output_data_splitted_V_len_full_n(app_output_data_splitted_2_V_len_full_n),
    .app_output_data_splitted_V_len_write(pcie_data_splitter_app_2_U0_app_output_data_splitted_V_len_write),
    .app_output_data_splitted_V_eop_din(pcie_data_splitter_app_2_U0_app_output_data_splitted_V_eop_din),
    .app_output_data_splitted_V_eop_full_n(app_output_data_splitted_2_V_eop_full_n),
    .app_output_data_splitted_V_eop_write(pcie_data_splitter_app_2_U0_app_output_data_splitted_V_eop_write),
    .app_output_data_meta_V_num_din(pcie_data_splitter_app_2_U0_app_output_data_meta_V_num_din),
    .app_output_data_meta_V_num_full_n(app_output_data_meta_2_V_num_full_n),
    .app_output_data_meta_V_num_write(pcie_data_splitter_app_2_U0_app_output_data_meta_V_num_write),
    .app_output_data_meta_V_eop_din(pcie_data_splitter_app_2_U0_app_output_data_meta_V_eop_din),
    .app_output_data_meta_V_eop_full_n(app_output_data_meta_2_V_eop_full_n),
    .app_output_data_meta_V_eop_write(pcie_data_splitter_app_2_U0_app_output_data_meta_V_eop_write),
    .reset_pcie_data_splitter_app_V_dout(pcie_data_splitter_app_2_U0_reset_pcie_data_splitter_app_V_dout),
    .reset_pcie_data_splitter_app_V_empty_n(reset_pcie_data_splitter_app_2_V_empty_n),
    .reset_pcie_data_splitter_app_V_read(pcie_data_splitter_app_2_U0_reset_pcie_data_splitter_app_V_read)
);

reset_propaganda reset_propaganda_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(reset_propaganda_U0_ap_done),
    .ap_continue(reset_propaganda_U0_ap_continue),
    .ap_idle(reset_propaganda_U0_ap_idle),
    .ap_ready(reset_propaganda_U0_ap_ready),
    .reset_sigs_0_V_dout(reset_propaganda_U0_reset_sigs_0_V_dout),
    .reset_sigs_0_V_empty_n(reset_sigs_0_V_empty_n),
    .reset_sigs_0_V_read(reset_propaganda_U0_reset_sigs_0_V_read),
    .reset_sigs_1_V_dout(reset_propaganda_U0_reset_sigs_1_V_dout),
    .reset_sigs_1_V_empty_n(reset_sigs_1_V_empty_n),
    .reset_sigs_1_V_read(reset_propaganda_U0_reset_sigs_1_V_read),
    .reset_sigs_2_V_dout(reset_propaganda_U0_reset_sigs_2_V_dout),
    .reset_sigs_2_V_empty_n(reset_sigs_2_V_empty_n),
    .reset_sigs_2_V_read(reset_propaganda_U0_reset_sigs_2_V_read),
    .reset_app_pt_0_V_din(reset_propaganda_U0_reset_app_pt_0_V_din),
    .reset_app_pt_0_V_full_n(reset_app_pt_0_V_full_n),
    .reset_app_pt_0_V_write(reset_propaganda_U0_reset_app_pt_0_V_write),
    .reset_app_pt_1_V_din(reset_propaganda_U0_reset_app_pt_1_V_din),
    .reset_app_pt_1_V_full_n(reset_app_pt_1_V_full_n),
    .reset_app_pt_1_V_write(reset_propaganda_U0_reset_app_pt_1_V_write),
    .reset_app_pt_2_V_din(reset_propaganda_U0_reset_app_pt_2_V_din),
    .reset_app_pt_2_V_full_n(reset_app_pt_2_V_full_n),
    .reset_app_pt_2_V_write(reset_propaganda_U0_reset_app_pt_2_V_write),
    .reset_dram_helper_app_0_V_din(reset_propaganda_U0_reset_dram_helper_app_0_V_din),
    .reset_dram_helper_app_0_V_full_n(reset_dram_helper_app_0_V_full_n),
    .reset_dram_helper_app_0_V_write(reset_propaganda_U0_reset_dram_helper_app_0_V_write),
    .reset_dram_helper_app_1_V_din(reset_propaganda_U0_reset_dram_helper_app_1_V_din),
    .reset_dram_helper_app_1_V_full_n(reset_dram_helper_app_1_V_full_n),
    .reset_dram_helper_app_1_V_write(reset_propaganda_U0_reset_dram_helper_app_1_V_write),
    .reset_dram_helper_app_2_V_din(reset_propaganda_U0_reset_dram_helper_app_2_V_din),
    .reset_dram_helper_app_2_V_full_n(reset_dram_helper_app_2_V_full_n),
    .reset_dram_helper_app_2_V_write(reset_propaganda_U0_reset_dram_helper_app_2_V_write),
    .reset_pcie_helper_app_0_V_din(reset_propaganda_U0_reset_pcie_helper_app_0_V_din),
    .reset_pcie_helper_app_0_V_full_n(reset_pcie_helper_app_0_V_full_n),
    .reset_pcie_helper_app_0_V_write(reset_propaganda_U0_reset_pcie_helper_app_0_V_write),
    .reset_pcie_helper_app_1_V_din(reset_propaganda_U0_reset_pcie_helper_app_1_V_din),
    .reset_pcie_helper_app_1_V_full_n(reset_pcie_helper_app_1_V_full_n),
    .reset_pcie_helper_app_1_V_write(reset_propaganda_U0_reset_pcie_helper_app_1_V_write),
    .reset_pcie_helper_app_2_V_din(reset_propaganda_U0_reset_pcie_helper_app_2_V_din),
    .reset_pcie_helper_app_2_V_full_n(reset_pcie_helper_app_2_V_full_n),
    .reset_pcie_helper_app_2_V_write(reset_propaganda_U0_reset_pcie_helper_app_2_V_write),
    .reset_pcie_data_splitter_app_0_V_din(reset_propaganda_U0_reset_pcie_data_splitter_app_0_V_din),
    .reset_pcie_data_splitter_app_0_V_full_n(reset_pcie_data_splitter_app_0_V_full_n),
    .reset_pcie_data_splitter_app_0_V_write(reset_propaganda_U0_reset_pcie_data_splitter_app_0_V_write),
    .reset_pcie_data_splitter_app_1_V_din(reset_propaganda_U0_reset_pcie_data_splitter_app_1_V_din),
    .reset_pcie_data_splitter_app_1_V_full_n(reset_pcie_data_splitter_app_1_V_full_n),
    .reset_pcie_data_splitter_app_1_V_write(reset_propaganda_U0_reset_pcie_data_splitter_app_1_V_write),
    .reset_pcie_data_splitter_app_2_V_din(reset_propaganda_U0_reset_pcie_data_splitter_app_2_V_din),
    .reset_pcie_data_splitter_app_2_V_full_n(reset_pcie_data_splitter_app_2_V_full_n),
    .reset_pcie_data_splitter_app_2_V_write(reset_propaganda_U0_reset_pcie_data_splitter_app_2_V_write)
);

app_pt_0 app_pt_0_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(app_pt_0_U0_ap_done),
    .ap_continue(app_pt_0_U0_ap_continue),
    .ap_idle(app_pt_0_U0_ap_idle),
    .ap_ready(app_pt_0_U0_ap_ready),
    .reset_app_pt_0_V_dout(app_pt_0_U0_reset_app_pt_0_V_dout),
    .reset_app_pt_0_V_empty_n(reset_app_pt_0_V_empty_n),
    .reset_app_pt_0_V_read(app_pt_0_U0_reset_app_pt_0_V_read),
    .app_input_data_V_data_V_dout(app_input_data_0_V_data_V_dout),
    .app_input_data_V_data_V_empty_n(app_input_data_0_V_data_V_empty_n),
    .app_input_data_V_data_V_read(app_pt_0_U0_app_input_data_V_data_V_read),
    .app_input_data_V_len_dout(app_input_data_0_V_len_dout),
    .app_input_data_V_len_empty_n(app_input_data_0_V_len_empty_n),
    .app_input_data_V_len_read(app_pt_0_U0_app_input_data_V_len_read),
    .app_input_data_V_eop_dout(app_pt_0_U0_app_input_data_V_eop_dout),
    .app_input_data_V_eop_empty_n(app_input_data_0_V_eop_empty_n),
    .app_input_data_V_eop_read(app_pt_0_U0_app_input_data_V_eop_read),
    .app_output_data_V_data_V_din(app_pt_0_U0_app_output_data_V_data_V_din),
    .app_output_data_V_data_V_full_n(app_output_data_0_V_data_V_full_n),
    .app_output_data_V_data_V_write(app_pt_0_U0_app_output_data_V_data_V_write),
    .app_output_data_V_len_din(app_pt_0_U0_app_output_data_V_len_din),
    .app_output_data_V_len_full_n(app_output_data_0_V_len_full_n),
    .app_output_data_V_len_write(app_pt_0_U0_app_output_data_V_len_write),
    .app_output_data_V_eop_din(app_pt_0_U0_app_output_data_V_eop_din),
    .app_output_data_V_eop_full_n(app_output_data_0_V_eop_full_n),
    .app_output_data_V_eop_write(app_pt_0_U0_app_output_data_V_eop_write),
    .app_input_params_V_dout(app_input_params_0_V_dout),
    .app_input_params_V_empty_n(app_input_params_0_V_empty_n),
    .app_input_params_V_read(app_pt_0_U0_app_input_params_V_read)
);

app_pt_1 app_pt_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(app_pt_1_U0_ap_done),
    .ap_continue(app_pt_1_U0_ap_continue),
    .ap_idle(app_pt_1_U0_ap_idle),
    .ap_ready(app_pt_1_U0_ap_ready),
    .reset_app_pt_1_V_dout(app_pt_1_U0_reset_app_pt_1_V_dout),
    .reset_app_pt_1_V_empty_n(reset_app_pt_1_V_empty_n),
    .reset_app_pt_1_V_read(app_pt_1_U0_reset_app_pt_1_V_read),
    .app_input_data_V_data_V_dout(app_input_data_1_V_data_V_dout),
    .app_input_data_V_data_V_empty_n(app_input_data_1_V_data_V_empty_n),
    .app_input_data_V_data_V_read(app_pt_1_U0_app_input_data_V_data_V_read),
    .app_input_data_V_len_dout(app_input_data_1_V_len_dout),
    .app_input_data_V_len_empty_n(app_input_data_1_V_len_empty_n),
    .app_input_data_V_len_read(app_pt_1_U0_app_input_data_V_len_read),
    .app_input_data_V_eop_dout(app_pt_1_U0_app_input_data_V_eop_dout),
    .app_input_data_V_eop_empty_n(app_input_data_1_V_eop_empty_n),
    .app_input_data_V_eop_read(app_pt_1_U0_app_input_data_V_eop_read),
    .app_output_data_V_data_V_din(app_pt_1_U0_app_output_data_V_data_V_din),
    .app_output_data_V_data_V_full_n(app_output_data_1_V_data_V_full_n),
    .app_output_data_V_data_V_write(app_pt_1_U0_app_output_data_V_data_V_write),
    .app_output_data_V_len_din(app_pt_1_U0_app_output_data_V_len_din),
    .app_output_data_V_len_full_n(app_output_data_1_V_len_full_n),
    .app_output_data_V_len_write(app_pt_1_U0_app_output_data_V_len_write),
    .app_output_data_V_eop_din(app_pt_1_U0_app_output_data_V_eop_din),
    .app_output_data_V_eop_full_n(app_output_data_1_V_eop_full_n),
    .app_output_data_V_eop_write(app_pt_1_U0_app_output_data_V_eop_write),
    .app_input_params_V_dout(app_input_params_1_V_dout),
    .app_input_params_V_empty_n(app_input_params_1_V_empty_n),
    .app_input_params_V_read(app_pt_1_U0_app_input_params_V_read)
);

app_pt_2 app_pt_2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(app_pt_2_U0_ap_done),
    .ap_continue(app_pt_2_U0_ap_continue),
    .ap_idle(app_pt_2_U0_ap_idle),
    .ap_ready(app_pt_2_U0_ap_ready),
    .reset_app_pt_2_V_dout(app_pt_2_U0_reset_app_pt_2_V_dout),
    .reset_app_pt_2_V_empty_n(reset_app_pt_2_V_empty_n),
    .reset_app_pt_2_V_read(app_pt_2_U0_reset_app_pt_2_V_read),
    .app_input_data_V_data_V_dout(app_input_data_2_V_data_V_dout),
    .app_input_data_V_data_V_empty_n(app_input_data_2_V_data_V_empty_n),
    .app_input_data_V_data_V_read(app_pt_2_U0_app_input_data_V_data_V_read),
    .app_input_data_V_len_dout(app_input_data_2_V_len_dout),
    .app_input_data_V_len_empty_n(app_input_data_2_V_len_empty_n),
    .app_input_data_V_len_read(app_pt_2_U0_app_input_data_V_len_read),
    .app_input_data_V_eop_dout(app_pt_2_U0_app_input_data_V_eop_dout),
    .app_input_data_V_eop_empty_n(app_input_data_2_V_eop_empty_n),
    .app_input_data_V_eop_read(app_pt_2_U0_app_input_data_V_eop_read),
    .app_output_data_V_data_V_din(app_pt_2_U0_app_output_data_V_data_V_din),
    .app_output_data_V_data_V_full_n(app_output_data_2_V_data_V_full_n),
    .app_output_data_V_data_V_write(app_pt_2_U0_app_output_data_V_data_V_write),
    .app_output_data_V_len_din(app_pt_2_U0_app_output_data_V_len_din),
    .app_output_data_V_len_full_n(app_output_data_2_V_len_full_n),
    .app_output_data_V_len_write(app_pt_2_U0_app_output_data_V_len_write),
    .app_output_data_V_eop_din(app_pt_2_U0_app_output_data_V_eop_din),
    .app_output_data_V_eop_full_n(app_output_data_2_V_eop_full_n),
    .app_output_data_V_eop_write(app_pt_2_U0_app_output_data_V_eop_write),
    .app_input_params_V_dout(app_input_params_2_V_dout),
    .app_input_params_V_empty_n(app_input_params_2_V_empty_n),
    .app_input_params_V_read(app_pt_2_U0_app_input_params_V_read)
);

fifo_w1_d4096_A buffered_pcie_read_resp_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(buffered_pcie_read_resp_V_last_din),
    .if_full_n(buffered_pcie_read_resp_V_last_full_n),
    .if_write(keeper_pcie_read_resp_U0_buffered_pcie_read_resp_V_last_write),
    .if_dout(buffered_pcie_read_resp_V_last_dout),
    .if_empty_n(buffered_pcie_read_resp_V_last_empty_n),
    .if_read(pcie_read_resp_mux_U0_pcie_read_resp_V_last_read)
);

fifo_w512_d4096_A buffered_pcie_read_resp_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(keeper_pcie_read_resp_U0_buffered_pcie_read_resp_V_data_V_din),
    .if_full_n(buffered_pcie_read_resp_V_data_V_full_n),
    .if_write(keeper_pcie_read_resp_U0_buffered_pcie_read_resp_V_data_V_write),
    .if_dout(buffered_pcie_read_resp_V_data_V_dout),
    .if_empty_n(buffered_pcie_read_resp_V_data_V_empty_n),
    .if_read(pcie_read_resp_mux_U0_pcie_read_resp_V_data_V_read)
);

fifo_w32_d16_A kbuf_addrs_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(command_handler_U0_kbuf_addrs_V_din),
    .if_full_n(kbuf_addrs_V_full_n),
    .if_write(command_handler_U0_kbuf_addrs_V_write),
    .if_dout(kbuf_addrs_V_dout),
    .if_empty_n(kbuf_addrs_V_empty_n),
    .if_read(pipe0_data_handler_U0_kbuf_addrs_V_read)
);

fifo_w32_d128_A reqs_incoming_V_sector_off_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(command_handler_U0_reqs_incoming_V_sector_off_din),
    .if_full_n(reqs_incoming_V_sector_off_full_n),
    .if_write(command_handler_U0_reqs_incoming_V_sector_off_write),
    .if_dout(reqs_incoming_V_sector_off_dout),
    .if_empty_n(reqs_incoming_V_sector_off_empty_n),
    .if_read(pipe0_data_handler_U0_reqs_incoming_V_sector_off_read)
);

fifo_w32_d128_A reqs_incoming_V_sector_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(command_handler_U0_reqs_incoming_V_sector_num_din),
    .if_full_n(reqs_incoming_V_sector_num_full_n),
    .if_write(command_handler_U0_reqs_incoming_V_sector_num_write),
    .if_dout(reqs_incoming_V_sector_num_dout),
    .if_empty_n(reqs_incoming_V_sector_num_empty_n),
    .if_read(pipe0_data_handler_U0_reqs_incoming_V_sector_num_read)
);

fifo_w32_d128_A reqs_incoming_V_tag_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(command_handler_U0_reqs_incoming_V_tag_din),
    .if_full_n(reqs_incoming_V_tag_full_n),
    .if_write(command_handler_U0_reqs_incoming_V_tag_write),
    .if_dout(reqs_incoming_V_tag_dout),
    .if_empty_n(reqs_incoming_V_tag_empty_n),
    .if_read(pipe0_data_handler_U0_reqs_incoming_V_tag_read)
);

fifo_w1_d128_A reqs_incoming_V_rw_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(reqs_incoming_V_rw_din),
    .if_full_n(reqs_incoming_V_rw_full_n),
    .if_write(command_handler_U0_reqs_incoming_V_rw_write),
    .if_dout(reqs_incoming_V_rw_dout),
    .if_empty_n(reqs_incoming_V_rw_empty_n),
    .if_read(pipe0_data_handler_U0_reqs_incoming_V_rw_read)
);

fifo_w8_d128_A host_dram_read_req_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe0_data_handler_U0_host_dram_read_req_V_num_din),
    .if_full_n(host_dram_read_req_V_num_full_n),
    .if_write(pipe0_data_handler_U0_host_dram_read_req_V_num_write),
    .if_dout(host_dram_read_req_V_num_dout),
    .if_empty_n(host_dram_read_req_V_num_empty_n),
    .if_read(host_dram_req_time_marker_U0_host_dram_read_req_V_num_read)
);

fifo_w64_d128_A host_dram_read_req_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe0_data_handler_U0_host_dram_read_req_V_addr_din),
    .if_full_n(host_dram_read_req_V_addr_full_n),
    .if_write(pipe0_data_handler_U0_host_dram_read_req_V_addr_write),
    .if_dout(host_dram_read_req_V_addr_dout),
    .if_empty_n(host_dram_read_req_V_addr_empty_n),
    .if_read(host_dram_req_time_marker_U0_host_dram_read_req_V_addr_read)
);

fifo_w8_d128_A hw_pcie_read_req_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe0_data_handler_U0_pcie_read_req_V_num_din),
    .if_full_n(hw_pcie_read_req_V_num_full_n),
    .if_write(pipe0_data_handler_U0_pcie_read_req_V_num_write),
    .if_dout(hw_pcie_read_req_V_num_dout),
    .if_empty_n(hw_pcie_read_req_V_num_empty_n),
    .if_read(pcie_read_req_mux_U0_hw_pcie_read_req_V_num_read)
);

fifo_w64_d128_A hw_pcie_read_req_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe0_data_handler_U0_pcie_read_req_V_addr_din),
    .if_full_n(hw_pcie_read_req_V_addr_full_n),
    .if_write(pipe0_data_handler_U0_pcie_read_req_V_addr_write),
    .if_dout(hw_pcie_read_req_V_addr_dout),
    .if_empty_n(hw_pcie_read_req_V_addr_empty_n),
    .if_read(pcie_read_req_mux_U0_hw_pcie_read_req_V_addr_read)
);

fifo_w32_d128_A reqs_pipe0_write_V_sector_off_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe0_data_handler_U0_reqs_pipe0_write_V_sector_off_din),
    .if_full_n(reqs_pipe0_write_V_sector_off_full_n),
    .if_write(pipe0_data_handler_U0_reqs_pipe0_write_V_sector_off_write),
    .if_dout(reqs_pipe0_write_V_sector_off_dout),
    .if_empty_n(reqs_pipe0_write_V_sector_off_empty_n),
    .if_read(pipeline_data_passer_U0_reqs_pipe0_write_V_sector_off_read)
);

fifo_w32_d128_A reqs_pipe0_write_V_sector_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe0_data_handler_U0_reqs_pipe0_write_V_sector_num_din),
    .if_full_n(reqs_pipe0_write_V_sector_num_full_n),
    .if_write(pipe0_data_handler_U0_reqs_pipe0_write_V_sector_num_write),
    .if_dout(reqs_pipe0_write_V_sector_num_dout),
    .if_empty_n(reqs_pipe0_write_V_sector_num_empty_n),
    .if_read(pipeline_data_passer_U0_reqs_pipe0_write_V_sector_num_read)
);

fifo_w32_d128_A reqs_pipe0_write_V_tag_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe0_data_handler_U0_reqs_pipe0_write_V_tag_din),
    .if_full_n(reqs_pipe0_write_V_tag_full_n),
    .if_write(pipe0_data_handler_U0_reqs_pipe0_write_V_tag_write),
    .if_dout(reqs_pipe0_write_V_tag_dout),
    .if_empty_n(reqs_pipe0_write_V_tag_empty_n),
    .if_read(pipeline_data_passer_U0_reqs_pipe0_write_V_tag_read)
);

fifo_w1_d128_A reqs_pipe0_write_V_rw_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(reqs_pipe0_write_V_rw_din),
    .if_full_n(reqs_pipe0_write_V_rw_full_n),
    .if_write(pipe0_data_handler_U0_reqs_pipe0_write_V_rw_write),
    .if_dout(reqs_pipe0_write_V_rw_dout),
    .if_empty_n(reqs_pipe0_write_V_rw_empty_n),
    .if_read(pipeline_data_passer_U0_reqs_pipe0_write_V_rw_read)
);

fifo_w64_d128_A kbuf_addr_pipe0_write_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe0_data_handler_U0_kbuf_addr_pipe0_write_V_din),
    .if_full_n(kbuf_addr_pipe0_write_V_full_n),
    .if_write(pipe0_data_handler_U0_kbuf_addr_pipe0_write_V_write),
    .if_dout(kbuf_addr_pipe0_write_V_dout),
    .if_empty_n(kbuf_addr_pipe0_write_V_empty_n),
    .if_read(pipeline_data_passer_U0_kbuf_addr_pipe0_write_V_read)
);

fifo_w32_d128_A reqs_pipe1_read_V_sector_off_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipeline_data_passer_U0_reqs_pipe1_read_V_sector_off_din),
    .if_full_n(reqs_pipe1_read_V_sector_off_full_n),
    .if_write(pipeline_data_passer_U0_reqs_pipe1_read_V_sector_off_write),
    .if_dout(reqs_pipe1_read_V_sector_off_dout),
    .if_empty_n(reqs_pipe1_read_V_sector_off_empty_n),
    .if_read(pipe1_data_handler_U0_reqs_pipe1_read_V_sector_off_read)
);

fifo_w32_d128_A reqs_pipe1_read_V_sector_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipeline_data_passer_U0_reqs_pipe1_read_V_sector_num_din),
    .if_full_n(reqs_pipe1_read_V_sector_num_full_n),
    .if_write(pipeline_data_passer_U0_reqs_pipe1_read_V_sector_num_write),
    .if_dout(reqs_pipe1_read_V_sector_num_dout),
    .if_empty_n(reqs_pipe1_read_V_sector_num_empty_n),
    .if_read(pipe1_data_handler_U0_reqs_pipe1_read_V_sector_num_read)
);

fifo_w32_d128_A reqs_pipe1_read_V_tag_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipeline_data_passer_U0_reqs_pipe1_read_V_tag_din),
    .if_full_n(reqs_pipe1_read_V_tag_full_n),
    .if_write(pipeline_data_passer_U0_reqs_pipe1_read_V_tag_write),
    .if_dout(reqs_pipe1_read_V_tag_dout),
    .if_empty_n(reqs_pipe1_read_V_tag_empty_n),
    .if_read(pipe1_data_handler_U0_reqs_pipe1_read_V_tag_read)
);

fifo_w1_d128_A reqs_pipe1_read_V_rw_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(reqs_pipe1_read_V_rw_din),
    .if_full_n(reqs_pipe1_read_V_rw_full_n),
    .if_write(pipeline_data_passer_U0_reqs_pipe1_read_V_rw_write),
    .if_dout(reqs_pipe1_read_V_rw_dout),
    .if_empty_n(reqs_pipe1_read_V_rw_empty_n),
    .if_read(pipe1_data_handler_U0_reqs_pipe1_read_V_rw_read)
);

fifo_w1_d128_A host_dram_read_resp_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_dram_read_resp_V_last_din),
    .if_full_n(host_dram_read_resp_V_last_full_n),
    .if_write(host_delayed_channel_forwarder_U0_host_dram_read_resp_V_last_write),
    .if_dout(host_dram_read_resp_V_last_dout),
    .if_empty_n(host_dram_read_resp_V_last_empty_n),
    .if_read(pipe1_data_handler_U0_host_dram_read_resp_V_last_read)
);

fifo_w512_d128_A host_dram_read_resp_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_delayed_channel_forwarder_U0_host_dram_read_resp_V_data_V_din),
    .if_full_n(host_dram_read_resp_V_data_V_full_n),
    .if_write(host_delayed_channel_forwarder_U0_host_dram_read_resp_V_data_V_write),
    .if_dout(host_dram_read_resp_V_data_V_dout),
    .if_empty_n(host_dram_read_resp_V_data_V_empty_n),
    .if_read(pipe1_data_handler_U0_host_dram_read_resp_V_data_V_read)
);

fifo_w1_d128_A hw_pcie_read_resp_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(hw_pcie_read_resp_V_last_din),
    .if_full_n(hw_pcie_read_resp_V_last_full_n),
    .if_write(pcie_read_resp_mux_U0_hw_pcie_read_resp_V_last_write),
    .if_dout(hw_pcie_read_resp_V_last_dout),
    .if_empty_n(hw_pcie_read_resp_V_last_empty_n),
    .if_read(pipe1_data_handler_U0_buffered_pcie_read_resp_V_last_read)
);

fifo_w512_d128_A hw_pcie_read_resp_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pcie_read_resp_mux_U0_hw_pcie_read_resp_V_data_V_din),
    .if_full_n(hw_pcie_read_resp_V_data_V_full_n),
    .if_write(pcie_read_resp_mux_U0_hw_pcie_read_resp_V_data_V_write),
    .if_dout(hw_pcie_read_resp_V_data_V_dout),
    .if_empty_n(hw_pcie_read_resp_V_data_V_empty_n),
    .if_read(pipe1_data_handler_U0_buffered_pcie_read_resp_V_data_V_read)
);

fifo_w32_d128_A reqs_pipe1_write_V_sector_off_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe1_data_handler_U0_reqs_pipe1_write_V_sector_off_din),
    .if_full_n(reqs_pipe1_write_V_sector_off_full_n),
    .if_write(pipe1_data_handler_U0_reqs_pipe1_write_V_sector_off_write),
    .if_dout(reqs_pipe1_write_V_sector_off_dout),
    .if_empty_n(reqs_pipe1_write_V_sector_off_empty_n),
    .if_read(pipeline_data_passer_U0_reqs_pipe1_write_V_sector_off_read)
);

fifo_w32_d128_A reqs_pipe1_write_V_sector_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe1_data_handler_U0_reqs_pipe1_write_V_sector_num_din),
    .if_full_n(reqs_pipe1_write_V_sector_num_full_n),
    .if_write(pipe1_data_handler_U0_reqs_pipe1_write_V_sector_num_write),
    .if_dout(reqs_pipe1_write_V_sector_num_dout),
    .if_empty_n(reqs_pipe1_write_V_sector_num_empty_n),
    .if_read(pipeline_data_passer_U0_reqs_pipe1_write_V_sector_num_read)
);

fifo_w32_d128_A reqs_pipe1_write_V_tag_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe1_data_handler_U0_reqs_pipe1_write_V_tag_din),
    .if_full_n(reqs_pipe1_write_V_tag_full_n),
    .if_write(pipe1_data_handler_U0_reqs_pipe1_write_V_tag_write),
    .if_dout(reqs_pipe1_write_V_tag_dout),
    .if_empty_n(reqs_pipe1_write_V_tag_empty_n),
    .if_read(pipeline_data_passer_U0_reqs_pipe1_write_V_tag_read)
);

fifo_w1_d128_A reqs_pipe1_write_V_rw_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(reqs_pipe1_write_V_rw_din),
    .if_full_n(reqs_pipe1_write_V_rw_full_n),
    .if_write(pipe1_data_handler_U0_reqs_pipe1_write_V_rw_write),
    .if_dout(reqs_pipe1_write_V_rw_dout),
    .if_empty_n(reqs_pipe1_write_V_rw_empty_n),
    .if_read(pipeline_data_passer_U0_reqs_pipe1_write_V_rw_read)
);

fifo_w1_d128_A data_valid_pipe1_write_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_valid_pipe1_write_V_din),
    .if_full_n(data_valid_pipe1_write_V_full_n),
    .if_write(pipe1_data_handler_U0_data_valid_pipe1_write_V_write),
    .if_dout(data_valid_pipe1_write_V_dout),
    .if_empty_n(data_valid_pipe1_write_V_empty_n),
    .if_read(pipeline_data_passer_U0_data_valid_pipe1_write_V_read)
);

fifo_w1_d128_A data_pipe1_write_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_pipe1_write_V_last_din),
    .if_full_n(data_pipe1_write_V_last_full_n),
    .if_write(pipe1_data_handler_U0_data_pipe1_write_V_last_write),
    .if_dout(data_pipe1_write_V_last_dout),
    .if_empty_n(data_pipe1_write_V_last_empty_n),
    .if_read(pipeline_data_passer_U0_data_pipe1_write_V_last_read)
);

fifo_w512_d128_A data_pipe1_write_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe1_data_handler_U0_data_pipe1_write_V_data_V_din),
    .if_full_n(data_pipe1_write_V_data_V_full_n),
    .if_write(pipe1_data_handler_U0_data_pipe1_write_V_data_V_write),
    .if_dout(data_pipe1_write_V_data_V_dout),
    .if_empty_n(data_pipe1_write_V_data_V_empty_n),
    .if_read(pipeline_data_passer_U0_data_pipe1_write_V_data_V_read)
);

fifo_w32_d128_A reqs_pipe2_read_V_sector_off_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipeline_data_passer_U0_reqs_pipe2_read_V_sector_off_din),
    .if_full_n(reqs_pipe2_read_V_sector_off_full_n),
    .if_write(pipeline_data_passer_U0_reqs_pipe2_read_V_sector_off_write),
    .if_dout(reqs_pipe2_read_V_sector_off_dout),
    .if_empty_n(reqs_pipe2_read_V_sector_off_empty_n),
    .if_read(pipe2_data_handler_U0_reqs_pipe2_read_V_sector_off_read)
);

fifo_w32_d128_A reqs_pipe2_read_V_sector_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipeline_data_passer_U0_reqs_pipe2_read_V_sector_num_din),
    .if_full_n(reqs_pipe2_read_V_sector_num_full_n),
    .if_write(pipeline_data_passer_U0_reqs_pipe2_read_V_sector_num_write),
    .if_dout(reqs_pipe2_read_V_sector_num_dout),
    .if_empty_n(reqs_pipe2_read_V_sector_num_empty_n),
    .if_read(pipe2_data_handler_U0_reqs_pipe2_read_V_sector_num_read)
);

fifo_w32_d128_A reqs_pipe2_read_V_tag_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipeline_data_passer_U0_reqs_pipe2_read_V_tag_din),
    .if_full_n(reqs_pipe2_read_V_tag_full_n),
    .if_write(pipeline_data_passer_U0_reqs_pipe2_read_V_tag_write),
    .if_dout(reqs_pipe2_read_V_tag_dout),
    .if_empty_n(reqs_pipe2_read_V_tag_empty_n),
    .if_read(pipe2_data_handler_U0_reqs_pipe2_read_V_tag_read)
);

fifo_w1_d128_A reqs_pipe2_read_V_rw_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(reqs_pipe2_read_V_rw_din),
    .if_full_n(reqs_pipe2_read_V_rw_full_n),
    .if_write(pipeline_data_passer_U0_reqs_pipe2_read_V_rw_write),
    .if_dout(reqs_pipe2_read_V_rw_dout),
    .if_empty_n(reqs_pipe2_read_V_rw_empty_n),
    .if_read(pipe2_data_handler_U0_reqs_pipe2_read_V_rw_read)
);

fifo_w1_d128_A data_valid_pipe2_read_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_valid_pipe2_read_V_din),
    .if_full_n(data_valid_pipe2_read_V_full_n),
    .if_write(pipeline_data_passer_U0_data_valid_pipe2_read_V_write),
    .if_dout(data_valid_pipe2_read_V_dout),
    .if_empty_n(data_valid_pipe2_read_V_empty_n),
    .if_read(pipe2_data_handler_U0_data_valid_pipe2_read_V_read)
);

fifo_w64_d128_A kbuf_addr_pipe2_read_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipeline_data_passer_U0_kbuf_addr_pipe2_read_V_din),
    .if_full_n(kbuf_addr_pipe2_read_V_full_n),
    .if_write(pipeline_data_passer_U0_kbuf_addr_pipe2_read_V_write),
    .if_dout(kbuf_addr_pipe2_read_V_dout),
    .if_empty_n(kbuf_addr_pipe2_read_V_empty_n),
    .if_read(pipe2_data_handler_U0_kbuf_addr_pipe2_read_V_read)
);

fifo_w1_d128_A data_pipe2_read_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_pipe2_read_V_last_din),
    .if_full_n(data_pipe2_read_V_last_full_n),
    .if_write(pipeline_data_passer_U0_data_pipe2_read_V_last_write),
    .if_dout(data_pipe2_read_V_last_dout),
    .if_empty_n(data_pipe2_read_V_last_empty_n),
    .if_read(pipe2_data_handler_U0_data_pipe2_read_V_last_read)
);

fifo_w512_d128_A data_pipe2_read_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipeline_data_passer_U0_data_pipe2_read_V_data_V_din),
    .if_full_n(data_pipe2_read_V_data_V_full_n),
    .if_write(pipeline_data_passer_U0_data_pipe2_read_V_data_V_write),
    .if_dout(data_pipe2_read_V_data_V_dout),
    .if_empty_n(data_pipe2_read_V_data_V_empty_n),
    .if_read(pipe2_data_handler_U0_data_pipe2_read_V_data_V_read)
);

fifo_w8_d128_A host_data_pcie_write_req_apply_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe2_data_handler_U0_host_data_pcie_write_req_apply_V_num_din),
    .if_full_n(host_data_pcie_write_req_apply_V_num_full_n),
    .if_write(pipe2_data_handler_U0_host_data_pcie_write_req_apply_V_num_write),
    .if_dout(host_data_pcie_write_req_apply_V_num_dout),
    .if_empty_n(host_data_pcie_write_req_apply_V_num_empty_n),
    .if_read(pcie_write_multiplexer_U0_host_data_pcie_write_req_apply_V_num_read)
);

fifo_w64_d128_A host_data_pcie_write_req_apply_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe2_data_handler_U0_host_data_pcie_write_req_apply_V_addr_din),
    .if_full_n(host_data_pcie_write_req_apply_V_addr_full_n),
    .if_write(pipe2_data_handler_U0_host_data_pcie_write_req_apply_V_addr_write),
    .if_dout(host_data_pcie_write_req_apply_V_addr_dout),
    .if_empty_n(host_data_pcie_write_req_apply_V_addr_empty_n),
    .if_read(pcie_write_multiplexer_U0_host_data_pcie_write_req_apply_V_addr_read)
);

fifo_w8_d128_A host_fin_pcie_write_req_apply_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe2_data_handler_U0_host_fin_pcie_write_req_apply_V_num_din),
    .if_full_n(host_fin_pcie_write_req_apply_V_num_full_n),
    .if_write(pipe2_data_handler_U0_host_fin_pcie_write_req_apply_V_num_write),
    .if_dout(host_fin_pcie_write_req_apply_V_num_dout),
    .if_empty_n(host_fin_pcie_write_req_apply_V_num_empty_n),
    .if_read(pcie_write_multiplexer_U0_host_fin_pcie_write_req_apply_V_num_read)
);

fifo_w64_d128_A host_fin_pcie_write_req_apply_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe2_data_handler_U0_host_fin_pcie_write_req_apply_V_addr_din),
    .if_full_n(host_fin_pcie_write_req_apply_V_addr_full_n),
    .if_write(pipe2_data_handler_U0_host_fin_pcie_write_req_apply_V_addr_write),
    .if_dout(host_fin_pcie_write_req_apply_V_addr_dout),
    .if_empty_n(host_fin_pcie_write_req_apply_V_addr_empty_n),
    .if_read(pcie_write_multiplexer_U0_host_fin_pcie_write_req_apply_V_addr_read)
);

fifo_w1_d128_A host_data_pcie_write_req_data_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_data_pcie_write_req_data_V_last_din),
    .if_full_n(host_data_pcie_write_req_data_V_last_full_n),
    .if_write(pipe2_data_handler_U0_host_data_pcie_write_req_data_V_last_write),
    .if_dout(host_data_pcie_write_req_data_V_last_dout),
    .if_empty_n(host_data_pcie_write_req_data_V_last_empty_n),
    .if_read(pcie_write_multiplexer_U0_host_data_pcie_write_req_data_V_last_read)
);

fifo_w512_d128_A host_data_pcie_write_req_data_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe2_data_handler_U0_host_data_pcie_write_req_data_V_data_V_din),
    .if_full_n(host_data_pcie_write_req_data_V_data_V_full_n),
    .if_write(pipe2_data_handler_U0_host_data_pcie_write_req_data_V_data_V_write),
    .if_dout(host_data_pcie_write_req_data_V_data_V_dout),
    .if_empty_n(host_data_pcie_write_req_data_V_data_V_empty_n),
    .if_read(pcie_write_multiplexer_U0_host_data_pcie_write_req_data_V_data_V_read)
);

fifo_w8_d128_A host_dram_write_req_apply_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe2_data_handler_U0_host_dram_write_req_apply_V_num_din),
    .if_full_n(host_dram_write_req_apply_V_num_full_n),
    .if_write(pipe2_data_handler_U0_host_dram_write_req_apply_V_num_write),
    .if_dout(host_dram_write_req_apply_V_num_dout),
    .if_empty_n(host_dram_write_req_apply_V_num_empty_n),
    .if_read(host_dram_req_time_marker_U0_host_dram_write_req_apply_V_num_read)
);

fifo_w64_d128_A host_dram_write_req_apply_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe2_data_handler_U0_host_dram_write_req_apply_V_addr_din),
    .if_full_n(host_dram_write_req_apply_V_addr_full_n),
    .if_write(pipe2_data_handler_U0_host_dram_write_req_apply_V_addr_write),
    .if_dout(host_dram_write_req_apply_V_addr_dout),
    .if_empty_n(host_dram_write_req_apply_V_addr_empty_n),
    .if_read(host_dram_req_time_marker_U0_host_dram_write_req_apply_V_addr_read)
);

fifo_w1_d128_A host_dram_write_req_data_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_dram_write_req_data_V_last_din),
    .if_full_n(host_dram_write_req_data_V_last_full_n),
    .if_write(pipe2_data_handler_U0_host_dram_write_req_data_V_last_write),
    .if_dout(host_dram_write_req_data_V_last_dout),
    .if_empty_n(host_dram_write_req_data_V_last_empty_n),
    .if_read(host_delayed_channel_forwarder_U0_host_dram_write_req_data_V_last_read)
);

fifo_w512_d128_A host_dram_write_req_data_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe2_data_handler_U0_host_dram_write_req_data_V_data_V_din),
    .if_full_n(host_dram_write_req_data_V_data_V_full_n),
    .if_write(pipe2_data_handler_U0_host_dram_write_req_data_V_data_V_write),
    .if_dout(host_dram_write_req_data_V_data_V_dout),
    .if_empty_n(host_dram_write_req_data_V_data_V_empty_n),
    .if_read(host_delayed_channel_forwarder_U0_host_dram_write_req_data_V_data_V_read)
);

fifo_w1_d128_A host_fin_pcie_write_req_data_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_fin_pcie_write_req_data_V_last_din),
    .if_full_n(host_fin_pcie_write_req_data_V_last_full_n),
    .if_write(pipe2_data_handler_U0_host_fin_pcie_write_req_data_V_last_write),
    .if_dout(host_fin_pcie_write_req_data_V_last_dout),
    .if_empty_n(host_fin_pcie_write_req_data_V_last_empty_n),
    .if_read(pcie_write_multiplexer_U0_host_fin_pcie_write_req_data_V_last_read)
);

fifo_w512_d128_A host_fin_pcie_write_req_data_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pipe2_data_handler_U0_host_fin_pcie_write_req_data_V_data_V_din),
    .if_full_n(host_fin_pcie_write_req_data_V_data_V_full_n),
    .if_write(pipe2_data_handler_U0_host_fin_pcie_write_req_data_V_data_V_write),
    .if_dout(host_fin_pcie_write_req_data_V_data_V_dout),
    .if_empty_n(host_fin_pcie_write_req_data_V_data_V_empty_n),
    .if_read(pcie_write_multiplexer_U0_host_fin_pcie_write_req_data_V_data_V_read)
);

fifo_w1_d128_A host_dram_write_resp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_dram_write_resp_V_din),
    .if_full_n(host_dram_write_resp_V_full_n),
    .if_write(host_pipe0_dram_dispatcher_U0_host_dram_write_resp_V_write),
    .if_dout(host_dram_write_resp_V_dout),
    .if_empty_n(host_dram_write_resp_V_empty_n),
    .if_read(pipe2_data_handler_U0_host_dram_write_resp_V_read)
);

fifo_w32_d4_A host_delay_cycle_cnts_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(command_handler_U0_host_delay_cycle_cnts_V_din),
    .if_full_n(host_delay_cycle_cnts_V_full_n),
    .if_write(command_handler_U0_host_delay_cycle_cnts_V_write),
    .if_dout(host_delay_cycle_cnts_V_dout),
    .if_empty_n(host_delay_cycle_cnts_V_empty_n),
    .if_read(host_dram_delay_unit_U0_host_delay_cycle_cnts_V_read)
);

fifo_w32_d4_A host_throttle_params_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(command_handler_U0_host_throttle_params_V_din),
    .if_full_n(host_throttle_params_V_full_n),
    .if_write(command_handler_U0_host_throttle_params_V_write),
    .if_dout(host_throttle_params_V_dout),
    .if_empty_n(host_throttle_params_V_empty_n),
    .if_read(host_dram_throttle_unit_U0_host_throttle_params_V_read)
);

fifo_w32_d4_A device_delay_cycle_cnts_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(command_handler_U0_device_delay_cycle_cnts_V_din),
    .if_full_n(device_delay_cycle_cnts_V_full_n),
    .if_write(command_handler_U0_device_delay_cycle_cnts_V_write),
    .if_dout(device_delay_cycle_cnts_V_dout),
    .if_empty_n(device_delay_cycle_cnts_V_empty_n),
    .if_read(device_dram_delay_unit_U0_device_delay_cycle_cnts_V_read)
);

fifo_w32_d4_A device_throttle_params_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(command_handler_U0_device_throttle_params_V_din),
    .if_full_n(device_throttle_params_V_full_n),
    .if_write(command_handler_U0_device_throttle_params_V_write),
    .if_dout(device_throttle_params_V_dout),
    .if_empty_n(device_throttle_params_V_empty_n),
    .if_read(device_dram_throttle_unit_U0_device_throttle_params_V_read)
);

fifo_w1_d4_A preserver_cheat_signals_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(preserver_cheat_signals_V_din),
    .if_full_n(preserver_cheat_signals_V_full_n),
    .if_write(command_handler_U0_preserver_cheat_signals_V_write),
    .if_dout(preserver_cheat_signals_V_dout),
    .if_empty_n(preserver_cheat_signals_V_empty_n),
    .if_read(unused_channel_preserver_U0_preserver_cheat_signals_V_read)
);

fifo_w32_d4_A app_file_infos_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(command_handler_U0_app_file_infos_0_V_din),
    .if_full_n(app_file_infos_0_V_full_n),
    .if_write(command_handler_U0_app_file_infos_0_V_write),
    .if_dout(app_file_infos_0_V_dout),
    .if_empty_n(app_file_infos_0_V_empty_n),
    .if_read(dram_helper_app_0_U0_app_file_infos_V_read)
);

fifo_w32_d4_A app_file_infos_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(command_handler_U0_app_file_infos_1_V_din),
    .if_full_n(app_file_infos_1_V_full_n),
    .if_write(command_handler_U0_app_file_infos_1_V_write),
    .if_dout(app_file_infos_1_V_dout),
    .if_empty_n(app_file_infos_1_V_empty_n),
    .if_read(dram_helper_app_1_U0_app_file_infos_V_read)
);

fifo_w32_d4_A app_file_infos_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(command_handler_U0_app_file_infos_2_V_din),
    .if_full_n(app_file_infos_2_V_full_n),
    .if_write(command_handler_U0_app_file_infos_2_V_write),
    .if_dout(app_file_infos_2_V_dout),
    .if_empty_n(app_file_infos_2_V_empty_n),
    .if_read(dram_helper_app_2_U0_app_file_infos_V_read)
);

fifo_w32_d4_A app_buf_addrs_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(command_handler_U0_app_buf_addrs_0_V_din),
    .if_full_n(app_buf_addrs_0_V_full_n),
    .if_write(command_handler_U0_app_buf_addrs_0_V_write),
    .if_dout(app_buf_addrs_0_V_dout),
    .if_empty_n(app_buf_addrs_0_V_empty_n),
    .if_read(pcie_helper_app_0_U0_app_buf_addrs_chan_V_read)
);

fifo_w32_d4_A app_buf_addrs_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(command_handler_U0_app_buf_addrs_1_V_din),
    .if_full_n(app_buf_addrs_1_V_full_n),
    .if_write(command_handler_U0_app_buf_addrs_1_V_write),
    .if_dout(app_buf_addrs_1_V_dout),
    .if_empty_n(app_buf_addrs_1_V_empty_n),
    .if_read(pcie_helper_app_1_U0_app_buf_addrs_chan_V_read)
);

fifo_w32_d4_A app_buf_addrs_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(command_handler_U0_app_buf_addrs_2_V_din),
    .if_full_n(app_buf_addrs_2_V_full_n),
    .if_write(command_handler_U0_app_buf_addrs_2_V_write),
    .if_dout(app_buf_addrs_2_V_dout),
    .if_empty_n(app_buf_addrs_2_V_empty_n),
    .if_read(pcie_helper_app_2_U0_app_buf_addrs_chan_V_read)
);

fifo_w1_d4_A app_free_buf_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(app_free_buf_0_V_din),
    .if_full_n(app_free_buf_0_V_full_n),
    .if_write(command_handler_U0_app_free_buf_0_V_write),
    .if_dout(app_free_buf_0_V_dout),
    .if_empty_n(app_free_buf_0_V_empty_n),
    .if_read(pcie_helper_app_0_U0_app_free_buf_V_read)
);

fifo_w1_d4_A app_free_buf_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(app_free_buf_1_V_din),
    .if_full_n(app_free_buf_1_V_full_n),
    .if_write(command_handler_U0_app_free_buf_1_V_write),
    .if_dout(app_free_buf_1_V_dout),
    .if_empty_n(app_free_buf_1_V_empty_n),
    .if_read(pcie_helper_app_1_U0_app_free_buf_V_read)
);

fifo_w1_d4_A app_free_buf_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(app_free_buf_2_V_din),
    .if_full_n(app_free_buf_2_V_full_n),
    .if_write(command_handler_U0_app_free_buf_2_V_write),
    .if_dout(app_free_buf_2_V_dout),
    .if_empty_n(app_free_buf_2_V_empty_n),
    .if_read(pcie_helper_app_2_U0_app_free_buf_V_read)
);

fifo_w32_d4_A app_input_params_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(command_handler_U0_app_input_params_0_V_din),
    .if_full_n(app_input_params_0_V_full_n),
    .if_write(command_handler_U0_app_input_params_0_V_write),
    .if_dout(app_input_params_0_V_dout),
    .if_empty_n(app_input_params_0_V_empty_n),
    .if_read(app_pt_0_U0_app_input_params_V_read)
);

fifo_w32_d4_A app_input_params_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(command_handler_U0_app_input_params_1_V_din),
    .if_full_n(app_input_params_1_V_full_n),
    .if_write(command_handler_U0_app_input_params_1_V_write),
    .if_dout(app_input_params_1_V_dout),
    .if_empty_n(app_input_params_1_V_empty_n),
    .if_read(app_pt_1_U0_app_input_params_V_read)
);

fifo_w32_d4_A app_input_params_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(command_handler_U0_app_input_params_2_V_din),
    .if_full_n(app_input_params_2_V_full_n),
    .if_write(command_handler_U0_app_input_params_2_V_write),
    .if_dout(app_input_params_2_V_dout),
    .if_empty_n(app_input_params_2_V_empty_n),
    .if_read(app_pt_2_U0_app_input_params_V_read)
);

fifo_w1_d4_A reset_sigs_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(reset_sigs_0_V_din),
    .if_full_n(reset_sigs_0_V_full_n),
    .if_write(command_handler_U0_reset_sigs_0_V_write),
    .if_dout(reset_sigs_0_V_dout),
    .if_empty_n(reset_sigs_0_V_empty_n),
    .if_read(reset_propaganda_U0_reset_sigs_0_V_read)
);

fifo_w1_d4_A reset_sigs_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(reset_sigs_1_V_din),
    .if_full_n(reset_sigs_1_V_full_n),
    .if_write(command_handler_U0_reset_sigs_1_V_write),
    .if_dout(reset_sigs_1_V_dout),
    .if_empty_n(reset_sigs_1_V_empty_n),
    .if_read(reset_propaganda_U0_reset_sigs_1_V_read)
);

fifo_w1_d4_A reset_sigs_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(reset_sigs_2_V_din),
    .if_full_n(reset_sigs_2_V_full_n),
    .if_write(command_handler_U0_reset_sigs_2_V_write),
    .if_dout(reset_sigs_2_V_dout),
    .if_empty_n(reset_sigs_2_V_empty_n),
    .if_read(reset_propaganda_U0_reset_sigs_2_V_read)
);

fifo_w1_d64_A device_pcie_write_req_data_0_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_pcie_write_req_data_0_V_last_din),
    .if_full_n(device_pcie_write_req_data_0_V_last_full_n),
    .if_write(pcie_helper_app_0_U0_device_pcie_write_req_data_V_last_write),
    .if_dout(device_pcie_write_req_data_0_V_last_dout),
    .if_empty_n(device_pcie_write_req_data_0_V_last_empty_n),
    .if_read(pcie_write_multiplexer_U0_device_pcie_write_req_data_0_V_last_read)
);

fifo_w512_d64_A device_pcie_write_req_data_0_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pcie_helper_app_0_U0_device_pcie_write_req_data_V_data_V_din),
    .if_full_n(device_pcie_write_req_data_0_V_data_V_full_n),
    .if_write(pcie_helper_app_0_U0_device_pcie_write_req_data_V_data_V_write),
    .if_dout(device_pcie_write_req_data_0_V_data_V_dout),
    .if_empty_n(device_pcie_write_req_data_0_V_data_V_empty_n),
    .if_read(pcie_write_multiplexer_U0_device_pcie_write_req_data_0_V_data_V_read)
);

fifo_w8_d64_A device_pcie_write_req_apply_0_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pcie_helper_app_0_U0_device_pcie_write_req_apply_V_num_din),
    .if_full_n(device_pcie_write_req_apply_0_V_num_full_n),
    .if_write(pcie_helper_app_0_U0_device_pcie_write_req_apply_V_num_write),
    .if_dout(device_pcie_write_req_apply_0_V_num_dout),
    .if_empty_n(device_pcie_write_req_apply_0_V_num_empty_n),
    .if_read(pcie_write_multiplexer_U0_device_pcie_write_req_apply_0_V_num_read)
);

fifo_w64_d64_A device_pcie_write_req_apply_0_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pcie_helper_app_0_U0_device_pcie_write_req_apply_V_addr_din),
    .if_full_n(device_pcie_write_req_apply_0_V_addr_full_n),
    .if_write(pcie_helper_app_0_U0_device_pcie_write_req_apply_V_addr_write),
    .if_dout(device_pcie_write_req_apply_0_V_addr_dout),
    .if_empty_n(device_pcie_write_req_apply_0_V_addr_empty_n),
    .if_read(pcie_write_multiplexer_U0_device_pcie_write_req_apply_0_V_addr_read)
);

fifo_w1_d64_A device_pcie_write_req_data_1_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_pcie_write_req_data_1_V_last_din),
    .if_full_n(device_pcie_write_req_data_1_V_last_full_n),
    .if_write(pcie_helper_app_1_U0_device_pcie_write_req_data_V_last_write),
    .if_dout(device_pcie_write_req_data_1_V_last_dout),
    .if_empty_n(device_pcie_write_req_data_1_V_last_empty_n),
    .if_read(pcie_write_multiplexer_U0_device_pcie_write_req_data_1_V_last_read)
);

fifo_w512_d64_A device_pcie_write_req_data_1_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pcie_helper_app_1_U0_device_pcie_write_req_data_V_data_V_din),
    .if_full_n(device_pcie_write_req_data_1_V_data_V_full_n),
    .if_write(pcie_helper_app_1_U0_device_pcie_write_req_data_V_data_V_write),
    .if_dout(device_pcie_write_req_data_1_V_data_V_dout),
    .if_empty_n(device_pcie_write_req_data_1_V_data_V_empty_n),
    .if_read(pcie_write_multiplexer_U0_device_pcie_write_req_data_1_V_data_V_read)
);

fifo_w8_d64_A device_pcie_write_req_apply_1_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pcie_helper_app_1_U0_device_pcie_write_req_apply_V_num_din),
    .if_full_n(device_pcie_write_req_apply_1_V_num_full_n),
    .if_write(pcie_helper_app_1_U0_device_pcie_write_req_apply_V_num_write),
    .if_dout(device_pcie_write_req_apply_1_V_num_dout),
    .if_empty_n(device_pcie_write_req_apply_1_V_num_empty_n),
    .if_read(pcie_write_multiplexer_U0_device_pcie_write_req_apply_1_V_num_read)
);

fifo_w64_d64_A device_pcie_write_req_apply_1_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pcie_helper_app_1_U0_device_pcie_write_req_apply_V_addr_din),
    .if_full_n(device_pcie_write_req_apply_1_V_addr_full_n),
    .if_write(pcie_helper_app_1_U0_device_pcie_write_req_apply_V_addr_write),
    .if_dout(device_pcie_write_req_apply_1_V_addr_dout),
    .if_empty_n(device_pcie_write_req_apply_1_V_addr_empty_n),
    .if_read(pcie_write_multiplexer_U0_device_pcie_write_req_apply_1_V_addr_read)
);

fifo_w1_d64_A device_pcie_write_req_data_2_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_pcie_write_req_data_2_V_last_din),
    .if_full_n(device_pcie_write_req_data_2_V_last_full_n),
    .if_write(pcie_helper_app_2_U0_device_pcie_write_req_data_V_last_write),
    .if_dout(device_pcie_write_req_data_2_V_last_dout),
    .if_empty_n(device_pcie_write_req_data_2_V_last_empty_n),
    .if_read(pcie_write_multiplexer_U0_device_pcie_write_req_data_2_V_last_read)
);

fifo_w512_d64_A device_pcie_write_req_data_2_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pcie_helper_app_2_U0_device_pcie_write_req_data_V_data_V_din),
    .if_full_n(device_pcie_write_req_data_2_V_data_V_full_n),
    .if_write(pcie_helper_app_2_U0_device_pcie_write_req_data_V_data_V_write),
    .if_dout(device_pcie_write_req_data_2_V_data_V_dout),
    .if_empty_n(device_pcie_write_req_data_2_V_data_V_empty_n),
    .if_read(pcie_write_multiplexer_U0_device_pcie_write_req_data_2_V_data_V_read)
);

fifo_w8_d64_A device_pcie_write_req_apply_2_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pcie_helper_app_2_U0_device_pcie_write_req_apply_V_num_din),
    .if_full_n(device_pcie_write_req_apply_2_V_num_full_n),
    .if_write(pcie_helper_app_2_U0_device_pcie_write_req_apply_V_num_write),
    .if_dout(device_pcie_write_req_apply_2_V_num_dout),
    .if_empty_n(device_pcie_write_req_apply_2_V_num_empty_n),
    .if_read(pcie_write_multiplexer_U0_device_pcie_write_req_apply_2_V_num_read)
);

fifo_w64_d64_A device_pcie_write_req_apply_2_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pcie_helper_app_2_U0_device_pcie_write_req_apply_V_addr_din),
    .if_full_n(device_pcie_write_req_apply_2_V_addr_full_n),
    .if_write(pcie_helper_app_2_U0_device_pcie_write_req_apply_V_addr_write),
    .if_dout(device_pcie_write_req_apply_2_V_addr_dout),
    .if_empty_n(device_pcie_write_req_apply_2_V_addr_empty_n),
    .if_read(pcie_write_multiplexer_U0_device_pcie_write_req_apply_2_V_addr_read)
);

fifo_w1_d128_A cosim_dramA_write_req_data_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(cosim_dramA_write_req_data_V_last_din),
    .if_full_n(cosim_dramA_write_req_data_V_last_full_n),
    .if_write(dramA_write_multiplexer_U0_dramA_write_req_data_V_last_write),
    .if_dout(cosim_dramA_write_req_data_V_last_dout),
    .if_empty_n(cosim_dramA_write_req_data_V_last_empty_n),
    .if_read(pcie_write_multiplexer_U0_cosim_dramA_write_req_data_V_last_read)
);

fifo_w512_d128_A cosim_dramA_write_req_data_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dramA_write_multiplexer_U0_dramA_write_req_data_V_data_V_din),
    .if_full_n(cosim_dramA_write_req_data_V_data_V_full_n),
    .if_write(dramA_write_multiplexer_U0_dramA_write_req_data_V_data_V_write),
    .if_dout(cosim_dramA_write_req_data_V_data_V_dout),
    .if_empty_n(cosim_dramA_write_req_data_V_data_V_empty_n),
    .if_read(pcie_write_multiplexer_U0_cosim_dramA_write_req_data_V_data_V_read)
);

fifo_w8_d128_A cosim_dramA_write_req_apply_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dramA_write_multiplexer_U0_dramA_write_req_apply_V_num_din),
    .if_full_n(cosim_dramA_write_req_apply_V_num_full_n),
    .if_write(dramA_write_multiplexer_U0_dramA_write_req_apply_V_num_write),
    .if_dout(cosim_dramA_write_req_apply_V_num_dout),
    .if_empty_n(cosim_dramA_write_req_apply_V_num_empty_n),
    .if_read(pcie_write_multiplexer_U0_cosim_dramA_write_req_apply_V_num_read)
);

fifo_w64_d128_A cosim_dramA_write_req_apply_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dramA_write_multiplexer_U0_dramA_write_req_apply_V_addr_din),
    .if_full_n(cosim_dramA_write_req_apply_V_addr_full_n),
    .if_write(dramA_write_multiplexer_U0_dramA_write_req_apply_V_addr_write),
    .if_dout(cosim_dramA_write_req_apply_V_addr_dout),
    .if_empty_n(cosim_dramA_write_req_apply_V_addr_empty_n),
    .if_read(pcie_write_multiplexer_U0_cosim_dramA_write_req_apply_V_addr_read)
);

fifo_w1_d128_A cosim_dramB_write_req_data_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(cosim_dramB_write_req_data_V_last_din),
    .if_full_n(cosim_dramB_write_req_data_V_last_full_n),
    .if_write(dramB_write_multiplexer_U0_dramB_write_req_data_V_last_write),
    .if_dout(cosim_dramB_write_req_data_V_last_dout),
    .if_empty_n(cosim_dramB_write_req_data_V_last_empty_n),
    .if_read(pcie_write_multiplexer_U0_cosim_dramB_write_req_data_V_last_read)
);

fifo_w512_d128_A cosim_dramB_write_req_data_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dramB_write_multiplexer_U0_dramB_write_req_data_V_data_V_din),
    .if_full_n(cosim_dramB_write_req_data_V_data_V_full_n),
    .if_write(dramB_write_multiplexer_U0_dramB_write_req_data_V_data_V_write),
    .if_dout(cosim_dramB_write_req_data_V_data_V_dout),
    .if_empty_n(cosim_dramB_write_req_data_V_data_V_empty_n),
    .if_read(pcie_write_multiplexer_U0_cosim_dramB_write_req_data_V_data_V_read)
);

fifo_w8_d128_A cosim_dramB_write_req_apply_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dramB_write_multiplexer_U0_dramB_write_req_apply_V_num_din),
    .if_full_n(cosim_dramB_write_req_apply_V_num_full_n),
    .if_write(dramB_write_multiplexer_U0_dramB_write_req_apply_V_num_write),
    .if_dout(cosim_dramB_write_req_apply_V_num_dout),
    .if_empty_n(cosim_dramB_write_req_apply_V_num_empty_n),
    .if_read(pcie_write_multiplexer_U0_cosim_dramB_write_req_apply_V_num_read)
);

fifo_w64_d128_A cosim_dramB_write_req_apply_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dramB_write_multiplexer_U0_dramB_write_req_apply_V_addr_din),
    .if_full_n(cosim_dramB_write_req_apply_V_addr_full_n),
    .if_write(dramB_write_multiplexer_U0_dramB_write_req_apply_V_addr_write),
    .if_dout(cosim_dramB_write_req_apply_V_addr_dout),
    .if_empty_n(cosim_dramB_write_req_apply_V_addr_empty_n),
    .if_read(pcie_write_multiplexer_U0_cosim_dramB_write_req_apply_V_addr_read)
);

fifo_w1_d128_A cosim_dramC_write_req_data_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(cosim_dramC_write_req_data_V_last_din),
    .if_full_n(cosim_dramC_write_req_data_V_last_full_n),
    .if_write(dramC_write_multiplexer_U0_dramC_write_req_data_V_last_write),
    .if_dout(cosim_dramC_write_req_data_V_last_dout),
    .if_empty_n(cosim_dramC_write_req_data_V_last_empty_n),
    .if_read(pcie_write_multiplexer_U0_cosim_dramC_write_req_data_V_last_read)
);

fifo_w512_d128_A cosim_dramC_write_req_data_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dramC_write_multiplexer_U0_dramC_write_req_data_V_data_V_din),
    .if_full_n(cosim_dramC_write_req_data_V_data_V_full_n),
    .if_write(dramC_write_multiplexer_U0_dramC_write_req_data_V_data_V_write),
    .if_dout(cosim_dramC_write_req_data_V_data_V_dout),
    .if_empty_n(cosim_dramC_write_req_data_V_data_V_empty_n),
    .if_read(pcie_write_multiplexer_U0_cosim_dramC_write_req_data_V_data_V_read)
);

fifo_w8_d128_A cosim_dramC_write_req_apply_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dramC_write_multiplexer_U0_dramC_write_req_apply_V_num_din),
    .if_full_n(cosim_dramC_write_req_apply_V_num_full_n),
    .if_write(dramC_write_multiplexer_U0_dramC_write_req_apply_V_num_write),
    .if_dout(cosim_dramC_write_req_apply_V_num_dout),
    .if_empty_n(cosim_dramC_write_req_apply_V_num_empty_n),
    .if_read(pcie_write_multiplexer_U0_cosim_dramC_write_req_apply_V_num_read)
);

fifo_w64_d128_A cosim_dramC_write_req_apply_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dramC_write_multiplexer_U0_dramC_write_req_apply_V_addr_din),
    .if_full_n(cosim_dramC_write_req_apply_V_addr_full_n),
    .if_write(dramC_write_multiplexer_U0_dramC_write_req_apply_V_addr_write),
    .if_dout(cosim_dramC_write_req_apply_V_addr_dout),
    .if_empty_n(cosim_dramC_write_req_apply_V_addr_empty_n),
    .if_read(pcie_write_multiplexer_U0_cosim_dramC_write_req_apply_V_addr_read)
);

fifo_w1_d128_A cosim_dramD_write_req_data_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(cosim_dramD_write_req_data_V_last_din),
    .if_full_n(cosim_dramD_write_req_data_V_last_full_n),
    .if_write(dramD_write_multiplexer_U0_dramD_write_req_data_V_last_write),
    .if_dout(cosim_dramD_write_req_data_V_last_dout),
    .if_empty_n(cosim_dramD_write_req_data_V_last_empty_n),
    .if_read(pcie_write_multiplexer_U0_cosim_dramD_write_req_data_V_last_read)
);

fifo_w512_d128_A cosim_dramD_write_req_data_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dramD_write_multiplexer_U0_dramD_write_req_data_V_data_V_din),
    .if_full_n(cosim_dramD_write_req_data_V_data_V_full_n),
    .if_write(dramD_write_multiplexer_U0_dramD_write_req_data_V_data_V_write),
    .if_dout(cosim_dramD_write_req_data_V_data_V_dout),
    .if_empty_n(cosim_dramD_write_req_data_V_data_V_empty_n),
    .if_read(pcie_write_multiplexer_U0_cosim_dramD_write_req_data_V_data_V_read)
);

fifo_w8_d128_A cosim_dramD_write_req_apply_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dramD_write_multiplexer_U0_dramD_write_req_apply_V_num_din),
    .if_full_n(cosim_dramD_write_req_apply_V_num_full_n),
    .if_write(dramD_write_multiplexer_U0_dramD_write_req_apply_V_num_write),
    .if_dout(cosim_dramD_write_req_apply_V_num_dout),
    .if_empty_n(cosim_dramD_write_req_apply_V_num_empty_n),
    .if_read(pcie_write_multiplexer_U0_cosim_dramD_write_req_apply_V_num_read)
);

fifo_w64_d128_A cosim_dramD_write_req_apply_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dramD_write_multiplexer_U0_dramD_write_req_apply_V_addr_din),
    .if_full_n(cosim_dramD_write_req_apply_V_addr_full_n),
    .if_write(dramD_write_multiplexer_U0_dramD_write_req_apply_V_addr_write),
    .if_dout(cosim_dramD_write_req_apply_V_addr_dout),
    .if_empty_n(cosim_dramD_write_req_apply_V_addr_empty_n),
    .if_read(pcie_write_multiplexer_U0_cosim_dramD_write_req_apply_V_addr_read)
);

fifo_w8_d64_A device_dram_req_context_V_id_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_dram_read_req_multiplexer_U0_device_dram_req_context_V_id_din),
    .if_full_n(device_dram_req_context_V_id_full_n),
    .if_write(device_dram_read_req_multiplexer_U0_device_dram_req_context_V_id_write),
    .if_dout(device_dram_req_context_V_id_dout),
    .if_empty_n(device_dram_req_context_V_id_empty_n),
    .if_read(device_dram_read_resp_multiplexer_U0_device_dram_req_context_V_id_read)
);

fifo_w8_d64_A device_dram_req_context_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_dram_read_req_multiplexer_U0_device_dram_req_context_V_num_din),
    .if_full_n(device_dram_req_context_V_num_full_n),
    .if_write(device_dram_read_req_multiplexer_U0_device_dram_req_context_V_num_write),
    .if_dout(device_dram_req_context_V_num_dout),
    .if_empty_n(device_dram_req_context_V_num_empty_n),
    .if_read(device_dram_read_resp_multiplexer_U0_device_dram_req_context_V_num_read)
);

fifo_w8_d64_A device_dram_read_req_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_dram_read_req_multiplexer_U0_device_dram_read_req_V_num_din),
    .if_full_n(device_dram_read_req_V_num_full_n),
    .if_write(device_dram_read_req_multiplexer_U0_device_dram_read_req_V_num_write),
    .if_dout(device_dram_read_req_V_num_dout),
    .if_empty_n(device_dram_read_req_V_num_empty_n),
    .if_read(device_dram_req_time_marker_U0_device_dram_read_req_V_num_read)
);

fifo_w64_d64_A device_dram_read_req_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_dram_read_req_multiplexer_U0_device_dram_read_req_V_addr_din),
    .if_full_n(device_dram_read_req_V_addr_full_n),
    .if_write(device_dram_read_req_multiplexer_U0_device_dram_read_req_V_addr_write),
    .if_dout(device_dram_read_req_V_addr_dout),
    .if_empty_n(device_dram_read_req_V_addr_empty_n),
    .if_read(device_dram_req_time_marker_U0_device_dram_read_req_V_addr_read)
);

fifo_w8_d64_A device_dram_read_req_0_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_helper_app_0_U0_device_dram_read_req_V_num_din),
    .if_full_n(device_dram_read_req_0_V_num_full_n),
    .if_write(dram_helper_app_0_U0_device_dram_read_req_V_num_write),
    .if_dout(device_dram_read_req_0_V_num_dout),
    .if_empty_n(device_dram_read_req_0_V_num_empty_n),
    .if_read(device_dram_read_req_multiplexer_U0_device_dram_read_req_0_V_num_read)
);

fifo_w64_d64_A device_dram_read_req_0_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_helper_app_0_U0_device_dram_read_req_V_addr_din),
    .if_full_n(device_dram_read_req_0_V_addr_full_n),
    .if_write(dram_helper_app_0_U0_device_dram_read_req_V_addr_write),
    .if_dout(device_dram_read_req_0_V_addr_dout),
    .if_empty_n(device_dram_read_req_0_V_addr_empty_n),
    .if_read(device_dram_read_req_multiplexer_U0_device_dram_read_req_0_V_addr_read)
);

fifo_w8_d64_A device_dram_read_req_1_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_helper_app_1_U0_device_dram_read_req_V_num_din),
    .if_full_n(device_dram_read_req_1_V_num_full_n),
    .if_write(dram_helper_app_1_U0_device_dram_read_req_V_num_write),
    .if_dout(device_dram_read_req_1_V_num_dout),
    .if_empty_n(device_dram_read_req_1_V_num_empty_n),
    .if_read(device_dram_read_req_multiplexer_U0_device_dram_read_req_1_V_num_read)
);

fifo_w64_d64_A device_dram_read_req_1_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_helper_app_1_U0_device_dram_read_req_V_addr_din),
    .if_full_n(device_dram_read_req_1_V_addr_full_n),
    .if_write(dram_helper_app_1_U0_device_dram_read_req_V_addr_write),
    .if_dout(device_dram_read_req_1_V_addr_dout),
    .if_empty_n(device_dram_read_req_1_V_addr_empty_n),
    .if_read(device_dram_read_req_multiplexer_U0_device_dram_read_req_1_V_addr_read)
);

fifo_w8_d64_A device_dram_read_req_2_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_helper_app_2_U0_device_dram_read_req_V_num_din),
    .if_full_n(device_dram_read_req_2_V_num_full_n),
    .if_write(dram_helper_app_2_U0_device_dram_read_req_V_num_write),
    .if_dout(device_dram_read_req_2_V_num_dout),
    .if_empty_n(device_dram_read_req_2_V_num_empty_n),
    .if_read(device_dram_read_req_multiplexer_U0_device_dram_read_req_2_V_num_read)
);

fifo_w64_d64_A device_dram_read_req_2_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_helper_app_2_U0_device_dram_read_req_V_addr_din),
    .if_full_n(device_dram_read_req_2_V_addr_full_n),
    .if_write(dram_helper_app_2_U0_device_dram_read_req_V_addr_write),
    .if_dout(device_dram_read_req_2_V_addr_dout),
    .if_empty_n(device_dram_read_req_2_V_addr_empty_n),
    .if_read(device_dram_read_req_multiplexer_U0_device_dram_read_req_2_V_addr_read)
);

fifo_w1_d4_A device_dram_read_resp_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_dram_read_resp_V_last_din),
    .if_full_n(device_dram_read_resp_V_last_full_n),
    .if_write(device_delayed_channel_forwarder_U0_device_dram_read_resp_V_last_write),
    .if_dout(device_dram_read_resp_V_last_dout),
    .if_empty_n(device_dram_read_resp_V_last_empty_n),
    .if_read(device_dram_read_resp_multiplexer_U0_device_dram_read_resp_V_last_read)
);

fifo_w512_d4_A device_dram_read_resp_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_delayed_channel_forwarder_U0_device_dram_read_resp_V_data_V_din),
    .if_full_n(device_dram_read_resp_V_data_V_full_n),
    .if_write(device_delayed_channel_forwarder_U0_device_dram_read_resp_V_data_V_write),
    .if_dout(device_dram_read_resp_V_data_V_dout),
    .if_empty_n(device_dram_read_resp_V_data_V_empty_n),
    .if_read(device_dram_read_resp_multiplexer_U0_device_dram_read_resp_V_data_V_read)
);

fifo_w1_d4_A device_dram_read_resp_0_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_dram_read_resp_0_V_last_din),
    .if_full_n(device_dram_read_resp_0_V_last_full_n),
    .if_write(device_dram_read_resp_multiplexer_U0_device_dram_read_resp_0_V_last_write),
    .if_dout(device_dram_read_resp_0_V_last_dout),
    .if_empty_n(device_dram_read_resp_0_V_last_empty_n),
    .if_read(dram_helper_app_0_U0_device_dram_read_resp_V_last_read)
);

fifo_w512_d4_A device_dram_read_resp_0_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_dram_read_resp_multiplexer_U0_device_dram_read_resp_0_V_data_V_din),
    .if_full_n(device_dram_read_resp_0_V_data_V_full_n),
    .if_write(device_dram_read_resp_multiplexer_U0_device_dram_read_resp_0_V_data_V_write),
    .if_dout(device_dram_read_resp_0_V_data_V_dout),
    .if_empty_n(device_dram_read_resp_0_V_data_V_empty_n),
    .if_read(dram_helper_app_0_U0_device_dram_read_resp_V_data_V_read)
);

fifo_w1_d4_A device_dram_read_resp_1_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_dram_read_resp_1_V_last_din),
    .if_full_n(device_dram_read_resp_1_V_last_full_n),
    .if_write(device_dram_read_resp_multiplexer_U0_device_dram_read_resp_1_V_last_write),
    .if_dout(device_dram_read_resp_1_V_last_dout),
    .if_empty_n(device_dram_read_resp_1_V_last_empty_n),
    .if_read(dram_helper_app_1_U0_device_dram_read_resp_V_last_read)
);

fifo_w512_d4_A device_dram_read_resp_1_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_dram_read_resp_multiplexer_U0_device_dram_read_resp_1_V_data_V_din),
    .if_full_n(device_dram_read_resp_1_V_data_V_full_n),
    .if_write(device_dram_read_resp_multiplexer_U0_device_dram_read_resp_1_V_data_V_write),
    .if_dout(device_dram_read_resp_1_V_data_V_dout),
    .if_empty_n(device_dram_read_resp_1_V_data_V_empty_n),
    .if_read(dram_helper_app_1_U0_device_dram_read_resp_V_data_V_read)
);

fifo_w1_d4_A device_dram_read_resp_2_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_dram_read_resp_2_V_last_din),
    .if_full_n(device_dram_read_resp_2_V_last_full_n),
    .if_write(device_dram_read_resp_multiplexer_U0_device_dram_read_resp_2_V_last_write),
    .if_dout(device_dram_read_resp_2_V_last_dout),
    .if_empty_n(device_dram_read_resp_2_V_last_empty_n),
    .if_read(dram_helper_app_2_U0_device_dram_read_resp_V_last_read)
);

fifo_w512_d4_A device_dram_read_resp_2_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_dram_read_resp_multiplexer_U0_device_dram_read_resp_2_V_data_V_din),
    .if_full_n(device_dram_read_resp_2_V_data_V_full_n),
    .if_write(device_dram_read_resp_multiplexer_U0_device_dram_read_resp_2_V_data_V_write),
    .if_dout(device_dram_read_resp_2_V_data_V_dout),
    .if_empty_n(device_dram_read_resp_2_V_data_V_empty_n),
    .if_read(dram_helper_app_2_U0_device_dram_read_resp_V_data_V_read)
);

fifo_w8_d128_A cosim_dramA_read_req_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dramA_read_req_multiplexer_U0_dramA_read_req_V_num_din),
    .if_full_n(cosim_dramA_read_req_V_num_full_n),
    .if_write(dramA_read_req_multiplexer_U0_dramA_read_req_V_num_write),
    .if_dout(cosim_dramA_read_req_V_num_dout),
    .if_empty_n(cosim_dramA_read_req_V_num_empty_n),
    .if_read(pcie_read_req_mux_U0_cosim_dramA_read_req_V_num_read)
);

fifo_w64_d128_A cosim_dramA_read_req_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dramA_read_req_multiplexer_U0_dramA_read_req_V_addr_din),
    .if_full_n(cosim_dramA_read_req_V_addr_full_n),
    .if_write(dramA_read_req_multiplexer_U0_dramA_read_req_V_addr_write),
    .if_dout(cosim_dramA_read_req_V_addr_dout),
    .if_empty_n(cosim_dramA_read_req_V_addr_empty_n),
    .if_read(pcie_read_req_mux_U0_cosim_dramA_read_req_V_addr_read)
);

fifo_w8_d128_A cosim_dramB_read_req_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dramB_read_req_multiplexer_U0_dramB_read_req_V_num_din),
    .if_full_n(cosim_dramB_read_req_V_num_full_n),
    .if_write(dramB_read_req_multiplexer_U0_dramB_read_req_V_num_write),
    .if_dout(cosim_dramB_read_req_V_num_dout),
    .if_empty_n(cosim_dramB_read_req_V_num_empty_n),
    .if_read(pcie_read_req_mux_U0_cosim_dramB_read_req_V_num_read)
);

fifo_w64_d128_A cosim_dramB_read_req_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dramB_read_req_multiplexer_U0_dramB_read_req_V_addr_din),
    .if_full_n(cosim_dramB_read_req_V_addr_full_n),
    .if_write(dramB_read_req_multiplexer_U0_dramB_read_req_V_addr_write),
    .if_dout(cosim_dramB_read_req_V_addr_dout),
    .if_empty_n(cosim_dramB_read_req_V_addr_empty_n),
    .if_read(pcie_read_req_mux_U0_cosim_dramB_read_req_V_addr_read)
);

fifo_w8_d128_A cosim_dramC_read_req_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dramC_read_req_multiplexer_U0_dramC_read_req_V_num_din),
    .if_full_n(cosim_dramC_read_req_V_num_full_n),
    .if_write(dramC_read_req_multiplexer_U0_dramC_read_req_V_num_write),
    .if_dout(cosim_dramC_read_req_V_num_dout),
    .if_empty_n(cosim_dramC_read_req_V_num_empty_n),
    .if_read(pcie_read_req_mux_U0_cosim_dramC_read_req_V_num_read)
);

fifo_w64_d128_A cosim_dramC_read_req_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dramC_read_req_multiplexer_U0_dramC_read_req_V_addr_din),
    .if_full_n(cosim_dramC_read_req_V_addr_full_n),
    .if_write(dramC_read_req_multiplexer_U0_dramC_read_req_V_addr_write),
    .if_dout(cosim_dramC_read_req_V_addr_dout),
    .if_empty_n(cosim_dramC_read_req_V_addr_empty_n),
    .if_read(pcie_read_req_mux_U0_cosim_dramC_read_req_V_addr_read)
);

fifo_w8_d128_A cosim_dramD_read_req_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dramD_read_req_multiplexer_U0_dramD_read_req_V_num_din),
    .if_full_n(cosim_dramD_read_req_V_num_full_n),
    .if_write(dramD_read_req_multiplexer_U0_dramD_read_req_V_num_write),
    .if_dout(cosim_dramD_read_req_V_num_dout),
    .if_empty_n(cosim_dramD_read_req_V_num_empty_n),
    .if_read(pcie_read_req_mux_U0_cosim_dramD_read_req_V_num_read)
);

fifo_w64_d128_A cosim_dramD_read_req_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dramD_read_req_multiplexer_U0_dramD_read_req_V_addr_din),
    .if_full_n(cosim_dramD_read_req_V_addr_full_n),
    .if_write(dramD_read_req_multiplexer_U0_dramD_read_req_V_addr_write),
    .if_dout(cosim_dramD_read_req_V_addr_dout),
    .if_empty_n(cosim_dramD_read_req_V_addr_empty_n),
    .if_read(pcie_read_req_mux_U0_cosim_dramD_read_req_V_addr_read)
);

fifo_w8_d128_A pcie_read_multiplexer_write_context_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pcie_read_req_mux_U0_pcie_read_multiplexer_write_context_V_din),
    .if_full_n(pcie_read_multiplexer_write_context_V_full_n),
    .if_write(pcie_read_req_mux_U0_pcie_read_multiplexer_write_context_V_write),
    .if_dout(pcie_read_multiplexer_write_context_V_dout),
    .if_empty_n(pcie_read_multiplexer_write_context_V_empty_n),
    .if_read(pcie_read_context_forwarder_U0_pcie_read_multiplexer_write_context_V_read)
);

fifo_w1_d128_A cosim_dramA_read_resp_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(cosim_dramA_read_resp_V_last_din),
    .if_full_n(cosim_dramA_read_resp_V_last_full_n),
    .if_write(pcie_read_resp_mux_U0_cosim_dramA_read_resp_V_last_write),
    .if_dout(cosim_dramA_read_resp_V_last_dout),
    .if_empty_n(cosim_dramA_read_resp_V_last_empty_n),
    .if_read(dramA_read_resp_multiplexer_U0_dramA_read_resp_V_last_read)
);

fifo_w512_d128_A cosim_dramA_read_resp_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pcie_read_resp_mux_U0_cosim_dramA_read_resp_V_data_V_din),
    .if_full_n(cosim_dramA_read_resp_V_data_V_full_n),
    .if_write(pcie_read_resp_mux_U0_cosim_dramA_read_resp_V_data_V_write),
    .if_dout(cosim_dramA_read_resp_V_data_V_dout),
    .if_empty_n(cosim_dramA_read_resp_V_data_V_empty_n),
    .if_read(dramA_read_resp_multiplexer_U0_dramA_read_resp_V_data_V_read)
);

fifo_w1_d128_A cosim_dramB_read_resp_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(cosim_dramB_read_resp_V_last_din),
    .if_full_n(cosim_dramB_read_resp_V_last_full_n),
    .if_write(pcie_read_resp_mux_U0_cosim_dramB_read_resp_V_last_write),
    .if_dout(cosim_dramB_read_resp_V_last_dout),
    .if_empty_n(cosim_dramB_read_resp_V_last_empty_n),
    .if_read(dramB_read_resp_multiplexer_U0_dramB_read_resp_V_last_read)
);

fifo_w512_d128_A cosim_dramB_read_resp_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pcie_read_resp_mux_U0_cosim_dramB_read_resp_V_data_V_din),
    .if_full_n(cosim_dramB_read_resp_V_data_V_full_n),
    .if_write(pcie_read_resp_mux_U0_cosim_dramB_read_resp_V_data_V_write),
    .if_dout(cosim_dramB_read_resp_V_data_V_dout),
    .if_empty_n(cosim_dramB_read_resp_V_data_V_empty_n),
    .if_read(dramB_read_resp_multiplexer_U0_dramB_read_resp_V_data_V_read)
);

fifo_w1_d128_A cosim_dramC_read_resp_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(cosim_dramC_read_resp_V_last_din),
    .if_full_n(cosim_dramC_read_resp_V_last_full_n),
    .if_write(pcie_read_resp_mux_U0_cosim_dramC_read_resp_V_last_write),
    .if_dout(cosim_dramC_read_resp_V_last_dout),
    .if_empty_n(cosim_dramC_read_resp_V_last_empty_n),
    .if_read(dramC_read_resp_multiplexer_U0_dramC_read_resp_V_last_read)
);

fifo_w512_d128_A cosim_dramC_read_resp_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pcie_read_resp_mux_U0_cosim_dramC_read_resp_V_data_V_din),
    .if_full_n(cosim_dramC_read_resp_V_data_V_full_n),
    .if_write(pcie_read_resp_mux_U0_cosim_dramC_read_resp_V_data_V_write),
    .if_dout(cosim_dramC_read_resp_V_data_V_dout),
    .if_empty_n(cosim_dramC_read_resp_V_data_V_empty_n),
    .if_read(dramC_read_resp_multiplexer_U0_dramC_read_resp_V_data_V_read)
);

fifo_w1_d128_A cosim_dramD_read_resp_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(cosim_dramD_read_resp_V_last_din),
    .if_full_n(cosim_dramD_read_resp_V_last_full_n),
    .if_write(pcie_read_resp_mux_U0_cosim_dramD_read_resp_V_last_write),
    .if_dout(cosim_dramD_read_resp_V_last_dout),
    .if_empty_n(cosim_dramD_read_resp_V_last_empty_n),
    .if_read(dramD_read_resp_multiplexer_U0_dramD_read_resp_V_last_read)
);

fifo_w512_d128_A cosim_dramD_read_resp_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pcie_read_resp_mux_U0_cosim_dramD_read_resp_V_data_V_din),
    .if_full_n(cosim_dramD_read_resp_V_data_V_full_n),
    .if_write(pcie_read_resp_mux_U0_cosim_dramD_read_resp_V_data_V_write),
    .if_dout(cosim_dramD_read_resp_V_data_V_dout),
    .if_empty_n(cosim_dramD_read_resp_V_data_V_empty_n),
    .if_read(dramD_read_resp_multiplexer_U0_dramD_read_resp_V_data_V_read)
);

fifo_w8_d128_A pcie_read_multiplexer_read_context_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pcie_read_context_forwarder_U0_pcie_read_multiplexer_read_context_V_din),
    .if_full_n(pcie_read_multiplexer_read_context_V_full_n),
    .if_write(pcie_read_context_forwarder_U0_pcie_read_multiplexer_read_context_V_write),
    .if_dout(pcie_read_multiplexer_read_context_V_dout),
    .if_empty_n(pcie_read_multiplexer_read_context_V_empty_n),
    .if_read(pcie_read_resp_mux_U0_pcie_read_multiplexer_read_context_V_read)
);

fifo_w8_d128_A host_dram_read_req_with_time_V_req_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_dram_req_time_marker_U0_host_dram_read_req_with_time_V_req_num_din),
    .if_full_n(host_dram_read_req_with_time_V_req_num_full_n),
    .if_write(host_dram_req_time_marker_U0_host_dram_read_req_with_time_V_req_num_write),
    .if_dout(host_dram_read_req_with_time_V_req_num_dout),
    .if_empty_n(host_dram_read_req_with_time_V_req_num_empty_n),
    .if_read(host_dram_delay_unit_U0_host_dram_read_req_with_time_V_req_num_read)
);

fifo_w64_d128_A host_dram_read_req_with_time_V_req_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_dram_req_time_marker_U0_host_dram_read_req_with_time_V_req_addr_din),
    .if_full_n(host_dram_read_req_with_time_V_req_addr_full_n),
    .if_write(host_dram_req_time_marker_U0_host_dram_read_req_with_time_V_req_addr_write),
    .if_dout(host_dram_read_req_with_time_V_req_addr_dout),
    .if_empty_n(host_dram_read_req_with_time_V_req_addr_empty_n),
    .if_read(host_dram_delay_unit_U0_host_dram_read_req_with_time_V_req_addr_read)
);

fifo_w64_d128_A host_dram_read_req_with_time_V_time_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_dram_req_time_marker_U0_host_dram_read_req_with_time_V_time_din),
    .if_full_n(host_dram_read_req_with_time_V_time_full_n),
    .if_write(host_dram_req_time_marker_U0_host_dram_read_req_with_time_V_time_write),
    .if_dout(host_dram_read_req_with_time_V_time_dout),
    .if_empty_n(host_dram_read_req_with_time_V_time_empty_n),
    .if_read(host_dram_delay_unit_U0_host_dram_read_req_with_time_V_time_read)
);

fifo_w8_d128_A host_dram_write_req_apply_with_time_V_req_apply_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_dram_req_time_marker_U0_host_dram_write_req_apply_with_time_V_req_apply_num_din),
    .if_full_n(host_dram_write_req_apply_with_time_V_req_apply_num_full_n),
    .if_write(host_dram_req_time_marker_U0_host_dram_write_req_apply_with_time_V_req_apply_num_write),
    .if_dout(host_dram_write_req_apply_with_time_V_req_apply_num_dout),
    .if_empty_n(host_dram_write_req_apply_with_time_V_req_apply_num_empty_n),
    .if_read(host_dram_delay_unit_U0_host_dram_write_req_apply_with_time_V_req_apply_num_read)
);

fifo_w64_d128_A host_dram_write_req_apply_with_time_V_req_apply_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_dram_req_time_marker_U0_host_dram_write_req_apply_with_time_V_req_apply_addr_din),
    .if_full_n(host_dram_write_req_apply_with_time_V_req_apply_addr_full_n),
    .if_write(host_dram_req_time_marker_U0_host_dram_write_req_apply_with_time_V_req_apply_addr_write),
    .if_dout(host_dram_write_req_apply_with_time_V_req_apply_addr_dout),
    .if_empty_n(host_dram_write_req_apply_with_time_V_req_apply_addr_empty_n),
    .if_read(host_dram_delay_unit_U0_host_dram_write_req_apply_with_time_V_req_apply_addr_read)
);

fifo_w64_d128_A host_dram_write_req_apply_with_time_V_time_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_dram_req_time_marker_U0_host_dram_write_req_apply_with_time_V_time_din),
    .if_full_n(host_dram_write_req_apply_with_time_V_time_full_n),
    .if_write(host_dram_req_time_marker_U0_host_dram_write_req_apply_with_time_V_time_write),
    .if_dout(host_dram_write_req_apply_with_time_V_time_dout),
    .if_empty_n(host_dram_write_req_apply_with_time_V_time_empty_n),
    .if_read(host_dram_delay_unit_U0_host_dram_write_req_apply_with_time_V_time_read)
);

fifo_w8_d128_A host_dram_read_req_delayed_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_dram_delay_unit_U0_host_dram_read_req_delayed_V_num_din),
    .if_full_n(host_dram_read_req_delayed_V_num_full_n),
    .if_write(host_dram_delay_unit_U0_host_dram_read_req_delayed_V_num_write),
    .if_dout(host_dram_read_req_delayed_V_num_dout),
    .if_empty_n(host_dram_read_req_delayed_V_num_empty_n),
    .if_read(host_pipe0_dram_dispatcher_U0_host_dram_read_req_delayed_V_num_read)
);

fifo_w64_d128_A host_dram_read_req_delayed_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_dram_delay_unit_U0_host_dram_read_req_delayed_V_addr_din),
    .if_full_n(host_dram_read_req_delayed_V_addr_full_n),
    .if_write(host_dram_delay_unit_U0_host_dram_read_req_delayed_V_addr_write),
    .if_dout(host_dram_read_req_delayed_V_addr_dout),
    .if_empty_n(host_dram_read_req_delayed_V_addr_empty_n),
    .if_read(host_pipe0_dram_dispatcher_U0_host_dram_read_req_delayed_V_addr_read)
);

fifo_w8_d128_A host_dram_write_req_apply_delayed_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_dram_delay_unit_U0_host_dram_write_req_apply_delayed_V_num_din),
    .if_full_n(host_dram_write_req_apply_delayed_V_num_full_n),
    .if_write(host_dram_delay_unit_U0_host_dram_write_req_apply_delayed_V_num_write),
    .if_dout(host_dram_write_req_apply_delayed_V_num_dout),
    .if_empty_n(host_dram_write_req_apply_delayed_V_num_empty_n),
    .if_read(host_pipe0_dram_dispatcher_U0_host_dram_write_req_apply_delayed_V_num_read)
);

fifo_w64_d128_A host_dram_write_req_apply_delayed_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_dram_delay_unit_U0_host_dram_write_req_apply_delayed_V_addr_din),
    .if_full_n(host_dram_write_req_apply_delayed_V_addr_full_n),
    .if_write(host_dram_delay_unit_U0_host_dram_write_req_apply_delayed_V_addr_write),
    .if_dout(host_dram_write_req_apply_delayed_V_addr_dout),
    .if_empty_n(host_dram_write_req_apply_delayed_V_addr_empty_n),
    .if_read(host_pipe0_dram_dispatcher_U0_host_dram_write_req_apply_delayed_V_addr_read)
);

fifo_w1_d128_A host_dram_write_req_data_delayed_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_dram_write_req_data_delayed_V_last_din),
    .if_full_n(host_dram_write_req_data_delayed_V_last_full_n),
    .if_write(host_delayed_channel_forwarder_U0_host_dram_write_req_data_delayed_V_last_write),
    .if_dout(host_dram_write_req_data_delayed_V_last_dout),
    .if_empty_n(host_dram_write_req_data_delayed_V_last_empty_n),
    .if_read(host_dram_throttle_unit_U0_host_dram_write_req_data_delayed_V_last_read)
);

fifo_w512_d128_A host_dram_write_req_data_delayed_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_delayed_channel_forwarder_U0_host_dram_write_req_data_delayed_V_data_V_din),
    .if_full_n(host_dram_write_req_data_delayed_V_data_V_full_n),
    .if_write(host_delayed_channel_forwarder_U0_host_dram_write_req_data_delayed_V_data_V_write),
    .if_dout(host_dram_write_req_data_delayed_V_data_V_dout),
    .if_empty_n(host_dram_write_req_data_delayed_V_data_V_empty_n),
    .if_read(host_dram_throttle_unit_U0_host_dram_write_req_data_delayed_V_data_V_read)
);

fifo_w1_d128_A host_dram_read_resp_delayed_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_dram_read_resp_delayed_V_last_din),
    .if_full_n(host_dram_read_resp_delayed_V_last_full_n),
    .if_write(host_dram_throttle_unit_U0_host_dram_read_resp_delayed_V_last_write),
    .if_dout(host_dram_read_resp_delayed_V_last_dout),
    .if_empty_n(host_dram_read_resp_delayed_V_last_empty_n),
    .if_read(host_delayed_channel_forwarder_U0_host_dram_read_resp_delayed_V_last_read)
);

fifo_w512_d128_A host_dram_read_resp_delayed_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_dram_throttle_unit_U0_host_dram_read_resp_delayed_V_data_V_din),
    .if_full_n(host_dram_read_resp_delayed_V_data_V_full_n),
    .if_write(host_dram_throttle_unit_U0_host_dram_read_resp_delayed_V_data_V_write),
    .if_dout(host_dram_read_resp_delayed_V_data_V_dout),
    .if_empty_n(host_dram_read_resp_delayed_V_data_V_empty_n),
    .if_read(host_delayed_channel_forwarder_U0_host_dram_read_resp_delayed_V_data_V_read)
);

fifo_w1_d128_A host_dram_write_req_data_throttled_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_dram_write_req_data_throttled_V_last_din),
    .if_full_n(host_dram_write_req_data_throttled_V_last_full_n),
    .if_write(host_dram_throttle_unit_U0_host_dram_write_req_data_throttled_V_last_write),
    .if_dout(host_dram_write_req_data_throttled_V_last_dout),
    .if_empty_n(host_dram_write_req_data_throttled_V_last_empty_n),
    .if_read(host_pipe1_dram_dispatcher_U0_host_dram_write_req_data_throttled_V_last_read)
);

fifo_w512_d128_A host_dram_write_req_data_throttled_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_dram_throttle_unit_U0_host_dram_write_req_data_throttled_V_data_V_din),
    .if_full_n(host_dram_write_req_data_throttled_V_data_V_full_n),
    .if_write(host_dram_throttle_unit_U0_host_dram_write_req_data_throttled_V_data_V_write),
    .if_dout(host_dram_write_req_data_throttled_V_data_V_dout),
    .if_empty_n(host_dram_write_req_data_throttled_V_data_V_empty_n),
    .if_read(host_pipe1_dram_dispatcher_U0_host_dram_write_req_data_throttled_V_data_V_read)
);

fifo_w1_d128_A host_dram_read_resp_throttled_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_dram_read_resp_throttled_V_last_din),
    .if_full_n(host_dram_read_resp_throttled_V_last_full_n),
    .if_write(host_pipe1_dram_dispatcher_U0_host_dram_read_resp_throttled_V_last_write),
    .if_dout(host_dram_read_resp_throttled_V_last_dout),
    .if_empty_n(host_dram_read_resp_throttled_V_last_empty_n),
    .if_read(host_dram_throttle_unit_U0_host_dram_read_resp_throttled_V_last_read)
);

fifo_w512_d128_A host_dram_read_resp_throttled_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_pipe1_dram_dispatcher_U0_host_dram_read_resp_throttled_V_data_V_din),
    .if_full_n(host_dram_read_resp_throttled_V_data_V_full_n),
    .if_write(host_pipe1_dram_dispatcher_U0_host_dram_read_resp_throttled_V_data_V_write),
    .if_dout(host_dram_read_resp_throttled_V_data_V_dout),
    .if_empty_n(host_dram_read_resp_throttled_V_data_V_empty_n),
    .if_read(host_dram_throttle_unit_U0_host_dram_read_resp_throttled_V_data_V_read)
);

fifo_w8_d128_A host_dramA_read_req_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_pipe0_dram_dispatcher_U0_host_dramA_read_req_V_num_din),
    .if_full_n(host_dramA_read_req_V_num_full_n),
    .if_write(host_pipe0_dram_dispatcher_U0_host_dramA_read_req_V_num_write),
    .if_dout(host_dramA_read_req_V_num_dout),
    .if_empty_n(host_dramA_read_req_V_num_empty_n),
    .if_read(dramA_read_req_multiplexer_U0_host_dramA_read_req_V_num_read)
);

fifo_w64_d128_A host_dramA_read_req_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_pipe0_dram_dispatcher_U0_host_dramA_read_req_V_addr_din),
    .if_full_n(host_dramA_read_req_V_addr_full_n),
    .if_write(host_pipe0_dram_dispatcher_U0_host_dramA_read_req_V_addr_write),
    .if_dout(host_dramA_read_req_V_addr_dout),
    .if_empty_n(host_dramA_read_req_V_addr_empty_n),
    .if_read(dramA_read_req_multiplexer_U0_host_dramA_read_req_V_addr_read)
);

fifo_w8_d128_A host_dramA_write_req_apply_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_pipe0_dram_dispatcher_U0_host_dramA_write_req_apply_V_num_din),
    .if_full_n(host_dramA_write_req_apply_V_num_full_n),
    .if_write(host_pipe0_dram_dispatcher_U0_host_dramA_write_req_apply_V_num_write),
    .if_dout(host_dramA_write_req_apply_V_num_dout),
    .if_empty_n(host_dramA_write_req_apply_V_num_empty_n),
    .if_read(dramA_write_multiplexer_U0_host_dramA_write_req_apply_V_num_read)
);

fifo_w64_d128_A host_dramA_write_req_apply_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_pipe0_dram_dispatcher_U0_host_dramA_write_req_apply_V_addr_din),
    .if_full_n(host_dramA_write_req_apply_V_addr_full_n),
    .if_write(host_pipe0_dram_dispatcher_U0_host_dramA_write_req_apply_V_addr_write),
    .if_dout(host_dramA_write_req_apply_V_addr_dout),
    .if_empty_n(host_dramA_write_req_apply_V_addr_empty_n),
    .if_read(dramA_write_multiplexer_U0_host_dramA_write_req_apply_V_addr_read)
);

fifo_w8_d128_A host_dramB_read_req_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_pipe0_dram_dispatcher_U0_host_dramB_read_req_V_num_din),
    .if_full_n(host_dramB_read_req_V_num_full_n),
    .if_write(host_pipe0_dram_dispatcher_U0_host_dramB_read_req_V_num_write),
    .if_dout(host_dramB_read_req_V_num_dout),
    .if_empty_n(host_dramB_read_req_V_num_empty_n),
    .if_read(dramB_read_req_multiplexer_U0_host_dramB_read_req_V_num_read)
);

fifo_w64_d128_A host_dramB_read_req_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_pipe0_dram_dispatcher_U0_host_dramB_read_req_V_addr_din),
    .if_full_n(host_dramB_read_req_V_addr_full_n),
    .if_write(host_pipe0_dram_dispatcher_U0_host_dramB_read_req_V_addr_write),
    .if_dout(host_dramB_read_req_V_addr_dout),
    .if_empty_n(host_dramB_read_req_V_addr_empty_n),
    .if_read(dramB_read_req_multiplexer_U0_host_dramB_read_req_V_addr_read)
);

fifo_w8_d128_A host_dramB_write_req_apply_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_pipe0_dram_dispatcher_U0_host_dramB_write_req_apply_V_num_din),
    .if_full_n(host_dramB_write_req_apply_V_num_full_n),
    .if_write(host_pipe0_dram_dispatcher_U0_host_dramB_write_req_apply_V_num_write),
    .if_dout(host_dramB_write_req_apply_V_num_dout),
    .if_empty_n(host_dramB_write_req_apply_V_num_empty_n),
    .if_read(dramB_write_multiplexer_U0_host_dramB_write_req_apply_V_num_read)
);

fifo_w64_d128_A host_dramB_write_req_apply_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_pipe0_dram_dispatcher_U0_host_dramB_write_req_apply_V_addr_din),
    .if_full_n(host_dramB_write_req_apply_V_addr_full_n),
    .if_write(host_pipe0_dram_dispatcher_U0_host_dramB_write_req_apply_V_addr_write),
    .if_dout(host_dramB_write_req_apply_V_addr_dout),
    .if_empty_n(host_dramB_write_req_apply_V_addr_empty_n),
    .if_read(dramB_write_multiplexer_U0_host_dramB_write_req_apply_V_addr_read)
);

fifo_w8_d128_A host_dramC_read_req_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_pipe0_dram_dispatcher_U0_host_dramC_read_req_V_num_din),
    .if_full_n(host_dramC_read_req_V_num_full_n),
    .if_write(host_pipe0_dram_dispatcher_U0_host_dramC_read_req_V_num_write),
    .if_dout(host_dramC_read_req_V_num_dout),
    .if_empty_n(host_dramC_read_req_V_num_empty_n),
    .if_read(dramC_read_req_multiplexer_U0_host_dramC_read_req_V_num_read)
);

fifo_w64_d128_A host_dramC_read_req_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_pipe0_dram_dispatcher_U0_host_dramC_read_req_V_addr_din),
    .if_full_n(host_dramC_read_req_V_addr_full_n),
    .if_write(host_pipe0_dram_dispatcher_U0_host_dramC_read_req_V_addr_write),
    .if_dout(host_dramC_read_req_V_addr_dout),
    .if_empty_n(host_dramC_read_req_V_addr_empty_n),
    .if_read(dramC_read_req_multiplexer_U0_host_dramC_read_req_V_addr_read)
);

fifo_w8_d128_A host_dramC_write_req_apply_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_pipe0_dram_dispatcher_U0_host_dramC_write_req_apply_V_num_din),
    .if_full_n(host_dramC_write_req_apply_V_num_full_n),
    .if_write(host_pipe0_dram_dispatcher_U0_host_dramC_write_req_apply_V_num_write),
    .if_dout(host_dramC_write_req_apply_V_num_dout),
    .if_empty_n(host_dramC_write_req_apply_V_num_empty_n),
    .if_read(dramC_write_multiplexer_U0_host_dramC_write_req_apply_V_num_read)
);

fifo_w64_d128_A host_dramC_write_req_apply_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_pipe0_dram_dispatcher_U0_host_dramC_write_req_apply_V_addr_din),
    .if_full_n(host_dramC_write_req_apply_V_addr_full_n),
    .if_write(host_pipe0_dram_dispatcher_U0_host_dramC_write_req_apply_V_addr_write),
    .if_dout(host_dramC_write_req_apply_V_addr_dout),
    .if_empty_n(host_dramC_write_req_apply_V_addr_empty_n),
    .if_read(dramC_write_multiplexer_U0_host_dramC_write_req_apply_V_addr_read)
);

fifo_w8_d128_A host_dramD_read_req_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_pipe0_dram_dispatcher_U0_host_dramD_read_req_V_num_din),
    .if_full_n(host_dramD_read_req_V_num_full_n),
    .if_write(host_pipe0_dram_dispatcher_U0_host_dramD_read_req_V_num_write),
    .if_dout(host_dramD_read_req_V_num_dout),
    .if_empty_n(host_dramD_read_req_V_num_empty_n),
    .if_read(dramD_read_req_multiplexer_U0_host_dramD_read_req_V_num_read)
);

fifo_w64_d128_A host_dramD_read_req_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_pipe0_dram_dispatcher_U0_host_dramD_read_req_V_addr_din),
    .if_full_n(host_dramD_read_req_V_addr_full_n),
    .if_write(host_pipe0_dram_dispatcher_U0_host_dramD_read_req_V_addr_write),
    .if_dout(host_dramD_read_req_V_addr_dout),
    .if_empty_n(host_dramD_read_req_V_addr_empty_n),
    .if_read(dramD_read_req_multiplexer_U0_host_dramD_read_req_V_addr_read)
);

fifo_w8_d128_A host_dramD_write_req_apply_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_pipe0_dram_dispatcher_U0_host_dramD_write_req_apply_V_num_din),
    .if_full_n(host_dramD_write_req_apply_V_num_full_n),
    .if_write(host_pipe0_dram_dispatcher_U0_host_dramD_write_req_apply_V_num_write),
    .if_dout(host_dramD_write_req_apply_V_num_dout),
    .if_empty_n(host_dramD_write_req_apply_V_num_empty_n),
    .if_read(dramD_write_multiplexer_U0_host_dramD_write_req_apply_V_num_read)
);

fifo_w64_d128_A host_dramD_write_req_apply_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_pipe0_dram_dispatcher_U0_host_dramD_write_req_apply_V_addr_din),
    .if_full_n(host_dramD_write_req_apply_V_addr_full_n),
    .if_write(host_pipe0_dram_dispatcher_U0_host_dramD_write_req_apply_V_addr_write),
    .if_dout(host_dramD_write_req_apply_V_addr_dout),
    .if_empty_n(host_dramD_write_req_apply_V_addr_empty_n),
    .if_read(dramD_write_multiplexer_U0_host_dramD_write_req_apply_V_addr_read)
);

fifo_w8_d128_A host_dram_dispatcher_write_context_V_bank_id_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_pipe0_dram_dispatcher_U0_host_dram_dispatcher_write_context_V_bank_id_din),
    .if_full_n(host_dram_dispatcher_write_context_V_bank_id_full_n),
    .if_write(host_pipe0_dram_dispatcher_U0_host_dram_dispatcher_write_context_V_bank_id_write),
    .if_dout(host_dram_dispatcher_write_context_V_bank_id_dout),
    .if_empty_n(host_dram_dispatcher_write_context_V_bank_id_empty_n),
    .if_read(host_pipe1_dram_dispatcher_U0_host_dram_dispatcher_write_context_V_bank_id_read)
);

fifo_w8_d128_A host_dram_dispatcher_write_context_V_end_bank_id_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_pipe0_dram_dispatcher_U0_host_dram_dispatcher_write_context_V_end_bank_id_din),
    .if_full_n(host_dram_dispatcher_write_context_V_end_bank_id_full_n),
    .if_write(host_pipe0_dram_dispatcher_U0_host_dram_dispatcher_write_context_V_end_bank_id_write),
    .if_dout(host_dram_dispatcher_write_context_V_end_bank_id_dout),
    .if_empty_n(host_dram_dispatcher_write_context_V_end_bank_id_empty_n),
    .if_read(host_pipe1_dram_dispatcher_U0_host_dram_dispatcher_write_context_V_end_bank_id_read)
);

fifo_w32_d128_A host_dram_dispatcher_write_context_V_before_boundry_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_pipe0_dram_dispatcher_U0_host_dram_dispatcher_write_context_V_before_boundry_num_din),
    .if_full_n(host_dram_dispatcher_write_context_V_before_boundry_num_full_n),
    .if_write(host_pipe0_dram_dispatcher_U0_host_dram_dispatcher_write_context_V_before_boundry_num_write),
    .if_dout(host_dram_dispatcher_write_context_V_before_boundry_num_dout),
    .if_empty_n(host_dram_dispatcher_write_context_V_before_boundry_num_empty_n),
    .if_read(host_pipe1_dram_dispatcher_U0_host_dram_dispatcher_write_context_V_before_boundry_num_read)
);

fifo_w32_d128_A host_dram_dispatcher_write_context_V_cmd_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_pipe0_dram_dispatcher_U0_host_dram_dispatcher_write_context_V_cmd_num_din),
    .if_full_n(host_dram_dispatcher_write_context_V_cmd_num_full_n),
    .if_write(host_pipe0_dram_dispatcher_U0_host_dram_dispatcher_write_context_V_cmd_num_write),
    .if_dout(host_dram_dispatcher_write_context_V_cmd_num_dout),
    .if_empty_n(host_dram_dispatcher_write_context_V_cmd_num_empty_n),
    .if_read(host_pipe1_dram_dispatcher_U0_host_dram_dispatcher_write_context_V_cmd_num_read)
);

fifo_w8_d128_A host_dram_dispatcher_read_context_V_bank_id_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_pipe0_dram_dispatcher_U0_host_dram_dispatcher_read_context_V_bank_id_din),
    .if_full_n(host_dram_dispatcher_read_context_V_bank_id_full_n),
    .if_write(host_pipe0_dram_dispatcher_U0_host_dram_dispatcher_read_context_V_bank_id_write),
    .if_dout(host_dram_dispatcher_read_context_V_bank_id_dout),
    .if_empty_n(host_dram_dispatcher_read_context_V_bank_id_empty_n),
    .if_read(host_pipe1_dram_dispatcher_U0_host_dram_dispatcher_read_context_V_bank_id_read)
);

fifo_w8_d128_A host_dram_dispatcher_read_context_V_end_bank_id_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_pipe0_dram_dispatcher_U0_host_dram_dispatcher_read_context_V_end_bank_id_din),
    .if_full_n(host_dram_dispatcher_read_context_V_end_bank_id_full_n),
    .if_write(host_pipe0_dram_dispatcher_U0_host_dram_dispatcher_read_context_V_end_bank_id_write),
    .if_dout(host_dram_dispatcher_read_context_V_end_bank_id_dout),
    .if_empty_n(host_dram_dispatcher_read_context_V_end_bank_id_empty_n),
    .if_read(host_pipe1_dram_dispatcher_U0_host_dram_dispatcher_read_context_V_end_bank_id_read)
);

fifo_w32_d128_A host_dram_dispatcher_read_context_V_cmd_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_pipe0_dram_dispatcher_U0_host_dram_dispatcher_read_context_V_cmd_num_din),
    .if_full_n(host_dram_dispatcher_read_context_V_cmd_num_full_n),
    .if_write(host_pipe0_dram_dispatcher_U0_host_dram_dispatcher_read_context_V_cmd_num_write),
    .if_dout(host_dram_dispatcher_read_context_V_cmd_num_dout),
    .if_empty_n(host_dram_dispatcher_read_context_V_cmd_num_empty_n),
    .if_read(host_pipe1_dram_dispatcher_U0_host_dram_dispatcher_read_context_V_cmd_num_read)
);

fifo_w1_d128_A host_dramA_read_resp_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_dramA_read_resp_V_last_din),
    .if_full_n(host_dramA_read_resp_V_last_full_n),
    .if_write(dramA_read_resp_multiplexer_U0_host_dramA_read_resp_V_last_write),
    .if_dout(host_dramA_read_resp_V_last_dout),
    .if_empty_n(host_dramA_read_resp_V_last_empty_n),
    .if_read(host_pipe1_dram_dispatcher_U0_host_dramA_read_resp_V_last_read)
);

fifo_w512_d128_A host_dramA_read_resp_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dramA_read_resp_multiplexer_U0_host_dramA_read_resp_V_data_V_din),
    .if_full_n(host_dramA_read_resp_V_data_V_full_n),
    .if_write(dramA_read_resp_multiplexer_U0_host_dramA_read_resp_V_data_V_write),
    .if_dout(host_dramA_read_resp_V_data_V_dout),
    .if_empty_n(host_dramA_read_resp_V_data_V_empty_n),
    .if_read(host_pipe1_dram_dispatcher_U0_host_dramA_read_resp_V_data_V_read)
);

fifo_w1_d128_A host_dramA_write_req_data_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_dramA_write_req_data_V_last_din),
    .if_full_n(host_dramA_write_req_data_V_last_full_n),
    .if_write(host_pipe1_dram_dispatcher_U0_host_dramA_write_req_data_V_last_write),
    .if_dout(host_dramA_write_req_data_V_last_dout),
    .if_empty_n(host_dramA_write_req_data_V_last_empty_n),
    .if_read(dramA_write_multiplexer_U0_host_dramA_write_req_data_V_last_read)
);

fifo_w512_d128_A host_dramA_write_req_data_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_pipe1_dram_dispatcher_U0_host_dramA_write_req_data_V_data_V_din),
    .if_full_n(host_dramA_write_req_data_V_data_V_full_n),
    .if_write(host_pipe1_dram_dispatcher_U0_host_dramA_write_req_data_V_data_V_write),
    .if_dout(host_dramA_write_req_data_V_data_V_dout),
    .if_empty_n(host_dramA_write_req_data_V_data_V_empty_n),
    .if_read(dramA_write_multiplexer_U0_host_dramA_write_req_data_V_data_V_read)
);

fifo_w1_d128_A host_dramB_read_resp_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_dramB_read_resp_V_last_din),
    .if_full_n(host_dramB_read_resp_V_last_full_n),
    .if_write(dramB_read_resp_multiplexer_U0_host_dramB_read_resp_V_last_write),
    .if_dout(host_dramB_read_resp_V_last_dout),
    .if_empty_n(host_dramB_read_resp_V_last_empty_n),
    .if_read(host_pipe1_dram_dispatcher_U0_host_dramB_read_resp_V_last_read)
);

fifo_w512_d128_A host_dramB_read_resp_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dramB_read_resp_multiplexer_U0_host_dramB_read_resp_V_data_V_din),
    .if_full_n(host_dramB_read_resp_V_data_V_full_n),
    .if_write(dramB_read_resp_multiplexer_U0_host_dramB_read_resp_V_data_V_write),
    .if_dout(host_dramB_read_resp_V_data_V_dout),
    .if_empty_n(host_dramB_read_resp_V_data_V_empty_n),
    .if_read(host_pipe1_dram_dispatcher_U0_host_dramB_read_resp_V_data_V_read)
);

fifo_w1_d128_A host_dramB_write_req_data_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_dramB_write_req_data_V_last_din),
    .if_full_n(host_dramB_write_req_data_V_last_full_n),
    .if_write(host_pipe1_dram_dispatcher_U0_host_dramB_write_req_data_V_last_write),
    .if_dout(host_dramB_write_req_data_V_last_dout),
    .if_empty_n(host_dramB_write_req_data_V_last_empty_n),
    .if_read(dramB_write_multiplexer_U0_host_dramB_write_req_data_V_last_read)
);

fifo_w512_d128_A host_dramB_write_req_data_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_pipe1_dram_dispatcher_U0_host_dramB_write_req_data_V_data_V_din),
    .if_full_n(host_dramB_write_req_data_V_data_V_full_n),
    .if_write(host_pipe1_dram_dispatcher_U0_host_dramB_write_req_data_V_data_V_write),
    .if_dout(host_dramB_write_req_data_V_data_V_dout),
    .if_empty_n(host_dramB_write_req_data_V_data_V_empty_n),
    .if_read(dramB_write_multiplexer_U0_host_dramB_write_req_data_V_data_V_read)
);

fifo_w1_d128_A host_dramC_read_resp_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_dramC_read_resp_V_last_din),
    .if_full_n(host_dramC_read_resp_V_last_full_n),
    .if_write(dramC_read_resp_multiplexer_U0_host_dramC_read_resp_V_last_write),
    .if_dout(host_dramC_read_resp_V_last_dout),
    .if_empty_n(host_dramC_read_resp_V_last_empty_n),
    .if_read(host_pipe1_dram_dispatcher_U0_host_dramC_read_resp_V_last_read)
);

fifo_w512_d128_A host_dramC_read_resp_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dramC_read_resp_multiplexer_U0_host_dramC_read_resp_V_data_V_din),
    .if_full_n(host_dramC_read_resp_V_data_V_full_n),
    .if_write(dramC_read_resp_multiplexer_U0_host_dramC_read_resp_V_data_V_write),
    .if_dout(host_dramC_read_resp_V_data_V_dout),
    .if_empty_n(host_dramC_read_resp_V_data_V_empty_n),
    .if_read(host_pipe1_dram_dispatcher_U0_host_dramC_read_resp_V_data_V_read)
);

fifo_w1_d128_A host_dramC_write_req_data_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_dramC_write_req_data_V_last_din),
    .if_full_n(host_dramC_write_req_data_V_last_full_n),
    .if_write(host_pipe1_dram_dispatcher_U0_host_dramC_write_req_data_V_last_write),
    .if_dout(host_dramC_write_req_data_V_last_dout),
    .if_empty_n(host_dramC_write_req_data_V_last_empty_n),
    .if_read(dramC_write_multiplexer_U0_host_dramC_write_req_data_V_last_read)
);

fifo_w512_d128_A host_dramC_write_req_data_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_pipe1_dram_dispatcher_U0_host_dramC_write_req_data_V_data_V_din),
    .if_full_n(host_dramC_write_req_data_V_data_V_full_n),
    .if_write(host_pipe1_dram_dispatcher_U0_host_dramC_write_req_data_V_data_V_write),
    .if_dout(host_dramC_write_req_data_V_data_V_dout),
    .if_empty_n(host_dramC_write_req_data_V_data_V_empty_n),
    .if_read(dramC_write_multiplexer_U0_host_dramC_write_req_data_V_data_V_read)
);

fifo_w1_d128_A host_dramD_read_resp_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_dramD_read_resp_V_last_din),
    .if_full_n(host_dramD_read_resp_V_last_full_n),
    .if_write(dramD_read_resp_multiplexer_U0_host_dramD_read_resp_V_last_write),
    .if_dout(host_dramD_read_resp_V_last_dout),
    .if_empty_n(host_dramD_read_resp_V_last_empty_n),
    .if_read(host_pipe1_dram_dispatcher_U0_host_dramD_read_resp_V_last_read)
);

fifo_w512_d128_A host_dramD_read_resp_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dramD_read_resp_multiplexer_U0_host_dramD_read_resp_V_data_V_din),
    .if_full_n(host_dramD_read_resp_V_data_V_full_n),
    .if_write(dramD_read_resp_multiplexer_U0_host_dramD_read_resp_V_data_V_write),
    .if_dout(host_dramD_read_resp_V_data_V_dout),
    .if_empty_n(host_dramD_read_resp_V_data_V_empty_n),
    .if_read(host_pipe1_dram_dispatcher_U0_host_dramD_read_resp_V_data_V_read)
);

fifo_w1_d128_A host_dramD_write_req_data_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_dramD_write_req_data_V_last_din),
    .if_full_n(host_dramD_write_req_data_V_last_full_n),
    .if_write(host_pipe1_dram_dispatcher_U0_host_dramD_write_req_data_V_last_write),
    .if_dout(host_dramD_write_req_data_V_last_dout),
    .if_empty_n(host_dramD_write_req_data_V_last_empty_n),
    .if_read(dramD_write_multiplexer_U0_host_dramD_write_req_data_V_last_read)
);

fifo_w512_d128_A host_dramD_write_req_data_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(host_pipe1_dram_dispatcher_U0_host_dramD_write_req_data_V_data_V_din),
    .if_full_n(host_dramD_write_req_data_V_data_V_full_n),
    .if_write(host_pipe1_dram_dispatcher_U0_host_dramD_write_req_data_V_data_V_write),
    .if_dout(host_dramD_write_req_data_V_data_V_dout),
    .if_empty_n(host_dramD_write_req_data_V_data_V_empty_n),
    .if_read(dramD_write_multiplexer_U0_host_dramD_write_req_data_V_data_V_read)
);

fifo_w8_d128_A device_dram_write_req_apply_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(unused_channel_preserver_U0_device_dram_write_req_apply_V_num_din),
    .if_full_n(device_dram_write_req_apply_V_num_full_n),
    .if_write(unused_channel_preserver_U0_device_dram_write_req_apply_V_num_write),
    .if_dout(device_dram_write_req_apply_V_num_dout),
    .if_empty_n(device_dram_write_req_apply_V_num_empty_n),
    .if_read(device_dram_req_time_marker_U0_device_dram_write_req_apply_V_num_read)
);

fifo_w64_d128_A device_dram_write_req_apply_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(unused_channel_preserver_U0_device_dram_write_req_apply_V_addr_din),
    .if_full_n(device_dram_write_req_apply_V_addr_full_n),
    .if_write(unused_channel_preserver_U0_device_dram_write_req_apply_V_addr_write),
    .if_dout(device_dram_write_req_apply_V_addr_dout),
    .if_empty_n(device_dram_write_req_apply_V_addr_empty_n),
    .if_read(device_dram_req_time_marker_U0_device_dram_write_req_apply_V_addr_read)
);

fifo_w8_d128_A device_dram_read_req_with_time_V_req_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_dram_req_time_marker_U0_device_dram_read_req_with_time_V_req_num_din),
    .if_full_n(device_dram_read_req_with_time_V_req_num_full_n),
    .if_write(device_dram_req_time_marker_U0_device_dram_read_req_with_time_V_req_num_write),
    .if_dout(device_dram_read_req_with_time_V_req_num_dout),
    .if_empty_n(device_dram_read_req_with_time_V_req_num_empty_n),
    .if_read(device_dram_delay_unit_U0_device_dram_read_req_with_time_V_req_num_read)
);

fifo_w64_d128_A device_dram_read_req_with_time_V_req_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_dram_req_time_marker_U0_device_dram_read_req_with_time_V_req_addr_din),
    .if_full_n(device_dram_read_req_with_time_V_req_addr_full_n),
    .if_write(device_dram_req_time_marker_U0_device_dram_read_req_with_time_V_req_addr_write),
    .if_dout(device_dram_read_req_with_time_V_req_addr_dout),
    .if_empty_n(device_dram_read_req_with_time_V_req_addr_empty_n),
    .if_read(device_dram_delay_unit_U0_device_dram_read_req_with_time_V_req_addr_read)
);

fifo_w64_d128_A device_dram_read_req_with_time_V_time_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_dram_req_time_marker_U0_device_dram_read_req_with_time_V_time_din),
    .if_full_n(device_dram_read_req_with_time_V_time_full_n),
    .if_write(device_dram_req_time_marker_U0_device_dram_read_req_with_time_V_time_write),
    .if_dout(device_dram_read_req_with_time_V_time_dout),
    .if_empty_n(device_dram_read_req_with_time_V_time_empty_n),
    .if_read(device_dram_delay_unit_U0_device_dram_read_req_with_time_V_time_read)
);

fifo_w8_d128_A device_dram_write_req_apply_with_time_V_req_apply_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_dram_req_time_marker_U0_device_dram_write_req_apply_with_time_V_req_apply_num_din),
    .if_full_n(device_dram_write_req_apply_with_time_V_req_apply_num_full_n),
    .if_write(device_dram_req_time_marker_U0_device_dram_write_req_apply_with_time_V_req_apply_num_write),
    .if_dout(device_dram_write_req_apply_with_time_V_req_apply_num_dout),
    .if_empty_n(device_dram_write_req_apply_with_time_V_req_apply_num_empty_n),
    .if_read(device_dram_delay_unit_U0_device_dram_write_req_apply_with_time_V_req_apply_num_read)
);

fifo_w64_d128_A device_dram_write_req_apply_with_time_V_req_apply_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_dram_req_time_marker_U0_device_dram_write_req_apply_with_time_V_req_apply_addr_din),
    .if_full_n(device_dram_write_req_apply_with_time_V_req_apply_addr_full_n),
    .if_write(device_dram_req_time_marker_U0_device_dram_write_req_apply_with_time_V_req_apply_addr_write),
    .if_dout(device_dram_write_req_apply_with_time_V_req_apply_addr_dout),
    .if_empty_n(device_dram_write_req_apply_with_time_V_req_apply_addr_empty_n),
    .if_read(device_dram_delay_unit_U0_device_dram_write_req_apply_with_time_V_req_apply_addr_read)
);

fifo_w64_d128_A device_dram_write_req_apply_with_time_V_time_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_dram_req_time_marker_U0_device_dram_write_req_apply_with_time_V_time_din),
    .if_full_n(device_dram_write_req_apply_with_time_V_time_full_n),
    .if_write(device_dram_req_time_marker_U0_device_dram_write_req_apply_with_time_V_time_write),
    .if_dout(device_dram_write_req_apply_with_time_V_time_dout),
    .if_empty_n(device_dram_write_req_apply_with_time_V_time_empty_n),
    .if_read(device_dram_delay_unit_U0_device_dram_write_req_apply_with_time_V_time_read)
);

fifo_w8_d128_A device_dram_read_req_delayed_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_dram_delay_unit_U0_device_dram_read_req_delayed_V_num_din),
    .if_full_n(device_dram_read_req_delayed_V_num_full_n),
    .if_write(device_dram_delay_unit_U0_device_dram_read_req_delayed_V_num_write),
    .if_dout(device_dram_read_req_delayed_V_num_dout),
    .if_empty_n(device_dram_read_req_delayed_V_num_empty_n),
    .if_read(device_pipe0_dram_dispatcher_U0_device_dram_read_req_delayed_V_num_read)
);

fifo_w64_d128_A device_dram_read_req_delayed_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_dram_delay_unit_U0_device_dram_read_req_delayed_V_addr_din),
    .if_full_n(device_dram_read_req_delayed_V_addr_full_n),
    .if_write(device_dram_delay_unit_U0_device_dram_read_req_delayed_V_addr_write),
    .if_dout(device_dram_read_req_delayed_V_addr_dout),
    .if_empty_n(device_dram_read_req_delayed_V_addr_empty_n),
    .if_read(device_pipe0_dram_dispatcher_U0_device_dram_read_req_delayed_V_addr_read)
);

fifo_w8_d128_A device_dram_write_req_apply_delayed_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_dram_delay_unit_U0_device_dram_write_req_apply_delayed_V_num_din),
    .if_full_n(device_dram_write_req_apply_delayed_V_num_full_n),
    .if_write(device_dram_delay_unit_U0_device_dram_write_req_apply_delayed_V_num_write),
    .if_dout(device_dram_write_req_apply_delayed_V_num_dout),
    .if_empty_n(device_dram_write_req_apply_delayed_V_num_empty_n),
    .if_read(device_pipe0_dram_dispatcher_U0_device_dram_write_req_apply_delayed_V_num_read)
);

fifo_w64_d128_A device_dram_write_req_apply_delayed_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_dram_delay_unit_U0_device_dram_write_req_apply_delayed_V_addr_din),
    .if_full_n(device_dram_write_req_apply_delayed_V_addr_full_n),
    .if_write(device_dram_delay_unit_U0_device_dram_write_req_apply_delayed_V_addr_write),
    .if_dout(device_dram_write_req_apply_delayed_V_addr_dout),
    .if_empty_n(device_dram_write_req_apply_delayed_V_addr_empty_n),
    .if_read(device_pipe0_dram_dispatcher_U0_device_dram_write_req_apply_delayed_V_addr_read)
);

fifo_w1_d128_A device_dram_write_req_data_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_dram_write_req_data_V_last_din),
    .if_full_n(device_dram_write_req_data_V_last_full_n),
    .if_write(unused_channel_preserver_U0_device_dram_write_req_data_V_last_write),
    .if_dout(device_dram_write_req_data_V_last_dout),
    .if_empty_n(device_dram_write_req_data_V_last_empty_n),
    .if_read(device_delayed_channel_forwarder_U0_device_dram_write_req_data_V_last_read)
);

fifo_w512_d128_A device_dram_write_req_data_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(unused_channel_preserver_U0_device_dram_write_req_data_V_data_V_din),
    .if_full_n(device_dram_write_req_data_V_data_V_full_n),
    .if_write(unused_channel_preserver_U0_device_dram_write_req_data_V_data_V_write),
    .if_dout(device_dram_write_req_data_V_data_V_dout),
    .if_empty_n(device_dram_write_req_data_V_data_V_empty_n),
    .if_read(device_delayed_channel_forwarder_U0_device_dram_write_req_data_V_data_V_read)
);

fifo_w1_d128_A device_dram_write_req_data_delayed_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_dram_write_req_data_delayed_V_last_din),
    .if_full_n(device_dram_write_req_data_delayed_V_last_full_n),
    .if_write(device_delayed_channel_forwarder_U0_device_dram_write_req_data_delayed_V_last_write),
    .if_dout(device_dram_write_req_data_delayed_V_last_dout),
    .if_empty_n(device_dram_write_req_data_delayed_V_last_empty_n),
    .if_read(device_dram_throttle_unit_U0_device_dram_write_req_data_delayed_V_last_read)
);

fifo_w512_d128_A device_dram_write_req_data_delayed_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_delayed_channel_forwarder_U0_device_dram_write_req_data_delayed_V_data_V_din),
    .if_full_n(device_dram_write_req_data_delayed_V_data_V_full_n),
    .if_write(device_delayed_channel_forwarder_U0_device_dram_write_req_data_delayed_V_data_V_write),
    .if_dout(device_dram_write_req_data_delayed_V_data_V_dout),
    .if_empty_n(device_dram_write_req_data_delayed_V_data_V_empty_n),
    .if_read(device_dram_throttle_unit_U0_device_dram_write_req_data_delayed_V_data_V_read)
);

fifo_w1_d128_A device_dram_read_resp_delayed_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_dram_read_resp_delayed_V_last_din),
    .if_full_n(device_dram_read_resp_delayed_V_last_full_n),
    .if_write(device_dram_throttle_unit_U0_device_dram_read_resp_delayed_V_last_write),
    .if_dout(device_dram_read_resp_delayed_V_last_dout),
    .if_empty_n(device_dram_read_resp_delayed_V_last_empty_n),
    .if_read(device_delayed_channel_forwarder_U0_device_dram_read_resp_delayed_V_last_read)
);

fifo_w512_d128_A device_dram_read_resp_delayed_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_dram_throttle_unit_U0_device_dram_read_resp_delayed_V_data_V_din),
    .if_full_n(device_dram_read_resp_delayed_V_data_V_full_n),
    .if_write(device_dram_throttle_unit_U0_device_dram_read_resp_delayed_V_data_V_write),
    .if_dout(device_dram_read_resp_delayed_V_data_V_dout),
    .if_empty_n(device_dram_read_resp_delayed_V_data_V_empty_n),
    .if_read(device_delayed_channel_forwarder_U0_device_dram_read_resp_delayed_V_data_V_read)
);

fifo_w1_d128_A device_dram_write_req_data_throttled_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_dram_write_req_data_throttled_V_last_din),
    .if_full_n(device_dram_write_req_data_throttled_V_last_full_n),
    .if_write(device_dram_throttle_unit_U0_device_dram_write_req_data_throttled_V_last_write),
    .if_dout(device_dram_write_req_data_throttled_V_last_dout),
    .if_empty_n(device_dram_write_req_data_throttled_V_last_empty_n),
    .if_read(device_pipe1_dram_dispatcher_U0_device_dram_write_req_data_throttled_V_last_read)
);

fifo_w512_d128_A device_dram_write_req_data_throttled_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_dram_throttle_unit_U0_device_dram_write_req_data_throttled_V_data_V_din),
    .if_full_n(device_dram_write_req_data_throttled_V_data_V_full_n),
    .if_write(device_dram_throttle_unit_U0_device_dram_write_req_data_throttled_V_data_V_write),
    .if_dout(device_dram_write_req_data_throttled_V_data_V_dout),
    .if_empty_n(device_dram_write_req_data_throttled_V_data_V_empty_n),
    .if_read(device_pipe1_dram_dispatcher_U0_device_dram_write_req_data_throttled_V_data_V_read)
);

fifo_w1_d128_A device_dram_read_resp_throttled_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_dram_read_resp_throttled_V_last_din),
    .if_full_n(device_dram_read_resp_throttled_V_last_full_n),
    .if_write(device_pipe1_dram_dispatcher_U0_device_dram_read_resp_throttled_V_last_write),
    .if_dout(device_dram_read_resp_throttled_V_last_dout),
    .if_empty_n(device_dram_read_resp_throttled_V_last_empty_n),
    .if_read(device_dram_throttle_unit_U0_device_dram_read_resp_throttled_V_last_read)
);

fifo_w512_d128_A device_dram_read_resp_throttled_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_pipe1_dram_dispatcher_U0_device_dram_read_resp_throttled_V_data_V_din),
    .if_full_n(device_dram_read_resp_throttled_V_data_V_full_n),
    .if_write(device_pipe1_dram_dispatcher_U0_device_dram_read_resp_throttled_V_data_V_write),
    .if_dout(device_dram_read_resp_throttled_V_data_V_dout),
    .if_empty_n(device_dram_read_resp_throttled_V_data_V_empty_n),
    .if_read(device_dram_throttle_unit_U0_device_dram_read_resp_throttled_V_data_V_read)
);

fifo_w8_d128_A device_dramA_read_req_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_pipe0_dram_dispatcher_U0_device_dramA_read_req_V_num_din),
    .if_full_n(device_dramA_read_req_V_num_full_n),
    .if_write(device_pipe0_dram_dispatcher_U0_device_dramA_read_req_V_num_write),
    .if_dout(device_dramA_read_req_V_num_dout),
    .if_empty_n(device_dramA_read_req_V_num_empty_n),
    .if_read(dramA_read_req_multiplexer_U0_device_dramA_read_req_V_num_read)
);

fifo_w64_d128_A device_dramA_read_req_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_pipe0_dram_dispatcher_U0_device_dramA_read_req_V_addr_din),
    .if_full_n(device_dramA_read_req_V_addr_full_n),
    .if_write(device_pipe0_dram_dispatcher_U0_device_dramA_read_req_V_addr_write),
    .if_dout(device_dramA_read_req_V_addr_dout),
    .if_empty_n(device_dramA_read_req_V_addr_empty_n),
    .if_read(dramA_read_req_multiplexer_U0_device_dramA_read_req_V_addr_read)
);

fifo_w8_d128_A device_dramA_write_req_apply_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_pipe0_dram_dispatcher_U0_device_dramA_write_req_apply_V_num_din),
    .if_full_n(device_dramA_write_req_apply_V_num_full_n),
    .if_write(device_pipe0_dram_dispatcher_U0_device_dramA_write_req_apply_V_num_write),
    .if_dout(device_dramA_write_req_apply_V_num_dout),
    .if_empty_n(device_dramA_write_req_apply_V_num_empty_n),
    .if_read(dramA_write_multiplexer_U0_device_dramA_write_req_apply_V_num_read)
);

fifo_w64_d128_A device_dramA_write_req_apply_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_pipe0_dram_dispatcher_U0_device_dramA_write_req_apply_V_addr_din),
    .if_full_n(device_dramA_write_req_apply_V_addr_full_n),
    .if_write(device_pipe0_dram_dispatcher_U0_device_dramA_write_req_apply_V_addr_write),
    .if_dout(device_dramA_write_req_apply_V_addr_dout),
    .if_empty_n(device_dramA_write_req_apply_V_addr_empty_n),
    .if_read(dramA_write_multiplexer_U0_device_dramA_write_req_apply_V_addr_read)
);

fifo_w8_d128_A device_dramB_read_req_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_pipe0_dram_dispatcher_U0_device_dramB_read_req_V_num_din),
    .if_full_n(device_dramB_read_req_V_num_full_n),
    .if_write(device_pipe0_dram_dispatcher_U0_device_dramB_read_req_V_num_write),
    .if_dout(device_dramB_read_req_V_num_dout),
    .if_empty_n(device_dramB_read_req_V_num_empty_n),
    .if_read(dramB_read_req_multiplexer_U0_device_dramB_read_req_V_num_read)
);

fifo_w64_d128_A device_dramB_read_req_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_pipe0_dram_dispatcher_U0_device_dramB_read_req_V_addr_din),
    .if_full_n(device_dramB_read_req_V_addr_full_n),
    .if_write(device_pipe0_dram_dispatcher_U0_device_dramB_read_req_V_addr_write),
    .if_dout(device_dramB_read_req_V_addr_dout),
    .if_empty_n(device_dramB_read_req_V_addr_empty_n),
    .if_read(dramB_read_req_multiplexer_U0_device_dramB_read_req_V_addr_read)
);

fifo_w8_d128_A device_dramB_write_req_apply_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_pipe0_dram_dispatcher_U0_device_dramB_write_req_apply_V_num_din),
    .if_full_n(device_dramB_write_req_apply_V_num_full_n),
    .if_write(device_pipe0_dram_dispatcher_U0_device_dramB_write_req_apply_V_num_write),
    .if_dout(device_dramB_write_req_apply_V_num_dout),
    .if_empty_n(device_dramB_write_req_apply_V_num_empty_n),
    .if_read(dramB_write_multiplexer_U0_device_dramB_write_req_apply_V_num_read)
);

fifo_w64_d128_A device_dramB_write_req_apply_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_pipe0_dram_dispatcher_U0_device_dramB_write_req_apply_V_addr_din),
    .if_full_n(device_dramB_write_req_apply_V_addr_full_n),
    .if_write(device_pipe0_dram_dispatcher_U0_device_dramB_write_req_apply_V_addr_write),
    .if_dout(device_dramB_write_req_apply_V_addr_dout),
    .if_empty_n(device_dramB_write_req_apply_V_addr_empty_n),
    .if_read(dramB_write_multiplexer_U0_device_dramB_write_req_apply_V_addr_read)
);

fifo_w8_d128_A device_dramC_read_req_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_pipe0_dram_dispatcher_U0_device_dramC_read_req_V_num_din),
    .if_full_n(device_dramC_read_req_V_num_full_n),
    .if_write(device_pipe0_dram_dispatcher_U0_device_dramC_read_req_V_num_write),
    .if_dout(device_dramC_read_req_V_num_dout),
    .if_empty_n(device_dramC_read_req_V_num_empty_n),
    .if_read(dramC_read_req_multiplexer_U0_device_dramC_read_req_V_num_read)
);

fifo_w64_d128_A device_dramC_read_req_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_pipe0_dram_dispatcher_U0_device_dramC_read_req_V_addr_din),
    .if_full_n(device_dramC_read_req_V_addr_full_n),
    .if_write(device_pipe0_dram_dispatcher_U0_device_dramC_read_req_V_addr_write),
    .if_dout(device_dramC_read_req_V_addr_dout),
    .if_empty_n(device_dramC_read_req_V_addr_empty_n),
    .if_read(dramC_read_req_multiplexer_U0_device_dramC_read_req_V_addr_read)
);

fifo_w8_d128_A device_dramC_write_req_apply_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_pipe0_dram_dispatcher_U0_device_dramC_write_req_apply_V_num_din),
    .if_full_n(device_dramC_write_req_apply_V_num_full_n),
    .if_write(device_pipe0_dram_dispatcher_U0_device_dramC_write_req_apply_V_num_write),
    .if_dout(device_dramC_write_req_apply_V_num_dout),
    .if_empty_n(device_dramC_write_req_apply_V_num_empty_n),
    .if_read(dramC_write_multiplexer_U0_device_dramC_write_req_apply_V_num_read)
);

fifo_w64_d128_A device_dramC_write_req_apply_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_pipe0_dram_dispatcher_U0_device_dramC_write_req_apply_V_addr_din),
    .if_full_n(device_dramC_write_req_apply_V_addr_full_n),
    .if_write(device_pipe0_dram_dispatcher_U0_device_dramC_write_req_apply_V_addr_write),
    .if_dout(device_dramC_write_req_apply_V_addr_dout),
    .if_empty_n(device_dramC_write_req_apply_V_addr_empty_n),
    .if_read(dramC_write_multiplexer_U0_device_dramC_write_req_apply_V_addr_read)
);

fifo_w8_d128_A device_dramD_read_req_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_pipe0_dram_dispatcher_U0_device_dramD_read_req_V_num_din),
    .if_full_n(device_dramD_read_req_V_num_full_n),
    .if_write(device_pipe0_dram_dispatcher_U0_device_dramD_read_req_V_num_write),
    .if_dout(device_dramD_read_req_V_num_dout),
    .if_empty_n(device_dramD_read_req_V_num_empty_n),
    .if_read(dramD_read_req_multiplexer_U0_device_dramD_read_req_V_num_read)
);

fifo_w64_d128_A device_dramD_read_req_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_pipe0_dram_dispatcher_U0_device_dramD_read_req_V_addr_din),
    .if_full_n(device_dramD_read_req_V_addr_full_n),
    .if_write(device_pipe0_dram_dispatcher_U0_device_dramD_read_req_V_addr_write),
    .if_dout(device_dramD_read_req_V_addr_dout),
    .if_empty_n(device_dramD_read_req_V_addr_empty_n),
    .if_read(dramD_read_req_multiplexer_U0_device_dramD_read_req_V_addr_read)
);

fifo_w8_d128_A device_dramD_write_req_apply_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_pipe0_dram_dispatcher_U0_device_dramD_write_req_apply_V_num_din),
    .if_full_n(device_dramD_write_req_apply_V_num_full_n),
    .if_write(device_pipe0_dram_dispatcher_U0_device_dramD_write_req_apply_V_num_write),
    .if_dout(device_dramD_write_req_apply_V_num_dout),
    .if_empty_n(device_dramD_write_req_apply_V_num_empty_n),
    .if_read(dramD_write_multiplexer_U0_device_dramD_write_req_apply_V_num_read)
);

fifo_w64_d128_A device_dramD_write_req_apply_V_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_pipe0_dram_dispatcher_U0_device_dramD_write_req_apply_V_addr_din),
    .if_full_n(device_dramD_write_req_apply_V_addr_full_n),
    .if_write(device_pipe0_dram_dispatcher_U0_device_dramD_write_req_apply_V_addr_write),
    .if_dout(device_dramD_write_req_apply_V_addr_dout),
    .if_empty_n(device_dramD_write_req_apply_V_addr_empty_n),
    .if_read(dramD_write_multiplexer_U0_device_dramD_write_req_apply_V_addr_read)
);

fifo_w8_d128_A device_dram_dispatcher_write_context_V_bank_id_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_pipe0_dram_dispatcher_U0_device_dram_dispatcher_write_context_V_bank_id_din),
    .if_full_n(device_dram_dispatcher_write_context_V_bank_id_full_n),
    .if_write(device_pipe0_dram_dispatcher_U0_device_dram_dispatcher_write_context_V_bank_id_write),
    .if_dout(device_dram_dispatcher_write_context_V_bank_id_dout),
    .if_empty_n(device_dram_dispatcher_write_context_V_bank_id_empty_n),
    .if_read(device_pipe1_dram_dispatcher_U0_device_dram_dispatcher_write_context_V_bank_id_read)
);

fifo_w8_d128_A device_dram_dispatcher_write_context_V_end_bank_id_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_pipe0_dram_dispatcher_U0_device_dram_dispatcher_write_context_V_end_bank_id_din),
    .if_full_n(device_dram_dispatcher_write_context_V_end_bank_id_full_n),
    .if_write(device_pipe0_dram_dispatcher_U0_device_dram_dispatcher_write_context_V_end_bank_id_write),
    .if_dout(device_dram_dispatcher_write_context_V_end_bank_id_dout),
    .if_empty_n(device_dram_dispatcher_write_context_V_end_bank_id_empty_n),
    .if_read(device_pipe1_dram_dispatcher_U0_device_dram_dispatcher_write_context_V_end_bank_id_read)
);

fifo_w32_d128_A device_dram_dispatcher_write_context_V_before_boundry_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_pipe0_dram_dispatcher_U0_device_dram_dispatcher_write_context_V_before_boundry_num_din),
    .if_full_n(device_dram_dispatcher_write_context_V_before_boundry_num_full_n),
    .if_write(device_pipe0_dram_dispatcher_U0_device_dram_dispatcher_write_context_V_before_boundry_num_write),
    .if_dout(device_dram_dispatcher_write_context_V_before_boundry_num_dout),
    .if_empty_n(device_dram_dispatcher_write_context_V_before_boundry_num_empty_n),
    .if_read(device_pipe1_dram_dispatcher_U0_device_dram_dispatcher_write_context_V_before_boundry_num_read)
);

fifo_w32_d128_A device_dram_dispatcher_write_context_V_cmd_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_pipe0_dram_dispatcher_U0_device_dram_dispatcher_write_context_V_cmd_num_din),
    .if_full_n(device_dram_dispatcher_write_context_V_cmd_num_full_n),
    .if_write(device_pipe0_dram_dispatcher_U0_device_dram_dispatcher_write_context_V_cmd_num_write),
    .if_dout(device_dram_dispatcher_write_context_V_cmd_num_dout),
    .if_empty_n(device_dram_dispatcher_write_context_V_cmd_num_empty_n),
    .if_read(device_pipe1_dram_dispatcher_U0_device_dram_dispatcher_write_context_V_cmd_num_read)
);

fifo_w8_d128_A device_dram_dispatcher_read_context_V_bank_id_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_pipe0_dram_dispatcher_U0_device_dram_dispatcher_read_context_V_bank_id_din),
    .if_full_n(device_dram_dispatcher_read_context_V_bank_id_full_n),
    .if_write(device_pipe0_dram_dispatcher_U0_device_dram_dispatcher_read_context_V_bank_id_write),
    .if_dout(device_dram_dispatcher_read_context_V_bank_id_dout),
    .if_empty_n(device_dram_dispatcher_read_context_V_bank_id_empty_n),
    .if_read(device_pipe1_dram_dispatcher_U0_device_dram_dispatcher_read_context_V_bank_id_read)
);

fifo_w8_d128_A device_dram_dispatcher_read_context_V_end_bank_id_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_pipe0_dram_dispatcher_U0_device_dram_dispatcher_read_context_V_end_bank_id_din),
    .if_full_n(device_dram_dispatcher_read_context_V_end_bank_id_full_n),
    .if_write(device_pipe0_dram_dispatcher_U0_device_dram_dispatcher_read_context_V_end_bank_id_write),
    .if_dout(device_dram_dispatcher_read_context_V_end_bank_id_dout),
    .if_empty_n(device_dram_dispatcher_read_context_V_end_bank_id_empty_n),
    .if_read(device_pipe1_dram_dispatcher_U0_device_dram_dispatcher_read_context_V_end_bank_id_read)
);

fifo_w32_d128_A device_dram_dispatcher_read_context_V_cmd_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_pipe0_dram_dispatcher_U0_device_dram_dispatcher_read_context_V_cmd_num_din),
    .if_full_n(device_dram_dispatcher_read_context_V_cmd_num_full_n),
    .if_write(device_pipe0_dram_dispatcher_U0_device_dram_dispatcher_read_context_V_cmd_num_write),
    .if_dout(device_dram_dispatcher_read_context_V_cmd_num_dout),
    .if_empty_n(device_dram_dispatcher_read_context_V_cmd_num_empty_n),
    .if_read(device_pipe1_dram_dispatcher_U0_device_dram_dispatcher_read_context_V_cmd_num_read)
);

fifo_w1_d128_A device_dramA_read_resp_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_dramA_read_resp_V_last_din),
    .if_full_n(device_dramA_read_resp_V_last_full_n),
    .if_write(dramA_read_resp_multiplexer_U0_device_dramA_read_resp_V_last_write),
    .if_dout(device_dramA_read_resp_V_last_dout),
    .if_empty_n(device_dramA_read_resp_V_last_empty_n),
    .if_read(device_pipe1_dram_dispatcher_U0_device_dramA_read_resp_V_last_read)
);

fifo_w512_d128_A device_dramA_read_resp_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dramA_read_resp_multiplexer_U0_device_dramA_read_resp_V_data_V_din),
    .if_full_n(device_dramA_read_resp_V_data_V_full_n),
    .if_write(dramA_read_resp_multiplexer_U0_device_dramA_read_resp_V_data_V_write),
    .if_dout(device_dramA_read_resp_V_data_V_dout),
    .if_empty_n(device_dramA_read_resp_V_data_V_empty_n),
    .if_read(device_pipe1_dram_dispatcher_U0_device_dramA_read_resp_V_data_V_read)
);

fifo_w1_d128_A device_dramA_write_req_data_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_dramA_write_req_data_V_last_din),
    .if_full_n(device_dramA_write_req_data_V_last_full_n),
    .if_write(device_pipe1_dram_dispatcher_U0_device_dramA_write_req_data_V_last_write),
    .if_dout(device_dramA_write_req_data_V_last_dout),
    .if_empty_n(device_dramA_write_req_data_V_last_empty_n),
    .if_read(dramA_write_multiplexer_U0_device_dramA_write_req_data_V_last_read)
);

fifo_w512_d128_A device_dramA_write_req_data_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_pipe1_dram_dispatcher_U0_device_dramA_write_req_data_V_data_V_din),
    .if_full_n(device_dramA_write_req_data_V_data_V_full_n),
    .if_write(device_pipe1_dram_dispatcher_U0_device_dramA_write_req_data_V_data_V_write),
    .if_dout(device_dramA_write_req_data_V_data_V_dout),
    .if_empty_n(device_dramA_write_req_data_V_data_V_empty_n),
    .if_read(dramA_write_multiplexer_U0_device_dramA_write_req_data_V_data_V_read)
);

fifo_w1_d128_A device_dramB_read_resp_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_dramB_read_resp_V_last_din),
    .if_full_n(device_dramB_read_resp_V_last_full_n),
    .if_write(dramB_read_resp_multiplexer_U0_device_dramB_read_resp_V_last_write),
    .if_dout(device_dramB_read_resp_V_last_dout),
    .if_empty_n(device_dramB_read_resp_V_last_empty_n),
    .if_read(device_pipe1_dram_dispatcher_U0_device_dramB_read_resp_V_last_read)
);

fifo_w512_d128_A device_dramB_read_resp_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dramB_read_resp_multiplexer_U0_device_dramB_read_resp_V_data_V_din),
    .if_full_n(device_dramB_read_resp_V_data_V_full_n),
    .if_write(dramB_read_resp_multiplexer_U0_device_dramB_read_resp_V_data_V_write),
    .if_dout(device_dramB_read_resp_V_data_V_dout),
    .if_empty_n(device_dramB_read_resp_V_data_V_empty_n),
    .if_read(device_pipe1_dram_dispatcher_U0_device_dramB_read_resp_V_data_V_read)
);

fifo_w1_d128_A device_dramB_write_req_data_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_dramB_write_req_data_V_last_din),
    .if_full_n(device_dramB_write_req_data_V_last_full_n),
    .if_write(device_pipe1_dram_dispatcher_U0_device_dramB_write_req_data_V_last_write),
    .if_dout(device_dramB_write_req_data_V_last_dout),
    .if_empty_n(device_dramB_write_req_data_V_last_empty_n),
    .if_read(dramB_write_multiplexer_U0_device_dramB_write_req_data_V_last_read)
);

fifo_w512_d128_A device_dramB_write_req_data_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_pipe1_dram_dispatcher_U0_device_dramB_write_req_data_V_data_V_din),
    .if_full_n(device_dramB_write_req_data_V_data_V_full_n),
    .if_write(device_pipe1_dram_dispatcher_U0_device_dramB_write_req_data_V_data_V_write),
    .if_dout(device_dramB_write_req_data_V_data_V_dout),
    .if_empty_n(device_dramB_write_req_data_V_data_V_empty_n),
    .if_read(dramB_write_multiplexer_U0_device_dramB_write_req_data_V_data_V_read)
);

fifo_w1_d128_A device_dramC_read_resp_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_dramC_read_resp_V_last_din),
    .if_full_n(device_dramC_read_resp_V_last_full_n),
    .if_write(dramC_read_resp_multiplexer_U0_device_dramC_read_resp_V_last_write),
    .if_dout(device_dramC_read_resp_V_last_dout),
    .if_empty_n(device_dramC_read_resp_V_last_empty_n),
    .if_read(device_pipe1_dram_dispatcher_U0_device_dramC_read_resp_V_last_read)
);

fifo_w512_d128_A device_dramC_read_resp_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dramC_read_resp_multiplexer_U0_device_dramC_read_resp_V_data_V_din),
    .if_full_n(device_dramC_read_resp_V_data_V_full_n),
    .if_write(dramC_read_resp_multiplexer_U0_device_dramC_read_resp_V_data_V_write),
    .if_dout(device_dramC_read_resp_V_data_V_dout),
    .if_empty_n(device_dramC_read_resp_V_data_V_empty_n),
    .if_read(device_pipe1_dram_dispatcher_U0_device_dramC_read_resp_V_data_V_read)
);

fifo_w1_d128_A device_dramC_write_req_data_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_dramC_write_req_data_V_last_din),
    .if_full_n(device_dramC_write_req_data_V_last_full_n),
    .if_write(device_pipe1_dram_dispatcher_U0_device_dramC_write_req_data_V_last_write),
    .if_dout(device_dramC_write_req_data_V_last_dout),
    .if_empty_n(device_dramC_write_req_data_V_last_empty_n),
    .if_read(dramC_write_multiplexer_U0_device_dramC_write_req_data_V_last_read)
);

fifo_w512_d128_A device_dramC_write_req_data_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_pipe1_dram_dispatcher_U0_device_dramC_write_req_data_V_data_V_din),
    .if_full_n(device_dramC_write_req_data_V_data_V_full_n),
    .if_write(device_pipe1_dram_dispatcher_U0_device_dramC_write_req_data_V_data_V_write),
    .if_dout(device_dramC_write_req_data_V_data_V_dout),
    .if_empty_n(device_dramC_write_req_data_V_data_V_empty_n),
    .if_read(dramC_write_multiplexer_U0_device_dramC_write_req_data_V_data_V_read)
);

fifo_w1_d128_A device_dramD_read_resp_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_dramD_read_resp_V_last_din),
    .if_full_n(device_dramD_read_resp_V_last_full_n),
    .if_write(dramD_read_resp_multiplexer_U0_device_dramD_read_resp_V_last_write),
    .if_dout(device_dramD_read_resp_V_last_dout),
    .if_empty_n(device_dramD_read_resp_V_last_empty_n),
    .if_read(device_pipe1_dram_dispatcher_U0_device_dramD_read_resp_V_last_read)
);

fifo_w512_d128_A device_dramD_read_resp_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dramD_read_resp_multiplexer_U0_device_dramD_read_resp_V_data_V_din),
    .if_full_n(device_dramD_read_resp_V_data_V_full_n),
    .if_write(dramD_read_resp_multiplexer_U0_device_dramD_read_resp_V_data_V_write),
    .if_dout(device_dramD_read_resp_V_data_V_dout),
    .if_empty_n(device_dramD_read_resp_V_data_V_empty_n),
    .if_read(device_pipe1_dram_dispatcher_U0_device_dramD_read_resp_V_data_V_read)
);

fifo_w1_d128_A device_dramD_write_req_data_V_last_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_dramD_write_req_data_V_last_din),
    .if_full_n(device_dramD_write_req_data_V_last_full_n),
    .if_write(device_pipe1_dram_dispatcher_U0_device_dramD_write_req_data_V_last_write),
    .if_dout(device_dramD_write_req_data_V_last_dout),
    .if_empty_n(device_dramD_write_req_data_V_last_empty_n),
    .if_read(dramD_write_multiplexer_U0_device_dramD_write_req_data_V_last_read)
);

fifo_w512_d128_A device_dramD_write_req_data_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(device_pipe1_dram_dispatcher_U0_device_dramD_write_req_data_V_data_V_din),
    .if_full_n(device_dramD_write_req_data_V_data_V_full_n),
    .if_write(device_pipe1_dram_dispatcher_U0_device_dramD_write_req_data_V_data_V_write),
    .if_dout(device_dramD_write_req_data_V_data_V_dout),
    .if_empty_n(device_dramD_write_req_data_V_data_V_empty_n),
    .if_read(dramD_write_multiplexer_U0_device_dramD_write_req_data_V_data_V_read)
);

fifo_w1_d128_A dramA_read_context_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dramA_read_context_V_din),
    .if_full_n(dramA_read_context_V_full_n),
    .if_write(dramA_read_req_multiplexer_U0_dramA_read_context_V_write),
    .if_dout(dramA_read_context_V_dout),
    .if_empty_n(dramA_read_context_V_empty_n),
    .if_read(dramA_read_resp_multiplexer_U0_dramA_read_context_V_read)
);

fifo_w1_d128_A dramB_read_context_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dramB_read_context_V_din),
    .if_full_n(dramB_read_context_V_full_n),
    .if_write(dramB_read_req_multiplexer_U0_dramB_read_context_V_write),
    .if_dout(dramB_read_context_V_dout),
    .if_empty_n(dramB_read_context_V_empty_n),
    .if_read(dramB_read_resp_multiplexer_U0_dramB_read_context_V_read)
);

fifo_w1_d128_A dramC_read_context_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dramC_read_context_V_din),
    .if_full_n(dramC_read_context_V_full_n),
    .if_write(dramC_read_req_multiplexer_U0_dramC_read_context_V_write),
    .if_dout(dramC_read_context_V_dout),
    .if_empty_n(dramC_read_context_V_empty_n),
    .if_read(dramC_read_resp_multiplexer_U0_dramC_read_context_V_read)
);

fifo_w1_d128_A dramD_read_context_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dramD_read_context_V_din),
    .if_full_n(dramD_read_context_V_full_n),
    .if_write(dramD_read_req_multiplexer_U0_dramD_read_context_V_write),
    .if_dout(dramD_read_context_V_dout),
    .if_empty_n(dramD_read_context_V_empty_n),
    .if_read(dramD_read_resp_multiplexer_U0_dramD_read_context_V_read)
);

fifo_w1_d4_A reset_dram_helper_app_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(reset_dram_helper_app_0_V_din),
    .if_full_n(reset_dram_helper_app_0_V_full_n),
    .if_write(reset_propaganda_U0_reset_dram_helper_app_0_V_write),
    .if_dout(reset_dram_helper_app_0_V_dout),
    .if_empty_n(reset_dram_helper_app_0_V_empty_n),
    .if_read(dram_helper_app_0_U0_reset_dram_helper_app_V_read)
);

fifo_w512_d512_A buf_app_input_data_0_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_helper_app_0_U0_buf_app_input_data_V_data_V_din),
    .if_full_n(buf_app_input_data_0_V_data_V_full_n),
    .if_write(dram_helper_app_0_U0_buf_app_input_data_V_data_V_write),
    .if_dout(buf_app_input_data_0_V_data_V_dout),
    .if_empty_n(buf_app_input_data_0_V_data_V_empty_n),
    .if_read(buf_app_input_data_forwarder_0_U0_buf_app_input_data_V_data_V_read)
);

fifo_w16_d512_A buf_app_input_data_0_V_len_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_helper_app_0_U0_buf_app_input_data_V_len_din),
    .if_full_n(buf_app_input_data_0_V_len_full_n),
    .if_write(dram_helper_app_0_U0_buf_app_input_data_V_len_write),
    .if_dout(buf_app_input_data_0_V_len_dout),
    .if_empty_n(buf_app_input_data_0_V_len_empty_n),
    .if_read(buf_app_input_data_forwarder_0_U0_buf_app_input_data_V_len_read)
);

fifo_w1_d512_A buf_app_input_data_0_V_eop_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(buf_app_input_data_0_V_eop_din),
    .if_full_n(buf_app_input_data_0_V_eop_full_n),
    .if_write(dram_helper_app_0_U0_buf_app_input_data_V_eop_write),
    .if_dout(buf_app_input_data_0_V_eop_dout),
    .if_empty_n(buf_app_input_data_0_V_eop_empty_n),
    .if_read(buf_app_input_data_forwarder_0_U0_buf_app_input_data_V_eop_read)
);

fifo_w1_d512_A buf_read_sig_app_input_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(buf_read_sig_app_input_data_0_V_din),
    .if_full_n(buf_read_sig_app_input_data_0_V_full_n),
    .if_write(buf_app_input_data_forwarder_0_U0_buf_read_sig_app_input_data_V_write),
    .if_dout(buf_read_sig_app_input_data_0_V_dout),
    .if_empty_n(buf_read_sig_app_input_data_0_V_empty_n),
    .if_read(dram_helper_app_0_U0_buf_read_sig_app_input_data_V_read)
);

fifo_w1_d4_A reset_dram_helper_app_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(reset_dram_helper_app_1_V_din),
    .if_full_n(reset_dram_helper_app_1_V_full_n),
    .if_write(reset_propaganda_U0_reset_dram_helper_app_1_V_write),
    .if_dout(reset_dram_helper_app_1_V_dout),
    .if_empty_n(reset_dram_helper_app_1_V_empty_n),
    .if_read(dram_helper_app_1_U0_reset_dram_helper_app_V_read)
);

fifo_w512_d512_A buf_app_input_data_1_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_helper_app_1_U0_buf_app_input_data_V_data_V_din),
    .if_full_n(buf_app_input_data_1_V_data_V_full_n),
    .if_write(dram_helper_app_1_U0_buf_app_input_data_V_data_V_write),
    .if_dout(buf_app_input_data_1_V_data_V_dout),
    .if_empty_n(buf_app_input_data_1_V_data_V_empty_n),
    .if_read(buf_app_input_data_forwarder_1_U0_buf_app_input_data_V_data_V_read)
);

fifo_w16_d512_A buf_app_input_data_1_V_len_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_helper_app_1_U0_buf_app_input_data_V_len_din),
    .if_full_n(buf_app_input_data_1_V_len_full_n),
    .if_write(dram_helper_app_1_U0_buf_app_input_data_V_len_write),
    .if_dout(buf_app_input_data_1_V_len_dout),
    .if_empty_n(buf_app_input_data_1_V_len_empty_n),
    .if_read(buf_app_input_data_forwarder_1_U0_buf_app_input_data_V_len_read)
);

fifo_w1_d512_A buf_app_input_data_1_V_eop_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(buf_app_input_data_1_V_eop_din),
    .if_full_n(buf_app_input_data_1_V_eop_full_n),
    .if_write(dram_helper_app_1_U0_buf_app_input_data_V_eop_write),
    .if_dout(buf_app_input_data_1_V_eop_dout),
    .if_empty_n(buf_app_input_data_1_V_eop_empty_n),
    .if_read(buf_app_input_data_forwarder_1_U0_buf_app_input_data_V_eop_read)
);

fifo_w1_d512_A buf_read_sig_app_input_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(buf_read_sig_app_input_data_1_V_din),
    .if_full_n(buf_read_sig_app_input_data_1_V_full_n),
    .if_write(buf_app_input_data_forwarder_1_U0_buf_read_sig_app_input_data_V_write),
    .if_dout(buf_read_sig_app_input_data_1_V_dout),
    .if_empty_n(buf_read_sig_app_input_data_1_V_empty_n),
    .if_read(dram_helper_app_1_U0_buf_read_sig_app_input_data_V_read)
);

fifo_w1_d4_A reset_dram_helper_app_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(reset_dram_helper_app_2_V_din),
    .if_full_n(reset_dram_helper_app_2_V_full_n),
    .if_write(reset_propaganda_U0_reset_dram_helper_app_2_V_write),
    .if_dout(reset_dram_helper_app_2_V_dout),
    .if_empty_n(reset_dram_helper_app_2_V_empty_n),
    .if_read(dram_helper_app_2_U0_reset_dram_helper_app_V_read)
);

fifo_w512_d512_A buf_app_input_data_2_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_helper_app_2_U0_buf_app_input_data_V_data_V_din),
    .if_full_n(buf_app_input_data_2_V_data_V_full_n),
    .if_write(dram_helper_app_2_U0_buf_app_input_data_V_data_V_write),
    .if_dout(buf_app_input_data_2_V_data_V_dout),
    .if_empty_n(buf_app_input_data_2_V_data_V_empty_n),
    .if_read(buf_app_input_data_forwarder_2_U0_buf_app_input_data_V_data_V_read)
);

fifo_w16_d512_A buf_app_input_data_2_V_len_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dram_helper_app_2_U0_buf_app_input_data_V_len_din),
    .if_full_n(buf_app_input_data_2_V_len_full_n),
    .if_write(dram_helper_app_2_U0_buf_app_input_data_V_len_write),
    .if_dout(buf_app_input_data_2_V_len_dout),
    .if_empty_n(buf_app_input_data_2_V_len_empty_n),
    .if_read(buf_app_input_data_forwarder_2_U0_buf_app_input_data_V_len_read)
);

fifo_w1_d512_A buf_app_input_data_2_V_eop_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(buf_app_input_data_2_V_eop_din),
    .if_full_n(buf_app_input_data_2_V_eop_full_n),
    .if_write(dram_helper_app_2_U0_buf_app_input_data_V_eop_write),
    .if_dout(buf_app_input_data_2_V_eop_dout),
    .if_empty_n(buf_app_input_data_2_V_eop_empty_n),
    .if_read(buf_app_input_data_forwarder_2_U0_buf_app_input_data_V_eop_read)
);

fifo_w1_d512_A buf_read_sig_app_input_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(buf_read_sig_app_input_data_2_V_din),
    .if_full_n(buf_read_sig_app_input_data_2_V_full_n),
    .if_write(buf_app_input_data_forwarder_2_U0_buf_read_sig_app_input_data_V_write),
    .if_dout(buf_read_sig_app_input_data_2_V_dout),
    .if_empty_n(buf_read_sig_app_input_data_2_V_empty_n),
    .if_read(dram_helper_app_2_U0_buf_read_sig_app_input_data_V_read)
);

fifo_w512_d1_A app_input_data_0_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(buf_app_input_data_forwarder_0_U0_app_input_data_V_data_V_din),
    .if_full_n(app_input_data_0_V_data_V_full_n),
    .if_write(buf_app_input_data_forwarder_0_U0_app_input_data_V_data_V_write),
    .if_dout(app_input_data_0_V_data_V_dout),
    .if_empty_n(app_input_data_0_V_data_V_empty_n),
    .if_read(app_pt_0_U0_app_input_data_V_data_V_read)
);

fifo_w16_d1_A app_input_data_0_V_len_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(buf_app_input_data_forwarder_0_U0_app_input_data_V_len_din),
    .if_full_n(app_input_data_0_V_len_full_n),
    .if_write(buf_app_input_data_forwarder_0_U0_app_input_data_V_len_write),
    .if_dout(app_input_data_0_V_len_dout),
    .if_empty_n(app_input_data_0_V_len_empty_n),
    .if_read(app_pt_0_U0_app_input_data_V_len_read)
);

fifo_w1_d1_A app_input_data_0_V_eop_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(app_input_data_0_V_eop_din),
    .if_full_n(app_input_data_0_V_eop_full_n),
    .if_write(buf_app_input_data_forwarder_0_U0_app_input_data_V_eop_write),
    .if_dout(app_input_data_0_V_eop_dout),
    .if_empty_n(app_input_data_0_V_eop_empty_n),
    .if_read(app_pt_0_U0_app_input_data_V_eop_read)
);

fifo_w512_d1_A app_input_data_1_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(buf_app_input_data_forwarder_1_U0_app_input_data_V_data_V_din),
    .if_full_n(app_input_data_1_V_data_V_full_n),
    .if_write(buf_app_input_data_forwarder_1_U0_app_input_data_V_data_V_write),
    .if_dout(app_input_data_1_V_data_V_dout),
    .if_empty_n(app_input_data_1_V_data_V_empty_n),
    .if_read(app_pt_1_U0_app_input_data_V_data_V_read)
);

fifo_w16_d1_A app_input_data_1_V_len_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(buf_app_input_data_forwarder_1_U0_app_input_data_V_len_din),
    .if_full_n(app_input_data_1_V_len_full_n),
    .if_write(buf_app_input_data_forwarder_1_U0_app_input_data_V_len_write),
    .if_dout(app_input_data_1_V_len_dout),
    .if_empty_n(app_input_data_1_V_len_empty_n),
    .if_read(app_pt_1_U0_app_input_data_V_len_read)
);

fifo_w1_d1_A app_input_data_1_V_eop_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(app_input_data_1_V_eop_din),
    .if_full_n(app_input_data_1_V_eop_full_n),
    .if_write(buf_app_input_data_forwarder_1_U0_app_input_data_V_eop_write),
    .if_dout(app_input_data_1_V_eop_dout),
    .if_empty_n(app_input_data_1_V_eop_empty_n),
    .if_read(app_pt_1_U0_app_input_data_V_eop_read)
);

fifo_w512_d1_A app_input_data_2_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(buf_app_input_data_forwarder_2_U0_app_input_data_V_data_V_din),
    .if_full_n(app_input_data_2_V_data_V_full_n),
    .if_write(buf_app_input_data_forwarder_2_U0_app_input_data_V_data_V_write),
    .if_dout(app_input_data_2_V_data_V_dout),
    .if_empty_n(app_input_data_2_V_data_V_empty_n),
    .if_read(app_pt_2_U0_app_input_data_V_data_V_read)
);

fifo_w16_d1_A app_input_data_2_V_len_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(buf_app_input_data_forwarder_2_U0_app_input_data_V_len_din),
    .if_full_n(app_input_data_2_V_len_full_n),
    .if_write(buf_app_input_data_forwarder_2_U0_app_input_data_V_len_write),
    .if_dout(app_input_data_2_V_len_dout),
    .if_empty_n(app_input_data_2_V_len_empty_n),
    .if_read(app_pt_2_U0_app_input_data_V_len_read)
);

fifo_w1_d1_A app_input_data_2_V_eop_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(app_input_data_2_V_eop_din),
    .if_full_n(app_input_data_2_V_eop_full_n),
    .if_write(buf_app_input_data_forwarder_2_U0_app_input_data_V_eop_write),
    .if_dout(app_input_data_2_V_eop_dout),
    .if_empty_n(app_input_data_2_V_eop_empty_n),
    .if_read(app_pt_2_U0_app_input_data_V_eop_read)
);

fifo_w512_d4_A app_output_data_splitted_0_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pcie_data_splitter_app_0_U0_app_output_data_splitted_V_data_V_din),
    .if_full_n(app_output_data_splitted_0_V_data_V_full_n),
    .if_write(pcie_data_splitter_app_0_U0_app_output_data_splitted_V_data_V_write),
    .if_dout(app_output_data_splitted_0_V_data_V_dout),
    .if_empty_n(app_output_data_splitted_0_V_data_V_empty_n),
    .if_read(pcie_helper_app_0_U0_app_output_data_splitted_V_data_V_read)
);

fifo_w16_d4_A app_output_data_splitted_0_V_len_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pcie_data_splitter_app_0_U0_app_output_data_splitted_V_len_din),
    .if_full_n(app_output_data_splitted_0_V_len_full_n),
    .if_write(pcie_data_splitter_app_0_U0_app_output_data_splitted_V_len_write),
    .if_dout(app_output_data_splitted_0_V_len_dout),
    .if_empty_n(app_output_data_splitted_0_V_len_empty_n),
    .if_read(pcie_helper_app_0_U0_app_output_data_splitted_V_len_read)
);

fifo_w1_d4_A app_output_data_splitted_0_V_eop_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(app_output_data_splitted_0_V_eop_din),
    .if_full_n(app_output_data_splitted_0_V_eop_full_n),
    .if_write(pcie_data_splitter_app_0_U0_app_output_data_splitted_V_eop_write),
    .if_dout(app_output_data_splitted_0_V_eop_dout),
    .if_empty_n(app_output_data_splitted_0_V_eop_empty_n),
    .if_read(pcie_helper_app_0_U0_app_output_data_splitted_V_eop_read)
);

fifo_w32_d4_A app_output_data_meta_0_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pcie_data_splitter_app_0_U0_app_output_data_meta_V_num_din),
    .if_full_n(app_output_data_meta_0_V_num_full_n),
    .if_write(pcie_data_splitter_app_0_U0_app_output_data_meta_V_num_write),
    .if_dout(app_output_data_meta_0_V_num_dout),
    .if_empty_n(app_output_data_meta_0_V_num_empty_n),
    .if_read(pcie_helper_app_0_U0_app_output_data_meta_V_num_read)
);

fifo_w1_d4_A app_output_data_meta_0_V_eop_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(app_output_data_meta_0_V_eop_din),
    .if_full_n(app_output_data_meta_0_V_eop_full_n),
    .if_write(pcie_data_splitter_app_0_U0_app_output_data_meta_V_eop_write),
    .if_dout(app_output_data_meta_0_V_eop_dout),
    .if_empty_n(app_output_data_meta_0_V_eop_empty_n),
    .if_read(pcie_helper_app_0_U0_app_output_data_meta_V_eop_read)
);

fifo_w1_d4_A reset_pcie_helper_app_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(reset_pcie_helper_app_0_V_din),
    .if_full_n(reset_pcie_helper_app_0_V_full_n),
    .if_write(reset_propaganda_U0_reset_pcie_helper_app_0_V_write),
    .if_dout(reset_pcie_helper_app_0_V_dout),
    .if_empty_n(reset_pcie_helper_app_0_V_empty_n),
    .if_read(pcie_helper_app_0_U0_reset_pcie_helper_app_V_read)
);

fifo_w512_d4_A app_output_data_0_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(app_pt_0_U0_app_output_data_V_data_V_din),
    .if_full_n(app_output_data_0_V_data_V_full_n),
    .if_write(app_pt_0_U0_app_output_data_V_data_V_write),
    .if_dout(app_output_data_0_V_data_V_dout),
    .if_empty_n(app_output_data_0_V_data_V_empty_n),
    .if_read(pcie_data_splitter_app_0_U0_app_output_data_V_data_V_read)
);

fifo_w16_d4_A app_output_data_0_V_len_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(app_pt_0_U0_app_output_data_V_len_din),
    .if_full_n(app_output_data_0_V_len_full_n),
    .if_write(app_pt_0_U0_app_output_data_V_len_write),
    .if_dout(app_output_data_0_V_len_dout),
    .if_empty_n(app_output_data_0_V_len_empty_n),
    .if_read(pcie_data_splitter_app_0_U0_app_output_data_V_len_read)
);

fifo_w1_d4_A app_output_data_0_V_eop_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(app_output_data_0_V_eop_din),
    .if_full_n(app_output_data_0_V_eop_full_n),
    .if_write(app_pt_0_U0_app_output_data_V_eop_write),
    .if_dout(app_output_data_0_V_eop_dout),
    .if_empty_n(app_output_data_0_V_eop_empty_n),
    .if_read(pcie_data_splitter_app_0_U0_app_output_data_V_eop_read)
);

fifo_w1_d4_A reset_pcie_data_splitter_app_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(reset_pcie_data_splitter_app_0_V_din),
    .if_full_n(reset_pcie_data_splitter_app_0_V_full_n),
    .if_write(reset_propaganda_U0_reset_pcie_data_splitter_app_0_V_write),
    .if_dout(reset_pcie_data_splitter_app_0_V_dout),
    .if_empty_n(reset_pcie_data_splitter_app_0_V_empty_n),
    .if_read(pcie_data_splitter_app_0_U0_reset_pcie_data_splitter_app_V_read)
);

fifo_w512_d4_A app_output_data_splitted_1_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pcie_data_splitter_app_1_U0_app_output_data_splitted_V_data_V_din),
    .if_full_n(app_output_data_splitted_1_V_data_V_full_n),
    .if_write(pcie_data_splitter_app_1_U0_app_output_data_splitted_V_data_V_write),
    .if_dout(app_output_data_splitted_1_V_data_V_dout),
    .if_empty_n(app_output_data_splitted_1_V_data_V_empty_n),
    .if_read(pcie_helper_app_1_U0_app_output_data_splitted_V_data_V_read)
);

fifo_w16_d4_A app_output_data_splitted_1_V_len_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pcie_data_splitter_app_1_U0_app_output_data_splitted_V_len_din),
    .if_full_n(app_output_data_splitted_1_V_len_full_n),
    .if_write(pcie_data_splitter_app_1_U0_app_output_data_splitted_V_len_write),
    .if_dout(app_output_data_splitted_1_V_len_dout),
    .if_empty_n(app_output_data_splitted_1_V_len_empty_n),
    .if_read(pcie_helper_app_1_U0_app_output_data_splitted_V_len_read)
);

fifo_w1_d4_A app_output_data_splitted_1_V_eop_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(app_output_data_splitted_1_V_eop_din),
    .if_full_n(app_output_data_splitted_1_V_eop_full_n),
    .if_write(pcie_data_splitter_app_1_U0_app_output_data_splitted_V_eop_write),
    .if_dout(app_output_data_splitted_1_V_eop_dout),
    .if_empty_n(app_output_data_splitted_1_V_eop_empty_n),
    .if_read(pcie_helper_app_1_U0_app_output_data_splitted_V_eop_read)
);

fifo_w32_d4_A app_output_data_meta_1_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pcie_data_splitter_app_1_U0_app_output_data_meta_V_num_din),
    .if_full_n(app_output_data_meta_1_V_num_full_n),
    .if_write(pcie_data_splitter_app_1_U0_app_output_data_meta_V_num_write),
    .if_dout(app_output_data_meta_1_V_num_dout),
    .if_empty_n(app_output_data_meta_1_V_num_empty_n),
    .if_read(pcie_helper_app_1_U0_app_output_data_meta_V_num_read)
);

fifo_w1_d4_A app_output_data_meta_1_V_eop_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(app_output_data_meta_1_V_eop_din),
    .if_full_n(app_output_data_meta_1_V_eop_full_n),
    .if_write(pcie_data_splitter_app_1_U0_app_output_data_meta_V_eop_write),
    .if_dout(app_output_data_meta_1_V_eop_dout),
    .if_empty_n(app_output_data_meta_1_V_eop_empty_n),
    .if_read(pcie_helper_app_1_U0_app_output_data_meta_V_eop_read)
);

fifo_w1_d4_A reset_pcie_helper_app_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(reset_pcie_helper_app_1_V_din),
    .if_full_n(reset_pcie_helper_app_1_V_full_n),
    .if_write(reset_propaganda_U0_reset_pcie_helper_app_1_V_write),
    .if_dout(reset_pcie_helper_app_1_V_dout),
    .if_empty_n(reset_pcie_helper_app_1_V_empty_n),
    .if_read(pcie_helper_app_1_U0_reset_pcie_helper_app_V_read)
);

fifo_w512_d4_A app_output_data_1_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(app_pt_1_U0_app_output_data_V_data_V_din),
    .if_full_n(app_output_data_1_V_data_V_full_n),
    .if_write(app_pt_1_U0_app_output_data_V_data_V_write),
    .if_dout(app_output_data_1_V_data_V_dout),
    .if_empty_n(app_output_data_1_V_data_V_empty_n),
    .if_read(pcie_data_splitter_app_1_U0_app_output_data_V_data_V_read)
);

fifo_w16_d4_A app_output_data_1_V_len_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(app_pt_1_U0_app_output_data_V_len_din),
    .if_full_n(app_output_data_1_V_len_full_n),
    .if_write(app_pt_1_U0_app_output_data_V_len_write),
    .if_dout(app_output_data_1_V_len_dout),
    .if_empty_n(app_output_data_1_V_len_empty_n),
    .if_read(pcie_data_splitter_app_1_U0_app_output_data_V_len_read)
);

fifo_w1_d4_A app_output_data_1_V_eop_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(app_output_data_1_V_eop_din),
    .if_full_n(app_output_data_1_V_eop_full_n),
    .if_write(app_pt_1_U0_app_output_data_V_eop_write),
    .if_dout(app_output_data_1_V_eop_dout),
    .if_empty_n(app_output_data_1_V_eop_empty_n),
    .if_read(pcie_data_splitter_app_1_U0_app_output_data_V_eop_read)
);

fifo_w1_d4_A reset_pcie_data_splitter_app_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(reset_pcie_data_splitter_app_1_V_din),
    .if_full_n(reset_pcie_data_splitter_app_1_V_full_n),
    .if_write(reset_propaganda_U0_reset_pcie_data_splitter_app_1_V_write),
    .if_dout(reset_pcie_data_splitter_app_1_V_dout),
    .if_empty_n(reset_pcie_data_splitter_app_1_V_empty_n),
    .if_read(pcie_data_splitter_app_1_U0_reset_pcie_data_splitter_app_V_read)
);

fifo_w512_d4_A app_output_data_splitted_2_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pcie_data_splitter_app_2_U0_app_output_data_splitted_V_data_V_din),
    .if_full_n(app_output_data_splitted_2_V_data_V_full_n),
    .if_write(pcie_data_splitter_app_2_U0_app_output_data_splitted_V_data_V_write),
    .if_dout(app_output_data_splitted_2_V_data_V_dout),
    .if_empty_n(app_output_data_splitted_2_V_data_V_empty_n),
    .if_read(pcie_helper_app_2_U0_app_output_data_splitted_V_data_V_read)
);

fifo_w16_d4_A app_output_data_splitted_2_V_len_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pcie_data_splitter_app_2_U0_app_output_data_splitted_V_len_din),
    .if_full_n(app_output_data_splitted_2_V_len_full_n),
    .if_write(pcie_data_splitter_app_2_U0_app_output_data_splitted_V_len_write),
    .if_dout(app_output_data_splitted_2_V_len_dout),
    .if_empty_n(app_output_data_splitted_2_V_len_empty_n),
    .if_read(pcie_helper_app_2_U0_app_output_data_splitted_V_len_read)
);

fifo_w1_d4_A app_output_data_splitted_2_V_eop_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(app_output_data_splitted_2_V_eop_din),
    .if_full_n(app_output_data_splitted_2_V_eop_full_n),
    .if_write(pcie_data_splitter_app_2_U0_app_output_data_splitted_V_eop_write),
    .if_dout(app_output_data_splitted_2_V_eop_dout),
    .if_empty_n(app_output_data_splitted_2_V_eop_empty_n),
    .if_read(pcie_helper_app_2_U0_app_output_data_splitted_V_eop_read)
);

fifo_w32_d4_A app_output_data_meta_2_V_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pcie_data_splitter_app_2_U0_app_output_data_meta_V_num_din),
    .if_full_n(app_output_data_meta_2_V_num_full_n),
    .if_write(pcie_data_splitter_app_2_U0_app_output_data_meta_V_num_write),
    .if_dout(app_output_data_meta_2_V_num_dout),
    .if_empty_n(app_output_data_meta_2_V_num_empty_n),
    .if_read(pcie_helper_app_2_U0_app_output_data_meta_V_num_read)
);

fifo_w1_d4_A app_output_data_meta_2_V_eop_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(app_output_data_meta_2_V_eop_din),
    .if_full_n(app_output_data_meta_2_V_eop_full_n),
    .if_write(pcie_data_splitter_app_2_U0_app_output_data_meta_V_eop_write),
    .if_dout(app_output_data_meta_2_V_eop_dout),
    .if_empty_n(app_output_data_meta_2_V_eop_empty_n),
    .if_read(pcie_helper_app_2_U0_app_output_data_meta_V_eop_read)
);

fifo_w1_d4_A reset_pcie_helper_app_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(reset_pcie_helper_app_2_V_din),
    .if_full_n(reset_pcie_helper_app_2_V_full_n),
    .if_write(reset_propaganda_U0_reset_pcie_helper_app_2_V_write),
    .if_dout(reset_pcie_helper_app_2_V_dout),
    .if_empty_n(reset_pcie_helper_app_2_V_empty_n),
    .if_read(pcie_helper_app_2_U0_reset_pcie_helper_app_V_read)
);

fifo_w512_d4_A app_output_data_2_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(app_pt_2_U0_app_output_data_V_data_V_din),
    .if_full_n(app_output_data_2_V_data_V_full_n),
    .if_write(app_pt_2_U0_app_output_data_V_data_V_write),
    .if_dout(app_output_data_2_V_data_V_dout),
    .if_empty_n(app_output_data_2_V_data_V_empty_n),
    .if_read(pcie_data_splitter_app_2_U0_app_output_data_V_data_V_read)
);

fifo_w16_d4_A app_output_data_2_V_len_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(app_pt_2_U0_app_output_data_V_len_din),
    .if_full_n(app_output_data_2_V_len_full_n),
    .if_write(app_pt_2_U0_app_output_data_V_len_write),
    .if_dout(app_output_data_2_V_len_dout),
    .if_empty_n(app_output_data_2_V_len_empty_n),
    .if_read(pcie_data_splitter_app_2_U0_app_output_data_V_len_read)
);

fifo_w1_d4_A app_output_data_2_V_eop_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(app_output_data_2_V_eop_din),
    .if_full_n(app_output_data_2_V_eop_full_n),
    .if_write(app_pt_2_U0_app_output_data_V_eop_write),
    .if_dout(app_output_data_2_V_eop_dout),
    .if_empty_n(app_output_data_2_V_eop_empty_n),
    .if_read(pcie_data_splitter_app_2_U0_app_output_data_V_eop_read)
);

fifo_w1_d4_A reset_pcie_data_splitter_app_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(reset_pcie_data_splitter_app_2_V_din),
    .if_full_n(reset_pcie_data_splitter_app_2_V_full_n),
    .if_write(reset_propaganda_U0_reset_pcie_data_splitter_app_2_V_write),
    .if_dout(reset_pcie_data_splitter_app_2_V_dout),
    .if_empty_n(reset_pcie_data_splitter_app_2_V_empty_n),
    .if_read(pcie_data_splitter_app_2_U0_reset_pcie_data_splitter_app_V_read)
);

fifo_w1_d4_A reset_app_pt_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(reset_app_pt_0_V_din),
    .if_full_n(reset_app_pt_0_V_full_n),
    .if_write(reset_propaganda_U0_reset_app_pt_0_V_write),
    .if_dout(reset_app_pt_0_V_dout),
    .if_empty_n(reset_app_pt_0_V_empty_n),
    .if_read(app_pt_0_U0_reset_app_pt_0_V_read)
);

fifo_w1_d4_A reset_app_pt_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(reset_app_pt_1_V_din),
    .if_full_n(reset_app_pt_1_V_full_n),
    .if_write(reset_propaganda_U0_reset_app_pt_1_V_write),
    .if_dout(reset_app_pt_1_V_dout),
    .if_empty_n(reset_app_pt_1_V_empty_n),
    .if_read(app_pt_1_U0_reset_app_pt_1_V_read)
);

fifo_w1_d4_A reset_app_pt_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(reset_app_pt_2_V_din),
    .if_full_n(reset_app_pt_2_V_full_n),
    .if_write(reset_propaganda_U0_reset_app_pt_2_V_write),
    .if_dout(reset_app_pt_2_V_dout),
    .if_empty_n(reset_app_pt_2_V_empty_n),
    .if_read(app_pt_2_U0_reset_app_pt_2_V_read)
);

start_for_pcie_read_resp_mux_U0 start_for_pcie_read_resp_mux_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pcie_read_resp_mux_U0_din),
    .if_full_n(start_for_pcie_read_resp_mux_U0_full_n),
    .if_write(keeper_pcie_read_resp_U0_start_write),
    .if_dout(start_for_pcie_read_resp_mux_U0_dout),
    .if_empty_n(start_for_pcie_read_resp_mux_U0_empty_n),
    .if_read(pcie_read_resp_mux_U0_ap_ready)
);

start_for_host_dram_delay_unit_U0 start_for_host_dram_delay_unit_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_host_dram_delay_unit_U0_din),
    .if_full_n(start_for_host_dram_delay_unit_U0_full_n),
    .if_write(command_handler_U0_start_write),
    .if_dout(start_for_host_dram_delay_unit_U0_dout),
    .if_empty_n(start_for_host_dram_delay_unit_U0_empty_n),
    .if_read(host_dram_delay_unit_U0_ap_ready)
);

start_for_host_dram_throttle_unit_U0 start_for_host_dram_throttle_unit_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_host_dram_throttle_unit_U0_din),
    .if_full_n(start_for_host_dram_throttle_unit_U0_full_n),
    .if_write(command_handler_U0_start_write),
    .if_dout(start_for_host_dram_throttle_unit_U0_dout),
    .if_empty_n(start_for_host_dram_throttle_unit_U0_empty_n),
    .if_read(host_dram_throttle_unit_U0_ap_ready)
);

start_for_device_dram_delay_unit_U0 start_for_device_dram_delay_unit_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_device_dram_delay_unit_U0_din),
    .if_full_n(start_for_device_dram_delay_unit_U0_full_n),
    .if_write(command_handler_U0_start_write),
    .if_dout(start_for_device_dram_delay_unit_U0_dout),
    .if_empty_n(start_for_device_dram_delay_unit_U0_empty_n),
    .if_read(device_dram_delay_unit_U0_ap_ready)
);

start_for_device_dram_throttle_unit_U0 start_for_device_dram_throttle_unit_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_device_dram_throttle_unit_U0_din),
    .if_full_n(start_for_device_dram_throttle_unit_U0_full_n),
    .if_write(command_handler_U0_start_write),
    .if_dout(start_for_device_dram_throttle_unit_U0_dout),
    .if_empty_n(start_for_device_dram_throttle_unit_U0_empty_n),
    .if_read(device_dram_throttle_unit_U0_ap_ready)
);

start_for_unused_channel_preserver_U0 start_for_unused_channel_preserver_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_unused_channel_preserver_U0_din),
    .if_full_n(start_for_unused_channel_preserver_U0_full_n),
    .if_write(command_handler_U0_start_write),
    .if_dout(start_for_unused_channel_preserver_U0_dout),
    .if_empty_n(start_for_unused_channel_preserver_U0_empty_n),
    .if_read(unused_channel_preserver_U0_ap_ready)
);

start_for_dram_helper_app_0_U0 start_for_dram_helper_app_0_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dram_helper_app_0_U0_din),
    .if_full_n(start_for_dram_helper_app_0_U0_full_n),
    .if_write(command_handler_U0_start_write),
    .if_dout(start_for_dram_helper_app_0_U0_dout),
    .if_empty_n(start_for_dram_helper_app_0_U0_empty_n),
    .if_read(dram_helper_app_0_U0_ap_ready)
);

start_for_dram_helper_app_1_U0 start_for_dram_helper_app_1_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dram_helper_app_1_U0_din),
    .if_full_n(start_for_dram_helper_app_1_U0_full_n),
    .if_write(command_handler_U0_start_write),
    .if_dout(start_for_dram_helper_app_1_U0_dout),
    .if_empty_n(start_for_dram_helper_app_1_U0_empty_n),
    .if_read(dram_helper_app_1_U0_ap_ready)
);

start_for_dram_helper_app_2_U0 start_for_dram_helper_app_2_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dram_helper_app_2_U0_din),
    .if_full_n(start_for_dram_helper_app_2_U0_full_n),
    .if_write(command_handler_U0_start_write),
    .if_dout(start_for_dram_helper_app_2_U0_dout),
    .if_empty_n(start_for_dram_helper_app_2_U0_empty_n),
    .if_read(dram_helper_app_2_U0_ap_ready)
);

start_for_pcie_helper_app_0_U0 start_for_pcie_helper_app_0_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pcie_helper_app_0_U0_din),
    .if_full_n(start_for_pcie_helper_app_0_U0_full_n),
    .if_write(command_handler_U0_start_write),
    .if_dout(start_for_pcie_helper_app_0_U0_dout),
    .if_empty_n(start_for_pcie_helper_app_0_U0_empty_n),
    .if_read(pcie_helper_app_0_U0_ap_ready)
);

start_for_pcie_helper_app_1_U0 start_for_pcie_helper_app_1_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pcie_helper_app_1_U0_din),
    .if_full_n(start_for_pcie_helper_app_1_U0_full_n),
    .if_write(command_handler_U0_start_write),
    .if_dout(start_for_pcie_helper_app_1_U0_dout),
    .if_empty_n(start_for_pcie_helper_app_1_U0_empty_n),
    .if_read(pcie_helper_app_1_U0_ap_ready)
);

start_for_pcie_helper_app_2_U0 start_for_pcie_helper_app_2_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pcie_helper_app_2_U0_din),
    .if_full_n(start_for_pcie_helper_app_2_U0_full_n),
    .if_write(command_handler_U0_start_write),
    .if_dout(start_for_pcie_helper_app_2_U0_dout),
    .if_empty_n(start_for_pcie_helper_app_2_U0_empty_n),
    .if_read(pcie_helper_app_2_U0_ap_ready)
);

start_for_reset_propaganda_U0 start_for_reset_propaganda_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_reset_propaganda_U0_din),
    .if_full_n(start_for_reset_propaganda_U0_full_n),
    .if_write(command_handler_U0_start_write),
    .if_dout(start_for_reset_propaganda_U0_dout),
    .if_empty_n(start_for_reset_propaganda_U0_empty_n),
    .if_read(reset_propaganda_U0_ap_ready)
);

start_for_app_pt_0_U0 start_for_app_pt_0_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_app_pt_0_U0_din),
    .if_full_n(start_for_app_pt_0_U0_full_n),
    .if_write(command_handler_U0_start_write),
    .if_dout(start_for_app_pt_0_U0_dout),
    .if_empty_n(start_for_app_pt_0_U0_empty_n),
    .if_read(app_pt_0_U0_ap_ready)
);

start_for_app_pt_1_U0 start_for_app_pt_1_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_app_pt_1_U0_din),
    .if_full_n(start_for_app_pt_1_U0_full_n),
    .if_write(command_handler_U0_start_write),
    .if_dout(start_for_app_pt_1_U0_dout),
    .if_empty_n(start_for_app_pt_1_U0_empty_n),
    .if_read(app_pt_1_U0_ap_ready)
);

start_for_app_pt_2_U0 start_for_app_pt_2_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_app_pt_2_U0_din),
    .if_full_n(start_for_app_pt_2_U0_full_n),
    .if_write(command_handler_U0_start_write),
    .if_dout(start_for_app_pt_2_U0_dout),
    .if_empty_n(start_for_app_pt_2_U0_empty_n),
    .if_read(app_pt_2_U0_ap_ready)
);

start_for_dramA_read_resp_multiplexer_U0 start_for_dramA_read_resp_multiplexer_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dramA_read_resp_multiplexer_U0_din),
    .if_full_n(start_for_dramA_read_resp_multiplexer_U0_full_n),
    .if_write(pcie_read_resp_mux_U0_start_write),
    .if_dout(start_for_dramA_read_resp_multiplexer_U0_dout),
    .if_empty_n(start_for_dramA_read_resp_multiplexer_U0_empty_n),
    .if_read(dramA_read_resp_multiplexer_U0_ap_ready)
);

start_for_dramB_read_resp_multiplexer_U0 start_for_dramB_read_resp_multiplexer_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dramB_read_resp_multiplexer_U0_din),
    .if_full_n(start_for_dramB_read_resp_multiplexer_U0_full_n),
    .if_write(pcie_read_resp_mux_U0_start_write),
    .if_dout(start_for_dramB_read_resp_multiplexer_U0_dout),
    .if_empty_n(start_for_dramB_read_resp_multiplexer_U0_empty_n),
    .if_read(dramB_read_resp_multiplexer_U0_ap_ready)
);

start_for_dramC_read_resp_multiplexer_U0 start_for_dramC_read_resp_multiplexer_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dramC_read_resp_multiplexer_U0_din),
    .if_full_n(start_for_dramC_read_resp_multiplexer_U0_full_n),
    .if_write(pcie_read_resp_mux_U0_start_write),
    .if_dout(start_for_dramC_read_resp_multiplexer_U0_dout),
    .if_empty_n(start_for_dramC_read_resp_multiplexer_U0_empty_n),
    .if_read(dramC_read_resp_multiplexer_U0_ap_ready)
);

start_for_dramD_read_resp_multiplexer_U0 start_for_dramD_read_resp_multiplexer_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dramD_read_resp_multiplexer_U0_din),
    .if_full_n(start_for_dramD_read_resp_multiplexer_U0_full_n),
    .if_write(pcie_read_resp_mux_U0_start_write),
    .if_dout(start_for_dramD_read_resp_multiplexer_U0_dout),
    .if_empty_n(start_for_dramD_read_resp_multiplexer_U0_empty_n),
    .if_read(dramD_read_resp_multiplexer_U0_ap_ready)
);

start_for_host_pipe0_dram_dispatcher_U0 start_for_host_pipe0_dram_dispatcher_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_host_pipe0_dram_dispatcher_U0_din),
    .if_full_n(start_for_host_pipe0_dram_dispatcher_U0_full_n),
    .if_write(host_dram_delay_unit_U0_start_write),
    .if_dout(start_for_host_pipe0_dram_dispatcher_U0_dout),
    .if_empty_n(start_for_host_pipe0_dram_dispatcher_U0_empty_n),
    .if_read(host_pipe0_dram_dispatcher_U0_ap_ready)
);

start_for_host_pipe1_dram_dispatcher_U0 start_for_host_pipe1_dram_dispatcher_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_host_pipe1_dram_dispatcher_U0_din),
    .if_full_n(start_for_host_pipe1_dram_dispatcher_U0_full_n),
    .if_write(host_dram_throttle_unit_U0_start_write),
    .if_dout(start_for_host_pipe1_dram_dispatcher_U0_dout),
    .if_empty_n(start_for_host_pipe1_dram_dispatcher_U0_empty_n),
    .if_read(host_pipe1_dram_dispatcher_U0_ap_ready)
);

start_for_dramA_write_multiplexer_U0 start_for_dramA_write_multiplexer_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dramA_write_multiplexer_U0_din),
    .if_full_n(start_for_dramA_write_multiplexer_U0_full_n),
    .if_write(host_pipe0_dram_dispatcher_U0_start_write),
    .if_dout(start_for_dramA_write_multiplexer_U0_dout),
    .if_empty_n(start_for_dramA_write_multiplexer_U0_empty_n),
    .if_read(dramA_write_multiplexer_U0_ap_ready)
);

start_for_dramB_write_multiplexer_U0 start_for_dramB_write_multiplexer_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dramB_write_multiplexer_U0_din),
    .if_full_n(start_for_dramB_write_multiplexer_U0_full_n),
    .if_write(host_pipe0_dram_dispatcher_U0_start_write),
    .if_dout(start_for_dramB_write_multiplexer_U0_dout),
    .if_empty_n(start_for_dramB_write_multiplexer_U0_empty_n),
    .if_read(dramB_write_multiplexer_U0_ap_ready)
);

start_for_dramC_write_multiplexer_U0 start_for_dramC_write_multiplexer_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dramC_write_multiplexer_U0_din),
    .if_full_n(start_for_dramC_write_multiplexer_U0_full_n),
    .if_write(host_pipe0_dram_dispatcher_U0_start_write),
    .if_dout(start_for_dramC_write_multiplexer_U0_dout),
    .if_empty_n(start_for_dramC_write_multiplexer_U0_empty_n),
    .if_read(dramC_write_multiplexer_U0_ap_ready)
);

start_for_dramD_write_multiplexer_U0 start_for_dramD_write_multiplexer_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dramD_write_multiplexer_U0_din),
    .if_full_n(start_for_dramD_write_multiplexer_U0_full_n),
    .if_write(host_pipe0_dram_dispatcher_U0_start_write),
    .if_dout(start_for_dramD_write_multiplexer_U0_dout),
    .if_empty_n(start_for_dramD_write_multiplexer_U0_empty_n),
    .if_read(dramD_write_multiplexer_U0_ap_ready)
);

start_for_dramA_read_req_multiplexer_U0 start_for_dramA_read_req_multiplexer_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dramA_read_req_multiplexer_U0_din),
    .if_full_n(start_for_dramA_read_req_multiplexer_U0_full_n),
    .if_write(host_pipe0_dram_dispatcher_U0_start_write),
    .if_dout(start_for_dramA_read_req_multiplexer_U0_dout),
    .if_empty_n(start_for_dramA_read_req_multiplexer_U0_empty_n),
    .if_read(dramA_read_req_multiplexer_U0_ap_ready)
);

start_for_dramB_read_req_multiplexer_U0 start_for_dramB_read_req_multiplexer_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dramB_read_req_multiplexer_U0_din),
    .if_full_n(start_for_dramB_read_req_multiplexer_U0_full_n),
    .if_write(host_pipe0_dram_dispatcher_U0_start_write),
    .if_dout(start_for_dramB_read_req_multiplexer_U0_dout),
    .if_empty_n(start_for_dramB_read_req_multiplexer_U0_empty_n),
    .if_read(dramB_read_req_multiplexer_U0_ap_ready)
);

start_for_dramC_read_req_multiplexer_U0 start_for_dramC_read_req_multiplexer_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dramC_read_req_multiplexer_U0_din),
    .if_full_n(start_for_dramC_read_req_multiplexer_U0_full_n),
    .if_write(host_pipe0_dram_dispatcher_U0_start_write),
    .if_dout(start_for_dramC_read_req_multiplexer_U0_dout),
    .if_empty_n(start_for_dramC_read_req_multiplexer_U0_empty_n),
    .if_read(dramC_read_req_multiplexer_U0_ap_ready)
);

start_for_dramD_read_req_multiplexer_U0 start_for_dramD_read_req_multiplexer_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dramD_read_req_multiplexer_U0_din),
    .if_full_n(start_for_dramD_read_req_multiplexer_U0_full_n),
    .if_write(host_pipe0_dram_dispatcher_U0_start_write),
    .if_dout(start_for_dramD_read_req_multiplexer_U0_dout),
    .if_empty_n(start_for_dramD_read_req_multiplexer_U0_empty_n),
    .if_read(dramD_read_req_multiplexer_U0_ap_ready)
);

start_for_device_pipe0_dram_dispatcher_U0 start_for_device_pipe0_dram_dispatcher_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_device_pipe0_dram_dispatcher_U0_din),
    .if_full_n(start_for_device_pipe0_dram_dispatcher_U0_full_n),
    .if_write(device_dram_delay_unit_U0_start_write),
    .if_dout(start_for_device_pipe0_dram_dispatcher_U0_dout),
    .if_empty_n(start_for_device_pipe0_dram_dispatcher_U0_empty_n),
    .if_read(device_pipe0_dram_dispatcher_U0_ap_ready)
);

start_for_device_pipe1_dram_dispatcher_U0 start_for_device_pipe1_dram_dispatcher_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_device_pipe1_dram_dispatcher_U0_din),
    .if_full_n(start_for_device_pipe1_dram_dispatcher_U0_full_n),
    .if_write(device_dram_throttle_unit_U0_start_write),
    .if_dout(start_for_device_pipe1_dram_dispatcher_U0_dout),
    .if_empty_n(start_for_device_pipe1_dram_dispatcher_U0_empty_n),
    .if_read(device_pipe1_dram_dispatcher_U0_ap_ready)
);

start_for_buf_app_input_data_forwarder_0_U0 start_for_buf_app_input_data_forwarder_0_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_buf_app_input_data_forwarder_0_U0_din),
    .if_full_n(start_for_buf_app_input_data_forwarder_0_U0_full_n),
    .if_write(dram_helper_app_0_U0_start_write),
    .if_dout(start_for_buf_app_input_data_forwarder_0_U0_dout),
    .if_empty_n(start_for_buf_app_input_data_forwarder_0_U0_empty_n),
    .if_read(buf_app_input_data_forwarder_0_U0_ap_ready)
);

start_for_buf_app_input_data_forwarder_1_U0 start_for_buf_app_input_data_forwarder_1_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_buf_app_input_data_forwarder_1_U0_din),
    .if_full_n(start_for_buf_app_input_data_forwarder_1_U0_full_n),
    .if_write(dram_helper_app_1_U0_start_write),
    .if_dout(start_for_buf_app_input_data_forwarder_1_U0_dout),
    .if_empty_n(start_for_buf_app_input_data_forwarder_1_U0_empty_n),
    .if_read(buf_app_input_data_forwarder_1_U0_ap_ready)
);

start_for_buf_app_input_data_forwarder_2_U0 start_for_buf_app_input_data_forwarder_2_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_buf_app_input_data_forwarder_2_U0_din),
    .if_full_n(start_for_buf_app_input_data_forwarder_2_U0_full_n),
    .if_write(dram_helper_app_2_U0_start_write),
    .if_dout(start_for_buf_app_input_data_forwarder_2_U0_dout),
    .if_empty_n(start_for_buf_app_input_data_forwarder_2_U0_empty_n),
    .if_read(buf_app_input_data_forwarder_2_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_command_handler_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_command_handler_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_command_handler_U0_ap_ready <= ap_sync_command_handler_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_keeper_pcie_read_resp_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_keeper_pcie_read_resp_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_keeper_pcie_read_resp_U0_ap_ready <= ap_sync_keeper_pcie_read_resp_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        device_delayed_channel_forwarder_U0_ap_start <= 1'b0;
    end else begin
        device_delayed_channel_forwarder_U0_ap_start <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        device_dram_read_req_multiplexer_U0_ap_start <= 1'b0;
    end else begin
        device_dram_read_req_multiplexer_U0_ap_start <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        device_dram_read_resp_multiplexer_U0_ap_start <= 1'b0;
    end else begin
        device_dram_read_resp_multiplexer_U0_ap_start <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        device_dram_req_time_marker_U0_ap_start <= 1'b0;
    end else begin
        device_dram_req_time_marker_U0_ap_start <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        host_delayed_channel_forwarder_U0_ap_start <= 1'b0;
    end else begin
        host_delayed_channel_forwarder_U0_ap_start <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        host_dram_req_time_marker_U0_ap_start <= 1'b0;
    end else begin
        host_dram_req_time_marker_U0_ap_start <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        pcie_data_splitter_app_0_U0_ap_start <= 1'b0;
    end else begin
        pcie_data_splitter_app_0_U0_ap_start <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        pcie_data_splitter_app_1_U0_ap_start <= 1'b0;
    end else begin
        pcie_data_splitter_app_1_U0_ap_start <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        pcie_data_splitter_app_2_U0_ap_start <= 1'b0;
    end else begin
        pcie_data_splitter_app_2_U0_ap_start <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        pcie_read_context_forwarder_U0_ap_start <= 1'b0;
    end else begin
        pcie_read_context_forwarder_U0_ap_start <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        pcie_read_req_mux_U0_ap_start <= 1'b0;
    end else begin
        pcie_read_req_mux_U0_ap_start <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        pcie_write_multiplexer_U0_ap_start <= 1'b0;
    end else begin
        pcie_write_multiplexer_U0_ap_start <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        pipe0_data_handler_U0_ap_start <= 1'b0;
    end else begin
        pipe0_data_handler_U0_ap_start <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        pipe1_data_handler_U0_ap_start <= 1'b0;
    end else begin
        pipe1_data_handler_U0_ap_start <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        pipe2_data_handler_U0_ap_start <= 1'b0;
    end else begin
        pipe2_data_handler_U0_ap_start <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        pipeline_data_passer_U0_ap_start <= 1'b0;
    end else begin
        pipeline_data_passer_U0_ap_start <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sync_ready == 1'b1) & (command_handler_U0_ap_ready == 1'b0))) begin
        command_handler_U0_ap_ready_count <= (command_handler_U0_ap_ready_count - 2'd1);
    end else if (((command_handler_U0_ap_ready == 1'b1) & (ap_sync_ready == 1'b0))) begin
        command_handler_U0_ap_ready_count <= (command_handler_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sync_ready == 1'b1) & (keeper_pcie_read_resp_U0_ap_ready == 1'b0))) begin
        keeper_pcie_read_resp_U0_ap_ready_count <= (keeper_pcie_read_resp_U0_ap_ready_count - 2'd1);
    end else if (((keeper_pcie_read_resp_U0_ap_ready == 1'b1) & (ap_sync_ready == 1'b0))) begin
        keeper_pcie_read_resp_U0_ap_ready_count <= (keeper_pcie_read_resp_U0_ap_ready_count + 2'd1);
    end
end

assign ap_done = ap_sync_done;

assign ap_idle = (unused_channel_preserver_U0_ap_idle & reset_propaganda_U0_ap_idle & pipeline_data_passer_U0_ap_idle & pipe2_data_handler_U0_ap_idle & pipe1_data_handler_U0_ap_idle & pipe0_data_handler_U0_ap_idle & pcie_write_multiplexer_U0_ap_idle & pcie_read_resp_mux_U0_ap_idle & pcie_read_req_mux_U0_ap_idle & pcie_read_context_forwarder_U0_ap_idle & pcie_helper_app_2_U0_ap_idle & pcie_helper_app_1_U0_ap_idle & pcie_helper_app_0_U0_ap_idle & pcie_data_splitter_app_2_U0_ap_idle & pcie_data_splitter_app_1_U0_ap_idle & pcie_data_splitter_app_0_U0_ap_idle & keeper_pcie_read_resp_U0_ap_idle & host_pipe1_dram_dispatcher_U0_ap_idle & host_pipe0_dram_dispatcher_U0_ap_idle & host_dram_throttle_unit_U0_ap_idle & host_dram_req_time_marker_U0_ap_idle & host_dram_delay_unit_U0_ap_idle & host_delayed_channel_forwarder_U0_ap_idle & dram_helper_app_2_U0_ap_idle & dram_helper_app_1_U0_ap_idle & dram_helper_app_0_U0_ap_idle & dramD_write_multiplexer_U0_ap_idle & dramD_read_resp_multiplexer_U0_ap_idle & dramD_read_req_multiplexer_U0_ap_idle & dramC_write_multiplexer_U0_ap_idle & dramC_read_resp_multiplexer_U0_ap_idle & dramC_read_req_multiplexer_U0_ap_idle & dramB_write_multiplexer_U0_ap_idle & dramB_read_resp_multiplexer_U0_ap_idle & dramB_read_req_multiplexer_U0_ap_idle & dramA_write_multiplexer_U0_ap_idle & dramA_read_resp_multiplexer_U0_ap_idle & dramA_read_req_multiplexer_U0_ap_idle & device_pipe1_dram_dispatcher_U0_ap_idle & device_pipe0_dram_dispatcher_U0_ap_idle & device_dram_throttle_unit_U0_ap_idle & device_dram_req_time_marker_U0_ap_idle & device_dram_read_resp_multiplexer_U0_ap_idle & device_dram_read_req_multiplexer_U0_ap_idle & device_dram_delay_unit_U0_ap_idle & device_delayed_channel_forwarder_U0_ap_idle & command_handler_U0_ap_idle & buf_app_input_data_forwarder_2_U0_ap_idle & buf_app_input_data_forwarder_1_U0_ap_idle & buf_app_input_data_forwarder_0_U0_ap_idle & app_pt_2_U0_ap_idle & app_pt_1_U0_ap_idle & app_pt_0_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_command_handler_U0_ap_ready = (command_handler_U0_ap_ready | ap_sync_reg_command_handler_U0_ap_ready);

assign ap_sync_continue = ap_sync_done;

assign ap_sync_done = (pcie_write_multiplexer_U0_ap_done & pcie_read_req_mux_U0_ap_done);

assign ap_sync_keeper_pcie_read_resp_U0_ap_ready = (keeper_pcie_read_resp_U0_ap_ready | ap_sync_reg_keeper_pcie_read_resp_U0_ap_ready);

assign ap_sync_ready = (ap_sync_keeper_pcie_read_resp_U0_ap_ready & ap_sync_command_handler_U0_ap_ready);

assign app_free_buf_0_V_din = command_handler_U0_app_free_buf_0_V_din;

assign app_free_buf_1_V_din = command_handler_U0_app_free_buf_1_V_din;

assign app_free_buf_2_V_din = command_handler_U0_app_free_buf_2_V_din;

assign app_input_data_0_V_eop_din = buf_app_input_data_forwarder_0_U0_app_input_data_V_eop_din;

assign app_input_data_1_V_eop_din = buf_app_input_data_forwarder_1_U0_app_input_data_V_eop_din;

assign app_input_data_2_V_eop_din = buf_app_input_data_forwarder_2_U0_app_input_data_V_eop_din;

assign app_output_data_0_V_eop_din = app_pt_0_U0_app_output_data_V_eop_din;

assign app_output_data_1_V_eop_din = app_pt_1_U0_app_output_data_V_eop_din;

assign app_output_data_2_V_eop_din = app_pt_2_U0_app_output_data_V_eop_din;

assign app_output_data_meta_0_V_eop_din = pcie_data_splitter_app_0_U0_app_output_data_meta_V_eop_din;

assign app_output_data_meta_1_V_eop_din = pcie_data_splitter_app_1_U0_app_output_data_meta_V_eop_din;

assign app_output_data_meta_2_V_eop_din = pcie_data_splitter_app_2_U0_app_output_data_meta_V_eop_din;

assign app_output_data_splitted_0_V_eop_din = pcie_data_splitter_app_0_U0_app_output_data_splitted_V_eop_din;

assign app_output_data_splitted_1_V_eop_din = pcie_data_splitter_app_1_U0_app_output_data_splitted_V_eop_din;

assign app_output_data_splitted_2_V_eop_din = pcie_data_splitter_app_2_U0_app_output_data_splitted_V_eop_din;

assign app_pt_0_U0_ap_continue = 1'b1;

assign app_pt_0_U0_ap_start = start_for_app_pt_0_U0_empty_n;

assign app_pt_0_U0_app_input_data_V_eop_dout = app_input_data_0_V_eop_dout;

assign app_pt_0_U0_reset_app_pt_0_V_dout = reset_app_pt_0_V_dout;

assign app_pt_0_U0_start_full_n = 1'b1;

assign app_pt_0_U0_start_write = 1'b0;

assign app_pt_1_U0_ap_continue = 1'b1;

assign app_pt_1_U0_ap_start = start_for_app_pt_1_U0_empty_n;

assign app_pt_1_U0_app_input_data_V_eop_dout = app_input_data_1_V_eop_dout;

assign app_pt_1_U0_reset_app_pt_1_V_dout = reset_app_pt_1_V_dout;

assign app_pt_1_U0_start_full_n = 1'b1;

assign app_pt_1_U0_start_write = 1'b0;

assign app_pt_2_U0_ap_continue = 1'b1;

assign app_pt_2_U0_ap_start = start_for_app_pt_2_U0_empty_n;

assign app_pt_2_U0_app_input_data_V_eop_dout = app_input_data_2_V_eop_dout;

assign app_pt_2_U0_reset_app_pt_2_V_dout = reset_app_pt_2_V_dout;

assign app_pt_2_U0_start_full_n = 1'b1;

assign app_pt_2_U0_start_write = 1'b0;

assign buf_app_input_data_0_V_eop_din = dram_helper_app_0_U0_buf_app_input_data_V_eop_din;

assign buf_app_input_data_1_V_eop_din = dram_helper_app_1_U0_buf_app_input_data_V_eop_din;

assign buf_app_input_data_2_V_eop_din = dram_helper_app_2_U0_buf_app_input_data_V_eop_din;

assign buf_app_input_data_forwarder_0_U0_ap_continue = 1'b1;

assign buf_app_input_data_forwarder_0_U0_ap_start = start_for_buf_app_input_data_forwarder_0_U0_empty_n;

assign buf_app_input_data_forwarder_0_U0_buf_app_input_data_V_eop_dout = buf_app_input_data_0_V_eop_dout;

assign buf_app_input_data_forwarder_0_U0_start_full_n = 1'b1;

assign buf_app_input_data_forwarder_0_U0_start_write = 1'b0;

assign buf_app_input_data_forwarder_1_U0_ap_continue = 1'b1;

assign buf_app_input_data_forwarder_1_U0_ap_start = start_for_buf_app_input_data_forwarder_1_U0_empty_n;

assign buf_app_input_data_forwarder_1_U0_buf_app_input_data_V_eop_dout = buf_app_input_data_1_V_eop_dout;

assign buf_app_input_data_forwarder_1_U0_start_full_n = 1'b1;

assign buf_app_input_data_forwarder_1_U0_start_write = 1'b0;

assign buf_app_input_data_forwarder_2_U0_ap_continue = 1'b1;

assign buf_app_input_data_forwarder_2_U0_ap_start = start_for_buf_app_input_data_forwarder_2_U0_empty_n;

assign buf_app_input_data_forwarder_2_U0_buf_app_input_data_V_eop_dout = buf_app_input_data_2_V_eop_dout;

assign buf_app_input_data_forwarder_2_U0_start_full_n = 1'b1;

assign buf_app_input_data_forwarder_2_U0_start_write = 1'b0;

assign buf_read_sig_app_input_data_0_V_din = buf_app_input_data_forwarder_0_U0_buf_read_sig_app_input_data_V_din;

assign buf_read_sig_app_input_data_1_V_din = buf_app_input_data_forwarder_1_U0_buf_read_sig_app_input_data_V_din;

assign buf_read_sig_app_input_data_2_V_din = buf_app_input_data_forwarder_2_U0_buf_read_sig_app_input_data_V_din;

assign buffered_pcie_read_resp_V_last_din = keeper_pcie_read_resp_U0_buffered_pcie_read_resp_V_last_din;

assign command_handler_U0_ap_continue = 1'b1;

assign command_handler_U0_ap_start = ((ap_sync_reg_command_handler_U0_ap_ready ^ 1'b1) & ap_start);

assign command_handler_U0_start_full_n = (start_for_unused_channel_preserver_U0_full_n & start_for_reset_propaganda_U0_full_n & start_for_pcie_helper_app_2_U0_full_n & start_for_pcie_helper_app_1_U0_full_n & start_for_pcie_helper_app_0_U0_full_n & start_for_host_dram_throttle_unit_U0_full_n & start_for_host_dram_delay_unit_U0_full_n & start_for_dram_helper_app_2_U0_full_n & start_for_dram_helper_app_1_U0_full_n & start_for_dram_helper_app_0_U0_full_n & start_for_device_dram_throttle_unit_U0_full_n & start_for_device_dram_delay_unit_U0_full_n & start_for_app_pt_2_U0_full_n & start_for_app_pt_1_U0_full_n & start_for_app_pt_0_U0_full_n);

assign cosim_dramA_read_resp_V_last_din = pcie_read_resp_mux_U0_cosim_dramA_read_resp_V_last_din;

assign cosim_dramA_write_req_data_V_last_din = dramA_write_multiplexer_U0_dramA_write_req_data_V_last_din;

assign cosim_dramB_read_resp_V_last_din = pcie_read_resp_mux_U0_cosim_dramB_read_resp_V_last_din;

assign cosim_dramB_write_req_data_V_last_din = dramB_write_multiplexer_U0_dramB_write_req_data_V_last_din;

assign cosim_dramC_read_resp_V_last_din = pcie_read_resp_mux_U0_cosim_dramC_read_resp_V_last_din;

assign cosim_dramC_write_req_data_V_last_din = dramC_write_multiplexer_U0_dramC_write_req_data_V_last_din;

assign cosim_dramD_read_resp_V_last_din = pcie_read_resp_mux_U0_cosim_dramD_read_resp_V_last_din;

assign cosim_dramD_write_req_data_V_last_din = dramD_write_multiplexer_U0_dramD_write_req_data_V_last_din;

assign data_pipe1_write_V_last_din = pipe1_data_handler_U0_data_pipe1_write_V_last_din;

assign data_pipe2_read_V_last_din = pipeline_data_passer_U0_data_pipe2_read_V_last_din;

assign data_valid_pipe1_write_V_din = pipe1_data_handler_U0_data_valid_pipe1_write_V_din;

assign data_valid_pipe2_read_V_din = pipeline_data_passer_U0_data_valid_pipe2_read_V_din;

assign device_delayed_channel_forwarder_U0_ap_continue = 1'b1;

assign device_delayed_channel_forwarder_U0_device_dram_read_resp_delayed_V_last_dout = device_dram_read_resp_delayed_V_last_dout;

assign device_delayed_channel_forwarder_U0_device_dram_write_req_data_V_last_dout = device_dram_write_req_data_V_last_dout;

assign device_delayed_channel_forwarder_U0_start_full_n = 1'b1;

assign device_delayed_channel_forwarder_U0_start_write = 1'b0;

assign device_dramA_read_resp_V_last_din = dramA_read_resp_multiplexer_U0_device_dramA_read_resp_V_last_din;

assign device_dramA_write_req_data_V_last_din = device_pipe1_dram_dispatcher_U0_device_dramA_write_req_data_V_last_din;

assign device_dramB_read_resp_V_last_din = dramB_read_resp_multiplexer_U0_device_dramB_read_resp_V_last_din;

assign device_dramB_write_req_data_V_last_din = device_pipe1_dram_dispatcher_U0_device_dramB_write_req_data_V_last_din;

assign device_dramC_read_resp_V_last_din = dramC_read_resp_multiplexer_U0_device_dramC_read_resp_V_last_din;

assign device_dramC_write_req_data_V_last_din = device_pipe1_dram_dispatcher_U0_device_dramC_write_req_data_V_last_din;

assign device_dramD_read_resp_V_last_din = dramD_read_resp_multiplexer_U0_device_dramD_read_resp_V_last_din;

assign device_dramD_write_req_data_V_last_din = device_pipe1_dram_dispatcher_U0_device_dramD_write_req_data_V_last_din;

assign device_dram_delay_unit_U0_ap_continue = 1'b1;

assign device_dram_delay_unit_U0_ap_start = start_for_device_dram_delay_unit_U0_empty_n;

assign device_dram_read_req_multiplexer_U0_ap_continue = 1'b1;

assign device_dram_read_req_multiplexer_U0_start_full_n = 1'b1;

assign device_dram_read_req_multiplexer_U0_start_write = 1'b0;

assign device_dram_read_resp_0_V_last_din = device_dram_read_resp_multiplexer_U0_device_dram_read_resp_0_V_last_din;

assign device_dram_read_resp_1_V_last_din = device_dram_read_resp_multiplexer_U0_device_dram_read_resp_1_V_last_din;

assign device_dram_read_resp_2_V_last_din = device_dram_read_resp_multiplexer_U0_device_dram_read_resp_2_V_last_din;

assign device_dram_read_resp_V_last_din = device_delayed_channel_forwarder_U0_device_dram_read_resp_V_last_din;

assign device_dram_read_resp_delayed_V_last_din = device_dram_throttle_unit_U0_device_dram_read_resp_delayed_V_last_din;

assign device_dram_read_resp_multiplexer_U0_ap_continue = 1'b1;

assign device_dram_read_resp_multiplexer_U0_device_dram_read_resp_V_last_dout = device_dram_read_resp_V_last_dout;

assign device_dram_read_resp_multiplexer_U0_start_full_n = 1'b1;

assign device_dram_read_resp_multiplexer_U0_start_write = 1'b0;

assign device_dram_read_resp_throttled_V_last_din = device_pipe1_dram_dispatcher_U0_device_dram_read_resp_throttled_V_last_din;

assign device_dram_req_time_marker_U0_ap_continue = 1'b1;

assign device_dram_req_time_marker_U0_start_full_n = 1'b1;

assign device_dram_req_time_marker_U0_start_write = 1'b0;

assign device_dram_throttle_unit_U0_ap_continue = 1'b1;

assign device_dram_throttle_unit_U0_ap_start = start_for_device_dram_throttle_unit_U0_empty_n;

assign device_dram_throttle_unit_U0_device_dram_read_resp_throttled_V_last_dout = device_dram_read_resp_throttled_V_last_dout;

assign device_dram_throttle_unit_U0_device_dram_write_req_data_delayed_V_last_dout = device_dram_write_req_data_delayed_V_last_dout;

assign device_dram_write_req_data_V_last_din = unused_channel_preserver_U0_device_dram_write_req_data_V_last_din;

assign device_dram_write_req_data_delayed_V_last_din = device_delayed_channel_forwarder_U0_device_dram_write_req_data_delayed_V_last_din;

assign device_dram_write_req_data_throttled_V_last_din = device_dram_throttle_unit_U0_device_dram_write_req_data_throttled_V_last_din;

assign device_pcie_write_req_data_0_V_last_din = pcie_helper_app_0_U0_device_pcie_write_req_data_V_last_din;

assign device_pcie_write_req_data_1_V_last_din = pcie_helper_app_1_U0_device_pcie_write_req_data_V_last_din;

assign device_pcie_write_req_data_2_V_last_din = pcie_helper_app_2_U0_device_pcie_write_req_data_V_last_din;

assign device_pipe0_dram_dispatcher_U0_ap_continue = 1'b1;

assign device_pipe0_dram_dispatcher_U0_ap_start = start_for_device_pipe0_dram_dispatcher_U0_empty_n;

assign device_pipe0_dram_dispatcher_U0_start_full_n = 1'b1;

assign device_pipe0_dram_dispatcher_U0_start_write = 1'b0;

assign device_pipe1_dram_dispatcher_U0_ap_continue = 1'b1;

assign device_pipe1_dram_dispatcher_U0_ap_start = start_for_device_pipe1_dram_dispatcher_U0_empty_n;

assign device_pipe1_dram_dispatcher_U0_device_dramA_read_resp_V_last_dout = device_dramA_read_resp_V_last_dout;

assign device_pipe1_dram_dispatcher_U0_device_dramB_read_resp_V_last_dout = device_dramB_read_resp_V_last_dout;

assign device_pipe1_dram_dispatcher_U0_device_dramC_read_resp_V_last_dout = device_dramC_read_resp_V_last_dout;

assign device_pipe1_dram_dispatcher_U0_device_dramD_read_resp_V_last_dout = device_dramD_read_resp_V_last_dout;

assign device_pipe1_dram_dispatcher_U0_device_dram_write_req_data_throttled_V_last_dout = device_dram_write_req_data_throttled_V_last_dout;

assign device_pipe1_dram_dispatcher_U0_start_full_n = 1'b1;

assign device_pipe1_dram_dispatcher_U0_start_write = 1'b0;

assign dramA_read_context_V_din = dramA_read_req_multiplexer_U0_dramA_read_context_V_din;

assign dramA_read_req_multiplexer_U0_ap_continue = 1'b1;

assign dramA_read_req_multiplexer_U0_ap_start = start_for_dramA_read_req_multiplexer_U0_empty_n;

assign dramA_read_req_multiplexer_U0_start_full_n = 1'b1;

assign dramA_read_req_multiplexer_U0_start_write = 1'b0;

assign dramA_read_resp_multiplexer_U0_ap_continue = 1'b1;

assign dramA_read_resp_multiplexer_U0_ap_start = start_for_dramA_read_resp_multiplexer_U0_empty_n;

assign dramA_read_resp_multiplexer_U0_dramA_read_context_V_dout = dramA_read_context_V_dout;

assign dramA_read_resp_multiplexer_U0_dramA_read_resp_V_last_dout = cosim_dramA_read_resp_V_last_dout;

assign dramA_read_resp_multiplexer_U0_start_full_n = 1'b1;

assign dramA_read_resp_multiplexer_U0_start_write = 1'b0;

assign dramA_write_multiplexer_U0_ap_continue = 1'b1;

assign dramA_write_multiplexer_U0_ap_start = start_for_dramA_write_multiplexer_U0_empty_n;

assign dramA_write_multiplexer_U0_device_dramA_write_req_data_V_last_dout = device_dramA_write_req_data_V_last_dout;

assign dramA_write_multiplexer_U0_host_dramA_write_req_data_V_last_dout = host_dramA_write_req_data_V_last_dout;

assign dramA_write_multiplexer_U0_start_full_n = 1'b1;

assign dramA_write_multiplexer_U0_start_write = 1'b0;

assign dramB_read_context_V_din = dramB_read_req_multiplexer_U0_dramB_read_context_V_din;

assign dramB_read_req_multiplexer_U0_ap_continue = 1'b1;

assign dramB_read_req_multiplexer_U0_ap_start = start_for_dramB_read_req_multiplexer_U0_empty_n;

assign dramB_read_req_multiplexer_U0_start_full_n = 1'b1;

assign dramB_read_req_multiplexer_U0_start_write = 1'b0;

assign dramB_read_resp_multiplexer_U0_ap_continue = 1'b1;

assign dramB_read_resp_multiplexer_U0_ap_start = start_for_dramB_read_resp_multiplexer_U0_empty_n;

assign dramB_read_resp_multiplexer_U0_dramB_read_context_V_dout = dramB_read_context_V_dout;

assign dramB_read_resp_multiplexer_U0_dramB_read_resp_V_last_dout = cosim_dramB_read_resp_V_last_dout;

assign dramB_read_resp_multiplexer_U0_start_full_n = 1'b1;

assign dramB_read_resp_multiplexer_U0_start_write = 1'b0;

assign dramB_write_multiplexer_U0_ap_continue = 1'b1;

assign dramB_write_multiplexer_U0_ap_start = start_for_dramB_write_multiplexer_U0_empty_n;

assign dramB_write_multiplexer_U0_device_dramB_write_req_data_V_last_dout = device_dramB_write_req_data_V_last_dout;

assign dramB_write_multiplexer_U0_host_dramB_write_req_data_V_last_dout = host_dramB_write_req_data_V_last_dout;

assign dramB_write_multiplexer_U0_start_full_n = 1'b1;

assign dramB_write_multiplexer_U0_start_write = 1'b0;

assign dramC_read_context_V_din = dramC_read_req_multiplexer_U0_dramC_read_context_V_din;

assign dramC_read_req_multiplexer_U0_ap_continue = 1'b1;

assign dramC_read_req_multiplexer_U0_ap_start = start_for_dramC_read_req_multiplexer_U0_empty_n;

assign dramC_read_req_multiplexer_U0_start_full_n = 1'b1;

assign dramC_read_req_multiplexer_U0_start_write = 1'b0;

assign dramC_read_resp_multiplexer_U0_ap_continue = 1'b1;

assign dramC_read_resp_multiplexer_U0_ap_start = start_for_dramC_read_resp_multiplexer_U0_empty_n;

assign dramC_read_resp_multiplexer_U0_dramC_read_context_V_dout = dramC_read_context_V_dout;

assign dramC_read_resp_multiplexer_U0_dramC_read_resp_V_last_dout = cosim_dramC_read_resp_V_last_dout;

assign dramC_read_resp_multiplexer_U0_start_full_n = 1'b1;

assign dramC_read_resp_multiplexer_U0_start_write = 1'b0;

assign dramC_write_multiplexer_U0_ap_continue = 1'b1;

assign dramC_write_multiplexer_U0_ap_start = start_for_dramC_write_multiplexer_U0_empty_n;

assign dramC_write_multiplexer_U0_device_dramC_write_req_data_V_last_dout = device_dramC_write_req_data_V_last_dout;

assign dramC_write_multiplexer_U0_host_dramC_write_req_data_V_last_dout = host_dramC_write_req_data_V_last_dout;

assign dramC_write_multiplexer_U0_start_full_n = 1'b1;

assign dramC_write_multiplexer_U0_start_write = 1'b0;

assign dramD_read_context_V_din = dramD_read_req_multiplexer_U0_dramD_read_context_V_din;

assign dramD_read_req_multiplexer_U0_ap_continue = 1'b1;

assign dramD_read_req_multiplexer_U0_ap_start = start_for_dramD_read_req_multiplexer_U0_empty_n;

assign dramD_read_req_multiplexer_U0_start_full_n = 1'b1;

assign dramD_read_req_multiplexer_U0_start_write = 1'b0;

assign dramD_read_resp_multiplexer_U0_ap_continue = 1'b1;

assign dramD_read_resp_multiplexer_U0_ap_start = start_for_dramD_read_resp_multiplexer_U0_empty_n;

assign dramD_read_resp_multiplexer_U0_dramD_read_context_V_dout = dramD_read_context_V_dout;

assign dramD_read_resp_multiplexer_U0_dramD_read_resp_V_last_dout = cosim_dramD_read_resp_V_last_dout;

assign dramD_read_resp_multiplexer_U0_start_full_n = 1'b1;

assign dramD_read_resp_multiplexer_U0_start_write = 1'b0;

assign dramD_write_multiplexer_U0_ap_continue = 1'b1;

assign dramD_write_multiplexer_U0_ap_start = start_for_dramD_write_multiplexer_U0_empty_n;

assign dramD_write_multiplexer_U0_device_dramD_write_req_data_V_last_dout = device_dramD_write_req_data_V_last_dout;

assign dramD_write_multiplexer_U0_host_dramD_write_req_data_V_last_dout = host_dramD_write_req_data_V_last_dout;

assign dramD_write_multiplexer_U0_start_full_n = 1'b1;

assign dramD_write_multiplexer_U0_start_write = 1'b0;

assign dram_helper_app_0_U0_ap_continue = 1'b1;

assign dram_helper_app_0_U0_ap_start = start_for_dram_helper_app_0_U0_empty_n;

assign dram_helper_app_0_U0_buf_read_sig_app_input_data_V_dout = buf_read_sig_app_input_data_0_V_dout;

assign dram_helper_app_0_U0_device_dram_read_resp_V_last_dout = device_dram_read_resp_0_V_last_dout;

assign dram_helper_app_0_U0_reset_dram_helper_app_V_dout = reset_dram_helper_app_0_V_dout;

assign dram_helper_app_1_U0_ap_continue = 1'b1;

assign dram_helper_app_1_U0_ap_start = start_for_dram_helper_app_1_U0_empty_n;

assign dram_helper_app_1_U0_buf_read_sig_app_input_data_V_dout = buf_read_sig_app_input_data_1_V_dout;

assign dram_helper_app_1_U0_device_dram_read_resp_V_last_dout = device_dram_read_resp_1_V_last_dout;

assign dram_helper_app_1_U0_reset_dram_helper_app_V_dout = reset_dram_helper_app_1_V_dout;

assign dram_helper_app_2_U0_ap_continue = 1'b1;

assign dram_helper_app_2_U0_ap_start = start_for_dram_helper_app_2_U0_empty_n;

assign dram_helper_app_2_U0_buf_read_sig_app_input_data_V_dout = buf_read_sig_app_input_data_2_V_dout;

assign dram_helper_app_2_U0_device_dram_read_resp_V_last_dout = device_dram_read_resp_2_V_last_dout;

assign dram_helper_app_2_U0_reset_dram_helper_app_V_dout = reset_dram_helper_app_2_V_dout;

assign host_data_pcie_write_req_data_V_last_din = pipe2_data_handler_U0_host_data_pcie_write_req_data_V_last_din;

assign host_delayed_channel_forwarder_U0_ap_continue = 1'b1;

assign host_delayed_channel_forwarder_U0_host_dram_read_resp_delayed_V_last_dout = host_dram_read_resp_delayed_V_last_dout;

assign host_delayed_channel_forwarder_U0_host_dram_write_req_data_V_last_dout = host_dram_write_req_data_V_last_dout;

assign host_delayed_channel_forwarder_U0_start_full_n = 1'b1;

assign host_delayed_channel_forwarder_U0_start_write = 1'b0;

assign host_dramA_read_resp_V_last_din = dramA_read_resp_multiplexer_U0_host_dramA_read_resp_V_last_din;

assign host_dramA_write_req_data_V_last_din = host_pipe1_dram_dispatcher_U0_host_dramA_write_req_data_V_last_din;

assign host_dramB_read_resp_V_last_din = dramB_read_resp_multiplexer_U0_host_dramB_read_resp_V_last_din;

assign host_dramB_write_req_data_V_last_din = host_pipe1_dram_dispatcher_U0_host_dramB_write_req_data_V_last_din;

assign host_dramC_read_resp_V_last_din = dramC_read_resp_multiplexer_U0_host_dramC_read_resp_V_last_din;

assign host_dramC_write_req_data_V_last_din = host_pipe1_dram_dispatcher_U0_host_dramC_write_req_data_V_last_din;

assign host_dramD_read_resp_V_last_din = dramD_read_resp_multiplexer_U0_host_dramD_read_resp_V_last_din;

assign host_dramD_write_req_data_V_last_din = host_pipe1_dram_dispatcher_U0_host_dramD_write_req_data_V_last_din;

assign host_dram_delay_unit_U0_ap_continue = 1'b1;

assign host_dram_delay_unit_U0_ap_start = start_for_host_dram_delay_unit_U0_empty_n;

assign host_dram_read_resp_V_last_din = host_delayed_channel_forwarder_U0_host_dram_read_resp_V_last_din;

assign host_dram_read_resp_delayed_V_last_din = host_dram_throttle_unit_U0_host_dram_read_resp_delayed_V_last_din;

assign host_dram_read_resp_throttled_V_last_din = host_pipe1_dram_dispatcher_U0_host_dram_read_resp_throttled_V_last_din;

assign host_dram_req_time_marker_U0_ap_continue = 1'b1;

assign host_dram_req_time_marker_U0_start_full_n = 1'b1;

assign host_dram_req_time_marker_U0_start_write = 1'b0;

assign host_dram_throttle_unit_U0_ap_continue = 1'b1;

assign host_dram_throttle_unit_U0_ap_start = start_for_host_dram_throttle_unit_U0_empty_n;

assign host_dram_throttle_unit_U0_host_dram_read_resp_throttled_V_last_dout = host_dram_read_resp_throttled_V_last_dout;

assign host_dram_throttle_unit_U0_host_dram_write_req_data_delayed_V_last_dout = host_dram_write_req_data_delayed_V_last_dout;

assign host_dram_write_req_data_V_last_din = pipe2_data_handler_U0_host_dram_write_req_data_V_last_din;

assign host_dram_write_req_data_delayed_V_last_din = host_delayed_channel_forwarder_U0_host_dram_write_req_data_delayed_V_last_din;

assign host_dram_write_req_data_throttled_V_last_din = host_dram_throttle_unit_U0_host_dram_write_req_data_throttled_V_last_din;

assign host_dram_write_resp_V_din = host_pipe0_dram_dispatcher_U0_host_dram_write_resp_V_din;

assign host_fin_pcie_write_req_data_V_last_din = pipe2_data_handler_U0_host_fin_pcie_write_req_data_V_last_din;

assign host_pipe0_dram_dispatcher_U0_ap_continue = 1'b1;

assign host_pipe0_dram_dispatcher_U0_ap_start = start_for_host_pipe0_dram_dispatcher_U0_empty_n;

assign host_pipe0_dram_dispatcher_U0_start_full_n = (start_for_dramD_write_multiplexer_U0_full_n & start_for_dramD_read_req_multiplexer_U0_full_n & start_for_dramC_write_multiplexer_U0_full_n & start_for_dramC_read_req_multiplexer_U0_full_n & start_for_dramB_write_multiplexer_U0_full_n & start_for_dramB_read_req_multiplexer_U0_full_n & start_for_dramA_write_multiplexer_U0_full_n & start_for_dramA_read_req_multiplexer_U0_full_n);

assign host_pipe1_dram_dispatcher_U0_ap_continue = 1'b1;

assign host_pipe1_dram_dispatcher_U0_ap_start = start_for_host_pipe1_dram_dispatcher_U0_empty_n;

assign host_pipe1_dram_dispatcher_U0_host_dramA_read_resp_V_last_dout = host_dramA_read_resp_V_last_dout;

assign host_pipe1_dram_dispatcher_U0_host_dramB_read_resp_V_last_dout = host_dramB_read_resp_V_last_dout;

assign host_pipe1_dram_dispatcher_U0_host_dramC_read_resp_V_last_dout = host_dramC_read_resp_V_last_dout;

assign host_pipe1_dram_dispatcher_U0_host_dramD_read_resp_V_last_dout = host_dramD_read_resp_V_last_dout;

assign host_pipe1_dram_dispatcher_U0_host_dram_write_req_data_throttled_V_last_dout = host_dram_write_req_data_throttled_V_last_dout;

assign host_pipe1_dram_dispatcher_U0_start_full_n = 1'b1;

assign host_pipe1_dram_dispatcher_U0_start_write = 1'b0;

assign hw_pcie_read_resp_V_last_din = pcie_read_resp_mux_U0_hw_pcie_read_resp_V_last_din;

assign keeper_pcie_read_resp_U0_ap_continue = 1'b1;

assign keeper_pcie_read_resp_U0_ap_start = ((ap_sync_reg_keeper_pcie_read_resp_U0_ap_ready ^ 1'b1) & ap_start);

assign pcie_data_splitter_app_0_U0_ap_continue = 1'b1;

assign pcie_data_splitter_app_0_U0_app_output_data_V_eop_dout = app_output_data_0_V_eop_dout;

assign pcie_data_splitter_app_0_U0_reset_pcie_data_splitter_app_V_dout = reset_pcie_data_splitter_app_0_V_dout;

assign pcie_data_splitter_app_0_U0_start_full_n = 1'b1;

assign pcie_data_splitter_app_0_U0_start_write = 1'b0;

assign pcie_data_splitter_app_1_U0_ap_continue = 1'b1;

assign pcie_data_splitter_app_1_U0_app_output_data_V_eop_dout = app_output_data_1_V_eop_dout;

assign pcie_data_splitter_app_1_U0_reset_pcie_data_splitter_app_V_dout = reset_pcie_data_splitter_app_1_V_dout;

assign pcie_data_splitter_app_1_U0_start_full_n = 1'b1;

assign pcie_data_splitter_app_1_U0_start_write = 1'b0;

assign pcie_data_splitter_app_2_U0_ap_continue = 1'b1;

assign pcie_data_splitter_app_2_U0_app_output_data_V_eop_dout = app_output_data_2_V_eop_dout;

assign pcie_data_splitter_app_2_U0_reset_pcie_data_splitter_app_V_dout = reset_pcie_data_splitter_app_2_V_dout;

assign pcie_data_splitter_app_2_U0_start_full_n = 1'b1;

assign pcie_data_splitter_app_2_U0_start_write = 1'b0;

assign pcie_helper_app_0_U0_ap_continue = 1'b1;

assign pcie_helper_app_0_U0_ap_start = start_for_pcie_helper_app_0_U0_empty_n;

assign pcie_helper_app_0_U0_app_free_buf_V_dout = app_free_buf_0_V_dout;

assign pcie_helper_app_0_U0_app_output_data_meta_V_eop_dout = app_output_data_meta_0_V_eop_dout;

assign pcie_helper_app_0_U0_app_output_data_splitted_V_eop_dout = app_output_data_splitted_0_V_eop_dout;

assign pcie_helper_app_0_U0_reset_pcie_helper_app_V_dout = reset_pcie_helper_app_0_V_dout;

assign pcie_helper_app_0_U0_start_full_n = 1'b1;

assign pcie_helper_app_0_U0_start_write = 1'b0;

assign pcie_helper_app_1_U0_ap_continue = 1'b1;

assign pcie_helper_app_1_U0_ap_start = start_for_pcie_helper_app_1_U0_empty_n;

assign pcie_helper_app_1_U0_app_free_buf_V_dout = app_free_buf_1_V_dout;

assign pcie_helper_app_1_U0_app_output_data_meta_V_eop_dout = app_output_data_meta_1_V_eop_dout;

assign pcie_helper_app_1_U0_app_output_data_splitted_V_eop_dout = app_output_data_splitted_1_V_eop_dout;

assign pcie_helper_app_1_U0_reset_pcie_helper_app_V_dout = reset_pcie_helper_app_1_V_dout;

assign pcie_helper_app_1_U0_start_full_n = 1'b1;

assign pcie_helper_app_1_U0_start_write = 1'b0;

assign pcie_helper_app_2_U0_ap_continue = 1'b1;

assign pcie_helper_app_2_U0_ap_start = start_for_pcie_helper_app_2_U0_empty_n;

assign pcie_helper_app_2_U0_app_free_buf_V_dout = app_free_buf_2_V_dout;

assign pcie_helper_app_2_U0_app_output_data_meta_V_eop_dout = app_output_data_meta_2_V_eop_dout;

assign pcie_helper_app_2_U0_app_output_data_splitted_V_eop_dout = app_output_data_splitted_2_V_eop_dout;

assign pcie_helper_app_2_U0_reset_pcie_helper_app_V_dout = reset_pcie_helper_app_2_V_dout;

assign pcie_helper_app_2_U0_start_full_n = 1'b1;

assign pcie_helper_app_2_U0_start_write = 1'b0;

assign pcie_read_context_forwarder_U0_ap_continue = 1'b1;

assign pcie_read_context_forwarder_U0_start_full_n = 1'b1;

assign pcie_read_context_forwarder_U0_start_write = 1'b0;

assign pcie_read_req_V_addr_din = pcie_read_req_mux_U0_pcie_read_req_V_addr_din;

assign pcie_read_req_V_addr_write = pcie_read_req_mux_U0_pcie_read_req_V_addr_write;

assign pcie_read_req_V_num_din = pcie_read_req_mux_U0_pcie_read_req_V_num_din;

assign pcie_read_req_V_num_write = pcie_read_req_mux_U0_pcie_read_req_V_num_write;

assign pcie_read_req_mux_U0_ap_continue = ap_sync_done;

assign pcie_read_req_mux_U0_start_full_n = 1'b1;

assign pcie_read_req_mux_U0_start_write = 1'b0;

assign pcie_read_resp_V_data_V_read = keeper_pcie_read_resp_U0_pcie_read_resp_V_data_V_read;

assign pcie_read_resp_V_last_read = keeper_pcie_read_resp_U0_pcie_read_resp_V_last_read;

assign pcie_read_resp_mux_U0_ap_continue = 1'b1;

assign pcie_read_resp_mux_U0_ap_start = start_for_pcie_read_resp_mux_U0_empty_n;

assign pcie_read_resp_mux_U0_pcie_read_resp_V_last_dout = buffered_pcie_read_resp_V_last_dout;

assign pcie_read_resp_mux_U0_start_full_n = (start_for_dramD_read_resp_multiplexer_U0_full_n & start_for_dramC_read_resp_multiplexer_U0_full_n & start_for_dramB_read_resp_multiplexer_U0_full_n & start_for_dramA_read_resp_multiplexer_U0_full_n);

assign pcie_write_multiplexer_U0_ap_continue = ap_sync_done;

assign pcie_write_multiplexer_U0_cosim_dramA_write_req_data_V_last_dout = cosim_dramA_write_req_data_V_last_dout;

assign pcie_write_multiplexer_U0_cosim_dramB_write_req_data_V_last_dout = cosim_dramB_write_req_data_V_last_dout;

assign pcie_write_multiplexer_U0_cosim_dramC_write_req_data_V_last_dout = cosim_dramC_write_req_data_V_last_dout;

assign pcie_write_multiplexer_U0_cosim_dramD_write_req_data_V_last_dout = cosim_dramD_write_req_data_V_last_dout;

assign pcie_write_multiplexer_U0_device_pcie_write_req_data_0_V_last_dout = device_pcie_write_req_data_0_V_last_dout;

assign pcie_write_multiplexer_U0_device_pcie_write_req_data_1_V_last_dout = device_pcie_write_req_data_1_V_last_dout;

assign pcie_write_multiplexer_U0_device_pcie_write_req_data_2_V_last_dout = device_pcie_write_req_data_2_V_last_dout;

assign pcie_write_multiplexer_U0_host_data_pcie_write_req_data_V_last_dout = host_data_pcie_write_req_data_V_last_dout;

assign pcie_write_multiplexer_U0_host_fin_pcie_write_req_data_V_last_dout = host_fin_pcie_write_req_data_V_last_dout;

assign pcie_write_multiplexer_U0_start_full_n = 1'b1;

assign pcie_write_multiplexer_U0_start_write = 1'b0;

assign pcie_write_req_apply_V_addr_din = pcie_write_multiplexer_U0_pcie_write_req_apply_V_addr_din;

assign pcie_write_req_apply_V_addr_write = pcie_write_multiplexer_U0_pcie_write_req_apply_V_addr_write;

assign pcie_write_req_apply_V_num_din = pcie_write_multiplexer_U0_pcie_write_req_apply_V_num_din;

assign pcie_write_req_apply_V_num_write = pcie_write_multiplexer_U0_pcie_write_req_apply_V_num_write;

assign pcie_write_req_data_V_data_V_din = pcie_write_multiplexer_U0_pcie_write_req_data_V_data_V_din;

assign pcie_write_req_data_V_data_V_write = pcie_write_multiplexer_U0_pcie_write_req_data_V_data_V_write;

assign pcie_write_req_data_V_last_din = pcie_write_multiplexer_U0_pcie_write_req_data_V_last_din;

assign pcie_write_req_data_V_last_write = pcie_write_multiplexer_U0_pcie_write_req_data_V_last_write;

assign pipe0_data_handler_U0_ap_continue = 1'b1;

assign pipe0_data_handler_U0_reqs_incoming_V_rw_dout = reqs_incoming_V_rw_dout;

assign pipe0_data_handler_U0_start_full_n = 1'b1;

assign pipe0_data_handler_U0_start_write = 1'b0;

assign pipe1_data_handler_U0_ap_continue = 1'b1;

assign pipe1_data_handler_U0_buffered_pcie_read_resp_V_last_dout = hw_pcie_read_resp_V_last_dout;

assign pipe1_data_handler_U0_host_dram_read_resp_V_last_dout = host_dram_read_resp_V_last_dout;

assign pipe1_data_handler_U0_reqs_pipe1_read_V_rw_dout = reqs_pipe1_read_V_rw_dout;

assign pipe1_data_handler_U0_start_full_n = 1'b1;

assign pipe1_data_handler_U0_start_write = 1'b0;

assign pipe2_data_handler_U0_ap_continue = 1'b1;

assign pipe2_data_handler_U0_data_pipe2_read_V_last_dout = data_pipe2_read_V_last_dout;

assign pipe2_data_handler_U0_data_valid_pipe2_read_V_dout = data_valid_pipe2_read_V_dout;

assign pipe2_data_handler_U0_host_dram_write_resp_V_dout = host_dram_write_resp_V_dout;

assign pipe2_data_handler_U0_reqs_pipe2_read_V_rw_dout = reqs_pipe2_read_V_rw_dout;

assign pipe2_data_handler_U0_start_full_n = 1'b1;

assign pipe2_data_handler_U0_start_write = 1'b0;

assign pipeline_data_passer_U0_ap_continue = 1'b1;

assign pipeline_data_passer_U0_data_pipe1_write_V_last_dout = data_pipe1_write_V_last_dout;

assign pipeline_data_passer_U0_data_valid_pipe1_write_V_dout = data_valid_pipe1_write_V_dout;

assign pipeline_data_passer_U0_reqs_pipe0_write_V_rw_dout = reqs_pipe0_write_V_rw_dout;

assign pipeline_data_passer_U0_reqs_pipe1_write_V_rw_dout = reqs_pipe1_write_V_rw_dout;

assign pipeline_data_passer_U0_start_full_n = 1'b1;

assign pipeline_data_passer_U0_start_write = 1'b0;

assign poke_V_data_read = command_handler_U0_poke_V_data_read;

assign poke_V_tag_read = command_handler_U0_poke_V_tag_read;

assign preserver_cheat_signals_V_din = command_handler_U0_preserver_cheat_signals_V_din;

assign reqs_incoming_V_rw_din = command_handler_U0_reqs_incoming_V_rw_din;

assign reqs_pipe0_write_V_rw_din = pipe0_data_handler_U0_reqs_pipe0_write_V_rw_din;

assign reqs_pipe1_read_V_rw_din = pipeline_data_passer_U0_reqs_pipe1_read_V_rw_din;

assign reqs_pipe1_write_V_rw_din = pipe1_data_handler_U0_reqs_pipe1_write_V_rw_din;

assign reqs_pipe2_read_V_rw_din = pipeline_data_passer_U0_reqs_pipe2_read_V_rw_din;

assign reset_app_pt_0_V_din = reset_propaganda_U0_reset_app_pt_0_V_din;

assign reset_app_pt_1_V_din = reset_propaganda_U0_reset_app_pt_1_V_din;

assign reset_app_pt_2_V_din = reset_propaganda_U0_reset_app_pt_2_V_din;

assign reset_dram_helper_app_0_V_din = reset_propaganda_U0_reset_dram_helper_app_0_V_din;

assign reset_dram_helper_app_1_V_din = reset_propaganda_U0_reset_dram_helper_app_1_V_din;

assign reset_dram_helper_app_2_V_din = reset_propaganda_U0_reset_dram_helper_app_2_V_din;

assign reset_pcie_data_splitter_app_0_V_din = reset_propaganda_U0_reset_pcie_data_splitter_app_0_V_din;

assign reset_pcie_data_splitter_app_1_V_din = reset_propaganda_U0_reset_pcie_data_splitter_app_1_V_din;

assign reset_pcie_data_splitter_app_2_V_din = reset_propaganda_U0_reset_pcie_data_splitter_app_2_V_din;

assign reset_pcie_helper_app_0_V_din = reset_propaganda_U0_reset_pcie_helper_app_0_V_din;

assign reset_pcie_helper_app_1_V_din = reset_propaganda_U0_reset_pcie_helper_app_1_V_din;

assign reset_pcie_helper_app_2_V_din = reset_propaganda_U0_reset_pcie_helper_app_2_V_din;

assign reset_propaganda_U0_ap_continue = 1'b1;

assign reset_propaganda_U0_ap_start = start_for_reset_propaganda_U0_empty_n;

assign reset_propaganda_U0_reset_sigs_0_V_dout = reset_sigs_0_V_dout;

assign reset_propaganda_U0_reset_sigs_1_V_dout = reset_sigs_1_V_dout;

assign reset_propaganda_U0_reset_sigs_2_V_dout = reset_sigs_2_V_dout;

assign reset_propaganda_U0_start_full_n = 1'b1;

assign reset_propaganda_U0_start_write = 1'b0;

assign reset_sigs_0_V_din = command_handler_U0_reset_sigs_0_V_din;

assign reset_sigs_1_V_din = command_handler_U0_reset_sigs_1_V_din;

assign reset_sigs_2_V_din = command_handler_U0_reset_sigs_2_V_din;

assign start_for_app_pt_0_U0_din = 1'b1;

assign start_for_app_pt_1_U0_din = 1'b1;

assign start_for_app_pt_2_U0_din = 1'b1;

assign start_for_buf_app_input_data_forwarder_0_U0_din = 1'b1;

assign start_for_buf_app_input_data_forwarder_1_U0_din = 1'b1;

assign start_for_buf_app_input_data_forwarder_2_U0_din = 1'b1;

assign start_for_device_dram_delay_unit_U0_din = 1'b1;

assign start_for_device_dram_throttle_unit_U0_din = 1'b1;

assign start_for_device_pipe0_dram_dispatcher_U0_din = 1'b1;

assign start_for_device_pipe1_dram_dispatcher_U0_din = 1'b1;

assign start_for_dramA_read_req_multiplexer_U0_din = 1'b1;

assign start_for_dramA_read_resp_multiplexer_U0_din = 1'b1;

assign start_for_dramA_write_multiplexer_U0_din = 1'b1;

assign start_for_dramB_read_req_multiplexer_U0_din = 1'b1;

assign start_for_dramB_read_resp_multiplexer_U0_din = 1'b1;

assign start_for_dramB_write_multiplexer_U0_din = 1'b1;

assign start_for_dramC_read_req_multiplexer_U0_din = 1'b1;

assign start_for_dramC_read_resp_multiplexer_U0_din = 1'b1;

assign start_for_dramC_write_multiplexer_U0_din = 1'b1;

assign start_for_dramD_read_req_multiplexer_U0_din = 1'b1;

assign start_for_dramD_read_resp_multiplexer_U0_din = 1'b1;

assign start_for_dramD_write_multiplexer_U0_din = 1'b1;

assign start_for_dram_helper_app_0_U0_din = 1'b1;

assign start_for_dram_helper_app_1_U0_din = 1'b1;

assign start_for_dram_helper_app_2_U0_din = 1'b1;

assign start_for_host_dram_delay_unit_U0_din = 1'b1;

assign start_for_host_dram_throttle_unit_U0_din = 1'b1;

assign start_for_host_pipe0_dram_dispatcher_U0_din = 1'b1;

assign start_for_host_pipe1_dram_dispatcher_U0_din = 1'b1;

assign start_for_pcie_helper_app_0_U0_din = 1'b1;

assign start_for_pcie_helper_app_1_U0_din = 1'b1;

assign start_for_pcie_helper_app_2_U0_din = 1'b1;

assign start_for_pcie_read_resp_mux_U0_din = 1'b1;

assign start_for_reset_propaganda_U0_din = 1'b1;

assign start_for_unused_channel_preserver_U0_din = 1'b1;

assign unused_channel_preserver_U0_ap_continue = 1'b1;

assign unused_channel_preserver_U0_ap_start = start_for_unused_channel_preserver_U0_empty_n;

assign unused_channel_preserver_U0_preserver_cheat_signals_V_dout = preserver_cheat_signals_V_dout;

assign unused_channel_preserver_U0_start_full_n = 1'b1;

assign unused_channel_preserver_U0_start_write = 1'b0;

endmodule //interconnects
