

================================================================
== Vitis HLS Report for 'write_output_top_Pipeline_VITIS_LOOP_192_1'
================================================================
* Date:           Fri Jul 18 13:03:52 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     1538|     1538|  15.380 us|  15.380 us|  1537|  1537|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_192_1  |     1536|     1536|         3|          3|          4|   512|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.01>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [cnn_layer.cpp:192]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln192_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %sext_ln192"   --->   Operation 7 'read' 'sext_ln192_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln192_cast = sext i31 %sext_ln192_read"   --->   Operation 8 'sext' 'sext_ln192_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_s, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem1, void @empty_15, i32 0, i32 0, void @empty_13, i32 0, i32 512, void @empty_5, void @empty_4, void @empty_13, i32 16, i32 16, i32 32, i32 32, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.29ns)   --->   "%store_ln192 = store i10 0, i10 %i" [cnn_layer.cpp:192]   --->   Operation 11 'store' 'store_ln192' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln192 = br void %for.inc" [cnn_layer.cpp:192]   --->   Operation 12 'br' 'br_ln192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_1 = load i10 %i" [cnn_layer.cpp:192]   --->   Operation 13 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.41ns)   --->   "%icmp_ln192 = icmp_eq  i10 %i_1, i10 512" [cnn_layer.cpp:192]   --->   Operation 14 'icmp' 'icmp_ln192' <Predicate = true> <Delay = 1.41> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.41ns)   --->   "%add_ln192 = add i10 %i_1, i10 1" [cnn_layer.cpp:192]   --->   Operation 15 'add' 'add_ln192' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln192 = br i1 %icmp_ln192, void %for.inc.split, void %for.end.exitStub" [cnn_layer.cpp:192]   --->   Operation 16 'br' 'br_ln192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i16 %gmem1, i32 %sext_ln192_cast" [cnn_layer.cpp:192]   --->   Operation 17 'getelementptr' 'gmem1_addr' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.29ns)   --->   "%store_ln192 = store i10 %add_ln192, i10 %i" [cnn_layer.cpp:192]   --->   Operation 18 'store' 'store_ln192' <Predicate = (!icmp_ln192)> <Delay = 1.29>
ST_1 : Operation 25 [1/1] (1.29ns)   --->   "%ret_ln0 = ret"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (icmp_ln192)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 3.41>
ST_2 : Operation 19 [1/1] ( I:3.41ns O:3.41ns )   --->   "%output_s_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %output_s" [cnn_layer.cpp:194]   --->   Operation 19 'read' 'output_s_read' <Predicate = true> <Delay = 3.41> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 512> <FIFO>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln193 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_13" [cnn_layer.cpp:193]   --->   Operation 20 'specpipeline' 'specpipeline_ln193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln192 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512" [cnn_layer.cpp:192]   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln192 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [cnn_layer.cpp:192]   --->   Operation 22 'specloopname' 'specloopname_ln192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (7.30ns)   --->   "%write_ln194 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem1_addr, i16 %output_s_read, i2 3" [cnn_layer.cpp:194]   --->   Operation 23 'write' 'write_ln194' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln192 = br void %for.inc" [cnn_layer.cpp:192]   --->   Operation 24 'br' 'br_ln192' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.013ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln192', cnn_layer.cpp:192) of constant 0 on local variable 'i', cnn_layer.cpp:192 [9]  (1.298 ns)
	'load' operation 10 bit ('i', cnn_layer.cpp:192) on local variable 'i', cnn_layer.cpp:192 [12]  (0.000 ns)
	'add' operation 10 bit ('add_ln192', cnn_layer.cpp:192) [14]  (1.417 ns)
	'store' operation 0 bit ('store_ln192', cnn_layer.cpp:192) of variable 'add_ln192', cnn_layer.cpp:192 on local variable 'i', cnn_layer.cpp:192 [23]  (1.298 ns)

 <State 2>: 3.418ns
The critical path consists of the following:
	fifo read operation ('output_s_read', cnn_layer.cpp:194) on port 'output_s' (cnn_layer.cpp:194) [21]  (3.418 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln194', cnn_layer.cpp:194) on port 'gmem1' (cnn_layer.cpp:194) [22]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
