
FLASH.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001bb0  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08001d88  08001d88  00002d88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001d98  08001d98  0000302c  2**0
                  CONTENTS
  4 .ARM          00000000  08001d98  08001d98  0000302c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001d98  08001d98  0000302c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001d98  08001d98  00002d98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001d9c  08001d9c  00002d9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000002c  20000000  08001da0  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000028  2000002c  08001dcc  0000302c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000054  08001dcc  00003054  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000302c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000057c1  00000000  00000000  0000305c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000181d  00000000  00000000  0000881d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000728  00000000  00000000  0000a040  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000053d  00000000  00000000  0000a768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b870  00000000  00000000  0000aca5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000765f  00000000  00000000  00026515  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ac91c  00000000  00000000  0002db74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000da490  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001ab0  00000000  00000000  000da4d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  000dbf84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000002c 	.word	0x2000002c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08001d70 	.word	0x08001d70

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000030 	.word	0x20000030
 8000214:	08001d70 	.word	0x08001d70

08000218 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	b082      	sub	sp, #8
 800021c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800021e:	f000 fa2e 	bl	800067e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000222:	f000 f853 	bl	80002cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000226:	f000 f89b 	bl	8000360 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  SettingsInit();
 800022a:	f000 f8f7 	bl	800041c <SettingsInit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (KEY_IS_PRESSED) {
 800022e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000232:	4824      	ldr	r0, [pc, #144]	@ (80002c4 <main+0xac>)
 8000234:	f000 ff96 	bl	8001164 <HAL_GPIO_ReadPin>
 8000238:	4603      	mov	r3, r0
 800023a:	2b01      	cmp	r3, #1
 800023c:	d121      	bne.n	8000282 <main+0x6a>
		  Settings.Parameter1 += 1;
 800023e:	4b22      	ldr	r3, [pc, #136]	@ (80002c8 <main+0xb0>)
 8000240:	781b      	ldrb	r3, [r3, #0]
 8000242:	b2db      	uxtb	r3, r3
 8000244:	3301      	adds	r3, #1
 8000246:	b2da      	uxtb	r2, r3
 8000248:	4b1f      	ldr	r3, [pc, #124]	@ (80002c8 <main+0xb0>)
 800024a:	701a      	strb	r2, [r3, #0]
		  if (Settings.Parameter1 > 5) {
 800024c:	4b1e      	ldr	r3, [pc, #120]	@ (80002c8 <main+0xb0>)
 800024e:	781b      	ldrb	r3, [r3, #0]
 8000250:	b2db      	uxtb	r3, r3
 8000252:	2b05      	cmp	r3, #5
 8000254:	d902      	bls.n	800025c <main+0x44>
			  Settings.Parameter1 = 1;
 8000256:	4b1c      	ldr	r3, [pc, #112]	@ (80002c8 <main+0xb0>)
 8000258:	2201      	movs	r2, #1
 800025a:	701a      	strb	r2, [r3, #0]
		  }

		  SettingsSave();
 800025c:	f000 f8f8 	bl	8000450 <SettingsSave>
		  LED_ON;
 8000260:	2201      	movs	r2, #1
 8000262:	2140      	movs	r1, #64	@ 0x40
 8000264:	4817      	ldr	r0, [pc, #92]	@ (80002c4 <main+0xac>)
 8000266:	f000 ff95 	bl	8001194 <HAL_GPIO_WritePin>

		  while (KEY_IS_PRESSED) {
 800026a:	e002      	b.n	8000272 <main+0x5a>
			  HAL_Delay(100);
 800026c:	2064      	movs	r0, #100	@ 0x64
 800026e:	f000 fa77 	bl	8000760 <HAL_Delay>
		  while (KEY_IS_PRESSED) {
 8000272:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000276:	4813      	ldr	r0, [pc, #76]	@ (80002c4 <main+0xac>)
 8000278:	f000 ff74 	bl	8001164 <HAL_GPIO_ReadPin>
 800027c:	4603      	mov	r3, r0
 800027e:	2b01      	cmp	r3, #1
 8000280:	d0f4      	beq.n	800026c <main+0x54>
		  }
	  }

	  for (uint8_t i=0; i<Settings.Parameter1; i++) {
 8000282:	2300      	movs	r3, #0
 8000284:	71fb      	strb	r3, [r7, #7]
 8000286:	e012      	b.n	80002ae <main+0x96>
		  LED_ON;
 8000288:	2201      	movs	r2, #1
 800028a:	2140      	movs	r1, #64	@ 0x40
 800028c:	480d      	ldr	r0, [pc, #52]	@ (80002c4 <main+0xac>)
 800028e:	f000 ff81 	bl	8001194 <HAL_GPIO_WritePin>
		  HAL_Delay(100);
 8000292:	2064      	movs	r0, #100	@ 0x64
 8000294:	f000 fa64 	bl	8000760 <HAL_Delay>
		  LED_OFF;
 8000298:	2200      	movs	r2, #0
 800029a:	2140      	movs	r1, #64	@ 0x40
 800029c:	4809      	ldr	r0, [pc, #36]	@ (80002c4 <main+0xac>)
 800029e:	f000 ff79 	bl	8001194 <HAL_GPIO_WritePin>
		  HAL_Delay(100);
 80002a2:	2064      	movs	r0, #100	@ 0x64
 80002a4:	f000 fa5c 	bl	8000760 <HAL_Delay>
	  for (uint8_t i=0; i<Settings.Parameter1; i++) {
 80002a8:	79fb      	ldrb	r3, [r7, #7]
 80002aa:	3301      	adds	r3, #1
 80002ac:	71fb      	strb	r3, [r7, #7]
 80002ae:	4b06      	ldr	r3, [pc, #24]	@ (80002c8 <main+0xb0>)
 80002b0:	781b      	ldrb	r3, [r3, #0]
 80002b2:	b2db      	uxtb	r3, r3
 80002b4:	79fa      	ldrb	r2, [r7, #7]
 80002b6:	429a      	cmp	r2, r3
 80002b8:	d3e6      	bcc.n	8000288 <main+0x70>
	  }

	  HAL_Delay(1000);
 80002ba:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80002be:	f000 fa4f 	bl	8000760 <HAL_Delay>
	  if (KEY_IS_PRESSED) {
 80002c2:	e7b4      	b.n	800022e <main+0x16>
 80002c4:	48000800 	.word	0x48000800
 80002c8:	20000048 	.word	0x20000048

080002cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002cc:	b580      	push	{r7, lr}
 80002ce:	b094      	sub	sp, #80	@ 0x50
 80002d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002d2:	f107 0318 	add.w	r3, r7, #24
 80002d6:	2238      	movs	r2, #56	@ 0x38
 80002d8:	2100      	movs	r1, #0
 80002da:	4618      	mov	r0, r3
 80002dc:	f001 fd1c 	bl	8001d18 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002e0:	1d3b      	adds	r3, r7, #4
 80002e2:	2200      	movs	r2, #0
 80002e4:	601a      	str	r2, [r3, #0]
 80002e6:	605a      	str	r2, [r3, #4]
 80002e8:	609a      	str	r2, [r3, #8]
 80002ea:	60da      	str	r2, [r3, #12]
 80002ec:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80002ee:	2000      	movs	r0, #0
 80002f0:	f000 ff68 	bl	80011c4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80002f4:	2301      	movs	r3, #1
 80002f6:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80002f8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80002fc:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002fe:	2302      	movs	r3, #2
 8000300:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000302:	2303      	movs	r3, #3
 8000304:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8000306:	2302      	movs	r3, #2
 8000308:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800030a:	2355      	movs	r3, #85	@ 0x55
 800030c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800030e:	2302      	movs	r3, #2
 8000310:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000312:	2302      	movs	r3, #2
 8000314:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000316:	2302      	movs	r3, #2
 8000318:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800031a:	f107 0318 	add.w	r3, r7, #24
 800031e:	4618      	mov	r0, r3
 8000320:	f001 f804 	bl	800132c <HAL_RCC_OscConfig>
 8000324:	4603      	mov	r3, r0
 8000326:	2b00      	cmp	r3, #0
 8000328:	d001      	beq.n	800032e <SystemClock_Config+0x62>
  {
    Error_Handler();
 800032a:	f000 f871 	bl	8000410 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800032e:	230f      	movs	r3, #15
 8000330:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000332:	2303      	movs	r3, #3
 8000334:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000336:	2300      	movs	r3, #0
 8000338:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800033a:	2300      	movs	r3, #0
 800033c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800033e:	2300      	movs	r3, #0
 8000340:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000342:	1d3b      	adds	r3, r7, #4
 8000344:	2104      	movs	r1, #4
 8000346:	4618      	mov	r0, r3
 8000348:	f001 fb02 	bl	8001950 <HAL_RCC_ClockConfig>
 800034c:	4603      	mov	r3, r0
 800034e:	2b00      	cmp	r3, #0
 8000350:	d001      	beq.n	8000356 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000352:	f000 f85d 	bl	8000410 <Error_Handler>
  }
}
 8000356:	bf00      	nop
 8000358:	3750      	adds	r7, #80	@ 0x50
 800035a:	46bd      	mov	sp, r7
 800035c:	bd80      	pop	{r7, pc}
	...

08000360 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000360:	b580      	push	{r7, lr}
 8000362:	b088      	sub	sp, #32
 8000364:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000366:	f107 030c 	add.w	r3, r7, #12
 800036a:	2200      	movs	r2, #0
 800036c:	601a      	str	r2, [r3, #0]
 800036e:	605a      	str	r2, [r3, #4]
 8000370:	609a      	str	r2, [r3, #8]
 8000372:	60da      	str	r2, [r3, #12]
 8000374:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000376:	4b24      	ldr	r3, [pc, #144]	@ (8000408 <MX_GPIO_Init+0xa8>)
 8000378:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800037a:	4a23      	ldr	r2, [pc, #140]	@ (8000408 <MX_GPIO_Init+0xa8>)
 800037c:	f043 0304 	orr.w	r3, r3, #4
 8000380:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000382:	4b21      	ldr	r3, [pc, #132]	@ (8000408 <MX_GPIO_Init+0xa8>)
 8000384:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000386:	f003 0304 	and.w	r3, r3, #4
 800038a:	60bb      	str	r3, [r7, #8]
 800038c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800038e:	4b1e      	ldr	r3, [pc, #120]	@ (8000408 <MX_GPIO_Init+0xa8>)
 8000390:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000392:	4a1d      	ldr	r2, [pc, #116]	@ (8000408 <MX_GPIO_Init+0xa8>)
 8000394:	f043 0320 	orr.w	r3, r3, #32
 8000398:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800039a:	4b1b      	ldr	r3, [pc, #108]	@ (8000408 <MX_GPIO_Init+0xa8>)
 800039c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800039e:	f003 0320 	and.w	r3, r3, #32
 80003a2:	607b      	str	r3, [r7, #4]
 80003a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003a6:	4b18      	ldr	r3, [pc, #96]	@ (8000408 <MX_GPIO_Init+0xa8>)
 80003a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80003aa:	4a17      	ldr	r2, [pc, #92]	@ (8000408 <MX_GPIO_Init+0xa8>)
 80003ac:	f043 0301 	orr.w	r3, r3, #1
 80003b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80003b2:	4b15      	ldr	r3, [pc, #84]	@ (8000408 <MX_GPIO_Init+0xa8>)
 80003b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80003b6:	f003 0301 	and.w	r3, r3, #1
 80003ba:	603b      	str	r3, [r7, #0]
 80003bc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80003be:	2200      	movs	r2, #0
 80003c0:	2140      	movs	r1, #64	@ 0x40
 80003c2:	4812      	ldr	r0, [pc, #72]	@ (800040c <MX_GPIO_Init+0xac>)
 80003c4:	f000 fee6 	bl	8001194 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : KEY_Pin */
  GPIO_InitStruct.Pin = KEY_Pin;
 80003c8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80003cc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80003ce:	2300      	movs	r3, #0
 80003d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80003d2:	2302      	movs	r3, #2
 80003d4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 80003d6:	f107 030c 	add.w	r3, r7, #12
 80003da:	4619      	mov	r1, r3
 80003dc:	480b      	ldr	r0, [pc, #44]	@ (800040c <MX_GPIO_Init+0xac>)
 80003de:	f000 fd3f 	bl	8000e60 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80003e2:	2340      	movs	r3, #64	@ 0x40
 80003e4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003e6:	2301      	movs	r3, #1
 80003e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003ea:	2300      	movs	r3, #0
 80003ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003ee:	2300      	movs	r3, #0
 80003f0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80003f2:	f107 030c 	add.w	r3, r7, #12
 80003f6:	4619      	mov	r1, r3
 80003f8:	4804      	ldr	r0, [pc, #16]	@ (800040c <MX_GPIO_Init+0xac>)
 80003fa:	f000 fd31 	bl	8000e60 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80003fe:	bf00      	nop
 8000400:	3720      	adds	r7, #32
 8000402:	46bd      	mov	sp, r7
 8000404:	bd80      	pop	{r7, pc}
 8000406:	bf00      	nop
 8000408:	40021000 	.word	0x40021000
 800040c:	48000800 	.word	0x48000800

08000410 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000410:	b480      	push	{r7}
 8000412:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000414:	b672      	cpsid	i
}
 8000416:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000418:	bf00      	nop
 800041a:	e7fd      	b.n	8000418 <Error_Handler+0x8>

0800041c <SettingsInit>:

#include "settings.h"

volatile SettingsStruct Settings;

void SettingsInit(void) {
 800041c:	b580      	push	{r7, lr}
 800041e:	af00      	add	r7, sp, #0
	SettingsLoad();
 8000420:	f000 f878 	bl	8000514 <SettingsLoad>

	if (Settings.Parameter1 == 0xFF) { // Flash memory is clear, Settings not saved
 8000424:	4b09      	ldr	r3, [pc, #36]	@ (800044c <SettingsInit+0x30>)
 8000426:	781b      	ldrb	r3, [r3, #0]
 8000428:	b2db      	uxtb	r3, r3
 800042a:	2bff      	cmp	r3, #255	@ 0xff
 800042c:	d10b      	bne.n	8000446 <SettingsInit+0x2a>
		// Set Default Values
		Settings.Parameter1 = 1;
 800042e:	4b07      	ldr	r3, [pc, #28]	@ (800044c <SettingsInit+0x30>)
 8000430:	2201      	movs	r2, #1
 8000432:	701a      	strb	r2, [r3, #0]
		Settings.Parameter2 = 253;
 8000434:	4b05      	ldr	r3, [pc, #20]	@ (800044c <SettingsInit+0x30>)
 8000436:	22fd      	movs	r2, #253	@ 0xfd
 8000438:	705a      	strb	r2, [r3, #1]
		Settings.Parameter3 = 72;
 800043a:	4b04      	ldr	r3, [pc, #16]	@ (800044c <SettingsInit+0x30>)
 800043c:	2248      	movs	r2, #72	@ 0x48
 800043e:	805a      	strh	r2, [r3, #2]
		Settings.Parameter4 = 16;
 8000440:	4b02      	ldr	r3, [pc, #8]	@ (800044c <SettingsInit+0x30>)
 8000442:	2210      	movs	r2, #16
 8000444:	605a      	str	r2, [r3, #4]
	}
}
 8000446:	bf00      	nop
 8000448:	bd80      	pop	{r7, pc}
 800044a:	bf00      	nop
 800044c:	20000048 	.word	0x20000048

08000450 <SettingsSave>:

void SettingsSave(void) {
 8000450:	b580      	push	{r7, lr}
 8000452:	b088      	sub	sp, #32
 8000454:	af00      	add	r7, sp, #0
	uint32_t PageError = 0;
 8000456:	2300      	movs	r3, #0
 8000458:	613b      	str	r3, [r7, #16]
	FLASH_EraseInitTypeDef EraseInitStruct;

	HAL_FLASH_Unlock();
 800045a:	f000 faf3 	bl	8000a44 <HAL_FLASH_Unlock>

	EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 800045e:	2300      	movs	r3, #0
 8000460:	603b      	str	r3, [r7, #0]
	EraseInitStruct.Banks = 0;
 8000462:	2300      	movs	r3, #0
 8000464:	607b      	str	r3, [r7, #4]
	EraseInitStruct.Page = FLASH_PAGE_NB -1; // Last Page
 8000466:	4b27      	ldr	r3, [pc, #156]	@ (8000504 <SettingsSave+0xb4>)
 8000468:	881b      	ldrh	r3, [r3, #0]
 800046a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800046e:	4293      	cmp	r3, r2
 8000470:	d007      	beq.n	8000482 <SettingsSave+0x32>
 8000472:	4b24      	ldr	r3, [pc, #144]	@ (8000504 <SettingsSave+0xb4>)
 8000474:	681b      	ldr	r3, [r3, #0]
 8000476:	029a      	lsls	r2, r3, #10
 8000478:	4b23      	ldr	r3, [pc, #140]	@ (8000508 <SettingsSave+0xb8>)
 800047a:	4013      	ands	r3, r2
 800047c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8000480:	d011      	beq.n	80004a6 <SettingsSave+0x56>
 8000482:	4b20      	ldr	r3, [pc, #128]	@ (8000504 <SettingsSave+0xb4>)
 8000484:	881b      	ldrh	r3, [r3, #0]
 8000486:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800048a:	4293      	cmp	r3, r2
 800048c:	d009      	beq.n	80004a2 <SettingsSave+0x52>
 800048e:	4b1d      	ldr	r3, [pc, #116]	@ (8000504 <SettingsSave+0xb4>)
 8000490:	681b      	ldr	r3, [r3, #0]
 8000492:	029a      	lsls	r2, r3, #10
 8000494:	4b1c      	ldr	r3, [pc, #112]	@ (8000508 <SettingsSave+0xb8>)
 8000496:	4013      	ands	r3, r2
 8000498:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800049c:	d101      	bne.n	80004a2 <SettingsSave+0x52>
 800049e:	237f      	movs	r3, #127	@ 0x7f
 80004a0:	e002      	b.n	80004a8 <SettingsSave+0x58>
 80004a2:	233f      	movs	r3, #63	@ 0x3f
 80004a4:	e000      	b.n	80004a8 <SettingsSave+0x58>
 80004a6:	23ff      	movs	r3, #255	@ 0xff
 80004a8:	60bb      	str	r3, [r7, #8]
	EraseInitStruct.NbPages = 1;
 80004aa:	2301      	movs	r3, #1
 80004ac:	60fb      	str	r3, [r7, #12]

	if (HAL_FLASHEx_Erase(&EraseInitStruct, &PageError) == HAL_OK)
 80004ae:	f107 0210 	add.w	r2, r7, #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4611      	mov	r1, r2
 80004b6:	4618      	mov	r0, r3
 80004b8:	f000 fbae 	bl	8000c18 <HAL_FLASHEx_Erase>
 80004bc:	4603      	mov	r3, r0
 80004be:	2b00      	cmp	r3, #0
 80004c0:	d119      	bne.n	80004f6 <SettingsSave+0xa6>
	{
		// Write setting
		uint64_t *source_addr = (void *)&Settings;
 80004c2:	4b12      	ldr	r3, [pc, #72]	@ (800050c <SettingsSave+0xbc>)
 80004c4:	61fb      	str	r3, [r7, #28]
		uint32_t dest_addr = (uint32_t) FLASH_SETTINGS_START_ADDR;
 80004c6:	4b12      	ldr	r3, [pc, #72]	@ (8000510 <SettingsSave+0xc0>)
 80004c8:	61bb      	str	r3, [r7, #24]
		for (uint16_t i=0; i<FLASH_SETTINGS_WORDS; i++) {
 80004ca:	2300      	movs	r3, #0
 80004cc:	82fb      	strh	r3, [r7, #22]
 80004ce:	e00f      	b.n	80004f0 <SettingsSave+0xa0>
			HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, dest_addr, *source_addr);
 80004d0:	69fb      	ldr	r3, [r7, #28]
 80004d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80004d6:	69b9      	ldr	r1, [r7, #24]
 80004d8:	2000      	movs	r0, #0
 80004da:	f000 fa47 	bl	800096c <HAL_FLASH_Program>
			source_addr++;
 80004de:	69fb      	ldr	r3, [r7, #28]
 80004e0:	3308      	adds	r3, #8
 80004e2:	61fb      	str	r3, [r7, #28]
			dest_addr = dest_addr + 8;
 80004e4:	69bb      	ldr	r3, [r7, #24]
 80004e6:	3308      	adds	r3, #8
 80004e8:	61bb      	str	r3, [r7, #24]
		for (uint16_t i=0; i<FLASH_SETTINGS_WORDS; i++) {
 80004ea:	8afb      	ldrh	r3, [r7, #22]
 80004ec:	3301      	adds	r3, #1
 80004ee:	82fb      	strh	r3, [r7, #22]
 80004f0:	8afb      	ldrh	r3, [r7, #22]
 80004f2:	2b01      	cmp	r3, #1
 80004f4:	d9ec      	bls.n	80004d0 <SettingsSave+0x80>
		}
	}

    HAL_FLASH_Lock();
 80004f6:	f000 fac7 	bl	8000a88 <HAL_FLASH_Lock>
}
 80004fa:	bf00      	nop
 80004fc:	3720      	adds	r7, #32
 80004fe:	46bd      	mov	sp, r7
 8000500:	bd80      	pop	{r7, pc}
 8000502:	bf00      	nop
 8000504:	1fff75e0 	.word	0x1fff75e0
 8000508:	03fffc00 	.word	0x03fffc00
 800050c:	20000048 	.word	0x20000048
 8000510:	0801f800 	.word	0x0801f800

08000514 <SettingsLoad>:

void SettingsLoad(void) {
 8000514:	b480      	push	{r7}
 8000516:	b085      	sub	sp, #20
 8000518:	af00      	add	r7, sp, #0
	uint32_t *source_addr = (uint32_t *)FLASH_SETTINGS_START_ADDR;
 800051a:	4b0f      	ldr	r3, [pc, #60]	@ (8000558 <SettingsLoad+0x44>)
 800051c:	60fb      	str	r3, [r7, #12]
	uint32_t *dest_addr = (void *)&Settings;
 800051e:	4b0f      	ldr	r3, [pc, #60]	@ (800055c <SettingsLoad+0x48>)
 8000520:	60bb      	str	r3, [r7, #8]

	//Read settings
	for (uint16_t i=0; i<FLASH_SETTINGS_WORDS; i++) {
 8000522:	2300      	movs	r3, #0
 8000524:	80fb      	strh	r3, [r7, #6]
 8000526:	e00c      	b.n	8000542 <SettingsLoad+0x2e>
		*dest_addr = *(__IO uint32_t*)source_addr;
 8000528:	68fb      	ldr	r3, [r7, #12]
 800052a:	681a      	ldr	r2, [r3, #0]
 800052c:	68bb      	ldr	r3, [r7, #8]
 800052e:	601a      	str	r2, [r3, #0]
		source_addr++;
 8000530:	68fb      	ldr	r3, [r7, #12]
 8000532:	3304      	adds	r3, #4
 8000534:	60fb      	str	r3, [r7, #12]
		dest_addr++;
 8000536:	68bb      	ldr	r3, [r7, #8]
 8000538:	3304      	adds	r3, #4
 800053a:	60bb      	str	r3, [r7, #8]
	for (uint16_t i=0; i<FLASH_SETTINGS_WORDS; i++) {
 800053c:	88fb      	ldrh	r3, [r7, #6]
 800053e:	3301      	adds	r3, #1
 8000540:	80fb      	strh	r3, [r7, #6]
 8000542:	88fb      	ldrh	r3, [r7, #6]
 8000544:	2b01      	cmp	r3, #1
 8000546:	d9ef      	bls.n	8000528 <SettingsLoad+0x14>
	}
}
 8000548:	bf00      	nop
 800054a:	bf00      	nop
 800054c:	3714      	adds	r7, #20
 800054e:	46bd      	mov	sp, r7
 8000550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000554:	4770      	bx	lr
 8000556:	bf00      	nop
 8000558:	0801f800 	.word	0x0801f800
 800055c:	20000048 	.word	0x20000048

08000560 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b082      	sub	sp, #8
 8000564:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000566:	4b0f      	ldr	r3, [pc, #60]	@ (80005a4 <HAL_MspInit+0x44>)
 8000568:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800056a:	4a0e      	ldr	r2, [pc, #56]	@ (80005a4 <HAL_MspInit+0x44>)
 800056c:	f043 0301 	orr.w	r3, r3, #1
 8000570:	6613      	str	r3, [r2, #96]	@ 0x60
 8000572:	4b0c      	ldr	r3, [pc, #48]	@ (80005a4 <HAL_MspInit+0x44>)
 8000574:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000576:	f003 0301 	and.w	r3, r3, #1
 800057a:	607b      	str	r3, [r7, #4]
 800057c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800057e:	4b09      	ldr	r3, [pc, #36]	@ (80005a4 <HAL_MspInit+0x44>)
 8000580:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000582:	4a08      	ldr	r2, [pc, #32]	@ (80005a4 <HAL_MspInit+0x44>)
 8000584:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000588:	6593      	str	r3, [r2, #88]	@ 0x58
 800058a:	4b06      	ldr	r3, [pc, #24]	@ (80005a4 <HAL_MspInit+0x44>)
 800058c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800058e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000592:	603b      	str	r3, [r7, #0]
 8000594:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000596:	f000 feb9 	bl	800130c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800059a:	bf00      	nop
 800059c:	3708      	adds	r7, #8
 800059e:	46bd      	mov	sp, r7
 80005a0:	bd80      	pop	{r7, pc}
 80005a2:	bf00      	nop
 80005a4:	40021000 	.word	0x40021000

080005a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005a8:	b480      	push	{r7}
 80005aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80005ac:	bf00      	nop
 80005ae:	e7fd      	b.n	80005ac <NMI_Handler+0x4>

080005b0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005b0:	b480      	push	{r7}
 80005b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005b4:	bf00      	nop
 80005b6:	e7fd      	b.n	80005b4 <HardFault_Handler+0x4>

080005b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005b8:	b480      	push	{r7}
 80005ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005bc:	bf00      	nop
 80005be:	e7fd      	b.n	80005bc <MemManage_Handler+0x4>

080005c0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80005c0:	b480      	push	{r7}
 80005c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005c4:	bf00      	nop
 80005c6:	e7fd      	b.n	80005c4 <BusFault_Handler+0x4>

080005c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005c8:	b480      	push	{r7}
 80005ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005cc:	bf00      	nop
 80005ce:	e7fd      	b.n	80005cc <UsageFault_Handler+0x4>

080005d0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005d0:	b480      	push	{r7}
 80005d2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80005d4:	bf00      	nop
 80005d6:	46bd      	mov	sp, r7
 80005d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005dc:	4770      	bx	lr

080005de <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005de:	b480      	push	{r7}
 80005e0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005e2:	bf00      	nop
 80005e4:	46bd      	mov	sp, r7
 80005e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ea:	4770      	bx	lr

080005ec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005ec:	b480      	push	{r7}
 80005ee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005f0:	bf00      	nop
 80005f2:	46bd      	mov	sp, r7
 80005f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f8:	4770      	bx	lr

080005fa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005fa:	b580      	push	{r7, lr}
 80005fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005fe:	f000 f891 	bl	8000724 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000602:	bf00      	nop
 8000604:	bd80      	pop	{r7, pc}
	...

08000608 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000608:	b480      	push	{r7}
 800060a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800060c:	4b06      	ldr	r3, [pc, #24]	@ (8000628 <SystemInit+0x20>)
 800060e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000612:	4a05      	ldr	r2, [pc, #20]	@ (8000628 <SystemInit+0x20>)
 8000614:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000618:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800061c:	bf00      	nop
 800061e:	46bd      	mov	sp, r7
 8000620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000624:	4770      	bx	lr
 8000626:	bf00      	nop
 8000628:	e000ed00 	.word	0xe000ed00

0800062c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800062c:	480d      	ldr	r0, [pc, #52]	@ (8000664 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800062e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000630:	f7ff ffea 	bl	8000608 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000634:	480c      	ldr	r0, [pc, #48]	@ (8000668 <LoopForever+0x6>)
  ldr r1, =_edata
 8000636:	490d      	ldr	r1, [pc, #52]	@ (800066c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000638:	4a0d      	ldr	r2, [pc, #52]	@ (8000670 <LoopForever+0xe>)
  movs r3, #0
 800063a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800063c:	e002      	b.n	8000644 <LoopCopyDataInit>

0800063e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800063e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000640:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000642:	3304      	adds	r3, #4

08000644 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000644:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000646:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000648:	d3f9      	bcc.n	800063e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800064a:	4a0a      	ldr	r2, [pc, #40]	@ (8000674 <LoopForever+0x12>)
  ldr r4, =_ebss
 800064c:	4c0a      	ldr	r4, [pc, #40]	@ (8000678 <LoopForever+0x16>)
  movs r3, #0
 800064e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000650:	e001      	b.n	8000656 <LoopFillZerobss>

08000652 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000652:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000654:	3204      	adds	r2, #4

08000656 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000656:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000658:	d3fb      	bcc.n	8000652 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800065a:	f001 fb65 	bl	8001d28 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800065e:	f7ff fddb 	bl	8000218 <main>

08000662 <LoopForever>:

LoopForever:
    b LoopForever
 8000662:	e7fe      	b.n	8000662 <LoopForever>
  ldr   r0, =_estack
 8000664:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000668:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800066c:	2000002c 	.word	0x2000002c
  ldr r2, =_sidata
 8000670:	08001da0 	.word	0x08001da0
  ldr r2, =_sbss
 8000674:	2000002c 	.word	0x2000002c
  ldr r4, =_ebss
 8000678:	20000054 	.word	0x20000054

0800067c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800067c:	e7fe      	b.n	800067c <ADC1_2_IRQHandler>

0800067e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800067e:	b580      	push	{r7, lr}
 8000680:	b082      	sub	sp, #8
 8000682:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000684:	2300      	movs	r3, #0
 8000686:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000688:	2003      	movs	r0, #3
 800068a:	f000 f93d 	bl	8000908 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800068e:	200f      	movs	r0, #15
 8000690:	f000 f80e 	bl	80006b0 <HAL_InitTick>
 8000694:	4603      	mov	r3, r0
 8000696:	2b00      	cmp	r3, #0
 8000698:	d002      	beq.n	80006a0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800069a:	2301      	movs	r3, #1
 800069c:	71fb      	strb	r3, [r7, #7]
 800069e:	e001      	b.n	80006a4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80006a0:	f7ff ff5e 	bl	8000560 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80006a4:	79fb      	ldrb	r3, [r7, #7]

}
 80006a6:	4618      	mov	r0, r3
 80006a8:	3708      	adds	r7, #8
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}
	...

080006b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b084      	sub	sp, #16
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80006b8:	2300      	movs	r3, #0
 80006ba:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80006bc:	4b16      	ldr	r3, [pc, #88]	@ (8000718 <HAL_InitTick+0x68>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d022      	beq.n	800070a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80006c4:	4b15      	ldr	r3, [pc, #84]	@ (800071c <HAL_InitTick+0x6c>)
 80006c6:	681a      	ldr	r2, [r3, #0]
 80006c8:	4b13      	ldr	r3, [pc, #76]	@ (8000718 <HAL_InitTick+0x68>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80006d0:	fbb1 f3f3 	udiv	r3, r1, r3
 80006d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80006d8:	4618      	mov	r0, r3
 80006da:	f000 f93a 	bl	8000952 <HAL_SYSTICK_Config>
 80006de:	4603      	mov	r3, r0
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d10f      	bne.n	8000704 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	2b0f      	cmp	r3, #15
 80006e8:	d809      	bhi.n	80006fe <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006ea:	2200      	movs	r2, #0
 80006ec:	6879      	ldr	r1, [r7, #4]
 80006ee:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80006f2:	f000 f914 	bl	800091e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80006f6:	4a0a      	ldr	r2, [pc, #40]	@ (8000720 <HAL_InitTick+0x70>)
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	6013      	str	r3, [r2, #0]
 80006fc:	e007      	b.n	800070e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80006fe:	2301      	movs	r3, #1
 8000700:	73fb      	strb	r3, [r7, #15]
 8000702:	e004      	b.n	800070e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000704:	2301      	movs	r3, #1
 8000706:	73fb      	strb	r3, [r7, #15]
 8000708:	e001      	b.n	800070e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800070a:	2301      	movs	r3, #1
 800070c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800070e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000710:	4618      	mov	r0, r3
 8000712:	3710      	adds	r7, #16
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}
 8000718:	20000008 	.word	0x20000008
 800071c:	20000000 	.word	0x20000000
 8000720:	20000004 	.word	0x20000004

08000724 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000724:	b480      	push	{r7}
 8000726:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000728:	4b05      	ldr	r3, [pc, #20]	@ (8000740 <HAL_IncTick+0x1c>)
 800072a:	681a      	ldr	r2, [r3, #0]
 800072c:	4b05      	ldr	r3, [pc, #20]	@ (8000744 <HAL_IncTick+0x20>)
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	4413      	add	r3, r2
 8000732:	4a03      	ldr	r2, [pc, #12]	@ (8000740 <HAL_IncTick+0x1c>)
 8000734:	6013      	str	r3, [r2, #0]
}
 8000736:	bf00      	nop
 8000738:	46bd      	mov	sp, r7
 800073a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073e:	4770      	bx	lr
 8000740:	20000050 	.word	0x20000050
 8000744:	20000008 	.word	0x20000008

08000748 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000748:	b480      	push	{r7}
 800074a:	af00      	add	r7, sp, #0
  return uwTick;
 800074c:	4b03      	ldr	r3, [pc, #12]	@ (800075c <HAL_GetTick+0x14>)
 800074e:	681b      	ldr	r3, [r3, #0]
}
 8000750:	4618      	mov	r0, r3
 8000752:	46bd      	mov	sp, r7
 8000754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000758:	4770      	bx	lr
 800075a:	bf00      	nop
 800075c:	20000050 	.word	0x20000050

08000760 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b084      	sub	sp, #16
 8000764:	af00      	add	r7, sp, #0
 8000766:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000768:	f7ff ffee 	bl	8000748 <HAL_GetTick>
 800076c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000772:	68fb      	ldr	r3, [r7, #12]
 8000774:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000778:	d004      	beq.n	8000784 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800077a:	4b09      	ldr	r3, [pc, #36]	@ (80007a0 <HAL_Delay+0x40>)
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	68fa      	ldr	r2, [r7, #12]
 8000780:	4413      	add	r3, r2
 8000782:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000784:	bf00      	nop
 8000786:	f7ff ffdf 	bl	8000748 <HAL_GetTick>
 800078a:	4602      	mov	r2, r0
 800078c:	68bb      	ldr	r3, [r7, #8]
 800078e:	1ad3      	subs	r3, r2, r3
 8000790:	68fa      	ldr	r2, [r7, #12]
 8000792:	429a      	cmp	r2, r3
 8000794:	d8f7      	bhi.n	8000786 <HAL_Delay+0x26>
  {
  }
}
 8000796:	bf00      	nop
 8000798:	bf00      	nop
 800079a:	3710      	adds	r7, #16
 800079c:	46bd      	mov	sp, r7
 800079e:	bd80      	pop	{r7, pc}
 80007a0:	20000008 	.word	0x20000008

080007a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007a4:	b480      	push	{r7}
 80007a6:	b085      	sub	sp, #20
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	f003 0307 	and.w	r3, r3, #7
 80007b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007b4:	4b0c      	ldr	r3, [pc, #48]	@ (80007e8 <__NVIC_SetPriorityGrouping+0x44>)
 80007b6:	68db      	ldr	r3, [r3, #12]
 80007b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007ba:	68ba      	ldr	r2, [r7, #8]
 80007bc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80007c0:	4013      	ands	r3, r2
 80007c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80007c4:	68fb      	ldr	r3, [r7, #12]
 80007c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80007c8:	68bb      	ldr	r3, [r7, #8]
 80007ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80007cc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80007d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80007d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80007d6:	4a04      	ldr	r2, [pc, #16]	@ (80007e8 <__NVIC_SetPriorityGrouping+0x44>)
 80007d8:	68bb      	ldr	r3, [r7, #8]
 80007da:	60d3      	str	r3, [r2, #12]
}
 80007dc:	bf00      	nop
 80007de:	3714      	adds	r7, #20
 80007e0:	46bd      	mov	sp, r7
 80007e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e6:	4770      	bx	lr
 80007e8:	e000ed00 	.word	0xe000ed00

080007ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007ec:	b480      	push	{r7}
 80007ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007f0:	4b04      	ldr	r3, [pc, #16]	@ (8000804 <__NVIC_GetPriorityGrouping+0x18>)
 80007f2:	68db      	ldr	r3, [r3, #12]
 80007f4:	0a1b      	lsrs	r3, r3, #8
 80007f6:	f003 0307 	and.w	r3, r3, #7
}
 80007fa:	4618      	mov	r0, r3
 80007fc:	46bd      	mov	sp, r7
 80007fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000802:	4770      	bx	lr
 8000804:	e000ed00 	.word	0xe000ed00

08000808 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000808:	b480      	push	{r7}
 800080a:	b083      	sub	sp, #12
 800080c:	af00      	add	r7, sp, #0
 800080e:	4603      	mov	r3, r0
 8000810:	6039      	str	r1, [r7, #0]
 8000812:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000814:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000818:	2b00      	cmp	r3, #0
 800081a:	db0a      	blt.n	8000832 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800081c:	683b      	ldr	r3, [r7, #0]
 800081e:	b2da      	uxtb	r2, r3
 8000820:	490c      	ldr	r1, [pc, #48]	@ (8000854 <__NVIC_SetPriority+0x4c>)
 8000822:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000826:	0112      	lsls	r2, r2, #4
 8000828:	b2d2      	uxtb	r2, r2
 800082a:	440b      	add	r3, r1
 800082c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000830:	e00a      	b.n	8000848 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000832:	683b      	ldr	r3, [r7, #0]
 8000834:	b2da      	uxtb	r2, r3
 8000836:	4908      	ldr	r1, [pc, #32]	@ (8000858 <__NVIC_SetPriority+0x50>)
 8000838:	79fb      	ldrb	r3, [r7, #7]
 800083a:	f003 030f 	and.w	r3, r3, #15
 800083e:	3b04      	subs	r3, #4
 8000840:	0112      	lsls	r2, r2, #4
 8000842:	b2d2      	uxtb	r2, r2
 8000844:	440b      	add	r3, r1
 8000846:	761a      	strb	r2, [r3, #24]
}
 8000848:	bf00      	nop
 800084a:	370c      	adds	r7, #12
 800084c:	46bd      	mov	sp, r7
 800084e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000852:	4770      	bx	lr
 8000854:	e000e100 	.word	0xe000e100
 8000858:	e000ed00 	.word	0xe000ed00

0800085c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800085c:	b480      	push	{r7}
 800085e:	b089      	sub	sp, #36	@ 0x24
 8000860:	af00      	add	r7, sp, #0
 8000862:	60f8      	str	r0, [r7, #12]
 8000864:	60b9      	str	r1, [r7, #8]
 8000866:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000868:	68fb      	ldr	r3, [r7, #12]
 800086a:	f003 0307 	and.w	r3, r3, #7
 800086e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000870:	69fb      	ldr	r3, [r7, #28]
 8000872:	f1c3 0307 	rsb	r3, r3, #7
 8000876:	2b04      	cmp	r3, #4
 8000878:	bf28      	it	cs
 800087a:	2304      	movcs	r3, #4
 800087c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800087e:	69fb      	ldr	r3, [r7, #28]
 8000880:	3304      	adds	r3, #4
 8000882:	2b06      	cmp	r3, #6
 8000884:	d902      	bls.n	800088c <NVIC_EncodePriority+0x30>
 8000886:	69fb      	ldr	r3, [r7, #28]
 8000888:	3b03      	subs	r3, #3
 800088a:	e000      	b.n	800088e <NVIC_EncodePriority+0x32>
 800088c:	2300      	movs	r3, #0
 800088e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000890:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000894:	69bb      	ldr	r3, [r7, #24]
 8000896:	fa02 f303 	lsl.w	r3, r2, r3
 800089a:	43da      	mvns	r2, r3
 800089c:	68bb      	ldr	r3, [r7, #8]
 800089e:	401a      	ands	r2, r3
 80008a0:	697b      	ldr	r3, [r7, #20]
 80008a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008a4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80008a8:	697b      	ldr	r3, [r7, #20]
 80008aa:	fa01 f303 	lsl.w	r3, r1, r3
 80008ae:	43d9      	mvns	r1, r3
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008b4:	4313      	orrs	r3, r2
         );
}
 80008b6:	4618      	mov	r0, r3
 80008b8:	3724      	adds	r7, #36	@ 0x24
 80008ba:	46bd      	mov	sp, r7
 80008bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c0:	4770      	bx	lr
	...

080008c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b082      	sub	sp, #8
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	3b01      	subs	r3, #1
 80008d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80008d4:	d301      	bcc.n	80008da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008d6:	2301      	movs	r3, #1
 80008d8:	e00f      	b.n	80008fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008da:	4a0a      	ldr	r2, [pc, #40]	@ (8000904 <SysTick_Config+0x40>)
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	3b01      	subs	r3, #1
 80008e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008e2:	210f      	movs	r1, #15
 80008e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80008e8:	f7ff ff8e 	bl	8000808 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008ec:	4b05      	ldr	r3, [pc, #20]	@ (8000904 <SysTick_Config+0x40>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008f2:	4b04      	ldr	r3, [pc, #16]	@ (8000904 <SysTick_Config+0x40>)
 80008f4:	2207      	movs	r2, #7
 80008f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008f8:	2300      	movs	r3, #0
}
 80008fa:	4618      	mov	r0, r3
 80008fc:	3708      	adds	r7, #8
 80008fe:	46bd      	mov	sp, r7
 8000900:	bd80      	pop	{r7, pc}
 8000902:	bf00      	nop
 8000904:	e000e010 	.word	0xe000e010

08000908 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b082      	sub	sp, #8
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000910:	6878      	ldr	r0, [r7, #4]
 8000912:	f7ff ff47 	bl	80007a4 <__NVIC_SetPriorityGrouping>
}
 8000916:	bf00      	nop
 8000918:	3708      	adds	r7, #8
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}

0800091e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800091e:	b580      	push	{r7, lr}
 8000920:	b086      	sub	sp, #24
 8000922:	af00      	add	r7, sp, #0
 8000924:	4603      	mov	r3, r0
 8000926:	60b9      	str	r1, [r7, #8]
 8000928:	607a      	str	r2, [r7, #4]
 800092a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800092c:	f7ff ff5e 	bl	80007ec <__NVIC_GetPriorityGrouping>
 8000930:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000932:	687a      	ldr	r2, [r7, #4]
 8000934:	68b9      	ldr	r1, [r7, #8]
 8000936:	6978      	ldr	r0, [r7, #20]
 8000938:	f7ff ff90 	bl	800085c <NVIC_EncodePriority>
 800093c:	4602      	mov	r2, r0
 800093e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000942:	4611      	mov	r1, r2
 8000944:	4618      	mov	r0, r3
 8000946:	f7ff ff5f 	bl	8000808 <__NVIC_SetPriority>
}
 800094a:	bf00      	nop
 800094c:	3718      	adds	r7, #24
 800094e:	46bd      	mov	sp, r7
 8000950:	bd80      	pop	{r7, pc}

08000952 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000952:	b580      	push	{r7, lr}
 8000954:	b082      	sub	sp, #8
 8000956:	af00      	add	r7, sp, #0
 8000958:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800095a:	6878      	ldr	r0, [r7, #4]
 800095c:	f7ff ffb2 	bl	80008c4 <SysTick_Config>
 8000960:	4603      	mov	r3, r0
}
 8000962:	4618      	mov	r0, r3
 8000964:	3708      	adds	r7, #8
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}
	...

0800096c <HAL_FLASH_Program>:
  *         are stored the data for the row fast program.
  *
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b086      	sub	sp, #24
 8000970:	af00      	add	r7, sp, #0
 8000972:	60f8      	str	r0, [r7, #12]
 8000974:	60b9      	str	r1, [r7, #8]
 8000976:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 800097a:	2300      	movs	r3, #0
 800097c:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800097e:	4b2f      	ldr	r3, [pc, #188]	@ (8000a3c <HAL_FLASH_Program+0xd0>)
 8000980:	781b      	ldrb	r3, [r3, #0]
 8000982:	2b01      	cmp	r3, #1
 8000984:	d101      	bne.n	800098a <HAL_FLASH_Program+0x1e>
 8000986:	2302      	movs	r3, #2
 8000988:	e053      	b.n	8000a32 <HAL_FLASH_Program+0xc6>
 800098a:	4b2c      	ldr	r3, [pc, #176]	@ (8000a3c <HAL_FLASH_Program+0xd0>)
 800098c:	2201      	movs	r2, #1
 800098e:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000990:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000994:	f000 f892 	bl	8000abc <FLASH_WaitForLastOperation>
 8000998:	4603      	mov	r3, r0
 800099a:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 800099c:	7dfb      	ldrb	r3, [r7, #23]
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d143      	bne.n	8000a2a <HAL_FLASH_Program+0xbe>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80009a2:	4b26      	ldr	r3, [pc, #152]	@ (8000a3c <HAL_FLASH_Program+0xd0>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	605a      	str	r2, [r3, #4]

    /* Deactivate the data cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80009a8:	4b25      	ldr	r3, [pc, #148]	@ (8000a40 <HAL_FLASH_Program+0xd4>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d009      	beq.n	80009c8 <HAL_FLASH_Program+0x5c>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 80009b4:	4b22      	ldr	r3, [pc, #136]	@ (8000a40 <HAL_FLASH_Program+0xd4>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	4a21      	ldr	r2, [pc, #132]	@ (8000a40 <HAL_FLASH_Program+0xd4>)
 80009ba:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80009be:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 80009c0:	4b1e      	ldr	r3, [pc, #120]	@ (8000a3c <HAL_FLASH_Program+0xd0>)
 80009c2:	2202      	movs	r2, #2
 80009c4:	771a      	strb	r2, [r3, #28]
 80009c6:	e002      	b.n	80009ce <HAL_FLASH_Program+0x62>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 80009c8:	4b1c      	ldr	r3, [pc, #112]	@ (8000a3c <HAL_FLASH_Program+0xd0>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	771a      	strb	r2, [r3, #28]
    }
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 80009ce:	68fb      	ldr	r3, [r7, #12]
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d107      	bne.n	80009e4 <HAL_FLASH_Program+0x78>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 80009d4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80009d8:	68b8      	ldr	r0, [r7, #8]
 80009da:	f000 f8c1 	bl	8000b60 <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 80009de:	2301      	movs	r3, #1
 80009e0:	613b      	str	r3, [r7, #16]
 80009e2:	e010      	b.n	8000a06 <HAL_FLASH_Program+0x9a>
    }
    else if ((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 80009e4:	68fb      	ldr	r3, [r7, #12]
 80009e6:	2b01      	cmp	r3, #1
 80009e8:	d002      	beq.n	80009f0 <HAL_FLASH_Program+0x84>
 80009ea:	68fb      	ldr	r3, [r7, #12]
 80009ec:	2b02      	cmp	r3, #2
 80009ee:	d10a      	bne.n	8000a06 <HAL_FLASH_Program+0x9a>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 80009f0:	683b      	ldr	r3, [r7, #0]
 80009f2:	4619      	mov	r1, r3
 80009f4:	68b8      	ldr	r0, [r7, #8]
 80009f6:	f000 f8d9 	bl	8000bac <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 80009fa:	68fb      	ldr	r3, [r7, #12]
 80009fc:	2b02      	cmp	r3, #2
 80009fe:	d102      	bne.n	8000a06 <HAL_FLASH_Program+0x9a>
      {
        prog_bit = FLASH_CR_FSTPG;
 8000a00:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8000a04:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000a06:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000a0a:	f000 f857 	bl	8000abc <FLASH_WaitForLastOperation>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 8000a12:	693b      	ldr	r3, [r7, #16]
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d006      	beq.n	8000a26 <HAL_FLASH_Program+0xba>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 8000a18:	4b09      	ldr	r3, [pc, #36]	@ (8000a40 <HAL_FLASH_Program+0xd4>)
 8000a1a:	695a      	ldr	r2, [r3, #20]
 8000a1c:	693b      	ldr	r3, [r7, #16]
 8000a1e:	43db      	mvns	r3, r3
 8000a20:	4907      	ldr	r1, [pc, #28]	@ (8000a40 <HAL_FLASH_Program+0xd4>)
 8000a22:	4013      	ands	r3, r2
 8000a24:	614b      	str	r3, [r1, #20]
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8000a26:	f000 f9d1 	bl	8000dcc <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8000a2a:	4b04      	ldr	r3, [pc, #16]	@ (8000a3c <HAL_FLASH_Program+0xd0>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8000a30:	7dfb      	ldrb	r3, [r7, #23]
}
 8000a32:	4618      	mov	r0, r3
 8000a34:	3718      	adds	r7, #24
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	bf00      	nop
 8000a3c:	2000000c 	.word	0x2000000c
 8000a40:	40022000 	.word	0x40022000

08000a44 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8000a44:	b480      	push	{r7}
 8000a46:	b083      	sub	sp, #12
 8000a48:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8000a4e:	4b0b      	ldr	r3, [pc, #44]	@ (8000a7c <HAL_FLASH_Unlock+0x38>)
 8000a50:	695b      	ldr	r3, [r3, #20]
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	da0b      	bge.n	8000a6e <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8000a56:	4b09      	ldr	r3, [pc, #36]	@ (8000a7c <HAL_FLASH_Unlock+0x38>)
 8000a58:	4a09      	ldr	r2, [pc, #36]	@ (8000a80 <HAL_FLASH_Unlock+0x3c>)
 8000a5a:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8000a5c:	4b07      	ldr	r3, [pc, #28]	@ (8000a7c <HAL_FLASH_Unlock+0x38>)
 8000a5e:	4a09      	ldr	r2, [pc, #36]	@ (8000a84 <HAL_FLASH_Unlock+0x40>)
 8000a60:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8000a62:	4b06      	ldr	r3, [pc, #24]	@ (8000a7c <HAL_FLASH_Unlock+0x38>)
 8000a64:	695b      	ldr	r3, [r3, #20]
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	da01      	bge.n	8000a6e <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8000a6a:	2301      	movs	r3, #1
 8000a6c:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8000a6e:	79fb      	ldrb	r3, [r7, #7]
}
 8000a70:	4618      	mov	r0, r3
 8000a72:	370c      	adds	r7, #12
 8000a74:	46bd      	mov	sp, r7
 8000a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7a:	4770      	bx	lr
 8000a7c:	40022000 	.word	0x40022000
 8000a80:	45670123 	.word	0x45670123
 8000a84:	cdef89ab 	.word	0xcdef89ab

08000a88 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	b083      	sub	sp, #12
 8000a8c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 8000a8e:	2301      	movs	r3, #1
 8000a90:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8000a92:	4b09      	ldr	r3, [pc, #36]	@ (8000ab8 <HAL_FLASH_Lock+0x30>)
 8000a94:	695b      	ldr	r3, [r3, #20]
 8000a96:	4a08      	ldr	r2, [pc, #32]	@ (8000ab8 <HAL_FLASH_Lock+0x30>)
 8000a98:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a9c:	6153      	str	r3, [r2, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8000a9e:	4b06      	ldr	r3, [pc, #24]	@ (8000ab8 <HAL_FLASH_Lock+0x30>)
 8000aa0:	695b      	ldr	r3, [r3, #20]
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	da01      	bge.n	8000aaa <HAL_FLASH_Lock+0x22>
  {
    status = HAL_OK;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8000aaa:	79fb      	ldrb	r3, [r7, #7]
}
 8000aac:	4618      	mov	r0, r3
 8000aae:	370c      	adds	r7, #12
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab6:	4770      	bx	lr
 8000ab8:	40022000 	.word	0x40022000

08000abc <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout.
  * @retval HAL_Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b084      	sub	sp, #16
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 8000ac4:	f7ff fe40 	bl	8000748 <HAL_GetTick>
 8000ac8:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8000aca:	e009      	b.n	8000ae0 <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) > Timeout)
 8000acc:	f7ff fe3c 	bl	8000748 <HAL_GetTick>
 8000ad0:	4602      	mov	r2, r0
 8000ad2:	68fb      	ldr	r3, [r7, #12]
 8000ad4:	1ad3      	subs	r3, r2, r3
 8000ad6:	687a      	ldr	r2, [r7, #4]
 8000ad8:	429a      	cmp	r2, r3
 8000ada:	d201      	bcs.n	8000ae0 <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 8000adc:	2303      	movs	r3, #3
 8000ade:	e037      	b.n	8000b50 <FLASH_WaitForLastOperation+0x94>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8000ae0:	4b1d      	ldr	r3, [pc, #116]	@ (8000b58 <FLASH_WaitForLastOperation+0x9c>)
 8000ae2:	691b      	ldr	r3, [r3, #16]
 8000ae4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000ae8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000aec:	d0ee      	beq.n	8000acc <FLASH_WaitForLastOperation+0x10>
    }
  }

  /* Check FLASH operation error flags */
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8000aee:	4b1a      	ldr	r3, [pc, #104]	@ (8000b58 <FLASH_WaitForLastOperation+0x9c>)
 8000af0:	691a      	ldr	r2, [r3, #16]
 8000af2:	f24c 33fa 	movw	r3, #50170	@ 0xc3fa
 8000af6:	4013      	ands	r3, r2
 8000af8:	60bb      	str	r3, [r7, #8]
  if (error != 0u)
 8000afa:	68bb      	ldr	r3, [r7, #8]
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d01d      	beq.n	8000b3c <FLASH_WaitForLastOperation+0x80>
  {
    /* Save the error code */
    pFlash.ErrorCode |= error;
 8000b00:	4b16      	ldr	r3, [pc, #88]	@ (8000b5c <FLASH_WaitForLastOperation+0xa0>)
 8000b02:	685a      	ldr	r2, [r3, #4]
 8000b04:	68bb      	ldr	r3, [r7, #8]
 8000b06:	4313      	orrs	r3, r2
 8000b08:	4a14      	ldr	r2, [pc, #80]	@ (8000b5c <FLASH_WaitForLastOperation+0xa0>)
 8000b0a:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 8000b0c:	68bb      	ldr	r3, [r7, #8]
 8000b0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000b12:	d307      	bcc.n	8000b24 <FLASH_WaitForLastOperation+0x68>
 8000b14:	4b10      	ldr	r3, [pc, #64]	@ (8000b58 <FLASH_WaitForLastOperation+0x9c>)
 8000b16:	699a      	ldr	r2, [r3, #24]
 8000b18:	68bb      	ldr	r3, [r7, #8]
 8000b1a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8000b1e:	490e      	ldr	r1, [pc, #56]	@ (8000b58 <FLASH_WaitForLastOperation+0x9c>)
 8000b20:	4313      	orrs	r3, r2
 8000b22:	618b      	str	r3, [r1, #24]
 8000b24:	68bb      	ldr	r3, [r7, #8]
 8000b26:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d004      	beq.n	8000b38 <FLASH_WaitForLastOperation+0x7c>
 8000b2e:	4a0a      	ldr	r2, [pc, #40]	@ (8000b58 <FLASH_WaitForLastOperation+0x9c>)
 8000b30:	68bb      	ldr	r3, [r7, #8]
 8000b32:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8000b36:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 8000b38:	2301      	movs	r3, #1
 8000b3a:	e009      	b.n	8000b50 <FLASH_WaitForLastOperation+0x94>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8000b3c:	4b06      	ldr	r3, [pc, #24]	@ (8000b58 <FLASH_WaitForLastOperation+0x9c>)
 8000b3e:	691b      	ldr	r3, [r3, #16]
 8000b40:	f003 0301 	and.w	r3, r3, #1
 8000b44:	2b01      	cmp	r3, #1
 8000b46:	d102      	bne.n	8000b4e <FLASH_WaitForLastOperation+0x92>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8000b48:	4b03      	ldr	r3, [pc, #12]	@ (8000b58 <FLASH_WaitForLastOperation+0x9c>)
 8000b4a:	2201      	movs	r2, #1
 8000b4c:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 8000b4e:	2300      	movs	r3, #0
}
 8000b50:	4618      	mov	r0, r3
 8000b52:	3710      	adds	r7, #16
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	40022000 	.word	0x40022000
 8000b5c:	2000000c 	.word	0x2000000c

08000b60 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8000b60:	b480      	push	{r7}
 8000b62:	b085      	sub	sp, #20
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	60f8      	str	r0, [r7, #12]
 8000b68:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8000b6c:	4b0e      	ldr	r3, [pc, #56]	@ (8000ba8 <FLASH_Program_DoubleWord+0x48>)
 8000b6e:	695b      	ldr	r3, [r3, #20]
 8000b70:	4a0d      	ldr	r2, [pc, #52]	@ (8000ba8 <FLASH_Program_DoubleWord+0x48>)
 8000b72:	f043 0301 	orr.w	r3, r3, #1
 8000b76:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8000b78:	68fb      	ldr	r3, [r7, #12]
 8000b7a:	683a      	ldr	r2, [r7, #0]
 8000b7c:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8000b7e:	f3bf 8f6f 	isb	sy
}
 8000b82:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 8000b84:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000b88:	f04f 0200 	mov.w	r2, #0
 8000b8c:	f04f 0300 	mov.w	r3, #0
 8000b90:	000a      	movs	r2, r1
 8000b92:	2300      	movs	r3, #0
 8000b94:	68f9      	ldr	r1, [r7, #12]
 8000b96:	3104      	adds	r1, #4
 8000b98:	4613      	mov	r3, r2
 8000b9a:	600b      	str	r3, [r1, #0]
}
 8000b9c:	bf00      	nop
 8000b9e:	3714      	adds	r7, #20
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba6:	4770      	bx	lr
 8000ba8:	40022000 	.word	0x40022000

08000bac <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 8000bac:	b480      	push	{r7}
 8000bae:	b089      	sub	sp, #36	@ 0x24
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
 8000bb4:	6039      	str	r1, [r7, #0]
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
 8000bb6:	2340      	movs	r3, #64	@ 0x40
 8000bb8:	77fb      	strb	r3, [r7, #31]
  uint32_t *dest_addr = (uint32_t *)Address;
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	61bb      	str	r3, [r7, #24]
  uint32_t *src_addr = (uint32_t *)DataAddress;
 8000bbe:	683b      	ldr	r3, [r7, #0]
 8000bc0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8000bc2:	4b14      	ldr	r3, [pc, #80]	@ (8000c14 <FLASH_Program_Fast+0x68>)
 8000bc4:	695b      	ldr	r3, [r3, #20]
 8000bc6:	4a13      	ldr	r2, [pc, #76]	@ (8000c14 <FLASH_Program_Fast+0x68>)
 8000bc8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000bcc:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8000bce:	f3ef 8310 	mrs	r3, PRIMASK
 8000bd2:	60fb      	str	r3, [r7, #12]
  return(result);
 8000bd4:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 8000bd6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8000bd8:	b672      	cpsid	i
}
 8000bda:	bf00      	nop
  __disable_irq();

  /* Program the double words of the row */
  do
  {
    *dest_addr = *src_addr;
 8000bdc:	697b      	ldr	r3, [r7, #20]
 8000bde:	681a      	ldr	r2, [r3, #0]
 8000be0:	69bb      	ldr	r3, [r7, #24]
 8000be2:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8000be4:	69bb      	ldr	r3, [r7, #24]
 8000be6:	3304      	adds	r3, #4
 8000be8:	61bb      	str	r3, [r7, #24]
    src_addr++;
 8000bea:	697b      	ldr	r3, [r7, #20]
 8000bec:	3304      	adds	r3, #4
 8000bee:	617b      	str	r3, [r7, #20]
    row_index--;
 8000bf0:	7ffb      	ldrb	r3, [r7, #31]
 8000bf2:	3b01      	subs	r3, #1
 8000bf4:	77fb      	strb	r3, [r7, #31]
  }
  while (row_index != 0U);
 8000bf6:	7ffb      	ldrb	r3, [r7, #31]
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d1ef      	bne.n	8000bdc <FLASH_Program_Fast+0x30>
 8000bfc:	693b      	ldr	r3, [r7, #16]
 8000bfe:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000c00:	68bb      	ldr	r3, [r7, #8]
 8000c02:	f383 8810 	msr	PRIMASK, r3
}
 8000c06:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8000c08:	bf00      	nop
 8000c0a:	3724      	adds	r7, #36	@ 0x24
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c12:	4770      	bx	lr
 8000c14:	40022000 	.word	0x40022000

08000c18 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased).
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b084      	sub	sp, #16
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
 8000c20:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8000c22:	4b47      	ldr	r3, [pc, #284]	@ (8000d40 <HAL_FLASHEx_Erase+0x128>)
 8000c24:	781b      	ldrb	r3, [r3, #0]
 8000c26:	2b01      	cmp	r3, #1
 8000c28:	d101      	bne.n	8000c2e <HAL_FLASHEx_Erase+0x16>
 8000c2a:	2302      	movs	r3, #2
 8000c2c:	e083      	b.n	8000d36 <HAL_FLASHEx_Erase+0x11e>
 8000c2e:	4b44      	ldr	r3, [pc, #272]	@ (8000d40 <HAL_FLASHEx_Erase+0x128>)
 8000c30:	2201      	movs	r2, #1
 8000c32:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000c34:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000c38:	f7ff ff40 	bl	8000abc <FLASH_WaitForLastOperation>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8000c40:	7bfb      	ldrb	r3, [r7, #15]
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d173      	bne.n	8000d2e <HAL_FLASHEx_Erase+0x116>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000c46:	4b3e      	ldr	r3, [pc, #248]	@ (8000d40 <HAL_FLASHEx_Erase+0x128>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8000c4c:	4b3d      	ldr	r3, [pc, #244]	@ (8000d44 <HAL_FLASHEx_Erase+0x12c>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d013      	beq.n	8000c80 <HAL_FLASHEx_Erase+0x68>
    {
      if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8000c58:	4b3a      	ldr	r3, [pc, #232]	@ (8000d44 <HAL_FLASHEx_Erase+0x12c>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d009      	beq.n	8000c78 <HAL_FLASHEx_Erase+0x60>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 8000c64:	4b37      	ldr	r3, [pc, #220]	@ (8000d44 <HAL_FLASHEx_Erase+0x12c>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	4a36      	ldr	r2, [pc, #216]	@ (8000d44 <HAL_FLASHEx_Erase+0x12c>)
 8000c6a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000c6e:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 8000c70:	4b33      	ldr	r3, [pc, #204]	@ (8000d40 <HAL_FLASHEx_Erase+0x128>)
 8000c72:	2203      	movs	r2, #3
 8000c74:	771a      	strb	r2, [r3, #28]
 8000c76:	e016      	b.n	8000ca6 <HAL_FLASHEx_Erase+0x8e>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 8000c78:	4b31      	ldr	r3, [pc, #196]	@ (8000d40 <HAL_FLASHEx_Erase+0x128>)
 8000c7a:	2201      	movs	r2, #1
 8000c7c:	771a      	strb	r2, [r3, #28]
 8000c7e:	e012      	b.n	8000ca6 <HAL_FLASHEx_Erase+0x8e>
      }
    }
    else if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8000c80:	4b30      	ldr	r3, [pc, #192]	@ (8000d44 <HAL_FLASHEx_Erase+0x12c>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d009      	beq.n	8000ca0 <HAL_FLASHEx_Erase+0x88>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8000c8c:	4b2d      	ldr	r3, [pc, #180]	@ (8000d44 <HAL_FLASHEx_Erase+0x12c>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	4a2c      	ldr	r2, [pc, #176]	@ (8000d44 <HAL_FLASHEx_Erase+0x12c>)
 8000c92:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000c96:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8000c98:	4b29      	ldr	r3, [pc, #164]	@ (8000d40 <HAL_FLASHEx_Erase+0x128>)
 8000c9a:	2202      	movs	r2, #2
 8000c9c:	771a      	strb	r2, [r3, #28]
 8000c9e:	e002      	b.n	8000ca6 <HAL_FLASHEx_Erase+0x8e>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8000ca0:	4b27      	ldr	r3, [pc, #156]	@ (8000d40 <HAL_FLASHEx_Erase+0x128>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	2b01      	cmp	r3, #1
 8000cac:	d111      	bne.n	8000cd2 <HAL_FLASHEx_Erase+0xba>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	685b      	ldr	r3, [r3, #4]
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f000 f848 	bl	8000d48 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000cb8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000cbc:	f7ff fefe 	bl	8000abc <FLASH_WaitForLastOperation>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	73fb      	strb	r3, [r7, #15]
#if defined (FLASH_OPTR_DBANK)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
#else
      /* If the erase operation is completed, disable the MER1 Bit */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1));
 8000cc4:	4b1f      	ldr	r3, [pc, #124]	@ (8000d44 <HAL_FLASHEx_Erase+0x12c>)
 8000cc6:	695b      	ldr	r3, [r3, #20]
 8000cc8:	4a1e      	ldr	r2, [pc, #120]	@ (8000d44 <HAL_FLASHEx_Erase+0x12c>)
 8000cca:	f023 0304 	bic.w	r3, r3, #4
 8000cce:	6153      	str	r3, [r2, #20]
 8000cd0:	e02b      	b.n	8000d2a <HAL_FLASHEx_Erase+0x112>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8000cd2:	683b      	ldr	r3, [r7, #0]
 8000cd4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000cd8:	601a      	str	r2, [r3, #0]

      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	689b      	ldr	r3, [r3, #8]
 8000cde:	60bb      	str	r3, [r7, #8]
 8000ce0:	e01b      	b.n	8000d1a <HAL_FLASHEx_Erase+0x102>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	685b      	ldr	r3, [r3, #4]
 8000ce6:	4619      	mov	r1, r3
 8000ce8:	68b8      	ldr	r0, [r7, #8]
 8000cea:	f000 f84b 	bl	8000d84 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000cee:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000cf2:	f7ff fee3 	bl	8000abc <FLASH_WaitForLastOperation>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8000cfa:	4b12      	ldr	r3, [pc, #72]	@ (8000d44 <HAL_FLASHEx_Erase+0x12c>)
 8000cfc:	695b      	ldr	r3, [r3, #20]
 8000cfe:	4a11      	ldr	r2, [pc, #68]	@ (8000d44 <HAL_FLASHEx_Erase+0x12c>)
 8000d00:	f423 73fd 	bic.w	r3, r3, #506	@ 0x1fa
 8000d04:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 8000d06:	7bfb      	ldrb	r3, [r7, #15]
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d003      	beq.n	8000d14 <HAL_FLASHEx_Erase+0xfc>
        {
          /* In case of error, stop erase procedure and return the faulty page */
          *PageError = page_index;
 8000d0c:	683b      	ldr	r3, [r7, #0]
 8000d0e:	68ba      	ldr	r2, [r7, #8]
 8000d10:	601a      	str	r2, [r3, #0]
          break;
 8000d12:	e00a      	b.n	8000d2a <HAL_FLASHEx_Erase+0x112>
      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8000d14:	68bb      	ldr	r3, [r7, #8]
 8000d16:	3301      	adds	r3, #1
 8000d18:	60bb      	str	r3, [r7, #8]
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	689a      	ldr	r2, [r3, #8]
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	68db      	ldr	r3, [r3, #12]
 8000d22:	4413      	add	r3, r2
 8000d24:	68ba      	ldr	r2, [r7, #8]
 8000d26:	429a      	cmp	r2, r3
 8000d28:	d3db      	bcc.n	8000ce2 <HAL_FLASHEx_Erase+0xca>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8000d2a:	f000 f84f 	bl	8000dcc <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8000d2e:	4b04      	ldr	r3, [pc, #16]	@ (8000d40 <HAL_FLASHEx_Erase+0x128>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	701a      	strb	r2, [r3, #0]

  return status;
 8000d34:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d36:	4618      	mov	r0, r3
 8000d38:	3710      	adds	r7, #16
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	bf00      	nop
 8000d40:	2000000c 	.word	0x2000000c
 8000d44:	40022000 	.word	0x40022000

08000d48 <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	b083      	sub	sp, #12
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if ((Banks & FLASH_BANK_1) != 0U)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	f003 0301 	and.w	r3, r3, #1
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d005      	beq.n	8000d66 <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 8000d5a:	4b09      	ldr	r3, [pc, #36]	@ (8000d80 <FLASH_MassErase+0x38>)
 8000d5c:	695b      	ldr	r3, [r3, #20]
 8000d5e:	4a08      	ldr	r2, [pc, #32]	@ (8000d80 <FLASH_MassErase+0x38>)
 8000d60:	f043 0304 	orr.w	r3, r3, #4
 8000d64:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8000d66:	4b06      	ldr	r3, [pc, #24]	@ (8000d80 <FLASH_MassErase+0x38>)
 8000d68:	695b      	ldr	r3, [r3, #20]
 8000d6a:	4a05      	ldr	r2, [pc, #20]	@ (8000d80 <FLASH_MassErase+0x38>)
 8000d6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000d70:	6153      	str	r3, [r2, #20]
}
 8000d72:	bf00      	nop
 8000d74:	370c      	adds	r7, #12
 8000d76:	46bd      	mov	sp, r7
 8000d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7c:	4770      	bx	lr
 8000d7e:	bf00      	nop
 8000d80:	40022000 	.word	0x40022000

08000d84 <FLASH_PageErase>:
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 8000d84:	b480      	push	{r7}
 8000d86:	b083      	sub	sp, #12
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
 8000d8c:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_OPTR_DBANK */

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 8000d8e:	4b0e      	ldr	r3, [pc, #56]	@ (8000dc8 <FLASH_PageErase+0x44>)
 8000d90:	695b      	ldr	r3, [r3, #20]
 8000d92:	f423 72fc 	bic.w	r2, r3, #504	@ 0x1f8
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	00db      	lsls	r3, r3, #3
 8000d9a:	f403 63ff 	and.w	r3, r3, #2040	@ 0x7f8
 8000d9e:	490a      	ldr	r1, [pc, #40]	@ (8000dc8 <FLASH_PageErase+0x44>)
 8000da0:	4313      	orrs	r3, r2
 8000da2:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 8000da4:	4b08      	ldr	r3, [pc, #32]	@ (8000dc8 <FLASH_PageErase+0x44>)
 8000da6:	695b      	ldr	r3, [r3, #20]
 8000da8:	4a07      	ldr	r2, [pc, #28]	@ (8000dc8 <FLASH_PageErase+0x44>)
 8000daa:	f043 0302 	orr.w	r3, r3, #2
 8000dae:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8000db0:	4b05      	ldr	r3, [pc, #20]	@ (8000dc8 <FLASH_PageErase+0x44>)
 8000db2:	695b      	ldr	r3, [r3, #20]
 8000db4:	4a04      	ldr	r2, [pc, #16]	@ (8000dc8 <FLASH_PageErase+0x44>)
 8000db6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000dba:	6153      	str	r3, [r2, #20]
}
 8000dbc:	bf00      	nop
 8000dbe:	370c      	adds	r7, #12
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc6:	4770      	bx	lr
 8000dc8:	40022000 	.word	0x40022000

08000dcc <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	b083      	sub	sp, #12
 8000dd0:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8000dd2:	4b21      	ldr	r3, [pc, #132]	@ (8000e58 <FLASH_FlushCaches+0x8c>)
 8000dd4:	7f1b      	ldrb	r3, [r3, #28]
 8000dd6:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8000dd8:	79fb      	ldrb	r3, [r7, #7]
 8000dda:	2b01      	cmp	r3, #1
 8000ddc:	d002      	beq.n	8000de4 <FLASH_FlushCaches+0x18>
 8000dde:	79fb      	ldrb	r3, [r7, #7]
 8000de0:	2b03      	cmp	r3, #3
 8000de2:	d117      	bne.n	8000e14 <FLASH_FlushCaches+0x48>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8000de4:	4b1d      	ldr	r3, [pc, #116]	@ (8000e5c <FLASH_FlushCaches+0x90>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	4a1c      	ldr	r2, [pc, #112]	@ (8000e5c <FLASH_FlushCaches+0x90>)
 8000dea:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8000dee:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8000df0:	4b1a      	ldr	r3, [pc, #104]	@ (8000e5c <FLASH_FlushCaches+0x90>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	4a19      	ldr	r2, [pc, #100]	@ (8000e5c <FLASH_FlushCaches+0x90>)
 8000df6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000dfa:	6013      	str	r3, [r2, #0]
 8000dfc:	4b17      	ldr	r3, [pc, #92]	@ (8000e5c <FLASH_FlushCaches+0x90>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	4a16      	ldr	r2, [pc, #88]	@ (8000e5c <FLASH_FlushCaches+0x90>)
 8000e02:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8000e06:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e08:	4b14      	ldr	r3, [pc, #80]	@ (8000e5c <FLASH_FlushCaches+0x90>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	4a13      	ldr	r2, [pc, #76]	@ (8000e5c <FLASH_FlushCaches+0x90>)
 8000e0e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000e12:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if ((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 8000e14:	79fb      	ldrb	r3, [r7, #7]
 8000e16:	2b02      	cmp	r3, #2
 8000e18:	d002      	beq.n	8000e20 <FLASH_FlushCaches+0x54>
 8000e1a:	79fb      	ldrb	r3, [r7, #7]
 8000e1c:	2b03      	cmp	r3, #3
 8000e1e:	d111      	bne.n	8000e44 <FLASH_FlushCaches+0x78>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8000e20:	4b0e      	ldr	r3, [pc, #56]	@ (8000e5c <FLASH_FlushCaches+0x90>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	4a0d      	ldr	r2, [pc, #52]	@ (8000e5c <FLASH_FlushCaches+0x90>)
 8000e26:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000e2a:	6013      	str	r3, [r2, #0]
 8000e2c:	4b0b      	ldr	r3, [pc, #44]	@ (8000e5c <FLASH_FlushCaches+0x90>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	4a0a      	ldr	r2, [pc, #40]	@ (8000e5c <FLASH_FlushCaches+0x90>)
 8000e32:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000e36:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e38:	4b08      	ldr	r3, [pc, #32]	@ (8000e5c <FLASH_FlushCaches+0x90>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	4a07      	ldr	r2, [pc, #28]	@ (8000e5c <FLASH_FlushCaches+0x90>)
 8000e3e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000e42:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8000e44:	4b04      	ldr	r3, [pc, #16]	@ (8000e58 <FLASH_FlushCaches+0x8c>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	771a      	strb	r2, [r3, #28]
}
 8000e4a:	bf00      	nop
 8000e4c:	370c      	adds	r7, #12
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e54:	4770      	bx	lr
 8000e56:	bf00      	nop
 8000e58:	2000000c 	.word	0x2000000c
 8000e5c:	40022000 	.word	0x40022000

08000e60 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e60:	b480      	push	{r7}
 8000e62:	b087      	sub	sp, #28
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
 8000e68:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000e6e:	e15a      	b.n	8001126 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000e70:	683b      	ldr	r3, [r7, #0]
 8000e72:	681a      	ldr	r2, [r3, #0]
 8000e74:	2101      	movs	r1, #1
 8000e76:	697b      	ldr	r3, [r7, #20]
 8000e78:	fa01 f303 	lsl.w	r3, r1, r3
 8000e7c:	4013      	ands	r3, r2
 8000e7e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000e80:	68fb      	ldr	r3, [r7, #12]
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	f000 814c 	beq.w	8001120 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	685b      	ldr	r3, [r3, #4]
 8000e8c:	f003 0303 	and.w	r3, r3, #3
 8000e90:	2b01      	cmp	r3, #1
 8000e92:	d005      	beq.n	8000ea0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000e94:	683b      	ldr	r3, [r7, #0]
 8000e96:	685b      	ldr	r3, [r3, #4]
 8000e98:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000e9c:	2b02      	cmp	r3, #2
 8000e9e:	d130      	bne.n	8000f02 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	689b      	ldr	r3, [r3, #8]
 8000ea4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000ea6:	697b      	ldr	r3, [r7, #20]
 8000ea8:	005b      	lsls	r3, r3, #1
 8000eaa:	2203      	movs	r2, #3
 8000eac:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb0:	43db      	mvns	r3, r3
 8000eb2:	693a      	ldr	r2, [r7, #16]
 8000eb4:	4013      	ands	r3, r2
 8000eb6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000eb8:	683b      	ldr	r3, [r7, #0]
 8000eba:	68da      	ldr	r2, [r3, #12]
 8000ebc:	697b      	ldr	r3, [r7, #20]
 8000ebe:	005b      	lsls	r3, r3, #1
 8000ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec4:	693a      	ldr	r2, [r7, #16]
 8000ec6:	4313      	orrs	r3, r2
 8000ec8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	693a      	ldr	r2, [r7, #16]
 8000ece:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	685b      	ldr	r3, [r3, #4]
 8000ed4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000ed6:	2201      	movs	r2, #1
 8000ed8:	697b      	ldr	r3, [r7, #20]
 8000eda:	fa02 f303 	lsl.w	r3, r2, r3
 8000ede:	43db      	mvns	r3, r3
 8000ee0:	693a      	ldr	r2, [r7, #16]
 8000ee2:	4013      	ands	r3, r2
 8000ee4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ee6:	683b      	ldr	r3, [r7, #0]
 8000ee8:	685b      	ldr	r3, [r3, #4]
 8000eea:	091b      	lsrs	r3, r3, #4
 8000eec:	f003 0201 	and.w	r2, r3, #1
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef6:	693a      	ldr	r2, [r7, #16]
 8000ef8:	4313      	orrs	r3, r2
 8000efa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	693a      	ldr	r2, [r7, #16]
 8000f00:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f02:	683b      	ldr	r3, [r7, #0]
 8000f04:	685b      	ldr	r3, [r3, #4]
 8000f06:	f003 0303 	and.w	r3, r3, #3
 8000f0a:	2b03      	cmp	r3, #3
 8000f0c:	d017      	beq.n	8000f3e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	68db      	ldr	r3, [r3, #12]
 8000f12:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000f14:	697b      	ldr	r3, [r7, #20]
 8000f16:	005b      	lsls	r3, r3, #1
 8000f18:	2203      	movs	r2, #3
 8000f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f1e:	43db      	mvns	r3, r3
 8000f20:	693a      	ldr	r2, [r7, #16]
 8000f22:	4013      	ands	r3, r2
 8000f24:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	689a      	ldr	r2, [r3, #8]
 8000f2a:	697b      	ldr	r3, [r7, #20]
 8000f2c:	005b      	lsls	r3, r3, #1
 8000f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f32:	693a      	ldr	r2, [r7, #16]
 8000f34:	4313      	orrs	r3, r2
 8000f36:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	693a      	ldr	r2, [r7, #16]
 8000f3c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	685b      	ldr	r3, [r3, #4]
 8000f42:	f003 0303 	and.w	r3, r3, #3
 8000f46:	2b02      	cmp	r3, #2
 8000f48:	d123      	bne.n	8000f92 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f4a:	697b      	ldr	r3, [r7, #20]
 8000f4c:	08da      	lsrs	r2, r3, #3
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	3208      	adds	r2, #8
 8000f52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f56:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000f58:	697b      	ldr	r3, [r7, #20]
 8000f5a:	f003 0307 	and.w	r3, r3, #7
 8000f5e:	009b      	lsls	r3, r3, #2
 8000f60:	220f      	movs	r2, #15
 8000f62:	fa02 f303 	lsl.w	r3, r2, r3
 8000f66:	43db      	mvns	r3, r3
 8000f68:	693a      	ldr	r2, [r7, #16]
 8000f6a:	4013      	ands	r3, r2
 8000f6c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	691a      	ldr	r2, [r3, #16]
 8000f72:	697b      	ldr	r3, [r7, #20]
 8000f74:	f003 0307 	and.w	r3, r3, #7
 8000f78:	009b      	lsls	r3, r3, #2
 8000f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f7e:	693a      	ldr	r2, [r7, #16]
 8000f80:	4313      	orrs	r3, r2
 8000f82:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000f84:	697b      	ldr	r3, [r7, #20]
 8000f86:	08da      	lsrs	r2, r3, #3
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	3208      	adds	r2, #8
 8000f8c:	6939      	ldr	r1, [r7, #16]
 8000f8e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000f98:	697b      	ldr	r3, [r7, #20]
 8000f9a:	005b      	lsls	r3, r3, #1
 8000f9c:	2203      	movs	r2, #3
 8000f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa2:	43db      	mvns	r3, r3
 8000fa4:	693a      	ldr	r2, [r7, #16]
 8000fa6:	4013      	ands	r3, r2
 8000fa8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	685b      	ldr	r3, [r3, #4]
 8000fae:	f003 0203 	and.w	r2, r3, #3
 8000fb2:	697b      	ldr	r3, [r7, #20]
 8000fb4:	005b      	lsls	r3, r3, #1
 8000fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fba:	693a      	ldr	r2, [r7, #16]
 8000fbc:	4313      	orrs	r3, r2
 8000fbe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	693a      	ldr	r2, [r7, #16]
 8000fc4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	685b      	ldr	r3, [r3, #4]
 8000fca:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	f000 80a6 	beq.w	8001120 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fd4:	4b5b      	ldr	r3, [pc, #364]	@ (8001144 <HAL_GPIO_Init+0x2e4>)
 8000fd6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000fd8:	4a5a      	ldr	r2, [pc, #360]	@ (8001144 <HAL_GPIO_Init+0x2e4>)
 8000fda:	f043 0301 	orr.w	r3, r3, #1
 8000fde:	6613      	str	r3, [r2, #96]	@ 0x60
 8000fe0:	4b58      	ldr	r3, [pc, #352]	@ (8001144 <HAL_GPIO_Init+0x2e4>)
 8000fe2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000fe4:	f003 0301 	and.w	r3, r3, #1
 8000fe8:	60bb      	str	r3, [r7, #8]
 8000fea:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000fec:	4a56      	ldr	r2, [pc, #344]	@ (8001148 <HAL_GPIO_Init+0x2e8>)
 8000fee:	697b      	ldr	r3, [r7, #20]
 8000ff0:	089b      	lsrs	r3, r3, #2
 8000ff2:	3302      	adds	r3, #2
 8000ff4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ff8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000ffa:	697b      	ldr	r3, [r7, #20]
 8000ffc:	f003 0303 	and.w	r3, r3, #3
 8001000:	009b      	lsls	r3, r3, #2
 8001002:	220f      	movs	r2, #15
 8001004:	fa02 f303 	lsl.w	r3, r2, r3
 8001008:	43db      	mvns	r3, r3
 800100a:	693a      	ldr	r2, [r7, #16]
 800100c:	4013      	ands	r3, r2
 800100e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001016:	d01f      	beq.n	8001058 <HAL_GPIO_Init+0x1f8>
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	4a4c      	ldr	r2, [pc, #304]	@ (800114c <HAL_GPIO_Init+0x2ec>)
 800101c:	4293      	cmp	r3, r2
 800101e:	d019      	beq.n	8001054 <HAL_GPIO_Init+0x1f4>
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	4a4b      	ldr	r2, [pc, #300]	@ (8001150 <HAL_GPIO_Init+0x2f0>)
 8001024:	4293      	cmp	r3, r2
 8001026:	d013      	beq.n	8001050 <HAL_GPIO_Init+0x1f0>
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	4a4a      	ldr	r2, [pc, #296]	@ (8001154 <HAL_GPIO_Init+0x2f4>)
 800102c:	4293      	cmp	r3, r2
 800102e:	d00d      	beq.n	800104c <HAL_GPIO_Init+0x1ec>
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	4a49      	ldr	r2, [pc, #292]	@ (8001158 <HAL_GPIO_Init+0x2f8>)
 8001034:	4293      	cmp	r3, r2
 8001036:	d007      	beq.n	8001048 <HAL_GPIO_Init+0x1e8>
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	4a48      	ldr	r2, [pc, #288]	@ (800115c <HAL_GPIO_Init+0x2fc>)
 800103c:	4293      	cmp	r3, r2
 800103e:	d101      	bne.n	8001044 <HAL_GPIO_Init+0x1e4>
 8001040:	2305      	movs	r3, #5
 8001042:	e00a      	b.n	800105a <HAL_GPIO_Init+0x1fa>
 8001044:	2306      	movs	r3, #6
 8001046:	e008      	b.n	800105a <HAL_GPIO_Init+0x1fa>
 8001048:	2304      	movs	r3, #4
 800104a:	e006      	b.n	800105a <HAL_GPIO_Init+0x1fa>
 800104c:	2303      	movs	r3, #3
 800104e:	e004      	b.n	800105a <HAL_GPIO_Init+0x1fa>
 8001050:	2302      	movs	r3, #2
 8001052:	e002      	b.n	800105a <HAL_GPIO_Init+0x1fa>
 8001054:	2301      	movs	r3, #1
 8001056:	e000      	b.n	800105a <HAL_GPIO_Init+0x1fa>
 8001058:	2300      	movs	r3, #0
 800105a:	697a      	ldr	r2, [r7, #20]
 800105c:	f002 0203 	and.w	r2, r2, #3
 8001060:	0092      	lsls	r2, r2, #2
 8001062:	4093      	lsls	r3, r2
 8001064:	693a      	ldr	r2, [r7, #16]
 8001066:	4313      	orrs	r3, r2
 8001068:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800106a:	4937      	ldr	r1, [pc, #220]	@ (8001148 <HAL_GPIO_Init+0x2e8>)
 800106c:	697b      	ldr	r3, [r7, #20]
 800106e:	089b      	lsrs	r3, r3, #2
 8001070:	3302      	adds	r3, #2
 8001072:	693a      	ldr	r2, [r7, #16]
 8001074:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001078:	4b39      	ldr	r3, [pc, #228]	@ (8001160 <HAL_GPIO_Init+0x300>)
 800107a:	689b      	ldr	r3, [r3, #8]
 800107c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	43db      	mvns	r3, r3
 8001082:	693a      	ldr	r2, [r7, #16]
 8001084:	4013      	ands	r3, r2
 8001086:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	685b      	ldr	r3, [r3, #4]
 800108c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001090:	2b00      	cmp	r3, #0
 8001092:	d003      	beq.n	800109c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001094:	693a      	ldr	r2, [r7, #16]
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	4313      	orrs	r3, r2
 800109a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800109c:	4a30      	ldr	r2, [pc, #192]	@ (8001160 <HAL_GPIO_Init+0x300>)
 800109e:	693b      	ldr	r3, [r7, #16]
 80010a0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80010a2:	4b2f      	ldr	r3, [pc, #188]	@ (8001160 <HAL_GPIO_Init+0x300>)
 80010a4:	68db      	ldr	r3, [r3, #12]
 80010a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	43db      	mvns	r3, r3
 80010ac:	693a      	ldr	r2, [r7, #16]
 80010ae:	4013      	ands	r3, r2
 80010b0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	685b      	ldr	r3, [r3, #4]
 80010b6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d003      	beq.n	80010c6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80010be:	693a      	ldr	r2, [r7, #16]
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	4313      	orrs	r3, r2
 80010c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80010c6:	4a26      	ldr	r2, [pc, #152]	@ (8001160 <HAL_GPIO_Init+0x300>)
 80010c8:	693b      	ldr	r3, [r7, #16]
 80010ca:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80010cc:	4b24      	ldr	r3, [pc, #144]	@ (8001160 <HAL_GPIO_Init+0x300>)
 80010ce:	685b      	ldr	r3, [r3, #4]
 80010d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	43db      	mvns	r3, r3
 80010d6:	693a      	ldr	r2, [r7, #16]
 80010d8:	4013      	ands	r3, r2
 80010da:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	685b      	ldr	r3, [r3, #4]
 80010e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d003      	beq.n	80010f0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80010e8:	693a      	ldr	r2, [r7, #16]
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	4313      	orrs	r3, r2
 80010ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80010f0:	4a1b      	ldr	r2, [pc, #108]	@ (8001160 <HAL_GPIO_Init+0x300>)
 80010f2:	693b      	ldr	r3, [r7, #16]
 80010f4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80010f6:	4b1a      	ldr	r3, [pc, #104]	@ (8001160 <HAL_GPIO_Init+0x300>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	43db      	mvns	r3, r3
 8001100:	693a      	ldr	r2, [r7, #16]
 8001102:	4013      	ands	r3, r2
 8001104:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	685b      	ldr	r3, [r3, #4]
 800110a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800110e:	2b00      	cmp	r3, #0
 8001110:	d003      	beq.n	800111a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001112:	693a      	ldr	r2, [r7, #16]
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	4313      	orrs	r3, r2
 8001118:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800111a:	4a11      	ldr	r2, [pc, #68]	@ (8001160 <HAL_GPIO_Init+0x300>)
 800111c:	693b      	ldr	r3, [r7, #16]
 800111e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001120:	697b      	ldr	r3, [r7, #20]
 8001122:	3301      	adds	r3, #1
 8001124:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	681a      	ldr	r2, [r3, #0]
 800112a:	697b      	ldr	r3, [r7, #20]
 800112c:	fa22 f303 	lsr.w	r3, r2, r3
 8001130:	2b00      	cmp	r3, #0
 8001132:	f47f ae9d 	bne.w	8000e70 <HAL_GPIO_Init+0x10>
  }
}
 8001136:	bf00      	nop
 8001138:	bf00      	nop
 800113a:	371c      	adds	r7, #28
 800113c:	46bd      	mov	sp, r7
 800113e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001142:	4770      	bx	lr
 8001144:	40021000 	.word	0x40021000
 8001148:	40010000 	.word	0x40010000
 800114c:	48000400 	.word	0x48000400
 8001150:	48000800 	.word	0x48000800
 8001154:	48000c00 	.word	0x48000c00
 8001158:	48001000 	.word	0x48001000
 800115c:	48001400 	.word	0x48001400
 8001160:	40010400 	.word	0x40010400

08001164 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001164:	b480      	push	{r7}
 8001166:	b085      	sub	sp, #20
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
 800116c:	460b      	mov	r3, r1
 800116e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	691a      	ldr	r2, [r3, #16]
 8001174:	887b      	ldrh	r3, [r7, #2]
 8001176:	4013      	ands	r3, r2
 8001178:	2b00      	cmp	r3, #0
 800117a:	d002      	beq.n	8001182 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800117c:	2301      	movs	r3, #1
 800117e:	73fb      	strb	r3, [r7, #15]
 8001180:	e001      	b.n	8001186 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001182:	2300      	movs	r3, #0
 8001184:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001186:	7bfb      	ldrb	r3, [r7, #15]
}
 8001188:	4618      	mov	r0, r3
 800118a:	3714      	adds	r7, #20
 800118c:	46bd      	mov	sp, r7
 800118e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001192:	4770      	bx	lr

08001194 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001194:	b480      	push	{r7}
 8001196:	b083      	sub	sp, #12
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
 800119c:	460b      	mov	r3, r1
 800119e:	807b      	strh	r3, [r7, #2]
 80011a0:	4613      	mov	r3, r2
 80011a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80011a4:	787b      	ldrb	r3, [r7, #1]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d003      	beq.n	80011b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80011aa:	887a      	ldrh	r2, [r7, #2]
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80011b0:	e002      	b.n	80011b8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80011b2:	887a      	ldrh	r2, [r7, #2]
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80011b8:	bf00      	nop
 80011ba:	370c      	adds	r7, #12
 80011bc:	46bd      	mov	sp, r7
 80011be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c2:	4770      	bx	lr

080011c4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80011c4:	b480      	push	{r7}
 80011c6:	b085      	sub	sp, #20
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d141      	bne.n	8001256 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80011d2:	4b4b      	ldr	r3, [pc, #300]	@ (8001300 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80011da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80011de:	d131      	bne.n	8001244 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80011e0:	4b47      	ldr	r3, [pc, #284]	@ (8001300 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80011e6:	4a46      	ldr	r2, [pc, #280]	@ (8001300 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80011ec:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80011f0:	4b43      	ldr	r3, [pc, #268]	@ (8001300 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80011f8:	4a41      	ldr	r2, [pc, #260]	@ (8001300 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011fa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80011fe:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001200:	4b40      	ldr	r3, [pc, #256]	@ (8001304 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	2232      	movs	r2, #50	@ 0x32
 8001206:	fb02 f303 	mul.w	r3, r2, r3
 800120a:	4a3f      	ldr	r2, [pc, #252]	@ (8001308 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800120c:	fba2 2303 	umull	r2, r3, r2, r3
 8001210:	0c9b      	lsrs	r3, r3, #18
 8001212:	3301      	adds	r3, #1
 8001214:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001216:	e002      	b.n	800121e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	3b01      	subs	r3, #1
 800121c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800121e:	4b38      	ldr	r3, [pc, #224]	@ (8001300 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001220:	695b      	ldr	r3, [r3, #20]
 8001222:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001226:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800122a:	d102      	bne.n	8001232 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	2b00      	cmp	r3, #0
 8001230:	d1f2      	bne.n	8001218 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001232:	4b33      	ldr	r3, [pc, #204]	@ (8001300 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001234:	695b      	ldr	r3, [r3, #20]
 8001236:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800123a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800123e:	d158      	bne.n	80012f2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001240:	2303      	movs	r3, #3
 8001242:	e057      	b.n	80012f4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001244:	4b2e      	ldr	r3, [pc, #184]	@ (8001300 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001246:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800124a:	4a2d      	ldr	r2, [pc, #180]	@ (8001300 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800124c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001250:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001254:	e04d      	b.n	80012f2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800125c:	d141      	bne.n	80012e2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800125e:	4b28      	ldr	r3, [pc, #160]	@ (8001300 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001266:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800126a:	d131      	bne.n	80012d0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800126c:	4b24      	ldr	r3, [pc, #144]	@ (8001300 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800126e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001272:	4a23      	ldr	r2, [pc, #140]	@ (8001300 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001274:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001278:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800127c:	4b20      	ldr	r3, [pc, #128]	@ (8001300 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001284:	4a1e      	ldr	r2, [pc, #120]	@ (8001300 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001286:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800128a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800128c:	4b1d      	ldr	r3, [pc, #116]	@ (8001304 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	2232      	movs	r2, #50	@ 0x32
 8001292:	fb02 f303 	mul.w	r3, r2, r3
 8001296:	4a1c      	ldr	r2, [pc, #112]	@ (8001308 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001298:	fba2 2303 	umull	r2, r3, r2, r3
 800129c:	0c9b      	lsrs	r3, r3, #18
 800129e:	3301      	adds	r3, #1
 80012a0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80012a2:	e002      	b.n	80012aa <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	3b01      	subs	r3, #1
 80012a8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80012aa:	4b15      	ldr	r3, [pc, #84]	@ (8001300 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012ac:	695b      	ldr	r3, [r3, #20]
 80012ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80012b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80012b6:	d102      	bne.n	80012be <HAL_PWREx_ControlVoltageScaling+0xfa>
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d1f2      	bne.n	80012a4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80012be:	4b10      	ldr	r3, [pc, #64]	@ (8001300 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012c0:	695b      	ldr	r3, [r3, #20]
 80012c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80012c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80012ca:	d112      	bne.n	80012f2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80012cc:	2303      	movs	r3, #3
 80012ce:	e011      	b.n	80012f4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80012d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001300 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80012d6:	4a0a      	ldr	r2, [pc, #40]	@ (8001300 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012dc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80012e0:	e007      	b.n	80012f2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80012e2:	4b07      	ldr	r3, [pc, #28]	@ (8001300 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80012ea:	4a05      	ldr	r2, [pc, #20]	@ (8001300 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012ec:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80012f0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80012f2:	2300      	movs	r3, #0
}
 80012f4:	4618      	mov	r0, r3
 80012f6:	3714      	adds	r7, #20
 80012f8:	46bd      	mov	sp, r7
 80012fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fe:	4770      	bx	lr
 8001300:	40007000 	.word	0x40007000
 8001304:	20000000 	.word	0x20000000
 8001308:	431bde83 	.word	0x431bde83

0800130c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800130c:	b480      	push	{r7}
 800130e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001310:	4b05      	ldr	r3, [pc, #20]	@ (8001328 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001312:	689b      	ldr	r3, [r3, #8]
 8001314:	4a04      	ldr	r2, [pc, #16]	@ (8001328 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001316:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800131a:	6093      	str	r3, [r2, #8]
}
 800131c:	bf00      	nop
 800131e:	46bd      	mov	sp, r7
 8001320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001324:	4770      	bx	lr
 8001326:	bf00      	nop
 8001328:	40007000 	.word	0x40007000

0800132c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b088      	sub	sp, #32
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d101      	bne.n	800133e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800133a:	2301      	movs	r3, #1
 800133c:	e2fe      	b.n	800193c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f003 0301 	and.w	r3, r3, #1
 8001346:	2b00      	cmp	r3, #0
 8001348:	d075      	beq.n	8001436 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800134a:	4b97      	ldr	r3, [pc, #604]	@ (80015a8 <HAL_RCC_OscConfig+0x27c>)
 800134c:	689b      	ldr	r3, [r3, #8]
 800134e:	f003 030c 	and.w	r3, r3, #12
 8001352:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001354:	4b94      	ldr	r3, [pc, #592]	@ (80015a8 <HAL_RCC_OscConfig+0x27c>)
 8001356:	68db      	ldr	r3, [r3, #12]
 8001358:	f003 0303 	and.w	r3, r3, #3
 800135c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800135e:	69bb      	ldr	r3, [r7, #24]
 8001360:	2b0c      	cmp	r3, #12
 8001362:	d102      	bne.n	800136a <HAL_RCC_OscConfig+0x3e>
 8001364:	697b      	ldr	r3, [r7, #20]
 8001366:	2b03      	cmp	r3, #3
 8001368:	d002      	beq.n	8001370 <HAL_RCC_OscConfig+0x44>
 800136a:	69bb      	ldr	r3, [r7, #24]
 800136c:	2b08      	cmp	r3, #8
 800136e:	d10b      	bne.n	8001388 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001370:	4b8d      	ldr	r3, [pc, #564]	@ (80015a8 <HAL_RCC_OscConfig+0x27c>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001378:	2b00      	cmp	r3, #0
 800137a:	d05b      	beq.n	8001434 <HAL_RCC_OscConfig+0x108>
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	685b      	ldr	r3, [r3, #4]
 8001380:	2b00      	cmp	r3, #0
 8001382:	d157      	bne.n	8001434 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001384:	2301      	movs	r3, #1
 8001386:	e2d9      	b.n	800193c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001390:	d106      	bne.n	80013a0 <HAL_RCC_OscConfig+0x74>
 8001392:	4b85      	ldr	r3, [pc, #532]	@ (80015a8 <HAL_RCC_OscConfig+0x27c>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	4a84      	ldr	r2, [pc, #528]	@ (80015a8 <HAL_RCC_OscConfig+0x27c>)
 8001398:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800139c:	6013      	str	r3, [r2, #0]
 800139e:	e01d      	b.n	80013dc <HAL_RCC_OscConfig+0xb0>
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80013a8:	d10c      	bne.n	80013c4 <HAL_RCC_OscConfig+0x98>
 80013aa:	4b7f      	ldr	r3, [pc, #508]	@ (80015a8 <HAL_RCC_OscConfig+0x27c>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	4a7e      	ldr	r2, [pc, #504]	@ (80015a8 <HAL_RCC_OscConfig+0x27c>)
 80013b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80013b4:	6013      	str	r3, [r2, #0]
 80013b6:	4b7c      	ldr	r3, [pc, #496]	@ (80015a8 <HAL_RCC_OscConfig+0x27c>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	4a7b      	ldr	r2, [pc, #492]	@ (80015a8 <HAL_RCC_OscConfig+0x27c>)
 80013bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80013c0:	6013      	str	r3, [r2, #0]
 80013c2:	e00b      	b.n	80013dc <HAL_RCC_OscConfig+0xb0>
 80013c4:	4b78      	ldr	r3, [pc, #480]	@ (80015a8 <HAL_RCC_OscConfig+0x27c>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4a77      	ldr	r2, [pc, #476]	@ (80015a8 <HAL_RCC_OscConfig+0x27c>)
 80013ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80013ce:	6013      	str	r3, [r2, #0]
 80013d0:	4b75      	ldr	r3, [pc, #468]	@ (80015a8 <HAL_RCC_OscConfig+0x27c>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4a74      	ldr	r2, [pc, #464]	@ (80015a8 <HAL_RCC_OscConfig+0x27c>)
 80013d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80013da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d013      	beq.n	800140c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013e4:	f7ff f9b0 	bl	8000748 <HAL_GetTick>
 80013e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80013ea:	e008      	b.n	80013fe <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80013ec:	f7ff f9ac 	bl	8000748 <HAL_GetTick>
 80013f0:	4602      	mov	r2, r0
 80013f2:	693b      	ldr	r3, [r7, #16]
 80013f4:	1ad3      	subs	r3, r2, r3
 80013f6:	2b64      	cmp	r3, #100	@ 0x64
 80013f8:	d901      	bls.n	80013fe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80013fa:	2303      	movs	r3, #3
 80013fc:	e29e      	b.n	800193c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80013fe:	4b6a      	ldr	r3, [pc, #424]	@ (80015a8 <HAL_RCC_OscConfig+0x27c>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001406:	2b00      	cmp	r3, #0
 8001408:	d0f0      	beq.n	80013ec <HAL_RCC_OscConfig+0xc0>
 800140a:	e014      	b.n	8001436 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800140c:	f7ff f99c 	bl	8000748 <HAL_GetTick>
 8001410:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001412:	e008      	b.n	8001426 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001414:	f7ff f998 	bl	8000748 <HAL_GetTick>
 8001418:	4602      	mov	r2, r0
 800141a:	693b      	ldr	r3, [r7, #16]
 800141c:	1ad3      	subs	r3, r2, r3
 800141e:	2b64      	cmp	r3, #100	@ 0x64
 8001420:	d901      	bls.n	8001426 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001422:	2303      	movs	r3, #3
 8001424:	e28a      	b.n	800193c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001426:	4b60      	ldr	r3, [pc, #384]	@ (80015a8 <HAL_RCC_OscConfig+0x27c>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800142e:	2b00      	cmp	r3, #0
 8001430:	d1f0      	bne.n	8001414 <HAL_RCC_OscConfig+0xe8>
 8001432:	e000      	b.n	8001436 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001434:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f003 0302 	and.w	r3, r3, #2
 800143e:	2b00      	cmp	r3, #0
 8001440:	d075      	beq.n	800152e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001442:	4b59      	ldr	r3, [pc, #356]	@ (80015a8 <HAL_RCC_OscConfig+0x27c>)
 8001444:	689b      	ldr	r3, [r3, #8]
 8001446:	f003 030c 	and.w	r3, r3, #12
 800144a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800144c:	4b56      	ldr	r3, [pc, #344]	@ (80015a8 <HAL_RCC_OscConfig+0x27c>)
 800144e:	68db      	ldr	r3, [r3, #12]
 8001450:	f003 0303 	and.w	r3, r3, #3
 8001454:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001456:	69bb      	ldr	r3, [r7, #24]
 8001458:	2b0c      	cmp	r3, #12
 800145a:	d102      	bne.n	8001462 <HAL_RCC_OscConfig+0x136>
 800145c:	697b      	ldr	r3, [r7, #20]
 800145e:	2b02      	cmp	r3, #2
 8001460:	d002      	beq.n	8001468 <HAL_RCC_OscConfig+0x13c>
 8001462:	69bb      	ldr	r3, [r7, #24]
 8001464:	2b04      	cmp	r3, #4
 8001466:	d11f      	bne.n	80014a8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001468:	4b4f      	ldr	r3, [pc, #316]	@ (80015a8 <HAL_RCC_OscConfig+0x27c>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001470:	2b00      	cmp	r3, #0
 8001472:	d005      	beq.n	8001480 <HAL_RCC_OscConfig+0x154>
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	68db      	ldr	r3, [r3, #12]
 8001478:	2b00      	cmp	r3, #0
 800147a:	d101      	bne.n	8001480 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800147c:	2301      	movs	r3, #1
 800147e:	e25d      	b.n	800193c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001480:	4b49      	ldr	r3, [pc, #292]	@ (80015a8 <HAL_RCC_OscConfig+0x27c>)
 8001482:	685b      	ldr	r3, [r3, #4]
 8001484:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	691b      	ldr	r3, [r3, #16]
 800148c:	061b      	lsls	r3, r3, #24
 800148e:	4946      	ldr	r1, [pc, #280]	@ (80015a8 <HAL_RCC_OscConfig+0x27c>)
 8001490:	4313      	orrs	r3, r2
 8001492:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001494:	4b45      	ldr	r3, [pc, #276]	@ (80015ac <HAL_RCC_OscConfig+0x280>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4618      	mov	r0, r3
 800149a:	f7ff f909 	bl	80006b0 <HAL_InitTick>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d043      	beq.n	800152c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80014a4:	2301      	movs	r3, #1
 80014a6:	e249      	b.n	800193c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	68db      	ldr	r3, [r3, #12]
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d023      	beq.n	80014f8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80014b0:	4b3d      	ldr	r3, [pc, #244]	@ (80015a8 <HAL_RCC_OscConfig+0x27c>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	4a3c      	ldr	r2, [pc, #240]	@ (80015a8 <HAL_RCC_OscConfig+0x27c>)
 80014b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014bc:	f7ff f944 	bl	8000748 <HAL_GetTick>
 80014c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80014c2:	e008      	b.n	80014d6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014c4:	f7ff f940 	bl	8000748 <HAL_GetTick>
 80014c8:	4602      	mov	r2, r0
 80014ca:	693b      	ldr	r3, [r7, #16]
 80014cc:	1ad3      	subs	r3, r2, r3
 80014ce:	2b02      	cmp	r3, #2
 80014d0:	d901      	bls.n	80014d6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80014d2:	2303      	movs	r3, #3
 80014d4:	e232      	b.n	800193c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80014d6:	4b34      	ldr	r3, [pc, #208]	@ (80015a8 <HAL_RCC_OscConfig+0x27c>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d0f0      	beq.n	80014c4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014e2:	4b31      	ldr	r3, [pc, #196]	@ (80015a8 <HAL_RCC_OscConfig+0x27c>)
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	691b      	ldr	r3, [r3, #16]
 80014ee:	061b      	lsls	r3, r3, #24
 80014f0:	492d      	ldr	r1, [pc, #180]	@ (80015a8 <HAL_RCC_OscConfig+0x27c>)
 80014f2:	4313      	orrs	r3, r2
 80014f4:	604b      	str	r3, [r1, #4]
 80014f6:	e01a      	b.n	800152e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80014f8:	4b2b      	ldr	r3, [pc, #172]	@ (80015a8 <HAL_RCC_OscConfig+0x27c>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4a2a      	ldr	r2, [pc, #168]	@ (80015a8 <HAL_RCC_OscConfig+0x27c>)
 80014fe:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001502:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001504:	f7ff f920 	bl	8000748 <HAL_GetTick>
 8001508:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800150a:	e008      	b.n	800151e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800150c:	f7ff f91c 	bl	8000748 <HAL_GetTick>
 8001510:	4602      	mov	r2, r0
 8001512:	693b      	ldr	r3, [r7, #16]
 8001514:	1ad3      	subs	r3, r2, r3
 8001516:	2b02      	cmp	r3, #2
 8001518:	d901      	bls.n	800151e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800151a:	2303      	movs	r3, #3
 800151c:	e20e      	b.n	800193c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800151e:	4b22      	ldr	r3, [pc, #136]	@ (80015a8 <HAL_RCC_OscConfig+0x27c>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001526:	2b00      	cmp	r3, #0
 8001528:	d1f0      	bne.n	800150c <HAL_RCC_OscConfig+0x1e0>
 800152a:	e000      	b.n	800152e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800152c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f003 0308 	and.w	r3, r3, #8
 8001536:	2b00      	cmp	r3, #0
 8001538:	d041      	beq.n	80015be <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	695b      	ldr	r3, [r3, #20]
 800153e:	2b00      	cmp	r3, #0
 8001540:	d01c      	beq.n	800157c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001542:	4b19      	ldr	r3, [pc, #100]	@ (80015a8 <HAL_RCC_OscConfig+0x27c>)
 8001544:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001548:	4a17      	ldr	r2, [pc, #92]	@ (80015a8 <HAL_RCC_OscConfig+0x27c>)
 800154a:	f043 0301 	orr.w	r3, r3, #1
 800154e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001552:	f7ff f8f9 	bl	8000748 <HAL_GetTick>
 8001556:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001558:	e008      	b.n	800156c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800155a:	f7ff f8f5 	bl	8000748 <HAL_GetTick>
 800155e:	4602      	mov	r2, r0
 8001560:	693b      	ldr	r3, [r7, #16]
 8001562:	1ad3      	subs	r3, r2, r3
 8001564:	2b02      	cmp	r3, #2
 8001566:	d901      	bls.n	800156c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001568:	2303      	movs	r3, #3
 800156a:	e1e7      	b.n	800193c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800156c:	4b0e      	ldr	r3, [pc, #56]	@ (80015a8 <HAL_RCC_OscConfig+0x27c>)
 800156e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001572:	f003 0302 	and.w	r3, r3, #2
 8001576:	2b00      	cmp	r3, #0
 8001578:	d0ef      	beq.n	800155a <HAL_RCC_OscConfig+0x22e>
 800157a:	e020      	b.n	80015be <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800157c:	4b0a      	ldr	r3, [pc, #40]	@ (80015a8 <HAL_RCC_OscConfig+0x27c>)
 800157e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001582:	4a09      	ldr	r2, [pc, #36]	@ (80015a8 <HAL_RCC_OscConfig+0x27c>)
 8001584:	f023 0301 	bic.w	r3, r3, #1
 8001588:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800158c:	f7ff f8dc 	bl	8000748 <HAL_GetTick>
 8001590:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001592:	e00d      	b.n	80015b0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001594:	f7ff f8d8 	bl	8000748 <HAL_GetTick>
 8001598:	4602      	mov	r2, r0
 800159a:	693b      	ldr	r3, [r7, #16]
 800159c:	1ad3      	subs	r3, r2, r3
 800159e:	2b02      	cmp	r3, #2
 80015a0:	d906      	bls.n	80015b0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80015a2:	2303      	movs	r3, #3
 80015a4:	e1ca      	b.n	800193c <HAL_RCC_OscConfig+0x610>
 80015a6:	bf00      	nop
 80015a8:	40021000 	.word	0x40021000
 80015ac:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80015b0:	4b8c      	ldr	r3, [pc, #560]	@ (80017e4 <HAL_RCC_OscConfig+0x4b8>)
 80015b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80015b6:	f003 0302 	and.w	r3, r3, #2
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d1ea      	bne.n	8001594 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f003 0304 	and.w	r3, r3, #4
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	f000 80a6 	beq.w	8001718 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80015cc:	2300      	movs	r3, #0
 80015ce:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80015d0:	4b84      	ldr	r3, [pc, #528]	@ (80017e4 <HAL_RCC_OscConfig+0x4b8>)
 80015d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d101      	bne.n	80015e0 <HAL_RCC_OscConfig+0x2b4>
 80015dc:	2301      	movs	r3, #1
 80015de:	e000      	b.n	80015e2 <HAL_RCC_OscConfig+0x2b6>
 80015e0:	2300      	movs	r3, #0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d00d      	beq.n	8001602 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80015e6:	4b7f      	ldr	r3, [pc, #508]	@ (80017e4 <HAL_RCC_OscConfig+0x4b8>)
 80015e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015ea:	4a7e      	ldr	r2, [pc, #504]	@ (80017e4 <HAL_RCC_OscConfig+0x4b8>)
 80015ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015f0:	6593      	str	r3, [r2, #88]	@ 0x58
 80015f2:	4b7c      	ldr	r3, [pc, #496]	@ (80017e4 <HAL_RCC_OscConfig+0x4b8>)
 80015f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015fa:	60fb      	str	r3, [r7, #12]
 80015fc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80015fe:	2301      	movs	r3, #1
 8001600:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001602:	4b79      	ldr	r3, [pc, #484]	@ (80017e8 <HAL_RCC_OscConfig+0x4bc>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800160a:	2b00      	cmp	r3, #0
 800160c:	d118      	bne.n	8001640 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800160e:	4b76      	ldr	r3, [pc, #472]	@ (80017e8 <HAL_RCC_OscConfig+0x4bc>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	4a75      	ldr	r2, [pc, #468]	@ (80017e8 <HAL_RCC_OscConfig+0x4bc>)
 8001614:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001618:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800161a:	f7ff f895 	bl	8000748 <HAL_GetTick>
 800161e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001620:	e008      	b.n	8001634 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001622:	f7ff f891 	bl	8000748 <HAL_GetTick>
 8001626:	4602      	mov	r2, r0
 8001628:	693b      	ldr	r3, [r7, #16]
 800162a:	1ad3      	subs	r3, r2, r3
 800162c:	2b02      	cmp	r3, #2
 800162e:	d901      	bls.n	8001634 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001630:	2303      	movs	r3, #3
 8001632:	e183      	b.n	800193c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001634:	4b6c      	ldr	r3, [pc, #432]	@ (80017e8 <HAL_RCC_OscConfig+0x4bc>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800163c:	2b00      	cmp	r3, #0
 800163e:	d0f0      	beq.n	8001622 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	689b      	ldr	r3, [r3, #8]
 8001644:	2b01      	cmp	r3, #1
 8001646:	d108      	bne.n	800165a <HAL_RCC_OscConfig+0x32e>
 8001648:	4b66      	ldr	r3, [pc, #408]	@ (80017e4 <HAL_RCC_OscConfig+0x4b8>)
 800164a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800164e:	4a65      	ldr	r2, [pc, #404]	@ (80017e4 <HAL_RCC_OscConfig+0x4b8>)
 8001650:	f043 0301 	orr.w	r3, r3, #1
 8001654:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001658:	e024      	b.n	80016a4 <HAL_RCC_OscConfig+0x378>
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	689b      	ldr	r3, [r3, #8]
 800165e:	2b05      	cmp	r3, #5
 8001660:	d110      	bne.n	8001684 <HAL_RCC_OscConfig+0x358>
 8001662:	4b60      	ldr	r3, [pc, #384]	@ (80017e4 <HAL_RCC_OscConfig+0x4b8>)
 8001664:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001668:	4a5e      	ldr	r2, [pc, #376]	@ (80017e4 <HAL_RCC_OscConfig+0x4b8>)
 800166a:	f043 0304 	orr.w	r3, r3, #4
 800166e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001672:	4b5c      	ldr	r3, [pc, #368]	@ (80017e4 <HAL_RCC_OscConfig+0x4b8>)
 8001674:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001678:	4a5a      	ldr	r2, [pc, #360]	@ (80017e4 <HAL_RCC_OscConfig+0x4b8>)
 800167a:	f043 0301 	orr.w	r3, r3, #1
 800167e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001682:	e00f      	b.n	80016a4 <HAL_RCC_OscConfig+0x378>
 8001684:	4b57      	ldr	r3, [pc, #348]	@ (80017e4 <HAL_RCC_OscConfig+0x4b8>)
 8001686:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800168a:	4a56      	ldr	r2, [pc, #344]	@ (80017e4 <HAL_RCC_OscConfig+0x4b8>)
 800168c:	f023 0301 	bic.w	r3, r3, #1
 8001690:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001694:	4b53      	ldr	r3, [pc, #332]	@ (80017e4 <HAL_RCC_OscConfig+0x4b8>)
 8001696:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800169a:	4a52      	ldr	r2, [pc, #328]	@ (80017e4 <HAL_RCC_OscConfig+0x4b8>)
 800169c:	f023 0304 	bic.w	r3, r3, #4
 80016a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	689b      	ldr	r3, [r3, #8]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d016      	beq.n	80016da <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016ac:	f7ff f84c 	bl	8000748 <HAL_GetTick>
 80016b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80016b2:	e00a      	b.n	80016ca <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016b4:	f7ff f848 	bl	8000748 <HAL_GetTick>
 80016b8:	4602      	mov	r2, r0
 80016ba:	693b      	ldr	r3, [r7, #16]
 80016bc:	1ad3      	subs	r3, r2, r3
 80016be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016c2:	4293      	cmp	r3, r2
 80016c4:	d901      	bls.n	80016ca <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80016c6:	2303      	movs	r3, #3
 80016c8:	e138      	b.n	800193c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80016ca:	4b46      	ldr	r3, [pc, #280]	@ (80017e4 <HAL_RCC_OscConfig+0x4b8>)
 80016cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80016d0:	f003 0302 	and.w	r3, r3, #2
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d0ed      	beq.n	80016b4 <HAL_RCC_OscConfig+0x388>
 80016d8:	e015      	b.n	8001706 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016da:	f7ff f835 	bl	8000748 <HAL_GetTick>
 80016de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80016e0:	e00a      	b.n	80016f8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016e2:	f7ff f831 	bl	8000748 <HAL_GetTick>
 80016e6:	4602      	mov	r2, r0
 80016e8:	693b      	ldr	r3, [r7, #16]
 80016ea:	1ad3      	subs	r3, r2, r3
 80016ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016f0:	4293      	cmp	r3, r2
 80016f2:	d901      	bls.n	80016f8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80016f4:	2303      	movs	r3, #3
 80016f6:	e121      	b.n	800193c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80016f8:	4b3a      	ldr	r3, [pc, #232]	@ (80017e4 <HAL_RCC_OscConfig+0x4b8>)
 80016fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80016fe:	f003 0302 	and.w	r3, r3, #2
 8001702:	2b00      	cmp	r3, #0
 8001704:	d1ed      	bne.n	80016e2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001706:	7ffb      	ldrb	r3, [r7, #31]
 8001708:	2b01      	cmp	r3, #1
 800170a:	d105      	bne.n	8001718 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800170c:	4b35      	ldr	r3, [pc, #212]	@ (80017e4 <HAL_RCC_OscConfig+0x4b8>)
 800170e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001710:	4a34      	ldr	r2, [pc, #208]	@ (80017e4 <HAL_RCC_OscConfig+0x4b8>)
 8001712:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001716:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f003 0320 	and.w	r3, r3, #32
 8001720:	2b00      	cmp	r3, #0
 8001722:	d03c      	beq.n	800179e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	699b      	ldr	r3, [r3, #24]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d01c      	beq.n	8001766 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800172c:	4b2d      	ldr	r3, [pc, #180]	@ (80017e4 <HAL_RCC_OscConfig+0x4b8>)
 800172e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001732:	4a2c      	ldr	r2, [pc, #176]	@ (80017e4 <HAL_RCC_OscConfig+0x4b8>)
 8001734:	f043 0301 	orr.w	r3, r3, #1
 8001738:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800173c:	f7ff f804 	bl	8000748 <HAL_GetTick>
 8001740:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001742:	e008      	b.n	8001756 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001744:	f7ff f800 	bl	8000748 <HAL_GetTick>
 8001748:	4602      	mov	r2, r0
 800174a:	693b      	ldr	r3, [r7, #16]
 800174c:	1ad3      	subs	r3, r2, r3
 800174e:	2b02      	cmp	r3, #2
 8001750:	d901      	bls.n	8001756 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8001752:	2303      	movs	r3, #3
 8001754:	e0f2      	b.n	800193c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001756:	4b23      	ldr	r3, [pc, #140]	@ (80017e4 <HAL_RCC_OscConfig+0x4b8>)
 8001758:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800175c:	f003 0302 	and.w	r3, r3, #2
 8001760:	2b00      	cmp	r3, #0
 8001762:	d0ef      	beq.n	8001744 <HAL_RCC_OscConfig+0x418>
 8001764:	e01b      	b.n	800179e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001766:	4b1f      	ldr	r3, [pc, #124]	@ (80017e4 <HAL_RCC_OscConfig+0x4b8>)
 8001768:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800176c:	4a1d      	ldr	r2, [pc, #116]	@ (80017e4 <HAL_RCC_OscConfig+0x4b8>)
 800176e:	f023 0301 	bic.w	r3, r3, #1
 8001772:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001776:	f7fe ffe7 	bl	8000748 <HAL_GetTick>
 800177a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800177c:	e008      	b.n	8001790 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800177e:	f7fe ffe3 	bl	8000748 <HAL_GetTick>
 8001782:	4602      	mov	r2, r0
 8001784:	693b      	ldr	r3, [r7, #16]
 8001786:	1ad3      	subs	r3, r2, r3
 8001788:	2b02      	cmp	r3, #2
 800178a:	d901      	bls.n	8001790 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800178c:	2303      	movs	r3, #3
 800178e:	e0d5      	b.n	800193c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001790:	4b14      	ldr	r3, [pc, #80]	@ (80017e4 <HAL_RCC_OscConfig+0x4b8>)
 8001792:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001796:	f003 0302 	and.w	r3, r3, #2
 800179a:	2b00      	cmp	r3, #0
 800179c:	d1ef      	bne.n	800177e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	69db      	ldr	r3, [r3, #28]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	f000 80c9 	beq.w	800193a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80017a8:	4b0e      	ldr	r3, [pc, #56]	@ (80017e4 <HAL_RCC_OscConfig+0x4b8>)
 80017aa:	689b      	ldr	r3, [r3, #8]
 80017ac:	f003 030c 	and.w	r3, r3, #12
 80017b0:	2b0c      	cmp	r3, #12
 80017b2:	f000 8083 	beq.w	80018bc <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	69db      	ldr	r3, [r3, #28]
 80017ba:	2b02      	cmp	r3, #2
 80017bc:	d15e      	bne.n	800187c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017be:	4b09      	ldr	r3, [pc, #36]	@ (80017e4 <HAL_RCC_OscConfig+0x4b8>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4a08      	ldr	r2, [pc, #32]	@ (80017e4 <HAL_RCC_OscConfig+0x4b8>)
 80017c4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80017c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017ca:	f7fe ffbd 	bl	8000748 <HAL_GetTick>
 80017ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80017d0:	e00c      	b.n	80017ec <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017d2:	f7fe ffb9 	bl	8000748 <HAL_GetTick>
 80017d6:	4602      	mov	r2, r0
 80017d8:	693b      	ldr	r3, [r7, #16]
 80017da:	1ad3      	subs	r3, r2, r3
 80017dc:	2b02      	cmp	r3, #2
 80017de:	d905      	bls.n	80017ec <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80017e0:	2303      	movs	r3, #3
 80017e2:	e0ab      	b.n	800193c <HAL_RCC_OscConfig+0x610>
 80017e4:	40021000 	.word	0x40021000
 80017e8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80017ec:	4b55      	ldr	r3, [pc, #340]	@ (8001944 <HAL_RCC_OscConfig+0x618>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d1ec      	bne.n	80017d2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80017f8:	4b52      	ldr	r3, [pc, #328]	@ (8001944 <HAL_RCC_OscConfig+0x618>)
 80017fa:	68da      	ldr	r2, [r3, #12]
 80017fc:	4b52      	ldr	r3, [pc, #328]	@ (8001948 <HAL_RCC_OscConfig+0x61c>)
 80017fe:	4013      	ands	r3, r2
 8001800:	687a      	ldr	r2, [r7, #4]
 8001802:	6a11      	ldr	r1, [r2, #32]
 8001804:	687a      	ldr	r2, [r7, #4]
 8001806:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001808:	3a01      	subs	r2, #1
 800180a:	0112      	lsls	r2, r2, #4
 800180c:	4311      	orrs	r1, r2
 800180e:	687a      	ldr	r2, [r7, #4]
 8001810:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8001812:	0212      	lsls	r2, r2, #8
 8001814:	4311      	orrs	r1, r2
 8001816:	687a      	ldr	r2, [r7, #4]
 8001818:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800181a:	0852      	lsrs	r2, r2, #1
 800181c:	3a01      	subs	r2, #1
 800181e:	0552      	lsls	r2, r2, #21
 8001820:	4311      	orrs	r1, r2
 8001822:	687a      	ldr	r2, [r7, #4]
 8001824:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001826:	0852      	lsrs	r2, r2, #1
 8001828:	3a01      	subs	r2, #1
 800182a:	0652      	lsls	r2, r2, #25
 800182c:	4311      	orrs	r1, r2
 800182e:	687a      	ldr	r2, [r7, #4]
 8001830:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001832:	06d2      	lsls	r2, r2, #27
 8001834:	430a      	orrs	r2, r1
 8001836:	4943      	ldr	r1, [pc, #268]	@ (8001944 <HAL_RCC_OscConfig+0x618>)
 8001838:	4313      	orrs	r3, r2
 800183a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800183c:	4b41      	ldr	r3, [pc, #260]	@ (8001944 <HAL_RCC_OscConfig+0x618>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	4a40      	ldr	r2, [pc, #256]	@ (8001944 <HAL_RCC_OscConfig+0x618>)
 8001842:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001846:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001848:	4b3e      	ldr	r3, [pc, #248]	@ (8001944 <HAL_RCC_OscConfig+0x618>)
 800184a:	68db      	ldr	r3, [r3, #12]
 800184c:	4a3d      	ldr	r2, [pc, #244]	@ (8001944 <HAL_RCC_OscConfig+0x618>)
 800184e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001852:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001854:	f7fe ff78 	bl	8000748 <HAL_GetTick>
 8001858:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800185a:	e008      	b.n	800186e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800185c:	f7fe ff74 	bl	8000748 <HAL_GetTick>
 8001860:	4602      	mov	r2, r0
 8001862:	693b      	ldr	r3, [r7, #16]
 8001864:	1ad3      	subs	r3, r2, r3
 8001866:	2b02      	cmp	r3, #2
 8001868:	d901      	bls.n	800186e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800186a:	2303      	movs	r3, #3
 800186c:	e066      	b.n	800193c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800186e:	4b35      	ldr	r3, [pc, #212]	@ (8001944 <HAL_RCC_OscConfig+0x618>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001876:	2b00      	cmp	r3, #0
 8001878:	d0f0      	beq.n	800185c <HAL_RCC_OscConfig+0x530>
 800187a:	e05e      	b.n	800193a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800187c:	4b31      	ldr	r3, [pc, #196]	@ (8001944 <HAL_RCC_OscConfig+0x618>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4a30      	ldr	r2, [pc, #192]	@ (8001944 <HAL_RCC_OscConfig+0x618>)
 8001882:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001886:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001888:	f7fe ff5e 	bl	8000748 <HAL_GetTick>
 800188c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800188e:	e008      	b.n	80018a2 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001890:	f7fe ff5a 	bl	8000748 <HAL_GetTick>
 8001894:	4602      	mov	r2, r0
 8001896:	693b      	ldr	r3, [r7, #16]
 8001898:	1ad3      	subs	r3, r2, r3
 800189a:	2b02      	cmp	r3, #2
 800189c:	d901      	bls.n	80018a2 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800189e:	2303      	movs	r3, #3
 80018a0:	e04c      	b.n	800193c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80018a2:	4b28      	ldr	r3, [pc, #160]	@ (8001944 <HAL_RCC_OscConfig+0x618>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d1f0      	bne.n	8001890 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80018ae:	4b25      	ldr	r3, [pc, #148]	@ (8001944 <HAL_RCC_OscConfig+0x618>)
 80018b0:	68da      	ldr	r2, [r3, #12]
 80018b2:	4924      	ldr	r1, [pc, #144]	@ (8001944 <HAL_RCC_OscConfig+0x618>)
 80018b4:	4b25      	ldr	r3, [pc, #148]	@ (800194c <HAL_RCC_OscConfig+0x620>)
 80018b6:	4013      	ands	r3, r2
 80018b8:	60cb      	str	r3, [r1, #12]
 80018ba:	e03e      	b.n	800193a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	69db      	ldr	r3, [r3, #28]
 80018c0:	2b01      	cmp	r3, #1
 80018c2:	d101      	bne.n	80018c8 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80018c4:	2301      	movs	r3, #1
 80018c6:	e039      	b.n	800193c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80018c8:	4b1e      	ldr	r3, [pc, #120]	@ (8001944 <HAL_RCC_OscConfig+0x618>)
 80018ca:	68db      	ldr	r3, [r3, #12]
 80018cc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018ce:	697b      	ldr	r3, [r7, #20]
 80018d0:	f003 0203 	and.w	r2, r3, #3
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	6a1b      	ldr	r3, [r3, #32]
 80018d8:	429a      	cmp	r2, r3
 80018da:	d12c      	bne.n	8001936 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80018dc:	697b      	ldr	r3, [r7, #20]
 80018de:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018e6:	3b01      	subs	r3, #1
 80018e8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018ea:	429a      	cmp	r2, r3
 80018ec:	d123      	bne.n	8001936 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80018ee:	697b      	ldr	r3, [r7, #20]
 80018f0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018f8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80018fa:	429a      	cmp	r2, r3
 80018fc:	d11b      	bne.n	8001936 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80018fe:	697b      	ldr	r3, [r7, #20]
 8001900:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001908:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800190a:	429a      	cmp	r2, r3
 800190c:	d113      	bne.n	8001936 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800190e:	697b      	ldr	r3, [r7, #20]
 8001910:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001918:	085b      	lsrs	r3, r3, #1
 800191a:	3b01      	subs	r3, #1
 800191c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800191e:	429a      	cmp	r2, r3
 8001920:	d109      	bne.n	8001936 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001922:	697b      	ldr	r3, [r7, #20]
 8001924:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800192c:	085b      	lsrs	r3, r3, #1
 800192e:	3b01      	subs	r3, #1
 8001930:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001932:	429a      	cmp	r2, r3
 8001934:	d001      	beq.n	800193a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8001936:	2301      	movs	r3, #1
 8001938:	e000      	b.n	800193c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800193a:	2300      	movs	r3, #0
}
 800193c:	4618      	mov	r0, r3
 800193e:	3720      	adds	r7, #32
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}
 8001944:	40021000 	.word	0x40021000
 8001948:	019f800c 	.word	0x019f800c
 800194c:	feeefffc 	.word	0xfeeefffc

08001950 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b086      	sub	sp, #24
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
 8001958:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800195a:	2300      	movs	r3, #0
 800195c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	2b00      	cmp	r3, #0
 8001962:	d101      	bne.n	8001968 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001964:	2301      	movs	r3, #1
 8001966:	e11e      	b.n	8001ba6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001968:	4b91      	ldr	r3, [pc, #580]	@ (8001bb0 <HAL_RCC_ClockConfig+0x260>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f003 030f 	and.w	r3, r3, #15
 8001970:	683a      	ldr	r2, [r7, #0]
 8001972:	429a      	cmp	r2, r3
 8001974:	d910      	bls.n	8001998 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001976:	4b8e      	ldr	r3, [pc, #568]	@ (8001bb0 <HAL_RCC_ClockConfig+0x260>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f023 020f 	bic.w	r2, r3, #15
 800197e:	498c      	ldr	r1, [pc, #560]	@ (8001bb0 <HAL_RCC_ClockConfig+0x260>)
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	4313      	orrs	r3, r2
 8001984:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001986:	4b8a      	ldr	r3, [pc, #552]	@ (8001bb0 <HAL_RCC_ClockConfig+0x260>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f003 030f 	and.w	r3, r3, #15
 800198e:	683a      	ldr	r2, [r7, #0]
 8001990:	429a      	cmp	r2, r3
 8001992:	d001      	beq.n	8001998 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001994:	2301      	movs	r3, #1
 8001996:	e106      	b.n	8001ba6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f003 0301 	and.w	r3, r3, #1
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d073      	beq.n	8001a8c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	2b03      	cmp	r3, #3
 80019aa:	d129      	bne.n	8001a00 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019ac:	4b81      	ldr	r3, [pc, #516]	@ (8001bb4 <HAL_RCC_ClockConfig+0x264>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d101      	bne.n	80019bc <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80019b8:	2301      	movs	r3, #1
 80019ba:	e0f4      	b.n	8001ba6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80019bc:	f000 f966 	bl	8001c8c <RCC_GetSysClockFreqFromPLLSource>
 80019c0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80019c2:	693b      	ldr	r3, [r7, #16]
 80019c4:	4a7c      	ldr	r2, [pc, #496]	@ (8001bb8 <HAL_RCC_ClockConfig+0x268>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d93f      	bls.n	8001a4a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80019ca:	4b7a      	ldr	r3, [pc, #488]	@ (8001bb4 <HAL_RCC_ClockConfig+0x264>)
 80019cc:	689b      	ldr	r3, [r3, #8]
 80019ce:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d009      	beq.n	80019ea <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d033      	beq.n	8001a4a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d12f      	bne.n	8001a4a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80019ea:	4b72      	ldr	r3, [pc, #456]	@ (8001bb4 <HAL_RCC_ClockConfig+0x264>)
 80019ec:	689b      	ldr	r3, [r3, #8]
 80019ee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80019f2:	4a70      	ldr	r2, [pc, #448]	@ (8001bb4 <HAL_RCC_ClockConfig+0x264>)
 80019f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80019f8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80019fa:	2380      	movs	r3, #128	@ 0x80
 80019fc:	617b      	str	r3, [r7, #20]
 80019fe:	e024      	b.n	8001a4a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	2b02      	cmp	r3, #2
 8001a06:	d107      	bne.n	8001a18 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a08:	4b6a      	ldr	r3, [pc, #424]	@ (8001bb4 <HAL_RCC_ClockConfig+0x264>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d109      	bne.n	8001a28 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001a14:	2301      	movs	r3, #1
 8001a16:	e0c6      	b.n	8001ba6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a18:	4b66      	ldr	r3, [pc, #408]	@ (8001bb4 <HAL_RCC_ClockConfig+0x264>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d101      	bne.n	8001a28 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001a24:	2301      	movs	r3, #1
 8001a26:	e0be      	b.n	8001ba6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001a28:	f000 f8ce 	bl	8001bc8 <HAL_RCC_GetSysClockFreq>
 8001a2c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8001a2e:	693b      	ldr	r3, [r7, #16]
 8001a30:	4a61      	ldr	r2, [pc, #388]	@ (8001bb8 <HAL_RCC_ClockConfig+0x268>)
 8001a32:	4293      	cmp	r3, r2
 8001a34:	d909      	bls.n	8001a4a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001a36:	4b5f      	ldr	r3, [pc, #380]	@ (8001bb4 <HAL_RCC_ClockConfig+0x264>)
 8001a38:	689b      	ldr	r3, [r3, #8]
 8001a3a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001a3e:	4a5d      	ldr	r2, [pc, #372]	@ (8001bb4 <HAL_RCC_ClockConfig+0x264>)
 8001a40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a44:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8001a46:	2380      	movs	r3, #128	@ 0x80
 8001a48:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001a4a:	4b5a      	ldr	r3, [pc, #360]	@ (8001bb4 <HAL_RCC_ClockConfig+0x264>)
 8001a4c:	689b      	ldr	r3, [r3, #8]
 8001a4e:	f023 0203 	bic.w	r2, r3, #3
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	4957      	ldr	r1, [pc, #348]	@ (8001bb4 <HAL_RCC_ClockConfig+0x264>)
 8001a58:	4313      	orrs	r3, r2
 8001a5a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001a5c:	f7fe fe74 	bl	8000748 <HAL_GetTick>
 8001a60:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a62:	e00a      	b.n	8001a7a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a64:	f7fe fe70 	bl	8000748 <HAL_GetTick>
 8001a68:	4602      	mov	r2, r0
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	1ad3      	subs	r3, r2, r3
 8001a6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d901      	bls.n	8001a7a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8001a76:	2303      	movs	r3, #3
 8001a78:	e095      	b.n	8001ba6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a7a:	4b4e      	ldr	r3, [pc, #312]	@ (8001bb4 <HAL_RCC_ClockConfig+0x264>)
 8001a7c:	689b      	ldr	r3, [r3, #8]
 8001a7e:	f003 020c 	and.w	r2, r3, #12
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	685b      	ldr	r3, [r3, #4]
 8001a86:	009b      	lsls	r3, r3, #2
 8001a88:	429a      	cmp	r2, r3
 8001a8a:	d1eb      	bne.n	8001a64 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f003 0302 	and.w	r3, r3, #2
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d023      	beq.n	8001ae0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f003 0304 	and.w	r3, r3, #4
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d005      	beq.n	8001ab0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001aa4:	4b43      	ldr	r3, [pc, #268]	@ (8001bb4 <HAL_RCC_ClockConfig+0x264>)
 8001aa6:	689b      	ldr	r3, [r3, #8]
 8001aa8:	4a42      	ldr	r2, [pc, #264]	@ (8001bb4 <HAL_RCC_ClockConfig+0x264>)
 8001aaa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001aae:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f003 0308 	and.w	r3, r3, #8
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d007      	beq.n	8001acc <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8001abc:	4b3d      	ldr	r3, [pc, #244]	@ (8001bb4 <HAL_RCC_ClockConfig+0x264>)
 8001abe:	689b      	ldr	r3, [r3, #8]
 8001ac0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8001ac4:	4a3b      	ldr	r2, [pc, #236]	@ (8001bb4 <HAL_RCC_ClockConfig+0x264>)
 8001ac6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001aca:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001acc:	4b39      	ldr	r3, [pc, #228]	@ (8001bb4 <HAL_RCC_ClockConfig+0x264>)
 8001ace:	689b      	ldr	r3, [r3, #8]
 8001ad0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	689b      	ldr	r3, [r3, #8]
 8001ad8:	4936      	ldr	r1, [pc, #216]	@ (8001bb4 <HAL_RCC_ClockConfig+0x264>)
 8001ada:	4313      	orrs	r3, r2
 8001adc:	608b      	str	r3, [r1, #8]
 8001ade:	e008      	b.n	8001af2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8001ae0:	697b      	ldr	r3, [r7, #20]
 8001ae2:	2b80      	cmp	r3, #128	@ 0x80
 8001ae4:	d105      	bne.n	8001af2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001ae6:	4b33      	ldr	r3, [pc, #204]	@ (8001bb4 <HAL_RCC_ClockConfig+0x264>)
 8001ae8:	689b      	ldr	r3, [r3, #8]
 8001aea:	4a32      	ldr	r2, [pc, #200]	@ (8001bb4 <HAL_RCC_ClockConfig+0x264>)
 8001aec:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001af0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001af2:	4b2f      	ldr	r3, [pc, #188]	@ (8001bb0 <HAL_RCC_ClockConfig+0x260>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f003 030f 	and.w	r3, r3, #15
 8001afa:	683a      	ldr	r2, [r7, #0]
 8001afc:	429a      	cmp	r2, r3
 8001afe:	d21d      	bcs.n	8001b3c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b00:	4b2b      	ldr	r3, [pc, #172]	@ (8001bb0 <HAL_RCC_ClockConfig+0x260>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f023 020f 	bic.w	r2, r3, #15
 8001b08:	4929      	ldr	r1, [pc, #164]	@ (8001bb0 <HAL_RCC_ClockConfig+0x260>)
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	4313      	orrs	r3, r2
 8001b0e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001b10:	f7fe fe1a 	bl	8000748 <HAL_GetTick>
 8001b14:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b16:	e00a      	b.n	8001b2e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b18:	f7fe fe16 	bl	8000748 <HAL_GetTick>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	1ad3      	subs	r3, r2, r3
 8001b22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d901      	bls.n	8001b2e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8001b2a:	2303      	movs	r3, #3
 8001b2c:	e03b      	b.n	8001ba6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b2e:	4b20      	ldr	r3, [pc, #128]	@ (8001bb0 <HAL_RCC_ClockConfig+0x260>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f003 030f 	and.w	r3, r3, #15
 8001b36:	683a      	ldr	r2, [r7, #0]
 8001b38:	429a      	cmp	r2, r3
 8001b3a:	d1ed      	bne.n	8001b18 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f003 0304 	and.w	r3, r3, #4
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d008      	beq.n	8001b5a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b48:	4b1a      	ldr	r3, [pc, #104]	@ (8001bb4 <HAL_RCC_ClockConfig+0x264>)
 8001b4a:	689b      	ldr	r3, [r3, #8]
 8001b4c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	68db      	ldr	r3, [r3, #12]
 8001b54:	4917      	ldr	r1, [pc, #92]	@ (8001bb4 <HAL_RCC_ClockConfig+0x264>)
 8001b56:	4313      	orrs	r3, r2
 8001b58:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f003 0308 	and.w	r3, r3, #8
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d009      	beq.n	8001b7a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b66:	4b13      	ldr	r3, [pc, #76]	@ (8001bb4 <HAL_RCC_ClockConfig+0x264>)
 8001b68:	689b      	ldr	r3, [r3, #8]
 8001b6a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	691b      	ldr	r3, [r3, #16]
 8001b72:	00db      	lsls	r3, r3, #3
 8001b74:	490f      	ldr	r1, [pc, #60]	@ (8001bb4 <HAL_RCC_ClockConfig+0x264>)
 8001b76:	4313      	orrs	r3, r2
 8001b78:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001b7a:	f000 f825 	bl	8001bc8 <HAL_RCC_GetSysClockFreq>
 8001b7e:	4602      	mov	r2, r0
 8001b80:	4b0c      	ldr	r3, [pc, #48]	@ (8001bb4 <HAL_RCC_ClockConfig+0x264>)
 8001b82:	689b      	ldr	r3, [r3, #8]
 8001b84:	091b      	lsrs	r3, r3, #4
 8001b86:	f003 030f 	and.w	r3, r3, #15
 8001b8a:	490c      	ldr	r1, [pc, #48]	@ (8001bbc <HAL_RCC_ClockConfig+0x26c>)
 8001b8c:	5ccb      	ldrb	r3, [r1, r3]
 8001b8e:	f003 031f 	and.w	r3, r3, #31
 8001b92:	fa22 f303 	lsr.w	r3, r2, r3
 8001b96:	4a0a      	ldr	r2, [pc, #40]	@ (8001bc0 <HAL_RCC_ClockConfig+0x270>)
 8001b98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001b9a:	4b0a      	ldr	r3, [pc, #40]	@ (8001bc4 <HAL_RCC_ClockConfig+0x274>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f7fe fd86 	bl	80006b0 <HAL_InitTick>
 8001ba4:	4603      	mov	r3, r0
}
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	3718      	adds	r7, #24
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	40022000 	.word	0x40022000
 8001bb4:	40021000 	.word	0x40021000
 8001bb8:	04c4b400 	.word	0x04c4b400
 8001bbc:	08001d88 	.word	0x08001d88
 8001bc0:	20000000 	.word	0x20000000
 8001bc4:	20000004 	.word	0x20000004

08001bc8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b087      	sub	sp, #28
 8001bcc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001bce:	4b2c      	ldr	r3, [pc, #176]	@ (8001c80 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001bd0:	689b      	ldr	r3, [r3, #8]
 8001bd2:	f003 030c 	and.w	r3, r3, #12
 8001bd6:	2b04      	cmp	r3, #4
 8001bd8:	d102      	bne.n	8001be0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001bda:	4b2a      	ldr	r3, [pc, #168]	@ (8001c84 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001bdc:	613b      	str	r3, [r7, #16]
 8001bde:	e047      	b.n	8001c70 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001be0:	4b27      	ldr	r3, [pc, #156]	@ (8001c80 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001be2:	689b      	ldr	r3, [r3, #8]
 8001be4:	f003 030c 	and.w	r3, r3, #12
 8001be8:	2b08      	cmp	r3, #8
 8001bea:	d102      	bne.n	8001bf2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001bec:	4b26      	ldr	r3, [pc, #152]	@ (8001c88 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001bee:	613b      	str	r3, [r7, #16]
 8001bf0:	e03e      	b.n	8001c70 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8001bf2:	4b23      	ldr	r3, [pc, #140]	@ (8001c80 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001bf4:	689b      	ldr	r3, [r3, #8]
 8001bf6:	f003 030c 	and.w	r3, r3, #12
 8001bfa:	2b0c      	cmp	r3, #12
 8001bfc:	d136      	bne.n	8001c6c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001bfe:	4b20      	ldr	r3, [pc, #128]	@ (8001c80 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001c00:	68db      	ldr	r3, [r3, #12]
 8001c02:	f003 0303 	and.w	r3, r3, #3
 8001c06:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001c08:	4b1d      	ldr	r3, [pc, #116]	@ (8001c80 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001c0a:	68db      	ldr	r3, [r3, #12]
 8001c0c:	091b      	lsrs	r3, r3, #4
 8001c0e:	f003 030f 	and.w	r3, r3, #15
 8001c12:	3301      	adds	r3, #1
 8001c14:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	2b03      	cmp	r3, #3
 8001c1a:	d10c      	bne.n	8001c36 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001c1c:	4a1a      	ldr	r2, [pc, #104]	@ (8001c88 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001c1e:	68bb      	ldr	r3, [r7, #8]
 8001c20:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c24:	4a16      	ldr	r2, [pc, #88]	@ (8001c80 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001c26:	68d2      	ldr	r2, [r2, #12]
 8001c28:	0a12      	lsrs	r2, r2, #8
 8001c2a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001c2e:	fb02 f303 	mul.w	r3, r2, r3
 8001c32:	617b      	str	r3, [r7, #20]
      break;
 8001c34:	e00c      	b.n	8001c50 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001c36:	4a13      	ldr	r2, [pc, #76]	@ (8001c84 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001c38:	68bb      	ldr	r3, [r7, #8]
 8001c3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c3e:	4a10      	ldr	r2, [pc, #64]	@ (8001c80 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001c40:	68d2      	ldr	r2, [r2, #12]
 8001c42:	0a12      	lsrs	r2, r2, #8
 8001c44:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001c48:	fb02 f303 	mul.w	r3, r2, r3
 8001c4c:	617b      	str	r3, [r7, #20]
      break;
 8001c4e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001c50:	4b0b      	ldr	r3, [pc, #44]	@ (8001c80 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001c52:	68db      	ldr	r3, [r3, #12]
 8001c54:	0e5b      	lsrs	r3, r3, #25
 8001c56:	f003 0303 	and.w	r3, r3, #3
 8001c5a:	3301      	adds	r3, #1
 8001c5c:	005b      	lsls	r3, r3, #1
 8001c5e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8001c60:	697a      	ldr	r2, [r7, #20]
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c68:	613b      	str	r3, [r7, #16]
 8001c6a:	e001      	b.n	8001c70 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001c70:	693b      	ldr	r3, [r7, #16]
}
 8001c72:	4618      	mov	r0, r3
 8001c74:	371c      	adds	r7, #28
 8001c76:	46bd      	mov	sp, r7
 8001c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7c:	4770      	bx	lr
 8001c7e:	bf00      	nop
 8001c80:	40021000 	.word	0x40021000
 8001c84:	00f42400 	.word	0x00f42400
 8001c88:	007a1200 	.word	0x007a1200

08001c8c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b087      	sub	sp, #28
 8001c90:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001c92:	4b1e      	ldr	r3, [pc, #120]	@ (8001d0c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001c94:	68db      	ldr	r3, [r3, #12]
 8001c96:	f003 0303 	and.w	r3, r3, #3
 8001c9a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001c9c:	4b1b      	ldr	r3, [pc, #108]	@ (8001d0c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001c9e:	68db      	ldr	r3, [r3, #12]
 8001ca0:	091b      	lsrs	r3, r3, #4
 8001ca2:	f003 030f 	and.w	r3, r3, #15
 8001ca6:	3301      	adds	r3, #1
 8001ca8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8001caa:	693b      	ldr	r3, [r7, #16]
 8001cac:	2b03      	cmp	r3, #3
 8001cae:	d10c      	bne.n	8001cca <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001cb0:	4a17      	ldr	r2, [pc, #92]	@ (8001d10 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cb8:	4a14      	ldr	r2, [pc, #80]	@ (8001d0c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001cba:	68d2      	ldr	r2, [r2, #12]
 8001cbc:	0a12      	lsrs	r2, r2, #8
 8001cbe:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001cc2:	fb02 f303 	mul.w	r3, r2, r3
 8001cc6:	617b      	str	r3, [r7, #20]
    break;
 8001cc8:	e00c      	b.n	8001ce4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001cca:	4a12      	ldr	r2, [pc, #72]	@ (8001d14 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cd2:	4a0e      	ldr	r2, [pc, #56]	@ (8001d0c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001cd4:	68d2      	ldr	r2, [r2, #12]
 8001cd6:	0a12      	lsrs	r2, r2, #8
 8001cd8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001cdc:	fb02 f303 	mul.w	r3, r2, r3
 8001ce0:	617b      	str	r3, [r7, #20]
    break;
 8001ce2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001ce4:	4b09      	ldr	r3, [pc, #36]	@ (8001d0c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001ce6:	68db      	ldr	r3, [r3, #12]
 8001ce8:	0e5b      	lsrs	r3, r3, #25
 8001cea:	f003 0303 	and.w	r3, r3, #3
 8001cee:	3301      	adds	r3, #1
 8001cf0:	005b      	lsls	r3, r3, #1
 8001cf2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8001cf4:	697a      	ldr	r2, [r7, #20]
 8001cf6:	68bb      	ldr	r3, [r7, #8]
 8001cf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cfc:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8001cfe:	687b      	ldr	r3, [r7, #4]
}
 8001d00:	4618      	mov	r0, r3
 8001d02:	371c      	adds	r7, #28
 8001d04:	46bd      	mov	sp, r7
 8001d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0a:	4770      	bx	lr
 8001d0c:	40021000 	.word	0x40021000
 8001d10:	007a1200 	.word	0x007a1200
 8001d14:	00f42400 	.word	0x00f42400

08001d18 <memset>:
 8001d18:	4402      	add	r2, r0
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	d100      	bne.n	8001d22 <memset+0xa>
 8001d20:	4770      	bx	lr
 8001d22:	f803 1b01 	strb.w	r1, [r3], #1
 8001d26:	e7f9      	b.n	8001d1c <memset+0x4>

08001d28 <__libc_init_array>:
 8001d28:	b570      	push	{r4, r5, r6, lr}
 8001d2a:	4d0d      	ldr	r5, [pc, #52]	@ (8001d60 <__libc_init_array+0x38>)
 8001d2c:	4c0d      	ldr	r4, [pc, #52]	@ (8001d64 <__libc_init_array+0x3c>)
 8001d2e:	1b64      	subs	r4, r4, r5
 8001d30:	10a4      	asrs	r4, r4, #2
 8001d32:	2600      	movs	r6, #0
 8001d34:	42a6      	cmp	r6, r4
 8001d36:	d109      	bne.n	8001d4c <__libc_init_array+0x24>
 8001d38:	4d0b      	ldr	r5, [pc, #44]	@ (8001d68 <__libc_init_array+0x40>)
 8001d3a:	4c0c      	ldr	r4, [pc, #48]	@ (8001d6c <__libc_init_array+0x44>)
 8001d3c:	f000 f818 	bl	8001d70 <_init>
 8001d40:	1b64      	subs	r4, r4, r5
 8001d42:	10a4      	asrs	r4, r4, #2
 8001d44:	2600      	movs	r6, #0
 8001d46:	42a6      	cmp	r6, r4
 8001d48:	d105      	bne.n	8001d56 <__libc_init_array+0x2e>
 8001d4a:	bd70      	pop	{r4, r5, r6, pc}
 8001d4c:	f855 3b04 	ldr.w	r3, [r5], #4
 8001d50:	4798      	blx	r3
 8001d52:	3601      	adds	r6, #1
 8001d54:	e7ee      	b.n	8001d34 <__libc_init_array+0xc>
 8001d56:	f855 3b04 	ldr.w	r3, [r5], #4
 8001d5a:	4798      	blx	r3
 8001d5c:	3601      	adds	r6, #1
 8001d5e:	e7f2      	b.n	8001d46 <__libc_init_array+0x1e>
 8001d60:	08001d98 	.word	0x08001d98
 8001d64:	08001d98 	.word	0x08001d98
 8001d68:	08001d98 	.word	0x08001d98
 8001d6c:	08001d9c 	.word	0x08001d9c

08001d70 <_init>:
 8001d70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d72:	bf00      	nop
 8001d74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001d76:	bc08      	pop	{r3}
 8001d78:	469e      	mov	lr, r3
 8001d7a:	4770      	bx	lr

08001d7c <_fini>:
 8001d7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d7e:	bf00      	nop
 8001d80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001d82:	bc08      	pop	{r3}
 8001d84:	469e      	mov	lr, r3
 8001d86:	4770      	bx	lr
