-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Thu Jun 13 16:19:18 2024
-- Host        : chipdev2.physik.uni-wuppertal.de running 64-bit unknown
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_sim_netlist.vhdl
-- Design      : mopshub_readout_bd_gig_ethernet_pcs_pma_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu9eg-ffvb1156-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer is
  port (
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : out STD_LOGIC;
    rxresetdone_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rxresetdone_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_10 is
  port (
    \sm_reset_tx_timer_clr0__0\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[2]\ : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sm_reset_tx_timer_clr013_out__0\ : in STD_LOGIC;
    sm_reset_tx_timer_clr_reg : in STD_LOGIC;
    sm_reset_tx_timer_sat : in STD_LOGIC;
    sm_reset_tx_timer_clr_reg_0 : in STD_LOGIC;
    gtwiz_reset_tx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_10 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_10 is
  signal gtwiz_reset_userclk_tx_active_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal \^sm_reset_tx_timer_clr0__0\ : STD_LOGIC;
  signal sm_reset_tx_timer_clr_i_2_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  \sm_reset_tx_timer_clr0__0\ <= \^sm_reset_tx_timer_clr0__0\;
\FSM_sequential_sm_reset_tx[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_tx_timer_clr_reg,
      I1 => sm_reset_tx_timer_sat,
      I2 => gtwiz_reset_userclk_tx_active_sync,
      O => \^sm_reset_tx_timer_clr0__0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_userclk_tx_active_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
sm_reset_tx_timer_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFACF0AC00ACF"
    )
        port map (
      I0 => sm_reset_tx_timer_clr_i_2_n_0,
      I1 => sm_reset_tx_timer_clr_reg_0,
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(0),
      I5 => sm_reset_tx_timer_clr_reg,
      O => \FSM_sequential_sm_reset_tx_reg[1]\
    );
sm_reset_tx_timer_clr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF00008A800000"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \sm_reset_tx_timer_clr013_out__0\,
      I5 => gtwiz_reset_userclk_tx_active_sync,
      O => sm_reset_tx_timer_clr_i_2_n_0
    );
txuserrdy_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCCF00000008"
    )
        port map (
      I0 => \^sm_reset_tx_timer_clr0__0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => gtwiz_reset_tx_any_sync,
      I5 => \gen_gtwizard_gthe4.txuserrdy_int\,
      O => \FSM_sequential_sm_reset_tx_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_11 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_out_reg_0 : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]_0\ : out STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_sm_reset_rx_reg[0]\ : in STD_LOGIC;
    sm_reset_rx_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_1\ : in STD_LOGIC;
    \p_0_in11_out__0\ : in STD_LOGIC;
    gtwiz_reset_rx_done_int_reg : in STD_LOGIC;
    gtwiz_reset_rx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.gtrxreset_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_11 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_11 is
  signal \FSM_sequential_sm_reset_rx[2]_i_3_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_sm_reset_rx_reg[1]\ : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal plllock_rx_sync : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sm_reset_rx_cdr_to_clr_i_3 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of sm_reset_rx_timer_clr_i_3 : label is "soft_lutpair91";
begin
  \FSM_sequential_sm_reset_rx_reg[1]\ <= \^fsm_sequential_sm_reset_rx_reg[1]\;
\FSM_sequential_sm_reset_rx[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B0FFFF00B00000"
    )
        port map (
      I0 => plllock_rx_sync,
      I1 => Q(0),
      I2 => sm_reset_rx_timer_sat,
      I3 => \FSM_sequential_sm_reset_rx_reg[0]_0\,
      I4 => Q(1),
      I5 => \FSM_sequential_sm_reset_rx_reg[0]_1\,
      O => \FSM_sequential_sm_reset_rx[2]_i_3_n_0\
    );
\FSM_sequential_sm_reset_rx_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_sm_reset_rx[2]_i_3_n_0\,
      I1 => \FSM_sequential_sm_reset_rx_reg[0]\,
      O => E(0),
      S => Q(2)
    );
gtrxreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F0000003E"
    )
        port map (
      I0 => \^fsm_sequential_sm_reset_rx_reg[1]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => gtwiz_reset_rx_any_sync,
      I5 => \gen_gtwizard_gthe4.gtrxreset_int\,
      O => \FSM_sequential_sm_reset_rx_reg[1]_0\
    );
gtwiz_reset_rx_done_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF77FF00800080"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => \p_0_in11_out__0\,
      I3 => Q(0),
      I4 => plllock_rx_sync,
      I5 => gtwiz_reset_rx_done_int_reg,
      O => \FSM_sequential_sm_reset_rx_reg[2]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta_reg_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => plllock_rx_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
sm_reset_rx_cdr_to_clr_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(1),
      I1 => plllock_rx_sync,
      I2 => sm_reset_rx_timer_sat,
      I3 => \FSM_sequential_sm_reset_rx_reg[0]_0\,
      O => \^fsm_sequential_sm_reset_rx_reg[1]\
    );
sm_reset_rx_timer_clr_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => plllock_rx_sync,
      I1 => Q(0),
      I2 => sm_reset_rx_timer_sat,
      I3 => \FSM_sequential_sm_reset_rx_reg[0]_0\,
      O => i_in_out_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_12 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_out_reg_0 : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[1]\ : out STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gtwiz_reset_tx_done_int0__0\ : in STD_LOGIC;
    \sm_reset_tx_timer_clr0__0\ : in STD_LOGIC;
    sm_reset_tx_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]_1\ : in STD_LOGIC;
    gtwiz_reset_tx_done_int_reg : in STD_LOGIC;
    gtwiz_reset_tx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.gttxreset_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_12 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_12 is
  signal \FSM_sequential_sm_reset_tx[2]_i_3_n_0\ : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal plllock_tx_sync : STD_LOGIC;
  signal \sm_reset_tx_timer_clr012_out__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of gttxreset_out_i_2 : label is "soft_lutpair92";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM of sm_reset_tx_timer_clr_i_3 : label is "soft_lutpair92";
begin
\FSM_sequential_sm_reset_tx[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \FSM_sequential_sm_reset_tx[2]_i_3_n_0\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => \gtwiz_reset_tx_done_int0__0\,
      I4 => Q(0),
      I5 => \sm_reset_tx_timer_clr0__0\,
      O => E(0)
    );
\FSM_sequential_sm_reset_tx[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B0FFFF00B00000"
    )
        port map (
      I0 => plllock_tx_sync,
      I1 => Q(0),
      I2 => sm_reset_tx_timer_sat,
      I3 => \FSM_sequential_sm_reset_tx_reg[0]_0\,
      I4 => Q(1),
      I5 => \FSM_sequential_sm_reset_tx_reg[0]_1\,
      O => \FSM_sequential_sm_reset_tx[2]_i_3_n_0\
    );
gttxreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F0000003C"
    )
        port map (
      I0 => \sm_reset_tx_timer_clr012_out__0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => gtwiz_reset_tx_any_sync,
      I5 => \gen_gtwizard_gthe4.gttxreset_int\,
      O => \FSM_sequential_sm_reset_tx_reg[1]\
    );
gttxreset_out_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_sm_reset_tx_reg[0]_0\,
      I1 => sm_reset_tx_timer_sat,
      I2 => plllock_tx_sync,
      O => \sm_reset_tx_timer_clr012_out__0\
    );
gtwiz_reset_tx_done_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFFF00008080"
    )
        port map (
      I0 => \gtwiz_reset_tx_done_int0__0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => plllock_tx_sync,
      I4 => Q(1),
      I5 => gtwiz_reset_tx_done_int_reg,
      O => \FSM_sequential_sm_reset_tx_reg[0]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta_reg_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => plllock_tx_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
sm_reset_tx_timer_clr_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => plllock_tx_sync,
      I1 => Q(0),
      I2 => sm_reset_tx_timer_sat,
      I3 => \FSM_sequential_sm_reset_tx_reg[0]_0\,
      O => i_in_out_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_13 is
  port (
    i_in_out_reg_0 : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[2]\ : out STD_LOGIC;
    rxcdrlock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sm_reset_rx_cdr_to_sat : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sm_reset_rx_cdr_to_clr_reg : in STD_LOGIC;
    sm_reset_rx_cdr_to_clr : in STD_LOGIC;
    gtwiz_reset_rx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_13 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_13 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal \^i_in_out_reg_0\ : STD_LOGIC;
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal \sm_reset_rx_cdr_to_clr0__0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  i_in_out_reg_0 <= \^i_in_out_reg_0\;
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rxcdrlock_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^i_in_out_reg_0\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
rxprogdivreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF700000330"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_clr0__0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => gtwiz_reset_rx_any_sync,
      I5 => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      O => \FSM_sequential_sm_reset_rx_reg[2]\
    );
sm_reset_rx_cdr_to_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3FFF02023303"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_clr0__0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => sm_reset_rx_cdr_to_clr_reg,
      I4 => Q(2),
      I5 => sm_reset_rx_cdr_to_clr,
      O => \FSM_sequential_sm_reset_rx_reg[1]\
    );
sm_reset_rx_cdr_to_clr_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_sat,
      I1 => \^i_in_out_reg_0\,
      O => \sm_reset_rx_cdr_to_clr0__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_22 is
  port (
    drprst_in_sync : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_22 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_22 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => drprst_in_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_25 is
  port (
    i_in_out_reg_0 : out STD_LOGIC;
    \cpll_cal_state_reg[0]\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    USER_CPLLLOCK_OUT_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_25 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_25 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal \^i_in_out_reg_0\ : STD_LOGIC;
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  i_in_out_reg_0 <= \^i_in_out_reg_0\;
USER_CPLLLOCK_OUT_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => Q(0),
      I1 => \^i_in_out_reg_0\,
      I2 => cal_on_tx_reset_in_sync,
      I3 => Q(1),
      I4 => USER_CPLLLOCK_OUT_reg,
      O => \cpll_cal_state_reg[0]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^i_in_out_reg_0\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_26 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_26 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_26 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal user_txoutclksel_sync : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txoutclksel_sync(0),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => txoutclksel_int(0),
      I1 => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\,
      I2 => user_txoutclksel_sync(0),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_27 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_27 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_27 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal user_txoutclksel_sync : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txoutclksel_sync(1),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => user_txoutclksel_sync(1),
      I1 => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\,
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_28 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_28 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_28 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal user_txoutclksel_sync : STD_LOGIC_VECTOR ( 2 to 2 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txoutclksel_sync(2),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => txoutclksel_int(0),
      I1 => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\,
      I2 => user_txoutclksel_sync(2),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_29 is
  port (
    \cpll_cal_state_reg[15]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    freq_counter_rst_reg : in STD_LOGIC;
    freq_counter_rst_reg_0 : in STD_LOGIC;
    \cpll_cal_state_reg[29]\ : in STD_LOGIC;
    freq_counter_rst_reg_1 : in STD_LOGIC;
    \cpll_cal_state_reg[20]\ : in STD_LOGIC;
    \cal_fail_store__0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_29 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_29 is
  signal freq_counter_rst_i_2_n_0 : STD_LOGIC;
  signal gthe4_txprgdivresetdone_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cpll_cal_state[30]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \cpll_cal_state[31]_i_1\ : label is "soft_lutpair63";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\cpll_cal_state[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => gthe4_txprgdivresetdone_sync,
      I1 => Q(3),
      I2 => \cpll_cal_state_reg[29]\,
      I3 => Q(2),
      O => D(0)
    );
\cpll_cal_state[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => Q(3),
      I1 => gthe4_txprgdivresetdone_sync,
      I2 => \cpll_cal_state_reg[20]\,
      I3 => Q(4),
      O => D(1)
    );
\cpll_cal_state[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => gthe4_txprgdivresetdone_sync,
      I1 => Q(6),
      I2 => \cpll_cal_state_reg[29]\,
      I3 => Q(5),
      O => D(2)
    );
\cpll_cal_state[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => Q(7),
      I1 => gthe4_txprgdivresetdone_sync,
      I2 => Q(6),
      I3 => \cal_fail_store__0\,
      O => D(3)
    );
\cpll_cal_state[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => Q(8),
      I1 => gthe4_txprgdivresetdone_sync,
      I2 => Q(6),
      I3 => \cal_fail_store__0\,
      O => D(4)
    );
freq_counter_rst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFE30003232"
    )
        port map (
      I0 => Q(1),
      I1 => cal_on_tx_reset_in_sync,
      I2 => Q(0),
      I3 => freq_counter_rst_reg,
      I4 => freq_counter_rst_i_2_n_0,
      I5 => freq_counter_rst_reg_0,
      O => \cpll_cal_state_reg[15]\
    );
freq_counter_rst_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => freq_counter_rst_reg_1,
      I1 => Q(1),
      I2 => Q(3),
      I3 => gthe4_txprgdivresetdone_sync,
      O => freq_counter_rst_i_2_n_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta_reg_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gthe4_txprgdivresetdone_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_3 is
  port (
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : out STD_LOGIC;
    txresetdone_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_3 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_3 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => txresetdone_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_30 is
  port (
    txprogdivreset_int_reg : out STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprogdivreset_int : in STD_LOGIC;
    \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_30 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_30 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal user_txprogdivreset_sync : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta_reg_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txprogdivreset_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => txprogdivreset_int,
      I1 => \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\,
      I2 => user_txprogdivreset_sync,
      O => txprogdivreset_int_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_4 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_sm_reset_all_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_sm_reset_all_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_4 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_4 is
  signal gtpowergood_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_all[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF0FAF00CFFFCFFF"
    )
        port map (
      I0 => gtpowergood_sync,
      I1 => \FSM_sequential_sm_reset_all_reg[0]\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => \FSM_sequential_sm_reset_all_reg[0]_0\,
      I5 => Q(1),
      O => E(0)
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtpowergood_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtpowergood_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_5 is
  port (
    gtwiz_reset_rx_datapath_dly : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_5 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_5 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_rx_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_6 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sm_reset_rx_pll_timer_sat_reg : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_0_in11_out__0\ : in STD_LOGIC;
    sm_reset_rx_pll_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx[2]_i_3\ : in STD_LOGIC;
    gtwiz_reset_rx_datapath_dly : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_6 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_6 is
  signal gtwiz_reset_rx_pll_and_datapath_dly : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_rx[0]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_rx[1]_i_1\ : label is "soft_lutpair88";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_rx[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD769976"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => gtwiz_reset_rx_pll_and_datapath_dly,
      I3 => Q(1),
      I4 => \p_0_in11_out__0\,
      O => D(0)
    );
\FSM_sequential_sm_reset_rx[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFF511"
    )
        port map (
      I0 => Q(2),
      I1 => gtwiz_reset_rx_pll_and_datapath_dly,
      I2 => \p_0_in11_out__0\,
      I3 => Q(1),
      I4 => Q(0),
      O => D(1)
    );
\FSM_sequential_sm_reset_rx[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F2F20"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_sat,
      I1 => \FSM_sequential_sm_reset_rx[2]_i_3\,
      I2 => Q(0),
      I3 => gtwiz_reset_rx_pll_and_datapath_dly,
      I4 => gtwiz_reset_rx_datapath_dly,
      O => sm_reset_rx_pll_timer_sat_reg
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_rx_pll_and_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_7 is
  port (
    gtwiz_reset_tx_datapath_dly : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_7 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_7 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_tx_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_8 is
  port (
    sm_reset_tx_pll_timer_sat_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sm_reset_tx_pll_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx[2]_i_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtwiz_reset_tx_datapath_dly : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_8 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_8 is
  signal gtwiz_reset_tx_pll_and_datapath_dly : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_tx[0]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_tx[1]_i_1\ : label is "soft_lutpair89";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_tx[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F3E"
    )
        port map (
      I0 => gtwiz_reset_tx_pll_and_datapath_dly,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => D(0)
    );
\FSM_sequential_sm_reset_tx[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55AB"
    )
        port map (
      I0 => Q(0),
      I1 => gtwiz_reset_tx_pll_and_datapath_dly,
      I2 => Q(2),
      I3 => Q(1),
      O => D(1)
    );
\FSM_sequential_sm_reset_tx[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F2F20"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_sat,
      I1 => \FSM_sequential_sm_reset_tx[2]_i_3\,
      I2 => Q(0),
      I3 => gtwiz_reset_tx_pll_and_datapath_dly,
      I4 => gtwiz_reset_tx_datapath_dly,
      O => sm_reset_tx_pll_timer_sat_reg
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_tx_pll_and_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_9 is
  port (
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_0\ : out STD_LOGIC;
    gtwiz_userclk_rx_active_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in11_out__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sm_reset_rx_cdr_to_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_1\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : in STD_LOGIC;
    sm_reset_rx_timer_clr_reg : in STD_LOGIC;
    sm_reset_rx_timer_sat : in STD_LOGIC;
    sm_reset_rx_timer_clr_reg_0 : in STD_LOGIC;
    gtwiz_reset_rx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.rxuserrdy_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_9 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_9 is
  signal gtwiz_reset_userclk_rx_active_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal \sm_reset_rx_timer_clr0__0\ : STD_LOGIC;
  signal sm_reset_rx_timer_clr_i_2_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of rxuserrdy_out_i_2 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of sm_reset_rx_timer_clr_i_2 : label is "soft_lutpair90";
begin
\FSM_sequential_sm_reset_rx[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB30BB30BB3088"
    )
        port map (
      I0 => \p_0_in11_out__0\,
      I1 => Q(1),
      I2 => \sm_reset_rx_timer_clr0__0\,
      I3 => Q(0),
      I4 => sm_reset_rx_cdr_to_sat,
      I5 => \FSM_sequential_sm_reset_rx_reg[0]_1\,
      O => \FSM_sequential_sm_reset_rx_reg[1]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_userclk_rx_active_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_userclk_rx_active_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
rxuserrdy_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEDED00000800"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \sm_reset_rx_timer_clr0__0\,
      I4 => gtwiz_reset_rx_any_sync,
      I5 => \gen_gtwizard_gthe4.rxuserrdy_int\,
      O => \FSM_sequential_sm_reset_rx_reg[0]_0\
    );
rxuserrdy_out_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_reg,
      I1 => sm_reset_rx_timer_sat,
      I2 => gtwiz_reset_userclk_rx_active_sync,
      O => \sm_reset_rx_timer_clr0__0\
    );
sm_reset_rx_timer_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAFCCFF0AA0CC0F"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_i_2_n_0,
      I1 => sm_reset_rx_timer_clr_reg_0,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => sm_reset_rx_timer_clr_reg,
      O => \FSM_sequential_sm_reset_rx_reg[0]\
    );
sm_reset_rx_timer_clr_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B000800"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      I1 => Q(1),
      I2 => sm_reset_rx_timer_clr_reg,
      I3 => sm_reset_rx_timer_sat,
      I4 => gtwiz_reset_userclk_rx_active_sync,
      O => sm_reset_rx_timer_clr_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gte4_drp_arb is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cal_on_tx_drdy : out STD_LOGIC;
    DEN_O : out STD_LOGIC;
    DWE_O : out STD_LOGIC;
    DADDR_O : out STD_LOGIC_VECTOR ( 6 downto 0 );
    DI_O : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprst_in_sync : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    DO_I : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cal_on_tx_drpen_out : in STD_LOGIC;
    \addr_i_reg[27]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \data_i_reg[47]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cal_on_tx_drpwe_out : in STD_LOGIC;
    \gen_gtwizard_gthe4.drprdy_int\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gte4_drp_arb;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gte4_drp_arb is
  signal B : STD_LOGIC_VECTOR ( 0 to 0 );
  signal CEB2 : STD_LOGIC;
  signal \DADDR_O[7]_i_1_n_0\ : STD_LOGIC;
  signal DEN_O_i_1_n_0 : STD_LOGIC;
  signal DEN_O_i_2_n_0 : STD_LOGIC;
  signal \DI_O[15]_i_1_n_0\ : STD_LOGIC;
  signal DO_USR_O0 : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal \DRDY_USR_O[2]_i_1_n_0\ : STD_LOGIC;
  signal \DRDY_USR_O[2]_i_2_n_0\ : STD_LOGIC;
  signal addr_i : STD_LOGIC_VECTOR ( 27 downto 21 );
  signal arb_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \arb_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \arb_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \arb_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \arb_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \^cal_on_tx_drdy\ : STD_LOGIC;
  signal daddr : STD_LOGIC;
  signal daddr0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \daddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[6]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[7]\ : STD_LOGIC;
  signal data_i : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal di : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \di[0]_i_1_n_0\ : STD_LOGIC;
  signal \di[10]_i_1_n_0\ : STD_LOGIC;
  signal \di[11]_i_1_n_0\ : STD_LOGIC;
  signal \di[12]_i_1_n_0\ : STD_LOGIC;
  signal \di[13]_i_1_n_0\ : STD_LOGIC;
  signal \di[14]_i_1_n_0\ : STD_LOGIC;
  signal \di[15]_i_1_n_0\ : STD_LOGIC;
  signal \di[1]_i_1_n_0\ : STD_LOGIC;
  signal \di[2]_i_1_n_0\ : STD_LOGIC;
  signal \di[3]_i_1_n_0\ : STD_LOGIC;
  signal \di[4]_i_1_n_0\ : STD_LOGIC;
  signal \di[5]_i_1_n_0\ : STD_LOGIC;
  signal \di[6]_i_1_n_0\ : STD_LOGIC;
  signal \di[7]_i_1_n_0\ : STD_LOGIC;
  signal \di[8]_i_1_n_0\ : STD_LOGIC;
  signal \di[9]_i_1_n_0\ : STD_LOGIC;
  signal done_i_1_n_0 : STD_LOGIC;
  signal done_i_2_n_0 : STD_LOGIC;
  signal done_i_3_n_0 : STD_LOGIC;
  signal done_reg_n_0 : STD_LOGIC;
  signal drp_state : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \drp_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[5]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_3_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_4_n_0\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[6]\ : STD_LOGIC;
  signal en : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \en[2]_i_2_n_0\ : STD_LOGIC;
  signal idx : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \idx[0]_i_2_n_0\ : STD_LOGIC;
  signal \idx[1]_i_1_n_0\ : STD_LOGIC;
  signal \idx_reg[0]__0_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 47 to 47 );
  signal rd_i_1_n_0 : STD_LOGIC;
  signal rd_reg_n_0 : STD_LOGIC;
  signal timeout_cntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \timeout_cntr[5]_i_2_n_0\ : STD_LOGIC;
  signal \timeout_cntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \timeout_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \timeout_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[7]\ : STD_LOGIC;
  signal we : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \we[2]_i_1_n_0\ : STD_LOGIC;
  signal \we_reg_n_0_[2]\ : STD_LOGIC;
  signal wr : STD_LOGIC;
  signal wr_i_2_n_0 : STD_LOGIC;
  signal wr_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DRDY_USR_O[2]_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \daddr[1]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \daddr[2]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \daddr[3]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \daddr[4]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \daddr[5]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \daddr[6]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \daddr[7]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \di[10]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \di[11]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \di[12]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \di[13]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \di[14]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \di[15]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \di[1]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \di[2]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \di[3]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \di[4]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \di[5]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \di[6]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \di[7]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \di[8]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \di[9]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of done_i_2 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \drp_state[1]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \drp_state[4]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \drp_state[4]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \drp_state[5]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \drp_state[6]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \en[2]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \idx[0]__0_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \idx[0]_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \idx[1]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of rd_i_1 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \timeout_cntr[0]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \timeout_cntr[1]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \timeout_cntr[2]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \timeout_cntr[6]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \timeout_cntr[7]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \timeout_cntr[7]_i_3\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \we[2]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of wr_i_2 : label is "soft_lutpair44";
begin
  cal_on_tx_drdy <= \^cal_on_tx_drdy\;
\DADDR_O[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010000"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => \drp_state_reg_n_0_[6]\,
      I4 => \drp_state_reg_n_0_[4]\,
      I5 => \drp_state_reg_n_0_[1]\,
      O => \DADDR_O[7]_i_1_n_0\
    );
\DADDR_O_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => \daddr_reg_n_0_[1]\,
      Q => DADDR_O(0),
      R => drprst_in_sync
    );
\DADDR_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => \daddr_reg_n_0_[2]\,
      Q => DADDR_O(1),
      R => drprst_in_sync
    );
\DADDR_O_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => \daddr_reg_n_0_[3]\,
      Q => DADDR_O(2),
      R => drprst_in_sync
    );
\DADDR_O_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => \daddr_reg_n_0_[4]\,
      Q => DADDR_O(3),
      R => drprst_in_sync
    );
\DADDR_O_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => \daddr_reg_n_0_[5]\,
      Q => DADDR_O(4),
      R => drprst_in_sync
    );
\DADDR_O_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => \daddr_reg_n_0_[6]\,
      Q => DADDR_O(5),
      R => drprst_in_sync
    );
\DADDR_O_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => \daddr_reg_n_0_[7]\,
      Q => DADDR_O(6),
      R => drprst_in_sync
    );
DEN_O_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000116"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \drp_state_reg_n_0_[6]\,
      I5 => \drp_state_reg_n_0_[0]\,
      O => DEN_O_i_1_n_0
    );
DEN_O_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \drp_state_reg_n_0_[5]\,
      I1 => \drp_state_reg_n_0_[2]\,
      O => DEN_O_i_2_n_0
    );
DEN_O_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => DEN_O_i_1_n_0,
      D => DEN_O_i_2_n_0,
      Q => DEN_O,
      R => drprst_in_sync
    );
\DI_O[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \drp_state_reg_n_0_[1]\,
      I1 => \drp_state_reg_n_0_[4]\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \drp_state_reg_n_0_[5]\,
      I4 => \drp_state_reg_n_0_[0]\,
      I5 => \drp_state_reg_n_0_[6]\,
      O => \DI_O[15]_i_1_n_0\
    );
\DI_O_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(0),
      Q => DI_O(0),
      R => drprst_in_sync
    );
\DI_O_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(10),
      Q => DI_O(10),
      R => drprst_in_sync
    );
\DI_O_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(11),
      Q => DI_O(11),
      R => drprst_in_sync
    );
\DI_O_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(12),
      Q => DI_O(12),
      R => drprst_in_sync
    );
\DI_O_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(13),
      Q => DI_O(13),
      R => drprst_in_sync
    );
\DI_O_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(14),
      Q => DI_O(14),
      R => drprst_in_sync
    );
\DI_O_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(15),
      Q => DI_O(15),
      R => drprst_in_sync
    );
\DI_O_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(1),
      Q => DI_O(1),
      R => drprst_in_sync
    );
\DI_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(2),
      Q => DI_O(2),
      R => drprst_in_sync
    );
\DI_O_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(3),
      Q => DI_O(3),
      R => drprst_in_sync
    );
\DI_O_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(4),
      Q => DI_O(4),
      R => drprst_in_sync
    );
\DI_O_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(5),
      Q => DI_O(5),
      R => drprst_in_sync
    );
\DI_O_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(6),
      Q => DI_O(6),
      R => drprst_in_sync
    );
\DI_O_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(7),
      Q => DI_O(7),
      R => drprst_in_sync
    );
\DI_O_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(8),
      Q => DI_O(8),
      R => drprst_in_sync
    );
\DI_O_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(9),
      Q => DI_O(9),
      R => drprst_in_sync
    );
\DO_USR_O[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \arb_state_reg_n_0_[0]\,
      I1 => \arb_state_reg_n_0_[3]\,
      I2 => \arb_state_reg_n_0_[2]\,
      I3 => \arb_state_reg_n_0_[1]\,
      I4 => \idx_reg[0]__0_n_0\,
      I5 => idx(1),
      O => p_0_in(47)
    );
\DO_USR_O_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(32),
      Q => Q(0),
      R => drprst_in_sync
    );
\DO_USR_O_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(33),
      Q => Q(1),
      R => drprst_in_sync
    );
\DO_USR_O_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(34),
      Q => Q(2),
      R => drprst_in_sync
    );
\DO_USR_O_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(35),
      Q => Q(3),
      R => drprst_in_sync
    );
\DO_USR_O_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(36),
      Q => Q(4),
      R => drprst_in_sync
    );
\DO_USR_O_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(37),
      Q => Q(5),
      R => drprst_in_sync
    );
\DO_USR_O_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(38),
      Q => Q(6),
      R => drprst_in_sync
    );
\DO_USR_O_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(39),
      Q => Q(7),
      R => drprst_in_sync
    );
\DO_USR_O_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(40),
      Q => Q(8),
      R => drprst_in_sync
    );
\DO_USR_O_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(41),
      Q => Q(9),
      R => drprst_in_sync
    );
\DO_USR_O_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(42),
      Q => Q(10),
      R => drprst_in_sync
    );
\DO_USR_O_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(43),
      Q => Q(11),
      R => drprst_in_sync
    );
\DO_USR_O_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(44),
      Q => Q(12),
      R => drprst_in_sync
    );
\DO_USR_O_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(45),
      Q => Q(13),
      R => drprst_in_sync
    );
\DO_USR_O_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(46),
      Q => Q(14),
      R => drprst_in_sync
    );
\DO_USR_O_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(47),
      Q => Q(15),
      R => drprst_in_sync
    );
\DRDY_USR_O[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000010"
    )
        port map (
      I0 => \DRDY_USR_O[2]_i_2_n_0\,
      I1 => \arb_state_reg_n_0_[1]\,
      I2 => \arb_state_reg_n_0_[2]\,
      I3 => \arb_state_reg_n_0_[3]\,
      I4 => \arb_state_reg_n_0_[0]\,
      I5 => \^cal_on_tx_drdy\,
      O => \DRDY_USR_O[2]_i_1_n_0\
    );
\DRDY_USR_O[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => idx(0),
      I1 => idx(1),
      O => \DRDY_USR_O[2]_i_2_n_0\
    );
\DRDY_USR_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \DRDY_USR_O[2]_i_1_n_0\,
      Q => \^cal_on_tx_drdy\,
      R => drprst_in_sync
    );
DWE_O_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => DEN_O_i_1_n_0,
      D => \drp_state_reg_n_0_[4]\,
      Q => DWE_O,
      R => drprst_in_sync
    );
\addr_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(0),
      Q => addr_i(21),
      R => drprst_in_sync
    );
\addr_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(1),
      Q => addr_i(22),
      R => drprst_in_sync
    );
\addr_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(2),
      Q => addr_i(23),
      R => drprst_in_sync
    );
\addr_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(3),
      Q => addr_i(24),
      R => drprst_in_sync
    );
\addr_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(4),
      Q => addr_i(25),
      R => drprst_in_sync
    );
\addr_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(5),
      Q => addr_i(26),
      R => drprst_in_sync
    );
\addr_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(6),
      Q => addr_i(27),
      R => drprst_in_sync
    );
\arb_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEB"
    )
        port map (
      I0 => \arb_state_reg_n_0_[3]\,
      I1 => \arb_state_reg_n_0_[0]\,
      I2 => \arb_state_reg_n_0_[2]\,
      I3 => \arb_state_reg_n_0_[1]\,
      O => arb_state(0)
    );
\arb_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \arb_state_reg_n_0_[0]\,
      I1 => \arb_state_reg_n_0_[3]\,
      I2 => done_reg_n_0,
      I3 => \arb_state_reg_n_0_[2]\,
      I4 => \arb_state_reg_n_0_[1]\,
      I5 => daddr,
      O => arb_state(1)
    );
\arb_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \arb_state_reg_n_0_[1]\,
      I1 => done_reg_n_0,
      I2 => \arb_state_reg_n_0_[2]\,
      I3 => \arb_state_reg_n_0_[3]\,
      I4 => \arb_state_reg_n_0_[0]\,
      O => arb_state(2)
    );
\arb_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000F00000700"
    )
        port map (
      I0 => en(2),
      I1 => idx(1),
      I2 => \arb_state_reg_n_0_[3]\,
      I3 => \arb_state_reg_n_0_[0]\,
      I4 => \arb_state_reg_n_0_[1]\,
      I5 => \arb_state_reg_n_0_[2]\,
      O => arb_state(3)
    );
\arb_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => arb_state(0),
      Q => \arb_state_reg_n_0_[0]\,
      S => drprst_in_sync
    );
\arb_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => arb_state(1),
      Q => \arb_state_reg_n_0_[1]\,
      R => drprst_in_sync
    );
\arb_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => arb_state(2),
      Q => \arb_state_reg_n_0_[2]\,
      R => drprst_in_sync
    );
\arb_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => arb_state(3),
      Q => \arb_state_reg_n_0_[3]\,
      R => drprst_in_sync
    );
\daddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(21),
      I1 => idx(0),
      O => daddr0(1)
    );
\daddr[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(22),
      I1 => idx(0),
      O => daddr0(2)
    );
\daddr[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(23),
      I1 => idx(0),
      O => daddr0(3)
    );
\daddr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(24),
      I1 => idx(0),
      O => daddr0(4)
    );
\daddr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(25),
      I1 => idx(0),
      O => daddr0(5)
    );
\daddr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(26),
      I1 => idx(0),
      O => daddr0(6)
    );
\daddr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \arb_state_reg_n_0_[2]\,
      I1 => \arb_state_reg_n_0_[1]\,
      I2 => \arb_state_reg_n_0_[0]\,
      I3 => \arb_state_reg_n_0_[3]\,
      I4 => idx(1),
      I5 => en(2),
      O => daddr
    );
\daddr[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(27),
      I1 => idx(0),
      O => daddr0(7)
    );
\daddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(1),
      Q => \daddr_reg_n_0_[1]\,
      R => drprst_in_sync
    );
\daddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(2),
      Q => \daddr_reg_n_0_[2]\,
      R => drprst_in_sync
    );
\daddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(3),
      Q => \daddr_reg_n_0_[3]\,
      R => drprst_in_sync
    );
\daddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(4),
      Q => \daddr_reg_n_0_[4]\,
      R => drprst_in_sync
    );
\daddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(5),
      Q => \daddr_reg_n_0_[5]\,
      R => drprst_in_sync
    );
\daddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(6),
      Q => \daddr_reg_n_0_[6]\,
      R => drprst_in_sync
    );
\daddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(7),
      Q => \daddr_reg_n_0_[7]\,
      R => drprst_in_sync
    );
\data_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(0),
      Q => data_i(32),
      R => drprst_in_sync
    );
\data_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(1),
      Q => data_i(33),
      R => drprst_in_sync
    );
\data_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(2),
      Q => data_i(34),
      R => drprst_in_sync
    );
\data_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(3),
      Q => data_i(35),
      R => drprst_in_sync
    );
\data_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(4),
      Q => data_i(36),
      R => drprst_in_sync
    );
\data_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(5),
      Q => data_i(37),
      R => drprst_in_sync
    );
\data_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(6),
      Q => data_i(38),
      R => drprst_in_sync
    );
\data_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(7),
      Q => data_i(39),
      R => drprst_in_sync
    );
\data_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(8),
      Q => data_i(40),
      R => drprst_in_sync
    );
\data_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(9),
      Q => data_i(41),
      R => drprst_in_sync
    );
\data_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(10),
      Q => data_i(42),
      R => drprst_in_sync
    );
\data_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(11),
      Q => data_i(43),
      R => drprst_in_sync
    );
\data_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(12),
      Q => data_i(44),
      R => drprst_in_sync
    );
\data_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(13),
      Q => data_i(45),
      R => drprst_in_sync
    );
\data_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(14),
      Q => data_i(46),
      R => drprst_in_sync
    );
\data_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(15),
      Q => data_i(47),
      R => drprst_in_sync
    );
\di[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(32),
      I1 => idx(0),
      O => \di[0]_i_1_n_0\
    );
\di[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(42),
      I1 => idx(0),
      O => \di[10]_i_1_n_0\
    );
\di[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(43),
      I1 => idx(0),
      O => \di[11]_i_1_n_0\
    );
\di[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(44),
      I1 => idx(0),
      O => \di[12]_i_1_n_0\
    );
\di[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(45),
      I1 => idx(0),
      O => \di[13]_i_1_n_0\
    );
\di[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(46),
      I1 => idx(0),
      O => \di[14]_i_1_n_0\
    );
\di[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(47),
      I1 => idx(0),
      O => \di[15]_i_1_n_0\
    );
\di[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(33),
      I1 => idx(0),
      O => \di[1]_i_1_n_0\
    );
\di[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(34),
      I1 => idx(0),
      O => \di[2]_i_1_n_0\
    );
\di[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(35),
      I1 => idx(0),
      O => \di[3]_i_1_n_0\
    );
\di[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(36),
      I1 => idx(0),
      O => \di[4]_i_1_n_0\
    );
\di[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(37),
      I1 => idx(0),
      O => \di[5]_i_1_n_0\
    );
\di[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(38),
      I1 => idx(0),
      O => \di[6]_i_1_n_0\
    );
\di[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(39),
      I1 => idx(0),
      O => \di[7]_i_1_n_0\
    );
\di[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(40),
      I1 => idx(0),
      O => \di[8]_i_1_n_0\
    );
\di[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(41),
      I1 => idx(0),
      O => \di[9]_i_1_n_0\
    );
\di_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[0]_i_1_n_0\,
      Q => di(0),
      R => drprst_in_sync
    );
\di_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[10]_i_1_n_0\,
      Q => di(10),
      R => drprst_in_sync
    );
\di_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[11]_i_1_n_0\,
      Q => di(11),
      R => drprst_in_sync
    );
\di_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[12]_i_1_n_0\,
      Q => di(12),
      R => drprst_in_sync
    );
\di_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[13]_i_1_n_0\,
      Q => di(13),
      R => drprst_in_sync
    );
\di_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[14]_i_1_n_0\,
      Q => di(14),
      R => drprst_in_sync
    );
\di_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[15]_i_1_n_0\,
      Q => di(15),
      R => drprst_in_sync
    );
\di_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[1]_i_1_n_0\,
      Q => di(1),
      R => drprst_in_sync
    );
\di_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[2]_i_1_n_0\,
      Q => di(2),
      R => drprst_in_sync
    );
\di_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[3]_i_1_n_0\,
      Q => di(3),
      R => drprst_in_sync
    );
\di_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[4]_i_1_n_0\,
      Q => di(4),
      R => drprst_in_sync
    );
\di_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[5]_i_1_n_0\,
      Q => di(5),
      R => drprst_in_sync
    );
\di_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[6]_i_1_n_0\,
      Q => di(6),
      R => drprst_in_sync
    );
\di_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[7]_i_1_n_0\,
      Q => di(7),
      R => drprst_in_sync
    );
\di_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[8]_i_1_n_0\,
      Q => di(8),
      R => drprst_in_sync
    );
\di_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[9]_i_1_n_0\,
      Q => di(9),
      R => drprst_in_sync
    );
\do_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(0),
      Q => DO_USR_O0(32),
      R => drprst_in_sync
    );
\do_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(10),
      Q => DO_USR_O0(42),
      R => drprst_in_sync
    );
\do_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(11),
      Q => DO_USR_O0(43),
      R => drprst_in_sync
    );
\do_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(12),
      Q => DO_USR_O0(44),
      R => drprst_in_sync
    );
\do_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(13),
      Q => DO_USR_O0(45),
      R => drprst_in_sync
    );
\do_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(14),
      Q => DO_USR_O0(46),
      R => drprst_in_sync
    );
\do_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(15),
      Q => DO_USR_O0(47),
      R => drprst_in_sync
    );
\do_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(1),
      Q => DO_USR_O0(33),
      R => drprst_in_sync
    );
\do_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(2),
      Q => DO_USR_O0(34),
      R => drprst_in_sync
    );
\do_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(3),
      Q => DO_USR_O0(35),
      R => drprst_in_sync
    );
\do_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(4),
      Q => DO_USR_O0(36),
      R => drprst_in_sync
    );
\do_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(5),
      Q => DO_USR_O0(37),
      R => drprst_in_sync
    );
\do_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(6),
      Q => DO_USR_O0(38),
      R => drprst_in_sync
    );
\do_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(7),
      Q => DO_USR_O0(39),
      R => drprst_in_sync
    );
\do_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(8),
      Q => DO_USR_O0(40),
      R => drprst_in_sync
    );
\do_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(9),
      Q => DO_USR_O0(41),
      R => drprst_in_sync
    );
done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => done_i_2_n_0,
      I1 => drp_state(6),
      I2 => \DADDR_O[7]_i_1_n_0\,
      I3 => done_i_3_n_0,
      I4 => done_reg_n_0,
      O => done_i_1_n_0
    );
done_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \drp_state_reg_n_0_[6]\,
      I1 => \drp_state_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[4]\,
      I3 => \drp_state[6]_i_3_n_0\,
      O => done_i_2_n_0
    );
done_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => \drp_state_reg_n_0_[6]\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \drp_state_reg_n_0_[5]\,
      I4 => \drp_state_reg_n_0_[1]\,
      I5 => \drp_state_reg_n_0_[4]\,
      O => done_i_3_n_0
    );
done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => done_i_1_n_0,
      Q => done_reg_n_0,
      R => drprst_in_sync
    );
\drp_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEF8"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[6]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \drp_state_reg_n_0_[5]\,
      I5 => \drp_state[0]_i_2_n_0\,
      O => drp_state(0)
    );
\drp_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F0F01F"
    )
        port map (
      I0 => wr_reg_n_0,
      I1 => rd_reg_n_0,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => \drp_state_reg_n_0_[4]\,
      I4 => \drp_state_reg_n_0_[1]\,
      I5 => \drp_state[1]_i_2_n_0\,
      O => \drp_state[0]_i_2_n_0\
    );
\drp_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => rd_reg_n_0,
      I1 => \drp_state_reg_n_0_[0]\,
      I2 => \drp_state_reg_n_0_[6]\,
      I3 => \drp_state[1]_i_2_n_0\,
      I4 => \drp_state_reg_n_0_[1]\,
      I5 => \drp_state_reg_n_0_[4]\,
      O => drp_state(1)
    );
\drp_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => \drp_state_reg_n_0_[5]\,
      O => \drp_state[1]_i_2_n_0\
    );
\drp_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000C0400"
    )
        port map (
      I0 => \drp_state[6]_i_3_n_0\,
      I1 => \drp_state[5]_i_2_n_0\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \drp_state_reg_n_0_[1]\,
      I5 => \drp_state_reg_n_0_[4]\,
      O => drp_state(2)
    );
\drp_state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => \drp_state_reg_n_0_[6]\,
      I2 => wr_reg_n_0,
      I3 => rd_reg_n_0,
      I4 => \drp_state[4]_i_2_n_0\,
      O => drp_state(4)
    );
\drp_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      O => \drp_state[4]_i_2_n_0\
    );
\drp_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000C0040"
    )
        port map (
      I0 => \drp_state[6]_i_3_n_0\,
      I1 => \drp_state[5]_i_2_n_0\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \drp_state_reg_n_0_[4]\,
      I5 => \drp_state_reg_n_0_[1]\,
      O => drp_state(5)
    );
\drp_state[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => \drp_state_reg_n_0_[6]\,
      O => \drp_state[5]_i_2_n_0\
    );
\drp_state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000600000000"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[6]\,
      I3 => \drp_state_reg_n_0_[0]\,
      I4 => \drp_state[6]_i_2_n_0\,
      I5 => \drp_state[6]_i_3_n_0\,
      O => drp_state(6)
    );
\drp_state[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \drp_state_reg_n_0_[1]\,
      I1 => \drp_state_reg_n_0_[4]\,
      O => \drp_state[6]_i_2_n_0\
    );
\drp_state[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \drp_state[6]_i_4_n_0\,
      I1 => \timeout_cntr_reg_n_0_[7]\,
      I2 => \timeout_cntr_reg_n_0_[6]\,
      I3 => \timeout_cntr_reg_n_0_[0]\,
      I4 => \timeout_cntr_reg_n_0_[1]\,
      I5 => \gen_gtwizard_gthe4.drprdy_int\,
      O => \drp_state[6]_i_3_n_0\
    );
\drp_state[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[3]\,
      I1 => \timeout_cntr_reg_n_0_[2]\,
      I2 => \timeout_cntr_reg_n_0_[5]\,
      I3 => \timeout_cntr_reg_n_0_[4]\,
      O => \drp_state[6]_i_4_n_0\
    );
\drp_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(0),
      Q => \drp_state_reg_n_0_[0]\,
      S => drprst_in_sync
    );
\drp_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(1),
      Q => \drp_state_reg_n_0_[1]\,
      R => drprst_in_sync
    );
\drp_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(2),
      Q => \drp_state_reg_n_0_[2]\,
      R => drprst_in_sync
    );
\drp_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(4),
      Q => \drp_state_reg_n_0_[4]\,
      R => drprst_in_sync
    );
\drp_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(5),
      Q => \drp_state_reg_n_0_[5]\,
      R => drprst_in_sync
    );
\drp_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(6),
      Q => \drp_state_reg_n_0_[6]\,
      R => drprst_in_sync
    );
\en[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => cal_on_tx_drpen_out,
      I1 => done_reg_n_0,
      I2 => idx(0),
      I3 => idx(1),
      O => we(2)
    );
\en[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => done_reg_n_0,
      I1 => idx(0),
      I2 => idx(1),
      I3 => cal_on_tx_drpen_out,
      O => \en[2]_i_2_n_0\
    );
\en_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => we(2),
      D => \en[2]_i_2_n_0\,
      Q => en(2),
      R => drprst_in_sync
    );
\idx[0]__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx(1),
      I1 => idx(0),
      O => B(0)
    );
\idx[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \arb_state_reg_n_0_[0]\,
      I1 => \arb_state_reg_n_0_[3]\,
      I2 => \arb_state_reg_n_0_[1]\,
      I3 => \arb_state_reg_n_0_[2]\,
      O => CEB2
    );
\idx[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx(0),
      I1 => idx(1),
      O => \idx[0]_i_2_n_0\
    );
\idx[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => idx(0),
      I1 => idx(1),
      O => \idx[1]_i_1_n_0\
    );
\idx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => CEB2,
      D => \idx[0]_i_2_n_0\,
      Q => idx(0),
      R => drprst_in_sync
    );
\idx_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => CEB2,
      D => B(0),
      Q => \idx_reg[0]__0_n_0\,
      R => drprst_in_sync
    );
\idx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => CEB2,
      D => \idx[1]_i_1_n_0\,
      Q => idx(1),
      R => drprst_in_sync
    );
rd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \arb_state_reg_n_0_[1]\,
      I1 => \we_reg_n_0_[2]\,
      I2 => idx(1),
      I3 => en(2),
      O => rd_i_1_n_0
    );
rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => wr,
      D => rd_i_1_n_0,
      Q => rd_reg_n_0,
      R => drprst_in_sync
    );
\timeout_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \drp_state_reg_n_0_[5]\,
      I1 => \drp_state_reg_n_0_[2]\,
      I2 => \timeout_cntr_reg_n_0_[0]\,
      O => timeout_cntr(0)
    );
\timeout_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EE0"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \timeout_cntr_reg_n_0_[0]\,
      I3 => \timeout_cntr_reg_n_0_[1]\,
      O => timeout_cntr(1)
    );
\timeout_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77708880"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[1]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \timeout_cntr_reg_n_0_[2]\,
      O => timeout_cntr(2)
    );
\timeout_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F0080808000"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[2]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      I2 => \timeout_cntr_reg_n_0_[1]\,
      I3 => \drp_state_reg_n_0_[5]\,
      I4 => \drp_state_reg_n_0_[2]\,
      I5 => \timeout_cntr_reg_n_0_[3]\,
      O => timeout_cntr(3)
    );
\timeout_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[1]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      I2 => \timeout_cntr_reg_n_0_[2]\,
      I3 => \timeout_cntr_reg_n_0_[3]\,
      I4 => \drp_state[1]_i_2_n_0\,
      I5 => \timeout_cntr_reg_n_0_[4]\,
      O => timeout_cntr(4)
    );
\timeout_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F000000800000"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[4]\,
      I1 => \timeout_cntr_reg_n_0_[3]\,
      I2 => \timeout_cntr_reg_n_0_[2]\,
      I3 => \timeout_cntr[5]_i_2_n_0\,
      I4 => \drp_state[1]_i_2_n_0\,
      I5 => \timeout_cntr_reg_n_0_[5]\,
      O => timeout_cntr(5)
    );
\timeout_cntr[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[1]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      O => \timeout_cntr[5]_i_2_n_0\
    );
\timeout_cntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A854"
    )
        port map (
      I0 => \timeout_cntr[7]_i_4_n_0\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \timeout_cntr_reg_n_0_[6]\,
      O => timeout_cntr(6)
    );
\timeout_cntr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000055C"
    )
        port map (
      I0 => \drp_state[4]_i_2_n_0\,
      I1 => \timeout_cntr[7]_i_3_n_0\,
      I2 => \drp_state_reg_n_0_[6]\,
      I3 => \drp_state_reg_n_0_[0]\,
      I4 => drprst_in_sync,
      O => \timeout_cntr[7]_i_1_n_0\
    );
\timeout_cntr[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB04440"
    )
        port map (
      I0 => \timeout_cntr[7]_i_4_n_0\,
      I1 => \timeout_cntr_reg_n_0_[6]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \timeout_cntr_reg_n_0_[7]\,
      O => timeout_cntr(7)
    );
\timeout_cntr[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[1]\,
      I3 => \drp_state_reg_n_0_[4]\,
      O => \timeout_cntr[7]_i_3_n_0\
    );
\timeout_cntr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[1]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      I2 => \timeout_cntr_reg_n_0_[2]\,
      I3 => \timeout_cntr_reg_n_0_[3]\,
      I4 => \timeout_cntr_reg_n_0_[4]\,
      I5 => \timeout_cntr_reg_n_0_[5]\,
      O => \timeout_cntr[7]_i_4_n_0\
    );
\timeout_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(0),
      Q => \timeout_cntr_reg_n_0_[0]\,
      R => '0'
    );
\timeout_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(1),
      Q => \timeout_cntr_reg_n_0_[1]\,
      R => '0'
    );
\timeout_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(2),
      Q => \timeout_cntr_reg_n_0_[2]\,
      R => '0'
    );
\timeout_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(3),
      Q => \timeout_cntr_reg_n_0_[3]\,
      R => '0'
    );
\timeout_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(4),
      Q => \timeout_cntr_reg_n_0_[4]\,
      R => '0'
    );
\timeout_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(5),
      Q => \timeout_cntr_reg_n_0_[5]\,
      R => '0'
    );
\timeout_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(6),
      Q => \timeout_cntr_reg_n_0_[6]\,
      R => '0'
    );
\timeout_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(7),
      Q => \timeout_cntr_reg_n_0_[7]\,
      R => '0'
    );
\we[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => done_reg_n_0,
      I1 => idx(0),
      I2 => idx(1),
      I3 => cal_on_tx_drpwe_out,
      O => \we[2]_i_1_n_0\
    );
\we_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => we(2),
      D => \we[2]_i_1_n_0\,
      Q => \we_reg_n_0_[2]\,
      R => drprst_in_sync
    );
wr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \arb_state_reg_n_0_[2]\,
      I1 => \arb_state_reg_n_0_[1]\,
      I2 => \arb_state_reg_n_0_[0]\,
      I3 => \arb_state_reg_n_0_[3]\,
      O => wr
    );
wr_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \arb_state_reg_n_0_[1]\,
      I1 => \we_reg_n_0_[2]\,
      I2 => idx(1),
      I3 => en(2),
      O => wr_i_2_n_0
    );
wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => wr,
      D => wr_i_2_n_0,
      Q => wr_reg_n_0,
      R => drprst_in_sync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_channel is
  port (
    in0 : out STD_LOGIC;
    \gen_gtwizard_gthe4.drprdy_int\ : out STD_LOGIC;
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gtpowergood_int\ : out STD_LOGIC;
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cpllpd_int_reg : out STD_LOGIC;
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cpllpd_int_reg_0 : out STD_LOGIC;
    i_in_meta_reg : in STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    DEN_O : in STD_LOGIC;
    DWE_O : in STD_LOGIC;
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gttxreset_int\ : in STD_LOGIC;
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : in STD_LOGIC;
    RXRATE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxuserrdy_int\ : in STD_LOGIC;
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : in STD_LOGIC;
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_meta_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_in_meta_reg_2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_channel;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_channel is
  signal \^gen_gtwizard_gthe4.gtpowergood_int\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_0\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_1\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_100\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_101\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_102\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_103\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_104\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_105\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_106\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_107\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_108\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_109\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_11\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_110\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_111\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_112\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_113\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_114\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_115\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_116\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_117\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_118\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_119\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_12\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_120\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_121\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_122\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_123\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_124\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_125\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_126\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_127\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_128\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_129\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_13\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_130\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_131\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_132\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_133\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_134\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_135\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_136\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_137\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_138\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_139\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_14\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_140\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_141\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_142\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_143\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_144\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_145\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_146\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_147\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_148\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_149\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_15\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_150\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_151\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_152\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_153\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_154\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_155\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_156\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_157\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_158\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_159\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_16\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_160\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_161\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_162\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_163\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_164\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_165\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_166\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_167\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_168\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_169\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_17\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_170\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_171\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_172\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_173\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_174\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_175\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_176\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_177\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_178\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_179\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_18\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_180\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_181\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_182\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_183\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_184\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_185\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_186\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_187\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_188\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_189\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_19\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_190\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_2\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_20\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_207\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_208\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_209\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_21\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_210\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_211\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_212\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_213\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_214\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_215\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_216\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_217\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_218\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_219\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_22\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_220\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_221\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_222\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_239\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_24\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_240\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_241\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_242\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_243\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_244\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_245\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_246\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_247\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_248\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_249\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_25\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_250\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_251\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_252\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_253\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_254\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_255\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_256\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_257\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_258\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_259\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_26\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_260\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_261\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_262\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_263\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_264\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_265\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_266\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_267\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_268\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_269\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_27\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_270\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_271\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_272\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_273\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_274\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_275\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_276\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_277\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_278\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_279\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_28\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_280\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_281\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_282\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_283\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_284\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_287\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_288\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_289\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_29\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_290\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_291\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_292\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_293\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_294\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_295\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_296\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_297\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_298\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_299\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_30\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_300\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_303\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_304\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_305\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_306\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_309\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_31\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_310\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_311\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_312\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_313\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_314\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_316\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_317\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_318\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_319\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_32\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_320\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_321\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_322\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_324\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_325\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_326\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_327\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_328\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_329\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_33\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_330\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_331\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_332\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_333\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_334\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_335\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_336\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_337\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_338\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_339\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_34\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_340\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_341\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_342\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_343\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_344\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_345\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_348\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_349\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_35\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_350\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_351\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_352\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_353\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_356\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_357\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_358\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_359\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_36\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_360\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_361\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_362\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_363\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_364\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_365\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_366\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_367\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_368\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_369\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_37\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_370\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_371\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_372\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_373\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_374\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_375\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_376\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_377\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_378\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_379\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_38\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_380\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_39\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_4\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_40\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_41\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_43\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_45\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_46\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_48\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_49\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_5\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_50\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_51\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_52\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_53\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_54\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_56\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_57\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_58\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_59\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_60\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_61\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_62\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_63\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_64\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_65\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_67\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_68\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_69\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_7\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_70\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_71\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_73\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_74\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_75\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_77\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_78\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_79\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_80\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_81\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_82\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_83\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_84\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_85\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_86\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_87\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_88\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_89\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_90\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_91\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_92\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_93\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_94\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_95\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_96\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_97\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_98\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_99\ : STD_LOGIC;
  signal \^rxoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^txoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \xlnx_opt_\ : STD_LOGIC;
  signal \xlnx_opt__1\ : STD_LOGIC;
  signal \xlnx_opt__2\ : STD_LOGIC;
  signal \xlnx_opt__3\ : STD_LOGIC;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of BUFG_GT_SYNC : label is "MLO";
  attribute OPT_MODIFIED of BUFG_GT_SYNC_1 : label is "MLO";
  attribute box_type : string;
  attribute box_type of \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\ : label is "PRIMITIVE";
begin
  \gen_gtwizard_gthe4.gtpowergood_int\ <= \^gen_gtwizard_gthe4.gtpowergood_int\;
  lopt_2 <= \xlnx_opt_\;
  lopt_3 <= \xlnx_opt__1\;
  lopt_4 <= \xlnx_opt__2\;
  lopt_5 <= \xlnx_opt__3\;
  rxoutclk_out(0) <= \^rxoutclk_out\(0);
  txoutclk_out(0) <= \^txoutclk_out\(0);
BUFG_GT_SYNC: unisim.vcomponents.BUFG_GT_SYNC
     port map (
      CE => lopt,
      CESYNC => \xlnx_opt_\,
      CLK => \^rxoutclk_out\(0),
      CLR => lopt_1,
      CLRSYNC => \xlnx_opt__1\
    );
BUFG_GT_SYNC_1: unisim.vcomponents.BUFG_GT_SYNC
     port map (
      CE => lopt,
      CESYNC => \xlnx_opt__2\,
      CLK => \^txoutclk_out\(0),
      CLR => lopt_1,
      CLRSYNC => \xlnx_opt__3\
    );
\gen_powergood_delay.intclk_rrst_n_r[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gen_gtwizard_gthe4.gtpowergood_int\,
      O => cpllpd_int_reg_0
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\: unisim.vcomponents.GTHE4_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"1000",
      ADAPT_CFG1 => X"C800",
      ADAPT_CFG2 => X"0000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 2,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      A_RXPROGDIVRESET => '0',
      A_RXTERMINATION => '1',
      A_TXDIFFCTRL => B"01100",
      A_TXPROGDIVRESET => '0',
      CAPBYPASS_FORCE => '0',
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CDR_SWAP_MODE_EN => '0',
      CFOK_PWRSVE_EN => '1',
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CH_HSPMUX => X"3C3C",
      CKCAL1_CFG_0 => B"1100000011000000",
      CKCAL1_CFG_1 => B"0101000011000000",
      CKCAL1_CFG_2 => B"0000000000001010",
      CKCAL1_CFG_3 => B"0000000000000000",
      CKCAL2_CFG_0 => B"1100000011000000",
      CKCAL2_CFG_1 => B"1000000011000000",
      CKCAL2_CFG_2 => B"0000000000000000",
      CKCAL2_CFG_3 => B"0000000000000000",
      CKCAL2_CFG_4 => B"0000000000000000",
      CKCAL_RSVD0 => X"0080",
      CKCAL_RSVD1 => X"0400",
      CLK_CORRECT_USE => "TRUE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 15,
      CLK_COR_MIN_LAT => 12,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0110111100",
      CLK_COR_SEQ_1_2 => B"0001010000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0110111100",
      CLK_COR_SEQ_2_2 => B"0010110101",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "TRUE",
      CLK_COR_SEQ_LEN => 2,
      CPLL_CFG0 => X"01FA",
      CPLL_CFG1 => X"0023",
      CPLL_CFG2 => X"0002",
      CPLL_CFG3 => X"0000",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 4,
      CPLL_INIT_CFG0 => X"02B2",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      CTLE3_OCAP_EXT_CTRL => B"000",
      CTLE3_OCAP_EXT_EN => '0',
      DDI_CTRL => B"00",
      DDI_REALIGN_WAIT => 15,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DELAY_ELEC => '0',
      DMONITOR_CFG0 => B"00" & X"00",
      DMONITOR_CFG1 => X"00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER0 => X"0000",
      ES_QUALIFIER1 => X"0000",
      ES_QUALIFIER2 => X"0000",
      ES_QUALIFIER3 => X"0000",
      ES_QUALIFIER4 => X"0000",
      ES_QUALIFIER5 => X"0000",
      ES_QUALIFIER6 => X"0000",
      ES_QUALIFIER7 => X"0000",
      ES_QUALIFIER8 => X"0000",
      ES_QUALIFIER9 => X"0000",
      ES_QUAL_MASK0 => X"0000",
      ES_QUAL_MASK1 => X"0000",
      ES_QUAL_MASK2 => X"0000",
      ES_QUAL_MASK3 => X"0000",
      ES_QUAL_MASK4 => X"0000",
      ES_QUAL_MASK5 => X"0000",
      ES_QUAL_MASK6 => X"0000",
      ES_QUAL_MASK7 => X"0000",
      ES_QUAL_MASK8 => X"0000",
      ES_QUAL_MASK9 => X"0000",
      ES_SDATA_MASK0 => X"0000",
      ES_SDATA_MASK1 => X"0000",
      ES_SDATA_MASK2 => X"0000",
      ES_SDATA_MASK3 => X"0000",
      ES_SDATA_MASK4 => X"0000",
      ES_SDATA_MASK5 => X"0000",
      ES_SDATA_MASK6 => X"0000",
      ES_SDATA_MASK7 => X"0000",
      ES_SDATA_MASK8 => X"0000",
      ES_SDATA_MASK9 => X"0000",
      EYE_SCAN_SWAP_EN => '0',
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"00000",
      ISCAN_CK_PH_SEL2 => '0',
      LOCAL_MASTER => '1',
      LPBK_BIAS_CTRL => B"100",
      LPBK_EN_RCAL_B => '0',
      LPBK_EXT_RCAL => B"1000",
      LPBK_IND_CTRL0 => B"000",
      LPBK_IND_CTRL1 => B"000",
      LPBK_IND_CTRL2 => B"000",
      LPBK_RG_CTRL => B"1110",
      OOBDIVCTL => B"00",
      OOB_PWRUP => '0',
      PCI3_AUTO_REALIGN => "OVR_1K_BLK",
      PCI3_PIPE_RX_ELECIDLE => '0',
      PCI3_RX_ASYNC_EBUF_BYPASS => B"00",
      PCI3_RX_ELECIDLE_EI2_ENABLE => '0',
      PCI3_RX_ELECIDLE_H2L_COUNT => B"000000",
      PCI3_RX_ELECIDLE_H2L_DISABLE => B"000",
      PCI3_RX_ELECIDLE_HI_COUNT => B"000000",
      PCI3_RX_ELECIDLE_LP4_DISABLE => '0',
      PCI3_RX_FIFO_DISABLE => '0',
      PCIE3_CLK_COR_EMPTY_THRSH => B"00000",
      PCIE3_CLK_COR_FULL_THRSH => B"010000",
      PCIE3_CLK_COR_MAX_LAT => B"00100",
      PCIE3_CLK_COR_MIN_LAT => B"00000",
      PCIE3_CLK_COR_THRSH_TIMER => B"001000",
      PCIE_BUFG_DIV_CTRL => X"1000",
      PCIE_PLL_SEL_MODE_GEN12 => B"00",
      PCIE_PLL_SEL_MODE_GEN3 => B"11",
      PCIE_PLL_SEL_MODE_GEN4 => B"10",
      PCIE_RXPCS_CFG_GEN3 => X"0AA5",
      PCIE_RXPMA_CFG => X"280A",
      PCIE_TXPCS_CFG_GEN3 => X"2CA4",
      PCIE_TXPMA_CFG => X"280A",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD0 => B"0000000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PREIQ_FREQ_BST => 0,
      PROCESS_PAR => B"010",
      RATE_SW_USE_DRP => '1',
      RCLK_SIPO_DLY_ENB => '0',
      RCLK_SIPO_INV_EN => '0',
      RESET_POWERSAVE_DISABLE => '0',
      RTX_BUF_CML_CTRL => B"010",
      RTX_BUF_TERM_CTRL => B"00",
      RXBUFRESET_TIME => B"00011",
      RXBUF_ADDR_MODE => "FULL",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 0,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG0 => X"0003",
      RXCDR_CFG0_GEN3 => X"0003",
      RXCDR_CFG1 => X"0000",
      RXCDR_CFG1_GEN3 => X"0000",
      RXCDR_CFG2 => X"0249",
      RXCDR_CFG2_GEN2 => B"10" & X"49",
      RXCDR_CFG2_GEN3 => X"0249",
      RXCDR_CFG2_GEN4 => X"0164",
      RXCDR_CFG3 => X"0012",
      RXCDR_CFG3_GEN2 => B"01" & X"2",
      RXCDR_CFG3_GEN3 => X"0012",
      RXCDR_CFG3_GEN4 => X"0012",
      RXCDR_CFG4 => X"5CF6",
      RXCDR_CFG4_GEN3 => X"5CF6",
      RXCDR_CFG5 => X"B46B",
      RXCDR_CFG5_GEN3 => X"146B",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG0 => X"2201",
      RXCDR_LOCK_CFG1 => X"9FFF",
      RXCDR_LOCK_CFG2 => X"77C3",
      RXCDR_LOCK_CFG3 => X"0001",
      RXCDR_LOCK_CFG4 => X"0000",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXCFOK_CFG0 => X"0000",
      RXCFOK_CFG1 => X"8015",
      RXCFOK_CFG2 => X"02AE",
      RXCKCAL1_IQ_LOOP_RST_CFG => X"0004",
      RXCKCAL1_I_LOOP_RST_CFG => X"0004",
      RXCKCAL1_Q_LOOP_RST_CFG => X"0004",
      RXCKCAL2_DX_LOOP_RST_CFG => X"0004",
      RXCKCAL2_D_LOOP_RST_CFG => X"0004",
      RXCKCAL2_S_LOOP_RST_CFG => X"0004",
      RXCKCAL2_X_LOOP_RST_CFG => X"0004",
      RXDFELPMRESET_TIME => B"0001111",
      RXDFELPM_KL_CFG0 => X"0000",
      RXDFELPM_KL_CFG1 => X"A0E2",
      RXDFELPM_KL_CFG2 => X"0100",
      RXDFE_CFG0 => X"0A00",
      RXDFE_CFG1 => X"0000",
      RXDFE_GC_CFG0 => X"0000",
      RXDFE_GC_CFG1 => X"8000",
      RXDFE_GC_CFG2 => X"FFE0",
      RXDFE_H2_CFG0 => X"0000",
      RXDFE_H2_CFG1 => X"0002",
      RXDFE_H3_CFG0 => X"0000",
      RXDFE_H3_CFG1 => X"8002",
      RXDFE_H4_CFG0 => X"0000",
      RXDFE_H4_CFG1 => X"8002",
      RXDFE_H5_CFG0 => X"0000",
      RXDFE_H5_CFG1 => X"8002",
      RXDFE_H6_CFG0 => X"0000",
      RXDFE_H6_CFG1 => X"8002",
      RXDFE_H7_CFG0 => X"0000",
      RXDFE_H7_CFG1 => X"8002",
      RXDFE_H8_CFG0 => X"0000",
      RXDFE_H8_CFG1 => X"8002",
      RXDFE_H9_CFG0 => X"0000",
      RXDFE_H9_CFG1 => X"8002",
      RXDFE_HA_CFG0 => X"0000",
      RXDFE_HA_CFG1 => X"8002",
      RXDFE_HB_CFG0 => X"0000",
      RXDFE_HB_CFG1 => X"8002",
      RXDFE_HC_CFG0 => X"0000",
      RXDFE_HC_CFG1 => X"8002",
      RXDFE_HD_CFG0 => X"0000",
      RXDFE_HD_CFG1 => X"8002",
      RXDFE_HE_CFG0 => X"0000",
      RXDFE_HE_CFG1 => X"8002",
      RXDFE_HF_CFG0 => X"0000",
      RXDFE_HF_CFG1 => X"8002",
      RXDFE_KH_CFG0 => X"0000",
      RXDFE_KH_CFG1 => X"8000",
      RXDFE_KH_CFG2 => X"2613",
      RXDFE_KH_CFG3 => X"411C",
      RXDFE_OS_CFG0 => X"0000",
      RXDFE_OS_CFG1 => X"8002",
      RXDFE_PWR_SAVING => '1',
      RXDFE_UT_CFG0 => X"0000",
      RXDFE_UT_CFG1 => X"0003",
      RXDFE_UT_CFG2 => X"0000",
      RXDFE_VP_CFG0 => X"0000",
      RXDFE_VP_CFG1 => X"8033",
      RXDLY_CFG => X"0010",
      RXDLY_LCFG => X"0030",
      RXELECIDLE_CFG => "SIGCFG_4",
      RXGBOX_FIFO_INIT_RD_ADDR => 4,
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_CFG => X"0000",
      RXLPM_GC_CFG => X"8000",
      RXLPM_KH_CFG0 => X"0000",
      RXLPM_KH_CFG1 => X"0002",
      RXLPM_OS_CFG0 => X"0000",
      RXLPM_OS_CFG1 => X"8002",
      RXOOB_CFG => B"000000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOUT_DIV => 4,
      RXPCSRESET_TIME => B"00011",
      RXPHBEACON_CFG => X"0000",
      RXPHDLY_CFG => X"2070",
      RXPHSAMP_CFG => X"2100",
      RXPHSLIP_CFG => X"9933",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_AUTO_BW_SEL_BYPASS => '0',
      RXPI_CFG0 => X"1300",
      RXPI_CFG1 => B"0000000011111101",
      RXPI_LPM => '0',
      RXPI_SEL_LC => B"00",
      RXPI_STARTCODE => B"00",
      RXPI_VREFSEL => '0',
      RXPMACLK_SEL => "DATA",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXPRBS_LINKACQ_CNT => 15,
      RXREFCLKDIV2_SEL => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RXSYNC_MULTILANE => '0',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '1',
      RX_AFE_CM_EN => '0',
      RX_BIAS_CFG0 => X"1554",
      RX_BUFFER_CFG => B"000000",
      RX_CAPFF_SARC_ENB => '0',
      RX_CLK25_DIV => 7,
      RX_CLKMUX_EN => '1',
      RX_CLK_SLIP_OVRD => B"00000",
      RX_CM_BUF_CFG => B"1010",
      RX_CM_BUF_PD => '0',
      RX_CM_SEL => 3,
      RX_CM_TRIM => 10,
      RX_CTLE3_LPF => B"11111111",
      RX_DATA_WIDTH => 20,
      RX_DDI_SEL => B"000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DEGEN_CTRL => B"011",
      RX_DFELPM_CFG0 => 6,
      RX_DFELPM_CFG1 => '1',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG0 => B"10",
      RX_DFE_AGC_CFG1 => 4,
      RX_DFE_KL_LPM_KH_CFG0 => 1,
      RX_DFE_KL_LPM_KH_CFG1 => 4,
      RX_DFE_KL_LPM_KL_CFG0 => B"01",
      RX_DFE_KL_LPM_KL_CFG1 => 4,
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_DIV2_MODE_B => '0',
      RX_DIVRESET_TIME => B"00001",
      RX_EN_CTLE_RCAL_B => '0',
      RX_EN_HI_LR => '1',
      RX_EXT_RL_CTRL => B"000000000",
      RX_EYESCAN_VS_CODE => B"0000000",
      RX_EYESCAN_VS_NEG_DIR => '0',
      RX_EYESCAN_VS_RANGE => B"00",
      RX_EYESCAN_VS_UT_SIGN => '0',
      RX_FABINT_USRCLK_FLOP => '0',
      RX_INT_DATAWIDTH => 0,
      RX_PMA_POWER_SAVE => '0',
      RX_PMA_RSV0 => X"0000",
      RX_PROGDIV_CFG => 0.000000,
      RX_PROGDIV_RATE => X"0001",
      RX_RESLOAD_CTRL => B"0000",
      RX_RESLOAD_OVRD => '0',
      RX_SAMPLE_PERIOD => B"111",
      RX_SIG_VALID_DLY => 11,
      RX_SUM_DFETAPREP_EN => '0',
      RX_SUM_IREF_TUNE => B"0100",
      RX_SUM_RESLOAD_CTRL => B"0011",
      RX_SUM_VCMTUNE => B"0110",
      RX_SUM_VCM_OVWR => '0',
      RX_SUM_VREF_TUNE => B"100",
      RX_TUNE_AFE_OS => B"00",
      RX_VREG_CTRL => B"101",
      RX_VREG_PDB => '1',
      RX_WIDEMODE_CDR => B"00",
      RX_WIDEMODE_CDR_GEN3 => B"00",
      RX_WIDEMODE_CDR_GEN4 => B"01",
      RX_XCLK_SEL => "RXDES",
      RX_XMODE_SEL => '0',
      SAMPLE_CLK_PHASE => '0',
      SAS_12G_MODE => '0',
      SATA_BURST_SEQ_LEN => B"1111",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_DEVICE => "ULTRASCALE_PLUS",
      SIM_MODE => "FAST",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "Z",
      SRSTMODE => '0',
      TAPDLY_SET_TX => B"00",
      TEMPERATURE_PAR => B"0010",
      TERM_RCAL_CFG => B"100001000010001",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV0 => X"00",
      TST_RSV1 => X"00",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"8010",
      TXDLY_LCFG => X"0030",
      TXDRVBIAS_N => B"1010",
      TXFIFO_ADDR_CFG => "LOW",
      TXGBOX_FIFO_INIT_RD_ADDR => 4,
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 4,
      TXPCSRESET_TIME => B"00011",
      TXPHDLY_CFG0 => X"6070",
      TXPHDLY_CFG1 => X"000F",
      TXPH_CFG => X"0723",
      TXPH_CFG2 => X"0000",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG => X"03DF",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '1',
      TXPI_CFG4 => '1',
      TXPI_CFG5 => B"000",
      TXPI_GRAY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_LPM => '0',
      TXPI_PPM => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"001",
      TXPI_VREFSEL => '0',
      TXPMARESET_TIME => B"00011",
      TXREFCLKDIV2_SEL => '0',
      TXSYNC_MULTILANE => '0',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 7,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 20,
      TX_DCC_LOOP_RST_CFG => X"0004",
      TX_DEEMPH0 => B"000000",
      TX_DEEMPH1 => B"000000",
      TX_DEEMPH2 => B"000000",
      TX_DEEMPH3 => B"000000",
      TX_DIVRESET_TIME => B"00001",
      TX_DRIVE_MODE => "DIRECT",
      TX_DRVMUX_CTRL => 2,
      TX_EIDLE_ASSERT_DELAY => B"100",
      TX_EIDLE_DEASSERT_DELAY => B"011",
      TX_FABINT_USRCLK_FLOP => '0',
      TX_FIFO_BYP_EN => '0',
      TX_IDLE_DATA_ZERO => '0',
      TX_INT_DATAWIDTH => 0,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1011111",
      TX_MARGIN_FULL_1 => B"1011110",
      TX_MARGIN_FULL_2 => B"1011100",
      TX_MARGIN_FULL_3 => B"1011010",
      TX_MARGIN_FULL_4 => B"1011000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000101",
      TX_MARGIN_LOW_2 => B"1000011",
      TX_MARGIN_LOW_3 => B"1000010",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PHICAL_CFG0 => X"0000",
      TX_PHICAL_CFG1 => X"7E00",
      TX_PHICAL_CFG2 => X"0201",
      TX_PI_BIASSET => 0,
      TX_PI_IBIAS_MID => B"00",
      TX_PMADATA_OPT => '0',
      TX_PMA_POWER_SAVE => '0',
      TX_PMA_RSV0 => X"0008",
      TX_PREDRV_CTRL => 2,
      TX_PROGCLK_SEL => "CPLL",
      TX_PROGDIV_CFG => 20.000000,
      TX_PROGDIV_RATE => X"0001",
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => B"00" & X"032",
      TX_RXDETECT_REF => 4,
      TX_SAMPLE_PERIOD => B"111",
      TX_SARC_LPBK_ENB => '0',
      TX_SW_MEAS => B"00",
      TX_VREG_CTRL => B"000",
      TX_VREG_PDB => '0',
      TX_VREG_VREFSEL => B"00",
      TX_XCLK_SEL => "TXOUT",
      USB_BOTH_BURST_IDLE => '0',
      USB_BURSTMAX_U3WAKE => B"1111111",
      USB_BURSTMIN_U3WAKE => B"1100011",
      USB_CLK_COR_EQ_EN => '0',
      USB_EXT_CNTL => '1',
      USB_IDLEMAX_POLLING => B"1010111011",
      USB_IDLEMIN_POLLING => B"0100101011",
      USB_LFPSPING_BURST => B"000000101",
      USB_LFPSPOLLING_BURST => B"000110001",
      USB_LFPSPOLLING_IDLE_MS => B"000000100",
      USB_LFPSU1EXIT_BURST => B"000011101",
      USB_LFPSU2LPEXIT_BURST_MS => B"001100011",
      USB_LFPSU3WAKE_BURST_MS => B"111110011",
      USB_LFPS_TPERIOD => B"0011",
      USB_LFPS_TPERIOD_ACCURATE => '1',
      USB_MODE => '0',
      USB_PCIE_ERR_REP_DIS => '0',
      USB_PING_SATA_MAX_INIT => 21,
      USB_PING_SATA_MIN_INIT => 12,
      USB_POLL_SATA_MAX_BURST => 8,
      USB_POLL_SATA_MIN_BURST => 4,
      USB_RAW_ELEC => '0',
      USB_RXIDLE_P0_CTRL => '1',
      USB_TXIDLE_TUNE_ENABLE => '1',
      USB_U1_SATA_MAX_WAKE => 7,
      USB_U1_SATA_MIN_WAKE => 4,
      USB_U2_SAS_MAX_COM => 64,
      USB_U2_SAS_MIN_COM => 36,
      USE_PCS_CLK_PHASE_SEL => '0',
      Y_ALL_MODE => '0'
    )
        port map (
      BUFGTCE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_0\,
      BUFGTCEMASK(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_317\,
      BUFGTCEMASK(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_318\,
      BUFGTCEMASK(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_319\,
      BUFGTDIV(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_372\,
      BUFGTDIV(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_373\,
      BUFGTDIV(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_374\,
      BUFGTDIV(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_375\,
      BUFGTDIV(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_376\,
      BUFGTDIV(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_377\,
      BUFGTDIV(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_378\,
      BUFGTDIV(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_379\,
      BUFGTDIV(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_380\,
      BUFGTRESET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_1\,
      BUFGTRSTMASK(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_320\,
      BUFGTRSTMASK(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_321\,
      BUFGTRSTMASK(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_322\,
      CDRSTEPDIR => '0',
      CDRSTEPSQ => '0',
      CDRSTEPSX => '0',
      CFGRESET => '0',
      CLKRSVD0 => '0',
      CLKRSVD1 => '0',
      CPLLFBCLKLOST => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_2\,
      CPLLFREQLOCK => '0',
      CPLLLOCK => in0,
      CPLLLOCKDETCLK => '0',
      CPLLLOCKEN => '1',
      CPLLPD => i_in_meta_reg,
      CPLLREFCLKLOST => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_4\,
      CPLLREFCLKSEL(2 downto 0) => B"001",
      CPLLRESET => i_in_meta_reg_0,
      DMONFIFORESET => '0',
      DMONITORCLK => '0',
      DMONITOROUT(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_207\,
      DMONITOROUT(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_208\,
      DMONITOROUT(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_209\,
      DMONITOROUT(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_210\,
      DMONITOROUT(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_211\,
      DMONITOROUT(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_212\,
      DMONITOROUT(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_213\,
      DMONITOROUT(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_214\,
      DMONITOROUT(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_215\,
      DMONITOROUT(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_216\,
      DMONITOROUT(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_217\,
      DMONITOROUT(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_218\,
      DMONITOROUT(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_219\,
      DMONITOROUT(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_220\,
      DMONITOROUT(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_221\,
      DMONITOROUT(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_222\,
      DMONITOROUTCLK => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_5\,
      DRPADDR(9 downto 8) => B"00",
      DRPADDR(7 downto 1) => i_in_meta_reg_2(6 downto 0),
      DRPADDR(0) => i_in_meta_reg_2(5),
      DRPCLK => drpclk_in(0),
      DRPDI(15 downto 0) => Q(15 downto 0),
      DRPDO(15 downto 0) => D(15 downto 0),
      DRPEN => DEN_O,
      DRPRDY => \gen_gtwizard_gthe4.drprdy_int\,
      DRPRST => '0',
      DRPWE => DWE_O,
      EYESCANDATAERROR => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_7\,
      EYESCANRESET => '0',
      EYESCANTRIGGER => '0',
      FREQOS => '0',
      GTGREFCLK => '0',
      GTHRXN => gthrxn_in(0),
      GTHRXP => gthrxp_in(0),
      GTHTXN => gthtxn_out(0),
      GTHTXP => gthtxp_out(0),
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTPOWERGOOD => \^gen_gtwizard_gthe4.gtpowergood_int\,
      GTREFCLK0 => gtrefclk0_in(0),
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_11\,
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      GTRXRESETSEL => '0',
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => \gen_gtwizard_gthe4.gttxreset_int\,
      GTTXRESETSEL => '0',
      INCPCTRL => '0',
      LOOPBACK(2 downto 0) => B"000",
      PCIEEQRXEQADAPTDONE => '0',
      PCIERATEGEN3 => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_12\,
      PCIERATEIDLE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_13\,
      PCIERATEQPLLPD(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_303\,
      PCIERATEQPLLPD(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_304\,
      PCIERATEQPLLRESET(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_305\,
      PCIERATEQPLLRESET(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_306\,
      PCIERSTIDLE => '0',
      PCIERSTTXSYNCSTART => '0',
      PCIESYNCTXSYNCDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_14\,
      PCIEUSERGEN3RDY => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_15\,
      PCIEUSERPHYSTATUSRST => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_16\,
      PCIEUSERRATEDONE => '0',
      PCIEUSERRATESTART => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_17\,
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDOUT(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_239\,
      PCSRSVDOUT(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_240\,
      PCSRSVDOUT(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_241\,
      PCSRSVDOUT(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_242\,
      PCSRSVDOUT(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_243\,
      PCSRSVDOUT(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_244\,
      PCSRSVDOUT(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_245\,
      PCSRSVDOUT(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_246\,
      PCSRSVDOUT(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_247\,
      PCSRSVDOUT(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_248\,
      PCSRSVDOUT(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_249\,
      PCSRSVDOUT(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_250\,
      PCSRSVDOUT(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_251\,
      PCSRSVDOUT(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_252\,
      PCSRSVDOUT(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_253\,
      PCSRSVDOUT(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_254\,
      PHYSTATUS => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_18\,
      PINRSRVDAS(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_255\,
      PINRSRVDAS(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_256\,
      PINRSRVDAS(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_257\,
      PINRSRVDAS(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_258\,
      PINRSRVDAS(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_259\,
      PINRSRVDAS(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_260\,
      PINRSRVDAS(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_261\,
      PINRSRVDAS(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_262\,
      PINRSRVDAS(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_263\,
      PINRSRVDAS(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_264\,
      PINRSRVDAS(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_265\,
      PINRSRVDAS(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_266\,
      PINRSRVDAS(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_267\,
      PINRSRVDAS(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_268\,
      PINRSRVDAS(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_269\,
      PINRSRVDAS(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_270\,
      POWERPRESENT => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_19\,
      QPLL0CLK => '0',
      QPLL0FREQLOCK => '0',
      QPLL0REFCLK => '0',
      QPLL1CLK => '0',
      QPLL1FREQLOCK => '0',
      QPLL1REFCLK => '0',
      RESETEXCEPTION => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_20\,
      RESETOVRD => '0',
      RX8B10BEN => '1',
      RXAFECFOKEN => '1',
      RXBUFRESET => '0',
      RXBUFSTATUS(2) => rxbufstatus_out(0),
      RXBUFSTATUS(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_324\,
      RXBUFSTATUS(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_325\,
      RXBYTEISALIGNED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_21\,
      RXBYTEREALIGN => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_22\,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => rxcdrlock_out(0),
      RXCDROVRDEN => '0',
      RXCDRPHDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_24\,
      RXCDRRESET => '0',
      RXCHANBONDSEQ => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_25\,
      RXCHANISALIGNED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_26\,
      RXCHANREALIGN => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_27\,
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_329\,
      RXCHBONDO(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_330\,
      RXCHBONDO(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_331\,
      RXCHBONDO(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_332\,
      RXCHBONDO(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_333\,
      RXCHBONDSLAVE => '0',
      RXCKCALDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_28\,
      RXCKCALRESET => '0',
      RXCKCALSTART(6 downto 0) => B"0000000",
      RXCLKCORCNT(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      RXCOMINITDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_29\,
      RXCOMMADET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_30\,
      RXCOMMADETEN => '1',
      RXCOMSASDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_31\,
      RXCOMWAKEDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_32\,
      RXCTRL0(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_271\,
      RXCTRL0(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_272\,
      RXCTRL0(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_273\,
      RXCTRL0(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_274\,
      RXCTRL0(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_275\,
      RXCTRL0(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_276\,
      RXCTRL0(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_277\,
      RXCTRL0(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_278\,
      RXCTRL0(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_279\,
      RXCTRL0(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_280\,
      RXCTRL0(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_281\,
      RXCTRL0(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_282\,
      RXCTRL0(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_283\,
      RXCTRL0(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_284\,
      RXCTRL0(1 downto 0) => rxctrl0_out(1 downto 0),
      RXCTRL1(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_287\,
      RXCTRL1(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_288\,
      RXCTRL1(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_289\,
      RXCTRL1(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_290\,
      RXCTRL1(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_291\,
      RXCTRL1(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_292\,
      RXCTRL1(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_293\,
      RXCTRL1(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_294\,
      RXCTRL1(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_295\,
      RXCTRL1(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_296\,
      RXCTRL1(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_297\,
      RXCTRL1(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_298\,
      RXCTRL1(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_299\,
      RXCTRL1(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_300\,
      RXCTRL1(1 downto 0) => rxctrl1_out(1 downto 0),
      RXCTRL2(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_340\,
      RXCTRL2(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_341\,
      RXCTRL2(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_342\,
      RXCTRL2(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_343\,
      RXCTRL2(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_344\,
      RXCTRL2(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_345\,
      RXCTRL2(1 downto 0) => rxctrl2_out(1 downto 0),
      RXCTRL3(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_348\,
      RXCTRL3(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_349\,
      RXCTRL3(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_350\,
      RXCTRL3(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_351\,
      RXCTRL3(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_352\,
      RXCTRL3(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_353\,
      RXCTRL3(1 downto 0) => rxctrl3_out(1 downto 0),
      RXDATA(127) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_79\,
      RXDATA(126) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_80\,
      RXDATA(125) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_81\,
      RXDATA(124) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_82\,
      RXDATA(123) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_83\,
      RXDATA(122) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_84\,
      RXDATA(121) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_85\,
      RXDATA(120) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_86\,
      RXDATA(119) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_87\,
      RXDATA(118) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_88\,
      RXDATA(117) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_89\,
      RXDATA(116) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_90\,
      RXDATA(115) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_91\,
      RXDATA(114) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_92\,
      RXDATA(113) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_93\,
      RXDATA(112) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_94\,
      RXDATA(111) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_95\,
      RXDATA(110) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_96\,
      RXDATA(109) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_97\,
      RXDATA(108) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_98\,
      RXDATA(107) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_99\,
      RXDATA(106) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_100\,
      RXDATA(105) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_101\,
      RXDATA(104) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_102\,
      RXDATA(103) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_103\,
      RXDATA(102) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_104\,
      RXDATA(101) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_105\,
      RXDATA(100) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_106\,
      RXDATA(99) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_107\,
      RXDATA(98) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_108\,
      RXDATA(97) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_109\,
      RXDATA(96) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_110\,
      RXDATA(95) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_111\,
      RXDATA(94) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_112\,
      RXDATA(93) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_113\,
      RXDATA(92) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_114\,
      RXDATA(91) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_115\,
      RXDATA(90) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_116\,
      RXDATA(89) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_117\,
      RXDATA(88) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_118\,
      RXDATA(87) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_119\,
      RXDATA(86) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_120\,
      RXDATA(85) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_121\,
      RXDATA(84) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_122\,
      RXDATA(83) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_123\,
      RXDATA(82) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_124\,
      RXDATA(81) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_125\,
      RXDATA(80) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_126\,
      RXDATA(79) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_127\,
      RXDATA(78) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_128\,
      RXDATA(77) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_129\,
      RXDATA(76) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_130\,
      RXDATA(75) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_131\,
      RXDATA(74) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_132\,
      RXDATA(73) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_133\,
      RXDATA(72) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_134\,
      RXDATA(71) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_135\,
      RXDATA(70) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_136\,
      RXDATA(69) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_137\,
      RXDATA(68) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_138\,
      RXDATA(67) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_139\,
      RXDATA(66) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_140\,
      RXDATA(65) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_141\,
      RXDATA(64) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_142\,
      RXDATA(63) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_143\,
      RXDATA(62) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_144\,
      RXDATA(61) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_145\,
      RXDATA(60) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_146\,
      RXDATA(59) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_147\,
      RXDATA(58) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_148\,
      RXDATA(57) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_149\,
      RXDATA(56) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_150\,
      RXDATA(55) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_151\,
      RXDATA(54) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_152\,
      RXDATA(53) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_153\,
      RXDATA(52) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_154\,
      RXDATA(51) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_155\,
      RXDATA(50) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_156\,
      RXDATA(49) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_157\,
      RXDATA(48) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_158\,
      RXDATA(47) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_159\,
      RXDATA(46) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_160\,
      RXDATA(45) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_161\,
      RXDATA(44) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_162\,
      RXDATA(43) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_163\,
      RXDATA(42) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_164\,
      RXDATA(41) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_165\,
      RXDATA(40) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_166\,
      RXDATA(39) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_167\,
      RXDATA(38) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_168\,
      RXDATA(37) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_169\,
      RXDATA(36) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_170\,
      RXDATA(35) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_171\,
      RXDATA(34) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_172\,
      RXDATA(33) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_173\,
      RXDATA(32) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_174\,
      RXDATA(31) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_175\,
      RXDATA(30) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_176\,
      RXDATA(29) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_177\,
      RXDATA(28) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_178\,
      RXDATA(27) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_179\,
      RXDATA(26) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_180\,
      RXDATA(25) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_181\,
      RXDATA(24) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_182\,
      RXDATA(23) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_183\,
      RXDATA(22) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_184\,
      RXDATA(21) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_185\,
      RXDATA(20) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_186\,
      RXDATA(19) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_187\,
      RXDATA(18) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_188\,
      RXDATA(17) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_189\,
      RXDATA(16) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_190\,
      RXDATA(15 downto 0) => gtwiz_userdata_rx_out(15 downto 0),
      RXDATAEXTENDRSVD(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_356\,
      RXDATAEXTENDRSVD(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_357\,
      RXDATAEXTENDRSVD(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_358\,
      RXDATAEXTENDRSVD(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_359\,
      RXDATAEXTENDRSVD(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_360\,
      RXDATAEXTENDRSVD(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_361\,
      RXDATAEXTENDRSVD(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_362\,
      RXDATAEXTENDRSVD(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_363\,
      RXDATAVALID(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_309\,
      RXDATAVALID(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_310\,
      RXDFEAGCCTRL(1 downto 0) => B"01",
      RXDFEAGCHOLD => '0',
      RXDFEAGCOVRDEN => '0',
      RXDFECFOKFCNUM(3 downto 0) => B"1101",
      RXDFECFOKFEN => '0',
      RXDFECFOKFPULSE => '0',
      RXDFECFOKHOLD => '0',
      RXDFECFOKOVREN => '0',
      RXDFEKHHOLD => '0',
      RXDFEKHOVRDEN => '0',
      RXDFELFHOLD => '0',
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => '0',
      RXDFETAP10HOLD => '0',
      RXDFETAP10OVRDEN => '0',
      RXDFETAP11HOLD => '0',
      RXDFETAP11OVRDEN => '0',
      RXDFETAP12HOLD => '0',
      RXDFETAP12OVRDEN => '0',
      RXDFETAP13HOLD => '0',
      RXDFETAP13OVRDEN => '0',
      RXDFETAP14HOLD => '0',
      RXDFETAP14OVRDEN => '0',
      RXDFETAP15HOLD => '0',
      RXDFETAP15OVRDEN => '0',
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFETAP6HOLD => '0',
      RXDFETAP6OVRDEN => '0',
      RXDFETAP7HOLD => '0',
      RXDFETAP7OVRDEN => '0',
      RXDFETAP8HOLD => '0',
      RXDFETAP8OVRDEN => '0',
      RXDFETAP9HOLD => '0',
      RXDFETAP9OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEXYDEN => '1',
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_33\,
      RXELECIDLE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_34\,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXEQTRAINING => '0',
      RXGEARBOXSLIP => '0',
      RXHEADER(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_334\,
      RXHEADER(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_335\,
      RXHEADER(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_336\,
      RXHEADER(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_337\,
      RXHEADER(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_338\,
      RXHEADER(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_339\,
      RXHEADERVALID(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_311\,
      RXHEADERVALID(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_312\,
      RXLATCLK => '0',
      RXLFPSTRESETDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_35\,
      RXLFPSU2LPEXITDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_36\,
      RXLFPSU3WAKEDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_37\,
      RXLPMEN => '1',
      RXLPMGCHOLD => '0',
      RXLPMGCOVRDEN => '0',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXLPMOSHOLD => '0',
      RXLPMOSOVRDEN => '0',
      RXMCOMMAALIGNEN => rxmcommaalignen_in(0),
      RXMONITOROUT(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_364\,
      RXMONITOROUT(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_365\,
      RXMONITOROUT(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_366\,
      RXMONITOROUT(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_367\,
      RXMONITOROUT(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_368\,
      RXMONITOROUT(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_369\,
      RXMONITOROUT(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_370\,
      RXMONITOROUT(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_371\,
      RXMONITORSEL(1 downto 0) => B"00",
      RXOOBRESET => '0',
      RXOSCALRESET => '0',
      RXOSHOLD => '0',
      RXOSINTDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_38\,
      RXOSINTSTARTED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_39\,
      RXOSINTSTROBEDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_40\,
      RXOSINTSTROBESTARTED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_41\,
      RXOSOVRDEN => '0',
      RXOUTCLK => \^rxoutclk_out\(0),
      RXOUTCLKFABRIC => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_43\,
      RXOUTCLKPCS => rxoutclkpcs_out(0),
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => rxmcommaalignen_in(0),
      RXPCSRESET => '0',
      RXPD(1) => RXPD(0),
      RXPD(0) => RXPD(0),
      RXPHALIGN => '0',
      RXPHALIGNDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_45\,
      RXPHALIGNEN => '0',
      RXPHALIGNERR => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_46\,
      RXPHDLYPD => '1',
      RXPHDLYRESET => '0',
      RXPHOVRDEN => '0',
      RXPLLCLKSEL(1 downto 0) => B"00",
      RXPMARESET => '0',
      RXPMARESETDONE => gtwiz_userclk_rx_active_out(0),
      RXPOLARITY => '0',
      RXPRBSCNTRESET => '0',
      RXPRBSERR => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_48\,
      RXPRBSLOCKED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_49\,
      RXPRBSSEL(3 downto 0) => B"0000",
      RXPRGDIVRESETDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_50\,
      RXPROGDIVRESET => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      RXQPIEN => '0',
      RXQPISENN => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_51\,
      RXQPISENP => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_52\,
      RXRATE(2 downto 1) => B"00",
      RXRATE(0) => RXRATE(0),
      RXRATEDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_53\,
      RXRATEMODE => RXRATE(0),
      RXRECCLKOUT => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_54\,
      RXRESETDONE => rxresetdone_out(0),
      RXSLIDE => '0',
      RXSLIDERDY => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_56\,
      RXSLIPDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_57\,
      RXSLIPOUTCLK => '0',
      RXSLIPOUTCLKRDY => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_58\,
      RXSLIPPMA => '0',
      RXSLIPPMARDY => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_59\,
      RXSTARTOFSEQ(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_313\,
      RXSTARTOFSEQ(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_314\,
      RXSTATUS(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_326\,
      RXSTATUS(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_327\,
      RXSTATUS(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_328\,
      RXSYNCALLIN => '0',
      RXSYNCDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_60\,
      RXSYNCIN => '0',
      RXSYNCMODE => '0',
      RXSYNCOUT => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_61\,
      RXSYSCLKSEL(1 downto 0) => B"00",
      RXTERMINATION => '0',
      RXUSERRDY => \gen_gtwizard_gthe4.rxuserrdy_int\,
      RXUSRCLK => rxusrclk_in(0),
      RXUSRCLK2 => rxusrclk_in(0),
      RXVALID => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_62\,
      SIGVALIDCLK => '0',
      TSTIN(19 downto 0) => B"00000000000000000000",
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '1',
      TXBUFSTATUS(1) => txbufstatus_out(0),
      TXBUFSTATUS(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_316\,
      TXCOMFINISH => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_63\,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXCTRL0(15 downto 2) => B"00000000000000",
      TXCTRL0(1 downto 0) => txctrl0_in(1 downto 0),
      TXCTRL1(15 downto 2) => B"00000000000000",
      TXCTRL1(1 downto 0) => txctrl1_in(1 downto 0),
      TXCTRL2(7 downto 2) => B"000000",
      TXCTRL2(1 downto 0) => txctrl2_in(1 downto 0),
      TXDATA(127 downto 16) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      TXDATA(15 downto 0) => gtwiz_userdata_tx_in(15 downto 0),
      TXDATAEXTENDRSVD(7 downto 0) => B"00000000",
      TXDCCDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_64\,
      TXDCCFORCESTART => '0',
      TXDCCRESET => '0',
      TXDEEMPH(1 downto 0) => B"00",
      TXDETECTRX => '0',
      TXDIFFCTRL(4 downto 0) => B"11000",
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_65\,
      TXDLYUPDOWN => '0',
      TXELECIDLE => txelecidle_in(0),
      TXHEADER(5 downto 0) => B"000000",
      TXINHIBIT => '0',
      TXLATCLK => '0',
      TXLFPSTRESET => '0',
      TXLFPSU2LPEXIT => '0',
      TXLFPSU3WAKE => '0',
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXMUXDCDEXHOLD => '0',
      TXMUXDCDORWREN => '0',
      TXONESZEROS => '0',
      TXOUTCLK => \^txoutclk_out\(0),
      TXOUTCLKFABRIC => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_67\,
      TXOUTCLKPCS => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_68\,
      TXOUTCLKSEL(2 downto 0) => i_in_meta_reg_1(2 downto 0),
      TXPCSRESET => '0',
      TXPD(1) => txelecidle_in(0),
      TXPD(0) => txelecidle_in(0),
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_69\,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '1',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_70\,
      TXPHOVRDEN => '0',
      TXPIPPMEN => '0',
      TXPIPPMOVRDEN => '0',
      TXPIPPMPD => '0',
      TXPIPPMSEL => '0',
      TXPIPPMSTEPSIZE(4 downto 0) => B"00000",
      TXPISOPD => '0',
      TXPLLCLKSEL(1 downto 0) => B"00",
      TXPMARESET => '0',
      TXPMARESETDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_71\,
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => B"00000",
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(3 downto 0) => B"0000",
      TXPRECURSOR(4 downto 0) => B"00000",
      TXPRGDIVRESETDONE => cpllpd_int_reg,
      TXPROGDIVRESET => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      TXQPIBIASEN => '0',
      TXQPISENN => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_73\,
      TXQPISENP => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_74\,
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_75\,
      TXRATEMODE => '0',
      TXRESETDONE => txresetdone_out(0),
      TXSEQUENCE(6 downto 0) => B"0000000",
      TXSWING => '0',
      TXSYNCALLIN => '0',
      TXSYNCDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_77\,
      TXSYNCIN => '0',
      TXSYNCMODE => '0',
      TXSYNCOUT => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_78\,
      TXSYSCLKSEL(1 downto 0) => B"00",
      TXUSERRDY => \gen_gtwizard_gthe4.txuserrdy_int\,
      TXUSRCLK => rxusrclk_in(0),
      TXUSRCLK2 => rxusrclk_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_delay_powergood is
  port (
    \out\ : out STD_LOGIC;
    RXPD : out STD_LOGIC_VECTOR ( 0 to 0 );
    RXRATE : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\ : in STD_LOGIC;
    rxpd_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_delay_powergood;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_delay_powergood is
  signal \gen_powergood_delay.int_pwr_on_fsm\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "no";
  signal \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.intclk_rrst_n_r\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of \gen_powergood_delay.intclk_rrst_n_r\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.intclk_rrst_n_r\ : signal is "no";
  signal \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.pwr_on_fsm\ : STD_LOGIC;
  attribute RTL_KEEP of \gen_powergood_delay.pwr_on_fsm\ : signal is "true";
  attribute async_reg of \gen_powergood_delay.pwr_on_fsm\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.pwr_on_fsm\ : signal is "no";
  signal \gen_powergood_delay.wait_cnt\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of \gen_powergood_delay.wait_cnt\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.wait_cnt\ : signal is "no";
  signal \gen_powergood_delay.wait_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.wait_cnt[8]_i_1_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.pwr_on_fsm_reg\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.pwr_on_fsm_reg\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.pwr_on_fsm_reg\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[4]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[5]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[5]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[5]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[6]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[6]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[6]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[7]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[7]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[7]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[8]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[8]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[8]\ : label is "no";
begin
  \out\ <= \gen_powergood_delay.pwr_on_fsm\;
\gen_powergood_delay.int_pwr_on_fsm_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gen_powergood_delay.int_pwr_on_fsm\,
      I1 => \gen_powergood_delay.wait_cnt\(7),
      O => \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0\
    );
\gen_powergood_delay.int_pwr_on_fsm_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => '1',
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0\,
      Q => \gen_powergood_delay.int_pwr_on_fsm\
    );
\gen_powergood_delay.intclk_rrst_n_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.int_pwr_on_fsm\,
      O => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => '1',
      Q => \gen_powergood_delay.intclk_rrst_n_r\(0)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(0),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(1)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(1),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(2)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(2),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(3)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(3),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(4)
    );
\gen_powergood_delay.pwr_on_fsm_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => '1',
      D => \gen_powergood_delay.int_pwr_on_fsm\,
      Q => \gen_powergood_delay.pwr_on_fsm\,
      R => '0'
    );
\gen_powergood_delay.wait_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \gen_powergood_delay.intclk_rrst_n_r\(4),
      I1 => \gen_powergood_delay.int_pwr_on_fsm\,
      O => \gen_powergood_delay.wait_cnt[0]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.intclk_rrst_n_r\(4),
      O => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.wait_cnt[0]_i_1_n_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(4),
      Q => \gen_powergood_delay.wait_cnt\(0),
      R => '0'
    );
\gen_powergood_delay.wait_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(0),
      Q => \gen_powergood_delay.wait_cnt\(1),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(1),
      Q => \gen_powergood_delay.wait_cnt\(2),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(2),
      Q => \gen_powergood_delay.wait_cnt\(3),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(3),
      Q => \gen_powergood_delay.wait_cnt\(4),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(4),
      Q => \gen_powergood_delay.wait_cnt\(5),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(5),
      Q => \gen_powergood_delay.wait_cnt\(6),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(6),
      Q => \gen_powergood_delay.wait_cnt\(7),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(7),
      Q => \gen_powergood_delay.wait_cnt\(8),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.pwr_on_fsm\,
      O => RXRATE(0)
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rxpd_in(0),
      I1 => \gen_powergood_delay.pwr_on_fsm\,
      O => RXPD(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer is
  port (
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_sync2_reg_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal \rst_in_out_i_1__0_n_0\ : STD_LOGIC;
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => '1',
      Q => rst_in_meta
    );
\rst_in_out_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_in_sync2_reg_0,
      O => \rst_in_out_i_1__0_n_0\
    );
rst_in_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_sync3,
      Q => gtwiz_reset_rx_done_out(0)
    );
rst_in_sync1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_meta,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_sync1,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_sync2,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_20 is
  port (
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_sync2_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_20 : entity is "gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_20 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_out_i_1_n_0 : STD_LOGIC;
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => '1',
      Q => rst_in_meta
    );
rst_in_out_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_in_sync2_reg_0,
      O => rst_in_out_i_1_n_0
    );
rst_in_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync3,
      Q => gtwiz_reset_tx_done_out(0)
    );
rst_in_sync1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_meta,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync1,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync2,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer is
  port (
    gtwiz_reset_all_sync : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_all_in(0),
      Q => gtwiz_reset_all_sync
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_14 is
  port (
    gtwiz_reset_rx_any_sync : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ : in STD_LOGIC;
    rst_in_out_reg_0 : in STD_LOGIC;
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_14 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_14 is
  signal gtwiz_reset_rx_any : STD_LOGIC;
  signal \^gtwiz_reset_rx_any_sync\ : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
  gtwiz_reset_rx_any_sync <= \^gtwiz_reset_rx_any_sync\;
pllreset_rx_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0010"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \^gtwiz_reset_rx_any_sync\,
      I4 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      O => \FSM_sequential_sm_reset_rx_reg[1]\
    );
rst_in_meta_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rst_in_out_reg_0,
      I1 => gtwiz_reset_rx_datapath_in(0),
      I2 => rst_in_out_reg_1,
      O => gtwiz_reset_rx_any
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_rx_any,
      Q => \^gtwiz_reset_rx_any_sync\
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_15 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_15 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_15 is
  signal rst_in0_0 : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
\rst_in_meta_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gtwiz_reset_rx_datapath_in(0),
      I1 => rst_in_out_reg_0,
      O => rst_in0_0
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in0_0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in0_0,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in0_0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in0_0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in0_0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_16 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_meta_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_16 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_16 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in_meta_reg_0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in_meta_reg_0,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_17 is
  port (
    gtwiz_reset_tx_any_sync : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[1]\ : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_17 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_17 is
  signal gtwiz_reset_tx_any : STD_LOGIC;
  signal \^gtwiz_reset_tx_any_sync\ : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
  gtwiz_reset_tx_any_sync <= \^gtwiz_reset_tx_any_sync\;
pllreset_tx_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0010"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \^gtwiz_reset_tx_any_sync\,
      I4 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      O => \FSM_sequential_sm_reset_tx_reg[1]\
    );
\rst_in_meta_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gtwiz_reset_tx_datapath_in(0),
      I1 => rst_in_out_reg_0,
      O => gtwiz_reset_tx_any
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_tx_any,
      Q => \^gtwiz_reset_tx_any_sync\
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_18 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_18 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_18 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_19 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_meta_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_19 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_19 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in_meta_reg_0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in_meta_reg_0,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_21 is
  port (
    rst_in_out_reg_0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_21 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_21 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in0,
      Q => rst_in_out_reg_0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_23 is
  port (
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_23 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_23 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => '1',
      Q => rst_in_meta
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => '1',
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => '1',
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => '1',
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_24 is
  port (
    cal_on_tx_reset_in_sync : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESET_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_24 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_24 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => RESET_IN,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => RESET_IN,
      Q => cal_on_tx_reset_in_sync
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => RESET_IN,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => RESET_IN,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => RESET_IN,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_31 is
  port (
    rst_in_out : out STD_LOGIC;
    txoutclkmon : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_31 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_31 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => '0',
      PRE => \out\,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_sync3,
      PRE => \out\,
      Q => rst_in_out
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_meta,
      PRE => \out\,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_sync1,
      PRE => \out\,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_sync2,
      PRE => \out\,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_clocking is
  port (
    gtrefclk_out : out STD_LOGIC;
    userclk2 : out STD_LOGIC;
    userclk : out STD_LOGIC;
    rxuserclk2 : out STD_LOGIC;
    gtrefclk_p : in STD_LOGIC;
    gtrefclk_n : in STD_LOGIC;
    txoutclk : in STD_LOGIC;
    rxoutclk : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_clocking;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_clocking is
  signal \<const1>\ : STD_LOGIC;
  signal GND_2 : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal NLW_ibufds_gtrefclk_ODIV2_UNCONNECTED : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of ibufds_gtrefclk : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of rxrecclk_bufg_inst : label is "MLO";
  attribute box_type of rxrecclk_bufg_inst : label is "PRIMITIVE";
  attribute OPT_MODIFIED of usrclk2_bufg_inst : label is "MLO";
  attribute box_type of usrclk2_bufg_inst : label is "PRIMITIVE";
  attribute OPT_MODIFIED of usrclk_bufg_inst : label is "MLO";
  attribute box_type of usrclk_bufg_inst : label is "PRIMITIVE";
begin
  \^lopt\ <= lopt_2;
  \^lopt_1\ <= lopt_3;
  \^lopt_2\ <= lopt_4;
  \^lopt_3\ <= lopt_5;
  lopt <= \<const1>\;
  lopt_1 <= GND_2;
GND_1: unisim.vcomponents.GND
     port map (
      G => GND_2
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
ibufds_gtrefclk: unisim.vcomponents.IBUFDS_GTE4
    generic map(
      REFCLK_EN_TX_PATH => '0',
      REFCLK_HROW_CK_SEL => B"00",
      REFCLK_ICNTL_RX => B"00"
    )
        port map (
      CEB => '0',
      I => gtrefclk_p,
      IB => gtrefclk_n,
      O => gtrefclk_out,
      ODIV2 => NLW_ibufds_gtrefclk_ODIV2_UNCONNECTED
    );
rxrecclk_bufg_inst: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt\,
      CEMASK => '0',
      CLR => \^lopt_1\,
      CLRMASK => '0',
      DIV(2 downto 0) => B"000",
      I => rxoutclk,
      O => rxuserclk2
    );
usrclk2_bufg_inst: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt_2\,
      CEMASK => '0',
      CLR => \^lopt_3\,
      CLRMASK => '0',
      DIV(2 downto 0) => B"000",
      I => txoutclk,
      O => userclk2
    );
usrclk_bufg_inst: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt_2\,
      CEMASK => '0',
      CLR => \^lopt_3\,
      CLRMASK => '0',
      DIV(2 downto 0) => B"001",
      I => txoutclk,
      O => userclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync is
  port (
    reset_out : out STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    gtwiz_reset_rx_done_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_rx_done_out(0),
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage1,
      PRE => gtwiz_reset_rx_done_out(0),
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage2,
      PRE => gtwiz_reset_rx_done_out(0),
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage3,
      PRE => gtwiz_reset_rx_done_out(0),
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage4,
      PRE => gtwiz_reset_rx_done_out(0),
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_0 is
  port (
    gtwiz_reset_rx_done_out_int_reg0 : out STD_LOGIC;
    reset_out : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_0 : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_0 is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  signal rxreset_int : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
begin
gtwiz_reset_rx_done_out_int_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rxreset_int,
      I1 => reset_out,
      O => gtwiz_reset_rx_done_out_int_reg0
    );
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => '0',
      PRE => SR(0),
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage1,
      PRE => SR(0),
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage2,
      PRE => SR(0),
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage3,
      PRE => SR(0),
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage4,
      PRE => SR(0),
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => rxreset_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_1 is
  port (
    gtwiz_reset_tx_done_out_int_reg0 : out STD_LOGIC;
    gtwiz_reset_tx_done_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    reset_sync5_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_1 : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_1 is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  signal txreset_int : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
begin
gtwiz_reset_tx_done_out_int_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => txreset_int,
      I1 => gtwiz_reset_tx_done_out(0),
      O => gtwiz_reset_tx_done_out_int_reg0
    );
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => '0',
      PRE => reset_sync5_0(0),
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage1,
      PRE => reset_sync5_0(0),
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage2,
      PRE => reset_sync5_0(0),
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage3,
      PRE => reset_sync5_0(0),
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage4,
      PRE => reset_sync5_0(0),
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => txreset_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_2 is
  port (
    reset_out : out STD_LOGIC;
    userclk2 : in STD_LOGIC;
    enablealign : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_2 : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_2 is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => '0',
      PRE => enablealign,
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage1,
      PRE => enablealign,
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage2,
      PRE => enablealign,
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage3,
      PRE => enablealign,
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage4,
      PRE => enablealign,
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_resets is
  port (
    pma_reset_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    reset : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_resets;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_resets is
  signal pma_reset_pipe : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg : string;
  attribute async_reg of pma_reset_pipe : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \pma_reset_pipe_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \pma_reset_pipe_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pma_reset_pipe_reg[1]\ : label is std.standard.true;
  attribute KEEP of \pma_reset_pipe_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pma_reset_pipe_reg[2]\ : label is std.standard.true;
  attribute KEEP of \pma_reset_pipe_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pma_reset_pipe_reg[3]\ : label is std.standard.true;
  attribute KEEP of \pma_reset_pipe_reg[3]\ : label is "yes";
begin
  pma_reset_out <= pma_reset_pipe(3);
\pma_reset_pipe_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => '0',
      PRE => reset,
      Q => pma_reset_pipe(0)
    );
\pma_reset_pipe_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => pma_reset_pipe(0),
      PRE => reset,
      Q => pma_reset_pipe(1)
    );
\pma_reset_pipe_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => pma_reset_pipe(1),
      PRE => reset,
      Q => pma_reset_pipe(2)
    );
\pma_reset_pipe_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => pma_reset_pipe(2),
      PRE => reset,
      Q => pma_reset_pipe(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_sync_block is
  port (
    resetdone : out STD_LOGIC;
    data_in : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_sync_block;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_sync_block is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => resetdone,
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
WrLPAmevOeee/HiaIGgPKffTsGjPw79Mvhb1LvIE3IQs20r9+LQOoFGpfUylEN1UW2O2frWdS04S
72SDyqvJ5A==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
C57Uh05FvDEJaXQ4H8lC5UbDO/jg7m+45NOtD4cM+eEYb3jcEPXS/mMv8e0ZOAe/mg7S5VXmkWr7
VEk0dR5AU4kxRj4XjFKlvVLZkhNdXiS3LQk/EziN2GSKJjjDKBkNHEfhYIGF1ZkOpC43O4yuYrxk
CIWTpVXywZi8wCaExe8=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lnTbrZfs2R120YpSyobtyskobEgxZSAlXnUQXw1gJpszgY/hqhzTy3v0ru7GipkY6qPoEcZwNnVX
iD7GpCBRhqKix8pqMugQ1kvNhkn1r2YRhmA6XHA0ry90LNrf+n9uqlf476IBJTLTd3uu4ZngV06I
QvBbiq8tjaP25el1krCHHl5rfNirhuwiDDOMI2E116k0hSU8spCYQ0rZ4zCPJqOKT+fAtz1I+L2I
7khRnsRzR+YQ1RpBojQPxfqkEiv3A1XZQAUu2jSrW9PWm/3IpjLtJkZmcI7pciYLWv6MsTfFOhxV
6plNRVK33O7OxS/zjPhtulkG1IT36qOdQJ/Taw==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
NYPBrFjA8rEwnRj94/W5n/OoJJ3VW9KspqmB8LGhkba5zTpRXGx5cP5VSAONdwboNqGe1cRhXJpS
mEHlKqR0glqNIxnLFETHEfkwnm/8dMDrYX6GKlEZVWbhg4uvlJIq7o63AhclqIqjyA+EUIWFI9av
c/Cg2WZkvMEk5Voduuli2eqGDoNjtmDUO4UdgeH75LdFY+E+U4xGGx2EjuMxwi6MtgMAzDD+P/gb
2nE3Cf73IZGJnwsh0ov4Y7OeTZ3lhbpUZqjEbOmWRvr+qHsDr7W/qKnJlzCwft/TK1nwPSkQvDoO
Sh4iuY6J4CC2wm95ser/gBAkQRbDLCyN6r+p6Q==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
l8u9KWR7K0iPE4cKBtlWMJgIHngboNXFVNkkmZ6xHn0dciEOTcoZJ47OzbolWOOFGMusDRe3wPtf
ExmCTLetP1a5jaZMnwKNMmVJqq0v1MCXmQo7CRSSvmjqubldjetWzfvokwLk6MZBAh7O+uM2lRVg
2JUh5JSpOyhotZWrrds=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
sS8d+5TDoy1zTTZMk5jun5fAGkESRFp8QMV8vg1sxwTYGe/MJptNpwEltS6HAqGJ0yAsHgTGiwbT
+PlF6ZE7GdA3glLDui13HfwGjVy0dNgtbTeWYb0FHGMjNDSJfT/IEaYDdKr1JpgrZJPIOQ7HrQF6
YMldqxFOawfLh/OhhNaa5tKLjc6+CsSrjpDc2xu/XL01G1T40M44u9ezedVs8kEEFbhhJoSZJr+R
Ylnota7Y4vr97XPxV540BG16z5uWCTfxzmtqjY0jRsdmMdWnhPVEemtBUdyBgpquhyWigLjIdd+m
9FytOvuiYqx/QxlsxkfK+SGt5NTbSf8tnbpcTg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jNC3g1ETgClEMyVRhJ9X1s0X3KSfCdTvdZ0hojJSjoINg4/IQZvPSTnm6KvDNN/9PD4ErCjmDDOV
7sMbtgU6WCbq/U9qhyKK/PWjXyTgOd32u9xnMP6sNlms5y7haCan/c0J3oVpTutiV6FVgEClXJfB
n6wb0JyxR6eXI1RBZNNu4xSis1Eylp63Pg2jds0dA3HV1PfmkSmZ2llTUpuUh9dt5hBDsgevFCqq
lEiJByppRy8Qv3L8bbNSl4LQSQfiGho07tKxnCrEOqJG7yd5jckcWNgwK4ONAZrBPYPjgPr/6etW
42E/gtZfx84l0bOSgB+lTAvbVJ/HXcEJ+ULNJQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
pTLqFXpPpE2wsvVFAPd6keg/FFvC68hyF9vLqKPMM2rj+6kUgPBCKgz90mreQi2fbuua+uvx6l++
PnxknxaYB9TXxHfRJsyoZX/lDaUDvlgNy3lgZ10JP/sGNlu8DMEiANoLx2Ohda9e4aq9Dcpr3IWp
CBAzAaUYSGBBZlIxhN0o1NGemu0bHisB4FMqqN144xTFb3G/ofll70V6WbXVqq4JSE85mg9m8Sny
Mylfwhg7XM4vQBhWx1WmUxD19oquKtZeWYm8xJ/0FtlO/dZW/v/IrTsBHO+g31Tuc4Yeq02xEa1c
lAadhPvCyPFXNR39xVwlTKf8TjWKchWjriUEHA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Mz18GBawyyJpgag5k/ejGuWP7010DXxbJmmL/KB398ON6rHGp/E040EN7rcmiOjYamjthKi+JJ2H
Tsnh2qF0B/TBwgXWQfN04JV3tPSOr334V4HruGr6OWUGQAHJKJsH0QNDci9vwkafL+ZLz1+0JhRU
Gw+LKI/lB6iQ5sxRT75gHKPtr4swUQdSkdcS9UFHulKsKMJPsSMMQnlVkHPnlvM3c5gHCbWM1V/+
GXVuzNWNhwqGZz8iUOKWTw2IVwb2FoqM8OcImKR2VhTloz8FFMN3uYbLd6PqzMrb/IOKBNzLq6ZA
HllfEYb6sxyvg7DpPdUkiMIe4F4KLLEgaFkhGw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 115136)
`protect data_block
RHx0295/lB9nZYWOxMgE55W2q2zQzPfJs8/sDhnnhmX/imWBxhFSa9YkZ5cwANCebFRFC7okISxw
HhUlR/MUubBoWXG9rVhhw72lbIdqU5FNGkHJuBOstFVajF/lvRNjhCIPgZPQGbQ7kRE688kZi0Fg
KO3S7ZBCVamjxmsQDRCPUctYXPkZRRO4Hi+R1ywhAEqNhGfdO/lzDkhnYXapf3AoGUWWUyQnvX1l
+2idYnKUxHNJzXADlORviN43dwLDJg8MY5JM2CaQBExf4DVMV3Lt/Z7rJjyZXbGD3C9h8Ttgcbtu
KBMKsyjD4SJNRjkGNjjxncA5d+4599Zpg/EhnaLH1ueb0n9vYy7XVloTjzyAPzAE3qzfHLx66hr3
EyIyO/erPZa2n37EHBghCKNJtFeZjIjNtfo7jGup0tK2iPeflilPjhWsqD2UhkBumVfTGLhHPjjQ
MEU+Ml8RZ1oXFpxcYBB/HsTZdtyT+/4Vri/9xSg1+PG3Awbrnqd8Bj+SOVhx1032Thq92UyQFvrM
ozX7qOO+5FGn7FrNwinF7sIMCz7X5K4XmvEpxP50pNabGzg2SmZo5L6tWVTHJpXlxAoHpvYZPDCW
x7OFPDLEcvFTenC5JpdIwgiBfhzMMTmzgWpVAfIID9gNuZuOuAS+g+LjtjqKBa5E8Zeo28twzr4V
C/Wef0pMFDFs0LSTG91rr7mmk83HhgjkmTN+K8jV/L5iCyoiVMlRzhQhEKtcruD7LcvTdK4eAyLM
fLgxvRMTCbLkGDO3wZ0eNaQZbEMZNH7TdDM1DLe44PE/gGemzTfHKtghzHWAP/in4wvMUXD+Mlss
xgH5mAXOtkqnXvXISxmxJ3hYoxtsAa5jMEnBAIl7hX1XfXW0osjXkfKrG9n5Q4V8d6klOappEyFP
KlUkc2tpAeOMpE4dw2b5rLU82I4cJrwoOMX9QoRG1acocW45nT4V8v9s6Zu3ccg+bf7jFqISOSHq
klWVh37kKIL+Kck8uvQSTvrTRh/Mv6n6qpgi6TIjD8P/hCqnI589CV8K6L5pT0I8eyu4yFHviTcg
9EYGZgsuTv1XotNYd8HkJBp51bupVAzPIAK849Fd+JvQWKaaJoKtJECfwglgNhTLX7E+KuB/RZ2t
sqnyMnFvBZRbzgikY3JsJ8CuVTJzBuviRykqenajW1wM4HfBxqPEPpxfJD1Di1B0WBIkuFQSBqci
23TUHajQQX92xlWDIPnsYL/kjo4f+ULIpgg2rGPIsHYhxf7ZBbjpMsIjnBUuPZo4bovmiycWs31c
BX7zhkTB7MzHbL4ICQXU9WWYR9vtVdJiZ8fMLS57GIGdpslKmShVNOuiXMY6TcGKEmzOafcSLW8B
TxytHrJxsHMH6FzVgpiCqTXU555YMCnxbCCRLB16o1O3YM8hYlJmh1rkyfJWy0D1Mf4qfASNVKLR
hrk9ZJKrXlzx4QvgF9LtMOU3Udp0zcHGw210ZATKhEdZQXOoiVv1zDUHauaFhbw/cXrkHRoRzIx/
lvnMD8FK+jShWWJSFML27IQoYO/rRpbIROGvKpegdtlO5DkCGbtELQCUWSKtkrpEVPIoJKUoFfrg
Ew4JvMp96dbe8NnpAIJaGu4sRWmz2xW5wAcnAzfBAXLVrPw/d0AT/Q76xreUSHkNddru/2DYpKES
ZQcaCQuPS1wtzEndsIkEh/2Yosnv7Q3zdhiaKpbEu20mMQYKv3afqBESK1MyKkRHACFlEqMxmEcy
pVu0c/faAjkbUCuUvLXgVdfF/iUeY++OHoZFI/CrGp3/jvBzbYetpIU7zcLts745z1E5PHV5jJFz
wqBm1aoZjv1wzlONqe3jXIGB39FzMyZDa1Vo1g5hnipLMIvhBcUQktMhLQFf/4jxVnfDnDBrUBsg
r6U6j6nZKBgXox68L6KKRltPqDQVXDYO9gExqBc9hOWqVQ+WZyKuOptZx4OuoxV6b7mWINTmj8Gm
sS3wmCMkvJybMbmdqldHIizrKZrF/xxJU7HrrJmxCnbbe6DBomvFNE4e2oJSMdWoO4R+H9oon7JB
ojgVkOhsluNt3n2ZniSeTL2o7yKMP2tr9Z7fUlxOd52KXroegwiOiq1EZNWb7ees5Rld21Tj9WAh
8Fnm8Nf5dRcsOa5VAgd8auS19eFQRIqGXL+vpWldov1JBovjEz+opu6QJ50wl6g+nVfjhuytOIuw
yfjqjgLGtRw3fTU3W8pSiEPU+EijHwaH5N+UWeoio38cv5LLm4ZgGS1cFSvE9eqCw/G3cslKV5aT
uzuWvklnYOW66eA7Ei+6KMJNnCEfuZAsE6ppXj49Kro5Slu/9ad8nxkXmoO9qM0bP7u2jl8Tj2g/
YMmqan/F/YZrGsb8u2VorNe0Vd+ElqEvhUksdt1MNXcYWv9BSiGW3NPBzTM624rQ7zX0ggdOb5U0
pfxt49Mv4rRmW+b8Bfzb4NoA0EHhvercGK45nej2BqFTCoEFs61P7aTN2+oouSNyNxWvjKStd3A/
Cyb6cUptUr2geGXo9XI9zTmaTIWnZ/a6vZQOa7fgbV5Joon4gapUim2KyyaHjuE+mm3Nk0I5P+Bc
DCR3FRyMd6aeeX2jka8ekaxovi8PqtF0Kb6m5h6SIlTg1iTn1Iw7QSFClDikI1WdSRHzPJkjhupJ
/4temEPtISh3G6ditMvMKr9GEKSn5jSPqMvtunWDbQPkACDmU4dizhA/6HrxGRIOOyiv0J6Ne4br
W4djuXfQWueCVfDYWnGPac5g3u6jlpxg8VWoHuUZ+tI+my+AkhK3u3p4lxbsY4FNoFg+yMpkmzBV
n+eNLJZSxlnmh2kcZW97Dyv1M9+U3tBM+i0N3OQV5IDdTZNxx/w9aVzI0YUeXAkHcwiRZYSkGij/
0Bv/dm8ynY03FhlVjaCI45qT1qezAmLGzOgLBk52nBbwxVJr27sb/aojQVyDy4lD65ylp8ykViR5
IDgOzLNrcEvBdKne678yGBhmxRMBh9r5n2JLHHrinvVLXrVWvVqc2O4lbZmhML8MeVgfF6AhicTt
rS1RaQiS1dGBrUu8oSDYzN8SWQ0VwVRWTfz8jHoyYWW1UNDoCrdlXgEOYXSk2cmSHoeH0MdbWbgG
AWVVOCecSf5nYXizmKO/+oQk/CdvUowxfSUi/n2O8LW11TjlFiS7j8qp0rlGY6wnJVCPnqkjkPNr
Ip/7y/ZOLhhPRdK3wOlKjE1lgLYqVerxaRNhML+xkLy5mUz8nxC27jetLtyJGPN6/ePdDdjFrDyu
wp1UD85Gq9DbmDnaldPapXDpXqiAqKRMTvQhtXk2ZE4deNyCUrv8cLmUUwrjihyvKi9FQRSw/VIJ
wSpl1Hg8OXnFP/pSRxc+TQjT3ZUpMiyzI9Lhzuw65dufi2H6BvJ0VN3fmuk6N1K1zrbq2nfi7+1Q
ycI/FY6X/4FFENaWxlWu0nFSq+/U5jtRPAlcB5QMlS5+C7TXborcDZffpd02fr5GIKWeuaaS0gDr
JmqkukoNLY+ksu61lWXU6PC9UiMYk1S7/MEEMiVZwPCEoSZTXb7YHt9T3bbmQwBM4xlsUZl7mKUV
xcbh1JlEOAl7fN3c1KMXnuVMBWsnC3ktvMcIayGH8KAZIqx9FsjJg5imJmdeZTBYH+ByHWKT9qwS
A+cC3raSvmMlQVZvkHpxFpSAfgPR1kVly4od7f+yLQIycB9dOVht7lVmQIs3id4WS1GW+A/rwUeB
eD00VnLH7/4WIJSFZiWjuYn0iWXnfMFigUwiGT2gHYkowk0gKTRmPwjL9bwHR4OeAPuLdFRMw/Nb
hOrp1u+sdhzekF4o+aSZz6TYCIeUQ4f/bZ58I9xAXVYK6J0NzzgrwGlY0T0iO/bqmXtnkhuJROzw
AkgIAxUhrTchQ3OgHddPIsZX0JswR0V6WX/Eq65wfr6Ns2/Sj30SHVG9r1rI+BheodbHWruIeuq7
vp6ou1zsPki7Sf3kElgIfvVgs/Xi9G9qcNr9h9Jf3wugoEfeO6esUyFImIWscoqQooiRniuj03k0
igwJ9yJRxr44eTTMM8EKFgmS5zng1SCrHZnLhPXFZIkLVvp3jgPK/RVKB3CD1JCfBS5/OWNkgGPj
b23v+P028DEsm0P0WYAPOOUDxX2gB+uzXZxxrbSsfxyADpNSvSI1fzmCPJD2KmGOhJ0WqIPV2YNS
9gO0AHukOWjOMs/YvKS3KdZH/f4Hg5VFgnAFKgtUsWJZQF+CJZ58grWZDQ20k0XXeMdNdWX29wL0
Oyl4KwAL67pKQjohJfQRlYBJzmmFH0F1neHX1llFgCE3mwICWZNoxygqNWSWYqjExDfCKYFH4NCe
79ZBUByWgAmx7ZSS48Qtss2m1tXnwZZHn14C5qTNN6uJaFdJXFyRMr7gzU7VwJ382C3LacZOeVAs
xGqft9kojaa75tPgHrROltoYM+rg4+aRY161HtE8dnq6+QC1FJzu5UGzTfJqeEjXMPpO6MsMZzzl
wdPWw/3i4BYG4WC0O20lbpLk9hhP2Ra05ahDWOXxfKOELTfSmNG0RuEQM3EsovIKyUgMC9Yr0G+I
xFnkNEQ0aCwTBR3tVPrEFthzPBtJ09G8fqQekIJgEXP53bGW5KfoAz7tSiRBYi6YUJ2LrDsw7jfF
TEvjHgoI1lySaqa6W5FqGFH9G6fqaZfpwEtSC2l6zuc1ZZuV04QWqkvWZI6uTfmGNvFhhZiQTFJR
wi6r8wKaVxewptoxuqi21+PE4qTZIHA1yq3HHYhlgn8r2T8mO+DGkf5S/Y/oiTWT9ZyP4gNkXLfC
sLWfLQxrVcKO30nV8kfbB+o6ChKT2c2qa5Bpj1HxKx6IUDKGu8efbrQjx6gGKuh+QYb0Z1hQjG/P
D0rq2oWjMOwPCmCEYhkHIyKKD9J8IPIjDAZN1LgMcjd8YnodU2A5d0AvP9PcGwyHt150KqMbgbiX
F3Dx0NGPn9CEIAAVnEqkmcbvH6hKK9FXhEil/OwlXrLlkQlErWWtrKHSYBcNQhTZv2Ht7ecEUeNW
IDlJ7fDH1SGzBWuuBT/DLH+d3Kgp/bmoJz1KNtZN8Q5hAs///qL1rrF5EUE1pgTmX7MnYOVDB6TQ
N9CIxGCGoC5f+m3b9VY9trM/e4P2CY8HygPqAVB7Ba2tPH7SqfYgRWB71F06N75uXoFGSu4jc92O
wT6Vgq/Mh2xPJ9HebS8DjJWVsvWvA5GpBNnBxsZgQHNoVdXCVt76MGCoA9t1g1x5NVW94K3TB4XZ
TYXPWEyyNAupAh8ww/0qNDq9nqs9NhGktfYQG+8SMpdy+HXHOa3qTXlaV4fpKqbvE0BN3V8PtaW5
OhtY6mjGEZLCdBa3/1WySEzH3bYZhJDgwbFOpdZpXt0ADDgqh1LZ63PwxO3N91q7RRccNUiJaJxn
u2TEHc066Q96QA7c+M9FgCYN4fd/frSuLOXmvHtmf5i1qN9EGbd8OoxQIfqQUCFKX/blAfYZNgyN
CEmD+rxThG1hGLpAHpdy1SWDYRu1NYXp1jqiQcgdnKdK/rnK49/qWfywpJP42OTan1+HvuJtUNTt
oCNj6YNORwXK7gXiv6ubsY9O9PDwFZH1wBUaTz3mBkrwwdP9R5KrdRpiBWPt14Y03VywDTL0PhwK
bwiS37kR7ZRbMYRTZfaoucTVfr4Z67GFM2FDKsxgNItPc9TvaEV3ducj4qy0GcyHJ0aLo0gGWrJF
tsOx/q4jq6+abbXpDwNUhknAaj6vyKqPO2i01gxckWD1iXTDwNbdfI0+id3ju1xX3GNWm08E6gPN
/es0FRDmoQ0aimbmjuv4ArrGIj6r4/1c//DWAIXTHJ3FqpaHxTMk7ZiqXldxc19KH7AyVAbceekc
sfAv/Lmw6Ewv9IHWKIyNLh4wVxk1/g3h9GaC+onHHZHmQRlekWf2K0hjC5VsY4LWO0ggOD7UHRYm
xwkgjBd+ALFfKpxt/uWnhqoQ0lez9qmGS0LBGUQCkPQIkCu64TroM3UHRk53OI0iWcjipxo+s4iV
cgCHN5wCAh8PdzionyIoKmmhdXKhnvj3aep1wuYTJLq7NUd0IEQVb2CqHpGrOLpDfwFbe5yz6bCK
iKDbDCN8fu8a1UsH20Ha+KYSBJUgZSktbPy7cwPwU9FyEwThDOCSkRXUkBRD7viRi+YuQaxP2ViI
qow2W1V9oTcS/MdLKJYhrLv4lpDBYnKR3WHmqBTestJy4Zuh0i8Kqo9PL0bngavKqTNf0qlcIwCa
luiyAesDHFvI4ORkhdQqfwXiPdoL87bIW+ah5NwcixbzGMGrB+QvkHxil9eIytdHSzTnOz7WS8CU
Fl4swj9weLcKPl0hevQr6GIryo7Xiq7TNodkI9ISa8mNf0FNDcgVSKxb1MXLu0qTVLlwdQMUbJut
GRuXIC44LxhN8eRRRHqwLZjgVeuedSgpkS0RLJx0Pofrl/2/V0N73Zv/Ubw7aYbC1XsspUMDsGhc
Veh9FsizXk4oUcHXdTO1PYXM33DLAh6S6Dm70br0ZcglN7DazX2mg4AvL++S0SQDPuxdLqorRx0h
iTW1bWi/oQcj9ASRMsDtA9M5ghSnx6vqn0bzvSfo7TlItinxX8funBQINGGCfsPQSJyJk0FMqgOZ
w5bQt3e8pUh6pS6+qeLdIGehmJxhAoUjaRW9CXI9agxUHEAYXS2p9Fuj4cRBu2mJjlRLflFZW1n4
Vbwksarg08TQramHhab9+cVvikG7mCGNf3D3Ozgli2I28+Yb1ySjxTwp4+9VlQbZ0EvsLhiPNdLN
jv8lHcvt3Prs86EB54ivJKi4ywQOCNq1+wkYfrxeBI6IZqVZfad3O2zYkANXYlFHcagZAVTIqRSw
/akHNOEgJamDlYXLjxRRlVLUxN9xRuaFHm+9ska6y0MsnLc2n2z8TOxZtnnKu72i99YDAoQp/x8/
cW0vtg64wQtO8pt+Z6kG/fnitd2h/AX5NV8HAJPivc0GspYFNSB5/5tPnrekE+1JD7avnsHo7bDs
zVrPCiE6HXi17rZEGH/8VJIDLzUCK8x2cKVe7ro+9gMVmm9Yf1VYs4gKL6BToNSi2AWFuTxz6LoU
7bVd5aZ9eh6RMRH/jJbcMnsgAFYMzkVxYTv5TZGlI6F3u8UT15/Sjk300dBeEcOV8ZpkEUi9zgx1
ejtrGGBHn74Ud++1gvysbkkniVyKuSQyKY0+fgKgk3NUEei98SSDp/n+PKOYYAMnEbouFaArMu+r
K3GOWgB5xXvgTDIUHM0bZu9a45DrrR405e4gvKoyPJl+Ll8LQ5r0VbzPyNFE+TrLm42HLAcHFMDF
q0MDVN6HL5ycp8PNMkZC17pyE5JHiMYgXm1ahEWcjp1abJMGVfAjqu31ijKrBW8qt/GrbwPOwiGS
IlBYVsfOOte8Dqdvd4UMUvyZHf9DNPBqthrsiv1Ysc3F39qEHf03pcL1vkpmjMfmvrLwrrEqWgLq
Ig819ND7XID4ujsUgufqPc11pQqbMWH4QCiYItmZKS5AIDBtEFP5mSmuEv8Ig6CCR0Tmq0eIN75Z
QbtlJmJb8ADP9RNn3Gz8TjTaEpNVNnjF6w6k+QyLM1bUg0bv3uGH6F20xn9sSOeZRfS1ilTsj1h1
TnjXs/Cv4r7lep0fMjQRgk1WHd+MDwX+Y7A+jOELuWea36UAHMh08CTU0AvyvZzKbnnn2tR4VoKZ
TasOzazhJijgVAC4zFR6m3LHXDCS6taLm3dK4WxpuiMCFTwDxg14q/SLqDrnnCac+onBYXVyAssl
eAqtXNDvZtR4d4s9yLJ09/DHBf8bXpKiJmZvzQEGiRasJhRk+PTmMsXuCUjHTAmasMOdYXWuz4J9
kfzXooy2nmO1saoe9cu9j+XnLSzqQQR7cLd0GQItojKr0rzAmMk48l0O0PPcVLGcWGsmNso29cc5
UmSkqjk3w1W643DjawPyh0KvUw3g9n0VArBHaEvN9QoEnpkoQk1pWUigX/05HJeYLWdDC2xaE+gx
FaVNuu0oud1vQFTAmaaQiELBY8BEE5O8LcYP/bjKxYWEguWDq6vQaHRGY1NxOds1NzXjdkS2+6ug
QWf8PxzIFbRkkQ3/ZUIE1mH2qlgbC6QMYHfL9l/4NbUhN5QnZ06Yo8tvqf+KXXkh2aSJ/xQJmuFh
CdE9DPDM/KnT+G5J6DlULYOrghXdo6IDyEnyMnHBMCC3OnQlp4HHeYpzYuDAiw5/xCQ4USymHWwQ
l+OIYdVbcuYWWD5sViqjMq6JiyaIrfgYAXd10BzcHS3mc3MmQ5HhlS4WyhCJR24WrAcMs1LO5PA6
F53U9DPc4NP4E8yuURmZY1f/s3bQb+PxLFUp1S1x+q0DOu/TZUqMZytjNQ6LjFnOl/SnjFE1H1UM
d1VnkHz3QgapBtB8hxFeAUHFKGxxBHVdBJ1WDo8UllZSTqO5WIjxtTX18Zw1hkS6/Dd3ab0ss8bf
ZaIqi4g/jUHChS7zLxWUIuFWDMjlIuXWVxH2kr8dRxWxL7a+ZYZdN+7jTZIGlaCvsypKlCgUB5KN
/yitzi4yxc69WBTwItDSWWSEqj+85TAjQW64acdeyp7iP2fCHTmgU/wFurmrt+PyQv/g4d6RkjJs
thLRt/PeNqc83LmeSqBqYcAypH0Fu37oG/68qr/pJgiDsCI2Ag7mXkN0uyMhx6DXPg/5eU0bYbcL
VDpwQFgj7zZhForXMU7zrfeaGjXwm6bsl0g98nkRIyPfhZIEKVNb1GZN0QbekR83be4TSp1H/caW
IyaW3hJLC4fBeRmYLM3tDLZxshd9oUE5basOt+jNiwS6/8ifJICdb9AaR0kwG/E/1DXYL9aCdd1s
fz9Bwm+Voiu8kVRGolsH4P8dYD55V/bQF8y2I+mruThG1PNPp423STdYVtyGs4isqU39w1YoY3C9
1xJXQx4Uv//vWc0Nz12xhr8LvxX9/nX8wgWd0X5LwewBXv7KzO3rQ7fXaGgVSXfe5XTdlpZTL7Gv
99nDKLTITrJSMbt61HBnWNA7WHiD4tbo5wtDKMHjZNd9XqE/Zx6Y7DniGOJhcTL2aUv9OhrbAPWn
JSwXCkiDQg/H777Z+4PGk62F56z3JtYMtJDi8yZIoL28VXiBSgAqw/ckpnt75NNh4Ck9/bRPqG4T
eUkBfGFDz4lxJfCarZq47GwYXWeu/3/QU35fyqFSELsWm5fxN9xyv1zlhODAS48nC2YsZSEernVU
HG6zg3p/0j1z8fWcDK+C5L1WQyybFKwoboLCehCEorHQLrpEH+nf95Bar5Dp3y3y9rSopaKoypRa
WXxMQRdS4wxCqRHq0q6GMyEvF7ji3AmJfLTi7GPa7hML5TOVEiilrSC5Jje64hKm5BnEEkBUE+GC
c5ViTYDvWn+ywBvqM+pmw7y7SmuNUMUFBj0NFVvi4IPXlc+QagqvEO6ySQ/ahXnYzFQ7tYq5o6fB
ZFYr1xjFTgzf4hprePBLPZ9nGlPK/04rp+pF7UwgAQae5aKWb8ItuS482JZp+jrkWll6G8zsz8wV
W0NQotLrKSjcgaODO/kKXXqQRrLlBsjhhVm1QUDxCj0Q9kzcGp+A2Rz+CyUjK9/R3SVMmjYvYr7P
MF/g3aJv9AMF+NRcf5eE9chZ19XNNwEnIGVIDC6ZR/J7QwZ6D2Qru7iN+ufpPIftD5Ozh9kIsprL
pe5cNZJj1Jmf2RmgHLIVUgwjuxh7WRj4ds9//LXSkcP0R2HBCG2jb8hjr93h7XX10h0v6UcFfgOr
H/6AL5QJ2BB4MpkH2SfN2OUhn2WgWNNd37lsbtpvKEogs6HrSiSS5vtpCVxVqfTwxlMO9V62K55t
NxcaliJHdkcIRyL1DyOSNm6wU1TwBhSkBahjJ4YmDHJuBoOZeZ/z/S7P8l17imB9p5GJU1gepttY
ruO7CdWOBkqKkW5SN+44Z2ymZYNri/TA0yDmWfkp9rmv0VHZp6VOwy2dxv8acKAkzf4qvqE8XHUH
2SWuQK4z+wDcZnNoPRolOVwXcnpubNzeCJtNrAXQ1hYPFQ608XVMkDbBMCGPQarLLwzQK/VnB4yI
IBzreaNhonDCeTn0x0W6eKiYz10LJ0LS1/SYrhoKkQUo69/zjZHGka4IibH26dNsvLVwDJMk0k89
CTSXVYqWM3ofzzLmh5RENsv5CsehtBmjLzdS18C0tp0MkU96TE+Cmp75T4E/qkF2YUuBes9v8I8i
11FfZj06CQ7ind3m3S2fw46qd20JvlVuEtgfuVOKzqKG0v2P00a5Y5y2CI+hqlz1dKAHmgfdzkgZ
1P4nemh69qwaLUkY+KgcSVv7vsofxOxZRnXHRtpdJyKdX9f2FYI69XR+XfDlTXQdLp4B4USyaJPl
QENYxGqbu/locMEj/GRK9t0/iAxAz+fgq8jW37apGuB9datAZ0pA7wVrF88oSqLJDYwNUMVN+CPF
NUFCgVfZTUxHtDLITYcaQudhK+sQvbkg35zRMt/Oz9P7GJKF0icPDeRe6M5uBOB0+hRaGvuRMeer
tU5RuIMAi7SgdUy7foJ1P3Qyj542lEGmg2mEtFJ6v2QMMRRN7JaswxhYOAT9eH+LCM2eblUtY/f5
OPEsWj5Qdb9JiQ4yoB5NOzJIrvLi7sKn5vF2pqaQ4jUdRuAm+nCePcw4EWQfLpERkEgnD/lpaDRK
Ky/xvq7Yr7ysJ5Ysvhzc0egouOKDIZXp3iuUDlweN+U0hp+FdZ6PyvnhNbi63n9KmZS+Tmc7+ELv
Vn5Idsb40/xBt008pNxJoU6k1M8hgqqPWetIDa8oDEeC9JDHGEWDN2qnJ2P67hgYpHeMqmldmLoy
dRMnJLsl+ah0skQGhbitYvw4QLPBopkJH9HG1sRfjNbM4WjUH5ps+Y6EzBiqoTHjTdZIAvdFaDF9
PDgP9F0XdBbWJ5JKmCPmSPaN5T5KHaX9QwyWlzEnKUmm/FP1lTGASXTzzT0JDmIJH2ZiLFiIBI7k
Ef75mahDcly+wamfctu1fozak2lbpfo2Jc9B3lte2/l9LzpJ84wqxumZlW2Qty6qIjfEcHBpJ3sn
9mJiggLM/BmPfR64iThLBA1uVjVpMw25jXowgsvQJSWaEptYlrdNTDmBiKIcdcVi7keBs5CMrhHp
Dyrd5f03P41pTZeVrCJJhuNPDezGUyQwRMF1H1/oHcl3GE6qvXbWPBsqSrvYUtE3gs3/KFztJQqg
U+/VN8d8fdfE6KMTLPIdFFSbImJHelhro++fdvYV4gI688OH/AbjJRXf9xvQ9ziyLMi/uD7IadZo
CVqISVd675R/dWN0kwOAc+BTvBtzVK4z8rECFBvxpyU1Tg/AhzAlV3XmTQw7sDl0FaRtZdL6tc6y
uGFbhIJpZSqRnamuKLrct9uG88ImWzSvQ1DE5r94FhBUTmosJ5tSSbCv+f2GjK5kScQ2w6saTHtZ
ihoh2t6KRbUzYwLcm5xs0epwud0jtnqNxc+I97LXXoLCps9rlRgLLbsJNSl7a8UMCVgiX2Tlz+C+
bYCVOMl2MHP01nSmYl7qOgT/JD9EadidVQm1pL5xr/ak5WTj8R4aNeORd+oREPOWtrr8cuo+R/CG
Pcu/jXZ7cVo8x2515DK1Og8X48btlF7eCl/qCmJVxuO702JEtGC0mH0vyV0tqbGqiDBH19LLg6em
SI5UJ8pc5i80RVuGJs+zbEYoic9+A0aPWc822/cFVWrCJ8AtYxNdCZROv/AFPvzpyVVkNUQoouLo
PAHH2Rz7VkWJ11o8ApGxGRreq/71wAdZl6ikzzA/yQ0tAT1qPfbYR6E5m/Z1LC1QwZo1pfb0v28N
2R18UphnHcxMmDraBhk074Jn+zsLdMvwrugwAfjF89klmcA33DUPn5sUXbS0kKybwTdhRnTEOuaK
Vjln3SeyKrmsdHvdvHrksRyXIbL1VpbDgho4KYaRSEZEIgvK+fZEiePErQ1J/v9IZdkgpnKKhUnI
SL1Qfbe0AMKIvnGIOsZl0+Bcy+xro/FeL+fwrqXIO/HgxaKTyD/Mc1NnV3O+H1FI27HyAEbrMaCC
sY8jWv0VpBm7igkOv0nz2mTGjddEU//T91Zpp85JJa1jzYYxRuXBffpFVwE1/Xsm/aUfRMfHA9Wu
8bGtha93Yi/kSIwQa3F2vrQKvrNTbUQQIVghDvb6/ruUiQKgfRFQmwUUSN8dp+2z7jvvUJMcX5e5
yD5uVAejT6YvWCKMCQK1CIH3dru/WSWPkCwiZ0as6GnInhxFvNLqxUavonWRI6Ibn3IP21Jv/lgd
hUrK6beRvkJvi99ugg9hatFw40X2jyHJJlPSkaf2y79NgEbNQ8YknekiNjOhG7Bi+5CmwXEVdqHY
Mq4KSJ/gVpvuOHrUG/owx1AphZRSEr5xRDUjyiQvLeAHhibGBaIlW+mVNKm6SDp1PGGQevW5JvNX
fwtev7XnCkxMAYxtgfxqeU1fpU3OM6EjwpnIqGNbdrhcx2YpjG239qGRbBDGmKKSviekm7naSXPB
a2T/bXH+UQhvBuIUpqB8NaQNuhqZBE4nLn7JAfWpuTsZs38TsR543qdUUJIqgnOW3Ezp615f3wUH
KqqMu35l+7x/dkLl5pb6X15opyE8i1kRBoZi698ObwDouzJgh2ypkKzMwI7HiChCJyyWkGeW+izo
tT+Iu/hr3VL3sjlQ1p1AUYEdUL3c0Bh8GNW4LJC+P1RGPgK51Yni/RnnqUzA6nQTMiNX3EgMIOYz
l3iJh9+xpmY8MRuIa5pOoPgFgkcbwmCS5jn3B0dIXKjUlD0ZrC2qhX/RUF2AMMAYBboOVoH3zTzC
WIGkCF1XE01gr3n2uhWlsCpG6A17LdtjI0gfNI7Zw9wDN3W+G5D14xkIGEOldGAu353s+6iR5vOF
anV9lH30/06nBKvFpC9y4VZze2E+qS+uwLo5Vcyficz4Uv8IxRlsnOwuKli4FNrDJCOKGdPy/VcC
Z1QSTTPcYS6V/bvU6bPvfzpAzH0iubu2xfaZAyHhRIPhLLIlNrROhF3sn6lyUMRxG7BiR9wqlHl+
C5GT5JN7amZlEe9+8oCBke7rzf6mTxILglRTj7Q1ho17gGa4H4bO8vf+dKTmNRM9un6ytvy8/ALL
wjIQPW8NOG2pLZWJhmL8hfRZKOsuYYEj23rgFQh/K7RdLUFqhWn/H5UBVZSpI0DCDF8ywBSPdx6j
Dlvw/LHdRetI0pn82atMb02tfmI0oy4koW5lF23hJVBv2jV+Uup5FmBBlR/XMdZF7ejP+S/QTS8B
RTYlNAkdIP3HNdyItIUqBzdemdyhf3d06GdFYIDZ2DjUUd4CtR/TO6glGr41MbREheFLxovoG7YF
y4jbt2IlGpZCUHYUSGCW79Iu2UoBoZ6xOEHJCT0OF+pE1N3G5vRdK1+15fXfERPEEUmNgpI0AtRv
SLV8vKoRr2xjofETDjKhcL4M0s1jYqf0nvz8RFP4DRvWVvMpH1NtpAl34RoJh+3+n6oEXxQNksl1
Eadbry6anYHEL0PzhsoRm/94/9dde5pSi05391+20AO+f1yaP2PwzB1jjHhLdC+gIn6vXnOvifXA
Yscb3Ztt+R4+mcvC0z73q7TwxQsczRv1+zi5V426eGkk/ACqKjqOu/IT8jfXGtypjJmEQGiPZzAn
Yxmq5UQWuHgi9soqZ0bY1ZE4yYfpC2T8977G5ruaUpxJ1EPxbCo80WPBe8lsiOWubVgwJYVArL7c
ccrLPrsYtRnfejT08uhG2MHTox2DTqUcdt26J0TL+xsKX0vz1ZN8fboU+cNTAdN9WCOFNbPeiahb
k0y4xPTGeQcxm07YpIClzZFVa1lyqzRe3EKf6uoHRSnM8V8kVFh6s+AOS4sSkhABjIqfvAzKEz+P
hmiC5oVuRtxrbIqUSNNe/wQXPjo43+2a5wMhk25yt8VcevABV1k/lH1tD0UZzaqD4ofOf2NOR2Vw
3vawagvZPaiRaI+L6XGfAdUgH0RIZGtq4Q3sFGqO3I/sXnpXGpUDLkDQxv5n8hirTkrMQv52mvJC
WUuhFJWJjhzXkKuY5KggDWfFeBkElk71kbYNJdP+yWcF9Weriod3HbfwmLbpoQYPbStsegSpvR3F
KwIZTdiyMrUSmFmeyjNWHyMYH6yKuCJPxg+l/GydzUFNPLmsdG0VVXYJV1HpJfMFOhhAfPLcWgoz
J+aOHi8hS0+yVI3TbGMH6z7+phrAgyB8VAGXfl35QSzabu128V5OWh1rznYH+4frGB5IQxeDBKoO
hp+/j2Z/+vePKQPpqJQGeh/1AbOfbrOon2Nq4wXvD0HYK6ZqGAnrj3nT6NN0nqDyvyiQEktUHo4F
nvKadVnHAB3Q3tUWrgUULaTjnZ0WwAE2zO3J+NGrAFyw1wTfdzCton0ktylF1O1nQPBMP225f4WC
2meiLNUeJvBHkETta6yWd4Zrhw/BnJWjyBavYkUbnrGK/iH32ip97qsPP1nmgDgrDTulSz9R924x
yMMxmWdn6ky3xsOpwDli/gL7YV4kNPL19xgRS6wm7KCIKE7RZraWxzyEDh8oKVd5b0YqEED/BzO3
RfCUc3ilW3YmkCXIuBqejeAzN3xTLwiDh8krPL7Kh9t/WA6sB4YR00JP4iwN7RFS4JjwAQrSwn+W
pI9vEe+IS2NtjLNnB1X8mmWMo0hJWYV6U8OMBPh6wf4TSt7D2AYfSnM1WIdLH5eINP8dVhlmrIGl
gvwLiyXIdMKVWJThbnbh6pUcF9YJBaiKbKRtwNTrHnuJH3hJ3vyVi5TpA5BGGWSvopouP3Wz8pFM
2WXsXZUnRkWKG52j9Bd9roNHrBlqzBkXmHpSBZQdgeevmCAkkchKEZUg2Fp49+OCSeVG+6eQbH6z
+e/nWqhlR+xrDTtm/MHbx9O/U32jxyJq65afHjP9153whWEQ6mBsDhYHYUaS3ErbSRcypMSGXznJ
zCiN3/MY+5iORoU9rcJJkbKUodf+gYnBxL41c3fiF4+yOaRm559nscVfAYlcUNKpUPKYqZJCyHlv
74YOT7N3H5IAWY3z7jfYE+tdHS+NCe7fC0hFdiVmNqxxP8qeqCBFi4Fm0dERVc6Tw2KhvlKuwjuN
VDdI5eXpDQsdWNrjSKjSApqHlAnz3epPhotWhhafXcrlclm8qcDr1woWeXOffY+BNpxYZbfyQnh/
qL+MBx6J8GesUnCHGNOeRIaT6zYSet19SPYHNERSmnqPBLXNC6eMoL/kqwFoEEXmm4xF9No8B0q7
yN4KPIXt+o0rdAfTURoLYF25UieqCFl2itr9MIaVJp3RumOoTp/C2hwtB6Cblh3d2B+Q+1lYnTOY
xRZGZzz9WEWBHn3WqIB5n0o+zT7EGbq2V/dUEODSkv9E0gI4x9nRh/VUaDvBs3DK7DabGuHH81Ri
RSrqbKM7jqw/oui3f9pQBoq4Ev9r2G44G9wy6epLE00zLoMJ6L0PXsGOYFDuEBTFKyDc11uaaJI3
1JeMJDWY6HvinEx6BBDZO5in+33s13O7Bd1etxh3/FcgoyoIG4Lx8qoqUhn7O0f8UQ0PGWcJnKim
dvqRKrUTaSrGP7s4jLKIJo/PsTa2MBkVMHsmA6dkbEA5AiUgMavSNVd8Q4Q7qmuxyBkBWkkbQuB1
izChHf7rqBRTDqUAdBU2z3UpYmqNjbTowsfE39+pUsK9Weab3ydmMeuzDTdMShCPEumr195nUOsr
iqZHMhQ/0uhKf9L5YTVStkL+sN6ViXGrP9Qynuen9HDS6CtruoZrdA72uDOzLCT9bg9fvTFu1ESG
0MrRQX0Ett+cfAHcIfL+gNZtxVwRimsjp4Gm7dntz/PyoEoG3V+i7IpzsJ6vv7YtSbrXWXjdc+NO
oXmHlxVCb0qc1EWayLdQ3wkhaM18mkfMtJn/GK13yxgyFiWJtsWAhqViCI//baKynKRBjS010Pxp
nJ0PQouhU/MwTuYXLnmHaI3BLUmZI5x+SPBN5IvwbbqqVkdhryo4na4Xp8WnlCf6Oz+nl93zzfw1
r7b1HFe+YKg/aNr2NBGamUrPgI380CSkszf98tIHTQlTZDBHn1eVPiiVLznRIujkoVfLoYN5mB6A
WtXE78lXY17ADk9bfCH+JaQVaWHiw1SMp1hWJuFJN7lEmuTjzMj3mEEsayxvfDEKFjoD9fI4G41A
6T9gFr8irMMWukK0nD2p2nAY/lHHX/Fj36D7y5XBlEPPz6yURXSeWKkP0mAaJ+9fekhvzrUbxIbA
qrHLezG45WIaQrzBe8RF10b6QUVetSYF/OJDy3R60OHG07HQOWYxobj5Ua1bk0NYfad+WYRI3amB
BRKzn5j1vbwhldxG0p6y7r3UKbA5jzAWpacIBRlUJH5GItO5FwzBe4NzhOscIQ6rO9f/yf8v9pnW
z+Aa+GpyBpnlQtGEr1kP9REOfRbUtGXVGduLLa+BcXRn8iHY5npuhAgiUeXoN6FQKajHYdsV8nAZ
PQppZbWSOdrewv9RqDofo4GuWokEg7Pjy/nSJedsvNZBFvzvTRYy45KHqcR6YQ0ZSHf0H4cXlDGB
OkogQFEQfUPM/d8R1TtZf7IHmYiHixia8xRcWaXqZsz5+gpSA46S+hEpZ4UKT6oe85YuugmAvpBK
hNmsMBi7s7ojO7Tl8tcwtkGTyUZTQ2mJy0c/tvJmPpQO8Y2yuN85v3GOczgslxA9ZmHc2ea6ckeW
fleU2Rxu0jEgXBdSL/fy00cdbUbh6O/s5nt2i7mUOWbctdSHQ1f9DLIgxCk+xG1FskZAd+ivnAPB
/AyckmbtusdQPEkzXTHBG7+PcOHkbdIhMSezkFk8pyw1aHwNfwQ/Q8OU5leyRi1EFK3tRUpnokF/
edspCWI09El+Kb6sm4uKFU1zdUwINpsGCFs7uA38pNL5ALuyiFIfb8BtNiTVAnlFAK7Nawnc6SP7
VcosVI+BjiHKdIhY9wyK+RCVxJHALriN2aoddfYLMnTkM9h0IMG7/xNl5bvwpU7XbSFhdMdDUG67
Szfkq2+tF/RMMmZmL4AubMn9E+phE1my2fKoS5bT3KnjxDE8AF6qP6FoZNjMWulT8LHVVy7KPzcq
QphjNI3tRkeeOy85jPORj/AKVnX2Yz18RffK+8YwXaOBwhSGO56A9Z/QVx7WJrFjecP6AQigMnua
UCWbEjP6nEcvpx9APx7T2Akq91eGVwpinmCcAuS6Mbyh+Kft3KWAeOZ7AmDB1YaHyhSaN61UiH8H
VV3IGnkO90ArYhn6OVzZw+hbrK0Gw10SdOtd91uyHgBqS/ZSJ6CICYPItQena7NT1OKxWSuvBPvl
EQ+kmms/rvskGRC8/XcoPWhu0BqzuYJxoH1mJhMhAYOI6je9/NjZdZk43uL37wcPDC3gpiUT0o4D
oENV03hRTK3Aq3TEti7JlyE4KGkZlW/VKaKeKDmHLgCMdxm+HSCH1fjyE6RZ0EwKHrAuoaxyi5GL
30iA2vAxBj29vLUN88QCJjaroub+JLNb3EAXFqRshemo5R+b63BwMCbH8wSc9JY7LOwDU2SzJiKe
MQnIFzjtlfmu3MRyAf1QGEs9mw/xK/BTZlx6Pa54XpjcMCdh6vQmUQ/efT9UlijdDcav3tEZUFjE
PC7wq/JhHgTIQ9NrKPTkm7Eq9wA7I14zTNhUMqHGV2XnGJTOlNC0w97ituVc+oNPoesrsvRcEaUh
1+OA/XFqnJIgBH9qu4nGro+C1WrlFq+YfcRX71cM7qhNsI7fQtgQXmeASXnS/Dvd6M1ar3nZgg5i
pOgm7TVFpQR+Wmnfj298Z75prRdfFHNl7rNakpVeAJN5Eu3fg6zKoYL7mzm0MLNOKuAXtz4v6ZJm
SXE8L/FwLjXm8TRdjtBC7PPBc8sBne8UBi6oeciW7UgH9QmEQuQN07Fi+RwXKPhqP3RwHBkhvvhv
Vu/eg0oXAUoE4rFjHCx2EwhRQo+gyoKKC5g4JrRw1GDyN0x8Mf1n2j3qz4DGNQ9jNP58nyM3VOzc
EP/5SZtB4fIbLLJrbSmrJ2YeOdhbdaVPbljfuPK/2VKibJ0vXabknUcw0cpN7FEmsaGK7tO0BBMm
onn/4EtPldi6yajpGBtvA7czPsu7wDD3c+p1bdQ1TrTAQGdp1xEVa/1x2NxDFAYLKNxlXkuKDDT0
2Z3hSf9RsVIvI1/buEDM7ugAIdfRmBTFjDURC0fiEIHlw6Q1z3ukaV54Rl70Cto+8sQCpi4Fav1W
GDdxciaYYEj56phG3bTXL2DZKp7i4H/12x6oX+J/exXMrhPkprHXwby+nG0xwvab9OrIidD8t7DV
hn6wcPModG8d1j2Yfd4LuBsluxgKOyAi4uu+ahvSHuVQzb/LYVk91cmZ8xyOWfY1hEYqqqJAGzri
HJj1RgOgX+NElHKrAS7frUMBNTgzGjZ3D+Eo6YPLyNN43sruYewG0pK99Y73M1/p4FHdBy6RbPI5
OH/L+9LHKrobyUq3ZxGFzFUWaiBlLEqNrnnw7z7lrqIvBFb9ZaFaWWAz6gx1V/RR/GC1eTTiZXT/
sZ3Jwya8k64vMbwb+uFMaqrLvlGv/T5PwgnP/gwVJBxmfQB1UOmZo+4fcrE7Hf3Mi+4EjqqFfjY7
irnzMDWfaFc7KBbKXD4rGwILFkVaRSMJunERJgYAzitmsrDsbJOu6RfQXZuHYDhwr81vea8301u3
Owmzvx01FJ2Cr9jA333QOnp0YqOaJS4aAWcZC/78aPxfD3GxlywFHc0XAKi1D4zKNdSp/MjfdUy1
NcJpAH0wUdbObNK/aPmG7w1X+KKv1ytkkFbI7aBDAe0YTL9fchAVgzU26R+MCcQe/yAiwamDZ4HX
Jg/f2Mr/gQe9UeDJxgZ8jvinzRkchvuFEj6MRSeiKbeTnt5mM5E+lA/1RRcK+UI/41PcFfK6Z86N
iRRO7cBWvDt2gGv1D3ZedYCXqo1b++zKuloMyJQRnM+qfSNHdYHNT972h+1C0SNrvihbDaIbV5fW
fKl5Yn3vmsCSY0ETbDvVd9jRhqjKg6ulEoHgNyAJGXF4yXIKpqKy8S2vBO6xOw+PVLV5lhh5SZ4u
NkA8D0SdBE4ldtzdrrSwecuJRRV+/bg/u4icJfVCYJa5P/ysMruhfO52EhclKIPjJO05WMEiYuQM
f7vtB0r8sIUzlAm812jLMXBk156mPuzFbOVtL1JyEdQIXkuS44ogSXfoam1+XrH+wjtN3fdQ6t02
NwrxIIJ4oMYrGsI0BgwIQzCXDhSKgjCGmHqh/fkse2qWOcYryWftjRloFiuUPu8NmRhVrrFpA+OV
PI8sUzcCXLH5+itUdRnB9I08vWpQwr3pnlfiy9eVkiM11I6QA7b9la255Zh1680HLAEdd+3+uWaL
4ZX9F68CZCP+RYCJcTt6H15aTWq3o1USvYjvxmGasTwUQ9F1mK2C77xGQYGa6TG90cU4pb6RLNRV
hwZiQJsmDkOUNIHVGMyeEADq+29LH9b+EZ0M3uLS+z7Fn6I3FD8xN1qtkIHR9hNM+N6cmYzVtg/Z
wJGXO9nJ24JK/DEpR/BvBI9pXURQXfuoG5HpgtvHpOS4MzRJDYnT5PBh4Dk6qO013qyHf7Gtikui
950L6VFAaEzLW1my5asH8hEXFhqdRl0usnEoRr9vdArTctE55JHzGCYuh5IcOGoJXoMD7nu2iCKN
0fGrjcDNvazLbcqz8OWFIPIJqaMOAfIK0TsDBIkvXASbaErSgoHfs9Jw91XDfnxGuQjb+XNE4TCF
n1LmpFG5oAQCW54FM2B7seCoCG068MEw2oQc9kO0QAdD8Mbe7d7uq/ThEUxYzwV+rDRD0gZCRgxB
mVCYqtzhtPGvFXLfoVRRUuk6/fHUhXhs6KCO9xs3e/oBOGWh/QjJzEckAXTcUEymaP1ZmNb6Fhn/
3M7THpQLex7SFA8W5v+/Fd9zv0IGZ80eX0GYPmdkiWFJVtnm+4Zlo4z1/k4k6IEH+K9CVDDSq9CG
lYCUpQSdkGH5zGSEHptEzI6SQBqODvlyv9a10Bunr4116RckpdGDpp7UQRDBjjgKCr9Efy9m843q
PwJFkwNRZ7i/QwOTWDSoOz4ufDw1VjrfQdkBD/wTl2evXVZInnKYII6XhqOVPDlCiC0K74owYHNf
5bYwt8p+qMo6tyDcBAq7YtfavXwiF5z2xL3AmI1J6nlF0617sfKqGnPH0VFLcwoZcZnCHdpPNosA
mmKsHPn8iaCS3TCv/y5moufXr+qPFUDwbfTgSIEWvXqeIlTY8vA7LbyWEV0RnGDMvqJ0jjT/suUP
HqJ/XsLgYCNdFPtKVlgaTBQfxRFRAH0J5Ku8bZE/qJ7LHU/T/GmI5nxHfaI8DyGuCv7NClLoOiJe
5lmjXf4iyJdyd9A68NveYeusJN1jnksNqjVYDe5plL1MtVgCDtpWVnuhC/9EfMcZK1j7BbqXcALn
rZS36eOmuDXxVxQFvHkcZ0r+1b+T6uWqDoG4QUDzEbW+a+2BMfQGSvctYAtfyyjQtG5MMpOshDoM
ZZxL7xZ8E3Ro5Nz2ot+fagGU+BFppJcQseBgvzaH7RzK0DtrPU3DhwBbrxVQBM8zxFndPa8FwqFt
c8rF+gEuC7fRjVcRJNKtPuYf7Xdg7wuxhu6scdqeiXW/9zgkii/x+DUgr4SmQsDFvIZaRMuKqRVe
KNCy10e9IfpIua7ZdKaX1KFOTkYApfUIbQlmcAi7jYFtGqwC7zzoRwCwVYUWOO1tw1AUbfl2/LLL
uVCOl0b51IFq64lhxPgA8zom5pFJC9bIQzULY4K1ChsAECDwMD7kAgvx0dfFK1tNuKt/klceB8L+
a4pP1DgJ36ifWX8YIhBPuNqhyHbhFCLcy8td/jBHXWWC3f5drY3+CasM+GmMKZYX7FUSt7HAo21q
QXuoSQ8a1+KGonAPZJv4fje5j1GMon4yVaWcVUA8iin+IBAM7yiM8WZh1ES2/vS6JyTYedeLQlmU
39lLCum8RxdSX7hL3cbvBmWhNwXtdbmkJ3JJ4qqmvNBRZZ1EM6bq5MbwaPYsvo5ER58VHZ4OkiyU
Z4/FiWbo8CTftJ9n0G+7jqPirMCXkG1qea5kOQa4RIEhjBGSOXnUtdSztWbdguW08asc3WZUINxX
YU9KAKEZ4rPe7WLfvls0Z4YP2v57P0hpgRyw0ppJ9O4UKQNRP5DVmI4+K5g5eqK/olphbVCh7YIe
mqyafqId8UokQbWmgOp6JwH9svP0z3KEZnZ6t5j104AxVqoN1HelunN0IVzfD7Usp5WM90c3BgBB
0tK5VhFsWUOSiJ/TjZNBMkywWZ8TCHcB6istyhbXeFkk9uZGmIlE1jMV90DIYkeVkztXnry3GwOm
oA1KO3L3V0RQDcNH+P17diezx4dW5ZS72X7D4S+aeXquHqGkdjCSjd9ZyDGGAOA2ivPCXnQ6dhQ2
WtoTP/9owd002Cq/Ueic4xMNFTfuVP2ypgieTCNBM2IHCWqGZq2orA3Qjho9OH3WBCq+BLtr61ur
KolgCt//qaIFNICvbf2fOdHRWFSGawgIQ0D+DoN9KEktOaZFWS3S61uZNXy4E2oz9OWiHWcybBem
PEZYKKc4acflchKAp+qJbrJ+YiUIWDV0hoqHyxQArJf+4kC/qFkYVixzU5meepoRfHWuGCsaT/Sz
amKaLF1nwfDy1BunG5nKKDgIaNfn4+yc6ywlXAu8+SJnGcrk3/0RQjs4qNsNTT9WMFgtuEBDVOwG
YgTSkx5laPcrVMDwDaeQnv6KxS5JT9LECcjdwTiW9zzAjsB2Xzp6fX4kGEBIYS+QADbfxqwTYgOm
jbi20DCOK6ueuaYhgjGisU/+1eFlxxZZaLggT0rhC/8ACe5iKxGVPrcsFwobOA2j/pZlmJMbQXl1
4Wq0SqAYakQ9WTJbfawyDxeo1Udbldb5+9dVCvoKqEngSVdgOKYthEGarqNGoqLu5vh3syBGM0cM
5rD60JlvLFsrDRGfYI/AO306dSSf+MjmuhffI2LrvIVXtvDifoQISzor/a+gD8SSHtul7EOxg7LI
s6AuVENfZqaYKuZmSGYAfG/iORhPMyaqbIZ9Ih7T58CFZew12ZKoaDx55BLUBgU7zPQrAo7cR40P
T9rq7sjwqTyJ1a1EqPQ7I/HqyMTcO00gcBUpIk0HMwpCJ4O/0TEsjwOstyeV18jddh8dKvMayCPU
3iJcf9AiJ4xu1rJrgCw2D7TJrGiMIhxQABri0EzX0gTs9a8dwBohN4l30Pz20yoIO7cYJvHZleIR
rsdG816Q8n68Hg8V7X4rnh7v3/0IvtJNZxX4mTmHK6pYOa5DQ8BbxiQ2cmpuEPOxwy+OqNKHziZg
VNLOQWGI+Je9T1SrCmwOAzdi5vlq+f5rXdvLa3ZZmWdJRsTqank81GtI+rmmkYULpjG1opIRXp+L
9Mn3P8d02B3v+++QsMkrBpNPkICC2JbkN3JbUst7YI3t4HFMloPSsvYbjQpl3BM5JJ/Km8Kis+Ur
Lun2DCA5JGM3ihLh2f1ibso4odFMSKQw0uXXskkU5W3I3agc5zEsQgoyCby5b2pCshCb07de3O2w
qIQzBId2XdwRFbYNYzxPrQtEFXIEIkd6w3h/QZdfUX644gx92rBWiA+dWC164ZUbh6DDRRlntPQh
DBlAnYDeSm4+koK3FH/xXDflvzpdKkOpr0Ws2MrAS36k5HgSroI1qg1IF5telXkOkvFbntB7yn44
/XiArt/uhyGpwMC5Cei4CASIAXC2V0h0zgywdUTPrYv0ywv4B0Ii7lq7BxFFUeAjJI32lngHak+e
mpgKZEjmfUqxZ6M2i7RUaVpUMxVoj1cvmMmwlwVJyJ0jvCA2d9NqkW0vcJlGHSIFuuJkc/WpXWLs
JW+NikOnav0gXbvZUgNPtlBdgqZOj4ZsFfEU0AU+WQVu0e7wfjwV05IcqUcuNIX6X5b3ipxz+IYz
/j5oMBbC2vAajMeQppKRDZJuZv2jnS0howMYSrJ3NdDcyaIreRxUVjEQBCDJ3/Cy9XcvR3phzpys
warPtuRHo8bqwZZ8UkbM8IWNQ4h0MLLVPbzAbzU3PvFDMkMSVWEsZR4AJuH3JcRs+jxlKAbl8neS
bMO5FZpMhL/CL8Lkt514b8Dd4vKlYxy3e9van3PoeFmfaOUAeqYB5upfEbxPfwFLSMgclk9FefMe
Nb5oivbAc+w0EkwyZcP9ZZLYvOt65/5xAmEEHESpa9SiknJbC8aFDWhPNtun9oXgWrEC1amUobh4
QIb7V9qGU2yDMPVYeT59ZJL88RTSB0WrcX1uLQSGkQ6W+jR7jI7xa/uBoVjE+esKFCUr5cEAzayP
KtjeyRdZReqe9HlXPmi4cUj+68KBYd5kcekrxqaWnF8NhITyW68yM9A+UHASb3aLqKQ4SZC4jEXo
cVpWizhz7xQwNxfpRVWeP4P2yCevdWnt8lBxbRLKhAVz3vVClEckIbxkbPOm1DFNLT5NKRG6EPX6
giN6qXA1rsEkJBEN1OrPVwm47fbMWi2y7zVcnWI+OG2xKC/KnC48n1tzf0cTypCUOAMuEtfN5YeS
4PqbGQeWcugUu+lQE5UQRmTxgMN+tadNHch6GzqEyn6Q9DlSqUskCEBeE4tAuPhtxEyEgWdVloW4
5mBByVVrwc2N0OxilKVqrQvh9h9fw/7FE6fWBesXxeUqzeGRHtPW6QdeIdONrxlDaw+XCFgpblnQ
TuXQv9EEppMKKEbbSUdHr6hkKhnVKks56PtpMirEcdQVKbW7Hsg9uhD2AArecsa7zZIB1nsst3xW
DwrEyzwokeCXEAGpqh2Xo11FztZfFjaKXNr29gjsS9O9+PQOCLCeuw1nB57WO4NTZaxsehpIJVt4
Fh6MO/b3/1vDsYs0Z2+06swu0IYAMoxwRS6Xu8pmwpW/FVHVOvUlb94qzQcggUJh53g3Qx20v7pl
8iZsRtAlHOhnTcfKk0xVga5k6E7pEky1PQy1xxC7taYS3SEeG5H+h/4D7UZy9aDXXX8Zz9rYU9FY
PTXgqpK2dtPPEhd03/AnhXFRHYNz2R7l4jCVKAGKmSLBNLIpGR9p3l8S853JDu4xALhAAu4d00PF
X3lQfB4SjAZBNpk/Ca3mSpZD5hO5UvOD64QPtTUYOXYBdjgli5ZnxgynpQiEG3+hm0oylP5dUgdT
vd6ZHYYtesiDgtnyD/k2SmXqCJXIXpjbhX6O6Jlkz3zIj0e4hdFGoWyDWpqK0/jR5WxtwtC8gufp
+r+f0TzPinOSbIcvHYWiQrcNIdYsFFWv8HZiiflE5mgyA9hniz9sEtvMyzp885EQx3SlAPauDUKd
zQsmDFv2FRh3uR9mNejUgD2d6i7ItJs3qe7rUlqLoh7PdBNBb1vSoM8HfPaeLtOByqbNr1x0mRqw
2ToSVmdsG5MXo+tS6tQUJB+oaz8pXETGrJhyQDANm/gsbZgJKFuSCObOgSKpboxLDCeIbnXUJwdH
MR1yyH8inV6XswWykdSkRZLcu1exiLrq8z/HIT9jFtDeet0jhYQoudjI8Iq8Qq00r+0N3AMb2ykZ
vVzkIiJ2y2ABKU+gNTmvPWKV7D3/DzQ4rGESZNU8pMey62KgI8lxA1AysPQLDAkQJ6IllbNeRGZ9
xF8rqIQSxUACp8vJbHh45c4JCaBHB/df/Ghu36r7L7mzIYH+jOdRJoOdqkWMU5c+hJUYsg5JjiH3
k0D80CEGpL1kup3dkB2xqskBmDv0d1Bb3E2sXUOiiuUTjcdXlvsbyul3YKhzK+bKvIzZ/A6Q37cq
6sLPUQ5XKSjljWkU3szqFklYxUMHWFYAMr3NPqySX7vjyTWsMuO9i8JUuLyDwevZC1+dNu88c9Po
LM3m4WDELSYQ2COKfNEgxf9B12RqrXsUIeFKCAXIugxOSYntOMVWVHWFfaTcLu8PdfHkhPFxlmGh
neCk1u6uXNQX6WUtDvwdvT//YXj4D5M03y3AzojLw3WB9fMJbRmWcZYbOioprQD89GaI4kbiQqvx
qiogS4ayao7RERIxkj2PkyYJdcG8WXuT0nHMMqV84iUqeA255ww0wY5ts6Cym3PpwzKONor3Qz73
0nPYL0EMIQL483F2k7XrawRp1qY7Jtwq2N4sP4rzIPrADMwJwyUG4X6OEyYar0+u1HqP9MMbb+ez
GF74Fc22t4oms2G48N1PQte/a/Gx10qSF3pHBnm7IIcnPvJe2kbZuoPnO1dABthIXkS/q1OfgtAx
o1rihpW433EiT1K/V/AsOpmGWvHcUkN42GMSdbz6+O9DjMU7/n1NAUL3ILIDiAgJkBS8faoEiWp1
sGCI/yERdvKxXzgn9BiF38GTowWqd60I7hFKbhFxDbKXjSTCtP6l6yFcyoJ9bUshKWkQNs/lxsrS
JbmwJM60cER05QpxVUWb70iOLMljOoS1StCMsIUy+sv6+0W/Rk81lKs2/wGn6j4Lj6dvHG6DS8lD
vZ0nXmPlJjx3egQ2LpLjceihKRf6gpk2bNWb6laZzFVQWRNrEiTUMDpz/zNCOwbfoujbSFuAziNQ
9sII3Lsn+u9/bbUJesKSzjMominp0DdQ4bDhlCNPYMocfHHuRll28lHncA5K6vLycZqYvMFlCwJH
suxU86wucnNyll31FUSuzevp6xF6p8+I8OZcP+pC1UsILKzaQiG8kybZvfkPHSpFnNWXf6Oy24tO
2GPTTkAb1vnp3vJ3uiaj4u9vkSdrGHPBiWfMRTPk5/AJbfVa+6lJKAIxdn/MdZsU2Guc7ypO3255
e7Mr62ab8dJJ2F1J1GTY0OEcckTQTCEj0FwKmr7QSjtkila4i38af5EzfVviRHOyYc4I7IGTGK5s
B5NaH9IboktSdKjoqKNeLEDy/ADcU4OxizFPgx1LHOnDxqoF0WYrH1VBlJSUFwvqgT/VWL+I/I/r
ZkmvstJrQVI1NK8uMLDDgGUDUjF97WqDrXdHz9q2XxLP3zm62lMj5XeIoxTCZgs4nrqRLT07gD2c
dGqMSb2IG2hpyFo5+5Jw0gFTE1ciA6gUUV1lSIkdtMBDRIKEeTre6+e+haI8MPIZDGTBV/k9tsDE
sv7vD436fZUqG//7Yrqc96gCYBY2qCe/JUXsPjdivjFnXXpbJB+6CqqFSq3tBAr4UWjFfaZXURdu
6YD9Jh+1zPaECng8QWPwTfA2LLxMZAhZJKDcKm8NDMNCzW3/40dd2F1TtpMBrka5LTW2/Z4ypjRF
3hIyZEBtvUb7f3qtQYdCSs7OibjIWXZ3knyEQaQSVcc1C2QEhowhT66Pelyh0NidVh133YOwkdvb
2r0bqSVCvBKQJ+FCNOAWg2OELhXGTQaU4Sn16sOXM2o/EWXw7z7cKY6uy9jHM9tBboT+Daa2rLvb
w+MAHGDOZf2AyB30cujZuqMLULHytqa+uUxpOAbzf6SWpScKQegenQnBfnyNqTT3HVopzwOMVPex
6LkBzXx/oDrkAWLd/DUjbNXgt6IjVS/MAdUUfIW0d1e3Nxo9LMuLG7FN6PdAWUk49Ssq2VWWNFHN
4JrvlZCy6a2E+1PFMjTPwO/QaoMwMBilV/0dvLkxr6CuNp/fVxK6dQvJSMW00OxrVnLsSTXhCXBO
Ba6Nbfv/nv1YjpyQE8IVfT/53C7lth2imyqwG5aTzru6eiL4nMhj+M6BKKZVNRi3ny+W2qZbP2PP
O2BO3Jgg9TwdFv//wbGNmh4kFB+IpSwQSIAgrXd1RwJUNIPWfNE/lbl/L78CdrrnfPYuYGDomZLm
/xgGC9ElUJHZapvze43ELivD7ElQHtoRhmevwO0Vhj2+hrqPUSSk2jP9ybyL90DdI33iRoy87Ccr
FlO9UsJhlDRVSpv4TpKpnF6deEs6gWKTxZUo+dQx9g+0OogEZ674L45r6OlIurJUSnueYU9Amand
l0hYLV+bOyVmMNEdy84ayYsTboXK/hwpnu9uMc6boSVESXjXdzZoajcR43Czdbt/495XadT/3KBy
F0D96S813sk12iDH7RWNV9axqCOjpImrko0BCMTbfCDCD1slp5++Cz5I3fU/o5deUglmEQ/+rNeU
SZnw7WZh51do2OE6iwFEOux6QPV+LABEWJ9BIs+JocPZi4EHMzF9BKNKbTDhE1YYKU+satolnJtj
bW78SGnb1Pq0R8zGQm5rWZF7kFdj6Z2QFDR2r+UtW4u4wuIq/hlh4mihR6tnBnknb6C5APIF1f9y
DnjetTY3gjiqH64slO4gB/sWHNAdn5jCWTqXcAATSJ6FQm2Tvki+iCXy749miISNgXCGXUMuPtSC
fCkR9XkZJYxFZ4XAtIq1H2bFdEP+22Ulf8Xcwm2CKMgIDI+ZFI/9ZcxbAQMzmH0sThhvB1f32TJL
oRptRzZXJUVUzakIz2Z0tIISuUJwkeF3kjaJByAY7N0TlyeL+RnINFvpkiMzE9nsY3i+9Dn7US0+
JCgSFHS18MLqyGfrfCBug91FVqz7zEi6AzlmWDcCJTWz/vH2TXZ80HROruDLA8W4mTP3oTAl33uO
BDkOGachwXlSMj7TDZ2znhVn1Pt771lwBM6W7yNo4lmeQKv7wznfvEmF+7PbqeSAUx1L01vTsIRI
GeiEE+cmx0QMoGKsqGUAXUnYtIBGemTjN/tqtzPHLjXGfFjg/OigssKhjI+8p2xM8qi//QjDveGN
xVB+jUmRUA8O5cmusBhWKXJcCh4mLnWgRxvHfoq8lIRPHpCaiZwbZ5/At9oqz8n8iDlIeZP74rQv
QH8g9YJD34SxvPb+MwtzFVTXmnCDgdKcHJc3nxb9Zf9hq/H1s3FxsQxXgs/D9TTQD8dpEb7SvnK7
B4ng/FKFniczNUKerIZtWiNkTUbmzwYyG35dS1Y7dUReSB3Vwck1J7XCd60pFi5MTCFZLGXxDMH4
ATC0HQ1wFctc7L+yQWsL/8PltAu8HCgASFhN/92wY1qO04ANnfx8am1UUs4/OzPka5XvpTz723nq
sLZ16nQ4eDBqlntaoogvxp4DMcMWJJGbkJlG/HObuqb/+4DDkzclPNTc1sOmOmnuTyf4zSiAPGkw
wPs2gGTA/x0LM1Gg3mBFGe+G2TO/IIVk6AGuf+FqWhc/NJbJSE46BmktWbazmbBQhTf/kSoGD+d5
0Aa+Co/NJMuJtMWAiDElPYeBNq1EEGGQTCPZEumEx/h/zggC+X/nGQuKTMHH4wJHE87uZY8s4vkI
IeLLhyuPgM8uDF3JWEVqUZ7mwDRxINzXrClSoBYyD2jzGcokZWIWrwL//P8aRS0yghZ4BDa7xOEI
FBCWIzxA1AUjs7TjE2F/8B/5bIO4xLVtTOSvqcIcGpkdCM4DzKZ6I7vDtuDD/CBWdrfFKE+M+os+
tzjhtBRm5gsOoQZhngTnf0fTcWDBr3PkC+SfCsuTL+/3DC14x2XNCz0GEHyinkb/wefUqlAqxY6F
tLBsiPDM4XjJMt2bNLBcadvz7HiAXMFcdRnHWaVI6xb1yj/mohKe7Xg7olgcM1QxbY2pQXD3LDJf
EjDd4kmEjo6jy3Hi6aKoXzrqaB2101N/tgOdrK7IM4MzLgahSnO0Kw3s8zjaaiQxhSChqoFR4Evt
FdxQanGzcbzqFrOyD+wyLtjNJ+DBn9xWzwjQwcjVLNNQcO9DSxJ37JM9rTyxhHp/3SJLbPkxvWBh
ixAoGc7ar+CysSN8chLBTc1mTtKAun95Tg/l+XMjncF3GIXpT+bcb1RN60Ooy+d/hK2u/pEqWNKc
lKLQ+c4l54m7iqpUYysmF74YFCfInWYQQLnPHOLnOpSRAek9QGFYWqjfcHskMlAUOM+WTMg9koRe
n5nqM/TgAfN46r+RgjSAjuB/H4YMAuM2lQKRkk7KZwhiMs2gGwDVHYPH8FKubYkQW0y5T9NaoLUx
dIcVrdEKE7g6OJB5BjQG7iMmumPxEAfhtKNT3rZTJ6bVOjPgHNCeYak1UEosKVnPWxuLSVtdrNg8
fBSqrxs10QwtH376Gl8iikjrgebr/2cNMau51ytDjoBuURTHYdhQaNfWj83LPSvLsMywBxALmR/T
C1oVpQs6SExjp/DE9ZMyJWlZG0e+DcUIpI2n3mK+jSCzTpwWU5Maxi9d0wxoByXGWcaXMNpEn63s
of+5vk26F25QzmW8fY1B6MnLp9+mnkzb/gExhuBAxz0MNC9DXBsFkLrk97Q9JRWdnRR1UUOLcUGO
baepUiwbuIuiKWT+6VfQPFkJZS71P221NXx1xkEf8qbZqcfRQqOmRFl8wRuJg/SmcLEv+a/0xsB7
ZW3peLiAsiPRthvPSnuX+icDgrKNGLatWoMIvVBys+qqkLDKyyp2wVNuDSgP6Zp2LUw6MBvYzdOs
+qfK4Z+J2uBvxQoSuFm9ro7+T72PrvLlY02HzEB5XwBJ34s81Iqko0saKj3JuHICGIxwOH0IHfMB
nii9GlfCpSSRI4RjAyd1NWr946A3ACRKRXtDJNj3qnUmM7dpV02DXfqwJTF//1wxo1gwswxygHDV
whHi9zFR2VvJsm1kn2PO4h7nTvvbMtg/wzVpDmYaHBqTvPa06qpj/Mm+qCu+4pOECT6LQ/v/B+WU
euAOggF/oYU4/7GktrvS+IXvUOgeLfXPkYMed7+IxuVpy3FSDxKbm7ckd7KxA6av2ByaPtXCaUVa
J90MFEskHPcHU/1SkjuM0xkz2tXVBQtWRXgCXQTg6SDxo5NDDzXtZHHfCvNxLq2qM5iz8y8FblJY
xgWYxzOPBo3rH4cJ1s41WihlCiIg19FgUUuhTl9Sz0oG9Wd55TcHKauaRpfKDZY4CFHQGXeakRjf
FOoRBJq/jvSwg8YHVdxv584ozGXuH7IQCO8ysDDv3HDKbw7afFwfqeRyxUuPvWbIf8DQ0EY1QeJA
1e+jzR42C2WbX6bBPBULg1dJwClbjSLE3bA0BWdw88/2IsGRBisSa1d/WSgeTy/K1PCTGEhpgPSq
44l5fj+03deKh+kkhb91939H0+pLTiIidvRC0pbbjqg08qyWlTvosuwYxGqn0QavC08trmoWpiUT
KlJC7beJsaMr9fMJh/UoUggdlCL6UJ5ZiCS0hi8CsvLhEBkmbzq48r7WlTgAaTdtS9auiUEG+y3Z
I4ecNgp6tOaPjbGZKJ231TMYJhGFsheVQAg3TIf6VP/WWJlCSsk+mstmoolno0vlqPAiumvIfOkh
FFIaN6dd+P7UO5fQ2XGkkb5ilOm+8txoXlX/vog2SUAvigXqgRKn4piD8MV3fYePMiPn1QjWi295
xP6UOUEfdV/lI8aspcnbaL3D9lFZqnHhYkZc8gil+vDsLE40zaFP8l2cGeWzEyMLnwrvAZRMMDph
B8MVwZRm8GQutMtYvpVx52AZTnVZGVcecW8gXlkG9v6yAQDAeCYq/3VLor+6mQ549/Adm0FF6nxg
HOiFFYg/wHTES4mIgekVs66QGviU7eOgS9F2OhWNFcub79wFhaQSZp1smJP8nBwmU7seiw26aj+Q
lmGArySmMEW9aVqKuEMBS7sK8A2k+FPWiGCSxSNqgCDBC6MLGWw9m7RtpsdVhfowdnXbiSeftKiG
DzuEgg0N8qnCqmp8gbUAhO1zZtUrFsBJsnctRn5hOJU+OveFbFaVVrhBiTylOVnEyDiXDlqmdMFH
nw3Qk72d8JQ9I1hOZ341fOnegHOUxfoVpGPhnMVgKSMZUctW7/YXPxF6J4+d7kPt7PhOeHHCyC+m
UDd1ArLHEMrci4OZ0850DdWwnr66z8Ob50b8/jNY1EJFFvDHBWcCQOYiRcqPwCJK0BaWtD3CkexC
ZXfogMZI/+fH2idWTm/7mpW1qLnFDB+NHiUka7NrwE8wfwQLpKPEMrHL1+2LuXHg7gVLOADp3xF1
ApyzeimcvkOg1FKtJ0/0Ie5JFJfDRUlkaYaUr9/ARGwfI0BUilDdnDvCiHHulv2tKIHJkGKZSUXu
1UOUlG5cXl53TYPVH6K5OrMtRbZBP2gRXWkUmdracz6UmkxPMQwC7/THXl6Dzx6ZdrKYnsNQsWNf
rEfJIqY3PHZ9Cg/aTd5Thp4LRGWb38lRJfAv6Bawa3FpPoGZ9ntTDyjWn7+nlKzON7BP0dUuKDRH
S8X6450lhrBa4Ebevl7ncQbnl5J/OlbgRIq9Iji55Ohw+/MFONgGL4zR+fyezH/KzTULYVwBAP1s
/LD5JVWoCkkej7cM51jipHJhUvCG8CHhkZAwkXGyfNddrW7T339lEyWrhk/3fy69hSwg1IykVhsI
Mguma+TaFppvE1QRbwBhAjSdbNcJruc5uRon6KUP0qkOceAiUcO14EsIVFhLHHNxGGTnd3UcD7II
ABNkLQeywMx478UTzu0HbIzYSHiWsrAWMcaa86AMeNqU29c3HYll2pKmMNeHrkpR2FBczy8dRf7v
C185e97zRYoFxpy+SNXldLFplkiJ/eU9TsrFzPjG6sBQ1YpTEiGkac3qkFpryWfyG9Ttt/kIOIk9
W4Qxx5WD3kkKgsTHkykvBkJlgH7jUEDOTcHTYhDvgu1FJSaCrHXBicRgmYuxsDlOK0itHnhR/pxB
Qqz1CWDovpeAZFWjId6N5uLHKZeyMn5bZpZSZtFIrO7oQ7P5pf92kV9VnJYGrEf/CJ1SgjxpYOdJ
LH8aiSxhFKyapNDz7nLon98eEXlcpSCAhlJtfFaVzmc7XnuS12QhueV/3HjU9QbIMbcg/fGfKBnP
2Lb8C64YM1nBWPWT0f5pr0s7YG7lkKnq7JTgMDzLpvBacqwM5syi6T0BgfobxtCcWptblueKGwov
2XH8JQsNh8f9ilx9lVQCCJZ6x/deIc3R5wvwkjv38GLUOOPk9GHSVphpqoiGhHJG6u+KfHU8e164
sK/1YCVjop/fLqYddN7AK+iKueqExAbmbYePwoSNNQGl+tuKrPd4r1cKn8pLix7udDJ2Squ95RfA
aZ+2crKYeHwI7U2RdCoNgRgcxQYnljZMgeghL0wF5hDNXGiEwQfUzvFiTI3xapafo6T6x3pYU6gx
6FWoNYniUcZNnRYKEuUq8TW4HHsprOzOZtBEWsInjjSz2vU84atYVmpnf03rUcbVX1M50jqqVH2w
5VqTXqoMnWgKgpvCf6Kk+VBvh9pgYaLQYVINZ/ETkr1+axRLLxgCVf8TMXfkK6PtnhPTOT+XihLT
eyh4/0cO+3lko5+fu5tqknYO8sSFBvHXmG3EVm6VPO3ViC/RTCHkbXaqUVMbaMIoHcLcPscC2ooT
burDPR77cFqZ15L/0x/xk5n7CTewiKp3s0Aqktu5jbrbbHbKpUd3R4PatMmontUcmtv0vRcfWe2U
Y+/npoXWOq2WQkKAKqKXXeZX2jsAnywH5aHoHfz1sr6pT+7ZUzq2fqCwl8+/AwC26RikBU05Pn5f
NW/hPLg50qZhkYEYAS7E1+yF4BA+9NpCXhPHhtmF55nTYk+m/Vs35x7hWpAUvGRXbXZhafLTsV2/
BQ6OGPLN24V0Z1Cc7DvqWVaSOvqZvDKXWQKDlUHjAFi+SEVktXln0f4hVFFOBPXmb5Ltmj+A0HjM
jM6M2xE6AH1w/ky4X70oKjnYvbX/UJuT0ZF1R7Z7gGw0hOdlIn+c1vJksfpAqJ0Hh9VO+liNHVFJ
pD6zOJMn6Ush3RIkEYmjmK9dZW5vSc4QD4dftRzTRB3nvAtmdWSjDKzykDbDLA1AzROSplJeUYzY
ZxiYKtq4CYPPR3Zyppw1TBWh+8yRNktOWAaQnAWOEeEzS8myLBTtii/+w80JR/hz3wGeIAe/RFgu
kQpcC25IQxoMbWe4fAFaBYx+U30YPUucO3pu8WqxLrcYL1gzzSmyMgldGts7MTSc4nVO3J3yphnx
mbUcS/cgPg2OU1zvP0qpyWGcKByztDryQU1oLt+hGrJGwJA5lCjlkaj6MwRkbw9fNEvwpSCbaOsY
pbwBzT3TN4hFwlBfoYETsMzKqqvAtTt4KTR/uSfWXxhROpWiOTvLh4xA4OHNNeKDDZjYzVKB9Jfl
XxIvpvfxJmFUHmCS+lGQksnjCqVpPJGSPp8f0QljFW384FpJnZayWQYFeqoKwpRvxAOAS3VPLDo4
HOcBUgC8um5cbd6VLW6fCuiRj6nEATv8sHJsogrTSElHAf1f/19tz1RKQ9OhqUVva+yd/MlxUq8I
e61Z0eAUX2pKfc98nw87Z8Jr1jn/Lmwd8i+ZfoSX6WsaTo6Yxf13JUs34Lh3OdmTqvr1sOMg71O8
AZTMMUWeYQDSnFUIA8pxt6zp3le3jT5qnpQuMWDXAhYhmY43Rvi3qooIKqa2RKWOL1s05VXdPAUz
7efypsfpHMY9usEuDVFtfMCwgckYSqIxC3nluvbl4UfP4/o+ZbMj+UQ6kb3Wgk/bDuqtyykMFguC
LmSqZLwX3B4SJJJfx+SzjZczy1B+abqEwKPI50pfppsnbO9DgutxCySmSYCcRGpNw7/IfCxwsleB
xmSJHmugsEoWpe66I6YwzSccNvMgnCpI33CKgQoYfJM+DnZ5xrIs38L4SiF3I3NIpMuS75NGBDBp
3t7axayRlzWNdpwX+EKunXoNRvRQ6BCSCVdIIhoJSCHI5swij6bLIe8VquFahLPmjtDd3xW8iKPB
kXI68rnsXSkfFaeQfTVRLo9rSLt9BLTpmyS3aS/5rhn6Va0CuzHiQaWSh93kcCyunkWEBwDZ0/OC
dh+ChdROB8pmscbxeHkLh6ggM8lvO4r7Jf44B/UowolymO/5W6y7YPFfzw7+/k+BgPTgGJdPrIfT
j80FRaR+bV8PLAa0MAcEcFZjdQu/DUInpwNMcoaYuTJwRmlw2yk/BDmGRqNNQHy+PjgC13vN1UdO
R21cfgaZhVoDN/O6riwFAAGVzVPtJxs4xO7vYynzWrkoMef540tFkFiC81azM3eBQFYt0qUfM8RX
rht67i21KE+MlWU+LkHvTveCUDbJ2X6WFFTDMS9Wsvl8MpmzE6xIzNNtZWwJQpr0p+hMNZdOxrb2
CnXAFEzwls+OXKIVTp3UhtLave1yZD4pkw1f/+thugOJsUFlWd0mRQfYcDonKwwbUS17qvyxXwuz
yz2eWs735UlRG7NPBoCoefYSWcsGQzelU+RQLnxtHtY22EMLyShY+amskiKpK3XlH2gTFo5uwrg4
6pQd9yOWd4fk23UGSSp1R/nDMjqeMAWryMI0pMsKwBUt+kATzhL4pdoNU80ArBaC6FodKtxh3hOg
kltF2WLAUc9p+j6rVidovf+pTSzXFBgxPnqx7RJE/IUcI0CoZHkfiHifwYvWrDAM7d/uVmPvWoxP
hRtUEoj/LKt++k9UJsjr/FkFsx+l2po+1aC8dQggF3kmMbEAHDsOZrz4hNrKrZAoQbmS9rLifFoU
+kfVS0jiDhZYm4QmpXJ7/k6LgwnMi+m6EE4MnLPZJ5eKw7htZNDLCmFdomAcKXjUPAYOQt8cLOft
2+OYdj29vXsPmNEv//lytoL1RtOZSXzF6M4Fq4KiQEYI1g1LZE5RGSd/K1+nnRLC6m/X2uSua8qm
ParH85cpgKF4ygRvcskySzu4ID56BZfwkydO8LvNNqIpnVGTwxTRPEO9nFnbIlsQIlFNP998iM3b
T3BG08SYmFjoQrgOsnRzniJN7gp2QKlbBWlgueNnzj6YaeB//tvguB8BTJmolEd9JloDwVe5tNhV
S0g8o5ZPBq8KDLgVJrpbFLxX3rNuz66oJLiB00FT6ueeFdWDlkwsWsqUpAuH9MbCpLoFSiyhnVOp
UHttYJZH2JCmoh6m+1ojrVDdv0zJuTD/qFSej3FtH/MP1jrGrUUL5lnudQLLJHMW4/sB6EAuY5Tu
iiYbRBPejF7NlBpoGL95lUG8P27osux7wbw2QOW84b5TI17yyhQlNCa+DrlNvVEpj8vUwhvT18xJ
ee/CmAXDYlSWGvYBDWkPJc/wgjn/xq+eR0YAtwAdpIzMuO6HKKH45ZfI3d5V/V3N+vOUjVvLQY2p
Mz8fToLpe3abIP3jrlkv2AIrZxampB8dQIGnYgARX1DBj2DM0OWFJqcsUWPdCy+9GpRNKDOx6Yub
wX8RrNOH+vuHFV/87OVZwW2qxwkVamIVwYwWoU4bsAW0+6SvnqGLyysDy8bQ5cwQFpIM5/QwZ4Nf
Hd/390XIjH1TzchcBYYzbwHjwTKOPlfoZtSBB2yc8+7WHcS1ZJckmO6RC4RERZMgOq9HrvVSwDOr
7InlBmOB1ChswVkliuvyK261RD6+Zw7W93xfD2E99PTpy0IRQqRjDUz6C5B/UcmTYABuiJrUeRgh
KCnNNrxmYYY+UTRBnxmDYuGNcW2jTph/VkBuo5bAuxxJaViOPMnHuk8AXhaOlDoytYZwKueLft1t
v7jVdW2ZXb79IjaBFgBAUuqKehkO39ckVWEGOuLG5RvmWiPdIdSi3yWi1VxfMDyp+sDWerhIDWIO
DojBC5yMkBmzCovCAFkD9j10mtjqZ5l+XrCWVZ0DElfDG7fzAiCVc9nZKusmn5AOov91IOYEgClQ
XulSUHvy3sGZBNHDkzNtN3mx81EN6/Nyyx1p8Z3jv5DErUOyp29/vAHO8g8sOsOk7hVfabEOAfMM
fSFdWsEiAkHIvsSY1FGF1wgLokI/OaCedkfrx7aFXg1C1uC0NmKrIPF3/KvpzpY/nXlPdZcwSE8o
lYr7Q6tcT0A/OiYpDKCfb+75SJiS34Cqs6oMCUU4QVvlK6nEtvxpY+O1WaWwS4Mwu88BC1itwVxm
q8HHmmVRT6YsF3OroIMSEph2ur5hSv2AoIICh16KAbKa0jp1ae+r1W/zTSrOyj8xGYfoSPrJrRVs
RrC0sfipwi1qJq4DF0e5B9TjdNSytKLvaX7ITZC/9j90UAgBKTr2jpHlZVxz90RYj/+ekhlO8mSg
b+wDTTrXcZBCJrdxeaXwUzac2+M5z//8s26wEfOX/s57rKdKZXMFWJ762nrooHzG/25vRDSmMXL1
BsUVT1auR7LxQk0vHkC1uMnLlZbOPoqNRDfTc6vAf7PdHuPI+ke8j66d/N/1rprlwQh0tRiQBLhN
xU6AdwgcjxBXmHjwVhglBgzUvPM0odfWZaRfYh7vEjl2bHHwUnJyCUDRJPJh7KG5F7rjgOeAdxaI
ikSucKPYn7rj54xaMQ+yOGeEESaSTC3p3UH5FM3eju6YGRmQKq+qL/cHyuLKm0duqXGKsuaSTu9p
7kpPCvoJzMLX355LPEy4J/3mVou/HOrVzwoVjUH76elELzFNqXbkmFsXCpw+A2LtXlcZRucf1Ldm
OPwwJCBMp1IanhV22Zef/d1XtPRla/uexCwMrQaV5mZ3hAFJHgorbV8BGj3fJkm/1iPcf25e7WD5
LHbPYcD90D01PjsT374orE6WFexp4EKKpzccwL/3hQzcieW0kJ5ETf6+Mq/vhGlacHRE8kF61gu9
UYiJaPeobiQQgSKJIWD0t4QBPCVg9yaUhjgGn8HJlOuLZcZOfXoQlflgeDnDVAcO74rWC/66dNC0
hYByeUzeWN2+KQgkoY/r38wI+eSsUYmIDwlaiRLucfDrdIn4JfBiXu/1OaG4x93G+YkK720h5vio
TJmPKh7aG00FAEnvSyS78D50ZKo2FwClLn3yA0bzmxUO0oSpA2omQyYIODeyJ9fH5MWIxldu5Snc
aTAHyafbIZqv3bvOFb/i3Pg0VO49+3uq+4e/AnzDSy0Znc1HH0NAE+g2b4rxL8YvfePj1e14yyVV
n0HeWj/xSstY1+YCehkflcX0k28V4RzQbwCMqmRdMcVd8Jg0SXUbTDhmrxjxOnAYvoTE0B+ZgkRu
HED8FJrinLPj9doesEbCN0TS116l74w+FAaw4upr7AFBWlSfVitL9OGXjPEokdPmxVHbSS7TYoyz
HfmTKdfkkUXqfoqkbFPgXIxxXoQzcmqkPNd7QlbNleaDNeT8zqLkfqRn8moioYRY3jRU/U8Ji8Sj
Wd4bNHcwyl/qDUR1pMPIskNRQXru2GY4qwe2vjU7v4dwkZb+8jAnXTaQUgTwYhiCcw64Hd5qoQA5
hmgCJeWkVdhV6Q8/wEIDlico8TiR7pSduMzphSvXzi9dw+B7dtGHriS7Zzmq+aJHgHLPwaD7UFqS
Ux6RWpjro0fEJpUJHOwrREdzcW7XWBV+9pZSWMcptJnYZ0g3hO0B2k2RwRDN1lNeeJCoxbkgorMM
4dsgQi//e1KF0uI4+PRVMu8RNFUdrC7xg1VCdkvwZkatY96HgtENd3LEx7j5QZ1b4piec8d8QniQ
jDViD4aAA94gH0A6g9WEGEPhi9DJ/P/tBKRojgwkhY+TGB7/wvBBKXEYjiIPLNqjzfpdDG60GmnS
mHjnp7nWHAjo7b3CLE5OpagnMN1G0D+047xNhV8YNzl+JH6QKzEGyV76L/17yPyHaFlNJEAlun2w
AeLnK5n/my03JohQ43FqxD6Tibeff3eDJl552TpjB2qgn5dUlkuPtBU+iUnYHSWNxHoWK0GFRZSh
9C4DPhk/+hSUiMCDxs4kDszNZo11yAnYBgYUdsWDpYV5urG/WPkWXWQKxVB+LKB5eqJe1G5dEPOT
i5XcqkEzvEpowkpEjQ8hQwuNtcpfuDcr55ftHrxbtJL5zUavgjhadCSK/paUaIsIpMTeJ652Hyrw
v4rt6gXelEf6KKP69caOyFVbpyN+JqQcukBk8tDldJZ+s47zb4ZS8jtvccXRhPtQnxxl1is4/7f7
T2AxC4MZ3s1+blfk+J1OZoV5guESYkBeuFu9Jbit7w1miyUVNWGq1mMTth9bgGBwy+2nDoqh7Hof
1fVxIwxSqIIzm7TWcvKobVvDie1DFkjZTo0bbsczNV4ZHcJdy3uUU/zPw39NvFve2nXjz5zfRQvf
RUutkgXOvEXiJZjAYBPp6rXEX/fmJ2N84pKEyivXa2SS8s0Cjk60biatGmgOY8N1i0OZxiS58yBP
wxeq4NUL0my9Wf8UGO4REO8zT5M90iM++Zw2TWKMhtGujFzX0QLjaaZeiwjKB29gqWP58s1ll/+c
8pE7bf/ei+QE33LO7Mvkasnr9pWPCVBuH8SG4JPYWgCmG7HzddgIVbNf1vG4qtZlefwlK5O3a/2X
8+OwMjCzwBSkQTDRKP6O1EbWVkk/9lquU1022Ci6Y62oteRm4PHeGLoCkPO7FaLFXMqd49p0fJqo
Il0PIG5//SJxOnDIwpxpCCS+Sr/qfxsRqTm1IOYhBZgyLvke32/Vp7bEqEyp5vBmOOefzLIG2SKZ
UZRHzH++dl3FVFtgSL4ehm5yLJkQbRUdiKMk3+COMajRy/ulMH6r5OD+R5pabgZXmOwq2Gsgrcz+
4dcdMJu6TWFjtnk2xQZk0z8dDiRo/H3I5wVdrMvz/svRNfsh/7KqvDKSOE69q5ftwZeP5pzg43ek
aqHBuG7/HxaYhRUinfwrIhi99Jmc+PUH0SnfpLH+YVwLBnOiO0maLc1pAztIrmDy7d7UIeP4mNv9
8VVQO9a/YVEOxzjgC3vbEyi6WawhrzVX8uh5pkWn6xqJpzPIT57TODgpMZ/qs7rvNB0JHfvf6wqY
v6YsLHEaDZW6jCBILxj8vz0T9sA7WTnneP/st+gD2ZZlExYtH8c990dCiBaf8LMi05Oouh4TDnpJ
LMIEiz8yK8emCJ/mpHwVr1xYuuv71P3Nc/6ScaThkTS16eUTWE0oaJasjLh6GmYB+z9Okt0SHBCi
wtb4IBSDDg1LvOoUx9i3fV0xnc2Zd2ERr5p75EDu7QV9RYoN4WnpADoJoQmA/N3sPajFAQZHX+8e
a+A4LINHZft/R2Jj9xRpO17R/VoiC1/hNvNfRGTPl9xtDfJx3wJmNGQC2G1n0obbpq4ncSujA2iV
7KqcuuG7EIfP0WjaaolW4x6tvqmVdp3gJy0GuWkdsIuU7yimUgLZ/aceo3kMNTTNxo174kjq8I7w
7EVfDCcjeAtIOMRU24s8rQHe+hwR5HDHLquG/Yyp3a01HqC8sqyIKWmeJWfaZrFHT+sXbvOnH0pI
NtZXceDKQ6VD5p4NNNK9XRsb9qkJswNgHdQIxeoKUA9wY8af4hNSFoj+d/x9ihRN3jxw+K3lFnWm
BL6xOWvW80yxpeMrCztpAZRpQYeRO2KjGpEm4tpDTg3oOMJBRZwYgthOxMe9hS2lU0GD3WbtNsPT
dNO8OOp4LyEgG6hdL8cNyb4iDj64bqmgcH/4TLGB63MwqA0+sujThvpq2FG5MD7FKnNoLymc/CE9
/kfFx67XCr7+D0PlZsxHEEyYEfaP4bjm4zPHYnWQyNGQsQFhj7+pz1zlYHZPi7sO3YXktMXi5i8h
XFhoE4G9y2E3Wm90vAz2iH9vaoJD6/1aEwGTzknmldpAdaG5dAHkI0ukjl5XTYx77Po5qli74lxd
Hbc6aRbsmYIgkF6uSSdMrvN7bOL0dsegD3lFraNRAzBAj923R94CrsOA/R62rHUHRNkTxjD27iYn
JnA1dJXGHBKKNBCXbJYCsvnJTwgTUxF+CgccFOiyZeiJjYIyMTEouseOdlDvFrlecICc8sCR3jU/
pncG2CJqN37CFJyYQO0X+qp00MveNh6TODcDxGQYwjfP3LP7j8XjAtf/J1XZXoxYyP5OqjTWI8io
GbZMtJmTrx0MNCp8GQi1EKPoOiER+m7yQqM5pKz0JHKezDjFkMli4AeRWawch/wgtKHqYLj6BJ18
+LOUBWCUXcrA8YmZQLKv6efPUrwtcpU/F2BfCTdAKF/f5cvRUDkbYa6c4Mm+hZCvs5Ruc+4r3CCU
lC9f8bUh24Y9TaQQxtuRMkCqzrB5X9nPr8neQg3HkyfGTohgS2+ooA7N+qrWwE19IlJ6AjJM9Bul
VMNssnDwgJF1pmJPCAZcHN2PcTjfWM4zvjAKofCLYHtJHwmdo2oVXkHlB0SwScntiskaROABuN1U
7KZtIrGbih5Z7jR7A4Q46Nr9wdZBCBGGmPI0qX5iE3o/z/eFHBNwlsScBWlpJviz+nKNL/ZgPq1y
tAW60uUuEAioxuTnjtnCQTqO8oM3EXLzLGlb99ASkptNz5luGOl/5xLLoMjMFB7MAMTbOnALQcjP
2aymiyJGu22qSx98aIk/CjLold68hXZezRVA6YbetIEnd3/l7joD1TpnzBF3sunHpgE8K48Z5eqw
EJiT1pS887Gr/ksPR4/VR9/MRP5Rf2I/tPSzIm704MalpKJV9XiXIk2vPxy/skODEhklTfwOGLtW
0PPSNqynmQe3zW1D8STAtHjTOfamyjBjmcPzeufSb5my2QQZacyvCLZEmjkA2lCYI4vJ6ckr2Vjm
1WQn0fly6UnUc2Mef7ic9AJchHzDzYIlUGDImeKzW6mOoC23X71G+5a2YPpqhGICyMF9AbUKZfzz
BI8mRFP+W6GRpRZJpmUFDvKXbhL23Q1rcPeT83IkGoPNzBkB5OOKADW5JY3Bubfr9auqzgvKs3P6
RIGnUkOveDLiFvSamxmKRcwrbrc4mZMwS/U6LWfcl1rqCZlRvIONYnEZ+7W+WYip1roEXf+Umb9F
CPXiammuM9F0wbxxEXK5fI5GHiXoQgdZHYwtzluV+rWl2dthdzkhlWfZrF0s4flyITwsxAf6jxwk
2NKgWRRTRpISSsZv3HYJWYFqTM+NQR6A8KvytnPcAN5r5SDHciNSOsKpaeto96jdmwzhKmfe7EII
C4saQjoeqHAcTPd4pHi5IhOoP1y/zlHVWSdJ21IWI2in1iWcyEWfgT1usDSrEEGOakggxoMBqq7D
jDQ/Gf6TpiQaGIvD6+gaFCObdTQhx9qScd4VFHJZljfY5/KUn0TlhKtyg5RnLndKm4gBu0f8P51J
AeRL4GlASNAjx/qheBcQxv3D1P6LVJzm8kIseVVWF6aCGy2oEeJqu8vjZdnRDjDbwyI+f1N5jiIS
VKrHOpToQaOCb9huO6UtCkEY90rO2vb1yIaWNj3wmp9NJ8FSdhmwulfDIbObHb+X/tPw7CoyqnLT
0PMKNATnsKhTVEBEsrG3xMRgaw1LRV89aZfoU1pXgRfNQ3u4Z1bVGLtWU0ifv2utFVmfcTwp6Io2
Gb9Hs9ZyC6oIyWY9PdZ0RQ+tpbbxDIy3h2XWIzWDAV3Zp1FUiiP2P03InzANxv1ofBV2+VwwI7vq
ESaQy09GUZzMWaFMN6I2Wpb9XmSq+kAjciMEFRpzo9RgVGEvARkRuxRxdDy6IVsjaC08GE485ErM
ydfSZcxdc7VAWz6rcLMmLMmm7PKoBkdeJ2nsXr+KL9b9BR2pLtZdqMHLLnkEGDrdJOVwEcP5kQwT
kscKicDMk9v02HyaAvrNaf4qjCXdMahfP+j/JUCp6N/4Pz19l3KdaTiMekZ7ad0/6RVGB/vO5GRQ
dc8+R82WFHuJBQHxkqZ3sfAj1FKTLz4eWmlrZXJI1GQOwUhpuiRhoP7m10D1kNEqw5hj0ToUIcUr
l6oopAnzIvW0q65cY9odW468lTqCZzGNw+WX9qDkaHsXx70AcnVuxCVCtO0QDnhjUtek3th277Ab
hbhf+GFZvkOPtMx8iVdtOfsZlZyrTtMIL9XClTIpbRMaWNGoxFjLT3uEucV+cu/xqnVSI1YpouFB
StTrQmHDu0fNWraZQy1JTNqmIrdIaql4Mgkci8yMBy/5iJ8Uj84hxRHWjFpU+cX0ec/YNp98Xy4M
tu4yE8bz7538vSWPVMeK92INa7EUJA9x5EEvK5L7vNtqOFvNaQ+GOZfXn4L4BUQSx7qc6GwohcgV
gPQbSqL+kXaculNrvVf7r5qHHZwygcsDUBMFSUUB42A+8ld8MDL1jC2jK2tZO78VKlOhRayrJPFg
53vSeaTWc8wQIftFbXo9dVUMHXNSRRCK7Wz9dYRY74vpzRvQQ1yOOD7OhFYLZBqkOOOIdd7XUftz
Qm9kHLi1O8h1tifjze2Cv+ktv5cXKC+dmG7z94P/AVel2qZayZsWzFJXsBHoB4HjleWN4y1dawjG
cavWJfK3Vjp0BLZarBA0IuxEgrWrnEk9mZzADY9T9fl+1PkjpDHTqemnIJbibqzVASUvtxlei/d4
CSd9XzoMuq7Fkkq4J3yr7PYldjhsAkPKsJI2VJ5mAfCBQg6YYuvxT5ScsfntojVH2GKo/g++iiWl
h+sf2buOPy1HBRN99Wbag5WY98ov7Z4NRgAWLUUBoOvvLGzHp5Mam7oxXzDMY4K0YUOrcANkqfla
BmCnYTOeLfXxZuCWi4UZDV4p0zV+0Mgw7ltYFLcGByxPlsNMfhSqELj+QbA4T4kVckvrQvUTvvqr
6Lj3KwKsV2G3yjclSUA1skc0wOiAEV3ecig7hD/IMROuBnSjxTDl+widTZukc3FMp3GcO8N5GGcR
H35611zrNwtRibOm4ru9AaLkR8ahoUuLhjq0nmkArQFufcVm1gDPXV0Wk2/JSufdbkfCKVpBIeO/
8vL1+aFqa6LfDY0h2jj83xWHBjvtTYx2VAP8zK7zaqQfl3JBXMCAe61kf+EKUeyKsUipz+NSarn5
uDwoQs+tRRGNkZuBa0RRR5TMEjexKjZRTBR/UFJpL/ygrP+5A+H86S5IccOI6agqI38PrdzGobnx
wSG+QsJsKLv1AouBis78pokbNf6j3jk5fGjzpGHH2xVR71S5IEfyyfqIUBUQDWPzaHf8eNDAF8kS
Dg4lCBiresc3mKjvk77NmxuQpWdE8OJh8IxGAKcDgRxspbB52dVtzLQ4w+29hil2bTg/39ztpmNl
7N29XNCBX2dVyxrSLCbzoC+SEGoc2t4eQWo98Psg9D+26rdF7B52ECXPmvvuK9QnWg8Sk8F73uRN
iia/7VEw+1JgS817wzvLUrxM9xE+d+iyAw87FtTssufCLMIqPHfK5xXfc1OrDbZNoRTHnYirfjy9
o87n0AqnSw5IdpsugCJJMG7TbP8jygUZ7/b1sIdsneGTvWRJZJgkOSmjae3wr5aNi9IUZfyW55Gs
87Oj4ktJFYQgtz9C7LLXFWwi1dEK3sY8ps8qsceEmWJ8ldonn8m/Lt7mzxV6zyWuIZbs+t4lC9p4
wzQhttrazNZdMhIaQOtnm3io6doT1KVpv1uH7syGqu/Y+XNjgsKz6Ra33MicT+Mj8LVaHGpYZWLJ
Eb+WbEC50kQjsfuoxjvKYtoLX96rV47iNA9UyFKFUjrsnAJWwOHpZvm8Lh/LVTAsla6Pk9vhKY7i
MG3TGfAOyryvneqP/523qAgaImpjM0UwxOzCYskcbRPI5NvMPvgcn2qAIh+GjRKw/pbwgFF7TI18
djfxLQqmCFaZVs/xjZZATD9HiQqmHQP844QPvOwZOYu2I0JjFhqHqvCNkw6nMYqk+hhBzi7esBba
j5DZAuzd+GTQjYWYEszqAhS1TpuAzCQbdByqzWyeWIf3p+FRt6mb0q43sZY0KafQWXiIVf3jYfkv
8NOshYiMZCgN0/RQjVijm7lY5+b2ew2py1g5L/6EZFy/gU02kyFzAwuNBCum/O/uLTjazupK4mjB
Gj+2PScRoRWazbf+30PYuUUn8F20AZwnHjDsYuKYeas5d6K93xss3p3ATC2wfHpmKfM4mIpnGAua
GrD46GvH9690p+mDR8TrnOYnGSsGyNAb2DAe7mAUoc0qu9UJ+hqdrBqyAN5Y4+9qhLJ007ZXX177
seeHV2jD1HYEgFXx/4WUFrWgm2OeecKR63GgKvGpC7L2Z/eUREI00aIAFpuboKEk87d6au+CP8v3
Qz5Kx8fFkgvZP+tp4ya6AHXlivEaZlmBdUoppe9R5NczUpIpxEnTgYFvA0Ie4YGdcawAPbNNgoqx
uu/VRaN23FMd733LbF5H225IYy6EspR4ccvitUUNbh0X/wMZLodtLzZJjOBkuo85go4ysc//iuVn
xJ11PPUf+Sx7P5bPyayW2L+6WnqxuFyrjb5grlnbfRl0NKTeaLEyO6VPpfCEtNzPs84U7EipvGUC
V8VSMiMdr4Qdrw1KCk7l7WOGPfH4a2Z2mCxGv8f/wx8m9kXke8Drg2rb+dmRqwH+2WDNHU3e84qa
F/jnIj1bJA6wM6SYLen0H2T2ZAHINwZOvfInOLDwBBHw5ucIWobnsVDCRzpgk1c0bsjenHtBJ8+T
Q3Q+toPkhD53JFmtOBd+gQmQO4yNHs7ME2v8kbmWYVZ9d8kkKP4Je6yaE0tvUX2hGDXAqPcRg0S1
Zg0+GYmE4Ql9Mt3NLMvSAw68KQfIeMqMmHBDD77ZkazDqXawnMXCcepNQj+Y1DU6LjJysvjWwJ/r
Q0eBjIygn1Qh57MTmfuLhmfwVS0kRB6gRVk0BKsRyLTgiSN34ugHf1umT3DjqHs2ePncR0gpHBLT
7owZSrrj2X832pVuPd3iXo8204/b9AKn67fbKJLp7pcOtXUq+IZ3v6r96z3hKC1lHGWnlPqAA4OM
243HmFbNb5XWL0H7DRIA8Gp2WZDC6SWWIBRkVfX66/NjsrxMUNFb7kTYXAdkyD6vg/fEbckDTeh/
8TAy/i+cVh5B8gzxvewJiCGov7IKbv0j8hZnt6qAWBWJoVQ43zWHLTG21eXonTtqhfpVkUTUzhmY
YRojEV5UGYiT5TExBA2SFC2/DTERN5dXanMLuC7KW2PulBc7mB24RCi0qFKw538ia+baE7iBsbwB
GlhKKrpVExTZUD8+Z2loNhOMX+H+4XlwK8MDrJDo67AU+QhTwhvGdT48zHER32ezXSqCLcVmxPtw
34sX/GShGw3cJiCVhDvEeqktEQZe+Ozt/em44JCR+i6xPrutG30EN18AURmbIYf7oYigD9bUpS2v
cZM+XTN5BpWmYkfi8v2GGsRw+L7bZdpz+JLVPL9valGi4MdXFU0JDarRqa0FagRPnsVIn+4WKIhE
ITB91699qU+Y8lO+rRnRdvO73krPXypXHOX++exGy/QBwCeyqT1JeB3ceHI6Du325v0egTnzbhom
GEkOh/cXt8fAc844TANvn22Mq047KiIEQyWYXQ59Zsm401wT1ZLw0O/AXqj2acp49Lp7QUpWuvAh
KVbT3IG5kEeWn5NLpp4/hi6YpUXIncqTrMMg/BPrg/pZin83Sze0WnVnFDDQkVf2Yvkq3kef8PKo
izgEw1CaPy0e+oP2hCOtcaPCU/Mn5LI5P7N2VRc/CXotJiJaogXlAPmtckWa/P6d5O+SkMt2/hR4
Hcu6CsibiZpx/nD4zECxdD/QLJhTq9gqF7ssFKAXCfQ983tL0NlZX/el7sQtqsdxq+ccuBw9YHge
5IFBXqOq7XZxcCS9P/+FV1TvGY0MHDy9Rf3MHN/8YeWPgV4cdBkSkig03H5l0MoNq7zLpDuRXkIm
7F36AlfnqNx7nnpQGy2b5VhgBgNHkNL/NRSG1WAxGYEhfx5wLw0RSlQ2TSHZhyMl4LViN/OvDC+J
/G7XdHtoqZlqlSXU4vS42s55xVO5QHl8CU9iE1cvrOT/X4JpHBNC+CW0Ala0cdcyUPO/udyiNGrM
nkVQh3piIiPLHvKBkkwrXTGlMx1NY9DrYbTe4lOhk9QN+RN9SFG5rd9Lb7decMdxvm+WODDVTwTF
PjpHoo/Hhzdu3OZVKnGaWDRm2YeTUSNIDbVJ7yI3KnH60M8ILDn20ut2qeq+BtnfEf00IA36Q6SK
FlPFr4I/lF26jlSiqeVNnEiKjRuBSRanH5TFXnPDAyJjLFPIMEyeHsziouzcEKRIj/WOgyRdeEcd
WZGUIpgaT4AfFNP+x2CWuSHjWACOtBEFACvA5qkPgCFighhVVc4U84MMDxR+kQbPtlqHAyKDEVpA
k9at4vA6iTu0S8lRxl+yoj8UEbjEj5OG9F0g/H8KPLOJ0xUumauLv7wcxiLo9flrJEOVLcoSTZBg
6uumBwz0pTtp482srvxslqTODf+pbk2rH/BoMgFfFPvoezLd/wPxoB1KHgyTsjhTgyZplzq1xd/J
VgNhi8tvk+Py5dRX/wkUCXAQY7NPJ90fE+qZoJzS/V7ljggG2c8cOIkqHU+g+NZwqcipRNXsch0C
ainx0e7jahQClywd9i1pTQOTSSlv5leDkvKscYyOjMFbu0UE5ldMC+E3v6LpPnuv/eGm+ThxVKIf
SQnECwvKuvUHmDdcLBLf+J6aqEtOe6Gjr0a7+WBlFyr+5SWnZs9tbMW3l5dRXVAJM4XLY0sX4hPD
D95OAIbDBP2H039COkrX8HvX2+XWI3iOaVM4ywU9gX+b6WZ7iwjYj5U6YxIZxB7mO1P1p+Q3/DtC
vN+XyTP8BHX8sNJOAyaep/Bfq26rth/p/58VSqpw0eivga+jYd0zaU34WPvRryZxrrtqVC/fdEKO
KEVCACaCO0jlsSaMR+Xr+VholoPcYhP2wdoFJtU8F68+DJ8X4cBKaRILcgTNEOxS0rKtbeSmvTaH
G5RjQgbCz/ViRIG+ceOaVXC75Wmos4L9qVb9PWkPbJ7nOn42TUbvWo+aIIeES7XKDPueTg6ZaSED
KeW6gCade2tbMaPPyzWuq/lvJt7ts+zRsZy1FOQxQdhJ5inNb7FV8qpkmvlIPnawsrKvi2e39C33
0aRMgZ5QT9ooFGQz9T0ANqW6brD+m99/fZR2BxhqpHU6rhjGK0gBbYeLXv3dCINscOfyNIXX/wju
N6wfIqj/NpmwkBQoO94M033PUmrX5z7iWnb/kFVn1rrXhbl5y3ml9gHS3fj0P2XcuQmQi7jTu8mR
RfzRnbgnshRvpKtcHgU84umndWiTV11hnbCRGD4Tovw9+sddUyrQvVpKiM3mVnw2pb7Icu+3i8Zr
mlWThwhAOM8KekF4Qdgz0FWOlBaTJB0NKRdiZ8+QIbBPOWtQu1AOSHMbEym8JtHrXPxnGQQ8xjCN
DtF97NhjR7iXSP8sPM0uJvXOi7xZIXcKCAShC1SrA4BalzbXdBxmta/2Gh4y3ozAbbdt4twPg6du
JrGFLxu3jeB7xesYhKBVJ+IbVfyyieVQXKJTWEJn/vHfk10VaCFM44BzoyeGzXuDyZg49BgCJhOT
Dqp1kdCKC/PJelG7ja4Vw4kRuxo70afK+LxOCVXtmQXryu5JgFNWl5mjqNxhXkV2Mc+goT6QEKAb
2QoZy8CYW2tPR2nLE9kG4kPPqx+JGW4lJ4QS4pWY/hu/9L/7HINZVas7ZGB0MTwp4To5rhtxs1BO
M5ZdSAEBc4Pxo4rOlKRnv4dXKZoDkrG1RSuuOYv1xRBkMxkzfiBotnHfLF3iC/rqnJFiY36IS93s
K/BRBl7Nf2Ad/57IoyoiLaQrFyIKsr/eM6jWcVbc4PnPkvRzACKL/LWZ8lRtZ2lp6F+uPvUW5smw
5p3YEYcEW8gBD4KJm32uCsPwH60Pf3pBWtZ9IMXMnZvPbtSBzOcPcDpE8JGaJqnbV0Qd6C5pRR+B
fREwl0Es2wG4qCmua+MzOrfLc7NVz653+DtYPJ+PbE4tcqfaRSl+mYl+VU3ebObjKi5Shde6p84i
xXT4FXbVjXqBVF6PTxPynfoHbyMkGWlK+rU83sMFS4zVThWwNd8eKANg55TfjMSS00yRa3NyM6nH
0XuNkt1Xs1vBwZDq7dlcDtDEUQRlvZ194eIisXwlqrwIB1wEz8cMK0S/6EUrHG8/j87swPyuRfID
B1EoICvpvf5JJu3xAfOMtZKzlbFSIfTmnq3xvQ+3tFfBxLfYlQTQVnTKSIfI9Yqt0JZUHnIoEi5J
sNPmHT41y2VHkkFBcYmoEhUexG2DpQvxR/dv3oxVcxDhbeMC9n8lXIkYziAsDoAMY/PnadxfYoK8
M6CAUPiv/dDPMBuPWs1RmG1pLTBqTFQdE7H236K23DVnnxV8XzzyrSFIWMSYUY+oPULi8DL/2+hP
D9VoCwm1OKrKkF8K3/hyC7/cxMamV4D4B9uJaYq6KmEhCLbIXGCbxfP060O3+oiT8xf+mrtO9i3j
Xsj0QCWamzM5zUwdCK1jsm1StFBD27spbEcsDo1iY1b8/wDmZDMxb/3gOglu2aGBrL1CaWgyS6ou
oPWja8gaFJEePLJzhA3HeRVb3/Smk881y48ouhztiiVw2PcqoPE646XME5wx2QtQbezJP04IRaIZ
UV+8flo9uNOrJ2XyyDCNuX6st3TJmaM8JE025BOnYegQ2nOXLcIpK/NZRYTbQgdJsCKBS3Slfxz4
88Nin3aNeVI5E02MCXZkMOyi5Z+wISxbxWeVV8l4obN1OrXXWseunbYx2c0TXm0vZ/k9gXy81RJL
GlMlRCtg7zv1p0iZqI/xeBqRYAgS3MmynUChlhuzGFj93GnNYR3TNigDaRR9dwmEzbzmvbjhqtVC
qi5cEHSvSUvEPchs48J9JWI1tWnk+3NOhhejCJiyKl9I3kygoid8Klc2J+vVMeAnI0y8sMW78EqE
32fcwnskMCFWkfNKgWZbc1ZNn7DE0NMSchOj+1tNRzM7y1WWFASN5OYUYGHqRHaqfgErpqL2zVCt
5hVZf0DHayEsJz9yRHOIiBGfaoJXfeyKu3goW/2o2+OvlZLv0NmQqz2EJVnfh34C3MmkHGBA90Mq
m4iHBuLu8ssupDiela7IyxTBXIuDQyBrtQPTKlfgv50JFVgVmKfcg7JBInChDYMiSSjVjxO9h6KW
ROYBFXOExTGAUm6jgyhQSZOaMIacAlBrDDDsE+FHGgyn/fEjfedJeyP9B/lKFrWX7JZqo1OWpF4X
GT8bynzrmkP/cGB0A75lJHjplor/LjPO9pA93DaBNtWGrcyLuyxbsO/plcBdpR7WtoOBND+Tla9/
Mcz1YgsvxxxUpGBeSKL6JcuHDibK9/ItjS+V4nPTh/yeHFzWMx/q0LM35zUpJ7bUfzI/4Ld0kyo5
FJJaEIIag94l94NqVH8alHtKVOG8kFfjbzhBF4BVDadDsROohMJHgu+U78jwBsW+hQWiH/N8Vctj
QAJj5DU+PpWMn4UfHLPp1plLHDmCQa3bUWc4PTeU5i6HqqxkVsp6U5YOaohr0EnSS1ZP/VNNFcJx
jydlXPI7twO33ClS9JZBRhqQY0u2EeaEYfG1GJu7ewUnGtiY+qw4DEIsg4Hfbeg9Jk3QjRJxwdic
vxXJaTy80MxbS7gUEvIiWeurFS/7PYoBZuAqzVumiKAcx70Yi64MNoF/bgOOTjeX6NeaJo8yIFlI
yhR6HBVwqjwm7iQd3YaRGP4RL9qAUPLkjWWf/lQTt8J0Fj5Gkzf8Sz47DBY7kwyohQJiJ8rY//Wc
4BePwAE/2YfRyl2TkIST2dmLgJTbCeCsI3LKN/razLAHLd9Q0chWL3Ys8qqW8KL5c/fJmpUlVZ4f
KRLEpASGzGJr7S3iXDg+XZJ/Imac/OY/0pTOKs/1mOiUas6iWnP3SKv2xFEMRP4QBvj4hZqyrNL2
0fp1GfttThRI+o8to10gQ3iG5jeCsz1mztsBoK8eho9S30pXYKvQhDM/MD1TkXVm+KbCcqUV4pAe
XEg4wibiWXjh8Vv337WQeXGcyDRNbpcYBvmbhBfYKiFdTSZx5VplbFXsRW4T+OgwCbuiIoPrYqPt
D3k1cJ9EvyImTBAbTe2SqogRefITBidHOZ+PvqltVEwhS5cDuCSMmTkKkwvSbauxKNJ6dkCSPj/n
G2pFw8E4BvvoG1yGP70yRoF0A0sMgSKn776bwsaTbYqldcTpdHfV3kwPtRDV6GJGjQSUGjh6wcy7
7MFIxyfOaH+9jRae+Dg6srI/5sDG8DTnnbMnk52a+V67wQhcS/SukJ+QuDxlMhRWNG+iAH2r4Und
fZ8vJaHJwhdcl1F20OWcUfcydZMC566ahFlw7MPjd3D2gXmyp8rlVwogRcj7H+N+amRLt4wvBjjg
XlBH/KXuE1ybw1CKfFIwPSl0foHA2HI3zmWWUJeQrNgLj9d6dqdOS2B0SvbElHjxAE/1jcadWLC3
VQ8oV11nRIEzsF5lFWgMc5h1OnKbIw0O74R9ThYbdi3Q870UghlsajjI2dPMLaCA6X5gAjArX8hR
iMljvyhUArciWTVjg2KGoRmzcrEo6qGJs4iW/IPxR8EpfI9+N75ANv0wwaW5sZVa6EKLESERVYyk
np7lH2K4RBm8ajipq454pUF+5hRqMjDiK1SYu1FUjLheJsOb1NPrazLJ/SUYVrO9I9hjlSRtMAWp
lT4j7+k5rFO8uA3pBxmA/I0EuOsM6NPHJBp7+HHTdwwguZZLF55Li1o3h+0wjHpVcv0dZZfBrjPn
IIlldCtGZkh7Y53zmJaKiNh/x7MH5e8JSyHj7P/J2YskocL986n+IKDNO+uxsL0dUzWp89YOO+I6
ir4iJYesDLhL5poxiCCGZ1K3M3sLSCo85ZJWxMy8Rs4HDnC4+7a0Pvnv3SHVNS/2h2Jqk6eO4HiU
2yHYhQgLidAvM+nv+w7dHSh2kCcURgXLQh7YzFAOvCvUaI2qLfDly/9MHqIB2RxHsjteAt+Y1A8T
VzGCqIqwv1iDF63M7shBYIyjBJz8C++wwWRKWHuyLFGqbMWGcJM61qntKCRjxUxEJTw6HYFQFW8b
DBDgRhsOHpPcCuoDAmFLCRVom/P0CtTNytly24b0NCsYCwpmLSMgZIS/OV76uclwql0QwpBkG9VP
hmfu7MSK9+GKYxFYQ+dIrnq++GTrgTNjJIzTWqeKvtFB1erlStFbUThZ5mSdsLW1WRA44lwupwgo
n7SeOndgqiH0HfjRr3DMlxvw0aD4cfPJ2LiJ7tvLtGs2Aa8q5cW/rte1770P7kZl5I+ki8J7s8wI
27lSvssA9QosT14jsXfYa1EwmMzNPU0iylIq0wx8XVh3yUTYkz9USwrK6bvVxn7Pa7brtQaLXCbK
KCbU+nmkAfzct1SZ3Nfk1Y809UsPjsWOo5tk3n8TExT0B5HRxF1wa3CdpBStQoLe/KXDc66CVWZY
rRrTF8i345OnGPw8d0R0/H2ZLy4FU6WA8Hi6DVe+U/UDUmx4zlWYL0Y6HLX/T5/ml9GkYtTFTcY7
sDlINgPh1iw5iltpiFf0hB6LfyoFbsOg0wuPnayykvuUw3zwvnsM4kdjMUHJgrzWNnfbTXdHKxUG
cNvSfqnROvFEl9irRmUzatJnWGz9fWhRqQpHy11t7Z6lb76H+ZQb50ebkLD7j0azSA/ppv6R7Qf1
W8+yO+9W4KrV1Tp5tNFWyASNKkKUgGp2W2hyPmLBphWkwR3yEEqCRvhfNVr/2jJ/ERMje48tpIeY
KeVQaG2B+yXxAHnTzRCOYL4XzDKhmY3k5Xu70nt141C1ArFUTVJHDR5vLJ/+oSFzpFo8gPPtlc/5
09sUki0/sfGpDgioil2YJH2UqvxDO9fvxPI4oLOf+Mts5k/Zr3ToJ4K9kDvB8kyhGp2xSUOa3Glm
zZ4Sszg1SQMUdZcJQLP7IKZV6g8lFkCVCZxkChDsOXbg9rWONcypDqwsiF6lpdin7ESrULlKQ2il
jvdwN7umlTunrDgIPZe0kzinn7ia97m9GXSJvaXMHin3lp1RO0HYmulbqFdDuNJtTHmbykXNA3pr
+BgBLF6qra7N3swjdZgZIyfUJ3YhCYfFGth+xP6TrjTRqSWbgWbK5g4OmDIbN4Eq9sE1oo6t2tER
tXz95UnKX5BXaERTjbSm6msYsCFFhMF8VtvyO3vk4mqiNS3z3B5+OV0iV2F5Rg5bFW3gWKshPuua
WNqkMSsGDVbzLvA8p+VsFp3lQEMRFO1nH5dLrq5YnvXG2z7UeygMZGyLYhYsJ6svHtFqidVcPG0e
nWL1d5Icmby46VbtElcBOHOUXhuvED+wsRylbmcdXO5gNNI32KdHgVXx/FbsfIsCmC8XWmYUVpGz
ZTBbmyS8XxqFm0nwmCBub4H/3DPh2djTb391vTr3MKlzch7paDKTseHbENWV+H/8plWRqsjem4ew
vKfQDOfFkxxVESf7BVKbHOx2V8aEkBoXaiKJ6v5hE+KtUfkCpf4bb1PdRFAqaxeCGi0Rf2K9yBPE
w/NcaojyVoNNkWoZCJ2f0+KVgNzkkFTVJLlTzdgRUl0qFaWbbDcbLZWXDvyR+ljLKBI/8W8EWSgZ
DYwj+Png7z2INCDzglE2yMiXQk3kSLMmudDfaHjazuj3IYReIwTCREO4u2j2R7t03T6eI2CVSBWj
l6BV3gr1G5BBUmRfi8QT4ZNJHIT/Swq4Rl0HuZSlgzJvYsxbQlYPj+tcKZ4Fh8PvV/j6XtiSAWOn
mRjbT5Sa6ZAcJXfmQMNJa17Y6x/zbF8qxcCe5OC7Yvq90q4KAEqYuk8ibdqChyhIacs8pNxkBIb2
ZSYol7dQSfTzlVXCth2FLvtWnS+eL2BmanEmSlblaXnCVRvFrgYyL+UngcAfBotdigWGninoKr8W
vM4yX+oBjP/7Rbp5+15afmJFyETKYM1JInGjKKlfLVSr6aFtPBLmzker2pn4SnrjuP1FSawV4JRJ
6xTdyreCJ2xs+KwBs3HSSJBUOLAWsgGRW57A6epg3dUjLBAQqLxSifIDGCo9v+nYrXEf3RrbuB1O
mDxm+Z99Ladlh7OT8VjQFDQbbTkpeMVm4yPiPD1TwSld+7ZT9dLnp0oh8gQsY3XaqAXoIjILsFp+
lwPuIPfV9Xqnus72lfvQEi3OAUe0mvEATq5TQOMq2rCfShMUlK43SsOCv6MYTCtC7/xvYTLrKooA
3CCow04LJ2wzUvgMuOyhLddNcW7fAtstLNFnGG+0wd98gutY6P1r7NCA5+lTluhwgatYyT7C3P+J
R1xWN9nqCdfkRi4BsM9v1jHWnS1+cs05aXPu/mD2Xa//nlKNUsi/t4quVrhXGUOYqvPE4Dfa9Fo2
qUfDyVgnxDq8ytYQiUTnla97hPCRc+K8D1aCZRa+cnPAQQ9n20Nq8pcTs9zC3Cqjn1HcpuN81+Xn
++3SpC2K13hs3oGO15un6aL3PDaGl4oUoGhrUPGIGW0gWXksnzX755AIh1c+pC6eYPNAmycPvD2J
WR7CwjrSPv8hvvDbhiJakyemSeXjBfUmOQY1zpk5deoGDa8sFGtk5dPSR7nBh4inF0ENNv+BF6Zx
5nZnn8NZ04AAVu63t77fpal2bpxHeT4wYlEtYLM7URItCs8IOkpCP/Y4bD7nWhDbSLOptsQRBe1d
bPYNPQuQ+OYAOQf2ckpQV9veb+jZFbNFrtnQsCc5+2J7vK+XKCnQx34lAG4DdoA3Cx3XeXzEZWbC
sN6uKkrsrvTG6Vd7/+0Sb8Y8F+3PgUHFNJuj2AtayuDhZNausO00VmDjprWTxpzzJGuifF4VG2r1
6pCK63dKWee3USto3EbdQt85hIQWgNgkCKqysje9UhUfsKTIil3wIW4AfpZjJpro28Jww1phUx5O
K2O+Jwee7xXMqRsJNR0tXU2mNSC0whnqEJkNk7Qk4DfmovwzO4Mp17/261TGOYCRVwsHqeMAZJX9
wlDB03vhprey2IzTTJPGlYZJdgTeMdwarH37y301ndlGvsiJM80n4fFD8K6FhBMJB1Y864w+ZtRD
6v2H4h2VRkmmcaxAx6xKcn/UyTiovSfWJ5HsW9HHE3+5EVqGnSCxAOtnZjrZsm66eG6rF1uHTplQ
LxMS0FLFy0/cEcQwtFAIUJ30jDkuMnp+xK8v99GUCGmPe4DaRN3QinXDiMN6yXgorUOXOCO0pSda
YTGHtzcWh26ZjirXFgl+4/MZDiTHd9MJniFZMmccw+wtPBy1BW4WRxTZam6cosaeCm9Lju+SKwTQ
REy9eRX7Td6zrIcvK56khWQpIbO7uyErtGAj6PDrZIErQjwk6EpwnS+XLfpfp4wVTYul9XolxOTs
F1Iw46yA3dZv8Ju4anlnqKyneiVycnpieDUdLr8X2FcLFav4SqDrAT5+pwRKjpdPkP/L4bO/ezrD
qVANhGOtWCVW451SJ/+SOXURCTOo0BS5a4GCQl2AQo7ldYbITy2IUnl5ZDTSANwewPveKVEMucrY
sE0cFrY5d70McdSZ5a+uIdSXmip+WZnTgycmb8SKoUucFAgfoGdhq2pfiRhxbYuIJ0kl2UL9GD8h
Fx8RF44qTRG1zIu2YmW1FJDsiBKnHu4QYTUKl7nibTOl7bXip48/slXMEv1jAkGZt1/YPN7uA3FD
6iUwtI+tBFL0HyIcgzN1XwMr3Q5OeBXElp4SUgz2OU1ccYGOfkhwW3kwolMGWV9BDmGkxeM5uQL/
JijleEr/ObMq7wj6Y2gszraY8I5AQIhLQdwmypG6mCIUkm3iKBkgWz9He0jZggNGg4izIRU7YyUe
gH+cZRCD8CGNjPRk6NjTVYOMFAFkP0UmcrEm9fgUosB0xc5d2PU27sfsPqjNssTKdrE9rwveNGTT
90e40I6vbY3fBh0Lcm3R1lF6qDTU8S9otwaW8wnb3/YCmkCtYz2Kd1E31B4dK2F5cCsCywCxTsx/
rpxON9b514odh7aNwxq7TWGBzm84Anvrk2It1hPdHWSV+FOQL1S7WVbkr7J8BWZmQn/JtCYKvFVV
cE/Dbis6YuvqFWDDFaiLJM9XDZeFvs2dmVgQ2TWCybRKvJOQ7PjhQ2cWkSci8JQNlrrOXJP+1cjO
sIKYB95BUhRjG9lvvtOg4/MPLS7LJOv7M0VAopNE2g9SyR19a7F7opMGs/0OYYrZwACT/i9dYGIn
vqHLopOQc0qLr8ueqMbYoQOMzdCYeJtt3albBttGvt57yk5o3rfE5aax8wWc87pcXO3Gg6zn7kj4
tK3UFVuF6v1Qr9zJ4C/S8SknmF0dad4FzrLpAEfN6rrAFIEyHTv7zh/7uvu8gZUK1PG/wzng6rp/
gzBD7d7FTnbUIT5RN4ttgdhxF3A7mG6AfdEg4lAnDUrF0EsPUgnp4VOu9V1DUrne7+lJ+w2MXZNG
YG2SWn+nsCUCvYKIpSrWcULGpiGc8CcXYxgojkugV5E1pmk/m6B0ZEIkIS+uBZlYKWkeO97GWhTc
wL2nJO+4sDmG1HQzBUYaVPBT69lx60aaa1LpCNBvmp66XtMVAg5mMpFiEPcinrLZAYmbyNllT5dp
z233WexXZ3WnKvIF6k6ZoFMrQiX8JOm0BcSzwdU+GNN02Hr68PN1MQzr4ItqIAsVtHB1GRA/98pe
QrYP1yKMucFjapJ7JQxocMky37mKXzvul5o16eJUs7d6chV30tG+BqyGpzL+55PMemHoA2ePPtdp
0veyRiy/4iUbwp7tl2WLz/nvooWbUSEp7pwgI+YfUUj0QwwJ2tuL0hVP3oHpVCF8sUKn0sWmiNvW
dEalZfG1odWb1c2wixTn8XYmKZg/tRdJ1TqLevmsVyIZ/Eu8iDMkwOcA74HsBZTmMzjzqj82QXpz
Z9mH2gHI1dpt+HoHPWDLhrFDgtdqexbc8lkU+nAXzvIpy8wpQvupwCaz5E4qrmFtTVSAFoK7N3Mf
p+RhQsrwa7Aa2MkXdPqQgR4sa+oIEqHiYLMd7of0i89GRMvkcFbHPl+LsaZz6XfCpGIoC63mktzi
/WixCxCZbiTNiXVFt0pVbRbkWNVxJCPbVJjpwoxzWzbb0FhVx7MJTg54n/FaCq5SU29u8WCz+naG
cCU72jrcW5qJ3OMa4+GXTuNb5cg1eok3aGGgr4kVDlA/lk7vpjzRFOgUjdP88SY36ExWgHPeUgU5
1bKczB/+jnGuLBpR2QGHAJYhOpnFW1rfE3upnaa6MIbBq8knhY79fXPGUXXjA2hEkoHE1mdTt9jq
XEHWJ5HA84GYVDtAwSVXfiBsManJfjuO6TqvDXqPgX1Bzv7Yc7VUzX+RA9foe24eCSG8g2Hg7nMV
26R5EqNazy/ZBJw7sPFGFvDFMN7KM7OLqlQ4iuJhyH6J7eMCXWzA2X87lZUq972GpQCU1ECCQU4/
mnrj+M28aGRfCorDDYOOgTCjHVT0OCy+8biAH0/I9CfBZq+Q/AgFP2PTO7R0WrXr9kIJUusUnOb+
9GIZaKlFXP2S3zxV5cIYs3wvEUe+3Wn8yzr28H2+RTGe/DWccEku0JAhYiV+GAteIVgB+wgyEe3u
LadnAyu28mMIjwWKv2XlV63xJNAFu1F0QBnXiDjAP/fd1Ncf4UWpe70nxEi+Yco4Z18mpfi+j9Mu
E0JgH7sp0Z02foIqlvARnlaSNWAfAkCmFyx+D8keUgeBclmeVTK0uwFRp/2n59XS/xm0oWUHjGRl
6+ygyecEp/i7oqwJus7sNMJuilJQe50xNGGlqWW2t7TlZ62Dj05Ajwb+RwtfoS9rdFN6nDMUzZsg
eT7iwiIINKMfwEXOxZ0Zbv9iNpUCflRU1nsTOwxrq/8PgCON+tUP+rWTFzaGRqrGXVXPXGzKtPc7
3Bi3xum4veT7O7fJoQbe4RFjBWbmR3z6ipFYnVR4c8PEoA5NEUfrllMWRWaxm56lFnyeqUvMguxj
S6b8742tBZnC1YxohD3PIyWaY3ftVPFPPpa0dJsbCSmoTqaPOTaQVhzfhG/4sVWP7GS2WlcwBR37
LQ5yMrW42h9EGQ7ysIjWthVtKr8lTDHjyRbyec6lZabQGD8vKi2WG9LeeBFCVjTPsw9SGT7q7R3F
sb2ZnHaSHhdzgM1t1Mkv74N/9lJs3yRmX0rha25CQ+qIrQIdBwu2DveQrcO1VOeecgJ9Odptzogh
FgVJ6tabs98DBD552VCnrYckkw1ykeQH2BCQzPyhPbcSQOs1hEhaPdhR2Jngo/Me/MsWSMFB1fTZ
yB+AR+qmd46KgUDqJQy+paye3lNuU7cC+5XTxgX0RllAXIhc1Lzgasm5AxzP0BztV1jWeiEog4UP
RfmAhnSQPjmdQ959ABya0fGjhwkzd1S/cNXtYV/1+or5w4SGPARKFJLLn7VHGnnZcFHA5IGDFFRA
8HDqj0qVuvTYzjBIclU+zOeij9nICJYQEict04K5apj2lJhRstzlS47oOQ6P5B6BPmq/okEaXC5l
haDgdSzhrUXjAkNhDGUsVnnlXZQD8D48jp85dkE1uPoXLK7Ra7OJMsgsikaYCL+XIJgtfmAtBb9l
HDy3RVHLcN8lW7fZxnql5641DRYtSXgNNns5nyL48LGGSnHbEJyFiWf0mlr1XZSy+jFHaZ4E3PqJ
gQBN15V8TxUp+54WayN+iD0QhqBOnlEFBU45PCMcLOfvirgDwgi6a1PwCAY7qtoJXhaIJKvkwwr7
hjXvFv/0hXIZT9roXR/EbrjtjdjS+mbOgUm8f2JvRiSVwQzYOjAsn+vqJVv80IkdAv+kBjLgUsHe
xl2pAebpYls53VWB/ijzDlquQD181OQCeeTugpAVBrw4WJj9G3WviLg/hMgHKmwS4e3DI+VHqJWn
Jv3UdfbH8d3xbnIgbAcVqC6XCeBEZ1+eHT/FaJ/RJp4zkx2NAuMjFYcF4EII8gHWeKy/Km+59y2I
An8zL/daFJSQSGd3PkEzdpsVFN4ox0oiAeaoXZEELAW3/qqcmilQmjemEIHaww3F+z/y84xJ4Fph
fSo5kXFlxNYe+8PkqKi7I0+TiSpW2SW4hleeW59eA6qVQp3EImvtJMkWdz0znndEovlZ6BgI4O1Y
/UQqXNVYp0xrtPf3aTvCNEzKzE3HpqRs/EwuddkhpT/Ur789WoxLywxaogziCeMWlepNX8FXqwz3
rqi4weN+MzozImiPRnxEYkuVb3uJ9wD/vONX+haIBmVwe0sutxVVJYvdBEe8o+HNDFrSNktUn7zI
7Dit1jv1PbUyhroAu96xxQtX2F8n1GBsPN1ru7ZnBgML7rVRiuysI9aQV//4v4FvKhobGgNTVDKV
eHmD+SYR2G/cB1i3MjjH7D78X8TMxgHK8l8kGdM5177FkF7J6TldDKaGH3xGPGKKPaFeKU4R/rFO
c8JSvFx/G6vyLt4835GmbpieWK9PA0xFOfW0LAIptXrggWfgQwhVeBz+TgkCKtAEkR2TaQQjAQWD
fF6+arkrcfqZiPwpPP8a2PqGjvw0sm+g8tX5OQoyrqaWX1ssloLoKig8jOl8q6nLBufLB5gCZLhV
E6ilu4MM26RTDGhpsMt18EezV5gYqKWRf78rlcnv14lssCC/uUS/R9m7h6V/dAnPaPSb/3Ai34yr
wSlP52ZOJa86pBYrBjsm/a25vnljIk7BwRpf//Ra59/m6ZFhTwU9ELEw+MC8S2NK8sm9fagyWHdt
HJDB6bUQk1bPspaUoSi0zv36wb8/BI2NkdwWdPA3vpk4wtYoiOKUfZyv+dpRx2or2kdQdO+TW9Mu
R7YI2sDcMAKdHdq/Qq28tIcs3DAlUgfA+NPiq7G/958FjQuD8reLmZ/RvEap13LRF1R23Lft75Yz
a+IurMi8a14/g7mzbCifjuSQI//+P9B/nfEFMKnyB0IsRi2VhJ+IROaOD8mmbSkW94z4pX1T0T8+
bLphYOJsk53b5T6ApAs4FkB/2GnN0AjMzfpXMLSLoH48kfGWlKgqqKvBjTh35Hk+r1d2QAL3zZ/F
Tsnryoq+5+ApFF7P+625r/yYs1VaCxLK6e+mSi8OeRRuBoIXsGQwEGf/zxj4lt39/5l0bUn7Okar
QyspeCFTYxhK5aZu8Ttv06q4u4I180h3kLWkIVWMRNdCApsfMkkof/YnNKX+9zCaqWrKWMMzFN32
vOcyt67RL6/VLbBUq8G2MRYCY0+EV+xJV2ikdv63ONuPrsDjsPrHw1KTIRrnjP5/wL6J9ayZ7+av
tULDf+nBbm363pqZ543T4xMP3herxZG+g+NQ0mzX0gLMWaMvI0by72jq4S1hwqsQr7uz9dmCJEZl
2FNqX3TEi1/JPbRD4ICIpyt10atm3eTxomnT3iv1MkKKnL+JGdN7GONT0oKZR4x9ljxcgZrZGwla
TY4w9hTY71KDgsb5GSR+8xiFa678RZyGKsKJQ3LNbmUMIrcL/Ei/zNwA2jntukx7wveiocN//Kzh
0Xw1Lm4WxDdqonuKc0uSzEyZ9IYQppE6kScnm8sTS0L6yJlesceOyHxAu2AMJzMWq0o6u6hPukLx
Sg9lFKSKJFkm8P2pr5hnQ3Xk3PKmnAqxe/K7/jlCF5AzuuBx/Gn15GDX7TYU1wkjV9WYmcXaL99g
kQeInHzptjH+hGrktoRRyuCk+n7Uah5xHOgYJSzHrFpT1JBK0zHH69Bjaj32dravr+NLdIUV6bE4
AuYmuQMEtommatE6bdr/OGZqVbwi/ksPWNrUJPI9xW5FjWwDhHvyxyhlirWZqW9iwL86RqldXpY1
qs4WVa+OwAG8Nzc8gns6UHbHCpMpeVKu/2gMMxJiVTgJ28Dn9UnieMAvE2ujXNpqm2QQ03YEipGc
N3G5+ipyOTBpgVARtq6S97ZB7Oe4cPDWY1N3jbh2ZkKJfr1NlRSZslN480aWtp7/ng61hiFe5bn0
3u00iauSLZTkPB/QOIpWcCaWPrSwrwzrXa7wDOusNkZsmFX8IGm8ctjMqXkhWCXcKBu+YxR3CcWr
pkv8c4/OOH6cNK6tgKkaVHJ1GLp8spw+c6r/9ilyDosy3q3X9wA/F03cBllua8/qq2fn2fsVz2dN
PruPMYit/seNXVbke4l2pj+Xq+G3eXOyk7E33t8Ghw0ZKlL/Y9jXJ649tMUmurqnt34Y9Ir5hE9Y
3s6OtpvI/Bl9vPFwr0/EwkqVdS3CThmVOnbrUxkoIMjH2e177AYEzR3ObfQQa6teRtEQDcbbyD1g
cUpUNArxFBp+B8NYXlEUHlz2vfcmHKKdPk09Vps3fCzylHv7gzJeaUyHmLbHgqSxxXOroouZw50u
9o4sHD/bthEqwxf3wOCwgdiWLxVEuQSDkA/lVDHD6TEdysSEDH4JKeeYkaKaLrn30SiF10UbbQXE
3pvW1I/8ptk/TVCuHAJOQRgEAYpPPc1iA8kYLIp43ub+JB7sAWS5Rb4yUOIUkp7KA5ee+wINexLg
02/0KgnLCGwQCO4aTuNi0MukJnQ1DRd0aMkvYstueGK0SoS4Pzs2qOeJxcXGrjOmgvCZHE5sk/+9
ktEgrUXahW4ik3lCFaxIxyxn/YT+Cf52RmRreSMMKBLWmzo3r0QdIocJHdSvU1x1uAlBLW/YA0Ut
LVKO2B8P/D6iNjBCsToR0renOkuogwBuVq6Xkkpi5vkzl7NM80LdB1qqoEi3c+/PsI2rkHnwJo/d
JTn20H/us2arpEsvhcT+j5VA17aDH70jUxlnwgA8IHfFI1n+k9pS9t3LTyUvD8FQmKFsBxuwDvQe
WhXAIQSqa2DSI9MirO7XNmolv4Ioiz17NXjnIRkO2lHVGD9CtqhQdBPyyXt5KSoexU42AmdZvPjh
Pl4prEgs/wSclXzS24Dnl8CNk+ahV9nzS6cWTnfyKRvi/KvD6rsYguIyWdR7S7axLQUvT0zPu/rQ
XeA6W0ngtVek5Na77zp+u4y1cxkv5kouz3HyjuK8Y3CDlSud8Xw8ipCUoViwLU42YEbIwRZzXSoB
Tdzt8zjSy9H7CchDJFtSwnh1QoBlUx9W6efE73F6SRQccDm1B3Hn94vqDBCqAVGk/6LhawKxkNi3
lFn4cz5AUwBTDt+iMKUGqr4F/D6pyqX25XDOhPJuClPLAb08TAaYvlgbUZz7NuLSNcvX1o4gNV1X
tTrA3VA+hoUGNaTFSN2S455x1MAni1gqpBslJSZ2S2fEnJNb9BmsKBs86sCBhpBCB+HTf4B4pLaf
Q+U7OivjyWL1Jglk8eSq9yepdQSUV+oG8/a80W0H3V8Pcyy+Ey79AzRBFwnocQT4A1THIcwp5xtj
M43udWrTWR9hyEOoqpP51YltRBdQoeYT6l9h08Qp3oKpcUKU8sO10hT/mmelkNffWjeFSxQ6HEHS
0w9iPA+LcWTuZnH3PZF0/qnCCnuZaEWQI83ysjevNqCuofBYjlv9U95dU+ygPGMLCrgBdMmhkDD1
CK7GwLQyfTfoR45q9MyT/75rtxjTbq5PGWS6VBP1Ig/vn7FOWxpO9JahSamff1g7bPUIc0Gb7bx7
JbPNn4sLX+rC/7GGfIbFvShYLQluO0m4r00mMWKksapn7iArJpWAGcXzIhC/pMw2mmCcshiwZJs+
YvvHmUNCuTzB7aXaDnfx6hNfBCWLiLJjoQHZ4ZZlNZWMrpMeYwK9TTJkvGOmaktfhgyLz92Hy7WD
HXcRSUvJKjoSGjnt3J1qD4jQNVkecS5G1pybetv5pf9H3drcKTwj95AVOjVWv10W7ZmebwR4u8b8
nMoBpGfc1sZbJqSWE1if68Kl04uMf4daQ/x76CizjSEb55aTSa14+Q5gsj269YTgobYs+DKm7eGI
1+uPWotT24Dm4qnhVUt5Wy1iTU1pCoh23wkmAR8OcBUD+q2mNaNfDqBBD6AIuKmTxCnkJuCP2foQ
u3+fUMhiXzfGEi1y15HvHO+j9F58ERk0Ak7Tsx/uDwV2B5AIBaFTBmuH9ntHnRX93XXzwMxulP6r
MMVPV5ZNgwFQxfcrTK2HqOh4KIuAD2PVJtQZrYQhdBGFZsq7qLSeAkKpojoMe/ysZ0XrHy5xzmRb
SYDST363/YtDczGnuwZc54Nfo55EIPaXmaBLqIh3mx81RXq+LZwldb4tUQSeCTP2I5pfQitd45XF
KdNSYv6lk6yVnEif5Qq+U9ogf8emA1bs+dBYkeZNpD6eHY7Jc+aYZtJT+MeuoilebC3ayIrqaiwJ
jPxTygvjOS4rrnFGYpScBj4eBwuqc150LFMcvbJxTk7WTz/doomeAmz1gtghvx30/AW41XAcjY9T
YrJSKNFVQfx5mzDfTD7c78GRTF+jgGa0sLVnjAYlJMId3875GzmGh+1U1t0evSp+GWJC7guGDoOd
Hze63OJ8NJduNOXFyeBXRLZ1do6usIFIx4BWOB8ASMMfAmFgCymITrkDFX6ZhZbtHQfPfb/IkQP9
dx8Q+jwMUHBEraSS0p52whh7z9hEXx9vhoNDDzKEnqOVw7SRGVLGrvvRK/rxIQUc9H0UZ7kGwSa2
q1gZrcC5udLV5afqZkiLusgv+TUM+JESk5LwlSatng9ZyrczJLJJIn+v9In0uFDWV6UEvJc/s2ks
4JVToclopzn2evBcF3zWCpV3+WoVAqZd/DBl+1QkWR/aH60vUDy6xsV25DvGGtTSy7sHbm+jEK+n
h+zuOIms+IUE5k2l92bZHXZ0r6+aIu8Oc0MCzvT8ttJnKsAYPJajnc5rcpWTZ2By1IZ2MOR2P5ba
JCNvkBQ2VpN3A/BKKZKFALCFKnoNaejWtBh7VQlh3rOK590Tmgk7BSSEiKyKFUoub1f2F+Y7auL1
qCeYJAwGcjD3jIdrrKzjwtTqKfA9DmwKbkcTNJMslGacvBTfsjyg9c/BJNStRPuQs12Z7kX+1idC
ngV3VwC9OwSK3D02O3kVDr9rU0ESeyfCB2sADdIzlHD9K5Kil/pBz83V+qmeDNoceS36KeV53pI3
ot5iLK3y2+SkhvPka4LyUH1f87U6mG9Pyvo0GSkDoGA3EHRhcYQHzz0ZQe4ho95SV4tEr0C0CL6A
nN3EAkQZTE4Gcqc3maBs9zEYgCgY/3a1zWKKJWYMBsM4pHjxEz3byIjDWQastbbWiBwBlevgwtep
xpD9vq8rIzGrigDNhaUuJji39w98vLzZV1AnBdebgP6DrpJlX8ENjvJOwLt+le3UKJwDaJYR7bZe
jUbYpNS0s+OFshQJs2gml1IWH+gV+7K0Q3cgdA8IlEAybTTLvdXsX6ucKTreDmHYm7uMiE+j8Uz9
Vm4ysZ3dArR4j40SC7kaO+7iAypJjAWB/gCI9/bakkqS4oxdimXRaN7M+JWI8paWFlxvFZ+xiqpz
CZ0AJWj+c6gHqptOCaB9w8cVwRsjVv+ckLV0JmXmqxAhTvQIhhtdU7KRUnJ265KWd2zWEg56Yaj/
CnSWfhklNpHNj0SGjuSETcWmNdtnR5r26O2YS/Bzl2PL1BShhMAIwNOk/OEvOlNYmVqJ+z93dlQb
dG0dQq43S5ifDF4eTK0kHxf1Rmau65KrYH9pESKZ0A4E/GIG3ld/wIGYsBfpXie+d6Z1k47q1/Z5
7A1oWb9vjJ8IKBrBwsq8kwY8ip1C9d0oTF2iautohWeyWuBBhHqf2oefzUEItcd8zwXCSLn36qJl
dHxuQUEIlU2/DQdBtYBlTFXvIg48jrWcJWbifQiM4cy1sfDbCoND8mGTT3q4Bvd9CqLDQo1E1U74
AYVHPS9ZLRB1ilOogzeHCxASZMrSoeVTVXOJc0ddntZKF3Ogd4v66Tk+w+gKpucW3xwzeIZcsGiL
x7U5Gs6jjWGrAX+E0xZXQ136ccnK4u/h0xJwHm3qMqlTgvPRMYf5rS/oJFTYAbIegThM/qd6J8BD
9rplS+SSPWwfTitR4lf7d2eLLAYf27pK36G6Cy5qBDWcF9IBoQh7+Tat9lTQToqShhr71afggFUg
FWUex8hJYOX7dJ4HC6pjl/XtYWWIJ+o82QKF2NgDuF0cN5XMtkY8RI8VAajCH6UHhlBK6ZWiGRd8
rrdptLUP2glz6XVK4gsTp6QtpMTgIA+J5CoE6qDILPWcdt3eWwaR2wtIqMrnnD7h/tkXjkthOGHK
IorVjZwCeO3WCzEjr2Tg7WvbHH+ba1BZMCZbvMXazBd1oc1zSG9RkfLCDLKOR9tqr7CFpBWWue1x
+zvRaNZJDKp+KtLiml93ShHkeWZxsEcEvZlOCWkEM7eSly/rnTDEkFjcq97suce+4KPZDV4nh/fe
W9oBv8FltftwEUfBhKZEyDG+Gw1Pn0YL4d9hluQYAVtN8pe7aC2v1YHrYutpjmgLzM99DIPLQGxS
L1IDwDUgIXDUn/VGsoopiPupfpnl1uKOxkKRr5qpYZJjaB4enejF9MwjCw0BqjSc7bkyFg7pHScp
SkN1LJvS0+lXS1kpfijNK19q6KuBaEU0WAEg7SQXgwtQhOXUIuWbBNZqfSyGFQp+RUjEwciSP3uD
I++u3PK9EoKxuAOHViolZaI7p9HBBF0Frl6w6ciX9JLU+ZjuUSGcJ5pASW2Fvsw7TP6ZEhKfKT59
U7ZAxO1rW8xuPVABWBBx/IqRl/JZgMHDwakeBFUqp4tcgWS5sWL+q1JbcbGpeSNAZfWyem/FX902
yxL7Uxybmh+KodayYeOJXlYh4aFHFW2xfQkuQw1HqS1QWSzgqYkAKYkws2prcZ6WHAA3slw6mjJJ
EUwZ90skpuwtIXrC5xv333rv+RQWaWWyrzsC7HLTHE/07xnFKq6kxugwq74Ab4dMQxvK01AUcRNF
PbeXjQFXx7L89WZ4tkQsy4WT3mr9aPujBcnCbStzqskiMSTwS9A/Ee+IW4j9VvnsXgb9TagGknd4
UyDplrcW+XWrTVumqWLTqgKuC3jGpjMDXyrpy2p3KETTG8J5urTeMb2+Fnc8qxOlFopAXpE7pio3
ZcY7MglV1W1iDjJn1+V0H9gK4jRQtXWCNlrd8/E0FDZH94+JaM2SiV2PgmlEd3S+ZSUbr0Wdremr
a0Kgql95otFgnRWRLiDB8uUits7lIq4kWCsq5NDChQTN7Hk16qqTFOGlcm97F4+tdt00pRZ71ts5
iSBaKIfYzi46XRwTOJjgCY0aW72Li5nJNkKXq22FLWn+T9gmkdnuCca+8Tx3+ot8PR1VdJxHvkrv
OZQV+7V9AfksyK8yYEkX0z3BkGMFSHGgMSwxSsykAQ2sefb+4bzfX5YsgNhqnWESkLm1GHFwSo3A
B0vB9RKYYHxn+XluCRdWliHytgAQcu3RKJE0Az7LhFIRk85oSwpaMSF0FnnY2bwXroLrnwbICpnD
Ax6mx45ipxpPtJZa0FY8ty8it6ER+k3IDIJKYFMRN2Lo4tiOzD8wf1CGkLpWXRw6J/BqT0pOy73M
jT0m+2DkSKfhpF9WymBWfoM4E3i+xV/3lsqDitvSlR4VhdmsqQNJpl1WSEXNB5BZkNzm4LOsZbRM
ytZi84NZrzHY/9eU2caEzCku6qqljqRVKfL1Mwps1s10MnWbol6EvFqQUQIz61JfJfAu7NkjGwHX
tuCJbiTY05JMT8AnBfHUTXuosMFfzJYNUbek4VeVXRzwfzK45GWqf86xl8l7UZUEIZ89fIZm1R18
bagaOVoYx15a+g+2lKtIx1tP5kSwl/SptG2QnVlQ5dG0vUQed924rZ+YMDPTUFq2tn/jlxWD+BBU
e2FLiEn/v7pkUT5Ew3QiroPEUHe/c7I3t8IL5GluEVzcckWOrsEYe7wPpxFW1fYt00n/+14z2mOA
sLIsLVPpCeex7Uf5C1RC9qtPsBWHVKwgKIq1y3ggX3Ts+0k2qwToUv/XfUbdAJkkpKUMCAxI22R7
W/ZZu8VuoRogSo76on5koij1X/xhTBa4S4o/xGtuinBBVThLNPky8C886bo+AKtrUcpJfrKoYcUU
6OyB5Q/PFVwbXW639DP2KhoxVnnjzybScw/Dvlg0RneCIP9cwd3iVnWEpBIRS8Y9i8K3pFX8jF1a
i0mWm00BDDO5O/sni7iNxg3ZqC9jMwjsDfjPie+axSHDI6Y/Pm3wXOv3Y88D87A5ep5GoyTJQ6OS
JNSTIVweyr1YY3eIyX7Rz/LhY6RCjJsCkUbil3c7AzsHvuWD/ExJLjVaEHE4kxzpzYkQjremLtTt
goxMoRm7LRnvlnPCf18H+wNKZ5d5hCocemNIxkRKan/G+uMVh4A/Ck3BEYvbYqkbMfhyEAQbexjl
O7tCg7+mqx9EaF4VKnYMoVkxjstkgCEURRkEQFjgMpHY7MjysUch6pBV0KcJI+/+HfC+6c/Lyv6V
rITZ0Ir4f6bh23THnOZkC+mHYynpXjcsnvWvpl3NgzSELdaKzx3vEo3SJ9zw5qWn6MKVa+i10uF7
9CxCCygAqg+scDAF7W/6qCgYIMKjp1aHfj5QjEucVk6F7WGavZj67l6bbQfGZzBL7nVXsnNxaCP0
ubXjfmwSCpTbaoaTDRG0EdZr7Fn4VjT0YnQwoF0Xc7kcXIyVHuIjX6ljK0tfJkDWDgBaCAqJtsYv
UhQs72T4zQXO3dxsRnlhvv5KVKdIqyYB78NHk4DUEtMSuBLLTx8CoqMCmzXFGVs8QzRKDwCTYrLK
4gmttecr5+v+/FFBRpMYGUNRarNVsIs8GH8yegM2mpQmCYYKoGDiVhEJT3swvX5Y8fWoQQw7SZm3
pKdhj59omUxX7TAYaALtqkzxQfGtGCkhS+quRoUMWoEjYO9jmJzud88nnzYx6qxd4QVrPxyRCv1c
cv3+5DK9zo4ZE3vEjyj4+N7sn2GWiIewLq/ZP30SNJ2aT463hfriedLuJd0z2b11ADrcVgQADQtb
5JjnTwm3OKUNGBnVxWFoe1hZVmKG7S9aix3PHsWZZXGM/4bji6Q41Pq2oc/TbaMmXWLd4iYja9D3
oHdEG+BTDZmDOs9fi6wVtxid7LF3mDaAhN1hhkyRD3LDKGN9v2i/Yxz0DIdrzsprEWv9OF7fDM0U
FNi/VYkkVl5nMtIO19GBYbOuRsIZzAOD1d/jd15A7MYcQgLEd5PioilCfEKzOA+agngknafI8qmC
j6HaYERi6HkXnxn73KzFLRYZUCvKWk8KCM+mRJPVTqqG4K99kNQcde6+/ANL3llCUYp129nfYa8R
+cIUjxDq53L8rAQ1dw1241s8RwbP+czD3SaZj09Wz+WPLyNBQ3myb/90mku4hHJY9ePbjgm+Icn3
3947yhsoJnPqn2Ha19LhK2urMzD88X4KJJLpjxQVvxqWUoyx3Oc5wH9s68/ieA6IBO95CD+p13xC
axMoiGEqZ+MCeovyqvLV0EfwLA8DZrRsiL9a3M8h/6RzRU9LzUFEnBMRWsLkxJm8ENBEhlJX2aXl
aMNodnocFjf0tE3pXWhCWM3QBReYpBPwaHhpJNctbojLYXjs9JNzvbZNMfnsIkGPoeak8WXV6kLt
fRNNCu5TUDuJdk0UmUO8IvUeLtR6qWfZ9+A6O8iFRQ+gUETWZq0PD1ZUlSz5xUb+rA4fa+B8IgxW
ombvqFcgRfR2FpJVfRWefwwKt5uGB5lDgvekA0V2lBpSlCpgf+46J+tKWlG4qqMRLKcmFHaIU84H
YYJAb7kBXO6g8fFsJVfm8+NCpOjvDeiNb1aj2LgGqQRuCFCwVq/epEUOCwrpoqdozYD3KImlkZbB
JnJpzKzP3hIKH25QGrKMS8nFfLq2zocgrNd5ID8unOGSbFh3+61wbTXxXCiNIUOQPN6W5w3xoWnU
ynca2OGbx74a77S/AG+FJdhdwBxBA0CijIO0nNuGKocGzKxEiC8dKVNoCtouL5wU3noJHdhTZtIR
UrUpoLn5ocdfo+/EiJ7EgxWpa+VWEUIQyEkz12QFgbHJJjgFohgH7dh0piR8PRm5Z6k5S+1NFs3C
23gmcvBFpVCeBzjZOvGQ4Ch1c+jZfgPCA+AjR0cpCZRhkD9Fe66w9+BjypynAOQ2h3dugtr6aT0E
WkGk929Q2sItIDZRhIlSBOLHFkm0r9GFZz2w6ri2vQTbHi6cqyQIynw7xPMuzFJUw6ydOl1QM/OB
yQdBjHHVkiM7DAWinIbYQdmzLT6Nzc1jeNUEMT2aOzT92uUS4ov/SWfLHbUG+ypdX4CPq0DeIEmI
YJ7/4QgwdGlE6a4VLfHQtMJgFotwN6KWdel4LiO33g1pGXM23rteiofFAxlgu0MjOxBZLnr+01ST
PD3aUXyPlpKqYDDqLPYI2qm+vR20H1HF+TjGB8Bn3Kj8+DyrHceFTxMRsgyB8pzi+BiUdMQc5+K6
EMocWkpIxFiOaR9cVx66GVdSgDeR6ivRRycvtW+nOtTB6ivFqymBTteOSogypcOp4ddU7og5Au7e
CYuu1j+bIMjpNFVxVc3LlwCUZZYYbu8F6oomzX6nuCc0x6d7/pyzqR3kCnU+ncAmLK5g57yXkKiH
IC1YgBZMhLLj+2Qfv1hvwmdurfrlj9ked9sAMt+v/Ript3gY55H5IJpWTG15p3mkwnFbqid6yagg
a+SGTWjpddLnHEm1JwUlpSv6FZN5GRd2yE09tGP0s/jVkzrGVolNejyGYauPW6Q//FcDnPGBO8BL
trdco89GVr461/MrKLNrQo9UcIXz/wwsCU6eZz27YXiNDWvJ1oeRmO5U+qxNJ4GhBxO+du7f+Sfn
waG9H9z+89UiTFYeSbSkJVqPNVZOOaPR/l2+gGud55luD5YT9SLg3trS37GG9BCqjhh06ToSeSGp
0Ks0fZI8mkQVt5jh9NJeVAs0saHmkwndU0qAxk8rK2JsgRlsjShqyynwDTs/KJZyWYSfPVaVC9iu
evkb+E43JSyE1IIxD+KUqOwEWRjiUVqU1T/uJ2kTHC4vw9LdNSsgA+rCV4/lc7ZoretUA6uNUbUl
F8H+Zzvoicwv2RNlZzmRteNLd+vLxaS8kL+hyEVtXzDkPHtjSszKoFUNoa1vFPgaLaDbfeS5T4aC
0O8yX9eKtgROeZlTrear08hzRTaQagHGF4+3E1m3ts/Hh82R1ab7IhilivFfFetx/5RZjoGwNBB5
FX1SFIZYPrhHsG2RG3Sl3n5LI3G1FCnEmxqnGXrrpE1WuVsJubrBEBmaKLEJbNbBCM3lQ6bgcmRx
25o+Ky4d1IvWN9FcK80Lr3Fbj7PE9jD+c2nkaOZUEYngluMCa7s0gEdVrzQrIbrX2qtB2L8hPk6+
DyxBSl138lTdYpZ3zKO2HyBVhWtMK0Gq8wBGG9/rEGXJjU3bVt2e8US9Jgl7SFaYOqrOcjpT4t2b
mFQI3ksQAj0jCS2i45OIBZwGJjUqXSYWgygF22qpA6I3cpYAqmgnt6Z1unhpeOJ8vaX87auwFxup
fXbZtWsgWEgkL5jsePouwauAIheNF1O90lw2nYG3yOVYx0McZQCtU8XOF4jhpHkGWqsAIRdcMSai
X6ExoJjJor7KbKGK5gNcmig7yLHLFaAW8jgAjGeMFWEfu0M8rMO/mj93HSTeBY6KdzbUApAA4P+2
J59MZHvwIxKBpSVioK3ixmzNpvf9M4Usfu9OlhqSVGWw4gY6x8ZH74vPsYiSxjldnwIWDeRXmLPH
HRAEYLLOgNdxW+4IkZWf20pZaCzpHytihqk1qX3MkNt8hwGLcKVqWcnaiuzBs+1jHvmlqQISnso/
5M+XRaeKf5kXN4PBTOcMkQ2iprPKJr2zmRmlniMraKnXn4nVjF2MCohChRu9zQ84LA5Ir8oRhSnM
egzH+bCYxozuBt7hT/doCxl0xNQsZftZm3ff4WBuZcGHtzU7mAg2pm/4U7mWYM7I5gXLp+l7/M4E
lexznfulXp1rSmhKORHyULXv4lA6pNhqY5gLCEQP1ezkMaXW5uNfbTUfu6IsTxzuyZ/cSOioI1qD
JrEKH794JOFt+ygidM7gAubFMzblgHkCPLML4mI5xCVLKxFoZQMUcEwfZtheoZDhM9YQsxKFVH+n
m0oD5QIeVCYDL0Suz05Gw5RgSsYHEMkzCNRpQVH0xwU0y3B7znL8A7RZ2fFlNwH4hbLBcq8ZpB/N
395HQHoa4WSc9489aYhFcUU0V0HpX+mzSqPNHAYMmdSZBZhRaF8gahQFeK2zBhg3hBozvhbPFnhe
accTb7WEhlCsp0REgjZAroqgMka97+Ay+l2Y4yAb6IGciiC9TX0o+t/czjWxyqIaII83speWn6XM
5r3CS7/gCNjqK5kvqg+RebUPHROaMNmng03RBA5yD6+7lQKV6yeuqZlfJpJH7fFsIIGRSjlh28Jz
IctNRUu7IuSQYJ6b83+apaRcV81FfvWomZ6nPmbLyOC9d+E4+mpns7GsSpqw+wszBMwWMuBp7l9x
2icc+MnYlpYtN8XFjCZ4wckMZ0PvzU9uG+pr4CjvwJ1QNz2mPVpYoeIiHUnKVqEEE6LAm1W4jfE+
k8tGk5aLlNMnjrBCY82Afd0ZcECfbvfPh8dOCcaecR6z9lETHHoXwlj20iBlHfUPEmhIeQ0ReDV2
RNpr4HJVU0FhtIHxElZ8sZ8xvCgBLvKfwwk0V/Nhfo8lTtn4U248FcP9IS9wyVR+DkTHmxzPQyTg
CtfxnneEIvAeKmIpNgN4pE+Mug6K6NhOxXADncQ2WlVVKQ3ps4lG7icoOSsKtDT/nsa74e/yVuel
xe5ZHdVToDDhqmEruMhEacPCz+6Am/MjTkE1HzCAuUtofvvwU2Pm9cMzwZuhPkiEv2CTAU7dDHkf
tbRmW8NS/ePlPfqDJmV843E6dtVSzqbSXt2sM673Rd3Ad9mxW+qoLmwYsbR4gU8I4Apx4R7pgb+i
lrp1F+pd/ycK7AQZ9PKUjDZ0KTzmNoT36QowW8Mi7BJz97FWNtiBZnplrmViLVNSVxRxeQXOFkPG
yUlolJn1lCdQfDWNwJvnOVonhjme0kl1KvGn2B2V50jcq2hbRbjAx6vQveOAQ+t6yzOE/uoY0esa
s/pVMHgpu1xQQZfxRHTl4sF4gsrKYSZOTDFb0TLdPEa86/h5vnPVTou8zdIsxJ4em6DNfFNdmu5s
3wAX5pmWV8/HyJZy/XwanVwe/rLy2EssW8n7QV06RC/uq0YKvbSiz8uG729PghTHyPMq9cxfECGh
HB9VeWvjs3H1ErDuw+a0en2M0sliJqFen55pRsiW7GwJ5Ips66gId6ZcRzZlNwmuM1MRpR7x+zJD
9ltOSy1yFgOM+TylbBKBdMAp2fuGs9GO67kgP7C84NMn0Cqp57sZLTMmcHh7V0aBA/o6YKuchekb
FtFFwy2n6UKiV7WJd0Xim5w5AqfAX3UbfpK24jchTvNCoT/jK0gQEWWyiuHSykpLGm8cbV7zWSwb
ocLdSxFlChOBCauNMmAfFHaW2y2r/iyHuepMi29tcmznjTcJCndyowe8C7of7nO/GeDPQxE+cI3s
SveeGVh3SdoqtTouy0sEEXlesrAyy+g86ELSOMp/PhZtsMxxNMLorp7NmzC6SMzqBDbztNn544Gz
KgNOoK3C3NgrpLmTEr9dOQr6AcWkVkavlbGBjX4hytLG26kScskUJR3eMgAuULJjID99jA3G/B+q
w3Lc5tQwjucPGcf+EB4cXuib+esBFQHBLoKgOzX6dw6ba/x9nJCCTkQHG5kdkrFi9cqVZ4ud98AA
4ivfcS+R5x69neKwWp/CEXu2skAKZGJLQtoyAG//q05L5YmWP2MyJ3+8WqCzY/XK0DSkAsGVi0tg
wT6a8URM9j/bTuHgT/+2Qbkak7CTw8J4eKWMIr7ymwf90kWpHGleuUoodtHp3Mqi6epLd83USjEN
zU+GTpD9iTy+jo+xGYT//cN5BzI3lzVCGAissh0hdtFdwLV2iJhpFJWFMXkyv0M8PKhJBDekYdty
jF1P0K20TdqNu5AlvctqJhDhaQYr6aVFYGr8sJYzRQhCI/3nxWyk94tgVcXDIFJtQGhfMTq7isEO
fqpAbdUos3uQ7CY6IZ3HZC/GEI5S3NUJCYRvJ6PSXV32qV2+OTm0s6IS9mIJ8oP+8Fjmj423NuaZ
kAyNoxa8wuhMT7P45NfQ5XAPoSpAT1ymyOWEQVly2Sl8H7JlzuSYo4B25hkT+eIiklgEvJbXVIro
KoUqnmh7tuG9npN+c7+k4udCoUUL2pR414SnPuJagVuOPp2AX/hIemSo4wmXLwEYW+tTDpuYD5g4
FGO+BmCw7fAWG9ulvSem02SRr4OqP+QLKvnZoJVfYDsQD++srdhYAxBo3DMUJUELrj720klyEYbj
xiaZvKhOwEpP6/NefvCsX4zorrH5ZafM0p+PduMOzZwS9CWUmUxGYtMLup+liyUecOR+pRLR0Uw7
JkJZ1VQxoWmHckzYtPbcr0ZbjKyELFydyme2Bmi2nsktssWnKpWu878uw+3TW9dwvBssvWxWLcCG
doDeVDdIuFI4I1ikdCXvaH4GRlASUE1a3sE7wlfV6fzU2GBv9zm30YDRTGxXXjOku12sVBmAIpeL
TEJnfRvI60x6/zAVzcZbsWr3ks+TR9Olp0bf5JOMzz4uVo/wm3F4x62h7hSqHbKl4A9XswgJ1Y1s
AoKrEZsvVUVoRvwY+aFEP/GJvIeqM+U2Ke9eFL55eR3OD+de2v5TB+aaVl6L7qHPxkB1BAQ98igk
QxN65ZOH8kc6zXpxNjiQtPJm8VeMLBF/3j6Y9Z91ZYYX0irkOcykwSDcJaH3NISqZkklxH57Jn4g
4ccMfepAcjQdiww62+LcyJYWz48wqVpKUpfQpIX1GrwXlnq5dcogdCNiFUN6m3bP2oAtlIq3Xf4k
jN96aDtEzv/26uen21cEq9/DlickuYdJKnteVC8bjlbWhQFbmZ3mPKPaMj8DzhJm4fKvTJKgFP7R
Hke/LkgK8yKujYfaajXNL+Q1tm9F+WxdpNjKaa4OA0vdZ2sROMehnbdsqC47BYRzO/+p3ocgMmRF
5hODNg+oxXAnxxpkHY0G9m4ZLjMwLyKGKVMwUAsmaZ4zYyJjqmJCohQGSFaYn9MtFTu7b93dmrzG
cNDkww1dHisAK8OFT9tZ4XSq8MWwZEZ7tD/ILoxA/7rKbthitFGam5HgehxVbsvMYsWkQ7vlPgCf
fXpuFh70yXMNjybXcgItyOjAKP0gDZoJoxIA3HojMpFBQKhfSOaiMsreANxNLHD/dPPkU8enbtyr
AkqhTVoYKDfawRLBb9ewpH87B0hmcxT+7FRwNXS0R4yDAdLdYkVMU0ROXmjfT2UYNZiWDiKG1wyu
e412DAjWr1qfLglDNztB58/isKhon0FJ4K338Xzj1jl2PaN8XLg7Sz0o4g7j9KPXjXIW161HUCYp
gNYNqPtZ/1LE6yxHs2LKoBlrVT6vfCZiqqpYkD3en9cjze8g/mgSojuplCe4KTuWmEASjXfEfP3u
ScrUysQfN7TVjHGe1/0TwjBFZpkUqOfgdemkF4YsNcxfrFlCth6ojS4tnpNiJfVsbe9CsgtzBH/T
puR/otnyfrixpQzK8MgEIdp2B++7Rot6Z4lYOxhQ+KKkU9HclaZ/kZVLFCgohlj2HWZpXI4EvUwI
aYCpaJrsMB24pOl9VnCJeXsvNeTX5QTZouinCLxH3oqUtAunRf5LZwLmLXwvaWRsKEwy3K4+X/Oa
odeB2Kn0sN3EAz6HYpZXvWQ9FQgeR2pXM7Fp/2uXJb5XmjgXD6GLwTAn5kqHJAuuPv8IcScPkF6m
VwnprlwDWdwkN0QW00FkLX3wktxw2leulBlQZBZsceqPm9TlRI0h+biuKE9CK2dToVBstlNPL5o3
zV4X+H+S/IawGhOJmoHThKUwrGtLnkP79mUCKeIwO4svj4yqPgemQNFZVnBM3TDUzJg8GftfZsb8
aC42hyIHbRHkezt3DH2PbBDu37NYo2fJfro9sXvOHdiKZ9qS4VI0FsadQzIPnU8hCr4foSbSGVQq
BlMA58yxb0KVKSN3kghnTH5kX59X/PLxOLI7vWA827laktUF5628YF+O2R0jXIoL3OVfbVk7FMl3
B0D+7of7WaZ57/U7rCs8L7kakAKvq62C4IGfbDu2vD7xwCjJwbGonkilWkOHfvAHxDlpZNHsd0+s
CCbd7odVOGm7UyQHNdgBtu5y8u971EcFeLHvig1Om73dVRxQ8Zam6/eVzHo1p5sBXM18Bvwu62Ka
dv5z4jVqnQ8k+dmKW5TwehTyYDhbWQZip0kZGOHqAQ2C3lzFN4YGrGMqoOkDQie1UfuD3Xh5nfaO
MsbFX09gL4ox5Zn9kHVch1lI9kKw1QXLNQNJqKgJTtPOyFDAkv4UjoDTScLeSb2bP6N6cwwjtWvq
ohpZCJ0OTa9Il913pYiv3qsVOlzsn476OWM+8DM5I2Hxa/3+m/WS04e4Dta9kbw7UnOfgj9+Jugo
e2EhZNRImm6cc7hnJR/g+/yltDcL9W605bowP4YdiJz4oymQaaA3Bzunk+I3M4YMGPjGeqJuT2zY
NsOT+Mnxr+1l4SJlWDQf4U7VdxxBbwekDWH0fVIgjrD7NyPsg958R+c5Ehs9jsho+Fx6W1xAEfR3
AftuhtQbsjwhmleaBQ794JtKcqKS1AJ3UrxKuZYQdtPtOmM1gNJplf+HYl76DAMYSUulCpWinnLO
ojNLglJAdibFwwovCB1+gz/F8WzXYwbMerIsplfnORTM1kdI9o6y/UVdqt/nKJ+xXrxJU8hNnDZn
bZfdB6LfgqEd8O6GGCVrVHEJpDZ+30ZrQQNUgMD0RZ0bPSbfPuqJNKCtaiRX8qSGFHSXrOVaB7Ik
OiKZzbUjgqGKWkHUT8aVtJdaPvu45ycwhpZAzWvCCE34JeKrBckzcDxTAqJQcmFyakRHYipXYnvg
kos9NqsKjTpLSLuSewQovmEQDLdaSuLzuHG/jBFA/ZQUOurBnZL8enwpON3RgEF2+Acju8kdaTw9
iraUXFMeitXyVW2b/sfMrqsWqGF/uta/bl0tp3T4wso2T0vDNzWBPlmaUDwMoP46OSCkMQazUF/h
I0vD8uZX79eTCDpz6fgWm2LaNfcN3vsN4R3jeV+6AoDobv2O9vJb/Vv05qga8t0H8GvHkkA2e7Yo
B8S6Q8XFaHVBww1viEOezbL9hxdXIeQJQJQyUelU1sNDPSfV1iDkCdccS4rJgegE62JIN6JPiDAx
FkJInEooNguoVggTWFAolfuxYU4HMqmP9PJfD9yNsuFwMBdVo4eHNSo+T/xZuagv63medsWuVZJX
zKBLj2R1iKPiC0mqqKmHlfapFlf6eSCgTxwiABRL0NZ8DOOuWjFFRrOfqx2YUCelaGklY+73qBHX
qc3+eH8KozlfSI1hMUGpL51EUWSAaX82tkrJzW7wF5oCjUHRPBHmbTsNDfBaD04istS3G40JpddY
oB9zq9v1GRDrU2Ia7gsFFtDP9gTZcG344i0hniHtT7p5l5/lGfknmr0ueOkYhA9uhjgOh3Vtra7t
3o6tKbDj7mNHweNp0D1Yz1JVj3SWWtm6XOnQScf/hN6KzGg2ZQBXCxbMHeQfKEyYHcYbHKJ1VCn7
iq8A0w2CH+TQwYY/Ty14aCjyoE9U3cHIuz6hylabQ5QcFoYeeYJT8TdQR9a9XvYZM3IoUX9l9+H5
urRkpZYdGQvH0O6bHnCvP+Rn7FXZAG1skcpG0bjUXDqrFvtkeNcMSqbno33lMPc7MFo0YB9u0JFo
+viOZHalIiWJ/7w8qoIjxscOaZgdtVIDVBUmqB4NmefsR+4W0gI5eDtC9ul2oDDEwW4cABdk/SFI
cvfNSCKqiYiGOwiVkhQiqGhzzlOMbBXw1usFakVgtyet4tvPUjen0hvleF/kH0FfFVgCFsNpdmFc
cQhreY09EhwnJ2oFok7h7BaBsjWIWN/KCZDhpupYr4ryz4qCODXL10MP6XOcloEC1MrgHCwCDRcQ
0J3/fY7kBqx956UD9+EtPxRbok0wAkiot9MU0PD7uqPCbfjfyH9w9vpxUHlyzoPZVkIAsjCwrLnv
jEc8XI6EwQOx+IXeajth4x92qRn/E4zuOAAY/WgXJ1elxeagkhExAXUoSN/d3X2IJWb9wcvYae7v
xdt7Y1aSW7K2FKPJe0BS/jWb4DTaV69P8hPb/CxBoLuAPSN2wnFCak2jUFQnRDXPp+81VonCsBlN
AIvXeR2EDiupTVnG7jkSlOHg06g8+971fwy7J4fmYvAJBovUh95p9DGEKUSz8QJNB+15EYh/EocR
dv8Xh0AZRCk9fnPVjQAdmfD0vqN4KPUe2KMHnvarhXESRpNM8WFEERM8dmbxISR3bxt88l42CCZq
n39caPoNEqwLSgNdDPl7DIZy7zKI99wUMTpDkx9qfeX1BXg06Y9BHvRlyGcGyejO6qoSnlGcD3Pc
mLWR55xE4pqPkGbllvzHjPDUWke09BvbrNa4MYh/pso2/PzTZKE2SOmk7upmpxzPY+q1R1rL+MZ3
SXAMJvztDCX0BtcSoi7OwLfhui2I4K6pYALxh7taPJXC5UBWN+SdaIo7Wb/ppkiDEu0y/VKJvRI4
J/XiiLmYkE6UmRmdOTwNAVQ56eO25E0Ihjm5mUJiWAvUPgx9k5G6TS3zk6Xq40S6mbdzkz7qOI8G
nGkkhIey6nJUFkinFNhV4P3yAZ307PpX6B/PwdXqlpvnpVrQXLwCmiYb+zebWRifA1cQqI301nj7
VYHtzi2NH42rmQQcrERNDpxiT6puBlCcGDOByX4Q/gjh9GGDUwArGH0eD14uZI+9M9hTvrOSZdX3
pFCo83cZhrDS1YMp/1A8F52T/aLqXwNbWL1bSuLh1CBhNdJcrGHoa0DBb1nrEo64LVZXrAXj6z/K
6nGb80HoE9vLUuXcGEnEcpjl7rVmfXihVObtgFJh1SxNpKcbskTNSNhH+kyhNrN8QbAthNTLVB5a
QfyHQMuELET1gcl8uA1TCZ8W4R9EMs08R9qCCzXGKnyVaA5PcvN5lh8j5CbfpxklbmbsMD/dT2uN
iHQh2uOTHX4gdfalEBm8k1H/fw8FQLLBW1PO5LGkHoIK7ay1jPAo6f2HJtRd3dEDW69Gj4BCYxO4
Th1qJYeL9HRn8flgnq+H6Oy2WjzP0qEmN/5O9NRCs9m7pnOfCyrxLqynQNvD6T/5lYJcXy9c5nLK
pce1tgr1Bn6J0/jdtEtLkNfoGN7iqKG+mpyvPTi0K0Ym2YqRi2/4aCbRbs5CLhNXLNwQLUVjKiIG
oe6dNBVNHdPDT+F3j6g+Be62vHeCL5IqSGdC5nQztgQhIoYuaTttI1lIbnj+OlTgk9STbW7AUSW9
zN0Pdwk9lsmFogIqJ9Yo8eE5r5QOrYdbXTRVrf1wWCBObLb9iIke10bVukvDe0OoO2vubj7Owmub
WqmBd6fa2LnOW6t3W4Xeaf8tahWdw/epJayERGECQPLDasfKnb1jZewwfGzTspMSIM5MFDnZpZ+Q
Fk8cvXbMMwmuF1rbV3zaLlk1KVL1LfcTMI7U8x1hwBwQcIObUMpyh1fyRaikNbqCIvJK32pZ/Ba8
lx9eqbCZd6mNCqxr/7aN/htzjy9yjf7PGXcihy8WiFOhtQVv3R5b30lgpmYGXDPOwnE2eWu5LGlq
RJguLir/PJfRflQh44vCtIJat8W//UXg41VSE8jnHSpS/ibOQrVxoUjNSSkaswJaYXCYPJQH6hKr
h5MQPrBL5Z6x4qrlZrXLPpOEOngWl0njrVFXNstpY4v1WtLQ5OKaNKc+8rIp9AXlGVcC6ZDzqjE3
QmWWV1eke5Wi6g1Ns68zTzEWAKLbuQEpywGaV3vc2APRfUytpbCHRnfyVH0mdU3xUZtZF1mdtFzq
sCD/TA74ZHfxuCYGIBCIcw1IueKt9ZeeXQ7XUbnYyzv7pKXBuukYlLjexkQpXIjWoAksutFr4CuR
G4rCSWNdfVAqK/K1eMk2GP7vecLC00znJ0+oC/ct2WfZo0oDnFqfvRD1y6kC+y1MDLCrvP/zgqWd
wEncEhY4Tf1HiBFTGeV4MCvGoMML1ouv9oi/mVFhunwrl3HMBmoVN1l9oMlX35OAxyx4FIJmo9YD
qWHBtDTxPSYhitSN+2GQiIlAN4aeu6dknk5tQdqNScQHn7yqutGWMUqbtfdv2nIG/6x/q4pXujCm
QhSIqwWfA/83KaKxwvCVpc4EeQo9FaDBzyx/qeWqW/pMuGI4xOTIaNPiAcInAZ0SwFL5GXlX0mwW
TxeyZpv/G00kc7oLx/rA4wlHAwn90YZwN2knwvozWRk1Nx7YRjEJmKINj+Cx5KCQyR6DvR5mCfGX
LErNkvVHlmn5pQtNO5X48Z+YTsAgk9054gNFf3gU/2ni0wkQYBtG1XTerPOOvBZFnrc4TGfEACH9
+q2M0jFS5aiIfInwJnGu5Hykwrw/JBZjyMFBKU46FQjud8kLAZPsYNo9Sq3w16Ou0vykSE/S7P2R
Tkxc5e+rDzTaBIxQfsM/VG5aD55n480oYVNDB8oYLlhqlHuLNT8uzKMsWKlC4VMajmRqcBCFsXos
vIJsRsds6vBbCFebYHppCp72bs1U8ZQCYaiAyaX6mTSZ1S6+QDX6KS6iUHtJm3mzbYNVR7/qqL+G
Dcgsy9z7I11C/Vs+PajmQKWjM2l6rGlH6LNt7nYdETezKY+Kd7IPGI6/bc7J8l89NCY9FB8vc8w1
62/qUrxtY/lPquuiLjWlz/o7MQP0/TT0tSdUwpJJZUSo2wf0ZQyfvUd25988t4tdTho5EV2wU/SQ
tWn45iDZlQ9xIbZeLnfBj3U+GwomJ1xvYR+ns4fn1vpwrfyBs/rDipz2THz7BdtmJk/C4QMb4ohB
RHonI9j+LRSCc4bVv42j6UlFt8FPzchWXa6fmy13k/lXYsGSk0ZbB9cZBVBkLIKJhSI49meLUn9Y
uDC335BnjaEi4pD7dUmA4sqJo2oJanCSEas+2XokXEGhoP3M1NRxoT9u72Gp0RDIikfjZO7cBUt6
oBOrM/MRxObHfyHb9QZrYADLjIHa5McmQXZD8D9y2ZvFhqqoSFCYD1jrTBwY3UBzLr6fRuU4xYUn
IAkMajQ0MqU9u4Arbf6wEbpz+vkJv8r1W3hFCn37lnTOpv0AyjE39Mrknhm3P9xCx+rFctFEH7su
m5Gh76ThNdC8ic+PFMyiM8iGgyhersdHwyy9G8DRp+W1eBiRksI3NNYleyaoml96z6wcYolMfl60
qY8zZnADpmC+TPGbqxuwnVfxDMiQnnyyMWii1KDjgbfIaLOdXFjmzrIoylGUnPRIKugdfSG7BmcB
Ijgu+1gend7aEEXTrGd68I09KRJUwModRcSbsvFXlFISuKnpPuj5U7aQHDawiLetlmgUtIyo1nKP
7QmreRlTVGpTgJMYJxlXlxw7YwjmYZ5WCGyyTgx3hoeME+F0efT5wO84H2G9ioPxw9wl4oC6ts6k
Lzy1EKMhLWhyy0gBKaM6Noq4iCwW3gh1XItHYv67RuJf1vkRmYNzyR3vgG+BIRCzzi3SLDdiJkX/
6IOIlG9VXPsTnr1AgqyYLptqVgeyWSdNL8zQlLIv/GRDwKNpVOwzmi7JeAC93r8OApG4ZA+Gfw8P
PRxN8ZesLUaD5mS9CQdqbwVK2CAAGj/7T3VRg9cGFJq1Se6BZr46AmEXsIDKaIQVweuJgtH2LbQ8
mLTNaIO4cfgh049Voh5VKKDJ6aD16XyrRORsaOU3hxd5dwNbTWZ9Q9uf0NyqTYrXMGQe7W4cVP4J
Rl3oX5ZR+e44rlegG2XPt83+CNReWvTsqOA05xEw2qHquEr8GKcr1P6VW3PWULyfXSPCkRRuwQAZ
GhGp7lrc4wK+cOYFSHnfu6iW4hQBsl/tEMRwJvsbEDkQRAVOyo2do5IP3MDVOeUYnvkKsnvBb7qR
FXtSb8n0V9VAwlc+5J24MAOC+um/59HpmhGCy8W8eYS6OwslTXDHZhTafeNAMjtrs5OM0MsuSIYL
O01KidAZ+9xYb7cnkWaGD6znJQ3YvprQarQd5tGq4a5EBPy9GJLSxxCLCdwvXdEP5g+Cv7ON832h
zPk+ugqeJu6ihHYbekA0F64ntoH/zIUXC+C1mJRdN59n/5WNOO64IGtg7P1drHbBTL0eUHMwT+tk
HQ+TG3ZNb/mdwhz6X1gh9m9SRrKHO45O2jMFDrYL46nTA64FbeNIXZsg4Av7AMzqVIc8+qC9pZ9Q
W9hwf+vGTugu+py0t1J3hwv2UdihQahXPstLiQXF4KGyQ+Bc20CObG71GADcfk31LsoUnZgzW4f2
IL4VvD+EzHuMLQlq+A5v+c7jZ7rVmuzh8ad0hs72B+HtIWG87DeRBpk/yLNt6ntBZogQnfcEzKHf
QbWZlf4TW1qtGhWUxngnipVOzkxApzvgjfmNzJ9a+UrCX46st1CX0akrqAQGHq/WjzKCfQOOa6gY
BY/nWw1TaPFgo7LXOasEDXknaKxAwkCRq6sMaYcyfa9G3DXpcRVzlhPZRhF6G6wjyWaUB1qDIE57
Zl2eE+rvvEKTpvaM+XPVlDossISgCn2cWWRGyLfc/DTwhiJtMbAEc86z/kVgIckxtShSitgBOU1g
vwcbYM3Jv38N6PgTbA+RTHD2undG+aR2ATYzUhgYlcU+NBbemysTgDbjDZkEcJxp2epl1QBnK9Gx
A/+MKkPleZD5C4QPzJSL8n47ArRbUS0DGbvtDJ/l5xc1dKACF6LO5awUM72qm8SRK5TNASzX+4nC
97NUqSfWcf052EFVFF3KbLYQ+FS0qoj/BxO/qwTXHtYUDm82SB4DFDtVRfTo0S/kQ0p8agPSAF6+
PCn90SdJtPoO3r9O+/Sdl8dSbGntz87ZclL3Vl104W7rz/Mv6Gaw0lvJZPCqZnv4b4hobRUOQ9a0
Osmsn++ejs/je0KqLnW1JCFiRr/O3iinE0t+tBIAUHc2Maeo3TJGYNPXTMu+NSprUG7P3MUsyGZH
FdY0ZrKn4HcvRTHv2n7BJgF/g3IJWL3LjczCx3Dl8iF77Cg+lXJ7Vzt7AMwbMXkpcfeKdeEGOauU
Kfb9apbEoJpQreG79xqCFDdt4pO3owFaDvF28D4Mq4m1RHSftIH7AqJrTpfdJKxMl0KcWhqdRqCM
3vlTD2p2EOgtfYun6Ihm88sLCp3ntxep4m3U48JlKDSIvsEzfrCvS53GnCZvpddgYIJzSSER+Xlc
MjiM0SizpfVZVjK+OanIlWFlrYpIPtp1Pgu9zasfFKARwzyOE4QCIkuLqancE9wd8cJCV9v1pT6z
HEZUMbXAjhsrN9E3e2CjNaMpI/SBWa5yST/gxYnB+YNIH0JiBZIeFmWfDX9DDqgZbv4HB/8kq9Y+
gYYfELTqSJGmKt7R0iXtOV54ddygEFSA9T0vVSHr2lmYX5z/JJ3Ztm/c4sFJ1VL9pXis54B8Wbwy
vshG67zYiiZneABDnfZNU1GQeAeRpl55eBCa1fKqSIsnn8vgoicto5K18GMxlrkaqbMmBsL1glpD
m2DjCBUiZ2UMYLFDleWrtgMC4EBOgXvyAqDZeEeWJCyvHVrNYL6fJizV1DqA7NoxW4EQ6a2eftpT
H+AiN29uwtmBMddN7jGKuOovR6LRA1npc3Z6CXnY7K5V4+3wEfgWhbRCLzOozcplG/uscCstDU6G
PBjf0BRNFMvbJPLu/NDufHPEM8AXLfkTVas+JwE1j3e2S2sQAFcVO1lcHfhDkEXZHszmMIwxMKBK
etvxlBbGOGRa8V9PpUKA7ESNxCKQfDLtqAl+TGoYA3MB6RH4QcT1OjiZkhjtH5Qx9WHxcQ6EY6Uv
1iaK+K0gezuMRI2Ty9HLe313yGvKIFARV+S0pu5eC1Q+yW4ZenhmE+iHaV0pBVwJa7zwNLTwPn/r
YLeDbjMx3FdbHPhXfj+Pz9bxC2KrQ0/nJ+dsD+GnKXTZUsGY6e7+U7xkZmfQsNRZXHurxG2L5OaD
AZ/2o6OdIWjsFWqK3SGfr326JHrr0UHi/gYCpuSgTG8kH282EdCTDxOCGXYyMWBJdIve4rflbSsF
TiHG+xKlOwSOiRndTXzuZXJnMhMA/IBTXHt0mMt9kBnJEqzPBFvJY3ZFn2aLgskCUM2muvPmtk0l
TqIgGVBca7q+PwBi2eGzogl0GWEe1nrLSztOsWBJMgVxNeTmZB59gFzIElEKxuQrq0MPTDqfqmLM
yt2r94vm/s2uhm0S8BN1esRsu80aKe+6XBlAjXrUjLZpFV0Bg1kngw5LipeboucqdorAEFS0xV7m
PTDDgo/YvcT7/CzXIJ7j8ajw/u6ypl5ml4dO00Fle4UPX1iOjeATfB++AMPddqXbElJ/NPDpkP2S
n7ZfdMWGvJ4xoTAVmWeG5OBseNkgZf2tNXmh94Woks7hy9UuGP20nmebjjFBNYJI5VEoKF02GZUL
GT6Vv1t0+cyZ/VzvKCCseAizIzzy5gT+5s6kAzFJXVlzoWCz2pRKxSBY33D+FjDaDkbA7g12ne7z
1AXV94JZ0gxkwzN8VdYnuxjl37U56k7BTqyA4ORt6uhZkGhlzjfAz8rLuCxrlNpLrDbdHrw/Ed3f
KWrRtSYT6A+OOGsMnNhn23LXbE5N+sN9H4rkb+U7nRcoZRv2eRPYhfRWZx/m4FTeJEwd1bF8F5nE
0pu3SLp23S10zbb+6lkG8fd0Y57hLRT/qS0wxUyTCOQvEmO0DsACGrGqdcNtHYXx4DBpmFhxI+IQ
yoOzOtAZgopnZM2gh5gxp0I27LruF0zcLX+C4KmgtIS7qpVZ9+/YncBqyAfoBr9+SIYvwdF//wUI
1KB/E+as5DQNW/xnkC/yfaGiWP0pGjkMmSHoWJ/32Cb6gT4mc7vROgjc5tBdrW2SKeZOmgrWz9Vm
9mwPxl/OGkoeDKttqLTVIFP4QZTQBTnOz35aPTC1+Ta7HtC25QDwsP4ecXKr35bZZ//N3jDSrpnr
Xb8vzxpTWuslIhlTAXxXjHPSAcpi4vkOMhHWlqFZRil6qoZ36c5pTw8x803hIYLaJut93bdgqAXP
Zswg0EL7h8dOcKxGGO6ml/UfyJD85Hw8rjoER4fo7yW4utwoyweKYvcY0lBSnWSymsbfYKcIUOUs
3f8tCxFLvgVMyYEB1Iildw/fwOFwAqPzjH5Pc/aYjDGj0oUCzjTETbB06SnODlVZPbnXrQcLVUbw
XF4pAScONTsQsj9783mfAVh737GUYrXzT3rFnZsQ6sTLEtN921c5YjOFv2P3E8+ttAMsMtSgGPur
i+hO1NjUtXlXOqB5fkJtyEcReb1brYvpe+Pv0i5rdu2PPZvCI9Y6FU5+J8Oqiw+mqzXDjipZdjF0
EAwU44aumGk6IvReiIEFfkzlZmvbtcotmnEWXjLlFUxVRtaxC3A+F1RPFzM+p06k/zQFrwn4pqH8
vOAVmn3v4GqYI1FldO5KL/vQnCOx2uXvCRIIxuEcwOcfZFUpTp0rV1WhR863McaTpzeYX9s3ifGb
kR42jntLRr3A3d6ntjqwiHWRhlk7MOap1v0bA3hcE1NFO4xdu18jRlFSlZUEdZvGyBjhhUOuZEH4
C0QUk9jSL207PADVVCAdGtkWFP8Mc9oceD0cz501sLi2Zjd1kZ/uvzJW6JEvhi7pIq46/zjbY0k2
HOxOxRFexfsTcDnXgUkOg+8gyYeemQXlWXzP90qP1kBqWvM0geZW+E/q0AKiXj5NQUie+Vwkyd9D
73YHRkdh9cTQQa+dyr0FENs2dcI+6fdwgOR+2jhEBbGCN2cXmug/bnCs0yHHSn23oW7ZHPTbVJGy
RkHQNw3GsTDdmim2KDGc4ILQifv6+w437B4dKnIrYJwHjdvT3mACwuifdJxeJziK8g6/Gxk/pCxq
j7nwvkhCE7slTWvN+XFpl5nDU9IRf0Zix2WxRuZ0hZWPxNSHVSHsUeLTo+iiaxPN3a2hQzMNSD1/
LA+ddYhSvv4CgIJFMPGemBc+Js6eFMMFoSElRXaS2t8avwidLgBEkqrO1lVoH4fhOf6Dtn37GUJl
6tfu9BGUwQSf6iLc5abtCBuxms1RR5tP1TROzlJ4ePChBnmk+fAJQC+cIBTprWaznZj+kcEC82IP
agh1xawvSVCE9SiJx571SI8OVC1YLRfNppsGZzB53LzDnGsDtXMwMY/LKnaeH60hB9uifxDEelSP
6rHRvWXM4PO9GQKRGpBiamAGafsfsB9F6qQa16vrHtmchkZt3tHE42ipHXMGUxmN53p6KroHruSu
eoNFkfjXzEpJobyu5G4xQxhsoOtLeGjtHcR9BCySAtRwFaFs8rENXdQwBMbcUKhY+SUpJKtBQNBg
jhfCcxw6yB+/eJpSx+WR8EZI3PhSFW33VPyT7kMqUVk91+PlfzYDgVqPo+9OBQlwIwcXgowO8wEG
ieoP4CY4JnGNCWT253Gx6JuT9vljM02RR8+vs9DrHIJOT1Bnyv8SoGe9ADIY51xT+6FKskz3Q+pT
B0Sx6kqrs2K2uC2an4PtETB76ZtvSwtvjJjlgL5M3Z+O/q3+6eqDfPlvP8RHBf197wsyNeLeutdG
04m3XVsReFPWmftN1OvxCMzZZcPAmFH+vaN9eTMSJqm8DCe4CmxEuHdHPBc9KuvP37MmHmIFc+xv
G7c8LO+4qfOx2rzYV58ojVoi2sA8ENpvJJnudi0tWAAcn25Di4tH21ITt70TL9YOROLk7+fsqB4J
/Wc7sFqfIWvAoJDY3BBBtTfSiGidTxfjVkC83ozJqo0eRZE9DwSs/R5quDzGmDqSimU+8EK15oKC
T9bNvuh6xFQMRHwWpuNlBHEy3RqpAhyeI1JoHetW3sWGoKIfD1mnNdUZDXLbf/gWbLTU7qIrOxqH
p5ktBUnhWFyVRy5osJWMf72iLhL7siWPV3ICOjiu5tqAucAhPcdOpPIuN5M7TwFT0o6Rzmryvvg0
PUSAjMB58N4+1cUoFfXPcGpVWoAGli7uYNVNTmybbA58RJ4fLnHyZd17HAJG69hV+urhgku3ZAlQ
Fel3RB8Eo+B4N/g/kPDdI5jJSiUnhald8YNY9PZ2EkraSOOtCcSzvKZogXJeYEunqk9eq8dNnzEh
C8VmBtaIsG8t0WV837dBzJGmKStiyj5EIr6gh8y7+0PrXpwI2wik05iGMGKLbKRriVeqHD1w+3k0
4paX+1NUWAGf9FcdTyAyHDFkLGzdGpsEEHxLmbic55gRGBh8p1waY+83SgLUHKVjv3PkRDoC1Eoj
av0oS+OUzbbAk33pOwmEITpSbgRCzHu1VvgRISaPelUegExDBoT6H8LAHAPBo0lKQJfUgrvVpak1
t52E1AcBGhcLbPzrTtf/9O9uRUUdqYQyv5UiPHaqLVLYcvSzgf1OrMM+yAQie7zbeEGqCbs93dZO
SBE3I8sdsECzTIpPZGriqhj5q38QizziKN//PFJjOyMHN4CwphCoKxt7jsH44lKXMDdx549WM85X
dWv64iiDYC/6ZvtCLDeRsSreT94Jasd66CHluEqc0ZOmyXOTxhsD85WcsLWCMbJ4ftuSKELDjseg
hw+L3opypvsXWl4uP27HIrNt9AmoWaYXIttFL4YmDSeLwzmBJCwO4MyRwrwfO1XSVbmeOiYq52qJ
jkwkEczv/VIagsVAwHNa/uVHM2myO5UdSJSPmaNjtsSte0jDrqxOgk6syQ7SvXDeYPzI3RWWnQ4z
Pyb0Dps1Mt9zAuBRjbd308MmjQnhZvgPtSdzUZeWeacqWqARJIn80gn7NZi+TNmCobgI2stJzXf1
DrWgh+Rmo6voodiKZmFgYkTgNZ/U3NuJjv5Cc/1DxxRHAeQEN7yOlVo6FMTapaBZSl52EKKDN48P
hmC/cvfADqh6QzajGGiYQt5u8hkqnmq7ppThoIFS0djvyBcjGegs/pA4IYUDWm2Mn9YWi9TZUP+d
14N20Eq+KbwmXjWdNtUwprKg/lnTFzsHaZMbpn48aMRn7afRkHBD49sXcVJnEaCdFTEpqsU5/idO
4tXyfk5lzA9jgCW5K5KOQJSTJmFaFyZFtBBo6CZhOVWVISjVlZoGGJUulZgjQvOLNSHagexVdz5B
vlYPMrvy+lks3YNZ1yDEnjqZiPNpm8IsVgOLeW6q3xHmdjrogHqcou3sHxFe8qf4WwrbrQL+biHN
ujf5nOWS/OHXOYDdci1/nVs0ToTGFlQ6Czeu8MXnuoPENHBzL0LQ4C9w+KfaGd8mBDbAQToimbO/
9hSUgjrCju2Qqz6fZncTvD7rL3GbFvlaKWQkhuVvG7ElJaIyTv2yyn1geMAmAo4Rf0Gz/OJkEa81
/orZ6+ruR4H6lg/uqc4+Lz0XUmNWGyk/uXwLBlBcSn8K7FiK3LeQhBzSoYuxn8IcbQsi7t7kYIrU
qtYK76Y1ejhvaGGCTJkux1+tk3c4pc+YAzINlVN0Pw/Y3sFVaz5UKi0cl9RnGNYx68A2d66IToeq
bJAsJ/zeMiPoOKvP7NS/Es5yv4JtMnfPkKaIk32KLlH3dB0snkoGG7uidRWwfTr4u8Nf3I2+S7dt
X0CoW/XyIG79lLS48Iubpksl+Qw0iYVCQD1P2qVz2xtfnWJTesykEP7rqXiP/wUy9u9l6iHsOdjo
FkOLbeNvQQw9UPZhXJZ8XGgUqYEZ4dSm5QF4AZ+ZWtQUGGIQSDIG4QCbfm9VEgjKnziaXvWtuSrA
dA0XD1OnmHY4eC8KhTXy1k4QVylNmyjN7S3TS5OAIQEGlRFIgrFiGxfATpsijQgyXRiq1Ah88KKt
S0laMEwxGLZAzQmnmieRwvXobxkgp1r8RiHhq2fYVsEmVA4W2crPAGcc22qCS/yZNzWRBPgQRfuC
KAr8vw06oI/okFMytmttDzQLmAIC/A4QNUBRomLICtaM9mp64TCUJns4/jok+kboI2ysH6cKnqYB
GATRrfnW+/xCZsOSnmjInVRFjaqDGg2wgM39hDt7B4EKkuE4ZkSo6nsBWmjl5HSC1qIelvXpqEFS
hGK0ucR7pDO5oXITAMpdxeRYauKC5AzqrEjn8AGFSF264I/jksEQdLjJSJEXxJG9q1CAzvk0N91z
9XLtz7XiTmX+2QB7wVoZvIl+lmPz/giVeKSvEm0Zt/05F3/bLjt+Rm1im1pfYAr48HPUm7cYNnBj
u3WX4W6kRMv+Dy1/XaaDUA13dxUoCF3hYC6NfQwVJe0b286rxO2bdft0fu/ELGWIUJ14mPYXrgvC
NWdxAH7p4xKD37rbg5b6wbBEGLclb91c0F9xhKHOvJBv4dPB8Nk1fjEhK79KJdNwNf9eWy0xlvym
HQGyUj4LZSQaxcbFDQLJb6F29U/Xtzi/6/rAmvgWv5NCzPf2iC9qiUBuNVWWtE40i8S4bh8xZLSA
nV7W2JpEONBsyLmYpR8B3aHLQXafiNsljcHjQ9Jhf9LLcOCKWFBPaP7CLvGZtbvACNKl0viKhF7h
eDoAInnd5EmRFweFqOyU7vuoQ4QOnXqNSkXP07WDncCX/WfV8rS8AURng/DI5PYY3o6K5PqVynUw
SC5vms+mYOS9HRQuDVVe6Z033bM3TNJQ4tvXPANaXjSR1D3P/6YI2Xwnzuukq+OfJP3j6xz0OKm6
HAInv9MQnxyeEGfJSWX8p8QTb3G2ZT3XlrSIXbtQxRrHuCGkKezbibbhTsTCDbcxQsTwNu+dXghX
B6KVwlbpgGFdwpQyGbQQtXP5YkPAD801ESXfOzhpiuSqDimS2xaB8yBLM96cw7JsLff4S/+zfM0u
Vd5snRKRhVDa8HQBR7bgaFZhhFEkeXyS2irHSRUIn7jrphIvTQGReOrmELsSrziWrUzr9x9Q9i71
S6S6UXfwak3ehDqCHYYE+SQfrY+omEs44xdt1UY30TaDqy9+PIpJOEvru5Lm95nu0G3vdoKGZnlw
VhaO7e8OsOmAYwMsDkuO31ZbBBVGi/xoeathvVAZ+RlPvqAW4qtDNVld80fASru6tBp58FygUIRm
nB//OxC8Zgdc6kcoVBF4d45YjqkpxVLMr+KKfkLWcI6M9an/QF8Ab5HmeJ98IecZlKEDWJwI8jlA
9FTW3RCANSbco1cA2Q+S0/Fb+dgSxxxoAfJdlyOXd+VtHQdtLqFXGl1qIcEvmUGG6yJ05yR81RiX
zsrd9GiYo7fk2R81c7woOnSft4VcoxC4KQiCGgKlrrNBqS4EBCrmSGgZ36IMyIzGbmCmpdvEcmxp
HoLMslO+UTP6bAGq4xwXYORlydegOLozXe5qid9NxaFMNnKhvXIE9INat1EPphsklMfPdcmza+Zq
ks5IMrZwixzYYaaFknXoObRc0Npq3sRULF/TOriDoEerVO8UuUh59gYoEGhia3PvORIV1doGY4S2
t5nuSC6HWtQ2GZMjRtXbrvu0g0/+AAeOAMZnQ2PEEYnywssugJ2ZJxGFTqiBb/If2T/pBxvHADrE
i3hNJBPb4ACtd1rz/X5rqygpPnW3KQV/dL5rcBmVa+UasQqnxEPx4yt91/+yRMqgB5pZ5po945Rp
pN5J6M/0YpF7qx0KqgJZCW0c/4G6GquiYjQa9zQz5N/oOVeDhyLDD16pq2twqIjsGamsVTODmwbL
zzrGxMw0fBFbX36Fmga4VoklCDxiHTORH7sBcDORKjvOrkdj/g4fgRCqOqgMCZI7elByD6ZpJ4Fg
ucT877YW0/UvkNW4sMtc5BfrcYtEsDddAPLBebFrlXjmi8hJwINbUFWzPhPRlY+6CDjxm0iB3Cud
Toan8GdUEliBY5HYDI9XOsrP6rTJJbwej6QnZRsM+FHbcA0I2gi0GY85iSvsOPfMmSK5Z6PynMXw
APUlKAeo926N3PmsksIHhfYDg0qCZc0xJ5kc/KEWJx+HhtIg8RJHWc4DswlfqsZy6nePaMihb7KI
LPZHc4Umci+EBBKyRJFaeGwcfM/7lFxEAoBXVS/GoBP8AsXMTIAGo1zf44XfEa1popPVLAcKn/Zh
0m+H8+cJWpvjepBhKdF/B1Ea5uhipKe94Ac6jJqdwWHdt3qKF7DCpOMu35uzrTS05n6GoBrenxDu
05p348/q7iav7UFc1wO5cQL0gRJJBfjiNJrMZA6LiEA9Kj8P39pM5k0IlMMmznwBwRi91YmcwU20
liw9URYx+6hZXwrO4uQbAhOLP2AaLjD898mtJscP4os6tHZO5bb+zHZqYByIzZa12/dL0r+PdjFH
/PWBuLfolapR09MBwphnSJDQHAugH4dDbbEXLiYcF9KrZFcC9zKUCtA0sO4OQtxeVjCvjDx9jpku
6qxsZwcMJ9PNWiiR3AtWqxTraW/AWGarjHe5mjIzd6z2JAaMUkQLkRwn8U7zMqLFSc4mJdUgE+ng
0F5xdm9G2hQg7i5ah0uKRm6FTmDYQvbx9y21w79PmwXo6dglgjFoLnRGg8ncLm+r5ypVKqqzYrWS
xik2cXNm+kd34CCJYs0WNg8v+KDRutJW5/auLSJjDexv0R8CCQflmNBATCPRs6aHRFs9DTSKNx53
47/KYzbDSuJcldCkC/mFJ5xKhEZeMlltyfCCCqvsN5IXBL5mhinEl42o3u5bPLCMRSyEplpFOIx1
FGDO8lOJddT61aVGgVrqetkco3aff0GePHky38n4/oeNF1l9OKyZyNrDB+cDuHtI9p3m+qTOARyO
0+a96cX6/9UwzP9YDiivguwM4zpNp7pd8PPQbgOUPt3iulpIAgV5Lb4m+IgSSsnSSgsruF8jFTE1
d+xSazluv6RYyCbR3Gh5GWv5biqSwI24G89Ry79viv1KCCVMRlbkqydjZvi3NqYWJyAgCF0Md7MP
ADWyiybkvoeVcc4Z4GwG2AAcGuMTwRuzcvIYz5sDZMur6xPqpLdV2fhQjsrETyWORtqSjEhLVmay
mXsRyD1WC3HkN/q0wfe0JPu8okeBIpytmWazuIvHn5KiQo7Uu7FuM4eazvUsnHRxuhh78eOLBsyB
slVNvw8P5ajmzRxOik3UPfjruqSLpohs8pv8ZcAQIfBc8LtPmPcc4eSrpIavuzDcqgciYiStJTTZ
tgMsEUivkSRQey6eHNlCYp0UKxnDPrfFkjMQDkUhEirllcQgSRz+5Fkkaof5A9HyUM+NSP65Jobh
+cUKVPmZ3eyQL1X7vKSglIYNi0KkUGB1Jkszr6EkACS3lToxt5MDaAosOxQy3sLwaLx/BIZzNQJB
sN43jf8jqQDjlxF7LfhA92AtnoJxOQuwZm9A3WDoOw9KVb4a9uTx/3DwJ2uKwMWGECaIjmZRlkyk
EAS+rwLHeQVapd5GlhhaLdEWzZPffmGcHQJYfnYz3MZb+eYeGQT1vy5lCzWu8hlZ2ysrL/lcWSnN
2UD3tM0nhOIhjxYWT2dkpj3Zs2bJ9zMD8LC0n1fBhnS3nEMH5y3iotNArK+8m0W+OvB+kA31GNsx
+6kf99gxIwAjDqKlbvxrP5pppKLD+FZgnLoDyUulvQrciwl/FTJixGp6cWrWSUAqw6brcuepWpYw
iFAr45ieR6I6/BwsHOr3mcTZgb/tJQAyb3Y6DzvUZ1UI++7eXjXuQLtHxJyajS5Y1pE+lcU2W/qK
0eShckl6Q4IUBISeV8LOlqgXjXKqYfDCMAp9QalPcPi8kfx+2FQ0pynFBOnb0wl857JjoNYX0Vme
JVlV7KpA7ngwVykBdmDmmqaaqR5piFsvRQ2bV18GFsYR87xS1AO85Mm3F/v5X53OahZ761zd+bmi
48XFjRQhBiAVvV1pgfmzHRZ1jRgoAt0wrR1/6Z4h7TzGjRudmZZmIReQdA9Yo1D4ETQZbrYg+T0F
x8GIskcNvJsQ3ZDM0FZ8bLevqd9bnopNPehBT8ZVwKi0Z42uoYoypuaCqxS5vKBpoqcpICyBVyy5
0m/8yF/7ndqP3a7oFYtQfPy0R9M/If8ng+yZtSWYRTPkpCGtBlEyLpim41YV1jY1kCgmr2zUjC3O
b1rncO1BKzabJGWOYa5zXelschlnIh3jlvexfwMp73u0gXw9HcAEabqsMKpcOjFo9gTA1V0GdD8B
bUCUSTolOYUU2MbLFIcNq2Mcaid3I4404RTYLeBFAWcKrutWTYRWFxOxFWUHUtsQZiU4OmwfSzX4
UxeYRnTRSTHSVuQIc7P29tWAtq0XKSYkooAgPEh4spD2+Z7VxugqfhD8Tpi+DUsz74o57vCJ4Ccf
QboxnZrCNYkbI4f00WdI3FpqnnVHVZT8URw46LMx4LnFnYXUbbfrPwOUTmOpB8Ldl4TLQvvoO9rl
croExOo73ly0uCTjoPyPqgHYWmRfl3lv6dgcRju7QRigs9+futLeebgEMKV7NVhs6Utw4puyNdhX
ah9OihvRrH5ps38uv59tb8gjyot+U2EcruYBDTv+Omk/cTS5Jh2mE+ax7wlmaxhZD3HrHnvuOROI
S6kp6o2RtJjFZMOv0jsUGp6E4s3de40+JnKwVTie3UjeSNQLrUsrCJvtyV4kY/G4KgBpLR7FT/zG
KB4yVcFznsWurlas2PUnSUozbKaHJ8ht9jbDim1HZHywycZavxk6T5TpeSKzTvQ8LN/7W02FGu2A
IXfaWkragGur73R8ei30NMaHctOWqwkMgVymOYI2mcmMJjm9yBKqpk6wC9TpUqwYOYapH/CH9wNS
dN/SY4AMmp2Gsyiss58AetRIg0WAlwwlv6fNLJZA+zzf0sxr4er/yG67rz1ea7F6HxgnqbHc0acS
AqfyaUoWOg1FtOeaKI0GFhCbF+nxdPVeOy/iCWIymdnprvnn3Hzhii07JkyQ6142FBTr5nLtlY5o
4A52r2YE+h7uwNSjPdbcBP43kWtiUG1scL6voASeiaWoaZGGwcKbocMi2lAqTtC/JpES8PedT8e1
ILaIZForWlfUZk3zkxiR5Ae9TqR0mftiRdX7yGB5TV4ZaiF/GjjvRRcYqDLuHVpBtTCd2xKrkC/Y
TqK8N4qPZWYuXzAwnjs1pnlMs5OY8rWOF+y3BWKJHCG0eErTzRhk0gQK3JzBchvcDpqnOGN0Ijp4
Cdc5KZAMbFZtw0+HpBfOC74tgq/mlIO1drjUol+23Cb/ilvRogiMCMTD8WqxVaKFOUGzl9GTjmqx
1DjQ2MFKkitTT2pnSBiPjfqJMRprl74EkpRI0z6N+BO+Gt5G1KBpQCzj4Fyf1hVwtnun63bqHpxV
semMFAffj41Ofitk5nThxMF+tIDXMvO87Cwi58nwG3rdTQHM31/w+VSYPf2Ke9JzsLgiaHSTfZLu
xzn+hcG+bAHaec2Z+8aQB6Rs02o9RodD0Vqib4xibCu/XDmhgsxmKvZhAv1X3NZhbCQqQjAbRAnR
t65iTegdHbN0DRgN6y5PQPWKR4YnuipNhoTWgc5pZVXUH2dwDBRpVcNjgvQQoh8f7ZcrmNqk2IoO
3VpWq3u/C/zUtNYr+9H2RluKxuSGEAYaOy1i4aD75QDUszTT3WTuTYzdww8YQ7RZsJFcUvuuQxOV
d2TcYwJpKni1uh1BveBzL8RmroV3ACEQIg0TtupkWLU5Q0UKqjSYavpJU/2bpDGT+meLL0T5ebTr
f/p3HpXz5UCXZ9l7QzNgIeo7z7PWOWMDKvOrpexdXfJvRUp2ysqf/wJoytrq43PpFRnpM+a1ancz
j+PsZ00jjcZSeu5rgPKT44mZLCmRySP+Y3aIlSV+S+VObnmweFmnGJrZZLWC7jbheuFd/nU1Uf+z
0qfFKNhnT++/kU6pgKa6Kz3LY412fZ8HZk3MkopfZEhSmE5pSO3URO6HJjgwFKmki13dTOCrtFAH
runEzjZPI/K/9Ly2tnpHKM9sH+bvMTCnocvMSgdd3FtbZWJ8Xhlg+IUcYsGoEGGEwysaXxmaiOIu
Tqb1B7rgxVBRrQin1qvutrL+SiPDZ1wz/yYK1x9h2IBF+q3by7hndszScUdtUjm8oinsgLQ9D6is
lfncwSXCY9cDozY5DVHAx1WN9yYAFf7yV6Ln9ehn/Jzfwq+tSCSqqU+eGTx6GW2+7zuzqszqcqjI
+CJI7r+lDMwngXwu/lDYj0vgLUpFhTQOK9N8THjYrdiHUnRpfqYtaHGiOAPs5K5PgUxlU7vHEsDD
+5Wfjd/2gDVaDF7nFteDIpigst4TWKcVNyq7XWGIF15jtvOKTKuto4qg/RR5DXnjlOUYC9qA21KY
OJToPfMmOr+0UqYUI2/rd7PWZHP9qgp834PLunBG/1l44FcicVnp9k/53bBYiNkxmvsDKSEQozvn
o5YbF+NrCSL+5GE1ZsiUdz2L4arG2wdHKfzwTljlAnusp6GPftZxxy/l40eqTVJ5AseOZhgfOHKW
q4fzIezbpBQJXYzo2NBEtRz0CNzYRgnqFuitlHDiJv8Fv1Xk833cQIu8754gy1mpKfrfdeHj2e2t
iDyy+g8+yEZbsOyo8jHiyqCzL0DzbWpFcPLH4JC2V/juJeKniq77+nbcaaQHlkSjQ+3bceSYzILw
tnF1sl36Xl7bhbSMdQ0uAHDOzEBhJEP3zUlD1Y5HZsk5Ut/bIHxJtvD0QJ3zqxH9dpSg7nE2cfzB
1FCNkYaJLeX3JRgipZ4Nh3sf5DZvCC7qMNJQr0Pp6hHjlFxlPLkruetT++4NgVwUUkP/BpOd8thV
HricWwEb5fZ+F7lhnoFSLONDe5sWgMdApQ82W+cflNq+mLoRlMqtEdMtXjnPyhDkFmFPaM/65grs
ztjuYwAj7LgfY0is5R3e3vuvtwxB+A9PMZJK+RmDocbv/eghhPsYnZkm/6ND24DFaa7KFHPukW7m
0+4pxm3QehmKR3/HPlbb02/zWz6Jozl4X0vtQN0KrDKhGzCAo1TaY6891iu8HMZ51a6K8YUvqck4
vJlVzE99gsLtDkkqhzQa0KT3orwkX48j49ExriP/4r88jY8031/AcJ1B3L7rUBeTUeYNz8EuBdvU
VtmpP/Y1ojBND8pq28LaqzXrxefBoj7GLh8Q/yIO2vJKocx2GBdtQpfIo377UxhaBR8AAgvdkqMc
y/kiDEsT5u8LUJ7iYQGFg4JqxDuiNoZq0hd/ZU2YKyptgrgZpMwpX/EYtnLCKygdRPT+xZs4gFeM
ZYl2OpX6Pv290LxYk1v3hiL00lJeqLRzelrQMFbcrydzSC3tRr5FHK9z0fY3W3RFqyZ2wOpFk5NU
nsjNB2hUNbBiewbfJHMy0nvX/nCHmx9d7XBjmKOGvg6nHYNscvkBzqgKc+bg1LDOFD8YS2kaMXvi
l978m6YvCxEDiF0ZnaPebZ9SwYYHcuecn+Kf3pkEiFCOPxQ0vqR5hHzjn1GX7GxTcHkD63Zkv5vj
HbCSRMuS15xDnBwGmnctZJPD1uRWU0YixiKtLRNkUHYQuoWrROHd4JPlHWnwjJoUOigaxjMIlSe6
wFmmiEY1o29TW/tM3GXrCoYDLeq1aMSpA47ozR8Optc5gSlPmRicXgKzq8hX9kjMlzzYfGSsRdPd
cjeMUy7NhMgOKsqvTOuEkhzi/NtPDBe9lB+cCB/fAfyztrvCtLMjC2swI5ZcEiKOHJAAZCGuVqwi
J9PggghZfxPZAH+4QcVR+sTWWgNqkp4XGcgsE0PPJT9mqG8khaAP5E9UFxr/6TwWzyoQk+/Yol0L
Mo65Q6d4VVYP7VFHwr2ht9cqE+udFLcxWbXGMdO055ESt6QyO+0wYyCxXKHXYyv9DUVqHL99iE1S
K7lSCH/OZE58B99fdioTiw46T11I9EvUbnys1QcNVFU4jCm+wNdwTFKK0T6Sw/ZmZw8hqp/9akKb
ixQSkSjkZYSvjsyi04YYfpCTaVdY0a5PKQK9UnyD5m7o/+HuGSmWUxbzdJ7fXZXAw+XCgQKXW7nd
W6qUF4sfPDAuY2IVjp2mK3j8KuMqq4JcaDYMcf167+FfZipfuM3vXtfxXfQcumQSvyH6p+DLNJ52
VsO8RkWcBhgm30takd8sqSjUwugi+6aR9kiiywRDcV/z8CRMXvRUXsGsV687JvkdYOOi4K1mc/93
V0XmmYUaqEKTtztY1ayZuPRmLO2Oz/UJkvHE3f6rtr4HJwPbr+7fJ9BXzX0i3UcFRYBEqzt+mce1
4OTb5Fuqp1iBqBQPEcf1CYwtIt+tHxnnb44cB49IZzjhZnvBF6gsHjx5703Bn9RtHgaW+cgrllP+
SVp9r1aRXW2QH1Sy6h2vXuaKnogESHmnSUAhsd7/326m5TmSd5tnRSR9yXID4vW1ULOSdpplP/h0
UXe6h4QVLmsbB8YRgQPghDPX99DuHOOR8IIplEOjt94KNDDPj3RfNaH7qw5ehZulyNNYThHrO5DP
Bdvaf5UJV+ilFkzm2IlbpkDIgQKxo1CmVvmVGz3cTAYYnCAl6Mf1jumn9MtFRh890gyKOoT9zeTb
QBxvdNP58UMz2cUKZUeshd8PZPYpnJrOwdUhL/8eZJDvGMbGjOOJHV4u8j2evn9td4WcI5WJOotv
FEz6XNYuU0PluohOMP+mYQXI3gWXMkQwAatnxYuzs+T31cVATm9mWe4VonQjbjOLUukt3xft7eka
FUtedmF71ktFS4s3aXXZqrnh2EhXuD95+sJBHUSzGKeCctzpap8AGL3BWMk7PpFwpbVpDcqqCr0v
RgYzt/j3w1ND5zD99uLhaTxoMVYEnEte/cPdF35QApso11680CEiFMLc5xM/xpuSRSZmAzOnnLgI
p5mApYnnNxvP7coqjfbl/mfi6HvDP1kOF0qS80PuPxJPJyXyNuj+bZS1BTrUGh2D6MhRHKn/bWC0
3XHJwLX0vsf1omqo+GutBfwejeDiusiyLsmEUSnPXL2WNgpdagqFS3w/Q59n7lozJ5oN58Cxj8Vs
qVkplq5JqFx8K1/dti9iXYyJZv+mJbsezBb2rVTGIjJhy348eoB1vfqnfVtliAiogOkOp3y5aZMg
Rh7YwxNlA09nJNR6N5uxZdkAEvotrEcLdympmBtY32B4E0oejPPqqdRuhYcqi3b984a2TiWKRo6S
4gCXlPQDkWU8OWBGLOMUUo7ybFNoMtmGuVzACh+XCHVYX92h7zW9G/VfkyPHXDLE7y4sIWR07HvJ
rIMT/IQV/9+dRcHt/DcbB9u9WuXrVjBsW1calOlHxrTIuwEHfa4SFCIe5FoKo3meODKdAOCM3YRc
QNlvZ0qkZ72S8z6YN/MG3ezGanBBSqOV6BceXW4qJVztHlACYmWj0djFaiM0A3KF2JRsAUZ+lrlG
IswQbp+ro2BBjba3VA8Fum0uBjgk04+t29AD3MoTR5hIkdcQqWp6YE/+Omt45jCRpTibVS7xpKkU
rs9IU6yjVSP9v5Dl9QkolpyzRk8a+7Vm1yyThJJ9pxMdxofNm/ZMGg2xnEM54dzyf1u0Ha1+IQGs
fFPVJmWfLTFKTj1ObBkLHBj0YgGSTEtloxa9rEZiC7EtK8J+FTDgQUdAahQNUwhb9AF2Qi9g3WgF
cUqWMkLr+5CQBP9/X3sSQndVx4BBVq7/8hkzbtKWrx8CHFfuUdCZdcJJfKUCKP0cB1seDxam5AaB
/b1AWoBDZDlJpmiVn24bjXN8vZ0ysfUTsW385JiZH99jvUJ9toxVdkZ1gbpMPofzA9Xk9CVtBC8U
/SvYWn0Sbr6my/E86Ooa5ldLTGb7PvgEX3YXk6QhG+QqS3c6RpJUVstIlbEhrFha0xQLmGOdVXxP
YMYyT8Bs9ZX/UZU6wlCiFHqKQwm/s1pQuKueSwwImFvRf+CzqDV+IFCQYADtLgaEzjGQ0OtFTvDq
Yo1vCYGFSSewgxMw19roIytJq+z/a6bzz+SzJim/J64BMaJPzdGUFBtZUWX3MJMW+VxVI054wyzS
xHOpmOPFUoFB4aF5Dy3sT5ZQeocYh64GX3127FruaSt+haVLQ5L4qmwAwTRDa7/HWLbwGm9HACmA
EeZHXRdTkgt3L9jvrk9UPir8lTR8cUGC9JbbRfEVNQLv1tEgo4GkPKyf/7Crk9Hst4fPB34VTDgo
G4hEaQrXuNJETXIhaZSrTa+AA0USC/IjTr8GCyEIuDPnUgNU2IlzePwOG3rCDJkB46tb+fORi/5l
loN/Fjljc/PZK0bVHdXcsSLqopXoLAY3Y/QDnzxwKiJS4cmdzOQ/0QyEgwJDuQtu9IahzsiYg1Gj
SFG+hsccu/31JAzESpQRPyBKF2c2F0nPhJnxovu4XmwQmBePYejtb1mF76dHh2Ero3TZ/oNYrS54
bt79lXqDCY+1A4atsUC71sjTMeWba493V8q16Kigt9K/gnfpwXiD8qAFuodXOqLMxtvLN9fsW5MA
cuA7gj/qbbq3H656ZfF6IcSiBIJJqZr/pGVNaGZaVdK971A8CKb3t9ZV7OHyCJGha1PAwTaSG+su
EvjLSpjB0+/BV7BBCEPzOrCMwhDujYZMPtUT2fyTQ96XfQYt4HJ1HzyfFo4PxP4KvGKM+aRA1/Ic
KDJbVGy+Mqnj10U74UDbRdgcPu3oPlal/D/jpadjzLvgOU1/RRuymWtGWEDGL7HNowZneNNg5AO1
fZF0xOaryuxRS65kB1vRh7raqGHnJ5i6ggb9kjg6j+U6jE012MnG9e7Q755umZk33VJ5XHiKSL78
Qx/deA4z2RG27f3lvaOdqyv9LiU8wPr6BP8orQNUZDDSDrWDnIcRHoJXVXXPiN8k8LEZkaT9ng3C
RXjYLNgmqhMiIb0qB/0iWyiiwXkjofEdmGLWzLqAV66HOVD7CRderYldujUug+CmK1yrI7vqRf5a
dHTLSsVqzgi+3qyKmkRgXnBbkxmBxcJ5kKZyRNZ2m9nWPgmz6Wu+Roaop/uJMrzSnK29lOEEMSgg
mSjFytNzU+yJV6J050ZWCZhx5pWBcG1BIJkAA059WlZxzZkipyPJPOWWUvCOC/im/g5hENAjJZVz
N7F+QjKqtZnEDKRKwwggOW9MkjVSKybo6H+iLj84tczBkhP8ivRpFnBATnNP85vHjjeFDVs0CH4R
RqscUXmRCrnv2qLmkkJAgP406tx8f8yPHguNXALPwEZYzQ3J3ssmx/CyVZORNDWfU0gpT7d5hOMF
q4U7DdRbPXQzy/mT3jGPUSecdjSb7StO4Imm2wUQbir7EqNn7961qX/uPU8GTFmB5W9aW/3p4+jI
QFtF2nDAyuQXk/7tmxb4cgHN93OpmKvO38dymJUgFAHe4XqIqkmkV5ZzWM/QIBtKMkgrHwwj0zAH
LfDBOle7jRmHOAlEYlgMul68EiSxzPAn/6ICxdZRpuKfVpyq1Y9/b1STV6zqiyZ+bhUBmB0Oh/fT
8XIBC4FiBhmkJLQ35iG8pHCZ5RoqP6R/peQcdVPugKtpO/y8lSjJzVG8wrqbp/n03544RArH7e8T
FiXGZlVeELQjzFYkaDw8ZR+U+k5uZzRB81+SRuAXvTRSGYkWkDVJFkErXrfdbmKcp7NFYExKs5Ew
ytShYSINlwiUHtIsxOrazz9ethcprI1YPbjXiu1qtip43CZBQx4uHWew/Et59fYXA4HKwij0TSrm
XQuGWWhJeVqclZtw9b/ycHTO0u+D22q/QhmBRU4iLuMwba3vfzcK5hiUasbKvmttQm76NPLwwY/y
CgLbM1Rx8iGEwwRGr84I5tEt7NspB71167PX9bH7asZJ1Xrr+3tGZFHwOgdyMRLTaAyU7n0qUj9G
hSAs3aQgg125j9y0zGSNd/nlaHTqf9O8Xfr+aZsXXa5NsjxgYv4ZYAXS2F+IqrNUqRlZNAni3ERV
TmC9DxF8DNI21o5jLpjQFMYwb6Lb/7qP4ieCTtKzHtyJGoP9sIq1pELPir/AcLPmQZo/ApI1miXw
djQr1GiAa05JKnQnDCWcH3sO5ch2nRTypp5s9PNb1MRqmuC+I7SZfDWB65zDRABrplh9YEXog5Re
x96TbJs19PbYqylv02TgcOIApQ3UlTjUqPopdXR7MdTqnWqyxDIz1bL7g79bKM3vhnH/9ZZBjtHT
qNCbWFNBLkA7KSe5KalJiZ3vzQxOAGvJCOFLDtTLvuHkyHhQlLOx8/K3B2GIlyj5lYoBazo+cBQj
EE4FH6oHW7OSGNmVzdfVNNQBoYJ5V77jMJIfPjRKk5JcMUUkw5m0PNGMOTQwp0Z4soeWqruLvxRb
bjw1syAPGAqCzHvI7CgaN6BcO8ZLLsOrDQtsdLXmPfP7CbtMU1U9E3VcahsQUN2cOiXMCoxGWbiS
RdKXLp1TBOKWL2o4R3WS7UbpPAgYIiVZJ7DHObpylNwoK0zefLMT2JrrRyHS86sPPNiVsyEk5NRf
W2mexEFQG/KVZ4CIzZsSRfROFirCTLXystHoUPbIaSldOKhdF1SvvqBpfNKjrLTwt7zzPu+buBfT
mYzXklK6EgJm1j52lvetYOB97p1i3tk29RDn9LUX5pPf+lfsDDHTYJKTKsqGv5zG3LtbVkl4TC4f
QAtHEYoCI/s6Vx+WaJpWCoqoSHkcVUDsJYhWHyN4X6rlz0YqhQ75RxlmvIY9Oy/1J2ieApFlrcln
TpbotrZQ+HB33PwNCjejcWzDz1iO4TiESWSmfueR5KoL11RT6QOmrkttb1gyRS3hILagTGd1sqBb
27hOg1wAQOJ1DHI8/ypy/wnDrVWfgxp+CN7+BOig9dHV9BePqeRnMAcd6Rzv7/VHuyG0Aebrlacg
A246eLr13xZqlQNLjrXv/9ovPDrlPb5YpUOTpq7Nc4ftnsQjt8IiwOGa/Ffpj5qgYa9kg20HItIf
HS8T7SBG+Wl5g3gMKvrqawe8pnaGljqbk80x22gcopJ18QUPF1A+UHHZJenRvGdWbk6Lf5EEvsRB
xKxn4B+A7CqGXzpXztB3FShuDYzr6g/RI0SU0EFc/D+VwEy5cKJ1UVrFD/PDhqEbl36RHCfpawSc
YKcFfsx/CUbIcXX2svZMQLbnUD8iWzgDWfoyQ6ZMwxwyyNIECGxTJWqL+J6wvcr6yG5rKFRp+4Mi
zMXpBei/xUqFpgE0otK+9ZmqAZV1qwcTapFB9q4cvNRi883ZNnBdY3AXFjy6MN4N7Uz7X2VRGYfs
ZY/LejT3olyVpnjvxtFlPDoaC6+Nn4AM8juYvM/5EkrxCzmb+4LPsYdltnGvktrgxKPy5MYqaRZf
z+sG2G1YVh6PcTcmM9hiHK5dYLebD+wddQA/7+54Jfg6Sv+yEhP5yuscrat/MRWuvQTdw8A7WLPb
UNAhEUo1WxtAkWp6YvLcrwpTq+2ELQ74OeXqvKgtJRK7fN0nWSCpzvtUPb4VKEq7cy56x/lMvaW5
pDlU/ApVe7T2gWZF2r+nhf4WOprobe4OGsnJJdsPRXfHEv+6tYBkOzyzYe/pd8crFBDPiBCcVotx
np1DTNeJy3W52EXHlwRNEnXMTg874q72o2rauC03ovGPh/p5Y62lO6cvz2bSlLsrPlYUtvNVJ5hb
j4XfFNtADOZQ5Pgy+bHAaHaaensBpCQct7p5pDxNSN7igcuw345xAYQ+n8iJjswNdaKiLS4o1/as
CQ3iC6ZvxZi5dsP9nGoEZloeiyUbJgGfjbZPlsDlBgxLccbSifxvTC/ZMA9tkbRy25WHYXjdLRFT
ACabA7KwFpsFRDMlcWmmJuZ6fR50ErpCREi01+SpTNxWC7WfLSVJXIpe/SuqHDF0KhyYyG03N0Sj
PajmUthRw9TUlGL7Au4hgGmPbBUol+kXXjj3ldoP836o4ZyV+bW5U5lQSgkof9c9ADGYglNOiaNI
jqUbF0NEjZX9kHPT2qXw0nxonXV+01dDgrElQXLKSY/2BvvQ5+YxkIccdLi4HULzWBiNJVUv3H4m
vcPIo3CS0+DVnADGjqjWRkMHsyQuOeuKM6BKC+ynsmsqRSTe7nUPI1ztMZbgTKmGT99sHNjuZEZa
3Tp0A1vJeKsh/VaDdkd8mKIBRu/SwkoyD7QRFIa/sQ6OaO8IHYDBi76y2PuFJL95CZuDrnklknFn
Am5L0rEPYJHafuI99pZgoAPqEhVK3yI9PZQv97Qzaq8elWhlKGuj63uWS5y1/eLzR5i2e8cyoE1X
fZPdqe2hSWVqifjDf3yVMZk9QvtNK+eH7sGtm3qRq37GokIKlvx4I162Jp+SSttpBUiiW9RrStnC
RDy0MP/9Gz86lBx1wIq62Abui8jctV6tD/EpYLbDafB94jtw94K398gL8zGNuZDqO1Awf/BkWqTx
+iGp2Kd5S+fJl636/sv+YQ10G/S0oPyNpq3SGVAB2b++if8We3scVr7PqNakDiml7PcLKf29TzeI
TUbGRdxZYFVvapC2et7WK6+WG/77w92CxbVUZu9f07m5MYr0jX7E5K66JaAHRZDM/1brUf5V4QfL
P5ENFvn3lxwpLCIq5tmthyhwVlWDxtw8gYheESo57+biNRum2jV3JZrfz2mnhNXAJIfhNXL/J3Yx
Ac9Ho1lUVGWJkk5lwsna8n3VLWEL2sI0o/1+9O7MpjY3G8bedx/DvE5VXZiT47kkvdHOclZ1rtPr
U2cJqralyXE5tgqSsV/5SNJ0tF/BopSC1pfIrzCW2va7kz+SXI7RcUpDzMd+PsIwIUtzLJb6UYQ7
roqcFBaZnCekByyFpgk5Js72RhykXTO3wRR289pfjlaPn694tlP7Q2Bkchtf23f193ZNfMHYfT39
oRptCq+Xk1h5Dm0UV8l4c1atIaEkA/S/+gGPNtNZrLWpKxmd/WKQaHmO87TJxyRxuRwkrCs75DhT
VTETtboYUezwQguEvCRul3wqJQfTFEZsbEH0ON5ds+Qe0AgBnNNHtb0smf+TJRkcIexmKvDR6bxW
ooLgbErEbiMFlc5iZSMn9YX23c0D0DnNlVpmlxz+VhCvjwJAxinlfdS8rFoVmUSM9EvtqnMFlerO
DmL19iYw7+7Myc2R9FY6yx6c1hlFTg1h6ieIBibz/tdtq/mhAOpacCBkntI6m9TQh5D1hPJrBejU
EsZiV1Gge0FcKqgpXYUUdJytly+0aQVEkmtSZCQ9rBQ3W7/nUPlg2AmyYIcc4u+fmTiu5E+UGF8F
pXOxYvRISQOxw/WC6SeQkUUBN5Bm9cjauZFGi/P97v69P3cIgqIaktCMD17g8wh1JE+A8m2bMFWu
SipDit64lcu+HUUcT7aLsNhM7dILvdcs28GxdeXfTO1aGc4nmbL/CLHbXFDHs0qfyqApaNKo6T/c
R/2xfV/nL9vxzxIJF3UKUkSHzJJ6+KxnccS+Ryp0WEbakuO6DugI9Cs5dyFLtRkwc+88aNQEohnP
NJyNUhKE/8Oyh6f9n1ZzKsTk78OjEWTpBuZvo/YqsIn0zeitTIgvCJLTMk4PUTPrFI9fSYBJLQRB
GDWWbhy+QNTcSPrcmVr/wfSdaLpstxIZL6JE0PX4OUhc2wkaEuPC6H+CIKLwZpidH+rWuLHU4v6L
HkNMOtK4rxtb32t76K5rTX1O8uAWRs8l07YSd64YkCxjEhXeof32fr6+NRJRCPu3aSlzyQSvBNnx
ydVxgrYqRhBqzZvLeUhAmuchvnz6rY2dsFW+YHed4SHEpq+OXyIcS5WSnFF4yTBcvj5hzWus2tEI
lYuX3bHAhkZj5pbunxeIJSGqGod56mxwtoXMhqOfGtTNtWuYejBKXpYLeUHIQpzPHXUuY9eYCLwt
6bGyCpElWUdsOWjjifCy9h197Hse00Ue2SZx3CXCyxrantfPGgyFRfNRbXzON5kntsbE/vCyvMxY
HzJHR9sIKGMpsapJtE6JfC/FdVOqMFOlw1zUMraWzNnREzFPPHJ+NE9B7NDp8bEB4v0Q92NE6Wr9
J4XoeznrBtCCE998nhctYWb9HyE6iOWCzs6aAkfzMsAPLesmYfqjD1FVzTOdiE6o5oH9WJXW4ynA
3qR9ngaLJpEusnbWSRtKlYDe+RaIc3VOb7koKI/aPtup3BtHPy8V4UCVK/2aa2hFEIo/X4Us7Iqt
iMyG960oDE7Z99RjC8izE/vr3MXMJxa48pgx271GcVgh4EaNsHQBmhoYklinlv4J1CDA+H6hy3sB
qjDot4GBx6r8PGd+QBi+hNcw2F9n8dFQLNG7WRKkQmpLGfKPv4/DUa4E72n/B7Zw/FOmNc+/XoJO
3UYArYuEd2mWyEkKwB4n35xTtQKff4ezwFoEuQaKdhKNCpKjVtHfCe05fFAMMGMCa/bHXWmNc2Yd
Bgg25JU5BVCpANGbw6rNfGnKq2VsVp1M9uEjP2enA8+3SEFlVO0gjLK1PeZrm/iXl7dxJzdiNJiY
YIMJtbiffvKRGhwRGmVuOSfTTf5aYmzTraOHkXs3lGmveU22fR+9dQtCHa5HMwZOULptqicoPzWD
mm3auZLlF2hm1oG/TfsG47agpOUohwHKRuft3W4Pe7Md5IkKyRin3DCFq1PW6QY1izIiMPwSXwXa
p4iD9q/POigEuggzMkRL9u80o9e9RvKTqglmKtWG/l4/6cRS+4Ym9f0NVeSs7TE+diUGGGMihuNp
Si8Xl4okJgIpIGhy/kXfsme5+icnODrUsDXf3C/PMlOo0354CUVgMGDMirTY7Hu9kzLhqoEvN1GB
dt2qkaEEJpNcglRYgJBoNOp3swtrf8NN2RLoQ5PBq4tWCqpS9AZyN8TJHzeY22ox6tDZq5S+J7nC
6MVeuoco2CyOB+l6hMtUCTDbAiDxClOArXznLdangR6QYiIsyFH6Szr8+menqo5IpPJSD1kNJf/U
2uvq41mUgnF3n8hCVGuHA5iVn+DhF+VFhbv9CiOdoFNvQDLOTVoar7uup0oG0BuHXS2CFsRoZVbc
KwV9Sx2RKmkhLvbB9R1Vvgy2nEgdeKIx6MIGi6OrzkYxzFEr6vZsi1LYoLLFtnR9MVPo425hvxpe
qL34TtRDxZW3Hb0UAFsfpzzWZj8d1JwR587eeYvMAY+6Mh3mJtA0LBb4YqHTt1cRIQ8LBrFVgbk4
MmbX3/pBza3FYpbobiQgZpB6MTuv+HpoFl7zC79MdNOHMJezAR3j4dg8/+n/IrO6dIzGBE1RJnwB
Hmu2yM4i6JbVC4ff4o9y+Q8AXd518H7eH3vbGpSgSTBNBN8UtG7y+dcbq8k/SWg21elxgo85TidP
u2R5Wg9Dr8eiLPaPe7h+kMeO6V3+MmRXlwx3zBQ1SP+wvGb5gqumNcT5WrOTvlRaWVFS3UsiEzD7
COqtIuyO9ex1o47qk1+8ZEQ6RwHsCvdzX6p3EUj4fHudtDk3uPXF27DvI9ciMj8O77bEzcoAdpT9
k+04j03m4shExWcjRtHD+LNoGT12/CW0UWgNppJVev3f4/0YRrPaynydulLT5G6opKObnzeJo88q
zHo2F5eGvW5QRWIXRIJgaVAzdfBIHXoMwVh6n4/2iTKDeP9jD0gqA05rkV9bt9RZzhAzjBqcAkpM
dMCAM/58TePbE90WnuIalaHM/r7OPZHTyM79LsHvUe+mcMykva+BK4cV/n0rMSjpD10kn0agECn8
AgLsRrEDUXWtjHyhj3mRTCt/P8xd8vwtt4shd+wRQ9bJpu5nFguniiw/Re5eQU25emZYpG0g5k6v
rOReo3oFqGFr2X+U3ALKn2pHPcJYYVY8hGVI7eTf8lP0WAbZ2DTtxevctS8B9qgBRNx/hxrCjtZn
8q2hI4LUIK2l8XoX8qWBFWPfaNVDVkDW3EWIrzQd3DN4SQTH4HvswLU4TMntqnBseZfweYSo9SCU
a/GEOKFtiT2la4HPtdSejsJl6M5vLLGyGrYVeENzJwIAn4d8zzpEEpcO7famF61pbFuAA313qkeM
M5DXoYThWjaA0Co5T3htpgePE33cQ1fBncCbQr1N1AnnQSx51XwoxX7HFr25Zon/PB6ENl60Vw7g
nSvFZ97az8edepwTxvpBlfMuYjDWZn2QSNVtllF0GAJBQN1Z34uFzIxA1xF5Gv8W6BHBplbITjzO
7XEwNLjbItDrefnjewT8w8I/8OtOulIgHymkjbdLx4gXao/afl3Ikn/V6Mp6WNt3IRvjzpu+cI04
YkedZFwqRjk6xaWZvZdayp+vut8Uizp46bw5OuLVNx8HHWEqsYzlhdOz3cjg1CPsmKfP0e8NAn0Z
GqqbZEBW2UJ7j4Y9gaMGn8b9FARW666pqJGJS0rkBvqGlrRdtbw9x7/eYvVyybtC99uoCa1banBj
UeuqIggpGzUyn3Sw0Wkq2h2uec97hGhTpuFpc58A2avd2YYDYLsK4+aYWtR5drT/8JLQoeFM5mqK
PCtoI3V73mv9B2QCgN6p+4qMHd1SdPTl96Pskdk6UzqG3pM0gICy4KF6VkmhVdHinFbECeJmxEkd
imD6ZCs/AYCYLwXJnMMykNjxoJMrvbffzCGlHcto3ltW7j8Rhi1/r+dx8LvV1iOgE49SZbvJkz7W
tkW0kZOYBv10g9/qvrHScvL0lYFR1u3QwRbfiWRAYsg9iIFsCSu0Lt7YMwpO7OqfrePkHqP50CpM
khzixf8dMjd6qRH6JmdGCRduhtEI/N/EZtBHRNrf1Qq4lScrIPUaDKNzbvJ8AAXXp5oqjk96F7A9
crOeBpt9RilrjoV9S8repwWZDHCIqXecN9wUoMLHbReksGu5yioPe6FZN6iaqrE+AJmkU0Ysdz0F
gWLhbhZgwFP74iyLraQBuS87eeqorHTP+DtDmmxFBIek+xTSJPRoIrOVk5re2d6djAavrUXanJ9w
ev2n6Rh/F6yr+v4CNKECfK8qNw5XwIYEFxEQrasOhZ8cjjW7bSi7hkkQ5b33OrrjrdCYYz+D1cX8
hVQtTDUtiLgI9Tshx+ly3I9JVNjnLy2beNGMdmpBOT/PnrkitAqjQegju1NfoI2KZeK4Wtv5aWra
QrSgP3+g+LXLj0gjgIz86jzkzv8cmAttM6nJgJU+PAgcPB+ZKr5qO/re2xid6E8At5vyTeQnFmgv
LRQSuxlUfspaaGYKQhW6nGtwHj3XLXHfXM3R8s1Zs9eg095IdgobrXVmF7POW8VN3NEoxgO8pOjO
4enAcITnclVEDaeQiVoBti3SAA9jrGGIQRf751GxZ0ZX45BOgy7iEQPXiVJopvtaErXFgiO5RysW
HW8aUxL9nRhxSIAlhn7MO4bheYa0W4hhOzLG8yDeZBx4GnYc33BzQy/vduIJzSe1tvuq+md+0kL5
5Lai0/Arz7nNGsViYGowuzX/Hxzawm2cfVKfxAMz/ZeXUGnUlvhsBL/g+KhyZD88kDrw51PLyLJ9
BIjtlVMePjh/wp4kP+0VJOtBr8xDFMqU8LhJfsQ749gDjke3UJEq8rny4Q2Vb8hHQKFABQ9raKVK
3xHsgf0Y0/wQLO9GWWCRsBcxbjGyPy2x40+rq0FoPC8QtclVES3re0DEvzLlwgx4PCXPIIw498fG
QbXMkPhILV+wh0WBz9nuTTGHk/W5UYnFuQoxskQftfSngRLAK6iE4bunci+7EUDNll/o7PMABAKW
8FUCuHekY3jp0vas4TTNqHmmvKw7Eh8wL0+2L0n6bIkomBgPWwrGuqw6hT+nCO2u959B6IFpsMyJ
umXcU3fTsjbUo1BGvMaYv5WQVJGQdgyxet9yeJf0MZ21kATGnaRNC++Zu/jaQeZh1tP8TWb3Eb//
qPBcowu86duudIQL91GC+gdyMm7tlUubih2b0w0MQQfdaO7CgQWYff5YqBs6Li7g5JMkW151TA3/
y6h0dBltQb8B3PdM/QUewpD96MQzIUMrww7pHvqLFYk0mAvIoZzA475b+x5Bc4Ylp8h1+onJJZH5
LkOXyYSOxLj0Du1KWhYwVEiCcqyG88riXNGJQ4zzH6dwIuu7KVTCJMnl1X1xz0EXFkn4oCjyH9uC
4lYCnrczlcy+Pzzj+n/2/YIhaUKBixYlWX2KXqFm83vr3GNg+kwmXayQuqTesfmNbMuz1PiwF8zQ
yT5MhULX/ZKady0fSPqHCY9eMyppUzQkyt7qjG5/8XATT39ghINL67Rm8iJ76D+FTqmAgavWSpqv
Zh8VkovbbbTMfelhQOokpojemN6Rs+nTwXietIR6sCST9PJml1LWFBUsdEenHqs0Ni5bMXzecOuS
u8nOiGu6urU/5G4G4iCQLhECs/3HCvKN864iF6tvIjEyMmdMDtrmUumOePeO2vPNgwiWHfUO0Tz+
cD3GCvIkmriOi5gVvzgeZT4Ws7G64kO1c8SJ9X74E16Z5KZRJkuacfG5aDJfEaLyCPT6tXalWi4P
23X0D0zp6TiBSMS1XFvB81KB4D1WO+DMW+LH84b3zVHucCmgNbzA+yOKYRD8r5zHyz50pvw+BsEW
6rzVlMh4CPV0bx/UT+X9r3PZeckXDOfCsEuvMmAOkjIPo+zux0m9JApQ4DrQTngFiraW/ySrMoqo
dMYRwT3pHIG92DcRTUP5QC2KIrr8MmPsNET6OCqJZ8KOHpBoblYdfQIYusIu3/CfBr2z7kP2sv21
LwAbt4OahB0JEHFTqBzEfiEp3W6eQVfu8L9+UbqSs6AFH7KNMELJVJdHeM1HCGnG88ad0SOKPEaa
sVL398lEksW2HUThwPHhzwpFbGsbHhpXuBNUfOPDkMCXkOzA025s74ytz4UKoRvTNShgONJKaIAm
R6eh7Y/ApTiDUQN3W+XwXk6RwDIY/jMd7ts6Y7+PFRvbpAuFxw1MUu5lDetd3LmCVqdTCm0+/nMF
tfzVzRaeIuy2e5r5YrfgyhHn50Fzfpz5OIdhYvebATeQCzd6haYQvD5+5mOirVVaFZKc5V7CZMxE
fMwzXy3bfibd6aXPUPotgW8Nrlx3mgwVT5z209LC1POCFH0OvkxxnrlUISsKXr1ZDnAZGAnQ4eKf
0n0FJ7xyXfxetxEoWNCdDfOq25013C9h5jvzb/nm2cl9Sc2GhX9YkXjLrGBqELtsiWMBOCV9CReY
tDCyvBGKEOtSB0/ZMOU0+T/Nfj2M6Kj5Bev5LwH3Gk7OduDYAEv0KXAcf8QhKhGc9css2lgPLdhh
H47smqXUoi2OA/KUO/bWcd1u6a4vNOzeop6MD5e/si+XQqEeTfEmrLZ2mueKlumXVTLZjlt8OJKK
E5JM7k3teq98ZYM6jSlVeG4nGPRIWm5KLtcz5/FwgA4lrCIGNOG9X8zQzKyUJpatR50FA4wXX5c6
9Hqbcc8aawR6PfsOdy20TMT2A1MlbQSiTx/oSwecmzbxEsZ6Wu0GeGN2C2rFo57ZX+l0cJTXE7SO
agmrHAbaqmJ7jQnKCtat5kG1KiC1Li5VTGK9iS0PwJ3pYcHmQ6jbtz3aHbrZ83pJZOFUWrv6TxlC
yLE/xqSPEIDUI0iYuPakHFqRjlxVZ9Syb/G2Op+96ZsoNoj6invavdU5IMqbiz2K6YSFl42Mbxwr
iqOyxBGSCyVM8kj0AdBUWQWKeqjiFz598zE1g9Bs2Li4dxYA8hii0mh3bUFgZrtIRLdFQPE14NoE
kp4ale17mzsQfh94DCi9HZLQ79oYWlAk5TCuxnRBoKHKXy6ApoLZLUZH1xGvM9n0E6tNcNTWRS8O
dpSMj0AszrqNdm/DA7E2Gm1FFwY6FhV5zsynS1XIyJPeE0AxrEU4ZfYDLvqo1CJiDPM23C0lNsOX
PbphY8435KzkULjYW/S97yDF+TOvkpe21FF7SHCLDA61tNnCuZrGKmOhKp+xMDQ5WtHhwRqm72JX
WrZWckVT0FCzVLSr3qJSk+qoAxY+kbrRBsNrc1AmqXgSNDxxO54ug5RoXIjHy6+lk43MT/o4veV+
wxUDMH1m5/8Y5/9XiCcRcS25AcjgQlpHpQwsZ8IskhJ8P3jQsEYsfBvjULHFOiUOdVl2vgDnCU0v
dRn1Hro35dQzCNFJv4sdCdiBmmkPILeIw2dzL2cFSY5CnMQR0bQ0gHDwJkVQuq6XrhEHMRle/+bF
fL4cmbWoKc7DJaK9gdeKPCJZcjxYv4TnguHFQX1DhTVPTRvzJbq0Hq2cJxIKRR3ONjcDWr0y9a6J
34+I9LCYLHEfv6uyBLqe0gNzRcGcZVEgjHqNuarSt5j25iKq+WpBxh2IbvJhXyZYPEBBztFgQ5Fr
g6ANPnhEnjFJDnqvF5TDN3nSQ5hIR3zcix/Ch+RHk/UUvGf0eQ5MNw8tYVCt7cGb8KsaCAurEWpi
1KhDquUnj/wlaOgajER+Y7PIjxCmfKRYK7qlPXLT1d4HPhe4GvrYWxQ+PdGzOBOPWsonDo9Ci+e8
xWZKkB2oNB1zaIJJWb6LkaX5IgYPJ9pIXNPQr+BatMSl7/E7wW3ybgCgbSP747ybLIyCiBOKIVrd
YPIvNOfFq2RTQ/xD7B3OrpYKSC6bTcpNMhJ/QKn8Z67U/6ANySAW7isqX1azTjKqrlCSVk6VxRng
Bo4rbQICNxWbx67fJFXcfO17CL+1i3fEinzzHyd42V4tr7IMIAVRV8NAcLIBxeu9pwTGtnpfxXLt
zYifdywRagK3y9vdETywxDc/PSkqkxyhOQMZwb1Eq9j9UBDHef3DitPMapuJIqm1rQ2pTVc3Stz+
8bzDZcXI75we60MeVWw30Sred4ikZlxSPdQrOEwtfpLXG5JuIQqNoHfgHNgD0EHGxVlV5ujpYIgx
l6XrVJ7/fse2FZOs0IQ3xx2O+8aATUacgK6rn4+PWxwIEjZ9Be/kG3kY3gUwgdY/R+FFyrUx8+n8
fd+mVRRn7lK43BB4eZxIAONPDOWGNPSy7EZPYSfReX9Xz+tl5rlRPVoLg+Kf+UJsRFYuFELu+H7J
J47vblzRTwwUCcswlVOsT0Q62T+XcwJiP632OAa5zLVoPjK0/KDc+Dgij8AvBCisyJplGMdo+JJ6
+XwwDzHialErYKzpqAv/bYanZ9VkbGpWrg1P8ew1imRCSQWD51aq2PdM1pg3rofEayy+687Lp0Om
EIbfztIlihISEsuWdjsxT2zn6V9iGhEDYkS3neORmzFIu7gTpOf1ywa4Wn4bZwgW4dlNZNQRS+Sr
A1sf0gAWlpxkeHLBsmZdGBu3DOUPzStkqB/FiAaIwunCvULlM9gxffdZ+MRr5GoUx6KRFIGg6ChT
0P1XNnKmlp+tdbIsk2T3qwgnuuOwLDhDUB/Mmc7cX10SuMT/UHlnrTDpACN52P0dwCfHaiGHwn9E
A9lLnbiwuygHUSeFxXsbSeWGvzCl+b3ndwDsktqO3rSWapcLzpAjFCzUHRbngbxGm9HmA5911ber
mabC+gL+c0ZjuQ7zuilNpShzp94NhYh34nX57aFtgN8K2KT/Dt8zXHmWM3pK9EsKLnXm6M4Ud9ga
5th73svpnc/lvIrKtJkiOKSCdJTIzxB1N48Zt41Z9lQyO54eTpjGwD/b5o4h03xriM0xSJxcFjb7
N7fRPkCpH83unw00elYo5pZEH0fwqGkmiN1INg2LneRaMYIZvTP0ApmjFRAIVVvpvP5r+5/N9IdI
u82RGN5JChwTwj4fKVf9q8V1Q6obCG4PRI4GyD3Ku/6UPH6IVY68NnFFZbgjqYk4j/tfIdgZZhUx
XNESpC4y93Axh5rOWQ0RmUzMuYW5QIZMZVMeWVofeA4oVhpuGsheaMFb1CQsqkJyppSRQIl2P3LC
tqeh754pyqBe9zkiMe0wUeTVq+MdeHtjM2wYYLUVmw0FaLRSV6azuQn0BoZaKUgKt+hA9H1YZ4qy
2OsTUskp6FlmWmu6thQgmD/oiz20IxYSUVQEYIqBWmwzSRpI3TLGvmnXDX3AocqmT4sZzUvFq3CV
3FJKaUgZV+K5oyBfYMMwyz9xlrJEw0c3kt5iXkTSJD+NBjnz/h/tp9Cu1is5qKtzRvylRDX/07Gm
GduZEZTH7bsTK6Epl+W8s0Mx6Tzog3h2k1iJWq7zZmfMlTySu1MCVk3o5cIU3mtIP1frhAxyBEfH
KIOXOqLuPc90M8Zuyv+3WIuGl0VBT4rCFDCsSDXpNsLZhvlxc0SYscBcC9/nUp5qAXTfZWMtkJv8
Q5jdrS+uxBxlhftI2mriBIF2unSSTz0zcuMRBRN8KK8O5khoH62cd2uZzqGEg1WrTfUzFhWD9k7q
3GRdtp4ucIkJSfLgtuyJOGkrAiZ1Bk2WnBJUYsTVZoZeGvIqLMbpbRzUVHAUUtG7uTVBbGJkoGGP
gERPc0rzJDRg2OKolLb4tk38psGWJmnFEH5GYJ/jFny2SRwJO4Rp8BhDP8fVkKwXZAwE5Fb3My3O
9JLXdocV/70PQrYg6IcKMXbFDApUzKkI61sUL3i4l5u+zfkOOpNcP1Cv7PbaZkzbp9kD6PbNOKQh
xjka208vi8DUw2slWOC0p75lM+A2b29AAytaPAbADfEHw/az51oM05Yel9folQYNN0JPC7Rw8U12
TL1OigZTH2aJeAp5q66ea1qghRYZFh95fKdfdIcn8E5wiLV/oLGFUUU7VAIsnEsxpItdt2SzQdWo
/aWxX6EE2wn/KKiya0xFNNQX/6h7PftYRvZogMX0vugZQJIolqSJs/NYBNy093yFzOg6tldCjUDE
xBXsAHADa3nwtWWfLTK+CXjZwCM3Y8w6+Lw+6HFI9d2c7z2sSt3YOH2hBJ7/t2VzlSIqgfMZ6h7p
VgVPI+PaVXAa9nObS562u+PMMVXMH4ZU6ZoMQiMfHgBQ3/bVt7OdS8z6NPSOK79i/7mXLr8HUvFY
1KeY2WqV4dhhJvlcdW15y4VGAphVVFahmC9g9hk8rLgIApXTJvJO4rTnGm1DMS1+TUhIotgCUpJ9
Z9JFjtRtAeVVfIL7/qGXKM18dLK+fbu8bMlbvQysx6eoXa3VYlS7IAWLOJ7H3eRhO+EVwOB9dw7V
6KLGYszvHnnNAQuvSJuXuJL1ubSSgGCJHTIA4VaACSytZm2fWE54V1gy+PxSw0ywM0Z/oeACBzF3
xkviGAF6ppPfuWePc+7+PnEdPb2hvYubVK5oW57dbRvErCHGb5NmhkN3lw0FFpjU9WStNhUOQuqu
ihORvyPkXL4viOa17aRhOCqEzS5KQ8uVr9pbsg2tuXhjLrVeKtrkFFhZgZB3VERSgGJCUr6HHYGh
Te4c3D/OplZPQXe0wCEN0+iJszY7dYstrAIGmDt7XQ33TQS22bshE2VaDxTjjZS4StKHA0sl+MKc
Fjn6NvVAC0DQiGr7XNO59eGKB4f7+fZ8dIHZzmJ7hAIS5jWASmKqPPUfKJ6NI4KPxJRfOcZbMYEQ
5vwn9pG11zXuX+VFSNl5oDojI+ZKVaSAf0PPq2a/eWs6LhsXTIE52ZUAtTvJtGIk5UssvJ/xiaH2
UsVMd0vFHWRdG5H4llTySLJMq015S+NXJGwBn0SDPt2uN2CY8hjfCjDbMOXtso5FX63YF1MzeYlu
9G2zjn0FUetwQTWhV4r6qbGBLK4BaKVejmqQAFYmGApDaOASkNwJEiOcvWGDS6c0SJK/DkfHHdH9
WVG66uhvqy852/M8h8nbcLiYGgURXyJU1aKIf0cPrFjwaKODw+8SZIDOkIjQfGK+XBfClmkcaf3o
llcXYY3kHuF0DAaAeni41ckLl73tuIFVnBuUrOlmeUJqSrI8XdKdu6KTZ9Y2USiVeBxtua7dHvRr
+ljsmDBWB4B5Y24zi72jl25hmfCx1iiH+sI0t16eyAXkLHBCbyqsQkYNQLHTyySzpFTwal/fk9wE
ZMI7Wtr5xR1jcBLDlmvPMV66nmi6IW1a/JTLe1ZRurgFiKdUf5ofgv5r0TdEihuD7zED8+G6Xoly
0bbqgi6/i2YyceyzxYMrghAimt5lc6nDBtbptuaj6eacUKpBccub8hvOq2IPKLZfcagcuPBcFaXr
UWSDEIQBdYPXuQkbHGtyAC1sLFaArWBIKErteYwVaZLpOvJKlQ6vxuD7XsU9wSPWi7pCgKMOLgi1
PAJdNuGXDalbIwE+rnpxtYfme+nREFEWhxsbGKM+l8L+ZfdutxZ7f5tbCx7/6U6/9HN/vK3EflAM
627nDyl+8Ou29Rn4Rq1lrV6dNMs4jS8CSlG/N9AuZEpejUgpF2bAGZCDdXozKO1zcOGw8nl57i47
VYFRxwkv3PLl4VB6VuyDGTU4pi2BPA+KwKqf6e6xuoFJr/5zX2PMIzEbttLffz3c7YPTbXCrSqdJ
rScTsgTb9I0RtRDwGaar4NSoxe/Ru0FqZO2i2B0wPAWLz5MT+YUZYUn8n30VcPoQgebxA8zRvL6P
kbZebddPBdsiEwZg4O3n+27sVrxxCgLSjuE9Gs6zTYG39xmJjmO1NEklkyWiQjeAP+U7sYUe1/VE
YJJyX2BFXNzeRvooKXxDn/stee+B533pLLKe6pDF/ZXyByaBZJmqz67bZjP8gAkiJDE5yXDm1jEm
pUQtCcLVi2IHDQ8ErHlbetzAG2CIH8mm1FO2xWyK8ntzlrdhW4BDxXe4XIxhzmhomBY97pUJaiWw
A+b6meE9M4qur0SRVGyuYN3AJf8/kuaQrK3DJznh1TEkZWTdy616aq5lWGvteftYtsY7kLRF8hDt
Y80LjNJQNRYL/3BqiH6j+EK2puF4mPA3JeEjHbJuUhgBDlQ1jFLh3GCirT7HNURS2BUn9yvJlrtn
RjHPjWGpIWH/1TIG1LpAGHQWaRN2lHwsJyNcyQ+UyFWiq1NPy6Oi5aRBbrVpswdAPkZ6R4uuev0H
Fqk4mU+a2J6wWKuVuoON+5GtTPk3sZtUJ6z+ax2WzxhmQqR1wzM3JqGxUBEgucUOltKiJLOHphIv
+p+T1Gk5jSHoVSJAo/S5Ob5r4cbAmff0iIiRhgRprlpkoyvRPjch32poGBuUXtxe12oNl/vUHkkI
p6M2+sZFIQsfMomAESfAgppsVqWYK2q3K8u1C01mCnJu/iQjbzLzXt6jtCwgTxMk+qFVYmM8qkXg
2+/IMurvvYMjvIfOXXnCai0SBAb78gQOS2Lu2Ho1dg4d8v2XRmkSuNeMV42gpg40oh4scb8+JlWR
E5ALY509+PiakxgGOP0zg01+OkRoeluAgc9wUg0/9+0/si+aPnvjYrfRBs0iel00+eJjYUVdxTD8
aC/EhzxSPz0DVdbZVlrUBGCpq18MTAyBRjpM7PvkTGfVeqqWYtwp7KD0dHZyxq11r55or5BOomd8
Kygg9Cpf32AwLS1uy2mSyHDdAipzlNfziEEOh4fmfcOwqnknePNwf9tL/CtMRxPnsTnoKAz1zPgV
KQE9R86TJHlkZZ/BGFVHX5+qj75kwhk4ABn3ZB3eYnZWS0inqYJbwjzXeuwlnqmintYgkidxTlfB
2m/dQKFGx95K4RDvU9OFmwTiBqR1Gk4sybX1mMwtyI4ddS/HgcrO93GEpX4lnnLZOFjlR/OqSXOG
Q4h9Ea7CeG6cloMLuI6F+KTqhyAGPplvjJkyD73DvwxU5EhoC8l1fFiB4+dxKdQG3APfZTQrgxpN
FkNN2mVAbHRA9THqVRPgiWIcWqS/nA74pEUtl3rn14JDBFe6I04uj4X6oIjnCDyLtuWpDKPeps15
bl2ll5HLLRhZ6LidLqt3jHprs4HowxZughRwv4F0I520hqYcmW5c+dNTOU8QNcojmwjywDu5wtdT
5WKIBn/b2t143g+PKPe+DfL/gWP0syUyXzkjzIoOXADGVVYOFWw6cgaILFR4TuguOrxG8pG3wJeU
p/TaKoWLg4QhBZ6/A+Lea/K3XUeXOgobFyIIxibLvzbflUrmAbCSbK+7GVvHcEjjBwK+9HTuwbQP
I20gr38ISYPud4iB6+J9FqovcK+u9x0ugXqQ6K03N7XmP/klQithvYBoyi9MdSRNG9EwmpYnPDvj
96rrdO/z7q8Rv8ALOggWvIq7vva8gEyNlxPwWU5KCJUwZCxBsr9j141V9ImP9Hm2bJqJqOcji3SZ
pTIuychsUJLzUeB1rgv9uD1rOsR39JFeVQn5BhystYq59tU+ZwScZet6ZQ1aKtQjPi9LvMzRrH6c
3bUnvAdF3suH3buXo7k4C2Sb+txfIArPC/XGvTcPmZZy8Hrv3MmdCrjVN24o3ZeGpYzYAfVaPOmn
7Uc9FLAPkMD5+QnlpcdOFUwMULW14gBBTO1fYr0SYLoU7GUz0n5QsdtiV6putbpX+0Ds75JNX84l
+6mbxRHSA9A3mWzsube8LLMG4vhXbjNGaJC8fWX69gmmrUEXAvB6h5E1qM5qoJwyUvjqSxUvV1uT
eoPKS3xADthqujcBMjVIh+XJ7uQO2WDd8+FHQOgUSbL4JNRpr00MCkDGIfb4RdgvoLeogKK2Djxh
Q5XFMT0MIYuCb1JwSULAAo9RPNAkjNqWyYU+Nq631xH8v8SZO6lPtEhdFR/nTLsNDpL2i4E0ROcZ
lV9VvubhtHJ9wJcYcC1Y603v4Vv1OzMAu9nyRilZpwR3dK+Dra5ljGRytRPcFPA+I4jfrCeznXbk
U/KPq7RpSyZ54V9fl56fAl7GkR/ZTVWZM0jVSusHdalgxHF+bx/boL6GlWv2SucjV5vifIuRLh5T
cT54Y2HdvmMRSqn3yzV6bPOxKms5IaA2kwxzvtOinB2dwdOkXcLjUMiFZJ0t9hvduG6rbKj3iTGA
B7JBjvQ0LAMgVOKpxEmiRC6BBN+x4WT+6cNPHpvZn55khIxVsD7+q/6v7Ot3M3BesKQMppzywsyY
6BJFOtKB+wCBc08vjKl+42+p9LUT1Hj3bC52ZNuk/10PjyFf+w5ISz4FKBiAdKCRHQJDYwI6ua/Z
SmJCJ0yqU9R0vx69/OHjwSMP5sb6izDZUl9IOWFXqrCRhu2rBguFvHX1EHo2V+wszI8k1zOgGXY/
plGXDzrvBFZtzQOgJ7FVUWXQae5Zk7J+EYxnidvajGXlcxpDrBgRU0mf7MNGIH6if+g4o46QeDxv
9XOmf5/Rk9Jmzx11ZSsqd/leQ51Obo5fxcUDYIibFE8bPBgzJRcuJeXCYek6cIoklzHpg/LjYAPm
tj7musZdWb2pG/LokpFNR8DkM48Md8Vty55R9hqjhCu+Z90B4tnGQ2pYMLvOlXIC5SEnr0W2kADu
L8YX6ndfG7GMEU9P4pRGZiijB2brsTJOKwBhA9MzFnRbkYgm81oXYES/XYOtpr3Mv4E1PBAPa2XK
hPNDs7acDLjsTuye/3B+G0VgnXMsvVZ0SsxqT1MLxV2xOo5eCmXlVz8Wgzmbjr1KaYh3Wb1k8J/t
tp93M+bONd3TuBUrni832xqmfWEkQT4Uno3biq/q9jNUnbAJVRP+Ep65yDO7qw4WmmMRJin9tOz5
ZAuVdPu63EnRP/+9582K1/7TZyQ6zWqjZWcNdydk8Ex+bu6f8mAoARQVQh/0e+ZFnsus9uhNQkJv
+5DerEXqUBJbvuEJrGN9QSfdWaxeJXUaW5PAWEB0l7NpMNSoBis6vZr1Nwfta6kZ9ZA2pguZ8MAJ
w7pE3OftGQhHj2BtkS45tiz/pikIh/ktk5Yr4o1AICK8YbTOrsNM7sDe2hgBkIxvOXcMh00NTHis
CEvdOC7xE4Uy3JaIq9NJUqfJZ956BOIhlaU8N9TrYs+FCFRqnP9mA0pxi5gr1uaLy7WoKTbB3UC7
h3TlKAGzuFtcy0KIvikFAPd/1H+DgvvLCxPRGkfxM2hC25KlVq324SX4Ym9tqu4zlVJD6xgS2V9D
us/lkIarfobj3J9AUWy2ExvE1yuO8DsiG09b7p9DgadbvaPPrymv5SMAPeK7z163UG5QMZUkBT1x
TR73W+ZJWDCL8YSnR4CqH+NYcIaHnM5+bhik063SysYdMf0/GjeOOrAMFbGrVee1PKwvwixtHWGn
d/gavAo/biOSV4KiUv3L6JfsDneFhjXdyvQsvpdVGrVBhH7dIqtmV+0lAJ7b2FK5/qGLJnOybwBM
HEriP+xi39x7/XCjfKM//8SMjRFuUK+ytkAhuG0HhKQu5eiHcgNDx+RWrhwM/eJT5QB8Ssp+ZY2p
CAFT9Bl0QwvFA9+wjdpk/1wHD3zOlQrFB3j/KeihpB6rv+0k57KDT8lLQnjlq0O3pLnLgGyJ1Y8m
FzsFmW+K4zNxSj7qWIf0VGdV9udJ/RZ6wmeeexR5u8wf7WrqVzYZiTaOm83z7qsF/hC6BaTemHnI
2PIfAQCjejtje//rsNFLRohiaqGLa8Cwi83V3BSQ0NOg8YarB05wz5+waqygRrkuZD46nnB57N2g
SUpQvSWcJ1vVcqa11ESAih95UOH4zXELADgqERt6h8vSe8sos4OHnxTlr/ei+i0NH1sovVl0+d9r
1l/h9ficBBE+SQzdJriXp2eLYhhAQcBgBz3O8jXneaOphWhyyh+LzIDFDH83Uza/TDA4emBwaESP
ohRqNaiVv6AcB215M5sHRvcndjT2OJ9XNtB4aKfaXGq9qJTsun3a3zF+t/VdatrN6+y7/8cgNA1G
W0wIgm2UGM6ZKolnCQEOH5hQQaG++nUufGaYG21XhBogEhjWWy/wpCFslC856mg6KgP8ZfalZg2y
9etmNzDL0bsH5VflhVKKb0iFgX2j7psPG3NKGo7TeAATkXM6OJH7NDpkCl58HQo6I1w1iSQuABNm
IOsZXtgpjM3cVMPah6wdrC71TgOd1ct1ayqlttygyElSNj8gWECi4GzAA5YYQiDTI0SQefkYroSM
BfwYupbQ55Oec+x4FA4J/ZTwrZ0HbzS7Ci+G5yqJstUB9Y62Sc/ummsIikj6Oko5aJOqPz+cpqVR
Pr+zvb2KK0+AgpLuUSh1ubyb+8sJ+TcZEtuEcwZ2YstUxyMA169bpaLSJjviGdRXQZE0GXXmcYI4
7mSc4DzuDMuTtkALCCbMs/LWCxYgFsDGybqa1LrIc5gOUkW3ptUoepA1Jd4WYhXPbpzA/dYWrXyU
6346VgfTJxMKQV6vyvxF6Zzcml4u/9VGtiOlvpjzcTngVor4eU2PEcFBiks718+d1bAunbDY9mUc
OQwuxEWYuzzDcj0agwLqFQAXepOsQOHIkV7Hfo77CvKd4792rZHbeQe68X6FqDvuQhcOElna4BnI
x0jE+/6IE2qSnh7fMcIEKZIWm0OWqfzcNnl5OgD2ikTbD+OPrn67WnPQ+D3vavEOvxhXat/Ra4GC
CtWZJ0AMjE+zwEJG53M0dnPd78GNoYijdUdv38K+FMXYTs+c4zInrXGHfulB+MA8KadnbvM5HJNi
T/08jVdz4x8yLMfP2/JLA+8Q7S9TEYwQGlRoLuNLpAu0hzmZ2fcZMzs1cfqGJc0L5B/OCMM2GOnV
GIrYwHpq/xZPHw1yB/IV3cuqpB8Sjg7SGFc5bJVsgP19u4e+01oRGq5CxPRqxMFOP7DwLbgHs3tq
GuvyM9aey7dtp5Su2NyX3XBhVf083Mdr95U8UlKEhhPunTp28TpMREdFJmTgGcxJ3rv313ki/v6u
VYSNY9Dl8UM7H9VAcjR9Cku0YV+RmiIUFUWQnP1w+5s6y9/WmulqcaKcc506kDV4Taueb/syxKRf
ZntMqQAEtBXiBXN8lDczSuZk4d/sU4J0YQsv3T7sNaQniqP0IMZz47nm7c3U3QjrxivoS9nFfjkr
qpNpvrmev7rd00npl7WI7mtmdt/gM2m0cuOPfm3fV5U0j7na6aNkt6RRGV9YPLxBcQUbw89mDjbn
JAzZDwg9xaN/NhMo0SFj7ANbOc+kw4f0W6EE1rfQW9r2hMEOYfG4QR9ah+XQTZbtfF4129TGjtx7
joFYFQ/5c/0i7LjCMznm4S/bixwX/3RWaOktk5CaUcMg9SpChSkNAadFdreCxIb4zjIIwVLwwl+v
XL45VJxld7qzK/XCAcOllX+oJIFlu/5yFmUUJ0/8hLqtvZrb8E9nsrlX4Gf24nBYqy0AmYHeTeWx
m6TyI9+B0N9v5tiklLPlpQ+l2fdMI1j6r/hi/y3AwwJtjJPstYLkZst6HRT857OTSNZCWcG1FaUi
mQycs0RGmARk5904IhfgUQfGIxNo+YZJ28zf6VmWp2OvCJeCybaDcctlh5DeFsp8RPtzVgyV3t4L
ym7vTN9Drzkfvfqbd7vxt3sFe3NMb8c3f8cDJfPUizD+GlI2XSEm1QBjfujsnLNsqvtZFr0odUfU
sd76dMZlCqMI8xk7i+3avzP5tSUhI5pZXKvNmt0Ws2l9bRmj9wktig4hw9613nubtVcoNYxH6Ka9
2d51N11yiuOY5KlfVAeDioQ0aI7VJ79qCdp0JHdlvNQo5qP4T73N4BAQxes7VvThXMLkbgHWSQWJ
YK8bm9HpPmXhP8OCpALcqtNO2rDwxnqBuoeF4ouFKJBRNYsAZ4SxUCN6JRz4M30PaTwa5MlTS6Ct
a4psKRel/BKb7L44w90eWSnYyqWu0ivw2XUn0YcofrhsmAd2hat+iG4iuCOXbn4KqDv2OnfAsJZW
8M2zxptC6SXWF6z7YeXtQEdrK6pbiShlhy8P7pbZ3R53fhreaSlmrdl2lh4WuHxuXrJ36yMkMuQN
cZVgfzIDWbBwR6qpjEAlP7V+JRkAYzFR9unXcbiTGGGFL1Cuz4Rv9FELsjbdbK7N2EMVWaQF6LP5
/xTAuPH6RehNCDqCghd+BXKANTSI9U1xMUTm4hXJXLnhjgNtHBwIngPq5nP7Bbv7n1y2cQL9zW1v
xu3f5BV9qcv+m1UoR3dIrYMmWtdXHITr8Ty1IXhPQSUYGEOdnByIC2HdJlZxibjlPkuuJ/jlICcN
9dmOsPN2NXHyY+QL7VVDRDA9r+m90gtuvRxKaItIWKAPnrjhs86HJJH/KlcMziKkiJxCO+ZgxuBK
5FvZnkxFcPGzP6NsuYOI1VxNeLcrqEFw8SJ+3LwQRb7T0+JGPdHQDfEXBOMQ48oGnfthmRGnWE18
6I4bPz4QmzbXfaaBSPbT+RXRO2j9gGGjEYwdDNCR9sUFh96VByvjXRfJTwKOJDLQqY7yCujhz4Yv
xXP7Kk0CBy8rfQh3jjbXsseOlSiWTTE1z42l5CR8A3liZK5oXMq1ygo6vcLliqCV/UdGNbBPPstX
4Cl1HMHTcm8AIid2bPX+Vlqyx941qdr8ynYDHd5O05tm9RkLGZJqsUm9/6Wu2h0QZyBGceZQi1X4
ulJ/6GjjiLtE3ao1UV51wt8/qBzIMEibhfQWp+I8QnF2PHSj0NxdG7ejwryoQ7DI0ogbkZZZroye
Il33FjrpiiCwEZngG8Fo/jOKrs9jdnE7oSjEwaZhZH/0+WSEeJEO7hdAl6puHefaS9ZnxeSJHWyy
a5YAdc9Wbwc0DaWw1rMYTsj6VsJ701nsWurXfi3ILY3EjJ3RhqHR9bOnBxRhpCnbIDSdBCBcrITs
LWDJkYiJ1IY/N6ocqqYn6o9XEn2TmhOQG4dXWGwa1qx8BRa+wYAugz7IFXt/nuHGY2f8MuEQKlox
b2TFxPpNMGLeuPwaEFa6C2vNh4um7rXjFu+GVCIujlt0cJUuNfRqjnRlej4K4ZWoUcSBoW6OPPSB
fjCoh86xOWfKaR+Z2f4NZ7SpiuhzhlaQzlynp7TRGq9eu/E9FWb84O9ifcFg3xWqG2FFXX0rMJwh
pNgrBf/rHB+48RiUpoAtr6jV8X0X5vT5PWmVuWKkYplPL2JPzymdg5tlgdIQntTSUJ7v98qqNyL3
+HL/5JvV8atPEWGwNFI+A74EtUQL7434DEdtv5AGqczYenCD5VT862pNlucjaLvRvFoz3xfvuEu0
QD4N4PPR/ejfnH4aFn9yyIL1sCAk8WdncG7cGlEVU9GZimI0H24KvnmxE4hiiSzTZ+r0BdTVAJyw
vQ18yBYvsinijWCb7RHVBGRZbQEBlsMXTrbHyO0vMXUh4IAWg8IYQCZcf+snCGUMyY/M/c2yxEoL
lbmDpTCNEr4DW4LZCIkybFvL6VfiMPHcQmCbXWR8xl0TJ5zFyZioDlICb1cKZg4MmXIPtMWZNRKA
7yCfHiBYjMEVvgN7kQEKA/S2WBPAK8HEvEYTkOrD3hTAfEPRftrcDbXY7WSNhOzDl4bmwQKo4vTM
OupWb728L56JSfDipBjbKuD2AQic/tSU+UbwS9nZUVpanuNM+RegADwxHubSd3kUY5/Uxn6AzNxe
EDF/TqhN+23D5GtGoJxICrj5Ggdp+KRa9eDMAnxDDdv4dzDkDm61HMYG3NJi1czv2De7BVG+ckT5
xnoK68xQKKxl5Qjm1N+LwQITyUhG3vSotSRBnHUqGyoyRuU+3F7ZnJpDUa/j1aQX11C7zwvpUv8W
8Sqdcxr3nsnN2SMXYQ8/qbcOmhbHPTZ7iuLZVb/vP+WVptfL/golsi9X2OnY9BUeWYfqZjFTGyu0
UQIWt7C87/qdbJv1qgrXrQU9ClaN87dQQ1N4OLzPy/kGS2J+6giEIQuP1ujhJaeNfTwhy4EEn/CW
nzcZUtnSfrRWEdnzrv1JeNZg6sKJHkKqKtnFMw3b2wY5/Co9C+dLixsT0ImL6MHtg70jdT0Cb0Vn
5Vsa97SOTcdU3WSAl9BvruueeSNj5eDEFIShLPmBzShNt3gSW7rrzUcTiwdcDxWOd7Kc2OqOu6Ht
b8iOhWyapF+h/O4S3m0QptBJ0vOOKAXF2IGxiDXQjSJvPdEu6OpyQO+9Xffu/05ZPrf7Q2uOsSub
C1R7dcx35RDf3ALHOnUinD95lhbCupbVtX29fv+mk9NLRq1M6y1/91hSEL/W7ryzmeln72j+yrU/
gMVjnzpkCVpAsatqBzUVc7rpfN/vl4JVbyZPN/x/1C1XpR/+FBUA6UqTRBBB5t0iMiGzGW5bHUnF
6tCbkvml389XNv/+zqP7IbKIVNpp1OTD8s+tSd3mprtnWZ3ZGldPEUiMHei5rINMJKz96xuJqINN
DPMMn5ovA7t19hsBklpopl7VxHtMNMM/TnKkA3vF905GGc5oH22vHSIE23MMZJsKF2hl4PMPD47U
7XpBpW5mvszUiSvNTrdnLtELPn1RBQZItnOuTcric32t013tqOhXn1jYfpq2K3QFvooetlKBecMa
MDABAjdr6OVA1kJzw/TkjX8t2qBKxwcTnS6f7EWtS7UrWUJl0CDAc67ZxWARG4SJBuv2N+nNGd9s
oNu1WEDX+DBH/M8wb8HNpbmLyyTLnYuwsNyPm69LyJKMz/n7hnNeiuVeJAxOzJyovYuHnQ2A8RuC
NDKjU0jyQAAWBfi4/Yzcgo1x87Iqh1mEw66+o9Al3xWt5CWi8esTIhJ4RMNMrNvqV2kMDDGvVBdo
wBacvkGdF5o4db3uDOaJuYixSNShcq1bMTY/j0o0fIbTgqP88xsO7DW7pQm8R8V0R44YScG0B6pt
E0bK6ueLgqZ/0HncGxo4kc5bNcmZdW38gDDe6mKujxivuanS+2ZxzDBhQXJ1WiwQ34VMzCBAbsBJ
h6gDL+xKS9Y5fS2/8lvdP82eA0h7T+K8/qx/4gssl23yfhEE+H1LGzutDVjnWdN1JPG5yIfeRrBg
HTqNazVem5Kj9fesPIrsO10ZJg8hduF2VTea251HZ3NTiEXxtcv8jTc+Yh5ObEuqhrfrJzIMk9uY
5r5E+8ngvTKwfsD1kU41iSdBs9+Hva7vLAZzw5pz3Oa3KCQ54i92MgulfTp36cAZT0VZfpXJRoDC
1Aa8PWmce0HvmN5H/BG0dqW1HmHtBTIdtfyI0GLgDVWDPTkyLJB1FSmUYW1C8zwJfMNLfuJxLA+v
Q7Ieu8itq5pvjSQSvWfnt6lA0fVcPAgxPBeJp32/4g6dTnD7V8JUmLONfSSiBVRuYUDRtMF9SKwW
qv+/je8VSQcw+38TT7XfzgAhDLWiQEyc33AebXkwn0lP4d34z0u8P5dxTFA4DouGR79YJMwvkem3
we2zgdE59dS2YYhpzI1g9zUuJyB8CwdSC3uBvt/BbR89ck3EbtrOQur/ZCix1ZTaMv1nStN9U8p8
1yrQsjTO5h7gLmn765P7idgEbJgcruQt+DJSpw5lWO/Cij84vLR381ux1oIaMXLEwL6jZ85fM/PI
ir+1WnWf5GH7zVySsS+R22IJEHVUNJLwkmCtLdEfIb6mLBZWJB/gH8SOPk41fQ/qkhZZAjQGk+Qx
CFYIgJAyrBQUUYt2CTBEfvwcA5DUyI14UvqG87Jm1ESSSab1UPMu/fIdW4J5qb0FcapFtgKNX3hp
HABTeCzD9kg7T3Jrx39GMUwYOhDKV7TQZ9uV/aLpE2GLfQGUp9TPIgDw8vichEc/i8SJU4vtmALV
x03kVKXXMEbJtw38w56MsGU8xcMEVCgWHrwhTe18PyP3R6sOosN9Mr/msjcANmes65ePPWs8RP3w
R2oTbdQeFkq5CoBfeoqQxEA8VBvlwQa0zD2bbxi4Uly6QmICp59eJ8zWM+dr7w/7BNXTL9AeDsHX
AuyVIBA4jeUosodAlauugzyhnUsgQ06q7PRZRAVSAQt/Tt4+7ixFNBO0Vc1R5sIKtOMOUgjBT7gr
4AgJ0hRrl+g6mFbtNlxYi15qn6RUn5//yidRU9VrGvDixq0DnhW4c+tw85FyD4DP1fnODPlqyqYz
gMppDhS7dfUOzaSFPDs8jBkMXoDOKUhK8JwPdpLV3MxpWKC/aXfuhR7EPiCcewRwnGFuZBr55lDh
ZUqyb2CGI70BH9nf/LIJPZdmpn4TEQ7Qy8wIkUOX9xwbX/pV1JEzNPLdLjWc2ueC+auk2DPN1+Fh
gKeqglpknQERmmrx9WLUFl0b5deotREZc5oFr7tCdUNRMRGZGdPXmSENOk0iTv/TMtRoTlIXeQ9f
2e/I3FJFbHKdT46meYKBpMTOlnyIZxlC4ik/eaR1b7mPJ+69HQrPKgFWsi48YyntnppfJa42UxVI
DpiRi9Dq1dR3c7HCj3NFyccbTJss32SuAJxt/uykou6fMdzTaBaTH9Vso1MpOq6AQGfQUZQljh7J
9I2xd1L42jCxClTSiA0WE+N0k5ZZIyN332NdBaFlUN9IkCSpd54+sMe1lXbm5QRlzG9HVPuUlbpa
nazgH0M70JTwo+mYtKpYry6o1WOVW5T8j9NndaQYmgtiZpyfN6n5XG9CKG78thGizR0xWjD9vedt
VmIJrZlBuIJ5OD2aMB18h9GhcImhUzfvicLMFweymJGc6QN+i79LzcK5wq04sVd0HeOaxIOZ22SV
Qdt5OKKSd52uaGMaotv1xwqfq8ByFSZpmd/VS81spJSaCNvZhK30Awy37hK4le8iFJEmeb6nmsFv
RFaBxdnmsuIYj7VBgssitvmcYsnTJ3CVW74R3JftrxpqGFbkEBW9FZPeddzlNAJYk+IQxy73yaMz
UyL4tKNK/2a1aXPnE71a0FM58FFcKl5xjJpsKuKHqsgOTNnselYxnLuI8pfvEy/Mv8ah767Ux4QU
yC9WAEpXW1EFIPvXZXurrDjnqFsCImcRlNcs8/mbBgdBzL6abEPXFSkbpFeuRcA0BgMOvCCfDWZY
/XMpFBnDroUcZfetzTIJtvlveSO4kQrxlPpIsqnAmbRSIAUPJyroSBiDBQgbzZtCQxaDDvaJESCO
N8DJMtb1ncsSQx+PWKjUw1bXKwbkcjJZwzC2R3g35QwDLCP62LWXi7QZSr0ymNKd+847r4rA4GAy
1L6RYhkHqAma3xkIKF1INA0gaQlrmvqZ5FZAl4UgQsGf7mVbq6Tb5vieq8RmnY0fYO1ca8vPzsIX
Nd5SiMMezRyN+q+9t+kXbyJozu0MdjIj+Dde1P9RRmYMs7Co7fS8XeE7BQpZR8URwhn0WtA8aJ/D
4EDg+Z3900nkJn0Jt8Pz7e8WcJoAjcUhWLWkHCfG+qLKdhiQnsV9rSM/+liCUuK7KpfwGC8N3Zf0
yzpYdN4Ri7A/RrOeoxBBUy4osXVTzp4BFBjBd7K8PR2WLG2NzfrEm+qa5Rs4c5Bihg8Y0AodxvhT
wGp7OiZN/JGwso40nVvo2Og05I3za66P17zXBrh1Qr2evJoXrNm06LWv8sVJGZg8hu0Sa1nHpB1L
kiwkkQrdW2x8yn7WYBj6kjpq5xR5zp0RBjCsPvQXmr+mHoEz+OCLhIuSbHpAAOgRt6o9qAlDmwyJ
Sn7EOJT15Qc5MWkFLNhMVQ/j5O+dwdeogZj/GGKlntcdDk+BkEp5dCS8O39LZ39JYRiTQ4ZgfXsX
pInE49ZZTFRfmF+hq8XVoQvxRB3NkQPxlDiIiuc0zigm36zfJlHioIvC7Cd/Rh+QKsTA34pFtkyJ
eMCT/pUa7/9wVSUIkTvJMP//LkFHZH67bPiKjXlg0vEWLWKLLi9BNLXZ0a88d8zubXXDR8ujwOD2
JmTHkfD6jy/OfycGZzZLoVoN2yqgL4/ivIUfV+b4Kf8cNV+bsstEifaF4N0nuBoTJBA4UlW1ToHH
8v9HIjPfNoUxz/vmzAsz4JLDSwpRhGBVAx2prKgpZbhBKOZEFH/Tsblgbsn2PRX99HOTLnEn+9R9
DCI8hvaSmXTOXyyB3ZfLZCPT1MYz4+OQIezmhETQmf13G/ra3Gcul+GuZyZiwUgbDUS69BnW6Pgm
XMeDA3J3RHcmSRqmF4CIxVCfvJy4MzW1sP8P4YUUO12bjqJWOov1+fGlp9B3hQU0Wtfk87vx1Vw+
PFd+Le50wtge5Ql+K4NkGPZdyCrNvDtocWZLEk0XVUqO0iTl+repFXeBdBc20N0amnQAHzdC9+tA
QigMSewZ07IXhYjtNLiMXbsLLQfPnlgxQPqMds2lWkdQz5ncHzMyXIO3SunIl2NOzSSDHXoRNrUz
44jIWXZyib2D4VCVXPIbrMPJ0b/Ubm63sXMbvU1LEJTR9Jl6WPxHPbAxpraXYbpMxifl1khYgD22
P4eCCB0cRMfMC9w9sm9IwwDxQRD0rAiH1RwFVc7WIwGgldB23uMdRTdp+vhVP8TNb2QIwy2dXaxd
Ya2U9HIi9ivuhD+uA2L+i/24LwEkDs3GwHejekX32Na7tjVhC8QptZd+bhREKjPLLwU9VRWim1kS
hylWI9ZLekjcXK7N4afT6Omdj5i6ZCj+GmUv60zozzF8UO1nGw4LW0oSFjtTeovbzTDLk4VTlYLT
tVRGSLeg/Ceo43Zbdm7He35SP/79DgoaRBFht0jk/8uAUBdfRoYCbHT7LM7Yyh/2w8EdGe4aYrs/
GYtkvFx4NzT0YBx/0AJw3SZ+gYMju9xM1RaXstOHJTwwvEEnmfpn4Ui4q/F4DV3UTTx3N6TxpCNa
n1BSUbSMFfGnSGPadbzmQUXSCOGtrvP6jYPHO0oJ6hdAAwtDrNe15TqYLf2HVm6GfcHJPSlUKlw3
dUq2aj1TWA1PV/YZrKxVrTPiZxhvAydhEFesmfVDUX4YQQ5BJTkWeFsWgo2ocwxqdT3ipIE3reXP
VLGwTVA78s1e+XjQc2YRJ8w1s9eJ1ihHl3stmgLLGzzChETmLMF2FBlCB8/+urK3UDRGYs7csMzP
W512B5QRrUBcWgMhWNVjkGjr7ODoSDhFMKxx6cjaXwMlqqdzt2/dARYYYSAZFPOCAH8O6ELCfKEl
oBH6US4j5CbHXInrgHjAeVfMD857wRNvXYSFsrI/NVsOuKANyE5u2NIJo0icw6IySNGe5QhXQwih
ISqenpHdKiuZoRtCDwYk6Z9S2X3Iw32NJgn1hDQwh5XNuYfXmB39BndfT7tMT3JK63MqLIUzrEe5
dURGx9u0RjMxSGe4zajlesVtn96xKSRdUS8Uboo1O1wYVZGZlyeSil/WmspRaOVAFxvu9ehwAb8B
kOjqD48f36y9gLXPYpW/g6TtEwMcLAidjOBeZSSCZFmjjqgpm6PhFQDY51vN1rHQo2uivM5NOfMY
DZS3duxjbIIAM4WaW93MVpfYVsKjL4Q+oq5bNVr1HbRU0bOYJpMMCwpBstV9j83sZT+XRjTr/N/J
jIB/6DpZxf0CQUjKZ99QonXzQhJ/HrewPZcbA2TvaCurDQShfGi1liPhqdrmKnFO2NGDqwfDjIuD
qe6NHNKnLfsvXi+7lJLR8h2xnjKB/awhTQaf4a8G4sRFSBzmMJGEm9fgn0+C5YFSZhP72RsOC0Ak
huaEDy79Xi3AauiMrfbCQHSAruOypHSaRA3d+pnvkAHvgy9eZkpYUyLYujugUQ5JR/yebdUnbWWn
YPpBcINPk2+6R8XZL28KmnZCHIMHNaEK6j6pOJQA9ZN6l/0q99UUMF/MwW9x6lpL2Qk/1P9oshO5
C3aeA03Dy4WSIkUauSL/C2D9UDfxLVsAca4ilryCNUy7KsemBPqGEG5qwy3L3np2OgpznmYedDbH
AQXcYMVmfw0tnu1h8pYj3nHidZnZX3HZRApoEuxFWrd3A8XIFHY98nT9LPe1Mb95wW37ehu5uyQQ
aXasoT1ibXzjN7iuGz3n40VZFJ8DGCU32QHvBDlbzfTDSFVHznpNMTe0SS0Ln6nDKqoYeqKWj9xR
/Wy+P2ZP9B7n83Am7d6vQ1pZoYfC3oZtYFODWttloAtHgHnYrh8tNOsO+gp00OmYxQoT7N9SG8+Y
AIC98JP5wgDwBYALfEEGN+zrAZkd9E2QiGUU83goqxBEcUZOiw3kgi5Ip8HgRNii8OycZpGGEHRj
98QlbH6f3vkuSz0M9P4l8GK6V3FyUJjgzR2GfaQ711S6zwYV5cJPbaI5ZPIEpH+HThRWf+4EwiHM
kZWZEYlQ49DuZM0QrmnK6A8m+nVqk3fyCwuHPb/DQLuA/5u8i6dYeSYwlhXbiduv4DO7o59WcRVB
osfCXApyu3am4FGTyAjM6Ghz7g9tsnYShCCf5/eefbKI2L6cM7dNdB5Jpk1/VDovjgj9LERrERN4
NAI9CHtBKY4FSeeFMGgSe0m5DOr2+Epkjuz6k+hgRaT8s5H/KFla5aWDgFlv3iGIZ8wykQNJ2auD
t3WJh/1WJL5p1c0nKEWJHUjgxBnUjTcgNLgFajxc9+JvcRh/hJqS+zOI7X/cI1fYdu4rg0p3I1Im
dVQSeXa/NvYEWhIOEotT+vAL7KNF0f/A0dPG8b+OvSQwt1vRCSallSheq7iks0F1Q/p5MdjaxR1I
ZXKB/Oan53W4KLH7Ub1O69MiLn5Yv58zmgWVFRG3O7QC86dcomNSUXKafzAv19rbDa1P2UCRqhEk
dL945TogsA5tGFIbRF+509qtl3O10yzoqljucREznhzgHX7EkWTlJpsUPrLtKm/6WFVhDPfyFZbs
4P5WxanRE/Q3y45SMr0zh0Ne+r78wAVMwdb17kMC71B0QbUFmk9F5Vga0s61ocFbipgveTGcMl0V
sUITAfpNAhscbCah/bt4Q7D0fvd5I5q/8v8p4kMIz4apF60383Uhd5mpi5b4d2ItDPL/3PTrkuS9
ggMCDnixYzb8dYQCLl0LKvvE/q0HyXf5D2vohLkDWyby01f2A5ABCr+polnAhtq3mT/jVvhRWJ8n
fdKlZCclW+Xs0JD50Q9drwMFkUIoSIRDaZFXtBFn/5a1Wl0k7Vw/lPBudigyM8KQQ/sk8RDd4upb
5pnrz9oSgiVVgo+NXt1nReoB2zAiNyP6MIhnut4/H8P2xHZnzqh1OI2rQJ9A8gu8v9mDN9HrKDpJ
xh/0DWRC/S9DOMtpPob92jCMN2aEoHrlluZnk8SU58O201D1Ow1K+LKId+lc5Q3j20gwDsdn77bt
k/hRzvqADzU7PbC3FfYpcKhdBE22IVvFiy2L6h4y34p3WLeb8vm63SL10x1V0pT0cGBsfG49HBem
ghbppBGgGGwSx9Zz6vWyJecJ+LwUD6f26aHQJisYs+lNMXdT8L6N7xwZ8vpVhCt29ovpdtBpvkTZ
PhK3q1rwvSrFbyYxYlEvoOTcWQLBB/VIv/lFYPpWLXCaMSecu5vhGVVTaKJf7sXUN8pNfmUOiCfz
/KKDjuXsAAOJ93Y6C5/JLBEbbdUjbJ8tuMnmplcFmwkWJ6w12iFe56opLr1eMJdiAS0NqpE1iGEZ
PP2VCngsR5sYsrXFyhvhqtQDI2vjvlql/FNQlbrwp+jLQsXTrL8H9G6UmiO32qwhBgsOSJYc3j7s
r2+cqSls90kRxt7Jk/ElDS1jozyjIUMA7cjflYcqlmiZkamHd7EhhbHa7HBA5Ct173An+o4mGccu
x8ATdEV7jml0ULOffxOi3Ew1e4oEeOvHdq9h9ySVwcxuuePtdqmrrbBjlJrPQOlPrcD+VFRO5kTA
tDB9KhRBF6lDFn5ozmeBdR2HxCoLB9sTzI73P70UlR1s0XoehxfWYRYjsTbFcy841jWoeALj517s
M4Zj4h56yI2XER8M3b7t2SE1qRD3x8WNi3SwNv7NldEtlDZwWoAcah5jS40+5UO8b3Q4DAhLsmvG
fkBvI9SkYoYhUGvxvCEq/jVqbU8T1hos5ikU61LZ3d1RLkrmaCZ9RteHbfKGwgtbpikuX1byyyqs
fKONIJYXIOX0bMt6Lq7/gNZBxylvnmZHJrRvbjWFw0sHmEZYrguRMlrYAG/Cai9hqGxvugLS88Le
pZ3Yfi/01NDIyLTZJnZ8PkMf6H3EZHg26UHsl7jLwai73s5cpxwJVdECS0UuPdZt+g+fxnflcBwm
mBbo7pcrlY8YYHZ8HvLg2FT/WuH5dxSZtyGRExyESRFHB6v+aiiljLSMPxD1s9VNTjiJ62kXkjEV
CdogCM1UtCTZ0NwcbSaYMB0XiTJEe95o36CVMaHO1CzqoDvvajsuSDAA5jKaFuHIBxJ6mXUyh1QJ
j/mdA9X52m2dzKN32VtFSiDby1beDfxthzV0vtDryLkJioLxCpAj4Opv0xfBP87i5eyaVxBWfZp8
/lU8FvpxEA+sYEVxb2tw+lmTvJNn+pIeYSG22BLCA3F0As6zP6bXP8ODs4x8aoMAkqcqgarvep2w
QnVzzl8oQAsCn3tvBu3wNU6pPmGfbQzfl4yc0Zb+K8RVvwk8lFZjH1BLB2S3yY5W/ghnken8ke7/
bv6jjsPCwzvyz0gjNNuOULaWY2WBcjMMlUZri3lh7ky1Kw+3qGdK6TltNUQE7ocrYEO5qa0SDqTo
7jrF56fv5JBy1oN0AffuHGWu1IkCe09iW9QRhz97NiRiO8gUomUzzN50XpLItLt6/UlDFA0Y9+fK
C7K28Ns0hUVLX/Pz6ZrYrMZsa7ECvmL1Av3sqsV+3L6zveLEyGGtgftpDGBWRXKhFfeeXjZdU+r6
ogsOdLDhQP0WZ4inCPjwr+sbyiu4oOUpfwhizRFnxIA0W2n5SoXWQ8IgTg4XFThTo8DiU5F9OYHl
UMl8xVGBLEsmtrq+k1BIl28Zbsk+XMsdWsoTv4EpaCxff/K8v/D2aaj6TP/PLH1W5VbKCDCicz0I
/jTYOKPdQE5UgMUuyY7Z9Gj8DnGTYbVypFk5GgtyXvFEC4wfFmGLb2/wIyCJriN3xCFTwhj+Jv9o
WreuUlmSfdfg7GIDwb1/czi0YfeYEFk8jfR7B4CX6hsXpUIESD5dyqUZ7bTeeNOCN2mrRoFNuRdG
hHP4M4QWwc0+rnppg866XV/WTuPhtCp4Z7OwlTB53asGylbpYNzaKmdLqOOvTJ7aBMFTQrl45ynZ
DYFr9IdcBqLBIK2H3QMrx7biS7e3bxAzWt6acvOo5PfbvHLNNLJ/0HVCJZK0QLZruTnQrJ+OOpK8
4HthcnkjWTqReoK2BLDFHm/OoQqP3tDjSNfQ0RMo2yynJGTtU2S+39nHKoAJvsMQ1/HrEoBHtdU6
Aa2UY6L6OlfEbvfOkXHDE/k4S6W36KLAGEFznjOFQUWKlSEpsyEPtayGoc/unQXmFFHtIGbw7leo
3SEav22U2DmoONXYeQ3ctd94+zymEsQoXxiQiYeylJF1VgSBebqAGDbAwdZaHbRf9TSVOwonDVhY
XiZQeRXP/Il0JYtu7iOQb9OSeiFNtysMjeqiG1I4wsUJSaH2fZ9VtcNwUDSH8cL0kaj/rboK6ddJ
hi+zlBXQ6Hrg53qo+TfbncU3BDgZBNnrAeArBfx5ANFyXDg9PSHVKlj/mwAUvYOsCR7+3wFIWzVE
FM6FaFzRMvSZEAGncMH0LYKt7ewdMQ5Cbp4Kru07a3mIYAgruo5ObBIAqBv6TMPdvnpWa7zUn0bX
fqemsRDRPYzj3x0YxiQ2mxVKtskGyqd8GSHpogXcs50fE8bI6KOlB8QIpFsmUzxogax2z1dLL2tr
S7eXcwiiKm39d8rffu3BMSFF9GOQEKh0Qs0mVR5Ln0gM1UKawD5mg7t+Uy/YB1RP7OU3zwuF6Qu0
bjjOJARrnOTS8PS4k5pePdd7zr5quDrgk1M8O7ah8l/A33UTUqg3Mh7iqB+h9uJUBbuLd8Y+hCoo
mhyERjceN6V/S1yeeXOpH3TfLaTn7NGGge84ayQH7nTdUbI9FlOAwwTtE75ry0tsg1C2amtmFMvK
PPobx+0Uv1bRiKyGpDi4n6/3ssjDGUfXoas9w0Nrb65QBLz0T/G/LPxe6ZHX/1kMEK/iO+NlIcp0
2M+R5ob3QkKfDJZggWIjLMi5CvXM+aq32MFyufkoPybrKB4SrUuCvP5hl4q4rfNkA4isDqLZ/4g8
Nqdgd36VLrbahdmJc7/jxnN9AtSTaH0X09MV7h87CEoMIfnYayZT0LNDOhwX/zVhJXzJl+08AuEe
cy+1NgQxwnfCX906Ut1tjLmYI5d9CLJEUBmDCuqdALuNPolrkpyYw7plsaL96sBUvNT6BTMTfj62
eSTIqQyt1WD/J3MdDvYj2np4IKnp26YlgXtRWOByoRuJOFACZ725rT62y+uzMZZiXhXlsApLYuAn
WuRuxeUUhNx7TvgeTaGiAxslzo754nbhouqVypnJX6XwJl45ec1qMkZQemwsfKPNh1dM9g39yNsh
zuGY5ORMCXtCgD22Sp0n4BFtLWFia4PlsiCrRfNRxrokjjfN99FsSHKPQA07FNqxlMNQnHUb5ZcV
EAjnNi8IyzrZrK71odKIlqPXS6zg44QIdr+0oNiYGSL+WZ509CKAtd8LEaJRlFF6hwmhQfz4vngd
TrpzBXFMbpp8mS2Vs8EHhXppkoImL+kqCXHQ9C2k0aGmu4g2tie7VN/1TiIyfsBYQbEL3MM7A2By
jTW2qp/gf5sAafymtyGa4G4xwU1DO2ULIkQkIZrWDFu6vTX5r6I1yQRVpDnMzqSZY6tBYGs0Xun3
I4mwg1d+wrLi87X4f/G7BWTE+NypZy8oCR25coatsRhjhZ4ogEL2ZMgk0OYv15T1GeTTChi0fplZ
NJCxvDidUv3JZpQHq1deUyAz/242Xpbyn4ybyGbs5511GbijXO71wiXsplxRGZCtq9SUWA6Udsve
eiYehKQ+gA65O6eHUVpnGAKDZYPTbmVvP+Qgr6r86RNblbJka3zGf7qvY6AWPe0MjruIOR3Q+eLN
W0OrBUmjJ4KoWR4UJHzbKPdy+QBxl991zD66ZOLxeLe9bRzEATcGzDKwTpLt4mwLgfTp2mCyUZ0f
RrR2Yns10BMO24V7dQHUZdN/aHJZjPv5Md1oEepHgu600HHree0CTElQ/jwaA70rXyral3X1hid4
SLSQltKrSAsz3VPVdy2r6pbSDhU0PT0+02yBP+cFoXAtcZCuScuBhEBcd6sXwlGGWT4ihiWWzBTg
et1FRnOg2u4n29Gz+UvpO5GJ7YtItspdd/eFrJw1qUq3JSIcLPKMEA36J6yovHVhx3qpMOnt4jCL
oucdmNCq2TOcekY4mCGMppQHZo2B4tRo49AFiIDDoezTXXxGuqjR3hxqHApjViUpE1fh52I3mH75
R31dIgY9zUFml8eLksgXbdtM5nrOK7Wncut9zKPKNU2fFW5LlBCe7rjtCOJ5FleAYovZ/5PIpaeK
Y2BOVI0joMqhtpQU8/ce2TuVYSeUskMb7fODc81G4Yd3Cc3iovmk9s19sSy3dG5QZJhCFEgKXXvG
3wTtndRxTEhqYd9jSMKxkrJD7B+8F0Al9WafQ+7m166gGmww1DzKKNoZypftejYVXKk8Y6YZCyR+
ycVz7Bf6IJ7DfKw+/bEReXNRYsAHlFcXbxdzDyeMb2NB47cIkiikSB66Jo+Gx1LMPsdrHL2cglrt
N1buP8ejL/9rD2jG6YyUXbm0eX/QO+H0OyQf9Sq/yIcXd1PaqEzJtWZJoQicV6Knc5NhnUQK11qf
3EUXXCtiwnSCky9/knG42h6jHzjroZY4oOVwbsq7D1WYNG7Sn62oDb1WtXGui0ookpF0yhwD44FB
ZtrNa2Q0llwA5dGKO/oIFUXbd7BR/xtkGfgseE15CI+Z5hgG32S2MzKCGlLwgxrhMXTfIpLoSSgH
9m3OHR2ChR16Cc0lTfQ9Ag0VQkYwikeRRVSr6fajR8mw5LODaWpOM62PdxsndsM9W9fJVRsYdGcd
224E1uSw7o3HQ/6ty5+p4QEeSS0mZmJmvigDGEbKMsLE9ytG/u7Yilz2nAUzp99dGuZ3zdMq5qvV
Z6udmnF5fotNqpheJle1yBUepDzdodTLGBBbuUI+DNmMVR0FX5zKo0MYLUcYlQAgdYzzNLFmg5/B
Wk5tvzcoqulOSkfnjUSLIKp6p7VRaM2n9InIt4V7xYgHz/dSehVB0UB9ymqSwnEKeLH5YTjt95oN
L9etnylN76HPkAHLCYqkoqW4XmFh5rjSfRz3sT3UFXa/UTAP7Fy2mD4W8ExGkaRMRQyg/HzmSmYY
sYOSwF03rnG9gbL72Z1KW6U0cJU9E68f6O31yfJ41w3vsRKyR1bbf3DrF4PC+jm6PFBaah+TUjSk
+N0HZCW8uWcjVAnjxH27rkDGAkV13luWFZWmnyVCKOwjTBL0mJnC5bpIpFnRBgCNAJ6e6Z9rTlc5
Kv76CApRugkXsgP5HR8eJBWnTQFMEvZ1+D/5hqPOIQOH8uvn3F2Fj1sSdSZft6DwpNlew02MGbIF
xY/dz3SiiMuGBkp806rTs0h/FNg9Q1rTB6yKYajuEqo1a6fk/9mXr2ozOjLYGvpsVXgXEfet3GXb
2Ehq4CxCTOTMXeNs7cpHBxb5ZnWkYbJO78fK/2NXFCTTkMd/x/9IRYqiRWAmiyMPV4oaUq17626H
nu6ukWxfTxp4TcSDwwT2HUIeQKo+6ycnS51KJPTEtKG93T3wvXHrbh6cm0GI3mwyOoD3mHmKnMT0
OwlUmGWmSj/yxej4angQOVdkpNJqebvwW3qHrwusaBFIZ9FlkADNkxoQyMHlq4Njy1dL7U7YGq/Q
FGvs7SzkgisHi3bWsG/QHyEei7jR7isDGdZaSayDV+D7RjwdwPC78jXUU/8ZSo3ZbHb+g0JN603b
fNNcV8mZK61zVhzSrhsC95WDpvHA7d77gPJBE1vlHzmlkdxay+iBBFWTY4LA1glN0YdHzfROCfSG
wdD688ZPU7g9s9/8zZnKtyrE7HGYE/Bc/MC8hxi86y5vUB13ECcE2XmGHKAPMqElb6qy/9CYlfof
Yu7UV02C5hgtjzpwKUYH54RsqhahtRDVqTyG4d8K+IzZSxpHqJC0ZmAZYRtB3PRo3wkB9wg89oDK
RoLzAhqwjs1qh0e0jZo4E1SfhrEzoAwxkGTIyBsQjp8u3e+vXo5CKgog+KVhYFerZjS0OM9VG7ah
8HgywZeuxaGq8URorqUN/YndVQ7A0wnszJT7d8jNnSOvhq9b/ia/1O56zRYvPdj9f3ethJ+2jIvw
SD5hXcospP6OHeYXlfpKQ9h+6Np8sN9U3ONUxMKrRXaZKAbfdFa05vwfL8+w9KtChs2FDgMQfoLk
mcxQb55zXWbu3tdGdR+vJMlTnyJDYJZKfFzrIOlUXsgSjWVFqsyc6yFq2tPnSWEw9K0tpThHy9BX
riFsTqxzvW01bCaXwLuojLVYQFJy5ML2U+jDJU2gR9nP6cj+tEzdYBGSkdnPTcbEoY9h4vUM3FMM
UKA14T5K+Wr9h551/dFC5Vnp2KEP5oEN2xg9lDhSARCQCJ0Dxr+cBXeHBngscLeG66JksMXdsh/z
sAJgLIhLppx0jweSUsPcS96khmV4cIUGpvtKrSxAz3/jZNsgJLUiQY1ZUpZOu/kky0xK6KA0R5eE
Rp7dJx2LcwhKDqQ/4CboNfb6EzwH2viOPfzDJrYkgGOxX9izNWL9fkDJ+Q9k6qt3lk8tBZWExVvD
k9BIE9BcU7XUCnCN/6lU6A09XRi6CtpRWFzTwJrr2vFN6d43RGtsDKOywgYVMql8h4wKn0X6RgSE
l6A8sKcHxavuTCluQtAb4SKolfy4q1Fw/WepthJ8z1HAdkzD/rDErwodw1NZ6f7ePkY7CzMYi53s
8Xlvsb5XhS1QYiBTlNqccwAvtb7z+/Uu6xeyLRDpQe5i5K5ei0nLLHyim61R7UVFgRASo7QlmO/4
XJ1iRjQoiE82jTqXCDSQHO+m4wzwRYEAn14bNEvKyfTu8zLh1iwOQz5bCqpwTUrpjET1GqqXbmum
kwutk8EdOwKDnwfT/TlnAQBUWOALCsYWyPBU2Y3TDGtw/8WEt7njTpQ7IUTC52N1uKVkhQbOU8Gq
2s7CM/EDmlAyzzyfsUJA6kX9l6qVHpOc5WC7Vg+YcYDWXpGBDH1EXDozEzlBT2x6yL8a1lsOzQOE
558pcZ/1aA2kWb546N3N7PVa8LVX+7eeJUWaRJAK+65BXmWufisBb1mtFHXXEsUleiAsq6NjYu3N
fQ81ZvaFOOgMnws5h2vSA2onA4O4bocwmPckYqBKAjUCmd7sHDtyyrgW2shWLHmNpFzeHN3vONV8
o39SqjLdX1WE/BT3m44KAWbw2eLRHfcXTOy5OwjPMeLIeqsy9JO+shjniMU+NjVUjvSfjCyP+jAD
MtjO1FmYKNwfUJkTfEAJAhdSdRBlxqKpxsOlvkpm1LB5wccjRJ6VfZRdU5d2sbJiVfU/t9iZPkBs
YPOhtrKVugvHkxO84qLc0JKiFb7T0teYeRk424l+UgMm407Xuo2+1kl+8UCT6zeHd5mSA1GuCSIs
WhC20l80Pg14jo7IHAJM5PxtkPKgEdZ5RcE5iS9HBRjH1Ug7HcPY/H63YuEFEsdIAjhajG2sC+53
37Gh1K1qUlVHk9MS+9pZVnZ1sHfeDsOOLPA1e7MXux2/UHrjDzaAiLxbyfyqgCE90hLnQme/TLXh
zRrj+Jk2Ro8hlNAUi33whdX6EXcj13yYLBu0xnt7b4Ro03P8IWVOntans1VfZCWJUjAKHFiTpmNN
KVxMInMuDO6dSPIbfqit7PLoZckh+kU02RV+q28qFOzStR0c4PRkIsvE2tnHD0Dogn34oA5XeeCu
zEp1xD2CfzGM40UUQb5k++lNxOIFxYgQcHHDwPt67JQt7Qkrcuwj0xMGtwFrlLAzHAxlXweFCW6m
Tntl3OT5FP8kr+RrNqYGMndAdh+TA5zTEfRykk+P9QExvrlv0I3Zl20VkUNWO+G4v+6XlNMbV1B5
/ym8NrU+5+VFqeoSHir2+X9K1n0W/8pekRgdVQADGrYHpMSi+RC0dgtTQRO4tei0acuM0cCVA/0Y
tG237QeoSLtHgFIVl+fGN4L92Gyqg7qGzFdgOc6k06oDSpsQhEgo76VSMP017U8YrxTScCtFxRes
EZZTUs3QgOPZBVqrDxp8pfnib9G13PRCrTwmg95toqbPG/b28V59Wy2d3WbnkBUERCvYzlMtupMM
LVgFoy+uDMNbLXoi/RQyLGiYs9L05iKFtbkCUqdgTZVnbnhOm/maL/S8Quq3Wxiy4Qa5wr8halYk
MHZSa97RVgwzw3NgqjnmPII89oP75YTEu/cL6uIJRdzoS+HMYHZ/redJGCZG2E/D7J9G/T/1NKZf
Dfr/96NSVOkgCCOLYY48cQp3sGgi8dhY+IWCFYLwzXM6XEh6jlb2ey0Wm5sfqLDK3U5cHISrM/7y
vYl1je9CzRSPWjB4XLUEmyxB7j/gIlEphdcmIDqea83pBNUuqikfAqrhyiffOez0YolJAhJqWYQM
6vLiBzCyScBPYV543ljB0tjLmFLHRnQ5rGcgG221dyfkWwftmZGIALuU9eEkJ78dXhoHTxh/S/ta
6CVjlK3Ye6N9KAhIWHmznxcpZSBQ1mchlukXankpMl7HBj8dX5hIrNh4Ztae6LwUXG4OUTNzoeCl
pJNJ9cs4WiOFi9Ad+t4bWbjw1IRebFqrFDxBofb8Vd5kugOvS04tavkP2XxyiknqenbKVS6BlIJ1
Mr+PgnPFvxu62QPJD/ndctxjog1EXUbw4a9xDoVtvlXYojLEA/JkVfTq2srbG2IoPJmEZ1k0dIbj
WeswXsMYn5asIfO3NKxHIIxhWmGu4MUOUcbI8sW9ZrjZuONfj07sSiU93GguSIpHUQZKTtqhg8D+
sDjFUiuXKiZDOAhemf48kEe+CHDuJRzaNZW0t253kHXvfMYPeYCByo1/iZzIftBvxddTk6OCGrzp
WKJeFkPed/jv/35yfvQTbeFNV9OXHuQa1TlXT1RjyCh0hifM74Pq7PmH1dLoA9Z9NjeEVAd0FLAM
Hqu/0wu4KbvDFn82tANbpOTnSPxBw7JDie40rnLw82OTdbFQVXKOH7PbpF1IDZisrjvie0FUxs4M
6gy5LALcAmoFSfrxXMuAkzzjh51/77/ZY8tFbhV1EozERT4/5b1JU2hnv/YpjniuRE8YbEfeNGGH
RqLwoMRYAPazNWzgY8o5OVDP/941+aMdkP9wsEt6xK3IPHIzp+NDauoFVWjxfR6nTzEjDBA3GzVi
Eg+oW5HwbkfZH8L1DHZqww3rIcsW7qXrdkcZfS72M/VxYc40JlA7Az3EzrWaR5rk4WDs1KOr8OD7
NPseSAbCLiF4p983n6T5yYrFoVXJHpUO9DJiis8zdEm+D3UmEJJ4yWhJRMiQLr5L8O5oy7XC0g7o
H2UY0ZTnGJqIZDdgREiQZfveZvWDJLqKkRXeS75Zp8eRwh4cgMxPU70R4ji8weA/dFqTBiP/1DMV
qzXNFVVoVUzhMnr8yp0HLphQAJSY+DJdGBYXrRGjg/iERPKtaJZqCE8OcUfK2fCb45tMV+qRTSSN
83YIaj6EwHjHj/4HTBARmtcTj1vplm2KiCglLgIDQC9tSBSs0eNS91eDwQ9XlDUPvQ7gIRUHN/Li
Xx9yvivekL8//YzipP6WJIgy31ul2Hrsmhvz0b8R0hX4g1NKjdBSGA46y1+6tPl/BJlLHpjUM6Ts
/q5wIIMMLoS71Gg0xymoBKze9au8qSrw5muOnfZfOakAl6X80MlPpdk8Ue679BV4pKfMOuF4ftWF
3mSSYYFrFAP0TwMbww6gJa0gV0L7+efa9227FpQ0PIqt8VuM5QMbsY+U9x8ErGVdUcA73E+tFQjC
rpBxrJ782XB5qiDm0R8rRDR5HMlxkv2Wl8WB3LQRReQSGqcegEOAyCba4YSWOH0jbihqOL3yZsmn
vb0MvN6B+kPhcSwm4icdQ4H3QyJBdUnfMHyfjMULsvrpcKjZg3O26/ToaeomfVVnPPiQDRHzzn86
+DKP24NreXBPmb9cmLbGeXRoFkQBt1oFcmPi7aHMa2h7R6x9sVgeOhbNUrNeXLE1oNRvsfKINe5G
6edBWPWgLfV8ZwYUhY4nIyypiAp7BpJg9SHEZsW3y10wcwo+grcNxdUWaFYGQcpwfQJ07sCNin7g
aYFlnSsEHlvIX3d/h8QbhK3NbUHmXZc2U5cKhpaBbRWC3dP7Wjaoe2GkxDIdrOEv103m2ZQDpO0p
J9ivUcbVdfTQjyW/a7p5mzTxF8aQqAgB2GKj3aC/unj7m4/2FB03fksFFfcWgYxayVoeuEcHYHF1
aIzr1aZmkb8KakHAjXp/I6xPcmk09HU/QvXgh9H2hXqGo47zh2ylOaoWsQM67My+KadPR098BwMN
YoLNCH4RhmAO4k6JXtEC2s28LDF+Xx4iEsE1hcCGbfZOpES7bGLGZZonLsEoKnFLyksQohyvwPIl
ZI7g726zwZuf2q6QnZIYGO1Yt3ezIXfhOWqjYzCjX9k0qz29qyjPEeiKE6dyY1ALyGCDWnKHjVFy
fiEgSo9FaX2F/LnHimxoeS7h6qxwVUA64h1B5s7L2ybRUNQqpYm4PT+wz85sYRPTjggMH8Lboaid
8vi9DaiyxjyPYzIEQtPxj0uCoFHsuScdtKtigShfpYqgI3VhPNgAEa7h6iBqTl8iqwDYre6Zdw8P
fMA5KC5PtbbmWnaNsNOH3mQeRYlxSWvx8yCesy1l7L1sKWjE6g/yQYNSO4C2JSll8bm3SQ+++ADS
H+rGu4nlOfVdfPb+vVelNBjepMf4WQ+xyHN5Q5cU/pqSJ43+3sFOpVVVFLzpXakWRM38nSi94fyE
eBCeWhyPzzpfvE8QMDwJqzZKPRLLQiV+uCghKr3TxXdS+gvRY4cBIHGOFqAZyxJ8Lfbrp8UOXgdR
uQ6WBHRUk5zPsaMNv6HJjJC7G4/OLSBUbyzwF/iffOIEWAHEVQ6ehlDEdXkwjLHtRO6JcSrr3jih
XsdSm8jS2gkYrPuTjP0AcFZVL10dmHQk1EI8eyed/ILrdaJq7RSv+9+cjZNx+M46Guh5/23OrRWo
mnvGYbn7+/Ho5Icp5xSmv0oS86oke3fptbZzH0CCrzVNCSc0a8R1DJay07S5FJP/OtouEAuZuvOn
EhLqZWrpzliDwPPLYa9ZAeku8pgqA9ZN41T46S4J3tLUG8zzeFOuWRXWl9xYKGn8XziFvvGZtBeR
bgt5l9W2Yhl9c6eaMnaCTMVIetWvB1A0NNDeUcOwsqcb8CqYl+WLl7ATAE/lBCBDJqR/WeNWbx+D
WPCvR1gh+MGahQVTJiy2+UkxdKWYIYP7H6ZXJKHfUCJSfa2WC4AUC9ut649qm78r3qEl7OpN+jmf
qJBcRDIuqtcI5F5lk4Ssg0HSZTAQwBTVkJXoMzop/Nfq9drvYDqfmg7Hf+W00BJLGyBzKtaL4ti1
IbR426HZx7lbjoJG3Ol1YjUaNGIm7epNVjA7jOMe4bYonomrvKBMn5vC0WjnGb1vxi00ct6RMZv/
FMsvPqlhSlnXJ2r77ucxaY2GxW3+/rj8Mij2ojr1p5Hl1kbZ82RNNwOBJSeTMpKjvWgz/Ivlu/Xq
CmRFu5uMefCsP1/rgkJhf/ybDuK5HtwomnhtJ8m7JohP/PqZf7TkyGuUaCWHtXuXPjS9XmKlaWsf
Y6pXPsrA9TowT9jQqPoNq2t66OLzcJGtn4EFI2yeq2/PdEN2kVLY7B5xgI52PXHkK+Gf3MoCk5/5
d4U4sdyrRNCoV6LqzLmSjgCg4RgOJG3s6Lxu8LzJI6JxzcECRxHP1AdUDNltfloNffRwyptyoPZQ
PTNmxKteJj3AEpfNc79FUwae0A1b38eLFt5SU2q5flnWdF/Ru6+rw99tjFLF/MBuCPFdy4iO+p1u
E7qenbhNjEsb+IpXEoUtQiXLMQMGdarvtGq5stJRN+1zvklYtVDWK4YWVlvT3FEbMhBVsaMdF5lp
9XwCqLKdQfBfoRcBz1r99zZQPh1HRd1LBYYWy5/tV4+0LFj0FGNqHODGfjWRWyqiNf+RVUCxo4V6
THwvZK5+kTjzQwZwIR2fW/moJHKnb7bcZx/PEpPlBdRA4OQ0Rq0lRUgbi1XcJe6vVGpCGt+9jQaX
+SB/CcxKA22RumCO4QFBR4DUSdVt0v6bMo4ScUaeGtOkRzFbZku1s20CzeWRso1tib11IzoVHJBL
iFrJe2feA/6RakkTwDHb9gj7cWaFNQzB7Q4vG/MqdI4DaVY95S/pN6/AnCr5kM+q6AgXnbM876c0
7jGXlJkXUwPce+31gHvyXUobVQ4CtzCdhrwigUu1yLBicFDxE8CfF5lyzoz7fUruazI/y+sYgSDr
zH3EE96n1ktyDCtbz0ct+e8aThFzUHitiPeB9i/sdpippDjl5wybBd+kQoei0F12Ej9UjVMAdwwk
bIzaRTU/fxAUPXh6dfXUvo7gE2rn3uRbU0ffccIQ5k39ftZMsC8nHHb/iZ6AuKG7mf8j07yApZ2p
7nt4ob9DxkGkY33FPxDvoufnhlcCOmarsqPrEsEYGlXoOfLQct6cUkoswrbriRnNtBZRyhXPH/DX
8VRn4iFiYFrGgYzbiZc3RsnR1xaR+1OGUfWj9JDGmoScNasg/KfB58aYCDTaBBsUbzNaUehjjNp2
fnKrI9MTmq3Lug+NrinO2lcR7CB/WptVLdJ1tOtUsCNXYpQ9YgTzJioNRz0wkqnHrV2qTumcinJb
oQTnwrhvxaz/f+4SWTd5h7j7WN1zzcWzT/FNg+ZhmsiJ0Eb29Yi36WEs99ALMfSnI8xAvKy5TqNJ
sRDsPDYZDk6DdXEzAFrfpg3RjHHi8Rmjm41vtQY+WCqnqd5U7NJWZeZSGZZvzQ/TOepX/WkqsCMz
02zOmq2eflCCPHRoHquMp6pSriMarnzAYpt9ApyQ5vZWJ9Y7BjBv8RCfxKJbClptOus+MJ9peie+
EbkHXCQ42fKQWMOiPKVE2Ja3Yiz5f/6YRtCq/RGTx+NY88HbbY911wFmzM6kxIaL4WDKKD9QqPF9
l80xaV1Nw4FFplkvHhSle2efGrfdjTx5DisTdtG4qHkkVSn7ivxt0OGYL/1xy/zefauILmFVOT5+
HqF4HUSpV05Gcy9ix6zKeElrHBoQaafyBNxeRJG+qLR7Y8KmxQYlS8OOhA28ph6WBPBbPjYaXnAt
l9ieoxXLBEdpKLEuAlxTawaQvcCFc0esDuRgVIXH4efqVBa0Qfmele3Y0WWhF1Lu1BZyHZ55/oHy
6gh6ZTipQQ0oM25b8S8BHGU3kJN5n7SB4FTLKpIIAisbavhd1bno02s32vUD1cHouzVkZHt/fe3k
YGJQ/hZ6T5SOdc5f0Cb7jzKL57DFcf0bwvR6RIrLIwG63R9D5hB83ejDnEwb+62ptcRMsLPRRfyj
f8T1o7J4IVlcOSQl/kAKph1egBUbUokcC8RTJlAxh6SaV+ownFHXDHZ00nhOB/Rh8C+BBcZAF+UN
0p9M7Tt9o03vEPkoTRbEC/Vmfj4nFWqrHmklboxYKlNYcgpDhPHGUodr0qvzYq8oYQ+p7YlIm/jh
rJpn/bBdreOnq9Hcm7YLZtObYZAxmzniGA4W519RP/fYdWGwhjCrCzfAmC7B2POaNB5AMTVmthwQ
TSppKCiInx1uOXmShmb/bvffLCLiCkvy/CUWNN8AoRsoUkT8dikIE6zGpHqd8x74NIuZHPgvmaEL
zZC7/r6Np50qmWNrJ+IoyyOG8Ghe9CB++8ZDdHanimLYS7JOztdPleNcijXAJBa+GHXaf5WXJMKV
HOmz9OxC3FVHueocIvm9/qsNz5t6LTYrGXgbiD9CJ1mogQ8HS5Y4cn0Yz9ZH54RDzWm7lC24uJyR
GmJmzr+qukTJ0HT7dhUGxzStxwjv/HP9BYbgnvZsYJV0VCE0RjAUZwCxQHc9z4SWsS+zcF8gGktN
P/sXPFu1U7KSwC4X2NDtej96l59rs1R2Q3hXWiB2aEhpUOJVpx2V0pPNfy6WAHHwpkPdy4v0Q8fv
27Nug/k43Yrp1U6U1u7BK5RonTwcXqpLeNgV8G60d63U7y/PXTzuUSTEUNlZH4/HgCk9TKJmVoMk
e+enZ3jguM0EcIi8KCFn6DMrKsrceZF23ALUiFm31xKlIHsYb6rdkDaB07zboEzssibRVF1AhGyh
z7W3plmqzLCmwM9Pn+As9pM4Y8awVJ+lYZahBE37iETFTGxhUsmYqkbGgjox3N/ZtM8tanVTAVxq
on/VD+IbLAwg3SHNjY8zbvXD3Zh/U0LYaYNoY3/l96as6RbbQ7UxrIr8NbziuXz1qjO6XPXc2rAD
XjNoti7EgO88yPTbY6tPUTAIkGEQL6Et8PSX0WrH1AnlCk1b4CGXSXkcSU1m2zNVAE6m8JmidHWa
w5n/Pesy4WktfcS/ln3824ycRpVnZwpNt3YwMqZQY+R5FC4KZ9u6B9x5GIC0Gl7xeVL7NEqoSL9W
yfRG1rYjvXY09vc25z4mvUgVHTyOW7O7gLaBRUM+5N3UXW3pxB5lKkH2kvPyv5zbyAFY09f/Umt6
oNRV+dtMmzNVPHTHQjSMd3nYUnvfjGQNYOeFoh+slzUH+3pC4czfi9DvLfY5U2HrfhIogsRDVDH1
W6xb1FL9HimDNvqoiKYnRlZTTDgK/JOT7aGEsTu6IORAhNzCvWk4Pn1NPrZkMYtb6V5sLR7OpT2N
u4OIeNj4XSjVH44gHMp/PrQZ6UFxHnTgdzQFNgQNMq8mVXsrFjfJi0u7xq2p3wutblTvN1htZ28h
JWGQEZjcA+sRL1Uoaqa7TsPMo8OyFpCgXfRSE5TI4vpVPYuwRqLLuYvnF8TgT6MY9/Vzqw4t2Tiu
KD2kp8ZhZlJptRGqmeBgWemrAG2f97zchR02g3vdDTx20mcrFnOQTGAj6IfqlXEXMZyVulYEPcU7
2EPTLos/XRxfhCNSTYEai/qycPcod/ZkPDT/qQR+PUaRRJ6NQj0YFbOh+iqJUzstqMLjZnBy1CcN
6T2GzmX6pvsMZ09fSI4Iy04DY5aRFzhU4MDjf2kLVePf2hQYmjJe+WWpklowXzMQ2QeP/aRQR/uL
DT/ORoHymYECeFKEeQkwiV2eb+Vj5wBLKYzehTB95KuMPgqn3iaJhQ4IRG8TWtw6iyLc41lbUUkZ
k83XzJWryRV4msV95qKxLRXb4iU4YZyhk5pSfA+LHqPjJHU0fWB0yJhlFWbhV85l+2NPYyu5d7Zd
JROvPuEZwmnIRw0W7eGbLIEimGUGaX/Zk4QteLKlejYJlMmfVnC1Frmu5Y3GVawr59nRMyDuhaix
VQ8VNdE1dZMXGqo8rG0wn+odTWi5oA0LRY6f5Zglwdw59qs78ABgOKwoj17LTyMteysB03r+peiI
hVpXwJX6mZFogWDGAf/B4f+pTtmE6JnTRTzUvOvCxT9w08G0RS0WRw3SWPV86K7PzD6JlHUfo4dn
YL3br/pTC28uSIogTM/rwoG9ij+Xwt7/PjLpM1bVcPfzLxDnkBA/khfU5MQjkthLi+y58ushVXax
AibsWACK6sLkgz8OSv23cjEUXMiQuHjVjFUvq19ONmxM6GNYIiFCzVRx/Ae11xPOcq0VXHKYtMlg
EPnxIksuQL4Ui3GDNf19CkWj19V1odewaCt/ycLEnEGlwc6jU7Es2TGKcp5UQqJtUa7X00peBPr6
J3w8LmjNFQJz0uLAqXdI8mKgmQ4dKDW3vQixtMEKMW6VhLRd8/MJokPTesPQO5JG5ltNSWoqoN47
XPruJryoESE1wUICvl3xKfsWeGFnlMaPx/zHwKMdZxGncb0dgl+bqPdHdEAfM9PtkpccRpPSp2Fj
KokaemJsc/5RWazyCcdz4hZNYs5FkiRHxLo5Hbf2aTJqFojcFUqKfTNLFmNyBovoVz6pgWbngF5+
sTVVa4e+7XX5Q0kyuvba7ApTzzCcx4rkECvESERpMIFPE4lbKiWEMbuMMyUKKcChhr1telr0TVIh
+A3yno+cO1QYQucB9+e+cRxqbwZpEoqfj+rKpIulNV1sSJ0spRNbmvjIwSeIXW6h5D9B2mHXHd58
jc9vbLdZs4zBpqaultSNtnE3l0TcVBRBsq3BJvuZr/XrFi8vgSnnefDJodGd5Xg7AXKJarZjoQDQ
GmPlDUNnpl+nMQRq6nTHTa86Rnj4j21tjqypMtZKef4hhAazyPIGUTVGyW8kJ9BA0X9OQfoAIc12
uXiY3BtlWCrwSZYNgpS7hbBnXJ5GN6/CJonTnjomodHv3mEU4By6UirgaqLqmxT6I7cpGbhO9zE0
pmf5I7SnJtoQbRkB5Zp5LnQtEmjuuCEbhaFs8Txgqmc9JEmZ1FPb1vzdALgkHTdb2NoaFO1QJtbQ
7FxjBg0dn+3tH9IB1Rq7EPN3qBUn0YEH72H3fUZzaauZVxdHnqDFAcYkBd5F4v8zgN8VvI7J2nKE
oeAeF/DV6W2Ab9kSruC/imLCssDtxSEHEZc6sGZlodtKWvM4nrsxMdWMt0E5FMbnNFSBsZoSord8
WDAXuw8dRzSccnOmehzeXqc+SkOgki9pxURYDEI1SEOg6a9J5BhhRK402zhd+C97iCc5/q6u/TTS
+sHhqjcXd/JQLxaz5RFPCWXM+e7xlnbmQIZnhBw6RdtiwBkdFPuuoN5T/3nQaZhiRcyxI7e17/Zt
sD3pHxUiPcWOAf6l6dmEgn8s2vdoSIq1NRRJhq1LBJsf84imh7ZLrsuKL9PU+k4fR8Q7eI3bpxJb
dPW9+rk2j9NFFnl30C75EkH/qEjPqNsnZh4grpwoSnZiIV8rfEJwbKvc2iV3Yak5nxVGESqV0n7G
8ljui7lZvCCWeRK2f46XaOZnLPlX9Q1RH+2VTTar9qNScoTqNBoDn7NvMqOP//dNCE2GOhrHL3rI
crabFr1ZOg6ciRmFQ1ibkN8qgrwGI5kIAakxfqfJbxyF6pmLVYZ6lXEJC6BkCspWbo0aTVE4AnGM
lp1a73phEVnIo3cKaq06txHYgmrE9abCAYoi2Aym8u07ddMNTUllpv8HI8htwjidbxVHFFRisqwL
nMpe/xZ1riyJ6ef85ycCjyyiWJRhDRdJRs0x1r4laAQpr4jTxAtLALiqDYYeKiiVL9ixq5ek/+o2
t8MjYCxq+CZPQo0Q044mNqog8G4vuVeusDR+q0qyRc8il7T7SEwtm7+pRco92Yk31nySln2CaRhy
JfOLZduBVOjpcW/U9DEKPM2/RuhfM5NGISuODwvL/3Z1z1coVcm0NBuY+eQ7QDdaccfAlHsEZoBd
BEH4A4bW16OAvy6kYuaq73/3KsB78+6D3iGZYMHzUW2+n7YqHB9CBzAUeNoTgbYiSFRrDRbwJumx
v9pYaI/NSrqFfVazKMj91snaFGGubg+gPqRiHYkykgNHYUIbkZSMe5f8IWw9yJ4pPlYf/jt+cUW3
TvKruGiw/fP0LfFSEDI7AKIQUo/WYUx83pQrB1OjVN1RCJJbJ9y99IP+SvsjJOkINoqqDhD5j7/M
KPAENSTgomEg/JMxte81bdcJcQtGhIzSCJ06t8buqWVaxRv/oXlwHuSDKBCc8WJsve3fK2HiSJ6+
DlceWpu6GgvQH2Ah7fs0Pauf/vRHvGs4p7fDBOdlVW/U+ILMiSXeyM9/UI0N1Crq0JVYSk+wLOoP
PYHaPrTKF55MEchbOht6InmoFuJSNWtJn5rqEjGsPpqVgRmogCetVoZx0TE44JwS/SF0gqDpXBRp
rcTnyTevRZ6J0Cd6IR8A75go7aMC5r9ZsBvADdZdRraUCofgWRGokDWk/BzndlflKv7o4DyibNRS
1co5LfBfsV5us6UmXT357vU4aZkh9Pjf4Wpy6GcpHx/sh5yd9cGvY+D8YpjHPBNHb4HTJuGnI50P
PVU/RzuIHrPNN+QGU7/Tl4PzkgeES0i4JoV4YNZS1ytFDEBTJpiRFZguerM7Ly84goN30HuJi5UY
zW2Q2exklKe2zOr7euinU8KHMouhZumplSqfGrgR8HBvcitd8MeWFncLshWUpkV++6nGUbxGGhNZ
ikdHtHLILrYVCIzIhOo406/LBTWk5JEjmhzvHxKk6R8nge2vEyRIR8q2j60LD9AoHCLJsn3TTA3g
kUryUyOz1nRyK7B98qjaVd2LcCQXXnW5an6wlFwZbdGFXSx3RgGw3D5rMhOSarOhy6M58Iek+pAN
0yPBGIzMop2uBzqxk8NQcH1BiJdAyjyjQkRvHDZiQO9Z9eEahykToeAA3erDUeIut+Olpu1x51/M
+4S54Q6CqVZLEEfd48H6rdAJt1NjGEmoEZohAXgfQiHnmS13FyuJzx1cibO0bmS71dirD+8Rloku
US9itvhXCr2wfo1yprTFmLqEKQnx8U7UoDzq9HRvLgGM0tIAiksZCIXEdoLEHmAu48y3jjW2gPyk
6vNNhHZ4m5qpCMFNcJcnsz6/uWFt0D1LGQuSS03ET6KnzOUzNJpd6eUwVAAVMU5QfEMlFPqfcV68
7I9Wigj0rybK6Y4AV4i2XxFnpIaNxFx0Dpyc8zI+Jh1yD9ewI3CoXgXmH/ZLas7gEBm0MlRuGSw8
hm1ZYocm9/Yp9QM/+dPGo1rD59VDMv3WOreMoV5eCR0ERWe+58eyFqzhq3ZvHXbJqDoh7wlC7MfZ
mj67Teb//tjyv+TRs9++uiUoShYEw8nh89oRmQ2ug14uxYzX/xvBPqW4R8ihNK9y279gaeuzWHO9
hZNIYESoByvHH8V1HS5Uyh6RcKRkNPKzLb5d9NafGUXDY0p9ReoB2PchsPuHuyFUmMm9aiWAAKjo
HSrBtqSSd/xD8CH21wTKCpAbYZ8f/YDoPapa+DFQ87IhrOXRScHkK9L9VFke/BADKlAGzMfYYxYX
+O8LDF+1HmVOgDQBgyYjV8XkAqKt4ER5vuwOByZvly28p37puprlNQustN7B7SboOdwQ5N+rh9mx
vI3twDba6j9rp3SuY4Qq4C0K8Aoxm/2uNlkRh6+oKoNfGL19HWNvLHDqLCEmOXwRrYTC+S+AVWFp
wr4NU62bo2GsguwRDczi9Ky/8YKySsm+1ljbqsb3NtHGkRGXM4WTEJAVDykvLjPUP1RH5L/Nygnq
jIHBrkd6nRIKUohOhMq+RVTiQ0vbmd0npnXxbt+qX7Ght4jTv3gFMqo4LMpRqDGRdoemRJUX5s/d
Sws17GejBx5/f2KSV461rROL9vjBSzXOXstRDDgbATGxVP/ySA7kcrJuMk70YNqsGCU8a1sqbI0F
Yl9MCh8rCElVkFA1GFqfUT0MtN4Seq+te8Q6A5tgqOfiLE5+oBAKw+WPU6n9g52dkIBjVNJdnMyJ
WYsP61lCw1+mSJkbNaP318SEyO/rrJmU3FGG417O91Bx6SqmL4jz7/0WnAqlFYkcH1kWh7kEINX7
1vxWxxqljHCoohz9HwapMgEUdObcdpcqqqkRE7x7H0nI03pQVP6Z/FeCoXHyU4KGp+/Jy4TFRN9l
U3SbUc/p257InA6UJ7kuaM1KD6Zu/HOG3oT4b10X0l2QD5YhcxPjABZoK9GgAuDZ1j3BtzlfOHzi
jqfre6klRrBA3mUUIyGts/wa7w2pafIAsaG2PZcCF0YLWrfgR8BJRg0Hn6Zk9otO8vmncZUfrWcs
o8MMCSTMQb97PDZSgt7Q/wuHNvTMx3fV2aKomBA7TjjK9RMws49Rkqmo4m1oooPbjjBSxj8EXTWR
/qP+MgCMkxqQQCs7EkkK6kzjweU70SZQkuhcgu6Q/LX15oBJ53cpdtiEjIilB6cSPOxgY5pIb/RP
lCP58daybwQy3HJ/DOZ5RNocHeo3Ul2xcQTWhTy4xOna8ysyY60/iDREtC/9XmZ1HKAokIQV2wEQ
yH+7aoIR8QD0EXBulCaJH8mkQ7LvrLD0cNo0/e9zbQNuwYIj0vm3hev4gASFzhrQqjfy2QNRYy1B
I3xXj7z6mJLo0k/O+DJ/JWrbcLjuzYc7unYzM2j1q+cNILvWK77dhFIFazb1hMJWimdUFzaGoZ/b
auXQy57WXNE7MjvBzsGA0aEsgoFAf3ryFz298TNgVqUYE4mgtyxqJ3ibtFyK49kLoaeMmlWWDrMx
6C9NsoBxylLFebvwC6QrETEAPCTy8n02/0svs+JFD9eQ+ty/OhDNQ0m3lzPvO3W6xWhJRAMuvQoM
LrakQFlzMTnF3kq/JBsScq7arWcbIDwJCNifHPbda9XOlZCPVQ6qoCO1KXTN5xKSf+nWcKvG62lh
QvNJJV/aDgYPfKm6uCMQjUxptbf5vmcPRm6l96eiWFsGlHHmKf74+C/O/NccJhFsFR33wZewi9Hj
NV931K6Wa1hcT22eqvNsBSchBNHyos0b939W6U84LrJoPPfamev1/W+5CcFaYW5sDkQWnIAtMD+L
3aBEDwI2sT9pJzcXyWbImJ8faPF8UFG1UY2ASFf3sJ9LUZbfaRt9L1xA3Fp6dfPngV+404Y2XYXV
nAFh+oL+7SFoBJlaLGc5aEtIMHqcnx6wc0EH4kzW7irI6z3DdMCgxhiizFV2pQaXRm5Qs9qiuc3D
jdMSfe86cDUzGC83rWtTEF10pzIbP1y15K3AKh37g88m8gytV24uioQskqN9VNBt7Dy/uwi0izmo
Q62EKhZPsBtdaWkpxvQf96uz76kq5kmiqrmCCoGjeG0UI+0KHYuzjBTXYZ4NFTt1idanrHUDU+ZW
N7GcMWyJ4FSL4tQPmYa41/7ZGNqpDLjG0p5FTfoGD7dj4Z5IqI8xuVZCmbgck3KwUM7ZejuEku3p
MvN1lVqQbJgUQIwTUkvdxCWJs0l/gBDe3BrK/Fb8P3Xxy37Z0ugi0cpWzyi21hcO7k3O5xplDrf1
4tqIwFc30/fAs/wO31OtYXiD/r8UcmRXYx6T2tRSqshKg6NMSz3jIHkvQ2xznPXeV6+im40v8w2h
X68r8gVQUo8rxWpk+FhhckoNjmiHZOSNMm++pYCqhx4uoEtkCWtAZ/pH/l+u+q0NoQipxrXxE1Do
snZQN6nwuQHpFMwR7vMeIjbIhJeKnREwQ7CZyoTJlzd5LJ7tehyH7i/2yTI30+XHDPhXBFGjayth
4p2zagv3X7ySV/W5a1iSio2+e26Dx8LrUJqIWSeF43Jxo9LcVSJ5eg1O2sU5cjXJBEVP7ZqckoHz
iX0H5RgY/VNfcp58yvxChCQaTaHPWfLNPjg3OinQJIgKClkrRJt+WOWT1fP/9d5anFxLMlsV974l
V3LJaI22rUeQAcJmf4cBkLkzEfS3rTE8JnYUBgNXLz7vffWFWHT2ZK6gbH/IKQFiBBi8JAfb2OdD
wu9y4yGX2o6VwR7lPNAMtOWHGDcxG08E/pm7CHDS87Y3phRstVZdWlZbClN+kzgq7XXqP71x3Izd
9pfAnryDgg+zVP5T0n+sgEebqwp4VWU6EnAi53tb52OPrgYVou+AamgS2tzt0Lrn1snPdjUzU+jj
+pzTCI+fEGX6jBCMGjPb5lhmEaEi/pPhyvTJOztfi/YibUkdUW8KGmpTSwyUiNl7qofsX5Lah69i
hXnRRY+vbdK8jbRS6tTjN/ghCiP4Q88LQkW8vYqQ3oD9BWVoPqvzeDffDDZYmsWS7PPuAAOnuFop
yBWq/GgWvf3jPwLZjUOCA+V7nDO9TuENjDQgQvdD/HSrxuPMbBxzY8FGtBbP9wxIU9f2QXMMShqs
hwgcfm63kqIL530wRMa1SSPVlizLD+KrT62eePWNAv0n5+wBKiuimKcibTineFW87IFr8DJEPUYE
EUxqP0Sf4SO2LkURdWQJ+DYs84R5BELsnlx8RXkA+z56tE7XWBy0vZRlT49aDoyzf6ETmY7WslGb
KFD+pcHViy3e8tvPI6uQXUAhO/KRv31nqcF8Kk6Qew/g6a/q8uMbh+E5EwB3iNXOU7kNrLpJ+GBy
NS0lkKpWaucRHoRt14J+bKrLYuabfBvSRTL9cXAtFSuILJzfsVll6gnUFb4dw0whLcF6lk+scqEA
tn9podYfzGe4xZmFPkNj2DI7QF9YTel2+J4S1oO5RDU4BahWncqJq8wBh+/3joEYM8zNuVYmaNY0
l/DD9Fpbe9uc3TZbPDFzsrgNv64PVMxWkwrDfouMi06Da0XQYEs9Z2XcpULiQda0v4phIpoyso7y
gRx6HmfCHYd7TgI5ACFyhEWTE2FN3HaJKeb6+DRzQDBGm2ZT1f8eAL4yOd50uNJyekj5sDtx7Zxw
umGv19PDt7Vu7RCtgMUTmMJbRtUWxgLKaBewzwFXaadHv6dKmpmqj0fMi0t1PqrNkahCMPE7XDmL
1AwOnJm62dFb4uD2fYEAqdMYhpVykde5XbwD8VAtWEzwsOo/VfaMvHvFbgPA/nxZ5Xj3t53RvWID
xjBjWUNB+6/novTM2hsMdaZi00OeCdtY4Rh++ENFex1uWkGVDqqD1iaAbzKNbVYM2YxlyNGvdZAU
frKCN1bdfKWgqdj7QPc5xZl/kO/iXQg8kzYnHA7hacrBaQ/5Q07dB7BprqoTWGR8l9pRKr6hrcuB
k9KnZWDfmjKVAO2xOUQxg9UOBdxOj1A6V2sMf5xh0Qnum31TSQ247+RqMIC8uGKqdOHL5Z5lujjP
DEEEjAgTCkhHh9EtlOundixnAGntp1/1flzPW+y/YGuwKxIxj7iTf3YQWT2mNzBhvczAny8CbWMO
bdrb7Kv3YUWDTteOVRofngIg7ckVejbn+0pHunmPGh8ACbI/nGuodL2L4LX/ANRBP6Wnhh8eJBIl
OpEGnbEr5LLYGlc+CfdseoQXOk1W4uhRKFboTGU54Vhwee/F0ODC1nXm3rbvykyAa9IyfRYhi8Ct
TOGGQpz0xV4hsubwJ2G/aXY1MVSQr2GPJFNHQ/GjQadBq7/5pwckYl6uA4Z1nn7tuBZBYY6m3OM/
XINJ8Q3OOJdZGHDcBN7ND7vC4tve6PbCFUkZoZ0v+YH2l+f5g23I68XVMAqTlizwxBoq51t/Baw8
LmUMkbqTCm/bNHLCVpJtTpbtivsDNnLfK1uQPhF8qCr4o3eg6KNnpO6yUrVUGn44iXksFUZ9xGvB
N7wJ30Z7pJiU7FiJbee0DP4Vx0imRtGVRhCJqnkTNpvDwmuCAJS4jZdhr4vlq/98iQ+Fzh55G50i
ilIl15AZJLVbHW/R/yk6rbOk83IkhQtUepyux3BPf0sXz5vjl002FygG84UjfIBjJ7IyXxhPlME2
nK9S1VL/x/a/8lVkHrDkv6NvGe+w1LN9a/cVd3qvFT/CAjR6t+jcTMUMw9eMcCNpC8H2PROmmbWA
O697xBqfBj/ZGebYKbpbM06IpDMXjwApL2kjQgDd26H3sfhP8Jz9MdOtKFsjmJXmskCM0hkEXdol
byEwIYD4mTunDo84+4V2iuZhH3nxqaQivHxzLM6fE/oKolxKf2SnynQ/qocS4gF9X58BsgqEFiIh
IQCNR3YpvnRuMFQG7OPkAPRgUOzi3xOnsaiQongQ2XIcFzlW4wK+KyFMXAyTVJdLD/+QfgYIpk0u
GZzHo3VVg2B/QG7dv5v9z8/zabN02bUXX8JMShWSCI9I0jgqsTJYeGpIiharpg6kaaGWlwUxp/T0
0Drls4r5vntfpiceZ1ZDeH9CTwl/Btx6nKEHTinIFv/DgPvO9pKGWMkfcDTmyhrd49rGB9Qig5gX
83DINWd0eGhvnS6EYhxCQ+mogfB2eJxSBIJVDR1DtJww6OVHJV3sYqJ2Pm5BVfy8FVcX/4zqZxM8
eU+8uKHRknmsEW5G7CcT54N7mZyJ9592ksct7IYQnKkzfpFmsfxnJlTgZdq/zVBIxXR4VgWpN6cr
NqgEj2PQ5N9q+F5IbNxUXFU0NKUGBZJ33Z9GEdQhTZNHbPBUa2DUIYRojq+eIuX47I8USBvmws+G
hR8PRSZgidyhxR/DxuJOfsefWA4Ve00Syln5BtLwkzqiVJglQN/dLFggao84Og0W0dO8j6U1UwdL
tXSKLAU7t3ehVyoOHUCx6t3MKtDmGISdMRyepRjLDtSxorkM2xZuDS0QuwskkWAys8827idTbfaF
w+ZMZzhP+XWQZql/o5L30ByKqDLy2sdNSvDabujksDBzdjb0NfAcKSJvFf9mlaAv/A9LvKhdHZo9
s6Do1KSrWFm+vPt9KOz+UCVqPvABN2Kt+Gjc42IIc+ih7JHr9w0eLQGt6BozVBx7db4wGTBVWqFk
q0k4Mp5p40xeWxebHu3hICBdpboNeaGxsPJ3Ex4X6cOF+P9aeBsLAQyyB/De0Pm5C1g86C5V8hKS
pPfGx0KC9eqc6pXSSexOfh9XYbFjMoq2mE448/wvtDkHotx3KsP1rrJ9GvG4r1TqPxuAcBKXFCGR
C2BdtNcyllR1zLUvZNxCFZ/eACs2s9jaS2aKiSDgdEuxWnkaNXVc9oWJduReY3lFXIxGjvw5+555
YUd0s2Sg0vDQLSOwzKHB/MkEDaDe56BqESNS6F9NkQtsaYYgdYVqHRTxqefgklWan9yOY0IHzJb0
bPOmGrNHYApIhwIu4IWBXBJ/oy2Ih8OeoYBSUz1/UoIjeBwyCiob2oXLPPhGe2h73ezG+tOb8vHs
tTnhe9AhgLBw0e4scd+C2S6xb/YSukdgEK/aEahfsPQfxZjW7WB/eM6ZZJZGmxKbOw367XWUnoXX
Cxt6qx73k9QrG7JkqMVTun1w8yYmMfUWyAfJ2v95mNDeVMNipuWdUpCGSjaEtsnoKTZGNn2rNvNA
Iju6ug9UqsU0lp2UELNCMhAuYuDNs+/ZJryYYxJchAEgiIrr2xpXoXFgqNCGiqctqwdibSbrhHiS
wsxneJxCTdKDpvT/ALhMt+kST7i2+dPDLcX7RdOc1Las2IPK/6nDkCZkRifUClYYAQTZ7qVp4uqU
7NfivTpwAACrRqpiJ5gNrul8DoaJF35pBiwPURQE6EW/R3gmH8latGJ2MZvp6zWLcjV3InaNnA4u
ZcU5v7vi5rU6q1wu0HdTck0JORxCmtXVSDxdeE6fw5jojJfA2k9pVI2xNduDuZbE1I/GCGDLCAiG
pIdqX0r7sCMJfZzVt/3ap6c8xhe/zgdHUDfboTr0uo6k5RUgUyRyxJ5ajpzWE147UZZ6YB8ynhtr
nIW3l1hEd15eQmpW4FGbUgyMkODaLfUoAy08BPBD11n5MqJ5M1H058jDlmyOvb2qjDTysdg/4zuR
78IRypWy1j+LEjHi1ggszK140fjArzDkIOR2T/AeOp01j+lQ+CIL+qdi9mqF+sirPi7jB9hyqM4R
Ru69H2oJSCDj3TG2PIpz/X/W40hCXUDXTwhu7Z/NfKXa/abr2elGJJ7BYsdErtG9LVisTLdU+Wg9
iRfbgMgip78+DU0gpdTsA0I8nhw5PuCkgLxA7x6lWIHILfXmZF0Cyhx456um/zt5N/zI1vWm8ZEz
yIaqDetjYe6k/j1S+Q5hkLi+PdSWz8NevJ+s4dgN6GbErBE5RQ8YZnxCvqCu9Tbu7OucBCMuHgpI
o/pmXxqaTOCDNaLKOmv2L3+TzHNsRstrBuy74o30D5ewGQaqwa7RgMmvdZQjvV+TbgmRAt+ykPb/
MWQcTmDqnCntKj03AI8khsHVeibwArb6i8IjhMLODXGDXmU1QJpUACaqo/LuQfCS1PGGehlLknWX
7F6daZC3QmL7Od3/W5cJuRFKUGG0ssdrUiZg55EHDnTdbdnyalG0OAnZurzU6AAWS/8A2lmdHe6e
EWFMh/m91oqjmrgNDCV7o720vQyREUbaqe3aFNPLjqyu76BCMgvv2omPlzOjMzTI522wJinYPDQK
KT6qVX6lVMkLECnKaVipZCKDvDj0txTOeHc+/0Il41d7B1i+s+DqYxZ53FahQY9cIqDAUciRPNX+
/PgRPzrg6hXkC3ygW1YV2+7rn0oJ3BdbCoL3cYEaIxJR4UaKhZYQsCoikGh4wdFmghUWTiDBql/U
7yK1Lvz29njBaf2+YyolP8bZg+guJrkAgaBqsnvmrZAJtLeQ62hZCUvQ2GmRdQsq661ZvLl6eaTj
PF2I3Pgxy6+YCVl1usC6KkRHhjDQTP1gYJMMmm92GhVJJ0tZB0tFl5Exazz22d7UFQJdhSg=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_freq_counter is
  port (
    done_o_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    rst_in_out_reg : out STD_LOGIC;
    rst_in_out_reg_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    done_o_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \freq_cnt_o_reg[14]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \freq_cnt_o_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \freq_cnt_o_reg[14]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \freq_cnt_o_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \freq_cnt_o_reg[17]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \freq_cnt_o_reg[16]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \freq_cnt_o_reg[16]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_0\ : in STD_LOGIC;
    txoutclkmon : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[15]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[17]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    \repeat_ctr_reg[3]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \repeat_ctr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    cal_fail_store_reg : in STD_LOGIC;
    \cal_fail_store__0\ : in STD_LOGIC;
    \cpll_cal_state_reg[21]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cal_fail_store_reg_0 : in STD_LOGIC;
    cal_fail_store_reg_1 : in STD_LOGIC;
    \cpll_cal_state_reg[13]\ : in STD_LOGIC;
    \cpll_cal_state_reg[13]_0\ : in STD_LOGIC;
    \cpll_cal_state_reg[13]_1\ : in STD_LOGIC;
    \cpll_cal_state_reg[13]_2\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_freq_counter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_freq_counter is
  signal \^d\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal cal_fail_store_i_2_n_0 : STD_LOGIC;
  signal cal_fail_store_i_3_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \cpll_cal_state[21]_i_2_n_0\ : STD_LOGIC;
  signal \^done_o_reg_0\ : STD_LOGIC;
  signal \freq_cnt_o[17]_i_1_n_0\ : STD_LOGIC;
  signal \^freq_cnt_o_reg[9]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \freq_cnt_o_reg_n_0_[0]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[10]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[11]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[12]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[13]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[14]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[15]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[16]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[17]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[1]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[2]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[3]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[4]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[5]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[6]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[7]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[8]\ : STD_LOGIC;
  signal \hold_clk[2]_i_1_n_0\ : STD_LOGIC;
  signal \hold_clk[5]_i_1_n_0\ : STD_LOGIC;
  signal hold_clk_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal p_1_in : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_2\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_3\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_4\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_5\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_6\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_7\ : STD_LOGIC;
  signal refclk_cnt0_carry_n_0 : STD_LOGIC;
  signal refclk_cnt0_carry_n_1 : STD_LOGIC;
  signal refclk_cnt0_carry_n_2 : STD_LOGIC;
  signal refclk_cnt0_carry_n_3 : STD_LOGIC;
  signal refclk_cnt0_carry_n_4 : STD_LOGIC;
  signal refclk_cnt0_carry_n_5 : STD_LOGIC;
  signal refclk_cnt0_carry_n_6 : STD_LOGIC;
  signal refclk_cnt0_carry_n_7 : STD_LOGIC;
  signal \refclk_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal refclk_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \repeat_ctr[3]_i_4_n_0\ : STD_LOGIC;
  signal rst_in_out : STD_LOGIC;
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_1_n_0\ : STD_LOGIC;
  signal \state[2]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_3_n_0\ : STD_LOGIC;
  signal \state[2]_i_4_n_0\ : STD_LOGIC;
  signal \state[2]_i_5_n_0\ : STD_LOGIC;
  signal \state[3]_i_1_n_0\ : STD_LOGIC;
  signal \state[3]_i_2_n_0\ : STD_LOGIC;
  signal \state[4]_i_1_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  signal \state_reg_n_0_[4]\ : STD_LOGIC;
  signal testclk_cnt0_n_0 : STD_LOGIC;
  signal testclk_cnt_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal testclk_div4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal testclk_en : STD_LOGIC;
  signal testclk_en_dly1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of testclk_en_dly1 : signal is "true";
  signal testclk_en_dly2 : STD_LOGIC;
  attribute async_reg of testclk_en_dly2 : signal is "true";
  signal testclk_rst : STD_LOGIC;
  signal tstclk_rst_dly1 : STD_LOGIC;
  attribute async_reg of tstclk_rst_dly1 : signal is "true";
  signal tstclk_rst_dly2 : STD_LOGIC;
  attribute async_reg of tstclk_rst_dly2 : signal is "true";
  signal \NLW_refclk_cnt0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_refclk_cnt0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cpll_cal_state[21]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \hold_clk[0]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \hold_clk[1]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \hold_clk[2]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \hold_clk[3]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \hold_clk[4]_i_1\ : label is "soft_lutpair60";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of refclk_cnt0_carry : label is 35;
  attribute ADDER_THRESHOLD of \refclk_cnt0_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of \repeat_ctr[3]_i_4\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \state[3]_i_2\ : label is "soft_lutpair61";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of testclk_en_dly1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of testclk_en_dly1_reg : label is "yes";
  attribute ASYNC_REG_boolean of testclk_en_dly2_reg : label is std.standard.true;
  attribute KEEP of testclk_en_dly2_reg : label is "yes";
  attribute ASYNC_REG_boolean of tstclk_rst_dly1_reg : label is std.standard.true;
  attribute KEEP of tstclk_rst_dly1_reg : label is "yes";
  attribute ASYNC_REG_boolean of tstclk_rst_dly2_reg : label is std.standard.true;
  attribute KEEP of tstclk_rst_dly2_reg : label is "yes";
begin
  D(16 downto 0) <= \^d\(16 downto 0);
  done_o_reg_0 <= \^done_o_reg_0\;
  \freq_cnt_o_reg[9]_0\(0) <= \^freq_cnt_o_reg[9]_0\(0);
cal_fail_store_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFDF30331010"
    )
        port map (
      I0 => cal_fail_store_i_2_n_0,
      I1 => cal_on_tx_reset_in_sync,
      I2 => cal_fail_store_i_3_n_0,
      I3 => cal_fail_store_reg,
      I4 => Q(5),
      I5 => \cal_fail_store__0\,
      O => rst_in_out_reg_0
    );
cal_fail_store_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => CO(0),
      I1 => \repeat_ctr_reg[3]_0\(0),
      O => cal_fail_store_i_2_n_0
    );
cal_fail_store_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F222000000000000"
    )
        port map (
      I0 => cal_fail_store_reg_0,
      I1 => cal_fail_store_reg_1,
      I2 => CO(0),
      I3 => \repeat_ctr_reg[3]_0\(0),
      I4 => Q(3),
      I5 => \^done_o_reg_0\,
      O => cal_fail_store_i_3_n_0
    );
\cpll_cal_state2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[16]\,
      I1 => \freq_cnt_o_reg_n_0_[17]\,
      O => \freq_cnt_o_reg[16]_1\(0)
    );
cpll_cal_state2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[13]\,
      I1 => \freq_cnt_o_reg_n_0_[12]\,
      O => DI(3)
    );
cpll_cal_state2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[5]\,
      I1 => \freq_cnt_o_reg_n_0_[4]\,
      O => \freq_cnt_o_reg[14]_0\(2)
    );
cpll_cal_state2_carry_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[2]\,
      I1 => \freq_cnt_o_reg_n_0_[3]\,
      O => \freq_cnt_o_reg[14]_0\(1)
    );
cpll_cal_state2_carry_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[0]\,
      I1 => \freq_cnt_o_reg_n_0_[1]\,
      O => \freq_cnt_o_reg[14]_0\(0)
    );
cpll_cal_state2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[11]\,
      I1 => \freq_cnt_o_reg_n_0_[10]\,
      O => DI(2)
    );
cpll_cal_state2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^freq_cnt_o_reg[9]_0\(0),
      I1 => \freq_cnt_o_reg_n_0_[8]\,
      O => DI(1)
    );
cpll_cal_state2_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[5]\,
      O => DI(0)
    );
cpll_cal_state2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[14]\,
      I1 => \freq_cnt_o_reg_n_0_[15]\,
      O => \freq_cnt_o_reg[14]_0\(7)
    );
cpll_cal_state2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[12]\,
      I1 => \freq_cnt_o_reg_n_0_[13]\,
      O => \freq_cnt_o_reg[14]_0\(6)
    );
cpll_cal_state2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[10]\,
      I1 => \freq_cnt_o_reg_n_0_[11]\,
      O => \freq_cnt_o_reg[14]_0\(5)
    );
cpll_cal_state2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[8]\,
      I1 => \^freq_cnt_o_reg[9]_0\(0),
      O => \freq_cnt_o_reg[14]_0\(4)
    );
cpll_cal_state2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[7]\,
      I1 => \freq_cnt_o_reg_n_0_[6]\,
      O => \freq_cnt_o_reg[14]_0\(3)
    );
\cpll_cal_state[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8F888888"
    )
        port map (
      I0 => \cpll_cal_state_reg[13]\,
      I1 => Q(2),
      I2 => \cpll_cal_state[21]_i_2_n_0\,
      I3 => Q(3),
      I4 => \^done_o_reg_0\,
      I5 => Q(1),
      O => done_o_reg_1(0)
    );
\cpll_cal_state[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => \^done_o_reg_0\,
      I1 => Q(3),
      I2 => \cpll_cal_state[21]_i_2_n_0\,
      I3 => \cpll_cal_state_reg[21]\(0),
      I4 => Q(4),
      O => done_o_reg_1(1)
    );
\cpll_cal_state[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => \repeat_ctr_reg[3]_0\(0),
      I1 => CO(0),
      I2 => \cpll_cal_state_reg[13]_0\,
      I3 => \cpll_cal_state_reg[13]_1\,
      I4 => \cpll_cal_state_reg[13]_2\,
      I5 => cal_fail_store_reg_0,
      O => \cpll_cal_state[21]_i_2_n_0\
    );
done_o_reg: unisim.vcomponents.FDCE
     port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state_reg_n_0_[4]\,
      Q => \^done_o_reg_0\
    );
\freq_cnt_o[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in,
      I1 => \state_reg[1]_0\,
      O => \freq_cnt_o[17]_i_1_n_0\
    );
\freq_cnt_o_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(0),
      Q => \freq_cnt_o_reg_n_0_[0]\,
      R => '0'
    );
\freq_cnt_o_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(9),
      Q => \freq_cnt_o_reg_n_0_[10]\,
      R => '0'
    );
\freq_cnt_o_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(10),
      Q => \freq_cnt_o_reg_n_0_[11]\,
      R => '0'
    );
\freq_cnt_o_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(11),
      Q => \freq_cnt_o_reg_n_0_[12]\,
      R => '0'
    );
\freq_cnt_o_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(12),
      Q => \freq_cnt_o_reg_n_0_[13]\,
      R => '0'
    );
\freq_cnt_o_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(13),
      Q => \freq_cnt_o_reg_n_0_[14]\,
      R => '0'
    );
\freq_cnt_o_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(14),
      Q => \freq_cnt_o_reg_n_0_[15]\,
      R => '0'
    );
\freq_cnt_o_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(15),
      Q => \freq_cnt_o_reg_n_0_[16]\,
      R => '0'
    );
\freq_cnt_o_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(16),
      Q => \freq_cnt_o_reg_n_0_[17]\,
      R => '0'
    );
\freq_cnt_o_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(0),
      Q => \freq_cnt_o_reg_n_0_[1]\,
      R => '0'
    );
\freq_cnt_o_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(1),
      Q => \freq_cnt_o_reg_n_0_[2]\,
      R => '0'
    );
\freq_cnt_o_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(2),
      Q => \freq_cnt_o_reg_n_0_[3]\,
      R => '0'
    );
\freq_cnt_o_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(3),
      Q => \freq_cnt_o_reg_n_0_[4]\,
      R => '0'
    );
\freq_cnt_o_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(4),
      Q => \freq_cnt_o_reg_n_0_[5]\,
      R => '0'
    );
\freq_cnt_o_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(5),
      Q => \freq_cnt_o_reg_n_0_[6]\,
      R => '0'
    );
\freq_cnt_o_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(6),
      Q => \freq_cnt_o_reg_n_0_[7]\,
      R => '0'
    );
\freq_cnt_o_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(7),
      Q => \freq_cnt_o_reg_n_0_[8]\,
      R => '0'
    );
\freq_cnt_o_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(8),
      Q => \^freq_cnt_o_reg[9]_0\(0),
      R => '0'
    );
\hold_clk[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hold_clk_reg(0),
      O => \p_0_in__0\(0)
    );
\hold_clk[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hold_clk_reg(0),
      I1 => hold_clk_reg(1),
      O => \p_0_in__0\(1)
    );
\hold_clk[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => hold_clk_reg(0),
      I1 => hold_clk_reg(1),
      I2 => hold_clk_reg(2),
      O => \hold_clk[2]_i_1_n_0\
    );
\hold_clk[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => hold_clk_reg(1),
      I1 => hold_clk_reg(0),
      I2 => hold_clk_reg(2),
      I3 => hold_clk_reg(3),
      O => \p_0_in__0\(3)
    );
\hold_clk[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => hold_clk_reg(2),
      I1 => hold_clk_reg(0),
      I2 => hold_clk_reg(1),
      I3 => hold_clk_reg(3),
      I4 => hold_clk_reg(4),
      O => \p_0_in__0\(4)
    );
\hold_clk[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => testclk_rst,
      I1 => \state_reg_n_0_[2]\,
      O => \hold_clk[5]_i_1_n_0\
    );
\hold_clk[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => hold_clk_reg(3),
      I1 => hold_clk_reg(1),
      I2 => hold_clk_reg(0),
      I3 => hold_clk_reg(2),
      I4 => hold_clk_reg(4),
      I5 => hold_clk_reg(5),
      O => \p_0_in__0\(5)
    );
\hold_clk_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(0),
      Q => hold_clk_reg(0),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(1),
      Q => hold_clk_reg(1),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \hold_clk[2]_i_1_n_0\,
      Q => hold_clk_reg(2),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(3),
      Q => hold_clk_reg(3),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(4),
      Q => hold_clk_reg(4),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(5),
      Q => hold_clk_reg(5),
      R => \hold_clk[5]_i_1_n_0\
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[17]\,
      I1 => \freq_cnt_o_reg_n_0_[16]\,
      O => \freq_cnt_o_reg[17]_0\(0)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[16]\,
      I1 => \freq_cnt_o_reg_n_0_[17]\,
      O => \freq_cnt_o_reg[16]_0\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => testclk_cnt_reg(0),
      O => S(0)
    );
\i__carry_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[5]\,
      I1 => \freq_cnt_o_reg_n_0_[4]\,
      O => \freq_cnt_o_reg[14]_1\(2)
    );
\i__carry_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[2]\,
      I1 => \freq_cnt_o_reg_n_0_[3]\,
      O => \freq_cnt_o_reg[14]_1\(1)
    );
\i__carry_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[0]\,
      I1 => \freq_cnt_o_reg_n_0_[1]\,
      O => \freq_cnt_o_reg[14]_1\(0)
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[15]\,
      I1 => \freq_cnt_o_reg_n_0_[14]\,
      O => \freq_cnt_o_reg[15]_0\(3)
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[5]\,
      I1 => \freq_cnt_o_reg_n_0_[4]\,
      O => \freq_cnt_o_reg[15]_0\(2)
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[3]\,
      I1 => \freq_cnt_o_reg_n_0_[2]\,
      O => \freq_cnt_o_reg[15]_0\(1)
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[1]\,
      I1 => \freq_cnt_o_reg_n_0_[0]\,
      O => \freq_cnt_o_reg[15]_0\(0)
    );
\i__carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[14]\,
      I1 => \freq_cnt_o_reg_n_0_[15]\,
      O => \freq_cnt_o_reg[14]_1\(7)
    );
\i__carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[12]\,
      I1 => \freq_cnt_o_reg_n_0_[13]\,
      O => \freq_cnt_o_reg[14]_1\(6)
    );
\i__carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[10]\,
      I1 => \freq_cnt_o_reg_n_0_[11]\,
      O => \freq_cnt_o_reg[14]_1\(5)
    );
\i__carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[8]\,
      I1 => \^freq_cnt_o_reg[9]_0\(0),
      O => \freq_cnt_o_reg[14]_1\(4)
    );
\i__carry_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[7]\,
      I1 => \freq_cnt_o_reg_n_0_[6]\,
      O => \freq_cnt_o_reg[14]_1\(3)
    );
refclk_cnt0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => refclk_cnt_reg(0),
      CI_TOP => '0',
      CO(7) => refclk_cnt0_carry_n_0,
      CO(6) => refclk_cnt0_carry_n_1,
      CO(5) => refclk_cnt0_carry_n_2,
      CO(4) => refclk_cnt0_carry_n_3,
      CO(3) => refclk_cnt0_carry_n_4,
      CO(2) => refclk_cnt0_carry_n_5,
      CO(1) => refclk_cnt0_carry_n_6,
      CO(0) => refclk_cnt0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \p_0_in__1\(8 downto 1),
      S(7 downto 0) => refclk_cnt_reg(8 downto 1)
    );
\refclk_cnt0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => refclk_cnt0_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_refclk_cnt0_carry__0_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \refclk_cnt0_carry__0_n_2\,
      CO(4) => \refclk_cnt0_carry__0_n_3\,
      CO(3) => \refclk_cnt0_carry__0_n_4\,
      CO(2) => \refclk_cnt0_carry__0_n_5\,
      CO(1) => \refclk_cnt0_carry__0_n_6\,
      CO(0) => \refclk_cnt0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_refclk_cnt0_carry__0_O_UNCONNECTED\(7),
      O(6 downto 0) => \p_0_in__1\(15 downto 9),
      S(7) => '0',
      S(6 downto 0) => refclk_cnt_reg(15 downto 9)
    );
\refclk_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => refclk_cnt_reg(0),
      O => \refclk_cnt[0]_i_1_n_0\
    );
\refclk_cnt[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => testclk_en,
      O => clear
    );
\refclk_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \refclk_cnt[0]_i_1_n_0\,
      Q => refclk_cnt_reg(0),
      R => clear
    );
\refclk_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(10),
      Q => refclk_cnt_reg(10),
      R => clear
    );
\refclk_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(11),
      Q => refclk_cnt_reg(11),
      R => clear
    );
\refclk_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(12),
      Q => refclk_cnt_reg(12),
      R => clear
    );
\refclk_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(13),
      Q => refclk_cnt_reg(13),
      R => clear
    );
\refclk_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(14),
      Q => refclk_cnt_reg(14),
      R => clear
    );
\refclk_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(15),
      Q => refclk_cnt_reg(15),
      R => clear
    );
\refclk_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(1),
      Q => refclk_cnt_reg(1),
      R => clear
    );
\refclk_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(2),
      Q => refclk_cnt_reg(2),
      R => clear
    );
\refclk_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(3),
      Q => refclk_cnt_reg(3),
      R => clear
    );
\refclk_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(4),
      Q => refclk_cnt_reg(4),
      R => clear
    );
\refclk_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(5),
      Q => refclk_cnt_reg(5),
      R => clear
    );
\refclk_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(6),
      Q => refclk_cnt_reg(6),
      R => clear
    );
\refclk_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(7),
      Q => refclk_cnt_reg(7),
      R => clear
    );
\refclk_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(8),
      Q => refclk_cnt_reg(8),
      R => clear
    );
\refclk_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(9),
      Q => refclk_cnt_reg(9),
      R => clear
    );
\repeat_ctr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500000111"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => \repeat_ctr_reg[3]\,
      I2 => CO(0),
      I3 => \repeat_ctr_reg[3]_0\(0),
      I4 => \repeat_ctr[3]_i_4_n_0\,
      I5 => Q(0),
      O => rst_in_out_reg
    );
\repeat_ctr[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^done_o_reg_0\,
      I1 => Q(3),
      O => \repeat_ctr[3]_i_4_n_0\
    );
reset_synchronizer_testclk_rst_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_31
     port map (
      \out\ => testclk_rst,
      rst_in_out => rst_in_out,
      txoutclkmon => txoutclkmon
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAAAAAAAA"
    )
        port map (
      I0 => testclk_rst,
      I1 => hold_clk_reg(2),
      I2 => hold_clk_reg(3),
      I3 => \state[3]_i_2_n_0\,
      I4 => hold_clk_reg(4),
      I5 => hold_clk_reg(5),
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \state[1]_i_2_n_0\,
      I1 => testclk_rst,
      I2 => \state[2]_i_2_n_0\,
      I3 => testclk_en,
      O => \state[1]_i_1_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => hold_clk_reg(5),
      I1 => hold_clk_reg(4),
      I2 => hold_clk_reg(1),
      I3 => hold_clk_reg(0),
      I4 => hold_clk_reg(3),
      I5 => hold_clk_reg(2),
      O => \state[1]_i_2_n_0\
    );
\state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \state[2]_i_2_n_0\,
      I1 => testclk_en,
      I2 => \state[2]_i_3_n_0\,
      I3 => \state_reg_n_0_[2]\,
      O => \state[2]_i_1_n_0\
    );
\state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => refclk_cnt_reg(13),
      I1 => refclk_cnt_reg(14),
      I2 => refclk_cnt_reg(12),
      I3 => refclk_cnt_reg(15),
      I4 => \state[2]_i_4_n_0\,
      I5 => \state[2]_i_5_n_0\,
      O => \state[2]_i_2_n_0\
    );
\state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFFFFF"
    )
        port map (
      I0 => hold_clk_reg(0),
      I1 => hold_clk_reg(1),
      I2 => hold_clk_reg(4),
      I3 => hold_clk_reg(5),
      I4 => hold_clk_reg(3),
      I5 => hold_clk_reg(2),
      O => \state[2]_i_3_n_0\
    );
\state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => refclk_cnt_reg(0),
      I1 => refclk_cnt_reg(1),
      I2 => refclk_cnt_reg(2),
      I3 => refclk_cnt_reg(3),
      I4 => refclk_cnt_reg(4),
      I5 => refclk_cnt_reg(5),
      O => \state[2]_i_4_n_0\
    );
\state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
        port map (
      I0 => refclk_cnt_reg(6),
      I1 => refclk_cnt_reg(7),
      I2 => refclk_cnt_reg(8),
      I3 => refclk_cnt_reg(10),
      I4 => refclk_cnt_reg(11),
      I5 => refclk_cnt_reg(9),
      O => \state[2]_i_5_n_0\
    );
\state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => hold_clk_reg(2),
      I2 => hold_clk_reg(3),
      I3 => \state[3]_i_2_n_0\,
      I4 => hold_clk_reg(4),
      I5 => hold_clk_reg(5),
      O => \state[3]_i_1_n_0\
    );
\state[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => hold_clk_reg(1),
      I1 => hold_clk_reg(0),
      O => \state[3]_i_2_n_0\
    );
\state[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in,
      I1 => \state_reg_n_0_[4]\,
      O => \state[4]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \state[0]_i_1_n_0\,
      PRE => \state_reg[1]_0\,
      Q => testclk_rst
    );
\state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[1]_i_1_n_0\,
      Q => testclk_en
    );
\state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[2]_i_1_n_0\,
      Q => \state_reg_n_0_[2]\
    );
\state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[3]_i_1_n_0\,
      Q => p_1_in
    );
\state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[4]_i_1_n_0\,
      Q => \state_reg_n_0_[4]\
    );
testclk_cnt0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => testclk_en_dly2,
      I1 => testclk_div4(1),
      I2 => testclk_div4(3),
      I3 => testclk_div4(2),
      I4 => testclk_div4(0),
      O => testclk_cnt0_n_0
    );
\testclk_cnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(0),
      Q => testclk_cnt_reg(0)
    );
\testclk_cnt_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(2),
      Q => \^d\(9)
    );
\testclk_cnt_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(3),
      Q => \^d\(10)
    );
\testclk_cnt_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(4),
      Q => \^d\(11)
    );
\testclk_cnt_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(5),
      Q => \^d\(12)
    );
\testclk_cnt_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(6),
      Q => \^d\(13)
    );
\testclk_cnt_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(7),
      Q => \^d\(14)
    );
\testclk_cnt_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[17]_0\(0),
      Q => \^d\(15)
    );
\testclk_cnt_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[17]_0\(1),
      Q => \^d\(16)
    );
\testclk_cnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(1),
      Q => \^d\(0)
    );
\testclk_cnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(2),
      Q => \^d\(1)
    );
\testclk_cnt_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(3),
      Q => \^d\(2)
    );
\testclk_cnt_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(4),
      Q => \^d\(3)
    );
\testclk_cnt_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(5),
      Q => \^d\(4)
    );
\testclk_cnt_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(6),
      Q => \^d\(5)
    );
\testclk_cnt_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(7),
      Q => \^d\(6)
    );
\testclk_cnt_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(0),
      Q => \^d\(7)
    );
\testclk_cnt_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(1),
      Q => \^d\(8)
    );
\testclk_div4_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(3),
      Q => testclk_div4(0),
      S => tstclk_rst_dly2
    );
\testclk_div4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(0),
      Q => testclk_div4(1),
      R => tstclk_rst_dly2
    );
\testclk_div4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(1),
      Q => testclk_div4(2),
      R => tstclk_rst_dly2
    );
\testclk_div4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(2),
      Q => testclk_div4(3),
      R => tstclk_rst_dly2
    );
testclk_en_dly1_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_en,
      Q => testclk_en_dly1,
      R => '0'
    );
testclk_en_dly2_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_en_dly1,
      Q => testclk_en_dly2,
      R => '0'
    );
tstclk_rst_dly1_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_rst,
      Q => tstclk_rst_dly1,
      R => '0'
    );
tstclk_rst_dly2_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => tstclk_rst_dly1,
      Q => tstclk_rst_dly2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtwiz_reset is
  port (
    rst_in_out_reg : out STD_LOGIC;
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gttxreset_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.rxuserrdy_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : out STD_LOGIC;
    RESET_IN : out STD_LOGIC;
    gtpowergood_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_meta_reg : in STD_LOGIC;
    gtwiz_userclk_rx_active_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrlock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in0 : in STD_LOGIC;
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gtpowergood_int\ : in STD_LOGIC;
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtwiz_reset;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtwiz_reset is
  signal \FSM_sequential_sm_reset_all[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_all[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_rx[2]_i_2_n_0\ : STD_LOGIC;
  signal bit_synchronizer_gtpowergood_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_3 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_4 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_3 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_2 : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gtrxreset_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.gttxreset_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.rxprogdivreset_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.rxuserrdy_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.txuserrdy_int\ : STD_LOGIC;
  signal gtwiz_reset_all_sync : STD_LOGIC;
  signal gtwiz_reset_rx_any_sync : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_dly : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_sync : STD_LOGIC;
  signal gtwiz_reset_rx_done_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_sync : STD_LOGIC;
  signal gtwiz_reset_tx_any_sync : STD_LOGIC;
  signal gtwiz_reset_tx_datapath_dly : STD_LOGIC;
  signal gtwiz_reset_tx_datapath_sync : STD_LOGIC;
  signal \gtwiz_reset_tx_done_int0__0\ : STD_LOGIC;
  signal gtwiz_reset_tx_done_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_sync : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in11_out__0\ : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal reset_synchronizer_gtwiz_reset_rx_any_inst_n_1 : STD_LOGIC;
  signal reset_synchronizer_gtwiz_reset_tx_any_inst_n_1 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sm_reset_all : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_all__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sm_reset_all_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_clr_i_2_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_all_timer_ctr0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal sm_reset_all_timer_sat : STD_LOGIC;
  signal sm_reset_all_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_rx__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sm_reset_rx_cdr_to_clr : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_8_n_0\ : STD_LOGIC;
  signal sm_reset_rx_cdr_to_ctr_reg : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_pll_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_pll_timer_clr_reg_n_0 : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\ : STD_LOGIC;
  signal sm_reset_rx_pll_timer_ctr_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sm_reset_rx_pll_timer_sat : STD_LOGIC;
  signal sm_reset_rx_pll_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_rx_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal sm_reset_rx_timer_sat : STD_LOGIC;
  signal sm_reset_rx_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_tx : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_tx__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sm_reset_tx_pll_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_tx_pll_timer_clr_reg_n_0 : STD_LOGIC;
  signal \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\ : STD_LOGIC;
  signal sm_reset_tx_pll_timer_ctr_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sm_reset_tx_pll_timer_sat : STD_LOGIC;
  signal sm_reset_tx_pll_timer_sat_i_1_n_0 : STD_LOGIC;
  signal \sm_reset_tx_timer_clr013_out__0\ : STD_LOGIC;
  signal \sm_reset_tx_timer_clr0__0\ : STD_LOGIC;
  signal sm_reset_tx_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_tx_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_tx_timer_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_timer_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal sm_reset_tx_timer_sat : STD_LOGIC;
  signal sm_reset_tx_timer_sat_i_1_n_0 : STD_LOGIC;
  signal \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[1]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[2]_i_2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[2]_i_3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[2]_i_4\ : label is "soft_lutpair99";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[0]\ : label is "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[1]\ : label is "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[2]\ : label is "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[0]\ : label is "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[1]\ : label is "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[2]\ : label is "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[0]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[1]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[2]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute SOFT_HLUTNM of gtwiz_reset_rx_datapath_int_i_1 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of gtwiz_reset_tx_pll_and_datapath_int_i_1 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \sm_reset_all_timer_ctr[1]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \sm_reset_all_timer_ctr[2]_i_1\ : label is "soft_lutpair107";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[0]_i_2\ : label is 16;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[24]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[8]_i_1\ : label is 16;
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[1]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[2]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[3]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[4]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[6]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[7]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[8]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[9]_i_2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \sm_reset_rx_timer_ctr[1]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sm_reset_rx_timer_ctr[2]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[1]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[2]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[3]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[4]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[6]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[7]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[8]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[9]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of sm_reset_tx_timer_clr_i_4 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \sm_reset_tx_timer_ctr[1]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \sm_reset_tx_timer_ctr[2]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of sm_reset_tx_timer_sat_i_1 : label is "soft_lutpair97";
begin
  \gen_gtwizard_gthe4.gttxreset_int\ <= \^gen_gtwizard_gthe4.gttxreset_int\;
  \gen_gtwizard_gthe4.rxprogdivreset_int\ <= \^gen_gtwizard_gthe4.rxprogdivreset_int\;
  \gen_gtwizard_gthe4.rxuserrdy_int\ <= \^gen_gtwizard_gthe4.rxuserrdy_int\;
  \gen_gtwizard_gthe4.txuserrdy_int\ <= \^gen_gtwizard_gthe4.txuserrdy_int\;
\FSM_sequential_sm_reset_all[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF70000FFFFFF"
    )
        port map (
      I0 => gtwiz_reset_rx_done_int_reg_n_0,
      I1 => sm_reset_all_timer_sat,
      I2 => sm_reset_all_timer_clr_reg_n_0,
      I3 => sm_reset_all(2),
      I4 => sm_reset_all(1),
      I5 => sm_reset_all(0),
      O => \sm_reset_all__0\(0)
    );
\FSM_sequential_sm_reset_all[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"34"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(0),
      O => \sm_reset_all__0\(1)
    );
\FSM_sequential_sm_reset_all[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4A"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(0),
      I2 => sm_reset_all(1),
      O => \sm_reset_all__0\(2)
    );
\FSM_sequential_sm_reset_all[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sm_reset_all_timer_sat,
      I1 => gtwiz_reset_rx_done_int_reg_n_0,
      I2 => sm_reset_all_timer_clr_reg_n_0,
      O => \FSM_sequential_sm_reset_all[2]_i_3_n_0\
    );
\FSM_sequential_sm_reset_all[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_all_timer_clr_reg_n_0,
      I1 => sm_reset_all_timer_sat,
      I2 => gtwiz_reset_tx_done_int_reg_n_0,
      O => \FSM_sequential_sm_reset_all[2]_i_4_n_0\
    );
\FSM_sequential_sm_reset_all_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \sm_reset_all__0\(0),
      Q => sm_reset_all(0),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_all_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \sm_reset_all__0\(1),
      Q => sm_reset_all(1),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_all_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \sm_reset_all__0\(2),
      Q => sm_reset_all(2),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_rx[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_reg_n_0,
      I1 => sm_reset_rx_timer_sat,
      I2 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      O => \p_0_in11_out__0\
    );
\FSM_sequential_sm_reset_rx[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF000800FF00"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      I1 => sm_reset_rx_timer_sat,
      I2 => sm_reset_rx_timer_clr_reg_n_0,
      I3 => sm_reset_rx(2),
      I4 => sm_reset_rx(1),
      I5 => sm_reset_rx(0),
      O => \FSM_sequential_sm_reset_rx[2]_i_2_n_0\
    );
\FSM_sequential_sm_reset_rx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_rx_inst_n_0,
      D => \sm_reset_rx__0\(0),
      Q => sm_reset_rx(0),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_rx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_rx_inst_n_0,
      D => \sm_reset_rx__0\(1),
      Q => sm_reset_rx(1),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_rx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_rx_inst_n_0,
      D => \FSM_sequential_sm_reset_rx[2]_i_2_n_0\,
      Q => sm_reset_rx(2),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_tx[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => sm_reset_tx(0),
      I1 => sm_reset_tx(1),
      I2 => sm_reset_tx(2),
      O => \sm_reset_tx__0\(2)
    );
\FSM_sequential_sm_reset_tx[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_tx_timer_clr_reg_n_0,
      I1 => sm_reset_tx_timer_sat,
      I2 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      O => \gtwiz_reset_tx_done_int0__0\
    );
\FSM_sequential_sm_reset_tx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_tx_inst_n_0,
      D => \sm_reset_tx__0\(0),
      Q => sm_reset_tx(0),
      R => gtwiz_reset_tx_any_sync
    );
\FSM_sequential_sm_reset_tx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_tx_inst_n_0,
      D => \sm_reset_tx__0\(1),
      Q => sm_reset_tx(1),
      R => gtwiz_reset_tx_any_sync
    );
\FSM_sequential_sm_reset_tx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_tx_inst_n_0,
      D => \sm_reset_tx__0\(2),
      Q => sm_reset_tx(2),
      R => gtwiz_reset_tx_any_sync
    );
bit_synchronizer_gtpowergood_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_4
     port map (
      E(0) => bit_synchronizer_gtpowergood_inst_n_0,
      \FSM_sequential_sm_reset_all_reg[0]\ => \FSM_sequential_sm_reset_all[2]_i_3_n_0\,
      \FSM_sequential_sm_reset_all_reg[0]_0\ => \FSM_sequential_sm_reset_all[2]_i_4_n_0\,
      Q(2 downto 0) => sm_reset_all(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      gtpowergood_out(0) => gtpowergood_out(0)
    );
bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_5
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_rx_datapath_dly => gtwiz_reset_rx_datapath_dly,
      in0 => gtwiz_reset_rx_datapath_sync
    );
bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_6
     port map (
      D(1 downto 0) => \sm_reset_rx__0\(1 downto 0),
      \FSM_sequential_sm_reset_rx[2]_i_3\ => sm_reset_rx_pll_timer_clr_reg_n_0,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_rx_datapath_dly => gtwiz_reset_rx_datapath_dly,
      in0 => gtwiz_reset_rx_pll_and_datapath_sync,
      \p_0_in11_out__0\ => \p_0_in11_out__0\,
      sm_reset_rx_pll_timer_sat => sm_reset_rx_pll_timer_sat,
      sm_reset_rx_pll_timer_sat_reg => bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2
    );
bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_7
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_tx_datapath_dly => gtwiz_reset_tx_datapath_dly,
      in0 => gtwiz_reset_tx_datapath_sync
    );
bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_8
     port map (
      D(1 downto 0) => \sm_reset_tx__0\(1 downto 0),
      \FSM_sequential_sm_reset_tx[2]_i_3\ => sm_reset_tx_pll_timer_clr_reg_n_0,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_tx_datapath_dly => gtwiz_reset_tx_datapath_dly,
      in0 => gtwiz_reset_tx_pll_and_datapath_sync,
      sm_reset_tx_pll_timer_sat => sm_reset_tx_pll_timer_sat,
      sm_reset_tx_pll_timer_sat_reg => bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0
    );
bit_synchronizer_gtwiz_reset_userclk_rx_active_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_9
     port map (
      \FSM_sequential_sm_reset_rx_reg[0]\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1,
      \FSM_sequential_sm_reset_rx_reg[0]_0\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2,
      \FSM_sequential_sm_reset_rx_reg[0]_1\ => bit_synchronizer_rxcdrlock_inst_n_0,
      \FSM_sequential_sm_reset_rx_reg[1]\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \^gen_gtwizard_gthe4.rxuserrdy_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      gtwiz_userclk_rx_active_out(0) => gtwiz_userclk_rx_active_out(0),
      \p_0_in11_out__0\ => \p_0_in11_out__0\,
      sm_reset_rx_cdr_to_sat => sm_reset_rx_cdr_to_sat,
      sm_reset_rx_timer_clr_reg => sm_reset_rx_timer_clr_reg_n_0,
      sm_reset_rx_timer_clr_reg_0 => bit_synchronizer_plllock_rx_inst_n_1,
      sm_reset_rx_timer_sat => sm_reset_rx_timer_sat
    );
bit_synchronizer_gtwiz_reset_userclk_tx_active_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_10
     port map (
      \FSM_sequential_sm_reset_tx_reg[1]\ => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1,
      \FSM_sequential_sm_reset_tx_reg[2]\ => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \^gen_gtwizard_gthe4.txuserrdy_int\,
      gtwiz_reset_tx_any_sync => gtwiz_reset_tx_any_sync,
      \sm_reset_tx_timer_clr013_out__0\ => \sm_reset_tx_timer_clr013_out__0\,
      \sm_reset_tx_timer_clr0__0\ => \sm_reset_tx_timer_clr0__0\,
      sm_reset_tx_timer_clr_reg => sm_reset_tx_timer_clr_reg_n_0,
      sm_reset_tx_timer_clr_reg_0 => bit_synchronizer_plllock_tx_inst_n_1,
      sm_reset_tx_timer_sat => sm_reset_tx_timer_sat
    );
bit_synchronizer_plllock_rx_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_11
     port map (
      E(0) => bit_synchronizer_plllock_rx_inst_n_0,
      \FSM_sequential_sm_reset_rx_reg[0]\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0,
      \FSM_sequential_sm_reset_rx_reg[0]_0\ => sm_reset_rx_timer_clr_reg_n_0,
      \FSM_sequential_sm_reset_rx_reg[0]_1\ => bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2,
      \FSM_sequential_sm_reset_rx_reg[1]\ => bit_synchronizer_plllock_rx_inst_n_2,
      \FSM_sequential_sm_reset_rx_reg[1]_0\ => bit_synchronizer_plllock_rx_inst_n_4,
      \FSM_sequential_sm_reset_rx_reg[2]\ => bit_synchronizer_plllock_rx_inst_n_3,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gtrxreset_int\ => \gen_gtwizard_gthe4.gtrxreset_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      gtwiz_reset_rx_done_int_reg => gtwiz_reset_rx_done_int_reg_n_0,
      i_in_meta_reg_0 => i_in_meta_reg,
      i_in_out_reg_0 => bit_synchronizer_plllock_rx_inst_n_1,
      \p_0_in11_out__0\ => \p_0_in11_out__0\,
      sm_reset_rx_timer_sat => sm_reset_rx_timer_sat
    );
bit_synchronizer_plllock_tx_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_12
     port map (
      E(0) => bit_synchronizer_plllock_tx_inst_n_0,
      \FSM_sequential_sm_reset_tx_reg[0]\ => bit_synchronizer_plllock_tx_inst_n_2,
      \FSM_sequential_sm_reset_tx_reg[0]_0\ => sm_reset_tx_timer_clr_reg_n_0,
      \FSM_sequential_sm_reset_tx_reg[0]_1\ => bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0,
      \FSM_sequential_sm_reset_tx_reg[1]\ => bit_synchronizer_plllock_tx_inst_n_3,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gttxreset_int\ => \^gen_gtwizard_gthe4.gttxreset_int\,
      gtwiz_reset_tx_any_sync => gtwiz_reset_tx_any_sync,
      \gtwiz_reset_tx_done_int0__0\ => \gtwiz_reset_tx_done_int0__0\,
      gtwiz_reset_tx_done_int_reg => gtwiz_reset_tx_done_int_reg_n_0,
      i_in_meta_reg_0 => i_in_meta_reg,
      i_in_out_reg_0 => bit_synchronizer_plllock_tx_inst_n_1,
      \sm_reset_tx_timer_clr0__0\ => \sm_reset_tx_timer_clr0__0\,
      sm_reset_tx_timer_sat => sm_reset_tx_timer_sat
    );
bit_synchronizer_rxcdrlock_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_13
     port map (
      \FSM_sequential_sm_reset_rx_reg[1]\ => bit_synchronizer_rxcdrlock_inst_n_1,
      \FSM_sequential_sm_reset_rx_reg[2]\ => bit_synchronizer_rxcdrlock_inst_n_2,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \^gen_gtwizard_gthe4.rxprogdivreset_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      i_in_out_reg_0 => bit_synchronizer_rxcdrlock_inst_n_0,
      rxcdrlock_out(0) => rxcdrlock_out(0),
      sm_reset_rx_cdr_to_clr => sm_reset_rx_cdr_to_clr,
      sm_reset_rx_cdr_to_clr_reg => bit_synchronizer_plllock_rx_inst_n_2,
      sm_reset_rx_cdr_to_sat => sm_reset_rx_cdr_to_sat
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gtrxreset_int\,
      I1 => gtpowergood_out(0),
      I2 => \gen_gtwizard_gthe4.gtpowergood_int\,
      O => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\
    );
gtrxreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_rx_inst_n_4,
      Q => \gen_gtwizard_gthe4.gtrxreset_int\,
      R => '0'
    );
gttxreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_tx_inst_n_3,
      Q => \^gen_gtwizard_gthe4.gttxreset_int\,
      R => '0'
    );
gtwiz_reset_rx_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F740"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(0),
      I2 => sm_reset_all(1),
      I3 => gtwiz_reset_rx_datapath_int_reg_n_0,
      O => gtwiz_reset_rx_datapath_int_i_1_n_0
    );
gtwiz_reset_rx_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_reset_rx_datapath_int_i_1_n_0,
      Q => gtwiz_reset_rx_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
gtwiz_reset_rx_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_rx_inst_n_3,
      Q => gtwiz_reset_rx_done_int_reg_n_0,
      R => gtwiz_reset_rx_any_sync
    );
gtwiz_reset_rx_pll_and_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => sm_reset_all(0),
      I1 => sm_reset_all(2),
      I2 => sm_reset_all(1),
      I3 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0,
      O => gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0
    );
gtwiz_reset_rx_pll_and_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0,
      Q => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
gtwiz_reset_tx_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_tx_inst_n_2,
      Q => gtwiz_reset_tx_done_int_reg_n_0,
      R => gtwiz_reset_tx_any_sync
    );
gtwiz_reset_tx_pll_and_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB02"
    )
        port map (
      I0 => sm_reset_all(0),
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(2),
      I3 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0,
      O => gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0
    );
gtwiz_reset_tx_pll_and_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0,
      Q => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
pllreset_rx_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => reset_synchronizer_gtwiz_reset_rx_any_inst_n_1,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      R => '0'
    );
pllreset_tx_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => reset_synchronizer_gtwiz_reset_tx_any_inst_n_1,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      R => '0'
    );
reset_synchronizer_gtwiz_reset_all_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_all_sync => gtwiz_reset_all_sync
    );
reset_synchronizer_gtwiz_reset_rx_any_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_14
     port map (
      \FSM_sequential_sm_reset_rx_reg[1]\ => reset_synchronizer_gtwiz_reset_rx_any_inst_n_1,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      rst_in_out_reg_0 => gtwiz_reset_rx_datapath_int_reg_n_0,
      rst_in_out_reg_1 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_rx_datapath_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_15
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      in0 => gtwiz_reset_rx_datapath_sync,
      rst_in_out_reg_0 => gtwiz_reset_rx_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_16
     port map (
      drpclk_in(0) => drpclk_in(0),
      in0 => gtwiz_reset_rx_pll_and_datapath_sync,
      rst_in_meta_reg_0 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_tx_any_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_17
     port map (
      \FSM_sequential_sm_reset_tx_reg[1]\ => reset_synchronizer_gtwiz_reset_tx_any_inst_n_1,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      gtwiz_reset_tx_any_sync => gtwiz_reset_tx_any_sync,
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      rst_in_out_reg_0 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_tx_datapath_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_18
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      in0 => gtwiz_reset_tx_datapath_sync
    );
reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_19
     port map (
      drpclk_in(0) => drpclk_in(0),
      in0 => gtwiz_reset_tx_pll_and_datapath_sync,
      rst_in_meta_reg_0 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_rx_done_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer
     port map (
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      rst_in_sync2_reg_0 => gtwiz_reset_rx_done_int_reg_n_0,
      rxusrclk_in(0) => rxusrclk_in(0)
    );
reset_synchronizer_tx_done_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_20
     port map (
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      rst_in_sync2_reg_0 => gtwiz_reset_tx_done_int_reg_n_0,
      rxusrclk_in(0) => rxusrclk_in(0)
    );
reset_synchronizer_txprogdivreset_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_21
     port map (
      drpclk_in(0) => drpclk_in(0),
      rst_in0 => rst_in0,
      rst_in_out_reg_0 => rst_in_out_reg
    );
\rst_in_meta_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      I1 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      O => RESET_IN
    );
rxprogdivreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_rxcdrlock_inst_n_2,
      Q => \^gen_gtwizard_gthe4.rxprogdivreset_int\,
      R => '0'
    );
rxuserrdy_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2,
      Q => \^gen_gtwizard_gthe4.rxuserrdy_int\,
      R => '0'
    );
sm_reset_all_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFA200A"
    )
        port map (
      I0 => sm_reset_all_timer_clr_i_2_n_0,
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(2),
      I3 => sm_reset_all(0),
      I4 => sm_reset_all_timer_clr_reg_n_0,
      O => sm_reset_all_timer_clr_i_1_n_0
    );
sm_reset_all_timer_clr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B0003333BB33"
    )
        port map (
      I0 => gtwiz_reset_rx_done_int_reg_n_0,
      I1 => sm_reset_all(2),
      I2 => gtwiz_reset_tx_done_int_reg_n_0,
      I3 => sm_reset_all_timer_sat,
      I4 => sm_reset_all_timer_clr_reg_n_0,
      I5 => sm_reset_all(1),
      O => sm_reset_all_timer_clr_i_2_n_0
    );
sm_reset_all_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_all_timer_clr_i_1_n_0,
      Q => sm_reset_all_timer_clr_reg_n_0,
      S => gtwiz_reset_all_sync
    );
\sm_reset_all_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(2),
      I1 => sm_reset_all_timer_ctr(0),
      I2 => sm_reset_all_timer_ctr(1),
      O => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\
    );
\sm_reset_all_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      O => \sm_reset_all_timer_ctr[0]_i_1_n_0\
    );
\sm_reset_all_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      I1 => sm_reset_all_timer_ctr(1),
      O => \sm_reset_all_timer_ctr[1]_i_1_n_0\
    );
\sm_reset_all_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      I1 => sm_reset_all_timer_ctr(1),
      I2 => sm_reset_all_timer_ctr(2),
      O => \sm_reset_all_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_all_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[0]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(0),
      R => sm_reset_all_timer_clr_reg_n_0
    );
\sm_reset_all_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[1]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(1),
      R => sm_reset_all_timer_clr_reg_n_0
    );
\sm_reset_all_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(2),
      R => sm_reset_all_timer_clr_reg_n_0
    );
sm_reset_all_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(2),
      I1 => sm_reset_all_timer_ctr(0),
      I2 => sm_reset_all_timer_ctr(1),
      I3 => sm_reset_all_timer_sat,
      I4 => sm_reset_all_timer_clr_reg_n_0,
      O => sm_reset_all_timer_sat_i_1_n_0
    );
sm_reset_all_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_all_timer_sat_i_1_n_0,
      Q => sm_reset_all_timer_sat,
      R => '0'
    );
sm_reset_rx_cdr_to_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_rxcdrlock_inst_n_1,
      Q => sm_reset_rx_cdr_to_clr,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_cdr_to_ctr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\,
      I1 => sm_reset_rx_cdr_to_ctr_reg(11),
      I2 => sm_reset_rx_cdr_to_ctr_reg(12),
      I3 => sm_reset_rx_cdr_to_ctr_reg(17),
      I4 => \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\,
      I5 => \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\,
      O => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(6),
      I1 => sm_reset_rx_cdr_to_ctr_reg(3),
      I2 => sm_reset_rx_cdr_to_ctr_reg(10),
      I3 => sm_reset_rx_cdr_to_ctr_reg(8),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(4),
      I1 => sm_reset_rx_cdr_to_ctr_reg(1),
      I2 => sm_reset_rx_cdr_to_ctr_reg(2),
      I3 => sm_reset_rx_cdr_to_ctr_reg(0),
      I4 => sm_reset_rx_cdr_to_ctr_reg(18),
      I5 => sm_reset_rx_cdr_to_ctr_reg(19),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\,
      I1 => sm_reset_rx_cdr_to_ctr_reg(15),
      I2 => sm_reset_rx_cdr_to_ctr_reg(14),
      I3 => sm_reset_rx_cdr_to_ctr_reg(16),
      I4 => \sm_reset_rx_cdr_to_ctr[0]_i_8_n_0\,
      O => \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(0),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(24),
      I1 => sm_reset_rx_cdr_to_ctr_reg(23),
      I2 => sm_reset_rx_cdr_to_ctr_reg(25),
      I3 => sm_reset_rx_cdr_to_ctr_reg(20),
      I4 => sm_reset_rx_cdr_to_ctr_reg(21),
      I5 => sm_reset_rx_cdr_to_ctr_reg(22),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(13),
      I1 => sm_reset_rx_cdr_to_ctr_reg(9),
      I2 => sm_reset_rx_cdr_to_ctr_reg(7),
      I3 => sm_reset_rx_cdr_to_ctr_reg(5),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_8_n_0\
    );
\sm_reset_rx_cdr_to_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(0),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\,
      S(7 downto 1) => sm_reset_rx_cdr_to_ctr_reg(7 downto 1),
      S(0) => \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\
    );
\sm_reset_rx_cdr_to_ctr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(10),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(11),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(12),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(13),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(14),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(15),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(16),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\,
      S(7 downto 0) => sm_reset_rx_cdr_to_ctr_reg(23 downto 16)
    );
\sm_reset_rx_cdr_to_ctr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(17),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(18),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(19),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(1),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(20),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(21),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(22),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(23),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(24),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 2) => \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\,
      S(7 downto 2) => B"000000",
      S(1 downto 0) => sm_reset_rx_cdr_to_ctr_reg(25 downto 24)
    );
\sm_reset_rx_cdr_to_ctr_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(25),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(2),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(3),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(4),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(5),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(6),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(7),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(8),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\,
      S(7 downto 0) => sm_reset_rx_cdr_to_ctr_reg(15 downto 8)
    );
\sm_reset_rx_cdr_to_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(9),
      R => sm_reset_rx_cdr_to_clr
    );
sm_reset_rx_cdr_to_sat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      I1 => sm_reset_rx_cdr_to_sat,
      I2 => sm_reset_rx_cdr_to_clr,
      O => sm_reset_rx_cdr_to_sat_i_1_n_0
    );
sm_reset_rx_cdr_to_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_cdr_to_sat_i_1_n_0,
      Q => sm_reset_rx_cdr_to_sat,
      R => '0'
    );
sm_reset_rx_pll_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF3000B"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_sat,
      I1 => sm_reset_rx(0),
      I2 => sm_reset_rx(1),
      I3 => sm_reset_rx(2),
      I4 => sm_reset_rx_pll_timer_clr_reg_n_0,
      O => sm_reset_rx_pll_timer_clr_i_1_n_0
    );
sm_reset_rx_pll_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_pll_timer_clr_i_1_n_0,
      Q => sm_reset_rx_pll_timer_clr_reg_n_0,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_pll_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(0),
      O => \p_0_in__3\(0)
    );
\sm_reset_rx_pll_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(0),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      O => \p_0_in__3\(1)
    );
\sm_reset_rx_pll_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(0),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      I2 => sm_reset_rx_pll_timer_ctr_reg(2),
      O => \p_0_in__3\(2)
    );
\sm_reset_rx_pll_timer_ctr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(1),
      I1 => sm_reset_rx_pll_timer_ctr_reg(0),
      I2 => sm_reset_rx_pll_timer_ctr_reg(2),
      I3 => sm_reset_rx_pll_timer_ctr_reg(3),
      O => \p_0_in__3\(3)
    );
\sm_reset_rx_pll_timer_ctr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(2),
      I1 => sm_reset_rx_pll_timer_ctr_reg(0),
      I2 => sm_reset_rx_pll_timer_ctr_reg(1),
      I3 => sm_reset_rx_pll_timer_ctr_reg(3),
      I4 => sm_reset_rx_pll_timer_ctr_reg(4),
      O => \p_0_in__3\(4)
    );
\sm_reset_rx_pll_timer_ctr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(3),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      I2 => sm_reset_rx_pll_timer_ctr_reg(0),
      I3 => sm_reset_rx_pll_timer_ctr_reg(2),
      I4 => sm_reset_rx_pll_timer_ctr_reg(4),
      I5 => sm_reset_rx_pll_timer_ctr_reg(5),
      O => \p_0_in__3\(5)
    );
\sm_reset_rx_pll_timer_ctr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_rx_pll_timer_ctr_reg(6),
      O => \p_0_in__3\(6)
    );
\sm_reset_rx_pll_timer_ctr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_rx_pll_timer_ctr_reg(6),
      I2 => sm_reset_rx_pll_timer_ctr_reg(7),
      O => \p_0_in__3\(7)
    );
\sm_reset_rx_pll_timer_ctr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(6),
      I1 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_rx_pll_timer_ctr_reg(7),
      I3 => sm_reset_rx_pll_timer_ctr_reg(8),
      O => \p_0_in__3\(8)
    );
\sm_reset_rx_pll_timer_ctr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFFF"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(6),
      I1 => sm_reset_rx_pll_timer_ctr_reg(0),
      I2 => sm_reset_rx_pll_timer_ctr_reg(1),
      I3 => sm_reset_rx_pll_timer_ctr_reg(2),
      I4 => sm_reset_rx_pll_timer_ctr_reg(3),
      I5 => \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\,
      O => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\
    );
\sm_reset_rx_pll_timer_ctr[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(7),
      I1 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_rx_pll_timer_ctr_reg(6),
      I3 => sm_reset_rx_pll_timer_ctr_reg(8),
      I4 => sm_reset_rx_pll_timer_ctr_reg(9),
      O => \p_0_in__3\(9)
    );
\sm_reset_rx_pll_timer_ctr[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(8),
      I1 => sm_reset_rx_pll_timer_ctr_reg(9),
      I2 => sm_reset_rx_pll_timer_ctr_reg(4),
      I3 => sm_reset_rx_pll_timer_ctr_reg(5),
      I4 => sm_reset_rx_pll_timer_ctr_reg(7),
      O => \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\
    );
\sm_reset_rx_pll_timer_ctr[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(5),
      I1 => sm_reset_rx_pll_timer_ctr_reg(3),
      I2 => sm_reset_rx_pll_timer_ctr_reg(1),
      I3 => sm_reset_rx_pll_timer_ctr_reg(0),
      I4 => sm_reset_rx_pll_timer_ctr_reg(2),
      I5 => sm_reset_rx_pll_timer_ctr_reg(4),
      O => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\
    );
\sm_reset_rx_pll_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(0),
      Q => sm_reset_rx_pll_timer_ctr_reg(0),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(1),
      Q => sm_reset_rx_pll_timer_ctr_reg(1),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(2),
      Q => sm_reset_rx_pll_timer_ctr_reg(2),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(3),
      Q => sm_reset_rx_pll_timer_ctr_reg(3),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(4),
      Q => sm_reset_rx_pll_timer_ctr_reg(4),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(5),
      Q => sm_reset_rx_pll_timer_ctr_reg(5),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(6),
      Q => sm_reset_rx_pll_timer_ctr_reg(6),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(7),
      Q => sm_reset_rx_pll_timer_ctr_reg(7),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(8),
      Q => sm_reset_rx_pll_timer_ctr_reg(8),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(9),
      Q => sm_reset_rx_pll_timer_ctr_reg(9),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
sm_reset_rx_pll_timer_sat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      I1 => sm_reset_rx_pll_timer_sat,
      I2 => sm_reset_rx_pll_timer_clr_reg_n_0,
      O => sm_reset_rx_pll_timer_sat_i_1_n_0
    );
sm_reset_rx_pll_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_pll_timer_sat_i_1_n_0,
      Q => sm_reset_rx_pll_timer_sat,
      R => '0'
    );
sm_reset_rx_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1,
      Q => sm_reset_rx_timer_clr_reg_n_0,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(2),
      I1 => sm_reset_rx_timer_ctr(0),
      I2 => sm_reset_rx_timer_ctr(1),
      O => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\
    );
\sm_reset_rx_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      O => \sm_reset_rx_timer_ctr[0]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      I1 => sm_reset_rx_timer_ctr(1),
      O => \sm_reset_rx_timer_ctr[1]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      I1 => sm_reset_rx_timer_ctr(1),
      I2 => sm_reset_rx_timer_ctr(2),
      O => \sm_reset_rx_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[0]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(0),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
\sm_reset_rx_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[1]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(1),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
\sm_reset_rx_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(2),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
sm_reset_rx_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(2),
      I1 => sm_reset_rx_timer_ctr(0),
      I2 => sm_reset_rx_timer_ctr(1),
      I3 => sm_reset_rx_timer_sat,
      I4 => sm_reset_rx_timer_clr_reg_n_0,
      O => sm_reset_rx_timer_sat_i_1_n_0
    );
sm_reset_rx_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_timer_sat_i_1_n_0,
      Q => sm_reset_rx_timer_sat,
      R => '0'
    );
sm_reset_tx_pll_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF3000B"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_sat,
      I1 => sm_reset_tx(0),
      I2 => sm_reset_tx(1),
      I3 => sm_reset_tx(2),
      I4 => sm_reset_tx_pll_timer_clr_reg_n_0,
      O => sm_reset_tx_pll_timer_clr_i_1_n_0
    );
sm_reset_tx_pll_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_tx_pll_timer_clr_i_1_n_0,
      Q => sm_reset_tx_pll_timer_clr_reg_n_0,
      S => gtwiz_reset_tx_any_sync
    );
\sm_reset_tx_pll_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(0),
      O => \p_0_in__2\(0)
    );
\sm_reset_tx_pll_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(0),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      O => \p_0_in__2\(1)
    );
\sm_reset_tx_pll_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(0),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      I2 => sm_reset_tx_pll_timer_ctr_reg(2),
      O => \p_0_in__2\(2)
    );
\sm_reset_tx_pll_timer_ctr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(1),
      I1 => sm_reset_tx_pll_timer_ctr_reg(0),
      I2 => sm_reset_tx_pll_timer_ctr_reg(2),
      I3 => sm_reset_tx_pll_timer_ctr_reg(3),
      O => \p_0_in__2\(3)
    );
\sm_reset_tx_pll_timer_ctr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(2),
      I1 => sm_reset_tx_pll_timer_ctr_reg(0),
      I2 => sm_reset_tx_pll_timer_ctr_reg(1),
      I3 => sm_reset_tx_pll_timer_ctr_reg(3),
      I4 => sm_reset_tx_pll_timer_ctr_reg(4),
      O => \p_0_in__2\(4)
    );
\sm_reset_tx_pll_timer_ctr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(3),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      I2 => sm_reset_tx_pll_timer_ctr_reg(0),
      I3 => sm_reset_tx_pll_timer_ctr_reg(2),
      I4 => sm_reset_tx_pll_timer_ctr_reg(4),
      I5 => sm_reset_tx_pll_timer_ctr_reg(5),
      O => \p_0_in__2\(5)
    );
\sm_reset_tx_pll_timer_ctr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_tx_pll_timer_ctr_reg(6),
      O => \p_0_in__2\(6)
    );
\sm_reset_tx_pll_timer_ctr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_tx_pll_timer_ctr_reg(6),
      I2 => sm_reset_tx_pll_timer_ctr_reg(7),
      O => \p_0_in__2\(7)
    );
\sm_reset_tx_pll_timer_ctr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(6),
      I1 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_tx_pll_timer_ctr_reg(7),
      I3 => sm_reset_tx_pll_timer_ctr_reg(8),
      O => \p_0_in__2\(8)
    );
\sm_reset_tx_pll_timer_ctr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFFF"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(6),
      I1 => sm_reset_tx_pll_timer_ctr_reg(0),
      I2 => sm_reset_tx_pll_timer_ctr_reg(1),
      I3 => sm_reset_tx_pll_timer_ctr_reg(2),
      I4 => sm_reset_tx_pll_timer_ctr_reg(3),
      I5 => \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\,
      O => sel
    );
\sm_reset_tx_pll_timer_ctr[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(7),
      I1 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_tx_pll_timer_ctr_reg(6),
      I3 => sm_reset_tx_pll_timer_ctr_reg(8),
      I4 => sm_reset_tx_pll_timer_ctr_reg(9),
      O => \p_0_in__2\(9)
    );
\sm_reset_tx_pll_timer_ctr[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(8),
      I1 => sm_reset_tx_pll_timer_ctr_reg(9),
      I2 => sm_reset_tx_pll_timer_ctr_reg(4),
      I3 => sm_reset_tx_pll_timer_ctr_reg(5),
      I4 => sm_reset_tx_pll_timer_ctr_reg(7),
      O => \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\
    );
\sm_reset_tx_pll_timer_ctr[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(5),
      I1 => sm_reset_tx_pll_timer_ctr_reg(3),
      I2 => sm_reset_tx_pll_timer_ctr_reg(1),
      I3 => sm_reset_tx_pll_timer_ctr_reg(0),
      I4 => sm_reset_tx_pll_timer_ctr_reg(2),
      I5 => sm_reset_tx_pll_timer_ctr_reg(4),
      O => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\
    );
\sm_reset_tx_pll_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(0),
      Q => sm_reset_tx_pll_timer_ctr_reg(0),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(1),
      Q => sm_reset_tx_pll_timer_ctr_reg(1),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(2),
      Q => sm_reset_tx_pll_timer_ctr_reg(2),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(3),
      Q => sm_reset_tx_pll_timer_ctr_reg(3),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(4),
      Q => sm_reset_tx_pll_timer_ctr_reg(4),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(5),
      Q => sm_reset_tx_pll_timer_ctr_reg(5),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(6),
      Q => sm_reset_tx_pll_timer_ctr_reg(6),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(7),
      Q => sm_reset_tx_pll_timer_ctr_reg(7),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(8),
      Q => sm_reset_tx_pll_timer_ctr_reg(8),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(9),
      Q => sm_reset_tx_pll_timer_ctr_reg(9),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
sm_reset_tx_pll_timer_sat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => sel,
      I1 => sm_reset_tx_pll_timer_sat,
      I2 => sm_reset_tx_pll_timer_clr_reg_n_0,
      O => sm_reset_tx_pll_timer_sat_i_1_n_0
    );
sm_reset_tx_pll_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_tx_pll_timer_sat_i_1_n_0,
      Q => sm_reset_tx_pll_timer_sat,
      R => '0'
    );
sm_reset_tx_timer_clr_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_tx_timer_sat,
      I1 => sm_reset_tx_timer_clr_reg_n_0,
      O => \sm_reset_tx_timer_clr013_out__0\
    );
sm_reset_tx_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1,
      Q => sm_reset_tx_timer_clr_reg_n_0,
      S => gtwiz_reset_tx_any_sync
    );
\sm_reset_tx_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(2),
      I1 => sm_reset_tx_timer_ctr(0),
      I2 => sm_reset_tx_timer_ctr(1),
      O => p_0_in
    );
\sm_reset_tx_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      O => \sm_reset_tx_timer_ctr[0]_i_1_n_0\
    );
\sm_reset_tx_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      I1 => sm_reset_tx_timer_ctr(1),
      O => \sm_reset_tx_timer_ctr[1]_i_1_n_0\
    );
\sm_reset_tx_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      I1 => sm_reset_tx_timer_ctr(1),
      I2 => sm_reset_tx_timer_ctr(2),
      O => \sm_reset_tx_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_tx_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in,
      D => \sm_reset_tx_timer_ctr[0]_i_1_n_0\,
      Q => sm_reset_tx_timer_ctr(0),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
\sm_reset_tx_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in,
      D => \sm_reset_tx_timer_ctr[1]_i_1_n_0\,
      Q => sm_reset_tx_timer_ctr(1),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
\sm_reset_tx_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in,
      D => \sm_reset_tx_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_tx_timer_ctr(2),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
sm_reset_tx_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(2),
      I1 => sm_reset_tx_timer_ctr(0),
      I2 => sm_reset_tx_timer_ctr(1),
      I3 => sm_reset_tx_timer_sat,
      I4 => sm_reset_tx_timer_clr_reg_n_0,
      O => sm_reset_tx_timer_sat_i_1_n_0
    );
sm_reset_tx_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_tx_timer_sat_i_1_n_0,
      Q => sm_reset_tx_timer_sat,
      R => '0'
    );
txuserrdy_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2,
      Q => \^gen_gtwizard_gthe4.txuserrdy_int\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gthe4_channel_wrapper is
  port (
    in0 : out STD_LOGIC;
    \gen_gtwizard_gthe4.drprdy_int\ : out STD_LOGIC;
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gtpowergood_int\ : out STD_LOGIC;
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cpllpd_int_reg : out STD_LOGIC;
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cpllpd_int_reg_0 : out STD_LOGIC;
    i_in_meta_reg : in STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    DEN_O : in STD_LOGIC;
    DWE_O : in STD_LOGIC;
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gttxreset_int\ : in STD_LOGIC;
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : in STD_LOGIC;
    RXRATE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxuserrdy_int\ : in STD_LOGIC;
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : in STD_LOGIC;
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_meta_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_in_meta_reg_2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gthe4_channel_wrapper;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gthe4_channel_wrapper is
begin
channel_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_channel
     port map (
      D(15 downto 0) => D(15 downto 0),
      DEN_O => DEN_O,
      DWE_O => DWE_O,
      Q(15 downto 0) => Q(15 downto 0),
      RXPD(0) => RXPD(0),
      RXRATE(0) => RXRATE(0),
      cpllpd_int_reg => cpllpd_int_reg,
      cpllpd_int_reg_0 => cpllpd_int_reg_0,
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\,
      \gen_gtwizard_gthe4.gtpowergood_int\ => \gen_gtwizard_gthe4.gtpowergood_int\,
      \gen_gtwizard_gthe4.gttxreset_int\ => \gen_gtwizard_gthe4.gttxreset_int\,
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \gen_gtwizard_gthe4.rxuserrdy_int\,
      \gen_gtwizard_gthe4.txprogdivreset_ch_int\ => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \gen_gtwizard_gthe4.txuserrdy_int\,
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtwiz_userclk_rx_active_out(0) => gtwiz_userclk_rx_active_out(0),
      gtwiz_userdata_rx_out(15 downto 0) => gtwiz_userdata_rx_out(15 downto 0),
      gtwiz_userdata_tx_in(15 downto 0) => gtwiz_userdata_tx_in(15 downto 0),
      i_in_meta_reg => i_in_meta_reg,
      i_in_meta_reg_0 => i_in_meta_reg_0,
      i_in_meta_reg_1(2 downto 0) => i_in_meta_reg_1(2 downto 0),
      i_in_meta_reg_2(6 downto 0) => i_in_meta_reg_2(6 downto 0),
      in0 => in0,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      rxbufstatus_out(0) => rxbufstatus_out(0),
      rxcdrlock_out(0) => rxcdrlock_out(0),
      rxclkcorcnt_out(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      rxctrl0_out(1 downto 0) => rxctrl0_out(1 downto 0),
      rxctrl1_out(1 downto 0) => rxctrl1_out(1 downto 0),
      rxctrl2_out(1 downto 0) => rxctrl2_out(1 downto 0),
      rxctrl3_out(1 downto 0) => rxctrl3_out(1 downto 0),
      rxmcommaalignen_in(0) => rxmcommaalignen_in(0),
      rxoutclk_out(0) => rxoutclk_out(0),
      rxoutclkpcs_out(0) => rxoutclkpcs_out(0),
      rxresetdone_out(0) => rxresetdone_out(0),
      rxusrclk_in(0) => rxusrclk_in(0),
      txbufstatus_out(0) => txbufstatus_out(0),
      txctrl0_in(1 downto 0) => txctrl0_in(1 downto 0),
      txctrl1_in(1 downto 0) => txctrl1_in(1 downto 0),
      txctrl2_in(1 downto 0) => txctrl2_in(1 downto 0),
      txelecidle_in(0) => txelecidle_in(0),
      txoutclk_out(0) => txoutclk_out(0),
      txresetdone_out(0) => txresetdone_out(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
WrLPAmevOeee/HiaIGgPKffTsGjPw79Mvhb1LvIE3IQs20r9+LQOoFGpfUylEN1UW2O2frWdS04S
72SDyqvJ5A==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
C57Uh05FvDEJaXQ4H8lC5UbDO/jg7m+45NOtD4cM+eEYb3jcEPXS/mMv8e0ZOAe/mg7S5VXmkWr7
VEk0dR5AU4kxRj4XjFKlvVLZkhNdXiS3LQk/EziN2GSKJjjDKBkNHEfhYIGF1ZkOpC43O4yuYrxk
CIWTpVXywZi8wCaExe8=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lnTbrZfs2R120YpSyobtyskobEgxZSAlXnUQXw1gJpszgY/hqhzTy3v0ru7GipkY6qPoEcZwNnVX
iD7GpCBRhqKix8pqMugQ1kvNhkn1r2YRhmA6XHA0ry90LNrf+n9uqlf476IBJTLTd3uu4ZngV06I
QvBbiq8tjaP25el1krCHHl5rfNirhuwiDDOMI2E116k0hSU8spCYQ0rZ4zCPJqOKT+fAtz1I+L2I
7khRnsRzR+YQ1RpBojQPxfqkEiv3A1XZQAUu2jSrW9PWm/3IpjLtJkZmcI7pciYLWv6MsTfFOhxV
6plNRVK33O7OxS/zjPhtulkG1IT36qOdQJ/Taw==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
NYPBrFjA8rEwnRj94/W5n/OoJJ3VW9KspqmB8LGhkba5zTpRXGx5cP5VSAONdwboNqGe1cRhXJpS
mEHlKqR0glqNIxnLFETHEfkwnm/8dMDrYX6GKlEZVWbhg4uvlJIq7o63AhclqIqjyA+EUIWFI9av
c/Cg2WZkvMEk5Voduuli2eqGDoNjtmDUO4UdgeH75LdFY+E+U4xGGx2EjuMxwi6MtgMAzDD+P/gb
2nE3Cf73IZGJnwsh0ov4Y7OeTZ3lhbpUZqjEbOmWRvr+qHsDr7W/qKnJlzCwft/TK1nwPSkQvDoO
Sh4iuY6J4CC2wm95ser/gBAkQRbDLCyN6r+p6Q==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
l8u9KWR7K0iPE4cKBtlWMJgIHngboNXFVNkkmZ6xHn0dciEOTcoZJ47OzbolWOOFGMusDRe3wPtf
ExmCTLetP1a5jaZMnwKNMmVJqq0v1MCXmQo7CRSSvmjqubldjetWzfvokwLk6MZBAh7O+uM2lRVg
2JUh5JSpOyhotZWrrds=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
sS8d+5TDoy1zTTZMk5jun5fAGkESRFp8QMV8vg1sxwTYGe/MJptNpwEltS6HAqGJ0yAsHgTGiwbT
+PlF6ZE7GdA3glLDui13HfwGjVy0dNgtbTeWYb0FHGMjNDSJfT/IEaYDdKr1JpgrZJPIOQ7HrQF6
YMldqxFOawfLh/OhhNaa5tKLjc6+CsSrjpDc2xu/XL01G1T40M44u9ezedVs8kEEFbhhJoSZJr+R
Ylnota7Y4vr97XPxV540BG16z5uWCTfxzmtqjY0jRsdmMdWnhPVEemtBUdyBgpquhyWigLjIdd+m
9FytOvuiYqx/QxlsxkfK+SGt5NTbSf8tnbpcTg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jNC3g1ETgClEMyVRhJ9X1s0X3KSfCdTvdZ0hojJSjoINg4/IQZvPSTnm6KvDNN/9PD4ErCjmDDOV
7sMbtgU6WCbq/U9qhyKK/PWjXyTgOd32u9xnMP6sNlms5y7haCan/c0J3oVpTutiV6FVgEClXJfB
n6wb0JyxR6eXI1RBZNNu4xSis1Eylp63Pg2jds0dA3HV1PfmkSmZ2llTUpuUh9dt5hBDsgevFCqq
lEiJByppRy8Qv3L8bbNSl4LQSQfiGho07tKxnCrEOqJG7yd5jckcWNgwK4ONAZrBPYPjgPr/6etW
42E/gtZfx84l0bOSgB+lTAvbVJ/HXcEJ+ULNJQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
pTLqFXpPpE2wsvVFAPd6keg/FFvC68hyF9vLqKPMM2rj+6kUgPBCKgz90mreQi2fbuua+uvx6l++
PnxknxaYB9TXxHfRJsyoZX/lDaUDvlgNy3lgZ10JP/sGNlu8DMEiANoLx2Ohda9e4aq9Dcpr3IWp
CBAzAaUYSGBBZlIxhN0o1NGemu0bHisB4FMqqN144xTFb3G/ofll70V6WbXVqq4JSE85mg9m8Sny
Mylfwhg7XM4vQBhWx1WmUxD19oquKtZeWYm8xJ/0FtlO/dZW/v/IrTsBHO+g31Tuc4Yeq02xEa1c
lAadhPvCyPFXNR39xVwlTKf8TjWKchWjriUEHA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Mz18GBawyyJpgag5k/ejGuWP7010DXxbJmmL/KB398ON6rHGp/E040EN7rcmiOjYamjthKi+JJ2H
Tsnh2qF0B/TBwgXWQfN04JV3tPSOr334V4HruGr6OWUGQAHJKJsH0QNDci9vwkafL+ZLz1+0JhRU
Gw+LKI/lB6iQ5sxRT75gHKPtr4swUQdSkdcS9UFHulKsKMJPsSMMQnlVkHPnlvM3c5gHCbWM1V/+
GXVuzNWNhwqGZz8iUOKWTw2IVwb2FoqM8OcImKR2VhTloz8FFMN3uYbLd6PqzMrb/IOKBNzLq6ZA
HllfEYb6sxyvg7DpPdUkiMIe4F4KLLEgaFkhGw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 57232)
`protect data_block
RHx0295/lB9nZYWOxMgE55W2q2zQzPfJs8/sDhnnhmX/imWBxhFSa9YkZ5cwANCebFRFC7okISxw
HhUlR/MUubBoWXG9rVhhw72lbIdqU5FNGkHJuBOstFVajF/lvRNjhCIPgZPQGbQ7kRE688kZi0Fg
KO3S7ZBCVamjxmsQDRCPUctYXPkZRRO4Hi+R1ywhpHNFUYyv56N43ywsGiy2FPRxuQO0iwwNgjYa
eadH7ljfASJmzzK426EeC0eLA2Y/vScp2GOknXv+iOwprZF331VClGgViioGl3vwWlv0HyiSFf7/
BAYz026gqBCUwT0sR+BF0cEzfqXIt1KQzBq1iA0shUe5LCnSfhtY07EG0mR5+ZepX43Y+As39F27
aSKPktrg0U8ooHaZyJPSlST2QqMzD2YjuMeTjf76RyjIbaU/OUZpXHYn0bM9ht0P9ZVHf0COMrp2
uoOIGVDWixCEvdT8qv4GbmbUGOgzYb2qPeNcR9PWoEFlg7tBFCuE8qVteCRLg6kzAwAayJBey0JN
jhm/Ki7DWGfF67775zHA9H9kOBcHJ6/Li7JtnnTdHI5dCBwulrgwIvndTq5p6/doG4OIiZAkLd7x
mvzUXtkkG0Jlz+WcvRJxphp19nuaerV5WLomyg0WlZ7QNmsPmcwbhQFFghmfwMq17ZR0YWqg+kNQ
hk19iEbrrTM1bIrl1elkTvHblv+B+/ea3GZYxOr8E0z4WuJVrzPP+aMjUkQpnBH69GiOIJhp+0qX
77Tni58Dr1cbZfgpz0+R6wIyzmj24rvXEnnE4mQbiMkwb73Ox2qySl+nmXT8ggZ0WPAs6Da13+vV
w4/swcLc5NAdbZQ5pApxWadwmo76ANUlDKfVj+zyupb/eSVNDdHdmkusM5AxH9UGy82TtqQEa1rv
aLTUcv71ks5LT1Dl6A1+1RfTT/d217aWsja3mgtwBA4T62PMOq9ceQ/hBL8tiqu9yo4zdmVnOSR8
s0lPsU8f05yaavPvvyu+TTJo36nLxyi3/JSbaM9aro54dnqv3baKJQWpqIionFXKqHBrJ2xfGXik
KaeLpn7JZNOCUh20/8FHaMoAimpXQJjmWJYvpaC38MRqwQ5GcHR2lScY0NSfb9ApytquGCjllowE
Ms2wT+84V/MA3G4RhbpcM5fwlkiufWcQ4Zbssq1EQwGksY36DZtVRLzGKLFuEI1f5pHAbl7981Lj
7zkDPUj+LmfSeiP+cIkY/IMu0y4WAYCP1/2hB0sQSfJAH+AvcvFf/ctaJfMCbG/XXip2w3lUNUNR
qs+iJq4I0xp4zcvpgy7Yg0TB/0+1Z8gB6VrmPphunfJ3Ae86RRm7pIEZ8XtpPW0Bl5WjfviNAWfC
K89RbgHPo+CKMOh5OyB1SPczDRMsWyOgXFyAWXgncR1JH1DuLejfjoV0waSLXG6sQ+n6qvVN5E4f
SVXh+Lyv1KB1mzbnJxcbhLabFRbAau5vr4Ym8IdXZcs4FyqWIkidFhMoKwV/hH1kX2kuEHGuBe1l
bXY41Pr+Wr3V77d0Xq6IKMQGuWjWTjNh12unFhB0XP948gWHdKbmOnvl6+b7GwLiwt3r2WAP2l98
4OOwOCHqVKjKvrg2iaXACXsE3eEjNZfpagVkXV3B4yo7k6As22JsEhCO2kaDhJWMJzeGtFTbkKXs
fv5s9SThbOh8g1u3Qp2nypZNrbAjhkQrmutpcjv/53oJ6LAROVjbn9I2I5hJ8C0aAqRsWeKmnYI9
KxTaO2ynvnoL7rKFC6ne8Lc6XoX85CKzvU/t1xnRejXorsh2vbLVP16g9JnA30ykht1cGFg1JwD9
enFJFyLBQwDy1TRstOeOGgn5U0QhrtP2K50JyvxKZumv8x0AT3rg/WXYyPNF1cx715sNE+VwIZCq
Ax2MDBTHQ+YhldWOyka0uAxNIcMVppZrLREN2Cq85Jd0DqjgoLlgzf+gVqdIgVykty9z937kMbcw
1GXbeimP8OzA8gJpwlawa+2UYjjjv5kC2vpztz4hW0R2eg4NLSGmZrVPvzZfT5+/We8GDzsjEU0k
LJx9PjXVa67FgrABqYjhxgEE2Bcw4pOpLLoJyk0tBxSmiapEvN6Vz/X7cXXXneIdd8WezEKOvv8h
xdj+Ufg4nZZFBrr/ktB08z52ijWgwHwZxyLHZ0IpzfZABk7CKNecQdXenA+roK3u6RL023QXzZ3W
9nPD1iMzr1JXjLnQ+fhNciDU3FB6zC6PAxtAaGkOUlsTC8q4+TMQMiQKVtrntgrLPE/qSM8gAXEr
ZtCqsg75rIsJ9xmAlQ4PkWQPHiK5hWDhkCVuUk9T4DG5MiNHS+Tu69DMdxQ5pp9ws/XEkKOXQWa4
WpGQGpYobIZ5bWLVPZgQ+FT4DBbwf/ivNfCbtTf97/B+GGampDigFqTZ2g5sxVHWhwNS92wtEGfw
T0+mojFR/x9vJq9rTXw4rO2cORyu76Yp7d6uLvfYdmMyrvbuLcOOmqfHi5kPH090F1beFqlPCcwn
pivWG48oKMoVD16L8hDBMEnCcDdKX9dWOLaNkkfsD4jRE7QX2Gs+0sMnBUbjFdPn1fWu6FlqoetW
Bqt44DSCxhVlFAThNQ9sAGhk8ShQoUJ42FsTp/AC+Bh10Z0T0UIShfnMSQQopx57LKrhSRypNKcW
KtiuJKwtCnGXqXW7dj0iHesG0UiPP2IKlT9I0vEVM6C6cFyX4Rb3Y5iYNiGPGsKHyVkn60TO0VFA
NgIdtUOo31LQPe682qZdlo0luoTNSBn/unUXxZOTBtz9XXuoksT8uNioTn4qiDRVP10UQg+9lBFC
IwmaWqZr4ykfEcaX5XHlywBCqS6gjkQwLbl9uBQm8MRi5ODQbfZRtleTfxxCm4O5nrzdCFIXBYw+
VLAioacys/r7Bw7hXpok+yqa7padFn11uue4uJwRRNOLfWgMzzqFgbBJq5EF+dvJa7is/iNpWhAH
H8Nto1fH277PlhJ/KcAOedV7zPDMJSUMtbqGfLixBKCMzgGJ5bXqkpQXQguJiAk2vVQgiQSkUMIk
ASIPoEUv7dr/bnkWiI32pb5UKeXIfsOLymAiSD8wDZeEGdVoPt3ANNtoQNtv7kiRsVDTxRKSg+3j
2wbFjWNnIT71B3uvtqL06NNwQfjuX5+x7oS6C02vfv7Si+YPhIBIKBa6J/WW2017OUx26maxUUpx
geSRcnaabSTQeRZ7NFBxs95/yaErO6yuZ2916BBDJAYaH9lKzv6HUrExcvug+cedKDgn3Evnt/yd
itPK1cLapGPV3OfxwmWLaZLbqj6gdaEpLpRTorHfEFdO0h0S6kdiEx6dEdq/97J7Ml1RgikcRDLW
Gb/zIZorbEBQS9Rr/Qupbv2zfa12WU9UXqQfp+DsAmRghQamKV6fo1ALya/GLd6ph9p5dVEy4sIM
vgpWYI0pA16gu55eJygyT56Zn0rP0cSKwy++xj7bH/mkLba5gTCilcCTCtODU+drPusD6XAQCtuP
bETI/GnK1oQKdU07VT/UOLrSYm7BWAjSlvv4YZro2RPXLFA+idnIcjJ2AWmLvWQ6qeB6kNXSmji0
sGzo6fo3WVU4xYk8o3f/4FKIJtg1qF8JPo3s8TvNsK9HU6cUnXHJFaYfQfSPGyw1Lk7GorgnVIxS
ZZN33AerHIYtK7/USErbG5D7k9WlPrQNGVdimPZNhoXduCGRMzekBuEn3Za5hIJ9hwYA8w62qsDD
v3BgTv5el2WHLO7s0UOqOQHmC5ot4IH3uqIvmr9FWYrjCPB5P8P5KZjfbvBNY7ifbg+vCpMFcmgl
zYNN9o/Y9xK8ZYXOxrXvYFq0/xEJOSkZeTfied7ARGHkpK1z6EN7FB4mP3oAeuIMWEivLZMOi7sU
wz/7Hq37+EPxLcTiWObHUMm5kzo5z/YqXuy7tIYcblB6jZKsIhWZvAShtBDcss8XQR9cvny8kzsu
mGtjOOqPv/TvNICVdqmnAKtWPBtN6mJGO/nWcHhi/q02cApmAcopcVoeZFyc/4/DA5lAnwWh4cVd
0SHXrq3wylhQVuKZ1T3XTcRBvZNA9ae+upu4Gf2W6aIuWK8jHhN02ykZD0kqGdTZUBeSZVjdcdpc
RK91Z7FTBihUAxkuL9bBEaaFGaqfD+diyULCqVJTqxb1++54zhPQNABDgd0ngSEUGItuHHailL86
8LKAzpGLEbWA//azx+NmZMHYKNk90dTVrMLPB0UVZNg7tMytEq46Ng814LgRNVuGEfVhML8buCLp
ePwAou2yaWJ/J/eRf48z7GbM0CFx/rKupa4JramzvnajNC3pb8lyM5VCNhmBGad/M93WrQ2NzdN1
RFRgi7f6ik/WkSkCSrB+PiLoHGWSyEPG12uzMF0UKPwGGxdhsQcDrQ3Mttqj+pyki7KwriYDvidU
jTmHUcKdlU3K6G7MJo09B8rXskO1xYZVuqhuZ8zgSW41EDwXT3TLF6FYMTOLCswVIHWaEXwYBN6i
nmdtNElvMbkA4idpSWiWiO0ZPumbIUnrTxQZWoceuCP3XFjowySH81wSBa6I6lPn/c5KD621ICyD
TJtefP79AS6aftZ0H/WMeJXXQ00dqBnB+K6/ajA/aoNartJ9DDXgvmE2sPHJzsMIYrP69JhgjG1y
1R9+OgWa8meWMzeqK0BEfxVr4U+5kZt4vXFOetQNqn4q7fh8gyhlPe7AKci/2yEL0TooZaNgI85z
cDz+WEThptduNX+oDdhwcEDsuuHqobq5ppzhTgqWJlqCyPExvSr+X31D1hetM+zRhEiCBO6zPQ1N
v0QPHVUkN+msUircxlilHU+ZKI6JMPfvSk8biUg7CmiN03J4C6tZ18syRhdHBxOoJxNgnt37wzWB
FUvn/K+WpT8pgZJc5WTtbEfwVLxLoaxjBA3S18SWLTs2mmJBW+dFAMUmDYMBsl2y5a50kfdl2q9M
BSo7OLutjDtqTldbR8JUKntWWzyauVx7unpRMAx6SEY2SBTp11pfa6IfnmFEf/vXzVYmZJldTPZQ
GJtHbBm49pMwEI2RGQn/lMe2lQk9VtnNL9JCaCx8/ZyzlrJAD4pCKxcECfFXU+oVE5KkSkRIWW56
6j4PICX6lsqyYWOV2x7s91Sjn78EjjrjTBVPnZVj8uFHj7jAmykYJvTXjUe9Tw+SBaNCVW/597Ph
IMbApCB4n0ftwGSMGjG/qKQ5kkgr9fyvAEGFP5ZoM3UZE/ds+oMGXk2/GCLsA0FAoo5ZitJp2bBy
lQ6KMQAtojKvvPb71BcNXBFRp2OHg/CM6RxKaCXK0W69Rq0GuMNgOJxaOAnvy5OjCC8Drg3n5xrB
sJNGEtzrGjLlQfaSsVcYkio7+qZWDf41Sqs/ueprasm0ZOaxG/hYZ7YEJqnLsFQ23ooh0/i8Fx+Y
4hZu7iJUzOTCQDIOeImMP0eX172VtF0y5EepUGWOAqV/fueAAFSpP9rxIn8pZa9BFQ5gCkNPSXlJ
ooWfsIrifxsHPQlu+RjAHsR+GF4G5iMkWjdM5gWvJs+D1hMFASzrVSM/jxjXSTzeLlv+9wpZJRVi
aT/3qb05d4FISxFRhv0hrwBfwxGkrnAaay1rCU6znheAOimZ77Xr2SFiAQilKZEUMEogIZPipmuj
IvY733bNRj+8231OhlG6eGf4Y9DBF0h4l2aY8p9smjrYgnKm/hMOnqxG6t092ZGIViVbZw2rKbvb
Fk+lcjUCN1A63qO/XB1UV/lW+py4yh5o0t7JRAQkhMRMNb0M3J4fjac/bsUQHrH/vECM4LXlD5JD
lfhfz18roJ3DuOLeDQdeN/lEEmNWjaJY8AjS8hvoChA/6o51C0FzRP7GG7FfHL5BQDw1H3TX9xXk
v+3lJUMImnJ3Vq14mHXrXKnmC+kA1HpmLatdiEBpWZjH3VcfMK3S3KdXv8uIdGcFCgXuG7jcfqdQ
ic/3hFlUlTamaNIBaFssOm/jMTbDeplegJDwdWZYvcYv3cDdKLSC6GPA0dBVidhhYMsPpVG5EYVv
CIHFIGgpe8RV+7nhKRp0ul6gc7uFyFZKOdjSda9rGVzhlqLyfJRq2YhvhKgNWn7y9uDHBDhDAHga
uIJ3pjf7qDoJRjXhH2w2m2XdJjBJhbWuZHv11SFaLAJ4Z+Y3ktwzkYityuirdRxmzOGqGu0gWLq+
p5Am9szqtgvpL+dvGCxUKuzoNpl2VlsYtqywrQOOwyv8ctE/19VfBbhw9uzntIIGDaKL4F3gG3s3
z2GhG4EPG4SVFkhGhuwu5ZoGlnj4KqfktyhS28K6ik6i0nCCpWKap5NgQRhMS6smHimbu++tJ7U1
QbDoGe3cAC1XyGe7diWHJfQSPvk3WKibQVdjYYD6ycYuZlDVRSMjd59puYyLZfjINp2a/2Esifzt
HnCRamgbKJlz4ZpQOgWs85/icY00g5YdHt/DwhpriMvEq2qZ2rxZCux+J+wDJAWHhP0tQvvDYaGo
g+FviPhiCKPwjBDlGmBVdtx5XBGWVSgADpHeZ4YgoTdCDh9uKxMe1PEPfcwHHlR6bm+XpKsXu2AD
lOm3Op4iSoY2Ba/KnaCfswLL9QVtmOUHnSLYyZ+u9v1qvXaUf3whaziuhTHNXr1wQFvKC8TU2LLU
bTOaGefAqlWKOX9QLuOO/EXrsOgq8FdBu1/k11b11RDn8IQNx4ccpJXgT1Lcs3ZtE3ONUH9I6CF/
ve69HHMlUoIr9SoCGBEki70+v4uxdroFVJZlwJ1D5SMhB7Zjnta78o8kkG8ShWY0HynEiBjxzxH5
WMLfL2UuVm++nBmhC2pB2O73Qrw1CaphBfBG+FYJVeJ7guPmJbyPgx/GOVnfxT/LlwtFXyeYEb46
m9FVzpisUizMjXjeUqo1RM/MasoWAeOrU63ONDY0HJYaqxn8XciZzBtSckI0Wb8NgnGO1eXQwxVy
4gCpsavhNSEp9cChLgFxBzzNI38QCN+wEB8ptW0b71UG9HDllbfZLr22lgfTyxLzbMUknzmrlG4y
qzD3uS6Nq5swxHBunAxpULQx7+196JUGLCE/FU1FUyUeSE84MgGGdnfoUtSy81P2E7o+4MHXfQV0
uaqA/v80sQgm9xtbNUQZXdhn4aJfQ7UJ5z5U9sKUTLoH91OUG6jNv8jgFMki2Vojr+qQDsOoFi11
vsxaGnGdusxyc0U0O6R+mG0DORifDZMRdCs/JwMo/LaF+5oCZpeI+7FuX4WGHdfWYNhus9oHU4a+
G0AeErVxhYhgmlB7HHHdZI38zJRjqNX5bR4+P+hbIp6sU3lZsgufsFV8Zfb0z8oCnjVFfQ/fHdRy
SsQnwZJ4VCfNZj6YvxVejQzJaoJAXk6DlUfltBObgk75dqqtJNQfmWcsYunv58KsWOI7tkblByxF
ME4VNDAN0FpjyjwhU/wDp63SsFFs4TcQM8OSfNOeGhOfzOMmJ1iOQ+lS0sE57b1p6GRWdPs8AoD8
OsjBg3NXhLjGSn8vGdgLyproLfL87WFE5/0zSVfKL04FVm7qZlFpJ8Br1Ja5QduwvqPIfTIEX4Ju
gFP9+kdEyZwthiEHZviS+1vijKeDmecNrAvt+eYFw06Q6E1eJjMAxashOqX36Poh0/2Zn8ztM9/l
tRWTFn782wZKcSlPaiWwqU/uNaKanjBJSvB2xgrBhtGLa53yp+2dQjeSC0y22MuAb1yyOmaAnyvs
Zc09kKyPYMGQSH6mQ48IF/U421rlSck7QWSCzsnfciTCtOO4AXcpsNrzs943EfJR31kKrPQgSKR7
WR/v7Ndi8Cu8VjgELI3s9y/whMGP4AOUtZM1ns59vvFvuudxNQK3cyp9nWQ6VIZbzOw6VQ18bZrq
/uN1OCtxa5pcPFj0/CmdglPPRAk6U1Zqs+yLXO5Kjpf7Hi03Sqna8GTMvRBJoVbQSKio+dm/hQvM
AAY9dv5UdHcR+/RaslWL2eQsybNZ35JR3ypVY3armxJNNfJcoJcdHuB1C69S0xP6KjERO3ExSzy2
N67uO/BxPxA0nQVShPp8b2WuNmApaLgAJG6Dj8h7hS2aA6zMj4fH+85nOgU2fW4UiI/ySlg3w2p0
PgB29qNsu161fstwUfME4Vm+F4hLZmAcAljLm/2nGwCY+PVWyktVfZe+RDoH1VBcjk77hp4bLCOZ
WvlY8G9J5LXI3Mmw0JcMtGctefi4E31kFyz/rQ1Ez4ClQWsoZ6lYjbPMdz3nRg7fMR7AgCiaNRV7
XFM/o1X90IjFHXbK+pyWEePc7ivtWt7Lwy4PgnWEfFB7vO4NCl5+ve2sTXpY+JUrC601yA0OLbv9
3DciKnMUsZ9s0u5CDm/U/2ySzgMe0WRoGyvIsy0nVvOJrTgHRPnJHlq1Knl6d0YpLMUM09fGIfDm
Aly2F0KZTJybazOukohSNKXgt6Bx9+BPTcqLyRciZH1u7Yyafs0S0faUdgmSOdYhyzsIfJ/90l/Z
XSv+a6Y+8ERwr9lFlS17sRbkF526FjSkzfJETa0C0vHbSQ0IDLq7ZyzJNAgEspJXtdl67Ru5vO2z
olNw4ZfqYBY9Br+FTe6FDaWGDygoVzo8whtu7X1DzAspgevC6GCJo6b2YcW+Nl3ptFPUWy3dD1vb
YE06KEeVXVslrRp0tnH93+Bk6RRK7gGFngJm8OFm7L0ZwZ51VO2OgzhrAMQQxBjW8cigu0NDwpAK
u43K8WoMotF/1bVFSzzwgRjSysBeVtNRxmQHhzDC2qJQkqxjI27miIvfbtOnhvVEo2OLloGbTAh0
NJMGT4DI88PN0G/J6VuqxbxKElSmNXIwh7RDeLhxWZsrbTgUsCuYOJg0wsmjCUiji3s3YtTcJd3S
vS9gy02fW6/hCPRewceUzc+ZWZB+EgoEMpkrYteRiY3ww4Jlot26ymII26oYNb+oli8UPSoW31bE
2VWjEou/PGrye34lY25VfcgdtIhBSMmHUUmi8VIigFEn7d3j0qexXQNu8TUbRB7/8PYi98AOqLLK
Y5vaJKofXySD2vbJdSzxYS8l7FFLRrX9QKt4BZ0BJZZpwpprTe+FNF9MRFkofE0HXnzIkUN2/TsS
com+CDBT38/m7dN6D31ycX8c/nLqHbIiOBG/VOr0IKbSKE2Tw5SWzOZrt2LZUdNgEZvHVq3JsXeP
TUqxFuFkWM/KfOWsBp7JEMdDjdpvUrIkbe77Pz7YdHSN6TNSpp60jiMqTlI/KNKyIjv0TgyaP0mB
Qe58FDATixWA/DmsBXJ2JqyNWb9OxvpAqkfNdjOf6Odcmw1yjW2HatRju2raP6dE7XgJBiv17IGT
PwBTdBFy3DuMQQVOOxPyehi4oWLQTI+8bLpJaqL72fVAtgwM4VpGgRqfZj2cLIuWbKEyd24096vk
Mrq3dupnMnnD0EEP0GGbb55UgCEwiBxlXL9cLytBirTVXbZIrOeSftgIYw1Ll4/bOKuvn6M7ycb+
mWZHvIYsMAtl1nIN6mpAMgLg6JZzzdaE1aabKdvZcNzho5ketAsYn8SoX5wCspaewuCrnQDSDCK2
bLGLXxogCMlntE3OfbMJHcvOX3HuB/CJsr0pxBZc2BWBWXF0BELU/jP02sq0yjzmsJixKCJ0Wdap
d7Wa/x/ZvmA9xqzQSk/i4KE3Wwac3qt9LA9Oo83E+YXHv270sSDCog2zik9l/4Lp0jSMg+qbhHgN
xqHWdVqZINU8pO7Ve/CKGczU2bJaodB3a3aiw7LbbQQcsu5IIi9b4/ri46fsaZa2/Z9/k30CRr4k
NE643FV1e1RqRr8dbwmJkbCyJQbEOrQPcMk/+oiqWis/WLtNOpSbMHZIj3AARvq6YrMIDaKIbO5g
XUkUGkLBqegW5s2LJsj0RHwdh9my7/SlBXp9VURoSqVv3ZdPgK9dm089bVwEzivv2yjgj1nWwu1C
eCEyOqB6KFULEUWQFciWPJ34SQvsQB7qny85NKGYLnpDK93ixUlD30y9fIjiXJnPrIA123qgRPb7
Le0asrjBM9434jWMNypRy+wTeFaWyvNxRCVtHxOmCiJsSTSZHY06KFzZyaqGvsVTjOEwW6y+NZ/p
5/peyaS0v5wHj8y7uKncGyKRqEvlNiRipkWx5PxKRf9yIkoYRvbAoMWMal5BCeFvvBux5dokvf00
7rvPrTkk9x6T14r81uPMw0rq7MApXu3NF5HlJC2R62Evvqdl9sWx2c9Zn+QFM+1Ux6iuSLNChZYn
v7BZ+vS8hxNhWOFD0nKnusYWclbVDIHehWHt0mCrJJJHBFZzUzHBDoP/haVwyameJnJ6kAOwdMo6
A4/7Rma0NpwkuHQ87m6235aoK2d00OYpTqBjCpWmKocjNuDZLxXj4Ob/tmnOvTUQ9t1Bv1T5YBJv
j8VS+t/oX4yRZQ/WS1yGSeqZ4nvlMr9RNOkYEkm1m1oLwhhLTEe8DZwyW8wxKbAnmt+eh4bwicow
l5edklqkR8z5VcXXxYNkwiP7l/mWcweTDXhHfKzzz6iyIWSnzS2+17gbnhf72rv3OsABNsxQ2hWF
eiqXVVniycLWY3EnFQkZITiMgJXbT7LCwsdLKFf1GozOQXpva4CkopMiGeoraXSsMwjUcxs1fLuH
Ao90jGPy2NvXG2jwkpFFTLNrFHlDpEBvDbpgbYauZOpe4SfDFcUq6i7MxvEFUb1Xrua1HVElojzo
Nk9NwynQEs7HRtnteCrHBNC8EzfsYBKCGthoD/Z4UK6SeRJ9zgNpEjY3jFNvtkhssMRVLhLOUcFA
Jes6vKtf37Xl+P6fsVlL0INAuapUzCnNaJTVWJNfKd+CLHgiflqMZKrTtIsFnbCt8U5Q2seeMDuO
siPGuoUxwDOcwxmR2jc78UnuEgm9eKYg0LHEKPjoU2OHhuMZSiOBnvvo6e/9I+fONLS4t9VqVbg4
kviZgbCpCW/B9qgmqkN4LnSO71A10PP87ayQZAuaE6nJCX7O1bXuefdMRPz1oFUdvY1j2OfAZBvx
eFqBPtoVKsE/P5jjQBoV/RN0YbHHBMLzyj5x02LeQiQ7yDemoqBWdCF1nl9iePWHSy/t8xEYOf0/
MH6N18e0jZM8tDJm4q+mdT1yo41U/aYB/vUSurqvuhM3N2qq93o1to3dk6p70qskryMzE018RKuo
hPzT2ayT/2DzlvVPXYc4ci0EzcWa7yffwcrWAnW7RJJ5zUTYri94dIAY4Y5f1MaHUvtsABgIUNk3
F0SxZN5KXB+oBNp4zpasHMdlF9upuC5R2cEfS7VR2n4khbH+OHky+punHtVWyFCbEMZ/UNFkJHTp
m1bryOwCQcaRV0DyHPdubz2tHEaS4pL/AAzbVObYBegeVPFh70kdGvBY2Km9W/cYunXDpQkJTflS
82RtVAC0w08EzN6lzxnp9hbHr4auWuRTbrdMCM7M1fTKhVU/zfx9eK0pqYgpEKQPFlA2Ga99Ph7D
ttM2Y4bnf7jB3SbfWIDWf+A8FoVkOlF+TXRNfJafoQ10x/FCwEzMms39t454zvmdNC4Quk4D/hBY
CbZWe9BMko0GuZFfs4bXtHnU3jZjyiu9kfYKf6Aq4MbqLK661lZdrMxGd+zdAwz4OFHIK0qO7uUm
JSPPIr5Cdj9SD/ruqDOLNvjNI9h6wZbebZYCbp4ou1zM7M6gpS7jn+xPgQflU+Pq9UrPoBn767wh
AivRWk2Uduv5wAUIoeuAS+WLuwsaG+mQCxoJrRuHdV3R9vVGiquo8lhCvPc5qW21U6bxhX8FA2U8
zv8U/bN58ERGntHMMYDtwnqaQM+I5l45/RFLxSOJwPukS9nirRtDePnzgIvK0R1pNQzMIRoNTSs2
neIAmv4Yl54mYh78P3yC8UGDji3rg22F+Y+l8OgeAMsOI/5q5olDqht5Cm3Ummp1zXby+02zmyPf
BiuWKRU6J7JkDnW9XrkDqqnQZTA5XOUXHhbb9p/1f7ovN9tgUIYIaXlzGQFGYN/xfgphxoxE6RFv
xdWTDyMa4gmm+0XxN3844EdLWdZgmuJ7Dv4Gen9XIPC7hcS2HeWd6wBqBZj4zecH3eIFlLva+be/
LtrENvtgj/JXnAfAcooOvyNzyjQJxr7X8ce0DghJR7CUhOFswwNWcQ8ttITMbNCsLnZfKaBXQQsf
8wdlQDX/yAOGXGG/nvhIQx9ZN2h05wvcGfyRXrG5sukylX+buEJ9c8kfiKLKbVllE8+9COxKPR7E
4gPXlIdeZeYAnxG5JcMXyntf+BbeIhro2pPcJJbtikBG+PraAdkBtD1byDUDjWhyMghISjj+jCgG
y41Llwy4t4QMdNGrcewobTa87GK49+p0UlZ4VYsPCgrlIBqOVZc4BSFdmh8fkWqdXWTrQxnhhNx0
WJi/8KXqINShYT5DiQM57/y/sCp9LU80ehezDITFldkhBNIQ9QUGTVDueBiQqMrANuifdn9tKcaa
ueur/0TMzZmYgrydB+AHikN+LSLjEK0Xyqa0ti7ph+rHAue/19Eea8xswTelF9Enub6wSLvGn+Qo
tZYHMJ/pjGG64MZiUBhcE4peSMyWupSQ3O/eKnjaTnYrZknp5ioagDIEWd0yNHK1mFdX5tP2BaUN
nKDwPFBGu91RlYOItCWEIx3yACvDzd/VMsaW8Fw90Fidvg8ifRD/2RdhCZyt/t4WZ63PYP0Qej/p
8u81uVjwpGLat3mS3gOClzjWDU5MCZ4Uq/WzIs47GwxEAkC7y/kieAONih7kR0YkaXzCyDkxGZzM
hdjCsIGJPmENwknva1onbtNzCZGX5nneuQ3EdkmdMEcPNy6bIIJL/aibz7Vse2fNVP1yjBCkqLXY
tBb/m2fyV9/zYijpB0yb3+DW1eIB6jljW6/Grqy2UOV6YluXlFXJLno6ddv90mMUgzrRQ6Kgbml4
WrJlG/11UxGf0i003iI5HyzoCoPpOGIGrIOoxQpmvA0BJ73uqG+JAhhKbs3E58kBJnUBfjtHvO55
ipZQGBFmmnidS7aLvfoH00oVW8tKVaDEl7UAXWRd4wc/uHlhzHDRPbI8FE0RpU1hTmT1jJQTGVsm
qarLaS7K0mBGaryNRVv7Fnb6ZnVSg2xIQrCNwnXLLKEPV4/B0E2DzB9QhKWyd+JfnTdz5Hy64gjF
xDL8QoAwF9uxtwsQwoMt7izR6AH3BmNE9x1X0GkgHLqGdrttWw2IpYnlE9+gjgpBxNGLPTVzmHQO
WkKSxNXmYSuzDVTuxUb2nNVqKNk6DMaCJLFtt0KlDeb0lfVNUIcM2GUYwPjhcqeBWC7fv+qGEiPS
Fxp5JJKtbUnjim4rW03ZQjuqxvTavfRZy52ae9l5KXuU2TgY7gVkcF4Nk96m/LifJliKQfoQOOkB
ycUH9jvbjrMdLr8NDDtWUTpwPR5cYZDFisDsc9wWnTMkPhfotUUM3U3LvqkIY5BDzo80xvYwLZ8y
eMrewTtcjrk9L36aUxuoRPLw3PQBdIsDUdordpFfN2LJBDtvo9+EAxAboGp8fsUM1JiL8zg029r3
DlSO+vex9SkxGkFtyLDucYdc82ROXfD1i1tBbEkBtPzyXWYImuQP3CasEKWHWSOLgLAmbVWw0mkC
wcoYke1439Gyn8fmwtBsjryxgHlOq2qslKcjLXkwClyKDnq9akX2rnIKUBxlpifAkAK82VBYmC3t
+zleqTCD+nBT2gXE4e4sKtW/bsAMgGfoBZyeGIJeBxQWKiOK8BQ+eeaHX/U5gorn3hcRF+v6KdI4
Mw7NeUhLkT8dVJXTjfKmiBLyykSizSanB4DwNer2pqyob47tF1Q460nnTDYOWsbM3psdZftCtbkF
cTfk2CtsngmNTa/zoVFGQjGs67dHWbCuKpaojnAc2btx8mQyNBSb99r0QHXXJjx4zFitoqv2lxRS
s8gd0Vh+O7ymmeR3z+yUNMnsBVfWKDVJh33G1xitNY2BDfsm3N5jHrocGpzeQDRDoqxSQ6ZpxpB6
+XIr/yAiTI8GEHQy4339f9HOq8Tc30pzoOfhpKyyqV5raPEG5z6nGuKKScO2TkCxyvzRRmbIcaMc
jY/RXKLJTNWZnw1lx8TOICNBZXR2ADIQayVxCZToJ9hxStYTu553xBaxcvKsvvys1kIttJziSrll
fdw7heNK8LruJw5MOmsNENeyGIlmX9IbE/4dnJNnFr0MjwNAs/GtjpmlUhoXE/qcU9c8aOFqlkyM
JddaCWrgmkoA2xDmPFL97tMoP6JZZSCQwFeVwVaNumk7d/T7J1JbdjdlOkrYL6GBslIfg+rv8jch
lD2IcqZdbQ6glMNhJz+ZUy/hm1aoKlmV58BIqbDIpJgk4Lv7Fms5mIxHL0DJANkrsddWLWRZW2ww
4ST/Ir79gsPMhtJrHhz16FymUdveQrrJSOmGjmTQBEWBU6MkkxKmvJRgIyElFs+6LcMg2ijpDgsV
0HqgjJ50TWO+CkyIMUsE8FGjjg1G5fIbZCBkGDFNTJ0SHzpk8p1HuJ7Sq0QQP1jrnQLV80VPLUsc
qinDPiyJvk4K0Q1NPRyF+l5tdIJbqJ3Ac48ysiJ0J50MAkSe9x/MjBIqKRz4rwbmm/GVu/raREn6
U/BCGkx9LQSzGeZpx5oKJR0D0E9ksRyO/J5bG7cmGHNcAa9r5Dq3O5fR1UFc+z2Rj74nGsz0lZbP
Lx/vfa9DyYb8wv7BP6IkgAJFZIz7nYZm3XGhpdRQG7eXDNy+eQ/yfwHZglpHYJweDQYwWVra/nE9
7iOo2adEcPcn9rG9zV3vXwnbIIupJPXuJoPfU1VjWTuwFRqE4zfcg2rVd4PraEXW6E0fMFiKSZ+v
4EIfTjQrW4/BdRO4J3Xqi0NjjXA7VpgxnI+PfZ+mxaf50M+UrvirUSvz6drhQJvCy5r2LUjdKJLL
G/ZfOqJhdFdLHlehLiQrNuKNDDbI7V3Gpyqx0nC91pat31mTBpTXop7TEHLsQEmzuRQCn5H5aqCm
ocP7zS9ONu16BED5I+mp6n2o3LLMShSsFergH2cvw4JbuOasxiCD6CQSkOd7WPltJQ5UPf079e+3
3PnQ584jokhWcjCdgkLCi74dOR57M2lyql/YR811Z2vXWodb22+YNPRhcaSOrqqGqPj2hqbxUPec
Nwpyp48qe21TzC6+FB00segIcsrF/O7WyMpHKcbPFZrcKlhzCusOD2xzwKTSDaVp36iW7L7sM39+
qCqEjZC44SOz6Hcsn2Ajlo6JxhBE2jYlnaGYSbh9/PqGPIbZE75d8H8+oFdOxtDl59f+VWA43t/A
zn0vK67KRryypzjevi04sl99GHiEILgrRHC15rVP2J7W7MRv1x6ok4c+TAVNHzS353S0FkvOnMFi
GqAThanc73dvAi1L5UjuykbeCXXeSQ22FuNdPW4xbukf+XEjoRv4jyuyv46i+LMeSroTIeoemWsh
QTQ8rGlp9RrMvF47QsTYs1pYN5Hdo2AS6V2aXInyxXjkL8zK0NBQjPN9buqvQuCjcJIe8vp4j3ra
pkqZzJrnxPoYeRUFime9+GZj5BzJpc59Ahk0IMt0dGyGF75gZNy3pVRm/Jmo0lw4WxrHLOPmNKe5
juZyURttzj4wJAYgXSZtZFX8xQAlwZfBXAyOjKWnyruOu0/kqfHpLYwtrnGuE0Wmvws9oa0UNUlu
gOG7AzWmxmMOiImOOQ96rAli5QWUMHaBnW+lWcLK+vwkfI6R0unRQ2r/q5HxCX51DT1WX9U2du/T
MRxNumSNRuST+XWBWd2OjtQaij81++3o8kUxuVK1DcNnIGPE074lMEWO4aOPfDcnWLMfjufZJn5v
DgLv9CjVVqdDZRUVY8owwhzZOADB63X+Oa4UK7+PJwgXlTuEFx/wDKR3EJKsXvj4qiRvnJvV4Kzx
BcEMMDX8pFrFhBhgBFUVZvzlLyuS86eEXVZUYi9IBYJWX32Q1jd4y/484+gYvMz3H9NYCVbXyQYI
ysfOfh4FHzf1ueAFA/SlpQ2PbJD/Y0VZmLSvjOMy8i4RDwjDV1vPh5K2LKdzVq/6GunxtPoCbgzF
5zdPUR/VrKjHutydGZsQ27wFqt5yd82TncGtm4AsS2ffGAgTgF7DLcMKU3Gbq4qHb++6QGEyFzx/
jr1SS3OlaM2jQ9Om5sPH0pm9VhGjbZAxoqm00BeqgrVZnmqSxQf7bYjlVZ34+4lls9k44Qg0IMAw
/2ljJJVMRK69abolZrHO4q8hBFjVvQQ7Y6Xt/S99GiLhYwrPxuwF9a+nOmjFwIjSN4aAvhx65GD+
WnuvNKyuYWoA023X/4Ihf+88US5NidmAMLV5NK0V6W+innZz9KaTtQZmeWPVkJ0He+aru2q18CpM
lAoLlBowCipYKIwcJ7Sl9lftiiQ7/v7Zo/JnQblEb0ZlnikmDzUBvenmq+TdeFAB/ClG4EL/6F5q
XNZYHyUKaRvCqwZ31VbcnC+xjE63RMkR1UDfGOQEATsHPiMnTMWf9yfSYr8Vs1BkjEfnV28jI5pi
jdxIs758DsRlXCKjyhlr73B/HbqOBQJETWQYdSvWiccu0pl4QzHGVvIg8nLHZWpm2ySlDF8GZN9b
qnH7R7xisnE2id15xZUC/W2b11snKp3kCQaAArsG5XuaJcIuU/GpBxW/35DflGbvnQsWlALoAtzL
kqpldvw6bqcXRVSS4Y+7EKvbUiiEx/6EXY9pCgYNgDwkp6dmh6O6o5ClYnVMmL8ca9KtjFTRVhkX
pOy8VVFG8FWkytfOsEpzjOYvfpt41vhjQC7F7TmH67zD3t8ZJIlIVu0FPDGuGSxnA6YdgulAHW3i
2izzBtbpMCQKG3fil0QZPnTycRJsI2qma44XUxSqQuIQEd7MG9fpYhCOHK9j8rA1r4JxY7jRUvP1
xtdak2VLy6S+AAx440pd+HmFAMTcJBkAoWkJ8VGzZWlZmUGqRTumBL8PJABKuH05YP9zbdQIbDHr
ExNSgYPNq/60pq7KyR/gMQuuHo5aSMtqWkitbe9I+C/9za9TqfTxrAIER75qDVliGbkbMX501ZTh
xA6P2o97bnBW0NY/EHlI1Ftu2kgH5QlEqbQyi6BKVFo9FoksvO+vCmuKheWHYbfFdJclO/KbnUHy
3/MXJTPqNBzMb8NPuYXZRpW59BM70JfJ8F6JRtc/TGgP1iHfDcOAeaNwOjDM/1+AB334J3kIGrDw
NkoxcZ6bjlElI4rRNSPOamO3yGdn6pj2sYM2GzpX10F/L4PHDKM2LhtUMTiPUdfhWr+gDYlzI/zz
b8hdSThkkg5R5kc1RPGiXVTezey3MfBTQ6J0i/hE18XfJGYYZC7Wwj5A2SlfBajWJDyc3JkV0+A/
IXYYDZMocyOCitEp9tFkhBkq2dMoMolUxXkhvwQrrigdyAXdri80fYVTReFbMI6kIMTuj/MmJDVp
lnXXi/H//cYhEsmjeFAEewhT1T6rBU8l8tVdaoJufL0zatSiufiCzsC8w9h2O9IECifWcQD4G+oE
wMoM+9ZGGbPfvqNWRPNkuiYN0BRB7PdBk5epq4WobDS0kMknfkdoO+9dO8yyaKULtneScG5z4COE
rFOvEcBnPTD1aNK3o5U0hXNHvd5H97FEOGBS13RGaMcHdCc9MiXmpCL9sUhqKNCPA/x6nLMq5slX
jS1tZ+Eox76tq1mEhRHZu/bbQg22eDRz720P9uN9suRJHz1mNuDcx8WIvIVzHwrDS2dZbCXwTfZs
8LTkMeb1+T9Rl3+QQF/Lq+KJ8ZwkeLcE4gDQC2dHZtZ6CAfbzXR8L7BrdKe1XUCalMHyEIZGLl8o
OuI32J2ctDX2WPijEclViVNnN8nPPT7KLBHfhvbH4uV1T4zl4kgJbmr8+oAfBq5ZoKwxIfDaNJn6
lBPSLobVEADpWfNL463AkMKdygBubyASpBQ1Vjaot8LSzn8CbSGM0M7NhYVeg986d4ML1JK5Fa/5
7K8EUX0rTkzXHOh/q2LE2GcHl9PSuFSTnU8Mcd17aDN1hDA9Vqu620Q2OZgzLEIz0UksPxQJzJBE
xoJEAWQOoQLvDD3rpNMjD9zYTxKFnsDvmI+UGFL+XZ2HCPlenR9VpoERrJqk2Dch4h3h+uUIMB6B
cDCw3JthUuKDrWHGUc+33+/w0vGyakC5EwqkiVRuC/2CpmlSBejixss8HwEEtOwpYbaWvpx1HzbR
NzSLC/1RFUHddqSI5oxOWOE0TPgJ0DlDbK3U4P/WdsXCnzPdiBa9OV9k2s8v+rASVN8Z2ZPAoDpf
BvLYN/z6Mn7FGgbG8d2q70EmZo2SRw453Cphewp7K238ohy2QD9nAaM8FHCeXWD8q9a1ukuQeR98
PwYBN2+MBNfAJNqPJY1OWK7s0DHp8fXK6AetDPrP62xnA7lRq2QJQVCUfwR/bSqJUCprN8cOrj+x
BgOZayMYupPmXscAqENUcoSa5NvGRvNc7xF70PdhVIeGnfNM6sppX/71Lo56swwgzkdFsqX/N5YP
3UyZhshuAZyokSWfQq3VObg73FTOkoIVOlBvbFSRqXpq35G3kDugvGlRTZ6/Zwdj+s/xlJvSU03g
6KvS1W0TbkDI3kWEmm2iSWNSWndqjl7TolaZFRsV4chY45g6VtnKX3Q3M1hlTjjs2I3aOSk9Exrc
aT0x/3hKPqlewiRmzKLkf6Efo4yhipgIKACetPlEFCQixR25flvwKK4IzuvgFW1xZqCMRamKDDvk
9ktGQuzZ05P2CZ9GVLe6zaSQPztzdy9uQw+ycP90IVMbPpZSaGMzTRNGLvN2QAsEEl4+3LSmcaf0
sW7MxfZ9qDlO/AdzOPap0ILJp/j3gg+ZbomqOazhfOeGvku8GXvHyLJnXY11nxbqh+q7k7YUW3Dv
a7X46NrbMN8+E29sRd4MkCwLLysmCQpckZsA7F76ADUDPGgERlryBlmSQU1G+aH5mQkEkfBcvUJx
yXrsmN02KkMOpZY7IXMqDfKkbeW2Isgs2yxF7Wwi8muZw5y1cSzGILHosu3jjUhWlqyVr1NHE7UQ
1FUXhpnc76bNDFrXNp8MI6Th1mK4SdzXad3JIEi2EGh7jh8ZmjdVYXPnLCZi615xIn1A3p7G4QcP
pXCYzGFi69+44O70JoVhLgw2YroSy55j6UUcoOU8nFNlbxGob7lat8EEY7yiOmuidpg4KdMjmM0l
j4kft/Me9yj5EwHgSZOVMb9crlrxNbolusTvaIylKUTOSIxBtybBc7PnBoi2RENLPBwejXmjapSJ
5ZsVAWx9FhtQBOP7LIgDqYEuaMcWJqYgCu7jDq0lDWyS62w+XXcllZcTddzumJTv2sP1Ire8ayRC
5pkKkKZcinZgZKFlM4y/JZIijbF1H9b6eLCqWFRA2qNzvcdWmiwVsUOhTn0YNk80WrQc9TBQB5HT
Ufn/KWk32YU5Y4In2yH44ppL4J+2wQcDwqM45AYOfzERHRx0LAPau2KNWi9/M8yEEP+ixqZTO/Xc
iLCpcwCDLQArlUYGNLt8lrF3lxVItqF/Z1kyKX9VpLK7RlhAtH4QzeKcxJIPe2NEX5NeuzK2XnYa
ektAnl0ZgAeCrJoctsF5YK2SlP9pcBmPAZsxZfs+JDWzt671uKfV+z8f8hlzduJ+8B69hx2NLQT8
tkghWBTGp4RAkUEk2db/j5TnDQxyLP/RwP6tmbFUvFFXFHhNVTlttLu99EBtF3w0EUcHVlrhu5/H
VDwUBortTT0JKrldV3ihMD4pKtVlMz8x3yCv4pEIVM1T2d3IruErMIO+nyaFWGqUk0EgG8t2ZDf/
3ddPNYLdh+blU/zjSrqckMe9IqlPqLBn4z+nSoPrtGdQ98IMb2n6EsWpxndytEFPISdrC+2UaVOQ
0tlg3xczyx6oEAjMglVU7ZUoFzI/rOPSLdAt15QtbIaub//dNVl9H1PGtNervlqsb+BkakKmxzt2
3pfu5v3IPVyjSEEuL8LTasDp2E4YQjuW6OXW7lf05QceTM4vFWSFhB06yLHksgi0Gdwt+uDkxBfk
VPDqixW5w4HayX9z3vYt/2dSt+PAEin0b7JCenNz+Pe85OWXT100xp3523GR2W8reMZf2ccYEbbY
M1m06UcuHLy0l6OTO7FfxCA9l8KuBdfpVzGudk1jd4+vwObgMiW9B/LCHU5if65D/8ZcCffoZ6iX
4GXjhJnbJbYEODBBFx8aCroMX/P0VHLmQAFa2ewJPHRkcvomKpmpLf3OL8JLDbPmT3YypggnbgmM
RTk1SDqppin6cnfL0g7nbnUzpe2MlzDRrNwMrZ+jT/70BLJ8xq/rQ59Y4SQtFvLefZAGJEirRIl8
XdxImpmj32RzkP633Ojsg+hb/tUMBQX7GKMpVLTYuLVad0Md+TRHUu4l+0JJel3aKldhJrodRY8I
8OGUqfbSzRoVP7xU0luKOpgz7nW0H46ZcRbbGBY9lE4/ZYsNCZRw0uTYbtnFCWVNbf8A3rwtftKg
8c3FxD+oEr73rQ45XYlr3kvmpbAqzHkKdawk/Z2CJq551n7220aLJb5eM7gM1vdkep7Y5ZncN0xN
AWzg4PKWbtjgtpz7gz9ed8CscvVsvBEdI6LueVLr9IMpkX0TI/WpGDa1NiObL0FH/hqTWPZX5ZiF
/x6hGDe352+3li2llMCc47HlBOq2gosaT96FpXRWvkvrpXPKvOS8/wHkJaSyOUfKVad8ohtNvdrt
6s5MaDSn5G8dEwDm+ElqXos8/fkZxPC5lXlL+3+nO6FuTgtqpEpyta72OlOKNIh3KxV/bNTSwmxG
vxsYTs20BcJtp8b+QTzrACitNGKU1WxltziwF7KBCt5LtWPdzliXGlwCR4VvfljEpIa5QaTQJzyn
tf3XhmVu1QZZfrk228jb+BAjckgC6a+fU9x2+1sdlzT63xHJb+3nDqCoLmMjUC8p1ix5cDRc7p0S
TD59IzTUb7mbvAptqrsANrQ7HN+yG/FsSmkQI0rDRsPWPPUnES/Ci98gDfoO2K5fSVt8vf+ixYbo
7SRd+ijR0N4fLD3VvwMVXe8bpOWS9MwYmYciAAZNnjcsL4+5umM+XWEDoXAfgWVW8DoYP+ecBfIl
VZsQaFE/KvkIcPxNrTj6CN+gn2EVYCbZVeyvvYiVZSfW3CJGW2qWBP2DKym/MyMnC6pMFhuy40Pz
NQARnMFTaD5UIdBRwFo4KjMC5iPCIIFlqzIZJn5BSm6NRrVdXHSrDUak/mQCd0mo9qMYYJAdvn7u
C9NxNy4eTqNF7uhJyzdytD4B3eIRW2UPMKAAI0rfAb2dIf9ryDfpPVlmMe2yIlIeKFiWMiCo7BLi
gRr+R1yQxab1nLp5hoSEEvlqKW4if6Jz+cucdRfI/Jay8xSPkeGpNDrPWlrr/fMlF6Gvoj9l/DIE
eifSKdpOLQubtbf578WDzfz5tL+sAKAK1qLXMyWuLIpLrYqUN+VECIf6nqbRdIiJ0+Jq7jU7lecl
p77jJRj+yQAAHs/LIBRSQpvsaq9RfSmG/4FyhdVQhCvNKYRXSNlVTl2mFTeseGdRXGct8PJ6dEna
RkkGnlXzI+dyTgQq6CqZrhpRUoWbXlggZe6gOWBhD/fHw6NumpCD+RU3/QMszhpbSCeWyQkJAkF0
Rj7FGNeBKPUzTqZcbFt0k8ZtK3QzT+jpKqAYyvGeUNh6cv9Svdoj8mhXx5Xk77JwJoDZ6gSvarn1
Vz4eoOPikEWoNL3Y5QeDRCE7896NPP5VZBb4JK/2oed9gMCuNALza6+BqU0m4DchgEEa5r5jIbtI
bd/1/RVv/A6BFEMe4a7Zl1tcnqO+r+Uty6KCKE2otLKwO6W9+l/X8mhhCwQGiyvHBrbdenNZxUT6
Fe/snY5OSN18LpW2vZhc5g/D05a9h1PqsXynGrVm5dxVnTlzkUjBrrb8bTBdKjFW36ukn/KtlrcI
ceWzs//ZW7sBzoIWM4tbfpn/+DWh6Novg39bQHZYYeqL1hNwRdWBk8mIFKzA56+v+fICEMcC9Vqj
ANSldJqvfkfl0yTnc7D0v5UKdXhEg7Dd7Yd4C0uSv5gjexoxYyZOwcdyIvnn8DdVJrXVtGUT1tQB
BSioZrtKtjaaMlFtOPDotcy/67+1bgcGG65LOhQjtsghevkLKj6bBKGya/oGW+u6pEGNUD4SMIrw
xEpSMugE8/b1ThDD2fTxW0MaaOPlnKDmSPZp3PZFp+tAzU8e3RH5LsHpMuoPYS9bqNGTAPcdxDcL
yhOO7G/6lrTVx4o1k5dC1ejPTCXuKaAk8LAWpGhFFKACyvQsATkOOOO36oBYtCLLHapl1UCGG/Ip
zW/4C7baJHFLbHonKDw15umZErzsAnwO9chrN2xMUDjd6I2P8J4kD7531+TmeL+aumUH9b8P29+l
SrxichE+PZ4jpFMCQTUB4FbQ9F9z+ju8frL3ZviX1OjTvBI9sZPVIYVGh53bkblo6FtjX6gdY0c/
VeaH874rZKQHarcUIX+2vGRrGaDc2wI/psD/N2n3HBNnWZ3ARQWJqWt63hIuSsJijWMKeoziHK7e
SMzY0Kb3ETi/51rfWqahASjRMPA5l5gL9nC1GwPdvYfsr3prMaEonoTh5o9tPNjMWL4Niv3TIkRZ
gq59fFRZzMxwxBT7oeZY8SUq7rQuclTWKIGlhb73yMXbmddAEkhwr7lpg1QwAcG5G3J9zkcgZy6v
SI670GkCOgYsuDsBklcSvabGjtC1p0slHin/wCOVGBqorYgHc2IAnqvxQ4ycNWI9Tk1sKho/dgLy
OwK9ad7mI3TMMkCINjudZshaiGs+qq72J0yLqhJrI0BSKeR6/ZWSylvZtYdsKUWLNqSIfXxdURJu
sO8zSzWkfv2zTPBnKKrXHcJDp6gh6CUSavN1l4hO9mL2k1+2iUE9Yg4DCEzqiq4Ehj8WVONmBFyn
8zjCL9uGnzciRmLdNOwEaR+V78luvZnSj/i2pOnMzUgLcybdcNVTi78E1uzdflZgoJf9/ta040aO
6cT/3w4lMWRzIIEEipEhqGhaZKOz0bPTFF1qEgj3taib4tTAJXbQkf5IPv/4mXOgNMWGy84YNC2s
bHJ1nILJ3aFs+qsJrbtXGSSf1O4Qw5qcm/Uiu+Siupb+QdMhYL2VS/8OH7WdEoullm+zREOmEyRa
HMnJxSKsIQVP+kvr1lfDlwD6ABmsDbAkpi11v1pmrLruaQvQ1K7v2BFuWdK+y5FoUewyvFkd9hrA
THpqY5S4mQEV+Us4XQDZtM/YaBv0hY0BFlIYk1OcVY5JgF6g6LmrkzN3uk8OJJTHZocPWExfD7P5
udj5i46bwGFUDCFyb9nK/ZcHJ0bI6i/Pl7d1pPPiAqutzY0rgCF72RJ1U7FgnZ3W0RPCoCYLuaAw
4bVH7Dv9YLLh7U8KI+yIqzJUayPWZTpwlLfqQYpo5jVNpJiEcWL+crUQfAVIQP7WO9Tu/B1d325x
/6ijwuQiESVGcKFNlqAFNwU5WGy9JCjsINH0+vbrr1/32HK2MVXdv/WvlYmszondclnkFKslqatj
b8C9MxzvZtLHBb+OBoBBI40WwZSJnf4IFoqNonuU3Otc2HaDo7mpeoAeh9aS+Y+BHkBQwy65ZdY+
O92PLHssYwARQP69tdceNCrEUPHOoV2UFvZ9RqVJiJQDB7e/hcohZehr8zgNCfKPDkl+66C2qTq/
X1mBgQToOZjV3oLliKRatjJYA4ADTCRsJYHeBQTcXent3Da3IJUblAMT23PgZU1Mv9NGJErvC7Fq
v9j5xah/emBDbvdu+JjISS/LqVuAp19a1c+aj2AcG7n8y7kgWV98pBmHXMlKbpU3RnDdiKqAmFnc
hxZvnDqnkBSnF4znYeb5yIqutMDTx+8OrJQYnrJhFDeBKPi2hO66dqopuVmG806eB6kr/Bg1A/UR
r4egabgxgcEuGk9hlzm+q27sLk2xTvSPp0crrQ0XRdwY5bB4hJG3WYG31zNmlJ9bXce/S3LrLZdJ
F+lu7SDtgxC77MhV/IEMDwT1O35wKhYPgKGi7rxLR4J8zNmsNryh+7C5djN6lBsntCFiCsonWLFS
uUlMtNL6Hnanc5XUf2Y3PqO4LKluAiF6TxD5x67WHD22Qoy0R64/cgx5Ag0waNhfZKD4vmR8+KdZ
D1YFYLicg8Ppif4NcWuX8s4KIyq90dvinZ4wXUDR+E4br5vLfeXDmjFsRwm8m5Uu7XO3u5t2h6Yk
pcQA0Q5iq5APrvORuTsrScOiB+X/WYVNpzEB+mm+Bt8kc2Muh/vxHMqL0B+JBIIgWLSBXcFRO+fF
z3zK7oG1Y4c1/B2sxcVqKWDQRgw/4mIYwosxIMoqhPUC8wANS1kV7pn+/EIZA4GSSSJVlHloiH5h
YvCu/TVSS/iNGPI3nXTgp+fduFe+H/NTJqQUBPuzF6/Ev10k7bRugOYWKNFULN2X9zXJ0FNhcQPl
VTPvfGLhccZ+UwNHhu5SmoplddkERSaJuiJ1yrTppic1qQmAPkJUdS4iGnC8K/YF9f7Mk3SxPRZy
gRipajko/zo9UiwqTnoiWUU6DAkOGOZuFcD0pKR1QvWXlCHEB6GDlPvm4GCjj3JpJVYp7V+ewJeT
mog41w7ORxyIUFNMGu5niw9ouE0ST5jlj6bU9yVaHQSUawcd5WhHXuW6KYpPS0IC3TSsLK45pLjy
KDrsGcVKHRHMhx75W889N5M9BWXcnzYcgjqXfWr6W9xcANkwbH3E14L2+QSRRLVzMSIDdj8LaCpl
iLlhOvDnWIY0qxpS3q6DMJouKHChTsUN6sBkSlJDkf0Ty2a3lcJlvJU9GMX2miMGrIkfWQDOgKce
qB7zHfQc2y7kn5gDjL0e32WpANy1d/sMngIJR3v2D+KSck/DNy4yrrlAqYQMKZZvQ/0WRaXDcayG
Sbvo20vdWOptDuKgGPJQaQA7eJj2N0fjGEa+kIM4T2K6OKfzCh904jIHxlLsb2rQ1WpVfBntRkdj
4+SWo3xbO/q3roh9AK9/US1YiE2gnTo9RQ8x2cCbk0rppDwUWNrp0CqbhmqWC3EvqRJWzYCGegIk
hEA4/SoIti/3uNnIFJa6zSDV+GTjSisyEw7+zgdjAe1pBxb1r8Wsn8zL1w/azRjr/Nm6B0sAG51I
w1Vm94rne2KjcgDLu1kpFA9tlobdkv6ie66LYlg6CfX25fidvKmwJ7gBcBeO4Yxhr8ITVAUXEj3f
23QQ744NTP3TlSu4Ne6+93M10YyiQ23h2+UFeOLkyDptoLgiEXbn96q2fSjyHCx9yBzQUJ4jOVA+
oQwdZNLtwYgrhK14hrGpiZlJXyIhbad4uPq+NbecfqbpVLQdIylxJEHwLY5Fvu9ha994be2ZJl2P
k+MHso/Kz3G2pgpJMIfQxeRkFoNEPzE/nB7BjikenIhCVDEKOKkIzmVl2ooKIzER0dnf6zTQNGbv
EcQjuBzALIocl8VJQsxrKNRs/1P4TjqaiONwIEKHVYUiuWURumzIl/yUVTzmoWXiidoL10igs1xb
aURDHJQygG7zMtJB6xtz6cQa6+XNQ2C4X8FVVaGQ2yLiIETT2ufornTQJ6fNAG39iHZeM9li4b7S
z5IMr0/UrS9JdhEs1Mz/qaumHbe7Mzjhq7O9QZ9xTaMh6bVejKAazwHkacPB8N5t0Y71gc0lyUzm
Dw2K+Vy9C1/BQ+uPtum2J/H8j1VkNLcIP8ABpxbE2QqPWTAqLI15qiK2laK0fEndGMiipwiLAqRw
vZYbZ1ogHgBvJkjWNNBpPE/C0BdOB6bJ1R0V1BABvlCIf5VpqI+bW8QIferLoQPQIGGNxeQit2eP
o+pStiBZWzGcAZLcFJqWGdfS7bMYl390FehVh39PNhtBeE4oL+bsb1nFClHcSNi5wTOIxdvTxOax
bPJcu7/aMcMcE8mdQXE2L7qxbUPmwy1OJwk8bQ7adJTqZO8VN/6d6bLJuY9P7DZOkp0HsI2rU3x1
pyYyLp1oxzr8UR4OB3Itv2udzITTP5kHR11FwQoLHWO2nOk9rUnYEVxbOFHT/eUv+Km/DBlltmx/
Lrp2hWaaCCtxWYeN1o0igQIyKqqLfFh8KrwJ6jizraR1cXfYE8EVJ/GZDFqj+pOwaZA+3zOJfZrr
4lQzT+D+c9kz3rxfvOY7iaAAuK+NLqvdnTWEDQWyw+O10Qz3yCer1CJWZHAEFM6nIbhOt85LiMfb
/J/2Jb5qPBUMPgLl5DHhGec8Wv9In8SP4Iyz0R6K6zU7g6vFwIypGjxJFfOEw7Ira7totcRiMdUJ
RqOMuZ9DmI37c/VYGlFzG7Rhkx1N5zCp8L/1S6osUHopR1BlzEyozx56kR1MpuJnAfNTxhfP/U0k
czUIdPOJiz5WQX8IpaixnJ01rCkkBl/M653BdcF/VrTBGcJK2h6VkwdXbZjh7Z1Q+dTVjLnmH8Tl
0Gw5ZtWd4wRPqsHcDPE7nic9eufxlqQAYJXWHs5LJNWWO9x/AyIjkFWVwEE16cIDtY2IMygcWXp3
+RoIbJXE+TPKs2cESt9jDaS+3TElhO3qa0HIkIu+umEuwt1AvaQ2sxnOE72jVEM/bRUsx3bRCZDD
hF3HnAdqwMubl7els+nh3Al2uYf5yOT3d/oy5YeCEYFmF8Yvl04WLMsT3xNxl4ivdPMf13i7tVqJ
hhn7CC0AIz+0A/pTWgxxTbp4M6DzLAczmnuBAzgpszPVuZR242gaP6WUK10jHYMHSYFCkQbuZbtg
bxJD9is1j/P3IgzNJ7wWUay3iknmNBA/2mxbHgaztJ69Sk0BvF4SvKyX3bogLrA1IZbf+XiYKYhK
rqW+0B7AS0djWI0OYarLondh56VVTB6scjNOKM5CULOYCAn9XAKY/XgeVkAGlIf+WGF2JMPAmfTJ
MYuiyqbWWkh4+G1pLeZHy6Ks9ALwylKNpMa+J7nRM7z/2SUKvfB2yt9dCNp0yD3yCWSikEENhNUY
pzPM/u2thYez/yjVfZX5Ip86AfTWxJVu+2U5v+16czufvA3CCtYkvVLFcHLAK7jxkrdlLG699rmi
SSrdTSBr8N9uK6hsyRq+9FUaQwa6Ey9m1rpLTaNmEJzEflAv6wjEIV9WsZBAPMqmcx9sXTMyXjg2
0Un0y6ixkWo/Q0Uad2uwEXL/i5OdXPK6lzZjuqoO7BrANoVJ8iSiowwwSa76skX3ltto/Amr6zTm
SXNSTJwTqZTDj+71VSrJRvY9Q310GWDIre9gnZ5bS763T70BztknOwxWCej23h6hHsDthFGSt9Uo
6uWdXKNhFOQMLT6CdZKjgLFHY3j+zUYmdxouyLloBd8zufWQkESqXLz1VKqAJHkKGTT9oNhbclBi
HOZ1DABarMOPGomEkoebtgYLjivQDm9cajcUvhejwSqurxNOfKYCMt6WtAQO1RowTx+FbQ+OhcHc
dEMn3Pb1O7+0q0GdVwyLIoX0ApWJYaCqLORiynWTlJkr9UFNe8cJD97UCIweR2FYmI02h40tbsH3
kKAgj+rF94OPdFoRohe/yKRIvo8E0OVOq4BWWVX2SRTu+ORUH03ksMX31nCHiv84Nmg5+SZ9ku9R
1C+vWo4dbGrjJ69cXg1P94RS9qE5NzFnNs1BHKFwve/ScOOvaIbp1yJ4d3t+PBdLXGzZO6UrVvau
13hryA2koD9DQI1QogRJN42ZiBAs9E45/9VwjGxj/O82b4GrV69hNTh8nplXH2QSH5e29W2bNpyB
gr+TAzIIKDoetCGutKol9eq0pX7hs/Zc8+UFCRDn93CpnfyaQ5z1qg+o9p3uQhdRmWdakoFLWEIr
KoCDBG4W2idPAk6TYORTqSRfp/OIdbADmGB6zRsDSinpZf3k0+VGyx2VzB/dq8jTcrT5PHxHlb8f
Olah9/dIRrnt1o7gCF/4vjYrI8B6aSLY1XCDRN/R5SthR7cNGngE5oWK60DWD1eJNuAVS2YeSQf5
zUl8A58cnvxtFnnaE8osnaXm+VNA3ZM5bv10Bnmc23k0Vy9B4GxFfkIeZuWQWST63X88cz2Dmmj7
jyri6incQZR4/lTSOGWcqYVbeIAGs0QMv2N5FTHvPEclwAwMwFiiurSPfk2DfGgIgMNJcgkR6L2E
ewRk3QOLlSh115gW6HUV2ek/vgzPHSwjG1ieEXceYQkGGlcwx/kA92qlxKaR8sc5KUMQDzPuz0+y
mPQqjqMMsUl4FPEuarpqCAw7lpRYSW/GSQB3qqsRKhXEvCcCBtzgZMPH7SYFqRJPpf69rL0Eegnq
qXMis756qunTnXLrKuBmIpx7nSHBAd5hDxNLrK+pMGFJPcZw+iAeOufvm4DT9uNrfjlsJN+GFCan
K5AUwn12vcNnaMCOUo17IEcJ99vuKffWudT/DcWbraEWyakyRu0LJihZo44CesppizPFosYj7oqJ
/cXnJ2rM7RpwRecx9fdJrE/S++KPdwswdg3ZUJ5mj2Gob3MdEzTN/mpxQ2vtsIb2k/HqPWTW7nqE
IUBXeY3XsNCpNxN9Z1aPazjHZpobtYgOnKQBDCD174ZUIKPGMgMo+3UHqjo7fWfW5vFaNZS7LxgX
yMx1oZbuexvWJn10P0Uz4lHWfLIZS/BwU7QnVNbBhIp2hENNhRGHpA93oexpMxKrYXP9MKQzTbK4
Y+F+CD7dRG8rmGfHSRXaBwgp12trVQTLAMWxswtPldHnlIprh843KFctkiIzlWSGslY+1XgEeKZC
gVwq6oB0lE2bH22Cj87PipoLGBzUet/lbifFaY0sgTztcjTTTYj1xH2BzSRK9sppzPHLaJ1l4CRk
XXY1C4Qjv1uKPlZmqVqz9MlUTNNMzri56VEkmcLJPsbv3oak/itSem+6vs9o4aKRv/+i6xy5G4OV
8vUve2bUbPzjxKx3KXMYfCeUEEvjXZbESDynRq9HJ81XAqBkz1rQUBpLuWXZzu0YAmM6RhcL9vc/
gQxfLugNjI5vcpYxnRnM5gzQg6v1/DBvGlIAkxw/3edGEd7RUw4Dsz1amvV2GDUF6rnl0cLKA4Hj
gye8SEhBdotb/KH7iUwFtOv+e4nFxMfNg2huBdCpy/FDP0k0xC660E1z3OWjJ7bqemBIqRVYU0/S
xXFcRyxW865QXGVHHQebK4X/4XsakR/wBqd0r2QoNWT0DtocjOAdYna4pVS3agbzCmgCdcPNtbNQ
p0G/5s8zRr29/TB0ef2c2Jf94Cd7iV9Bpzxwo9e0skxfzahLWwFhPRHjrDaMJ70lHwE3CHa1GUoh
odcmuZHAubcxZmP/rKMMjBQYnRPZ+stW6QGEZFinJLoeQ3l1Z2U5TRBozHVR7ZmQVQ0optJD/Fmn
OYokv692M49N6jpfIlMEVp4HciVFwjy6LnMAsw2S1tnr//zSQdW5aFKeujoxEOWa9zCkf9vTebVr
HVQH8fvVy6QJ+Ysl6R48PiC8mCn9SZxCykOZKoiAN3isPrz9WyLO3wm8NzgBpqtk7BDmxfwc52HT
AkeApcq1fnxgmJqhbUc/Ud9OYXzDLqxtVxZxadRwHMRVkGYc1WpGlevMBp/6iWyiGz9OsHCsNloy
XhaqdBPrwRJ5wqQ6xIwMUnbsxR+p+zhgr88oP9EO5XtzD5D6kOM8qlfFQno7q6uVDYUN0jrPoXtD
oEAEkYf5HMVj6nlgpQtiFmYmds+wDI3SRcW8PBuvIdj/GnFZhbegYFx9LgSJlLo2ElS0LF6h82Gs
G8ZtFeHXD3I52JiWSuiPpnq0nZ9rhLqgbveMUnUdUpgErJCHHrgqpo7h+5zv4G3H89CA1I3FWTyS
HnUvoGt7aTPiZFbrxp+28x1dv9k3zw4zga35GfVydjE0MGSkOTbFvHI4Hfsmghh39hcqWXWQ1/vW
cjFfsUFuoInPjiv1n9KsW9z0Zj04OWNsikDJ4vaphS5ft9U717KB/N9pW78RAgFXePgiy/ex6n8H
NBMq38EDvjtkWj/VrzhDrtKKiekYCG4qjhDKItCdy8K6A4MwoD2Vk8z9PBGMfm9S2zwf0f3h2nLQ
nl7BvxFI/2U4U1rZNGJlE/9U5r4PSxocOlzSjoZ95zXlXEsfGrUFSgLaghALvyWVI9TzpnWcFg1G
QRxnixcrfcexfiMREnqbzna8xqYxkp74lifutyCwxTO1y8Q9sHSUT+wyDKzMJpomLw6mzrDNN0p3
cVnV7aOhzEc7PqbnNwg7cHYJcWYJV2v/zXL1fHNej4cLH3MbZU7XQM2QaGum3zdadvUlWIVX1Vv4
K6NC2BMPt9t+90TU5ixnxZIy3orHpkzDZ4PUBluzg04SlkEi56DlejHV/YH1wbRhCZLx+9FLfqCU
MJOFM48QZWy5SmfjxVizfe06JdBzhaLMHnM1rotDlqu090kwAbQOq6tHc+4hgXBZIb40GHfehPkg
ggy9kYSOYv58tGLwpEb+Yw0TRz8cdjEYfks6ApLw2cfRDs6SZqSdfhgXrdbVvU7mqCnnOZRt7iPV
+a1O1FAyNcyInQK6yWZ4xbK8/0CLMs9mMosFnFTNBvO4ddvce58hL5iIiQL1udfD0ANY93stXliL
v6IiuQzwU1sTTQrwv0rQSvep68C+K0TxHx3xWU7LtyOjhahdK0WVUlGPh5cxL3t6GycmEGTds37k
pqu9jFHhJgXLUcW8pIYE4gy0oB5xnYYrDex9ScTu4z25wrskvxdIXI9PFAOWXUiljc570lGE7mnb
wEm+5HLcqBsamXQWGhmh8ZiKP2oQxtBs27iy799z1a/2JnxQXQBiXQQ/mGZ4Zd5rEnj5vKBWcSt1
ubfJ8bQhocnQXZhfaFOh6BEsjjtf0u7ZFPsOfB7HFCG0RdXtCnnr5c9Eu2LZ9MFHwBZhLD6/D9qo
eS7IwZxYeLdZ46j5I7mmI/UZRLn5rbh8CpPgGbv2KO0aCvX6V+djAj89m/AwNdyKih3eNKSL6ZcQ
hf8OF3OQWkwPuS2E6X7viIvtEtUb9ZUwWxepBdcYoi8/2EaBszffJ+XpQeiwI+EsxCM1t5EBI2gU
mvogrPn8hyIiY/Zy59+vfsDMfPiCDopE+s6GHkn8Dk7wzYX0x/bOrIRf0pr0pwQWDpRdCuvJHatb
YvPfxSzaiVQ5WavDRBOcbb1Iv10MTAEr8JsIWtoZ0KWfZ6MgHpFYF4XStrmzJUfTBZAIcx0s0k8D
PcPEGxxtKkidBZppzyF8R9fvKzpkG2uRPhyasK81WcZEdD9pfXE36wVwmwbBTqbZ/XksY60qGHgO
ObpLieynslyQBEu5V2rfJxdcgaW/cV3BnON5rP+uUUaj4pkOropXvm8bKiYfuoys8Ot/1uQiBDpW
0kYwoOHgnQwE9bYJIsbrl/Q5Y5G4j1rPpIs0CkwqqShayufEEhMhBxVzti/BXc+8WK0TgVpHc0Qv
yxQsvnEGQF2ye4j6vlCswQFgqsE9KZ/xjacGpnVMma1Fq8NUItLCiUiGXyVUGyRBxsPCUsgRxRMI
DnWzokQqW38asaPWMfSb3ptIZX/TLNCotLfXlVfCl3WPHJVFT/T+hCMZkhtbr9iAtYFGGZd1zuwN
7+Zy1aMlQOl9kNSaliIbc/CN8hUlgH8gS5k0WAeiKTdHdYy++MzRA0kTIiGOwunYDz9scJZql0jD
pEyKbD5vq1dsf0ywq33iAVMQJSJA94l6TGYG6NYUtgcQWKrkuntA5tnFL+PwjR7RZkDxLVHf7hUH
PTHepPE1mGFB8Y3MIcLjWux2bbBU8QA6K69c9Xf0RqxcRm3bgK3c6PvkW4UYOEiYUGVZKLLDNGiR
U8V3Fx6enbS/HCbHVCiAVoozKkII7KqXUehMQxolkpeW8SMGoodr/LNM/NoJkHg2pZTfJjedYpGk
RTY5PADixo+iNwPwHhIUp9uEm/k9LnUKFXjZu9y5aJCeBr4efYKUXmby0VcLSO6iV7rNW92hY/Wt
cD2NaOTmD83znB9jPERujkL645QAxeQNVInyMuErVbFXWIPc42BRchAI3VJAkmT3QAgGIawvHFcL
Pr3ul684lWnOLlU3Fr9tgufWDSE4AROUUIe5/jD2IAh50TtRJzdumt6AU7Mpe8MzDoEAfHlHk8Uq
NM3sySYUsVTzRaiD4r1rwe5fjhTB7aeJix5uJK2gZdGY5/h55WEGRWcwaaIRC6ueT0k8jwtLF5QM
PgmHWY+tt4Xsr4ypLxj2cAaGIGMqnWKJmkSJ18f1r//F4DXO+zwydHQ999VcS/MPUvSRM3NXsaej
5+hssGKHpIq5JX6sxpj73jGyHuvB7JZ+kCWTZa7s2kVybrvGUX+mjiCUNZsXohuEPSPnkFI5XP4I
2oWChj6uP/WGGnHd6pb225I136WukFzmAlHn05e7qlchr/th1C77jbMrdMdOVZUphDux8MCQhVQr
DppHWQBZDI2S2oN3Lh0bBP0XqnVbXFE/+faJNUs8tI+nVVHck2fCb/0J26n2+U5OCSFl1uc3UmaM
ZTYa/x0Khyub5f/cTGN1D1s0Vi+vNdS3zbvnZ7A23HDpQ8PjGwMm3xP7qvTNqZtRntFoGPuGON3B
uc2AM23/6hXQjjZMp1h3HznIyxV3eix6Me6HdWYDcHk3QoWeLW5r+vCR1ADZK+DekEZ5/YpOVL5Y
fQGoK5QZHXSwv8Ij2en9fwPd5QQgZcO/+Lgor1k0wzOr2679ehaGN2yTbKeTBKfMTDBwO7vhUSBh
8/t6nvCcc3kQBU81NvZg8G93MXbq2RZpcuIDrhZmlQr6qI9ViVZRSlxN6txSF+bWQxmoT33RprHy
Huz2ZrCnkQVlv2Wv62qB8Djm+olayajaqN/aDK26ODUvV2f2Ln5iZ/phocLaUpnsbyckH4+q47IC
H4WYbJlZkhyPBCs5dQkgEXw0kNeElHgYVNF9Eq/wp0ASbso9mKEyaICsu6V743XgZSMAAaEerM2G
O1dD2SqPFyYZebkjheROI2I10I1xASWVB0quAsnLxjVESMe6dvUADwsjZIzDQy4wvVFVuiE1/0Xp
u0pBkvezN/z2CdZaHYyjP1H939GMcatZ6WhNCQdN+5LJvLuYVk9/GwSIgq550hsbKXcztS9DSLBM
w/f5SOc8JlptI9qMnd7C1zwHKVlVh/Gf9tK3N6dNbneMGdQ+LMj8/YU/9ito9wtjfEWWrw+3QEYz
OiM+Oug07SvX7AYVSyvzmnAKCYUrSu1GgKyGRZHoOLGj2APeugR32SbP0ytx8BUIqoc/Tk+jcmBw
3UVCKUQj96pjClzNYCdX5ZREW2tdD3JPPg6acqdzDBplyE8U9ADInDBB9kz47CfHAxsIxTh1vCgB
tIsrn7zPM75f+KCGa98rpyr6gmwULJh4OTE2O6CqJ6Jnm74S0GBIJKVAEGRQm7wQxQhjBOUiSQ1u
zXtnQ60olBc8lWG24p4ElFVrRGtuYSDhpGgfD3RWcT5NDPqr0w9/NM30esDITuOg5c6DQ927HcuD
KzpS37GtoeJKwIw9QC8zgqXkGNEVEf2jL0VYxBgK824jBGFAZ8VXoBaPCFbZIV9VHh22MhNFJX1W
7AL5qfe3ZYZkMThtzvNnxkbZkovfK8oA1uAyQ7aGsYZg2IIWVoKc0BmVmB/tsF9uWMIkcko1DUOD
H8KYwvQ8hcBFq7zV9XduVN298C/FUeh3khXUT0EFjdxCJzFx+yLNtCEtuLlHm9P+CdUL0Q37ih2M
2EjZQzC2Bm+UrDHB6kCGoBsHUylEPUObYRf4LHmfHK6ZJnlMIz7UZrFlG/5GEyqBi56CDePz5kVs
EC5bPVGqQnoy6jhrEkeHPOjJQoW/8QXLuB1qEl4h41ZCleR5R+0OArnL0ZybOFIUo2i/l8R93HE4
Gn3GlJlP7JdDL8H8yockIMtUCqYblOa8FOu5RfI4Y6kw9o1L3F7qnkglU4aixjaPC0xPR/O57uLt
i70cvLnEkKeanb6wiyMKiU7+hCPtGtbW80NoSDxk5JoW72EIosK0fLJ5sznq/ZOo9tNxlRRMIino
Esehmm5croi/xes0wAUgQU+bpryRYXe6+bafer5AgHNEwueAFALuUfdg7s83p5vK2c3jYaI+//2y
JsmgQsgxrCY9JPxwfWdp1p3uN0dC0PjgLLsSoFnJVNaJejVEP4c5Vtm8r2mCaZeLKwbiZeExuE2g
qm+NaBmFpxyQQS+zbxYAoU8Ax/gLTM/GCnIckJmqKFmtGO9cjbuPuwzJ3Hedcnfmv9I5PSG9k+p2
IQ52gO17kNAelDnMlV8unYvH7AUqQ0zbQ6a0G1zdCg71hyy0d+D46kKphBN8/WBQUmCCK2YGEiry
C/5BIHNIZaVvJtyK3H3wmrdhG7xVfVH9JN6704na28cTaTQe1OEkbuluPee5MPRFu7SOXLGDrxSJ
lqlVnqdGXB8+SzOUw1RCQEFEFwEaqGm8TupT3eSqgJkttQDwiiZTYI4FANU0gl2NAD7P8D1qN6G7
so7JzCVpgv+B7oFeyErG4gWNJ2NTAR2oY+7TvkTeZFPeMbbFdPQp3uezKCtMKkt+wX+SENOLblKa
FOIEi6F8c/33FbqGQEMJKIqLmUiB8Iim2RgBkt4fyPsuSq335V5buHg/vkf2L94i6+udI18c2sGa
IN6Fuq/nUJDIxaktXE79uCP+YFTUGousl5pnxNJ6DVS2GCG/XPdoPbEOmGF7e/gd4hUX5PgtHsvj
WL9/yKH6+tU2Jsx+otgDYtPHXZrqJUccECW/rrhXB4evKGNyJ+cWWrrefb1ADreWbE2J6HT+cb9M
vRuAoyfEiWAA5kUI4mg92nnj9nOqAZ2Xc0enyaR29D4uEkIdLVNPmx8YMq+7GtcHO0UXRrpvQKz7
WxghcxDi81j9mxqQjnrrG9VZCvBGEElYLE84jD7DqgEMBHE52WNP6pum9xw/AZEaMSWWXluI4VWs
wqtPuRZlXhZA9fHz6oXxsgXODORL6EEdF6NYOsiQJjifYS4ENWubA7kc9Id5TnT1z4tEHQAVkWDV
MgrVDdtE3remj9OHDGvsJQN95b/OLNDbvIJSCPJ6T1G24CapwnUO8DZcnWiHg+U6CGHgnogkudvy
zmT9oFx77WOxe+uHaWBLxTPgQFXd2UOF1jkM9qWy/+awaKRqpAJyW445wnPRD538lVHpMjZuFhN8
RzEINzhv7Zhl6N/xorUWCN4VMbJfpDzTQf1kvJSSsxLkus6+Dfs1kxzwtsAKhqQ8qK8CGKlAuAKG
ejy1fHRSKlF11dwAXFmJzuVZM4yy0Vq2dNSqoGyFpH1Kjm2cfhcCGiJ0uAL4IPM+1rSqPlWwMOar
6ZdUzPrtBLBvFonWKoyspzZZsm+RKYXUen60j6YhwcntV14Y7dhUwNCkPQMjKm1pbXVsXRY/4US2
giY0qSJtm0CV8of4kRYiG6rRUtKtr25EjkT5PaNDqWGATI+oQMah1SaL3P3nUEsUf6PvZj35c4lR
pkUTtQ2of+FFbGza8DWr4EMgw4Ugw+bd/oi7CMtFjUZd0mFJ20nKcPOY8NNspsAbZ+Xsn52UOSGn
mdgFfgCseH3jWHwZMWl8o9eruaCc5uJOfryPcZMI72XdaVq5Rz39cbz4F4Oq73Fr63K5H11lgWpo
PSwYjnJxU0OpzD+y/N1SHPG2+GT+kwTzG5HmSbdTm5ztdoyJzZ8cYUY70EKL6dhCH1G3OaZsJKPe
tyciEiPVKg4wFHdnma3QPL+tDOlkKWqAt8Ni7eYrfOOotfoUz7b5jYy6+mFRu/PvFcIqih1TAKFT
EwD8mUS8SWOAoUwKYFnEh1zSDi++PT87XXstqRs0Pa7u7xcYnZqsstE2xY9cX9Hm/MTmnCiiQLM9
BMXewCxkOywQ2uuzLQIasf8BrWVR+HjftCKi6Hj9/VQoKQIqk0wNbJJacjJqso5Wx+6cXexBpIgr
NTb3xPlwCty0sqk67pRb97sy5VRhYZDEy5DpL3P4UrxpPxACMwTbnT+wvGsyUa3z6b2iaqoaA+k5
J4uZRR2iv/FUK9YP7RZ5f8MzU8R+81J57CsgIzKtEcjZh03OFXt6H9c7SDvcmbi6nWflb05dgZZ1
ezY1aCz0UYmZ1TosaRkImpFvUi2Zivk9K+KgJiGxVlrGwXy02bDs42Z0sm1ICOIMOkAU/09xBS7/
RuToFYEvAL0ytOTCfESC0WqwqU0gYnAhXUTVrPDvkXRRxDpaaXLCLm6w7EhzKZcoAM/ol8JjfTlY
OLfP9oZ6HbZlfzV4EEzqAhohdiOr3Gwzgm8tU9W9jzRojfvVzRf7t4twmGVapCP+1NuJ8QC+7ugQ
4faaayXq4HdNMJQJlN6XOGltmOa5FurB8oSRLBT4Z0REf+22YXlkE7R8HvAjt6kAiOI/6rN2YqXy
rrlOMHp832aJAgmc80hOi22il03YpB/xMAxAeuG6TwzibxN8iJoKqdBbpoNtCt3t+QS1k8zOP4B5
UYP8vg1kyTMlK0kjywzt+TP8cNmPq1blsTrliWH21yq3UPHH9t3r/TOqw9AoHe/+VoLGmQ0ovRwh
No7lJMO4Ph/JvVoJ/qQw34Sq8MS0xzhRjXgLj/QgSIqIQfMcJDbiueZyrhzc6Lb61dLZbvzPbaBU
HOSNQEH2he5fvlE4p0CmvAOiUZV0ikamFwVh9fpCp59zCPvGaYTjrZ1aeyYzm71ApzSB2m7yAKFN
0waiSuEfz0wgiMqBugwt8kO3El+eQ5fvxQfMI9B8G3qcylTxunUq8hr/aefmfjOVSpqGICh22876
VsCITG5FED1djsVWOyfmMdYRAoncT/V3Av7b+1OUnrGb1pF06CsdjLeJv159u7mlJYJe+dVrpGq9
U/YoifRvPf1NL1WZUvquL+C1zVxgERMVIE7EYyPzw6KXAL0JplEVNbJhR/vInm9pMOBQrRA/CUHJ
LSD8tRxWDFhg7UDFHQ6+RuP8AkJyzmxgzJkN2mc+LHUZk/3S79hwEPBLDXaiHziFUxaPcTqVIVSe
EpYgNg6NGhjci2HX5MROWYNwB6+xAn+btO30GDTwaxb6QfHIdM5MkQjjKj/s4OQvENf9m2sHSQg+
i03IVSOjKqmUYugri+rBwSuCFuxifHP3ynUCLTuysV6Pm8OGLA/7O0ImxOjE5OxsNRSsawX9GX6v
6DxY2WsTPj2ScTPUHnr2lc1j+iql07bTRq8fzw1PiP+h8BAmUtyLfc8aLybKPxZ15WjDJTz6C+1q
OUppCisoopXjnxXDuAhjm/wNu8EYiivRhRgTAKcmFDDzCY5DT/N89pgtyP5zfs0yTZ+W5oavc5CE
qdhWgAJTdbecvMlQPY96PEZu9fnVs43yTbrkY13XWOO4vM5gvg0O+P/llLjtzjGabHBkW5oBSWwN
17DXqspP+xUxhYHZzCZpIabcbVmWwcakD3CFKQlixnCzE52gZZ+F4tSTfSAjDvCqaBBAQHidVR42
3771jtgA8dnsIwvatoJ/0XU0ukNHGA1RGlxnFKeXHnetltmym5SKh28Z3YMY9xUbL8LlLFb9oPAt
JURZmKSs8dVuOJPSpHQ6rH65PmedYo5VY2P5zgx4Gmt3KngKvkppY/QG+eWk+y6YRqGHc9AWRnqM
BbgMcnw8wTuwtmKhrgM0abqVRyOm++a1FA1ZUHS86PyOzttuU3T2ZkFg+FzloitwFkq/D2V319Ki
dIE2Ggd0tNaWdtwVj6LUbIEBQFGsBH1naIEhmCxoJT1VJpB5W4kDG81wPvJJssbP3PDY3lEVunhD
HRRs+IbrWZD6YgrAbR2QOh/UMzGO0DiZHaZIUuwr9io7cHm456pagisk09JvQ8evVz8HNTKLtke9
xOwjqHm6wZIlTJiMCeImEQg0gcS9YSZo9WhMcWNaKShAl9A9jawVGyLjuIRjV7tsYZRcw/MWFa5E
TuezivUm374pJEdoDzYDPYkDOq7H8kRLn5BBBeetNhVRuCSXlR5+giMsiGhItXQpKevPPPEKsbZ/
GFdrtbAsbSSH1YtXj1b0AFQm5Inht98Esok+FKYX59Jqo19d2MMhA4xHk1mzCrYpHe+8KZSelfsA
67oCD2oRwh5Rm+zLPXvCfcc5Ch6AaIW/hkuWiwL0XYUG7XpT0YLVWXU4O5+J1kGnbSaMQgQq5umZ
jgnzXrPe7Obzk9jkevAOj8xQX/jlJ9WCBcJZuivOPzkXX26koO2zvK4vRBe5HT4gMcZgdAWdCKKD
QV4O/otHTQ3byfuUl7AWf5vyYiWZzGSwyASt1jI1xDDPpm9HdUOqJavBk6zw7kcSj0pzMc7w2Fxd
UQJhe0NexU+LNhMXIyYVbpBjYoi40cQfTSULON6KKvY93LcOE2OQHr7am65yKZGvAMyDzPx3awxb
aPyvDiCtC03A5uYEBGbfAnkhbg/fYLPhQt74cBts2PNk+TBYTZhpa8hdHLVbP7hVeexgT6Pc7FG0
EEjdyTWdHODJq8SbiHG1vGnS5Kb03ZZPhoxKo+oz3EGl0mOc0M+Ne3mH0moZAIfYe4zFSyBZJFuJ
ufxyU0f/X7cqjN/Xk7BgI+e4jse43NHoW2KiwQKR8JTdgiZS244qvNOWdUQXiH2S4TGYwOZ9CVZm
/U9iU/B4Er9JVUUdJP/kLGbgAGIff/PSgYLCgYvFMStfGmYyWBCi2/MJgmk59UXNdpUjYKNxxgcG
V2pKShegoQo73+WvhPZH9oUiqbQ4slRN4l+0va6p4hcU/krjHK372RGO4QpcMlrKR19pY9ZXQ0Jc
eKx8bkGB4L1MbsKDr2NO9tRnNpZD/zeFI9sRzSZjNJvex9JmYaQu1LucTuUx4XT5GOJv+xHjPprY
dSm6E7pqDIs1pDx1cjAOg+hjlVpA0Mi7teb2wkYQoeyA0x4Q1/4XHxUBYD2jX8+tC9Ki+Mpkzswo
e89+sLA92CjDdtzL0cEIBiFhAfIG1SPShtNTtiuDbDxNH97OcosaFc+JFhOkMhuemeeAhFX6ZNPy
gyShzFE0kIh1goKm9Ec7QadzGfU3mfupFpa8LSd6uY9LPbLnEobZPp5PTY7PHZXwU7sVT3pIwHAW
D9zS+JBdNkdsF6qCUe1ixTwQTBmvQcmFDtRCznQyyOaGGKbnKMe4KVZUOe+mwX0oxgeUaBNoQRam
Dp2Pweh0vQTHqJm5KREqiyclrA3dXyEV65SPGHmD+P9QQXSq5Pzc1hHPqhEHZwhy5hk2MQPFX/O8
Fd419PVJ3M0enGVyjNpkfPf5E/LpzYMCuAOH4p5fNS+3FNCVDXdl0b3e/YBzGKzeOvjWgVwoZsHT
/Q3zugRFQxw9j6W8wUGhxdd4tnyhtU9zCsoQCtEa+Hur5YWCbmBDFaI0rk+KN6vF0weYiRJsy4LN
Zuf2N9CtbPUnrPPUx9QASigKeDnndejgCiDEYQ1KfnfA7Gxxfxg93uncFI2ChVQCc8bm+Rrq+wu+
VYzIqhcZ8HzIKhjq+WpRY62FcSRJ0MerPUcUkcB4xTZ6odDGfSUMSW4fiTzZsfR/UEm6U4qV6Osi
jTGYFzio0iJnkN3FTtsVi8WyqGTcKG1ZLy7ODliiqCf+oBoi0DRhFIATb1FVery2siidfk5zf34U
mRNdHRrYagVGPbRhlzIrfOPzZM9wKmihs4ybPXaBXGKJVE1i9nSsR6BNN7Lc/haHQVOFqTnC8yKx
YyQEBnI5Mg23yQTxfoJvsqhZlyVmwPZ+0Yjwwgb8Zez1t7htF0h5LB/h2BqsCOBwF138+Nu76m8K
YUbxDbvpuvxvs2Y4RRvPY1XRxdxLDDANwMXMFNOjbHbUmmEhLi3r5Mqas3CfhVf2JywAG5QCTBJC
badV6uKuLViPR8AQSyZ6A72Q9KxAu06pAqHT4p46Tvn2fH7185jLQ8hP2NrIjqL2wIuPcj7zP+Di
VKCpLgYNaQM7SjatO+yRc00G6C8g9y83IT0cYCSSzh+uBbBuvdRsPul5cWHiDqbtJsPL4z02gIUS
D06QTNN0hJb/0JEJxr1jRYAR0dS9Kox6P6erncNtoK1buXj98Xn/bfWBfwINzqgjbK8LFMKUIv2u
bUMNeM+1tb+4uNVmdaFHUxbrmRVx1v8p372aWGfZdBF+veaMQTfWsgq8kyzUGIZzrN2BvcXrFoxi
n+IEUd1ZbSrZ4ID7LJ8ZPkRXgjcYFDQrPocx7EYJ/wfo40TA9wtzqetPoQo91EYxq8wHo9vnitd9
+V23Qk16uP+0En5zbpjf7+GkBl0he+F5qh5pDq2dz4rUCZcA0Uc5pXJQhrhmK+669TFbUnXrRIdd
5RELPdPwuiMmQdUy2fFKu6iJAfMVo14uDIx0k+c51QIOcK6mht8seETLF7cD9r7/fAdhRLMoWpnJ
bhVuqcBW3RosTe21RUc8Oa6GEPy3TKmIKplke7+3nDzj2+UcTfVlUmfESSoQPfHYkz2Rdi9CaEl5
x3tJFzS3IxkDGpXfFHX960GiILOys9De8JS0MqhQ3FJOv+4ib1ytAm+U+eKNtkkx1tUoOgFtNNBe
mTmuCK8NRxqEKviTxWGdGdbBuuvsprhF4M3w6nPOypTDu9Fl9WSXyBup2d6rIZCIN1NXWxlj4iIW
G2idWb+yiyAJVk1zbgdKcswAPZLdPwctPmcWXbG7JaH4EaEKj7IkqZ/jmpSPEqxMNq1SkkXq1w5E
2efxCEzKL+ZlbkA8hZcg135+nVkaiYNTB618ezNsOravxOeKQyYO3dnO/xfkMiwXA68zXIZfKzdr
TvVPtvCz0zF9A/4xZzr22gU0ulwOUhYc+bQ1RxrkwP7/hiM+azvmbdBwLGmkDSQ3QCe1YHz/iYeG
eg2bX/vG4/VYnDvb/XmpLPtg3RSJ/JR6LDQl94Fr6clQ0oFPloy+lLnPJE4ofBdFvUaK8fhTtJmE
UK9hSrlR7Do4vbFjjmf6K6KfP+4v0YGQ/kvtucM5yjStearBwkvxNe73ROD+/9Uxyds62riUz3Hu
vX/TOOlMyXthMX/PQjWmkTPJmBvDaF2HdGaEPC36R4hQGGFSQhagkGyJDliIoxyG6Z9FDkpIUbSb
70GBTQk6Oe4kh3C6AvnMgwneDyWnI/AtijUdAg+MdpJHgp6CW/MxdJb/2+ZtCiM/BTgb8NDsNDtG
ax63nxch1X65Be8n7vA/6el9ieHTzwhmSoNxrqo2UtT4W7i9fP9w7PaGXIb7ozs2MZMDKDNnpx7b
61xEJ2C0PBjZfYXWQjhnIcxy8Vz76v4iCMS1f3rlWarZBlYkotymDtLxX6uWijpt6dwdToC4cRgD
9ZIl/lRm4v6vzmZqE11S4qLrEDhdjKSQgSvsnYKtNVkEnwKR/RHo1cprRhTwvvxYfN25Od4M7GT+
E+haTTjhe2ZrofY6+6thLbenz6RpFGQCu9AlZ8CLyB9Qd9/OYh5eBn82QE+YSIR7+D9MpSlIfkPj
ljJPIfdwqYxXI7bWbv9QsTWFnQajEvTTVL3KUTi82C5Q0kAo9exe7b/4M6df88SNIMlDxiNTvrKc
QAblNtA9PnHyTN5TckEIQv59Rvi+ZWLe1rTJ5xddrUu/2nUI/Aq4dk5XzexzABeBaU81NSGSQYUn
3p3zP9b4WHxTzUnflEigyOFfMXvp/KGWTWpK1qAPLeTbt0gcp0mnB5kPaosu4rAg1GKd3han70v7
w5eZMMYlXmjXzw4wm/l5VPzgShc35vPj0RZyK5FCQZv5gdsv+olpy6lJG84qq52sS36459sWJ8kp
c/CSpQ7M1RFjz9FS6ktwhwJU0aSycivQasXtRq/wyBvY4zjPWSeYivIQoNgoTu2eCuiVqtG/K21+
O8LhSmVKWJiUfI5QyNQFTV0LBgEAIBllCi/jJLugag8GHFK9e4q1tTeXC8EHgNduN603RBrb2I86
+1U88KlRuR3qY6gc8+dB19GVCxD4ua6DfLT+E4KlJSfC1czER+MbK/ckGotycss4pcBob9d98OZy
/z4/4jY1EwhkeD7jDTbOaCsvIK+3rdLT3QTbMwoi3gVzpJsPrt+V3z+SSOv+ikhZ0ktbvDO1VgjS
j4qlGQMwWdIKDHafvKin27arNRYaMsOwhHMDTy3B2KBwjSWeLH5ZO0mFnjkmvgA3HsmPzTeR0sRZ
rmiHYbi/92nXBEEpf/hhlkwXU9lRwyX3wQ7qcnE6ozKZ1fAOJyhFN91tdrM9eSvKBoKulaQ/DrMx
Rv6YiPoukpng2sV1B8UU7Lj3R3mElxZjD3rXJr4s7/UdDybpiQnyy7xKGU6F/bLbmI8P+KRsNlP/
e6vlxWezgWTzHPjgiZ/6ZRPQsbuUfEjRMcB7Ji8cd3BzWnDOx8/rUDWu3EG3iSyLa7d+uPWu+aQ4
yTsiP5epkZJ4FYtjE8KQxiACfWBH2Jmn6dujdE7nEEqtmRaSa890ubU8fZ3LvUK8xuA+M6Z3lhTh
Xruldl8xXFTjQpac0gTSVs0G63hKSunyO/8IBhmZTCy8o5xrl03Dicerr1DpkTLF5uIjZaEPnYDt
FB4o94oTBKFtNgUuWgwSIbvlO1/UbYLLAIBdh++Iwu2UOrGEXb80Du+axUQCCc+Lvcu0oOpUGU6c
u9TumLDK5NVAOzpM75UJ+YWIp9ar9qYCzTW2rYPQAVSGFJCjlLos3IkGUjdNme5dro58kKi5CKTw
tATMQUCJI1SmBskYjNWkZixn7IUJMsajI7uSD9Jxkxq0XgurvfAdlc7DjMKyvBTMOQstpL0i02If
rXz/TDyTulbEm9KW2sc8SpKuaG2inapy3MF353BaZOuP8/qT9QuKZHlWqvVxOORzLE1Mhoh6z9SX
iIjqgSxKVCeZNZOOWEIUbi7QnK5jk/MYJEijV0Lu2h1JKWigtFityWojxWDwxTinBV/eV1g4cFr3
Uif5hP2mQWy+3z6l2BiTNrx6xDPvrpUvvPPxpvtUBk9Hox7Ucv030Mrov+4f6tlKYkDCNwaDvOyw
zz56J5x8blMHSAxOQaqiAg1MGC6mm/cYPfFqxIc9DtHgqkE37Q7rVYrhqdZfJnS83z7AjZXoQmB1
VO0TKcvk2JFERolM729pVXMjP18ZLKQheRGwTi+V/eoJsWsBaOYSiPMb32sLcY1ccSVttWDEsiB2
9leKt6czsjV88LJPsVle4tXZrP3TG5CltNUNY2iiyQDKShXew6O6wHQKKntQHvkh9FyPbQGi1X9k
5VCjUgL4jg8SUu6/2zJN1gIvRHs51yeGWR0G1MAwx7F4AN2QIYeDfm5JpJqf7jHQH2grfryQEJaM
Vnj0VTcfxMHMIg7EVuf7y1Mn0QluUIVGm/FiMlw4YTrq4HgSncYNRd9+EctOm5vzvQbjkqDfLQ77
PMCWjC5LiRadLBsurOTkjESaHspxfTSp8g0s9oGMAWxgEwOQtMTgT23lnAXsxwrwx47aTXECkptw
Esp9pFU1Hpn0kxn9PHBVporEqM6AWtHokFNxptRAc3a0AIUn4uwvxmC12Vqh7m4yUJh/QVFvP0GQ
rbeV+eqDZketFYgThNRVdl3hDgQwmuclMIlBr3Njy3Qa5ePG0ko3vYxBoBsbFpX6tCPVEHRkC6qq
5p1bR6scABdl5WWGV9NAKcbRavvKA0lbYIw5yj9hGAJ5a9rGS4s/1Vsw7eG/s1InBdqUHjMjEpSp
3uMGZx17DM9AcbbWkiSVarN7WNayE5AtCoMOLgXdY28MVAbVYV/gJDuN3U9ONHoHh/QNSxAt7mPo
JI9Fj0dO/fq7zO8nTkqUgaQxiPEiwKZOroIFchW0MzLMzVSijo/m6tztnarojC5Ojba5nfaR3zEV
nNtpj9kksO2XpDQI643KgIjAUQNnNsTy2Wt4dTF5JgE3/EGbuEBxmpLMtI+1JFm0qMuath7DDNta
y5375ChJohowzAAvN3QBc4oGxforfkhGgPAxmH5NnW/rDjZ5uJn2N4u2ntypRHvI653JpThU6Y/6
O0ftqRlcQlahhV7DUYVc+9xTokZuKWhaI/zNw0ZiQXWeKp0QZduKR+4xMgM8I3+YUZn7Xi35Zfzy
9EgY0KyCnmB7OsgucJxxGxA94sJTk4SKU7Bndt5SoMeZvAfrWh8GbWItiKnPiIsMsVPJuSG5HbYr
Un1sL9Ff0nijz5S+jh1lHExakJGtKO0K/DP3vmd5OXjKJUJNPFK6m+F3lT/vjFaIWQbXtiyc615z
B2OiA/w6KFpCDSZ5IlKNudm356i26wvphO1vSaLObo3Ya/MKajqK3xjeD2n2fIfq+OYIaS9GahWL
kIyIYpCfcU0gmOuF3j56I24h/BPmxaeH+aSlANvvaMjjR+KowAfNSdIRkXO7lDOP0Zdj83dSvjnk
oV2+kk7BRwHTiFSOeVPFFKMO112tQgHTrk/Me4rReqvzU7TDweWu5jdrwZmBOe6QI8ByTRQwQ6pd
Yc/F/krOOUH1IU60z6xon5LMtL0+kzhsVB1nD3HfWne1BRMPvS1AAguoC4A6q+cmJskHQjPsYNl9
vgx/xw0+hECP33H98IaCj54j8fI4RUQahc8bde+MaGHYqTlEp6/Du+AEqWmVFGheb2HyisEgcZPl
5ea8/0Ba7zWFas85fU9w4WfWeAgQB7XMZH5QgEaKtTx1DVRMI8+vC0sb+YZixRPUyPctesllOwd3
6SbzEXC8OLE6u4z/AMtG938IjUD7X2bFGmG4lLpEZIFoYeLbrqcSoSsSJlZ064EnP6568FU8w/Vk
PhhM66l+kr6d8XkIrdfdzhOohA5tI7P4NdW+vMSQqt7OihH+JfNDBvWw0DJMVGXfLRYUPx6B4xdT
n4I/i0m0oprbpIJqisJPKD8/QKS6mG+d4xfg4oguCA4JybnOc3+QfIHADlJT+j1teY0/Esrae9YE
heVfT3Idxoi7ao6yZdSselbLeL2wQqF2VCVtv3YweZN53c/jTbONsT08YzGfWbNVj7eiV2SqLT90
UDaQJVOlweYAiJDytnMf7Ayfo4i4NKIskq/DTLUoOB7UHL90XI6jeOF/w0Vw8q5w7A5hAzPvgS+x
Ys6XiiHSPLd3GegGijjJFuLfHZuwjgVJLKXUd4RPOHtspGAwR5oSiva7m1E3aSkXOU3zIpb9uT6r
is/ycV3k7SXN0C9BiNExsY985IdQA0fF8NtSgY7BEnHtedpj3kB2BusjARvviYRBFs7x9lvHVTLj
VgXFm2ijEZ0OegUJN5sUMgM6NI/m3GtUTjrLbbiTYMU7TPm68KWAGEhp+ELKcilBLikUbfWdo1BF
GrYX4INfiFG6O1Bo/kFAIRqRP/3ZQ8iD84aeALYSzaiECIJdg8lzE8bBnpgfQjFV+OTCxfv7Lqe6
7yxWHlN5VOSUxxP6Dx67buaJjckrv4P1epaX5ymunpeNBMbas8fhwY0QR5qOMt6q8fOjWguSX19n
jMApIbpUcv7skmZvm+ANOuiXBTOkN2oKSmXxAwYynfw4vNbpQymiHB9MVmDqIPSSyB6vFvV8QZ9Q
26i6PHmS/URN1H8leSOQFjilSAO5QjmaD77rxnx8/fD754MJVTV5CN6V6cP6IVMYgF96+urREuaA
lVPa4Dkr/SJNuH9kHzS16Jo3oRVjJC/zwnAtk1YDC9j1byyVfrS95u0aq22BShSe33SWmRvaxuGd
SSyuE9uTzUmmcIgHjSPmqeXhjfCnuadzABpcYztZgyABnOX0OYm6HI/3whbCWME5ZmOEjvxXksmn
MZT6HRRnw6F8zR65jtUkaqgHNhn+oSyw1v5YqyWvu/wTha8wfVFBYZbim3oykS9suIjqsyJZcnUd
imr9MLz11EDQM4/T+RF+j1rxBGRoacgu8slGL3oqPAkjEKa3sv/66KiG5ipq14wTH+Up3FxNUX/H
nIIamrynX08kNWtvYEG4d+1jn6VNBWdi2xsiDgqcyJWfoLh+clpb1OshsPrJXEB5oZnY+tHcyOQJ
VA4cxRizQfPR2whuu5kzxvkDnWIMtjaL+3w0FnxprIl0K294RsoDR8PVWWyH7xdLA1L0GJmAGZAH
DwzdQGqGUDNapMZ+hXYFj4y7hiPYvetsK/R9xZrjvQ42sdkeL/R6bII6ewQFV9GOOT3FW5ALp60Y
+Z2ycgtOp3WMIYpRZO0P1RAzEOZvkNJG6R7d07+nkZl2GNjJTn0i5F1g9H9SyLk5phivXI3GpX6f
BRIxT7A+VJ9wg1fL7hBR8Ya7uSZ0RWCG33i+BxMpDnnuJyTNQFgOFdxtC6I6uzy0EwcwkDyxyKu5
Fi+OvsNxe/bs2x5Op+odXDncgeiBQmO8lNE3c3tkNgBISNvKiBb5P+I/nWChgoamdMa7WYdbDXlP
eaUOs2patJZXCvAn0WWj/R+jAg0SMHsnlrL6LSIUOOrYGHdUw350SCBoE0r4apkHrhD84u9FoE/o
6n6/t0X3MXUumcroaFnfcVQHRkNrJf6VlADWh0vhwbBKoyZbdB1kxtkd9y2k3NClKLZpwvXIpmOH
rCnE8yNR5gc6QdDTDWIQB6hUIhEn0Y/cRDyP38SpDEJUExoxLElxnqv2+la71k2s8AOokJlEn/E/
3UIxw0qeGWKnSkMYCJwZtFQBnoY0AHXr59iim9SoGVf0SeTnkf/mJ8G7/YMvgHF4PtI3wxmt7igm
U7/YtnnRCglsqzkCSpxm8+rK75X/c2wGoBa5y8jd+jrh6f6APKss8pzMVuwaYM+vKwjB0cnnVvpM
30Bdt86QwVDHK0IrmKwYLAhrx+qVai0HVOHCpA/wfmS8hcayRev0MG+OBTAnAv+BOI/ZzCc7HKl0
lupODtR9+FAqIL5iTT15S0Cl8AN4Mgnrmf0bp9uFL+KiHu6UDMFJ8TP5kxV52pqget6mHvbWg9ZM
GsMobi/BNVEZuMXIwVW4GfXo2isvBFLX188xuleOgz6AU0/rK4Iz+PqILEzKixJeUmWbEDpNq1cE
dH1r79wnpK+aE6XbZb3GB6mZtgFS2SrO9ZfbtIabRAnGnFzeAK7mqiWlyLlvQKL7UIRdgJ7BfwCO
PrlSiMA2udbca3rEPjkNwr2cK1uO9Tjun4W2QaGGzM+nicbZVTdKGA2lZGnOju5M35E12jmekjuh
piR1Kp9gqeYQH4fYyzO+snFBknXArWXp+03EybdRn3GVb92KFCae59IWawXIIfIkas2RvqeE8N/R
CHoqqVq44Iw02KrqWRxjYNEOUUIGmlJPHJHoVWIVvANcEjrGB65KF6DlIvdQhbQAszBbGeYYvkn+
cb7IF48sJeqPtwhj/C6B2/12IO+qCoFYPK2I+9yt2bS4yFCI44Ua0NqiKS8IhE3+Di1ORBfrywTs
GWfaG1BlDXToM/cgwUbD+0YrZUHnOF0tnQCNgm5cQb7WQQzuM9EEu8svcXqtlOMGgkEsXc/SDQzq
RYfu2YWeBVZKfGoAhB2B5uMlQRJcudnIoMIVcNBlW/B6WJrq5nikZ2ATgw8H474U5ubFyC3DVVNn
pESxngWI0CAQKT7wrpbsDnbIxA7M5G9ua+b8o5pKniMZucVMKkKm3RjCwu2c/tkgAWkAb7/zdxji
cnAs5Ucmhx4g4gLwzWRdJXBwmyNQjDb+tWyyQlBDO0zJKCFLBsIGQhZyQoHqzbH3PCjL9rBapvJM
jZjV0yXZEB5K4adyCAuIRhopyVWKnRGCRaaQbStrKS2k7Xez2zSDHuu9MK6VQEQ0UugUHlH/1/Q+
adk5aZeThVFLMB0CpJrxRE72EKcSSnDC8d0Ne7uJuTgRdWfcBd3vASzAM/TKe02KhkLyxlpJPJDX
2A5flOgSX2KrN983NIZWbGWLCpyugCVokBXpp7AvNuZLuQOI2VxJlJCLIIPSFwh7mr4gWX4IEiML
e1AO5uLTKG2LOvM8bdlz18NL0t2VcneCdC7g6/BzTFqJTAyMlIq3wfhd0LqslJoxLKNym0iwk1Ja
Dywept/EP3MNa7xkTGQFvAJkXXSCQdHbIWzp6gBN/vIIr4Aw4bADuOXjQ7mhVJx0WBztHlvcM+Iu
tWIeAHhtBy/v5YQmIaD4qDqNqhw1j7hK1Lq3QStqg0hZiFT6OPOP+OTh1ZXhSvVxEi+73B2cGXMm
wTncBUdNv+GgPD2IXDNkE4SwCQbboN/fTgAzVKc2TJuqGwFmgfatTC5ZypJeLIPlqUYOvHQrYCgs
x5iH1c9Rf30ihJJIXVQVVD8rmH95z2nXULLn10RyhXeGlGaCcIUyn0IoX7GXj7MzdYwfOdQ6pl/T
K4u2lCzjgJmE/wb+YTdSLkaFaYYO2FIcgcUJK0V6NhPdFRlYDixDXGCM7Oc4csa/AWM4AGvMIe4E
/Y3L+lWyvH0V0w+EByM4OG6UpjSDmDIQX4VqG6uay3SVMJ3uEf5EA40xI39W4KawP2XoMO5W0ibI
r88m9crl5KZW2IO877vtrchY7d7mLPUDkKM7oXUjBhW1VpiJ78m55+dTAMvkWy1q540ydj9iRcsn
8TpviV6hZrbXe6JTrv8acaj9Ogdq5TUxQY7kNBeA55fwTJb95brmCuNylsF5Pu5eu3zEwVo2wJ8r
l7aj622Np1qNGX1QFahk16owRgrsbxGOaho4fslTejPUWI0WutXHtjIoXM/GWhcAkuYZVEU2/EY1
wqwWmVkU9x+dXw4ZIpJBEEr8O7GmtVIuEPUK6tGLAe5f9pCOi1xAuyNdaOprE8OeBm4R7SiA1FoL
d+ZYbbTV4axAI3PoRffML9AVhZbKnU1t4QflmTyzpHNToIktVxvdIpqcjuJWd55BIBnFnlPt6Jjf
6A8b9VGCV4aSsFNJHmHo3cdAOckcYkoRG9ruUB8cCqfgpDdCj27UMl7ajGulZB5RZ1hlx9JPvfYr
RzQHZtqQVJkfx4Ceu5PKtpYyoS5WU92FOlFaxtGJILo9naSTmiHp0srGsi8cVj5QIXDawuV4kmKM
aQjjGBlLPn4ORRNH1PPysvFYpKRSOlB7qER2eE/gBAp0+//TCLXaNx3tEUWC278U1ZwHzP5XfXbh
RV0sUnXZKk0VOnBAu2GHJjNHT0OYipC2Yj38z012RWbFFA1VaCDZ/tB9/LosZDGW5gHhqSsVOr2N
PDe24ikaoMcNWL2saOxMn36eW9Bfr6x6sV0Zc9+HteVwLkhwYEBorSQ+L0IP53w4YfDoed4kXvHj
mizrsM07Ik/qSA8pdOuASJsFDGeqBbn9zyE0/skRnAGucvei9CicjLRCC8XXf4Z4785MHZ5Dj4TT
xUZdLv8ZZeBmuKhGKweqBZ89zTtFbndNtOWTMT7Fa3+s7YJMsxYHmYeZb4j2GV+qrrDAMJhknAIH
o710v8br3WGoE2OW1KmHB+KoY32PbJwCKi1tl9q7AJBs+H6a8BrRzJl5kpzHQdTt8JGEu+LDEXnr
xsan9pvFMozkTbcsKIUneSval5FA8JF4T0i8/2PIdXU+nQCC/FwKiCMNQafw37V88fOqwMC3M4Zw
bM2lvmp+s/KGmH9NKzKe1XkGjmwZDCxaPPXewnZkZXr92c/gIXTidQ/xVTEHfO/yLyUOssnDqBTN
+YQcR52M6udg4tpa0XMUy5kRacPGUIbmo9lQAq8LNmiJswQpifzKRPJ86mFH6IHnMYIVMXWqcqpY
0SLCgzXMRVkAnyTBbN9a6t69bmQJVFIkL1pXiT4YcSvw/0UqSCom9vxsMKHaSAntexH67/muPBrb
FkB0jaKIWtthyZNFzTH71iHeFfCoJDdieyr3wKGGQTuY1oAnS6k5HINkkFiz98Hw2XgCAmyO1157
biMzXJELWiLDB3FrkjET+zbIc5vEo57JMHqs+TVNNXhMoQmQV4LreDNBQ0yXmbtzICFqdT2pClHZ
Vusy7VTU2BbxWVB2g6WvbwM6pK1A6Wt6aTv4Vfg46eyNAXJ8CwkPLWhkGWzsJ4HL4CHSwodaEw8k
8UH4VrMR1Up3aBrz/vqZsSuk+xfD7Mhtxe3aCd98EpG3sAYvJOC1uiQ6TFTNtbZwi5BN0gcrRKoe
2qq9C3Z0J5ORedZN2uDNZY+UGvWWdgYIvyoRA50FGa75vpvtKEamP98pbLjLAdYwM7PHCwlR4B/Y
RaYZQR3cQCzWamcwMJtKwLqLlrUR7viTk2XioLJci2vTE3l9AjTbq91ogILCIuF4SExwTB24lO6A
cvZjKdSmjDceboMeIS5zx0HF7toWWE9chp6g6wAL463S3UFNJqN/CI7HLAfr4aKQ4ouRZnpxZit4
UaLdn0HM3n2mvTFQEGtlYwWGABhpTrdxnjupJKD8hplZT1XSxXiwZ94odaBBj9cqAg3FOFxd/njK
U8SY4/O0rBegZGCAcLGmRK3qvgGLws2IWuSM2fA1ywWurRMIQaKzJk9eNod3bOxiPY+qXtrBQpxJ
NDepAYyknpmzjOGritLWXS83RiogM2UvVd5eVcx1brOZJGGKD4Gr2Yt4heMLGUjgMbpP7rgSRkZA
RqQwakYI/popQMvIZOTzlsl0h/Xhf4nEKmaD17J9Xf4spgFpatfRO61ZRJ9Mj81otktXJK2vvkAZ
8YRMBzT40l3PHy6UBo85GUEhbYtlmg9JSsc9G0n95VFucRcLvY+bR8uwPPOQslX4Uz/rd77krY9m
e0TBpQg7y2Yf514rAUUr12Sp3zoJuAEUr4fJnjSTLndLIRoIQfBkuu/SnV+Lh0a/l7PWWMtCII4u
2QAQoKgE+h+CXuNVUdDZg+IWeVYL00OoIfQ6rXnI9TSfKqEK64RKHx1258lCgspdYdc6glP/cLa+
PW3v52YSm1Qq28QLk7Iwrz9NypVgtb3PTAxRJhCJjOOnF1s/tPXWzq5j3BMrGcHZGgUMJPBXnjbv
1yACqgA1Vozv9nOUyUrMtEMVkNv7nrcmJO8XDnP6J3iZHH1ardSTDnTsAcoGIgEUIFkX9Q0xFMZc
u100pWGR6Z5RfgP6R/ekigfIjUWgqBmd+iK2JtkNZRnT+Jkvwl7cOFy72w5pfLZ5M87sNDVtWJsH
vww7T9DKrowCRzJAFV4Mc8z/Xii79FGijgxpf6vSsUg6EIBiq4uta8noE21gelufgBvvqc94C05b
qyX43BXAOR2XJpO1GrnnwUZ7hs6T1YlTuR/C9J+2Mfoc64KeZxh0Kxp0XUDq/x1k/HdMvgEBHlgq
VFffo5vzpTLwSLCc5gyChKcl7VDGu1WKMMp5znq3OqHd4uggn6vN9Ii+qvNy/w5mTRLjkrUHJTEe
Q2F8IBot8E3i2YNBnj5xg114uZMtF73Ap14nWabWAlob+vZOZCTH9AKPhqDFx4ShLOB7rinapObl
XQenEiq7YwQJuMyIkXuPtvB07Hr4ROjgRXOElgtTmcV2OEj7hTlLjxtBDMvUzw4KJXZ/jBIEwvIf
vErzvcfor9Bchg/pwwTOMsES1tT4+JucoxMvKDgmKR7JKp8OmgFfD7Xu+PtlsCQ2Jypv1nixJYJi
LVcDIFD6QijYmb1wd5izxK1XMAT704u9MhuTMXkI8JAyuNBDilIWw2wotExe9DC9APZSpTeRjPpk
I+pSvLdk3JplIP0iIve9fVnfZI/s02KHwvK3sd8in2bB4WrB/O/3O1BpQxL9pICUS9hJN/2eaLVG
Yy1yzzmU/8sBGO8nZfWLkTUYhyM0iDdmIjXwf0s1N6/lGoiPrOA9SBj5BcVOA/k973nMwE106i0X
0YXt0DpNPbEIvFOHcxLcImaxPNua0Pv2cEePD3nZV5srvxEXi1KGRXETkToN1mF3mSQfRhALDXOH
4jRYiJA9QfkOvAbC+QYNk23NOdWnQulqBte1EmZK0PpEcGNLRaWFYb7o9JRnuqApPGkkmupd/Zpw
m2kJODw9WqRTSjxEpMGZeTS3pKLWGTaRb4LGnIUdoy89jGcbCHmoH/Pi8RAV71Sq66ssQW9qVVBY
HDRvnq+yMD3rpwyGB4yBXz08MdRAlFuJNQYUVySEkC5QARuN9euhWMsrlD+AjtxUyzuiZcJfsctt
k1+v8jLAAf17kBe0LdywqBcz+YUDvENCjEh5anpTIcUM3BKa2bEIuXa7YKZIegp1RzTGGtRPePwV
k9h3r4unJwAlPh79cEeAy7tRzmaIPuGnxEOY/H2MgIlaHdKf6avRlZJkI5SaVe2s5JhTZCMjKZTj
FRmeLpagpBW/Z0b7MgMAtS27QnrYcQe8Y7Yg3uh93xQmUEvNE99+ToHcqKNWc/+LD1M/i/ny9lox
TYkcNJwuW7Ye0Blg8P4vb1AKVDGCumAgOSpaeIkLfB7ad0Ake/ne/tfbArvTxCkaA0h6zmgQfGnR
kDybawws15XnEsXz7jX1AcWdZIgNHdYeGYmsKIrpxqoSSg3tVdVQPJbovXANt+WWnBrY+L1a714u
cneYk6VCcDq1ogu4aStiorDj+bbTUoYHAiHyirs5EK1ZuIlLYJU+9UOd+DZkoze8hSc9N45EWmdC
ENWa4LebUhtQrC745TnBhGZ9Z4GTgtHBR+Eac5k3oiwJGbgd8Z5mcRnQ/vwTEHaPkqSMjZ4InuiA
fZm1rP4GZCZPt/oxTuA34Ki+v+nPjLi+VcjTIUDixU7B/l4TL7F3yaeBHeOvMpk+xvfr05RyKHHE
UrlUBjqEc4SXAPQVTl5E+cc1Ma3y0Whcz5kRm6hgtvwzvUYgcLwhp65GpOnQkV5GDvENttuPzHRI
08ATpmUZohwccpfcUeOufunPTsjXT/BznjaAdEE3NPpqoawYufU3Sw1W9zgXCAYUEfYcWLvFQFVG
g1PHUgBaQSzGhupOnbO4aCD21HI/vvqrgyeJ/bIHI2gMKcCoRYuZQb1G+eiK7zWKFlEzpWQ19MT3
Erkt4Eew2Qn7+scFpYJPFhtwLmpIBlV3fZ8ZPZ8oc0wgaBQqDZwEm135iIs/Q8YcuSj4mbZV+6Oy
6URyUnzet/d1D15y0UAXi8KQgRqpruKN/21FTm8MwGl3Bz1xNQsxJvbSVs2cykHDn5XVEQ3AgVpo
FGB99Rf8Eg1MiJosxoRFIU4UP20qCzdb1BpMQvLq1c3pyLDB4At5S78SwhwtfN0u0QH1xZIKvE6I
+6SQEpJr0zJmC7gJO5xSFi0yrvMDmnGgL7mMESxJQtnHdrH/LKYd+hf7N5199Xdt1XhdANv5YWeh
1g01OLJ5t8ggpPRpTkroWPoKs2KbVrHDVJkm8h2n9uWZh/Rul6fwZojpBSsWU7KQclkpTSbu7ZN9
gcEadRNt9kHo6/hrb65bUWdFhPMOseULHuVVoGPhpnyqupEv+yYv/QJRTPB/XnbtVcfOu9QKqDwY
OFIjkShvb5fx3s9auTc2n0ohWF8ECgGrM39oFDTnaCqdu+0lYr+oUKER4MBGZkCP4U5hQpURdH9G
hYl+/dTamFrGReQaDV9KKe6JFF4r3F/NYUa1obZsppxgKSAKHdiLECjCO1gb0iODgezL+bIpXUfc
nW6bLcSt/5K60QMhLfrVSHMI7NJHNwEz5DMc5ZvNgkHdqDx/JE88CP8DTkQOBrClK5DcFFdoR+5+
n1FZZcpt3d9Io+4Cp1W0z+7krXY7yrQnbKq3T4sPwD5gR5lpPFwOestAZ3BMINyQHyQ4C55OqnzR
PhqcDicklAC0brzwPswsjxk6iEbmB+KUnQWQOJpxd5lMA1kYq+tRXnJ7teyop9o+0JyZ2XY/gNq1
4BaMej6Ije00MnwjhfGSkPVK8XV6BiZ4xzdZxGjqmNWPtz8zcfGU1OSDc/ILd9uF20qwbk3KBNnA
OtM8PdJpWq3H1vIw1MzF3bUGi1URcf1Pm0uQpwtdv1o05Ayq5scicZZxtJi/rPH7Fi6GW9v8sOyH
+KHzzT3CVPvsU6uaFH0xwSij7O+2ICWx9K+gQEaYaDmLjDYwkwc8YHhDgwpZ8x6pbjNxGyJC468e
H3f19dtzjBqd1DhfLfVQFLrnpvbTsXhuo8TxNtLmlnXXMuuB5sVRMmExxOmSzm0QbRQIXgsri0Av
Pg3maKKRrykPmDnsiB+Q+3fu2Ap/WsSlEmkbmOD2a1D+icGSKhLpaLCjq1cBusH6TNfqUbHHsOrB
9kXRV9DmK8oVM2bQFRP26CVkredEwESHjBXqldT1QgGZKsc9FeHpu7Igb5d1g3nXyqCt0dctkiy5
66/GuHLqESU3a/VTHJN6Se9WTY59uG+1Do0Y4wuxhFbV0KJkGUDuZxxyqyz01EGfpN9IFw1UFQUx
NjnmeVwhufgrxliyJtuEKg0EPeM0pnt5Z74Wci2KISFZmKDB4M7yX55jZXtne4R03CbBH7JYqjtp
hmGCbkfwnt3Y8M8L4LJa2iyuixbAvTu4N2uOCpzvJk+CA8vGz30lXKKBzjq0e2SB4GJJtT/3B/Za
KN4hdNZOC1NxlU+jUJJdlsbd1kkrifaqiKTsb5yya6FmEkfJlvCkaCOdOjsLAsCPobDPdqSGIgfn
kDOT9ETQkL7Q0V+LCxFj4kICXavTFojdfBeo3WURQ0rVt5hAHjIw0xlwj0IkU3KfQXCIWwYZaEbk
SVr/75Pfldc+MhRN8f0R2IVmKyaRAhexj8VdSOoo6u+tg1NJc0b8DXnhTLAg9Ppj8JT2HYwTQWN5
xR5yscEAzFarNyfgfe/InFhnpCAzpehuHP820mRzvUjBgccltNMDjN+TwAD3jgtR1SZrww9irYZV
FN4RHkDZ8L6pP2wnfCA5r58eUThnymNH3tkb517xrtCmiAskus72atKVq4T2X/6yLNzC8zObrXlD
d+1AanPk7BwU4Bl6QG/z9TlhSnvpGw3YT/FZ05PH+Z6ZpHNx4P9A06SGzmoDis6N4J7V1yQJMYzS
alik/Wbra5C89FCQzYF+c5c+jdgtQDvITARKWHX4q6o337RugmstbMpdjY1MkTxM0VkDWgB+s0vP
ZWDV4d0PTm64JNQj+clitjIO2BMRaE7fsl9Bj85CvyB4A7WOGTfvTCUZjsOyZhcbPMz6DMdW0I3T
l/eaQkg9VGEFKd5tfKeJffCqeI44pxzIGjVpVuNf9F39rnJ6hf7qzgqVYpN3rxnaaN3waTYWUugJ
MoN/K8/aSq7JDSSRc8rXQgq7P5IfSMVpWtFO8HcClmA0hpj+gnTTtlil2IDlIVBSTpuz9sQGC16d
qdK3Kfl6PXxe8+FWil4nt6qpe2MHQEktubFqlL3xuFtHawcq8xGMGXqkvjtASVFQe0p0z/UtJD7F
y7kJME/NcETeUA/YOHeWwDWpTSus/cV3X+d+9x0x3HE8wrN9qEOorgYtFAu+G+8DTdq6rnN3q+rl
IImfeSiSQt79eB5cjw05i+ljmr5mCcAZI7MQGhhIF+tw41O4yfWXHEoPQN402kWyPGZTvx8pyxxh
eaiboyQ0eS21JoBKuAY1VBopV9v8rITVjLcnNYkTS/p+rgBZxx1BKUBgkrE/7p7EUFZCwlqaNcUT
a9TkHlTf9/uWqxGvC6/2VZGwmwlv1xcNXa2nmNalrGvvcLeGLze+oMUBJK/pdJYfTl9J4Y/JG8oP
IKYdrlMsxOkbb4k91bDDeOfIHrS5EmD1E4VutY04jItPwPOk7eV76XI00dne+to/kjcwKrcpLSsc
yI7vTy2euOBYczPX/to+whU8kLZYppiDCWvLrHMFRgPNpy0FELKzFvrS0k8TYmjS7odKJQatgPyH
JM0NlbeMUbf+tR8iZaiNYd7zd7YFbehYPeHG5tYnU6QMuCvBL4z+eFzztn1zVUWTedsiec0LhWjw
ucCJdIq0RyHU1SHBF1p7wQCnpM3ZvOnpnikpvd0jDZkpod3V5onkUrmctMw1ZurR3cbXPwD87Pyb
pfCp5w8H0jxh0rUOYFRBw6Sp1wLDmAsFX/5n54Pz1VJEgKNR2cLwPGja4GgvB8kSgfB0wf9ODQCf
/agYq+GJwzkXBhbSOL+Q8Ar7WOw+pJc/Q3tC1kCTYFomXWQhzJclHZPUTOSRkijUce+U7eklAHwR
ZKFy2w0vwTGR10XuuU47qpd4P63+yO8p9nE+8l1vSK6z7CTyCDGM6aN3jom0N00SFGaC7fOJ7C0W
1UODYubUADrhwvvAQnKgVqjarMk29rnTIV9YrPfw/6jBzcd0fXDgT3C/6HKdKa1h3HOLTaBavptj
HiI76x0yOY+3gKvo8mCSJ2KLC4IFV0MeOqaRsSRpuK/PlIaXXazQgpQUaM6dp1tF5iXcz/q0bNns
/9rh/470A5WBIIPEGJkJSL6d5m+i8bzBnFDWfT9Nb52wkbfYZY6ZsrJfIfpTjoYfvoD6e9mB2d+t
SCY02d6yrW2Ad7lIDC/C1zvHMlySFGkXgITvuy9jW+ldjkPV9IFyE0adlVQek64wdteoNArAbI46
pHIkJ8VLazBDLdOJeP5Lz6JBThtfQAAr/wBUDieZ8RvHwsXgreY7qYzsGDf4/5ETerrTeNI7snDF
OiEjaW7TDnFKKAABRd8x4chmohi0Ew/KfjIKhBCIylm56lsdGNYbogThgDUzzeIMf9fpEFwKZDE2
Csgbs1zaYLiL7a2zZt9YIoAvo4ifYH1DYRkgjpaePKASN4Gs/2Ij9OaUW7Y744vY9AbN7wWYY1RS
PujwrdJ74nkIgGvxIddQ8isJDTnAQTH7tzopBk1dtYAim3Pe+02ZdVeQKM3G91HX5hIHgNUSdj+v
B92a3fQDttfZdtDWHMBwncZj9bjmU6YIgtQINsf6z1jdtZQvmHrD+2voQ4OMicpxbJ2rO8JGPlN9
DvnNtz1DfrSB9GSR6/tLJIZf89fH1QSxgC3c0un0Rkccv/yWnGPTz3EpE4hl/Cm7pab70/vtud03
lHs5jNKkgbuMexDyiSS12qOn6qwU1KMzKPbQXLZHYfqnYw1r/aujPmziWCKFxZSEKb/j8tCR1vAV
WcB+TV01A3phSd0rzdf9+skhbnfXTHHudE3CqjtmPzyUORAjaztPk94znetz1XnNedgMPJUTSUdx
6uUMF7ofemFTlUbqshtWbl4ydPwbmy7JUnmc4BIIaOawy9zAOorA4k2cW/V8oiBo5cAM2YEmI2Jq
dmBzjWv8lTn1xaHhJfnQeRIlo/FSCSHSVwtw9Ydtok++fv1pojc++oC7Gn7HsQZforKQR/XrvxPO
SczwjxOnKTi98zk2uOE9wW7QJh1ZOUenQIFZQrm3DziFzZDLHAZ+Yyo5A4dv2x1i5+gwJgglr+xm
Gv/CADm4atEbJeyFNiN9VLcrGTnRJJwnnnAZ37Fa5NGAG5tJ+fbOil9oGbFDwMdFS7YMpoavfBEh
yYQGP1T7Idv3ogLzJ8dWfbLLDVPZeSPgJylwKQCmkGGvq7jgwD09ebAzFeWl/F3O3NagLwYzoCma
yauOK1Wa+1WcsBl+skrl6VxmXF5AJQEDez/xgcZM1x6fgQbEgkJrJHKneuKda91hUXzKyPmf6lzC
lyBxAuvhP5B/5RXTyZByD4LWn0ZBHTWL2vs4PzMr9OwGyYtGYoSYkvWGaTOkAhFmIH/hoSSO5kPS
xzr2ZPiZXLTUMmPH66uHID4Cnw159F4uPPoqwZ/boQ+sw9bTMW++WT3LrhQi4ZYiXn/rbVCNEBo3
e2Ap2gJN7u7MXJMkWR+sOF2DGocml2BoxqKwYByhu6pw9sgivoq0Dn/p3OCsa5qea1DF+2B4Wrv+
Gn3wiTEdiXDJyYNk7PoI81ftWqgrhn9NMY9zv16mh1eduO/bLGJKT5z4pQ7F8b9XWk3wS6r7dEj7
UqD8exZ6ppWYhb3IPc3mrk1iavA5g4z8oixNmABL4oOvQJ1i5wsdJf1HklxsCSO14HnmXeZlnQz7
mrXV/fXTO0CFxm91O+dYi5kQSxvCYSTezeJUmnHlKvMfvwICJJOBYQrTbXk+lN+ICb9oNOQxUqyP
HBQ8iLlucz5IMnAW/yFDSTJytBFYGRfM5vxGmGtHjG+Nqs0Im4ZqgNuGroTa1gJakdDNS/3ser8p
IUJkdgld6wGjMrLQZbG0QyYQnxpbBRIvayrrqdDSTDAVMsn5j25hUrFxIpw1yWxCrg5kLJOSfPMr
mINjH4knOyzzNKch8drhJLY6xSAUsW4z27aFH0qsHw8vZJ/qRe8IclZJxtzlioGYifkvBtGn0rMu
2V9zFWM0kl2L/kUXipBQzBw8EblHbIAaLPrGm+XcUV6nNFdYsv6B1IgL/nshCt9RMb26bdwPUavl
2RXaZVo1q/UFPhPYr1RvNXGft6nh88BnExrbez+UrO7XGqxfe+DhVNABvfFavTwxvCT0YK8qselB
6erDB3L7gLtIjBERomjf1pj/W23vT7/EhngN930eYQ/Dxz/CEB2LcycWY/qs9PAzROdPhLvZkdF9
9y2gsWcqLLiJHHmnbRXyUOoi6RC96MWDU5R8f6rFXmtYzVBrnwmzwyWvlK0Uv4chKmtgztqw0Hl1
NdrImCgShnJKmwemAqu8iiJhxNqJ1oyCAFmrglkcCuTO6iDe/1TSevwa0kZ6P5olDRVdmSprIZJi
W5cLGqYU4r0xMpap1MpOdfpXS0qCx+9vtxdRpo7NiOU+Is8ZP8XTCx6Icv5bwG4Gtf3plPBHmaJZ
xnFB9360D1aucbM0jN0X6THA9C4XS3Eh7KQ383617T4zyEQ7PchNc4/oyQXyfZgDb5WCXgbss+fM
v3UFdOIgEJanCArUdlErvaeHyvmHlYcTXo50aAk5Cs0p840BVUeMjymBaKMPo8tK2Kk0fNSbF1ZE
oLmy7qHqvQn4VbHg8yu0dd6Go0iOnjV8jPmLSYG82BRj4sTgIBCGrnj8HbzQR/X/ghg7D1RxcK77
81Ai7vZkhv0VcLCwpe1sYT8wl0zbsb3/qc2EDSPcH8gmggoTVsy0LSsb2BVaAcz/Un5uzowGEgX9
bC5d4UnZR+6jJLaWV0hlZZpB7OOp9ymmK2NS5IwZW510nKKns9BBW3it3qTgi64HCnHTZFKoaJnp
TM4JCblmolGO90U6BjwG+qNJB1vGjsG4P8AiCRCbykJo1BUrky2Pml7UQSKnNsthjWuaahIb1bb4
6dzViU5/CzTXkm6XwDHuncYfx2WhiC7jHPf36U4HryLZsZ4Omf6YssTiUSdp+WzVEWTorKD+lLHp
Dh/JoL4HnmOZuMGnSNDPEOyaytSqFtCkgGxJshUhehr3lhw4fV3NHljuxq0gAfmBzh/BFQrWhtve
wj9FcLS8u/sgEpsZuBVSdY48kpK04d/8NDM99Hld5AVKZgfmLjdurXuhNc3mI45hHsbl99QdNNka
52cPBGRrITOztFS8iOKhSfrb5WU5s98vcjUWs0Bsu4Gc0uxknI3HiW+QcVIJy7aEif3wjKihr+jl
hWWgIbzmfNCju9a19xOjPmLRHsYe3silzls2LHoqLJQRqKjicljK/+fisckr5FjNTIrfMRwowAgy
mwK+OFU6EKCIR8C6b5K9npHHamGkzjrtdb17IfL2hfIs0EyWaE3PdIpaxjSHmZY27L0ijZtmDdLa
Bx63UOF5dyfDCXDpPwHe8Eah1qQoOi0pCLCn/9oJ7suhGBr+Vaf2Swgv2G0PjX2BJLDEsDtlpaI3
iyjTp05DGd743c6Kl19tBucX9+nm/fwoLQHA58Rre1O8m0FDdagq0i9B+C73LggaAMCUAu7U1g41
MRN3SxDEeaL+jRibBcV/uM26+HglLT3pQoKf2kwiRPdpGn2INS8Wb1fOMfSlpdsnTHjr1Z+NojJQ
KiPIdOTLCm6dfB8CWwVnjybEckTturv5lK+McWFEROzeA9o+Y6JPUiSTD6h5Iweyx5J3k9UnW89P
3nSbPldI9JSJVMswl/73Xsp3MQwEyuqMOQHU4qovDwVDcDJ2dCON0h3SJzeb1U4mFjl6m8cLTijd
1I8EP6xpKGwAaUKiV4tl6n3FCOol5Mx5fWf6Q635OYGjiWRgGjXfs+2XpolLbhCCyRgNWUfe427a
EZEPvyruXIUyThUmsmqmMYuu6szTy0xXD8bjo/aEKnG9u+2tOHwQr+BjGBj7hDLWseNg05oiXiIE
Jo8GAeGkZYMkQDO9A+C9SvP3ltRksGrFhp+w9YHwxVMXpK8SbLJTD1EXCd29U6stpyhYzQ6LvCZc
9nBy33OA/l+dgsAUBDMbsgf1XbvD9zeYYwC/GOehdVQ9y14iUCpoDk/kv8sOWi0nTmU00tq7CAkA
aFRM0V3zRtq5zRDMQg943pd9Og4JF2SNhOpoLrTd4Vhw8h8GhAI56RKvvNjZs6PTrSFYhCNkl6tm
73x6KQFPNKfsw2CwxK7wldBrLsCx2Tm0ZSPYWoZvsN2kXdYUVku2r5huD06mga24P+bzyqoXVEos
7HYeF3+sfacltwXcXaC/W7s0k8srIlDU/ZGDDsKAt2SDU/rFJbnoqSfXUdZcnP1SKf3nINbJOxfa
zbT+anbmlvO5wXBK2317P3MddCeen+YDDREPkLiEJlv4ldXYyKrhKZKIPLk+hf2jkeTwfunkW5G4
0nkBxik+H2NbMhCgFxwjWLTsu0vMJ5W+LCwzxRoroM46fZdF6gOpgkFsiA9OLq0U7INVVzOQclMZ
+XWhpm3YHJ22Y++gBYjlx107ckyuUYk2iXEYH1+wOgUn9HrUVY51Bw/N7rufbjBDD0xwxrEI8ywF
NezkE/9JxQ8PhXxDThZQDI9IjUDkTVaqJeF8Pw3/1mGnO+02wof7z0vYna5HnhaHiuwg+g8n7QBz
wvaWE8W0wtUWxmAcLD6GewCZYt+gIE+C+WwNdL5mb1oT5sgR/zur/W2KT1c4Xf6wBQHwHWqSaAVi
JpMikkglZaMONjYpg+ZvNkS+sironZUZehJ6TKQUWVXLmDZf8FY58tieVjQrg4JFe1DhYkS2G5eF
Mvj2RPWnk1NxSYuURxdn+iLKqvt2ySTLNIrfD/S/2sbB0FYgNvzWruxUkfdayIyXjS7ueeh2CL5S
s2nEkZBaNCc8dOrT01ulxadNosuh60jmI4uIwKmRopPEPnC9EcPpmyjcB+RGt9m1qJeDMFC4bALe
7JiTkYlh5kJ140WO+RWpcCOMT8m5dT/ef0pu0RIjY3Kn3/b4N6ssEb2jKVUJuyn49IhwMjkFoGAC
Gx/QSQcAvwLmPMbd/0kuD8iDEbC7tEopkgGMNmxqL1GnG8iD2nqbjRM79EskFMZY8rYyoYOYXVZk
Ff5SdZ8wEFYEiJdjz6C12DEitL/jqEUO1TxpaTnwKzujJeYdCEunYb66qEObPhc7WXkwr5IF/yde
f/xPZ7M/Uym2aBp7aMJNerjFX5AWHCMsEzpHMOwxS7LLBZt55o84nKEFYF+LA3fDhDDeD4dcK3CK
g0r7xz5d2oBn5+qr2alkpCvxKd6ywWsjP53EojlpCNHqJvXXP6RFB9elJCtaVTa52Agg48NDRwqb
eLkf4qP7ig7YOx13zEYsXa63g8+jgGyW/0wchSZNtuASjTCCTn4jR+SyGhe89WSXRu3ckVvmodlw
Iyp1HSfXCS1sBW2udFQSy58QttEf1TXNyKYKQX0v7QVlk0daTRHgTpxh1ui5VBYBqyq/IB/Ijd6P
JMpvHDW+EMGTCEaDE+tvaBjDbW1A8PdY5YTqj1KXTvV3+9LUXJzsldArkOhUv35jLUD538OGa96q
fyat6Mx96L3Di5Pod7v4HJppH+cQlMCjVNltCzjMWziXr7xy5ZkV2JWBrd6znR07hBsVpLzX+bGA
xG+tbg+0kdJgn6fu89V0GPRSFBHtO+7Xzpg0qcjT4AyU24IR6owdjEong10Yz+L2Qx4/8QqOa/cc
IlmbJ0T8To1uzsq5xPRm9G+3PiKirRDMmf4ejrvIcljWA39SuIzTw5wrfYqjPgPxDr+Yg5VnUgjV
sFOdnhq7kcJFOjUcDNPDll37jIrIRo+9G8iWn5j3ucxE/RpFVl5+vQj+IGwPD0atjjLbRy+Tfmsv
37fa1qH5BjanvT4nXZvWmxlG8Z/XVdSOPepGwApE2Wef1p1xpXX+sR7JrKNmDUfDc/r05rzTlswQ
I3bW2sVf+6v/XnVdEG0c41lQklRU65hjm3Gl0KEn6PB7rYYaU/ryvcpivzLdNOTFdhTpZwSuueZ2
0fr4t4gX2Q0YF8QkFuC6Fh+aw7lRuchGZB+Qqr2ebSYKND7i29PriNgZi4tMtHQ0KZXBM+mBpBYB
ALinqdHJjdcXaSV4eSqtnB1bHTAvFJH6q6JKx1acq5oTZkxwOtacTTW0+NunO2UFRGXekBLjO6Ed
jouwFqj/MHTta46g4DDhJHH9aCJq8El/YavXj+MtXNFFl7Cfj2cDGrYKy2TX8gnJEjpZPVjbBT2n
nnwoUmZZDRjlHW5JYy6YuomSvONe/9SF/PPcJIIMb8XAOSkNrKB6wZT8pb/t1taHILCpL2if9Afr
OkfWnQRFTsEvTOIjZdfeBm+pju1Pj+mOoLSEYyFVIfD39sLYgZ8Qdku9JsdjMlfmcl7emFyU8okr
qIYPkY/VBnhuEDa+D4fGhAwK4qHq3B6ULqKLLUe7PDJB47XeCiHarQlxZiLbFvHmfPSyqs76g3zd
YdV9iYNTf8jJUcP9sqz2W+qoRSWpwRaIMkHJPqaZum3OndRItFbIHHVVyEZNGgFu/rj89//MeHxm
jQRahEn7FEbcTfFUdb1RG5G09TIjzYxMLsNlCds6C0unHlWg7tv5pK6QRNVzZCd2mfpVJveNaIAR
0zZqsB2Nj7JG08p1/MfOVdzGrKHg9j5rphwDyGzv7cBoz6P7+/o0qk7dqlAfAMyEGd4Uae5TALf+
vHBd2Q+QmP0oD6zgs0D1yPexL0xDfBbL6Aq3y01naqwYYan+w5COFMVshHmbTHEZpMYMeE9X4bwb
Lab7uFIpS+s1fYoJ7exfmTwUUzn6PxpEhUXBNli9lVTYnOyQ5XpQwM2eKTQShjmfnuND1gREeE2y
67EnofZkiuSlZNpb7hELUPgiVZK1D9puZV6zGzS4deNHBUPDtWLxMwRQb92QnjOTyooGlXktfzON
OPREyS5ZRDPVtiZQ9K0PGO8k8duNhFT0vhX1vE1QV9Rn6jWBSiWZS1xd03puUULLp2xsE6AIFk7/
CXHTa1DAHg+fFG+XEbmejzksppGKyZnMSYwlv7VwGBGF8TeQlZN64dr4mf/TkZM2vNvFq4z/FqpL
mrireM1DDOEgPBP5xUs4cu0WyEgHy6YpoP+wPEcn6ULHaCfIJt9rdKUGB5Rc/yjap7oehVgtdCFY
B3lM0qU46sRnCJGO4J6pPSEtoLgRdV4lq6XxEm5J1oe82Q05sPTpXJHVviwMCCAE3ZijceCjMc+y
12DbsSM6lCzYw3C0QVG2Rx7OUzZu0k1dSk+qmM/lq7egYqHbisB7ATG+RL7epmF5UqzlTaXsrgR5
vZFHWFaiaLhHSZSlsEHVWINXzBH+DMkMD82sTcZk2T5anTqGCLM+Nv57YsJe8h+2wExLPhtSwzq3
GKU77Q53Im0Fadx97LShwwBkx14pktAPJl9EyUzvmwJCn3v0edQdFdUVlrZKD3/nvGUFOUbBtw1Q
3n5p3B8F8i4W9JAjZhhLhQGT6nxOImkMaRBYIbUAETTSQHqb1g3t+gLEpdSb51C2gvCbZCZd59KR
+eE/ROXttiehB+IY1HabgiE8wCK1BQN48nV1xhHbGorKgW75gsuA+pUrG3YccKrnVFStHIBXA6WY
0TkmzV7+Ot9uuZBZrA/Z0k527VKuO+ZnGXK+bDNWmcDSXI8Ff0V+/De3NMmLXJ9RU4lCj8Rokbi5
NPXq9TO9wQsXWxTbvxUTphsfNX5mackdHTroj6Jd8vZhYgxi/Nhq4k9A1A09yCaKp63ZBM9woSOk
ssXiQcCDbAAKBDEoLvR7j3CZPDDgzLz8JCl/D4gn6xVpD8hEY8965CSGQveHRg/yevurYLq+Qrv4
sMKEkAqpiebFUn+/V/PICmxgbpHMTg/ACuQGMqOOeEd9Q6HO2ukhk06l+w+50cJB9CYX0uljK8Ed
EmoLwygTQXuz25glGuIy5to0hz+MUbTfvQeWvFwab+JKGg+1P13P099IZumeXkOiSNvJxmL3JWia
1n4PoTGqyAwHNI6IzCQWiEXuxCnp00WTkjqtaKJSmZDt/bxD2VEyMxh2o6rspg2mKOD90vX7NzTd
fe149+9T0N55ToJZkG0YiBNjfQhpf3/2UOg/mBcw/TvKFmjRsLVccHXUULccN6y/4bSHXnzqC1EP
04ZAcBSTWiFBXSadCUTxfGMtLtN96Ph9xA83QwzMPVwb133phsNTPjLsEwT6RNbkyAG9VokmLi0R
Q3uoYO2Mt70SfILqPPBkfQY5mvILEo/qi/NKWix4rfk2SkWvq8xK19Ur/JAg1MfKajHS+ni0tqxh
pA/d5XUAZb9NICHWQ+1UqGPb8TlhT5n6JW88uEDxr7mafpS9KHocVcNGs6Kf9Ag4w2Gb78zAj/eT
3BvuMUf+jCP/AEnf/4yqKvvuJiq+vMBq+2rdy4RIQ6JlLE9fTIl6QTmi92sTOMfjapGLoZtU2hKU
226sxMkvLwwP7gUDMXVtvoyQLkslbxqNRnc0pIf/XkbOMjl8iiP7Bv0zLXC6FioOLeZEFT2p1fDS
+PCzdqwxQ+ipQgr1CRJZoSL5ALZDzZdLkopGUu+xJvYh211tZtvlE8tGu6Kisj7wJTNuLLIRxlf2
5H5fCSIQL6uwv3zQwy8Hmo2LHN48ZSa5WwT7vtM53XvBIWNpf7gfEqBJiImhzrmtk98yHx0sUU/O
AO0GjvLVHlFdPocN6pkPL8L65Mr1vcLl/2uZkVpPPbutQBGGmoSjf9aYxBgtDmS78VFcrf6T+JDJ
3AZunxElMK7+WPoS5HMCAlM5DladVbBPRbiit/wQMm6wfHWL/ST3IP3cOVCQtI5ki1GbrbWQSdcT
SNtnGK94gjpSHL3qk+4dJTxqIZe0HIhEcMmw24nx591eICy9sJ9EYWok6KNYN8smMmeYOO9OPzSr
cFBLlRUiXZnVUOPhLPjyJIiw3BFfgG+eiaVeqLta6sdGhXzN+AIeB4Qmzu7RZD2IpgpdT1A7+XqT
6J4OsIJ/Oo/pMxNeht75sNEDb/0FiuGIuAmJI/hwNE/fuxJ8CySjsBL9lS1xd6ZE6NuEN4Su4jkZ
Kd8Vzgui9qtbeKSCvCWBU91BO1JiwZlSS7dDPyPtC8AyOMWjSHeOPKhJdl5bF4SCSaEaPGtaDIuI
VPTg4JySTsrGYyoB4clQG5SKmN+v7YBZ0ijM43n9zz0NW7F6yTCYCIjc7yTlxemF5kyVBTEohnbV
3wg+a369g9lpWDaVlB4Xk84pQhYjv+E0gVEfA4IlG9KmKmT0PG5MwgQzMIDKdkgYGu9RmWFkJjb8
dTBXadgH3I2T4TYkuvCG/ESrSnc2ylotSAkcZ3ESmZam4lMlU2HtBeEL40zcCAZm8hQGgcMJGTu2
FznZ9qE+V1glzhRFBWJn0qQGEdAgAn5NrtAgTD5sdtAx5Hc673zkyhzqDy2OwndeWioOjF/Udebn
Alfv5KF5UgHO+teKyqFL50ecH1xwDlndjjHL1fbs1DruqSolJXsZGp716ndhoU15lRd3cDC5B/fP
+Gig1GhS/uydAPGjV3N1FoOap4hXyselwAqeqYXOECK4/SF1FIVHg+sBE/7qjvm+tmQt5WgqiTIB
5LoydO0dH2cPTPs3O6GylqNzBe7FH/YTm+s9QWBrZLt/Ll5UGDnDY3I4gK9MgDk9pyO1dIH+5Zxo
7qlDbmopmAj/04DVVbp7bbNq6L/n9DZIbRAHJRKWv0dAYytQ0DtNdcjdwerLxkaALPEwqnrdDdf9
hAFwvVgxRxfuHk5mUWIps7QaM7Qr9qQ+Y3ariBDEUR0UYlEdqukCQ7vU4Hz0p8P3RA3i26yQPKHd
pkYQk0/FRwMKtls210Cget741qz5uCjWTRK3mM2bSgW22tuGg7nk4AoN/XjaXM/vjaFZILNojBhC
/CwI5t/43x2ovsx3OlJw9xBPf6IaH1iW4OQR4Gas6ScrKgHfCJ5YOWF6XW8DtrzmhpgIzR//kUsx
EXt0++h689/7U/X83/8qnHij2NOEPpzS38QMrAxjU9crZdV5rQnW5V6ZqEhYDxMTZkU0PQklQrmG
UajaYs3dPYe+qysIVGCFMOaOYhK3e66nwmgpz00g0yDQnUCtAmzl8BH3eo1LnZndS6E8MpIKrqlz
lcTl3NWXBZ1eemx2Ki90q5ulZd+0FasNpp4klNo9Uj/6yQna4fuRYF0OgtS77hTaFpRRnRl3mKPI
hJ3OWYAbCEJk11aCTQYX1y47Sf2OY83izCGwBCBToOlJrrNi2Im1DauXeQz17+Z/Old+sJywc+RJ
+QraRAcgr0SbCQXPOK4qkpxsqpe54FlDVWPEZgtzJI4i+0P7yBSpsUsknvQai10ZKzq4PIiMqyiS
rSSkWOcH0nyFdEzBdKQayQxAGXogbx4GN/kvHf+bnpuUVVystwdzThVVQSFYQL4PLSMucls5fE6/
cIy8PQt1GtQLMf1S8fnazVwPh+wdnXL1ZjW/NJwzTaNIur0QVU+QC5Vd01Sk5NlEkuXI7uh0EYZU
EBrSoq1dzZB6uGP3bVZFWVQsu6pTSTqy2hPgxS5CWa2L50M7rBjP/gUr2WAcDTrPTLbmAGq0D6Xt
KpF85NfH/tOITgq9qk572T3y2QzHX2IH29pUrIOLLyHa+GSOcKcNCnViJNOzrUcNCjx/nEW4ZAkj
k+k0Sm0EYF6evaPM2nHu/uZAh1FciUy0UhdMmtmq9hxAxtlvBxTEIqs3FthDFPgD7RDcjTFfNkar
yWZrQDrf08XhdPxVom3WyXDVyeECGXlTgk+p/lziUryvTqpW1AJv/WuvlvPOssgtXHjA64rga+2a
CQydLkxNl6pJWhsAczwbS3FHG5mFsfnyANrkXDYr5NvTh7JppKF8FsPBBQd1JRS9MKG+gNI2XUHy
pbmHujQ/rBRTQszRpBMi4IZVwWBt2vabk3TJnGvx8F4gW11nZsaekuQixhn/Cxv8mx8UGOex/oV6
flzLKGpehgG157vXkGMXL76GIyoo+C7HoiglgvFndUft1hH8YsdRtcxEpH9n+ktvZkUW+9UQgEGa
HndrbzMM3lv1yLvEyChkQgqUMcUHHx57EcjDekXzzP0M+BUx6IT+t2/LUMJ++38JWJqOPxtTI0+4
JipetX1aF0kS+p0IXqLxVQTTjF3v9lKgYHSDNoGXp9TjVxwx2AIja8qEbNEySxrKSny0bypjakzm
BqFmzQAMun8S3DnqA8b/E6MKnrI2GQzedHuakZWJg0QpxhXXEVqE3kj6h6S65MTA+JWKwt5W5B7D
PL7UPMHUrj/Z5UvByXkjokQrnv2kANFe4itDsfj3pr4y38x1qIYoYgaO+Xi/aUwcT1LwJAuRL5Mn
DE06z3opIlmWaTfIH5NUkCX3clf3YoOuwQnM7oF03r04tfYrYScruWvcTa7FzHlH+0kQ2p8sSgvb
3xVWlsU/hoVn62hCv9uCnsglxxyEGpc4uPkvSEVrf6W1cUszhKVhxlnBBzs+iLJ6GKU3iDiEYIVn
GPlzfqKBMAfmFlM0aQfsePzWD9qdz+4X31x9CT4+4q5QwH4s6Bw0eL7fbZFUMStwMrZAoR2X/XrG
p4bpP/1L7M3vCxKmBfUxavt5Uy5k5cmU1wK11Q7cq2PdAOmrdq1zN6ERAN7ino1RHSpsmjUmiMDj
+vw+tD5Fz4TirLrQzuqMG1razBgZ+s9olOw//kdiOpT5fhoStOEeJCl/b/w3Uewm7C1SkK70xBge
d2l4bZIi3Z2YSH+LZ/7irR7kzeURMfzHWb3JB+9DjEsFc9DL/dsvTJGwd7qoTpqvXv1HRCYV+M/L
O8LsEWm1e84eY3DVHPh86KZslFbitwPNW+N+hwCwE9gkxbkCEqaiKkSEX5spME1JB7JlnzVNzRKC
Gbu70n5AASUiqj8eM5L4+AbkjsyFWSjsUCVnlqDpdyn5CKo0+VEoOPgNMxr3S5+/KmHbrZRE17Jn
yDpSJCCV/XVoLozr7DjC/RXMQVVUPMrE1H9nCEGGweW8hUMxQg8C/3kmotIj0yAxi7ne6VQaq65Y
XRk4WvB5n2WBhdML7AL9aZ3ZkfmEUTSN2tx2W66Q1szcCslIV+4cG5bOzO9i7L8Wp8DDvK2yrSAc
KLGlNlKjxtPISauMie/qu5A1J4dRex37QXnZHQCP3EZjQSn+YTG//oV2lahixQBM/YB4uee4aoYp
pAEQUIz1WyvZouMin8xzWas+RGJiT0ADS/iZanE47UHtNd1iTXTlnK6G/NahJrK81dokPd0BGxlH
LoNL0BLDMdb1WtTQLsB4qof8CrH+sB63n1mtul9vhEBeAz7ZSp0ROieAjBQyniHM3qgo5h0LUogx
7ywbZzZS+tZ8UffiyDexKfUjYpJx/S1XJYxpl8TvqT2WsdDsA7rHkufTMmxs9B+NFqHVPTZgDWgv
m3VOaoBj1rgT8L/BN1AePzHzDY5l3cgOwYtqGrZZdfzhUpyJe6JC6FdmxGS4sc5Qfkiotmb33mH2
PLKPiIW0cuxj8eVKZzj8xMO9f25WyIfvAHaD8/Cq06ECbh9gLWa5+BUZAsqywL7jK8IzXvjycSHc
wvTO/GMeO61lGvF+YjPnMShzhzYfSrxCEhLvWbaqoWgphRHbM/1x4HlWnhhf6m4elda4zmqEVuwr
5QdTCPKOKr3YPX8iHsdSe/fmHpVNL996bYtCEveYMraMphuhP5hDliH0wcwTk7vRc+eSIy83woLN
5o5ByVRyOuZLoDiEKlit02Elz0zCuSjCWpExGwvBSGRTmFiL5uW2iN9D2U1eRz7c9NpxtE7YvoFJ
ZmnFqN57y5sl6JMzKwexlC+AZIJhymAImVHusvo3jEUgei4ykrSWpwpkDsey8XegZ3sQMqQXy0QU
CaqhH7ozYvCOPmsNd31Ud9SrjmuXdqz14CpefcmSB1Zef5xMslm1js4Q+DnasVkyffksEOMk9xrw
H+pPhKOgpSOyLysXSxPkrFvexFh+6rqfVadBo718Dr/1kkrLrK9QkZcddulior4lg2UwL1fyoyGI
QNH5pU/TMLI9xSmMN0fKV0szVvtH3T0IHFybiz0lDp3SBm/ov8snytoK0feMod4XAuUkW654070S
WnuOy0KXT2rPsSpUNbPfCW0zWD/cFEwvqm7hkmEmfb7Coj2/ZZFfkDcgS9dTjDw7mLh8y3F/NzWB
vCCQYC9Ktz3aXDckzjW5Cx6QrnuYYIQpDZZ0Mf7RJoz3Hj/9ljTgC3o3HlvXoTtvB9i2cYyqNK5k
ptVH5BnwtHxOosP6EvBimuXF6JjOLr/c+J5rjbHUIHXVhLgZShlokHAeTeZxW+iw/MT2IsXPp+T8
7DErqbagTIQQ3l3WT4wSK5ldn2LLJgWwuMLyRakU+w7WwwqNyIZ2EtWuaOHojaMLE9a8ec72As+b
8tyVo5pS7fZSBczbMkLqkaSIveNcCfQDy/3UsEk13S6Ezf4D2Fou4b3PijeIWS6qm0gUIhO4ZuLV
P9zWySYtixHUzA7oU3RIIHbs4bmmjFmfMVV405kZyL8vkVWrSXVTpofBAkS7+Uk9wJjEIAJCtNCt
YBtn+ycQ2GKVfx9J7UExnLmAB/SZTHK3UvzEYbb3T41lxHhRAFeWiRg6L9l+rXjlFSXiQ4q0sDsx
2RYULBJaD+vJpqtsgkSKQjrj7hNUL+g6FJquN6LZQAOSfWtB9TdQ2zdynV2JfvBX7lAPZQcz7Lsp
+JRvpvBLOKFbwYt+rzhoXUae6jQNm1ia+CB3YTnRywHwzrH2eMUUgTLSH3JxYyGR3KS7ur8nvIg8
DbOs2P7MrNaLVv/beI9wdsg93y12zdJySx4S2ZAUMkPNJbEDC2gQCHbuMWmmu7ZcktsrEU4D7oo5
iMVS5kEUxGWoucT/PR8bZFcc1wBwWzYU9/GN6o3q1MXdBhnh7mM6W25hBL/aS6ez5jEoF+Jm6kuG
BEeqRcP92DvrhiNpScbysXaqGkbzXo6d8xVBgbuS02I5oQYKIbpGL8xbXtNw4ITIb6Ajnot6uJ4K
0HdSgk5GSHM+GmI3Khc9Ryv/GPTh9g0X2Uab0ou4EjIF9AA/TTI9z1wZ51opRcuEJvGyeUh7Nh7J
vgzQhcQIuCTI/iHtRWV0yOFBgVKuOID/UJJmrGWd1SqBhdH/ROZMVSE79gAENRGpkiDHnCgOKWEr
/3/DyutBr4zTo/sub0VybZs07SZ5VwZvNdFxrCXDNLAoQwvSzJj8KNttwm47er3MwjNgsw6vbSwq
1BJMoeOjCj2CegowuWRcYUnRgh/1XhBH87pSseGJT71Y+h59o6+JKWIcvCQVqPp7CEhmjD/Ei1CC
CS68EWdLR4dzRJHG0PTNx0jL2GRtoSXn6KUmS8TmSpjzWKGloFMTHSPOT9XMvvlD4CgYq8JWBT5z
3NZ4LaSqFijU871oYJHpb/bzZL1VhGrVkDbJhXMJGSFLg1Ug64Cqq6QOiJL6ip7Us/KHqSrtoxAb
/JOH+7fyH+UJ3A8rSHUTccwDa3+Cg2uApz+nFXISREw4dTXd1KfYZJ65oEBJ7JPmSa+3EFSRhW5j
Ys5E2PHRMlOLHHk6CYumuTpZyfKZlN2pGl5geT0fQDSn1/qjrXH5nkYS/VnCOYBGBFFgu5P6FbUJ
+L7OQ0mxi8xd0+nypM8gdNero3P648tgBHyQNYVhazSweMpaUmaJmIuENzpoBXagYJevCwQCABVv
kE31S39/L0EbEwmPXnrQqzy7JjeBy8srWHmhd3dDJajTEeIN0fiZsTwhcfiMFa+LhQLwKDI5jYdZ
WujXW639QPh+bq3M8vqA+2d2+x+Er2zeXKmexutsu1gMRxQ9F6gzFXsyJtWj0eOw7/S6csqHte0L
991kwCA/xb951GprpCvP9NWmjY4sA+QywCCub8pIgTqYvvgp72AIHpdEFk0UlBDghaqES94J25gg
LDHPQ2Iygl9YAXXIdbthx/wyqpcJ/x8OxE0mRcGkILpS9aBOVE1XfTb5u8n0FmlD1XaHW5wrkxdj
mN6+TbPUPdvQNxl1aRswQO/89rtWiddQKVhLtFV4JceFJuEe/4fV3RW/HOtTZJaeV0dfVZHGMa12
aMPJGyIuZ3ppXEnxRowXgsktJK7mPeZROgRw5IRWdfa251hW1m1QkbDoAarkk/uFyvI+jfiY5pYc
vaI8jtWFCipMya90bLjAeCLeJ39FrsENMhIZatGNPQQEiTgoIUMbDboACOnI6P/2UFm5ONd6lvCo
QfjPDjSW4yIUQYgz65TyZCyDBp9ve8R9vBTXIaYHXomGoU/JUO5EmqUSqZ6qD/No7sI3Vuyp3O1Y
AmPsn+/1eVHxGFoIbvzw1HKW4QDCGME63jpaRXQnLEaaqG761HaLv3DwGHBODXfQp8xnuvXZekSi
pBxGIPU0W4+y7BhA166BVGwba2XOOAMT+mDx0jKryRTadh3ONAbNb2660MCLzUIcNWPTW5TL7xim
VY0McmXVESKTAAJTa8WzfqByP6XVR1E6ydywEbTriChnz/y3dB1dWVzJVe0BsIA+5s6JGI7bjyEE
JsnVSh9IhSJBYPB3yYaEGS4VakKjhPJfhrfb8umX7pclChlf1b0JsRB/Fm8xtPbcstsqOH3Tw0Ti
RqC8hl2iXG0vqY3qw75feZmnK4YAEqBUfvCkjNCXAeowd7/NPThu+2CdtO8rCBFskBAYJ6M5veq3
lhy/ONWLQPKYqsnx92/AtKAOGBGdg+3x0JAHiKaztGz0hes231lU1g670PIPcwNYt1o5QTgcBIWf
vk3Nk696cYuke23EDTo7Y9JkAgyN3YlHQv+qVvmpBodeDe8vfc6plPR81+/j9/xuSI0LhkO0bgXW
ke7uP4Fz6XBGCOh5CAVtog7Gx0o1lVifCWRgrdXM/qvhYTKObEXdGv9DO7oWmFOKDYWz8QSds8qP
Z4TftvwkXhbFWEYJaac05tz8iB8MszSjkXE83XOpM8L6LESNhRriERu5BHo99QtG5O2BUXHtseAq
rnX9QrBlcopWQ9r57bycd5zeNfJkQr9xIpGOPaQt1pbJVQ++1CmTKqqSzq8ZuQ/xY/DWhPk2FFQT
LW9XFPAlrRHo2hEEJqcx06RwQ8aUKtT9AKH40hrMd/uITiCONbV/brjvew8WBgZVHIOIl++x1Z2y
a5HY5gMIUECqzTVqDEm3BFWyRtBF/2WbHQG3DrWi6bYEvz/kHPxKuC8Ww1gpBGyjueTq53MKW71b
Q8GzuKf7/os3nGLlfFCV3oJrXrwfj8eK9N7xen59dj9eCmbMkQL4B62rOCVnRDMx5BthhwXR0Qnn
BYsplyNGqXRZsdpB6hbwk1CQC6ByEm+D9QziE4W5iguxPBVxg77r4BBPyMShnwX2DMyIZB2uEJnS
Ty1LlRss4RQ/8s4YKGV0n+vFYTN7zdCXXez0AGnLM8G96vYfDm7/ogscCVFyysDPJiVQ7iChKuoz
igo9pIIPeMzVfmHFjCJXcviPJqKARInL78DYSSFvTXal7P+QWvDRD/vCsKsjsqgP7cpl+sWOiF1a
85TtvRRC9ULWwuF2yT9p2VOmvnBx8EkuxoQpZlASdwLoMcemJk1iBrQOWbs1NvGf5yYND/S0Hl6w
6Q79NaydG76BQ7MYBA8bmGC4AzB2R3EnnU/ou6yVGq6RakHrAEb+CnI8S2pA/bmvl6d87WG+xl3G
f7sbgXL/unwNoftOhSvbZC6uLTyPrH21J1MCfHS7s3Ow5n74hIYfS/lyoHWoICYboR0KT7Z7BEyo
z0o7JzWjsUqFuW/CgIdZAw/+jFs93oIh6zodZ1EyLr0SvGv4AXWzpjJKxg6Zo1NUc1W7gh9EngMb
16ORmiVc+us+jAb/zsFUxVszkZyzpj/G4fYoptUN239zMuY/PQLMMfa07G2UdXYU9rXw+yS3foVj
KGPhWGUwtEmHlVAtcTooRfIUNnQkvT4MJCEztrJVUNQ7pVeyEk5iRm25pKZeMIXNnRXikvXDy7qj
huwKPB4mhImLgOgZZPzno5uP+GUkeWrPdJEhyv4N3fUKrcVBUBD6TpVLebaJsXNPNYNKcD5usCoD
jrEPxHYvTf4a6qOeoAN34PTjsBKm8hrN0id5La5nBDsY2C9PSZf4YlsjLnGxChILbm+KglFOMpDo
SwoM6RmFhXH37JRzd61Lk8XUCvR0K7oDzvBwr9rh+8hGpoR14ZyoO0ZDemNJnq/u/XKYp0Bap5qX
XiaqSPZcQg/0ZU3gpxkT1a8jE2w+7ZJYRSFmZWblb5u5lTPxaAcrXVVRqDR6umk5kTE7twyAXxXE
21Lazw/vs9w6AROHD/JrFIMI1Av7+oEeptPgsFnI2o2fM6V6VZ9DYc6CgG/I8npSWkWAZWbsqhD0
4nH27QoK7Sxu0DFL4f/gephr2u+LcdoKe4QqfoDxoOeKSBQfjmBGiBAT8QRFBG3YfLMvVTpnJFiZ
GIhJsBM3iAsmzGiIybisfMMb83LPDzisvMxds9FUvTWHC02jb3XFvcNKX2xS189Q9/KNItff4H/j
Bh4ZRDInC7XVk4L0VtVuhp7nxHxuqt98W63JrbRyFHFuH09fFX/J1/HZq8zrjrhcUGtQ1pKKN2Rd
s5KSYka0KfikbITc4S6HfLFWoe1qUi2yQKZ5inz0Nu1PYbpUIIh0BptXGEtoc6tm/5WMAbStizuV
qg43WJFuzsY3qz+foLCkECQJMQ6zjNih/LcqLmz7xwa8ijmjVBFZWHbwNMUPtg93GL8JdQBc4iRA
QQNJC+8MQnSgJGa6f+4LyVgr4X/GlVrF1EB5hHgLH0QhZVWQs2T9BFRg9QW8K2sHKp0YSbwgOYIJ
ODu02wcKyTvbLb/wW/hsamwWjdo5kWUt1lSv7Fww2cq6blDM+Aol5UgDb3hicuCnlWgsGN3jx2Pi
Yo/RSws45Fw2BNI10+xkXcmwFi3oQx5a5AgT7vD1ET8OMEsq/bEO0iAxBYsKW+7EuBXHkTnZK7hK
rvpWa25NPeVC2S1o78SHdQNyn186lMUkPALWIAYGX/6inuDbHaAR6+skOITCsaSnkJdLPrXGMlpy
KyZqG+yWuWHnnO2IEg2ahmbCLRuOIEYyiMBeh8XiUpvSmA+Rm0SWPnLcFd6QZRdcwvWjxhJgtOUY
A747yZpdxhlfBDBm+yaDx2hCAWAw0JO1r/KN4hE0QUHaMojMLNJJOpqw+j96dRxzt24V8Ucqhx5/
PWJS7pvQ17NLAGqfgrV7ZzI9nWa/MxLoqn6Bq+qKnaOgQ8wFOKbNqGI1Nu6oL+4EUxR8wv1FG/MO
q1hts3lgP6fzGrUGSDYEWCseuShHXtT/t8Px9AKXQLSVJOUOYrpr4qS+duUgOnSnpul3r22aRJ7i
mc1gN6XG0dsiEc+N85OMk5VjB0Y6t6eol/atMWM7oHNNE63gEGYXM8BaOnAs/cMWi4mkALGh6lwh
YFSYwhLfYubRgF9Z7J6pYYUD9vUgMxuxg5I9hVrvbFMkWGE9U9PGncPKsjg5KkPUidukTzZKsIoR
l/Gfpg+hGOdSlisqjSlTaVje5zsJ3vGZg/D/QH5Aed8InnbEBqSnEvfoa1OpVmFzwTcU6igzLEzI
STDTlNlJiia9gw/rRB7gbfFm1EBvNWXXeQECIBXp/yUIQqimRTqJ9aBXzk6Ag6YimetPOdt1Lumu
yi+FZLB5adU6rUtAwLSMmjkpTXkPbRHs8Q7KUkRNEFKBWv7GIj/Hpfb1g3pjvyftLrcIBzTBs7Pm
i2zofnNu7h2n6pXrY8rsCn0I8ARWpwwsIhErZZGksddo66zpFGwcm+m+/0uUfLEVzsqnemscpsfC
I+Q7LsZfDHglTnwBJINmcSht2puue0NZJ05cvFpqO+ynP95lWIR/Kp0SJz3jlhcWzsYMUc2kN22Y
fDhAqbkNMoEg4269HMYO9xA6qQRqs2jlztni09DQo8zS25+Esoj8nbhwLlVQZTx58AGE+JD+n3bD
ZJzDYL12CQUaq/E+EoQamppHFwWWpPYEwvBbSj9sQ32c9ElfrjCPCqXFsUaFA/E4BnR5HD5n4n9O
veXV8sm2v0qkzN4ouV0RoSbHb8Qyn9+mZpqU3k+/8U0JJcMH5YcvAfg1FtKuqw4sWxXhxNJULIz6
CD7ohZ8ugOWQfVyOlB0mEc3sePCLhN3MZQAuHcQX91P8c44/n/tT+RfPaE0FUfw8cKSR8LDaEQkG
vouDzA+w4L8Df5Oi8aML0YblxLFd2iLg2MZnTQ80gAYbU3AuFrsnjq0gHdrCkK8AwNomub6yA1jB
kF056sm2OepeYjfajhsQc9BUMR8mYwsdmzN82KmvhPwRYmq5x3dByT5murmZd0fe7U1JstK2RWvo
KG4AS4oZltAC086lj2zDgr6iDsupd5r1pOg2KQRs0T0T7VgLOzQREMZ0uHRfbHYq3epFZfqdA7Vw
EaydYbYG7JxAhnJWLeHYoFA4N8jVWs9d/2sxqxhzYITmUSmtKc4AbehvBFCbAhg0lOJhTIJH51Dx
TGxmM56Rbg7RLDsW7izxEp+Z+jXgQxJ/oKiul/uJJPBaI0eQL6JVJRMxp7Kj49EKe/SI6hoJdUND
rlaG/9bDQp7pBhk7mIksNNqxiBWKRnRk/LPJWscRYBFIbA8D8armUC+HBhv+ouFOqO7gYSED+/Za
qcQCviikc5V5A8OqyB2lTLyk1bWoUBx0Qb0GqVx5YUW7KA0buLo7DRxdtuZsHjEL9J4AoSkS6e1E
UbKU91LBDPjowQ6pi9DU7s+2TlKQ41iVFo9ue8Idc/IAElzmdvDgSSyRu1yUVMHGO1/Jceyoafpu
AbReYaTc+DzE/qflbJO2IacWQ3WtO/cM8czMOyO5qKLGrpPS5/hftR/X2U4u5S7kMCTEXLtytWdI
1l5IJHnnVXw0UFE8DB4A2py86eLlFyHW+UZH/Y/O8AERywCzsrIbvksIXkJFbbp6cuL7jm9cfhFG
ml4hwKO4cBtmxmn6OwioXnYqB4w7B8q7H9LuxaEw18a6sc+fkMnKBmist715kAqMpNyfsbeir0wC
ea4oYQBYICBCIpZr+xqYL/Jk83GkR/BH79TNZdeYBM+Or6pInRMXUnXpKswM/qTiIchFoiQmr35O
mwO0vgyJp2808viXAmlxsl4QpIh6OvSTH+eQbsw30smRd0P7EJGHJ4++6BDlQ2HHJKUxO3ocSh2I
nAW6EVUgFa41CB3omZFJuj0RGESsVXlf2hKb9ZTS9aAxSyatSmvbqLRHcgx4mfOVQpbSF2dtPsBk
EnxJIV9m2+EnecsO8MOXjsNdnAAWQa/xQ2uct88rMG7ZaNpDNhbP34ksleNTLOnLE2OCbFo8PKxE
QAkkpODv6/i+kSEQQNp4UIeo23B7H8BWd5b5i5xRk1e0A9QUtZVy0xXVeORm0099UZhn1hnn7hmW
mDjtXz60ppzCVa36RISXShvQQ/DNvzyPdz9IMqjyp8SHtRuhspFolDlwbbDJ410xFj65py9SVBJU
fA8E08h2f4ERMWkEFeLUtb+CIXqmInuEXlyCNXey6ZvDQbST19HlDl+5BYYtyvnvOXXqHTvSQbUL
MmdvEVyjKUUSJ51jrlRdUMlFOymIgt0iQJW61rjNMFk3SevkUPjjssthQ08NROfG4dXRs1H8c6EE
QgDsBw==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx is
  port (
    \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : out STD_LOGIC;
    cpllpd_int_reg_0 : out STD_LOGIC;
    cpllreset_int_reg_0 : out STD_LOGIC;
    USER_CPLLLOCK_OUT_reg_0 : out STD_LOGIC;
    cal_on_tx_drpen_out : out STD_LOGIC;
    cal_on_tx_drpwe_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    rst_in0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \daddr_reg[7]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \di_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    in0 : in STD_LOGIC;
    i_in_meta_reg : in STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    txoutclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[17]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cal_on_tx_drdy : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx is
  signal \^user_cplllock_out_reg_0\ : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_0 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_18 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_19 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_23 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_24 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_25 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_26 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_27 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_28 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_29 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_30 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_31 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_32 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_33 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_34 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_35 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_36 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_37 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_38 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_39 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_40 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_41 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_42 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_43 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_44 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_45 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_46 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_47 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_48 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_49 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_50 : STD_LOGIC;
  signal bit_synchronizer_cplllock_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_cplllock_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_txoutclksel_inst0_n_0 : STD_LOGIC;
  signal bit_synchronizer_txoutclksel_inst1_n_0 : STD_LOGIC;
  signal bit_synchronizer_txoutclksel_inst2_n_0 : STD_LOGIC;
  signal bit_synchronizer_txprgdivresetdone_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_txprogdivreset_inst_n_0 : STD_LOGIC;
  signal \cal_fail_store__0\ : STD_LOGIC;
  signal cal_fail_store_i_4_n_0 : STD_LOGIC;
  signal \^cal_on_tx_drpen_out\ : STD_LOGIC;
  signal \^cal_on_tx_drpwe_out\ : STD_LOGIC;
  signal cpll_cal_state2 : STD_LOGIC;
  signal cpll_cal_state26_in : STD_LOGIC;
  signal cpll_cal_state2_carry_n_0 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_1 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_2 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_3 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_4 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_5 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_6 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_7 : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal cpll_cal_state7_out : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \cpll_cal_state[18]_i_2_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[18]_i_3_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[18]_i_4_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[18]_i_5_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[18]_i_6_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[18]_i_7_n_0\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[12]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[27]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[28]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[29]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[30]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[31]\ : STD_LOGIC;
  signal cpllpd_int_i_1_n_0 : STD_LOGIC;
  signal \^cpllpd_int_reg_0\ : STD_LOGIC;
  signal cpllreset_int_i_1_n_0 : STD_LOGIC;
  signal \^cpllreset_int_reg_0\ : STD_LOGIC;
  signal daddr0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \daddr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \daddr[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \daddr[5]_i_2_n_0\ : STD_LOGIC;
  signal \daddr[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \daddr[6]_i_2_n_0\ : STD_LOGIC;
  signal \daddr[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \daddr[7]_i_2__0_n_0\ : STD_LOGIC;
  signal den_i_1_n_0 : STD_LOGIC;
  signal \di_msk[0]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[10]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[11]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[12]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[12]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[12]_i_3_n_0\ : STD_LOGIC;
  signal \di_msk[13]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[13]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[14]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[14]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_3_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_4_n_0\ : STD_LOGIC;
  signal \di_msk[1]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[1]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[2]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[3]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[4]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[5]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[5]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[6]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[6]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[7]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[8]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[9]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[0]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[10]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[11]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[12]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[13]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[14]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[15]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[1]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[2]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[3]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[4]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[5]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[6]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[7]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[8]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[9]\ : STD_LOGIC;
  signal drp_done : STD_LOGIC;
  signal \drp_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \drp_state[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[5]\ : STD_LOGIC;
  signal dwe_i_1_n_0 : STD_LOGIC;
  signal freq_counter_rst_reg_n_0 : STD_LOGIC;
  signal mask_user_in_i_1_n_0 : STD_LOGIC;
  signal mask_user_in_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in7_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in10_in : STD_LOGIC;
  signal p_1_in2_in : STD_LOGIC;
  signal p_1_in5_in : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal p_29_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_2_in1_in : STD_LOGIC;
  signal p_2_in4_in : STD_LOGIC;
  signal p_2_in8_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_3_in9_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal progclk_sel_store : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[0]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[10]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[11]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[12]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[13]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[14]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[1]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[2]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[3]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[4]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[5]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[6]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[7]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[8]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[9]\ : STD_LOGIC;
  signal progdiv_cfg_store : STD_LOGIC;
  signal \progdiv_cfg_store[15]_i_1_n_0\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[0]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[10]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[11]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[12]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[13]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[14]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[15]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[1]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[2]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[3]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[4]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[5]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[6]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[7]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[8]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[9]\ : STD_LOGIC;
  signal rd : STD_LOGIC;
  signal \rd_i_1__0_n_0\ : STD_LOGIC;
  signal rd_i_2_n_0 : STD_LOGIC;
  signal \repeat_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_ctr[3]_i_2_n_0\ : STD_LOGIC;
  signal \repeat_ctr[3]_i_3_n_0\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[0]\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[1]\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[2]\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[3]\ : STD_LOGIC;
  signal \status_store__0\ : STD_LOGIC;
  signal status_store_i_1_n_0 : STD_LOGIC;
  signal txoutclkmon : STD_LOGIC;
  signal txoutclksel_int : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \txoutclksel_int[2]_i_1_n_0\ : STD_LOGIC;
  signal txprogdivreset_int : STD_LOGIC;
  signal txprogdivreset_int_i_1_n_0 : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_0\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_1\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_10\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_11\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_12\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_13\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_14\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_15\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_2\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_3\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_4\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_5\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_6\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_7\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_8\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_9\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_1\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_10\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_11\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_12\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_13\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_14\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_15\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_2\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_3\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_4\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_5\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_6\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_7\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_8\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_9\ : STD_LOGIC;
  signal wait_ctr0_carry_n_0 : STD_LOGIC;
  signal wait_ctr0_carry_n_1 : STD_LOGIC;
  signal wait_ctr0_carry_n_10 : STD_LOGIC;
  signal wait_ctr0_carry_n_11 : STD_LOGIC;
  signal wait_ctr0_carry_n_12 : STD_LOGIC;
  signal wait_ctr0_carry_n_13 : STD_LOGIC;
  signal wait_ctr0_carry_n_14 : STD_LOGIC;
  signal wait_ctr0_carry_n_15 : STD_LOGIC;
  signal wait_ctr0_carry_n_2 : STD_LOGIC;
  signal wait_ctr0_carry_n_3 : STD_LOGIC;
  signal wait_ctr0_carry_n_4 : STD_LOGIC;
  signal wait_ctr0_carry_n_5 : STD_LOGIC;
  signal wait_ctr0_carry_n_6 : STD_LOGIC;
  signal wait_ctr0_carry_n_7 : STD_LOGIC;
  signal wait_ctr0_carry_n_8 : STD_LOGIC;
  signal wait_ctr0_carry_n_9 : STD_LOGIC;
  signal \wait_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_10_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_11_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_12_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_2_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_3_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_4_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_5_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_6_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_7_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_8_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_9_n_0\ : STD_LOGIC;
  signal \wait_ctr[12]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[13]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[14]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[15]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[16]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[17]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[18]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[19]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[20]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[21]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[22]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[23]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_2_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_3_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_4_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_5_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_6_n_0\ : STD_LOGIC;
  signal \wait_ctr[3]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[4]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[5]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[6]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[9]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[0]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[10]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[11]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[12]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[13]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[14]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[15]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[16]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[17]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[18]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[19]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[1]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[20]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[21]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[22]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[23]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[24]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[2]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[3]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[4]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[5]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[6]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[7]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[8]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[9]\ : STD_LOGIC;
  signal wr : STD_LOGIC;
  signal \wr_i_1__0_n_0\ : STD_LOGIC;
  signal \x0e1_store[14]_i_1_n_0\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[0]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[12]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[13]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[14]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[1]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[2]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[3]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[4]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[5]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[6]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[7]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[8]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[9]\ : STD_LOGIC;
  signal NLW_cpll_cal_state2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cpll_cal_state2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_cpll_cal_state2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_wait_ctr0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of bufg_gt_txoutclkmon_inst : label is "MLO";
  attribute box_type : string;
  attribute box_type of bufg_gt_txoutclkmon_inst : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cal_fail_store_i_4 : label is "soft_lutpair82";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of cpll_cal_state2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \cpll_cal_state2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cpll_cal_state2_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cpll_cal_state2_inferred__0/i__carry__0\ : label is 11;
  attribute SOFT_HLUTNM of \cpll_cal_state[12]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \cpll_cal_state[14]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \cpll_cal_state[16]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \cpll_cal_state[17]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \cpll_cal_state[18]_i_5\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \cpll_cal_state[1]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \cpll_cal_state[27]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \cpll_cal_state[28]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \cpll_cal_state[2]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \cpll_cal_state[3]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \cpll_cal_state[5]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \cpll_cal_state[6]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \cpll_cal_state[7]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of cpllpd_int_i_1 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of cpllreset_int_i_1 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \daddr[1]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \daddr[2]_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \daddr[4]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \daddr[5]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \di_msk[12]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \di_msk[12]_i_3\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \di_msk[15]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \di_msk[15]_i_4\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \di_msk[1]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \di_msk[5]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \drp_state[1]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \drp_state[3]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \drp_state[4]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \drp_state[5]_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \drp_state[6]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of dwe_i_1 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of rd_i_2 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \repeat_ctr[0]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \repeat_ctr[1]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \repeat_ctr[2]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \repeat_ctr[3]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \repeat_ctr[3]_i_3\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of txprogdivreset_int_i_1 : label is "soft_lutpair76";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of wait_ctr0_carry : label is 35;
  attribute ADDER_THRESHOLD of \wait_ctr0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \wait_ctr0_carry__1\ : label is 35;
  attribute SOFT_HLUTNM of \wait_ctr[0]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \wait_ctr[11]_i_11\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \wait_ctr[11]_i_5\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \wait_ctr[11]_i_6\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \wait_ctr[11]_i_7\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \wait_ctr[11]_i_9\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \wait_ctr[24]_i_4\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \wait_ctr[24]_i_6\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \wr_i_1__0\ : label is "soft_lutpair85";
begin
  USER_CPLLLOCK_OUT_reg_0 <= \^user_cplllock_out_reg_0\;
  cal_on_tx_drpen_out <= \^cal_on_tx_drpen_out\;
  cal_on_tx_drpwe_out <= \^cal_on_tx_drpwe_out\;
  cpllpd_int_reg_0 <= \^cpllpd_int_reg_0\;
  cpllreset_int_reg_0 <= \^cpllreset_int_reg_0\;
USER_CPLLLOCK_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_cplllock_inst_n_1,
      Q => \^user_cplllock_out_reg_0\,
      R => '0'
    );
U_TXOUTCLK_FREQ_COUNTER: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_freq_counter
     port map (
      CO(0) => cpll_cal_state2,
      D(16 downto 0) => D(16 downto 0),
      DI(3) => U_TXOUTCLK_FREQ_COUNTER_n_23,
      DI(2) => U_TXOUTCLK_FREQ_COUNTER_n_24,
      DI(1) => U_TXOUTCLK_FREQ_COUNTER_n_25,
      DI(0) => U_TXOUTCLK_FREQ_COUNTER_n_26,
      O(7 downto 0) => O(7 downto 0),
      Q(5) => \cpll_cal_state_reg_n_0_[27]\,
      Q(4) => p_2_in8_in,
      Q(3) => p_11_in,
      Q(2) => p_18_in,
      Q(1) => \cpll_cal_state_reg_n_0_[12]\,
      Q(0) => \cpll_cal_state_reg_n_0_[0]\,
      S(0) => S(0),
      \cal_fail_store__0\ => \cal_fail_store__0\,
      cal_fail_store_reg => bit_synchronizer_cplllock_inst_n_0,
      cal_fail_store_reg_0 => \repeat_ctr_reg_n_0_[3]\,
      cal_fail_store_reg_1 => cal_fail_store_i_4_n_0,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      \cpll_cal_state_reg[13]\ => \wait_ctr[11]_i_3_n_0\,
      \cpll_cal_state_reg[13]_0\ => \repeat_ctr_reg_n_0_[1]\,
      \cpll_cal_state_reg[13]_1\ => \repeat_ctr_reg_n_0_[0]\,
      \cpll_cal_state_reg[13]_2\ => \repeat_ctr_reg_n_0_[2]\,
      \cpll_cal_state_reg[21]\(0) => drp_done,
      done_o_reg_0 => U_TXOUTCLK_FREQ_COUNTER_n_0,
      done_o_reg_1(1) => cpll_cal_state7_out(21),
      done_o_reg_1(0) => cpll_cal_state7_out(13),
      drpclk_in(0) => drpclk_in(0),
      \freq_cnt_o_reg[14]_0\(7) => U_TXOUTCLK_FREQ_COUNTER_n_27,
      \freq_cnt_o_reg[14]_0\(6) => U_TXOUTCLK_FREQ_COUNTER_n_28,
      \freq_cnt_o_reg[14]_0\(5) => U_TXOUTCLK_FREQ_COUNTER_n_29,
      \freq_cnt_o_reg[14]_0\(4) => U_TXOUTCLK_FREQ_COUNTER_n_30,
      \freq_cnt_o_reg[14]_0\(3) => U_TXOUTCLK_FREQ_COUNTER_n_31,
      \freq_cnt_o_reg[14]_0\(2) => U_TXOUTCLK_FREQ_COUNTER_n_32,
      \freq_cnt_o_reg[14]_0\(1) => U_TXOUTCLK_FREQ_COUNTER_n_33,
      \freq_cnt_o_reg[14]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_34,
      \freq_cnt_o_reg[14]_1\(7) => U_TXOUTCLK_FREQ_COUNTER_n_36,
      \freq_cnt_o_reg[14]_1\(6) => U_TXOUTCLK_FREQ_COUNTER_n_37,
      \freq_cnt_o_reg[14]_1\(5) => U_TXOUTCLK_FREQ_COUNTER_n_38,
      \freq_cnt_o_reg[14]_1\(4) => U_TXOUTCLK_FREQ_COUNTER_n_39,
      \freq_cnt_o_reg[14]_1\(3) => U_TXOUTCLK_FREQ_COUNTER_n_40,
      \freq_cnt_o_reg[14]_1\(2) => U_TXOUTCLK_FREQ_COUNTER_n_41,
      \freq_cnt_o_reg[14]_1\(1) => U_TXOUTCLK_FREQ_COUNTER_n_42,
      \freq_cnt_o_reg[14]_1\(0) => U_TXOUTCLK_FREQ_COUNTER_n_43,
      \freq_cnt_o_reg[15]_0\(3) => U_TXOUTCLK_FREQ_COUNTER_n_44,
      \freq_cnt_o_reg[15]_0\(2) => U_TXOUTCLK_FREQ_COUNTER_n_45,
      \freq_cnt_o_reg[15]_0\(1) => U_TXOUTCLK_FREQ_COUNTER_n_46,
      \freq_cnt_o_reg[15]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_47,
      \freq_cnt_o_reg[16]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_49,
      \freq_cnt_o_reg[16]_1\(0) => U_TXOUTCLK_FREQ_COUNTER_n_50,
      \freq_cnt_o_reg[17]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_48,
      \freq_cnt_o_reg[9]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_35,
      \repeat_ctr_reg[3]\ => \repeat_ctr[3]_i_3_n_0\,
      \repeat_ctr_reg[3]_0\(0) => cpll_cal_state26_in,
      rst_in_out_reg => U_TXOUTCLK_FREQ_COUNTER_n_18,
      rst_in_out_reg_0 => U_TXOUTCLK_FREQ_COUNTER_n_19,
      \state_reg[1]_0\ => freq_counter_rst_reg_n_0,
      \testclk_cnt_reg[15]_0\(7 downto 0) => \testclk_cnt_reg[15]\(7 downto 0),
      \testclk_cnt_reg[17]_0\(1 downto 0) => \testclk_cnt_reg[17]\(1 downto 0),
      txoutclkmon => txoutclkmon
    );
bit_synchronizer_cplllock_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_25
     port map (
      Q(1) => \cpll_cal_state_reg_n_0_[30]\,
      Q(0) => \cpll_cal_state_reg_n_0_[0]\,
      USER_CPLLLOCK_OUT_reg => mask_user_in_reg_n_0,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      \cpll_cal_state_reg[0]\ => bit_synchronizer_cplllock_inst_n_1,
      drpclk_in(0) => drpclk_in(0),
      i_in_out_reg_0 => bit_synchronizer_cplllock_inst_n_0,
      in0 => in0
    );
bit_synchronizer_txoutclksel_inst0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_26
     port map (
      D(0) => bit_synchronizer_txoutclksel_inst0_n_0,
      drpclk_in(0) => drpclk_in(0),
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\ => mask_user_in_reg_n_0,
      txoutclksel_int(0) => txoutclksel_int(2)
    );
bit_synchronizer_txoutclksel_inst1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_27
     port map (
      D(0) => bit_synchronizer_txoutclksel_inst1_n_0,
      drpclk_in(0) => drpclk_in(0),
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\ => mask_user_in_reg_n_0
    );
bit_synchronizer_txoutclksel_inst2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_28
     port map (
      D(0) => bit_synchronizer_txoutclksel_inst2_n_0,
      drpclk_in(0) => drpclk_in(0),
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\ => mask_user_in_reg_n_0,
      txoutclksel_int(0) => txoutclksel_int(2)
    );
bit_synchronizer_txprgdivresetdone_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_29
     port map (
      D(4 downto 2) => cpll_cal_state7_out(31 downto 29),
      D(1 downto 0) => cpll_cal_state7_out(20 downto 19),
      Q(8) => \cpll_cal_state_reg_n_0_[31]\,
      Q(7) => \cpll_cal_state_reg_n_0_[30]\,
      Q(6) => \cpll_cal_state_reg_n_0_[29]\,
      Q(5) => \cpll_cal_state_reg_n_0_[28]\,
      Q(4) => p_11_in,
      Q(3) => p_12_in,
      Q(2) => p_13_in,
      Q(1) => p_16_in,
      Q(0) => p_17_in,
      \cal_fail_store__0\ => \cal_fail_store__0\,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      \cpll_cal_state_reg[15]\ => bit_synchronizer_txprgdivresetdone_inst_n_0,
      \cpll_cal_state_reg[20]\ => U_TXOUTCLK_FREQ_COUNTER_n_0,
      \cpll_cal_state_reg[29]\ => \wait_ctr[11]_i_3_n_0\,
      drpclk_in(0) => drpclk_in(0),
      freq_counter_rst_reg => \wait_ctr[24]_i_3_n_0\,
      freq_counter_rst_reg_0 => freq_counter_rst_reg_n_0,
      freq_counter_rst_reg_1 => \cpll_cal_state[18]_i_2_n_0\,
      i_in_meta_reg_0 => i_in_meta_reg_0
    );
bit_synchronizer_txprogdivreset_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_30
     port map (
      drpclk_in(0) => drpclk_in(0),
      i_in_meta_reg_0 => i_in_meta_reg,
      \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\ => mask_user_in_reg_n_0,
      txprogdivreset_int => txprogdivreset_int,
      txprogdivreset_int_reg => bit_synchronizer_txprogdivreset_inst_n_0
    );
bufg_gt_txoutclkmon_inst: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => lopt,
      CEMASK => '1',
      CLR => lopt_1,
      CLRMASK => '1',
      DIV(2 downto 0) => B"000",
      I => txoutclk_out(0),
      O => txoutclkmon
    );
cal_fail_store_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \repeat_ctr_reg_n_0_[1]\,
      I1 => \repeat_ctr_reg_n_0_[0]\,
      I2 => \repeat_ctr_reg_n_0_[2]\,
      O => cal_fail_store_i_4_n_0
    );
cal_fail_store_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => U_TXOUTCLK_FREQ_COUNTER_n_19,
      Q => \cal_fail_store__0\,
      R => '0'
    );
cpll_cal_state2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => cpll_cal_state2_carry_n_0,
      CO(6) => cpll_cal_state2_carry_n_1,
      CO(5) => cpll_cal_state2_carry_n_2,
      CO(4) => cpll_cal_state2_carry_n_3,
      CO(3) => cpll_cal_state2_carry_n_4,
      CO(2) => cpll_cal_state2_carry_n_5,
      CO(1) => cpll_cal_state2_carry_n_6,
      CO(0) => cpll_cal_state2_carry_n_7,
      DI(7) => '0',
      DI(6) => U_TXOUTCLK_FREQ_COUNTER_n_23,
      DI(5) => U_TXOUTCLK_FREQ_COUNTER_n_24,
      DI(4) => U_TXOUTCLK_FREQ_COUNTER_n_25,
      DI(3) => '0',
      DI(2) => U_TXOUTCLK_FREQ_COUNTER_n_26,
      DI(1 downto 0) => B"00",
      O(7 downto 0) => NLW_cpll_cal_state2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => U_TXOUTCLK_FREQ_COUNTER_n_27,
      S(6) => U_TXOUTCLK_FREQ_COUNTER_n_28,
      S(5) => U_TXOUTCLK_FREQ_COUNTER_n_29,
      S(4) => U_TXOUTCLK_FREQ_COUNTER_n_30,
      S(3) => U_TXOUTCLK_FREQ_COUNTER_n_31,
      S(2) => U_TXOUTCLK_FREQ_COUNTER_n_32,
      S(1) => U_TXOUTCLK_FREQ_COUNTER_n_33,
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_34
    );
\cpll_cal_state2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => cpll_cal_state2_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_cpll_cal_state2_carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => cpll_cal_state2,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_cpll_cal_state2_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_50
    );
\cpll_cal_state2_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \cpll_cal_state2_inferred__0/i__carry_n_0\,
      CO(6) => \cpll_cal_state2_inferred__0/i__carry_n_1\,
      CO(5) => \cpll_cal_state2_inferred__0/i__carry_n_2\,
      CO(4) => \cpll_cal_state2_inferred__0/i__carry_n_3\,
      CO(3) => \cpll_cal_state2_inferred__0/i__carry_n_4\,
      CO(2) => \cpll_cal_state2_inferred__0/i__carry_n_5\,
      CO(1) => \cpll_cal_state2_inferred__0/i__carry_n_6\,
      CO(0) => \cpll_cal_state2_inferred__0/i__carry_n_7\,
      DI(7) => U_TXOUTCLK_FREQ_COUNTER_n_44,
      DI(6 downto 5) => B"00",
      DI(4) => U_TXOUTCLK_FREQ_COUNTER_n_35,
      DI(3) => '0',
      DI(2) => U_TXOUTCLK_FREQ_COUNTER_n_45,
      DI(1) => U_TXOUTCLK_FREQ_COUNTER_n_46,
      DI(0) => U_TXOUTCLK_FREQ_COUNTER_n_47,
      O(7 downto 0) => \NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7) => U_TXOUTCLK_FREQ_COUNTER_n_36,
      S(6) => U_TXOUTCLK_FREQ_COUNTER_n_37,
      S(5) => U_TXOUTCLK_FREQ_COUNTER_n_38,
      S(4) => U_TXOUTCLK_FREQ_COUNTER_n_39,
      S(3) => U_TXOUTCLK_FREQ_COUNTER_n_40,
      S(2) => U_TXOUTCLK_FREQ_COUNTER_n_41,
      S(1) => U_TXOUTCLK_FREQ_COUNTER_n_42,
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_43
    );
\cpll_cal_state2_inferred__0/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \cpll_cal_state2_inferred__0/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => cpll_cal_state26_in,
      DI(7 downto 1) => B"0000000",
      DI(0) => U_TXOUTCLK_FREQ_COUNTER_n_48,
      O(7 downto 0) => \NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_49
    );
\cpll_cal_state[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => drp_done,
      I1 => p_0_in,
      O => cpll_cal_state7_out(12)
    );
\cpll_cal_state[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \wait_ctr[11]_i_3_n_0\,
      I1 => p_18_in,
      I2 => \wait_ctr[24]_i_3_n_0\,
      I3 => p_17_in,
      O => cpll_cal_state7_out(14)
    );
\cpll_cal_state[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \wait_ctr[24]_i_3_n_0\,
      I1 => p_17_in,
      I2 => \cpll_cal_state[18]_i_2_n_0\,
      I3 => p_16_in,
      O => cpll_cal_state7_out(15)
    );
\cpll_cal_state[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => p_16_in,
      I1 => \cpll_cal_state[18]_i_2_n_0\,
      I2 => \wait_ctr[24]_i_3_n_0\,
      I3 => p_15_in,
      O => cpll_cal_state7_out(16)
    );
\cpll_cal_state[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \wait_ctr[24]_i_3_n_0\,
      I1 => p_15_in,
      I2 => \cpll_cal_state[18]_i_2_n_0\,
      I3 => p_14_in,
      O => cpll_cal_state7_out(17)
    );
\cpll_cal_state[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \wait_ctr[11]_i_3_n_0\,
      I1 => p_13_in,
      I2 => \cpll_cal_state[18]_i_2_n_0\,
      I3 => p_14_in,
      O => cpll_cal_state7_out(18)
    );
\cpll_cal_state[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFFFEFE"
    )
        port map (
      I0 => \cpll_cal_state[18]_i_3_n_0\,
      I1 => \cpll_cal_state[18]_i_4_n_0\,
      I2 => \cpll_cal_state[18]_i_5_n_0\,
      I3 => \cpll_cal_state[18]_i_6_n_0\,
      I4 => \wait_ctr[11]_i_9_n_0\,
      I5 => \cpll_cal_state[18]_i_7_n_0\,
      O => \cpll_cal_state[18]_i_2_n_0\
    );
\cpll_cal_state[18]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[23]\,
      I1 => \wait_ctr_reg_n_0_[24]\,
      I2 => \wait_ctr_reg_n_0_[21]\,
      I3 => \wait_ctr_reg_n_0_[22]\,
      O => \cpll_cal_state[18]_i_3_n_0\
    );
\cpll_cal_state[18]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[19]\,
      I1 => \wait_ctr_reg_n_0_[20]\,
      I2 => \wait_ctr_reg_n_0_[17]\,
      I3 => \wait_ctr_reg_n_0_[18]\,
      O => \cpll_cal_state[18]_i_4_n_0\
    );
\cpll_cal_state[18]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[16]\,
      I1 => \wait_ctr_reg_n_0_[15]\,
      O => \cpll_cal_state[18]_i_5_n_0\
    );
\cpll_cal_state[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF7FFFFFFF"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[14]\,
      I1 => \wait_ctr_reg_n_0_[13]\,
      I2 => \wait_ctr_reg_n_0_[12]\,
      I3 => \wait_ctr_reg_n_0_[11]\,
      I4 => \wait_ctr_reg_n_0_[10]\,
      I5 => \wait_ctr_reg_n_0_[9]\,
      O => \cpll_cal_state[18]_i_6_n_0\
    );
\cpll_cal_state[18]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE00"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[2]\,
      I1 => \wait_ctr_reg_n_0_[1]\,
      I2 => \wait_ctr_reg_n_0_[3]\,
      I3 => \wait_ctr_reg_n_0_[4]\,
      I4 => \wait_ctr_reg_n_0_[10]\,
      O => \cpll_cal_state[18]_i_7_n_0\
    );
\cpll_cal_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => drp_done,
      I2 => p_1_in10_in,
      O => cpll_cal_state7_out(1)
    );
\cpll_cal_state[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => drp_done,
      I1 => p_3_in,
      O => cpll_cal_state7_out(27)
    );
\cpll_cal_state[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[27]\,
      I1 => \wait_ctr[11]_i_3_n_0\,
      I2 => \cpll_cal_state_reg_n_0_[28]\,
      O => cpll_cal_state7_out(28)
    );
\cpll_cal_state[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in10_in,
      I1 => drp_done,
      O => cpll_cal_state7_out(2)
    );
\cpll_cal_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in2_in,
      I2 => \status_store__0\,
      I3 => p_29_in,
      O => cpll_cal_state7_out(3)
    );
\cpll_cal_state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF888F8"
    )
        port map (
      I0 => p_29_in,
      I1 => \status_store__0\,
      I2 => p_1_in5_in,
      I3 => drp_done,
      I4 => p_0_in7_in,
      O => cpll_cal_state7_out(5)
    );
\cpll_cal_state[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in5_in,
      O => cpll_cal_state7_out(6)
    );
\cpll_cal_state[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in,
      I2 => \status_store__0\,
      I3 => p_25_in,
      O => cpll_cal_state7_out(7)
    );
\cpll_cal_state[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF888F8"
    )
        port map (
      I0 => p_25_in,
      I1 => \status_store__0\,
      I2 => p_4_in,
      I3 => drp_done,
      I4 => p_0_in3_in,
      O => cpll_cal_state7_out(9)
    );
\cpll_cal_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      Q => \cpll_cal_state_reg_n_0_[0]\,
      S => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_4_in,
      Q => p_0_in0_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_0_in0_in,
      Q => p_0_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(12),
      Q => \cpll_cal_state_reg_n_0_[12]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(13),
      Q => p_18_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(14),
      Q => p_17_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(15),
      Q => p_16_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(16),
      Q => p_15_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(17),
      Q => p_14_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(18),
      Q => p_13_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(19),
      Q => p_12_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(1),
      Q => p_1_in10_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(20),
      Q => p_11_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(21),
      Q => p_2_in8_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in8_in,
      Q => p_2_in4_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in4_in,
      Q => p_2_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in,
      Q => p_2_in1_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in1_in,
      Q => p_3_in9_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_3_in9_in,
      Q => p_3_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(27),
      Q => \cpll_cal_state_reg_n_0_[27]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(28),
      Q => \cpll_cal_state_reg_n_0_[28]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(29),
      Q => \cpll_cal_state_reg_n_0_[29]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(2),
      Q => p_29_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(30),
      Q => \cpll_cal_state_reg_n_0_[30]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(31),
      Q => \cpll_cal_state_reg_n_0_[31]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(3),
      Q => p_1_in2_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_1_in2_in,
      Q => p_0_in7_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(5),
      Q => p_1_in5_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(6),
      Q => p_25_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(7),
      Q => p_1_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_1_in,
      Q => p_0_in3_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(9),
      Q => p_4_in,
      R => cal_on_tx_reset_in_sync
    );
cpllpd_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF778F00"
    )
        port map (
      I0 => \wait_ctr[24]_i_3_n_0\,
      I1 => p_17_in,
      I2 => \wait_ctr[11]_i_3_n_0\,
      I3 => p_18_in,
      I4 => \^cpllpd_int_reg_0\,
      O => cpllpd_int_i_1_n_0
    );
cpllpd_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpllpd_int_i_1_n_0,
      Q => \^cpllpd_int_reg_0\,
      R => cal_on_tx_reset_in_sync
    );
cpllreset_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFFFA888"
    )
        port map (
      I0 => p_16_in,
      I1 => \cpll_cal_state[18]_i_2_n_0\,
      I2 => \wait_ctr[24]_i_3_n_0\,
      I3 => p_15_in,
      I4 => \^cpllreset_int_reg_0\,
      O => cpllreset_int_i_1_n_0
    );
cpllreset_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpllreset_int_i_1_n_0,
      Q => \^cpllreset_int_reg_0\,
      R => cal_on_tx_reset_in_sync
    );
\daddr[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => daddr0_in(3),
      I1 => \daddr[5]_i_2_n_0\,
      I2 => p_1_in2_in,
      I3 => p_2_in1_in,
      I4 => p_0_in0_in,
      O => daddr0_in(1)
    );
\daddr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => daddr0_in(3),
      I1 => p_1_in5_in,
      I2 => p_2_in4_in,
      I3 => p_0_in3_in,
      I4 => p_3_in,
      O => \daddr[2]_i_1__0_n_0\
    );
\daddr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => p_4_in,
      I1 => p_2_in8_in,
      I2 => p_3_in9_in,
      I3 => p_1_in10_in,
      I4 => p_0_in7_in,
      I5 => \cpll_cal_state_reg_n_0_[0]\,
      O => daddr0_in(3)
    );
\daddr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002AAAA"
    )
        port map (
      I0 => daddr0_in(3),
      I1 => p_1_in2_in,
      I2 => p_2_in1_in,
      I3 => p_0_in0_in,
      I4 => \daddr[5]_i_2_n_0\,
      O => daddr0_in(4)
    );
\daddr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111555555555"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => \daddr[5]_i_2_n_0\,
      I2 => p_0_in0_in,
      I3 => p_2_in1_in,
      I4 => p_1_in2_in,
      I5 => \daddr[6]_i_2_n_0\,
      O => \daddr[5]_i_1__0_n_0\
    );
\daddr[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => p_3_in,
      I1 => p_0_in3_in,
      I2 => p_2_in4_in,
      I3 => p_1_in5_in,
      O => \daddr[5]_i_2_n_0\
    );
\daddr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555455555555"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => p_3_in,
      I2 => p_0_in3_in,
      I3 => p_2_in4_in,
      I4 => p_1_in5_in,
      I5 => \daddr[6]_i_2_n_0\,
      O => \daddr[6]_i_1__0_n_0\
    );
\daddr[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_1_in10_in,
      I2 => p_3_in9_in,
      I3 => p_2_in8_in,
      I4 => p_4_in,
      O => \daddr[6]_i_2_n_0\
    );
\daddr[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => p_0_in,
      I1 => p_2_in,
      I2 => p_1_in,
      I3 => daddr0_in(1),
      O => \daddr[7]_i_1__0_n_0\
    );
\daddr[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => p_4_in,
      I2 => p_2_in8_in,
      I3 => p_3_in9_in,
      I4 => p_1_in10_in,
      I5 => p_0_in7_in,
      O => \daddr[7]_i_2__0_n_0\
    );
\daddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => daddr0_in(1),
      Q => \daddr_reg[7]_0\(0),
      R => '0'
    );
\daddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => \daddr[2]_i_1__0_n_0\,
      Q => \daddr_reg[7]_0\(1),
      R => '0'
    );
\daddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => daddr0_in(3),
      Q => \daddr_reg[7]_0\(2),
      R => '0'
    );
\daddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => daddr0_in(4),
      Q => \daddr_reg[7]_0\(3),
      R => '0'
    );
\daddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => \daddr[5]_i_1__0_n_0\,
      Q => \daddr_reg[7]_0\(4),
      R => '0'
    );
\daddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => \daddr[6]_i_1__0_n_0\,
      Q => \daddr_reg[7]_0\(5),
      R => '0'
    );
\daddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => \daddr[7]_i_2__0_n_0\,
      Q => \daddr_reg[7]_0\(6),
      R => '0'
    );
den_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCDFFCC"
    )
        port map (
      I0 => \drp_state_reg_n_0_[5]\,
      I1 => \drp_state_reg_n_0_[4]\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \drp_state_reg_n_0_[1]\,
      I4 => \^cal_on_tx_drpen_out\,
      O => den_i_1_n_0
    );
den_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => den_i_1_n_0,
      Q => \^cal_on_tx_drpen_out\
    );
\di_msk[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[0]\,
      I2 => \progdiv_cfg_store_reg_n_0_[0]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[0]\,
      O => \di_msk[0]_i_1_n_0\
    );
\di_msk[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE0E0E0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[10]\,
      I3 => p_0_in7_in,
      I4 => p_2_in1_in,
      I5 => \progclk_sel_store_reg_n_0_[10]\,
      O => \di_msk[10]_i_1_n_0\
    );
\di_msk[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE0E0FFE0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[11]\,
      I3 => \progclk_sel_store_reg_n_0_[11]\,
      I4 => \di_msk[12]_i_2_n_0\,
      I5 => p_0_in0_in,
      O => \di_msk[11]_i_1_n_0\
    );
\di_msk[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[12]\,
      I2 => \progdiv_cfg_store_reg_n_0_[12]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[12]\,
      O => \di_msk[12]_i_1_n_0\
    );
\di_msk[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      O => \di_msk[12]_i_2_n_0\
    );
\di_msk[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      O => \di_msk[12]_i_3_n_0\
    );
\di_msk[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[13]\,
      I3 => \di_msk[13]_i_2_n_0\,
      O => \di_msk[13]_i_1_n_0\
    );
\di_msk[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[13]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[13]\,
      I5 => p_0_in,
      O => \di_msk[13]_i_2_n_0\
    );
\di_msk[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[14]\,
      I3 => \di_msk[14]_i_2_n_0\,
      O => \di_msk[14]_i_1_n_0\
    );
\di_msk[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[14]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[14]\,
      I5 => p_0_in,
      O => \di_msk[14]_i_2_n_0\
    );
\di_msk[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => \di_msk[15]_i_3_n_0\,
      I2 => \cpll_cal_state_reg_n_0_[0]\,
      O => \di_msk[15]_i_1_n_0\
    );
\di_msk[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[15]\,
      I3 => p_0_in7_in,
      I4 => p_0_in,
      O => \di_msk[15]_i_2_n_0\
    );
\di_msk[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => p_3_in9_in,
      I2 => p_0_in3_in,
      I3 => p_3_in,
      I4 => \di_msk[12]_i_2_n_0\,
      I5 => \di_msk[15]_i_4_n_0\,
      O => \di_msk[15]_i_3_n_0\
    );
\di_msk[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => p_2_in,
      O => \di_msk[15]_i_4_n_0\
    );
\di_msk[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[1]\,
      I3 => \di_msk[1]_i_2_n_0\,
      O => \di_msk[1]_i_1_n_0\
    );
\di_msk[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[1]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[1]\,
      I5 => p_0_in,
      O => \di_msk[1]_i_2_n_0\
    );
\di_msk[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \di_msk[12]_i_3_n_0\,
      I1 => \progdiv_cfg_store_reg_n_0_[2]\,
      I2 => p_0_in0_in,
      I3 => \x0e1_store_reg_n_0_[2]\,
      I4 => \progclk_sel_store_reg_n_0_[2]\,
      I5 => \di_msk[12]_i_2_n_0\,
      O => \di_msk[2]_i_1_n_0\
    );
\di_msk[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[3]\,
      I2 => \progdiv_cfg_store_reg_n_0_[3]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[3]\,
      O => \di_msk[3]_i_1_n_0\
    );
\di_msk[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \di_msk[12]_i_3_n_0\,
      I1 => \progdiv_cfg_store_reg_n_0_[4]\,
      I2 => p_0_in0_in,
      I3 => \x0e1_store_reg_n_0_[4]\,
      I4 => \progclk_sel_store_reg_n_0_[4]\,
      I5 => \di_msk[12]_i_2_n_0\,
      O => \di_msk[4]_i_1_n_0\
    );
\di_msk[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[5]\,
      I3 => \di_msk[5]_i_2_n_0\,
      O => \di_msk[5]_i_1_n_0\
    );
\di_msk[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[5]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[5]\,
      I5 => p_0_in,
      O => \di_msk[5]_i_2_n_0\
    );
\di_msk[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[6]\,
      I3 => \di_msk[6]_i_2_n_0\,
      O => \di_msk[6]_i_1_n_0\
    );
\di_msk[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[6]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[6]\,
      I5 => p_0_in,
      O => \di_msk[6]_i_2_n_0\
    );
\di_msk[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \di_msk[12]_i_3_n_0\,
      I1 => \progdiv_cfg_store_reg_n_0_[7]\,
      I2 => p_0_in0_in,
      I3 => \x0e1_store_reg_n_0_[7]\,
      I4 => \progclk_sel_store_reg_n_0_[7]\,
      I5 => \di_msk[12]_i_2_n_0\,
      O => \di_msk[7]_i_1_n_0\
    );
\di_msk[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[8]\,
      I2 => \progdiv_cfg_store_reg_n_0_[8]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[8]\,
      O => \di_msk[8]_i_1_n_0\
    );
\di_msk[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[9]\,
      I2 => \progdiv_cfg_store_reg_n_0_[9]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[9]\,
      O => \di_msk[9]_i_1_n_0\
    );
\di_msk_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[0]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[0]\,
      R => '0'
    );
\di_msk_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[10]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[10]\,
      R => '0'
    );
\di_msk_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[11]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[11]\,
      R => '0'
    );
\di_msk_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[12]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[12]\,
      R => '0'
    );
\di_msk_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[13]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[13]\,
      R => '0'
    );
\di_msk_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[14]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[14]\,
      R => '0'
    );
\di_msk_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[15]_i_2_n_0\,
      Q => \di_msk_reg_n_0_[15]\,
      R => '0'
    );
\di_msk_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[1]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[1]\,
      R => '0'
    );
\di_msk_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[2]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[2]\,
      R => '0'
    );
\di_msk_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[3]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[3]\,
      R => '0'
    );
\di_msk_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[4]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[4]\,
      R => '0'
    );
\di_msk_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[5]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[5]\,
      R => '0'
    );
\di_msk_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[6]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[6]\,
      R => '0'
    );
\di_msk_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[7]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[7]\,
      R => '0'
    );
\di_msk_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[8]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[8]\,
      R => '0'
    );
\di_msk_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[9]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[9]\,
      R => '0'
    );
\di_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[0]\,
      Q => \di_reg[15]_0\(0)
    );
\di_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[10]\,
      Q => \di_reg[15]_0\(10)
    );
\di_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[11]\,
      Q => \di_reg[15]_0\(11)
    );
\di_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[12]\,
      Q => \di_reg[15]_0\(12)
    );
\di_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[13]\,
      Q => \di_reg[15]_0\(13)
    );
\di_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[14]\,
      Q => \di_reg[15]_0\(14)
    );
\di_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[15]\,
      Q => \di_reg[15]_0\(15)
    );
\di_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[1]\,
      Q => \di_reg[15]_0\(1)
    );
\di_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[2]\,
      Q => \di_reg[15]_0\(2)
    );
\di_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[3]\,
      Q => \di_reg[15]_0\(3)
    );
\di_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[4]\,
      Q => \di_reg[15]_0\(4)
    );
\di_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[5]\,
      Q => \di_reg[15]_0\(5)
    );
\di_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[6]\,
      Q => \di_reg[15]_0\(6)
    );
\di_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[7]\,
      Q => \di_reg[15]_0\(7)
    );
\di_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[8]\,
      Q => \di_reg[15]_0\(8)
    );
\di_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[9]\,
      Q => \di_reg[15]_0\(9)
    );
\drp_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => drp_done,
      I1 => rd,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => wr,
      O => \drp_state[0]_i_1__0_n_0\
    );
\drp_state[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rd,
      I1 => \drp_state_reg_n_0_[0]\,
      O => \drp_state[1]_i_1__0_n_0\
    );
\drp_state[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[1]\,
      I1 => cal_on_tx_drdy,
      I2 => \drp_state_reg_n_0_[2]\,
      O => \drp_state[2]_i_1__0_n_0\
    );
\drp_state[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => cal_on_tx_drdy,
      I2 => rd,
      O => \drp_state[3]_i_1_n_0\
    );
\drp_state[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[3]\,
      I1 => rd,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => wr,
      O => \drp_state[4]_i_1__0_n_0\
    );
\drp_state[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => cal_on_tx_drdy,
      I2 => \drp_state_reg_n_0_[5]\,
      O => \drp_state[5]_i_1__0_n_0\
    );
\drp_state[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => cal_on_tx_drdy,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => rd,
      I3 => \drp_state_reg_n_0_[2]\,
      O => \drp_state[6]_i_1__0_n_0\
    );
\drp_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \drp_state[0]_i_1__0_n_0\,
      PRE => cal_on_tx_reset_in_sync,
      Q => \drp_state_reg_n_0_[0]\
    );
\drp_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[1]_i_1__0_n_0\,
      Q => \drp_state_reg_n_0_[1]\
    );
\drp_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[2]_i_1__0_n_0\,
      Q => \drp_state_reg_n_0_[2]\
    );
\drp_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[3]_i_1_n_0\,
      Q => \drp_state_reg_n_0_[3]\
    );
\drp_state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[4]_i_1__0_n_0\,
      Q => \drp_state_reg_n_0_[4]\
    );
\drp_state_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[5]_i_1__0_n_0\,
      Q => \drp_state_reg_n_0_[5]\
    );
\drp_state_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[6]_i_1__0_n_0\,
      Q => drp_done
    );
dwe_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \^cal_on_tx_drpwe_out\,
      O => dwe_i_1_n_0
    );
dwe_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => dwe_i_1_n_0,
      Q => \^cal_on_tx_drpwe_out\
    );
freq_counter_rst_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txprgdivresetdone_inst_n_0,
      Q => freq_counter_rst_reg_n_0,
      R => '0'
    );
mask_user_in_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEE"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => p_1_in10_in,
      I2 => \cpll_cal_state_reg_n_0_[30]\,
      I3 => \cpll_cal_state_reg_n_0_[31]\,
      I4 => mask_user_in_reg_n_0,
      O => mask_user_in_i_1_n_0
    );
mask_user_in_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => mask_user_in_i_1_n_0,
      Q => mask_user_in_reg_n_0,
      R => cal_on_tx_reset_in_sync
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txoutclksel_inst0_n_0,
      Q => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(0),
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txoutclksel_inst1_n_0,
      Q => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(1),
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txoutclksel_inst2_n_0,
      Q => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(2),
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txprogdivreset_inst_n_0,
      Q => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      R => '0'
    );
\progclk_sel_store[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => drp_done,
      I2 => p_2_in8_in,
      I3 => p_1_in2_in,
      O => progclk_sel_store
    );
\progclk_sel_store_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(0),
      Q => \progclk_sel_store_reg_n_0_[0]\,
      R => '0'
    );
\progclk_sel_store_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(10),
      Q => \progclk_sel_store_reg_n_0_[10]\,
      R => '0'
    );
\progclk_sel_store_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(11),
      Q => \progclk_sel_store_reg_n_0_[11]\,
      R => '0'
    );
\progclk_sel_store_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(12),
      Q => \progclk_sel_store_reg_n_0_[12]\,
      R => '0'
    );
\progclk_sel_store_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(13),
      Q => \progclk_sel_store_reg_n_0_[13]\,
      R => '0'
    );
\progclk_sel_store_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(14),
      Q => \progclk_sel_store_reg_n_0_[14]\,
      R => '0'
    );
\progclk_sel_store_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(1),
      Q => \progclk_sel_store_reg_n_0_[1]\,
      R => '0'
    );
\progclk_sel_store_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(2),
      Q => \progclk_sel_store_reg_n_0_[2]\,
      R => '0'
    );
\progclk_sel_store_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(3),
      Q => \progclk_sel_store_reg_n_0_[3]\,
      R => '0'
    );
\progclk_sel_store_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(4),
      Q => \progclk_sel_store_reg_n_0_[4]\,
      R => '0'
    );
\progclk_sel_store_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(5),
      Q => \progclk_sel_store_reg_n_0_[5]\,
      R => '0'
    );
\progclk_sel_store_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(6),
      Q => \progclk_sel_store_reg_n_0_[6]\,
      R => '0'
    );
\progclk_sel_store_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(7),
      Q => \progclk_sel_store_reg_n_0_[7]\,
      R => '0'
    );
\progclk_sel_store_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(8),
      Q => \progclk_sel_store_reg_n_0_[8]\,
      R => '0'
    );
\progclk_sel_store_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(9),
      Q => \progclk_sel_store_reg_n_0_[9]\,
      R => '0'
    );
\progdiv_cfg_store[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => drp_done,
      I2 => p_2_in4_in,
      I3 => p_1_in,
      O => progdiv_cfg_store
    );
\progdiv_cfg_store[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF30302000"
    )
        port map (
      I0 => Q(15),
      I1 => cal_on_tx_reset_in_sync,
      I2 => drp_done,
      I3 => p_2_in4_in,
      I4 => p_1_in,
      I5 => \progdiv_cfg_store_reg_n_0_[15]\,
      O => \progdiv_cfg_store[15]_i_1_n_0\
    );
\progdiv_cfg_store_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(0),
      Q => \progdiv_cfg_store_reg_n_0_[0]\,
      R => '0'
    );
\progdiv_cfg_store_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(10),
      Q => \progdiv_cfg_store_reg_n_0_[10]\,
      R => '0'
    );
\progdiv_cfg_store_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(11),
      Q => \progdiv_cfg_store_reg_n_0_[11]\,
      R => '0'
    );
\progdiv_cfg_store_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(12),
      Q => \progdiv_cfg_store_reg_n_0_[12]\,
      R => '0'
    );
\progdiv_cfg_store_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(13),
      Q => \progdiv_cfg_store_reg_n_0_[13]\,
      R => '0'
    );
\progdiv_cfg_store_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(14),
      Q => \progdiv_cfg_store_reg_n_0_[14]\,
      R => '0'
    );
\progdiv_cfg_store_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \progdiv_cfg_store[15]_i_1_n_0\,
      Q => \progdiv_cfg_store_reg_n_0_[15]\,
      R => '0'
    );
\progdiv_cfg_store_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(1),
      Q => \progdiv_cfg_store_reg_n_0_[1]\,
      R => '0'
    );
\progdiv_cfg_store_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(2),
      Q => \progdiv_cfg_store_reg_n_0_[2]\,
      R => '0'
    );
\progdiv_cfg_store_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(3),
      Q => \progdiv_cfg_store_reg_n_0_[3]\,
      R => '0'
    );
\progdiv_cfg_store_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(4),
      Q => \progdiv_cfg_store_reg_n_0_[4]\,
      R => '0'
    );
\progdiv_cfg_store_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(5),
      Q => \progdiv_cfg_store_reg_n_0_[5]\,
      R => '0'
    );
\progdiv_cfg_store_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(6),
      Q => \progdiv_cfg_store_reg_n_0_[6]\,
      R => '0'
    );
\progdiv_cfg_store_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(7),
      Q => \progdiv_cfg_store_reg_n_0_[7]\,
      R => '0'
    );
\progdiv_cfg_store_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(8),
      Q => \progdiv_cfg_store_reg_n_0_[8]\,
      R => '0'
    );
\progdiv_cfg_store_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(9),
      Q => \progdiv_cfg_store_reg_n_0_[9]\,
      R => '0'
    );
\rd_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555755555554"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in,
      I2 => p_2_in4_in,
      I3 => p_4_in,
      I4 => rd_i_2_n_0,
      I5 => rd,
      O => \rd_i_1__0_n_0\
    );
rd_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_1_in5_in,
      I1 => p_1_in10_in,
      I2 => p_2_in8_in,
      I3 => p_1_in2_in,
      O => rd_i_2_n_0
    );
rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \rd_i_1__0_n_0\,
      Q => rd,
      R => cal_on_tx_reset_in_sync
    );
\repeat_ctr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[0]\,
      O => \repeat_ctr[0]_i_1_n_0\
    );
\repeat_ctr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[0]\,
      I2 => \repeat_ctr_reg_n_0_[1]\,
      O => \repeat_ctr[1]_i_1_n_0\
    );
\repeat_ctr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[2]\,
      I2 => \repeat_ctr_reg_n_0_[1]\,
      I3 => \repeat_ctr_reg_n_0_[0]\,
      O => \repeat_ctr[2]_i_1_n_0\
    );
\repeat_ctr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[3]\,
      I2 => \repeat_ctr_reg_n_0_[2]\,
      I3 => \repeat_ctr_reg_n_0_[0]\,
      I4 => \repeat_ctr_reg_n_0_[1]\,
      O => \repeat_ctr[3]_i_2_n_0\
    );
\repeat_ctr[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \repeat_ctr_reg_n_0_[3]\,
      I1 => \repeat_ctr_reg_n_0_[2]\,
      I2 => \repeat_ctr_reg_n_0_[0]\,
      I3 => \repeat_ctr_reg_n_0_[1]\,
      O => \repeat_ctr[3]_i_3_n_0\
    );
\repeat_ctr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[0]_i_1_n_0\,
      Q => \repeat_ctr_reg_n_0_[0]\,
      R => '0'
    );
\repeat_ctr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[1]_i_1_n_0\,
      Q => \repeat_ctr_reg_n_0_[1]\,
      R => '0'
    );
\repeat_ctr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[2]_i_1_n_0\,
      Q => \repeat_ctr_reg_n_0_[2]\,
      R => '0'
    );
\repeat_ctr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[3]_i_2_n_0\,
      Q => \repeat_ctr_reg_n_0_[3]\,
      R => '0'
    );
\rst_in_meta_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^user_cplllock_out_reg_0\,
      O => rst_in0
    );
status_store_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => Q(15),
      I1 => p_1_in5_in,
      I2 => p_1_in10_in,
      I3 => cal_on_tx_reset_in_sync,
      I4 => drp_done,
      I5 => \status_store__0\,
      O => status_store_i_1_n_0
    );
status_store_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => status_store_i_1_n_0,
      Q => \status_store__0\,
      R => '0'
    );
\txoutclksel_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => txoutclksel_int(2),
      I1 => \cpll_cal_state_reg_n_0_[12]\,
      I2 => \cpll_cal_state_reg_n_0_[0]\,
      O => \txoutclksel_int[2]_i_1_n_0\
    );
\txoutclksel_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \txoutclksel_int[2]_i_1_n_0\,
      Q => txoutclksel_int(2),
      R => '0'
    );
txprogdivreset_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \wait_ctr[11]_i_3_n_0\,
      I1 => \cpll_cal_state_reg_n_0_[28]\,
      I2 => p_13_in,
      I3 => txprogdivreset_int,
      O => txprogdivreset_int_i_1_n_0
    );
txprogdivreset_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => txprogdivreset_int_i_1_n_0,
      Q => txprogdivreset_int,
      R => cal_on_tx_reset_in_sync
    );
wait_ctr0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \wait_ctr_reg_n_0_[0]\,
      CI_TOP => '0',
      CO(7) => wait_ctr0_carry_n_0,
      CO(6) => wait_ctr0_carry_n_1,
      CO(5) => wait_ctr0_carry_n_2,
      CO(4) => wait_ctr0_carry_n_3,
      CO(3) => wait_ctr0_carry_n_4,
      CO(2) => wait_ctr0_carry_n_5,
      CO(1) => wait_ctr0_carry_n_6,
      CO(0) => wait_ctr0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7) => wait_ctr0_carry_n_8,
      O(6) => wait_ctr0_carry_n_9,
      O(5) => wait_ctr0_carry_n_10,
      O(4) => wait_ctr0_carry_n_11,
      O(3) => wait_ctr0_carry_n_12,
      O(2) => wait_ctr0_carry_n_13,
      O(1) => wait_ctr0_carry_n_14,
      O(0) => wait_ctr0_carry_n_15,
      S(7) => \wait_ctr_reg_n_0_[8]\,
      S(6) => \wait_ctr_reg_n_0_[7]\,
      S(5) => \wait_ctr_reg_n_0_[6]\,
      S(4) => \wait_ctr_reg_n_0_[5]\,
      S(3) => \wait_ctr_reg_n_0_[4]\,
      S(2) => \wait_ctr_reg_n_0_[3]\,
      S(1) => \wait_ctr_reg_n_0_[2]\,
      S(0) => \wait_ctr_reg_n_0_[1]\
    );
\wait_ctr0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => wait_ctr0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \wait_ctr0_carry__0_n_0\,
      CO(6) => \wait_ctr0_carry__0_n_1\,
      CO(5) => \wait_ctr0_carry__0_n_2\,
      CO(4) => \wait_ctr0_carry__0_n_3\,
      CO(3) => \wait_ctr0_carry__0_n_4\,
      CO(2) => \wait_ctr0_carry__0_n_5\,
      CO(1) => \wait_ctr0_carry__0_n_6\,
      CO(0) => \wait_ctr0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \wait_ctr0_carry__0_n_8\,
      O(6) => \wait_ctr0_carry__0_n_9\,
      O(5) => \wait_ctr0_carry__0_n_10\,
      O(4) => \wait_ctr0_carry__0_n_11\,
      O(3) => \wait_ctr0_carry__0_n_12\,
      O(2) => \wait_ctr0_carry__0_n_13\,
      O(1) => \wait_ctr0_carry__0_n_14\,
      O(0) => \wait_ctr0_carry__0_n_15\,
      S(7) => \wait_ctr_reg_n_0_[16]\,
      S(6) => \wait_ctr_reg_n_0_[15]\,
      S(5) => \wait_ctr_reg_n_0_[14]\,
      S(4) => \wait_ctr_reg_n_0_[13]\,
      S(3) => \wait_ctr_reg_n_0_[12]\,
      S(2) => \wait_ctr_reg_n_0_[11]\,
      S(1) => \wait_ctr_reg_n_0_[10]\,
      S(0) => \wait_ctr_reg_n_0_[9]\
    );
\wait_ctr0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \wait_ctr0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_wait_ctr0_carry__1_CO_UNCONNECTED\(7),
      CO(6) => \wait_ctr0_carry__1_n_1\,
      CO(5) => \wait_ctr0_carry__1_n_2\,
      CO(4) => \wait_ctr0_carry__1_n_3\,
      CO(3) => \wait_ctr0_carry__1_n_4\,
      CO(2) => \wait_ctr0_carry__1_n_5\,
      CO(1) => \wait_ctr0_carry__1_n_6\,
      CO(0) => \wait_ctr0_carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \wait_ctr0_carry__1_n_8\,
      O(6) => \wait_ctr0_carry__1_n_9\,
      O(5) => \wait_ctr0_carry__1_n_10\,
      O(4) => \wait_ctr0_carry__1_n_11\,
      O(3) => \wait_ctr0_carry__1_n_12\,
      O(2) => \wait_ctr0_carry__1_n_13\,
      O(1) => \wait_ctr0_carry__1_n_14\,
      O(0) => \wait_ctr0_carry__1_n_15\,
      S(7) => \wait_ctr_reg_n_0_[24]\,
      S(6) => \wait_ctr_reg_n_0_[23]\,
      S(5) => \wait_ctr_reg_n_0_[22]\,
      S(4) => \wait_ctr_reg_n_0_[21]\,
      S(3) => \wait_ctr_reg_n_0_[20]\,
      S(2) => \wait_ctr_reg_n_0_[19]\,
      S(1) => \wait_ctr_reg_n_0_[18]\,
      S(0) => \wait_ctr_reg_n_0_[17]\
    );
\wait_ctr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00545555"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[0]\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[0]_i_1_n_0\
    );
\wait_ctr[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF000000000000"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[28]\,
      I1 => p_13_in,
      I2 => p_18_in,
      I3 => \wait_ctr[11]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_4_n_0\,
      I5 => \wait_ctr[11]_i_2_n_0\,
      O => \wait_ctr[11]_i_1_n_0\
    );
\wait_ctr[11]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[9]\,
      I1 => \wait_ctr[24]_i_6_n_0\,
      I2 => \wait_ctr[24]_i_5_n_0\,
      I3 => \wait_ctr_reg_n_0_[10]\,
      I4 => \wait_ctr_reg_n_0_[11]\,
      O => \wait_ctr[11]_i_10_n_0\
    );
\wait_ctr[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_16_in,
      I1 => p_14_in,
      O => \wait_ctr[11]_i_11_n_0\
    );
\wait_ctr[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[12]\,
      I1 => \wait_ctr_reg_n_0_[13]\,
      I2 => \wait_ctr_reg_n_0_[14]\,
      O => \wait_ctr[11]_i_12_n_0\
    );
\wait_ctr[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555550455555555"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => p_0_in,
      I2 => drp_done,
      I3 => \cpll_cal_state_reg_n_0_[0]\,
      I4 => \wait_ctr[11]_i_5_n_0\,
      I5 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[11]_i_2_n_0\
    );
\wait_ctr[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \wait_ctr[11]_i_7_n_0\,
      I1 => \wait_ctr[11]_i_8_n_0\,
      I2 => \wait_ctr_reg_n_0_[9]\,
      I3 => \wait_ctr_reg_n_0_[10]\,
      I4 => \wait_ctr_reg_n_0_[11]\,
      I5 => \wait_ctr[11]_i_9_n_0\,
      O => \wait_ctr[11]_i_3_n_0\
    );
\wait_ctr[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFEEEFEEEF0000"
    )
        port map (
      I0 => \wait_ctr[11]_i_7_n_0\,
      I1 => \wait_ctr[11]_i_10_n_0\,
      I2 => p_17_in,
      I3 => p_15_in,
      I4 => \cpll_cal_state[18]_i_2_n_0\,
      I5 => \wait_ctr[11]_i_11_n_0\,
      O => \wait_ctr[11]_i_4_n_0\
    );
\wait_ctr[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_17_in,
      I1 => p_15_in,
      O => \wait_ctr[11]_i_5_n_0\
    );
\wait_ctr[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => p_14_in,
      I1 => p_16_in,
      I2 => \cpll_cal_state_reg_n_0_[28]\,
      I3 => p_13_in,
      I4 => p_18_in,
      O => \wait_ctr[11]_i_6_n_0\
    );
\wait_ctr[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \cpll_cal_state[18]_i_3_n_0\,
      I1 => \cpll_cal_state[18]_i_4_n_0\,
      I2 => \wait_ctr_reg_n_0_[16]\,
      I3 => \wait_ctr_reg_n_0_[15]\,
      I4 => \wait_ctr[11]_i_12_n_0\,
      O => \wait_ctr[11]_i_7_n_0\
    );
\wait_ctr[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888880"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[4]\,
      I1 => \wait_ctr_reg_n_0_[3]\,
      I2 => \wait_ctr_reg_n_0_[2]\,
      I3 => \wait_ctr_reg_n_0_[1]\,
      I4 => \wait_ctr_reg_n_0_[0]\,
      O => \wait_ctr[11]_i_8_n_0\
    );
\wait_ctr[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[5]\,
      I1 => \wait_ctr_reg_n_0_[8]\,
      I2 => \wait_ctr_reg_n_0_[6]\,
      I3 => \wait_ctr_reg_n_0_[7]\,
      O => \wait_ctr[11]_i_9_n_0\
    );
\wait_ctr[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_12\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[12]_i_1_n_0\
    );
\wait_ctr[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_11\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[13]_i_1_n_0\
    );
\wait_ctr[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_10\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[14]_i_1_n_0\
    );
\wait_ctr[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_9\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[15]_i_1_n_0\
    );
\wait_ctr[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_8\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[16]_i_1_n_0\
    );
\wait_ctr[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_15\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[17]_i_1_n_0\
    );
\wait_ctr[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_14\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[18]_i_1_n_0\
    );
\wait_ctr[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_13\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[19]_i_1_n_0\
    );
\wait_ctr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => wait_ctr0_carry_n_15,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[1]_i_1_n_0\
    );
\wait_ctr[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_12\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[20]_i_1_n_0\
    );
\wait_ctr[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_11\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[21]_i_1_n_0\
    );
\wait_ctr[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_10\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[22]_i_1_n_0\
    );
\wait_ctr[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_9\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[23]_i_1_n_0\
    );
\wait_ctr[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000888A"
    )
        port map (
      I0 => \wait_ctr[11]_i_2_n_0\,
      I1 => \wait_ctr[24]_i_3_n_0\,
      I2 => p_17_in,
      I3 => p_15_in,
      I4 => \wait_ctr[24]_i_4_n_0\,
      I5 => \wait_ctr[11]_i_3_n_0\,
      O => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_8\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[24]_i_2_n_0\
    );
\wait_ctr[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAEAEAEAEAAA"
    )
        port map (
      I0 => \wait_ctr[11]_i_7_n_0\,
      I1 => \wait_ctr_reg_n_0_[11]\,
      I2 => \wait_ctr_reg_n_0_[10]\,
      I3 => \wait_ctr[24]_i_5_n_0\,
      I4 => \wait_ctr[24]_i_6_n_0\,
      I5 => \wait_ctr_reg_n_0_[9]\,
      O => \wait_ctr[24]_i_3_n_0\
    );
\wait_ctr[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => p_14_in,
      I1 => p_16_in,
      I2 => \cpll_cal_state[18]_i_2_n_0\,
      O => \wait_ctr[24]_i_4_n_0\
    );
\wait_ctr[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8000000000000"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[2]\,
      I1 => \wait_ctr_reg_n_0_[1]\,
      I2 => \wait_ctr_reg_n_0_[0]\,
      I3 => \wait_ctr_reg_n_0_[3]\,
      I4 => \wait_ctr_reg_n_0_[4]\,
      I5 => \wait_ctr_reg_n_0_[5]\,
      O => \wait_ctr[24]_i_5_n_0\
    );
\wait_ctr[24]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[7]\,
      I1 => \wait_ctr_reg_n_0_[6]\,
      I2 => \wait_ctr_reg_n_0_[8]\,
      O => \wait_ctr[24]_i_6_n_0\
    );
\wait_ctr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => wait_ctr0_carry_n_13,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[3]_i_1_n_0\
    );
\wait_ctr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => wait_ctr0_carry_n_12,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[4]_i_1_n_0\
    );
\wait_ctr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => wait_ctr0_carry_n_11,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[5]_i_1_n_0\
    );
\wait_ctr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => wait_ctr0_carry_n_10,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[6]_i_1_n_0\
    );
\wait_ctr[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_15\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[9]_i_1_n_0\
    );
\wait_ctr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[0]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[0]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr0_carry__0_n_14\,
      Q => \wait_ctr_reg_n_0_[10]\,
      R => \wait_ctr[11]_i_1_n_0\
    );
\wait_ctr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr0_carry__0_n_13\,
      Q => \wait_ctr_reg_n_0_[11]\,
      R => \wait_ctr[11]_i_1_n_0\
    );
\wait_ctr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[12]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[12]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[13]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[13]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[14]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[14]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[15]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[15]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[16]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[16]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[17]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[17]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[18]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[18]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[19]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[19]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[1]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[1]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[20]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[20]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[21]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[21]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[22]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[22]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[23]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[23]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[24]_i_2_n_0\,
      Q => \wait_ctr_reg_n_0_[24]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => wait_ctr0_carry_n_14,
      Q => \wait_ctr_reg_n_0_[2]\,
      R => \wait_ctr[11]_i_1_n_0\
    );
\wait_ctr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[3]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[3]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[4]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[4]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[5]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[5]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[6]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[6]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => wait_ctr0_carry_n_9,
      Q => \wait_ctr_reg_n_0_[7]\,
      R => \wait_ctr[11]_i_1_n_0\
    );
\wait_ctr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => wait_ctr0_carry_n_8,
      Q => \wait_ctr_reg_n_0_[8]\,
      R => \wait_ctr[11]_i_1_n_0\
    );
\wait_ctr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[9]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[9]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => drp_done,
      I1 => \di_msk[15]_i_3_n_0\,
      I2 => wr,
      O => \wr_i_1__0_n_0\
    );
wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \wr_i_1__0_n_0\,
      Q => wr,
      R => cal_on_tx_reset_in_sync
    );
\x0e1_store[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => p_4_in,
      I2 => drp_done,
      O => \x0e1_store[14]_i_1_n_0\
    );
\x0e1_store_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(0),
      Q => \x0e1_store_reg_n_0_[0]\,
      R => '0'
    );
\x0e1_store_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(12),
      Q => \x0e1_store_reg_n_0_[12]\,
      R => '0'
    );
\x0e1_store_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(13),
      Q => \x0e1_store_reg_n_0_[13]\,
      R => '0'
    );
\x0e1_store_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(14),
      Q => \x0e1_store_reg_n_0_[14]\,
      R => '0'
    );
\x0e1_store_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(1),
      Q => \x0e1_store_reg_n_0_[1]\,
      R => '0'
    );
\x0e1_store_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(2),
      Q => \x0e1_store_reg_n_0_[2]\,
      R => '0'
    );
\x0e1_store_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(3),
      Q => \x0e1_store_reg_n_0_[3]\,
      R => '0'
    );
\x0e1_store_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(4),
      Q => \x0e1_store_reg_n_0_[4]\,
      R => '0'
    );
\x0e1_store_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(5),
      Q => \x0e1_store_reg_n_0_[5]\,
      R => '0'
    );
\x0e1_store_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(6),
      Q => \x0e1_store_reg_n_0_[6]\,
      R => '0'
    );
\x0e1_store_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(7),
      Q => \x0e1_store_reg_n_0_[7]\,
      R => '0'
    );
\x0e1_store_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(8),
      Q => \x0e1_store_reg_n_0_[8]\,
      R => '0'
    );
\x0e1_store_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(9),
      Q => \x0e1_store_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
WrLPAmevOeee/HiaIGgPKffTsGjPw79Mvhb1LvIE3IQs20r9+LQOoFGpfUylEN1UW2O2frWdS04S
72SDyqvJ5A==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
C57Uh05FvDEJaXQ4H8lC5UbDO/jg7m+45NOtD4cM+eEYb3jcEPXS/mMv8e0ZOAe/mg7S5VXmkWr7
VEk0dR5AU4kxRj4XjFKlvVLZkhNdXiS3LQk/EziN2GSKJjjDKBkNHEfhYIGF1ZkOpC43O4yuYrxk
CIWTpVXywZi8wCaExe8=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lnTbrZfs2R120YpSyobtyskobEgxZSAlXnUQXw1gJpszgY/hqhzTy3v0ru7GipkY6qPoEcZwNnVX
iD7GpCBRhqKix8pqMugQ1kvNhkn1r2YRhmA6XHA0ry90LNrf+n9uqlf476IBJTLTd3uu4ZngV06I
QvBbiq8tjaP25el1krCHHl5rfNirhuwiDDOMI2E116k0hSU8spCYQ0rZ4zCPJqOKT+fAtz1I+L2I
7khRnsRzR+YQ1RpBojQPxfqkEiv3A1XZQAUu2jSrW9PWm/3IpjLtJkZmcI7pciYLWv6MsTfFOhxV
6plNRVK33O7OxS/zjPhtulkG1IT36qOdQJ/Taw==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
NYPBrFjA8rEwnRj94/W5n/OoJJ3VW9KspqmB8LGhkba5zTpRXGx5cP5VSAONdwboNqGe1cRhXJpS
mEHlKqR0glqNIxnLFETHEfkwnm/8dMDrYX6GKlEZVWbhg4uvlJIq7o63AhclqIqjyA+EUIWFI9av
c/Cg2WZkvMEk5Voduuli2eqGDoNjtmDUO4UdgeH75LdFY+E+U4xGGx2EjuMxwi6MtgMAzDD+P/gb
2nE3Cf73IZGJnwsh0ov4Y7OeTZ3lhbpUZqjEbOmWRvr+qHsDr7W/qKnJlzCwft/TK1nwPSkQvDoO
Sh4iuY6J4CC2wm95ser/gBAkQRbDLCyN6r+p6Q==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
l8u9KWR7K0iPE4cKBtlWMJgIHngboNXFVNkkmZ6xHn0dciEOTcoZJ47OzbolWOOFGMusDRe3wPtf
ExmCTLetP1a5jaZMnwKNMmVJqq0v1MCXmQo7CRSSvmjqubldjetWzfvokwLk6MZBAh7O+uM2lRVg
2JUh5JSpOyhotZWrrds=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
sS8d+5TDoy1zTTZMk5jun5fAGkESRFp8QMV8vg1sxwTYGe/MJptNpwEltS6HAqGJ0yAsHgTGiwbT
+PlF6ZE7GdA3glLDui13HfwGjVy0dNgtbTeWYb0FHGMjNDSJfT/IEaYDdKr1JpgrZJPIOQ7HrQF6
YMldqxFOawfLh/OhhNaa5tKLjc6+CsSrjpDc2xu/XL01G1T40M44u9ezedVs8kEEFbhhJoSZJr+R
Ylnota7Y4vr97XPxV540BG16z5uWCTfxzmtqjY0jRsdmMdWnhPVEemtBUdyBgpquhyWigLjIdd+m
9FytOvuiYqx/QxlsxkfK+SGt5NTbSf8tnbpcTg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jNC3g1ETgClEMyVRhJ9X1s0X3KSfCdTvdZ0hojJSjoINg4/IQZvPSTnm6KvDNN/9PD4ErCjmDDOV
7sMbtgU6WCbq/U9qhyKK/PWjXyTgOd32u9xnMP6sNlms5y7haCan/c0J3oVpTutiV6FVgEClXJfB
n6wb0JyxR6eXI1RBZNNu4xSis1Eylp63Pg2jds0dA3HV1PfmkSmZ2llTUpuUh9dt5hBDsgevFCqq
lEiJByppRy8Qv3L8bbNSl4LQSQfiGho07tKxnCrEOqJG7yd5jckcWNgwK4ONAZrBPYPjgPr/6etW
42E/gtZfx84l0bOSgB+lTAvbVJ/HXcEJ+ULNJQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
pTLqFXpPpE2wsvVFAPd6keg/FFvC68hyF9vLqKPMM2rj+6kUgPBCKgz90mreQi2fbuua+uvx6l++
PnxknxaYB9TXxHfRJsyoZX/lDaUDvlgNy3lgZ10JP/sGNlu8DMEiANoLx2Ohda9e4aq9Dcpr3IWp
CBAzAaUYSGBBZlIxhN0o1NGemu0bHisB4FMqqN144xTFb3G/ofll70V6WbXVqq4JSE85mg9m8Sny
Mylfwhg7XM4vQBhWx1WmUxD19oquKtZeWYm8xJ/0FtlO/dZW/v/IrTsBHO+g31Tuc4Yeq02xEa1c
lAadhPvCyPFXNR39xVwlTKf8TjWKchWjriUEHA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Mz18GBawyyJpgag5k/ejGuWP7010DXxbJmmL/KB398ON6rHGp/E040EN7rcmiOjYamjthKi+JJ2H
Tsnh2qF0B/TBwgXWQfN04JV3tPSOr334V4HruGr6OWUGQAHJKJsH0QNDci9vwkafL+ZLz1+0JhRU
Gw+LKI/lB6iQ5sxRT75gHKPtr4swUQdSkdcS9UFHulKsKMJPsSMMQnlVkHPnlvM3c5gHCbWM1V/+
GXVuzNWNhwqGZz8iUOKWTw2IVwb2FoqM8OcImKR2VhTloz8FFMN3uYbLd6PqzMrb/IOKBNzLq6ZA
HllfEYb6sxyvg7DpPdUkiMIe4F4KLLEgaFkhGw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 17984)
`protect data_block
RHx0295/lB9nZYWOxMgE55W2q2zQzPfJs8/sDhnnhmX/imWBxhFSa9YkZ5cwANCebFRFC7okISxw
HhUlR/MUubBoWXG9rVhhw72lbIdqU5FNGkHJuBOstFVajF/lvRNjhCIPgZPQGbQ7kRE688kZi0Fg
KO3S7ZBCVamjxmsQDRCPUctYXPkZRRO4Hi+R1ywhxBpEllxdpkZ/3pXP32WwZ8tOzqZwd/2ekFAk
xh3VQYYeSvA7LvqL3KRUQx4rtvkX+ihERHWIzMx81eCMo4PRdKsuhHDhrhSQs1acZwCzd/usFK3t
elBmcNOG+bhTkDBceURXhfp00nTWtiy4ciVdagN53yh41ko1g4qd5yyOnmKgppFfWBODCCTGQRqi
OwlL4tQ5dxpL0oj3PnHrI3pnslNvH+U9+mbAlGUjnTaJg0yKVtepQfpjum66aSsTdeosKJMYIdHO
k30PADWYkI4jEtpP/O7Mnl8kS868TrErOvUtNNupXbyGku+tfjZSOa/Wo4naBHBuX+t0McY+xGcu
aI2RgyiAf4zarLkI0wGIMM8+ZYz/AKyW0nqujtEnE3RYH8PSeFIUbYEglRI2ZdK4MK6QbR/stXc0
Ciq/HmWJsBEYC6YecPh75Qb2Om6wXIWf5nv/mLu8Du6c3bSbfS92sciF16RGeik1QEMLyNJN1CAR
cvu0imw9jV7ev9trqbz8p6Iw+yhcDGcbToST4/JyDmHKaHFcRYNnF0X+te5+sjFNScV6/RQEVVFL
tZvIkEQeTTyrfTdxftHygd6jrm++VlP9XQmwX23wbJFFZvCEYRjzAvGr6WUXzSsserJ8e5O4zmng
U/C8+AxraG9eRjsvD41ELZq6bVD9XmMZ8QxRwTvY6mL9PAVZ//t28b8Gq0nFI3rfhNwy701+mUXy
aaduiFjDdlImuNMgSDKSyHsUhn0p69yqr3GHDyAa9gHPS9dlMocFF6lAXKKXM2jlm0/N6jBlvhb7
SC9ld5ISBYphZMltxRkJvoonC8PFjun/tOII9yMJd62q3o1cqJmw3Fx5uCuSQrm/TXeeBZTKXMCd
i/XNWJOktPryzVsS4buhsbZtgWIVf2GOhOeiOW8dwOVERzz9b0TJA1VBKMROg8r+YZShVi1Hc7kJ
0/4y/IOdZ6GlZZDns/4dNGE6pdEpY9YEfwmndZQKZioSdh6CjVRU/tT1jmUsfStoR07MhMBL+3QE
re/LBFngpZviWttO8K2W7y/c9BQ/h2pwDd1KWpp3oaJWSoRaWYQcqGljnWdSyk2pOjoa6nmpgaQy
8IUtOyD4ginFh+jTxTQ6J6FNiO2+d0KOeQv8y5gtWCiH9URconCh4eT6qrd6YZrWKvxDEBzoINYB
h2e/wIwVx5yMhiTeA1LtAe0a23D358B3brDuhqM8KWBs+78HWwKhYnDig8a3H+gHwUb5DF8ZOkbO
V3qHMgYbXM/7j/Ve4iz1434YujAsIbXeSEhUssKMy9zbzTqZ1rVNYnnQOAgOvpbYntiNigG7+sko
CQ50Yui85/jYLmtt6704QAyqqGtXxoeoP5k1atMKcPYCt24SGHZerb6waIqQkxLdgVQa0Tlyv8OM
930EB7F+yURj1xaWaZseSF7NlMmTRpL14LnBh3orBGetf9euZA1Z7Hx/h2AbiZKa4E5jhK9wkDhl
nVLCrVwrlyWzNHG4kEiCTJOFmykjNo0Pgmf6JntXCHRU0bKFtzWuI+K6C/ICaes8ixMWK8ss4ncA
F5ZVUCYggHVhQEbfkVk0p1h1GAHWNqvIE8IfPPlLuy5g1W467KVvcq8qBL4ZEM6eVN21eHVPFz+S
H8LfSRnOdmUQa7j4F8M4tVv3kA511X7sQkrPQFLzOXMuVGz99nPK4EFQJ2Xr+lM2g47yKY0jBzt/
u1aqk3r7UtNcY65MIGiR/l7HEgK5/rlj9HaPviybAbdiRiE/XTZEyXlfaEaF6pLKacSFkQo1xim4
2gvrKZpJFlG2g34Sc4HiMtcbEl5nEJZ9LMBrmq+7/h9On5vB/+VUUSggzJhHaV6C1NFvR+C5AvQn
GzFe4jh6GHAU7XzuQY4yJEFy9nF8wJs3xL0ESxSUQkCw/GKjq2rtW0S8bLGKpFCKlHg60+7N8iG1
H7SZleqPC9Tsx7B+xopsI2+qH/TjxN5/mzPzb/ZBshC62C06+iX6ozON+AwEIXgd8Vb1G8x8AOsB
hS0rO2nTikvpqtuktGjE8ghW5ohXruLEND8TUjgW5c6McuJERb8N3T7NxZJ7QV3zoko2xPs1P1uv
A9q1Ohec7vBal1Tplo8fWn7o34D38o3COwfkdDl6hURzLxD56hpImaOAH1Pq5uuPYHRUUl6qQWi1
TdK7/YAKfy15aZBgzi3TUTnW5YNoY8AgY12roVei/LyUjrv0AvRLqPJoPwip7RceMxPXLd695Yoi
/Ig1XYCCNdWnEOlJBvvMtJkWsdqVJCpcZfbXqpld7JX1rynpYbd2WCq0o54vcqOWXydAJLq8WvnZ
WsqZvDMoostp6Tf2Kq8wZfp6NjpT2ECUM6SzF5RNrs+oc4ySbB4rWxgqwPEc4jbLhUCaaQ8nzpI5
8aIT+oskc4htGcyE9L2+RTQEQYW14PrYn08TLt8DDLRK3ZX8t7gSxWnKtWmlGZHKkjLRWGEtH6lI
CfD2E6DSn9og8lDho4z/t9sL2Uuxyhn7DU1SB90Z6d/H3lW4u82Jqm7UjK0OCE11OJdDBoQ+zOz4
zwGYtMqybzxNDOpZSrMUbSuSebIG/Zeq9u1NWWshMng4cxYmqqDSOMvT2OTqIesqgxwcKytg9zBC
Z3P6/ywBWy1VNkxfekKRvPP19osYJWdIb5aEzjtWhxOljfryXuaK6uXUMEp3qNv68ysRHw/ev3lq
q0hSqcBtx/uWr4OOUaPpdRLEDIf9x+0mS9Y92Mczy0i/LuhncyXQCmAN91JNmqeKXk52O9mi0Orl
XUHS5PWXg23jN4DXP0nnDf+UEC/M7RicyUxy2Rr3PSFo7UC2w+XibhrSyo3oqUpynoGzasVXyNbm
Nm0sOy9Ber9vTeet/Eu/5vaBT09aGijqECWtGkww2R7VVv2JuAlJs4BrNq9zDSZGDuz4RTvGkCJy
W54SpjInr6F5kE/58rAGVJy8YytDguQRm2tpcizjOMGhkXVybacbY6PH1sDV0g2JF06qAU5CrvrW
FP6B7pGes98jPFLDay7lmQnSqK9sDQEa+L/4P+JGP7Xm9lp/zKvzqYnQBx6OHddRgZL55TuO1Vrl
n81sz5Wbh+q+5FhwXiUKiihDCUx87YAHXgh/m9vRK4gxEr6nM0Zwb/JrMNvUUumtCLuS7N7gsuTv
s6AnY8tl7U0oSQ9YQjP4lIItoPXW1zE2fMVYXpSi+ruzgK8GssKaZ1BckTphL/ieVOMJP3XM+kfe
prUBKpBl/sZkRb9SwPbO79Yn7t0AyKMRWANtq3ip2oHTdV2vhVxwhqU/a3nuqQ5VPJyFL6kstgwt
kB0UHqmWmjVFinSA4jLRZmMd/8/Knmfj4lLME+vTUXMG/9yXNQ8lwLwa5Goaqz1nDpz60BnppVaq
jAOVOveafZKRdsFXmmgq1RjSyd7cuIKrb+ABjDoxKDnh6Muzo+FtilzT3tKGtrKfNqU67mVwK4fv
qh7qYPZASHfdQ4iEJlqlU61GeV7hxWaSInAsSdBAY1Lj5No4XAucx07ZgHpcCEPS4HLfpjqjpJ0w
b6LI/kbj5SI1aQ+s91DP6wBq+fHfykdjXTCy5aDnq8olW4amJqxBNtm/Ad5qpHlYsLH5eHlyEe86
F7GXUJeM0h9kFWeu4bBOEsAlsf8J71EFZcWxlcCnWMM+R073S0lYD0r/CmcoHr9iWfpVVr4f7g+l
pVPjGiX/wNVCgQHfYiwSjzGzQcSafHtsrq/N+Nh0Sk5kITzZPpS0x2JhZJIzwg9ubPbGqe0ff0Bd
JoCxU1hnaEPzvB7q7IpY2YmJo6LMa3nabG/NtMOEQNUEozNVaR1Ns0yHYP1uuaUVaFDnQgEMvt8L
sROOJ64AkDP4oxqR+crkdHuBvOPd+X0JEGAHAgHcTDzmiJ525BFv/YWaT9g0whC6Qfi/P5xeFsxJ
fpYDWM4WmQ73jethCVt8sKEEdC4Ab0L+uWlDCBLQ2v0xss0H9h9Ob31JjKalH63aYGHtIfXFZIjx
ybZnpqqx2DETdO4rZD7+6SJI3wQXuAjEbImmqFBBVM5qCxtXiXSmUX+a7n3B/q+qVxkyUhAqCqFR
vp2U07+nQMczxh6dKW0KVTTx2RPiG00PC1AsMlS8+mHss4pgagITUgP1YweKejJYHGHWj1tBap+9
rjzN+4FOIpPgppMIhWRXa4eensKV/l6Ktstpk0CSRGcqy08IVW+n1LSwBUsFksV1zdCjcOTEQCYb
nlBkX5j6jIE+ZEdMOLbGJ0F6NFj8xbNrbJNogq1r54EKwtOmIpVdKVsvDgK+DoC8t2dFiHTGR0sU
fNR4iu8wahxd7PYLnubtVpjyF9uML7CKDBlJY/rndOzjvDL3iIcGIS7NHZf8UcOcQ2wy9Yzy8Ugt
QzwVGMPMnR8GJWF1fYSQdKMHSD88kDL4T69qCY+pMBZ2dxZ8MF3/Hb/kWNTXrS6HpvOS/6f5fVRB
Ni1JC8jEsPNcZWLjF14yF6WS4lgJq3ZpvdBVzqDoKh9tyI7de/qrmxhwSpzmeXOu6zNuo0he8Shu
CbY989AIzSJIUy8yt75fGSAcMNVNY6wKjeYAamg2wOoIbtNzuwjjUZoXrrsvHpq4ThXJbhBEcqOu
2/repEW/NZI6Q39A2MiFO+ApIZffJafZ74W7+ECF065jyL6/xq6fOwDHkpBFtzReJofPwKHciMDe
fp93DpseoxBklIjW6QARrONzAIwKgD7L+zGh9Fg0rL0qHwqCvcj7468T67bd8ZwYZvwecvgLAtxr
59hJyWZVuxuWQWiSuFfdPNIwIhQ1ZoYfz5kRCVvFQ6IsshyyeOv5jRu7f37A+/jyOQUerM5vHXkV
3aI08ZWmoSz8PXF2pmpRLdLj1MChl+un9Ye7WqKN6n3fi7IPYdcxTC+nplmNeTEX8mArsQp08meR
lTkiGOFgv8day3At2Va61wDnabraYeA3FnZqHiyaS/hsDrE9oePviCrbp6aHtq/pPfmwp9HpzqS9
4/2T8czo0zzfludZfOWcdMY5PYLX8WuX7kcV9wLukKYmwNQ64auG4L1Xq3cLuvkb2+1ca6w9O5oJ
8wdRkQO1XMrHRXZL38RP7jTpmDU0fA2sU5MdljxmSA6IBQYoBMV4081IkjKDVrRpNnN0SGPhjZY9
X2dw4e0Kt6xB5R1kN0CPFj5PwKA+O3qY8+1nj0+5FZ/hqv81MJuqv5PGEc/j+98xwnMMRnJ7/iiZ
11oUyTwQKEzmUTKUKV6nE2L8iv2rjlMKiEGS96Xv0yeQdSYu0oVHGhOSrVZ0Qnp7I1tYC3ktITPS
GJzCmn+I9cSPL+5+6/3e5FGITJikn+XSAVLdMdM/3e+2L8khAOYmHV2GSVgin3iqEDlaqE2RmvB8
qRP+I0JkwotUkvfo5mwP5jm7X05JkH8Ls6ryAJZr75sU6vjAJYzGhkfxD1fuDjU3TbuxUDOaDcLc
NHkGRTI0xSAB7yCrgb2iC6jd0HwU1mcykY4rWtBXcbNN4plZtd/7k5Pe/MprFLPvXXjTKXzzU/n/
f2TtHxcTIDJvPvr2ZurQQeJaI/j2I6D8XF3HD6f8Svxb4UjPgndmFbbNeHdRnZwGOsiZYIqynxKU
ZvizdmnVZ+/e5YLM43hIxk8nRqjLewAADuS2DLLEi9i04WFzkXifCNYZUMwIFJv7hxXG3EOjuVyY
tOyfqfc2/f7c8hN52ts+JZVLKf77ZsXS5R7ypkLlLAaGqR4QGyV9rXpkbCncy07UwE8/sF8wZfEZ
HhgkJCjzA79UPWuCu/mNoXOh+2oWSTXJLKaarRB2+UJC2fJAXamMM5L6dUGgCzfR6dGKd1fKcDXc
dVRag0igIJlgkJS6Wn4l4H9PpdGbZl8/3RWjKkXp9qjMkPTJywQKOynpmHSURvifIGzbbgRULZDQ
g6LYeW4GvKEEwHt6rJt5WOPdjQC3/mVxewBavCrnPc01TJV3dtybYZCIioJI/SQ1eo7OzkPTkVcy
VZFwgtof/UMC6yMeut9u9w6yT32/XLFnpSTan3tVlaPaJdBuhA6qzaAWtmBaWj+mDcIMJoJ1qIoF
/1kxeowIHOwYxH8j9skrYHQTY2wrTq6h+ANuQhqUYIOFFOcldqH5xKAg+/INBG9JwCeo0acqKKR5
suil8Dhe+ZQVmvdf6yCK7YPL4GPU5HHiO4v/cY5MYeOtkqp7wmp135p2Gt9w+V/kW13lM/rfg5A9
0zJK535i5TXv2Z9WIFKo11geTQ7Eu3Szw/6JtVieUnW5XKVhzCfRzPZj2lFklGsjYmj2uvyGPYjQ
if7C9QxfDg/765RVjH87iDkNBW9yYZVIjbthMcBz0qRSb0Yhuj4YcM7iGG7crMlj+4owJCfXkcd3
BPYG0TpCBaizMnCR5Hzg8Zc0QC6JcrfJ4/+qDJC1x6FbtUwWqV27PprSJceireag4smG9rnEJRwX
W/hQ8WzYogDP9CyHE/edcUbOz5b8eThHuvvpiFQ6oQxcCg8Kiy8cL8ekZQTsv3exqZrBMHrp6vK5
P7Z2bLfogIGY7c/jswN76WfXDeD+pRHgdItfUh1RsnwLTH3v4O0fGwmzKXPhy7scXRxgxM6FaKXl
zcI7gTksS1XO0TZ8H6ZKmOirv4xlkaAbxdFjwM5eLK8k6NKAbjkiMb6MKEfC6pODbuulhpVHug26
KtXXILaaQSClsMgThvRXUiuKy3LsMcl9tlxGw0GMVK/Rxc5s566N2sSAoGvbc1znkiJCNz/6cJuz
1Ou4npPsHN9jNgaw0C/qrZBhDJD38Y5oPqGLuj/az6St0SDAlrR1+VbO9jzMKOxHGa6edt/HfrCI
76hDiQ2isNSWdOhN0ZygGCFqyGGeH52qylRfMvFlT/pANQ8bO7RH80748GKBqKyNzj4nQ4V0RySW
aKKExglOzNQQVUsrvUm4sK1QYOYtOGvPH7xfIW38Xdb5NaROCgIt9kmE05xdmQsgqkA3qHeXSnJU
kSWkOcSHAmeLNt+PR3Z47qL/kpB2Bia+nI2QuwydGZ79qF4w82UHYN/DxMluv06M4QAiexIqmHYp
egat/dHwFAmKqLJEQ5Fih1to0Fj54DjO/9J5OKn+V0UINQjRC6OvExxlIMjdtIuxa+BUC8prjY2v
ntyxO/4LO3qGV33zKnCrV8g39q4Mtipg8lmLvPE5hDfRP0Cxtb576Pn4lRx21zn2x3ACF0VpBZlA
WQQIQcCRQvoY46M6/EI0MRtI04qHxDIJ2dYezNx/z7+BIWe2zHlgg/iRtroxdEOcPMroj5zcrcNR
3cH1rWRVMLK/n4qmAEdWhHcczlBQ5qgFWvplbvOgUNevIFNe2ljE45+5++4j0WfzUaG8IFJxYdtT
Tkriq1z9QQ5fd32mySrqj2ACrIyib4DA2AYxnQ3nIzeo9DbF5CUILDQ4xiKOgQJ2bYs9PWKjVkzj
S45pJMvvgTxmw0Kchdw5woJy+8+5sV270cIlVfrC/9R5gPcuQ4/4cUjpOgHJeq2vT5HCRdeia+pQ
yOsKZQJwlJfpO/I4IcUyjZlEXda5cDEmjnnlW6JuZCwEckxMX51Cztv8eqwtnlsX3bgCIU1PwSC1
bjM86p0gAJRUaYlNiOjj0E/kuk77vQYw8iqg0qpKdiIJ+JV/UqAZGknn3NUENiO0l5iC7BgA5PJv
BAH7H9gNTPJJUUk+lyw/pe5jhbOkahQaqe+3C6izuB1He9L+Y9ZnMrA4XXLuqJ6MPkDS9uWPS7Gx
Mv20EA4qlwsDJk0oZ1L0w9u3Oy9iGfPhBCFWhlJhxuZWdJjq3UAl4ZQNklLo8YKgsI1/pEhGHnG1
n3wVydVfCdKnW/wp4MsRT0zwPyU1qRtgueIPCpPgUQCyTBnrhW74Y4T4Cl4Ke/DZYyFSGAewqr1q
61biG5oQ2uDbISTJkOR4JQYszp1quouqYLJfvgyn4wgITcbIsu9Zs074oNkeDetviW+IN1uNWWDV
/Qn0vDYWsENIYmu49W29lru/4hjyETa+RgI6dK5BisFpJqzON/qIznmzqIhRPP8DtmsVsi8Hu62S
rQ2hA35M8xiOCyoNr3kvXdU2YhMfxkulwFn6AVWUyVjdC0VGRzm1aLv3fByHa5JvMQnUo/Am0jCl
7SfONzr/TOPLcZDP3ui4HycokGZ5014FhmnNV+F65Wnn52A2obyEz3PvEB2LbbmzBzOe0mebMkvZ
RxJqUVcpj+lPoYByzsGrLPo3qf5msFI2IbbV5ze2ognEKt0tTAibBFadvNl/17XNC/MBqeGBTb0r
KFQUkuQEMsGFBFpj01Xy/NlDeED7WC8Gcio//g8YRYo44T5VjsKEN6oKovI9W/67gXfCdkOV8LmS
YgrGSlB4Zw+/K/Wt2Nq4CtRwLdIfX7QLrYU30cz7YqqODotrpAriKyF4YFluet4TqzYtwiv+Uw7Q
Atek6Jdp1f6b1LbsOd5shkVm6jzO/XACQiMr3NzzgCTSj6iZ9KhDAieHgQzd1DK+2fy5LQPAi8Oa
E9VUSl8WHS15PhGQ5SPXHrkl6PmMlqkacZ9Z3Y/wxDOR+jP0PZonHTbYUz+AutoZFkI5SUzYkCnZ
it2HyAwu7QQ214DuA/hgHD8M9Lsbtw2burbAzUR2mDnjY4LXk6Nzz92vL5r3P8vlHkuLKqXn4Rin
D4SqqqWRc2hMo9kacaPRDViZVowfqpYr65G1K4nUhVya6bwUDIlzA7f15Rpoglaz+ctzaoTPajYn
rRAHSH1alddyQUE8QbyYWMJCYXa8SKMHgQqzEqDHIw7TWsOUor2u3+25JPHIPU4jkxk8Dlr29mrr
hhUEnY2otlHaTK6zw6vS0OVLZEyF78Y9lByfeJHg2Q7P1JyOYejRcWkSWceBHd+snzyHZr+R7v9Y
wGkcb8bAUhtEisNX9xMu9/iIW2lVpVdePSuNXR+OV+jgWIoL2lURR+F5Z8GJNwV04Z0WV8Yt8/IZ
6wX7bSiczfIJQvmAauCor/Hv6dGfa7ZTNxr0ujPgY273e/H/dxJm0jq1F0Lis2a2VlIHM5r6ApE5
H+4TsC1f1uZqYrRUnT526qVyJP7hkQ4mx6qpD/Ct1MvSgmyworqXW8apVym+I8JtqLv9LZF5ndvb
MsnF12mRAdXWcC1y6j62kvYyc7HbODJ/y7tpcCthr8WaF7j8k9wbB+qbnPIxpyK5BzIdyClPW0Ao
kK0MefSUUa8KinwS/J1HTwLVVqOwkDlBNyB82UuJLxiBz8hcJhsIe+dEjSaCb00lmmn4+8M/So0Q
j7fVNzthRcHyilprb85xE6jn4+8ff5Gw3qa7YPhwxXBxyGpJyKaHIB9ydWW2gYi4bq30lgPtUJWW
/UEqeVMC+82uaWa1aKD6Yj9ppMIBodf3phHsBb+bLJg4sz2po/4HA2SjYzw3vZgvLP2uzedkhQec
mXSLFxa1C0YzoYmDmihRmdToIEKwl0BChHQ+4PSz+ElDedjFQf0odZxMyaRJD71mil9MR4YJSRFO
t97ct1QrUSFdTTYfz/90/k18PxSym1qQLPB1j+JCK3KLGiYwGCQORmvRY0mUPVIVbvAO4YJvBrvu
XgfXPgqwRShEaMFCcSFXsxKSgub9++xArfXksOSwcFhz7JqxnuCMYIBH9HY+DWxNMC4jidxTOgXi
abLwyKFbRH/ilX9PNKCvKqSK2hRcmVp6bhzCP3ejEKTIt9Qt1pHLRQH+hDer+f/wkgfir6WvyKy2
XuRlQlQCMzwphJXyfihJw85FEHsF1dUBsJACGMvXmUkevwIbAaMiqe9AeLUgh8d/7QkuwKMiVbpi
M5KlnCMw7k27FpvPEraosxPSEAPRMRpA1wn33xvUOu01r9/WPG4fPDtAK5QsctTFPfDgNXyspbqW
P+ljcJD2s8ca4EljpUbp1XqzE5HdbHfg4AGXhwEJVoXfQme5m+czzRCjMvhrCyWq7lyHdH9q+Yji
pVJnTYdI6cPllapIjHZb/lrnmkHIQgRNfZM2u48m36V6m3UVDgP0Ih327OiwAtL8t+aAZkEAra9S
NVHOX6KA/FFKqLuW0a24qK48/vbUSe9kdiqL+jbowWNOgZ3J3ciWb/Vl7s2MAertJ/oGxU9v8LJt
eqqMHhF3myB9FXyzVjKfpmDYYGvgMD9b0SHOAJ9IGJ/ObBxSS32up+mi2UbfIJut9lxkTBEQh4HP
+w0lGGiZwNG0ep7nvMZRBdYmUR4UMqptqb1b1nI9L/3u20jWAsOU5pXhk2VSPq5OqwZUvLwxtTty
Xlk+bUTYTQMlOq2YfJkgvdbDNxn9+OCXjBYtJmjwuOkQIdyRxkbJiTzw9OF4gc9rqwMQqKUCNVVk
elPmTQsuXEFZHrVQhVHoLNRLx8jsAnKLTiEd4gO0HeOk0OSCTjT0Q4RJ9QU00Po+XZqXZcEzpFpk
Xb8TqJRM7pYkkow+eSGSYmByujtDjxReuVFJA/s3TkxtCVgZ39F8JiSEWRn8FTj/0lMMNZMMOQXY
QHNfxNqp/U+O/wAptP8Z8KHLpVMxvhBdb61nM/BBpQtxLh2D9PGubjBNNRZwTVf1PbGzFRGKSswq
3KOQuitsMlvDTFys/HVE8oGSYZTAuXiK6BlNfvc37r6nAD8Ni2XenYiaBSSEWOtlf4riyKVDZ+05
rNQcJwjfS8es+qhVy55itor8P+ScweAi/1nhXID3qxUh/EAG4K+GcfWgDVpAh8gU93/GpZGHDMtw
FjUzusSLkSYUM1KE7I1WJvjTr4oHVP5kQ2zsox5Tzlclv9R8wLiktKzJDya1ggE/UwLNycKafmSV
PaWRbofdBJCNJinRd40q4Ccev/RkufFUWGKa4BmbKbdxK5RprXi3dNgi5lHRBUQp2GMZKmanqyhB
xdsaGZ8d5++qEgYL5tX3DlIQv1Axh42k2zHe2euNsMTHB2PslshMJ1g0PamWD6ncMfT8RzBe14rH
LvA9NRxYlVyyuLeWDAmjyTAJF7rgbuITh9nZn89yPWxKAXyfluYUcVbd/u0pO/bh0+fJ9lqsytKb
JHdYVbKcUU2+ddkQMXpqWQ+kc1g6TwZHA9lpdIlkPbkmbdkxbSZz6IK5jew1GDCLdpCu0hKEo01M
T5Yl4MxVBzXuos9D+0Sbug9f9xqfwdXyhWsW5Z64Ubuc+hJRgNpXsL+3HRg8lkHbGldTH2FN5TD8
sNTEhmTHzqZfDMLTal7tPgHq03gPRG6/AT4CSPa/654HXOtVT8RvOcKXuyEXIhoWvchfYhN+DCdx
crFipBl1W00EhjRU1elv6rs9q62BuEJHFhNsOEUMFXut8/vZcbPEbddd2ecWagrM6TtmrXsT2qRf
mpFxPmgA1z73NawP3dL+Jacfh96nNl3G9np2tFPumZtfqPQOgFjFIUmnuYGv7tMsPFO53YqK2TZA
ixnj+LgQHy87WXu3lov3yNhbbKpkDK0ePFhkyg+WoBKdS/sRJYwqmpE+qK2HfcvcWoJdAcVnXihZ
KWQErQMRMg57YYY++ATsp2Gzr8VcWDXIDBoFQhUtyj5b1CQlYwcGXyO/TdjuU/H7xjAfwHEwoCHe
P8KcAXSv0vDfgvnkKacYOyluvXH0Bbb7lxqsxlQgGaZaeISbVyuOn9x5gxvgZ0y4hTYmBVRPVjx1
Ku2R7ryDiYSHBerCkBQCZXaErMtG2HoCJYbF0jx91yD1G5nEcQxDnqATvHvcQGgZYIUUwhRwBBWe
HBMHNOz2205wuVSnv46fknzkzhIwBMhzBGbaGaDkbmHSzOko2b/1hqz2E25tcvKx63PepmPa+7e5
3qc2cx15GmcraXCePqow+FnJ4ziMCOK+srnGs53P765udqY+Xfak0L3/A2ZIug46QqOHxfYjGYla
W+l1SHC6vEQpb08nUQODP5VI0iRUjmfYoqP+GiH7PJsX0LqzbZocTnhNzEYvgYaxuOhTrc3K/+0+
s2XTCgq7A/LeifswFHPYIepKrYiXdr/pV0bpxtIQMgAjoPact7deQ07Nw42N35hrazvNefJSxJ4I
zClAhpHFcmuY2RswSK02jAi9LfGYKWi8/aXY+hnIbP5zvWsaFuTHAWW0r33zIcEDv5FwUX1ICdvo
VVfMJ1s08U2HTY8a8SPJRxB/dmtU1klJA2Bl3m3O6JjpDYgiUI+1ZyYrNSN2AfA4UJ+YjsN0Ptwt
KchGY+HLlwze50UbncmgNgnc7IauNLiXBqPimnvrf7hdqiJj1MH5skf/n6zon3tqWpFkFQBiNZ+c
qyZOa9lStqFiweCid/76ujilH5GCpoJLcYDQ9xcbuAdrAcm3b9Jmf+PYR9so/QPQ7vy5SBUYe7nA
XeyexPI3QwVSgC7czA7Vk6Kmhz9oQPLVRwjSJcQArXCw28IGfPRL5AA11qhXX0DjpqIJ1nrfvfaw
KXx+oDNuEuoLRu5skWN9pqV16xKlkKZofnvWb3gGPVaBAAhXYEnZNCJoSRzfJ4QucnB4uyhrNETu
w0OEmcKueRpfAZ4+eMNPwAJe57Yp0gQazuY6JSgR3S1JiV7fhZbZGwaynSQ+l7rOvPPRZnf9GKuO
Vh6gpqdAqLAM7MD+r6ekrUroXhS7bfvS0ze3RCBB+zdSiES1EF0FKq1lY1zgS7YbT1NSSqKTFju5
qhW1/Ts6eBm7pX/AnjFCb8DSb8E1YAw0FlUIDb+7q9c5D32A4sJ9YBBace3KsJ0Hmy4ne6cctPle
739haabeJIPkIcitKMC7jh+AQgTnkZi3M+tSiJ79cpH8JGstCpr2WjIAwRN4kv+Ohjdag+KXiUDC
rGsZ7jT03izIo6fmyrRa2FpbPtl8GHXzdo0OzE0aMvJmhBxQeML4RwDhj7nqagx0jutkkS4At/5q
zemPz2fbJ9hFVeX5QkjI17GVciyyYgTh9Vjr5SqtrL7ffnkMFgkbs9asE4pV+Gyv5tPtHMoyHaT5
/OBPxAccMh0g8CrGRn6NSYLMz1/SKJIMCKkQ2gxe6Rr9dhrbhTbEDjGbq3+Q3uiS3ueqXEey90uU
LElXJt4XkrwtjpZB0tbL9a0Tawuvyc/NY4ue189Fg48qZjyb6FQYfod7BrIIbxzZ6wrHtK1fpYr8
5HtRriJd21eAr0EC0pA+EknDO6vrRz9wPQgD57yz9qGJHW04PQkZBJjRCIbJIvkPij/ijkWZ9zV8
y6o0iC4ENXMI2DbGnhgFeBZDJ96zESchVLxhml/74Io58X5QXmb2CO9O7UyanG225hZVpqKGtmpp
td2ZIFfacuKHn5IEJSOj4aMR53UMd9y1bvBtDMjYK6sgh+YW0VeW4+hvNBC70fsXktZgCXYvdl4V
vPIvknFg67Ja/aOM2DpaMEmGvuSOk4rwuw1vaUp0c11C2P3NyS5ridqPVdrtd96V5BLl7QvPQ1Ml
9SzR8pyURWmvE6a6sUcI9ru/DzZw2yFW49sE0HBjkXBogkZfVQWqKgapGphzPyFGRF5r+2c7chp1
4tQaRrJkTq1QnjbIaglVHH7D2YYFPJAuuvCeNSCp9e12zvRlHuthLrWodVOW2ri+sudSNFgMFn2p
nwmjWLg93/heJ1hdpU/VgDgRcJPErn3hRAqAamCv3R60XEN1ZdOLkvuWkUxaEhdjCKrrSfd/ihaj
sby2BVZXySwp4RZGI377LTFbEwjF/Kljsn3yC+j4w3viIr7SmRwkTgOsYIh8C6F4KxEI38ZeVx/C
6/OQBamS1dEyZ225Jpg9ZtjvN07lXz6jRFVqw7Urh0ntRYkhs8ISIZTkvn4NQsSMNwraNfJO5Ch2
EE2d/syJ+A5cLztrfLapQOFzckbfnCL2nOSf+mIOzqcCPTnsFuf7dt6kPxkbu02y6q4ifmE19SnE
bXWFEU+sZJbvPsp/qwElC8Kg8/9st4LZJmNv6T3q3pxyOEq298zVR/0stnpw2HRrG+QyV1X3f8JC
GfKyPN86YhE6QThIlaWrhktBpdF8mUFox7Q22J4HpmYAEN9VqcWICIWcvqQzE0powXyeX5VXA5Q3
8gjnUpjOBImCB4Q03DPRf+iExRRpCFaWloLgDZcwlPazDsuYAOfh1ZLT/Wy0NLHlptzLVuS7Xjos
1/V2MFuYCe+n+cmVsck9nSqu1m0ZjQhPFuPyUNb1JgtZovqJKIBy47XeQUJOUUqWJhxTsVE5Xh6o
yz/Sjzwv4d6ujUp90JZE1vAMTjcMxSHahsEI8vckshW24/6CQI7MLAC8YuTLIUifcUAmsn6h3VRW
/a6jh1RQLEhvxdANZNh1CGhMCMaYJuMQ85b9d4JTmPAESBd4HLHwFuLeQVrUU/fmLSzD6Q1aRsHZ
xCJP+1gAKlR8JoR5h9qmdERHyyXqVGHe9ep6ym/uoDj0L6H5XRH6rCAbgStAKVV6JVX9zRa3tUgt
j4wHbSjUzNY9YhwvEThLeLiyER2CAbMeDiHRDbA+ld09lQmx3EZgX0ZPzQ1QjENapgpICuHW7cgC
Le6ZZ+C9isbEgAoXUS1NrjrJffWPKUxv9uMi70dADhHeuiaxWBkUfkEQJIOGdRvipuqpD91yWyzo
1YPSBhSbwKE9f8sVqdtyBNaEiAn7BZ2FGWTjF3TMaQqO05Qvns4jjYOQwCJ/arrj7QsJDq8h5YLF
T+b4SQkOeGHjeIm6vWGfbSFs9Ss9/sfr0Duo5S2Nn7ZqdZ0TP1L4PyjKmfPK42F8RWRw9jVptTL0
taCQETNE1zETBR6u90LmRCcmSj21NXtcGa1v8IpY7RzOguXAcaDIyzspel0GDJm8AmvDmEX3Bmqf
c08j/d5ksx6toy8U81G6HK2m/jCFXhOnZSGwWtR55YiBpbYk6e9UttckX1IhacUGBrKxGrRafOkl
fB9zAAEsj9Wnp6pqF91PpHINddMTTYSLzBdK2JxQ58Gv4WWb1MP+C2lk0vXy+jeoA5ohQUoO7LHV
SnHn+6jMAJ2fWec8NUX/hLyBmqhEWw35HhnVjbCD2NDJTONFyC/OsI9DVlISf8J2E4u8aAnrJgjs
4FUIXfuHtxphIcUybga6tVs8WU/SohN54zcVN5rde4VLbsOTwcPc9+NM2/CrJb/m0M/NLd8FArka
VIwl/mJ/OVbQnII+ZyxfEnAtyCzEDadduj3Y8DAzcdk/zVfB0ee/rrW//N3+BtKf1VWhmf+XnGlr
shUrGyzllP8zF1sMijtwmbFLy+EJN6hHvuRjzUF6Uuhh0nqyAFAT6E9W7KLrY8SI4YAOgHay8bq2
r+BMo81RrGhq0rY1iaIRAeMN3MbtnlbJI9FLVtIpMyVx5NSwtEvjkyPTGEGC1DYMPIr7RE+ATshZ
7e57CsWKQTNwFcjh7h0Wi+UG9l2VLL+sXKOvc463WciaIoh59fZ+WbzM6wVzaD189wXaQzThvgCR
dZQC5LVLIq3CKDZ8Oifi7/LnRFcUprkKeu+TimXDAMbPO4RoG0cJXa/KI3vxkkbCrDGKfDZyVjOn
sy4bBzasBmAwF3XyfR/w2UnPaZRVN3okr8GVSoJioWj19F17m6xLILvqpfKWJNEgUnv6p8UpQH11
u/oVnlAdFxxHgb2/yni+bNZ9aSRS1LlkxhIRprHAwH8gNrEkRu+3fbvKhR+Bu0sT+c8hlQavYz07
5IYz8cjFz0Po9Xga56Yi8pyLfaBZSQZ15/AzceycYq/K8LleL0kgMU6kqMJNcS0ahOiDtn86XdMR
j03/4BhtLCNa+EoVHMsrhmco76EhOeM/9My+KWFdU/ws0uo68qgl+n+dl/QG1rkW0zBPSbMxd0mG
3LeBI/yfl/jhNwFpsV0dLUKa/06nkTPSdnfriMlts1PWe9EdikFjKfXWjNiMZIgKB9wsYpK61yRL
hI/MWskm6Y5exicHxmg9zA4nmwvNPjo+KTV9IwIbuM+rHnGoyikpwhzyDISxNGVBDPfm2FwiDOwF
GNCfFBectkCFuv3XQjbpAc6fF0UpMmqCJLqRSUU/ksYcjzJpDBP8t8tBCfWyk43axbs2VS25CHFc
m1lzGhQQc2U330/6/ecnp6CFvwisNGI+Si+f/fzpCIf/d2ytELrItCGWTiHBeZlmu8M3A2WslODA
Is4Htb77Z2r4SYCZtQ39FkuPITpZBmH5gP8HozmNN0j50SiivGfojaLWqHzWOk/KnELmEQTs3dA0
WOCytF24IsMADYL27UCAeQm/eNFPWl+StO+3MU2kdOKLYSJ1Uz4TZSsGk9evLDfVgRZMWy1eg+zu
M+0PY8CskNoOcUwGWHwy5ONTT9gtnavtS6yuCE4ra2AQ9k8FJElZJ+RbaYxIumtiUhOfD37FNgfU
PtUkDVkSAst15Qx8PhiCl4ssvFsxKih5p55qVjA+qEYg9YRSsgbw/VHc0oNCoQo8RGaqDU+2x6nN
L72BlGlGk47JP4+ouigfiLHFKbMsOwWXWV4FQBVLgoiJXs3I65OPdyx7kyNZZX8IEsxIt4ndTD1S
LrBLjJS5OkBGklHpW/T6ljX4vJBC536qTeyPEKFfcMV0xoHo+iKDhhq0lNyBHBDqamGHY/kTFImE
z4HTpZ9a6j0UyUZ74o4ds4VnaxAHJGGkOoG1svZ0HBqgaKUHiNnFB07EaN4U4piWeHEzsX7S3j0d
FikY/UBEZ8mrS+0yI6MVjumCDJQbeY9oQI31s3T2US44VKov1b35/DhpgzjQ/1RyXcoQ8ilAZJE6
SURW6D3J6nwgV89J7sp4dQ4UZqowDd8KprrpOQqygj/gyYutybBwlJvA1ZSRdn0yFd4AckDn42F2
xm3NgV+s9sfZ06xfOkYl5hFxpzJQnBvxZ7JNY9AfTafTqo0Nxs9q0gmB5TjhRZvJ0fYVxm1zM4N5
R2BrOW87JJ04gVaDkAMfNT+ih0YYV820y81ugmv5FDzejh8OU28gkL5QyF8HxXdCye4j95+qqZhP
iidUmIuld2NVJseNUAU/7nKIi8BJrDgVS7AZQNEYiIwpPa6JOMcqI5G3XjFSmYBSmfaon6/1GzX9
l3TIngPACkRQvXi5ZMZPwutbaJgMEf+HtRxUDJLohrGfwGFxmaebTySpBjxQjDXmEbbml5RIUPQ3
F8YFLE11m6vGFtcXXXrj8DN/8ZhrLOg4Np6JxmTm4R9tK7LWaz2mfHOpYyHYrQFzsVb7AVhxCFTA
xOW1bUXhQ8+MF2SS8AHDGLqaP6tMIXeoUk64eh7AOPox9QPHdcrqHAdXClqJ+XOGUfOD96Gil1/G
3vG2eZPvkvx/DDT+BFgKmkbTarAcjA0ZYBmO44J8GuLRXFr69VajbgCF6Cch0mG0BXS3xpPTEZ5s
FOoYXVyUMroWQ9LLgjww2rShuRi07LvIAJFfmYrD26V+KITiCARbT/yTrtCTcu2fTNsdfYS6M4Nk
ke7naBDLOyFIZa+OKyR9w+kybJ7zW1eRbLTNderMxM+fvdt5gBX5/fXKXPAmnaXbOreDfQPeqfDf
GnC6npbxGGlgN+otFqYu4PKwmjc7+ENo7Z3FbAGTIWPvmfHmjCQCfdWVsn5sKTU7greTpnQquIdi
Hc7imlMqpkZvV8X3RBYdN5rMxlQKCGboLW8DcoDIX2eCIJhmlfD0XGR1NO92A0ApNgeqSUdvmry1
p4G7g8dU0PxNHH831eXZdCQo1+O6yWy1lPcKz9A4dXft53g4PktJTL3UFFFw77QCUrWk71Zvvpsd
tZFQsPnPPnuF35ze2XG6AitdeDwuyrAfUCPeX611SWADs8itGWcfBbL6loLXBH4ZEG1TVoSh1rh2
f4sR7fFT40/rzN3h979ID7cn2SXR6DCzY0zbZkaZFcjIGWwCrDirw8OTGZKEIkspfecHLj3pjVBk
hczcyeTGzfoUbptdXLg5W/1ldzYNCuLWG6nS3Fc1YgqN55bqV/YSkPjfRPOchwEU69GFNPjV2fe5
2a+3skyrQ7CMVKpCpU23q911RLPlcydOlMpkw2M/DPSDvYp+et7Lxw7nz0ow5M7w3Mcj2uLYgrPD
/7g+/cGvcQsXBnS/mYj+tE0HLaxaHETQvytxFLeIgYLqI/toPP/z2vPGyphDHcGsroXXcEX7QDc8
NLLBOfj9ID8EXcYxBGx3YvHATasYZRce258iT7DsrZFn6anL34pohk2dncVVkG1bjM7noL3p5zBF
1q/n16FZB/46laZqdHGww9CmsIASrYOeR3tpW54DpUv+LYCTNOLifmWL4DdYMOrPcpA45donk+5J
ETv2T48vXBlbV88JSjFaM06kJoJO1KGBbMuBATavKpFkiE5DPie7TibSVUeH17oTh9QnB/+T/aV7
6OPPo4C7PdAdqd8ltpokBS9ZzTJNZUXwnxXTdZZTBISpGkxnSmb7zCNl4JXOqVs3HJWOOLrqV3lQ
Z7KAfrMw8I29V8qwBczO4D35SOmQnQ4+pwXe1GPxOa4AXWBOgvy1HfCE0f7ecirGvRPH4q2SjEcy
BLxoMgDQs7ckVw/u5rsW+tnu5z8CfqPUaqNGFhZ7N0Fmz1DE98UzH5Yt5JBPV0AsPy8IhfXD6zjg
BGnd0yBflt3RQWowmdrE7O4TuLNy9NlHymDg+nXCc8jrjr3ahoEp7MMS5KdYZ3Bfmz5pNAPGDXbm
8M3a3jNhrKPNjQw2wXm3dgtqq6sw61fdTzwFMENSmv3iThk2vKOjMvLu1PWfMGCPVspdZWTeu9ex
Q1xdcxkhX09co2PQ9Vkdh5Zlp6wQa6KZYOLkeCk0qfkp5YmpoxjK4B9xOD9OrDBt3zXS8rlQxNUL
yDDsebmw34R9xeGRxwlQfrTjm0K0mK56hgM8I4LmYgR/WxowMTqTcwh/CIrl1sOlve9BgRDkgKjW
hgel9Q8zLWU19KwnFiX8+2MVRmYtLT7SHmWJivx0H0iUiy+W1iHp0obH7uai135yC3BiUq9dp1f+
3FPj5rFg/33mtw/Fb9iYLpbddo1LTvxx/B+ImEhkfSg2y3hgtKGj+deXBb58dMoXx7oWcj9mAKB1
RKUqetnqT0MQ2YE+ynGaylhYjIM/taM5P4A12s8OHoYHR12BHsLYkKoCDa0PHUJZVTdvnBS0wGWb
WJrKllA5IOIxKk0JZLLr3VvfAhzsRbQMKm+G96/vOdc8Lal6TxJwKDud79ZC3JkRCsh51A8FXQjJ
S0UCM8kpPpzEZvpAkdAMgisKlNlU2uUSd1TOxXHMqNiGqeN3byDZwD9FuOsb086kyfjKLbzcynOt
aYbmFkpYIiBTBtaFhlS/o6rAP6a1wPel7ijRVDOin/RAk0zNO7MnQMVWvD4zJYrPEQA2zoLuEqE0
qZuDGZNWmWrSeHFqHjUZRSDWhkM54ziEhXvEiAHwcW7qndfikzbV2P4CfKolMhRamZ8vKzaJZRvP
DdlJG7XIzPDPRExeSzsqBtp7L6Zv/UP+wk5n3QIc8qHqOWmjUjFnybzO0oFItqaOGo7FNFrkDBki
Rt9g/qsjO2XtLGLWwZCsyDI6AKDm+myC1chvGZAMQJzhlP2P3luW0X7rgongLWxIHOviqCtXrNe0
yoGJTisRdtOk17VKV2QbRJhNEQEBXGJWCjozR7d1GH1Df9JZG+57jbxYRR6HykFrHTNiXqF9Lk2w
TpBE4Y8Str8lcYyE3XHzHa/e0ratMaUsVzGDaLqmQYUj79DAoFrc+J089ER067QlUTtIuOXISPKy
+aZ5zlP0v8IdbrC/0uf1k9uB1dQUvVDbQK2r5Ky6HF+9aN9ZgVpMhdvvDH0uWRS85YXae4shJbrz
uBgCfI7lGt27alt5CHuPjEDW+Lck3Pk0HopfPJbHVMPwGV0KAzlcgPNPO7I1VKB/XZAlGo47Vbev
z/EBwYhmsb9wATMwTbaK/WQFrfCewhVwNGj6cIWPpD8K1mKwsNzMW5fAAISURyQlUTqJW0rqWxzi
pWIQw6M463P0Ndp7iaI1EwXCj1cMZfmzxRrO2sMgx9QwVGonIxzSdRuc8cTkE/UIwkzxxtdK700n
SDINTeZQ875aamrc/Kl5dEEBbtraEPpDY4VbyQF6D0Zf64tfZ+ltIVRmG165VGCqWZATLcmNY81u
bHxKbZa7Gb6sODp7eYrC+UsL3XXvpcNPar38ANC7B9pbrQgvCWgzrdTT8mq7O2EQEx8DIAcAk7tE
tgYrsoiWn9K9+YojRhgsuyiuCcdlhcBuL72nyhy9s1i/NqEFN9We8pFbstYBWKYE7Y7rL3smH052
/MguUdPlkObmeYu4rBQz7Hg+2FeA1yfrAdwkV7IKRh2CWBYri7gx9kt7BsyXM2s1R3g8z0RCjhj8
RgtcgUn6Jx18VMrk9kAyT7tGcsCsL2tgUojqAXsvjBLenZMBEIaXzhJrNI7KAFeSGnY68x6U3EtM
GaSOTQDEWpndk7cxvEhvqV49Er9Gvobcooo+YCW9E8yOWJtXrvlBsE0bdOS4vOsOxK+5JWhwpJBv
yB7TEmwTU+ILoqBoK8bwpgveTpnQKMmzVPvLwR3eiLpFJCooGYmNDTte7nh6/luFc7ok1PqUTyXr
4gOd6NcJxlmIRiXHgjT75ebah4imQJIuhYBn2hkjcTPYNMOBozoDhS2cJOdoaWTmJcURL+V56wHe
ZIwRWZgGFkaEOjEI2GxS0xhNsgy/TbOluQE70lw0s4SDnoQHocwCUFsEQ4/kwGKBjQ26JbcbiuTn
Bb+ZrL1Makyr8k80o8HhgCYLP5kI+xNu1YP90YP251yh3fZGH3FmuHLerVcX4sk3EqKPzOQT+bfv
ebzBcCD77oB7leGKz2GQvmUaPrIbH+Fk81Zwbny2NCaMeAlLWOvYiSKUnhBK5Y3RnJDv/7cajBV4
cuLdfkfqkNar6/MPxTU8ErO3JZAs9VhUEkEjZYHU/dbH4bKhKF8lcnXPOS1ejLqizlbQfqqHijxc
p/noS+D/ujj68Lvf7Jm5l5Kfpwn0B+fz7F4kCL5z7Uy/g1IJtEylC4yePvmAb+HX+v6lZ/CHOSEY
6Ztk3NL8xcNk9ksx/xzpB+PLEvnvBuIgGEXvaiC071At2nWhqnutO8KhOyCu3VCzAvJOU70wdfrj
GNff9Nm9P0gdh3wCBSIohmrCsSfn1IZwONegoppFod9J5y6Oq6B6bxxcM5pOJE+XEHtoKtQyGnTo
5UZcGoySOyKjDIGRCxaZimXQaL7wA2w6/AcwK8UfLI+UtZ7z6cgTpPcomfGL1kDcwTtTGh056kp8
ZrL/+1yF0lzSSkwq3Zhwc3OAwWC74PJbqpQeE+r5hCeh8yG3J+9LVrjVKaqNfVyMalCtmMQTPA9B
6WCmd77Dpx7qfDOhILicX+sVccTZgJncney8oZ7J3sEEQHg0Luj334fMjeZfiyQZGlR4ChtnABLD
iPMXKD5sCvd+tBYtOaG5z0frQeDbCNBZmIw3vbybQE5nbtDdR73Z48umvPUW2WDgVP7GNQAMSqZ/
woBJxbfVPFpPIQVrUk/WTL4x5VDxYuUAEXm69qjpXMTm1ifT/PreZP2zDD9g1O7W9/AB/lIGc8SB
Gg60vHZggzkIZQu/47zla+6rmmFUlVmopmiflQpLXQYdBap8VyRcb+1GHyBhJq/KaD7ecIiIWgcV
xoQIZgfnYfEdHhxRbNG7G4Uqlz+0bE8NDlDfNd9ABsfe3oKc7dUb4bUf98+tMsZ5TZHh/7/sCU0a
At8WHwrBJ7KQ9ttrEAvPNfy/qxRKk3hPv9ZErY6OErRu50/J9kpDUqi/JPOZLv9nLTm5w4/UFgNv
PWPc6JF0VNvcO/S319tppGQtjtnZ65m9PFaZ6mTrdEgPzq+UBiOBXnwARUi05E2ln+VqTuwS+gER
eWGVrA7UZH/RMiqatsKt29Ny3RGYlMqfyT/jQkpH7WVld/5DCDJwzLdqCYdpCIwzPy1dN7+cJwXn
LmF3RCqYjYURnQ2l9L2Vu1ucppKGwY3aJg/bK9QvHJ7ya/vXUqRHD3QVX3VAlTdPyXXbuGpk+3B4
NZ4HF4asn4Sss1dvIrGqtPhPSuzJ0DdlkMyeEMYvckTuQYqUT/Be2K0HKVlBZXxA5/J9sgml6Cf5
exDNkp8HDPgwHOiKWCtt/jqO2hgTMmXg8chhwzUmYdJo1yvb/QtAF0zHywwTCXvJLUNAAfAmO88p
hLGrN9noDg+JLMpaQ7oLsAeS/aX5a3mu9gIc3kzN/i7HzBMoAFgzSzA9LoasaXledjzb0Bbpouai
rYTC7wsU1HHTWDxxznIWMZC03hfXJKCB0LwtKuwdEF+SUp6DyVBFFmsiJJ0UNkoSXkso2OYfSMvX
NzCLZT/58BJLb2hgvz2XoD3G1yNjF7BYvxlZfITOaPir/5YYA0RHk2bttPaMb8v3JnZgqr642L/2
+6qxc5BMJ0yDD69RrwfjJIOPaLD3uMavNEHrbC8HfR/meE7a2jvGxrLepMHy4QJNacyI7UGUsSZr
rJb8kPxezo9G2M6Iw8y2nNMI3nx13hh3nb5afvfENaGmUMwVc19ULVFv0UVX5cilcVIeIlxKvLvd
hDjGPF4/hOK0xvVmV0ub7BOqR+Izg4X+eCOIydkHZcSMuxtXatGsRG+UeGaFmTVVippw1OiWr4EK
sDA2dtE5tNYAz7OT6Y7TfRkgprszTuJQfJMIoruVV6ub5cmnEn14uYkb92sftAs+YOpBfSh1EGjN
NhSUZvjz5aTtLMDK67LeF1w5sLyXc4l3u88Gwf+H9YlDa9fuBDsJ1PpUHNWxmqUfScREaW6wr4WM
XobSiNyxKb1pZWDq8k/oxVXq1w5sbPU3dmgkaur3gzcxX7hcoLXfhOLTb06WwKXN7xRKmtxwCC25
Mli2ubNaDEouZKCHjbz+L7xnJ8lvgKH3pNYB0TcpJ4f7FecRsZ/6rVYJfidTcAo4b6YvW64LHqz+
u1yr4rQehnOhzKN0qlCf7qXtbeBGJYs59GJ8RwJJ1BE6Hw9S0wjrz2gU6oOKK0bqXyXe9TTMgUYy
Qt8xX9Wiv32i8I7vODM8hQ5QhgKnqeO/QELQ7wFq99I3EinHOrVXPH45d6/C1/B2y/C+R6tYc9qO
qnlO2OS1sekD05E51nKBTq8wRYdGeqoZU87MaIYHiarlZ9cXqiV9RUW6x9xRM91ZFh4E2i+UUGFq
BqwosIHfS58N6Fc1tIwB78Bc6QwvFfO678pjZXWuoRaN785XFXPY8RSNdhD3/73CAnaU7Kyh3RIn
NsoQrazdWSYkCxJz5EOody7jzpTLT6ygf+BpB+QZuppPjMbmLs+oxz1qrVqRK8GuRCaQHvxMgBgB
zrOttnwBzX7DxtUr0gETPn6AbaQJvaO628HwdJhnoD+LpAD7BteAPTPd9pwyp4biqY4UYIz0SO88
/KTsK1jN5Hlf6QljYkBWmp2PuBAiPIfNDfz0Y3gD8+8Wm+fFMJOlJ14lbTkKuaw/yhuBNXnGw7eH
LaSzQe1dN+/SQGqwFEm573Fle9rxasQxAH7+BZUXt9bIDm92IzRuowiA3pc2Jg5VoQqGnXRJ33fM
4CfAmlXFkPJS8weG7CnWXZlQIsnSeHEBNJM8nYuuO+nk49DB+ARICE7PfRyvjhfWuCi9NrbbFdSw
ztCViEX71p6YzmH8OQmHVHUnHRTNMVeQLIq6k6zdDCpOQhY9djqiSOFYUTjPvH60VYELbfdDi1Bh
7OvGTJs2VN3jIYU3EEKta6FVQEZ8LuIsUpIKXJnxM/x/IlXmWCbj5rAaOQr9cR47YpR81fnhew5l
n7PqjUV7Y3aeaUAsQovFpKoYuJwc0umdtN5qYh19d91TmblEhkqwICaMtGyot5t8a+KxQbxR3mzi
GTnyZ79BxdXZsMnoYnTF2TPE//hqnfWtD87OTfaQQ2TwPKzFSPHoHv0ZMlxvfg/Jn6tEB461hjZ8
3bxJlqU2aCLRQ2bgnLx/YCfEzGYMY3i0l741IAY=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal is
  port (
    \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : out STD_LOGIC;
    cpllpd_int_reg : out STD_LOGIC;
    cpllreset_int_reg : out STD_LOGIC;
    USER_CPLLLOCK_OUT_reg : out STD_LOGIC;
    rst_in0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DEN_O : out STD_LOGIC;
    DWE_O : out STD_LOGIC;
    DADDR_O : out STD_LOGIC_VECTOR ( 6 downto 0 );
    DI_O : out STD_LOGIC_VECTOR ( 15 downto 0 );
    in0 : in STD_LOGIC;
    i_in_meta_reg : in STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    txoutclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESET_IN : in STD_LOGIC;
    DO_I : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gen_gtwizard_gthe4.drprdy_int\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal is
  signal \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\ : STD_LOGIC_VECTOR ( 17 downto 1 );
  signal cal_on_tx_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal cal_on_tx_drdy : STD_LOGIC;
  signal cal_on_tx_drpaddr_out : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal cal_on_tx_drpdi_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal cal_on_tx_drpen_out : STD_LOGIC;
  signal cal_on_tx_drpwe_out : STD_LOGIC;
  signal cal_on_tx_reset_in_sync : STD_LOGIC;
  signal drprst_in_sync : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i_n_24 : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_10\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_11\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_12\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_13\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_14\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_15\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_8\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_9\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_14\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_15\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_10\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_11\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_12\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_13\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_14\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_15\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_8\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_9\ : STD_LOGIC;
  signal \NLW_i_/i_/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_i_/i_/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry\ : label is 16;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__0\ : label is 16;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__1\ : label is 16;
begin
bit_synchronizer_drprst_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_22
     port map (
      drpclk_in(0) => drpclk_in(0),
      drprst_in_sync => drprst_in_sync
    );
gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gte4_drp_arb
     port map (
      DADDR_O(6 downto 0) => DADDR_O(6 downto 0),
      DEN_O => DEN_O,
      DI_O(15 downto 0) => DI_O(15 downto 0),
      DO_I(15 downto 0) => DO_I(15 downto 0),
      DWE_O => DWE_O,
      Q(15 downto 0) => cal_on_tx_dout(15 downto 0),
      \addr_i_reg[27]_0\(6 downto 0) => cal_on_tx_drpaddr_out(7 downto 1),
      cal_on_tx_drdy => cal_on_tx_drdy,
      cal_on_tx_drpen_out => cal_on_tx_drpen_out,
      cal_on_tx_drpwe_out => cal_on_tx_drpwe_out,
      \data_i_reg[47]_0\(15 downto 0) => cal_on_tx_drpdi_out(15 downto 0),
      drpclk_in(0) => drpclk_in(0),
      drprst_in_sync => drprst_in_sync,
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\
    );
gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx
     port map (
      D(16 downto 0) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(17 downto 1),
      O(7) => \i_/i_/i__carry_n_8\,
      O(6) => \i_/i_/i__carry_n_9\,
      O(5) => \i_/i_/i__carry_n_10\,
      O(4) => \i_/i_/i__carry_n_11\,
      O(3) => \i_/i_/i__carry_n_12\,
      O(2) => \i_/i_/i__carry_n_13\,
      O(1) => \i_/i_/i__carry_n_14\,
      O(0) => \i_/i_/i__carry_n_15\,
      Q(15 downto 0) => cal_on_tx_dout(15 downto 0),
      S(0) => gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i_n_24,
      USER_CPLLLOCK_OUT_reg_0 => USER_CPLLLOCK_OUT_reg,
      cal_on_tx_drdy => cal_on_tx_drdy,
      cal_on_tx_drpen_out => cal_on_tx_drpen_out,
      cal_on_tx_drpwe_out => cal_on_tx_drpwe_out,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      cpllpd_int_reg_0 => cpllpd_int_reg,
      cpllreset_int_reg_0 => cpllreset_int_reg,
      \daddr_reg[7]_0\(6 downto 0) => cal_on_tx_drpaddr_out(7 downto 1),
      \di_reg[15]_0\(15 downto 0) => cal_on_tx_drpdi_out(15 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.txprogdivreset_ch_int\ => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      i_in_meta_reg => i_in_meta_reg,
      i_in_meta_reg_0 => i_in_meta_reg_0,
      in0 => in0,
      lopt => lopt,
      lopt_1 => lopt_1,
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(2 downto 0) => Q(2 downto 0),
      rst_in0 => rst_in0,
      \testclk_cnt_reg[15]\(7) => \i_/i_/i__carry__0_n_8\,
      \testclk_cnt_reg[15]\(6) => \i_/i_/i__carry__0_n_9\,
      \testclk_cnt_reg[15]\(5) => \i_/i_/i__carry__0_n_10\,
      \testclk_cnt_reg[15]\(4) => \i_/i_/i__carry__0_n_11\,
      \testclk_cnt_reg[15]\(3) => \i_/i_/i__carry__0_n_12\,
      \testclk_cnt_reg[15]\(2) => \i_/i_/i__carry__0_n_13\,
      \testclk_cnt_reg[15]\(1) => \i_/i_/i__carry__0_n_14\,
      \testclk_cnt_reg[15]\(0) => \i_/i_/i__carry__0_n_15\,
      \testclk_cnt_reg[17]\(1) => \i_/i_/i__carry__1_n_14\,
      \testclk_cnt_reg[17]\(0) => \i_/i_/i__carry__1_n_15\,
      txoutclk_out(0) => txoutclk_out(0)
    );
\i_/i_/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \i_/i_/i__carry_n_0\,
      CO(6) => \i_/i_/i__carry_n_1\,
      CO(5) => \i_/i_/i__carry_n_2\,
      CO(4) => \i_/i_/i__carry_n_3\,
      CO(3) => \i_/i_/i__carry_n_4\,
      CO(2) => \i_/i_/i__carry_n_5\,
      CO(1) => \i_/i_/i__carry_n_6\,
      CO(0) => \i_/i_/i__carry_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \i_/i_/i__carry_n_8\,
      O(6) => \i_/i_/i__carry_n_9\,
      O(5) => \i_/i_/i__carry_n_10\,
      O(4) => \i_/i_/i__carry_n_11\,
      O(3) => \i_/i_/i__carry_n_12\,
      O(2) => \i_/i_/i__carry_n_13\,
      O(1) => \i_/i_/i__carry_n_14\,
      O(0) => \i_/i_/i__carry_n_15\,
      S(7 downto 1) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(7 downto 1),
      S(0) => gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i_n_24
    );
\i_/i_/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \i_/i_/i__carry_n_0\,
      CI_TOP => '0',
      CO(7) => \i_/i_/i__carry__0_n_0\,
      CO(6) => \i_/i_/i__carry__0_n_1\,
      CO(5) => \i_/i_/i__carry__0_n_2\,
      CO(4) => \i_/i_/i__carry__0_n_3\,
      CO(3) => \i_/i_/i__carry__0_n_4\,
      CO(2) => \i_/i_/i__carry__0_n_5\,
      CO(1) => \i_/i_/i__carry__0_n_6\,
      CO(0) => \i_/i_/i__carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \i_/i_/i__carry__0_n_8\,
      O(6) => \i_/i_/i__carry__0_n_9\,
      O(5) => \i_/i_/i__carry__0_n_10\,
      O(4) => \i_/i_/i__carry__0_n_11\,
      O(3) => \i_/i_/i__carry__0_n_12\,
      O(2) => \i_/i_/i__carry__0_n_13\,
      O(1) => \i_/i_/i__carry__0_n_14\,
      O(0) => \i_/i_/i__carry__0_n_15\,
      S(7 downto 0) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(15 downto 8)
    );
\i_/i_/i__carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \i_/i_/i__carry__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_i_/i_/i__carry__1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \i_/i_/i__carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 2) => \NLW_i_/i_/i__carry__1_O_UNCONNECTED\(7 downto 2),
      O(1) => \i_/i_/i__carry__1_n_14\,
      O(0) => \i_/i_/i__carry__1_n_15\,
      S(7 downto 2) => B"000000",
      S(1 downto 0) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(17 downto 16)
    );
reset_synchronizer_resetin_rx_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_23
     port map (
      drpclk_in(0) => drpclk_in(0)
    );
reset_synchronizer_resetin_tx_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_24
     port map (
      RESET_IN => RESET_IN,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      drpclk_in(0) => drpclk_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4 is
  port (
    gtpowergood_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4 is
  signal \gen_gtwizard_gthe4.cplllock_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.drpdo_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \gen_gtwizard_gthe4.drpen_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.drprdy_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.drpwe_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_12\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_5\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_57\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_7\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_8\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_9\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_1\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_2\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_3\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_1\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gtpowergood_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gttxreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.rxprogdivreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.rxratemode_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.rxuserrdy_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txprgdivresetdone_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txprogdivreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txuserrdy_int\ : STD_LOGIC;
  signal \^gtpowergood_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal rst_in0 : STD_LOGIC;
  signal \^txoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  gtpowergood_out(0) <= \^gtpowergood_out\(0);
  lopt_4 <= \^lopt_4\;
  lopt_5 <= \^lopt_5\;
  txoutclk_out(0) <= \^txoutclk_out\(0);
\gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gthe4_channel_wrapper
     port map (
      D(15 downto 0) => \gen_gtwizard_gthe4.drpdo_int\(15 downto 0),
      DEN_O => \gen_gtwizard_gthe4.drpen_ch_int\,
      DWE_O => \gen_gtwizard_gthe4.drpwe_ch_int\,
      Q(15 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int\(15 downto 0),
      RXPD(0) => \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_1\,
      RXRATE(0) => \gen_gtwizard_gthe4.rxratemode_ch_int\,
      cpllpd_int_reg => \gen_gtwizard_gthe4.txprgdivresetdone_int\,
      cpllpd_int_reg_0 => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_57\,
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\,
      \gen_gtwizard_gthe4.gtpowergood_int\ => \gen_gtwizard_gthe4.gtpowergood_int\,
      \gen_gtwizard_gthe4.gttxreset_int\ => \gen_gtwizard_gthe4.gttxreset_int\,
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \gen_gtwizard_gthe4.rxuserrdy_int\,
      \gen_gtwizard_gthe4.txprogdivreset_ch_int\ => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \gen_gtwizard_gthe4.txuserrdy_int\,
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtwiz_userclk_rx_active_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_8\,
      gtwiz_userdata_rx_out(15 downto 0) => gtwiz_userdata_rx_out(15 downto 0),
      gtwiz_userdata_tx_in(15 downto 0) => gtwiz_userdata_tx_in(15 downto 0),
      i_in_meta_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_1\,
      i_in_meta_reg_0 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_2\,
      i_in_meta_reg_1(2 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int\(2 downto 0),
      i_in_meta_reg_2(6 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int\(7 downto 1),
      in0 => \gen_gtwizard_gthe4.cplllock_ch_int\,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => \^lopt_4\,
      lopt_5 => \^lopt_5\,
      rxbufstatus_out(0) => rxbufstatus_out(0),
      rxcdrlock_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_5\,
      rxclkcorcnt_out(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      rxctrl0_out(1 downto 0) => rxctrl0_out(1 downto 0),
      rxctrl1_out(1 downto 0) => rxctrl1_out(1 downto 0),
      rxctrl2_out(1 downto 0) => rxctrl2_out(1 downto 0),
      rxctrl3_out(1 downto 0) => rxctrl3_out(1 downto 0),
      rxmcommaalignen_in(0) => rxmcommaalignen_in(0),
      rxoutclk_out(0) => rxoutclk_out(0),
      rxoutclkpcs_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_7\,
      rxresetdone_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_9\,
      rxusrclk_in(0) => rxusrclk_in(0),
      txbufstatus_out(0) => txbufstatus_out(0),
      txctrl0_in(1 downto 0) => txctrl0_in(1 downto 0),
      txctrl1_in(1 downto 0) => txctrl1_in(1 downto 0),
      txctrl2_in(1 downto 0) => txctrl2_in(1 downto 0),
      txelecidle_in(0) => txelecidle_in(0),
      txoutclk_out(0) => \^txoutclk_out\(0),
      txresetdone_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_12\
    );
\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal
     port map (
      DADDR_O(6 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int\(7 downto 1),
      DEN_O => \gen_gtwizard_gthe4.drpen_ch_int\,
      DI_O(15 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int\(15 downto 0),
      DO_I(15 downto 0) => \gen_gtwizard_gthe4.drpdo_int\(15 downto 0),
      DWE_O => \gen_gtwizard_gthe4.drpwe_ch_int\,
      Q(2 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int\(2 downto 0),
      RESET_IN => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int\,
      USER_CPLLLOCK_OUT_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_3\,
      cpllpd_int_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_1\,
      cpllreset_int_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_2\,
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\,
      \gen_gtwizard_gthe4.txprogdivreset_ch_int\ => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      i_in_meta_reg => \gen_gtwizard_gthe4.txprogdivreset_int\,
      i_in_meta_reg_0 => \gen_gtwizard_gthe4.txprgdivresetdone_int\,
      in0 => \gen_gtwizard_gthe4.cplllock_ch_int\,
      lopt => \^lopt_4\,
      lopt_1 => \^lopt_5\,
      rst_in0 => rst_in0,
      txoutclk_out(0) => \^txoutclk_out\(0)
    );
\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_delay_powergood
     port map (
      RXPD(0) => \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_1\,
      RXRATE(0) => \gen_gtwizard_gthe4.rxratemode_ch_int\,
      \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\ => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_57\,
      \out\ => \^gtpowergood_out\(0),
      rxoutclkpcs_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_7\,
      rxpd_in(0) => rxpd_in(0)
    );
\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer
     port map (
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      rxresetdone_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_9\
    );
\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_3
     port map (
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      txresetdone_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_12\
    );
\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtwiz_reset
     port map (
      RESET_IN => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int\,
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      \gen_gtwizard_gthe4.gtpowergood_int\ => \gen_gtwizard_gthe4.gtpowergood_int\,
      \gen_gtwizard_gthe4.gttxreset_int\ => \gen_gtwizard_gthe4.gttxreset_int\,
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \gen_gtwizard_gthe4.rxuserrdy_int\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \gen_gtwizard_gthe4.txuserrdy_int\,
      gtpowergood_out(0) => \^gtpowergood_out\(0),
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_userclk_rx_active_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_8\,
      i_in_meta_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_3\,
      rst_in0 => rst_in0,
      rst_in_out_reg => \gen_gtwizard_gthe4.txprogdivreset_int\,
      rxcdrlock_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_5\,
      rxusrclk_in(0) => rxusrclk_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top is
  port (
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_srcclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_usrclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_usrclk2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_srcclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_start_user_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_error_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_start_user_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_error_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0lock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll1lock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0reset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll1reset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gthe3_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe3_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe3_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gthe4_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe4_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe4_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gtye4_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gtye4_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gtye4_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    bgbypassb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgmonitorenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgpdb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgrcalovrd_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    bgrcalovrdenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpclk_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateqpll0_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pcierateqpll1_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pmarsvd0_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0fbdiv_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll0reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1fbdiv_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll1lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpllrsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpllrsvd2_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd3_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd4_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rcalenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0data_in : in STD_LOGIC_VECTOR ( 24 downto 0 );
    sdm0reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0toggle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0width_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sdm1data_in : in STD_LOGIC_VECTOR ( 24 downto 0 );
    sdm1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1toggle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1width_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tcongpi_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tconpowerup_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tconreset_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tconrsvdin1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ubcfgstreamen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubdo_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubdrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubenable_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubgpi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubintr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubiolmbrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmbrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmcapture_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmdbgrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmdbgupdate_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmregen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmshift_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmsysrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtck_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtdi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdo_common_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_common_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pmarsvdout0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvdout1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qplldmonitor0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qplldmonitor1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    refclkoutmonitor0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    refclkoutmonitor1_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk0_sel_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk1_sel_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk0sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxrecclk1sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sdm0finalout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdm0testdata_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sdm1finalout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdm1testdata_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    tcongpo_out : out STD_LOGIC_VECTOR ( 9 downto 0 );
    tconrsvdout0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdaddr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubden_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdi_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdwe_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtdo_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubrsvdout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubtxuart_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepdir_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsq_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cfgreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllfreqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllocken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cpllreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dmonfiforeset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drprst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    elpcaldvorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    elpcalpaorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphicaldone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphicalstart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphidrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphidwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphixrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphixwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    freqos_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrsvd_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtrxreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gttxreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gttxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    incpctrl_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    looprsvd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lpbkrxtxseren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lpbktxrxseren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieeqrxeqadaptdone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcierstidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pciersttxsyncstart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratedone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pcsrsvdin2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pmarsvdin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    resetovrd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rstclkentx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxafecfoken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrfreqreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrresetrsv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbonden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondi_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rxchbondlevel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchbondmaster_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondslave_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcalstart_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagcctrl_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdccforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfcnum_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfecfokfen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfpulse_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokovren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeuthold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeutovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevphold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevpovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevsen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfexyden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxelecidlemode_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxeqtraining_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfklovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxoobreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoscalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintcfg_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinthold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinttestovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprogdivreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpien_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxratemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslide_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippma_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxtermination_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sigvalidclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tstin_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    tx8b10bbypass_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txbufdiffctrl_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcominit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomsas_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomwake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdata_in : in STD_LOGIC_VECTOR ( 127 downto 0 );
    txdataextendrsvd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdccforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdccreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdeemph_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txdetectrx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txdiffpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyupdown_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpstreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu2lpexit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu3wake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmaincursor_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txmargin_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txmuxdcdexhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmuxdcdorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoneszeros_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpdelecidlemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlytstclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphinit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmstepsize_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpisopd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpostcursorinv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txprecursorinv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprogdivreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpibiasen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpistrongpdown_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpiweakpup_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txratemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txswing_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txuserrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtce_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtcemask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    bufgtdiv_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    bufgtreset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtrstmask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cpllfbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cpllrefclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dmonitoroutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclkmonitor_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtytxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtytxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierategen3_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateqpllpd_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcierateqpllreset_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pciesynctxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieusergen3rdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserphystatusrst_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratestart_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcsrsvdout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    phystatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pinrsrvdas_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    powerpresent_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    resetexception_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrphdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanbondseq_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanrealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondo_out : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rxckcaldone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxcominitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomsasdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomwakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdata_out : out STD_LOGIC_VECTOR ( 127 downto 0 );
    rxdataextendrsvd_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxelecidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxlfpstresetdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu2lpexitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu3wakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxosintdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobestarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignerr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbslocked_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpisenn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpisenp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclkout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsliderdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclkrdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippmardy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxstartofseq_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxvalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txcomfinish_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdccdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphinitdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txqpisenn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txqpisenp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
  attribute C_CHANNEL_ENABLE : string;
  attribute C_CHANNEL_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_COMMON_SCALING_FACTOR : integer;
  attribute C_COMMON_SCALING_FACTOR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_CPLL_VCO_FREQUENCY : string;
  attribute C_CPLL_VCO_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "2500.000000";
  attribute C_ENABLE_COMMON_USRCLK : integer;
  attribute C_ENABLE_COMMON_USRCLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_FORCE_COMMONS : integer;
  attribute C_FORCE_COMMONS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_FREERUN_FREQUENCY : string;
  attribute C_FREERUN_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "31.250000";
  attribute C_GT_REV : integer;
  attribute C_GT_REV of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 57;
  attribute C_GT_TYPE : integer;
  attribute C_GT_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_INCLUDE_CPLL_CAL : integer;
  attribute C_INCLUDE_CPLL_CAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_LOCATE_COMMON : integer;
  attribute C_LOCATE_COMMON of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE : integer;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_LOCATE_RESET_CONTROLLER : integer;
  attribute C_LOCATE_RESET_CONTROLLER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_RX_USER_CLOCKING : integer;
  attribute C_LOCATE_RX_USER_CLOCKING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_TX_USER_CLOCKING : integer;
  attribute C_LOCATE_TX_USER_CLOCKING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING : integer;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_PCIE_CORECLK_FREQ : integer;
  attribute C_PCIE_CORECLK_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 250;
  attribute C_PCIE_ENABLE : integer;
  attribute C_PCIE_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL : integer;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RESET_SEQUENCE_INTERVAL : integer;
  attribute C_RESET_SEQUENCE_INTERVAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFBYPASS_MODE : integer;
  attribute C_RX_BUFFBYPASS_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFER_MODE : integer;
  attribute C_RX_BUFFER_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_CB_DISP : string;
  attribute C_RX_CB_DISP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CB_K : string;
  attribute C_RX_CB_K of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CB_LEN_SEQ : integer;
  attribute C_RX_CB_LEN_SEQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_CB_MAX_LEVEL : integer;
  attribute C_RX_CB_MAX_LEVEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_CB_NUM_SEQ : integer;
  attribute C_RX_CB_NUM_SEQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_CB_VAL : string;
  attribute C_RX_CB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_CC_DISP : string;
  attribute C_RX_CC_DISP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CC_ENABLE : integer;
  attribute C_RX_CC_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_CC_K : string;
  attribute C_RX_CC_K of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "8'b00010001";
  attribute C_RX_CC_LEN_SEQ : integer;
  attribute C_RX_CC_LEN_SEQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_RX_CC_NUM_SEQ : integer;
  attribute C_RX_CC_NUM_SEQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_RX_CC_PERIODICITY : integer;
  attribute C_RX_CC_PERIODICITY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 5000;
  attribute C_RX_CC_VAL : string;
  attribute C_RX_CC_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "80'b00000000000000000000001011010100101111000000000000000000000000010100000010111100";
  attribute C_RX_COMMA_M_ENABLE : integer;
  attribute C_RX_COMMA_M_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_COMMA_M_VAL : string;
  attribute C_RX_COMMA_M_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "10'b1010000011";
  attribute C_RX_COMMA_P_ENABLE : integer;
  attribute C_RX_COMMA_P_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_COMMA_P_VAL : string;
  attribute C_RX_COMMA_P_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "10'b0101111100";
  attribute C_RX_DATA_DECODING : integer;
  attribute C_RX_DATA_DECODING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_ENABLE : integer;
  attribute C_RX_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_INT_DATA_WIDTH : integer;
  attribute C_RX_INT_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 20;
  attribute C_RX_LINE_RATE : string;
  attribute C_RX_LINE_RATE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "1.250000";
  attribute C_RX_MASTER_CHANNEL_IDX : integer;
  attribute C_RX_MASTER_CHANNEL_IDX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 110;
  attribute C_RX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_RX_OUTCLK_BUFG_GT_DIV of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_OUTCLK_FREQUENCY : string;
  attribute C_RX_OUTCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "62.500000";
  attribute C_RX_OUTCLK_SOURCE : integer;
  attribute C_RX_OUTCLK_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_PLL_TYPE : integer;
  attribute C_RX_PLL_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_RX_RECCLK_OUTPUT : string;
  attribute C_RX_RECCLK_OUTPUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_REFCLK_FREQUENCY : string;
  attribute C_RX_REFCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "156.250000";
  attribute C_RX_SLIDE_MODE : integer;
  attribute C_RX_SLIDE_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_CONTENTS : integer;
  attribute C_RX_USER_CLOCKING_CONTENTS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_USER_CLOCKING_SOURCE : integer;
  attribute C_RX_USER_CLOCKING_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_DATA_WIDTH : integer;
  attribute C_RX_USER_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 16;
  attribute C_RX_USRCLK2_FREQUENCY : string;
  attribute C_RX_USRCLK2_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "62.500000";
  attribute C_RX_USRCLK_FREQUENCY : string;
  attribute C_RX_USRCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "62.500000";
  attribute C_SECONDARY_QPLL_ENABLE : integer;
  attribute C_SECONDARY_QPLL_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY : string;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "257.812500";
  attribute C_SIM_CPLL_CAL_BYPASS : integer;
  attribute C_SIM_CPLL_CAL_BYPASS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TOTAL_NUM_CHANNELS : integer;
  attribute C_TOTAL_NUM_CHANNELS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TOTAL_NUM_COMMONS : integer;
  attribute C_TOTAL_NUM_COMMONS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE : integer;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_TXPROGDIV_FREQ_ENABLE : integer;
  attribute C_TXPROGDIV_FREQ_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TXPROGDIV_FREQ_SOURCE : integer;
  attribute C_TXPROGDIV_FREQ_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_TXPROGDIV_FREQ_VAL : string;
  attribute C_TXPROGDIV_FREQ_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "125.000000";
  attribute C_TX_BUFFBYPASS_MODE : integer;
  attribute C_TX_BUFFBYPASS_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_BUFFER_MODE : integer;
  attribute C_TX_BUFFER_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_DATA_ENCODING : integer;
  attribute C_TX_DATA_ENCODING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_ENABLE : integer;
  attribute C_TX_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_INT_DATA_WIDTH : integer;
  attribute C_TX_INT_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 20;
  attribute C_TX_LINE_RATE : string;
  attribute C_TX_LINE_RATE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "1.250000";
  attribute C_TX_MASTER_CHANNEL_IDX : integer;
  attribute C_TX_MASTER_CHANNEL_IDX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 110;
  attribute C_TX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_TX_OUTCLK_BUFG_GT_DIV of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_TX_OUTCLK_FREQUENCY : string;
  attribute C_TX_OUTCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "62.500000";
  attribute C_TX_OUTCLK_SOURCE : integer;
  attribute C_TX_OUTCLK_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 4;
  attribute C_TX_PLL_TYPE : integer;
  attribute C_TX_PLL_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_TX_REFCLK_FREQUENCY : string;
  attribute C_TX_REFCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "156.250000";
  attribute C_TX_USER_CLOCKING_CONTENTS : integer;
  attribute C_TX_USER_CLOCKING_CONTENTS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_USER_CLOCKING_SOURCE : integer;
  attribute C_TX_USER_CLOCKING_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_DATA_WIDTH : integer;
  attribute C_TX_USER_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 16;
  attribute C_TX_USRCLK2_FREQUENCY : string;
  attribute C_TX_USRCLK2_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "62.500000";
  attribute C_TX_USRCLK_FREQUENCY : string;
  attribute C_TX_USRCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "62.500000";
  attribute C_USER_GTPOWERGOOD_DELAY_EN : integer;
  attribute C_USER_GTPOWERGOOD_DELAY_EN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top is
  signal \<const0>\ : STD_LOGIC;
  signal \^rxbufstatus_out\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^rxctrl0_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl1_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl2_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl3_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^txbufstatus_out\ : STD_LOGIC_VECTOR ( 1 to 1 );
begin
  bufgtce_out(0) <= \<const0>\;
  bufgtcemask_out(2) <= \<const0>\;
  bufgtcemask_out(1) <= \<const0>\;
  bufgtcemask_out(0) <= \<const0>\;
  bufgtdiv_out(8) <= \<const0>\;
  bufgtdiv_out(7) <= \<const0>\;
  bufgtdiv_out(6) <= \<const0>\;
  bufgtdiv_out(5) <= \<const0>\;
  bufgtdiv_out(4) <= \<const0>\;
  bufgtdiv_out(3) <= \<const0>\;
  bufgtdiv_out(2) <= \<const0>\;
  bufgtdiv_out(1) <= \<const0>\;
  bufgtdiv_out(0) <= \<const0>\;
  bufgtreset_out(0) <= \<const0>\;
  bufgtrstmask_out(2) <= \<const0>\;
  bufgtrstmask_out(1) <= \<const0>\;
  bufgtrstmask_out(0) <= \<const0>\;
  cpllfbclklost_out(0) <= \<const0>\;
  cplllock_out(0) <= \<const0>\;
  cpllrefclklost_out(0) <= \<const0>\;
  dmonitorout_out(15) <= \<const0>\;
  dmonitorout_out(14) <= \<const0>\;
  dmonitorout_out(13) <= \<const0>\;
  dmonitorout_out(12) <= \<const0>\;
  dmonitorout_out(11) <= \<const0>\;
  dmonitorout_out(10) <= \<const0>\;
  dmonitorout_out(9) <= \<const0>\;
  dmonitorout_out(8) <= \<const0>\;
  dmonitorout_out(7) <= \<const0>\;
  dmonitorout_out(6) <= \<const0>\;
  dmonitorout_out(5) <= \<const0>\;
  dmonitorout_out(4) <= \<const0>\;
  dmonitorout_out(3) <= \<const0>\;
  dmonitorout_out(2) <= \<const0>\;
  dmonitorout_out(1) <= \<const0>\;
  dmonitorout_out(0) <= \<const0>\;
  dmonitoroutclk_out(0) <= \<const0>\;
  drpdo_common_out(15) <= \<const0>\;
  drpdo_common_out(14) <= \<const0>\;
  drpdo_common_out(13) <= \<const0>\;
  drpdo_common_out(12) <= \<const0>\;
  drpdo_common_out(11) <= \<const0>\;
  drpdo_common_out(10) <= \<const0>\;
  drpdo_common_out(9) <= \<const0>\;
  drpdo_common_out(8) <= \<const0>\;
  drpdo_common_out(7) <= \<const0>\;
  drpdo_common_out(6) <= \<const0>\;
  drpdo_common_out(5) <= \<const0>\;
  drpdo_common_out(4) <= \<const0>\;
  drpdo_common_out(3) <= \<const0>\;
  drpdo_common_out(2) <= \<const0>\;
  drpdo_common_out(1) <= \<const0>\;
  drpdo_common_out(0) <= \<const0>\;
  drpdo_out(15) <= \<const0>\;
  drpdo_out(14) <= \<const0>\;
  drpdo_out(13) <= \<const0>\;
  drpdo_out(12) <= \<const0>\;
  drpdo_out(11) <= \<const0>\;
  drpdo_out(10) <= \<const0>\;
  drpdo_out(9) <= \<const0>\;
  drpdo_out(8) <= \<const0>\;
  drpdo_out(7) <= \<const0>\;
  drpdo_out(6) <= \<const0>\;
  drpdo_out(5) <= \<const0>\;
  drpdo_out(4) <= \<const0>\;
  drpdo_out(3) <= \<const0>\;
  drpdo_out(2) <= \<const0>\;
  drpdo_out(1) <= \<const0>\;
  drpdo_out(0) <= \<const0>\;
  drprdy_common_out(0) <= \<const0>\;
  drprdy_out(0) <= \<const0>\;
  eyescandataerror_out(0) <= \<const0>\;
  gtrefclkmonitor_out(0) <= \<const0>\;
  gtwiz_buffbypass_rx_done_out(0) <= \<const0>\;
  gtwiz_buffbypass_rx_error_out(0) <= \<const0>\;
  gtwiz_buffbypass_tx_done_out(0) <= \<const0>\;
  gtwiz_buffbypass_tx_error_out(0) <= \<const0>\;
  gtwiz_reset_qpll0reset_out(0) <= \<const0>\;
  gtwiz_reset_qpll1reset_out(0) <= \<const0>\;
  gtwiz_reset_rx_cdr_stable_out(0) <= \<const0>\;
  gtwiz_userclk_rx_active_out(0) <= \<const0>\;
  gtwiz_userclk_rx_srcclk_out(0) <= \<const0>\;
  gtwiz_userclk_rx_usrclk2_out(0) <= \<const0>\;
  gtwiz_userclk_rx_usrclk_out(0) <= \<const0>\;
  gtwiz_userclk_tx_active_out(0) <= \<const0>\;
  gtwiz_userclk_tx_srcclk_out(0) <= \<const0>\;
  gtwiz_userclk_tx_usrclk2_out(0) <= \<const0>\;
  gtwiz_userclk_tx_usrclk_out(0) <= \<const0>\;
  gtytxn_out(0) <= \<const0>\;
  gtytxp_out(0) <= \<const0>\;
  pcierategen3_out(0) <= \<const0>\;
  pcierateidle_out(0) <= \<const0>\;
  pcierateqpllpd_out(1) <= \<const0>\;
  pcierateqpllpd_out(0) <= \<const0>\;
  pcierateqpllreset_out(1) <= \<const0>\;
  pcierateqpllreset_out(0) <= \<const0>\;
  pciesynctxsyncdone_out(0) <= \<const0>\;
  pcieusergen3rdy_out(0) <= \<const0>\;
  pcieuserphystatusrst_out(0) <= \<const0>\;
  pcieuserratestart_out(0) <= \<const0>\;
  pcsrsvdout_out(15) <= \<const0>\;
  pcsrsvdout_out(14) <= \<const0>\;
  pcsrsvdout_out(13) <= \<const0>\;
  pcsrsvdout_out(12) <= \<const0>\;
  pcsrsvdout_out(11) <= \<const0>\;
  pcsrsvdout_out(10) <= \<const0>\;
  pcsrsvdout_out(9) <= \<const0>\;
  pcsrsvdout_out(8) <= \<const0>\;
  pcsrsvdout_out(7) <= \<const0>\;
  pcsrsvdout_out(6) <= \<const0>\;
  pcsrsvdout_out(5) <= \<const0>\;
  pcsrsvdout_out(4) <= \<const0>\;
  pcsrsvdout_out(3) <= \<const0>\;
  pcsrsvdout_out(2) <= \<const0>\;
  pcsrsvdout_out(1) <= \<const0>\;
  pcsrsvdout_out(0) <= \<const0>\;
  phystatus_out(0) <= \<const0>\;
  pinrsrvdas_out(15) <= \<const0>\;
  pinrsrvdas_out(14) <= \<const0>\;
  pinrsrvdas_out(13) <= \<const0>\;
  pinrsrvdas_out(12) <= \<const0>\;
  pinrsrvdas_out(11) <= \<const0>\;
  pinrsrvdas_out(10) <= \<const0>\;
  pinrsrvdas_out(9) <= \<const0>\;
  pinrsrvdas_out(8) <= \<const0>\;
  pinrsrvdas_out(7) <= \<const0>\;
  pinrsrvdas_out(6) <= \<const0>\;
  pinrsrvdas_out(5) <= \<const0>\;
  pinrsrvdas_out(4) <= \<const0>\;
  pinrsrvdas_out(3) <= \<const0>\;
  pinrsrvdas_out(2) <= \<const0>\;
  pinrsrvdas_out(1) <= \<const0>\;
  pinrsrvdas_out(0) <= \<const0>\;
  pmarsvdout0_out(7) <= \<const0>\;
  pmarsvdout0_out(6) <= \<const0>\;
  pmarsvdout0_out(5) <= \<const0>\;
  pmarsvdout0_out(4) <= \<const0>\;
  pmarsvdout0_out(3) <= \<const0>\;
  pmarsvdout0_out(2) <= \<const0>\;
  pmarsvdout0_out(1) <= \<const0>\;
  pmarsvdout0_out(0) <= \<const0>\;
  pmarsvdout1_out(7) <= \<const0>\;
  pmarsvdout1_out(6) <= \<const0>\;
  pmarsvdout1_out(5) <= \<const0>\;
  pmarsvdout1_out(4) <= \<const0>\;
  pmarsvdout1_out(3) <= \<const0>\;
  pmarsvdout1_out(2) <= \<const0>\;
  pmarsvdout1_out(1) <= \<const0>\;
  pmarsvdout1_out(0) <= \<const0>\;
  powerpresent_out(0) <= \<const0>\;
  qpll0fbclklost_out(0) <= \<const0>\;
  qpll0lock_out(0) <= \<const0>\;
  qpll0outclk_out(0) <= \<const0>\;
  qpll0outrefclk_out(0) <= \<const0>\;
  qpll0refclklost_out(0) <= \<const0>\;
  qpll1fbclklost_out(0) <= \<const0>\;
  qpll1lock_out(0) <= \<const0>\;
  qpll1outclk_out(0) <= \<const0>\;
  qpll1outrefclk_out(0) <= \<const0>\;
  qpll1refclklost_out(0) <= \<const0>\;
  qplldmonitor0_out(7) <= \<const0>\;
  qplldmonitor0_out(6) <= \<const0>\;
  qplldmonitor0_out(5) <= \<const0>\;
  qplldmonitor0_out(4) <= \<const0>\;
  qplldmonitor0_out(3) <= \<const0>\;
  qplldmonitor0_out(2) <= \<const0>\;
  qplldmonitor0_out(1) <= \<const0>\;
  qplldmonitor0_out(0) <= \<const0>\;
  qplldmonitor1_out(7) <= \<const0>\;
  qplldmonitor1_out(6) <= \<const0>\;
  qplldmonitor1_out(5) <= \<const0>\;
  qplldmonitor1_out(4) <= \<const0>\;
  qplldmonitor1_out(3) <= \<const0>\;
  qplldmonitor1_out(2) <= \<const0>\;
  qplldmonitor1_out(1) <= \<const0>\;
  qplldmonitor1_out(0) <= \<const0>\;
  refclkoutmonitor0_out(0) <= \<const0>\;
  refclkoutmonitor1_out(0) <= \<const0>\;
  resetexception_out(0) <= \<const0>\;
  rxbufstatus_out(2) <= \^rxbufstatus_out\(2);
  rxbufstatus_out(1) <= \<const0>\;
  rxbufstatus_out(0) <= \<const0>\;
  rxbyteisaligned_out(0) <= \<const0>\;
  rxbyterealign_out(0) <= \<const0>\;
  rxcdrlock_out(0) <= \<const0>\;
  rxcdrphdone_out(0) <= \<const0>\;
  rxchanbondseq_out(0) <= \<const0>\;
  rxchanisaligned_out(0) <= \<const0>\;
  rxchanrealign_out(0) <= \<const0>\;
  rxchbondo_out(4) <= \<const0>\;
  rxchbondo_out(3) <= \<const0>\;
  rxchbondo_out(2) <= \<const0>\;
  rxchbondo_out(1) <= \<const0>\;
  rxchbondo_out(0) <= \<const0>\;
  rxckcaldone_out(0) <= \<const0>\;
  rxcominitdet_out(0) <= \<const0>\;
  rxcommadet_out(0) <= \<const0>\;
  rxcomsasdet_out(0) <= \<const0>\;
  rxcomwakedet_out(0) <= \<const0>\;
  rxctrl0_out(15) <= \<const0>\;
  rxctrl0_out(14) <= \<const0>\;
  rxctrl0_out(13) <= \<const0>\;
  rxctrl0_out(12) <= \<const0>\;
  rxctrl0_out(11) <= \<const0>\;
  rxctrl0_out(10) <= \<const0>\;
  rxctrl0_out(9) <= \<const0>\;
  rxctrl0_out(8) <= \<const0>\;
  rxctrl0_out(7) <= \<const0>\;
  rxctrl0_out(6) <= \<const0>\;
  rxctrl0_out(5) <= \<const0>\;
  rxctrl0_out(4) <= \<const0>\;
  rxctrl0_out(3) <= \<const0>\;
  rxctrl0_out(2) <= \<const0>\;
  rxctrl0_out(1 downto 0) <= \^rxctrl0_out\(1 downto 0);
  rxctrl1_out(15) <= \<const0>\;
  rxctrl1_out(14) <= \<const0>\;
  rxctrl1_out(13) <= \<const0>\;
  rxctrl1_out(12) <= \<const0>\;
  rxctrl1_out(11) <= \<const0>\;
  rxctrl1_out(10) <= \<const0>\;
  rxctrl1_out(9) <= \<const0>\;
  rxctrl1_out(8) <= \<const0>\;
  rxctrl1_out(7) <= \<const0>\;
  rxctrl1_out(6) <= \<const0>\;
  rxctrl1_out(5) <= \<const0>\;
  rxctrl1_out(4) <= \<const0>\;
  rxctrl1_out(3) <= \<const0>\;
  rxctrl1_out(2) <= \<const0>\;
  rxctrl1_out(1 downto 0) <= \^rxctrl1_out\(1 downto 0);
  rxctrl2_out(7) <= \<const0>\;
  rxctrl2_out(6) <= \<const0>\;
  rxctrl2_out(5) <= \<const0>\;
  rxctrl2_out(4) <= \<const0>\;
  rxctrl2_out(3) <= \<const0>\;
  rxctrl2_out(2) <= \<const0>\;
  rxctrl2_out(1 downto 0) <= \^rxctrl2_out\(1 downto 0);
  rxctrl3_out(7) <= \<const0>\;
  rxctrl3_out(6) <= \<const0>\;
  rxctrl3_out(5) <= \<const0>\;
  rxctrl3_out(4) <= \<const0>\;
  rxctrl3_out(3) <= \<const0>\;
  rxctrl3_out(2) <= \<const0>\;
  rxctrl3_out(1 downto 0) <= \^rxctrl3_out\(1 downto 0);
  rxdata_out(127) <= \<const0>\;
  rxdata_out(126) <= \<const0>\;
  rxdata_out(125) <= \<const0>\;
  rxdata_out(124) <= \<const0>\;
  rxdata_out(123) <= \<const0>\;
  rxdata_out(122) <= \<const0>\;
  rxdata_out(121) <= \<const0>\;
  rxdata_out(120) <= \<const0>\;
  rxdata_out(119) <= \<const0>\;
  rxdata_out(118) <= \<const0>\;
  rxdata_out(117) <= \<const0>\;
  rxdata_out(116) <= \<const0>\;
  rxdata_out(115) <= \<const0>\;
  rxdata_out(114) <= \<const0>\;
  rxdata_out(113) <= \<const0>\;
  rxdata_out(112) <= \<const0>\;
  rxdata_out(111) <= \<const0>\;
  rxdata_out(110) <= \<const0>\;
  rxdata_out(109) <= \<const0>\;
  rxdata_out(108) <= \<const0>\;
  rxdata_out(107) <= \<const0>\;
  rxdata_out(106) <= \<const0>\;
  rxdata_out(105) <= \<const0>\;
  rxdata_out(104) <= \<const0>\;
  rxdata_out(103) <= \<const0>\;
  rxdata_out(102) <= \<const0>\;
  rxdata_out(101) <= \<const0>\;
  rxdata_out(100) <= \<const0>\;
  rxdata_out(99) <= \<const0>\;
  rxdata_out(98) <= \<const0>\;
  rxdata_out(97) <= \<const0>\;
  rxdata_out(96) <= \<const0>\;
  rxdata_out(95) <= \<const0>\;
  rxdata_out(94) <= \<const0>\;
  rxdata_out(93) <= \<const0>\;
  rxdata_out(92) <= \<const0>\;
  rxdata_out(91) <= \<const0>\;
  rxdata_out(90) <= \<const0>\;
  rxdata_out(89) <= \<const0>\;
  rxdata_out(88) <= \<const0>\;
  rxdata_out(87) <= \<const0>\;
  rxdata_out(86) <= \<const0>\;
  rxdata_out(85) <= \<const0>\;
  rxdata_out(84) <= \<const0>\;
  rxdata_out(83) <= \<const0>\;
  rxdata_out(82) <= \<const0>\;
  rxdata_out(81) <= \<const0>\;
  rxdata_out(80) <= \<const0>\;
  rxdata_out(79) <= \<const0>\;
  rxdata_out(78) <= \<const0>\;
  rxdata_out(77) <= \<const0>\;
  rxdata_out(76) <= \<const0>\;
  rxdata_out(75) <= \<const0>\;
  rxdata_out(74) <= \<const0>\;
  rxdata_out(73) <= \<const0>\;
  rxdata_out(72) <= \<const0>\;
  rxdata_out(71) <= \<const0>\;
  rxdata_out(70) <= \<const0>\;
  rxdata_out(69) <= \<const0>\;
  rxdata_out(68) <= \<const0>\;
  rxdata_out(67) <= \<const0>\;
  rxdata_out(66) <= \<const0>\;
  rxdata_out(65) <= \<const0>\;
  rxdata_out(64) <= \<const0>\;
  rxdata_out(63) <= \<const0>\;
  rxdata_out(62) <= \<const0>\;
  rxdata_out(61) <= \<const0>\;
  rxdata_out(60) <= \<const0>\;
  rxdata_out(59) <= \<const0>\;
  rxdata_out(58) <= \<const0>\;
  rxdata_out(57) <= \<const0>\;
  rxdata_out(56) <= \<const0>\;
  rxdata_out(55) <= \<const0>\;
  rxdata_out(54) <= \<const0>\;
  rxdata_out(53) <= \<const0>\;
  rxdata_out(52) <= \<const0>\;
  rxdata_out(51) <= \<const0>\;
  rxdata_out(50) <= \<const0>\;
  rxdata_out(49) <= \<const0>\;
  rxdata_out(48) <= \<const0>\;
  rxdata_out(47) <= \<const0>\;
  rxdata_out(46) <= \<const0>\;
  rxdata_out(45) <= \<const0>\;
  rxdata_out(44) <= \<const0>\;
  rxdata_out(43) <= \<const0>\;
  rxdata_out(42) <= \<const0>\;
  rxdata_out(41) <= \<const0>\;
  rxdata_out(40) <= \<const0>\;
  rxdata_out(39) <= \<const0>\;
  rxdata_out(38) <= \<const0>\;
  rxdata_out(37) <= \<const0>\;
  rxdata_out(36) <= \<const0>\;
  rxdata_out(35) <= \<const0>\;
  rxdata_out(34) <= \<const0>\;
  rxdata_out(33) <= \<const0>\;
  rxdata_out(32) <= \<const0>\;
  rxdata_out(31) <= \<const0>\;
  rxdata_out(30) <= \<const0>\;
  rxdata_out(29) <= \<const0>\;
  rxdata_out(28) <= \<const0>\;
  rxdata_out(27) <= \<const0>\;
  rxdata_out(26) <= \<const0>\;
  rxdata_out(25) <= \<const0>\;
  rxdata_out(24) <= \<const0>\;
  rxdata_out(23) <= \<const0>\;
  rxdata_out(22) <= \<const0>\;
  rxdata_out(21) <= \<const0>\;
  rxdata_out(20) <= \<const0>\;
  rxdata_out(19) <= \<const0>\;
  rxdata_out(18) <= \<const0>\;
  rxdata_out(17) <= \<const0>\;
  rxdata_out(16) <= \<const0>\;
  rxdata_out(15) <= \<const0>\;
  rxdata_out(14) <= \<const0>\;
  rxdata_out(13) <= \<const0>\;
  rxdata_out(12) <= \<const0>\;
  rxdata_out(11) <= \<const0>\;
  rxdata_out(10) <= \<const0>\;
  rxdata_out(9) <= \<const0>\;
  rxdata_out(8) <= \<const0>\;
  rxdata_out(7) <= \<const0>\;
  rxdata_out(6) <= \<const0>\;
  rxdata_out(5) <= \<const0>\;
  rxdata_out(4) <= \<const0>\;
  rxdata_out(3) <= \<const0>\;
  rxdata_out(2) <= \<const0>\;
  rxdata_out(1) <= \<const0>\;
  rxdata_out(0) <= \<const0>\;
  rxdataextendrsvd_out(7) <= \<const0>\;
  rxdataextendrsvd_out(6) <= \<const0>\;
  rxdataextendrsvd_out(5) <= \<const0>\;
  rxdataextendrsvd_out(4) <= \<const0>\;
  rxdataextendrsvd_out(3) <= \<const0>\;
  rxdataextendrsvd_out(2) <= \<const0>\;
  rxdataextendrsvd_out(1) <= \<const0>\;
  rxdataextendrsvd_out(0) <= \<const0>\;
  rxdatavalid_out(1) <= \<const0>\;
  rxdatavalid_out(0) <= \<const0>\;
  rxdlysresetdone_out(0) <= \<const0>\;
  rxelecidle_out(0) <= \<const0>\;
  rxheader_out(5) <= \<const0>\;
  rxheader_out(4) <= \<const0>\;
  rxheader_out(3) <= \<const0>\;
  rxheader_out(2) <= \<const0>\;
  rxheader_out(1) <= \<const0>\;
  rxheader_out(0) <= \<const0>\;
  rxheadervalid_out(1) <= \<const0>\;
  rxheadervalid_out(0) <= \<const0>\;
  rxlfpstresetdet_out(0) <= \<const0>\;
  rxlfpsu2lpexitdet_out(0) <= \<const0>\;
  rxlfpsu3wakedet_out(0) <= \<const0>\;
  rxmonitorout_out(7) <= \<const0>\;
  rxmonitorout_out(6) <= \<const0>\;
  rxmonitorout_out(5) <= \<const0>\;
  rxmonitorout_out(4) <= \<const0>\;
  rxmonitorout_out(3) <= \<const0>\;
  rxmonitorout_out(2) <= \<const0>\;
  rxmonitorout_out(1) <= \<const0>\;
  rxmonitorout_out(0) <= \<const0>\;
  rxosintdone_out(0) <= \<const0>\;
  rxosintstarted_out(0) <= \<const0>\;
  rxosintstrobedone_out(0) <= \<const0>\;
  rxosintstrobestarted_out(0) <= \<const0>\;
  rxoutclkfabric_out(0) <= \<const0>\;
  rxoutclkpcs_out(0) <= \<const0>\;
  rxphaligndone_out(0) <= \<const0>\;
  rxphalignerr_out(0) <= \<const0>\;
  rxpmaresetdone_out(0) <= \<const0>\;
  rxprbserr_out(0) <= \<const0>\;
  rxprbslocked_out(0) <= \<const0>\;
  rxprgdivresetdone_out(0) <= \<const0>\;
  rxqpisenn_out(0) <= \<const0>\;
  rxqpisenp_out(0) <= \<const0>\;
  rxratedone_out(0) <= \<const0>\;
  rxrecclk0_sel_out(0) <= \<const0>\;
  rxrecclk0sel_out(1) <= \<const0>\;
  rxrecclk0sel_out(0) <= \<const0>\;
  rxrecclk1_sel_out(0) <= \<const0>\;
  rxrecclk1sel_out(1) <= \<const0>\;
  rxrecclk1sel_out(0) <= \<const0>\;
  rxrecclkout_out(0) <= \<const0>\;
  rxresetdone_out(0) <= \<const0>\;
  rxsliderdy_out(0) <= \<const0>\;
  rxslipdone_out(0) <= \<const0>\;
  rxslipoutclkrdy_out(0) <= \<const0>\;
  rxslippmardy_out(0) <= \<const0>\;
  rxstartofseq_out(1) <= \<const0>\;
  rxstartofseq_out(0) <= \<const0>\;
  rxstatus_out(2) <= \<const0>\;
  rxstatus_out(1) <= \<const0>\;
  rxstatus_out(0) <= \<const0>\;
  rxsyncdone_out(0) <= \<const0>\;
  rxsyncout_out(0) <= \<const0>\;
  rxvalid_out(0) <= \<const0>\;
  sdm0finalout_out(3) <= \<const0>\;
  sdm0finalout_out(2) <= \<const0>\;
  sdm0finalout_out(1) <= \<const0>\;
  sdm0finalout_out(0) <= \<const0>\;
  sdm0testdata_out(14) <= \<const0>\;
  sdm0testdata_out(13) <= \<const0>\;
  sdm0testdata_out(12) <= \<const0>\;
  sdm0testdata_out(11) <= \<const0>\;
  sdm0testdata_out(10) <= \<const0>\;
  sdm0testdata_out(9) <= \<const0>\;
  sdm0testdata_out(8) <= \<const0>\;
  sdm0testdata_out(7) <= \<const0>\;
  sdm0testdata_out(6) <= \<const0>\;
  sdm0testdata_out(5) <= \<const0>\;
  sdm0testdata_out(4) <= \<const0>\;
  sdm0testdata_out(3) <= \<const0>\;
  sdm0testdata_out(2) <= \<const0>\;
  sdm0testdata_out(1) <= \<const0>\;
  sdm0testdata_out(0) <= \<const0>\;
  sdm1finalout_out(3) <= \<const0>\;
  sdm1finalout_out(2) <= \<const0>\;
  sdm1finalout_out(1) <= \<const0>\;
  sdm1finalout_out(0) <= \<const0>\;
  sdm1testdata_out(14) <= \<const0>\;
  sdm1testdata_out(13) <= \<const0>\;
  sdm1testdata_out(12) <= \<const0>\;
  sdm1testdata_out(11) <= \<const0>\;
  sdm1testdata_out(10) <= \<const0>\;
  sdm1testdata_out(9) <= \<const0>\;
  sdm1testdata_out(8) <= \<const0>\;
  sdm1testdata_out(7) <= \<const0>\;
  sdm1testdata_out(6) <= \<const0>\;
  sdm1testdata_out(5) <= \<const0>\;
  sdm1testdata_out(4) <= \<const0>\;
  sdm1testdata_out(3) <= \<const0>\;
  sdm1testdata_out(2) <= \<const0>\;
  sdm1testdata_out(1) <= \<const0>\;
  sdm1testdata_out(0) <= \<const0>\;
  tcongpo_out(9) <= \<const0>\;
  tcongpo_out(8) <= \<const0>\;
  tcongpo_out(7) <= \<const0>\;
  tcongpo_out(6) <= \<const0>\;
  tcongpo_out(5) <= \<const0>\;
  tcongpo_out(4) <= \<const0>\;
  tcongpo_out(3) <= \<const0>\;
  tcongpo_out(2) <= \<const0>\;
  tcongpo_out(1) <= \<const0>\;
  tcongpo_out(0) <= \<const0>\;
  tconrsvdout0_out(0) <= \<const0>\;
  txbufstatus_out(1) <= \^txbufstatus_out\(1);
  txbufstatus_out(0) <= \<const0>\;
  txcomfinish_out(0) <= \<const0>\;
  txdccdone_out(0) <= \<const0>\;
  txdlysresetdone_out(0) <= \<const0>\;
  txoutclkfabric_out(0) <= \<const0>\;
  txoutclkpcs_out(0) <= \<const0>\;
  txphaligndone_out(0) <= \<const0>\;
  txphinitdone_out(0) <= \<const0>\;
  txpmaresetdone_out(0) <= \<const0>\;
  txprgdivresetdone_out(0) <= \<const0>\;
  txqpisenn_out(0) <= \<const0>\;
  txqpisenp_out(0) <= \<const0>\;
  txratedone_out(0) <= \<const0>\;
  txresetdone_out(0) <= \<const0>\;
  txsyncdone_out(0) <= \<const0>\;
  txsyncout_out(0) <= \<const0>\;
  ubdaddr_out(0) <= \<const0>\;
  ubden_out(0) <= \<const0>\;
  ubdi_out(0) <= \<const0>\;
  ubdwe_out(0) <= \<const0>\;
  ubmdmtdo_out(0) <= \<const0>\;
  ubrsvdout_out(0) <= \<const0>\;
  ubtxuart_out(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4
     port map (
      drpclk_in(0) => drpclk_in(0),
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtpowergood_out(0) => gtpowergood_out(0),
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_userdata_rx_out(15 downto 0) => gtwiz_userdata_rx_out(15 downto 0),
      gtwiz_userdata_tx_in(15 downto 0) => gtwiz_userdata_tx_in(15 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      rxbufstatus_out(0) => \^rxbufstatus_out\(2),
      rxclkcorcnt_out(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      rxctrl0_out(1 downto 0) => \^rxctrl0_out\(1 downto 0),
      rxctrl1_out(1 downto 0) => \^rxctrl1_out\(1 downto 0),
      rxctrl2_out(1 downto 0) => \^rxctrl2_out\(1 downto 0),
      rxctrl3_out(1 downto 0) => \^rxctrl3_out\(1 downto 0),
      rxmcommaalignen_in(0) => rxmcommaalignen_in(0),
      rxoutclk_out(0) => rxoutclk_out(0),
      rxpd_in(0) => rxpd_in(1),
      rxusrclk_in(0) => rxusrclk_in(0),
      txbufstatus_out(0) => \^txbufstatus_out\(1),
      txctrl0_in(1 downto 0) => txctrl0_in(1 downto 0),
      txctrl1_in(1 downto 0) => txctrl1_in(1 downto 0),
      txctrl2_in(1 downto 0) => txctrl2_in(1 downto 0),
      txelecidle_in(0) => txelecidle_in(0),
      txoutclk_out(0) => txoutclk_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt is
  port (
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt,mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top,Vivado 2020.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt is
  signal \<const0>\ : STD_LOGIC;
  signal \^rxbufstatus_out\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^rxctrl0_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl1_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl2_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl3_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^txbufstatus_out\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_inst_bufgtce_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_bufgtcemask_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_bufgtdiv_out_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_bufgtreset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_bufgtrstmask_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_cpllfbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_cplllock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_cpllrefclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_dmonitoroutclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_drpdo_common_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_drpdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_drprdy_common_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_drprdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_eyescandataerror_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtrefclkmonitor_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtytxn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtytxp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcierategen3_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcierateidle_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcierateqpllpd_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_pcierateqpllreset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_pciesynctxsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcieusergen3rdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcieuserphystatusrst_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcieuserratestart_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcsrsvdout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_phystatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pinrsrvdas_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_pmarsvdout0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_pmarsvdout1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_powerpresent_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0fbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0lock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0outclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0outrefclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0refclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1fbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1lock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1outclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1outrefclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1refclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qplldmonitor0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_qplldmonitor1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_refclkoutmonitor0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_refclkoutmonitor1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_resetexception_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxbyterealign_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcdrlock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcdrphdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchanbondseq_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchanisaligned_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchanrealign_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchbondo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_rxckcaldone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcominitdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcommadet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcomsasdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcomwakedet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxctrl0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal NLW_inst_rxctrl1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal NLW_inst_rxctrl2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_inst_rxctrl3_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_inst_rxdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_inst_rxdataextendrsvd_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxdatavalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxdlysresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxelecidle_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxheader_out_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_rxheadervalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxlfpstresetdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxosintdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxosintstarted_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxosintstrobedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxosintstrobestarted_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxoutclkfabric_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxoutclkpcs_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxphaligndone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxphalignerr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxpmaresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxprbserr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxprbslocked_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxprgdivresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxqpisenn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxqpisenp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxratedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk0_sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk0sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxrecclk1_sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk1sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxrecclkout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxsliderdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxslipdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxslipoutclkrdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxslippmardy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxstartofseq_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxsyncout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxvalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_sdm0finalout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_sdm0testdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_inst_sdm1finalout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_sdm1testdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_inst_tcongpo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_inst_tconrsvdout0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txcomfinish_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txdccdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txdlysresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txoutclkfabric_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txoutclkpcs_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txphaligndone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txphinitdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txpmaresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txprgdivresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txqpisenn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txqpisenp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txratedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txsyncout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdaddr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubden_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdi_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdwe_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubmdmtdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubrsvdout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubtxuart_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_CHANNEL_ENABLE : string;
  attribute C_CHANNEL_ENABLE of inst : label is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_COMMON_SCALING_FACTOR : integer;
  attribute C_COMMON_SCALING_FACTOR of inst : label is 1;
  attribute C_CPLL_VCO_FREQUENCY : string;
  attribute C_CPLL_VCO_FREQUENCY of inst : label is "2500.000000";
  attribute C_ENABLE_COMMON_USRCLK : integer;
  attribute C_ENABLE_COMMON_USRCLK of inst : label is 0;
  attribute C_FORCE_COMMONS : integer;
  attribute C_FORCE_COMMONS of inst : label is 0;
  attribute C_FREERUN_FREQUENCY : string;
  attribute C_FREERUN_FREQUENCY of inst : label is "31.250000";
  attribute C_GT_REV : integer;
  attribute C_GT_REV of inst : label is 57;
  attribute C_GT_TYPE : integer;
  attribute C_GT_TYPE of inst : label is 2;
  attribute C_INCLUDE_CPLL_CAL : integer;
  attribute C_INCLUDE_CPLL_CAL of inst : label is 2;
  attribute C_LOCATE_COMMON : integer;
  attribute C_LOCATE_COMMON of inst : label is 0;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE : integer;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE of inst : label is 2;
  attribute C_LOCATE_RESET_CONTROLLER : integer;
  attribute C_LOCATE_RESET_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_RX_USER_CLOCKING : integer;
  attribute C_LOCATE_RX_USER_CLOCKING of inst : label is 1;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_TX_USER_CLOCKING : integer;
  attribute C_LOCATE_TX_USER_CLOCKING of inst : label is 1;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING : integer;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING of inst : label is 0;
  attribute C_PCIE_CORECLK_FREQ : integer;
  attribute C_PCIE_CORECLK_FREQ of inst : label is 250;
  attribute C_PCIE_ENABLE : integer;
  attribute C_PCIE_ENABLE of inst : label is 0;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL : integer;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL of inst : label is 0;
  attribute C_RESET_SEQUENCE_INTERVAL : integer;
  attribute C_RESET_SEQUENCE_INTERVAL of inst : label is 0;
  attribute C_RX_BUFFBYPASS_MODE : integer;
  attribute C_RX_BUFFBYPASS_MODE of inst : label is 0;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL of inst : label is 0;
  attribute C_RX_BUFFER_MODE : integer;
  attribute C_RX_BUFFER_MODE of inst : label is 1;
  attribute C_RX_CB_DISP : string;
  attribute C_RX_CB_DISP of inst : label is "8'b00000000";
  attribute C_RX_CB_K : string;
  attribute C_RX_CB_K of inst : label is "8'b00000000";
  attribute C_RX_CB_LEN_SEQ : integer;
  attribute C_RX_CB_LEN_SEQ of inst : label is 1;
  attribute C_RX_CB_MAX_LEVEL : integer;
  attribute C_RX_CB_MAX_LEVEL of inst : label is 1;
  attribute C_RX_CB_NUM_SEQ : integer;
  attribute C_RX_CB_NUM_SEQ of inst : label is 0;
  attribute C_RX_CB_VAL : string;
  attribute C_RX_CB_VAL of inst : label is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_CC_DISP : string;
  attribute C_RX_CC_DISP of inst : label is "8'b00000000";
  attribute C_RX_CC_ENABLE : integer;
  attribute C_RX_CC_ENABLE of inst : label is 1;
  attribute C_RX_CC_K : string;
  attribute C_RX_CC_K of inst : label is "8'b00010001";
  attribute C_RX_CC_LEN_SEQ : integer;
  attribute C_RX_CC_LEN_SEQ of inst : label is 2;
  attribute C_RX_CC_NUM_SEQ : integer;
  attribute C_RX_CC_NUM_SEQ of inst : label is 2;
  attribute C_RX_CC_PERIODICITY : integer;
  attribute C_RX_CC_PERIODICITY of inst : label is 5000;
  attribute C_RX_CC_VAL : string;
  attribute C_RX_CC_VAL of inst : label is "80'b00000000000000000000001011010100101111000000000000000000000000010100000010111100";
  attribute C_RX_COMMA_M_ENABLE : integer;
  attribute C_RX_COMMA_M_ENABLE of inst : label is 1;
  attribute C_RX_COMMA_M_VAL : string;
  attribute C_RX_COMMA_M_VAL of inst : label is "10'b1010000011";
  attribute C_RX_COMMA_P_ENABLE : integer;
  attribute C_RX_COMMA_P_ENABLE of inst : label is 1;
  attribute C_RX_COMMA_P_VAL : string;
  attribute C_RX_COMMA_P_VAL of inst : label is "10'b0101111100";
  attribute C_RX_DATA_DECODING : integer;
  attribute C_RX_DATA_DECODING of inst : label is 1;
  attribute C_RX_ENABLE : integer;
  attribute C_RX_ENABLE of inst : label is 1;
  attribute C_RX_INT_DATA_WIDTH : integer;
  attribute C_RX_INT_DATA_WIDTH of inst : label is 20;
  attribute C_RX_LINE_RATE : string;
  attribute C_RX_LINE_RATE of inst : label is "1.250000";
  attribute C_RX_MASTER_CHANNEL_IDX : integer;
  attribute C_RX_MASTER_CHANNEL_IDX of inst : label is 110;
  attribute C_RX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_RX_OUTCLK_BUFG_GT_DIV of inst : label is 1;
  attribute C_RX_OUTCLK_FREQUENCY : string;
  attribute C_RX_OUTCLK_FREQUENCY of inst : label is "62.500000";
  attribute C_RX_OUTCLK_SOURCE : integer;
  attribute C_RX_OUTCLK_SOURCE of inst : label is 1;
  attribute C_RX_PLL_TYPE : integer;
  attribute C_RX_PLL_TYPE of inst : label is 2;
  attribute C_RX_RECCLK_OUTPUT : string;
  attribute C_RX_RECCLK_OUTPUT of inst : label is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_REFCLK_FREQUENCY : string;
  attribute C_RX_REFCLK_FREQUENCY of inst : label is "156.250000";
  attribute C_RX_SLIDE_MODE : integer;
  attribute C_RX_SLIDE_MODE of inst : label is 0;
  attribute C_RX_USER_CLOCKING_CONTENTS : integer;
  attribute C_RX_USER_CLOCKING_CONTENTS of inst : label is 0;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL of inst : label is 0;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of inst : label is 1;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of inst : label is 1;
  attribute C_RX_USER_CLOCKING_SOURCE : integer;
  attribute C_RX_USER_CLOCKING_SOURCE of inst : label is 0;
  attribute C_RX_USER_DATA_WIDTH : integer;
  attribute C_RX_USER_DATA_WIDTH of inst : label is 16;
  attribute C_RX_USRCLK2_FREQUENCY : string;
  attribute C_RX_USRCLK2_FREQUENCY of inst : label is "62.500000";
  attribute C_RX_USRCLK_FREQUENCY : string;
  attribute C_RX_USRCLK_FREQUENCY of inst : label is "62.500000";
  attribute C_SECONDARY_QPLL_ENABLE : integer;
  attribute C_SECONDARY_QPLL_ENABLE of inst : label is 0;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY : string;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY of inst : label is "257.812500";
  attribute C_SIM_CPLL_CAL_BYPASS : integer;
  attribute C_SIM_CPLL_CAL_BYPASS of inst : label is 1;
  attribute C_TOTAL_NUM_CHANNELS : integer;
  attribute C_TOTAL_NUM_CHANNELS of inst : label is 1;
  attribute C_TOTAL_NUM_COMMONS : integer;
  attribute C_TOTAL_NUM_COMMONS of inst : label is 0;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE : integer;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE of inst : label is 0;
  attribute C_TXPROGDIV_FREQ_ENABLE : integer;
  attribute C_TXPROGDIV_FREQ_ENABLE of inst : label is 1;
  attribute C_TXPROGDIV_FREQ_SOURCE : integer;
  attribute C_TXPROGDIV_FREQ_SOURCE of inst : label is 2;
  attribute C_TXPROGDIV_FREQ_VAL : string;
  attribute C_TXPROGDIV_FREQ_VAL of inst : label is "125.000000";
  attribute C_TX_BUFFBYPASS_MODE : integer;
  attribute C_TX_BUFFBYPASS_MODE of inst : label is 0;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL of inst : label is 0;
  attribute C_TX_BUFFER_MODE : integer;
  attribute C_TX_BUFFER_MODE of inst : label is 1;
  attribute C_TX_DATA_ENCODING : integer;
  attribute C_TX_DATA_ENCODING of inst : label is 1;
  attribute C_TX_ENABLE : integer;
  attribute C_TX_ENABLE of inst : label is 1;
  attribute C_TX_INT_DATA_WIDTH : integer;
  attribute C_TX_INT_DATA_WIDTH of inst : label is 20;
  attribute C_TX_LINE_RATE : string;
  attribute C_TX_LINE_RATE of inst : label is "1.250000";
  attribute C_TX_MASTER_CHANNEL_IDX : integer;
  attribute C_TX_MASTER_CHANNEL_IDX of inst : label is 110;
  attribute C_TX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_TX_OUTCLK_BUFG_GT_DIV of inst : label is 2;
  attribute C_TX_OUTCLK_FREQUENCY : string;
  attribute C_TX_OUTCLK_FREQUENCY of inst : label is "62.500000";
  attribute C_TX_OUTCLK_SOURCE : integer;
  attribute C_TX_OUTCLK_SOURCE of inst : label is 4;
  attribute C_TX_PLL_TYPE : integer;
  attribute C_TX_PLL_TYPE of inst : label is 2;
  attribute C_TX_REFCLK_FREQUENCY : string;
  attribute C_TX_REFCLK_FREQUENCY of inst : label is "156.250000";
  attribute C_TX_USER_CLOCKING_CONTENTS : integer;
  attribute C_TX_USER_CLOCKING_CONTENTS of inst : label is 0;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL of inst : label is 0;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of inst : label is 1;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of inst : label is 1;
  attribute C_TX_USER_CLOCKING_SOURCE : integer;
  attribute C_TX_USER_CLOCKING_SOURCE of inst : label is 0;
  attribute C_TX_USER_DATA_WIDTH : integer;
  attribute C_TX_USER_DATA_WIDTH of inst : label is 16;
  attribute C_TX_USRCLK2_FREQUENCY : string;
  attribute C_TX_USRCLK2_FREQUENCY of inst : label is "62.500000";
  attribute C_TX_USRCLK_FREQUENCY : string;
  attribute C_TX_USRCLK_FREQUENCY of inst : label is "62.500000";
  attribute C_USER_GTPOWERGOOD_DELAY_EN : integer;
  attribute C_USER_GTPOWERGOOD_DELAY_EN of inst : label is 1;
begin
  cplllock_out(0) <= \<const0>\;
  dmonitorout_out(15) <= \<const0>\;
  dmonitorout_out(14) <= \<const0>\;
  dmonitorout_out(13) <= \<const0>\;
  dmonitorout_out(12) <= \<const0>\;
  dmonitorout_out(11) <= \<const0>\;
  dmonitorout_out(10) <= \<const0>\;
  dmonitorout_out(9) <= \<const0>\;
  dmonitorout_out(8) <= \<const0>\;
  dmonitorout_out(7) <= \<const0>\;
  dmonitorout_out(6) <= \<const0>\;
  dmonitorout_out(5) <= \<const0>\;
  dmonitorout_out(4) <= \<const0>\;
  dmonitorout_out(3) <= \<const0>\;
  dmonitorout_out(2) <= \<const0>\;
  dmonitorout_out(1) <= \<const0>\;
  dmonitorout_out(0) <= \<const0>\;
  drpdo_out(15) <= \<const0>\;
  drpdo_out(14) <= \<const0>\;
  drpdo_out(13) <= \<const0>\;
  drpdo_out(12) <= \<const0>\;
  drpdo_out(11) <= \<const0>\;
  drpdo_out(10) <= \<const0>\;
  drpdo_out(9) <= \<const0>\;
  drpdo_out(8) <= \<const0>\;
  drpdo_out(7) <= \<const0>\;
  drpdo_out(6) <= \<const0>\;
  drpdo_out(5) <= \<const0>\;
  drpdo_out(4) <= \<const0>\;
  drpdo_out(3) <= \<const0>\;
  drpdo_out(2) <= \<const0>\;
  drpdo_out(1) <= \<const0>\;
  drpdo_out(0) <= \<const0>\;
  drprdy_out(0) <= \<const0>\;
  eyescandataerror_out(0) <= \<const0>\;
  gtwiz_reset_rx_cdr_stable_out(0) <= \<const0>\;
  rxbufstatus_out(2) <= \^rxbufstatus_out\(2);
  rxbufstatus_out(1) <= \<const0>\;
  rxbufstatus_out(0) <= \<const0>\;
  rxbyteisaligned_out(0) <= \<const0>\;
  rxbyterealign_out(0) <= \<const0>\;
  rxcommadet_out(0) <= \<const0>\;
  rxctrl0_out(15) <= \<const0>\;
  rxctrl0_out(14) <= \<const0>\;
  rxctrl0_out(13) <= \<const0>\;
  rxctrl0_out(12) <= \<const0>\;
  rxctrl0_out(11) <= \<const0>\;
  rxctrl0_out(10) <= \<const0>\;
  rxctrl0_out(9) <= \<const0>\;
  rxctrl0_out(8) <= \<const0>\;
  rxctrl0_out(7) <= \<const0>\;
  rxctrl0_out(6) <= \<const0>\;
  rxctrl0_out(5) <= \<const0>\;
  rxctrl0_out(4) <= \<const0>\;
  rxctrl0_out(3) <= \<const0>\;
  rxctrl0_out(2) <= \<const0>\;
  rxctrl0_out(1 downto 0) <= \^rxctrl0_out\(1 downto 0);
  rxctrl1_out(15) <= \<const0>\;
  rxctrl1_out(14) <= \<const0>\;
  rxctrl1_out(13) <= \<const0>\;
  rxctrl1_out(12) <= \<const0>\;
  rxctrl1_out(11) <= \<const0>\;
  rxctrl1_out(10) <= \<const0>\;
  rxctrl1_out(9) <= \<const0>\;
  rxctrl1_out(8) <= \<const0>\;
  rxctrl1_out(7) <= \<const0>\;
  rxctrl1_out(6) <= \<const0>\;
  rxctrl1_out(5) <= \<const0>\;
  rxctrl1_out(4) <= \<const0>\;
  rxctrl1_out(3) <= \<const0>\;
  rxctrl1_out(2) <= \<const0>\;
  rxctrl1_out(1 downto 0) <= \^rxctrl1_out\(1 downto 0);
  rxctrl2_out(7) <= \<const0>\;
  rxctrl2_out(6) <= \<const0>\;
  rxctrl2_out(5) <= \<const0>\;
  rxctrl2_out(4) <= \<const0>\;
  rxctrl2_out(3) <= \<const0>\;
  rxctrl2_out(2) <= \<const0>\;
  rxctrl2_out(1 downto 0) <= \^rxctrl2_out\(1 downto 0);
  rxctrl3_out(7) <= \<const0>\;
  rxctrl3_out(6) <= \<const0>\;
  rxctrl3_out(5) <= \<const0>\;
  rxctrl3_out(4) <= \<const0>\;
  rxctrl3_out(3) <= \<const0>\;
  rxctrl3_out(2) <= \<const0>\;
  rxctrl3_out(1 downto 0) <= \^rxctrl3_out\(1 downto 0);
  rxpmaresetdone_out(0) <= \<const0>\;
  rxprbserr_out(0) <= \<const0>\;
  rxresetdone_out(0) <= \<const0>\;
  txbufstatus_out(1) <= \^txbufstatus_out\(1);
  txbufstatus_out(0) <= \<const0>\;
  txpmaresetdone_out(0) <= \<const0>\;
  txprgdivresetdone_out(0) <= \<const0>\;
  txresetdone_out(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top
     port map (
      bgbypassb_in(0) => '1',
      bgmonitorenb_in(0) => '1',
      bgpdb_in(0) => '1',
      bgrcalovrd_in(4 downto 0) => B"11111",
      bgrcalovrdenb_in(0) => '1',
      bufgtce_out(0) => NLW_inst_bufgtce_out_UNCONNECTED(0),
      bufgtcemask_out(2 downto 0) => NLW_inst_bufgtcemask_out_UNCONNECTED(2 downto 0),
      bufgtdiv_out(8 downto 0) => NLW_inst_bufgtdiv_out_UNCONNECTED(8 downto 0),
      bufgtreset_out(0) => NLW_inst_bufgtreset_out_UNCONNECTED(0),
      bufgtrstmask_out(2 downto 0) => NLW_inst_bufgtrstmask_out_UNCONNECTED(2 downto 0),
      cdrstepdir_in(0) => '0',
      cdrstepsq_in(0) => '0',
      cdrstepsx_in(0) => '0',
      cfgreset_in(0) => '0',
      clkrsvd0_in(0) => '0',
      clkrsvd1_in(0) => '0',
      cpllfbclklost_out(0) => NLW_inst_cpllfbclklost_out_UNCONNECTED(0),
      cpllfreqlock_in(0) => '0',
      cplllock_out(0) => NLW_inst_cplllock_out_UNCONNECTED(0),
      cplllockdetclk_in(0) => '0',
      cplllocken_in(0) => '1',
      cpllpd_in(0) => '0',
      cpllrefclklost_out(0) => NLW_inst_cpllrefclklost_out_UNCONNECTED(0),
      cpllrefclksel_in(2 downto 0) => B"001",
      cpllreset_in(0) => '0',
      dmonfiforeset_in(0) => '0',
      dmonitorclk_in(0) => '0',
      dmonitorout_out(15 downto 0) => NLW_inst_dmonitorout_out_UNCONNECTED(15 downto 0),
      dmonitoroutclk_out(0) => NLW_inst_dmonitoroutclk_out_UNCONNECTED(0),
      drpaddr_common_in(15 downto 0) => B"0000000000000000",
      drpaddr_in(9 downto 0) => B"0000000000",
      drpclk_common_in(0) => '0',
      drpclk_in(0) => drpclk_in(0),
      drpdi_common_in(15 downto 0) => B"0000000000000000",
      drpdi_in(15 downto 0) => B"0000000000000000",
      drpdo_common_out(15 downto 0) => NLW_inst_drpdo_common_out_UNCONNECTED(15 downto 0),
      drpdo_out(15 downto 0) => NLW_inst_drpdo_out_UNCONNECTED(15 downto 0),
      drpen_common_in(0) => '0',
      drpen_in(0) => '0',
      drprdy_common_out(0) => NLW_inst_drprdy_common_out_UNCONNECTED(0),
      drprdy_out(0) => NLW_inst_drprdy_out_UNCONNECTED(0),
      drprst_in(0) => '0',
      drpwe_common_in(0) => '0',
      drpwe_in(0) => '0',
      elpcaldvorwren_in(0) => '0',
      elpcalpaorwren_in(0) => '0',
      evoddphicaldone_in(0) => '0',
      evoddphicalstart_in(0) => '0',
      evoddphidrden_in(0) => '0',
      evoddphidwren_in(0) => '0',
      evoddphixrden_in(0) => '0',
      evoddphixwren_in(0) => '0',
      eyescandataerror_out(0) => NLW_inst_eyescandataerror_out_UNCONNECTED(0),
      eyescanmode_in(0) => '0',
      eyescanreset_in(0) => '0',
      eyescantrigger_in(0) => '0',
      freqos_in(0) => '0',
      gtgrefclk0_in(0) => '0',
      gtgrefclk1_in(0) => '0',
      gtgrefclk_in(0) => '0',
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtnorthrefclk00_in(0) => '0',
      gtnorthrefclk01_in(0) => '0',
      gtnorthrefclk0_in(0) => '0',
      gtnorthrefclk10_in(0) => '0',
      gtnorthrefclk11_in(0) => '0',
      gtnorthrefclk1_in(0) => '0',
      gtpowergood_out(0) => gtpowergood_out(0),
      gtrefclk00_in(0) => '0',
      gtrefclk01_in(0) => '0',
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtrefclk10_in(0) => '0',
      gtrefclk11_in(0) => '0',
      gtrefclk1_in(0) => '0',
      gtrefclkmonitor_out(0) => NLW_inst_gtrefclkmonitor_out_UNCONNECTED(0),
      gtresetsel_in(0) => '0',
      gtrsvd_in(15 downto 0) => B"0000000000000000",
      gtrxreset_in(0) => '0',
      gtrxresetsel_in(0) => '0',
      gtsouthrefclk00_in(0) => '0',
      gtsouthrefclk01_in(0) => '0',
      gtsouthrefclk0_in(0) => '0',
      gtsouthrefclk10_in(0) => '0',
      gtsouthrefclk11_in(0) => '0',
      gtsouthrefclk1_in(0) => '0',
      gttxreset_in(0) => '0',
      gttxresetsel_in(0) => '0',
      gtwiz_buffbypass_rx_done_out(0) => NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED(0),
      gtwiz_buffbypass_rx_error_out(0) => NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED(0),
      gtwiz_buffbypass_rx_reset_in(0) => '0',
      gtwiz_buffbypass_rx_start_user_in(0) => '0',
      gtwiz_buffbypass_tx_done_out(0) => NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED(0),
      gtwiz_buffbypass_tx_error_out(0) => NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED(0),
      gtwiz_buffbypass_tx_reset_in(0) => '0',
      gtwiz_buffbypass_tx_start_user_in(0) => '0',
      gtwiz_gthe3_cpll_cal_bufg_ce_in(0) => '0',
      gtwiz_gthe3_cpll_cal_cnt_tol_in(17 downto 0) => B"000000000000000000",
      gtwiz_gthe3_cpll_cal_txoutclk_period_in(17 downto 0) => B"000000000000000000",
      gtwiz_gthe4_cpll_cal_bufg_ce_in(0) => '0',
      gtwiz_gthe4_cpll_cal_cnt_tol_in(17 downto 0) => B"000000000000000000",
      gtwiz_gthe4_cpll_cal_txoutclk_period_in(17 downto 0) => B"000000000000000000",
      gtwiz_gtye4_cpll_cal_bufg_ce_in(0) => '0',
      gtwiz_gtye4_cpll_cal_cnt_tol_in(17 downto 0) => B"000000000000000000",
      gtwiz_gtye4_cpll_cal_txoutclk_period_in(17 downto 0) => B"000000000000000000",
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_clk_freerun_in(0) => '0',
      gtwiz_reset_qpll0lock_in(0) => '0',
      gtwiz_reset_qpll0reset_out(0) => NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED(0),
      gtwiz_reset_qpll1lock_in(0) => '0',
      gtwiz_reset_qpll1reset_out(0) => NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED(0),
      gtwiz_reset_rx_cdr_stable_out(0) => NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_in(0) => '0',
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => '0',
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      gtwiz_reset_tx_done_in(0) => '0',
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_reset_tx_pll_and_datapath_in(0) => '0',
      gtwiz_userclk_rx_active_in(0) => '0',
      gtwiz_userclk_rx_active_out(0) => NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED(0),
      gtwiz_userclk_rx_reset_in(0) => '0',
      gtwiz_userclk_rx_srcclk_out(0) => NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED(0),
      gtwiz_userclk_rx_usrclk2_out(0) => NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED(0),
      gtwiz_userclk_rx_usrclk_out(0) => NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED(0),
      gtwiz_userclk_tx_active_in(0) => '1',
      gtwiz_userclk_tx_active_out(0) => NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED(0),
      gtwiz_userclk_tx_reset_in(0) => '0',
      gtwiz_userclk_tx_srcclk_out(0) => NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED(0),
      gtwiz_userclk_tx_usrclk2_out(0) => NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED(0),
      gtwiz_userclk_tx_usrclk_out(0) => NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED(0),
      gtwiz_userdata_rx_out(15 downto 0) => gtwiz_userdata_rx_out(15 downto 0),
      gtwiz_userdata_tx_in(15 downto 0) => gtwiz_userdata_tx_in(15 downto 0),
      gtyrxn_in(0) => '0',
      gtyrxp_in(0) => '0',
      gtytxn_out(0) => NLW_inst_gtytxn_out_UNCONNECTED(0),
      gtytxp_out(0) => NLW_inst_gtytxp_out_UNCONNECTED(0),
      incpctrl_in(0) => '0',
      loopback_in(2 downto 0) => B"000",
      looprsvd_in(0) => '0',
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lpbkrxtxseren_in(0) => '0',
      lpbktxrxseren_in(0) => '0',
      pcieeqrxeqadaptdone_in(0) => '0',
      pcierategen3_out(0) => NLW_inst_pcierategen3_out_UNCONNECTED(0),
      pcierateidle_out(0) => NLW_inst_pcierateidle_out_UNCONNECTED(0),
      pcierateqpll0_in(2 downto 0) => B"000",
      pcierateqpll1_in(2 downto 0) => B"000",
      pcierateqpllpd_out(1 downto 0) => NLW_inst_pcierateqpllpd_out_UNCONNECTED(1 downto 0),
      pcierateqpllreset_out(1 downto 0) => NLW_inst_pcierateqpllreset_out_UNCONNECTED(1 downto 0),
      pcierstidle_in(0) => '0',
      pciersttxsyncstart_in(0) => '0',
      pciesynctxsyncdone_out(0) => NLW_inst_pciesynctxsyncdone_out_UNCONNECTED(0),
      pcieusergen3rdy_out(0) => NLW_inst_pcieusergen3rdy_out_UNCONNECTED(0),
      pcieuserphystatusrst_out(0) => NLW_inst_pcieuserphystatusrst_out_UNCONNECTED(0),
      pcieuserratedone_in(0) => '0',
      pcieuserratestart_out(0) => NLW_inst_pcieuserratestart_out_UNCONNECTED(0),
      pcsrsvdin2_in(0) => '0',
      pcsrsvdin_in(15 downto 0) => B"0000000000000000",
      pcsrsvdout_out(15 downto 0) => NLW_inst_pcsrsvdout_out_UNCONNECTED(15 downto 0),
      phystatus_out(0) => NLW_inst_phystatus_out_UNCONNECTED(0),
      pinrsrvdas_out(15 downto 0) => NLW_inst_pinrsrvdas_out_UNCONNECTED(15 downto 0),
      pmarsvd0_in(7 downto 0) => B"00000000",
      pmarsvd1_in(7 downto 0) => B"00000000",
      pmarsvdin_in(0) => '0',
      pmarsvdout0_out(7 downto 0) => NLW_inst_pmarsvdout0_out_UNCONNECTED(7 downto 0),
      pmarsvdout1_out(7 downto 0) => NLW_inst_pmarsvdout1_out_UNCONNECTED(7 downto 0),
      powerpresent_out(0) => NLW_inst_powerpresent_out_UNCONNECTED(0),
      qpll0clk_in(0) => '0',
      qpll0clkrsvd0_in(0) => '0',
      qpll0clkrsvd1_in(0) => '0',
      qpll0fbclklost_out(0) => NLW_inst_qpll0fbclklost_out_UNCONNECTED(0),
      qpll0fbdiv_in(7 downto 0) => B"00000000",
      qpll0freqlock_in(0) => '0',
      qpll0lock_out(0) => NLW_inst_qpll0lock_out_UNCONNECTED(0),
      qpll0lockdetclk_in(0) => '0',
      qpll0locken_in(0) => '0',
      qpll0outclk_out(0) => NLW_inst_qpll0outclk_out_UNCONNECTED(0),
      qpll0outrefclk_out(0) => NLW_inst_qpll0outrefclk_out_UNCONNECTED(0),
      qpll0pd_in(0) => '1',
      qpll0refclk_in(0) => '0',
      qpll0refclklost_out(0) => NLW_inst_qpll0refclklost_out_UNCONNECTED(0),
      qpll0refclksel_in(2 downto 0) => B"001",
      qpll0reset_in(0) => '1',
      qpll1clk_in(0) => '0',
      qpll1clkrsvd0_in(0) => '0',
      qpll1clkrsvd1_in(0) => '0',
      qpll1fbclklost_out(0) => NLW_inst_qpll1fbclklost_out_UNCONNECTED(0),
      qpll1fbdiv_in(7 downto 0) => B"00000000",
      qpll1freqlock_in(0) => '0',
      qpll1lock_out(0) => NLW_inst_qpll1lock_out_UNCONNECTED(0),
      qpll1lockdetclk_in(0) => '0',
      qpll1locken_in(0) => '0',
      qpll1outclk_out(0) => NLW_inst_qpll1outclk_out_UNCONNECTED(0),
      qpll1outrefclk_out(0) => NLW_inst_qpll1outrefclk_out_UNCONNECTED(0),
      qpll1pd_in(0) => '1',
      qpll1refclk_in(0) => '0',
      qpll1refclklost_out(0) => NLW_inst_qpll1refclklost_out_UNCONNECTED(0),
      qpll1refclksel_in(2 downto 0) => B"001",
      qpll1reset_in(0) => '1',
      qplldmonitor0_out(7 downto 0) => NLW_inst_qplldmonitor0_out_UNCONNECTED(7 downto 0),
      qplldmonitor1_out(7 downto 0) => NLW_inst_qplldmonitor1_out_UNCONNECTED(7 downto 0),
      qpllrsvd1_in(7 downto 0) => B"00000000",
      qpllrsvd2_in(4 downto 0) => B"00000",
      qpllrsvd3_in(4 downto 0) => B"00000",
      qpllrsvd4_in(7 downto 0) => B"00000000",
      rcalenb_in(0) => '1',
      refclkoutmonitor0_out(0) => NLW_inst_refclkoutmonitor0_out_UNCONNECTED(0),
      refclkoutmonitor1_out(0) => NLW_inst_refclkoutmonitor1_out_UNCONNECTED(0),
      resetexception_out(0) => NLW_inst_resetexception_out_UNCONNECTED(0),
      resetovrd_in(0) => '0',
      rstclkentx_in(0) => '0',
      rx8b10ben_in(0) => '1',
      rxafecfoken_in(0) => '1',
      rxbufreset_in(0) => '0',
      rxbufstatus_out(2) => \^rxbufstatus_out\(2),
      rxbufstatus_out(1 downto 0) => NLW_inst_rxbufstatus_out_UNCONNECTED(1 downto 0),
      rxbyteisaligned_out(0) => NLW_inst_rxbyteisaligned_out_UNCONNECTED(0),
      rxbyterealign_out(0) => NLW_inst_rxbyterealign_out_UNCONNECTED(0),
      rxcdrfreqreset_in(0) => '0',
      rxcdrhold_in(0) => '0',
      rxcdrlock_out(0) => NLW_inst_rxcdrlock_out_UNCONNECTED(0),
      rxcdrovrden_in(0) => '0',
      rxcdrphdone_out(0) => NLW_inst_rxcdrphdone_out_UNCONNECTED(0),
      rxcdrreset_in(0) => '0',
      rxcdrresetrsv_in(0) => '0',
      rxchanbondseq_out(0) => NLW_inst_rxchanbondseq_out_UNCONNECTED(0),
      rxchanisaligned_out(0) => NLW_inst_rxchanisaligned_out_UNCONNECTED(0),
      rxchanrealign_out(0) => NLW_inst_rxchanrealign_out_UNCONNECTED(0),
      rxchbonden_in(0) => '0',
      rxchbondi_in(4 downto 0) => B"00000",
      rxchbondlevel_in(2 downto 0) => B"000",
      rxchbondmaster_in(0) => '0',
      rxchbondo_out(4 downto 0) => NLW_inst_rxchbondo_out_UNCONNECTED(4 downto 0),
      rxchbondslave_in(0) => '0',
      rxckcaldone_out(0) => NLW_inst_rxckcaldone_out_UNCONNECTED(0),
      rxckcalreset_in(0) => '0',
      rxckcalstart_in(6 downto 0) => B"0000000",
      rxclkcorcnt_out(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      rxcominitdet_out(0) => NLW_inst_rxcominitdet_out_UNCONNECTED(0),
      rxcommadet_out(0) => NLW_inst_rxcommadet_out_UNCONNECTED(0),
      rxcommadeten_in(0) => '1',
      rxcomsasdet_out(0) => NLW_inst_rxcomsasdet_out_UNCONNECTED(0),
      rxcomwakedet_out(0) => NLW_inst_rxcomwakedet_out_UNCONNECTED(0),
      rxctrl0_out(15 downto 2) => NLW_inst_rxctrl0_out_UNCONNECTED(15 downto 2),
      rxctrl0_out(1 downto 0) => \^rxctrl0_out\(1 downto 0),
      rxctrl1_out(15 downto 2) => NLW_inst_rxctrl1_out_UNCONNECTED(15 downto 2),
      rxctrl1_out(1 downto 0) => \^rxctrl1_out\(1 downto 0),
      rxctrl2_out(7 downto 2) => NLW_inst_rxctrl2_out_UNCONNECTED(7 downto 2),
      rxctrl2_out(1 downto 0) => \^rxctrl2_out\(1 downto 0),
      rxctrl3_out(7 downto 2) => NLW_inst_rxctrl3_out_UNCONNECTED(7 downto 2),
      rxctrl3_out(1 downto 0) => \^rxctrl3_out\(1 downto 0),
      rxdata_out(127 downto 0) => NLW_inst_rxdata_out_UNCONNECTED(127 downto 0),
      rxdataextendrsvd_out(7 downto 0) => NLW_inst_rxdataextendrsvd_out_UNCONNECTED(7 downto 0),
      rxdatavalid_out(1 downto 0) => NLW_inst_rxdatavalid_out_UNCONNECTED(1 downto 0),
      rxdccforcestart_in(0) => '0',
      rxdfeagcctrl_in(1 downto 0) => B"01",
      rxdfeagchold_in(0) => '0',
      rxdfeagcovrden_in(0) => '0',
      rxdfecfokfcnum_in(3 downto 0) => B"1101",
      rxdfecfokfen_in(0) => '0',
      rxdfecfokfpulse_in(0) => '0',
      rxdfecfokhold_in(0) => '0',
      rxdfecfokovren_in(0) => '0',
      rxdfekhhold_in(0) => '0',
      rxdfekhovrden_in(0) => '0',
      rxdfelfhold_in(0) => '0',
      rxdfelfovrden_in(0) => '0',
      rxdfelpmreset_in(0) => '0',
      rxdfetap10hold_in(0) => '0',
      rxdfetap10ovrden_in(0) => '0',
      rxdfetap11hold_in(0) => '0',
      rxdfetap11ovrden_in(0) => '0',
      rxdfetap12hold_in(0) => '0',
      rxdfetap12ovrden_in(0) => '0',
      rxdfetap13hold_in(0) => '0',
      rxdfetap13ovrden_in(0) => '0',
      rxdfetap14hold_in(0) => '0',
      rxdfetap14ovrden_in(0) => '0',
      rxdfetap15hold_in(0) => '0',
      rxdfetap15ovrden_in(0) => '0',
      rxdfetap2hold_in(0) => '0',
      rxdfetap2ovrden_in(0) => '0',
      rxdfetap3hold_in(0) => '0',
      rxdfetap3ovrden_in(0) => '0',
      rxdfetap4hold_in(0) => '0',
      rxdfetap4ovrden_in(0) => '0',
      rxdfetap5hold_in(0) => '0',
      rxdfetap5ovrden_in(0) => '0',
      rxdfetap6hold_in(0) => '0',
      rxdfetap6ovrden_in(0) => '0',
      rxdfetap7hold_in(0) => '0',
      rxdfetap7ovrden_in(0) => '0',
      rxdfetap8hold_in(0) => '0',
      rxdfetap8ovrden_in(0) => '0',
      rxdfetap9hold_in(0) => '0',
      rxdfetap9ovrden_in(0) => '0',
      rxdfeuthold_in(0) => '0',
      rxdfeutovrden_in(0) => '0',
      rxdfevphold_in(0) => '0',
      rxdfevpovrden_in(0) => '0',
      rxdfevsen_in(0) => '0',
      rxdfexyden_in(0) => '1',
      rxdlybypass_in(0) => '1',
      rxdlyen_in(0) => '0',
      rxdlyovrden_in(0) => '0',
      rxdlysreset_in(0) => '0',
      rxdlysresetdone_out(0) => NLW_inst_rxdlysresetdone_out_UNCONNECTED(0),
      rxelecidle_out(0) => NLW_inst_rxelecidle_out_UNCONNECTED(0),
      rxelecidlemode_in(1 downto 0) => B"11",
      rxeqtraining_in(0) => '0',
      rxgearboxslip_in(0) => '0',
      rxheader_out(5 downto 0) => NLW_inst_rxheader_out_UNCONNECTED(5 downto 0),
      rxheadervalid_out(1 downto 0) => NLW_inst_rxheadervalid_out_UNCONNECTED(1 downto 0),
      rxlatclk_in(0) => '0',
      rxlfpstresetdet_out(0) => NLW_inst_rxlfpstresetdet_out_UNCONNECTED(0),
      rxlfpsu2lpexitdet_out(0) => NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED(0),
      rxlfpsu3wakedet_out(0) => NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED(0),
      rxlpmen_in(0) => '1',
      rxlpmgchold_in(0) => '0',
      rxlpmgcovrden_in(0) => '0',
      rxlpmhfhold_in(0) => '0',
      rxlpmhfovrden_in(0) => '0',
      rxlpmlfhold_in(0) => '0',
      rxlpmlfklovrden_in(0) => '0',
      rxlpmoshold_in(0) => '0',
      rxlpmosovrden_in(0) => '0',
      rxmcommaalignen_in(0) => rxmcommaalignen_in(0),
      rxmonitorout_out(7 downto 0) => NLW_inst_rxmonitorout_out_UNCONNECTED(7 downto 0),
      rxmonitorsel_in(1 downto 0) => B"00",
      rxoobreset_in(0) => '0',
      rxoscalreset_in(0) => '0',
      rxoshold_in(0) => '0',
      rxosintcfg_in(0) => '0',
      rxosintdone_out(0) => NLW_inst_rxosintdone_out_UNCONNECTED(0),
      rxosinten_in(0) => '0',
      rxosinthold_in(0) => '0',
      rxosintovrden_in(0) => '0',
      rxosintstarted_out(0) => NLW_inst_rxosintstarted_out_UNCONNECTED(0),
      rxosintstrobe_in(0) => '0',
      rxosintstrobedone_out(0) => NLW_inst_rxosintstrobedone_out_UNCONNECTED(0),
      rxosintstrobestarted_out(0) => NLW_inst_rxosintstrobestarted_out_UNCONNECTED(0),
      rxosinttestovrden_in(0) => '0',
      rxosovrden_in(0) => '0',
      rxoutclk_out(0) => rxoutclk_out(0),
      rxoutclkfabric_out(0) => NLW_inst_rxoutclkfabric_out_UNCONNECTED(0),
      rxoutclkpcs_out(0) => NLW_inst_rxoutclkpcs_out_UNCONNECTED(0),
      rxoutclksel_in(2 downto 0) => B"010",
      rxpcommaalignen_in(0) => '0',
      rxpcsreset_in(0) => '0',
      rxpd_in(1) => rxpd_in(1),
      rxpd_in(0) => '0',
      rxphalign_in(0) => '0',
      rxphaligndone_out(0) => NLW_inst_rxphaligndone_out_UNCONNECTED(0),
      rxphalignen_in(0) => '0',
      rxphalignerr_out(0) => NLW_inst_rxphalignerr_out_UNCONNECTED(0),
      rxphdlypd_in(0) => '1',
      rxphdlyreset_in(0) => '0',
      rxphovrden_in(0) => '0',
      rxpllclksel_in(1 downto 0) => B"00",
      rxpmareset_in(0) => '0',
      rxpmaresetdone_out(0) => NLW_inst_rxpmaresetdone_out_UNCONNECTED(0),
      rxpolarity_in(0) => '0',
      rxprbscntreset_in(0) => '0',
      rxprbserr_out(0) => NLW_inst_rxprbserr_out_UNCONNECTED(0),
      rxprbslocked_out(0) => NLW_inst_rxprbslocked_out_UNCONNECTED(0),
      rxprbssel_in(3 downto 0) => B"0000",
      rxprgdivresetdone_out(0) => NLW_inst_rxprgdivresetdone_out_UNCONNECTED(0),
      rxprogdivreset_in(0) => '0',
      rxqpien_in(0) => '0',
      rxqpisenn_out(0) => NLW_inst_rxqpisenn_out_UNCONNECTED(0),
      rxqpisenp_out(0) => NLW_inst_rxqpisenp_out_UNCONNECTED(0),
      rxrate_in(2 downto 0) => B"000",
      rxratedone_out(0) => NLW_inst_rxratedone_out_UNCONNECTED(0),
      rxratemode_in(0) => '0',
      rxrecclk0_sel_out(0) => NLW_inst_rxrecclk0_sel_out_UNCONNECTED(0),
      rxrecclk0sel_out(1 downto 0) => NLW_inst_rxrecclk0sel_out_UNCONNECTED(1 downto 0),
      rxrecclk1_sel_out(0) => NLW_inst_rxrecclk1_sel_out_UNCONNECTED(0),
      rxrecclk1sel_out(1 downto 0) => NLW_inst_rxrecclk1sel_out_UNCONNECTED(1 downto 0),
      rxrecclkout_out(0) => NLW_inst_rxrecclkout_out_UNCONNECTED(0),
      rxresetdone_out(0) => NLW_inst_rxresetdone_out_UNCONNECTED(0),
      rxslide_in(0) => '0',
      rxsliderdy_out(0) => NLW_inst_rxsliderdy_out_UNCONNECTED(0),
      rxslipdone_out(0) => NLW_inst_rxslipdone_out_UNCONNECTED(0),
      rxslipoutclk_in(0) => '0',
      rxslipoutclkrdy_out(0) => NLW_inst_rxslipoutclkrdy_out_UNCONNECTED(0),
      rxslippma_in(0) => '0',
      rxslippmardy_out(0) => NLW_inst_rxslippmardy_out_UNCONNECTED(0),
      rxstartofseq_out(1 downto 0) => NLW_inst_rxstartofseq_out_UNCONNECTED(1 downto 0),
      rxstatus_out(2 downto 0) => NLW_inst_rxstatus_out_UNCONNECTED(2 downto 0),
      rxsyncallin_in(0) => '0',
      rxsyncdone_out(0) => NLW_inst_rxsyncdone_out_UNCONNECTED(0),
      rxsyncin_in(0) => '0',
      rxsyncmode_in(0) => '0',
      rxsyncout_out(0) => NLW_inst_rxsyncout_out_UNCONNECTED(0),
      rxsysclksel_in(1 downto 0) => B"00",
      rxtermination_in(0) => '0',
      rxuserrdy_in(0) => '1',
      rxusrclk2_in(0) => '0',
      rxusrclk_in(0) => rxusrclk_in(0),
      rxvalid_out(0) => NLW_inst_rxvalid_out_UNCONNECTED(0),
      sdm0data_in(24 downto 0) => B"0000000000000000000000000",
      sdm0finalout_out(3 downto 0) => NLW_inst_sdm0finalout_out_UNCONNECTED(3 downto 0),
      sdm0reset_in(0) => '0',
      sdm0testdata_out(14 downto 0) => NLW_inst_sdm0testdata_out_UNCONNECTED(14 downto 0),
      sdm0toggle_in(0) => '0',
      sdm0width_in(1 downto 0) => B"00",
      sdm1data_in(24 downto 0) => B"0000000000000000000000000",
      sdm1finalout_out(3 downto 0) => NLW_inst_sdm1finalout_out_UNCONNECTED(3 downto 0),
      sdm1reset_in(0) => '0',
      sdm1testdata_out(14 downto 0) => NLW_inst_sdm1testdata_out_UNCONNECTED(14 downto 0),
      sdm1toggle_in(0) => '0',
      sdm1width_in(1 downto 0) => B"00",
      sigvalidclk_in(0) => '0',
      tcongpi_in(9 downto 0) => B"0000000000",
      tcongpo_out(9 downto 0) => NLW_inst_tcongpo_out_UNCONNECTED(9 downto 0),
      tconpowerup_in(0) => '0',
      tconreset_in(1 downto 0) => B"00",
      tconrsvdin1_in(1 downto 0) => B"00",
      tconrsvdout0_out(0) => NLW_inst_tconrsvdout0_out_UNCONNECTED(0),
      tstin_in(19 downto 0) => B"00000000000000000000",
      tx8b10bbypass_in(7 downto 0) => B"00000000",
      tx8b10ben_in(0) => '1',
      txbufdiffctrl_in(0) => '0',
      txbufstatus_out(1) => \^txbufstatus_out\(1),
      txbufstatus_out(0) => NLW_inst_txbufstatus_out_UNCONNECTED(0),
      txcomfinish_out(0) => NLW_inst_txcomfinish_out_UNCONNECTED(0),
      txcominit_in(0) => '0',
      txcomsas_in(0) => '0',
      txcomwake_in(0) => '0',
      txctrl0_in(15 downto 2) => B"00000000000000",
      txctrl0_in(1 downto 0) => txctrl0_in(1 downto 0),
      txctrl1_in(15 downto 2) => B"00000000000000",
      txctrl1_in(1 downto 0) => txctrl1_in(1 downto 0),
      txctrl2_in(7 downto 2) => B"000000",
      txctrl2_in(1 downto 0) => txctrl2_in(1 downto 0),
      txdata_in(127 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      txdataextendrsvd_in(7 downto 0) => B"00000000",
      txdccdone_out(0) => NLW_inst_txdccdone_out_UNCONNECTED(0),
      txdccforcestart_in(0) => '0',
      txdccreset_in(0) => '0',
      txdeemph_in(1 downto 0) => B"00",
      txdetectrx_in(0) => '0',
      txdiffctrl_in(4 downto 0) => B"11000",
      txdiffpd_in(0) => '0',
      txdlybypass_in(0) => '1',
      txdlyen_in(0) => '0',
      txdlyhold_in(0) => '0',
      txdlyovrden_in(0) => '0',
      txdlysreset_in(0) => '0',
      txdlysresetdone_out(0) => NLW_inst_txdlysresetdone_out_UNCONNECTED(0),
      txdlyupdown_in(0) => '0',
      txelecidle_in(0) => txelecidle_in(0),
      txelforcestart_in(0) => '0',
      txheader_in(5 downto 0) => B"000000",
      txinhibit_in(0) => '0',
      txlatclk_in(0) => '0',
      txlfpstreset_in(0) => '0',
      txlfpsu2lpexit_in(0) => '0',
      txlfpsu3wake_in(0) => '0',
      txmaincursor_in(6 downto 0) => B"0000000",
      txmargin_in(2 downto 0) => B"000",
      txmuxdcdexhold_in(0) => '0',
      txmuxdcdorwren_in(0) => '0',
      txoneszeros_in(0) => '0',
      txoutclk_out(0) => txoutclk_out(0),
      txoutclkfabric_out(0) => NLW_inst_txoutclkfabric_out_UNCONNECTED(0),
      txoutclkpcs_out(0) => NLW_inst_txoutclkpcs_out_UNCONNECTED(0),
      txoutclksel_in(2 downto 0) => B"101",
      txpcsreset_in(0) => '0',
      txpd_in(1 downto 0) => B"00",
      txpdelecidlemode_in(0) => '0',
      txphalign_in(0) => '0',
      txphaligndone_out(0) => NLW_inst_txphaligndone_out_UNCONNECTED(0),
      txphalignen_in(0) => '0',
      txphdlypd_in(0) => '1',
      txphdlyreset_in(0) => '0',
      txphdlytstclk_in(0) => '0',
      txphinit_in(0) => '0',
      txphinitdone_out(0) => NLW_inst_txphinitdone_out_UNCONNECTED(0),
      txphovrden_in(0) => '0',
      txpippmen_in(0) => '0',
      txpippmovrden_in(0) => '0',
      txpippmpd_in(0) => '0',
      txpippmsel_in(0) => '0',
      txpippmstepsize_in(4 downto 0) => B"00000",
      txpisopd_in(0) => '0',
      txpllclksel_in(1 downto 0) => B"00",
      txpmareset_in(0) => '0',
      txpmaresetdone_out(0) => NLW_inst_txpmaresetdone_out_UNCONNECTED(0),
      txpolarity_in(0) => '0',
      txpostcursor_in(4 downto 0) => B"00000",
      txpostcursorinv_in(0) => '0',
      txprbsforceerr_in(0) => '0',
      txprbssel_in(3 downto 0) => B"0000",
      txprecursor_in(4 downto 0) => B"00000",
      txprecursorinv_in(0) => '0',
      txprgdivresetdone_out(0) => NLW_inst_txprgdivresetdone_out_UNCONNECTED(0),
      txprogdivreset_in(0) => '0',
      txqpibiasen_in(0) => '0',
      txqpisenn_out(0) => NLW_inst_txqpisenn_out_UNCONNECTED(0),
      txqpisenp_out(0) => NLW_inst_txqpisenp_out_UNCONNECTED(0),
      txqpistrongpdown_in(0) => '0',
      txqpiweakpup_in(0) => '0',
      txrate_in(2 downto 0) => B"000",
      txratedone_out(0) => NLW_inst_txratedone_out_UNCONNECTED(0),
      txratemode_in(0) => '0',
      txresetdone_out(0) => NLW_inst_txresetdone_out_UNCONNECTED(0),
      txsequence_in(6 downto 0) => B"0000000",
      txswing_in(0) => '0',
      txsyncallin_in(0) => '0',
      txsyncdone_out(0) => NLW_inst_txsyncdone_out_UNCONNECTED(0),
      txsyncin_in(0) => '0',
      txsyncmode_in(0) => '0',
      txsyncout_out(0) => NLW_inst_txsyncout_out_UNCONNECTED(0),
      txsysclksel_in(1 downto 0) => B"00",
      txuserrdy_in(0) => '1',
      txusrclk2_in(0) => '0',
      txusrclk_in(0) => '0',
      ubcfgstreamen_in(0) => '0',
      ubdaddr_out(0) => NLW_inst_ubdaddr_out_UNCONNECTED(0),
      ubden_out(0) => NLW_inst_ubden_out_UNCONNECTED(0),
      ubdi_out(0) => NLW_inst_ubdi_out_UNCONNECTED(0),
      ubdo_in(0) => '0',
      ubdrdy_in(0) => '0',
      ubdwe_out(0) => NLW_inst_ubdwe_out_UNCONNECTED(0),
      ubenable_in(0) => '0',
      ubgpi_in(0) => '0',
      ubintr_in(0) => '0',
      ubiolmbrst_in(0) => '0',
      ubmbrst_in(0) => '0',
      ubmdmcapture_in(0) => '0',
      ubmdmdbgrst_in(0) => '0',
      ubmdmdbgupdate_in(0) => '0',
      ubmdmregen_in(0) => '0',
      ubmdmshift_in(0) => '0',
      ubmdmsysrst_in(0) => '0',
      ubmdmtck_in(0) => '0',
      ubmdmtdi_in(0) => '0',
      ubmdmtdo_out(0) => NLW_inst_ubmdmtdo_out_UNCONNECTED(0),
      ubrsvdout_out(0) => NLW_inst_ubrsvdout_out_UNCONNECTED(0),
      ubtxuart_out(0) => NLW_inst_ubtxuart_out_UNCONNECTED(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_transceiver is
  port (
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    gtpowergood : out STD_LOGIC;
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchariscomma : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcharisk : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxdisperr : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxnotintable : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus : out STD_LOGIC_VECTOR ( 0 to 0 );
    txbuferr : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rxdata_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    data_in : out STD_LOGIC;
    pma_reset_out : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gtrefclk_out : in STD_LOGIC;
    CLK : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC;
    powerdown : in STD_LOGIC;
    reset_sync5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    txchardispmode_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcharisk_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enablealign : in STD_LOGIC;
    \txdata_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_transceiver;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_transceiver is
  signal encommaalign_int : STD_LOGIC;
  signal gtwiz_reset_rx_done_out : STD_LOGIC;
  signal gtwiz_reset_rx_done_out_int : STD_LOGIC;
  signal gtwiz_reset_rx_done_out_int_reg : STD_LOGIC;
  signal gtwiz_reset_rx_done_out_int_reg0 : STD_LOGIC;
  signal gtwiz_reset_tx_done_out : STD_LOGIC;
  signal gtwiz_reset_tx_done_out_int_reg : STD_LOGIC;
  signal gtwiz_reset_tx_done_out_int_reg0 : STD_LOGIC;
  signal mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_n_117 : STD_LOGIC;
  signal mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_n_57 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal rxchariscomma_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxchariscomma_i_1_n_0 : STD_LOGIC;
  signal \rxchariscomma_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxcharisk_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxcharisk_i_1_n_0 : STD_LOGIC;
  signal \rxcharisk_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxclkcorcnt_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxclkcorcnt_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxclkcorcnt_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxctrl0_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxctrl1_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxctrl2_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxctrl3_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rxdata[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[1]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[3]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[4]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[5]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[6]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[7]_i_1_n_0\ : STD_LOGIC;
  signal rxdata_double : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rxdata_int : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rxdata_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rxdisperr_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxdisperr_i_1_n_0 : STD_LOGIC;
  signal \rxdisperr_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxnotintable_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxnotintable_i_1_n_0 : STD_LOGIC;
  signal \rxnotintable_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxpowerdown : STD_LOGIC;
  signal rxpowerdown_double : STD_LOGIC;
  signal \rxpowerdown_reg__0\ : STD_LOGIC;
  signal toggle : STD_LOGIC;
  signal toggle_i_1_n_0 : STD_LOGIC;
  signal txbufstatus_reg : STD_LOGIC_VECTOR ( 1 to 1 );
  signal txchardispmode_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispmode_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispmode_reg : STD_LOGIC;
  signal txchardispval_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispval_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispval_reg : STD_LOGIC;
  signal txcharisk_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txcharisk_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txcharisk_reg : STD_LOGIC;
  signal txdata_double : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal txdata_int : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal txdata_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal txpowerdown : STD_LOGIC;
  signal txpowerdown_double : STD_LOGIC;
  signal \txpowerdown_reg__0\ : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_cplllock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_drpdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_drprdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_eyescandataerror_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxbyterealign_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxcommadet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl3_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxpmaresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxprbserr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txpmaresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txprgdivresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i : label is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt,mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top,{}";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i : label is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top,Vivado 2020.2";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of rxchariscomma_i_1 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of rxcharisk_i_1 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \rxdata[0]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \rxdata[1]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \rxdata[2]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \rxdata[3]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \rxdata[4]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \rxdata[5]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \rxdata[6]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \rxdata[7]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of rxdisperr_i_1 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of rxnotintable_i_1 : label is "soft_lutpair113";
begin
SYNC_ASYNC_RESET_GT_RX: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync
     port map (
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out,
      reset_out => gtwiz_reset_rx_done_out_int,
      rxuserclk2 => rxuserclk2
    );
SYNC_ASYNC_RESET_RX: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_0
     port map (
      SR(0) => SR(0),
      gtwiz_reset_rx_done_out_int_reg0 => gtwiz_reset_rx_done_out_int_reg0,
      reset_out => gtwiz_reset_rx_done_out_int,
      rxuserclk2 => rxuserclk2
    );
SYNC_ASYNC_RESET_TX: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_1
     port map (
      CLK => CLK,
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out,
      gtwiz_reset_tx_done_out_int_reg0 => gtwiz_reset_tx_done_out_int_reg0,
      reset_sync5_0(0) => reset_sync5(0)
    );
data_sync1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gtwiz_reset_tx_done_out,
      I1 => gtwiz_reset_rx_done_out,
      O => data_in
    );
gtwiz_reset_rx_done_out_int_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => gtwiz_reset_rx_done_out_int_reg0,
      Q => gtwiz_reset_rx_done_out_int_reg,
      R => '0'
    );
gtwiz_reset_tx_done_out_int_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_reset_tx_done_out_int_reg0,
      Q => gtwiz_reset_tx_done_out_int_reg,
      R => '0'
    );
mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt
     port map (
      cplllock_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_cplllock_out_UNCONNECTED(0),
      cpllrefclksel_in(2 downto 0) => B"001",
      dmonitorout_out(15 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_dmonitorout_out_UNCONNECTED(15 downto 0),
      drpaddr_in(9 downto 0) => B"0000000000",
      drpclk_in(0) => independent_clock_bufg,
      drpdi_in(15 downto 0) => B"0000000000000000",
      drpdo_out(15 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_drpdo_out_UNCONNECTED(15 downto 0),
      drpen_in(0) => '0',
      drprdy_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_drprdy_out_UNCONNECTED(0),
      drpwe_in(0) => '0',
      eyescandataerror_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_eyescandataerror_out_UNCONNECTED(0),
      eyescanreset_in(0) => '0',
      eyescantrigger_in(0) => '0',
      gthrxn_in(0) => rxn,
      gthrxp_in(0) => rxp,
      gthtxn_out(0) => txn,
      gthtxp_out(0) => txp,
      gtpowergood_out(0) => gtpowergood,
      gtrefclk0_in(0) => gtrefclk_out,
      gtrefclk1_in(0) => '0',
      gtwiz_reset_all_in(0) => pma_reset_out,
      gtwiz_reset_clk_freerun_in(0) => '0',
      gtwiz_reset_rx_cdr_stable_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_done_out_int_reg,
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out,
      gtwiz_reset_rx_pll_and_datapath_in(0) => '0',
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_done_out_int_reg,
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out,
      gtwiz_reset_tx_pll_and_datapath_in(0) => '0',
      gtwiz_userclk_rx_active_in(0) => '0',
      gtwiz_userclk_tx_active_in(0) => '1',
      gtwiz_userclk_tx_reset_in(0) => '0',
      gtwiz_userdata_rx_out(15 downto 0) => rxdata_int(15 downto 0),
      gtwiz_userdata_tx_in(15 downto 0) => txdata_int(15 downto 0),
      loopback_in(2 downto 0) => B"000",
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      pcsrsvdin_in(15 downto 0) => B"0000000000000000",
      rx8b10ben_in(0) => '1',
      rxbufreset_in(0) => '0',
      rxbufstatus_out(2) => mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_n_57,
      rxbufstatus_out(1 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxbufstatus_out_UNCONNECTED(1 downto 0),
      rxbyteisaligned_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxbyteisaligned_out_UNCONNECTED(0),
      rxbyterealign_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxbyterealign_out_UNCONNECTED(0),
      rxcdrhold_in(0) => '0',
      rxclkcorcnt_out(1 downto 0) => rxclkcorcnt_int(1 downto 0),
      rxcommadet_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxcommadet_out_UNCONNECTED(0),
      rxcommadeten_in(0) => '1',
      rxctrl0_out(15 downto 2) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl0_out_UNCONNECTED(15 downto 2),
      rxctrl0_out(1 downto 0) => rxctrl0_out(1 downto 0),
      rxctrl1_out(15 downto 2) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl1_out_UNCONNECTED(15 downto 2),
      rxctrl1_out(1 downto 0) => rxctrl1_out(1 downto 0),
      rxctrl2_out(7 downto 2) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl2_out_UNCONNECTED(7 downto 2),
      rxctrl2_out(1 downto 0) => rxctrl2_out(1 downto 0),
      rxctrl3_out(7 downto 2) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl3_out_UNCONNECTED(7 downto 2),
      rxctrl3_out(1 downto 0) => rxctrl3_out(1 downto 0),
      rxdfelpmreset_in(0) => '0',
      rxlpmen_in(0) => '1',
      rxmcommaalignen_in(0) => encommaalign_int,
      rxoutclk_out(0) => rxoutclk_out(0),
      rxpcommaalignen_in(0) => '0',
      rxpcsreset_in(0) => '0',
      rxpd_in(1) => rxpowerdown,
      rxpd_in(0) => '0',
      rxpmareset_in(0) => '0',
      rxpmaresetdone_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxpmaresetdone_out_UNCONNECTED(0),
      rxpolarity_in(0) => '0',
      rxprbscntreset_in(0) => '0',
      rxprbserr_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxprbserr_out_UNCONNECTED(0),
      rxprbssel_in(3 downto 0) => B"0000",
      rxrate_in(2 downto 0) => B"000",
      rxresetdone_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxresetdone_out_UNCONNECTED(0),
      rxusrclk2_in(0) => '0',
      rxusrclk_in(0) => CLK,
      tx8b10ben_in(0) => '1',
      txbufstatus_out(1) => mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_n_117,
      txbufstatus_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txbufstatus_out_UNCONNECTED(0),
      txctrl0_in(15 downto 2) => B"00000000000000",
      txctrl0_in(1 downto 0) => txchardispval_int(1 downto 0),
      txctrl1_in(15 downto 2) => B"00000000000000",
      txctrl1_in(1 downto 0) => txchardispmode_int(1 downto 0),
      txctrl2_in(7 downto 2) => B"000000",
      txctrl2_in(1 downto 0) => txcharisk_int(1 downto 0),
      txdiffctrl_in(4 downto 0) => B"11000",
      txelecidle_in(0) => txpowerdown,
      txinhibit_in(0) => '0',
      txoutclk_out(0) => txoutclk_out(0),
      txpcsreset_in(0) => '0',
      txpd_in(1 downto 0) => B"00",
      txpmareset_in(0) => '0',
      txpmaresetdone_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txpmaresetdone_out_UNCONNECTED(0),
      txpolarity_in(0) => '0',
      txpostcursor_in(4 downto 0) => B"00000",
      txprbsforceerr_in(0) => '0',
      txprbssel_in(3 downto 0) => B"0000",
      txprecursor_in(4 downto 0) => B"00000",
      txprgdivresetdone_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txprgdivresetdone_out_UNCONNECTED(0),
      txresetdone_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txresetdone_out_UNCONNECTED(0),
      txusrclk2_in(0) => '0',
      txusrclk_in(0) => '0'
    );
reclock_encommaalign: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_2
     port map (
      enablealign => enablealign,
      reset_out => encommaalign_int,
      userclk2 => userclk2
    );
rxbuferr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => p_0_in,
      Q => rxbufstatus(0),
      R => '0'
    );
\rxbufstatus_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_n_57,
      Q => p_0_in,
      R => '0'
    );
\rxchariscomma_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxchariscomma_reg__0\(0),
      Q => rxchariscomma_double(0),
      R => SR(0)
    );
\rxchariscomma_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxchariscomma_reg__0\(1),
      Q => rxchariscomma_double(1),
      R => SR(0)
    );
rxchariscomma_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxchariscomma_double(1),
      I1 => toggle,
      I2 => rxchariscomma_double(0),
      O => rxchariscomma_i_1_n_0
    );
rxchariscomma_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxchariscomma_i_1_n_0,
      Q => rxchariscomma(0),
      R => SR(0)
    );
\rxchariscomma_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl2_out(0),
      Q => \rxchariscomma_reg__0\(0),
      R => '0'
    );
\rxchariscomma_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl2_out(1),
      Q => \rxchariscomma_reg__0\(1),
      R => '0'
    );
\rxcharisk_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxcharisk_reg__0\(0),
      Q => rxcharisk_double(0),
      R => SR(0)
    );
\rxcharisk_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxcharisk_reg__0\(1),
      Q => rxcharisk_double(1),
      R => SR(0)
    );
rxcharisk_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxcharisk_double(1),
      I1 => toggle,
      I2 => rxcharisk_double(0),
      O => rxcharisk_i_1_n_0
    );
rxcharisk_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxcharisk_i_1_n_0,
      Q => rxcharisk(0),
      R => SR(0)
    );
\rxcharisk_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl0_out(0),
      Q => \rxcharisk_reg__0\(0),
      R => '0'
    );
\rxcharisk_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl0_out(1),
      Q => \rxcharisk_reg__0\(1),
      R => '0'
    );
\rxclkcorcnt_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxclkcorcnt_reg(0),
      Q => rxclkcorcnt_double(0),
      R => SR(0)
    );
\rxclkcorcnt_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxclkcorcnt_reg(1),
      Q => rxclkcorcnt_double(1),
      R => SR(0)
    );
\rxclkcorcnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxclkcorcnt_double(0),
      Q => Q(0),
      R => SR(0)
    );
\rxclkcorcnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxclkcorcnt_double(1),
      Q => Q(1),
      R => SR(0)
    );
\rxclkcorcnt_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxclkcorcnt_int(0),
      Q => rxclkcorcnt_reg(0),
      R => '0'
    );
\rxclkcorcnt_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxclkcorcnt_int(1),
      Q => rxclkcorcnt_reg(1),
      R => '0'
    );
\rxdata[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(8),
      I1 => toggle,
      I2 => rxdata_double(0),
      O => \rxdata[0]_i_1_n_0\
    );
\rxdata[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(9),
      I1 => toggle,
      I2 => rxdata_double(1),
      O => \rxdata[1]_i_1_n_0\
    );
\rxdata[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(10),
      I1 => toggle,
      I2 => rxdata_double(2),
      O => \rxdata[2]_i_1_n_0\
    );
\rxdata[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(11),
      I1 => toggle,
      I2 => rxdata_double(3),
      O => \rxdata[3]_i_1_n_0\
    );
\rxdata[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(12),
      I1 => toggle,
      I2 => rxdata_double(4),
      O => \rxdata[4]_i_1_n_0\
    );
\rxdata[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(13),
      I1 => toggle,
      I2 => rxdata_double(5),
      O => \rxdata[5]_i_1_n_0\
    );
\rxdata[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(14),
      I1 => toggle,
      I2 => rxdata_double(6),
      O => \rxdata[6]_i_1_n_0\
    );
\rxdata[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(15),
      I1 => toggle,
      I2 => rxdata_double(7),
      O => \rxdata[7]_i_1_n_0\
    );
\rxdata_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(0),
      Q => rxdata_double(0),
      R => SR(0)
    );
\rxdata_double_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(10),
      Q => rxdata_double(10),
      R => SR(0)
    );
\rxdata_double_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(11),
      Q => rxdata_double(11),
      R => SR(0)
    );
\rxdata_double_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(12),
      Q => rxdata_double(12),
      R => SR(0)
    );
\rxdata_double_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(13),
      Q => rxdata_double(13),
      R => SR(0)
    );
\rxdata_double_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(14),
      Q => rxdata_double(14),
      R => SR(0)
    );
\rxdata_double_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(15),
      Q => rxdata_double(15),
      R => SR(0)
    );
\rxdata_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(1),
      Q => rxdata_double(1),
      R => SR(0)
    );
\rxdata_double_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(2),
      Q => rxdata_double(2),
      R => SR(0)
    );
\rxdata_double_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(3),
      Q => rxdata_double(3),
      R => SR(0)
    );
\rxdata_double_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(4),
      Q => rxdata_double(4),
      R => SR(0)
    );
\rxdata_double_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(5),
      Q => rxdata_double(5),
      R => SR(0)
    );
\rxdata_double_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(6),
      Q => rxdata_double(6),
      R => SR(0)
    );
\rxdata_double_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(7),
      Q => rxdata_double(7),
      R => SR(0)
    );
\rxdata_double_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(8),
      Q => rxdata_double(8),
      R => SR(0)
    );
\rxdata_double_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(9),
      Q => rxdata_double(9),
      R => SR(0)
    );
\rxdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[0]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(0),
      R => SR(0)
    );
\rxdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[1]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(1),
      R => SR(0)
    );
\rxdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[2]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(2),
      R => SR(0)
    );
\rxdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[3]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(3),
      R => SR(0)
    );
\rxdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[4]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(4),
      R => SR(0)
    );
\rxdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[5]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(5),
      R => SR(0)
    );
\rxdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[6]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(6),
      R => SR(0)
    );
\rxdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[7]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(7),
      R => SR(0)
    );
\rxdata_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(0),
      Q => rxdata_reg(0),
      R => '0'
    );
\rxdata_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(10),
      Q => rxdata_reg(10),
      R => '0'
    );
\rxdata_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(11),
      Q => rxdata_reg(11),
      R => '0'
    );
\rxdata_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(12),
      Q => rxdata_reg(12),
      R => '0'
    );
\rxdata_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(13),
      Q => rxdata_reg(13),
      R => '0'
    );
\rxdata_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(14),
      Q => rxdata_reg(14),
      R => '0'
    );
\rxdata_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(15),
      Q => rxdata_reg(15),
      R => '0'
    );
\rxdata_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(1),
      Q => rxdata_reg(1),
      R => '0'
    );
\rxdata_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(2),
      Q => rxdata_reg(2),
      R => '0'
    );
\rxdata_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(3),
      Q => rxdata_reg(3),
      R => '0'
    );
\rxdata_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(4),
      Q => rxdata_reg(4),
      R => '0'
    );
\rxdata_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(5),
      Q => rxdata_reg(5),
      R => '0'
    );
\rxdata_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(6),
      Q => rxdata_reg(6),
      R => '0'
    );
\rxdata_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(7),
      Q => rxdata_reg(7),
      R => '0'
    );
\rxdata_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(8),
      Q => rxdata_reg(8),
      R => '0'
    );
\rxdata_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(9),
      Q => rxdata_reg(9),
      R => '0'
    );
\rxdisperr_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxdisperr_reg__0\(0),
      Q => rxdisperr_double(0),
      R => SR(0)
    );
\rxdisperr_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxdisperr_reg__0\(1),
      Q => rxdisperr_double(1),
      R => SR(0)
    );
rxdisperr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdisperr_double(1),
      I1 => toggle,
      I2 => rxdisperr_double(0),
      O => rxdisperr_i_1_n_0
    );
rxdisperr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxdisperr_i_1_n_0,
      Q => rxdisperr(0),
      R => SR(0)
    );
\rxdisperr_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl1_out(0),
      Q => \rxdisperr_reg__0\(0),
      R => '0'
    );
\rxdisperr_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl1_out(1),
      Q => \rxdisperr_reg__0\(1),
      R => '0'
    );
\rxnotintable_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxnotintable_reg__0\(0),
      Q => rxnotintable_double(0),
      R => SR(0)
    );
\rxnotintable_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxnotintable_reg__0\(1),
      Q => rxnotintable_double(1),
      R => SR(0)
    );
rxnotintable_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxnotintable_double(1),
      I1 => toggle,
      I2 => rxnotintable_double(0),
      O => rxnotintable_i_1_n_0
    );
rxnotintable_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxnotintable_i_1_n_0,
      Q => rxnotintable(0),
      R => SR(0)
    );
\rxnotintable_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl3_out(0),
      Q => \rxnotintable_reg__0\(0),
      R => '0'
    );
\rxnotintable_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl3_out(1),
      Q => \rxnotintable_reg__0\(1),
      R => '0'
    );
rxpowerdown_double_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => powerdown,
      Q => rxpowerdown_double,
      R => '0'
    );
rxpowerdown_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \rxpowerdown_reg__0\,
      Q => rxpowerdown,
      R => '0'
    );
rxpowerdown_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => rxpowerdown_double,
      Q => \rxpowerdown_reg__0\,
      R => SR(0)
    );
toggle_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => toggle,
      O => toggle_i_1_n_0
    );
toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => toggle_i_1_n_0,
      Q => toggle,
      R => '0'
    );
txbuferr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => txbufstatus_reg(1),
      Q => txbuferr,
      R => '0'
    );
\txbufstatus_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_n_117,
      Q => txbufstatus_reg(1),
      R => '0'
    );
\txchardispmode_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txchardispmode_reg,
      Q => txchardispmode_double(0),
      R => reset_sync5(0)
    );
\txchardispmode_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txchardispmode_reg_reg_0(0),
      Q => txchardispmode_double(1),
      R => reset_sync5(0)
    );
\txchardispmode_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txchardispmode_double(0),
      Q => txchardispmode_int(0),
      R => '0'
    );
\txchardispmode_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txchardispmode_double(1),
      Q => txchardispmode_int(1),
      R => '0'
    );
txchardispmode_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => txchardispmode_reg_reg_0(0),
      Q => txchardispmode_reg,
      R => reset_sync5(0)
    );
\txchardispval_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txchardispval_reg,
      Q => txchardispval_double(0),
      R => reset_sync5(0)
    );
\txchardispval_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => D(0),
      Q => txchardispval_double(1),
      R => reset_sync5(0)
    );
\txchardispval_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txchardispval_double(0),
      Q => txchardispval_int(0),
      R => '0'
    );
\txchardispval_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txchardispval_double(1),
      Q => txchardispval_int(1),
      R => '0'
    );
txchardispval_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => D(0),
      Q => txchardispval_reg,
      R => reset_sync5(0)
    );
\txcharisk_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txcharisk_reg,
      Q => txcharisk_double(0),
      R => reset_sync5(0)
    );
\txcharisk_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txcharisk_reg_reg_0(0),
      Q => txcharisk_double(1),
      R => reset_sync5(0)
    );
\txcharisk_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txcharisk_double(0),
      Q => txcharisk_int(0),
      R => '0'
    );
\txcharisk_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txcharisk_double(1),
      Q => txcharisk_int(1),
      R => '0'
    );
txcharisk_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => txcharisk_reg_reg_0(0),
      Q => txcharisk_reg,
      R => reset_sync5(0)
    );
\txdata_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(0),
      Q => txdata_double(0),
      R => reset_sync5(0)
    );
\txdata_double_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(2),
      Q => txdata_double(10),
      R => reset_sync5(0)
    );
\txdata_double_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(3),
      Q => txdata_double(11),
      R => reset_sync5(0)
    );
\txdata_double_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(4),
      Q => txdata_double(12),
      R => reset_sync5(0)
    );
\txdata_double_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(5),
      Q => txdata_double(13),
      R => reset_sync5(0)
    );
\txdata_double_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(6),
      Q => txdata_double(14),
      R => reset_sync5(0)
    );
\txdata_double_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(7),
      Q => txdata_double(15),
      R => reset_sync5(0)
    );
\txdata_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(1),
      Q => txdata_double(1),
      R => reset_sync5(0)
    );
\txdata_double_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(2),
      Q => txdata_double(2),
      R => reset_sync5(0)
    );
\txdata_double_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(3),
      Q => txdata_double(3),
      R => reset_sync5(0)
    );
\txdata_double_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(4),
      Q => txdata_double(4),
      R => reset_sync5(0)
    );
\txdata_double_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(5),
      Q => txdata_double(5),
      R => reset_sync5(0)
    );
\txdata_double_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(6),
      Q => txdata_double(6),
      R => reset_sync5(0)
    );
\txdata_double_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(7),
      Q => txdata_double(7),
      R => reset_sync5(0)
    );
\txdata_double_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(0),
      Q => txdata_double(8),
      R => reset_sync5(0)
    );
\txdata_double_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(1),
      Q => txdata_double(9),
      R => reset_sync5(0)
    );
\txdata_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(0),
      Q => txdata_int(0),
      R => '0'
    );
\txdata_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(10),
      Q => txdata_int(10),
      R => '0'
    );
\txdata_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(11),
      Q => txdata_int(11),
      R => '0'
    );
\txdata_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(12),
      Q => txdata_int(12),
      R => '0'
    );
\txdata_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(13),
      Q => txdata_int(13),
      R => '0'
    );
\txdata_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(14),
      Q => txdata_int(14),
      R => '0'
    );
\txdata_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(15),
      Q => txdata_int(15),
      R => '0'
    );
\txdata_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(1),
      Q => txdata_int(1),
      R => '0'
    );
\txdata_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(2),
      Q => txdata_int(2),
      R => '0'
    );
\txdata_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(3),
      Q => txdata_int(3),
      R => '0'
    );
\txdata_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(4),
      Q => txdata_int(4),
      R => '0'
    );
\txdata_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(5),
      Q => txdata_int(5),
      R => '0'
    );
\txdata_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(6),
      Q => txdata_int(6),
      R => '0'
    );
\txdata_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(7),
      Q => txdata_int(7),
      R => '0'
    );
\txdata_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(8),
      Q => txdata_int(8),
      R => '0'
    );
\txdata_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(9),
      Q => txdata_int(9),
      R => '0'
    );
\txdata_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(0),
      Q => txdata_reg(0),
      R => reset_sync5(0)
    );
\txdata_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(1),
      Q => txdata_reg(1),
      R => reset_sync5(0)
    );
\txdata_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(2),
      Q => txdata_reg(2),
      R => reset_sync5(0)
    );
\txdata_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(3),
      Q => txdata_reg(3),
      R => reset_sync5(0)
    );
\txdata_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(4),
      Q => txdata_reg(4),
      R => reset_sync5(0)
    );
\txdata_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(5),
      Q => txdata_reg(5),
      R => reset_sync5(0)
    );
\txdata_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(6),
      Q => txdata_reg(6),
      R => reset_sync5(0)
    );
\txdata_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(7),
      Q => txdata_reg(7),
      R => reset_sync5(0)
    );
txpowerdown_double_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => \txpowerdown_reg__0\,
      Q => txpowerdown_double,
      R => reset_sync5(0)
    );
txpowerdown_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => txpowerdown_double,
      Q => txpowerdown,
      R => '0'
    );
txpowerdown_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => powerdown,
      Q => \txpowerdown_reg__0\,
      R => reset_sync5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_block is
  port (
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv : out STD_LOGIC;
    gmii_rx_er : out STD_LOGIC;
    gmii_isolate : out STD_LOGIC;
    status_vector : out STD_LOGIC_VECTOR ( 6 downto 0 );
    resetdone : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    gtpowergood : out STD_LOGIC;
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pma_reset_out : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en : in STD_LOGIC;
    gmii_tx_er : in STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 2 downto 0 );
    independent_clock_bufg : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gtrefclk_out : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_block;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_block is
  signal enablealign : STD_LOGIC;
  signal mgt_rx_reset : STD_LOGIC;
  signal mgt_tx_reset : STD_LOGIC;
  signal powerdown : STD_LOGIC;
  signal \^resetdone\ : STD_LOGIC;
  signal resetdone_i : STD_LOGIC;
  signal rxbufstatus : STD_LOGIC_VECTOR ( 1 to 1 );
  signal rxchariscomma : STD_LOGIC;
  signal rxcharisk : STD_LOGIC;
  signal rxclkcorcnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rxdisperr : STD_LOGIC;
  signal rxnotintable : STD_LOGIC;
  signal txbuferr : STD_LOGIC;
  signal txchardispmode : STD_LOGIC;
  signal txchardispval : STD_LOGIC;
  signal txcharisk : STD_LOGIC;
  signal txdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_an_enable_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_an_interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_den_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_dwe_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_req_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_en_cdet_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_ewrap_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_loc_ref_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_mdio_out_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_mdio_tri_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_daddr_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_di_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_rxphy_correction_timer_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_rxphy_ns_field_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_rxphy_s_field_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_speed_selection_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_status_vector_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 7 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_tx_code_group_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute B_SHIFTER_ADDR : string;
  attribute B_SHIFTER_ADDR of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "10'b1001010000";
  attribute C_1588 : integer;
  attribute C_1588 of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is 0;
  attribute C_2_5G : string;
  attribute C_2_5G of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_COMPONENT_NAME : string;
  attribute C_COMPONENT_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0";
  attribute C_DYNAMIC_SWITCHING : string;
  attribute C_DYNAMIC_SWITCHING of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_ELABORATION_TRANSIENT_DIR : string;
  attribute C_ELABORATION_TRANSIENT_DIR of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "BlankString";
  attribute C_FAMILY : string;
  attribute C_FAMILY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "zynquplus";
  attribute C_HAS_AN : string;
  attribute C_HAS_AN of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_HAS_AXIL : string;
  attribute C_HAS_AXIL of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_HAS_MDIO : string;
  attribute C_HAS_MDIO of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_HAS_TEMAC : string;
  attribute C_HAS_TEMAC of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "TRUE";
  attribute C_IS_SGMII : string;
  attribute C_IS_SGMII of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_RX_GMII_CLK : string;
  attribute C_RX_GMII_CLK of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "TXOUTCLK";
  attribute C_SGMII_FABRIC_BUFFER : string;
  attribute C_SGMII_FABRIC_BUFFER of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "TRUE";
  attribute C_SGMII_PHY_MODE : string;
  attribute C_SGMII_PHY_MODE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_USE_LVDS : string;
  attribute C_USE_LVDS of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_USE_TBI : string;
  attribute C_USE_TBI of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_USE_TRANSCEIVER : string;
  attribute C_USE_TRANSCEIVER of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "TRUE";
  attribute GT_RX_BYTE_WIDTH : integer;
  attribute GT_RX_BYTE_WIDTH of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is 1;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "soft";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "yes";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "true";
begin
  resetdone <= \^resetdone\;
mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_v16_2_1
     port map (
      an_adv_config_val => '0',
      an_adv_config_vector(15 downto 0) => B"0000000000000000",
      an_enable => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_an_enable_UNCONNECTED,
      an_interrupt => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_an_interrupt_UNCONNECTED,
      an_restart_config => '0',
      basex_or_sgmii => '0',
      configuration_valid => '0',
      configuration_vector(4) => '0',
      configuration_vector(3 downto 1) => configuration_vector(2 downto 0),
      configuration_vector(0) => '0',
      correction_timer(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      dcm_locked => '1',
      drp_daddr(9 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_daddr_UNCONNECTED(9 downto 0),
      drp_dclk => '0',
      drp_den => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_den_UNCONNECTED,
      drp_di(15 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_di_UNCONNECTED(15 downto 0),
      drp_do(15 downto 0) => B"0000000000000000",
      drp_drdy => '0',
      drp_dwe => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_dwe_UNCONNECTED,
      drp_gnt => '0',
      drp_req => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_req_UNCONNECTED,
      en_cdet => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_en_cdet_UNCONNECTED,
      enablealign => enablealign,
      ewrap => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_ewrap_UNCONNECTED,
      gmii_isolate => gmii_isolate,
      gmii_rx_dv => gmii_rx_dv,
      gmii_rx_er => gmii_rx_er,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      gmii_tx_en => gmii_tx_en,
      gmii_tx_er => gmii_tx_er,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      gtx_clk => '0',
      link_timer_basex(9 downto 0) => B"0000000000",
      link_timer_sgmii(9 downto 0) => B"0000000000",
      link_timer_value(9 downto 0) => B"0000000000",
      loc_ref => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_loc_ref_UNCONNECTED,
      mdc => '0',
      mdio_in => '0',
      mdio_out => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_mdio_out_UNCONNECTED,
      mdio_tri => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_mdio_tri_UNCONNECTED,
      mgt_rx_reset => mgt_rx_reset,
      mgt_tx_reset => mgt_tx_reset,
      phyad(4 downto 0) => B"00000",
      pma_rx_clk0 => '0',
      pma_rx_clk1 => '0',
      powerdown => powerdown,
      reset => pma_reset_out,
      reset_done => \^resetdone\,
      rx_code_group0(9 downto 0) => B"0000000000",
      rx_code_group1(9 downto 0) => B"0000000000",
      rx_gt_nominal_latency(15 downto 0) => B"0000000011011000",
      rxbufstatus(1) => rxbufstatus(1),
      rxbufstatus(0) => '0',
      rxchariscomma(0) => rxchariscomma,
      rxcharisk(0) => rxcharisk,
      rxclkcorcnt(2) => '0',
      rxclkcorcnt(1 downto 0) => rxclkcorcnt(1 downto 0),
      rxdata(7 downto 0) => rxdata(7 downto 0),
      rxdisperr(0) => rxdisperr,
      rxnotintable(0) => rxnotintable,
      rxphy_correction_timer(63 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_rxphy_correction_timer_UNCONNECTED(63 downto 0),
      rxphy_ns_field(31 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_rxphy_ns_field_UNCONNECTED(31 downto 0),
      rxphy_s_field(47 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_rxphy_s_field_UNCONNECTED(47 downto 0),
      rxrecclk => '0',
      rxrundisp(0) => '0',
      s_axi_aclk => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arready => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_arready_UNCONNECTED,
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awready => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_awready_UNCONNECTED,
      s_axi_awvalid => '0',
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(31 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_resetn => '0',
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wready => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_wready_UNCONNECTED,
      s_axi_wvalid => '0',
      signal_detect => signal_detect,
      speed_is_100 => '0',
      speed_is_10_100 => '0',
      speed_selection(1 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_speed_selection_UNCONNECTED(1 downto 0),
      status_vector(15 downto 7) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_status_vector_UNCONNECTED(15 downto 7),
      status_vector(6 downto 0) => status_vector(6 downto 0),
      systemtimer_ns_field(31 downto 0) => B"00000000000000000000000000000000",
      systemtimer_s_field(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      tx_code_group(9 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_tx_code_group_UNCONNECTED(9 downto 0),
      txbuferr => txbuferr,
      txchardispmode => txchardispmode,
      txchardispval => txchardispval,
      txcharisk => txcharisk,
      txdata(7 downto 0) => txdata(7 downto 0),
      userclk => '0',
      userclk2 => userclk2
    );
sync_block_reset_done: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_sync_block
     port map (
      data_in => resetdone_i,
      resetdone => \^resetdone\,
      userclk2 => userclk2
    );
transceiver_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_transceiver
     port map (
      CLK => CLK,
      D(0) => txchardispval,
      Q(1 downto 0) => rxclkcorcnt(1 downto 0),
      SR(0) => mgt_rx_reset,
      data_in => resetdone_i,
      enablealign => enablealign,
      gtpowergood => gtpowergood,
      gtrefclk_out => gtrefclk_out,
      independent_clock_bufg => independent_clock_bufg,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      pma_reset_out => pma_reset_out,
      powerdown => powerdown,
      reset_sync5(0) => mgt_tx_reset,
      rxbufstatus(0) => rxbufstatus(1),
      rxchariscomma(0) => rxchariscomma,
      rxcharisk(0) => rxcharisk,
      \rxdata_reg[7]_0\(7 downto 0) => rxdata(7 downto 0),
      rxdisperr(0) => rxdisperr,
      rxn => rxn,
      rxnotintable(0) => rxnotintable,
      rxoutclk_out(0) => rxoutclk_out(0),
      rxp => rxp,
      rxuserclk2 => rxuserclk2,
      txbuferr => txbuferr,
      txchardispmode_reg_reg_0(0) => txchardispmode,
      txcharisk_reg_reg_0(0) => txcharisk,
      \txdata_reg_reg[7]_0\(7 downto 0) => txdata(7 downto 0),
      txn => txn,
      txoutclk_out(0) => txoutclk_out(0),
      txp => txp,
      userclk2 => userclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_support is
  port (
    gtrefclk_p : in STD_LOGIC;
    gtrefclk_n : in STD_LOGIC;
    gtrefclk_out : out STD_LOGIC;
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    userclk_out : out STD_LOGIC;
    userclk2_out : out STD_LOGIC;
    rxuserclk_out : out STD_LOGIC;
    rxuserclk2_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    pma_reset_out : out STD_LOGIC;
    mmcm_locked_out : out STD_LOGIC;
    resetdone : out STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en : in STD_LOGIC;
    gmii_tx_er : in STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv : out STD_LOGIC;
    gmii_rx_er : out STD_LOGIC;
    gmii_isolate : out STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 4 downto 0 );
    status_vector : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reset : in STD_LOGIC;
    gtpowergood : out STD_LOGIC;
    signal_detect : in STD_LOGIC
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_support : entity is "yes";
  attribute EXAMPLE_SIMULATION : integer;
  attribute EXAMPLE_SIMULATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_support : entity is 0;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_support;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_support is
  signal \<const0>\ : STD_LOGIC;
  signal \^gtrefclk_out\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal \^pma_reset_out\ : STD_LOGIC;
  signal rxoutclk : STD_LOGIC;
  signal \^rxuserclk2_out\ : STD_LOGIC;
  signal \^status_vector\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal txoutclk : STD_LOGIC;
  signal \^userclk2_out\ : STD_LOGIC;
  signal \^userclk_out\ : STD_LOGIC;
begin
  gtrefclk_out <= \^gtrefclk_out\;
  mmcm_locked_out <= \<const0>\;
  pma_reset_out <= \^pma_reset_out\;
  rxuserclk2_out <= \^rxuserclk2_out\;
  rxuserclk_out <= \^rxuserclk2_out\;
  status_vector(15) <= \<const0>\;
  status_vector(14) <= \<const0>\;
  status_vector(13) <= \<const0>\;
  status_vector(12) <= \<const0>\;
  status_vector(11) <= \<const0>\;
  status_vector(10) <= \<const0>\;
  status_vector(9) <= \<const0>\;
  status_vector(8) <= \<const0>\;
  status_vector(7) <= \<const0>\;
  status_vector(6 downto 0) <= \^status_vector\(6 downto 0);
  userclk2_out <= \^userclk2_out\;
  userclk_out <= \^userclk_out\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
core_clocking_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_clocking
     port map (
      gtrefclk_n => gtrefclk_n,
      gtrefclk_out => \^gtrefclk_out\,
      gtrefclk_p => gtrefclk_p,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      rxoutclk => rxoutclk,
      rxuserclk2 => \^rxuserclk2_out\,
      txoutclk => txoutclk,
      userclk => \^userclk_out\,
      userclk2 => \^userclk2_out\
    );
core_resets_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_resets
     port map (
      independent_clock_bufg => independent_clock_bufg,
      pma_reset_out => \^pma_reset_out\,
      reset => reset
    );
pcs_pma_block_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_block
     port map (
      CLK => \^userclk_out\,
      configuration_vector(2 downto 0) => configuration_vector(3 downto 1),
      gmii_isolate => gmii_isolate,
      gmii_rx_dv => gmii_rx_dv,
      gmii_rx_er => gmii_rx_er,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      gmii_tx_en => gmii_tx_en,
      gmii_tx_er => gmii_tx_er,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      gtpowergood => gtpowergood,
      gtrefclk_out => \^gtrefclk_out\,
      independent_clock_bufg => independent_clock_bufg,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      pma_reset_out => \^pma_reset_out\,
      resetdone => resetdone,
      rxn => rxn,
      rxoutclk_out(0) => rxoutclk,
      rxp => rxp,
      rxuserclk2 => \^rxuserclk2_out\,
      signal_detect => signal_detect,
      status_vector(6 downto 0) => \^status_vector\(6 downto 0),
      txn => txn,
      txoutclk_out(0) => txoutclk,
      txp => txp,
      userclk2 => \^userclk2_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    gtrefclk_p : in STD_LOGIC;
    gtrefclk_n : in STD_LOGIC;
    gtrefclk_out : out STD_LOGIC;
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    resetdone : out STD_LOGIC;
    userclk_out : out STD_LOGIC;
    userclk2_out : out STD_LOGIC;
    rxuserclk_out : out STD_LOGIC;
    rxuserclk2_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    pma_reset_out : out STD_LOGIC;
    mmcm_locked_out : out STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en : in STD_LOGIC;
    gmii_tx_er : in STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv : out STD_LOGIC;
    gmii_rx_er : out STD_LOGIC;
    gmii_isolate : out STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 4 downto 0 );
    status_vector : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reset : in STD_LOGIC;
    gtpowergood : out STD_LOGIC;
    signal_detect : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute EXAMPLE_SIMULATION : integer;
  attribute EXAMPLE_SIMULATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is 0;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^status_vector\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_inst_mmcm_locked_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_status_vector_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 7 );
  attribute EXAMPLE_SIMULATION of inst : label is 0;
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of inst : label is "gig_ethernet_pcs_pma_v16_2_1,Vivado 2020.2";
  attribute downgradeipidentifiedwarnings of inst : label is "yes";
begin
  mmcm_locked_out <= \<const1>\;
  status_vector(15) <= \<const0>\;
  status_vector(14) <= \<const0>\;
  status_vector(13) <= \<const0>\;
  status_vector(12) <= \<const0>\;
  status_vector(11) <= \<const0>\;
  status_vector(10) <= \<const0>\;
  status_vector(9) <= \<const0>\;
  status_vector(8) <= \<const0>\;
  status_vector(7) <= \<const0>\;
  status_vector(6 downto 0) <= \^status_vector\(6 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_support
     port map (
      configuration_vector(4) => '0',
      configuration_vector(3 downto 1) => configuration_vector(3 downto 1),
      configuration_vector(0) => '0',
      gmii_isolate => gmii_isolate,
      gmii_rx_dv => gmii_rx_dv,
      gmii_rx_er => gmii_rx_er,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      gmii_tx_en => gmii_tx_en,
      gmii_tx_er => gmii_tx_er,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      gtpowergood => gtpowergood,
      gtrefclk_n => gtrefclk_n,
      gtrefclk_out => gtrefclk_out,
      gtrefclk_p => gtrefclk_p,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_locked_out => NLW_inst_mmcm_locked_out_UNCONNECTED,
      pma_reset_out => pma_reset_out,
      reset => reset,
      resetdone => resetdone,
      rxn => rxn,
      rxp => rxp,
      rxuserclk2_out => rxuserclk2_out,
      rxuserclk_out => rxuserclk_out,
      signal_detect => signal_detect,
      status_vector(15 downto 7) => NLW_inst_status_vector_UNCONNECTED(15 downto 7),
      status_vector(6 downto 0) => \^status_vector\(6 downto 0),
      txn => txn,
      txp => txp,
      userclk2_out => userclk2_out,
      userclk_out => userclk_out
    );
end STRUCTURE;
