Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Mon Apr 10 11:53:47 2017
| Host         : Shana-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Main_timing_summary_routed.rpt -rpx Main_timing_summary_routed.rpx
| Design       : Main
| Device       : 7k160t-fbg676
| Speed File   : -2L  PRODUCTION 1.12 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 34 register/latch pins with no clock driven by root clock pin: M2/clk1/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: M2/pulse_out_0/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: M2/pulse_out_1/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 88 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.114        0.000                      0                  318        0.120        0.000                      0                  318        4.600        0.000                       0                   242  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_100mhz  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz          3.114        0.000                      0                  258        0.120        0.000                      0                  258        4.600        0.000                       0                   242  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_100mhz         clk_100mhz               3.384        0.000                      0                   60        0.361        0.000                      0                   60  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :            0  Failing Endpoints,  Worst Slack        3.114ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.114ns  (required time - arrival time)
  Source:                 M6/GPIOf0_reg[11]/C
                            (falling edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M6/LED_P2S/buffer_0/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz rise@10.000ns - clk_100mhz fall@5.000ns)
  Data Path Delay:        1.829ns  (logic 0.392ns (21.434%)  route 1.437ns (78.566%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.128ns = ( 14.128 - 10.000 ) 
    Source Clock Delay      (SCD):    4.512ns = ( 9.512 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     5.627 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     7.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     8.003 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.509     9.512    M6/clk_100mhz_IBUF_BUFG
    SLICE_X6Y57          FDCE                                         r  M6/GPIOf0_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDCE (Prop_fdce_C_Q)         0.263     9.775 f  M6/GPIOf0_reg[11]/Q
                         net (fo=1, routed)           0.475    10.250    M6/GPIOf0_reg_n_0_[11]
    SLICE_X6Y57          LUT6 (Prop_lut6_I3_O)        0.043    10.293 r  M6/LED_P2S_i_2/O
                         net (fo=1, routed)           0.309    10.602    M61/GPIOf0_reg[12]
    SLICE_X3Y52          LUT6 (Prop_lut6_I0_O)        0.043    10.646 r  M61/LED_P2S_i_1/O
                         net (fo=1, routed)           0.653    11.298    M6/LED_P2S/P_Data[0]
    SLICE_X0Y71          LUT6 (Prop_lut6_I0_O)        0.043    11.341 r  M6/LED_P2S/buffer_0_rstpot/O
                         net (fo=1, routed)           0.000    11.341    M6/LED_P2S/buffer_0_rstpot
    SLICE_X0Y71          FDRE                                         r  M6/LED_P2S/buffer_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521    10.521 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.763 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.365    14.128    M6/LED_P2S/clk
    SLICE_X0Y71          FDRE                                         r  M6/LED_P2S/buffer_0/C
                         clock pessimism              0.328    14.456    
                         clock uncertainty           -0.035    14.421    
    SLICE_X0Y71          FDRE (Setup_fdre_C_D)        0.034    14.455    M6/LED_P2S/buffer_0
  -------------------------------------------------------------------
                         required time                         14.455    
                         arrival time                         -11.341    
  -------------------------------------------------------------------
                         slack                                  3.114    

Slack (MET) :             3.132ns  (required time - arrival time)
  Source:                 M2/SW_OK_0/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M61/GPIOf0_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.825ns  (logic 0.223ns (12.220%)  route 1.602ns (87.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 9.140 - 5.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.455     4.458    M2/clk
    SLICE_X11Y59         FDRE                                         r  M2/SW_OK_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.223     4.681 r  M2/SW_OK_0/Q
                         net (fo=70, routed)          1.602     6.283    M61/SW_OK[0]
    SLICE_X3Y54          FDCE                                         r  M61/GPIOf0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.377     9.140    M61/clk_100mhz_IBUF_BUFG
    SLICE_X3Y54          FDCE                                         r  M61/GPIOf0_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.328     9.468    
                         clock uncertainty           -0.035     9.433    
    SLICE_X3Y54          FDCE (Setup_fdce_C_D)       -0.018     9.415    M61/GPIOf0_reg[0]
  -------------------------------------------------------------------
                         required time                          9.415    
                         arrival time                          -6.283    
  -------------------------------------------------------------------
                         slack                                  3.132    

Slack (MET) :             3.615ns  (required time - arrival time)
  Source:                 M2/SW_OK_7/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M61/GPIOf0_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.223ns (16.580%)  route 1.122ns (83.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 9.140 - 5.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.455     4.458    M2/clk
    SLICE_X11Y58         FDRE                                         r  M2/SW_OK_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.223     4.681 r  M2/SW_OK_7/Q
                         net (fo=84, routed)          1.122     5.803    M61/SW_OK[7]
    SLICE_X3Y52          FDCE                                         r  M61/GPIOf0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.377     9.140    M61/clk_100mhz_IBUF_BUFG
    SLICE_X3Y52          FDCE                                         r  M61/GPIOf0_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.328     9.468    
                         clock uncertainty           -0.035     9.433    
    SLICE_X3Y52          FDCE (Setup_fdce_C_D)       -0.015     9.418    M61/GPIOf0_reg[7]
  -------------------------------------------------------------------
                         required time                          9.418    
                         arrival time                          -5.803    
  -------------------------------------------------------------------
                         slack                                  3.615    

Slack (MET) :             3.667ns  (required time - arrival time)
  Source:                 M2/SW_OK_5/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M61/GPIOf0_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.223ns (17.415%)  route 1.058ns (82.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 9.140 - 5.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.455     4.458    M2/clk
    SLICE_X11Y59         FDRE                                         r  M2/SW_OK_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.223     4.681 r  M2/SW_OK_5/Q
                         net (fo=65, routed)          1.058     5.739    M61/SW_OK[5]
    SLICE_X3Y52          FDCE                                         r  M61/GPIOf0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.377     9.140    M61/clk_100mhz_IBUF_BUFG
    SLICE_X3Y52          FDCE                                         r  M61/GPIOf0_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.328     9.468    
                         clock uncertainty           -0.035     9.433    
    SLICE_X3Y52          FDCE (Setup_fdce_C_D)       -0.027     9.406    M61/GPIOf0_reg[5]
  -------------------------------------------------------------------
                         required time                          9.406    
                         arrival time                          -5.739    
  -------------------------------------------------------------------
                         slack                                  3.667    

Slack (MET) :             3.802ns  (required time - arrival time)
  Source:                 M2/SW_OK_6/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M61/GPIOf0_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.223ns (19.267%)  route 0.934ns (80.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 9.140 - 5.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.455     4.458    M2/clk
    SLICE_X11Y58         FDRE                                         r  M2/SW_OK_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.223     4.681 r  M2/SW_OK_6/Q
                         net (fo=84, routed)          0.934     5.616    M61/SW_OK[6]
    SLICE_X3Y52          FDCE                                         r  M61/GPIOf0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.377     9.140    M61/clk_100mhz_IBUF_BUFG
    SLICE_X3Y52          FDCE                                         r  M61/GPIOf0_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.328     9.468    
                         clock uncertainty           -0.035     9.433    
    SLICE_X3Y52          FDCE (Setup_fdce_C_D)       -0.015     9.418    M61/GPIOf0_reg[6]
  -------------------------------------------------------------------
                         required time                          9.418    
                         arrival time                          -5.616    
  -------------------------------------------------------------------
                         slack                                  3.802    

Slack (MET) :             3.989ns  (required time - arrival time)
  Source:                 M2/SW_OK_1/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M61/GPIOf0_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.259ns (26.753%)  route 0.709ns (73.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 9.140 - 5.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.455     4.458    M2/clk
    SLICE_X8Y59          FDRE                                         r  M2/SW_OK_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.259     4.717 r  M2/SW_OK_1/Q
                         net (fo=20, routed)          0.709     5.426    M61/SW_OK[1]
    SLICE_X3Y52          FDCE                                         r  M61/GPIOf0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.377     9.140    M61/clk_100mhz_IBUF_BUFG
    SLICE_X3Y52          FDCE                                         r  M61/GPIOf0_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.328     9.468    
                         clock uncertainty           -0.035     9.433    
    SLICE_X3Y52          FDCE (Setup_fdce_C_D)       -0.018     9.415    M61/GPIOf0_reg[1]
  -------------------------------------------------------------------
                         required time                          9.415    
                         arrival time                          -5.426    
  -------------------------------------------------------------------
                         slack                                  3.989    

Slack (MET) :             4.189ns  (required time - arrival time)
  Source:                 M2/SW_OK_15/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M6/GPIOf0_reg[15]/D
                            (falling edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.259ns (32.826%)  route 0.530ns (67.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.137ns = ( 9.137 - 5.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.456     4.459    M2/clk
    SLICE_X8Y57          FDRE                                         r  M2/SW_OK_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.259     4.718 r  M2/SW_OK_15/Q
                         net (fo=11, routed)          0.530     5.248    M6/SW_OK[7]
    SLICE_X6Y57          FDCE                                         r  M6/GPIOf0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.374     9.137    M6/clk_100mhz_IBUF_BUFG
    SLICE_X6Y57          FDCE                                         r  M6/GPIOf0_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.328     9.465    
                         clock uncertainty           -0.035     9.430    
    SLICE_X6Y57          FDCE (Setup_fdce_C_D)        0.007     9.437    M6/GPIOf0_reg[15]
  -------------------------------------------------------------------
                         required time                          9.437    
                         arrival time                          -5.248    
  -------------------------------------------------------------------
                         slack                                  4.189    

Slack (MET) :             4.272ns  (required time - arrival time)
  Source:                 M2/SW_OK_9/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M6/GPIOf0_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.223ns (34.306%)  route 0.427ns (65.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 9.140 - 5.000 ) 
    Source Clock Delay      (SCD):    4.512ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.509     4.512    M2/clk
    SLICE_X7Y56          FDRE                                         r  M2/SW_OK_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.223     4.735 r  M2/SW_OK_9/Q
                         net (fo=2, routed)           0.427     5.162    M6/SW_OK[1]
    SLICE_X2Y52          FDCE                                         r  M6/GPIOf0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.377     9.140    M6/clk_100mhz_IBUF_BUFG
    SLICE_X2Y52          FDCE                                         r  M6/GPIOf0_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.328     9.468    
                         clock uncertainty           -0.035     9.433    
    SLICE_X2Y52          FDCE (Setup_fdce_C_D)        0.001     9.434    M6/GPIOf0_reg[9]
  -------------------------------------------------------------------
                         required time                          9.434    
                         arrival time                          -5.162    
  -------------------------------------------------------------------
                         slack                                  4.272    

Slack (MET) :             4.351ns  (required time - arrival time)
  Source:                 M2/SW_OK_13/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M6/GPIOf0_reg[13]/D
                            (falling edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.223ns (37.433%)  route 0.373ns (62.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.137ns = ( 9.137 - 5.000 ) 
    Source Clock Delay      (SCD):    4.512ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.509     4.512    M2/clk
    SLICE_X7Y57          FDRE                                         r  M2/SW_OK_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.223     4.735 r  M2/SW_OK_13/Q
                         net (fo=2, routed)           0.373     5.108    M6/SW_OK[5]
    SLICE_X6Y57          FDCE                                         r  M6/GPIOf0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.374     9.137    M6/clk_100mhz_IBUF_BUFG
    SLICE_X6Y57          FDCE                                         r  M6/GPIOf0_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.354     9.491    
                         clock uncertainty           -0.035     9.456    
    SLICE_X6Y57          FDCE (Setup_fdce_C_D)        0.003     9.459    M6/GPIOf0_reg[13]
  -------------------------------------------------------------------
                         required time                          9.459    
                         arrival time                          -5.108    
  -------------------------------------------------------------------
                         slack                                  4.351    

Slack (MET) :             4.372ns  (required time - arrival time)
  Source:                 M2/SW_OK_12/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M6/GPIOf0_reg[12]/D
                            (falling edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.259ns (43.078%)  route 0.342ns (56.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.137ns = ( 9.137 - 5.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.456     4.459    M2/clk
    SLICE_X8Y57          FDRE                                         r  M2/SW_OK_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.259     4.718 r  M2/SW_OK_12/Q
                         net (fo=2, routed)           0.342     5.060    M6/SW_OK[4]
    SLICE_X6Y57          FDCE                                         r  M6/GPIOf0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.374     9.137    M6/clk_100mhz_IBUF_BUFG
    SLICE_X6Y57          FDCE                                         r  M6/GPIOf0_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.328     9.465    
                         clock uncertainty           -0.035     9.430    
    SLICE_X6Y57          FDCE (Setup_fdce_C_D)        0.003     9.433    M6/GPIOf0_reg[12]
  -------------------------------------------------------------------
                         required time                          9.433    
                         arrival time                          -5.060    
  -------------------------------------------------------------------
                         slack                                  4.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 M3/XLXI_1/buffer_11/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M3/XLXI_1/buffer_10/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.699%)  route 0.090ns (41.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.662     1.896    M3/XLXI_1/clk
    SLICE_X7Y61          FDRE                                         r  M3/XLXI_1/buffer_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.100     1.996 r  M3/XLXI_1/buffer_11/Q
                         net (fo=2, routed)           0.090     2.086    M3/XLXI_1/buffer[11]
    SLICE_X6Y61          LUT6 (Prop_lut6_I2_O)        0.028     2.114 r  M3/XLXI_1/buffer_10_rstpot/O
                         net (fo=1, routed)           0.000     2.114    M3/XLXI_1/buffer_10_rstpot
    SLICE_X6Y61          FDRE                                         r  M3/XLXI_1/buffer_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.882     2.355    M3/XLXI_1/clk
    SLICE_X6Y61          FDRE                                         r  M3/XLXI_1/buffer_10/C
                         clock pessimism             -0.448     1.907    
    SLICE_X6Y61          FDRE (Hold_fdre_C_D)         0.087     1.994    M3/XLXI_1/buffer_10
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 M3/XLXI_1/buffer_13/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M3/XLXI_1/buffer_12/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.699%)  route 0.090ns (41.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.632     1.866    M3/XLXI_1/clk
    SLICE_X9Y61          FDRE                                         r  M3/XLXI_1/buffer_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.100     1.966 r  M3/XLXI_1/buffer_13/Q
                         net (fo=2, routed)           0.090     2.056    M3/XLXI_1/buffer[13]
    SLICE_X8Y61          LUT6 (Prop_lut6_I2_O)        0.028     2.084 r  M3/XLXI_1/buffer_12_rstpot/O
                         net (fo=1, routed)           0.000     2.084    M3/XLXI_1/buffer_12_rstpot
    SLICE_X8Y61          FDRE                                         r  M3/XLXI_1/buffer_12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.852     2.325    M3/XLXI_1/clk
    SLICE_X8Y61          FDRE                                         r  M3/XLXI_1/buffer_12/C
                         clock pessimism             -0.448     1.877    
    SLICE_X8Y61          FDRE (Hold_fdre_C_D)         0.087     1.964    M3/XLXI_1/buffer_12
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 M3/XLXI_1/buffer_33/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M3/XLXI_1/buffer_32/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.360%)  route 0.103ns (44.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.660     1.894    M3/XLXI_1/clk
    SLICE_X5Y65          FDRE                                         r  M3/XLXI_1/buffer_33/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.100     1.994 r  M3/XLXI_1/buffer_33/Q
                         net (fo=2, routed)           0.103     2.097    M3/XLXI_1/buffer[33]
    SLICE_X6Y65          LUT6 (Prop_lut6_I2_O)        0.028     2.125 r  M3/XLXI_1/buffer_32_rstpot/O
                         net (fo=1, routed)           0.000     2.125    M3/XLXI_1/buffer_32_rstpot
    SLICE_X6Y65          FDRE                                         r  M3/XLXI_1/buffer_32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.878     2.351    M3/XLXI_1/clk
    SLICE_X6Y65          FDRE                                         r  M3/XLXI_1/buffer_32/C
                         clock pessimism             -0.445     1.906    
    SLICE_X6Y65          FDRE (Hold_fdre_C_D)         0.087     1.993    M3/XLXI_1/buffer_32
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 M3/XLXI_1/buffer_58/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M3/XLXI_1/buffer_57/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.121%)  route 0.104ns (44.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.661     1.895    M3/XLXI_1/clk
    SLICE_X5Y62          FDRE                                         r  M3/XLXI_1/buffer_58/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.100     1.995 r  M3/XLXI_1/buffer_58/Q
                         net (fo=2, routed)           0.104     2.099    M3/XLXI_1/buffer[58]
    SLICE_X6Y62          LUT6 (Prop_lut6_I2_O)        0.028     2.127 r  M3/XLXI_1/buffer_57_rstpot/O
                         net (fo=1, routed)           0.000     2.127    M3/XLXI_1/buffer_57_rstpot
    SLICE_X6Y62          FDRE                                         r  M3/XLXI_1/buffer_57/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.880     2.353    M3/XLXI_1/clk
    SLICE_X6Y62          FDRE                                         r  M3/XLXI_1/buffer_57/C
                         clock pessimism             -0.445     1.908    
    SLICE_X6Y62          FDRE (Hold_fdre_C_D)         0.087     1.995    M3/XLXI_1/buffer_57
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 M3/XLXI_1/buffer_60/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M3/XLXI_1/buffer_59/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.128ns (58.912%)  route 0.089ns (41.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.661     1.895    M3/XLXI_1/clk
    SLICE_X4Y62          FDRE                                         r  M3/XLXI_1/buffer_60/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.100     1.995 r  M3/XLXI_1/buffer_60/Q
                         net (fo=2, routed)           0.089     2.084    M3/XLXI_1/buffer[60]
    SLICE_X5Y62          LUT6 (Prop_lut6_I2_O)        0.028     2.112 r  M3/XLXI_1/buffer_59_rstpot/O
                         net (fo=1, routed)           0.000     2.112    M3/XLXI_1/buffer_59_rstpot
    SLICE_X5Y62          FDRE                                         r  M3/XLXI_1/buffer_59/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.880     2.353    M3/XLXI_1/clk
    SLICE_X5Y62          FDRE                                         r  M3/XLXI_1/buffer_59/C
                         clock pessimism             -0.447     1.906    
    SLICE_X5Y62          FDRE (Hold_fdre_C_D)         0.060     1.966    M3/XLXI_1/buffer_59
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 M3/XLXI_1/buffer_29/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M3/XLXI_1/buffer_28/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.334%)  route 0.099ns (43.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.658     1.892    M3/XLXI_1/clk
    SLICE_X5Y67          FDRE                                         r  M3/XLXI_1/buffer_29/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.100     1.992 r  M3/XLXI_1/buffer_29/Q
                         net (fo=2, routed)           0.099     2.091    M3/XLXI_1/buffer[29]
    SLICE_X7Y67          LUT6 (Prop_lut6_I2_O)        0.028     2.119 r  M3/XLXI_1/buffer_28_rstpot/O
                         net (fo=1, routed)           0.000     2.119    M3/XLXI_1/buffer_28_rstpot
    SLICE_X7Y67          FDRE                                         r  M3/XLXI_1/buffer_28/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.876     2.349    M3/XLXI_1/clk
    SLICE_X7Y67          FDRE                                         r  M3/XLXI_1/buffer_28/C
                         clock pessimism             -0.445     1.904    
    SLICE_X7Y67          FDRE (Hold_fdre_C_D)         0.061     1.965    M3/XLXI_1/buffer_28
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 M3/XLXI_1/buffer_6/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M3/XLXI_1/buffer_5/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (49.095%)  route 0.133ns (50.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.660     1.894    M3/XLXI_1/clk
    SLICE_X4Y64          FDRE                                         r  M3/XLXI_1/buffer_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.100     1.994 r  M3/XLXI_1/buffer_6/Q
                         net (fo=2, routed)           0.133     2.127    M3/XLXI_1/buffer[6]
    SLICE_X3Y64          LUT6 (Prop_lut6_I2_O)        0.028     2.155 r  M3/XLXI_1/buffer_5_rstpot/O
                         net (fo=1, routed)           0.000     2.155    M3/XLXI_1/buffer_5_rstpot
    SLICE_X3Y64          FDRE                                         r  M3/XLXI_1/buffer_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.880     2.353    M3/XLXI_1/clk
    SLICE_X3Y64          FDRE                                         r  M3/XLXI_1/buffer_5/C
                         clock pessimism             -0.427     1.926    
    SLICE_X3Y64          FDRE (Hold_fdre_C_D)         0.060     1.986    M3/XLXI_1/buffer_5
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 M6/LED_P2S/shift_count_3/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M6/LED_P2S/shift_count_3/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.179ns (73.416%)  route 0.065ns (26.584%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.659     1.893    M6/LED_P2S/clk
    SLICE_X0Y67          FDCE                                         r  M6/LED_P2S/shift_count_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.100     1.993 r  M6/LED_P2S/shift_count_3/Q
                         net (fo=6, routed)           0.065     2.058    M6/LED_P2S/shift_count[3]
    SLICE_X0Y67          MUXF7 (Prop_muxf7_S_O)       0.079     2.137 r  M6/LED_P2S/shift_count_3_dpot/O
                         net (fo=1, routed)           0.000     2.137    M6/LED_P2S/shift_count_3_dpot
    SLICE_X0Y67          FDCE                                         r  M6/LED_P2S/shift_count_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.877     2.350    M6/LED_P2S/clk
    SLICE_X0Y67          FDCE                                         r  M6/LED_P2S/shift_count_3/C
                         clock pessimism             -0.457     1.893    
    SLICE_X0Y67          FDCE (Hold_fdce_C_D)         0.070     1.963    M6/LED_P2S/shift_count_3
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 M2/counter1_10/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/counter1_10/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.571%)  route 0.107ns (45.429%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.633     1.867    M2/clk
    SLICE_X13Y55         FDRE                                         r  M2/counter1_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y55         FDRE (Prop_fdre_C_Q)         0.100     1.967 r  M2/counter1_10/Q
                         net (fo=4, routed)           0.107     2.073    M2/counter1[10]
    SLICE_X13Y55         LUT6 (Prop_lut6_I1_O)        0.028     2.101 r  M2/counter1_10_rstpot/O
                         net (fo=1, routed)           0.000     2.101    M2/counter1_10_rstpot
    SLICE_X13Y55         FDRE                                         r  M2/counter1_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.853     2.326    M2/clk
    SLICE_X13Y55         FDRE                                         r  M2/counter1_10/C
                         clock pessimism             -0.459     1.867    
    SLICE_X13Y55         FDRE (Hold_fdre_C_D)         0.060     1.927    M2/counter1_10
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 M6/LED_P2S/buffer_12/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M6/LED_P2S/buffer_11/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (51.957%)  route 0.118ns (48.042%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.657     1.891    M6/LED_P2S/clk
    SLICE_X1Y69          FDRE                                         r  M6/LED_P2S/buffer_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.100     1.991 r  M6/LED_P2S/buffer_12/Q
                         net (fo=2, routed)           0.118     2.109    M6/LED_P2S/buffer[12]
    SLICE_X0Y69          LUT5 (Prop_lut5_I1_O)        0.028     2.137 r  M6/LED_P2S/buffer_11_rstpot/O
                         net (fo=1, routed)           0.000     2.137    M6/LED_P2S/buffer_11_rstpot
    SLICE_X0Y69          FDRE                                         r  M6/LED_P2S/buffer_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.875     2.348    M6/LED_P2S/clk
    SLICE_X0Y69          FDRE                                         r  M6/LED_P2S/buffer_11/C
                         clock pessimism             -0.446     1.902    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.060     1.962    M6/LED_P2S/buffer_11
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         10.000      8.592      BUFGCTRL_X0Y0  clk_100mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X3Y62    M3/XLXI_1/start_0/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X12Y59   M2/sw_temp_12/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X12Y59   M2/sw_temp_13/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X7Y61    M5/disp_data_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X6Y61    M5/disp_data_reg[24]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X6Y57    M6/GPIOf0_reg[14]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X6Y57    M6/GPIOf0_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X3Y62    M6/LED_P2S/start_0/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X1Y66    M6/LED_P2S/start_1/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X6Y57    M6/GPIOf0_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X6Y57    M6/GPIOf0_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X1Y66    M6/LED_P2S/start_1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X3Y62    M3/XLXI_1/start_0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X3Y62    M3/XLXI_1/start_0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X12Y59   M2/sw_temp_12/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X12Y59   M2/sw_temp_13/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X7Y61    M5/disp_data_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X6Y61    M5/disp_data_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X6Y57    M6/GPIOf0_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X5Y54    M6/GPIOf0_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X5Y54    M61/GPIOf0_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X5Y54    M61/GPIOf0_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X5Y54    M61/GPIOf0_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X2Y58    M1/clkdiv_reg[23]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X2Y59    M1/clkdiv_reg[24]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X2Y59    M1/clkdiv_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X9Y52    M2/RSTN_temp/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X10Y59   M2/rst_counter_24/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X10Y59   M2/rst_counter_24/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :            0  Failing Endpoints,  Worst Slack        3.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M6/GPIOf0_reg[8]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.259ns (18.758%)  route 1.122ns (81.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.138ns = ( 9.138 - 5.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.455     4.458    M2/clk
    SLICE_X8Y58          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.259     4.717 f  M2/rst/Q
                         net (fo=64, routed)          1.122     5.839    M6/rst
    SLICE_X5Y54          FDCE                                         f  M6/GPIOf0_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.375     9.138    M6/clk_100mhz_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  M6/GPIOf0_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.328     9.466    
                         clock uncertainty           -0.035     9.431    
    SLICE_X5Y54          FDCE (Recov_fdce_C_CLR)     -0.208     9.223    M6/GPIOf0_reg[8]
  -------------------------------------------------------------------
                         required time                          9.223    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M61/GPIOf0_reg[2]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.259ns (18.758%)  route 1.122ns (81.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.138ns = ( 9.138 - 5.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.455     4.458    M2/clk
    SLICE_X8Y58          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.259     4.717 f  M2/rst/Q
                         net (fo=64, routed)          1.122     5.839    M61/rst
    SLICE_X5Y54          FDCE                                         f  M61/GPIOf0_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.375     9.138    M61/clk_100mhz_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  M61/GPIOf0_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.328     9.466    
                         clock uncertainty           -0.035     9.431    
    SLICE_X5Y54          FDCE (Recov_fdce_C_CLR)     -0.208     9.223    M61/GPIOf0_reg[2]
  -------------------------------------------------------------------
                         required time                          9.223    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M61/GPIOf0_reg[3]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.259ns (18.758%)  route 1.122ns (81.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.138ns = ( 9.138 - 5.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.455     4.458    M2/clk
    SLICE_X8Y58          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.259     4.717 f  M2/rst/Q
                         net (fo=64, routed)          1.122     5.839    M61/rst
    SLICE_X5Y54          FDCE                                         f  M61/GPIOf0_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.375     9.138    M61/clk_100mhz_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  M61/GPIOf0_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.328     9.466    
                         clock uncertainty           -0.035     9.431    
    SLICE_X5Y54          FDCE (Recov_fdce_C_CLR)     -0.208     9.223    M61/GPIOf0_reg[3]
  -------------------------------------------------------------------
                         required time                          9.223    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M61/GPIOf0_reg[4]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.259ns (18.758%)  route 1.122ns (81.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.138ns = ( 9.138 - 5.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.455     4.458    M2/clk
    SLICE_X8Y58          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.259     4.717 f  M2/rst/Q
                         net (fo=64, routed)          1.122     5.839    M61/rst
    SLICE_X5Y54          FDCE                                         f  M61/GPIOf0_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.375     9.138    M61/clk_100mhz_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  M61/GPIOf0_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.328     9.466    
                         clock uncertainty           -0.035     9.431    
    SLICE_X5Y54          FDCE (Recov_fdce_C_CLR)     -0.208     9.223    M61/GPIOf0_reg[4]
  -------------------------------------------------------------------
                         required time                          9.223    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.570ns  (required time - arrival time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M61/GPIOf0_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.259ns (21.646%)  route 0.938ns (78.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 9.140 - 5.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.455     4.458    M2/clk
    SLICE_X8Y58          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.259     4.717 f  M2/rst/Q
                         net (fo=64, routed)          0.938     5.655    M61/rst
    SLICE_X3Y52          FDCE                                         f  M61/GPIOf0_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.377     9.140    M61/clk_100mhz_IBUF_BUFG
    SLICE_X3Y52          FDCE                                         r  M61/GPIOf0_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.328     9.468    
                         clock uncertainty           -0.035     9.433    
    SLICE_X3Y52          FDCE (Recov_fdce_C_CLR)     -0.208     9.225    M61/GPIOf0_reg[1]
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -5.655    
  -------------------------------------------------------------------
                         slack                                  3.570    

Slack (MET) :             3.570ns  (required time - arrival time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M61/GPIOf0_reg[5]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.259ns (21.646%)  route 0.938ns (78.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 9.140 - 5.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.455     4.458    M2/clk
    SLICE_X8Y58          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.259     4.717 f  M2/rst/Q
                         net (fo=64, routed)          0.938     5.655    M61/rst
    SLICE_X3Y52          FDCE                                         f  M61/GPIOf0_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.377     9.140    M61/clk_100mhz_IBUF_BUFG
    SLICE_X3Y52          FDCE                                         r  M61/GPIOf0_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.328     9.468    
                         clock uncertainty           -0.035     9.433    
    SLICE_X3Y52          FDCE (Recov_fdce_C_CLR)     -0.208     9.225    M61/GPIOf0_reg[5]
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -5.655    
  -------------------------------------------------------------------
                         slack                                  3.570    

Slack (MET) :             3.570ns  (required time - arrival time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M61/GPIOf0_reg[6]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.259ns (21.646%)  route 0.938ns (78.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 9.140 - 5.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.455     4.458    M2/clk
    SLICE_X8Y58          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.259     4.717 f  M2/rst/Q
                         net (fo=64, routed)          0.938     5.655    M61/rst
    SLICE_X3Y52          FDCE                                         f  M61/GPIOf0_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.377     9.140    M61/clk_100mhz_IBUF_BUFG
    SLICE_X3Y52          FDCE                                         r  M61/GPIOf0_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.328     9.468    
                         clock uncertainty           -0.035     9.433    
    SLICE_X3Y52          FDCE (Recov_fdce_C_CLR)     -0.208     9.225    M61/GPIOf0_reg[6]
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -5.655    
  -------------------------------------------------------------------
                         slack                                  3.570    

Slack (MET) :             3.570ns  (required time - arrival time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M61/GPIOf0_reg[7]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.259ns (21.646%)  route 0.938ns (78.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 9.140 - 5.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.455     4.458    M2/clk
    SLICE_X8Y58          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.259     4.717 f  M2/rst/Q
                         net (fo=64, routed)          0.938     5.655    M61/rst
    SLICE_X3Y52          FDCE                                         f  M61/GPIOf0_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.377     9.140    M61/clk_100mhz_IBUF_BUFG
    SLICE_X3Y52          FDCE                                         r  M61/GPIOf0_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.328     9.468    
                         clock uncertainty           -0.035     9.433    
    SLICE_X3Y52          FDCE (Recov_fdce_C_CLR)     -0.208     9.225    M61/GPIOf0_reg[7]
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -5.655    
  -------------------------------------------------------------------
                         slack                                  3.570    

Slack (MET) :             3.627ns  (required time - arrival time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M6/GPIOf0_reg[9]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.259ns (21.646%)  route 0.938ns (78.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 9.140 - 5.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.455     4.458    M2/clk
    SLICE_X8Y58          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.259     4.717 f  M2/rst/Q
                         net (fo=64, routed)          0.938     5.655    M6/rst
    SLICE_X2Y52          FDCE                                         f  M6/GPIOf0_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.377     9.140    M6/clk_100mhz_IBUF_BUFG
    SLICE_X2Y52          FDCE                                         r  M6/GPIOf0_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.328     9.468    
                         clock uncertainty           -0.035     9.433    
    SLICE_X2Y52          FDCE (Recov_fdce_C_CLR)     -0.151     9.282    M6/GPIOf0_reg[9]
  -------------------------------------------------------------------
                         required time                          9.282    
                         arrival time                          -5.655    
  -------------------------------------------------------------------
                         slack                                  3.627    

Slack (MET) :             3.667ns  (required time - arrival time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M61/GPIOf0_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.259ns (23.554%)  route 0.841ns (76.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 9.140 - 5.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.455     4.458    M2/clk
    SLICE_X8Y58          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.259     4.717 f  M2/rst/Q
                         net (fo=64, routed)          0.841     5.558    M61/rst
    SLICE_X3Y54          FDCE                                         f  M61/GPIOf0_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.377     9.140    M61/clk_100mhz_IBUF_BUFG
    SLICE_X3Y54          FDCE                                         r  M61/GPIOf0_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.328     9.468    
                         clock uncertainty           -0.035     9.433    
    SLICE_X3Y54          FDCE (Recov_fdce_C_CLR)     -0.208     9.225    M61/GPIOf0_reg[0]
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -5.558    
  -------------------------------------------------------------------
                         slack                                  3.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/clkdiv_reg[20]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.118ns (31.593%)  route 0.256ns (68.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.633     1.867    M2/clk
    SLICE_X8Y58          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.118     1.985 f  M2/rst/Q
                         net (fo=64, routed)          0.256     2.240    M1/rst
    SLICE_X2Y58          FDCE                                         f  M1/clkdiv_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.884     2.357    M1/clk_100mhz_IBUF_BUFG
    SLICE_X2Y58          FDCE                                         r  M1/clkdiv_reg[20]/C
                         clock pessimism             -0.427     1.930    
    SLICE_X2Y58          FDCE (Remov_fdce_C_CLR)     -0.050     1.880    M1/clkdiv_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/clkdiv_reg[21]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.118ns (31.593%)  route 0.256ns (68.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.633     1.867    M2/clk
    SLICE_X8Y58          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.118     1.985 f  M2/rst/Q
                         net (fo=64, routed)          0.256     2.240    M1/rst
    SLICE_X2Y58          FDCE                                         f  M1/clkdiv_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.884     2.357    M1/clk_100mhz_IBUF_BUFG
    SLICE_X2Y58          FDCE                                         r  M1/clkdiv_reg[21]/C
                         clock pessimism             -0.427     1.930    
    SLICE_X2Y58          FDCE (Remov_fdce_C_CLR)     -0.050     1.880    M1/clkdiv_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/clkdiv_reg[22]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.118ns (31.593%)  route 0.256ns (68.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.633     1.867    M2/clk
    SLICE_X8Y58          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.118     1.985 f  M2/rst/Q
                         net (fo=64, routed)          0.256     2.240    M1/rst
    SLICE_X2Y58          FDCE                                         f  M1/clkdiv_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.884     2.357    M1/clk_100mhz_IBUF_BUFG
    SLICE_X2Y58          FDCE                                         r  M1/clkdiv_reg[22]/C
                         clock pessimism             -0.427     1.930    
    SLICE_X2Y58          FDCE (Remov_fdce_C_CLR)     -0.050     1.880    M1/clkdiv_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/clkdiv_reg[23]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.118ns (31.593%)  route 0.256ns (68.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.633     1.867    M2/clk
    SLICE_X8Y58          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.118     1.985 f  M2/rst/Q
                         net (fo=64, routed)          0.256     2.240    M1/rst
    SLICE_X2Y58          FDCE                                         f  M1/clkdiv_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.884     2.357    M1/clk_100mhz_IBUF_BUFG
    SLICE_X2Y58          FDCE                                         r  M1/clkdiv_reg[23]/C
                         clock pessimism             -0.427     1.930    
    SLICE_X2Y58          FDCE (Remov_fdce_C_CLR)     -0.050     1.880    M1/clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/clkdiv_reg[16]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.118ns (28.109%)  route 0.302ns (71.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.633     1.867    M2/clk
    SLICE_X8Y58          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.118     1.985 f  M2/rst/Q
                         net (fo=64, routed)          0.302     2.287    M1/rst
    SLICE_X2Y57          FDCE                                         f  M1/clkdiv_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.884     2.357    M1/clk_100mhz_IBUF_BUFG
    SLICE_X2Y57          FDCE                                         r  M1/clkdiv_reg[16]/C
                         clock pessimism             -0.427     1.930    
    SLICE_X2Y57          FDCE (Remov_fdce_C_CLR)     -0.050     1.880    M1/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/clkdiv_reg[17]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.118ns (28.109%)  route 0.302ns (71.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.633     1.867    M2/clk
    SLICE_X8Y58          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.118     1.985 f  M2/rst/Q
                         net (fo=64, routed)          0.302     2.287    M1/rst
    SLICE_X2Y57          FDCE                                         f  M1/clkdiv_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.884     2.357    M1/clk_100mhz_IBUF_BUFG
    SLICE_X2Y57          FDCE                                         r  M1/clkdiv_reg[17]/C
                         clock pessimism             -0.427     1.930    
    SLICE_X2Y57          FDCE (Remov_fdce_C_CLR)     -0.050     1.880    M1/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/clkdiv_reg[18]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.118ns (28.109%)  route 0.302ns (71.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.633     1.867    M2/clk
    SLICE_X8Y58          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.118     1.985 f  M2/rst/Q
                         net (fo=64, routed)          0.302     2.287    M1/rst
    SLICE_X2Y57          FDCE                                         f  M1/clkdiv_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.884     2.357    M1/clk_100mhz_IBUF_BUFG
    SLICE_X2Y57          FDCE                                         r  M1/clkdiv_reg[18]/C
                         clock pessimism             -0.427     1.930    
    SLICE_X2Y57          FDCE (Remov_fdce_C_CLR)     -0.050     1.880    M1/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/clkdiv_reg[19]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.118ns (28.109%)  route 0.302ns (71.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.633     1.867    M2/clk
    SLICE_X8Y58          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.118     1.985 f  M2/rst/Q
                         net (fo=64, routed)          0.302     2.287    M1/rst
    SLICE_X2Y57          FDCE                                         f  M1/clkdiv_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.884     2.357    M1/clk_100mhz_IBUF_BUFG
    SLICE_X2Y57          FDCE                                         r  M1/clkdiv_reg[19]/C
                         clock pessimism             -0.427     1.930    
    SLICE_X2Y57          FDCE (Remov_fdce_C_CLR)     -0.050     1.880    M1/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/clkdiv_reg[24]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.118ns (24.991%)  route 0.354ns (75.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.633     1.867    M2/clk
    SLICE_X8Y58          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.118     1.985 f  M2/rst/Q
                         net (fo=64, routed)          0.354     2.339    M1/rst
    SLICE_X2Y59          FDCE                                         f  M1/clkdiv_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.884     2.357    M1/clk_100mhz_IBUF_BUFG
    SLICE_X2Y59          FDCE                                         r  M1/clkdiv_reg[24]/C
                         clock pessimism             -0.427     1.930    
    SLICE_X2Y59          FDCE (Remov_fdce_C_CLR)     -0.050     1.880    M1/clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/clkdiv_reg[25]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.118ns (24.991%)  route 0.354ns (75.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.633     1.867    M2/clk
    SLICE_X8Y58          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.118     1.985 f  M2/rst/Q
                         net (fo=64, routed)          0.354     2.339    M1/rst
    SLICE_X2Y59          FDCE                                         f  M1/clkdiv_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.884     2.357    M1/clk_100mhz_IBUF_BUFG
    SLICE_X2Y59          FDCE                                         r  M1/clkdiv_reg[25]/C
                         clock pessimism             -0.427     1.930    
    SLICE_X2Y59          FDCE (Remov_fdce_C_CLR)     -0.050     1.880    M1/clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.459    





