{
    "code": "module TopModule (\n    input logic clk,\n    input logic in,\n    input logic reset,\n    output logic [7:0] out_byte,\n    output logic done\n);\n\n    typedef enum logic [1:0] {\n        IDLE,\n        RECEIVING,\n        STOPCHECK,\n        ERRORRECOVERY\n    } state_t;\n\n    state_t current_state, next_state;\n    logic [2:0] bit_count;\n    logic [7:0] data_buffer;\n\n    always_ff @(posedge clk) begin\n        if (reset) begin\n            current_state <= IDLE;\n            out_byte <= 8'b0;\n            done <= 1'b0;\n            bit_count <= 3'b0;\n        end else begin\n            current_state <= next_state;\n            if (current_state == RECEIVING) begin\n                data_buffer[bit_count] <= in;\n                bit_count <= bit_count + 1;\n            end\n            if (current_state == STOPCHECK && next_state == IDLE) begin\n                out_byte <= data_buffer;\n                done <= 1'b1;\n            end else begin\n                done <= 1'b0;\n            end\n        end\n    end\n\n    always_comb begin\n        next_state = current_state;\n        case (current_state)\n            IDLE: begin\n                if (in == 1'b0) begin\n                    next_state = RECEIVING;\n                    bit_count = 3'b0;\n                end\n            end\n            RECEIVING: begin\n                if (bit_count == 3'b111) begin\n                    next_state = STOPCHECK;\n                end\n            end\n            STOPCHECK: begin\n                if (in == 1'b1) begin\n                    next_state = IDLE;\n                end else begin\n                    next_state = ERRORRECOVERY;\n                end\n            end\n            ERRORRECOVERY: begin\n                if (in == 1'b1) begin\n                    next_state = IDLE;\n                end\n            end\n        endcase\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 26,
        "passfail": "R"
    },
    "iterations_used": 1
}