
---------- Begin Simulation Statistics ----------
final_tick                                85798903125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    685                       # Simulator instruction rate (inst/s)
host_mem_usage                               21399032                       # Number of bytes of host memory used
host_op_rate                                      703                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 99365.93                       # Real time elapsed on the host
host_tick_rate                                 351687                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    68104745                       # Number of instructions simulated
sim_ops                                      69883029                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.034946                       # Number of seconds simulated
sim_ticks                                 34945725625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.933833                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  247203                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               317196                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3053                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             21519                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            330108                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              34816                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           41969                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             7153                       # Number of indirect misses.
system.cpu.branchPred.lookups                  564546                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   91189                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4075                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3697156                       # Number of instructions committed
system.cpu.committedOps                       3984160                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.640092                       # CPI: cycles per instruction
system.cpu.discardedOps                         62722                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2651582                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            585313                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           258004                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5386233                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.378775                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     2971                       # number of quiesce instructions executed
system.cpu.numCycles                          9760832                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      2971                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2926233     73.45%     73.45% # Class of committed instruction
system.cpu.op_class_0::IntMult                   7612      0.19%     73.64% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::MemRead                 639802     16.06%     89.70% # Class of committed instruction
system.cpu.op_class_0::MemWrite                410513     10.30%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3984160                       # Class of committed instruction
system.cpu.quiesceCycles                     46152329                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4374599                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          990                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        14956                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         30059                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1328482                       # Transaction distribution
system.membus.trans_dist::ReadResp            1342346                       # Transaction distribution
system.membus.trans_dist::WriteReq             708776                       # Transaction distribution
system.membus.trans_dist::WriteResp            708776                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2583                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12348                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1240                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1240                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          11324                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2555                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        33784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        33784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        12042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        11261                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        48076                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        71503                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4014383                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      4014383                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4119670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       724736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       724736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        24084                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       405120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        66299                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       498575                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    128458996                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    128458996                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               129682307                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2054432                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000494                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.022211                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2053418     99.95%     99.95% # Request fanout histogram
system.membus.snoop_fanout::1                    1014      0.05%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2054432                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5248020614                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              15.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            60899998                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            32960968                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            11751500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           54777030                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         8095168955                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             23.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy           57348250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      5626096                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1406524                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      7032620                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1406524                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      5626096                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      7032620                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      7032620                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      7032620                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     14065239                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1429504                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1429504                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      2740986                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      2740984                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          630                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        19440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        27382                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        48076                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       122976                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       159840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        73728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      7997584                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      8071312                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3382                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3382                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      8340978                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          990                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        21384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        43031                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        66299                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1967196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2557020                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1179648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    127961292                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    129140940                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        54028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        54028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    132752175                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        14167183500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             40.5                       # Network utilization (%)
system.acctest.local_bus.numRequests          9133751                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          742                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.19                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  11445601810                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         32.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   7031800000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         20.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       737280                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       165888                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     11252192                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4219572                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5626096                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     21097859                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5626096                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4219572                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9845668                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     11252192                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9845668                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      9845668                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     30943527                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        54028                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       201484                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1691                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149147                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4219572                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9845668                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14065239                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4219572                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1546055                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5765626                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4219572                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14065239                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1546055                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      19830866                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1325471                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1325456                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       681728                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       681728                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        43056                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      3961942                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1705                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      4014383                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1377372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    126781708                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        54156                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    128458996                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2455590                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2455590    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2455590                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   5673253615                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         16.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   7308975000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         20.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     35945184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1179648                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38107872                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984156                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967196                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8986296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        36864                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9053880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276528                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1028600304                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     28130479                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     33756575                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1090487358                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     28130479                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     28162414                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     56292893                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1056730783                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     56292893                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     33756575                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1146780251                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    114032652                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     42401792                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    156827660                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     63700992                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     85559500                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    149260492                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     28508163                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1325056                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     29845507                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     15925248                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      2673737                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     18598985                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      5626096                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3263135905                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1213361327                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      5626096                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4487749423                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1822855038                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2448353796                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4271208834                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      5626096                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5085990942                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3661715123                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      5626096                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8758958257                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       724736                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3072                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       727808                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       724736                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       724736                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        11324                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           48                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        11372                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     20738903                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        87908                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       20826810                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     20738903                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     20738903                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     20738903                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        87908                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      20826810                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       394332                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     84380108                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        54348                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         239808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           85068596                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       165312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     42401792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        43795904                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         6168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1318442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          852                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3747                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1329209                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2583                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       662528                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             684311                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     11284127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2414604547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1555212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6862298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2434306184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4730536                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     28130479                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1213361327                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5626096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1406524                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1253254961                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4730536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     39414606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3627965874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5626096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1406524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1555212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6862298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3687561145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2583.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     21528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1980018.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       856.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3745.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000239452000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1401                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1401                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2381797                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             728717                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1329218                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     684311                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1329218                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   684311                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    959                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             83056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             83056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             83001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             83021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             83000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             83036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             83039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             82973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             82959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             82979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            83044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            83019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            82985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            82984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            83045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            83062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             42759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             42778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             42771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             42786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             42761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             42779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             42785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             42776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             42779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             42764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            42784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            42769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            42742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            42763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            42752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            42762                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.49                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  43673011010                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6641295000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             78539809760                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32879.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59129.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2048                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1238627                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  636355                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     6                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1329212                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               684311                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1162155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   46789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   46551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   46431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     953                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    3453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    575                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  50100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 114952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 109277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  51186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  13645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  13853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   6180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   6093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   6076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   6157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   6207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   3957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   5587                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       137585                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    936.156005                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   852.838870                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.190292                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4175      3.03%      3.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3274      2.38%      5.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1844      1.34%      6.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2430      1.77%      8.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2496      1.81%     10.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1735      1.26%     11.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1866      1.36%     12.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2696      1.96%     14.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       117069     85.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       137585                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1401                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     948.023555                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1187.889682                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           744     53.10%     53.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            3      0.21%     53.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.14%     53.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.07%     53.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.07%     53.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.14%     53.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          194     13.85%     67.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.07%     67.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.07%     67.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            2      0.14%     67.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.07%     67.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.14%     68.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          317     22.63%     90.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.07%     90.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.07%     90.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.07%     90.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.07%     91.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.07%     91.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           60      4.28%     95.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            3      0.21%     95.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.07%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           61      4.35%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1401                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1401                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     488.443969                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    120.594857                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    499.741380                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            692     49.39%     49.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            25      1.78%     51.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             9      0.64%     51.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            4      0.29%     52.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.14%     52.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            5      0.36%     52.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.21%     52.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.14%     52.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.14%     53.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.14%     53.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            4      0.29%     53.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.14%     53.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.07%     53.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.07%     53.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.07%     53.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            2      0.14%     54.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            2      0.14%     54.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.07%     54.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           10      0.71%     54.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          631     45.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1401                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               85008576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   61376                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                43795840                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                85069172                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             43795904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2432.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1253.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2434.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1253.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        28.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   34945896125                       # Total gap between requests
system.mem_ctrls.avgGap                      17355.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       394332                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     84319180                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        54604                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       239680                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       166720                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       983040                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     42401792                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        47680                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 11284126.826598124579                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2412861043.574338436127                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1562537.306735349819                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6858635.661825665273                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4770826.675315315835                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 28130478.976139444858                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1213361326.504148006439                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5626095.795227888972                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1364401.486798430094                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         6168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1318447                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          856                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3747                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2583                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       662528                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    586698880                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  77711201925                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     80703645                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    161205310                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  41565069799                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  11615317560                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 635952788310                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4264124415                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma    462119990                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     95119.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58941.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     94279.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43022.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16091780.80                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    756205.57                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    959888.17                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1388061.33                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    601718.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         67899227.400001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         47389095.599998                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        2415818343.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       951042058.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     334547627.399943                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     663434219.737498                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     197259674.100001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       4677390246.487490                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        133.847278                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10038379505                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1890420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  23019557620                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                5942                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          2971                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9709369.824975                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2534638.241598                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         2971    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       125375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     16817875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            2971                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     56952365375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  28846537750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1127565                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1127565                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1127565                       # number of overall hits
system.cpu.icache.overall_hits::total         1127565                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        11324                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          11324                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        11324                       # number of overall misses
system.cpu.icache.overall_misses::total         11324                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    491836250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    491836250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    491836250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    491836250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1138889                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1138889                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1138889                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1138889                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009943                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009943                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009943                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009943                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43433.084599                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43433.084599                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43433.084599                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43433.084599                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        11324                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        11324                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        11324                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        11324                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    474352750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    474352750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    474352750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    474352750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009943                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009943                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009943                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009943                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41889.151360                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41889.151360                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41889.151360                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41889.151360                       # average overall mshr miss latency
system.cpu.icache.replacements                  11136                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1127565                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1127565                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        11324                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         11324                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    491836250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    491836250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1138889                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1138889                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009943                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009943                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43433.084599                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43433.084599                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        11324                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        11324                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    474352750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    474352750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009943                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009943                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41889.151360                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41889.151360                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           418.273046                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5936026                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             11136                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            533.048312                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   418.273046                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.816940                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.816940                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          421                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          383                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.822266                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2289102                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2289102                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1022385                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1022385                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1022385                       # number of overall hits
system.cpu.dcache.overall_hits::total         1022385                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4934                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4934                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4934                       # number of overall misses
system.cpu.dcache.overall_misses::total          4934                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    372330375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    372330375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    372330375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    372330375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1027319                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1027319                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1027319                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1027319                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004803                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004803                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004803                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004803                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75462.175719                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75462.175719                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75462.175719                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75462.175719                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2583                       # number of writebacks
system.cpu.dcache.writebacks::total              2583                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1139                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1139                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1139                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1139                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         3795                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3795                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3795                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3795                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        30059                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        30059                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    286459375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    286459375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    286459375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    286459375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     65475875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     65475875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003694                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003694                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003694                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003694                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75483.366271                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75483.366271                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75483.366271                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75483.366271                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2178.245284                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2178.245284                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   3795                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       642371                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          642371                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2565                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2565                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    201704375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    201704375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       644936                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       644936                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003977                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003977                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78637.183236                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78637.183236                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2555                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2555                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3011                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3011                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    197177000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    197177000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     65475875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     65475875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003962                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003962                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77172.994129                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77172.994129                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21745.557954                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21745.557954                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       380014                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         380014                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2369                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2369                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    170626000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    170626000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       382383                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       382383                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006195                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006195                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72024.482904                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72024.482904                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1129                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1129                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1240                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1240                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        27048                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        27048                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     89282375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     89282375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003243                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003243                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72001.915323                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72001.915323                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              121319                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3795                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.968116                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          357                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4113071                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4113071                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  85798903125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                85800013750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    685                       # Simulator instruction rate (inst/s)
host_mem_usage                               21399032                       # Number of bytes of host memory used
host_op_rate                                      703                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 99367.00                       # Real time elapsed on the host
host_tick_rate                                 351695                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    68105931                       # Number of instructions simulated
sim_ops                                      69884491                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.034947                       # Number of seconds simulated
sim_ticks                                 34946836250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.923265                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  247270                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               317325                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3053                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             21534                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            330143                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              34816                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           41969                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             7153                       # Number of indirect misses.
system.cpu.branchPred.lookups                  564743                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   91246                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4075                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3698342                       # Number of instructions committed
system.cpu.committedOps                       3985622                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.639726                       # CPI: cycles per instruction
system.cpu.discardedOps                         62763                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2652319                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            585631                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           258118                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5386584                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.378827                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     2971                       # number of quiesce instructions executed
system.cpu.numCycles                          9762609                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      2971                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2927080     73.44%     73.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                   7612      0.19%     73.63% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     73.63% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     73.63% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     73.63% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     73.63% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     73.63% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     73.63% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     73.63% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     73.63% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     73.63% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     73.63% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     73.63% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     73.63% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     73.63% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     73.63% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     73.63% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     73.63% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     73.63% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     73.63% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     73.63% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     73.63% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     73.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     73.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     73.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     73.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     73.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     73.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     73.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     73.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     73.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     73.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     73.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     73.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     73.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     73.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     73.63% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     73.63% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     73.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     73.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     73.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     73.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     73.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     73.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     73.63% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     73.63% # Class of committed instruction
system.cpu.op_class_0::MemRead                 640140     16.06%     89.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite                410789     10.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3985622                       # Class of committed instruction
system.cpu.quiesceCycles                     46152329                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4376025                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          990                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        14959                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         30066                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1328658                       # Transaction distribution
system.membus.trans_dist::ReadResp            1342526                       # Transaction distribution
system.membus.trans_dist::WriteReq             708776                       # Transaction distribution
system.membus.trans_dist::WriteResp            708776                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2584                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12350                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1240                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1240                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          11327                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2556                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        33792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        33792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        12042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        11264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        48076                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        71506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4014735                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      4014735                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4120033                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       724928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       724928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        24084                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       405248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        66299                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       498703                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    128470260                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    128470260                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               129693891                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2054612                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000494                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.022210                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2053598     99.95%     99.95% # Request fanout histogram
system.membus.snoop_fanout::1                    1014      0.05%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2054612                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5248236989                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              15.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            60899998                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            32968593                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            11751500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           54782440                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         8096057195                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             23.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy           57363250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      5625917                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1406479                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      7032396                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1406479                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      5625917                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      7032396                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      7032396                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      7032396                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     14064792                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1429504                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1429504                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      2741340                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      2741338                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          630                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        19440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        27382                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        48076                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       122976                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       159840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        73728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      7997936                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      8071664                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3738                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3738                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      8341686                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          990                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        21384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        43031                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        66299                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1967196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2557020                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1179648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    127966924                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    129146572                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        59724                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        59724                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    132763503                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        14168251125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             40.5                       # Network utilization (%)
system.acctest.local_bus.numRequests          9134459                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          742                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.19                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  11446664435                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         32.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   7032154000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         20.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       737280                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       165888                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     11251834                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4219438                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5625917                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     21097189                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5625917                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4219438                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9845355                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     11251834                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9845355                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      9845355                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     30942543                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        59724                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       207180                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1869                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149325                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4219438                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9845355                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14064792                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4219438                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1708996                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5928434                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4219438                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14064792                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1708996                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      19993226                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1325647                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1325632                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       681728                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       681728                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        43056                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      3962117                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1882                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      4014735                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1377372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    126787340                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        59788                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    128470260                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2455766                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2455766    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2455766                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   5673462740                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         16.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   7309855000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         20.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     35945184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1179648                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38107872                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984156                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967196                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8986296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        36864                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9053880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276528                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1028567615                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     28129585                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     33755502                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1090452702                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     28129585                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     28161519                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     56291104                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1056697200                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     56291104                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     33755502                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1146743806                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    114032652                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     42401792                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    156827660                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     63700992                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     85565132                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    149266124                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     28508163                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1325056                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     29845507                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     15925248                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      2673913                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     18599161                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      5625917                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3263032201                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1213322765                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      5625917                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4487606800                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1822797107                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2448437146                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4271234252                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      5625917                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5085829307                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3661759911                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      5625917                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8758841052                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       724928                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3072                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       728000                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       724928                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       724928                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        11327                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           48                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        11375                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     20743738                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        87905                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       20831643                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     20743738                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     20743738                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     20743738                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        87905                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      20831643                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       394332                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     84385740                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        59980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         239872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           85079924                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       165376                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     42401792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        43795968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         6168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1318530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          940                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3748                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1329386                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2584                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       662528                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             684312                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     11283768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2414688969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1716321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6863912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2434552970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4732217                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     28129585                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1213322765                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5625917                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1406479                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1253216963                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4732217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     39413353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3628011735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5625917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1406479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1716321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6863912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3687769934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2584.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     21528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1980105.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       945.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3746.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000239452000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1401                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1401                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2382034                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             728717                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1329395                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     684312                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1329395                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   684312                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    959                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             83056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             83083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             83033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             83045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             83000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             83036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             83039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             82994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             82991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             83011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            83044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            83019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            82985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            82984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            83046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            83062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             42759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             42778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             42771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             42786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             42761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             42779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             42785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             42776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             42779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             42764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            42784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            42769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            42742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            42763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            42752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            42762                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.49                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  43679776335                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6642140000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             78551011335                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32880.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.97                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59130.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2048                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1238785                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  636355                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     6                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1329389                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               684312                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1162155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   46789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   46551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   46431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    3554                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    588                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  50100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 114952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 109277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  51186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  13646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  13853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   6180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   6093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   6076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   6157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   6207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   3957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   5587                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       137605                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    936.130170                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   852.787475                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.222055                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4178      3.04%      3.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3275      2.38%      5.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1844      1.34%      6.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2430      1.77%      8.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2497      1.81%     10.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1737      1.26%     11.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1867      1.36%     12.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2697      1.96%     14.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       117080     85.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       137605                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1401                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     948.023555                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1187.889682                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           744     53.10%     53.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            3      0.21%     53.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.14%     53.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.07%     53.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.07%     53.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.14%     53.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          194     13.85%     67.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.07%     67.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.07%     67.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            2      0.14%     67.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.07%     67.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.14%     68.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          317     22.63%     90.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.07%     90.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.07%     90.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.07%     90.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.07%     91.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.07%     91.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           60      4.28%     95.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            3      0.21%     95.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.07%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           61      4.35%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1401                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1401                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     488.443969                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    120.594857                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    499.741380                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            692     49.39%     49.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            25      1.78%     51.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             9      0.64%     51.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            4      0.29%     52.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.14%     52.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            5      0.36%     52.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.21%     52.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.14%     52.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.14%     53.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.14%     53.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            4      0.29%     53.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.14%     53.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.07%     53.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.07%     53.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.07%     53.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            2      0.14%     54.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            2      0.14%     54.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.07%     54.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           10      0.71%     54.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          631     45.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1401                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               85019392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   61376                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                43795840                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                85080500                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             43795968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2432.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1253.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2434.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1253.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        28.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   34947005000                       # Total gap between requests
system.mem_ctrls.avgGap                      17354.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       394332                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     84324492                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        60044                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       239744                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       166720                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       983040                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     42401792                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        47680                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 11283768.212351411581                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2412936364.160861492157                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1718152.669685513945                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6860249.044718604535                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4770675.056458079256                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 28129584.977810401469                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1213322765.376221895218                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5625916.995562080294                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1364358.125551350880                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         6168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1318534                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          945                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3748                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2584                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       662528                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    586698880                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  77716743675                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     86298880                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    161269900                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  41565069799                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  11615317560                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 635952788310                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4264124415                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma    462119990                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     95119.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58941.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     91321.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43028.26                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16085553.33                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    756205.57                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    959888.17                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1388061.33                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    601718.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         67904655.075001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         47395983.599998                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        2416138443.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       951042058.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     334584791.099943                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     663468851.924998                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     197260005.900001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       4677794789.849990                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        133.854600                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10038379505                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1890423105                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  23020665140                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                5942                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          2971                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9709369.824975                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2534638.241598                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         2971    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       125375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     16817875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            2971                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     56953476000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  28846537750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1127954                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1127954                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1127954                       # number of overall hits
system.cpu.icache.overall_hits::total         1127954                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        11327                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          11327                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        11327                       # number of overall misses
system.cpu.icache.overall_misses::total         11327                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    491965625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    491965625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    491965625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    491965625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1139281                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1139281                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1139281                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1139281                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009942                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009942                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009942                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009942                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43433.003002                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43433.003002                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43433.003002                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43433.003002                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        11327                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        11327                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        11327                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        11327                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    474478000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    474478000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    474478000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    474478000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009942                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009942                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009942                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009942                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41889.114505                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41889.114505                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41889.114505                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41889.114505                       # average overall mshr miss latency
system.cpu.icache.replacements                  11138                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1127954                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1127954                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        11327                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         11327                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    491965625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    491965625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1139281                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1139281                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009942                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009942                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43433.003002                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43433.003002                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        11327                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        11327                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    474478000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    474478000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009942                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009942                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41889.114505                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41889.114505                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           418.273163                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15537535                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             11560                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1344.077422                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   418.273163                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.816940                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.816940                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          422                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          381                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.824219                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2289889                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2289889                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1023013                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1023013                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1023013                       # number of overall hits
system.cpu.dcache.overall_hits::total         1023013                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4935                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4935                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4935                       # number of overall misses
system.cpu.dcache.overall_misses::total          4935                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    372429125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    372429125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    372429125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    372429125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1027948                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1027948                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1027948                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1027948                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004801                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004801                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004801                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004801                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75466.894630                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75466.894630                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75466.894630                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75466.894630                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2584                       # number of writebacks
system.cpu.dcache.writebacks::total              2584                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1139                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1139                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1139                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1139                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         3796                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3796                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3796                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3796                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        30059                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        30059                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    286556500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    286556500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    286556500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    286556500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     65475875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     65475875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003693                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003693                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003693                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003693                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75489.067439                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75489.067439                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75489.067439                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75489.067439                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2178.245284                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2178.245284                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   3796                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       642723                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          642723                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2566                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2566                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    201803125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    201803125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       645289                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       645289                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003977                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003977                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78645.021434                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78645.021434                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2556                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2556                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3011                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3011                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    197274125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    197274125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     65475875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     65475875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003961                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003961                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77180.800078                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77180.800078                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21745.557954                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21745.557954                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       380290                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         380290                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2369                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2369                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    170626000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    170626000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       382659                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       382659                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006191                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006191                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72024.482904                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72024.482904                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1129                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1129                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1240                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1240                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        27048                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        27048                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     89282375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     89282375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003240                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003240                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72001.915323                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72001.915323                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1029219                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4308                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            238.908774                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          356                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4115588                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4115588                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  85800013750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
