#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Dec 20 10:01:11 2018
# Process ID: 13868
# Current directory: C:/Users/Administrator/vivado projects/project_DMA - 4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19256 C:\Users\Administrator\vivado projects\project_DMA - 4\project_DMA.xpr
# Log file: C:/Users/Administrator/vivado projects/project_DMA - 4/vivado.log
# Journal file: C:/Users/Administrator/vivado projects/project_DMA - 4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Administrator/vivado projects/project_DMA - 4/project_DMA.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Administrator/vivado projects/project_DMA - 3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 846.680 ; gain = 95.688
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/vivado projects/project_DMA - 4/project_DMA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/vivado projects/project_DMA - 4/project_DMA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/vivado projects/project_DMA - 4/project_DMA.srcs/sources_1/new/DMA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/vivado projects/project_DMA - 4/project_DMA.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/vivado projects/project_DMA - 4/project_DMA.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/vivado projects/project_DMA - 4/project_DMA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2c9b9dae0503448eb9fb445464d24537 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DMA
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 896.395 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/vivado projects/project_DMA - 4/project_DMA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
When it's OK to transport data from cpu to dma(buf1), the data is 63

When it's OK to transport data from cpu to dma(buf1), the data is 02

When it's OK to transport data from cpu to dma(buf1), the data is ca

When it's OK to transport data from cpu to dma(buf1), the data is 3b

When it's OK to transport data from cpu to dma(buf1), the data is 62

When it's OK to transport data from cpu to dma(buf1), the data is d7

When it's OK to transport data from cpu to dma(buf1), the data is 5f

When it's OK to transport data from cpu to dma(buf1), the data is 79

When it's OK to transport data from dma(buf1) to memory, the data is 63

When it's OK to transport data from dma(buf1) to memory, the data is 30

When it's OK to transport data from cpu to dma(buf2), the data is d9

When it's OK to transport data from dma(buf1) to memory, the data is 02

When it's OK to transport data from dma(buf1) to memory, the data is 2c

When it's OK to transport data from dma(buf1) to memory, the data is ca

When it's OK to transport data from dma(buf1) to memory, the data is a3

When it's OK to transport data from dma(buf1) to memory, the data is 3b

When it's OK to transport data from dma(buf1) to memory, the data is b6

When it's OK to transport data from dma(buf1) to memory, the data is 62

When it's OK to transport data from dma(buf1) to memory, the data is 2d

When it's OK to transport data from dma(buf1) to memory, the data is d7

When it's OK to transport data from dma(buf1) to memory, the data is 75

When it's OK to transport data from dma(buf1) to memory, the data is 5f

When it's OK to transport data from dma(buf1) to memory, the data is f7

When it's OK to transport data from dma(buf1) to memory, the data is 79

When it's OK to transport data from dma(buf1) to memory, the data is 90

When it's OK to transport data from cpu to dma(buf2), the data is 36

When it's OK to transport data from cpu to dma(buf2), the data is 1e

When it's OK to transport data from cpu to dma(buf2), the data is 27

When it's OK to transport data from cpu to dma(buf2), the data is 2b

INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 901.391 ; gain = 4.996
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/vivado projects/project_DMA - 4/project_DMA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/vivado projects/project_DMA - 4/project_DMA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/vivado projects/project_DMA - 4/project_DMA.srcs/sources_1/new/DMA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/vivado projects/project_DMA - 4/project_DMA.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/vivado projects/project_DMA - 4/project_DMA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2c9b9dae0503448eb9fb445464d24537 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DMA
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/vivado projects/project_DMA - 4/project_DMA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
When it's OK to input data from cpu to dma(buf1), the data is 63

Now the content of BUF1 is 0000000000000000, the content of BUF2 is 0000000000000000, 
and BUF1 to input, BUF2 to output, direction from cpu to memory

When it's OK to input data from cpu to dma(buf1), the data is 02

Now the content of BUF1 is 0000000000000063, the content of BUF2 is 0000000000000000, 
and BUF1 to input, BUF2 to output, direction from cpu to memory

When it's OK to input data from cpu to dma(buf1), the data is ca

Now the content of BUF1 is 0000000000006302, the content of BUF2 is 0000000000000000, 
and BUF1 to input, BUF2 to output, direction from cpu to memory

When it's OK to input data from cpu to dma(buf1), the data is 3b

Now the content of BUF1 is 00000000006302ca, the content of BUF2 is 0000000000000000, 
and BUF1 to input, BUF2 to output, direction from cpu to memory

When it's OK to input data from cpu to dma(buf1), the data is 62

Now the content of BUF1 is 000000006302ca3b, the content of BUF2 is 0000000000000000, 
and BUF1 to input, BUF2 to output, direction from cpu to memory

When it's OK to input data from cpu to dma(buf1), the data is d7

Now the content of BUF1 is 0000006302ca3b62, the content of BUF2 is 0000000000000000, 
and BUF1 to input, BUF2 to output, direction from cpu to memory

When it's OK to input data from cpu to dma(buf1), the data is 5f

Now the content of BUF1 is 00006302ca3b62d7, the content of BUF2 is 0000000000000000, 
and BUF1 to input, BUF2 to output, direction from cpu to memory

When it's OK to input data from cpu to dma(buf1), the data is 79

Now the content of BUF1 is 006302ca3b62d75f, the content of BUF2 is 0000000000000000, 
and BUF1 to input, BUF2 to output, direction from cpu to memory

When it's OK to output data from dma(buf1) to memory, the data is 63

Now the content of BUF1 is 6302ca3b62d75f79, the content of BUF2 is 0000000000000000, 
and BUF2 to input, BUF1 to output, direction from cpu to memory

When it's OK to output data from dma(buf1) to memory, the data is 30

Now the content of BUF1 is 302ca3b62d75f790, the content of BUF2 is 0000000000000000, 
and BUF2 to input, BUF1 to output, direction from cpu to memory

When it's OK to input data from cpu to dma(buf2), the data is d9

Now the content of BUF1 is 02ca3b62d75f7900, the content of BUF2 is 0000000000000000, 
and BUF2 to input, BUF1 to output, direction from cpu to memory

When it's OK to output data from dma(buf1) to memory, the data is 02

Now the content of BUF1 is 02ca3b62d75f7900, the content of BUF2 is 0000000000000000, 
and BUF2 to input, BUF1 to output, direction from cpu to memory

When it's OK to output data from dma(buf1) to memory, the data is 2c

Now the content of BUF1 is 2ca3b62d75f79000, the content of BUF2 is 00000000000000d9, 
and BUF2 to input, BUF1 to output, direction from cpu to memory

When it's OK to output data from dma(buf1) to memory, the data is ca

Now the content of BUF1 is ca3b62d75f790000, the content of BUF2 is 00000000000000d9, 
and BUF2 to input, BUF1 to output, direction from cpu to memory

When it's OK to output data from dma(buf1) to memory, the data is a3

Now the content of BUF1 is a3b62d75f7900000, the content of BUF2 is 00000000000000d9, 
and BUF2 to input, BUF1 to output, direction from cpu to memory

When it's OK to output data from dma(buf1) to memory, the data is 3b

Now the content of BUF1 is 3b62d75f79000000, the content of BUF2 is 00000000000000d9, 
and BUF2 to input, BUF1 to output, direction from cpu to memory

When it's OK to output data from dma(buf1) to memory, the data is b6

Now the content of BUF1 is b62d75f790000000, the content of BUF2 is 00000000000000d9, 
and BUF2 to input, BUF1 to output, direction from cpu to memory

When it's OK to output data from dma(buf1) to memory, the data is 62

Now the content of BUF1 is 62d75f7900000000, the content of BUF2 is 00000000000000d9, 
and BUF2 to input, BUF1 to output, direction from cpu to memory

When it's OK to output data from dma(buf1) to memory, the data is 2d

Now the content of BUF1 is 2d75f79000000000, the content of BUF2 is 00000000000000d9, 
and BUF2 to input, BUF1 to output, direction from cpu to memory

When it's OK to output data from dma(buf1) to memory, the data is d7

Now the content of BUF1 is d75f790000000000, the content of BUF2 is 00000000000000d9, 
and BUF2 to input, BUF1 to output, direction from cpu to memory

When it's OK to output data from dma(buf1) to memory, the data is 75

Now the content of BUF1 is 75f7900000000000, the content of BUF2 is 00000000000000d9, 
and BUF2 to input, BUF1 to output, direction from cpu to memory

When it's OK to output data from dma(buf1) to memory, the data is 5f

Now the content of BUF1 is 5f79000000000000, the content of BUF2 is 00000000000000d9, 
and BUF2 to input, BUF1 to output, direction from cpu to memory

When it's OK to output data from dma(buf1) to memory, the data is f7

Now the content of BUF1 is f790000000000000, the content of BUF2 is 00000000000000d9, 
and BUF2 to input, BUF1 to output, direction from cpu to memory

When it's OK to output data from dma(buf1) to memory, the data is 79

Now the content of BUF1 is 7900000000000000, the content of BUF2 is 00000000000000d9, 
and BUF2 to input, BUF1 to output, direction from cpu to memory

When it's OK to output data from dma(buf1) to memory, the data is 90

Now the content of BUF1 is 9000000000000000, the content of BUF2 is 00000000000000d9, 
and BUF2 to input, BUF1 to output, direction from cpu to memory

When it's OK to input data from cpu to dma(buf2), the data is 36

Now the content of BUF1 is 0000000000000000, the content of BUF2 is 00000000000000d9, 
and BUF2 to input, BUF1 to output, direction from cpu to memory

When it's OK to input data from cpu to dma(buf2), the data is 1e

Now the content of BUF1 is 0000000000000000, the content of BUF2 is 000000000000d936, 
and BUF2 to input, BUF1 to output, direction from cpu to memory

When it's OK to input data from cpu to dma(buf2), the data is 27

Now the content of BUF1 is 0000000000000000, the content of BUF2 is 0000000000d9361e, 
and BUF2 to input, BUF1 to output, direction from cpu to memory

When it's OK to input data from cpu to dma(buf2), the data is 2b

Now the content of BUF1 is 0000000000000000, the content of BUF2 is 00000000d9361e27, 
and BUF2 to input, BUF1 to output, direction from cpu to memory

INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 910.570 ; gain = 2.859
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 20 10:25:15 2018...
