// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "10/13/2024 15:49:41"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module sap (
	clock,
	clear,
	WR,
	prog_run,
	ram_dip,
	mar_dip,
	SAP_OUT);
input 	clock;
input 	clear;
input 	WR;
input 	prog_run;
input 	[7:0] ram_dip;
input 	[3:0] mar_dip;
output 	[7:0] SAP_OUT;

// Design Ports Information
// SAP_OUT[0]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SAP_OUT[1]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SAP_OUT[2]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SAP_OUT[3]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SAP_OUT[4]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SAP_OUT[5]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SAP_OUT[6]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SAP_OUT[7]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mar_dip[1]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prog_run	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mar_dip[0]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mar_dip[3]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mar_dip[2]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clear	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ram_dip[0]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ram_dip[1]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ram_dip[2]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ram_dip[3]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ram_dip[4]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ram_dip[5]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ram_dip[6]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ram_dip[7]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WR	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \SAP_OUT[0]~output_o ;
wire \SAP_OUT[1]~output_o ;
wire \SAP_OUT[2]~output_o ;
wire \SAP_OUT[3]~output_o ;
wire \SAP_OUT[4]~output_o ;
wire \SAP_OUT[5]~output_o ;
wire \SAP_OUT[6]~output_o ;
wire \SAP_OUT[7]~output_o ;
wire \clear~input_o ;
wire \clear~inputclkctrl_outclk ;
wire \controller|contador~3_combout ;
wire \controller|contador~1_combout ;
wire \controller|contador~2_combout ;
wire \controller|Equal0~1_combout ;
wire \controller|Equal0~0_combout ;
wire \controller|ADD_SUB~1_combout ;
wire \controller|ADD_SUB~q ;
wire \controller|WideOr3~0_combout ;
wire \controller|BR_IN~2_combout ;
wire \controller|BR_IN~q ;
wire \bus[0]~11_combout ;
wire \ula|result~1_combout ;
wire \bus[4]~44_combout ;
wire \ula|Add0~17_combout ;
wire \ula|Add0~14_combout ;
wire \controller|ACC_OUT~0_combout ;
wire \controller|ALU_OUT~0_combout ;
wire \controller|ALU_OUT~1_combout ;
wire \controller|ALU_OUT~q ;
wire \controller|XOR_NOT~0_combout ;
wire \controller|XOR_NOT~q ;
wire \bus[3]~35_combout ;
wire \bus[3]~36_combout ;
wire \ula|Add0~11_combout ;
wire \controller|WideOr2~0_combout ;
wire \controller|RAM_OUT~0_combout ;
wire \controller|RAM_OUT~q ;
wire \controller|contador~0_combout ;
wire \controller|ACC_OUT~1_combout ;
wire \controller|ACC_OUT~2_combout ;
wire \controller|ACC_OUT~3_combout ;
wire \controller|ACC_OUT~q ;
wire \controller|PC_OUT~0_combout ;
wire \controller|PC_OUT~q ;
wire \controller|PC_INC~0_combout ;
wire \controller|IR_IN~q ;
wire \contador_de_programa|contador|Q[0]~4_combout ;
wire \bus[0]~10_combout ;
wire \bus[0]~13_combout ;
wire \bus[0]~63_combout ;
wire \bus[0]~15_combout ;
wire \ula|Add0~0_combout ;
wire \ula|Add0~2_cout ;
wire \ula|Add0~3_combout ;
wire \bus[0]~14_combout ;
wire \bus[0]~16_combout ;
wire \controller|WideOr0~0_combout ;
wire \controller|IR_OUT~0_combout ;
wire \controller|IR_OUT~q ;
wire \bus[0]~17_combout ;
wire \bus[0]~64_combout ;
wire \WR~input_o ;
wire \controller|WideOr4~0_combout ;
wire \controller|RAM_IN~0_combout ;
wire \controller|RAM_IN~q ;
wire \memoria_ram|WE~combout ;
wire \memoria_ram|WE~clkctrl_outclk ;
wire \ram_dip[0]~input_o ;
wire \prog_run~input_o ;
wire \bus[0]~18_combout ;
wire \bus[0]~60_combout ;
wire \memoria_ram|memoria~208_combout ;
wire \memoria_ram|memoria~243_combout ;
wire \controller|WideOr1~0_combout ;
wire \controller|MAR_IN~0_combout ;
wire \controller|MAR_IN~q ;
wire \mar_dip[2]~input_o ;
wire \registrador_mar|ci157_1|S[2]~3_combout ;
wire \mar_dip[1]~input_o ;
wire \bus[1]~25_combout ;
wire \bus[1]~65_combout ;
wire \bus[1]~20_combout ;
wire \bus[1]~21_combout ;
wire \ula|Add0~5_combout ;
wire \ula|Add0~4 ;
wire \ula|Add0~6_combout ;
wire \bus[1]~22_combout ;
wire \bus[1]~23_combout ;
wire \bus[1]~24_combout ;
wire \ram_dip[1]~input_o ;
wire \bus[1]~26_combout ;
wire \bus[1]~61_combout ;
wire \memoria_ram|memoria~225_combout ;
wire \memoria_ram|memoria~244_combout ;
wire \mar_dip[0]~input_o ;
wire \registrador_mar|ci157_1|S[0]~1_combout ;
wire \mar_dip[3]~input_o ;
wire \registrador_mar|ci157_1|S[3]~2_combout ;
wire \memoria_ram|memoria~214_combout ;
wire \memoria_ram|memoria~49_q ;
wire \memoria_ram|memoria~247_combout ;
wire \memoria_ram|memoria~222_combout ;
wire \memoria_ram|memoria~113_q ;
wire \memoria_ram|memoria~245_combout ;
wire \memoria_ram|memoria~209_combout ;
wire \memoria_ram|memoria~81_q ;
wire \memoria_ram|memoria~246_combout ;
wire \memoria_ram|memoria~217_combout ;
wire \memoria_ram|memoria~17_q ;
wire \memoria_ram|memoria~138_combout ;
wire \memoria_ram|memoria~139_combout ;
wire \memoria_ram|memoria~248_combout ;
wire \memoria_ram|memoria~210_combout ;
wire \memoria_ram|memoria~73_q ;
wire \memoria_ram|memoria~249_combout ;
wire \memoria_ram|memoria~221_combout ;
wire \memoria_ram|memoria~105_q ;
wire \memoria_ram|memoria~218_combout ;
wire \memoria_ram|memoria~9_q ;
wire \memoria_ram|memoria~41feeder_combout ;
wire \memoria_ram|memoria~213_combout ;
wire \memoria_ram|memoria~41_q ;
wire \memoria_ram|memoria~140_combout ;
wire \memoria_ram|memoria~141_combout ;
wire \memoria_ram|memoria~33feeder_combout ;
wire \memoria_ram|memoria~215_combout ;
wire \memoria_ram|memoria~33_q ;
wire \memoria_ram|memoria~223_combout ;
wire \memoria_ram|memoria~97_q ;
wire \memoria_ram|memoria~219_combout ;
wire \memoria_ram|memoria~1_q ;
wire \memoria_ram|memoria~250_combout ;
wire \memoria_ram|memoria~211_combout ;
wire \memoria_ram|memoria~65_q ;
wire \memoria_ram|memoria~142_combout ;
wire \memoria_ram|memoria~143_combout ;
wire \memoria_ram|memoria~144_combout ;
wire \memoria_ram|memoria~251_combout ;
wire \memoria_ram|memoria~212_combout ;
wire \memoria_ram|memoria~89_q ;
wire \memoria_ram|memoria~220_combout ;
wire \memoria_ram|memoria~25_q ;
wire \memoria_ram|memoria~252_combout ;
wire \memoria_ram|memoria~216_combout ;
wire \memoria_ram|memoria~57_q ;
wire \memoria_ram|memoria~145_combout ;
wire \memoria_ram|memoria~253_combout ;
wire \memoria_ram|memoria~121_q ;
wire \memoria_ram|memoria~146_combout ;
wire \memoria_ram|memoria~147_combout ;
wire \bus[1]~27_combout ;
wire \registrador_mar|ci157_1|S[1]~0_combout ;
wire \memoria_ram|memoria~224_combout ;
wire \memoria_ram|memoria~120_q ;
wire \memoria_ram|memoria~241_combout ;
wire \memoria_ram|memoria~104_q ;
wire \memoria_ram|memoria~96_q ;
wire \memoria_ram|memoria~242_combout ;
wire \memoria_ram|memoria~112_q ;
wire \memoria_ram|memoria~135_combout ;
wire \memoria_ram|memoria~136_combout ;
wire \memoria_ram|memoria~236_combout ;
wire \memoria_ram|memoria~88_q ;
wire \memoria_ram|memoria~80_q ;
wire \memoria_ram|memoria~64_q ;
wire \memoria_ram|memoria~235_combout ;
wire \memoria_ram|memoria~72_q ;
wire \memoria_ram|memoria~128_combout ;
wire \memoria_ram|memoria~129_combout ;
wire \memoria_ram|memoria~240_combout ;
wire \memoria_ram|memoria~24_q ;
wire \memoria_ram|memoria~16_q ;
wire \memoria_ram|memoria~0_q ;
wire \memoria_ram|memoria~239_combout ;
wire \memoria_ram|memoria~8_q ;
wire \memoria_ram|memoria~132_combout ;
wire \memoria_ram|memoria~133_combout ;
wire \memoria_ram|memoria~238_combout ;
wire \memoria_ram|memoria~56_q ;
wire \memoria_ram|memoria~40_q ;
wire \memoria_ram|memoria~32_q ;
wire \memoria_ram|memoria~237_combout ;
wire \memoria_ram|memoria~48_q ;
wire \memoria_ram|memoria~130_combout ;
wire \memoria_ram|memoria~131_combout ;
wire \memoria_ram|memoria~134_combout ;
wire \memoria_ram|memoria~137_combout ;
wire \bus[0]~19_combout ;
wire \controller|JMP~0_combout ;
wire \controller|JMP~1_combout ;
wire \controller|JMP~q ;
wire \contador_de_programa|contador|Q[0]~5 ;
wire \contador_de_programa|contador|Q[1]~6_combout ;
wire \contador_de_programa|contador|Q[1]~7 ;
wire \contador_de_programa|contador|Q[2]~8_combout ;
wire \bus[2]~32_combout ;
wire \bus[2]~67_combout ;
wire \bus[2]~28_combout ;
wire \bus[2]~66_combout ;
wire \bus[2]~30_combout ;
wire \bus[2]~29_combout ;
wire \ula|Add0~8_combout ;
wire \ula|Add0~7 ;
wire \ula|Add0~9_combout ;
wire \bus[2]~31_combout ;
wire \ram_dip[2]~input_o ;
wire \bus[2]~33_combout ;
wire \bus[2]~62_combout ;
wire \memoria_ram|memoria~226_combout ;
wire \memoria_ram|memoria~258_combout ;
wire \memoria_ram|memoria~114_q ;
wire \memoria_ram|memoria~261_combout ;
wire \memoria_ram|memoria~122_q ;
wire \memoria_ram|memoria~259_combout ;
wire \memoria_ram|memoria~106_q ;
wire \memoria_ram|memoria~260_combout ;
wire \memoria_ram|memoria~98_q ;
wire \memoria_ram|memoria~155_combout ;
wire \memoria_ram|memoria~156_combout ;
wire \memoria_ram|memoria~254_combout ;
wire \memoria_ram|memoria~50_q ;
wire \memoria_ram|memoria~255_combout ;
wire \memoria_ram|memoria~58_q ;
wire \memoria_ram|memoria~34_q ;
wire \memoria_ram|memoria~42feeder_combout ;
wire \memoria_ram|memoria~42_q ;
wire \memoria_ram|memoria~148_combout ;
wire \memoria_ram|memoria~149_combout ;
wire \memoria_ram|memoria~10feeder_combout ;
wire \memoria_ram|memoria~10_q ;
wire \memoria_ram|memoria~26_q ;
wire \memoria_ram|memoria~2_q ;
wire \memoria_ram|memoria~18feeder_combout ;
wire \memoria_ram|memoria~18_q ;
wire \memoria_ram|memoria~152_combout ;
wire \memoria_ram|memoria~153_combout ;
wire \memoria_ram|memoria~256_combout ;
wire \memoria_ram|memoria~74_q ;
wire \memoria_ram|memoria~257_combout ;
wire \memoria_ram|memoria~90_q ;
wire \memoria_ram|memoria~66_q ;
wire \memoria_ram|memoria~82feeder_combout ;
wire \memoria_ram|memoria~82_q ;
wire \memoria_ram|memoria~150_combout ;
wire \memoria_ram|memoria~151_combout ;
wire \memoria_ram|memoria~154_combout ;
wire \memoria_ram|memoria~157_combout ;
wire \bus[2]~34_combout ;
wire \ula|Add0~10 ;
wire \ula|Add0~12_combout ;
wire \bus[3]~37_combout ;
wire \bus[3]~38_combout ;
wire \bus[3]~39_combout ;
wire \contador_de_programa|contador|Q[2]~9 ;
wire \contador_de_programa|contador|Q[3]~10_combout ;
wire \bus[3]~40_combout ;
wire \bus[3]~41_combout ;
wire \ram_dip[3]~input_o ;
wire \memoria_ram|memoria~227_combout ;
wire \memoria_ram|memoria~275_combout ;
wire \memoria_ram|memoria~123_q ;
wire \memoria_ram|memoria~273_combout ;
wire \memoria_ram|memoria~91_q ;
wire \memoria_ram|memoria~274_combout ;
wire \memoria_ram|memoria~27_q ;
wire \memoria_ram|memoria~165_combout ;
wire \memoria_ram|memoria~272_combout ;
wire \memoria_ram|memoria~59_q ;
wire \memoria_ram|memoria~166_combout ;
wire \memoria_ram|memoria~264_combout ;
wire \memoria_ram|memoria~107_q ;
wire \memoria_ram|memoria~43_q ;
wire \memoria_ram|memoria~262_combout ;
wire \memoria_ram|memoria~75_q ;
wire \memoria_ram|memoria~263_combout ;
wire \memoria_ram|memoria~11_q ;
wire \memoria_ram|memoria~158_combout ;
wire \memoria_ram|memoria~159_combout ;
wire \memoria_ram|memoria~269_combout ;
wire \memoria_ram|memoria~3_q ;
wire \memoria_ram|memoria~35_q ;
wire \memoria_ram|memoria~271_combout ;
wire \memoria_ram|memoria~99_q ;
wire \memoria_ram|memoria~270_combout ;
wire \memoria_ram|memoria~67_q ;
wire \memoria_ram|memoria~162_combout ;
wire \memoria_ram|memoria~163_combout ;
wire \memoria_ram|memoria~265_combout ;
wire \memoria_ram|memoria~83_q ;
wire \memoria_ram|memoria~268_combout ;
wire \memoria_ram|memoria~115_q ;
wire \memoria_ram|memoria~266_combout ;
wire \memoria_ram|memoria~51_q ;
wire \memoria_ram|memoria~267_combout ;
wire \memoria_ram|memoria~19_q ;
wire \memoria_ram|memoria~160_combout ;
wire \memoria_ram|memoria~161_combout ;
wire \memoria_ram|memoria~164_combout ;
wire \memoria_ram|memoria~167_combout ;
wire \bus[3]~42_combout ;
wire \bus[3]~43_combout ;
wire \ula|Add0~13 ;
wire \ula|Add0~16 ;
wire \ula|Add0~18_combout ;
wire \bus[5]~51_combout ;
wire \bus[5]~52_combout ;
wire \bus[4]~47_combout ;
wire \bus[4]~48_combout ;
wire \ram_dip[5]~input_o ;
wire \memoria_ram|memoria~230_combout ;
wire \memoria_ram|memoria~231_combout ;
wire \memoria_ram|memoria~285_combout ;
wire \memoria_ram|memoria~117_q ;
wire \memoria_ram|memoria~284_combout ;
wire \memoria_ram|memoria~53_q ;
wire \memoria_ram|memoria~85feeder_combout ;
wire \memoria_ram|memoria~85_q ;
wire \memoria_ram|memoria~21_q ;
wire \memoria_ram|memoria~178_combout ;
wire \memoria_ram|memoria~179_combout ;
wire \memoria_ram|memoria~290_combout ;
wire \memoria_ram|memoria~125_q ;
wire \memoria_ram|memoria~93_q ;
wire \memoria_ram|memoria~289_combout ;
wire \memoria_ram|memoria~61_q ;
wire \memoria_ram|memoria~29_q ;
wire \memoria_ram|memoria~185_combout ;
wire \memoria_ram|memoria~186_combout ;
wire \memoria_ram|memoria~287_combout ;
wire \memoria_ram|memoria~109_q ;
wire \memoria_ram|memoria~77_q ;
wire \memoria_ram|memoria~13_q ;
wire \memoria_ram|memoria~286_combout ;
wire \memoria_ram|memoria~45_q ;
wire \memoria_ram|memoria~180_combout ;
wire \memoria_ram|memoria~181_combout ;
wire \memoria_ram|memoria~288_combout ;
wire \memoria_ram|memoria~37_q ;
wire \memoria_ram|memoria~101_q ;
wire \memoria_ram|memoria~5_q ;
wire \memoria_ram|memoria~69feeder_combout ;
wire \memoria_ram|memoria~69_q ;
wire \memoria_ram|memoria~182_combout ;
wire \memoria_ram|memoria~183_combout ;
wire \memoria_ram|memoria~184_combout ;
wire \memoria_ram|memoria~187_combout ;
wire \bus[5]~53_combout ;
wire \registrador_de_instrucoes|ci173_1|Q_OUT[1]~feeder_combout ;
wire \controller|ALU1~0_combout ;
wire \controller|ALU1~1_combout ;
wire \controller|ALU1~q ;
wire \bus[0]~12_combout ;
wire \registrador_B|ci173_1|Q_ULA[2]~feeder_combout ;
wire \ula|result~2_combout ;
wire \ula|Add0~20_combout ;
wire \ula|Add0~19 ;
wire \ula|Add0~21_combout ;
wire \bus[6]~54_combout ;
wire \bus[6]~55_combout ;
wire \ram_dip[6]~input_o ;
wire \memoria_ram|memoria~232_combout ;
wire \memoria_ram|memoria~233_combout ;
wire \memoria_ram|memoria~299_combout ;
wire \memoria_ram|memoria~126_q ;
wire \memoria_ram|memoria~297_combout ;
wire \memoria_ram|memoria~118_q ;
wire \memoria_ram|memoria~298_combout ;
wire \memoria_ram|memoria~110_q ;
wire \memoria_ram|memoria~102_q ;
wire \memoria_ram|memoria~195_combout ;
wire \memoria_ram|memoria~196_combout ;
wire \memoria_ram|memoria~291_combout ;
wire \memoria_ram|memoria~54_q ;
wire \memoria_ram|memoria~294_combout ;
wire \memoria_ram|memoria~62_q ;
wire \memoria_ram|memoria~292_combout ;
wire \memoria_ram|memoria~46_q ;
wire \memoria_ram|memoria~293_combout ;
wire \memoria_ram|memoria~38_q ;
wire \memoria_ram|memoria~188_combout ;
wire \memoria_ram|memoria~189_combout ;
wire \memoria_ram|memoria~295_combout ;
wire \memoria_ram|memoria~14_q ;
wire \memoria_ram|memoria~30_q ;
wire \memoria_ram|memoria~6_q ;
wire \memoria_ram|memoria~296_combout ;
wire \memoria_ram|memoria~22_q ;
wire \memoria_ram|memoria~192_combout ;
wire \memoria_ram|memoria~193_combout ;
wire \memoria_ram|memoria~78feeder_combout ;
wire \memoria_ram|memoria~78_q ;
wire \memoria_ram|memoria~94_q ;
wire \memoria_ram|memoria~70_q ;
wire \memoria_ram|memoria~86feeder_combout ;
wire \memoria_ram|memoria~86_q ;
wire \memoria_ram|memoria~190_combout ;
wire \memoria_ram|memoria~191_combout ;
wire \memoria_ram|memoria~194_combout ;
wire \memoria_ram|memoria~197_combout ;
wire \bus[6]~56_combout ;
wire \registrador_de_instrucoes|ci173_1|Q_OUT[2]~feeder_combout ;
wire \controller|ALU0~0_combout ;
wire \controller|ALU0~1_combout ;
wire \controller|ALU0~q ;
wire \bus[4]~49_combout ;
wire \ula|result~3_combout ;
wire \ula|Add0~23_combout ;
wire \ula|Add0~22 ;
wire \ula|Add0~24_combout ;
wire \bus[7]~57_combout ;
wire \bus[7]~58_combout ;
wire \ram_dip[7]~input_o ;
wire \memoria_ram|memoria~234_combout ;
wire \memoria_ram|memoria~301_combout ;
wire \memoria_ram|memoria~111_q ;
wire \memoria_ram|memoria~300_combout ;
wire \memoria_ram|memoria~47_q ;
wire \memoria_ram|memoria~15_q ;
wire \memoria_ram|memoria~79feeder_combout ;
wire \memoria_ram|memoria~79_q ;
wire \memoria_ram|memoria~198_combout ;
wire \memoria_ram|memoria~199_combout ;
wire \memoria_ram|memoria~306_combout ;
wire \memoria_ram|memoria~127_q ;
wire \memoria_ram|memoria~305_combout ;
wire \memoria_ram|memoria~63_q ;
wire \memoria_ram|memoria~95feeder_combout ;
wire \memoria_ram|memoria~95_q ;
wire \memoria_ram|memoria~31_q ;
wire \memoria_ram|memoria~205_combout ;
wire \memoria_ram|memoria~206_combout ;
wire \memoria_ram|memoria~303_combout ;
wire \memoria_ram|memoria~119_q ;
wire \memoria_ram|memoria~87_q ;
wire \memoria_ram|memoria~302_combout ;
wire \memoria_ram|memoria~55_q ;
wire \memoria_ram|memoria~23_q ;
wire \memoria_ram|memoria~200_combout ;
wire \memoria_ram|memoria~201_combout ;
wire \memoria_ram|memoria~71feeder_combout ;
wire \memoria_ram|memoria~71_q ;
wire \memoria_ram|memoria~103_q ;
wire \memoria_ram|memoria~7_q ;
wire \memoria_ram|memoria~304_combout ;
wire \memoria_ram|memoria~39_q ;
wire \memoria_ram|memoria~202_combout ;
wire \memoria_ram|memoria~203_combout ;
wire \memoria_ram|memoria~204_combout ;
wire \memoria_ram|memoria~207_combout ;
wire \bus[7]~59_combout ;
wire \registrador_de_instrucoes|ci173_1|Q_OUT[3]~feeder_combout ;
wire \controller|ADD_SUB~0_combout ;
wire \controller|ACC_IN~0_combout ;
wire \controller|ACC_IN~1_combout ;
wire \controller|ACC_IN~2_combout ;
wire \controller|ACC_IN~q ;
wire \ula|result~0_combout ;
wire \ula|Add0~15_combout ;
wire \bus[4]~45_combout ;
wire \bus[4]~46_combout ;
wire \ram_dip[4]~input_o ;
wire \memoria_ram|memoria~228_combout ;
wire \memoria_ram|memoria~229_combout ;
wire \memoria_ram|memoria~281_combout ;
wire \memoria_ram|memoria~108_q ;
wire \memoria_ram|memoria~283_combout ;
wire \memoria_ram|memoria~124_q ;
wire \memoria_ram|memoria~282_combout ;
wire \memoria_ram|memoria~116_q ;
wire \memoria_ram|memoria~100_q ;
wire \memoria_ram|memoria~175_combout ;
wire \memoria_ram|memoria~176_combout ;
wire \memoria_ram|memoria~92feeder_combout ;
wire \memoria_ram|memoria~92_q ;
wire \memoria_ram|memoria~84_q ;
wire \memoria_ram|memoria~68_q ;
wire \memoria_ram|memoria~76feeder_combout ;
wire \memoria_ram|memoria~76_q ;
wire \memoria_ram|memoria~168_combout ;
wire \memoria_ram|memoria~169_combout ;
wire \memoria_ram|memoria~276_combout ;
wire \memoria_ram|memoria~44_q ;
wire \memoria_ram|memoria~278_combout ;
wire \memoria_ram|memoria~60_q ;
wire \memoria_ram|memoria~277_combout ;
wire \memoria_ram|memoria~52_q ;
wire \memoria_ram|memoria~36_q ;
wire \memoria_ram|memoria~170_combout ;
wire \memoria_ram|memoria~171_combout ;
wire \memoria_ram|memoria~280_combout ;
wire \memoria_ram|memoria~28_q ;
wire \memoria_ram|memoria~20_q ;
wire \memoria_ram|memoria~279_combout ;
wire \memoria_ram|memoria~4_q ;
wire \memoria_ram|memoria~12_q ;
wire \memoria_ram|memoria~172_combout ;
wire \memoria_ram|memoria~173_combout ;
wire \memoria_ram|memoria~174_combout ;
wire \memoria_ram|memoria~177_combout ;
wire \bus[4]~50_combout ;
wire \registrador_de_instrucoes|ci173_1|Q_OUT[0]~feeder_combout ;
wire \controller|HLT~0_combout ;
wire \controller|HLT~q ;
wire \clock~input_o ;
wire \f_clock~combout ;
wire \f_clock~clkctrl_outclk ;
wire \registrador_de_saida|ci173_2|Q_OUT[0]~feeder_combout ;
wire \controller|OPR_IN~0_combout ;
wire \controller|OPR_IN~q ;
wire \registrador_de_saida|ci173_2|Q_OUT[3]~feeder_combout ;
wire \registrador_de_saida|ci173_1|Q_OUT[3]~feeder_combout ;
wire [3:0] \acumulador|ci173_1|Q_OUT ;
wire [3:0] \contador_de_programa|contador|Q ;
wire [3:0] \registrador_de_saida|ci173_2|Q_OUT ;
wire [3:0] \registrador_de_saida|ci173_1|Q_OUT ;
wire [3:0] \registrador_B|ci173_2|Q_ULA ;
wire [3:0] \registrador_mar|ci173_1|Q_OUT ;
wire [3:0] \acumulador|ci173_2|Q_OUT ;
wire [3:0] \registrador_de_instrucoes|ci173_2|Q_OUT ;
wire [3:0] \registrador_B|ci173_1|Q_ULA ;
wire [7:0] bus;
wire [3:0] \registrador_de_instrucoes|ci173_1|Q_OUT ;
wire [2:0] \controller|contador ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y43_N16
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N30
fiftyfivenm_io_obuf \SAP_OUT[0]~output (
	.i(\registrador_de_saida|ci173_2|Q_OUT [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SAP_OUT[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SAP_OUT[0]~output .bus_hold = "false";
defparam \SAP_OUT[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N30
fiftyfivenm_io_obuf \SAP_OUT[1]~output (
	.i(\registrador_de_saida|ci173_2|Q_OUT [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SAP_OUT[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SAP_OUT[1]~output .bus_hold = "false";
defparam \SAP_OUT[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y39_N2
fiftyfivenm_io_obuf \SAP_OUT[2]~output (
	.i(\registrador_de_saida|ci173_2|Q_OUT [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SAP_OUT[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SAP_OUT[2]~output .bus_hold = "false";
defparam \SAP_OUT[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N23
fiftyfivenm_io_obuf \SAP_OUT[3]~output (
	.i(\registrador_de_saida|ci173_2|Q_OUT [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SAP_OUT[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SAP_OUT[3]~output .bus_hold = "false";
defparam \SAP_OUT[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N2
fiftyfivenm_io_obuf \SAP_OUT[4]~output (
	.i(\registrador_de_saida|ci173_1|Q_OUT [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SAP_OUT[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SAP_OUT[4]~output .bus_hold = "false";
defparam \SAP_OUT[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N2
fiftyfivenm_io_obuf \SAP_OUT[5]~output (
	.i(\registrador_de_saida|ci173_1|Q_OUT [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SAP_OUT[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SAP_OUT[5]~output .bus_hold = "false";
defparam \SAP_OUT[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N30
fiftyfivenm_io_obuf \SAP_OUT[6]~output (
	.i(\registrador_de_saida|ci173_1|Q_OUT [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SAP_OUT[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SAP_OUT[6]~output .bus_hold = "false";
defparam \SAP_OUT[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y39_N16
fiftyfivenm_io_obuf \SAP_OUT[7]~output (
	.i(\registrador_de_saida|ci173_1|Q_OUT [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SAP_OUT[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SAP_OUT[7]~output .bus_hold = "false";
defparam \SAP_OUT[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N15
fiftyfivenm_io_ibuf \clear~input (
	.i(clear),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clear~input_o ));
// synopsys translate_off
defparam \clear~input .bus_hold = "false";
defparam \clear~input .listen_to_nsleep_signal = "false";
defparam \clear~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G0
fiftyfivenm_clkctrl \clear~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clear~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clear~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clear~inputclkctrl .clock_type = "global clock";
defparam \clear~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N2
fiftyfivenm_lcell_comb \controller|contador~3 (
// Equation(s):
// \controller|contador~3_combout  = (!\clear~input_o  & (!\controller|contador [0] & !\controller|contador [2]))

	.dataa(gnd),
	.datab(\clear~input_o ),
	.datac(\controller|contador [0]),
	.datad(\controller|contador [2]),
	.cin(gnd),
	.combout(\controller|contador~3_combout ),
	.cout());
// synopsys translate_off
defparam \controller|contador~3 .lut_mask = 16'h0003;
defparam \controller|contador~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y34_N3
dffeas \controller|contador[0] (
	.clk(!\f_clock~clkctrl_outclk ),
	.d(\controller|contador~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|contador [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|contador[0] .is_wysiwyg = "true";
defparam \controller|contador[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N10
fiftyfivenm_lcell_comb \controller|contador~1 (
// Equation(s):
// \controller|contador~1_combout  = (\controller|contador [1] & (\controller|contador [0] & (!\controller|contador [2] & !\clear~input_o )))

	.dataa(\controller|contador [1]),
	.datab(\controller|contador [0]),
	.datac(\controller|contador [2]),
	.datad(\clear~input_o ),
	.cin(gnd),
	.combout(\controller|contador~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|contador~1 .lut_mask = 16'h0008;
defparam \controller|contador~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y34_N11
dffeas \controller|contador[2] (
	.clk(!\f_clock~clkctrl_outclk ),
	.d(\controller|contador~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|contador [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|contador[2] .is_wysiwyg = "true";
defparam \controller|contador[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N12
fiftyfivenm_lcell_comb \controller|contador~2 (
// Equation(s):
// \controller|contador~2_combout  = (!\controller|contador [2] & (!\clear~input_o  & (\controller|contador [0] $ (\controller|contador [1]))))

	.dataa(\controller|contador [2]),
	.datab(\controller|contador [0]),
	.datac(\controller|contador [1]),
	.datad(\clear~input_o ),
	.cin(gnd),
	.combout(\controller|contador~2_combout ),
	.cout());
// synopsys translate_off
defparam \controller|contador~2 .lut_mask = 16'h0014;
defparam \controller|contador~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y34_N13
dffeas \controller|contador[1] (
	.clk(!\f_clock~clkctrl_outclk ),
	.d(\controller|contador~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|contador [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|contador[1] .is_wysiwyg = "true";
defparam \controller|contador[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N20
fiftyfivenm_lcell_comb \controller|Equal0~1 (
// Equation(s):
// \controller|Equal0~1_combout  = (\controller|contador [1] & (!\controller|contador [0] & !\controller|contador [2]))

	.dataa(\controller|contador [1]),
	.datab(\controller|contador [0]),
	.datac(gnd),
	.datad(\controller|contador [2]),
	.cin(gnd),
	.combout(\controller|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Equal0~1 .lut_mask = 16'h0022;
defparam \controller|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y34_N15
dffeas \acumulador|ci173_1|Q_OUT[3] (
	.clk(\f_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(bus[7]),
	.clrn(!\clear~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|ACC_IN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acumulador|ci173_1|Q_OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \acumulador|ci173_1|Q_OUT[3] .is_wysiwyg = "true";
defparam \acumulador|ci173_1|Q_OUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y34_N19
dffeas \acumulador|ci173_1|Q_OUT[2] (
	.clk(\f_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(bus[6]),
	.clrn(!\clear~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|ACC_IN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acumulador|ci173_1|Q_OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \acumulador|ci173_1|Q_OUT[2] .is_wysiwyg = "true";
defparam \acumulador|ci173_1|Q_OUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N16
fiftyfivenm_lcell_comb \controller|Equal0~0 (
// Equation(s):
// \controller|Equal0~0_combout  = (!\controller|contador [0] & (\controller|contador [2] & !\controller|contador [1]))

	.dataa(\controller|contador [0]),
	.datab(gnd),
	.datac(\controller|contador [2]),
	.datad(\controller|contador [1]),
	.cin(gnd),
	.combout(\controller|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Equal0~0 .lut_mask = 16'h0050;
defparam \controller|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N4
fiftyfivenm_lcell_comb \controller|ADD_SUB~1 (
// Equation(s):
// \controller|ADD_SUB~1_combout  = (\registrador_de_instrucoes|ci173_1|Q_OUT [2] & (\controller|ADD_SUB~0_combout  & (\controller|Equal0~0_combout  & \registrador_de_instrucoes|ci173_1|Q_OUT [0])))

	.dataa(\registrador_de_instrucoes|ci173_1|Q_OUT [2]),
	.datab(\controller|ADD_SUB~0_combout ),
	.datac(\controller|Equal0~0_combout ),
	.datad(\registrador_de_instrucoes|ci173_1|Q_OUT [0]),
	.cin(gnd),
	.combout(\controller|ADD_SUB~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|ADD_SUB~1 .lut_mask = 16'h8000;
defparam \controller|ADD_SUB~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N5
dffeas \controller|ADD_SUB (
	.clk(!\f_clock~clkctrl_outclk ),
	.d(\controller|ADD_SUB~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|ADD_SUB~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|ADD_SUB .is_wysiwyg = "true";
defparam \controller|ADD_SUB .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y34_N17
dffeas \acumulador|ci173_1|Q_OUT[1] (
	.clk(\f_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(bus[5]),
	.clrn(!\clear~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|ACC_IN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acumulador|ci173_1|Q_OUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \acumulador|ci173_1|Q_OUT[1] .is_wysiwyg = "true";
defparam \acumulador|ci173_1|Q_OUT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N10
fiftyfivenm_lcell_comb \controller|WideOr3~0 (
// Equation(s):
// \controller|WideOr3~0_combout  = (\registrador_de_instrucoes|ci173_1|Q_OUT [3] & (!\registrador_de_instrucoes|ci173_1|Q_OUT [2] & (!\registrador_de_instrucoes|ci173_1|Q_OUT [1] & !\registrador_de_instrucoes|ci173_1|Q_OUT [0]))) # 
// (!\registrador_de_instrucoes|ci173_1|Q_OUT [3] & (\registrador_de_instrucoes|ci173_1|Q_OUT [2]))

	.dataa(\registrador_de_instrucoes|ci173_1|Q_OUT [3]),
	.datab(\registrador_de_instrucoes|ci173_1|Q_OUT [2]),
	.datac(\registrador_de_instrucoes|ci173_1|Q_OUT [1]),
	.datad(\registrador_de_instrucoes|ci173_1|Q_OUT [0]),
	.cin(gnd),
	.combout(\controller|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|WideOr3~0 .lut_mask = 16'h4446;
defparam \controller|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N24
fiftyfivenm_lcell_comb \controller|BR_IN~2 (
// Equation(s):
// \controller|BR_IN~2_combout  = (!\controller|contador [2] & (\controller|contador [0] & (\controller|WideOr3~0_combout  & \controller|contador [1])))

	.dataa(\controller|contador [2]),
	.datab(\controller|contador [0]),
	.datac(\controller|WideOr3~0_combout ),
	.datad(\controller|contador [1]),
	.cin(gnd),
	.combout(\controller|BR_IN~2_combout ),
	.cout());
// synopsys translate_off
defparam \controller|BR_IN~2 .lut_mask = 16'h4000;
defparam \controller|BR_IN~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y34_N25
dffeas \controller|BR_IN (
	.clk(!\f_clock~clkctrl_outclk ),
	.d(\controller|BR_IN~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|BR_IN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|BR_IN .is_wysiwyg = "true";
defparam \controller|BR_IN .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y34_N1
dffeas \registrador_B|ci173_1|Q_ULA[1] (
	.clk(\f_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(bus[5]),
	.clrn(!\clear~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|BR_IN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registrador_B|ci173_1|Q_ULA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registrador_B|ci173_1|Q_ULA[1] .is_wysiwyg = "true";
defparam \registrador_B|ci173_1|Q_ULA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N20
fiftyfivenm_lcell_comb \bus[0]~11 (
// Equation(s):
// \bus[0]~11_combout  = (\controller|ALU1~q  & (!\controller|ADD_SUB~q  & \controller|ALU0~q )) # (!\controller|ALU1~q  & ((!\controller|ALU0~q )))

	.dataa(gnd),
	.datab(\controller|ADD_SUB~q ),
	.datac(\controller|ALU1~q ),
	.datad(\controller|ALU0~q ),
	.cin(gnd),
	.combout(\bus[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \bus[0]~11 .lut_mask = 16'h300F;
defparam \bus[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N12
fiftyfivenm_lcell_comb \ula|result~1 (
// Equation(s):
// \ula|result~1_combout  = (\registrador_B|ci173_1|Q_ULA [1] & \acumulador|ci173_1|Q_OUT [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\registrador_B|ci173_1|Q_ULA [1]),
	.datad(\acumulador|ci173_1|Q_OUT [1]),
	.cin(gnd),
	.combout(\ula|result~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~1 .lut_mask = 16'hF000;
defparam \ula|result~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N16
fiftyfivenm_lcell_comb \bus[4]~44 (
// Equation(s):
// \bus[4]~44_combout  = (\controller|ALU1~q ) # ((\controller|ADD_SUB~q  & \controller|ALU0~q ))

	.dataa(gnd),
	.datab(\controller|ADD_SUB~q ),
	.datac(\controller|ALU1~q ),
	.datad(\controller|ALU0~q ),
	.cin(gnd),
	.combout(\bus[4]~44_combout ),
	.cout());
// synopsys translate_off
defparam \bus[4]~44 .lut_mask = 16'hFCF0;
defparam \bus[4]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N0
fiftyfivenm_lcell_comb \ula|Add0~17 (
// Equation(s):
// \ula|Add0~17_combout  = \registrador_B|ci173_1|Q_ULA [1] $ (\controller|ADD_SUB~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\registrador_B|ci173_1|Q_ULA [1]),
	.datad(\controller|ADD_SUB~q ),
	.cin(gnd),
	.combout(\ula|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~17 .lut_mask = 16'h0FF0;
defparam \ula|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y34_N3
dffeas \registrador_B|ci173_1|Q_ULA[0] (
	.clk(\f_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(bus[4]),
	.clrn(!\clear~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|BR_IN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registrador_B|ci173_1|Q_ULA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registrador_B|ci173_1|Q_ULA[0] .is_wysiwyg = "true";
defparam \registrador_B|ci173_1|Q_ULA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N24
fiftyfivenm_lcell_comb \ula|Add0~14 (
// Equation(s):
// \ula|Add0~14_combout  = \registrador_B|ci173_1|Q_ULA [0] $ (\controller|ADD_SUB~q )

	.dataa(gnd),
	.datab(\registrador_B|ci173_1|Q_ULA [0]),
	.datac(gnd),
	.datad(\controller|ADD_SUB~q ),
	.cin(gnd),
	.combout(\ula|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~14 .lut_mask = 16'h33CC;
defparam \ula|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N8
fiftyfivenm_lcell_comb \controller|ACC_OUT~0 (
// Equation(s):
// \controller|ACC_OUT~0_combout  = (!\controller|contador [0] & (!\controller|contador [2] & (\controller|contador [1] & \registrador_de_instrucoes|ci173_1|Q_OUT [3])))

	.dataa(\controller|contador [0]),
	.datab(\controller|contador [2]),
	.datac(\controller|contador [1]),
	.datad(\registrador_de_instrucoes|ci173_1|Q_OUT [3]),
	.cin(gnd),
	.combout(\controller|ACC_OUT~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|ACC_OUT~0 .lut_mask = 16'h1000;
defparam \controller|ACC_OUT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N24
fiftyfivenm_lcell_comb \controller|ALU_OUT~0 (
// Equation(s):
// \controller|ALU_OUT~0_combout  = (!\registrador_de_instrucoes|ci173_1|Q_OUT [1] & (\registrador_de_instrucoes|ci173_1|Q_OUT [0] & (\controller|ACC_OUT~0_combout  & !\registrador_de_instrucoes|ci173_1|Q_OUT [2])))

	.dataa(\registrador_de_instrucoes|ci173_1|Q_OUT [1]),
	.datab(\registrador_de_instrucoes|ci173_1|Q_OUT [0]),
	.datac(\controller|ACC_OUT~0_combout ),
	.datad(\registrador_de_instrucoes|ci173_1|Q_OUT [2]),
	.cin(gnd),
	.combout(\controller|ALU_OUT~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|ALU_OUT~0 .lut_mask = 16'h0040;
defparam \controller|ALU_OUT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N6
fiftyfivenm_lcell_comb \controller|ALU_OUT~1 (
// Equation(s):
// \controller|ALU_OUT~1_combout  = (\controller|ALU_OUT~0_combout ) # ((\controller|WideOr3~0_combout  & \controller|Equal0~0_combout ))

	.dataa(\controller|WideOr3~0_combout ),
	.datab(gnd),
	.datac(\controller|Equal0~0_combout ),
	.datad(\controller|ALU_OUT~0_combout ),
	.cin(gnd),
	.combout(\controller|ALU_OUT~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|ALU_OUT~1 .lut_mask = 16'hFFA0;
defparam \controller|ALU_OUT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N7
dffeas \controller|ALU_OUT (
	.clk(!\f_clock~clkctrl_outclk ),
	.d(\controller|ALU_OUT~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|ALU_OUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|ALU_OUT .is_wysiwyg = "true";
defparam \controller|ALU_OUT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N30
fiftyfivenm_lcell_comb \controller|XOR_NOT~0 (
// Equation(s):
// \controller|XOR_NOT~0_combout  = (!\clear~input_o  & \controller|ALU_OUT~0_combout )

	.dataa(\clear~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller|ALU_OUT~0_combout ),
	.cin(gnd),
	.combout(\controller|XOR_NOT~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|XOR_NOT~0 .lut_mask = 16'h5500;
defparam \controller|XOR_NOT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N31
dffeas \controller|XOR_NOT (
	.clk(!\f_clock~clkctrl_outclk ),
	.d(\controller|XOR_NOT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|XOR_NOT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|XOR_NOT .is_wysiwyg = "true";
defparam \controller|XOR_NOT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N0
fiftyfivenm_lcell_comb \bus[3]~35 (
// Equation(s):
// \bus[3]~35_combout  = (\controller|ALU0~q  & (!\acumulador|ci173_2|Q_OUT [3] & (\controller|XOR_NOT~q  & \bus[0]~12_combout )))

	.dataa(\controller|ALU0~q ),
	.datab(\acumulador|ci173_2|Q_OUT [3]),
	.datac(\controller|XOR_NOT~q ),
	.datad(\bus[0]~12_combout ),
	.cin(gnd),
	.combout(\bus[3]~35_combout ),
	.cout());
// synopsys translate_off
defparam \bus[3]~35 .lut_mask = 16'h2000;
defparam \bus[3]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y34_N29
dffeas \registrador_B|ci173_2|Q_ULA[3] (
	.clk(\f_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\bus[3]~43_combout ),
	.clrn(!\clear~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|BR_IN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registrador_B|ci173_2|Q_ULA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registrador_B|ci173_2|Q_ULA[3] .is_wysiwyg = "true";
defparam \registrador_B|ci173_2|Q_ULA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N10
fiftyfivenm_lcell_comb \bus[3]~36 (
// Equation(s):
// \bus[3]~36_combout  = (\registrador_B|ci173_2|Q_ULA [3] & (\acumulador|ci173_2|Q_OUT [3] & !\controller|ADD_SUB~q ))

	.dataa(\registrador_B|ci173_2|Q_ULA [3]),
	.datab(gnd),
	.datac(\acumulador|ci173_2|Q_OUT [3]),
	.datad(\controller|ADD_SUB~q ),
	.cin(gnd),
	.combout(\bus[3]~36_combout ),
	.cout());
// synopsys translate_off
defparam \bus[3]~36 .lut_mask = 16'h00A0;
defparam \bus[3]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N26
fiftyfivenm_lcell_comb \ula|Add0~11 (
// Equation(s):
// \ula|Add0~11_combout  = \registrador_B|ci173_2|Q_ULA [3] $ (\controller|ADD_SUB~q )

	.dataa(gnd),
	.datab(\registrador_B|ci173_2|Q_ULA [3]),
	.datac(gnd),
	.datad(\controller|ADD_SUB~q ),
	.cin(gnd),
	.combout(\ula|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~11 .lut_mask = 16'h33CC;
defparam \ula|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N4
fiftyfivenm_lcell_comb \controller|WideOr2~0 (
// Equation(s):
// \controller|WideOr2~0_combout  = (\registrador_de_instrucoes|ci173_1|Q_OUT [2] & (((!\registrador_de_instrucoes|ci173_1|Q_OUT [3])))) # (!\registrador_de_instrucoes|ci173_1|Q_OUT [2] & (!\registrador_de_instrucoes|ci173_1|Q_OUT [1] & 
// (\registrador_de_instrucoes|ci173_1|Q_OUT [0] $ (\registrador_de_instrucoes|ci173_1|Q_OUT [3]))))

	.dataa(\registrador_de_instrucoes|ci173_1|Q_OUT [1]),
	.datab(\registrador_de_instrucoes|ci173_1|Q_OUT [2]),
	.datac(\registrador_de_instrucoes|ci173_1|Q_OUT [0]),
	.datad(\registrador_de_instrucoes|ci173_1|Q_OUT [3]),
	.cin(gnd),
	.combout(\controller|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|WideOr2~0 .lut_mask = 16'h01DC;
defparam \controller|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N2
fiftyfivenm_lcell_comb \controller|RAM_OUT~0 (
// Equation(s):
// \controller|RAM_OUT~0_combout  = (!\controller|contador [2] & (\controller|contador [0] & ((\controller|WideOr2~0_combout ) # (!\controller|contador [1]))))

	.dataa(\controller|contador [1]),
	.datab(\controller|contador [2]),
	.datac(\controller|WideOr2~0_combout ),
	.datad(\controller|contador [0]),
	.cin(gnd),
	.combout(\controller|RAM_OUT~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|RAM_OUT~0 .lut_mask = 16'h3100;
defparam \controller|RAM_OUT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y38_N3
dffeas \controller|RAM_OUT (
	.clk(!\f_clock~clkctrl_outclk ),
	.d(\controller|RAM_OUT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|RAM_OUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|RAM_OUT .is_wysiwyg = "true";
defparam \controller|RAM_OUT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N10
fiftyfivenm_lcell_comb \controller|contador~0 (
// Equation(s):
// \controller|contador~0_combout  = (\controller|contador [0] & (!\controller|contador [2] & \controller|contador [1]))

	.dataa(\controller|contador [0]),
	.datab(gnd),
	.datac(\controller|contador [2]),
	.datad(\controller|contador [1]),
	.cin(gnd),
	.combout(\controller|contador~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|contador~0 .lut_mask = 16'h0A00;
defparam \controller|contador~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N20
fiftyfivenm_lcell_comb \controller|ACC_OUT~1 (
// Equation(s):
// \controller|ACC_OUT~1_combout  = (\controller|contador~0_combout  & (\registrador_de_instrucoes|ci173_1|Q_OUT [0] & (!\registrador_de_instrucoes|ci173_1|Q_OUT [2] & !\registrador_de_instrucoes|ci173_1|Q_OUT [3])))

	.dataa(\controller|contador~0_combout ),
	.datab(\registrador_de_instrucoes|ci173_1|Q_OUT [0]),
	.datac(\registrador_de_instrucoes|ci173_1|Q_OUT [2]),
	.datad(\registrador_de_instrucoes|ci173_1|Q_OUT [3]),
	.cin(gnd),
	.combout(\controller|ACC_OUT~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|ACC_OUT~1 .lut_mask = 16'h0008;
defparam \controller|ACC_OUT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y38_N8
fiftyfivenm_lcell_comb \controller|ACC_OUT~2 (
// Equation(s):
// \controller|ACC_OUT~2_combout  = (!\registrador_de_instrucoes|ci173_1|Q_OUT [0] & \registrador_de_instrucoes|ci173_1|Q_OUT [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\registrador_de_instrucoes|ci173_1|Q_OUT [0]),
	.datad(\registrador_de_instrucoes|ci173_1|Q_OUT [2]),
	.cin(gnd),
	.combout(\controller|ACC_OUT~2_combout ),
	.cout());
// synopsys translate_off
defparam \controller|ACC_OUT~2 .lut_mask = 16'h0F00;
defparam \controller|ACC_OUT~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y38_N16
fiftyfivenm_lcell_comb \controller|ACC_OUT~3 (
// Equation(s):
// \controller|ACC_OUT~3_combout  = (\registrador_de_instrucoes|ci173_1|Q_OUT [1] & ((\controller|ACC_OUT~1_combout ) # ((\controller|ACC_OUT~0_combout  & \controller|ACC_OUT~2_combout ))))

	.dataa(\controller|ACC_OUT~0_combout ),
	.datab(\controller|ACC_OUT~1_combout ),
	.datac(\controller|ACC_OUT~2_combout ),
	.datad(\registrador_de_instrucoes|ci173_1|Q_OUT [1]),
	.cin(gnd),
	.combout(\controller|ACC_OUT~3_combout ),
	.cout());
// synopsys translate_off
defparam \controller|ACC_OUT~3 .lut_mask = 16'hEC00;
defparam \controller|ACC_OUT~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y38_N17
dffeas \controller|ACC_OUT (
	.clk(!\f_clock~clkctrl_outclk ),
	.d(\controller|ACC_OUT~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|ACC_OUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|ACC_OUT .is_wysiwyg = "true";
defparam \controller|ACC_OUT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N16
fiftyfivenm_lcell_comb \controller|PC_OUT~0 (
// Equation(s):
// \controller|PC_OUT~0_combout  = (!\controller|contador [1] & (!\controller|contador [0] & (!\clear~input_o  & !\controller|contador [2])))

	.dataa(\controller|contador [1]),
	.datab(\controller|contador [0]),
	.datac(\clear~input_o ),
	.datad(\controller|contador [2]),
	.cin(gnd),
	.combout(\controller|PC_OUT~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|PC_OUT~0 .lut_mask = 16'h0001;
defparam \controller|PC_OUT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y34_N17
dffeas \controller|PC_OUT (
	.clk(!\f_clock~clkctrl_outclk ),
	.d(\controller|PC_OUT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|PC_OUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|PC_OUT .is_wysiwyg = "true";
defparam \controller|PC_OUT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N22
fiftyfivenm_lcell_comb \controller|PC_INC~0 (
// Equation(s):
// \controller|PC_INC~0_combout  = (!\controller|contador [1] & (\controller|contador [0] & (!\clear~input_o  & !\controller|contador [2])))

	.dataa(\controller|contador [1]),
	.datab(\controller|contador [0]),
	.datac(\clear~input_o ),
	.datad(\controller|contador [2]),
	.cin(gnd),
	.combout(\controller|PC_INC~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|PC_INC~0 .lut_mask = 16'h0004;
defparam \controller|PC_INC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y34_N23
dffeas \controller|IR_IN (
	.clk(!\f_clock~clkctrl_outclk ),
	.d(\controller|PC_INC~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|IR_IN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|IR_IN .is_wysiwyg = "true";
defparam \controller|IR_IN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N22
fiftyfivenm_lcell_comb \contador_de_programa|contador|Q[0]~4 (
// Equation(s):
// \contador_de_programa|contador|Q[0]~4_combout  = (\contador_de_programa|contador|Q [0] & (\controller|IR_IN~q  $ (VCC))) # (!\contador_de_programa|contador|Q [0] & (\controller|IR_IN~q  & VCC))
// \contador_de_programa|contador|Q[0]~5  = CARRY((\contador_de_programa|contador|Q [0] & \controller|IR_IN~q ))

	.dataa(\contador_de_programa|contador|Q [0]),
	.datab(\controller|IR_IN~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\contador_de_programa|contador|Q[0]~4_combout ),
	.cout(\contador_de_programa|contador|Q[0]~5 ));
// synopsys translate_off
defparam \contador_de_programa|contador|Q[0]~4 .lut_mask = 16'h6688;
defparam \contador_de_programa|contador|Q[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N8
fiftyfivenm_lcell_comb \bus[0]~10 (
// Equation(s):
// \bus[0]~10_combout  = (!\controller|XOR_NOT~q  & \controller|ALU_OUT~q )

	.dataa(\controller|XOR_NOT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller|ALU_OUT~q ),
	.cin(gnd),
	.combout(\bus[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \bus[0]~10 .lut_mask = 16'h5500;
defparam \bus[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y34_N25
dffeas \acumulador|ci173_2|Q_OUT[0] (
	.clk(\f_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\bus[0]~19_combout ),
	.clrn(!\clear~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|ACC_IN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acumulador|ci173_2|Q_OUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \acumulador|ci173_2|Q_OUT[0] .is_wysiwyg = "true";
defparam \acumulador|ci173_2|Q_OUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y34_N5
dffeas \registrador_B|ci173_2|Q_ULA[0] (
	.clk(\f_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\bus[0]~19_combout ),
	.clrn(!\clear~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|BR_IN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registrador_B|ci173_2|Q_ULA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registrador_B|ci173_2|Q_ULA[0] .is_wysiwyg = "true";
defparam \registrador_B|ci173_2|Q_ULA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N4
fiftyfivenm_lcell_comb \bus[0]~13 (
// Equation(s):
// \bus[0]~13_combout  = (\controller|ALU_OUT~q  & ((\controller|XOR_NOT~q  & (\controller|ALU0~q )) # (!\controller|XOR_NOT~q  & ((\registrador_B|ci173_2|Q_ULA [0])))))

	.dataa(\controller|XOR_NOT~q ),
	.datab(\controller|ALU0~q ),
	.datac(\registrador_B|ci173_2|Q_ULA [0]),
	.datad(\controller|ALU_OUT~q ),
	.cin(gnd),
	.combout(\bus[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \bus[0]~13 .lut_mask = 16'hD800;
defparam \bus[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N16
fiftyfivenm_lcell_comb \bus[0]~63 (
// Equation(s):
// \bus[0]~63_combout  = (!\controller|ADD_SUB~q  & \bus[0]~13_combout )

	.dataa(\controller|ADD_SUB~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus[0]~13_combout ),
	.cin(gnd),
	.combout(\bus[0]~63_combout ),
	.cout());
// synopsys translate_off
defparam \bus[0]~63 .lut_mask = 16'h5500;
defparam \bus[0]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N18
fiftyfivenm_lcell_comb \bus[0]~15 (
// Equation(s):
// \bus[0]~15_combout  = (\acumulador|ci173_2|Q_OUT [0] & ((\bus[0]~63_combout  & (!\bus[0]~11_combout )) # (!\bus[0]~63_combout  & ((\bus[0]~12_combout ))))) # (!\acumulador|ci173_2|Q_OUT [0] & (((\bus[0]~12_combout  & \bus[0]~63_combout ))))

	.dataa(\bus[0]~11_combout ),
	.datab(\acumulador|ci173_2|Q_OUT [0]),
	.datac(\bus[0]~12_combout ),
	.datad(\bus[0]~63_combout ),
	.cin(gnd),
	.combout(\bus[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \bus[0]~15 .lut_mask = 16'h74C0;
defparam \bus[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N2
fiftyfivenm_lcell_comb \ula|Add0~0 (
// Equation(s):
// \ula|Add0~0_combout  = \registrador_B|ci173_2|Q_ULA [0] $ (\controller|ADD_SUB~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\registrador_B|ci173_2|Q_ULA [0]),
	.datad(\controller|ADD_SUB~q ),
	.cin(gnd),
	.combout(\ula|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~0 .lut_mask = 16'h0FF0;
defparam \ula|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N4
fiftyfivenm_lcell_comb \ula|Add0~2 (
// Equation(s):
// \ula|Add0~2_cout  = CARRY(\controller|ADD_SUB~q )

	.dataa(\controller|ADD_SUB~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ula|Add0~2_cout ));
// synopsys translate_off
defparam \ula|Add0~2 .lut_mask = 16'h00AA;
defparam \ula|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N6
fiftyfivenm_lcell_comb \ula|Add0~3 (
// Equation(s):
// \ula|Add0~3_combout  = (\ula|Add0~0_combout  & ((\acumulador|ci173_2|Q_OUT [0] & (\ula|Add0~2_cout  & VCC)) # (!\acumulador|ci173_2|Q_OUT [0] & (!\ula|Add0~2_cout )))) # (!\ula|Add0~0_combout  & ((\acumulador|ci173_2|Q_OUT [0] & (!\ula|Add0~2_cout )) # 
// (!\acumulador|ci173_2|Q_OUT [0] & ((\ula|Add0~2_cout ) # (GND)))))
// \ula|Add0~4  = CARRY((\ula|Add0~0_combout  & (!\acumulador|ci173_2|Q_OUT [0] & !\ula|Add0~2_cout )) # (!\ula|Add0~0_combout  & ((!\ula|Add0~2_cout ) # (!\acumulador|ci173_2|Q_OUT [0]))))

	.dataa(\ula|Add0~0_combout ),
	.datab(\acumulador|ci173_2|Q_OUT [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~2_cout ),
	.combout(\ula|Add0~3_combout ),
	.cout(\ula|Add0~4 ));
// synopsys translate_off
defparam \ula|Add0~3 .lut_mask = 16'h9617;
defparam \ula|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N20
fiftyfivenm_lcell_comb \bus[0]~14 (
// Equation(s):
// \bus[0]~14_combout  = (\bus[0]~12_combout  & (((!\acumulador|ci173_2|Q_OUT [0] & \bus[0]~63_combout )))) # (!\bus[0]~12_combout  & (\bus[0]~11_combout ))

	.dataa(\bus[0]~11_combout ),
	.datab(\acumulador|ci173_2|Q_OUT [0]),
	.datac(\bus[0]~12_combout ),
	.datad(\bus[0]~63_combout ),
	.cin(gnd),
	.combout(\bus[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \bus[0]~14 .lut_mask = 16'h3A0A;
defparam \bus[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N28
fiftyfivenm_lcell_comb \bus[0]~16 (
// Equation(s):
// \bus[0]~16_combout  = (\bus[0]~10_combout  & ((\bus[0]~15_combout ) # ((\ula|Add0~3_combout  & \bus[0]~14_combout )))) # (!\bus[0]~10_combout  & (\bus[0]~15_combout  & ((\bus[0]~14_combout ))))

	.dataa(\bus[0]~10_combout ),
	.datab(\bus[0]~15_combout ),
	.datac(\ula|Add0~3_combout ),
	.datad(\bus[0]~14_combout ),
	.cin(gnd),
	.combout(\bus[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \bus[0]~16 .lut_mask = 16'hEC88;
defparam \bus[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y34_N15
dffeas \registrador_de_instrucoes|ci173_2|Q_OUT[0] (
	.clk(\f_clock~clkctrl_outclk ),
	.d(\bus[0]~19_combout ),
	.asdata(vcc),
	.clrn(!\clear~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|IR_IN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registrador_de_instrucoes|ci173_2|Q_OUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registrador_de_instrucoes|ci173_2|Q_OUT[0] .is_wysiwyg = "true";
defparam \registrador_de_instrucoes|ci173_2|Q_OUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N18
fiftyfivenm_lcell_comb \controller|WideOr0~0 (
// Equation(s):
// \controller|WideOr0~0_combout  = (\registrador_de_instrucoes|ci173_1|Q_OUT [3] & (!\registrador_de_instrucoes|ci173_1|Q_OUT [2] & ((!\registrador_de_instrucoes|ci173_1|Q_OUT [0])))) # (!\registrador_de_instrucoes|ci173_1|Q_OUT [3] & 
// ((\registrador_de_instrucoes|ci173_1|Q_OUT [2]) # ((\registrador_de_instrucoes|ci173_1|Q_OUT [1]) # (\registrador_de_instrucoes|ci173_1|Q_OUT [0]))))

	.dataa(\registrador_de_instrucoes|ci173_1|Q_OUT [3]),
	.datab(\registrador_de_instrucoes|ci173_1|Q_OUT [2]),
	.datac(\registrador_de_instrucoes|ci173_1|Q_OUT [1]),
	.datad(\registrador_de_instrucoes|ci173_1|Q_OUT [0]),
	.cin(gnd),
	.combout(\controller|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|WideOr0~0 .lut_mask = 16'h5576;
defparam \controller|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N22
fiftyfivenm_lcell_comb \controller|IR_OUT~0 (
// Equation(s):
// \controller|IR_OUT~0_combout  = (\controller|Equal0~1_combout  & (\controller|WideOr0~0_combout  & !\clear~input_o ))

	.dataa(\controller|Equal0~1_combout ),
	.datab(\controller|WideOr0~0_combout ),
	.datac(gnd),
	.datad(\clear~input_o ),
	.cin(gnd),
	.combout(\controller|IR_OUT~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|IR_OUT~0 .lut_mask = 16'h0088;
defparam \controller|IR_OUT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N23
dffeas \controller|IR_OUT (
	.clk(!\f_clock~clkctrl_outclk ),
	.d(\controller|IR_OUT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|IR_OUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|IR_OUT .is_wysiwyg = "true";
defparam \controller|IR_OUT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N12
fiftyfivenm_lcell_comb \bus[0]~17 (
// Equation(s):
// \bus[0]~17_combout  = (\controller|PC_OUT~q  & ((\contador_de_programa|contador|Q [0]) # ((\registrador_de_instrucoes|ci173_2|Q_OUT [0] & \controller|IR_OUT~q )))) # (!\controller|PC_OUT~q  & (\registrador_de_instrucoes|ci173_2|Q_OUT [0] & 
// ((\controller|IR_OUT~q ))))

	.dataa(\controller|PC_OUT~q ),
	.datab(\registrador_de_instrucoes|ci173_2|Q_OUT [0]),
	.datac(\contador_de_programa|contador|Q [0]),
	.datad(\controller|IR_OUT~q ),
	.cin(gnd),
	.combout(\bus[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \bus[0]~17 .lut_mask = 16'hECA0;
defparam \bus[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N30
fiftyfivenm_lcell_comb \bus[0]~64 (
// Equation(s):
// \bus[0]~64_combout  = (\bus[0]~17_combout ) # ((\controller|ACC_OUT~q  & \acumulador|ci173_2|Q_OUT [0]))

	.dataa(\bus[0]~17_combout ),
	.datab(gnd),
	.datac(\controller|ACC_OUT~q ),
	.datad(\acumulador|ci173_2|Q_OUT [0]),
	.cin(gnd),
	.combout(\bus[0]~64_combout ),
	.cout());
// synopsys translate_off
defparam \bus[0]~64 .lut_mask = 16'hFAAA;
defparam \bus[0]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X31_Y39_N22
fiftyfivenm_io_ibuf \WR~input (
	.i(WR),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\WR~input_o ));
// synopsys translate_off
defparam \WR~input .bus_hold = "false";
defparam \WR~input .listen_to_nsleep_signal = "false";
defparam \WR~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N30
fiftyfivenm_lcell_comb \controller|WideOr4~0 (
// Equation(s):
// \controller|WideOr4~0_combout  = (\registrador_de_instrucoes|ci173_1|Q_OUT [1] & (((\registrador_de_instrucoes|ci173_1|Q_OUT [2] & !\registrador_de_instrucoes|ci173_1|Q_OUT [3])))) # (!\registrador_de_instrucoes|ci173_1|Q_OUT [1] & 
// (!\registrador_de_instrucoes|ci173_1|Q_OUT [0] & (!\registrador_de_instrucoes|ci173_1|Q_OUT [2] & \registrador_de_instrucoes|ci173_1|Q_OUT [3])))

	.dataa(\registrador_de_instrucoes|ci173_1|Q_OUT [1]),
	.datab(\registrador_de_instrucoes|ci173_1|Q_OUT [0]),
	.datac(\registrador_de_instrucoes|ci173_1|Q_OUT [2]),
	.datad(\registrador_de_instrucoes|ci173_1|Q_OUT [3]),
	.cin(gnd),
	.combout(\controller|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|WideOr4~0 .lut_mask = 16'h01A0;
defparam \controller|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N6
fiftyfivenm_lcell_comb \controller|RAM_IN~0 (
// Equation(s):
// \controller|RAM_IN~0_combout  = (\registrador_de_instrucoes|ci173_1|Q_OUT [1] & ((\controller|ACC_OUT~1_combout ) # ((\controller|Equal0~0_combout  & \controller|WideOr4~0_combout )))) # (!\registrador_de_instrucoes|ci173_1|Q_OUT [1] & 
// (\controller|Equal0~0_combout  & (\controller|WideOr4~0_combout )))

	.dataa(\registrador_de_instrucoes|ci173_1|Q_OUT [1]),
	.datab(\controller|Equal0~0_combout ),
	.datac(\controller|WideOr4~0_combout ),
	.datad(\controller|ACC_OUT~1_combout ),
	.cin(gnd),
	.combout(\controller|RAM_IN~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|RAM_IN~0 .lut_mask = 16'hEAC0;
defparam \controller|RAM_IN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y38_N7
dffeas \controller|RAM_IN (
	.clk(!\f_clock~combout ),
	.d(\controller|RAM_IN~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|RAM_IN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|RAM_IN .is_wysiwyg = "true";
defparam \controller|RAM_IN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N12
fiftyfivenm_lcell_comb \memoria_ram|WE (
// Equation(s):
// \memoria_ram|WE~combout  = LCELL((\WR~input_o ) # (\controller|RAM_IN~q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\WR~input_o ),
	.datad(\controller|RAM_IN~q ),
	.cin(gnd),
	.combout(\memoria_ram|WE~combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|WE .lut_mask = 16'hFFF0;
defparam \memoria_ram|WE .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
fiftyfivenm_clkctrl \memoria_ram|WE~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\memoria_ram|WE~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\memoria_ram|WE~clkctrl_outclk ));
// synopsys translate_off
defparam \memoria_ram|WE~clkctrl .clock_type = "global clock";
defparam \memoria_ram|WE~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X34_Y39_N8
fiftyfivenm_io_ibuf \ram_dip[0]~input (
	.i(ram_dip[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_dip[0]~input_o ));
// synopsys translate_off
defparam \ram_dip[0]~input .bus_hold = "false";
defparam \ram_dip[0]~input .listen_to_nsleep_signal = "false";
defparam \ram_dip[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y39_N15
fiftyfivenm_io_ibuf \prog_run~input (
	.i(prog_run),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\prog_run~input_o ));
// synopsys translate_off
defparam \prog_run~input .bus_hold = "false";
defparam \prog_run~input .listen_to_nsleep_signal = "false";
defparam \prog_run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N14
fiftyfivenm_lcell_comb \bus[0]~18 (
// Equation(s):
// \bus[0]~18_combout  = (\controller|ACC_OUT~q  & \acumulador|ci173_2|Q_OUT [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\controller|ACC_OUT~q ),
	.datad(\acumulador|ci173_2|Q_OUT [0]),
	.cin(gnd),
	.combout(\bus[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \bus[0]~18 .lut_mask = 16'hF000;
defparam \bus[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N18
fiftyfivenm_lcell_comb \bus[0]~60 (
// Equation(s):
// \bus[0]~60_combout  = (\bus[0]~18_combout ) # ((\bus[0]~17_combout ) # ((\controller|RAM_OUT~q  & \memoria_ram|memoria~137_combout )))

	.dataa(\bus[0]~18_combout ),
	.datab(\controller|RAM_OUT~q ),
	.datac(\bus[0]~17_combout ),
	.datad(\memoria_ram|memoria~137_combout ),
	.cin(gnd),
	.combout(\bus[0]~60_combout ),
	.cout());
// synopsys translate_off
defparam \bus[0]~60 .lut_mask = 16'hFEFA;
defparam \bus[0]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N4
fiftyfivenm_lcell_comb \memoria_ram|memoria~208 (
// Equation(s):
// \memoria_ram|memoria~208_combout  = (\prog_run~input_o  & (((\bus[0]~16_combout ) # (\bus[0]~60_combout )))) # (!\prog_run~input_o  & (\ram_dip[0]~input_o ))

	.dataa(\ram_dip[0]~input_o ),
	.datab(\prog_run~input_o ),
	.datac(\bus[0]~16_combout ),
	.datad(\bus[0]~60_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~208_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~208 .lut_mask = 16'hEEE2;
defparam \memoria_ram|memoria~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N2
fiftyfivenm_lcell_comb \memoria_ram|memoria~243 (
// Equation(s):
// \memoria_ram|memoria~243_combout  = !\memoria_ram|memoria~208_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~208_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~243_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~243 .lut_mask = 16'h00FF;
defparam \memoria_ram|memoria~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N2
fiftyfivenm_lcell_comb \controller|WideOr1~0 (
// Equation(s):
// \controller|WideOr1~0_combout  = (\registrador_de_instrucoes|ci173_1|Q_OUT [3] & (!\registrador_de_instrucoes|ci173_1|Q_OUT [2] & (!\registrador_de_instrucoes|ci173_1|Q_OUT [1] & !\registrador_de_instrucoes|ci173_1|Q_OUT [0]))) # 
// (!\registrador_de_instrucoes|ci173_1|Q_OUT [3] & ((\registrador_de_instrucoes|ci173_1|Q_OUT [2]) # ((\registrador_de_instrucoes|ci173_1|Q_OUT [0]))))

	.dataa(\registrador_de_instrucoes|ci173_1|Q_OUT [3]),
	.datab(\registrador_de_instrucoes|ci173_1|Q_OUT [2]),
	.datac(\registrador_de_instrucoes|ci173_1|Q_OUT [1]),
	.datad(\registrador_de_instrucoes|ci173_1|Q_OUT [0]),
	.cin(gnd),
	.combout(\controller|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|WideOr1~0 .lut_mask = 16'h5546;
defparam \controller|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N6
fiftyfivenm_lcell_comb \controller|MAR_IN~0 (
// Equation(s):
// \controller|MAR_IN~0_combout  = (!\controller|contador [2] & (!\controller|contador [0] & ((\controller|WideOr1~0_combout ) # (!\controller|contador [1]))))

	.dataa(\controller|contador [2]),
	.datab(\controller|contador [0]),
	.datac(\controller|WideOr1~0_combout ),
	.datad(\controller|contador [1]),
	.cin(gnd),
	.combout(\controller|MAR_IN~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|MAR_IN~0 .lut_mask = 16'h1011;
defparam \controller|MAR_IN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y34_N7
dffeas \controller|MAR_IN (
	.clk(!\f_clock~clkctrl_outclk ),
	.d(\controller|MAR_IN~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|MAR_IN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|MAR_IN .is_wysiwyg = "true";
defparam \controller|MAR_IN .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y37_N29
dffeas \registrador_mar|ci173_1|Q_OUT[2] (
	.clk(\f_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\bus[2]~34_combout ),
	.clrn(!\clear~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|MAR_IN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registrador_mar|ci173_1|Q_OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registrador_mar|ci173_1|Q_OUT[2] .is_wysiwyg = "true";
defparam \registrador_mar|ci173_1|Q_OUT[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X31_Y39_N15
fiftyfivenm_io_ibuf \mar_dip[2]~input (
	.i(mar_dip[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\mar_dip[2]~input_o ));
// synopsys translate_off
defparam \mar_dip[2]~input .bus_hold = "false";
defparam \mar_dip[2]~input .listen_to_nsleep_signal = "false";
defparam \mar_dip[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N28
fiftyfivenm_lcell_comb \registrador_mar|ci157_1|S[2]~3 (
// Equation(s):
// \registrador_mar|ci157_1|S[2]~3_combout  = (\prog_run~input_o  & (\registrador_mar|ci173_1|Q_OUT [2])) # (!\prog_run~input_o  & ((\mar_dip[2]~input_o )))

	.dataa(\prog_run~input_o ),
	.datab(gnd),
	.datac(\registrador_mar|ci173_1|Q_OUT [2]),
	.datad(\mar_dip[2]~input_o ),
	.cin(gnd),
	.combout(\registrador_mar|ci157_1|S[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \registrador_mar|ci157_1|S[2]~3 .lut_mask = 16'hF5A0;
defparam \registrador_mar|ci157_1|S[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X31_Y39_N1
fiftyfivenm_io_ibuf \mar_dip[1]~input (
	.i(mar_dip[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\mar_dip[1]~input_o ));
// synopsys translate_off
defparam \mar_dip[1]~input .bus_hold = "false";
defparam \mar_dip[1]~input .listen_to_nsleep_signal = "false";
defparam \mar_dip[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y34_N9
dffeas \acumulador|ci173_2|Q_OUT[1] (
	.clk(\f_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\bus[1]~27_combout ),
	.clrn(!\clear~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|ACC_IN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acumulador|ci173_2|Q_OUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \acumulador|ci173_2|Q_OUT[1] .is_wysiwyg = "true";
defparam \acumulador|ci173_2|Q_OUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y35_N17
dffeas \registrador_de_instrucoes|ci173_2|Q_OUT[1] (
	.clk(\f_clock~clkctrl_outclk ),
	.d(\bus[1]~27_combout ),
	.asdata(vcc),
	.clrn(!\clear~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|IR_IN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registrador_de_instrucoes|ci173_2|Q_OUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registrador_de_instrucoes|ci173_2|Q_OUT[1] .is_wysiwyg = "true";
defparam \registrador_de_instrucoes|ci173_2|Q_OUT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N20
fiftyfivenm_lcell_comb \bus[1]~25 (
// Equation(s):
// \bus[1]~25_combout  = (\controller|PC_OUT~q  & ((\contador_de_programa|contador|Q [1]) # ((\registrador_de_instrucoes|ci173_2|Q_OUT [1] & \controller|IR_OUT~q )))) # (!\controller|PC_OUT~q  & (\registrador_de_instrucoes|ci173_2|Q_OUT [1] & 
// ((\controller|IR_OUT~q ))))

	.dataa(\controller|PC_OUT~q ),
	.datab(\registrador_de_instrucoes|ci173_2|Q_OUT [1]),
	.datac(\contador_de_programa|contador|Q [1]),
	.datad(\controller|IR_OUT~q ),
	.cin(gnd),
	.combout(\bus[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \bus[1]~25 .lut_mask = 16'hECA0;
defparam \bus[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N30
fiftyfivenm_lcell_comb \bus[1]~65 (
// Equation(s):
// \bus[1]~65_combout  = (\bus[1]~25_combout ) # ((\acumulador|ci173_2|Q_OUT [1] & \controller|ACC_OUT~q ))

	.dataa(gnd),
	.datab(\acumulador|ci173_2|Q_OUT [1]),
	.datac(\bus[1]~25_combout ),
	.datad(\controller|ACC_OUT~q ),
	.cin(gnd),
	.combout(\bus[1]~65_combout ),
	.cout());
// synopsys translate_off
defparam \bus[1]~65 .lut_mask = 16'hFCF0;
defparam \bus[1]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N26
fiftyfivenm_lcell_comb \bus[1]~20 (
// Equation(s):
// \bus[1]~20_combout  = (\controller|ALU0~q  & (\controller|XOR_NOT~q  & (!\acumulador|ci173_2|Q_OUT [1] & \bus[0]~12_combout )))

	.dataa(\controller|ALU0~q ),
	.datab(\controller|XOR_NOT~q ),
	.datac(\acumulador|ci173_2|Q_OUT [1]),
	.datad(\bus[0]~12_combout ),
	.cin(gnd),
	.combout(\bus[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \bus[1]~20 .lut_mask = 16'h0800;
defparam \bus[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y34_N31
dffeas \registrador_B|ci173_2|Q_ULA[1] (
	.clk(\f_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\bus[1]~27_combout ),
	.clrn(!\clear~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|BR_IN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registrador_B|ci173_2|Q_ULA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registrador_B|ci173_2|Q_ULA[1] .is_wysiwyg = "true";
defparam \registrador_B|ci173_2|Q_ULA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N2
fiftyfivenm_lcell_comb \bus[1]~21 (
// Equation(s):
// \bus[1]~21_combout  = (\registrador_B|ci173_2|Q_ULA [1] & (\acumulador|ci173_2|Q_OUT [1] & !\controller|ADD_SUB~q ))

	.dataa(\registrador_B|ci173_2|Q_ULA [1]),
	.datab(\acumulador|ci173_2|Q_OUT [1]),
	.datac(gnd),
	.datad(\controller|ADD_SUB~q ),
	.cin(gnd),
	.combout(\bus[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \bus[1]~21 .lut_mask = 16'h0088;
defparam \bus[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N30
fiftyfivenm_lcell_comb \ula|Add0~5 (
// Equation(s):
// \ula|Add0~5_combout  = \registrador_B|ci173_2|Q_ULA [1] $ (\controller|ADD_SUB~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\registrador_B|ci173_2|Q_ULA [1]),
	.datad(\controller|ADD_SUB~q ),
	.cin(gnd),
	.combout(\ula|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~5 .lut_mask = 16'h0FF0;
defparam \ula|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N8
fiftyfivenm_lcell_comb \ula|Add0~6 (
// Equation(s):
// \ula|Add0~6_combout  = ((\ula|Add0~5_combout  $ (\acumulador|ci173_2|Q_OUT [1] $ (!\ula|Add0~4 )))) # (GND)
// \ula|Add0~7  = CARRY((\ula|Add0~5_combout  & ((\acumulador|ci173_2|Q_OUT [1]) # (!\ula|Add0~4 ))) # (!\ula|Add0~5_combout  & (\acumulador|ci173_2|Q_OUT [1] & !\ula|Add0~4 )))

	.dataa(\ula|Add0~5_combout ),
	.datab(\acumulador|ci173_2|Q_OUT [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~4 ),
	.combout(\ula|Add0~6_combout ),
	.cout(\ula|Add0~7 ));
// synopsys translate_off
defparam \ula|Add0~6 .lut_mask = 16'h698E;
defparam \ula|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N20
fiftyfivenm_lcell_comb \bus[1]~22 (
// Equation(s):
// \bus[1]~22_combout  = (\bus[0]~11_combout  & (((\bus[0]~12_combout ) # (\ula|Add0~6_combout )))) # (!\bus[0]~11_combout  & (\bus[1]~21_combout  & (!\bus[0]~12_combout )))

	.dataa(\bus[1]~21_combout ),
	.datab(\bus[0]~11_combout ),
	.datac(\bus[0]~12_combout ),
	.datad(\ula|Add0~6_combout ),
	.cin(gnd),
	.combout(\bus[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \bus[1]~22 .lut_mask = 16'hCEC2;
defparam \bus[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N2
fiftyfivenm_lcell_comb \bus[1]~23 (
// Equation(s):
// \bus[1]~23_combout  = (\bus[0]~12_combout  & ((\acumulador|ci173_2|Q_OUT [1] & ((!\bus[1]~22_combout ) # (!\registrador_B|ci173_2|Q_ULA [1]))) # (!\acumulador|ci173_2|Q_OUT [1] & (\registrador_B|ci173_2|Q_ULA [1])))) # (!\bus[0]~12_combout  & 
// (((\bus[1]~22_combout ))))

	.dataa(\acumulador|ci173_2|Q_OUT [1]),
	.datab(\registrador_B|ci173_2|Q_ULA [1]),
	.datac(\bus[0]~12_combout ),
	.datad(\bus[1]~22_combout ),
	.cin(gnd),
	.combout(\bus[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \bus[1]~23 .lut_mask = 16'h6FE0;
defparam \bus[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N12
fiftyfivenm_lcell_comb \bus[1]~24 (
// Equation(s):
// \bus[1]~24_combout  = (\controller|ALU_OUT~q  & ((\bus[1]~20_combout ) # ((!\controller|XOR_NOT~q  & \bus[1]~23_combout ))))

	.dataa(\controller|XOR_NOT~q ),
	.datab(\controller|ALU_OUT~q ),
	.datac(\bus[1]~20_combout ),
	.datad(\bus[1]~23_combout ),
	.cin(gnd),
	.combout(\bus[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \bus[1]~24 .lut_mask = 16'hC4C0;
defparam \bus[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X29_Y39_N8
fiftyfivenm_io_ibuf \ram_dip[1]~input (
	.i(ram_dip[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_dip[1]~input_o ));
// synopsys translate_off
defparam \ram_dip[1]~input .bus_hold = "false";
defparam \ram_dip[1]~input .listen_to_nsleep_signal = "false";
defparam \ram_dip[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N28
fiftyfivenm_lcell_comb \bus[1]~26 (
// Equation(s):
// \bus[1]~26_combout  = (\acumulador|ci173_2|Q_OUT [1] & \controller|ACC_OUT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\acumulador|ci173_2|Q_OUT [1]),
	.datad(\controller|ACC_OUT~q ),
	.cin(gnd),
	.combout(\bus[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \bus[1]~26 .lut_mask = 16'hF000;
defparam \bus[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N10
fiftyfivenm_lcell_comb \bus[1]~61 (
// Equation(s):
// \bus[1]~61_combout  = (\bus[1]~25_combout ) # ((\bus[1]~26_combout ) # ((\controller|RAM_OUT~q  & \memoria_ram|memoria~147_combout )))

	.dataa(\controller|RAM_OUT~q ),
	.datab(\bus[1]~25_combout ),
	.datac(\memoria_ram|memoria~147_combout ),
	.datad(\bus[1]~26_combout ),
	.cin(gnd),
	.combout(\bus[1]~61_combout ),
	.cout());
// synopsys translate_off
defparam \bus[1]~61 .lut_mask = 16'hFFEC;
defparam \bus[1]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N0
fiftyfivenm_lcell_comb \memoria_ram|memoria~225 (
// Equation(s):
// \memoria_ram|memoria~225_combout  = (\prog_run~input_o  & ((\bus[1]~24_combout ) # ((\bus[1]~61_combout )))) # (!\prog_run~input_o  & (((\ram_dip[1]~input_o ))))

	.dataa(\bus[1]~24_combout ),
	.datab(\ram_dip[1]~input_o ),
	.datac(\prog_run~input_o ),
	.datad(\bus[1]~61_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~225_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~225 .lut_mask = 16'hFCAC;
defparam \memoria_ram|memoria~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N20
fiftyfivenm_lcell_comb \memoria_ram|memoria~244 (
// Equation(s):
// \memoria_ram|memoria~244_combout  = !\memoria_ram|memoria~225_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memoria_ram|memoria~225_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoria_ram|memoria~244_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~244 .lut_mask = 16'h0F0F;
defparam \memoria_ram|memoria~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X31_Y39_N29
fiftyfivenm_io_ibuf \mar_dip[0]~input (
	.i(mar_dip[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\mar_dip[0]~input_o ));
// synopsys translate_off
defparam \mar_dip[0]~input .bus_hold = "false";
defparam \mar_dip[0]~input .listen_to_nsleep_signal = "false";
defparam \mar_dip[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y37_N3
dffeas \registrador_mar|ci173_1|Q_OUT[0] (
	.clk(\f_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\bus[0]~19_combout ),
	.clrn(!\clear~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|MAR_IN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registrador_mar|ci173_1|Q_OUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registrador_mar|ci173_1|Q_OUT[0] .is_wysiwyg = "true";
defparam \registrador_mar|ci173_1|Q_OUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N2
fiftyfivenm_lcell_comb \registrador_mar|ci157_1|S[0]~1 (
// Equation(s):
// \registrador_mar|ci157_1|S[0]~1_combout  = (\prog_run~input_o  & ((\registrador_mar|ci173_1|Q_OUT [0]))) # (!\prog_run~input_o  & (\mar_dip[0]~input_o ))

	.dataa(\prog_run~input_o ),
	.datab(\mar_dip[0]~input_o ),
	.datac(\registrador_mar|ci173_1|Q_OUT [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\registrador_mar|ci157_1|S[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \registrador_mar|ci157_1|S[0]~1 .lut_mask = 16'hE4E4;
defparam \registrador_mar|ci157_1|S[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y37_N13
dffeas \registrador_mar|ci173_1|Q_OUT[3] (
	.clk(\f_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\bus[3]~43_combout ),
	.clrn(!\clear~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|MAR_IN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registrador_mar|ci173_1|Q_OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registrador_mar|ci173_1|Q_OUT[3] .is_wysiwyg = "true";
defparam \registrador_mar|ci173_1|Q_OUT[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y39_N15
fiftyfivenm_io_ibuf \mar_dip[3]~input (
	.i(mar_dip[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\mar_dip[3]~input_o ));
// synopsys translate_off
defparam \mar_dip[3]~input .bus_hold = "false";
defparam \mar_dip[3]~input .listen_to_nsleep_signal = "false";
defparam \mar_dip[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N12
fiftyfivenm_lcell_comb \registrador_mar|ci157_1|S[3]~2 (
// Equation(s):
// \registrador_mar|ci157_1|S[3]~2_combout  = (\prog_run~input_o  & (\registrador_mar|ci173_1|Q_OUT [3])) # (!\prog_run~input_o  & ((\mar_dip[3]~input_o )))

	.dataa(\prog_run~input_o ),
	.datab(gnd),
	.datac(\registrador_mar|ci173_1|Q_OUT [3]),
	.datad(\mar_dip[3]~input_o ),
	.cin(gnd),
	.combout(\registrador_mar|ci157_1|S[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \registrador_mar|ci157_1|S[3]~2 .lut_mask = 16'hF5A0;
defparam \registrador_mar|ci157_1|S[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N30
fiftyfivenm_lcell_comb \memoria_ram|memoria~214 (
// Equation(s):
// \memoria_ram|memoria~214_combout  = (\registrador_mar|ci157_1|S[2]~3_combout  & (!\registrador_mar|ci157_1|S[0]~1_combout  & (\registrador_mar|ci157_1|S[1]~0_combout  & !\registrador_mar|ci157_1|S[3]~2_combout )))

	.dataa(\registrador_mar|ci157_1|S[2]~3_combout ),
	.datab(\registrador_mar|ci157_1|S[0]~1_combout ),
	.datac(\registrador_mar|ci157_1|S[1]~0_combout ),
	.datad(\registrador_mar|ci157_1|S[3]~2_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~214_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~214 .lut_mask = 16'h0020;
defparam \memoria_ram|memoria~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y35_N21
dffeas \memoria_ram|memoria~49 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~244_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~49 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~49 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N26
fiftyfivenm_lcell_comb \memoria_ram|memoria~247 (
// Equation(s):
// \memoria_ram|memoria~247_combout  = !\memoria_ram|memoria~225_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~225_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~247_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~247 .lut_mask = 16'h00FF;
defparam \memoria_ram|memoria~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N18
fiftyfivenm_lcell_comb \memoria_ram|memoria~222 (
// Equation(s):
// \memoria_ram|memoria~222_combout  = (\registrador_mar|ci157_1|S[3]~2_combout  & (\registrador_mar|ci157_1|S[1]~0_combout  & (\registrador_mar|ci157_1|S[2]~3_combout  & !\registrador_mar|ci157_1|S[0]~1_combout )))

	.dataa(\registrador_mar|ci157_1|S[3]~2_combout ),
	.datab(\registrador_mar|ci157_1|S[1]~0_combout ),
	.datac(\registrador_mar|ci157_1|S[2]~3_combout ),
	.datad(\registrador_mar|ci157_1|S[0]~1_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~222_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~222 .lut_mask = 16'h0080;
defparam \memoria_ram|memoria~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y35_N27
dffeas \memoria_ram|memoria~113 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~247_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~113 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~113 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N24
fiftyfivenm_lcell_comb \memoria_ram|memoria~245 (
// Equation(s):
// \memoria_ram|memoria~245_combout  = !\memoria_ram|memoria~225_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~225_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~245_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~245 .lut_mask = 16'h00FF;
defparam \memoria_ram|memoria~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N16
fiftyfivenm_lcell_comb \memoria_ram|memoria~209 (
// Equation(s):
// \memoria_ram|memoria~209_combout  = (\registrador_mar|ci157_1|S[3]~2_combout  & (\registrador_mar|ci157_1|S[1]~0_combout  & (!\registrador_mar|ci157_1|S[0]~1_combout  & !\registrador_mar|ci157_1|S[2]~3_combout )))

	.dataa(\registrador_mar|ci157_1|S[3]~2_combout ),
	.datab(\registrador_mar|ci157_1|S[1]~0_combout ),
	.datac(\registrador_mar|ci157_1|S[0]~1_combout ),
	.datad(\registrador_mar|ci157_1|S[2]~3_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~209_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~209 .lut_mask = 16'h0008;
defparam \memoria_ram|memoria~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y35_N25
dffeas \memoria_ram|memoria~81 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~245_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~81 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~81 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N16
fiftyfivenm_lcell_comb \memoria_ram|memoria~246 (
// Equation(s):
// \memoria_ram|memoria~246_combout  = !\memoria_ram|memoria~225_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~225_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~246_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~246 .lut_mask = 16'h00FF;
defparam \memoria_ram|memoria~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N30
fiftyfivenm_lcell_comb \memoria_ram|memoria~217 (
// Equation(s):
// \memoria_ram|memoria~217_combout  = (\registrador_mar|ci157_1|S[1]~0_combout  & (!\registrador_mar|ci157_1|S[3]~2_combout  & (!\registrador_mar|ci157_1|S[2]~3_combout  & !\registrador_mar|ci157_1|S[0]~1_combout )))

	.dataa(\registrador_mar|ci157_1|S[1]~0_combout ),
	.datab(\registrador_mar|ci157_1|S[3]~2_combout ),
	.datac(\registrador_mar|ci157_1|S[2]~3_combout ),
	.datad(\registrador_mar|ci157_1|S[0]~1_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~217_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~217 .lut_mask = 16'h0002;
defparam \memoria_ram|memoria~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N17
dffeas \memoria_ram|memoria~17 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~246_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~17 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N0
fiftyfivenm_lcell_comb \memoria_ram|memoria~138 (
// Equation(s):
// \memoria_ram|memoria~138_combout  = (\registrador_mar|ci157_1|S[2]~3_combout  & (((\registrador_mar|ci157_1|S[3]~2_combout )))) # (!\registrador_mar|ci157_1|S[2]~3_combout  & ((\registrador_mar|ci157_1|S[3]~2_combout  & (!\memoria_ram|memoria~81_q )) # 
// (!\registrador_mar|ci157_1|S[3]~2_combout  & ((!\memoria_ram|memoria~17_q )))))

	.dataa(\registrador_mar|ci157_1|S[2]~3_combout ),
	.datab(\memoria_ram|memoria~81_q ),
	.datac(\memoria_ram|memoria~17_q ),
	.datad(\registrador_mar|ci157_1|S[3]~2_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~138_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~138 .lut_mask = 16'hBB05;
defparam \memoria_ram|memoria~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N14
fiftyfivenm_lcell_comb \memoria_ram|memoria~139 (
// Equation(s):
// \memoria_ram|memoria~139_combout  = (\registrador_mar|ci157_1|S[2]~3_combout  & ((\memoria_ram|memoria~138_combout  & ((!\memoria_ram|memoria~113_q ))) # (!\memoria_ram|memoria~138_combout  & (!\memoria_ram|memoria~49_q )))) # 
// (!\registrador_mar|ci157_1|S[2]~3_combout  & (((\memoria_ram|memoria~138_combout ))))

	.dataa(\registrador_mar|ci157_1|S[2]~3_combout ),
	.datab(\memoria_ram|memoria~49_q ),
	.datac(\memoria_ram|memoria~113_q ),
	.datad(\memoria_ram|memoria~138_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~139_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~139 .lut_mask = 16'h5F22;
defparam \memoria_ram|memoria~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N16
fiftyfivenm_lcell_comb \memoria_ram|memoria~248 (
// Equation(s):
// \memoria_ram|memoria~248_combout  = !\memoria_ram|memoria~225_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memoria_ram|memoria~225_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoria_ram|memoria~248_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~248 .lut_mask = 16'h0F0F;
defparam \memoria_ram|memoria~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N10
fiftyfivenm_lcell_comb \memoria_ram|memoria~210 (
// Equation(s):
// \memoria_ram|memoria~210_combout  = (\registrador_mar|ci157_1|S[3]~2_combout  & (!\registrador_mar|ci157_1|S[1]~0_combout  & (\registrador_mar|ci157_1|S[0]~1_combout  & !\registrador_mar|ci157_1|S[2]~3_combout )))

	.dataa(\registrador_mar|ci157_1|S[3]~2_combout ),
	.datab(\registrador_mar|ci157_1|S[1]~0_combout ),
	.datac(\registrador_mar|ci157_1|S[0]~1_combout ),
	.datad(\registrador_mar|ci157_1|S[2]~3_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~210_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~210 .lut_mask = 16'h0020;
defparam \memoria_ram|memoria~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y35_N17
dffeas \memoria_ram|memoria~73 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~248_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~73 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~73 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N20
fiftyfivenm_lcell_comb \memoria_ram|memoria~249 (
// Equation(s):
// \memoria_ram|memoria~249_combout  = !\memoria_ram|memoria~225_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memoria_ram|memoria~225_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoria_ram|memoria~249_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~249 .lut_mask = 16'h0F0F;
defparam \memoria_ram|memoria~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N20
fiftyfivenm_lcell_comb \memoria_ram|memoria~221 (
// Equation(s):
// \memoria_ram|memoria~221_combout  = (\registrador_mar|ci157_1|S[3]~2_combout  & (\registrador_mar|ci157_1|S[0]~1_combout  & (\registrador_mar|ci157_1|S[2]~3_combout  & !\registrador_mar|ci157_1|S[1]~0_combout )))

	.dataa(\registrador_mar|ci157_1|S[3]~2_combout ),
	.datab(\registrador_mar|ci157_1|S[0]~1_combout ),
	.datac(\registrador_mar|ci157_1|S[2]~3_combout ),
	.datad(\registrador_mar|ci157_1|S[1]~0_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~221_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~221 .lut_mask = 16'h0080;
defparam \memoria_ram|memoria~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y35_N21
dffeas \memoria_ram|memoria~105 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~249_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~105 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~105 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N2
fiftyfivenm_lcell_comb \memoria_ram|memoria~218 (
// Equation(s):
// \memoria_ram|memoria~218_combout  = (\registrador_mar|ci157_1|S[0]~1_combout  & (!\registrador_mar|ci157_1|S[3]~2_combout  & (!\registrador_mar|ci157_1|S[1]~0_combout  & !\registrador_mar|ci157_1|S[2]~3_combout )))

	.dataa(\registrador_mar|ci157_1|S[0]~1_combout ),
	.datab(\registrador_mar|ci157_1|S[3]~2_combout ),
	.datac(\registrador_mar|ci157_1|S[1]~0_combout ),
	.datad(\registrador_mar|ci157_1|S[2]~3_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~218_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~218 .lut_mask = 16'h0002;
defparam \memoria_ram|memoria~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y37_N5
dffeas \memoria_ram|memoria~9 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memoria_ram|memoria~225_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memoria_ram|memoria~218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~9 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N18
fiftyfivenm_lcell_comb \memoria_ram|memoria~41feeder (
// Equation(s):
// \memoria_ram|memoria~41feeder_combout  = \memoria_ram|memoria~225_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~225_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~41feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~41feeder .lut_mask = 16'hFF00;
defparam \memoria_ram|memoria~41feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N8
fiftyfivenm_lcell_comb \memoria_ram|memoria~213 (
// Equation(s):
// \memoria_ram|memoria~213_combout  = (\registrador_mar|ci157_1|S[0]~1_combout  & (!\registrador_mar|ci157_1|S[1]~0_combout  & (!\registrador_mar|ci157_1|S[3]~2_combout  & \registrador_mar|ci157_1|S[2]~3_combout )))

	.dataa(\registrador_mar|ci157_1|S[0]~1_combout ),
	.datab(\registrador_mar|ci157_1|S[1]~0_combout ),
	.datac(\registrador_mar|ci157_1|S[3]~2_combout ),
	.datad(\registrador_mar|ci157_1|S[2]~3_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~213_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~213 .lut_mask = 16'h0200;
defparam \memoria_ram|memoria~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y37_N19
dffeas \memoria_ram|memoria~41 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~41feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~41 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~41 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N4
fiftyfivenm_lcell_comb \memoria_ram|memoria~140 (
// Equation(s):
// \memoria_ram|memoria~140_combout  = (\registrador_mar|ci157_1|S[2]~3_combout  & ((\registrador_mar|ci157_1|S[3]~2_combout ) # ((\memoria_ram|memoria~41_q )))) # (!\registrador_mar|ci157_1|S[2]~3_combout  & (!\registrador_mar|ci157_1|S[3]~2_combout  & 
// (\memoria_ram|memoria~9_q )))

	.dataa(\registrador_mar|ci157_1|S[2]~3_combout ),
	.datab(\registrador_mar|ci157_1|S[3]~2_combout ),
	.datac(\memoria_ram|memoria~9_q ),
	.datad(\memoria_ram|memoria~41_q ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~140_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~140 .lut_mask = 16'hBA98;
defparam \memoria_ram|memoria~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N18
fiftyfivenm_lcell_comb \memoria_ram|memoria~141 (
// Equation(s):
// \memoria_ram|memoria~141_combout  = (\registrador_mar|ci157_1|S[3]~2_combout  & ((\memoria_ram|memoria~140_combout  & ((!\memoria_ram|memoria~105_q ))) # (!\memoria_ram|memoria~140_combout  & (!\memoria_ram|memoria~73_q )))) # 
// (!\registrador_mar|ci157_1|S[3]~2_combout  & (((\memoria_ram|memoria~140_combout ))))

	.dataa(\registrador_mar|ci157_1|S[3]~2_combout ),
	.datab(\memoria_ram|memoria~73_q ),
	.datac(\memoria_ram|memoria~105_q ),
	.datad(\memoria_ram|memoria~140_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~141_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~141 .lut_mask = 16'h5F22;
defparam \memoria_ram|memoria~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N4
fiftyfivenm_lcell_comb \memoria_ram|memoria~33feeder (
// Equation(s):
// \memoria_ram|memoria~33feeder_combout  = \memoria_ram|memoria~225_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~225_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~33feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~33feeder .lut_mask = 16'hFF00;
defparam \memoria_ram|memoria~33feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N8
fiftyfivenm_lcell_comb \memoria_ram|memoria~215 (
// Equation(s):
// \memoria_ram|memoria~215_combout  = (!\registrador_mar|ci157_1|S[3]~2_combout  & (\registrador_mar|ci157_1|S[2]~3_combout  & (!\registrador_mar|ci157_1|S[1]~0_combout  & !\registrador_mar|ci157_1|S[0]~1_combout )))

	.dataa(\registrador_mar|ci157_1|S[3]~2_combout ),
	.datab(\registrador_mar|ci157_1|S[2]~3_combout ),
	.datac(\registrador_mar|ci157_1|S[1]~0_combout ),
	.datad(\registrador_mar|ci157_1|S[0]~1_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~215_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~215 .lut_mask = 16'h0004;
defparam \memoria_ram|memoria~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y35_N5
dffeas \memoria_ram|memoria~33 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~33feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~33 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N28
fiftyfivenm_lcell_comb \memoria_ram|memoria~223 (
// Equation(s):
// \memoria_ram|memoria~223_combout  = (!\registrador_mar|ci157_1|S[1]~0_combout  & (!\registrador_mar|ci157_1|S[0]~1_combout  & (\registrador_mar|ci157_1|S[2]~3_combout  & \registrador_mar|ci157_1|S[3]~2_combout )))

	.dataa(\registrador_mar|ci157_1|S[1]~0_combout ),
	.datab(\registrador_mar|ci157_1|S[0]~1_combout ),
	.datac(\registrador_mar|ci157_1|S[2]~3_combout ),
	.datad(\registrador_mar|ci157_1|S[3]~2_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~223_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~223 .lut_mask = 16'h1000;
defparam \memoria_ram|memoria~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y35_N3
dffeas \memoria_ram|memoria~97 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memoria_ram|memoria~225_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memoria_ram|memoria~223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~97 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~97 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N12
fiftyfivenm_lcell_comb \memoria_ram|memoria~219 (
// Equation(s):
// \memoria_ram|memoria~219_combout  = (!\registrador_mar|ci157_1|S[1]~0_combout  & (!\registrador_mar|ci157_1|S[0]~1_combout  & (!\registrador_mar|ci157_1|S[2]~3_combout  & !\registrador_mar|ci157_1|S[3]~2_combout )))

	.dataa(\registrador_mar|ci157_1|S[1]~0_combout ),
	.datab(\registrador_mar|ci157_1|S[0]~1_combout ),
	.datac(\registrador_mar|ci157_1|S[2]~3_combout ),
	.datad(\registrador_mar|ci157_1|S[3]~2_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~219_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~219 .lut_mask = 16'h0001;
defparam \memoria_ram|memoria~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y35_N27
dffeas \memoria_ram|memoria~1 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memoria_ram|memoria~225_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memoria_ram|memoria~219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~1 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N20
fiftyfivenm_lcell_comb \memoria_ram|memoria~250 (
// Equation(s):
// \memoria_ram|memoria~250_combout  = !\memoria_ram|memoria~225_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memoria_ram|memoria~225_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoria_ram|memoria~250_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~250 .lut_mask = 16'h0F0F;
defparam \memoria_ram|memoria~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N12
fiftyfivenm_lcell_comb \memoria_ram|memoria~211 (
// Equation(s):
// \memoria_ram|memoria~211_combout  = (\registrador_mar|ci157_1|S[3]~2_combout  & (!\registrador_mar|ci157_1|S[1]~0_combout  & (!\registrador_mar|ci157_1|S[0]~1_combout  & !\registrador_mar|ci157_1|S[2]~3_combout )))

	.dataa(\registrador_mar|ci157_1|S[3]~2_combout ),
	.datab(\registrador_mar|ci157_1|S[1]~0_combout ),
	.datac(\registrador_mar|ci157_1|S[0]~1_combout ),
	.datad(\registrador_mar|ci157_1|S[2]~3_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~211_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~211 .lut_mask = 16'h0002;
defparam \memoria_ram|memoria~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y35_N21
dffeas \memoria_ram|memoria~65 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~250_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~65 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~65 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N26
fiftyfivenm_lcell_comb \memoria_ram|memoria~142 (
// Equation(s):
// \memoria_ram|memoria~142_combout  = (\registrador_mar|ci157_1|S[2]~3_combout  & (\registrador_mar|ci157_1|S[3]~2_combout )) # (!\registrador_mar|ci157_1|S[2]~3_combout  & ((\registrador_mar|ci157_1|S[3]~2_combout  & ((!\memoria_ram|memoria~65_q ))) # 
// (!\registrador_mar|ci157_1|S[3]~2_combout  & (\memoria_ram|memoria~1_q ))))

	.dataa(\registrador_mar|ci157_1|S[2]~3_combout ),
	.datab(\registrador_mar|ci157_1|S[3]~2_combout ),
	.datac(\memoria_ram|memoria~1_q ),
	.datad(\memoria_ram|memoria~65_q ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~142_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~142 .lut_mask = 16'h98DC;
defparam \memoria_ram|memoria~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N2
fiftyfivenm_lcell_comb \memoria_ram|memoria~143 (
// Equation(s):
// \memoria_ram|memoria~143_combout  = (\registrador_mar|ci157_1|S[2]~3_combout  & ((\memoria_ram|memoria~142_combout  & ((\memoria_ram|memoria~97_q ))) # (!\memoria_ram|memoria~142_combout  & (\memoria_ram|memoria~33_q )))) # 
// (!\registrador_mar|ci157_1|S[2]~3_combout  & (((\memoria_ram|memoria~142_combout ))))

	.dataa(\registrador_mar|ci157_1|S[2]~3_combout ),
	.datab(\memoria_ram|memoria~33_q ),
	.datac(\memoria_ram|memoria~97_q ),
	.datad(\memoria_ram|memoria~142_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~143_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~143 .lut_mask = 16'hF588;
defparam \memoria_ram|memoria~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N8
fiftyfivenm_lcell_comb \memoria_ram|memoria~144 (
// Equation(s):
// \memoria_ram|memoria~144_combout  = (\registrador_mar|ci157_1|S[0]~1_combout  & ((\registrador_mar|ci157_1|S[1]~0_combout ) # ((\memoria_ram|memoria~141_combout )))) # (!\registrador_mar|ci157_1|S[0]~1_combout  & (!\registrador_mar|ci157_1|S[1]~0_combout  
// & ((\memoria_ram|memoria~143_combout ))))

	.dataa(\registrador_mar|ci157_1|S[0]~1_combout ),
	.datab(\registrador_mar|ci157_1|S[1]~0_combout ),
	.datac(\memoria_ram|memoria~141_combout ),
	.datad(\memoria_ram|memoria~143_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~144_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~144 .lut_mask = 16'hB9A8;
defparam \memoria_ram|memoria~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N6
fiftyfivenm_lcell_comb \memoria_ram|memoria~251 (
// Equation(s):
// \memoria_ram|memoria~251_combout  = !\memoria_ram|memoria~225_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memoria_ram|memoria~225_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoria_ram|memoria~251_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~251 .lut_mask = 16'h0F0F;
defparam \memoria_ram|memoria~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N16
fiftyfivenm_lcell_comb \memoria_ram|memoria~212 (
// Equation(s):
// \memoria_ram|memoria~212_combout  = (!\registrador_mar|ci157_1|S[2]~3_combout  & (\registrador_mar|ci157_1|S[0]~1_combout  & (\registrador_mar|ci157_1|S[3]~2_combout  & \registrador_mar|ci157_1|S[1]~0_combout )))

	.dataa(\registrador_mar|ci157_1|S[2]~3_combout ),
	.datab(\registrador_mar|ci157_1|S[0]~1_combout ),
	.datac(\registrador_mar|ci157_1|S[3]~2_combout ),
	.datad(\registrador_mar|ci157_1|S[1]~0_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~212_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~212 .lut_mask = 16'h4000;
defparam \memoria_ram|memoria~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y35_N7
dffeas \memoria_ram|memoria~89 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~251_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~89 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~89 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N28
fiftyfivenm_lcell_comb \memoria_ram|memoria~220 (
// Equation(s):
// \memoria_ram|memoria~220_combout  = (\registrador_mar|ci157_1|S[1]~0_combout  & (\registrador_mar|ci157_1|S[0]~1_combout  & (!\registrador_mar|ci157_1|S[3]~2_combout  & !\registrador_mar|ci157_1|S[2]~3_combout )))

	.dataa(\registrador_mar|ci157_1|S[1]~0_combout ),
	.datab(\registrador_mar|ci157_1|S[0]~1_combout ),
	.datac(\registrador_mar|ci157_1|S[3]~2_combout ),
	.datad(\registrador_mar|ci157_1|S[2]~3_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~220_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~220 .lut_mask = 16'h0008;
defparam \memoria_ram|memoria~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y36_N31
dffeas \memoria_ram|memoria~25 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memoria_ram|memoria~225_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memoria_ram|memoria~220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~25 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N20
fiftyfivenm_lcell_comb \memoria_ram|memoria~252 (
// Equation(s):
// \memoria_ram|memoria~252_combout  = !\memoria_ram|memoria~225_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~225_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~252_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~252 .lut_mask = 16'h00FF;
defparam \memoria_ram|memoria~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N22
fiftyfivenm_lcell_comb \memoria_ram|memoria~216 (
// Equation(s):
// \memoria_ram|memoria~216_combout  = (\registrador_mar|ci157_1|S[1]~0_combout  & (\registrador_mar|ci157_1|S[0]~1_combout  & (!\registrador_mar|ci157_1|S[3]~2_combout  & \registrador_mar|ci157_1|S[2]~3_combout )))

	.dataa(\registrador_mar|ci157_1|S[1]~0_combout ),
	.datab(\registrador_mar|ci157_1|S[0]~1_combout ),
	.datac(\registrador_mar|ci157_1|S[3]~2_combout ),
	.datad(\registrador_mar|ci157_1|S[2]~3_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~216_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~216 .lut_mask = 16'h0800;
defparam \memoria_ram|memoria~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y36_N21
dffeas \memoria_ram|memoria~57 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~252_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~57 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~57 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N30
fiftyfivenm_lcell_comb \memoria_ram|memoria~145 (
// Equation(s):
// \memoria_ram|memoria~145_combout  = (\registrador_mar|ci157_1|S[3]~2_combout  & (\registrador_mar|ci157_1|S[2]~3_combout )) # (!\registrador_mar|ci157_1|S[3]~2_combout  & ((\registrador_mar|ci157_1|S[2]~3_combout  & ((!\memoria_ram|memoria~57_q ))) # 
// (!\registrador_mar|ci157_1|S[2]~3_combout  & (\memoria_ram|memoria~25_q ))))

	.dataa(\registrador_mar|ci157_1|S[3]~2_combout ),
	.datab(\registrador_mar|ci157_1|S[2]~3_combout ),
	.datac(\memoria_ram|memoria~25_q ),
	.datad(\memoria_ram|memoria~57_q ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~145_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~145 .lut_mask = 16'h98DC;
defparam \memoria_ram|memoria~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N28
fiftyfivenm_lcell_comb \memoria_ram|memoria~253 (
// Equation(s):
// \memoria_ram|memoria~253_combout  = !\memoria_ram|memoria~225_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memoria_ram|memoria~225_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoria_ram|memoria~253_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~253 .lut_mask = 16'h0F0F;
defparam \memoria_ram|memoria~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N29
dffeas \memoria_ram|memoria~121 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~253_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~121 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~121 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N2
fiftyfivenm_lcell_comb \memoria_ram|memoria~146 (
// Equation(s):
// \memoria_ram|memoria~146_combout  = (\registrador_mar|ci157_1|S[3]~2_combout  & ((\memoria_ram|memoria~145_combout  & ((!\memoria_ram|memoria~121_q ))) # (!\memoria_ram|memoria~145_combout  & (!\memoria_ram|memoria~89_q )))) # 
// (!\registrador_mar|ci157_1|S[3]~2_combout  & (((\memoria_ram|memoria~145_combout ))))

	.dataa(\registrador_mar|ci157_1|S[3]~2_combout ),
	.datab(\memoria_ram|memoria~89_q ),
	.datac(\memoria_ram|memoria~145_combout ),
	.datad(\memoria_ram|memoria~121_q ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~146_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~146 .lut_mask = 16'h52F2;
defparam \memoria_ram|memoria~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N14
fiftyfivenm_lcell_comb \memoria_ram|memoria~147 (
// Equation(s):
// \memoria_ram|memoria~147_combout  = (\registrador_mar|ci157_1|S[1]~0_combout  & ((\memoria_ram|memoria~144_combout  & ((\memoria_ram|memoria~146_combout ))) # (!\memoria_ram|memoria~144_combout  & (\memoria_ram|memoria~139_combout )))) # 
// (!\registrador_mar|ci157_1|S[1]~0_combout  & (((\memoria_ram|memoria~144_combout ))))

	.dataa(\memoria_ram|memoria~139_combout ),
	.datab(\registrador_mar|ci157_1|S[1]~0_combout ),
	.datac(\memoria_ram|memoria~144_combout ),
	.datad(\memoria_ram|memoria~146_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~147_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~147 .lut_mask = 16'hF838;
defparam \memoria_ram|memoria~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N16
fiftyfivenm_lcell_comb \bus[1]~27 (
// Equation(s):
// \bus[1]~27_combout  = (\bus[1]~65_combout ) # ((\bus[1]~24_combout ) # ((\controller|RAM_OUT~q  & \memoria_ram|memoria~147_combout )))

	.dataa(\bus[1]~65_combout ),
	.datab(\controller|RAM_OUT~q ),
	.datac(\memoria_ram|memoria~147_combout ),
	.datad(\bus[1]~24_combout ),
	.cin(gnd),
	.combout(\bus[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \bus[1]~27 .lut_mask = 16'hFFEA;
defparam \bus[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y37_N25
dffeas \registrador_mar|ci173_1|Q_OUT[1] (
	.clk(\f_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\bus[1]~27_combout ),
	.clrn(!\clear~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|MAR_IN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registrador_mar|ci173_1|Q_OUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registrador_mar|ci173_1|Q_OUT[1] .is_wysiwyg = "true";
defparam \registrador_mar|ci173_1|Q_OUT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N24
fiftyfivenm_lcell_comb \registrador_mar|ci157_1|S[1]~0 (
// Equation(s):
// \registrador_mar|ci157_1|S[1]~0_combout  = (\prog_run~input_o  & ((\registrador_mar|ci173_1|Q_OUT [1]))) # (!\prog_run~input_o  & (\mar_dip[1]~input_o ))

	.dataa(\prog_run~input_o ),
	.datab(\mar_dip[1]~input_o ),
	.datac(\registrador_mar|ci173_1|Q_OUT [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\registrador_mar|ci157_1|S[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \registrador_mar|ci157_1|S[1]~0 .lut_mask = 16'hE4E4;
defparam \registrador_mar|ci157_1|S[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N18
fiftyfivenm_lcell_comb \memoria_ram|memoria~224 (
// Equation(s):
// \memoria_ram|memoria~224_combout  = (\registrador_mar|ci157_1|S[2]~3_combout  & (\registrador_mar|ci157_1|S[1]~0_combout  & (\registrador_mar|ci157_1|S[3]~2_combout  & \registrador_mar|ci157_1|S[0]~1_combout )))

	.dataa(\registrador_mar|ci157_1|S[2]~3_combout ),
	.datab(\registrador_mar|ci157_1|S[1]~0_combout ),
	.datac(\registrador_mar|ci157_1|S[3]~2_combout ),
	.datad(\registrador_mar|ci157_1|S[0]~1_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~224_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~224 .lut_mask = 16'h8000;
defparam \memoria_ram|memoria~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y37_N3
dffeas \memoria_ram|memoria~120 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~243_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~120 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~120 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N12
fiftyfivenm_lcell_comb \memoria_ram|memoria~241 (
// Equation(s):
// \memoria_ram|memoria~241_combout  = !\memoria_ram|memoria~208_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~208_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~241_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~241 .lut_mask = 16'h00FF;
defparam \memoria_ram|memoria~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y37_N13
dffeas \memoria_ram|memoria~104 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~241_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~104 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y37_N29
dffeas \memoria_ram|memoria~96 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memoria_ram|memoria~208_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memoria_ram|memoria~223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~96 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~96 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N0
fiftyfivenm_lcell_comb \memoria_ram|memoria~242 (
// Equation(s):
// \memoria_ram|memoria~242_combout  = !\memoria_ram|memoria~208_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~208_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~242_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~242 .lut_mask = 16'h00FF;
defparam \memoria_ram|memoria~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y37_N1
dffeas \memoria_ram|memoria~112 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~242_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~112 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~112 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N28
fiftyfivenm_lcell_comb \memoria_ram|memoria~135 (
// Equation(s):
// \memoria_ram|memoria~135_combout  = (\registrador_mar|ci157_1|S[1]~0_combout  & ((\registrador_mar|ci157_1|S[0]~1_combout ) # ((!\memoria_ram|memoria~112_q )))) # (!\registrador_mar|ci157_1|S[1]~0_combout  & (!\registrador_mar|ci157_1|S[0]~1_combout  & 
// (\memoria_ram|memoria~96_q )))

	.dataa(\registrador_mar|ci157_1|S[1]~0_combout ),
	.datab(\registrador_mar|ci157_1|S[0]~1_combout ),
	.datac(\memoria_ram|memoria~96_q ),
	.datad(\memoria_ram|memoria~112_q ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~135_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~135 .lut_mask = 16'h98BA;
defparam \memoria_ram|memoria~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N30
fiftyfivenm_lcell_comb \memoria_ram|memoria~136 (
// Equation(s):
// \memoria_ram|memoria~136_combout  = (\registrador_mar|ci157_1|S[0]~1_combout  & ((\memoria_ram|memoria~135_combout  & (!\memoria_ram|memoria~120_q )) # (!\memoria_ram|memoria~135_combout  & ((!\memoria_ram|memoria~104_q ))))) # 
// (!\registrador_mar|ci157_1|S[0]~1_combout  & (((\memoria_ram|memoria~135_combout ))))

	.dataa(\memoria_ram|memoria~120_q ),
	.datab(\memoria_ram|memoria~104_q ),
	.datac(\registrador_mar|ci157_1|S[0]~1_combout ),
	.datad(\memoria_ram|memoria~135_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~136_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~136 .lut_mask = 16'h5F30;
defparam \memoria_ram|memoria~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N18
fiftyfivenm_lcell_comb \memoria_ram|memoria~236 (
// Equation(s):
// \memoria_ram|memoria~236_combout  = !\memoria_ram|memoria~208_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~208_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~236_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~236 .lut_mask = 16'h00FF;
defparam \memoria_ram|memoria~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y37_N19
dffeas \memoria_ram|memoria~88 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~236_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~88 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~88 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y37_N21
dffeas \memoria_ram|memoria~80 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memoria_ram|memoria~208_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memoria_ram|memoria~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~80 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~80 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y37_N23
dffeas \memoria_ram|memoria~64 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memoria_ram|memoria~208_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memoria_ram|memoria~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~64 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~64 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N28
fiftyfivenm_lcell_comb \memoria_ram|memoria~235 (
// Equation(s):
// \memoria_ram|memoria~235_combout  = !\memoria_ram|memoria~208_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memoria_ram|memoria~208_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoria_ram|memoria~235_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~235 .lut_mask = 16'h0F0F;
defparam \memoria_ram|memoria~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y37_N29
dffeas \memoria_ram|memoria~72 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~235_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~72 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~72 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N22
fiftyfivenm_lcell_comb \memoria_ram|memoria~128 (
// Equation(s):
// \memoria_ram|memoria~128_combout  = (\registrador_mar|ci157_1|S[0]~1_combout  & ((\registrador_mar|ci157_1|S[1]~0_combout ) # ((!\memoria_ram|memoria~72_q )))) # (!\registrador_mar|ci157_1|S[0]~1_combout  & (!\registrador_mar|ci157_1|S[1]~0_combout  & 
// (\memoria_ram|memoria~64_q )))

	.dataa(\registrador_mar|ci157_1|S[0]~1_combout ),
	.datab(\registrador_mar|ci157_1|S[1]~0_combout ),
	.datac(\memoria_ram|memoria~64_q ),
	.datad(\memoria_ram|memoria~72_q ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~128_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~128 .lut_mask = 16'h98BA;
defparam \memoria_ram|memoria~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N20
fiftyfivenm_lcell_comb \memoria_ram|memoria~129 (
// Equation(s):
// \memoria_ram|memoria~129_combout  = (\registrador_mar|ci157_1|S[1]~0_combout  & ((\memoria_ram|memoria~128_combout  & (!\memoria_ram|memoria~88_q )) # (!\memoria_ram|memoria~128_combout  & ((\memoria_ram|memoria~80_q ))))) # 
// (!\registrador_mar|ci157_1|S[1]~0_combout  & (((\memoria_ram|memoria~128_combout ))))

	.dataa(\registrador_mar|ci157_1|S[1]~0_combout ),
	.datab(\memoria_ram|memoria~88_q ),
	.datac(\memoria_ram|memoria~80_q ),
	.datad(\memoria_ram|memoria~128_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~129_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~129 .lut_mask = 16'h77A0;
defparam \memoria_ram|memoria~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N2
fiftyfivenm_lcell_comb \memoria_ram|memoria~240 (
// Equation(s):
// \memoria_ram|memoria~240_combout  = !\memoria_ram|memoria~208_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~208_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~240_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~240 .lut_mask = 16'h00FF;
defparam \memoria_ram|memoria~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N3
dffeas \memoria_ram|memoria~24 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~240_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~24 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y35_N5
dffeas \memoria_ram|memoria~16 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memoria_ram|memoria~208_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memoria_ram|memoria~217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~16 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~16 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y37_N19
dffeas \memoria_ram|memoria~0 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memoria_ram|memoria~208_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memoria_ram|memoria~219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~0 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N20
fiftyfivenm_lcell_comb \memoria_ram|memoria~239 (
// Equation(s):
// \memoria_ram|memoria~239_combout  = !\memoria_ram|memoria~208_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memoria_ram|memoria~208_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoria_ram|memoria~239_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~239 .lut_mask = 16'h0F0F;
defparam \memoria_ram|memoria~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y37_N21
dffeas \memoria_ram|memoria~8 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~239_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~8 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N18
fiftyfivenm_lcell_comb \memoria_ram|memoria~132 (
// Equation(s):
// \memoria_ram|memoria~132_combout  = (\registrador_mar|ci157_1|S[0]~1_combout  & ((\registrador_mar|ci157_1|S[1]~0_combout ) # ((!\memoria_ram|memoria~8_q )))) # (!\registrador_mar|ci157_1|S[0]~1_combout  & (!\registrador_mar|ci157_1|S[1]~0_combout  & 
// (\memoria_ram|memoria~0_q )))

	.dataa(\registrador_mar|ci157_1|S[0]~1_combout ),
	.datab(\registrador_mar|ci157_1|S[1]~0_combout ),
	.datac(\memoria_ram|memoria~0_q ),
	.datad(\memoria_ram|memoria~8_q ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~132_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~132 .lut_mask = 16'h98BA;
defparam \memoria_ram|memoria~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N4
fiftyfivenm_lcell_comb \memoria_ram|memoria~133 (
// Equation(s):
// \memoria_ram|memoria~133_combout  = (\registrador_mar|ci157_1|S[1]~0_combout  & ((\memoria_ram|memoria~132_combout  & (!\memoria_ram|memoria~24_q )) # (!\memoria_ram|memoria~132_combout  & ((\memoria_ram|memoria~16_q ))))) # 
// (!\registrador_mar|ci157_1|S[1]~0_combout  & (((\memoria_ram|memoria~132_combout ))))

	.dataa(\registrador_mar|ci157_1|S[1]~0_combout ),
	.datab(\memoria_ram|memoria~24_q ),
	.datac(\memoria_ram|memoria~16_q ),
	.datad(\memoria_ram|memoria~132_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~133_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~133 .lut_mask = 16'h77A0;
defparam \memoria_ram|memoria~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N28
fiftyfivenm_lcell_comb \memoria_ram|memoria~238 (
// Equation(s):
// \memoria_ram|memoria~238_combout  = !\memoria_ram|memoria~208_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memoria_ram|memoria~208_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoria_ram|memoria~238_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~238 .lut_mask = 16'h0F0F;
defparam \memoria_ram|memoria~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y37_N29
dffeas \memoria_ram|memoria~56 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~238_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~56 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y37_N23
dffeas \memoria_ram|memoria~40 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memoria_ram|memoria~208_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memoria_ram|memoria~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~40 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y37_N1
dffeas \memoria_ram|memoria~32 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memoria_ram|memoria~208_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memoria_ram|memoria~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~32 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N24
fiftyfivenm_lcell_comb \memoria_ram|memoria~237 (
// Equation(s):
// \memoria_ram|memoria~237_combout  = !\memoria_ram|memoria~208_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~208_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~237_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~237 .lut_mask = 16'h00FF;
defparam \memoria_ram|memoria~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y37_N25
dffeas \memoria_ram|memoria~48 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~237_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~48 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N0
fiftyfivenm_lcell_comb \memoria_ram|memoria~130 (
// Equation(s):
// \memoria_ram|memoria~130_combout  = (\registrador_mar|ci157_1|S[1]~0_combout  & ((\registrador_mar|ci157_1|S[0]~1_combout ) # ((!\memoria_ram|memoria~48_q )))) # (!\registrador_mar|ci157_1|S[1]~0_combout  & (!\registrador_mar|ci157_1|S[0]~1_combout  & 
// (\memoria_ram|memoria~32_q )))

	.dataa(\registrador_mar|ci157_1|S[1]~0_combout ),
	.datab(\registrador_mar|ci157_1|S[0]~1_combout ),
	.datac(\memoria_ram|memoria~32_q ),
	.datad(\memoria_ram|memoria~48_q ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~130_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~130 .lut_mask = 16'h98BA;
defparam \memoria_ram|memoria~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N22
fiftyfivenm_lcell_comb \memoria_ram|memoria~131 (
// Equation(s):
// \memoria_ram|memoria~131_combout  = (\registrador_mar|ci157_1|S[0]~1_combout  & ((\memoria_ram|memoria~130_combout  & (!\memoria_ram|memoria~56_q )) # (!\memoria_ram|memoria~130_combout  & ((\memoria_ram|memoria~40_q ))))) # 
// (!\registrador_mar|ci157_1|S[0]~1_combout  & (((\memoria_ram|memoria~130_combout ))))

	.dataa(\memoria_ram|memoria~56_q ),
	.datab(\registrador_mar|ci157_1|S[0]~1_combout ),
	.datac(\memoria_ram|memoria~40_q ),
	.datad(\memoria_ram|memoria~130_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~131_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~131 .lut_mask = 16'h77C0;
defparam \memoria_ram|memoria~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N6
fiftyfivenm_lcell_comb \memoria_ram|memoria~134 (
// Equation(s):
// \memoria_ram|memoria~134_combout  = (\registrador_mar|ci157_1|S[3]~2_combout  & (\registrador_mar|ci157_1|S[2]~3_combout )) # (!\registrador_mar|ci157_1|S[3]~2_combout  & ((\registrador_mar|ci157_1|S[2]~3_combout  & ((\memoria_ram|memoria~131_combout ))) 
// # (!\registrador_mar|ci157_1|S[2]~3_combout  & (\memoria_ram|memoria~133_combout ))))

	.dataa(\registrador_mar|ci157_1|S[3]~2_combout ),
	.datab(\registrador_mar|ci157_1|S[2]~3_combout ),
	.datac(\memoria_ram|memoria~133_combout ),
	.datad(\memoria_ram|memoria~131_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~134_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~134 .lut_mask = 16'hDC98;
defparam \memoria_ram|memoria~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N24
fiftyfivenm_lcell_comb \memoria_ram|memoria~137 (
// Equation(s):
// \memoria_ram|memoria~137_combout  = (\registrador_mar|ci157_1|S[3]~2_combout  & ((\memoria_ram|memoria~134_combout  & (\memoria_ram|memoria~136_combout )) # (!\memoria_ram|memoria~134_combout  & ((\memoria_ram|memoria~129_combout ))))) # 
// (!\registrador_mar|ci157_1|S[3]~2_combout  & (((\memoria_ram|memoria~134_combout ))))

	.dataa(\memoria_ram|memoria~136_combout ),
	.datab(\registrador_mar|ci157_1|S[3]~2_combout ),
	.datac(\memoria_ram|memoria~129_combout ),
	.datad(\memoria_ram|memoria~134_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~137_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~137 .lut_mask = 16'hBBC0;
defparam \memoria_ram|memoria~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N14
fiftyfivenm_lcell_comb \bus[0]~19 (
// Equation(s):
// \bus[0]~19_combout  = (\bus[0]~16_combout ) # ((\bus[0]~64_combout ) # ((\controller|RAM_OUT~q  & \memoria_ram|memoria~137_combout )))

	.dataa(\controller|RAM_OUT~q ),
	.datab(\bus[0]~16_combout ),
	.datac(\bus[0]~64_combout ),
	.datad(\memoria_ram|memoria~137_combout ),
	.cin(gnd),
	.combout(\bus[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \bus[0]~19 .lut_mask = 16'hFEFC;
defparam \bus[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N24
fiftyfivenm_lcell_comb \controller|JMP~0 (
// Equation(s):
// \controller|JMP~0_combout  = (\registrador_de_instrucoes|ci173_1|Q_OUT [1] & (\controller|ACC_OUT~0_combout  & !\clear~input_o ))

	.dataa(\registrador_de_instrucoes|ci173_1|Q_OUT [1]),
	.datab(\controller|ACC_OUT~0_combout ),
	.datac(gnd),
	.datad(\clear~input_o ),
	.cin(gnd),
	.combout(\controller|JMP~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|JMP~0 .lut_mask = 16'h0088;
defparam \controller|JMP~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N18
fiftyfivenm_lcell_comb \controller|JMP~1 (
// Equation(s):
// \controller|JMP~1_combout  = (!\registrador_de_instrucoes|ci173_1|Q_OUT [0] & (!\registrador_de_instrucoes|ci173_1|Q_OUT [2] & \controller|JMP~0_combout ))

	.dataa(gnd),
	.datab(\registrador_de_instrucoes|ci173_1|Q_OUT [0]),
	.datac(\registrador_de_instrucoes|ci173_1|Q_OUT [2]),
	.datad(\controller|JMP~0_combout ),
	.cin(gnd),
	.combout(\controller|JMP~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|JMP~1 .lut_mask = 16'h0300;
defparam \controller|JMP~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y38_N19
dffeas \controller|JMP (
	.clk(!\f_clock~clkctrl_outclk ),
	.d(\controller|JMP~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|JMP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|JMP .is_wysiwyg = "true";
defparam \controller|JMP .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y35_N23
dffeas \contador_de_programa|contador|Q[0] (
	.clk(\f_clock~clkctrl_outclk ),
	.d(\contador_de_programa|contador|Q[0]~4_combout ),
	.asdata(\bus[0]~19_combout ),
	.clrn(!\clear~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller|JMP~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contador_de_programa|contador|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \contador_de_programa|contador|Q[0] .is_wysiwyg = "true";
defparam \contador_de_programa|contador|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N24
fiftyfivenm_lcell_comb \contador_de_programa|contador|Q[1]~6 (
// Equation(s):
// \contador_de_programa|contador|Q[1]~6_combout  = (\contador_de_programa|contador|Q [1] & (!\contador_de_programa|contador|Q[0]~5 )) # (!\contador_de_programa|contador|Q [1] & ((\contador_de_programa|contador|Q[0]~5 ) # (GND)))
// \contador_de_programa|contador|Q[1]~7  = CARRY((!\contador_de_programa|contador|Q[0]~5 ) # (!\contador_de_programa|contador|Q [1]))

	.dataa(gnd),
	.datab(\contador_de_programa|contador|Q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\contador_de_programa|contador|Q[0]~5 ),
	.combout(\contador_de_programa|contador|Q[1]~6_combout ),
	.cout(\contador_de_programa|contador|Q[1]~7 ));
// synopsys translate_off
defparam \contador_de_programa|contador|Q[1]~6 .lut_mask = 16'h3C3F;
defparam \contador_de_programa|contador|Q[1]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y35_N25
dffeas \contador_de_programa|contador|Q[1] (
	.clk(\f_clock~clkctrl_outclk ),
	.d(\contador_de_programa|contador|Q[1]~6_combout ),
	.asdata(\bus[1]~27_combout ),
	.clrn(!\clear~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller|JMP~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contador_de_programa|contador|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \contador_de_programa|contador|Q[1] .is_wysiwyg = "true";
defparam \contador_de_programa|contador|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N26
fiftyfivenm_lcell_comb \contador_de_programa|contador|Q[2]~8 (
// Equation(s):
// \contador_de_programa|contador|Q[2]~8_combout  = (\contador_de_programa|contador|Q [2] & (\contador_de_programa|contador|Q[1]~7  $ (GND))) # (!\contador_de_programa|contador|Q [2] & (!\contador_de_programa|contador|Q[1]~7  & VCC))
// \contador_de_programa|contador|Q[2]~9  = CARRY((\contador_de_programa|contador|Q [2] & !\contador_de_programa|contador|Q[1]~7 ))

	.dataa(\contador_de_programa|contador|Q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\contador_de_programa|contador|Q[1]~7 ),
	.combout(\contador_de_programa|contador|Q[2]~8_combout ),
	.cout(\contador_de_programa|contador|Q[2]~9 ));
// synopsys translate_off
defparam \contador_de_programa|contador|Q[2]~8 .lut_mask = 16'hA50A;
defparam \contador_de_programa|contador|Q[2]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y35_N27
dffeas \contador_de_programa|contador|Q[2] (
	.clk(\f_clock~clkctrl_outclk ),
	.d(\contador_de_programa|contador|Q[2]~8_combout ),
	.asdata(\bus[2]~34_combout ),
	.clrn(!\clear~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller|JMP~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contador_de_programa|contador|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \contador_de_programa|contador|Q[2] .is_wysiwyg = "true";
defparam \contador_de_programa|contador|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y35_N5
dffeas \registrador_de_instrucoes|ci173_2|Q_OUT[2] (
	.clk(\f_clock~clkctrl_outclk ),
	.d(\bus[2]~34_combout ),
	.asdata(vcc),
	.clrn(!\clear~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|IR_IN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registrador_de_instrucoes|ci173_2|Q_OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registrador_de_instrucoes|ci173_2|Q_OUT[2] .is_wysiwyg = "true";
defparam \registrador_de_instrucoes|ci173_2|Q_OUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N26
fiftyfivenm_lcell_comb \bus[2]~32 (
// Equation(s):
// \bus[2]~32_combout  = (\controller|PC_OUT~q  & ((\contador_de_programa|contador|Q [2]) # ((\registrador_de_instrucoes|ci173_2|Q_OUT [2] & \controller|IR_OUT~q )))) # (!\controller|PC_OUT~q  & (((\registrador_de_instrucoes|ci173_2|Q_OUT [2] & 
// \controller|IR_OUT~q ))))

	.dataa(\controller|PC_OUT~q ),
	.datab(\contador_de_programa|contador|Q [2]),
	.datac(\registrador_de_instrucoes|ci173_2|Q_OUT [2]),
	.datad(\controller|IR_OUT~q ),
	.cin(gnd),
	.combout(\bus[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \bus[2]~32 .lut_mask = 16'hF888;
defparam \bus[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N18
fiftyfivenm_lcell_comb \bus[2]~67 (
// Equation(s):
// \bus[2]~67_combout  = (\bus[2]~32_combout ) # ((\acumulador|ci173_2|Q_OUT [2] & \controller|ACC_OUT~q ))

	.dataa(\acumulador|ci173_2|Q_OUT [2]),
	.datab(gnd),
	.datac(\controller|ACC_OUT~q ),
	.datad(\bus[2]~32_combout ),
	.cin(gnd),
	.combout(\bus[2]~67_combout ),
	.cout());
// synopsys translate_off
defparam \bus[2]~67 .lut_mask = 16'hFFA0;
defparam \bus[2]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y34_N9
dffeas \registrador_B|ci173_2|Q_ULA[2] (
	.clk(\f_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\bus[2]~34_combout ),
	.clrn(!\clear~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|BR_IN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registrador_B|ci173_2|Q_ULA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registrador_B|ci173_2|Q_ULA[2] .is_wysiwyg = "true";
defparam \registrador_B|ci173_2|Q_ULA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N30
fiftyfivenm_lcell_comb \bus[2]~28 (
// Equation(s):
// \bus[2]~28_combout  = (\controller|ALU_OUT~q  & ((\controller|XOR_NOT~q  & ((\controller|ALU0~q ))) # (!\controller|XOR_NOT~q  & (\registrador_B|ci173_2|Q_ULA [2]))))

	.dataa(\controller|XOR_NOT~q ),
	.datab(\registrador_B|ci173_2|Q_ULA [2]),
	.datac(\controller|ALU0~q ),
	.datad(\controller|ALU_OUT~q ),
	.cin(gnd),
	.combout(\bus[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \bus[2]~28 .lut_mask = 16'hE400;
defparam \bus[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N10
fiftyfivenm_lcell_comb \bus[2]~66 (
// Equation(s):
// \bus[2]~66_combout  = (\bus[2]~28_combout  & !\controller|ADD_SUB~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus[2]~28_combout ),
	.datad(\controller|ADD_SUB~q ),
	.cin(gnd),
	.combout(\bus[2]~66_combout ),
	.cout());
// synopsys translate_off
defparam \bus[2]~66 .lut_mask = 16'h00F0;
defparam \bus[2]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N4
fiftyfivenm_lcell_comb \bus[2]~30 (
// Equation(s):
// \bus[2]~30_combout  = (\acumulador|ci173_2|Q_OUT [2] & ((\bus[2]~66_combout  & (!\bus[0]~11_combout )) # (!\bus[2]~66_combout  & ((\bus[0]~12_combout ))))) # (!\acumulador|ci173_2|Q_OUT [2] & (((\bus[0]~12_combout  & \bus[2]~66_combout ))))

	.dataa(\acumulador|ci173_2|Q_OUT [2]),
	.datab(\bus[0]~11_combout ),
	.datac(\bus[0]~12_combout ),
	.datad(\bus[2]~66_combout ),
	.cin(gnd),
	.combout(\bus[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \bus[2]~30 .lut_mask = 16'h72A0;
defparam \bus[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N0
fiftyfivenm_lcell_comb \bus[2]~29 (
// Equation(s):
// \bus[2]~29_combout  = (\bus[0]~12_combout  & (((!\acumulador|ci173_2|Q_OUT [2] & \bus[2]~66_combout )))) # (!\bus[0]~12_combout  & (\bus[0]~11_combout ))

	.dataa(\bus[0]~11_combout ),
	.datab(\acumulador|ci173_2|Q_OUT [2]),
	.datac(\bus[0]~12_combout ),
	.datad(\bus[2]~66_combout ),
	.cin(gnd),
	.combout(\bus[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \bus[2]~29 .lut_mask = 16'h3A0A;
defparam \bus[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N12
fiftyfivenm_lcell_comb \ula|Add0~8 (
// Equation(s):
// \ula|Add0~8_combout  = \registrador_B|ci173_2|Q_ULA [2] $ (\controller|ADD_SUB~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\registrador_B|ci173_2|Q_ULA [2]),
	.datad(\controller|ADD_SUB~q ),
	.cin(gnd),
	.combout(\ula|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~8 .lut_mask = 16'h0FF0;
defparam \ula|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N10
fiftyfivenm_lcell_comb \ula|Add0~9 (
// Equation(s):
// \ula|Add0~9_combout  = (\acumulador|ci173_2|Q_OUT [2] & ((\ula|Add0~8_combout  & (\ula|Add0~7  & VCC)) # (!\ula|Add0~8_combout  & (!\ula|Add0~7 )))) # (!\acumulador|ci173_2|Q_OUT [2] & ((\ula|Add0~8_combout  & (!\ula|Add0~7 )) # (!\ula|Add0~8_combout  & 
// ((\ula|Add0~7 ) # (GND)))))
// \ula|Add0~10  = CARRY((\acumulador|ci173_2|Q_OUT [2] & (!\ula|Add0~8_combout  & !\ula|Add0~7 )) # (!\acumulador|ci173_2|Q_OUT [2] & ((!\ula|Add0~7 ) # (!\ula|Add0~8_combout ))))

	.dataa(\acumulador|ci173_2|Q_OUT [2]),
	.datab(\ula|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~7 ),
	.combout(\ula|Add0~9_combout ),
	.cout(\ula|Add0~10 ));
// synopsys translate_off
defparam \ula|Add0~9 .lut_mask = 16'h9617;
defparam \ula|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N6
fiftyfivenm_lcell_comb \bus[2]~31 (
// Equation(s):
// \bus[2]~31_combout  = (\bus[0]~10_combout  & ((\bus[2]~30_combout ) # ((\bus[2]~29_combout  & \ula|Add0~9_combout )))) # (!\bus[0]~10_combout  & (\bus[2]~30_combout  & (\bus[2]~29_combout )))

	.dataa(\bus[0]~10_combout ),
	.datab(\bus[2]~30_combout ),
	.datac(\bus[2]~29_combout ),
	.datad(\ula|Add0~9_combout ),
	.cin(gnd),
	.combout(\bus[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \bus[2]~31 .lut_mask = 16'hE8C8;
defparam \bus[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N8
fiftyfivenm_io_ibuf \ram_dip[2]~input (
	.i(ram_dip[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_dip[2]~input_o ));
// synopsys translate_off
defparam \ram_dip[2]~input .bus_hold = "false";
defparam \ram_dip[2]~input .listen_to_nsleep_signal = "false";
defparam \ram_dip[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N8
fiftyfivenm_lcell_comb \bus[2]~33 (
// Equation(s):
// \bus[2]~33_combout  = (\controller|ACC_OUT~q  & \acumulador|ci173_2|Q_OUT [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\controller|ACC_OUT~q ),
	.datad(\acumulador|ci173_2|Q_OUT [2]),
	.cin(gnd),
	.combout(\bus[2]~33_combout ),
	.cout());
// synopsys translate_off
defparam \bus[2]~33 .lut_mask = 16'hF000;
defparam \bus[2]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N2
fiftyfivenm_lcell_comb \bus[2]~62 (
// Equation(s):
// \bus[2]~62_combout  = (\bus[2]~32_combout ) # ((\bus[2]~33_combout ) # ((\controller|RAM_OUT~q  & \memoria_ram|memoria~157_combout )))

	.dataa(\bus[2]~32_combout ),
	.datab(\bus[2]~33_combout ),
	.datac(\controller|RAM_OUT~q ),
	.datad(\memoria_ram|memoria~157_combout ),
	.cin(gnd),
	.combout(\bus[2]~62_combout ),
	.cout());
// synopsys translate_off
defparam \bus[2]~62 .lut_mask = 16'hFEEE;
defparam \bus[2]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N16
fiftyfivenm_lcell_comb \memoria_ram|memoria~226 (
// Equation(s):
// \memoria_ram|memoria~226_combout  = (\prog_run~input_o  & ((\bus[2]~31_combout ) # ((\bus[2]~62_combout )))) # (!\prog_run~input_o  & (((\ram_dip[2]~input_o ))))

	.dataa(\bus[2]~31_combout ),
	.datab(\prog_run~input_o ),
	.datac(\ram_dip[2]~input_o ),
	.datad(\bus[2]~62_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~226_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~226 .lut_mask = 16'hFCB8;
defparam \memoria_ram|memoria~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N30
fiftyfivenm_lcell_comb \memoria_ram|memoria~258 (
// Equation(s):
// \memoria_ram|memoria~258_combout  = !\memoria_ram|memoria~226_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~226_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~258_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~258 .lut_mask = 16'h00FF;
defparam \memoria_ram|memoria~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y35_N31
dffeas \memoria_ram|memoria~114 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~258_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~114 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~114 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N24
fiftyfivenm_lcell_comb \memoria_ram|memoria~261 (
// Equation(s):
// \memoria_ram|memoria~261_combout  = !\memoria_ram|memoria~226_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~226_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~261_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~261 .lut_mask = 16'h00FF;
defparam \memoria_ram|memoria~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N25
dffeas \memoria_ram|memoria~122 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~261_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~122 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~122 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N0
fiftyfivenm_lcell_comb \memoria_ram|memoria~259 (
// Equation(s):
// \memoria_ram|memoria~259_combout  = !\memoria_ram|memoria~226_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~226_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~259_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~259 .lut_mask = 16'h00FF;
defparam \memoria_ram|memoria~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y38_N1
dffeas \memoria_ram|memoria~106 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~259_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~106 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~106 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N8
fiftyfivenm_lcell_comb \memoria_ram|memoria~260 (
// Equation(s):
// \memoria_ram|memoria~260_combout  = !\memoria_ram|memoria~226_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~226_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~260_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~260 .lut_mask = 16'h00FF;
defparam \memoria_ram|memoria~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y35_N9
dffeas \memoria_ram|memoria~98 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~260_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~98 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~98 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N18
fiftyfivenm_lcell_comb \memoria_ram|memoria~155 (
// Equation(s):
// \memoria_ram|memoria~155_combout  = (\registrador_mar|ci157_1|S[0]~1_combout  & ((\registrador_mar|ci157_1|S[1]~0_combout ) # ((!\memoria_ram|memoria~106_q )))) # (!\registrador_mar|ci157_1|S[0]~1_combout  & (!\registrador_mar|ci157_1|S[1]~0_combout  & 
// ((!\memoria_ram|memoria~98_q ))))

	.dataa(\registrador_mar|ci157_1|S[0]~1_combout ),
	.datab(\registrador_mar|ci157_1|S[1]~0_combout ),
	.datac(\memoria_ram|memoria~106_q ),
	.datad(\memoria_ram|memoria~98_q ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~155_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~155 .lut_mask = 16'h8A9B;
defparam \memoria_ram|memoria~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N8
fiftyfivenm_lcell_comb \memoria_ram|memoria~156 (
// Equation(s):
// \memoria_ram|memoria~156_combout  = (\registrador_mar|ci157_1|S[1]~0_combout  & ((\memoria_ram|memoria~155_combout  & ((!\memoria_ram|memoria~122_q ))) # (!\memoria_ram|memoria~155_combout  & (!\memoria_ram|memoria~114_q )))) # 
// (!\registrador_mar|ci157_1|S[1]~0_combout  & (((\memoria_ram|memoria~155_combout ))))

	.dataa(\memoria_ram|memoria~114_q ),
	.datab(\registrador_mar|ci157_1|S[1]~0_combout ),
	.datac(\memoria_ram|memoria~122_q ),
	.datad(\memoria_ram|memoria~155_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~156_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~156 .lut_mask = 16'h3F44;
defparam \memoria_ram|memoria~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N12
fiftyfivenm_lcell_comb \memoria_ram|memoria~254 (
// Equation(s):
// \memoria_ram|memoria~254_combout  = !\memoria_ram|memoria~226_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memoria_ram|memoria~226_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoria_ram|memoria~254_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~254 .lut_mask = 16'h0F0F;
defparam \memoria_ram|memoria~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y36_N13
dffeas \memoria_ram|memoria~50 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~254_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~50 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N16
fiftyfivenm_lcell_comb \memoria_ram|memoria~255 (
// Equation(s):
// \memoria_ram|memoria~255_combout  = !\memoria_ram|memoria~226_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~226_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~255_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~255 .lut_mask = 16'h00FF;
defparam \memoria_ram|memoria~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y36_N17
dffeas \memoria_ram|memoria~58 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~255_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~58 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y36_N11
dffeas \memoria_ram|memoria~34 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memoria_ram|memoria~226_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memoria_ram|memoria~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~34 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N4
fiftyfivenm_lcell_comb \memoria_ram|memoria~42feeder (
// Equation(s):
// \memoria_ram|memoria~42feeder_combout  = \memoria_ram|memoria~226_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~226_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~42feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~42feeder .lut_mask = 16'hFF00;
defparam \memoria_ram|memoria~42feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y37_N5
dffeas \memoria_ram|memoria~42 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~42feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~42 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N10
fiftyfivenm_lcell_comb \memoria_ram|memoria~148 (
// Equation(s):
// \memoria_ram|memoria~148_combout  = (\registrador_mar|ci157_1|S[0]~1_combout  & ((\registrador_mar|ci157_1|S[1]~0_combout ) # ((\memoria_ram|memoria~42_q )))) # (!\registrador_mar|ci157_1|S[0]~1_combout  & (!\registrador_mar|ci157_1|S[1]~0_combout  & 
// (\memoria_ram|memoria~34_q )))

	.dataa(\registrador_mar|ci157_1|S[0]~1_combout ),
	.datab(\registrador_mar|ci157_1|S[1]~0_combout ),
	.datac(\memoria_ram|memoria~34_q ),
	.datad(\memoria_ram|memoria~42_q ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~148_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~148 .lut_mask = 16'hBA98;
defparam \memoria_ram|memoria~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N28
fiftyfivenm_lcell_comb \memoria_ram|memoria~149 (
// Equation(s):
// \memoria_ram|memoria~149_combout  = (\registrador_mar|ci157_1|S[1]~0_combout  & ((\memoria_ram|memoria~148_combout  & ((!\memoria_ram|memoria~58_q ))) # (!\memoria_ram|memoria~148_combout  & (!\memoria_ram|memoria~50_q )))) # 
// (!\registrador_mar|ci157_1|S[1]~0_combout  & (((\memoria_ram|memoria~148_combout ))))

	.dataa(\memoria_ram|memoria~50_q ),
	.datab(\registrador_mar|ci157_1|S[1]~0_combout ),
	.datac(\memoria_ram|memoria~58_q ),
	.datad(\memoria_ram|memoria~148_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~149_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~149 .lut_mask = 16'h3F44;
defparam \memoria_ram|memoria~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N6
fiftyfivenm_lcell_comb \memoria_ram|memoria~10feeder (
// Equation(s):
// \memoria_ram|memoria~10feeder_combout  = \memoria_ram|memoria~226_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memoria_ram|memoria~226_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoria_ram|memoria~10feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~10feeder .lut_mask = 16'hF0F0;
defparam \memoria_ram|memoria~10feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y37_N7
dffeas \memoria_ram|memoria~10 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~10feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~10 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~10 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y35_N15
dffeas \memoria_ram|memoria~26 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memoria_ram|memoria~226_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memoria_ram|memoria~220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~26 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y35_N23
dffeas \memoria_ram|memoria~2 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memoria_ram|memoria~226_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memoria_ram|memoria~219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~2 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N20
fiftyfivenm_lcell_comb \memoria_ram|memoria~18feeder (
// Equation(s):
// \memoria_ram|memoria~18feeder_combout  = \memoria_ram|memoria~226_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memoria_ram|memoria~226_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoria_ram|memoria~18feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~18feeder .lut_mask = 16'hF0F0;
defparam \memoria_ram|memoria~18feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N21
dffeas \memoria_ram|memoria~18 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~18feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~18 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N22
fiftyfivenm_lcell_comb \memoria_ram|memoria~152 (
// Equation(s):
// \memoria_ram|memoria~152_combout  = (\registrador_mar|ci157_1|S[0]~1_combout  & (\registrador_mar|ci157_1|S[1]~0_combout )) # (!\registrador_mar|ci157_1|S[0]~1_combout  & ((\registrador_mar|ci157_1|S[1]~0_combout  & ((\memoria_ram|memoria~18_q ))) # 
// (!\registrador_mar|ci157_1|S[1]~0_combout  & (\memoria_ram|memoria~2_q ))))

	.dataa(\registrador_mar|ci157_1|S[0]~1_combout ),
	.datab(\registrador_mar|ci157_1|S[1]~0_combout ),
	.datac(\memoria_ram|memoria~2_q ),
	.datad(\memoria_ram|memoria~18_q ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~152_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~152 .lut_mask = 16'hDC98;
defparam \memoria_ram|memoria~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N14
fiftyfivenm_lcell_comb \memoria_ram|memoria~153 (
// Equation(s):
// \memoria_ram|memoria~153_combout  = (\registrador_mar|ci157_1|S[0]~1_combout  & ((\memoria_ram|memoria~152_combout  & ((\memoria_ram|memoria~26_q ))) # (!\memoria_ram|memoria~152_combout  & (\memoria_ram|memoria~10_q )))) # 
// (!\registrador_mar|ci157_1|S[0]~1_combout  & (((\memoria_ram|memoria~152_combout ))))

	.dataa(\memoria_ram|memoria~10_q ),
	.datab(\registrador_mar|ci157_1|S[0]~1_combout ),
	.datac(\memoria_ram|memoria~26_q ),
	.datad(\memoria_ram|memoria~152_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~153_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~153 .lut_mask = 16'hF388;
defparam \memoria_ram|memoria~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N28
fiftyfivenm_lcell_comb \memoria_ram|memoria~256 (
// Equation(s):
// \memoria_ram|memoria~256_combout  = !\memoria_ram|memoria~226_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~226_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~256_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~256 .lut_mask = 16'h00FF;
defparam \memoria_ram|memoria~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y35_N29
dffeas \memoria_ram|memoria~74 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~256_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~74 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~74 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N14
fiftyfivenm_lcell_comb \memoria_ram|memoria~257 (
// Equation(s):
// \memoria_ram|memoria~257_combout  = !\memoria_ram|memoria~226_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~226_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~257_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~257 .lut_mask = 16'h00FF;
defparam \memoria_ram|memoria~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y35_N15
dffeas \memoria_ram|memoria~90 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~257_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~90 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y35_N25
dffeas \memoria_ram|memoria~66 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memoria_ram|memoria~226_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memoria_ram|memoria~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~66 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~66 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N28
fiftyfivenm_lcell_comb \memoria_ram|memoria~82feeder (
// Equation(s):
// \memoria_ram|memoria~82feeder_combout  = \memoria_ram|memoria~226_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~226_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~82feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~82feeder .lut_mask = 16'hFF00;
defparam \memoria_ram|memoria~82feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y35_N29
dffeas \memoria_ram|memoria~82 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~82feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~82 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~82 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N24
fiftyfivenm_lcell_comb \memoria_ram|memoria~150 (
// Equation(s):
// \memoria_ram|memoria~150_combout  = (\registrador_mar|ci157_1|S[0]~1_combout  & (\registrador_mar|ci157_1|S[1]~0_combout )) # (!\registrador_mar|ci157_1|S[0]~1_combout  & ((\registrador_mar|ci157_1|S[1]~0_combout  & ((\memoria_ram|memoria~82_q ))) # 
// (!\registrador_mar|ci157_1|S[1]~0_combout  & (\memoria_ram|memoria~66_q ))))

	.dataa(\registrador_mar|ci157_1|S[0]~1_combout ),
	.datab(\registrador_mar|ci157_1|S[1]~0_combout ),
	.datac(\memoria_ram|memoria~66_q ),
	.datad(\memoria_ram|memoria~82_q ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~150_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~150 .lut_mask = 16'hDC98;
defparam \memoria_ram|memoria~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N18
fiftyfivenm_lcell_comb \memoria_ram|memoria~151 (
// Equation(s):
// \memoria_ram|memoria~151_combout  = (\registrador_mar|ci157_1|S[0]~1_combout  & ((\memoria_ram|memoria~150_combout  & ((!\memoria_ram|memoria~90_q ))) # (!\memoria_ram|memoria~150_combout  & (!\memoria_ram|memoria~74_q )))) # 
// (!\registrador_mar|ci157_1|S[0]~1_combout  & (((\memoria_ram|memoria~150_combout ))))

	.dataa(\memoria_ram|memoria~74_q ),
	.datab(\registrador_mar|ci157_1|S[0]~1_combout ),
	.datac(\memoria_ram|memoria~90_q ),
	.datad(\memoria_ram|memoria~150_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~151_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~151 .lut_mask = 16'h3F44;
defparam \memoria_ram|memoria~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N24
fiftyfivenm_lcell_comb \memoria_ram|memoria~154 (
// Equation(s):
// \memoria_ram|memoria~154_combout  = (\registrador_mar|ci157_1|S[2]~3_combout  & (\registrador_mar|ci157_1|S[3]~2_combout )) # (!\registrador_mar|ci157_1|S[2]~3_combout  & ((\registrador_mar|ci157_1|S[3]~2_combout  & ((\memoria_ram|memoria~151_combout ))) 
// # (!\registrador_mar|ci157_1|S[3]~2_combout  & (\memoria_ram|memoria~153_combout ))))

	.dataa(\registrador_mar|ci157_1|S[2]~3_combout ),
	.datab(\registrador_mar|ci157_1|S[3]~2_combout ),
	.datac(\memoria_ram|memoria~153_combout ),
	.datad(\memoria_ram|memoria~151_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~154_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~154 .lut_mask = 16'hDC98;
defparam \memoria_ram|memoria~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N6
fiftyfivenm_lcell_comb \memoria_ram|memoria~157 (
// Equation(s):
// \memoria_ram|memoria~157_combout  = (\registrador_mar|ci157_1|S[2]~3_combout  & ((\memoria_ram|memoria~154_combout  & (\memoria_ram|memoria~156_combout )) # (!\memoria_ram|memoria~154_combout  & ((\memoria_ram|memoria~149_combout ))))) # 
// (!\registrador_mar|ci157_1|S[2]~3_combout  & (((\memoria_ram|memoria~154_combout ))))

	.dataa(\registrador_mar|ci157_1|S[2]~3_combout ),
	.datab(\memoria_ram|memoria~156_combout ),
	.datac(\memoria_ram|memoria~149_combout ),
	.datad(\memoria_ram|memoria~154_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~157_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~157 .lut_mask = 16'hDDA0;
defparam \memoria_ram|memoria~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N4
fiftyfivenm_lcell_comb \bus[2]~34 (
// Equation(s):
// \bus[2]~34_combout  = (\bus[2]~67_combout ) # ((\bus[2]~31_combout ) # ((\controller|RAM_OUT~q  & \memoria_ram|memoria~157_combout )))

	.dataa(\controller|RAM_OUT~q ),
	.datab(\bus[2]~67_combout ),
	.datac(\bus[2]~31_combout ),
	.datad(\memoria_ram|memoria~157_combout ),
	.cin(gnd),
	.combout(\bus[2]~34_combout ),
	.cout());
// synopsys translate_off
defparam \bus[2]~34 .lut_mask = 16'hFEFC;
defparam \bus[2]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y34_N27
dffeas \acumulador|ci173_2|Q_OUT[2] (
	.clk(\f_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\bus[2]~34_combout ),
	.clrn(!\clear~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|ACC_IN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acumulador|ci173_2|Q_OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \acumulador|ci173_2|Q_OUT[2] .is_wysiwyg = "true";
defparam \acumulador|ci173_2|Q_OUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N12
fiftyfivenm_lcell_comb \ula|Add0~12 (
// Equation(s):
// \ula|Add0~12_combout  = ((\acumulador|ci173_2|Q_OUT [3] $ (\ula|Add0~11_combout  $ (!\ula|Add0~10 )))) # (GND)
// \ula|Add0~13  = CARRY((\acumulador|ci173_2|Q_OUT [3] & ((\ula|Add0~11_combout ) # (!\ula|Add0~10 ))) # (!\acumulador|ci173_2|Q_OUT [3] & (\ula|Add0~11_combout  & !\ula|Add0~10 )))

	.dataa(\acumulador|ci173_2|Q_OUT [3]),
	.datab(\ula|Add0~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~10 ),
	.combout(\ula|Add0~12_combout ),
	.cout(\ula|Add0~13 ));
// synopsys translate_off
defparam \ula|Add0~12 .lut_mask = 16'h698E;
defparam \ula|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N16
fiftyfivenm_lcell_comb \bus[3]~37 (
// Equation(s):
// \bus[3]~37_combout  = (\bus[0]~11_combout  & (((\ula|Add0~12_combout ) # (\bus[0]~12_combout )))) # (!\bus[0]~11_combout  & (\bus[3]~36_combout  & ((!\bus[0]~12_combout ))))

	.dataa(\bus[3]~36_combout ),
	.datab(\bus[0]~11_combout ),
	.datac(\ula|Add0~12_combout ),
	.datad(\bus[0]~12_combout ),
	.cin(gnd),
	.combout(\bus[3]~37_combout ),
	.cout());
// synopsys translate_off
defparam \bus[3]~37 .lut_mask = 16'hCCE2;
defparam \bus[3]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N18
fiftyfivenm_lcell_comb \bus[3]~38 (
// Equation(s):
// \bus[3]~38_combout  = (\bus[0]~12_combout  & ((\registrador_B|ci173_2|Q_ULA [3] & ((!\bus[3]~37_combout ) # (!\acumulador|ci173_2|Q_OUT [3]))) # (!\registrador_B|ci173_2|Q_ULA [3] & (\acumulador|ci173_2|Q_OUT [3])))) # (!\bus[0]~12_combout  & 
// (((\bus[3]~37_combout ))))

	.dataa(\registrador_B|ci173_2|Q_ULA [3]),
	.datab(\bus[0]~12_combout ),
	.datac(\acumulador|ci173_2|Q_OUT [3]),
	.datad(\bus[3]~37_combout ),
	.cin(gnd),
	.combout(\bus[3]~38_combout ),
	.cout());
// synopsys translate_off
defparam \bus[3]~38 .lut_mask = 16'h7BC8;
defparam \bus[3]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N8
fiftyfivenm_lcell_comb \bus[3]~39 (
// Equation(s):
// \bus[3]~39_combout  = (\controller|ALU_OUT~q  & ((\bus[3]~35_combout ) # ((!\controller|XOR_NOT~q  & \bus[3]~38_combout ))))

	.dataa(\controller|ALU_OUT~q ),
	.datab(\bus[3]~35_combout ),
	.datac(\controller|XOR_NOT~q ),
	.datad(\bus[3]~38_combout ),
	.cin(gnd),
	.combout(\bus[3]~39_combout ),
	.cout());
// synopsys translate_off
defparam \bus[3]~39 .lut_mask = 16'h8A88;
defparam \bus[3]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N28
fiftyfivenm_lcell_comb \contador_de_programa|contador|Q[3]~10 (
// Equation(s):
// \contador_de_programa|contador|Q[3]~10_combout  = \contador_de_programa|contador|Q[2]~9  $ (\contador_de_programa|contador|Q [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\contador_de_programa|contador|Q [3]),
	.cin(\contador_de_programa|contador|Q[2]~9 ),
	.combout(\contador_de_programa|contador|Q[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \contador_de_programa|contador|Q[3]~10 .lut_mask = 16'h0FF0;
defparam \contador_de_programa|contador|Q[3]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y35_N29
dffeas \contador_de_programa|contador|Q[3] (
	.clk(\f_clock~clkctrl_outclk ),
	.d(\contador_de_programa|contador|Q[3]~10_combout ),
	.asdata(\bus[3]~43_combout ),
	.clrn(!\clear~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller|JMP~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contador_de_programa|contador|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \contador_de_programa|contador|Q[3] .is_wysiwyg = "true";
defparam \contador_de_programa|contador|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y34_N3
dffeas \registrador_de_instrucoes|ci173_2|Q_OUT[3] (
	.clk(\f_clock~clkctrl_outclk ),
	.d(\bus[3]~43_combout ),
	.asdata(vcc),
	.clrn(!\clear~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|IR_IN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registrador_de_instrucoes|ci173_2|Q_OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registrador_de_instrucoes|ci173_2|Q_OUT[3] .is_wysiwyg = "true";
defparam \registrador_de_instrucoes|ci173_2|Q_OUT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N28
fiftyfivenm_lcell_comb \bus[3]~40 (
// Equation(s):
// \bus[3]~40_combout  = (\contador_de_programa|contador|Q [3] & ((\controller|PC_OUT~q ) # ((\registrador_de_instrucoes|ci173_2|Q_OUT [3] & \controller|IR_OUT~q )))) # (!\contador_de_programa|contador|Q [3] & (\registrador_de_instrucoes|ci173_2|Q_OUT [3] & 
// ((\controller|IR_OUT~q ))))

	.dataa(\contador_de_programa|contador|Q [3]),
	.datab(\registrador_de_instrucoes|ci173_2|Q_OUT [3]),
	.datac(\controller|PC_OUT~q ),
	.datad(\controller|IR_OUT~q ),
	.cin(gnd),
	.combout(\bus[3]~40_combout ),
	.cout());
// synopsys translate_off
defparam \bus[3]~40 .lut_mask = 16'hECA0;
defparam \bus[3]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N22
fiftyfivenm_lcell_comb \bus[3]~41 (
// Equation(s):
// \bus[3]~41_combout  = (\controller|ACC_OUT~q  & \acumulador|ci173_2|Q_OUT [3])

	.dataa(\controller|ACC_OUT~q ),
	.datab(gnd),
	.datac(\acumulador|ci173_2|Q_OUT [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus[3]~41_combout ),
	.cout());
// synopsys translate_off
defparam \bus[3]~41 .lut_mask = 16'hA0A0;
defparam \bus[3]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X26_Y39_N8
fiftyfivenm_io_ibuf \ram_dip[3]~input (
	.i(ram_dip[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_dip[3]~input_o ));
// synopsys translate_off
defparam \ram_dip[3]~input .bus_hold = "false";
defparam \ram_dip[3]~input .listen_to_nsleep_signal = "false";
defparam \ram_dip[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N24
fiftyfivenm_lcell_comb \memoria_ram|memoria~227 (
// Equation(s):
// \memoria_ram|memoria~227_combout  = (\prog_run~input_o  & (((\bus[3]~39_combout ) # (\bus[3]~42_combout )))) # (!\prog_run~input_o  & (\ram_dip[3]~input_o ))

	.dataa(\ram_dip[3]~input_o ),
	.datab(\prog_run~input_o ),
	.datac(\bus[3]~39_combout ),
	.datad(\bus[3]~42_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~227_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~227 .lut_mask = 16'hEEE2;
defparam \memoria_ram|memoria~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N24
fiftyfivenm_lcell_comb \memoria_ram|memoria~275 (
// Equation(s):
// \memoria_ram|memoria~275_combout  = !\memoria_ram|memoria~227_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~227_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~275_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~275 .lut_mask = 16'h00FF;
defparam \memoria_ram|memoria~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N25
dffeas \memoria_ram|memoria~123 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~275_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~123 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~123 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N8
fiftyfivenm_lcell_comb \memoria_ram|memoria~273 (
// Equation(s):
// \memoria_ram|memoria~273_combout  = !\memoria_ram|memoria~227_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~227_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~273_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~273 .lut_mask = 16'h00FF;
defparam \memoria_ram|memoria~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y38_N9
dffeas \memoria_ram|memoria~91 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~273_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~91 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~91 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N10
fiftyfivenm_lcell_comb \memoria_ram|memoria~274 (
// Equation(s):
// \memoria_ram|memoria~274_combout  = !\memoria_ram|memoria~227_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~227_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~274_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~274 .lut_mask = 16'h00FF;
defparam \memoria_ram|memoria~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y38_N11
dffeas \memoria_ram|memoria~27 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~274_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~27 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N26
fiftyfivenm_lcell_comb \memoria_ram|memoria~165 (
// Equation(s):
// \memoria_ram|memoria~165_combout  = (\registrador_mar|ci157_1|S[2]~3_combout  & (\registrador_mar|ci157_1|S[3]~2_combout )) # (!\registrador_mar|ci157_1|S[2]~3_combout  & ((\registrador_mar|ci157_1|S[3]~2_combout  & (!\memoria_ram|memoria~91_q )) # 
// (!\registrador_mar|ci157_1|S[3]~2_combout  & ((!\memoria_ram|memoria~27_q )))))

	.dataa(\registrador_mar|ci157_1|S[2]~3_combout ),
	.datab(\registrador_mar|ci157_1|S[3]~2_combout ),
	.datac(\memoria_ram|memoria~91_q ),
	.datad(\memoria_ram|memoria~27_q ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~165_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~165 .lut_mask = 16'h8C9D;
defparam \memoria_ram|memoria~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N4
fiftyfivenm_lcell_comb \memoria_ram|memoria~272 (
// Equation(s):
// \memoria_ram|memoria~272_combout  = !\memoria_ram|memoria~227_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~227_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~272_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~272 .lut_mask = 16'h00FF;
defparam \memoria_ram|memoria~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y34_N5
dffeas \memoria_ram|memoria~59 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~272_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~59 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N8
fiftyfivenm_lcell_comb \memoria_ram|memoria~166 (
// Equation(s):
// \memoria_ram|memoria~166_combout  = (\registrador_mar|ci157_1|S[2]~3_combout  & ((\memoria_ram|memoria~165_combout  & (!\memoria_ram|memoria~123_q )) # (!\memoria_ram|memoria~165_combout  & ((!\memoria_ram|memoria~59_q ))))) # 
// (!\registrador_mar|ci157_1|S[2]~3_combout  & (((\memoria_ram|memoria~165_combout ))))

	.dataa(\registrador_mar|ci157_1|S[2]~3_combout ),
	.datab(\memoria_ram|memoria~123_q ),
	.datac(\memoria_ram|memoria~165_combout ),
	.datad(\memoria_ram|memoria~59_q ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~166_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~166 .lut_mask = 16'h707A;
defparam \memoria_ram|memoria~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N30
fiftyfivenm_lcell_comb \memoria_ram|memoria~264 (
// Equation(s):
// \memoria_ram|memoria~264_combout  = !\memoria_ram|memoria~227_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memoria_ram|memoria~227_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoria_ram|memoria~264_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~264 .lut_mask = 16'h0F0F;
defparam \memoria_ram|memoria~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y38_N31
dffeas \memoria_ram|memoria~107 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~264_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~107 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~107 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y37_N31
dffeas \memoria_ram|memoria~43 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memoria_ram|memoria~227_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memoria_ram|memoria~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~43 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~43 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N20
fiftyfivenm_lcell_comb \memoria_ram|memoria~262 (
// Equation(s):
// \memoria_ram|memoria~262_combout  = !\memoria_ram|memoria~227_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~227_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~262_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~262 .lut_mask = 16'h00FF;
defparam \memoria_ram|memoria~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y37_N21
dffeas \memoria_ram|memoria~75 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~262_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~75 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~75 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N12
fiftyfivenm_lcell_comb \memoria_ram|memoria~263 (
// Equation(s):
// \memoria_ram|memoria~263_combout  = !\memoria_ram|memoria~227_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memoria_ram|memoria~227_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoria_ram|memoria~263_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~263 .lut_mask = 16'h0F0F;
defparam \memoria_ram|memoria~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y37_N13
dffeas \memoria_ram|memoria~11 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~263_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~11 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N20
fiftyfivenm_lcell_comb \memoria_ram|memoria~158 (
// Equation(s):
// \memoria_ram|memoria~158_combout  = (\registrador_mar|ci157_1|S[3]~2_combout  & ((\registrador_mar|ci157_1|S[2]~3_combout ) # ((!\memoria_ram|memoria~75_q )))) # (!\registrador_mar|ci157_1|S[3]~2_combout  & (!\registrador_mar|ci157_1|S[2]~3_combout  & 
// ((!\memoria_ram|memoria~11_q ))))

	.dataa(\registrador_mar|ci157_1|S[3]~2_combout ),
	.datab(\registrador_mar|ci157_1|S[2]~3_combout ),
	.datac(\memoria_ram|memoria~75_q ),
	.datad(\memoria_ram|memoria~11_q ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~158_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~158 .lut_mask = 16'h8A9B;
defparam \memoria_ram|memoria~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N30
fiftyfivenm_lcell_comb \memoria_ram|memoria~159 (
// Equation(s):
// \memoria_ram|memoria~159_combout  = (\registrador_mar|ci157_1|S[2]~3_combout  & ((\memoria_ram|memoria~158_combout  & (!\memoria_ram|memoria~107_q )) # (!\memoria_ram|memoria~158_combout  & ((\memoria_ram|memoria~43_q ))))) # 
// (!\registrador_mar|ci157_1|S[2]~3_combout  & (((\memoria_ram|memoria~158_combout ))))

	.dataa(\memoria_ram|memoria~107_q ),
	.datab(\registrador_mar|ci157_1|S[2]~3_combout ),
	.datac(\memoria_ram|memoria~43_q ),
	.datad(\memoria_ram|memoria~158_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~159_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~159 .lut_mask = 16'h77C0;
defparam \memoria_ram|memoria~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N22
fiftyfivenm_lcell_comb \memoria_ram|memoria~269 (
// Equation(s):
// \memoria_ram|memoria~269_combout  = !\memoria_ram|memoria~227_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memoria_ram|memoria~227_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoria_ram|memoria~269_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~269 .lut_mask = 16'h0F0F;
defparam \memoria_ram|memoria~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y37_N23
dffeas \memoria_ram|memoria~3 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~269_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~3 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~3 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y36_N5
dffeas \memoria_ram|memoria~35 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memoria_ram|memoria~227_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memoria_ram|memoria~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~35 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N28
fiftyfivenm_lcell_comb \memoria_ram|memoria~271 (
// Equation(s):
// \memoria_ram|memoria~271_combout  = !\memoria_ram|memoria~227_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memoria_ram|memoria~227_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoria_ram|memoria~271_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~271 .lut_mask = 16'h0F0F;
defparam \memoria_ram|memoria~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y38_N29
dffeas \memoria_ram|memoria~99 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~271_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~99 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~99 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N10
fiftyfivenm_lcell_comb \memoria_ram|memoria~270 (
// Equation(s):
// \memoria_ram|memoria~270_combout  = !\memoria_ram|memoria~227_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memoria_ram|memoria~227_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoria_ram|memoria~270_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~270 .lut_mask = 16'h0F0F;
defparam \memoria_ram|memoria~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y35_N11
dffeas \memoria_ram|memoria~67 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~270_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~67 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~67 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N18
fiftyfivenm_lcell_comb \memoria_ram|memoria~162 (
// Equation(s):
// \memoria_ram|memoria~162_combout  = (\registrador_mar|ci157_1|S[2]~3_combout  & (((!\memoria_ram|memoria~99_q )) # (!\registrador_mar|ci157_1|S[3]~2_combout ))) # (!\registrador_mar|ci157_1|S[2]~3_combout  & (\registrador_mar|ci157_1|S[3]~2_combout  & 
// ((!\memoria_ram|memoria~67_q ))))

	.dataa(\registrador_mar|ci157_1|S[2]~3_combout ),
	.datab(\registrador_mar|ci157_1|S[3]~2_combout ),
	.datac(\memoria_ram|memoria~99_q ),
	.datad(\memoria_ram|memoria~67_q ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~162_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~162 .lut_mask = 16'h2A6E;
defparam \memoria_ram|memoria~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N4
fiftyfivenm_lcell_comb \memoria_ram|memoria~163 (
// Equation(s):
// \memoria_ram|memoria~163_combout  = (\registrador_mar|ci157_1|S[3]~2_combout  & (((\memoria_ram|memoria~162_combout )))) # (!\registrador_mar|ci157_1|S[3]~2_combout  & ((\memoria_ram|memoria~162_combout  & ((\memoria_ram|memoria~35_q ))) # 
// (!\memoria_ram|memoria~162_combout  & (!\memoria_ram|memoria~3_q ))))

	.dataa(\registrador_mar|ci157_1|S[3]~2_combout ),
	.datab(\memoria_ram|memoria~3_q ),
	.datac(\memoria_ram|memoria~35_q ),
	.datad(\memoria_ram|memoria~162_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~163_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~163 .lut_mask = 16'hFA11;
defparam \memoria_ram|memoria~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N4
fiftyfivenm_lcell_comb \memoria_ram|memoria~265 (
// Equation(s):
// \memoria_ram|memoria~265_combout  = !\memoria_ram|memoria~227_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memoria_ram|memoria~227_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoria_ram|memoria~265_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~265 .lut_mask = 16'h0F0F;
defparam \memoria_ram|memoria~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N5
dffeas \memoria_ram|memoria~83 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~265_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~83 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~83 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N26
fiftyfivenm_lcell_comb \memoria_ram|memoria~268 (
// Equation(s):
// \memoria_ram|memoria~268_combout  = !\memoria_ram|memoria~227_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memoria_ram|memoria~227_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoria_ram|memoria~268_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~268 .lut_mask = 16'h0F0F;
defparam \memoria_ram|memoria~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N27
dffeas \memoria_ram|memoria~115 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~268_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~115 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~115 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N14
fiftyfivenm_lcell_comb \memoria_ram|memoria~266 (
// Equation(s):
// \memoria_ram|memoria~266_combout  = !\memoria_ram|memoria~227_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~227_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~266_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~266 .lut_mask = 16'h00FF;
defparam \memoria_ram|memoria~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y36_N15
dffeas \memoria_ram|memoria~51 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~266_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~51 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N26
fiftyfivenm_lcell_comb \memoria_ram|memoria~267 (
// Equation(s):
// \memoria_ram|memoria~267_combout  = !\memoria_ram|memoria~227_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memoria_ram|memoria~227_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoria_ram|memoria~267_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~267 .lut_mask = 16'h0F0F;
defparam \memoria_ram|memoria~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N27
dffeas \memoria_ram|memoria~19 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~267_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~19 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N16
fiftyfivenm_lcell_comb \memoria_ram|memoria~160 (
// Equation(s):
// \memoria_ram|memoria~160_combout  = (\registrador_mar|ci157_1|S[2]~3_combout  & ((\registrador_mar|ci157_1|S[3]~2_combout ) # ((!\memoria_ram|memoria~51_q )))) # (!\registrador_mar|ci157_1|S[2]~3_combout  & (!\registrador_mar|ci157_1|S[3]~2_combout  & 
// ((!\memoria_ram|memoria~19_q ))))

	.dataa(\registrador_mar|ci157_1|S[2]~3_combout ),
	.datab(\registrador_mar|ci157_1|S[3]~2_combout ),
	.datac(\memoria_ram|memoria~51_q ),
	.datad(\memoria_ram|memoria~19_q ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~160_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~160 .lut_mask = 16'h8A9B;
defparam \memoria_ram|memoria~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N6
fiftyfivenm_lcell_comb \memoria_ram|memoria~161 (
// Equation(s):
// \memoria_ram|memoria~161_combout  = (\registrador_mar|ci157_1|S[3]~2_combout  & ((\memoria_ram|memoria~160_combout  & ((!\memoria_ram|memoria~115_q ))) # (!\memoria_ram|memoria~160_combout  & (!\memoria_ram|memoria~83_q )))) # 
// (!\registrador_mar|ci157_1|S[3]~2_combout  & (((\memoria_ram|memoria~160_combout ))))

	.dataa(\memoria_ram|memoria~83_q ),
	.datab(\registrador_mar|ci157_1|S[3]~2_combout ),
	.datac(\memoria_ram|memoria~115_q ),
	.datad(\memoria_ram|memoria~160_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~161_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~161 .lut_mask = 16'h3F44;
defparam \memoria_ram|memoria~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N24
fiftyfivenm_lcell_comb \memoria_ram|memoria~164 (
// Equation(s):
// \memoria_ram|memoria~164_combout  = (\registrador_mar|ci157_1|S[0]~1_combout  & (\registrador_mar|ci157_1|S[1]~0_combout )) # (!\registrador_mar|ci157_1|S[0]~1_combout  & ((\registrador_mar|ci157_1|S[1]~0_combout  & ((\memoria_ram|memoria~161_combout ))) 
// # (!\registrador_mar|ci157_1|S[1]~0_combout  & (\memoria_ram|memoria~163_combout ))))

	.dataa(\registrador_mar|ci157_1|S[0]~1_combout ),
	.datab(\registrador_mar|ci157_1|S[1]~0_combout ),
	.datac(\memoria_ram|memoria~163_combout ),
	.datad(\memoria_ram|memoria~161_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~164_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~164 .lut_mask = 16'hDC98;
defparam \memoria_ram|memoria~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N30
fiftyfivenm_lcell_comb \memoria_ram|memoria~167 (
// Equation(s):
// \memoria_ram|memoria~167_combout  = (\registrador_mar|ci157_1|S[0]~1_combout  & ((\memoria_ram|memoria~164_combout  & (\memoria_ram|memoria~166_combout )) # (!\memoria_ram|memoria~164_combout  & ((\memoria_ram|memoria~159_combout ))))) # 
// (!\registrador_mar|ci157_1|S[0]~1_combout  & (((\memoria_ram|memoria~164_combout ))))

	.dataa(\registrador_mar|ci157_1|S[0]~1_combout ),
	.datab(\memoria_ram|memoria~166_combout ),
	.datac(\memoria_ram|memoria~159_combout ),
	.datad(\memoria_ram|memoria~164_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~167_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~167 .lut_mask = 16'hDDA0;
defparam \memoria_ram|memoria~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N6
fiftyfivenm_lcell_comb \bus[3]~42 (
// Equation(s):
// \bus[3]~42_combout  = (\bus[3]~40_combout ) # ((\bus[3]~41_combout ) # ((\controller|RAM_OUT~q  & \memoria_ram|memoria~167_combout )))

	.dataa(\controller|RAM_OUT~q ),
	.datab(\bus[3]~40_combout ),
	.datac(\bus[3]~41_combout ),
	.datad(\memoria_ram|memoria~167_combout ),
	.cin(gnd),
	.combout(\bus[3]~42_combout ),
	.cout());
// synopsys translate_off
defparam \bus[3]~42 .lut_mask = 16'hFEFC;
defparam \bus[3]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N2
fiftyfivenm_lcell_comb \bus[3]~43 (
// Equation(s):
// \bus[3]~43_combout  = (\bus[3]~39_combout ) # (\bus[3]~42_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus[3]~39_combout ),
	.datad(\bus[3]~42_combout ),
	.cin(gnd),
	.combout(\bus[3]~43_combout ),
	.cout());
// synopsys translate_off
defparam \bus[3]~43 .lut_mask = 16'hFFF0;
defparam \bus[3]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y34_N13
dffeas \acumulador|ci173_2|Q_OUT[3] (
	.clk(\f_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\bus[3]~43_combout ),
	.clrn(!\clear~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|ACC_IN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acumulador|ci173_2|Q_OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \acumulador|ci173_2|Q_OUT[3] .is_wysiwyg = "true";
defparam \acumulador|ci173_2|Q_OUT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N14
fiftyfivenm_lcell_comb \ula|Add0~15 (
// Equation(s):
// \ula|Add0~15_combout  = (\ula|Add0~14_combout  & ((\acumulador|ci173_1|Q_OUT [0] & (\ula|Add0~13  & VCC)) # (!\acumulador|ci173_1|Q_OUT [0] & (!\ula|Add0~13 )))) # (!\ula|Add0~14_combout  & ((\acumulador|ci173_1|Q_OUT [0] & (!\ula|Add0~13 )) # 
// (!\acumulador|ci173_1|Q_OUT [0] & ((\ula|Add0~13 ) # (GND)))))
// \ula|Add0~16  = CARRY((\ula|Add0~14_combout  & (!\acumulador|ci173_1|Q_OUT [0] & !\ula|Add0~13 )) # (!\ula|Add0~14_combout  & ((!\ula|Add0~13 ) # (!\acumulador|ci173_1|Q_OUT [0]))))

	.dataa(\ula|Add0~14_combout ),
	.datab(\acumulador|ci173_1|Q_OUT [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~13 ),
	.combout(\ula|Add0~15_combout ),
	.cout(\ula|Add0~16 ));
// synopsys translate_off
defparam \ula|Add0~15 .lut_mask = 16'h9617;
defparam \ula|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N16
fiftyfivenm_lcell_comb \ula|Add0~18 (
// Equation(s):
// \ula|Add0~18_combout  = ((\acumulador|ci173_1|Q_OUT [1] $ (\ula|Add0~17_combout  $ (!\ula|Add0~16 )))) # (GND)
// \ula|Add0~19  = CARRY((\acumulador|ci173_1|Q_OUT [1] & ((\ula|Add0~17_combout ) # (!\ula|Add0~16 ))) # (!\acumulador|ci173_1|Q_OUT [1] & (\ula|Add0~17_combout  & !\ula|Add0~16 )))

	.dataa(\acumulador|ci173_1|Q_OUT [1]),
	.datab(\ula|Add0~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~16 ),
	.combout(\ula|Add0~18_combout ),
	.cout(\ula|Add0~19 ));
// synopsys translate_off
defparam \ula|Add0~18 .lut_mask = 16'h698E;
defparam \ula|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N26
fiftyfivenm_lcell_comb \bus[5]~51 (
// Equation(s):
// \bus[5]~51_combout  = (\bus[0]~11_combout  & (((\bus[4]~44_combout ) # (\ula|Add0~18_combout )))) # (!\bus[0]~11_combout  & (\ula|result~1_combout  & (!\bus[4]~44_combout )))

	.dataa(\bus[0]~11_combout ),
	.datab(\ula|result~1_combout ),
	.datac(\bus[4]~44_combout ),
	.datad(\ula|Add0~18_combout ),
	.cin(gnd),
	.combout(\bus[5]~51_combout ),
	.cout());
// synopsys translate_off
defparam \bus[5]~51 .lut_mask = 16'hAEA4;
defparam \bus[5]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N8
fiftyfivenm_lcell_comb \bus[5]~52 (
// Equation(s):
// \bus[5]~52_combout  = (\bus[0]~12_combout  & ((\registrador_B|ci173_1|Q_ULA [1] & ((!\bus[5]~51_combout ) # (!\acumulador|ci173_1|Q_OUT [1]))) # (!\registrador_B|ci173_1|Q_ULA [1] & (\acumulador|ci173_1|Q_OUT [1])))) # (!\bus[0]~12_combout  & 
// (((\bus[5]~51_combout ))))

	.dataa(\registrador_B|ci173_1|Q_ULA [1]),
	.datab(\acumulador|ci173_1|Q_OUT [1]),
	.datac(\bus[5]~51_combout ),
	.datad(\bus[0]~12_combout ),
	.cin(gnd),
	.combout(\bus[5]~52_combout ),
	.cout());
// synopsys translate_off
defparam \bus[5]~52 .lut_mask = 16'h6EF0;
defparam \bus[5]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N4
fiftyfivenm_lcell_comb \bus[4]~47 (
// Equation(s):
// \bus[4]~47_combout  = (!\controller|ACC_OUT~q  & \controller|ALU_OUT~q )

	.dataa(gnd),
	.datab(\controller|ACC_OUT~q ),
	.datac(gnd),
	.datad(\controller|ALU_OUT~q ),
	.cin(gnd),
	.combout(\bus[4]~47_combout ),
	.cout());
// synopsys translate_off
defparam \bus[4]~47 .lut_mask = 16'h3300;
defparam \bus[4]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N22
fiftyfivenm_lcell_comb \bus[4]~48 (
// Equation(s):
// \bus[4]~48_combout  = (\controller|ACC_OUT~q ) # ((\controller|ALU_OUT~q  & \controller|XOR_NOT~q ))

	.dataa(\controller|ALU_OUT~q ),
	.datab(gnd),
	.datac(\controller|XOR_NOT~q ),
	.datad(\controller|ACC_OUT~q ),
	.cin(gnd),
	.combout(\bus[4]~48_combout ),
	.cout());
// synopsys translate_off
defparam \bus[4]~48 .lut_mask = 16'hFFA0;
defparam \bus[4]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y39_N29
fiftyfivenm_io_ibuf \ram_dip[5]~input (
	.i(ram_dip[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_dip[5]~input_o ));
// synopsys translate_off
defparam \ram_dip[5]~input .bus_hold = "false";
defparam \ram_dip[5]~input .listen_to_nsleep_signal = "false";
defparam \ram_dip[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N28
fiftyfivenm_lcell_comb \memoria_ram|memoria~230 (
// Equation(s):
// \memoria_ram|memoria~230_combout  = (\bus[4]~49_combout  & ((\bus[5]~53_combout  & ((\bus[5]~52_combout ))) # (!\bus[5]~53_combout  & (!\acumulador|ci173_1|Q_OUT [1])))) # (!\bus[4]~49_combout  & (((\bus[5]~53_combout ))))

	.dataa(\acumulador|ci173_1|Q_OUT [1]),
	.datab(\bus[4]~49_combout ),
	.datac(\bus[5]~52_combout ),
	.datad(\bus[5]~53_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~230_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~230 .lut_mask = 16'hF344;
defparam \memoria_ram|memoria~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N30
fiftyfivenm_lcell_comb \memoria_ram|memoria~231 (
// Equation(s):
// \memoria_ram|memoria~231_combout  = (\prog_run~input_o  & ((\memoria_ram|memoria~230_combout ))) # (!\prog_run~input_o  & (\ram_dip[5]~input_o ))

	.dataa(\ram_dip[5]~input_o ),
	.datab(\prog_run~input_o ),
	.datac(gnd),
	.datad(\memoria_ram|memoria~230_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~231_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~231 .lut_mask = 16'hEE22;
defparam \memoria_ram|memoria~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N6
fiftyfivenm_lcell_comb \memoria_ram|memoria~285 (
// Equation(s):
// \memoria_ram|memoria~285_combout  = !\memoria_ram|memoria~231_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memoria_ram|memoria~231_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoria_ram|memoria~285_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~285 .lut_mask = 16'h0F0F;
defparam \memoria_ram|memoria~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y36_N7
dffeas \memoria_ram|memoria~117 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~285_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~117 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~117 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N4
fiftyfivenm_lcell_comb \memoria_ram|memoria~284 (
// Equation(s):
// \memoria_ram|memoria~284_combout  = !\memoria_ram|memoria~231_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memoria_ram|memoria~231_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoria_ram|memoria~284_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~284 .lut_mask = 16'h0F0F;
defparam \memoria_ram|memoria~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y36_N5
dffeas \memoria_ram|memoria~53 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~284_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~53 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N10
fiftyfivenm_lcell_comb \memoria_ram|memoria~85feeder (
// Equation(s):
// \memoria_ram|memoria~85feeder_combout  = \memoria_ram|memoria~231_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~231_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~85feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~85feeder .lut_mask = 16'hFF00;
defparam \memoria_ram|memoria~85feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y35_N11
dffeas \memoria_ram|memoria~85 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~85feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~85 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y35_N13
dffeas \memoria_ram|memoria~21 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memoria_ram|memoria~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memoria_ram|memoria~217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~21 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N12
fiftyfivenm_lcell_comb \memoria_ram|memoria~178 (
// Equation(s):
// \memoria_ram|memoria~178_combout  = (\registrador_mar|ci157_1|S[2]~3_combout  & (((\registrador_mar|ci157_1|S[3]~2_combout )))) # (!\registrador_mar|ci157_1|S[2]~3_combout  & ((\registrador_mar|ci157_1|S[3]~2_combout  & (\memoria_ram|memoria~85_q )) # 
// (!\registrador_mar|ci157_1|S[3]~2_combout  & ((\memoria_ram|memoria~21_q )))))

	.dataa(\registrador_mar|ci157_1|S[2]~3_combout ),
	.datab(\memoria_ram|memoria~85_q ),
	.datac(\memoria_ram|memoria~21_q ),
	.datad(\registrador_mar|ci157_1|S[3]~2_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~178_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~178 .lut_mask = 16'hEE50;
defparam \memoria_ram|memoria~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N2
fiftyfivenm_lcell_comb \memoria_ram|memoria~179 (
// Equation(s):
// \memoria_ram|memoria~179_combout  = (\registrador_mar|ci157_1|S[2]~3_combout  & ((\memoria_ram|memoria~178_combout  & (!\memoria_ram|memoria~117_q )) # (!\memoria_ram|memoria~178_combout  & ((!\memoria_ram|memoria~53_q ))))) # 
// (!\registrador_mar|ci157_1|S[2]~3_combout  & (((\memoria_ram|memoria~178_combout ))))

	.dataa(\registrador_mar|ci157_1|S[2]~3_combout ),
	.datab(\memoria_ram|memoria~117_q ),
	.datac(\memoria_ram|memoria~53_q ),
	.datad(\memoria_ram|memoria~178_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~179_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~179 .lut_mask = 16'h770A;
defparam \memoria_ram|memoria~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N28
fiftyfivenm_lcell_comb \memoria_ram|memoria~290 (
// Equation(s):
// \memoria_ram|memoria~290_combout  = !\memoria_ram|memoria~231_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memoria_ram|memoria~231_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoria_ram|memoria~290_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~290 .lut_mask = 16'h0F0F;
defparam \memoria_ram|memoria~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N29
dffeas \memoria_ram|memoria~125 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~290_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~125 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~125 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y36_N23
dffeas \memoria_ram|memoria~93 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memoria_ram|memoria~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memoria_ram|memoria~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~93 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~93 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N24
fiftyfivenm_lcell_comb \memoria_ram|memoria~289 (
// Equation(s):
// \memoria_ram|memoria~289_combout  = !\memoria_ram|memoria~231_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~231_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~289_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~289 .lut_mask = 16'h00FF;
defparam \memoria_ram|memoria~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y36_N25
dffeas \memoria_ram|memoria~61 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~289_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~61 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y36_N19
dffeas \memoria_ram|memoria~29 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memoria_ram|memoria~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memoria_ram|memoria~220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~29 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N18
fiftyfivenm_lcell_comb \memoria_ram|memoria~185 (
// Equation(s):
// \memoria_ram|memoria~185_combout  = (\registrador_mar|ci157_1|S[3]~2_combout  & (((\registrador_mar|ci157_1|S[2]~3_combout )))) # (!\registrador_mar|ci157_1|S[3]~2_combout  & ((\registrador_mar|ci157_1|S[2]~3_combout  & (!\memoria_ram|memoria~61_q )) # 
// (!\registrador_mar|ci157_1|S[2]~3_combout  & ((\memoria_ram|memoria~29_q )))))

	.dataa(\registrador_mar|ci157_1|S[3]~2_combout ),
	.datab(\memoria_ram|memoria~61_q ),
	.datac(\memoria_ram|memoria~29_q ),
	.datad(\registrador_mar|ci157_1|S[2]~3_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~185_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~185 .lut_mask = 16'hBB50;
defparam \memoria_ram|memoria~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N22
fiftyfivenm_lcell_comb \memoria_ram|memoria~186 (
// Equation(s):
// \memoria_ram|memoria~186_combout  = (\registrador_mar|ci157_1|S[3]~2_combout  & ((\memoria_ram|memoria~185_combout  & (!\memoria_ram|memoria~125_q )) # (!\memoria_ram|memoria~185_combout  & ((\memoria_ram|memoria~93_q ))))) # 
// (!\registrador_mar|ci157_1|S[3]~2_combout  & (((\memoria_ram|memoria~185_combout ))))

	.dataa(\registrador_mar|ci157_1|S[3]~2_combout ),
	.datab(\memoria_ram|memoria~125_q ),
	.datac(\memoria_ram|memoria~93_q ),
	.datad(\memoria_ram|memoria~185_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~186_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~186 .lut_mask = 16'h77A0;
defparam \memoria_ram|memoria~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N18
fiftyfivenm_lcell_comb \memoria_ram|memoria~287 (
// Equation(s):
// \memoria_ram|memoria~287_combout  = !\memoria_ram|memoria~231_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memoria_ram|memoria~231_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoria_ram|memoria~287_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~287 .lut_mask = 16'h0F0F;
defparam \memoria_ram|memoria~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N19
dffeas \memoria_ram|memoria~109 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~287_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~109 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~109 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y36_N9
dffeas \memoria_ram|memoria~77 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memoria_ram|memoria~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memoria_ram|memoria~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~77 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~77 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y37_N1
dffeas \memoria_ram|memoria~13 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memoria_ram|memoria~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memoria_ram|memoria~218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~13 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N16
fiftyfivenm_lcell_comb \memoria_ram|memoria~286 (
// Equation(s):
// \memoria_ram|memoria~286_combout  = !\memoria_ram|memoria~231_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~231_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~286_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~286 .lut_mask = 16'h00FF;
defparam \memoria_ram|memoria~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y37_N17
dffeas \memoria_ram|memoria~45 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~286_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~45 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~45 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N0
fiftyfivenm_lcell_comb \memoria_ram|memoria~180 (
// Equation(s):
// \memoria_ram|memoria~180_combout  = (\registrador_mar|ci157_1|S[3]~2_combout  & (\registrador_mar|ci157_1|S[2]~3_combout )) # (!\registrador_mar|ci157_1|S[3]~2_combout  & ((\registrador_mar|ci157_1|S[2]~3_combout  & ((!\memoria_ram|memoria~45_q ))) # 
// (!\registrador_mar|ci157_1|S[2]~3_combout  & (\memoria_ram|memoria~13_q ))))

	.dataa(\registrador_mar|ci157_1|S[3]~2_combout ),
	.datab(\registrador_mar|ci157_1|S[2]~3_combout ),
	.datac(\memoria_ram|memoria~13_q ),
	.datad(\memoria_ram|memoria~45_q ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~180_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~180 .lut_mask = 16'h98DC;
defparam \memoria_ram|memoria~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N8
fiftyfivenm_lcell_comb \memoria_ram|memoria~181 (
// Equation(s):
// \memoria_ram|memoria~181_combout  = (\registrador_mar|ci157_1|S[3]~2_combout  & ((\memoria_ram|memoria~180_combout  & (!\memoria_ram|memoria~109_q )) # (!\memoria_ram|memoria~180_combout  & ((\memoria_ram|memoria~77_q ))))) # 
// (!\registrador_mar|ci157_1|S[3]~2_combout  & (((\memoria_ram|memoria~180_combout ))))

	.dataa(\registrador_mar|ci157_1|S[3]~2_combout ),
	.datab(\memoria_ram|memoria~109_q ),
	.datac(\memoria_ram|memoria~77_q ),
	.datad(\memoria_ram|memoria~180_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~181_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~181 .lut_mask = 16'h77A0;
defparam \memoria_ram|memoria~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N22
fiftyfivenm_lcell_comb \memoria_ram|memoria~288 (
// Equation(s):
// \memoria_ram|memoria~288_combout  = !\memoria_ram|memoria~231_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memoria_ram|memoria~231_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoria_ram|memoria~288_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~288 .lut_mask = 16'h0F0F;
defparam \memoria_ram|memoria~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y37_N23
dffeas \memoria_ram|memoria~37 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~288_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~37 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y37_N17
dffeas \memoria_ram|memoria~101 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memoria_ram|memoria~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memoria_ram|memoria~223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~101 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~101 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y35_N31
dffeas \memoria_ram|memoria~5 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memoria_ram|memoria~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memoria_ram|memoria~219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~5 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N28
fiftyfivenm_lcell_comb \memoria_ram|memoria~69feeder (
// Equation(s):
// \memoria_ram|memoria~69feeder_combout  = \memoria_ram|memoria~231_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memoria_ram|memoria~231_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoria_ram|memoria~69feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~69feeder .lut_mask = 16'hF0F0;
defparam \memoria_ram|memoria~69feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y35_N29
dffeas \memoria_ram|memoria~69 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~69feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~69 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~69 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N30
fiftyfivenm_lcell_comb \memoria_ram|memoria~182 (
// Equation(s):
// \memoria_ram|memoria~182_combout  = (\registrador_mar|ci157_1|S[2]~3_combout  & (\registrador_mar|ci157_1|S[3]~2_combout )) # (!\registrador_mar|ci157_1|S[2]~3_combout  & ((\registrador_mar|ci157_1|S[3]~2_combout  & ((\memoria_ram|memoria~69_q ))) # 
// (!\registrador_mar|ci157_1|S[3]~2_combout  & (\memoria_ram|memoria~5_q ))))

	.dataa(\registrador_mar|ci157_1|S[2]~3_combout ),
	.datab(\registrador_mar|ci157_1|S[3]~2_combout ),
	.datac(\memoria_ram|memoria~5_q ),
	.datad(\memoria_ram|memoria~69_q ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~182_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~182 .lut_mask = 16'hDC98;
defparam \memoria_ram|memoria~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N16
fiftyfivenm_lcell_comb \memoria_ram|memoria~183 (
// Equation(s):
// \memoria_ram|memoria~183_combout  = (\registrador_mar|ci157_1|S[2]~3_combout  & ((\memoria_ram|memoria~182_combout  & ((\memoria_ram|memoria~101_q ))) # (!\memoria_ram|memoria~182_combout  & (!\memoria_ram|memoria~37_q )))) # 
// (!\registrador_mar|ci157_1|S[2]~3_combout  & (((\memoria_ram|memoria~182_combout ))))

	.dataa(\memoria_ram|memoria~37_q ),
	.datab(\registrador_mar|ci157_1|S[2]~3_combout ),
	.datac(\memoria_ram|memoria~101_q ),
	.datad(\memoria_ram|memoria~182_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~183_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~183 .lut_mask = 16'hF344;
defparam \memoria_ram|memoria~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N0
fiftyfivenm_lcell_comb \memoria_ram|memoria~184 (
// Equation(s):
// \memoria_ram|memoria~184_combout  = (\registrador_mar|ci157_1|S[1]~0_combout  & (\registrador_mar|ci157_1|S[0]~1_combout )) # (!\registrador_mar|ci157_1|S[1]~0_combout  & ((\registrador_mar|ci157_1|S[0]~1_combout  & (\memoria_ram|memoria~181_combout )) # 
// (!\registrador_mar|ci157_1|S[0]~1_combout  & ((\memoria_ram|memoria~183_combout )))))

	.dataa(\registrador_mar|ci157_1|S[1]~0_combout ),
	.datab(\registrador_mar|ci157_1|S[0]~1_combout ),
	.datac(\memoria_ram|memoria~181_combout ),
	.datad(\memoria_ram|memoria~183_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~184_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~184 .lut_mask = 16'hD9C8;
defparam \memoria_ram|memoria~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N14
fiftyfivenm_lcell_comb \memoria_ram|memoria~187 (
// Equation(s):
// \memoria_ram|memoria~187_combout  = (\registrador_mar|ci157_1|S[1]~0_combout  & ((\memoria_ram|memoria~184_combout  & ((\memoria_ram|memoria~186_combout ))) # (!\memoria_ram|memoria~184_combout  & (\memoria_ram|memoria~179_combout )))) # 
// (!\registrador_mar|ci157_1|S[1]~0_combout  & (((\memoria_ram|memoria~184_combout ))))

	.dataa(\registrador_mar|ci157_1|S[1]~0_combout ),
	.datab(\memoria_ram|memoria~179_combout ),
	.datac(\memoria_ram|memoria~186_combout ),
	.datad(\memoria_ram|memoria~184_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~187_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~187 .lut_mask = 16'hF588;
defparam \memoria_ram|memoria~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N2
fiftyfivenm_lcell_comb \bus[5]~53 (
// Equation(s):
// \bus[5]~53_combout  = (\bus[4]~47_combout  & (((!\bus[4]~48_combout )))) # (!\bus[4]~47_combout  & ((\bus[4]~48_combout  & (\acumulador|ci173_1|Q_OUT [1])) # (!\bus[4]~48_combout  & ((\memoria_ram|memoria~187_combout )))))

	.dataa(\acumulador|ci173_1|Q_OUT [1]),
	.datab(\bus[4]~47_combout ),
	.datac(\bus[4]~48_combout ),
	.datad(\memoria_ram|memoria~187_combout ),
	.cin(gnd),
	.combout(\bus[5]~53_combout ),
	.cout());
// synopsys translate_off
defparam \bus[5]~53 .lut_mask = 16'h2F2C;
defparam \bus[5]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N22
fiftyfivenm_lcell_comb \bus[5] (
// Equation(s):
// bus[5] = (\bus[4]~49_combout  & ((\bus[5]~53_combout  & ((\bus[5]~52_combout ))) # (!\bus[5]~53_combout  & (!\acumulador|ci173_1|Q_OUT [1])))) # (!\bus[4]~49_combout  & (((\bus[5]~53_combout ))))

	.dataa(\acumulador|ci173_1|Q_OUT [1]),
	.datab(\bus[4]~49_combout ),
	.datac(\bus[5]~52_combout ),
	.datad(\bus[5]~53_combout ),
	.cin(gnd),
	.combout(bus[5]),
	.cout());
// synopsys translate_off
defparam \bus[5] .lut_mask = 16'hF344;
defparam \bus[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N14
fiftyfivenm_lcell_comb \registrador_de_instrucoes|ci173_1|Q_OUT[1]~feeder (
// Equation(s):
// \registrador_de_instrucoes|ci173_1|Q_OUT[1]~feeder_combout  = bus[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(bus[5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\registrador_de_instrucoes|ci173_1|Q_OUT[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registrador_de_instrucoes|ci173_1|Q_OUT[1]~feeder .lut_mask = 16'hF0F0;
defparam \registrador_de_instrucoes|ci173_1|Q_OUT[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y36_N15
dffeas \registrador_de_instrucoes|ci173_1|Q_OUT[1] (
	.clk(\f_clock~clkctrl_outclk ),
	.d(\registrador_de_instrucoes|ci173_1|Q_OUT[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\clear~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|IR_IN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registrador_de_instrucoes|ci173_1|Q_OUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registrador_de_instrucoes|ci173_1|Q_OUT[1] .is_wysiwyg = "true";
defparam \registrador_de_instrucoes|ci173_1|Q_OUT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N0
fiftyfivenm_lcell_comb \controller|ALU1~0 (
// Equation(s):
// \controller|ALU1~0_combout  = (\registrador_de_instrucoes|ci173_1|Q_OUT [1] & (\registrador_de_instrucoes|ci173_1|Q_OUT [2] & (\registrador_de_instrucoes|ci173_1|Q_OUT [0] & !\registrador_de_instrucoes|ci173_1|Q_OUT [3]))) # 
// (!\registrador_de_instrucoes|ci173_1|Q_OUT [1] & (!\registrador_de_instrucoes|ci173_1|Q_OUT [2] & (!\registrador_de_instrucoes|ci173_1|Q_OUT [0] & \registrador_de_instrucoes|ci173_1|Q_OUT [3])))

	.dataa(\registrador_de_instrucoes|ci173_1|Q_OUT [1]),
	.datab(\registrador_de_instrucoes|ci173_1|Q_OUT [2]),
	.datac(\registrador_de_instrucoes|ci173_1|Q_OUT [0]),
	.datad(\registrador_de_instrucoes|ci173_1|Q_OUT [3]),
	.cin(gnd),
	.combout(\controller|ALU1~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|ALU1~0 .lut_mask = 16'h0180;
defparam \controller|ALU1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N26
fiftyfivenm_lcell_comb \controller|ALU1~1 (
// Equation(s):
// \controller|ALU1~1_combout  = (\controller|ALU_OUT~0_combout ) # ((\controller|ALU1~0_combout  & \controller|Equal0~0_combout ))

	.dataa(\controller|ALU1~0_combout ),
	.datab(gnd),
	.datac(\controller|Equal0~0_combout ),
	.datad(\controller|ALU_OUT~0_combout ),
	.cin(gnd),
	.combout(\controller|ALU1~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|ALU1~1 .lut_mask = 16'hFFA0;
defparam \controller|ALU1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N27
dffeas \controller|ALU1 (
	.clk(!\f_clock~clkctrl_outclk ),
	.d(\controller|ALU1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|ALU1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|ALU1 .is_wysiwyg = "true";
defparam \controller|ALU1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N26
fiftyfivenm_lcell_comb \bus[0]~12 (
// Equation(s):
// \bus[0]~12_combout  = (!\controller|ADD_SUB~q  & \controller|ALU1~q )

	.dataa(\controller|ADD_SUB~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller|ALU1~q ),
	.cin(gnd),
	.combout(\bus[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \bus[0]~12 .lut_mask = 16'h5500;
defparam \bus[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N24
fiftyfivenm_lcell_comb \registrador_B|ci173_1|Q_ULA[2]~feeder (
// Equation(s):
// \registrador_B|ci173_1|Q_ULA[2]~feeder_combout  = bus[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(bus[6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\registrador_B|ci173_1|Q_ULA[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registrador_B|ci173_1|Q_ULA[2]~feeder .lut_mask = 16'hF0F0;
defparam \registrador_B|ci173_1|Q_ULA[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y34_N25
dffeas \registrador_B|ci173_1|Q_ULA[2] (
	.clk(\f_clock~clkctrl_outclk ),
	.d(\registrador_B|ci173_1|Q_ULA[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\clear~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|BR_IN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registrador_B|ci173_1|Q_ULA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registrador_B|ci173_1|Q_ULA[2] .is_wysiwyg = "true";
defparam \registrador_B|ci173_1|Q_ULA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N6
fiftyfivenm_lcell_comb \ula|result~2 (
// Equation(s):
// \ula|result~2_combout  = (\registrador_B|ci173_1|Q_ULA [2] & \acumulador|ci173_1|Q_OUT [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\registrador_B|ci173_1|Q_ULA [2]),
	.datad(\acumulador|ci173_1|Q_OUT [2]),
	.cin(gnd),
	.combout(\ula|result~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~2 .lut_mask = 16'hF000;
defparam \ula|result~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N6
fiftyfivenm_lcell_comb \ula|Add0~20 (
// Equation(s):
// \ula|Add0~20_combout  = \registrador_B|ci173_1|Q_ULA [2] $ (\controller|ADD_SUB~q )

	.dataa(gnd),
	.datab(\registrador_B|ci173_1|Q_ULA [2]),
	.datac(gnd),
	.datad(\controller|ADD_SUB~q ),
	.cin(gnd),
	.combout(\ula|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~20 .lut_mask = 16'h33CC;
defparam \ula|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N18
fiftyfivenm_lcell_comb \ula|Add0~21 (
// Equation(s):
// \ula|Add0~21_combout  = (\ula|Add0~20_combout  & ((\acumulador|ci173_1|Q_OUT [2] & (\ula|Add0~19  & VCC)) # (!\acumulador|ci173_1|Q_OUT [2] & (!\ula|Add0~19 )))) # (!\ula|Add0~20_combout  & ((\acumulador|ci173_1|Q_OUT [2] & (!\ula|Add0~19 )) # 
// (!\acumulador|ci173_1|Q_OUT [2] & ((\ula|Add0~19 ) # (GND)))))
// \ula|Add0~22  = CARRY((\ula|Add0~20_combout  & (!\acumulador|ci173_1|Q_OUT [2] & !\ula|Add0~19 )) # (!\ula|Add0~20_combout  & ((!\ula|Add0~19 ) # (!\acumulador|ci173_1|Q_OUT [2]))))

	.dataa(\ula|Add0~20_combout ),
	.datab(\acumulador|ci173_1|Q_OUT [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~19 ),
	.combout(\ula|Add0~21_combout ),
	.cout(\ula|Add0~22 ));
// synopsys translate_off
defparam \ula|Add0~21 .lut_mask = 16'h9617;
defparam \ula|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N12
fiftyfivenm_lcell_comb \bus[6]~54 (
// Equation(s):
// \bus[6]~54_combout  = (\bus[4]~44_combout  & (((\bus[0]~11_combout )))) # (!\bus[4]~44_combout  & ((\bus[0]~11_combout  & ((\ula|Add0~21_combout ))) # (!\bus[0]~11_combout  & (\ula|result~2_combout ))))

	.dataa(\ula|result~2_combout ),
	.datab(\bus[4]~44_combout ),
	.datac(\bus[0]~11_combout ),
	.datad(\ula|Add0~21_combout ),
	.cin(gnd),
	.combout(\bus[6]~54_combout ),
	.cout());
// synopsys translate_off
defparam \bus[6]~54 .lut_mask = 16'hF2C2;
defparam \bus[6]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N22
fiftyfivenm_lcell_comb \bus[6]~55 (
// Equation(s):
// \bus[6]~55_combout  = (\bus[0]~12_combout  & ((\acumulador|ci173_1|Q_OUT [2] & ((!\bus[6]~54_combout ) # (!\registrador_B|ci173_1|Q_ULA [2]))) # (!\acumulador|ci173_1|Q_OUT [2] & (\registrador_B|ci173_1|Q_ULA [2])))) # (!\bus[0]~12_combout  & 
// (((\bus[6]~54_combout ))))

	.dataa(\bus[0]~12_combout ),
	.datab(\acumulador|ci173_1|Q_OUT [2]),
	.datac(\registrador_B|ci173_1|Q_ULA [2]),
	.datad(\bus[6]~54_combout ),
	.cin(gnd),
	.combout(\bus[6]~55_combout ),
	.cout());
// synopsys translate_off
defparam \bus[6]~55 .lut_mask = 16'h7DA8;
defparam \bus[6]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N1
fiftyfivenm_io_ibuf \ram_dip[6]~input (
	.i(ram_dip[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_dip[6]~input_o ));
// synopsys translate_off
defparam \ram_dip[6]~input .bus_hold = "false";
defparam \ram_dip[6]~input .listen_to_nsleep_signal = "false";
defparam \ram_dip[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N16
fiftyfivenm_lcell_comb \memoria_ram|memoria~232 (
// Equation(s):
// \memoria_ram|memoria~232_combout  = (\bus[4]~49_combout  & ((\bus[6]~56_combout  & ((\bus[6]~55_combout ))) # (!\bus[6]~56_combout  & (!\acumulador|ci173_1|Q_OUT [2])))) # (!\bus[4]~49_combout  & (((\bus[6]~56_combout ))))

	.dataa(\bus[4]~49_combout ),
	.datab(\acumulador|ci173_1|Q_OUT [2]),
	.datac(\bus[6]~55_combout ),
	.datad(\bus[6]~56_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~232_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~232 .lut_mask = 16'hF522;
defparam \memoria_ram|memoria~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N18
fiftyfivenm_lcell_comb \memoria_ram|memoria~233 (
// Equation(s):
// \memoria_ram|memoria~233_combout  = (\prog_run~input_o  & ((\memoria_ram|memoria~232_combout ))) # (!\prog_run~input_o  & (\ram_dip[6]~input_o ))

	.dataa(\prog_run~input_o ),
	.datab(\ram_dip[6]~input_o ),
	.datac(gnd),
	.datad(\memoria_ram|memoria~232_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~233_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~233 .lut_mask = 16'hEE44;
defparam \memoria_ram|memoria~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N20
fiftyfivenm_lcell_comb \memoria_ram|memoria~299 (
// Equation(s):
// \memoria_ram|memoria~299_combout  = !\memoria_ram|memoria~233_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~233_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~299_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~299 .lut_mask = 16'h00FF;
defparam \memoria_ram|memoria~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N21
dffeas \memoria_ram|memoria~126 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~299_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~126 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~126 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N16
fiftyfivenm_lcell_comb \memoria_ram|memoria~297 (
// Equation(s):
// \memoria_ram|memoria~297_combout  = !\memoria_ram|memoria~233_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~233_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~297_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~297 .lut_mask = 16'h00FF;
defparam \memoria_ram|memoria~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y36_N17
dffeas \memoria_ram|memoria~118 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~297_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~118 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~118 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N12
fiftyfivenm_lcell_comb \memoria_ram|memoria~298 (
// Equation(s):
// \memoria_ram|memoria~298_combout  = !\memoria_ram|memoria~233_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memoria_ram|memoria~233_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoria_ram|memoria~298_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~298 .lut_mask = 16'h0F0F;
defparam \memoria_ram|memoria~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y38_N13
dffeas \memoria_ram|memoria~110 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~298_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~110 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~110 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y38_N27
dffeas \memoria_ram|memoria~102 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memoria_ram|memoria~233_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memoria_ram|memoria~223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~102 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~102 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N26
fiftyfivenm_lcell_comb \memoria_ram|memoria~195 (
// Equation(s):
// \memoria_ram|memoria~195_combout  = (\registrador_mar|ci157_1|S[0]~1_combout  & (((\registrador_mar|ci157_1|S[1]~0_combout )) # (!\memoria_ram|memoria~110_q ))) # (!\registrador_mar|ci157_1|S[0]~1_combout  & (((\memoria_ram|memoria~102_q  & 
// !\registrador_mar|ci157_1|S[1]~0_combout ))))

	.dataa(\memoria_ram|memoria~110_q ),
	.datab(\registrador_mar|ci157_1|S[0]~1_combout ),
	.datac(\memoria_ram|memoria~102_q ),
	.datad(\registrador_mar|ci157_1|S[1]~0_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~195_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~195 .lut_mask = 16'hCC74;
defparam \memoria_ram|memoria~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N10
fiftyfivenm_lcell_comb \memoria_ram|memoria~196 (
// Equation(s):
// \memoria_ram|memoria~196_combout  = (\registrador_mar|ci157_1|S[1]~0_combout  & ((\memoria_ram|memoria~195_combout  & (!\memoria_ram|memoria~126_q )) # (!\memoria_ram|memoria~195_combout  & ((!\memoria_ram|memoria~118_q ))))) # 
// (!\registrador_mar|ci157_1|S[1]~0_combout  & (((\memoria_ram|memoria~195_combout ))))

	.dataa(\memoria_ram|memoria~126_q ),
	.datab(\memoria_ram|memoria~118_q ),
	.datac(\registrador_mar|ci157_1|S[1]~0_combout ),
	.datad(\memoria_ram|memoria~195_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~196_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~196 .lut_mask = 16'h5F30;
defparam \memoria_ram|memoria~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N30
fiftyfivenm_lcell_comb \memoria_ram|memoria~291 (
// Equation(s):
// \memoria_ram|memoria~291_combout  = !\memoria_ram|memoria~233_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memoria_ram|memoria~233_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoria_ram|memoria~291_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~291 .lut_mask = 16'h0F0F;
defparam \memoria_ram|memoria~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y37_N31
dffeas \memoria_ram|memoria~54 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~291_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~54 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N4
fiftyfivenm_lcell_comb \memoria_ram|memoria~294 (
// Equation(s):
// \memoria_ram|memoria~294_combout  = !\memoria_ram|memoria~233_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memoria_ram|memoria~233_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoria_ram|memoria~294_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~294 .lut_mask = 16'h0F0F;
defparam \memoria_ram|memoria~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y36_N5
dffeas \memoria_ram|memoria~62 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~294_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~62 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N26
fiftyfivenm_lcell_comb \memoria_ram|memoria~292 (
// Equation(s):
// \memoria_ram|memoria~292_combout  = !\memoria_ram|memoria~233_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~233_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~292_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~292 .lut_mask = 16'h00FF;
defparam \memoria_ram|memoria~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y37_N27
dffeas \memoria_ram|memoria~46 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~292_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~46 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N20
fiftyfivenm_lcell_comb \memoria_ram|memoria~293 (
// Equation(s):
// \memoria_ram|memoria~293_combout  = !\memoria_ram|memoria~233_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memoria_ram|memoria~233_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoria_ram|memoria~293_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~293 .lut_mask = 16'h0F0F;
defparam \memoria_ram|memoria~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y37_N21
dffeas \memoria_ram|memoria~38 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~293_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~38 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N10
fiftyfivenm_lcell_comb \memoria_ram|memoria~188 (
// Equation(s):
// \memoria_ram|memoria~188_combout  = (\registrador_mar|ci157_1|S[1]~0_combout  & (\registrador_mar|ci157_1|S[0]~1_combout )) # (!\registrador_mar|ci157_1|S[1]~0_combout  & ((\registrador_mar|ci157_1|S[0]~1_combout  & (!\memoria_ram|memoria~46_q )) # 
// (!\registrador_mar|ci157_1|S[0]~1_combout  & ((!\memoria_ram|memoria~38_q )))))

	.dataa(\registrador_mar|ci157_1|S[1]~0_combout ),
	.datab(\registrador_mar|ci157_1|S[0]~1_combout ),
	.datac(\memoria_ram|memoria~46_q ),
	.datad(\memoria_ram|memoria~38_q ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~188_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~188 .lut_mask = 16'h8C9D;
defparam \memoria_ram|memoria~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N12
fiftyfivenm_lcell_comb \memoria_ram|memoria~189 (
// Equation(s):
// \memoria_ram|memoria~189_combout  = (\registrador_mar|ci157_1|S[1]~0_combout  & ((\memoria_ram|memoria~188_combout  & ((!\memoria_ram|memoria~62_q ))) # (!\memoria_ram|memoria~188_combout  & (!\memoria_ram|memoria~54_q )))) # 
// (!\registrador_mar|ci157_1|S[1]~0_combout  & (((\memoria_ram|memoria~188_combout ))))

	.dataa(\memoria_ram|memoria~54_q ),
	.datab(\memoria_ram|memoria~62_q ),
	.datac(\registrador_mar|ci157_1|S[1]~0_combout ),
	.datad(\memoria_ram|memoria~188_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~189_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~189 .lut_mask = 16'h3F50;
defparam \memoria_ram|memoria~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N22
fiftyfivenm_lcell_comb \memoria_ram|memoria~295 (
// Equation(s):
// \memoria_ram|memoria~295_combout  = !\memoria_ram|memoria~233_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memoria_ram|memoria~233_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoria_ram|memoria~295_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~295 .lut_mask = 16'h0F0F;
defparam \memoria_ram|memoria~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y36_N23
dffeas \memoria_ram|memoria~14 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~295_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~14 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~14 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y36_N27
dffeas \memoria_ram|memoria~30 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memoria_ram|memoria~233_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memoria_ram|memoria~220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~30 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y37_N31
dffeas \memoria_ram|memoria~6 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memoria_ram|memoria~233_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memoria_ram|memoria~219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~6 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N22
fiftyfivenm_lcell_comb \memoria_ram|memoria~296 (
// Equation(s):
// \memoria_ram|memoria~296_combout  = !\memoria_ram|memoria~233_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~233_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~296_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~296 .lut_mask = 16'h00FF;
defparam \memoria_ram|memoria~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y37_N23
dffeas \memoria_ram|memoria~22 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~296_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~22 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N30
fiftyfivenm_lcell_comb \memoria_ram|memoria~192 (
// Equation(s):
// \memoria_ram|memoria~192_combout  = (\registrador_mar|ci157_1|S[0]~1_combout  & (\registrador_mar|ci157_1|S[1]~0_combout )) # (!\registrador_mar|ci157_1|S[0]~1_combout  & ((\registrador_mar|ci157_1|S[1]~0_combout  & ((!\memoria_ram|memoria~22_q ))) # 
// (!\registrador_mar|ci157_1|S[1]~0_combout  & (\memoria_ram|memoria~6_q ))))

	.dataa(\registrador_mar|ci157_1|S[0]~1_combout ),
	.datab(\registrador_mar|ci157_1|S[1]~0_combout ),
	.datac(\memoria_ram|memoria~6_q ),
	.datad(\memoria_ram|memoria~22_q ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~192_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~192 .lut_mask = 16'h98DC;
defparam \memoria_ram|memoria~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N26
fiftyfivenm_lcell_comb \memoria_ram|memoria~193 (
// Equation(s):
// \memoria_ram|memoria~193_combout  = (\registrador_mar|ci157_1|S[0]~1_combout  & ((\memoria_ram|memoria~192_combout  & ((\memoria_ram|memoria~30_q ))) # (!\memoria_ram|memoria~192_combout  & (!\memoria_ram|memoria~14_q )))) # 
// (!\registrador_mar|ci157_1|S[0]~1_combout  & (((\memoria_ram|memoria~192_combout ))))

	.dataa(\memoria_ram|memoria~14_q ),
	.datab(\registrador_mar|ci157_1|S[0]~1_combout ),
	.datac(\memoria_ram|memoria~30_q ),
	.datad(\memoria_ram|memoria~192_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~193_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~193 .lut_mask = 16'hF344;
defparam \memoria_ram|memoria~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N16
fiftyfivenm_lcell_comb \memoria_ram|memoria~78feeder (
// Equation(s):
// \memoria_ram|memoria~78feeder_combout  = \memoria_ram|memoria~233_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memoria_ram|memoria~233_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoria_ram|memoria~78feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~78feeder .lut_mask = 16'hF0F0;
defparam \memoria_ram|memoria~78feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y36_N17
dffeas \memoria_ram|memoria~78 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~78feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~78 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~78 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y36_N19
dffeas \memoria_ram|memoria~94 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memoria_ram|memoria~233_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memoria_ram|memoria~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~94 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y37_N31
dffeas \memoria_ram|memoria~70 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memoria_ram|memoria~233_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memoria_ram|memoria~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~70 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N16
fiftyfivenm_lcell_comb \memoria_ram|memoria~86feeder (
// Equation(s):
// \memoria_ram|memoria~86feeder_combout  = \memoria_ram|memoria~233_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~233_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~86feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~86feeder .lut_mask = 16'hFF00;
defparam \memoria_ram|memoria~86feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y35_N17
dffeas \memoria_ram|memoria~86 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~86feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~86 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~86 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N30
fiftyfivenm_lcell_comb \memoria_ram|memoria~190 (
// Equation(s):
// \memoria_ram|memoria~190_combout  = (\registrador_mar|ci157_1|S[0]~1_combout  & (\registrador_mar|ci157_1|S[1]~0_combout )) # (!\registrador_mar|ci157_1|S[0]~1_combout  & ((\registrador_mar|ci157_1|S[1]~0_combout  & ((\memoria_ram|memoria~86_q ))) # 
// (!\registrador_mar|ci157_1|S[1]~0_combout  & (\memoria_ram|memoria~70_q ))))

	.dataa(\registrador_mar|ci157_1|S[0]~1_combout ),
	.datab(\registrador_mar|ci157_1|S[1]~0_combout ),
	.datac(\memoria_ram|memoria~70_q ),
	.datad(\memoria_ram|memoria~86_q ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~190_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~190 .lut_mask = 16'hDC98;
defparam \memoria_ram|memoria~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N18
fiftyfivenm_lcell_comb \memoria_ram|memoria~191 (
// Equation(s):
// \memoria_ram|memoria~191_combout  = (\registrador_mar|ci157_1|S[0]~1_combout  & ((\memoria_ram|memoria~190_combout  & ((\memoria_ram|memoria~94_q ))) # (!\memoria_ram|memoria~190_combout  & (\memoria_ram|memoria~78_q )))) # 
// (!\registrador_mar|ci157_1|S[0]~1_combout  & (((\memoria_ram|memoria~190_combout ))))

	.dataa(\memoria_ram|memoria~78_q ),
	.datab(\registrador_mar|ci157_1|S[0]~1_combout ),
	.datac(\memoria_ram|memoria~94_q ),
	.datad(\memoria_ram|memoria~190_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~191_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~191 .lut_mask = 16'hF388;
defparam \memoria_ram|memoria~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N20
fiftyfivenm_lcell_comb \memoria_ram|memoria~194 (
// Equation(s):
// \memoria_ram|memoria~194_combout  = (\registrador_mar|ci157_1|S[2]~3_combout  & (\registrador_mar|ci157_1|S[3]~2_combout )) # (!\registrador_mar|ci157_1|S[2]~3_combout  & ((\registrador_mar|ci157_1|S[3]~2_combout  & ((\memoria_ram|memoria~191_combout ))) 
// # (!\registrador_mar|ci157_1|S[3]~2_combout  & (\memoria_ram|memoria~193_combout ))))

	.dataa(\registrador_mar|ci157_1|S[2]~3_combout ),
	.datab(\registrador_mar|ci157_1|S[3]~2_combout ),
	.datac(\memoria_ram|memoria~193_combout ),
	.datad(\memoria_ram|memoria~191_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~194_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~194 .lut_mask = 16'hDC98;
defparam \memoria_ram|memoria~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N24
fiftyfivenm_lcell_comb \memoria_ram|memoria~197 (
// Equation(s):
// \memoria_ram|memoria~197_combout  = (\registrador_mar|ci157_1|S[2]~3_combout  & ((\memoria_ram|memoria~194_combout  & (\memoria_ram|memoria~196_combout )) # (!\memoria_ram|memoria~194_combout  & ((\memoria_ram|memoria~189_combout ))))) # 
// (!\registrador_mar|ci157_1|S[2]~3_combout  & (((\memoria_ram|memoria~194_combout ))))

	.dataa(\memoria_ram|memoria~196_combout ),
	.datab(\memoria_ram|memoria~189_combout ),
	.datac(\registrador_mar|ci157_1|S[2]~3_combout ),
	.datad(\memoria_ram|memoria~194_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~197_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~197 .lut_mask = 16'hAFC0;
defparam \memoria_ram|memoria~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N2
fiftyfivenm_lcell_comb \bus[6]~56 (
// Equation(s):
// \bus[6]~56_combout  = (\bus[4]~47_combout  & (((!\bus[4]~48_combout )))) # (!\bus[4]~47_combout  & ((\bus[4]~48_combout  & (\acumulador|ci173_1|Q_OUT [2])) # (!\bus[4]~48_combout  & ((\memoria_ram|memoria~197_combout )))))

	.dataa(\bus[4]~47_combout ),
	.datab(\acumulador|ci173_1|Q_OUT [2]),
	.datac(\bus[4]~48_combout ),
	.datad(\memoria_ram|memoria~197_combout ),
	.cin(gnd),
	.combout(\bus[6]~56_combout ),
	.cout());
// synopsys translate_off
defparam \bus[6]~56 .lut_mask = 16'h4F4A;
defparam \bus[6]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N28
fiftyfivenm_lcell_comb \bus[6] (
// Equation(s):
// bus[6] = (\bus[4]~49_combout  & ((\bus[6]~56_combout  & ((\bus[6]~55_combout ))) # (!\bus[6]~56_combout  & (!\acumulador|ci173_1|Q_OUT [2])))) # (!\bus[4]~49_combout  & (((\bus[6]~56_combout ))))

	.dataa(\bus[4]~49_combout ),
	.datab(\acumulador|ci173_1|Q_OUT [2]),
	.datac(\bus[6]~55_combout ),
	.datad(\bus[6]~56_combout ),
	.cin(gnd),
	.combout(bus[6]),
	.cout());
// synopsys translate_off
defparam \bus[6] .lut_mask = 16'hF522;
defparam \bus[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N8
fiftyfivenm_lcell_comb \registrador_de_instrucoes|ci173_1|Q_OUT[2]~feeder (
// Equation(s):
// \registrador_de_instrucoes|ci173_1|Q_OUT[2]~feeder_combout  = bus[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(bus[6]),
	.cin(gnd),
	.combout(\registrador_de_instrucoes|ci173_1|Q_OUT[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registrador_de_instrucoes|ci173_1|Q_OUT[2]~feeder .lut_mask = 16'hFF00;
defparam \registrador_de_instrucoes|ci173_1|Q_OUT[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y36_N9
dffeas \registrador_de_instrucoes|ci173_1|Q_OUT[2] (
	.clk(\f_clock~clkctrl_outclk ),
	.d(\registrador_de_instrucoes|ci173_1|Q_OUT[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\clear~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|IR_IN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registrador_de_instrucoes|ci173_1|Q_OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registrador_de_instrucoes|ci173_1|Q_OUT[2] .is_wysiwyg = "true";
defparam \registrador_de_instrucoes|ci173_1|Q_OUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N8
fiftyfivenm_lcell_comb \controller|ALU0~0 (
// Equation(s):
// \controller|ALU0~0_combout  = (!\registrador_de_instrucoes|ci173_1|Q_OUT [0] & ((\registrador_de_instrucoes|ci173_1|Q_OUT [3] & (!\registrador_de_instrucoes|ci173_1|Q_OUT [2] & !\registrador_de_instrucoes|ci173_1|Q_OUT [1])) # 
// (!\registrador_de_instrucoes|ci173_1|Q_OUT [3] & (\registrador_de_instrucoes|ci173_1|Q_OUT [2] & \registrador_de_instrucoes|ci173_1|Q_OUT [1]))))

	.dataa(\registrador_de_instrucoes|ci173_1|Q_OUT [3]),
	.datab(\registrador_de_instrucoes|ci173_1|Q_OUT [2]),
	.datac(\registrador_de_instrucoes|ci173_1|Q_OUT [1]),
	.datad(\registrador_de_instrucoes|ci173_1|Q_OUT [0]),
	.cin(gnd),
	.combout(\controller|ALU0~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|ALU0~0 .lut_mask = 16'h0042;
defparam \controller|ALU0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N12
fiftyfivenm_lcell_comb \controller|ALU0~1 (
// Equation(s):
// \controller|ALU0~1_combout  = (\controller|ALU_OUT~0_combout ) # ((\controller|ALU0~0_combout  & \controller|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\controller|ALU0~0_combout ),
	.datac(\controller|Equal0~0_combout ),
	.datad(\controller|ALU_OUT~0_combout ),
	.cin(gnd),
	.combout(\controller|ALU0~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|ALU0~1 .lut_mask = 16'hFFC0;
defparam \controller|ALU0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N13
dffeas \controller|ALU0 (
	.clk(!\f_clock~clkctrl_outclk ),
	.d(\controller|ALU0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|ALU0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|ALU0 .is_wysiwyg = "true";
defparam \controller|ALU0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N0
fiftyfivenm_lcell_comb \bus[4]~49 (
// Equation(s):
// \bus[4]~49_combout  = (\bus[4]~47_combout  & (((\controller|ALU0~q  & \bus[0]~12_combout )) # (!\bus[4]~48_combout )))

	.dataa(\controller|ALU0~q ),
	.datab(\bus[4]~48_combout ),
	.datac(\bus[0]~12_combout ),
	.datad(\bus[4]~47_combout ),
	.cin(gnd),
	.combout(\bus[4]~49_combout ),
	.cout());
// synopsys translate_off
defparam \bus[4]~49 .lut_mask = 16'hB300;
defparam \bus[4]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y34_N11
dffeas \registrador_B|ci173_1|Q_ULA[3] (
	.clk(\f_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(bus[7]),
	.clrn(!\clear~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|BR_IN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registrador_B|ci173_1|Q_ULA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registrador_B|ci173_1|Q_ULA[3] .is_wysiwyg = "true";
defparam \registrador_B|ci173_1|Q_ULA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N2
fiftyfivenm_lcell_comb \ula|result~3 (
// Equation(s):
// \ula|result~3_combout  = (\acumulador|ci173_1|Q_OUT [3] & \registrador_B|ci173_1|Q_ULA [3])

	.dataa(gnd),
	.datab(\acumulador|ci173_1|Q_OUT [3]),
	.datac(gnd),
	.datad(\registrador_B|ci173_1|Q_ULA [3]),
	.cin(gnd),
	.combout(\ula|result~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~3 .lut_mask = 16'hCC00;
defparam \ula|result~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N28
fiftyfivenm_lcell_comb \ula|Add0~23 (
// Equation(s):
// \ula|Add0~23_combout  = \registrador_B|ci173_1|Q_ULA [3] $ (\controller|ADD_SUB~q )

	.dataa(\registrador_B|ci173_1|Q_ULA [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller|ADD_SUB~q ),
	.cin(gnd),
	.combout(\ula|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~23 .lut_mask = 16'h55AA;
defparam \ula|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N20
fiftyfivenm_lcell_comb \ula|Add0~24 (
// Equation(s):
// \ula|Add0~24_combout  = \acumulador|ci173_1|Q_OUT [3] $ (\ula|Add0~22  $ (!\ula|Add0~23_combout ))

	.dataa(gnd),
	.datab(\acumulador|ci173_1|Q_OUT [3]),
	.datac(gnd),
	.datad(\ula|Add0~23_combout ),
	.cin(\ula|Add0~22 ),
	.combout(\ula|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~24 .lut_mask = 16'h3CC3;
defparam \ula|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N22
fiftyfivenm_lcell_comb \bus[7]~57 (
// Equation(s):
// \bus[7]~57_combout  = (\bus[4]~44_combout  & (((\bus[0]~11_combout )))) # (!\bus[4]~44_combout  & ((\bus[0]~11_combout  & ((\ula|Add0~24_combout ))) # (!\bus[0]~11_combout  & (\ula|result~3_combout ))))

	.dataa(\bus[4]~44_combout ),
	.datab(\ula|result~3_combout ),
	.datac(\bus[0]~11_combout ),
	.datad(\ula|Add0~24_combout ),
	.cin(gnd),
	.combout(\bus[7]~57_combout ),
	.cout());
// synopsys translate_off
defparam \bus[7]~57 .lut_mask = 16'hF4A4;
defparam \bus[7]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N22
fiftyfivenm_lcell_comb \bus[7]~58 (
// Equation(s):
// \bus[7]~58_combout  = (\bus[0]~12_combout  & ((\acumulador|ci173_1|Q_OUT [3] & ((!\bus[7]~57_combout ) # (!\registrador_B|ci173_1|Q_ULA [3]))) # (!\acumulador|ci173_1|Q_OUT [3] & (\registrador_B|ci173_1|Q_ULA [3])))) # (!\bus[0]~12_combout  & 
// (((\bus[7]~57_combout ))))

	.dataa(\bus[0]~12_combout ),
	.datab(\acumulador|ci173_1|Q_OUT [3]),
	.datac(\registrador_B|ci173_1|Q_ULA [3]),
	.datad(\bus[7]~57_combout ),
	.cin(gnd),
	.combout(\bus[7]~58_combout ),
	.cout());
// synopsys translate_off
defparam \bus[7]~58 .lut_mask = 16'h7DA8;
defparam \bus[7]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X36_Y39_N22
fiftyfivenm_io_ibuf \ram_dip[7]~input (
	.i(ram_dip[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_dip[7]~input_o ));
// synopsys translate_off
defparam \ram_dip[7]~input .bus_hold = "false";
defparam \ram_dip[7]~input .listen_to_nsleep_signal = "false";
defparam \ram_dip[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N0
fiftyfivenm_lcell_comb \memoria_ram|memoria~234 (
// Equation(s):
// \memoria_ram|memoria~234_combout  = (\prog_run~input_o  & ((bus[7]))) # (!\prog_run~input_o  & (\ram_dip[7]~input_o ))

	.dataa(gnd),
	.datab(\ram_dip[7]~input_o ),
	.datac(\prog_run~input_o ),
	.datad(bus[7]),
	.cin(gnd),
	.combout(\memoria_ram|memoria~234_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~234 .lut_mask = 16'hFC0C;
defparam \memoria_ram|memoria~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N6
fiftyfivenm_lcell_comb \memoria_ram|memoria~301 (
// Equation(s):
// \memoria_ram|memoria~301_combout  = !\memoria_ram|memoria~234_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~234_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~301_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~301 .lut_mask = 16'h00FF;
defparam \memoria_ram|memoria~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y35_N7
dffeas \memoria_ram|memoria~111 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~301_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~111 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N8
fiftyfivenm_lcell_comb \memoria_ram|memoria~300 (
// Equation(s):
// \memoria_ram|memoria~300_combout  = !\memoria_ram|memoria~234_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~234_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~300_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~300 .lut_mask = 16'h00FF;
defparam \memoria_ram|memoria~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y37_N9
dffeas \memoria_ram|memoria~47 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~300_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~47 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y37_N25
dffeas \memoria_ram|memoria~15 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memoria_ram|memoria~234_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memoria_ram|memoria~218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~15 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N24
fiftyfivenm_lcell_comb \memoria_ram|memoria~79feeder (
// Equation(s):
// \memoria_ram|memoria~79feeder_combout  = \memoria_ram|memoria~234_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~234_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~79feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~79feeder .lut_mask = 16'hFF00;
defparam \memoria_ram|memoria~79feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y37_N25
dffeas \memoria_ram|memoria~79 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~79feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~79 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~79 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N24
fiftyfivenm_lcell_comb \memoria_ram|memoria~198 (
// Equation(s):
// \memoria_ram|memoria~198_combout  = (\registrador_mar|ci157_1|S[2]~3_combout  & (\registrador_mar|ci157_1|S[3]~2_combout )) # (!\registrador_mar|ci157_1|S[2]~3_combout  & ((\registrador_mar|ci157_1|S[3]~2_combout  & ((\memoria_ram|memoria~79_q ))) # 
// (!\registrador_mar|ci157_1|S[3]~2_combout  & (\memoria_ram|memoria~15_q ))))

	.dataa(\registrador_mar|ci157_1|S[2]~3_combout ),
	.datab(\registrador_mar|ci157_1|S[3]~2_combout ),
	.datac(\memoria_ram|memoria~15_q ),
	.datad(\memoria_ram|memoria~79_q ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~198_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~198 .lut_mask = 16'hDC98;
defparam \memoria_ram|memoria~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N16
fiftyfivenm_lcell_comb \memoria_ram|memoria~199 (
// Equation(s):
// \memoria_ram|memoria~199_combout  = (\registrador_mar|ci157_1|S[2]~3_combout  & ((\memoria_ram|memoria~198_combout  & (!\memoria_ram|memoria~111_q )) # (!\memoria_ram|memoria~198_combout  & ((!\memoria_ram|memoria~47_q ))))) # 
// (!\registrador_mar|ci157_1|S[2]~3_combout  & (((\memoria_ram|memoria~198_combout ))))

	.dataa(\memoria_ram|memoria~111_q ),
	.datab(\memoria_ram|memoria~47_q ),
	.datac(\registrador_mar|ci157_1|S[2]~3_combout ),
	.datad(\memoria_ram|memoria~198_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~199_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~199 .lut_mask = 16'h5F30;
defparam \memoria_ram|memoria~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N12
fiftyfivenm_lcell_comb \memoria_ram|memoria~306 (
// Equation(s):
// \memoria_ram|memoria~306_combout  = !\memoria_ram|memoria~234_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~234_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~306_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~306 .lut_mask = 16'h00FF;
defparam \memoria_ram|memoria~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N13
dffeas \memoria_ram|memoria~127 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~306_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~127 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~127 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N0
fiftyfivenm_lcell_comb \memoria_ram|memoria~305 (
// Equation(s):
// \memoria_ram|memoria~305_combout  = !\memoria_ram|memoria~234_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memoria_ram|memoria~234_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoria_ram|memoria~305_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~305 .lut_mask = 16'h0F0F;
defparam \memoria_ram|memoria~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y36_N1
dffeas \memoria_ram|memoria~63 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~305_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~63 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N14
fiftyfivenm_lcell_comb \memoria_ram|memoria~95feeder (
// Equation(s):
// \memoria_ram|memoria~95feeder_combout  = \memoria_ram|memoria~234_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~234_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~95feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~95feeder .lut_mask = 16'hFF00;
defparam \memoria_ram|memoria~95feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N15
dffeas \memoria_ram|memoria~95 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~95feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~95 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y36_N7
dffeas \memoria_ram|memoria~31 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memoria_ram|memoria~234_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memoria_ram|memoria~220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~31 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N6
fiftyfivenm_lcell_comb \memoria_ram|memoria~205 (
// Equation(s):
// \memoria_ram|memoria~205_combout  = (\registrador_mar|ci157_1|S[2]~3_combout  & (((\registrador_mar|ci157_1|S[3]~2_combout )))) # (!\registrador_mar|ci157_1|S[2]~3_combout  & ((\registrador_mar|ci157_1|S[3]~2_combout  & (\memoria_ram|memoria~95_q )) # 
// (!\registrador_mar|ci157_1|S[3]~2_combout  & ((\memoria_ram|memoria~31_q )))))

	.dataa(\memoria_ram|memoria~95_q ),
	.datab(\registrador_mar|ci157_1|S[2]~3_combout ),
	.datac(\memoria_ram|memoria~31_q ),
	.datad(\registrador_mar|ci157_1|S[3]~2_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~205_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~205 .lut_mask = 16'hEE30;
defparam \memoria_ram|memoria~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N26
fiftyfivenm_lcell_comb \memoria_ram|memoria~206 (
// Equation(s):
// \memoria_ram|memoria~206_combout  = (\registrador_mar|ci157_1|S[2]~3_combout  & ((\memoria_ram|memoria~205_combout  & (!\memoria_ram|memoria~127_q )) # (!\memoria_ram|memoria~205_combout  & ((!\memoria_ram|memoria~63_q ))))) # 
// (!\registrador_mar|ci157_1|S[2]~3_combout  & (((\memoria_ram|memoria~205_combout ))))

	.dataa(\memoria_ram|memoria~127_q ),
	.datab(\registrador_mar|ci157_1|S[2]~3_combout ),
	.datac(\memoria_ram|memoria~63_q ),
	.datad(\memoria_ram|memoria~205_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~206_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~206 .lut_mask = 16'h770C;
defparam \memoria_ram|memoria~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N12
fiftyfivenm_lcell_comb \memoria_ram|memoria~303 (
// Equation(s):
// \memoria_ram|memoria~303_combout  = !\memoria_ram|memoria~234_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memoria_ram|memoria~234_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoria_ram|memoria~303_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~303 .lut_mask = 16'h0F0F;
defparam \memoria_ram|memoria~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y35_N13
dffeas \memoria_ram|memoria~119 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~303_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~119 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y35_N15
dffeas \memoria_ram|memoria~87 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memoria_ram|memoria~234_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memoria_ram|memoria~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~87 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~87 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N26
fiftyfivenm_lcell_comb \memoria_ram|memoria~302 (
// Equation(s):
// \memoria_ram|memoria~302_combout  = !\memoria_ram|memoria~234_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~234_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~302_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~302 .lut_mask = 16'h00FF;
defparam \memoria_ram|memoria~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y35_N27
dffeas \memoria_ram|memoria~55 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~302_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~55 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y35_N7
dffeas \memoria_ram|memoria~23 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memoria_ram|memoria~234_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memoria_ram|memoria~217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~23 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N6
fiftyfivenm_lcell_comb \memoria_ram|memoria~200 (
// Equation(s):
// \memoria_ram|memoria~200_combout  = (\registrador_mar|ci157_1|S[3]~2_combout  & (((\registrador_mar|ci157_1|S[2]~3_combout )))) # (!\registrador_mar|ci157_1|S[3]~2_combout  & ((\registrador_mar|ci157_1|S[2]~3_combout  & (!\memoria_ram|memoria~55_q )) # 
// (!\registrador_mar|ci157_1|S[2]~3_combout  & ((\memoria_ram|memoria~23_q )))))

	.dataa(\registrador_mar|ci157_1|S[3]~2_combout ),
	.datab(\memoria_ram|memoria~55_q ),
	.datac(\memoria_ram|memoria~23_q ),
	.datad(\registrador_mar|ci157_1|S[2]~3_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~200_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~200 .lut_mask = 16'hBB50;
defparam \memoria_ram|memoria~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N14
fiftyfivenm_lcell_comb \memoria_ram|memoria~201 (
// Equation(s):
// \memoria_ram|memoria~201_combout  = (\registrador_mar|ci157_1|S[3]~2_combout  & ((\memoria_ram|memoria~200_combout  & (!\memoria_ram|memoria~119_q )) # (!\memoria_ram|memoria~200_combout  & ((\memoria_ram|memoria~87_q ))))) # 
// (!\registrador_mar|ci157_1|S[3]~2_combout  & (((\memoria_ram|memoria~200_combout ))))

	.dataa(\memoria_ram|memoria~119_q ),
	.datab(\registrador_mar|ci157_1|S[3]~2_combout ),
	.datac(\memoria_ram|memoria~87_q ),
	.datad(\memoria_ram|memoria~200_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~201_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~201 .lut_mask = 16'h77C0;
defparam \memoria_ram|memoria~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N6
fiftyfivenm_lcell_comb \memoria_ram|memoria~71feeder (
// Equation(s):
// \memoria_ram|memoria~71feeder_combout  = \memoria_ram|memoria~234_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~234_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~71feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~71feeder .lut_mask = 16'hFF00;
defparam \memoria_ram|memoria~71feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y37_N7
dffeas \memoria_ram|memoria~71 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~71feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~71 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~71 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y38_N9
dffeas \memoria_ram|memoria~103 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memoria_ram|memoria~234_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memoria_ram|memoria~223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~103 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~103 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y37_N3
dffeas \memoria_ram|memoria~7 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memoria_ram|memoria~234_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memoria_ram|memoria~219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~7 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N26
fiftyfivenm_lcell_comb \memoria_ram|memoria~304 (
// Equation(s):
// \memoria_ram|memoria~304_combout  = !\memoria_ram|memoria~234_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~234_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~304_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~304 .lut_mask = 16'h00FF;
defparam \memoria_ram|memoria~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y37_N27
dffeas \memoria_ram|memoria~39 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~304_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~39 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N2
fiftyfivenm_lcell_comb \memoria_ram|memoria~202 (
// Equation(s):
// \memoria_ram|memoria~202_combout  = (\registrador_mar|ci157_1|S[3]~2_combout  & (\registrador_mar|ci157_1|S[2]~3_combout )) # (!\registrador_mar|ci157_1|S[3]~2_combout  & ((\registrador_mar|ci157_1|S[2]~3_combout  & ((!\memoria_ram|memoria~39_q ))) # 
// (!\registrador_mar|ci157_1|S[2]~3_combout  & (\memoria_ram|memoria~7_q ))))

	.dataa(\registrador_mar|ci157_1|S[3]~2_combout ),
	.datab(\registrador_mar|ci157_1|S[2]~3_combout ),
	.datac(\memoria_ram|memoria~7_q ),
	.datad(\memoria_ram|memoria~39_q ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~202_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~202 .lut_mask = 16'h98DC;
defparam \memoria_ram|memoria~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N8
fiftyfivenm_lcell_comb \memoria_ram|memoria~203 (
// Equation(s):
// \memoria_ram|memoria~203_combout  = (\registrador_mar|ci157_1|S[3]~2_combout  & ((\memoria_ram|memoria~202_combout  & ((\memoria_ram|memoria~103_q ))) # (!\memoria_ram|memoria~202_combout  & (\memoria_ram|memoria~71_q )))) # 
// (!\registrador_mar|ci157_1|S[3]~2_combout  & (((\memoria_ram|memoria~202_combout ))))

	.dataa(\registrador_mar|ci157_1|S[3]~2_combout ),
	.datab(\memoria_ram|memoria~71_q ),
	.datac(\memoria_ram|memoria~103_q ),
	.datad(\memoria_ram|memoria~202_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~203_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~203 .lut_mask = 16'hF588;
defparam \memoria_ram|memoria~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N10
fiftyfivenm_lcell_comb \memoria_ram|memoria~204 (
// Equation(s):
// \memoria_ram|memoria~204_combout  = (\registrador_mar|ci157_1|S[0]~1_combout  & (\registrador_mar|ci157_1|S[1]~0_combout )) # (!\registrador_mar|ci157_1|S[0]~1_combout  & ((\registrador_mar|ci157_1|S[1]~0_combout  & (\memoria_ram|memoria~201_combout )) # 
// (!\registrador_mar|ci157_1|S[1]~0_combout  & ((\memoria_ram|memoria~203_combout )))))

	.dataa(\registrador_mar|ci157_1|S[0]~1_combout ),
	.datab(\registrador_mar|ci157_1|S[1]~0_combout ),
	.datac(\memoria_ram|memoria~201_combout ),
	.datad(\memoria_ram|memoria~203_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~204_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~204 .lut_mask = 16'hD9C8;
defparam \memoria_ram|memoria~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N24
fiftyfivenm_lcell_comb \memoria_ram|memoria~207 (
// Equation(s):
// \memoria_ram|memoria~207_combout  = (\registrador_mar|ci157_1|S[0]~1_combout  & ((\memoria_ram|memoria~204_combout  & ((\memoria_ram|memoria~206_combout ))) # (!\memoria_ram|memoria~204_combout  & (\memoria_ram|memoria~199_combout )))) # 
// (!\registrador_mar|ci157_1|S[0]~1_combout  & (((\memoria_ram|memoria~204_combout ))))

	.dataa(\registrador_mar|ci157_1|S[0]~1_combout ),
	.datab(\memoria_ram|memoria~199_combout ),
	.datac(\memoria_ram|memoria~206_combout ),
	.datad(\memoria_ram|memoria~204_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~207_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~207 .lut_mask = 16'hF588;
defparam \memoria_ram|memoria~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N6
fiftyfivenm_lcell_comb \bus[7]~59 (
// Equation(s):
// \bus[7]~59_combout  = (\bus[4]~48_combout  & (\acumulador|ci173_1|Q_OUT [3] & (!\bus[4]~47_combout ))) # (!\bus[4]~48_combout  & (((\bus[4]~47_combout ) # (\memoria_ram|memoria~207_combout ))))

	.dataa(\acumulador|ci173_1|Q_OUT [3]),
	.datab(\bus[4]~48_combout ),
	.datac(\bus[4]~47_combout ),
	.datad(\memoria_ram|memoria~207_combout ),
	.cin(gnd),
	.combout(\bus[7]~59_combout ),
	.cout());
// synopsys translate_off
defparam \bus[7]~59 .lut_mask = 16'h3B38;
defparam \bus[7]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N20
fiftyfivenm_lcell_comb \bus[7] (
// Equation(s):
// bus[7] = (\bus[4]~49_combout  & ((\bus[7]~59_combout  & ((\bus[7]~58_combout ))) # (!\bus[7]~59_combout  & (!\acumulador|ci173_1|Q_OUT [3])))) # (!\bus[4]~49_combout  & (((\bus[7]~59_combout ))))

	.dataa(\acumulador|ci173_1|Q_OUT [3]),
	.datab(\bus[4]~49_combout ),
	.datac(\bus[7]~58_combout ),
	.datad(\bus[7]~59_combout ),
	.cin(gnd),
	.combout(bus[7]),
	.cout());
// synopsys translate_off
defparam \bus[7] .lut_mask = 16'hF344;
defparam \bus[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N30
fiftyfivenm_lcell_comb \registrador_de_instrucoes|ci173_1|Q_OUT[3]~feeder (
// Equation(s):
// \registrador_de_instrucoes|ci173_1|Q_OUT[3]~feeder_combout  = bus[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(bus[7]),
	.cin(gnd),
	.combout(\registrador_de_instrucoes|ci173_1|Q_OUT[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registrador_de_instrucoes|ci173_1|Q_OUT[3]~feeder .lut_mask = 16'hFF00;
defparam \registrador_de_instrucoes|ci173_1|Q_OUT[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y35_N31
dffeas \registrador_de_instrucoes|ci173_1|Q_OUT[3] (
	.clk(\f_clock~clkctrl_outclk ),
	.d(\registrador_de_instrucoes|ci173_1|Q_OUT[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\clear~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|IR_IN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registrador_de_instrucoes|ci173_1|Q_OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registrador_de_instrucoes|ci173_1|Q_OUT[3] .is_wysiwyg = "true";
defparam \registrador_de_instrucoes|ci173_1|Q_OUT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N14
fiftyfivenm_lcell_comb \controller|ADD_SUB~0 (
// Equation(s):
// \controller|ADD_SUB~0_combout  = (!\registrador_de_instrucoes|ci173_1|Q_OUT [3] & !\registrador_de_instrucoes|ci173_1|Q_OUT [1])

	.dataa(\registrador_de_instrucoes|ci173_1|Q_OUT [3]),
	.datab(gnd),
	.datac(\registrador_de_instrucoes|ci173_1|Q_OUT [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\controller|ADD_SUB~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|ADD_SUB~0 .lut_mask = 16'h0505;
defparam \controller|ADD_SUB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N14
fiftyfivenm_lcell_comb \controller|ACC_IN~0 (
// Equation(s):
// \controller|ACC_IN~0_combout  = (\registrador_de_instrucoes|ci173_1|Q_OUT [2] & (((\controller|Equal0~0_combout )))) # (!\registrador_de_instrucoes|ci173_1|Q_OUT [2] & (\controller|contador~0_combout  & (\registrador_de_instrucoes|ci173_1|Q_OUT [0])))

	.dataa(\controller|contador~0_combout ),
	.datab(\registrador_de_instrucoes|ci173_1|Q_OUT [2]),
	.datac(\registrador_de_instrucoes|ci173_1|Q_OUT [0]),
	.datad(\controller|Equal0~0_combout ),
	.cin(gnd),
	.combout(\controller|ACC_IN~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|ACC_IN~0 .lut_mask = 16'hEC20;
defparam \controller|ACC_IN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N0
fiftyfivenm_lcell_comb \controller|ACC_IN~1 (
// Equation(s):
// \controller|ACC_IN~1_combout  = (!\registrador_de_instrucoes|ci173_1|Q_OUT [2] & ((\registrador_de_instrucoes|ci173_1|Q_OUT [3] & (!\registrador_de_instrucoes|ci173_1|Q_OUT [1] & \registrador_de_instrucoes|ci173_1|Q_OUT [0])) # 
// (!\registrador_de_instrucoes|ci173_1|Q_OUT [3] & (\registrador_de_instrucoes|ci173_1|Q_OUT [1] & !\registrador_de_instrucoes|ci173_1|Q_OUT [0]))))

	.dataa(\registrador_de_instrucoes|ci173_1|Q_OUT [3]),
	.datab(\registrador_de_instrucoes|ci173_1|Q_OUT [2]),
	.datac(\registrador_de_instrucoes|ci173_1|Q_OUT [1]),
	.datad(\registrador_de_instrucoes|ci173_1|Q_OUT [0]),
	.cin(gnd),
	.combout(\controller|ACC_IN~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|ACC_IN~1 .lut_mask = 16'h0210;
defparam \controller|ACC_IN~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N28
fiftyfivenm_lcell_comb \controller|ACC_IN~2 (
// Equation(s):
// \controller|ACC_IN~2_combout  = (\controller|Equal0~1_combout  & ((\controller|ACC_IN~1_combout ) # ((\controller|ADD_SUB~0_combout  & \controller|ACC_IN~0_combout )))) # (!\controller|Equal0~1_combout  & (\controller|ADD_SUB~0_combout  & 
// (\controller|ACC_IN~0_combout )))

	.dataa(\controller|Equal0~1_combout ),
	.datab(\controller|ADD_SUB~0_combout ),
	.datac(\controller|ACC_IN~0_combout ),
	.datad(\controller|ACC_IN~1_combout ),
	.cin(gnd),
	.combout(\controller|ACC_IN~2_combout ),
	.cout());
// synopsys translate_off
defparam \controller|ACC_IN~2 .lut_mask = 16'hEAC0;
defparam \controller|ACC_IN~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N29
dffeas \controller|ACC_IN (
	.clk(!\f_clock~clkctrl_outclk ),
	.d(\controller|ACC_IN~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|ACC_IN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|ACC_IN .is_wysiwyg = "true";
defparam \controller|ACC_IN .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y34_N21
dffeas \acumulador|ci173_1|Q_OUT[0] (
	.clk(\f_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(bus[4]),
	.clrn(!\clear~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|ACC_IN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acumulador|ci173_1|Q_OUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \acumulador|ci173_1|Q_OUT[0] .is_wysiwyg = "true";
defparam \acumulador|ci173_1|Q_OUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N16
fiftyfivenm_lcell_comb \ula|result~0 (
// Equation(s):
// \ula|result~0_combout  = (\acumulador|ci173_1|Q_OUT [0] & \registrador_B|ci173_1|Q_ULA [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\acumulador|ci173_1|Q_OUT [0]),
	.datad(\registrador_B|ci173_1|Q_ULA [0]),
	.cin(gnd),
	.combout(\ula|result~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~0 .lut_mask = 16'hF000;
defparam \ula|result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N18
fiftyfivenm_lcell_comb \bus[4]~45 (
// Equation(s):
// \bus[4]~45_combout  = (\bus[4]~44_combout  & (((\bus[0]~11_combout )))) # (!\bus[4]~44_combout  & ((\bus[0]~11_combout  & ((\ula|Add0~15_combout ))) # (!\bus[0]~11_combout  & (\ula|result~0_combout ))))

	.dataa(\ula|result~0_combout ),
	.datab(\bus[4]~44_combout ),
	.datac(\ula|Add0~15_combout ),
	.datad(\bus[0]~11_combout ),
	.cin(gnd),
	.combout(\bus[4]~45_combout ),
	.cout());
// synopsys translate_off
defparam \bus[4]~45 .lut_mask = 16'hFC22;
defparam \bus[4]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N4
fiftyfivenm_lcell_comb \bus[4]~46 (
// Equation(s):
// \bus[4]~46_combout  = (\bus[0]~12_combout  & ((\registrador_B|ci173_1|Q_ULA [0] & ((!\bus[4]~45_combout ) # (!\acumulador|ci173_1|Q_OUT [0]))) # (!\registrador_B|ci173_1|Q_ULA [0] & (\acumulador|ci173_1|Q_OUT [0])))) # (!\bus[0]~12_combout  & 
// (((\bus[4]~45_combout ))))

	.dataa(\bus[0]~12_combout ),
	.datab(\registrador_B|ci173_1|Q_ULA [0]),
	.datac(\acumulador|ci173_1|Q_OUT [0]),
	.datad(\bus[4]~45_combout ),
	.cin(gnd),
	.combout(\bus[4]~46_combout ),
	.cout());
// synopsys translate_off
defparam \bus[4]~46 .lut_mask = 16'h7DA8;
defparam \bus[4]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y39_N22
fiftyfivenm_io_ibuf \ram_dip[4]~input (
	.i(ram_dip[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_dip[4]~input_o ));
// synopsys translate_off
defparam \ram_dip[4]~input .bus_hold = "false";
defparam \ram_dip[4]~input .listen_to_nsleep_signal = "false";
defparam \ram_dip[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N20
fiftyfivenm_lcell_comb \memoria_ram|memoria~228 (
// Equation(s):
// \memoria_ram|memoria~228_combout  = (\bus[4]~49_combout  & ((\bus[4]~50_combout  & ((\bus[4]~46_combout ))) # (!\bus[4]~50_combout  & (!\acumulador|ci173_1|Q_OUT [0])))) # (!\bus[4]~49_combout  & (((\bus[4]~50_combout ))))

	.dataa(\acumulador|ci173_1|Q_OUT [0]),
	.datab(\bus[4]~49_combout ),
	.datac(\bus[4]~46_combout ),
	.datad(\bus[4]~50_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~228_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~228 .lut_mask = 16'hF344;
defparam \memoria_ram|memoria~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N10
fiftyfivenm_lcell_comb \memoria_ram|memoria~229 (
// Equation(s):
// \memoria_ram|memoria~229_combout  = (\prog_run~input_o  & ((\memoria_ram|memoria~228_combout ))) # (!\prog_run~input_o  & (\ram_dip[4]~input_o ))

	.dataa(gnd),
	.datab(\prog_run~input_o ),
	.datac(\ram_dip[4]~input_o ),
	.datad(\memoria_ram|memoria~228_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~229_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~229 .lut_mask = 16'hFC30;
defparam \memoria_ram|memoria~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N12
fiftyfivenm_lcell_comb \memoria_ram|memoria~281 (
// Equation(s):
// \memoria_ram|memoria~281_combout  = !\memoria_ram|memoria~229_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memoria_ram|memoria~229_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoria_ram|memoria~281_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~281 .lut_mask = 16'h0F0F;
defparam \memoria_ram|memoria~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N13
dffeas \memoria_ram|memoria~108 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~281_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~108 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~108 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N8
fiftyfivenm_lcell_comb \memoria_ram|memoria~283 (
// Equation(s):
// \memoria_ram|memoria~283_combout  = !\memoria_ram|memoria~229_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memoria_ram|memoria~229_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoria_ram|memoria~283_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~283 .lut_mask = 16'h0F0F;
defparam \memoria_ram|memoria~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N9
dffeas \memoria_ram|memoria~124 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~283_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~124 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~124 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y38_N2
fiftyfivenm_lcell_comb \memoria_ram|memoria~282 (
// Equation(s):
// \memoria_ram|memoria~282_combout  = !\memoria_ram|memoria~229_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~229_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~282_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~282 .lut_mask = 16'h00FF;
defparam \memoria_ram|memoria~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y38_N3
dffeas \memoria_ram|memoria~116 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~282_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~116 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y38_N19
dffeas \memoria_ram|memoria~100 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memoria_ram|memoria~229_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memoria_ram|memoria~223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~100 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N18
fiftyfivenm_lcell_comb \memoria_ram|memoria~175 (
// Equation(s):
// \memoria_ram|memoria~175_combout  = (\registrador_mar|ci157_1|S[0]~1_combout  & (((\registrador_mar|ci157_1|S[1]~0_combout )))) # (!\registrador_mar|ci157_1|S[0]~1_combout  & ((\registrador_mar|ci157_1|S[1]~0_combout  & (!\memoria_ram|memoria~116_q )) # 
// (!\registrador_mar|ci157_1|S[1]~0_combout  & ((\memoria_ram|memoria~100_q )))))

	.dataa(\memoria_ram|memoria~116_q ),
	.datab(\registrador_mar|ci157_1|S[0]~1_combout ),
	.datac(\memoria_ram|memoria~100_q ),
	.datad(\registrador_mar|ci157_1|S[1]~0_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~175_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~175 .lut_mask = 16'hDD30;
defparam \memoria_ram|memoria~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N14
fiftyfivenm_lcell_comb \memoria_ram|memoria~176 (
// Equation(s):
// \memoria_ram|memoria~176_combout  = (\registrador_mar|ci157_1|S[0]~1_combout  & ((\memoria_ram|memoria~175_combout  & ((!\memoria_ram|memoria~124_q ))) # (!\memoria_ram|memoria~175_combout  & (!\memoria_ram|memoria~108_q )))) # 
// (!\registrador_mar|ci157_1|S[0]~1_combout  & (((\memoria_ram|memoria~175_combout ))))

	.dataa(\memoria_ram|memoria~108_q ),
	.datab(\registrador_mar|ci157_1|S[0]~1_combout ),
	.datac(\memoria_ram|memoria~124_q ),
	.datad(\memoria_ram|memoria~175_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~176_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~176 .lut_mask = 16'h3F44;
defparam \memoria_ram|memoria~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N30
fiftyfivenm_lcell_comb \memoria_ram|memoria~92feeder (
// Equation(s):
// \memoria_ram|memoria~92feeder_combout  = \memoria_ram|memoria~229_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memoria_ram|memoria~229_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoria_ram|memoria~92feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~92feeder .lut_mask = 16'hF0F0;
defparam \memoria_ram|memoria~92feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N31
dffeas \memoria_ram|memoria~92 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~92feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~92 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y35_N21
dffeas \memoria_ram|memoria~84 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memoria_ram|memoria~229_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memoria_ram|memoria~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~84 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y37_N1
dffeas \memoria_ram|memoria~68 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memoria_ram|memoria~229_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memoria_ram|memoria~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~68 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~68 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N10
fiftyfivenm_lcell_comb \memoria_ram|memoria~76feeder (
// Equation(s):
// \memoria_ram|memoria~76feeder_combout  = \memoria_ram|memoria~229_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~229_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~76feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~76feeder .lut_mask = 16'hFF00;
defparam \memoria_ram|memoria~76feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y37_N11
dffeas \memoria_ram|memoria~76 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~76feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~76 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~76 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N0
fiftyfivenm_lcell_comb \memoria_ram|memoria~168 (
// Equation(s):
// \memoria_ram|memoria~168_combout  = (\registrador_mar|ci157_1|S[0]~1_combout  & ((\registrador_mar|ci157_1|S[1]~0_combout ) # ((\memoria_ram|memoria~76_q )))) # (!\registrador_mar|ci157_1|S[0]~1_combout  & (!\registrador_mar|ci157_1|S[1]~0_combout  & 
// (\memoria_ram|memoria~68_q )))

	.dataa(\registrador_mar|ci157_1|S[0]~1_combout ),
	.datab(\registrador_mar|ci157_1|S[1]~0_combout ),
	.datac(\memoria_ram|memoria~68_q ),
	.datad(\memoria_ram|memoria~76_q ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~168_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~168 .lut_mask = 16'hBA98;
defparam \memoria_ram|memoria~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N20
fiftyfivenm_lcell_comb \memoria_ram|memoria~169 (
// Equation(s):
// \memoria_ram|memoria~169_combout  = (\registrador_mar|ci157_1|S[1]~0_combout  & ((\memoria_ram|memoria~168_combout  & (\memoria_ram|memoria~92_q )) # (!\memoria_ram|memoria~168_combout  & ((\memoria_ram|memoria~84_q ))))) # 
// (!\registrador_mar|ci157_1|S[1]~0_combout  & (((\memoria_ram|memoria~168_combout ))))

	.dataa(\memoria_ram|memoria~92_q ),
	.datab(\registrador_mar|ci157_1|S[1]~0_combout ),
	.datac(\memoria_ram|memoria~84_q ),
	.datad(\memoria_ram|memoria~168_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~169_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~169 .lut_mask = 16'hBBC0;
defparam \memoria_ram|memoria~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N6
fiftyfivenm_lcell_comb \memoria_ram|memoria~276 (
// Equation(s):
// \memoria_ram|memoria~276_combout  = !\memoria_ram|memoria~229_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~229_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~276_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~276 .lut_mask = 16'h00FF;
defparam \memoria_ram|memoria~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y37_N7
dffeas \memoria_ram|memoria~44 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~276_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~44 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N2
fiftyfivenm_lcell_comb \memoria_ram|memoria~278 (
// Equation(s):
// \memoria_ram|memoria~278_combout  = !\memoria_ram|memoria~229_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~229_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~278_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~278 .lut_mask = 16'h00FF;
defparam \memoria_ram|memoria~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y36_N3
dffeas \memoria_ram|memoria~60 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~278_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~60 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N22
fiftyfivenm_lcell_comb \memoria_ram|memoria~277 (
// Equation(s):
// \memoria_ram|memoria~277_combout  = !\memoria_ram|memoria~229_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memoria_ram|memoria~229_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoria_ram|memoria~277_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~277 .lut_mask = 16'h0F0F;
defparam \memoria_ram|memoria~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y36_N23
dffeas \memoria_ram|memoria~52 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~277_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~52 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y36_N21
dffeas \memoria_ram|memoria~36 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memoria_ram|memoria~229_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memoria_ram|memoria~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~36 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N20
fiftyfivenm_lcell_comb \memoria_ram|memoria~170 (
// Equation(s):
// \memoria_ram|memoria~170_combout  = (\registrador_mar|ci157_1|S[1]~0_combout  & (((\registrador_mar|ci157_1|S[0]~1_combout )) # (!\memoria_ram|memoria~52_q ))) # (!\registrador_mar|ci157_1|S[1]~0_combout  & (((\memoria_ram|memoria~36_q  & 
// !\registrador_mar|ci157_1|S[0]~1_combout ))))

	.dataa(\memoria_ram|memoria~52_q ),
	.datab(\registrador_mar|ci157_1|S[1]~0_combout ),
	.datac(\memoria_ram|memoria~36_q ),
	.datad(\registrador_mar|ci157_1|S[0]~1_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~170_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~170 .lut_mask = 16'hCC74;
defparam \memoria_ram|memoria~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N26
fiftyfivenm_lcell_comb \memoria_ram|memoria~171 (
// Equation(s):
// \memoria_ram|memoria~171_combout  = (\registrador_mar|ci157_1|S[0]~1_combout  & ((\memoria_ram|memoria~170_combout  & ((!\memoria_ram|memoria~60_q ))) # (!\memoria_ram|memoria~170_combout  & (!\memoria_ram|memoria~44_q )))) # 
// (!\registrador_mar|ci157_1|S[0]~1_combout  & (((\memoria_ram|memoria~170_combout ))))

	.dataa(\memoria_ram|memoria~44_q ),
	.datab(\registrador_mar|ci157_1|S[0]~1_combout ),
	.datac(\memoria_ram|memoria~60_q ),
	.datad(\memoria_ram|memoria~170_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~171_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~171 .lut_mask = 16'h3F44;
defparam \memoria_ram|memoria~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N6
fiftyfivenm_lcell_comb \memoria_ram|memoria~280 (
// Equation(s):
// \memoria_ram|memoria~280_combout  = !\memoria_ram|memoria~229_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~229_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~280_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~280 .lut_mask = 16'h00FF;
defparam \memoria_ram|memoria~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N7
dffeas \memoria_ram|memoria~28 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~280_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~28 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y35_N1
dffeas \memoria_ram|memoria~20 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memoria_ram|memoria~229_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memoria_ram|memoria~217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~20 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N14
fiftyfivenm_lcell_comb \memoria_ram|memoria~279 (
// Equation(s):
// \memoria_ram|memoria~279_combout  = !\memoria_ram|memoria~229_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memoria_ram|memoria~229_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~279_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~279 .lut_mask = 16'h00FF;
defparam \memoria_ram|memoria~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y37_N15
dffeas \memoria_ram|memoria~4 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(\memoria_ram|memoria~279_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memoria_ram|memoria~219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~4 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~4 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y37_N29
dffeas \memoria_ram|memoria~12 (
	.clk(\memoria_ram|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memoria_ram|memoria~229_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memoria_ram|memoria~218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoria_ram|memoria~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memoria_ram|memoria~12 .is_wysiwyg = "true";
defparam \memoria_ram|memoria~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N28
fiftyfivenm_lcell_comb \memoria_ram|memoria~172 (
// Equation(s):
// \memoria_ram|memoria~172_combout  = (\registrador_mar|ci157_1|S[0]~1_combout  & (((\memoria_ram|memoria~12_q ) # (\registrador_mar|ci157_1|S[1]~0_combout )))) # (!\registrador_mar|ci157_1|S[0]~1_combout  & (!\memoria_ram|memoria~4_q  & 
// ((!\registrador_mar|ci157_1|S[1]~0_combout ))))

	.dataa(\registrador_mar|ci157_1|S[0]~1_combout ),
	.datab(\memoria_ram|memoria~4_q ),
	.datac(\memoria_ram|memoria~12_q ),
	.datad(\registrador_mar|ci157_1|S[1]~0_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~172_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~172 .lut_mask = 16'hAAB1;
defparam \memoria_ram|memoria~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N0
fiftyfivenm_lcell_comb \memoria_ram|memoria~173 (
// Equation(s):
// \memoria_ram|memoria~173_combout  = (\registrador_mar|ci157_1|S[1]~0_combout  & ((\memoria_ram|memoria~172_combout  & (!\memoria_ram|memoria~28_q )) # (!\memoria_ram|memoria~172_combout  & ((\memoria_ram|memoria~20_q ))))) # 
// (!\registrador_mar|ci157_1|S[1]~0_combout  & (((\memoria_ram|memoria~172_combout ))))

	.dataa(\memoria_ram|memoria~28_q ),
	.datab(\registrador_mar|ci157_1|S[1]~0_combout ),
	.datac(\memoria_ram|memoria~20_q ),
	.datad(\memoria_ram|memoria~172_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~173_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~173 .lut_mask = 16'h77C0;
defparam \memoria_ram|memoria~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N0
fiftyfivenm_lcell_comb \memoria_ram|memoria~174 (
// Equation(s):
// \memoria_ram|memoria~174_combout  = (\registrador_mar|ci157_1|S[2]~3_combout  & ((\registrador_mar|ci157_1|S[3]~2_combout ) # ((\memoria_ram|memoria~171_combout )))) # (!\registrador_mar|ci157_1|S[2]~3_combout  & (!\registrador_mar|ci157_1|S[3]~2_combout  
// & ((\memoria_ram|memoria~173_combout ))))

	.dataa(\registrador_mar|ci157_1|S[2]~3_combout ),
	.datab(\registrador_mar|ci157_1|S[3]~2_combout ),
	.datac(\memoria_ram|memoria~171_combout ),
	.datad(\memoria_ram|memoria~173_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~174_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~174 .lut_mask = 16'hB9A8;
defparam \memoria_ram|memoria~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N4
fiftyfivenm_lcell_comb \memoria_ram|memoria~177 (
// Equation(s):
// \memoria_ram|memoria~177_combout  = (\registrador_mar|ci157_1|S[3]~2_combout  & ((\memoria_ram|memoria~174_combout  & (\memoria_ram|memoria~176_combout )) # (!\memoria_ram|memoria~174_combout  & ((\memoria_ram|memoria~169_combout ))))) # 
// (!\registrador_mar|ci157_1|S[3]~2_combout  & (((\memoria_ram|memoria~174_combout ))))

	.dataa(\registrador_mar|ci157_1|S[3]~2_combout ),
	.datab(\memoria_ram|memoria~176_combout ),
	.datac(\memoria_ram|memoria~169_combout ),
	.datad(\memoria_ram|memoria~174_combout ),
	.cin(gnd),
	.combout(\memoria_ram|memoria~177_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_ram|memoria~177 .lut_mask = 16'hDDA0;
defparam \memoria_ram|memoria~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N6
fiftyfivenm_lcell_comb \bus[4]~50 (
// Equation(s):
// \bus[4]~50_combout  = (\bus[4]~47_combout  & (!\bus[4]~48_combout )) # (!\bus[4]~47_combout  & ((\bus[4]~48_combout  & (\acumulador|ci173_1|Q_OUT [0])) # (!\bus[4]~48_combout  & ((\memoria_ram|memoria~177_combout )))))

	.dataa(\bus[4]~47_combout ),
	.datab(\bus[4]~48_combout ),
	.datac(\acumulador|ci173_1|Q_OUT [0]),
	.datad(\memoria_ram|memoria~177_combout ),
	.cin(gnd),
	.combout(\bus[4]~50_combout ),
	.cout());
// synopsys translate_off
defparam \bus[4]~50 .lut_mask = 16'h7362;
defparam \bus[4]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N0
fiftyfivenm_lcell_comb \bus[4] (
// Equation(s):
// bus[4] = (\bus[4]~49_combout  & ((\bus[4]~50_combout  & ((\bus[4]~46_combout ))) # (!\bus[4]~50_combout  & (!\acumulador|ci173_1|Q_OUT [0])))) # (!\bus[4]~49_combout  & (((\bus[4]~50_combout ))))

	.dataa(\acumulador|ci173_1|Q_OUT [0]),
	.datab(\bus[4]~49_combout ),
	.datac(\bus[4]~46_combout ),
	.datad(\bus[4]~50_combout ),
	.cin(gnd),
	.combout(bus[4]),
	.cout());
// synopsys translate_off
defparam \bus[4] .lut_mask = 16'hF344;
defparam \bus[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N24
fiftyfivenm_lcell_comb \registrador_de_instrucoes|ci173_1|Q_OUT[0]~feeder (
// Equation(s):
// \registrador_de_instrucoes|ci173_1|Q_OUT[0]~feeder_combout  = bus[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(bus[4]),
	.cin(gnd),
	.combout(\registrador_de_instrucoes|ci173_1|Q_OUT[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registrador_de_instrucoes|ci173_1|Q_OUT[0]~feeder .lut_mask = 16'hFF00;
defparam \registrador_de_instrucoes|ci173_1|Q_OUT[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y36_N25
dffeas \registrador_de_instrucoes|ci173_1|Q_OUT[0] (
	.clk(\f_clock~clkctrl_outclk ),
	.d(\registrador_de_instrucoes|ci173_1|Q_OUT[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\clear~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|IR_IN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registrador_de_instrucoes|ci173_1|Q_OUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registrador_de_instrucoes|ci173_1|Q_OUT[0] .is_wysiwyg = "true";
defparam \registrador_de_instrucoes|ci173_1|Q_OUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N26
fiftyfivenm_lcell_comb \controller|HLT~0 (
// Equation(s):
// \controller|HLT~0_combout  = (\registrador_de_instrucoes|ci173_1|Q_OUT [0] & (\registrador_de_instrucoes|ci173_1|Q_OUT [2] & \controller|JMP~0_combout ))

	.dataa(gnd),
	.datab(\registrador_de_instrucoes|ci173_1|Q_OUT [0]),
	.datac(\registrador_de_instrucoes|ci173_1|Q_OUT [2]),
	.datad(\controller|JMP~0_combout ),
	.cin(gnd),
	.combout(\controller|HLT~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|HLT~0 .lut_mask = 16'hC000;
defparam \controller|HLT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y38_N27
dffeas \controller|HLT (
	.clk(!\f_clock~clkctrl_outclk ),
	.d(\controller|HLT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|HLT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|HLT .is_wysiwyg = "true";
defparam \controller|HLT .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X31_Y39_N8
fiftyfivenm_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .listen_to_nsleep_signal = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N22
fiftyfivenm_lcell_comb f_clock(
// Equation(s):
// \f_clock~combout  = LCELL((!\controller|HLT~q  & \clock~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\controller|HLT~q ),
	.datad(\clock~input_o ),
	.cin(gnd),
	.combout(\f_clock~combout ),
	.cout());
// synopsys translate_off
defparam f_clock.lut_mask = 16'h0F00;
defparam f_clock.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G3
fiftyfivenm_clkctrl \f_clock~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\f_clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\f_clock~clkctrl_outclk ));
// synopsys translate_off
defparam \f_clock~clkctrl .clock_type = "global clock";
defparam \f_clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N0
fiftyfivenm_lcell_comb \registrador_de_saida|ci173_2|Q_OUT[0]~feeder (
// Equation(s):
// \registrador_de_saida|ci173_2|Q_OUT[0]~feeder_combout  = \bus[0]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus[0]~19_combout ),
	.cin(gnd),
	.combout(\registrador_de_saida|ci173_2|Q_OUT[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registrador_de_saida|ci173_2|Q_OUT[0]~feeder .lut_mask = 16'hFF00;
defparam \registrador_de_saida|ci173_2|Q_OUT[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N28
fiftyfivenm_lcell_comb \controller|OPR_IN~0 (
// Equation(s):
// \controller|OPR_IN~0_combout  = (!\registrador_de_instrucoes|ci173_1|Q_OUT [0] & (\registrador_de_instrucoes|ci173_1|Q_OUT [2] & \controller|JMP~0_combout ))

	.dataa(gnd),
	.datab(\registrador_de_instrucoes|ci173_1|Q_OUT [0]),
	.datac(\registrador_de_instrucoes|ci173_1|Q_OUT [2]),
	.datad(\controller|JMP~0_combout ),
	.cin(gnd),
	.combout(\controller|OPR_IN~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|OPR_IN~0 .lut_mask = 16'h3000;
defparam \controller|OPR_IN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y38_N29
dffeas \controller|OPR_IN (
	.clk(!\f_clock~clkctrl_outclk ),
	.d(\controller|OPR_IN~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|OPR_IN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|OPR_IN .is_wysiwyg = "true";
defparam \controller|OPR_IN .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y34_N1
dffeas \registrador_de_saida|ci173_2|Q_OUT[0] (
	.clk(\f_clock~clkctrl_outclk ),
	.d(\registrador_de_saida|ci173_2|Q_OUT[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\clear~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|OPR_IN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registrador_de_saida|ci173_2|Q_OUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registrador_de_saida|ci173_2|Q_OUT[0] .is_wysiwyg = "true";
defparam \registrador_de_saida|ci173_2|Q_OUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y35_N5
dffeas \registrador_de_saida|ci173_2|Q_OUT[1] (
	.clk(\f_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\bus[1]~27_combout ),
	.clrn(!\clear~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|OPR_IN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registrador_de_saida|ci173_2|Q_OUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registrador_de_saida|ci173_2|Q_OUT[1] .is_wysiwyg = "true";
defparam \registrador_de_saida|ci173_2|Q_OUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y35_N3
dffeas \registrador_de_saida|ci173_2|Q_OUT[2] (
	.clk(\f_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\bus[2]~34_combout ),
	.clrn(!\clear~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|OPR_IN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registrador_de_saida|ci173_2|Q_OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registrador_de_saida|ci173_2|Q_OUT[2] .is_wysiwyg = "true";
defparam \registrador_de_saida|ci173_2|Q_OUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N26
fiftyfivenm_lcell_comb \registrador_de_saida|ci173_2|Q_OUT[3]~feeder (
// Equation(s):
// \registrador_de_saida|ci173_2|Q_OUT[3]~feeder_combout  = \bus[3]~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus[3]~43_combout ),
	.cin(gnd),
	.combout(\registrador_de_saida|ci173_2|Q_OUT[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registrador_de_saida|ci173_2|Q_OUT[3]~feeder .lut_mask = 16'hFF00;
defparam \registrador_de_saida|ci173_2|Q_OUT[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y34_N27
dffeas \registrador_de_saida|ci173_2|Q_OUT[3] (
	.clk(\f_clock~clkctrl_outclk ),
	.d(\registrador_de_saida|ci173_2|Q_OUT[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\clear~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|OPR_IN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registrador_de_saida|ci173_2|Q_OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registrador_de_saida|ci173_2|Q_OUT[3] .is_wysiwyg = "true";
defparam \registrador_de_saida|ci173_2|Q_OUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y36_N1
dffeas \registrador_de_saida|ci173_1|Q_OUT[0] (
	.clk(\f_clock~clkctrl_outclk ),
	.d(bus[4]),
	.asdata(vcc),
	.clrn(!\clear~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|OPR_IN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registrador_de_saida|ci173_1|Q_OUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registrador_de_saida|ci173_1|Q_OUT[0] .is_wysiwyg = "true";
defparam \registrador_de_saida|ci173_1|Q_OUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y36_N23
dffeas \registrador_de_saida|ci173_1|Q_OUT[1] (
	.clk(\f_clock~clkctrl_outclk ),
	.d(bus[5]),
	.asdata(vcc),
	.clrn(!\clear~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|OPR_IN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registrador_de_saida|ci173_1|Q_OUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registrador_de_saida|ci173_1|Q_OUT[1] .is_wysiwyg = "true";
defparam \registrador_de_saida|ci173_1|Q_OUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y36_N29
dffeas \registrador_de_saida|ci173_1|Q_OUT[2] (
	.clk(\f_clock~clkctrl_outclk ),
	.d(bus[6]),
	.asdata(vcc),
	.clrn(!\clear~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|OPR_IN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registrador_de_saida|ci173_1|Q_OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registrador_de_saida|ci173_1|Q_OUT[2] .is_wysiwyg = "true";
defparam \registrador_de_saida|ci173_1|Q_OUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N12
fiftyfivenm_lcell_comb \registrador_de_saida|ci173_1|Q_OUT[3]~feeder (
// Equation(s):
// \registrador_de_saida|ci173_1|Q_OUT[3]~feeder_combout  = bus[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(bus[7]),
	.cin(gnd),
	.combout(\registrador_de_saida|ci173_1|Q_OUT[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registrador_de_saida|ci173_1|Q_OUT[3]~feeder .lut_mask = 16'hFF00;
defparam \registrador_de_saida|ci173_1|Q_OUT[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y35_N13
dffeas \registrador_de_saida|ci173_1|Q_OUT[3] (
	.clk(\f_clock~clkctrl_outclk ),
	.d(\registrador_de_saida|ci173_1|Q_OUT[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\clear~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|OPR_IN~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registrador_de_saida|ci173_1|Q_OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registrador_de_saida|ci173_1|Q_OUT[3] .is_wysiwyg = "true";
defparam \registrador_de_saida|ci173_1|Q_OUT[3] .power_up = "low";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign SAP_OUT[0] = \SAP_OUT[0]~output_o ;

assign SAP_OUT[1] = \SAP_OUT[1]~output_o ;

assign SAP_OUT[2] = \SAP_OUT[2]~output_o ;

assign SAP_OUT[3] = \SAP_OUT[3]~output_o ;

assign SAP_OUT[4] = \SAP_OUT[4]~output_o ;

assign SAP_OUT[5] = \SAP_OUT[5]~output_o ;

assign SAP_OUT[6] = \SAP_OUT[6]~output_o ;

assign SAP_OUT[7] = \SAP_OUT[7]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
