# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Digital_modulation.srcs/sources_1/ip/clk_wiz_0" \
"../../../../Digital_modulation.srcs/sources_1/ip/Sin_Rom/sim/Sin_Rom.v" \
"../../../../Digital_modulation.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../Digital_modulation.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../Digital_modulation.srcs/sources_1/new/Clk_Division.v" \
"../../../../Digital_modulation.srcs/sources_1/new/DAC.v" \
"../../../../Digital_modulation.srcs/sources_1/new/DDS_Addr_Generator.v" \
"../../../../Digital_modulation.srcs/sources_1/new/Driver_DAC.v" \
"../../../../Digital_modulation.srcs/sources_1/new/key.v" \
"../../../../Digital_modulation.srcs/sources_1/new/m_ser.v" \
"../../../../Digital_modulation.srcs/sources_1/new/trans_coding.v" \
"../../../../Digital_modulation.srcs/sim_1/new/DAC_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
