drm/i915: Stop using long platform names on clock gating functions.

jira LE-1907
Rebuild_History Non-Buildable kernel-3.10.0-862.el7
Rebuild_CHGLOG: - [gpu] drm/i915: Stop using long platform names on clock gating functions (Rob Clark) [1520639]
Rebuild_FUZZ: 99.25%
commit-author Rodrigo Vivi <rodrigo.vivi@intel.com>
commit 91200c09d38bbc959671b91f5801d1016b409969
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-3.10.0-862.el7/91200c09.failed

No functional changes.

Our code was only a bit messy with mixed style there so
let's clean up a bit using the short codenames for the platforms.

	Cc: Dhinakaran Pandiyan <dhinakaran.pandiyan@intel.com>
	Signed-off-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
	Acked-by: Jani Nikula <jani.nikula@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20170829052026.15038-1-rodrigo.vivi@intel.com
(cherry picked from commit 91200c09d38bbc959671b91f5801d1016b409969)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	drivers/gpu/drm/i915/intel_pm.c
diff --cc drivers/gpu/drm/i915/intel_pm.c
index 52c3abe82e2f,4bdf1fb1df7e..000000000000
--- a/drivers/gpu/drm/i915/intel_pm.c
+++ b/drivers/gpu/drm/i915/intel_pm.c
@@@ -7154,7 -8264,28 +7154,32 @@@ static void gen8_set_l3sqc_credits(stru
  	I915_WRITE(GEN7_MISCCPCTL, misccpctl);
  }
  
++<<<<<<< HEAD
 +static void kabylake_init_clock_gating(struct drm_i915_private *dev_priv)
++=======
+ static void cnl_init_clock_gating(struct drm_i915_private *dev_priv)
+ {
+ 	/* This is not an Wa. Enable for better image quality */
+ 	I915_WRITE(_3D_CHICKEN3,
+ 		   _MASKED_BIT_ENABLE(_3D_CHICKEN3_AA_LINE_QUALITY_FIX_ENABLE));
+ 
+ 	/* WaEnableChickenDCPR:cnl */
+ 	I915_WRITE(GEN8_CHICKEN_DCPR_1,
+ 		   I915_READ(GEN8_CHICKEN_DCPR_1) | MASK_WAKEMEM);
+ 
+ 	/* WaFbcWakeMemOn:cnl */
+ 	I915_WRITE(DISP_ARB_CTL, I915_READ(DISP_ARB_CTL) |
+ 		   DISP_FBC_MEMORY_WAKE);
+ 
+ 	/* WaSarbUnitClockGatingDisable:cnl (pre-prod) */
+ 	if (IS_CNL_REVID(dev_priv, CNL_REVID_A0, CNL_REVID_B0))
+ 		I915_WRITE(SLICE_UNIT_LEVEL_CLKGATE,
+ 			   I915_READ(SLICE_UNIT_LEVEL_CLKGATE) |
+ 			   SARBUNIT_CLKGATE_DIS);
+ }
+ 
+ static void kbl_init_clock_gating(struct drm_i915_private *dev_priv)
++>>>>>>> 91200c09d38b (drm/i915: Stop using long platform names on clock gating functions.)
  {
  	gen9_init_clock_gating(dev_priv);
  
@@@ -7234,9 -8365,17 +7259,9 @@@ static void bdw_init_clock_gating(struc
  		   | KVM_CONFIG_CHANGE_NOTIFICATION_SELECT);
  
  	lpt_init_clock_gating(dev_priv);
 -
 -	/* WaDisableDopClockGating:bdw
 -	 *
 -	 * Also see the CHICKEN2 write in bdw_init_workarounds() to disable DOP
 -	 * clock gating.
 -	 */
 -	I915_WRITE(GEN6_UCGCTL1,
 -		   I915_READ(GEN6_UCGCTL1) | GEN6_EU_TCUNIT_CLOCK_GATE_DISABLE);
  }
  
- static void haswell_init_clock_gating(struct drm_i915_private *dev_priv)
+ static void hsw_init_clock_gating(struct drm_i915_private *dev_priv)
  {
  	ilk_init_lp_watermarks(dev_priv);
  
@@@ -7628,32 -8765,36 +7653,48 @@@ static void nop_init_clock_gating(struc
   */
  void intel_init_clock_gating_hooks(struct drm_i915_private *dev_priv)
  {
++<<<<<<< HEAD
 +	if (IS_SKYLAKE(dev_priv))
 +		dev_priv->display.init_clock_gating = skylake_init_clock_gating;
 +	else if (IS_KABYLAKE(dev_priv))
 +		dev_priv->display.init_clock_gating = kabylake_init_clock_gating;
++=======
+ 	if (IS_CANNONLAKE(dev_priv))
+ 		dev_priv->display.init_clock_gating = cnl_init_clock_gating;
+ 	else if (IS_SKYLAKE(dev_priv))
+ 		dev_priv->display.init_clock_gating = skl_init_clock_gating;
+ 	else if (IS_KABYLAKE(dev_priv) || IS_COFFEELAKE(dev_priv))
+ 		dev_priv->display.init_clock_gating = kbl_init_clock_gating;
++>>>>>>> 91200c09d38b (drm/i915: Stop using long platform names on clock gating functions.)
  	else if (IS_BROXTON(dev_priv))
  		dev_priv->display.init_clock_gating = bxt_init_clock_gating;
 -	else if (IS_GEMINILAKE(dev_priv))
 -		dev_priv->display.init_clock_gating = glk_init_clock_gating;
  	else if (IS_BROADWELL(dev_priv))
- 		dev_priv->display.init_clock_gating = broadwell_init_clock_gating;
+ 		dev_priv->display.init_clock_gating = bdw_init_clock_gating;
  	else if (IS_CHERRYVIEW(dev_priv))
- 		dev_priv->display.init_clock_gating = cherryview_init_clock_gating;
+ 		dev_priv->display.init_clock_gating = chv_init_clock_gating;
  	else if (IS_HASWELL(dev_priv))
- 		dev_priv->display.init_clock_gating = haswell_init_clock_gating;
+ 		dev_priv->display.init_clock_gating = hsw_init_clock_gating;
  	else if (IS_IVYBRIDGE(dev_priv))
- 		dev_priv->display.init_clock_gating = ivybridge_init_clock_gating;
+ 		dev_priv->display.init_clock_gating = ivb_init_clock_gating;
  	else if (IS_VALLEYVIEW(dev_priv))
- 		dev_priv->display.init_clock_gating = valleyview_init_clock_gating;
+ 		dev_priv->display.init_clock_gating = vlv_init_clock_gating;
  	else if (IS_GEN6(dev_priv))
  		dev_priv->display.init_clock_gating = gen6_init_clock_gating;
  	else if (IS_GEN5(dev_priv))
- 		dev_priv->display.init_clock_gating = ironlake_init_clock_gating;
+ 		dev_priv->display.init_clock_gating = ilk_init_clock_gating;
  	else if (IS_G4X(dev_priv))
  		dev_priv->display.init_clock_gating = g4x_init_clock_gating;
++<<<<<<< HEAD
 +	else if (IS_CRESTLINE(dev_priv))
 +		dev_priv->display.init_clock_gating = crestline_init_clock_gating;
 +	else if (IS_BROADWATER(dev_priv))
 +		dev_priv->display.init_clock_gating = broadwater_init_clock_gating;
++=======
+ 	else if (IS_I965GM(dev_priv))
+ 		dev_priv->display.init_clock_gating = i965gm_init_clock_gating;
+ 	else if (IS_I965G(dev_priv))
+ 		dev_priv->display.init_clock_gating = i965g_init_clock_gating;
++>>>>>>> 91200c09d38b (drm/i915: Stop using long platform names on clock gating functions.)
  	else if (IS_GEN3(dev_priv))
  		dev_priv->display.init_clock_gating = gen3_init_clock_gating;
  	else if (IS_I85X(dev_priv) || IS_I865G(dev_priv))
* Unmerged path drivers/gpu/drm/i915/intel_pm.c
