
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs traces/SPEC2017/607.cactuBSSN_s-4004B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
IP Table Entries: 256
L1D has LRU replacement policy
IP_Table L2 entries: 256
L2C has LRU replacement policy
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000001 cycles: 3596205 heartbeat IPC: 2.78071 cumulative IPC: 2.78071 (Simulation time: 0 hr 29 min 53 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 3596205 (Simulation time: 0 hr 29 min 53 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 14491680 heartbeat IPC: 0.917812 cumulative IPC: 0.917812 (Simulation time: 0 hr 50 min 38 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 25383094 heartbeat IPC: 0.918155 cumulative IPC: 0.917983 (Simulation time: 1 hr 11 min 42 sec) 
