
STM32-BME280-CCS811-CBDAD-OLED-PREERTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fd74  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000020bc  0800ff18  0800ff18  00010f18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011fd4  08011fd4  000131f0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08011fd4  08011fd4  00012fd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011fdc  08011fdc  000131f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011fdc  08011fdc  00012fdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08011fe0  08011fe0  00012fe0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f0  20000000  08011fe4  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005268  200001f0  080121d4  000131f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005458  080121d4  00013458  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000131f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002231f  00000000  00000000  00013220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004805  00000000  00000000  0003553f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001dc0  00000000  00000000  00039d48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000173c  00000000  00000000  0003bb08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ca8e  00000000  00000000  0003d244  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002285b  00000000  00000000  00059cd2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000acf5e  00000000  00000000  0007c52d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012948b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008ff0  00000000  00000000  001294d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  001324c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f0 	.word	0x200001f0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800fefc 	.word	0x0800fefc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f4 	.word	0x200001f4
 80001dc:	0800fefc 	.word	0x0800fefc

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_ldivmod>:
 8000bb8:	b97b      	cbnz	r3, 8000bda <__aeabi_ldivmod+0x22>
 8000bba:	b972      	cbnz	r2, 8000bda <__aeabi_ldivmod+0x22>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bfbe      	ittt	lt
 8000bc0:	2000      	movlt	r0, #0
 8000bc2:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000bc6:	e006      	blt.n	8000bd6 <__aeabi_ldivmod+0x1e>
 8000bc8:	bf08      	it	eq
 8000bca:	2800      	cmpeq	r0, #0
 8000bcc:	bf1c      	itt	ne
 8000bce:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000bd2:	f04f 30ff 	movne.w	r0, #4294967295
 8000bd6:	f000 b9d3 	b.w	8000f80 <__aeabi_idiv0>
 8000bda:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bde:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be2:	2900      	cmp	r1, #0
 8000be4:	db09      	blt.n	8000bfa <__aeabi_ldivmod+0x42>
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	db1a      	blt.n	8000c20 <__aeabi_ldivmod+0x68>
 8000bea:	f000 f84d 	bl	8000c88 <__udivmoddi4>
 8000bee:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf6:	b004      	add	sp, #16
 8000bf8:	4770      	bx	lr
 8000bfa:	4240      	negs	r0, r0
 8000bfc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	db1b      	blt.n	8000c3c <__aeabi_ldivmod+0x84>
 8000c04:	f000 f840 	bl	8000c88 <__udivmoddi4>
 8000c08:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c10:	b004      	add	sp, #16
 8000c12:	4240      	negs	r0, r0
 8000c14:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c18:	4252      	negs	r2, r2
 8000c1a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c1e:	4770      	bx	lr
 8000c20:	4252      	negs	r2, r2
 8000c22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c26:	f000 f82f 	bl	8000c88 <__udivmoddi4>
 8000c2a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c32:	b004      	add	sp, #16
 8000c34:	4240      	negs	r0, r0
 8000c36:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3a:	4770      	bx	lr
 8000c3c:	4252      	negs	r2, r2
 8000c3e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c42:	f000 f821 	bl	8000c88 <__udivmoddi4>
 8000c46:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c4a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c4e:	b004      	add	sp, #16
 8000c50:	4252      	negs	r2, r2
 8000c52:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c56:	4770      	bx	lr

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b988 	b.w	8000f80 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	468e      	mov	lr, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	4688      	mov	r8, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4617      	mov	r7, r2
 8000c9c:	d962      	bls.n	8000d64 <__udivmoddi4+0xdc>
 8000c9e:	fab2 f682 	clz	r6, r2
 8000ca2:	b14e      	cbz	r6, 8000cb8 <__udivmoddi4+0x30>
 8000ca4:	f1c6 0320 	rsb	r3, r6, #32
 8000ca8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cac:	fa20 f303 	lsr.w	r3, r0, r3
 8000cb0:	40b7      	lsls	r7, r6
 8000cb2:	ea43 0808 	orr.w	r8, r3, r8
 8000cb6:	40b4      	lsls	r4, r6
 8000cb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cbc:	fa1f fc87 	uxth.w	ip, r7
 8000cc0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cc4:	0c23      	lsrs	r3, r4, #16
 8000cc6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cce:	fb01 f20c 	mul.w	r2, r1, ip
 8000cd2:	429a      	cmp	r2, r3
 8000cd4:	d909      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd6:	18fb      	adds	r3, r7, r3
 8000cd8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cdc:	f080 80ea 	bcs.w	8000eb4 <__udivmoddi4+0x22c>
 8000ce0:	429a      	cmp	r2, r3
 8000ce2:	f240 80e7 	bls.w	8000eb4 <__udivmoddi4+0x22c>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	443b      	add	r3, r7
 8000cea:	1a9a      	subs	r2, r3, r2
 8000cec:	b2a3      	uxth	r3, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cfa:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cfe:	459c      	cmp	ip, r3
 8000d00:	d909      	bls.n	8000d16 <__udivmoddi4+0x8e>
 8000d02:	18fb      	adds	r3, r7, r3
 8000d04:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d08:	f080 80d6 	bcs.w	8000eb8 <__udivmoddi4+0x230>
 8000d0c:	459c      	cmp	ip, r3
 8000d0e:	f240 80d3 	bls.w	8000eb8 <__udivmoddi4+0x230>
 8000d12:	443b      	add	r3, r7
 8000d14:	3802      	subs	r0, #2
 8000d16:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1a:	eba3 030c 	sub.w	r3, r3, ip
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11d      	cbz	r5, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40f3      	lsrs	r3, r6
 8000d24:	2200      	movs	r2, #0
 8000d26:	e9c5 3200 	strd	r3, r2, [r5]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d905      	bls.n	8000d3e <__udivmoddi4+0xb6>
 8000d32:	b10d      	cbz	r5, 8000d38 <__udivmoddi4+0xb0>
 8000d34:	e9c5 0100 	strd	r0, r1, [r5]
 8000d38:	2100      	movs	r1, #0
 8000d3a:	4608      	mov	r0, r1
 8000d3c:	e7f5      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d3e:	fab3 f183 	clz	r1, r3
 8000d42:	2900      	cmp	r1, #0
 8000d44:	d146      	bne.n	8000dd4 <__udivmoddi4+0x14c>
 8000d46:	4573      	cmp	r3, lr
 8000d48:	d302      	bcc.n	8000d50 <__udivmoddi4+0xc8>
 8000d4a:	4282      	cmp	r2, r0
 8000d4c:	f200 8105 	bhi.w	8000f5a <__udivmoddi4+0x2d2>
 8000d50:	1a84      	subs	r4, r0, r2
 8000d52:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d56:	2001      	movs	r0, #1
 8000d58:	4690      	mov	r8, r2
 8000d5a:	2d00      	cmp	r5, #0
 8000d5c:	d0e5      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d5e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d62:	e7e2      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	2a00      	cmp	r2, #0
 8000d66:	f000 8090 	beq.w	8000e8a <__udivmoddi4+0x202>
 8000d6a:	fab2 f682 	clz	r6, r2
 8000d6e:	2e00      	cmp	r6, #0
 8000d70:	f040 80a4 	bne.w	8000ebc <__udivmoddi4+0x234>
 8000d74:	1a8a      	subs	r2, r1, r2
 8000d76:	0c03      	lsrs	r3, r0, #16
 8000d78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d7c:	b280      	uxth	r0, r0
 8000d7e:	b2bc      	uxth	r4, r7
 8000d80:	2101      	movs	r1, #1
 8000d82:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d86:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d8e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d92:	429a      	cmp	r2, r3
 8000d94:	d907      	bls.n	8000da6 <__udivmoddi4+0x11e>
 8000d96:	18fb      	adds	r3, r7, r3
 8000d98:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d9c:	d202      	bcs.n	8000da4 <__udivmoddi4+0x11c>
 8000d9e:	429a      	cmp	r2, r3
 8000da0:	f200 80e0 	bhi.w	8000f64 <__udivmoddi4+0x2dc>
 8000da4:	46c4      	mov	ip, r8
 8000da6:	1a9b      	subs	r3, r3, r2
 8000da8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dac:	fb0e 3312 	mls	r3, lr, r2, r3
 8000db0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000db4:	fb02 f404 	mul.w	r4, r2, r4
 8000db8:	429c      	cmp	r4, r3
 8000dba:	d907      	bls.n	8000dcc <__udivmoddi4+0x144>
 8000dbc:	18fb      	adds	r3, r7, r3
 8000dbe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000dc2:	d202      	bcs.n	8000dca <__udivmoddi4+0x142>
 8000dc4:	429c      	cmp	r4, r3
 8000dc6:	f200 80ca 	bhi.w	8000f5e <__udivmoddi4+0x2d6>
 8000dca:	4602      	mov	r2, r0
 8000dcc:	1b1b      	subs	r3, r3, r4
 8000dce:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dd2:	e7a5      	b.n	8000d20 <__udivmoddi4+0x98>
 8000dd4:	f1c1 0620 	rsb	r6, r1, #32
 8000dd8:	408b      	lsls	r3, r1
 8000dda:	fa22 f706 	lsr.w	r7, r2, r6
 8000dde:	431f      	orrs	r7, r3
 8000de0:	fa0e f401 	lsl.w	r4, lr, r1
 8000de4:	fa20 f306 	lsr.w	r3, r0, r6
 8000de8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dec:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000df0:	4323      	orrs	r3, r4
 8000df2:	fa00 f801 	lsl.w	r8, r0, r1
 8000df6:	fa1f fc87 	uxth.w	ip, r7
 8000dfa:	fbbe f0f9 	udiv	r0, lr, r9
 8000dfe:	0c1c      	lsrs	r4, r3, #16
 8000e00:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e04:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e08:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e0c:	45a6      	cmp	lr, r4
 8000e0e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e12:	d909      	bls.n	8000e28 <__udivmoddi4+0x1a0>
 8000e14:	193c      	adds	r4, r7, r4
 8000e16:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e1a:	f080 809c 	bcs.w	8000f56 <__udivmoddi4+0x2ce>
 8000e1e:	45a6      	cmp	lr, r4
 8000e20:	f240 8099 	bls.w	8000f56 <__udivmoddi4+0x2ce>
 8000e24:	3802      	subs	r0, #2
 8000e26:	443c      	add	r4, r7
 8000e28:	eba4 040e 	sub.w	r4, r4, lr
 8000e2c:	fa1f fe83 	uxth.w	lr, r3
 8000e30:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e34:	fb09 4413 	mls	r4, r9, r3, r4
 8000e38:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e3c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e40:	45a4      	cmp	ip, r4
 8000e42:	d908      	bls.n	8000e56 <__udivmoddi4+0x1ce>
 8000e44:	193c      	adds	r4, r7, r4
 8000e46:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e4a:	f080 8082 	bcs.w	8000f52 <__udivmoddi4+0x2ca>
 8000e4e:	45a4      	cmp	ip, r4
 8000e50:	d97f      	bls.n	8000f52 <__udivmoddi4+0x2ca>
 8000e52:	3b02      	subs	r3, #2
 8000e54:	443c      	add	r4, r7
 8000e56:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e5a:	eba4 040c 	sub.w	r4, r4, ip
 8000e5e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e62:	4564      	cmp	r4, ip
 8000e64:	4673      	mov	r3, lr
 8000e66:	46e1      	mov	r9, ip
 8000e68:	d362      	bcc.n	8000f30 <__udivmoddi4+0x2a8>
 8000e6a:	d05f      	beq.n	8000f2c <__udivmoddi4+0x2a4>
 8000e6c:	b15d      	cbz	r5, 8000e86 <__udivmoddi4+0x1fe>
 8000e6e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e72:	eb64 0409 	sbc.w	r4, r4, r9
 8000e76:	fa04 f606 	lsl.w	r6, r4, r6
 8000e7a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e7e:	431e      	orrs	r6, r3
 8000e80:	40cc      	lsrs	r4, r1
 8000e82:	e9c5 6400 	strd	r6, r4, [r5]
 8000e86:	2100      	movs	r1, #0
 8000e88:	e74f      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000e8a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e8e:	0c01      	lsrs	r1, r0, #16
 8000e90:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e94:	b280      	uxth	r0, r0
 8000e96:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e9a:	463b      	mov	r3, r7
 8000e9c:	4638      	mov	r0, r7
 8000e9e:	463c      	mov	r4, r7
 8000ea0:	46b8      	mov	r8, r7
 8000ea2:	46be      	mov	lr, r7
 8000ea4:	2620      	movs	r6, #32
 8000ea6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eaa:	eba2 0208 	sub.w	r2, r2, r8
 8000eae:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000eb2:	e766      	b.n	8000d82 <__udivmoddi4+0xfa>
 8000eb4:	4601      	mov	r1, r0
 8000eb6:	e718      	b.n	8000cea <__udivmoddi4+0x62>
 8000eb8:	4610      	mov	r0, r2
 8000eba:	e72c      	b.n	8000d16 <__udivmoddi4+0x8e>
 8000ebc:	f1c6 0220 	rsb	r2, r6, #32
 8000ec0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ec4:	40b7      	lsls	r7, r6
 8000ec6:	40b1      	lsls	r1, r6
 8000ec8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ecc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ed0:	430a      	orrs	r2, r1
 8000ed2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ed6:	b2bc      	uxth	r4, r7
 8000ed8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000edc:	0c11      	lsrs	r1, r2, #16
 8000ede:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee2:	fb08 f904 	mul.w	r9, r8, r4
 8000ee6:	40b0      	lsls	r0, r6
 8000ee8:	4589      	cmp	r9, r1
 8000eea:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000eee:	b280      	uxth	r0, r0
 8000ef0:	d93e      	bls.n	8000f70 <__udivmoddi4+0x2e8>
 8000ef2:	1879      	adds	r1, r7, r1
 8000ef4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ef8:	d201      	bcs.n	8000efe <__udivmoddi4+0x276>
 8000efa:	4589      	cmp	r9, r1
 8000efc:	d81f      	bhi.n	8000f3e <__udivmoddi4+0x2b6>
 8000efe:	eba1 0109 	sub.w	r1, r1, r9
 8000f02:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f06:	fb09 f804 	mul.w	r8, r9, r4
 8000f0a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f0e:	b292      	uxth	r2, r2
 8000f10:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f14:	4542      	cmp	r2, r8
 8000f16:	d229      	bcs.n	8000f6c <__udivmoddi4+0x2e4>
 8000f18:	18ba      	adds	r2, r7, r2
 8000f1a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f1e:	d2c4      	bcs.n	8000eaa <__udivmoddi4+0x222>
 8000f20:	4542      	cmp	r2, r8
 8000f22:	d2c2      	bcs.n	8000eaa <__udivmoddi4+0x222>
 8000f24:	f1a9 0102 	sub.w	r1, r9, #2
 8000f28:	443a      	add	r2, r7
 8000f2a:	e7be      	b.n	8000eaa <__udivmoddi4+0x222>
 8000f2c:	45f0      	cmp	r8, lr
 8000f2e:	d29d      	bcs.n	8000e6c <__udivmoddi4+0x1e4>
 8000f30:	ebbe 0302 	subs.w	r3, lr, r2
 8000f34:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f38:	3801      	subs	r0, #1
 8000f3a:	46e1      	mov	r9, ip
 8000f3c:	e796      	b.n	8000e6c <__udivmoddi4+0x1e4>
 8000f3e:	eba7 0909 	sub.w	r9, r7, r9
 8000f42:	4449      	add	r1, r9
 8000f44:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f48:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f4c:	fb09 f804 	mul.w	r8, r9, r4
 8000f50:	e7db      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f52:	4673      	mov	r3, lr
 8000f54:	e77f      	b.n	8000e56 <__udivmoddi4+0x1ce>
 8000f56:	4650      	mov	r0, sl
 8000f58:	e766      	b.n	8000e28 <__udivmoddi4+0x1a0>
 8000f5a:	4608      	mov	r0, r1
 8000f5c:	e6fd      	b.n	8000d5a <__udivmoddi4+0xd2>
 8000f5e:	443b      	add	r3, r7
 8000f60:	3a02      	subs	r2, #2
 8000f62:	e733      	b.n	8000dcc <__udivmoddi4+0x144>
 8000f64:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f68:	443b      	add	r3, r7
 8000f6a:	e71c      	b.n	8000da6 <__udivmoddi4+0x11e>
 8000f6c:	4649      	mov	r1, r9
 8000f6e:	e79c      	b.n	8000eaa <__udivmoddi4+0x222>
 8000f70:	eba1 0109 	sub.w	r1, r1, r9
 8000f74:	46c4      	mov	ip, r8
 8000f76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f7a:	fb09 f804 	mul.w	r8, r9, r4
 8000f7e:	e7c4      	b.n	8000f0a <__udivmoddi4+0x282>

08000f80 <__aeabi_idiv0>:
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop

08000f84 <BH1750_Init>:
  * @brief  Initialize BH1750 sensor
  * @param  address: I2C address (BH1750_ADDRESS_LOW or BH1750_ADDRESS_HIGH)
  * @retval BH1750_Status_t
  */
BH1750_Status_t BH1750_Init(uint8_t address)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b084      	sub	sp, #16
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	71fb      	strb	r3, [r7, #7]
    BH1750_Status_t status;
    
    // Set device address
    bh1750_address = (address == BH1750_ADDRESS_HIGH) ? BH1750_ADDRESS_HIGH : BH1750_ADDRESS_LOW;
 8000f8e:	79fb      	ldrb	r3, [r7, #7]
 8000f90:	2b5c      	cmp	r3, #92	@ 0x5c
 8000f92:	d101      	bne.n	8000f98 <BH1750_Init+0x14>
 8000f94:	225c      	movs	r2, #92	@ 0x5c
 8000f96:	e000      	b.n	8000f9a <BH1750_Init+0x16>
 8000f98:	2223      	movs	r2, #35	@ 0x23
 8000f9a:	4b16      	ldr	r3, [pc, #88]	@ (8000ff4 <BH1750_Init+0x70>)
 8000f9c:	701a      	strb	r2, [r3, #0]
    
    // Reset the sensor
    status = BH1750_Reset();
 8000f9e:	f000 f82d 	bl	8000ffc <BH1750_Reset>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	73fb      	strb	r3, [r7, #15]
    if (status != BH1750_OK) {
 8000fa6:	7bfb      	ldrb	r3, [r7, #15]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d001      	beq.n	8000fb0 <BH1750_Init+0x2c>
        return status;
 8000fac:	7bfb      	ldrb	r3, [r7, #15]
 8000fae:	e01c      	b.n	8000fea <BH1750_Init+0x66>
    }
    
    // Wait for reset to complete
    HAL_Delay(10);
 8000fb0:	200a      	movs	r0, #10
 8000fb2:	f003 fdcb 	bl	8004b4c <HAL_Delay>
    
    // Power on the sensor
    status = BH1750_PowerOn();
 8000fb6:	f000 f843 	bl	8001040 <BH1750_PowerOn>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	73fb      	strb	r3, [r7, #15]
    if (status != BH1750_OK) {
 8000fbe:	7bfb      	ldrb	r3, [r7, #15]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d001      	beq.n	8000fc8 <BH1750_Init+0x44>
        return status;
 8000fc4:	7bfb      	ldrb	r3, [r7, #15]
 8000fc6:	e010      	b.n	8000fea <BH1750_Init+0x66>
    }
    
    // Set default measurement mode (High Resolution Mode 2 - 0.5 lux resolution)
    status = BH1750_SetMode(BH1750_CONTINUOUS_HIGH_RES_MODE_2);
 8000fc8:	2011      	movs	r0, #17
 8000fca:	f000 f85b 	bl	8001084 <BH1750_SetMode>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	73fb      	strb	r3, [r7, #15]
    if (status != BH1750_OK) {
 8000fd2:	7bfb      	ldrb	r3, [r7, #15]
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d001      	beq.n	8000fdc <BH1750_Init+0x58>
        return status;
 8000fd8:	7bfb      	ldrb	r3, [r7, #15]
 8000fda:	e006      	b.n	8000fea <BH1750_Init+0x66>
    }
    
    // Wait for first measurement
    HAL_Delay(180);  // 120ms measurement time + margin
 8000fdc:	20b4      	movs	r0, #180	@ 0xb4
 8000fde:	f003 fdb5 	bl	8004b4c <HAL_Delay>
    
    device_initialized = true;
 8000fe2:	4b05      	ldr	r3, [pc, #20]	@ (8000ff8 <BH1750_Init+0x74>)
 8000fe4:	2201      	movs	r2, #1
 8000fe6:	701a      	strb	r2, [r3, #0]
    return BH1750_OK;
 8000fe8:	2300      	movs	r3, #0
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	3710      	adds	r7, #16
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	20000000 	.word	0x20000000
 8000ff8:	2000020c 	.word	0x2000020c

08000ffc <BH1750_Reset>:
/**
  * @brief  Reset BH1750 sensor
  * @retval BH1750_Status_t
  */
BH1750_Status_t BH1750_Reset(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b084      	sub	sp, #16
 8001000:	af02      	add	r7, sp, #8
    uint8_t command = BH1750_RESET;
 8001002:	2307      	movs	r3, #7
 8001004:	71bb      	strb	r3, [r7, #6]
    HAL_StatusTypeDef hal_status;
    
    hal_status = HAL_I2C_Master_Transmit(&BH1750_I2C_HANDLE, 
 8001006:	4b0c      	ldr	r3, [pc, #48]	@ (8001038 <BH1750_Reset+0x3c>)
 8001008:	781b      	ldrb	r3, [r3, #0]
 800100a:	005b      	lsls	r3, r3, #1
 800100c:	b299      	uxth	r1, r3
 800100e:	1dba      	adds	r2, r7, #6
 8001010:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001014:	9300      	str	r3, [sp, #0]
 8001016:	2301      	movs	r3, #1
 8001018:	4808      	ldr	r0, [pc, #32]	@ (800103c <BH1750_Reset+0x40>)
 800101a:	f004 fda3 	bl	8005b64 <HAL_I2C_Master_Transmit>
 800101e:	4603      	mov	r3, r0
 8001020:	71fb      	strb	r3, [r7, #7]
                                        (bh1750_address << 1), 
                                        &command, 1, 
                                        BH1750_I2C_TIMEOUT);
    
    return (hal_status == HAL_OK) ? BH1750_OK : BH1750_ERROR;
 8001022:	79fb      	ldrb	r3, [r7, #7]
 8001024:	2b00      	cmp	r3, #0
 8001026:	bf14      	ite	ne
 8001028:	2301      	movne	r3, #1
 800102a:	2300      	moveq	r3, #0
 800102c:	b2db      	uxtb	r3, r3
}
 800102e:	4618      	mov	r0, r3
 8001030:	3708      	adds	r7, #8
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	20000000 	.word	0x20000000
 800103c:	20000288 	.word	0x20000288

08001040 <BH1750_PowerOn>:
/**
  * @brief  Power on BH1750 sensor
  * @retval BH1750_Status_t
  */
BH1750_Status_t BH1750_PowerOn(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b084      	sub	sp, #16
 8001044:	af02      	add	r7, sp, #8
    uint8_t command = BH1750_POWER_ON;
 8001046:	2301      	movs	r3, #1
 8001048:	71bb      	strb	r3, [r7, #6]
    HAL_StatusTypeDef hal_status;
    
    hal_status = HAL_I2C_Master_Transmit(&BH1750_I2C_HANDLE, 
 800104a:	4b0c      	ldr	r3, [pc, #48]	@ (800107c <BH1750_PowerOn+0x3c>)
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	005b      	lsls	r3, r3, #1
 8001050:	b299      	uxth	r1, r3
 8001052:	1dba      	adds	r2, r7, #6
 8001054:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001058:	9300      	str	r3, [sp, #0]
 800105a:	2301      	movs	r3, #1
 800105c:	4808      	ldr	r0, [pc, #32]	@ (8001080 <BH1750_PowerOn+0x40>)
 800105e:	f004 fd81 	bl	8005b64 <HAL_I2C_Master_Transmit>
 8001062:	4603      	mov	r3, r0
 8001064:	71fb      	strb	r3, [r7, #7]
                                        (bh1750_address << 1), 
                                        &command, 1, 
                                        BH1750_I2C_TIMEOUT);
    
    return (hal_status == HAL_OK) ? BH1750_OK : BH1750_ERROR;
 8001066:	79fb      	ldrb	r3, [r7, #7]
 8001068:	2b00      	cmp	r3, #0
 800106a:	bf14      	ite	ne
 800106c:	2301      	movne	r3, #1
 800106e:	2300      	moveq	r3, #0
 8001070:	b2db      	uxtb	r3, r3
}
 8001072:	4618      	mov	r0, r3
 8001074:	3708      	adds	r7, #8
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	20000000 	.word	0x20000000
 8001080:	20000288 	.word	0x20000288

08001084 <BH1750_SetMode>:
  * @brief  Set BH1750 measurement mode
  * @param  mode: Measurement mode
  * @retval BH1750_Status_t
  */
BH1750_Status_t BH1750_SetMode(BH1750_Mode_t mode)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b086      	sub	sp, #24
 8001088:	af02      	add	r7, sp, #8
 800108a:	4603      	mov	r3, r0
 800108c:	71fb      	strb	r3, [r7, #7]
    uint8_t command = (uint8_t)mode;
 800108e:	79fb      	ldrb	r3, [r7, #7]
 8001090:	73bb      	strb	r3, [r7, #14]
    HAL_StatusTypeDef hal_status;
    
    hal_status = HAL_I2C_Master_Transmit(&BH1750_I2C_HANDLE, 
 8001092:	4b0e      	ldr	r3, [pc, #56]	@ (80010cc <BH1750_SetMode+0x48>)
 8001094:	781b      	ldrb	r3, [r3, #0]
 8001096:	005b      	lsls	r3, r3, #1
 8001098:	b299      	uxth	r1, r3
 800109a:	f107 020e 	add.w	r2, r7, #14
 800109e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010a2:	9300      	str	r3, [sp, #0]
 80010a4:	2301      	movs	r3, #1
 80010a6:	480a      	ldr	r0, [pc, #40]	@ (80010d0 <BH1750_SetMode+0x4c>)
 80010a8:	f004 fd5c 	bl	8005b64 <HAL_I2C_Master_Transmit>
 80010ac:	4603      	mov	r3, r0
 80010ae:	73fb      	strb	r3, [r7, #15]
                                        (bh1750_address << 1), 
                                        &command, 1, 
                                        BH1750_I2C_TIMEOUT);
    
    if (hal_status == HAL_OK) {
 80010b0:	7bfb      	ldrb	r3, [r7, #15]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d104      	bne.n	80010c0 <BH1750_SetMode+0x3c>
        current_mode = mode;
 80010b6:	4a07      	ldr	r2, [pc, #28]	@ (80010d4 <BH1750_SetMode+0x50>)
 80010b8:	79fb      	ldrb	r3, [r7, #7]
 80010ba:	7013      	strb	r3, [r2, #0]
        return BH1750_OK;
 80010bc:	2300      	movs	r3, #0
 80010be:	e000      	b.n	80010c2 <BH1750_SetMode+0x3e>
    }
    
    return BH1750_ERROR;
 80010c0:	2301      	movs	r3, #1
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	3710      	adds	r7, #16
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	20000000 	.word	0x20000000
 80010d0:	20000288 	.word	0x20000288
 80010d4:	20000001 	.word	0x20000001

080010d8 <BH1750_ReadLight>:
  * @param  lux: Pointer to store light intensity value
  * @retval BH1750_Status_t
  * @note   This function reads the current measurement without triggering new one
  */
BH1750_Status_t BH1750_ReadLight(float* lux)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b086      	sub	sp, #24
 80010dc:	af02      	add	r7, sp, #8
 80010de:	6078      	str	r0, [r7, #4]
    if (!device_initialized || lux == NULL) {
 80010e0:	4b49      	ldr	r3, [pc, #292]	@ (8001208 <BH1750_ReadLight+0x130>)
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	f083 0301 	eor.w	r3, r3, #1
 80010e8:	b2db      	uxtb	r3, r3
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d102      	bne.n	80010f4 <BH1750_ReadLight+0x1c>
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d101      	bne.n	80010f8 <BH1750_ReadLight+0x20>
        return BH1750_ERROR;
 80010f4:	2301      	movs	r3, #1
 80010f6:	e082      	b.n	80011fe <BH1750_ReadLight+0x126>
    uint8_t data[2];
    HAL_StatusTypeDef hal_status;
    
    // Read 2 bytes from sensor
    hal_status = HAL_I2C_Master_Receive(&BH1750_I2C_HANDLE, 
                                       (bh1750_address << 1) | 0x01, 
 80010f8:	4b44      	ldr	r3, [pc, #272]	@ (800120c <BH1750_ReadLight+0x134>)
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	b21b      	sxth	r3, r3
 80010fe:	005b      	lsls	r3, r3, #1
 8001100:	b21b      	sxth	r3, r3
 8001102:	f043 0301 	orr.w	r3, r3, #1
 8001106:	b21b      	sxth	r3, r3
    hal_status = HAL_I2C_Master_Receive(&BH1750_I2C_HANDLE, 
 8001108:	b299      	uxth	r1, r3
 800110a:	f107 0208 	add.w	r2, r7, #8
 800110e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001112:	9300      	str	r3, [sp, #0]
 8001114:	2302      	movs	r3, #2
 8001116:	483e      	ldr	r0, [pc, #248]	@ (8001210 <BH1750_ReadLight+0x138>)
 8001118:	f004 fe22 	bl	8005d60 <HAL_I2C_Master_Receive>
 800111c:	4603      	mov	r3, r0
 800111e:	73fb      	strb	r3, [r7, #15]
                                       data, 2, 
                                       BH1750_I2C_TIMEOUT);
    
    if (hal_status != HAL_OK) {
 8001120:	7bfb      	ldrb	r3, [r7, #15]
 8001122:	2b00      	cmp	r3, #0
 8001124:	d005      	beq.n	8001132 <BH1750_ReadLight+0x5a>
        *lux = 0.0f;
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	f04f 0200 	mov.w	r2, #0
 800112c:	601a      	str	r2, [r3, #0]
        return BH1750_ERROR;
 800112e:	2301      	movs	r3, #1
 8001130:	e065      	b.n	80011fe <BH1750_ReadLight+0x126>
    }
    
    // Combine the two bytes
    uint16_t raw_value = (data[0] << 8) | data[1];
 8001132:	7a3b      	ldrb	r3, [r7, #8]
 8001134:	b21b      	sxth	r3, r3
 8001136:	021b      	lsls	r3, r3, #8
 8001138:	b21a      	sxth	r2, r3
 800113a:	7a7b      	ldrb	r3, [r7, #9]
 800113c:	b21b      	sxth	r3, r3
 800113e:	4313      	orrs	r3, r2
 8001140:	b21b      	sxth	r3, r3
 8001142:	81bb      	strh	r3, [r7, #12]
    
    // Convert to lux based on mode
    switch (current_mode) {
 8001144:	4b33      	ldr	r3, [pc, #204]	@ (8001214 <BH1750_ReadLight+0x13c>)
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	3b10      	subs	r3, #16
 800114a:	2b13      	cmp	r3, #19
 800114c:	bf8c      	ite	hi
 800114e:	2201      	movhi	r2, #1
 8001150:	2200      	movls	r2, #0
 8001152:	b2d2      	uxtb	r2, r2
 8001154:	2a00      	cmp	r2, #0
 8001156:	d144      	bne.n	80011e2 <BH1750_ReadLight+0x10a>
 8001158:	2201      	movs	r2, #1
 800115a:	fa02 f303 	lsl.w	r3, r2, r3
 800115e:	f003 1208 	and.w	r2, r3, #524296	@ 0x80008
 8001162:	2a00      	cmp	r2, #0
 8001164:	bf14      	ite	ne
 8001166:	2201      	movne	r2, #1
 8001168:	2200      	moveq	r2, #0
 800116a:	b2d2      	uxtb	r2, r2
 800116c:	2a00      	cmp	r2, #0
 800116e:	d12b      	bne.n	80011c8 <BH1750_ReadLight+0xf0>
 8001170:	f003 1202 	and.w	r2, r3, #131074	@ 0x20002
 8001174:	2a00      	cmp	r2, #0
 8001176:	bf14      	ite	ne
 8001178:	2201      	movne	r2, #1
 800117a:	2200      	moveq	r2, #0
 800117c:	b2d2      	uxtb	r2, r2
 800117e:	2a00      	cmp	r2, #0
 8001180:	d115      	bne.n	80011ae <BH1750_ReadLight+0xd6>
 8001182:	f003 1301 	and.w	r3, r3, #65537	@ 0x10001
 8001186:	2b00      	cmp	r3, #0
 8001188:	bf14      	ite	ne
 800118a:	2301      	movne	r3, #1
 800118c:	2300      	moveq	r3, #0
 800118e:	b2db      	uxtb	r3, r3
 8001190:	2b00      	cmp	r3, #0
 8001192:	d026      	beq.n	80011e2 <BH1750_ReadLight+0x10a>
        case BH1750_CONTINUOUS_HIGH_RES_MODE:
        case BH1750_ONETIME_HIGH_RES_MODE:
            *lux = raw_value / 1.2f;  // 1 lux resolution
 8001194:	89bb      	ldrh	r3, [r7, #12]
 8001196:	ee07 3a90 	vmov	s15, r3
 800119a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800119e:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8001218 <BH1750_ReadLight+0x140>
 80011a2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	edc3 7a00 	vstr	s15, [r3]
            break;
 80011ac:	e026      	b.n	80011fc <BH1750_ReadLight+0x124>
            
        case BH1750_CONTINUOUS_HIGH_RES_MODE_2:
        case BH1750_ONETIME_HIGH_RES_MODE_2:
            *lux = raw_value / 2.4f;  // 0.5 lux resolution  
 80011ae:	89bb      	ldrh	r3, [r7, #12]
 80011b0:	ee07 3a90 	vmov	s15, r3
 80011b4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011b8:	eddf 6a18 	vldr	s13, [pc, #96]	@ 800121c <BH1750_ReadLight+0x144>
 80011bc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	edc3 7a00 	vstr	s15, [r3]
            break;
 80011c6:	e019      	b.n	80011fc <BH1750_ReadLight+0x124>
            
        case BH1750_CONTINUOUS_LOW_RES_MODE:
        case BH1750_ONETIME_LOW_RES_MODE:
            *lux = raw_value / 1.2f;  // 4 lux resolution (same formula, but inherently less precise)
 80011c8:	89bb      	ldrh	r3, [r7, #12]
 80011ca:	ee07 3a90 	vmov	s15, r3
 80011ce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011d2:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8001218 <BH1750_ReadLight+0x140>
 80011d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	edc3 7a00 	vstr	s15, [r3]
            break;
 80011e0:	e00c      	b.n	80011fc <BH1750_ReadLight+0x124>
            
        default:
            *lux = raw_value / 2.4f;  // Default to high resolution mode 2
 80011e2:	89bb      	ldrh	r3, [r7, #12]
 80011e4:	ee07 3a90 	vmov	s15, r3
 80011e8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011ec:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 800121c <BH1750_ReadLight+0x144>
 80011f0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	edc3 7a00 	vstr	s15, [r3]
            break;
 80011fa:	bf00      	nop
    }
    
    return BH1750_OK;
 80011fc:	2300      	movs	r3, #0
}
 80011fe:	4618      	mov	r0, r3
 8001200:	3710      	adds	r7, #16
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	2000020c 	.word	0x2000020c
 800120c:	20000000 	.word	0x20000000
 8001210:	20000288 	.word	0x20000288
 8001214:	20000001 	.word	0x20000001
 8001218:	3f99999a 	.word	0x3f99999a
 800121c:	4019999a 	.word	0x4019999a

08001220 <BH1750_IsConnected>:
/**
  * @brief  Check if BH1750 is connected and responding
  * @retval true if connected, false otherwise
  */
bool BH1750_IsConnected(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef hal_status;
    
    // Try to communicate with device
    hal_status = HAL_I2C_IsDeviceReady(&BH1750_I2C_HANDLE, 
 8001226:	4b0b      	ldr	r3, [pc, #44]	@ (8001254 <BH1750_IsConnected+0x34>)
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	005b      	lsls	r3, r3, #1
 800122c:	b299      	uxth	r1, r3
 800122e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001232:	2203      	movs	r2, #3
 8001234:	4808      	ldr	r0, [pc, #32]	@ (8001258 <BH1750_IsConnected+0x38>)
 8001236:	f005 faf1 	bl	800681c <HAL_I2C_IsDeviceReady>
 800123a:	4603      	mov	r3, r0
 800123c:	71fb      	strb	r3, [r7, #7]
                                      (bh1750_address << 1), 
                                      3, 
                                      BH1750_I2C_TIMEOUT);
    
    return (hal_status == HAL_OK);
 800123e:	79fb      	ldrb	r3, [r7, #7]
 8001240:	2b00      	cmp	r3, #0
 8001242:	bf0c      	ite	eq
 8001244:	2301      	moveq	r3, #1
 8001246:	2300      	movne	r3, #0
 8001248:	b2db      	uxtb	r3, r3
}
 800124a:	4618      	mov	r0, r3
 800124c:	3708      	adds	r7, #8
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop
 8001254:	20000000 	.word	0x20000000
 8001258:	20000288 	.word	0x20000288

0800125c <BH1750_ReadAll>:
  * @brief  Read all BH1750 data and status
  * @param  data: Pointer to BH1750_Data_t structure
  * @retval BH1750_Status_t
  */
BH1750_Status_t BH1750_ReadAll(BH1750_Data_t* data)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b084      	sub	sp, #16
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
    if (data == NULL) {
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d101      	bne.n	800126e <BH1750_ReadAll+0x12>
        return BH1750_ERROR;
 800126a:	2301      	movs	r3, #1
 800126c:	e021      	b.n	80012b2 <BH1750_ReadAll+0x56>
    }
    
    BH1750_Status_t status = BH1750_ReadLight(&data->lux);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	4618      	mov	r0, r3
 8001272:	f7ff ff31 	bl	80010d8 <BH1750_ReadLight>
 8001276:	4603      	mov	r3, r0
 8001278:	73fb      	strb	r3, [r7, #15]
    
    data->mode = current_mode;
 800127a:	4b10      	ldr	r3, [pc, #64]	@ (80012bc <BH1750_ReadAll+0x60>)
 800127c:	781a      	ldrb	r2, [r3, #0]
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	711a      	strb	r2, [r3, #4]
    data->device_address = bh1750_address;
 8001282:	4b0f      	ldr	r3, [pc, #60]	@ (80012c0 <BH1750_ReadAll+0x64>)
 8001284:	781a      	ldrb	r2, [r3, #0]
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	715a      	strb	r2, [r3, #5]
    data->connected = BH1750_IsConnected();
 800128a:	f7ff ffc9 	bl	8001220 <BH1750_IsConnected>
 800128e:	4603      	mov	r3, r0
 8001290:	461a      	mov	r2, r3
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	719a      	strb	r2, [r3, #6]
    data->valid = (status == BH1750_OK);
 8001296:	7bfb      	ldrb	r3, [r7, #15]
 8001298:	2b00      	cmp	r3, #0
 800129a:	bf0c      	ite	eq
 800129c:	2301      	moveq	r3, #1
 800129e:	2300      	movne	r3, #0
 80012a0:	b2da      	uxtb	r2, r3
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	71da      	strb	r2, [r3, #7]
    data->last_read_ms = HAL_GetTick();
 80012a6:	f003 fc45 	bl	8004b34 <HAL_GetTick>
 80012aa:	4602      	mov	r2, r0
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	609a      	str	r2, [r3, #8]
    
    return status;
 80012b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	3710      	adds	r7, #16
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	20000001 	.word	0x20000001
 80012c0:	20000000 	.word	0x20000000

080012c4 <BME280_Init>:
/**
  * @brief  Initialize BME280 sensor
  * @retval HAL status
  */
HAL_StatusTypeDef BME280_Init(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b082      	sub	sp, #8
 80012c8:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef status;
    uint8_t chip_id;
    
    // Read chip ID via SPI3
    status = BME280_SPI_ReadRegister(BME280_REG_CHIP_ID, &chip_id, 1);
 80012ca:	1dbb      	adds	r3, r7, #6
 80012cc:	2201      	movs	r2, #1
 80012ce:	4619      	mov	r1, r3
 80012d0:	20d0      	movs	r0, #208	@ 0xd0
 80012d2:	f000 fdad 	bl	8001e30 <BME280_SPI_ReadRegister>
 80012d6:	4603      	mov	r3, r0
 80012d8:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK || chip_id != BME280_CHIP_ID_VALUE) {
 80012da:	79fb      	ldrb	r3, [r7, #7]
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d102      	bne.n	80012e6 <BME280_Init+0x22>
 80012e0:	79bb      	ldrb	r3, [r7, #6]
 80012e2:	2b60      	cmp	r3, #96	@ 0x60
 80012e4:	d001      	beq.n	80012ea <BME280_Init+0x26>
        return HAL_ERROR;
 80012e6:	2301      	movs	r3, #1
 80012e8:	e053      	b.n	8001392 <BME280_Init+0xce>
    }
    
    // Soft reset
    uint8_t reset_cmd = 0xB6;
 80012ea:	23b6      	movs	r3, #182	@ 0xb6
 80012ec:	717b      	strb	r3, [r7, #5]
    status = BME280_SPI_WriteRegister(BME280_REG_RESET, &reset_cmd, 1);
 80012ee:	1d7b      	adds	r3, r7, #5
 80012f0:	2201      	movs	r2, #1
 80012f2:	4619      	mov	r1, r3
 80012f4:	20e0      	movs	r0, #224	@ 0xe0
 80012f6:	f000 fd67 	bl	8001dc8 <BME280_SPI_WriteRegister>
 80012fa:	4603      	mov	r3, r0
 80012fc:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK) return status;
 80012fe:	79fb      	ldrb	r3, [r7, #7]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d001      	beq.n	8001308 <BME280_Init+0x44>
 8001304:	79fb      	ldrb	r3, [r7, #7]
 8001306:	e044      	b.n	8001392 <BME280_Init+0xce>
    
    HAL_Delay(10);
 8001308:	200a      	movs	r0, #10
 800130a:	f003 fc1f 	bl	8004b4c <HAL_Delay>
    
    // Read calibration data
    status = BME280_ReadCalibrationData();
 800130e:	f000 f91b 	bl	8001548 <BME280_ReadCalibrationData>
 8001312:	4603      	mov	r3, r0
 8001314:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK) return status;
 8001316:	79fb      	ldrb	r3, [r7, #7]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d001      	beq.n	8001320 <BME280_Init+0x5c>
 800131c:	79fb      	ldrb	r3, [r7, #7]
 800131e:	e038      	b.n	8001392 <BME280_Init+0xce>
    
    // Set humidity oversampling (x1) 
    uint8_t hum_ctrl = 0x01;
 8001320:	2301      	movs	r3, #1
 8001322:	713b      	strb	r3, [r7, #4]
    status = BME280_SPI_WriteRegister(BME280_REG_CTRL_HUM, &hum_ctrl, 1); 
 8001324:	1d3b      	adds	r3, r7, #4
 8001326:	2201      	movs	r2, #1
 8001328:	4619      	mov	r1, r3
 800132a:	20f2      	movs	r0, #242	@ 0xf2
 800132c:	f000 fd4c 	bl	8001dc8 <BME280_SPI_WriteRegister>
 8001330:	4603      	mov	r3, r0
 8001332:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK) return status;
 8001334:	79fb      	ldrb	r3, [r7, #7]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d001      	beq.n	800133e <BME280_Init+0x7a>
 800133a:	79fb      	ldrb	r3, [r7, #7]
 800133c:	e029      	b.n	8001392 <BME280_Init+0xce>
    
    // Set temperature and pressure oversampling, and forced mode (Temp x1, Press x1, Forced mode)
    uint8_t meas_ctrl = 0x25; // 001 001 01 - temp x1, press x1, forced mode
 800133e:	2325      	movs	r3, #37	@ 0x25
 8001340:	70fb      	strb	r3, [r7, #3]
    status = BME280_SPI_WriteRegister(BME280_REG_CTRL_MEAS, &meas_ctrl, 1);
 8001342:	1cfb      	adds	r3, r7, #3
 8001344:	2201      	movs	r2, #1
 8001346:	4619      	mov	r1, r3
 8001348:	20f4      	movs	r0, #244	@ 0xf4
 800134a:	f000 fd3d 	bl	8001dc8 <BME280_SPI_WriteRegister>
 800134e:	4603      	mov	r3, r0
 8001350:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK) return status;
 8001352:	79fb      	ldrb	r3, [r7, #7]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d001      	beq.n	800135c <BME280_Init+0x98>
 8001358:	79fb      	ldrb	r3, [r7, #7]
 800135a:	e01a      	b.n	8001392 <BME280_Init+0xce>
    
    // Set config register (1000ms standby, filter off)
    uint8_t config_reg = 0xA0;
 800135c:	23a0      	movs	r3, #160	@ 0xa0
 800135e:	70bb      	strb	r3, [r7, #2]
    status = BME280_SPI_WriteRegister(BME280_REG_CONFIG, &config_reg, 1);
 8001360:	1cbb      	adds	r3, r7, #2
 8001362:	2201      	movs	r2, #1
 8001364:	4619      	mov	r1, r3
 8001366:	20f5      	movs	r0, #245	@ 0xf5
 8001368:	f000 fd2e 	bl	8001dc8 <BME280_SPI_WriteRegister>
 800136c:	4603      	mov	r3, r0
 800136e:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK) return status;
 8001370:	79fb      	ldrb	r3, [r7, #7]
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <BME280_Init+0xb6>
 8001376:	79fb      	ldrb	r3, [r7, #7]
 8001378:	e00b      	b.n	8001392 <BME280_Init+0xce>
    
    // Wait for first measurement
    HAL_Delay(100);
 800137a:	2064      	movs	r0, #100	@ 0x64
 800137c:	f003 fbe6 	bl	8004b4c <HAL_Delay>
    if (status != HAL_OK) return status;
 8001380:	79fb      	ldrb	r3, [r7, #7]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <BME280_Init+0xc6>
 8001386:	79fb      	ldrb	r3, [r7, #7]
 8001388:	e003      	b.n	8001392 <BME280_Init+0xce>
    
    calibration_loaded = true;
 800138a:	4b04      	ldr	r3, [pc, #16]	@ (800139c <BME280_Init+0xd8>)
 800138c:	2201      	movs	r2, #1
 800138e:	701a      	strb	r2, [r3, #0]
    return HAL_OK;
 8001390:	2300      	movs	r3, #0
}
 8001392:	4618      	mov	r0, r3
 8001394:	3708      	adds	r7, #8
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	20000234 	.word	0x20000234

080013a0 <BME280_IsConnected>:
/**
  * @brief  Check if BME280 is connected
  * @retval true if connected, false otherwise
  */
bool BME280_IsConnected(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0
    uint8_t chip_id = 0;
 80013a6:	2300      	movs	r3, #0
 80013a8:	71bb      	strb	r3, [r7, #6]
    HAL_StatusTypeDef status = BME280_SPI_ReadRegister(BME280_REG_CHIP_ID, &chip_id, 1);
 80013aa:	1dbb      	adds	r3, r7, #6
 80013ac:	2201      	movs	r2, #1
 80013ae:	4619      	mov	r1, r3
 80013b0:	20d0      	movs	r0, #208	@ 0xd0
 80013b2:	f000 fd3d 	bl	8001e30 <BME280_SPI_ReadRegister>
 80013b6:	4603      	mov	r3, r0
 80013b8:	71fb      	strb	r3, [r7, #7]
    
    return (status == HAL_OK && chip_id == BME280_CHIP_ID_VALUE);
 80013ba:	79fb      	ldrb	r3, [r7, #7]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d104      	bne.n	80013ca <BME280_IsConnected+0x2a>
 80013c0:	79bb      	ldrb	r3, [r7, #6]
 80013c2:	2b60      	cmp	r3, #96	@ 0x60
 80013c4:	d101      	bne.n	80013ca <BME280_IsConnected+0x2a>
 80013c6:	2301      	movs	r3, #1
 80013c8:	e000      	b.n	80013cc <BME280_IsConnected+0x2c>
 80013ca:	2300      	movs	r3, #0
 80013cc:	f003 0301 	and.w	r3, r3, #1
 80013d0:	b2db      	uxtb	r3, r3
}
 80013d2:	4618      	mov	r0, r3
 80013d4:	3708      	adds	r7, #8
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
	...

080013dc <BME280_ReadAll>:
  * @brief  Read all sensor data (temperature, humidity, pressure)
  * @param  data: Pointer to data structure
  * @retval HAL status
  */
HAL_StatusTypeDef BME280_ReadAll(BME280_Data_t* data)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b08c      	sub	sp, #48	@ 0x30
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status;
    uint8_t raw_data[8];
    int32_t adc_T, adc_P, adc_H;
    
    data->valid = false;
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	2200      	movs	r2, #0
 80013e8:	739a      	strb	r2, [r3, #14]
    
    if (!calibration_loaded) {
 80013ea:	4b53      	ldr	r3, [pc, #332]	@ (8001538 <BME280_ReadAll+0x15c>)
 80013ec:	781b      	ldrb	r3, [r3, #0]
 80013ee:	f083 0301 	eor.w	r3, r3, #1
 80013f2:	b2db      	uxtb	r3, r3
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d001      	beq.n	80013fc <BME280_ReadAll+0x20>
        return HAL_ERROR;
 80013f8:	2301      	movs	r3, #1
 80013fa:	e099      	b.n	8001530 <BME280_ReadAll+0x154>
    }
    
    // Trigger forced mode measurement
    uint8_t meas_ctrl = 0x25; // temp x1, press x1, forced mode
 80013fc:	2325      	movs	r3, #37	@ 0x25
 80013fe:	72fb      	strb	r3, [r7, #11]
    status = BME280_SPI_WriteRegister(BME280_REG_CTRL_MEAS, &meas_ctrl, 1);
 8001400:	f107 030b 	add.w	r3, r7, #11
 8001404:	2201      	movs	r2, #1
 8001406:	4619      	mov	r1, r3
 8001408:	20f4      	movs	r0, #244	@ 0xf4
 800140a:	f000 fcdd 	bl	8001dc8 <BME280_SPI_WriteRegister>
 800140e:	4603      	mov	r3, r0
 8001410:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status != HAL_OK) return status;
 8001414:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001418:	2b00      	cmp	r3, #0
 800141a:	d002      	beq.n	8001422 <BME280_ReadAll+0x46>
 800141c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001420:	e086      	b.n	8001530 <BME280_ReadAll+0x154>
    
    // Wait for measurement to complete
    HAL_Delay(10);
 8001422:	200a      	movs	r0, #10
 8001424:	f003 fb92 	bl	8004b4c <HAL_Delay>
    
    // Read all data registers at once (0xF7 to 0xFE)
    status = BME280_SPI_ReadRegister(BME280_REG_PRESS_MSB, raw_data, 8);
 8001428:	f107 030c 	add.w	r3, r7, #12
 800142c:	2208      	movs	r2, #8
 800142e:	4619      	mov	r1, r3
 8001430:	20f7      	movs	r0, #247	@ 0xf7
 8001432:	f000 fcfd 	bl	8001e30 <BME280_SPI_ReadRegister>
 8001436:	4603      	mov	r3, r0
 8001438:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status != HAL_OK) return status;
 800143c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001440:	2b00      	cmp	r3, #0
 8001442:	d002      	beq.n	800144a <BME280_ReadAll+0x6e>
 8001444:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001448:	e072      	b.n	8001530 <BME280_ReadAll+0x154>
    
    // Parse raw data
    adc_P = (raw_data[0] << 12) | (raw_data[1] << 4) | (raw_data[2] >> 4);
 800144a:	7b3b      	ldrb	r3, [r7, #12]
 800144c:	031a      	lsls	r2, r3, #12
 800144e:	7b7b      	ldrb	r3, [r7, #13]
 8001450:	011b      	lsls	r3, r3, #4
 8001452:	4313      	orrs	r3, r2
 8001454:	7bba      	ldrb	r2, [r7, #14]
 8001456:	0912      	lsrs	r2, r2, #4
 8001458:	b2d2      	uxtb	r2, r2
 800145a:	4313      	orrs	r3, r2
 800145c:	62bb      	str	r3, [r7, #40]	@ 0x28
    adc_T = (raw_data[3] << 12) | (raw_data[4] << 4) | (raw_data[5] >> 4);
 800145e:	7bfb      	ldrb	r3, [r7, #15]
 8001460:	031a      	lsls	r2, r3, #12
 8001462:	7c3b      	ldrb	r3, [r7, #16]
 8001464:	011b      	lsls	r3, r3, #4
 8001466:	4313      	orrs	r3, r2
 8001468:	7c7a      	ldrb	r2, [r7, #17]
 800146a:	0912      	lsrs	r2, r2, #4
 800146c:	b2d2      	uxtb	r2, r2
 800146e:	4313      	orrs	r3, r2
 8001470:	627b      	str	r3, [r7, #36]	@ 0x24
    adc_H = (raw_data[6] << 8) | raw_data[7];
 8001472:	7cbb      	ldrb	r3, [r7, #18]
 8001474:	021b      	lsls	r3, r3, #8
 8001476:	7cfa      	ldrb	r2, [r7, #19]
 8001478:	4313      	orrs	r3, r2
 800147a:	623b      	str	r3, [r7, #32]
    
    // Skip if data is invalid (all bits set)
    if (adc_T == 0x80000 || adc_P == 0x80000 || adc_H == 0x8000) {
 800147c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800147e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8001482:	d007      	beq.n	8001494 <BME280_ReadAll+0xb8>
 8001484:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001486:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800148a:	d003      	beq.n	8001494 <BME280_ReadAll+0xb8>
 800148c:	6a3b      	ldr	r3, [r7, #32]
 800148e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001492:	d101      	bne.n	8001498 <BME280_ReadAll+0xbc>
        return HAL_ERROR;
 8001494:	2301      	movs	r3, #1
 8001496:	e04b      	b.n	8001530 <BME280_ReadAll+0x154>
    }
    
    // Compensate temperature first (needed for pressure and humidity)
    int32_t temp_int = BME280_CompensateTemperature(adc_T);
 8001498:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800149a:	f000 f93d 	bl	8001718 <BME280_CompensateTemperature>
 800149e:	61f8      	str	r0, [r7, #28]
    data->temperature = temp_int / 100.0f;
 80014a0:	69fb      	ldr	r3, [r7, #28]
 80014a2:	ee07 3a90 	vmov	s15, r3
 80014a6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014aa:	eddf 6a24 	vldr	s13, [pc, #144]	@ 800153c <BME280_ReadAll+0x160>
 80014ae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	edc3 7a00 	vstr	s15, [r3]
    
    // Compensate pressure
    uint32_t press_int = BME280_CompensatePressure(adc_P);
 80014b8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80014ba:	f000 f96b 	bl	8001794 <BME280_CompensatePressure>
 80014be:	61b8      	str	r0, [r7, #24]
    data->pressure = press_int / 256.0f / 100.0f; // Convert to hPa
 80014c0:	69bb      	ldr	r3, [r7, #24]
 80014c2:	ee07 3a90 	vmov	s15, r3
 80014c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014ca:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 8001540 <BME280_ReadAll+0x164>
 80014ce:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80014d2:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 800153c <BME280_ReadAll+0x160>
 80014d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	edc3 7a02 	vstr	s15, [r3, #8]
    
    // Compensate humidity
    uint32_t hum_int = BME280_CompensateHumidity(adc_H);
 80014e0:	6a38      	ldr	r0, [r7, #32]
 80014e2:	f000 fc0f 	bl	8001d04 <BME280_CompensateHumidity>
 80014e6:	6178      	str	r0, [r7, #20]
    data->humidity = hum_int / 1024.0f;
 80014e8:	697b      	ldr	r3, [r7, #20]
 80014ea:	ee07 3a90 	vmov	s15, r3
 80014ee:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80014f2:	eddf 6a14 	vldr	s13, [pc, #80]	@ 8001544 <BME280_ReadAll+0x168>
 80014f6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	edc3 7a01 	vstr	s15, [r3, #4]
    
    // Read status
    status = BME280_SPI_ReadRegister(BME280_REG_STATUS, &data->status, 1);
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	330d      	adds	r3, #13
 8001504:	2201      	movs	r2, #1
 8001506:	4619      	mov	r1, r3
 8001508:	20f3      	movs	r0, #243	@ 0xf3
 800150a:	f000 fc91 	bl	8001e30 <BME280_SPI_ReadRegister>
 800150e:	4603      	mov	r3, r0
 8001510:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status != HAL_OK) return status;
 8001514:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001518:	2b00      	cmp	r3, #0
 800151a:	d002      	beq.n	8001522 <BME280_ReadAll+0x146>
 800151c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001520:	e006      	b.n	8001530 <BME280_ReadAll+0x154>
    
    data->chip_id = BME280_CHIP_ID;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	2260      	movs	r2, #96	@ 0x60
 8001526:	731a      	strb	r2, [r3, #12]
    data->valid = true;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	2201      	movs	r2, #1
 800152c:	739a      	strb	r2, [r3, #14]
    
    return HAL_OK;
 800152e:	2300      	movs	r3, #0
}
 8001530:	4618      	mov	r0, r3
 8001532:	3730      	adds	r7, #48	@ 0x30
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}
 8001538:	20000234 	.word	0x20000234
 800153c:	42c80000 	.word	0x42c80000
 8001540:	43800000 	.word	0x43800000
 8001544:	44800000 	.word	0x44800000

08001548 <BME280_ReadCalibrationData>:
/**
  * @brief  Read calibration data from BME280
  * @retval HAL status
  */
static HAL_StatusTypeDef BME280_ReadCalibrationData(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b08a      	sub	sp, #40	@ 0x28
 800154c:	af00      	add	r7, sp, #0
    uint8_t calib_data[24];
    uint8_t calib_data_h[7];
    uint8_t dig_H1_data;
    
    // Read calibration data for temperature and pressure (0x88 to 0x9F) - 24 bytes
    status = BME280_SPI_ReadRegister(BME280_REG_CALIB_00, calib_data, 24);
 800154e:	f107 030c 	add.w	r3, r7, #12
 8001552:	2218      	movs	r2, #24
 8001554:	4619      	mov	r1, r3
 8001556:	2088      	movs	r0, #136	@ 0x88
 8001558:	f000 fc6a 	bl	8001e30 <BME280_SPI_ReadRegister>
 800155c:	4603      	mov	r3, r0
 800155e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (status != HAL_OK) return status;
 8001562:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001566:	2b00      	cmp	r3, #0
 8001568:	d002      	beq.n	8001570 <BME280_ReadCalibrationData+0x28>
 800156a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800156e:	e0cc      	b.n	800170a <BME280_ReadCalibrationData+0x1c2>
    
    // Read dig_H1 from 0xA1
    status = BME280_SPI_ReadRegister(BME280_REG_CALIB_25, &dig_H1_data, 1);
 8001570:	1cfb      	adds	r3, r7, #3
 8001572:	2201      	movs	r2, #1
 8001574:	4619      	mov	r1, r3
 8001576:	20a1      	movs	r0, #161	@ 0xa1
 8001578:	f000 fc5a 	bl	8001e30 <BME280_SPI_ReadRegister>
 800157c:	4603      	mov	r3, r0
 800157e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (status != HAL_OK) return status;
 8001582:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001586:	2b00      	cmp	r3, #0
 8001588:	d002      	beq.n	8001590 <BME280_ReadCalibrationData+0x48>
 800158a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800158e:	e0bc      	b.n	800170a <BME280_ReadCalibrationData+0x1c2>
    
    // Read calibration data for humidity (0xE1 to 0xE7) - 7 bytes  
    status = BME280_SPI_ReadRegister(BME280_REG_CALIB_26, calib_data_h, 7);
 8001590:	1d3b      	adds	r3, r7, #4
 8001592:	2207      	movs	r2, #7
 8001594:	4619      	mov	r1, r3
 8001596:	20e1      	movs	r0, #225	@ 0xe1
 8001598:	f000 fc4a 	bl	8001e30 <BME280_SPI_ReadRegister>
 800159c:	4603      	mov	r3, r0
 800159e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (status != HAL_OK) return status;
 80015a2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d002      	beq.n	80015b0 <BME280_ReadCalibrationData+0x68>
 80015aa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80015ae:	e0ac      	b.n	800170a <BME280_ReadCalibrationData+0x1c2>
    
    // Parse temperature calibration data
    cal_data.dig_T1 = (calib_data[1] << 8) | calib_data[0];
 80015b0:	7b7b      	ldrb	r3, [r7, #13]
 80015b2:	b21b      	sxth	r3, r3
 80015b4:	021b      	lsls	r3, r3, #8
 80015b6:	b21a      	sxth	r2, r3
 80015b8:	7b3b      	ldrb	r3, [r7, #12]
 80015ba:	b21b      	sxth	r3, r3
 80015bc:	4313      	orrs	r3, r2
 80015be:	b21b      	sxth	r3, r3
 80015c0:	b29a      	uxth	r2, r3
 80015c2:	4b54      	ldr	r3, [pc, #336]	@ (8001714 <BME280_ReadCalibrationData+0x1cc>)
 80015c4:	801a      	strh	r2, [r3, #0]
    cal_data.dig_T2 = (calib_data[3] << 8) | calib_data[2];
 80015c6:	7bfb      	ldrb	r3, [r7, #15]
 80015c8:	b21b      	sxth	r3, r3
 80015ca:	021b      	lsls	r3, r3, #8
 80015cc:	b21a      	sxth	r2, r3
 80015ce:	7bbb      	ldrb	r3, [r7, #14]
 80015d0:	b21b      	sxth	r3, r3
 80015d2:	4313      	orrs	r3, r2
 80015d4:	b21a      	sxth	r2, r3
 80015d6:	4b4f      	ldr	r3, [pc, #316]	@ (8001714 <BME280_ReadCalibrationData+0x1cc>)
 80015d8:	805a      	strh	r2, [r3, #2]
    cal_data.dig_T3 = (calib_data[5] << 8) | calib_data[4];
 80015da:	7c7b      	ldrb	r3, [r7, #17]
 80015dc:	b21b      	sxth	r3, r3
 80015de:	021b      	lsls	r3, r3, #8
 80015e0:	b21a      	sxth	r2, r3
 80015e2:	7c3b      	ldrb	r3, [r7, #16]
 80015e4:	b21b      	sxth	r3, r3
 80015e6:	4313      	orrs	r3, r2
 80015e8:	b21a      	sxth	r2, r3
 80015ea:	4b4a      	ldr	r3, [pc, #296]	@ (8001714 <BME280_ReadCalibrationData+0x1cc>)
 80015ec:	809a      	strh	r2, [r3, #4]
    
    // Parse pressure calibration data
    cal_data.dig_P1 = (calib_data[7] << 8) | calib_data[6];
 80015ee:	7cfb      	ldrb	r3, [r7, #19]
 80015f0:	b21b      	sxth	r3, r3
 80015f2:	021b      	lsls	r3, r3, #8
 80015f4:	b21a      	sxth	r2, r3
 80015f6:	7cbb      	ldrb	r3, [r7, #18]
 80015f8:	b21b      	sxth	r3, r3
 80015fa:	4313      	orrs	r3, r2
 80015fc:	b21b      	sxth	r3, r3
 80015fe:	b29a      	uxth	r2, r3
 8001600:	4b44      	ldr	r3, [pc, #272]	@ (8001714 <BME280_ReadCalibrationData+0x1cc>)
 8001602:	80da      	strh	r2, [r3, #6]
    cal_data.dig_P2 = (calib_data[9] << 8) | calib_data[8];
 8001604:	7d7b      	ldrb	r3, [r7, #21]
 8001606:	b21b      	sxth	r3, r3
 8001608:	021b      	lsls	r3, r3, #8
 800160a:	b21a      	sxth	r2, r3
 800160c:	7d3b      	ldrb	r3, [r7, #20]
 800160e:	b21b      	sxth	r3, r3
 8001610:	4313      	orrs	r3, r2
 8001612:	b21a      	sxth	r2, r3
 8001614:	4b3f      	ldr	r3, [pc, #252]	@ (8001714 <BME280_ReadCalibrationData+0x1cc>)
 8001616:	811a      	strh	r2, [r3, #8]
    cal_data.dig_P3 = (calib_data[11] << 8) | calib_data[10];
 8001618:	7dfb      	ldrb	r3, [r7, #23]
 800161a:	b21b      	sxth	r3, r3
 800161c:	021b      	lsls	r3, r3, #8
 800161e:	b21a      	sxth	r2, r3
 8001620:	7dbb      	ldrb	r3, [r7, #22]
 8001622:	b21b      	sxth	r3, r3
 8001624:	4313      	orrs	r3, r2
 8001626:	b21a      	sxth	r2, r3
 8001628:	4b3a      	ldr	r3, [pc, #232]	@ (8001714 <BME280_ReadCalibrationData+0x1cc>)
 800162a:	815a      	strh	r2, [r3, #10]
    cal_data.dig_P4 = (calib_data[13] << 8) | calib_data[12];
 800162c:	7e7b      	ldrb	r3, [r7, #25]
 800162e:	b21b      	sxth	r3, r3
 8001630:	021b      	lsls	r3, r3, #8
 8001632:	b21a      	sxth	r2, r3
 8001634:	7e3b      	ldrb	r3, [r7, #24]
 8001636:	b21b      	sxth	r3, r3
 8001638:	4313      	orrs	r3, r2
 800163a:	b21a      	sxth	r2, r3
 800163c:	4b35      	ldr	r3, [pc, #212]	@ (8001714 <BME280_ReadCalibrationData+0x1cc>)
 800163e:	819a      	strh	r2, [r3, #12]
    cal_data.dig_P5 = (calib_data[15] << 8) | calib_data[14];
 8001640:	7efb      	ldrb	r3, [r7, #27]
 8001642:	b21b      	sxth	r3, r3
 8001644:	021b      	lsls	r3, r3, #8
 8001646:	b21a      	sxth	r2, r3
 8001648:	7ebb      	ldrb	r3, [r7, #26]
 800164a:	b21b      	sxth	r3, r3
 800164c:	4313      	orrs	r3, r2
 800164e:	b21a      	sxth	r2, r3
 8001650:	4b30      	ldr	r3, [pc, #192]	@ (8001714 <BME280_ReadCalibrationData+0x1cc>)
 8001652:	81da      	strh	r2, [r3, #14]
    cal_data.dig_P6 = (calib_data[17] << 8) | calib_data[16];
 8001654:	7f7b      	ldrb	r3, [r7, #29]
 8001656:	b21b      	sxth	r3, r3
 8001658:	021b      	lsls	r3, r3, #8
 800165a:	b21a      	sxth	r2, r3
 800165c:	7f3b      	ldrb	r3, [r7, #28]
 800165e:	b21b      	sxth	r3, r3
 8001660:	4313      	orrs	r3, r2
 8001662:	b21a      	sxth	r2, r3
 8001664:	4b2b      	ldr	r3, [pc, #172]	@ (8001714 <BME280_ReadCalibrationData+0x1cc>)
 8001666:	821a      	strh	r2, [r3, #16]
    cal_data.dig_P7 = (calib_data[19] << 8) | calib_data[18];
 8001668:	7ffb      	ldrb	r3, [r7, #31]
 800166a:	b21b      	sxth	r3, r3
 800166c:	021b      	lsls	r3, r3, #8
 800166e:	b21a      	sxth	r2, r3
 8001670:	7fbb      	ldrb	r3, [r7, #30]
 8001672:	b21b      	sxth	r3, r3
 8001674:	4313      	orrs	r3, r2
 8001676:	b21a      	sxth	r2, r3
 8001678:	4b26      	ldr	r3, [pc, #152]	@ (8001714 <BME280_ReadCalibrationData+0x1cc>)
 800167a:	825a      	strh	r2, [r3, #18]
    cal_data.dig_P8 = (calib_data[21] << 8) | calib_data[20];
 800167c:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001680:	b21b      	sxth	r3, r3
 8001682:	021b      	lsls	r3, r3, #8
 8001684:	b21a      	sxth	r2, r3
 8001686:	f897 3020 	ldrb.w	r3, [r7, #32]
 800168a:	b21b      	sxth	r3, r3
 800168c:	4313      	orrs	r3, r2
 800168e:	b21a      	sxth	r2, r3
 8001690:	4b20      	ldr	r3, [pc, #128]	@ (8001714 <BME280_ReadCalibrationData+0x1cc>)
 8001692:	829a      	strh	r2, [r3, #20]
    cal_data.dig_P9 = (calib_data[23] << 8) | calib_data[22];
 8001694:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001698:	b21b      	sxth	r3, r3
 800169a:	021b      	lsls	r3, r3, #8
 800169c:	b21a      	sxth	r2, r3
 800169e:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80016a2:	b21b      	sxth	r3, r3
 80016a4:	4313      	orrs	r3, r2
 80016a6:	b21a      	sxth	r2, r3
 80016a8:	4b1a      	ldr	r3, [pc, #104]	@ (8001714 <BME280_ReadCalibrationData+0x1cc>)
 80016aa:	82da      	strh	r2, [r3, #22]
    
    // Parse humidity calibration data
    cal_data.dig_H1 = dig_H1_data; // From 0xA1
 80016ac:	78fa      	ldrb	r2, [r7, #3]
 80016ae:	4b19      	ldr	r3, [pc, #100]	@ (8001714 <BME280_ReadCalibrationData+0x1cc>)
 80016b0:	761a      	strb	r2, [r3, #24]
    cal_data.dig_H2 = (calib_data_h[1] << 8) | calib_data_h[0];
 80016b2:	797b      	ldrb	r3, [r7, #5]
 80016b4:	b21b      	sxth	r3, r3
 80016b6:	021b      	lsls	r3, r3, #8
 80016b8:	b21a      	sxth	r2, r3
 80016ba:	793b      	ldrb	r3, [r7, #4]
 80016bc:	b21b      	sxth	r3, r3
 80016be:	4313      	orrs	r3, r2
 80016c0:	b21a      	sxth	r2, r3
 80016c2:	4b14      	ldr	r3, [pc, #80]	@ (8001714 <BME280_ReadCalibrationData+0x1cc>)
 80016c4:	835a      	strh	r2, [r3, #26]
    cal_data.dig_H3 = calib_data_h[2];
 80016c6:	79ba      	ldrb	r2, [r7, #6]
 80016c8:	4b12      	ldr	r3, [pc, #72]	@ (8001714 <BME280_ReadCalibrationData+0x1cc>)
 80016ca:	771a      	strb	r2, [r3, #28]
    cal_data.dig_H4 = (calib_data_h[3] << 4) | (calib_data_h[4] & 0x0F);
 80016cc:	79fb      	ldrb	r3, [r7, #7]
 80016ce:	b21b      	sxth	r3, r3
 80016d0:	011b      	lsls	r3, r3, #4
 80016d2:	b21a      	sxth	r2, r3
 80016d4:	7a3b      	ldrb	r3, [r7, #8]
 80016d6:	b21b      	sxth	r3, r3
 80016d8:	f003 030f 	and.w	r3, r3, #15
 80016dc:	b21b      	sxth	r3, r3
 80016de:	4313      	orrs	r3, r2
 80016e0:	b21a      	sxth	r2, r3
 80016e2:	4b0c      	ldr	r3, [pc, #48]	@ (8001714 <BME280_ReadCalibrationData+0x1cc>)
 80016e4:	83da      	strh	r2, [r3, #30]
    cal_data.dig_H5 = (calib_data_h[5] << 4) | (calib_data_h[4] >> 4);
 80016e6:	7a7b      	ldrb	r3, [r7, #9]
 80016e8:	b21b      	sxth	r3, r3
 80016ea:	011b      	lsls	r3, r3, #4
 80016ec:	b21a      	sxth	r2, r3
 80016ee:	7a3b      	ldrb	r3, [r7, #8]
 80016f0:	091b      	lsrs	r3, r3, #4
 80016f2:	b2db      	uxtb	r3, r3
 80016f4:	b21b      	sxth	r3, r3
 80016f6:	4313      	orrs	r3, r2
 80016f8:	b21a      	sxth	r2, r3
 80016fa:	4b06      	ldr	r3, [pc, #24]	@ (8001714 <BME280_ReadCalibrationData+0x1cc>)
 80016fc:	841a      	strh	r2, [r3, #32]
    cal_data.dig_H6 = calib_data_h[6];
 80016fe:	7abb      	ldrb	r3, [r7, #10]
 8001700:	b25a      	sxtb	r2, r3
 8001702:	4b04      	ldr	r3, [pc, #16]	@ (8001714 <BME280_ReadCalibrationData+0x1cc>)
 8001704:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
    
    return HAL_OK;
 8001708:	2300      	movs	r3, #0
}
 800170a:	4618      	mov	r0, r3
 800170c:	3728      	adds	r7, #40	@ 0x28
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	20000210 	.word	0x20000210

08001718 <BME280_CompensateTemperature>:
  * @brief  Compensate temperature reading
  * @param  adc_T: Raw temperature ADC value
  * @retval Compensated temperature in 0.01C
  */
static int32_t BME280_CompensateTemperature(int32_t adc_T)
{
 8001718:	b480      	push	{r7}
 800171a:	b087      	sub	sp, #28
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
    int32_t var1, var2, T;
    
    var1 = ((((adc_T >> 3) - ((int32_t)cal_data.dig_T1 << 1))) * ((int32_t)cal_data.dig_T2)) >> 11;
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	10da      	asrs	r2, r3, #3
 8001724:	4b19      	ldr	r3, [pc, #100]	@ (800178c <BME280_CompensateTemperature+0x74>)
 8001726:	881b      	ldrh	r3, [r3, #0]
 8001728:	005b      	lsls	r3, r3, #1
 800172a:	1ad3      	subs	r3, r2, r3
 800172c:	4a17      	ldr	r2, [pc, #92]	@ (800178c <BME280_CompensateTemperature+0x74>)
 800172e:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 8001732:	fb02 f303 	mul.w	r3, r2, r3
 8001736:	12db      	asrs	r3, r3, #11
 8001738:	617b      	str	r3, [r7, #20]
    var2 = (((((adc_T >> 4) - ((int32_t)cal_data.dig_T1)) * 
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	111b      	asrs	r3, r3, #4
 800173e:	4a13      	ldr	r2, [pc, #76]	@ (800178c <BME280_CompensateTemperature+0x74>)
 8001740:	8812      	ldrh	r2, [r2, #0]
 8001742:	1a9b      	subs	r3, r3, r2
              ((adc_T >> 4) - ((int32_t)cal_data.dig_T1))) >> 12) * 
 8001744:	687a      	ldr	r2, [r7, #4]
 8001746:	1112      	asrs	r2, r2, #4
 8001748:	4910      	ldr	r1, [pc, #64]	@ (800178c <BME280_CompensateTemperature+0x74>)
 800174a:	8809      	ldrh	r1, [r1, #0]
 800174c:	1a52      	subs	r2, r2, r1
    var2 = (((((adc_T >> 4) - ((int32_t)cal_data.dig_T1)) * 
 800174e:	fb02 f303 	mul.w	r3, r2, r3
              ((adc_T >> 4) - ((int32_t)cal_data.dig_T1))) >> 12) * 
 8001752:	131b      	asrs	r3, r3, #12
              ((int32_t)cal_data.dig_T3)) >> 14;
 8001754:	4a0d      	ldr	r2, [pc, #52]	@ (800178c <BME280_CompensateTemperature+0x74>)
 8001756:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
              ((adc_T >> 4) - ((int32_t)cal_data.dig_T1))) >> 12) * 
 800175a:	fb02 f303 	mul.w	r3, r2, r3
    var2 = (((((adc_T >> 4) - ((int32_t)cal_data.dig_T1)) * 
 800175e:	139b      	asrs	r3, r3, #14
 8001760:	613b      	str	r3, [r7, #16]
    
    t_fine = var1 + var2;
 8001762:	697a      	ldr	r2, [r7, #20]
 8001764:	693b      	ldr	r3, [r7, #16]
 8001766:	4413      	add	r3, r2
 8001768:	4a09      	ldr	r2, [pc, #36]	@ (8001790 <BME280_CompensateTemperature+0x78>)
 800176a:	6013      	str	r3, [r2, #0]
    T = (t_fine * 5 + 128) >> 8;
 800176c:	4b08      	ldr	r3, [pc, #32]	@ (8001790 <BME280_CompensateTemperature+0x78>)
 800176e:	681a      	ldr	r2, [r3, #0]
 8001770:	4613      	mov	r3, r2
 8001772:	009b      	lsls	r3, r3, #2
 8001774:	4413      	add	r3, r2
 8001776:	3380      	adds	r3, #128	@ 0x80
 8001778:	121b      	asrs	r3, r3, #8
 800177a:	60fb      	str	r3, [r7, #12]
    
    return T;
 800177c:	68fb      	ldr	r3, [r7, #12]
}
 800177e:	4618      	mov	r0, r3
 8001780:	371c      	adds	r7, #28
 8001782:	46bd      	mov	sp, r7
 8001784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001788:	4770      	bx	lr
 800178a:	bf00      	nop
 800178c:	20000210 	.word	0x20000210
 8001790:	20000238 	.word	0x20000238

08001794 <BME280_CompensatePressure>:
  * @brief  Compensate pressure reading
  * @param  adc_P: Raw pressure ADC value
  * @retval Compensated pressure in Pa (Q24.8 format)
  */
static uint32_t BME280_CompensatePressure(int32_t adc_P)
{
 8001794:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001798:	b0ca      	sub	sp, #296	@ 0x128
 800179a:	af00      	add	r7, sp, #0
 800179c:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
    int64_t var1, var2, p;
    
    var1 = ((int64_t)t_fine) - 128000;
 80017a0:	4baf      	ldr	r3, [pc, #700]	@ (8001a60 <BME280_CompensatePressure+0x2cc>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	17da      	asrs	r2, r3, #31
 80017a6:	461c      	mov	r4, r3
 80017a8:	4615      	mov	r5, r2
 80017aa:	f5b4 3afa 	subs.w	sl, r4, #128000	@ 0x1f400
 80017ae:	f145 3bff 	adc.w	fp, r5, #4294967295
 80017b2:	e9c7 ab48 	strd	sl, fp, [r7, #288]	@ 0x120
    var2 = var1 * var1 * (int64_t)cal_data.dig_P6;
 80017b6:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 80017ba:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80017be:	fb03 f102 	mul.w	r1, r3, r2
 80017c2:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 80017c6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80017ca:	fb02 f303 	mul.w	r3, r2, r3
 80017ce:	18ca      	adds	r2, r1, r3
 80017d0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80017d4:	fba3 8903 	umull	r8, r9, r3, r3
 80017d8:	eb02 0309 	add.w	r3, r2, r9
 80017dc:	4699      	mov	r9, r3
 80017de:	4ba1      	ldr	r3, [pc, #644]	@ (8001a64 <BME280_CompensatePressure+0x2d0>)
 80017e0:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80017e4:	b21b      	sxth	r3, r3
 80017e6:	17da      	asrs	r2, r3, #31
 80017e8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80017ec:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80017f0:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 80017f4:	4603      	mov	r3, r0
 80017f6:	fb03 f209 	mul.w	r2, r3, r9
 80017fa:	460b      	mov	r3, r1
 80017fc:	fb08 f303 	mul.w	r3, r8, r3
 8001800:	4413      	add	r3, r2
 8001802:	4602      	mov	r2, r0
 8001804:	fba8 1202 	umull	r1, r2, r8, r2
 8001808:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800180c:	460a      	mov	r2, r1
 800180e:	f8c7 20c0 	str.w	r2, [r7, #192]	@ 0xc0
 8001812:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8001816:	4413      	add	r3, r2
 8001818:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800181c:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	@ 0xc0
 8001820:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
 8001824:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    var2 = var2 + ((var1 * (int64_t)cal_data.dig_P5) << 17);
 8001828:	4b8e      	ldr	r3, [pc, #568]	@ (8001a64 <BME280_CompensatePressure+0x2d0>)
 800182a:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800182e:	b21b      	sxth	r3, r3
 8001830:	17da      	asrs	r2, r3, #31
 8001832:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001836:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 800183a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800183e:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 8001842:	462a      	mov	r2, r5
 8001844:	fb02 f203 	mul.w	r2, r2, r3
 8001848:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800184c:	4621      	mov	r1, r4
 800184e:	fb01 f303 	mul.w	r3, r1, r3
 8001852:	441a      	add	r2, r3
 8001854:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001858:	4621      	mov	r1, r4
 800185a:	fba3 1301 	umull	r1, r3, r3, r1
 800185e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001862:	460b      	mov	r3, r1
 8001864:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8001868:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800186c:	18d3      	adds	r3, r2, r3
 800186e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001872:	f04f 0000 	mov.w	r0, #0
 8001876:	f04f 0100 	mov.w	r1, #0
 800187a:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 800187e:	462b      	mov	r3, r5
 8001880:	0459      	lsls	r1, r3, #17
 8001882:	4623      	mov	r3, r4
 8001884:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 8001888:	4623      	mov	r3, r4
 800188a:	0458      	lsls	r0, r3, #17
 800188c:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001890:	1814      	adds	r4, r2, r0
 8001892:	643c      	str	r4, [r7, #64]	@ 0x40
 8001894:	414b      	adcs	r3, r1
 8001896:	647b      	str	r3, [r7, #68]	@ 0x44
 8001898:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 800189c:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    var2 = var2 + (((int64_t)cal_data.dig_P4) << 35);
 80018a0:	4b70      	ldr	r3, [pc, #448]	@ (8001a64 <BME280_CompensatePressure+0x2d0>)
 80018a2:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80018a6:	b21b      	sxth	r3, r3
 80018a8:	17da      	asrs	r2, r3, #31
 80018aa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80018ae:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80018b2:	f04f 0000 	mov.w	r0, #0
 80018b6:	f04f 0100 	mov.w	r1, #0
 80018ba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80018be:	00d9      	lsls	r1, r3, #3
 80018c0:	2000      	movs	r0, #0
 80018c2:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 80018c6:	1814      	adds	r4, r2, r0
 80018c8:	63bc      	str	r4, [r7, #56]	@ 0x38
 80018ca:	414b      	adcs	r3, r1
 80018cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80018ce:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 80018d2:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    var1 = ((var1 * var1 * (int64_t)cal_data.dig_P3) >> 8) + ((var1 * (int64_t)cal_data.dig_P2) << 12);
 80018d6:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 80018da:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80018de:	fb03 f102 	mul.w	r1, r3, r2
 80018e2:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 80018e6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80018ea:	fb02 f303 	mul.w	r3, r2, r3
 80018ee:	18ca      	adds	r2, r1, r3
 80018f0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80018f4:	fba3 1303 	umull	r1, r3, r3, r3
 80018f8:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80018fc:	460b      	mov	r3, r1
 80018fe:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8001902:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001906:	18d3      	adds	r3, r2, r3
 8001908:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800190c:	4b55      	ldr	r3, [pc, #340]	@ (8001a64 <BME280_CompensatePressure+0x2d0>)
 800190e:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001912:	b21b      	sxth	r3, r3
 8001914:	17da      	asrs	r2, r3, #31
 8001916:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800191a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800191e:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	@ 0xf8
 8001922:	462b      	mov	r3, r5
 8001924:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8001928:	4642      	mov	r2, r8
 800192a:	fb02 f203 	mul.w	r2, r2, r3
 800192e:	464b      	mov	r3, r9
 8001930:	4621      	mov	r1, r4
 8001932:	fb01 f303 	mul.w	r3, r1, r3
 8001936:	4413      	add	r3, r2
 8001938:	4622      	mov	r2, r4
 800193a:	4641      	mov	r1, r8
 800193c:	fba2 1201 	umull	r1, r2, r2, r1
 8001940:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8001944:	460a      	mov	r2, r1
 8001946:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 800194a:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 800194e:	4413      	add	r3, r2
 8001950:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8001954:	f04f 0000 	mov.w	r0, #0
 8001958:	f04f 0100 	mov.w	r1, #0
 800195c:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 8001960:	4623      	mov	r3, r4
 8001962:	0a18      	lsrs	r0, r3, #8
 8001964:	462b      	mov	r3, r5
 8001966:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 800196a:	462b      	mov	r3, r5
 800196c:	1219      	asrs	r1, r3, #8
 800196e:	4b3d      	ldr	r3, [pc, #244]	@ (8001a64 <BME280_CompensatePressure+0x2d0>)
 8001970:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001974:	b21b      	sxth	r3, r3
 8001976:	17da      	asrs	r2, r3, #31
 8001978:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800197c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001980:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001984:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	@ 0x98
 8001988:	464a      	mov	r2, r9
 800198a:	fb02 f203 	mul.w	r2, r2, r3
 800198e:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001992:	4644      	mov	r4, r8
 8001994:	fb04 f303 	mul.w	r3, r4, r3
 8001998:	441a      	add	r2, r3
 800199a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800199e:	4644      	mov	r4, r8
 80019a0:	fba3 4304 	umull	r4, r3, r3, r4
 80019a4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80019a8:	4623      	mov	r3, r4
 80019aa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80019ae:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80019b2:	18d3      	adds	r3, r2, r3
 80019b4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80019b8:	f04f 0200 	mov.w	r2, #0
 80019bc:	f04f 0300 	mov.w	r3, #0
 80019c0:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 80019c4:	464c      	mov	r4, r9
 80019c6:	0323      	lsls	r3, r4, #12
 80019c8:	4644      	mov	r4, r8
 80019ca:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 80019ce:	4644      	mov	r4, r8
 80019d0:	0322      	lsls	r2, r4, #12
 80019d2:	1884      	adds	r4, r0, r2
 80019d4:	633c      	str	r4, [r7, #48]	@ 0x30
 80019d6:	eb41 0303 	adc.w	r3, r1, r3
 80019da:	637b      	str	r3, [r7, #52]	@ 0x34
 80019dc:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 80019e0:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
    var1 = (((((int64_t)1) << 47) + var1)) * ((int64_t)cal_data.dig_P1) >> 33;
 80019e4:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80019e8:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 80019ec:	f8c7 1094 	str.w	r1, [r7, #148]	@ 0x94
 80019f0:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 80019f4:	4b1b      	ldr	r3, [pc, #108]	@ (8001a64 <BME280_CompensatePressure+0x2d0>)
 80019f6:	88db      	ldrh	r3, [r3, #6]
 80019f8:	b29b      	uxth	r3, r3
 80019fa:	2200      	movs	r2, #0
 80019fc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001a00:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001a04:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001a08:	462b      	mov	r3, r5
 8001a0a:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8001a0e:	4642      	mov	r2, r8
 8001a10:	fb02 f203 	mul.w	r2, r2, r3
 8001a14:	464b      	mov	r3, r9
 8001a16:	4621      	mov	r1, r4
 8001a18:	fb01 f303 	mul.w	r3, r1, r3
 8001a1c:	4413      	add	r3, r2
 8001a1e:	4622      	mov	r2, r4
 8001a20:	4641      	mov	r1, r8
 8001a22:	fba2 1201 	umull	r1, r2, r2, r1
 8001a26:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 8001a2a:	460a      	mov	r2, r1
 8001a2c:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 8001a30:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8001a34:	4413      	add	r3, r2
 8001a36:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001a3a:	f04f 0200 	mov.w	r2, #0
 8001a3e:	f04f 0300 	mov.w	r3, #0
 8001a42:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8001a46:	4629      	mov	r1, r5
 8001a48:	104a      	asrs	r2, r1, #1
 8001a4a:	4629      	mov	r1, r5
 8001a4c:	17cb      	asrs	r3, r1, #31
 8001a4e:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
    
    if (var1 == 0) {
 8001a52:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001a56:	4313      	orrs	r3, r2
 8001a58:	d106      	bne.n	8001a68 <BME280_CompensatePressure+0x2d4>
        return 0; // Avoid division by zero
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	e14a      	b.n	8001cf4 <BME280_CompensatePressure+0x560>
 8001a5e:	bf00      	nop
 8001a60:	20000238 	.word	0x20000238
 8001a64:	20000210 	.word	0x20000210
    }
    
    p = 1048576 - adc_P;
 8001a68:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001a6c:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 8001a70:	17da      	asrs	r2, r3, #31
 8001a72:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001a74:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001a76:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8001a7a:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
    p = (((p << 31) - var2) * 3125) / var1;
 8001a7e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001a82:	105b      	asrs	r3, r3, #1
 8001a84:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001a88:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001a8c:	07db      	lsls	r3, r3, #31
 8001a8e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001a92:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001a96:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 8001a9a:	4621      	mov	r1, r4
 8001a9c:	1a89      	subs	r1, r1, r2
 8001a9e:	67b9      	str	r1, [r7, #120]	@ 0x78
 8001aa0:	4629      	mov	r1, r5
 8001aa2:	eb61 0303 	sbc.w	r3, r1, r3
 8001aa6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001aa8:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001aac:	4622      	mov	r2, r4
 8001aae:	462b      	mov	r3, r5
 8001ab0:	1891      	adds	r1, r2, r2
 8001ab2:	6239      	str	r1, [r7, #32]
 8001ab4:	415b      	adcs	r3, r3
 8001ab6:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ab8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001abc:	4621      	mov	r1, r4
 8001abe:	1851      	adds	r1, r2, r1
 8001ac0:	61b9      	str	r1, [r7, #24]
 8001ac2:	4629      	mov	r1, r5
 8001ac4:	414b      	adcs	r3, r1
 8001ac6:	61fb      	str	r3, [r7, #28]
 8001ac8:	f04f 0200 	mov.w	r2, #0
 8001acc:	f04f 0300 	mov.w	r3, #0
 8001ad0:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8001ad4:	4649      	mov	r1, r9
 8001ad6:	018b      	lsls	r3, r1, #6
 8001ad8:	4641      	mov	r1, r8
 8001ada:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001ade:	4641      	mov	r1, r8
 8001ae0:	018a      	lsls	r2, r1, #6
 8001ae2:	4641      	mov	r1, r8
 8001ae4:	1889      	adds	r1, r1, r2
 8001ae6:	6139      	str	r1, [r7, #16]
 8001ae8:	4649      	mov	r1, r9
 8001aea:	eb43 0101 	adc.w	r1, r3, r1
 8001aee:	6179      	str	r1, [r7, #20]
 8001af0:	f04f 0200 	mov.w	r2, #0
 8001af4:	f04f 0300 	mov.w	r3, #0
 8001af8:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8001afc:	4649      	mov	r1, r9
 8001afe:	008b      	lsls	r3, r1, #2
 8001b00:	4641      	mov	r1, r8
 8001b02:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001b06:	4641      	mov	r1, r8
 8001b08:	008a      	lsls	r2, r1, #2
 8001b0a:	4610      	mov	r0, r2
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	4603      	mov	r3, r0
 8001b10:	4622      	mov	r2, r4
 8001b12:	189b      	adds	r3, r3, r2
 8001b14:	60bb      	str	r3, [r7, #8]
 8001b16:	460b      	mov	r3, r1
 8001b18:	462a      	mov	r2, r5
 8001b1a:	eb42 0303 	adc.w	r3, r2, r3
 8001b1e:	60fb      	str	r3, [r7, #12]
 8001b20:	f04f 0200 	mov.w	r2, #0
 8001b24:	f04f 0300 	mov.w	r3, #0
 8001b28:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8001b2c:	4649      	mov	r1, r9
 8001b2e:	008b      	lsls	r3, r1, #2
 8001b30:	4641      	mov	r1, r8
 8001b32:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001b36:	4641      	mov	r1, r8
 8001b38:	008a      	lsls	r2, r1, #2
 8001b3a:	4610      	mov	r0, r2
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	4603      	mov	r3, r0
 8001b40:	4622      	mov	r2, r4
 8001b42:	189b      	adds	r3, r3, r2
 8001b44:	673b      	str	r3, [r7, #112]	@ 0x70
 8001b46:	462b      	mov	r3, r5
 8001b48:	460a      	mov	r2, r1
 8001b4a:	eb42 0303 	adc.w	r3, r2, r3
 8001b4e:	677b      	str	r3, [r7, #116]	@ 0x74
 8001b50:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001b54:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8001b58:	f7ff f82e 	bl	8000bb8 <__aeabi_ldivmod>
 8001b5c:	4602      	mov	r2, r0
 8001b5e:	460b      	mov	r3, r1
 8001b60:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110
    var1 = (((int64_t)cal_data.dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 8001b64:	4b66      	ldr	r3, [pc, #408]	@ (8001d00 <BME280_CompensatePressure+0x56c>)
 8001b66:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001b6a:	b21b      	sxth	r3, r3
 8001b6c:	17da      	asrs	r2, r3, #31
 8001b6e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001b70:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001b72:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8001b76:	f04f 0000 	mov.w	r0, #0
 8001b7a:	f04f 0100 	mov.w	r1, #0
 8001b7e:	0b50      	lsrs	r0, r2, #13
 8001b80:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001b84:	1359      	asrs	r1, r3, #13
 8001b86:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 8001b8a:	462b      	mov	r3, r5
 8001b8c:	fb00 f203 	mul.w	r2, r0, r3
 8001b90:	4623      	mov	r3, r4
 8001b92:	fb03 f301 	mul.w	r3, r3, r1
 8001b96:	4413      	add	r3, r2
 8001b98:	4622      	mov	r2, r4
 8001b9a:	fba2 1200 	umull	r1, r2, r2, r0
 8001b9e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8001ba2:	460a      	mov	r2, r1
 8001ba4:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 8001ba8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8001bac:	4413      	add	r3, r2
 8001bae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8001bb2:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8001bb6:	f04f 0000 	mov.w	r0, #0
 8001bba:	f04f 0100 	mov.w	r1, #0
 8001bbe:	0b50      	lsrs	r0, r2, #13
 8001bc0:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001bc4:	1359      	asrs	r1, r3, #13
 8001bc6:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8001bca:	462b      	mov	r3, r5
 8001bcc:	fb00 f203 	mul.w	r2, r0, r3
 8001bd0:	4623      	mov	r3, r4
 8001bd2:	fb03 f301 	mul.w	r3, r3, r1
 8001bd6:	4413      	add	r3, r2
 8001bd8:	4622      	mov	r2, r4
 8001bda:	fba2 1200 	umull	r1, r2, r2, r0
 8001bde:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8001be2:	460a      	mov	r2, r1
 8001be4:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 8001be8:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8001bec:	4413      	add	r3, r2
 8001bee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001bf2:	f04f 0200 	mov.w	r2, #0
 8001bf6:	f04f 0300 	mov.w	r3, #0
 8001bfa:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 8001bfe:	4621      	mov	r1, r4
 8001c00:	0e4a      	lsrs	r2, r1, #25
 8001c02:	4629      	mov	r1, r5
 8001c04:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8001c08:	4629      	mov	r1, r5
 8001c0a:	164b      	asrs	r3, r1, #25
 8001c0c:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
    var2 = (((int64_t)cal_data.dig_P8) * p) >> 19;
 8001c10:	4b3b      	ldr	r3, [pc, #236]	@ (8001d00 <BME280_CompensatePressure+0x56c>)
 8001c12:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001c16:	b21b      	sxth	r3, r3
 8001c18:	17da      	asrs	r2, r3, #31
 8001c1a:	663b      	str	r3, [r7, #96]	@ 0x60
 8001c1c:	667a      	str	r2, [r7, #100]	@ 0x64
 8001c1e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001c22:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001c26:	462a      	mov	r2, r5
 8001c28:	fb02 f203 	mul.w	r2, r2, r3
 8001c2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001c30:	4621      	mov	r1, r4
 8001c32:	fb01 f303 	mul.w	r3, r1, r3
 8001c36:	4413      	add	r3, r2
 8001c38:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8001c3c:	4621      	mov	r1, r4
 8001c3e:	fba2 1201 	umull	r1, r2, r2, r1
 8001c42:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8001c46:	460a      	mov	r2, r1
 8001c48:	f8c7 20c8 	str.w	r2, [r7, #200]	@ 0xc8
 8001c4c:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8001c50:	4413      	add	r3, r2
 8001c52:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8001c56:	f04f 0200 	mov.w	r2, #0
 8001c5a:	f04f 0300 	mov.w	r3, #0
 8001c5e:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 8001c62:	4621      	mov	r1, r4
 8001c64:	0cca      	lsrs	r2, r1, #19
 8001c66:	4629      	mov	r1, r5
 8001c68:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8001c6c:	4629      	mov	r1, r5
 8001c6e:	14cb      	asrs	r3, r1, #19
 8001c70:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
    p = ((p + var1 + var2) >> 8) + (((int64_t)cal_data.dig_P7) << 4);
 8001c74:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 8001c78:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001c7c:	1884      	adds	r4, r0, r2
 8001c7e:	65bc      	str	r4, [r7, #88]	@ 0x58
 8001c80:	eb41 0303 	adc.w	r3, r1, r3
 8001c84:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001c86:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001c8a:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8001c8e:	4621      	mov	r1, r4
 8001c90:	1889      	adds	r1, r1, r2
 8001c92:	6539      	str	r1, [r7, #80]	@ 0x50
 8001c94:	4629      	mov	r1, r5
 8001c96:	eb43 0101 	adc.w	r1, r3, r1
 8001c9a:	6579      	str	r1, [r7, #84]	@ 0x54
 8001c9c:	f04f 0000 	mov.w	r0, #0
 8001ca0:	f04f 0100 	mov.w	r1, #0
 8001ca4:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 8001ca8:	4623      	mov	r3, r4
 8001caa:	0a18      	lsrs	r0, r3, #8
 8001cac:	462b      	mov	r3, r5
 8001cae:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001cb2:	462b      	mov	r3, r5
 8001cb4:	1219      	asrs	r1, r3, #8
 8001cb6:	4b12      	ldr	r3, [pc, #72]	@ (8001d00 <BME280_CompensatePressure+0x56c>)
 8001cb8:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001cbc:	b21b      	sxth	r3, r3
 8001cbe:	17da      	asrs	r2, r3, #31
 8001cc0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001cc2:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001cc4:	f04f 0200 	mov.w	r2, #0
 8001cc8:	f04f 0300 	mov.w	r3, #0
 8001ccc:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	@ 0x48
 8001cd0:	464c      	mov	r4, r9
 8001cd2:	0123      	lsls	r3, r4, #4
 8001cd4:	4644      	mov	r4, r8
 8001cd6:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001cda:	4644      	mov	r4, r8
 8001cdc:	0122      	lsls	r2, r4, #4
 8001cde:	1884      	adds	r4, r0, r2
 8001ce0:	603c      	str	r4, [r7, #0]
 8001ce2:	eb41 0303 	adc.w	r3, r1, r3
 8001ce6:	607b      	str	r3, [r7, #4]
 8001ce8:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001cec:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
    
    return (uint32_t)p;
 8001cf0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001d00:	20000210 	.word	0x20000210

08001d04 <BME280_CompensateHumidity>:
  * @brief  Compensate humidity reading
  * @param  adc_H: Raw humidity ADC value
  * @retval Compensated humidity in %RH (Q22.10 format)
  */
static uint32_t BME280_CompensateHumidity(int32_t adc_H)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b085      	sub	sp, #20
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
    int32_t v_x1_u32r;
    
    v_x1_u32r = (t_fine - ((int32_t)76800));
 8001d0c:	4b2c      	ldr	r3, [pc, #176]	@ (8001dc0 <BME280_CompensateHumidity+0xbc>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f5a3 3396 	sub.w	r3, r3, #76800	@ 0x12c00
 8001d14:	60fb      	str	r3, [r7, #12]
    v_x1_u32r = (((((adc_H << 14) - (((int32_t)cal_data.dig_H4) << 20) - (((int32_t)cal_data.dig_H5) * v_x1_u32r)) +
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	039a      	lsls	r2, r3, #14
 8001d1a:	4b2a      	ldr	r3, [pc, #168]	@ (8001dc4 <BME280_CompensateHumidity+0xc0>)
 8001d1c:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8001d20:	051b      	lsls	r3, r3, #20
 8001d22:	1ad2      	subs	r2, r2, r3
 8001d24:	4b27      	ldr	r3, [pc, #156]	@ (8001dc4 <BME280_CompensateHumidity+0xc0>)
 8001d26:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001d2a:	4619      	mov	r1, r3
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	fb01 f303 	mul.w	r3, r1, r3
 8001d32:	1ad3      	subs	r3, r2, r3
 8001d34:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
                   ((int32_t)16384)) >> 15) * (((((((v_x1_u32r * ((int32_t)cal_data.dig_H6)) >> 10) *
 8001d38:	13db      	asrs	r3, r3, #15
 8001d3a:	4a22      	ldr	r2, [pc, #136]	@ (8001dc4 <BME280_CompensateHumidity+0xc0>)
 8001d3c:	f992 2022 	ldrsb.w	r2, [r2, #34]	@ 0x22
 8001d40:	4611      	mov	r1, r2
 8001d42:	68fa      	ldr	r2, [r7, #12]
 8001d44:	fb01 f202 	mul.w	r2, r1, r2
 8001d48:	1292      	asrs	r2, r2, #10
                   (((v_x1_u32r * ((int32_t)cal_data.dig_H3)) >> 11) + ((int32_t)32768))) >> 10) + ((int32_t)2097152)) *
 8001d4a:	491e      	ldr	r1, [pc, #120]	@ (8001dc4 <BME280_CompensateHumidity+0xc0>)
 8001d4c:	7f09      	ldrb	r1, [r1, #28]
 8001d4e:	4608      	mov	r0, r1
 8001d50:	68f9      	ldr	r1, [r7, #12]
 8001d52:	fb00 f101 	mul.w	r1, r0, r1
 8001d56:	12c9      	asrs	r1, r1, #11
 8001d58:	f501 4100 	add.w	r1, r1, #32768	@ 0x8000
                   ((int32_t)16384)) >> 15) * (((((((v_x1_u32r * ((int32_t)cal_data.dig_H6)) >> 10) *
 8001d5c:	fb01 f202 	mul.w	r2, r1, r2
                   (((v_x1_u32r * ((int32_t)cal_data.dig_H3)) >> 11) + ((int32_t)32768))) >> 10) + ((int32_t)2097152)) *
 8001d60:	1292      	asrs	r2, r2, #10
 8001d62:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
                   ((int32_t)cal_data.dig_H2) + 8192) >> 14));
 8001d66:	4917      	ldr	r1, [pc, #92]	@ (8001dc4 <BME280_CompensateHumidity+0xc0>)
 8001d68:	f9b1 101a 	ldrsh.w	r1, [r1, #26]
                   (((v_x1_u32r * ((int32_t)cal_data.dig_H3)) >> 11) + ((int32_t)32768))) >> 10) + ((int32_t)2097152)) *
 8001d6c:	fb01 f202 	mul.w	r2, r1, r2
                   ((int32_t)cal_data.dig_H2) + 8192) >> 14));
 8001d70:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 8001d74:	1392      	asrs	r2, r2, #14
    v_x1_u32r = (((((adc_H << 14) - (((int32_t)cal_data.dig_H4) << 20) - (((int32_t)cal_data.dig_H5) * v_x1_u32r)) +
 8001d76:	fb02 f303 	mul.w	r3, r2, r3
 8001d7a:	60fb      	str	r3, [r7, #12]
    
    v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) * ((int32_t)cal_data.dig_H1)) >> 4));
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	13db      	asrs	r3, r3, #15
 8001d80:	68fa      	ldr	r2, [r7, #12]
 8001d82:	13d2      	asrs	r2, r2, #15
 8001d84:	fb02 f303 	mul.w	r3, r2, r3
 8001d88:	11db      	asrs	r3, r3, #7
 8001d8a:	4a0e      	ldr	r2, [pc, #56]	@ (8001dc4 <BME280_CompensateHumidity+0xc0>)
 8001d8c:	7e12      	ldrb	r2, [r2, #24]
 8001d8e:	fb02 f303 	mul.w	r3, r2, r3
 8001d92:	111b      	asrs	r3, r3, #4
 8001d94:	68fa      	ldr	r2, [r7, #12]
 8001d96:	1ad3      	subs	r3, r2, r3
 8001d98:	60fb      	str	r3, [r7, #12]
    v_x1_u32r = (v_x1_u32r < 0 ? 0 : v_x1_u32r);
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001da0:	60fb      	str	r3, [r7, #12]
    v_x1_u32r = (v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r);
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	f1b3 5fc8 	cmp.w	r3, #419430400	@ 0x19000000
 8001da8:	bfa8      	it	ge
 8001daa:	f04f 53c8 	movge.w	r3, #419430400	@ 0x19000000
 8001dae:	60fb      	str	r3, [r7, #12]
    
    return (uint32_t)(v_x1_u32r >> 12);
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	131b      	asrs	r3, r3, #12
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	3714      	adds	r7, #20
 8001db8:	46bd      	mov	sp, r7
 8001dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbe:	4770      	bx	lr
 8001dc0:	20000238 	.word	0x20000238
 8001dc4:	20000210 	.word	0x20000210

08001dc8 <BME280_SPI_WriteRegister>:
  * @param  data: Pointer to data to write
  * @param  len: Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef BME280_SPI_WriteRegister(uint8_t reg_addr, uint8_t* data, uint8_t len)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b084      	sub	sp, #16
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	4603      	mov	r3, r0
 8001dd0:	6039      	str	r1, [r7, #0]
 8001dd2:	71fb      	strb	r3, [r7, #7]
 8001dd4:	4613      	mov	r3, r2
 8001dd6:	71bb      	strb	r3, [r7, #6]
    HAL_StatusTypeDef status;
    uint8_t tx_buffer[2];
    
    if (len != 1) {
 8001dd8:	79bb      	ldrb	r3, [r7, #6]
 8001dda:	2b01      	cmp	r3, #1
 8001ddc:	d001      	beq.n	8001de2 <BME280_SPI_WriteRegister+0x1a>
        return HAL_ERROR; // Only single byte writes supported
 8001dde:	2301      	movs	r3, #1
 8001de0:	e01e      	b.n	8001e20 <BME280_SPI_WriteRegister+0x58>
    }
    
    // Pull CS low
    HAL_GPIO_WritePin(BME280_CS_GPIO_Port, BME280_CS_Pin, GPIO_PIN_RESET);
 8001de2:	2200      	movs	r2, #0
 8001de4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001de8:	480f      	ldr	r0, [pc, #60]	@ (8001e28 <BME280_SPI_WriteRegister+0x60>)
 8001dea:	f003 fd43 	bl	8005874 <HAL_GPIO_WritePin>
    
    // Prepare command (MSB = 0 for write)
    tx_buffer[0] = reg_addr & 0x7F;
 8001dee:	79fb      	ldrb	r3, [r7, #7]
 8001df0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001df4:	b2db      	uxtb	r3, r3
 8001df6:	733b      	strb	r3, [r7, #12]
    tx_buffer[1] = *data;
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	781b      	ldrb	r3, [r3, #0]
 8001dfc:	737b      	strb	r3, [r7, #13]
    
    // Transmit register address and data
    status = HAL_SPI_Transmit(&BME280_SPI_HANDLE, tx_buffer, 2, BME280_SPI_TIMEOUT);
 8001dfe:	f107 010c 	add.w	r1, r7, #12
 8001e02:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e06:	2202      	movs	r2, #2
 8001e08:	4808      	ldr	r0, [pc, #32]	@ (8001e2c <BME280_SPI_WriteRegister+0x64>)
 8001e0a:	f006 f84c 	bl	8007ea6 <HAL_SPI_Transmit>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	73fb      	strb	r3, [r7, #15]
    
    // Pull CS high
    HAL_GPIO_WritePin(BME280_CS_GPIO_Port, BME280_CS_Pin, GPIO_PIN_SET);
 8001e12:	2201      	movs	r2, #1
 8001e14:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001e18:	4803      	ldr	r0, [pc, #12]	@ (8001e28 <BME280_SPI_WriteRegister+0x60>)
 8001e1a:	f003 fd2b 	bl	8005874 <HAL_GPIO_WritePin>
    
    return status;
 8001e1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e20:	4618      	mov	r0, r3
 8001e22:	3710      	adds	r7, #16
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bd80      	pop	{r7, pc}
 8001e28:	40020400 	.word	0x40020400
 8001e2c:	20000330 	.word	0x20000330

08001e30 <BME280_SPI_ReadRegister>:
  * @param  data: Pointer to buffer for read data
  * @param  len: Number of bytes to read
  * @retval HAL status
  */
HAL_StatusTypeDef BME280_SPI_ReadRegister(uint8_t reg_addr, uint8_t* data, uint8_t len)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b084      	sub	sp, #16
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	4603      	mov	r3, r0
 8001e38:	6039      	str	r1, [r7, #0]
 8001e3a:	71fb      	strb	r3, [r7, #7]
 8001e3c:	4613      	mov	r3, r2
 8001e3e:	71bb      	strb	r3, [r7, #6]
    HAL_StatusTypeDef status;
    
    // For multi-byte reads, read one by one to ensure compatibility
    for (uint8_t i = 0; i < len; i++) {
 8001e40:	2300      	movs	r3, #0
 8001e42:	73fb      	strb	r3, [r7, #15]
 8001e44:	e040      	b.n	8001ec8 <BME280_SPI_ReadRegister+0x98>
        uint8_t tx_cmd = (reg_addr + i) | 0x80; // MSB = 1 for read
 8001e46:	79fa      	ldrb	r2, [r7, #7]
 8001e48:	7bfb      	ldrb	r3, [r7, #15]
 8001e4a:	4413      	add	r3, r2
 8001e4c:	b2db      	uxtb	r3, r3
 8001e4e:	b25b      	sxtb	r3, r3
 8001e50:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001e54:	b25b      	sxtb	r3, r3
 8001e56:	b2db      	uxtb	r3, r3
 8001e58:	737b      	strb	r3, [r7, #13]
        
        // Pull CS low
        HAL_GPIO_WritePin(BME280_CS_GPIO_Port, BME280_CS_Pin, GPIO_PIN_RESET);
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001e60:	481e      	ldr	r0, [pc, #120]	@ (8001edc <BME280_SPI_ReadRegister+0xac>)
 8001e62:	f003 fd07 	bl	8005874 <HAL_GPIO_WritePin>
        
        // Send register address
        status = HAL_SPI_Transmit(&BME280_SPI_HANDLE, &tx_cmd, 1, BME280_SPI_TIMEOUT);
 8001e66:	f107 010d 	add.w	r1, r7, #13
 8001e6a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e6e:	2201      	movs	r2, #1
 8001e70:	481b      	ldr	r0, [pc, #108]	@ (8001ee0 <BME280_SPI_ReadRegister+0xb0>)
 8001e72:	f006 f818 	bl	8007ea6 <HAL_SPI_Transmit>
 8001e76:	4603      	mov	r3, r0
 8001e78:	73bb      	strb	r3, [r7, #14]
        if (status != HAL_OK) {
 8001e7a:	7bbb      	ldrb	r3, [r7, #14]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d007      	beq.n	8001e90 <BME280_SPI_ReadRegister+0x60>
            HAL_GPIO_WritePin(BME280_CS_GPIO_Port, BME280_CS_Pin, GPIO_PIN_SET);
 8001e80:	2201      	movs	r2, #1
 8001e82:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001e86:	4815      	ldr	r0, [pc, #84]	@ (8001edc <BME280_SPI_ReadRegister+0xac>)
 8001e88:	f003 fcf4 	bl	8005874 <HAL_GPIO_WritePin>
            return status;
 8001e8c:	7bbb      	ldrb	r3, [r7, #14]
 8001e8e:	e020      	b.n	8001ed2 <BME280_SPI_ReadRegister+0xa2>
        }
        
        // Read single byte
        status = HAL_SPI_Receive(&BME280_SPI_HANDLE, &data[i], 1, BME280_SPI_TIMEOUT);
 8001e90:	7bfb      	ldrb	r3, [r7, #15]
 8001e92:	683a      	ldr	r2, [r7, #0]
 8001e94:	18d1      	adds	r1, r2, r3
 8001e96:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e9a:	2201      	movs	r2, #1
 8001e9c:	4810      	ldr	r0, [pc, #64]	@ (8001ee0 <BME280_SPI_ReadRegister+0xb0>)
 8001e9e:	f006 f946 	bl	800812e <HAL_SPI_Receive>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	73bb      	strb	r3, [r7, #14]
        
        // Pull CS high
        HAL_GPIO_WritePin(BME280_CS_GPIO_Port, BME280_CS_Pin, GPIO_PIN_SET);
 8001ea6:	2201      	movs	r2, #1
 8001ea8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001eac:	480b      	ldr	r0, [pc, #44]	@ (8001edc <BME280_SPI_ReadRegister+0xac>)
 8001eae:	f003 fce1 	bl	8005874 <HAL_GPIO_WritePin>
        
        if (status != HAL_OK) return status;
 8001eb2:	7bbb      	ldrb	r3, [r7, #14]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d001      	beq.n	8001ebc <BME280_SPI_ReadRegister+0x8c>
 8001eb8:	7bbb      	ldrb	r3, [r7, #14]
 8001eba:	e00a      	b.n	8001ed2 <BME280_SPI_ReadRegister+0xa2>
        
        // Small delay between reads
        HAL_Delay(1);
 8001ebc:	2001      	movs	r0, #1
 8001ebe:	f002 fe45 	bl	8004b4c <HAL_Delay>
    for (uint8_t i = 0; i < len; i++) {
 8001ec2:	7bfb      	ldrb	r3, [r7, #15]
 8001ec4:	3301      	adds	r3, #1
 8001ec6:	73fb      	strb	r3, [r7, #15]
 8001ec8:	7bfa      	ldrb	r2, [r7, #15]
 8001eca:	79bb      	ldrb	r3, [r7, #6]
 8001ecc:	429a      	cmp	r2, r3
 8001ece:	d3ba      	bcc.n	8001e46 <BME280_SPI_ReadRegister+0x16>
    }
    
    return HAL_OK;
 8001ed0:	2300      	movs	r3, #0
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	3710      	adds	r7, #16
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	bf00      	nop
 8001edc:	40020400 	.word	0x40020400
 8001ee0:	20000330 	.word	0x20000330

08001ee4 <CCS811_Init>:
/**
  * @brief  Initialize CCS811 sensor
  * @retval HAL status
  */
HAL_StatusTypeDef CCS811_Init(void)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b082      	sub	sp, #8
 8001ee8:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef status;
    uint8_t hw_id, hw_version;
    uint8_t status_reg;
    
    // Try primary address first
    ccs811_i2c_address = CCS811_I2C_ADDR_PRIM;
 8001eea:	4b3a      	ldr	r3, [pc, #232]	@ (8001fd4 <CCS811_Init+0xf0>)
 8001eec:	22b4      	movs	r2, #180	@ 0xb4
 8001eee:	701a      	strb	r2, [r3, #0]
    status = CCS811_ReadRegister(CCS811_HW_ID, &hw_id);
 8001ef0:	1dbb      	adds	r3, r7, #6
 8001ef2:	4619      	mov	r1, r3
 8001ef4:	2020      	movs	r0, #32
 8001ef6:	f000 f9e3 	bl	80022c0 <CCS811_ReadRegister>
 8001efa:	4603      	mov	r3, r0
 8001efc:	71fb      	strb	r3, [r7, #7]
    
    if (status != HAL_OK || hw_id != CCS811_HW_ID_CODE) {
 8001efe:	79fb      	ldrb	r3, [r7, #7]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d102      	bne.n	8001f0a <CCS811_Init+0x26>
 8001f04:	79bb      	ldrb	r3, [r7, #6]
 8001f06:	2b81      	cmp	r3, #129	@ 0x81
 8001f08:	d011      	beq.n	8001f2e <CCS811_Init+0x4a>
        // Try secondary address
        ccs811_i2c_address = CCS811_I2C_ADDR_SEC;
 8001f0a:	4b32      	ldr	r3, [pc, #200]	@ (8001fd4 <CCS811_Init+0xf0>)
 8001f0c:	22b6      	movs	r2, #182	@ 0xb6
 8001f0e:	701a      	strb	r2, [r3, #0]
        status = CCS811_ReadRegister(CCS811_HW_ID, &hw_id);
 8001f10:	1dbb      	adds	r3, r7, #6
 8001f12:	4619      	mov	r1, r3
 8001f14:	2020      	movs	r0, #32
 8001f16:	f000 f9d3 	bl	80022c0 <CCS811_ReadRegister>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	71fb      	strb	r3, [r7, #7]
        
        if (status != HAL_OK || hw_id != CCS811_HW_ID_CODE) {
 8001f1e:	79fb      	ldrb	r3, [r7, #7]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d102      	bne.n	8001f2a <CCS811_Init+0x46>
 8001f24:	79bb      	ldrb	r3, [r7, #6]
 8001f26:	2b81      	cmp	r3, #129	@ 0x81
 8001f28:	d001      	beq.n	8001f2e <CCS811_Init+0x4a>
            return HAL_ERROR;
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	e04e      	b.n	8001fcc <CCS811_Init+0xe8>
        }
    }
    
    // Read hardware version
    status = CCS811_ReadRegister(CCS811_HW_VERSION, &hw_version);
 8001f2e:	1d7b      	adds	r3, r7, #5
 8001f30:	4619      	mov	r1, r3
 8001f32:	2021      	movs	r0, #33	@ 0x21
 8001f34:	f000 f9c4 	bl	80022c0 <CCS811_ReadRegister>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK) return status;
 8001f3c:	79fb      	ldrb	r3, [r7, #7]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d001      	beq.n	8001f46 <CCS811_Init+0x62>
 8001f42:	79fb      	ldrb	r3, [r7, #7]
 8001f44:	e042      	b.n	8001fcc <CCS811_Init+0xe8>
    
    // Check if application is valid
    status = CCS811_ReadRegister(CCS811_STATUS, &status_reg);
 8001f46:	1d3b      	adds	r3, r7, #4
 8001f48:	4619      	mov	r1, r3
 8001f4a:	2000      	movs	r0, #0
 8001f4c:	f000 f9b8 	bl	80022c0 <CCS811_ReadRegister>
 8001f50:	4603      	mov	r3, r0
 8001f52:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK) return status;
 8001f54:	79fb      	ldrb	r3, [r7, #7]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d001      	beq.n	8001f5e <CCS811_Init+0x7a>
 8001f5a:	79fb      	ldrb	r3, [r7, #7]
 8001f5c:	e036      	b.n	8001fcc <CCS811_Init+0xe8>
    
    if (!(status_reg & CCS811_STATUS_APP_VALID)) {
 8001f5e:	793b      	ldrb	r3, [r7, #4]
 8001f60:	f003 0310 	and.w	r3, r3, #16
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d101      	bne.n	8001f6c <CCS811_Init+0x88>
        return HAL_ERROR; // Application not valid
 8001f68:	2301      	movs	r3, #1
 8001f6a:	e02f      	b.n	8001fcc <CCS811_Init+0xe8>
    }
    
    // Start application if not already started
    if (!(status_reg & CCS811_STATUS_FW_MODE)) {
 8001f6c:	793b      	ldrb	r3, [r7, #4]
 8001f6e:	b25b      	sxtb	r3, r3
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	db1d      	blt.n	8001fb0 <CCS811_Init+0xcc>
        status = CCS811_StartApp();
 8001f74:	f000 f854 	bl	8002020 <CCS811_StartApp>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	71fb      	strb	r3, [r7, #7]
        if (status != HAL_OK) return status;
 8001f7c:	79fb      	ldrb	r3, [r7, #7]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d001      	beq.n	8001f86 <CCS811_Init+0xa2>
 8001f82:	79fb      	ldrb	r3, [r7, #7]
 8001f84:	e022      	b.n	8001fcc <CCS811_Init+0xe8>
        
        HAL_Delay(10); // Wait for app to start
 8001f86:	200a      	movs	r0, #10
 8001f88:	f002 fde0 	bl	8004b4c <HAL_Delay>
        
        // Check again
        status = CCS811_ReadRegister(CCS811_STATUS, &status_reg);
 8001f8c:	1d3b      	adds	r3, r7, #4
 8001f8e:	4619      	mov	r1, r3
 8001f90:	2000      	movs	r0, #0
 8001f92:	f000 f995 	bl	80022c0 <CCS811_ReadRegister>
 8001f96:	4603      	mov	r3, r0
 8001f98:	71fb      	strb	r3, [r7, #7]
        if (status != HAL_OK) return status;
 8001f9a:	79fb      	ldrb	r3, [r7, #7]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d001      	beq.n	8001fa4 <CCS811_Init+0xc0>
 8001fa0:	79fb      	ldrb	r3, [r7, #7]
 8001fa2:	e013      	b.n	8001fcc <CCS811_Init+0xe8>
        
        if (!(status_reg & CCS811_STATUS_FW_MODE)) {
 8001fa4:	793b      	ldrb	r3, [r7, #4]
 8001fa6:	b25b      	sxtb	r3, r3
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	db01      	blt.n	8001fb0 <CCS811_Init+0xcc>
            return HAL_ERROR; // Failed to start app
 8001fac:	2301      	movs	r3, #1
 8001fae:	e00d      	b.n	8001fcc <CCS811_Init+0xe8>
        }
    }
    
    ccs811_app_started = true;
 8001fb0:	4b09      	ldr	r3, [pc, #36]	@ (8001fd8 <CCS811_Init+0xf4>)
 8001fb2:	2201      	movs	r2, #1
 8001fb4:	701a      	strb	r2, [r3, #0]
    
    // Set drive mode to 1 second intervals
    status = CCS811_SetDriveMode(CCS811_DRIVE_MODE_1SEC);
 8001fb6:	2010      	movs	r0, #16
 8001fb8:	f000 f83a 	bl	8002030 <CCS811_SetDriveMode>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK) return status;
 8001fc0:	79fb      	ldrb	r3, [r7, #7]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d001      	beq.n	8001fca <CCS811_Init+0xe6>
 8001fc6:	79fb      	ldrb	r3, [r7, #7]
 8001fc8:	e000      	b.n	8001fcc <CCS811_Init+0xe8>
    
    return HAL_OK;
 8001fca:	2300      	movs	r3, #0
}
 8001fcc:	4618      	mov	r0, r3
 8001fce:	3708      	adds	r7, #8
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bd80      	pop	{r7, pc}
 8001fd4:	2000023c 	.word	0x2000023c
 8001fd8:	2000023d 	.word	0x2000023d

08001fdc <CCS811_IsConnected>:
/**
  * @brief  Check if CCS811 is connected
  * @retval true if connected, false otherwise
  */
bool CCS811_IsConnected(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b082      	sub	sp, #8
 8001fe0:	af00      	add	r7, sp, #0
    uint8_t hw_id;
    HAL_StatusTypeDef status;
    
    if (ccs811_i2c_address == 0) return false;
 8001fe2:	4b0e      	ldr	r3, [pc, #56]	@ (800201c <CCS811_IsConnected+0x40>)
 8001fe4:	781b      	ldrb	r3, [r3, #0]
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d101      	bne.n	8001fee <CCS811_IsConnected+0x12>
 8001fea:	2300      	movs	r3, #0
 8001fec:	e012      	b.n	8002014 <CCS811_IsConnected+0x38>
    
    status = CCS811_ReadRegister(CCS811_HW_ID, &hw_id);
 8001fee:	1dbb      	adds	r3, r7, #6
 8001ff0:	4619      	mov	r1, r3
 8001ff2:	2020      	movs	r0, #32
 8001ff4:	f000 f964 	bl	80022c0 <CCS811_ReadRegister>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	71fb      	strb	r3, [r7, #7]
    return (status == HAL_OK && hw_id == CCS811_HW_ID_CODE);
 8001ffc:	79fb      	ldrb	r3, [r7, #7]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d104      	bne.n	800200c <CCS811_IsConnected+0x30>
 8002002:	79bb      	ldrb	r3, [r7, #6]
 8002004:	2b81      	cmp	r3, #129	@ 0x81
 8002006:	d101      	bne.n	800200c <CCS811_IsConnected+0x30>
 8002008:	2301      	movs	r3, #1
 800200a:	e000      	b.n	800200e <CCS811_IsConnected+0x32>
 800200c:	2300      	movs	r3, #0
 800200e:	f003 0301 	and.w	r3, r3, #1
 8002012:	b2db      	uxtb	r3, r3
}
 8002014:	4618      	mov	r0, r3
 8002016:	3708      	adds	r7, #8
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}
 800201c:	2000023c 	.word	0x2000023c

08002020 <CCS811_StartApp>:
/**
  * @brief  Start CCS811 application
  * @retval HAL status
  */
HAL_StatusTypeDef CCS811_StartApp(void)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	af00      	add	r7, sp, #0
    return CCS811_WriteCommand(CCS811_BOOTLOADER_APP_START);
 8002024:	20f4      	movs	r0, #244	@ 0xf4
 8002026:	f000 f90f 	bl	8002248 <CCS811_WriteCommand>
 800202a:	4603      	mov	r3, r0
}
 800202c:	4618      	mov	r0, r3
 800202e:	bd80      	pop	{r7, pc}

08002030 <CCS811_SetDriveMode>:
  * @brief  Set CCS811 drive mode
  * @param  mode: Drive mode (see CCS811_DRIVE_MODE_* defines)
  * @retval HAL status
  */
HAL_StatusTypeDef CCS811_SetDriveMode(uint8_t mode)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b082      	sub	sp, #8
 8002034:	af00      	add	r7, sp, #0
 8002036:	4603      	mov	r3, r0
 8002038:	71fb      	strb	r3, [r7, #7]
    if (!ccs811_app_started) return HAL_ERROR;
 800203a:	4b09      	ldr	r3, [pc, #36]	@ (8002060 <CCS811_SetDriveMode+0x30>)
 800203c:	781b      	ldrb	r3, [r3, #0]
 800203e:	f083 0301 	eor.w	r3, r3, #1
 8002042:	b2db      	uxtb	r3, r3
 8002044:	2b00      	cmp	r3, #0
 8002046:	d001      	beq.n	800204c <CCS811_SetDriveMode+0x1c>
 8002048:	2301      	movs	r3, #1
 800204a:	e005      	b.n	8002058 <CCS811_SetDriveMode+0x28>
    
    return CCS811_WriteRegister(CCS811_MEAS_MODE, mode);
 800204c:	79fb      	ldrb	r3, [r7, #7]
 800204e:	4619      	mov	r1, r3
 8002050:	2001      	movs	r0, #1
 8002052:	f000 f913 	bl	800227c <CCS811_WriteRegister>
 8002056:	4603      	mov	r3, r0
}
 8002058:	4618      	mov	r0, r3
 800205a:	3708      	adds	r7, #8
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}
 8002060:	2000023d 	.word	0x2000023d

08002064 <CCS811_SetEnvironmentalData>:
  * @param  humidity: Relative humidity (0-100%)
  * @param  temperature: Temperature in Celsius
  * @retval HAL status
  */
HAL_StatusTypeDef CCS811_SetEnvironmentalData(float humidity, float temperature)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b088      	sub	sp, #32
 8002068:	af04      	add	r7, sp, #16
 800206a:	ed87 0a01 	vstr	s0, [r7, #4]
 800206e:	edc7 0a00 	vstr	s1, [r7]
    if (!ccs811_app_started) return HAL_ERROR;
 8002072:	4b28      	ldr	r3, [pc, #160]	@ (8002114 <CCS811_SetEnvironmentalData+0xb0>)
 8002074:	781b      	ldrb	r3, [r3, #0]
 8002076:	f083 0301 	eor.w	r3, r3, #1
 800207a:	b2db      	uxtb	r3, r3
 800207c:	2b00      	cmp	r3, #0
 800207e:	d001      	beq.n	8002084 <CCS811_SetEnvironmentalData+0x20>
 8002080:	2301      	movs	r3, #1
 8002082:	e042      	b.n	800210a <CCS811_SetEnvironmentalData+0xa6>
    
    // Convert humidity to CCS811 format
    // Humidity: ((humidity % + 0.5) / 100) * 65535
    uint16_t hum_data = (uint16_t)((humidity + 0.5f) / 100.0f * 65535.0f);
 8002084:	edd7 7a01 	vldr	s15, [r7, #4]
 8002088:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800208c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002090:	eddf 6a21 	vldr	s13, [pc, #132]	@ 8002118 <CCS811_SetEnvironmentalData+0xb4>
 8002094:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002098:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 800211c <CCS811_SetEnvironmentalData+0xb8>
 800209c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80020a4:	ee17 3a90 	vmov	r3, s15
 80020a8:	81fb      	strh	r3, [r7, #14]
    
    // Convert temperature to CCS811 format  
    // Temperature: (temperature + 25) * 512
    uint16_t temp_data = (uint16_t)((temperature + 25.0f) * 512.0f);
 80020aa:	edd7 7a00 	vldr	s15, [r7]
 80020ae:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 80020b2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80020b6:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8002120 <CCS811_SetEnvironmentalData+0xbc>
 80020ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80020c2:	ee17 3a90 	vmov	r3, s15
 80020c6:	81bb      	strh	r3, [r7, #12]
    
    uint8_t env_data[4];
    env_data[0] = (hum_data >> 8) & 0xFF;   // Humidity MSB
 80020c8:	89fb      	ldrh	r3, [r7, #14]
 80020ca:	0a1b      	lsrs	r3, r3, #8
 80020cc:	b29b      	uxth	r3, r3
 80020ce:	b2db      	uxtb	r3, r3
 80020d0:	723b      	strb	r3, [r7, #8]
    env_data[1] = hum_data & 0xFF;          // Humidity LSB  
 80020d2:	89fb      	ldrh	r3, [r7, #14]
 80020d4:	b2db      	uxtb	r3, r3
 80020d6:	727b      	strb	r3, [r7, #9]
    env_data[2] = (temp_data >> 8) & 0xFF;  // Temperature MSB
 80020d8:	89bb      	ldrh	r3, [r7, #12]
 80020da:	0a1b      	lsrs	r3, r3, #8
 80020dc:	b29b      	uxth	r3, r3
 80020de:	b2db      	uxtb	r3, r3
 80020e0:	72bb      	strb	r3, [r7, #10]
    env_data[3] = temp_data & 0xFF;         // Temperature LSB
 80020e2:	89bb      	ldrh	r3, [r7, #12]
 80020e4:	b2db      	uxtb	r3, r3
 80020e6:	72fb      	strb	r3, [r7, #11]
    
    return HAL_I2C_Mem_Write(&CCS811_I2C_HANDLE, ccs811_i2c_address,
 80020e8:	4b0e      	ldr	r3, [pc, #56]	@ (8002124 <CCS811_SetEnvironmentalData+0xc0>)
 80020ea:	781b      	ldrb	r3, [r3, #0]
 80020ec:	4619      	mov	r1, r3
 80020ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80020f2:	9302      	str	r3, [sp, #8]
 80020f4:	2304      	movs	r3, #4
 80020f6:	9301      	str	r3, [sp, #4]
 80020f8:	f107 0308 	add.w	r3, r7, #8
 80020fc:	9300      	str	r3, [sp, #0]
 80020fe:	2301      	movs	r3, #1
 8002100:	2205      	movs	r2, #5
 8002102:	4809      	ldr	r0, [pc, #36]	@ (8002128 <CCS811_SetEnvironmentalData+0xc4>)
 8002104:	f004 f85e 	bl	80061c4 <HAL_I2C_Mem_Write>
 8002108:	4603      	mov	r3, r0
                             CCS811_ENV_DATA, 1, env_data, 4, CCS811_I2C_TIMEOUT);
}
 800210a:	4618      	mov	r0, r3
 800210c:	3710      	adds	r7, #16
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}
 8002112:	bf00      	nop
 8002114:	2000023d 	.word	0x2000023d
 8002118:	42c80000 	.word	0x42c80000
 800211c:	477fff00 	.word	0x477fff00
 8002120:	44000000 	.word	0x44000000
 8002124:	2000023c 	.word	0x2000023c
 8002128:	20000288 	.word	0x20000288

0800212c <CCS811_CheckDataReady>:
/**
  * @brief  Check if data is ready
  * @retval HAL status
  */
HAL_StatusTypeDef CCS811_CheckDataReady(void)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b082      	sub	sp, #8
 8002130:	af00      	add	r7, sp, #0
    uint8_t status;
    HAL_StatusTypeDef hal_status;
    
    hal_status = CCS811_ReadRegister(CCS811_STATUS, &status);
 8002132:	1dbb      	adds	r3, r7, #6
 8002134:	4619      	mov	r1, r3
 8002136:	2000      	movs	r0, #0
 8002138:	f000 f8c2 	bl	80022c0 <CCS811_ReadRegister>
 800213c:	4603      	mov	r3, r0
 800213e:	71fb      	strb	r3, [r7, #7]
    if (hal_status != HAL_OK) return hal_status;
 8002140:	79fb      	ldrb	r3, [r7, #7]
 8002142:	2b00      	cmp	r3, #0
 8002144:	d001      	beq.n	800214a <CCS811_CheckDataReady+0x1e>
 8002146:	79fb      	ldrb	r3, [r7, #7]
 8002148:	e007      	b.n	800215a <CCS811_CheckDataReady+0x2e>
    
    return (status & CCS811_STATUS_DATA_READY) ? HAL_OK : HAL_ERROR;
 800214a:	79bb      	ldrb	r3, [r7, #6]
 800214c:	f003 0308 	and.w	r3, r3, #8
 8002150:	2b00      	cmp	r3, #0
 8002152:	bf0c      	ite	eq
 8002154:	2301      	moveq	r3, #1
 8002156:	2300      	movne	r3, #0
 8002158:	b2db      	uxtb	r3, r3
}
 800215a:	4618      	mov	r0, r3
 800215c:	3708      	adds	r7, #8
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}
	...

08002164 <CCS811_ReadData>:
  * @brief  Read sensor data
  * @param  data: Pointer to data structure
  * @retval HAL status
  */
HAL_StatusTypeDef CCS811_ReadData(CCS811_Data_t* data)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b086      	sub	sp, #24
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status;
    uint8_t raw_data[8];
    
    data->valid = false;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2200      	movs	r2, #0
 8002170:	731a      	strb	r2, [r3, #12]
    
    if (!ccs811_app_started) return HAL_ERROR;
 8002172:	4b34      	ldr	r3, [pc, #208]	@ (8002244 <CCS811_ReadData+0xe0>)
 8002174:	781b      	ldrb	r3, [r3, #0]
 8002176:	f083 0301 	eor.w	r3, r3, #1
 800217a:	b2db      	uxtb	r3, r3
 800217c:	2b00      	cmp	r3, #0
 800217e:	d001      	beq.n	8002184 <CCS811_ReadData+0x20>
 8002180:	2301      	movs	r3, #1
 8002182:	e05a      	b.n	800223a <CCS811_ReadData+0xd6>
    
    // Check if data is ready
    status = CCS811_CheckDataReady();
 8002184:	f7ff ffd2 	bl	800212c <CCS811_CheckDataReady>
 8002188:	4603      	mov	r3, r0
 800218a:	75fb      	strb	r3, [r7, #23]
    if (status != HAL_OK) return status;
 800218c:	7dfb      	ldrb	r3, [r7, #23]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d001      	beq.n	8002196 <CCS811_ReadData+0x32>
 8002192:	7dfb      	ldrb	r3, [r7, #23]
 8002194:	e051      	b.n	800223a <CCS811_ReadData+0xd6>
    
    // Read algorithm result data (8 bytes)
    status = CCS811_ReadRegisters(CCS811_ALG_RESULT_DATA, raw_data, 8);
 8002196:	f107 030c 	add.w	r3, r7, #12
 800219a:	2208      	movs	r2, #8
 800219c:	4619      	mov	r1, r3
 800219e:	2002      	movs	r0, #2
 80021a0:	f000 f8ae 	bl	8002300 <CCS811_ReadRegisters>
 80021a4:	4603      	mov	r3, r0
 80021a6:	75fb      	strb	r3, [r7, #23]
    if (status != HAL_OK) return status;
 80021a8:	7dfb      	ldrb	r3, [r7, #23]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d001      	beq.n	80021b2 <CCS811_ReadData+0x4e>
 80021ae:	7dfb      	ldrb	r3, [r7, #23]
 80021b0:	e043      	b.n	800223a <CCS811_ReadData+0xd6>
    
    // Parse data
    data->co2 = (raw_data[0] << 8) | raw_data[1];
 80021b2:	7b3b      	ldrb	r3, [r7, #12]
 80021b4:	b21b      	sxth	r3, r3
 80021b6:	021b      	lsls	r3, r3, #8
 80021b8:	b21a      	sxth	r2, r3
 80021ba:	7b7b      	ldrb	r3, [r7, #13]
 80021bc:	b21b      	sxth	r3, r3
 80021be:	4313      	orrs	r3, r2
 80021c0:	b21b      	sxth	r3, r3
 80021c2:	b29a      	uxth	r2, r3
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	801a      	strh	r2, [r3, #0]
    data->tvoc = (raw_data[2] << 8) | raw_data[3];
 80021c8:	7bbb      	ldrb	r3, [r7, #14]
 80021ca:	b21b      	sxth	r3, r3
 80021cc:	021b      	lsls	r3, r3, #8
 80021ce:	b21a      	sxth	r2, r3
 80021d0:	7bfb      	ldrb	r3, [r7, #15]
 80021d2:	b21b      	sxth	r3, r3
 80021d4:	4313      	orrs	r3, r2
 80021d6:	b21b      	sxth	r3, r3
 80021d8:	b29a      	uxth	r2, r3
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	805a      	strh	r2, [r3, #2]
    data->status = raw_data[4];
 80021de:	7c3a      	ldrb	r2, [r7, #16]
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	711a      	strb	r2, [r3, #4]
    data->error_id = raw_data[5];
 80021e4:	7c7a      	ldrb	r2, [r7, #17]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	715a      	strb	r2, [r3, #5]
    data->raw_data = (raw_data[6] << 8) | raw_data[7];
 80021ea:	7cbb      	ldrb	r3, [r7, #18]
 80021ec:	b21b      	sxth	r3, r3
 80021ee:	021b      	lsls	r3, r3, #8
 80021f0:	b21a      	sxth	r2, r3
 80021f2:	7cfb      	ldrb	r3, [r7, #19]
 80021f4:	b21b      	sxth	r3, r3
 80021f6:	4313      	orrs	r3, r2
 80021f8:	b21b      	sxth	r3, r3
 80021fa:	b29a      	uxth	r2, r3
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	80da      	strh	r2, [r3, #6]
    
    // Extract current and raw voltage from raw_data
    data->current = (data->raw_data >> 10) & 0x3F;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	88db      	ldrh	r3, [r3, #6]
 8002204:	0a9b      	lsrs	r3, r3, #10
 8002206:	b29b      	uxth	r3, r3
 8002208:	b2db      	uxtb	r3, r3
 800220a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800220e:	b2da      	uxtb	r2, r3
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	721a      	strb	r2, [r3, #8]
    data->raw_voltage = data->raw_data & 0x3FF;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	88db      	ldrh	r3, [r3, #6]
 8002218:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800221c:	b29a      	uxth	r2, r3
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	815a      	strh	r2, [r3, #10]
    
    // Check for errors
    if (data->status & CCS811_STATUS_ERROR) {
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	791b      	ldrb	r3, [r3, #4]
 8002226:	f003 0301 	and.w	r3, r3, #1
 800222a:	2b00      	cmp	r3, #0
 800222c:	d001      	beq.n	8002232 <CCS811_ReadData+0xce>
        return HAL_ERROR;
 800222e:	2301      	movs	r3, #1
 8002230:	e003      	b.n	800223a <CCS811_ReadData+0xd6>
    }
    
    data->valid = true;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	2201      	movs	r2, #1
 8002236:	731a      	strb	r2, [r3, #12]
    return HAL_OK;
 8002238:	2300      	movs	r3, #0
}
 800223a:	4618      	mov	r0, r3
 800223c:	3718      	adds	r7, #24
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}
 8002242:	bf00      	nop
 8002244:	2000023d 	.word	0x2000023d

08002248 <CCS811_WriteCommand>:
  * @brief  Write command to CCS811
  * @param  command: Command to write
  * @retval HAL status
  */
static HAL_StatusTypeDef CCS811_WriteCommand(uint8_t command)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b084      	sub	sp, #16
 800224c:	af02      	add	r7, sp, #8
 800224e:	4603      	mov	r3, r0
 8002250:	71fb      	strb	r3, [r7, #7]
    return HAL_I2C_Master_Transmit(&CCS811_I2C_HANDLE, ccs811_i2c_address, 
 8002252:	4b08      	ldr	r3, [pc, #32]	@ (8002274 <CCS811_WriteCommand+0x2c>)
 8002254:	781b      	ldrb	r3, [r3, #0]
 8002256:	4619      	mov	r1, r3
 8002258:	1dfa      	adds	r2, r7, #7
 800225a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800225e:	9300      	str	r3, [sp, #0]
 8002260:	2301      	movs	r3, #1
 8002262:	4805      	ldr	r0, [pc, #20]	@ (8002278 <CCS811_WriteCommand+0x30>)
 8002264:	f003 fc7e 	bl	8005b64 <HAL_I2C_Master_Transmit>
 8002268:	4603      	mov	r3, r0
                                   &command, 1, CCS811_I2C_TIMEOUT);
}
 800226a:	4618      	mov	r0, r3
 800226c:	3708      	adds	r7, #8
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}
 8002272:	bf00      	nop
 8002274:	2000023c 	.word	0x2000023c
 8002278:	20000288 	.word	0x20000288

0800227c <CCS811_WriteRegister>:
  * @param  reg: Register address
  * @param  value: Value to write
  * @retval HAL status
  */
static HAL_StatusTypeDef CCS811_WriteRegister(uint8_t reg, uint8_t value)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b086      	sub	sp, #24
 8002280:	af04      	add	r7, sp, #16
 8002282:	4603      	mov	r3, r0
 8002284:	460a      	mov	r2, r1
 8002286:	71fb      	strb	r3, [r7, #7]
 8002288:	4613      	mov	r3, r2
 800228a:	71bb      	strb	r3, [r7, #6]
    return HAL_I2C_Mem_Write(&CCS811_I2C_HANDLE, ccs811_i2c_address, 
 800228c:	4b0a      	ldr	r3, [pc, #40]	@ (80022b8 <CCS811_WriteRegister+0x3c>)
 800228e:	781b      	ldrb	r3, [r3, #0]
 8002290:	4619      	mov	r1, r3
 8002292:	79fb      	ldrb	r3, [r7, #7]
 8002294:	b29a      	uxth	r2, r3
 8002296:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800229a:	9302      	str	r3, [sp, #8]
 800229c:	2301      	movs	r3, #1
 800229e:	9301      	str	r3, [sp, #4]
 80022a0:	1dbb      	adds	r3, r7, #6
 80022a2:	9300      	str	r3, [sp, #0]
 80022a4:	2301      	movs	r3, #1
 80022a6:	4805      	ldr	r0, [pc, #20]	@ (80022bc <CCS811_WriteRegister+0x40>)
 80022a8:	f003 ff8c 	bl	80061c4 <HAL_I2C_Mem_Write>
 80022ac:	4603      	mov	r3, r0
                             reg, 1, &value, 1, CCS811_I2C_TIMEOUT);
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	3708      	adds	r7, #8
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	bf00      	nop
 80022b8:	2000023c 	.word	0x2000023c
 80022bc:	20000288 	.word	0x20000288

080022c0 <CCS811_ReadRegister>:
  * @param  reg: Register address
  * @param  value: Pointer to store read value
  * @retval HAL status
  */
static HAL_StatusTypeDef CCS811_ReadRegister(uint8_t reg, uint8_t* value)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b086      	sub	sp, #24
 80022c4:	af04      	add	r7, sp, #16
 80022c6:	4603      	mov	r3, r0
 80022c8:	6039      	str	r1, [r7, #0]
 80022ca:	71fb      	strb	r3, [r7, #7]
    return HAL_I2C_Mem_Read(&CCS811_I2C_HANDLE, ccs811_i2c_address, 
 80022cc:	4b0a      	ldr	r3, [pc, #40]	@ (80022f8 <CCS811_ReadRegister+0x38>)
 80022ce:	781b      	ldrb	r3, [r3, #0]
 80022d0:	4619      	mov	r1, r3
 80022d2:	79fb      	ldrb	r3, [r7, #7]
 80022d4:	b29a      	uxth	r2, r3
 80022d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022da:	9302      	str	r3, [sp, #8]
 80022dc:	2301      	movs	r3, #1
 80022de:	9301      	str	r3, [sp, #4]
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	9300      	str	r3, [sp, #0]
 80022e4:	2301      	movs	r3, #1
 80022e6:	4805      	ldr	r0, [pc, #20]	@ (80022fc <CCS811_ReadRegister+0x3c>)
 80022e8:	f004 f866 	bl	80063b8 <HAL_I2C_Mem_Read>
 80022ec:	4603      	mov	r3, r0
                            reg, 1, value, 1, CCS811_I2C_TIMEOUT);
}
 80022ee:	4618      	mov	r0, r3
 80022f0:	3708      	adds	r7, #8
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	2000023c 	.word	0x2000023c
 80022fc:	20000288 	.word	0x20000288

08002300 <CCS811_ReadRegisters>:
  * @param  buffer: Buffer to store read data
  * @param  length: Number of bytes to read
  * @retval HAL status
  */
static HAL_StatusTypeDef CCS811_ReadRegisters(uint8_t reg, uint8_t* buffer, uint8_t length)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b086      	sub	sp, #24
 8002304:	af04      	add	r7, sp, #16
 8002306:	4603      	mov	r3, r0
 8002308:	6039      	str	r1, [r7, #0]
 800230a:	71fb      	strb	r3, [r7, #7]
 800230c:	4613      	mov	r3, r2
 800230e:	71bb      	strb	r3, [r7, #6]
    return HAL_I2C_Mem_Read(&CCS811_I2C_HANDLE, ccs811_i2c_address, 
 8002310:	4b0b      	ldr	r3, [pc, #44]	@ (8002340 <CCS811_ReadRegisters+0x40>)
 8002312:	781b      	ldrb	r3, [r3, #0]
 8002314:	4618      	mov	r0, r3
 8002316:	79fb      	ldrb	r3, [r7, #7]
 8002318:	b29a      	uxth	r2, r3
 800231a:	79bb      	ldrb	r3, [r7, #6]
 800231c:	b29b      	uxth	r3, r3
 800231e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002322:	9102      	str	r1, [sp, #8]
 8002324:	9301      	str	r3, [sp, #4]
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	9300      	str	r3, [sp, #0]
 800232a:	2301      	movs	r3, #1
 800232c:	4601      	mov	r1, r0
 800232e:	4805      	ldr	r0, [pc, #20]	@ (8002344 <CCS811_ReadRegisters+0x44>)
 8002330:	f004 f842 	bl	80063b8 <HAL_I2C_Mem_Read>
 8002334:	4603      	mov	r3, r0
                            reg, 1, buffer, length, CCS811_I2C_TIMEOUT);
}
 8002336:	4618      	mov	r0, r3
 8002338:	3708      	adds	r7, #8
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	2000023c 	.word	0x2000023c
 8002344:	20000288 	.word	0x20000288

08002348 <vApplicationMallocFailedHook>:
/* Hook prototypes */
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 5 */
void vApplicationMallocFailedHook(void)
{
 8002348:	b480      	push	{r7}
 800234a:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 800234c:	bf00      	nop
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr
	...

08002358 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b092      	sub	sp, #72	@ 0x48
 800235c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800235e:	f002 fbb3 	bl	8004ac8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002362:	f000 f8ff 	bl	8002564 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002366:	f000 fabf 	bl	80028e8 <MX_GPIO_Init>
  MX_I2C2_Init();
 800236a:	f000 f9b5 	bl	80026d8 <MX_I2C2_Init>
  MX_TIM2_Init();
 800236e:	f000 fa45 	bl	80027fc <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8002372:	f000 fa8f 	bl	8002894 <MX_USART2_UART_Init>
  MX_SPI3_Init();
 8002376:	f000 fa0b 	bl	8002790 <MX_SPI3_Init>
  MX_ADC1_Init();
 800237a:	f000 f95b 	bl	8002634 <MX_ADC1_Init>
  MX_I2C3_Init();
 800237e:	f000 f9d9 	bl	8002734 <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */
  // Initialize LED pin
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET); // LED OFF initially (active low)
 8002382:	2201      	movs	r2, #1
 8002384:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002388:	485a      	ldr	r0, [pc, #360]	@ (80024f4 <main+0x19c>)
 800238a:	f003 fa73 	bl	8005874 <HAL_GPIO_WritePin>
  
  // Initialize button (already configured in MX_GPIO_Init)
  Button_Init();
 800238e:	f001 fa2b 	bl	80037e8 <Button_Init>
  
  // Initialize OLED page switching
  current_display_page = 0;
 8002392:	4b59      	ldr	r3, [pc, #356]	@ (80024f8 <main+0x1a0>)
 8002394:	2200      	movs	r2, #0
 8002396:	701a      	strb	r2, [r3, #0]
  last_page_switch_time = HAL_GetTick();
 8002398:	f002 fbcc 	bl	8004b34 <HAL_GetTick>
 800239c:	4603      	mov	r3, r0
 800239e:	4a57      	ldr	r2, [pc, #348]	@ (80024fc <main+0x1a4>)
 80023a0:	6013      	str	r3, [r2, #0]
  
  // Print system information
  char startup_msg[] = "=== STM32F411 + BME280 + CCS811 + BH1750 + Soil Sensor + FreeRTOS ===\r\n";
 80023a2:	4a57      	ldr	r2, [pc, #348]	@ (8002500 <main+0x1a8>)
 80023a4:	463b      	mov	r3, r7
 80023a6:	4611      	mov	r1, r2
 80023a8:	2248      	movs	r2, #72	@ 0x48
 80023aa:	4618      	mov	r0, r3
 80023ac:	f00b fd59 	bl	800de62 <memcpy>
  HAL_UART_Transmit(&huart2, (uint8_t*)startup_msg, strlen(startup_msg), 1000);
 80023b0:	463b      	mov	r3, r7
 80023b2:	4618      	mov	r0, r3
 80023b4:	f7fd ff64 	bl	8000280 <strlen>
 80023b8:	4603      	mov	r3, r0
 80023ba:	b29a      	uxth	r2, r3
 80023bc:	4639      	mov	r1, r7
 80023be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80023c2:	4850      	ldr	r0, [pc, #320]	@ (8002504 <main+0x1ac>)
 80023c4:	f006 ff3c 	bl	8009240 <HAL_UART_Transmit>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80023c8:	f007 fb3a 	bl	8009a40 <osKernelInitialize>

  /* USER CODE BEGIN RTOS_MUTEX */
  // Create SPI mutex for sensor access synchronization
  spiMutexHandle = osMutexNew(NULL);
 80023cc:	2000      	movs	r0, #0
 80023ce:	f007 fc2e 	bl	8009c2e <osMutexNew>
 80023d2:	4603      	mov	r3, r0
 80023d4:	4a4c      	ldr	r2, [pc, #304]	@ (8002508 <main+0x1b0>)
 80023d6:	6013      	str	r3, [r2, #0]
  if (spiMutexHandle == NULL) {
 80023d8:	4b4b      	ldr	r3, [pc, #300]	@ (8002508 <main+0x1b0>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d101      	bne.n	80023e4 <main+0x8c>
    Error_Handler();
 80023e0:	f001 fd36 	bl	8003e50 <Error_Handler>
  }
  
  // Create UART mutex for UART access synchronization
  uartMutexHandle = osMutexNew(NULL);
 80023e4:	2000      	movs	r0, #0
 80023e6:	f007 fc22 	bl	8009c2e <osMutexNew>
 80023ea:	4603      	mov	r3, r0
 80023ec:	4a47      	ldr	r2, [pc, #284]	@ (800250c <main+0x1b4>)
 80023ee:	6013      	str	r3, [r2, #0]
  if (uartMutexHandle == NULL) {
 80023f0:	4b46      	ldr	r3, [pc, #280]	@ (800250c <main+0x1b4>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d101      	bne.n	80023fc <main+0xa4>
    Error_Handler();
 80023f8:	f001 fd2a 	bl	8003e50 <Error_Handler>
  }
  
  // Create OLED mutex for I2C OLED access synchronization
  oledMutexHandle = osMutexNew(NULL);
 80023fc:	2000      	movs	r0, #0
 80023fe:	f007 fc16 	bl	8009c2e <osMutexNew>
 8002402:	4603      	mov	r3, r0
 8002404:	4a42      	ldr	r2, [pc, #264]	@ (8002510 <main+0x1b8>)
 8002406:	6013      	str	r3, [r2, #0]
  if (oledMutexHandle == NULL) {
 8002408:	4b41      	ldr	r3, [pc, #260]	@ (8002510 <main+0x1b8>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d101      	bne.n	8002414 <main+0xbc>
    Error_Handler();
 8002410:	f001 fd1e 	bl	8003e50 <Error_Handler>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  // Create sensor data queue
  sensorDataQueueHandle = osMessageQueueNew(SENSOR_QUEUE_SIZE, sizeof(SensorData_t), NULL);
 8002414:	2200      	movs	r2, #0
 8002416:	2124      	movs	r1, #36	@ 0x24
 8002418:	2005      	movs	r0, #5
 800241a:	f007 fd16 	bl	8009e4a <osMessageQueueNew>
 800241e:	4603      	mov	r3, r0
 8002420:	4a3c      	ldr	r2, [pc, #240]	@ (8002514 <main+0x1bc>)
 8002422:	6013      	str	r3, [r2, #0]
  if (sensorDataQueueHandle == NULL) {
 8002424:	4b3b      	ldr	r3, [pc, #236]	@ (8002514 <main+0x1bc>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d101      	bne.n	8002430 <main+0xd8>
    Error_Handler();
 800242c:	f001 fd10 	bl	8003e50 <Error_Handler>
  }
  
  // Create UART transmission queue
  uartTxQueueHandle = osMessageQueueNew(UART_QUEUE_SIZE, sizeof(UartMessage_t), NULL);
 8002430:	2200      	movs	r2, #0
 8002432:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8002436:	200a      	movs	r0, #10
 8002438:	f007 fd07 	bl	8009e4a <osMessageQueueNew>
 800243c:	4603      	mov	r3, r0
 800243e:	4a36      	ldr	r2, [pc, #216]	@ (8002518 <main+0x1c0>)
 8002440:	6013      	str	r3, [r2, #0]
  if (uartTxQueueHandle == NULL) {
 8002442:	4b35      	ldr	r3, [pc, #212]	@ (8002518 <main+0x1c0>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	2b00      	cmp	r3, #0
 8002448:	d101      	bne.n	800244e <main+0xf6>
    Error_Handler();
 800244a:	f001 fd01 	bl	8003e50 <Error_Handler>
  }
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800244e:	4a33      	ldr	r2, [pc, #204]	@ (800251c <main+0x1c4>)
 8002450:	2100      	movs	r1, #0
 8002452:	4833      	ldr	r0, [pc, #204]	@ (8002520 <main+0x1c8>)
 8002454:	f007 fb3e 	bl	8009ad4 <osThreadNew>
 8002458:	4603      	mov	r3, r0
 800245a:	4a32      	ldr	r2, [pc, #200]	@ (8002524 <main+0x1cc>)
 800245c:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  // Create sensor reading task
  sensorTaskHandle = osThreadNew(SensorReadingTask, NULL, &sensorTask_attributes);
 800245e:	4a32      	ldr	r2, [pc, #200]	@ (8002528 <main+0x1d0>)
 8002460:	2100      	movs	r1, #0
 8002462:	4832      	ldr	r0, [pc, #200]	@ (800252c <main+0x1d4>)
 8002464:	f007 fb36 	bl	8009ad4 <osThreadNew>
 8002468:	4603      	mov	r3, r0
 800246a:	4a31      	ldr	r2, [pc, #196]	@ (8002530 <main+0x1d8>)
 800246c:	6013      	str	r3, [r2, #0]
  if (sensorTaskHandle == NULL) {
 800246e:	4b30      	ldr	r3, [pc, #192]	@ (8002530 <main+0x1d8>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d101      	bne.n	800247a <main+0x122>
    Error_Handler();
 8002476:	f001 fceb 	bl	8003e50 <Error_Handler>
  }
  
  // Create UART communication task
  uartTaskHandle = osThreadNew(UartCommunicationTask, NULL, &uartTask_attributes);
 800247a:	4a2e      	ldr	r2, [pc, #184]	@ (8002534 <main+0x1dc>)
 800247c:	2100      	movs	r1, #0
 800247e:	482e      	ldr	r0, [pc, #184]	@ (8002538 <main+0x1e0>)
 8002480:	f007 fb28 	bl	8009ad4 <osThreadNew>
 8002484:	4603      	mov	r3, r0
 8002486:	4a2d      	ldr	r2, [pc, #180]	@ (800253c <main+0x1e4>)
 8002488:	6013      	str	r3, [r2, #0]
  if (uartTaskHandle == NULL) {
 800248a:	4b2c      	ldr	r3, [pc, #176]	@ (800253c <main+0x1e4>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d101      	bne.n	8002496 <main+0x13e>
    Error_Handler();
 8002492:	f001 fcdd 	bl	8003e50 <Error_Handler>
  }
  
  // Create LED status task
  ledTaskHandle = osThreadNew(LedStatusTask, NULL, &ledTask_attributes);
 8002496:	4a2a      	ldr	r2, [pc, #168]	@ (8002540 <main+0x1e8>)
 8002498:	2100      	movs	r1, #0
 800249a:	482a      	ldr	r0, [pc, #168]	@ (8002544 <main+0x1ec>)
 800249c:	f007 fb1a 	bl	8009ad4 <osThreadNew>
 80024a0:	4603      	mov	r3, r0
 80024a2:	4a29      	ldr	r2, [pc, #164]	@ (8002548 <main+0x1f0>)
 80024a4:	6013      	str	r3, [r2, #0]
  if (ledTaskHandle == NULL) {
 80024a6:	4b28      	ldr	r3, [pc, #160]	@ (8002548 <main+0x1f0>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d101      	bne.n	80024b2 <main+0x15a>
    Error_Handler();
 80024ae:	f001 fccf 	bl	8003e50 <Error_Handler>
  }
  
  // Create system monitor task
  monitorTaskHandle = osThreadNew(SystemMonitorTask, NULL, &monitorTask_attributes);
 80024b2:	4a26      	ldr	r2, [pc, #152]	@ (800254c <main+0x1f4>)
 80024b4:	2100      	movs	r1, #0
 80024b6:	4826      	ldr	r0, [pc, #152]	@ (8002550 <main+0x1f8>)
 80024b8:	f007 fb0c 	bl	8009ad4 <osThreadNew>
 80024bc:	4603      	mov	r3, r0
 80024be:	4a25      	ldr	r2, [pc, #148]	@ (8002554 <main+0x1fc>)
 80024c0:	6013      	str	r3, [r2, #0]
  if (monitorTaskHandle == NULL) {
 80024c2:	4b24      	ldr	r3, [pc, #144]	@ (8002554 <main+0x1fc>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d101      	bne.n	80024ce <main+0x176>
    Error_Handler();
 80024ca:	f001 fcc1 	bl	8003e50 <Error_Handler>
  }
  
  // Create OLED display task
  oledTaskHandle = osThreadNew(OledDisplayTask, NULL, &oledTask_attributes);
 80024ce:	4a22      	ldr	r2, [pc, #136]	@ (8002558 <main+0x200>)
 80024d0:	2100      	movs	r1, #0
 80024d2:	4822      	ldr	r0, [pc, #136]	@ (800255c <main+0x204>)
 80024d4:	f007 fafe 	bl	8009ad4 <osThreadNew>
 80024d8:	4603      	mov	r3, r0
 80024da:	4a21      	ldr	r2, [pc, #132]	@ (8002560 <main+0x208>)
 80024dc:	6013      	str	r3, [r2, #0]
  if (oledTaskHandle == NULL) {
 80024de:	4b20      	ldr	r3, [pc, #128]	@ (8002560 <main+0x208>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d101      	bne.n	80024ea <main+0x192>
    Error_Handler();
 80024e6:	f001 fcb3 	bl	8003e50 <Error_Handler>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80024ea:	f007 facd 	bl	8009a88 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80024ee:	bf00      	nop
 80024f0:	e7fd      	b.n	80024ee <main+0x196>
 80024f2:	bf00      	nop
 80024f4:	40020800 	.word	0x40020800
 80024f8:	20000455 	.word	0x20000455
 80024fc:	20000458 	.word	0x20000458
 8002500:	0800ff5c 	.word	0x0800ff5c
 8002504:	200003d0 	.word	0x200003d0
 8002508:	2000047c 	.word	0x2000047c
 800250c:	20000480 	.word	0x20000480
 8002510:	20000484 	.word	0x20000484
 8002514:	20000474 	.word	0x20000474
 8002518:	20000478 	.word	0x20000478
 800251c:	08011b70 	.word	0x08011b70
 8002520:	08003e1d 	.word	0x08003e1d
 8002524:	20000418 	.word	0x20000418
 8002528:	08011b94 	.word	0x08011b94
 800252c:	08003925 	.word	0x08003925
 8002530:	20000460 	.word	0x20000460
 8002534:	08011bb8 	.word	0x08011bb8
 8002538:	08003b5d 	.word	0x08003b5d
 800253c:	20000464 	.word	0x20000464
 8002540:	08011bdc 	.word	0x08011bdc
 8002544:	08003c81 	.word	0x08003c81
 8002548:	20000468 	.word	0x20000468
 800254c:	08011c00 	.word	0x08011c00
 8002550:	08003d15 	.word	0x08003d15
 8002554:	2000046c 	.word	0x2000046c
 8002558:	08011c24 	.word	0x08011c24
 800255c:	08003de5 	.word	0x08003de5
 8002560:	20000470 	.word	0x20000470

08002564 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b094      	sub	sp, #80	@ 0x50
 8002568:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800256a:	f107 0320 	add.w	r3, r7, #32
 800256e:	2230      	movs	r2, #48	@ 0x30
 8002570:	2100      	movs	r1, #0
 8002572:	4618      	mov	r0, r3
 8002574:	f00b fb97 	bl	800dca6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002578:	f107 030c 	add.w	r3, r7, #12
 800257c:	2200      	movs	r2, #0
 800257e:	601a      	str	r2, [r3, #0]
 8002580:	605a      	str	r2, [r3, #4]
 8002582:	609a      	str	r2, [r3, #8]
 8002584:	60da      	str	r2, [r3, #12]
 8002586:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002588:	2300      	movs	r3, #0
 800258a:	60bb      	str	r3, [r7, #8]
 800258c:	4b27      	ldr	r3, [pc, #156]	@ (800262c <SystemClock_Config+0xc8>)
 800258e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002590:	4a26      	ldr	r2, [pc, #152]	@ (800262c <SystemClock_Config+0xc8>)
 8002592:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002596:	6413      	str	r3, [r2, #64]	@ 0x40
 8002598:	4b24      	ldr	r3, [pc, #144]	@ (800262c <SystemClock_Config+0xc8>)
 800259a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800259c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025a0:	60bb      	str	r3, [r7, #8]
 80025a2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80025a4:	2300      	movs	r3, #0
 80025a6:	607b      	str	r3, [r7, #4]
 80025a8:	4b21      	ldr	r3, [pc, #132]	@ (8002630 <SystemClock_Config+0xcc>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a20      	ldr	r2, [pc, #128]	@ (8002630 <SystemClock_Config+0xcc>)
 80025ae:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80025b2:	6013      	str	r3, [r2, #0]
 80025b4:	4b1e      	ldr	r3, [pc, #120]	@ (8002630 <SystemClock_Config+0xcc>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80025bc:	607b      	str	r3, [r7, #4]
 80025be:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80025c0:	2301      	movs	r3, #1
 80025c2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80025c4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80025c8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80025ca:	2302      	movs	r3, #2
 80025cc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80025ce:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80025d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 80025d4:	230c      	movs	r3, #12
 80025d6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 80025d8:	2360      	movs	r3, #96	@ 0x60
 80025da:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80025dc:	2302      	movs	r3, #2
 80025de:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80025e0:	2304      	movs	r3, #4
 80025e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80025e4:	f107 0320 	add.w	r3, r7, #32
 80025e8:	4618      	mov	r0, r3
 80025ea:	f004 ff49 	bl	8007480 <HAL_RCC_OscConfig>
 80025ee:	4603      	mov	r3, r0
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d001      	beq.n	80025f8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80025f4:	f001 fc2c 	bl	8003e50 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80025f8:	230f      	movs	r3, #15
 80025fa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80025fc:	2302      	movs	r3, #2
 80025fe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002600:	2300      	movs	r3, #0
 8002602:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002604:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002608:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800260a:	2300      	movs	r3, #0
 800260c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800260e:	f107 030c 	add.w	r3, r7, #12
 8002612:	2103      	movs	r1, #3
 8002614:	4618      	mov	r0, r3
 8002616:	f005 f9ab 	bl	8007970 <HAL_RCC_ClockConfig>
 800261a:	4603      	mov	r3, r0
 800261c:	2b00      	cmp	r3, #0
 800261e:	d001      	beq.n	8002624 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8002620:	f001 fc16 	bl	8003e50 <Error_Handler>
  }
}
 8002624:	bf00      	nop
 8002626:	3750      	adds	r7, #80	@ 0x50
 8002628:	46bd      	mov	sp, r7
 800262a:	bd80      	pop	{r7, pc}
 800262c:	40023800 	.word	0x40023800
 8002630:	40007000 	.word	0x40007000

08002634 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b084      	sub	sp, #16
 8002638:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800263a:	463b      	mov	r3, r7
 800263c:	2200      	movs	r2, #0
 800263e:	601a      	str	r2, [r3, #0]
 8002640:	605a      	str	r2, [r3, #4]
 8002642:	609a      	str	r2, [r3, #8]
 8002644:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002646:	4b21      	ldr	r3, [pc, #132]	@ (80026cc <MX_ADC1_Init+0x98>)
 8002648:	4a21      	ldr	r2, [pc, #132]	@ (80026d0 <MX_ADC1_Init+0x9c>)
 800264a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800264c:	4b1f      	ldr	r3, [pc, #124]	@ (80026cc <MX_ADC1_Init+0x98>)
 800264e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002652:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002654:	4b1d      	ldr	r3, [pc, #116]	@ (80026cc <MX_ADC1_Init+0x98>)
 8002656:	2200      	movs	r2, #0
 8002658:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800265a:	4b1c      	ldr	r3, [pc, #112]	@ (80026cc <MX_ADC1_Init+0x98>)
 800265c:	2201      	movs	r2, #1
 800265e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002660:	4b1a      	ldr	r3, [pc, #104]	@ (80026cc <MX_ADC1_Init+0x98>)
 8002662:	2200      	movs	r2, #0
 8002664:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002666:	4b19      	ldr	r3, [pc, #100]	@ (80026cc <MX_ADC1_Init+0x98>)
 8002668:	2200      	movs	r2, #0
 800266a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800266e:	4b17      	ldr	r3, [pc, #92]	@ (80026cc <MX_ADC1_Init+0x98>)
 8002670:	2200      	movs	r2, #0
 8002672:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002674:	4b15      	ldr	r3, [pc, #84]	@ (80026cc <MX_ADC1_Init+0x98>)
 8002676:	4a17      	ldr	r2, [pc, #92]	@ (80026d4 <MX_ADC1_Init+0xa0>)
 8002678:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800267a:	4b14      	ldr	r3, [pc, #80]	@ (80026cc <MX_ADC1_Init+0x98>)
 800267c:	2200      	movs	r2, #0
 800267e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002680:	4b12      	ldr	r3, [pc, #72]	@ (80026cc <MX_ADC1_Init+0x98>)
 8002682:	2201      	movs	r2, #1
 8002684:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002686:	4b11      	ldr	r3, [pc, #68]	@ (80026cc <MX_ADC1_Init+0x98>)
 8002688:	2200      	movs	r2, #0
 800268a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800268e:	4b0f      	ldr	r3, [pc, #60]	@ (80026cc <MX_ADC1_Init+0x98>)
 8002690:	2201      	movs	r2, #1
 8002692:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002694:	480d      	ldr	r0, [pc, #52]	@ (80026cc <MX_ADC1_Init+0x98>)
 8002696:	f002 fa7d 	bl	8004b94 <HAL_ADC_Init>
 800269a:	4603      	mov	r3, r0
 800269c:	2b00      	cmp	r3, #0
 800269e:	d001      	beq.n	80026a4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80026a0:	f001 fbd6 	bl	8003e50 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80026a4:	2304      	movs	r3, #4
 80026a6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80026a8:	2301      	movs	r3, #1
 80026aa:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80026ac:	2300      	movs	r3, #0
 80026ae:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80026b0:	463b      	mov	r3, r7
 80026b2:	4619      	mov	r1, r3
 80026b4:	4805      	ldr	r0, [pc, #20]	@ (80026cc <MX_ADC1_Init+0x98>)
 80026b6:	f002 fc31 	bl	8004f1c <HAL_ADC_ConfigChannel>
 80026ba:	4603      	mov	r3, r0
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d001      	beq.n	80026c4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80026c0:	f001 fbc6 	bl	8003e50 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80026c4:	bf00      	nop
 80026c6:	3710      	adds	r7, #16
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bd80      	pop	{r7, pc}
 80026cc:	20000240 	.word	0x20000240
 80026d0:	40012000 	.word	0x40012000
 80026d4:	0f000001 	.word	0x0f000001

080026d8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80026dc:	4b12      	ldr	r3, [pc, #72]	@ (8002728 <MX_I2C2_Init+0x50>)
 80026de:	4a13      	ldr	r2, [pc, #76]	@ (800272c <MX_I2C2_Init+0x54>)
 80026e0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80026e2:	4b11      	ldr	r3, [pc, #68]	@ (8002728 <MX_I2C2_Init+0x50>)
 80026e4:	4a12      	ldr	r2, [pc, #72]	@ (8002730 <MX_I2C2_Init+0x58>)
 80026e6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80026e8:	4b0f      	ldr	r3, [pc, #60]	@ (8002728 <MX_I2C2_Init+0x50>)
 80026ea:	2200      	movs	r2, #0
 80026ec:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80026ee:	4b0e      	ldr	r3, [pc, #56]	@ (8002728 <MX_I2C2_Init+0x50>)
 80026f0:	2200      	movs	r2, #0
 80026f2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80026f4:	4b0c      	ldr	r3, [pc, #48]	@ (8002728 <MX_I2C2_Init+0x50>)
 80026f6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80026fa:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80026fc:	4b0a      	ldr	r3, [pc, #40]	@ (8002728 <MX_I2C2_Init+0x50>)
 80026fe:	2200      	movs	r2, #0
 8002700:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8002702:	4b09      	ldr	r3, [pc, #36]	@ (8002728 <MX_I2C2_Init+0x50>)
 8002704:	2200      	movs	r2, #0
 8002706:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002708:	4b07      	ldr	r3, [pc, #28]	@ (8002728 <MX_I2C2_Init+0x50>)
 800270a:	2200      	movs	r2, #0
 800270c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800270e:	4b06      	ldr	r3, [pc, #24]	@ (8002728 <MX_I2C2_Init+0x50>)
 8002710:	2200      	movs	r2, #0
 8002712:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002714:	4804      	ldr	r0, [pc, #16]	@ (8002728 <MX_I2C2_Init+0x50>)
 8002716:	f003 f8e1 	bl	80058dc <HAL_I2C_Init>
 800271a:	4603      	mov	r3, r0
 800271c:	2b00      	cmp	r3, #0
 800271e:	d001      	beq.n	8002724 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002720:	f001 fb96 	bl	8003e50 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002724:	bf00      	nop
 8002726:	bd80      	pop	{r7, pc}
 8002728:	20000288 	.word	0x20000288
 800272c:	40005800 	.word	0x40005800
 8002730:	000186a0 	.word	0x000186a0

08002734 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8002738:	4b12      	ldr	r3, [pc, #72]	@ (8002784 <MX_I2C3_Init+0x50>)
 800273a:	4a13      	ldr	r2, [pc, #76]	@ (8002788 <MX_I2C3_Init+0x54>)
 800273c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 400000;
 800273e:	4b11      	ldr	r3, [pc, #68]	@ (8002784 <MX_I2C3_Init+0x50>)
 8002740:	4a12      	ldr	r2, [pc, #72]	@ (800278c <MX_I2C3_Init+0x58>)
 8002742:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002744:	4b0f      	ldr	r3, [pc, #60]	@ (8002784 <MX_I2C3_Init+0x50>)
 8002746:	2200      	movs	r2, #0
 8002748:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800274a:	4b0e      	ldr	r3, [pc, #56]	@ (8002784 <MX_I2C3_Init+0x50>)
 800274c:	2200      	movs	r2, #0
 800274e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002750:	4b0c      	ldr	r3, [pc, #48]	@ (8002784 <MX_I2C3_Init+0x50>)
 8002752:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002756:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002758:	4b0a      	ldr	r3, [pc, #40]	@ (8002784 <MX_I2C3_Init+0x50>)
 800275a:	2200      	movs	r2, #0
 800275c:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 800275e:	4b09      	ldr	r3, [pc, #36]	@ (8002784 <MX_I2C3_Init+0x50>)
 8002760:	2200      	movs	r2, #0
 8002762:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002764:	4b07      	ldr	r3, [pc, #28]	@ (8002784 <MX_I2C3_Init+0x50>)
 8002766:	2200      	movs	r2, #0
 8002768:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800276a:	4b06      	ldr	r3, [pc, #24]	@ (8002784 <MX_I2C3_Init+0x50>)
 800276c:	2200      	movs	r2, #0
 800276e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8002770:	4804      	ldr	r0, [pc, #16]	@ (8002784 <MX_I2C3_Init+0x50>)
 8002772:	f003 f8b3 	bl	80058dc <HAL_I2C_Init>
 8002776:	4603      	mov	r3, r0
 8002778:	2b00      	cmp	r3, #0
 800277a:	d001      	beq.n	8002780 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 800277c:	f001 fb68 	bl	8003e50 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8002780:	bf00      	nop
 8002782:	bd80      	pop	{r7, pc}
 8002784:	200002dc 	.word	0x200002dc
 8002788:	40005c00 	.word	0x40005c00
 800278c:	00061a80 	.word	0x00061a80

08002790 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8002794:	4b17      	ldr	r3, [pc, #92]	@ (80027f4 <MX_SPI3_Init+0x64>)
 8002796:	4a18      	ldr	r2, [pc, #96]	@ (80027f8 <MX_SPI3_Init+0x68>)
 8002798:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800279a:	4b16      	ldr	r3, [pc, #88]	@ (80027f4 <MX_SPI3_Init+0x64>)
 800279c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80027a0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80027a2:	4b14      	ldr	r3, [pc, #80]	@ (80027f4 <MX_SPI3_Init+0x64>)
 80027a4:	2200      	movs	r2, #0
 80027a6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80027a8:	4b12      	ldr	r3, [pc, #72]	@ (80027f4 <MX_SPI3_Init+0x64>)
 80027aa:	2200      	movs	r2, #0
 80027ac:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80027ae:	4b11      	ldr	r3, [pc, #68]	@ (80027f4 <MX_SPI3_Init+0x64>)
 80027b0:	2202      	movs	r2, #2
 80027b2:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 80027b4:	4b0f      	ldr	r3, [pc, #60]	@ (80027f4 <MX_SPI3_Init+0x64>)
 80027b6:	2201      	movs	r2, #1
 80027b8:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80027ba:	4b0e      	ldr	r3, [pc, #56]	@ (80027f4 <MX_SPI3_Init+0x64>)
 80027bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80027c0:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80027c2:	4b0c      	ldr	r3, [pc, #48]	@ (80027f4 <MX_SPI3_Init+0x64>)
 80027c4:	2228      	movs	r2, #40	@ 0x28
 80027c6:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80027c8:	4b0a      	ldr	r3, [pc, #40]	@ (80027f4 <MX_SPI3_Init+0x64>)
 80027ca:	2200      	movs	r2, #0
 80027cc:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80027ce:	4b09      	ldr	r3, [pc, #36]	@ (80027f4 <MX_SPI3_Init+0x64>)
 80027d0:	2200      	movs	r2, #0
 80027d2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80027d4:	4b07      	ldr	r3, [pc, #28]	@ (80027f4 <MX_SPI3_Init+0x64>)
 80027d6:	2200      	movs	r2, #0
 80027d8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 80027da:	4b06      	ldr	r3, [pc, #24]	@ (80027f4 <MX_SPI3_Init+0x64>)
 80027dc:	220a      	movs	r2, #10
 80027de:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80027e0:	4804      	ldr	r0, [pc, #16]	@ (80027f4 <MX_SPI3_Init+0x64>)
 80027e2:	f005 fad7 	bl	8007d94 <HAL_SPI_Init>
 80027e6:	4603      	mov	r3, r0
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d001      	beq.n	80027f0 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80027ec:	f001 fb30 	bl	8003e50 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80027f0:	bf00      	nop
 80027f2:	bd80      	pop	{r7, pc}
 80027f4:	20000330 	.word	0x20000330
 80027f8:	40003c00 	.word	0x40003c00

080027fc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b086      	sub	sp, #24
 8002800:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002802:	f107 0308 	add.w	r3, r7, #8
 8002806:	2200      	movs	r2, #0
 8002808:	601a      	str	r2, [r3, #0]
 800280a:	605a      	str	r2, [r3, #4]
 800280c:	609a      	str	r2, [r3, #8]
 800280e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002810:	463b      	mov	r3, r7
 8002812:	2200      	movs	r2, #0
 8002814:	601a      	str	r2, [r3, #0]
 8002816:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002818:	4b1d      	ldr	r3, [pc, #116]	@ (8002890 <MX_TIM2_Init+0x94>)
 800281a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800281e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002820:	4b1b      	ldr	r3, [pc, #108]	@ (8002890 <MX_TIM2_Init+0x94>)
 8002822:	2200      	movs	r2, #0
 8002824:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002826:	4b1a      	ldr	r3, [pc, #104]	@ (8002890 <MX_TIM2_Init+0x94>)
 8002828:	2200      	movs	r2, #0
 800282a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800282c:	4b18      	ldr	r3, [pc, #96]	@ (8002890 <MX_TIM2_Init+0x94>)
 800282e:	f04f 32ff 	mov.w	r2, #4294967295
 8002832:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002834:	4b16      	ldr	r3, [pc, #88]	@ (8002890 <MX_TIM2_Init+0x94>)
 8002836:	2200      	movs	r2, #0
 8002838:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800283a:	4b15      	ldr	r3, [pc, #84]	@ (8002890 <MX_TIM2_Init+0x94>)
 800283c:	2200      	movs	r2, #0
 800283e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002840:	4813      	ldr	r0, [pc, #76]	@ (8002890 <MX_TIM2_Init+0x94>)
 8002842:	f006 f879 	bl	8008938 <HAL_TIM_Base_Init>
 8002846:	4603      	mov	r3, r0
 8002848:	2b00      	cmp	r3, #0
 800284a:	d001      	beq.n	8002850 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800284c:	f001 fb00 	bl	8003e50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002850:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002854:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002856:	f107 0308 	add.w	r3, r7, #8
 800285a:	4619      	mov	r1, r3
 800285c:	480c      	ldr	r0, [pc, #48]	@ (8002890 <MX_TIM2_Init+0x94>)
 800285e:	f006 fa0d 	bl	8008c7c <HAL_TIM_ConfigClockSource>
 8002862:	4603      	mov	r3, r0
 8002864:	2b00      	cmp	r3, #0
 8002866:	d001      	beq.n	800286c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002868:	f001 faf2 	bl	8003e50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800286c:	2300      	movs	r3, #0
 800286e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002870:	2300      	movs	r3, #0
 8002872:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002874:	463b      	mov	r3, r7
 8002876:	4619      	mov	r1, r3
 8002878:	4805      	ldr	r0, [pc, #20]	@ (8002890 <MX_TIM2_Init+0x94>)
 800287a:	f006 fc0f 	bl	800909c <HAL_TIMEx_MasterConfigSynchronization>
 800287e:	4603      	mov	r3, r0
 8002880:	2b00      	cmp	r3, #0
 8002882:	d001      	beq.n	8002888 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002884:	f001 fae4 	bl	8003e50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002888:	bf00      	nop
 800288a:	3718      	adds	r7, #24
 800288c:	46bd      	mov	sp, r7
 800288e:	bd80      	pop	{r7, pc}
 8002890:	20000388 	.word	0x20000388

08002894 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002898:	4b11      	ldr	r3, [pc, #68]	@ (80028e0 <MX_USART2_UART_Init+0x4c>)
 800289a:	4a12      	ldr	r2, [pc, #72]	@ (80028e4 <MX_USART2_UART_Init+0x50>)
 800289c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800289e:	4b10      	ldr	r3, [pc, #64]	@ (80028e0 <MX_USART2_UART_Init+0x4c>)
 80028a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80028a4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80028a6:	4b0e      	ldr	r3, [pc, #56]	@ (80028e0 <MX_USART2_UART_Init+0x4c>)
 80028a8:	2200      	movs	r2, #0
 80028aa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80028ac:	4b0c      	ldr	r3, [pc, #48]	@ (80028e0 <MX_USART2_UART_Init+0x4c>)
 80028ae:	2200      	movs	r2, #0
 80028b0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80028b2:	4b0b      	ldr	r3, [pc, #44]	@ (80028e0 <MX_USART2_UART_Init+0x4c>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80028b8:	4b09      	ldr	r3, [pc, #36]	@ (80028e0 <MX_USART2_UART_Init+0x4c>)
 80028ba:	220c      	movs	r2, #12
 80028bc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80028be:	4b08      	ldr	r3, [pc, #32]	@ (80028e0 <MX_USART2_UART_Init+0x4c>)
 80028c0:	2200      	movs	r2, #0
 80028c2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80028c4:	4b06      	ldr	r3, [pc, #24]	@ (80028e0 <MX_USART2_UART_Init+0x4c>)
 80028c6:	2200      	movs	r2, #0
 80028c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80028ca:	4805      	ldr	r0, [pc, #20]	@ (80028e0 <MX_USART2_UART_Init+0x4c>)
 80028cc:	f006 fc68 	bl	80091a0 <HAL_UART_Init>
 80028d0:	4603      	mov	r3, r0
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d001      	beq.n	80028da <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80028d6:	f001 fabb 	bl	8003e50 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80028da:	bf00      	nop
 80028dc:	bd80      	pop	{r7, pc}
 80028de:	bf00      	nop
 80028e0:	200003d0 	.word	0x200003d0
 80028e4:	40004400 	.word	0x40004400

080028e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b08a      	sub	sp, #40	@ 0x28
 80028ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028ee:	f107 0314 	add.w	r3, r7, #20
 80028f2:	2200      	movs	r2, #0
 80028f4:	601a      	str	r2, [r3, #0]
 80028f6:	605a      	str	r2, [r3, #4]
 80028f8:	609a      	str	r2, [r3, #8]
 80028fa:	60da      	str	r2, [r3, #12]
 80028fc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80028fe:	2300      	movs	r3, #0
 8002900:	613b      	str	r3, [r7, #16]
 8002902:	4b4c      	ldr	r3, [pc, #304]	@ (8002a34 <MX_GPIO_Init+0x14c>)
 8002904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002906:	4a4b      	ldr	r2, [pc, #300]	@ (8002a34 <MX_GPIO_Init+0x14c>)
 8002908:	f043 0304 	orr.w	r3, r3, #4
 800290c:	6313      	str	r3, [r2, #48]	@ 0x30
 800290e:	4b49      	ldr	r3, [pc, #292]	@ (8002a34 <MX_GPIO_Init+0x14c>)
 8002910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002912:	f003 0304 	and.w	r3, r3, #4
 8002916:	613b      	str	r3, [r7, #16]
 8002918:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800291a:	2300      	movs	r3, #0
 800291c:	60fb      	str	r3, [r7, #12]
 800291e:	4b45      	ldr	r3, [pc, #276]	@ (8002a34 <MX_GPIO_Init+0x14c>)
 8002920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002922:	4a44      	ldr	r2, [pc, #272]	@ (8002a34 <MX_GPIO_Init+0x14c>)
 8002924:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002928:	6313      	str	r3, [r2, #48]	@ 0x30
 800292a:	4b42      	ldr	r3, [pc, #264]	@ (8002a34 <MX_GPIO_Init+0x14c>)
 800292c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800292e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002932:	60fb      	str	r3, [r7, #12]
 8002934:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002936:	2300      	movs	r3, #0
 8002938:	60bb      	str	r3, [r7, #8]
 800293a:	4b3e      	ldr	r3, [pc, #248]	@ (8002a34 <MX_GPIO_Init+0x14c>)
 800293c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800293e:	4a3d      	ldr	r2, [pc, #244]	@ (8002a34 <MX_GPIO_Init+0x14c>)
 8002940:	f043 0301 	orr.w	r3, r3, #1
 8002944:	6313      	str	r3, [r2, #48]	@ 0x30
 8002946:	4b3b      	ldr	r3, [pc, #236]	@ (8002a34 <MX_GPIO_Init+0x14c>)
 8002948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800294a:	f003 0301 	and.w	r3, r3, #1
 800294e:	60bb      	str	r3, [r7, #8]
 8002950:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002952:	2300      	movs	r3, #0
 8002954:	607b      	str	r3, [r7, #4]
 8002956:	4b37      	ldr	r3, [pc, #220]	@ (8002a34 <MX_GPIO_Init+0x14c>)
 8002958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800295a:	4a36      	ldr	r2, [pc, #216]	@ (8002a34 <MX_GPIO_Init+0x14c>)
 800295c:	f043 0302 	orr.w	r3, r3, #2
 8002960:	6313      	str	r3, [r2, #48]	@ 0x30
 8002962:	4b34      	ldr	r3, [pc, #208]	@ (8002a34 <MX_GPIO_Init+0x14c>)
 8002964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002966:	f003 0302 	and.w	r3, r3, #2
 800296a:	607b      	str	r3, [r7, #4]
 800296c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800296e:	2200      	movs	r2, #0
 8002970:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002974:	4830      	ldr	r0, [pc, #192]	@ (8002a38 <MX_GPIO_Init+0x150>)
 8002976:	f002 ff7d 	bl	8005874 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 800297a:	2200      	movs	r2, #0
 800297c:	21e0      	movs	r1, #224	@ 0xe0
 800297e:	482f      	ldr	r0, [pc, #188]	@ (8002a3c <MX_GPIO_Init+0x154>)
 8002980:	f002 ff78 	bl	8005874 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_13, GPIO_PIN_RESET);
 8002984:	2200      	movs	r2, #0
 8002986:	f242 0101 	movw	r1, #8193	@ 0x2001
 800298a:	482d      	ldr	r0, [pc, #180]	@ (8002a40 <MX_GPIO_Init+0x158>)
 800298c:	f002 ff72 	bl	8005874 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002990:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002994:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002996:	2301      	movs	r3, #1
 8002998:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800299a:	2300      	movs	r3, #0
 800299c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800299e:	2300      	movs	r3, #0
 80029a0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80029a2:	f107 0314 	add.w	r3, r7, #20
 80029a6:	4619      	mov	r1, r3
 80029a8:	4823      	ldr	r0, [pc, #140]	@ (8002a38 <MX_GPIO_Init+0x150>)
 80029aa:	f002 fdc7 	bl	800553c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80029ae:	2301      	movs	r3, #1
 80029b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029b2:	2300      	movs	r3, #0
 80029b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP; // Pull-up for active low button
 80029b6:	2301      	movs	r3, #1
 80029b8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029ba:	f107 0314 	add.w	r3, r7, #20
 80029be:	4619      	mov	r1, r3
 80029c0:	481e      	ldr	r0, [pc, #120]	@ (8002a3c <MX_GPIO_Init+0x154>)
 80029c2:	f002 fdbb 	bl	800553c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80029c6:	23e0      	movs	r3, #224	@ 0xe0
 80029c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029ca:	2301      	movs	r3, #1
 80029cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ce:	2300      	movs	r3, #0
 80029d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029d2:	2300      	movs	r3, #0
 80029d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029d6:	f107 0314 	add.w	r3, r7, #20
 80029da:	4619      	mov	r1, r3
 80029dc:	4817      	ldr	r0, [pc, #92]	@ (8002a3c <MX_GPIO_Init+0x154>)
 80029de:	f002 fdad 	bl	800553c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_13;
 80029e2:	f242 0301 	movw	r3, #8193	@ 0x2001
 80029e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029e8:	2301      	movs	r3, #1
 80029ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ec:	2300      	movs	r3, #0
 80029ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029f0:	2300      	movs	r3, #0
 80029f2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029f4:	f107 0314 	add.w	r3, r7, #20
 80029f8:	4619      	mov	r1, r3
 80029fa:	4811      	ldr	r0, [pc, #68]	@ (8002a40 <MX_GPIO_Init+0x158>)
 80029fc:	f002 fd9e 	bl	800553c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  
  // Configure PB13 as BME280 CS pin (SPI3 Chip Select)
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET); // Set CS high initially
 8002a00:	2201      	movs	r2, #1
 8002a02:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002a06:	480e      	ldr	r0, [pc, #56]	@ (8002a40 <MX_GPIO_Init+0x158>)
 8002a08:	f002 ff34 	bl	8005874 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002a0c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002a10:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a12:	2301      	movs	r3, #1
 8002a14:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a16:	2300      	movs	r3, #0
 8002a18:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a1a:	2302      	movs	r3, #2
 8002a1c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a1e:	f107 0314 	add.w	r3, r7, #20
 8002a22:	4619      	mov	r1, r3
 8002a24:	4806      	ldr	r0, [pc, #24]	@ (8002a40 <MX_GPIO_Init+0x158>)
 8002a26:	f002 fd89 	bl	800553c <HAL_GPIO_Init>

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002a2a:	bf00      	nop
 8002a2c:	3728      	adds	r7, #40	@ 0x28
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}
 8002a32:	bf00      	nop
 8002a34:	40023800 	.word	0x40023800
 8002a38:	40020800 	.word	0x40020800
 8002a3c:	40020000 	.word	0x40020000
 8002a40:	40020400 	.word	0x40020400

08002a44 <InitializeSensors>:
  * @brief  Initialize BME280, CCS811, BH1750, and Soil Moisture sensors
  * @param  None
  * @retval None
  */
void InitializeSensors(void)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	af00      	add	r7, sp, #0
  systemStatus.bme280_connected = false;
 8002a48:	4b29      	ldr	r3, [pc, #164]	@ (8002af0 <InitializeSensors+0xac>)
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	701a      	strb	r2, [r3, #0]
  systemStatus.ccs811_connected = false;
 8002a4e:	4b28      	ldr	r3, [pc, #160]	@ (8002af0 <InitializeSensors+0xac>)
 8002a50:	2200      	movs	r2, #0
 8002a52:	705a      	strb	r2, [r3, #1]
  systemStatus.bh1750_connected = false;
 8002a54:	4b26      	ldr	r3, [pc, #152]	@ (8002af0 <InitializeSensors+0xac>)
 8002a56:	2200      	movs	r2, #0
 8002a58:	709a      	strb	r2, [r3, #2]
  systemStatus.soil_sensor_active = false;
 8002a5a:	4b25      	ldr	r3, [pc, #148]	@ (8002af0 <InitializeSensors+0xac>)
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	70da      	strb	r2, [r3, #3]
  systemStatus.oled_connected = false;
 8002a60:	4b23      	ldr	r3, [pc, #140]	@ (8002af0 <InitializeSensors+0xac>)
 8002a62:	2200      	movs	r2, #0
 8002a64:	711a      	strb	r2, [r3, #4]
  
  // Initialize BME280 with SPI3
  if (BME280_Init() == HAL_OK) {
 8002a66:	f7fe fc2d 	bl	80012c4 <BME280_Init>
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d102      	bne.n	8002a76 <InitializeSensors+0x32>
    systemStatus.bme280_connected = true;
 8002a70:	4b1f      	ldr	r3, [pc, #124]	@ (8002af0 <InitializeSensors+0xac>)
 8002a72:	2201      	movs	r2, #1
 8002a74:	701a      	strb	r2, [r3, #0]
  }
  
  // Initialize CCS811 with I2C2
  if (CCS811_Init() == HAL_OK) {
 8002a76:	f7ff fa35 	bl	8001ee4 <CCS811_Init>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d105      	bne.n	8002a8c <InitializeSensors+0x48>
    systemStatus.ccs811_connected = true;
 8002a80:	4b1b      	ldr	r3, [pc, #108]	@ (8002af0 <InitializeSensors+0xac>)
 8002a82:	2201      	movs	r2, #1
 8002a84:	705a      	strb	r2, [r3, #1]
    // Set drive mode to 1 second intervals
    CCS811_SetDriveMode(CCS811_DRIVE_MODE_1SEC);
 8002a86:	2010      	movs	r0, #16
 8002a88:	f7ff fad2 	bl	8002030 <CCS811_SetDriveMode>
  }
  
  // Initialize BH1750 with I2C2 (default address 0x23)
  if (BH1750_Init(BH1750_DEFAULT_ADDRESS) == BH1750_OK) {
 8002a8c:	2023      	movs	r0, #35	@ 0x23
 8002a8e:	f7fe fa79 	bl	8000f84 <BH1750_Init>
 8002a92:	4603      	mov	r3, r0
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d102      	bne.n	8002a9e <InitializeSensors+0x5a>
    systemStatus.bh1750_connected = true;
 8002a98:	4b15      	ldr	r3, [pc, #84]	@ (8002af0 <InitializeSensors+0xac>)
 8002a9a:	2201      	movs	r2, #1
 8002a9c:	709a      	strb	r2, [r3, #2]
  }
  
  // Initialize Soil Moisture Sensor (ADC1)
  InitializeSoilSensor();
 8002a9e:	f000 fa39 	bl	8002f14 <InitializeSoilSensor>
  
  // Initialize OLED with I2C3
  if (SSD1306_Init() == 1) {
 8002aa2:	f001 f9db 	bl	8003e5c <SSD1306_Init>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	2b01      	cmp	r3, #1
 8002aaa:	d11f      	bne.n	8002aec <InitializeSensors+0xa8>
    systemStatus.oled_connected = true;
 8002aac:	4b10      	ldr	r3, [pc, #64]	@ (8002af0 <InitializeSensors+0xac>)
 8002aae:	2201      	movs	r2, #1
 8002ab0:	711a      	strb	r2, [r3, #4]
    SSD1306_Fill(SSD1306_COLOR_BLACK);
 8002ab2:	2000      	movs	r0, #0
 8002ab4:	f001 fac4 	bl	8004040 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 8002ab8:	f001 fa94 	bl	8003fe4 <SSD1306_UpdateScreen>
    SSD1306_GotoXY(2, 2);
 8002abc:	2102      	movs	r1, #2
 8002abe:	2002      	movs	r0, #2
 8002ac0:	f001 fb36 	bl	8004130 <SSD1306_GotoXY>
    SSD1306_Puts("STM32 Sensor", &Font_11x18, SSD1306_COLOR_WHITE);
 8002ac4:	2201      	movs	r2, #1
 8002ac6:	490b      	ldr	r1, [pc, #44]	@ (8002af4 <InitializeSensors+0xb0>)
 8002ac8:	480b      	ldr	r0, [pc, #44]	@ (8002af8 <InitializeSensors+0xb4>)
 8002aca:	f001 fbc5 	bl	8004258 <SSD1306_Puts>
    SSD1306_GotoXY(2, 25);
 8002ace:	2119      	movs	r1, #25
 8002ad0:	2002      	movs	r0, #2
 8002ad2:	f001 fb2d 	bl	8004130 <SSD1306_GotoXY>
    SSD1306_Puts("Monitor", &Font_11x18, SSD1306_COLOR_WHITE);
 8002ad6:	2201      	movs	r2, #1
 8002ad8:	4906      	ldr	r1, [pc, #24]	@ (8002af4 <InitializeSensors+0xb0>)
 8002ada:	4808      	ldr	r0, [pc, #32]	@ (8002afc <InitializeSensors+0xb8>)
 8002adc:	f001 fbbc 	bl	8004258 <SSD1306_Puts>
    SSD1306_UpdateScreen();
 8002ae0:	f001 fa80 	bl	8003fe4 <SSD1306_UpdateScreen>
    HAL_Delay(2000);
 8002ae4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002ae8:	f002 f830 	bl	8004b4c <HAL_Delay>
  }
}
 8002aec:	bf00      	nop
 8002aee:	bd80      	pop	{r7, pc}
 8002af0:	2000041c 	.word	0x2000041c
 8002af4:	2000000c 	.word	0x2000000c
 8002af8:	0800ffa4 	.word	0x0800ffa4
 8002afc:	0800ffb4 	.word	0x0800ffb4

08002b00 <ReadAllSensorData>:
  * @brief  Read all sensor data
  * @param  data: Pointer to SensorData_t structure
  * @retval None
  */
void ReadAllSensorData(SensorData_t* data)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b082      	sub	sp, #8
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  if (data == NULL) return;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	f000 80a0 	beq.w	8002c50 <ReadAllSensorData+0x150>
  
  // Initialize data structure
  data->bme_valid = 0;
 8002b10:	687a      	ldr	r2, [r7, #4]
 8002b12:	f892 3020 	ldrb.w	r3, [r2, #32]
 8002b16:	f023 0301 	bic.w	r3, r3, #1
 8002b1a:	f882 3020 	strb.w	r3, [r2, #32]
  data->ccs_valid = 0;  
 8002b1e:	687a      	ldr	r2, [r7, #4]
 8002b20:	f892 3020 	ldrb.w	r3, [r2, #32]
 8002b24:	f023 0302 	bic.w	r3, r3, #2
 8002b28:	f882 3020 	strb.w	r3, [r2, #32]
  data->bh1750_valid = 0;
 8002b2c:	687a      	ldr	r2, [r7, #4]
 8002b2e:	f892 3020 	ldrb.w	r3, [r2, #32]
 8002b32:	f023 0304 	bic.w	r3, r3, #4
 8002b36:	f882 3020 	strb.w	r3, [r2, #32]
  data->soil_valid = 0;
 8002b3a:	687a      	ldr	r2, [r7, #4]
 8002b3c:	f892 3020 	ldrb.w	r3, [r2, #32]
 8002b40:	f023 0308 	bic.w	r3, r3, #8
 8002b44:	f882 3020 	strb.w	r3, [r2, #32]
  data->timestamp = HAL_GetTick();
 8002b48:	f001 fff4 	bl	8004b34 <HAL_GetTick>
 8002b4c:	4602      	mov	r2, r0
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	61da      	str	r2, [r3, #28]
  
  // Read BME280 data (SPI3)
  if (systemStatus.bme280_connected) {
 8002b52:	4b41      	ldr	r3, [pc, #260]	@ (8002c58 <ReadAllSensorData+0x158>)
 8002b54:	781b      	ldrb	r3, [r3, #0]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d018      	beq.n	8002b8c <ReadAllSensorData+0x8c>
    if (BME280_ReadAll(&bme280_data) == HAL_OK) {
 8002b5a:	4840      	ldr	r0, [pc, #256]	@ (8002c5c <ReadAllSensorData+0x15c>)
 8002b5c:	f7fe fc3e 	bl	80013dc <BME280_ReadAll>
 8002b60:	4603      	mov	r3, r0
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d112      	bne.n	8002b8c <ReadAllSensorData+0x8c>
      data->temperature = bme280_data.temperature;
 8002b66:	4b3d      	ldr	r3, [pc, #244]	@ (8002c5c <ReadAllSensorData+0x15c>)
 8002b68:	681a      	ldr	r2, [r3, #0]
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	601a      	str	r2, [r3, #0]
      data->humidity = bme280_data.humidity;
 8002b6e:	4b3b      	ldr	r3, [pc, #236]	@ (8002c5c <ReadAllSensorData+0x15c>)
 8002b70:	685a      	ldr	r2, [r3, #4]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	605a      	str	r2, [r3, #4]
      data->pressure = bme280_data.pressure;
 8002b76:	4b39      	ldr	r3, [pc, #228]	@ (8002c5c <ReadAllSensorData+0x15c>)
 8002b78:	689a      	ldr	r2, [r3, #8]
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	609a      	str	r2, [r3, #8]
      data->bme_valid = 1;
 8002b7e:	687a      	ldr	r2, [r7, #4]
 8002b80:	f892 3020 	ldrb.w	r3, [r2, #32]
 8002b84:	f043 0301 	orr.w	r3, r3, #1
 8002b88:	f882 3020 	strb.w	r3, [r2, #32]
    }
  }
  
  // Read CCS811 data (I2C2) 
  if (systemStatus.ccs811_connected) {
 8002b8c:	4b32      	ldr	r3, [pc, #200]	@ (8002c58 <ReadAllSensorData+0x158>)
 8002b8e:	785b      	ldrb	r3, [r3, #1]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d028      	beq.n	8002be6 <ReadAllSensorData+0xe6>
    if (CCS811_ReadData(&ccs811_data) == HAL_OK) {
 8002b94:	4832      	ldr	r0, [pc, #200]	@ (8002c60 <ReadAllSensorData+0x160>)
 8002b96:	f7ff fae5 	bl	8002164 <CCS811_ReadData>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d122      	bne.n	8002be6 <ReadAllSensorData+0xe6>
      data->co2 = ccs811_data.co2;
 8002ba0:	4b2f      	ldr	r3, [pc, #188]	@ (8002c60 <ReadAllSensorData+0x160>)
 8002ba2:	881a      	ldrh	r2, [r3, #0]
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	819a      	strh	r2, [r3, #12]
      data->tvoc = ccs811_data.tvoc;
 8002ba8:	4b2d      	ldr	r3, [pc, #180]	@ (8002c60 <ReadAllSensorData+0x160>)
 8002baa:	885a      	ldrh	r2, [r3, #2]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	81da      	strh	r2, [r3, #14]
      data->ccs_valid = 1;
 8002bb0:	687a      	ldr	r2, [r7, #4]
 8002bb2:	f892 3020 	ldrb.w	r3, [r2, #32]
 8002bb6:	f043 0302 	orr.w	r3, r3, #2
 8002bba:	f882 3020 	strb.w	r3, [r2, #32]
      
      // Set environmental compensation for CCS811 from BME280 data
      if (data->bme_valid) {
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002bc4:	f003 0301 	and.w	r3, r3, #1
 8002bc8:	b2db      	uxtb	r3, r3
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d00b      	beq.n	8002be6 <ReadAllSensorData+0xe6>
        CCS811_SetEnvironmentalData(data->humidity, data->temperature);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	edd3 7a01 	vldr	s15, [r3, #4]
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	ed93 7a00 	vldr	s14, [r3]
 8002bda:	eef0 0a47 	vmov.f32	s1, s14
 8002bde:	eeb0 0a67 	vmov.f32	s0, s15
 8002be2:	f7ff fa3f 	bl	8002064 <CCS811_SetEnvironmentalData>
      }
    }
  }
  
  // Read BH1750 light sensor data (I2C2)
  if (systemStatus.bh1750_connected) {
 8002be6:	4b1c      	ldr	r3, [pc, #112]	@ (8002c58 <ReadAllSensorData+0x158>)
 8002be8:	789b      	ldrb	r3, [r3, #2]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d010      	beq.n	8002c10 <ReadAllSensorData+0x110>
    if (BH1750_ReadAll(&bh1750_data) == BH1750_OK) {
 8002bee:	481d      	ldr	r0, [pc, #116]	@ (8002c64 <ReadAllSensorData+0x164>)
 8002bf0:	f7fe fb34 	bl	800125c <BH1750_ReadAll>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d10a      	bne.n	8002c10 <ReadAllSensorData+0x110>
      data->light_lux = bh1750_data.lux;
 8002bfa:	4b1a      	ldr	r3, [pc, #104]	@ (8002c64 <ReadAllSensorData+0x164>)
 8002bfc:	681a      	ldr	r2, [r3, #0]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	611a      	str	r2, [r3, #16]
      data->bh1750_valid = 1;
 8002c02:	687a      	ldr	r2, [r7, #4]
 8002c04:	f892 3020 	ldrb.w	r3, [r2, #32]
 8002c08:	f043 0304 	orr.w	r3, r3, #4
 8002c0c:	f882 3020 	strb.w	r3, [r2, #32]
    }
  }
  
  // Read Soil Moisture Sensor data (ADC1)
  if (systemStatus.soil_sensor_active) {
 8002c10:	4b11      	ldr	r3, [pc, #68]	@ (8002c58 <ReadAllSensorData+0x158>)
 8002c12:	78db      	ldrb	r3, [r3, #3]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d01c      	beq.n	8002c52 <ReadAllSensorData+0x152>
    data->soil_adc_raw = ReadSoilMoistureSensor();
 8002c18:	f000 f988 	bl	8002f2c <ReadSoilMoistureSensor>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	b29a      	uxth	r2, r3
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	831a      	strh	r2, [r3, #24]
    if (data->soil_adc_raw > 0) {
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	8b1b      	ldrh	r3, [r3, #24]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d012      	beq.n	8002c52 <ReadAllSensorData+0x152>
      data->soil_moisture = ConvertSoilMoistureToPercentage(data->soil_adc_raw);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	8b1b      	ldrh	r3, [r3, #24]
 8002c30:	4618      	mov	r0, r3
 8002c32:	f000 f9b5 	bl	8002fa0 <ConvertSoilMoistureToPercentage>
 8002c36:	eef0 7a40 	vmov.f32	s15, s0
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	edc3 7a05 	vstr	s15, [r3, #20]
      data->soil_valid = 1;
 8002c40:	687a      	ldr	r2, [r7, #4]
 8002c42:	f892 3020 	ldrb.w	r3, [r2, #32]
 8002c46:	f043 0308 	orr.w	r3, r3, #8
 8002c4a:	f882 3020 	strb.w	r3, [r2, #32]
 8002c4e:	e000      	b.n	8002c52 <ReadAllSensorData+0x152>
  if (data == NULL) return;
 8002c50:	bf00      	nop
    }
  }
}
 8002c52:	3708      	adds	r7, #8
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bd80      	pop	{r7, pc}
 8002c58:	2000041c 	.word	0x2000041c
 8002c5c:	20000488 	.word	0x20000488
 8002c60:	20000498 	.word	0x20000498
 8002c64:	200004a8 	.word	0x200004a8

08002c68 <FormatSensorData>:
  * @param  buffer: Buffer to store formatted string
  * @param  buffer_size: Size of buffer
  * @retval None
  */
void FormatSensorData(SensorData_t* data, char* buffer, size_t buffer_size)
{
 8002c68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c6c:	b09f      	sub	sp, #124	@ 0x7c
 8002c6e:	af12      	add	r7, sp, #72	@ 0x48
 8002c70:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8002c72:	62b9      	str	r1, [r7, #40]	@ 0x28
 8002c74:	627a      	str	r2, [r7, #36]	@ 0x24
  if (data == NULL || buffer == NULL) return;
 8002c76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	f000 8136 	beq.w	8002eea <FormatSensorData+0x282>
 8002c7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	f000 8132 	beq.w	8002eea <FormatSensorData+0x282>
  
  switch (currentDataFormat) {
 8002c86:	4b9b      	ldr	r3, [pc, #620]	@ (8002ef4 <FormatSensorData+0x28c>)
 8002c88:	781b      	ldrb	r3, [r3, #0]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d002      	beq.n	8002c94 <FormatSensorData+0x2c>
 8002c8e:	2b01      	cmp	r3, #1
 8002c90:	d079      	beq.n	8002d86 <FormatSensorData+0x11e>
 8002c92:	e0de      	b.n	8002e52 <FormatSensorData+0x1ea>
    case FORMAT_JSON:
      snprintf(buffer, buffer_size,
 8002c94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c96:	69de      	ldr	r6, [r3, #28]
               "{\"device\":\"STM32F411_RTOS\",\"timestamp\":%lu,\"temp\":%.1f,\"humi\":%.1f,\"pres\":%.1f,\"co2\":%d,\"tvoc\":%d,\"lux\":%.1f,\"soil\":%.1f,\"soil_adc\":%d,\"bme\":\"%s\",\"ccs\":\"%s\",\"bh1750\":\"%s\",\"soil_sensor\":\"%s\"}\r\n",
               data->timestamp,
               data->temperature, data->humidity, data->pressure,
 8002c98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c9a:	681b      	ldr	r3, [r3, #0]
      snprintf(buffer, buffer_size,
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f7fd fc5b 	bl	8000558 <__aeabi_f2d>
 8002ca2:	4680      	mov	r8, r0
 8002ca4:	4689      	mov	r9, r1
               data->temperature, data->humidity, data->pressure,
 8002ca6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ca8:	685b      	ldr	r3, [r3, #4]
      snprintf(buffer, buffer_size,
 8002caa:	4618      	mov	r0, r3
 8002cac:	f7fd fc54 	bl	8000558 <__aeabi_f2d>
 8002cb0:	4682      	mov	sl, r0
 8002cb2:	468b      	mov	fp, r1
               data->temperature, data->humidity, data->pressure,
 8002cb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002cb6:	689b      	ldr	r3, [r3, #8]
      snprintf(buffer, buffer_size,
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f7fd fc4d 	bl	8000558 <__aeabi_f2d>
 8002cbe:	e9c7 0106 	strd	r0, r1, [r7, #24]
               data->co2, data->tvoc, data->light_lux, data->soil_moisture, data->soil_adc_raw,
 8002cc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002cc4:	899b      	ldrh	r3, [r3, #12]
      snprintf(buffer, buffer_size,
 8002cc6:	613b      	str	r3, [r7, #16]
               data->co2, data->tvoc, data->light_lux, data->soil_moisture, data->soil_adc_raw,
 8002cc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002cca:	89db      	ldrh	r3, [r3, #14]
      snprintf(buffer, buffer_size,
 8002ccc:	623b      	str	r3, [r7, #32]
               data->co2, data->tvoc, data->light_lux, data->soil_moisture, data->soil_adc_raw,
 8002cce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002cd0:	691b      	ldr	r3, [r3, #16]
      snprintf(buffer, buffer_size,
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	f7fd fc40 	bl	8000558 <__aeabi_f2d>
 8002cd8:	e9c7 0102 	strd	r0, r1, [r7, #8]
               data->co2, data->tvoc, data->light_lux, data->soil_moisture, data->soil_adc_raw,
 8002cdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002cde:	695b      	ldr	r3, [r3, #20]
      snprintf(buffer, buffer_size,
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f7fd fc39 	bl	8000558 <__aeabi_f2d>
 8002ce6:	4604      	mov	r4, r0
 8002ce8:	460d      	mov	r5, r1
               data->co2, data->tvoc, data->light_lux, data->soil_moisture, data->soil_adc_raw,
 8002cea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002cec:	8b1b      	ldrh	r3, [r3, #24]
      snprintf(buffer, buffer_size,
 8002cee:	607b      	str	r3, [r7, #4]
               data->bme_valid ? "OK" : "ERR",
 8002cf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002cf2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002cf6:	f003 0301 	and.w	r3, r3, #1
 8002cfa:	b2db      	uxtb	r3, r3
      snprintf(buffer, buffer_size,
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d001      	beq.n	8002d04 <FormatSensorData+0x9c>
 8002d00:	487d      	ldr	r0, [pc, #500]	@ (8002ef8 <FormatSensorData+0x290>)
 8002d02:	e000      	b.n	8002d06 <FormatSensorData+0x9e>
 8002d04:	487d      	ldr	r0, [pc, #500]	@ (8002efc <FormatSensorData+0x294>)
               data->ccs_valid ? "OK" : "ERR", 
 8002d06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d08:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d0c:	f003 0302 	and.w	r3, r3, #2
 8002d10:	b2db      	uxtb	r3, r3
      snprintf(buffer, buffer_size,
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d001      	beq.n	8002d1a <FormatSensorData+0xb2>
 8002d16:	4978      	ldr	r1, [pc, #480]	@ (8002ef8 <FormatSensorData+0x290>)
 8002d18:	e000      	b.n	8002d1c <FormatSensorData+0xb4>
 8002d1a:	4978      	ldr	r1, [pc, #480]	@ (8002efc <FormatSensorData+0x294>)
               data->bh1750_valid ? "OK" : "ERR",
 8002d1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d1e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d22:	f003 0304 	and.w	r3, r3, #4
 8002d26:	b2db      	uxtb	r3, r3
      snprintf(buffer, buffer_size,
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d001      	beq.n	8002d30 <FormatSensorData+0xc8>
 8002d2c:	4a72      	ldr	r2, [pc, #456]	@ (8002ef8 <FormatSensorData+0x290>)
 8002d2e:	e000      	b.n	8002d32 <FormatSensorData+0xca>
 8002d30:	4a72      	ldr	r2, [pc, #456]	@ (8002efc <FormatSensorData+0x294>)
               data->soil_valid ? "OK" : "ERR");
 8002d32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d34:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d38:	f003 0308 	and.w	r3, r3, #8
 8002d3c:	b2db      	uxtb	r3, r3
      snprintf(buffer, buffer_size,
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d001      	beq.n	8002d46 <FormatSensorData+0xde>
 8002d42:	4b6d      	ldr	r3, [pc, #436]	@ (8002ef8 <FormatSensorData+0x290>)
 8002d44:	e000      	b.n	8002d48 <FormatSensorData+0xe0>
 8002d46:	4b6d      	ldr	r3, [pc, #436]	@ (8002efc <FormatSensorData+0x294>)
 8002d48:	9310      	str	r3, [sp, #64]	@ 0x40
 8002d4a:	920f      	str	r2, [sp, #60]	@ 0x3c
 8002d4c:	910e      	str	r1, [sp, #56]	@ 0x38
 8002d4e:	900d      	str	r0, [sp, #52]	@ 0x34
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	930c      	str	r3, [sp, #48]	@ 0x30
 8002d54:	e9cd 450a 	strd	r4, r5, [sp, #40]	@ 0x28
 8002d58:	ed97 7b02 	vldr	d7, [r7, #8]
 8002d5c:	ed8d 7b08 	vstr	d7, [sp, #32]
 8002d60:	6a3b      	ldr	r3, [r7, #32]
 8002d62:	9307      	str	r3, [sp, #28]
 8002d64:	693b      	ldr	r3, [r7, #16]
 8002d66:	9306      	str	r3, [sp, #24]
 8002d68:	ed97 7b06 	vldr	d7, [r7, #24]
 8002d6c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8002d70:	e9cd ab02 	strd	sl, fp, [sp, #8]
 8002d74:	e9cd 8900 	strd	r8, r9, [sp]
 8002d78:	4633      	mov	r3, r6
 8002d7a:	4a61      	ldr	r2, [pc, #388]	@ (8002f00 <FormatSensorData+0x298>)
 8002d7c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002d7e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002d80:	f00a ff18 	bl	800dbb4 <sniprintf>
      break;
 8002d84:	e0b2      	b.n	8002eec <FormatSensorData+0x284>
      
    case FORMAT_CSV:
      snprintf(buffer, buffer_size,
 8002d86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d88:	69db      	ldr	r3, [r3, #28]
 8002d8a:	61bb      	str	r3, [r7, #24]
               "%lu,%.1f,%.1f,%.1f,%d,%d,%.1f,%.1f,%d,%d,%d,%d,%d\r\n",
               data->timestamp,
               data->temperature, data->humidity, data->pressure,
 8002d8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d8e:	681b      	ldr	r3, [r3, #0]
      snprintf(buffer, buffer_size,
 8002d90:	4618      	mov	r0, r3
 8002d92:	f7fd fbe1 	bl	8000558 <__aeabi_f2d>
 8002d96:	4604      	mov	r4, r0
 8002d98:	460d      	mov	r5, r1
               data->temperature, data->humidity, data->pressure,
 8002d9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d9c:	685b      	ldr	r3, [r3, #4]
      snprintf(buffer, buffer_size,
 8002d9e:	4618      	mov	r0, r3
 8002da0:	f7fd fbda 	bl	8000558 <__aeabi_f2d>
 8002da4:	4680      	mov	r8, r0
 8002da6:	4689      	mov	r9, r1
               data->temperature, data->humidity, data->pressure,
 8002da8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002daa:	689b      	ldr	r3, [r3, #8]
      snprintf(buffer, buffer_size,
 8002dac:	4618      	mov	r0, r3
 8002dae:	f7fd fbd3 	bl	8000558 <__aeabi_f2d>
 8002db2:	4682      	mov	sl, r0
 8002db4:	468b      	mov	fp, r1
               data->co2, data->tvoc, data->light_lux, data->soil_moisture, data->soil_adc_raw,
 8002db6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002db8:	899b      	ldrh	r3, [r3, #12]
      snprintf(buffer, buffer_size,
 8002dba:	613b      	str	r3, [r7, #16]
               data->co2, data->tvoc, data->light_lux, data->soil_moisture, data->soil_adc_raw,
 8002dbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dbe:	89db      	ldrh	r3, [r3, #14]
      snprintf(buffer, buffer_size,
 8002dc0:	623b      	str	r3, [r7, #32]
               data->co2, data->tvoc, data->light_lux, data->soil_moisture, data->soil_adc_raw,
 8002dc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dc4:	691b      	ldr	r3, [r3, #16]
      snprintf(buffer, buffer_size,
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	f7fd fbc6 	bl	8000558 <__aeabi_f2d>
 8002dcc:	e9c7 0102 	strd	r0, r1, [r7, #8]
               data->co2, data->tvoc, data->light_lux, data->soil_moisture, data->soil_adc_raw,
 8002dd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dd2:	695b      	ldr	r3, [r3, #20]
      snprintf(buffer, buffer_size,
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	f7fd fbbf 	bl	8000558 <__aeabi_f2d>
               data->co2, data->tvoc, data->light_lux, data->soil_moisture, data->soil_adc_raw,
 8002dda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ddc:	8b1b      	ldrh	r3, [r3, #24]
      snprintf(buffer, buffer_size,
 8002dde:	607b      	str	r3, [r7, #4]
               data->bme_valid, data->ccs_valid, data->bh1750_valid, data->soil_valid);
 8002de0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002de2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002de6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002dea:	b2db      	uxtb	r3, r3
      snprintf(buffer, buffer_size,
 8002dec:	603b      	str	r3, [r7, #0]
               data->bme_valid, data->ccs_valid, data->bh1750_valid, data->soil_valid);
 8002dee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002df0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002df4:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002df8:	b2db      	uxtb	r3, r3
      snprintf(buffer, buffer_size,
 8002dfa:	461e      	mov	r6, r3
               data->bme_valid, data->ccs_valid, data->bh1750_valid, data->soil_valid);
 8002dfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dfe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e02:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002e06:	b2db      	uxtb	r3, r3
      snprintf(buffer, buffer_size,
 8002e08:	461a      	mov	r2, r3
               data->bme_valid, data->ccs_valid, data->bh1750_valid, data->soil_valid);
 8002e0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e0c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e10:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8002e14:	b2db      	uxtb	r3, r3
      snprintf(buffer, buffer_size,
 8002e16:	9310      	str	r3, [sp, #64]	@ 0x40
 8002e18:	920f      	str	r2, [sp, #60]	@ 0x3c
 8002e1a:	960e      	str	r6, [sp, #56]	@ 0x38
 8002e1c:	683a      	ldr	r2, [r7, #0]
 8002e1e:	920d      	str	r2, [sp, #52]	@ 0x34
 8002e20:	687a      	ldr	r2, [r7, #4]
 8002e22:	920c      	str	r2, [sp, #48]	@ 0x30
 8002e24:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8002e28:	ed97 7b02 	vldr	d7, [r7, #8]
 8002e2c:	ed8d 7b08 	vstr	d7, [sp, #32]
 8002e30:	6a3a      	ldr	r2, [r7, #32]
 8002e32:	9207      	str	r2, [sp, #28]
 8002e34:	693a      	ldr	r2, [r7, #16]
 8002e36:	9206      	str	r2, [sp, #24]
 8002e38:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8002e3c:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8002e40:	e9cd 4500 	strd	r4, r5, [sp]
 8002e44:	69bb      	ldr	r3, [r7, #24]
 8002e46:	4a2f      	ldr	r2, [pc, #188]	@ (8002f04 <FormatSensorData+0x29c>)
 8002e48:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002e4a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002e4c:	f00a feb2 	bl	800dbb4 <sniprintf>
      break;
 8002e50:	e04c      	b.n	8002eec <FormatSensorData+0x284>
      
    case FORMAT_PLAIN:
    default:
      snprintf(buffer, buffer_size,
               "Temp: %.1fC, Humidity: %.1f%%, Pressure: %.1f hPa, CO2: %d ppm, TVOC: %d ppb, Light: %.1f lux, Soil: %.1f%% (%s)\r\n",
               data->temperature, data->humidity, data->pressure,
 8002e52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e54:	681b      	ldr	r3, [r3, #0]
      snprintf(buffer, buffer_size,
 8002e56:	4618      	mov	r0, r3
 8002e58:	f7fd fb7e 	bl	8000558 <__aeabi_f2d>
 8002e5c:	4604      	mov	r4, r0
 8002e5e:	460d      	mov	r5, r1
               data->temperature, data->humidity, data->pressure,
 8002e60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e62:	685b      	ldr	r3, [r3, #4]
      snprintf(buffer, buffer_size,
 8002e64:	4618      	mov	r0, r3
 8002e66:	f7fd fb77 	bl	8000558 <__aeabi_f2d>
 8002e6a:	4680      	mov	r8, r0
 8002e6c:	4689      	mov	r9, r1
               data->temperature, data->humidity, data->pressure,
 8002e6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e70:	689b      	ldr	r3, [r3, #8]
      snprintf(buffer, buffer_size,
 8002e72:	4618      	mov	r0, r3
 8002e74:	f7fd fb70 	bl	8000558 <__aeabi_f2d>
 8002e78:	4682      	mov	sl, r0
 8002e7a:	468b      	mov	fp, r1
               data->co2, data->tvoc, data->light_lux, data->soil_moisture,
 8002e7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e7e:	899b      	ldrh	r3, [r3, #12]
      snprintf(buffer, buffer_size,
 8002e80:	461e      	mov	r6, r3
               data->co2, data->tvoc, data->light_lux, data->soil_moisture,
 8002e82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e84:	89db      	ldrh	r3, [r3, #14]
      snprintf(buffer, buffer_size,
 8002e86:	61bb      	str	r3, [r7, #24]
               data->co2, data->tvoc, data->light_lux, data->soil_moisture,
 8002e88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e8a:	691b      	ldr	r3, [r3, #16]
      snprintf(buffer, buffer_size,
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	f7fd fb63 	bl	8000558 <__aeabi_f2d>
 8002e92:	e9c7 0104 	strd	r0, r1, [r7, #16]
               data->co2, data->tvoc, data->light_lux, data->soil_moisture,
 8002e96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e98:	695b      	ldr	r3, [r3, #20]
      snprintf(buffer, buffer_size,
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	f7fd fb5c 	bl	8000558 <__aeabi_f2d>
 8002ea0:	4602      	mov	r2, r0
 8002ea2:	460b      	mov	r3, r1
               (data->soil_moisture < SOIL_MOISTURE_THRESHOLD) ? "DRY" : "WET");
 8002ea4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002ea6:	edd1 7a05 	vldr	s15, [r1, #20]
      snprintf(buffer, buffer_size,
 8002eaa:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8002eae:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002eb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002eb6:	d501      	bpl.n	8002ebc <FormatSensorData+0x254>
 8002eb8:	4913      	ldr	r1, [pc, #76]	@ (8002f08 <FormatSensorData+0x2a0>)
 8002eba:	e000      	b.n	8002ebe <FormatSensorData+0x256>
 8002ebc:	4913      	ldr	r1, [pc, #76]	@ (8002f0c <FormatSensorData+0x2a4>)
 8002ebe:	910c      	str	r1, [sp, #48]	@ 0x30
 8002ec0:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 8002ec4:	ed97 7b04 	vldr	d7, [r7, #16]
 8002ec8:	ed8d 7b08 	vstr	d7, [sp, #32]
 8002ecc:	69bb      	ldr	r3, [r7, #24]
 8002ece:	9307      	str	r3, [sp, #28]
 8002ed0:	9606      	str	r6, [sp, #24]
 8002ed2:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8002ed6:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8002eda:	e9cd 4500 	strd	r4, r5, [sp]
 8002ede:	4a0c      	ldr	r2, [pc, #48]	@ (8002f10 <FormatSensorData+0x2a8>)
 8002ee0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002ee2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002ee4:	f00a fe66 	bl	800dbb4 <sniprintf>
      break;
 8002ee8:	e000      	b.n	8002eec <FormatSensorData+0x284>
  if (data == NULL || buffer == NULL) return;
 8002eea:	bf00      	nop
  }
}
 8002eec:	3734      	adds	r7, #52	@ 0x34
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002ef4:	20000454 	.word	0x20000454
 8002ef8:	0800ffbc 	.word	0x0800ffbc
 8002efc:	0800ffc0 	.word	0x0800ffc0
 8002f00:	0800ffc4 	.word	0x0800ffc4
 8002f04:	08010088 	.word	0x08010088
 8002f08:	080100bc 	.word	0x080100bc
 8002f0c:	080100c0 	.word	0x080100c0
 8002f10:	080100c4 	.word	0x080100c4

08002f14 <InitializeSoilSensor>:
  * @brief  Initialize soil moisture sensor (ADC1)
  * @param  None
  * @retval None
  */
void InitializeSoilSensor(void)
{
 8002f14:	b480      	push	{r7}
 8002f16:	af00      	add	r7, sp, #0
  // ADC1 is already initialized by HAL_ADC_MspInit
  // Just mark soil sensor as active
  systemStatus.soil_sensor_active = true;
 8002f18:	4b03      	ldr	r3, [pc, #12]	@ (8002f28 <InitializeSoilSensor+0x14>)
 8002f1a:	2201      	movs	r2, #1
 8002f1c:	70da      	strb	r2, [r3, #3]
}
 8002f1e:	bf00      	nop
 8002f20:	46bd      	mov	sp, r7
 8002f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f26:	4770      	bx	lr
 8002f28:	2000041c 	.word	0x2000041c

08002f2c <ReadSoilMoistureSensor>:
  * @brief  Read soil moisture sensor via ADC
  * @param  None
  * @retval ADC raw value (0-4095)
  */
uint32_t ReadSoilMoistureSensor(void)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b084      	sub	sp, #16
 8002f30:	af00      	add	r7, sp, #0
  uint32_t adc_value = 0;
 8002f32:	2300      	movs	r3, #0
 8002f34:	607b      	str	r3, [r7, #4]
  uint32_t sum = 0;
 8002f36:	2300      	movs	r3, #0
 8002f38:	60fb      	str	r3, [r7, #12]
  
  // STM32F4 series doesn't need manual calibration
  // ADC is automatically calibrated during initialization
  
  // Read multiple samples for averaging
  for (int i = 0; i < SOIL_MOISTURE_SAMPLES; i++) {
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	60bb      	str	r3, [r7, #8]
 8002f3e:	e01c      	b.n	8002f7a <ReadSoilMoistureSensor+0x4e>
    // Start ADC conversion
    if (HAL_ADC_Start(&hadc1) == HAL_OK) {
 8002f40:	4815      	ldr	r0, [pc, #84]	@ (8002f98 <ReadSoilMoistureSensor+0x6c>)
 8002f42:	f001 fe6b 	bl	8004c1c <HAL_ADC_Start>
 8002f46:	4603      	mov	r3, r0
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d110      	bne.n	8002f6e <ReadSoilMoistureSensor+0x42>
      // Wait for conversion to complete
      if (HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK) {
 8002f4c:	2164      	movs	r1, #100	@ 0x64
 8002f4e:	4812      	ldr	r0, [pc, #72]	@ (8002f98 <ReadSoilMoistureSensor+0x6c>)
 8002f50:	f001 ff4b 	bl	8004dea <HAL_ADC_PollForConversion>
 8002f54:	4603      	mov	r3, r0
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d106      	bne.n	8002f68 <ReadSoilMoistureSensor+0x3c>
        // Get ADC value
        sum += HAL_ADC_GetValue(&hadc1);
 8002f5a:	480f      	ldr	r0, [pc, #60]	@ (8002f98 <ReadSoilMoistureSensor+0x6c>)
 8002f5c:	f001 ffd0 	bl	8004f00 <HAL_ADC_GetValue>
 8002f60:	4602      	mov	r2, r0
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	4413      	add	r3, r2
 8002f66:	60fb      	str	r3, [r7, #12]
      }
      HAL_ADC_Stop(&hadc1);
 8002f68:	480b      	ldr	r0, [pc, #44]	@ (8002f98 <ReadSoilMoistureSensor+0x6c>)
 8002f6a:	f001 ff0b 	bl	8004d84 <HAL_ADC_Stop>
    }
    HAL_Delay(10); // Small delay between readings
 8002f6e:	200a      	movs	r0, #10
 8002f70:	f001 fdec 	bl	8004b4c <HAL_Delay>
  for (int i = 0; i < SOIL_MOISTURE_SAMPLES; i++) {
 8002f74:	68bb      	ldr	r3, [r7, #8]
 8002f76:	3301      	adds	r3, #1
 8002f78:	60bb      	str	r3, [r7, #8]
 8002f7a:	68bb      	ldr	r3, [r7, #8]
 8002f7c:	2b09      	cmp	r3, #9
 8002f7e:	dddf      	ble.n	8002f40 <ReadSoilMoistureSensor+0x14>
  }
  
  adc_value = sum / SOIL_MOISTURE_SAMPLES;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	4a06      	ldr	r2, [pc, #24]	@ (8002f9c <ReadSoilMoistureSensor+0x70>)
 8002f84:	fba2 2303 	umull	r2, r3, r2, r3
 8002f88:	08db      	lsrs	r3, r3, #3
 8002f8a:	607b      	str	r3, [r7, #4]
  return adc_value;
 8002f8c:	687b      	ldr	r3, [r7, #4]
}
 8002f8e:	4618      	mov	r0, r3
 8002f90:	3710      	adds	r7, #16
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bd80      	pop	{r7, pc}
 8002f96:	bf00      	nop
 8002f98:	20000240 	.word	0x20000240
 8002f9c:	cccccccd 	.word	0xcccccccd

08002fa0 <ConvertSoilMoistureToPercentage>:
  * @brief  Convert ADC value to soil moisture percentage
  * @param  adc_value: Raw ADC value (0-4095)
  * @retval Soil moisture percentage (0-100%)
  */
float ConvertSoilMoistureToPercentage(uint32_t adc_value)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	b085      	sub	sp, #20
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  // Convert ADC to percentage
  // Higher ADC value = higher voltage = drier soil
  // Lower ADC value = lower voltage = wetter soil
  float percentage = 100.0f - ((float)adc_value / SOIL_ADC_MAX_VALUE) * 100.0f;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	ee07 3a90 	vmov	s15, r3
 8002fae:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002fb2:	eddf 6a16 	vldr	s13, [pc, #88]	@ 800300c <ConvertSoilMoistureToPercentage+0x6c>
 8002fb6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002fba:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8003010 <ConvertSoilMoistureToPercentage+0x70>
 8002fbe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002fc2:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8003010 <ConvertSoilMoistureToPercentage+0x70>
 8002fc6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002fca:	edc7 7a03 	vstr	s15, [r7, #12]
  
  // Ensure percentage is within 0-100% range
  if (percentage < 0.0f) percentage = 0.0f;
 8002fce:	edd7 7a03 	vldr	s15, [r7, #12]
 8002fd2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002fd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fda:	d502      	bpl.n	8002fe2 <ConvertSoilMoistureToPercentage+0x42>
 8002fdc:	f04f 0300 	mov.w	r3, #0
 8002fe0:	60fb      	str	r3, [r7, #12]
  if (percentage > 100.0f) percentage = 100.0f;
 8002fe2:	edd7 7a03 	vldr	s15, [r7, #12]
 8002fe6:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8003010 <ConvertSoilMoistureToPercentage+0x70>
 8002fea:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002fee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ff2:	dd01      	ble.n	8002ff8 <ConvertSoilMoistureToPercentage+0x58>
 8002ff4:	4b07      	ldr	r3, [pc, #28]	@ (8003014 <ConvertSoilMoistureToPercentage+0x74>)
 8002ff6:	60fb      	str	r3, [r7, #12]
  
  return percentage;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	ee07 3a90 	vmov	s15, r3
}
 8002ffe:	eeb0 0a67 	vmov.f32	s0, s15
 8003002:	3714      	adds	r7, #20
 8003004:	46bd      	mov	sp, r7
 8003006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300a:	4770      	bx	lr
 800300c:	457ff000 	.word	0x457ff000
 8003010:	42c80000 	.word	0x42c80000
 8003014:	42c80000 	.word	0x42c80000

08003018 <IsSoilMoistureLow>:
  * @brief  Check if soil moisture is low and needs irrigation
  * @param  soil_moisture_percent: Soil moisture percentage
  * @retval true if irrigation needed, false otherwise
  */
bool IsSoilMoistureLow(float soil_moisture_percent)
{
 8003018:	b480      	push	{r7}
 800301a:	b083      	sub	sp, #12
 800301c:	af00      	add	r7, sp, #0
 800301e:	ed87 0a01 	vstr	s0, [r7, #4]
  return (soil_moisture_percent < SOIL_MOISTURE_THRESHOLD);
 8003022:	edd7 7a01 	vldr	s15, [r7, #4]
 8003026:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 800302a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800302e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003032:	bf4c      	ite	mi
 8003034:	2301      	movmi	r3, #1
 8003036:	2300      	movpl	r3, #0
 8003038:	b2db      	uxtb	r3, r3
}
 800303a:	4618      	mov	r0, r3
 800303c:	370c      	adds	r7, #12
 800303e:	46bd      	mov	sp, r7
 8003040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003044:	4770      	bx	lr
	...

08003048 <CheckIrrigationNeeds>:
  * @brief  Check irrigation needs and send alerts
  * @param  data: Sensor data structure
  * @retval None
  */
void CheckIrrigationNeeds(SensorData_t* data)
{
 8003048:	b590      	push	{r4, r7, lr}
 800304a:	b0c9      	sub	sp, #292	@ 0x124
 800304c:	af04      	add	r7, sp, #16
 800304e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003052:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003056:	6018      	str	r0, [r3, #0]
  if (data == NULL || !data->soil_valid) return;
 8003058:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800305c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d072      	beq.n	800314c <CheckIrrigationNeeds+0x104>
 8003066:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800306a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003074:	f003 0308 	and.w	r3, r3, #8
 8003078:	b2db      	uxtb	r3, r3
 800307a:	2b00      	cmp	r3, #0
 800307c:	d066      	beq.n	800314c <CheckIrrigationNeeds+0x104>
  
  static bool last_irrigation_needed = false;
  bool irrigation_needed = IsSoilMoistureLow(data->soil_moisture);
 800307e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003082:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	edd3 7a05 	vldr	s15, [r3, #20]
 800308c:	eeb0 0a67 	vmov.f32	s0, s15
 8003090:	f7ff ffc2 	bl	8003018 <IsSoilMoistureLow>
 8003094:	4603      	mov	r3, r0
 8003096:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
  
  // Send alert only when status changes
  if (irrigation_needed != last_irrigation_needed) {
 800309a:	4b2f      	ldr	r3, [pc, #188]	@ (8003158 <CheckIrrigationNeeds+0x110>)
 800309c:	781b      	ldrb	r3, [r3, #0]
 800309e:	f897 210f 	ldrb.w	r2, [r7, #271]	@ 0x10f
 80030a2:	429a      	cmp	r2, r3
 80030a4:	d053      	beq.n	800314e <CheckIrrigationNeeds+0x106>
    UartMessage_t alertMsg;
    
    if (irrigation_needed) {
 80030a6:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d01a      	beq.n	80030e4 <CheckIrrigationNeeds+0x9c>
      snprintf(alertMsg.data, sizeof(alertMsg.data),
               "{\"type\":\"IRRIGATION_ALERT\",\"soil_moisture\":%.1f,\"threshold\":%.1f,\"status\":\"NEEDED\"}\r\n",
               data->soil_moisture, SOIL_MOISTURE_THRESHOLD);
 80030ae:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80030b2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	695b      	ldr	r3, [r3, #20]
      snprintf(alertMsg.data, sizeof(alertMsg.data),
 80030ba:	4618      	mov	r0, r3
 80030bc:	f7fd fa4c 	bl	8000558 <__aeabi_f2d>
 80030c0:	4602      	mov	r2, r0
 80030c2:	460b      	mov	r3, r1
 80030c4:	f107 040c 	add.w	r4, r7, #12
 80030c8:	f04f 0000 	mov.w	r0, #0
 80030cc:	4923      	ldr	r1, [pc, #140]	@ (800315c <CheckIrrigationNeeds+0x114>)
 80030ce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80030d2:	e9cd 2300 	strd	r2, r3, [sp]
 80030d6:	4a22      	ldr	r2, [pc, #136]	@ (8003160 <CheckIrrigationNeeds+0x118>)
 80030d8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80030dc:	4620      	mov	r0, r4
 80030de:	f00a fd69 	bl	800dbb4 <sniprintf>
 80030e2:	e019      	b.n	8003118 <CheckIrrigationNeeds+0xd0>
    } else {
      snprintf(alertMsg.data, sizeof(alertMsg.data),
               "{\"type\":\"IRRIGATION_ALERT\",\"soil_moisture\":%.1f,\"threshold\":%.1f,\"status\":\"OK\"}\r\n",
               data->soil_moisture, SOIL_MOISTURE_THRESHOLD);
 80030e4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80030e8:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	695b      	ldr	r3, [r3, #20]
      snprintf(alertMsg.data, sizeof(alertMsg.data),
 80030f0:	4618      	mov	r0, r3
 80030f2:	f7fd fa31 	bl	8000558 <__aeabi_f2d>
 80030f6:	4602      	mov	r2, r0
 80030f8:	460b      	mov	r3, r1
 80030fa:	f107 040c 	add.w	r4, r7, #12
 80030fe:	f04f 0000 	mov.w	r0, #0
 8003102:	4916      	ldr	r1, [pc, #88]	@ (800315c <CheckIrrigationNeeds+0x114>)
 8003104:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003108:	e9cd 2300 	strd	r2, r3, [sp]
 800310c:	4a15      	ldr	r2, [pc, #84]	@ (8003164 <CheckIrrigationNeeds+0x11c>)
 800310e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003112:	4620      	mov	r0, r4
 8003114:	f00a fd4e 	bl	800dbb4 <sniprintf>
    }
    
    alertMsg.length = strlen(alertMsg.data);
 8003118:	f107 030c 	add.w	r3, r7, #12
 800311c:	4618      	mov	r0, r3
 800311e:	f7fd f8af 	bl	8000280 <strlen>
 8003122:	4603      	mov	r3, r0
 8003124:	b29a      	uxth	r2, r3
 8003126:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800312a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800312e:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
    osMessageQueuePut(uartTxQueueHandle, &alertMsg, 0, 50);
 8003132:	4b0d      	ldr	r3, [pc, #52]	@ (8003168 <CheckIrrigationNeeds+0x120>)
 8003134:	6818      	ldr	r0, [r3, #0]
 8003136:	f107 010c 	add.w	r1, r7, #12
 800313a:	2332      	movs	r3, #50	@ 0x32
 800313c:	2200      	movs	r2, #0
 800313e:	f006 fef7 	bl	8009f30 <osMessageQueuePut>
    
    last_irrigation_needed = irrigation_needed;
 8003142:	4a05      	ldr	r2, [pc, #20]	@ (8003158 <CheckIrrigationNeeds+0x110>)
 8003144:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8003148:	7013      	strb	r3, [r2, #0]
 800314a:	e000      	b.n	800314e <CheckIrrigationNeeds+0x106>
  if (data == NULL || !data->soil_valid) return;
 800314c:	bf00      	nop
  }
}
 800314e:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 8003152:	46bd      	mov	sp, r7
 8003154:	bd90      	pop	{r4, r7, pc}
 8003156:	bf00      	nop
 8003158:	200004b4 	.word	0x200004b4
 800315c:	403e0000 	.word	0x403e0000
 8003160:	0801032c 	.word	0x0801032c
 8003164:	08010384 	.word	0x08010384
 8003168:	20000478 	.word	0x20000478

0800316c <DisplaySensorDataOnOled>:
  * @brief  Display sensor data on OLED screen with page switching
  * @param  data: Pointer to SensorData_t structure
  * @retval None
  */
void DisplaySensorDataOnOled(SensorData_t* data)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b08e      	sub	sp, #56	@ 0x38
 8003170:	af02      	add	r7, sp, #8
 8003172:	6078      	str	r0, [r7, #4]
  if (!systemStatus.oled_connected) {
 8003174:	4bbb      	ldr	r3, [pc, #748]	@ (8003464 <DisplaySensorDataOnOled+0x2f8>)
 8003176:	791b      	ldrb	r3, [r3, #4]
 8003178:	f083 0301 	eor.w	r3, r3, #1
 800317c:	b2db      	uxtb	r3, r3
 800317e:	2b00      	cmp	r3, #0
 8003180:	f040 8279 	bne.w	8003676 <DisplaySensorDataOnOled+0x50a>
  
  static uint32_t last_page_switch = 0;
  char buffer[32];
  
  // Switch page every 4 seconds (longer time to read data)
  if ((HAL_GetTick() - last_page_switch) > 4000) {
 8003184:	f001 fcd6 	bl	8004b34 <HAL_GetTick>
 8003188:	4602      	mov	r2, r0
 800318a:	4bb7      	ldr	r3, [pc, #732]	@ (8003468 <DisplaySensorDataOnOled+0x2fc>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	1ad3      	subs	r3, r2, r3
 8003190:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8003194:	d910      	bls.n	80031b8 <DisplaySensorDataOnOled+0x4c>
    oled_current_page = (oled_current_page + 1) % oled_total_pages;
 8003196:	4bb5      	ldr	r3, [pc, #724]	@ (800346c <DisplaySensorDataOnOled+0x300>)
 8003198:	781b      	ldrb	r3, [r3, #0]
 800319a:	3301      	adds	r3, #1
 800319c:	2204      	movs	r2, #4
 800319e:	fb93 f1f2 	sdiv	r1, r3, r2
 80031a2:	fb01 f202 	mul.w	r2, r1, r2
 80031a6:	1a9b      	subs	r3, r3, r2
 80031a8:	b2da      	uxtb	r2, r3
 80031aa:	4bb0      	ldr	r3, [pc, #704]	@ (800346c <DisplaySensorDataOnOled+0x300>)
 80031ac:	701a      	strb	r2, [r3, #0]
    last_page_switch = HAL_GetTick();
 80031ae:	f001 fcc1 	bl	8004b34 <HAL_GetTick>
 80031b2:	4603      	mov	r3, r0
 80031b4:	4aac      	ldr	r2, [pc, #688]	@ (8003468 <DisplaySensorDataOnOled+0x2fc>)
 80031b6:	6013      	str	r3, [r2, #0]
  }
  
  // Clear screen
  SSD1306_Fill(SSD1306_COLOR_BLACK);
 80031b8:	2000      	movs	r0, #0
 80031ba:	f000 ff41 	bl	8004040 <SSD1306_Fill>
  
  switch(oled_current_page) {
 80031be:	4bab      	ldr	r3, [pc, #684]	@ (800346c <DisplaySensorDataOnOled+0x300>)
 80031c0:	781b      	ldrb	r3, [r3, #0]
 80031c2:	2b03      	cmp	r3, #3
 80031c4:	f200 8205 	bhi.w	80035d2 <DisplaySensorDataOnOled+0x466>
 80031c8:	a201      	add	r2, pc, #4	@ (adr r2, 80031d0 <DisplaySensorDataOnOled+0x64>)
 80031ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031ce:	bf00      	nop
 80031d0:	080031e1 	.word	0x080031e1
 80031d4:	080032d7 	.word	0x080032d7
 80031d8:	0800338f 	.word	0x0800338f
 80031dc:	080034ed 	.word	0x080034ed
    case 0: // BME280 Data Page
      SSD1306_GotoXY(10, 0);
 80031e0:	2100      	movs	r1, #0
 80031e2:	200a      	movs	r0, #10
 80031e4:	f000 ffa4 	bl	8004130 <SSD1306_GotoXY>
      SSD1306_Puts("-- BME280 --", &Font_7x10, SSD1306_COLOR_WHITE);
 80031e8:	2201      	movs	r2, #1
 80031ea:	49a1      	ldr	r1, [pc, #644]	@ (8003470 <DisplaySensorDataOnOled+0x304>)
 80031ec:	48a1      	ldr	r0, [pc, #644]	@ (8003474 <DisplaySensorDataOnOled+0x308>)
 80031ee:	f001 f833 	bl	8004258 <SSD1306_Puts>
      
      if (systemStatus.bme280_connected && data->bme_valid) {
 80031f2:	4b9c      	ldr	r3, [pc, #624]	@ (8003464 <DisplaySensorDataOnOled+0x2f8>)
 80031f4:	781b      	ldrb	r3, [r3, #0]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d056      	beq.n	80032a8 <DisplaySensorDataOnOled+0x13c>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003200:	f003 0301 	and.w	r3, r3, #1
 8003204:	b2db      	uxtb	r3, r3
 8003206:	2b00      	cmp	r3, #0
 8003208:	d04e      	beq.n	80032a8 <DisplaySensorDataOnOled+0x13c>
        SSD1306_GotoXY(0, 15);
 800320a:	210f      	movs	r1, #15
 800320c:	2000      	movs	r0, #0
 800320e:	f000 ff8f 	bl	8004130 <SSD1306_GotoXY>
        snprintf(buffer, sizeof(buffer), "Temp: %.1f C", data->temperature);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4618      	mov	r0, r3
 8003218:	f7fd f99e 	bl	8000558 <__aeabi_f2d>
 800321c:	4602      	mov	r2, r0
 800321e:	460b      	mov	r3, r1
 8003220:	f107 000c 	add.w	r0, r7, #12
 8003224:	e9cd 2300 	strd	r2, r3, [sp]
 8003228:	4a93      	ldr	r2, [pc, #588]	@ (8003478 <DisplaySensorDataOnOled+0x30c>)
 800322a:	2120      	movs	r1, #32
 800322c:	f00a fcc2 	bl	800dbb4 <sniprintf>
        SSD1306_Puts(buffer, &Font_7x10, SSD1306_COLOR_WHITE);
 8003230:	f107 030c 	add.w	r3, r7, #12
 8003234:	2201      	movs	r2, #1
 8003236:	498e      	ldr	r1, [pc, #568]	@ (8003470 <DisplaySensorDataOnOled+0x304>)
 8003238:	4618      	mov	r0, r3
 800323a:	f001 f80d 	bl	8004258 <SSD1306_Puts>
        
        SSD1306_GotoXY(0, 27);
 800323e:	211b      	movs	r1, #27
 8003240:	2000      	movs	r0, #0
 8003242:	f000 ff75 	bl	8004130 <SSD1306_GotoXY>
        snprintf(buffer, sizeof(buffer), "Humi: %.1f %%", data->humidity);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	4618      	mov	r0, r3
 800324c:	f7fd f984 	bl	8000558 <__aeabi_f2d>
 8003250:	4602      	mov	r2, r0
 8003252:	460b      	mov	r3, r1
 8003254:	f107 000c 	add.w	r0, r7, #12
 8003258:	e9cd 2300 	strd	r2, r3, [sp]
 800325c:	4a87      	ldr	r2, [pc, #540]	@ (800347c <DisplaySensorDataOnOled+0x310>)
 800325e:	2120      	movs	r1, #32
 8003260:	f00a fca8 	bl	800dbb4 <sniprintf>
        SSD1306_Puts(buffer, &Font_7x10, SSD1306_COLOR_WHITE);
 8003264:	f107 030c 	add.w	r3, r7, #12
 8003268:	2201      	movs	r2, #1
 800326a:	4981      	ldr	r1, [pc, #516]	@ (8003470 <DisplaySensorDataOnOled+0x304>)
 800326c:	4618      	mov	r0, r3
 800326e:	f000 fff3 	bl	8004258 <SSD1306_Puts>
        
        SSD1306_GotoXY(0, 39);
 8003272:	2127      	movs	r1, #39	@ 0x27
 8003274:	2000      	movs	r0, #0
 8003276:	f000 ff5b 	bl	8004130 <SSD1306_GotoXY>
        snprintf(buffer, sizeof(buffer), "Pres: %.0f hPa", data->pressure);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	689b      	ldr	r3, [r3, #8]
 800327e:	4618      	mov	r0, r3
 8003280:	f7fd f96a 	bl	8000558 <__aeabi_f2d>
 8003284:	4602      	mov	r2, r0
 8003286:	460b      	mov	r3, r1
 8003288:	f107 000c 	add.w	r0, r7, #12
 800328c:	e9cd 2300 	strd	r2, r3, [sp]
 8003290:	4a7b      	ldr	r2, [pc, #492]	@ (8003480 <DisplaySensorDataOnOled+0x314>)
 8003292:	2120      	movs	r1, #32
 8003294:	f00a fc8e 	bl	800dbb4 <sniprintf>
        SSD1306_Puts(buffer, &Font_7x10, SSD1306_COLOR_WHITE);
 8003298:	f107 030c 	add.w	r3, r7, #12
 800329c:	2201      	movs	r2, #1
 800329e:	4974      	ldr	r1, [pc, #464]	@ (8003470 <DisplaySensorDataOnOled+0x304>)
 80032a0:	4618      	mov	r0, r3
 80032a2:	f000 ffd9 	bl	8004258 <SSD1306_Puts>
          SSD1306_Puts("DISCONNECTED", &Font_7x10, SSD1306_COLOR_WHITE);
        } else {
          SSD1306_Puts("NO DATA", &Font_7x10, SSD1306_COLOR_WHITE);
        }
      }
      break;
 80032a6:	e194      	b.n	80035d2 <DisplaySensorDataOnOled+0x466>
        SSD1306_GotoXY(15, 25);
 80032a8:	2119      	movs	r1, #25
 80032aa:	200f      	movs	r0, #15
 80032ac:	f000 ff40 	bl	8004130 <SSD1306_GotoXY>
        if (!systemStatus.bme280_connected) {
 80032b0:	4b6c      	ldr	r3, [pc, #432]	@ (8003464 <DisplaySensorDataOnOled+0x2f8>)
 80032b2:	781b      	ldrb	r3, [r3, #0]
 80032b4:	f083 0301 	eor.w	r3, r3, #1
 80032b8:	b2db      	uxtb	r3, r3
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d005      	beq.n	80032ca <DisplaySensorDataOnOled+0x15e>
          SSD1306_Puts("DISCONNECTED", &Font_7x10, SSD1306_COLOR_WHITE);
 80032be:	2201      	movs	r2, #1
 80032c0:	496b      	ldr	r1, [pc, #428]	@ (8003470 <DisplaySensorDataOnOled+0x304>)
 80032c2:	4870      	ldr	r0, [pc, #448]	@ (8003484 <DisplaySensorDataOnOled+0x318>)
 80032c4:	f000 ffc8 	bl	8004258 <SSD1306_Puts>
      break;
 80032c8:	e183      	b.n	80035d2 <DisplaySensorDataOnOled+0x466>
          SSD1306_Puts("NO DATA", &Font_7x10, SSD1306_COLOR_WHITE);
 80032ca:	2201      	movs	r2, #1
 80032cc:	4968      	ldr	r1, [pc, #416]	@ (8003470 <DisplaySensorDataOnOled+0x304>)
 80032ce:	486e      	ldr	r0, [pc, #440]	@ (8003488 <DisplaySensorDataOnOled+0x31c>)
 80032d0:	f000 ffc2 	bl	8004258 <SSD1306_Puts>
      break;
 80032d4:	e17d      	b.n	80035d2 <DisplaySensorDataOnOled+0x466>
      
    case 1: // CCS811 Data Page
      SSD1306_GotoXY(10, 0);
 80032d6:	2100      	movs	r1, #0
 80032d8:	200a      	movs	r0, #10
 80032da:	f000 ff29 	bl	8004130 <SSD1306_GotoXY>
      SSD1306_Puts("-- CCS811 --", &Font_7x10, SSD1306_COLOR_WHITE);
 80032de:	2201      	movs	r2, #1
 80032e0:	4963      	ldr	r1, [pc, #396]	@ (8003470 <DisplaySensorDataOnOled+0x304>)
 80032e2:	486a      	ldr	r0, [pc, #424]	@ (800348c <DisplaySensorDataOnOled+0x320>)
 80032e4:	f000 ffb8 	bl	8004258 <SSD1306_Puts>
      
      if (systemStatus.ccs811_connected && data->ccs_valid) {
 80032e8:	4b5e      	ldr	r3, [pc, #376]	@ (8003464 <DisplaySensorDataOnOled+0x2f8>)
 80032ea:	785b      	ldrb	r3, [r3, #1]
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d037      	beq.n	8003360 <DisplaySensorDataOnOled+0x1f4>
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80032f6:	f003 0302 	and.w	r3, r3, #2
 80032fa:	b2db      	uxtb	r3, r3
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d02f      	beq.n	8003360 <DisplaySensorDataOnOled+0x1f4>
        SSD1306_GotoXY(0, 15);
 8003300:	210f      	movs	r1, #15
 8003302:	2000      	movs	r0, #0
 8003304:	f000 ff14 	bl	8004130 <SSD1306_GotoXY>
        snprintf(buffer, sizeof(buffer), "CO2:  %d ppm", data->co2);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	899b      	ldrh	r3, [r3, #12]
 800330c:	f107 000c 	add.w	r0, r7, #12
 8003310:	4a5f      	ldr	r2, [pc, #380]	@ (8003490 <DisplaySensorDataOnOled+0x324>)
 8003312:	2120      	movs	r1, #32
 8003314:	f00a fc4e 	bl	800dbb4 <sniprintf>
        SSD1306_Puts(buffer, &Font_7x10, SSD1306_COLOR_WHITE);
 8003318:	f107 030c 	add.w	r3, r7, #12
 800331c:	2201      	movs	r2, #1
 800331e:	4954      	ldr	r1, [pc, #336]	@ (8003470 <DisplaySensorDataOnOled+0x304>)
 8003320:	4618      	mov	r0, r3
 8003322:	f000 ff99 	bl	8004258 <SSD1306_Puts>
        
        SSD1306_GotoXY(0, 27);
 8003326:	211b      	movs	r1, #27
 8003328:	2000      	movs	r0, #0
 800332a:	f000 ff01 	bl	8004130 <SSD1306_GotoXY>
        snprintf(buffer, sizeof(buffer), "TVOC: %d ppb", data->tvoc);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	89db      	ldrh	r3, [r3, #14]
 8003332:	f107 000c 	add.w	r0, r7, #12
 8003336:	4a57      	ldr	r2, [pc, #348]	@ (8003494 <DisplaySensorDataOnOled+0x328>)
 8003338:	2120      	movs	r1, #32
 800333a:	f00a fc3b 	bl	800dbb4 <sniprintf>
        SSD1306_Puts(buffer, &Font_7x10, SSD1306_COLOR_WHITE);
 800333e:	f107 030c 	add.w	r3, r7, #12
 8003342:	2201      	movs	r2, #1
 8003344:	494a      	ldr	r1, [pc, #296]	@ (8003470 <DisplaySensorDataOnOled+0x304>)
 8003346:	4618      	mov	r0, r3
 8003348:	f000 ff86 	bl	8004258 <SSD1306_Puts>
        
        // Show data freshness
        SSD1306_GotoXY(0, 39);
 800334c:	2127      	movs	r1, #39	@ 0x27
 800334e:	2000      	movs	r0, #0
 8003350:	f000 feee 	bl	8004130 <SSD1306_GotoXY>
        SSD1306_Puts("Air Quality", &Font_7x10, SSD1306_COLOR_WHITE);
 8003354:	2201      	movs	r2, #1
 8003356:	4946      	ldr	r1, [pc, #280]	@ (8003470 <DisplaySensorDataOnOled+0x304>)
 8003358:	484f      	ldr	r0, [pc, #316]	@ (8003498 <DisplaySensorDataOnOled+0x32c>)
 800335a:	f000 ff7d 	bl	8004258 <SSD1306_Puts>
          SSD1306_Puts("DISCONNECTED", &Font_7x10, SSD1306_COLOR_WHITE);
        } else {
          SSD1306_Puts("NO DATA", &Font_7x10, SSD1306_COLOR_WHITE);
        }
      }
      break;
 800335e:	e138      	b.n	80035d2 <DisplaySensorDataOnOled+0x466>
        SSD1306_GotoXY(15, 25);
 8003360:	2119      	movs	r1, #25
 8003362:	200f      	movs	r0, #15
 8003364:	f000 fee4 	bl	8004130 <SSD1306_GotoXY>
        if (!systemStatus.ccs811_connected) {
 8003368:	4b3e      	ldr	r3, [pc, #248]	@ (8003464 <DisplaySensorDataOnOled+0x2f8>)
 800336a:	785b      	ldrb	r3, [r3, #1]
 800336c:	f083 0301 	eor.w	r3, r3, #1
 8003370:	b2db      	uxtb	r3, r3
 8003372:	2b00      	cmp	r3, #0
 8003374:	d005      	beq.n	8003382 <DisplaySensorDataOnOled+0x216>
          SSD1306_Puts("DISCONNECTED", &Font_7x10, SSD1306_COLOR_WHITE);
 8003376:	2201      	movs	r2, #1
 8003378:	493d      	ldr	r1, [pc, #244]	@ (8003470 <DisplaySensorDataOnOled+0x304>)
 800337a:	4842      	ldr	r0, [pc, #264]	@ (8003484 <DisplaySensorDataOnOled+0x318>)
 800337c:	f000 ff6c 	bl	8004258 <SSD1306_Puts>
      break;
 8003380:	e127      	b.n	80035d2 <DisplaySensorDataOnOled+0x466>
          SSD1306_Puts("NO DATA", &Font_7x10, SSD1306_COLOR_WHITE);
 8003382:	2201      	movs	r2, #1
 8003384:	493a      	ldr	r1, [pc, #232]	@ (8003470 <DisplaySensorDataOnOled+0x304>)
 8003386:	4840      	ldr	r0, [pc, #256]	@ (8003488 <DisplaySensorDataOnOled+0x31c>)
 8003388:	f000 ff66 	bl	8004258 <SSD1306_Puts>
      break;
 800338c:	e121      	b.n	80035d2 <DisplaySensorDataOnOled+0x466>
      
    case 2: // BH1750 Data Page
      SSD1306_GotoXY(10, 0);
 800338e:	2100      	movs	r1, #0
 8003390:	200a      	movs	r0, #10
 8003392:	f000 fecd 	bl	8004130 <SSD1306_GotoXY>
      SSD1306_Puts("-- BH1750 --", &Font_7x10, SSD1306_COLOR_WHITE);
 8003396:	2201      	movs	r2, #1
 8003398:	4935      	ldr	r1, [pc, #212]	@ (8003470 <DisplaySensorDataOnOled+0x304>)
 800339a:	4840      	ldr	r0, [pc, #256]	@ (800349c <DisplaySensorDataOnOled+0x330>)
 800339c:	f000 ff5c 	bl	8004258 <SSD1306_Puts>
      
      if (systemStatus.bh1750_connected && data->bh1750_valid) {
 80033a0:	4b30      	ldr	r3, [pc, #192]	@ (8003464 <DisplaySensorDataOnOled+0x2f8>)
 80033a2:	789b      	ldrb	r3, [r3, #2]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	f000 8089 	beq.w	80034bc <DisplaySensorDataOnOled+0x350>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	f893 3020 	ldrb.w	r3, [r3, #32]
 80033b0:	f003 0304 	and.w	r3, r3, #4
 80033b4:	b2db      	uxtb	r3, r3
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	f000 8080 	beq.w	80034bc <DisplaySensorDataOnOled+0x350>
        SSD1306_GotoXY(0, 20);
 80033bc:	2114      	movs	r1, #20
 80033be:	2000      	movs	r0, #0
 80033c0:	f000 feb6 	bl	8004130 <SSD1306_GotoXY>
        snprintf(buffer, sizeof(buffer), "Light: %.1f lux", data->light_lux);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	691b      	ldr	r3, [r3, #16]
 80033c8:	4618      	mov	r0, r3
 80033ca:	f7fd f8c5 	bl	8000558 <__aeabi_f2d>
 80033ce:	4602      	mov	r2, r0
 80033d0:	460b      	mov	r3, r1
 80033d2:	f107 000c 	add.w	r0, r7, #12
 80033d6:	e9cd 2300 	strd	r2, r3, [sp]
 80033da:	4a31      	ldr	r2, [pc, #196]	@ (80034a0 <DisplaySensorDataOnOled+0x334>)
 80033dc:	2120      	movs	r1, #32
 80033de:	f00a fbe9 	bl	800dbb4 <sniprintf>
        SSD1306_Puts(buffer, &Font_7x10, SSD1306_COLOR_WHITE);
 80033e2:	f107 030c 	add.w	r3, r7, #12
 80033e6:	2201      	movs	r2, #1
 80033e8:	4921      	ldr	r1, [pc, #132]	@ (8003470 <DisplaySensorDataOnOled+0x304>)
 80033ea:	4618      	mov	r0, r3
 80033ec:	f000 ff34 	bl	8004258 <SSD1306_Puts>
        
        SSD1306_GotoXY(0, 35);
 80033f0:	2123      	movs	r1, #35	@ 0x23
 80033f2:	2000      	movs	r0, #0
 80033f4:	f000 fe9c 	bl	8004130 <SSD1306_GotoXY>
        if (data->light_lux < 10) {
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	edd3 7a04 	vldr	s15, [r3, #16]
 80033fe:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8003402:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003406:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800340a:	d505      	bpl.n	8003418 <DisplaySensorDataOnOled+0x2ac>
          SSD1306_Puts("Dark", &Font_7x10, SSD1306_COLOR_WHITE);
 800340c:	2201      	movs	r2, #1
 800340e:	4918      	ldr	r1, [pc, #96]	@ (8003470 <DisplaySensorDataOnOled+0x304>)
 8003410:	4824      	ldr	r0, [pc, #144]	@ (80034a4 <DisplaySensorDataOnOled+0x338>)
 8003412:	f000 ff21 	bl	8004258 <SSD1306_Puts>
        if (data->light_lux < 10) {
 8003416:	e068      	b.n	80034ea <DisplaySensorDataOnOled+0x37e>
        } else if (data->light_lux < 100) {
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	edd3 7a04 	vldr	s15, [r3, #16]
 800341e:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 80034a8 <DisplaySensorDataOnOled+0x33c>
 8003422:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003426:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800342a:	d505      	bpl.n	8003438 <DisplaySensorDataOnOled+0x2cc>
          SSD1306_Puts("Dim", &Font_7x10, SSD1306_COLOR_WHITE);
 800342c:	2201      	movs	r2, #1
 800342e:	4910      	ldr	r1, [pc, #64]	@ (8003470 <DisplaySensorDataOnOled+0x304>)
 8003430:	481e      	ldr	r0, [pc, #120]	@ (80034ac <DisplaySensorDataOnOled+0x340>)
 8003432:	f000 ff11 	bl	8004258 <SSD1306_Puts>
        if (data->light_lux < 10) {
 8003436:	e058      	b.n	80034ea <DisplaySensorDataOnOled+0x37e>
        } else if (data->light_lux < 1000) {
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	edd3 7a04 	vldr	s15, [r3, #16]
 800343e:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 80034b0 <DisplaySensorDataOnOled+0x344>
 8003442:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003446:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800344a:	d505      	bpl.n	8003458 <DisplaySensorDataOnOled+0x2ec>
          SSD1306_Puts("Normal", &Font_7x10, SSD1306_COLOR_WHITE);
 800344c:	2201      	movs	r2, #1
 800344e:	4908      	ldr	r1, [pc, #32]	@ (8003470 <DisplaySensorDataOnOled+0x304>)
 8003450:	4818      	ldr	r0, [pc, #96]	@ (80034b4 <DisplaySensorDataOnOled+0x348>)
 8003452:	f000 ff01 	bl	8004258 <SSD1306_Puts>
        if (data->light_lux < 10) {
 8003456:	e048      	b.n	80034ea <DisplaySensorDataOnOled+0x37e>
        } else {
          SSD1306_Puts("Bright", &Font_7x10, SSD1306_COLOR_WHITE);
 8003458:	2201      	movs	r2, #1
 800345a:	4905      	ldr	r1, [pc, #20]	@ (8003470 <DisplaySensorDataOnOled+0x304>)
 800345c:	4816      	ldr	r0, [pc, #88]	@ (80034b8 <DisplaySensorDataOnOled+0x34c>)
 800345e:	f000 fefb 	bl	8004258 <SSD1306_Puts>
        if (data->light_lux < 10) {
 8003462:	e042      	b.n	80034ea <DisplaySensorDataOnOled+0x37e>
 8003464:	2000041c 	.word	0x2000041c
 8003468:	200004b8 	.word	0x200004b8
 800346c:	2000045c 	.word	0x2000045c
 8003470:	20000004 	.word	0x20000004
 8003474:	080103d8 	.word	0x080103d8
 8003478:	080103e8 	.word	0x080103e8
 800347c:	080103f8 	.word	0x080103f8
 8003480:	08010408 	.word	0x08010408
 8003484:	08010418 	.word	0x08010418
 8003488:	08010428 	.word	0x08010428
 800348c:	08010430 	.word	0x08010430
 8003490:	08010440 	.word	0x08010440
 8003494:	08010450 	.word	0x08010450
 8003498:	08010460 	.word	0x08010460
 800349c:	0801046c 	.word	0x0801046c
 80034a0:	0801047c 	.word	0x0801047c
 80034a4:	0801048c 	.word	0x0801048c
 80034a8:	42c80000 	.word	0x42c80000
 80034ac:	08010494 	.word	0x08010494
 80034b0:	447a0000 	.word	0x447a0000
 80034b4:	08010498 	.word	0x08010498
 80034b8:	080104a0 	.word	0x080104a0
        }
      } else {
        SSD1306_GotoXY(15, 25);
 80034bc:	2119      	movs	r1, #25
 80034be:	200f      	movs	r0, #15
 80034c0:	f000 fe36 	bl	8004130 <SSD1306_GotoXY>
        if (!systemStatus.bh1750_connected) {
 80034c4:	4b6e      	ldr	r3, [pc, #440]	@ (8003680 <DisplaySensorDataOnOled+0x514>)
 80034c6:	789b      	ldrb	r3, [r3, #2]
 80034c8:	f083 0301 	eor.w	r3, r3, #1
 80034cc:	b2db      	uxtb	r3, r3
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d005      	beq.n	80034de <DisplaySensorDataOnOled+0x372>
          SSD1306_Puts("DISCONNECTED", &Font_7x10, SSD1306_COLOR_WHITE);
 80034d2:	2201      	movs	r2, #1
 80034d4:	496b      	ldr	r1, [pc, #428]	@ (8003684 <DisplaySensorDataOnOled+0x518>)
 80034d6:	486c      	ldr	r0, [pc, #432]	@ (8003688 <DisplaySensorDataOnOled+0x51c>)
 80034d8:	f000 febe 	bl	8004258 <SSD1306_Puts>
        } else {
          SSD1306_Puts("NO DATA", &Font_7x10, SSD1306_COLOR_WHITE);
        }
      }
      break;
 80034dc:	e079      	b.n	80035d2 <DisplaySensorDataOnOled+0x466>
          SSD1306_Puts("NO DATA", &Font_7x10, SSD1306_COLOR_WHITE);
 80034de:	2201      	movs	r2, #1
 80034e0:	4968      	ldr	r1, [pc, #416]	@ (8003684 <DisplaySensorDataOnOled+0x518>)
 80034e2:	486a      	ldr	r0, [pc, #424]	@ (800368c <DisplaySensorDataOnOled+0x520>)
 80034e4:	f000 feb8 	bl	8004258 <SSD1306_Puts>
      break;
 80034e8:	e073      	b.n	80035d2 <DisplaySensorDataOnOled+0x466>
 80034ea:	e072      	b.n	80035d2 <DisplaySensorDataOnOled+0x466>
      
    case 3: // Soil Sensor Data Page
      SSD1306_GotoXY(8, 0);
 80034ec:	2100      	movs	r1, #0
 80034ee:	2008      	movs	r0, #8
 80034f0:	f000 fe1e 	bl	8004130 <SSD1306_GotoXY>
      SSD1306_Puts("-- SOIL --", &Font_7x10, SSD1306_COLOR_WHITE);
 80034f4:	2201      	movs	r2, #1
 80034f6:	4963      	ldr	r1, [pc, #396]	@ (8003684 <DisplaySensorDataOnOled+0x518>)
 80034f8:	4865      	ldr	r0, [pc, #404]	@ (8003690 <DisplaySensorDataOnOled+0x524>)
 80034fa:	f000 fead 	bl	8004258 <SSD1306_Puts>
      
      if (systemStatus.soil_sensor_active && data->soil_valid) {
 80034fe:	4b60      	ldr	r3, [pc, #384]	@ (8003680 <DisplaySensorDataOnOled+0x514>)
 8003500:	78db      	ldrb	r3, [r3, #3]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d04e      	beq.n	80035a4 <DisplaySensorDataOnOled+0x438>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	f893 3020 	ldrb.w	r3, [r3, #32]
 800350c:	f003 0308 	and.w	r3, r3, #8
 8003510:	b2db      	uxtb	r3, r3
 8003512:	2b00      	cmp	r3, #0
 8003514:	d046      	beq.n	80035a4 <DisplaySensorDataOnOled+0x438>
        SSD1306_GotoXY(0, 15);
 8003516:	210f      	movs	r1, #15
 8003518:	2000      	movs	r0, #0
 800351a:	f000 fe09 	bl	8004130 <SSD1306_GotoXY>
        snprintf(buffer, sizeof(buffer), "Moist: %.1f%%", data->soil_moisture);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	695b      	ldr	r3, [r3, #20]
 8003522:	4618      	mov	r0, r3
 8003524:	f7fd f818 	bl	8000558 <__aeabi_f2d>
 8003528:	4602      	mov	r2, r0
 800352a:	460b      	mov	r3, r1
 800352c:	f107 000c 	add.w	r0, r7, #12
 8003530:	e9cd 2300 	strd	r2, r3, [sp]
 8003534:	4a57      	ldr	r2, [pc, #348]	@ (8003694 <DisplaySensorDataOnOled+0x528>)
 8003536:	2120      	movs	r1, #32
 8003538:	f00a fb3c 	bl	800dbb4 <sniprintf>
        SSD1306_Puts(buffer, &Font_7x10, SSD1306_COLOR_WHITE);
 800353c:	f107 030c 	add.w	r3, r7, #12
 8003540:	2201      	movs	r2, #1
 8003542:	4950      	ldr	r1, [pc, #320]	@ (8003684 <DisplaySensorDataOnOled+0x518>)
 8003544:	4618      	mov	r0, r3
 8003546:	f000 fe87 	bl	8004258 <SSD1306_Puts>
        
        SSD1306_GotoXY(0, 27);
 800354a:	211b      	movs	r1, #27
 800354c:	2000      	movs	r0, #0
 800354e:	f000 fdef 	bl	8004130 <SSD1306_GotoXY>
        if (data->soil_moisture < SOIL_MOISTURE_THRESHOLD) {
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	edd3 7a05 	vldr	s15, [r3, #20]
 8003558:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 800355c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003560:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003564:	d505      	bpl.n	8003572 <DisplaySensorDataOnOled+0x406>
          SSD1306_Puts("Status: DRY", &Font_7x10, SSD1306_COLOR_WHITE);
 8003566:	2201      	movs	r2, #1
 8003568:	4946      	ldr	r1, [pc, #280]	@ (8003684 <DisplaySensorDataOnOled+0x518>)
 800356a:	484b      	ldr	r0, [pc, #300]	@ (8003698 <DisplaySensorDataOnOled+0x52c>)
 800356c:	f000 fe74 	bl	8004258 <SSD1306_Puts>
 8003570:	e004      	b.n	800357c <DisplaySensorDataOnOled+0x410>
        } else {
          SSD1306_Puts("Status: WET", &Font_7x10, SSD1306_COLOR_WHITE);
 8003572:	2201      	movs	r2, #1
 8003574:	4943      	ldr	r1, [pc, #268]	@ (8003684 <DisplaySensorDataOnOled+0x518>)
 8003576:	4849      	ldr	r0, [pc, #292]	@ (800369c <DisplaySensorDataOnOled+0x530>)
 8003578:	f000 fe6e 	bl	8004258 <SSD1306_Puts>
        }
        
        SSD1306_GotoXY(0, 39);
 800357c:	2127      	movs	r1, #39	@ 0x27
 800357e:	2000      	movs	r0, #0
 8003580:	f000 fdd6 	bl	8004130 <SSD1306_GotoXY>
        snprintf(buffer, sizeof(buffer), "Raw: %d", data->soil_adc_raw);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	8b1b      	ldrh	r3, [r3, #24]
 8003588:	f107 000c 	add.w	r0, r7, #12
 800358c:	4a44      	ldr	r2, [pc, #272]	@ (80036a0 <DisplaySensorDataOnOled+0x534>)
 800358e:	2120      	movs	r1, #32
 8003590:	f00a fb10 	bl	800dbb4 <sniprintf>
        SSD1306_Puts(buffer, &Font_7x10, SSD1306_COLOR_WHITE);
 8003594:	f107 030c 	add.w	r3, r7, #12
 8003598:	2201      	movs	r2, #1
 800359a:	493a      	ldr	r1, [pc, #232]	@ (8003684 <DisplaySensorDataOnOled+0x518>)
 800359c:	4618      	mov	r0, r3
 800359e:	f000 fe5b 	bl	8004258 <SSD1306_Puts>
          SSD1306_Puts("INACTIVE", &Font_7x10, SSD1306_COLOR_WHITE);
        } else {
          SSD1306_Puts("NO DATA", &Font_7x10, SSD1306_COLOR_WHITE);
        }
      }
      break;
 80035a2:	e015      	b.n	80035d0 <DisplaySensorDataOnOled+0x464>
        SSD1306_GotoXY(20, 25);
 80035a4:	2119      	movs	r1, #25
 80035a6:	2014      	movs	r0, #20
 80035a8:	f000 fdc2 	bl	8004130 <SSD1306_GotoXY>
        if (!systemStatus.soil_sensor_active) {
 80035ac:	4b34      	ldr	r3, [pc, #208]	@ (8003680 <DisplaySensorDataOnOled+0x514>)
 80035ae:	78db      	ldrb	r3, [r3, #3]
 80035b0:	f083 0301 	eor.w	r3, r3, #1
 80035b4:	b2db      	uxtb	r3, r3
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d005      	beq.n	80035c6 <DisplaySensorDataOnOled+0x45a>
          SSD1306_Puts("INACTIVE", &Font_7x10, SSD1306_COLOR_WHITE);
 80035ba:	2201      	movs	r2, #1
 80035bc:	4931      	ldr	r1, [pc, #196]	@ (8003684 <DisplaySensorDataOnOled+0x518>)
 80035be:	4839      	ldr	r0, [pc, #228]	@ (80036a4 <DisplaySensorDataOnOled+0x538>)
 80035c0:	f000 fe4a 	bl	8004258 <SSD1306_Puts>
      break;
 80035c4:	e004      	b.n	80035d0 <DisplaySensorDataOnOled+0x464>
          SSD1306_Puts("NO DATA", &Font_7x10, SSD1306_COLOR_WHITE);
 80035c6:	2201      	movs	r2, #1
 80035c8:	492e      	ldr	r1, [pc, #184]	@ (8003684 <DisplaySensorDataOnOled+0x518>)
 80035ca:	4830      	ldr	r0, [pc, #192]	@ (800368c <DisplaySensorDataOnOled+0x520>)
 80035cc:	f000 fe44 	bl	8004258 <SSD1306_Puts>
      break;
 80035d0:	bf00      	nop
  }
  
  // Status bar at bottom
  SSD1306_GotoXY(0, 55);
 80035d2:	2137      	movs	r1, #55	@ 0x37
 80035d4:	2000      	movs	r0, #0
 80035d6:	f000 fdab 	bl	8004130 <SSD1306_GotoXY>
  snprintf(buffer, sizeof(buffer), "P%d/%d", oled_current_page + 1, oled_total_pages);
 80035da:	4b33      	ldr	r3, [pc, #204]	@ (80036a8 <DisplaySensorDataOnOled+0x53c>)
 80035dc:	781b      	ldrb	r3, [r3, #0]
 80035de:	3301      	adds	r3, #1
 80035e0:	2204      	movs	r2, #4
 80035e2:	f107 000c 	add.w	r0, r7, #12
 80035e6:	9200      	str	r2, [sp, #0]
 80035e8:	4a30      	ldr	r2, [pc, #192]	@ (80036ac <DisplaySensorDataOnOled+0x540>)
 80035ea:	2120      	movs	r1, #32
 80035ec:	f00a fae2 	bl	800dbb4 <sniprintf>
  SSD1306_Puts(buffer, &Font_7x10, SSD1306_COLOR_WHITE);
 80035f0:	f107 030c 	add.w	r3, r7, #12
 80035f4:	2201      	movs	r2, #1
 80035f6:	4923      	ldr	r1, [pc, #140]	@ (8003684 <DisplaySensorDataOnOled+0x518>)
 80035f8:	4618      	mov	r0, r3
 80035fa:	f000 fe2d 	bl	8004258 <SSD1306_Puts>
  
  // Show uptime in corner
  SSD1306_GotoXY(85, 55);
 80035fe:	2137      	movs	r1, #55	@ 0x37
 8003600:	2055      	movs	r0, #85	@ 0x55
 8003602:	f000 fd95 	bl	8004130 <SSD1306_GotoXY>
  uint32_t uptime_sec = HAL_GetTick() / 1000;
 8003606:	f001 fa95 	bl	8004b34 <HAL_GetTick>
 800360a:	4603      	mov	r3, r0
 800360c:	4a28      	ldr	r2, [pc, #160]	@ (80036b0 <DisplaySensorDataOnOled+0x544>)
 800360e:	fba2 2303 	umull	r2, r3, r2, r3
 8003612:	099b      	lsrs	r3, r3, #6
 8003614:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (uptime_sec < 60) {
 8003616:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003618:	2b3b      	cmp	r3, #59	@ 0x3b
 800361a:	d807      	bhi.n	800362c <DisplaySensorDataOnOled+0x4c0>
    snprintf(buffer, sizeof(buffer), "%lus", uptime_sec);
 800361c:	f107 000c 	add.w	r0, r7, #12
 8003620:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003622:	4a24      	ldr	r2, [pc, #144]	@ (80036b4 <DisplaySensorDataOnOled+0x548>)
 8003624:	2120      	movs	r1, #32
 8003626:	f00a fac5 	bl	800dbb4 <sniprintf>
 800362a:	e01a      	b.n	8003662 <DisplaySensorDataOnOled+0x4f6>
  } else if (uptime_sec < 3600) {
 800362c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800362e:	f5b3 6f61 	cmp.w	r3, #3600	@ 0xe10
 8003632:	d20b      	bcs.n	800364c <DisplaySensorDataOnOled+0x4e0>
    snprintf(buffer, sizeof(buffer), "%lum", uptime_sec / 60);
 8003634:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003636:	4a20      	ldr	r2, [pc, #128]	@ (80036b8 <DisplaySensorDataOnOled+0x54c>)
 8003638:	fba2 2303 	umull	r2, r3, r2, r3
 800363c:	095b      	lsrs	r3, r3, #5
 800363e:	f107 000c 	add.w	r0, r7, #12
 8003642:	4a1e      	ldr	r2, [pc, #120]	@ (80036bc <DisplaySensorDataOnOled+0x550>)
 8003644:	2120      	movs	r1, #32
 8003646:	f00a fab5 	bl	800dbb4 <sniprintf>
 800364a:	e00a      	b.n	8003662 <DisplaySensorDataOnOled+0x4f6>
  } else {
    snprintf(buffer, sizeof(buffer), "%luh", uptime_sec / 3600);
 800364c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800364e:	4a1c      	ldr	r2, [pc, #112]	@ (80036c0 <DisplaySensorDataOnOled+0x554>)
 8003650:	fba2 2303 	umull	r2, r3, r2, r3
 8003654:	0adb      	lsrs	r3, r3, #11
 8003656:	f107 000c 	add.w	r0, r7, #12
 800365a:	4a1a      	ldr	r2, [pc, #104]	@ (80036c4 <DisplaySensorDataOnOled+0x558>)
 800365c:	2120      	movs	r1, #32
 800365e:	f00a faa9 	bl	800dbb4 <sniprintf>
  }
  SSD1306_Puts(buffer, &Font_7x10, SSD1306_COLOR_WHITE);
 8003662:	f107 030c 	add.w	r3, r7, #12
 8003666:	2201      	movs	r2, #1
 8003668:	4906      	ldr	r1, [pc, #24]	@ (8003684 <DisplaySensorDataOnOled+0x518>)
 800366a:	4618      	mov	r0, r3
 800366c:	f000 fdf4 	bl	8004258 <SSD1306_Puts>
  
  // Update screen
  SSD1306_UpdateScreen();
 8003670:	f000 fcb8 	bl	8003fe4 <SSD1306_UpdateScreen>
 8003674:	e000      	b.n	8003678 <DisplaySensorDataOnOled+0x50c>
    return;
 8003676:	bf00      	nop
}
 8003678:	3730      	adds	r7, #48	@ 0x30
 800367a:	46bd      	mov	sp, r7
 800367c:	bd80      	pop	{r7, pc}
 800367e:	bf00      	nop
 8003680:	2000041c 	.word	0x2000041c
 8003684:	20000004 	.word	0x20000004
 8003688:	08010418 	.word	0x08010418
 800368c:	08010428 	.word	0x08010428
 8003690:	080104a8 	.word	0x080104a8
 8003694:	080104b4 	.word	0x080104b4
 8003698:	080104c4 	.word	0x080104c4
 800369c:	080104d0 	.word	0x080104d0
 80036a0:	080104dc 	.word	0x080104dc
 80036a4:	080104e4 	.word	0x080104e4
 80036a8:	2000045c 	.word	0x2000045c
 80036ac:	080104f0 	.word	0x080104f0
 80036b0:	10624dd3 	.word	0x10624dd3
 80036b4:	080104f8 	.word	0x080104f8
 80036b8:	88888889 	.word	0x88888889
 80036bc:	08010500 	.word	0x08010500
 80036c0:	91a2b3c5 	.word	0x91a2b3c5
 80036c4:	08010508 	.word	0x08010508

080036c8 <UpdateSystemStatus>:
/**
  * @brief  Update system status
  * @retval None
  */
void UpdateSystemStatus(void)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	af00      	add	r7, sp, #0
  systemStatus.uptime_seconds = HAL_GetTick() / 1000;
 80036cc:	f001 fa32 	bl	8004b34 <HAL_GetTick>
 80036d0:	4603      	mov	r3, r0
 80036d2:	4a14      	ldr	r2, [pc, #80]	@ (8003724 <UpdateSystemStatus+0x5c>)
 80036d4:	fba2 2303 	umull	r2, r3, r2, r3
 80036d8:	099b      	lsrs	r3, r3, #6
 80036da:	4a13      	ldr	r2, [pc, #76]	@ (8003728 <UpdateSystemStatus+0x60>)
 80036dc:	6113      	str	r3, [r2, #16]
  
  // Update connection status by checking sensors
  systemStatus.bme280_connected = BME280_IsConnected();
 80036de:	f7fd fe5f 	bl	80013a0 <BME280_IsConnected>
 80036e2:	4603      	mov	r3, r0
 80036e4:	461a      	mov	r2, r3
 80036e6:	4b10      	ldr	r3, [pc, #64]	@ (8003728 <UpdateSystemStatus+0x60>)
 80036e8:	701a      	strb	r2, [r3, #0]
  systemStatus.ccs811_connected = CCS811_IsConnected();  
 80036ea:	f7fe fc77 	bl	8001fdc <CCS811_IsConnected>
 80036ee:	4603      	mov	r3, r0
 80036f0:	461a      	mov	r2, r3
 80036f2:	4b0d      	ldr	r3, [pc, #52]	@ (8003728 <UpdateSystemStatus+0x60>)
 80036f4:	705a      	strb	r2, [r3, #1]
  systemStatus.bh1750_connected = BH1750_IsConnected();
 80036f6:	f7fd fd93 	bl	8001220 <BH1750_IsConnected>
 80036fa:	4603      	mov	r3, r0
 80036fc:	461a      	mov	r2, r3
 80036fe:	4b0a      	ldr	r3, [pc, #40]	@ (8003728 <UpdateSystemStatus+0x60>)
 8003700:	709a      	strb	r2, [r3, #2]
  
  // Check OLED connection via I2C3
  systemStatus.oled_connected = (HAL_I2C_IsDeviceReady(&hi2c3, SSD1306_I2C_ADDR, 1, 50) == HAL_OK);
 8003702:	2332      	movs	r3, #50	@ 0x32
 8003704:	2201      	movs	r2, #1
 8003706:	2178      	movs	r1, #120	@ 0x78
 8003708:	4808      	ldr	r0, [pc, #32]	@ (800372c <UpdateSystemStatus+0x64>)
 800370a:	f003 f887 	bl	800681c <HAL_I2C_IsDeviceReady>
 800370e:	4603      	mov	r3, r0
 8003710:	2b00      	cmp	r3, #0
 8003712:	bf0c      	ite	eq
 8003714:	2301      	moveq	r3, #1
 8003716:	2300      	movne	r3, #0
 8003718:	b2da      	uxtb	r2, r3
 800371a:	4b03      	ldr	r3, [pc, #12]	@ (8003728 <UpdateSystemStatus+0x60>)
 800371c:	711a      	strb	r2, [r3, #4]
  
  // Soil sensor is always active if ADC is working (no specific connection check needed)
}
 800371e:	bf00      	nop
 8003720:	bd80      	pop	{r7, pc}
 8003722:	bf00      	nop
 8003724:	10624dd3 	.word	0x10624dd3
 8003728:	2000041c 	.word	0x2000041c
 800372c:	200002dc 	.word	0x200002dc

08003730 <LED_On>:
/**
  * @brief  Turn on status LED (PC13)
  * @retval None
  */
void LED_On(void)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET); // LED is active low
 8003734:	2200      	movs	r2, #0
 8003736:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800373a:	4802      	ldr	r0, [pc, #8]	@ (8003744 <LED_On+0x14>)
 800373c:	f002 f89a 	bl	8005874 <HAL_GPIO_WritePin>
}
 8003740:	bf00      	nop
 8003742:	bd80      	pop	{r7, pc}
 8003744:	40020800 	.word	0x40020800

08003748 <LED_Off>:
/**
  * @brief  Turn off status LED (PC13)
  * @retval None
  */
void LED_Off(void)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET); // LED is active low
 800374c:	2201      	movs	r2, #1
 800374e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003752:	4802      	ldr	r0, [pc, #8]	@ (800375c <LED_Off+0x14>)
 8003754:	f002 f88e 	bl	8005874 <HAL_GPIO_WritePin>
}
 8003758:	bf00      	nop
 800375a:	bd80      	pop	{r7, pc}
 800375c:	40020800 	.word	0x40020800

08003760 <LED_Toggle>:
/**
  * @brief  Toggle status LED (PC13)
  * @retval None
  */
void LED_Toggle(void)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	af00      	add	r7, sp, #0
  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8003764:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003768:	4802      	ldr	r0, [pc, #8]	@ (8003774 <LED_Toggle+0x14>)
 800376a:	f002 f89c 	bl	80058a6 <HAL_GPIO_TogglePin>
}
 800376e:	bf00      	nop
 8003770:	bd80      	pop	{r7, pc}
 8003772:	bf00      	nop
 8003774:	40020800 	.word	0x40020800

08003778 <LED_SetSensorStatus>:
  * @brief  Set LED status based on sensor health
  * @param  sensors_ok: true if all sensors working, false if any sensor error
  * @retval None
  */
void LED_SetSensorStatus(bool sensors_ok)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b084      	sub	sp, #16
 800377c:	af00      	add	r7, sp, #0
 800377e:	4603      	mov	r3, r0
 8003780:	71fb      	strb	r3, [r7, #7]
  static uint32_t last_blink_time = 0;
  static bool blink_state = false;
  
  if (sensors_ok) {
 8003782:	79fb      	ldrb	r3, [r7, #7]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d002      	beq.n	800378e <LED_SetSensorStatus+0x16>
    // All sensors OK - LED solid on
    LED_On();
 8003788:	f7ff ffd2 	bl	8003730 <LED_On>
      }
      blink_state = !blink_state;
      last_blink_time = current_time;
    }
  }
}
 800378c:	e024      	b.n	80037d8 <LED_SetSensorStatus+0x60>
    uint32_t current_time = HAL_GetTick();
 800378e:	f001 f9d1 	bl	8004b34 <HAL_GetTick>
 8003792:	60f8      	str	r0, [r7, #12]
    if (current_time - last_blink_time >= 500) {
 8003794:	4b12      	ldr	r3, [pc, #72]	@ (80037e0 <LED_SetSensorStatus+0x68>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	68fa      	ldr	r2, [r7, #12]
 800379a:	1ad3      	subs	r3, r2, r3
 800379c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80037a0:	d31a      	bcc.n	80037d8 <LED_SetSensorStatus+0x60>
      if (blink_state) {
 80037a2:	4b10      	ldr	r3, [pc, #64]	@ (80037e4 <LED_SetSensorStatus+0x6c>)
 80037a4:	781b      	ldrb	r3, [r3, #0]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d002      	beq.n	80037b0 <LED_SetSensorStatus+0x38>
        LED_Off();
 80037aa:	f7ff ffcd 	bl	8003748 <LED_Off>
 80037ae:	e001      	b.n	80037b4 <LED_SetSensorStatus+0x3c>
        LED_On();
 80037b0:	f7ff ffbe 	bl	8003730 <LED_On>
      blink_state = !blink_state;
 80037b4:	4b0b      	ldr	r3, [pc, #44]	@ (80037e4 <LED_SetSensorStatus+0x6c>)
 80037b6:	781b      	ldrb	r3, [r3, #0]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	bf14      	ite	ne
 80037bc:	2301      	movne	r3, #1
 80037be:	2300      	moveq	r3, #0
 80037c0:	b2db      	uxtb	r3, r3
 80037c2:	f083 0301 	eor.w	r3, r3, #1
 80037c6:	b2db      	uxtb	r3, r3
 80037c8:	f003 0301 	and.w	r3, r3, #1
 80037cc:	b2da      	uxtb	r2, r3
 80037ce:	4b05      	ldr	r3, [pc, #20]	@ (80037e4 <LED_SetSensorStatus+0x6c>)
 80037d0:	701a      	strb	r2, [r3, #0]
      last_blink_time = current_time;
 80037d2:	4a03      	ldr	r2, [pc, #12]	@ (80037e0 <LED_SetSensorStatus+0x68>)
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	6013      	str	r3, [r2, #0]
}
 80037d8:	bf00      	nop
 80037da:	3710      	adds	r7, #16
 80037dc:	46bd      	mov	sp, r7
 80037de:	bd80      	pop	{r7, pc}
 80037e0:	200004bc 	.word	0x200004bc
 80037e4:	200004c0 	.word	0x200004c0

080037e8 <Button_Init>:
/**
  * @brief  Initialize button (already done in MX_GPIO_Init)
  * @retval None
  */
void Button_Init(void)
{
 80037e8:	b480      	push	{r7}
 80037ea:	af00      	add	r7, sp, #0
  // Button initialization is already done in MX_GPIO_Init()
  // PA0 configured as input with pull-up resistor
}
 80037ec:	bf00      	nop
 80037ee:	46bd      	mov	sp, r7
 80037f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f4:	4770      	bx	lr
	...

080037f8 <Button_IsPressed>:
/**
  * @brief  Check if button is pressed (with debounce)
  * @retval true if button pressed, false otherwise
  */
bool Button_IsPressed(void)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b082      	sub	sp, #8
 80037fc:	af00      	add	r7, sp, #0
  static uint32_t last_press_time = 0;
  static bool last_stable_state = true; // Button not pressed initially (active low)
  static bool button_pressed_flag = false;
  
  bool current_state = BUTTON_PRESSED();
 80037fe:	2101      	movs	r1, #1
 8003800:	481c      	ldr	r0, [pc, #112]	@ (8003874 <Button_IsPressed+0x7c>)
 8003802:	f002 f81f 	bl	8005844 <HAL_GPIO_ReadPin>
 8003806:	4603      	mov	r3, r0
 8003808:	2b00      	cmp	r3, #0
 800380a:	bf0c      	ite	eq
 800380c:	2301      	moveq	r3, #1
 800380e:	2300      	movne	r3, #0
 8003810:	71fb      	strb	r3, [r7, #7]
  uint32_t current_time = HAL_GetTick();
 8003812:	f001 f98f 	bl	8004b34 <HAL_GetTick>
 8003816:	6038      	str	r0, [r7, #0]
  
  // Debounce logic - 50ms debounce time
  if (current_state != last_stable_state) {
 8003818:	4b17      	ldr	r3, [pc, #92]	@ (8003878 <Button_IsPressed+0x80>)
 800381a:	781b      	ldrb	r3, [r3, #0]
 800381c:	79fa      	ldrb	r2, [r7, #7]
 800381e:	429a      	cmp	r2, r3
 8003820:	d01a      	beq.n	8003858 <Button_IsPressed+0x60>
    if ((current_time - last_press_time) > 50) {
 8003822:	4b16      	ldr	r3, [pc, #88]	@ (800387c <Button_IsPressed+0x84>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	683a      	ldr	r2, [r7, #0]
 8003828:	1ad3      	subs	r3, r2, r3
 800382a:	2b32      	cmp	r3, #50	@ 0x32
 800382c:	d914      	bls.n	8003858 <Button_IsPressed+0x60>
      last_stable_state = current_state;
 800382e:	4a12      	ldr	r2, [pc, #72]	@ (8003878 <Button_IsPressed+0x80>)
 8003830:	79fb      	ldrb	r3, [r7, #7]
 8003832:	7013      	strb	r3, [r2, #0]
      last_press_time = current_time;
 8003834:	4a11      	ldr	r2, [pc, #68]	@ (800387c <Button_IsPressed+0x84>)
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	6013      	str	r3, [r2, #0]
      
      // Detect falling edge (button press for active low)
      if (current_state == true && !button_pressed_flag) {
 800383a:	79fb      	ldrb	r3, [r7, #7]
 800383c:	2b00      	cmp	r3, #0
 800383e:	d00b      	beq.n	8003858 <Button_IsPressed+0x60>
 8003840:	4b0f      	ldr	r3, [pc, #60]	@ (8003880 <Button_IsPressed+0x88>)
 8003842:	781b      	ldrb	r3, [r3, #0]
 8003844:	f083 0301 	eor.w	r3, r3, #1
 8003848:	b2db      	uxtb	r3, r3
 800384a:	2b00      	cmp	r3, #0
 800384c:	d004      	beq.n	8003858 <Button_IsPressed+0x60>
        button_pressed_flag = true;
 800384e:	4b0c      	ldr	r3, [pc, #48]	@ (8003880 <Button_IsPressed+0x88>)
 8003850:	2201      	movs	r2, #1
 8003852:	701a      	strb	r2, [r3, #0]
        return true; // Button just pressed
 8003854:	2301      	movs	r3, #1
 8003856:	e009      	b.n	800386c <Button_IsPressed+0x74>
      }
    }
  }
  
  // Reset flag when button is released
  if (current_state == false) {
 8003858:	79fb      	ldrb	r3, [r7, #7]
 800385a:	f083 0301 	eor.w	r3, r3, #1
 800385e:	b2db      	uxtb	r3, r3
 8003860:	2b00      	cmp	r3, #0
 8003862:	d002      	beq.n	800386a <Button_IsPressed+0x72>
    button_pressed_flag = false;
 8003864:	4b06      	ldr	r3, [pc, #24]	@ (8003880 <Button_IsPressed+0x88>)
 8003866:	2200      	movs	r2, #0
 8003868:	701a      	strb	r2, [r3, #0]
  }
  
  return false; // No new press detected
 800386a:	2300      	movs	r3, #0
}
 800386c:	4618      	mov	r0, r3
 800386e:	3708      	adds	r7, #8
 8003870:	46bd      	mov	sp, r7
 8003872:	bd80      	pop	{r7, pc}
 8003874:	40020000 	.word	0x40020000
 8003878:	20000014 	.word	0x20000014
 800387c:	200004c4 	.word	0x200004c4
 8003880:	200004c8 	.word	0x200004c8

08003884 <Button_HandlePageSwitch>:
/**
  * @brief  Handle page switching when button is pressed
  * @retval None
  */
void Button_HandlePageSwitch(void)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b082      	sub	sp, #8
 8003888:	af00      	add	r7, sp, #0
  if (Button_IsPressed()) {
 800388a:	f7ff ffb5 	bl	80037f8 <Button_IsPressed>
 800388e:	4603      	mov	r3, r0
 8003890:	2b00      	cmp	r3, #0
 8003892:	d039      	beq.n	8003908 <Button_HandlePageSwitch+0x84>
    // Move to next page
    current_display_page = (current_display_page + 1) % 4; // 4 pages total
 8003894:	4b1e      	ldr	r3, [pc, #120]	@ (8003910 <Button_HandlePageSwitch+0x8c>)
 8003896:	781b      	ldrb	r3, [r3, #0]
 8003898:	3301      	adds	r3, #1
 800389a:	425a      	negs	r2, r3
 800389c:	f003 0303 	and.w	r3, r3, #3
 80038a0:	f002 0203 	and.w	r2, r2, #3
 80038a4:	bf58      	it	pl
 80038a6:	4253      	negpl	r3, r2
 80038a8:	b2da      	uxtb	r2, r3
 80038aa:	4b19      	ldr	r3, [pc, #100]	@ (8003910 <Button_HandlePageSwitch+0x8c>)
 80038ac:	701a      	strb	r2, [r3, #0]
    last_page_switch_time = HAL_GetTick();
 80038ae:	f001 f941 	bl	8004b34 <HAL_GetTick>
 80038b2:	4603      	mov	r3, r0
 80038b4:	4a17      	ldr	r2, [pc, #92]	@ (8003914 <Button_HandlePageSwitch+0x90>)
 80038b6:	6013      	str	r3, [r2, #0]
    
    // Immediately update OLED with current page
    if (systemStatus.oled_connected) {
 80038b8:	4b17      	ldr	r3, [pc, #92]	@ (8003918 <Button_HandlePageSwitch+0x94>)
 80038ba:	791b      	ldrb	r3, [r3, #4]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d010      	beq.n	80038e2 <Button_HandlePageSwitch+0x5e>
      if (osMutexAcquire(oledMutexHandle, 100) == osOK) {
 80038c0:	4b16      	ldr	r3, [pc, #88]	@ (800391c <Button_HandlePageSwitch+0x98>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	2164      	movs	r1, #100	@ 0x64
 80038c6:	4618      	mov	r0, r3
 80038c8:	f006 fa37 	bl	8009d3a <osMutexAcquire>
 80038cc:	4603      	mov	r3, r0
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d107      	bne.n	80038e2 <Button_HandlePageSwitch+0x5e>
        // Force immediate display update using last sensor data
        DisplaySensorDataOnOled(&lastSensorData);
 80038d2:	4813      	ldr	r0, [pc, #76]	@ (8003920 <Button_HandlePageSwitch+0x9c>)
 80038d4:	f7ff fc4a 	bl	800316c <DisplaySensorDataOnOled>
        osMutexRelease(oledMutexHandle);
 80038d8:	4b10      	ldr	r3, [pc, #64]	@ (800391c <Button_HandlePageSwitch+0x98>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4618      	mov	r0, r3
 80038de:	f006 fa77 	bl	8009dd0 <osMutexRelease>
      }
    }
    
    // Provide visual feedback via LED blink
    for (int i = 0; i < 2; i++) {
 80038e2:	2300      	movs	r3, #0
 80038e4:	607b      	str	r3, [r7, #4]
 80038e6:	e00c      	b.n	8003902 <Button_HandlePageSwitch+0x7e>
      LED_Toggle();
 80038e8:	f7ff ff3a 	bl	8003760 <LED_Toggle>
      osDelay(50);
 80038ec:	2032      	movs	r0, #50	@ 0x32
 80038ee:	f006 f983 	bl	8009bf8 <osDelay>
      LED_Toggle();
 80038f2:	f7ff ff35 	bl	8003760 <LED_Toggle>
      osDelay(50);
 80038f6:	2032      	movs	r0, #50	@ 0x32
 80038f8:	f006 f97e 	bl	8009bf8 <osDelay>
    for (int i = 0; i < 2; i++) {
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	3301      	adds	r3, #1
 8003900:	607b      	str	r3, [r7, #4]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2b01      	cmp	r3, #1
 8003906:	ddef      	ble.n	80038e8 <Button_HandlePageSwitch+0x64>
    }
  }
}
 8003908:	bf00      	nop
 800390a:	3708      	adds	r7, #8
 800390c:	46bd      	mov	sp, r7
 800390e:	bd80      	pop	{r7, pc}
 8003910:	20000455 	.word	0x20000455
 8003914:	20000458 	.word	0x20000458
 8003918:	2000041c 	.word	0x2000041c
 800391c:	20000484 	.word	0x20000484
 8003920:	20000430 	.word	0x20000430

08003924 <SensorReadingTask>:
  * @brief  Sensor Reading Task - Reads BME280, CCS811, and BH1750 sensors
  * @param  argument: Not used
  * @retval None
  */
void SensorReadingTask(void *argument)
{
 8003924:	b5b0      	push	{r4, r5, r7, lr}
 8003926:	b0d4      	sub	sp, #336	@ 0x150
 8003928:	af04      	add	r7, sp, #16
 800392a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800392e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003932:	6018      	str	r0, [r3, #0]
  SensorData_t sensorData;
  osStatus_t status;
  
  // Initialize sensors
  InitializeSensors();
 8003934:	f7ff f886 	bl	8002a44 <InitializeSensors>
  
  // Send initialization status
  UartMessage_t initMsg;
  snprintf(initMsg.data, sizeof(initMsg.data),
           "{\"type\":\"INIT\",\"bme280\":%s,\"ccs811\":%s,\"bh1750\":%s,\"soil_sensor\":%s}\r\n",
           systemStatus.bme280_connected ? "true" : "false",
 8003938:	4b7f      	ldr	r3, [pc, #508]	@ (8003b38 <SensorReadingTask+0x214>)
 800393a:	781b      	ldrb	r3, [r3, #0]
  snprintf(initMsg.data, sizeof(initMsg.data),
 800393c:	2b00      	cmp	r3, #0
 800393e:	d001      	beq.n	8003944 <SensorReadingTask+0x20>
 8003940:	4c7e      	ldr	r4, [pc, #504]	@ (8003b3c <SensorReadingTask+0x218>)
 8003942:	e000      	b.n	8003946 <SensorReadingTask+0x22>
 8003944:	4c7e      	ldr	r4, [pc, #504]	@ (8003b40 <SensorReadingTask+0x21c>)
           systemStatus.ccs811_connected ? "true" : "false",
 8003946:	4b7c      	ldr	r3, [pc, #496]	@ (8003b38 <SensorReadingTask+0x214>)
 8003948:	785b      	ldrb	r3, [r3, #1]
  snprintf(initMsg.data, sizeof(initMsg.data),
 800394a:	2b00      	cmp	r3, #0
 800394c:	d001      	beq.n	8003952 <SensorReadingTask+0x2e>
 800394e:	4b7b      	ldr	r3, [pc, #492]	@ (8003b3c <SensorReadingTask+0x218>)
 8003950:	e000      	b.n	8003954 <SensorReadingTask+0x30>
 8003952:	4b7b      	ldr	r3, [pc, #492]	@ (8003b40 <SensorReadingTask+0x21c>)
           systemStatus.bh1750_connected ? "true" : "false",
 8003954:	4a78      	ldr	r2, [pc, #480]	@ (8003b38 <SensorReadingTask+0x214>)
 8003956:	7892      	ldrb	r2, [r2, #2]
  snprintf(initMsg.data, sizeof(initMsg.data),
 8003958:	2a00      	cmp	r2, #0
 800395a:	d001      	beq.n	8003960 <SensorReadingTask+0x3c>
 800395c:	4a77      	ldr	r2, [pc, #476]	@ (8003b3c <SensorReadingTask+0x218>)
 800395e:	e000      	b.n	8003962 <SensorReadingTask+0x3e>
 8003960:	4a77      	ldr	r2, [pc, #476]	@ (8003b40 <SensorReadingTask+0x21c>)
           systemStatus.soil_sensor_active ? "true" : "false");
 8003962:	4975      	ldr	r1, [pc, #468]	@ (8003b38 <SensorReadingTask+0x214>)
 8003964:	78c9      	ldrb	r1, [r1, #3]
  snprintf(initMsg.data, sizeof(initMsg.data),
 8003966:	2900      	cmp	r1, #0
 8003968:	d001      	beq.n	800396e <SensorReadingTask+0x4a>
 800396a:	4974      	ldr	r1, [pc, #464]	@ (8003b3c <SensorReadingTask+0x218>)
 800396c:	e000      	b.n	8003970 <SensorReadingTask+0x4c>
 800396e:	4974      	ldr	r1, [pc, #464]	@ (8003b40 <SensorReadingTask+0x21c>)
 8003970:	f107 000c 	add.w	r0, r7, #12
 8003974:	9102      	str	r1, [sp, #8]
 8003976:	9201      	str	r2, [sp, #4]
 8003978:	9300      	str	r3, [sp, #0]
 800397a:	4623      	mov	r3, r4
 800397c:	4a71      	ldr	r2, [pc, #452]	@ (8003b44 <SensorReadingTask+0x220>)
 800397e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003982:	f00a f917 	bl	800dbb4 <sniprintf>
  initMsg.length = strlen(initMsg.data);
 8003986:	f107 030c 	add.w	r3, r7, #12
 800398a:	4618      	mov	r0, r3
 800398c:	f7fc fc78 	bl	8000280 <strlen>
 8003990:	4603      	mov	r3, r0
 8003992:	b29a      	uxth	r2, r3
 8003994:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003998:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800399c:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
  
  status = osMessageQueuePut(uartTxQueueHandle, &initMsg, 0, 0);
 80039a0:	4b69      	ldr	r3, [pc, #420]	@ (8003b48 <SensorReadingTask+0x224>)
 80039a2:	6818      	ldr	r0, [r3, #0]
 80039a4:	f107 010c 	add.w	r1, r7, #12
 80039a8:	2300      	movs	r3, #0
 80039aa:	2200      	movs	r2, #0
 80039ac:	f006 fac0 	bl	8009f30 <osMessageQueuePut>
 80039b0:	f8c7 0138 	str.w	r0, [r7, #312]	@ 0x138
  
  for(;;)
  {
    // Acquire SPI mutex for sensor access
    if (osMutexAcquire(spiMutexHandle, 1000) == osOK) {
 80039b4:	4b65      	ldr	r3, [pc, #404]	@ (8003b4c <SensorReadingTask+0x228>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80039bc:	4618      	mov	r0, r3
 80039be:	f006 f9bc 	bl	8009d3a <osMutexAcquire>
 80039c2:	4603      	mov	r3, r0
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	f040 80ab 	bne.w	8003b20 <SensorReadingTask+0x1fc>
      ReadAllSensorData(&sensorData);
 80039ca:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80039ce:	4618      	mov	r0, r3
 80039d0:	f7ff f896 	bl	8002b00 <ReadAllSensorData>
      
      // Update global sensor data for button page switching
      lastSensorData = sensorData;
 80039d4:	4b5e      	ldr	r3, [pc, #376]	@ (8003b50 <SensorReadingTask+0x22c>)
 80039d6:	461d      	mov	r5, r3
 80039d8:	f507 7488 	add.w	r4, r7, #272	@ 0x110
 80039dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80039de:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80039e0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80039e2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80039e4:	6823      	ldr	r3, [r4, #0]
 80039e6:	602b      	str	r3, [r5, #0]
      
      osMutexRelease(spiMutexHandle);
 80039e8:	4b58      	ldr	r3, [pc, #352]	@ (8003b4c <SensorReadingTask+0x228>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4618      	mov	r0, r3
 80039ee:	f006 f9ef 	bl	8009dd0 <osMutexRelease>
      
      // Update LED status based on sensor health
      bool sensors_ok = (systemStatus.bme280_connected || systemStatus.ccs811_connected || 
 80039f2:	4b51      	ldr	r3, [pc, #324]	@ (8003b38 <SensorReadingTask+0x214>)
 80039f4:	781b      	ldrb	r3, [r3, #0]
                        systemStatus.bh1750_connected || systemStatus.soil_sensor_active);
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d10b      	bne.n	8003a12 <SensorReadingTask+0xee>
      bool sensors_ok = (systemStatus.bme280_connected || systemStatus.ccs811_connected || 
 80039fa:	4b4f      	ldr	r3, [pc, #316]	@ (8003b38 <SensorReadingTask+0x214>)
 80039fc:	785b      	ldrb	r3, [r3, #1]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d107      	bne.n	8003a12 <SensorReadingTask+0xee>
                        systemStatus.bh1750_connected || systemStatus.soil_sensor_active);
 8003a02:	4b4d      	ldr	r3, [pc, #308]	@ (8003b38 <SensorReadingTask+0x214>)
 8003a04:	789b      	ldrb	r3, [r3, #2]
      bool sensors_ok = (systemStatus.bme280_connected || systemStatus.ccs811_connected || 
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d103      	bne.n	8003a12 <SensorReadingTask+0xee>
                        systemStatus.bh1750_connected || systemStatus.soil_sensor_active);
 8003a0a:	4b4b      	ldr	r3, [pc, #300]	@ (8003b38 <SensorReadingTask+0x214>)
 8003a0c:	78db      	ldrb	r3, [r3, #3]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d001      	beq.n	8003a16 <SensorReadingTask+0xf2>
 8003a12:	2301      	movs	r3, #1
 8003a14:	e000      	b.n	8003a18 <SensorReadingTask+0xf4>
 8003a16:	2300      	movs	r3, #0
      bool sensors_ok = (systemStatus.bme280_connected || systemStatus.ccs811_connected || 
 8003a18:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 8003a1c:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 8003a20:	f003 0301 	and.w	r3, r3, #1
 8003a24:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
      
      // Check if any connected sensor has valid data
      bool valid_data = false;
 8003a28:	2300      	movs	r3, #0
 8003a2a:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
      if (systemStatus.bme280_connected && sensorData.bme_valid) valid_data = true;
 8003a2e:	4b42      	ldr	r3, [pc, #264]	@ (8003b38 <SensorReadingTask+0x214>)
 8003a30:	781b      	ldrb	r3, [r3, #0]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d009      	beq.n	8003a4a <SensorReadingTask+0x126>
 8003a36:	f897 3130 	ldrb.w	r3, [r7, #304]	@ 0x130
 8003a3a:	f003 0301 	and.w	r3, r3, #1
 8003a3e:	b2db      	uxtb	r3, r3
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d002      	beq.n	8003a4a <SensorReadingTask+0x126>
 8003a44:	2301      	movs	r3, #1
 8003a46:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
      if (systemStatus.ccs811_connected && sensorData.ccs_valid) valid_data = true;
 8003a4a:	4b3b      	ldr	r3, [pc, #236]	@ (8003b38 <SensorReadingTask+0x214>)
 8003a4c:	785b      	ldrb	r3, [r3, #1]
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d009      	beq.n	8003a66 <SensorReadingTask+0x142>
 8003a52:	f897 3130 	ldrb.w	r3, [r7, #304]	@ 0x130
 8003a56:	f003 0302 	and.w	r3, r3, #2
 8003a5a:	b2db      	uxtb	r3, r3
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d002      	beq.n	8003a66 <SensorReadingTask+0x142>
 8003a60:	2301      	movs	r3, #1
 8003a62:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
      if (systemStatus.bh1750_connected && sensorData.bh1750_valid) valid_data = true;
 8003a66:	4b34      	ldr	r3, [pc, #208]	@ (8003b38 <SensorReadingTask+0x214>)
 8003a68:	789b      	ldrb	r3, [r3, #2]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d009      	beq.n	8003a82 <SensorReadingTask+0x15e>
 8003a6e:	f897 3130 	ldrb.w	r3, [r7, #304]	@ 0x130
 8003a72:	f003 0304 	and.w	r3, r3, #4
 8003a76:	b2db      	uxtb	r3, r3
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d002      	beq.n	8003a82 <SensorReadingTask+0x15e>
 8003a7c:	2301      	movs	r3, #1
 8003a7e:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
      if (systemStatus.soil_sensor_active && sensorData.soil_valid) valid_data = true;
 8003a82:	4b2d      	ldr	r3, [pc, #180]	@ (8003b38 <SensorReadingTask+0x214>)
 8003a84:	78db      	ldrb	r3, [r3, #3]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d009      	beq.n	8003a9e <SensorReadingTask+0x17a>
 8003a8a:	f897 3130 	ldrb.w	r3, [r7, #304]	@ 0x130
 8003a8e:	f003 0308 	and.w	r3, r3, #8
 8003a92:	b2db      	uxtb	r3, r3
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d002      	beq.n	8003a9e <SensorReadingTask+0x17a>
 8003a98:	2301      	movs	r3, #1
 8003a9a:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
      
      // LED control: solid if sensors OK and have valid data, blink if problems
      LED_SetSensorStatus(sensors_ok && valid_data);
 8003a9e:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d005      	beq.n	8003ab2 <SensorReadingTask+0x18e>
 8003aa6:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d001      	beq.n	8003ab2 <SensorReadingTask+0x18e>
 8003aae:	2301      	movs	r3, #1
 8003ab0:	e000      	b.n	8003ab4 <SensorReadingTask+0x190>
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	f003 0301 	and.w	r3, r3, #1
 8003ab8:	b2db      	uxtb	r3, r3
 8003aba:	4618      	mov	r0, r3
 8003abc:	f7ff fe5c 	bl	8003778 <LED_SetSensorStatus>
      
      // Update OLED display immediately with fresh data
      if (systemStatus.oled_connected) {
 8003ac0:	4b1d      	ldr	r3, [pc, #116]	@ (8003b38 <SensorReadingTask+0x214>)
 8003ac2:	791b      	ldrb	r3, [r3, #4]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d012      	beq.n	8003aee <SensorReadingTask+0x1ca>
        if (osMutexAcquire(oledMutexHandle, 100) == osOK) {
 8003ac8:	4b22      	ldr	r3, [pc, #136]	@ (8003b54 <SensorReadingTask+0x230>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	2164      	movs	r1, #100	@ 0x64
 8003ace:	4618      	mov	r0, r3
 8003ad0:	f006 f933 	bl	8009d3a <osMutexAcquire>
 8003ad4:	4603      	mov	r3, r0
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d109      	bne.n	8003aee <SensorReadingTask+0x1ca>
          DisplaySensorDataOnOled(&sensorData);
 8003ada:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003ade:	4618      	mov	r0, r3
 8003ae0:	f7ff fb44 	bl	800316c <DisplaySensorDataOnOled>
          osMutexRelease(oledMutexHandle);
 8003ae4:	4b1b      	ldr	r3, [pc, #108]	@ (8003b54 <SensorReadingTask+0x230>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	4618      	mov	r0, r3
 8003aea:	f006 f971 	bl	8009dd0 <osMutexRelease>
        }
      }
      
      // Check irrigation needs based on sensor data
      CheckIrrigationNeeds(&sensorData);
 8003aee:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003af2:	4618      	mov	r0, r3
 8003af4:	f7ff faa8 	bl	8003048 <CheckIrrigationNeeds>
      
      // Put data in queue for UART transmission
      status = osMessageQueuePut(sensorDataQueueHandle, &sensorData, 0, 100);
 8003af8:	4b17      	ldr	r3, [pc, #92]	@ (8003b58 <SensorReadingTask+0x234>)
 8003afa:	6818      	ldr	r0, [r3, #0]
 8003afc:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 8003b00:	2364      	movs	r3, #100	@ 0x64
 8003b02:	2200      	movs	r2, #0
 8003b04:	f006 fa14 	bl	8009f30 <osMessageQueuePut>
 8003b08:	f8c7 0138 	str.w	r0, [r7, #312]	@ 0x138
      
      if (status != osOK) {
 8003b0c:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d00a      	beq.n	8003b2a <SensorReadingTask+0x206>
        systemStatus.sensor_errors++;
 8003b14:	4b08      	ldr	r3, [pc, #32]	@ (8003b38 <SensorReadingTask+0x214>)
 8003b16:	689b      	ldr	r3, [r3, #8]
 8003b18:	3301      	adds	r3, #1
 8003b1a:	4a07      	ldr	r2, [pc, #28]	@ (8003b38 <SensorReadingTask+0x214>)
 8003b1c:	6093      	str	r3, [r2, #8]
 8003b1e:	e004      	b.n	8003b2a <SensorReadingTask+0x206>
      }
    } else {
      systemStatus.sensor_errors++;
 8003b20:	4b05      	ldr	r3, [pc, #20]	@ (8003b38 <SensorReadingTask+0x214>)
 8003b22:	689b      	ldr	r3, [r3, #8]
 8003b24:	3301      	adds	r3, #1
 8003b26:	4a04      	ldr	r2, [pc, #16]	@ (8003b38 <SensorReadingTask+0x214>)
 8003b28:	6093      	str	r3, [r2, #8]
    }
    
    // Check button for page switching
    Button_HandlePageSwitch();
 8003b2a:	f7ff feab 	bl	8003884 <Button_HandlePageSwitch>
    
    osDelay(SENSOR_READ_PERIOD_MS);
 8003b2e:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8003b32:	f006 f861 	bl	8009bf8 <osDelay>
    if (osMutexAcquire(spiMutexHandle, 1000) == osOK) {
 8003b36:	e73d      	b.n	80039b4 <SensorReadingTask+0x90>
 8003b38:	2000041c 	.word	0x2000041c
 8003b3c:	08010148 	.word	0x08010148
 8003b40:	08010150 	.word	0x08010150
 8003b44:	080105d8 	.word	0x080105d8
 8003b48:	20000478 	.word	0x20000478
 8003b4c:	2000047c 	.word	0x2000047c
 8003b50:	20000430 	.word	0x20000430
 8003b54:	20000484 	.word	0x20000484
 8003b58:	20000474 	.word	0x20000474

08003b5c <UartCommunicationTask>:
  * @brief  UART Communication Task - Handles UART transmission
  * @param  argument: Not used  
  * @retval None
  */
void UartCommunicationTask(void *argument)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	f5ad 7d10 	sub.w	sp, sp, #576	@ 0x240
 8003b62:	af00      	add	r7, sp, #0
 8003b64:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8003b68:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 8003b6c:	6018      	str	r0, [r3, #0]
  osStatus_t status;
  
  for(;;)
  {
    // Check for sensor data to transmit
    status = osMessageQueueGet(sensorDataQueueHandle, &receivedData, NULL, 50);
 8003b6e:	4b3f      	ldr	r3, [pc, #252]	@ (8003c6c <UartCommunicationTask+0x110>)
 8003b70:	6818      	ldr	r0, [r3, #0]
 8003b72:	f507 7105 	add.w	r1, r7, #532	@ 0x214
 8003b76:	2332      	movs	r3, #50	@ 0x32
 8003b78:	2200      	movs	r2, #0
 8003b7a:	f006 fa39 	bl	8009ff0 <osMessageQueueGet>
 8003b7e:	f8c7 023c 	str.w	r0, [r7, #572]	@ 0x23c
    if (status == osOK) {
 8003b82:	f8d7 323c 	ldr.w	r3, [r7, #572]	@ 0x23c
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d142      	bne.n	8003c10 <UartCommunicationTask+0xb4>
      UartMessage_t txMsg;
      
      // Acquire UART mutex
      if (osMutexAcquire(uartMutexHandle, 1000) == osOK) {
 8003b8a:	4b39      	ldr	r3, [pc, #228]	@ (8003c70 <UartCommunicationTask+0x114>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003b92:	4618      	mov	r0, r3
 8003b94:	f006 f8d1 	bl	8009d3a <osMutexAcquire>
 8003b98:	4603      	mov	r3, r0
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d133      	bne.n	8003c06 <UartCommunicationTask+0xaa>
        FormatSensorData(&receivedData, txMsg.data, sizeof(txMsg.data));
 8003b9e:	f107 010c 	add.w	r1, r7, #12
 8003ba2:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 8003ba6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003baa:	4618      	mov	r0, r3
 8003bac:	f7ff f85c 	bl	8002c68 <FormatSensorData>
        txMsg.length = strlen(txMsg.data);
 8003bb0:	f107 030c 	add.w	r3, r7, #12
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	f7fc fb63 	bl	8000280 <strlen>
 8003bba:	4603      	mov	r3, r0
 8003bbc:	b29a      	uxth	r2, r3
 8003bbe:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8003bc2:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 8003bc6:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
        
        // Send via UART
        HAL_StatusTypeDef uart_status = HAL_UART_Transmit(&huart2, 
 8003bca:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8003bce:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 8003bd2:	f8b3 2100 	ldrh.w	r2, [r3, #256]	@ 0x100
 8003bd6:	f107 010c 	add.w	r1, r7, #12
 8003bda:	2364      	movs	r3, #100	@ 0x64
 8003bdc:	4825      	ldr	r0, [pc, #148]	@ (8003c74 <UartCommunicationTask+0x118>)
 8003bde:	f005 fb2f 	bl	8009240 <HAL_UART_Transmit>
 8003be2:	4603      	mov	r3, r0
 8003be4:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
                                                          (uint8_t*)txMsg.data, 
                                                          txMsg.length, 
                                                          UART_TIMEOUT_MS);
        osMutexRelease(uartMutexHandle);
 8003be8:	4b21      	ldr	r3, [pc, #132]	@ (8003c70 <UartCommunicationTask+0x114>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4618      	mov	r0, r3
 8003bee:	f006 f8ef 	bl	8009dd0 <osMutexRelease>
        
        if (uart_status != HAL_OK) {
 8003bf2:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d00a      	beq.n	8003c10 <UartCommunicationTask+0xb4>
          systemStatus.uart_errors++;
 8003bfa:	4b1f      	ldr	r3, [pc, #124]	@ (8003c78 <UartCommunicationTask+0x11c>)
 8003bfc:	68db      	ldr	r3, [r3, #12]
 8003bfe:	3301      	adds	r3, #1
 8003c00:	4a1d      	ldr	r2, [pc, #116]	@ (8003c78 <UartCommunicationTask+0x11c>)
 8003c02:	60d3      	str	r3, [r2, #12]
 8003c04:	e004      	b.n	8003c10 <UartCommunicationTask+0xb4>
        }
      } else {
        systemStatus.uart_errors++;
 8003c06:	4b1c      	ldr	r3, [pc, #112]	@ (8003c78 <UartCommunicationTask+0x11c>)
 8003c08:	68db      	ldr	r3, [r3, #12]
 8003c0a:	3301      	adds	r3, #1
 8003c0c:	4a1a      	ldr	r2, [pc, #104]	@ (8003c78 <UartCommunicationTask+0x11c>)
 8003c0e:	60d3      	str	r3, [r2, #12]
      }
    }
    
    // Check for UART messages to send 
    status = osMessageQueueGet(uartTxQueueHandle, &receivedMsg, NULL, 50);
 8003c10:	4b1a      	ldr	r3, [pc, #104]	@ (8003c7c <UartCommunicationTask+0x120>)
 8003c12:	6818      	ldr	r0, [r3, #0]
 8003c14:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 8003c18:	2332      	movs	r3, #50	@ 0x32
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	f006 f9e8 	bl	8009ff0 <osMessageQueueGet>
 8003c20:	f8c7 023c 	str.w	r0, [r7, #572]	@ 0x23c
    if (status == osOK) {
 8003c24:	f8d7 323c 	ldr.w	r3, [r7, #572]	@ 0x23c
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d11a      	bne.n	8003c62 <UartCommunicationTask+0x106>
      if (osMutexAcquire(uartMutexHandle, 1000) == osOK) {
 8003c2c:	4b10      	ldr	r3, [pc, #64]	@ (8003c70 <UartCommunicationTask+0x114>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003c34:	4618      	mov	r0, r3
 8003c36:	f006 f880 	bl	8009d3a <osMutexAcquire>
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d110      	bne.n	8003c62 <UartCommunicationTask+0x106>
        HAL_UART_Transmit(&huart2, (uint8_t*)receivedMsg.data, receivedMsg.length, UART_TIMEOUT_MS);
 8003c40:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8003c44:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003c48:	f8b3 2100 	ldrh.w	r2, [r3, #256]	@ 0x100
 8003c4c:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 8003c50:	2364      	movs	r3, #100	@ 0x64
 8003c52:	4808      	ldr	r0, [pc, #32]	@ (8003c74 <UartCommunicationTask+0x118>)
 8003c54:	f005 faf4 	bl	8009240 <HAL_UART_Transmit>
        osMutexRelease(uartMutexHandle);
 8003c58:	4b05      	ldr	r3, [pc, #20]	@ (8003c70 <UartCommunicationTask+0x114>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	f006 f8b7 	bl	8009dd0 <osMutexRelease>
      }
    }
    
    osDelay(50); // Small delay for responsiveness
 8003c62:	2032      	movs	r0, #50	@ 0x32
 8003c64:	f005 ffc8 	bl	8009bf8 <osDelay>
    status = osMessageQueueGet(sensorDataQueueHandle, &receivedData, NULL, 50);
 8003c68:	e781      	b.n	8003b6e <UartCommunicationTask+0x12>
 8003c6a:	bf00      	nop
 8003c6c:	20000474 	.word	0x20000474
 8003c70:	20000480 	.word	0x20000480
 8003c74:	200003d0 	.word	0x200003d0
 8003c78:	2000041c 	.word	0x2000041c
 8003c7c:	20000478 	.word	0x20000478

08003c80 <LedStatusTask>:
  * @brief  LED Status Task - Controls LED based on sensor status
  * @param  argument: Not used
  * @retval None
  */
void LedStatusTask(void *argument)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b084      	sub	sp, #16
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
  bool ledState = false;
 8003c88:	2300      	movs	r3, #0
 8003c8a:	73fb      	strb	r3, [r7, #15]
  
  for(;;)
  {
    // Check if any sensor is connected
    bool anySensorConnected = systemStatus.bme280_connected || 
 8003c8c:	4b1f      	ldr	r3, [pc, #124]	@ (8003d0c <LedStatusTask+0x8c>)
 8003c8e:	781b      	ldrb	r3, [r3, #0]
                             systemStatus.ccs811_connected || 
                             systemStatus.bh1750_connected ||
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d10b      	bne.n	8003cac <LedStatusTask+0x2c>
                             systemStatus.ccs811_connected || 
 8003c94:	4b1d      	ldr	r3, [pc, #116]	@ (8003d0c <LedStatusTask+0x8c>)
 8003c96:	785b      	ldrb	r3, [r3, #1]
    bool anySensorConnected = systemStatus.bme280_connected || 
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d107      	bne.n	8003cac <LedStatusTask+0x2c>
                             systemStatus.bh1750_connected ||
 8003c9c:	4b1b      	ldr	r3, [pc, #108]	@ (8003d0c <LedStatusTask+0x8c>)
 8003c9e:	789b      	ldrb	r3, [r3, #2]
                             systemStatus.ccs811_connected || 
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d103      	bne.n	8003cac <LedStatusTask+0x2c>
                             systemStatus.soil_sensor_active;
 8003ca4:	4b19      	ldr	r3, [pc, #100]	@ (8003d0c <LedStatusTask+0x8c>)
 8003ca6:	78db      	ldrb	r3, [r3, #3]
                             systemStatus.bh1750_connected ||
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d001      	beq.n	8003cb0 <LedStatusTask+0x30>
 8003cac:	2301      	movs	r3, #1
 8003cae:	e000      	b.n	8003cb2 <LedStatusTask+0x32>
 8003cb0:	2300      	movs	r3, #0
    bool anySensorConnected = systemStatus.bme280_connected || 
 8003cb2:	73bb      	strb	r3, [r7, #14]
 8003cb4:	7bbb      	ldrb	r3, [r7, #14]
 8003cb6:	f003 0301 	and.w	r3, r3, #1
 8003cba:	73bb      	strb	r3, [r7, #14]
    
    if (anySensorConnected) {
 8003cbc:	7bbb      	ldrb	r3, [r7, #14]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d006      	beq.n	8003cd0 <LedStatusTask+0x50>
      // At least one sensor working - LED ON
      HAL_GPIO_WritePin(LED_PORT, LED_PIN, GPIO_PIN_RESET); // Active LOW
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003cc8:	4811      	ldr	r0, [pc, #68]	@ (8003d10 <LedStatusTask+0x90>)
 8003cca:	f001 fdd3 	bl	8005874 <HAL_GPIO_WritePin>
 8003cce:	e017      	b.n	8003d00 <LedStatusTask+0x80>
    } else {
      // No sensors working - LED BLINK
      ledState = !ledState;
 8003cd0:	7bfb      	ldrb	r3, [r7, #15]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	bf14      	ite	ne
 8003cd6:	2301      	movne	r3, #1
 8003cd8:	2300      	moveq	r3, #0
 8003cda:	b2db      	uxtb	r3, r3
 8003cdc:	f083 0301 	eor.w	r3, r3, #1
 8003ce0:	b2db      	uxtb	r3, r3
 8003ce2:	73fb      	strb	r3, [r7, #15]
 8003ce4:	7bfb      	ldrb	r3, [r7, #15]
 8003ce6:	f003 0301 	and.w	r3, r3, #1
 8003cea:	73fb      	strb	r3, [r7, #15]
      HAL_GPIO_WritePin(LED_PORT, LED_PIN, ledState ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8003cec:	7bfb      	ldrb	r3, [r7, #15]
 8003cee:	f083 0301 	eor.w	r3, r3, #1
 8003cf2:	b2db      	uxtb	r3, r3
 8003cf4:	461a      	mov	r2, r3
 8003cf6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003cfa:	4805      	ldr	r0, [pc, #20]	@ (8003d10 <LedStatusTask+0x90>)
 8003cfc:	f001 fdba 	bl	8005874 <HAL_GPIO_WritePin>
    }
    
    osDelay(LED_BLINK_PERIOD_MS);
 8003d00:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8003d04:	f005 ff78 	bl	8009bf8 <osDelay>
  {
 8003d08:	e7c0      	b.n	8003c8c <LedStatusTask+0xc>
 8003d0a:	bf00      	nop
 8003d0c:	2000041c 	.word	0x2000041c
 8003d10:	40020800 	.word	0x40020800

08003d14 <SystemMonitorTask>:
  * @brief  System Monitor Task - Updates system status and sends heartbeat
  * @param  argument: Not used
  * @retval None  
  */
void SystemMonitorTask(void *argument)
{
 8003d14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d16:	b0cb      	sub	sp, #300	@ 0x12c
 8003d18:	af06      	add	r7, sp, #24
 8003d1a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003d1e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003d22:	6018      	str	r0, [r3, #0]
  for(;;)
  {
    UpdateSystemStatus();
 8003d24:	f7ff fcd0 	bl	80036c8 <UpdateSystemStatus>
    
    // Send heartbeat message
    UartMessage_t heartbeatMsg;
    snprintf(heartbeatMsg.data, sizeof(heartbeatMsg.data),
 8003d28:	4b29      	ldr	r3, [pc, #164]	@ (8003dd0 <SystemMonitorTask+0xbc>)
 8003d2a:	691b      	ldr	r3, [r3, #16]
 8003d2c:	603b      	str	r3, [r7, #0]
             "{\"type\":\"HEARTBEAT\",\"uptime\":%lu,\"bme280\":%s,\"ccs811\":%s,\"bh1750\":%s,\"soil_sensor\":%s,\"oled\":%s,\"errors\":%lu}\r\n",
             systemStatus.uptime_seconds,
             systemStatus.bme280_connected ? "true" : "false",
 8003d2e:	4b28      	ldr	r3, [pc, #160]	@ (8003dd0 <SystemMonitorTask+0xbc>)
 8003d30:	781b      	ldrb	r3, [r3, #0]
    snprintf(heartbeatMsg.data, sizeof(heartbeatMsg.data),
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d001      	beq.n	8003d3a <SystemMonitorTask+0x26>
 8003d36:	4b27      	ldr	r3, [pc, #156]	@ (8003dd4 <SystemMonitorTask+0xc0>)
 8003d38:	e000      	b.n	8003d3c <SystemMonitorTask+0x28>
 8003d3a:	4b27      	ldr	r3, [pc, #156]	@ (8003dd8 <SystemMonitorTask+0xc4>)
             systemStatus.ccs811_connected ? "true" : "false", 
 8003d3c:	4a24      	ldr	r2, [pc, #144]	@ (8003dd0 <SystemMonitorTask+0xbc>)
 8003d3e:	7852      	ldrb	r2, [r2, #1]
    snprintf(heartbeatMsg.data, sizeof(heartbeatMsg.data),
 8003d40:	2a00      	cmp	r2, #0
 8003d42:	d001      	beq.n	8003d48 <SystemMonitorTask+0x34>
 8003d44:	4a23      	ldr	r2, [pc, #140]	@ (8003dd4 <SystemMonitorTask+0xc0>)
 8003d46:	e000      	b.n	8003d4a <SystemMonitorTask+0x36>
 8003d48:	4a23      	ldr	r2, [pc, #140]	@ (8003dd8 <SystemMonitorTask+0xc4>)
             systemStatus.bh1750_connected ? "true" : "false",
 8003d4a:	4921      	ldr	r1, [pc, #132]	@ (8003dd0 <SystemMonitorTask+0xbc>)
 8003d4c:	7889      	ldrb	r1, [r1, #2]
    snprintf(heartbeatMsg.data, sizeof(heartbeatMsg.data),
 8003d4e:	2900      	cmp	r1, #0
 8003d50:	d001      	beq.n	8003d56 <SystemMonitorTask+0x42>
 8003d52:	4920      	ldr	r1, [pc, #128]	@ (8003dd4 <SystemMonitorTask+0xc0>)
 8003d54:	e000      	b.n	8003d58 <SystemMonitorTask+0x44>
 8003d56:	4920      	ldr	r1, [pc, #128]	@ (8003dd8 <SystemMonitorTask+0xc4>)
             systemStatus.soil_sensor_active ? "true" : "false",
 8003d58:	481d      	ldr	r0, [pc, #116]	@ (8003dd0 <SystemMonitorTask+0xbc>)
 8003d5a:	78c0      	ldrb	r0, [r0, #3]
    snprintf(heartbeatMsg.data, sizeof(heartbeatMsg.data),
 8003d5c:	2800      	cmp	r0, #0
 8003d5e:	d001      	beq.n	8003d64 <SystemMonitorTask+0x50>
 8003d60:	481c      	ldr	r0, [pc, #112]	@ (8003dd4 <SystemMonitorTask+0xc0>)
 8003d62:	e000      	b.n	8003d66 <SystemMonitorTask+0x52>
 8003d64:	481c      	ldr	r0, [pc, #112]	@ (8003dd8 <SystemMonitorTask+0xc4>)
             systemStatus.oled_connected ? "true" : "false",
 8003d66:	4c1a      	ldr	r4, [pc, #104]	@ (8003dd0 <SystemMonitorTask+0xbc>)
 8003d68:	7924      	ldrb	r4, [r4, #4]
    snprintf(heartbeatMsg.data, sizeof(heartbeatMsg.data),
 8003d6a:	2c00      	cmp	r4, #0
 8003d6c:	d001      	beq.n	8003d72 <SystemMonitorTask+0x5e>
 8003d6e:	4c19      	ldr	r4, [pc, #100]	@ (8003dd4 <SystemMonitorTask+0xc0>)
 8003d70:	e000      	b.n	8003d74 <SystemMonitorTask+0x60>
 8003d72:	4c19      	ldr	r4, [pc, #100]	@ (8003dd8 <SystemMonitorTask+0xc4>)
             systemStatus.sensor_errors + systemStatus.uart_errors);
 8003d74:	4d16      	ldr	r5, [pc, #88]	@ (8003dd0 <SystemMonitorTask+0xbc>)
 8003d76:	68ae      	ldr	r6, [r5, #8]
 8003d78:	4d15      	ldr	r5, [pc, #84]	@ (8003dd0 <SystemMonitorTask+0xbc>)
 8003d7a:	68ed      	ldr	r5, [r5, #12]
    snprintf(heartbeatMsg.data, sizeof(heartbeatMsg.data),
 8003d7c:	4435      	add	r5, r6
 8003d7e:	f107 060c 	add.w	r6, r7, #12
 8003d82:	9505      	str	r5, [sp, #20]
 8003d84:	9404      	str	r4, [sp, #16]
 8003d86:	9003      	str	r0, [sp, #12]
 8003d88:	9102      	str	r1, [sp, #8]
 8003d8a:	9201      	str	r2, [sp, #4]
 8003d8c:	9300      	str	r3, [sp, #0]
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	4a12      	ldr	r2, [pc, #72]	@ (8003ddc <SystemMonitorTask+0xc8>)
 8003d92:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003d96:	4630      	mov	r0, r6
 8003d98:	f009 ff0c 	bl	800dbb4 <sniprintf>
    heartbeatMsg.length = strlen(heartbeatMsg.data);
 8003d9c:	f107 030c 	add.w	r3, r7, #12
 8003da0:	4618      	mov	r0, r3
 8003da2:	f7fc fa6d 	bl	8000280 <strlen>
 8003da6:	4603      	mov	r3, r0
 8003da8:	b29a      	uxth	r2, r3
 8003daa:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003dae:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003db2:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
    
    osMessageQueuePut(uartTxQueueHandle, &heartbeatMsg, 0, 100);
 8003db6:	4b0a      	ldr	r3, [pc, #40]	@ (8003de0 <SystemMonitorTask+0xcc>)
 8003db8:	6818      	ldr	r0, [r3, #0]
 8003dba:	f107 010c 	add.w	r1, r7, #12
 8003dbe:	2364      	movs	r3, #100	@ 0x64
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	f006 f8b5 	bl	8009f30 <osMessageQueuePut>
    
    osDelay(MONITOR_PERIOD_MS);
 8003dc6:	f64e 2060 	movw	r0, #60000	@ 0xea60
 8003dca:	f005 ff15 	bl	8009bf8 <osDelay>
  {
 8003dce:	e7a9      	b.n	8003d24 <SystemMonitorTask+0x10>
 8003dd0:	2000041c 	.word	0x2000041c
 8003dd4:	08010148 	.word	0x08010148
 8003dd8:	08010150 	.word	0x08010150
 8003ddc:	08010620 	.word	0x08010620
 8003de0:	20000478 	.word	0x20000478

08003de4 <OledDisplayTask>:
  * @brief  OLED Display Task - Displays sensor data on OLED screen
  * @param  argument: Not used
  * @retval None
  */
void OledDisplayTask(void *argument)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b082      	sub	sp, #8
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
  // from SensorReadingTask after each sensor read
  
  for(;;)
  {
    // Just keep the task alive and update system status periodically
    if (systemStatus.oled_connected) {
 8003dec:	4b0a      	ldr	r3, [pc, #40]	@ (8003e18 <OledDisplayTask+0x34>)
 8003dee:	791b      	ldrb	r3, [r3, #4]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d004      	beq.n	8003dfe <OledDisplayTask+0x1a>
      // OLED is working, just delay
      osDelay(5000);
 8003df4:	f241 3088 	movw	r0, #5000	@ 0x1388
 8003df8:	f005 fefe 	bl	8009bf8 <osDelay>
 8003dfc:	e7f6      	b.n	8003dec <OledDisplayTask+0x8>
    } else {
      // Try to reinitialize OLED if disconnected
      if (SSD1306_Init() == 1) {
 8003dfe:	f000 f82d 	bl	8003e5c <SSD1306_Init>
 8003e02:	4603      	mov	r3, r0
 8003e04:	2b01      	cmp	r3, #1
 8003e06:	d102      	bne.n	8003e0e <OledDisplayTask+0x2a>
        systemStatus.oled_connected = true;
 8003e08:	4b03      	ldr	r3, [pc, #12]	@ (8003e18 <OledDisplayTask+0x34>)
 8003e0a:	2201      	movs	r2, #1
 8003e0c:	711a      	strb	r2, [r3, #4]
      }
      osDelay(2000);
 8003e0e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8003e12:	f005 fef1 	bl	8009bf8 <osDelay>
    if (systemStatus.oled_connected) {
 8003e16:	e7e9      	b.n	8003dec <OledDisplayTask+0x8>
 8003e18:	2000041c 	.word	0x2000041c

08003e1c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b082      	sub	sp, #8
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8003e24:	2001      	movs	r0, #1
 8003e26:	f005 fee7 	bl	8009bf8 <osDelay>
 8003e2a:	e7fb      	b.n	8003e24 <StartDefaultTask+0x8>

08003e2c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b082      	sub	sp, #8
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4a04      	ldr	r2, [pc, #16]	@ (8003e4c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d101      	bne.n	8003e42 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8003e3e:	f000 fe65 	bl	8004b0c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003e42:	bf00      	nop
 8003e44:	3708      	adds	r7, #8
 8003e46:	46bd      	mov	sp, r7
 8003e48:	bd80      	pop	{r7, pc}
 8003e4a:	bf00      	nop
 8003e4c:	40010000 	.word	0x40010000

08003e50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003e50:	b480      	push	{r7}
 8003e52:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003e54:	b672      	cpsid	i
}
 8003e56:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003e58:	bf00      	nop
 8003e5a:	e7fd      	b.n	8003e58 <Error_Handler+0x8>

08003e5c <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b082      	sub	sp, #8
 8003e60:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8003e62:	f000 fa1f 	bl	80042a4 <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c3, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8003e66:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8003e6a:	2201      	movs	r2, #1
 8003e6c:	2178      	movs	r1, #120	@ 0x78
 8003e6e:	485b      	ldr	r0, [pc, #364]	@ (8003fdc <SSD1306_Init+0x180>)
 8003e70:	f002 fcd4 	bl	800681c <HAL_I2C_IsDeviceReady>
 8003e74:	4603      	mov	r3, r0
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d001      	beq.n	8003e7e <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	e0a9      	b.n	8003fd2 <SSD1306_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 2500;
 8003e7e:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 8003e82:	607b      	str	r3, [r7, #4]
	while(p>0)
 8003e84:	e002      	b.n	8003e8c <SSD1306_Init+0x30>
		p--;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	3b01      	subs	r3, #1
 8003e8a:	607b      	str	r3, [r7, #4]
	while(p>0)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d1f9      	bne.n	8003e86 <SSD1306_Init+0x2a>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8003e92:	22ae      	movs	r2, #174	@ 0xae
 8003e94:	2100      	movs	r1, #0
 8003e96:	2078      	movs	r0, #120	@ 0x78
 8003e98:	f000 fa80 	bl	800439c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 8003e9c:	2220      	movs	r2, #32
 8003e9e:	2100      	movs	r1, #0
 8003ea0:	2078      	movs	r0, #120	@ 0x78
 8003ea2:	f000 fa7b 	bl	800439c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8003ea6:	2210      	movs	r2, #16
 8003ea8:	2100      	movs	r1, #0
 8003eaa:	2078      	movs	r0, #120	@ 0x78
 8003eac:	f000 fa76 	bl	800439c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8003eb0:	22b0      	movs	r2, #176	@ 0xb0
 8003eb2:	2100      	movs	r1, #0
 8003eb4:	2078      	movs	r0, #120	@ 0x78
 8003eb6:	f000 fa71 	bl	800439c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8003eba:	22c8      	movs	r2, #200	@ 0xc8
 8003ebc:	2100      	movs	r1, #0
 8003ebe:	2078      	movs	r0, #120	@ 0x78
 8003ec0:	f000 fa6c 	bl	800439c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	2100      	movs	r1, #0
 8003ec8:	2078      	movs	r0, #120	@ 0x78
 8003eca:	f000 fa67 	bl	800439c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8003ece:	2210      	movs	r2, #16
 8003ed0:	2100      	movs	r1, #0
 8003ed2:	2078      	movs	r0, #120	@ 0x78
 8003ed4:	f000 fa62 	bl	800439c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8003ed8:	2240      	movs	r2, #64	@ 0x40
 8003eda:	2100      	movs	r1, #0
 8003edc:	2078      	movs	r0, #120	@ 0x78
 8003ede:	f000 fa5d 	bl	800439c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8003ee2:	2281      	movs	r2, #129	@ 0x81
 8003ee4:	2100      	movs	r1, #0
 8003ee6:	2078      	movs	r0, #120	@ 0x78
 8003ee8:	f000 fa58 	bl	800439c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8003eec:	22ff      	movs	r2, #255	@ 0xff
 8003eee:	2100      	movs	r1, #0
 8003ef0:	2078      	movs	r0, #120	@ 0x78
 8003ef2:	f000 fa53 	bl	800439c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8003ef6:	22a1      	movs	r2, #161	@ 0xa1
 8003ef8:	2100      	movs	r1, #0
 8003efa:	2078      	movs	r0, #120	@ 0x78
 8003efc:	f000 fa4e 	bl	800439c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8003f00:	22a6      	movs	r2, #166	@ 0xa6
 8003f02:	2100      	movs	r1, #0
 8003f04:	2078      	movs	r0, #120	@ 0x78
 8003f06:	f000 fa49 	bl	800439c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8003f0a:	22a8      	movs	r2, #168	@ 0xa8
 8003f0c:	2100      	movs	r1, #0
 8003f0e:	2078      	movs	r0, #120	@ 0x78
 8003f10:	f000 fa44 	bl	800439c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8003f14:	223f      	movs	r2, #63	@ 0x3f
 8003f16:	2100      	movs	r1, #0
 8003f18:	2078      	movs	r0, #120	@ 0x78
 8003f1a:	f000 fa3f 	bl	800439c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8003f1e:	22a4      	movs	r2, #164	@ 0xa4
 8003f20:	2100      	movs	r1, #0
 8003f22:	2078      	movs	r0, #120	@ 0x78
 8003f24:	f000 fa3a 	bl	800439c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8003f28:	22d3      	movs	r2, #211	@ 0xd3
 8003f2a:	2100      	movs	r1, #0
 8003f2c:	2078      	movs	r0, #120	@ 0x78
 8003f2e:	f000 fa35 	bl	800439c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8003f32:	2200      	movs	r2, #0
 8003f34:	2100      	movs	r1, #0
 8003f36:	2078      	movs	r0, #120	@ 0x78
 8003f38:	f000 fa30 	bl	800439c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8003f3c:	22d5      	movs	r2, #213	@ 0xd5
 8003f3e:	2100      	movs	r1, #0
 8003f40:	2078      	movs	r0, #120	@ 0x78
 8003f42:	f000 fa2b 	bl	800439c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8003f46:	22f0      	movs	r2, #240	@ 0xf0
 8003f48:	2100      	movs	r1, #0
 8003f4a:	2078      	movs	r0, #120	@ 0x78
 8003f4c:	f000 fa26 	bl	800439c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8003f50:	22d9      	movs	r2, #217	@ 0xd9
 8003f52:	2100      	movs	r1, #0
 8003f54:	2078      	movs	r0, #120	@ 0x78
 8003f56:	f000 fa21 	bl	800439c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8003f5a:	2222      	movs	r2, #34	@ 0x22
 8003f5c:	2100      	movs	r1, #0
 8003f5e:	2078      	movs	r0, #120	@ 0x78
 8003f60:	f000 fa1c 	bl	800439c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8003f64:	22da      	movs	r2, #218	@ 0xda
 8003f66:	2100      	movs	r1, #0
 8003f68:	2078      	movs	r0, #120	@ 0x78
 8003f6a:	f000 fa17 	bl	800439c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8003f6e:	2212      	movs	r2, #18
 8003f70:	2100      	movs	r1, #0
 8003f72:	2078      	movs	r0, #120	@ 0x78
 8003f74:	f000 fa12 	bl	800439c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8003f78:	22db      	movs	r2, #219	@ 0xdb
 8003f7a:	2100      	movs	r1, #0
 8003f7c:	2078      	movs	r0, #120	@ 0x78
 8003f7e:	f000 fa0d 	bl	800439c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8003f82:	2220      	movs	r2, #32
 8003f84:	2100      	movs	r1, #0
 8003f86:	2078      	movs	r0, #120	@ 0x78
 8003f88:	f000 fa08 	bl	800439c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8003f8c:	228d      	movs	r2, #141	@ 0x8d
 8003f8e:	2100      	movs	r1, #0
 8003f90:	2078      	movs	r0, #120	@ 0x78
 8003f92:	f000 fa03 	bl	800439c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8003f96:	2214      	movs	r2, #20
 8003f98:	2100      	movs	r1, #0
 8003f9a:	2078      	movs	r0, #120	@ 0x78
 8003f9c:	f000 f9fe 	bl	800439c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8003fa0:	22af      	movs	r2, #175	@ 0xaf
 8003fa2:	2100      	movs	r1, #0
 8003fa4:	2078      	movs	r0, #120	@ 0x78
 8003fa6:	f000 f9f9 	bl	800439c <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8003faa:	222e      	movs	r2, #46	@ 0x2e
 8003fac:	2100      	movs	r1, #0
 8003fae:	2078      	movs	r0, #120	@ 0x78
 8003fb0:	f000 f9f4 	bl	800439c <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8003fb4:	2000      	movs	r0, #0
 8003fb6:	f000 f843 	bl	8004040 <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 8003fba:	f000 f813 	bl	8003fe4 <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 8003fbe:	4b08      	ldr	r3, [pc, #32]	@ (8003fe0 <SSD1306_Init+0x184>)
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8003fc4:	4b06      	ldr	r3, [pc, #24]	@ (8003fe0 <SSD1306_Init+0x184>)
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 8003fca:	4b05      	ldr	r3, [pc, #20]	@ (8003fe0 <SSD1306_Init+0x184>)
 8003fcc:	2201      	movs	r2, #1
 8003fce:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 8003fd0:	2301      	movs	r3, #1
}
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	3708      	adds	r7, #8
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	bd80      	pop	{r7, pc}
 8003fda:	bf00      	nop
 8003fdc:	200002dc 	.word	0x200002dc
 8003fe0:	200008cc 	.word	0x200008cc

08003fe4 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b082      	sub	sp, #8
 8003fe8:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 8003fea:	2300      	movs	r3, #0
 8003fec:	71fb      	strb	r3, [r7, #7]
 8003fee:	e01d      	b.n	800402c <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8003ff0:	79fb      	ldrb	r3, [r7, #7]
 8003ff2:	3b50      	subs	r3, #80	@ 0x50
 8003ff4:	b2db      	uxtb	r3, r3
 8003ff6:	461a      	mov	r2, r3
 8003ff8:	2100      	movs	r1, #0
 8003ffa:	2078      	movs	r0, #120	@ 0x78
 8003ffc:	f000 f9ce 	bl	800439c <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8004000:	2200      	movs	r2, #0
 8004002:	2100      	movs	r1, #0
 8004004:	2078      	movs	r0, #120	@ 0x78
 8004006:	f000 f9c9 	bl	800439c <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 800400a:	2210      	movs	r2, #16
 800400c:	2100      	movs	r1, #0
 800400e:	2078      	movs	r0, #120	@ 0x78
 8004010:	f000 f9c4 	bl	800439c <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8004014:	79fb      	ldrb	r3, [r7, #7]
 8004016:	01db      	lsls	r3, r3, #7
 8004018:	4a08      	ldr	r2, [pc, #32]	@ (800403c <SSD1306_UpdateScreen+0x58>)
 800401a:	441a      	add	r2, r3
 800401c:	2380      	movs	r3, #128	@ 0x80
 800401e:	2140      	movs	r1, #64	@ 0x40
 8004020:	2078      	movs	r0, #120	@ 0x78
 8004022:	f000 f955 	bl	80042d0 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8004026:	79fb      	ldrb	r3, [r7, #7]
 8004028:	3301      	adds	r3, #1
 800402a:	71fb      	strb	r3, [r7, #7]
 800402c:	79fb      	ldrb	r3, [r7, #7]
 800402e:	2b07      	cmp	r3, #7
 8004030:	d9de      	bls.n	8003ff0 <SSD1306_UpdateScreen+0xc>
	}
}
 8004032:	bf00      	nop
 8004034:	bf00      	nop
 8004036:	3708      	adds	r7, #8
 8004038:	46bd      	mov	sp, r7
 800403a:	bd80      	pop	{r7, pc}
 800403c:	200004cc 	.word	0x200004cc

08004040 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8004040:	b580      	push	{r7, lr}
 8004042:	b082      	sub	sp, #8
 8004044:	af00      	add	r7, sp, #0
 8004046:	4603      	mov	r3, r0
 8004048:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800404a:	79fb      	ldrb	r3, [r7, #7]
 800404c:	2b00      	cmp	r3, #0
 800404e:	d101      	bne.n	8004054 <SSD1306_Fill+0x14>
 8004050:	2300      	movs	r3, #0
 8004052:	e000      	b.n	8004056 <SSD1306_Fill+0x16>
 8004054:	23ff      	movs	r3, #255	@ 0xff
 8004056:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800405a:	4619      	mov	r1, r3
 800405c:	4803      	ldr	r0, [pc, #12]	@ (800406c <SSD1306_Fill+0x2c>)
 800405e:	f009 fe22 	bl	800dca6 <memset>
}
 8004062:	bf00      	nop
 8004064:	3708      	adds	r7, #8
 8004066:	46bd      	mov	sp, r7
 8004068:	bd80      	pop	{r7, pc}
 800406a:	bf00      	nop
 800406c:	200004cc 	.word	0x200004cc

08004070 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8004070:	b480      	push	{r7}
 8004072:	b083      	sub	sp, #12
 8004074:	af00      	add	r7, sp, #0
 8004076:	4603      	mov	r3, r0
 8004078:	80fb      	strh	r3, [r7, #6]
 800407a:	460b      	mov	r3, r1
 800407c:	80bb      	strh	r3, [r7, #4]
 800407e:	4613      	mov	r3, r2
 8004080:	70fb      	strb	r3, [r7, #3]
	if (
 8004082:	88fb      	ldrh	r3, [r7, #6]
 8004084:	2b7f      	cmp	r3, #127	@ 0x7f
 8004086:	d848      	bhi.n	800411a <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8004088:	88bb      	ldrh	r3, [r7, #4]
 800408a:	2b3f      	cmp	r3, #63	@ 0x3f
 800408c:	d845      	bhi.n	800411a <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 800408e:	4b26      	ldr	r3, [pc, #152]	@ (8004128 <SSD1306_DrawPixel+0xb8>)
 8004090:	791b      	ldrb	r3, [r3, #4]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d006      	beq.n	80040a4 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8004096:	78fb      	ldrb	r3, [r7, #3]
 8004098:	2b00      	cmp	r3, #0
 800409a:	bf0c      	ite	eq
 800409c:	2301      	moveq	r3, #1
 800409e:	2300      	movne	r3, #0
 80040a0:	b2db      	uxtb	r3, r3
 80040a2:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 80040a4:	78fb      	ldrb	r3, [r7, #3]
 80040a6:	2b01      	cmp	r3, #1
 80040a8:	d11a      	bne.n	80040e0 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80040aa:	88fa      	ldrh	r2, [r7, #6]
 80040ac:	88bb      	ldrh	r3, [r7, #4]
 80040ae:	08db      	lsrs	r3, r3, #3
 80040b0:	b298      	uxth	r0, r3
 80040b2:	4603      	mov	r3, r0
 80040b4:	01db      	lsls	r3, r3, #7
 80040b6:	4413      	add	r3, r2
 80040b8:	4a1c      	ldr	r2, [pc, #112]	@ (800412c <SSD1306_DrawPixel+0xbc>)
 80040ba:	5cd3      	ldrb	r3, [r2, r3]
 80040bc:	b25a      	sxtb	r2, r3
 80040be:	88bb      	ldrh	r3, [r7, #4]
 80040c0:	f003 0307 	and.w	r3, r3, #7
 80040c4:	2101      	movs	r1, #1
 80040c6:	fa01 f303 	lsl.w	r3, r1, r3
 80040ca:	b25b      	sxtb	r3, r3
 80040cc:	4313      	orrs	r3, r2
 80040ce:	b259      	sxtb	r1, r3
 80040d0:	88fa      	ldrh	r2, [r7, #6]
 80040d2:	4603      	mov	r3, r0
 80040d4:	01db      	lsls	r3, r3, #7
 80040d6:	4413      	add	r3, r2
 80040d8:	b2c9      	uxtb	r1, r1
 80040da:	4a14      	ldr	r2, [pc, #80]	@ (800412c <SSD1306_DrawPixel+0xbc>)
 80040dc:	54d1      	strb	r1, [r2, r3]
 80040de:	e01d      	b.n	800411c <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80040e0:	88fa      	ldrh	r2, [r7, #6]
 80040e2:	88bb      	ldrh	r3, [r7, #4]
 80040e4:	08db      	lsrs	r3, r3, #3
 80040e6:	b298      	uxth	r0, r3
 80040e8:	4603      	mov	r3, r0
 80040ea:	01db      	lsls	r3, r3, #7
 80040ec:	4413      	add	r3, r2
 80040ee:	4a0f      	ldr	r2, [pc, #60]	@ (800412c <SSD1306_DrawPixel+0xbc>)
 80040f0:	5cd3      	ldrb	r3, [r2, r3]
 80040f2:	b25a      	sxtb	r2, r3
 80040f4:	88bb      	ldrh	r3, [r7, #4]
 80040f6:	f003 0307 	and.w	r3, r3, #7
 80040fa:	2101      	movs	r1, #1
 80040fc:	fa01 f303 	lsl.w	r3, r1, r3
 8004100:	b25b      	sxtb	r3, r3
 8004102:	43db      	mvns	r3, r3
 8004104:	b25b      	sxtb	r3, r3
 8004106:	4013      	ands	r3, r2
 8004108:	b259      	sxtb	r1, r3
 800410a:	88fa      	ldrh	r2, [r7, #6]
 800410c:	4603      	mov	r3, r0
 800410e:	01db      	lsls	r3, r3, #7
 8004110:	4413      	add	r3, r2
 8004112:	b2c9      	uxtb	r1, r1
 8004114:	4a05      	ldr	r2, [pc, #20]	@ (800412c <SSD1306_DrawPixel+0xbc>)
 8004116:	54d1      	strb	r1, [r2, r3]
 8004118:	e000      	b.n	800411c <SSD1306_DrawPixel+0xac>
		return;
 800411a:	bf00      	nop
	}
}
 800411c:	370c      	adds	r7, #12
 800411e:	46bd      	mov	sp, r7
 8004120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004124:	4770      	bx	lr
 8004126:	bf00      	nop
 8004128:	200008cc 	.word	0x200008cc
 800412c:	200004cc 	.word	0x200004cc

08004130 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8004130:	b480      	push	{r7}
 8004132:	b083      	sub	sp, #12
 8004134:	af00      	add	r7, sp, #0
 8004136:	4603      	mov	r3, r0
 8004138:	460a      	mov	r2, r1
 800413a:	80fb      	strh	r3, [r7, #6]
 800413c:	4613      	mov	r3, r2
 800413e:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8004140:	4a05      	ldr	r2, [pc, #20]	@ (8004158 <SSD1306_GotoXY+0x28>)
 8004142:	88fb      	ldrh	r3, [r7, #6]
 8004144:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8004146:	4a04      	ldr	r2, [pc, #16]	@ (8004158 <SSD1306_GotoXY+0x28>)
 8004148:	88bb      	ldrh	r3, [r7, #4]
 800414a:	8053      	strh	r3, [r2, #2]
}
 800414c:	bf00      	nop
 800414e:	370c      	adds	r7, #12
 8004150:	46bd      	mov	sp, r7
 8004152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004156:	4770      	bx	lr
 8004158:	200008cc 	.word	0x200008cc

0800415c <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 800415c:	b580      	push	{r7, lr}
 800415e:	b086      	sub	sp, #24
 8004160:	af00      	add	r7, sp, #0
 8004162:	4603      	mov	r3, r0
 8004164:	6039      	str	r1, [r7, #0]
 8004166:	71fb      	strb	r3, [r7, #7]
 8004168:	4613      	mov	r3, r2
 800416a:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 800416c:	4b39      	ldr	r3, [pc, #228]	@ (8004254 <SSD1306_Putc+0xf8>)
 800416e:	881b      	ldrh	r3, [r3, #0]
 8004170:	461a      	mov	r2, r3
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	781b      	ldrb	r3, [r3, #0]
 8004176:	4413      	add	r3, r2
	if (
 8004178:	2b7f      	cmp	r3, #127	@ 0x7f
 800417a:	dc07      	bgt.n	800418c <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 800417c:	4b35      	ldr	r3, [pc, #212]	@ (8004254 <SSD1306_Putc+0xf8>)
 800417e:	885b      	ldrh	r3, [r3, #2]
 8004180:	461a      	mov	r2, r3
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	785b      	ldrb	r3, [r3, #1]
 8004186:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8004188:	2b3f      	cmp	r3, #63	@ 0x3f
 800418a:	dd01      	ble.n	8004190 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 800418c:	2300      	movs	r3, #0
 800418e:	e05d      	b.n	800424c <SSD1306_Putc+0xf0>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8004190:	2300      	movs	r3, #0
 8004192:	617b      	str	r3, [r7, #20]
 8004194:	e04b      	b.n	800422e <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	685a      	ldr	r2, [r3, #4]
 800419a:	79fb      	ldrb	r3, [r7, #7]
 800419c:	3b20      	subs	r3, #32
 800419e:	6839      	ldr	r1, [r7, #0]
 80041a0:	7849      	ldrb	r1, [r1, #1]
 80041a2:	fb01 f303 	mul.w	r3, r1, r3
 80041a6:	4619      	mov	r1, r3
 80041a8:	697b      	ldr	r3, [r7, #20]
 80041aa:	440b      	add	r3, r1
 80041ac:	005b      	lsls	r3, r3, #1
 80041ae:	4413      	add	r3, r2
 80041b0:	881b      	ldrh	r3, [r3, #0]
 80041b2:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 80041b4:	2300      	movs	r3, #0
 80041b6:	613b      	str	r3, [r7, #16]
 80041b8:	e030      	b.n	800421c <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 80041ba:	68fa      	ldr	r2, [r7, #12]
 80041bc:	693b      	ldr	r3, [r7, #16]
 80041be:	fa02 f303 	lsl.w	r3, r2, r3
 80041c2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d010      	beq.n	80041ec <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 80041ca:	4b22      	ldr	r3, [pc, #136]	@ (8004254 <SSD1306_Putc+0xf8>)
 80041cc:	881a      	ldrh	r2, [r3, #0]
 80041ce:	693b      	ldr	r3, [r7, #16]
 80041d0:	b29b      	uxth	r3, r3
 80041d2:	4413      	add	r3, r2
 80041d4:	b298      	uxth	r0, r3
 80041d6:	4b1f      	ldr	r3, [pc, #124]	@ (8004254 <SSD1306_Putc+0xf8>)
 80041d8:	885a      	ldrh	r2, [r3, #2]
 80041da:	697b      	ldr	r3, [r7, #20]
 80041dc:	b29b      	uxth	r3, r3
 80041de:	4413      	add	r3, r2
 80041e0:	b29b      	uxth	r3, r3
 80041e2:	79ba      	ldrb	r2, [r7, #6]
 80041e4:	4619      	mov	r1, r3
 80041e6:	f7ff ff43 	bl	8004070 <SSD1306_DrawPixel>
 80041ea:	e014      	b.n	8004216 <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 80041ec:	4b19      	ldr	r3, [pc, #100]	@ (8004254 <SSD1306_Putc+0xf8>)
 80041ee:	881a      	ldrh	r2, [r3, #0]
 80041f0:	693b      	ldr	r3, [r7, #16]
 80041f2:	b29b      	uxth	r3, r3
 80041f4:	4413      	add	r3, r2
 80041f6:	b298      	uxth	r0, r3
 80041f8:	4b16      	ldr	r3, [pc, #88]	@ (8004254 <SSD1306_Putc+0xf8>)
 80041fa:	885a      	ldrh	r2, [r3, #2]
 80041fc:	697b      	ldr	r3, [r7, #20]
 80041fe:	b29b      	uxth	r3, r3
 8004200:	4413      	add	r3, r2
 8004202:	b299      	uxth	r1, r3
 8004204:	79bb      	ldrb	r3, [r7, #6]
 8004206:	2b00      	cmp	r3, #0
 8004208:	bf0c      	ite	eq
 800420a:	2301      	moveq	r3, #1
 800420c:	2300      	movne	r3, #0
 800420e:	b2db      	uxtb	r3, r3
 8004210:	461a      	mov	r2, r3
 8004212:	f7ff ff2d 	bl	8004070 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8004216:	693b      	ldr	r3, [r7, #16]
 8004218:	3301      	adds	r3, #1
 800421a:	613b      	str	r3, [r7, #16]
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	781b      	ldrb	r3, [r3, #0]
 8004220:	461a      	mov	r2, r3
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	4293      	cmp	r3, r2
 8004226:	d3c8      	bcc.n	80041ba <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8004228:	697b      	ldr	r3, [r7, #20]
 800422a:	3301      	adds	r3, #1
 800422c:	617b      	str	r3, [r7, #20]
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	785b      	ldrb	r3, [r3, #1]
 8004232:	461a      	mov	r2, r3
 8004234:	697b      	ldr	r3, [r7, #20]
 8004236:	4293      	cmp	r3, r2
 8004238:	d3ad      	bcc.n	8004196 <SSD1306_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 800423a:	4b06      	ldr	r3, [pc, #24]	@ (8004254 <SSD1306_Putc+0xf8>)
 800423c:	881b      	ldrh	r3, [r3, #0]
 800423e:	683a      	ldr	r2, [r7, #0]
 8004240:	7812      	ldrb	r2, [r2, #0]
 8004242:	4413      	add	r3, r2
 8004244:	b29a      	uxth	r2, r3
 8004246:	4b03      	ldr	r3, [pc, #12]	@ (8004254 <SSD1306_Putc+0xf8>)
 8004248:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 800424a:	79fb      	ldrb	r3, [r7, #7]
}
 800424c:	4618      	mov	r0, r3
 800424e:	3718      	adds	r7, #24
 8004250:	46bd      	mov	sp, r7
 8004252:	bd80      	pop	{r7, pc}
 8004254:	200008cc 	.word	0x200008cc

08004258 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8004258:	b580      	push	{r7, lr}
 800425a:	b084      	sub	sp, #16
 800425c:	af00      	add	r7, sp, #0
 800425e:	60f8      	str	r0, [r7, #12]
 8004260:	60b9      	str	r1, [r7, #8]
 8004262:	4613      	mov	r3, r2
 8004264:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8004266:	e012      	b.n	800428e <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	781b      	ldrb	r3, [r3, #0]
 800426c:	79fa      	ldrb	r2, [r7, #7]
 800426e:	68b9      	ldr	r1, [r7, #8]
 8004270:	4618      	mov	r0, r3
 8004272:	f7ff ff73 	bl	800415c <SSD1306_Putc>
 8004276:	4603      	mov	r3, r0
 8004278:	461a      	mov	r2, r3
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	781b      	ldrb	r3, [r3, #0]
 800427e:	429a      	cmp	r2, r3
 8004280:	d002      	beq.n	8004288 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	781b      	ldrb	r3, [r3, #0]
 8004286:	e008      	b.n	800429a <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	3301      	adds	r3, #1
 800428c:	60fb      	str	r3, [r7, #12]
	while (*str) {
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	781b      	ldrb	r3, [r3, #0]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d1e8      	bne.n	8004268 <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	781b      	ldrb	r3, [r3, #0]
}
 800429a:	4618      	mov	r0, r3
 800429c:	3710      	adds	r7, #16
 800429e:	46bd      	mov	sp, r7
 80042a0:	bd80      	pop	{r7, pc}
	...

080042a4 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 80042a4:	b480      	push	{r7}
 80042a6:	b083      	sub	sp, #12
 80042a8:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 80042aa:	4b08      	ldr	r3, [pc, #32]	@ (80042cc <ssd1306_I2C_Init+0x28>)
 80042ac:	607b      	str	r3, [r7, #4]
	while(p>0)
 80042ae:	e002      	b.n	80042b6 <ssd1306_I2C_Init+0x12>
		p--;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	3b01      	subs	r3, #1
 80042b4:	607b      	str	r3, [r7, #4]
	while(p>0)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d1f9      	bne.n	80042b0 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c3);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 80042bc:	bf00      	nop
 80042be:	bf00      	nop
 80042c0:	370c      	adds	r7, #12
 80042c2:	46bd      	mov	sp, r7
 80042c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c8:	4770      	bx	lr
 80042ca:	bf00      	nop
 80042cc:	0003d090 	.word	0x0003d090

080042d0 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 80042d0:	b590      	push	{r4, r7, lr}
 80042d2:	b0c7      	sub	sp, #284	@ 0x11c
 80042d4:	af02      	add	r7, sp, #8
 80042d6:	4604      	mov	r4, r0
 80042d8:	4608      	mov	r0, r1
 80042da:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 80042de:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 80042e2:	600a      	str	r2, [r1, #0]
 80042e4:	4619      	mov	r1, r3
 80042e6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80042ea:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 80042ee:	4622      	mov	r2, r4
 80042f0:	701a      	strb	r2, [r3, #0]
 80042f2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80042f6:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 80042fa:	4602      	mov	r2, r0
 80042fc:	701a      	strb	r2, [r3, #0]
 80042fe:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004302:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004306:	460a      	mov	r2, r1
 8004308:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 800430a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800430e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004312:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8004316:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 800431a:	7812      	ldrb	r2, [r2, #0]
 800431c:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 800431e:	2300      	movs	r3, #0
 8004320:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8004324:	e015      	b.n	8004352 <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 8004326:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800432a:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800432e:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8004332:	6812      	ldr	r2, [r2, #0]
 8004334:	441a      	add	r2, r3
 8004336:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800433a:	3301      	adds	r3, #1
 800433c:	7811      	ldrb	r1, [r2, #0]
 800433e:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8004342:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8004346:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8004348:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800434c:	3301      	adds	r3, #1
 800434e:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8004352:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8004356:	b29b      	uxth	r3, r3
 8004358:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800435c:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8004360:	8812      	ldrh	r2, [r2, #0]
 8004362:	429a      	cmp	r2, r3
 8004364:	d8df      	bhi.n	8004326 <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(&hi2c3, address, dt, count+1, 10);
 8004366:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800436a:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 800436e:	781b      	ldrb	r3, [r3, #0]
 8004370:	b299      	uxth	r1, r3
 8004372:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004376:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800437a:	881b      	ldrh	r3, [r3, #0]
 800437c:	3301      	adds	r3, #1
 800437e:	b29b      	uxth	r3, r3
 8004380:	f107 020c 	add.w	r2, r7, #12
 8004384:	200a      	movs	r0, #10
 8004386:	9000      	str	r0, [sp, #0]
 8004388:	4803      	ldr	r0, [pc, #12]	@ (8004398 <ssd1306_I2C_WriteMulti+0xc8>)
 800438a:	f001 fbeb 	bl	8005b64 <HAL_I2C_Master_Transmit>
}
 800438e:	bf00      	nop
 8004390:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 8004394:	46bd      	mov	sp, r7
 8004396:	bd90      	pop	{r4, r7, pc}
 8004398:	200002dc 	.word	0x200002dc

0800439c <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 800439c:	b580      	push	{r7, lr}
 800439e:	b086      	sub	sp, #24
 80043a0:	af02      	add	r7, sp, #8
 80043a2:	4603      	mov	r3, r0
 80043a4:	71fb      	strb	r3, [r7, #7]
 80043a6:	460b      	mov	r3, r1
 80043a8:	71bb      	strb	r3, [r7, #6]
 80043aa:	4613      	mov	r3, r2
 80043ac:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 80043ae:	79bb      	ldrb	r3, [r7, #6]
 80043b0:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 80043b2:	797b      	ldrb	r3, [r7, #5]
 80043b4:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c3, address, dt, 2, 10);
 80043b6:	79fb      	ldrb	r3, [r7, #7]
 80043b8:	b299      	uxth	r1, r3
 80043ba:	f107 020c 	add.w	r2, r7, #12
 80043be:	230a      	movs	r3, #10
 80043c0:	9300      	str	r3, [sp, #0]
 80043c2:	2302      	movs	r3, #2
 80043c4:	4803      	ldr	r0, [pc, #12]	@ (80043d4 <ssd1306_I2C_Write+0x38>)
 80043c6:	f001 fbcd 	bl	8005b64 <HAL_I2C_Master_Transmit>
}
 80043ca:	bf00      	nop
 80043cc:	3710      	adds	r7, #16
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bd80      	pop	{r7, pc}
 80043d2:	bf00      	nop
 80043d4:	200002dc 	.word	0x200002dc

080043d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b082      	sub	sp, #8
 80043dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80043de:	2300      	movs	r3, #0
 80043e0:	607b      	str	r3, [r7, #4]
 80043e2:	4b12      	ldr	r3, [pc, #72]	@ (800442c <HAL_MspInit+0x54>)
 80043e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043e6:	4a11      	ldr	r2, [pc, #68]	@ (800442c <HAL_MspInit+0x54>)
 80043e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80043ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80043ee:	4b0f      	ldr	r3, [pc, #60]	@ (800442c <HAL_MspInit+0x54>)
 80043f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80043f6:	607b      	str	r3, [r7, #4]
 80043f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80043fa:	2300      	movs	r3, #0
 80043fc:	603b      	str	r3, [r7, #0]
 80043fe:	4b0b      	ldr	r3, [pc, #44]	@ (800442c <HAL_MspInit+0x54>)
 8004400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004402:	4a0a      	ldr	r2, [pc, #40]	@ (800442c <HAL_MspInit+0x54>)
 8004404:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004408:	6413      	str	r3, [r2, #64]	@ 0x40
 800440a:	4b08      	ldr	r3, [pc, #32]	@ (800442c <HAL_MspInit+0x54>)
 800440c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800440e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004412:	603b      	str	r3, [r7, #0]
 8004414:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004416:	2200      	movs	r2, #0
 8004418:	210f      	movs	r1, #15
 800441a:	f06f 0001 	mvn.w	r0, #1
 800441e:	f001 f863 	bl	80054e8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004422:	bf00      	nop
 8004424:	3708      	adds	r7, #8
 8004426:	46bd      	mov	sp, r7
 8004428:	bd80      	pop	{r7, pc}
 800442a:	bf00      	nop
 800442c:	40023800 	.word	0x40023800

08004430 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b08a      	sub	sp, #40	@ 0x28
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004438:	f107 0314 	add.w	r3, r7, #20
 800443c:	2200      	movs	r2, #0
 800443e:	601a      	str	r2, [r3, #0]
 8004440:	605a      	str	r2, [r3, #4]
 8004442:	609a      	str	r2, [r3, #8]
 8004444:	60da      	str	r2, [r3, #12]
 8004446:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a17      	ldr	r2, [pc, #92]	@ (80044ac <HAL_ADC_MspInit+0x7c>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d127      	bne.n	80044a2 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004452:	2300      	movs	r3, #0
 8004454:	613b      	str	r3, [r7, #16]
 8004456:	4b16      	ldr	r3, [pc, #88]	@ (80044b0 <HAL_ADC_MspInit+0x80>)
 8004458:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800445a:	4a15      	ldr	r2, [pc, #84]	@ (80044b0 <HAL_ADC_MspInit+0x80>)
 800445c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004460:	6453      	str	r3, [r2, #68]	@ 0x44
 8004462:	4b13      	ldr	r3, [pc, #76]	@ (80044b0 <HAL_ADC_MspInit+0x80>)
 8004464:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004466:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800446a:	613b      	str	r3, [r7, #16]
 800446c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800446e:	2300      	movs	r3, #0
 8004470:	60fb      	str	r3, [r7, #12]
 8004472:	4b0f      	ldr	r3, [pc, #60]	@ (80044b0 <HAL_ADC_MspInit+0x80>)
 8004474:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004476:	4a0e      	ldr	r2, [pc, #56]	@ (80044b0 <HAL_ADC_MspInit+0x80>)
 8004478:	f043 0301 	orr.w	r3, r3, #1
 800447c:	6313      	str	r3, [r2, #48]	@ 0x30
 800447e:	4b0c      	ldr	r3, [pc, #48]	@ (80044b0 <HAL_ADC_MspInit+0x80>)
 8004480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004482:	f003 0301 	and.w	r3, r3, #1
 8004486:	60fb      	str	r3, [r7, #12]
 8004488:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800448a:	2310      	movs	r3, #16
 800448c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800448e:	2303      	movs	r3, #3
 8004490:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004492:	2300      	movs	r3, #0
 8004494:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004496:	f107 0314 	add.w	r3, r7, #20
 800449a:	4619      	mov	r1, r3
 800449c:	4805      	ldr	r0, [pc, #20]	@ (80044b4 <HAL_ADC_MspInit+0x84>)
 800449e:	f001 f84d 	bl	800553c <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80044a2:	bf00      	nop
 80044a4:	3728      	adds	r7, #40	@ 0x28
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bd80      	pop	{r7, pc}
 80044aa:	bf00      	nop
 80044ac:	40012000 	.word	0x40012000
 80044b0:	40023800 	.word	0x40023800
 80044b4:	40020000 	.word	0x40020000

080044b8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b08c      	sub	sp, #48	@ 0x30
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044c0:	f107 031c 	add.w	r3, r7, #28
 80044c4:	2200      	movs	r2, #0
 80044c6:	601a      	str	r2, [r3, #0]
 80044c8:	605a      	str	r2, [r3, #4]
 80044ca:	609a      	str	r2, [r3, #8]
 80044cc:	60da      	str	r2, [r3, #12]
 80044ce:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	4a4a      	ldr	r2, [pc, #296]	@ (8004600 <HAL_I2C_MspInit+0x148>)
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d13d      	bne.n	8004556 <HAL_I2C_MspInit+0x9e>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80044da:	2300      	movs	r3, #0
 80044dc:	61bb      	str	r3, [r7, #24]
 80044de:	4b49      	ldr	r3, [pc, #292]	@ (8004604 <HAL_I2C_MspInit+0x14c>)
 80044e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044e2:	4a48      	ldr	r2, [pc, #288]	@ (8004604 <HAL_I2C_MspInit+0x14c>)
 80044e4:	f043 0302 	orr.w	r3, r3, #2
 80044e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80044ea:	4b46      	ldr	r3, [pc, #280]	@ (8004604 <HAL_I2C_MspInit+0x14c>)
 80044ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044ee:	f003 0302 	and.w	r3, r3, #2
 80044f2:	61bb      	str	r3, [r7, #24]
 80044f4:	69bb      	ldr	r3, [r7, #24]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB3     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80044f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80044fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80044fc:	2312      	movs	r3, #18
 80044fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004500:	2300      	movs	r3, #0
 8004502:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004504:	2303      	movs	r3, #3
 8004506:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8004508:	2304      	movs	r3, #4
 800450a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800450c:	f107 031c 	add.w	r3, r7, #28
 8004510:	4619      	mov	r1, r3
 8004512:	483d      	ldr	r0, [pc, #244]	@ (8004608 <HAL_I2C_MspInit+0x150>)
 8004514:	f001 f812 	bl	800553c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004518:	2308      	movs	r3, #8
 800451a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800451c:	2312      	movs	r3, #18
 800451e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004520:	2300      	movs	r3, #0
 8004522:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004524:	2303      	movs	r3, #3
 8004526:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8004528:	2309      	movs	r3, #9
 800452a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800452c:	f107 031c 	add.w	r3, r7, #28
 8004530:	4619      	mov	r1, r3
 8004532:	4835      	ldr	r0, [pc, #212]	@ (8004608 <HAL_I2C_MspInit+0x150>)
 8004534:	f001 f802 	bl	800553c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8004538:	2300      	movs	r3, #0
 800453a:	617b      	str	r3, [r7, #20]
 800453c:	4b31      	ldr	r3, [pc, #196]	@ (8004604 <HAL_I2C_MspInit+0x14c>)
 800453e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004540:	4a30      	ldr	r2, [pc, #192]	@ (8004604 <HAL_I2C_MspInit+0x14c>)
 8004542:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004546:	6413      	str	r3, [r2, #64]	@ 0x40
 8004548:	4b2e      	ldr	r3, [pc, #184]	@ (8004604 <HAL_I2C_MspInit+0x14c>)
 800454a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800454c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004550:	617b      	str	r3, [r7, #20]
 8004552:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN I2C3_MspInit 1 */

    /* USER CODE END I2C3_MspInit 1 */
  }

}
 8004554:	e050      	b.n	80045f8 <HAL_I2C_MspInit+0x140>
  else if(hi2c->Instance==I2C3)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	4a2c      	ldr	r2, [pc, #176]	@ (800460c <HAL_I2C_MspInit+0x154>)
 800455c:	4293      	cmp	r3, r2
 800455e:	d14b      	bne.n	80045f8 <HAL_I2C_MspInit+0x140>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004560:	2300      	movs	r3, #0
 8004562:	613b      	str	r3, [r7, #16]
 8004564:	4b27      	ldr	r3, [pc, #156]	@ (8004604 <HAL_I2C_MspInit+0x14c>)
 8004566:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004568:	4a26      	ldr	r2, [pc, #152]	@ (8004604 <HAL_I2C_MspInit+0x14c>)
 800456a:	f043 0301 	orr.w	r3, r3, #1
 800456e:	6313      	str	r3, [r2, #48]	@ 0x30
 8004570:	4b24      	ldr	r3, [pc, #144]	@ (8004604 <HAL_I2C_MspInit+0x14c>)
 8004572:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004574:	f003 0301 	and.w	r3, r3, #1
 8004578:	613b      	str	r3, [r7, #16]
 800457a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800457c:	2300      	movs	r3, #0
 800457e:	60fb      	str	r3, [r7, #12]
 8004580:	4b20      	ldr	r3, [pc, #128]	@ (8004604 <HAL_I2C_MspInit+0x14c>)
 8004582:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004584:	4a1f      	ldr	r2, [pc, #124]	@ (8004604 <HAL_I2C_MspInit+0x14c>)
 8004586:	f043 0302 	orr.w	r3, r3, #2
 800458a:	6313      	str	r3, [r2, #48]	@ 0x30
 800458c:	4b1d      	ldr	r3, [pc, #116]	@ (8004604 <HAL_I2C_MspInit+0x14c>)
 800458e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004590:	f003 0302 	and.w	r3, r3, #2
 8004594:	60fb      	str	r3, [r7, #12]
 8004596:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004598:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800459c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800459e:	2312      	movs	r3, #18
 80045a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045a2:	2300      	movs	r3, #0
 80045a4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80045a6:	2303      	movs	r3, #3
 80045a8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80045aa:	2304      	movs	r3, #4
 80045ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045ae:	f107 031c 	add.w	r3, r7, #28
 80045b2:	4619      	mov	r1, r3
 80045b4:	4816      	ldr	r0, [pc, #88]	@ (8004610 <HAL_I2C_MspInit+0x158>)
 80045b6:	f000 ffc1 	bl	800553c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80045ba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80045be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80045c0:	2312      	movs	r3, #18
 80045c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045c4:	2300      	movs	r3, #0
 80045c6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80045c8:	2303      	movs	r3, #3
 80045ca:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C3;
 80045cc:	2309      	movs	r3, #9
 80045ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045d0:	f107 031c 	add.w	r3, r7, #28
 80045d4:	4619      	mov	r1, r3
 80045d6:	480c      	ldr	r0, [pc, #48]	@ (8004608 <HAL_I2C_MspInit+0x150>)
 80045d8:	f000 ffb0 	bl	800553c <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80045dc:	2300      	movs	r3, #0
 80045de:	60bb      	str	r3, [r7, #8]
 80045e0:	4b08      	ldr	r3, [pc, #32]	@ (8004604 <HAL_I2C_MspInit+0x14c>)
 80045e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045e4:	4a07      	ldr	r2, [pc, #28]	@ (8004604 <HAL_I2C_MspInit+0x14c>)
 80045e6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80045ea:	6413      	str	r3, [r2, #64]	@ 0x40
 80045ec:	4b05      	ldr	r3, [pc, #20]	@ (8004604 <HAL_I2C_MspInit+0x14c>)
 80045ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045f0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80045f4:	60bb      	str	r3, [r7, #8]
 80045f6:	68bb      	ldr	r3, [r7, #8]
}
 80045f8:	bf00      	nop
 80045fa:	3730      	adds	r7, #48	@ 0x30
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bd80      	pop	{r7, pc}
 8004600:	40005800 	.word	0x40005800
 8004604:	40023800 	.word	0x40023800
 8004608:	40020400 	.word	0x40020400
 800460c:	40005c00 	.word	0x40005c00
 8004610:	40020000 	.word	0x40020000

08004614 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b08a      	sub	sp, #40	@ 0x28
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800461c:	f107 0314 	add.w	r3, r7, #20
 8004620:	2200      	movs	r2, #0
 8004622:	601a      	str	r2, [r3, #0]
 8004624:	605a      	str	r2, [r3, #4]
 8004626:	609a      	str	r2, [r3, #8]
 8004628:	60da      	str	r2, [r3, #12]
 800462a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	4a21      	ldr	r2, [pc, #132]	@ (80046b8 <HAL_SPI_MspInit+0xa4>)
 8004632:	4293      	cmp	r3, r2
 8004634:	d13c      	bne.n	80046b0 <HAL_SPI_MspInit+0x9c>
  {
    /* USER CODE BEGIN SPI3_MspInit 0 */

    /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8004636:	2300      	movs	r3, #0
 8004638:	613b      	str	r3, [r7, #16]
 800463a:	4b20      	ldr	r3, [pc, #128]	@ (80046bc <HAL_SPI_MspInit+0xa8>)
 800463c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800463e:	4a1f      	ldr	r2, [pc, #124]	@ (80046bc <HAL_SPI_MspInit+0xa8>)
 8004640:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004644:	6413      	str	r3, [r2, #64]	@ 0x40
 8004646:	4b1d      	ldr	r3, [pc, #116]	@ (80046bc <HAL_SPI_MspInit+0xa8>)
 8004648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800464a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800464e:	613b      	str	r3, [r7, #16]
 8004650:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004652:	2300      	movs	r3, #0
 8004654:	60fb      	str	r3, [r7, #12]
 8004656:	4b19      	ldr	r3, [pc, #100]	@ (80046bc <HAL_SPI_MspInit+0xa8>)
 8004658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800465a:	4a18      	ldr	r2, [pc, #96]	@ (80046bc <HAL_SPI_MspInit+0xa8>)
 800465c:	f043 0302 	orr.w	r3, r3, #2
 8004660:	6313      	str	r3, [r2, #48]	@ 0x30
 8004662:	4b16      	ldr	r3, [pc, #88]	@ (80046bc <HAL_SPI_MspInit+0xa8>)
 8004664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004666:	f003 0302 	and.w	r3, r3, #2
 800466a:	60fb      	str	r3, [r7, #12]
 800466c:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PB12     ------> SPI3_SCK
    PB4     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800466e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004672:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004674:	2302      	movs	r3, #2
 8004676:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004678:	2300      	movs	r3, #0
 800467a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800467c:	2303      	movs	r3, #3
 800467e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8004680:	2307      	movs	r3, #7
 8004682:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004684:	f107 0314 	add.w	r3, r7, #20
 8004688:	4619      	mov	r1, r3
 800468a:	480d      	ldr	r0, [pc, #52]	@ (80046c0 <HAL_SPI_MspInit+0xac>)
 800468c:	f000 ff56 	bl	800553c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8004690:	2330      	movs	r3, #48	@ 0x30
 8004692:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004694:	2302      	movs	r3, #2
 8004696:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004698:	2300      	movs	r3, #0
 800469a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800469c:	2303      	movs	r3, #3
 800469e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80046a0:	2306      	movs	r3, #6
 80046a2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80046a4:	f107 0314 	add.w	r3, r7, #20
 80046a8:	4619      	mov	r1, r3
 80046aa:	4805      	ldr	r0, [pc, #20]	@ (80046c0 <HAL_SPI_MspInit+0xac>)
 80046ac:	f000 ff46 	bl	800553c <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 80046b0:	bf00      	nop
 80046b2:	3728      	adds	r7, #40	@ 0x28
 80046b4:	46bd      	mov	sp, r7
 80046b6:	bd80      	pop	{r7, pc}
 80046b8:	40003c00 	.word	0x40003c00
 80046bc:	40023800 	.word	0x40023800
 80046c0:	40020400 	.word	0x40020400

080046c4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80046c4:	b480      	push	{r7}
 80046c6:	b085      	sub	sp, #20
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046d4:	d10d      	bne.n	80046f2 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80046d6:	2300      	movs	r3, #0
 80046d8:	60fb      	str	r3, [r7, #12]
 80046da:	4b09      	ldr	r3, [pc, #36]	@ (8004700 <HAL_TIM_Base_MspInit+0x3c>)
 80046dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046de:	4a08      	ldr	r2, [pc, #32]	@ (8004700 <HAL_TIM_Base_MspInit+0x3c>)
 80046e0:	f043 0301 	orr.w	r3, r3, #1
 80046e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80046e6:	4b06      	ldr	r3, [pc, #24]	@ (8004700 <HAL_TIM_Base_MspInit+0x3c>)
 80046e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046ea:	f003 0301 	and.w	r3, r3, #1
 80046ee:	60fb      	str	r3, [r7, #12]
 80046f0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80046f2:	bf00      	nop
 80046f4:	3714      	adds	r7, #20
 80046f6:	46bd      	mov	sp, r7
 80046f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fc:	4770      	bx	lr
 80046fe:	bf00      	nop
 8004700:	40023800 	.word	0x40023800

08004704 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	b08a      	sub	sp, #40	@ 0x28
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800470c:	f107 0314 	add.w	r3, r7, #20
 8004710:	2200      	movs	r2, #0
 8004712:	601a      	str	r2, [r3, #0]
 8004714:	605a      	str	r2, [r3, #4]
 8004716:	609a      	str	r2, [r3, #8]
 8004718:	60da      	str	r2, [r3, #12]
 800471a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	4a19      	ldr	r2, [pc, #100]	@ (8004788 <HAL_UART_MspInit+0x84>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d12b      	bne.n	800477e <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004726:	2300      	movs	r3, #0
 8004728:	613b      	str	r3, [r7, #16]
 800472a:	4b18      	ldr	r3, [pc, #96]	@ (800478c <HAL_UART_MspInit+0x88>)
 800472c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800472e:	4a17      	ldr	r2, [pc, #92]	@ (800478c <HAL_UART_MspInit+0x88>)
 8004730:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004734:	6413      	str	r3, [r2, #64]	@ 0x40
 8004736:	4b15      	ldr	r3, [pc, #84]	@ (800478c <HAL_UART_MspInit+0x88>)
 8004738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800473a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800473e:	613b      	str	r3, [r7, #16]
 8004740:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004742:	2300      	movs	r3, #0
 8004744:	60fb      	str	r3, [r7, #12]
 8004746:	4b11      	ldr	r3, [pc, #68]	@ (800478c <HAL_UART_MspInit+0x88>)
 8004748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800474a:	4a10      	ldr	r2, [pc, #64]	@ (800478c <HAL_UART_MspInit+0x88>)
 800474c:	f043 0301 	orr.w	r3, r3, #1
 8004750:	6313      	str	r3, [r2, #48]	@ 0x30
 8004752:	4b0e      	ldr	r3, [pc, #56]	@ (800478c <HAL_UART_MspInit+0x88>)
 8004754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004756:	f003 0301 	and.w	r3, r3, #1
 800475a:	60fb      	str	r3, [r7, #12]
 800475c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800475e:	230c      	movs	r3, #12
 8004760:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004762:	2302      	movs	r3, #2
 8004764:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004766:	2300      	movs	r3, #0
 8004768:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800476a:	2303      	movs	r3, #3
 800476c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800476e:	2307      	movs	r3, #7
 8004770:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004772:	f107 0314 	add.w	r3, r7, #20
 8004776:	4619      	mov	r1, r3
 8004778:	4805      	ldr	r0, [pc, #20]	@ (8004790 <HAL_UART_MspInit+0x8c>)
 800477a:	f000 fedf 	bl	800553c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800477e:	bf00      	nop
 8004780:	3728      	adds	r7, #40	@ 0x28
 8004782:	46bd      	mov	sp, r7
 8004784:	bd80      	pop	{r7, pc}
 8004786:	bf00      	nop
 8004788:	40004400 	.word	0x40004400
 800478c:	40023800 	.word	0x40023800
 8004790:	40020000 	.word	0x40020000

08004794 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b08c      	sub	sp, #48	@ 0x30
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 800479c:	2300      	movs	r3, #0
 800479e:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 80047a0:	2300      	movs	r3, #0
 80047a2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80047a4:	2300      	movs	r3, #0
 80047a6:	60bb      	str	r3, [r7, #8]
 80047a8:	4b2e      	ldr	r3, [pc, #184]	@ (8004864 <HAL_InitTick+0xd0>)
 80047aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047ac:	4a2d      	ldr	r2, [pc, #180]	@ (8004864 <HAL_InitTick+0xd0>)
 80047ae:	f043 0301 	orr.w	r3, r3, #1
 80047b2:	6453      	str	r3, [r2, #68]	@ 0x44
 80047b4:	4b2b      	ldr	r3, [pc, #172]	@ (8004864 <HAL_InitTick+0xd0>)
 80047b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047b8:	f003 0301 	and.w	r3, r3, #1
 80047bc:	60bb      	str	r3, [r7, #8]
 80047be:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80047c0:	f107 020c 	add.w	r2, r7, #12
 80047c4:	f107 0310 	add.w	r3, r7, #16
 80047c8:	4611      	mov	r1, r2
 80047ca:	4618      	mov	r0, r3
 80047cc:	f003 fab0 	bl	8007d30 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80047d0:	f003 fa9a 	bl	8007d08 <HAL_RCC_GetPCLK2Freq>
 80047d4:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80047d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047d8:	4a23      	ldr	r2, [pc, #140]	@ (8004868 <HAL_InitTick+0xd4>)
 80047da:	fba2 2303 	umull	r2, r3, r2, r3
 80047de:	0c9b      	lsrs	r3, r3, #18
 80047e0:	3b01      	subs	r3, #1
 80047e2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80047e4:	4b21      	ldr	r3, [pc, #132]	@ (800486c <HAL_InitTick+0xd8>)
 80047e6:	4a22      	ldr	r2, [pc, #136]	@ (8004870 <HAL_InitTick+0xdc>)
 80047e8:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80047ea:	4b20      	ldr	r3, [pc, #128]	@ (800486c <HAL_InitTick+0xd8>)
 80047ec:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80047f0:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80047f2:	4a1e      	ldr	r2, [pc, #120]	@ (800486c <HAL_InitTick+0xd8>)
 80047f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047f6:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80047f8:	4b1c      	ldr	r3, [pc, #112]	@ (800486c <HAL_InitTick+0xd8>)
 80047fa:	2200      	movs	r2, #0
 80047fc:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80047fe:	4b1b      	ldr	r3, [pc, #108]	@ (800486c <HAL_InitTick+0xd8>)
 8004800:	2200      	movs	r2, #0
 8004802:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004804:	4b19      	ldr	r3, [pc, #100]	@ (800486c <HAL_InitTick+0xd8>)
 8004806:	2200      	movs	r2, #0
 8004808:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 800480a:	4818      	ldr	r0, [pc, #96]	@ (800486c <HAL_InitTick+0xd8>)
 800480c:	f004 f894 	bl	8008938 <HAL_TIM_Base_Init>
 8004810:	4603      	mov	r3, r0
 8004812:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8004816:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800481a:	2b00      	cmp	r3, #0
 800481c:	d11b      	bne.n	8004856 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 800481e:	4813      	ldr	r0, [pc, #76]	@ (800486c <HAL_InitTick+0xd8>)
 8004820:	f004 f8da 	bl	80089d8 <HAL_TIM_Base_Start_IT>
 8004824:	4603      	mov	r3, r0
 8004826:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 800482a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800482e:	2b00      	cmp	r3, #0
 8004830:	d111      	bne.n	8004856 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8004832:	2019      	movs	r0, #25
 8004834:	f000 fe74 	bl	8005520 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2b0f      	cmp	r3, #15
 800483c:	d808      	bhi.n	8004850 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 800483e:	2200      	movs	r2, #0
 8004840:	6879      	ldr	r1, [r7, #4]
 8004842:	2019      	movs	r0, #25
 8004844:	f000 fe50 	bl	80054e8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004848:	4a0a      	ldr	r2, [pc, #40]	@ (8004874 <HAL_InitTick+0xe0>)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6013      	str	r3, [r2, #0]
 800484e:	e002      	b.n	8004856 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8004850:	2301      	movs	r3, #1
 8004852:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8004856:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800485a:	4618      	mov	r0, r3
 800485c:	3730      	adds	r7, #48	@ 0x30
 800485e:	46bd      	mov	sp, r7
 8004860:	bd80      	pop	{r7, pc}
 8004862:	bf00      	nop
 8004864:	40023800 	.word	0x40023800
 8004868:	431bde83 	.word	0x431bde83
 800486c:	200008d4 	.word	0x200008d4
 8004870:	40010000 	.word	0x40010000
 8004874:	2000001c 	.word	0x2000001c

08004878 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004878:	b480      	push	{r7}
 800487a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800487c:	bf00      	nop
 800487e:	e7fd      	b.n	800487c <NMI_Handler+0x4>

08004880 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004880:	b480      	push	{r7}
 8004882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004884:	bf00      	nop
 8004886:	e7fd      	b.n	8004884 <HardFault_Handler+0x4>

08004888 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004888:	b480      	push	{r7}
 800488a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800488c:	bf00      	nop
 800488e:	e7fd      	b.n	800488c <MemManage_Handler+0x4>

08004890 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004890:	b480      	push	{r7}
 8004892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004894:	bf00      	nop
 8004896:	e7fd      	b.n	8004894 <BusFault_Handler+0x4>

08004898 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004898:	b480      	push	{r7}
 800489a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800489c:	bf00      	nop
 800489e:	e7fd      	b.n	800489c <UsageFault_Handler+0x4>

080048a0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80048a0:	b480      	push	{r7}
 80048a2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80048a4:	bf00      	nop
 80048a6:	46bd      	mov	sp, r7
 80048a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ac:	4770      	bx	lr
	...

080048b0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80048b4:	4802      	ldr	r0, [pc, #8]	@ (80048c0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80048b6:	f004 f8f1 	bl	8008a9c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80048ba:	bf00      	nop
 80048bc:	bd80      	pop	{r7, pc}
 80048be:	bf00      	nop
 80048c0:	200008d4 	.word	0x200008d4

080048c4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80048c4:	b480      	push	{r7}
 80048c6:	af00      	add	r7, sp, #0
  return 1;
 80048c8:	2301      	movs	r3, #1
}
 80048ca:	4618      	mov	r0, r3
 80048cc:	46bd      	mov	sp, r7
 80048ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d2:	4770      	bx	lr

080048d4 <_kill>:

int _kill(int pid, int sig)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b082      	sub	sp, #8
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
 80048dc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80048de:	f009 fa93 	bl	800de08 <__errno>
 80048e2:	4603      	mov	r3, r0
 80048e4:	2216      	movs	r2, #22
 80048e6:	601a      	str	r2, [r3, #0]
  return -1;
 80048e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80048ec:	4618      	mov	r0, r3
 80048ee:	3708      	adds	r7, #8
 80048f0:	46bd      	mov	sp, r7
 80048f2:	bd80      	pop	{r7, pc}

080048f4 <_exit>:

void _exit (int status)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b082      	sub	sp, #8
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80048fc:	f04f 31ff 	mov.w	r1, #4294967295
 8004900:	6878      	ldr	r0, [r7, #4]
 8004902:	f7ff ffe7 	bl	80048d4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004906:	bf00      	nop
 8004908:	e7fd      	b.n	8004906 <_exit+0x12>

0800490a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800490a:	b580      	push	{r7, lr}
 800490c:	b086      	sub	sp, #24
 800490e:	af00      	add	r7, sp, #0
 8004910:	60f8      	str	r0, [r7, #12]
 8004912:	60b9      	str	r1, [r7, #8]
 8004914:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004916:	2300      	movs	r3, #0
 8004918:	617b      	str	r3, [r7, #20]
 800491a:	e00a      	b.n	8004932 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800491c:	f3af 8000 	nop.w
 8004920:	4601      	mov	r1, r0
 8004922:	68bb      	ldr	r3, [r7, #8]
 8004924:	1c5a      	adds	r2, r3, #1
 8004926:	60ba      	str	r2, [r7, #8]
 8004928:	b2ca      	uxtb	r2, r1
 800492a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800492c:	697b      	ldr	r3, [r7, #20]
 800492e:	3301      	adds	r3, #1
 8004930:	617b      	str	r3, [r7, #20]
 8004932:	697a      	ldr	r2, [r7, #20]
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	429a      	cmp	r2, r3
 8004938:	dbf0      	blt.n	800491c <_read+0x12>
  }

  return len;
 800493a:	687b      	ldr	r3, [r7, #4]
}
 800493c:	4618      	mov	r0, r3
 800493e:	3718      	adds	r7, #24
 8004940:	46bd      	mov	sp, r7
 8004942:	bd80      	pop	{r7, pc}

08004944 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004944:	b580      	push	{r7, lr}
 8004946:	b086      	sub	sp, #24
 8004948:	af00      	add	r7, sp, #0
 800494a:	60f8      	str	r0, [r7, #12]
 800494c:	60b9      	str	r1, [r7, #8]
 800494e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004950:	2300      	movs	r3, #0
 8004952:	617b      	str	r3, [r7, #20]
 8004954:	e009      	b.n	800496a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004956:	68bb      	ldr	r3, [r7, #8]
 8004958:	1c5a      	adds	r2, r3, #1
 800495a:	60ba      	str	r2, [r7, #8]
 800495c:	781b      	ldrb	r3, [r3, #0]
 800495e:	4618      	mov	r0, r3
 8004960:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004964:	697b      	ldr	r3, [r7, #20]
 8004966:	3301      	adds	r3, #1
 8004968:	617b      	str	r3, [r7, #20]
 800496a:	697a      	ldr	r2, [r7, #20]
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	429a      	cmp	r2, r3
 8004970:	dbf1      	blt.n	8004956 <_write+0x12>
  }
  return len;
 8004972:	687b      	ldr	r3, [r7, #4]
}
 8004974:	4618      	mov	r0, r3
 8004976:	3718      	adds	r7, #24
 8004978:	46bd      	mov	sp, r7
 800497a:	bd80      	pop	{r7, pc}

0800497c <_close>:

int _close(int file)
{
 800497c:	b480      	push	{r7}
 800497e:	b083      	sub	sp, #12
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004984:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004988:	4618      	mov	r0, r3
 800498a:	370c      	adds	r7, #12
 800498c:	46bd      	mov	sp, r7
 800498e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004992:	4770      	bx	lr

08004994 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004994:	b480      	push	{r7}
 8004996:	b083      	sub	sp, #12
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
 800499c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80049a4:	605a      	str	r2, [r3, #4]
  return 0;
 80049a6:	2300      	movs	r3, #0
}
 80049a8:	4618      	mov	r0, r3
 80049aa:	370c      	adds	r7, #12
 80049ac:	46bd      	mov	sp, r7
 80049ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b2:	4770      	bx	lr

080049b4 <_isatty>:

int _isatty(int file)
{
 80049b4:	b480      	push	{r7}
 80049b6:	b083      	sub	sp, #12
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80049bc:	2301      	movs	r3, #1
}
 80049be:	4618      	mov	r0, r3
 80049c0:	370c      	adds	r7, #12
 80049c2:	46bd      	mov	sp, r7
 80049c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c8:	4770      	bx	lr

080049ca <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80049ca:	b480      	push	{r7}
 80049cc:	b085      	sub	sp, #20
 80049ce:	af00      	add	r7, sp, #0
 80049d0:	60f8      	str	r0, [r7, #12]
 80049d2:	60b9      	str	r1, [r7, #8]
 80049d4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80049d6:	2300      	movs	r3, #0
}
 80049d8:	4618      	mov	r0, r3
 80049da:	3714      	adds	r7, #20
 80049dc:	46bd      	mov	sp, r7
 80049de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e2:	4770      	bx	lr

080049e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b086      	sub	sp, #24
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80049ec:	4a14      	ldr	r2, [pc, #80]	@ (8004a40 <_sbrk+0x5c>)
 80049ee:	4b15      	ldr	r3, [pc, #84]	@ (8004a44 <_sbrk+0x60>)
 80049f0:	1ad3      	subs	r3, r2, r3
 80049f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80049f4:	697b      	ldr	r3, [r7, #20]
 80049f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80049f8:	4b13      	ldr	r3, [pc, #76]	@ (8004a48 <_sbrk+0x64>)
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d102      	bne.n	8004a06 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004a00:	4b11      	ldr	r3, [pc, #68]	@ (8004a48 <_sbrk+0x64>)
 8004a02:	4a12      	ldr	r2, [pc, #72]	@ (8004a4c <_sbrk+0x68>)
 8004a04:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004a06:	4b10      	ldr	r3, [pc, #64]	@ (8004a48 <_sbrk+0x64>)
 8004a08:	681a      	ldr	r2, [r3, #0]
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	4413      	add	r3, r2
 8004a0e:	693a      	ldr	r2, [r7, #16]
 8004a10:	429a      	cmp	r2, r3
 8004a12:	d207      	bcs.n	8004a24 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004a14:	f009 f9f8 	bl	800de08 <__errno>
 8004a18:	4603      	mov	r3, r0
 8004a1a:	220c      	movs	r2, #12
 8004a1c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004a1e:	f04f 33ff 	mov.w	r3, #4294967295
 8004a22:	e009      	b.n	8004a38 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004a24:	4b08      	ldr	r3, [pc, #32]	@ (8004a48 <_sbrk+0x64>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004a2a:	4b07      	ldr	r3, [pc, #28]	@ (8004a48 <_sbrk+0x64>)
 8004a2c:	681a      	ldr	r2, [r3, #0]
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	4413      	add	r3, r2
 8004a32:	4a05      	ldr	r2, [pc, #20]	@ (8004a48 <_sbrk+0x64>)
 8004a34:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004a36:	68fb      	ldr	r3, [r7, #12]
}
 8004a38:	4618      	mov	r0, r3
 8004a3a:	3718      	adds	r7, #24
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	bd80      	pop	{r7, pc}
 8004a40:	20020000 	.word	0x20020000
 8004a44:	00000400 	.word	0x00000400
 8004a48:	2000091c 	.word	0x2000091c
 8004a4c:	20005458 	.word	0x20005458

08004a50 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004a50:	b480      	push	{r7}
 8004a52:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004a54:	4b06      	ldr	r3, [pc, #24]	@ (8004a70 <SystemInit+0x20>)
 8004a56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a5a:	4a05      	ldr	r2, [pc, #20]	@ (8004a70 <SystemInit+0x20>)
 8004a5c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004a60:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004a64:	bf00      	nop
 8004a66:	46bd      	mov	sp, r7
 8004a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6c:	4770      	bx	lr
 8004a6e:	bf00      	nop
 8004a70:	e000ed00 	.word	0xe000ed00

08004a74 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8004a74:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004aac <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004a78:	f7ff ffea 	bl	8004a50 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004a7c:	480c      	ldr	r0, [pc, #48]	@ (8004ab0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004a7e:	490d      	ldr	r1, [pc, #52]	@ (8004ab4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004a80:	4a0d      	ldr	r2, [pc, #52]	@ (8004ab8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004a82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004a84:	e002      	b.n	8004a8c <LoopCopyDataInit>

08004a86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004a86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004a88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004a8a:	3304      	adds	r3, #4

08004a8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004a8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004a8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004a90:	d3f9      	bcc.n	8004a86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004a92:	4a0a      	ldr	r2, [pc, #40]	@ (8004abc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004a94:	4c0a      	ldr	r4, [pc, #40]	@ (8004ac0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004a96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004a98:	e001      	b.n	8004a9e <LoopFillZerobss>

08004a9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004a9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004a9c:	3204      	adds	r2, #4

08004a9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004a9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004aa0:	d3fb      	bcc.n	8004a9a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004aa2:	f009 f9b7 	bl	800de14 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004aa6:	f7fd fc57 	bl	8002358 <main>
  bx  lr    
 8004aaa:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8004aac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004ab0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004ab4:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8004ab8:	08011fe4 	.word	0x08011fe4
  ldr r2, =_sbss
 8004abc:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8004ac0:	20005458 	.word	0x20005458

08004ac4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004ac4:	e7fe      	b.n	8004ac4 <ADC_IRQHandler>
	...

08004ac8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004acc:	4b0e      	ldr	r3, [pc, #56]	@ (8004b08 <HAL_Init+0x40>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4a0d      	ldr	r2, [pc, #52]	@ (8004b08 <HAL_Init+0x40>)
 8004ad2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004ad6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004ad8:	4b0b      	ldr	r3, [pc, #44]	@ (8004b08 <HAL_Init+0x40>)
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	4a0a      	ldr	r2, [pc, #40]	@ (8004b08 <HAL_Init+0x40>)
 8004ade:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004ae2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004ae4:	4b08      	ldr	r3, [pc, #32]	@ (8004b08 <HAL_Init+0x40>)
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4a07      	ldr	r2, [pc, #28]	@ (8004b08 <HAL_Init+0x40>)
 8004aea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004aee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004af0:	2003      	movs	r0, #3
 8004af2:	f000 fcee 	bl	80054d2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004af6:	200f      	movs	r0, #15
 8004af8:	f7ff fe4c 	bl	8004794 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004afc:	f7ff fc6c 	bl	80043d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004b00:	2300      	movs	r3, #0
}
 8004b02:	4618      	mov	r0, r3
 8004b04:	bd80      	pop	{r7, pc}
 8004b06:	bf00      	nop
 8004b08:	40023c00 	.word	0x40023c00

08004b0c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004b10:	4b06      	ldr	r3, [pc, #24]	@ (8004b2c <HAL_IncTick+0x20>)
 8004b12:	781b      	ldrb	r3, [r3, #0]
 8004b14:	461a      	mov	r2, r3
 8004b16:	4b06      	ldr	r3, [pc, #24]	@ (8004b30 <HAL_IncTick+0x24>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4413      	add	r3, r2
 8004b1c:	4a04      	ldr	r2, [pc, #16]	@ (8004b30 <HAL_IncTick+0x24>)
 8004b1e:	6013      	str	r3, [r2, #0]
}
 8004b20:	bf00      	nop
 8004b22:	46bd      	mov	sp, r7
 8004b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b28:	4770      	bx	lr
 8004b2a:	bf00      	nop
 8004b2c:	20000020 	.word	0x20000020
 8004b30:	20000920 	.word	0x20000920

08004b34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004b34:	b480      	push	{r7}
 8004b36:	af00      	add	r7, sp, #0
  return uwTick;
 8004b38:	4b03      	ldr	r3, [pc, #12]	@ (8004b48 <HAL_GetTick+0x14>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
}
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b44:	4770      	bx	lr
 8004b46:	bf00      	nop
 8004b48:	20000920 	.word	0x20000920

08004b4c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b084      	sub	sp, #16
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004b54:	f7ff ffee 	bl	8004b34 <HAL_GetTick>
 8004b58:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b64:	d005      	beq.n	8004b72 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004b66:	4b0a      	ldr	r3, [pc, #40]	@ (8004b90 <HAL_Delay+0x44>)
 8004b68:	781b      	ldrb	r3, [r3, #0]
 8004b6a:	461a      	mov	r2, r3
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	4413      	add	r3, r2
 8004b70:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004b72:	bf00      	nop
 8004b74:	f7ff ffde 	bl	8004b34 <HAL_GetTick>
 8004b78:	4602      	mov	r2, r0
 8004b7a:	68bb      	ldr	r3, [r7, #8]
 8004b7c:	1ad3      	subs	r3, r2, r3
 8004b7e:	68fa      	ldr	r2, [r7, #12]
 8004b80:	429a      	cmp	r2, r3
 8004b82:	d8f7      	bhi.n	8004b74 <HAL_Delay+0x28>
  {
  }
}
 8004b84:	bf00      	nop
 8004b86:	bf00      	nop
 8004b88:	3710      	adds	r7, #16
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	bd80      	pop	{r7, pc}
 8004b8e:	bf00      	nop
 8004b90:	20000020 	.word	0x20000020

08004b94 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b084      	sub	sp, #16
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d101      	bne.n	8004baa <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	e033      	b.n	8004c12 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d109      	bne.n	8004bc6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004bb2:	6878      	ldr	r0, [r7, #4]
 8004bb4:	f7ff fc3c 	bl	8004430 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2200      	movs	r2, #0
 8004bbc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bca:	f003 0310 	and.w	r3, r3, #16
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d118      	bne.n	8004c04 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bd6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004bda:	f023 0302 	bic.w	r3, r3, #2
 8004bde:	f043 0202 	orr.w	r2, r3, #2
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8004be6:	6878      	ldr	r0, [r7, #4]
 8004be8:	f000 faca 	bl	8005180 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bf6:	f023 0303 	bic.w	r3, r3, #3
 8004bfa:	f043 0201 	orr.w	r2, r3, #1
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	641a      	str	r2, [r3, #64]	@ 0x40
 8004c02:	e001      	b.n	8004c08 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004c04:	2301      	movs	r3, #1
 8004c06:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004c10:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c12:	4618      	mov	r0, r3
 8004c14:	3710      	adds	r7, #16
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bd80      	pop	{r7, pc}
	...

08004c1c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8004c1c:	b480      	push	{r7}
 8004c1e:	b085      	sub	sp, #20
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8004c24:	2300      	movs	r3, #0
 8004c26:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c2e:	2b01      	cmp	r3, #1
 8004c30:	d101      	bne.n	8004c36 <HAL_ADC_Start+0x1a>
 8004c32:	2302      	movs	r3, #2
 8004c34:	e097      	b.n	8004d66 <HAL_ADC_Start+0x14a>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2201      	movs	r2, #1
 8004c3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	689b      	ldr	r3, [r3, #8]
 8004c44:	f003 0301 	and.w	r3, r3, #1
 8004c48:	2b01      	cmp	r3, #1
 8004c4a:	d018      	beq.n	8004c7e <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	689a      	ldr	r2, [r3, #8]
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f042 0201 	orr.w	r2, r2, #1
 8004c5a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004c5c:	4b45      	ldr	r3, [pc, #276]	@ (8004d74 <HAL_ADC_Start+0x158>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4a45      	ldr	r2, [pc, #276]	@ (8004d78 <HAL_ADC_Start+0x15c>)
 8004c62:	fba2 2303 	umull	r2, r3, r2, r3
 8004c66:	0c9a      	lsrs	r2, r3, #18
 8004c68:	4613      	mov	r3, r2
 8004c6a:	005b      	lsls	r3, r3, #1
 8004c6c:	4413      	add	r3, r2
 8004c6e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8004c70:	e002      	b.n	8004c78 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8004c72:	68bb      	ldr	r3, [r7, #8]
 8004c74:	3b01      	subs	r3, #1
 8004c76:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8004c78:	68bb      	ldr	r3, [r7, #8]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d1f9      	bne.n	8004c72 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	689b      	ldr	r3, [r3, #8]
 8004c84:	f003 0301 	and.w	r3, r3, #1
 8004c88:	2b01      	cmp	r3, #1
 8004c8a:	d15f      	bne.n	8004d4c <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c90:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8004c94:	f023 0301 	bic.w	r3, r3, #1
 8004c98:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	685b      	ldr	r3, [r3, #4]
 8004ca6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d007      	beq.n	8004cbe <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cb2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004cb6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cc2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004cc6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004cca:	d106      	bne.n	8004cda <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cd0:	f023 0206 	bic.w	r2, r3, #6
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	645a      	str	r2, [r3, #68]	@ 0x44
 8004cd8:	e002      	b.n	8004ce0 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004ce8:	4b24      	ldr	r3, [pc, #144]	@ (8004d7c <HAL_ADC_Start+0x160>)
 8004cea:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8004cf4:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	685b      	ldr	r3, [r3, #4]
 8004cfa:	f003 031f 	and.w	r3, r3, #31
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d10f      	bne.n	8004d22 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	689b      	ldr	r3, [r3, #8]
 8004d08:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d129      	bne.n	8004d64 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	689a      	ldr	r2, [r3, #8]
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8004d1e:	609a      	str	r2, [r3, #8]
 8004d20:	e020      	b.n	8004d64 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	4a16      	ldr	r2, [pc, #88]	@ (8004d80 <HAL_ADC_Start+0x164>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d11b      	bne.n	8004d64 <HAL_ADC_Start+0x148>
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	689b      	ldr	r3, [r3, #8]
 8004d32:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d114      	bne.n	8004d64 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	689a      	ldr	r2, [r3, #8]
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8004d48:	609a      	str	r2, [r3, #8]
 8004d4a:	e00b      	b.n	8004d64 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d50:	f043 0210 	orr.w	r2, r3, #16
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d5c:	f043 0201 	orr.w	r2, r3, #1
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8004d64:	2300      	movs	r3, #0
}
 8004d66:	4618      	mov	r0, r3
 8004d68:	3714      	adds	r7, #20
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d70:	4770      	bx	lr
 8004d72:	bf00      	nop
 8004d74:	20000018 	.word	0x20000018
 8004d78:	431bde83 	.word	0x431bde83
 8004d7c:	40012300 	.word	0x40012300
 8004d80:	40012000 	.word	0x40012000

08004d84 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8004d84:	b480      	push	{r7}
 8004d86:	b083      	sub	sp, #12
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d92:	2b01      	cmp	r3, #1
 8004d94:	d101      	bne.n	8004d9a <HAL_ADC_Stop+0x16>
 8004d96:	2302      	movs	r3, #2
 8004d98:	e021      	b.n	8004dde <HAL_ADC_Stop+0x5a>
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2201      	movs	r2, #1
 8004d9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	689a      	ldr	r2, [r3, #8]
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f022 0201 	bic.w	r2, r2, #1
 8004db0:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	689b      	ldr	r3, [r3, #8]
 8004db8:	f003 0301 	and.w	r3, r3, #1
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d109      	bne.n	8004dd4 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dc4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004dc8:	f023 0301 	bic.w	r3, r3, #1
 8004dcc:	f043 0201 	orr.w	r2, r3, #1
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8004ddc:	2300      	movs	r3, #0
}
 8004dde:	4618      	mov	r0, r3
 8004de0:	370c      	adds	r7, #12
 8004de2:	46bd      	mov	sp, r7
 8004de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de8:	4770      	bx	lr

08004dea <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8004dea:	b580      	push	{r7, lr}
 8004dec:	b084      	sub	sp, #16
 8004dee:	af00      	add	r7, sp, #0
 8004df0:	6078      	str	r0, [r7, #4]
 8004df2:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004df4:	2300      	movs	r3, #0
 8004df6:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	689b      	ldr	r3, [r3, #8]
 8004dfe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e06:	d113      	bne.n	8004e30 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	689b      	ldr	r3, [r3, #8]
 8004e0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004e12:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e16:	d10b      	bne.n	8004e30 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e1c:	f043 0220 	orr.w	r2, r3, #32
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2200      	movs	r2, #0
 8004e28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	e063      	b.n	8004ef8 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8004e30:	f7ff fe80 	bl	8004b34 <HAL_GetTick>
 8004e34:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004e36:	e021      	b.n	8004e7c <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e3e:	d01d      	beq.n	8004e7c <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d007      	beq.n	8004e56 <HAL_ADC_PollForConversion+0x6c>
 8004e46:	f7ff fe75 	bl	8004b34 <HAL_GetTick>
 8004e4a:	4602      	mov	r2, r0
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	1ad3      	subs	r3, r2, r3
 8004e50:	683a      	ldr	r2, [r7, #0]
 8004e52:	429a      	cmp	r2, r3
 8004e54:	d212      	bcs.n	8004e7c <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f003 0302 	and.w	r3, r3, #2
 8004e60:	2b02      	cmp	r3, #2
 8004e62:	d00b      	beq.n	8004e7c <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e68:	f043 0204 	orr.w	r2, r3, #4
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2200      	movs	r2, #0
 8004e74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8004e78:	2303      	movs	r3, #3
 8004e7a:	e03d      	b.n	8004ef8 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f003 0302 	and.w	r3, r3, #2
 8004e86:	2b02      	cmp	r3, #2
 8004e88:	d1d6      	bne.n	8004e38 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f06f 0212 	mvn.w	r2, #18
 8004e92:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e98:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	689b      	ldr	r3, [r3, #8]
 8004ea6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d123      	bne.n	8004ef6 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d11f      	bne.n	8004ef6 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ebc:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d006      	beq.n	8004ed2 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	689b      	ldr	r3, [r3, #8]
 8004eca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d111      	bne.n	8004ef6 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ed6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ee2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d105      	bne.n	8004ef6 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004eee:	f043 0201 	orr.w	r2, r3, #1
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8004ef6:	2300      	movs	r3, #0
}
 8004ef8:	4618      	mov	r0, r3
 8004efa:	3710      	adds	r7, #16
 8004efc:	46bd      	mov	sp, r7
 8004efe:	bd80      	pop	{r7, pc}

08004f00 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8004f00:	b480      	push	{r7}
 8004f02:	b083      	sub	sp, #12
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8004f0e:	4618      	mov	r0, r3
 8004f10:	370c      	adds	r7, #12
 8004f12:	46bd      	mov	sp, r7
 8004f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f18:	4770      	bx	lr
	...

08004f1c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004f1c:	b480      	push	{r7}
 8004f1e:	b085      	sub	sp, #20
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
 8004f24:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004f26:	2300      	movs	r3, #0
 8004f28:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f30:	2b01      	cmp	r3, #1
 8004f32:	d101      	bne.n	8004f38 <HAL_ADC_ConfigChannel+0x1c>
 8004f34:	2302      	movs	r3, #2
 8004f36:	e113      	b.n	8005160 <HAL_ADC_ConfigChannel+0x244>
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2201      	movs	r2, #1
 8004f3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	2b09      	cmp	r3, #9
 8004f46:	d925      	bls.n	8004f94 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	68d9      	ldr	r1, [r3, #12]
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	b29b      	uxth	r3, r3
 8004f54:	461a      	mov	r2, r3
 8004f56:	4613      	mov	r3, r2
 8004f58:	005b      	lsls	r3, r3, #1
 8004f5a:	4413      	add	r3, r2
 8004f5c:	3b1e      	subs	r3, #30
 8004f5e:	2207      	movs	r2, #7
 8004f60:	fa02 f303 	lsl.w	r3, r2, r3
 8004f64:	43da      	mvns	r2, r3
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	400a      	ands	r2, r1
 8004f6c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	68d9      	ldr	r1, [r3, #12]
 8004f74:	683b      	ldr	r3, [r7, #0]
 8004f76:	689a      	ldr	r2, [r3, #8]
 8004f78:	683b      	ldr	r3, [r7, #0]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	b29b      	uxth	r3, r3
 8004f7e:	4618      	mov	r0, r3
 8004f80:	4603      	mov	r3, r0
 8004f82:	005b      	lsls	r3, r3, #1
 8004f84:	4403      	add	r3, r0
 8004f86:	3b1e      	subs	r3, #30
 8004f88:	409a      	lsls	r2, r3
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	430a      	orrs	r2, r1
 8004f90:	60da      	str	r2, [r3, #12]
 8004f92:	e022      	b.n	8004fda <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	6919      	ldr	r1, [r3, #16]
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	b29b      	uxth	r3, r3
 8004fa0:	461a      	mov	r2, r3
 8004fa2:	4613      	mov	r3, r2
 8004fa4:	005b      	lsls	r3, r3, #1
 8004fa6:	4413      	add	r3, r2
 8004fa8:	2207      	movs	r2, #7
 8004faa:	fa02 f303 	lsl.w	r3, r2, r3
 8004fae:	43da      	mvns	r2, r3
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	400a      	ands	r2, r1
 8004fb6:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	6919      	ldr	r1, [r3, #16]
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	689a      	ldr	r2, [r3, #8]
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	b29b      	uxth	r3, r3
 8004fc8:	4618      	mov	r0, r3
 8004fca:	4603      	mov	r3, r0
 8004fcc:	005b      	lsls	r3, r3, #1
 8004fce:	4403      	add	r3, r0
 8004fd0:	409a      	lsls	r2, r3
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	430a      	orrs	r2, r1
 8004fd8:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	685b      	ldr	r3, [r3, #4]
 8004fde:	2b06      	cmp	r3, #6
 8004fe0:	d824      	bhi.n	800502c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	685a      	ldr	r2, [r3, #4]
 8004fec:	4613      	mov	r3, r2
 8004fee:	009b      	lsls	r3, r3, #2
 8004ff0:	4413      	add	r3, r2
 8004ff2:	3b05      	subs	r3, #5
 8004ff4:	221f      	movs	r2, #31
 8004ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8004ffa:	43da      	mvns	r2, r3
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	400a      	ands	r2, r1
 8005002:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	b29b      	uxth	r3, r3
 8005010:	4618      	mov	r0, r3
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	685a      	ldr	r2, [r3, #4]
 8005016:	4613      	mov	r3, r2
 8005018:	009b      	lsls	r3, r3, #2
 800501a:	4413      	add	r3, r2
 800501c:	3b05      	subs	r3, #5
 800501e:	fa00 f203 	lsl.w	r2, r0, r3
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	430a      	orrs	r2, r1
 8005028:	635a      	str	r2, [r3, #52]	@ 0x34
 800502a:	e04c      	b.n	80050c6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	685b      	ldr	r3, [r3, #4]
 8005030:	2b0c      	cmp	r3, #12
 8005032:	d824      	bhi.n	800507e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	685a      	ldr	r2, [r3, #4]
 800503e:	4613      	mov	r3, r2
 8005040:	009b      	lsls	r3, r3, #2
 8005042:	4413      	add	r3, r2
 8005044:	3b23      	subs	r3, #35	@ 0x23
 8005046:	221f      	movs	r2, #31
 8005048:	fa02 f303 	lsl.w	r3, r2, r3
 800504c:	43da      	mvns	r2, r3
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	400a      	ands	r2, r1
 8005054:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	b29b      	uxth	r3, r3
 8005062:	4618      	mov	r0, r3
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	685a      	ldr	r2, [r3, #4]
 8005068:	4613      	mov	r3, r2
 800506a:	009b      	lsls	r3, r3, #2
 800506c:	4413      	add	r3, r2
 800506e:	3b23      	subs	r3, #35	@ 0x23
 8005070:	fa00 f203 	lsl.w	r2, r0, r3
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	430a      	orrs	r2, r1
 800507a:	631a      	str	r2, [r3, #48]	@ 0x30
 800507c:	e023      	b.n	80050c6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	685a      	ldr	r2, [r3, #4]
 8005088:	4613      	mov	r3, r2
 800508a:	009b      	lsls	r3, r3, #2
 800508c:	4413      	add	r3, r2
 800508e:	3b41      	subs	r3, #65	@ 0x41
 8005090:	221f      	movs	r2, #31
 8005092:	fa02 f303 	lsl.w	r3, r2, r3
 8005096:	43da      	mvns	r2, r3
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	400a      	ands	r2, r1
 800509e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	b29b      	uxth	r3, r3
 80050ac:	4618      	mov	r0, r3
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	685a      	ldr	r2, [r3, #4]
 80050b2:	4613      	mov	r3, r2
 80050b4:	009b      	lsls	r3, r3, #2
 80050b6:	4413      	add	r3, r2
 80050b8:	3b41      	subs	r3, #65	@ 0x41
 80050ba:	fa00 f203 	lsl.w	r2, r0, r3
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	430a      	orrs	r2, r1
 80050c4:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80050c6:	4b29      	ldr	r3, [pc, #164]	@ (800516c <HAL_ADC_ConfigChannel+0x250>)
 80050c8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	4a28      	ldr	r2, [pc, #160]	@ (8005170 <HAL_ADC_ConfigChannel+0x254>)
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d10f      	bne.n	80050f4 <HAL_ADC_ConfigChannel+0x1d8>
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	2b12      	cmp	r3, #18
 80050da:	d10b      	bne.n	80050f4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	685b      	ldr	r3, [r3, #4]
 80050e0:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	685b      	ldr	r3, [r3, #4]
 80050ec:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	4a1d      	ldr	r2, [pc, #116]	@ (8005170 <HAL_ADC_ConfigChannel+0x254>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d12b      	bne.n	8005156 <HAL_ADC_ConfigChannel+0x23a>
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	4a1c      	ldr	r2, [pc, #112]	@ (8005174 <HAL_ADC_ConfigChannel+0x258>)
 8005104:	4293      	cmp	r3, r2
 8005106:	d003      	beq.n	8005110 <HAL_ADC_ConfigChannel+0x1f4>
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	2b11      	cmp	r3, #17
 800510e:	d122      	bne.n	8005156 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	685b      	ldr	r3, [r3, #4]
 8005114:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	685b      	ldr	r3, [r3, #4]
 8005120:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	4a11      	ldr	r2, [pc, #68]	@ (8005174 <HAL_ADC_ConfigChannel+0x258>)
 800512e:	4293      	cmp	r3, r2
 8005130:	d111      	bne.n	8005156 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005132:	4b11      	ldr	r3, [pc, #68]	@ (8005178 <HAL_ADC_ConfigChannel+0x25c>)
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	4a11      	ldr	r2, [pc, #68]	@ (800517c <HAL_ADC_ConfigChannel+0x260>)
 8005138:	fba2 2303 	umull	r2, r3, r2, r3
 800513c:	0c9a      	lsrs	r2, r3, #18
 800513e:	4613      	mov	r3, r2
 8005140:	009b      	lsls	r3, r3, #2
 8005142:	4413      	add	r3, r2
 8005144:	005b      	lsls	r3, r3, #1
 8005146:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8005148:	e002      	b.n	8005150 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800514a:	68bb      	ldr	r3, [r7, #8]
 800514c:	3b01      	subs	r3, #1
 800514e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8005150:	68bb      	ldr	r3, [r7, #8]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d1f9      	bne.n	800514a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2200      	movs	r2, #0
 800515a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800515e:	2300      	movs	r3, #0
}
 8005160:	4618      	mov	r0, r3
 8005162:	3714      	adds	r7, #20
 8005164:	46bd      	mov	sp, r7
 8005166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516a:	4770      	bx	lr
 800516c:	40012300 	.word	0x40012300
 8005170:	40012000 	.word	0x40012000
 8005174:	10000012 	.word	0x10000012
 8005178:	20000018 	.word	0x20000018
 800517c:	431bde83 	.word	0x431bde83

08005180 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005180:	b480      	push	{r7}
 8005182:	b085      	sub	sp, #20
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005188:	4b79      	ldr	r3, [pc, #484]	@ (8005370 <ADC_Init+0x1f0>)
 800518a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	685b      	ldr	r3, [r3, #4]
 8005190:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	685a      	ldr	r2, [r3, #4]
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	685b      	ldr	r3, [r3, #4]
 80051a0:	431a      	orrs	r2, r3
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	685a      	ldr	r2, [r3, #4]
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80051b4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	6859      	ldr	r1, [r3, #4]
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	691b      	ldr	r3, [r3, #16]
 80051c0:	021a      	lsls	r2, r3, #8
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	430a      	orrs	r2, r1
 80051c8:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	685a      	ldr	r2, [r3, #4]
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80051d8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	6859      	ldr	r1, [r3, #4]
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	689a      	ldr	r2, [r3, #8]
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	430a      	orrs	r2, r1
 80051ea:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	689a      	ldr	r2, [r3, #8]
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80051fa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	6899      	ldr	r1, [r3, #8]
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	68da      	ldr	r2, [r3, #12]
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	430a      	orrs	r2, r1
 800520c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005212:	4a58      	ldr	r2, [pc, #352]	@ (8005374 <ADC_Init+0x1f4>)
 8005214:	4293      	cmp	r3, r2
 8005216:	d022      	beq.n	800525e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	689a      	ldr	r2, [r3, #8]
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005226:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	6899      	ldr	r1, [r3, #8]
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	430a      	orrs	r2, r1
 8005238:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	689a      	ldr	r2, [r3, #8]
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005248:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	6899      	ldr	r1, [r3, #8]
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	430a      	orrs	r2, r1
 800525a:	609a      	str	r2, [r3, #8]
 800525c:	e00f      	b.n	800527e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	689a      	ldr	r2, [r3, #8]
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800526c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	689a      	ldr	r2, [r3, #8]
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800527c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	689a      	ldr	r2, [r3, #8]
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f022 0202 	bic.w	r2, r2, #2
 800528c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	6899      	ldr	r1, [r3, #8]
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	7e1b      	ldrb	r3, [r3, #24]
 8005298:	005a      	lsls	r2, r3, #1
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	430a      	orrs	r2, r1
 80052a0:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d01b      	beq.n	80052e4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	685a      	ldr	r2, [r3, #4]
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80052ba:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	685a      	ldr	r2, [r3, #4]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80052ca:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	6859      	ldr	r1, [r3, #4]
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052d6:	3b01      	subs	r3, #1
 80052d8:	035a      	lsls	r2, r3, #13
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	430a      	orrs	r2, r1
 80052e0:	605a      	str	r2, [r3, #4]
 80052e2:	e007      	b.n	80052f4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	685a      	ldr	r2, [r3, #4]
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80052f2:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8005302:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	69db      	ldr	r3, [r3, #28]
 800530e:	3b01      	subs	r3, #1
 8005310:	051a      	lsls	r2, r3, #20
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	430a      	orrs	r2, r1
 8005318:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	689a      	ldr	r2, [r3, #8]
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8005328:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	6899      	ldr	r1, [r3, #8]
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005336:	025a      	lsls	r2, r3, #9
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	430a      	orrs	r2, r1
 800533e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	689a      	ldr	r2, [r3, #8]
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800534e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	6899      	ldr	r1, [r3, #8]
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	695b      	ldr	r3, [r3, #20]
 800535a:	029a      	lsls	r2, r3, #10
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	430a      	orrs	r2, r1
 8005362:	609a      	str	r2, [r3, #8]
}
 8005364:	bf00      	nop
 8005366:	3714      	adds	r7, #20
 8005368:	46bd      	mov	sp, r7
 800536a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536e:	4770      	bx	lr
 8005370:	40012300 	.word	0x40012300
 8005374:	0f000001 	.word	0x0f000001

08005378 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005378:	b480      	push	{r7}
 800537a:	b085      	sub	sp, #20
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	f003 0307 	and.w	r3, r3, #7
 8005386:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005388:	4b0c      	ldr	r3, [pc, #48]	@ (80053bc <__NVIC_SetPriorityGrouping+0x44>)
 800538a:	68db      	ldr	r3, [r3, #12]
 800538c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800538e:	68ba      	ldr	r2, [r7, #8]
 8005390:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005394:	4013      	ands	r3, r2
 8005396:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800539c:	68bb      	ldr	r3, [r7, #8]
 800539e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80053a0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80053a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80053a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80053aa:	4a04      	ldr	r2, [pc, #16]	@ (80053bc <__NVIC_SetPriorityGrouping+0x44>)
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	60d3      	str	r3, [r2, #12]
}
 80053b0:	bf00      	nop
 80053b2:	3714      	adds	r7, #20
 80053b4:	46bd      	mov	sp, r7
 80053b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ba:	4770      	bx	lr
 80053bc:	e000ed00 	.word	0xe000ed00

080053c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80053c0:	b480      	push	{r7}
 80053c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80053c4:	4b04      	ldr	r3, [pc, #16]	@ (80053d8 <__NVIC_GetPriorityGrouping+0x18>)
 80053c6:	68db      	ldr	r3, [r3, #12]
 80053c8:	0a1b      	lsrs	r3, r3, #8
 80053ca:	f003 0307 	and.w	r3, r3, #7
}
 80053ce:	4618      	mov	r0, r3
 80053d0:	46bd      	mov	sp, r7
 80053d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d6:	4770      	bx	lr
 80053d8:	e000ed00 	.word	0xe000ed00

080053dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80053dc:	b480      	push	{r7}
 80053de:	b083      	sub	sp, #12
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	4603      	mov	r3, r0
 80053e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80053e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	db0b      	blt.n	8005406 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80053ee:	79fb      	ldrb	r3, [r7, #7]
 80053f0:	f003 021f 	and.w	r2, r3, #31
 80053f4:	4907      	ldr	r1, [pc, #28]	@ (8005414 <__NVIC_EnableIRQ+0x38>)
 80053f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053fa:	095b      	lsrs	r3, r3, #5
 80053fc:	2001      	movs	r0, #1
 80053fe:	fa00 f202 	lsl.w	r2, r0, r2
 8005402:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005406:	bf00      	nop
 8005408:	370c      	adds	r7, #12
 800540a:	46bd      	mov	sp, r7
 800540c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005410:	4770      	bx	lr
 8005412:	bf00      	nop
 8005414:	e000e100 	.word	0xe000e100

08005418 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005418:	b480      	push	{r7}
 800541a:	b083      	sub	sp, #12
 800541c:	af00      	add	r7, sp, #0
 800541e:	4603      	mov	r3, r0
 8005420:	6039      	str	r1, [r7, #0]
 8005422:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005424:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005428:	2b00      	cmp	r3, #0
 800542a:	db0a      	blt.n	8005442 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	b2da      	uxtb	r2, r3
 8005430:	490c      	ldr	r1, [pc, #48]	@ (8005464 <__NVIC_SetPriority+0x4c>)
 8005432:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005436:	0112      	lsls	r2, r2, #4
 8005438:	b2d2      	uxtb	r2, r2
 800543a:	440b      	add	r3, r1
 800543c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005440:	e00a      	b.n	8005458 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	b2da      	uxtb	r2, r3
 8005446:	4908      	ldr	r1, [pc, #32]	@ (8005468 <__NVIC_SetPriority+0x50>)
 8005448:	79fb      	ldrb	r3, [r7, #7]
 800544a:	f003 030f 	and.w	r3, r3, #15
 800544e:	3b04      	subs	r3, #4
 8005450:	0112      	lsls	r2, r2, #4
 8005452:	b2d2      	uxtb	r2, r2
 8005454:	440b      	add	r3, r1
 8005456:	761a      	strb	r2, [r3, #24]
}
 8005458:	bf00      	nop
 800545a:	370c      	adds	r7, #12
 800545c:	46bd      	mov	sp, r7
 800545e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005462:	4770      	bx	lr
 8005464:	e000e100 	.word	0xe000e100
 8005468:	e000ed00 	.word	0xe000ed00

0800546c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800546c:	b480      	push	{r7}
 800546e:	b089      	sub	sp, #36	@ 0x24
 8005470:	af00      	add	r7, sp, #0
 8005472:	60f8      	str	r0, [r7, #12]
 8005474:	60b9      	str	r1, [r7, #8]
 8005476:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	f003 0307 	and.w	r3, r3, #7
 800547e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005480:	69fb      	ldr	r3, [r7, #28]
 8005482:	f1c3 0307 	rsb	r3, r3, #7
 8005486:	2b04      	cmp	r3, #4
 8005488:	bf28      	it	cs
 800548a:	2304      	movcs	r3, #4
 800548c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800548e:	69fb      	ldr	r3, [r7, #28]
 8005490:	3304      	adds	r3, #4
 8005492:	2b06      	cmp	r3, #6
 8005494:	d902      	bls.n	800549c <NVIC_EncodePriority+0x30>
 8005496:	69fb      	ldr	r3, [r7, #28]
 8005498:	3b03      	subs	r3, #3
 800549a:	e000      	b.n	800549e <NVIC_EncodePriority+0x32>
 800549c:	2300      	movs	r3, #0
 800549e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80054a0:	f04f 32ff 	mov.w	r2, #4294967295
 80054a4:	69bb      	ldr	r3, [r7, #24]
 80054a6:	fa02 f303 	lsl.w	r3, r2, r3
 80054aa:	43da      	mvns	r2, r3
 80054ac:	68bb      	ldr	r3, [r7, #8]
 80054ae:	401a      	ands	r2, r3
 80054b0:	697b      	ldr	r3, [r7, #20]
 80054b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80054b4:	f04f 31ff 	mov.w	r1, #4294967295
 80054b8:	697b      	ldr	r3, [r7, #20]
 80054ba:	fa01 f303 	lsl.w	r3, r1, r3
 80054be:	43d9      	mvns	r1, r3
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80054c4:	4313      	orrs	r3, r2
         );
}
 80054c6:	4618      	mov	r0, r3
 80054c8:	3724      	adds	r7, #36	@ 0x24
 80054ca:	46bd      	mov	sp, r7
 80054cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d0:	4770      	bx	lr

080054d2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80054d2:	b580      	push	{r7, lr}
 80054d4:	b082      	sub	sp, #8
 80054d6:	af00      	add	r7, sp, #0
 80054d8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80054da:	6878      	ldr	r0, [r7, #4]
 80054dc:	f7ff ff4c 	bl	8005378 <__NVIC_SetPriorityGrouping>
}
 80054e0:	bf00      	nop
 80054e2:	3708      	adds	r7, #8
 80054e4:	46bd      	mov	sp, r7
 80054e6:	bd80      	pop	{r7, pc}

080054e8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80054e8:	b580      	push	{r7, lr}
 80054ea:	b086      	sub	sp, #24
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	4603      	mov	r3, r0
 80054f0:	60b9      	str	r1, [r7, #8]
 80054f2:	607a      	str	r2, [r7, #4]
 80054f4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80054f6:	2300      	movs	r3, #0
 80054f8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80054fa:	f7ff ff61 	bl	80053c0 <__NVIC_GetPriorityGrouping>
 80054fe:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005500:	687a      	ldr	r2, [r7, #4]
 8005502:	68b9      	ldr	r1, [r7, #8]
 8005504:	6978      	ldr	r0, [r7, #20]
 8005506:	f7ff ffb1 	bl	800546c <NVIC_EncodePriority>
 800550a:	4602      	mov	r2, r0
 800550c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005510:	4611      	mov	r1, r2
 8005512:	4618      	mov	r0, r3
 8005514:	f7ff ff80 	bl	8005418 <__NVIC_SetPriority>
}
 8005518:	bf00      	nop
 800551a:	3718      	adds	r7, #24
 800551c:	46bd      	mov	sp, r7
 800551e:	bd80      	pop	{r7, pc}

08005520 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005520:	b580      	push	{r7, lr}
 8005522:	b082      	sub	sp, #8
 8005524:	af00      	add	r7, sp, #0
 8005526:	4603      	mov	r3, r0
 8005528:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800552a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800552e:	4618      	mov	r0, r3
 8005530:	f7ff ff54 	bl	80053dc <__NVIC_EnableIRQ>
}
 8005534:	bf00      	nop
 8005536:	3708      	adds	r7, #8
 8005538:	46bd      	mov	sp, r7
 800553a:	bd80      	pop	{r7, pc}

0800553c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800553c:	b480      	push	{r7}
 800553e:	b089      	sub	sp, #36	@ 0x24
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
 8005544:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005546:	2300      	movs	r3, #0
 8005548:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800554a:	2300      	movs	r3, #0
 800554c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800554e:	2300      	movs	r3, #0
 8005550:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005552:	2300      	movs	r3, #0
 8005554:	61fb      	str	r3, [r7, #28]
 8005556:	e159      	b.n	800580c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005558:	2201      	movs	r2, #1
 800555a:	69fb      	ldr	r3, [r7, #28]
 800555c:	fa02 f303 	lsl.w	r3, r2, r3
 8005560:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	697a      	ldr	r2, [r7, #20]
 8005568:	4013      	ands	r3, r2
 800556a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800556c:	693a      	ldr	r2, [r7, #16]
 800556e:	697b      	ldr	r3, [r7, #20]
 8005570:	429a      	cmp	r2, r3
 8005572:	f040 8148 	bne.w	8005806 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	685b      	ldr	r3, [r3, #4]
 800557a:	f003 0303 	and.w	r3, r3, #3
 800557e:	2b01      	cmp	r3, #1
 8005580:	d005      	beq.n	800558e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	685b      	ldr	r3, [r3, #4]
 8005586:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800558a:	2b02      	cmp	r3, #2
 800558c:	d130      	bne.n	80055f0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	689b      	ldr	r3, [r3, #8]
 8005592:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005594:	69fb      	ldr	r3, [r7, #28]
 8005596:	005b      	lsls	r3, r3, #1
 8005598:	2203      	movs	r2, #3
 800559a:	fa02 f303 	lsl.w	r3, r2, r3
 800559e:	43db      	mvns	r3, r3
 80055a0:	69ba      	ldr	r2, [r7, #24]
 80055a2:	4013      	ands	r3, r2
 80055a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	68da      	ldr	r2, [r3, #12]
 80055aa:	69fb      	ldr	r3, [r7, #28]
 80055ac:	005b      	lsls	r3, r3, #1
 80055ae:	fa02 f303 	lsl.w	r3, r2, r3
 80055b2:	69ba      	ldr	r2, [r7, #24]
 80055b4:	4313      	orrs	r3, r2
 80055b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	69ba      	ldr	r2, [r7, #24]
 80055bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	685b      	ldr	r3, [r3, #4]
 80055c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80055c4:	2201      	movs	r2, #1
 80055c6:	69fb      	ldr	r3, [r7, #28]
 80055c8:	fa02 f303 	lsl.w	r3, r2, r3
 80055cc:	43db      	mvns	r3, r3
 80055ce:	69ba      	ldr	r2, [r7, #24]
 80055d0:	4013      	ands	r3, r2
 80055d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	685b      	ldr	r3, [r3, #4]
 80055d8:	091b      	lsrs	r3, r3, #4
 80055da:	f003 0201 	and.w	r2, r3, #1
 80055de:	69fb      	ldr	r3, [r7, #28]
 80055e0:	fa02 f303 	lsl.w	r3, r2, r3
 80055e4:	69ba      	ldr	r2, [r7, #24]
 80055e6:	4313      	orrs	r3, r2
 80055e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	69ba      	ldr	r2, [r7, #24]
 80055ee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	685b      	ldr	r3, [r3, #4]
 80055f4:	f003 0303 	and.w	r3, r3, #3
 80055f8:	2b03      	cmp	r3, #3
 80055fa:	d017      	beq.n	800562c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	68db      	ldr	r3, [r3, #12]
 8005600:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005602:	69fb      	ldr	r3, [r7, #28]
 8005604:	005b      	lsls	r3, r3, #1
 8005606:	2203      	movs	r2, #3
 8005608:	fa02 f303 	lsl.w	r3, r2, r3
 800560c:	43db      	mvns	r3, r3
 800560e:	69ba      	ldr	r2, [r7, #24]
 8005610:	4013      	ands	r3, r2
 8005612:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	689a      	ldr	r2, [r3, #8]
 8005618:	69fb      	ldr	r3, [r7, #28]
 800561a:	005b      	lsls	r3, r3, #1
 800561c:	fa02 f303 	lsl.w	r3, r2, r3
 8005620:	69ba      	ldr	r2, [r7, #24]
 8005622:	4313      	orrs	r3, r2
 8005624:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	69ba      	ldr	r2, [r7, #24]
 800562a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	685b      	ldr	r3, [r3, #4]
 8005630:	f003 0303 	and.w	r3, r3, #3
 8005634:	2b02      	cmp	r3, #2
 8005636:	d123      	bne.n	8005680 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005638:	69fb      	ldr	r3, [r7, #28]
 800563a:	08da      	lsrs	r2, r3, #3
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	3208      	adds	r2, #8
 8005640:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005644:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005646:	69fb      	ldr	r3, [r7, #28]
 8005648:	f003 0307 	and.w	r3, r3, #7
 800564c:	009b      	lsls	r3, r3, #2
 800564e:	220f      	movs	r2, #15
 8005650:	fa02 f303 	lsl.w	r3, r2, r3
 8005654:	43db      	mvns	r3, r3
 8005656:	69ba      	ldr	r2, [r7, #24]
 8005658:	4013      	ands	r3, r2
 800565a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	691a      	ldr	r2, [r3, #16]
 8005660:	69fb      	ldr	r3, [r7, #28]
 8005662:	f003 0307 	and.w	r3, r3, #7
 8005666:	009b      	lsls	r3, r3, #2
 8005668:	fa02 f303 	lsl.w	r3, r2, r3
 800566c:	69ba      	ldr	r2, [r7, #24]
 800566e:	4313      	orrs	r3, r2
 8005670:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005672:	69fb      	ldr	r3, [r7, #28]
 8005674:	08da      	lsrs	r2, r3, #3
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	3208      	adds	r2, #8
 800567a:	69b9      	ldr	r1, [r7, #24]
 800567c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005686:	69fb      	ldr	r3, [r7, #28]
 8005688:	005b      	lsls	r3, r3, #1
 800568a:	2203      	movs	r2, #3
 800568c:	fa02 f303 	lsl.w	r3, r2, r3
 8005690:	43db      	mvns	r3, r3
 8005692:	69ba      	ldr	r2, [r7, #24]
 8005694:	4013      	ands	r3, r2
 8005696:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005698:	683b      	ldr	r3, [r7, #0]
 800569a:	685b      	ldr	r3, [r3, #4]
 800569c:	f003 0203 	and.w	r2, r3, #3
 80056a0:	69fb      	ldr	r3, [r7, #28]
 80056a2:	005b      	lsls	r3, r3, #1
 80056a4:	fa02 f303 	lsl.w	r3, r2, r3
 80056a8:	69ba      	ldr	r2, [r7, #24]
 80056aa:	4313      	orrs	r3, r2
 80056ac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	69ba      	ldr	r2, [r7, #24]
 80056b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80056b4:	683b      	ldr	r3, [r7, #0]
 80056b6:	685b      	ldr	r3, [r3, #4]
 80056b8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80056bc:	2b00      	cmp	r3, #0
 80056be:	f000 80a2 	beq.w	8005806 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80056c2:	2300      	movs	r3, #0
 80056c4:	60fb      	str	r3, [r7, #12]
 80056c6:	4b57      	ldr	r3, [pc, #348]	@ (8005824 <HAL_GPIO_Init+0x2e8>)
 80056c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056ca:	4a56      	ldr	r2, [pc, #344]	@ (8005824 <HAL_GPIO_Init+0x2e8>)
 80056cc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80056d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80056d2:	4b54      	ldr	r3, [pc, #336]	@ (8005824 <HAL_GPIO_Init+0x2e8>)
 80056d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80056da:	60fb      	str	r3, [r7, #12]
 80056dc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80056de:	4a52      	ldr	r2, [pc, #328]	@ (8005828 <HAL_GPIO_Init+0x2ec>)
 80056e0:	69fb      	ldr	r3, [r7, #28]
 80056e2:	089b      	lsrs	r3, r3, #2
 80056e4:	3302      	adds	r3, #2
 80056e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80056ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80056ec:	69fb      	ldr	r3, [r7, #28]
 80056ee:	f003 0303 	and.w	r3, r3, #3
 80056f2:	009b      	lsls	r3, r3, #2
 80056f4:	220f      	movs	r2, #15
 80056f6:	fa02 f303 	lsl.w	r3, r2, r3
 80056fa:	43db      	mvns	r3, r3
 80056fc:	69ba      	ldr	r2, [r7, #24]
 80056fe:	4013      	ands	r3, r2
 8005700:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	4a49      	ldr	r2, [pc, #292]	@ (800582c <HAL_GPIO_Init+0x2f0>)
 8005706:	4293      	cmp	r3, r2
 8005708:	d019      	beq.n	800573e <HAL_GPIO_Init+0x202>
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	4a48      	ldr	r2, [pc, #288]	@ (8005830 <HAL_GPIO_Init+0x2f4>)
 800570e:	4293      	cmp	r3, r2
 8005710:	d013      	beq.n	800573a <HAL_GPIO_Init+0x1fe>
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	4a47      	ldr	r2, [pc, #284]	@ (8005834 <HAL_GPIO_Init+0x2f8>)
 8005716:	4293      	cmp	r3, r2
 8005718:	d00d      	beq.n	8005736 <HAL_GPIO_Init+0x1fa>
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	4a46      	ldr	r2, [pc, #280]	@ (8005838 <HAL_GPIO_Init+0x2fc>)
 800571e:	4293      	cmp	r3, r2
 8005720:	d007      	beq.n	8005732 <HAL_GPIO_Init+0x1f6>
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	4a45      	ldr	r2, [pc, #276]	@ (800583c <HAL_GPIO_Init+0x300>)
 8005726:	4293      	cmp	r3, r2
 8005728:	d101      	bne.n	800572e <HAL_GPIO_Init+0x1f2>
 800572a:	2304      	movs	r3, #4
 800572c:	e008      	b.n	8005740 <HAL_GPIO_Init+0x204>
 800572e:	2307      	movs	r3, #7
 8005730:	e006      	b.n	8005740 <HAL_GPIO_Init+0x204>
 8005732:	2303      	movs	r3, #3
 8005734:	e004      	b.n	8005740 <HAL_GPIO_Init+0x204>
 8005736:	2302      	movs	r3, #2
 8005738:	e002      	b.n	8005740 <HAL_GPIO_Init+0x204>
 800573a:	2301      	movs	r3, #1
 800573c:	e000      	b.n	8005740 <HAL_GPIO_Init+0x204>
 800573e:	2300      	movs	r3, #0
 8005740:	69fa      	ldr	r2, [r7, #28]
 8005742:	f002 0203 	and.w	r2, r2, #3
 8005746:	0092      	lsls	r2, r2, #2
 8005748:	4093      	lsls	r3, r2
 800574a:	69ba      	ldr	r2, [r7, #24]
 800574c:	4313      	orrs	r3, r2
 800574e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005750:	4935      	ldr	r1, [pc, #212]	@ (8005828 <HAL_GPIO_Init+0x2ec>)
 8005752:	69fb      	ldr	r3, [r7, #28]
 8005754:	089b      	lsrs	r3, r3, #2
 8005756:	3302      	adds	r3, #2
 8005758:	69ba      	ldr	r2, [r7, #24]
 800575a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800575e:	4b38      	ldr	r3, [pc, #224]	@ (8005840 <HAL_GPIO_Init+0x304>)
 8005760:	689b      	ldr	r3, [r3, #8]
 8005762:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005764:	693b      	ldr	r3, [r7, #16]
 8005766:	43db      	mvns	r3, r3
 8005768:	69ba      	ldr	r2, [r7, #24]
 800576a:	4013      	ands	r3, r2
 800576c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800576e:	683b      	ldr	r3, [r7, #0]
 8005770:	685b      	ldr	r3, [r3, #4]
 8005772:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005776:	2b00      	cmp	r3, #0
 8005778:	d003      	beq.n	8005782 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800577a:	69ba      	ldr	r2, [r7, #24]
 800577c:	693b      	ldr	r3, [r7, #16]
 800577e:	4313      	orrs	r3, r2
 8005780:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005782:	4a2f      	ldr	r2, [pc, #188]	@ (8005840 <HAL_GPIO_Init+0x304>)
 8005784:	69bb      	ldr	r3, [r7, #24]
 8005786:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005788:	4b2d      	ldr	r3, [pc, #180]	@ (8005840 <HAL_GPIO_Init+0x304>)
 800578a:	68db      	ldr	r3, [r3, #12]
 800578c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800578e:	693b      	ldr	r3, [r7, #16]
 8005790:	43db      	mvns	r3, r3
 8005792:	69ba      	ldr	r2, [r7, #24]
 8005794:	4013      	ands	r3, r2
 8005796:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005798:	683b      	ldr	r3, [r7, #0]
 800579a:	685b      	ldr	r3, [r3, #4]
 800579c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d003      	beq.n	80057ac <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80057a4:	69ba      	ldr	r2, [r7, #24]
 80057a6:	693b      	ldr	r3, [r7, #16]
 80057a8:	4313      	orrs	r3, r2
 80057aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80057ac:	4a24      	ldr	r2, [pc, #144]	@ (8005840 <HAL_GPIO_Init+0x304>)
 80057ae:	69bb      	ldr	r3, [r7, #24]
 80057b0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80057b2:	4b23      	ldr	r3, [pc, #140]	@ (8005840 <HAL_GPIO_Init+0x304>)
 80057b4:	685b      	ldr	r3, [r3, #4]
 80057b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80057b8:	693b      	ldr	r3, [r7, #16]
 80057ba:	43db      	mvns	r3, r3
 80057bc:	69ba      	ldr	r2, [r7, #24]
 80057be:	4013      	ands	r3, r2
 80057c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	685b      	ldr	r3, [r3, #4]
 80057c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d003      	beq.n	80057d6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80057ce:	69ba      	ldr	r2, [r7, #24]
 80057d0:	693b      	ldr	r3, [r7, #16]
 80057d2:	4313      	orrs	r3, r2
 80057d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80057d6:	4a1a      	ldr	r2, [pc, #104]	@ (8005840 <HAL_GPIO_Init+0x304>)
 80057d8:	69bb      	ldr	r3, [r7, #24]
 80057da:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80057dc:	4b18      	ldr	r3, [pc, #96]	@ (8005840 <HAL_GPIO_Init+0x304>)
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80057e2:	693b      	ldr	r3, [r7, #16]
 80057e4:	43db      	mvns	r3, r3
 80057e6:	69ba      	ldr	r2, [r7, #24]
 80057e8:	4013      	ands	r3, r2
 80057ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	685b      	ldr	r3, [r3, #4]
 80057f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d003      	beq.n	8005800 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80057f8:	69ba      	ldr	r2, [r7, #24]
 80057fa:	693b      	ldr	r3, [r7, #16]
 80057fc:	4313      	orrs	r3, r2
 80057fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005800:	4a0f      	ldr	r2, [pc, #60]	@ (8005840 <HAL_GPIO_Init+0x304>)
 8005802:	69bb      	ldr	r3, [r7, #24]
 8005804:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005806:	69fb      	ldr	r3, [r7, #28]
 8005808:	3301      	adds	r3, #1
 800580a:	61fb      	str	r3, [r7, #28]
 800580c:	69fb      	ldr	r3, [r7, #28]
 800580e:	2b0f      	cmp	r3, #15
 8005810:	f67f aea2 	bls.w	8005558 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005814:	bf00      	nop
 8005816:	bf00      	nop
 8005818:	3724      	adds	r7, #36	@ 0x24
 800581a:	46bd      	mov	sp, r7
 800581c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005820:	4770      	bx	lr
 8005822:	bf00      	nop
 8005824:	40023800 	.word	0x40023800
 8005828:	40013800 	.word	0x40013800
 800582c:	40020000 	.word	0x40020000
 8005830:	40020400 	.word	0x40020400
 8005834:	40020800 	.word	0x40020800
 8005838:	40020c00 	.word	0x40020c00
 800583c:	40021000 	.word	0x40021000
 8005840:	40013c00 	.word	0x40013c00

08005844 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005844:	b480      	push	{r7}
 8005846:	b085      	sub	sp, #20
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
 800584c:	460b      	mov	r3, r1
 800584e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	691a      	ldr	r2, [r3, #16]
 8005854:	887b      	ldrh	r3, [r7, #2]
 8005856:	4013      	ands	r3, r2
 8005858:	2b00      	cmp	r3, #0
 800585a:	d002      	beq.n	8005862 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800585c:	2301      	movs	r3, #1
 800585e:	73fb      	strb	r3, [r7, #15]
 8005860:	e001      	b.n	8005866 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005862:	2300      	movs	r3, #0
 8005864:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005866:	7bfb      	ldrb	r3, [r7, #15]
}
 8005868:	4618      	mov	r0, r3
 800586a:	3714      	adds	r7, #20
 800586c:	46bd      	mov	sp, r7
 800586e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005872:	4770      	bx	lr

08005874 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005874:	b480      	push	{r7}
 8005876:	b083      	sub	sp, #12
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
 800587c:	460b      	mov	r3, r1
 800587e:	807b      	strh	r3, [r7, #2]
 8005880:	4613      	mov	r3, r2
 8005882:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005884:	787b      	ldrb	r3, [r7, #1]
 8005886:	2b00      	cmp	r3, #0
 8005888:	d003      	beq.n	8005892 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800588a:	887a      	ldrh	r2, [r7, #2]
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005890:	e003      	b.n	800589a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005892:	887b      	ldrh	r3, [r7, #2]
 8005894:	041a      	lsls	r2, r3, #16
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	619a      	str	r2, [r3, #24]
}
 800589a:	bf00      	nop
 800589c:	370c      	adds	r7, #12
 800589e:	46bd      	mov	sp, r7
 80058a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a4:	4770      	bx	lr

080058a6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80058a6:	b480      	push	{r7}
 80058a8:	b085      	sub	sp, #20
 80058aa:	af00      	add	r7, sp, #0
 80058ac:	6078      	str	r0, [r7, #4]
 80058ae:	460b      	mov	r3, r1
 80058b0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	695b      	ldr	r3, [r3, #20]
 80058b6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80058b8:	887a      	ldrh	r2, [r7, #2]
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	4013      	ands	r3, r2
 80058be:	041a      	lsls	r2, r3, #16
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	43d9      	mvns	r1, r3
 80058c4:	887b      	ldrh	r3, [r7, #2]
 80058c6:	400b      	ands	r3, r1
 80058c8:	431a      	orrs	r2, r3
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	619a      	str	r2, [r3, #24]
}
 80058ce:	bf00      	nop
 80058d0:	3714      	adds	r7, #20
 80058d2:	46bd      	mov	sp, r7
 80058d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d8:	4770      	bx	lr
	...

080058dc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80058dc:	b580      	push	{r7, lr}
 80058de:	b084      	sub	sp, #16
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d101      	bne.n	80058ee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80058ea:	2301      	movs	r3, #1
 80058ec:	e12b      	b.n	8005b46 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058f4:	b2db      	uxtb	r3, r3
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d106      	bne.n	8005908 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2200      	movs	r2, #0
 80058fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005902:	6878      	ldr	r0, [r7, #4]
 8005904:	f7fe fdd8 	bl	80044b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2224      	movs	r2, #36	@ 0x24
 800590c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	681a      	ldr	r2, [r3, #0]
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f022 0201 	bic.w	r2, r2, #1
 800591e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	681a      	ldr	r2, [r3, #0]
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800592e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	681a      	ldr	r2, [r3, #0]
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800593e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005940:	f002 f9ce 	bl	8007ce0 <HAL_RCC_GetPCLK1Freq>
 8005944:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	685b      	ldr	r3, [r3, #4]
 800594a:	4a81      	ldr	r2, [pc, #516]	@ (8005b50 <HAL_I2C_Init+0x274>)
 800594c:	4293      	cmp	r3, r2
 800594e:	d807      	bhi.n	8005960 <HAL_I2C_Init+0x84>
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	4a80      	ldr	r2, [pc, #512]	@ (8005b54 <HAL_I2C_Init+0x278>)
 8005954:	4293      	cmp	r3, r2
 8005956:	bf94      	ite	ls
 8005958:	2301      	movls	r3, #1
 800595a:	2300      	movhi	r3, #0
 800595c:	b2db      	uxtb	r3, r3
 800595e:	e006      	b.n	800596e <HAL_I2C_Init+0x92>
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	4a7d      	ldr	r2, [pc, #500]	@ (8005b58 <HAL_I2C_Init+0x27c>)
 8005964:	4293      	cmp	r3, r2
 8005966:	bf94      	ite	ls
 8005968:	2301      	movls	r3, #1
 800596a:	2300      	movhi	r3, #0
 800596c:	b2db      	uxtb	r3, r3
 800596e:	2b00      	cmp	r3, #0
 8005970:	d001      	beq.n	8005976 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005972:	2301      	movs	r3, #1
 8005974:	e0e7      	b.n	8005b46 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	4a78      	ldr	r2, [pc, #480]	@ (8005b5c <HAL_I2C_Init+0x280>)
 800597a:	fba2 2303 	umull	r2, r3, r2, r3
 800597e:	0c9b      	lsrs	r3, r3, #18
 8005980:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	685b      	ldr	r3, [r3, #4]
 8005988:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	68ba      	ldr	r2, [r7, #8]
 8005992:	430a      	orrs	r2, r1
 8005994:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	6a1b      	ldr	r3, [r3, #32]
 800599c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	685b      	ldr	r3, [r3, #4]
 80059a4:	4a6a      	ldr	r2, [pc, #424]	@ (8005b50 <HAL_I2C_Init+0x274>)
 80059a6:	4293      	cmp	r3, r2
 80059a8:	d802      	bhi.n	80059b0 <HAL_I2C_Init+0xd4>
 80059aa:	68bb      	ldr	r3, [r7, #8]
 80059ac:	3301      	adds	r3, #1
 80059ae:	e009      	b.n	80059c4 <HAL_I2C_Init+0xe8>
 80059b0:	68bb      	ldr	r3, [r7, #8]
 80059b2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80059b6:	fb02 f303 	mul.w	r3, r2, r3
 80059ba:	4a69      	ldr	r2, [pc, #420]	@ (8005b60 <HAL_I2C_Init+0x284>)
 80059bc:	fba2 2303 	umull	r2, r3, r2, r3
 80059c0:	099b      	lsrs	r3, r3, #6
 80059c2:	3301      	adds	r3, #1
 80059c4:	687a      	ldr	r2, [r7, #4]
 80059c6:	6812      	ldr	r2, [r2, #0]
 80059c8:	430b      	orrs	r3, r1
 80059ca:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	69db      	ldr	r3, [r3, #28]
 80059d2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80059d6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	685b      	ldr	r3, [r3, #4]
 80059de:	495c      	ldr	r1, [pc, #368]	@ (8005b50 <HAL_I2C_Init+0x274>)
 80059e0:	428b      	cmp	r3, r1
 80059e2:	d819      	bhi.n	8005a18 <HAL_I2C_Init+0x13c>
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	1e59      	subs	r1, r3, #1
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	685b      	ldr	r3, [r3, #4]
 80059ec:	005b      	lsls	r3, r3, #1
 80059ee:	fbb1 f3f3 	udiv	r3, r1, r3
 80059f2:	1c59      	adds	r1, r3, #1
 80059f4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80059f8:	400b      	ands	r3, r1
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d00a      	beq.n	8005a14 <HAL_I2C_Init+0x138>
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	1e59      	subs	r1, r3, #1
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	685b      	ldr	r3, [r3, #4]
 8005a06:	005b      	lsls	r3, r3, #1
 8005a08:	fbb1 f3f3 	udiv	r3, r1, r3
 8005a0c:	3301      	adds	r3, #1
 8005a0e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a12:	e051      	b.n	8005ab8 <HAL_I2C_Init+0x1dc>
 8005a14:	2304      	movs	r3, #4
 8005a16:	e04f      	b.n	8005ab8 <HAL_I2C_Init+0x1dc>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	689b      	ldr	r3, [r3, #8]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d111      	bne.n	8005a44 <HAL_I2C_Init+0x168>
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	1e58      	subs	r0, r3, #1
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6859      	ldr	r1, [r3, #4]
 8005a28:	460b      	mov	r3, r1
 8005a2a:	005b      	lsls	r3, r3, #1
 8005a2c:	440b      	add	r3, r1
 8005a2e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005a32:	3301      	adds	r3, #1
 8005a34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	bf0c      	ite	eq
 8005a3c:	2301      	moveq	r3, #1
 8005a3e:	2300      	movne	r3, #0
 8005a40:	b2db      	uxtb	r3, r3
 8005a42:	e012      	b.n	8005a6a <HAL_I2C_Init+0x18e>
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	1e58      	subs	r0, r3, #1
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6859      	ldr	r1, [r3, #4]
 8005a4c:	460b      	mov	r3, r1
 8005a4e:	009b      	lsls	r3, r3, #2
 8005a50:	440b      	add	r3, r1
 8005a52:	0099      	lsls	r1, r3, #2
 8005a54:	440b      	add	r3, r1
 8005a56:	fbb0 f3f3 	udiv	r3, r0, r3
 8005a5a:	3301      	adds	r3, #1
 8005a5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	bf0c      	ite	eq
 8005a64:	2301      	moveq	r3, #1
 8005a66:	2300      	movne	r3, #0
 8005a68:	b2db      	uxtb	r3, r3
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d001      	beq.n	8005a72 <HAL_I2C_Init+0x196>
 8005a6e:	2301      	movs	r3, #1
 8005a70:	e022      	b.n	8005ab8 <HAL_I2C_Init+0x1dc>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	689b      	ldr	r3, [r3, #8]
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d10e      	bne.n	8005a98 <HAL_I2C_Init+0x1bc>
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	1e58      	subs	r0, r3, #1
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6859      	ldr	r1, [r3, #4]
 8005a82:	460b      	mov	r3, r1
 8005a84:	005b      	lsls	r3, r3, #1
 8005a86:	440b      	add	r3, r1
 8005a88:	fbb0 f3f3 	udiv	r3, r0, r3
 8005a8c:	3301      	adds	r3, #1
 8005a8e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a92:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005a96:	e00f      	b.n	8005ab8 <HAL_I2C_Init+0x1dc>
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	1e58      	subs	r0, r3, #1
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6859      	ldr	r1, [r3, #4]
 8005aa0:	460b      	mov	r3, r1
 8005aa2:	009b      	lsls	r3, r3, #2
 8005aa4:	440b      	add	r3, r1
 8005aa6:	0099      	lsls	r1, r3, #2
 8005aa8:	440b      	add	r3, r1
 8005aaa:	fbb0 f3f3 	udiv	r3, r0, r3
 8005aae:	3301      	adds	r3, #1
 8005ab0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005ab4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005ab8:	6879      	ldr	r1, [r7, #4]
 8005aba:	6809      	ldr	r1, [r1, #0]
 8005abc:	4313      	orrs	r3, r2
 8005abe:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	69da      	ldr	r2, [r3, #28]
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6a1b      	ldr	r3, [r3, #32]
 8005ad2:	431a      	orrs	r2, r3
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	430a      	orrs	r2, r1
 8005ada:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	689b      	ldr	r3, [r3, #8]
 8005ae2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005ae6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005aea:	687a      	ldr	r2, [r7, #4]
 8005aec:	6911      	ldr	r1, [r2, #16]
 8005aee:	687a      	ldr	r2, [r7, #4]
 8005af0:	68d2      	ldr	r2, [r2, #12]
 8005af2:	4311      	orrs	r1, r2
 8005af4:	687a      	ldr	r2, [r7, #4]
 8005af6:	6812      	ldr	r2, [r2, #0]
 8005af8:	430b      	orrs	r3, r1
 8005afa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	68db      	ldr	r3, [r3, #12]
 8005b02:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	695a      	ldr	r2, [r3, #20]
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	699b      	ldr	r3, [r3, #24]
 8005b0e:	431a      	orrs	r2, r3
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	430a      	orrs	r2, r1
 8005b16:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	681a      	ldr	r2, [r3, #0]
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f042 0201 	orr.w	r2, r2, #1
 8005b26:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	2220      	movs	r2, #32
 8005b32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2200      	movs	r2, #0
 8005b3a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2200      	movs	r2, #0
 8005b40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005b44:	2300      	movs	r3, #0
}
 8005b46:	4618      	mov	r0, r3
 8005b48:	3710      	adds	r7, #16
 8005b4a:	46bd      	mov	sp, r7
 8005b4c:	bd80      	pop	{r7, pc}
 8005b4e:	bf00      	nop
 8005b50:	000186a0 	.word	0x000186a0
 8005b54:	001e847f 	.word	0x001e847f
 8005b58:	003d08ff 	.word	0x003d08ff
 8005b5c:	431bde83 	.word	0x431bde83
 8005b60:	10624dd3 	.word	0x10624dd3

08005b64 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b64:	b580      	push	{r7, lr}
 8005b66:	b088      	sub	sp, #32
 8005b68:	af02      	add	r7, sp, #8
 8005b6a:	60f8      	str	r0, [r7, #12]
 8005b6c:	607a      	str	r2, [r7, #4]
 8005b6e:	461a      	mov	r2, r3
 8005b70:	460b      	mov	r3, r1
 8005b72:	817b      	strh	r3, [r7, #10]
 8005b74:	4613      	mov	r3, r2
 8005b76:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005b78:	f7fe ffdc 	bl	8004b34 <HAL_GetTick>
 8005b7c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b84:	b2db      	uxtb	r3, r3
 8005b86:	2b20      	cmp	r3, #32
 8005b88:	f040 80e0 	bne.w	8005d4c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005b8c:	697b      	ldr	r3, [r7, #20]
 8005b8e:	9300      	str	r3, [sp, #0]
 8005b90:	2319      	movs	r3, #25
 8005b92:	2201      	movs	r2, #1
 8005b94:	4970      	ldr	r1, [pc, #448]	@ (8005d58 <HAL_I2C_Master_Transmit+0x1f4>)
 8005b96:	68f8      	ldr	r0, [r7, #12]
 8005b98:	f001 fa3c 	bl	8007014 <I2C_WaitOnFlagUntilTimeout>
 8005b9c:	4603      	mov	r3, r0
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d001      	beq.n	8005ba6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8005ba2:	2302      	movs	r3, #2
 8005ba4:	e0d3      	b.n	8005d4e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005bac:	2b01      	cmp	r3, #1
 8005bae:	d101      	bne.n	8005bb4 <HAL_I2C_Master_Transmit+0x50>
 8005bb0:	2302      	movs	r3, #2
 8005bb2:	e0cc      	b.n	8005d4e <HAL_I2C_Master_Transmit+0x1ea>
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	2201      	movs	r2, #1
 8005bb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f003 0301 	and.w	r3, r3, #1
 8005bc6:	2b01      	cmp	r3, #1
 8005bc8:	d007      	beq.n	8005bda <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	681a      	ldr	r2, [r3, #0]
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f042 0201 	orr.w	r2, r2, #1
 8005bd8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	681a      	ldr	r2, [r3, #0]
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005be8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	2221      	movs	r2, #33	@ 0x21
 8005bee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	2210      	movs	r2, #16
 8005bf6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	687a      	ldr	r2, [r7, #4]
 8005c04:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	893a      	ldrh	r2, [r7, #8]
 8005c0a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c10:	b29a      	uxth	r2, r3
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	4a50      	ldr	r2, [pc, #320]	@ (8005d5c <HAL_I2C_Master_Transmit+0x1f8>)
 8005c1a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005c1c:	8979      	ldrh	r1, [r7, #10]
 8005c1e:	697b      	ldr	r3, [r7, #20]
 8005c20:	6a3a      	ldr	r2, [r7, #32]
 8005c22:	68f8      	ldr	r0, [r7, #12]
 8005c24:	f000 ff28 	bl	8006a78 <I2C_MasterRequestWrite>
 8005c28:	4603      	mov	r3, r0
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d001      	beq.n	8005c32 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8005c2e:	2301      	movs	r3, #1
 8005c30:	e08d      	b.n	8005d4e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c32:	2300      	movs	r3, #0
 8005c34:	613b      	str	r3, [r7, #16]
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	695b      	ldr	r3, [r3, #20]
 8005c3c:	613b      	str	r3, [r7, #16]
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	699b      	ldr	r3, [r3, #24]
 8005c44:	613b      	str	r3, [r7, #16]
 8005c46:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005c48:	e066      	b.n	8005d18 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005c4a:	697a      	ldr	r2, [r7, #20]
 8005c4c:	6a39      	ldr	r1, [r7, #32]
 8005c4e:	68f8      	ldr	r0, [r7, #12]
 8005c50:	f001 fafa 	bl	8007248 <I2C_WaitOnTXEFlagUntilTimeout>
 8005c54:	4603      	mov	r3, r0
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d00d      	beq.n	8005c76 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c5e:	2b04      	cmp	r3, #4
 8005c60:	d107      	bne.n	8005c72 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	681a      	ldr	r2, [r3, #0]
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c70:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005c72:	2301      	movs	r3, #1
 8005c74:	e06b      	b.n	8005d4e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c7a:	781a      	ldrb	r2, [r3, #0]
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c86:	1c5a      	adds	r2, r3, #1
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c90:	b29b      	uxth	r3, r3
 8005c92:	3b01      	subs	r3, #1
 8005c94:	b29a      	uxth	r2, r3
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c9e:	3b01      	subs	r3, #1
 8005ca0:	b29a      	uxth	r2, r3
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	695b      	ldr	r3, [r3, #20]
 8005cac:	f003 0304 	and.w	r3, r3, #4
 8005cb0:	2b04      	cmp	r3, #4
 8005cb2:	d11b      	bne.n	8005cec <HAL_I2C_Master_Transmit+0x188>
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d017      	beq.n	8005cec <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cc0:	781a      	ldrb	r2, [r3, #0]
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ccc:	1c5a      	adds	r2, r3, #1
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cd6:	b29b      	uxth	r3, r3
 8005cd8:	3b01      	subs	r3, #1
 8005cda:	b29a      	uxth	r2, r3
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ce4:	3b01      	subs	r3, #1
 8005ce6:	b29a      	uxth	r2, r3
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005cec:	697a      	ldr	r2, [r7, #20]
 8005cee:	6a39      	ldr	r1, [r7, #32]
 8005cf0:	68f8      	ldr	r0, [r7, #12]
 8005cf2:	f001 faf1 	bl	80072d8 <I2C_WaitOnBTFFlagUntilTimeout>
 8005cf6:	4603      	mov	r3, r0
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d00d      	beq.n	8005d18 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d00:	2b04      	cmp	r3, #4
 8005d02:	d107      	bne.n	8005d14 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	681a      	ldr	r2, [r3, #0]
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d12:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005d14:	2301      	movs	r3, #1
 8005d16:	e01a      	b.n	8005d4e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d194      	bne.n	8005c4a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	681a      	ldr	r2, [r3, #0]
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d2e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	2220      	movs	r2, #32
 8005d34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	2200      	movs	r2, #0
 8005d44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005d48:	2300      	movs	r3, #0
 8005d4a:	e000      	b.n	8005d4e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005d4c:	2302      	movs	r3, #2
  }
}
 8005d4e:	4618      	mov	r0, r3
 8005d50:	3718      	adds	r7, #24
 8005d52:	46bd      	mov	sp, r7
 8005d54:	bd80      	pop	{r7, pc}
 8005d56:	bf00      	nop
 8005d58:	00100002 	.word	0x00100002
 8005d5c:	ffff0000 	.word	0xffff0000

08005d60 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b08c      	sub	sp, #48	@ 0x30
 8005d64:	af02      	add	r7, sp, #8
 8005d66:	60f8      	str	r0, [r7, #12]
 8005d68:	607a      	str	r2, [r7, #4]
 8005d6a:	461a      	mov	r2, r3
 8005d6c:	460b      	mov	r3, r1
 8005d6e:	817b      	strh	r3, [r7, #10]
 8005d70:	4613      	mov	r3, r2
 8005d72:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005d74:	f7fe fede 	bl	8004b34 <HAL_GetTick>
 8005d78:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d80:	b2db      	uxtb	r3, r3
 8005d82:	2b20      	cmp	r3, #32
 8005d84:	f040 8217 	bne.w	80061b6 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d8a:	9300      	str	r3, [sp, #0]
 8005d8c:	2319      	movs	r3, #25
 8005d8e:	2201      	movs	r2, #1
 8005d90:	497c      	ldr	r1, [pc, #496]	@ (8005f84 <HAL_I2C_Master_Receive+0x224>)
 8005d92:	68f8      	ldr	r0, [r7, #12]
 8005d94:	f001 f93e 	bl	8007014 <I2C_WaitOnFlagUntilTimeout>
 8005d98:	4603      	mov	r3, r0
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d001      	beq.n	8005da2 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8005d9e:	2302      	movs	r3, #2
 8005da0:	e20a      	b.n	80061b8 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005da8:	2b01      	cmp	r3, #1
 8005daa:	d101      	bne.n	8005db0 <HAL_I2C_Master_Receive+0x50>
 8005dac:	2302      	movs	r3, #2
 8005dae:	e203      	b.n	80061b8 <HAL_I2C_Master_Receive+0x458>
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	2201      	movs	r2, #1
 8005db4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f003 0301 	and.w	r3, r3, #1
 8005dc2:	2b01      	cmp	r3, #1
 8005dc4:	d007      	beq.n	8005dd6 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	681a      	ldr	r2, [r3, #0]
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f042 0201 	orr.w	r2, r2, #1
 8005dd4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	681a      	ldr	r2, [r3, #0]
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005de4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	2222      	movs	r2, #34	@ 0x22
 8005dea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	2210      	movs	r2, #16
 8005df2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	2200      	movs	r2, #0
 8005dfa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	687a      	ldr	r2, [r7, #4]
 8005e00:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	893a      	ldrh	r2, [r7, #8]
 8005e06:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e0c:	b29a      	uxth	r2, r3
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	4a5c      	ldr	r2, [pc, #368]	@ (8005f88 <HAL_I2C_Master_Receive+0x228>)
 8005e16:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005e18:	8979      	ldrh	r1, [r7, #10]
 8005e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e1c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e1e:	68f8      	ldr	r0, [r7, #12]
 8005e20:	f000 feac 	bl	8006b7c <I2C_MasterRequestRead>
 8005e24:	4603      	mov	r3, r0
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d001      	beq.n	8005e2e <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8005e2a:	2301      	movs	r3, #1
 8005e2c:	e1c4      	b.n	80061b8 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d113      	bne.n	8005e5e <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e36:	2300      	movs	r3, #0
 8005e38:	623b      	str	r3, [r7, #32]
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	695b      	ldr	r3, [r3, #20]
 8005e40:	623b      	str	r3, [r7, #32]
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	699b      	ldr	r3, [r3, #24]
 8005e48:	623b      	str	r3, [r7, #32]
 8005e4a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	681a      	ldr	r2, [r3, #0]
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e5a:	601a      	str	r2, [r3, #0]
 8005e5c:	e198      	b.n	8006190 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e62:	2b01      	cmp	r3, #1
 8005e64:	d11b      	bne.n	8005e9e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	681a      	ldr	r2, [r3, #0]
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e74:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e76:	2300      	movs	r3, #0
 8005e78:	61fb      	str	r3, [r7, #28]
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	695b      	ldr	r3, [r3, #20]
 8005e80:	61fb      	str	r3, [r7, #28]
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	699b      	ldr	r3, [r3, #24]
 8005e88:	61fb      	str	r3, [r7, #28]
 8005e8a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	681a      	ldr	r2, [r3, #0]
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e9a:	601a      	str	r2, [r3, #0]
 8005e9c:	e178      	b.n	8006190 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ea2:	2b02      	cmp	r3, #2
 8005ea4:	d11b      	bne.n	8005ede <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	681a      	ldr	r2, [r3, #0]
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005eb4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	681a      	ldr	r2, [r3, #0]
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005ec4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	61bb      	str	r3, [r7, #24]
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	695b      	ldr	r3, [r3, #20]
 8005ed0:	61bb      	str	r3, [r7, #24]
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	699b      	ldr	r3, [r3, #24]
 8005ed8:	61bb      	str	r3, [r7, #24]
 8005eda:	69bb      	ldr	r3, [r7, #24]
 8005edc:	e158      	b.n	8006190 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	681a      	ldr	r2, [r3, #0]
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005eec:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005eee:	2300      	movs	r3, #0
 8005ef0:	617b      	str	r3, [r7, #20]
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	695b      	ldr	r3, [r3, #20]
 8005ef8:	617b      	str	r3, [r7, #20]
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	699b      	ldr	r3, [r3, #24]
 8005f00:	617b      	str	r3, [r7, #20]
 8005f02:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005f04:	e144      	b.n	8006190 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f0a:	2b03      	cmp	r3, #3
 8005f0c:	f200 80f1 	bhi.w	80060f2 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f14:	2b01      	cmp	r3, #1
 8005f16:	d123      	bne.n	8005f60 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f1a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005f1c:	68f8      	ldr	r0, [r7, #12]
 8005f1e:	f001 fa23 	bl	8007368 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005f22:	4603      	mov	r3, r0
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d001      	beq.n	8005f2c <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8005f28:	2301      	movs	r3, #1
 8005f2a:	e145      	b.n	80061b8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	691a      	ldr	r2, [r3, #16]
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f36:	b2d2      	uxtb	r2, r2
 8005f38:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f3e:	1c5a      	adds	r2, r3, #1
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f48:	3b01      	subs	r3, #1
 8005f4a:	b29a      	uxth	r2, r3
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f54:	b29b      	uxth	r3, r3
 8005f56:	3b01      	subs	r3, #1
 8005f58:	b29a      	uxth	r2, r3
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005f5e:	e117      	b.n	8006190 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f64:	2b02      	cmp	r3, #2
 8005f66:	d14e      	bne.n	8006006 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005f68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f6a:	9300      	str	r3, [sp, #0]
 8005f6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f6e:	2200      	movs	r2, #0
 8005f70:	4906      	ldr	r1, [pc, #24]	@ (8005f8c <HAL_I2C_Master_Receive+0x22c>)
 8005f72:	68f8      	ldr	r0, [r7, #12]
 8005f74:	f001 f84e 	bl	8007014 <I2C_WaitOnFlagUntilTimeout>
 8005f78:	4603      	mov	r3, r0
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d008      	beq.n	8005f90 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8005f7e:	2301      	movs	r3, #1
 8005f80:	e11a      	b.n	80061b8 <HAL_I2C_Master_Receive+0x458>
 8005f82:	bf00      	nop
 8005f84:	00100002 	.word	0x00100002
 8005f88:	ffff0000 	.word	0xffff0000
 8005f8c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	681a      	ldr	r2, [r3, #0]
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f9e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	691a      	ldr	r2, [r3, #16]
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005faa:	b2d2      	uxtb	r2, r2
 8005fac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fb2:	1c5a      	adds	r2, r3, #1
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fbc:	3b01      	subs	r3, #1
 8005fbe:	b29a      	uxth	r2, r3
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fc8:	b29b      	uxth	r3, r3
 8005fca:	3b01      	subs	r3, #1
 8005fcc:	b29a      	uxth	r2, r3
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	691a      	ldr	r2, [r3, #16]
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fdc:	b2d2      	uxtb	r2, r2
 8005fde:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fe4:	1c5a      	adds	r2, r3, #1
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fee:	3b01      	subs	r3, #1
 8005ff0:	b29a      	uxth	r2, r3
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ffa:	b29b      	uxth	r3, r3
 8005ffc:	3b01      	subs	r3, #1
 8005ffe:	b29a      	uxth	r2, r3
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006004:	e0c4      	b.n	8006190 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006008:	9300      	str	r3, [sp, #0]
 800600a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800600c:	2200      	movs	r2, #0
 800600e:	496c      	ldr	r1, [pc, #432]	@ (80061c0 <HAL_I2C_Master_Receive+0x460>)
 8006010:	68f8      	ldr	r0, [r7, #12]
 8006012:	f000 ffff 	bl	8007014 <I2C_WaitOnFlagUntilTimeout>
 8006016:	4603      	mov	r3, r0
 8006018:	2b00      	cmp	r3, #0
 800601a:	d001      	beq.n	8006020 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 800601c:	2301      	movs	r3, #1
 800601e:	e0cb      	b.n	80061b8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	681a      	ldr	r2, [r3, #0]
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800602e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	691a      	ldr	r2, [r3, #16]
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800603a:	b2d2      	uxtb	r2, r2
 800603c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006042:	1c5a      	adds	r2, r3, #1
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800604c:	3b01      	subs	r3, #1
 800604e:	b29a      	uxth	r2, r3
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006058:	b29b      	uxth	r3, r3
 800605a:	3b01      	subs	r3, #1
 800605c:	b29a      	uxth	r2, r3
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006064:	9300      	str	r3, [sp, #0]
 8006066:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006068:	2200      	movs	r2, #0
 800606a:	4955      	ldr	r1, [pc, #340]	@ (80061c0 <HAL_I2C_Master_Receive+0x460>)
 800606c:	68f8      	ldr	r0, [r7, #12]
 800606e:	f000 ffd1 	bl	8007014 <I2C_WaitOnFlagUntilTimeout>
 8006072:	4603      	mov	r3, r0
 8006074:	2b00      	cmp	r3, #0
 8006076:	d001      	beq.n	800607c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8006078:	2301      	movs	r3, #1
 800607a:	e09d      	b.n	80061b8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	681a      	ldr	r2, [r3, #0]
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800608a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	691a      	ldr	r2, [r3, #16]
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006096:	b2d2      	uxtb	r2, r2
 8006098:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800609e:	1c5a      	adds	r2, r3, #1
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060a8:	3b01      	subs	r3, #1
 80060aa:	b29a      	uxth	r2, r3
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060b4:	b29b      	uxth	r3, r3
 80060b6:	3b01      	subs	r3, #1
 80060b8:	b29a      	uxth	r2, r3
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	691a      	ldr	r2, [r3, #16]
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060c8:	b2d2      	uxtb	r2, r2
 80060ca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060d0:	1c5a      	adds	r2, r3, #1
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060da:	3b01      	subs	r3, #1
 80060dc:	b29a      	uxth	r2, r3
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060e6:	b29b      	uxth	r3, r3
 80060e8:	3b01      	subs	r3, #1
 80060ea:	b29a      	uxth	r2, r3
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80060f0:	e04e      	b.n	8006190 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80060f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80060f4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80060f6:	68f8      	ldr	r0, [r7, #12]
 80060f8:	f001 f936 	bl	8007368 <I2C_WaitOnRXNEFlagUntilTimeout>
 80060fc:	4603      	mov	r3, r0
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d001      	beq.n	8006106 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8006102:	2301      	movs	r3, #1
 8006104:	e058      	b.n	80061b8 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	691a      	ldr	r2, [r3, #16]
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006110:	b2d2      	uxtb	r2, r2
 8006112:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006118:	1c5a      	adds	r2, r3, #1
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006122:	3b01      	subs	r3, #1
 8006124:	b29a      	uxth	r2, r3
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800612e:	b29b      	uxth	r3, r3
 8006130:	3b01      	subs	r3, #1
 8006132:	b29a      	uxth	r2, r3
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	695b      	ldr	r3, [r3, #20]
 800613e:	f003 0304 	and.w	r3, r3, #4
 8006142:	2b04      	cmp	r3, #4
 8006144:	d124      	bne.n	8006190 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800614a:	2b03      	cmp	r3, #3
 800614c:	d107      	bne.n	800615e <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	681a      	ldr	r2, [r3, #0]
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800615c:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	691a      	ldr	r2, [r3, #16]
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006168:	b2d2      	uxtb	r2, r2
 800616a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006170:	1c5a      	adds	r2, r3, #1
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800617a:	3b01      	subs	r3, #1
 800617c:	b29a      	uxth	r2, r3
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006186:	b29b      	uxth	r3, r3
 8006188:	3b01      	subs	r3, #1
 800618a:	b29a      	uxth	r2, r3
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006194:	2b00      	cmp	r3, #0
 8006196:	f47f aeb6 	bne.w	8005f06 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	2220      	movs	r2, #32
 800619e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	2200      	movs	r2, #0
 80061a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	2200      	movs	r2, #0
 80061ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80061b2:	2300      	movs	r3, #0
 80061b4:	e000      	b.n	80061b8 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 80061b6:	2302      	movs	r3, #2
  }
}
 80061b8:	4618      	mov	r0, r3
 80061ba:	3728      	adds	r7, #40	@ 0x28
 80061bc:	46bd      	mov	sp, r7
 80061be:	bd80      	pop	{r7, pc}
 80061c0:	00010004 	.word	0x00010004

080061c4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80061c4:	b580      	push	{r7, lr}
 80061c6:	b088      	sub	sp, #32
 80061c8:	af02      	add	r7, sp, #8
 80061ca:	60f8      	str	r0, [r7, #12]
 80061cc:	4608      	mov	r0, r1
 80061ce:	4611      	mov	r1, r2
 80061d0:	461a      	mov	r2, r3
 80061d2:	4603      	mov	r3, r0
 80061d4:	817b      	strh	r3, [r7, #10]
 80061d6:	460b      	mov	r3, r1
 80061d8:	813b      	strh	r3, [r7, #8]
 80061da:	4613      	mov	r3, r2
 80061dc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80061de:	f7fe fca9 	bl	8004b34 <HAL_GetTick>
 80061e2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80061ea:	b2db      	uxtb	r3, r3
 80061ec:	2b20      	cmp	r3, #32
 80061ee:	f040 80d9 	bne.w	80063a4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80061f2:	697b      	ldr	r3, [r7, #20]
 80061f4:	9300      	str	r3, [sp, #0]
 80061f6:	2319      	movs	r3, #25
 80061f8:	2201      	movs	r2, #1
 80061fa:	496d      	ldr	r1, [pc, #436]	@ (80063b0 <HAL_I2C_Mem_Write+0x1ec>)
 80061fc:	68f8      	ldr	r0, [r7, #12]
 80061fe:	f000 ff09 	bl	8007014 <I2C_WaitOnFlagUntilTimeout>
 8006202:	4603      	mov	r3, r0
 8006204:	2b00      	cmp	r3, #0
 8006206:	d001      	beq.n	800620c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006208:	2302      	movs	r3, #2
 800620a:	e0cc      	b.n	80063a6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006212:	2b01      	cmp	r3, #1
 8006214:	d101      	bne.n	800621a <HAL_I2C_Mem_Write+0x56>
 8006216:	2302      	movs	r3, #2
 8006218:	e0c5      	b.n	80063a6 <HAL_I2C_Mem_Write+0x1e2>
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	2201      	movs	r2, #1
 800621e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f003 0301 	and.w	r3, r3, #1
 800622c:	2b01      	cmp	r3, #1
 800622e:	d007      	beq.n	8006240 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	681a      	ldr	r2, [r3, #0]
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f042 0201 	orr.w	r2, r2, #1
 800623e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	681a      	ldr	r2, [r3, #0]
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800624e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	2221      	movs	r2, #33	@ 0x21
 8006254:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	2240      	movs	r2, #64	@ 0x40
 800625c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	2200      	movs	r2, #0
 8006264:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	6a3a      	ldr	r2, [r7, #32]
 800626a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006270:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006276:	b29a      	uxth	r2, r3
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	4a4d      	ldr	r2, [pc, #308]	@ (80063b4 <HAL_I2C_Mem_Write+0x1f0>)
 8006280:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006282:	88f8      	ldrh	r0, [r7, #6]
 8006284:	893a      	ldrh	r2, [r7, #8]
 8006286:	8979      	ldrh	r1, [r7, #10]
 8006288:	697b      	ldr	r3, [r7, #20]
 800628a:	9301      	str	r3, [sp, #4]
 800628c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800628e:	9300      	str	r3, [sp, #0]
 8006290:	4603      	mov	r3, r0
 8006292:	68f8      	ldr	r0, [r7, #12]
 8006294:	f000 fd40 	bl	8006d18 <I2C_RequestMemoryWrite>
 8006298:	4603      	mov	r3, r0
 800629a:	2b00      	cmp	r3, #0
 800629c:	d052      	beq.n	8006344 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800629e:	2301      	movs	r3, #1
 80062a0:	e081      	b.n	80063a6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80062a2:	697a      	ldr	r2, [r7, #20]
 80062a4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80062a6:	68f8      	ldr	r0, [r7, #12]
 80062a8:	f000 ffce 	bl	8007248 <I2C_WaitOnTXEFlagUntilTimeout>
 80062ac:	4603      	mov	r3, r0
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d00d      	beq.n	80062ce <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062b6:	2b04      	cmp	r3, #4
 80062b8:	d107      	bne.n	80062ca <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	681a      	ldr	r2, [r3, #0]
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80062c8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80062ca:	2301      	movs	r3, #1
 80062cc:	e06b      	b.n	80063a6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062d2:	781a      	ldrb	r2, [r3, #0]
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062de:	1c5a      	adds	r2, r3, #1
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062e8:	3b01      	subs	r3, #1
 80062ea:	b29a      	uxth	r2, r3
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062f4:	b29b      	uxth	r3, r3
 80062f6:	3b01      	subs	r3, #1
 80062f8:	b29a      	uxth	r2, r3
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	695b      	ldr	r3, [r3, #20]
 8006304:	f003 0304 	and.w	r3, r3, #4
 8006308:	2b04      	cmp	r3, #4
 800630a:	d11b      	bne.n	8006344 <HAL_I2C_Mem_Write+0x180>
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006310:	2b00      	cmp	r3, #0
 8006312:	d017      	beq.n	8006344 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006318:	781a      	ldrb	r2, [r3, #0]
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006324:	1c5a      	adds	r2, r3, #1
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800632e:	3b01      	subs	r3, #1
 8006330:	b29a      	uxth	r2, r3
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800633a:	b29b      	uxth	r3, r3
 800633c:	3b01      	subs	r3, #1
 800633e:	b29a      	uxth	r2, r3
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006348:	2b00      	cmp	r3, #0
 800634a:	d1aa      	bne.n	80062a2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800634c:	697a      	ldr	r2, [r7, #20]
 800634e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006350:	68f8      	ldr	r0, [r7, #12]
 8006352:	f000 ffc1 	bl	80072d8 <I2C_WaitOnBTFFlagUntilTimeout>
 8006356:	4603      	mov	r3, r0
 8006358:	2b00      	cmp	r3, #0
 800635a:	d00d      	beq.n	8006378 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006360:	2b04      	cmp	r3, #4
 8006362:	d107      	bne.n	8006374 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	681a      	ldr	r2, [r3, #0]
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006372:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006374:	2301      	movs	r3, #1
 8006376:	e016      	b.n	80063a6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	681a      	ldr	r2, [r3, #0]
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006386:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	2220      	movs	r2, #32
 800638c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	2200      	movs	r2, #0
 8006394:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	2200      	movs	r2, #0
 800639c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80063a0:	2300      	movs	r3, #0
 80063a2:	e000      	b.n	80063a6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80063a4:	2302      	movs	r3, #2
  }
}
 80063a6:	4618      	mov	r0, r3
 80063a8:	3718      	adds	r7, #24
 80063aa:	46bd      	mov	sp, r7
 80063ac:	bd80      	pop	{r7, pc}
 80063ae:	bf00      	nop
 80063b0:	00100002 	.word	0x00100002
 80063b4:	ffff0000 	.word	0xffff0000

080063b8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80063b8:	b580      	push	{r7, lr}
 80063ba:	b08c      	sub	sp, #48	@ 0x30
 80063bc:	af02      	add	r7, sp, #8
 80063be:	60f8      	str	r0, [r7, #12]
 80063c0:	4608      	mov	r0, r1
 80063c2:	4611      	mov	r1, r2
 80063c4:	461a      	mov	r2, r3
 80063c6:	4603      	mov	r3, r0
 80063c8:	817b      	strh	r3, [r7, #10]
 80063ca:	460b      	mov	r3, r1
 80063cc:	813b      	strh	r3, [r7, #8]
 80063ce:	4613      	mov	r3, r2
 80063d0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80063d2:	f7fe fbaf 	bl	8004b34 <HAL_GetTick>
 80063d6:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80063de:	b2db      	uxtb	r3, r3
 80063e0:	2b20      	cmp	r3, #32
 80063e2:	f040 8214 	bne.w	800680e <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80063e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063e8:	9300      	str	r3, [sp, #0]
 80063ea:	2319      	movs	r3, #25
 80063ec:	2201      	movs	r2, #1
 80063ee:	497b      	ldr	r1, [pc, #492]	@ (80065dc <HAL_I2C_Mem_Read+0x224>)
 80063f0:	68f8      	ldr	r0, [r7, #12]
 80063f2:	f000 fe0f 	bl	8007014 <I2C_WaitOnFlagUntilTimeout>
 80063f6:	4603      	mov	r3, r0
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d001      	beq.n	8006400 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80063fc:	2302      	movs	r3, #2
 80063fe:	e207      	b.n	8006810 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006406:	2b01      	cmp	r3, #1
 8006408:	d101      	bne.n	800640e <HAL_I2C_Mem_Read+0x56>
 800640a:	2302      	movs	r3, #2
 800640c:	e200      	b.n	8006810 <HAL_I2C_Mem_Read+0x458>
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	2201      	movs	r2, #1
 8006412:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f003 0301 	and.w	r3, r3, #1
 8006420:	2b01      	cmp	r3, #1
 8006422:	d007      	beq.n	8006434 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	681a      	ldr	r2, [r3, #0]
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f042 0201 	orr.w	r2, r2, #1
 8006432:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	681a      	ldr	r2, [r3, #0]
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006442:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	2222      	movs	r2, #34	@ 0x22
 8006448:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	2240      	movs	r2, #64	@ 0x40
 8006450:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	2200      	movs	r2, #0
 8006458:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800645e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8006464:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800646a:	b29a      	uxth	r2, r3
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	4a5b      	ldr	r2, [pc, #364]	@ (80065e0 <HAL_I2C_Mem_Read+0x228>)
 8006474:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006476:	88f8      	ldrh	r0, [r7, #6]
 8006478:	893a      	ldrh	r2, [r7, #8]
 800647a:	8979      	ldrh	r1, [r7, #10]
 800647c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800647e:	9301      	str	r3, [sp, #4]
 8006480:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006482:	9300      	str	r3, [sp, #0]
 8006484:	4603      	mov	r3, r0
 8006486:	68f8      	ldr	r0, [r7, #12]
 8006488:	f000 fcdc 	bl	8006e44 <I2C_RequestMemoryRead>
 800648c:	4603      	mov	r3, r0
 800648e:	2b00      	cmp	r3, #0
 8006490:	d001      	beq.n	8006496 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8006492:	2301      	movs	r3, #1
 8006494:	e1bc      	b.n	8006810 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800649a:	2b00      	cmp	r3, #0
 800649c:	d113      	bne.n	80064c6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800649e:	2300      	movs	r3, #0
 80064a0:	623b      	str	r3, [r7, #32]
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	695b      	ldr	r3, [r3, #20]
 80064a8:	623b      	str	r3, [r7, #32]
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	699b      	ldr	r3, [r3, #24]
 80064b0:	623b      	str	r3, [r7, #32]
 80064b2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	681a      	ldr	r2, [r3, #0]
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80064c2:	601a      	str	r2, [r3, #0]
 80064c4:	e190      	b.n	80067e8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80064ca:	2b01      	cmp	r3, #1
 80064cc:	d11b      	bne.n	8006506 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	681a      	ldr	r2, [r3, #0]
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80064dc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80064de:	2300      	movs	r3, #0
 80064e0:	61fb      	str	r3, [r7, #28]
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	695b      	ldr	r3, [r3, #20]
 80064e8:	61fb      	str	r3, [r7, #28]
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	699b      	ldr	r3, [r3, #24]
 80064f0:	61fb      	str	r3, [r7, #28]
 80064f2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	681a      	ldr	r2, [r3, #0]
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006502:	601a      	str	r2, [r3, #0]
 8006504:	e170      	b.n	80067e8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800650a:	2b02      	cmp	r3, #2
 800650c:	d11b      	bne.n	8006546 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	681a      	ldr	r2, [r3, #0]
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800651c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	681a      	ldr	r2, [r3, #0]
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800652c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800652e:	2300      	movs	r3, #0
 8006530:	61bb      	str	r3, [r7, #24]
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	695b      	ldr	r3, [r3, #20]
 8006538:	61bb      	str	r3, [r7, #24]
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	699b      	ldr	r3, [r3, #24]
 8006540:	61bb      	str	r3, [r7, #24]
 8006542:	69bb      	ldr	r3, [r7, #24]
 8006544:	e150      	b.n	80067e8 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006546:	2300      	movs	r3, #0
 8006548:	617b      	str	r3, [r7, #20]
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	695b      	ldr	r3, [r3, #20]
 8006550:	617b      	str	r3, [r7, #20]
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	699b      	ldr	r3, [r3, #24]
 8006558:	617b      	str	r3, [r7, #20]
 800655a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800655c:	e144      	b.n	80067e8 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006562:	2b03      	cmp	r3, #3
 8006564:	f200 80f1 	bhi.w	800674a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800656c:	2b01      	cmp	r3, #1
 800656e:	d123      	bne.n	80065b8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006570:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006572:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006574:	68f8      	ldr	r0, [r7, #12]
 8006576:	f000 fef7 	bl	8007368 <I2C_WaitOnRXNEFlagUntilTimeout>
 800657a:	4603      	mov	r3, r0
 800657c:	2b00      	cmp	r3, #0
 800657e:	d001      	beq.n	8006584 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006580:	2301      	movs	r3, #1
 8006582:	e145      	b.n	8006810 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	691a      	ldr	r2, [r3, #16]
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800658e:	b2d2      	uxtb	r2, r2
 8006590:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006596:	1c5a      	adds	r2, r3, #1
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80065a0:	3b01      	subs	r3, #1
 80065a2:	b29a      	uxth	r2, r3
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065ac:	b29b      	uxth	r3, r3
 80065ae:	3b01      	subs	r3, #1
 80065b0:	b29a      	uxth	r2, r3
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80065b6:	e117      	b.n	80067e8 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80065bc:	2b02      	cmp	r3, #2
 80065be:	d14e      	bne.n	800665e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80065c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065c2:	9300      	str	r3, [sp, #0]
 80065c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065c6:	2200      	movs	r2, #0
 80065c8:	4906      	ldr	r1, [pc, #24]	@ (80065e4 <HAL_I2C_Mem_Read+0x22c>)
 80065ca:	68f8      	ldr	r0, [r7, #12]
 80065cc:	f000 fd22 	bl	8007014 <I2C_WaitOnFlagUntilTimeout>
 80065d0:	4603      	mov	r3, r0
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d008      	beq.n	80065e8 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80065d6:	2301      	movs	r3, #1
 80065d8:	e11a      	b.n	8006810 <HAL_I2C_Mem_Read+0x458>
 80065da:	bf00      	nop
 80065dc:	00100002 	.word	0x00100002
 80065e0:	ffff0000 	.word	0xffff0000
 80065e4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	681a      	ldr	r2, [r3, #0]
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80065f6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	691a      	ldr	r2, [r3, #16]
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006602:	b2d2      	uxtb	r2, r2
 8006604:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800660a:	1c5a      	adds	r2, r3, #1
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006614:	3b01      	subs	r3, #1
 8006616:	b29a      	uxth	r2, r3
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006620:	b29b      	uxth	r3, r3
 8006622:	3b01      	subs	r3, #1
 8006624:	b29a      	uxth	r2, r3
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	691a      	ldr	r2, [r3, #16]
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006634:	b2d2      	uxtb	r2, r2
 8006636:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800663c:	1c5a      	adds	r2, r3, #1
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006646:	3b01      	subs	r3, #1
 8006648:	b29a      	uxth	r2, r3
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006652:	b29b      	uxth	r3, r3
 8006654:	3b01      	subs	r3, #1
 8006656:	b29a      	uxth	r2, r3
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800665c:	e0c4      	b.n	80067e8 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800665e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006660:	9300      	str	r3, [sp, #0]
 8006662:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006664:	2200      	movs	r2, #0
 8006666:	496c      	ldr	r1, [pc, #432]	@ (8006818 <HAL_I2C_Mem_Read+0x460>)
 8006668:	68f8      	ldr	r0, [r7, #12]
 800666a:	f000 fcd3 	bl	8007014 <I2C_WaitOnFlagUntilTimeout>
 800666e:	4603      	mov	r3, r0
 8006670:	2b00      	cmp	r3, #0
 8006672:	d001      	beq.n	8006678 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006674:	2301      	movs	r3, #1
 8006676:	e0cb      	b.n	8006810 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	681a      	ldr	r2, [r3, #0]
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006686:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	691a      	ldr	r2, [r3, #16]
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006692:	b2d2      	uxtb	r2, r2
 8006694:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800669a:	1c5a      	adds	r2, r3, #1
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80066a4:	3b01      	subs	r3, #1
 80066a6:	b29a      	uxth	r2, r3
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066b0:	b29b      	uxth	r3, r3
 80066b2:	3b01      	subs	r3, #1
 80066b4:	b29a      	uxth	r2, r3
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80066ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066bc:	9300      	str	r3, [sp, #0]
 80066be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066c0:	2200      	movs	r2, #0
 80066c2:	4955      	ldr	r1, [pc, #340]	@ (8006818 <HAL_I2C_Mem_Read+0x460>)
 80066c4:	68f8      	ldr	r0, [r7, #12]
 80066c6:	f000 fca5 	bl	8007014 <I2C_WaitOnFlagUntilTimeout>
 80066ca:	4603      	mov	r3, r0
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d001      	beq.n	80066d4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80066d0:	2301      	movs	r3, #1
 80066d2:	e09d      	b.n	8006810 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	681a      	ldr	r2, [r3, #0]
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80066e2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	691a      	ldr	r2, [r3, #16]
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066ee:	b2d2      	uxtb	r2, r2
 80066f0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066f6:	1c5a      	adds	r2, r3, #1
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006700:	3b01      	subs	r3, #1
 8006702:	b29a      	uxth	r2, r3
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800670c:	b29b      	uxth	r3, r3
 800670e:	3b01      	subs	r3, #1
 8006710:	b29a      	uxth	r2, r3
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	691a      	ldr	r2, [r3, #16]
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006720:	b2d2      	uxtb	r2, r2
 8006722:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006728:	1c5a      	adds	r2, r3, #1
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006732:	3b01      	subs	r3, #1
 8006734:	b29a      	uxth	r2, r3
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800673e:	b29b      	uxth	r3, r3
 8006740:	3b01      	subs	r3, #1
 8006742:	b29a      	uxth	r2, r3
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006748:	e04e      	b.n	80067e8 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800674a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800674c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800674e:	68f8      	ldr	r0, [r7, #12]
 8006750:	f000 fe0a 	bl	8007368 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006754:	4603      	mov	r3, r0
 8006756:	2b00      	cmp	r3, #0
 8006758:	d001      	beq.n	800675e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800675a:	2301      	movs	r3, #1
 800675c:	e058      	b.n	8006810 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	691a      	ldr	r2, [r3, #16]
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006768:	b2d2      	uxtb	r2, r2
 800676a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006770:	1c5a      	adds	r2, r3, #1
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800677a:	3b01      	subs	r3, #1
 800677c:	b29a      	uxth	r2, r3
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006786:	b29b      	uxth	r3, r3
 8006788:	3b01      	subs	r3, #1
 800678a:	b29a      	uxth	r2, r3
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	695b      	ldr	r3, [r3, #20]
 8006796:	f003 0304 	and.w	r3, r3, #4
 800679a:	2b04      	cmp	r3, #4
 800679c:	d124      	bne.n	80067e8 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80067a2:	2b03      	cmp	r3, #3
 80067a4:	d107      	bne.n	80067b6 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	681a      	ldr	r2, [r3, #0]
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80067b4:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	691a      	ldr	r2, [r3, #16]
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067c0:	b2d2      	uxtb	r2, r2
 80067c2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067c8:	1c5a      	adds	r2, r3, #1
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80067d2:	3b01      	subs	r3, #1
 80067d4:	b29a      	uxth	r2, r3
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80067de:	b29b      	uxth	r3, r3
 80067e0:	3b01      	subs	r3, #1
 80067e2:	b29a      	uxth	r2, r3
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	f47f aeb6 	bne.w	800655e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	2220      	movs	r2, #32
 80067f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	2200      	movs	r2, #0
 80067fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	2200      	movs	r2, #0
 8006806:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800680a:	2300      	movs	r3, #0
 800680c:	e000      	b.n	8006810 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800680e:	2302      	movs	r3, #2
  }
}
 8006810:	4618      	mov	r0, r3
 8006812:	3728      	adds	r7, #40	@ 0x28
 8006814:	46bd      	mov	sp, r7
 8006816:	bd80      	pop	{r7, pc}
 8006818:	00010004 	.word	0x00010004

0800681c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800681c:	b580      	push	{r7, lr}
 800681e:	b08a      	sub	sp, #40	@ 0x28
 8006820:	af02      	add	r7, sp, #8
 8006822:	60f8      	str	r0, [r7, #12]
 8006824:	607a      	str	r2, [r7, #4]
 8006826:	603b      	str	r3, [r7, #0]
 8006828:	460b      	mov	r3, r1
 800682a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800682c:	f7fe f982 	bl	8004b34 <HAL_GetTick>
 8006830:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8006832:	2300      	movs	r3, #0
 8006834:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800683c:	b2db      	uxtb	r3, r3
 800683e:	2b20      	cmp	r3, #32
 8006840:	f040 8111 	bne.w	8006a66 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006844:	69fb      	ldr	r3, [r7, #28]
 8006846:	9300      	str	r3, [sp, #0]
 8006848:	2319      	movs	r3, #25
 800684a:	2201      	movs	r2, #1
 800684c:	4988      	ldr	r1, [pc, #544]	@ (8006a70 <HAL_I2C_IsDeviceReady+0x254>)
 800684e:	68f8      	ldr	r0, [r7, #12]
 8006850:	f000 fbe0 	bl	8007014 <I2C_WaitOnFlagUntilTimeout>
 8006854:	4603      	mov	r3, r0
 8006856:	2b00      	cmp	r3, #0
 8006858:	d001      	beq.n	800685e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800685a:	2302      	movs	r3, #2
 800685c:	e104      	b.n	8006a68 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006864:	2b01      	cmp	r3, #1
 8006866:	d101      	bne.n	800686c <HAL_I2C_IsDeviceReady+0x50>
 8006868:	2302      	movs	r3, #2
 800686a:	e0fd      	b.n	8006a68 <HAL_I2C_IsDeviceReady+0x24c>
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	2201      	movs	r2, #1
 8006870:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	f003 0301 	and.w	r3, r3, #1
 800687e:	2b01      	cmp	r3, #1
 8006880:	d007      	beq.n	8006892 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	681a      	ldr	r2, [r3, #0]
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	f042 0201 	orr.w	r2, r2, #1
 8006890:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	681a      	ldr	r2, [r3, #0]
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80068a0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	2224      	movs	r2, #36	@ 0x24
 80068a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	2200      	movs	r2, #0
 80068ae:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	4a70      	ldr	r2, [pc, #448]	@ (8006a74 <HAL_I2C_IsDeviceReady+0x258>)
 80068b4:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	681a      	ldr	r2, [r3, #0]
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80068c4:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80068c6:	69fb      	ldr	r3, [r7, #28]
 80068c8:	9300      	str	r3, [sp, #0]
 80068ca:	683b      	ldr	r3, [r7, #0]
 80068cc:	2200      	movs	r2, #0
 80068ce:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80068d2:	68f8      	ldr	r0, [r7, #12]
 80068d4:	f000 fb9e 	bl	8007014 <I2C_WaitOnFlagUntilTimeout>
 80068d8:	4603      	mov	r3, r0
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d00d      	beq.n	80068fa <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80068ec:	d103      	bne.n	80068f6 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80068f4:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 80068f6:	2303      	movs	r3, #3
 80068f8:	e0b6      	b.n	8006a68 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80068fa:	897b      	ldrh	r3, [r7, #10]
 80068fc:	b2db      	uxtb	r3, r3
 80068fe:	461a      	mov	r2, r3
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006908:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800690a:	f7fe f913 	bl	8004b34 <HAL_GetTick>
 800690e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	695b      	ldr	r3, [r3, #20]
 8006916:	f003 0302 	and.w	r3, r3, #2
 800691a:	2b02      	cmp	r3, #2
 800691c:	bf0c      	ite	eq
 800691e:	2301      	moveq	r3, #1
 8006920:	2300      	movne	r3, #0
 8006922:	b2db      	uxtb	r3, r3
 8006924:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	695b      	ldr	r3, [r3, #20]
 800692c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006930:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006934:	bf0c      	ite	eq
 8006936:	2301      	moveq	r3, #1
 8006938:	2300      	movne	r3, #0
 800693a:	b2db      	uxtb	r3, r3
 800693c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800693e:	e025      	b.n	800698c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006940:	f7fe f8f8 	bl	8004b34 <HAL_GetTick>
 8006944:	4602      	mov	r2, r0
 8006946:	69fb      	ldr	r3, [r7, #28]
 8006948:	1ad3      	subs	r3, r2, r3
 800694a:	683a      	ldr	r2, [r7, #0]
 800694c:	429a      	cmp	r2, r3
 800694e:	d302      	bcc.n	8006956 <HAL_I2C_IsDeviceReady+0x13a>
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	2b00      	cmp	r3, #0
 8006954:	d103      	bne.n	800695e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	22a0      	movs	r2, #160	@ 0xa0
 800695a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	695b      	ldr	r3, [r3, #20]
 8006964:	f003 0302 	and.w	r3, r3, #2
 8006968:	2b02      	cmp	r3, #2
 800696a:	bf0c      	ite	eq
 800696c:	2301      	moveq	r3, #1
 800696e:	2300      	movne	r3, #0
 8006970:	b2db      	uxtb	r3, r3
 8006972:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	695b      	ldr	r3, [r3, #20]
 800697a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800697e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006982:	bf0c      	ite	eq
 8006984:	2301      	moveq	r3, #1
 8006986:	2300      	movne	r3, #0
 8006988:	b2db      	uxtb	r3, r3
 800698a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006992:	b2db      	uxtb	r3, r3
 8006994:	2ba0      	cmp	r3, #160	@ 0xa0
 8006996:	d005      	beq.n	80069a4 <HAL_I2C_IsDeviceReady+0x188>
 8006998:	7dfb      	ldrb	r3, [r7, #23]
 800699a:	2b00      	cmp	r3, #0
 800699c:	d102      	bne.n	80069a4 <HAL_I2C_IsDeviceReady+0x188>
 800699e:	7dbb      	ldrb	r3, [r7, #22]
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d0cd      	beq.n	8006940 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	2220      	movs	r2, #32
 80069a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	695b      	ldr	r3, [r3, #20]
 80069b2:	f003 0302 	and.w	r3, r3, #2
 80069b6:	2b02      	cmp	r3, #2
 80069b8:	d129      	bne.n	8006a0e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	681a      	ldr	r2, [r3, #0]
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80069c8:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80069ca:	2300      	movs	r3, #0
 80069cc:	613b      	str	r3, [r7, #16]
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	695b      	ldr	r3, [r3, #20]
 80069d4:	613b      	str	r3, [r7, #16]
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	699b      	ldr	r3, [r3, #24]
 80069dc:	613b      	str	r3, [r7, #16]
 80069de:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80069e0:	69fb      	ldr	r3, [r7, #28]
 80069e2:	9300      	str	r3, [sp, #0]
 80069e4:	2319      	movs	r3, #25
 80069e6:	2201      	movs	r2, #1
 80069e8:	4921      	ldr	r1, [pc, #132]	@ (8006a70 <HAL_I2C_IsDeviceReady+0x254>)
 80069ea:	68f8      	ldr	r0, [r7, #12]
 80069ec:	f000 fb12 	bl	8007014 <I2C_WaitOnFlagUntilTimeout>
 80069f0:	4603      	mov	r3, r0
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d001      	beq.n	80069fa <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80069f6:	2301      	movs	r3, #1
 80069f8:	e036      	b.n	8006a68 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	2220      	movs	r2, #32
 80069fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	2200      	movs	r2, #0
 8006a06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	e02c      	b.n	8006a68 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	681a      	ldr	r2, [r3, #0]
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006a1c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006a26:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006a28:	69fb      	ldr	r3, [r7, #28]
 8006a2a:	9300      	str	r3, [sp, #0]
 8006a2c:	2319      	movs	r3, #25
 8006a2e:	2201      	movs	r2, #1
 8006a30:	490f      	ldr	r1, [pc, #60]	@ (8006a70 <HAL_I2C_IsDeviceReady+0x254>)
 8006a32:	68f8      	ldr	r0, [r7, #12]
 8006a34:	f000 faee 	bl	8007014 <I2C_WaitOnFlagUntilTimeout>
 8006a38:	4603      	mov	r3, r0
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d001      	beq.n	8006a42 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8006a3e:	2301      	movs	r3, #1
 8006a40:	e012      	b.n	8006a68 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8006a42:	69bb      	ldr	r3, [r7, #24]
 8006a44:	3301      	adds	r3, #1
 8006a46:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8006a48:	69ba      	ldr	r2, [r7, #24]
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	429a      	cmp	r2, r3
 8006a4e:	f4ff af32 	bcc.w	80068b6 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	2220      	movs	r2, #32
 8006a56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8006a62:	2301      	movs	r3, #1
 8006a64:	e000      	b.n	8006a68 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8006a66:	2302      	movs	r3, #2
  }
}
 8006a68:	4618      	mov	r0, r3
 8006a6a:	3720      	adds	r7, #32
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	bd80      	pop	{r7, pc}
 8006a70:	00100002 	.word	0x00100002
 8006a74:	ffff0000 	.word	0xffff0000

08006a78 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b088      	sub	sp, #32
 8006a7c:	af02      	add	r7, sp, #8
 8006a7e:	60f8      	str	r0, [r7, #12]
 8006a80:	607a      	str	r2, [r7, #4]
 8006a82:	603b      	str	r3, [r7, #0]
 8006a84:	460b      	mov	r3, r1
 8006a86:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a8c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006a8e:	697b      	ldr	r3, [r7, #20]
 8006a90:	2b08      	cmp	r3, #8
 8006a92:	d006      	beq.n	8006aa2 <I2C_MasterRequestWrite+0x2a>
 8006a94:	697b      	ldr	r3, [r7, #20]
 8006a96:	2b01      	cmp	r3, #1
 8006a98:	d003      	beq.n	8006aa2 <I2C_MasterRequestWrite+0x2a>
 8006a9a:	697b      	ldr	r3, [r7, #20]
 8006a9c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006aa0:	d108      	bne.n	8006ab4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	681a      	ldr	r2, [r3, #0]
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006ab0:	601a      	str	r2, [r3, #0]
 8006ab2:	e00b      	b.n	8006acc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ab8:	2b12      	cmp	r3, #18
 8006aba:	d107      	bne.n	8006acc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	681a      	ldr	r2, [r3, #0]
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006aca:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006acc:	683b      	ldr	r3, [r7, #0]
 8006ace:	9300      	str	r3, [sp, #0]
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006ad8:	68f8      	ldr	r0, [r7, #12]
 8006ada:	f000 fa9b 	bl	8007014 <I2C_WaitOnFlagUntilTimeout>
 8006ade:	4603      	mov	r3, r0
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d00d      	beq.n	8006b00 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006aee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006af2:	d103      	bne.n	8006afc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006afa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006afc:	2303      	movs	r3, #3
 8006afe:	e035      	b.n	8006b6c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	691b      	ldr	r3, [r3, #16]
 8006b04:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006b08:	d108      	bne.n	8006b1c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006b0a:	897b      	ldrh	r3, [r7, #10]
 8006b0c:	b2db      	uxtb	r3, r3
 8006b0e:	461a      	mov	r2, r3
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006b18:	611a      	str	r2, [r3, #16]
 8006b1a:	e01b      	b.n	8006b54 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006b1c:	897b      	ldrh	r3, [r7, #10]
 8006b1e:	11db      	asrs	r3, r3, #7
 8006b20:	b2db      	uxtb	r3, r3
 8006b22:	f003 0306 	and.w	r3, r3, #6
 8006b26:	b2db      	uxtb	r3, r3
 8006b28:	f063 030f 	orn	r3, r3, #15
 8006b2c:	b2da      	uxtb	r2, r3
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	687a      	ldr	r2, [r7, #4]
 8006b38:	490e      	ldr	r1, [pc, #56]	@ (8006b74 <I2C_MasterRequestWrite+0xfc>)
 8006b3a:	68f8      	ldr	r0, [r7, #12]
 8006b3c:	f000 fae4 	bl	8007108 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006b40:	4603      	mov	r3, r0
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d001      	beq.n	8006b4a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8006b46:	2301      	movs	r3, #1
 8006b48:	e010      	b.n	8006b6c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006b4a:	897b      	ldrh	r3, [r7, #10]
 8006b4c:	b2da      	uxtb	r2, r3
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	687a      	ldr	r2, [r7, #4]
 8006b58:	4907      	ldr	r1, [pc, #28]	@ (8006b78 <I2C_MasterRequestWrite+0x100>)
 8006b5a:	68f8      	ldr	r0, [r7, #12]
 8006b5c:	f000 fad4 	bl	8007108 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006b60:	4603      	mov	r3, r0
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d001      	beq.n	8006b6a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8006b66:	2301      	movs	r3, #1
 8006b68:	e000      	b.n	8006b6c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8006b6a:	2300      	movs	r3, #0
}
 8006b6c:	4618      	mov	r0, r3
 8006b6e:	3718      	adds	r7, #24
 8006b70:	46bd      	mov	sp, r7
 8006b72:	bd80      	pop	{r7, pc}
 8006b74:	00010008 	.word	0x00010008
 8006b78:	00010002 	.word	0x00010002

08006b7c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b088      	sub	sp, #32
 8006b80:	af02      	add	r7, sp, #8
 8006b82:	60f8      	str	r0, [r7, #12]
 8006b84:	607a      	str	r2, [r7, #4]
 8006b86:	603b      	str	r3, [r7, #0]
 8006b88:	460b      	mov	r3, r1
 8006b8a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b90:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	681a      	ldr	r2, [r3, #0]
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006ba0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006ba2:	697b      	ldr	r3, [r7, #20]
 8006ba4:	2b08      	cmp	r3, #8
 8006ba6:	d006      	beq.n	8006bb6 <I2C_MasterRequestRead+0x3a>
 8006ba8:	697b      	ldr	r3, [r7, #20]
 8006baa:	2b01      	cmp	r3, #1
 8006bac:	d003      	beq.n	8006bb6 <I2C_MasterRequestRead+0x3a>
 8006bae:	697b      	ldr	r3, [r7, #20]
 8006bb0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006bb4:	d108      	bne.n	8006bc8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	681a      	ldr	r2, [r3, #0]
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006bc4:	601a      	str	r2, [r3, #0]
 8006bc6:	e00b      	b.n	8006be0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bcc:	2b11      	cmp	r3, #17
 8006bce:	d107      	bne.n	8006be0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	681a      	ldr	r2, [r3, #0]
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006bde:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006be0:	683b      	ldr	r3, [r7, #0]
 8006be2:	9300      	str	r3, [sp, #0]
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2200      	movs	r2, #0
 8006be8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006bec:	68f8      	ldr	r0, [r7, #12]
 8006bee:	f000 fa11 	bl	8007014 <I2C_WaitOnFlagUntilTimeout>
 8006bf2:	4603      	mov	r3, r0
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d00d      	beq.n	8006c14 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c02:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c06:	d103      	bne.n	8006c10 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006c0e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006c10:	2303      	movs	r3, #3
 8006c12:	e079      	b.n	8006d08 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	691b      	ldr	r3, [r3, #16]
 8006c18:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006c1c:	d108      	bne.n	8006c30 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006c1e:	897b      	ldrh	r3, [r7, #10]
 8006c20:	b2db      	uxtb	r3, r3
 8006c22:	f043 0301 	orr.w	r3, r3, #1
 8006c26:	b2da      	uxtb	r2, r3
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	611a      	str	r2, [r3, #16]
 8006c2e:	e05f      	b.n	8006cf0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006c30:	897b      	ldrh	r3, [r7, #10]
 8006c32:	11db      	asrs	r3, r3, #7
 8006c34:	b2db      	uxtb	r3, r3
 8006c36:	f003 0306 	and.w	r3, r3, #6
 8006c3a:	b2db      	uxtb	r3, r3
 8006c3c:	f063 030f 	orn	r3, r3, #15
 8006c40:	b2da      	uxtb	r2, r3
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006c48:	683b      	ldr	r3, [r7, #0]
 8006c4a:	687a      	ldr	r2, [r7, #4]
 8006c4c:	4930      	ldr	r1, [pc, #192]	@ (8006d10 <I2C_MasterRequestRead+0x194>)
 8006c4e:	68f8      	ldr	r0, [r7, #12]
 8006c50:	f000 fa5a 	bl	8007108 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006c54:	4603      	mov	r3, r0
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d001      	beq.n	8006c5e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8006c5a:	2301      	movs	r3, #1
 8006c5c:	e054      	b.n	8006d08 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006c5e:	897b      	ldrh	r3, [r7, #10]
 8006c60:	b2da      	uxtb	r2, r3
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	687a      	ldr	r2, [r7, #4]
 8006c6c:	4929      	ldr	r1, [pc, #164]	@ (8006d14 <I2C_MasterRequestRead+0x198>)
 8006c6e:	68f8      	ldr	r0, [r7, #12]
 8006c70:	f000 fa4a 	bl	8007108 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006c74:	4603      	mov	r3, r0
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d001      	beq.n	8006c7e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8006c7a:	2301      	movs	r3, #1
 8006c7c:	e044      	b.n	8006d08 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c7e:	2300      	movs	r3, #0
 8006c80:	613b      	str	r3, [r7, #16]
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	695b      	ldr	r3, [r3, #20]
 8006c88:	613b      	str	r3, [r7, #16]
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	699b      	ldr	r3, [r3, #24]
 8006c90:	613b      	str	r3, [r7, #16]
 8006c92:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	681a      	ldr	r2, [r3, #0]
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006ca2:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006ca4:	683b      	ldr	r3, [r7, #0]
 8006ca6:	9300      	str	r3, [sp, #0]
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2200      	movs	r2, #0
 8006cac:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006cb0:	68f8      	ldr	r0, [r7, #12]
 8006cb2:	f000 f9af 	bl	8007014 <I2C_WaitOnFlagUntilTimeout>
 8006cb6:	4603      	mov	r3, r0
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d00d      	beq.n	8006cd8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006cc6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006cca:	d103      	bne.n	8006cd4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006cd2:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8006cd4:	2303      	movs	r3, #3
 8006cd6:	e017      	b.n	8006d08 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8006cd8:	897b      	ldrh	r3, [r7, #10]
 8006cda:	11db      	asrs	r3, r3, #7
 8006cdc:	b2db      	uxtb	r3, r3
 8006cde:	f003 0306 	and.w	r3, r3, #6
 8006ce2:	b2db      	uxtb	r3, r3
 8006ce4:	f063 030e 	orn	r3, r3, #14
 8006ce8:	b2da      	uxtb	r2, r3
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006cf0:	683b      	ldr	r3, [r7, #0]
 8006cf2:	687a      	ldr	r2, [r7, #4]
 8006cf4:	4907      	ldr	r1, [pc, #28]	@ (8006d14 <I2C_MasterRequestRead+0x198>)
 8006cf6:	68f8      	ldr	r0, [r7, #12]
 8006cf8:	f000 fa06 	bl	8007108 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006cfc:	4603      	mov	r3, r0
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d001      	beq.n	8006d06 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8006d02:	2301      	movs	r3, #1
 8006d04:	e000      	b.n	8006d08 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8006d06:	2300      	movs	r3, #0
}
 8006d08:	4618      	mov	r0, r3
 8006d0a:	3718      	adds	r7, #24
 8006d0c:	46bd      	mov	sp, r7
 8006d0e:	bd80      	pop	{r7, pc}
 8006d10:	00010008 	.word	0x00010008
 8006d14:	00010002 	.word	0x00010002

08006d18 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	b088      	sub	sp, #32
 8006d1c:	af02      	add	r7, sp, #8
 8006d1e:	60f8      	str	r0, [r7, #12]
 8006d20:	4608      	mov	r0, r1
 8006d22:	4611      	mov	r1, r2
 8006d24:	461a      	mov	r2, r3
 8006d26:	4603      	mov	r3, r0
 8006d28:	817b      	strh	r3, [r7, #10]
 8006d2a:	460b      	mov	r3, r1
 8006d2c:	813b      	strh	r3, [r7, #8]
 8006d2e:	4613      	mov	r3, r2
 8006d30:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	681a      	ldr	r2, [r3, #0]
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006d40:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006d42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d44:	9300      	str	r3, [sp, #0]
 8006d46:	6a3b      	ldr	r3, [r7, #32]
 8006d48:	2200      	movs	r2, #0
 8006d4a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006d4e:	68f8      	ldr	r0, [r7, #12]
 8006d50:	f000 f960 	bl	8007014 <I2C_WaitOnFlagUntilTimeout>
 8006d54:	4603      	mov	r3, r0
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d00d      	beq.n	8006d76 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d64:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006d68:	d103      	bne.n	8006d72 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006d70:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006d72:	2303      	movs	r3, #3
 8006d74:	e05f      	b.n	8006e36 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006d76:	897b      	ldrh	r3, [r7, #10]
 8006d78:	b2db      	uxtb	r3, r3
 8006d7a:	461a      	mov	r2, r3
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006d84:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d88:	6a3a      	ldr	r2, [r7, #32]
 8006d8a:	492d      	ldr	r1, [pc, #180]	@ (8006e40 <I2C_RequestMemoryWrite+0x128>)
 8006d8c:	68f8      	ldr	r0, [r7, #12]
 8006d8e:	f000 f9bb 	bl	8007108 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006d92:	4603      	mov	r3, r0
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d001      	beq.n	8006d9c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006d98:	2301      	movs	r3, #1
 8006d9a:	e04c      	b.n	8006e36 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006d9c:	2300      	movs	r3, #0
 8006d9e:	617b      	str	r3, [r7, #20]
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	695b      	ldr	r3, [r3, #20]
 8006da6:	617b      	str	r3, [r7, #20]
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	699b      	ldr	r3, [r3, #24]
 8006dae:	617b      	str	r3, [r7, #20]
 8006db0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006db2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006db4:	6a39      	ldr	r1, [r7, #32]
 8006db6:	68f8      	ldr	r0, [r7, #12]
 8006db8:	f000 fa46 	bl	8007248 <I2C_WaitOnTXEFlagUntilTimeout>
 8006dbc:	4603      	mov	r3, r0
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d00d      	beq.n	8006dde <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dc6:	2b04      	cmp	r3, #4
 8006dc8:	d107      	bne.n	8006dda <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	681a      	ldr	r2, [r3, #0]
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006dd8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006dda:	2301      	movs	r3, #1
 8006ddc:	e02b      	b.n	8006e36 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006dde:	88fb      	ldrh	r3, [r7, #6]
 8006de0:	2b01      	cmp	r3, #1
 8006de2:	d105      	bne.n	8006df0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006de4:	893b      	ldrh	r3, [r7, #8]
 8006de6:	b2da      	uxtb	r2, r3
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	611a      	str	r2, [r3, #16]
 8006dee:	e021      	b.n	8006e34 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006df0:	893b      	ldrh	r3, [r7, #8]
 8006df2:	0a1b      	lsrs	r3, r3, #8
 8006df4:	b29b      	uxth	r3, r3
 8006df6:	b2da      	uxtb	r2, r3
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006dfe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e00:	6a39      	ldr	r1, [r7, #32]
 8006e02:	68f8      	ldr	r0, [r7, #12]
 8006e04:	f000 fa20 	bl	8007248 <I2C_WaitOnTXEFlagUntilTimeout>
 8006e08:	4603      	mov	r3, r0
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d00d      	beq.n	8006e2a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e12:	2b04      	cmp	r3, #4
 8006e14:	d107      	bne.n	8006e26 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	681a      	ldr	r2, [r3, #0]
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006e24:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006e26:	2301      	movs	r3, #1
 8006e28:	e005      	b.n	8006e36 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006e2a:	893b      	ldrh	r3, [r7, #8]
 8006e2c:	b2da      	uxtb	r2, r3
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006e34:	2300      	movs	r3, #0
}
 8006e36:	4618      	mov	r0, r3
 8006e38:	3718      	adds	r7, #24
 8006e3a:	46bd      	mov	sp, r7
 8006e3c:	bd80      	pop	{r7, pc}
 8006e3e:	bf00      	nop
 8006e40:	00010002 	.word	0x00010002

08006e44 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006e44:	b580      	push	{r7, lr}
 8006e46:	b088      	sub	sp, #32
 8006e48:	af02      	add	r7, sp, #8
 8006e4a:	60f8      	str	r0, [r7, #12]
 8006e4c:	4608      	mov	r0, r1
 8006e4e:	4611      	mov	r1, r2
 8006e50:	461a      	mov	r2, r3
 8006e52:	4603      	mov	r3, r0
 8006e54:	817b      	strh	r3, [r7, #10]
 8006e56:	460b      	mov	r3, r1
 8006e58:	813b      	strh	r3, [r7, #8]
 8006e5a:	4613      	mov	r3, r2
 8006e5c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	681a      	ldr	r2, [r3, #0]
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006e6c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	681a      	ldr	r2, [r3, #0]
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006e7c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e80:	9300      	str	r3, [sp, #0]
 8006e82:	6a3b      	ldr	r3, [r7, #32]
 8006e84:	2200      	movs	r2, #0
 8006e86:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006e8a:	68f8      	ldr	r0, [r7, #12]
 8006e8c:	f000 f8c2 	bl	8007014 <I2C_WaitOnFlagUntilTimeout>
 8006e90:	4603      	mov	r3, r0
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d00d      	beq.n	8006eb2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ea0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006ea4:	d103      	bne.n	8006eae <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006eac:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006eae:	2303      	movs	r3, #3
 8006eb0:	e0aa      	b.n	8007008 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006eb2:	897b      	ldrh	r3, [r7, #10]
 8006eb4:	b2db      	uxtb	r3, r3
 8006eb6:	461a      	mov	r2, r3
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006ec0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ec4:	6a3a      	ldr	r2, [r7, #32]
 8006ec6:	4952      	ldr	r1, [pc, #328]	@ (8007010 <I2C_RequestMemoryRead+0x1cc>)
 8006ec8:	68f8      	ldr	r0, [r7, #12]
 8006eca:	f000 f91d 	bl	8007108 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006ece:	4603      	mov	r3, r0
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d001      	beq.n	8006ed8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006ed4:	2301      	movs	r3, #1
 8006ed6:	e097      	b.n	8007008 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006ed8:	2300      	movs	r3, #0
 8006eda:	617b      	str	r3, [r7, #20]
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	695b      	ldr	r3, [r3, #20]
 8006ee2:	617b      	str	r3, [r7, #20]
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	699b      	ldr	r3, [r3, #24]
 8006eea:	617b      	str	r3, [r7, #20]
 8006eec:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006eee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ef0:	6a39      	ldr	r1, [r7, #32]
 8006ef2:	68f8      	ldr	r0, [r7, #12]
 8006ef4:	f000 f9a8 	bl	8007248 <I2C_WaitOnTXEFlagUntilTimeout>
 8006ef8:	4603      	mov	r3, r0
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d00d      	beq.n	8006f1a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f02:	2b04      	cmp	r3, #4
 8006f04:	d107      	bne.n	8006f16 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	681a      	ldr	r2, [r3, #0]
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006f14:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006f16:	2301      	movs	r3, #1
 8006f18:	e076      	b.n	8007008 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006f1a:	88fb      	ldrh	r3, [r7, #6]
 8006f1c:	2b01      	cmp	r3, #1
 8006f1e:	d105      	bne.n	8006f2c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006f20:	893b      	ldrh	r3, [r7, #8]
 8006f22:	b2da      	uxtb	r2, r3
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	611a      	str	r2, [r3, #16]
 8006f2a:	e021      	b.n	8006f70 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006f2c:	893b      	ldrh	r3, [r7, #8]
 8006f2e:	0a1b      	lsrs	r3, r3, #8
 8006f30:	b29b      	uxth	r3, r3
 8006f32:	b2da      	uxtb	r2, r3
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006f3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f3c:	6a39      	ldr	r1, [r7, #32]
 8006f3e:	68f8      	ldr	r0, [r7, #12]
 8006f40:	f000 f982 	bl	8007248 <I2C_WaitOnTXEFlagUntilTimeout>
 8006f44:	4603      	mov	r3, r0
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d00d      	beq.n	8006f66 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f4e:	2b04      	cmp	r3, #4
 8006f50:	d107      	bne.n	8006f62 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	681a      	ldr	r2, [r3, #0]
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006f60:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006f62:	2301      	movs	r3, #1
 8006f64:	e050      	b.n	8007008 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006f66:	893b      	ldrh	r3, [r7, #8]
 8006f68:	b2da      	uxtb	r2, r3
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006f70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f72:	6a39      	ldr	r1, [r7, #32]
 8006f74:	68f8      	ldr	r0, [r7, #12]
 8006f76:	f000 f967 	bl	8007248 <I2C_WaitOnTXEFlagUntilTimeout>
 8006f7a:	4603      	mov	r3, r0
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d00d      	beq.n	8006f9c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f84:	2b04      	cmp	r3, #4
 8006f86:	d107      	bne.n	8006f98 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	681a      	ldr	r2, [r3, #0]
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006f96:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006f98:	2301      	movs	r3, #1
 8006f9a:	e035      	b.n	8007008 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	681a      	ldr	r2, [r3, #0]
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006faa:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006fac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fae:	9300      	str	r3, [sp, #0]
 8006fb0:	6a3b      	ldr	r3, [r7, #32]
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006fb8:	68f8      	ldr	r0, [r7, #12]
 8006fba:	f000 f82b 	bl	8007014 <I2C_WaitOnFlagUntilTimeout>
 8006fbe:	4603      	mov	r3, r0
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d00d      	beq.n	8006fe0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006fce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006fd2:	d103      	bne.n	8006fdc <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006fda:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006fdc:	2303      	movs	r3, #3
 8006fde:	e013      	b.n	8007008 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006fe0:	897b      	ldrh	r3, [r7, #10]
 8006fe2:	b2db      	uxtb	r3, r3
 8006fe4:	f043 0301 	orr.w	r3, r3, #1
 8006fe8:	b2da      	uxtb	r2, r3
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006ff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ff2:	6a3a      	ldr	r2, [r7, #32]
 8006ff4:	4906      	ldr	r1, [pc, #24]	@ (8007010 <I2C_RequestMemoryRead+0x1cc>)
 8006ff6:	68f8      	ldr	r0, [r7, #12]
 8006ff8:	f000 f886 	bl	8007108 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006ffc:	4603      	mov	r3, r0
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d001      	beq.n	8007006 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8007002:	2301      	movs	r3, #1
 8007004:	e000      	b.n	8007008 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8007006:	2300      	movs	r3, #0
}
 8007008:	4618      	mov	r0, r3
 800700a:	3718      	adds	r7, #24
 800700c:	46bd      	mov	sp, r7
 800700e:	bd80      	pop	{r7, pc}
 8007010:	00010002 	.word	0x00010002

08007014 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007014:	b580      	push	{r7, lr}
 8007016:	b084      	sub	sp, #16
 8007018:	af00      	add	r7, sp, #0
 800701a:	60f8      	str	r0, [r7, #12]
 800701c:	60b9      	str	r1, [r7, #8]
 800701e:	603b      	str	r3, [r7, #0]
 8007020:	4613      	mov	r3, r2
 8007022:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007024:	e048      	b.n	80070b8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007026:	683b      	ldr	r3, [r7, #0]
 8007028:	f1b3 3fff 	cmp.w	r3, #4294967295
 800702c:	d044      	beq.n	80070b8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800702e:	f7fd fd81 	bl	8004b34 <HAL_GetTick>
 8007032:	4602      	mov	r2, r0
 8007034:	69bb      	ldr	r3, [r7, #24]
 8007036:	1ad3      	subs	r3, r2, r3
 8007038:	683a      	ldr	r2, [r7, #0]
 800703a:	429a      	cmp	r2, r3
 800703c:	d302      	bcc.n	8007044 <I2C_WaitOnFlagUntilTimeout+0x30>
 800703e:	683b      	ldr	r3, [r7, #0]
 8007040:	2b00      	cmp	r3, #0
 8007042:	d139      	bne.n	80070b8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007044:	68bb      	ldr	r3, [r7, #8]
 8007046:	0c1b      	lsrs	r3, r3, #16
 8007048:	b2db      	uxtb	r3, r3
 800704a:	2b01      	cmp	r3, #1
 800704c:	d10d      	bne.n	800706a <I2C_WaitOnFlagUntilTimeout+0x56>
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	695b      	ldr	r3, [r3, #20]
 8007054:	43da      	mvns	r2, r3
 8007056:	68bb      	ldr	r3, [r7, #8]
 8007058:	4013      	ands	r3, r2
 800705a:	b29b      	uxth	r3, r3
 800705c:	2b00      	cmp	r3, #0
 800705e:	bf0c      	ite	eq
 8007060:	2301      	moveq	r3, #1
 8007062:	2300      	movne	r3, #0
 8007064:	b2db      	uxtb	r3, r3
 8007066:	461a      	mov	r2, r3
 8007068:	e00c      	b.n	8007084 <I2C_WaitOnFlagUntilTimeout+0x70>
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	699b      	ldr	r3, [r3, #24]
 8007070:	43da      	mvns	r2, r3
 8007072:	68bb      	ldr	r3, [r7, #8]
 8007074:	4013      	ands	r3, r2
 8007076:	b29b      	uxth	r3, r3
 8007078:	2b00      	cmp	r3, #0
 800707a:	bf0c      	ite	eq
 800707c:	2301      	moveq	r3, #1
 800707e:	2300      	movne	r3, #0
 8007080:	b2db      	uxtb	r3, r3
 8007082:	461a      	mov	r2, r3
 8007084:	79fb      	ldrb	r3, [r7, #7]
 8007086:	429a      	cmp	r2, r3
 8007088:	d116      	bne.n	80070b8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	2200      	movs	r2, #0
 800708e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	2220      	movs	r2, #32
 8007094:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	2200      	movs	r2, #0
 800709c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070a4:	f043 0220 	orr.w	r2, r3, #32
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	2200      	movs	r2, #0
 80070b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80070b4:	2301      	movs	r3, #1
 80070b6:	e023      	b.n	8007100 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80070b8:	68bb      	ldr	r3, [r7, #8]
 80070ba:	0c1b      	lsrs	r3, r3, #16
 80070bc:	b2db      	uxtb	r3, r3
 80070be:	2b01      	cmp	r3, #1
 80070c0:	d10d      	bne.n	80070de <I2C_WaitOnFlagUntilTimeout+0xca>
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	695b      	ldr	r3, [r3, #20]
 80070c8:	43da      	mvns	r2, r3
 80070ca:	68bb      	ldr	r3, [r7, #8]
 80070cc:	4013      	ands	r3, r2
 80070ce:	b29b      	uxth	r3, r3
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	bf0c      	ite	eq
 80070d4:	2301      	moveq	r3, #1
 80070d6:	2300      	movne	r3, #0
 80070d8:	b2db      	uxtb	r3, r3
 80070da:	461a      	mov	r2, r3
 80070dc:	e00c      	b.n	80070f8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	699b      	ldr	r3, [r3, #24]
 80070e4:	43da      	mvns	r2, r3
 80070e6:	68bb      	ldr	r3, [r7, #8]
 80070e8:	4013      	ands	r3, r2
 80070ea:	b29b      	uxth	r3, r3
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	bf0c      	ite	eq
 80070f0:	2301      	moveq	r3, #1
 80070f2:	2300      	movne	r3, #0
 80070f4:	b2db      	uxtb	r3, r3
 80070f6:	461a      	mov	r2, r3
 80070f8:	79fb      	ldrb	r3, [r7, #7]
 80070fa:	429a      	cmp	r2, r3
 80070fc:	d093      	beq.n	8007026 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80070fe:	2300      	movs	r3, #0
}
 8007100:	4618      	mov	r0, r3
 8007102:	3710      	adds	r7, #16
 8007104:	46bd      	mov	sp, r7
 8007106:	bd80      	pop	{r7, pc}

08007108 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007108:	b580      	push	{r7, lr}
 800710a:	b084      	sub	sp, #16
 800710c:	af00      	add	r7, sp, #0
 800710e:	60f8      	str	r0, [r7, #12]
 8007110:	60b9      	str	r1, [r7, #8]
 8007112:	607a      	str	r2, [r7, #4]
 8007114:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007116:	e071      	b.n	80071fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	695b      	ldr	r3, [r3, #20]
 800711e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007122:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007126:	d123      	bne.n	8007170 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	681a      	ldr	r2, [r3, #0]
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007136:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007140:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	2200      	movs	r2, #0
 8007146:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	2220      	movs	r2, #32
 800714c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	2200      	movs	r2, #0
 8007154:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800715c:	f043 0204 	orr.w	r2, r3, #4
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	2200      	movs	r2, #0
 8007168:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800716c:	2301      	movs	r3, #1
 800716e:	e067      	b.n	8007240 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007176:	d041      	beq.n	80071fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007178:	f7fd fcdc 	bl	8004b34 <HAL_GetTick>
 800717c:	4602      	mov	r2, r0
 800717e:	683b      	ldr	r3, [r7, #0]
 8007180:	1ad3      	subs	r3, r2, r3
 8007182:	687a      	ldr	r2, [r7, #4]
 8007184:	429a      	cmp	r2, r3
 8007186:	d302      	bcc.n	800718e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2b00      	cmp	r3, #0
 800718c:	d136      	bne.n	80071fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800718e:	68bb      	ldr	r3, [r7, #8]
 8007190:	0c1b      	lsrs	r3, r3, #16
 8007192:	b2db      	uxtb	r3, r3
 8007194:	2b01      	cmp	r3, #1
 8007196:	d10c      	bne.n	80071b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	695b      	ldr	r3, [r3, #20]
 800719e:	43da      	mvns	r2, r3
 80071a0:	68bb      	ldr	r3, [r7, #8]
 80071a2:	4013      	ands	r3, r2
 80071a4:	b29b      	uxth	r3, r3
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	bf14      	ite	ne
 80071aa:	2301      	movne	r3, #1
 80071ac:	2300      	moveq	r3, #0
 80071ae:	b2db      	uxtb	r3, r3
 80071b0:	e00b      	b.n	80071ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	699b      	ldr	r3, [r3, #24]
 80071b8:	43da      	mvns	r2, r3
 80071ba:	68bb      	ldr	r3, [r7, #8]
 80071bc:	4013      	ands	r3, r2
 80071be:	b29b      	uxth	r3, r3
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	bf14      	ite	ne
 80071c4:	2301      	movne	r3, #1
 80071c6:	2300      	moveq	r3, #0
 80071c8:	b2db      	uxtb	r3, r3
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d016      	beq.n	80071fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	2200      	movs	r2, #0
 80071d2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	2220      	movs	r2, #32
 80071d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	2200      	movs	r2, #0
 80071e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071e8:	f043 0220 	orr.w	r2, r3, #32
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	2200      	movs	r2, #0
 80071f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80071f8:	2301      	movs	r3, #1
 80071fa:	e021      	b.n	8007240 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80071fc:	68bb      	ldr	r3, [r7, #8]
 80071fe:	0c1b      	lsrs	r3, r3, #16
 8007200:	b2db      	uxtb	r3, r3
 8007202:	2b01      	cmp	r3, #1
 8007204:	d10c      	bne.n	8007220 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	695b      	ldr	r3, [r3, #20]
 800720c:	43da      	mvns	r2, r3
 800720e:	68bb      	ldr	r3, [r7, #8]
 8007210:	4013      	ands	r3, r2
 8007212:	b29b      	uxth	r3, r3
 8007214:	2b00      	cmp	r3, #0
 8007216:	bf14      	ite	ne
 8007218:	2301      	movne	r3, #1
 800721a:	2300      	moveq	r3, #0
 800721c:	b2db      	uxtb	r3, r3
 800721e:	e00b      	b.n	8007238 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	699b      	ldr	r3, [r3, #24]
 8007226:	43da      	mvns	r2, r3
 8007228:	68bb      	ldr	r3, [r7, #8]
 800722a:	4013      	ands	r3, r2
 800722c:	b29b      	uxth	r3, r3
 800722e:	2b00      	cmp	r3, #0
 8007230:	bf14      	ite	ne
 8007232:	2301      	movne	r3, #1
 8007234:	2300      	moveq	r3, #0
 8007236:	b2db      	uxtb	r3, r3
 8007238:	2b00      	cmp	r3, #0
 800723a:	f47f af6d 	bne.w	8007118 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800723e:	2300      	movs	r3, #0
}
 8007240:	4618      	mov	r0, r3
 8007242:	3710      	adds	r7, #16
 8007244:	46bd      	mov	sp, r7
 8007246:	bd80      	pop	{r7, pc}

08007248 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007248:	b580      	push	{r7, lr}
 800724a:	b084      	sub	sp, #16
 800724c:	af00      	add	r7, sp, #0
 800724e:	60f8      	str	r0, [r7, #12]
 8007250:	60b9      	str	r1, [r7, #8]
 8007252:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007254:	e034      	b.n	80072c0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007256:	68f8      	ldr	r0, [r7, #12]
 8007258:	f000 f8e3 	bl	8007422 <I2C_IsAcknowledgeFailed>
 800725c:	4603      	mov	r3, r0
 800725e:	2b00      	cmp	r3, #0
 8007260:	d001      	beq.n	8007266 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007262:	2301      	movs	r3, #1
 8007264:	e034      	b.n	80072d0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007266:	68bb      	ldr	r3, [r7, #8]
 8007268:	f1b3 3fff 	cmp.w	r3, #4294967295
 800726c:	d028      	beq.n	80072c0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800726e:	f7fd fc61 	bl	8004b34 <HAL_GetTick>
 8007272:	4602      	mov	r2, r0
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	1ad3      	subs	r3, r2, r3
 8007278:	68ba      	ldr	r2, [r7, #8]
 800727a:	429a      	cmp	r2, r3
 800727c:	d302      	bcc.n	8007284 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800727e:	68bb      	ldr	r3, [r7, #8]
 8007280:	2b00      	cmp	r3, #0
 8007282:	d11d      	bne.n	80072c0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	695b      	ldr	r3, [r3, #20]
 800728a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800728e:	2b80      	cmp	r3, #128	@ 0x80
 8007290:	d016      	beq.n	80072c0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	2200      	movs	r2, #0
 8007296:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	2220      	movs	r2, #32
 800729c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	2200      	movs	r2, #0
 80072a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072ac:	f043 0220 	orr.w	r2, r3, #32
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	2200      	movs	r2, #0
 80072b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80072bc:	2301      	movs	r3, #1
 80072be:	e007      	b.n	80072d0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	695b      	ldr	r3, [r3, #20]
 80072c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80072ca:	2b80      	cmp	r3, #128	@ 0x80
 80072cc:	d1c3      	bne.n	8007256 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80072ce:	2300      	movs	r3, #0
}
 80072d0:	4618      	mov	r0, r3
 80072d2:	3710      	adds	r7, #16
 80072d4:	46bd      	mov	sp, r7
 80072d6:	bd80      	pop	{r7, pc}

080072d8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80072d8:	b580      	push	{r7, lr}
 80072da:	b084      	sub	sp, #16
 80072dc:	af00      	add	r7, sp, #0
 80072de:	60f8      	str	r0, [r7, #12]
 80072e0:	60b9      	str	r1, [r7, #8]
 80072e2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80072e4:	e034      	b.n	8007350 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80072e6:	68f8      	ldr	r0, [r7, #12]
 80072e8:	f000 f89b 	bl	8007422 <I2C_IsAcknowledgeFailed>
 80072ec:	4603      	mov	r3, r0
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d001      	beq.n	80072f6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80072f2:	2301      	movs	r3, #1
 80072f4:	e034      	b.n	8007360 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80072f6:	68bb      	ldr	r3, [r7, #8]
 80072f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072fc:	d028      	beq.n	8007350 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80072fe:	f7fd fc19 	bl	8004b34 <HAL_GetTick>
 8007302:	4602      	mov	r2, r0
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	1ad3      	subs	r3, r2, r3
 8007308:	68ba      	ldr	r2, [r7, #8]
 800730a:	429a      	cmp	r2, r3
 800730c:	d302      	bcc.n	8007314 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800730e:	68bb      	ldr	r3, [r7, #8]
 8007310:	2b00      	cmp	r3, #0
 8007312:	d11d      	bne.n	8007350 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	695b      	ldr	r3, [r3, #20]
 800731a:	f003 0304 	and.w	r3, r3, #4
 800731e:	2b04      	cmp	r3, #4
 8007320:	d016      	beq.n	8007350 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	2200      	movs	r2, #0
 8007326:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	2220      	movs	r2, #32
 800732c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	2200      	movs	r2, #0
 8007334:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800733c:	f043 0220 	orr.w	r2, r3, #32
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	2200      	movs	r2, #0
 8007348:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800734c:	2301      	movs	r3, #1
 800734e:	e007      	b.n	8007360 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	695b      	ldr	r3, [r3, #20]
 8007356:	f003 0304 	and.w	r3, r3, #4
 800735a:	2b04      	cmp	r3, #4
 800735c:	d1c3      	bne.n	80072e6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800735e:	2300      	movs	r3, #0
}
 8007360:	4618      	mov	r0, r3
 8007362:	3710      	adds	r7, #16
 8007364:	46bd      	mov	sp, r7
 8007366:	bd80      	pop	{r7, pc}

08007368 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007368:	b580      	push	{r7, lr}
 800736a:	b084      	sub	sp, #16
 800736c:	af00      	add	r7, sp, #0
 800736e:	60f8      	str	r0, [r7, #12]
 8007370:	60b9      	str	r1, [r7, #8]
 8007372:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007374:	e049      	b.n	800740a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	695b      	ldr	r3, [r3, #20]
 800737c:	f003 0310 	and.w	r3, r3, #16
 8007380:	2b10      	cmp	r3, #16
 8007382:	d119      	bne.n	80073b8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	f06f 0210 	mvn.w	r2, #16
 800738c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	2200      	movs	r2, #0
 8007392:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	2220      	movs	r2, #32
 8007398:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	2200      	movs	r2, #0
 80073a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	2200      	movs	r2, #0
 80073b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80073b4:	2301      	movs	r3, #1
 80073b6:	e030      	b.n	800741a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80073b8:	f7fd fbbc 	bl	8004b34 <HAL_GetTick>
 80073bc:	4602      	mov	r2, r0
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	1ad3      	subs	r3, r2, r3
 80073c2:	68ba      	ldr	r2, [r7, #8]
 80073c4:	429a      	cmp	r2, r3
 80073c6:	d302      	bcc.n	80073ce <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80073c8:	68bb      	ldr	r3, [r7, #8]
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d11d      	bne.n	800740a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	695b      	ldr	r3, [r3, #20]
 80073d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073d8:	2b40      	cmp	r3, #64	@ 0x40
 80073da:	d016      	beq.n	800740a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	2200      	movs	r2, #0
 80073e0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	2220      	movs	r2, #32
 80073e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	2200      	movs	r2, #0
 80073ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073f6:	f043 0220 	orr.w	r2, r3, #32
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	2200      	movs	r2, #0
 8007402:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8007406:	2301      	movs	r3, #1
 8007408:	e007      	b.n	800741a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	695b      	ldr	r3, [r3, #20]
 8007410:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007414:	2b40      	cmp	r3, #64	@ 0x40
 8007416:	d1ae      	bne.n	8007376 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007418:	2300      	movs	r3, #0
}
 800741a:	4618      	mov	r0, r3
 800741c:	3710      	adds	r7, #16
 800741e:	46bd      	mov	sp, r7
 8007420:	bd80      	pop	{r7, pc}

08007422 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007422:	b480      	push	{r7}
 8007424:	b083      	sub	sp, #12
 8007426:	af00      	add	r7, sp, #0
 8007428:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	695b      	ldr	r3, [r3, #20]
 8007430:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007434:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007438:	d11b      	bne.n	8007472 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007442:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	2200      	movs	r2, #0
 8007448:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	2220      	movs	r2, #32
 800744e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	2200      	movs	r2, #0
 8007456:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800745e:	f043 0204 	orr.w	r2, r3, #4
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	2200      	movs	r2, #0
 800746a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800746e:	2301      	movs	r3, #1
 8007470:	e000      	b.n	8007474 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007472:	2300      	movs	r3, #0
}
 8007474:	4618      	mov	r0, r3
 8007476:	370c      	adds	r7, #12
 8007478:	46bd      	mov	sp, r7
 800747a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747e:	4770      	bx	lr

08007480 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007480:	b580      	push	{r7, lr}
 8007482:	b086      	sub	sp, #24
 8007484:	af00      	add	r7, sp, #0
 8007486:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2b00      	cmp	r3, #0
 800748c:	d101      	bne.n	8007492 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800748e:	2301      	movs	r3, #1
 8007490:	e267      	b.n	8007962 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	f003 0301 	and.w	r3, r3, #1
 800749a:	2b00      	cmp	r3, #0
 800749c:	d075      	beq.n	800758a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800749e:	4b88      	ldr	r3, [pc, #544]	@ (80076c0 <HAL_RCC_OscConfig+0x240>)
 80074a0:	689b      	ldr	r3, [r3, #8]
 80074a2:	f003 030c 	and.w	r3, r3, #12
 80074a6:	2b04      	cmp	r3, #4
 80074a8:	d00c      	beq.n	80074c4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80074aa:	4b85      	ldr	r3, [pc, #532]	@ (80076c0 <HAL_RCC_OscConfig+0x240>)
 80074ac:	689b      	ldr	r3, [r3, #8]
 80074ae:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80074b2:	2b08      	cmp	r3, #8
 80074b4:	d112      	bne.n	80074dc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80074b6:	4b82      	ldr	r3, [pc, #520]	@ (80076c0 <HAL_RCC_OscConfig+0x240>)
 80074b8:	685b      	ldr	r3, [r3, #4]
 80074ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80074be:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80074c2:	d10b      	bne.n	80074dc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80074c4:	4b7e      	ldr	r3, [pc, #504]	@ (80076c0 <HAL_RCC_OscConfig+0x240>)
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d05b      	beq.n	8007588 <HAL_RCC_OscConfig+0x108>
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	685b      	ldr	r3, [r3, #4]
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d157      	bne.n	8007588 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80074d8:	2301      	movs	r3, #1
 80074da:	e242      	b.n	8007962 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	685b      	ldr	r3, [r3, #4]
 80074e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80074e4:	d106      	bne.n	80074f4 <HAL_RCC_OscConfig+0x74>
 80074e6:	4b76      	ldr	r3, [pc, #472]	@ (80076c0 <HAL_RCC_OscConfig+0x240>)
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	4a75      	ldr	r2, [pc, #468]	@ (80076c0 <HAL_RCC_OscConfig+0x240>)
 80074ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80074f0:	6013      	str	r3, [r2, #0]
 80074f2:	e01d      	b.n	8007530 <HAL_RCC_OscConfig+0xb0>
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	685b      	ldr	r3, [r3, #4]
 80074f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80074fc:	d10c      	bne.n	8007518 <HAL_RCC_OscConfig+0x98>
 80074fe:	4b70      	ldr	r3, [pc, #448]	@ (80076c0 <HAL_RCC_OscConfig+0x240>)
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	4a6f      	ldr	r2, [pc, #444]	@ (80076c0 <HAL_RCC_OscConfig+0x240>)
 8007504:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007508:	6013      	str	r3, [r2, #0]
 800750a:	4b6d      	ldr	r3, [pc, #436]	@ (80076c0 <HAL_RCC_OscConfig+0x240>)
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	4a6c      	ldr	r2, [pc, #432]	@ (80076c0 <HAL_RCC_OscConfig+0x240>)
 8007510:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007514:	6013      	str	r3, [r2, #0]
 8007516:	e00b      	b.n	8007530 <HAL_RCC_OscConfig+0xb0>
 8007518:	4b69      	ldr	r3, [pc, #420]	@ (80076c0 <HAL_RCC_OscConfig+0x240>)
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	4a68      	ldr	r2, [pc, #416]	@ (80076c0 <HAL_RCC_OscConfig+0x240>)
 800751e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007522:	6013      	str	r3, [r2, #0]
 8007524:	4b66      	ldr	r3, [pc, #408]	@ (80076c0 <HAL_RCC_OscConfig+0x240>)
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	4a65      	ldr	r2, [pc, #404]	@ (80076c0 <HAL_RCC_OscConfig+0x240>)
 800752a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800752e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	685b      	ldr	r3, [r3, #4]
 8007534:	2b00      	cmp	r3, #0
 8007536:	d013      	beq.n	8007560 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007538:	f7fd fafc 	bl	8004b34 <HAL_GetTick>
 800753c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800753e:	e008      	b.n	8007552 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007540:	f7fd faf8 	bl	8004b34 <HAL_GetTick>
 8007544:	4602      	mov	r2, r0
 8007546:	693b      	ldr	r3, [r7, #16]
 8007548:	1ad3      	subs	r3, r2, r3
 800754a:	2b64      	cmp	r3, #100	@ 0x64
 800754c:	d901      	bls.n	8007552 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800754e:	2303      	movs	r3, #3
 8007550:	e207      	b.n	8007962 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007552:	4b5b      	ldr	r3, [pc, #364]	@ (80076c0 <HAL_RCC_OscConfig+0x240>)
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800755a:	2b00      	cmp	r3, #0
 800755c:	d0f0      	beq.n	8007540 <HAL_RCC_OscConfig+0xc0>
 800755e:	e014      	b.n	800758a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007560:	f7fd fae8 	bl	8004b34 <HAL_GetTick>
 8007564:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007566:	e008      	b.n	800757a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007568:	f7fd fae4 	bl	8004b34 <HAL_GetTick>
 800756c:	4602      	mov	r2, r0
 800756e:	693b      	ldr	r3, [r7, #16]
 8007570:	1ad3      	subs	r3, r2, r3
 8007572:	2b64      	cmp	r3, #100	@ 0x64
 8007574:	d901      	bls.n	800757a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007576:	2303      	movs	r3, #3
 8007578:	e1f3      	b.n	8007962 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800757a:	4b51      	ldr	r3, [pc, #324]	@ (80076c0 <HAL_RCC_OscConfig+0x240>)
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007582:	2b00      	cmp	r3, #0
 8007584:	d1f0      	bne.n	8007568 <HAL_RCC_OscConfig+0xe8>
 8007586:	e000      	b.n	800758a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007588:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f003 0302 	and.w	r3, r3, #2
 8007592:	2b00      	cmp	r3, #0
 8007594:	d063      	beq.n	800765e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8007596:	4b4a      	ldr	r3, [pc, #296]	@ (80076c0 <HAL_RCC_OscConfig+0x240>)
 8007598:	689b      	ldr	r3, [r3, #8]
 800759a:	f003 030c 	and.w	r3, r3, #12
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d00b      	beq.n	80075ba <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80075a2:	4b47      	ldr	r3, [pc, #284]	@ (80076c0 <HAL_RCC_OscConfig+0x240>)
 80075a4:	689b      	ldr	r3, [r3, #8]
 80075a6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80075aa:	2b08      	cmp	r3, #8
 80075ac:	d11c      	bne.n	80075e8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80075ae:	4b44      	ldr	r3, [pc, #272]	@ (80076c0 <HAL_RCC_OscConfig+0x240>)
 80075b0:	685b      	ldr	r3, [r3, #4]
 80075b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d116      	bne.n	80075e8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80075ba:	4b41      	ldr	r3, [pc, #260]	@ (80076c0 <HAL_RCC_OscConfig+0x240>)
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	f003 0302 	and.w	r3, r3, #2
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d005      	beq.n	80075d2 <HAL_RCC_OscConfig+0x152>
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	68db      	ldr	r3, [r3, #12]
 80075ca:	2b01      	cmp	r3, #1
 80075cc:	d001      	beq.n	80075d2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80075ce:	2301      	movs	r3, #1
 80075d0:	e1c7      	b.n	8007962 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80075d2:	4b3b      	ldr	r3, [pc, #236]	@ (80076c0 <HAL_RCC_OscConfig+0x240>)
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	691b      	ldr	r3, [r3, #16]
 80075de:	00db      	lsls	r3, r3, #3
 80075e0:	4937      	ldr	r1, [pc, #220]	@ (80076c0 <HAL_RCC_OscConfig+0x240>)
 80075e2:	4313      	orrs	r3, r2
 80075e4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80075e6:	e03a      	b.n	800765e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	68db      	ldr	r3, [r3, #12]
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d020      	beq.n	8007632 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80075f0:	4b34      	ldr	r3, [pc, #208]	@ (80076c4 <HAL_RCC_OscConfig+0x244>)
 80075f2:	2201      	movs	r2, #1
 80075f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075f6:	f7fd fa9d 	bl	8004b34 <HAL_GetTick>
 80075fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80075fc:	e008      	b.n	8007610 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80075fe:	f7fd fa99 	bl	8004b34 <HAL_GetTick>
 8007602:	4602      	mov	r2, r0
 8007604:	693b      	ldr	r3, [r7, #16]
 8007606:	1ad3      	subs	r3, r2, r3
 8007608:	2b02      	cmp	r3, #2
 800760a:	d901      	bls.n	8007610 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800760c:	2303      	movs	r3, #3
 800760e:	e1a8      	b.n	8007962 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007610:	4b2b      	ldr	r3, [pc, #172]	@ (80076c0 <HAL_RCC_OscConfig+0x240>)
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	f003 0302 	and.w	r3, r3, #2
 8007618:	2b00      	cmp	r3, #0
 800761a:	d0f0      	beq.n	80075fe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800761c:	4b28      	ldr	r3, [pc, #160]	@ (80076c0 <HAL_RCC_OscConfig+0x240>)
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	691b      	ldr	r3, [r3, #16]
 8007628:	00db      	lsls	r3, r3, #3
 800762a:	4925      	ldr	r1, [pc, #148]	@ (80076c0 <HAL_RCC_OscConfig+0x240>)
 800762c:	4313      	orrs	r3, r2
 800762e:	600b      	str	r3, [r1, #0]
 8007630:	e015      	b.n	800765e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007632:	4b24      	ldr	r3, [pc, #144]	@ (80076c4 <HAL_RCC_OscConfig+0x244>)
 8007634:	2200      	movs	r2, #0
 8007636:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007638:	f7fd fa7c 	bl	8004b34 <HAL_GetTick>
 800763c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800763e:	e008      	b.n	8007652 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007640:	f7fd fa78 	bl	8004b34 <HAL_GetTick>
 8007644:	4602      	mov	r2, r0
 8007646:	693b      	ldr	r3, [r7, #16]
 8007648:	1ad3      	subs	r3, r2, r3
 800764a:	2b02      	cmp	r3, #2
 800764c:	d901      	bls.n	8007652 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800764e:	2303      	movs	r3, #3
 8007650:	e187      	b.n	8007962 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007652:	4b1b      	ldr	r3, [pc, #108]	@ (80076c0 <HAL_RCC_OscConfig+0x240>)
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	f003 0302 	and.w	r3, r3, #2
 800765a:	2b00      	cmp	r3, #0
 800765c:	d1f0      	bne.n	8007640 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	f003 0308 	and.w	r3, r3, #8
 8007666:	2b00      	cmp	r3, #0
 8007668:	d036      	beq.n	80076d8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	695b      	ldr	r3, [r3, #20]
 800766e:	2b00      	cmp	r3, #0
 8007670:	d016      	beq.n	80076a0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007672:	4b15      	ldr	r3, [pc, #84]	@ (80076c8 <HAL_RCC_OscConfig+0x248>)
 8007674:	2201      	movs	r2, #1
 8007676:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007678:	f7fd fa5c 	bl	8004b34 <HAL_GetTick>
 800767c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800767e:	e008      	b.n	8007692 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007680:	f7fd fa58 	bl	8004b34 <HAL_GetTick>
 8007684:	4602      	mov	r2, r0
 8007686:	693b      	ldr	r3, [r7, #16]
 8007688:	1ad3      	subs	r3, r2, r3
 800768a:	2b02      	cmp	r3, #2
 800768c:	d901      	bls.n	8007692 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800768e:	2303      	movs	r3, #3
 8007690:	e167      	b.n	8007962 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007692:	4b0b      	ldr	r3, [pc, #44]	@ (80076c0 <HAL_RCC_OscConfig+0x240>)
 8007694:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007696:	f003 0302 	and.w	r3, r3, #2
 800769a:	2b00      	cmp	r3, #0
 800769c:	d0f0      	beq.n	8007680 <HAL_RCC_OscConfig+0x200>
 800769e:	e01b      	b.n	80076d8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80076a0:	4b09      	ldr	r3, [pc, #36]	@ (80076c8 <HAL_RCC_OscConfig+0x248>)
 80076a2:	2200      	movs	r2, #0
 80076a4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80076a6:	f7fd fa45 	bl	8004b34 <HAL_GetTick>
 80076aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80076ac:	e00e      	b.n	80076cc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80076ae:	f7fd fa41 	bl	8004b34 <HAL_GetTick>
 80076b2:	4602      	mov	r2, r0
 80076b4:	693b      	ldr	r3, [r7, #16]
 80076b6:	1ad3      	subs	r3, r2, r3
 80076b8:	2b02      	cmp	r3, #2
 80076ba:	d907      	bls.n	80076cc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80076bc:	2303      	movs	r3, #3
 80076be:	e150      	b.n	8007962 <HAL_RCC_OscConfig+0x4e2>
 80076c0:	40023800 	.word	0x40023800
 80076c4:	42470000 	.word	0x42470000
 80076c8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80076cc:	4b88      	ldr	r3, [pc, #544]	@ (80078f0 <HAL_RCC_OscConfig+0x470>)
 80076ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80076d0:	f003 0302 	and.w	r3, r3, #2
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d1ea      	bne.n	80076ae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	f003 0304 	and.w	r3, r3, #4
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	f000 8097 	beq.w	8007814 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80076e6:	2300      	movs	r3, #0
 80076e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80076ea:	4b81      	ldr	r3, [pc, #516]	@ (80078f0 <HAL_RCC_OscConfig+0x470>)
 80076ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d10f      	bne.n	8007716 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80076f6:	2300      	movs	r3, #0
 80076f8:	60bb      	str	r3, [r7, #8]
 80076fa:	4b7d      	ldr	r3, [pc, #500]	@ (80078f0 <HAL_RCC_OscConfig+0x470>)
 80076fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076fe:	4a7c      	ldr	r2, [pc, #496]	@ (80078f0 <HAL_RCC_OscConfig+0x470>)
 8007700:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007704:	6413      	str	r3, [r2, #64]	@ 0x40
 8007706:	4b7a      	ldr	r3, [pc, #488]	@ (80078f0 <HAL_RCC_OscConfig+0x470>)
 8007708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800770a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800770e:	60bb      	str	r3, [r7, #8]
 8007710:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007712:	2301      	movs	r3, #1
 8007714:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007716:	4b77      	ldr	r3, [pc, #476]	@ (80078f4 <HAL_RCC_OscConfig+0x474>)
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800771e:	2b00      	cmp	r3, #0
 8007720:	d118      	bne.n	8007754 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007722:	4b74      	ldr	r3, [pc, #464]	@ (80078f4 <HAL_RCC_OscConfig+0x474>)
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	4a73      	ldr	r2, [pc, #460]	@ (80078f4 <HAL_RCC_OscConfig+0x474>)
 8007728:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800772c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800772e:	f7fd fa01 	bl	8004b34 <HAL_GetTick>
 8007732:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007734:	e008      	b.n	8007748 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007736:	f7fd f9fd 	bl	8004b34 <HAL_GetTick>
 800773a:	4602      	mov	r2, r0
 800773c:	693b      	ldr	r3, [r7, #16]
 800773e:	1ad3      	subs	r3, r2, r3
 8007740:	2b02      	cmp	r3, #2
 8007742:	d901      	bls.n	8007748 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007744:	2303      	movs	r3, #3
 8007746:	e10c      	b.n	8007962 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007748:	4b6a      	ldr	r3, [pc, #424]	@ (80078f4 <HAL_RCC_OscConfig+0x474>)
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007750:	2b00      	cmp	r3, #0
 8007752:	d0f0      	beq.n	8007736 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	689b      	ldr	r3, [r3, #8]
 8007758:	2b01      	cmp	r3, #1
 800775a:	d106      	bne.n	800776a <HAL_RCC_OscConfig+0x2ea>
 800775c:	4b64      	ldr	r3, [pc, #400]	@ (80078f0 <HAL_RCC_OscConfig+0x470>)
 800775e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007760:	4a63      	ldr	r2, [pc, #396]	@ (80078f0 <HAL_RCC_OscConfig+0x470>)
 8007762:	f043 0301 	orr.w	r3, r3, #1
 8007766:	6713      	str	r3, [r2, #112]	@ 0x70
 8007768:	e01c      	b.n	80077a4 <HAL_RCC_OscConfig+0x324>
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	689b      	ldr	r3, [r3, #8]
 800776e:	2b05      	cmp	r3, #5
 8007770:	d10c      	bne.n	800778c <HAL_RCC_OscConfig+0x30c>
 8007772:	4b5f      	ldr	r3, [pc, #380]	@ (80078f0 <HAL_RCC_OscConfig+0x470>)
 8007774:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007776:	4a5e      	ldr	r2, [pc, #376]	@ (80078f0 <HAL_RCC_OscConfig+0x470>)
 8007778:	f043 0304 	orr.w	r3, r3, #4
 800777c:	6713      	str	r3, [r2, #112]	@ 0x70
 800777e:	4b5c      	ldr	r3, [pc, #368]	@ (80078f0 <HAL_RCC_OscConfig+0x470>)
 8007780:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007782:	4a5b      	ldr	r2, [pc, #364]	@ (80078f0 <HAL_RCC_OscConfig+0x470>)
 8007784:	f043 0301 	orr.w	r3, r3, #1
 8007788:	6713      	str	r3, [r2, #112]	@ 0x70
 800778a:	e00b      	b.n	80077a4 <HAL_RCC_OscConfig+0x324>
 800778c:	4b58      	ldr	r3, [pc, #352]	@ (80078f0 <HAL_RCC_OscConfig+0x470>)
 800778e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007790:	4a57      	ldr	r2, [pc, #348]	@ (80078f0 <HAL_RCC_OscConfig+0x470>)
 8007792:	f023 0301 	bic.w	r3, r3, #1
 8007796:	6713      	str	r3, [r2, #112]	@ 0x70
 8007798:	4b55      	ldr	r3, [pc, #340]	@ (80078f0 <HAL_RCC_OscConfig+0x470>)
 800779a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800779c:	4a54      	ldr	r2, [pc, #336]	@ (80078f0 <HAL_RCC_OscConfig+0x470>)
 800779e:	f023 0304 	bic.w	r3, r3, #4
 80077a2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	689b      	ldr	r3, [r3, #8]
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d015      	beq.n	80077d8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80077ac:	f7fd f9c2 	bl	8004b34 <HAL_GetTick>
 80077b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80077b2:	e00a      	b.n	80077ca <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80077b4:	f7fd f9be 	bl	8004b34 <HAL_GetTick>
 80077b8:	4602      	mov	r2, r0
 80077ba:	693b      	ldr	r3, [r7, #16]
 80077bc:	1ad3      	subs	r3, r2, r3
 80077be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80077c2:	4293      	cmp	r3, r2
 80077c4:	d901      	bls.n	80077ca <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80077c6:	2303      	movs	r3, #3
 80077c8:	e0cb      	b.n	8007962 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80077ca:	4b49      	ldr	r3, [pc, #292]	@ (80078f0 <HAL_RCC_OscConfig+0x470>)
 80077cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80077ce:	f003 0302 	and.w	r3, r3, #2
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d0ee      	beq.n	80077b4 <HAL_RCC_OscConfig+0x334>
 80077d6:	e014      	b.n	8007802 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80077d8:	f7fd f9ac 	bl	8004b34 <HAL_GetTick>
 80077dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80077de:	e00a      	b.n	80077f6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80077e0:	f7fd f9a8 	bl	8004b34 <HAL_GetTick>
 80077e4:	4602      	mov	r2, r0
 80077e6:	693b      	ldr	r3, [r7, #16]
 80077e8:	1ad3      	subs	r3, r2, r3
 80077ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80077ee:	4293      	cmp	r3, r2
 80077f0:	d901      	bls.n	80077f6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80077f2:	2303      	movs	r3, #3
 80077f4:	e0b5      	b.n	8007962 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80077f6:	4b3e      	ldr	r3, [pc, #248]	@ (80078f0 <HAL_RCC_OscConfig+0x470>)
 80077f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80077fa:	f003 0302 	and.w	r3, r3, #2
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d1ee      	bne.n	80077e0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007802:	7dfb      	ldrb	r3, [r7, #23]
 8007804:	2b01      	cmp	r3, #1
 8007806:	d105      	bne.n	8007814 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007808:	4b39      	ldr	r3, [pc, #228]	@ (80078f0 <HAL_RCC_OscConfig+0x470>)
 800780a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800780c:	4a38      	ldr	r2, [pc, #224]	@ (80078f0 <HAL_RCC_OscConfig+0x470>)
 800780e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007812:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	699b      	ldr	r3, [r3, #24]
 8007818:	2b00      	cmp	r3, #0
 800781a:	f000 80a1 	beq.w	8007960 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800781e:	4b34      	ldr	r3, [pc, #208]	@ (80078f0 <HAL_RCC_OscConfig+0x470>)
 8007820:	689b      	ldr	r3, [r3, #8]
 8007822:	f003 030c 	and.w	r3, r3, #12
 8007826:	2b08      	cmp	r3, #8
 8007828:	d05c      	beq.n	80078e4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	699b      	ldr	r3, [r3, #24]
 800782e:	2b02      	cmp	r3, #2
 8007830:	d141      	bne.n	80078b6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007832:	4b31      	ldr	r3, [pc, #196]	@ (80078f8 <HAL_RCC_OscConfig+0x478>)
 8007834:	2200      	movs	r2, #0
 8007836:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007838:	f7fd f97c 	bl	8004b34 <HAL_GetTick>
 800783c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800783e:	e008      	b.n	8007852 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007840:	f7fd f978 	bl	8004b34 <HAL_GetTick>
 8007844:	4602      	mov	r2, r0
 8007846:	693b      	ldr	r3, [r7, #16]
 8007848:	1ad3      	subs	r3, r2, r3
 800784a:	2b02      	cmp	r3, #2
 800784c:	d901      	bls.n	8007852 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800784e:	2303      	movs	r3, #3
 8007850:	e087      	b.n	8007962 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007852:	4b27      	ldr	r3, [pc, #156]	@ (80078f0 <HAL_RCC_OscConfig+0x470>)
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800785a:	2b00      	cmp	r3, #0
 800785c:	d1f0      	bne.n	8007840 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	69da      	ldr	r2, [r3, #28]
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	6a1b      	ldr	r3, [r3, #32]
 8007866:	431a      	orrs	r2, r3
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800786c:	019b      	lsls	r3, r3, #6
 800786e:	431a      	orrs	r2, r3
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007874:	085b      	lsrs	r3, r3, #1
 8007876:	3b01      	subs	r3, #1
 8007878:	041b      	lsls	r3, r3, #16
 800787a:	431a      	orrs	r2, r3
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007880:	061b      	lsls	r3, r3, #24
 8007882:	491b      	ldr	r1, [pc, #108]	@ (80078f0 <HAL_RCC_OscConfig+0x470>)
 8007884:	4313      	orrs	r3, r2
 8007886:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007888:	4b1b      	ldr	r3, [pc, #108]	@ (80078f8 <HAL_RCC_OscConfig+0x478>)
 800788a:	2201      	movs	r2, #1
 800788c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800788e:	f7fd f951 	bl	8004b34 <HAL_GetTick>
 8007892:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007894:	e008      	b.n	80078a8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007896:	f7fd f94d 	bl	8004b34 <HAL_GetTick>
 800789a:	4602      	mov	r2, r0
 800789c:	693b      	ldr	r3, [r7, #16]
 800789e:	1ad3      	subs	r3, r2, r3
 80078a0:	2b02      	cmp	r3, #2
 80078a2:	d901      	bls.n	80078a8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80078a4:	2303      	movs	r3, #3
 80078a6:	e05c      	b.n	8007962 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80078a8:	4b11      	ldr	r3, [pc, #68]	@ (80078f0 <HAL_RCC_OscConfig+0x470>)
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d0f0      	beq.n	8007896 <HAL_RCC_OscConfig+0x416>
 80078b4:	e054      	b.n	8007960 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80078b6:	4b10      	ldr	r3, [pc, #64]	@ (80078f8 <HAL_RCC_OscConfig+0x478>)
 80078b8:	2200      	movs	r2, #0
 80078ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80078bc:	f7fd f93a 	bl	8004b34 <HAL_GetTick>
 80078c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80078c2:	e008      	b.n	80078d6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80078c4:	f7fd f936 	bl	8004b34 <HAL_GetTick>
 80078c8:	4602      	mov	r2, r0
 80078ca:	693b      	ldr	r3, [r7, #16]
 80078cc:	1ad3      	subs	r3, r2, r3
 80078ce:	2b02      	cmp	r3, #2
 80078d0:	d901      	bls.n	80078d6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80078d2:	2303      	movs	r3, #3
 80078d4:	e045      	b.n	8007962 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80078d6:	4b06      	ldr	r3, [pc, #24]	@ (80078f0 <HAL_RCC_OscConfig+0x470>)
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d1f0      	bne.n	80078c4 <HAL_RCC_OscConfig+0x444>
 80078e2:	e03d      	b.n	8007960 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	699b      	ldr	r3, [r3, #24]
 80078e8:	2b01      	cmp	r3, #1
 80078ea:	d107      	bne.n	80078fc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80078ec:	2301      	movs	r3, #1
 80078ee:	e038      	b.n	8007962 <HAL_RCC_OscConfig+0x4e2>
 80078f0:	40023800 	.word	0x40023800
 80078f4:	40007000 	.word	0x40007000
 80078f8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80078fc:	4b1b      	ldr	r3, [pc, #108]	@ (800796c <HAL_RCC_OscConfig+0x4ec>)
 80078fe:	685b      	ldr	r3, [r3, #4]
 8007900:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	699b      	ldr	r3, [r3, #24]
 8007906:	2b01      	cmp	r3, #1
 8007908:	d028      	beq.n	800795c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007914:	429a      	cmp	r2, r3
 8007916:	d121      	bne.n	800795c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007922:	429a      	cmp	r2, r3
 8007924:	d11a      	bne.n	800795c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007926:	68fa      	ldr	r2, [r7, #12]
 8007928:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800792c:	4013      	ands	r3, r2
 800792e:	687a      	ldr	r2, [r7, #4]
 8007930:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007932:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007934:	4293      	cmp	r3, r2
 8007936:	d111      	bne.n	800795c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007942:	085b      	lsrs	r3, r3, #1
 8007944:	3b01      	subs	r3, #1
 8007946:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007948:	429a      	cmp	r2, r3
 800794a:	d107      	bne.n	800795c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007956:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007958:	429a      	cmp	r2, r3
 800795a:	d001      	beq.n	8007960 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800795c:	2301      	movs	r3, #1
 800795e:	e000      	b.n	8007962 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007960:	2300      	movs	r3, #0
}
 8007962:	4618      	mov	r0, r3
 8007964:	3718      	adds	r7, #24
 8007966:	46bd      	mov	sp, r7
 8007968:	bd80      	pop	{r7, pc}
 800796a:	bf00      	nop
 800796c:	40023800 	.word	0x40023800

08007970 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007970:	b580      	push	{r7, lr}
 8007972:	b084      	sub	sp, #16
 8007974:	af00      	add	r7, sp, #0
 8007976:	6078      	str	r0, [r7, #4]
 8007978:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	2b00      	cmp	r3, #0
 800797e:	d101      	bne.n	8007984 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007980:	2301      	movs	r3, #1
 8007982:	e0cc      	b.n	8007b1e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007984:	4b68      	ldr	r3, [pc, #416]	@ (8007b28 <HAL_RCC_ClockConfig+0x1b8>)
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	f003 0307 	and.w	r3, r3, #7
 800798c:	683a      	ldr	r2, [r7, #0]
 800798e:	429a      	cmp	r2, r3
 8007990:	d90c      	bls.n	80079ac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007992:	4b65      	ldr	r3, [pc, #404]	@ (8007b28 <HAL_RCC_ClockConfig+0x1b8>)
 8007994:	683a      	ldr	r2, [r7, #0]
 8007996:	b2d2      	uxtb	r2, r2
 8007998:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800799a:	4b63      	ldr	r3, [pc, #396]	@ (8007b28 <HAL_RCC_ClockConfig+0x1b8>)
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	f003 0307 	and.w	r3, r3, #7
 80079a2:	683a      	ldr	r2, [r7, #0]
 80079a4:	429a      	cmp	r2, r3
 80079a6:	d001      	beq.n	80079ac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80079a8:	2301      	movs	r3, #1
 80079aa:	e0b8      	b.n	8007b1e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	f003 0302 	and.w	r3, r3, #2
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d020      	beq.n	80079fa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	f003 0304 	and.w	r3, r3, #4
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d005      	beq.n	80079d0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80079c4:	4b59      	ldr	r3, [pc, #356]	@ (8007b2c <HAL_RCC_ClockConfig+0x1bc>)
 80079c6:	689b      	ldr	r3, [r3, #8]
 80079c8:	4a58      	ldr	r2, [pc, #352]	@ (8007b2c <HAL_RCC_ClockConfig+0x1bc>)
 80079ca:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80079ce:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	f003 0308 	and.w	r3, r3, #8
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d005      	beq.n	80079e8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80079dc:	4b53      	ldr	r3, [pc, #332]	@ (8007b2c <HAL_RCC_ClockConfig+0x1bc>)
 80079de:	689b      	ldr	r3, [r3, #8]
 80079e0:	4a52      	ldr	r2, [pc, #328]	@ (8007b2c <HAL_RCC_ClockConfig+0x1bc>)
 80079e2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80079e6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80079e8:	4b50      	ldr	r3, [pc, #320]	@ (8007b2c <HAL_RCC_ClockConfig+0x1bc>)
 80079ea:	689b      	ldr	r3, [r3, #8]
 80079ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	689b      	ldr	r3, [r3, #8]
 80079f4:	494d      	ldr	r1, [pc, #308]	@ (8007b2c <HAL_RCC_ClockConfig+0x1bc>)
 80079f6:	4313      	orrs	r3, r2
 80079f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	f003 0301 	and.w	r3, r3, #1
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d044      	beq.n	8007a90 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	685b      	ldr	r3, [r3, #4]
 8007a0a:	2b01      	cmp	r3, #1
 8007a0c:	d107      	bne.n	8007a1e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007a0e:	4b47      	ldr	r3, [pc, #284]	@ (8007b2c <HAL_RCC_ClockConfig+0x1bc>)
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d119      	bne.n	8007a4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007a1a:	2301      	movs	r3, #1
 8007a1c:	e07f      	b.n	8007b1e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	685b      	ldr	r3, [r3, #4]
 8007a22:	2b02      	cmp	r3, #2
 8007a24:	d003      	beq.n	8007a2e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007a2a:	2b03      	cmp	r3, #3
 8007a2c:	d107      	bne.n	8007a3e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007a2e:	4b3f      	ldr	r3, [pc, #252]	@ (8007b2c <HAL_RCC_ClockConfig+0x1bc>)
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d109      	bne.n	8007a4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007a3a:	2301      	movs	r3, #1
 8007a3c:	e06f      	b.n	8007b1e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007a3e:	4b3b      	ldr	r3, [pc, #236]	@ (8007b2c <HAL_RCC_ClockConfig+0x1bc>)
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	f003 0302 	and.w	r3, r3, #2
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d101      	bne.n	8007a4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007a4a:	2301      	movs	r3, #1
 8007a4c:	e067      	b.n	8007b1e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007a4e:	4b37      	ldr	r3, [pc, #220]	@ (8007b2c <HAL_RCC_ClockConfig+0x1bc>)
 8007a50:	689b      	ldr	r3, [r3, #8]
 8007a52:	f023 0203 	bic.w	r2, r3, #3
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	685b      	ldr	r3, [r3, #4]
 8007a5a:	4934      	ldr	r1, [pc, #208]	@ (8007b2c <HAL_RCC_ClockConfig+0x1bc>)
 8007a5c:	4313      	orrs	r3, r2
 8007a5e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007a60:	f7fd f868 	bl	8004b34 <HAL_GetTick>
 8007a64:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007a66:	e00a      	b.n	8007a7e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007a68:	f7fd f864 	bl	8004b34 <HAL_GetTick>
 8007a6c:	4602      	mov	r2, r0
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	1ad3      	subs	r3, r2, r3
 8007a72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007a76:	4293      	cmp	r3, r2
 8007a78:	d901      	bls.n	8007a7e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007a7a:	2303      	movs	r3, #3
 8007a7c:	e04f      	b.n	8007b1e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007a7e:	4b2b      	ldr	r3, [pc, #172]	@ (8007b2c <HAL_RCC_ClockConfig+0x1bc>)
 8007a80:	689b      	ldr	r3, [r3, #8]
 8007a82:	f003 020c 	and.w	r2, r3, #12
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	685b      	ldr	r3, [r3, #4]
 8007a8a:	009b      	lsls	r3, r3, #2
 8007a8c:	429a      	cmp	r2, r3
 8007a8e:	d1eb      	bne.n	8007a68 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007a90:	4b25      	ldr	r3, [pc, #148]	@ (8007b28 <HAL_RCC_ClockConfig+0x1b8>)
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	f003 0307 	and.w	r3, r3, #7
 8007a98:	683a      	ldr	r2, [r7, #0]
 8007a9a:	429a      	cmp	r2, r3
 8007a9c:	d20c      	bcs.n	8007ab8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007a9e:	4b22      	ldr	r3, [pc, #136]	@ (8007b28 <HAL_RCC_ClockConfig+0x1b8>)
 8007aa0:	683a      	ldr	r2, [r7, #0]
 8007aa2:	b2d2      	uxtb	r2, r2
 8007aa4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007aa6:	4b20      	ldr	r3, [pc, #128]	@ (8007b28 <HAL_RCC_ClockConfig+0x1b8>)
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	f003 0307 	and.w	r3, r3, #7
 8007aae:	683a      	ldr	r2, [r7, #0]
 8007ab0:	429a      	cmp	r2, r3
 8007ab2:	d001      	beq.n	8007ab8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007ab4:	2301      	movs	r3, #1
 8007ab6:	e032      	b.n	8007b1e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	f003 0304 	and.w	r3, r3, #4
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d008      	beq.n	8007ad6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007ac4:	4b19      	ldr	r3, [pc, #100]	@ (8007b2c <HAL_RCC_ClockConfig+0x1bc>)
 8007ac6:	689b      	ldr	r3, [r3, #8]
 8007ac8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	68db      	ldr	r3, [r3, #12]
 8007ad0:	4916      	ldr	r1, [pc, #88]	@ (8007b2c <HAL_RCC_ClockConfig+0x1bc>)
 8007ad2:	4313      	orrs	r3, r2
 8007ad4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	f003 0308 	and.w	r3, r3, #8
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d009      	beq.n	8007af6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007ae2:	4b12      	ldr	r3, [pc, #72]	@ (8007b2c <HAL_RCC_ClockConfig+0x1bc>)
 8007ae4:	689b      	ldr	r3, [r3, #8]
 8007ae6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	691b      	ldr	r3, [r3, #16]
 8007aee:	00db      	lsls	r3, r3, #3
 8007af0:	490e      	ldr	r1, [pc, #56]	@ (8007b2c <HAL_RCC_ClockConfig+0x1bc>)
 8007af2:	4313      	orrs	r3, r2
 8007af4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007af6:	f000 f821 	bl	8007b3c <HAL_RCC_GetSysClockFreq>
 8007afa:	4602      	mov	r2, r0
 8007afc:	4b0b      	ldr	r3, [pc, #44]	@ (8007b2c <HAL_RCC_ClockConfig+0x1bc>)
 8007afe:	689b      	ldr	r3, [r3, #8]
 8007b00:	091b      	lsrs	r3, r3, #4
 8007b02:	f003 030f 	and.w	r3, r3, #15
 8007b06:	490a      	ldr	r1, [pc, #40]	@ (8007b30 <HAL_RCC_ClockConfig+0x1c0>)
 8007b08:	5ccb      	ldrb	r3, [r1, r3]
 8007b0a:	fa22 f303 	lsr.w	r3, r2, r3
 8007b0e:	4a09      	ldr	r2, [pc, #36]	@ (8007b34 <HAL_RCC_ClockConfig+0x1c4>)
 8007b10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8007b12:	4b09      	ldr	r3, [pc, #36]	@ (8007b38 <HAL_RCC_ClockConfig+0x1c8>)
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	4618      	mov	r0, r3
 8007b18:	f7fc fe3c 	bl	8004794 <HAL_InitTick>

  return HAL_OK;
 8007b1c:	2300      	movs	r3, #0
}
 8007b1e:	4618      	mov	r0, r3
 8007b20:	3710      	adds	r7, #16
 8007b22:	46bd      	mov	sp, r7
 8007b24:	bd80      	pop	{r7, pc}
 8007b26:	bf00      	nop
 8007b28:	40023c00 	.word	0x40023c00
 8007b2c:	40023800 	.word	0x40023800
 8007b30:	08011c48 	.word	0x08011c48
 8007b34:	20000018 	.word	0x20000018
 8007b38:	2000001c 	.word	0x2000001c

08007b3c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007b3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007b40:	b090      	sub	sp, #64	@ 0x40
 8007b42:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007b44:	2300      	movs	r3, #0
 8007b46:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8007b48:	2300      	movs	r3, #0
 8007b4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8007b50:	2300      	movs	r3, #0
 8007b52:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007b54:	4b59      	ldr	r3, [pc, #356]	@ (8007cbc <HAL_RCC_GetSysClockFreq+0x180>)
 8007b56:	689b      	ldr	r3, [r3, #8]
 8007b58:	f003 030c 	and.w	r3, r3, #12
 8007b5c:	2b08      	cmp	r3, #8
 8007b5e:	d00d      	beq.n	8007b7c <HAL_RCC_GetSysClockFreq+0x40>
 8007b60:	2b08      	cmp	r3, #8
 8007b62:	f200 80a1 	bhi.w	8007ca8 <HAL_RCC_GetSysClockFreq+0x16c>
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d002      	beq.n	8007b70 <HAL_RCC_GetSysClockFreq+0x34>
 8007b6a:	2b04      	cmp	r3, #4
 8007b6c:	d003      	beq.n	8007b76 <HAL_RCC_GetSysClockFreq+0x3a>
 8007b6e:	e09b      	b.n	8007ca8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007b70:	4b53      	ldr	r3, [pc, #332]	@ (8007cc0 <HAL_RCC_GetSysClockFreq+0x184>)
 8007b72:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007b74:	e09b      	b.n	8007cae <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007b76:	4b53      	ldr	r3, [pc, #332]	@ (8007cc4 <HAL_RCC_GetSysClockFreq+0x188>)
 8007b78:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007b7a:	e098      	b.n	8007cae <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007b7c:	4b4f      	ldr	r3, [pc, #316]	@ (8007cbc <HAL_RCC_GetSysClockFreq+0x180>)
 8007b7e:	685b      	ldr	r3, [r3, #4]
 8007b80:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007b84:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007b86:	4b4d      	ldr	r3, [pc, #308]	@ (8007cbc <HAL_RCC_GetSysClockFreq+0x180>)
 8007b88:	685b      	ldr	r3, [r3, #4]
 8007b8a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d028      	beq.n	8007be4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007b92:	4b4a      	ldr	r3, [pc, #296]	@ (8007cbc <HAL_RCC_GetSysClockFreq+0x180>)
 8007b94:	685b      	ldr	r3, [r3, #4]
 8007b96:	099b      	lsrs	r3, r3, #6
 8007b98:	2200      	movs	r2, #0
 8007b9a:	623b      	str	r3, [r7, #32]
 8007b9c:	627a      	str	r2, [r7, #36]	@ 0x24
 8007b9e:	6a3b      	ldr	r3, [r7, #32]
 8007ba0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8007ba4:	2100      	movs	r1, #0
 8007ba6:	4b47      	ldr	r3, [pc, #284]	@ (8007cc4 <HAL_RCC_GetSysClockFreq+0x188>)
 8007ba8:	fb03 f201 	mul.w	r2, r3, r1
 8007bac:	2300      	movs	r3, #0
 8007bae:	fb00 f303 	mul.w	r3, r0, r3
 8007bb2:	4413      	add	r3, r2
 8007bb4:	4a43      	ldr	r2, [pc, #268]	@ (8007cc4 <HAL_RCC_GetSysClockFreq+0x188>)
 8007bb6:	fba0 1202 	umull	r1, r2, r0, r2
 8007bba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007bbc:	460a      	mov	r2, r1
 8007bbe:	62ba      	str	r2, [r7, #40]	@ 0x28
 8007bc0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007bc2:	4413      	add	r3, r2
 8007bc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007bc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007bc8:	2200      	movs	r2, #0
 8007bca:	61bb      	str	r3, [r7, #24]
 8007bcc:	61fa      	str	r2, [r7, #28]
 8007bce:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007bd2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8007bd6:	f7f9 f83f 	bl	8000c58 <__aeabi_uldivmod>
 8007bda:	4602      	mov	r2, r0
 8007bdc:	460b      	mov	r3, r1
 8007bde:	4613      	mov	r3, r2
 8007be0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007be2:	e053      	b.n	8007c8c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007be4:	4b35      	ldr	r3, [pc, #212]	@ (8007cbc <HAL_RCC_GetSysClockFreq+0x180>)
 8007be6:	685b      	ldr	r3, [r3, #4]
 8007be8:	099b      	lsrs	r3, r3, #6
 8007bea:	2200      	movs	r2, #0
 8007bec:	613b      	str	r3, [r7, #16]
 8007bee:	617a      	str	r2, [r7, #20]
 8007bf0:	693b      	ldr	r3, [r7, #16]
 8007bf2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8007bf6:	f04f 0b00 	mov.w	fp, #0
 8007bfa:	4652      	mov	r2, sl
 8007bfc:	465b      	mov	r3, fp
 8007bfe:	f04f 0000 	mov.w	r0, #0
 8007c02:	f04f 0100 	mov.w	r1, #0
 8007c06:	0159      	lsls	r1, r3, #5
 8007c08:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007c0c:	0150      	lsls	r0, r2, #5
 8007c0e:	4602      	mov	r2, r0
 8007c10:	460b      	mov	r3, r1
 8007c12:	ebb2 080a 	subs.w	r8, r2, sl
 8007c16:	eb63 090b 	sbc.w	r9, r3, fp
 8007c1a:	f04f 0200 	mov.w	r2, #0
 8007c1e:	f04f 0300 	mov.w	r3, #0
 8007c22:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8007c26:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8007c2a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8007c2e:	ebb2 0408 	subs.w	r4, r2, r8
 8007c32:	eb63 0509 	sbc.w	r5, r3, r9
 8007c36:	f04f 0200 	mov.w	r2, #0
 8007c3a:	f04f 0300 	mov.w	r3, #0
 8007c3e:	00eb      	lsls	r3, r5, #3
 8007c40:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007c44:	00e2      	lsls	r2, r4, #3
 8007c46:	4614      	mov	r4, r2
 8007c48:	461d      	mov	r5, r3
 8007c4a:	eb14 030a 	adds.w	r3, r4, sl
 8007c4e:	603b      	str	r3, [r7, #0]
 8007c50:	eb45 030b 	adc.w	r3, r5, fp
 8007c54:	607b      	str	r3, [r7, #4]
 8007c56:	f04f 0200 	mov.w	r2, #0
 8007c5a:	f04f 0300 	mov.w	r3, #0
 8007c5e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007c62:	4629      	mov	r1, r5
 8007c64:	028b      	lsls	r3, r1, #10
 8007c66:	4621      	mov	r1, r4
 8007c68:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007c6c:	4621      	mov	r1, r4
 8007c6e:	028a      	lsls	r2, r1, #10
 8007c70:	4610      	mov	r0, r2
 8007c72:	4619      	mov	r1, r3
 8007c74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c76:	2200      	movs	r2, #0
 8007c78:	60bb      	str	r3, [r7, #8]
 8007c7a:	60fa      	str	r2, [r7, #12]
 8007c7c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007c80:	f7f8 ffea 	bl	8000c58 <__aeabi_uldivmod>
 8007c84:	4602      	mov	r2, r0
 8007c86:	460b      	mov	r3, r1
 8007c88:	4613      	mov	r3, r2
 8007c8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007c8c:	4b0b      	ldr	r3, [pc, #44]	@ (8007cbc <HAL_RCC_GetSysClockFreq+0x180>)
 8007c8e:	685b      	ldr	r3, [r3, #4]
 8007c90:	0c1b      	lsrs	r3, r3, #16
 8007c92:	f003 0303 	and.w	r3, r3, #3
 8007c96:	3301      	adds	r3, #1
 8007c98:	005b      	lsls	r3, r3, #1
 8007c9a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8007c9c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007c9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ca0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ca4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007ca6:	e002      	b.n	8007cae <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007ca8:	4b05      	ldr	r3, [pc, #20]	@ (8007cc0 <HAL_RCC_GetSysClockFreq+0x184>)
 8007caa:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007cac:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007cae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8007cb0:	4618      	mov	r0, r3
 8007cb2:	3740      	adds	r7, #64	@ 0x40
 8007cb4:	46bd      	mov	sp, r7
 8007cb6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007cba:	bf00      	nop
 8007cbc:	40023800 	.word	0x40023800
 8007cc0:	00f42400 	.word	0x00f42400
 8007cc4:	017d7840 	.word	0x017d7840

08007cc8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007cc8:	b480      	push	{r7}
 8007cca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007ccc:	4b03      	ldr	r3, [pc, #12]	@ (8007cdc <HAL_RCC_GetHCLKFreq+0x14>)
 8007cce:	681b      	ldr	r3, [r3, #0]
}
 8007cd0:	4618      	mov	r0, r3
 8007cd2:	46bd      	mov	sp, r7
 8007cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd8:	4770      	bx	lr
 8007cda:	bf00      	nop
 8007cdc:	20000018 	.word	0x20000018

08007ce0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007ce0:	b580      	push	{r7, lr}
 8007ce2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007ce4:	f7ff fff0 	bl	8007cc8 <HAL_RCC_GetHCLKFreq>
 8007ce8:	4602      	mov	r2, r0
 8007cea:	4b05      	ldr	r3, [pc, #20]	@ (8007d00 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007cec:	689b      	ldr	r3, [r3, #8]
 8007cee:	0a9b      	lsrs	r3, r3, #10
 8007cf0:	f003 0307 	and.w	r3, r3, #7
 8007cf4:	4903      	ldr	r1, [pc, #12]	@ (8007d04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007cf6:	5ccb      	ldrb	r3, [r1, r3]
 8007cf8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007cfc:	4618      	mov	r0, r3
 8007cfe:	bd80      	pop	{r7, pc}
 8007d00:	40023800 	.word	0x40023800
 8007d04:	08011c58 	.word	0x08011c58

08007d08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007d08:	b580      	push	{r7, lr}
 8007d0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007d0c:	f7ff ffdc 	bl	8007cc8 <HAL_RCC_GetHCLKFreq>
 8007d10:	4602      	mov	r2, r0
 8007d12:	4b05      	ldr	r3, [pc, #20]	@ (8007d28 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007d14:	689b      	ldr	r3, [r3, #8]
 8007d16:	0b5b      	lsrs	r3, r3, #13
 8007d18:	f003 0307 	and.w	r3, r3, #7
 8007d1c:	4903      	ldr	r1, [pc, #12]	@ (8007d2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8007d1e:	5ccb      	ldrb	r3, [r1, r3]
 8007d20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007d24:	4618      	mov	r0, r3
 8007d26:	bd80      	pop	{r7, pc}
 8007d28:	40023800 	.word	0x40023800
 8007d2c:	08011c58 	.word	0x08011c58

08007d30 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007d30:	b480      	push	{r7}
 8007d32:	b083      	sub	sp, #12
 8007d34:	af00      	add	r7, sp, #0
 8007d36:	6078      	str	r0, [r7, #4]
 8007d38:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	220f      	movs	r2, #15
 8007d3e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007d40:	4b12      	ldr	r3, [pc, #72]	@ (8007d8c <HAL_RCC_GetClockConfig+0x5c>)
 8007d42:	689b      	ldr	r3, [r3, #8]
 8007d44:	f003 0203 	and.w	r2, r3, #3
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007d4c:	4b0f      	ldr	r3, [pc, #60]	@ (8007d8c <HAL_RCC_GetClockConfig+0x5c>)
 8007d4e:	689b      	ldr	r3, [r3, #8]
 8007d50:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007d58:	4b0c      	ldr	r3, [pc, #48]	@ (8007d8c <HAL_RCC_GetClockConfig+0x5c>)
 8007d5a:	689b      	ldr	r3, [r3, #8]
 8007d5c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8007d64:	4b09      	ldr	r3, [pc, #36]	@ (8007d8c <HAL_RCC_GetClockConfig+0x5c>)
 8007d66:	689b      	ldr	r3, [r3, #8]
 8007d68:	08db      	lsrs	r3, r3, #3
 8007d6a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007d72:	4b07      	ldr	r3, [pc, #28]	@ (8007d90 <HAL_RCC_GetClockConfig+0x60>)
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	f003 0207 	and.w	r2, r3, #7
 8007d7a:	683b      	ldr	r3, [r7, #0]
 8007d7c:	601a      	str	r2, [r3, #0]
}
 8007d7e:	bf00      	nop
 8007d80:	370c      	adds	r7, #12
 8007d82:	46bd      	mov	sp, r7
 8007d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d88:	4770      	bx	lr
 8007d8a:	bf00      	nop
 8007d8c:	40023800 	.word	0x40023800
 8007d90:	40023c00 	.word	0x40023c00

08007d94 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007d94:	b580      	push	{r7, lr}
 8007d96:	b082      	sub	sp, #8
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d101      	bne.n	8007da6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007da2:	2301      	movs	r3, #1
 8007da4:	e07b      	b.n	8007e9e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d108      	bne.n	8007dc0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	685b      	ldr	r3, [r3, #4]
 8007db2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007db6:	d009      	beq.n	8007dcc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	2200      	movs	r2, #0
 8007dbc:	61da      	str	r2, [r3, #28]
 8007dbe:	e005      	b.n	8007dcc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	2200      	movs	r2, #0
 8007dc4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	2200      	movs	r2, #0
 8007dca:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	2200      	movs	r2, #0
 8007dd0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007dd8:	b2db      	uxtb	r3, r3
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d106      	bne.n	8007dec <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	2200      	movs	r2, #0
 8007de2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007de6:	6878      	ldr	r0, [r7, #4]
 8007de8:	f7fc fc14 	bl	8004614 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	2202      	movs	r2, #2
 8007df0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	681a      	ldr	r2, [r3, #0]
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007e02:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	685b      	ldr	r3, [r3, #4]
 8007e08:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	689b      	ldr	r3, [r3, #8]
 8007e10:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007e14:	431a      	orrs	r2, r3
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	68db      	ldr	r3, [r3, #12]
 8007e1a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007e1e:	431a      	orrs	r2, r3
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	691b      	ldr	r3, [r3, #16]
 8007e24:	f003 0302 	and.w	r3, r3, #2
 8007e28:	431a      	orrs	r2, r3
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	695b      	ldr	r3, [r3, #20]
 8007e2e:	f003 0301 	and.w	r3, r3, #1
 8007e32:	431a      	orrs	r2, r3
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	699b      	ldr	r3, [r3, #24]
 8007e38:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007e3c:	431a      	orrs	r2, r3
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	69db      	ldr	r3, [r3, #28]
 8007e42:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007e46:	431a      	orrs	r2, r3
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	6a1b      	ldr	r3, [r3, #32]
 8007e4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e50:	ea42 0103 	orr.w	r1, r2, r3
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e58:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	430a      	orrs	r2, r1
 8007e62:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	699b      	ldr	r3, [r3, #24]
 8007e68:	0c1b      	lsrs	r3, r3, #16
 8007e6a:	f003 0104 	and.w	r1, r3, #4
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e72:	f003 0210 	and.w	r2, r3, #16
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	430a      	orrs	r2, r1
 8007e7c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	69da      	ldr	r2, [r3, #28]
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007e8c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	2200      	movs	r2, #0
 8007e92:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	2201      	movs	r2, #1
 8007e98:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8007e9c:	2300      	movs	r3, #0
}
 8007e9e:	4618      	mov	r0, r3
 8007ea0:	3708      	adds	r7, #8
 8007ea2:	46bd      	mov	sp, r7
 8007ea4:	bd80      	pop	{r7, pc}

08007ea6 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007ea6:	b580      	push	{r7, lr}
 8007ea8:	b088      	sub	sp, #32
 8007eaa:	af00      	add	r7, sp, #0
 8007eac:	60f8      	str	r0, [r7, #12]
 8007eae:	60b9      	str	r1, [r7, #8]
 8007eb0:	603b      	str	r3, [r7, #0]
 8007eb2:	4613      	mov	r3, r2
 8007eb4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007eb6:	f7fc fe3d 	bl	8004b34 <HAL_GetTick>
 8007eba:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8007ebc:	88fb      	ldrh	r3, [r7, #6]
 8007ebe:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007ec6:	b2db      	uxtb	r3, r3
 8007ec8:	2b01      	cmp	r3, #1
 8007eca:	d001      	beq.n	8007ed0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8007ecc:	2302      	movs	r3, #2
 8007ece:	e12a      	b.n	8008126 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8007ed0:	68bb      	ldr	r3, [r7, #8]
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d002      	beq.n	8007edc <HAL_SPI_Transmit+0x36>
 8007ed6:	88fb      	ldrh	r3, [r7, #6]
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d101      	bne.n	8007ee0 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8007edc:	2301      	movs	r3, #1
 8007ede:	e122      	b.n	8008126 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007ee6:	2b01      	cmp	r3, #1
 8007ee8:	d101      	bne.n	8007eee <HAL_SPI_Transmit+0x48>
 8007eea:	2302      	movs	r3, #2
 8007eec:	e11b      	b.n	8008126 <HAL_SPI_Transmit+0x280>
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	2201      	movs	r2, #1
 8007ef2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	2203      	movs	r2, #3
 8007efa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	2200      	movs	r2, #0
 8007f02:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	68ba      	ldr	r2, [r7, #8]
 8007f08:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	88fa      	ldrh	r2, [r7, #6]
 8007f0e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	88fa      	ldrh	r2, [r7, #6]
 8007f14:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	2200      	movs	r2, #0
 8007f1a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	2200      	movs	r2, #0
 8007f20:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	2200      	movs	r2, #0
 8007f26:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	2200      	movs	r2, #0
 8007f2c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	2200      	movs	r2, #0
 8007f32:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	689b      	ldr	r3, [r3, #8]
 8007f38:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007f3c:	d10f      	bne.n	8007f5e <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	681a      	ldr	r2, [r3, #0]
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007f4c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	681a      	ldr	r2, [r3, #0]
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007f5c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f68:	2b40      	cmp	r3, #64	@ 0x40
 8007f6a:	d007      	beq.n	8007f7c <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	681a      	ldr	r2, [r3, #0]
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007f7a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	68db      	ldr	r3, [r3, #12]
 8007f80:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007f84:	d152      	bne.n	800802c <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	685b      	ldr	r3, [r3, #4]
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d002      	beq.n	8007f94 <HAL_SPI_Transmit+0xee>
 8007f8e:	8b7b      	ldrh	r3, [r7, #26]
 8007f90:	2b01      	cmp	r3, #1
 8007f92:	d145      	bne.n	8008020 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f98:	881a      	ldrh	r2, [r3, #0]
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007fa4:	1c9a      	adds	r2, r3, #2
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007fae:	b29b      	uxth	r3, r3
 8007fb0:	3b01      	subs	r3, #1
 8007fb2:	b29a      	uxth	r2, r3
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007fb8:	e032      	b.n	8008020 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	689b      	ldr	r3, [r3, #8]
 8007fc0:	f003 0302 	and.w	r3, r3, #2
 8007fc4:	2b02      	cmp	r3, #2
 8007fc6:	d112      	bne.n	8007fee <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007fcc:	881a      	ldrh	r2, [r3, #0]
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007fd8:	1c9a      	adds	r2, r3, #2
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007fe2:	b29b      	uxth	r3, r3
 8007fe4:	3b01      	subs	r3, #1
 8007fe6:	b29a      	uxth	r2, r3
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007fec:	e018      	b.n	8008020 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007fee:	f7fc fda1 	bl	8004b34 <HAL_GetTick>
 8007ff2:	4602      	mov	r2, r0
 8007ff4:	69fb      	ldr	r3, [r7, #28]
 8007ff6:	1ad3      	subs	r3, r2, r3
 8007ff8:	683a      	ldr	r2, [r7, #0]
 8007ffa:	429a      	cmp	r2, r3
 8007ffc:	d803      	bhi.n	8008006 <HAL_SPI_Transmit+0x160>
 8007ffe:	683b      	ldr	r3, [r7, #0]
 8008000:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008004:	d102      	bne.n	800800c <HAL_SPI_Transmit+0x166>
 8008006:	683b      	ldr	r3, [r7, #0]
 8008008:	2b00      	cmp	r3, #0
 800800a:	d109      	bne.n	8008020 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	2201      	movs	r2, #1
 8008010:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	2200      	movs	r2, #0
 8008018:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800801c:	2303      	movs	r3, #3
 800801e:	e082      	b.n	8008126 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008024:	b29b      	uxth	r3, r3
 8008026:	2b00      	cmp	r3, #0
 8008028:	d1c7      	bne.n	8007fba <HAL_SPI_Transmit+0x114>
 800802a:	e053      	b.n	80080d4 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	685b      	ldr	r3, [r3, #4]
 8008030:	2b00      	cmp	r3, #0
 8008032:	d002      	beq.n	800803a <HAL_SPI_Transmit+0x194>
 8008034:	8b7b      	ldrh	r3, [r7, #26]
 8008036:	2b01      	cmp	r3, #1
 8008038:	d147      	bne.n	80080ca <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	330c      	adds	r3, #12
 8008044:	7812      	ldrb	r2, [r2, #0]
 8008046:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800804c:	1c5a      	adds	r2, r3, #1
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008056:	b29b      	uxth	r3, r3
 8008058:	3b01      	subs	r3, #1
 800805a:	b29a      	uxth	r2, r3
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8008060:	e033      	b.n	80080ca <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	689b      	ldr	r3, [r3, #8]
 8008068:	f003 0302 	and.w	r3, r3, #2
 800806c:	2b02      	cmp	r3, #2
 800806e:	d113      	bne.n	8008098 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	330c      	adds	r3, #12
 800807a:	7812      	ldrb	r2, [r2, #0]
 800807c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008082:	1c5a      	adds	r2, r3, #1
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800808c:	b29b      	uxth	r3, r3
 800808e:	3b01      	subs	r3, #1
 8008090:	b29a      	uxth	r2, r3
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	86da      	strh	r2, [r3, #54]	@ 0x36
 8008096:	e018      	b.n	80080ca <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008098:	f7fc fd4c 	bl	8004b34 <HAL_GetTick>
 800809c:	4602      	mov	r2, r0
 800809e:	69fb      	ldr	r3, [r7, #28]
 80080a0:	1ad3      	subs	r3, r2, r3
 80080a2:	683a      	ldr	r2, [r7, #0]
 80080a4:	429a      	cmp	r2, r3
 80080a6:	d803      	bhi.n	80080b0 <HAL_SPI_Transmit+0x20a>
 80080a8:	683b      	ldr	r3, [r7, #0]
 80080aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080ae:	d102      	bne.n	80080b6 <HAL_SPI_Transmit+0x210>
 80080b0:	683b      	ldr	r3, [r7, #0]
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d109      	bne.n	80080ca <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	2201      	movs	r2, #1
 80080ba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	2200      	movs	r2, #0
 80080c2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80080c6:	2303      	movs	r3, #3
 80080c8:	e02d      	b.n	8008126 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80080ce:	b29b      	uxth	r3, r3
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d1c6      	bne.n	8008062 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80080d4:	69fa      	ldr	r2, [r7, #28]
 80080d6:	6839      	ldr	r1, [r7, #0]
 80080d8:	68f8      	ldr	r0, [r7, #12]
 80080da:	f000 fbd9 	bl	8008890 <SPI_EndRxTxTransaction>
 80080de:	4603      	mov	r3, r0
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d002      	beq.n	80080ea <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	2220      	movs	r2, #32
 80080e8:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	689b      	ldr	r3, [r3, #8]
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d10a      	bne.n	8008108 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80080f2:	2300      	movs	r3, #0
 80080f4:	617b      	str	r3, [r7, #20]
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	68db      	ldr	r3, [r3, #12]
 80080fc:	617b      	str	r3, [r7, #20]
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	689b      	ldr	r3, [r3, #8]
 8008104:	617b      	str	r3, [r7, #20]
 8008106:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	2201      	movs	r2, #1
 800810c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	2200      	movs	r2, #0
 8008114:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800811c:	2b00      	cmp	r3, #0
 800811e:	d001      	beq.n	8008124 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8008120:	2301      	movs	r3, #1
 8008122:	e000      	b.n	8008126 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8008124:	2300      	movs	r3, #0
  }
}
 8008126:	4618      	mov	r0, r3
 8008128:	3720      	adds	r7, #32
 800812a:	46bd      	mov	sp, r7
 800812c:	bd80      	pop	{r7, pc}

0800812e <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800812e:	b580      	push	{r7, lr}
 8008130:	b088      	sub	sp, #32
 8008132:	af02      	add	r7, sp, #8
 8008134:	60f8      	str	r0, [r7, #12]
 8008136:	60b9      	str	r1, [r7, #8]
 8008138:	603b      	str	r3, [r7, #0]
 800813a:	4613      	mov	r3, r2
 800813c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008144:	b2db      	uxtb	r3, r3
 8008146:	2b01      	cmp	r3, #1
 8008148:	d001      	beq.n	800814e <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800814a:	2302      	movs	r3, #2
 800814c:	e104      	b.n	8008358 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 800814e:	68bb      	ldr	r3, [r7, #8]
 8008150:	2b00      	cmp	r3, #0
 8008152:	d002      	beq.n	800815a <HAL_SPI_Receive+0x2c>
 8008154:	88fb      	ldrh	r3, [r7, #6]
 8008156:	2b00      	cmp	r3, #0
 8008158:	d101      	bne.n	800815e <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800815a:	2301      	movs	r3, #1
 800815c:	e0fc      	b.n	8008358 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	685b      	ldr	r3, [r3, #4]
 8008162:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008166:	d112      	bne.n	800818e <HAL_SPI_Receive+0x60>
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	689b      	ldr	r3, [r3, #8]
 800816c:	2b00      	cmp	r3, #0
 800816e:	d10e      	bne.n	800818e <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	2204      	movs	r2, #4
 8008174:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8008178:	88fa      	ldrh	r2, [r7, #6]
 800817a:	683b      	ldr	r3, [r7, #0]
 800817c:	9300      	str	r3, [sp, #0]
 800817e:	4613      	mov	r3, r2
 8008180:	68ba      	ldr	r2, [r7, #8]
 8008182:	68b9      	ldr	r1, [r7, #8]
 8008184:	68f8      	ldr	r0, [r7, #12]
 8008186:	f000 f8eb 	bl	8008360 <HAL_SPI_TransmitReceive>
 800818a:	4603      	mov	r3, r0
 800818c:	e0e4      	b.n	8008358 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800818e:	f7fc fcd1 	bl	8004b34 <HAL_GetTick>
 8008192:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800819a:	2b01      	cmp	r3, #1
 800819c:	d101      	bne.n	80081a2 <HAL_SPI_Receive+0x74>
 800819e:	2302      	movs	r3, #2
 80081a0:	e0da      	b.n	8008358 <HAL_SPI_Receive+0x22a>
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	2201      	movs	r2, #1
 80081a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	2204      	movs	r2, #4
 80081ae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	2200      	movs	r2, #0
 80081b6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	68ba      	ldr	r2, [r7, #8]
 80081bc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	88fa      	ldrh	r2, [r7, #6]
 80081c2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	88fa      	ldrh	r2, [r7, #6]
 80081c8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	2200      	movs	r2, #0
 80081ce:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	2200      	movs	r2, #0
 80081d4:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	2200      	movs	r2, #0
 80081da:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	2200      	movs	r2, #0
 80081e0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	2200      	movs	r2, #0
 80081e6:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	689b      	ldr	r3, [r3, #8]
 80081ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80081f0:	d10f      	bne.n	8008212 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	681a      	ldr	r2, [r3, #0]
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008200:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	681a      	ldr	r2, [r3, #0]
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008210:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800821c:	2b40      	cmp	r3, #64	@ 0x40
 800821e:	d007      	beq.n	8008230 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	681a      	ldr	r2, [r3, #0]
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800822e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	68db      	ldr	r3, [r3, #12]
 8008234:	2b00      	cmp	r3, #0
 8008236:	d170      	bne.n	800831a <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8008238:	e035      	b.n	80082a6 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	689b      	ldr	r3, [r3, #8]
 8008240:	f003 0301 	and.w	r3, r3, #1
 8008244:	2b01      	cmp	r3, #1
 8008246:	d115      	bne.n	8008274 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	f103 020c 	add.w	r2, r3, #12
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008254:	7812      	ldrb	r2, [r2, #0]
 8008256:	b2d2      	uxtb	r2, r2
 8008258:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800825e:	1c5a      	adds	r2, r3, #1
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008268:	b29b      	uxth	r3, r3
 800826a:	3b01      	subs	r3, #1
 800826c:	b29a      	uxth	r2, r3
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008272:	e018      	b.n	80082a6 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008274:	f7fc fc5e 	bl	8004b34 <HAL_GetTick>
 8008278:	4602      	mov	r2, r0
 800827a:	697b      	ldr	r3, [r7, #20]
 800827c:	1ad3      	subs	r3, r2, r3
 800827e:	683a      	ldr	r2, [r7, #0]
 8008280:	429a      	cmp	r2, r3
 8008282:	d803      	bhi.n	800828c <HAL_SPI_Receive+0x15e>
 8008284:	683b      	ldr	r3, [r7, #0]
 8008286:	f1b3 3fff 	cmp.w	r3, #4294967295
 800828a:	d102      	bne.n	8008292 <HAL_SPI_Receive+0x164>
 800828c:	683b      	ldr	r3, [r7, #0]
 800828e:	2b00      	cmp	r3, #0
 8008290:	d109      	bne.n	80082a6 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	2201      	movs	r2, #1
 8008296:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	2200      	movs	r2, #0
 800829e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80082a2:	2303      	movs	r3, #3
 80082a4:	e058      	b.n	8008358 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80082aa:	b29b      	uxth	r3, r3
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d1c4      	bne.n	800823a <HAL_SPI_Receive+0x10c>
 80082b0:	e038      	b.n	8008324 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	689b      	ldr	r3, [r3, #8]
 80082b8:	f003 0301 	and.w	r3, r3, #1
 80082bc:	2b01      	cmp	r3, #1
 80082be:	d113      	bne.n	80082e8 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	68da      	ldr	r2, [r3, #12]
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082ca:	b292      	uxth	r2, r2
 80082cc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082d2:	1c9a      	adds	r2, r3, #2
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80082dc:	b29b      	uxth	r3, r3
 80082de:	3b01      	subs	r3, #1
 80082e0:	b29a      	uxth	r2, r3
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80082e6:	e018      	b.n	800831a <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80082e8:	f7fc fc24 	bl	8004b34 <HAL_GetTick>
 80082ec:	4602      	mov	r2, r0
 80082ee:	697b      	ldr	r3, [r7, #20]
 80082f0:	1ad3      	subs	r3, r2, r3
 80082f2:	683a      	ldr	r2, [r7, #0]
 80082f4:	429a      	cmp	r2, r3
 80082f6:	d803      	bhi.n	8008300 <HAL_SPI_Receive+0x1d2>
 80082f8:	683b      	ldr	r3, [r7, #0]
 80082fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082fe:	d102      	bne.n	8008306 <HAL_SPI_Receive+0x1d8>
 8008300:	683b      	ldr	r3, [r7, #0]
 8008302:	2b00      	cmp	r3, #0
 8008304:	d109      	bne.n	800831a <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	2201      	movs	r2, #1
 800830a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	2200      	movs	r2, #0
 8008312:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8008316:	2303      	movs	r3, #3
 8008318:	e01e      	b.n	8008358 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800831e:	b29b      	uxth	r3, r3
 8008320:	2b00      	cmp	r3, #0
 8008322:	d1c6      	bne.n	80082b2 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008324:	697a      	ldr	r2, [r7, #20]
 8008326:	6839      	ldr	r1, [r7, #0]
 8008328:	68f8      	ldr	r0, [r7, #12]
 800832a:	f000 fa4b 	bl	80087c4 <SPI_EndRxTransaction>
 800832e:	4603      	mov	r3, r0
 8008330:	2b00      	cmp	r3, #0
 8008332:	d002      	beq.n	800833a <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	2220      	movs	r2, #32
 8008338:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	2201      	movs	r2, #1
 800833e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	2200      	movs	r2, #0
 8008346:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800834e:	2b00      	cmp	r3, #0
 8008350:	d001      	beq.n	8008356 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8008352:	2301      	movs	r3, #1
 8008354:	e000      	b.n	8008358 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8008356:	2300      	movs	r3, #0
  }
}
 8008358:	4618      	mov	r0, r3
 800835a:	3718      	adds	r7, #24
 800835c:	46bd      	mov	sp, r7
 800835e:	bd80      	pop	{r7, pc}

08008360 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008360:	b580      	push	{r7, lr}
 8008362:	b08a      	sub	sp, #40	@ 0x28
 8008364:	af00      	add	r7, sp, #0
 8008366:	60f8      	str	r0, [r7, #12]
 8008368:	60b9      	str	r1, [r7, #8]
 800836a:	607a      	str	r2, [r7, #4]
 800836c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800836e:	2301      	movs	r3, #1
 8008370:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008372:	f7fc fbdf 	bl	8004b34 <HAL_GetTick>
 8008376:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800837e:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	685b      	ldr	r3, [r3, #4]
 8008384:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8008386:	887b      	ldrh	r3, [r7, #2]
 8008388:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800838a:	7ffb      	ldrb	r3, [r7, #31]
 800838c:	2b01      	cmp	r3, #1
 800838e:	d00c      	beq.n	80083aa <HAL_SPI_TransmitReceive+0x4a>
 8008390:	69bb      	ldr	r3, [r7, #24]
 8008392:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008396:	d106      	bne.n	80083a6 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	689b      	ldr	r3, [r3, #8]
 800839c:	2b00      	cmp	r3, #0
 800839e:	d102      	bne.n	80083a6 <HAL_SPI_TransmitReceive+0x46>
 80083a0:	7ffb      	ldrb	r3, [r7, #31]
 80083a2:	2b04      	cmp	r3, #4
 80083a4:	d001      	beq.n	80083aa <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80083a6:	2302      	movs	r3, #2
 80083a8:	e17f      	b.n	80086aa <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80083aa:	68bb      	ldr	r3, [r7, #8]
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d005      	beq.n	80083bc <HAL_SPI_TransmitReceive+0x5c>
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d002      	beq.n	80083bc <HAL_SPI_TransmitReceive+0x5c>
 80083b6:	887b      	ldrh	r3, [r7, #2]
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d101      	bne.n	80083c0 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80083bc:	2301      	movs	r3, #1
 80083be:	e174      	b.n	80086aa <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80083c6:	2b01      	cmp	r3, #1
 80083c8:	d101      	bne.n	80083ce <HAL_SPI_TransmitReceive+0x6e>
 80083ca:	2302      	movs	r3, #2
 80083cc:	e16d      	b.n	80086aa <HAL_SPI_TransmitReceive+0x34a>
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	2201      	movs	r2, #1
 80083d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80083dc:	b2db      	uxtb	r3, r3
 80083de:	2b04      	cmp	r3, #4
 80083e0:	d003      	beq.n	80083ea <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	2205      	movs	r2, #5
 80083e6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	2200      	movs	r2, #0
 80083ee:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	687a      	ldr	r2, [r7, #4]
 80083f4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	887a      	ldrh	r2, [r7, #2]
 80083fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	887a      	ldrh	r2, [r7, #2]
 8008400:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	68ba      	ldr	r2, [r7, #8]
 8008406:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	887a      	ldrh	r2, [r7, #2]
 800840c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	887a      	ldrh	r2, [r7, #2]
 8008412:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	2200      	movs	r2, #0
 8008418:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	2200      	movs	r2, #0
 800841e:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800842a:	2b40      	cmp	r3, #64	@ 0x40
 800842c:	d007      	beq.n	800843e <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	681a      	ldr	r2, [r3, #0]
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800843c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	68db      	ldr	r3, [r3, #12]
 8008442:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008446:	d17e      	bne.n	8008546 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	685b      	ldr	r3, [r3, #4]
 800844c:	2b00      	cmp	r3, #0
 800844e:	d002      	beq.n	8008456 <HAL_SPI_TransmitReceive+0xf6>
 8008450:	8afb      	ldrh	r3, [r7, #22]
 8008452:	2b01      	cmp	r3, #1
 8008454:	d16c      	bne.n	8008530 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800845a:	881a      	ldrh	r2, [r3, #0]
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008466:	1c9a      	adds	r2, r3, #2
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008470:	b29b      	uxth	r3, r3
 8008472:	3b01      	subs	r3, #1
 8008474:	b29a      	uxth	r2, r3
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800847a:	e059      	b.n	8008530 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	689b      	ldr	r3, [r3, #8]
 8008482:	f003 0302 	and.w	r3, r3, #2
 8008486:	2b02      	cmp	r3, #2
 8008488:	d11b      	bne.n	80084c2 <HAL_SPI_TransmitReceive+0x162>
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800848e:	b29b      	uxth	r3, r3
 8008490:	2b00      	cmp	r3, #0
 8008492:	d016      	beq.n	80084c2 <HAL_SPI_TransmitReceive+0x162>
 8008494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008496:	2b01      	cmp	r3, #1
 8008498:	d113      	bne.n	80084c2 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800849e:	881a      	ldrh	r2, [r3, #0]
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084aa:	1c9a      	adds	r2, r3, #2
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80084b4:	b29b      	uxth	r3, r3
 80084b6:	3b01      	subs	r3, #1
 80084b8:	b29a      	uxth	r2, r3
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80084be:	2300      	movs	r3, #0
 80084c0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	689b      	ldr	r3, [r3, #8]
 80084c8:	f003 0301 	and.w	r3, r3, #1
 80084cc:	2b01      	cmp	r3, #1
 80084ce:	d119      	bne.n	8008504 <HAL_SPI_TransmitReceive+0x1a4>
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80084d4:	b29b      	uxth	r3, r3
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d014      	beq.n	8008504 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	68da      	ldr	r2, [r3, #12]
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084e4:	b292      	uxth	r2, r2
 80084e6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084ec:	1c9a      	adds	r2, r3, #2
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80084f6:	b29b      	uxth	r3, r3
 80084f8:	3b01      	subs	r3, #1
 80084fa:	b29a      	uxth	r2, r3
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008500:	2301      	movs	r3, #1
 8008502:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008504:	f7fc fb16 	bl	8004b34 <HAL_GetTick>
 8008508:	4602      	mov	r2, r0
 800850a:	6a3b      	ldr	r3, [r7, #32]
 800850c:	1ad3      	subs	r3, r2, r3
 800850e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008510:	429a      	cmp	r2, r3
 8008512:	d80d      	bhi.n	8008530 <HAL_SPI_TransmitReceive+0x1d0>
 8008514:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008516:	f1b3 3fff 	cmp.w	r3, #4294967295
 800851a:	d009      	beq.n	8008530 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	2201      	movs	r2, #1
 8008520:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	2200      	movs	r2, #0
 8008528:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800852c:	2303      	movs	r3, #3
 800852e:	e0bc      	b.n	80086aa <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008534:	b29b      	uxth	r3, r3
 8008536:	2b00      	cmp	r3, #0
 8008538:	d1a0      	bne.n	800847c <HAL_SPI_TransmitReceive+0x11c>
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800853e:	b29b      	uxth	r3, r3
 8008540:	2b00      	cmp	r3, #0
 8008542:	d19b      	bne.n	800847c <HAL_SPI_TransmitReceive+0x11c>
 8008544:	e082      	b.n	800864c <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	685b      	ldr	r3, [r3, #4]
 800854a:	2b00      	cmp	r3, #0
 800854c:	d002      	beq.n	8008554 <HAL_SPI_TransmitReceive+0x1f4>
 800854e:	8afb      	ldrh	r3, [r7, #22]
 8008550:	2b01      	cmp	r3, #1
 8008552:	d171      	bne.n	8008638 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	330c      	adds	r3, #12
 800855e:	7812      	ldrb	r2, [r2, #0]
 8008560:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008566:	1c5a      	adds	r2, r3, #1
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008570:	b29b      	uxth	r3, r3
 8008572:	3b01      	subs	r3, #1
 8008574:	b29a      	uxth	r2, r3
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800857a:	e05d      	b.n	8008638 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	689b      	ldr	r3, [r3, #8]
 8008582:	f003 0302 	and.w	r3, r3, #2
 8008586:	2b02      	cmp	r3, #2
 8008588:	d11c      	bne.n	80085c4 <HAL_SPI_TransmitReceive+0x264>
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800858e:	b29b      	uxth	r3, r3
 8008590:	2b00      	cmp	r3, #0
 8008592:	d017      	beq.n	80085c4 <HAL_SPI_TransmitReceive+0x264>
 8008594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008596:	2b01      	cmp	r3, #1
 8008598:	d114      	bne.n	80085c4 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	330c      	adds	r3, #12
 80085a4:	7812      	ldrb	r2, [r2, #0]
 80085a6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085ac:	1c5a      	adds	r2, r3, #1
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80085b6:	b29b      	uxth	r3, r3
 80085b8:	3b01      	subs	r3, #1
 80085ba:	b29a      	uxth	r2, r3
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80085c0:	2300      	movs	r3, #0
 80085c2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	689b      	ldr	r3, [r3, #8]
 80085ca:	f003 0301 	and.w	r3, r3, #1
 80085ce:	2b01      	cmp	r3, #1
 80085d0:	d119      	bne.n	8008606 <HAL_SPI_TransmitReceive+0x2a6>
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80085d6:	b29b      	uxth	r3, r3
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d014      	beq.n	8008606 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	68da      	ldr	r2, [r3, #12]
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085e6:	b2d2      	uxtb	r2, r2
 80085e8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085ee:	1c5a      	adds	r2, r3, #1
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80085f8:	b29b      	uxth	r3, r3
 80085fa:	3b01      	subs	r3, #1
 80085fc:	b29a      	uxth	r2, r3
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008602:	2301      	movs	r3, #1
 8008604:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008606:	f7fc fa95 	bl	8004b34 <HAL_GetTick>
 800860a:	4602      	mov	r2, r0
 800860c:	6a3b      	ldr	r3, [r7, #32]
 800860e:	1ad3      	subs	r3, r2, r3
 8008610:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008612:	429a      	cmp	r2, r3
 8008614:	d803      	bhi.n	800861e <HAL_SPI_TransmitReceive+0x2be>
 8008616:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008618:	f1b3 3fff 	cmp.w	r3, #4294967295
 800861c:	d102      	bne.n	8008624 <HAL_SPI_TransmitReceive+0x2c4>
 800861e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008620:	2b00      	cmp	r3, #0
 8008622:	d109      	bne.n	8008638 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	2201      	movs	r2, #1
 8008628:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	2200      	movs	r2, #0
 8008630:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8008634:	2303      	movs	r3, #3
 8008636:	e038      	b.n	80086aa <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800863c:	b29b      	uxth	r3, r3
 800863e:	2b00      	cmp	r3, #0
 8008640:	d19c      	bne.n	800857c <HAL_SPI_TransmitReceive+0x21c>
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008646:	b29b      	uxth	r3, r3
 8008648:	2b00      	cmp	r3, #0
 800864a:	d197      	bne.n	800857c <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800864c:	6a3a      	ldr	r2, [r7, #32]
 800864e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008650:	68f8      	ldr	r0, [r7, #12]
 8008652:	f000 f91d 	bl	8008890 <SPI_EndRxTxTransaction>
 8008656:	4603      	mov	r3, r0
 8008658:	2b00      	cmp	r3, #0
 800865a:	d008      	beq.n	800866e <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	2220      	movs	r2, #32
 8008660:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	2200      	movs	r2, #0
 8008666:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800866a:	2301      	movs	r3, #1
 800866c:	e01d      	b.n	80086aa <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	689b      	ldr	r3, [r3, #8]
 8008672:	2b00      	cmp	r3, #0
 8008674:	d10a      	bne.n	800868c <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008676:	2300      	movs	r3, #0
 8008678:	613b      	str	r3, [r7, #16]
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	68db      	ldr	r3, [r3, #12]
 8008680:	613b      	str	r3, [r7, #16]
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	689b      	ldr	r3, [r3, #8]
 8008688:	613b      	str	r3, [r7, #16]
 800868a:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	2201      	movs	r2, #1
 8008690:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	2200      	movs	r2, #0
 8008698:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d001      	beq.n	80086a8 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80086a4:	2301      	movs	r3, #1
 80086a6:	e000      	b.n	80086aa <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80086a8:	2300      	movs	r3, #0
  }
}
 80086aa:	4618      	mov	r0, r3
 80086ac:	3728      	adds	r7, #40	@ 0x28
 80086ae:	46bd      	mov	sp, r7
 80086b0:	bd80      	pop	{r7, pc}
	...

080086b4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80086b4:	b580      	push	{r7, lr}
 80086b6:	b088      	sub	sp, #32
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	60f8      	str	r0, [r7, #12]
 80086bc:	60b9      	str	r1, [r7, #8]
 80086be:	603b      	str	r3, [r7, #0]
 80086c0:	4613      	mov	r3, r2
 80086c2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80086c4:	f7fc fa36 	bl	8004b34 <HAL_GetTick>
 80086c8:	4602      	mov	r2, r0
 80086ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086cc:	1a9b      	subs	r3, r3, r2
 80086ce:	683a      	ldr	r2, [r7, #0]
 80086d0:	4413      	add	r3, r2
 80086d2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80086d4:	f7fc fa2e 	bl	8004b34 <HAL_GetTick>
 80086d8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80086da:	4b39      	ldr	r3, [pc, #228]	@ (80087c0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	015b      	lsls	r3, r3, #5
 80086e0:	0d1b      	lsrs	r3, r3, #20
 80086e2:	69fa      	ldr	r2, [r7, #28]
 80086e4:	fb02 f303 	mul.w	r3, r2, r3
 80086e8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80086ea:	e055      	b.n	8008798 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80086ec:	683b      	ldr	r3, [r7, #0]
 80086ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086f2:	d051      	beq.n	8008798 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80086f4:	f7fc fa1e 	bl	8004b34 <HAL_GetTick>
 80086f8:	4602      	mov	r2, r0
 80086fa:	69bb      	ldr	r3, [r7, #24]
 80086fc:	1ad3      	subs	r3, r2, r3
 80086fe:	69fa      	ldr	r2, [r7, #28]
 8008700:	429a      	cmp	r2, r3
 8008702:	d902      	bls.n	800870a <SPI_WaitFlagStateUntilTimeout+0x56>
 8008704:	69fb      	ldr	r3, [r7, #28]
 8008706:	2b00      	cmp	r3, #0
 8008708:	d13d      	bne.n	8008786 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	685a      	ldr	r2, [r3, #4]
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008718:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	685b      	ldr	r3, [r3, #4]
 800871e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008722:	d111      	bne.n	8008748 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	689b      	ldr	r3, [r3, #8]
 8008728:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800872c:	d004      	beq.n	8008738 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	689b      	ldr	r3, [r3, #8]
 8008732:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008736:	d107      	bne.n	8008748 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	681a      	ldr	r2, [r3, #0]
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008746:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800874c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008750:	d10f      	bne.n	8008772 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	681a      	ldr	r2, [r3, #0]
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008760:	601a      	str	r2, [r3, #0]
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	681a      	ldr	r2, [r3, #0]
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008770:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	2201      	movs	r2, #1
 8008776:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	2200      	movs	r2, #0
 800877e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8008782:	2303      	movs	r3, #3
 8008784:	e018      	b.n	80087b8 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008786:	697b      	ldr	r3, [r7, #20]
 8008788:	2b00      	cmp	r3, #0
 800878a:	d102      	bne.n	8008792 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800878c:	2300      	movs	r3, #0
 800878e:	61fb      	str	r3, [r7, #28]
 8008790:	e002      	b.n	8008798 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8008792:	697b      	ldr	r3, [r7, #20]
 8008794:	3b01      	subs	r3, #1
 8008796:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	689a      	ldr	r2, [r3, #8]
 800879e:	68bb      	ldr	r3, [r7, #8]
 80087a0:	4013      	ands	r3, r2
 80087a2:	68ba      	ldr	r2, [r7, #8]
 80087a4:	429a      	cmp	r2, r3
 80087a6:	bf0c      	ite	eq
 80087a8:	2301      	moveq	r3, #1
 80087aa:	2300      	movne	r3, #0
 80087ac:	b2db      	uxtb	r3, r3
 80087ae:	461a      	mov	r2, r3
 80087b0:	79fb      	ldrb	r3, [r7, #7]
 80087b2:	429a      	cmp	r2, r3
 80087b4:	d19a      	bne.n	80086ec <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80087b6:	2300      	movs	r3, #0
}
 80087b8:	4618      	mov	r0, r3
 80087ba:	3720      	adds	r7, #32
 80087bc:	46bd      	mov	sp, r7
 80087be:	bd80      	pop	{r7, pc}
 80087c0:	20000018 	.word	0x20000018

080087c4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80087c4:	b580      	push	{r7, lr}
 80087c6:	b086      	sub	sp, #24
 80087c8:	af02      	add	r7, sp, #8
 80087ca:	60f8      	str	r0, [r7, #12]
 80087cc:	60b9      	str	r1, [r7, #8]
 80087ce:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	685b      	ldr	r3, [r3, #4]
 80087d4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80087d8:	d111      	bne.n	80087fe <SPI_EndRxTransaction+0x3a>
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	689b      	ldr	r3, [r3, #8]
 80087de:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80087e2:	d004      	beq.n	80087ee <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	689b      	ldr	r3, [r3, #8]
 80087e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80087ec:	d107      	bne.n	80087fe <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	681a      	ldr	r2, [r3, #0]
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80087fc:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	685b      	ldr	r3, [r3, #4]
 8008802:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008806:	d12a      	bne.n	800885e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	689b      	ldr	r3, [r3, #8]
 800880c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008810:	d012      	beq.n	8008838 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	9300      	str	r3, [sp, #0]
 8008816:	68bb      	ldr	r3, [r7, #8]
 8008818:	2200      	movs	r2, #0
 800881a:	2180      	movs	r1, #128	@ 0x80
 800881c:	68f8      	ldr	r0, [r7, #12]
 800881e:	f7ff ff49 	bl	80086b4 <SPI_WaitFlagStateUntilTimeout>
 8008822:	4603      	mov	r3, r0
 8008824:	2b00      	cmp	r3, #0
 8008826:	d02d      	beq.n	8008884 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800882c:	f043 0220 	orr.w	r2, r3, #32
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8008834:	2303      	movs	r3, #3
 8008836:	e026      	b.n	8008886 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	9300      	str	r3, [sp, #0]
 800883c:	68bb      	ldr	r3, [r7, #8]
 800883e:	2200      	movs	r2, #0
 8008840:	2101      	movs	r1, #1
 8008842:	68f8      	ldr	r0, [r7, #12]
 8008844:	f7ff ff36 	bl	80086b4 <SPI_WaitFlagStateUntilTimeout>
 8008848:	4603      	mov	r3, r0
 800884a:	2b00      	cmp	r3, #0
 800884c:	d01a      	beq.n	8008884 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008852:	f043 0220 	orr.w	r2, r3, #32
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800885a:	2303      	movs	r3, #3
 800885c:	e013      	b.n	8008886 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	9300      	str	r3, [sp, #0]
 8008862:	68bb      	ldr	r3, [r7, #8]
 8008864:	2200      	movs	r2, #0
 8008866:	2101      	movs	r1, #1
 8008868:	68f8      	ldr	r0, [r7, #12]
 800886a:	f7ff ff23 	bl	80086b4 <SPI_WaitFlagStateUntilTimeout>
 800886e:	4603      	mov	r3, r0
 8008870:	2b00      	cmp	r3, #0
 8008872:	d007      	beq.n	8008884 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008878:	f043 0220 	orr.w	r2, r3, #32
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8008880:	2303      	movs	r3, #3
 8008882:	e000      	b.n	8008886 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8008884:	2300      	movs	r3, #0
}
 8008886:	4618      	mov	r0, r3
 8008888:	3710      	adds	r7, #16
 800888a:	46bd      	mov	sp, r7
 800888c:	bd80      	pop	{r7, pc}
	...

08008890 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008890:	b580      	push	{r7, lr}
 8008892:	b088      	sub	sp, #32
 8008894:	af02      	add	r7, sp, #8
 8008896:	60f8      	str	r0, [r7, #12]
 8008898:	60b9      	str	r1, [r7, #8]
 800889a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	9300      	str	r3, [sp, #0]
 80088a0:	68bb      	ldr	r3, [r7, #8]
 80088a2:	2201      	movs	r2, #1
 80088a4:	2102      	movs	r1, #2
 80088a6:	68f8      	ldr	r0, [r7, #12]
 80088a8:	f7ff ff04 	bl	80086b4 <SPI_WaitFlagStateUntilTimeout>
 80088ac:	4603      	mov	r3, r0
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d007      	beq.n	80088c2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80088b6:	f043 0220 	orr.w	r2, r3, #32
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80088be:	2303      	movs	r3, #3
 80088c0:	e032      	b.n	8008928 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80088c2:	4b1b      	ldr	r3, [pc, #108]	@ (8008930 <SPI_EndRxTxTransaction+0xa0>)
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	4a1b      	ldr	r2, [pc, #108]	@ (8008934 <SPI_EndRxTxTransaction+0xa4>)
 80088c8:	fba2 2303 	umull	r2, r3, r2, r3
 80088cc:	0d5b      	lsrs	r3, r3, #21
 80088ce:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80088d2:	fb02 f303 	mul.w	r3, r2, r3
 80088d6:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	685b      	ldr	r3, [r3, #4]
 80088dc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80088e0:	d112      	bne.n	8008908 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	9300      	str	r3, [sp, #0]
 80088e6:	68bb      	ldr	r3, [r7, #8]
 80088e8:	2200      	movs	r2, #0
 80088ea:	2180      	movs	r1, #128	@ 0x80
 80088ec:	68f8      	ldr	r0, [r7, #12]
 80088ee:	f7ff fee1 	bl	80086b4 <SPI_WaitFlagStateUntilTimeout>
 80088f2:	4603      	mov	r3, r0
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d016      	beq.n	8008926 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80088fc:	f043 0220 	orr.w	r2, r3, #32
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8008904:	2303      	movs	r3, #3
 8008906:	e00f      	b.n	8008928 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008908:	697b      	ldr	r3, [r7, #20]
 800890a:	2b00      	cmp	r3, #0
 800890c:	d00a      	beq.n	8008924 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800890e:	697b      	ldr	r3, [r7, #20]
 8008910:	3b01      	subs	r3, #1
 8008912:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	689b      	ldr	r3, [r3, #8]
 800891a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800891e:	2b80      	cmp	r3, #128	@ 0x80
 8008920:	d0f2      	beq.n	8008908 <SPI_EndRxTxTransaction+0x78>
 8008922:	e000      	b.n	8008926 <SPI_EndRxTxTransaction+0x96>
        break;
 8008924:	bf00      	nop
  }

  return HAL_OK;
 8008926:	2300      	movs	r3, #0
}
 8008928:	4618      	mov	r0, r3
 800892a:	3718      	adds	r7, #24
 800892c:	46bd      	mov	sp, r7
 800892e:	bd80      	pop	{r7, pc}
 8008930:	20000018 	.word	0x20000018
 8008934:	165e9f81 	.word	0x165e9f81

08008938 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008938:	b580      	push	{r7, lr}
 800893a:	b082      	sub	sp, #8
 800893c:	af00      	add	r7, sp, #0
 800893e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	2b00      	cmp	r3, #0
 8008944:	d101      	bne.n	800894a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008946:	2301      	movs	r3, #1
 8008948:	e041      	b.n	80089ce <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008950:	b2db      	uxtb	r3, r3
 8008952:	2b00      	cmp	r3, #0
 8008954:	d106      	bne.n	8008964 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	2200      	movs	r2, #0
 800895a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800895e:	6878      	ldr	r0, [r7, #4]
 8008960:	f7fb feb0 	bl	80046c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	2202      	movs	r2, #2
 8008968:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681a      	ldr	r2, [r3, #0]
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	3304      	adds	r3, #4
 8008974:	4619      	mov	r1, r3
 8008976:	4610      	mov	r0, r2
 8008978:	f000 fa70 	bl	8008e5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	2201      	movs	r2, #1
 8008980:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	2201      	movs	r2, #1
 8008988:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	2201      	movs	r2, #1
 8008990:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	2201      	movs	r2, #1
 8008998:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	2201      	movs	r2, #1
 80089a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	2201      	movs	r2, #1
 80089a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	2201      	movs	r2, #1
 80089b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	2201      	movs	r2, #1
 80089b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	2201      	movs	r2, #1
 80089c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	2201      	movs	r2, #1
 80089c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80089cc:	2300      	movs	r3, #0
}
 80089ce:	4618      	mov	r0, r3
 80089d0:	3708      	adds	r7, #8
 80089d2:	46bd      	mov	sp, r7
 80089d4:	bd80      	pop	{r7, pc}
	...

080089d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80089d8:	b480      	push	{r7}
 80089da:	b085      	sub	sp, #20
 80089dc:	af00      	add	r7, sp, #0
 80089de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80089e6:	b2db      	uxtb	r3, r3
 80089e8:	2b01      	cmp	r3, #1
 80089ea:	d001      	beq.n	80089f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80089ec:	2301      	movs	r3, #1
 80089ee:	e044      	b.n	8008a7a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	2202      	movs	r2, #2
 80089f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	68da      	ldr	r2, [r3, #12]
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	f042 0201 	orr.w	r2, r2, #1
 8008a06:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	4a1e      	ldr	r2, [pc, #120]	@ (8008a88 <HAL_TIM_Base_Start_IT+0xb0>)
 8008a0e:	4293      	cmp	r3, r2
 8008a10:	d018      	beq.n	8008a44 <HAL_TIM_Base_Start_IT+0x6c>
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a1a:	d013      	beq.n	8008a44 <HAL_TIM_Base_Start_IT+0x6c>
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	4a1a      	ldr	r2, [pc, #104]	@ (8008a8c <HAL_TIM_Base_Start_IT+0xb4>)
 8008a22:	4293      	cmp	r3, r2
 8008a24:	d00e      	beq.n	8008a44 <HAL_TIM_Base_Start_IT+0x6c>
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	4a19      	ldr	r2, [pc, #100]	@ (8008a90 <HAL_TIM_Base_Start_IT+0xb8>)
 8008a2c:	4293      	cmp	r3, r2
 8008a2e:	d009      	beq.n	8008a44 <HAL_TIM_Base_Start_IT+0x6c>
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	4a17      	ldr	r2, [pc, #92]	@ (8008a94 <HAL_TIM_Base_Start_IT+0xbc>)
 8008a36:	4293      	cmp	r3, r2
 8008a38:	d004      	beq.n	8008a44 <HAL_TIM_Base_Start_IT+0x6c>
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	4a16      	ldr	r2, [pc, #88]	@ (8008a98 <HAL_TIM_Base_Start_IT+0xc0>)
 8008a40:	4293      	cmp	r3, r2
 8008a42:	d111      	bne.n	8008a68 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	689b      	ldr	r3, [r3, #8]
 8008a4a:	f003 0307 	and.w	r3, r3, #7
 8008a4e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	2b06      	cmp	r3, #6
 8008a54:	d010      	beq.n	8008a78 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	681a      	ldr	r2, [r3, #0]
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	f042 0201 	orr.w	r2, r2, #1
 8008a64:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a66:	e007      	b.n	8008a78 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	681a      	ldr	r2, [r3, #0]
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	f042 0201 	orr.w	r2, r2, #1
 8008a76:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008a78:	2300      	movs	r3, #0
}
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	3714      	adds	r7, #20
 8008a7e:	46bd      	mov	sp, r7
 8008a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a84:	4770      	bx	lr
 8008a86:	bf00      	nop
 8008a88:	40010000 	.word	0x40010000
 8008a8c:	40000400 	.word	0x40000400
 8008a90:	40000800 	.word	0x40000800
 8008a94:	40000c00 	.word	0x40000c00
 8008a98:	40014000 	.word	0x40014000

08008a9c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008a9c:	b580      	push	{r7, lr}
 8008a9e:	b084      	sub	sp, #16
 8008aa0:	af00      	add	r7, sp, #0
 8008aa2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	68db      	ldr	r3, [r3, #12]
 8008aaa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	691b      	ldr	r3, [r3, #16]
 8008ab2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008ab4:	68bb      	ldr	r3, [r7, #8]
 8008ab6:	f003 0302 	and.w	r3, r3, #2
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d020      	beq.n	8008b00 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	f003 0302 	and.w	r3, r3, #2
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d01b      	beq.n	8008b00 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	f06f 0202 	mvn.w	r2, #2
 8008ad0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	2201      	movs	r2, #1
 8008ad6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	699b      	ldr	r3, [r3, #24]
 8008ade:	f003 0303 	and.w	r3, r3, #3
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d003      	beq.n	8008aee <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008ae6:	6878      	ldr	r0, [r7, #4]
 8008ae8:	f000 f999 	bl	8008e1e <HAL_TIM_IC_CaptureCallback>
 8008aec:	e005      	b.n	8008afa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008aee:	6878      	ldr	r0, [r7, #4]
 8008af0:	f000 f98b 	bl	8008e0a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008af4:	6878      	ldr	r0, [r7, #4]
 8008af6:	f000 f99c 	bl	8008e32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	2200      	movs	r2, #0
 8008afe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008b00:	68bb      	ldr	r3, [r7, #8]
 8008b02:	f003 0304 	and.w	r3, r3, #4
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d020      	beq.n	8008b4c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	f003 0304 	and.w	r3, r3, #4
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d01b      	beq.n	8008b4c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	f06f 0204 	mvn.w	r2, #4
 8008b1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	2202      	movs	r2, #2
 8008b22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	699b      	ldr	r3, [r3, #24]
 8008b2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d003      	beq.n	8008b3a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008b32:	6878      	ldr	r0, [r7, #4]
 8008b34:	f000 f973 	bl	8008e1e <HAL_TIM_IC_CaptureCallback>
 8008b38:	e005      	b.n	8008b46 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b3a:	6878      	ldr	r0, [r7, #4]
 8008b3c:	f000 f965 	bl	8008e0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b40:	6878      	ldr	r0, [r7, #4]
 8008b42:	f000 f976 	bl	8008e32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	2200      	movs	r2, #0
 8008b4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008b4c:	68bb      	ldr	r3, [r7, #8]
 8008b4e:	f003 0308 	and.w	r3, r3, #8
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d020      	beq.n	8008b98 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	f003 0308 	and.w	r3, r3, #8
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d01b      	beq.n	8008b98 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	f06f 0208 	mvn.w	r2, #8
 8008b68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	2204      	movs	r2, #4
 8008b6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	69db      	ldr	r3, [r3, #28]
 8008b76:	f003 0303 	and.w	r3, r3, #3
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d003      	beq.n	8008b86 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008b7e:	6878      	ldr	r0, [r7, #4]
 8008b80:	f000 f94d 	bl	8008e1e <HAL_TIM_IC_CaptureCallback>
 8008b84:	e005      	b.n	8008b92 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b86:	6878      	ldr	r0, [r7, #4]
 8008b88:	f000 f93f 	bl	8008e0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b8c:	6878      	ldr	r0, [r7, #4]
 8008b8e:	f000 f950 	bl	8008e32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	2200      	movs	r2, #0
 8008b96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008b98:	68bb      	ldr	r3, [r7, #8]
 8008b9a:	f003 0310 	and.w	r3, r3, #16
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d020      	beq.n	8008be4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	f003 0310 	and.w	r3, r3, #16
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d01b      	beq.n	8008be4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	f06f 0210 	mvn.w	r2, #16
 8008bb4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	2208      	movs	r2, #8
 8008bba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	69db      	ldr	r3, [r3, #28]
 8008bc2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d003      	beq.n	8008bd2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008bca:	6878      	ldr	r0, [r7, #4]
 8008bcc:	f000 f927 	bl	8008e1e <HAL_TIM_IC_CaptureCallback>
 8008bd0:	e005      	b.n	8008bde <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008bd2:	6878      	ldr	r0, [r7, #4]
 8008bd4:	f000 f919 	bl	8008e0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008bd8:	6878      	ldr	r0, [r7, #4]
 8008bda:	f000 f92a 	bl	8008e32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	2200      	movs	r2, #0
 8008be2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008be4:	68bb      	ldr	r3, [r7, #8]
 8008be6:	f003 0301 	and.w	r3, r3, #1
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d00c      	beq.n	8008c08 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	f003 0301 	and.w	r3, r3, #1
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d007      	beq.n	8008c08 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	f06f 0201 	mvn.w	r2, #1
 8008c00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008c02:	6878      	ldr	r0, [r7, #4]
 8008c04:	f7fb f912 	bl	8003e2c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8008c08:	68bb      	ldr	r3, [r7, #8]
 8008c0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d00c      	beq.n	8008c2c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d007      	beq.n	8008c2c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008c24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008c26:	6878      	ldr	r0, [r7, #4]
 8008c28:	f000 fab0 	bl	800918c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008c2c:	68bb      	ldr	r3, [r7, #8]
 8008c2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d00c      	beq.n	8008c50 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d007      	beq.n	8008c50 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008c48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008c4a:	6878      	ldr	r0, [r7, #4]
 8008c4c:	f000 f8fb 	bl	8008e46 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008c50:	68bb      	ldr	r3, [r7, #8]
 8008c52:	f003 0320 	and.w	r3, r3, #32
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d00c      	beq.n	8008c74 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	f003 0320 	and.w	r3, r3, #32
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d007      	beq.n	8008c74 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	f06f 0220 	mvn.w	r2, #32
 8008c6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008c6e:	6878      	ldr	r0, [r7, #4]
 8008c70:	f000 fa82 	bl	8009178 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008c74:	bf00      	nop
 8008c76:	3710      	adds	r7, #16
 8008c78:	46bd      	mov	sp, r7
 8008c7a:	bd80      	pop	{r7, pc}

08008c7c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008c7c:	b580      	push	{r7, lr}
 8008c7e:	b084      	sub	sp, #16
 8008c80:	af00      	add	r7, sp, #0
 8008c82:	6078      	str	r0, [r7, #4]
 8008c84:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008c86:	2300      	movs	r3, #0
 8008c88:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008c90:	2b01      	cmp	r3, #1
 8008c92:	d101      	bne.n	8008c98 <HAL_TIM_ConfigClockSource+0x1c>
 8008c94:	2302      	movs	r3, #2
 8008c96:	e0b4      	b.n	8008e02 <HAL_TIM_ConfigClockSource+0x186>
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	2201      	movs	r2, #1
 8008c9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	2202      	movs	r2, #2
 8008ca4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	689b      	ldr	r3, [r3, #8]
 8008cae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008cb0:	68bb      	ldr	r3, [r7, #8]
 8008cb2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008cb6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008cb8:	68bb      	ldr	r3, [r7, #8]
 8008cba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008cbe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	68ba      	ldr	r2, [r7, #8]
 8008cc6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008cc8:	683b      	ldr	r3, [r7, #0]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008cd0:	d03e      	beq.n	8008d50 <HAL_TIM_ConfigClockSource+0xd4>
 8008cd2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008cd6:	f200 8087 	bhi.w	8008de8 <HAL_TIM_ConfigClockSource+0x16c>
 8008cda:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008cde:	f000 8086 	beq.w	8008dee <HAL_TIM_ConfigClockSource+0x172>
 8008ce2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ce6:	d87f      	bhi.n	8008de8 <HAL_TIM_ConfigClockSource+0x16c>
 8008ce8:	2b70      	cmp	r3, #112	@ 0x70
 8008cea:	d01a      	beq.n	8008d22 <HAL_TIM_ConfigClockSource+0xa6>
 8008cec:	2b70      	cmp	r3, #112	@ 0x70
 8008cee:	d87b      	bhi.n	8008de8 <HAL_TIM_ConfigClockSource+0x16c>
 8008cf0:	2b60      	cmp	r3, #96	@ 0x60
 8008cf2:	d050      	beq.n	8008d96 <HAL_TIM_ConfigClockSource+0x11a>
 8008cf4:	2b60      	cmp	r3, #96	@ 0x60
 8008cf6:	d877      	bhi.n	8008de8 <HAL_TIM_ConfigClockSource+0x16c>
 8008cf8:	2b50      	cmp	r3, #80	@ 0x50
 8008cfa:	d03c      	beq.n	8008d76 <HAL_TIM_ConfigClockSource+0xfa>
 8008cfc:	2b50      	cmp	r3, #80	@ 0x50
 8008cfe:	d873      	bhi.n	8008de8 <HAL_TIM_ConfigClockSource+0x16c>
 8008d00:	2b40      	cmp	r3, #64	@ 0x40
 8008d02:	d058      	beq.n	8008db6 <HAL_TIM_ConfigClockSource+0x13a>
 8008d04:	2b40      	cmp	r3, #64	@ 0x40
 8008d06:	d86f      	bhi.n	8008de8 <HAL_TIM_ConfigClockSource+0x16c>
 8008d08:	2b30      	cmp	r3, #48	@ 0x30
 8008d0a:	d064      	beq.n	8008dd6 <HAL_TIM_ConfigClockSource+0x15a>
 8008d0c:	2b30      	cmp	r3, #48	@ 0x30
 8008d0e:	d86b      	bhi.n	8008de8 <HAL_TIM_ConfigClockSource+0x16c>
 8008d10:	2b20      	cmp	r3, #32
 8008d12:	d060      	beq.n	8008dd6 <HAL_TIM_ConfigClockSource+0x15a>
 8008d14:	2b20      	cmp	r3, #32
 8008d16:	d867      	bhi.n	8008de8 <HAL_TIM_ConfigClockSource+0x16c>
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d05c      	beq.n	8008dd6 <HAL_TIM_ConfigClockSource+0x15a>
 8008d1c:	2b10      	cmp	r3, #16
 8008d1e:	d05a      	beq.n	8008dd6 <HAL_TIM_ConfigClockSource+0x15a>
 8008d20:	e062      	b.n	8008de8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008d26:	683b      	ldr	r3, [r7, #0]
 8008d28:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008d2a:	683b      	ldr	r3, [r7, #0]
 8008d2c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008d2e:	683b      	ldr	r3, [r7, #0]
 8008d30:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008d32:	f000 f993 	bl	800905c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	689b      	ldr	r3, [r3, #8]
 8008d3c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008d3e:	68bb      	ldr	r3, [r7, #8]
 8008d40:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008d44:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	68ba      	ldr	r2, [r7, #8]
 8008d4c:	609a      	str	r2, [r3, #8]
      break;
 8008d4e:	e04f      	b.n	8008df0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008d54:	683b      	ldr	r3, [r7, #0]
 8008d56:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008d58:	683b      	ldr	r3, [r7, #0]
 8008d5a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008d5c:	683b      	ldr	r3, [r7, #0]
 8008d5e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008d60:	f000 f97c 	bl	800905c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	689a      	ldr	r2, [r3, #8]
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008d72:	609a      	str	r2, [r3, #8]
      break;
 8008d74:	e03c      	b.n	8008df0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008d7a:	683b      	ldr	r3, [r7, #0]
 8008d7c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008d7e:	683b      	ldr	r3, [r7, #0]
 8008d80:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008d82:	461a      	mov	r2, r3
 8008d84:	f000 f8f0 	bl	8008f68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	2150      	movs	r1, #80	@ 0x50
 8008d8e:	4618      	mov	r0, r3
 8008d90:	f000 f949 	bl	8009026 <TIM_ITRx_SetConfig>
      break;
 8008d94:	e02c      	b.n	8008df0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008d9a:	683b      	ldr	r3, [r7, #0]
 8008d9c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008d9e:	683b      	ldr	r3, [r7, #0]
 8008da0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008da2:	461a      	mov	r2, r3
 8008da4:	f000 f90f 	bl	8008fc6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	2160      	movs	r1, #96	@ 0x60
 8008dae:	4618      	mov	r0, r3
 8008db0:	f000 f939 	bl	8009026 <TIM_ITRx_SetConfig>
      break;
 8008db4:	e01c      	b.n	8008df0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008dba:	683b      	ldr	r3, [r7, #0]
 8008dbc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008dbe:	683b      	ldr	r3, [r7, #0]
 8008dc0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008dc2:	461a      	mov	r2, r3
 8008dc4:	f000 f8d0 	bl	8008f68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	2140      	movs	r1, #64	@ 0x40
 8008dce:	4618      	mov	r0, r3
 8008dd0:	f000 f929 	bl	8009026 <TIM_ITRx_SetConfig>
      break;
 8008dd4:	e00c      	b.n	8008df0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	681a      	ldr	r2, [r3, #0]
 8008dda:	683b      	ldr	r3, [r7, #0]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	4619      	mov	r1, r3
 8008de0:	4610      	mov	r0, r2
 8008de2:	f000 f920 	bl	8009026 <TIM_ITRx_SetConfig>
      break;
 8008de6:	e003      	b.n	8008df0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008de8:	2301      	movs	r3, #1
 8008dea:	73fb      	strb	r3, [r7, #15]
      break;
 8008dec:	e000      	b.n	8008df0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008dee:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	2201      	movs	r2, #1
 8008df4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	2200      	movs	r2, #0
 8008dfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008e00:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e02:	4618      	mov	r0, r3
 8008e04:	3710      	adds	r7, #16
 8008e06:	46bd      	mov	sp, r7
 8008e08:	bd80      	pop	{r7, pc}

08008e0a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008e0a:	b480      	push	{r7}
 8008e0c:	b083      	sub	sp, #12
 8008e0e:	af00      	add	r7, sp, #0
 8008e10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008e12:	bf00      	nop
 8008e14:	370c      	adds	r7, #12
 8008e16:	46bd      	mov	sp, r7
 8008e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e1c:	4770      	bx	lr

08008e1e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008e1e:	b480      	push	{r7}
 8008e20:	b083      	sub	sp, #12
 8008e22:	af00      	add	r7, sp, #0
 8008e24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008e26:	bf00      	nop
 8008e28:	370c      	adds	r7, #12
 8008e2a:	46bd      	mov	sp, r7
 8008e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e30:	4770      	bx	lr

08008e32 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008e32:	b480      	push	{r7}
 8008e34:	b083      	sub	sp, #12
 8008e36:	af00      	add	r7, sp, #0
 8008e38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008e3a:	bf00      	nop
 8008e3c:	370c      	adds	r7, #12
 8008e3e:	46bd      	mov	sp, r7
 8008e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e44:	4770      	bx	lr

08008e46 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008e46:	b480      	push	{r7}
 8008e48:	b083      	sub	sp, #12
 8008e4a:	af00      	add	r7, sp, #0
 8008e4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008e4e:	bf00      	nop
 8008e50:	370c      	adds	r7, #12
 8008e52:	46bd      	mov	sp, r7
 8008e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e58:	4770      	bx	lr
	...

08008e5c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008e5c:	b480      	push	{r7}
 8008e5e:	b085      	sub	sp, #20
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	6078      	str	r0, [r7, #4]
 8008e64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	4a37      	ldr	r2, [pc, #220]	@ (8008f4c <TIM_Base_SetConfig+0xf0>)
 8008e70:	4293      	cmp	r3, r2
 8008e72:	d00f      	beq.n	8008e94 <TIM_Base_SetConfig+0x38>
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008e7a:	d00b      	beq.n	8008e94 <TIM_Base_SetConfig+0x38>
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	4a34      	ldr	r2, [pc, #208]	@ (8008f50 <TIM_Base_SetConfig+0xf4>)
 8008e80:	4293      	cmp	r3, r2
 8008e82:	d007      	beq.n	8008e94 <TIM_Base_SetConfig+0x38>
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	4a33      	ldr	r2, [pc, #204]	@ (8008f54 <TIM_Base_SetConfig+0xf8>)
 8008e88:	4293      	cmp	r3, r2
 8008e8a:	d003      	beq.n	8008e94 <TIM_Base_SetConfig+0x38>
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	4a32      	ldr	r2, [pc, #200]	@ (8008f58 <TIM_Base_SetConfig+0xfc>)
 8008e90:	4293      	cmp	r3, r2
 8008e92:	d108      	bne.n	8008ea6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008e9c:	683b      	ldr	r3, [r7, #0]
 8008e9e:	685b      	ldr	r3, [r3, #4]
 8008ea0:	68fa      	ldr	r2, [r7, #12]
 8008ea2:	4313      	orrs	r3, r2
 8008ea4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	4a28      	ldr	r2, [pc, #160]	@ (8008f4c <TIM_Base_SetConfig+0xf0>)
 8008eaa:	4293      	cmp	r3, r2
 8008eac:	d01b      	beq.n	8008ee6 <TIM_Base_SetConfig+0x8a>
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008eb4:	d017      	beq.n	8008ee6 <TIM_Base_SetConfig+0x8a>
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	4a25      	ldr	r2, [pc, #148]	@ (8008f50 <TIM_Base_SetConfig+0xf4>)
 8008eba:	4293      	cmp	r3, r2
 8008ebc:	d013      	beq.n	8008ee6 <TIM_Base_SetConfig+0x8a>
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	4a24      	ldr	r2, [pc, #144]	@ (8008f54 <TIM_Base_SetConfig+0xf8>)
 8008ec2:	4293      	cmp	r3, r2
 8008ec4:	d00f      	beq.n	8008ee6 <TIM_Base_SetConfig+0x8a>
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	4a23      	ldr	r2, [pc, #140]	@ (8008f58 <TIM_Base_SetConfig+0xfc>)
 8008eca:	4293      	cmp	r3, r2
 8008ecc:	d00b      	beq.n	8008ee6 <TIM_Base_SetConfig+0x8a>
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	4a22      	ldr	r2, [pc, #136]	@ (8008f5c <TIM_Base_SetConfig+0x100>)
 8008ed2:	4293      	cmp	r3, r2
 8008ed4:	d007      	beq.n	8008ee6 <TIM_Base_SetConfig+0x8a>
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	4a21      	ldr	r2, [pc, #132]	@ (8008f60 <TIM_Base_SetConfig+0x104>)
 8008eda:	4293      	cmp	r3, r2
 8008edc:	d003      	beq.n	8008ee6 <TIM_Base_SetConfig+0x8a>
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	4a20      	ldr	r2, [pc, #128]	@ (8008f64 <TIM_Base_SetConfig+0x108>)
 8008ee2:	4293      	cmp	r3, r2
 8008ee4:	d108      	bne.n	8008ef8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008eec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008eee:	683b      	ldr	r3, [r7, #0]
 8008ef0:	68db      	ldr	r3, [r3, #12]
 8008ef2:	68fa      	ldr	r2, [r7, #12]
 8008ef4:	4313      	orrs	r3, r2
 8008ef6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008efe:	683b      	ldr	r3, [r7, #0]
 8008f00:	695b      	ldr	r3, [r3, #20]
 8008f02:	4313      	orrs	r3, r2
 8008f04:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008f06:	683b      	ldr	r3, [r7, #0]
 8008f08:	689a      	ldr	r2, [r3, #8]
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008f0e:	683b      	ldr	r3, [r7, #0]
 8008f10:	681a      	ldr	r2, [r3, #0]
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	4a0c      	ldr	r2, [pc, #48]	@ (8008f4c <TIM_Base_SetConfig+0xf0>)
 8008f1a:	4293      	cmp	r3, r2
 8008f1c:	d103      	bne.n	8008f26 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008f1e:	683b      	ldr	r3, [r7, #0]
 8008f20:	691a      	ldr	r2, [r3, #16]
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	f043 0204 	orr.w	r2, r3, #4
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	2201      	movs	r2, #1
 8008f36:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	68fa      	ldr	r2, [r7, #12]
 8008f3c:	601a      	str	r2, [r3, #0]
}
 8008f3e:	bf00      	nop
 8008f40:	3714      	adds	r7, #20
 8008f42:	46bd      	mov	sp, r7
 8008f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f48:	4770      	bx	lr
 8008f4a:	bf00      	nop
 8008f4c:	40010000 	.word	0x40010000
 8008f50:	40000400 	.word	0x40000400
 8008f54:	40000800 	.word	0x40000800
 8008f58:	40000c00 	.word	0x40000c00
 8008f5c:	40014000 	.word	0x40014000
 8008f60:	40014400 	.word	0x40014400
 8008f64:	40014800 	.word	0x40014800

08008f68 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008f68:	b480      	push	{r7}
 8008f6a:	b087      	sub	sp, #28
 8008f6c:	af00      	add	r7, sp, #0
 8008f6e:	60f8      	str	r0, [r7, #12]
 8008f70:	60b9      	str	r1, [r7, #8]
 8008f72:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	6a1b      	ldr	r3, [r3, #32]
 8008f78:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	6a1b      	ldr	r3, [r3, #32]
 8008f7e:	f023 0201 	bic.w	r2, r3, #1
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	699b      	ldr	r3, [r3, #24]
 8008f8a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008f8c:	693b      	ldr	r3, [r7, #16]
 8008f8e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008f92:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	011b      	lsls	r3, r3, #4
 8008f98:	693a      	ldr	r2, [r7, #16]
 8008f9a:	4313      	orrs	r3, r2
 8008f9c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008f9e:	697b      	ldr	r3, [r7, #20]
 8008fa0:	f023 030a 	bic.w	r3, r3, #10
 8008fa4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008fa6:	697a      	ldr	r2, [r7, #20]
 8008fa8:	68bb      	ldr	r3, [r7, #8]
 8008faa:	4313      	orrs	r3, r2
 8008fac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	693a      	ldr	r2, [r7, #16]
 8008fb2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	697a      	ldr	r2, [r7, #20]
 8008fb8:	621a      	str	r2, [r3, #32]
}
 8008fba:	bf00      	nop
 8008fbc:	371c      	adds	r7, #28
 8008fbe:	46bd      	mov	sp, r7
 8008fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc4:	4770      	bx	lr

08008fc6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008fc6:	b480      	push	{r7}
 8008fc8:	b087      	sub	sp, #28
 8008fca:	af00      	add	r7, sp, #0
 8008fcc:	60f8      	str	r0, [r7, #12]
 8008fce:	60b9      	str	r1, [r7, #8]
 8008fd0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	6a1b      	ldr	r3, [r3, #32]
 8008fd6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	6a1b      	ldr	r3, [r3, #32]
 8008fdc:	f023 0210 	bic.w	r2, r3, #16
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	699b      	ldr	r3, [r3, #24]
 8008fe8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008fea:	693b      	ldr	r3, [r7, #16]
 8008fec:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008ff0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	031b      	lsls	r3, r3, #12
 8008ff6:	693a      	ldr	r2, [r7, #16]
 8008ff8:	4313      	orrs	r3, r2
 8008ffa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008ffc:	697b      	ldr	r3, [r7, #20]
 8008ffe:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009002:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009004:	68bb      	ldr	r3, [r7, #8]
 8009006:	011b      	lsls	r3, r3, #4
 8009008:	697a      	ldr	r2, [r7, #20]
 800900a:	4313      	orrs	r3, r2
 800900c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	693a      	ldr	r2, [r7, #16]
 8009012:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	697a      	ldr	r2, [r7, #20]
 8009018:	621a      	str	r2, [r3, #32]
}
 800901a:	bf00      	nop
 800901c:	371c      	adds	r7, #28
 800901e:	46bd      	mov	sp, r7
 8009020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009024:	4770      	bx	lr

08009026 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009026:	b480      	push	{r7}
 8009028:	b085      	sub	sp, #20
 800902a:	af00      	add	r7, sp, #0
 800902c:	6078      	str	r0, [r7, #4]
 800902e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	689b      	ldr	r3, [r3, #8]
 8009034:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800903c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800903e:	683a      	ldr	r2, [r7, #0]
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	4313      	orrs	r3, r2
 8009044:	f043 0307 	orr.w	r3, r3, #7
 8009048:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	68fa      	ldr	r2, [r7, #12]
 800904e:	609a      	str	r2, [r3, #8]
}
 8009050:	bf00      	nop
 8009052:	3714      	adds	r7, #20
 8009054:	46bd      	mov	sp, r7
 8009056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800905a:	4770      	bx	lr

0800905c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800905c:	b480      	push	{r7}
 800905e:	b087      	sub	sp, #28
 8009060:	af00      	add	r7, sp, #0
 8009062:	60f8      	str	r0, [r7, #12]
 8009064:	60b9      	str	r1, [r7, #8]
 8009066:	607a      	str	r2, [r7, #4]
 8009068:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	689b      	ldr	r3, [r3, #8]
 800906e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009070:	697b      	ldr	r3, [r7, #20]
 8009072:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009076:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009078:	683b      	ldr	r3, [r7, #0]
 800907a:	021a      	lsls	r2, r3, #8
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	431a      	orrs	r2, r3
 8009080:	68bb      	ldr	r3, [r7, #8]
 8009082:	4313      	orrs	r3, r2
 8009084:	697a      	ldr	r2, [r7, #20]
 8009086:	4313      	orrs	r3, r2
 8009088:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	697a      	ldr	r2, [r7, #20]
 800908e:	609a      	str	r2, [r3, #8]
}
 8009090:	bf00      	nop
 8009092:	371c      	adds	r7, #28
 8009094:	46bd      	mov	sp, r7
 8009096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800909a:	4770      	bx	lr

0800909c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800909c:	b480      	push	{r7}
 800909e:	b085      	sub	sp, #20
 80090a0:	af00      	add	r7, sp, #0
 80090a2:	6078      	str	r0, [r7, #4]
 80090a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80090ac:	2b01      	cmp	r3, #1
 80090ae:	d101      	bne.n	80090b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80090b0:	2302      	movs	r3, #2
 80090b2:	e050      	b.n	8009156 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	2201      	movs	r2, #1
 80090b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	2202      	movs	r2, #2
 80090c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	685b      	ldr	r3, [r3, #4]
 80090ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	689b      	ldr	r3, [r3, #8]
 80090d2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80090da:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80090dc:	683b      	ldr	r3, [r7, #0]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	68fa      	ldr	r2, [r7, #12]
 80090e2:	4313      	orrs	r3, r2
 80090e4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	68fa      	ldr	r2, [r7, #12]
 80090ec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	4a1c      	ldr	r2, [pc, #112]	@ (8009164 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80090f4:	4293      	cmp	r3, r2
 80090f6:	d018      	beq.n	800912a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009100:	d013      	beq.n	800912a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	4a18      	ldr	r2, [pc, #96]	@ (8009168 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8009108:	4293      	cmp	r3, r2
 800910a:	d00e      	beq.n	800912a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	4a16      	ldr	r2, [pc, #88]	@ (800916c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8009112:	4293      	cmp	r3, r2
 8009114:	d009      	beq.n	800912a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	4a15      	ldr	r2, [pc, #84]	@ (8009170 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800911c:	4293      	cmp	r3, r2
 800911e:	d004      	beq.n	800912a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	4a13      	ldr	r2, [pc, #76]	@ (8009174 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8009126:	4293      	cmp	r3, r2
 8009128:	d10c      	bne.n	8009144 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800912a:	68bb      	ldr	r3, [r7, #8]
 800912c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009130:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009132:	683b      	ldr	r3, [r7, #0]
 8009134:	685b      	ldr	r3, [r3, #4]
 8009136:	68ba      	ldr	r2, [r7, #8]
 8009138:	4313      	orrs	r3, r2
 800913a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	68ba      	ldr	r2, [r7, #8]
 8009142:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	2201      	movs	r2, #1
 8009148:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	2200      	movs	r2, #0
 8009150:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009154:	2300      	movs	r3, #0
}
 8009156:	4618      	mov	r0, r3
 8009158:	3714      	adds	r7, #20
 800915a:	46bd      	mov	sp, r7
 800915c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009160:	4770      	bx	lr
 8009162:	bf00      	nop
 8009164:	40010000 	.word	0x40010000
 8009168:	40000400 	.word	0x40000400
 800916c:	40000800 	.word	0x40000800
 8009170:	40000c00 	.word	0x40000c00
 8009174:	40014000 	.word	0x40014000

08009178 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009178:	b480      	push	{r7}
 800917a:	b083      	sub	sp, #12
 800917c:	af00      	add	r7, sp, #0
 800917e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009180:	bf00      	nop
 8009182:	370c      	adds	r7, #12
 8009184:	46bd      	mov	sp, r7
 8009186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800918a:	4770      	bx	lr

0800918c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800918c:	b480      	push	{r7}
 800918e:	b083      	sub	sp, #12
 8009190:	af00      	add	r7, sp, #0
 8009192:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009194:	bf00      	nop
 8009196:	370c      	adds	r7, #12
 8009198:	46bd      	mov	sp, r7
 800919a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800919e:	4770      	bx	lr

080091a0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80091a0:	b580      	push	{r7, lr}
 80091a2:	b082      	sub	sp, #8
 80091a4:	af00      	add	r7, sp, #0
 80091a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d101      	bne.n	80091b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80091ae:	2301      	movs	r3, #1
 80091b0:	e042      	b.n	8009238 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80091b8:	b2db      	uxtb	r3, r3
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d106      	bne.n	80091cc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	2200      	movs	r2, #0
 80091c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80091c6:	6878      	ldr	r0, [r7, #4]
 80091c8:	f7fb fa9c 	bl	8004704 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	2224      	movs	r2, #36	@ 0x24
 80091d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	68da      	ldr	r2, [r3, #12]
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80091e2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80091e4:	6878      	ldr	r0, [r7, #4]
 80091e6:	f000 f973 	bl	80094d0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	691a      	ldr	r2, [r3, #16]
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80091f8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	695a      	ldr	r2, [r3, #20]
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009208:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	68da      	ldr	r2, [r3, #12]
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009218:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	2200      	movs	r2, #0
 800921e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	2220      	movs	r2, #32
 8009224:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	2220      	movs	r2, #32
 800922c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	2200      	movs	r2, #0
 8009234:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8009236:	2300      	movs	r3, #0
}
 8009238:	4618      	mov	r0, r3
 800923a:	3708      	adds	r7, #8
 800923c:	46bd      	mov	sp, r7
 800923e:	bd80      	pop	{r7, pc}

08009240 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009240:	b580      	push	{r7, lr}
 8009242:	b08a      	sub	sp, #40	@ 0x28
 8009244:	af02      	add	r7, sp, #8
 8009246:	60f8      	str	r0, [r7, #12]
 8009248:	60b9      	str	r1, [r7, #8]
 800924a:	603b      	str	r3, [r7, #0]
 800924c:	4613      	mov	r3, r2
 800924e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009250:	2300      	movs	r3, #0
 8009252:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800925a:	b2db      	uxtb	r3, r3
 800925c:	2b20      	cmp	r3, #32
 800925e:	d175      	bne.n	800934c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8009260:	68bb      	ldr	r3, [r7, #8]
 8009262:	2b00      	cmp	r3, #0
 8009264:	d002      	beq.n	800926c <HAL_UART_Transmit+0x2c>
 8009266:	88fb      	ldrh	r3, [r7, #6]
 8009268:	2b00      	cmp	r3, #0
 800926a:	d101      	bne.n	8009270 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800926c:	2301      	movs	r3, #1
 800926e:	e06e      	b.n	800934e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	2200      	movs	r2, #0
 8009274:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	2221      	movs	r2, #33	@ 0x21
 800927a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800927e:	f7fb fc59 	bl	8004b34 <HAL_GetTick>
 8009282:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	88fa      	ldrh	r2, [r7, #6]
 8009288:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	88fa      	ldrh	r2, [r7, #6]
 800928e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	689b      	ldr	r3, [r3, #8]
 8009294:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009298:	d108      	bne.n	80092ac <HAL_UART_Transmit+0x6c>
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	691b      	ldr	r3, [r3, #16]
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d104      	bne.n	80092ac <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80092a2:	2300      	movs	r3, #0
 80092a4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80092a6:	68bb      	ldr	r3, [r7, #8]
 80092a8:	61bb      	str	r3, [r7, #24]
 80092aa:	e003      	b.n	80092b4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80092ac:	68bb      	ldr	r3, [r7, #8]
 80092ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80092b0:	2300      	movs	r3, #0
 80092b2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80092b4:	e02e      	b.n	8009314 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80092b6:	683b      	ldr	r3, [r7, #0]
 80092b8:	9300      	str	r3, [sp, #0]
 80092ba:	697b      	ldr	r3, [r7, #20]
 80092bc:	2200      	movs	r2, #0
 80092be:	2180      	movs	r1, #128	@ 0x80
 80092c0:	68f8      	ldr	r0, [r7, #12]
 80092c2:	f000 f848 	bl	8009356 <UART_WaitOnFlagUntilTimeout>
 80092c6:	4603      	mov	r3, r0
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d005      	beq.n	80092d8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	2220      	movs	r2, #32
 80092d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80092d4:	2303      	movs	r3, #3
 80092d6:	e03a      	b.n	800934e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80092d8:	69fb      	ldr	r3, [r7, #28]
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d10b      	bne.n	80092f6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80092de:	69bb      	ldr	r3, [r7, #24]
 80092e0:	881b      	ldrh	r3, [r3, #0]
 80092e2:	461a      	mov	r2, r3
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80092ec:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80092ee:	69bb      	ldr	r3, [r7, #24]
 80092f0:	3302      	adds	r3, #2
 80092f2:	61bb      	str	r3, [r7, #24]
 80092f4:	e007      	b.n	8009306 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80092f6:	69fb      	ldr	r3, [r7, #28]
 80092f8:	781a      	ldrb	r2, [r3, #0]
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009300:	69fb      	ldr	r3, [r7, #28]
 8009302:	3301      	adds	r3, #1
 8009304:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800930a:	b29b      	uxth	r3, r3
 800930c:	3b01      	subs	r3, #1
 800930e:	b29a      	uxth	r2, r3
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009318:	b29b      	uxth	r3, r3
 800931a:	2b00      	cmp	r3, #0
 800931c:	d1cb      	bne.n	80092b6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800931e:	683b      	ldr	r3, [r7, #0]
 8009320:	9300      	str	r3, [sp, #0]
 8009322:	697b      	ldr	r3, [r7, #20]
 8009324:	2200      	movs	r2, #0
 8009326:	2140      	movs	r1, #64	@ 0x40
 8009328:	68f8      	ldr	r0, [r7, #12]
 800932a:	f000 f814 	bl	8009356 <UART_WaitOnFlagUntilTimeout>
 800932e:	4603      	mov	r3, r0
 8009330:	2b00      	cmp	r3, #0
 8009332:	d005      	beq.n	8009340 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	2220      	movs	r2, #32
 8009338:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800933c:	2303      	movs	r3, #3
 800933e:	e006      	b.n	800934e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	2220      	movs	r2, #32
 8009344:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8009348:	2300      	movs	r3, #0
 800934a:	e000      	b.n	800934e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800934c:	2302      	movs	r3, #2
  }
}
 800934e:	4618      	mov	r0, r3
 8009350:	3720      	adds	r7, #32
 8009352:	46bd      	mov	sp, r7
 8009354:	bd80      	pop	{r7, pc}

08009356 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009356:	b580      	push	{r7, lr}
 8009358:	b086      	sub	sp, #24
 800935a:	af00      	add	r7, sp, #0
 800935c:	60f8      	str	r0, [r7, #12]
 800935e:	60b9      	str	r1, [r7, #8]
 8009360:	603b      	str	r3, [r7, #0]
 8009362:	4613      	mov	r3, r2
 8009364:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009366:	e03b      	b.n	80093e0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009368:	6a3b      	ldr	r3, [r7, #32]
 800936a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800936e:	d037      	beq.n	80093e0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009370:	f7fb fbe0 	bl	8004b34 <HAL_GetTick>
 8009374:	4602      	mov	r2, r0
 8009376:	683b      	ldr	r3, [r7, #0]
 8009378:	1ad3      	subs	r3, r2, r3
 800937a:	6a3a      	ldr	r2, [r7, #32]
 800937c:	429a      	cmp	r2, r3
 800937e:	d302      	bcc.n	8009386 <UART_WaitOnFlagUntilTimeout+0x30>
 8009380:	6a3b      	ldr	r3, [r7, #32]
 8009382:	2b00      	cmp	r3, #0
 8009384:	d101      	bne.n	800938a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009386:	2303      	movs	r3, #3
 8009388:	e03a      	b.n	8009400 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	68db      	ldr	r3, [r3, #12]
 8009390:	f003 0304 	and.w	r3, r3, #4
 8009394:	2b00      	cmp	r3, #0
 8009396:	d023      	beq.n	80093e0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8009398:	68bb      	ldr	r3, [r7, #8]
 800939a:	2b80      	cmp	r3, #128	@ 0x80
 800939c:	d020      	beq.n	80093e0 <UART_WaitOnFlagUntilTimeout+0x8a>
 800939e:	68bb      	ldr	r3, [r7, #8]
 80093a0:	2b40      	cmp	r3, #64	@ 0x40
 80093a2:	d01d      	beq.n	80093e0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	f003 0308 	and.w	r3, r3, #8
 80093ae:	2b08      	cmp	r3, #8
 80093b0:	d116      	bne.n	80093e0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80093b2:	2300      	movs	r3, #0
 80093b4:	617b      	str	r3, [r7, #20]
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	617b      	str	r3, [r7, #20]
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	685b      	ldr	r3, [r3, #4]
 80093c4:	617b      	str	r3, [r7, #20]
 80093c6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80093c8:	68f8      	ldr	r0, [r7, #12]
 80093ca:	f000 f81d 	bl	8009408 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	2208      	movs	r2, #8
 80093d2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	2200      	movs	r2, #0
 80093d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80093dc:	2301      	movs	r3, #1
 80093de:	e00f      	b.n	8009400 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	681a      	ldr	r2, [r3, #0]
 80093e6:	68bb      	ldr	r3, [r7, #8]
 80093e8:	4013      	ands	r3, r2
 80093ea:	68ba      	ldr	r2, [r7, #8]
 80093ec:	429a      	cmp	r2, r3
 80093ee:	bf0c      	ite	eq
 80093f0:	2301      	moveq	r3, #1
 80093f2:	2300      	movne	r3, #0
 80093f4:	b2db      	uxtb	r3, r3
 80093f6:	461a      	mov	r2, r3
 80093f8:	79fb      	ldrb	r3, [r7, #7]
 80093fa:	429a      	cmp	r2, r3
 80093fc:	d0b4      	beq.n	8009368 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80093fe:	2300      	movs	r3, #0
}
 8009400:	4618      	mov	r0, r3
 8009402:	3718      	adds	r7, #24
 8009404:	46bd      	mov	sp, r7
 8009406:	bd80      	pop	{r7, pc}

08009408 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009408:	b480      	push	{r7}
 800940a:	b095      	sub	sp, #84	@ 0x54
 800940c:	af00      	add	r7, sp, #0
 800940e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	330c      	adds	r3, #12
 8009416:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009418:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800941a:	e853 3f00 	ldrex	r3, [r3]
 800941e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009420:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009422:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009426:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	330c      	adds	r3, #12
 800942e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009430:	643a      	str	r2, [r7, #64]	@ 0x40
 8009432:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009434:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009436:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009438:	e841 2300 	strex	r3, r2, [r1]
 800943c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800943e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009440:	2b00      	cmp	r3, #0
 8009442:	d1e5      	bne.n	8009410 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	3314      	adds	r3, #20
 800944a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800944c:	6a3b      	ldr	r3, [r7, #32]
 800944e:	e853 3f00 	ldrex	r3, [r3]
 8009452:	61fb      	str	r3, [r7, #28]
   return(result);
 8009454:	69fb      	ldr	r3, [r7, #28]
 8009456:	f023 0301 	bic.w	r3, r3, #1
 800945a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	3314      	adds	r3, #20
 8009462:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009464:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009466:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009468:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800946a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800946c:	e841 2300 	strex	r3, r2, [r1]
 8009470:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009474:	2b00      	cmp	r3, #0
 8009476:	d1e5      	bne.n	8009444 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800947c:	2b01      	cmp	r3, #1
 800947e:	d119      	bne.n	80094b4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	330c      	adds	r3, #12
 8009486:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	e853 3f00 	ldrex	r3, [r3]
 800948e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009490:	68bb      	ldr	r3, [r7, #8]
 8009492:	f023 0310 	bic.w	r3, r3, #16
 8009496:	647b      	str	r3, [r7, #68]	@ 0x44
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	330c      	adds	r3, #12
 800949e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80094a0:	61ba      	str	r2, [r7, #24]
 80094a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094a4:	6979      	ldr	r1, [r7, #20]
 80094a6:	69ba      	ldr	r2, [r7, #24]
 80094a8:	e841 2300 	strex	r3, r2, [r1]
 80094ac:	613b      	str	r3, [r7, #16]
   return(result);
 80094ae:	693b      	ldr	r3, [r7, #16]
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d1e5      	bne.n	8009480 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	2220      	movs	r2, #32
 80094b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	2200      	movs	r2, #0
 80094c0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80094c2:	bf00      	nop
 80094c4:	3754      	adds	r7, #84	@ 0x54
 80094c6:	46bd      	mov	sp, r7
 80094c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094cc:	4770      	bx	lr
	...

080094d0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80094d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80094d4:	b0c0      	sub	sp, #256	@ 0x100
 80094d6:	af00      	add	r7, sp, #0
 80094d8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80094dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	691b      	ldr	r3, [r3, #16]
 80094e4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80094e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094ec:	68d9      	ldr	r1, [r3, #12]
 80094ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094f2:	681a      	ldr	r2, [r3, #0]
 80094f4:	ea40 0301 	orr.w	r3, r0, r1
 80094f8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80094fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094fe:	689a      	ldr	r2, [r3, #8]
 8009500:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009504:	691b      	ldr	r3, [r3, #16]
 8009506:	431a      	orrs	r2, r3
 8009508:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800950c:	695b      	ldr	r3, [r3, #20]
 800950e:	431a      	orrs	r2, r3
 8009510:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009514:	69db      	ldr	r3, [r3, #28]
 8009516:	4313      	orrs	r3, r2
 8009518:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800951c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	68db      	ldr	r3, [r3, #12]
 8009524:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8009528:	f021 010c 	bic.w	r1, r1, #12
 800952c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009530:	681a      	ldr	r2, [r3, #0]
 8009532:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8009536:	430b      	orrs	r3, r1
 8009538:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800953a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	695b      	ldr	r3, [r3, #20]
 8009542:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8009546:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800954a:	6999      	ldr	r1, [r3, #24]
 800954c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009550:	681a      	ldr	r2, [r3, #0]
 8009552:	ea40 0301 	orr.w	r3, r0, r1
 8009556:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009558:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800955c:	681a      	ldr	r2, [r3, #0]
 800955e:	4b8f      	ldr	r3, [pc, #572]	@ (800979c <UART_SetConfig+0x2cc>)
 8009560:	429a      	cmp	r2, r3
 8009562:	d005      	beq.n	8009570 <UART_SetConfig+0xa0>
 8009564:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009568:	681a      	ldr	r2, [r3, #0]
 800956a:	4b8d      	ldr	r3, [pc, #564]	@ (80097a0 <UART_SetConfig+0x2d0>)
 800956c:	429a      	cmp	r2, r3
 800956e:	d104      	bne.n	800957a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009570:	f7fe fbca 	bl	8007d08 <HAL_RCC_GetPCLK2Freq>
 8009574:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009578:	e003      	b.n	8009582 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800957a:	f7fe fbb1 	bl	8007ce0 <HAL_RCC_GetPCLK1Freq>
 800957e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009582:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009586:	69db      	ldr	r3, [r3, #28]
 8009588:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800958c:	f040 810c 	bne.w	80097a8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009590:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009594:	2200      	movs	r2, #0
 8009596:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800959a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800959e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80095a2:	4622      	mov	r2, r4
 80095a4:	462b      	mov	r3, r5
 80095a6:	1891      	adds	r1, r2, r2
 80095a8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80095aa:	415b      	adcs	r3, r3
 80095ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80095ae:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80095b2:	4621      	mov	r1, r4
 80095b4:	eb12 0801 	adds.w	r8, r2, r1
 80095b8:	4629      	mov	r1, r5
 80095ba:	eb43 0901 	adc.w	r9, r3, r1
 80095be:	f04f 0200 	mov.w	r2, #0
 80095c2:	f04f 0300 	mov.w	r3, #0
 80095c6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80095ca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80095ce:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80095d2:	4690      	mov	r8, r2
 80095d4:	4699      	mov	r9, r3
 80095d6:	4623      	mov	r3, r4
 80095d8:	eb18 0303 	adds.w	r3, r8, r3
 80095dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80095e0:	462b      	mov	r3, r5
 80095e2:	eb49 0303 	adc.w	r3, r9, r3
 80095e6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80095ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095ee:	685b      	ldr	r3, [r3, #4]
 80095f0:	2200      	movs	r2, #0
 80095f2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80095f6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80095fa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80095fe:	460b      	mov	r3, r1
 8009600:	18db      	adds	r3, r3, r3
 8009602:	653b      	str	r3, [r7, #80]	@ 0x50
 8009604:	4613      	mov	r3, r2
 8009606:	eb42 0303 	adc.w	r3, r2, r3
 800960a:	657b      	str	r3, [r7, #84]	@ 0x54
 800960c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009610:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009614:	f7f7 fb20 	bl	8000c58 <__aeabi_uldivmod>
 8009618:	4602      	mov	r2, r0
 800961a:	460b      	mov	r3, r1
 800961c:	4b61      	ldr	r3, [pc, #388]	@ (80097a4 <UART_SetConfig+0x2d4>)
 800961e:	fba3 2302 	umull	r2, r3, r3, r2
 8009622:	095b      	lsrs	r3, r3, #5
 8009624:	011c      	lsls	r4, r3, #4
 8009626:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800962a:	2200      	movs	r2, #0
 800962c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009630:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009634:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009638:	4642      	mov	r2, r8
 800963a:	464b      	mov	r3, r9
 800963c:	1891      	adds	r1, r2, r2
 800963e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009640:	415b      	adcs	r3, r3
 8009642:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009644:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009648:	4641      	mov	r1, r8
 800964a:	eb12 0a01 	adds.w	sl, r2, r1
 800964e:	4649      	mov	r1, r9
 8009650:	eb43 0b01 	adc.w	fp, r3, r1
 8009654:	f04f 0200 	mov.w	r2, #0
 8009658:	f04f 0300 	mov.w	r3, #0
 800965c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009660:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009664:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009668:	4692      	mov	sl, r2
 800966a:	469b      	mov	fp, r3
 800966c:	4643      	mov	r3, r8
 800966e:	eb1a 0303 	adds.w	r3, sl, r3
 8009672:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009676:	464b      	mov	r3, r9
 8009678:	eb4b 0303 	adc.w	r3, fp, r3
 800967c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009680:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009684:	685b      	ldr	r3, [r3, #4]
 8009686:	2200      	movs	r2, #0
 8009688:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800968c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009690:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009694:	460b      	mov	r3, r1
 8009696:	18db      	adds	r3, r3, r3
 8009698:	643b      	str	r3, [r7, #64]	@ 0x40
 800969a:	4613      	mov	r3, r2
 800969c:	eb42 0303 	adc.w	r3, r2, r3
 80096a0:	647b      	str	r3, [r7, #68]	@ 0x44
 80096a2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80096a6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80096aa:	f7f7 fad5 	bl	8000c58 <__aeabi_uldivmod>
 80096ae:	4602      	mov	r2, r0
 80096b0:	460b      	mov	r3, r1
 80096b2:	4611      	mov	r1, r2
 80096b4:	4b3b      	ldr	r3, [pc, #236]	@ (80097a4 <UART_SetConfig+0x2d4>)
 80096b6:	fba3 2301 	umull	r2, r3, r3, r1
 80096ba:	095b      	lsrs	r3, r3, #5
 80096bc:	2264      	movs	r2, #100	@ 0x64
 80096be:	fb02 f303 	mul.w	r3, r2, r3
 80096c2:	1acb      	subs	r3, r1, r3
 80096c4:	00db      	lsls	r3, r3, #3
 80096c6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80096ca:	4b36      	ldr	r3, [pc, #216]	@ (80097a4 <UART_SetConfig+0x2d4>)
 80096cc:	fba3 2302 	umull	r2, r3, r3, r2
 80096d0:	095b      	lsrs	r3, r3, #5
 80096d2:	005b      	lsls	r3, r3, #1
 80096d4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80096d8:	441c      	add	r4, r3
 80096da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80096de:	2200      	movs	r2, #0
 80096e0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80096e4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80096e8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80096ec:	4642      	mov	r2, r8
 80096ee:	464b      	mov	r3, r9
 80096f0:	1891      	adds	r1, r2, r2
 80096f2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80096f4:	415b      	adcs	r3, r3
 80096f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80096f8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80096fc:	4641      	mov	r1, r8
 80096fe:	1851      	adds	r1, r2, r1
 8009700:	6339      	str	r1, [r7, #48]	@ 0x30
 8009702:	4649      	mov	r1, r9
 8009704:	414b      	adcs	r3, r1
 8009706:	637b      	str	r3, [r7, #52]	@ 0x34
 8009708:	f04f 0200 	mov.w	r2, #0
 800970c:	f04f 0300 	mov.w	r3, #0
 8009710:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009714:	4659      	mov	r1, fp
 8009716:	00cb      	lsls	r3, r1, #3
 8009718:	4651      	mov	r1, sl
 800971a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800971e:	4651      	mov	r1, sl
 8009720:	00ca      	lsls	r2, r1, #3
 8009722:	4610      	mov	r0, r2
 8009724:	4619      	mov	r1, r3
 8009726:	4603      	mov	r3, r0
 8009728:	4642      	mov	r2, r8
 800972a:	189b      	adds	r3, r3, r2
 800972c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009730:	464b      	mov	r3, r9
 8009732:	460a      	mov	r2, r1
 8009734:	eb42 0303 	adc.w	r3, r2, r3
 8009738:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800973c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009740:	685b      	ldr	r3, [r3, #4]
 8009742:	2200      	movs	r2, #0
 8009744:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009748:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800974c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009750:	460b      	mov	r3, r1
 8009752:	18db      	adds	r3, r3, r3
 8009754:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009756:	4613      	mov	r3, r2
 8009758:	eb42 0303 	adc.w	r3, r2, r3
 800975c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800975e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009762:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8009766:	f7f7 fa77 	bl	8000c58 <__aeabi_uldivmod>
 800976a:	4602      	mov	r2, r0
 800976c:	460b      	mov	r3, r1
 800976e:	4b0d      	ldr	r3, [pc, #52]	@ (80097a4 <UART_SetConfig+0x2d4>)
 8009770:	fba3 1302 	umull	r1, r3, r3, r2
 8009774:	095b      	lsrs	r3, r3, #5
 8009776:	2164      	movs	r1, #100	@ 0x64
 8009778:	fb01 f303 	mul.w	r3, r1, r3
 800977c:	1ad3      	subs	r3, r2, r3
 800977e:	00db      	lsls	r3, r3, #3
 8009780:	3332      	adds	r3, #50	@ 0x32
 8009782:	4a08      	ldr	r2, [pc, #32]	@ (80097a4 <UART_SetConfig+0x2d4>)
 8009784:	fba2 2303 	umull	r2, r3, r2, r3
 8009788:	095b      	lsrs	r3, r3, #5
 800978a:	f003 0207 	and.w	r2, r3, #7
 800978e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	4422      	add	r2, r4
 8009796:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009798:	e106      	b.n	80099a8 <UART_SetConfig+0x4d8>
 800979a:	bf00      	nop
 800979c:	40011000 	.word	0x40011000
 80097a0:	40011400 	.word	0x40011400
 80097a4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80097a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80097ac:	2200      	movs	r2, #0
 80097ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80097b2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80097b6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80097ba:	4642      	mov	r2, r8
 80097bc:	464b      	mov	r3, r9
 80097be:	1891      	adds	r1, r2, r2
 80097c0:	6239      	str	r1, [r7, #32]
 80097c2:	415b      	adcs	r3, r3
 80097c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80097c6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80097ca:	4641      	mov	r1, r8
 80097cc:	1854      	adds	r4, r2, r1
 80097ce:	4649      	mov	r1, r9
 80097d0:	eb43 0501 	adc.w	r5, r3, r1
 80097d4:	f04f 0200 	mov.w	r2, #0
 80097d8:	f04f 0300 	mov.w	r3, #0
 80097dc:	00eb      	lsls	r3, r5, #3
 80097de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80097e2:	00e2      	lsls	r2, r4, #3
 80097e4:	4614      	mov	r4, r2
 80097e6:	461d      	mov	r5, r3
 80097e8:	4643      	mov	r3, r8
 80097ea:	18e3      	adds	r3, r4, r3
 80097ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80097f0:	464b      	mov	r3, r9
 80097f2:	eb45 0303 	adc.w	r3, r5, r3
 80097f6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80097fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80097fe:	685b      	ldr	r3, [r3, #4]
 8009800:	2200      	movs	r2, #0
 8009802:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009806:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800980a:	f04f 0200 	mov.w	r2, #0
 800980e:	f04f 0300 	mov.w	r3, #0
 8009812:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8009816:	4629      	mov	r1, r5
 8009818:	008b      	lsls	r3, r1, #2
 800981a:	4621      	mov	r1, r4
 800981c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009820:	4621      	mov	r1, r4
 8009822:	008a      	lsls	r2, r1, #2
 8009824:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009828:	f7f7 fa16 	bl	8000c58 <__aeabi_uldivmod>
 800982c:	4602      	mov	r2, r0
 800982e:	460b      	mov	r3, r1
 8009830:	4b60      	ldr	r3, [pc, #384]	@ (80099b4 <UART_SetConfig+0x4e4>)
 8009832:	fba3 2302 	umull	r2, r3, r3, r2
 8009836:	095b      	lsrs	r3, r3, #5
 8009838:	011c      	lsls	r4, r3, #4
 800983a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800983e:	2200      	movs	r2, #0
 8009840:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009844:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009848:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800984c:	4642      	mov	r2, r8
 800984e:	464b      	mov	r3, r9
 8009850:	1891      	adds	r1, r2, r2
 8009852:	61b9      	str	r1, [r7, #24]
 8009854:	415b      	adcs	r3, r3
 8009856:	61fb      	str	r3, [r7, #28]
 8009858:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800985c:	4641      	mov	r1, r8
 800985e:	1851      	adds	r1, r2, r1
 8009860:	6139      	str	r1, [r7, #16]
 8009862:	4649      	mov	r1, r9
 8009864:	414b      	adcs	r3, r1
 8009866:	617b      	str	r3, [r7, #20]
 8009868:	f04f 0200 	mov.w	r2, #0
 800986c:	f04f 0300 	mov.w	r3, #0
 8009870:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009874:	4659      	mov	r1, fp
 8009876:	00cb      	lsls	r3, r1, #3
 8009878:	4651      	mov	r1, sl
 800987a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800987e:	4651      	mov	r1, sl
 8009880:	00ca      	lsls	r2, r1, #3
 8009882:	4610      	mov	r0, r2
 8009884:	4619      	mov	r1, r3
 8009886:	4603      	mov	r3, r0
 8009888:	4642      	mov	r2, r8
 800988a:	189b      	adds	r3, r3, r2
 800988c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009890:	464b      	mov	r3, r9
 8009892:	460a      	mov	r2, r1
 8009894:	eb42 0303 	adc.w	r3, r2, r3
 8009898:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800989c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80098a0:	685b      	ldr	r3, [r3, #4]
 80098a2:	2200      	movs	r2, #0
 80098a4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80098a6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80098a8:	f04f 0200 	mov.w	r2, #0
 80098ac:	f04f 0300 	mov.w	r3, #0
 80098b0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80098b4:	4649      	mov	r1, r9
 80098b6:	008b      	lsls	r3, r1, #2
 80098b8:	4641      	mov	r1, r8
 80098ba:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80098be:	4641      	mov	r1, r8
 80098c0:	008a      	lsls	r2, r1, #2
 80098c2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80098c6:	f7f7 f9c7 	bl	8000c58 <__aeabi_uldivmod>
 80098ca:	4602      	mov	r2, r0
 80098cc:	460b      	mov	r3, r1
 80098ce:	4611      	mov	r1, r2
 80098d0:	4b38      	ldr	r3, [pc, #224]	@ (80099b4 <UART_SetConfig+0x4e4>)
 80098d2:	fba3 2301 	umull	r2, r3, r3, r1
 80098d6:	095b      	lsrs	r3, r3, #5
 80098d8:	2264      	movs	r2, #100	@ 0x64
 80098da:	fb02 f303 	mul.w	r3, r2, r3
 80098de:	1acb      	subs	r3, r1, r3
 80098e0:	011b      	lsls	r3, r3, #4
 80098e2:	3332      	adds	r3, #50	@ 0x32
 80098e4:	4a33      	ldr	r2, [pc, #204]	@ (80099b4 <UART_SetConfig+0x4e4>)
 80098e6:	fba2 2303 	umull	r2, r3, r2, r3
 80098ea:	095b      	lsrs	r3, r3, #5
 80098ec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80098f0:	441c      	add	r4, r3
 80098f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80098f6:	2200      	movs	r2, #0
 80098f8:	673b      	str	r3, [r7, #112]	@ 0x70
 80098fa:	677a      	str	r2, [r7, #116]	@ 0x74
 80098fc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009900:	4642      	mov	r2, r8
 8009902:	464b      	mov	r3, r9
 8009904:	1891      	adds	r1, r2, r2
 8009906:	60b9      	str	r1, [r7, #8]
 8009908:	415b      	adcs	r3, r3
 800990a:	60fb      	str	r3, [r7, #12]
 800990c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009910:	4641      	mov	r1, r8
 8009912:	1851      	adds	r1, r2, r1
 8009914:	6039      	str	r1, [r7, #0]
 8009916:	4649      	mov	r1, r9
 8009918:	414b      	adcs	r3, r1
 800991a:	607b      	str	r3, [r7, #4]
 800991c:	f04f 0200 	mov.w	r2, #0
 8009920:	f04f 0300 	mov.w	r3, #0
 8009924:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009928:	4659      	mov	r1, fp
 800992a:	00cb      	lsls	r3, r1, #3
 800992c:	4651      	mov	r1, sl
 800992e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009932:	4651      	mov	r1, sl
 8009934:	00ca      	lsls	r2, r1, #3
 8009936:	4610      	mov	r0, r2
 8009938:	4619      	mov	r1, r3
 800993a:	4603      	mov	r3, r0
 800993c:	4642      	mov	r2, r8
 800993e:	189b      	adds	r3, r3, r2
 8009940:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009942:	464b      	mov	r3, r9
 8009944:	460a      	mov	r2, r1
 8009946:	eb42 0303 	adc.w	r3, r2, r3
 800994a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800994c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009950:	685b      	ldr	r3, [r3, #4]
 8009952:	2200      	movs	r2, #0
 8009954:	663b      	str	r3, [r7, #96]	@ 0x60
 8009956:	667a      	str	r2, [r7, #100]	@ 0x64
 8009958:	f04f 0200 	mov.w	r2, #0
 800995c:	f04f 0300 	mov.w	r3, #0
 8009960:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009964:	4649      	mov	r1, r9
 8009966:	008b      	lsls	r3, r1, #2
 8009968:	4641      	mov	r1, r8
 800996a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800996e:	4641      	mov	r1, r8
 8009970:	008a      	lsls	r2, r1, #2
 8009972:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009976:	f7f7 f96f 	bl	8000c58 <__aeabi_uldivmod>
 800997a:	4602      	mov	r2, r0
 800997c:	460b      	mov	r3, r1
 800997e:	4b0d      	ldr	r3, [pc, #52]	@ (80099b4 <UART_SetConfig+0x4e4>)
 8009980:	fba3 1302 	umull	r1, r3, r3, r2
 8009984:	095b      	lsrs	r3, r3, #5
 8009986:	2164      	movs	r1, #100	@ 0x64
 8009988:	fb01 f303 	mul.w	r3, r1, r3
 800998c:	1ad3      	subs	r3, r2, r3
 800998e:	011b      	lsls	r3, r3, #4
 8009990:	3332      	adds	r3, #50	@ 0x32
 8009992:	4a08      	ldr	r2, [pc, #32]	@ (80099b4 <UART_SetConfig+0x4e4>)
 8009994:	fba2 2303 	umull	r2, r3, r2, r3
 8009998:	095b      	lsrs	r3, r3, #5
 800999a:	f003 020f 	and.w	r2, r3, #15
 800999e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	4422      	add	r2, r4
 80099a6:	609a      	str	r2, [r3, #8]
}
 80099a8:	bf00      	nop
 80099aa:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80099ae:	46bd      	mov	sp, r7
 80099b0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80099b4:	51eb851f 	.word	0x51eb851f

080099b8 <__NVIC_SetPriority>:
{
 80099b8:	b480      	push	{r7}
 80099ba:	b083      	sub	sp, #12
 80099bc:	af00      	add	r7, sp, #0
 80099be:	4603      	mov	r3, r0
 80099c0:	6039      	str	r1, [r7, #0]
 80099c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80099c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	db0a      	blt.n	80099e2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80099cc:	683b      	ldr	r3, [r7, #0]
 80099ce:	b2da      	uxtb	r2, r3
 80099d0:	490c      	ldr	r1, [pc, #48]	@ (8009a04 <__NVIC_SetPriority+0x4c>)
 80099d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80099d6:	0112      	lsls	r2, r2, #4
 80099d8:	b2d2      	uxtb	r2, r2
 80099da:	440b      	add	r3, r1
 80099dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80099e0:	e00a      	b.n	80099f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80099e2:	683b      	ldr	r3, [r7, #0]
 80099e4:	b2da      	uxtb	r2, r3
 80099e6:	4908      	ldr	r1, [pc, #32]	@ (8009a08 <__NVIC_SetPriority+0x50>)
 80099e8:	79fb      	ldrb	r3, [r7, #7]
 80099ea:	f003 030f 	and.w	r3, r3, #15
 80099ee:	3b04      	subs	r3, #4
 80099f0:	0112      	lsls	r2, r2, #4
 80099f2:	b2d2      	uxtb	r2, r2
 80099f4:	440b      	add	r3, r1
 80099f6:	761a      	strb	r2, [r3, #24]
}
 80099f8:	bf00      	nop
 80099fa:	370c      	adds	r7, #12
 80099fc:	46bd      	mov	sp, r7
 80099fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a02:	4770      	bx	lr
 8009a04:	e000e100 	.word	0xe000e100
 8009a08:	e000ed00 	.word	0xe000ed00

08009a0c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8009a0c:	b580      	push	{r7, lr}
 8009a0e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8009a10:	4b05      	ldr	r3, [pc, #20]	@ (8009a28 <SysTick_Handler+0x1c>)
 8009a12:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8009a14:	f002 fa32 	bl	800be7c <xTaskGetSchedulerState>
 8009a18:	4603      	mov	r3, r0
 8009a1a:	2b01      	cmp	r3, #1
 8009a1c:	d001      	beq.n	8009a22 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8009a1e:	f003 f92b 	bl	800cc78 <xPortSysTickHandler>
  }
}
 8009a22:	bf00      	nop
 8009a24:	bd80      	pop	{r7, pc}
 8009a26:	bf00      	nop
 8009a28:	e000e010 	.word	0xe000e010

08009a2c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8009a2c:	b580      	push	{r7, lr}
 8009a2e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8009a30:	2100      	movs	r1, #0
 8009a32:	f06f 0004 	mvn.w	r0, #4
 8009a36:	f7ff ffbf 	bl	80099b8 <__NVIC_SetPriority>
#endif
}
 8009a3a:	bf00      	nop
 8009a3c:	bd80      	pop	{r7, pc}
	...

08009a40 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8009a40:	b480      	push	{r7}
 8009a42:	b083      	sub	sp, #12
 8009a44:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009a46:	f3ef 8305 	mrs	r3, IPSR
 8009a4a:	603b      	str	r3, [r7, #0]
  return(result);
 8009a4c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d003      	beq.n	8009a5a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8009a52:	f06f 0305 	mvn.w	r3, #5
 8009a56:	607b      	str	r3, [r7, #4]
 8009a58:	e00c      	b.n	8009a74 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8009a5a:	4b0a      	ldr	r3, [pc, #40]	@ (8009a84 <osKernelInitialize+0x44>)
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d105      	bne.n	8009a6e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8009a62:	4b08      	ldr	r3, [pc, #32]	@ (8009a84 <osKernelInitialize+0x44>)
 8009a64:	2201      	movs	r2, #1
 8009a66:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8009a68:	2300      	movs	r3, #0
 8009a6a:	607b      	str	r3, [r7, #4]
 8009a6c:	e002      	b.n	8009a74 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8009a6e:	f04f 33ff 	mov.w	r3, #4294967295
 8009a72:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009a74:	687b      	ldr	r3, [r7, #4]
}
 8009a76:	4618      	mov	r0, r3
 8009a78:	370c      	adds	r7, #12
 8009a7a:	46bd      	mov	sp, r7
 8009a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a80:	4770      	bx	lr
 8009a82:	bf00      	nop
 8009a84:	20000924 	.word	0x20000924

08009a88 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8009a88:	b580      	push	{r7, lr}
 8009a8a:	b082      	sub	sp, #8
 8009a8c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009a8e:	f3ef 8305 	mrs	r3, IPSR
 8009a92:	603b      	str	r3, [r7, #0]
  return(result);
 8009a94:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d003      	beq.n	8009aa2 <osKernelStart+0x1a>
    stat = osErrorISR;
 8009a9a:	f06f 0305 	mvn.w	r3, #5
 8009a9e:	607b      	str	r3, [r7, #4]
 8009aa0:	e010      	b.n	8009ac4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8009aa2:	4b0b      	ldr	r3, [pc, #44]	@ (8009ad0 <osKernelStart+0x48>)
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	2b01      	cmp	r3, #1
 8009aa8:	d109      	bne.n	8009abe <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8009aaa:	f7ff ffbf 	bl	8009a2c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8009aae:	4b08      	ldr	r3, [pc, #32]	@ (8009ad0 <osKernelStart+0x48>)
 8009ab0:	2202      	movs	r2, #2
 8009ab2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8009ab4:	f001 fd6e 	bl	800b594 <vTaskStartScheduler>
      stat = osOK;
 8009ab8:	2300      	movs	r3, #0
 8009aba:	607b      	str	r3, [r7, #4]
 8009abc:	e002      	b.n	8009ac4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8009abe:	f04f 33ff 	mov.w	r3, #4294967295
 8009ac2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009ac4:	687b      	ldr	r3, [r7, #4]
}
 8009ac6:	4618      	mov	r0, r3
 8009ac8:	3708      	adds	r7, #8
 8009aca:	46bd      	mov	sp, r7
 8009acc:	bd80      	pop	{r7, pc}
 8009ace:	bf00      	nop
 8009ad0:	20000924 	.word	0x20000924

08009ad4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8009ad4:	b580      	push	{r7, lr}
 8009ad6:	b08e      	sub	sp, #56	@ 0x38
 8009ad8:	af04      	add	r7, sp, #16
 8009ada:	60f8      	str	r0, [r7, #12]
 8009adc:	60b9      	str	r1, [r7, #8]
 8009ade:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8009ae0:	2300      	movs	r3, #0
 8009ae2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009ae4:	f3ef 8305 	mrs	r3, IPSR
 8009ae8:	617b      	str	r3, [r7, #20]
  return(result);
 8009aea:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d17e      	bne.n	8009bee <osThreadNew+0x11a>
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d07b      	beq.n	8009bee <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8009af6:	2380      	movs	r3, #128	@ 0x80
 8009af8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8009afa:	2318      	movs	r3, #24
 8009afc:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8009afe:	2300      	movs	r3, #0
 8009b00:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8009b02:	f04f 33ff 	mov.w	r3, #4294967295
 8009b06:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d045      	beq.n	8009b9a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d002      	beq.n	8009b1c <osThreadNew+0x48>
        name = attr->name;
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	699b      	ldr	r3, [r3, #24]
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d002      	beq.n	8009b2a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	699b      	ldr	r3, [r3, #24]
 8009b28:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8009b2a:	69fb      	ldr	r3, [r7, #28]
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d008      	beq.n	8009b42 <osThreadNew+0x6e>
 8009b30:	69fb      	ldr	r3, [r7, #28]
 8009b32:	2b38      	cmp	r3, #56	@ 0x38
 8009b34:	d805      	bhi.n	8009b42 <osThreadNew+0x6e>
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	685b      	ldr	r3, [r3, #4]
 8009b3a:	f003 0301 	and.w	r3, r3, #1
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d001      	beq.n	8009b46 <osThreadNew+0x72>
        return (NULL);
 8009b42:	2300      	movs	r3, #0
 8009b44:	e054      	b.n	8009bf0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	695b      	ldr	r3, [r3, #20]
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d003      	beq.n	8009b56 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	695b      	ldr	r3, [r3, #20]
 8009b52:	089b      	lsrs	r3, r3, #2
 8009b54:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	689b      	ldr	r3, [r3, #8]
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d00e      	beq.n	8009b7c <osThreadNew+0xa8>
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	68db      	ldr	r3, [r3, #12]
 8009b62:	2ba7      	cmp	r3, #167	@ 0xa7
 8009b64:	d90a      	bls.n	8009b7c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d006      	beq.n	8009b7c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	695b      	ldr	r3, [r3, #20]
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d002      	beq.n	8009b7c <osThreadNew+0xa8>
        mem = 1;
 8009b76:	2301      	movs	r3, #1
 8009b78:	61bb      	str	r3, [r7, #24]
 8009b7a:	e010      	b.n	8009b9e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	689b      	ldr	r3, [r3, #8]
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d10c      	bne.n	8009b9e <osThreadNew+0xca>
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	68db      	ldr	r3, [r3, #12]
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d108      	bne.n	8009b9e <osThreadNew+0xca>
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	691b      	ldr	r3, [r3, #16]
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d104      	bne.n	8009b9e <osThreadNew+0xca>
          mem = 0;
 8009b94:	2300      	movs	r3, #0
 8009b96:	61bb      	str	r3, [r7, #24]
 8009b98:	e001      	b.n	8009b9e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8009b9a:	2300      	movs	r3, #0
 8009b9c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8009b9e:	69bb      	ldr	r3, [r7, #24]
 8009ba0:	2b01      	cmp	r3, #1
 8009ba2:	d110      	bne.n	8009bc6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8009ba8:	687a      	ldr	r2, [r7, #4]
 8009baa:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009bac:	9202      	str	r2, [sp, #8]
 8009bae:	9301      	str	r3, [sp, #4]
 8009bb0:	69fb      	ldr	r3, [r7, #28]
 8009bb2:	9300      	str	r3, [sp, #0]
 8009bb4:	68bb      	ldr	r3, [r7, #8]
 8009bb6:	6a3a      	ldr	r2, [r7, #32]
 8009bb8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009bba:	68f8      	ldr	r0, [r7, #12]
 8009bbc:	f001 faf6 	bl	800b1ac <xTaskCreateStatic>
 8009bc0:	4603      	mov	r3, r0
 8009bc2:	613b      	str	r3, [r7, #16]
 8009bc4:	e013      	b.n	8009bee <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8009bc6:	69bb      	ldr	r3, [r7, #24]
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d110      	bne.n	8009bee <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009bcc:	6a3b      	ldr	r3, [r7, #32]
 8009bce:	b29a      	uxth	r2, r3
 8009bd0:	f107 0310 	add.w	r3, r7, #16
 8009bd4:	9301      	str	r3, [sp, #4]
 8009bd6:	69fb      	ldr	r3, [r7, #28]
 8009bd8:	9300      	str	r3, [sp, #0]
 8009bda:	68bb      	ldr	r3, [r7, #8]
 8009bdc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009bde:	68f8      	ldr	r0, [r7, #12]
 8009be0:	f001 fb44 	bl	800b26c <xTaskCreate>
 8009be4:	4603      	mov	r3, r0
 8009be6:	2b01      	cmp	r3, #1
 8009be8:	d001      	beq.n	8009bee <osThreadNew+0x11a>
            hTask = NULL;
 8009bea:	2300      	movs	r3, #0
 8009bec:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8009bee:	693b      	ldr	r3, [r7, #16]
}
 8009bf0:	4618      	mov	r0, r3
 8009bf2:	3728      	adds	r7, #40	@ 0x28
 8009bf4:	46bd      	mov	sp, r7
 8009bf6:	bd80      	pop	{r7, pc}

08009bf8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8009bf8:	b580      	push	{r7, lr}
 8009bfa:	b084      	sub	sp, #16
 8009bfc:	af00      	add	r7, sp, #0
 8009bfe:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009c00:	f3ef 8305 	mrs	r3, IPSR
 8009c04:	60bb      	str	r3, [r7, #8]
  return(result);
 8009c06:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d003      	beq.n	8009c14 <osDelay+0x1c>
    stat = osErrorISR;
 8009c0c:	f06f 0305 	mvn.w	r3, #5
 8009c10:	60fb      	str	r3, [r7, #12]
 8009c12:	e007      	b.n	8009c24 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8009c14:	2300      	movs	r3, #0
 8009c16:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d002      	beq.n	8009c24 <osDelay+0x2c>
      vTaskDelay(ticks);
 8009c1e:	6878      	ldr	r0, [r7, #4]
 8009c20:	f001 fc82 	bl	800b528 <vTaskDelay>
    }
  }

  return (stat);
 8009c24:	68fb      	ldr	r3, [r7, #12]
}
 8009c26:	4618      	mov	r0, r3
 8009c28:	3710      	adds	r7, #16
 8009c2a:	46bd      	mov	sp, r7
 8009c2c:	bd80      	pop	{r7, pc}

08009c2e <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8009c2e:	b580      	push	{r7, lr}
 8009c30:	b088      	sub	sp, #32
 8009c32:	af00      	add	r7, sp, #0
 8009c34:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8009c36:	2300      	movs	r3, #0
 8009c38:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009c3a:	f3ef 8305 	mrs	r3, IPSR
 8009c3e:	60bb      	str	r3, [r7, #8]
  return(result);
 8009c40:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d174      	bne.n	8009d30 <osMutexNew+0x102>
    if (attr != NULL) {
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d003      	beq.n	8009c54 <osMutexNew+0x26>
      type = attr->attr_bits;
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	685b      	ldr	r3, [r3, #4]
 8009c50:	61bb      	str	r3, [r7, #24]
 8009c52:	e001      	b.n	8009c58 <osMutexNew+0x2a>
    } else {
      type = 0U;
 8009c54:	2300      	movs	r3, #0
 8009c56:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8009c58:	69bb      	ldr	r3, [r7, #24]
 8009c5a:	f003 0301 	and.w	r3, r3, #1
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d002      	beq.n	8009c68 <osMutexNew+0x3a>
      rmtx = 1U;
 8009c62:	2301      	movs	r3, #1
 8009c64:	617b      	str	r3, [r7, #20]
 8009c66:	e001      	b.n	8009c6c <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8009c68:	2300      	movs	r3, #0
 8009c6a:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8009c6c:	69bb      	ldr	r3, [r7, #24]
 8009c6e:	f003 0308 	and.w	r3, r3, #8
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d15c      	bne.n	8009d30 <osMutexNew+0x102>
      mem = -1;
 8009c76:	f04f 33ff 	mov.w	r3, #4294967295
 8009c7a:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d015      	beq.n	8009cae <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	689b      	ldr	r3, [r3, #8]
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d006      	beq.n	8009c98 <osMutexNew+0x6a>
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	68db      	ldr	r3, [r3, #12]
 8009c8e:	2b4f      	cmp	r3, #79	@ 0x4f
 8009c90:	d902      	bls.n	8009c98 <osMutexNew+0x6a>
          mem = 1;
 8009c92:	2301      	movs	r3, #1
 8009c94:	613b      	str	r3, [r7, #16]
 8009c96:	e00c      	b.n	8009cb2 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	689b      	ldr	r3, [r3, #8]
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d108      	bne.n	8009cb2 <osMutexNew+0x84>
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	68db      	ldr	r3, [r3, #12]
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d104      	bne.n	8009cb2 <osMutexNew+0x84>
            mem = 0;
 8009ca8:	2300      	movs	r3, #0
 8009caa:	613b      	str	r3, [r7, #16]
 8009cac:	e001      	b.n	8009cb2 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8009cae:	2300      	movs	r3, #0
 8009cb0:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8009cb2:	693b      	ldr	r3, [r7, #16]
 8009cb4:	2b01      	cmp	r3, #1
 8009cb6:	d112      	bne.n	8009cde <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8009cb8:	697b      	ldr	r3, [r7, #20]
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d007      	beq.n	8009cce <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	689b      	ldr	r3, [r3, #8]
 8009cc2:	4619      	mov	r1, r3
 8009cc4:	2004      	movs	r0, #4
 8009cc6:	f000 fc50 	bl	800a56a <xQueueCreateMutexStatic>
 8009cca:	61f8      	str	r0, [r7, #28]
 8009ccc:	e016      	b.n	8009cfc <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	689b      	ldr	r3, [r3, #8]
 8009cd2:	4619      	mov	r1, r3
 8009cd4:	2001      	movs	r0, #1
 8009cd6:	f000 fc48 	bl	800a56a <xQueueCreateMutexStatic>
 8009cda:	61f8      	str	r0, [r7, #28]
 8009cdc:	e00e      	b.n	8009cfc <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8009cde:	693b      	ldr	r3, [r7, #16]
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d10b      	bne.n	8009cfc <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8009ce4:	697b      	ldr	r3, [r7, #20]
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d004      	beq.n	8009cf4 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8009cea:	2004      	movs	r0, #4
 8009cec:	f000 fc25 	bl	800a53a <xQueueCreateMutex>
 8009cf0:	61f8      	str	r0, [r7, #28]
 8009cf2:	e003      	b.n	8009cfc <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8009cf4:	2001      	movs	r0, #1
 8009cf6:	f000 fc20 	bl	800a53a <xQueueCreateMutex>
 8009cfa:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8009cfc:	69fb      	ldr	r3, [r7, #28]
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d00c      	beq.n	8009d1c <osMutexNew+0xee>
        if (attr != NULL) {
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d003      	beq.n	8009d10 <osMutexNew+0xe2>
          name = attr->name;
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	60fb      	str	r3, [r7, #12]
 8009d0e:	e001      	b.n	8009d14 <osMutexNew+0xe6>
        } else {
          name = NULL;
 8009d10:	2300      	movs	r3, #0
 8009d12:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8009d14:	68f9      	ldr	r1, [r7, #12]
 8009d16:	69f8      	ldr	r0, [r7, #28]
 8009d18:	f001 f9ea 	bl	800b0f0 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8009d1c:	69fb      	ldr	r3, [r7, #28]
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d006      	beq.n	8009d30 <osMutexNew+0x102>
 8009d22:	697b      	ldr	r3, [r7, #20]
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d003      	beq.n	8009d30 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8009d28:	69fb      	ldr	r3, [r7, #28]
 8009d2a:	f043 0301 	orr.w	r3, r3, #1
 8009d2e:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8009d30:	69fb      	ldr	r3, [r7, #28]
}
 8009d32:	4618      	mov	r0, r3
 8009d34:	3720      	adds	r7, #32
 8009d36:	46bd      	mov	sp, r7
 8009d38:	bd80      	pop	{r7, pc}

08009d3a <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8009d3a:	b580      	push	{r7, lr}
 8009d3c:	b086      	sub	sp, #24
 8009d3e:	af00      	add	r7, sp, #0
 8009d40:	6078      	str	r0, [r7, #4]
 8009d42:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	f023 0301 	bic.w	r3, r3, #1
 8009d4a:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	f003 0301 	and.w	r3, r3, #1
 8009d52:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8009d54:	2300      	movs	r3, #0
 8009d56:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009d58:	f3ef 8305 	mrs	r3, IPSR
 8009d5c:	60bb      	str	r3, [r7, #8]
  return(result);
 8009d5e:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d003      	beq.n	8009d6c <osMutexAcquire+0x32>
    stat = osErrorISR;
 8009d64:	f06f 0305 	mvn.w	r3, #5
 8009d68:	617b      	str	r3, [r7, #20]
 8009d6a:	e02c      	b.n	8009dc6 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8009d6c:	693b      	ldr	r3, [r7, #16]
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d103      	bne.n	8009d7a <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8009d72:	f06f 0303 	mvn.w	r3, #3
 8009d76:	617b      	str	r3, [r7, #20]
 8009d78:	e025      	b.n	8009dc6 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d011      	beq.n	8009da4 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8009d80:	6839      	ldr	r1, [r7, #0]
 8009d82:	6938      	ldr	r0, [r7, #16]
 8009d84:	f000 fc41 	bl	800a60a <xQueueTakeMutexRecursive>
 8009d88:	4603      	mov	r3, r0
 8009d8a:	2b01      	cmp	r3, #1
 8009d8c:	d01b      	beq.n	8009dc6 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8009d8e:	683b      	ldr	r3, [r7, #0]
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d003      	beq.n	8009d9c <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8009d94:	f06f 0301 	mvn.w	r3, #1
 8009d98:	617b      	str	r3, [r7, #20]
 8009d9a:	e014      	b.n	8009dc6 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8009d9c:	f06f 0302 	mvn.w	r3, #2
 8009da0:	617b      	str	r3, [r7, #20]
 8009da2:	e010      	b.n	8009dc6 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8009da4:	6839      	ldr	r1, [r7, #0]
 8009da6:	6938      	ldr	r0, [r7, #16]
 8009da8:	f000 fee8 	bl	800ab7c <xQueueSemaphoreTake>
 8009dac:	4603      	mov	r3, r0
 8009dae:	2b01      	cmp	r3, #1
 8009db0:	d009      	beq.n	8009dc6 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8009db2:	683b      	ldr	r3, [r7, #0]
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d003      	beq.n	8009dc0 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8009db8:	f06f 0301 	mvn.w	r3, #1
 8009dbc:	617b      	str	r3, [r7, #20]
 8009dbe:	e002      	b.n	8009dc6 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8009dc0:	f06f 0302 	mvn.w	r3, #2
 8009dc4:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8009dc6:	697b      	ldr	r3, [r7, #20]
}
 8009dc8:	4618      	mov	r0, r3
 8009dca:	3718      	adds	r7, #24
 8009dcc:	46bd      	mov	sp, r7
 8009dce:	bd80      	pop	{r7, pc}

08009dd0 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8009dd0:	b580      	push	{r7, lr}
 8009dd2:	b086      	sub	sp, #24
 8009dd4:	af00      	add	r7, sp, #0
 8009dd6:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	f023 0301 	bic.w	r3, r3, #1
 8009dde:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	f003 0301 	and.w	r3, r3, #1
 8009de6:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8009de8:	2300      	movs	r3, #0
 8009dea:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009dec:	f3ef 8305 	mrs	r3, IPSR
 8009df0:	60bb      	str	r3, [r7, #8]
  return(result);
 8009df2:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d003      	beq.n	8009e00 <osMutexRelease+0x30>
    stat = osErrorISR;
 8009df8:	f06f 0305 	mvn.w	r3, #5
 8009dfc:	617b      	str	r3, [r7, #20]
 8009dfe:	e01f      	b.n	8009e40 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8009e00:	693b      	ldr	r3, [r7, #16]
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d103      	bne.n	8009e0e <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8009e06:	f06f 0303 	mvn.w	r3, #3
 8009e0a:	617b      	str	r3, [r7, #20]
 8009e0c:	e018      	b.n	8009e40 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d009      	beq.n	8009e28 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8009e14:	6938      	ldr	r0, [r7, #16]
 8009e16:	f000 fbc3 	bl	800a5a0 <xQueueGiveMutexRecursive>
 8009e1a:	4603      	mov	r3, r0
 8009e1c:	2b01      	cmp	r3, #1
 8009e1e:	d00f      	beq.n	8009e40 <osMutexRelease+0x70>
        stat = osErrorResource;
 8009e20:	f06f 0302 	mvn.w	r3, #2
 8009e24:	617b      	str	r3, [r7, #20]
 8009e26:	e00b      	b.n	8009e40 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8009e28:	2300      	movs	r3, #0
 8009e2a:	2200      	movs	r2, #0
 8009e2c:	2100      	movs	r1, #0
 8009e2e:	6938      	ldr	r0, [r7, #16]
 8009e30:	f000 fc22 	bl	800a678 <xQueueGenericSend>
 8009e34:	4603      	mov	r3, r0
 8009e36:	2b01      	cmp	r3, #1
 8009e38:	d002      	beq.n	8009e40 <osMutexRelease+0x70>
        stat = osErrorResource;
 8009e3a:	f06f 0302 	mvn.w	r3, #2
 8009e3e:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8009e40:	697b      	ldr	r3, [r7, #20]
}
 8009e42:	4618      	mov	r0, r3
 8009e44:	3718      	adds	r7, #24
 8009e46:	46bd      	mov	sp, r7
 8009e48:	bd80      	pop	{r7, pc}

08009e4a <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8009e4a:	b580      	push	{r7, lr}
 8009e4c:	b08a      	sub	sp, #40	@ 0x28
 8009e4e:	af02      	add	r7, sp, #8
 8009e50:	60f8      	str	r0, [r7, #12]
 8009e52:	60b9      	str	r1, [r7, #8]
 8009e54:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8009e56:	2300      	movs	r3, #0
 8009e58:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009e5a:	f3ef 8305 	mrs	r3, IPSR
 8009e5e:	613b      	str	r3, [r7, #16]
  return(result);
 8009e60:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d15f      	bne.n	8009f26 <osMessageQueueNew+0xdc>
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d05c      	beq.n	8009f26 <osMessageQueueNew+0xdc>
 8009e6c:	68bb      	ldr	r3, [r7, #8]
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d059      	beq.n	8009f26 <osMessageQueueNew+0xdc>
    mem = -1;
 8009e72:	f04f 33ff 	mov.w	r3, #4294967295
 8009e76:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d029      	beq.n	8009ed2 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	689b      	ldr	r3, [r3, #8]
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d012      	beq.n	8009eac <osMessageQueueNew+0x62>
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	68db      	ldr	r3, [r3, #12]
 8009e8a:	2b4f      	cmp	r3, #79	@ 0x4f
 8009e8c:	d90e      	bls.n	8009eac <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d00a      	beq.n	8009eac <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	695a      	ldr	r2, [r3, #20]
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	68b9      	ldr	r1, [r7, #8]
 8009e9e:	fb01 f303 	mul.w	r3, r1, r3
 8009ea2:	429a      	cmp	r2, r3
 8009ea4:	d302      	bcc.n	8009eac <osMessageQueueNew+0x62>
        mem = 1;
 8009ea6:	2301      	movs	r3, #1
 8009ea8:	61bb      	str	r3, [r7, #24]
 8009eaa:	e014      	b.n	8009ed6 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	689b      	ldr	r3, [r3, #8]
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d110      	bne.n	8009ed6 <osMessageQueueNew+0x8c>
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	68db      	ldr	r3, [r3, #12]
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d10c      	bne.n	8009ed6 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d108      	bne.n	8009ed6 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	695b      	ldr	r3, [r3, #20]
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d104      	bne.n	8009ed6 <osMessageQueueNew+0x8c>
          mem = 0;
 8009ecc:	2300      	movs	r3, #0
 8009ece:	61bb      	str	r3, [r7, #24]
 8009ed0:	e001      	b.n	8009ed6 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8009ed2:	2300      	movs	r3, #0
 8009ed4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8009ed6:	69bb      	ldr	r3, [r7, #24]
 8009ed8:	2b01      	cmp	r3, #1
 8009eda:	d10b      	bne.n	8009ef4 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	691a      	ldr	r2, [r3, #16]
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	689b      	ldr	r3, [r3, #8]
 8009ee4:	2100      	movs	r1, #0
 8009ee6:	9100      	str	r1, [sp, #0]
 8009ee8:	68b9      	ldr	r1, [r7, #8]
 8009eea:	68f8      	ldr	r0, [r7, #12]
 8009eec:	f000 fa30 	bl	800a350 <xQueueGenericCreateStatic>
 8009ef0:	61f8      	str	r0, [r7, #28]
 8009ef2:	e008      	b.n	8009f06 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8009ef4:	69bb      	ldr	r3, [r7, #24]
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d105      	bne.n	8009f06 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8009efa:	2200      	movs	r2, #0
 8009efc:	68b9      	ldr	r1, [r7, #8]
 8009efe:	68f8      	ldr	r0, [r7, #12]
 8009f00:	f000 faa3 	bl	800a44a <xQueueGenericCreate>
 8009f04:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8009f06:	69fb      	ldr	r3, [r7, #28]
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d00c      	beq.n	8009f26 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d003      	beq.n	8009f1a <osMessageQueueNew+0xd0>
        name = attr->name;
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	617b      	str	r3, [r7, #20]
 8009f18:	e001      	b.n	8009f1e <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8009f1a:	2300      	movs	r3, #0
 8009f1c:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8009f1e:	6979      	ldr	r1, [r7, #20]
 8009f20:	69f8      	ldr	r0, [r7, #28]
 8009f22:	f001 f8e5 	bl	800b0f0 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8009f26:	69fb      	ldr	r3, [r7, #28]
}
 8009f28:	4618      	mov	r0, r3
 8009f2a:	3720      	adds	r7, #32
 8009f2c:	46bd      	mov	sp, r7
 8009f2e:	bd80      	pop	{r7, pc}

08009f30 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8009f30:	b580      	push	{r7, lr}
 8009f32:	b088      	sub	sp, #32
 8009f34:	af00      	add	r7, sp, #0
 8009f36:	60f8      	str	r0, [r7, #12]
 8009f38:	60b9      	str	r1, [r7, #8]
 8009f3a:	603b      	str	r3, [r7, #0]
 8009f3c:	4613      	mov	r3, r2
 8009f3e:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8009f44:	2300      	movs	r3, #0
 8009f46:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009f48:	f3ef 8305 	mrs	r3, IPSR
 8009f4c:	617b      	str	r3, [r7, #20]
  return(result);
 8009f4e:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d028      	beq.n	8009fa6 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009f54:	69bb      	ldr	r3, [r7, #24]
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d005      	beq.n	8009f66 <osMessageQueuePut+0x36>
 8009f5a:	68bb      	ldr	r3, [r7, #8]
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d002      	beq.n	8009f66 <osMessageQueuePut+0x36>
 8009f60:	683b      	ldr	r3, [r7, #0]
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d003      	beq.n	8009f6e <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8009f66:	f06f 0303 	mvn.w	r3, #3
 8009f6a:	61fb      	str	r3, [r7, #28]
 8009f6c:	e038      	b.n	8009fe0 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8009f6e:	2300      	movs	r3, #0
 8009f70:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8009f72:	f107 0210 	add.w	r2, r7, #16
 8009f76:	2300      	movs	r3, #0
 8009f78:	68b9      	ldr	r1, [r7, #8]
 8009f7a:	69b8      	ldr	r0, [r7, #24]
 8009f7c:	f000 fc7e 	bl	800a87c <xQueueGenericSendFromISR>
 8009f80:	4603      	mov	r3, r0
 8009f82:	2b01      	cmp	r3, #1
 8009f84:	d003      	beq.n	8009f8e <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8009f86:	f06f 0302 	mvn.w	r3, #2
 8009f8a:	61fb      	str	r3, [r7, #28]
 8009f8c:	e028      	b.n	8009fe0 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8009f8e:	693b      	ldr	r3, [r7, #16]
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d025      	beq.n	8009fe0 <osMessageQueuePut+0xb0>
 8009f94:	4b15      	ldr	r3, [pc, #84]	@ (8009fec <osMessageQueuePut+0xbc>)
 8009f96:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009f9a:	601a      	str	r2, [r3, #0]
 8009f9c:	f3bf 8f4f 	dsb	sy
 8009fa0:	f3bf 8f6f 	isb	sy
 8009fa4:	e01c      	b.n	8009fe0 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8009fa6:	69bb      	ldr	r3, [r7, #24]
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d002      	beq.n	8009fb2 <osMessageQueuePut+0x82>
 8009fac:	68bb      	ldr	r3, [r7, #8]
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d103      	bne.n	8009fba <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8009fb2:	f06f 0303 	mvn.w	r3, #3
 8009fb6:	61fb      	str	r3, [r7, #28]
 8009fb8:	e012      	b.n	8009fe0 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8009fba:	2300      	movs	r3, #0
 8009fbc:	683a      	ldr	r2, [r7, #0]
 8009fbe:	68b9      	ldr	r1, [r7, #8]
 8009fc0:	69b8      	ldr	r0, [r7, #24]
 8009fc2:	f000 fb59 	bl	800a678 <xQueueGenericSend>
 8009fc6:	4603      	mov	r3, r0
 8009fc8:	2b01      	cmp	r3, #1
 8009fca:	d009      	beq.n	8009fe0 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8009fcc:	683b      	ldr	r3, [r7, #0]
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d003      	beq.n	8009fda <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8009fd2:	f06f 0301 	mvn.w	r3, #1
 8009fd6:	61fb      	str	r3, [r7, #28]
 8009fd8:	e002      	b.n	8009fe0 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8009fda:	f06f 0302 	mvn.w	r3, #2
 8009fde:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8009fe0:	69fb      	ldr	r3, [r7, #28]
}
 8009fe2:	4618      	mov	r0, r3
 8009fe4:	3720      	adds	r7, #32
 8009fe6:	46bd      	mov	sp, r7
 8009fe8:	bd80      	pop	{r7, pc}
 8009fea:	bf00      	nop
 8009fec:	e000ed04 	.word	0xe000ed04

08009ff0 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8009ff0:	b580      	push	{r7, lr}
 8009ff2:	b088      	sub	sp, #32
 8009ff4:	af00      	add	r7, sp, #0
 8009ff6:	60f8      	str	r0, [r7, #12]
 8009ff8:	60b9      	str	r1, [r7, #8]
 8009ffa:	607a      	str	r2, [r7, #4]
 8009ffc:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800a002:	2300      	movs	r3, #0
 800a004:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a006:	f3ef 8305 	mrs	r3, IPSR
 800a00a:	617b      	str	r3, [r7, #20]
  return(result);
 800a00c:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d028      	beq.n	800a064 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800a012:	69bb      	ldr	r3, [r7, #24]
 800a014:	2b00      	cmp	r3, #0
 800a016:	d005      	beq.n	800a024 <osMessageQueueGet+0x34>
 800a018:	68bb      	ldr	r3, [r7, #8]
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d002      	beq.n	800a024 <osMessageQueueGet+0x34>
 800a01e:	683b      	ldr	r3, [r7, #0]
 800a020:	2b00      	cmp	r3, #0
 800a022:	d003      	beq.n	800a02c <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800a024:	f06f 0303 	mvn.w	r3, #3
 800a028:	61fb      	str	r3, [r7, #28]
 800a02a:	e037      	b.n	800a09c <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800a02c:	2300      	movs	r3, #0
 800a02e:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800a030:	f107 0310 	add.w	r3, r7, #16
 800a034:	461a      	mov	r2, r3
 800a036:	68b9      	ldr	r1, [r7, #8]
 800a038:	69b8      	ldr	r0, [r7, #24]
 800a03a:	f000 feaf 	bl	800ad9c <xQueueReceiveFromISR>
 800a03e:	4603      	mov	r3, r0
 800a040:	2b01      	cmp	r3, #1
 800a042:	d003      	beq.n	800a04c <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800a044:	f06f 0302 	mvn.w	r3, #2
 800a048:	61fb      	str	r3, [r7, #28]
 800a04a:	e027      	b.n	800a09c <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800a04c:	693b      	ldr	r3, [r7, #16]
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d024      	beq.n	800a09c <osMessageQueueGet+0xac>
 800a052:	4b15      	ldr	r3, [pc, #84]	@ (800a0a8 <osMessageQueueGet+0xb8>)
 800a054:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a058:	601a      	str	r2, [r3, #0]
 800a05a:	f3bf 8f4f 	dsb	sy
 800a05e:	f3bf 8f6f 	isb	sy
 800a062:	e01b      	b.n	800a09c <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800a064:	69bb      	ldr	r3, [r7, #24]
 800a066:	2b00      	cmp	r3, #0
 800a068:	d002      	beq.n	800a070 <osMessageQueueGet+0x80>
 800a06a:	68bb      	ldr	r3, [r7, #8]
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d103      	bne.n	800a078 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800a070:	f06f 0303 	mvn.w	r3, #3
 800a074:	61fb      	str	r3, [r7, #28]
 800a076:	e011      	b.n	800a09c <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800a078:	683a      	ldr	r2, [r7, #0]
 800a07a:	68b9      	ldr	r1, [r7, #8]
 800a07c:	69b8      	ldr	r0, [r7, #24]
 800a07e:	f000 fc9b 	bl	800a9b8 <xQueueReceive>
 800a082:	4603      	mov	r3, r0
 800a084:	2b01      	cmp	r3, #1
 800a086:	d009      	beq.n	800a09c <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800a088:	683b      	ldr	r3, [r7, #0]
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d003      	beq.n	800a096 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800a08e:	f06f 0301 	mvn.w	r3, #1
 800a092:	61fb      	str	r3, [r7, #28]
 800a094:	e002      	b.n	800a09c <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800a096:	f06f 0302 	mvn.w	r3, #2
 800a09a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800a09c:	69fb      	ldr	r3, [r7, #28]
}
 800a09e:	4618      	mov	r0, r3
 800a0a0:	3720      	adds	r7, #32
 800a0a2:	46bd      	mov	sp, r7
 800a0a4:	bd80      	pop	{r7, pc}
 800a0a6:	bf00      	nop
 800a0a8:	e000ed04 	.word	0xe000ed04

0800a0ac <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800a0ac:	b480      	push	{r7}
 800a0ae:	b085      	sub	sp, #20
 800a0b0:	af00      	add	r7, sp, #0
 800a0b2:	60f8      	str	r0, [r7, #12]
 800a0b4:	60b9      	str	r1, [r7, #8]
 800a0b6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	4a07      	ldr	r2, [pc, #28]	@ (800a0d8 <vApplicationGetIdleTaskMemory+0x2c>)
 800a0bc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800a0be:	68bb      	ldr	r3, [r7, #8]
 800a0c0:	4a06      	ldr	r2, [pc, #24]	@ (800a0dc <vApplicationGetIdleTaskMemory+0x30>)
 800a0c2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	2280      	movs	r2, #128	@ 0x80
 800a0c8:	601a      	str	r2, [r3, #0]
}
 800a0ca:	bf00      	nop
 800a0cc:	3714      	adds	r7, #20
 800a0ce:	46bd      	mov	sp, r7
 800a0d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d4:	4770      	bx	lr
 800a0d6:	bf00      	nop
 800a0d8:	20000928 	.word	0x20000928
 800a0dc:	200009d0 	.word	0x200009d0

0800a0e0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800a0e0:	b480      	push	{r7}
 800a0e2:	b085      	sub	sp, #20
 800a0e4:	af00      	add	r7, sp, #0
 800a0e6:	60f8      	str	r0, [r7, #12]
 800a0e8:	60b9      	str	r1, [r7, #8]
 800a0ea:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	4a07      	ldr	r2, [pc, #28]	@ (800a10c <vApplicationGetTimerTaskMemory+0x2c>)
 800a0f0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800a0f2:	68bb      	ldr	r3, [r7, #8]
 800a0f4:	4a06      	ldr	r2, [pc, #24]	@ (800a110 <vApplicationGetTimerTaskMemory+0x30>)
 800a0f6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a0fe:	601a      	str	r2, [r3, #0]
}
 800a100:	bf00      	nop
 800a102:	3714      	adds	r7, #20
 800a104:	46bd      	mov	sp, r7
 800a106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a10a:	4770      	bx	lr
 800a10c:	20000bd0 	.word	0x20000bd0
 800a110:	20000c78 	.word	0x20000c78

0800a114 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a114:	b480      	push	{r7}
 800a116:	b083      	sub	sp, #12
 800a118:	af00      	add	r7, sp, #0
 800a11a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	f103 0208 	add.w	r2, r3, #8
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	f04f 32ff 	mov.w	r2, #4294967295
 800a12c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	f103 0208 	add.w	r2, r3, #8
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	f103 0208 	add.w	r2, r3, #8
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	2200      	movs	r2, #0
 800a146:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a148:	bf00      	nop
 800a14a:	370c      	adds	r7, #12
 800a14c:	46bd      	mov	sp, r7
 800a14e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a152:	4770      	bx	lr

0800a154 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a154:	b480      	push	{r7}
 800a156:	b083      	sub	sp, #12
 800a158:	af00      	add	r7, sp, #0
 800a15a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	2200      	movs	r2, #0
 800a160:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a162:	bf00      	nop
 800a164:	370c      	adds	r7, #12
 800a166:	46bd      	mov	sp, r7
 800a168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a16c:	4770      	bx	lr

0800a16e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a16e:	b480      	push	{r7}
 800a170:	b085      	sub	sp, #20
 800a172:	af00      	add	r7, sp, #0
 800a174:	6078      	str	r0, [r7, #4]
 800a176:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	685b      	ldr	r3, [r3, #4]
 800a17c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a17e:	683b      	ldr	r3, [r7, #0]
 800a180:	68fa      	ldr	r2, [r7, #12]
 800a182:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	689a      	ldr	r2, [r3, #8]
 800a188:	683b      	ldr	r3, [r7, #0]
 800a18a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	689b      	ldr	r3, [r3, #8]
 800a190:	683a      	ldr	r2, [r7, #0]
 800a192:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	683a      	ldr	r2, [r7, #0]
 800a198:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a19a:	683b      	ldr	r3, [r7, #0]
 800a19c:	687a      	ldr	r2, [r7, #4]
 800a19e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	1c5a      	adds	r2, r3, #1
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	601a      	str	r2, [r3, #0]
}
 800a1aa:	bf00      	nop
 800a1ac:	3714      	adds	r7, #20
 800a1ae:	46bd      	mov	sp, r7
 800a1b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1b4:	4770      	bx	lr

0800a1b6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a1b6:	b480      	push	{r7}
 800a1b8:	b085      	sub	sp, #20
 800a1ba:	af00      	add	r7, sp, #0
 800a1bc:	6078      	str	r0, [r7, #4]
 800a1be:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a1c0:	683b      	ldr	r3, [r7, #0]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a1c6:	68bb      	ldr	r3, [r7, #8]
 800a1c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1cc:	d103      	bne.n	800a1d6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	691b      	ldr	r3, [r3, #16]
 800a1d2:	60fb      	str	r3, [r7, #12]
 800a1d4:	e00c      	b.n	800a1f0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	3308      	adds	r3, #8
 800a1da:	60fb      	str	r3, [r7, #12]
 800a1dc:	e002      	b.n	800a1e4 <vListInsert+0x2e>
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	685b      	ldr	r3, [r3, #4]
 800a1e2:	60fb      	str	r3, [r7, #12]
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	685b      	ldr	r3, [r3, #4]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	68ba      	ldr	r2, [r7, #8]
 800a1ec:	429a      	cmp	r2, r3
 800a1ee:	d2f6      	bcs.n	800a1de <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	685a      	ldr	r2, [r3, #4]
 800a1f4:	683b      	ldr	r3, [r7, #0]
 800a1f6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a1f8:	683b      	ldr	r3, [r7, #0]
 800a1fa:	685b      	ldr	r3, [r3, #4]
 800a1fc:	683a      	ldr	r2, [r7, #0]
 800a1fe:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a200:	683b      	ldr	r3, [r7, #0]
 800a202:	68fa      	ldr	r2, [r7, #12]
 800a204:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	683a      	ldr	r2, [r7, #0]
 800a20a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a20c:	683b      	ldr	r3, [r7, #0]
 800a20e:	687a      	ldr	r2, [r7, #4]
 800a210:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	1c5a      	adds	r2, r3, #1
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	601a      	str	r2, [r3, #0]
}
 800a21c:	bf00      	nop
 800a21e:	3714      	adds	r7, #20
 800a220:	46bd      	mov	sp, r7
 800a222:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a226:	4770      	bx	lr

0800a228 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a228:	b480      	push	{r7}
 800a22a:	b085      	sub	sp, #20
 800a22c:	af00      	add	r7, sp, #0
 800a22e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	691b      	ldr	r3, [r3, #16]
 800a234:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	685b      	ldr	r3, [r3, #4]
 800a23a:	687a      	ldr	r2, [r7, #4]
 800a23c:	6892      	ldr	r2, [r2, #8]
 800a23e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	689b      	ldr	r3, [r3, #8]
 800a244:	687a      	ldr	r2, [r7, #4]
 800a246:	6852      	ldr	r2, [r2, #4]
 800a248:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	685b      	ldr	r3, [r3, #4]
 800a24e:	687a      	ldr	r2, [r7, #4]
 800a250:	429a      	cmp	r2, r3
 800a252:	d103      	bne.n	800a25c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	689a      	ldr	r2, [r3, #8]
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	2200      	movs	r2, #0
 800a260:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	1e5a      	subs	r2, r3, #1
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	681b      	ldr	r3, [r3, #0]
}
 800a270:	4618      	mov	r0, r3
 800a272:	3714      	adds	r7, #20
 800a274:	46bd      	mov	sp, r7
 800a276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a27a:	4770      	bx	lr

0800a27c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a27c:	b580      	push	{r7, lr}
 800a27e:	b084      	sub	sp, #16
 800a280:	af00      	add	r7, sp, #0
 800a282:	6078      	str	r0, [r7, #4]
 800a284:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	d10b      	bne.n	800a2a8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a290:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a294:	f383 8811 	msr	BASEPRI, r3
 800a298:	f3bf 8f6f 	isb	sy
 800a29c:	f3bf 8f4f 	dsb	sy
 800a2a0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a2a2:	bf00      	nop
 800a2a4:	bf00      	nop
 800a2a6:	e7fd      	b.n	800a2a4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800a2a8:	f002 fc56 	bl	800cb58 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	681a      	ldr	r2, [r3, #0]
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2b4:	68f9      	ldr	r1, [r7, #12]
 800a2b6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a2b8:	fb01 f303 	mul.w	r3, r1, r3
 800a2bc:	441a      	add	r2, r3
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	2200      	movs	r2, #0
 800a2c6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	681a      	ldr	r2, [r3, #0]
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	681a      	ldr	r2, [r3, #0]
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2d8:	3b01      	subs	r3, #1
 800a2da:	68f9      	ldr	r1, [r7, #12]
 800a2dc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a2de:	fb01 f303 	mul.w	r3, r1, r3
 800a2e2:	441a      	add	r2, r3
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	22ff      	movs	r2, #255	@ 0xff
 800a2ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	22ff      	movs	r2, #255	@ 0xff
 800a2f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800a2f8:	683b      	ldr	r3, [r7, #0]
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	d114      	bne.n	800a328 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	691b      	ldr	r3, [r3, #16]
 800a302:	2b00      	cmp	r3, #0
 800a304:	d01a      	beq.n	800a33c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	3310      	adds	r3, #16
 800a30a:	4618      	mov	r0, r3
 800a30c:	f001 fbe0 	bl	800bad0 <xTaskRemoveFromEventList>
 800a310:	4603      	mov	r3, r0
 800a312:	2b00      	cmp	r3, #0
 800a314:	d012      	beq.n	800a33c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a316:	4b0d      	ldr	r3, [pc, #52]	@ (800a34c <xQueueGenericReset+0xd0>)
 800a318:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a31c:	601a      	str	r2, [r3, #0]
 800a31e:	f3bf 8f4f 	dsb	sy
 800a322:	f3bf 8f6f 	isb	sy
 800a326:	e009      	b.n	800a33c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	3310      	adds	r3, #16
 800a32c:	4618      	mov	r0, r3
 800a32e:	f7ff fef1 	bl	800a114 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	3324      	adds	r3, #36	@ 0x24
 800a336:	4618      	mov	r0, r3
 800a338:	f7ff feec 	bl	800a114 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a33c:	f002 fc3e 	bl	800cbbc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a340:	2301      	movs	r3, #1
}
 800a342:	4618      	mov	r0, r3
 800a344:	3710      	adds	r7, #16
 800a346:	46bd      	mov	sp, r7
 800a348:	bd80      	pop	{r7, pc}
 800a34a:	bf00      	nop
 800a34c:	e000ed04 	.word	0xe000ed04

0800a350 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a350:	b580      	push	{r7, lr}
 800a352:	b08e      	sub	sp, #56	@ 0x38
 800a354:	af02      	add	r7, sp, #8
 800a356:	60f8      	str	r0, [r7, #12]
 800a358:	60b9      	str	r1, [r7, #8]
 800a35a:	607a      	str	r2, [r7, #4]
 800a35c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	2b00      	cmp	r3, #0
 800a362:	d10b      	bne.n	800a37c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800a364:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a368:	f383 8811 	msr	BASEPRI, r3
 800a36c:	f3bf 8f6f 	isb	sy
 800a370:	f3bf 8f4f 	dsb	sy
 800a374:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a376:	bf00      	nop
 800a378:	bf00      	nop
 800a37a:	e7fd      	b.n	800a378 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a37c:	683b      	ldr	r3, [r7, #0]
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d10b      	bne.n	800a39a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800a382:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a386:	f383 8811 	msr	BASEPRI, r3
 800a38a:	f3bf 8f6f 	isb	sy
 800a38e:	f3bf 8f4f 	dsb	sy
 800a392:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a394:	bf00      	nop
 800a396:	bf00      	nop
 800a398:	e7fd      	b.n	800a396 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d002      	beq.n	800a3a6 <xQueueGenericCreateStatic+0x56>
 800a3a0:	68bb      	ldr	r3, [r7, #8]
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d001      	beq.n	800a3aa <xQueueGenericCreateStatic+0x5a>
 800a3a6:	2301      	movs	r3, #1
 800a3a8:	e000      	b.n	800a3ac <xQueueGenericCreateStatic+0x5c>
 800a3aa:	2300      	movs	r3, #0
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d10b      	bne.n	800a3c8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800a3b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3b4:	f383 8811 	msr	BASEPRI, r3
 800a3b8:	f3bf 8f6f 	isb	sy
 800a3bc:	f3bf 8f4f 	dsb	sy
 800a3c0:	623b      	str	r3, [r7, #32]
}
 800a3c2:	bf00      	nop
 800a3c4:	bf00      	nop
 800a3c6:	e7fd      	b.n	800a3c4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d102      	bne.n	800a3d4 <xQueueGenericCreateStatic+0x84>
 800a3ce:	68bb      	ldr	r3, [r7, #8]
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d101      	bne.n	800a3d8 <xQueueGenericCreateStatic+0x88>
 800a3d4:	2301      	movs	r3, #1
 800a3d6:	e000      	b.n	800a3da <xQueueGenericCreateStatic+0x8a>
 800a3d8:	2300      	movs	r3, #0
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d10b      	bne.n	800a3f6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800a3de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3e2:	f383 8811 	msr	BASEPRI, r3
 800a3e6:	f3bf 8f6f 	isb	sy
 800a3ea:	f3bf 8f4f 	dsb	sy
 800a3ee:	61fb      	str	r3, [r7, #28]
}
 800a3f0:	bf00      	nop
 800a3f2:	bf00      	nop
 800a3f4:	e7fd      	b.n	800a3f2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a3f6:	2350      	movs	r3, #80	@ 0x50
 800a3f8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a3fa:	697b      	ldr	r3, [r7, #20]
 800a3fc:	2b50      	cmp	r3, #80	@ 0x50
 800a3fe:	d00b      	beq.n	800a418 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800a400:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a404:	f383 8811 	msr	BASEPRI, r3
 800a408:	f3bf 8f6f 	isb	sy
 800a40c:	f3bf 8f4f 	dsb	sy
 800a410:	61bb      	str	r3, [r7, #24]
}
 800a412:	bf00      	nop
 800a414:	bf00      	nop
 800a416:	e7fd      	b.n	800a414 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a418:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a41a:	683b      	ldr	r3, [r7, #0]
 800a41c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800a41e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a420:	2b00      	cmp	r3, #0
 800a422:	d00d      	beq.n	800a440 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a424:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a426:	2201      	movs	r2, #1
 800a428:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a42c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800a430:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a432:	9300      	str	r3, [sp, #0]
 800a434:	4613      	mov	r3, r2
 800a436:	687a      	ldr	r2, [r7, #4]
 800a438:	68b9      	ldr	r1, [r7, #8]
 800a43a:	68f8      	ldr	r0, [r7, #12]
 800a43c:	f000 f840 	bl	800a4c0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a440:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800a442:	4618      	mov	r0, r3
 800a444:	3730      	adds	r7, #48	@ 0x30
 800a446:	46bd      	mov	sp, r7
 800a448:	bd80      	pop	{r7, pc}

0800a44a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800a44a:	b580      	push	{r7, lr}
 800a44c:	b08a      	sub	sp, #40	@ 0x28
 800a44e:	af02      	add	r7, sp, #8
 800a450:	60f8      	str	r0, [r7, #12]
 800a452:	60b9      	str	r1, [r7, #8]
 800a454:	4613      	mov	r3, r2
 800a456:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d10b      	bne.n	800a476 <xQueueGenericCreate+0x2c>
	__asm volatile
 800a45e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a462:	f383 8811 	msr	BASEPRI, r3
 800a466:	f3bf 8f6f 	isb	sy
 800a46a:	f3bf 8f4f 	dsb	sy
 800a46e:	613b      	str	r3, [r7, #16]
}
 800a470:	bf00      	nop
 800a472:	bf00      	nop
 800a474:	e7fd      	b.n	800a472 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	68ba      	ldr	r2, [r7, #8]
 800a47a:	fb02 f303 	mul.w	r3, r2, r3
 800a47e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800a480:	69fb      	ldr	r3, [r7, #28]
 800a482:	3350      	adds	r3, #80	@ 0x50
 800a484:	4618      	mov	r0, r3
 800a486:	f002 fc89 	bl	800cd9c <pvPortMalloc>
 800a48a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800a48c:	69bb      	ldr	r3, [r7, #24]
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d011      	beq.n	800a4b6 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800a492:	69bb      	ldr	r3, [r7, #24]
 800a494:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a496:	697b      	ldr	r3, [r7, #20]
 800a498:	3350      	adds	r3, #80	@ 0x50
 800a49a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800a49c:	69bb      	ldr	r3, [r7, #24]
 800a49e:	2200      	movs	r2, #0
 800a4a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a4a4:	79fa      	ldrb	r2, [r7, #7]
 800a4a6:	69bb      	ldr	r3, [r7, #24]
 800a4a8:	9300      	str	r3, [sp, #0]
 800a4aa:	4613      	mov	r3, r2
 800a4ac:	697a      	ldr	r2, [r7, #20]
 800a4ae:	68b9      	ldr	r1, [r7, #8]
 800a4b0:	68f8      	ldr	r0, [r7, #12]
 800a4b2:	f000 f805 	bl	800a4c0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a4b6:	69bb      	ldr	r3, [r7, #24]
	}
 800a4b8:	4618      	mov	r0, r3
 800a4ba:	3720      	adds	r7, #32
 800a4bc:	46bd      	mov	sp, r7
 800a4be:	bd80      	pop	{r7, pc}

0800a4c0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a4c0:	b580      	push	{r7, lr}
 800a4c2:	b084      	sub	sp, #16
 800a4c4:	af00      	add	r7, sp, #0
 800a4c6:	60f8      	str	r0, [r7, #12]
 800a4c8:	60b9      	str	r1, [r7, #8]
 800a4ca:	607a      	str	r2, [r7, #4]
 800a4cc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a4ce:	68bb      	ldr	r3, [r7, #8]
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d103      	bne.n	800a4dc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a4d4:	69bb      	ldr	r3, [r7, #24]
 800a4d6:	69ba      	ldr	r2, [r7, #24]
 800a4d8:	601a      	str	r2, [r3, #0]
 800a4da:	e002      	b.n	800a4e2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a4dc:	69bb      	ldr	r3, [r7, #24]
 800a4de:	687a      	ldr	r2, [r7, #4]
 800a4e0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a4e2:	69bb      	ldr	r3, [r7, #24]
 800a4e4:	68fa      	ldr	r2, [r7, #12]
 800a4e6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a4e8:	69bb      	ldr	r3, [r7, #24]
 800a4ea:	68ba      	ldr	r2, [r7, #8]
 800a4ec:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a4ee:	2101      	movs	r1, #1
 800a4f0:	69b8      	ldr	r0, [r7, #24]
 800a4f2:	f7ff fec3 	bl	800a27c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800a4f6:	69bb      	ldr	r3, [r7, #24]
 800a4f8:	78fa      	ldrb	r2, [r7, #3]
 800a4fa:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a4fe:	bf00      	nop
 800a500:	3710      	adds	r7, #16
 800a502:	46bd      	mov	sp, r7
 800a504:	bd80      	pop	{r7, pc}

0800a506 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800a506:	b580      	push	{r7, lr}
 800a508:	b082      	sub	sp, #8
 800a50a:	af00      	add	r7, sp, #0
 800a50c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	2b00      	cmp	r3, #0
 800a512:	d00e      	beq.n	800a532 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	2200      	movs	r2, #0
 800a518:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	2200      	movs	r2, #0
 800a51e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	2200      	movs	r2, #0
 800a524:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800a526:	2300      	movs	r3, #0
 800a528:	2200      	movs	r2, #0
 800a52a:	2100      	movs	r1, #0
 800a52c:	6878      	ldr	r0, [r7, #4]
 800a52e:	f000 f8a3 	bl	800a678 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800a532:	bf00      	nop
 800a534:	3708      	adds	r7, #8
 800a536:	46bd      	mov	sp, r7
 800a538:	bd80      	pop	{r7, pc}

0800a53a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800a53a:	b580      	push	{r7, lr}
 800a53c:	b086      	sub	sp, #24
 800a53e:	af00      	add	r7, sp, #0
 800a540:	4603      	mov	r3, r0
 800a542:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800a544:	2301      	movs	r3, #1
 800a546:	617b      	str	r3, [r7, #20]
 800a548:	2300      	movs	r3, #0
 800a54a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800a54c:	79fb      	ldrb	r3, [r7, #7]
 800a54e:	461a      	mov	r2, r3
 800a550:	6939      	ldr	r1, [r7, #16]
 800a552:	6978      	ldr	r0, [r7, #20]
 800a554:	f7ff ff79 	bl	800a44a <xQueueGenericCreate>
 800a558:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800a55a:	68f8      	ldr	r0, [r7, #12]
 800a55c:	f7ff ffd3 	bl	800a506 <prvInitialiseMutex>

		return xNewQueue;
 800a560:	68fb      	ldr	r3, [r7, #12]
	}
 800a562:	4618      	mov	r0, r3
 800a564:	3718      	adds	r7, #24
 800a566:	46bd      	mov	sp, r7
 800a568:	bd80      	pop	{r7, pc}

0800a56a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800a56a:	b580      	push	{r7, lr}
 800a56c:	b088      	sub	sp, #32
 800a56e:	af02      	add	r7, sp, #8
 800a570:	4603      	mov	r3, r0
 800a572:	6039      	str	r1, [r7, #0]
 800a574:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800a576:	2301      	movs	r3, #1
 800a578:	617b      	str	r3, [r7, #20]
 800a57a:	2300      	movs	r3, #0
 800a57c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800a57e:	79fb      	ldrb	r3, [r7, #7]
 800a580:	9300      	str	r3, [sp, #0]
 800a582:	683b      	ldr	r3, [r7, #0]
 800a584:	2200      	movs	r2, #0
 800a586:	6939      	ldr	r1, [r7, #16]
 800a588:	6978      	ldr	r0, [r7, #20]
 800a58a:	f7ff fee1 	bl	800a350 <xQueueGenericCreateStatic>
 800a58e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800a590:	68f8      	ldr	r0, [r7, #12]
 800a592:	f7ff ffb8 	bl	800a506 <prvInitialiseMutex>

		return xNewQueue;
 800a596:	68fb      	ldr	r3, [r7, #12]
	}
 800a598:	4618      	mov	r0, r3
 800a59a:	3718      	adds	r7, #24
 800a59c:	46bd      	mov	sp, r7
 800a59e:	bd80      	pop	{r7, pc}

0800a5a0 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800a5a0:	b590      	push	{r4, r7, lr}
 800a5a2:	b087      	sub	sp, #28
 800a5a4:	af00      	add	r7, sp, #0
 800a5a6:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800a5ac:	693b      	ldr	r3, [r7, #16]
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d10b      	bne.n	800a5ca <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 800a5b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5b6:	f383 8811 	msr	BASEPRI, r3
 800a5ba:	f3bf 8f6f 	isb	sy
 800a5be:	f3bf 8f4f 	dsb	sy
 800a5c2:	60fb      	str	r3, [r7, #12]
}
 800a5c4:	bf00      	nop
 800a5c6:	bf00      	nop
 800a5c8:	e7fd      	b.n	800a5c6 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800a5ca:	693b      	ldr	r3, [r7, #16]
 800a5cc:	689c      	ldr	r4, [r3, #8]
 800a5ce:	f001 fc45 	bl	800be5c <xTaskGetCurrentTaskHandle>
 800a5d2:	4603      	mov	r3, r0
 800a5d4:	429c      	cmp	r4, r3
 800a5d6:	d111      	bne.n	800a5fc <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800a5d8:	693b      	ldr	r3, [r7, #16]
 800a5da:	68db      	ldr	r3, [r3, #12]
 800a5dc:	1e5a      	subs	r2, r3, #1
 800a5de:	693b      	ldr	r3, [r7, #16]
 800a5e0:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800a5e2:	693b      	ldr	r3, [r7, #16]
 800a5e4:	68db      	ldr	r3, [r3, #12]
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d105      	bne.n	800a5f6 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800a5ea:	2300      	movs	r3, #0
 800a5ec:	2200      	movs	r2, #0
 800a5ee:	2100      	movs	r1, #0
 800a5f0:	6938      	ldr	r0, [r7, #16]
 800a5f2:	f000 f841 	bl	800a678 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800a5f6:	2301      	movs	r3, #1
 800a5f8:	617b      	str	r3, [r7, #20]
 800a5fa:	e001      	b.n	800a600 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800a5fc:	2300      	movs	r3, #0
 800a5fe:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800a600:	697b      	ldr	r3, [r7, #20]
	}
 800a602:	4618      	mov	r0, r3
 800a604:	371c      	adds	r7, #28
 800a606:	46bd      	mov	sp, r7
 800a608:	bd90      	pop	{r4, r7, pc}

0800a60a <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800a60a:	b590      	push	{r4, r7, lr}
 800a60c:	b087      	sub	sp, #28
 800a60e:	af00      	add	r7, sp, #0
 800a610:	6078      	str	r0, [r7, #4]
 800a612:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800a618:	693b      	ldr	r3, [r7, #16]
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d10b      	bne.n	800a636 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 800a61e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a622:	f383 8811 	msr	BASEPRI, r3
 800a626:	f3bf 8f6f 	isb	sy
 800a62a:	f3bf 8f4f 	dsb	sy
 800a62e:	60fb      	str	r3, [r7, #12]
}
 800a630:	bf00      	nop
 800a632:	bf00      	nop
 800a634:	e7fd      	b.n	800a632 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800a636:	693b      	ldr	r3, [r7, #16]
 800a638:	689c      	ldr	r4, [r3, #8]
 800a63a:	f001 fc0f 	bl	800be5c <xTaskGetCurrentTaskHandle>
 800a63e:	4603      	mov	r3, r0
 800a640:	429c      	cmp	r4, r3
 800a642:	d107      	bne.n	800a654 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800a644:	693b      	ldr	r3, [r7, #16]
 800a646:	68db      	ldr	r3, [r3, #12]
 800a648:	1c5a      	adds	r2, r3, #1
 800a64a:	693b      	ldr	r3, [r7, #16]
 800a64c:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800a64e:	2301      	movs	r3, #1
 800a650:	617b      	str	r3, [r7, #20]
 800a652:	e00c      	b.n	800a66e <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800a654:	6839      	ldr	r1, [r7, #0]
 800a656:	6938      	ldr	r0, [r7, #16]
 800a658:	f000 fa90 	bl	800ab7c <xQueueSemaphoreTake>
 800a65c:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800a65e:	697b      	ldr	r3, [r7, #20]
 800a660:	2b00      	cmp	r3, #0
 800a662:	d004      	beq.n	800a66e <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800a664:	693b      	ldr	r3, [r7, #16]
 800a666:	68db      	ldr	r3, [r3, #12]
 800a668:	1c5a      	adds	r2, r3, #1
 800a66a:	693b      	ldr	r3, [r7, #16]
 800a66c:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800a66e:	697b      	ldr	r3, [r7, #20]
	}
 800a670:	4618      	mov	r0, r3
 800a672:	371c      	adds	r7, #28
 800a674:	46bd      	mov	sp, r7
 800a676:	bd90      	pop	{r4, r7, pc}

0800a678 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a678:	b580      	push	{r7, lr}
 800a67a:	b08e      	sub	sp, #56	@ 0x38
 800a67c:	af00      	add	r7, sp, #0
 800a67e:	60f8      	str	r0, [r7, #12]
 800a680:	60b9      	str	r1, [r7, #8]
 800a682:	607a      	str	r2, [r7, #4]
 800a684:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a686:	2300      	movs	r3, #0
 800a688:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800a68e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a690:	2b00      	cmp	r3, #0
 800a692:	d10b      	bne.n	800a6ac <xQueueGenericSend+0x34>
	__asm volatile
 800a694:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a698:	f383 8811 	msr	BASEPRI, r3
 800a69c:	f3bf 8f6f 	isb	sy
 800a6a0:	f3bf 8f4f 	dsb	sy
 800a6a4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a6a6:	bf00      	nop
 800a6a8:	bf00      	nop
 800a6aa:	e7fd      	b.n	800a6a8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a6ac:	68bb      	ldr	r3, [r7, #8]
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d103      	bne.n	800a6ba <xQueueGenericSend+0x42>
 800a6b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d101      	bne.n	800a6be <xQueueGenericSend+0x46>
 800a6ba:	2301      	movs	r3, #1
 800a6bc:	e000      	b.n	800a6c0 <xQueueGenericSend+0x48>
 800a6be:	2300      	movs	r3, #0
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d10b      	bne.n	800a6dc <xQueueGenericSend+0x64>
	__asm volatile
 800a6c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6c8:	f383 8811 	msr	BASEPRI, r3
 800a6cc:	f3bf 8f6f 	isb	sy
 800a6d0:	f3bf 8f4f 	dsb	sy
 800a6d4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a6d6:	bf00      	nop
 800a6d8:	bf00      	nop
 800a6da:	e7fd      	b.n	800a6d8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a6dc:	683b      	ldr	r3, [r7, #0]
 800a6de:	2b02      	cmp	r3, #2
 800a6e0:	d103      	bne.n	800a6ea <xQueueGenericSend+0x72>
 800a6e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a6e6:	2b01      	cmp	r3, #1
 800a6e8:	d101      	bne.n	800a6ee <xQueueGenericSend+0x76>
 800a6ea:	2301      	movs	r3, #1
 800a6ec:	e000      	b.n	800a6f0 <xQueueGenericSend+0x78>
 800a6ee:	2300      	movs	r3, #0
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d10b      	bne.n	800a70c <xQueueGenericSend+0x94>
	__asm volatile
 800a6f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6f8:	f383 8811 	msr	BASEPRI, r3
 800a6fc:	f3bf 8f6f 	isb	sy
 800a700:	f3bf 8f4f 	dsb	sy
 800a704:	623b      	str	r3, [r7, #32]
}
 800a706:	bf00      	nop
 800a708:	bf00      	nop
 800a70a:	e7fd      	b.n	800a708 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a70c:	f001 fbb6 	bl	800be7c <xTaskGetSchedulerState>
 800a710:	4603      	mov	r3, r0
 800a712:	2b00      	cmp	r3, #0
 800a714:	d102      	bne.n	800a71c <xQueueGenericSend+0xa4>
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d101      	bne.n	800a720 <xQueueGenericSend+0xa8>
 800a71c:	2301      	movs	r3, #1
 800a71e:	e000      	b.n	800a722 <xQueueGenericSend+0xaa>
 800a720:	2300      	movs	r3, #0
 800a722:	2b00      	cmp	r3, #0
 800a724:	d10b      	bne.n	800a73e <xQueueGenericSend+0xc6>
	__asm volatile
 800a726:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a72a:	f383 8811 	msr	BASEPRI, r3
 800a72e:	f3bf 8f6f 	isb	sy
 800a732:	f3bf 8f4f 	dsb	sy
 800a736:	61fb      	str	r3, [r7, #28]
}
 800a738:	bf00      	nop
 800a73a:	bf00      	nop
 800a73c:	e7fd      	b.n	800a73a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a73e:	f002 fa0b 	bl	800cb58 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a742:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a744:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a748:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a74a:	429a      	cmp	r2, r3
 800a74c:	d302      	bcc.n	800a754 <xQueueGenericSend+0xdc>
 800a74e:	683b      	ldr	r3, [r7, #0]
 800a750:	2b02      	cmp	r3, #2
 800a752:	d129      	bne.n	800a7a8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a754:	683a      	ldr	r2, [r7, #0]
 800a756:	68b9      	ldr	r1, [r7, #8]
 800a758:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a75a:	f000 fbb9 	bl	800aed0 <prvCopyDataToQueue>
 800a75e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a760:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a762:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a764:	2b00      	cmp	r3, #0
 800a766:	d010      	beq.n	800a78a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a768:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a76a:	3324      	adds	r3, #36	@ 0x24
 800a76c:	4618      	mov	r0, r3
 800a76e:	f001 f9af 	bl	800bad0 <xTaskRemoveFromEventList>
 800a772:	4603      	mov	r3, r0
 800a774:	2b00      	cmp	r3, #0
 800a776:	d013      	beq.n	800a7a0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a778:	4b3f      	ldr	r3, [pc, #252]	@ (800a878 <xQueueGenericSend+0x200>)
 800a77a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a77e:	601a      	str	r2, [r3, #0]
 800a780:	f3bf 8f4f 	dsb	sy
 800a784:	f3bf 8f6f 	isb	sy
 800a788:	e00a      	b.n	800a7a0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a78a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d007      	beq.n	800a7a0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a790:	4b39      	ldr	r3, [pc, #228]	@ (800a878 <xQueueGenericSend+0x200>)
 800a792:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a796:	601a      	str	r2, [r3, #0]
 800a798:	f3bf 8f4f 	dsb	sy
 800a79c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a7a0:	f002 fa0c 	bl	800cbbc <vPortExitCritical>
				return pdPASS;
 800a7a4:	2301      	movs	r3, #1
 800a7a6:	e063      	b.n	800a870 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d103      	bne.n	800a7b6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a7ae:	f002 fa05 	bl	800cbbc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a7b2:	2300      	movs	r3, #0
 800a7b4:	e05c      	b.n	800a870 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a7b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d106      	bne.n	800a7ca <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a7bc:	f107 0314 	add.w	r3, r7, #20
 800a7c0:	4618      	mov	r0, r3
 800a7c2:	f001 f9e9 	bl	800bb98 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a7c6:	2301      	movs	r3, #1
 800a7c8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a7ca:	f002 f9f7 	bl	800cbbc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a7ce:	f000 ff51 	bl	800b674 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a7d2:	f002 f9c1 	bl	800cb58 <vPortEnterCritical>
 800a7d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7d8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a7dc:	b25b      	sxtb	r3, r3
 800a7de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a7e2:	d103      	bne.n	800a7ec <xQueueGenericSend+0x174>
 800a7e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7e6:	2200      	movs	r2, #0
 800a7e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a7ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7ee:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a7f2:	b25b      	sxtb	r3, r3
 800a7f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a7f8:	d103      	bne.n	800a802 <xQueueGenericSend+0x18a>
 800a7fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7fc:	2200      	movs	r2, #0
 800a7fe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a802:	f002 f9db 	bl	800cbbc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a806:	1d3a      	adds	r2, r7, #4
 800a808:	f107 0314 	add.w	r3, r7, #20
 800a80c:	4611      	mov	r1, r2
 800a80e:	4618      	mov	r0, r3
 800a810:	f001 f9d8 	bl	800bbc4 <xTaskCheckForTimeOut>
 800a814:	4603      	mov	r3, r0
 800a816:	2b00      	cmp	r3, #0
 800a818:	d124      	bne.n	800a864 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a81a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a81c:	f000 fc50 	bl	800b0c0 <prvIsQueueFull>
 800a820:	4603      	mov	r3, r0
 800a822:	2b00      	cmp	r3, #0
 800a824:	d018      	beq.n	800a858 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a826:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a828:	3310      	adds	r3, #16
 800a82a:	687a      	ldr	r2, [r7, #4]
 800a82c:	4611      	mov	r1, r2
 800a82e:	4618      	mov	r0, r3
 800a830:	f001 f8fc 	bl	800ba2c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a834:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a836:	f000 fbdb 	bl	800aff0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a83a:	f000 ff29 	bl	800b690 <xTaskResumeAll>
 800a83e:	4603      	mov	r3, r0
 800a840:	2b00      	cmp	r3, #0
 800a842:	f47f af7c 	bne.w	800a73e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800a846:	4b0c      	ldr	r3, [pc, #48]	@ (800a878 <xQueueGenericSend+0x200>)
 800a848:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a84c:	601a      	str	r2, [r3, #0]
 800a84e:	f3bf 8f4f 	dsb	sy
 800a852:	f3bf 8f6f 	isb	sy
 800a856:	e772      	b.n	800a73e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a858:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a85a:	f000 fbc9 	bl	800aff0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a85e:	f000 ff17 	bl	800b690 <xTaskResumeAll>
 800a862:	e76c      	b.n	800a73e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a864:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a866:	f000 fbc3 	bl	800aff0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a86a:	f000 ff11 	bl	800b690 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a86e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a870:	4618      	mov	r0, r3
 800a872:	3738      	adds	r7, #56	@ 0x38
 800a874:	46bd      	mov	sp, r7
 800a876:	bd80      	pop	{r7, pc}
 800a878:	e000ed04 	.word	0xe000ed04

0800a87c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a87c:	b580      	push	{r7, lr}
 800a87e:	b090      	sub	sp, #64	@ 0x40
 800a880:	af00      	add	r7, sp, #0
 800a882:	60f8      	str	r0, [r7, #12]
 800a884:	60b9      	str	r1, [r7, #8]
 800a886:	607a      	str	r2, [r7, #4]
 800a888:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800a88e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a890:	2b00      	cmp	r3, #0
 800a892:	d10b      	bne.n	800a8ac <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800a894:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a898:	f383 8811 	msr	BASEPRI, r3
 800a89c:	f3bf 8f6f 	isb	sy
 800a8a0:	f3bf 8f4f 	dsb	sy
 800a8a4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a8a6:	bf00      	nop
 800a8a8:	bf00      	nop
 800a8aa:	e7fd      	b.n	800a8a8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a8ac:	68bb      	ldr	r3, [r7, #8]
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d103      	bne.n	800a8ba <xQueueGenericSendFromISR+0x3e>
 800a8b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d101      	bne.n	800a8be <xQueueGenericSendFromISR+0x42>
 800a8ba:	2301      	movs	r3, #1
 800a8bc:	e000      	b.n	800a8c0 <xQueueGenericSendFromISR+0x44>
 800a8be:	2300      	movs	r3, #0
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d10b      	bne.n	800a8dc <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800a8c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8c8:	f383 8811 	msr	BASEPRI, r3
 800a8cc:	f3bf 8f6f 	isb	sy
 800a8d0:	f3bf 8f4f 	dsb	sy
 800a8d4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a8d6:	bf00      	nop
 800a8d8:	bf00      	nop
 800a8da:	e7fd      	b.n	800a8d8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a8dc:	683b      	ldr	r3, [r7, #0]
 800a8de:	2b02      	cmp	r3, #2
 800a8e0:	d103      	bne.n	800a8ea <xQueueGenericSendFromISR+0x6e>
 800a8e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a8e6:	2b01      	cmp	r3, #1
 800a8e8:	d101      	bne.n	800a8ee <xQueueGenericSendFromISR+0x72>
 800a8ea:	2301      	movs	r3, #1
 800a8ec:	e000      	b.n	800a8f0 <xQueueGenericSendFromISR+0x74>
 800a8ee:	2300      	movs	r3, #0
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d10b      	bne.n	800a90c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800a8f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8f8:	f383 8811 	msr	BASEPRI, r3
 800a8fc:	f3bf 8f6f 	isb	sy
 800a900:	f3bf 8f4f 	dsb	sy
 800a904:	623b      	str	r3, [r7, #32]
}
 800a906:	bf00      	nop
 800a908:	bf00      	nop
 800a90a:	e7fd      	b.n	800a908 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a90c:	f002 fa04 	bl	800cd18 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a910:	f3ef 8211 	mrs	r2, BASEPRI
 800a914:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a918:	f383 8811 	msr	BASEPRI, r3
 800a91c:	f3bf 8f6f 	isb	sy
 800a920:	f3bf 8f4f 	dsb	sy
 800a924:	61fa      	str	r2, [r7, #28]
 800a926:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a928:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a92a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a92c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a92e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a930:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a932:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a934:	429a      	cmp	r2, r3
 800a936:	d302      	bcc.n	800a93e <xQueueGenericSendFromISR+0xc2>
 800a938:	683b      	ldr	r3, [r7, #0]
 800a93a:	2b02      	cmp	r3, #2
 800a93c:	d12f      	bne.n	800a99e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a93e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a940:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a944:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a948:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a94a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a94c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a94e:	683a      	ldr	r2, [r7, #0]
 800a950:	68b9      	ldr	r1, [r7, #8]
 800a952:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a954:	f000 fabc 	bl	800aed0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a958:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800a95c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a960:	d112      	bne.n	800a988 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a962:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a964:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a966:	2b00      	cmp	r3, #0
 800a968:	d016      	beq.n	800a998 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a96a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a96c:	3324      	adds	r3, #36	@ 0x24
 800a96e:	4618      	mov	r0, r3
 800a970:	f001 f8ae 	bl	800bad0 <xTaskRemoveFromEventList>
 800a974:	4603      	mov	r3, r0
 800a976:	2b00      	cmp	r3, #0
 800a978:	d00e      	beq.n	800a998 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d00b      	beq.n	800a998 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	2201      	movs	r2, #1
 800a984:	601a      	str	r2, [r3, #0]
 800a986:	e007      	b.n	800a998 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a988:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a98c:	3301      	adds	r3, #1
 800a98e:	b2db      	uxtb	r3, r3
 800a990:	b25a      	sxtb	r2, r3
 800a992:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a994:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800a998:	2301      	movs	r3, #1
 800a99a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800a99c:	e001      	b.n	800a9a2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a99e:	2300      	movs	r3, #0
 800a9a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a9a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9a4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a9a6:	697b      	ldr	r3, [r7, #20]
 800a9a8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a9ac:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a9ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800a9b0:	4618      	mov	r0, r3
 800a9b2:	3740      	adds	r7, #64	@ 0x40
 800a9b4:	46bd      	mov	sp, r7
 800a9b6:	bd80      	pop	{r7, pc}

0800a9b8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a9b8:	b580      	push	{r7, lr}
 800a9ba:	b08c      	sub	sp, #48	@ 0x30
 800a9bc:	af00      	add	r7, sp, #0
 800a9be:	60f8      	str	r0, [r7, #12]
 800a9c0:	60b9      	str	r1, [r7, #8]
 800a9c2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a9c4:	2300      	movs	r3, #0
 800a9c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a9cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	d10b      	bne.n	800a9ea <xQueueReceive+0x32>
	__asm volatile
 800a9d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9d6:	f383 8811 	msr	BASEPRI, r3
 800a9da:	f3bf 8f6f 	isb	sy
 800a9de:	f3bf 8f4f 	dsb	sy
 800a9e2:	623b      	str	r3, [r7, #32]
}
 800a9e4:	bf00      	nop
 800a9e6:	bf00      	nop
 800a9e8:	e7fd      	b.n	800a9e6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a9ea:	68bb      	ldr	r3, [r7, #8]
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	d103      	bne.n	800a9f8 <xQueueReceive+0x40>
 800a9f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d101      	bne.n	800a9fc <xQueueReceive+0x44>
 800a9f8:	2301      	movs	r3, #1
 800a9fa:	e000      	b.n	800a9fe <xQueueReceive+0x46>
 800a9fc:	2300      	movs	r3, #0
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d10b      	bne.n	800aa1a <xQueueReceive+0x62>
	__asm volatile
 800aa02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa06:	f383 8811 	msr	BASEPRI, r3
 800aa0a:	f3bf 8f6f 	isb	sy
 800aa0e:	f3bf 8f4f 	dsb	sy
 800aa12:	61fb      	str	r3, [r7, #28]
}
 800aa14:	bf00      	nop
 800aa16:	bf00      	nop
 800aa18:	e7fd      	b.n	800aa16 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800aa1a:	f001 fa2f 	bl	800be7c <xTaskGetSchedulerState>
 800aa1e:	4603      	mov	r3, r0
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	d102      	bne.n	800aa2a <xQueueReceive+0x72>
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d101      	bne.n	800aa2e <xQueueReceive+0x76>
 800aa2a:	2301      	movs	r3, #1
 800aa2c:	e000      	b.n	800aa30 <xQueueReceive+0x78>
 800aa2e:	2300      	movs	r3, #0
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	d10b      	bne.n	800aa4c <xQueueReceive+0x94>
	__asm volatile
 800aa34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa38:	f383 8811 	msr	BASEPRI, r3
 800aa3c:	f3bf 8f6f 	isb	sy
 800aa40:	f3bf 8f4f 	dsb	sy
 800aa44:	61bb      	str	r3, [r7, #24]
}
 800aa46:	bf00      	nop
 800aa48:	bf00      	nop
 800aa4a:	e7fd      	b.n	800aa48 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800aa4c:	f002 f884 	bl	800cb58 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800aa50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa54:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800aa56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d01f      	beq.n	800aa9c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800aa5c:	68b9      	ldr	r1, [r7, #8]
 800aa5e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800aa60:	f000 faa0 	bl	800afa4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800aa64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa66:	1e5a      	subs	r2, r3, #1
 800aa68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa6a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800aa6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa6e:	691b      	ldr	r3, [r3, #16]
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d00f      	beq.n	800aa94 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800aa74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa76:	3310      	adds	r3, #16
 800aa78:	4618      	mov	r0, r3
 800aa7a:	f001 f829 	bl	800bad0 <xTaskRemoveFromEventList>
 800aa7e:	4603      	mov	r3, r0
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d007      	beq.n	800aa94 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800aa84:	4b3c      	ldr	r3, [pc, #240]	@ (800ab78 <xQueueReceive+0x1c0>)
 800aa86:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aa8a:	601a      	str	r2, [r3, #0]
 800aa8c:	f3bf 8f4f 	dsb	sy
 800aa90:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800aa94:	f002 f892 	bl	800cbbc <vPortExitCritical>
				return pdPASS;
 800aa98:	2301      	movs	r3, #1
 800aa9a:	e069      	b.n	800ab70 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	d103      	bne.n	800aaaa <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800aaa2:	f002 f88b 	bl	800cbbc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800aaa6:	2300      	movs	r3, #0
 800aaa8:	e062      	b.n	800ab70 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800aaaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d106      	bne.n	800aabe <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800aab0:	f107 0310 	add.w	r3, r7, #16
 800aab4:	4618      	mov	r0, r3
 800aab6:	f001 f86f 	bl	800bb98 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800aaba:	2301      	movs	r3, #1
 800aabc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800aabe:	f002 f87d 	bl	800cbbc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800aac2:	f000 fdd7 	bl	800b674 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800aac6:	f002 f847 	bl	800cb58 <vPortEnterCritical>
 800aaca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aacc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800aad0:	b25b      	sxtb	r3, r3
 800aad2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aad6:	d103      	bne.n	800aae0 <xQueueReceive+0x128>
 800aad8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aada:	2200      	movs	r2, #0
 800aadc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800aae0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aae2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800aae6:	b25b      	sxtb	r3, r3
 800aae8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aaec:	d103      	bne.n	800aaf6 <xQueueReceive+0x13e>
 800aaee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aaf0:	2200      	movs	r2, #0
 800aaf2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800aaf6:	f002 f861 	bl	800cbbc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800aafa:	1d3a      	adds	r2, r7, #4
 800aafc:	f107 0310 	add.w	r3, r7, #16
 800ab00:	4611      	mov	r1, r2
 800ab02:	4618      	mov	r0, r3
 800ab04:	f001 f85e 	bl	800bbc4 <xTaskCheckForTimeOut>
 800ab08:	4603      	mov	r3, r0
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d123      	bne.n	800ab56 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ab0e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ab10:	f000 fac0 	bl	800b094 <prvIsQueueEmpty>
 800ab14:	4603      	mov	r3, r0
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d017      	beq.n	800ab4a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ab1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab1c:	3324      	adds	r3, #36	@ 0x24
 800ab1e:	687a      	ldr	r2, [r7, #4]
 800ab20:	4611      	mov	r1, r2
 800ab22:	4618      	mov	r0, r3
 800ab24:	f000 ff82 	bl	800ba2c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ab28:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ab2a:	f000 fa61 	bl	800aff0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ab2e:	f000 fdaf 	bl	800b690 <xTaskResumeAll>
 800ab32:	4603      	mov	r3, r0
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	d189      	bne.n	800aa4c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800ab38:	4b0f      	ldr	r3, [pc, #60]	@ (800ab78 <xQueueReceive+0x1c0>)
 800ab3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ab3e:	601a      	str	r2, [r3, #0]
 800ab40:	f3bf 8f4f 	dsb	sy
 800ab44:	f3bf 8f6f 	isb	sy
 800ab48:	e780      	b.n	800aa4c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800ab4a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ab4c:	f000 fa50 	bl	800aff0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ab50:	f000 fd9e 	bl	800b690 <xTaskResumeAll>
 800ab54:	e77a      	b.n	800aa4c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800ab56:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ab58:	f000 fa4a 	bl	800aff0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ab5c:	f000 fd98 	bl	800b690 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ab60:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ab62:	f000 fa97 	bl	800b094 <prvIsQueueEmpty>
 800ab66:	4603      	mov	r3, r0
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	f43f af6f 	beq.w	800aa4c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ab6e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ab70:	4618      	mov	r0, r3
 800ab72:	3730      	adds	r7, #48	@ 0x30
 800ab74:	46bd      	mov	sp, r7
 800ab76:	bd80      	pop	{r7, pc}
 800ab78:	e000ed04 	.word	0xe000ed04

0800ab7c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800ab7c:	b580      	push	{r7, lr}
 800ab7e:	b08e      	sub	sp, #56	@ 0x38
 800ab80:	af00      	add	r7, sp, #0
 800ab82:	6078      	str	r0, [r7, #4]
 800ab84:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800ab86:	2300      	movs	r3, #0
 800ab88:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800ab8e:	2300      	movs	r3, #0
 800ab90:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800ab92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d10b      	bne.n	800abb0 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800ab98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab9c:	f383 8811 	msr	BASEPRI, r3
 800aba0:	f3bf 8f6f 	isb	sy
 800aba4:	f3bf 8f4f 	dsb	sy
 800aba8:	623b      	str	r3, [r7, #32]
}
 800abaa:	bf00      	nop
 800abac:	bf00      	nop
 800abae:	e7fd      	b.n	800abac <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800abb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800abb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d00b      	beq.n	800abd0 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800abb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abbc:	f383 8811 	msr	BASEPRI, r3
 800abc0:	f3bf 8f6f 	isb	sy
 800abc4:	f3bf 8f4f 	dsb	sy
 800abc8:	61fb      	str	r3, [r7, #28]
}
 800abca:	bf00      	nop
 800abcc:	bf00      	nop
 800abce:	e7fd      	b.n	800abcc <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800abd0:	f001 f954 	bl	800be7c <xTaskGetSchedulerState>
 800abd4:	4603      	mov	r3, r0
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d102      	bne.n	800abe0 <xQueueSemaphoreTake+0x64>
 800abda:	683b      	ldr	r3, [r7, #0]
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d101      	bne.n	800abe4 <xQueueSemaphoreTake+0x68>
 800abe0:	2301      	movs	r3, #1
 800abe2:	e000      	b.n	800abe6 <xQueueSemaphoreTake+0x6a>
 800abe4:	2300      	movs	r3, #0
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d10b      	bne.n	800ac02 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800abea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abee:	f383 8811 	msr	BASEPRI, r3
 800abf2:	f3bf 8f6f 	isb	sy
 800abf6:	f3bf 8f4f 	dsb	sy
 800abfa:	61bb      	str	r3, [r7, #24]
}
 800abfc:	bf00      	nop
 800abfe:	bf00      	nop
 800ac00:	e7fd      	b.n	800abfe <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ac02:	f001 ffa9 	bl	800cb58 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800ac06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac0a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800ac0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	d024      	beq.n	800ac5c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800ac12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac14:	1e5a      	subs	r2, r3, #1
 800ac16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac18:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ac1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d104      	bne.n	800ac2c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800ac22:	f001 faa5 	bl	800c170 <pvTaskIncrementMutexHeldCount>
 800ac26:	4602      	mov	r2, r0
 800ac28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac2a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ac2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac2e:	691b      	ldr	r3, [r3, #16]
 800ac30:	2b00      	cmp	r3, #0
 800ac32:	d00f      	beq.n	800ac54 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ac34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac36:	3310      	adds	r3, #16
 800ac38:	4618      	mov	r0, r3
 800ac3a:	f000 ff49 	bl	800bad0 <xTaskRemoveFromEventList>
 800ac3e:	4603      	mov	r3, r0
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d007      	beq.n	800ac54 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800ac44:	4b54      	ldr	r3, [pc, #336]	@ (800ad98 <xQueueSemaphoreTake+0x21c>)
 800ac46:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ac4a:	601a      	str	r2, [r3, #0]
 800ac4c:	f3bf 8f4f 	dsb	sy
 800ac50:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ac54:	f001 ffb2 	bl	800cbbc <vPortExitCritical>
				return pdPASS;
 800ac58:	2301      	movs	r3, #1
 800ac5a:	e098      	b.n	800ad8e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ac5c:	683b      	ldr	r3, [r7, #0]
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d112      	bne.n	800ac88 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800ac62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d00b      	beq.n	800ac80 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800ac68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac6c:	f383 8811 	msr	BASEPRI, r3
 800ac70:	f3bf 8f6f 	isb	sy
 800ac74:	f3bf 8f4f 	dsb	sy
 800ac78:	617b      	str	r3, [r7, #20]
}
 800ac7a:	bf00      	nop
 800ac7c:	bf00      	nop
 800ac7e:	e7fd      	b.n	800ac7c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800ac80:	f001 ff9c 	bl	800cbbc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800ac84:	2300      	movs	r3, #0
 800ac86:	e082      	b.n	800ad8e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ac88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d106      	bne.n	800ac9c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ac8e:	f107 030c 	add.w	r3, r7, #12
 800ac92:	4618      	mov	r0, r3
 800ac94:	f000 ff80 	bl	800bb98 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ac98:	2301      	movs	r3, #1
 800ac9a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ac9c:	f001 ff8e 	bl	800cbbc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800aca0:	f000 fce8 	bl	800b674 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800aca4:	f001 ff58 	bl	800cb58 <vPortEnterCritical>
 800aca8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acaa:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800acae:	b25b      	sxtb	r3, r3
 800acb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800acb4:	d103      	bne.n	800acbe <xQueueSemaphoreTake+0x142>
 800acb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acb8:	2200      	movs	r2, #0
 800acba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800acbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acc0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800acc4:	b25b      	sxtb	r3, r3
 800acc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800acca:	d103      	bne.n	800acd4 <xQueueSemaphoreTake+0x158>
 800accc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acce:	2200      	movs	r2, #0
 800acd0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800acd4:	f001 ff72 	bl	800cbbc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800acd8:	463a      	mov	r2, r7
 800acda:	f107 030c 	add.w	r3, r7, #12
 800acde:	4611      	mov	r1, r2
 800ace0:	4618      	mov	r0, r3
 800ace2:	f000 ff6f 	bl	800bbc4 <xTaskCheckForTimeOut>
 800ace6:	4603      	mov	r3, r0
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d132      	bne.n	800ad52 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800acec:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800acee:	f000 f9d1 	bl	800b094 <prvIsQueueEmpty>
 800acf2:	4603      	mov	r3, r0
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d026      	beq.n	800ad46 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800acf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d109      	bne.n	800ad14 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800ad00:	f001 ff2a 	bl	800cb58 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ad04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad06:	689b      	ldr	r3, [r3, #8]
 800ad08:	4618      	mov	r0, r3
 800ad0a:	f001 f8d5 	bl	800beb8 <xTaskPriorityInherit>
 800ad0e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800ad10:	f001 ff54 	bl	800cbbc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ad14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad16:	3324      	adds	r3, #36	@ 0x24
 800ad18:	683a      	ldr	r2, [r7, #0]
 800ad1a:	4611      	mov	r1, r2
 800ad1c:	4618      	mov	r0, r3
 800ad1e:	f000 fe85 	bl	800ba2c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ad22:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ad24:	f000 f964 	bl	800aff0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ad28:	f000 fcb2 	bl	800b690 <xTaskResumeAll>
 800ad2c:	4603      	mov	r3, r0
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	f47f af67 	bne.w	800ac02 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800ad34:	4b18      	ldr	r3, [pc, #96]	@ (800ad98 <xQueueSemaphoreTake+0x21c>)
 800ad36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ad3a:	601a      	str	r2, [r3, #0]
 800ad3c:	f3bf 8f4f 	dsb	sy
 800ad40:	f3bf 8f6f 	isb	sy
 800ad44:	e75d      	b.n	800ac02 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800ad46:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ad48:	f000 f952 	bl	800aff0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ad4c:	f000 fca0 	bl	800b690 <xTaskResumeAll>
 800ad50:	e757      	b.n	800ac02 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800ad52:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ad54:	f000 f94c 	bl	800aff0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ad58:	f000 fc9a 	bl	800b690 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ad5c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ad5e:	f000 f999 	bl	800b094 <prvIsQueueEmpty>
 800ad62:	4603      	mov	r3, r0
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	f43f af4c 	beq.w	800ac02 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800ad6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d00d      	beq.n	800ad8c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800ad70:	f001 fef2 	bl	800cb58 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800ad74:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ad76:	f000 f893 	bl	800aea0 <prvGetDisinheritPriorityAfterTimeout>
 800ad7a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800ad7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad7e:	689b      	ldr	r3, [r3, #8]
 800ad80:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ad82:	4618      	mov	r0, r3
 800ad84:	f001 f970 	bl	800c068 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800ad88:	f001 ff18 	bl	800cbbc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ad8c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ad8e:	4618      	mov	r0, r3
 800ad90:	3738      	adds	r7, #56	@ 0x38
 800ad92:	46bd      	mov	sp, r7
 800ad94:	bd80      	pop	{r7, pc}
 800ad96:	bf00      	nop
 800ad98:	e000ed04 	.word	0xe000ed04

0800ad9c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800ad9c:	b580      	push	{r7, lr}
 800ad9e:	b08e      	sub	sp, #56	@ 0x38
 800ada0:	af00      	add	r7, sp, #0
 800ada2:	60f8      	str	r0, [r7, #12]
 800ada4:	60b9      	str	r1, [r7, #8]
 800ada6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800adac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800adae:	2b00      	cmp	r3, #0
 800adb0:	d10b      	bne.n	800adca <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800adb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adb6:	f383 8811 	msr	BASEPRI, r3
 800adba:	f3bf 8f6f 	isb	sy
 800adbe:	f3bf 8f4f 	dsb	sy
 800adc2:	623b      	str	r3, [r7, #32]
}
 800adc4:	bf00      	nop
 800adc6:	bf00      	nop
 800adc8:	e7fd      	b.n	800adc6 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800adca:	68bb      	ldr	r3, [r7, #8]
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d103      	bne.n	800add8 <xQueueReceiveFromISR+0x3c>
 800add0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800add2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800add4:	2b00      	cmp	r3, #0
 800add6:	d101      	bne.n	800addc <xQueueReceiveFromISR+0x40>
 800add8:	2301      	movs	r3, #1
 800adda:	e000      	b.n	800adde <xQueueReceiveFromISR+0x42>
 800addc:	2300      	movs	r3, #0
 800adde:	2b00      	cmp	r3, #0
 800ade0:	d10b      	bne.n	800adfa <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800ade2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ade6:	f383 8811 	msr	BASEPRI, r3
 800adea:	f3bf 8f6f 	isb	sy
 800adee:	f3bf 8f4f 	dsb	sy
 800adf2:	61fb      	str	r3, [r7, #28]
}
 800adf4:	bf00      	nop
 800adf6:	bf00      	nop
 800adf8:	e7fd      	b.n	800adf6 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800adfa:	f001 ff8d 	bl	800cd18 <vPortValidateInterruptPriority>
	__asm volatile
 800adfe:	f3ef 8211 	mrs	r2, BASEPRI
 800ae02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae06:	f383 8811 	msr	BASEPRI, r3
 800ae0a:	f3bf 8f6f 	isb	sy
 800ae0e:	f3bf 8f4f 	dsb	sy
 800ae12:	61ba      	str	r2, [r7, #24]
 800ae14:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800ae16:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ae18:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ae1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae1e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ae20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d02f      	beq.n	800ae86 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800ae26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae28:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ae2c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ae30:	68b9      	ldr	r1, [r7, #8]
 800ae32:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ae34:	f000 f8b6 	bl	800afa4 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ae38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae3a:	1e5a      	subs	r2, r3, #1
 800ae3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae3e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800ae40:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800ae44:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae48:	d112      	bne.n	800ae70 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ae4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae4c:	691b      	ldr	r3, [r3, #16]
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d016      	beq.n	800ae80 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ae52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae54:	3310      	adds	r3, #16
 800ae56:	4618      	mov	r0, r3
 800ae58:	f000 fe3a 	bl	800bad0 <xTaskRemoveFromEventList>
 800ae5c:	4603      	mov	r3, r0
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	d00e      	beq.n	800ae80 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	d00b      	beq.n	800ae80 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	2201      	movs	r2, #1
 800ae6c:	601a      	str	r2, [r3, #0]
 800ae6e:	e007      	b.n	800ae80 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800ae70:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ae74:	3301      	adds	r3, #1
 800ae76:	b2db      	uxtb	r3, r3
 800ae78:	b25a      	sxtb	r2, r3
 800ae7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800ae80:	2301      	movs	r3, #1
 800ae82:	637b      	str	r3, [r7, #52]	@ 0x34
 800ae84:	e001      	b.n	800ae8a <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800ae86:	2300      	movs	r3, #0
 800ae88:	637b      	str	r3, [r7, #52]	@ 0x34
 800ae8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae8c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800ae8e:	693b      	ldr	r3, [r7, #16]
 800ae90:	f383 8811 	msr	BASEPRI, r3
}
 800ae94:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ae96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800ae98:	4618      	mov	r0, r3
 800ae9a:	3738      	adds	r7, #56	@ 0x38
 800ae9c:	46bd      	mov	sp, r7
 800ae9e:	bd80      	pop	{r7, pc}

0800aea0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800aea0:	b480      	push	{r7}
 800aea2:	b085      	sub	sp, #20
 800aea4:	af00      	add	r7, sp, #0
 800aea6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d006      	beq.n	800aebe <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800aeba:	60fb      	str	r3, [r7, #12]
 800aebc:	e001      	b.n	800aec2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800aebe:	2300      	movs	r3, #0
 800aec0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800aec2:	68fb      	ldr	r3, [r7, #12]
	}
 800aec4:	4618      	mov	r0, r3
 800aec6:	3714      	adds	r7, #20
 800aec8:	46bd      	mov	sp, r7
 800aeca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aece:	4770      	bx	lr

0800aed0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800aed0:	b580      	push	{r7, lr}
 800aed2:	b086      	sub	sp, #24
 800aed4:	af00      	add	r7, sp, #0
 800aed6:	60f8      	str	r0, [r7, #12]
 800aed8:	60b9      	str	r1, [r7, #8]
 800aeda:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800aedc:	2300      	movs	r3, #0
 800aede:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aee4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d10d      	bne.n	800af0a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d14d      	bne.n	800af92 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	689b      	ldr	r3, [r3, #8]
 800aefa:	4618      	mov	r0, r3
 800aefc:	f001 f844 	bl	800bf88 <xTaskPriorityDisinherit>
 800af00:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	2200      	movs	r2, #0
 800af06:	609a      	str	r2, [r3, #8]
 800af08:	e043      	b.n	800af92 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d119      	bne.n	800af44 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800af10:	68fb      	ldr	r3, [r7, #12]
 800af12:	6858      	ldr	r0, [r3, #4]
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800af18:	461a      	mov	r2, r3
 800af1a:	68b9      	ldr	r1, [r7, #8]
 800af1c:	f002 ffa1 	bl	800de62 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	685a      	ldr	r2, [r3, #4]
 800af24:	68fb      	ldr	r3, [r7, #12]
 800af26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800af28:	441a      	add	r2, r3
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800af2e:	68fb      	ldr	r3, [r7, #12]
 800af30:	685a      	ldr	r2, [r3, #4]
 800af32:	68fb      	ldr	r3, [r7, #12]
 800af34:	689b      	ldr	r3, [r3, #8]
 800af36:	429a      	cmp	r2, r3
 800af38:	d32b      	bcc.n	800af92 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	681a      	ldr	r2, [r3, #0]
 800af3e:	68fb      	ldr	r3, [r7, #12]
 800af40:	605a      	str	r2, [r3, #4]
 800af42:	e026      	b.n	800af92 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	68d8      	ldr	r0, [r3, #12]
 800af48:	68fb      	ldr	r3, [r7, #12]
 800af4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800af4c:	461a      	mov	r2, r3
 800af4e:	68b9      	ldr	r1, [r7, #8]
 800af50:	f002 ff87 	bl	800de62 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	68da      	ldr	r2, [r3, #12]
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800af5c:	425b      	negs	r3, r3
 800af5e:	441a      	add	r2, r3
 800af60:	68fb      	ldr	r3, [r7, #12]
 800af62:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800af64:	68fb      	ldr	r3, [r7, #12]
 800af66:	68da      	ldr	r2, [r3, #12]
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	429a      	cmp	r2, r3
 800af6e:	d207      	bcs.n	800af80 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800af70:	68fb      	ldr	r3, [r7, #12]
 800af72:	689a      	ldr	r2, [r3, #8]
 800af74:	68fb      	ldr	r3, [r7, #12]
 800af76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800af78:	425b      	negs	r3, r3
 800af7a:	441a      	add	r2, r3
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	2b02      	cmp	r3, #2
 800af84:	d105      	bne.n	800af92 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800af86:	693b      	ldr	r3, [r7, #16]
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d002      	beq.n	800af92 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800af8c:	693b      	ldr	r3, [r7, #16]
 800af8e:	3b01      	subs	r3, #1
 800af90:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800af92:	693b      	ldr	r3, [r7, #16]
 800af94:	1c5a      	adds	r2, r3, #1
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800af9a:	697b      	ldr	r3, [r7, #20]
}
 800af9c:	4618      	mov	r0, r3
 800af9e:	3718      	adds	r7, #24
 800afa0:	46bd      	mov	sp, r7
 800afa2:	bd80      	pop	{r7, pc}

0800afa4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800afa4:	b580      	push	{r7, lr}
 800afa6:	b082      	sub	sp, #8
 800afa8:	af00      	add	r7, sp, #0
 800afaa:	6078      	str	r0, [r7, #4]
 800afac:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d018      	beq.n	800afe8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	68da      	ldr	r2, [r3, #12]
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800afbe:	441a      	add	r2, r3
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	68da      	ldr	r2, [r3, #12]
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	689b      	ldr	r3, [r3, #8]
 800afcc:	429a      	cmp	r2, r3
 800afce:	d303      	bcc.n	800afd8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	681a      	ldr	r2, [r3, #0]
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	68d9      	ldr	r1, [r3, #12]
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800afe0:	461a      	mov	r2, r3
 800afe2:	6838      	ldr	r0, [r7, #0]
 800afe4:	f002 ff3d 	bl	800de62 <memcpy>
	}
}
 800afe8:	bf00      	nop
 800afea:	3708      	adds	r7, #8
 800afec:	46bd      	mov	sp, r7
 800afee:	bd80      	pop	{r7, pc}

0800aff0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800aff0:	b580      	push	{r7, lr}
 800aff2:	b084      	sub	sp, #16
 800aff4:	af00      	add	r7, sp, #0
 800aff6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800aff8:	f001 fdae 	bl	800cb58 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b002:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b004:	e011      	b.n	800b02a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d012      	beq.n	800b034 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	3324      	adds	r3, #36	@ 0x24
 800b012:	4618      	mov	r0, r3
 800b014:	f000 fd5c 	bl	800bad0 <xTaskRemoveFromEventList>
 800b018:	4603      	mov	r3, r0
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d001      	beq.n	800b022 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b01e:	f000 fe35 	bl	800bc8c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b022:	7bfb      	ldrb	r3, [r7, #15]
 800b024:	3b01      	subs	r3, #1
 800b026:	b2db      	uxtb	r3, r3
 800b028:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b02a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b02e:	2b00      	cmp	r3, #0
 800b030:	dce9      	bgt.n	800b006 <prvUnlockQueue+0x16>
 800b032:	e000      	b.n	800b036 <prvUnlockQueue+0x46>
					break;
 800b034:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	22ff      	movs	r2, #255	@ 0xff
 800b03a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800b03e:	f001 fdbd 	bl	800cbbc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b042:	f001 fd89 	bl	800cb58 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b04c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b04e:	e011      	b.n	800b074 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	691b      	ldr	r3, [r3, #16]
 800b054:	2b00      	cmp	r3, #0
 800b056:	d012      	beq.n	800b07e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	3310      	adds	r3, #16
 800b05c:	4618      	mov	r0, r3
 800b05e:	f000 fd37 	bl	800bad0 <xTaskRemoveFromEventList>
 800b062:	4603      	mov	r3, r0
 800b064:	2b00      	cmp	r3, #0
 800b066:	d001      	beq.n	800b06c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b068:	f000 fe10 	bl	800bc8c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b06c:	7bbb      	ldrb	r3, [r7, #14]
 800b06e:	3b01      	subs	r3, #1
 800b070:	b2db      	uxtb	r3, r3
 800b072:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b074:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b078:	2b00      	cmp	r3, #0
 800b07a:	dce9      	bgt.n	800b050 <prvUnlockQueue+0x60>
 800b07c:	e000      	b.n	800b080 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b07e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	22ff      	movs	r2, #255	@ 0xff
 800b084:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800b088:	f001 fd98 	bl	800cbbc <vPortExitCritical>
}
 800b08c:	bf00      	nop
 800b08e:	3710      	adds	r7, #16
 800b090:	46bd      	mov	sp, r7
 800b092:	bd80      	pop	{r7, pc}

0800b094 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b094:	b580      	push	{r7, lr}
 800b096:	b084      	sub	sp, #16
 800b098:	af00      	add	r7, sp, #0
 800b09a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b09c:	f001 fd5c 	bl	800cb58 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b0a4:	2b00      	cmp	r3, #0
 800b0a6:	d102      	bne.n	800b0ae <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b0a8:	2301      	movs	r3, #1
 800b0aa:	60fb      	str	r3, [r7, #12]
 800b0ac:	e001      	b.n	800b0b2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b0ae:	2300      	movs	r3, #0
 800b0b0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b0b2:	f001 fd83 	bl	800cbbc <vPortExitCritical>

	return xReturn;
 800b0b6:	68fb      	ldr	r3, [r7, #12]
}
 800b0b8:	4618      	mov	r0, r3
 800b0ba:	3710      	adds	r7, #16
 800b0bc:	46bd      	mov	sp, r7
 800b0be:	bd80      	pop	{r7, pc}

0800b0c0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b0c0:	b580      	push	{r7, lr}
 800b0c2:	b084      	sub	sp, #16
 800b0c4:	af00      	add	r7, sp, #0
 800b0c6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b0c8:	f001 fd46 	bl	800cb58 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b0d4:	429a      	cmp	r2, r3
 800b0d6:	d102      	bne.n	800b0de <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b0d8:	2301      	movs	r3, #1
 800b0da:	60fb      	str	r3, [r7, #12]
 800b0dc:	e001      	b.n	800b0e2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b0de:	2300      	movs	r3, #0
 800b0e0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b0e2:	f001 fd6b 	bl	800cbbc <vPortExitCritical>

	return xReturn;
 800b0e6:	68fb      	ldr	r3, [r7, #12]
}
 800b0e8:	4618      	mov	r0, r3
 800b0ea:	3710      	adds	r7, #16
 800b0ec:	46bd      	mov	sp, r7
 800b0ee:	bd80      	pop	{r7, pc}

0800b0f0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800b0f0:	b480      	push	{r7}
 800b0f2:	b085      	sub	sp, #20
 800b0f4:	af00      	add	r7, sp, #0
 800b0f6:	6078      	str	r0, [r7, #4]
 800b0f8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b0fa:	2300      	movs	r3, #0
 800b0fc:	60fb      	str	r3, [r7, #12]
 800b0fe:	e014      	b.n	800b12a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800b100:	4a0f      	ldr	r2, [pc, #60]	@ (800b140 <vQueueAddToRegistry+0x50>)
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800b108:	2b00      	cmp	r3, #0
 800b10a:	d10b      	bne.n	800b124 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800b10c:	490c      	ldr	r1, [pc, #48]	@ (800b140 <vQueueAddToRegistry+0x50>)
 800b10e:	68fb      	ldr	r3, [r7, #12]
 800b110:	683a      	ldr	r2, [r7, #0]
 800b112:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800b116:	4a0a      	ldr	r2, [pc, #40]	@ (800b140 <vQueueAddToRegistry+0x50>)
 800b118:	68fb      	ldr	r3, [r7, #12]
 800b11a:	00db      	lsls	r3, r3, #3
 800b11c:	4413      	add	r3, r2
 800b11e:	687a      	ldr	r2, [r7, #4]
 800b120:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800b122:	e006      	b.n	800b132 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	3301      	adds	r3, #1
 800b128:	60fb      	str	r3, [r7, #12]
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	2b07      	cmp	r3, #7
 800b12e:	d9e7      	bls.n	800b100 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b130:	bf00      	nop
 800b132:	bf00      	nop
 800b134:	3714      	adds	r7, #20
 800b136:	46bd      	mov	sp, r7
 800b138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b13c:	4770      	bx	lr
 800b13e:	bf00      	nop
 800b140:	20001078 	.word	0x20001078

0800b144 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b144:	b580      	push	{r7, lr}
 800b146:	b086      	sub	sp, #24
 800b148:	af00      	add	r7, sp, #0
 800b14a:	60f8      	str	r0, [r7, #12]
 800b14c:	60b9      	str	r1, [r7, #8]
 800b14e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800b154:	f001 fd00 	bl	800cb58 <vPortEnterCritical>
 800b158:	697b      	ldr	r3, [r7, #20]
 800b15a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b15e:	b25b      	sxtb	r3, r3
 800b160:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b164:	d103      	bne.n	800b16e <vQueueWaitForMessageRestricted+0x2a>
 800b166:	697b      	ldr	r3, [r7, #20]
 800b168:	2200      	movs	r2, #0
 800b16a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b16e:	697b      	ldr	r3, [r7, #20]
 800b170:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b174:	b25b      	sxtb	r3, r3
 800b176:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b17a:	d103      	bne.n	800b184 <vQueueWaitForMessageRestricted+0x40>
 800b17c:	697b      	ldr	r3, [r7, #20]
 800b17e:	2200      	movs	r2, #0
 800b180:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b184:	f001 fd1a 	bl	800cbbc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800b188:	697b      	ldr	r3, [r7, #20]
 800b18a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	d106      	bne.n	800b19e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800b190:	697b      	ldr	r3, [r7, #20]
 800b192:	3324      	adds	r3, #36	@ 0x24
 800b194:	687a      	ldr	r2, [r7, #4]
 800b196:	68b9      	ldr	r1, [r7, #8]
 800b198:	4618      	mov	r0, r3
 800b19a:	f000 fc6d 	bl	800ba78 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800b19e:	6978      	ldr	r0, [r7, #20]
 800b1a0:	f7ff ff26 	bl	800aff0 <prvUnlockQueue>
	}
 800b1a4:	bf00      	nop
 800b1a6:	3718      	adds	r7, #24
 800b1a8:	46bd      	mov	sp, r7
 800b1aa:	bd80      	pop	{r7, pc}

0800b1ac <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b1ac:	b580      	push	{r7, lr}
 800b1ae:	b08e      	sub	sp, #56	@ 0x38
 800b1b0:	af04      	add	r7, sp, #16
 800b1b2:	60f8      	str	r0, [r7, #12]
 800b1b4:	60b9      	str	r1, [r7, #8]
 800b1b6:	607a      	str	r2, [r7, #4]
 800b1b8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b1ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d10b      	bne.n	800b1d8 <xTaskCreateStatic+0x2c>
	__asm volatile
 800b1c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1c4:	f383 8811 	msr	BASEPRI, r3
 800b1c8:	f3bf 8f6f 	isb	sy
 800b1cc:	f3bf 8f4f 	dsb	sy
 800b1d0:	623b      	str	r3, [r7, #32]
}
 800b1d2:	bf00      	nop
 800b1d4:	bf00      	nop
 800b1d6:	e7fd      	b.n	800b1d4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800b1d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	d10b      	bne.n	800b1f6 <xTaskCreateStatic+0x4a>
	__asm volatile
 800b1de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1e2:	f383 8811 	msr	BASEPRI, r3
 800b1e6:	f3bf 8f6f 	isb	sy
 800b1ea:	f3bf 8f4f 	dsb	sy
 800b1ee:	61fb      	str	r3, [r7, #28]
}
 800b1f0:	bf00      	nop
 800b1f2:	bf00      	nop
 800b1f4:	e7fd      	b.n	800b1f2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b1f6:	23a8      	movs	r3, #168	@ 0xa8
 800b1f8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b1fa:	693b      	ldr	r3, [r7, #16]
 800b1fc:	2ba8      	cmp	r3, #168	@ 0xa8
 800b1fe:	d00b      	beq.n	800b218 <xTaskCreateStatic+0x6c>
	__asm volatile
 800b200:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b204:	f383 8811 	msr	BASEPRI, r3
 800b208:	f3bf 8f6f 	isb	sy
 800b20c:	f3bf 8f4f 	dsb	sy
 800b210:	61bb      	str	r3, [r7, #24]
}
 800b212:	bf00      	nop
 800b214:	bf00      	nop
 800b216:	e7fd      	b.n	800b214 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b218:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b21a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	d01e      	beq.n	800b25e <xTaskCreateStatic+0xb2>
 800b220:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b222:	2b00      	cmp	r3, #0
 800b224:	d01b      	beq.n	800b25e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b226:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b228:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b22a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b22c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b22e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b232:	2202      	movs	r2, #2
 800b234:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b238:	2300      	movs	r3, #0
 800b23a:	9303      	str	r3, [sp, #12]
 800b23c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b23e:	9302      	str	r3, [sp, #8]
 800b240:	f107 0314 	add.w	r3, r7, #20
 800b244:	9301      	str	r3, [sp, #4]
 800b246:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b248:	9300      	str	r3, [sp, #0]
 800b24a:	683b      	ldr	r3, [r7, #0]
 800b24c:	687a      	ldr	r2, [r7, #4]
 800b24e:	68b9      	ldr	r1, [r7, #8]
 800b250:	68f8      	ldr	r0, [r7, #12]
 800b252:	f000 f851 	bl	800b2f8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b256:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b258:	f000 f8f6 	bl	800b448 <prvAddNewTaskToReadyList>
 800b25c:	e001      	b.n	800b262 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800b25e:	2300      	movs	r3, #0
 800b260:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b262:	697b      	ldr	r3, [r7, #20]
	}
 800b264:	4618      	mov	r0, r3
 800b266:	3728      	adds	r7, #40	@ 0x28
 800b268:	46bd      	mov	sp, r7
 800b26a:	bd80      	pop	{r7, pc}

0800b26c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b26c:	b580      	push	{r7, lr}
 800b26e:	b08c      	sub	sp, #48	@ 0x30
 800b270:	af04      	add	r7, sp, #16
 800b272:	60f8      	str	r0, [r7, #12]
 800b274:	60b9      	str	r1, [r7, #8]
 800b276:	603b      	str	r3, [r7, #0]
 800b278:	4613      	mov	r3, r2
 800b27a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b27c:	88fb      	ldrh	r3, [r7, #6]
 800b27e:	009b      	lsls	r3, r3, #2
 800b280:	4618      	mov	r0, r3
 800b282:	f001 fd8b 	bl	800cd9c <pvPortMalloc>
 800b286:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b288:	697b      	ldr	r3, [r7, #20]
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d00e      	beq.n	800b2ac <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b28e:	20a8      	movs	r0, #168	@ 0xa8
 800b290:	f001 fd84 	bl	800cd9c <pvPortMalloc>
 800b294:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b296:	69fb      	ldr	r3, [r7, #28]
 800b298:	2b00      	cmp	r3, #0
 800b29a:	d003      	beq.n	800b2a4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b29c:	69fb      	ldr	r3, [r7, #28]
 800b29e:	697a      	ldr	r2, [r7, #20]
 800b2a0:	631a      	str	r2, [r3, #48]	@ 0x30
 800b2a2:	e005      	b.n	800b2b0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b2a4:	6978      	ldr	r0, [r7, #20]
 800b2a6:	f001 fe4d 	bl	800cf44 <vPortFree>
 800b2aa:	e001      	b.n	800b2b0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b2ac:	2300      	movs	r3, #0
 800b2ae:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b2b0:	69fb      	ldr	r3, [r7, #28]
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d017      	beq.n	800b2e6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b2b6:	69fb      	ldr	r3, [r7, #28]
 800b2b8:	2200      	movs	r2, #0
 800b2ba:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b2be:	88fa      	ldrh	r2, [r7, #6]
 800b2c0:	2300      	movs	r3, #0
 800b2c2:	9303      	str	r3, [sp, #12]
 800b2c4:	69fb      	ldr	r3, [r7, #28]
 800b2c6:	9302      	str	r3, [sp, #8]
 800b2c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2ca:	9301      	str	r3, [sp, #4]
 800b2cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2ce:	9300      	str	r3, [sp, #0]
 800b2d0:	683b      	ldr	r3, [r7, #0]
 800b2d2:	68b9      	ldr	r1, [r7, #8]
 800b2d4:	68f8      	ldr	r0, [r7, #12]
 800b2d6:	f000 f80f 	bl	800b2f8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b2da:	69f8      	ldr	r0, [r7, #28]
 800b2dc:	f000 f8b4 	bl	800b448 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b2e0:	2301      	movs	r3, #1
 800b2e2:	61bb      	str	r3, [r7, #24]
 800b2e4:	e002      	b.n	800b2ec <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b2e6:	f04f 33ff 	mov.w	r3, #4294967295
 800b2ea:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b2ec:	69bb      	ldr	r3, [r7, #24]
	}
 800b2ee:	4618      	mov	r0, r3
 800b2f0:	3720      	adds	r7, #32
 800b2f2:	46bd      	mov	sp, r7
 800b2f4:	bd80      	pop	{r7, pc}
	...

0800b2f8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b2f8:	b580      	push	{r7, lr}
 800b2fa:	b088      	sub	sp, #32
 800b2fc:	af00      	add	r7, sp, #0
 800b2fe:	60f8      	str	r0, [r7, #12]
 800b300:	60b9      	str	r1, [r7, #8]
 800b302:	607a      	str	r2, [r7, #4]
 800b304:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b306:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b308:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	009b      	lsls	r3, r3, #2
 800b30e:	461a      	mov	r2, r3
 800b310:	21a5      	movs	r1, #165	@ 0xa5
 800b312:	f002 fcc8 	bl	800dca6 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b316:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b318:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b320:	3b01      	subs	r3, #1
 800b322:	009b      	lsls	r3, r3, #2
 800b324:	4413      	add	r3, r2
 800b326:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b328:	69bb      	ldr	r3, [r7, #24]
 800b32a:	f023 0307 	bic.w	r3, r3, #7
 800b32e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b330:	69bb      	ldr	r3, [r7, #24]
 800b332:	f003 0307 	and.w	r3, r3, #7
 800b336:	2b00      	cmp	r3, #0
 800b338:	d00b      	beq.n	800b352 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800b33a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b33e:	f383 8811 	msr	BASEPRI, r3
 800b342:	f3bf 8f6f 	isb	sy
 800b346:	f3bf 8f4f 	dsb	sy
 800b34a:	617b      	str	r3, [r7, #20]
}
 800b34c:	bf00      	nop
 800b34e:	bf00      	nop
 800b350:	e7fd      	b.n	800b34e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b352:	68bb      	ldr	r3, [r7, #8]
 800b354:	2b00      	cmp	r3, #0
 800b356:	d01f      	beq.n	800b398 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b358:	2300      	movs	r3, #0
 800b35a:	61fb      	str	r3, [r7, #28]
 800b35c:	e012      	b.n	800b384 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b35e:	68ba      	ldr	r2, [r7, #8]
 800b360:	69fb      	ldr	r3, [r7, #28]
 800b362:	4413      	add	r3, r2
 800b364:	7819      	ldrb	r1, [r3, #0]
 800b366:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b368:	69fb      	ldr	r3, [r7, #28]
 800b36a:	4413      	add	r3, r2
 800b36c:	3334      	adds	r3, #52	@ 0x34
 800b36e:	460a      	mov	r2, r1
 800b370:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b372:	68ba      	ldr	r2, [r7, #8]
 800b374:	69fb      	ldr	r3, [r7, #28]
 800b376:	4413      	add	r3, r2
 800b378:	781b      	ldrb	r3, [r3, #0]
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	d006      	beq.n	800b38c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b37e:	69fb      	ldr	r3, [r7, #28]
 800b380:	3301      	adds	r3, #1
 800b382:	61fb      	str	r3, [r7, #28]
 800b384:	69fb      	ldr	r3, [r7, #28]
 800b386:	2b0f      	cmp	r3, #15
 800b388:	d9e9      	bls.n	800b35e <prvInitialiseNewTask+0x66>
 800b38a:	e000      	b.n	800b38e <prvInitialiseNewTask+0x96>
			{
				break;
 800b38c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b38e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b390:	2200      	movs	r2, #0
 800b392:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800b396:	e003      	b.n	800b3a0 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b398:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b39a:	2200      	movs	r2, #0
 800b39c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b3a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3a2:	2b37      	cmp	r3, #55	@ 0x37
 800b3a4:	d901      	bls.n	800b3aa <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b3a6:	2337      	movs	r3, #55	@ 0x37
 800b3a8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b3aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3ac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b3ae:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b3b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3b2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b3b4:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800b3b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3b8:	2200      	movs	r2, #0
 800b3ba:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b3bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3be:	3304      	adds	r3, #4
 800b3c0:	4618      	mov	r0, r3
 800b3c2:	f7fe fec7 	bl	800a154 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b3c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3c8:	3318      	adds	r3, #24
 800b3ca:	4618      	mov	r0, r3
 800b3cc:	f7fe fec2 	bl	800a154 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b3d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b3d4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b3d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3d8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b3dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3de:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b3e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b3e4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b3e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3e8:	2200      	movs	r2, #0
 800b3ea:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b3ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3f0:	2200      	movs	r2, #0
 800b3f2:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800b3f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3f8:	3354      	adds	r3, #84	@ 0x54
 800b3fa:	224c      	movs	r2, #76	@ 0x4c
 800b3fc:	2100      	movs	r1, #0
 800b3fe:	4618      	mov	r0, r3
 800b400:	f002 fc51 	bl	800dca6 <memset>
 800b404:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b406:	4a0d      	ldr	r2, [pc, #52]	@ (800b43c <prvInitialiseNewTask+0x144>)
 800b408:	659a      	str	r2, [r3, #88]	@ 0x58
 800b40a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b40c:	4a0c      	ldr	r2, [pc, #48]	@ (800b440 <prvInitialiseNewTask+0x148>)
 800b40e:	65da      	str	r2, [r3, #92]	@ 0x5c
 800b410:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b412:	4a0c      	ldr	r2, [pc, #48]	@ (800b444 <prvInitialiseNewTask+0x14c>)
 800b414:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b416:	683a      	ldr	r2, [r7, #0]
 800b418:	68f9      	ldr	r1, [r7, #12]
 800b41a:	69b8      	ldr	r0, [r7, #24]
 800b41c:	f001 fa6a 	bl	800c8f4 <pxPortInitialiseStack>
 800b420:	4602      	mov	r2, r0
 800b422:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b424:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b426:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b428:	2b00      	cmp	r3, #0
 800b42a:	d002      	beq.n	800b432 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b42c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b42e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b430:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b432:	bf00      	nop
 800b434:	3720      	adds	r7, #32
 800b436:	46bd      	mov	sp, r7
 800b438:	bd80      	pop	{r7, pc}
 800b43a:	bf00      	nop
 800b43c:	2000530c 	.word	0x2000530c
 800b440:	20005374 	.word	0x20005374
 800b444:	200053dc 	.word	0x200053dc

0800b448 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b448:	b580      	push	{r7, lr}
 800b44a:	b082      	sub	sp, #8
 800b44c:	af00      	add	r7, sp, #0
 800b44e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b450:	f001 fb82 	bl	800cb58 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b454:	4b2d      	ldr	r3, [pc, #180]	@ (800b50c <prvAddNewTaskToReadyList+0xc4>)
 800b456:	681b      	ldr	r3, [r3, #0]
 800b458:	3301      	adds	r3, #1
 800b45a:	4a2c      	ldr	r2, [pc, #176]	@ (800b50c <prvAddNewTaskToReadyList+0xc4>)
 800b45c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b45e:	4b2c      	ldr	r3, [pc, #176]	@ (800b510 <prvAddNewTaskToReadyList+0xc8>)
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	2b00      	cmp	r3, #0
 800b464:	d109      	bne.n	800b47a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b466:	4a2a      	ldr	r2, [pc, #168]	@ (800b510 <prvAddNewTaskToReadyList+0xc8>)
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b46c:	4b27      	ldr	r3, [pc, #156]	@ (800b50c <prvAddNewTaskToReadyList+0xc4>)
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	2b01      	cmp	r3, #1
 800b472:	d110      	bne.n	800b496 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b474:	f000 fc2e 	bl	800bcd4 <prvInitialiseTaskLists>
 800b478:	e00d      	b.n	800b496 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b47a:	4b26      	ldr	r3, [pc, #152]	@ (800b514 <prvAddNewTaskToReadyList+0xcc>)
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d109      	bne.n	800b496 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b482:	4b23      	ldr	r3, [pc, #140]	@ (800b510 <prvAddNewTaskToReadyList+0xc8>)
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b48c:	429a      	cmp	r2, r3
 800b48e:	d802      	bhi.n	800b496 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b490:	4a1f      	ldr	r2, [pc, #124]	@ (800b510 <prvAddNewTaskToReadyList+0xc8>)
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b496:	4b20      	ldr	r3, [pc, #128]	@ (800b518 <prvAddNewTaskToReadyList+0xd0>)
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	3301      	adds	r3, #1
 800b49c:	4a1e      	ldr	r2, [pc, #120]	@ (800b518 <prvAddNewTaskToReadyList+0xd0>)
 800b49e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800b4a0:	4b1d      	ldr	r3, [pc, #116]	@ (800b518 <prvAddNewTaskToReadyList+0xd0>)
 800b4a2:	681a      	ldr	r2, [r3, #0]
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b4ac:	4b1b      	ldr	r3, [pc, #108]	@ (800b51c <prvAddNewTaskToReadyList+0xd4>)
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	429a      	cmp	r2, r3
 800b4b2:	d903      	bls.n	800b4bc <prvAddNewTaskToReadyList+0x74>
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4b8:	4a18      	ldr	r2, [pc, #96]	@ (800b51c <prvAddNewTaskToReadyList+0xd4>)
 800b4ba:	6013      	str	r3, [r2, #0]
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b4c0:	4613      	mov	r3, r2
 800b4c2:	009b      	lsls	r3, r3, #2
 800b4c4:	4413      	add	r3, r2
 800b4c6:	009b      	lsls	r3, r3, #2
 800b4c8:	4a15      	ldr	r2, [pc, #84]	@ (800b520 <prvAddNewTaskToReadyList+0xd8>)
 800b4ca:	441a      	add	r2, r3
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	3304      	adds	r3, #4
 800b4d0:	4619      	mov	r1, r3
 800b4d2:	4610      	mov	r0, r2
 800b4d4:	f7fe fe4b 	bl	800a16e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b4d8:	f001 fb70 	bl	800cbbc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b4dc:	4b0d      	ldr	r3, [pc, #52]	@ (800b514 <prvAddNewTaskToReadyList+0xcc>)
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	d00e      	beq.n	800b502 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b4e4:	4b0a      	ldr	r3, [pc, #40]	@ (800b510 <prvAddNewTaskToReadyList+0xc8>)
 800b4e6:	681b      	ldr	r3, [r3, #0]
 800b4e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4ee:	429a      	cmp	r2, r3
 800b4f0:	d207      	bcs.n	800b502 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b4f2:	4b0c      	ldr	r3, [pc, #48]	@ (800b524 <prvAddNewTaskToReadyList+0xdc>)
 800b4f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b4f8:	601a      	str	r2, [r3, #0]
 800b4fa:	f3bf 8f4f 	dsb	sy
 800b4fe:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b502:	bf00      	nop
 800b504:	3708      	adds	r7, #8
 800b506:	46bd      	mov	sp, r7
 800b508:	bd80      	pop	{r7, pc}
 800b50a:	bf00      	nop
 800b50c:	2000158c 	.word	0x2000158c
 800b510:	200010b8 	.word	0x200010b8
 800b514:	20001598 	.word	0x20001598
 800b518:	200015a8 	.word	0x200015a8
 800b51c:	20001594 	.word	0x20001594
 800b520:	200010bc 	.word	0x200010bc
 800b524:	e000ed04 	.word	0xe000ed04

0800b528 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b528:	b580      	push	{r7, lr}
 800b52a:	b084      	sub	sp, #16
 800b52c:	af00      	add	r7, sp, #0
 800b52e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b530:	2300      	movs	r3, #0
 800b532:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	2b00      	cmp	r3, #0
 800b538:	d018      	beq.n	800b56c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b53a:	4b14      	ldr	r3, [pc, #80]	@ (800b58c <vTaskDelay+0x64>)
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d00b      	beq.n	800b55a <vTaskDelay+0x32>
	__asm volatile
 800b542:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b546:	f383 8811 	msr	BASEPRI, r3
 800b54a:	f3bf 8f6f 	isb	sy
 800b54e:	f3bf 8f4f 	dsb	sy
 800b552:	60bb      	str	r3, [r7, #8]
}
 800b554:	bf00      	nop
 800b556:	bf00      	nop
 800b558:	e7fd      	b.n	800b556 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800b55a:	f000 f88b 	bl	800b674 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b55e:	2100      	movs	r1, #0
 800b560:	6878      	ldr	r0, [r7, #4]
 800b562:	f000 fe19 	bl	800c198 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b566:	f000 f893 	bl	800b690 <xTaskResumeAll>
 800b56a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	2b00      	cmp	r3, #0
 800b570:	d107      	bne.n	800b582 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800b572:	4b07      	ldr	r3, [pc, #28]	@ (800b590 <vTaskDelay+0x68>)
 800b574:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b578:	601a      	str	r2, [r3, #0]
 800b57a:	f3bf 8f4f 	dsb	sy
 800b57e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b582:	bf00      	nop
 800b584:	3710      	adds	r7, #16
 800b586:	46bd      	mov	sp, r7
 800b588:	bd80      	pop	{r7, pc}
 800b58a:	bf00      	nop
 800b58c:	200015b4 	.word	0x200015b4
 800b590:	e000ed04 	.word	0xe000ed04

0800b594 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b594:	b580      	push	{r7, lr}
 800b596:	b08a      	sub	sp, #40	@ 0x28
 800b598:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b59a:	2300      	movs	r3, #0
 800b59c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b59e:	2300      	movs	r3, #0
 800b5a0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b5a2:	463a      	mov	r2, r7
 800b5a4:	1d39      	adds	r1, r7, #4
 800b5a6:	f107 0308 	add.w	r3, r7, #8
 800b5aa:	4618      	mov	r0, r3
 800b5ac:	f7fe fd7e 	bl	800a0ac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b5b0:	6839      	ldr	r1, [r7, #0]
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	68ba      	ldr	r2, [r7, #8]
 800b5b6:	9202      	str	r2, [sp, #8]
 800b5b8:	9301      	str	r3, [sp, #4]
 800b5ba:	2300      	movs	r3, #0
 800b5bc:	9300      	str	r3, [sp, #0]
 800b5be:	2300      	movs	r3, #0
 800b5c0:	460a      	mov	r2, r1
 800b5c2:	4924      	ldr	r1, [pc, #144]	@ (800b654 <vTaskStartScheduler+0xc0>)
 800b5c4:	4824      	ldr	r0, [pc, #144]	@ (800b658 <vTaskStartScheduler+0xc4>)
 800b5c6:	f7ff fdf1 	bl	800b1ac <xTaskCreateStatic>
 800b5ca:	4603      	mov	r3, r0
 800b5cc:	4a23      	ldr	r2, [pc, #140]	@ (800b65c <vTaskStartScheduler+0xc8>)
 800b5ce:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b5d0:	4b22      	ldr	r3, [pc, #136]	@ (800b65c <vTaskStartScheduler+0xc8>)
 800b5d2:	681b      	ldr	r3, [r3, #0]
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d002      	beq.n	800b5de <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b5d8:	2301      	movs	r3, #1
 800b5da:	617b      	str	r3, [r7, #20]
 800b5dc:	e001      	b.n	800b5e2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b5de:	2300      	movs	r3, #0
 800b5e0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800b5e2:	697b      	ldr	r3, [r7, #20]
 800b5e4:	2b01      	cmp	r3, #1
 800b5e6:	d102      	bne.n	800b5ee <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800b5e8:	f000 fe2a 	bl	800c240 <xTimerCreateTimerTask>
 800b5ec:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b5ee:	697b      	ldr	r3, [r7, #20]
 800b5f0:	2b01      	cmp	r3, #1
 800b5f2:	d11b      	bne.n	800b62c <vTaskStartScheduler+0x98>
	__asm volatile
 800b5f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5f8:	f383 8811 	msr	BASEPRI, r3
 800b5fc:	f3bf 8f6f 	isb	sy
 800b600:	f3bf 8f4f 	dsb	sy
 800b604:	613b      	str	r3, [r7, #16]
}
 800b606:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b608:	4b15      	ldr	r3, [pc, #84]	@ (800b660 <vTaskStartScheduler+0xcc>)
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	3354      	adds	r3, #84	@ 0x54
 800b60e:	4a15      	ldr	r2, [pc, #84]	@ (800b664 <vTaskStartScheduler+0xd0>)
 800b610:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b612:	4b15      	ldr	r3, [pc, #84]	@ (800b668 <vTaskStartScheduler+0xd4>)
 800b614:	f04f 32ff 	mov.w	r2, #4294967295
 800b618:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b61a:	4b14      	ldr	r3, [pc, #80]	@ (800b66c <vTaskStartScheduler+0xd8>)
 800b61c:	2201      	movs	r2, #1
 800b61e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b620:	4b13      	ldr	r3, [pc, #76]	@ (800b670 <vTaskStartScheduler+0xdc>)
 800b622:	2200      	movs	r2, #0
 800b624:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b626:	f001 f9f3 	bl	800ca10 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b62a:	e00f      	b.n	800b64c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b62c:	697b      	ldr	r3, [r7, #20]
 800b62e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b632:	d10b      	bne.n	800b64c <vTaskStartScheduler+0xb8>
	__asm volatile
 800b634:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b638:	f383 8811 	msr	BASEPRI, r3
 800b63c:	f3bf 8f6f 	isb	sy
 800b640:	f3bf 8f4f 	dsb	sy
 800b644:	60fb      	str	r3, [r7, #12]
}
 800b646:	bf00      	nop
 800b648:	bf00      	nop
 800b64a:	e7fd      	b.n	800b648 <vTaskStartScheduler+0xb4>
}
 800b64c:	bf00      	nop
 800b64e:	3718      	adds	r7, #24
 800b650:	46bd      	mov	sp, r7
 800b652:	bd80      	pop	{r7, pc}
 800b654:	08010690 	.word	0x08010690
 800b658:	0800bca5 	.word	0x0800bca5
 800b65c:	200015b0 	.word	0x200015b0
 800b660:	200010b8 	.word	0x200010b8
 800b664:	20000034 	.word	0x20000034
 800b668:	200015ac 	.word	0x200015ac
 800b66c:	20001598 	.word	0x20001598
 800b670:	20001590 	.word	0x20001590

0800b674 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b674:	b480      	push	{r7}
 800b676:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800b678:	4b04      	ldr	r3, [pc, #16]	@ (800b68c <vTaskSuspendAll+0x18>)
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	3301      	adds	r3, #1
 800b67e:	4a03      	ldr	r2, [pc, #12]	@ (800b68c <vTaskSuspendAll+0x18>)
 800b680:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800b682:	bf00      	nop
 800b684:	46bd      	mov	sp, r7
 800b686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b68a:	4770      	bx	lr
 800b68c:	200015b4 	.word	0x200015b4

0800b690 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b690:	b580      	push	{r7, lr}
 800b692:	b084      	sub	sp, #16
 800b694:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b696:	2300      	movs	r3, #0
 800b698:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b69a:	2300      	movs	r3, #0
 800b69c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b69e:	4b42      	ldr	r3, [pc, #264]	@ (800b7a8 <xTaskResumeAll+0x118>)
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	d10b      	bne.n	800b6be <xTaskResumeAll+0x2e>
	__asm volatile
 800b6a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6aa:	f383 8811 	msr	BASEPRI, r3
 800b6ae:	f3bf 8f6f 	isb	sy
 800b6b2:	f3bf 8f4f 	dsb	sy
 800b6b6:	603b      	str	r3, [r7, #0]
}
 800b6b8:	bf00      	nop
 800b6ba:	bf00      	nop
 800b6bc:	e7fd      	b.n	800b6ba <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b6be:	f001 fa4b 	bl	800cb58 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b6c2:	4b39      	ldr	r3, [pc, #228]	@ (800b7a8 <xTaskResumeAll+0x118>)
 800b6c4:	681b      	ldr	r3, [r3, #0]
 800b6c6:	3b01      	subs	r3, #1
 800b6c8:	4a37      	ldr	r2, [pc, #220]	@ (800b7a8 <xTaskResumeAll+0x118>)
 800b6ca:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b6cc:	4b36      	ldr	r3, [pc, #216]	@ (800b7a8 <xTaskResumeAll+0x118>)
 800b6ce:	681b      	ldr	r3, [r3, #0]
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	d162      	bne.n	800b79a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b6d4:	4b35      	ldr	r3, [pc, #212]	@ (800b7ac <xTaskResumeAll+0x11c>)
 800b6d6:	681b      	ldr	r3, [r3, #0]
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d05e      	beq.n	800b79a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b6dc:	e02f      	b.n	800b73e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b6de:	4b34      	ldr	r3, [pc, #208]	@ (800b7b0 <xTaskResumeAll+0x120>)
 800b6e0:	68db      	ldr	r3, [r3, #12]
 800b6e2:	68db      	ldr	r3, [r3, #12]
 800b6e4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b6e6:	68fb      	ldr	r3, [r7, #12]
 800b6e8:	3318      	adds	r3, #24
 800b6ea:	4618      	mov	r0, r3
 800b6ec:	f7fe fd9c 	bl	800a228 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b6f0:	68fb      	ldr	r3, [r7, #12]
 800b6f2:	3304      	adds	r3, #4
 800b6f4:	4618      	mov	r0, r3
 800b6f6:	f7fe fd97 	bl	800a228 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b6fe:	4b2d      	ldr	r3, [pc, #180]	@ (800b7b4 <xTaskResumeAll+0x124>)
 800b700:	681b      	ldr	r3, [r3, #0]
 800b702:	429a      	cmp	r2, r3
 800b704:	d903      	bls.n	800b70e <xTaskResumeAll+0x7e>
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b70a:	4a2a      	ldr	r2, [pc, #168]	@ (800b7b4 <xTaskResumeAll+0x124>)
 800b70c:	6013      	str	r3, [r2, #0]
 800b70e:	68fb      	ldr	r3, [r7, #12]
 800b710:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b712:	4613      	mov	r3, r2
 800b714:	009b      	lsls	r3, r3, #2
 800b716:	4413      	add	r3, r2
 800b718:	009b      	lsls	r3, r3, #2
 800b71a:	4a27      	ldr	r2, [pc, #156]	@ (800b7b8 <xTaskResumeAll+0x128>)
 800b71c:	441a      	add	r2, r3
 800b71e:	68fb      	ldr	r3, [r7, #12]
 800b720:	3304      	adds	r3, #4
 800b722:	4619      	mov	r1, r3
 800b724:	4610      	mov	r0, r2
 800b726:	f7fe fd22 	bl	800a16e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b72a:	68fb      	ldr	r3, [r7, #12]
 800b72c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b72e:	4b23      	ldr	r3, [pc, #140]	@ (800b7bc <xTaskResumeAll+0x12c>)
 800b730:	681b      	ldr	r3, [r3, #0]
 800b732:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b734:	429a      	cmp	r2, r3
 800b736:	d302      	bcc.n	800b73e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800b738:	4b21      	ldr	r3, [pc, #132]	@ (800b7c0 <xTaskResumeAll+0x130>)
 800b73a:	2201      	movs	r2, #1
 800b73c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b73e:	4b1c      	ldr	r3, [pc, #112]	@ (800b7b0 <xTaskResumeAll+0x120>)
 800b740:	681b      	ldr	r3, [r3, #0]
 800b742:	2b00      	cmp	r3, #0
 800b744:	d1cb      	bne.n	800b6de <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	2b00      	cmp	r3, #0
 800b74a:	d001      	beq.n	800b750 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b74c:	f000 fb66 	bl	800be1c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800b750:	4b1c      	ldr	r3, [pc, #112]	@ (800b7c4 <xTaskResumeAll+0x134>)
 800b752:	681b      	ldr	r3, [r3, #0]
 800b754:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	2b00      	cmp	r3, #0
 800b75a:	d010      	beq.n	800b77e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b75c:	f000 f846 	bl	800b7ec <xTaskIncrementTick>
 800b760:	4603      	mov	r3, r0
 800b762:	2b00      	cmp	r3, #0
 800b764:	d002      	beq.n	800b76c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800b766:	4b16      	ldr	r3, [pc, #88]	@ (800b7c0 <xTaskResumeAll+0x130>)
 800b768:	2201      	movs	r2, #1
 800b76a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	3b01      	subs	r3, #1
 800b770:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	2b00      	cmp	r3, #0
 800b776:	d1f1      	bne.n	800b75c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800b778:	4b12      	ldr	r3, [pc, #72]	@ (800b7c4 <xTaskResumeAll+0x134>)
 800b77a:	2200      	movs	r2, #0
 800b77c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b77e:	4b10      	ldr	r3, [pc, #64]	@ (800b7c0 <xTaskResumeAll+0x130>)
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	2b00      	cmp	r3, #0
 800b784:	d009      	beq.n	800b79a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b786:	2301      	movs	r3, #1
 800b788:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b78a:	4b0f      	ldr	r3, [pc, #60]	@ (800b7c8 <xTaskResumeAll+0x138>)
 800b78c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b790:	601a      	str	r2, [r3, #0]
 800b792:	f3bf 8f4f 	dsb	sy
 800b796:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b79a:	f001 fa0f 	bl	800cbbc <vPortExitCritical>

	return xAlreadyYielded;
 800b79e:	68bb      	ldr	r3, [r7, #8]
}
 800b7a0:	4618      	mov	r0, r3
 800b7a2:	3710      	adds	r7, #16
 800b7a4:	46bd      	mov	sp, r7
 800b7a6:	bd80      	pop	{r7, pc}
 800b7a8:	200015b4 	.word	0x200015b4
 800b7ac:	2000158c 	.word	0x2000158c
 800b7b0:	2000154c 	.word	0x2000154c
 800b7b4:	20001594 	.word	0x20001594
 800b7b8:	200010bc 	.word	0x200010bc
 800b7bc:	200010b8 	.word	0x200010b8
 800b7c0:	200015a0 	.word	0x200015a0
 800b7c4:	2000159c 	.word	0x2000159c
 800b7c8:	e000ed04 	.word	0xe000ed04

0800b7cc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b7cc:	b480      	push	{r7}
 800b7ce:	b083      	sub	sp, #12
 800b7d0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b7d2:	4b05      	ldr	r3, [pc, #20]	@ (800b7e8 <xTaskGetTickCount+0x1c>)
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b7d8:	687b      	ldr	r3, [r7, #4]
}
 800b7da:	4618      	mov	r0, r3
 800b7dc:	370c      	adds	r7, #12
 800b7de:	46bd      	mov	sp, r7
 800b7e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7e4:	4770      	bx	lr
 800b7e6:	bf00      	nop
 800b7e8:	20001590 	.word	0x20001590

0800b7ec <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b7ec:	b580      	push	{r7, lr}
 800b7ee:	b086      	sub	sp, #24
 800b7f0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b7f2:	2300      	movs	r3, #0
 800b7f4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b7f6:	4b4f      	ldr	r3, [pc, #316]	@ (800b934 <xTaskIncrementTick+0x148>)
 800b7f8:	681b      	ldr	r3, [r3, #0]
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	f040 8090 	bne.w	800b920 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b800:	4b4d      	ldr	r3, [pc, #308]	@ (800b938 <xTaskIncrementTick+0x14c>)
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	3301      	adds	r3, #1
 800b806:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b808:	4a4b      	ldr	r2, [pc, #300]	@ (800b938 <xTaskIncrementTick+0x14c>)
 800b80a:	693b      	ldr	r3, [r7, #16]
 800b80c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b80e:	693b      	ldr	r3, [r7, #16]
 800b810:	2b00      	cmp	r3, #0
 800b812:	d121      	bne.n	800b858 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800b814:	4b49      	ldr	r3, [pc, #292]	@ (800b93c <xTaskIncrementTick+0x150>)
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	681b      	ldr	r3, [r3, #0]
 800b81a:	2b00      	cmp	r3, #0
 800b81c:	d00b      	beq.n	800b836 <xTaskIncrementTick+0x4a>
	__asm volatile
 800b81e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b822:	f383 8811 	msr	BASEPRI, r3
 800b826:	f3bf 8f6f 	isb	sy
 800b82a:	f3bf 8f4f 	dsb	sy
 800b82e:	603b      	str	r3, [r7, #0]
}
 800b830:	bf00      	nop
 800b832:	bf00      	nop
 800b834:	e7fd      	b.n	800b832 <xTaskIncrementTick+0x46>
 800b836:	4b41      	ldr	r3, [pc, #260]	@ (800b93c <xTaskIncrementTick+0x150>)
 800b838:	681b      	ldr	r3, [r3, #0]
 800b83a:	60fb      	str	r3, [r7, #12]
 800b83c:	4b40      	ldr	r3, [pc, #256]	@ (800b940 <xTaskIncrementTick+0x154>)
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	4a3e      	ldr	r2, [pc, #248]	@ (800b93c <xTaskIncrementTick+0x150>)
 800b842:	6013      	str	r3, [r2, #0]
 800b844:	4a3e      	ldr	r2, [pc, #248]	@ (800b940 <xTaskIncrementTick+0x154>)
 800b846:	68fb      	ldr	r3, [r7, #12]
 800b848:	6013      	str	r3, [r2, #0]
 800b84a:	4b3e      	ldr	r3, [pc, #248]	@ (800b944 <xTaskIncrementTick+0x158>)
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	3301      	adds	r3, #1
 800b850:	4a3c      	ldr	r2, [pc, #240]	@ (800b944 <xTaskIncrementTick+0x158>)
 800b852:	6013      	str	r3, [r2, #0]
 800b854:	f000 fae2 	bl	800be1c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b858:	4b3b      	ldr	r3, [pc, #236]	@ (800b948 <xTaskIncrementTick+0x15c>)
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	693a      	ldr	r2, [r7, #16]
 800b85e:	429a      	cmp	r2, r3
 800b860:	d349      	bcc.n	800b8f6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b862:	4b36      	ldr	r3, [pc, #216]	@ (800b93c <xTaskIncrementTick+0x150>)
 800b864:	681b      	ldr	r3, [r3, #0]
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	2b00      	cmp	r3, #0
 800b86a:	d104      	bne.n	800b876 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b86c:	4b36      	ldr	r3, [pc, #216]	@ (800b948 <xTaskIncrementTick+0x15c>)
 800b86e:	f04f 32ff 	mov.w	r2, #4294967295
 800b872:	601a      	str	r2, [r3, #0]
					break;
 800b874:	e03f      	b.n	800b8f6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b876:	4b31      	ldr	r3, [pc, #196]	@ (800b93c <xTaskIncrementTick+0x150>)
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	68db      	ldr	r3, [r3, #12]
 800b87c:	68db      	ldr	r3, [r3, #12]
 800b87e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b880:	68bb      	ldr	r3, [r7, #8]
 800b882:	685b      	ldr	r3, [r3, #4]
 800b884:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b886:	693a      	ldr	r2, [r7, #16]
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	429a      	cmp	r2, r3
 800b88c:	d203      	bcs.n	800b896 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b88e:	4a2e      	ldr	r2, [pc, #184]	@ (800b948 <xTaskIncrementTick+0x15c>)
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b894:	e02f      	b.n	800b8f6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b896:	68bb      	ldr	r3, [r7, #8]
 800b898:	3304      	adds	r3, #4
 800b89a:	4618      	mov	r0, r3
 800b89c:	f7fe fcc4 	bl	800a228 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b8a0:	68bb      	ldr	r3, [r7, #8]
 800b8a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d004      	beq.n	800b8b2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b8a8:	68bb      	ldr	r3, [r7, #8]
 800b8aa:	3318      	adds	r3, #24
 800b8ac:	4618      	mov	r0, r3
 800b8ae:	f7fe fcbb 	bl	800a228 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b8b2:	68bb      	ldr	r3, [r7, #8]
 800b8b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b8b6:	4b25      	ldr	r3, [pc, #148]	@ (800b94c <xTaskIncrementTick+0x160>)
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	429a      	cmp	r2, r3
 800b8bc:	d903      	bls.n	800b8c6 <xTaskIncrementTick+0xda>
 800b8be:	68bb      	ldr	r3, [r7, #8]
 800b8c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b8c2:	4a22      	ldr	r2, [pc, #136]	@ (800b94c <xTaskIncrementTick+0x160>)
 800b8c4:	6013      	str	r3, [r2, #0]
 800b8c6:	68bb      	ldr	r3, [r7, #8]
 800b8c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b8ca:	4613      	mov	r3, r2
 800b8cc:	009b      	lsls	r3, r3, #2
 800b8ce:	4413      	add	r3, r2
 800b8d0:	009b      	lsls	r3, r3, #2
 800b8d2:	4a1f      	ldr	r2, [pc, #124]	@ (800b950 <xTaskIncrementTick+0x164>)
 800b8d4:	441a      	add	r2, r3
 800b8d6:	68bb      	ldr	r3, [r7, #8]
 800b8d8:	3304      	adds	r3, #4
 800b8da:	4619      	mov	r1, r3
 800b8dc:	4610      	mov	r0, r2
 800b8de:	f7fe fc46 	bl	800a16e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b8e2:	68bb      	ldr	r3, [r7, #8]
 800b8e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b8e6:	4b1b      	ldr	r3, [pc, #108]	@ (800b954 <xTaskIncrementTick+0x168>)
 800b8e8:	681b      	ldr	r3, [r3, #0]
 800b8ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b8ec:	429a      	cmp	r2, r3
 800b8ee:	d3b8      	bcc.n	800b862 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800b8f0:	2301      	movs	r3, #1
 800b8f2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b8f4:	e7b5      	b.n	800b862 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b8f6:	4b17      	ldr	r3, [pc, #92]	@ (800b954 <xTaskIncrementTick+0x168>)
 800b8f8:	681b      	ldr	r3, [r3, #0]
 800b8fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b8fc:	4914      	ldr	r1, [pc, #80]	@ (800b950 <xTaskIncrementTick+0x164>)
 800b8fe:	4613      	mov	r3, r2
 800b900:	009b      	lsls	r3, r3, #2
 800b902:	4413      	add	r3, r2
 800b904:	009b      	lsls	r3, r3, #2
 800b906:	440b      	add	r3, r1
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	2b01      	cmp	r3, #1
 800b90c:	d901      	bls.n	800b912 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800b90e:	2301      	movs	r3, #1
 800b910:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800b912:	4b11      	ldr	r3, [pc, #68]	@ (800b958 <xTaskIncrementTick+0x16c>)
 800b914:	681b      	ldr	r3, [r3, #0]
 800b916:	2b00      	cmp	r3, #0
 800b918:	d007      	beq.n	800b92a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800b91a:	2301      	movs	r3, #1
 800b91c:	617b      	str	r3, [r7, #20]
 800b91e:	e004      	b.n	800b92a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800b920:	4b0e      	ldr	r3, [pc, #56]	@ (800b95c <xTaskIncrementTick+0x170>)
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	3301      	adds	r3, #1
 800b926:	4a0d      	ldr	r2, [pc, #52]	@ (800b95c <xTaskIncrementTick+0x170>)
 800b928:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800b92a:	697b      	ldr	r3, [r7, #20]
}
 800b92c:	4618      	mov	r0, r3
 800b92e:	3718      	adds	r7, #24
 800b930:	46bd      	mov	sp, r7
 800b932:	bd80      	pop	{r7, pc}
 800b934:	200015b4 	.word	0x200015b4
 800b938:	20001590 	.word	0x20001590
 800b93c:	20001544 	.word	0x20001544
 800b940:	20001548 	.word	0x20001548
 800b944:	200015a4 	.word	0x200015a4
 800b948:	200015ac 	.word	0x200015ac
 800b94c:	20001594 	.word	0x20001594
 800b950:	200010bc 	.word	0x200010bc
 800b954:	200010b8 	.word	0x200010b8
 800b958:	200015a0 	.word	0x200015a0
 800b95c:	2000159c 	.word	0x2000159c

0800b960 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b960:	b480      	push	{r7}
 800b962:	b085      	sub	sp, #20
 800b964:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b966:	4b2b      	ldr	r3, [pc, #172]	@ (800ba14 <vTaskSwitchContext+0xb4>)
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	d003      	beq.n	800b976 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b96e:	4b2a      	ldr	r3, [pc, #168]	@ (800ba18 <vTaskSwitchContext+0xb8>)
 800b970:	2201      	movs	r2, #1
 800b972:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b974:	e047      	b.n	800ba06 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800b976:	4b28      	ldr	r3, [pc, #160]	@ (800ba18 <vTaskSwitchContext+0xb8>)
 800b978:	2200      	movs	r2, #0
 800b97a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b97c:	4b27      	ldr	r3, [pc, #156]	@ (800ba1c <vTaskSwitchContext+0xbc>)
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	60fb      	str	r3, [r7, #12]
 800b982:	e011      	b.n	800b9a8 <vTaskSwitchContext+0x48>
 800b984:	68fb      	ldr	r3, [r7, #12]
 800b986:	2b00      	cmp	r3, #0
 800b988:	d10b      	bne.n	800b9a2 <vTaskSwitchContext+0x42>
	__asm volatile
 800b98a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b98e:	f383 8811 	msr	BASEPRI, r3
 800b992:	f3bf 8f6f 	isb	sy
 800b996:	f3bf 8f4f 	dsb	sy
 800b99a:	607b      	str	r3, [r7, #4]
}
 800b99c:	bf00      	nop
 800b99e:	bf00      	nop
 800b9a0:	e7fd      	b.n	800b99e <vTaskSwitchContext+0x3e>
 800b9a2:	68fb      	ldr	r3, [r7, #12]
 800b9a4:	3b01      	subs	r3, #1
 800b9a6:	60fb      	str	r3, [r7, #12]
 800b9a8:	491d      	ldr	r1, [pc, #116]	@ (800ba20 <vTaskSwitchContext+0xc0>)
 800b9aa:	68fa      	ldr	r2, [r7, #12]
 800b9ac:	4613      	mov	r3, r2
 800b9ae:	009b      	lsls	r3, r3, #2
 800b9b0:	4413      	add	r3, r2
 800b9b2:	009b      	lsls	r3, r3, #2
 800b9b4:	440b      	add	r3, r1
 800b9b6:	681b      	ldr	r3, [r3, #0]
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d0e3      	beq.n	800b984 <vTaskSwitchContext+0x24>
 800b9bc:	68fa      	ldr	r2, [r7, #12]
 800b9be:	4613      	mov	r3, r2
 800b9c0:	009b      	lsls	r3, r3, #2
 800b9c2:	4413      	add	r3, r2
 800b9c4:	009b      	lsls	r3, r3, #2
 800b9c6:	4a16      	ldr	r2, [pc, #88]	@ (800ba20 <vTaskSwitchContext+0xc0>)
 800b9c8:	4413      	add	r3, r2
 800b9ca:	60bb      	str	r3, [r7, #8]
 800b9cc:	68bb      	ldr	r3, [r7, #8]
 800b9ce:	685b      	ldr	r3, [r3, #4]
 800b9d0:	685a      	ldr	r2, [r3, #4]
 800b9d2:	68bb      	ldr	r3, [r7, #8]
 800b9d4:	605a      	str	r2, [r3, #4]
 800b9d6:	68bb      	ldr	r3, [r7, #8]
 800b9d8:	685a      	ldr	r2, [r3, #4]
 800b9da:	68bb      	ldr	r3, [r7, #8]
 800b9dc:	3308      	adds	r3, #8
 800b9de:	429a      	cmp	r2, r3
 800b9e0:	d104      	bne.n	800b9ec <vTaskSwitchContext+0x8c>
 800b9e2:	68bb      	ldr	r3, [r7, #8]
 800b9e4:	685b      	ldr	r3, [r3, #4]
 800b9e6:	685a      	ldr	r2, [r3, #4]
 800b9e8:	68bb      	ldr	r3, [r7, #8]
 800b9ea:	605a      	str	r2, [r3, #4]
 800b9ec:	68bb      	ldr	r3, [r7, #8]
 800b9ee:	685b      	ldr	r3, [r3, #4]
 800b9f0:	68db      	ldr	r3, [r3, #12]
 800b9f2:	4a0c      	ldr	r2, [pc, #48]	@ (800ba24 <vTaskSwitchContext+0xc4>)
 800b9f4:	6013      	str	r3, [r2, #0]
 800b9f6:	4a09      	ldr	r2, [pc, #36]	@ (800ba1c <vTaskSwitchContext+0xbc>)
 800b9f8:	68fb      	ldr	r3, [r7, #12]
 800b9fa:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b9fc:	4b09      	ldr	r3, [pc, #36]	@ (800ba24 <vTaskSwitchContext+0xc4>)
 800b9fe:	681b      	ldr	r3, [r3, #0]
 800ba00:	3354      	adds	r3, #84	@ 0x54
 800ba02:	4a09      	ldr	r2, [pc, #36]	@ (800ba28 <vTaskSwitchContext+0xc8>)
 800ba04:	6013      	str	r3, [r2, #0]
}
 800ba06:	bf00      	nop
 800ba08:	3714      	adds	r7, #20
 800ba0a:	46bd      	mov	sp, r7
 800ba0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba10:	4770      	bx	lr
 800ba12:	bf00      	nop
 800ba14:	200015b4 	.word	0x200015b4
 800ba18:	200015a0 	.word	0x200015a0
 800ba1c:	20001594 	.word	0x20001594
 800ba20:	200010bc 	.word	0x200010bc
 800ba24:	200010b8 	.word	0x200010b8
 800ba28:	20000034 	.word	0x20000034

0800ba2c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800ba2c:	b580      	push	{r7, lr}
 800ba2e:	b084      	sub	sp, #16
 800ba30:	af00      	add	r7, sp, #0
 800ba32:	6078      	str	r0, [r7, #4]
 800ba34:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d10b      	bne.n	800ba54 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800ba3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba40:	f383 8811 	msr	BASEPRI, r3
 800ba44:	f3bf 8f6f 	isb	sy
 800ba48:	f3bf 8f4f 	dsb	sy
 800ba4c:	60fb      	str	r3, [r7, #12]
}
 800ba4e:	bf00      	nop
 800ba50:	bf00      	nop
 800ba52:	e7fd      	b.n	800ba50 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ba54:	4b07      	ldr	r3, [pc, #28]	@ (800ba74 <vTaskPlaceOnEventList+0x48>)
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	3318      	adds	r3, #24
 800ba5a:	4619      	mov	r1, r3
 800ba5c:	6878      	ldr	r0, [r7, #4]
 800ba5e:	f7fe fbaa 	bl	800a1b6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ba62:	2101      	movs	r1, #1
 800ba64:	6838      	ldr	r0, [r7, #0]
 800ba66:	f000 fb97 	bl	800c198 <prvAddCurrentTaskToDelayedList>
}
 800ba6a:	bf00      	nop
 800ba6c:	3710      	adds	r7, #16
 800ba6e:	46bd      	mov	sp, r7
 800ba70:	bd80      	pop	{r7, pc}
 800ba72:	bf00      	nop
 800ba74:	200010b8 	.word	0x200010b8

0800ba78 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ba78:	b580      	push	{r7, lr}
 800ba7a:	b086      	sub	sp, #24
 800ba7c:	af00      	add	r7, sp, #0
 800ba7e:	60f8      	str	r0, [r7, #12]
 800ba80:	60b9      	str	r1, [r7, #8]
 800ba82:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800ba84:	68fb      	ldr	r3, [r7, #12]
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	d10b      	bne.n	800baa2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800ba8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba8e:	f383 8811 	msr	BASEPRI, r3
 800ba92:	f3bf 8f6f 	isb	sy
 800ba96:	f3bf 8f4f 	dsb	sy
 800ba9a:	617b      	str	r3, [r7, #20]
}
 800ba9c:	bf00      	nop
 800ba9e:	bf00      	nop
 800baa0:	e7fd      	b.n	800ba9e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800baa2:	4b0a      	ldr	r3, [pc, #40]	@ (800bacc <vTaskPlaceOnEventListRestricted+0x54>)
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	3318      	adds	r3, #24
 800baa8:	4619      	mov	r1, r3
 800baaa:	68f8      	ldr	r0, [r7, #12]
 800baac:	f7fe fb5f 	bl	800a16e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d002      	beq.n	800babc <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800bab6:	f04f 33ff 	mov.w	r3, #4294967295
 800baba:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800babc:	6879      	ldr	r1, [r7, #4]
 800babe:	68b8      	ldr	r0, [r7, #8]
 800bac0:	f000 fb6a 	bl	800c198 <prvAddCurrentTaskToDelayedList>
	}
 800bac4:	bf00      	nop
 800bac6:	3718      	adds	r7, #24
 800bac8:	46bd      	mov	sp, r7
 800baca:	bd80      	pop	{r7, pc}
 800bacc:	200010b8 	.word	0x200010b8

0800bad0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800bad0:	b580      	push	{r7, lr}
 800bad2:	b086      	sub	sp, #24
 800bad4:	af00      	add	r7, sp, #0
 800bad6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	68db      	ldr	r3, [r3, #12]
 800badc:	68db      	ldr	r3, [r3, #12]
 800bade:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800bae0:	693b      	ldr	r3, [r7, #16]
 800bae2:	2b00      	cmp	r3, #0
 800bae4:	d10b      	bne.n	800bafe <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800bae6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800baea:	f383 8811 	msr	BASEPRI, r3
 800baee:	f3bf 8f6f 	isb	sy
 800baf2:	f3bf 8f4f 	dsb	sy
 800baf6:	60fb      	str	r3, [r7, #12]
}
 800baf8:	bf00      	nop
 800bafa:	bf00      	nop
 800bafc:	e7fd      	b.n	800bafa <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800bafe:	693b      	ldr	r3, [r7, #16]
 800bb00:	3318      	adds	r3, #24
 800bb02:	4618      	mov	r0, r3
 800bb04:	f7fe fb90 	bl	800a228 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bb08:	4b1d      	ldr	r3, [pc, #116]	@ (800bb80 <xTaskRemoveFromEventList+0xb0>)
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	2b00      	cmp	r3, #0
 800bb0e:	d11d      	bne.n	800bb4c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800bb10:	693b      	ldr	r3, [r7, #16]
 800bb12:	3304      	adds	r3, #4
 800bb14:	4618      	mov	r0, r3
 800bb16:	f7fe fb87 	bl	800a228 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800bb1a:	693b      	ldr	r3, [r7, #16]
 800bb1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bb1e:	4b19      	ldr	r3, [pc, #100]	@ (800bb84 <xTaskRemoveFromEventList+0xb4>)
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	429a      	cmp	r2, r3
 800bb24:	d903      	bls.n	800bb2e <xTaskRemoveFromEventList+0x5e>
 800bb26:	693b      	ldr	r3, [r7, #16]
 800bb28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb2a:	4a16      	ldr	r2, [pc, #88]	@ (800bb84 <xTaskRemoveFromEventList+0xb4>)
 800bb2c:	6013      	str	r3, [r2, #0]
 800bb2e:	693b      	ldr	r3, [r7, #16]
 800bb30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bb32:	4613      	mov	r3, r2
 800bb34:	009b      	lsls	r3, r3, #2
 800bb36:	4413      	add	r3, r2
 800bb38:	009b      	lsls	r3, r3, #2
 800bb3a:	4a13      	ldr	r2, [pc, #76]	@ (800bb88 <xTaskRemoveFromEventList+0xb8>)
 800bb3c:	441a      	add	r2, r3
 800bb3e:	693b      	ldr	r3, [r7, #16]
 800bb40:	3304      	adds	r3, #4
 800bb42:	4619      	mov	r1, r3
 800bb44:	4610      	mov	r0, r2
 800bb46:	f7fe fb12 	bl	800a16e <vListInsertEnd>
 800bb4a:	e005      	b.n	800bb58 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800bb4c:	693b      	ldr	r3, [r7, #16]
 800bb4e:	3318      	adds	r3, #24
 800bb50:	4619      	mov	r1, r3
 800bb52:	480e      	ldr	r0, [pc, #56]	@ (800bb8c <xTaskRemoveFromEventList+0xbc>)
 800bb54:	f7fe fb0b 	bl	800a16e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800bb58:	693b      	ldr	r3, [r7, #16]
 800bb5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bb5c:	4b0c      	ldr	r3, [pc, #48]	@ (800bb90 <xTaskRemoveFromEventList+0xc0>)
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb62:	429a      	cmp	r2, r3
 800bb64:	d905      	bls.n	800bb72 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800bb66:	2301      	movs	r3, #1
 800bb68:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800bb6a:	4b0a      	ldr	r3, [pc, #40]	@ (800bb94 <xTaskRemoveFromEventList+0xc4>)
 800bb6c:	2201      	movs	r2, #1
 800bb6e:	601a      	str	r2, [r3, #0]
 800bb70:	e001      	b.n	800bb76 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800bb72:	2300      	movs	r3, #0
 800bb74:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800bb76:	697b      	ldr	r3, [r7, #20]
}
 800bb78:	4618      	mov	r0, r3
 800bb7a:	3718      	adds	r7, #24
 800bb7c:	46bd      	mov	sp, r7
 800bb7e:	bd80      	pop	{r7, pc}
 800bb80:	200015b4 	.word	0x200015b4
 800bb84:	20001594 	.word	0x20001594
 800bb88:	200010bc 	.word	0x200010bc
 800bb8c:	2000154c 	.word	0x2000154c
 800bb90:	200010b8 	.word	0x200010b8
 800bb94:	200015a0 	.word	0x200015a0

0800bb98 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800bb98:	b480      	push	{r7}
 800bb9a:	b083      	sub	sp, #12
 800bb9c:	af00      	add	r7, sp, #0
 800bb9e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800bba0:	4b06      	ldr	r3, [pc, #24]	@ (800bbbc <vTaskInternalSetTimeOutState+0x24>)
 800bba2:	681a      	ldr	r2, [r3, #0]
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800bba8:	4b05      	ldr	r3, [pc, #20]	@ (800bbc0 <vTaskInternalSetTimeOutState+0x28>)
 800bbaa:	681a      	ldr	r2, [r3, #0]
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	605a      	str	r2, [r3, #4]
}
 800bbb0:	bf00      	nop
 800bbb2:	370c      	adds	r7, #12
 800bbb4:	46bd      	mov	sp, r7
 800bbb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbba:	4770      	bx	lr
 800bbbc:	200015a4 	.word	0x200015a4
 800bbc0:	20001590 	.word	0x20001590

0800bbc4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800bbc4:	b580      	push	{r7, lr}
 800bbc6:	b088      	sub	sp, #32
 800bbc8:	af00      	add	r7, sp, #0
 800bbca:	6078      	str	r0, [r7, #4]
 800bbcc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d10b      	bne.n	800bbec <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800bbd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbd8:	f383 8811 	msr	BASEPRI, r3
 800bbdc:	f3bf 8f6f 	isb	sy
 800bbe0:	f3bf 8f4f 	dsb	sy
 800bbe4:	613b      	str	r3, [r7, #16]
}
 800bbe6:	bf00      	nop
 800bbe8:	bf00      	nop
 800bbea:	e7fd      	b.n	800bbe8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800bbec:	683b      	ldr	r3, [r7, #0]
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d10b      	bne.n	800bc0a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800bbf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbf6:	f383 8811 	msr	BASEPRI, r3
 800bbfa:	f3bf 8f6f 	isb	sy
 800bbfe:	f3bf 8f4f 	dsb	sy
 800bc02:	60fb      	str	r3, [r7, #12]
}
 800bc04:	bf00      	nop
 800bc06:	bf00      	nop
 800bc08:	e7fd      	b.n	800bc06 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800bc0a:	f000 ffa5 	bl	800cb58 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800bc0e:	4b1d      	ldr	r3, [pc, #116]	@ (800bc84 <xTaskCheckForTimeOut+0xc0>)
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	685b      	ldr	r3, [r3, #4]
 800bc18:	69ba      	ldr	r2, [r7, #24]
 800bc1a:	1ad3      	subs	r3, r2, r3
 800bc1c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800bc1e:	683b      	ldr	r3, [r7, #0]
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc26:	d102      	bne.n	800bc2e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800bc28:	2300      	movs	r3, #0
 800bc2a:	61fb      	str	r3, [r7, #28]
 800bc2c:	e023      	b.n	800bc76 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	681a      	ldr	r2, [r3, #0]
 800bc32:	4b15      	ldr	r3, [pc, #84]	@ (800bc88 <xTaskCheckForTimeOut+0xc4>)
 800bc34:	681b      	ldr	r3, [r3, #0]
 800bc36:	429a      	cmp	r2, r3
 800bc38:	d007      	beq.n	800bc4a <xTaskCheckForTimeOut+0x86>
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	685b      	ldr	r3, [r3, #4]
 800bc3e:	69ba      	ldr	r2, [r7, #24]
 800bc40:	429a      	cmp	r2, r3
 800bc42:	d302      	bcc.n	800bc4a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800bc44:	2301      	movs	r3, #1
 800bc46:	61fb      	str	r3, [r7, #28]
 800bc48:	e015      	b.n	800bc76 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800bc4a:	683b      	ldr	r3, [r7, #0]
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	697a      	ldr	r2, [r7, #20]
 800bc50:	429a      	cmp	r2, r3
 800bc52:	d20b      	bcs.n	800bc6c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800bc54:	683b      	ldr	r3, [r7, #0]
 800bc56:	681a      	ldr	r2, [r3, #0]
 800bc58:	697b      	ldr	r3, [r7, #20]
 800bc5a:	1ad2      	subs	r2, r2, r3
 800bc5c:	683b      	ldr	r3, [r7, #0]
 800bc5e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800bc60:	6878      	ldr	r0, [r7, #4]
 800bc62:	f7ff ff99 	bl	800bb98 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800bc66:	2300      	movs	r3, #0
 800bc68:	61fb      	str	r3, [r7, #28]
 800bc6a:	e004      	b.n	800bc76 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800bc6c:	683b      	ldr	r3, [r7, #0]
 800bc6e:	2200      	movs	r2, #0
 800bc70:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800bc72:	2301      	movs	r3, #1
 800bc74:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800bc76:	f000 ffa1 	bl	800cbbc <vPortExitCritical>

	return xReturn;
 800bc7a:	69fb      	ldr	r3, [r7, #28]
}
 800bc7c:	4618      	mov	r0, r3
 800bc7e:	3720      	adds	r7, #32
 800bc80:	46bd      	mov	sp, r7
 800bc82:	bd80      	pop	{r7, pc}
 800bc84:	20001590 	.word	0x20001590
 800bc88:	200015a4 	.word	0x200015a4

0800bc8c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800bc8c:	b480      	push	{r7}
 800bc8e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800bc90:	4b03      	ldr	r3, [pc, #12]	@ (800bca0 <vTaskMissedYield+0x14>)
 800bc92:	2201      	movs	r2, #1
 800bc94:	601a      	str	r2, [r3, #0]
}
 800bc96:	bf00      	nop
 800bc98:	46bd      	mov	sp, r7
 800bc9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc9e:	4770      	bx	lr
 800bca0:	200015a0 	.word	0x200015a0

0800bca4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800bca4:	b580      	push	{r7, lr}
 800bca6:	b082      	sub	sp, #8
 800bca8:	af00      	add	r7, sp, #0
 800bcaa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800bcac:	f000 f852 	bl	800bd54 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800bcb0:	4b06      	ldr	r3, [pc, #24]	@ (800bccc <prvIdleTask+0x28>)
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	2b01      	cmp	r3, #1
 800bcb6:	d9f9      	bls.n	800bcac <prvIdleTask+0x8>
			{
				taskYIELD();
 800bcb8:	4b05      	ldr	r3, [pc, #20]	@ (800bcd0 <prvIdleTask+0x2c>)
 800bcba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bcbe:	601a      	str	r2, [r3, #0]
 800bcc0:	f3bf 8f4f 	dsb	sy
 800bcc4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800bcc8:	e7f0      	b.n	800bcac <prvIdleTask+0x8>
 800bcca:	bf00      	nop
 800bccc:	200010bc 	.word	0x200010bc
 800bcd0:	e000ed04 	.word	0xe000ed04

0800bcd4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800bcd4:	b580      	push	{r7, lr}
 800bcd6:	b082      	sub	sp, #8
 800bcd8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bcda:	2300      	movs	r3, #0
 800bcdc:	607b      	str	r3, [r7, #4]
 800bcde:	e00c      	b.n	800bcfa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800bce0:	687a      	ldr	r2, [r7, #4]
 800bce2:	4613      	mov	r3, r2
 800bce4:	009b      	lsls	r3, r3, #2
 800bce6:	4413      	add	r3, r2
 800bce8:	009b      	lsls	r3, r3, #2
 800bcea:	4a12      	ldr	r2, [pc, #72]	@ (800bd34 <prvInitialiseTaskLists+0x60>)
 800bcec:	4413      	add	r3, r2
 800bcee:	4618      	mov	r0, r3
 800bcf0:	f7fe fa10 	bl	800a114 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	3301      	adds	r3, #1
 800bcf8:	607b      	str	r3, [r7, #4]
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	2b37      	cmp	r3, #55	@ 0x37
 800bcfe:	d9ef      	bls.n	800bce0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800bd00:	480d      	ldr	r0, [pc, #52]	@ (800bd38 <prvInitialiseTaskLists+0x64>)
 800bd02:	f7fe fa07 	bl	800a114 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800bd06:	480d      	ldr	r0, [pc, #52]	@ (800bd3c <prvInitialiseTaskLists+0x68>)
 800bd08:	f7fe fa04 	bl	800a114 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800bd0c:	480c      	ldr	r0, [pc, #48]	@ (800bd40 <prvInitialiseTaskLists+0x6c>)
 800bd0e:	f7fe fa01 	bl	800a114 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800bd12:	480c      	ldr	r0, [pc, #48]	@ (800bd44 <prvInitialiseTaskLists+0x70>)
 800bd14:	f7fe f9fe 	bl	800a114 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800bd18:	480b      	ldr	r0, [pc, #44]	@ (800bd48 <prvInitialiseTaskLists+0x74>)
 800bd1a:	f7fe f9fb 	bl	800a114 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800bd1e:	4b0b      	ldr	r3, [pc, #44]	@ (800bd4c <prvInitialiseTaskLists+0x78>)
 800bd20:	4a05      	ldr	r2, [pc, #20]	@ (800bd38 <prvInitialiseTaskLists+0x64>)
 800bd22:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800bd24:	4b0a      	ldr	r3, [pc, #40]	@ (800bd50 <prvInitialiseTaskLists+0x7c>)
 800bd26:	4a05      	ldr	r2, [pc, #20]	@ (800bd3c <prvInitialiseTaskLists+0x68>)
 800bd28:	601a      	str	r2, [r3, #0]
}
 800bd2a:	bf00      	nop
 800bd2c:	3708      	adds	r7, #8
 800bd2e:	46bd      	mov	sp, r7
 800bd30:	bd80      	pop	{r7, pc}
 800bd32:	bf00      	nop
 800bd34:	200010bc 	.word	0x200010bc
 800bd38:	2000151c 	.word	0x2000151c
 800bd3c:	20001530 	.word	0x20001530
 800bd40:	2000154c 	.word	0x2000154c
 800bd44:	20001560 	.word	0x20001560
 800bd48:	20001578 	.word	0x20001578
 800bd4c:	20001544 	.word	0x20001544
 800bd50:	20001548 	.word	0x20001548

0800bd54 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800bd54:	b580      	push	{r7, lr}
 800bd56:	b082      	sub	sp, #8
 800bd58:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bd5a:	e019      	b.n	800bd90 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800bd5c:	f000 fefc 	bl	800cb58 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bd60:	4b10      	ldr	r3, [pc, #64]	@ (800bda4 <prvCheckTasksWaitingTermination+0x50>)
 800bd62:	68db      	ldr	r3, [r3, #12]
 800bd64:	68db      	ldr	r3, [r3, #12]
 800bd66:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	3304      	adds	r3, #4
 800bd6c:	4618      	mov	r0, r3
 800bd6e:	f7fe fa5b 	bl	800a228 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800bd72:	4b0d      	ldr	r3, [pc, #52]	@ (800bda8 <prvCheckTasksWaitingTermination+0x54>)
 800bd74:	681b      	ldr	r3, [r3, #0]
 800bd76:	3b01      	subs	r3, #1
 800bd78:	4a0b      	ldr	r2, [pc, #44]	@ (800bda8 <prvCheckTasksWaitingTermination+0x54>)
 800bd7a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800bd7c:	4b0b      	ldr	r3, [pc, #44]	@ (800bdac <prvCheckTasksWaitingTermination+0x58>)
 800bd7e:	681b      	ldr	r3, [r3, #0]
 800bd80:	3b01      	subs	r3, #1
 800bd82:	4a0a      	ldr	r2, [pc, #40]	@ (800bdac <prvCheckTasksWaitingTermination+0x58>)
 800bd84:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800bd86:	f000 ff19 	bl	800cbbc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800bd8a:	6878      	ldr	r0, [r7, #4]
 800bd8c:	f000 f810 	bl	800bdb0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bd90:	4b06      	ldr	r3, [pc, #24]	@ (800bdac <prvCheckTasksWaitingTermination+0x58>)
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	2b00      	cmp	r3, #0
 800bd96:	d1e1      	bne.n	800bd5c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800bd98:	bf00      	nop
 800bd9a:	bf00      	nop
 800bd9c:	3708      	adds	r7, #8
 800bd9e:	46bd      	mov	sp, r7
 800bda0:	bd80      	pop	{r7, pc}
 800bda2:	bf00      	nop
 800bda4:	20001560 	.word	0x20001560
 800bda8:	2000158c 	.word	0x2000158c
 800bdac:	20001574 	.word	0x20001574

0800bdb0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800bdb0:	b580      	push	{r7, lr}
 800bdb2:	b084      	sub	sp, #16
 800bdb4:	af00      	add	r7, sp, #0
 800bdb6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	3354      	adds	r3, #84	@ 0x54
 800bdbc:	4618      	mov	r0, r3
 800bdbe:	f001 ff8f 	bl	800dce0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d108      	bne.n	800bdde <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bdd0:	4618      	mov	r0, r3
 800bdd2:	f001 f8b7 	bl	800cf44 <vPortFree>
				vPortFree( pxTCB );
 800bdd6:	6878      	ldr	r0, [r7, #4]
 800bdd8:	f001 f8b4 	bl	800cf44 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800bddc:	e019      	b.n	800be12 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800bde4:	2b01      	cmp	r3, #1
 800bde6:	d103      	bne.n	800bdf0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800bde8:	6878      	ldr	r0, [r7, #4]
 800bdea:	f001 f8ab 	bl	800cf44 <vPortFree>
	}
 800bdee:	e010      	b.n	800be12 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800bdf6:	2b02      	cmp	r3, #2
 800bdf8:	d00b      	beq.n	800be12 <prvDeleteTCB+0x62>
	__asm volatile
 800bdfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bdfe:	f383 8811 	msr	BASEPRI, r3
 800be02:	f3bf 8f6f 	isb	sy
 800be06:	f3bf 8f4f 	dsb	sy
 800be0a:	60fb      	str	r3, [r7, #12]
}
 800be0c:	bf00      	nop
 800be0e:	bf00      	nop
 800be10:	e7fd      	b.n	800be0e <prvDeleteTCB+0x5e>
	}
 800be12:	bf00      	nop
 800be14:	3710      	adds	r7, #16
 800be16:	46bd      	mov	sp, r7
 800be18:	bd80      	pop	{r7, pc}
	...

0800be1c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800be1c:	b480      	push	{r7}
 800be1e:	b083      	sub	sp, #12
 800be20:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800be22:	4b0c      	ldr	r3, [pc, #48]	@ (800be54 <prvResetNextTaskUnblockTime+0x38>)
 800be24:	681b      	ldr	r3, [r3, #0]
 800be26:	681b      	ldr	r3, [r3, #0]
 800be28:	2b00      	cmp	r3, #0
 800be2a:	d104      	bne.n	800be36 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800be2c:	4b0a      	ldr	r3, [pc, #40]	@ (800be58 <prvResetNextTaskUnblockTime+0x3c>)
 800be2e:	f04f 32ff 	mov.w	r2, #4294967295
 800be32:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800be34:	e008      	b.n	800be48 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800be36:	4b07      	ldr	r3, [pc, #28]	@ (800be54 <prvResetNextTaskUnblockTime+0x38>)
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	68db      	ldr	r3, [r3, #12]
 800be3c:	68db      	ldr	r3, [r3, #12]
 800be3e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	685b      	ldr	r3, [r3, #4]
 800be44:	4a04      	ldr	r2, [pc, #16]	@ (800be58 <prvResetNextTaskUnblockTime+0x3c>)
 800be46:	6013      	str	r3, [r2, #0]
}
 800be48:	bf00      	nop
 800be4a:	370c      	adds	r7, #12
 800be4c:	46bd      	mov	sp, r7
 800be4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be52:	4770      	bx	lr
 800be54:	20001544 	.word	0x20001544
 800be58:	200015ac 	.word	0x200015ac

0800be5c <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800be5c:	b480      	push	{r7}
 800be5e:	b083      	sub	sp, #12
 800be60:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800be62:	4b05      	ldr	r3, [pc, #20]	@ (800be78 <xTaskGetCurrentTaskHandle+0x1c>)
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	607b      	str	r3, [r7, #4]

		return xReturn;
 800be68:	687b      	ldr	r3, [r7, #4]
	}
 800be6a:	4618      	mov	r0, r3
 800be6c:	370c      	adds	r7, #12
 800be6e:	46bd      	mov	sp, r7
 800be70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be74:	4770      	bx	lr
 800be76:	bf00      	nop
 800be78:	200010b8 	.word	0x200010b8

0800be7c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800be7c:	b480      	push	{r7}
 800be7e:	b083      	sub	sp, #12
 800be80:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800be82:	4b0b      	ldr	r3, [pc, #44]	@ (800beb0 <xTaskGetSchedulerState+0x34>)
 800be84:	681b      	ldr	r3, [r3, #0]
 800be86:	2b00      	cmp	r3, #0
 800be88:	d102      	bne.n	800be90 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800be8a:	2301      	movs	r3, #1
 800be8c:	607b      	str	r3, [r7, #4]
 800be8e:	e008      	b.n	800bea2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800be90:	4b08      	ldr	r3, [pc, #32]	@ (800beb4 <xTaskGetSchedulerState+0x38>)
 800be92:	681b      	ldr	r3, [r3, #0]
 800be94:	2b00      	cmp	r3, #0
 800be96:	d102      	bne.n	800be9e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800be98:	2302      	movs	r3, #2
 800be9a:	607b      	str	r3, [r7, #4]
 800be9c:	e001      	b.n	800bea2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800be9e:	2300      	movs	r3, #0
 800bea0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800bea2:	687b      	ldr	r3, [r7, #4]
	}
 800bea4:	4618      	mov	r0, r3
 800bea6:	370c      	adds	r7, #12
 800bea8:	46bd      	mov	sp, r7
 800beaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beae:	4770      	bx	lr
 800beb0:	20001598 	.word	0x20001598
 800beb4:	200015b4 	.word	0x200015b4

0800beb8 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800beb8:	b580      	push	{r7, lr}
 800beba:	b084      	sub	sp, #16
 800bebc:	af00      	add	r7, sp, #0
 800bebe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800bec4:	2300      	movs	r3, #0
 800bec6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	2b00      	cmp	r3, #0
 800becc:	d051      	beq.n	800bf72 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800bece:	68bb      	ldr	r3, [r7, #8]
 800bed0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bed2:	4b2a      	ldr	r3, [pc, #168]	@ (800bf7c <xTaskPriorityInherit+0xc4>)
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bed8:	429a      	cmp	r2, r3
 800beda:	d241      	bcs.n	800bf60 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800bedc:	68bb      	ldr	r3, [r7, #8]
 800bede:	699b      	ldr	r3, [r3, #24]
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	db06      	blt.n	800bef2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bee4:	4b25      	ldr	r3, [pc, #148]	@ (800bf7c <xTaskPriorityInherit+0xc4>)
 800bee6:	681b      	ldr	r3, [r3, #0]
 800bee8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800beea:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800beee:	68bb      	ldr	r3, [r7, #8]
 800bef0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800bef2:	68bb      	ldr	r3, [r7, #8]
 800bef4:	6959      	ldr	r1, [r3, #20]
 800bef6:	68bb      	ldr	r3, [r7, #8]
 800bef8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800befa:	4613      	mov	r3, r2
 800befc:	009b      	lsls	r3, r3, #2
 800befe:	4413      	add	r3, r2
 800bf00:	009b      	lsls	r3, r3, #2
 800bf02:	4a1f      	ldr	r2, [pc, #124]	@ (800bf80 <xTaskPriorityInherit+0xc8>)
 800bf04:	4413      	add	r3, r2
 800bf06:	4299      	cmp	r1, r3
 800bf08:	d122      	bne.n	800bf50 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bf0a:	68bb      	ldr	r3, [r7, #8]
 800bf0c:	3304      	adds	r3, #4
 800bf0e:	4618      	mov	r0, r3
 800bf10:	f7fe f98a 	bl	800a228 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800bf14:	4b19      	ldr	r3, [pc, #100]	@ (800bf7c <xTaskPriorityInherit+0xc4>)
 800bf16:	681b      	ldr	r3, [r3, #0]
 800bf18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bf1a:	68bb      	ldr	r3, [r7, #8]
 800bf1c:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800bf1e:	68bb      	ldr	r3, [r7, #8]
 800bf20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bf22:	4b18      	ldr	r3, [pc, #96]	@ (800bf84 <xTaskPriorityInherit+0xcc>)
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	429a      	cmp	r2, r3
 800bf28:	d903      	bls.n	800bf32 <xTaskPriorityInherit+0x7a>
 800bf2a:	68bb      	ldr	r3, [r7, #8]
 800bf2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf2e:	4a15      	ldr	r2, [pc, #84]	@ (800bf84 <xTaskPriorityInherit+0xcc>)
 800bf30:	6013      	str	r3, [r2, #0]
 800bf32:	68bb      	ldr	r3, [r7, #8]
 800bf34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bf36:	4613      	mov	r3, r2
 800bf38:	009b      	lsls	r3, r3, #2
 800bf3a:	4413      	add	r3, r2
 800bf3c:	009b      	lsls	r3, r3, #2
 800bf3e:	4a10      	ldr	r2, [pc, #64]	@ (800bf80 <xTaskPriorityInherit+0xc8>)
 800bf40:	441a      	add	r2, r3
 800bf42:	68bb      	ldr	r3, [r7, #8]
 800bf44:	3304      	adds	r3, #4
 800bf46:	4619      	mov	r1, r3
 800bf48:	4610      	mov	r0, r2
 800bf4a:	f7fe f910 	bl	800a16e <vListInsertEnd>
 800bf4e:	e004      	b.n	800bf5a <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800bf50:	4b0a      	ldr	r3, [pc, #40]	@ (800bf7c <xTaskPriorityInherit+0xc4>)
 800bf52:	681b      	ldr	r3, [r3, #0]
 800bf54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bf56:	68bb      	ldr	r3, [r7, #8]
 800bf58:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800bf5a:	2301      	movs	r3, #1
 800bf5c:	60fb      	str	r3, [r7, #12]
 800bf5e:	e008      	b.n	800bf72 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800bf60:	68bb      	ldr	r3, [r7, #8]
 800bf62:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800bf64:	4b05      	ldr	r3, [pc, #20]	@ (800bf7c <xTaskPriorityInherit+0xc4>)
 800bf66:	681b      	ldr	r3, [r3, #0]
 800bf68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf6a:	429a      	cmp	r2, r3
 800bf6c:	d201      	bcs.n	800bf72 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800bf6e:	2301      	movs	r3, #1
 800bf70:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800bf72:	68fb      	ldr	r3, [r7, #12]
	}
 800bf74:	4618      	mov	r0, r3
 800bf76:	3710      	adds	r7, #16
 800bf78:	46bd      	mov	sp, r7
 800bf7a:	bd80      	pop	{r7, pc}
 800bf7c:	200010b8 	.word	0x200010b8
 800bf80:	200010bc 	.word	0x200010bc
 800bf84:	20001594 	.word	0x20001594

0800bf88 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800bf88:	b580      	push	{r7, lr}
 800bf8a:	b086      	sub	sp, #24
 800bf8c:	af00      	add	r7, sp, #0
 800bf8e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800bf94:	2300      	movs	r3, #0
 800bf96:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	2b00      	cmp	r3, #0
 800bf9c:	d058      	beq.n	800c050 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800bf9e:	4b2f      	ldr	r3, [pc, #188]	@ (800c05c <xTaskPriorityDisinherit+0xd4>)
 800bfa0:	681b      	ldr	r3, [r3, #0]
 800bfa2:	693a      	ldr	r2, [r7, #16]
 800bfa4:	429a      	cmp	r2, r3
 800bfa6:	d00b      	beq.n	800bfc0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800bfa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bfac:	f383 8811 	msr	BASEPRI, r3
 800bfb0:	f3bf 8f6f 	isb	sy
 800bfb4:	f3bf 8f4f 	dsb	sy
 800bfb8:	60fb      	str	r3, [r7, #12]
}
 800bfba:	bf00      	nop
 800bfbc:	bf00      	nop
 800bfbe:	e7fd      	b.n	800bfbc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800bfc0:	693b      	ldr	r3, [r7, #16]
 800bfc2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bfc4:	2b00      	cmp	r3, #0
 800bfc6:	d10b      	bne.n	800bfe0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800bfc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bfcc:	f383 8811 	msr	BASEPRI, r3
 800bfd0:	f3bf 8f6f 	isb	sy
 800bfd4:	f3bf 8f4f 	dsb	sy
 800bfd8:	60bb      	str	r3, [r7, #8]
}
 800bfda:	bf00      	nop
 800bfdc:	bf00      	nop
 800bfde:	e7fd      	b.n	800bfdc <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800bfe0:	693b      	ldr	r3, [r7, #16]
 800bfe2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bfe4:	1e5a      	subs	r2, r3, #1
 800bfe6:	693b      	ldr	r3, [r7, #16]
 800bfe8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800bfea:	693b      	ldr	r3, [r7, #16]
 800bfec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bfee:	693b      	ldr	r3, [r7, #16]
 800bff0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bff2:	429a      	cmp	r2, r3
 800bff4:	d02c      	beq.n	800c050 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800bff6:	693b      	ldr	r3, [r7, #16]
 800bff8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	d128      	bne.n	800c050 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bffe:	693b      	ldr	r3, [r7, #16]
 800c000:	3304      	adds	r3, #4
 800c002:	4618      	mov	r0, r3
 800c004:	f7fe f910 	bl	800a228 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c008:	693b      	ldr	r3, [r7, #16]
 800c00a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c00c:	693b      	ldr	r3, [r7, #16]
 800c00e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c010:	693b      	ldr	r3, [r7, #16]
 800c012:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c014:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800c018:	693b      	ldr	r3, [r7, #16]
 800c01a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c01c:	693b      	ldr	r3, [r7, #16]
 800c01e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c020:	4b0f      	ldr	r3, [pc, #60]	@ (800c060 <xTaskPriorityDisinherit+0xd8>)
 800c022:	681b      	ldr	r3, [r3, #0]
 800c024:	429a      	cmp	r2, r3
 800c026:	d903      	bls.n	800c030 <xTaskPriorityDisinherit+0xa8>
 800c028:	693b      	ldr	r3, [r7, #16]
 800c02a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c02c:	4a0c      	ldr	r2, [pc, #48]	@ (800c060 <xTaskPriorityDisinherit+0xd8>)
 800c02e:	6013      	str	r3, [r2, #0]
 800c030:	693b      	ldr	r3, [r7, #16]
 800c032:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c034:	4613      	mov	r3, r2
 800c036:	009b      	lsls	r3, r3, #2
 800c038:	4413      	add	r3, r2
 800c03a:	009b      	lsls	r3, r3, #2
 800c03c:	4a09      	ldr	r2, [pc, #36]	@ (800c064 <xTaskPriorityDisinherit+0xdc>)
 800c03e:	441a      	add	r2, r3
 800c040:	693b      	ldr	r3, [r7, #16]
 800c042:	3304      	adds	r3, #4
 800c044:	4619      	mov	r1, r3
 800c046:	4610      	mov	r0, r2
 800c048:	f7fe f891 	bl	800a16e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c04c:	2301      	movs	r3, #1
 800c04e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c050:	697b      	ldr	r3, [r7, #20]
	}
 800c052:	4618      	mov	r0, r3
 800c054:	3718      	adds	r7, #24
 800c056:	46bd      	mov	sp, r7
 800c058:	bd80      	pop	{r7, pc}
 800c05a:	bf00      	nop
 800c05c:	200010b8 	.word	0x200010b8
 800c060:	20001594 	.word	0x20001594
 800c064:	200010bc 	.word	0x200010bc

0800c068 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800c068:	b580      	push	{r7, lr}
 800c06a:	b088      	sub	sp, #32
 800c06c:	af00      	add	r7, sp, #0
 800c06e:	6078      	str	r0, [r7, #4]
 800c070:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800c076:	2301      	movs	r3, #1
 800c078:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	2b00      	cmp	r3, #0
 800c07e:	d06c      	beq.n	800c15a <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800c080:	69bb      	ldr	r3, [r7, #24]
 800c082:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c084:	2b00      	cmp	r3, #0
 800c086:	d10b      	bne.n	800c0a0 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800c088:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c08c:	f383 8811 	msr	BASEPRI, r3
 800c090:	f3bf 8f6f 	isb	sy
 800c094:	f3bf 8f4f 	dsb	sy
 800c098:	60fb      	str	r3, [r7, #12]
}
 800c09a:	bf00      	nop
 800c09c:	bf00      	nop
 800c09e:	e7fd      	b.n	800c09c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800c0a0:	69bb      	ldr	r3, [r7, #24]
 800c0a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c0a4:	683a      	ldr	r2, [r7, #0]
 800c0a6:	429a      	cmp	r2, r3
 800c0a8:	d902      	bls.n	800c0b0 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800c0aa:	683b      	ldr	r3, [r7, #0]
 800c0ac:	61fb      	str	r3, [r7, #28]
 800c0ae:	e002      	b.n	800c0b6 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800c0b0:	69bb      	ldr	r3, [r7, #24]
 800c0b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c0b4:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800c0b6:	69bb      	ldr	r3, [r7, #24]
 800c0b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c0ba:	69fa      	ldr	r2, [r7, #28]
 800c0bc:	429a      	cmp	r2, r3
 800c0be:	d04c      	beq.n	800c15a <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800c0c0:	69bb      	ldr	r3, [r7, #24]
 800c0c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c0c4:	697a      	ldr	r2, [r7, #20]
 800c0c6:	429a      	cmp	r2, r3
 800c0c8:	d147      	bne.n	800c15a <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800c0ca:	4b26      	ldr	r3, [pc, #152]	@ (800c164 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800c0cc:	681b      	ldr	r3, [r3, #0]
 800c0ce:	69ba      	ldr	r2, [r7, #24]
 800c0d0:	429a      	cmp	r2, r3
 800c0d2:	d10b      	bne.n	800c0ec <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800c0d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0d8:	f383 8811 	msr	BASEPRI, r3
 800c0dc:	f3bf 8f6f 	isb	sy
 800c0e0:	f3bf 8f4f 	dsb	sy
 800c0e4:	60bb      	str	r3, [r7, #8]
}
 800c0e6:	bf00      	nop
 800c0e8:	bf00      	nop
 800c0ea:	e7fd      	b.n	800c0e8 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800c0ec:	69bb      	ldr	r3, [r7, #24]
 800c0ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c0f0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800c0f2:	69bb      	ldr	r3, [r7, #24]
 800c0f4:	69fa      	ldr	r2, [r7, #28]
 800c0f6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800c0f8:	69bb      	ldr	r3, [r7, #24]
 800c0fa:	699b      	ldr	r3, [r3, #24]
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	db04      	blt.n	800c10a <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c100:	69fb      	ldr	r3, [r7, #28]
 800c102:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800c106:	69bb      	ldr	r3, [r7, #24]
 800c108:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800c10a:	69bb      	ldr	r3, [r7, #24]
 800c10c:	6959      	ldr	r1, [r3, #20]
 800c10e:	693a      	ldr	r2, [r7, #16]
 800c110:	4613      	mov	r3, r2
 800c112:	009b      	lsls	r3, r3, #2
 800c114:	4413      	add	r3, r2
 800c116:	009b      	lsls	r3, r3, #2
 800c118:	4a13      	ldr	r2, [pc, #76]	@ (800c168 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800c11a:	4413      	add	r3, r2
 800c11c:	4299      	cmp	r1, r3
 800c11e:	d11c      	bne.n	800c15a <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c120:	69bb      	ldr	r3, [r7, #24]
 800c122:	3304      	adds	r3, #4
 800c124:	4618      	mov	r0, r3
 800c126:	f7fe f87f 	bl	800a228 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800c12a:	69bb      	ldr	r3, [r7, #24]
 800c12c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c12e:	4b0f      	ldr	r3, [pc, #60]	@ (800c16c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800c130:	681b      	ldr	r3, [r3, #0]
 800c132:	429a      	cmp	r2, r3
 800c134:	d903      	bls.n	800c13e <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800c136:	69bb      	ldr	r3, [r7, #24]
 800c138:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c13a:	4a0c      	ldr	r2, [pc, #48]	@ (800c16c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800c13c:	6013      	str	r3, [r2, #0]
 800c13e:	69bb      	ldr	r3, [r7, #24]
 800c140:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c142:	4613      	mov	r3, r2
 800c144:	009b      	lsls	r3, r3, #2
 800c146:	4413      	add	r3, r2
 800c148:	009b      	lsls	r3, r3, #2
 800c14a:	4a07      	ldr	r2, [pc, #28]	@ (800c168 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800c14c:	441a      	add	r2, r3
 800c14e:	69bb      	ldr	r3, [r7, #24]
 800c150:	3304      	adds	r3, #4
 800c152:	4619      	mov	r1, r3
 800c154:	4610      	mov	r0, r2
 800c156:	f7fe f80a 	bl	800a16e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c15a:	bf00      	nop
 800c15c:	3720      	adds	r7, #32
 800c15e:	46bd      	mov	sp, r7
 800c160:	bd80      	pop	{r7, pc}
 800c162:	bf00      	nop
 800c164:	200010b8 	.word	0x200010b8
 800c168:	200010bc 	.word	0x200010bc
 800c16c:	20001594 	.word	0x20001594

0800c170 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800c170:	b480      	push	{r7}
 800c172:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800c174:	4b07      	ldr	r3, [pc, #28]	@ (800c194 <pvTaskIncrementMutexHeldCount+0x24>)
 800c176:	681b      	ldr	r3, [r3, #0]
 800c178:	2b00      	cmp	r3, #0
 800c17a:	d004      	beq.n	800c186 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800c17c:	4b05      	ldr	r3, [pc, #20]	@ (800c194 <pvTaskIncrementMutexHeldCount+0x24>)
 800c17e:	681b      	ldr	r3, [r3, #0]
 800c180:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800c182:	3201      	adds	r2, #1
 800c184:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800c186:	4b03      	ldr	r3, [pc, #12]	@ (800c194 <pvTaskIncrementMutexHeldCount+0x24>)
 800c188:	681b      	ldr	r3, [r3, #0]
	}
 800c18a:	4618      	mov	r0, r3
 800c18c:	46bd      	mov	sp, r7
 800c18e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c192:	4770      	bx	lr
 800c194:	200010b8 	.word	0x200010b8

0800c198 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c198:	b580      	push	{r7, lr}
 800c19a:	b084      	sub	sp, #16
 800c19c:	af00      	add	r7, sp, #0
 800c19e:	6078      	str	r0, [r7, #4]
 800c1a0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c1a2:	4b21      	ldr	r3, [pc, #132]	@ (800c228 <prvAddCurrentTaskToDelayedList+0x90>)
 800c1a4:	681b      	ldr	r3, [r3, #0]
 800c1a6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c1a8:	4b20      	ldr	r3, [pc, #128]	@ (800c22c <prvAddCurrentTaskToDelayedList+0x94>)
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	3304      	adds	r3, #4
 800c1ae:	4618      	mov	r0, r3
 800c1b0:	f7fe f83a 	bl	800a228 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c1ba:	d10a      	bne.n	800c1d2 <prvAddCurrentTaskToDelayedList+0x3a>
 800c1bc:	683b      	ldr	r3, [r7, #0]
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	d007      	beq.n	800c1d2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c1c2:	4b1a      	ldr	r3, [pc, #104]	@ (800c22c <prvAddCurrentTaskToDelayedList+0x94>)
 800c1c4:	681b      	ldr	r3, [r3, #0]
 800c1c6:	3304      	adds	r3, #4
 800c1c8:	4619      	mov	r1, r3
 800c1ca:	4819      	ldr	r0, [pc, #100]	@ (800c230 <prvAddCurrentTaskToDelayedList+0x98>)
 800c1cc:	f7fd ffcf 	bl	800a16e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c1d0:	e026      	b.n	800c220 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c1d2:	68fa      	ldr	r2, [r7, #12]
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	4413      	add	r3, r2
 800c1d8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c1da:	4b14      	ldr	r3, [pc, #80]	@ (800c22c <prvAddCurrentTaskToDelayedList+0x94>)
 800c1dc:	681b      	ldr	r3, [r3, #0]
 800c1de:	68ba      	ldr	r2, [r7, #8]
 800c1e0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c1e2:	68ba      	ldr	r2, [r7, #8]
 800c1e4:	68fb      	ldr	r3, [r7, #12]
 800c1e6:	429a      	cmp	r2, r3
 800c1e8:	d209      	bcs.n	800c1fe <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c1ea:	4b12      	ldr	r3, [pc, #72]	@ (800c234 <prvAddCurrentTaskToDelayedList+0x9c>)
 800c1ec:	681a      	ldr	r2, [r3, #0]
 800c1ee:	4b0f      	ldr	r3, [pc, #60]	@ (800c22c <prvAddCurrentTaskToDelayedList+0x94>)
 800c1f0:	681b      	ldr	r3, [r3, #0]
 800c1f2:	3304      	adds	r3, #4
 800c1f4:	4619      	mov	r1, r3
 800c1f6:	4610      	mov	r0, r2
 800c1f8:	f7fd ffdd 	bl	800a1b6 <vListInsert>
}
 800c1fc:	e010      	b.n	800c220 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c1fe:	4b0e      	ldr	r3, [pc, #56]	@ (800c238 <prvAddCurrentTaskToDelayedList+0xa0>)
 800c200:	681a      	ldr	r2, [r3, #0]
 800c202:	4b0a      	ldr	r3, [pc, #40]	@ (800c22c <prvAddCurrentTaskToDelayedList+0x94>)
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	3304      	adds	r3, #4
 800c208:	4619      	mov	r1, r3
 800c20a:	4610      	mov	r0, r2
 800c20c:	f7fd ffd3 	bl	800a1b6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c210:	4b0a      	ldr	r3, [pc, #40]	@ (800c23c <prvAddCurrentTaskToDelayedList+0xa4>)
 800c212:	681b      	ldr	r3, [r3, #0]
 800c214:	68ba      	ldr	r2, [r7, #8]
 800c216:	429a      	cmp	r2, r3
 800c218:	d202      	bcs.n	800c220 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800c21a:	4a08      	ldr	r2, [pc, #32]	@ (800c23c <prvAddCurrentTaskToDelayedList+0xa4>)
 800c21c:	68bb      	ldr	r3, [r7, #8]
 800c21e:	6013      	str	r3, [r2, #0]
}
 800c220:	bf00      	nop
 800c222:	3710      	adds	r7, #16
 800c224:	46bd      	mov	sp, r7
 800c226:	bd80      	pop	{r7, pc}
 800c228:	20001590 	.word	0x20001590
 800c22c:	200010b8 	.word	0x200010b8
 800c230:	20001578 	.word	0x20001578
 800c234:	20001548 	.word	0x20001548
 800c238:	20001544 	.word	0x20001544
 800c23c:	200015ac 	.word	0x200015ac

0800c240 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c240:	b580      	push	{r7, lr}
 800c242:	b08a      	sub	sp, #40	@ 0x28
 800c244:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800c246:	2300      	movs	r3, #0
 800c248:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c24a:	f000 fb13 	bl	800c874 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c24e:	4b1d      	ldr	r3, [pc, #116]	@ (800c2c4 <xTimerCreateTimerTask+0x84>)
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	2b00      	cmp	r3, #0
 800c254:	d021      	beq.n	800c29a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c256:	2300      	movs	r3, #0
 800c258:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800c25a:	2300      	movs	r3, #0
 800c25c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c25e:	1d3a      	adds	r2, r7, #4
 800c260:	f107 0108 	add.w	r1, r7, #8
 800c264:	f107 030c 	add.w	r3, r7, #12
 800c268:	4618      	mov	r0, r3
 800c26a:	f7fd ff39 	bl	800a0e0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800c26e:	6879      	ldr	r1, [r7, #4]
 800c270:	68bb      	ldr	r3, [r7, #8]
 800c272:	68fa      	ldr	r2, [r7, #12]
 800c274:	9202      	str	r2, [sp, #8]
 800c276:	9301      	str	r3, [sp, #4]
 800c278:	2303      	movs	r3, #3
 800c27a:	9300      	str	r3, [sp, #0]
 800c27c:	2300      	movs	r3, #0
 800c27e:	460a      	mov	r2, r1
 800c280:	4911      	ldr	r1, [pc, #68]	@ (800c2c8 <xTimerCreateTimerTask+0x88>)
 800c282:	4812      	ldr	r0, [pc, #72]	@ (800c2cc <xTimerCreateTimerTask+0x8c>)
 800c284:	f7fe ff92 	bl	800b1ac <xTaskCreateStatic>
 800c288:	4603      	mov	r3, r0
 800c28a:	4a11      	ldr	r2, [pc, #68]	@ (800c2d0 <xTimerCreateTimerTask+0x90>)
 800c28c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800c28e:	4b10      	ldr	r3, [pc, #64]	@ (800c2d0 <xTimerCreateTimerTask+0x90>)
 800c290:	681b      	ldr	r3, [r3, #0]
 800c292:	2b00      	cmp	r3, #0
 800c294:	d001      	beq.n	800c29a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800c296:	2301      	movs	r3, #1
 800c298:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c29a:	697b      	ldr	r3, [r7, #20]
 800c29c:	2b00      	cmp	r3, #0
 800c29e:	d10b      	bne.n	800c2b8 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800c2a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2a4:	f383 8811 	msr	BASEPRI, r3
 800c2a8:	f3bf 8f6f 	isb	sy
 800c2ac:	f3bf 8f4f 	dsb	sy
 800c2b0:	613b      	str	r3, [r7, #16]
}
 800c2b2:	bf00      	nop
 800c2b4:	bf00      	nop
 800c2b6:	e7fd      	b.n	800c2b4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800c2b8:	697b      	ldr	r3, [r7, #20]
}
 800c2ba:	4618      	mov	r0, r3
 800c2bc:	3718      	adds	r7, #24
 800c2be:	46bd      	mov	sp, r7
 800c2c0:	bd80      	pop	{r7, pc}
 800c2c2:	bf00      	nop
 800c2c4:	200015e8 	.word	0x200015e8
 800c2c8:	08010698 	.word	0x08010698
 800c2cc:	0800c40d 	.word	0x0800c40d
 800c2d0:	200015ec 	.word	0x200015ec

0800c2d4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800c2d4:	b580      	push	{r7, lr}
 800c2d6:	b08a      	sub	sp, #40	@ 0x28
 800c2d8:	af00      	add	r7, sp, #0
 800c2da:	60f8      	str	r0, [r7, #12]
 800c2dc:	60b9      	str	r1, [r7, #8]
 800c2de:	607a      	str	r2, [r7, #4]
 800c2e0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800c2e2:	2300      	movs	r3, #0
 800c2e4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800c2e6:	68fb      	ldr	r3, [r7, #12]
 800c2e8:	2b00      	cmp	r3, #0
 800c2ea:	d10b      	bne.n	800c304 <xTimerGenericCommand+0x30>
	__asm volatile
 800c2ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2f0:	f383 8811 	msr	BASEPRI, r3
 800c2f4:	f3bf 8f6f 	isb	sy
 800c2f8:	f3bf 8f4f 	dsb	sy
 800c2fc:	623b      	str	r3, [r7, #32]
}
 800c2fe:	bf00      	nop
 800c300:	bf00      	nop
 800c302:	e7fd      	b.n	800c300 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800c304:	4b19      	ldr	r3, [pc, #100]	@ (800c36c <xTimerGenericCommand+0x98>)
 800c306:	681b      	ldr	r3, [r3, #0]
 800c308:	2b00      	cmp	r3, #0
 800c30a:	d02a      	beq.n	800c362 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800c30c:	68bb      	ldr	r3, [r7, #8]
 800c30e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800c318:	68bb      	ldr	r3, [r7, #8]
 800c31a:	2b05      	cmp	r3, #5
 800c31c:	dc18      	bgt.n	800c350 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800c31e:	f7ff fdad 	bl	800be7c <xTaskGetSchedulerState>
 800c322:	4603      	mov	r3, r0
 800c324:	2b02      	cmp	r3, #2
 800c326:	d109      	bne.n	800c33c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c328:	4b10      	ldr	r3, [pc, #64]	@ (800c36c <xTimerGenericCommand+0x98>)
 800c32a:	6818      	ldr	r0, [r3, #0]
 800c32c:	f107 0110 	add.w	r1, r7, #16
 800c330:	2300      	movs	r3, #0
 800c332:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c334:	f7fe f9a0 	bl	800a678 <xQueueGenericSend>
 800c338:	6278      	str	r0, [r7, #36]	@ 0x24
 800c33a:	e012      	b.n	800c362 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c33c:	4b0b      	ldr	r3, [pc, #44]	@ (800c36c <xTimerGenericCommand+0x98>)
 800c33e:	6818      	ldr	r0, [r3, #0]
 800c340:	f107 0110 	add.w	r1, r7, #16
 800c344:	2300      	movs	r3, #0
 800c346:	2200      	movs	r2, #0
 800c348:	f7fe f996 	bl	800a678 <xQueueGenericSend>
 800c34c:	6278      	str	r0, [r7, #36]	@ 0x24
 800c34e:	e008      	b.n	800c362 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c350:	4b06      	ldr	r3, [pc, #24]	@ (800c36c <xTimerGenericCommand+0x98>)
 800c352:	6818      	ldr	r0, [r3, #0]
 800c354:	f107 0110 	add.w	r1, r7, #16
 800c358:	2300      	movs	r3, #0
 800c35a:	683a      	ldr	r2, [r7, #0]
 800c35c:	f7fe fa8e 	bl	800a87c <xQueueGenericSendFromISR>
 800c360:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800c362:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800c364:	4618      	mov	r0, r3
 800c366:	3728      	adds	r7, #40	@ 0x28
 800c368:	46bd      	mov	sp, r7
 800c36a:	bd80      	pop	{r7, pc}
 800c36c:	200015e8 	.word	0x200015e8

0800c370 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800c370:	b580      	push	{r7, lr}
 800c372:	b088      	sub	sp, #32
 800c374:	af02      	add	r7, sp, #8
 800c376:	6078      	str	r0, [r7, #4]
 800c378:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c37a:	4b23      	ldr	r3, [pc, #140]	@ (800c408 <prvProcessExpiredTimer+0x98>)
 800c37c:	681b      	ldr	r3, [r3, #0]
 800c37e:	68db      	ldr	r3, [r3, #12]
 800c380:	68db      	ldr	r3, [r3, #12]
 800c382:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c384:	697b      	ldr	r3, [r7, #20]
 800c386:	3304      	adds	r3, #4
 800c388:	4618      	mov	r0, r3
 800c38a:	f7fd ff4d 	bl	800a228 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c38e:	697b      	ldr	r3, [r7, #20]
 800c390:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c394:	f003 0304 	and.w	r3, r3, #4
 800c398:	2b00      	cmp	r3, #0
 800c39a:	d023      	beq.n	800c3e4 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c39c:	697b      	ldr	r3, [r7, #20]
 800c39e:	699a      	ldr	r2, [r3, #24]
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	18d1      	adds	r1, r2, r3
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	683a      	ldr	r2, [r7, #0]
 800c3a8:	6978      	ldr	r0, [r7, #20]
 800c3aa:	f000 f8d5 	bl	800c558 <prvInsertTimerInActiveList>
 800c3ae:	4603      	mov	r3, r0
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	d020      	beq.n	800c3f6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c3b4:	2300      	movs	r3, #0
 800c3b6:	9300      	str	r3, [sp, #0]
 800c3b8:	2300      	movs	r3, #0
 800c3ba:	687a      	ldr	r2, [r7, #4]
 800c3bc:	2100      	movs	r1, #0
 800c3be:	6978      	ldr	r0, [r7, #20]
 800c3c0:	f7ff ff88 	bl	800c2d4 <xTimerGenericCommand>
 800c3c4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800c3c6:	693b      	ldr	r3, [r7, #16]
 800c3c8:	2b00      	cmp	r3, #0
 800c3ca:	d114      	bne.n	800c3f6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800c3cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3d0:	f383 8811 	msr	BASEPRI, r3
 800c3d4:	f3bf 8f6f 	isb	sy
 800c3d8:	f3bf 8f4f 	dsb	sy
 800c3dc:	60fb      	str	r3, [r7, #12]
}
 800c3de:	bf00      	nop
 800c3e0:	bf00      	nop
 800c3e2:	e7fd      	b.n	800c3e0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c3e4:	697b      	ldr	r3, [r7, #20]
 800c3e6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c3ea:	f023 0301 	bic.w	r3, r3, #1
 800c3ee:	b2da      	uxtb	r2, r3
 800c3f0:	697b      	ldr	r3, [r7, #20]
 800c3f2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c3f6:	697b      	ldr	r3, [r7, #20]
 800c3f8:	6a1b      	ldr	r3, [r3, #32]
 800c3fa:	6978      	ldr	r0, [r7, #20]
 800c3fc:	4798      	blx	r3
}
 800c3fe:	bf00      	nop
 800c400:	3718      	adds	r7, #24
 800c402:	46bd      	mov	sp, r7
 800c404:	bd80      	pop	{r7, pc}
 800c406:	bf00      	nop
 800c408:	200015e0 	.word	0x200015e0

0800c40c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800c40c:	b580      	push	{r7, lr}
 800c40e:	b084      	sub	sp, #16
 800c410:	af00      	add	r7, sp, #0
 800c412:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c414:	f107 0308 	add.w	r3, r7, #8
 800c418:	4618      	mov	r0, r3
 800c41a:	f000 f859 	bl	800c4d0 <prvGetNextExpireTime>
 800c41e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800c420:	68bb      	ldr	r3, [r7, #8]
 800c422:	4619      	mov	r1, r3
 800c424:	68f8      	ldr	r0, [r7, #12]
 800c426:	f000 f805 	bl	800c434 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800c42a:	f000 f8d7 	bl	800c5dc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c42e:	bf00      	nop
 800c430:	e7f0      	b.n	800c414 <prvTimerTask+0x8>
	...

0800c434 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800c434:	b580      	push	{r7, lr}
 800c436:	b084      	sub	sp, #16
 800c438:	af00      	add	r7, sp, #0
 800c43a:	6078      	str	r0, [r7, #4]
 800c43c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800c43e:	f7ff f919 	bl	800b674 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c442:	f107 0308 	add.w	r3, r7, #8
 800c446:	4618      	mov	r0, r3
 800c448:	f000 f866 	bl	800c518 <prvSampleTimeNow>
 800c44c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800c44e:	68bb      	ldr	r3, [r7, #8]
 800c450:	2b00      	cmp	r3, #0
 800c452:	d130      	bne.n	800c4b6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800c454:	683b      	ldr	r3, [r7, #0]
 800c456:	2b00      	cmp	r3, #0
 800c458:	d10a      	bne.n	800c470 <prvProcessTimerOrBlockTask+0x3c>
 800c45a:	687a      	ldr	r2, [r7, #4]
 800c45c:	68fb      	ldr	r3, [r7, #12]
 800c45e:	429a      	cmp	r2, r3
 800c460:	d806      	bhi.n	800c470 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800c462:	f7ff f915 	bl	800b690 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800c466:	68f9      	ldr	r1, [r7, #12]
 800c468:	6878      	ldr	r0, [r7, #4]
 800c46a:	f7ff ff81 	bl	800c370 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800c46e:	e024      	b.n	800c4ba <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800c470:	683b      	ldr	r3, [r7, #0]
 800c472:	2b00      	cmp	r3, #0
 800c474:	d008      	beq.n	800c488 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c476:	4b13      	ldr	r3, [pc, #76]	@ (800c4c4 <prvProcessTimerOrBlockTask+0x90>)
 800c478:	681b      	ldr	r3, [r3, #0]
 800c47a:	681b      	ldr	r3, [r3, #0]
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	d101      	bne.n	800c484 <prvProcessTimerOrBlockTask+0x50>
 800c480:	2301      	movs	r3, #1
 800c482:	e000      	b.n	800c486 <prvProcessTimerOrBlockTask+0x52>
 800c484:	2300      	movs	r3, #0
 800c486:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c488:	4b0f      	ldr	r3, [pc, #60]	@ (800c4c8 <prvProcessTimerOrBlockTask+0x94>)
 800c48a:	6818      	ldr	r0, [r3, #0]
 800c48c:	687a      	ldr	r2, [r7, #4]
 800c48e:	68fb      	ldr	r3, [r7, #12]
 800c490:	1ad3      	subs	r3, r2, r3
 800c492:	683a      	ldr	r2, [r7, #0]
 800c494:	4619      	mov	r1, r3
 800c496:	f7fe fe55 	bl	800b144 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800c49a:	f7ff f8f9 	bl	800b690 <xTaskResumeAll>
 800c49e:	4603      	mov	r3, r0
 800c4a0:	2b00      	cmp	r3, #0
 800c4a2:	d10a      	bne.n	800c4ba <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800c4a4:	4b09      	ldr	r3, [pc, #36]	@ (800c4cc <prvProcessTimerOrBlockTask+0x98>)
 800c4a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c4aa:	601a      	str	r2, [r3, #0]
 800c4ac:	f3bf 8f4f 	dsb	sy
 800c4b0:	f3bf 8f6f 	isb	sy
}
 800c4b4:	e001      	b.n	800c4ba <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800c4b6:	f7ff f8eb 	bl	800b690 <xTaskResumeAll>
}
 800c4ba:	bf00      	nop
 800c4bc:	3710      	adds	r7, #16
 800c4be:	46bd      	mov	sp, r7
 800c4c0:	bd80      	pop	{r7, pc}
 800c4c2:	bf00      	nop
 800c4c4:	200015e4 	.word	0x200015e4
 800c4c8:	200015e8 	.word	0x200015e8
 800c4cc:	e000ed04 	.word	0xe000ed04

0800c4d0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800c4d0:	b480      	push	{r7}
 800c4d2:	b085      	sub	sp, #20
 800c4d4:	af00      	add	r7, sp, #0
 800c4d6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800c4d8:	4b0e      	ldr	r3, [pc, #56]	@ (800c514 <prvGetNextExpireTime+0x44>)
 800c4da:	681b      	ldr	r3, [r3, #0]
 800c4dc:	681b      	ldr	r3, [r3, #0]
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	d101      	bne.n	800c4e6 <prvGetNextExpireTime+0x16>
 800c4e2:	2201      	movs	r2, #1
 800c4e4:	e000      	b.n	800c4e8 <prvGetNextExpireTime+0x18>
 800c4e6:	2200      	movs	r2, #0
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	2b00      	cmp	r3, #0
 800c4f2:	d105      	bne.n	800c500 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c4f4:	4b07      	ldr	r3, [pc, #28]	@ (800c514 <prvGetNextExpireTime+0x44>)
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	68db      	ldr	r3, [r3, #12]
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	60fb      	str	r3, [r7, #12]
 800c4fe:	e001      	b.n	800c504 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800c500:	2300      	movs	r3, #0
 800c502:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800c504:	68fb      	ldr	r3, [r7, #12]
}
 800c506:	4618      	mov	r0, r3
 800c508:	3714      	adds	r7, #20
 800c50a:	46bd      	mov	sp, r7
 800c50c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c510:	4770      	bx	lr
 800c512:	bf00      	nop
 800c514:	200015e0 	.word	0x200015e0

0800c518 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800c518:	b580      	push	{r7, lr}
 800c51a:	b084      	sub	sp, #16
 800c51c:	af00      	add	r7, sp, #0
 800c51e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800c520:	f7ff f954 	bl	800b7cc <xTaskGetTickCount>
 800c524:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800c526:	4b0b      	ldr	r3, [pc, #44]	@ (800c554 <prvSampleTimeNow+0x3c>)
 800c528:	681b      	ldr	r3, [r3, #0]
 800c52a:	68fa      	ldr	r2, [r7, #12]
 800c52c:	429a      	cmp	r2, r3
 800c52e:	d205      	bcs.n	800c53c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800c530:	f000 f93a 	bl	800c7a8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	2201      	movs	r2, #1
 800c538:	601a      	str	r2, [r3, #0]
 800c53a:	e002      	b.n	800c542 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	2200      	movs	r2, #0
 800c540:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800c542:	4a04      	ldr	r2, [pc, #16]	@ (800c554 <prvSampleTimeNow+0x3c>)
 800c544:	68fb      	ldr	r3, [r7, #12]
 800c546:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800c548:	68fb      	ldr	r3, [r7, #12]
}
 800c54a:	4618      	mov	r0, r3
 800c54c:	3710      	adds	r7, #16
 800c54e:	46bd      	mov	sp, r7
 800c550:	bd80      	pop	{r7, pc}
 800c552:	bf00      	nop
 800c554:	200015f0 	.word	0x200015f0

0800c558 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800c558:	b580      	push	{r7, lr}
 800c55a:	b086      	sub	sp, #24
 800c55c:	af00      	add	r7, sp, #0
 800c55e:	60f8      	str	r0, [r7, #12]
 800c560:	60b9      	str	r1, [r7, #8]
 800c562:	607a      	str	r2, [r7, #4]
 800c564:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800c566:	2300      	movs	r3, #0
 800c568:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c56a:	68fb      	ldr	r3, [r7, #12]
 800c56c:	68ba      	ldr	r2, [r7, #8]
 800c56e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	68fa      	ldr	r2, [r7, #12]
 800c574:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800c576:	68ba      	ldr	r2, [r7, #8]
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	429a      	cmp	r2, r3
 800c57c:	d812      	bhi.n	800c5a4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c57e:	687a      	ldr	r2, [r7, #4]
 800c580:	683b      	ldr	r3, [r7, #0]
 800c582:	1ad2      	subs	r2, r2, r3
 800c584:	68fb      	ldr	r3, [r7, #12]
 800c586:	699b      	ldr	r3, [r3, #24]
 800c588:	429a      	cmp	r2, r3
 800c58a:	d302      	bcc.n	800c592 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800c58c:	2301      	movs	r3, #1
 800c58e:	617b      	str	r3, [r7, #20]
 800c590:	e01b      	b.n	800c5ca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c592:	4b10      	ldr	r3, [pc, #64]	@ (800c5d4 <prvInsertTimerInActiveList+0x7c>)
 800c594:	681a      	ldr	r2, [r3, #0]
 800c596:	68fb      	ldr	r3, [r7, #12]
 800c598:	3304      	adds	r3, #4
 800c59a:	4619      	mov	r1, r3
 800c59c:	4610      	mov	r0, r2
 800c59e:	f7fd fe0a 	bl	800a1b6 <vListInsert>
 800c5a2:	e012      	b.n	800c5ca <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800c5a4:	687a      	ldr	r2, [r7, #4]
 800c5a6:	683b      	ldr	r3, [r7, #0]
 800c5a8:	429a      	cmp	r2, r3
 800c5aa:	d206      	bcs.n	800c5ba <prvInsertTimerInActiveList+0x62>
 800c5ac:	68ba      	ldr	r2, [r7, #8]
 800c5ae:	683b      	ldr	r3, [r7, #0]
 800c5b0:	429a      	cmp	r2, r3
 800c5b2:	d302      	bcc.n	800c5ba <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800c5b4:	2301      	movs	r3, #1
 800c5b6:	617b      	str	r3, [r7, #20]
 800c5b8:	e007      	b.n	800c5ca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c5ba:	4b07      	ldr	r3, [pc, #28]	@ (800c5d8 <prvInsertTimerInActiveList+0x80>)
 800c5bc:	681a      	ldr	r2, [r3, #0]
 800c5be:	68fb      	ldr	r3, [r7, #12]
 800c5c0:	3304      	adds	r3, #4
 800c5c2:	4619      	mov	r1, r3
 800c5c4:	4610      	mov	r0, r2
 800c5c6:	f7fd fdf6 	bl	800a1b6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800c5ca:	697b      	ldr	r3, [r7, #20]
}
 800c5cc:	4618      	mov	r0, r3
 800c5ce:	3718      	adds	r7, #24
 800c5d0:	46bd      	mov	sp, r7
 800c5d2:	bd80      	pop	{r7, pc}
 800c5d4:	200015e4 	.word	0x200015e4
 800c5d8:	200015e0 	.word	0x200015e0

0800c5dc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800c5dc:	b580      	push	{r7, lr}
 800c5de:	b08e      	sub	sp, #56	@ 0x38
 800c5e0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c5e2:	e0ce      	b.n	800c782 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	da19      	bge.n	800c61e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800c5ea:	1d3b      	adds	r3, r7, #4
 800c5ec:	3304      	adds	r3, #4
 800c5ee:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800c5f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	d10b      	bne.n	800c60e <prvProcessReceivedCommands+0x32>
	__asm volatile
 800c5f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5fa:	f383 8811 	msr	BASEPRI, r3
 800c5fe:	f3bf 8f6f 	isb	sy
 800c602:	f3bf 8f4f 	dsb	sy
 800c606:	61fb      	str	r3, [r7, #28]
}
 800c608:	bf00      	nop
 800c60a:	bf00      	nop
 800c60c:	e7fd      	b.n	800c60a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800c60e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c610:	681b      	ldr	r3, [r3, #0]
 800c612:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c614:	6850      	ldr	r0, [r2, #4]
 800c616:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c618:	6892      	ldr	r2, [r2, #8]
 800c61a:	4611      	mov	r1, r2
 800c61c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	2b00      	cmp	r3, #0
 800c622:	f2c0 80ae 	blt.w	800c782 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c626:	68fb      	ldr	r3, [r7, #12]
 800c628:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800c62a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c62c:	695b      	ldr	r3, [r3, #20]
 800c62e:	2b00      	cmp	r3, #0
 800c630:	d004      	beq.n	800c63c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c632:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c634:	3304      	adds	r3, #4
 800c636:	4618      	mov	r0, r3
 800c638:	f7fd fdf6 	bl	800a228 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c63c:	463b      	mov	r3, r7
 800c63e:	4618      	mov	r0, r3
 800c640:	f7ff ff6a 	bl	800c518 <prvSampleTimeNow>
 800c644:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	2b09      	cmp	r3, #9
 800c64a:	f200 8097 	bhi.w	800c77c <prvProcessReceivedCommands+0x1a0>
 800c64e:	a201      	add	r2, pc, #4	@ (adr r2, 800c654 <prvProcessReceivedCommands+0x78>)
 800c650:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c654:	0800c67d 	.word	0x0800c67d
 800c658:	0800c67d 	.word	0x0800c67d
 800c65c:	0800c67d 	.word	0x0800c67d
 800c660:	0800c6f3 	.word	0x0800c6f3
 800c664:	0800c707 	.word	0x0800c707
 800c668:	0800c753 	.word	0x0800c753
 800c66c:	0800c67d 	.word	0x0800c67d
 800c670:	0800c67d 	.word	0x0800c67d
 800c674:	0800c6f3 	.word	0x0800c6f3
 800c678:	0800c707 	.word	0x0800c707
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c67c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c67e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c682:	f043 0301 	orr.w	r3, r3, #1
 800c686:	b2da      	uxtb	r2, r3
 800c688:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c68a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c68e:	68ba      	ldr	r2, [r7, #8]
 800c690:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c692:	699b      	ldr	r3, [r3, #24]
 800c694:	18d1      	adds	r1, r2, r3
 800c696:	68bb      	ldr	r3, [r7, #8]
 800c698:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c69a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c69c:	f7ff ff5c 	bl	800c558 <prvInsertTimerInActiveList>
 800c6a0:	4603      	mov	r3, r0
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	d06c      	beq.n	800c780 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c6a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6a8:	6a1b      	ldr	r3, [r3, #32]
 800c6aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c6ac:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c6ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c6b4:	f003 0304 	and.w	r3, r3, #4
 800c6b8:	2b00      	cmp	r3, #0
 800c6ba:	d061      	beq.n	800c780 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800c6bc:	68ba      	ldr	r2, [r7, #8]
 800c6be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6c0:	699b      	ldr	r3, [r3, #24]
 800c6c2:	441a      	add	r2, r3
 800c6c4:	2300      	movs	r3, #0
 800c6c6:	9300      	str	r3, [sp, #0]
 800c6c8:	2300      	movs	r3, #0
 800c6ca:	2100      	movs	r1, #0
 800c6cc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c6ce:	f7ff fe01 	bl	800c2d4 <xTimerGenericCommand>
 800c6d2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800c6d4:	6a3b      	ldr	r3, [r7, #32]
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	d152      	bne.n	800c780 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800c6da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c6de:	f383 8811 	msr	BASEPRI, r3
 800c6e2:	f3bf 8f6f 	isb	sy
 800c6e6:	f3bf 8f4f 	dsb	sy
 800c6ea:	61bb      	str	r3, [r7, #24]
}
 800c6ec:	bf00      	nop
 800c6ee:	bf00      	nop
 800c6f0:	e7fd      	b.n	800c6ee <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c6f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6f4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c6f8:	f023 0301 	bic.w	r3, r3, #1
 800c6fc:	b2da      	uxtb	r2, r3
 800c6fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c700:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800c704:	e03d      	b.n	800c782 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c706:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c708:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c70c:	f043 0301 	orr.w	r3, r3, #1
 800c710:	b2da      	uxtb	r2, r3
 800c712:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c714:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800c718:	68ba      	ldr	r2, [r7, #8]
 800c71a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c71c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800c71e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c720:	699b      	ldr	r3, [r3, #24]
 800c722:	2b00      	cmp	r3, #0
 800c724:	d10b      	bne.n	800c73e <prvProcessReceivedCommands+0x162>
	__asm volatile
 800c726:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c72a:	f383 8811 	msr	BASEPRI, r3
 800c72e:	f3bf 8f6f 	isb	sy
 800c732:	f3bf 8f4f 	dsb	sy
 800c736:	617b      	str	r3, [r7, #20]
}
 800c738:	bf00      	nop
 800c73a:	bf00      	nop
 800c73c:	e7fd      	b.n	800c73a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800c73e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c740:	699a      	ldr	r2, [r3, #24]
 800c742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c744:	18d1      	adds	r1, r2, r3
 800c746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c748:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c74a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c74c:	f7ff ff04 	bl	800c558 <prvInsertTimerInActiveList>
					break;
 800c750:	e017      	b.n	800c782 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800c752:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c754:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c758:	f003 0302 	and.w	r3, r3, #2
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	d103      	bne.n	800c768 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800c760:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c762:	f000 fbef 	bl	800cf44 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800c766:	e00c      	b.n	800c782 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c768:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c76a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c76e:	f023 0301 	bic.w	r3, r3, #1
 800c772:	b2da      	uxtb	r2, r3
 800c774:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c776:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800c77a:	e002      	b.n	800c782 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800c77c:	bf00      	nop
 800c77e:	e000      	b.n	800c782 <prvProcessReceivedCommands+0x1a6>
					break;
 800c780:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c782:	4b08      	ldr	r3, [pc, #32]	@ (800c7a4 <prvProcessReceivedCommands+0x1c8>)
 800c784:	681b      	ldr	r3, [r3, #0]
 800c786:	1d39      	adds	r1, r7, #4
 800c788:	2200      	movs	r2, #0
 800c78a:	4618      	mov	r0, r3
 800c78c:	f7fe f914 	bl	800a9b8 <xQueueReceive>
 800c790:	4603      	mov	r3, r0
 800c792:	2b00      	cmp	r3, #0
 800c794:	f47f af26 	bne.w	800c5e4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800c798:	bf00      	nop
 800c79a:	bf00      	nop
 800c79c:	3730      	adds	r7, #48	@ 0x30
 800c79e:	46bd      	mov	sp, r7
 800c7a0:	bd80      	pop	{r7, pc}
 800c7a2:	bf00      	nop
 800c7a4:	200015e8 	.word	0x200015e8

0800c7a8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800c7a8:	b580      	push	{r7, lr}
 800c7aa:	b088      	sub	sp, #32
 800c7ac:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c7ae:	e049      	b.n	800c844 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c7b0:	4b2e      	ldr	r3, [pc, #184]	@ (800c86c <prvSwitchTimerLists+0xc4>)
 800c7b2:	681b      	ldr	r3, [r3, #0]
 800c7b4:	68db      	ldr	r3, [r3, #12]
 800c7b6:	681b      	ldr	r3, [r3, #0]
 800c7b8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c7ba:	4b2c      	ldr	r3, [pc, #176]	@ (800c86c <prvSwitchTimerLists+0xc4>)
 800c7bc:	681b      	ldr	r3, [r3, #0]
 800c7be:	68db      	ldr	r3, [r3, #12]
 800c7c0:	68db      	ldr	r3, [r3, #12]
 800c7c2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c7c4:	68fb      	ldr	r3, [r7, #12]
 800c7c6:	3304      	adds	r3, #4
 800c7c8:	4618      	mov	r0, r3
 800c7ca:	f7fd fd2d 	bl	800a228 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c7ce:	68fb      	ldr	r3, [r7, #12]
 800c7d0:	6a1b      	ldr	r3, [r3, #32]
 800c7d2:	68f8      	ldr	r0, [r7, #12]
 800c7d4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c7d6:	68fb      	ldr	r3, [r7, #12]
 800c7d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c7dc:	f003 0304 	and.w	r3, r3, #4
 800c7e0:	2b00      	cmp	r3, #0
 800c7e2:	d02f      	beq.n	800c844 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800c7e4:	68fb      	ldr	r3, [r7, #12]
 800c7e6:	699b      	ldr	r3, [r3, #24]
 800c7e8:	693a      	ldr	r2, [r7, #16]
 800c7ea:	4413      	add	r3, r2
 800c7ec:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800c7ee:	68ba      	ldr	r2, [r7, #8]
 800c7f0:	693b      	ldr	r3, [r7, #16]
 800c7f2:	429a      	cmp	r2, r3
 800c7f4:	d90e      	bls.n	800c814 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800c7f6:	68fb      	ldr	r3, [r7, #12]
 800c7f8:	68ba      	ldr	r2, [r7, #8]
 800c7fa:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	68fa      	ldr	r2, [r7, #12]
 800c800:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c802:	4b1a      	ldr	r3, [pc, #104]	@ (800c86c <prvSwitchTimerLists+0xc4>)
 800c804:	681a      	ldr	r2, [r3, #0]
 800c806:	68fb      	ldr	r3, [r7, #12]
 800c808:	3304      	adds	r3, #4
 800c80a:	4619      	mov	r1, r3
 800c80c:	4610      	mov	r0, r2
 800c80e:	f7fd fcd2 	bl	800a1b6 <vListInsert>
 800c812:	e017      	b.n	800c844 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c814:	2300      	movs	r3, #0
 800c816:	9300      	str	r3, [sp, #0]
 800c818:	2300      	movs	r3, #0
 800c81a:	693a      	ldr	r2, [r7, #16]
 800c81c:	2100      	movs	r1, #0
 800c81e:	68f8      	ldr	r0, [r7, #12]
 800c820:	f7ff fd58 	bl	800c2d4 <xTimerGenericCommand>
 800c824:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d10b      	bne.n	800c844 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800c82c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c830:	f383 8811 	msr	BASEPRI, r3
 800c834:	f3bf 8f6f 	isb	sy
 800c838:	f3bf 8f4f 	dsb	sy
 800c83c:	603b      	str	r3, [r7, #0]
}
 800c83e:	bf00      	nop
 800c840:	bf00      	nop
 800c842:	e7fd      	b.n	800c840 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c844:	4b09      	ldr	r3, [pc, #36]	@ (800c86c <prvSwitchTimerLists+0xc4>)
 800c846:	681b      	ldr	r3, [r3, #0]
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	2b00      	cmp	r3, #0
 800c84c:	d1b0      	bne.n	800c7b0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800c84e:	4b07      	ldr	r3, [pc, #28]	@ (800c86c <prvSwitchTimerLists+0xc4>)
 800c850:	681b      	ldr	r3, [r3, #0]
 800c852:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800c854:	4b06      	ldr	r3, [pc, #24]	@ (800c870 <prvSwitchTimerLists+0xc8>)
 800c856:	681b      	ldr	r3, [r3, #0]
 800c858:	4a04      	ldr	r2, [pc, #16]	@ (800c86c <prvSwitchTimerLists+0xc4>)
 800c85a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800c85c:	4a04      	ldr	r2, [pc, #16]	@ (800c870 <prvSwitchTimerLists+0xc8>)
 800c85e:	697b      	ldr	r3, [r7, #20]
 800c860:	6013      	str	r3, [r2, #0]
}
 800c862:	bf00      	nop
 800c864:	3718      	adds	r7, #24
 800c866:	46bd      	mov	sp, r7
 800c868:	bd80      	pop	{r7, pc}
 800c86a:	bf00      	nop
 800c86c:	200015e0 	.word	0x200015e0
 800c870:	200015e4 	.word	0x200015e4

0800c874 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800c874:	b580      	push	{r7, lr}
 800c876:	b082      	sub	sp, #8
 800c878:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800c87a:	f000 f96d 	bl	800cb58 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800c87e:	4b15      	ldr	r3, [pc, #84]	@ (800c8d4 <prvCheckForValidListAndQueue+0x60>)
 800c880:	681b      	ldr	r3, [r3, #0]
 800c882:	2b00      	cmp	r3, #0
 800c884:	d120      	bne.n	800c8c8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800c886:	4814      	ldr	r0, [pc, #80]	@ (800c8d8 <prvCheckForValidListAndQueue+0x64>)
 800c888:	f7fd fc44 	bl	800a114 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800c88c:	4813      	ldr	r0, [pc, #76]	@ (800c8dc <prvCheckForValidListAndQueue+0x68>)
 800c88e:	f7fd fc41 	bl	800a114 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800c892:	4b13      	ldr	r3, [pc, #76]	@ (800c8e0 <prvCheckForValidListAndQueue+0x6c>)
 800c894:	4a10      	ldr	r2, [pc, #64]	@ (800c8d8 <prvCheckForValidListAndQueue+0x64>)
 800c896:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800c898:	4b12      	ldr	r3, [pc, #72]	@ (800c8e4 <prvCheckForValidListAndQueue+0x70>)
 800c89a:	4a10      	ldr	r2, [pc, #64]	@ (800c8dc <prvCheckForValidListAndQueue+0x68>)
 800c89c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800c89e:	2300      	movs	r3, #0
 800c8a0:	9300      	str	r3, [sp, #0]
 800c8a2:	4b11      	ldr	r3, [pc, #68]	@ (800c8e8 <prvCheckForValidListAndQueue+0x74>)
 800c8a4:	4a11      	ldr	r2, [pc, #68]	@ (800c8ec <prvCheckForValidListAndQueue+0x78>)
 800c8a6:	2110      	movs	r1, #16
 800c8a8:	200a      	movs	r0, #10
 800c8aa:	f7fd fd51 	bl	800a350 <xQueueGenericCreateStatic>
 800c8ae:	4603      	mov	r3, r0
 800c8b0:	4a08      	ldr	r2, [pc, #32]	@ (800c8d4 <prvCheckForValidListAndQueue+0x60>)
 800c8b2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800c8b4:	4b07      	ldr	r3, [pc, #28]	@ (800c8d4 <prvCheckForValidListAndQueue+0x60>)
 800c8b6:	681b      	ldr	r3, [r3, #0]
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	d005      	beq.n	800c8c8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800c8bc:	4b05      	ldr	r3, [pc, #20]	@ (800c8d4 <prvCheckForValidListAndQueue+0x60>)
 800c8be:	681b      	ldr	r3, [r3, #0]
 800c8c0:	490b      	ldr	r1, [pc, #44]	@ (800c8f0 <prvCheckForValidListAndQueue+0x7c>)
 800c8c2:	4618      	mov	r0, r3
 800c8c4:	f7fe fc14 	bl	800b0f0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c8c8:	f000 f978 	bl	800cbbc <vPortExitCritical>
}
 800c8cc:	bf00      	nop
 800c8ce:	46bd      	mov	sp, r7
 800c8d0:	bd80      	pop	{r7, pc}
 800c8d2:	bf00      	nop
 800c8d4:	200015e8 	.word	0x200015e8
 800c8d8:	200015b8 	.word	0x200015b8
 800c8dc:	200015cc 	.word	0x200015cc
 800c8e0:	200015e0 	.word	0x200015e0
 800c8e4:	200015e4 	.word	0x200015e4
 800c8e8:	20001694 	.word	0x20001694
 800c8ec:	200015f4 	.word	0x200015f4
 800c8f0:	080106a0 	.word	0x080106a0

0800c8f4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c8f4:	b480      	push	{r7}
 800c8f6:	b085      	sub	sp, #20
 800c8f8:	af00      	add	r7, sp, #0
 800c8fa:	60f8      	str	r0, [r7, #12]
 800c8fc:	60b9      	str	r1, [r7, #8]
 800c8fe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c900:	68fb      	ldr	r3, [r7, #12]
 800c902:	3b04      	subs	r3, #4
 800c904:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c906:	68fb      	ldr	r3, [r7, #12]
 800c908:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800c90c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c90e:	68fb      	ldr	r3, [r7, #12]
 800c910:	3b04      	subs	r3, #4
 800c912:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c914:	68bb      	ldr	r3, [r7, #8]
 800c916:	f023 0201 	bic.w	r2, r3, #1
 800c91a:	68fb      	ldr	r3, [r7, #12]
 800c91c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c91e:	68fb      	ldr	r3, [r7, #12]
 800c920:	3b04      	subs	r3, #4
 800c922:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c924:	4a0c      	ldr	r2, [pc, #48]	@ (800c958 <pxPortInitialiseStack+0x64>)
 800c926:	68fb      	ldr	r3, [r7, #12]
 800c928:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c92a:	68fb      	ldr	r3, [r7, #12]
 800c92c:	3b14      	subs	r3, #20
 800c92e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c930:	687a      	ldr	r2, [r7, #4]
 800c932:	68fb      	ldr	r3, [r7, #12]
 800c934:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c936:	68fb      	ldr	r3, [r7, #12]
 800c938:	3b04      	subs	r3, #4
 800c93a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c93c:	68fb      	ldr	r3, [r7, #12]
 800c93e:	f06f 0202 	mvn.w	r2, #2
 800c942:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c944:	68fb      	ldr	r3, [r7, #12]
 800c946:	3b20      	subs	r3, #32
 800c948:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c94a:	68fb      	ldr	r3, [r7, #12]
}
 800c94c:	4618      	mov	r0, r3
 800c94e:	3714      	adds	r7, #20
 800c950:	46bd      	mov	sp, r7
 800c952:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c956:	4770      	bx	lr
 800c958:	0800c95d 	.word	0x0800c95d

0800c95c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c95c:	b480      	push	{r7}
 800c95e:	b085      	sub	sp, #20
 800c960:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c962:	2300      	movs	r3, #0
 800c964:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c966:	4b13      	ldr	r3, [pc, #76]	@ (800c9b4 <prvTaskExitError+0x58>)
 800c968:	681b      	ldr	r3, [r3, #0]
 800c96a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c96e:	d00b      	beq.n	800c988 <prvTaskExitError+0x2c>
	__asm volatile
 800c970:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c974:	f383 8811 	msr	BASEPRI, r3
 800c978:	f3bf 8f6f 	isb	sy
 800c97c:	f3bf 8f4f 	dsb	sy
 800c980:	60fb      	str	r3, [r7, #12]
}
 800c982:	bf00      	nop
 800c984:	bf00      	nop
 800c986:	e7fd      	b.n	800c984 <prvTaskExitError+0x28>
	__asm volatile
 800c988:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c98c:	f383 8811 	msr	BASEPRI, r3
 800c990:	f3bf 8f6f 	isb	sy
 800c994:	f3bf 8f4f 	dsb	sy
 800c998:	60bb      	str	r3, [r7, #8]
}
 800c99a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c99c:	bf00      	nop
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	2b00      	cmp	r3, #0
 800c9a2:	d0fc      	beq.n	800c99e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c9a4:	bf00      	nop
 800c9a6:	bf00      	nop
 800c9a8:	3714      	adds	r7, #20
 800c9aa:	46bd      	mov	sp, r7
 800c9ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9b0:	4770      	bx	lr
 800c9b2:	bf00      	nop
 800c9b4:	20000024 	.word	0x20000024
	...

0800c9c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c9c0:	4b07      	ldr	r3, [pc, #28]	@ (800c9e0 <pxCurrentTCBConst2>)
 800c9c2:	6819      	ldr	r1, [r3, #0]
 800c9c4:	6808      	ldr	r0, [r1, #0]
 800c9c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c9ca:	f380 8809 	msr	PSP, r0
 800c9ce:	f3bf 8f6f 	isb	sy
 800c9d2:	f04f 0000 	mov.w	r0, #0
 800c9d6:	f380 8811 	msr	BASEPRI, r0
 800c9da:	4770      	bx	lr
 800c9dc:	f3af 8000 	nop.w

0800c9e0 <pxCurrentTCBConst2>:
 800c9e0:	200010b8 	.word	0x200010b8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c9e4:	bf00      	nop
 800c9e6:	bf00      	nop

0800c9e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c9e8:	4808      	ldr	r0, [pc, #32]	@ (800ca0c <prvPortStartFirstTask+0x24>)
 800c9ea:	6800      	ldr	r0, [r0, #0]
 800c9ec:	6800      	ldr	r0, [r0, #0]
 800c9ee:	f380 8808 	msr	MSP, r0
 800c9f2:	f04f 0000 	mov.w	r0, #0
 800c9f6:	f380 8814 	msr	CONTROL, r0
 800c9fa:	b662      	cpsie	i
 800c9fc:	b661      	cpsie	f
 800c9fe:	f3bf 8f4f 	dsb	sy
 800ca02:	f3bf 8f6f 	isb	sy
 800ca06:	df00      	svc	0
 800ca08:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ca0a:	bf00      	nop
 800ca0c:	e000ed08 	.word	0xe000ed08

0800ca10 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ca10:	b580      	push	{r7, lr}
 800ca12:	b086      	sub	sp, #24
 800ca14:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800ca16:	4b47      	ldr	r3, [pc, #284]	@ (800cb34 <xPortStartScheduler+0x124>)
 800ca18:	681b      	ldr	r3, [r3, #0]
 800ca1a:	4a47      	ldr	r2, [pc, #284]	@ (800cb38 <xPortStartScheduler+0x128>)
 800ca1c:	4293      	cmp	r3, r2
 800ca1e:	d10b      	bne.n	800ca38 <xPortStartScheduler+0x28>
	__asm volatile
 800ca20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca24:	f383 8811 	msr	BASEPRI, r3
 800ca28:	f3bf 8f6f 	isb	sy
 800ca2c:	f3bf 8f4f 	dsb	sy
 800ca30:	60fb      	str	r3, [r7, #12]
}
 800ca32:	bf00      	nop
 800ca34:	bf00      	nop
 800ca36:	e7fd      	b.n	800ca34 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800ca38:	4b3e      	ldr	r3, [pc, #248]	@ (800cb34 <xPortStartScheduler+0x124>)
 800ca3a:	681b      	ldr	r3, [r3, #0]
 800ca3c:	4a3f      	ldr	r2, [pc, #252]	@ (800cb3c <xPortStartScheduler+0x12c>)
 800ca3e:	4293      	cmp	r3, r2
 800ca40:	d10b      	bne.n	800ca5a <xPortStartScheduler+0x4a>
	__asm volatile
 800ca42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca46:	f383 8811 	msr	BASEPRI, r3
 800ca4a:	f3bf 8f6f 	isb	sy
 800ca4e:	f3bf 8f4f 	dsb	sy
 800ca52:	613b      	str	r3, [r7, #16]
}
 800ca54:	bf00      	nop
 800ca56:	bf00      	nop
 800ca58:	e7fd      	b.n	800ca56 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ca5a:	4b39      	ldr	r3, [pc, #228]	@ (800cb40 <xPortStartScheduler+0x130>)
 800ca5c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800ca5e:	697b      	ldr	r3, [r7, #20]
 800ca60:	781b      	ldrb	r3, [r3, #0]
 800ca62:	b2db      	uxtb	r3, r3
 800ca64:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ca66:	697b      	ldr	r3, [r7, #20]
 800ca68:	22ff      	movs	r2, #255	@ 0xff
 800ca6a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ca6c:	697b      	ldr	r3, [r7, #20]
 800ca6e:	781b      	ldrb	r3, [r3, #0]
 800ca70:	b2db      	uxtb	r3, r3
 800ca72:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ca74:	78fb      	ldrb	r3, [r7, #3]
 800ca76:	b2db      	uxtb	r3, r3
 800ca78:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800ca7c:	b2da      	uxtb	r2, r3
 800ca7e:	4b31      	ldr	r3, [pc, #196]	@ (800cb44 <xPortStartScheduler+0x134>)
 800ca80:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ca82:	4b31      	ldr	r3, [pc, #196]	@ (800cb48 <xPortStartScheduler+0x138>)
 800ca84:	2207      	movs	r2, #7
 800ca86:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ca88:	e009      	b.n	800ca9e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800ca8a:	4b2f      	ldr	r3, [pc, #188]	@ (800cb48 <xPortStartScheduler+0x138>)
 800ca8c:	681b      	ldr	r3, [r3, #0]
 800ca8e:	3b01      	subs	r3, #1
 800ca90:	4a2d      	ldr	r2, [pc, #180]	@ (800cb48 <xPortStartScheduler+0x138>)
 800ca92:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ca94:	78fb      	ldrb	r3, [r7, #3]
 800ca96:	b2db      	uxtb	r3, r3
 800ca98:	005b      	lsls	r3, r3, #1
 800ca9a:	b2db      	uxtb	r3, r3
 800ca9c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ca9e:	78fb      	ldrb	r3, [r7, #3]
 800caa0:	b2db      	uxtb	r3, r3
 800caa2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800caa6:	2b80      	cmp	r3, #128	@ 0x80
 800caa8:	d0ef      	beq.n	800ca8a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800caaa:	4b27      	ldr	r3, [pc, #156]	@ (800cb48 <xPortStartScheduler+0x138>)
 800caac:	681b      	ldr	r3, [r3, #0]
 800caae:	f1c3 0307 	rsb	r3, r3, #7
 800cab2:	2b04      	cmp	r3, #4
 800cab4:	d00b      	beq.n	800cace <xPortStartScheduler+0xbe>
	__asm volatile
 800cab6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800caba:	f383 8811 	msr	BASEPRI, r3
 800cabe:	f3bf 8f6f 	isb	sy
 800cac2:	f3bf 8f4f 	dsb	sy
 800cac6:	60bb      	str	r3, [r7, #8]
}
 800cac8:	bf00      	nop
 800caca:	bf00      	nop
 800cacc:	e7fd      	b.n	800caca <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800cace:	4b1e      	ldr	r3, [pc, #120]	@ (800cb48 <xPortStartScheduler+0x138>)
 800cad0:	681b      	ldr	r3, [r3, #0]
 800cad2:	021b      	lsls	r3, r3, #8
 800cad4:	4a1c      	ldr	r2, [pc, #112]	@ (800cb48 <xPortStartScheduler+0x138>)
 800cad6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800cad8:	4b1b      	ldr	r3, [pc, #108]	@ (800cb48 <xPortStartScheduler+0x138>)
 800cada:	681b      	ldr	r3, [r3, #0]
 800cadc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800cae0:	4a19      	ldr	r2, [pc, #100]	@ (800cb48 <xPortStartScheduler+0x138>)
 800cae2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	b2da      	uxtb	r2, r3
 800cae8:	697b      	ldr	r3, [r7, #20]
 800caea:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800caec:	4b17      	ldr	r3, [pc, #92]	@ (800cb4c <xPortStartScheduler+0x13c>)
 800caee:	681b      	ldr	r3, [r3, #0]
 800caf0:	4a16      	ldr	r2, [pc, #88]	@ (800cb4c <xPortStartScheduler+0x13c>)
 800caf2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800caf6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800caf8:	4b14      	ldr	r3, [pc, #80]	@ (800cb4c <xPortStartScheduler+0x13c>)
 800cafa:	681b      	ldr	r3, [r3, #0]
 800cafc:	4a13      	ldr	r2, [pc, #76]	@ (800cb4c <xPortStartScheduler+0x13c>)
 800cafe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800cb02:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800cb04:	f000 f8da 	bl	800ccbc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800cb08:	4b11      	ldr	r3, [pc, #68]	@ (800cb50 <xPortStartScheduler+0x140>)
 800cb0a:	2200      	movs	r2, #0
 800cb0c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800cb0e:	f000 f8f9 	bl	800cd04 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800cb12:	4b10      	ldr	r3, [pc, #64]	@ (800cb54 <xPortStartScheduler+0x144>)
 800cb14:	681b      	ldr	r3, [r3, #0]
 800cb16:	4a0f      	ldr	r2, [pc, #60]	@ (800cb54 <xPortStartScheduler+0x144>)
 800cb18:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800cb1c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800cb1e:	f7ff ff63 	bl	800c9e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800cb22:	f7fe ff1d 	bl	800b960 <vTaskSwitchContext>
	prvTaskExitError();
 800cb26:	f7ff ff19 	bl	800c95c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800cb2a:	2300      	movs	r3, #0
}
 800cb2c:	4618      	mov	r0, r3
 800cb2e:	3718      	adds	r7, #24
 800cb30:	46bd      	mov	sp, r7
 800cb32:	bd80      	pop	{r7, pc}
 800cb34:	e000ed00 	.word	0xe000ed00
 800cb38:	410fc271 	.word	0x410fc271
 800cb3c:	410fc270 	.word	0x410fc270
 800cb40:	e000e400 	.word	0xe000e400
 800cb44:	200016e4 	.word	0x200016e4
 800cb48:	200016e8 	.word	0x200016e8
 800cb4c:	e000ed20 	.word	0xe000ed20
 800cb50:	20000024 	.word	0x20000024
 800cb54:	e000ef34 	.word	0xe000ef34

0800cb58 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800cb58:	b480      	push	{r7}
 800cb5a:	b083      	sub	sp, #12
 800cb5c:	af00      	add	r7, sp, #0
	__asm volatile
 800cb5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb62:	f383 8811 	msr	BASEPRI, r3
 800cb66:	f3bf 8f6f 	isb	sy
 800cb6a:	f3bf 8f4f 	dsb	sy
 800cb6e:	607b      	str	r3, [r7, #4]
}
 800cb70:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800cb72:	4b10      	ldr	r3, [pc, #64]	@ (800cbb4 <vPortEnterCritical+0x5c>)
 800cb74:	681b      	ldr	r3, [r3, #0]
 800cb76:	3301      	adds	r3, #1
 800cb78:	4a0e      	ldr	r2, [pc, #56]	@ (800cbb4 <vPortEnterCritical+0x5c>)
 800cb7a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800cb7c:	4b0d      	ldr	r3, [pc, #52]	@ (800cbb4 <vPortEnterCritical+0x5c>)
 800cb7e:	681b      	ldr	r3, [r3, #0]
 800cb80:	2b01      	cmp	r3, #1
 800cb82:	d110      	bne.n	800cba6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800cb84:	4b0c      	ldr	r3, [pc, #48]	@ (800cbb8 <vPortEnterCritical+0x60>)
 800cb86:	681b      	ldr	r3, [r3, #0]
 800cb88:	b2db      	uxtb	r3, r3
 800cb8a:	2b00      	cmp	r3, #0
 800cb8c:	d00b      	beq.n	800cba6 <vPortEnterCritical+0x4e>
	__asm volatile
 800cb8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb92:	f383 8811 	msr	BASEPRI, r3
 800cb96:	f3bf 8f6f 	isb	sy
 800cb9a:	f3bf 8f4f 	dsb	sy
 800cb9e:	603b      	str	r3, [r7, #0]
}
 800cba0:	bf00      	nop
 800cba2:	bf00      	nop
 800cba4:	e7fd      	b.n	800cba2 <vPortEnterCritical+0x4a>
	}
}
 800cba6:	bf00      	nop
 800cba8:	370c      	adds	r7, #12
 800cbaa:	46bd      	mov	sp, r7
 800cbac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbb0:	4770      	bx	lr
 800cbb2:	bf00      	nop
 800cbb4:	20000024 	.word	0x20000024
 800cbb8:	e000ed04 	.word	0xe000ed04

0800cbbc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800cbbc:	b480      	push	{r7}
 800cbbe:	b083      	sub	sp, #12
 800cbc0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800cbc2:	4b12      	ldr	r3, [pc, #72]	@ (800cc0c <vPortExitCritical+0x50>)
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	2b00      	cmp	r3, #0
 800cbc8:	d10b      	bne.n	800cbe2 <vPortExitCritical+0x26>
	__asm volatile
 800cbca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cbce:	f383 8811 	msr	BASEPRI, r3
 800cbd2:	f3bf 8f6f 	isb	sy
 800cbd6:	f3bf 8f4f 	dsb	sy
 800cbda:	607b      	str	r3, [r7, #4]
}
 800cbdc:	bf00      	nop
 800cbde:	bf00      	nop
 800cbe0:	e7fd      	b.n	800cbde <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800cbe2:	4b0a      	ldr	r3, [pc, #40]	@ (800cc0c <vPortExitCritical+0x50>)
 800cbe4:	681b      	ldr	r3, [r3, #0]
 800cbe6:	3b01      	subs	r3, #1
 800cbe8:	4a08      	ldr	r2, [pc, #32]	@ (800cc0c <vPortExitCritical+0x50>)
 800cbea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800cbec:	4b07      	ldr	r3, [pc, #28]	@ (800cc0c <vPortExitCritical+0x50>)
 800cbee:	681b      	ldr	r3, [r3, #0]
 800cbf0:	2b00      	cmp	r3, #0
 800cbf2:	d105      	bne.n	800cc00 <vPortExitCritical+0x44>
 800cbf4:	2300      	movs	r3, #0
 800cbf6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cbf8:	683b      	ldr	r3, [r7, #0]
 800cbfa:	f383 8811 	msr	BASEPRI, r3
}
 800cbfe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800cc00:	bf00      	nop
 800cc02:	370c      	adds	r7, #12
 800cc04:	46bd      	mov	sp, r7
 800cc06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc0a:	4770      	bx	lr
 800cc0c:	20000024 	.word	0x20000024

0800cc10 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800cc10:	f3ef 8009 	mrs	r0, PSP
 800cc14:	f3bf 8f6f 	isb	sy
 800cc18:	4b15      	ldr	r3, [pc, #84]	@ (800cc70 <pxCurrentTCBConst>)
 800cc1a:	681a      	ldr	r2, [r3, #0]
 800cc1c:	f01e 0f10 	tst.w	lr, #16
 800cc20:	bf08      	it	eq
 800cc22:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800cc26:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc2a:	6010      	str	r0, [r2, #0]
 800cc2c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800cc30:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800cc34:	f380 8811 	msr	BASEPRI, r0
 800cc38:	f3bf 8f4f 	dsb	sy
 800cc3c:	f3bf 8f6f 	isb	sy
 800cc40:	f7fe fe8e 	bl	800b960 <vTaskSwitchContext>
 800cc44:	f04f 0000 	mov.w	r0, #0
 800cc48:	f380 8811 	msr	BASEPRI, r0
 800cc4c:	bc09      	pop	{r0, r3}
 800cc4e:	6819      	ldr	r1, [r3, #0]
 800cc50:	6808      	ldr	r0, [r1, #0]
 800cc52:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc56:	f01e 0f10 	tst.w	lr, #16
 800cc5a:	bf08      	it	eq
 800cc5c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800cc60:	f380 8809 	msr	PSP, r0
 800cc64:	f3bf 8f6f 	isb	sy
 800cc68:	4770      	bx	lr
 800cc6a:	bf00      	nop
 800cc6c:	f3af 8000 	nop.w

0800cc70 <pxCurrentTCBConst>:
 800cc70:	200010b8 	.word	0x200010b8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800cc74:	bf00      	nop
 800cc76:	bf00      	nop

0800cc78 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800cc78:	b580      	push	{r7, lr}
 800cc7a:	b082      	sub	sp, #8
 800cc7c:	af00      	add	r7, sp, #0
	__asm volatile
 800cc7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc82:	f383 8811 	msr	BASEPRI, r3
 800cc86:	f3bf 8f6f 	isb	sy
 800cc8a:	f3bf 8f4f 	dsb	sy
 800cc8e:	607b      	str	r3, [r7, #4]
}
 800cc90:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800cc92:	f7fe fdab 	bl	800b7ec <xTaskIncrementTick>
 800cc96:	4603      	mov	r3, r0
 800cc98:	2b00      	cmp	r3, #0
 800cc9a:	d003      	beq.n	800cca4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800cc9c:	4b06      	ldr	r3, [pc, #24]	@ (800ccb8 <xPortSysTickHandler+0x40>)
 800cc9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cca2:	601a      	str	r2, [r3, #0]
 800cca4:	2300      	movs	r3, #0
 800cca6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cca8:	683b      	ldr	r3, [r7, #0]
 800ccaa:	f383 8811 	msr	BASEPRI, r3
}
 800ccae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800ccb0:	bf00      	nop
 800ccb2:	3708      	adds	r7, #8
 800ccb4:	46bd      	mov	sp, r7
 800ccb6:	bd80      	pop	{r7, pc}
 800ccb8:	e000ed04 	.word	0xe000ed04

0800ccbc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ccbc:	b480      	push	{r7}
 800ccbe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ccc0:	4b0b      	ldr	r3, [pc, #44]	@ (800ccf0 <vPortSetupTimerInterrupt+0x34>)
 800ccc2:	2200      	movs	r2, #0
 800ccc4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ccc6:	4b0b      	ldr	r3, [pc, #44]	@ (800ccf4 <vPortSetupTimerInterrupt+0x38>)
 800ccc8:	2200      	movs	r2, #0
 800ccca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800cccc:	4b0a      	ldr	r3, [pc, #40]	@ (800ccf8 <vPortSetupTimerInterrupt+0x3c>)
 800ccce:	681b      	ldr	r3, [r3, #0]
 800ccd0:	4a0a      	ldr	r2, [pc, #40]	@ (800ccfc <vPortSetupTimerInterrupt+0x40>)
 800ccd2:	fba2 2303 	umull	r2, r3, r2, r3
 800ccd6:	099b      	lsrs	r3, r3, #6
 800ccd8:	4a09      	ldr	r2, [pc, #36]	@ (800cd00 <vPortSetupTimerInterrupt+0x44>)
 800ccda:	3b01      	subs	r3, #1
 800ccdc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ccde:	4b04      	ldr	r3, [pc, #16]	@ (800ccf0 <vPortSetupTimerInterrupt+0x34>)
 800cce0:	2207      	movs	r2, #7
 800cce2:	601a      	str	r2, [r3, #0]
}
 800cce4:	bf00      	nop
 800cce6:	46bd      	mov	sp, r7
 800cce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccec:	4770      	bx	lr
 800ccee:	bf00      	nop
 800ccf0:	e000e010 	.word	0xe000e010
 800ccf4:	e000e018 	.word	0xe000e018
 800ccf8:	20000018 	.word	0x20000018
 800ccfc:	10624dd3 	.word	0x10624dd3
 800cd00:	e000e014 	.word	0xe000e014

0800cd04 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800cd04:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800cd14 <vPortEnableVFP+0x10>
 800cd08:	6801      	ldr	r1, [r0, #0]
 800cd0a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800cd0e:	6001      	str	r1, [r0, #0]
 800cd10:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800cd12:	bf00      	nop
 800cd14:	e000ed88 	.word	0xe000ed88

0800cd18 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800cd18:	b480      	push	{r7}
 800cd1a:	b085      	sub	sp, #20
 800cd1c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800cd1e:	f3ef 8305 	mrs	r3, IPSR
 800cd22:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800cd24:	68fb      	ldr	r3, [r7, #12]
 800cd26:	2b0f      	cmp	r3, #15
 800cd28:	d915      	bls.n	800cd56 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800cd2a:	4a18      	ldr	r2, [pc, #96]	@ (800cd8c <vPortValidateInterruptPriority+0x74>)
 800cd2c:	68fb      	ldr	r3, [r7, #12]
 800cd2e:	4413      	add	r3, r2
 800cd30:	781b      	ldrb	r3, [r3, #0]
 800cd32:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800cd34:	4b16      	ldr	r3, [pc, #88]	@ (800cd90 <vPortValidateInterruptPriority+0x78>)
 800cd36:	781b      	ldrb	r3, [r3, #0]
 800cd38:	7afa      	ldrb	r2, [r7, #11]
 800cd3a:	429a      	cmp	r2, r3
 800cd3c:	d20b      	bcs.n	800cd56 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800cd3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd42:	f383 8811 	msr	BASEPRI, r3
 800cd46:	f3bf 8f6f 	isb	sy
 800cd4a:	f3bf 8f4f 	dsb	sy
 800cd4e:	607b      	str	r3, [r7, #4]
}
 800cd50:	bf00      	nop
 800cd52:	bf00      	nop
 800cd54:	e7fd      	b.n	800cd52 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800cd56:	4b0f      	ldr	r3, [pc, #60]	@ (800cd94 <vPortValidateInterruptPriority+0x7c>)
 800cd58:	681b      	ldr	r3, [r3, #0]
 800cd5a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800cd5e:	4b0e      	ldr	r3, [pc, #56]	@ (800cd98 <vPortValidateInterruptPriority+0x80>)
 800cd60:	681b      	ldr	r3, [r3, #0]
 800cd62:	429a      	cmp	r2, r3
 800cd64:	d90b      	bls.n	800cd7e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800cd66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd6a:	f383 8811 	msr	BASEPRI, r3
 800cd6e:	f3bf 8f6f 	isb	sy
 800cd72:	f3bf 8f4f 	dsb	sy
 800cd76:	603b      	str	r3, [r7, #0]
}
 800cd78:	bf00      	nop
 800cd7a:	bf00      	nop
 800cd7c:	e7fd      	b.n	800cd7a <vPortValidateInterruptPriority+0x62>
	}
 800cd7e:	bf00      	nop
 800cd80:	3714      	adds	r7, #20
 800cd82:	46bd      	mov	sp, r7
 800cd84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd88:	4770      	bx	lr
 800cd8a:	bf00      	nop
 800cd8c:	e000e3f0 	.word	0xe000e3f0
 800cd90:	200016e4 	.word	0x200016e4
 800cd94:	e000ed0c 	.word	0xe000ed0c
 800cd98:	200016e8 	.word	0x200016e8

0800cd9c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800cd9c:	b580      	push	{r7, lr}
 800cd9e:	b08a      	sub	sp, #40	@ 0x28
 800cda0:	af00      	add	r7, sp, #0
 800cda2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800cda4:	2300      	movs	r3, #0
 800cda6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800cda8:	f7fe fc64 	bl	800b674 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800cdac:	4b5f      	ldr	r3, [pc, #380]	@ (800cf2c <pvPortMalloc+0x190>)
 800cdae:	681b      	ldr	r3, [r3, #0]
 800cdb0:	2b00      	cmp	r3, #0
 800cdb2:	d101      	bne.n	800cdb8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800cdb4:	f000 f92a 	bl	800d00c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800cdb8:	4b5d      	ldr	r3, [pc, #372]	@ (800cf30 <pvPortMalloc+0x194>)
 800cdba:	681a      	ldr	r2, [r3, #0]
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	4013      	ands	r3, r2
 800cdc0:	2b00      	cmp	r3, #0
 800cdc2:	f040 8095 	bne.w	800cef0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	2b00      	cmp	r3, #0
 800cdca:	d01e      	beq.n	800ce0a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800cdcc:	2208      	movs	r2, #8
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	4413      	add	r3, r2
 800cdd2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	f003 0307 	and.w	r3, r3, #7
 800cdda:	2b00      	cmp	r3, #0
 800cddc:	d015      	beq.n	800ce0a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	f023 0307 	bic.w	r3, r3, #7
 800cde4:	3308      	adds	r3, #8
 800cde6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	f003 0307 	and.w	r3, r3, #7
 800cdee:	2b00      	cmp	r3, #0
 800cdf0:	d00b      	beq.n	800ce0a <pvPortMalloc+0x6e>
	__asm volatile
 800cdf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cdf6:	f383 8811 	msr	BASEPRI, r3
 800cdfa:	f3bf 8f6f 	isb	sy
 800cdfe:	f3bf 8f4f 	dsb	sy
 800ce02:	617b      	str	r3, [r7, #20]
}
 800ce04:	bf00      	nop
 800ce06:	bf00      	nop
 800ce08:	e7fd      	b.n	800ce06 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	2b00      	cmp	r3, #0
 800ce0e:	d06f      	beq.n	800cef0 <pvPortMalloc+0x154>
 800ce10:	4b48      	ldr	r3, [pc, #288]	@ (800cf34 <pvPortMalloc+0x198>)
 800ce12:	681b      	ldr	r3, [r3, #0]
 800ce14:	687a      	ldr	r2, [r7, #4]
 800ce16:	429a      	cmp	r2, r3
 800ce18:	d86a      	bhi.n	800cef0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ce1a:	4b47      	ldr	r3, [pc, #284]	@ (800cf38 <pvPortMalloc+0x19c>)
 800ce1c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800ce1e:	4b46      	ldr	r3, [pc, #280]	@ (800cf38 <pvPortMalloc+0x19c>)
 800ce20:	681b      	ldr	r3, [r3, #0]
 800ce22:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ce24:	e004      	b.n	800ce30 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800ce26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce28:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800ce2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce2c:	681b      	ldr	r3, [r3, #0]
 800ce2e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ce30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce32:	685b      	ldr	r3, [r3, #4]
 800ce34:	687a      	ldr	r2, [r7, #4]
 800ce36:	429a      	cmp	r2, r3
 800ce38:	d903      	bls.n	800ce42 <pvPortMalloc+0xa6>
 800ce3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce3c:	681b      	ldr	r3, [r3, #0]
 800ce3e:	2b00      	cmp	r3, #0
 800ce40:	d1f1      	bne.n	800ce26 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ce42:	4b3a      	ldr	r3, [pc, #232]	@ (800cf2c <pvPortMalloc+0x190>)
 800ce44:	681b      	ldr	r3, [r3, #0]
 800ce46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ce48:	429a      	cmp	r2, r3
 800ce4a:	d051      	beq.n	800cef0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ce4c:	6a3b      	ldr	r3, [r7, #32]
 800ce4e:	681b      	ldr	r3, [r3, #0]
 800ce50:	2208      	movs	r2, #8
 800ce52:	4413      	add	r3, r2
 800ce54:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ce56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce58:	681a      	ldr	r2, [r3, #0]
 800ce5a:	6a3b      	ldr	r3, [r7, #32]
 800ce5c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ce5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce60:	685a      	ldr	r2, [r3, #4]
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	1ad2      	subs	r2, r2, r3
 800ce66:	2308      	movs	r3, #8
 800ce68:	005b      	lsls	r3, r3, #1
 800ce6a:	429a      	cmp	r2, r3
 800ce6c:	d920      	bls.n	800ceb0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ce6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	4413      	add	r3, r2
 800ce74:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ce76:	69bb      	ldr	r3, [r7, #24]
 800ce78:	f003 0307 	and.w	r3, r3, #7
 800ce7c:	2b00      	cmp	r3, #0
 800ce7e:	d00b      	beq.n	800ce98 <pvPortMalloc+0xfc>
	__asm volatile
 800ce80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce84:	f383 8811 	msr	BASEPRI, r3
 800ce88:	f3bf 8f6f 	isb	sy
 800ce8c:	f3bf 8f4f 	dsb	sy
 800ce90:	613b      	str	r3, [r7, #16]
}
 800ce92:	bf00      	nop
 800ce94:	bf00      	nop
 800ce96:	e7fd      	b.n	800ce94 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ce98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce9a:	685a      	ldr	r2, [r3, #4]
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	1ad2      	subs	r2, r2, r3
 800cea0:	69bb      	ldr	r3, [r7, #24]
 800cea2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800cea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cea6:	687a      	ldr	r2, [r7, #4]
 800cea8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ceaa:	69b8      	ldr	r0, [r7, #24]
 800ceac:	f000 f910 	bl	800d0d0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ceb0:	4b20      	ldr	r3, [pc, #128]	@ (800cf34 <pvPortMalloc+0x198>)
 800ceb2:	681a      	ldr	r2, [r3, #0]
 800ceb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ceb6:	685b      	ldr	r3, [r3, #4]
 800ceb8:	1ad3      	subs	r3, r2, r3
 800ceba:	4a1e      	ldr	r2, [pc, #120]	@ (800cf34 <pvPortMalloc+0x198>)
 800cebc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800cebe:	4b1d      	ldr	r3, [pc, #116]	@ (800cf34 <pvPortMalloc+0x198>)
 800cec0:	681a      	ldr	r2, [r3, #0]
 800cec2:	4b1e      	ldr	r3, [pc, #120]	@ (800cf3c <pvPortMalloc+0x1a0>)
 800cec4:	681b      	ldr	r3, [r3, #0]
 800cec6:	429a      	cmp	r2, r3
 800cec8:	d203      	bcs.n	800ced2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ceca:	4b1a      	ldr	r3, [pc, #104]	@ (800cf34 <pvPortMalloc+0x198>)
 800cecc:	681b      	ldr	r3, [r3, #0]
 800cece:	4a1b      	ldr	r2, [pc, #108]	@ (800cf3c <pvPortMalloc+0x1a0>)
 800ced0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ced2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ced4:	685a      	ldr	r2, [r3, #4]
 800ced6:	4b16      	ldr	r3, [pc, #88]	@ (800cf30 <pvPortMalloc+0x194>)
 800ced8:	681b      	ldr	r3, [r3, #0]
 800ceda:	431a      	orrs	r2, r3
 800cedc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cede:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800cee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cee2:	2200      	movs	r2, #0
 800cee4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800cee6:	4b16      	ldr	r3, [pc, #88]	@ (800cf40 <pvPortMalloc+0x1a4>)
 800cee8:	681b      	ldr	r3, [r3, #0]
 800ceea:	3301      	adds	r3, #1
 800ceec:	4a14      	ldr	r2, [pc, #80]	@ (800cf40 <pvPortMalloc+0x1a4>)
 800ceee:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800cef0:	f7fe fbce 	bl	800b690 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 800cef4:	69fb      	ldr	r3, [r7, #28]
 800cef6:	2b00      	cmp	r3, #0
 800cef8:	d101      	bne.n	800cefe <pvPortMalloc+0x162>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 800cefa:	f7f5 fa25 	bl	8002348 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800cefe:	69fb      	ldr	r3, [r7, #28]
 800cf00:	f003 0307 	and.w	r3, r3, #7
 800cf04:	2b00      	cmp	r3, #0
 800cf06:	d00b      	beq.n	800cf20 <pvPortMalloc+0x184>
	__asm volatile
 800cf08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf0c:	f383 8811 	msr	BASEPRI, r3
 800cf10:	f3bf 8f6f 	isb	sy
 800cf14:	f3bf 8f4f 	dsb	sy
 800cf18:	60fb      	str	r3, [r7, #12]
}
 800cf1a:	bf00      	nop
 800cf1c:	bf00      	nop
 800cf1e:	e7fd      	b.n	800cf1c <pvPortMalloc+0x180>
	return pvReturn;
 800cf20:	69fb      	ldr	r3, [r7, #28]
}
 800cf22:	4618      	mov	r0, r3
 800cf24:	3728      	adds	r7, #40	@ 0x28
 800cf26:	46bd      	mov	sp, r7
 800cf28:	bd80      	pop	{r7, pc}
 800cf2a:	bf00      	nop
 800cf2c:	200052f4 	.word	0x200052f4
 800cf30:	20005308 	.word	0x20005308
 800cf34:	200052f8 	.word	0x200052f8
 800cf38:	200052ec 	.word	0x200052ec
 800cf3c:	200052fc 	.word	0x200052fc
 800cf40:	20005300 	.word	0x20005300

0800cf44 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800cf44:	b580      	push	{r7, lr}
 800cf46:	b086      	sub	sp, #24
 800cf48:	af00      	add	r7, sp, #0
 800cf4a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	d04f      	beq.n	800cff6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800cf56:	2308      	movs	r3, #8
 800cf58:	425b      	negs	r3, r3
 800cf5a:	697a      	ldr	r2, [r7, #20]
 800cf5c:	4413      	add	r3, r2
 800cf5e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800cf60:	697b      	ldr	r3, [r7, #20]
 800cf62:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800cf64:	693b      	ldr	r3, [r7, #16]
 800cf66:	685a      	ldr	r2, [r3, #4]
 800cf68:	4b25      	ldr	r3, [pc, #148]	@ (800d000 <vPortFree+0xbc>)
 800cf6a:	681b      	ldr	r3, [r3, #0]
 800cf6c:	4013      	ands	r3, r2
 800cf6e:	2b00      	cmp	r3, #0
 800cf70:	d10b      	bne.n	800cf8a <vPortFree+0x46>
	__asm volatile
 800cf72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf76:	f383 8811 	msr	BASEPRI, r3
 800cf7a:	f3bf 8f6f 	isb	sy
 800cf7e:	f3bf 8f4f 	dsb	sy
 800cf82:	60fb      	str	r3, [r7, #12]
}
 800cf84:	bf00      	nop
 800cf86:	bf00      	nop
 800cf88:	e7fd      	b.n	800cf86 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800cf8a:	693b      	ldr	r3, [r7, #16]
 800cf8c:	681b      	ldr	r3, [r3, #0]
 800cf8e:	2b00      	cmp	r3, #0
 800cf90:	d00b      	beq.n	800cfaa <vPortFree+0x66>
	__asm volatile
 800cf92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf96:	f383 8811 	msr	BASEPRI, r3
 800cf9a:	f3bf 8f6f 	isb	sy
 800cf9e:	f3bf 8f4f 	dsb	sy
 800cfa2:	60bb      	str	r3, [r7, #8]
}
 800cfa4:	bf00      	nop
 800cfa6:	bf00      	nop
 800cfa8:	e7fd      	b.n	800cfa6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800cfaa:	693b      	ldr	r3, [r7, #16]
 800cfac:	685a      	ldr	r2, [r3, #4]
 800cfae:	4b14      	ldr	r3, [pc, #80]	@ (800d000 <vPortFree+0xbc>)
 800cfb0:	681b      	ldr	r3, [r3, #0]
 800cfb2:	4013      	ands	r3, r2
 800cfb4:	2b00      	cmp	r3, #0
 800cfb6:	d01e      	beq.n	800cff6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800cfb8:	693b      	ldr	r3, [r7, #16]
 800cfba:	681b      	ldr	r3, [r3, #0]
 800cfbc:	2b00      	cmp	r3, #0
 800cfbe:	d11a      	bne.n	800cff6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800cfc0:	693b      	ldr	r3, [r7, #16]
 800cfc2:	685a      	ldr	r2, [r3, #4]
 800cfc4:	4b0e      	ldr	r3, [pc, #56]	@ (800d000 <vPortFree+0xbc>)
 800cfc6:	681b      	ldr	r3, [r3, #0]
 800cfc8:	43db      	mvns	r3, r3
 800cfca:	401a      	ands	r2, r3
 800cfcc:	693b      	ldr	r3, [r7, #16]
 800cfce:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800cfd0:	f7fe fb50 	bl	800b674 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800cfd4:	693b      	ldr	r3, [r7, #16]
 800cfd6:	685a      	ldr	r2, [r3, #4]
 800cfd8:	4b0a      	ldr	r3, [pc, #40]	@ (800d004 <vPortFree+0xc0>)
 800cfda:	681b      	ldr	r3, [r3, #0]
 800cfdc:	4413      	add	r3, r2
 800cfde:	4a09      	ldr	r2, [pc, #36]	@ (800d004 <vPortFree+0xc0>)
 800cfe0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800cfe2:	6938      	ldr	r0, [r7, #16]
 800cfe4:	f000 f874 	bl	800d0d0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800cfe8:	4b07      	ldr	r3, [pc, #28]	@ (800d008 <vPortFree+0xc4>)
 800cfea:	681b      	ldr	r3, [r3, #0]
 800cfec:	3301      	adds	r3, #1
 800cfee:	4a06      	ldr	r2, [pc, #24]	@ (800d008 <vPortFree+0xc4>)
 800cff0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800cff2:	f7fe fb4d 	bl	800b690 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800cff6:	bf00      	nop
 800cff8:	3718      	adds	r7, #24
 800cffa:	46bd      	mov	sp, r7
 800cffc:	bd80      	pop	{r7, pc}
 800cffe:	bf00      	nop
 800d000:	20005308 	.word	0x20005308
 800d004:	200052f8 	.word	0x200052f8
 800d008:	20005304 	.word	0x20005304

0800d00c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d00c:	b480      	push	{r7}
 800d00e:	b085      	sub	sp, #20
 800d010:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d012:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800d016:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d018:	4b27      	ldr	r3, [pc, #156]	@ (800d0b8 <prvHeapInit+0xac>)
 800d01a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d01c:	68fb      	ldr	r3, [r7, #12]
 800d01e:	f003 0307 	and.w	r3, r3, #7
 800d022:	2b00      	cmp	r3, #0
 800d024:	d00c      	beq.n	800d040 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d026:	68fb      	ldr	r3, [r7, #12]
 800d028:	3307      	adds	r3, #7
 800d02a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d02c:	68fb      	ldr	r3, [r7, #12]
 800d02e:	f023 0307 	bic.w	r3, r3, #7
 800d032:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d034:	68ba      	ldr	r2, [r7, #8]
 800d036:	68fb      	ldr	r3, [r7, #12]
 800d038:	1ad3      	subs	r3, r2, r3
 800d03a:	4a1f      	ldr	r2, [pc, #124]	@ (800d0b8 <prvHeapInit+0xac>)
 800d03c:	4413      	add	r3, r2
 800d03e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d040:	68fb      	ldr	r3, [r7, #12]
 800d042:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d044:	4a1d      	ldr	r2, [pc, #116]	@ (800d0bc <prvHeapInit+0xb0>)
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d04a:	4b1c      	ldr	r3, [pc, #112]	@ (800d0bc <prvHeapInit+0xb0>)
 800d04c:	2200      	movs	r2, #0
 800d04e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	68ba      	ldr	r2, [r7, #8]
 800d054:	4413      	add	r3, r2
 800d056:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d058:	2208      	movs	r2, #8
 800d05a:	68fb      	ldr	r3, [r7, #12]
 800d05c:	1a9b      	subs	r3, r3, r2
 800d05e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d060:	68fb      	ldr	r3, [r7, #12]
 800d062:	f023 0307 	bic.w	r3, r3, #7
 800d066:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d068:	68fb      	ldr	r3, [r7, #12]
 800d06a:	4a15      	ldr	r2, [pc, #84]	@ (800d0c0 <prvHeapInit+0xb4>)
 800d06c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d06e:	4b14      	ldr	r3, [pc, #80]	@ (800d0c0 <prvHeapInit+0xb4>)
 800d070:	681b      	ldr	r3, [r3, #0]
 800d072:	2200      	movs	r2, #0
 800d074:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d076:	4b12      	ldr	r3, [pc, #72]	@ (800d0c0 <prvHeapInit+0xb4>)
 800d078:	681b      	ldr	r3, [r3, #0]
 800d07a:	2200      	movs	r2, #0
 800d07c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d082:	683b      	ldr	r3, [r7, #0]
 800d084:	68fa      	ldr	r2, [r7, #12]
 800d086:	1ad2      	subs	r2, r2, r3
 800d088:	683b      	ldr	r3, [r7, #0]
 800d08a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d08c:	4b0c      	ldr	r3, [pc, #48]	@ (800d0c0 <prvHeapInit+0xb4>)
 800d08e:	681a      	ldr	r2, [r3, #0]
 800d090:	683b      	ldr	r3, [r7, #0]
 800d092:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d094:	683b      	ldr	r3, [r7, #0]
 800d096:	685b      	ldr	r3, [r3, #4]
 800d098:	4a0a      	ldr	r2, [pc, #40]	@ (800d0c4 <prvHeapInit+0xb8>)
 800d09a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d09c:	683b      	ldr	r3, [r7, #0]
 800d09e:	685b      	ldr	r3, [r3, #4]
 800d0a0:	4a09      	ldr	r2, [pc, #36]	@ (800d0c8 <prvHeapInit+0xbc>)
 800d0a2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d0a4:	4b09      	ldr	r3, [pc, #36]	@ (800d0cc <prvHeapInit+0xc0>)
 800d0a6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800d0aa:	601a      	str	r2, [r3, #0]
}
 800d0ac:	bf00      	nop
 800d0ae:	3714      	adds	r7, #20
 800d0b0:	46bd      	mov	sp, r7
 800d0b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0b6:	4770      	bx	lr
 800d0b8:	200016ec 	.word	0x200016ec
 800d0bc:	200052ec 	.word	0x200052ec
 800d0c0:	200052f4 	.word	0x200052f4
 800d0c4:	200052fc 	.word	0x200052fc
 800d0c8:	200052f8 	.word	0x200052f8
 800d0cc:	20005308 	.word	0x20005308

0800d0d0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d0d0:	b480      	push	{r7}
 800d0d2:	b085      	sub	sp, #20
 800d0d4:	af00      	add	r7, sp, #0
 800d0d6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d0d8:	4b28      	ldr	r3, [pc, #160]	@ (800d17c <prvInsertBlockIntoFreeList+0xac>)
 800d0da:	60fb      	str	r3, [r7, #12]
 800d0dc:	e002      	b.n	800d0e4 <prvInsertBlockIntoFreeList+0x14>
 800d0de:	68fb      	ldr	r3, [r7, #12]
 800d0e0:	681b      	ldr	r3, [r3, #0]
 800d0e2:	60fb      	str	r3, [r7, #12]
 800d0e4:	68fb      	ldr	r3, [r7, #12]
 800d0e6:	681b      	ldr	r3, [r3, #0]
 800d0e8:	687a      	ldr	r2, [r7, #4]
 800d0ea:	429a      	cmp	r2, r3
 800d0ec:	d8f7      	bhi.n	800d0de <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d0ee:	68fb      	ldr	r3, [r7, #12]
 800d0f0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d0f2:	68fb      	ldr	r3, [r7, #12]
 800d0f4:	685b      	ldr	r3, [r3, #4]
 800d0f6:	68ba      	ldr	r2, [r7, #8]
 800d0f8:	4413      	add	r3, r2
 800d0fa:	687a      	ldr	r2, [r7, #4]
 800d0fc:	429a      	cmp	r2, r3
 800d0fe:	d108      	bne.n	800d112 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d100:	68fb      	ldr	r3, [r7, #12]
 800d102:	685a      	ldr	r2, [r3, #4]
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	685b      	ldr	r3, [r3, #4]
 800d108:	441a      	add	r2, r3
 800d10a:	68fb      	ldr	r3, [r7, #12]
 800d10c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d10e:	68fb      	ldr	r3, [r7, #12]
 800d110:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	685b      	ldr	r3, [r3, #4]
 800d11a:	68ba      	ldr	r2, [r7, #8]
 800d11c:	441a      	add	r2, r3
 800d11e:	68fb      	ldr	r3, [r7, #12]
 800d120:	681b      	ldr	r3, [r3, #0]
 800d122:	429a      	cmp	r2, r3
 800d124:	d118      	bne.n	800d158 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d126:	68fb      	ldr	r3, [r7, #12]
 800d128:	681a      	ldr	r2, [r3, #0]
 800d12a:	4b15      	ldr	r3, [pc, #84]	@ (800d180 <prvInsertBlockIntoFreeList+0xb0>)
 800d12c:	681b      	ldr	r3, [r3, #0]
 800d12e:	429a      	cmp	r2, r3
 800d130:	d00d      	beq.n	800d14e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	685a      	ldr	r2, [r3, #4]
 800d136:	68fb      	ldr	r3, [r7, #12]
 800d138:	681b      	ldr	r3, [r3, #0]
 800d13a:	685b      	ldr	r3, [r3, #4]
 800d13c:	441a      	add	r2, r3
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d142:	68fb      	ldr	r3, [r7, #12]
 800d144:	681b      	ldr	r3, [r3, #0]
 800d146:	681a      	ldr	r2, [r3, #0]
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	601a      	str	r2, [r3, #0]
 800d14c:	e008      	b.n	800d160 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d14e:	4b0c      	ldr	r3, [pc, #48]	@ (800d180 <prvInsertBlockIntoFreeList+0xb0>)
 800d150:	681a      	ldr	r2, [r3, #0]
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	601a      	str	r2, [r3, #0]
 800d156:	e003      	b.n	800d160 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d158:	68fb      	ldr	r3, [r7, #12]
 800d15a:	681a      	ldr	r2, [r3, #0]
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d160:	68fa      	ldr	r2, [r7, #12]
 800d162:	687b      	ldr	r3, [r7, #4]
 800d164:	429a      	cmp	r2, r3
 800d166:	d002      	beq.n	800d16e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d168:	68fb      	ldr	r3, [r7, #12]
 800d16a:	687a      	ldr	r2, [r7, #4]
 800d16c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d16e:	bf00      	nop
 800d170:	3714      	adds	r7, #20
 800d172:	46bd      	mov	sp, r7
 800d174:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d178:	4770      	bx	lr
 800d17a:	bf00      	nop
 800d17c:	200052ec 	.word	0x200052ec
 800d180:	200052f4 	.word	0x200052f4

0800d184 <__cvt>:
 800d184:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d188:	ec57 6b10 	vmov	r6, r7, d0
 800d18c:	2f00      	cmp	r7, #0
 800d18e:	460c      	mov	r4, r1
 800d190:	4619      	mov	r1, r3
 800d192:	463b      	mov	r3, r7
 800d194:	bfbb      	ittet	lt
 800d196:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800d19a:	461f      	movlt	r7, r3
 800d19c:	2300      	movge	r3, #0
 800d19e:	232d      	movlt	r3, #45	@ 0x2d
 800d1a0:	700b      	strb	r3, [r1, #0]
 800d1a2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d1a4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800d1a8:	4691      	mov	r9, r2
 800d1aa:	f023 0820 	bic.w	r8, r3, #32
 800d1ae:	bfbc      	itt	lt
 800d1b0:	4632      	movlt	r2, r6
 800d1b2:	4616      	movlt	r6, r2
 800d1b4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d1b8:	d005      	beq.n	800d1c6 <__cvt+0x42>
 800d1ba:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800d1be:	d100      	bne.n	800d1c2 <__cvt+0x3e>
 800d1c0:	3401      	adds	r4, #1
 800d1c2:	2102      	movs	r1, #2
 800d1c4:	e000      	b.n	800d1c8 <__cvt+0x44>
 800d1c6:	2103      	movs	r1, #3
 800d1c8:	ab03      	add	r3, sp, #12
 800d1ca:	9301      	str	r3, [sp, #4]
 800d1cc:	ab02      	add	r3, sp, #8
 800d1ce:	9300      	str	r3, [sp, #0]
 800d1d0:	ec47 6b10 	vmov	d0, r6, r7
 800d1d4:	4653      	mov	r3, sl
 800d1d6:	4622      	mov	r2, r4
 800d1d8:	f000 feda 	bl	800df90 <_dtoa_r>
 800d1dc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800d1e0:	4605      	mov	r5, r0
 800d1e2:	d119      	bne.n	800d218 <__cvt+0x94>
 800d1e4:	f019 0f01 	tst.w	r9, #1
 800d1e8:	d00e      	beq.n	800d208 <__cvt+0x84>
 800d1ea:	eb00 0904 	add.w	r9, r0, r4
 800d1ee:	2200      	movs	r2, #0
 800d1f0:	2300      	movs	r3, #0
 800d1f2:	4630      	mov	r0, r6
 800d1f4:	4639      	mov	r1, r7
 800d1f6:	f7f3 fc6f 	bl	8000ad8 <__aeabi_dcmpeq>
 800d1fa:	b108      	cbz	r0, 800d200 <__cvt+0x7c>
 800d1fc:	f8cd 900c 	str.w	r9, [sp, #12]
 800d200:	2230      	movs	r2, #48	@ 0x30
 800d202:	9b03      	ldr	r3, [sp, #12]
 800d204:	454b      	cmp	r3, r9
 800d206:	d31e      	bcc.n	800d246 <__cvt+0xc2>
 800d208:	9b03      	ldr	r3, [sp, #12]
 800d20a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d20c:	1b5b      	subs	r3, r3, r5
 800d20e:	4628      	mov	r0, r5
 800d210:	6013      	str	r3, [r2, #0]
 800d212:	b004      	add	sp, #16
 800d214:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d218:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d21c:	eb00 0904 	add.w	r9, r0, r4
 800d220:	d1e5      	bne.n	800d1ee <__cvt+0x6a>
 800d222:	7803      	ldrb	r3, [r0, #0]
 800d224:	2b30      	cmp	r3, #48	@ 0x30
 800d226:	d10a      	bne.n	800d23e <__cvt+0xba>
 800d228:	2200      	movs	r2, #0
 800d22a:	2300      	movs	r3, #0
 800d22c:	4630      	mov	r0, r6
 800d22e:	4639      	mov	r1, r7
 800d230:	f7f3 fc52 	bl	8000ad8 <__aeabi_dcmpeq>
 800d234:	b918      	cbnz	r0, 800d23e <__cvt+0xba>
 800d236:	f1c4 0401 	rsb	r4, r4, #1
 800d23a:	f8ca 4000 	str.w	r4, [sl]
 800d23e:	f8da 3000 	ldr.w	r3, [sl]
 800d242:	4499      	add	r9, r3
 800d244:	e7d3      	b.n	800d1ee <__cvt+0x6a>
 800d246:	1c59      	adds	r1, r3, #1
 800d248:	9103      	str	r1, [sp, #12]
 800d24a:	701a      	strb	r2, [r3, #0]
 800d24c:	e7d9      	b.n	800d202 <__cvt+0x7e>

0800d24e <__exponent>:
 800d24e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d250:	2900      	cmp	r1, #0
 800d252:	bfba      	itte	lt
 800d254:	4249      	neglt	r1, r1
 800d256:	232d      	movlt	r3, #45	@ 0x2d
 800d258:	232b      	movge	r3, #43	@ 0x2b
 800d25a:	2909      	cmp	r1, #9
 800d25c:	7002      	strb	r2, [r0, #0]
 800d25e:	7043      	strb	r3, [r0, #1]
 800d260:	dd29      	ble.n	800d2b6 <__exponent+0x68>
 800d262:	f10d 0307 	add.w	r3, sp, #7
 800d266:	461d      	mov	r5, r3
 800d268:	270a      	movs	r7, #10
 800d26a:	461a      	mov	r2, r3
 800d26c:	fbb1 f6f7 	udiv	r6, r1, r7
 800d270:	fb07 1416 	mls	r4, r7, r6, r1
 800d274:	3430      	adds	r4, #48	@ 0x30
 800d276:	f802 4c01 	strb.w	r4, [r2, #-1]
 800d27a:	460c      	mov	r4, r1
 800d27c:	2c63      	cmp	r4, #99	@ 0x63
 800d27e:	f103 33ff 	add.w	r3, r3, #4294967295
 800d282:	4631      	mov	r1, r6
 800d284:	dcf1      	bgt.n	800d26a <__exponent+0x1c>
 800d286:	3130      	adds	r1, #48	@ 0x30
 800d288:	1e94      	subs	r4, r2, #2
 800d28a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800d28e:	1c41      	adds	r1, r0, #1
 800d290:	4623      	mov	r3, r4
 800d292:	42ab      	cmp	r3, r5
 800d294:	d30a      	bcc.n	800d2ac <__exponent+0x5e>
 800d296:	f10d 0309 	add.w	r3, sp, #9
 800d29a:	1a9b      	subs	r3, r3, r2
 800d29c:	42ac      	cmp	r4, r5
 800d29e:	bf88      	it	hi
 800d2a0:	2300      	movhi	r3, #0
 800d2a2:	3302      	adds	r3, #2
 800d2a4:	4403      	add	r3, r0
 800d2a6:	1a18      	subs	r0, r3, r0
 800d2a8:	b003      	add	sp, #12
 800d2aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d2ac:	f813 6b01 	ldrb.w	r6, [r3], #1
 800d2b0:	f801 6f01 	strb.w	r6, [r1, #1]!
 800d2b4:	e7ed      	b.n	800d292 <__exponent+0x44>
 800d2b6:	2330      	movs	r3, #48	@ 0x30
 800d2b8:	3130      	adds	r1, #48	@ 0x30
 800d2ba:	7083      	strb	r3, [r0, #2]
 800d2bc:	70c1      	strb	r1, [r0, #3]
 800d2be:	1d03      	adds	r3, r0, #4
 800d2c0:	e7f1      	b.n	800d2a6 <__exponent+0x58>
	...

0800d2c4 <_printf_float>:
 800d2c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2c8:	b08d      	sub	sp, #52	@ 0x34
 800d2ca:	460c      	mov	r4, r1
 800d2cc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800d2d0:	4616      	mov	r6, r2
 800d2d2:	461f      	mov	r7, r3
 800d2d4:	4605      	mov	r5, r0
 800d2d6:	f000 fcef 	bl	800dcb8 <_localeconv_r>
 800d2da:	6803      	ldr	r3, [r0, #0]
 800d2dc:	9304      	str	r3, [sp, #16]
 800d2de:	4618      	mov	r0, r3
 800d2e0:	f7f2 ffce 	bl	8000280 <strlen>
 800d2e4:	2300      	movs	r3, #0
 800d2e6:	930a      	str	r3, [sp, #40]	@ 0x28
 800d2e8:	f8d8 3000 	ldr.w	r3, [r8]
 800d2ec:	9005      	str	r0, [sp, #20]
 800d2ee:	3307      	adds	r3, #7
 800d2f0:	f023 0307 	bic.w	r3, r3, #7
 800d2f4:	f103 0208 	add.w	r2, r3, #8
 800d2f8:	f894 a018 	ldrb.w	sl, [r4, #24]
 800d2fc:	f8d4 b000 	ldr.w	fp, [r4]
 800d300:	f8c8 2000 	str.w	r2, [r8]
 800d304:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d308:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800d30c:	9307      	str	r3, [sp, #28]
 800d30e:	f8cd 8018 	str.w	r8, [sp, #24]
 800d312:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800d316:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d31a:	4b9c      	ldr	r3, [pc, #624]	@ (800d58c <_printf_float+0x2c8>)
 800d31c:	f04f 32ff 	mov.w	r2, #4294967295
 800d320:	f7f3 fc0c 	bl	8000b3c <__aeabi_dcmpun>
 800d324:	bb70      	cbnz	r0, 800d384 <_printf_float+0xc0>
 800d326:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d32a:	4b98      	ldr	r3, [pc, #608]	@ (800d58c <_printf_float+0x2c8>)
 800d32c:	f04f 32ff 	mov.w	r2, #4294967295
 800d330:	f7f3 fbe6 	bl	8000b00 <__aeabi_dcmple>
 800d334:	bb30      	cbnz	r0, 800d384 <_printf_float+0xc0>
 800d336:	2200      	movs	r2, #0
 800d338:	2300      	movs	r3, #0
 800d33a:	4640      	mov	r0, r8
 800d33c:	4649      	mov	r1, r9
 800d33e:	f7f3 fbd5 	bl	8000aec <__aeabi_dcmplt>
 800d342:	b110      	cbz	r0, 800d34a <_printf_float+0x86>
 800d344:	232d      	movs	r3, #45	@ 0x2d
 800d346:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d34a:	4a91      	ldr	r2, [pc, #580]	@ (800d590 <_printf_float+0x2cc>)
 800d34c:	4b91      	ldr	r3, [pc, #580]	@ (800d594 <_printf_float+0x2d0>)
 800d34e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800d352:	bf8c      	ite	hi
 800d354:	4690      	movhi	r8, r2
 800d356:	4698      	movls	r8, r3
 800d358:	2303      	movs	r3, #3
 800d35a:	6123      	str	r3, [r4, #16]
 800d35c:	f02b 0304 	bic.w	r3, fp, #4
 800d360:	6023      	str	r3, [r4, #0]
 800d362:	f04f 0900 	mov.w	r9, #0
 800d366:	9700      	str	r7, [sp, #0]
 800d368:	4633      	mov	r3, r6
 800d36a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800d36c:	4621      	mov	r1, r4
 800d36e:	4628      	mov	r0, r5
 800d370:	f000 f9d2 	bl	800d718 <_printf_common>
 800d374:	3001      	adds	r0, #1
 800d376:	f040 808d 	bne.w	800d494 <_printf_float+0x1d0>
 800d37a:	f04f 30ff 	mov.w	r0, #4294967295
 800d37e:	b00d      	add	sp, #52	@ 0x34
 800d380:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d384:	4642      	mov	r2, r8
 800d386:	464b      	mov	r3, r9
 800d388:	4640      	mov	r0, r8
 800d38a:	4649      	mov	r1, r9
 800d38c:	f7f3 fbd6 	bl	8000b3c <__aeabi_dcmpun>
 800d390:	b140      	cbz	r0, 800d3a4 <_printf_float+0xe0>
 800d392:	464b      	mov	r3, r9
 800d394:	2b00      	cmp	r3, #0
 800d396:	bfbc      	itt	lt
 800d398:	232d      	movlt	r3, #45	@ 0x2d
 800d39a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800d39e:	4a7e      	ldr	r2, [pc, #504]	@ (800d598 <_printf_float+0x2d4>)
 800d3a0:	4b7e      	ldr	r3, [pc, #504]	@ (800d59c <_printf_float+0x2d8>)
 800d3a2:	e7d4      	b.n	800d34e <_printf_float+0x8a>
 800d3a4:	6863      	ldr	r3, [r4, #4]
 800d3a6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800d3aa:	9206      	str	r2, [sp, #24]
 800d3ac:	1c5a      	adds	r2, r3, #1
 800d3ae:	d13b      	bne.n	800d428 <_printf_float+0x164>
 800d3b0:	2306      	movs	r3, #6
 800d3b2:	6063      	str	r3, [r4, #4]
 800d3b4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800d3b8:	2300      	movs	r3, #0
 800d3ba:	6022      	str	r2, [r4, #0]
 800d3bc:	9303      	str	r3, [sp, #12]
 800d3be:	ab0a      	add	r3, sp, #40	@ 0x28
 800d3c0:	e9cd a301 	strd	sl, r3, [sp, #4]
 800d3c4:	ab09      	add	r3, sp, #36	@ 0x24
 800d3c6:	9300      	str	r3, [sp, #0]
 800d3c8:	6861      	ldr	r1, [r4, #4]
 800d3ca:	ec49 8b10 	vmov	d0, r8, r9
 800d3ce:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800d3d2:	4628      	mov	r0, r5
 800d3d4:	f7ff fed6 	bl	800d184 <__cvt>
 800d3d8:	9b06      	ldr	r3, [sp, #24]
 800d3da:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d3dc:	2b47      	cmp	r3, #71	@ 0x47
 800d3de:	4680      	mov	r8, r0
 800d3e0:	d129      	bne.n	800d436 <_printf_float+0x172>
 800d3e2:	1cc8      	adds	r0, r1, #3
 800d3e4:	db02      	blt.n	800d3ec <_printf_float+0x128>
 800d3e6:	6863      	ldr	r3, [r4, #4]
 800d3e8:	4299      	cmp	r1, r3
 800d3ea:	dd41      	ble.n	800d470 <_printf_float+0x1ac>
 800d3ec:	f1aa 0a02 	sub.w	sl, sl, #2
 800d3f0:	fa5f fa8a 	uxtb.w	sl, sl
 800d3f4:	3901      	subs	r1, #1
 800d3f6:	4652      	mov	r2, sl
 800d3f8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800d3fc:	9109      	str	r1, [sp, #36]	@ 0x24
 800d3fe:	f7ff ff26 	bl	800d24e <__exponent>
 800d402:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d404:	1813      	adds	r3, r2, r0
 800d406:	2a01      	cmp	r2, #1
 800d408:	4681      	mov	r9, r0
 800d40a:	6123      	str	r3, [r4, #16]
 800d40c:	dc02      	bgt.n	800d414 <_printf_float+0x150>
 800d40e:	6822      	ldr	r2, [r4, #0]
 800d410:	07d2      	lsls	r2, r2, #31
 800d412:	d501      	bpl.n	800d418 <_printf_float+0x154>
 800d414:	3301      	adds	r3, #1
 800d416:	6123      	str	r3, [r4, #16]
 800d418:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800d41c:	2b00      	cmp	r3, #0
 800d41e:	d0a2      	beq.n	800d366 <_printf_float+0xa2>
 800d420:	232d      	movs	r3, #45	@ 0x2d
 800d422:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d426:	e79e      	b.n	800d366 <_printf_float+0xa2>
 800d428:	9a06      	ldr	r2, [sp, #24]
 800d42a:	2a47      	cmp	r2, #71	@ 0x47
 800d42c:	d1c2      	bne.n	800d3b4 <_printf_float+0xf0>
 800d42e:	2b00      	cmp	r3, #0
 800d430:	d1c0      	bne.n	800d3b4 <_printf_float+0xf0>
 800d432:	2301      	movs	r3, #1
 800d434:	e7bd      	b.n	800d3b2 <_printf_float+0xee>
 800d436:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d43a:	d9db      	bls.n	800d3f4 <_printf_float+0x130>
 800d43c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800d440:	d118      	bne.n	800d474 <_printf_float+0x1b0>
 800d442:	2900      	cmp	r1, #0
 800d444:	6863      	ldr	r3, [r4, #4]
 800d446:	dd0b      	ble.n	800d460 <_printf_float+0x19c>
 800d448:	6121      	str	r1, [r4, #16]
 800d44a:	b913      	cbnz	r3, 800d452 <_printf_float+0x18e>
 800d44c:	6822      	ldr	r2, [r4, #0]
 800d44e:	07d0      	lsls	r0, r2, #31
 800d450:	d502      	bpl.n	800d458 <_printf_float+0x194>
 800d452:	3301      	adds	r3, #1
 800d454:	440b      	add	r3, r1
 800d456:	6123      	str	r3, [r4, #16]
 800d458:	65a1      	str	r1, [r4, #88]	@ 0x58
 800d45a:	f04f 0900 	mov.w	r9, #0
 800d45e:	e7db      	b.n	800d418 <_printf_float+0x154>
 800d460:	b913      	cbnz	r3, 800d468 <_printf_float+0x1a4>
 800d462:	6822      	ldr	r2, [r4, #0]
 800d464:	07d2      	lsls	r2, r2, #31
 800d466:	d501      	bpl.n	800d46c <_printf_float+0x1a8>
 800d468:	3302      	adds	r3, #2
 800d46a:	e7f4      	b.n	800d456 <_printf_float+0x192>
 800d46c:	2301      	movs	r3, #1
 800d46e:	e7f2      	b.n	800d456 <_printf_float+0x192>
 800d470:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800d474:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d476:	4299      	cmp	r1, r3
 800d478:	db05      	blt.n	800d486 <_printf_float+0x1c2>
 800d47a:	6823      	ldr	r3, [r4, #0]
 800d47c:	6121      	str	r1, [r4, #16]
 800d47e:	07d8      	lsls	r0, r3, #31
 800d480:	d5ea      	bpl.n	800d458 <_printf_float+0x194>
 800d482:	1c4b      	adds	r3, r1, #1
 800d484:	e7e7      	b.n	800d456 <_printf_float+0x192>
 800d486:	2900      	cmp	r1, #0
 800d488:	bfd4      	ite	le
 800d48a:	f1c1 0202 	rsble	r2, r1, #2
 800d48e:	2201      	movgt	r2, #1
 800d490:	4413      	add	r3, r2
 800d492:	e7e0      	b.n	800d456 <_printf_float+0x192>
 800d494:	6823      	ldr	r3, [r4, #0]
 800d496:	055a      	lsls	r2, r3, #21
 800d498:	d407      	bmi.n	800d4aa <_printf_float+0x1e6>
 800d49a:	6923      	ldr	r3, [r4, #16]
 800d49c:	4642      	mov	r2, r8
 800d49e:	4631      	mov	r1, r6
 800d4a0:	4628      	mov	r0, r5
 800d4a2:	47b8      	blx	r7
 800d4a4:	3001      	adds	r0, #1
 800d4a6:	d12b      	bne.n	800d500 <_printf_float+0x23c>
 800d4a8:	e767      	b.n	800d37a <_printf_float+0xb6>
 800d4aa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d4ae:	f240 80dd 	bls.w	800d66c <_printf_float+0x3a8>
 800d4b2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d4b6:	2200      	movs	r2, #0
 800d4b8:	2300      	movs	r3, #0
 800d4ba:	f7f3 fb0d 	bl	8000ad8 <__aeabi_dcmpeq>
 800d4be:	2800      	cmp	r0, #0
 800d4c0:	d033      	beq.n	800d52a <_printf_float+0x266>
 800d4c2:	4a37      	ldr	r2, [pc, #220]	@ (800d5a0 <_printf_float+0x2dc>)
 800d4c4:	2301      	movs	r3, #1
 800d4c6:	4631      	mov	r1, r6
 800d4c8:	4628      	mov	r0, r5
 800d4ca:	47b8      	blx	r7
 800d4cc:	3001      	adds	r0, #1
 800d4ce:	f43f af54 	beq.w	800d37a <_printf_float+0xb6>
 800d4d2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800d4d6:	4543      	cmp	r3, r8
 800d4d8:	db02      	blt.n	800d4e0 <_printf_float+0x21c>
 800d4da:	6823      	ldr	r3, [r4, #0]
 800d4dc:	07d8      	lsls	r0, r3, #31
 800d4de:	d50f      	bpl.n	800d500 <_printf_float+0x23c>
 800d4e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d4e4:	4631      	mov	r1, r6
 800d4e6:	4628      	mov	r0, r5
 800d4e8:	47b8      	blx	r7
 800d4ea:	3001      	adds	r0, #1
 800d4ec:	f43f af45 	beq.w	800d37a <_printf_float+0xb6>
 800d4f0:	f04f 0900 	mov.w	r9, #0
 800d4f4:	f108 38ff 	add.w	r8, r8, #4294967295
 800d4f8:	f104 0a1a 	add.w	sl, r4, #26
 800d4fc:	45c8      	cmp	r8, r9
 800d4fe:	dc09      	bgt.n	800d514 <_printf_float+0x250>
 800d500:	6823      	ldr	r3, [r4, #0]
 800d502:	079b      	lsls	r3, r3, #30
 800d504:	f100 8103 	bmi.w	800d70e <_printf_float+0x44a>
 800d508:	68e0      	ldr	r0, [r4, #12]
 800d50a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d50c:	4298      	cmp	r0, r3
 800d50e:	bfb8      	it	lt
 800d510:	4618      	movlt	r0, r3
 800d512:	e734      	b.n	800d37e <_printf_float+0xba>
 800d514:	2301      	movs	r3, #1
 800d516:	4652      	mov	r2, sl
 800d518:	4631      	mov	r1, r6
 800d51a:	4628      	mov	r0, r5
 800d51c:	47b8      	blx	r7
 800d51e:	3001      	adds	r0, #1
 800d520:	f43f af2b 	beq.w	800d37a <_printf_float+0xb6>
 800d524:	f109 0901 	add.w	r9, r9, #1
 800d528:	e7e8      	b.n	800d4fc <_printf_float+0x238>
 800d52a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	dc39      	bgt.n	800d5a4 <_printf_float+0x2e0>
 800d530:	4a1b      	ldr	r2, [pc, #108]	@ (800d5a0 <_printf_float+0x2dc>)
 800d532:	2301      	movs	r3, #1
 800d534:	4631      	mov	r1, r6
 800d536:	4628      	mov	r0, r5
 800d538:	47b8      	blx	r7
 800d53a:	3001      	adds	r0, #1
 800d53c:	f43f af1d 	beq.w	800d37a <_printf_float+0xb6>
 800d540:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800d544:	ea59 0303 	orrs.w	r3, r9, r3
 800d548:	d102      	bne.n	800d550 <_printf_float+0x28c>
 800d54a:	6823      	ldr	r3, [r4, #0]
 800d54c:	07d9      	lsls	r1, r3, #31
 800d54e:	d5d7      	bpl.n	800d500 <_printf_float+0x23c>
 800d550:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d554:	4631      	mov	r1, r6
 800d556:	4628      	mov	r0, r5
 800d558:	47b8      	blx	r7
 800d55a:	3001      	adds	r0, #1
 800d55c:	f43f af0d 	beq.w	800d37a <_printf_float+0xb6>
 800d560:	f04f 0a00 	mov.w	sl, #0
 800d564:	f104 0b1a 	add.w	fp, r4, #26
 800d568:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d56a:	425b      	negs	r3, r3
 800d56c:	4553      	cmp	r3, sl
 800d56e:	dc01      	bgt.n	800d574 <_printf_float+0x2b0>
 800d570:	464b      	mov	r3, r9
 800d572:	e793      	b.n	800d49c <_printf_float+0x1d8>
 800d574:	2301      	movs	r3, #1
 800d576:	465a      	mov	r2, fp
 800d578:	4631      	mov	r1, r6
 800d57a:	4628      	mov	r0, r5
 800d57c:	47b8      	blx	r7
 800d57e:	3001      	adds	r0, #1
 800d580:	f43f aefb 	beq.w	800d37a <_printf_float+0xb6>
 800d584:	f10a 0a01 	add.w	sl, sl, #1
 800d588:	e7ee      	b.n	800d568 <_printf_float+0x2a4>
 800d58a:	bf00      	nop
 800d58c:	7fefffff 	.word	0x7fefffff
 800d590:	08011c64 	.word	0x08011c64
 800d594:	08011c60 	.word	0x08011c60
 800d598:	08011c6c 	.word	0x08011c6c
 800d59c:	08011c68 	.word	0x08011c68
 800d5a0:	08011c70 	.word	0x08011c70
 800d5a4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d5a6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d5aa:	4553      	cmp	r3, sl
 800d5ac:	bfa8      	it	ge
 800d5ae:	4653      	movge	r3, sl
 800d5b0:	2b00      	cmp	r3, #0
 800d5b2:	4699      	mov	r9, r3
 800d5b4:	dc36      	bgt.n	800d624 <_printf_float+0x360>
 800d5b6:	f04f 0b00 	mov.w	fp, #0
 800d5ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d5be:	f104 021a 	add.w	r2, r4, #26
 800d5c2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d5c4:	9306      	str	r3, [sp, #24]
 800d5c6:	eba3 0309 	sub.w	r3, r3, r9
 800d5ca:	455b      	cmp	r3, fp
 800d5cc:	dc31      	bgt.n	800d632 <_printf_float+0x36e>
 800d5ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d5d0:	459a      	cmp	sl, r3
 800d5d2:	dc3a      	bgt.n	800d64a <_printf_float+0x386>
 800d5d4:	6823      	ldr	r3, [r4, #0]
 800d5d6:	07da      	lsls	r2, r3, #31
 800d5d8:	d437      	bmi.n	800d64a <_printf_float+0x386>
 800d5da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d5dc:	ebaa 0903 	sub.w	r9, sl, r3
 800d5e0:	9b06      	ldr	r3, [sp, #24]
 800d5e2:	ebaa 0303 	sub.w	r3, sl, r3
 800d5e6:	4599      	cmp	r9, r3
 800d5e8:	bfa8      	it	ge
 800d5ea:	4699      	movge	r9, r3
 800d5ec:	f1b9 0f00 	cmp.w	r9, #0
 800d5f0:	dc33      	bgt.n	800d65a <_printf_float+0x396>
 800d5f2:	f04f 0800 	mov.w	r8, #0
 800d5f6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d5fa:	f104 0b1a 	add.w	fp, r4, #26
 800d5fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d600:	ebaa 0303 	sub.w	r3, sl, r3
 800d604:	eba3 0309 	sub.w	r3, r3, r9
 800d608:	4543      	cmp	r3, r8
 800d60a:	f77f af79 	ble.w	800d500 <_printf_float+0x23c>
 800d60e:	2301      	movs	r3, #1
 800d610:	465a      	mov	r2, fp
 800d612:	4631      	mov	r1, r6
 800d614:	4628      	mov	r0, r5
 800d616:	47b8      	blx	r7
 800d618:	3001      	adds	r0, #1
 800d61a:	f43f aeae 	beq.w	800d37a <_printf_float+0xb6>
 800d61e:	f108 0801 	add.w	r8, r8, #1
 800d622:	e7ec      	b.n	800d5fe <_printf_float+0x33a>
 800d624:	4642      	mov	r2, r8
 800d626:	4631      	mov	r1, r6
 800d628:	4628      	mov	r0, r5
 800d62a:	47b8      	blx	r7
 800d62c:	3001      	adds	r0, #1
 800d62e:	d1c2      	bne.n	800d5b6 <_printf_float+0x2f2>
 800d630:	e6a3      	b.n	800d37a <_printf_float+0xb6>
 800d632:	2301      	movs	r3, #1
 800d634:	4631      	mov	r1, r6
 800d636:	4628      	mov	r0, r5
 800d638:	9206      	str	r2, [sp, #24]
 800d63a:	47b8      	blx	r7
 800d63c:	3001      	adds	r0, #1
 800d63e:	f43f ae9c 	beq.w	800d37a <_printf_float+0xb6>
 800d642:	9a06      	ldr	r2, [sp, #24]
 800d644:	f10b 0b01 	add.w	fp, fp, #1
 800d648:	e7bb      	b.n	800d5c2 <_printf_float+0x2fe>
 800d64a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d64e:	4631      	mov	r1, r6
 800d650:	4628      	mov	r0, r5
 800d652:	47b8      	blx	r7
 800d654:	3001      	adds	r0, #1
 800d656:	d1c0      	bne.n	800d5da <_printf_float+0x316>
 800d658:	e68f      	b.n	800d37a <_printf_float+0xb6>
 800d65a:	9a06      	ldr	r2, [sp, #24]
 800d65c:	464b      	mov	r3, r9
 800d65e:	4442      	add	r2, r8
 800d660:	4631      	mov	r1, r6
 800d662:	4628      	mov	r0, r5
 800d664:	47b8      	blx	r7
 800d666:	3001      	adds	r0, #1
 800d668:	d1c3      	bne.n	800d5f2 <_printf_float+0x32e>
 800d66a:	e686      	b.n	800d37a <_printf_float+0xb6>
 800d66c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d670:	f1ba 0f01 	cmp.w	sl, #1
 800d674:	dc01      	bgt.n	800d67a <_printf_float+0x3b6>
 800d676:	07db      	lsls	r3, r3, #31
 800d678:	d536      	bpl.n	800d6e8 <_printf_float+0x424>
 800d67a:	2301      	movs	r3, #1
 800d67c:	4642      	mov	r2, r8
 800d67e:	4631      	mov	r1, r6
 800d680:	4628      	mov	r0, r5
 800d682:	47b8      	blx	r7
 800d684:	3001      	adds	r0, #1
 800d686:	f43f ae78 	beq.w	800d37a <_printf_float+0xb6>
 800d68a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d68e:	4631      	mov	r1, r6
 800d690:	4628      	mov	r0, r5
 800d692:	47b8      	blx	r7
 800d694:	3001      	adds	r0, #1
 800d696:	f43f ae70 	beq.w	800d37a <_printf_float+0xb6>
 800d69a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d69e:	2200      	movs	r2, #0
 800d6a0:	2300      	movs	r3, #0
 800d6a2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d6a6:	f7f3 fa17 	bl	8000ad8 <__aeabi_dcmpeq>
 800d6aa:	b9c0      	cbnz	r0, 800d6de <_printf_float+0x41a>
 800d6ac:	4653      	mov	r3, sl
 800d6ae:	f108 0201 	add.w	r2, r8, #1
 800d6b2:	4631      	mov	r1, r6
 800d6b4:	4628      	mov	r0, r5
 800d6b6:	47b8      	blx	r7
 800d6b8:	3001      	adds	r0, #1
 800d6ba:	d10c      	bne.n	800d6d6 <_printf_float+0x412>
 800d6bc:	e65d      	b.n	800d37a <_printf_float+0xb6>
 800d6be:	2301      	movs	r3, #1
 800d6c0:	465a      	mov	r2, fp
 800d6c2:	4631      	mov	r1, r6
 800d6c4:	4628      	mov	r0, r5
 800d6c6:	47b8      	blx	r7
 800d6c8:	3001      	adds	r0, #1
 800d6ca:	f43f ae56 	beq.w	800d37a <_printf_float+0xb6>
 800d6ce:	f108 0801 	add.w	r8, r8, #1
 800d6d2:	45d0      	cmp	r8, sl
 800d6d4:	dbf3      	blt.n	800d6be <_printf_float+0x3fa>
 800d6d6:	464b      	mov	r3, r9
 800d6d8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800d6dc:	e6df      	b.n	800d49e <_printf_float+0x1da>
 800d6de:	f04f 0800 	mov.w	r8, #0
 800d6e2:	f104 0b1a 	add.w	fp, r4, #26
 800d6e6:	e7f4      	b.n	800d6d2 <_printf_float+0x40e>
 800d6e8:	2301      	movs	r3, #1
 800d6ea:	4642      	mov	r2, r8
 800d6ec:	e7e1      	b.n	800d6b2 <_printf_float+0x3ee>
 800d6ee:	2301      	movs	r3, #1
 800d6f0:	464a      	mov	r2, r9
 800d6f2:	4631      	mov	r1, r6
 800d6f4:	4628      	mov	r0, r5
 800d6f6:	47b8      	blx	r7
 800d6f8:	3001      	adds	r0, #1
 800d6fa:	f43f ae3e 	beq.w	800d37a <_printf_float+0xb6>
 800d6fe:	f108 0801 	add.w	r8, r8, #1
 800d702:	68e3      	ldr	r3, [r4, #12]
 800d704:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d706:	1a5b      	subs	r3, r3, r1
 800d708:	4543      	cmp	r3, r8
 800d70a:	dcf0      	bgt.n	800d6ee <_printf_float+0x42a>
 800d70c:	e6fc      	b.n	800d508 <_printf_float+0x244>
 800d70e:	f04f 0800 	mov.w	r8, #0
 800d712:	f104 0919 	add.w	r9, r4, #25
 800d716:	e7f4      	b.n	800d702 <_printf_float+0x43e>

0800d718 <_printf_common>:
 800d718:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d71c:	4616      	mov	r6, r2
 800d71e:	4698      	mov	r8, r3
 800d720:	688a      	ldr	r2, [r1, #8]
 800d722:	690b      	ldr	r3, [r1, #16]
 800d724:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d728:	4293      	cmp	r3, r2
 800d72a:	bfb8      	it	lt
 800d72c:	4613      	movlt	r3, r2
 800d72e:	6033      	str	r3, [r6, #0]
 800d730:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d734:	4607      	mov	r7, r0
 800d736:	460c      	mov	r4, r1
 800d738:	b10a      	cbz	r2, 800d73e <_printf_common+0x26>
 800d73a:	3301      	adds	r3, #1
 800d73c:	6033      	str	r3, [r6, #0]
 800d73e:	6823      	ldr	r3, [r4, #0]
 800d740:	0699      	lsls	r1, r3, #26
 800d742:	bf42      	ittt	mi
 800d744:	6833      	ldrmi	r3, [r6, #0]
 800d746:	3302      	addmi	r3, #2
 800d748:	6033      	strmi	r3, [r6, #0]
 800d74a:	6825      	ldr	r5, [r4, #0]
 800d74c:	f015 0506 	ands.w	r5, r5, #6
 800d750:	d106      	bne.n	800d760 <_printf_common+0x48>
 800d752:	f104 0a19 	add.w	sl, r4, #25
 800d756:	68e3      	ldr	r3, [r4, #12]
 800d758:	6832      	ldr	r2, [r6, #0]
 800d75a:	1a9b      	subs	r3, r3, r2
 800d75c:	42ab      	cmp	r3, r5
 800d75e:	dc26      	bgt.n	800d7ae <_printf_common+0x96>
 800d760:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d764:	6822      	ldr	r2, [r4, #0]
 800d766:	3b00      	subs	r3, #0
 800d768:	bf18      	it	ne
 800d76a:	2301      	movne	r3, #1
 800d76c:	0692      	lsls	r2, r2, #26
 800d76e:	d42b      	bmi.n	800d7c8 <_printf_common+0xb0>
 800d770:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d774:	4641      	mov	r1, r8
 800d776:	4638      	mov	r0, r7
 800d778:	47c8      	blx	r9
 800d77a:	3001      	adds	r0, #1
 800d77c:	d01e      	beq.n	800d7bc <_printf_common+0xa4>
 800d77e:	6823      	ldr	r3, [r4, #0]
 800d780:	6922      	ldr	r2, [r4, #16]
 800d782:	f003 0306 	and.w	r3, r3, #6
 800d786:	2b04      	cmp	r3, #4
 800d788:	bf02      	ittt	eq
 800d78a:	68e5      	ldreq	r5, [r4, #12]
 800d78c:	6833      	ldreq	r3, [r6, #0]
 800d78e:	1aed      	subeq	r5, r5, r3
 800d790:	68a3      	ldr	r3, [r4, #8]
 800d792:	bf0c      	ite	eq
 800d794:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d798:	2500      	movne	r5, #0
 800d79a:	4293      	cmp	r3, r2
 800d79c:	bfc4      	itt	gt
 800d79e:	1a9b      	subgt	r3, r3, r2
 800d7a0:	18ed      	addgt	r5, r5, r3
 800d7a2:	2600      	movs	r6, #0
 800d7a4:	341a      	adds	r4, #26
 800d7a6:	42b5      	cmp	r5, r6
 800d7a8:	d11a      	bne.n	800d7e0 <_printf_common+0xc8>
 800d7aa:	2000      	movs	r0, #0
 800d7ac:	e008      	b.n	800d7c0 <_printf_common+0xa8>
 800d7ae:	2301      	movs	r3, #1
 800d7b0:	4652      	mov	r2, sl
 800d7b2:	4641      	mov	r1, r8
 800d7b4:	4638      	mov	r0, r7
 800d7b6:	47c8      	blx	r9
 800d7b8:	3001      	adds	r0, #1
 800d7ba:	d103      	bne.n	800d7c4 <_printf_common+0xac>
 800d7bc:	f04f 30ff 	mov.w	r0, #4294967295
 800d7c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d7c4:	3501      	adds	r5, #1
 800d7c6:	e7c6      	b.n	800d756 <_printf_common+0x3e>
 800d7c8:	18e1      	adds	r1, r4, r3
 800d7ca:	1c5a      	adds	r2, r3, #1
 800d7cc:	2030      	movs	r0, #48	@ 0x30
 800d7ce:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d7d2:	4422      	add	r2, r4
 800d7d4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d7d8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d7dc:	3302      	adds	r3, #2
 800d7de:	e7c7      	b.n	800d770 <_printf_common+0x58>
 800d7e0:	2301      	movs	r3, #1
 800d7e2:	4622      	mov	r2, r4
 800d7e4:	4641      	mov	r1, r8
 800d7e6:	4638      	mov	r0, r7
 800d7e8:	47c8      	blx	r9
 800d7ea:	3001      	adds	r0, #1
 800d7ec:	d0e6      	beq.n	800d7bc <_printf_common+0xa4>
 800d7ee:	3601      	adds	r6, #1
 800d7f0:	e7d9      	b.n	800d7a6 <_printf_common+0x8e>
	...

0800d7f4 <_printf_i>:
 800d7f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d7f8:	7e0f      	ldrb	r7, [r1, #24]
 800d7fa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d7fc:	2f78      	cmp	r7, #120	@ 0x78
 800d7fe:	4691      	mov	r9, r2
 800d800:	4680      	mov	r8, r0
 800d802:	460c      	mov	r4, r1
 800d804:	469a      	mov	sl, r3
 800d806:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d80a:	d807      	bhi.n	800d81c <_printf_i+0x28>
 800d80c:	2f62      	cmp	r7, #98	@ 0x62
 800d80e:	d80a      	bhi.n	800d826 <_printf_i+0x32>
 800d810:	2f00      	cmp	r7, #0
 800d812:	f000 80d1 	beq.w	800d9b8 <_printf_i+0x1c4>
 800d816:	2f58      	cmp	r7, #88	@ 0x58
 800d818:	f000 80b8 	beq.w	800d98c <_printf_i+0x198>
 800d81c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d820:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d824:	e03a      	b.n	800d89c <_printf_i+0xa8>
 800d826:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d82a:	2b15      	cmp	r3, #21
 800d82c:	d8f6      	bhi.n	800d81c <_printf_i+0x28>
 800d82e:	a101      	add	r1, pc, #4	@ (adr r1, 800d834 <_printf_i+0x40>)
 800d830:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d834:	0800d88d 	.word	0x0800d88d
 800d838:	0800d8a1 	.word	0x0800d8a1
 800d83c:	0800d81d 	.word	0x0800d81d
 800d840:	0800d81d 	.word	0x0800d81d
 800d844:	0800d81d 	.word	0x0800d81d
 800d848:	0800d81d 	.word	0x0800d81d
 800d84c:	0800d8a1 	.word	0x0800d8a1
 800d850:	0800d81d 	.word	0x0800d81d
 800d854:	0800d81d 	.word	0x0800d81d
 800d858:	0800d81d 	.word	0x0800d81d
 800d85c:	0800d81d 	.word	0x0800d81d
 800d860:	0800d99f 	.word	0x0800d99f
 800d864:	0800d8cb 	.word	0x0800d8cb
 800d868:	0800d959 	.word	0x0800d959
 800d86c:	0800d81d 	.word	0x0800d81d
 800d870:	0800d81d 	.word	0x0800d81d
 800d874:	0800d9c1 	.word	0x0800d9c1
 800d878:	0800d81d 	.word	0x0800d81d
 800d87c:	0800d8cb 	.word	0x0800d8cb
 800d880:	0800d81d 	.word	0x0800d81d
 800d884:	0800d81d 	.word	0x0800d81d
 800d888:	0800d961 	.word	0x0800d961
 800d88c:	6833      	ldr	r3, [r6, #0]
 800d88e:	1d1a      	adds	r2, r3, #4
 800d890:	681b      	ldr	r3, [r3, #0]
 800d892:	6032      	str	r2, [r6, #0]
 800d894:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d898:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d89c:	2301      	movs	r3, #1
 800d89e:	e09c      	b.n	800d9da <_printf_i+0x1e6>
 800d8a0:	6833      	ldr	r3, [r6, #0]
 800d8a2:	6820      	ldr	r0, [r4, #0]
 800d8a4:	1d19      	adds	r1, r3, #4
 800d8a6:	6031      	str	r1, [r6, #0]
 800d8a8:	0606      	lsls	r6, r0, #24
 800d8aa:	d501      	bpl.n	800d8b0 <_printf_i+0xbc>
 800d8ac:	681d      	ldr	r5, [r3, #0]
 800d8ae:	e003      	b.n	800d8b8 <_printf_i+0xc4>
 800d8b0:	0645      	lsls	r5, r0, #25
 800d8b2:	d5fb      	bpl.n	800d8ac <_printf_i+0xb8>
 800d8b4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d8b8:	2d00      	cmp	r5, #0
 800d8ba:	da03      	bge.n	800d8c4 <_printf_i+0xd0>
 800d8bc:	232d      	movs	r3, #45	@ 0x2d
 800d8be:	426d      	negs	r5, r5
 800d8c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d8c4:	4858      	ldr	r0, [pc, #352]	@ (800da28 <_printf_i+0x234>)
 800d8c6:	230a      	movs	r3, #10
 800d8c8:	e011      	b.n	800d8ee <_printf_i+0xfa>
 800d8ca:	6821      	ldr	r1, [r4, #0]
 800d8cc:	6833      	ldr	r3, [r6, #0]
 800d8ce:	0608      	lsls	r0, r1, #24
 800d8d0:	f853 5b04 	ldr.w	r5, [r3], #4
 800d8d4:	d402      	bmi.n	800d8dc <_printf_i+0xe8>
 800d8d6:	0649      	lsls	r1, r1, #25
 800d8d8:	bf48      	it	mi
 800d8da:	b2ad      	uxthmi	r5, r5
 800d8dc:	2f6f      	cmp	r7, #111	@ 0x6f
 800d8de:	4852      	ldr	r0, [pc, #328]	@ (800da28 <_printf_i+0x234>)
 800d8e0:	6033      	str	r3, [r6, #0]
 800d8e2:	bf14      	ite	ne
 800d8e4:	230a      	movne	r3, #10
 800d8e6:	2308      	moveq	r3, #8
 800d8e8:	2100      	movs	r1, #0
 800d8ea:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d8ee:	6866      	ldr	r6, [r4, #4]
 800d8f0:	60a6      	str	r6, [r4, #8]
 800d8f2:	2e00      	cmp	r6, #0
 800d8f4:	db05      	blt.n	800d902 <_printf_i+0x10e>
 800d8f6:	6821      	ldr	r1, [r4, #0]
 800d8f8:	432e      	orrs	r6, r5
 800d8fa:	f021 0104 	bic.w	r1, r1, #4
 800d8fe:	6021      	str	r1, [r4, #0]
 800d900:	d04b      	beq.n	800d99a <_printf_i+0x1a6>
 800d902:	4616      	mov	r6, r2
 800d904:	fbb5 f1f3 	udiv	r1, r5, r3
 800d908:	fb03 5711 	mls	r7, r3, r1, r5
 800d90c:	5dc7      	ldrb	r7, [r0, r7]
 800d90e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d912:	462f      	mov	r7, r5
 800d914:	42bb      	cmp	r3, r7
 800d916:	460d      	mov	r5, r1
 800d918:	d9f4      	bls.n	800d904 <_printf_i+0x110>
 800d91a:	2b08      	cmp	r3, #8
 800d91c:	d10b      	bne.n	800d936 <_printf_i+0x142>
 800d91e:	6823      	ldr	r3, [r4, #0]
 800d920:	07df      	lsls	r7, r3, #31
 800d922:	d508      	bpl.n	800d936 <_printf_i+0x142>
 800d924:	6923      	ldr	r3, [r4, #16]
 800d926:	6861      	ldr	r1, [r4, #4]
 800d928:	4299      	cmp	r1, r3
 800d92a:	bfde      	ittt	le
 800d92c:	2330      	movle	r3, #48	@ 0x30
 800d92e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d932:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d936:	1b92      	subs	r2, r2, r6
 800d938:	6122      	str	r2, [r4, #16]
 800d93a:	f8cd a000 	str.w	sl, [sp]
 800d93e:	464b      	mov	r3, r9
 800d940:	aa03      	add	r2, sp, #12
 800d942:	4621      	mov	r1, r4
 800d944:	4640      	mov	r0, r8
 800d946:	f7ff fee7 	bl	800d718 <_printf_common>
 800d94a:	3001      	adds	r0, #1
 800d94c:	d14a      	bne.n	800d9e4 <_printf_i+0x1f0>
 800d94e:	f04f 30ff 	mov.w	r0, #4294967295
 800d952:	b004      	add	sp, #16
 800d954:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d958:	6823      	ldr	r3, [r4, #0]
 800d95a:	f043 0320 	orr.w	r3, r3, #32
 800d95e:	6023      	str	r3, [r4, #0]
 800d960:	4832      	ldr	r0, [pc, #200]	@ (800da2c <_printf_i+0x238>)
 800d962:	2778      	movs	r7, #120	@ 0x78
 800d964:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d968:	6823      	ldr	r3, [r4, #0]
 800d96a:	6831      	ldr	r1, [r6, #0]
 800d96c:	061f      	lsls	r7, r3, #24
 800d96e:	f851 5b04 	ldr.w	r5, [r1], #4
 800d972:	d402      	bmi.n	800d97a <_printf_i+0x186>
 800d974:	065f      	lsls	r7, r3, #25
 800d976:	bf48      	it	mi
 800d978:	b2ad      	uxthmi	r5, r5
 800d97a:	6031      	str	r1, [r6, #0]
 800d97c:	07d9      	lsls	r1, r3, #31
 800d97e:	bf44      	itt	mi
 800d980:	f043 0320 	orrmi.w	r3, r3, #32
 800d984:	6023      	strmi	r3, [r4, #0]
 800d986:	b11d      	cbz	r5, 800d990 <_printf_i+0x19c>
 800d988:	2310      	movs	r3, #16
 800d98a:	e7ad      	b.n	800d8e8 <_printf_i+0xf4>
 800d98c:	4826      	ldr	r0, [pc, #152]	@ (800da28 <_printf_i+0x234>)
 800d98e:	e7e9      	b.n	800d964 <_printf_i+0x170>
 800d990:	6823      	ldr	r3, [r4, #0]
 800d992:	f023 0320 	bic.w	r3, r3, #32
 800d996:	6023      	str	r3, [r4, #0]
 800d998:	e7f6      	b.n	800d988 <_printf_i+0x194>
 800d99a:	4616      	mov	r6, r2
 800d99c:	e7bd      	b.n	800d91a <_printf_i+0x126>
 800d99e:	6833      	ldr	r3, [r6, #0]
 800d9a0:	6825      	ldr	r5, [r4, #0]
 800d9a2:	6961      	ldr	r1, [r4, #20]
 800d9a4:	1d18      	adds	r0, r3, #4
 800d9a6:	6030      	str	r0, [r6, #0]
 800d9a8:	062e      	lsls	r6, r5, #24
 800d9aa:	681b      	ldr	r3, [r3, #0]
 800d9ac:	d501      	bpl.n	800d9b2 <_printf_i+0x1be>
 800d9ae:	6019      	str	r1, [r3, #0]
 800d9b0:	e002      	b.n	800d9b8 <_printf_i+0x1c4>
 800d9b2:	0668      	lsls	r0, r5, #25
 800d9b4:	d5fb      	bpl.n	800d9ae <_printf_i+0x1ba>
 800d9b6:	8019      	strh	r1, [r3, #0]
 800d9b8:	2300      	movs	r3, #0
 800d9ba:	6123      	str	r3, [r4, #16]
 800d9bc:	4616      	mov	r6, r2
 800d9be:	e7bc      	b.n	800d93a <_printf_i+0x146>
 800d9c0:	6833      	ldr	r3, [r6, #0]
 800d9c2:	1d1a      	adds	r2, r3, #4
 800d9c4:	6032      	str	r2, [r6, #0]
 800d9c6:	681e      	ldr	r6, [r3, #0]
 800d9c8:	6862      	ldr	r2, [r4, #4]
 800d9ca:	2100      	movs	r1, #0
 800d9cc:	4630      	mov	r0, r6
 800d9ce:	f7f2 fc07 	bl	80001e0 <memchr>
 800d9d2:	b108      	cbz	r0, 800d9d8 <_printf_i+0x1e4>
 800d9d4:	1b80      	subs	r0, r0, r6
 800d9d6:	6060      	str	r0, [r4, #4]
 800d9d8:	6863      	ldr	r3, [r4, #4]
 800d9da:	6123      	str	r3, [r4, #16]
 800d9dc:	2300      	movs	r3, #0
 800d9de:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d9e2:	e7aa      	b.n	800d93a <_printf_i+0x146>
 800d9e4:	6923      	ldr	r3, [r4, #16]
 800d9e6:	4632      	mov	r2, r6
 800d9e8:	4649      	mov	r1, r9
 800d9ea:	4640      	mov	r0, r8
 800d9ec:	47d0      	blx	sl
 800d9ee:	3001      	adds	r0, #1
 800d9f0:	d0ad      	beq.n	800d94e <_printf_i+0x15a>
 800d9f2:	6823      	ldr	r3, [r4, #0]
 800d9f4:	079b      	lsls	r3, r3, #30
 800d9f6:	d413      	bmi.n	800da20 <_printf_i+0x22c>
 800d9f8:	68e0      	ldr	r0, [r4, #12]
 800d9fa:	9b03      	ldr	r3, [sp, #12]
 800d9fc:	4298      	cmp	r0, r3
 800d9fe:	bfb8      	it	lt
 800da00:	4618      	movlt	r0, r3
 800da02:	e7a6      	b.n	800d952 <_printf_i+0x15e>
 800da04:	2301      	movs	r3, #1
 800da06:	4632      	mov	r2, r6
 800da08:	4649      	mov	r1, r9
 800da0a:	4640      	mov	r0, r8
 800da0c:	47d0      	blx	sl
 800da0e:	3001      	adds	r0, #1
 800da10:	d09d      	beq.n	800d94e <_printf_i+0x15a>
 800da12:	3501      	adds	r5, #1
 800da14:	68e3      	ldr	r3, [r4, #12]
 800da16:	9903      	ldr	r1, [sp, #12]
 800da18:	1a5b      	subs	r3, r3, r1
 800da1a:	42ab      	cmp	r3, r5
 800da1c:	dcf2      	bgt.n	800da04 <_printf_i+0x210>
 800da1e:	e7eb      	b.n	800d9f8 <_printf_i+0x204>
 800da20:	2500      	movs	r5, #0
 800da22:	f104 0619 	add.w	r6, r4, #25
 800da26:	e7f5      	b.n	800da14 <_printf_i+0x220>
 800da28:	08011c72 	.word	0x08011c72
 800da2c:	08011c83 	.word	0x08011c83

0800da30 <std>:
 800da30:	2300      	movs	r3, #0
 800da32:	b510      	push	{r4, lr}
 800da34:	4604      	mov	r4, r0
 800da36:	e9c0 3300 	strd	r3, r3, [r0]
 800da3a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800da3e:	6083      	str	r3, [r0, #8]
 800da40:	8181      	strh	r1, [r0, #12]
 800da42:	6643      	str	r3, [r0, #100]	@ 0x64
 800da44:	81c2      	strh	r2, [r0, #14]
 800da46:	6183      	str	r3, [r0, #24]
 800da48:	4619      	mov	r1, r3
 800da4a:	2208      	movs	r2, #8
 800da4c:	305c      	adds	r0, #92	@ 0x5c
 800da4e:	f000 f92a 	bl	800dca6 <memset>
 800da52:	4b0d      	ldr	r3, [pc, #52]	@ (800da88 <std+0x58>)
 800da54:	6263      	str	r3, [r4, #36]	@ 0x24
 800da56:	4b0d      	ldr	r3, [pc, #52]	@ (800da8c <std+0x5c>)
 800da58:	62a3      	str	r3, [r4, #40]	@ 0x28
 800da5a:	4b0d      	ldr	r3, [pc, #52]	@ (800da90 <std+0x60>)
 800da5c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800da5e:	4b0d      	ldr	r3, [pc, #52]	@ (800da94 <std+0x64>)
 800da60:	6323      	str	r3, [r4, #48]	@ 0x30
 800da62:	4b0d      	ldr	r3, [pc, #52]	@ (800da98 <std+0x68>)
 800da64:	6224      	str	r4, [r4, #32]
 800da66:	429c      	cmp	r4, r3
 800da68:	d006      	beq.n	800da78 <std+0x48>
 800da6a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800da6e:	4294      	cmp	r4, r2
 800da70:	d002      	beq.n	800da78 <std+0x48>
 800da72:	33d0      	adds	r3, #208	@ 0xd0
 800da74:	429c      	cmp	r4, r3
 800da76:	d105      	bne.n	800da84 <std+0x54>
 800da78:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800da7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800da80:	f000 b9ec 	b.w	800de5c <__retarget_lock_init_recursive>
 800da84:	bd10      	pop	{r4, pc}
 800da86:	bf00      	nop
 800da88:	0800dc21 	.word	0x0800dc21
 800da8c:	0800dc43 	.word	0x0800dc43
 800da90:	0800dc7b 	.word	0x0800dc7b
 800da94:	0800dc9f 	.word	0x0800dc9f
 800da98:	2000530c 	.word	0x2000530c

0800da9c <stdio_exit_handler>:
 800da9c:	4a02      	ldr	r2, [pc, #8]	@ (800daa8 <stdio_exit_handler+0xc>)
 800da9e:	4903      	ldr	r1, [pc, #12]	@ (800daac <stdio_exit_handler+0x10>)
 800daa0:	4803      	ldr	r0, [pc, #12]	@ (800dab0 <stdio_exit_handler+0x14>)
 800daa2:	f000 b869 	b.w	800db78 <_fwalk_sglue>
 800daa6:	bf00      	nop
 800daa8:	20000028 	.word	0x20000028
 800daac:	0800f7dd 	.word	0x0800f7dd
 800dab0:	20000038 	.word	0x20000038

0800dab4 <cleanup_stdio>:
 800dab4:	6841      	ldr	r1, [r0, #4]
 800dab6:	4b0c      	ldr	r3, [pc, #48]	@ (800dae8 <cleanup_stdio+0x34>)
 800dab8:	4299      	cmp	r1, r3
 800daba:	b510      	push	{r4, lr}
 800dabc:	4604      	mov	r4, r0
 800dabe:	d001      	beq.n	800dac4 <cleanup_stdio+0x10>
 800dac0:	f001 fe8c 	bl	800f7dc <_fflush_r>
 800dac4:	68a1      	ldr	r1, [r4, #8]
 800dac6:	4b09      	ldr	r3, [pc, #36]	@ (800daec <cleanup_stdio+0x38>)
 800dac8:	4299      	cmp	r1, r3
 800daca:	d002      	beq.n	800dad2 <cleanup_stdio+0x1e>
 800dacc:	4620      	mov	r0, r4
 800dace:	f001 fe85 	bl	800f7dc <_fflush_r>
 800dad2:	68e1      	ldr	r1, [r4, #12]
 800dad4:	4b06      	ldr	r3, [pc, #24]	@ (800daf0 <cleanup_stdio+0x3c>)
 800dad6:	4299      	cmp	r1, r3
 800dad8:	d004      	beq.n	800dae4 <cleanup_stdio+0x30>
 800dada:	4620      	mov	r0, r4
 800dadc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dae0:	f001 be7c 	b.w	800f7dc <_fflush_r>
 800dae4:	bd10      	pop	{r4, pc}
 800dae6:	bf00      	nop
 800dae8:	2000530c 	.word	0x2000530c
 800daec:	20005374 	.word	0x20005374
 800daf0:	200053dc 	.word	0x200053dc

0800daf4 <global_stdio_init.part.0>:
 800daf4:	b510      	push	{r4, lr}
 800daf6:	4b0b      	ldr	r3, [pc, #44]	@ (800db24 <global_stdio_init.part.0+0x30>)
 800daf8:	4c0b      	ldr	r4, [pc, #44]	@ (800db28 <global_stdio_init.part.0+0x34>)
 800dafa:	4a0c      	ldr	r2, [pc, #48]	@ (800db2c <global_stdio_init.part.0+0x38>)
 800dafc:	601a      	str	r2, [r3, #0]
 800dafe:	4620      	mov	r0, r4
 800db00:	2200      	movs	r2, #0
 800db02:	2104      	movs	r1, #4
 800db04:	f7ff ff94 	bl	800da30 <std>
 800db08:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800db0c:	2201      	movs	r2, #1
 800db0e:	2109      	movs	r1, #9
 800db10:	f7ff ff8e 	bl	800da30 <std>
 800db14:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800db18:	2202      	movs	r2, #2
 800db1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800db1e:	2112      	movs	r1, #18
 800db20:	f7ff bf86 	b.w	800da30 <std>
 800db24:	20005444 	.word	0x20005444
 800db28:	2000530c 	.word	0x2000530c
 800db2c:	0800da9d 	.word	0x0800da9d

0800db30 <__sfp_lock_acquire>:
 800db30:	4801      	ldr	r0, [pc, #4]	@ (800db38 <__sfp_lock_acquire+0x8>)
 800db32:	f000 b994 	b.w	800de5e <__retarget_lock_acquire_recursive>
 800db36:	bf00      	nop
 800db38:	2000544d 	.word	0x2000544d

0800db3c <__sfp_lock_release>:
 800db3c:	4801      	ldr	r0, [pc, #4]	@ (800db44 <__sfp_lock_release+0x8>)
 800db3e:	f000 b98f 	b.w	800de60 <__retarget_lock_release_recursive>
 800db42:	bf00      	nop
 800db44:	2000544d 	.word	0x2000544d

0800db48 <__sinit>:
 800db48:	b510      	push	{r4, lr}
 800db4a:	4604      	mov	r4, r0
 800db4c:	f7ff fff0 	bl	800db30 <__sfp_lock_acquire>
 800db50:	6a23      	ldr	r3, [r4, #32]
 800db52:	b11b      	cbz	r3, 800db5c <__sinit+0x14>
 800db54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800db58:	f7ff bff0 	b.w	800db3c <__sfp_lock_release>
 800db5c:	4b04      	ldr	r3, [pc, #16]	@ (800db70 <__sinit+0x28>)
 800db5e:	6223      	str	r3, [r4, #32]
 800db60:	4b04      	ldr	r3, [pc, #16]	@ (800db74 <__sinit+0x2c>)
 800db62:	681b      	ldr	r3, [r3, #0]
 800db64:	2b00      	cmp	r3, #0
 800db66:	d1f5      	bne.n	800db54 <__sinit+0xc>
 800db68:	f7ff ffc4 	bl	800daf4 <global_stdio_init.part.0>
 800db6c:	e7f2      	b.n	800db54 <__sinit+0xc>
 800db6e:	bf00      	nop
 800db70:	0800dab5 	.word	0x0800dab5
 800db74:	20005444 	.word	0x20005444

0800db78 <_fwalk_sglue>:
 800db78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800db7c:	4607      	mov	r7, r0
 800db7e:	4688      	mov	r8, r1
 800db80:	4614      	mov	r4, r2
 800db82:	2600      	movs	r6, #0
 800db84:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800db88:	f1b9 0901 	subs.w	r9, r9, #1
 800db8c:	d505      	bpl.n	800db9a <_fwalk_sglue+0x22>
 800db8e:	6824      	ldr	r4, [r4, #0]
 800db90:	2c00      	cmp	r4, #0
 800db92:	d1f7      	bne.n	800db84 <_fwalk_sglue+0xc>
 800db94:	4630      	mov	r0, r6
 800db96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800db9a:	89ab      	ldrh	r3, [r5, #12]
 800db9c:	2b01      	cmp	r3, #1
 800db9e:	d907      	bls.n	800dbb0 <_fwalk_sglue+0x38>
 800dba0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800dba4:	3301      	adds	r3, #1
 800dba6:	d003      	beq.n	800dbb0 <_fwalk_sglue+0x38>
 800dba8:	4629      	mov	r1, r5
 800dbaa:	4638      	mov	r0, r7
 800dbac:	47c0      	blx	r8
 800dbae:	4306      	orrs	r6, r0
 800dbb0:	3568      	adds	r5, #104	@ 0x68
 800dbb2:	e7e9      	b.n	800db88 <_fwalk_sglue+0x10>

0800dbb4 <sniprintf>:
 800dbb4:	b40c      	push	{r2, r3}
 800dbb6:	b530      	push	{r4, r5, lr}
 800dbb8:	4b18      	ldr	r3, [pc, #96]	@ (800dc1c <sniprintf+0x68>)
 800dbba:	1e0c      	subs	r4, r1, #0
 800dbbc:	681d      	ldr	r5, [r3, #0]
 800dbbe:	b09d      	sub	sp, #116	@ 0x74
 800dbc0:	da08      	bge.n	800dbd4 <sniprintf+0x20>
 800dbc2:	238b      	movs	r3, #139	@ 0x8b
 800dbc4:	602b      	str	r3, [r5, #0]
 800dbc6:	f04f 30ff 	mov.w	r0, #4294967295
 800dbca:	b01d      	add	sp, #116	@ 0x74
 800dbcc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800dbd0:	b002      	add	sp, #8
 800dbd2:	4770      	bx	lr
 800dbd4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800dbd8:	f8ad 3014 	strh.w	r3, [sp, #20]
 800dbdc:	f04f 0300 	mov.w	r3, #0
 800dbe0:	931b      	str	r3, [sp, #108]	@ 0x6c
 800dbe2:	bf14      	ite	ne
 800dbe4:	f104 33ff 	addne.w	r3, r4, #4294967295
 800dbe8:	4623      	moveq	r3, r4
 800dbea:	9304      	str	r3, [sp, #16]
 800dbec:	9307      	str	r3, [sp, #28]
 800dbee:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800dbf2:	9002      	str	r0, [sp, #8]
 800dbf4:	9006      	str	r0, [sp, #24]
 800dbf6:	f8ad 3016 	strh.w	r3, [sp, #22]
 800dbfa:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800dbfc:	ab21      	add	r3, sp, #132	@ 0x84
 800dbfe:	a902      	add	r1, sp, #8
 800dc00:	4628      	mov	r0, r5
 800dc02:	9301      	str	r3, [sp, #4]
 800dc04:	f001 fc6a 	bl	800f4dc <_svfiprintf_r>
 800dc08:	1c43      	adds	r3, r0, #1
 800dc0a:	bfbc      	itt	lt
 800dc0c:	238b      	movlt	r3, #139	@ 0x8b
 800dc0e:	602b      	strlt	r3, [r5, #0]
 800dc10:	2c00      	cmp	r4, #0
 800dc12:	d0da      	beq.n	800dbca <sniprintf+0x16>
 800dc14:	9b02      	ldr	r3, [sp, #8]
 800dc16:	2200      	movs	r2, #0
 800dc18:	701a      	strb	r2, [r3, #0]
 800dc1a:	e7d6      	b.n	800dbca <sniprintf+0x16>
 800dc1c:	20000034 	.word	0x20000034

0800dc20 <__sread>:
 800dc20:	b510      	push	{r4, lr}
 800dc22:	460c      	mov	r4, r1
 800dc24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dc28:	f000 f8ca 	bl	800ddc0 <_read_r>
 800dc2c:	2800      	cmp	r0, #0
 800dc2e:	bfab      	itete	ge
 800dc30:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800dc32:	89a3      	ldrhlt	r3, [r4, #12]
 800dc34:	181b      	addge	r3, r3, r0
 800dc36:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800dc3a:	bfac      	ite	ge
 800dc3c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800dc3e:	81a3      	strhlt	r3, [r4, #12]
 800dc40:	bd10      	pop	{r4, pc}

0800dc42 <__swrite>:
 800dc42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dc46:	461f      	mov	r7, r3
 800dc48:	898b      	ldrh	r3, [r1, #12]
 800dc4a:	05db      	lsls	r3, r3, #23
 800dc4c:	4605      	mov	r5, r0
 800dc4e:	460c      	mov	r4, r1
 800dc50:	4616      	mov	r6, r2
 800dc52:	d505      	bpl.n	800dc60 <__swrite+0x1e>
 800dc54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dc58:	2302      	movs	r3, #2
 800dc5a:	2200      	movs	r2, #0
 800dc5c:	f000 f89e 	bl	800dd9c <_lseek_r>
 800dc60:	89a3      	ldrh	r3, [r4, #12]
 800dc62:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dc66:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800dc6a:	81a3      	strh	r3, [r4, #12]
 800dc6c:	4632      	mov	r2, r6
 800dc6e:	463b      	mov	r3, r7
 800dc70:	4628      	mov	r0, r5
 800dc72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dc76:	f000 b8b5 	b.w	800dde4 <_write_r>

0800dc7a <__sseek>:
 800dc7a:	b510      	push	{r4, lr}
 800dc7c:	460c      	mov	r4, r1
 800dc7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dc82:	f000 f88b 	bl	800dd9c <_lseek_r>
 800dc86:	1c43      	adds	r3, r0, #1
 800dc88:	89a3      	ldrh	r3, [r4, #12]
 800dc8a:	bf15      	itete	ne
 800dc8c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800dc8e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800dc92:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800dc96:	81a3      	strheq	r3, [r4, #12]
 800dc98:	bf18      	it	ne
 800dc9a:	81a3      	strhne	r3, [r4, #12]
 800dc9c:	bd10      	pop	{r4, pc}

0800dc9e <__sclose>:
 800dc9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dca2:	f000 b80d 	b.w	800dcc0 <_close_r>

0800dca6 <memset>:
 800dca6:	4402      	add	r2, r0
 800dca8:	4603      	mov	r3, r0
 800dcaa:	4293      	cmp	r3, r2
 800dcac:	d100      	bne.n	800dcb0 <memset+0xa>
 800dcae:	4770      	bx	lr
 800dcb0:	f803 1b01 	strb.w	r1, [r3], #1
 800dcb4:	e7f9      	b.n	800dcaa <memset+0x4>
	...

0800dcb8 <_localeconv_r>:
 800dcb8:	4800      	ldr	r0, [pc, #0]	@ (800dcbc <_localeconv_r+0x4>)
 800dcba:	4770      	bx	lr
 800dcbc:	20000174 	.word	0x20000174

0800dcc0 <_close_r>:
 800dcc0:	b538      	push	{r3, r4, r5, lr}
 800dcc2:	4d06      	ldr	r5, [pc, #24]	@ (800dcdc <_close_r+0x1c>)
 800dcc4:	2300      	movs	r3, #0
 800dcc6:	4604      	mov	r4, r0
 800dcc8:	4608      	mov	r0, r1
 800dcca:	602b      	str	r3, [r5, #0]
 800dccc:	f7f6 fe56 	bl	800497c <_close>
 800dcd0:	1c43      	adds	r3, r0, #1
 800dcd2:	d102      	bne.n	800dcda <_close_r+0x1a>
 800dcd4:	682b      	ldr	r3, [r5, #0]
 800dcd6:	b103      	cbz	r3, 800dcda <_close_r+0x1a>
 800dcd8:	6023      	str	r3, [r4, #0]
 800dcda:	bd38      	pop	{r3, r4, r5, pc}
 800dcdc:	20005448 	.word	0x20005448

0800dce0 <_reclaim_reent>:
 800dce0:	4b2d      	ldr	r3, [pc, #180]	@ (800dd98 <_reclaim_reent+0xb8>)
 800dce2:	681b      	ldr	r3, [r3, #0]
 800dce4:	4283      	cmp	r3, r0
 800dce6:	b570      	push	{r4, r5, r6, lr}
 800dce8:	4604      	mov	r4, r0
 800dcea:	d053      	beq.n	800dd94 <_reclaim_reent+0xb4>
 800dcec:	69c3      	ldr	r3, [r0, #28]
 800dcee:	b31b      	cbz	r3, 800dd38 <_reclaim_reent+0x58>
 800dcf0:	68db      	ldr	r3, [r3, #12]
 800dcf2:	b163      	cbz	r3, 800dd0e <_reclaim_reent+0x2e>
 800dcf4:	2500      	movs	r5, #0
 800dcf6:	69e3      	ldr	r3, [r4, #28]
 800dcf8:	68db      	ldr	r3, [r3, #12]
 800dcfa:	5959      	ldr	r1, [r3, r5]
 800dcfc:	b9b1      	cbnz	r1, 800dd2c <_reclaim_reent+0x4c>
 800dcfe:	3504      	adds	r5, #4
 800dd00:	2d80      	cmp	r5, #128	@ 0x80
 800dd02:	d1f8      	bne.n	800dcf6 <_reclaim_reent+0x16>
 800dd04:	69e3      	ldr	r3, [r4, #28]
 800dd06:	4620      	mov	r0, r4
 800dd08:	68d9      	ldr	r1, [r3, #12]
 800dd0a:	f000 ff11 	bl	800eb30 <_free_r>
 800dd0e:	69e3      	ldr	r3, [r4, #28]
 800dd10:	6819      	ldr	r1, [r3, #0]
 800dd12:	b111      	cbz	r1, 800dd1a <_reclaim_reent+0x3a>
 800dd14:	4620      	mov	r0, r4
 800dd16:	f000 ff0b 	bl	800eb30 <_free_r>
 800dd1a:	69e3      	ldr	r3, [r4, #28]
 800dd1c:	689d      	ldr	r5, [r3, #8]
 800dd1e:	b15d      	cbz	r5, 800dd38 <_reclaim_reent+0x58>
 800dd20:	4629      	mov	r1, r5
 800dd22:	4620      	mov	r0, r4
 800dd24:	682d      	ldr	r5, [r5, #0]
 800dd26:	f000 ff03 	bl	800eb30 <_free_r>
 800dd2a:	e7f8      	b.n	800dd1e <_reclaim_reent+0x3e>
 800dd2c:	680e      	ldr	r6, [r1, #0]
 800dd2e:	4620      	mov	r0, r4
 800dd30:	f000 fefe 	bl	800eb30 <_free_r>
 800dd34:	4631      	mov	r1, r6
 800dd36:	e7e1      	b.n	800dcfc <_reclaim_reent+0x1c>
 800dd38:	6961      	ldr	r1, [r4, #20]
 800dd3a:	b111      	cbz	r1, 800dd42 <_reclaim_reent+0x62>
 800dd3c:	4620      	mov	r0, r4
 800dd3e:	f000 fef7 	bl	800eb30 <_free_r>
 800dd42:	69e1      	ldr	r1, [r4, #28]
 800dd44:	b111      	cbz	r1, 800dd4c <_reclaim_reent+0x6c>
 800dd46:	4620      	mov	r0, r4
 800dd48:	f000 fef2 	bl	800eb30 <_free_r>
 800dd4c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800dd4e:	b111      	cbz	r1, 800dd56 <_reclaim_reent+0x76>
 800dd50:	4620      	mov	r0, r4
 800dd52:	f000 feed 	bl	800eb30 <_free_r>
 800dd56:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dd58:	b111      	cbz	r1, 800dd60 <_reclaim_reent+0x80>
 800dd5a:	4620      	mov	r0, r4
 800dd5c:	f000 fee8 	bl	800eb30 <_free_r>
 800dd60:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800dd62:	b111      	cbz	r1, 800dd6a <_reclaim_reent+0x8a>
 800dd64:	4620      	mov	r0, r4
 800dd66:	f000 fee3 	bl	800eb30 <_free_r>
 800dd6a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800dd6c:	b111      	cbz	r1, 800dd74 <_reclaim_reent+0x94>
 800dd6e:	4620      	mov	r0, r4
 800dd70:	f000 fede 	bl	800eb30 <_free_r>
 800dd74:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800dd76:	b111      	cbz	r1, 800dd7e <_reclaim_reent+0x9e>
 800dd78:	4620      	mov	r0, r4
 800dd7a:	f000 fed9 	bl	800eb30 <_free_r>
 800dd7e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800dd80:	b111      	cbz	r1, 800dd88 <_reclaim_reent+0xa8>
 800dd82:	4620      	mov	r0, r4
 800dd84:	f000 fed4 	bl	800eb30 <_free_r>
 800dd88:	6a23      	ldr	r3, [r4, #32]
 800dd8a:	b11b      	cbz	r3, 800dd94 <_reclaim_reent+0xb4>
 800dd8c:	4620      	mov	r0, r4
 800dd8e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800dd92:	4718      	bx	r3
 800dd94:	bd70      	pop	{r4, r5, r6, pc}
 800dd96:	bf00      	nop
 800dd98:	20000034 	.word	0x20000034

0800dd9c <_lseek_r>:
 800dd9c:	b538      	push	{r3, r4, r5, lr}
 800dd9e:	4d07      	ldr	r5, [pc, #28]	@ (800ddbc <_lseek_r+0x20>)
 800dda0:	4604      	mov	r4, r0
 800dda2:	4608      	mov	r0, r1
 800dda4:	4611      	mov	r1, r2
 800dda6:	2200      	movs	r2, #0
 800dda8:	602a      	str	r2, [r5, #0]
 800ddaa:	461a      	mov	r2, r3
 800ddac:	f7f6 fe0d 	bl	80049ca <_lseek>
 800ddb0:	1c43      	adds	r3, r0, #1
 800ddb2:	d102      	bne.n	800ddba <_lseek_r+0x1e>
 800ddb4:	682b      	ldr	r3, [r5, #0]
 800ddb6:	b103      	cbz	r3, 800ddba <_lseek_r+0x1e>
 800ddb8:	6023      	str	r3, [r4, #0]
 800ddba:	bd38      	pop	{r3, r4, r5, pc}
 800ddbc:	20005448 	.word	0x20005448

0800ddc0 <_read_r>:
 800ddc0:	b538      	push	{r3, r4, r5, lr}
 800ddc2:	4d07      	ldr	r5, [pc, #28]	@ (800dde0 <_read_r+0x20>)
 800ddc4:	4604      	mov	r4, r0
 800ddc6:	4608      	mov	r0, r1
 800ddc8:	4611      	mov	r1, r2
 800ddca:	2200      	movs	r2, #0
 800ddcc:	602a      	str	r2, [r5, #0]
 800ddce:	461a      	mov	r2, r3
 800ddd0:	f7f6 fd9b 	bl	800490a <_read>
 800ddd4:	1c43      	adds	r3, r0, #1
 800ddd6:	d102      	bne.n	800ddde <_read_r+0x1e>
 800ddd8:	682b      	ldr	r3, [r5, #0]
 800ddda:	b103      	cbz	r3, 800ddde <_read_r+0x1e>
 800dddc:	6023      	str	r3, [r4, #0]
 800ddde:	bd38      	pop	{r3, r4, r5, pc}
 800dde0:	20005448 	.word	0x20005448

0800dde4 <_write_r>:
 800dde4:	b538      	push	{r3, r4, r5, lr}
 800dde6:	4d07      	ldr	r5, [pc, #28]	@ (800de04 <_write_r+0x20>)
 800dde8:	4604      	mov	r4, r0
 800ddea:	4608      	mov	r0, r1
 800ddec:	4611      	mov	r1, r2
 800ddee:	2200      	movs	r2, #0
 800ddf0:	602a      	str	r2, [r5, #0]
 800ddf2:	461a      	mov	r2, r3
 800ddf4:	f7f6 fda6 	bl	8004944 <_write>
 800ddf8:	1c43      	adds	r3, r0, #1
 800ddfa:	d102      	bne.n	800de02 <_write_r+0x1e>
 800ddfc:	682b      	ldr	r3, [r5, #0]
 800ddfe:	b103      	cbz	r3, 800de02 <_write_r+0x1e>
 800de00:	6023      	str	r3, [r4, #0]
 800de02:	bd38      	pop	{r3, r4, r5, pc}
 800de04:	20005448 	.word	0x20005448

0800de08 <__errno>:
 800de08:	4b01      	ldr	r3, [pc, #4]	@ (800de10 <__errno+0x8>)
 800de0a:	6818      	ldr	r0, [r3, #0]
 800de0c:	4770      	bx	lr
 800de0e:	bf00      	nop
 800de10:	20000034 	.word	0x20000034

0800de14 <__libc_init_array>:
 800de14:	b570      	push	{r4, r5, r6, lr}
 800de16:	4d0d      	ldr	r5, [pc, #52]	@ (800de4c <__libc_init_array+0x38>)
 800de18:	4c0d      	ldr	r4, [pc, #52]	@ (800de50 <__libc_init_array+0x3c>)
 800de1a:	1b64      	subs	r4, r4, r5
 800de1c:	10a4      	asrs	r4, r4, #2
 800de1e:	2600      	movs	r6, #0
 800de20:	42a6      	cmp	r6, r4
 800de22:	d109      	bne.n	800de38 <__libc_init_array+0x24>
 800de24:	4d0b      	ldr	r5, [pc, #44]	@ (800de54 <__libc_init_array+0x40>)
 800de26:	4c0c      	ldr	r4, [pc, #48]	@ (800de58 <__libc_init_array+0x44>)
 800de28:	f002 f868 	bl	800fefc <_init>
 800de2c:	1b64      	subs	r4, r4, r5
 800de2e:	10a4      	asrs	r4, r4, #2
 800de30:	2600      	movs	r6, #0
 800de32:	42a6      	cmp	r6, r4
 800de34:	d105      	bne.n	800de42 <__libc_init_array+0x2e>
 800de36:	bd70      	pop	{r4, r5, r6, pc}
 800de38:	f855 3b04 	ldr.w	r3, [r5], #4
 800de3c:	4798      	blx	r3
 800de3e:	3601      	adds	r6, #1
 800de40:	e7ee      	b.n	800de20 <__libc_init_array+0xc>
 800de42:	f855 3b04 	ldr.w	r3, [r5], #4
 800de46:	4798      	blx	r3
 800de48:	3601      	adds	r6, #1
 800de4a:	e7f2      	b.n	800de32 <__libc_init_array+0x1e>
 800de4c:	08011fdc 	.word	0x08011fdc
 800de50:	08011fdc 	.word	0x08011fdc
 800de54:	08011fdc 	.word	0x08011fdc
 800de58:	08011fe0 	.word	0x08011fe0

0800de5c <__retarget_lock_init_recursive>:
 800de5c:	4770      	bx	lr

0800de5e <__retarget_lock_acquire_recursive>:
 800de5e:	4770      	bx	lr

0800de60 <__retarget_lock_release_recursive>:
 800de60:	4770      	bx	lr

0800de62 <memcpy>:
 800de62:	440a      	add	r2, r1
 800de64:	4291      	cmp	r1, r2
 800de66:	f100 33ff 	add.w	r3, r0, #4294967295
 800de6a:	d100      	bne.n	800de6e <memcpy+0xc>
 800de6c:	4770      	bx	lr
 800de6e:	b510      	push	{r4, lr}
 800de70:	f811 4b01 	ldrb.w	r4, [r1], #1
 800de74:	f803 4f01 	strb.w	r4, [r3, #1]!
 800de78:	4291      	cmp	r1, r2
 800de7a:	d1f9      	bne.n	800de70 <memcpy+0xe>
 800de7c:	bd10      	pop	{r4, pc}

0800de7e <quorem>:
 800de7e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de82:	6903      	ldr	r3, [r0, #16]
 800de84:	690c      	ldr	r4, [r1, #16]
 800de86:	42a3      	cmp	r3, r4
 800de88:	4607      	mov	r7, r0
 800de8a:	db7e      	blt.n	800df8a <quorem+0x10c>
 800de8c:	3c01      	subs	r4, #1
 800de8e:	f101 0814 	add.w	r8, r1, #20
 800de92:	00a3      	lsls	r3, r4, #2
 800de94:	f100 0514 	add.w	r5, r0, #20
 800de98:	9300      	str	r3, [sp, #0]
 800de9a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800de9e:	9301      	str	r3, [sp, #4]
 800dea0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800dea4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800dea8:	3301      	adds	r3, #1
 800deaa:	429a      	cmp	r2, r3
 800deac:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800deb0:	fbb2 f6f3 	udiv	r6, r2, r3
 800deb4:	d32e      	bcc.n	800df14 <quorem+0x96>
 800deb6:	f04f 0a00 	mov.w	sl, #0
 800deba:	46c4      	mov	ip, r8
 800debc:	46ae      	mov	lr, r5
 800debe:	46d3      	mov	fp, sl
 800dec0:	f85c 3b04 	ldr.w	r3, [ip], #4
 800dec4:	b298      	uxth	r0, r3
 800dec6:	fb06 a000 	mla	r0, r6, r0, sl
 800deca:	0c02      	lsrs	r2, r0, #16
 800decc:	0c1b      	lsrs	r3, r3, #16
 800dece:	fb06 2303 	mla	r3, r6, r3, r2
 800ded2:	f8de 2000 	ldr.w	r2, [lr]
 800ded6:	b280      	uxth	r0, r0
 800ded8:	b292      	uxth	r2, r2
 800deda:	1a12      	subs	r2, r2, r0
 800dedc:	445a      	add	r2, fp
 800dede:	f8de 0000 	ldr.w	r0, [lr]
 800dee2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800dee6:	b29b      	uxth	r3, r3
 800dee8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800deec:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800def0:	b292      	uxth	r2, r2
 800def2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800def6:	45e1      	cmp	r9, ip
 800def8:	f84e 2b04 	str.w	r2, [lr], #4
 800defc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800df00:	d2de      	bcs.n	800dec0 <quorem+0x42>
 800df02:	9b00      	ldr	r3, [sp, #0]
 800df04:	58eb      	ldr	r3, [r5, r3]
 800df06:	b92b      	cbnz	r3, 800df14 <quorem+0x96>
 800df08:	9b01      	ldr	r3, [sp, #4]
 800df0a:	3b04      	subs	r3, #4
 800df0c:	429d      	cmp	r5, r3
 800df0e:	461a      	mov	r2, r3
 800df10:	d32f      	bcc.n	800df72 <quorem+0xf4>
 800df12:	613c      	str	r4, [r7, #16]
 800df14:	4638      	mov	r0, r7
 800df16:	f001 f97d 	bl	800f214 <__mcmp>
 800df1a:	2800      	cmp	r0, #0
 800df1c:	db25      	blt.n	800df6a <quorem+0xec>
 800df1e:	4629      	mov	r1, r5
 800df20:	2000      	movs	r0, #0
 800df22:	f858 2b04 	ldr.w	r2, [r8], #4
 800df26:	f8d1 c000 	ldr.w	ip, [r1]
 800df2a:	fa1f fe82 	uxth.w	lr, r2
 800df2e:	fa1f f38c 	uxth.w	r3, ip
 800df32:	eba3 030e 	sub.w	r3, r3, lr
 800df36:	4403      	add	r3, r0
 800df38:	0c12      	lsrs	r2, r2, #16
 800df3a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800df3e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800df42:	b29b      	uxth	r3, r3
 800df44:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800df48:	45c1      	cmp	r9, r8
 800df4a:	f841 3b04 	str.w	r3, [r1], #4
 800df4e:	ea4f 4022 	mov.w	r0, r2, asr #16
 800df52:	d2e6      	bcs.n	800df22 <quorem+0xa4>
 800df54:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800df58:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800df5c:	b922      	cbnz	r2, 800df68 <quorem+0xea>
 800df5e:	3b04      	subs	r3, #4
 800df60:	429d      	cmp	r5, r3
 800df62:	461a      	mov	r2, r3
 800df64:	d30b      	bcc.n	800df7e <quorem+0x100>
 800df66:	613c      	str	r4, [r7, #16]
 800df68:	3601      	adds	r6, #1
 800df6a:	4630      	mov	r0, r6
 800df6c:	b003      	add	sp, #12
 800df6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df72:	6812      	ldr	r2, [r2, #0]
 800df74:	3b04      	subs	r3, #4
 800df76:	2a00      	cmp	r2, #0
 800df78:	d1cb      	bne.n	800df12 <quorem+0x94>
 800df7a:	3c01      	subs	r4, #1
 800df7c:	e7c6      	b.n	800df0c <quorem+0x8e>
 800df7e:	6812      	ldr	r2, [r2, #0]
 800df80:	3b04      	subs	r3, #4
 800df82:	2a00      	cmp	r2, #0
 800df84:	d1ef      	bne.n	800df66 <quorem+0xe8>
 800df86:	3c01      	subs	r4, #1
 800df88:	e7ea      	b.n	800df60 <quorem+0xe2>
 800df8a:	2000      	movs	r0, #0
 800df8c:	e7ee      	b.n	800df6c <quorem+0xee>
	...

0800df90 <_dtoa_r>:
 800df90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df94:	69c7      	ldr	r7, [r0, #28]
 800df96:	b097      	sub	sp, #92	@ 0x5c
 800df98:	ed8d 0b04 	vstr	d0, [sp, #16]
 800df9c:	ec55 4b10 	vmov	r4, r5, d0
 800dfa0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800dfa2:	9107      	str	r1, [sp, #28]
 800dfa4:	4681      	mov	r9, r0
 800dfa6:	920c      	str	r2, [sp, #48]	@ 0x30
 800dfa8:	9311      	str	r3, [sp, #68]	@ 0x44
 800dfaa:	b97f      	cbnz	r7, 800dfcc <_dtoa_r+0x3c>
 800dfac:	2010      	movs	r0, #16
 800dfae:	f000 fe09 	bl	800ebc4 <malloc>
 800dfb2:	4602      	mov	r2, r0
 800dfb4:	f8c9 001c 	str.w	r0, [r9, #28]
 800dfb8:	b920      	cbnz	r0, 800dfc4 <_dtoa_r+0x34>
 800dfba:	4ba9      	ldr	r3, [pc, #676]	@ (800e260 <_dtoa_r+0x2d0>)
 800dfbc:	21ef      	movs	r1, #239	@ 0xef
 800dfbe:	48a9      	ldr	r0, [pc, #676]	@ (800e264 <_dtoa_r+0x2d4>)
 800dfc0:	f001 fc5e 	bl	800f880 <__assert_func>
 800dfc4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800dfc8:	6007      	str	r7, [r0, #0]
 800dfca:	60c7      	str	r7, [r0, #12]
 800dfcc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800dfd0:	6819      	ldr	r1, [r3, #0]
 800dfd2:	b159      	cbz	r1, 800dfec <_dtoa_r+0x5c>
 800dfd4:	685a      	ldr	r2, [r3, #4]
 800dfd6:	604a      	str	r2, [r1, #4]
 800dfd8:	2301      	movs	r3, #1
 800dfda:	4093      	lsls	r3, r2
 800dfdc:	608b      	str	r3, [r1, #8]
 800dfde:	4648      	mov	r0, r9
 800dfe0:	f000 fee6 	bl	800edb0 <_Bfree>
 800dfe4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800dfe8:	2200      	movs	r2, #0
 800dfea:	601a      	str	r2, [r3, #0]
 800dfec:	1e2b      	subs	r3, r5, #0
 800dfee:	bfb9      	ittee	lt
 800dff0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800dff4:	9305      	strlt	r3, [sp, #20]
 800dff6:	2300      	movge	r3, #0
 800dff8:	6033      	strge	r3, [r6, #0]
 800dffa:	9f05      	ldr	r7, [sp, #20]
 800dffc:	4b9a      	ldr	r3, [pc, #616]	@ (800e268 <_dtoa_r+0x2d8>)
 800dffe:	bfbc      	itt	lt
 800e000:	2201      	movlt	r2, #1
 800e002:	6032      	strlt	r2, [r6, #0]
 800e004:	43bb      	bics	r3, r7
 800e006:	d112      	bne.n	800e02e <_dtoa_r+0x9e>
 800e008:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800e00a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800e00e:	6013      	str	r3, [r2, #0]
 800e010:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e014:	4323      	orrs	r3, r4
 800e016:	f000 855a 	beq.w	800eace <_dtoa_r+0xb3e>
 800e01a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e01c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800e27c <_dtoa_r+0x2ec>
 800e020:	2b00      	cmp	r3, #0
 800e022:	f000 855c 	beq.w	800eade <_dtoa_r+0xb4e>
 800e026:	f10a 0303 	add.w	r3, sl, #3
 800e02a:	f000 bd56 	b.w	800eada <_dtoa_r+0xb4a>
 800e02e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800e032:	2200      	movs	r2, #0
 800e034:	ec51 0b17 	vmov	r0, r1, d7
 800e038:	2300      	movs	r3, #0
 800e03a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800e03e:	f7f2 fd4b 	bl	8000ad8 <__aeabi_dcmpeq>
 800e042:	4680      	mov	r8, r0
 800e044:	b158      	cbz	r0, 800e05e <_dtoa_r+0xce>
 800e046:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800e048:	2301      	movs	r3, #1
 800e04a:	6013      	str	r3, [r2, #0]
 800e04c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e04e:	b113      	cbz	r3, 800e056 <_dtoa_r+0xc6>
 800e050:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800e052:	4b86      	ldr	r3, [pc, #536]	@ (800e26c <_dtoa_r+0x2dc>)
 800e054:	6013      	str	r3, [r2, #0]
 800e056:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800e280 <_dtoa_r+0x2f0>
 800e05a:	f000 bd40 	b.w	800eade <_dtoa_r+0xb4e>
 800e05e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800e062:	aa14      	add	r2, sp, #80	@ 0x50
 800e064:	a915      	add	r1, sp, #84	@ 0x54
 800e066:	4648      	mov	r0, r9
 800e068:	f001 f984 	bl	800f374 <__d2b>
 800e06c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800e070:	9002      	str	r0, [sp, #8]
 800e072:	2e00      	cmp	r6, #0
 800e074:	d078      	beq.n	800e168 <_dtoa_r+0x1d8>
 800e076:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e078:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800e07c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e080:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e084:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800e088:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800e08c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800e090:	4619      	mov	r1, r3
 800e092:	2200      	movs	r2, #0
 800e094:	4b76      	ldr	r3, [pc, #472]	@ (800e270 <_dtoa_r+0x2e0>)
 800e096:	f7f2 f8ff 	bl	8000298 <__aeabi_dsub>
 800e09a:	a36b      	add	r3, pc, #428	@ (adr r3, 800e248 <_dtoa_r+0x2b8>)
 800e09c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0a0:	f7f2 fab2 	bl	8000608 <__aeabi_dmul>
 800e0a4:	a36a      	add	r3, pc, #424	@ (adr r3, 800e250 <_dtoa_r+0x2c0>)
 800e0a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0aa:	f7f2 f8f7 	bl	800029c <__adddf3>
 800e0ae:	4604      	mov	r4, r0
 800e0b0:	4630      	mov	r0, r6
 800e0b2:	460d      	mov	r5, r1
 800e0b4:	f7f2 fa3e 	bl	8000534 <__aeabi_i2d>
 800e0b8:	a367      	add	r3, pc, #412	@ (adr r3, 800e258 <_dtoa_r+0x2c8>)
 800e0ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0be:	f7f2 faa3 	bl	8000608 <__aeabi_dmul>
 800e0c2:	4602      	mov	r2, r0
 800e0c4:	460b      	mov	r3, r1
 800e0c6:	4620      	mov	r0, r4
 800e0c8:	4629      	mov	r1, r5
 800e0ca:	f7f2 f8e7 	bl	800029c <__adddf3>
 800e0ce:	4604      	mov	r4, r0
 800e0d0:	460d      	mov	r5, r1
 800e0d2:	f7f2 fd49 	bl	8000b68 <__aeabi_d2iz>
 800e0d6:	2200      	movs	r2, #0
 800e0d8:	4607      	mov	r7, r0
 800e0da:	2300      	movs	r3, #0
 800e0dc:	4620      	mov	r0, r4
 800e0de:	4629      	mov	r1, r5
 800e0e0:	f7f2 fd04 	bl	8000aec <__aeabi_dcmplt>
 800e0e4:	b140      	cbz	r0, 800e0f8 <_dtoa_r+0x168>
 800e0e6:	4638      	mov	r0, r7
 800e0e8:	f7f2 fa24 	bl	8000534 <__aeabi_i2d>
 800e0ec:	4622      	mov	r2, r4
 800e0ee:	462b      	mov	r3, r5
 800e0f0:	f7f2 fcf2 	bl	8000ad8 <__aeabi_dcmpeq>
 800e0f4:	b900      	cbnz	r0, 800e0f8 <_dtoa_r+0x168>
 800e0f6:	3f01      	subs	r7, #1
 800e0f8:	2f16      	cmp	r7, #22
 800e0fa:	d852      	bhi.n	800e1a2 <_dtoa_r+0x212>
 800e0fc:	4b5d      	ldr	r3, [pc, #372]	@ (800e274 <_dtoa_r+0x2e4>)
 800e0fe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e102:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e106:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e10a:	f7f2 fcef 	bl	8000aec <__aeabi_dcmplt>
 800e10e:	2800      	cmp	r0, #0
 800e110:	d049      	beq.n	800e1a6 <_dtoa_r+0x216>
 800e112:	3f01      	subs	r7, #1
 800e114:	2300      	movs	r3, #0
 800e116:	9310      	str	r3, [sp, #64]	@ 0x40
 800e118:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e11a:	1b9b      	subs	r3, r3, r6
 800e11c:	1e5a      	subs	r2, r3, #1
 800e11e:	bf45      	ittet	mi
 800e120:	f1c3 0301 	rsbmi	r3, r3, #1
 800e124:	9300      	strmi	r3, [sp, #0]
 800e126:	2300      	movpl	r3, #0
 800e128:	2300      	movmi	r3, #0
 800e12a:	9206      	str	r2, [sp, #24]
 800e12c:	bf54      	ite	pl
 800e12e:	9300      	strpl	r3, [sp, #0]
 800e130:	9306      	strmi	r3, [sp, #24]
 800e132:	2f00      	cmp	r7, #0
 800e134:	db39      	blt.n	800e1aa <_dtoa_r+0x21a>
 800e136:	9b06      	ldr	r3, [sp, #24]
 800e138:	970d      	str	r7, [sp, #52]	@ 0x34
 800e13a:	443b      	add	r3, r7
 800e13c:	9306      	str	r3, [sp, #24]
 800e13e:	2300      	movs	r3, #0
 800e140:	9308      	str	r3, [sp, #32]
 800e142:	9b07      	ldr	r3, [sp, #28]
 800e144:	2b09      	cmp	r3, #9
 800e146:	d863      	bhi.n	800e210 <_dtoa_r+0x280>
 800e148:	2b05      	cmp	r3, #5
 800e14a:	bfc4      	itt	gt
 800e14c:	3b04      	subgt	r3, #4
 800e14e:	9307      	strgt	r3, [sp, #28]
 800e150:	9b07      	ldr	r3, [sp, #28]
 800e152:	f1a3 0302 	sub.w	r3, r3, #2
 800e156:	bfcc      	ite	gt
 800e158:	2400      	movgt	r4, #0
 800e15a:	2401      	movle	r4, #1
 800e15c:	2b03      	cmp	r3, #3
 800e15e:	d863      	bhi.n	800e228 <_dtoa_r+0x298>
 800e160:	e8df f003 	tbb	[pc, r3]
 800e164:	2b375452 	.word	0x2b375452
 800e168:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800e16c:	441e      	add	r6, r3
 800e16e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800e172:	2b20      	cmp	r3, #32
 800e174:	bfc1      	itttt	gt
 800e176:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800e17a:	409f      	lslgt	r7, r3
 800e17c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800e180:	fa24 f303 	lsrgt.w	r3, r4, r3
 800e184:	bfd6      	itet	le
 800e186:	f1c3 0320 	rsble	r3, r3, #32
 800e18a:	ea47 0003 	orrgt.w	r0, r7, r3
 800e18e:	fa04 f003 	lslle.w	r0, r4, r3
 800e192:	f7f2 f9bf 	bl	8000514 <__aeabi_ui2d>
 800e196:	2201      	movs	r2, #1
 800e198:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800e19c:	3e01      	subs	r6, #1
 800e19e:	9212      	str	r2, [sp, #72]	@ 0x48
 800e1a0:	e776      	b.n	800e090 <_dtoa_r+0x100>
 800e1a2:	2301      	movs	r3, #1
 800e1a4:	e7b7      	b.n	800e116 <_dtoa_r+0x186>
 800e1a6:	9010      	str	r0, [sp, #64]	@ 0x40
 800e1a8:	e7b6      	b.n	800e118 <_dtoa_r+0x188>
 800e1aa:	9b00      	ldr	r3, [sp, #0]
 800e1ac:	1bdb      	subs	r3, r3, r7
 800e1ae:	9300      	str	r3, [sp, #0]
 800e1b0:	427b      	negs	r3, r7
 800e1b2:	9308      	str	r3, [sp, #32]
 800e1b4:	2300      	movs	r3, #0
 800e1b6:	930d      	str	r3, [sp, #52]	@ 0x34
 800e1b8:	e7c3      	b.n	800e142 <_dtoa_r+0x1b2>
 800e1ba:	2301      	movs	r3, #1
 800e1bc:	9309      	str	r3, [sp, #36]	@ 0x24
 800e1be:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e1c0:	eb07 0b03 	add.w	fp, r7, r3
 800e1c4:	f10b 0301 	add.w	r3, fp, #1
 800e1c8:	2b01      	cmp	r3, #1
 800e1ca:	9303      	str	r3, [sp, #12]
 800e1cc:	bfb8      	it	lt
 800e1ce:	2301      	movlt	r3, #1
 800e1d0:	e006      	b.n	800e1e0 <_dtoa_r+0x250>
 800e1d2:	2301      	movs	r3, #1
 800e1d4:	9309      	str	r3, [sp, #36]	@ 0x24
 800e1d6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e1d8:	2b00      	cmp	r3, #0
 800e1da:	dd28      	ble.n	800e22e <_dtoa_r+0x29e>
 800e1dc:	469b      	mov	fp, r3
 800e1de:	9303      	str	r3, [sp, #12]
 800e1e0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800e1e4:	2100      	movs	r1, #0
 800e1e6:	2204      	movs	r2, #4
 800e1e8:	f102 0514 	add.w	r5, r2, #20
 800e1ec:	429d      	cmp	r5, r3
 800e1ee:	d926      	bls.n	800e23e <_dtoa_r+0x2ae>
 800e1f0:	6041      	str	r1, [r0, #4]
 800e1f2:	4648      	mov	r0, r9
 800e1f4:	f000 fd9c 	bl	800ed30 <_Balloc>
 800e1f8:	4682      	mov	sl, r0
 800e1fa:	2800      	cmp	r0, #0
 800e1fc:	d142      	bne.n	800e284 <_dtoa_r+0x2f4>
 800e1fe:	4b1e      	ldr	r3, [pc, #120]	@ (800e278 <_dtoa_r+0x2e8>)
 800e200:	4602      	mov	r2, r0
 800e202:	f240 11af 	movw	r1, #431	@ 0x1af
 800e206:	e6da      	b.n	800dfbe <_dtoa_r+0x2e>
 800e208:	2300      	movs	r3, #0
 800e20a:	e7e3      	b.n	800e1d4 <_dtoa_r+0x244>
 800e20c:	2300      	movs	r3, #0
 800e20e:	e7d5      	b.n	800e1bc <_dtoa_r+0x22c>
 800e210:	2401      	movs	r4, #1
 800e212:	2300      	movs	r3, #0
 800e214:	9307      	str	r3, [sp, #28]
 800e216:	9409      	str	r4, [sp, #36]	@ 0x24
 800e218:	f04f 3bff 	mov.w	fp, #4294967295
 800e21c:	2200      	movs	r2, #0
 800e21e:	f8cd b00c 	str.w	fp, [sp, #12]
 800e222:	2312      	movs	r3, #18
 800e224:	920c      	str	r2, [sp, #48]	@ 0x30
 800e226:	e7db      	b.n	800e1e0 <_dtoa_r+0x250>
 800e228:	2301      	movs	r3, #1
 800e22a:	9309      	str	r3, [sp, #36]	@ 0x24
 800e22c:	e7f4      	b.n	800e218 <_dtoa_r+0x288>
 800e22e:	f04f 0b01 	mov.w	fp, #1
 800e232:	f8cd b00c 	str.w	fp, [sp, #12]
 800e236:	465b      	mov	r3, fp
 800e238:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800e23c:	e7d0      	b.n	800e1e0 <_dtoa_r+0x250>
 800e23e:	3101      	adds	r1, #1
 800e240:	0052      	lsls	r2, r2, #1
 800e242:	e7d1      	b.n	800e1e8 <_dtoa_r+0x258>
 800e244:	f3af 8000 	nop.w
 800e248:	636f4361 	.word	0x636f4361
 800e24c:	3fd287a7 	.word	0x3fd287a7
 800e250:	8b60c8b3 	.word	0x8b60c8b3
 800e254:	3fc68a28 	.word	0x3fc68a28
 800e258:	509f79fb 	.word	0x509f79fb
 800e25c:	3fd34413 	.word	0x3fd34413
 800e260:	08011ca1 	.word	0x08011ca1
 800e264:	08011cb8 	.word	0x08011cb8
 800e268:	7ff00000 	.word	0x7ff00000
 800e26c:	08011c71 	.word	0x08011c71
 800e270:	3ff80000 	.word	0x3ff80000
 800e274:	08011e08 	.word	0x08011e08
 800e278:	08011d10 	.word	0x08011d10
 800e27c:	08011c9d 	.word	0x08011c9d
 800e280:	08011c70 	.word	0x08011c70
 800e284:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e288:	6018      	str	r0, [r3, #0]
 800e28a:	9b03      	ldr	r3, [sp, #12]
 800e28c:	2b0e      	cmp	r3, #14
 800e28e:	f200 80a1 	bhi.w	800e3d4 <_dtoa_r+0x444>
 800e292:	2c00      	cmp	r4, #0
 800e294:	f000 809e 	beq.w	800e3d4 <_dtoa_r+0x444>
 800e298:	2f00      	cmp	r7, #0
 800e29a:	dd33      	ble.n	800e304 <_dtoa_r+0x374>
 800e29c:	4b9c      	ldr	r3, [pc, #624]	@ (800e510 <_dtoa_r+0x580>)
 800e29e:	f007 020f 	and.w	r2, r7, #15
 800e2a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e2a6:	ed93 7b00 	vldr	d7, [r3]
 800e2aa:	05f8      	lsls	r0, r7, #23
 800e2ac:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800e2b0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800e2b4:	d516      	bpl.n	800e2e4 <_dtoa_r+0x354>
 800e2b6:	4b97      	ldr	r3, [pc, #604]	@ (800e514 <_dtoa_r+0x584>)
 800e2b8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e2bc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e2c0:	f7f2 facc 	bl	800085c <__aeabi_ddiv>
 800e2c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e2c8:	f004 040f 	and.w	r4, r4, #15
 800e2cc:	2603      	movs	r6, #3
 800e2ce:	4d91      	ldr	r5, [pc, #580]	@ (800e514 <_dtoa_r+0x584>)
 800e2d0:	b954      	cbnz	r4, 800e2e8 <_dtoa_r+0x358>
 800e2d2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e2d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e2da:	f7f2 fabf 	bl	800085c <__aeabi_ddiv>
 800e2de:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e2e2:	e028      	b.n	800e336 <_dtoa_r+0x3a6>
 800e2e4:	2602      	movs	r6, #2
 800e2e6:	e7f2      	b.n	800e2ce <_dtoa_r+0x33e>
 800e2e8:	07e1      	lsls	r1, r4, #31
 800e2ea:	d508      	bpl.n	800e2fe <_dtoa_r+0x36e>
 800e2ec:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e2f0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e2f4:	f7f2 f988 	bl	8000608 <__aeabi_dmul>
 800e2f8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e2fc:	3601      	adds	r6, #1
 800e2fe:	1064      	asrs	r4, r4, #1
 800e300:	3508      	adds	r5, #8
 800e302:	e7e5      	b.n	800e2d0 <_dtoa_r+0x340>
 800e304:	f000 80af 	beq.w	800e466 <_dtoa_r+0x4d6>
 800e308:	427c      	negs	r4, r7
 800e30a:	4b81      	ldr	r3, [pc, #516]	@ (800e510 <_dtoa_r+0x580>)
 800e30c:	4d81      	ldr	r5, [pc, #516]	@ (800e514 <_dtoa_r+0x584>)
 800e30e:	f004 020f 	and.w	r2, r4, #15
 800e312:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e31a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e31e:	f7f2 f973 	bl	8000608 <__aeabi_dmul>
 800e322:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e326:	1124      	asrs	r4, r4, #4
 800e328:	2300      	movs	r3, #0
 800e32a:	2602      	movs	r6, #2
 800e32c:	2c00      	cmp	r4, #0
 800e32e:	f040 808f 	bne.w	800e450 <_dtoa_r+0x4c0>
 800e332:	2b00      	cmp	r3, #0
 800e334:	d1d3      	bne.n	800e2de <_dtoa_r+0x34e>
 800e336:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e338:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800e33c:	2b00      	cmp	r3, #0
 800e33e:	f000 8094 	beq.w	800e46a <_dtoa_r+0x4da>
 800e342:	4b75      	ldr	r3, [pc, #468]	@ (800e518 <_dtoa_r+0x588>)
 800e344:	2200      	movs	r2, #0
 800e346:	4620      	mov	r0, r4
 800e348:	4629      	mov	r1, r5
 800e34a:	f7f2 fbcf 	bl	8000aec <__aeabi_dcmplt>
 800e34e:	2800      	cmp	r0, #0
 800e350:	f000 808b 	beq.w	800e46a <_dtoa_r+0x4da>
 800e354:	9b03      	ldr	r3, [sp, #12]
 800e356:	2b00      	cmp	r3, #0
 800e358:	f000 8087 	beq.w	800e46a <_dtoa_r+0x4da>
 800e35c:	f1bb 0f00 	cmp.w	fp, #0
 800e360:	dd34      	ble.n	800e3cc <_dtoa_r+0x43c>
 800e362:	4620      	mov	r0, r4
 800e364:	4b6d      	ldr	r3, [pc, #436]	@ (800e51c <_dtoa_r+0x58c>)
 800e366:	2200      	movs	r2, #0
 800e368:	4629      	mov	r1, r5
 800e36a:	f7f2 f94d 	bl	8000608 <__aeabi_dmul>
 800e36e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e372:	f107 38ff 	add.w	r8, r7, #4294967295
 800e376:	3601      	adds	r6, #1
 800e378:	465c      	mov	r4, fp
 800e37a:	4630      	mov	r0, r6
 800e37c:	f7f2 f8da 	bl	8000534 <__aeabi_i2d>
 800e380:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e384:	f7f2 f940 	bl	8000608 <__aeabi_dmul>
 800e388:	4b65      	ldr	r3, [pc, #404]	@ (800e520 <_dtoa_r+0x590>)
 800e38a:	2200      	movs	r2, #0
 800e38c:	f7f1 ff86 	bl	800029c <__adddf3>
 800e390:	4605      	mov	r5, r0
 800e392:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800e396:	2c00      	cmp	r4, #0
 800e398:	d16a      	bne.n	800e470 <_dtoa_r+0x4e0>
 800e39a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e39e:	4b61      	ldr	r3, [pc, #388]	@ (800e524 <_dtoa_r+0x594>)
 800e3a0:	2200      	movs	r2, #0
 800e3a2:	f7f1 ff79 	bl	8000298 <__aeabi_dsub>
 800e3a6:	4602      	mov	r2, r0
 800e3a8:	460b      	mov	r3, r1
 800e3aa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e3ae:	462a      	mov	r2, r5
 800e3b0:	4633      	mov	r3, r6
 800e3b2:	f7f2 fbb9 	bl	8000b28 <__aeabi_dcmpgt>
 800e3b6:	2800      	cmp	r0, #0
 800e3b8:	f040 8298 	bne.w	800e8ec <_dtoa_r+0x95c>
 800e3bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e3c0:	462a      	mov	r2, r5
 800e3c2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800e3c6:	f7f2 fb91 	bl	8000aec <__aeabi_dcmplt>
 800e3ca:	bb38      	cbnz	r0, 800e41c <_dtoa_r+0x48c>
 800e3cc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800e3d0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800e3d4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800e3d6:	2b00      	cmp	r3, #0
 800e3d8:	f2c0 8157 	blt.w	800e68a <_dtoa_r+0x6fa>
 800e3dc:	2f0e      	cmp	r7, #14
 800e3de:	f300 8154 	bgt.w	800e68a <_dtoa_r+0x6fa>
 800e3e2:	4b4b      	ldr	r3, [pc, #300]	@ (800e510 <_dtoa_r+0x580>)
 800e3e4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e3e8:	ed93 7b00 	vldr	d7, [r3]
 800e3ec:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e3ee:	2b00      	cmp	r3, #0
 800e3f0:	ed8d 7b00 	vstr	d7, [sp]
 800e3f4:	f280 80e5 	bge.w	800e5c2 <_dtoa_r+0x632>
 800e3f8:	9b03      	ldr	r3, [sp, #12]
 800e3fa:	2b00      	cmp	r3, #0
 800e3fc:	f300 80e1 	bgt.w	800e5c2 <_dtoa_r+0x632>
 800e400:	d10c      	bne.n	800e41c <_dtoa_r+0x48c>
 800e402:	4b48      	ldr	r3, [pc, #288]	@ (800e524 <_dtoa_r+0x594>)
 800e404:	2200      	movs	r2, #0
 800e406:	ec51 0b17 	vmov	r0, r1, d7
 800e40a:	f7f2 f8fd 	bl	8000608 <__aeabi_dmul>
 800e40e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e412:	f7f2 fb7f 	bl	8000b14 <__aeabi_dcmpge>
 800e416:	2800      	cmp	r0, #0
 800e418:	f000 8266 	beq.w	800e8e8 <_dtoa_r+0x958>
 800e41c:	2400      	movs	r4, #0
 800e41e:	4625      	mov	r5, r4
 800e420:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e422:	4656      	mov	r6, sl
 800e424:	ea6f 0803 	mvn.w	r8, r3
 800e428:	2700      	movs	r7, #0
 800e42a:	4621      	mov	r1, r4
 800e42c:	4648      	mov	r0, r9
 800e42e:	f000 fcbf 	bl	800edb0 <_Bfree>
 800e432:	2d00      	cmp	r5, #0
 800e434:	f000 80bd 	beq.w	800e5b2 <_dtoa_r+0x622>
 800e438:	b12f      	cbz	r7, 800e446 <_dtoa_r+0x4b6>
 800e43a:	42af      	cmp	r7, r5
 800e43c:	d003      	beq.n	800e446 <_dtoa_r+0x4b6>
 800e43e:	4639      	mov	r1, r7
 800e440:	4648      	mov	r0, r9
 800e442:	f000 fcb5 	bl	800edb0 <_Bfree>
 800e446:	4629      	mov	r1, r5
 800e448:	4648      	mov	r0, r9
 800e44a:	f000 fcb1 	bl	800edb0 <_Bfree>
 800e44e:	e0b0      	b.n	800e5b2 <_dtoa_r+0x622>
 800e450:	07e2      	lsls	r2, r4, #31
 800e452:	d505      	bpl.n	800e460 <_dtoa_r+0x4d0>
 800e454:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e458:	f7f2 f8d6 	bl	8000608 <__aeabi_dmul>
 800e45c:	3601      	adds	r6, #1
 800e45e:	2301      	movs	r3, #1
 800e460:	1064      	asrs	r4, r4, #1
 800e462:	3508      	adds	r5, #8
 800e464:	e762      	b.n	800e32c <_dtoa_r+0x39c>
 800e466:	2602      	movs	r6, #2
 800e468:	e765      	b.n	800e336 <_dtoa_r+0x3a6>
 800e46a:	9c03      	ldr	r4, [sp, #12]
 800e46c:	46b8      	mov	r8, r7
 800e46e:	e784      	b.n	800e37a <_dtoa_r+0x3ea>
 800e470:	4b27      	ldr	r3, [pc, #156]	@ (800e510 <_dtoa_r+0x580>)
 800e472:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e474:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e478:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e47c:	4454      	add	r4, sl
 800e47e:	2900      	cmp	r1, #0
 800e480:	d054      	beq.n	800e52c <_dtoa_r+0x59c>
 800e482:	4929      	ldr	r1, [pc, #164]	@ (800e528 <_dtoa_r+0x598>)
 800e484:	2000      	movs	r0, #0
 800e486:	f7f2 f9e9 	bl	800085c <__aeabi_ddiv>
 800e48a:	4633      	mov	r3, r6
 800e48c:	462a      	mov	r2, r5
 800e48e:	f7f1 ff03 	bl	8000298 <__aeabi_dsub>
 800e492:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e496:	4656      	mov	r6, sl
 800e498:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e49c:	f7f2 fb64 	bl	8000b68 <__aeabi_d2iz>
 800e4a0:	4605      	mov	r5, r0
 800e4a2:	f7f2 f847 	bl	8000534 <__aeabi_i2d>
 800e4a6:	4602      	mov	r2, r0
 800e4a8:	460b      	mov	r3, r1
 800e4aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e4ae:	f7f1 fef3 	bl	8000298 <__aeabi_dsub>
 800e4b2:	3530      	adds	r5, #48	@ 0x30
 800e4b4:	4602      	mov	r2, r0
 800e4b6:	460b      	mov	r3, r1
 800e4b8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e4bc:	f806 5b01 	strb.w	r5, [r6], #1
 800e4c0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e4c4:	f7f2 fb12 	bl	8000aec <__aeabi_dcmplt>
 800e4c8:	2800      	cmp	r0, #0
 800e4ca:	d172      	bne.n	800e5b2 <_dtoa_r+0x622>
 800e4cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e4d0:	4911      	ldr	r1, [pc, #68]	@ (800e518 <_dtoa_r+0x588>)
 800e4d2:	2000      	movs	r0, #0
 800e4d4:	f7f1 fee0 	bl	8000298 <__aeabi_dsub>
 800e4d8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e4dc:	f7f2 fb06 	bl	8000aec <__aeabi_dcmplt>
 800e4e0:	2800      	cmp	r0, #0
 800e4e2:	f040 80b4 	bne.w	800e64e <_dtoa_r+0x6be>
 800e4e6:	42a6      	cmp	r6, r4
 800e4e8:	f43f af70 	beq.w	800e3cc <_dtoa_r+0x43c>
 800e4ec:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e4f0:	4b0a      	ldr	r3, [pc, #40]	@ (800e51c <_dtoa_r+0x58c>)
 800e4f2:	2200      	movs	r2, #0
 800e4f4:	f7f2 f888 	bl	8000608 <__aeabi_dmul>
 800e4f8:	4b08      	ldr	r3, [pc, #32]	@ (800e51c <_dtoa_r+0x58c>)
 800e4fa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e4fe:	2200      	movs	r2, #0
 800e500:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e504:	f7f2 f880 	bl	8000608 <__aeabi_dmul>
 800e508:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e50c:	e7c4      	b.n	800e498 <_dtoa_r+0x508>
 800e50e:	bf00      	nop
 800e510:	08011e08 	.word	0x08011e08
 800e514:	08011de0 	.word	0x08011de0
 800e518:	3ff00000 	.word	0x3ff00000
 800e51c:	40240000 	.word	0x40240000
 800e520:	401c0000 	.word	0x401c0000
 800e524:	40140000 	.word	0x40140000
 800e528:	3fe00000 	.word	0x3fe00000
 800e52c:	4631      	mov	r1, r6
 800e52e:	4628      	mov	r0, r5
 800e530:	f7f2 f86a 	bl	8000608 <__aeabi_dmul>
 800e534:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e538:	9413      	str	r4, [sp, #76]	@ 0x4c
 800e53a:	4656      	mov	r6, sl
 800e53c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e540:	f7f2 fb12 	bl	8000b68 <__aeabi_d2iz>
 800e544:	4605      	mov	r5, r0
 800e546:	f7f1 fff5 	bl	8000534 <__aeabi_i2d>
 800e54a:	4602      	mov	r2, r0
 800e54c:	460b      	mov	r3, r1
 800e54e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e552:	f7f1 fea1 	bl	8000298 <__aeabi_dsub>
 800e556:	3530      	adds	r5, #48	@ 0x30
 800e558:	f806 5b01 	strb.w	r5, [r6], #1
 800e55c:	4602      	mov	r2, r0
 800e55e:	460b      	mov	r3, r1
 800e560:	42a6      	cmp	r6, r4
 800e562:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e566:	f04f 0200 	mov.w	r2, #0
 800e56a:	d124      	bne.n	800e5b6 <_dtoa_r+0x626>
 800e56c:	4baf      	ldr	r3, [pc, #700]	@ (800e82c <_dtoa_r+0x89c>)
 800e56e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e572:	f7f1 fe93 	bl	800029c <__adddf3>
 800e576:	4602      	mov	r2, r0
 800e578:	460b      	mov	r3, r1
 800e57a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e57e:	f7f2 fad3 	bl	8000b28 <__aeabi_dcmpgt>
 800e582:	2800      	cmp	r0, #0
 800e584:	d163      	bne.n	800e64e <_dtoa_r+0x6be>
 800e586:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e58a:	49a8      	ldr	r1, [pc, #672]	@ (800e82c <_dtoa_r+0x89c>)
 800e58c:	2000      	movs	r0, #0
 800e58e:	f7f1 fe83 	bl	8000298 <__aeabi_dsub>
 800e592:	4602      	mov	r2, r0
 800e594:	460b      	mov	r3, r1
 800e596:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e59a:	f7f2 faa7 	bl	8000aec <__aeabi_dcmplt>
 800e59e:	2800      	cmp	r0, #0
 800e5a0:	f43f af14 	beq.w	800e3cc <_dtoa_r+0x43c>
 800e5a4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800e5a6:	1e73      	subs	r3, r6, #1
 800e5a8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e5aa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e5ae:	2b30      	cmp	r3, #48	@ 0x30
 800e5b0:	d0f8      	beq.n	800e5a4 <_dtoa_r+0x614>
 800e5b2:	4647      	mov	r7, r8
 800e5b4:	e03b      	b.n	800e62e <_dtoa_r+0x69e>
 800e5b6:	4b9e      	ldr	r3, [pc, #632]	@ (800e830 <_dtoa_r+0x8a0>)
 800e5b8:	f7f2 f826 	bl	8000608 <__aeabi_dmul>
 800e5bc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e5c0:	e7bc      	b.n	800e53c <_dtoa_r+0x5ac>
 800e5c2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800e5c6:	4656      	mov	r6, sl
 800e5c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e5cc:	4620      	mov	r0, r4
 800e5ce:	4629      	mov	r1, r5
 800e5d0:	f7f2 f944 	bl	800085c <__aeabi_ddiv>
 800e5d4:	f7f2 fac8 	bl	8000b68 <__aeabi_d2iz>
 800e5d8:	4680      	mov	r8, r0
 800e5da:	f7f1 ffab 	bl	8000534 <__aeabi_i2d>
 800e5de:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e5e2:	f7f2 f811 	bl	8000608 <__aeabi_dmul>
 800e5e6:	4602      	mov	r2, r0
 800e5e8:	460b      	mov	r3, r1
 800e5ea:	4620      	mov	r0, r4
 800e5ec:	4629      	mov	r1, r5
 800e5ee:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800e5f2:	f7f1 fe51 	bl	8000298 <__aeabi_dsub>
 800e5f6:	f806 4b01 	strb.w	r4, [r6], #1
 800e5fa:	9d03      	ldr	r5, [sp, #12]
 800e5fc:	eba6 040a 	sub.w	r4, r6, sl
 800e600:	42a5      	cmp	r5, r4
 800e602:	4602      	mov	r2, r0
 800e604:	460b      	mov	r3, r1
 800e606:	d133      	bne.n	800e670 <_dtoa_r+0x6e0>
 800e608:	f7f1 fe48 	bl	800029c <__adddf3>
 800e60c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e610:	4604      	mov	r4, r0
 800e612:	460d      	mov	r5, r1
 800e614:	f7f2 fa88 	bl	8000b28 <__aeabi_dcmpgt>
 800e618:	b9c0      	cbnz	r0, 800e64c <_dtoa_r+0x6bc>
 800e61a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e61e:	4620      	mov	r0, r4
 800e620:	4629      	mov	r1, r5
 800e622:	f7f2 fa59 	bl	8000ad8 <__aeabi_dcmpeq>
 800e626:	b110      	cbz	r0, 800e62e <_dtoa_r+0x69e>
 800e628:	f018 0f01 	tst.w	r8, #1
 800e62c:	d10e      	bne.n	800e64c <_dtoa_r+0x6bc>
 800e62e:	9902      	ldr	r1, [sp, #8]
 800e630:	4648      	mov	r0, r9
 800e632:	f000 fbbd 	bl	800edb0 <_Bfree>
 800e636:	2300      	movs	r3, #0
 800e638:	7033      	strb	r3, [r6, #0]
 800e63a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e63c:	3701      	adds	r7, #1
 800e63e:	601f      	str	r7, [r3, #0]
 800e640:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e642:	2b00      	cmp	r3, #0
 800e644:	f000 824b 	beq.w	800eade <_dtoa_r+0xb4e>
 800e648:	601e      	str	r6, [r3, #0]
 800e64a:	e248      	b.n	800eade <_dtoa_r+0xb4e>
 800e64c:	46b8      	mov	r8, r7
 800e64e:	4633      	mov	r3, r6
 800e650:	461e      	mov	r6, r3
 800e652:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e656:	2a39      	cmp	r2, #57	@ 0x39
 800e658:	d106      	bne.n	800e668 <_dtoa_r+0x6d8>
 800e65a:	459a      	cmp	sl, r3
 800e65c:	d1f8      	bne.n	800e650 <_dtoa_r+0x6c0>
 800e65e:	2230      	movs	r2, #48	@ 0x30
 800e660:	f108 0801 	add.w	r8, r8, #1
 800e664:	f88a 2000 	strb.w	r2, [sl]
 800e668:	781a      	ldrb	r2, [r3, #0]
 800e66a:	3201      	adds	r2, #1
 800e66c:	701a      	strb	r2, [r3, #0]
 800e66e:	e7a0      	b.n	800e5b2 <_dtoa_r+0x622>
 800e670:	4b6f      	ldr	r3, [pc, #444]	@ (800e830 <_dtoa_r+0x8a0>)
 800e672:	2200      	movs	r2, #0
 800e674:	f7f1 ffc8 	bl	8000608 <__aeabi_dmul>
 800e678:	2200      	movs	r2, #0
 800e67a:	2300      	movs	r3, #0
 800e67c:	4604      	mov	r4, r0
 800e67e:	460d      	mov	r5, r1
 800e680:	f7f2 fa2a 	bl	8000ad8 <__aeabi_dcmpeq>
 800e684:	2800      	cmp	r0, #0
 800e686:	d09f      	beq.n	800e5c8 <_dtoa_r+0x638>
 800e688:	e7d1      	b.n	800e62e <_dtoa_r+0x69e>
 800e68a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e68c:	2a00      	cmp	r2, #0
 800e68e:	f000 80ea 	beq.w	800e866 <_dtoa_r+0x8d6>
 800e692:	9a07      	ldr	r2, [sp, #28]
 800e694:	2a01      	cmp	r2, #1
 800e696:	f300 80cd 	bgt.w	800e834 <_dtoa_r+0x8a4>
 800e69a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800e69c:	2a00      	cmp	r2, #0
 800e69e:	f000 80c1 	beq.w	800e824 <_dtoa_r+0x894>
 800e6a2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800e6a6:	9c08      	ldr	r4, [sp, #32]
 800e6a8:	9e00      	ldr	r6, [sp, #0]
 800e6aa:	9a00      	ldr	r2, [sp, #0]
 800e6ac:	441a      	add	r2, r3
 800e6ae:	9200      	str	r2, [sp, #0]
 800e6b0:	9a06      	ldr	r2, [sp, #24]
 800e6b2:	2101      	movs	r1, #1
 800e6b4:	441a      	add	r2, r3
 800e6b6:	4648      	mov	r0, r9
 800e6b8:	9206      	str	r2, [sp, #24]
 800e6ba:	f000 fc2d 	bl	800ef18 <__i2b>
 800e6be:	4605      	mov	r5, r0
 800e6c0:	b166      	cbz	r6, 800e6dc <_dtoa_r+0x74c>
 800e6c2:	9b06      	ldr	r3, [sp, #24]
 800e6c4:	2b00      	cmp	r3, #0
 800e6c6:	dd09      	ble.n	800e6dc <_dtoa_r+0x74c>
 800e6c8:	42b3      	cmp	r3, r6
 800e6ca:	9a00      	ldr	r2, [sp, #0]
 800e6cc:	bfa8      	it	ge
 800e6ce:	4633      	movge	r3, r6
 800e6d0:	1ad2      	subs	r2, r2, r3
 800e6d2:	9200      	str	r2, [sp, #0]
 800e6d4:	9a06      	ldr	r2, [sp, #24]
 800e6d6:	1af6      	subs	r6, r6, r3
 800e6d8:	1ad3      	subs	r3, r2, r3
 800e6da:	9306      	str	r3, [sp, #24]
 800e6dc:	9b08      	ldr	r3, [sp, #32]
 800e6de:	b30b      	cbz	r3, 800e724 <_dtoa_r+0x794>
 800e6e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e6e2:	2b00      	cmp	r3, #0
 800e6e4:	f000 80c6 	beq.w	800e874 <_dtoa_r+0x8e4>
 800e6e8:	2c00      	cmp	r4, #0
 800e6ea:	f000 80c0 	beq.w	800e86e <_dtoa_r+0x8de>
 800e6ee:	4629      	mov	r1, r5
 800e6f0:	4622      	mov	r2, r4
 800e6f2:	4648      	mov	r0, r9
 800e6f4:	f000 fcc8 	bl	800f088 <__pow5mult>
 800e6f8:	9a02      	ldr	r2, [sp, #8]
 800e6fa:	4601      	mov	r1, r0
 800e6fc:	4605      	mov	r5, r0
 800e6fe:	4648      	mov	r0, r9
 800e700:	f000 fc20 	bl	800ef44 <__multiply>
 800e704:	9902      	ldr	r1, [sp, #8]
 800e706:	4680      	mov	r8, r0
 800e708:	4648      	mov	r0, r9
 800e70a:	f000 fb51 	bl	800edb0 <_Bfree>
 800e70e:	9b08      	ldr	r3, [sp, #32]
 800e710:	1b1b      	subs	r3, r3, r4
 800e712:	9308      	str	r3, [sp, #32]
 800e714:	f000 80b1 	beq.w	800e87a <_dtoa_r+0x8ea>
 800e718:	9a08      	ldr	r2, [sp, #32]
 800e71a:	4641      	mov	r1, r8
 800e71c:	4648      	mov	r0, r9
 800e71e:	f000 fcb3 	bl	800f088 <__pow5mult>
 800e722:	9002      	str	r0, [sp, #8]
 800e724:	2101      	movs	r1, #1
 800e726:	4648      	mov	r0, r9
 800e728:	f000 fbf6 	bl	800ef18 <__i2b>
 800e72c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e72e:	4604      	mov	r4, r0
 800e730:	2b00      	cmp	r3, #0
 800e732:	f000 81d8 	beq.w	800eae6 <_dtoa_r+0xb56>
 800e736:	461a      	mov	r2, r3
 800e738:	4601      	mov	r1, r0
 800e73a:	4648      	mov	r0, r9
 800e73c:	f000 fca4 	bl	800f088 <__pow5mult>
 800e740:	9b07      	ldr	r3, [sp, #28]
 800e742:	2b01      	cmp	r3, #1
 800e744:	4604      	mov	r4, r0
 800e746:	f300 809f 	bgt.w	800e888 <_dtoa_r+0x8f8>
 800e74a:	9b04      	ldr	r3, [sp, #16]
 800e74c:	2b00      	cmp	r3, #0
 800e74e:	f040 8097 	bne.w	800e880 <_dtoa_r+0x8f0>
 800e752:	9b05      	ldr	r3, [sp, #20]
 800e754:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e758:	2b00      	cmp	r3, #0
 800e75a:	f040 8093 	bne.w	800e884 <_dtoa_r+0x8f4>
 800e75e:	9b05      	ldr	r3, [sp, #20]
 800e760:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e764:	0d1b      	lsrs	r3, r3, #20
 800e766:	051b      	lsls	r3, r3, #20
 800e768:	b133      	cbz	r3, 800e778 <_dtoa_r+0x7e8>
 800e76a:	9b00      	ldr	r3, [sp, #0]
 800e76c:	3301      	adds	r3, #1
 800e76e:	9300      	str	r3, [sp, #0]
 800e770:	9b06      	ldr	r3, [sp, #24]
 800e772:	3301      	adds	r3, #1
 800e774:	9306      	str	r3, [sp, #24]
 800e776:	2301      	movs	r3, #1
 800e778:	9308      	str	r3, [sp, #32]
 800e77a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e77c:	2b00      	cmp	r3, #0
 800e77e:	f000 81b8 	beq.w	800eaf2 <_dtoa_r+0xb62>
 800e782:	6923      	ldr	r3, [r4, #16]
 800e784:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e788:	6918      	ldr	r0, [r3, #16]
 800e78a:	f000 fb79 	bl	800ee80 <__hi0bits>
 800e78e:	f1c0 0020 	rsb	r0, r0, #32
 800e792:	9b06      	ldr	r3, [sp, #24]
 800e794:	4418      	add	r0, r3
 800e796:	f010 001f 	ands.w	r0, r0, #31
 800e79a:	f000 8082 	beq.w	800e8a2 <_dtoa_r+0x912>
 800e79e:	f1c0 0320 	rsb	r3, r0, #32
 800e7a2:	2b04      	cmp	r3, #4
 800e7a4:	dd73      	ble.n	800e88e <_dtoa_r+0x8fe>
 800e7a6:	9b00      	ldr	r3, [sp, #0]
 800e7a8:	f1c0 001c 	rsb	r0, r0, #28
 800e7ac:	4403      	add	r3, r0
 800e7ae:	9300      	str	r3, [sp, #0]
 800e7b0:	9b06      	ldr	r3, [sp, #24]
 800e7b2:	4403      	add	r3, r0
 800e7b4:	4406      	add	r6, r0
 800e7b6:	9306      	str	r3, [sp, #24]
 800e7b8:	9b00      	ldr	r3, [sp, #0]
 800e7ba:	2b00      	cmp	r3, #0
 800e7bc:	dd05      	ble.n	800e7ca <_dtoa_r+0x83a>
 800e7be:	9902      	ldr	r1, [sp, #8]
 800e7c0:	461a      	mov	r2, r3
 800e7c2:	4648      	mov	r0, r9
 800e7c4:	f000 fcba 	bl	800f13c <__lshift>
 800e7c8:	9002      	str	r0, [sp, #8]
 800e7ca:	9b06      	ldr	r3, [sp, #24]
 800e7cc:	2b00      	cmp	r3, #0
 800e7ce:	dd05      	ble.n	800e7dc <_dtoa_r+0x84c>
 800e7d0:	4621      	mov	r1, r4
 800e7d2:	461a      	mov	r2, r3
 800e7d4:	4648      	mov	r0, r9
 800e7d6:	f000 fcb1 	bl	800f13c <__lshift>
 800e7da:	4604      	mov	r4, r0
 800e7dc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e7de:	2b00      	cmp	r3, #0
 800e7e0:	d061      	beq.n	800e8a6 <_dtoa_r+0x916>
 800e7e2:	9802      	ldr	r0, [sp, #8]
 800e7e4:	4621      	mov	r1, r4
 800e7e6:	f000 fd15 	bl	800f214 <__mcmp>
 800e7ea:	2800      	cmp	r0, #0
 800e7ec:	da5b      	bge.n	800e8a6 <_dtoa_r+0x916>
 800e7ee:	2300      	movs	r3, #0
 800e7f0:	9902      	ldr	r1, [sp, #8]
 800e7f2:	220a      	movs	r2, #10
 800e7f4:	4648      	mov	r0, r9
 800e7f6:	f000 fafd 	bl	800edf4 <__multadd>
 800e7fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e7fc:	9002      	str	r0, [sp, #8]
 800e7fe:	f107 38ff 	add.w	r8, r7, #4294967295
 800e802:	2b00      	cmp	r3, #0
 800e804:	f000 8177 	beq.w	800eaf6 <_dtoa_r+0xb66>
 800e808:	4629      	mov	r1, r5
 800e80a:	2300      	movs	r3, #0
 800e80c:	220a      	movs	r2, #10
 800e80e:	4648      	mov	r0, r9
 800e810:	f000 faf0 	bl	800edf4 <__multadd>
 800e814:	f1bb 0f00 	cmp.w	fp, #0
 800e818:	4605      	mov	r5, r0
 800e81a:	dc6f      	bgt.n	800e8fc <_dtoa_r+0x96c>
 800e81c:	9b07      	ldr	r3, [sp, #28]
 800e81e:	2b02      	cmp	r3, #2
 800e820:	dc49      	bgt.n	800e8b6 <_dtoa_r+0x926>
 800e822:	e06b      	b.n	800e8fc <_dtoa_r+0x96c>
 800e824:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e826:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800e82a:	e73c      	b.n	800e6a6 <_dtoa_r+0x716>
 800e82c:	3fe00000 	.word	0x3fe00000
 800e830:	40240000 	.word	0x40240000
 800e834:	9b03      	ldr	r3, [sp, #12]
 800e836:	1e5c      	subs	r4, r3, #1
 800e838:	9b08      	ldr	r3, [sp, #32]
 800e83a:	42a3      	cmp	r3, r4
 800e83c:	db09      	blt.n	800e852 <_dtoa_r+0x8c2>
 800e83e:	1b1c      	subs	r4, r3, r4
 800e840:	9b03      	ldr	r3, [sp, #12]
 800e842:	2b00      	cmp	r3, #0
 800e844:	f6bf af30 	bge.w	800e6a8 <_dtoa_r+0x718>
 800e848:	9b00      	ldr	r3, [sp, #0]
 800e84a:	9a03      	ldr	r2, [sp, #12]
 800e84c:	1a9e      	subs	r6, r3, r2
 800e84e:	2300      	movs	r3, #0
 800e850:	e72b      	b.n	800e6aa <_dtoa_r+0x71a>
 800e852:	9b08      	ldr	r3, [sp, #32]
 800e854:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e856:	9408      	str	r4, [sp, #32]
 800e858:	1ae3      	subs	r3, r4, r3
 800e85a:	441a      	add	r2, r3
 800e85c:	9e00      	ldr	r6, [sp, #0]
 800e85e:	9b03      	ldr	r3, [sp, #12]
 800e860:	920d      	str	r2, [sp, #52]	@ 0x34
 800e862:	2400      	movs	r4, #0
 800e864:	e721      	b.n	800e6aa <_dtoa_r+0x71a>
 800e866:	9c08      	ldr	r4, [sp, #32]
 800e868:	9e00      	ldr	r6, [sp, #0]
 800e86a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800e86c:	e728      	b.n	800e6c0 <_dtoa_r+0x730>
 800e86e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800e872:	e751      	b.n	800e718 <_dtoa_r+0x788>
 800e874:	9a08      	ldr	r2, [sp, #32]
 800e876:	9902      	ldr	r1, [sp, #8]
 800e878:	e750      	b.n	800e71c <_dtoa_r+0x78c>
 800e87a:	f8cd 8008 	str.w	r8, [sp, #8]
 800e87e:	e751      	b.n	800e724 <_dtoa_r+0x794>
 800e880:	2300      	movs	r3, #0
 800e882:	e779      	b.n	800e778 <_dtoa_r+0x7e8>
 800e884:	9b04      	ldr	r3, [sp, #16]
 800e886:	e777      	b.n	800e778 <_dtoa_r+0x7e8>
 800e888:	2300      	movs	r3, #0
 800e88a:	9308      	str	r3, [sp, #32]
 800e88c:	e779      	b.n	800e782 <_dtoa_r+0x7f2>
 800e88e:	d093      	beq.n	800e7b8 <_dtoa_r+0x828>
 800e890:	9a00      	ldr	r2, [sp, #0]
 800e892:	331c      	adds	r3, #28
 800e894:	441a      	add	r2, r3
 800e896:	9200      	str	r2, [sp, #0]
 800e898:	9a06      	ldr	r2, [sp, #24]
 800e89a:	441a      	add	r2, r3
 800e89c:	441e      	add	r6, r3
 800e89e:	9206      	str	r2, [sp, #24]
 800e8a0:	e78a      	b.n	800e7b8 <_dtoa_r+0x828>
 800e8a2:	4603      	mov	r3, r0
 800e8a4:	e7f4      	b.n	800e890 <_dtoa_r+0x900>
 800e8a6:	9b03      	ldr	r3, [sp, #12]
 800e8a8:	2b00      	cmp	r3, #0
 800e8aa:	46b8      	mov	r8, r7
 800e8ac:	dc20      	bgt.n	800e8f0 <_dtoa_r+0x960>
 800e8ae:	469b      	mov	fp, r3
 800e8b0:	9b07      	ldr	r3, [sp, #28]
 800e8b2:	2b02      	cmp	r3, #2
 800e8b4:	dd1e      	ble.n	800e8f4 <_dtoa_r+0x964>
 800e8b6:	f1bb 0f00 	cmp.w	fp, #0
 800e8ba:	f47f adb1 	bne.w	800e420 <_dtoa_r+0x490>
 800e8be:	4621      	mov	r1, r4
 800e8c0:	465b      	mov	r3, fp
 800e8c2:	2205      	movs	r2, #5
 800e8c4:	4648      	mov	r0, r9
 800e8c6:	f000 fa95 	bl	800edf4 <__multadd>
 800e8ca:	4601      	mov	r1, r0
 800e8cc:	4604      	mov	r4, r0
 800e8ce:	9802      	ldr	r0, [sp, #8]
 800e8d0:	f000 fca0 	bl	800f214 <__mcmp>
 800e8d4:	2800      	cmp	r0, #0
 800e8d6:	f77f ada3 	ble.w	800e420 <_dtoa_r+0x490>
 800e8da:	4656      	mov	r6, sl
 800e8dc:	2331      	movs	r3, #49	@ 0x31
 800e8de:	f806 3b01 	strb.w	r3, [r6], #1
 800e8e2:	f108 0801 	add.w	r8, r8, #1
 800e8e6:	e59f      	b.n	800e428 <_dtoa_r+0x498>
 800e8e8:	9c03      	ldr	r4, [sp, #12]
 800e8ea:	46b8      	mov	r8, r7
 800e8ec:	4625      	mov	r5, r4
 800e8ee:	e7f4      	b.n	800e8da <_dtoa_r+0x94a>
 800e8f0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800e8f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e8f6:	2b00      	cmp	r3, #0
 800e8f8:	f000 8101 	beq.w	800eafe <_dtoa_r+0xb6e>
 800e8fc:	2e00      	cmp	r6, #0
 800e8fe:	dd05      	ble.n	800e90c <_dtoa_r+0x97c>
 800e900:	4629      	mov	r1, r5
 800e902:	4632      	mov	r2, r6
 800e904:	4648      	mov	r0, r9
 800e906:	f000 fc19 	bl	800f13c <__lshift>
 800e90a:	4605      	mov	r5, r0
 800e90c:	9b08      	ldr	r3, [sp, #32]
 800e90e:	2b00      	cmp	r3, #0
 800e910:	d05c      	beq.n	800e9cc <_dtoa_r+0xa3c>
 800e912:	6869      	ldr	r1, [r5, #4]
 800e914:	4648      	mov	r0, r9
 800e916:	f000 fa0b 	bl	800ed30 <_Balloc>
 800e91a:	4606      	mov	r6, r0
 800e91c:	b928      	cbnz	r0, 800e92a <_dtoa_r+0x99a>
 800e91e:	4b82      	ldr	r3, [pc, #520]	@ (800eb28 <_dtoa_r+0xb98>)
 800e920:	4602      	mov	r2, r0
 800e922:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800e926:	f7ff bb4a 	b.w	800dfbe <_dtoa_r+0x2e>
 800e92a:	692a      	ldr	r2, [r5, #16]
 800e92c:	3202      	adds	r2, #2
 800e92e:	0092      	lsls	r2, r2, #2
 800e930:	f105 010c 	add.w	r1, r5, #12
 800e934:	300c      	adds	r0, #12
 800e936:	f7ff fa94 	bl	800de62 <memcpy>
 800e93a:	2201      	movs	r2, #1
 800e93c:	4631      	mov	r1, r6
 800e93e:	4648      	mov	r0, r9
 800e940:	f000 fbfc 	bl	800f13c <__lshift>
 800e944:	f10a 0301 	add.w	r3, sl, #1
 800e948:	9300      	str	r3, [sp, #0]
 800e94a:	eb0a 030b 	add.w	r3, sl, fp
 800e94e:	9308      	str	r3, [sp, #32]
 800e950:	9b04      	ldr	r3, [sp, #16]
 800e952:	f003 0301 	and.w	r3, r3, #1
 800e956:	462f      	mov	r7, r5
 800e958:	9306      	str	r3, [sp, #24]
 800e95a:	4605      	mov	r5, r0
 800e95c:	9b00      	ldr	r3, [sp, #0]
 800e95e:	9802      	ldr	r0, [sp, #8]
 800e960:	4621      	mov	r1, r4
 800e962:	f103 3bff 	add.w	fp, r3, #4294967295
 800e966:	f7ff fa8a 	bl	800de7e <quorem>
 800e96a:	4603      	mov	r3, r0
 800e96c:	3330      	adds	r3, #48	@ 0x30
 800e96e:	9003      	str	r0, [sp, #12]
 800e970:	4639      	mov	r1, r7
 800e972:	9802      	ldr	r0, [sp, #8]
 800e974:	9309      	str	r3, [sp, #36]	@ 0x24
 800e976:	f000 fc4d 	bl	800f214 <__mcmp>
 800e97a:	462a      	mov	r2, r5
 800e97c:	9004      	str	r0, [sp, #16]
 800e97e:	4621      	mov	r1, r4
 800e980:	4648      	mov	r0, r9
 800e982:	f000 fc63 	bl	800f24c <__mdiff>
 800e986:	68c2      	ldr	r2, [r0, #12]
 800e988:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e98a:	4606      	mov	r6, r0
 800e98c:	bb02      	cbnz	r2, 800e9d0 <_dtoa_r+0xa40>
 800e98e:	4601      	mov	r1, r0
 800e990:	9802      	ldr	r0, [sp, #8]
 800e992:	f000 fc3f 	bl	800f214 <__mcmp>
 800e996:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e998:	4602      	mov	r2, r0
 800e99a:	4631      	mov	r1, r6
 800e99c:	4648      	mov	r0, r9
 800e99e:	920c      	str	r2, [sp, #48]	@ 0x30
 800e9a0:	9309      	str	r3, [sp, #36]	@ 0x24
 800e9a2:	f000 fa05 	bl	800edb0 <_Bfree>
 800e9a6:	9b07      	ldr	r3, [sp, #28]
 800e9a8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e9aa:	9e00      	ldr	r6, [sp, #0]
 800e9ac:	ea42 0103 	orr.w	r1, r2, r3
 800e9b0:	9b06      	ldr	r3, [sp, #24]
 800e9b2:	4319      	orrs	r1, r3
 800e9b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e9b6:	d10d      	bne.n	800e9d4 <_dtoa_r+0xa44>
 800e9b8:	2b39      	cmp	r3, #57	@ 0x39
 800e9ba:	d027      	beq.n	800ea0c <_dtoa_r+0xa7c>
 800e9bc:	9a04      	ldr	r2, [sp, #16]
 800e9be:	2a00      	cmp	r2, #0
 800e9c0:	dd01      	ble.n	800e9c6 <_dtoa_r+0xa36>
 800e9c2:	9b03      	ldr	r3, [sp, #12]
 800e9c4:	3331      	adds	r3, #49	@ 0x31
 800e9c6:	f88b 3000 	strb.w	r3, [fp]
 800e9ca:	e52e      	b.n	800e42a <_dtoa_r+0x49a>
 800e9cc:	4628      	mov	r0, r5
 800e9ce:	e7b9      	b.n	800e944 <_dtoa_r+0x9b4>
 800e9d0:	2201      	movs	r2, #1
 800e9d2:	e7e2      	b.n	800e99a <_dtoa_r+0xa0a>
 800e9d4:	9904      	ldr	r1, [sp, #16]
 800e9d6:	2900      	cmp	r1, #0
 800e9d8:	db04      	blt.n	800e9e4 <_dtoa_r+0xa54>
 800e9da:	9807      	ldr	r0, [sp, #28]
 800e9dc:	4301      	orrs	r1, r0
 800e9de:	9806      	ldr	r0, [sp, #24]
 800e9e0:	4301      	orrs	r1, r0
 800e9e2:	d120      	bne.n	800ea26 <_dtoa_r+0xa96>
 800e9e4:	2a00      	cmp	r2, #0
 800e9e6:	ddee      	ble.n	800e9c6 <_dtoa_r+0xa36>
 800e9e8:	9902      	ldr	r1, [sp, #8]
 800e9ea:	9300      	str	r3, [sp, #0]
 800e9ec:	2201      	movs	r2, #1
 800e9ee:	4648      	mov	r0, r9
 800e9f0:	f000 fba4 	bl	800f13c <__lshift>
 800e9f4:	4621      	mov	r1, r4
 800e9f6:	9002      	str	r0, [sp, #8]
 800e9f8:	f000 fc0c 	bl	800f214 <__mcmp>
 800e9fc:	2800      	cmp	r0, #0
 800e9fe:	9b00      	ldr	r3, [sp, #0]
 800ea00:	dc02      	bgt.n	800ea08 <_dtoa_r+0xa78>
 800ea02:	d1e0      	bne.n	800e9c6 <_dtoa_r+0xa36>
 800ea04:	07da      	lsls	r2, r3, #31
 800ea06:	d5de      	bpl.n	800e9c6 <_dtoa_r+0xa36>
 800ea08:	2b39      	cmp	r3, #57	@ 0x39
 800ea0a:	d1da      	bne.n	800e9c2 <_dtoa_r+0xa32>
 800ea0c:	2339      	movs	r3, #57	@ 0x39
 800ea0e:	f88b 3000 	strb.w	r3, [fp]
 800ea12:	4633      	mov	r3, r6
 800ea14:	461e      	mov	r6, r3
 800ea16:	3b01      	subs	r3, #1
 800ea18:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ea1c:	2a39      	cmp	r2, #57	@ 0x39
 800ea1e:	d04e      	beq.n	800eabe <_dtoa_r+0xb2e>
 800ea20:	3201      	adds	r2, #1
 800ea22:	701a      	strb	r2, [r3, #0]
 800ea24:	e501      	b.n	800e42a <_dtoa_r+0x49a>
 800ea26:	2a00      	cmp	r2, #0
 800ea28:	dd03      	ble.n	800ea32 <_dtoa_r+0xaa2>
 800ea2a:	2b39      	cmp	r3, #57	@ 0x39
 800ea2c:	d0ee      	beq.n	800ea0c <_dtoa_r+0xa7c>
 800ea2e:	3301      	adds	r3, #1
 800ea30:	e7c9      	b.n	800e9c6 <_dtoa_r+0xa36>
 800ea32:	9a00      	ldr	r2, [sp, #0]
 800ea34:	9908      	ldr	r1, [sp, #32]
 800ea36:	f802 3c01 	strb.w	r3, [r2, #-1]
 800ea3a:	428a      	cmp	r2, r1
 800ea3c:	d028      	beq.n	800ea90 <_dtoa_r+0xb00>
 800ea3e:	9902      	ldr	r1, [sp, #8]
 800ea40:	2300      	movs	r3, #0
 800ea42:	220a      	movs	r2, #10
 800ea44:	4648      	mov	r0, r9
 800ea46:	f000 f9d5 	bl	800edf4 <__multadd>
 800ea4a:	42af      	cmp	r7, r5
 800ea4c:	9002      	str	r0, [sp, #8]
 800ea4e:	f04f 0300 	mov.w	r3, #0
 800ea52:	f04f 020a 	mov.w	r2, #10
 800ea56:	4639      	mov	r1, r7
 800ea58:	4648      	mov	r0, r9
 800ea5a:	d107      	bne.n	800ea6c <_dtoa_r+0xadc>
 800ea5c:	f000 f9ca 	bl	800edf4 <__multadd>
 800ea60:	4607      	mov	r7, r0
 800ea62:	4605      	mov	r5, r0
 800ea64:	9b00      	ldr	r3, [sp, #0]
 800ea66:	3301      	adds	r3, #1
 800ea68:	9300      	str	r3, [sp, #0]
 800ea6a:	e777      	b.n	800e95c <_dtoa_r+0x9cc>
 800ea6c:	f000 f9c2 	bl	800edf4 <__multadd>
 800ea70:	4629      	mov	r1, r5
 800ea72:	4607      	mov	r7, r0
 800ea74:	2300      	movs	r3, #0
 800ea76:	220a      	movs	r2, #10
 800ea78:	4648      	mov	r0, r9
 800ea7a:	f000 f9bb 	bl	800edf4 <__multadd>
 800ea7e:	4605      	mov	r5, r0
 800ea80:	e7f0      	b.n	800ea64 <_dtoa_r+0xad4>
 800ea82:	f1bb 0f00 	cmp.w	fp, #0
 800ea86:	bfcc      	ite	gt
 800ea88:	465e      	movgt	r6, fp
 800ea8a:	2601      	movle	r6, #1
 800ea8c:	4456      	add	r6, sl
 800ea8e:	2700      	movs	r7, #0
 800ea90:	9902      	ldr	r1, [sp, #8]
 800ea92:	9300      	str	r3, [sp, #0]
 800ea94:	2201      	movs	r2, #1
 800ea96:	4648      	mov	r0, r9
 800ea98:	f000 fb50 	bl	800f13c <__lshift>
 800ea9c:	4621      	mov	r1, r4
 800ea9e:	9002      	str	r0, [sp, #8]
 800eaa0:	f000 fbb8 	bl	800f214 <__mcmp>
 800eaa4:	2800      	cmp	r0, #0
 800eaa6:	dcb4      	bgt.n	800ea12 <_dtoa_r+0xa82>
 800eaa8:	d102      	bne.n	800eab0 <_dtoa_r+0xb20>
 800eaaa:	9b00      	ldr	r3, [sp, #0]
 800eaac:	07db      	lsls	r3, r3, #31
 800eaae:	d4b0      	bmi.n	800ea12 <_dtoa_r+0xa82>
 800eab0:	4633      	mov	r3, r6
 800eab2:	461e      	mov	r6, r3
 800eab4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800eab8:	2a30      	cmp	r2, #48	@ 0x30
 800eaba:	d0fa      	beq.n	800eab2 <_dtoa_r+0xb22>
 800eabc:	e4b5      	b.n	800e42a <_dtoa_r+0x49a>
 800eabe:	459a      	cmp	sl, r3
 800eac0:	d1a8      	bne.n	800ea14 <_dtoa_r+0xa84>
 800eac2:	2331      	movs	r3, #49	@ 0x31
 800eac4:	f108 0801 	add.w	r8, r8, #1
 800eac8:	f88a 3000 	strb.w	r3, [sl]
 800eacc:	e4ad      	b.n	800e42a <_dtoa_r+0x49a>
 800eace:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ead0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800eb2c <_dtoa_r+0xb9c>
 800ead4:	b11b      	cbz	r3, 800eade <_dtoa_r+0xb4e>
 800ead6:	f10a 0308 	add.w	r3, sl, #8
 800eada:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800eadc:	6013      	str	r3, [r2, #0]
 800eade:	4650      	mov	r0, sl
 800eae0:	b017      	add	sp, #92	@ 0x5c
 800eae2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eae6:	9b07      	ldr	r3, [sp, #28]
 800eae8:	2b01      	cmp	r3, #1
 800eaea:	f77f ae2e 	ble.w	800e74a <_dtoa_r+0x7ba>
 800eaee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800eaf0:	9308      	str	r3, [sp, #32]
 800eaf2:	2001      	movs	r0, #1
 800eaf4:	e64d      	b.n	800e792 <_dtoa_r+0x802>
 800eaf6:	f1bb 0f00 	cmp.w	fp, #0
 800eafa:	f77f aed9 	ble.w	800e8b0 <_dtoa_r+0x920>
 800eafe:	4656      	mov	r6, sl
 800eb00:	9802      	ldr	r0, [sp, #8]
 800eb02:	4621      	mov	r1, r4
 800eb04:	f7ff f9bb 	bl	800de7e <quorem>
 800eb08:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800eb0c:	f806 3b01 	strb.w	r3, [r6], #1
 800eb10:	eba6 020a 	sub.w	r2, r6, sl
 800eb14:	4593      	cmp	fp, r2
 800eb16:	ddb4      	ble.n	800ea82 <_dtoa_r+0xaf2>
 800eb18:	9902      	ldr	r1, [sp, #8]
 800eb1a:	2300      	movs	r3, #0
 800eb1c:	220a      	movs	r2, #10
 800eb1e:	4648      	mov	r0, r9
 800eb20:	f000 f968 	bl	800edf4 <__multadd>
 800eb24:	9002      	str	r0, [sp, #8]
 800eb26:	e7eb      	b.n	800eb00 <_dtoa_r+0xb70>
 800eb28:	08011d10 	.word	0x08011d10
 800eb2c:	08011c94 	.word	0x08011c94

0800eb30 <_free_r>:
 800eb30:	b538      	push	{r3, r4, r5, lr}
 800eb32:	4605      	mov	r5, r0
 800eb34:	2900      	cmp	r1, #0
 800eb36:	d041      	beq.n	800ebbc <_free_r+0x8c>
 800eb38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800eb3c:	1f0c      	subs	r4, r1, #4
 800eb3e:	2b00      	cmp	r3, #0
 800eb40:	bfb8      	it	lt
 800eb42:	18e4      	addlt	r4, r4, r3
 800eb44:	f000 f8e8 	bl	800ed18 <__malloc_lock>
 800eb48:	4a1d      	ldr	r2, [pc, #116]	@ (800ebc0 <_free_r+0x90>)
 800eb4a:	6813      	ldr	r3, [r2, #0]
 800eb4c:	b933      	cbnz	r3, 800eb5c <_free_r+0x2c>
 800eb4e:	6063      	str	r3, [r4, #4]
 800eb50:	6014      	str	r4, [r2, #0]
 800eb52:	4628      	mov	r0, r5
 800eb54:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800eb58:	f000 b8e4 	b.w	800ed24 <__malloc_unlock>
 800eb5c:	42a3      	cmp	r3, r4
 800eb5e:	d908      	bls.n	800eb72 <_free_r+0x42>
 800eb60:	6820      	ldr	r0, [r4, #0]
 800eb62:	1821      	adds	r1, r4, r0
 800eb64:	428b      	cmp	r3, r1
 800eb66:	bf01      	itttt	eq
 800eb68:	6819      	ldreq	r1, [r3, #0]
 800eb6a:	685b      	ldreq	r3, [r3, #4]
 800eb6c:	1809      	addeq	r1, r1, r0
 800eb6e:	6021      	streq	r1, [r4, #0]
 800eb70:	e7ed      	b.n	800eb4e <_free_r+0x1e>
 800eb72:	461a      	mov	r2, r3
 800eb74:	685b      	ldr	r3, [r3, #4]
 800eb76:	b10b      	cbz	r3, 800eb7c <_free_r+0x4c>
 800eb78:	42a3      	cmp	r3, r4
 800eb7a:	d9fa      	bls.n	800eb72 <_free_r+0x42>
 800eb7c:	6811      	ldr	r1, [r2, #0]
 800eb7e:	1850      	adds	r0, r2, r1
 800eb80:	42a0      	cmp	r0, r4
 800eb82:	d10b      	bne.n	800eb9c <_free_r+0x6c>
 800eb84:	6820      	ldr	r0, [r4, #0]
 800eb86:	4401      	add	r1, r0
 800eb88:	1850      	adds	r0, r2, r1
 800eb8a:	4283      	cmp	r3, r0
 800eb8c:	6011      	str	r1, [r2, #0]
 800eb8e:	d1e0      	bne.n	800eb52 <_free_r+0x22>
 800eb90:	6818      	ldr	r0, [r3, #0]
 800eb92:	685b      	ldr	r3, [r3, #4]
 800eb94:	6053      	str	r3, [r2, #4]
 800eb96:	4408      	add	r0, r1
 800eb98:	6010      	str	r0, [r2, #0]
 800eb9a:	e7da      	b.n	800eb52 <_free_r+0x22>
 800eb9c:	d902      	bls.n	800eba4 <_free_r+0x74>
 800eb9e:	230c      	movs	r3, #12
 800eba0:	602b      	str	r3, [r5, #0]
 800eba2:	e7d6      	b.n	800eb52 <_free_r+0x22>
 800eba4:	6820      	ldr	r0, [r4, #0]
 800eba6:	1821      	adds	r1, r4, r0
 800eba8:	428b      	cmp	r3, r1
 800ebaa:	bf04      	itt	eq
 800ebac:	6819      	ldreq	r1, [r3, #0]
 800ebae:	685b      	ldreq	r3, [r3, #4]
 800ebb0:	6063      	str	r3, [r4, #4]
 800ebb2:	bf04      	itt	eq
 800ebb4:	1809      	addeq	r1, r1, r0
 800ebb6:	6021      	streq	r1, [r4, #0]
 800ebb8:	6054      	str	r4, [r2, #4]
 800ebba:	e7ca      	b.n	800eb52 <_free_r+0x22>
 800ebbc:	bd38      	pop	{r3, r4, r5, pc}
 800ebbe:	bf00      	nop
 800ebc0:	20005454 	.word	0x20005454

0800ebc4 <malloc>:
 800ebc4:	4b02      	ldr	r3, [pc, #8]	@ (800ebd0 <malloc+0xc>)
 800ebc6:	4601      	mov	r1, r0
 800ebc8:	6818      	ldr	r0, [r3, #0]
 800ebca:	f000 b825 	b.w	800ec18 <_malloc_r>
 800ebce:	bf00      	nop
 800ebd0:	20000034 	.word	0x20000034

0800ebd4 <sbrk_aligned>:
 800ebd4:	b570      	push	{r4, r5, r6, lr}
 800ebd6:	4e0f      	ldr	r6, [pc, #60]	@ (800ec14 <sbrk_aligned+0x40>)
 800ebd8:	460c      	mov	r4, r1
 800ebda:	6831      	ldr	r1, [r6, #0]
 800ebdc:	4605      	mov	r5, r0
 800ebde:	b911      	cbnz	r1, 800ebe6 <sbrk_aligned+0x12>
 800ebe0:	f000 fe3e 	bl	800f860 <_sbrk_r>
 800ebe4:	6030      	str	r0, [r6, #0]
 800ebe6:	4621      	mov	r1, r4
 800ebe8:	4628      	mov	r0, r5
 800ebea:	f000 fe39 	bl	800f860 <_sbrk_r>
 800ebee:	1c43      	adds	r3, r0, #1
 800ebf0:	d103      	bne.n	800ebfa <sbrk_aligned+0x26>
 800ebf2:	f04f 34ff 	mov.w	r4, #4294967295
 800ebf6:	4620      	mov	r0, r4
 800ebf8:	bd70      	pop	{r4, r5, r6, pc}
 800ebfa:	1cc4      	adds	r4, r0, #3
 800ebfc:	f024 0403 	bic.w	r4, r4, #3
 800ec00:	42a0      	cmp	r0, r4
 800ec02:	d0f8      	beq.n	800ebf6 <sbrk_aligned+0x22>
 800ec04:	1a21      	subs	r1, r4, r0
 800ec06:	4628      	mov	r0, r5
 800ec08:	f000 fe2a 	bl	800f860 <_sbrk_r>
 800ec0c:	3001      	adds	r0, #1
 800ec0e:	d1f2      	bne.n	800ebf6 <sbrk_aligned+0x22>
 800ec10:	e7ef      	b.n	800ebf2 <sbrk_aligned+0x1e>
 800ec12:	bf00      	nop
 800ec14:	20005450 	.word	0x20005450

0800ec18 <_malloc_r>:
 800ec18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ec1c:	1ccd      	adds	r5, r1, #3
 800ec1e:	f025 0503 	bic.w	r5, r5, #3
 800ec22:	3508      	adds	r5, #8
 800ec24:	2d0c      	cmp	r5, #12
 800ec26:	bf38      	it	cc
 800ec28:	250c      	movcc	r5, #12
 800ec2a:	2d00      	cmp	r5, #0
 800ec2c:	4606      	mov	r6, r0
 800ec2e:	db01      	blt.n	800ec34 <_malloc_r+0x1c>
 800ec30:	42a9      	cmp	r1, r5
 800ec32:	d904      	bls.n	800ec3e <_malloc_r+0x26>
 800ec34:	230c      	movs	r3, #12
 800ec36:	6033      	str	r3, [r6, #0]
 800ec38:	2000      	movs	r0, #0
 800ec3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ec3e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ed14 <_malloc_r+0xfc>
 800ec42:	f000 f869 	bl	800ed18 <__malloc_lock>
 800ec46:	f8d8 3000 	ldr.w	r3, [r8]
 800ec4a:	461c      	mov	r4, r3
 800ec4c:	bb44      	cbnz	r4, 800eca0 <_malloc_r+0x88>
 800ec4e:	4629      	mov	r1, r5
 800ec50:	4630      	mov	r0, r6
 800ec52:	f7ff ffbf 	bl	800ebd4 <sbrk_aligned>
 800ec56:	1c43      	adds	r3, r0, #1
 800ec58:	4604      	mov	r4, r0
 800ec5a:	d158      	bne.n	800ed0e <_malloc_r+0xf6>
 800ec5c:	f8d8 4000 	ldr.w	r4, [r8]
 800ec60:	4627      	mov	r7, r4
 800ec62:	2f00      	cmp	r7, #0
 800ec64:	d143      	bne.n	800ecee <_malloc_r+0xd6>
 800ec66:	2c00      	cmp	r4, #0
 800ec68:	d04b      	beq.n	800ed02 <_malloc_r+0xea>
 800ec6a:	6823      	ldr	r3, [r4, #0]
 800ec6c:	4639      	mov	r1, r7
 800ec6e:	4630      	mov	r0, r6
 800ec70:	eb04 0903 	add.w	r9, r4, r3
 800ec74:	f000 fdf4 	bl	800f860 <_sbrk_r>
 800ec78:	4581      	cmp	r9, r0
 800ec7a:	d142      	bne.n	800ed02 <_malloc_r+0xea>
 800ec7c:	6821      	ldr	r1, [r4, #0]
 800ec7e:	1a6d      	subs	r5, r5, r1
 800ec80:	4629      	mov	r1, r5
 800ec82:	4630      	mov	r0, r6
 800ec84:	f7ff ffa6 	bl	800ebd4 <sbrk_aligned>
 800ec88:	3001      	adds	r0, #1
 800ec8a:	d03a      	beq.n	800ed02 <_malloc_r+0xea>
 800ec8c:	6823      	ldr	r3, [r4, #0]
 800ec8e:	442b      	add	r3, r5
 800ec90:	6023      	str	r3, [r4, #0]
 800ec92:	f8d8 3000 	ldr.w	r3, [r8]
 800ec96:	685a      	ldr	r2, [r3, #4]
 800ec98:	bb62      	cbnz	r2, 800ecf4 <_malloc_r+0xdc>
 800ec9a:	f8c8 7000 	str.w	r7, [r8]
 800ec9e:	e00f      	b.n	800ecc0 <_malloc_r+0xa8>
 800eca0:	6822      	ldr	r2, [r4, #0]
 800eca2:	1b52      	subs	r2, r2, r5
 800eca4:	d420      	bmi.n	800ece8 <_malloc_r+0xd0>
 800eca6:	2a0b      	cmp	r2, #11
 800eca8:	d917      	bls.n	800ecda <_malloc_r+0xc2>
 800ecaa:	1961      	adds	r1, r4, r5
 800ecac:	42a3      	cmp	r3, r4
 800ecae:	6025      	str	r5, [r4, #0]
 800ecb0:	bf18      	it	ne
 800ecb2:	6059      	strne	r1, [r3, #4]
 800ecb4:	6863      	ldr	r3, [r4, #4]
 800ecb6:	bf08      	it	eq
 800ecb8:	f8c8 1000 	streq.w	r1, [r8]
 800ecbc:	5162      	str	r2, [r4, r5]
 800ecbe:	604b      	str	r3, [r1, #4]
 800ecc0:	4630      	mov	r0, r6
 800ecc2:	f000 f82f 	bl	800ed24 <__malloc_unlock>
 800ecc6:	f104 000b 	add.w	r0, r4, #11
 800ecca:	1d23      	adds	r3, r4, #4
 800eccc:	f020 0007 	bic.w	r0, r0, #7
 800ecd0:	1ac2      	subs	r2, r0, r3
 800ecd2:	bf1c      	itt	ne
 800ecd4:	1a1b      	subne	r3, r3, r0
 800ecd6:	50a3      	strne	r3, [r4, r2]
 800ecd8:	e7af      	b.n	800ec3a <_malloc_r+0x22>
 800ecda:	6862      	ldr	r2, [r4, #4]
 800ecdc:	42a3      	cmp	r3, r4
 800ecde:	bf0c      	ite	eq
 800ece0:	f8c8 2000 	streq.w	r2, [r8]
 800ece4:	605a      	strne	r2, [r3, #4]
 800ece6:	e7eb      	b.n	800ecc0 <_malloc_r+0xa8>
 800ece8:	4623      	mov	r3, r4
 800ecea:	6864      	ldr	r4, [r4, #4]
 800ecec:	e7ae      	b.n	800ec4c <_malloc_r+0x34>
 800ecee:	463c      	mov	r4, r7
 800ecf0:	687f      	ldr	r7, [r7, #4]
 800ecf2:	e7b6      	b.n	800ec62 <_malloc_r+0x4a>
 800ecf4:	461a      	mov	r2, r3
 800ecf6:	685b      	ldr	r3, [r3, #4]
 800ecf8:	42a3      	cmp	r3, r4
 800ecfa:	d1fb      	bne.n	800ecf4 <_malloc_r+0xdc>
 800ecfc:	2300      	movs	r3, #0
 800ecfe:	6053      	str	r3, [r2, #4]
 800ed00:	e7de      	b.n	800ecc0 <_malloc_r+0xa8>
 800ed02:	230c      	movs	r3, #12
 800ed04:	6033      	str	r3, [r6, #0]
 800ed06:	4630      	mov	r0, r6
 800ed08:	f000 f80c 	bl	800ed24 <__malloc_unlock>
 800ed0c:	e794      	b.n	800ec38 <_malloc_r+0x20>
 800ed0e:	6005      	str	r5, [r0, #0]
 800ed10:	e7d6      	b.n	800ecc0 <_malloc_r+0xa8>
 800ed12:	bf00      	nop
 800ed14:	20005454 	.word	0x20005454

0800ed18 <__malloc_lock>:
 800ed18:	4801      	ldr	r0, [pc, #4]	@ (800ed20 <__malloc_lock+0x8>)
 800ed1a:	f7ff b8a0 	b.w	800de5e <__retarget_lock_acquire_recursive>
 800ed1e:	bf00      	nop
 800ed20:	2000544c 	.word	0x2000544c

0800ed24 <__malloc_unlock>:
 800ed24:	4801      	ldr	r0, [pc, #4]	@ (800ed2c <__malloc_unlock+0x8>)
 800ed26:	f7ff b89b 	b.w	800de60 <__retarget_lock_release_recursive>
 800ed2a:	bf00      	nop
 800ed2c:	2000544c 	.word	0x2000544c

0800ed30 <_Balloc>:
 800ed30:	b570      	push	{r4, r5, r6, lr}
 800ed32:	69c6      	ldr	r6, [r0, #28]
 800ed34:	4604      	mov	r4, r0
 800ed36:	460d      	mov	r5, r1
 800ed38:	b976      	cbnz	r6, 800ed58 <_Balloc+0x28>
 800ed3a:	2010      	movs	r0, #16
 800ed3c:	f7ff ff42 	bl	800ebc4 <malloc>
 800ed40:	4602      	mov	r2, r0
 800ed42:	61e0      	str	r0, [r4, #28]
 800ed44:	b920      	cbnz	r0, 800ed50 <_Balloc+0x20>
 800ed46:	4b18      	ldr	r3, [pc, #96]	@ (800eda8 <_Balloc+0x78>)
 800ed48:	4818      	ldr	r0, [pc, #96]	@ (800edac <_Balloc+0x7c>)
 800ed4a:	216b      	movs	r1, #107	@ 0x6b
 800ed4c:	f000 fd98 	bl	800f880 <__assert_func>
 800ed50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ed54:	6006      	str	r6, [r0, #0]
 800ed56:	60c6      	str	r6, [r0, #12]
 800ed58:	69e6      	ldr	r6, [r4, #28]
 800ed5a:	68f3      	ldr	r3, [r6, #12]
 800ed5c:	b183      	cbz	r3, 800ed80 <_Balloc+0x50>
 800ed5e:	69e3      	ldr	r3, [r4, #28]
 800ed60:	68db      	ldr	r3, [r3, #12]
 800ed62:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ed66:	b9b8      	cbnz	r0, 800ed98 <_Balloc+0x68>
 800ed68:	2101      	movs	r1, #1
 800ed6a:	fa01 f605 	lsl.w	r6, r1, r5
 800ed6e:	1d72      	adds	r2, r6, #5
 800ed70:	0092      	lsls	r2, r2, #2
 800ed72:	4620      	mov	r0, r4
 800ed74:	f000 fda2 	bl	800f8bc <_calloc_r>
 800ed78:	b160      	cbz	r0, 800ed94 <_Balloc+0x64>
 800ed7a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ed7e:	e00e      	b.n	800ed9e <_Balloc+0x6e>
 800ed80:	2221      	movs	r2, #33	@ 0x21
 800ed82:	2104      	movs	r1, #4
 800ed84:	4620      	mov	r0, r4
 800ed86:	f000 fd99 	bl	800f8bc <_calloc_r>
 800ed8a:	69e3      	ldr	r3, [r4, #28]
 800ed8c:	60f0      	str	r0, [r6, #12]
 800ed8e:	68db      	ldr	r3, [r3, #12]
 800ed90:	2b00      	cmp	r3, #0
 800ed92:	d1e4      	bne.n	800ed5e <_Balloc+0x2e>
 800ed94:	2000      	movs	r0, #0
 800ed96:	bd70      	pop	{r4, r5, r6, pc}
 800ed98:	6802      	ldr	r2, [r0, #0]
 800ed9a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ed9e:	2300      	movs	r3, #0
 800eda0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800eda4:	e7f7      	b.n	800ed96 <_Balloc+0x66>
 800eda6:	bf00      	nop
 800eda8:	08011ca1 	.word	0x08011ca1
 800edac:	08011d21 	.word	0x08011d21

0800edb0 <_Bfree>:
 800edb0:	b570      	push	{r4, r5, r6, lr}
 800edb2:	69c6      	ldr	r6, [r0, #28]
 800edb4:	4605      	mov	r5, r0
 800edb6:	460c      	mov	r4, r1
 800edb8:	b976      	cbnz	r6, 800edd8 <_Bfree+0x28>
 800edba:	2010      	movs	r0, #16
 800edbc:	f7ff ff02 	bl	800ebc4 <malloc>
 800edc0:	4602      	mov	r2, r0
 800edc2:	61e8      	str	r0, [r5, #28]
 800edc4:	b920      	cbnz	r0, 800edd0 <_Bfree+0x20>
 800edc6:	4b09      	ldr	r3, [pc, #36]	@ (800edec <_Bfree+0x3c>)
 800edc8:	4809      	ldr	r0, [pc, #36]	@ (800edf0 <_Bfree+0x40>)
 800edca:	218f      	movs	r1, #143	@ 0x8f
 800edcc:	f000 fd58 	bl	800f880 <__assert_func>
 800edd0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800edd4:	6006      	str	r6, [r0, #0]
 800edd6:	60c6      	str	r6, [r0, #12]
 800edd8:	b13c      	cbz	r4, 800edea <_Bfree+0x3a>
 800edda:	69eb      	ldr	r3, [r5, #28]
 800eddc:	6862      	ldr	r2, [r4, #4]
 800edde:	68db      	ldr	r3, [r3, #12]
 800ede0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ede4:	6021      	str	r1, [r4, #0]
 800ede6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800edea:	bd70      	pop	{r4, r5, r6, pc}
 800edec:	08011ca1 	.word	0x08011ca1
 800edf0:	08011d21 	.word	0x08011d21

0800edf4 <__multadd>:
 800edf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800edf8:	690d      	ldr	r5, [r1, #16]
 800edfa:	4607      	mov	r7, r0
 800edfc:	460c      	mov	r4, r1
 800edfe:	461e      	mov	r6, r3
 800ee00:	f101 0c14 	add.w	ip, r1, #20
 800ee04:	2000      	movs	r0, #0
 800ee06:	f8dc 3000 	ldr.w	r3, [ip]
 800ee0a:	b299      	uxth	r1, r3
 800ee0c:	fb02 6101 	mla	r1, r2, r1, r6
 800ee10:	0c1e      	lsrs	r6, r3, #16
 800ee12:	0c0b      	lsrs	r3, r1, #16
 800ee14:	fb02 3306 	mla	r3, r2, r6, r3
 800ee18:	b289      	uxth	r1, r1
 800ee1a:	3001      	adds	r0, #1
 800ee1c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ee20:	4285      	cmp	r5, r0
 800ee22:	f84c 1b04 	str.w	r1, [ip], #4
 800ee26:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ee2a:	dcec      	bgt.n	800ee06 <__multadd+0x12>
 800ee2c:	b30e      	cbz	r6, 800ee72 <__multadd+0x7e>
 800ee2e:	68a3      	ldr	r3, [r4, #8]
 800ee30:	42ab      	cmp	r3, r5
 800ee32:	dc19      	bgt.n	800ee68 <__multadd+0x74>
 800ee34:	6861      	ldr	r1, [r4, #4]
 800ee36:	4638      	mov	r0, r7
 800ee38:	3101      	adds	r1, #1
 800ee3a:	f7ff ff79 	bl	800ed30 <_Balloc>
 800ee3e:	4680      	mov	r8, r0
 800ee40:	b928      	cbnz	r0, 800ee4e <__multadd+0x5a>
 800ee42:	4602      	mov	r2, r0
 800ee44:	4b0c      	ldr	r3, [pc, #48]	@ (800ee78 <__multadd+0x84>)
 800ee46:	480d      	ldr	r0, [pc, #52]	@ (800ee7c <__multadd+0x88>)
 800ee48:	21ba      	movs	r1, #186	@ 0xba
 800ee4a:	f000 fd19 	bl	800f880 <__assert_func>
 800ee4e:	6922      	ldr	r2, [r4, #16]
 800ee50:	3202      	adds	r2, #2
 800ee52:	f104 010c 	add.w	r1, r4, #12
 800ee56:	0092      	lsls	r2, r2, #2
 800ee58:	300c      	adds	r0, #12
 800ee5a:	f7ff f802 	bl	800de62 <memcpy>
 800ee5e:	4621      	mov	r1, r4
 800ee60:	4638      	mov	r0, r7
 800ee62:	f7ff ffa5 	bl	800edb0 <_Bfree>
 800ee66:	4644      	mov	r4, r8
 800ee68:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ee6c:	3501      	adds	r5, #1
 800ee6e:	615e      	str	r6, [r3, #20]
 800ee70:	6125      	str	r5, [r4, #16]
 800ee72:	4620      	mov	r0, r4
 800ee74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ee78:	08011d10 	.word	0x08011d10
 800ee7c:	08011d21 	.word	0x08011d21

0800ee80 <__hi0bits>:
 800ee80:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ee84:	4603      	mov	r3, r0
 800ee86:	bf36      	itet	cc
 800ee88:	0403      	lslcc	r3, r0, #16
 800ee8a:	2000      	movcs	r0, #0
 800ee8c:	2010      	movcc	r0, #16
 800ee8e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ee92:	bf3c      	itt	cc
 800ee94:	021b      	lslcc	r3, r3, #8
 800ee96:	3008      	addcc	r0, #8
 800ee98:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ee9c:	bf3c      	itt	cc
 800ee9e:	011b      	lslcc	r3, r3, #4
 800eea0:	3004      	addcc	r0, #4
 800eea2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800eea6:	bf3c      	itt	cc
 800eea8:	009b      	lslcc	r3, r3, #2
 800eeaa:	3002      	addcc	r0, #2
 800eeac:	2b00      	cmp	r3, #0
 800eeae:	db05      	blt.n	800eebc <__hi0bits+0x3c>
 800eeb0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800eeb4:	f100 0001 	add.w	r0, r0, #1
 800eeb8:	bf08      	it	eq
 800eeba:	2020      	moveq	r0, #32
 800eebc:	4770      	bx	lr

0800eebe <__lo0bits>:
 800eebe:	6803      	ldr	r3, [r0, #0]
 800eec0:	4602      	mov	r2, r0
 800eec2:	f013 0007 	ands.w	r0, r3, #7
 800eec6:	d00b      	beq.n	800eee0 <__lo0bits+0x22>
 800eec8:	07d9      	lsls	r1, r3, #31
 800eeca:	d421      	bmi.n	800ef10 <__lo0bits+0x52>
 800eecc:	0798      	lsls	r0, r3, #30
 800eece:	bf49      	itett	mi
 800eed0:	085b      	lsrmi	r3, r3, #1
 800eed2:	089b      	lsrpl	r3, r3, #2
 800eed4:	2001      	movmi	r0, #1
 800eed6:	6013      	strmi	r3, [r2, #0]
 800eed8:	bf5c      	itt	pl
 800eeda:	6013      	strpl	r3, [r2, #0]
 800eedc:	2002      	movpl	r0, #2
 800eede:	4770      	bx	lr
 800eee0:	b299      	uxth	r1, r3
 800eee2:	b909      	cbnz	r1, 800eee8 <__lo0bits+0x2a>
 800eee4:	0c1b      	lsrs	r3, r3, #16
 800eee6:	2010      	movs	r0, #16
 800eee8:	b2d9      	uxtb	r1, r3
 800eeea:	b909      	cbnz	r1, 800eef0 <__lo0bits+0x32>
 800eeec:	3008      	adds	r0, #8
 800eeee:	0a1b      	lsrs	r3, r3, #8
 800eef0:	0719      	lsls	r1, r3, #28
 800eef2:	bf04      	itt	eq
 800eef4:	091b      	lsreq	r3, r3, #4
 800eef6:	3004      	addeq	r0, #4
 800eef8:	0799      	lsls	r1, r3, #30
 800eefa:	bf04      	itt	eq
 800eefc:	089b      	lsreq	r3, r3, #2
 800eefe:	3002      	addeq	r0, #2
 800ef00:	07d9      	lsls	r1, r3, #31
 800ef02:	d403      	bmi.n	800ef0c <__lo0bits+0x4e>
 800ef04:	085b      	lsrs	r3, r3, #1
 800ef06:	f100 0001 	add.w	r0, r0, #1
 800ef0a:	d003      	beq.n	800ef14 <__lo0bits+0x56>
 800ef0c:	6013      	str	r3, [r2, #0]
 800ef0e:	4770      	bx	lr
 800ef10:	2000      	movs	r0, #0
 800ef12:	4770      	bx	lr
 800ef14:	2020      	movs	r0, #32
 800ef16:	4770      	bx	lr

0800ef18 <__i2b>:
 800ef18:	b510      	push	{r4, lr}
 800ef1a:	460c      	mov	r4, r1
 800ef1c:	2101      	movs	r1, #1
 800ef1e:	f7ff ff07 	bl	800ed30 <_Balloc>
 800ef22:	4602      	mov	r2, r0
 800ef24:	b928      	cbnz	r0, 800ef32 <__i2b+0x1a>
 800ef26:	4b05      	ldr	r3, [pc, #20]	@ (800ef3c <__i2b+0x24>)
 800ef28:	4805      	ldr	r0, [pc, #20]	@ (800ef40 <__i2b+0x28>)
 800ef2a:	f240 1145 	movw	r1, #325	@ 0x145
 800ef2e:	f000 fca7 	bl	800f880 <__assert_func>
 800ef32:	2301      	movs	r3, #1
 800ef34:	6144      	str	r4, [r0, #20]
 800ef36:	6103      	str	r3, [r0, #16]
 800ef38:	bd10      	pop	{r4, pc}
 800ef3a:	bf00      	nop
 800ef3c:	08011d10 	.word	0x08011d10
 800ef40:	08011d21 	.word	0x08011d21

0800ef44 <__multiply>:
 800ef44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef48:	4617      	mov	r7, r2
 800ef4a:	690a      	ldr	r2, [r1, #16]
 800ef4c:	693b      	ldr	r3, [r7, #16]
 800ef4e:	429a      	cmp	r2, r3
 800ef50:	bfa8      	it	ge
 800ef52:	463b      	movge	r3, r7
 800ef54:	4689      	mov	r9, r1
 800ef56:	bfa4      	itt	ge
 800ef58:	460f      	movge	r7, r1
 800ef5a:	4699      	movge	r9, r3
 800ef5c:	693d      	ldr	r5, [r7, #16]
 800ef5e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ef62:	68bb      	ldr	r3, [r7, #8]
 800ef64:	6879      	ldr	r1, [r7, #4]
 800ef66:	eb05 060a 	add.w	r6, r5, sl
 800ef6a:	42b3      	cmp	r3, r6
 800ef6c:	b085      	sub	sp, #20
 800ef6e:	bfb8      	it	lt
 800ef70:	3101      	addlt	r1, #1
 800ef72:	f7ff fedd 	bl	800ed30 <_Balloc>
 800ef76:	b930      	cbnz	r0, 800ef86 <__multiply+0x42>
 800ef78:	4602      	mov	r2, r0
 800ef7a:	4b41      	ldr	r3, [pc, #260]	@ (800f080 <__multiply+0x13c>)
 800ef7c:	4841      	ldr	r0, [pc, #260]	@ (800f084 <__multiply+0x140>)
 800ef7e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ef82:	f000 fc7d 	bl	800f880 <__assert_func>
 800ef86:	f100 0414 	add.w	r4, r0, #20
 800ef8a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800ef8e:	4623      	mov	r3, r4
 800ef90:	2200      	movs	r2, #0
 800ef92:	4573      	cmp	r3, lr
 800ef94:	d320      	bcc.n	800efd8 <__multiply+0x94>
 800ef96:	f107 0814 	add.w	r8, r7, #20
 800ef9a:	f109 0114 	add.w	r1, r9, #20
 800ef9e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800efa2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800efa6:	9302      	str	r3, [sp, #8]
 800efa8:	1beb      	subs	r3, r5, r7
 800efaa:	3b15      	subs	r3, #21
 800efac:	f023 0303 	bic.w	r3, r3, #3
 800efb0:	3304      	adds	r3, #4
 800efb2:	3715      	adds	r7, #21
 800efb4:	42bd      	cmp	r5, r7
 800efb6:	bf38      	it	cc
 800efb8:	2304      	movcc	r3, #4
 800efba:	9301      	str	r3, [sp, #4]
 800efbc:	9b02      	ldr	r3, [sp, #8]
 800efbe:	9103      	str	r1, [sp, #12]
 800efc0:	428b      	cmp	r3, r1
 800efc2:	d80c      	bhi.n	800efde <__multiply+0x9a>
 800efc4:	2e00      	cmp	r6, #0
 800efc6:	dd03      	ble.n	800efd0 <__multiply+0x8c>
 800efc8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800efcc:	2b00      	cmp	r3, #0
 800efce:	d055      	beq.n	800f07c <__multiply+0x138>
 800efd0:	6106      	str	r6, [r0, #16]
 800efd2:	b005      	add	sp, #20
 800efd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800efd8:	f843 2b04 	str.w	r2, [r3], #4
 800efdc:	e7d9      	b.n	800ef92 <__multiply+0x4e>
 800efde:	f8b1 a000 	ldrh.w	sl, [r1]
 800efe2:	f1ba 0f00 	cmp.w	sl, #0
 800efe6:	d01f      	beq.n	800f028 <__multiply+0xe4>
 800efe8:	46c4      	mov	ip, r8
 800efea:	46a1      	mov	r9, r4
 800efec:	2700      	movs	r7, #0
 800efee:	f85c 2b04 	ldr.w	r2, [ip], #4
 800eff2:	f8d9 3000 	ldr.w	r3, [r9]
 800eff6:	fa1f fb82 	uxth.w	fp, r2
 800effa:	b29b      	uxth	r3, r3
 800effc:	fb0a 330b 	mla	r3, sl, fp, r3
 800f000:	443b      	add	r3, r7
 800f002:	f8d9 7000 	ldr.w	r7, [r9]
 800f006:	0c12      	lsrs	r2, r2, #16
 800f008:	0c3f      	lsrs	r7, r7, #16
 800f00a:	fb0a 7202 	mla	r2, sl, r2, r7
 800f00e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800f012:	b29b      	uxth	r3, r3
 800f014:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f018:	4565      	cmp	r5, ip
 800f01a:	f849 3b04 	str.w	r3, [r9], #4
 800f01e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800f022:	d8e4      	bhi.n	800efee <__multiply+0xaa>
 800f024:	9b01      	ldr	r3, [sp, #4]
 800f026:	50e7      	str	r7, [r4, r3]
 800f028:	9b03      	ldr	r3, [sp, #12]
 800f02a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800f02e:	3104      	adds	r1, #4
 800f030:	f1b9 0f00 	cmp.w	r9, #0
 800f034:	d020      	beq.n	800f078 <__multiply+0x134>
 800f036:	6823      	ldr	r3, [r4, #0]
 800f038:	4647      	mov	r7, r8
 800f03a:	46a4      	mov	ip, r4
 800f03c:	f04f 0a00 	mov.w	sl, #0
 800f040:	f8b7 b000 	ldrh.w	fp, [r7]
 800f044:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800f048:	fb09 220b 	mla	r2, r9, fp, r2
 800f04c:	4452      	add	r2, sl
 800f04e:	b29b      	uxth	r3, r3
 800f050:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f054:	f84c 3b04 	str.w	r3, [ip], #4
 800f058:	f857 3b04 	ldr.w	r3, [r7], #4
 800f05c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f060:	f8bc 3000 	ldrh.w	r3, [ip]
 800f064:	fb09 330a 	mla	r3, r9, sl, r3
 800f068:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800f06c:	42bd      	cmp	r5, r7
 800f06e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f072:	d8e5      	bhi.n	800f040 <__multiply+0xfc>
 800f074:	9a01      	ldr	r2, [sp, #4]
 800f076:	50a3      	str	r3, [r4, r2]
 800f078:	3404      	adds	r4, #4
 800f07a:	e79f      	b.n	800efbc <__multiply+0x78>
 800f07c:	3e01      	subs	r6, #1
 800f07e:	e7a1      	b.n	800efc4 <__multiply+0x80>
 800f080:	08011d10 	.word	0x08011d10
 800f084:	08011d21 	.word	0x08011d21

0800f088 <__pow5mult>:
 800f088:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f08c:	4615      	mov	r5, r2
 800f08e:	f012 0203 	ands.w	r2, r2, #3
 800f092:	4607      	mov	r7, r0
 800f094:	460e      	mov	r6, r1
 800f096:	d007      	beq.n	800f0a8 <__pow5mult+0x20>
 800f098:	4c25      	ldr	r4, [pc, #148]	@ (800f130 <__pow5mult+0xa8>)
 800f09a:	3a01      	subs	r2, #1
 800f09c:	2300      	movs	r3, #0
 800f09e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f0a2:	f7ff fea7 	bl	800edf4 <__multadd>
 800f0a6:	4606      	mov	r6, r0
 800f0a8:	10ad      	asrs	r5, r5, #2
 800f0aa:	d03d      	beq.n	800f128 <__pow5mult+0xa0>
 800f0ac:	69fc      	ldr	r4, [r7, #28]
 800f0ae:	b97c      	cbnz	r4, 800f0d0 <__pow5mult+0x48>
 800f0b0:	2010      	movs	r0, #16
 800f0b2:	f7ff fd87 	bl	800ebc4 <malloc>
 800f0b6:	4602      	mov	r2, r0
 800f0b8:	61f8      	str	r0, [r7, #28]
 800f0ba:	b928      	cbnz	r0, 800f0c8 <__pow5mult+0x40>
 800f0bc:	4b1d      	ldr	r3, [pc, #116]	@ (800f134 <__pow5mult+0xac>)
 800f0be:	481e      	ldr	r0, [pc, #120]	@ (800f138 <__pow5mult+0xb0>)
 800f0c0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800f0c4:	f000 fbdc 	bl	800f880 <__assert_func>
 800f0c8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f0cc:	6004      	str	r4, [r0, #0]
 800f0ce:	60c4      	str	r4, [r0, #12]
 800f0d0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800f0d4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f0d8:	b94c      	cbnz	r4, 800f0ee <__pow5mult+0x66>
 800f0da:	f240 2171 	movw	r1, #625	@ 0x271
 800f0de:	4638      	mov	r0, r7
 800f0e0:	f7ff ff1a 	bl	800ef18 <__i2b>
 800f0e4:	2300      	movs	r3, #0
 800f0e6:	f8c8 0008 	str.w	r0, [r8, #8]
 800f0ea:	4604      	mov	r4, r0
 800f0ec:	6003      	str	r3, [r0, #0]
 800f0ee:	f04f 0900 	mov.w	r9, #0
 800f0f2:	07eb      	lsls	r3, r5, #31
 800f0f4:	d50a      	bpl.n	800f10c <__pow5mult+0x84>
 800f0f6:	4631      	mov	r1, r6
 800f0f8:	4622      	mov	r2, r4
 800f0fa:	4638      	mov	r0, r7
 800f0fc:	f7ff ff22 	bl	800ef44 <__multiply>
 800f100:	4631      	mov	r1, r6
 800f102:	4680      	mov	r8, r0
 800f104:	4638      	mov	r0, r7
 800f106:	f7ff fe53 	bl	800edb0 <_Bfree>
 800f10a:	4646      	mov	r6, r8
 800f10c:	106d      	asrs	r5, r5, #1
 800f10e:	d00b      	beq.n	800f128 <__pow5mult+0xa0>
 800f110:	6820      	ldr	r0, [r4, #0]
 800f112:	b938      	cbnz	r0, 800f124 <__pow5mult+0x9c>
 800f114:	4622      	mov	r2, r4
 800f116:	4621      	mov	r1, r4
 800f118:	4638      	mov	r0, r7
 800f11a:	f7ff ff13 	bl	800ef44 <__multiply>
 800f11e:	6020      	str	r0, [r4, #0]
 800f120:	f8c0 9000 	str.w	r9, [r0]
 800f124:	4604      	mov	r4, r0
 800f126:	e7e4      	b.n	800f0f2 <__pow5mult+0x6a>
 800f128:	4630      	mov	r0, r6
 800f12a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f12e:	bf00      	nop
 800f130:	08011dd4 	.word	0x08011dd4
 800f134:	08011ca1 	.word	0x08011ca1
 800f138:	08011d21 	.word	0x08011d21

0800f13c <__lshift>:
 800f13c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f140:	460c      	mov	r4, r1
 800f142:	6849      	ldr	r1, [r1, #4]
 800f144:	6923      	ldr	r3, [r4, #16]
 800f146:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f14a:	68a3      	ldr	r3, [r4, #8]
 800f14c:	4607      	mov	r7, r0
 800f14e:	4691      	mov	r9, r2
 800f150:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f154:	f108 0601 	add.w	r6, r8, #1
 800f158:	42b3      	cmp	r3, r6
 800f15a:	db0b      	blt.n	800f174 <__lshift+0x38>
 800f15c:	4638      	mov	r0, r7
 800f15e:	f7ff fde7 	bl	800ed30 <_Balloc>
 800f162:	4605      	mov	r5, r0
 800f164:	b948      	cbnz	r0, 800f17a <__lshift+0x3e>
 800f166:	4602      	mov	r2, r0
 800f168:	4b28      	ldr	r3, [pc, #160]	@ (800f20c <__lshift+0xd0>)
 800f16a:	4829      	ldr	r0, [pc, #164]	@ (800f210 <__lshift+0xd4>)
 800f16c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800f170:	f000 fb86 	bl	800f880 <__assert_func>
 800f174:	3101      	adds	r1, #1
 800f176:	005b      	lsls	r3, r3, #1
 800f178:	e7ee      	b.n	800f158 <__lshift+0x1c>
 800f17a:	2300      	movs	r3, #0
 800f17c:	f100 0114 	add.w	r1, r0, #20
 800f180:	f100 0210 	add.w	r2, r0, #16
 800f184:	4618      	mov	r0, r3
 800f186:	4553      	cmp	r3, sl
 800f188:	db33      	blt.n	800f1f2 <__lshift+0xb6>
 800f18a:	6920      	ldr	r0, [r4, #16]
 800f18c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f190:	f104 0314 	add.w	r3, r4, #20
 800f194:	f019 091f 	ands.w	r9, r9, #31
 800f198:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f19c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f1a0:	d02b      	beq.n	800f1fa <__lshift+0xbe>
 800f1a2:	f1c9 0e20 	rsb	lr, r9, #32
 800f1a6:	468a      	mov	sl, r1
 800f1a8:	2200      	movs	r2, #0
 800f1aa:	6818      	ldr	r0, [r3, #0]
 800f1ac:	fa00 f009 	lsl.w	r0, r0, r9
 800f1b0:	4310      	orrs	r0, r2
 800f1b2:	f84a 0b04 	str.w	r0, [sl], #4
 800f1b6:	f853 2b04 	ldr.w	r2, [r3], #4
 800f1ba:	459c      	cmp	ip, r3
 800f1bc:	fa22 f20e 	lsr.w	r2, r2, lr
 800f1c0:	d8f3      	bhi.n	800f1aa <__lshift+0x6e>
 800f1c2:	ebac 0304 	sub.w	r3, ip, r4
 800f1c6:	3b15      	subs	r3, #21
 800f1c8:	f023 0303 	bic.w	r3, r3, #3
 800f1cc:	3304      	adds	r3, #4
 800f1ce:	f104 0015 	add.w	r0, r4, #21
 800f1d2:	4560      	cmp	r0, ip
 800f1d4:	bf88      	it	hi
 800f1d6:	2304      	movhi	r3, #4
 800f1d8:	50ca      	str	r2, [r1, r3]
 800f1da:	b10a      	cbz	r2, 800f1e0 <__lshift+0xa4>
 800f1dc:	f108 0602 	add.w	r6, r8, #2
 800f1e0:	3e01      	subs	r6, #1
 800f1e2:	4638      	mov	r0, r7
 800f1e4:	612e      	str	r6, [r5, #16]
 800f1e6:	4621      	mov	r1, r4
 800f1e8:	f7ff fde2 	bl	800edb0 <_Bfree>
 800f1ec:	4628      	mov	r0, r5
 800f1ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f1f2:	f842 0f04 	str.w	r0, [r2, #4]!
 800f1f6:	3301      	adds	r3, #1
 800f1f8:	e7c5      	b.n	800f186 <__lshift+0x4a>
 800f1fa:	3904      	subs	r1, #4
 800f1fc:	f853 2b04 	ldr.w	r2, [r3], #4
 800f200:	f841 2f04 	str.w	r2, [r1, #4]!
 800f204:	459c      	cmp	ip, r3
 800f206:	d8f9      	bhi.n	800f1fc <__lshift+0xc0>
 800f208:	e7ea      	b.n	800f1e0 <__lshift+0xa4>
 800f20a:	bf00      	nop
 800f20c:	08011d10 	.word	0x08011d10
 800f210:	08011d21 	.word	0x08011d21

0800f214 <__mcmp>:
 800f214:	690a      	ldr	r2, [r1, #16]
 800f216:	4603      	mov	r3, r0
 800f218:	6900      	ldr	r0, [r0, #16]
 800f21a:	1a80      	subs	r0, r0, r2
 800f21c:	b530      	push	{r4, r5, lr}
 800f21e:	d10e      	bne.n	800f23e <__mcmp+0x2a>
 800f220:	3314      	adds	r3, #20
 800f222:	3114      	adds	r1, #20
 800f224:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800f228:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800f22c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800f230:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800f234:	4295      	cmp	r5, r2
 800f236:	d003      	beq.n	800f240 <__mcmp+0x2c>
 800f238:	d205      	bcs.n	800f246 <__mcmp+0x32>
 800f23a:	f04f 30ff 	mov.w	r0, #4294967295
 800f23e:	bd30      	pop	{r4, r5, pc}
 800f240:	42a3      	cmp	r3, r4
 800f242:	d3f3      	bcc.n	800f22c <__mcmp+0x18>
 800f244:	e7fb      	b.n	800f23e <__mcmp+0x2a>
 800f246:	2001      	movs	r0, #1
 800f248:	e7f9      	b.n	800f23e <__mcmp+0x2a>
	...

0800f24c <__mdiff>:
 800f24c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f250:	4689      	mov	r9, r1
 800f252:	4606      	mov	r6, r0
 800f254:	4611      	mov	r1, r2
 800f256:	4648      	mov	r0, r9
 800f258:	4614      	mov	r4, r2
 800f25a:	f7ff ffdb 	bl	800f214 <__mcmp>
 800f25e:	1e05      	subs	r5, r0, #0
 800f260:	d112      	bne.n	800f288 <__mdiff+0x3c>
 800f262:	4629      	mov	r1, r5
 800f264:	4630      	mov	r0, r6
 800f266:	f7ff fd63 	bl	800ed30 <_Balloc>
 800f26a:	4602      	mov	r2, r0
 800f26c:	b928      	cbnz	r0, 800f27a <__mdiff+0x2e>
 800f26e:	4b3f      	ldr	r3, [pc, #252]	@ (800f36c <__mdiff+0x120>)
 800f270:	f240 2137 	movw	r1, #567	@ 0x237
 800f274:	483e      	ldr	r0, [pc, #248]	@ (800f370 <__mdiff+0x124>)
 800f276:	f000 fb03 	bl	800f880 <__assert_func>
 800f27a:	2301      	movs	r3, #1
 800f27c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f280:	4610      	mov	r0, r2
 800f282:	b003      	add	sp, #12
 800f284:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f288:	bfbc      	itt	lt
 800f28a:	464b      	movlt	r3, r9
 800f28c:	46a1      	movlt	r9, r4
 800f28e:	4630      	mov	r0, r6
 800f290:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800f294:	bfba      	itte	lt
 800f296:	461c      	movlt	r4, r3
 800f298:	2501      	movlt	r5, #1
 800f29a:	2500      	movge	r5, #0
 800f29c:	f7ff fd48 	bl	800ed30 <_Balloc>
 800f2a0:	4602      	mov	r2, r0
 800f2a2:	b918      	cbnz	r0, 800f2ac <__mdiff+0x60>
 800f2a4:	4b31      	ldr	r3, [pc, #196]	@ (800f36c <__mdiff+0x120>)
 800f2a6:	f240 2145 	movw	r1, #581	@ 0x245
 800f2aa:	e7e3      	b.n	800f274 <__mdiff+0x28>
 800f2ac:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800f2b0:	6926      	ldr	r6, [r4, #16]
 800f2b2:	60c5      	str	r5, [r0, #12]
 800f2b4:	f109 0310 	add.w	r3, r9, #16
 800f2b8:	f109 0514 	add.w	r5, r9, #20
 800f2bc:	f104 0e14 	add.w	lr, r4, #20
 800f2c0:	f100 0b14 	add.w	fp, r0, #20
 800f2c4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800f2c8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800f2cc:	9301      	str	r3, [sp, #4]
 800f2ce:	46d9      	mov	r9, fp
 800f2d0:	f04f 0c00 	mov.w	ip, #0
 800f2d4:	9b01      	ldr	r3, [sp, #4]
 800f2d6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800f2da:	f853 af04 	ldr.w	sl, [r3, #4]!
 800f2de:	9301      	str	r3, [sp, #4]
 800f2e0:	fa1f f38a 	uxth.w	r3, sl
 800f2e4:	4619      	mov	r1, r3
 800f2e6:	b283      	uxth	r3, r0
 800f2e8:	1acb      	subs	r3, r1, r3
 800f2ea:	0c00      	lsrs	r0, r0, #16
 800f2ec:	4463      	add	r3, ip
 800f2ee:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800f2f2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800f2f6:	b29b      	uxth	r3, r3
 800f2f8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800f2fc:	4576      	cmp	r6, lr
 800f2fe:	f849 3b04 	str.w	r3, [r9], #4
 800f302:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f306:	d8e5      	bhi.n	800f2d4 <__mdiff+0x88>
 800f308:	1b33      	subs	r3, r6, r4
 800f30a:	3b15      	subs	r3, #21
 800f30c:	f023 0303 	bic.w	r3, r3, #3
 800f310:	3415      	adds	r4, #21
 800f312:	3304      	adds	r3, #4
 800f314:	42a6      	cmp	r6, r4
 800f316:	bf38      	it	cc
 800f318:	2304      	movcc	r3, #4
 800f31a:	441d      	add	r5, r3
 800f31c:	445b      	add	r3, fp
 800f31e:	461e      	mov	r6, r3
 800f320:	462c      	mov	r4, r5
 800f322:	4544      	cmp	r4, r8
 800f324:	d30e      	bcc.n	800f344 <__mdiff+0xf8>
 800f326:	f108 0103 	add.w	r1, r8, #3
 800f32a:	1b49      	subs	r1, r1, r5
 800f32c:	f021 0103 	bic.w	r1, r1, #3
 800f330:	3d03      	subs	r5, #3
 800f332:	45a8      	cmp	r8, r5
 800f334:	bf38      	it	cc
 800f336:	2100      	movcc	r1, #0
 800f338:	440b      	add	r3, r1
 800f33a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f33e:	b191      	cbz	r1, 800f366 <__mdiff+0x11a>
 800f340:	6117      	str	r7, [r2, #16]
 800f342:	e79d      	b.n	800f280 <__mdiff+0x34>
 800f344:	f854 1b04 	ldr.w	r1, [r4], #4
 800f348:	46e6      	mov	lr, ip
 800f34a:	0c08      	lsrs	r0, r1, #16
 800f34c:	fa1c fc81 	uxtah	ip, ip, r1
 800f350:	4471      	add	r1, lr
 800f352:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800f356:	b289      	uxth	r1, r1
 800f358:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800f35c:	f846 1b04 	str.w	r1, [r6], #4
 800f360:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f364:	e7dd      	b.n	800f322 <__mdiff+0xd6>
 800f366:	3f01      	subs	r7, #1
 800f368:	e7e7      	b.n	800f33a <__mdiff+0xee>
 800f36a:	bf00      	nop
 800f36c:	08011d10 	.word	0x08011d10
 800f370:	08011d21 	.word	0x08011d21

0800f374 <__d2b>:
 800f374:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f378:	460f      	mov	r7, r1
 800f37a:	2101      	movs	r1, #1
 800f37c:	ec59 8b10 	vmov	r8, r9, d0
 800f380:	4616      	mov	r6, r2
 800f382:	f7ff fcd5 	bl	800ed30 <_Balloc>
 800f386:	4604      	mov	r4, r0
 800f388:	b930      	cbnz	r0, 800f398 <__d2b+0x24>
 800f38a:	4602      	mov	r2, r0
 800f38c:	4b23      	ldr	r3, [pc, #140]	@ (800f41c <__d2b+0xa8>)
 800f38e:	4824      	ldr	r0, [pc, #144]	@ (800f420 <__d2b+0xac>)
 800f390:	f240 310f 	movw	r1, #783	@ 0x30f
 800f394:	f000 fa74 	bl	800f880 <__assert_func>
 800f398:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800f39c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f3a0:	b10d      	cbz	r5, 800f3a6 <__d2b+0x32>
 800f3a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f3a6:	9301      	str	r3, [sp, #4]
 800f3a8:	f1b8 0300 	subs.w	r3, r8, #0
 800f3ac:	d023      	beq.n	800f3f6 <__d2b+0x82>
 800f3ae:	4668      	mov	r0, sp
 800f3b0:	9300      	str	r3, [sp, #0]
 800f3b2:	f7ff fd84 	bl	800eebe <__lo0bits>
 800f3b6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800f3ba:	b1d0      	cbz	r0, 800f3f2 <__d2b+0x7e>
 800f3bc:	f1c0 0320 	rsb	r3, r0, #32
 800f3c0:	fa02 f303 	lsl.w	r3, r2, r3
 800f3c4:	430b      	orrs	r3, r1
 800f3c6:	40c2      	lsrs	r2, r0
 800f3c8:	6163      	str	r3, [r4, #20]
 800f3ca:	9201      	str	r2, [sp, #4]
 800f3cc:	9b01      	ldr	r3, [sp, #4]
 800f3ce:	61a3      	str	r3, [r4, #24]
 800f3d0:	2b00      	cmp	r3, #0
 800f3d2:	bf0c      	ite	eq
 800f3d4:	2201      	moveq	r2, #1
 800f3d6:	2202      	movne	r2, #2
 800f3d8:	6122      	str	r2, [r4, #16]
 800f3da:	b1a5      	cbz	r5, 800f406 <__d2b+0x92>
 800f3dc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800f3e0:	4405      	add	r5, r0
 800f3e2:	603d      	str	r5, [r7, #0]
 800f3e4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800f3e8:	6030      	str	r0, [r6, #0]
 800f3ea:	4620      	mov	r0, r4
 800f3ec:	b003      	add	sp, #12
 800f3ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f3f2:	6161      	str	r1, [r4, #20]
 800f3f4:	e7ea      	b.n	800f3cc <__d2b+0x58>
 800f3f6:	a801      	add	r0, sp, #4
 800f3f8:	f7ff fd61 	bl	800eebe <__lo0bits>
 800f3fc:	9b01      	ldr	r3, [sp, #4]
 800f3fe:	6163      	str	r3, [r4, #20]
 800f400:	3020      	adds	r0, #32
 800f402:	2201      	movs	r2, #1
 800f404:	e7e8      	b.n	800f3d8 <__d2b+0x64>
 800f406:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f40a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800f40e:	6038      	str	r0, [r7, #0]
 800f410:	6918      	ldr	r0, [r3, #16]
 800f412:	f7ff fd35 	bl	800ee80 <__hi0bits>
 800f416:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f41a:	e7e5      	b.n	800f3e8 <__d2b+0x74>
 800f41c:	08011d10 	.word	0x08011d10
 800f420:	08011d21 	.word	0x08011d21

0800f424 <__ssputs_r>:
 800f424:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f428:	688e      	ldr	r6, [r1, #8]
 800f42a:	461f      	mov	r7, r3
 800f42c:	42be      	cmp	r6, r7
 800f42e:	680b      	ldr	r3, [r1, #0]
 800f430:	4682      	mov	sl, r0
 800f432:	460c      	mov	r4, r1
 800f434:	4690      	mov	r8, r2
 800f436:	d82d      	bhi.n	800f494 <__ssputs_r+0x70>
 800f438:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f43c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800f440:	d026      	beq.n	800f490 <__ssputs_r+0x6c>
 800f442:	6965      	ldr	r5, [r4, #20]
 800f444:	6909      	ldr	r1, [r1, #16]
 800f446:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f44a:	eba3 0901 	sub.w	r9, r3, r1
 800f44e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f452:	1c7b      	adds	r3, r7, #1
 800f454:	444b      	add	r3, r9
 800f456:	106d      	asrs	r5, r5, #1
 800f458:	429d      	cmp	r5, r3
 800f45a:	bf38      	it	cc
 800f45c:	461d      	movcc	r5, r3
 800f45e:	0553      	lsls	r3, r2, #21
 800f460:	d527      	bpl.n	800f4b2 <__ssputs_r+0x8e>
 800f462:	4629      	mov	r1, r5
 800f464:	f7ff fbd8 	bl	800ec18 <_malloc_r>
 800f468:	4606      	mov	r6, r0
 800f46a:	b360      	cbz	r0, 800f4c6 <__ssputs_r+0xa2>
 800f46c:	6921      	ldr	r1, [r4, #16]
 800f46e:	464a      	mov	r2, r9
 800f470:	f7fe fcf7 	bl	800de62 <memcpy>
 800f474:	89a3      	ldrh	r3, [r4, #12]
 800f476:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800f47a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f47e:	81a3      	strh	r3, [r4, #12]
 800f480:	6126      	str	r6, [r4, #16]
 800f482:	6165      	str	r5, [r4, #20]
 800f484:	444e      	add	r6, r9
 800f486:	eba5 0509 	sub.w	r5, r5, r9
 800f48a:	6026      	str	r6, [r4, #0]
 800f48c:	60a5      	str	r5, [r4, #8]
 800f48e:	463e      	mov	r6, r7
 800f490:	42be      	cmp	r6, r7
 800f492:	d900      	bls.n	800f496 <__ssputs_r+0x72>
 800f494:	463e      	mov	r6, r7
 800f496:	6820      	ldr	r0, [r4, #0]
 800f498:	4632      	mov	r2, r6
 800f49a:	4641      	mov	r1, r8
 800f49c:	f000 f9c6 	bl	800f82c <memmove>
 800f4a0:	68a3      	ldr	r3, [r4, #8]
 800f4a2:	1b9b      	subs	r3, r3, r6
 800f4a4:	60a3      	str	r3, [r4, #8]
 800f4a6:	6823      	ldr	r3, [r4, #0]
 800f4a8:	4433      	add	r3, r6
 800f4aa:	6023      	str	r3, [r4, #0]
 800f4ac:	2000      	movs	r0, #0
 800f4ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f4b2:	462a      	mov	r2, r5
 800f4b4:	f000 fa28 	bl	800f908 <_realloc_r>
 800f4b8:	4606      	mov	r6, r0
 800f4ba:	2800      	cmp	r0, #0
 800f4bc:	d1e0      	bne.n	800f480 <__ssputs_r+0x5c>
 800f4be:	6921      	ldr	r1, [r4, #16]
 800f4c0:	4650      	mov	r0, sl
 800f4c2:	f7ff fb35 	bl	800eb30 <_free_r>
 800f4c6:	230c      	movs	r3, #12
 800f4c8:	f8ca 3000 	str.w	r3, [sl]
 800f4cc:	89a3      	ldrh	r3, [r4, #12]
 800f4ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f4d2:	81a3      	strh	r3, [r4, #12]
 800f4d4:	f04f 30ff 	mov.w	r0, #4294967295
 800f4d8:	e7e9      	b.n	800f4ae <__ssputs_r+0x8a>
	...

0800f4dc <_svfiprintf_r>:
 800f4dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f4e0:	4698      	mov	r8, r3
 800f4e2:	898b      	ldrh	r3, [r1, #12]
 800f4e4:	061b      	lsls	r3, r3, #24
 800f4e6:	b09d      	sub	sp, #116	@ 0x74
 800f4e8:	4607      	mov	r7, r0
 800f4ea:	460d      	mov	r5, r1
 800f4ec:	4614      	mov	r4, r2
 800f4ee:	d510      	bpl.n	800f512 <_svfiprintf_r+0x36>
 800f4f0:	690b      	ldr	r3, [r1, #16]
 800f4f2:	b973      	cbnz	r3, 800f512 <_svfiprintf_r+0x36>
 800f4f4:	2140      	movs	r1, #64	@ 0x40
 800f4f6:	f7ff fb8f 	bl	800ec18 <_malloc_r>
 800f4fa:	6028      	str	r0, [r5, #0]
 800f4fc:	6128      	str	r0, [r5, #16]
 800f4fe:	b930      	cbnz	r0, 800f50e <_svfiprintf_r+0x32>
 800f500:	230c      	movs	r3, #12
 800f502:	603b      	str	r3, [r7, #0]
 800f504:	f04f 30ff 	mov.w	r0, #4294967295
 800f508:	b01d      	add	sp, #116	@ 0x74
 800f50a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f50e:	2340      	movs	r3, #64	@ 0x40
 800f510:	616b      	str	r3, [r5, #20]
 800f512:	2300      	movs	r3, #0
 800f514:	9309      	str	r3, [sp, #36]	@ 0x24
 800f516:	2320      	movs	r3, #32
 800f518:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f51c:	f8cd 800c 	str.w	r8, [sp, #12]
 800f520:	2330      	movs	r3, #48	@ 0x30
 800f522:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800f6c0 <_svfiprintf_r+0x1e4>
 800f526:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f52a:	f04f 0901 	mov.w	r9, #1
 800f52e:	4623      	mov	r3, r4
 800f530:	469a      	mov	sl, r3
 800f532:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f536:	b10a      	cbz	r2, 800f53c <_svfiprintf_r+0x60>
 800f538:	2a25      	cmp	r2, #37	@ 0x25
 800f53a:	d1f9      	bne.n	800f530 <_svfiprintf_r+0x54>
 800f53c:	ebba 0b04 	subs.w	fp, sl, r4
 800f540:	d00b      	beq.n	800f55a <_svfiprintf_r+0x7e>
 800f542:	465b      	mov	r3, fp
 800f544:	4622      	mov	r2, r4
 800f546:	4629      	mov	r1, r5
 800f548:	4638      	mov	r0, r7
 800f54a:	f7ff ff6b 	bl	800f424 <__ssputs_r>
 800f54e:	3001      	adds	r0, #1
 800f550:	f000 80a7 	beq.w	800f6a2 <_svfiprintf_r+0x1c6>
 800f554:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f556:	445a      	add	r2, fp
 800f558:	9209      	str	r2, [sp, #36]	@ 0x24
 800f55a:	f89a 3000 	ldrb.w	r3, [sl]
 800f55e:	2b00      	cmp	r3, #0
 800f560:	f000 809f 	beq.w	800f6a2 <_svfiprintf_r+0x1c6>
 800f564:	2300      	movs	r3, #0
 800f566:	f04f 32ff 	mov.w	r2, #4294967295
 800f56a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f56e:	f10a 0a01 	add.w	sl, sl, #1
 800f572:	9304      	str	r3, [sp, #16]
 800f574:	9307      	str	r3, [sp, #28]
 800f576:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f57a:	931a      	str	r3, [sp, #104]	@ 0x68
 800f57c:	4654      	mov	r4, sl
 800f57e:	2205      	movs	r2, #5
 800f580:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f584:	484e      	ldr	r0, [pc, #312]	@ (800f6c0 <_svfiprintf_r+0x1e4>)
 800f586:	f7f0 fe2b 	bl	80001e0 <memchr>
 800f58a:	9a04      	ldr	r2, [sp, #16]
 800f58c:	b9d8      	cbnz	r0, 800f5c6 <_svfiprintf_r+0xea>
 800f58e:	06d0      	lsls	r0, r2, #27
 800f590:	bf44      	itt	mi
 800f592:	2320      	movmi	r3, #32
 800f594:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f598:	0711      	lsls	r1, r2, #28
 800f59a:	bf44      	itt	mi
 800f59c:	232b      	movmi	r3, #43	@ 0x2b
 800f59e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f5a2:	f89a 3000 	ldrb.w	r3, [sl]
 800f5a6:	2b2a      	cmp	r3, #42	@ 0x2a
 800f5a8:	d015      	beq.n	800f5d6 <_svfiprintf_r+0xfa>
 800f5aa:	9a07      	ldr	r2, [sp, #28]
 800f5ac:	4654      	mov	r4, sl
 800f5ae:	2000      	movs	r0, #0
 800f5b0:	f04f 0c0a 	mov.w	ip, #10
 800f5b4:	4621      	mov	r1, r4
 800f5b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f5ba:	3b30      	subs	r3, #48	@ 0x30
 800f5bc:	2b09      	cmp	r3, #9
 800f5be:	d94b      	bls.n	800f658 <_svfiprintf_r+0x17c>
 800f5c0:	b1b0      	cbz	r0, 800f5f0 <_svfiprintf_r+0x114>
 800f5c2:	9207      	str	r2, [sp, #28]
 800f5c4:	e014      	b.n	800f5f0 <_svfiprintf_r+0x114>
 800f5c6:	eba0 0308 	sub.w	r3, r0, r8
 800f5ca:	fa09 f303 	lsl.w	r3, r9, r3
 800f5ce:	4313      	orrs	r3, r2
 800f5d0:	9304      	str	r3, [sp, #16]
 800f5d2:	46a2      	mov	sl, r4
 800f5d4:	e7d2      	b.n	800f57c <_svfiprintf_r+0xa0>
 800f5d6:	9b03      	ldr	r3, [sp, #12]
 800f5d8:	1d19      	adds	r1, r3, #4
 800f5da:	681b      	ldr	r3, [r3, #0]
 800f5dc:	9103      	str	r1, [sp, #12]
 800f5de:	2b00      	cmp	r3, #0
 800f5e0:	bfbb      	ittet	lt
 800f5e2:	425b      	neglt	r3, r3
 800f5e4:	f042 0202 	orrlt.w	r2, r2, #2
 800f5e8:	9307      	strge	r3, [sp, #28]
 800f5ea:	9307      	strlt	r3, [sp, #28]
 800f5ec:	bfb8      	it	lt
 800f5ee:	9204      	strlt	r2, [sp, #16]
 800f5f0:	7823      	ldrb	r3, [r4, #0]
 800f5f2:	2b2e      	cmp	r3, #46	@ 0x2e
 800f5f4:	d10a      	bne.n	800f60c <_svfiprintf_r+0x130>
 800f5f6:	7863      	ldrb	r3, [r4, #1]
 800f5f8:	2b2a      	cmp	r3, #42	@ 0x2a
 800f5fa:	d132      	bne.n	800f662 <_svfiprintf_r+0x186>
 800f5fc:	9b03      	ldr	r3, [sp, #12]
 800f5fe:	1d1a      	adds	r2, r3, #4
 800f600:	681b      	ldr	r3, [r3, #0]
 800f602:	9203      	str	r2, [sp, #12]
 800f604:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f608:	3402      	adds	r4, #2
 800f60a:	9305      	str	r3, [sp, #20]
 800f60c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800f6d0 <_svfiprintf_r+0x1f4>
 800f610:	7821      	ldrb	r1, [r4, #0]
 800f612:	2203      	movs	r2, #3
 800f614:	4650      	mov	r0, sl
 800f616:	f7f0 fde3 	bl	80001e0 <memchr>
 800f61a:	b138      	cbz	r0, 800f62c <_svfiprintf_r+0x150>
 800f61c:	9b04      	ldr	r3, [sp, #16]
 800f61e:	eba0 000a 	sub.w	r0, r0, sl
 800f622:	2240      	movs	r2, #64	@ 0x40
 800f624:	4082      	lsls	r2, r0
 800f626:	4313      	orrs	r3, r2
 800f628:	3401      	adds	r4, #1
 800f62a:	9304      	str	r3, [sp, #16]
 800f62c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f630:	4824      	ldr	r0, [pc, #144]	@ (800f6c4 <_svfiprintf_r+0x1e8>)
 800f632:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f636:	2206      	movs	r2, #6
 800f638:	f7f0 fdd2 	bl	80001e0 <memchr>
 800f63c:	2800      	cmp	r0, #0
 800f63e:	d036      	beq.n	800f6ae <_svfiprintf_r+0x1d2>
 800f640:	4b21      	ldr	r3, [pc, #132]	@ (800f6c8 <_svfiprintf_r+0x1ec>)
 800f642:	bb1b      	cbnz	r3, 800f68c <_svfiprintf_r+0x1b0>
 800f644:	9b03      	ldr	r3, [sp, #12]
 800f646:	3307      	adds	r3, #7
 800f648:	f023 0307 	bic.w	r3, r3, #7
 800f64c:	3308      	adds	r3, #8
 800f64e:	9303      	str	r3, [sp, #12]
 800f650:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f652:	4433      	add	r3, r6
 800f654:	9309      	str	r3, [sp, #36]	@ 0x24
 800f656:	e76a      	b.n	800f52e <_svfiprintf_r+0x52>
 800f658:	fb0c 3202 	mla	r2, ip, r2, r3
 800f65c:	460c      	mov	r4, r1
 800f65e:	2001      	movs	r0, #1
 800f660:	e7a8      	b.n	800f5b4 <_svfiprintf_r+0xd8>
 800f662:	2300      	movs	r3, #0
 800f664:	3401      	adds	r4, #1
 800f666:	9305      	str	r3, [sp, #20]
 800f668:	4619      	mov	r1, r3
 800f66a:	f04f 0c0a 	mov.w	ip, #10
 800f66e:	4620      	mov	r0, r4
 800f670:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f674:	3a30      	subs	r2, #48	@ 0x30
 800f676:	2a09      	cmp	r2, #9
 800f678:	d903      	bls.n	800f682 <_svfiprintf_r+0x1a6>
 800f67a:	2b00      	cmp	r3, #0
 800f67c:	d0c6      	beq.n	800f60c <_svfiprintf_r+0x130>
 800f67e:	9105      	str	r1, [sp, #20]
 800f680:	e7c4      	b.n	800f60c <_svfiprintf_r+0x130>
 800f682:	fb0c 2101 	mla	r1, ip, r1, r2
 800f686:	4604      	mov	r4, r0
 800f688:	2301      	movs	r3, #1
 800f68a:	e7f0      	b.n	800f66e <_svfiprintf_r+0x192>
 800f68c:	ab03      	add	r3, sp, #12
 800f68e:	9300      	str	r3, [sp, #0]
 800f690:	462a      	mov	r2, r5
 800f692:	4b0e      	ldr	r3, [pc, #56]	@ (800f6cc <_svfiprintf_r+0x1f0>)
 800f694:	a904      	add	r1, sp, #16
 800f696:	4638      	mov	r0, r7
 800f698:	f7fd fe14 	bl	800d2c4 <_printf_float>
 800f69c:	1c42      	adds	r2, r0, #1
 800f69e:	4606      	mov	r6, r0
 800f6a0:	d1d6      	bne.n	800f650 <_svfiprintf_r+0x174>
 800f6a2:	89ab      	ldrh	r3, [r5, #12]
 800f6a4:	065b      	lsls	r3, r3, #25
 800f6a6:	f53f af2d 	bmi.w	800f504 <_svfiprintf_r+0x28>
 800f6aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f6ac:	e72c      	b.n	800f508 <_svfiprintf_r+0x2c>
 800f6ae:	ab03      	add	r3, sp, #12
 800f6b0:	9300      	str	r3, [sp, #0]
 800f6b2:	462a      	mov	r2, r5
 800f6b4:	4b05      	ldr	r3, [pc, #20]	@ (800f6cc <_svfiprintf_r+0x1f0>)
 800f6b6:	a904      	add	r1, sp, #16
 800f6b8:	4638      	mov	r0, r7
 800f6ba:	f7fe f89b 	bl	800d7f4 <_printf_i>
 800f6be:	e7ed      	b.n	800f69c <_svfiprintf_r+0x1c0>
 800f6c0:	08011d7a 	.word	0x08011d7a
 800f6c4:	08011d84 	.word	0x08011d84
 800f6c8:	0800d2c5 	.word	0x0800d2c5
 800f6cc:	0800f425 	.word	0x0800f425
 800f6d0:	08011d80 	.word	0x08011d80

0800f6d4 <__sflush_r>:
 800f6d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f6d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f6dc:	0716      	lsls	r6, r2, #28
 800f6de:	4605      	mov	r5, r0
 800f6e0:	460c      	mov	r4, r1
 800f6e2:	d454      	bmi.n	800f78e <__sflush_r+0xba>
 800f6e4:	684b      	ldr	r3, [r1, #4]
 800f6e6:	2b00      	cmp	r3, #0
 800f6e8:	dc02      	bgt.n	800f6f0 <__sflush_r+0x1c>
 800f6ea:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f6ec:	2b00      	cmp	r3, #0
 800f6ee:	dd48      	ble.n	800f782 <__sflush_r+0xae>
 800f6f0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f6f2:	2e00      	cmp	r6, #0
 800f6f4:	d045      	beq.n	800f782 <__sflush_r+0xae>
 800f6f6:	2300      	movs	r3, #0
 800f6f8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f6fc:	682f      	ldr	r7, [r5, #0]
 800f6fe:	6a21      	ldr	r1, [r4, #32]
 800f700:	602b      	str	r3, [r5, #0]
 800f702:	d030      	beq.n	800f766 <__sflush_r+0x92>
 800f704:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f706:	89a3      	ldrh	r3, [r4, #12]
 800f708:	0759      	lsls	r1, r3, #29
 800f70a:	d505      	bpl.n	800f718 <__sflush_r+0x44>
 800f70c:	6863      	ldr	r3, [r4, #4]
 800f70e:	1ad2      	subs	r2, r2, r3
 800f710:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f712:	b10b      	cbz	r3, 800f718 <__sflush_r+0x44>
 800f714:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f716:	1ad2      	subs	r2, r2, r3
 800f718:	2300      	movs	r3, #0
 800f71a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f71c:	6a21      	ldr	r1, [r4, #32]
 800f71e:	4628      	mov	r0, r5
 800f720:	47b0      	blx	r6
 800f722:	1c43      	adds	r3, r0, #1
 800f724:	89a3      	ldrh	r3, [r4, #12]
 800f726:	d106      	bne.n	800f736 <__sflush_r+0x62>
 800f728:	6829      	ldr	r1, [r5, #0]
 800f72a:	291d      	cmp	r1, #29
 800f72c:	d82b      	bhi.n	800f786 <__sflush_r+0xb2>
 800f72e:	4a2a      	ldr	r2, [pc, #168]	@ (800f7d8 <__sflush_r+0x104>)
 800f730:	40ca      	lsrs	r2, r1
 800f732:	07d6      	lsls	r6, r2, #31
 800f734:	d527      	bpl.n	800f786 <__sflush_r+0xb2>
 800f736:	2200      	movs	r2, #0
 800f738:	6062      	str	r2, [r4, #4]
 800f73a:	04d9      	lsls	r1, r3, #19
 800f73c:	6922      	ldr	r2, [r4, #16]
 800f73e:	6022      	str	r2, [r4, #0]
 800f740:	d504      	bpl.n	800f74c <__sflush_r+0x78>
 800f742:	1c42      	adds	r2, r0, #1
 800f744:	d101      	bne.n	800f74a <__sflush_r+0x76>
 800f746:	682b      	ldr	r3, [r5, #0]
 800f748:	b903      	cbnz	r3, 800f74c <__sflush_r+0x78>
 800f74a:	6560      	str	r0, [r4, #84]	@ 0x54
 800f74c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f74e:	602f      	str	r7, [r5, #0]
 800f750:	b1b9      	cbz	r1, 800f782 <__sflush_r+0xae>
 800f752:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f756:	4299      	cmp	r1, r3
 800f758:	d002      	beq.n	800f760 <__sflush_r+0x8c>
 800f75a:	4628      	mov	r0, r5
 800f75c:	f7ff f9e8 	bl	800eb30 <_free_r>
 800f760:	2300      	movs	r3, #0
 800f762:	6363      	str	r3, [r4, #52]	@ 0x34
 800f764:	e00d      	b.n	800f782 <__sflush_r+0xae>
 800f766:	2301      	movs	r3, #1
 800f768:	4628      	mov	r0, r5
 800f76a:	47b0      	blx	r6
 800f76c:	4602      	mov	r2, r0
 800f76e:	1c50      	adds	r0, r2, #1
 800f770:	d1c9      	bne.n	800f706 <__sflush_r+0x32>
 800f772:	682b      	ldr	r3, [r5, #0]
 800f774:	2b00      	cmp	r3, #0
 800f776:	d0c6      	beq.n	800f706 <__sflush_r+0x32>
 800f778:	2b1d      	cmp	r3, #29
 800f77a:	d001      	beq.n	800f780 <__sflush_r+0xac>
 800f77c:	2b16      	cmp	r3, #22
 800f77e:	d11e      	bne.n	800f7be <__sflush_r+0xea>
 800f780:	602f      	str	r7, [r5, #0]
 800f782:	2000      	movs	r0, #0
 800f784:	e022      	b.n	800f7cc <__sflush_r+0xf8>
 800f786:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f78a:	b21b      	sxth	r3, r3
 800f78c:	e01b      	b.n	800f7c6 <__sflush_r+0xf2>
 800f78e:	690f      	ldr	r7, [r1, #16]
 800f790:	2f00      	cmp	r7, #0
 800f792:	d0f6      	beq.n	800f782 <__sflush_r+0xae>
 800f794:	0793      	lsls	r3, r2, #30
 800f796:	680e      	ldr	r6, [r1, #0]
 800f798:	bf08      	it	eq
 800f79a:	694b      	ldreq	r3, [r1, #20]
 800f79c:	600f      	str	r7, [r1, #0]
 800f79e:	bf18      	it	ne
 800f7a0:	2300      	movne	r3, #0
 800f7a2:	eba6 0807 	sub.w	r8, r6, r7
 800f7a6:	608b      	str	r3, [r1, #8]
 800f7a8:	f1b8 0f00 	cmp.w	r8, #0
 800f7ac:	dde9      	ble.n	800f782 <__sflush_r+0xae>
 800f7ae:	6a21      	ldr	r1, [r4, #32]
 800f7b0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f7b2:	4643      	mov	r3, r8
 800f7b4:	463a      	mov	r2, r7
 800f7b6:	4628      	mov	r0, r5
 800f7b8:	47b0      	blx	r6
 800f7ba:	2800      	cmp	r0, #0
 800f7bc:	dc08      	bgt.n	800f7d0 <__sflush_r+0xfc>
 800f7be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f7c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f7c6:	81a3      	strh	r3, [r4, #12]
 800f7c8:	f04f 30ff 	mov.w	r0, #4294967295
 800f7cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f7d0:	4407      	add	r7, r0
 800f7d2:	eba8 0800 	sub.w	r8, r8, r0
 800f7d6:	e7e7      	b.n	800f7a8 <__sflush_r+0xd4>
 800f7d8:	20400001 	.word	0x20400001

0800f7dc <_fflush_r>:
 800f7dc:	b538      	push	{r3, r4, r5, lr}
 800f7de:	690b      	ldr	r3, [r1, #16]
 800f7e0:	4605      	mov	r5, r0
 800f7e2:	460c      	mov	r4, r1
 800f7e4:	b913      	cbnz	r3, 800f7ec <_fflush_r+0x10>
 800f7e6:	2500      	movs	r5, #0
 800f7e8:	4628      	mov	r0, r5
 800f7ea:	bd38      	pop	{r3, r4, r5, pc}
 800f7ec:	b118      	cbz	r0, 800f7f6 <_fflush_r+0x1a>
 800f7ee:	6a03      	ldr	r3, [r0, #32]
 800f7f0:	b90b      	cbnz	r3, 800f7f6 <_fflush_r+0x1a>
 800f7f2:	f7fe f9a9 	bl	800db48 <__sinit>
 800f7f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f7fa:	2b00      	cmp	r3, #0
 800f7fc:	d0f3      	beq.n	800f7e6 <_fflush_r+0xa>
 800f7fe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f800:	07d0      	lsls	r0, r2, #31
 800f802:	d404      	bmi.n	800f80e <_fflush_r+0x32>
 800f804:	0599      	lsls	r1, r3, #22
 800f806:	d402      	bmi.n	800f80e <_fflush_r+0x32>
 800f808:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f80a:	f7fe fb28 	bl	800de5e <__retarget_lock_acquire_recursive>
 800f80e:	4628      	mov	r0, r5
 800f810:	4621      	mov	r1, r4
 800f812:	f7ff ff5f 	bl	800f6d4 <__sflush_r>
 800f816:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f818:	07da      	lsls	r2, r3, #31
 800f81a:	4605      	mov	r5, r0
 800f81c:	d4e4      	bmi.n	800f7e8 <_fflush_r+0xc>
 800f81e:	89a3      	ldrh	r3, [r4, #12]
 800f820:	059b      	lsls	r3, r3, #22
 800f822:	d4e1      	bmi.n	800f7e8 <_fflush_r+0xc>
 800f824:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f826:	f7fe fb1b 	bl	800de60 <__retarget_lock_release_recursive>
 800f82a:	e7dd      	b.n	800f7e8 <_fflush_r+0xc>

0800f82c <memmove>:
 800f82c:	4288      	cmp	r0, r1
 800f82e:	b510      	push	{r4, lr}
 800f830:	eb01 0402 	add.w	r4, r1, r2
 800f834:	d902      	bls.n	800f83c <memmove+0x10>
 800f836:	4284      	cmp	r4, r0
 800f838:	4623      	mov	r3, r4
 800f83a:	d807      	bhi.n	800f84c <memmove+0x20>
 800f83c:	1e43      	subs	r3, r0, #1
 800f83e:	42a1      	cmp	r1, r4
 800f840:	d008      	beq.n	800f854 <memmove+0x28>
 800f842:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f846:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f84a:	e7f8      	b.n	800f83e <memmove+0x12>
 800f84c:	4402      	add	r2, r0
 800f84e:	4601      	mov	r1, r0
 800f850:	428a      	cmp	r2, r1
 800f852:	d100      	bne.n	800f856 <memmove+0x2a>
 800f854:	bd10      	pop	{r4, pc}
 800f856:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f85a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f85e:	e7f7      	b.n	800f850 <memmove+0x24>

0800f860 <_sbrk_r>:
 800f860:	b538      	push	{r3, r4, r5, lr}
 800f862:	4d06      	ldr	r5, [pc, #24]	@ (800f87c <_sbrk_r+0x1c>)
 800f864:	2300      	movs	r3, #0
 800f866:	4604      	mov	r4, r0
 800f868:	4608      	mov	r0, r1
 800f86a:	602b      	str	r3, [r5, #0]
 800f86c:	f7f5 f8ba 	bl	80049e4 <_sbrk>
 800f870:	1c43      	adds	r3, r0, #1
 800f872:	d102      	bne.n	800f87a <_sbrk_r+0x1a>
 800f874:	682b      	ldr	r3, [r5, #0]
 800f876:	b103      	cbz	r3, 800f87a <_sbrk_r+0x1a>
 800f878:	6023      	str	r3, [r4, #0]
 800f87a:	bd38      	pop	{r3, r4, r5, pc}
 800f87c:	20005448 	.word	0x20005448

0800f880 <__assert_func>:
 800f880:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f882:	4614      	mov	r4, r2
 800f884:	461a      	mov	r2, r3
 800f886:	4b09      	ldr	r3, [pc, #36]	@ (800f8ac <__assert_func+0x2c>)
 800f888:	681b      	ldr	r3, [r3, #0]
 800f88a:	4605      	mov	r5, r0
 800f88c:	68d8      	ldr	r0, [r3, #12]
 800f88e:	b14c      	cbz	r4, 800f8a4 <__assert_func+0x24>
 800f890:	4b07      	ldr	r3, [pc, #28]	@ (800f8b0 <__assert_func+0x30>)
 800f892:	9100      	str	r1, [sp, #0]
 800f894:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f898:	4906      	ldr	r1, [pc, #24]	@ (800f8b4 <__assert_func+0x34>)
 800f89a:	462b      	mov	r3, r5
 800f89c:	f000 f870 	bl	800f980 <fiprintf>
 800f8a0:	f000 f880 	bl	800f9a4 <abort>
 800f8a4:	4b04      	ldr	r3, [pc, #16]	@ (800f8b8 <__assert_func+0x38>)
 800f8a6:	461c      	mov	r4, r3
 800f8a8:	e7f3      	b.n	800f892 <__assert_func+0x12>
 800f8aa:	bf00      	nop
 800f8ac:	20000034 	.word	0x20000034
 800f8b0:	08011d95 	.word	0x08011d95
 800f8b4:	08011da2 	.word	0x08011da2
 800f8b8:	08011dd0 	.word	0x08011dd0

0800f8bc <_calloc_r>:
 800f8bc:	b570      	push	{r4, r5, r6, lr}
 800f8be:	fba1 5402 	umull	r5, r4, r1, r2
 800f8c2:	b934      	cbnz	r4, 800f8d2 <_calloc_r+0x16>
 800f8c4:	4629      	mov	r1, r5
 800f8c6:	f7ff f9a7 	bl	800ec18 <_malloc_r>
 800f8ca:	4606      	mov	r6, r0
 800f8cc:	b928      	cbnz	r0, 800f8da <_calloc_r+0x1e>
 800f8ce:	4630      	mov	r0, r6
 800f8d0:	bd70      	pop	{r4, r5, r6, pc}
 800f8d2:	220c      	movs	r2, #12
 800f8d4:	6002      	str	r2, [r0, #0]
 800f8d6:	2600      	movs	r6, #0
 800f8d8:	e7f9      	b.n	800f8ce <_calloc_r+0x12>
 800f8da:	462a      	mov	r2, r5
 800f8dc:	4621      	mov	r1, r4
 800f8de:	f7fe f9e2 	bl	800dca6 <memset>
 800f8e2:	e7f4      	b.n	800f8ce <_calloc_r+0x12>

0800f8e4 <__ascii_mbtowc>:
 800f8e4:	b082      	sub	sp, #8
 800f8e6:	b901      	cbnz	r1, 800f8ea <__ascii_mbtowc+0x6>
 800f8e8:	a901      	add	r1, sp, #4
 800f8ea:	b142      	cbz	r2, 800f8fe <__ascii_mbtowc+0x1a>
 800f8ec:	b14b      	cbz	r3, 800f902 <__ascii_mbtowc+0x1e>
 800f8ee:	7813      	ldrb	r3, [r2, #0]
 800f8f0:	600b      	str	r3, [r1, #0]
 800f8f2:	7812      	ldrb	r2, [r2, #0]
 800f8f4:	1e10      	subs	r0, r2, #0
 800f8f6:	bf18      	it	ne
 800f8f8:	2001      	movne	r0, #1
 800f8fa:	b002      	add	sp, #8
 800f8fc:	4770      	bx	lr
 800f8fe:	4610      	mov	r0, r2
 800f900:	e7fb      	b.n	800f8fa <__ascii_mbtowc+0x16>
 800f902:	f06f 0001 	mvn.w	r0, #1
 800f906:	e7f8      	b.n	800f8fa <__ascii_mbtowc+0x16>

0800f908 <_realloc_r>:
 800f908:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f90c:	4607      	mov	r7, r0
 800f90e:	4614      	mov	r4, r2
 800f910:	460d      	mov	r5, r1
 800f912:	b921      	cbnz	r1, 800f91e <_realloc_r+0x16>
 800f914:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f918:	4611      	mov	r1, r2
 800f91a:	f7ff b97d 	b.w	800ec18 <_malloc_r>
 800f91e:	b92a      	cbnz	r2, 800f92c <_realloc_r+0x24>
 800f920:	f7ff f906 	bl	800eb30 <_free_r>
 800f924:	4625      	mov	r5, r4
 800f926:	4628      	mov	r0, r5
 800f928:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f92c:	f000 f841 	bl	800f9b2 <_malloc_usable_size_r>
 800f930:	4284      	cmp	r4, r0
 800f932:	4606      	mov	r6, r0
 800f934:	d802      	bhi.n	800f93c <_realloc_r+0x34>
 800f936:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f93a:	d8f4      	bhi.n	800f926 <_realloc_r+0x1e>
 800f93c:	4621      	mov	r1, r4
 800f93e:	4638      	mov	r0, r7
 800f940:	f7ff f96a 	bl	800ec18 <_malloc_r>
 800f944:	4680      	mov	r8, r0
 800f946:	b908      	cbnz	r0, 800f94c <_realloc_r+0x44>
 800f948:	4645      	mov	r5, r8
 800f94a:	e7ec      	b.n	800f926 <_realloc_r+0x1e>
 800f94c:	42b4      	cmp	r4, r6
 800f94e:	4622      	mov	r2, r4
 800f950:	4629      	mov	r1, r5
 800f952:	bf28      	it	cs
 800f954:	4632      	movcs	r2, r6
 800f956:	f7fe fa84 	bl	800de62 <memcpy>
 800f95a:	4629      	mov	r1, r5
 800f95c:	4638      	mov	r0, r7
 800f95e:	f7ff f8e7 	bl	800eb30 <_free_r>
 800f962:	e7f1      	b.n	800f948 <_realloc_r+0x40>

0800f964 <__ascii_wctomb>:
 800f964:	4603      	mov	r3, r0
 800f966:	4608      	mov	r0, r1
 800f968:	b141      	cbz	r1, 800f97c <__ascii_wctomb+0x18>
 800f96a:	2aff      	cmp	r2, #255	@ 0xff
 800f96c:	d904      	bls.n	800f978 <__ascii_wctomb+0x14>
 800f96e:	228a      	movs	r2, #138	@ 0x8a
 800f970:	601a      	str	r2, [r3, #0]
 800f972:	f04f 30ff 	mov.w	r0, #4294967295
 800f976:	4770      	bx	lr
 800f978:	700a      	strb	r2, [r1, #0]
 800f97a:	2001      	movs	r0, #1
 800f97c:	4770      	bx	lr
	...

0800f980 <fiprintf>:
 800f980:	b40e      	push	{r1, r2, r3}
 800f982:	b503      	push	{r0, r1, lr}
 800f984:	4601      	mov	r1, r0
 800f986:	ab03      	add	r3, sp, #12
 800f988:	4805      	ldr	r0, [pc, #20]	@ (800f9a0 <fiprintf+0x20>)
 800f98a:	f853 2b04 	ldr.w	r2, [r3], #4
 800f98e:	6800      	ldr	r0, [r0, #0]
 800f990:	9301      	str	r3, [sp, #4]
 800f992:	f000 f83f 	bl	800fa14 <_vfiprintf_r>
 800f996:	b002      	add	sp, #8
 800f998:	f85d eb04 	ldr.w	lr, [sp], #4
 800f99c:	b003      	add	sp, #12
 800f99e:	4770      	bx	lr
 800f9a0:	20000034 	.word	0x20000034

0800f9a4 <abort>:
 800f9a4:	b508      	push	{r3, lr}
 800f9a6:	2006      	movs	r0, #6
 800f9a8:	f000 fa08 	bl	800fdbc <raise>
 800f9ac:	2001      	movs	r0, #1
 800f9ae:	f7f4 ffa1 	bl	80048f4 <_exit>

0800f9b2 <_malloc_usable_size_r>:
 800f9b2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f9b6:	1f18      	subs	r0, r3, #4
 800f9b8:	2b00      	cmp	r3, #0
 800f9ba:	bfbc      	itt	lt
 800f9bc:	580b      	ldrlt	r3, [r1, r0]
 800f9be:	18c0      	addlt	r0, r0, r3
 800f9c0:	4770      	bx	lr

0800f9c2 <__sfputc_r>:
 800f9c2:	6893      	ldr	r3, [r2, #8]
 800f9c4:	3b01      	subs	r3, #1
 800f9c6:	2b00      	cmp	r3, #0
 800f9c8:	b410      	push	{r4}
 800f9ca:	6093      	str	r3, [r2, #8]
 800f9cc:	da08      	bge.n	800f9e0 <__sfputc_r+0x1e>
 800f9ce:	6994      	ldr	r4, [r2, #24]
 800f9d0:	42a3      	cmp	r3, r4
 800f9d2:	db01      	blt.n	800f9d8 <__sfputc_r+0x16>
 800f9d4:	290a      	cmp	r1, #10
 800f9d6:	d103      	bne.n	800f9e0 <__sfputc_r+0x1e>
 800f9d8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f9dc:	f000 b932 	b.w	800fc44 <__swbuf_r>
 800f9e0:	6813      	ldr	r3, [r2, #0]
 800f9e2:	1c58      	adds	r0, r3, #1
 800f9e4:	6010      	str	r0, [r2, #0]
 800f9e6:	7019      	strb	r1, [r3, #0]
 800f9e8:	4608      	mov	r0, r1
 800f9ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f9ee:	4770      	bx	lr

0800f9f0 <__sfputs_r>:
 800f9f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f9f2:	4606      	mov	r6, r0
 800f9f4:	460f      	mov	r7, r1
 800f9f6:	4614      	mov	r4, r2
 800f9f8:	18d5      	adds	r5, r2, r3
 800f9fa:	42ac      	cmp	r4, r5
 800f9fc:	d101      	bne.n	800fa02 <__sfputs_r+0x12>
 800f9fe:	2000      	movs	r0, #0
 800fa00:	e007      	b.n	800fa12 <__sfputs_r+0x22>
 800fa02:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fa06:	463a      	mov	r2, r7
 800fa08:	4630      	mov	r0, r6
 800fa0a:	f7ff ffda 	bl	800f9c2 <__sfputc_r>
 800fa0e:	1c43      	adds	r3, r0, #1
 800fa10:	d1f3      	bne.n	800f9fa <__sfputs_r+0xa>
 800fa12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800fa14 <_vfiprintf_r>:
 800fa14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa18:	460d      	mov	r5, r1
 800fa1a:	b09d      	sub	sp, #116	@ 0x74
 800fa1c:	4614      	mov	r4, r2
 800fa1e:	4698      	mov	r8, r3
 800fa20:	4606      	mov	r6, r0
 800fa22:	b118      	cbz	r0, 800fa2c <_vfiprintf_r+0x18>
 800fa24:	6a03      	ldr	r3, [r0, #32]
 800fa26:	b90b      	cbnz	r3, 800fa2c <_vfiprintf_r+0x18>
 800fa28:	f7fe f88e 	bl	800db48 <__sinit>
 800fa2c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fa2e:	07d9      	lsls	r1, r3, #31
 800fa30:	d405      	bmi.n	800fa3e <_vfiprintf_r+0x2a>
 800fa32:	89ab      	ldrh	r3, [r5, #12]
 800fa34:	059a      	lsls	r2, r3, #22
 800fa36:	d402      	bmi.n	800fa3e <_vfiprintf_r+0x2a>
 800fa38:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fa3a:	f7fe fa10 	bl	800de5e <__retarget_lock_acquire_recursive>
 800fa3e:	89ab      	ldrh	r3, [r5, #12]
 800fa40:	071b      	lsls	r3, r3, #28
 800fa42:	d501      	bpl.n	800fa48 <_vfiprintf_r+0x34>
 800fa44:	692b      	ldr	r3, [r5, #16]
 800fa46:	b99b      	cbnz	r3, 800fa70 <_vfiprintf_r+0x5c>
 800fa48:	4629      	mov	r1, r5
 800fa4a:	4630      	mov	r0, r6
 800fa4c:	f000 f938 	bl	800fcc0 <__swsetup_r>
 800fa50:	b170      	cbz	r0, 800fa70 <_vfiprintf_r+0x5c>
 800fa52:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fa54:	07dc      	lsls	r4, r3, #31
 800fa56:	d504      	bpl.n	800fa62 <_vfiprintf_r+0x4e>
 800fa58:	f04f 30ff 	mov.w	r0, #4294967295
 800fa5c:	b01d      	add	sp, #116	@ 0x74
 800fa5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa62:	89ab      	ldrh	r3, [r5, #12]
 800fa64:	0598      	lsls	r0, r3, #22
 800fa66:	d4f7      	bmi.n	800fa58 <_vfiprintf_r+0x44>
 800fa68:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fa6a:	f7fe f9f9 	bl	800de60 <__retarget_lock_release_recursive>
 800fa6e:	e7f3      	b.n	800fa58 <_vfiprintf_r+0x44>
 800fa70:	2300      	movs	r3, #0
 800fa72:	9309      	str	r3, [sp, #36]	@ 0x24
 800fa74:	2320      	movs	r3, #32
 800fa76:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800fa7a:	f8cd 800c 	str.w	r8, [sp, #12]
 800fa7e:	2330      	movs	r3, #48	@ 0x30
 800fa80:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800fc30 <_vfiprintf_r+0x21c>
 800fa84:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800fa88:	f04f 0901 	mov.w	r9, #1
 800fa8c:	4623      	mov	r3, r4
 800fa8e:	469a      	mov	sl, r3
 800fa90:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fa94:	b10a      	cbz	r2, 800fa9a <_vfiprintf_r+0x86>
 800fa96:	2a25      	cmp	r2, #37	@ 0x25
 800fa98:	d1f9      	bne.n	800fa8e <_vfiprintf_r+0x7a>
 800fa9a:	ebba 0b04 	subs.w	fp, sl, r4
 800fa9e:	d00b      	beq.n	800fab8 <_vfiprintf_r+0xa4>
 800faa0:	465b      	mov	r3, fp
 800faa2:	4622      	mov	r2, r4
 800faa4:	4629      	mov	r1, r5
 800faa6:	4630      	mov	r0, r6
 800faa8:	f7ff ffa2 	bl	800f9f0 <__sfputs_r>
 800faac:	3001      	adds	r0, #1
 800faae:	f000 80a7 	beq.w	800fc00 <_vfiprintf_r+0x1ec>
 800fab2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fab4:	445a      	add	r2, fp
 800fab6:	9209      	str	r2, [sp, #36]	@ 0x24
 800fab8:	f89a 3000 	ldrb.w	r3, [sl]
 800fabc:	2b00      	cmp	r3, #0
 800fabe:	f000 809f 	beq.w	800fc00 <_vfiprintf_r+0x1ec>
 800fac2:	2300      	movs	r3, #0
 800fac4:	f04f 32ff 	mov.w	r2, #4294967295
 800fac8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800facc:	f10a 0a01 	add.w	sl, sl, #1
 800fad0:	9304      	str	r3, [sp, #16]
 800fad2:	9307      	str	r3, [sp, #28]
 800fad4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800fad8:	931a      	str	r3, [sp, #104]	@ 0x68
 800fada:	4654      	mov	r4, sl
 800fadc:	2205      	movs	r2, #5
 800fade:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fae2:	4853      	ldr	r0, [pc, #332]	@ (800fc30 <_vfiprintf_r+0x21c>)
 800fae4:	f7f0 fb7c 	bl	80001e0 <memchr>
 800fae8:	9a04      	ldr	r2, [sp, #16]
 800faea:	b9d8      	cbnz	r0, 800fb24 <_vfiprintf_r+0x110>
 800faec:	06d1      	lsls	r1, r2, #27
 800faee:	bf44      	itt	mi
 800faf0:	2320      	movmi	r3, #32
 800faf2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800faf6:	0713      	lsls	r3, r2, #28
 800faf8:	bf44      	itt	mi
 800fafa:	232b      	movmi	r3, #43	@ 0x2b
 800fafc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fb00:	f89a 3000 	ldrb.w	r3, [sl]
 800fb04:	2b2a      	cmp	r3, #42	@ 0x2a
 800fb06:	d015      	beq.n	800fb34 <_vfiprintf_r+0x120>
 800fb08:	9a07      	ldr	r2, [sp, #28]
 800fb0a:	4654      	mov	r4, sl
 800fb0c:	2000      	movs	r0, #0
 800fb0e:	f04f 0c0a 	mov.w	ip, #10
 800fb12:	4621      	mov	r1, r4
 800fb14:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fb18:	3b30      	subs	r3, #48	@ 0x30
 800fb1a:	2b09      	cmp	r3, #9
 800fb1c:	d94b      	bls.n	800fbb6 <_vfiprintf_r+0x1a2>
 800fb1e:	b1b0      	cbz	r0, 800fb4e <_vfiprintf_r+0x13a>
 800fb20:	9207      	str	r2, [sp, #28]
 800fb22:	e014      	b.n	800fb4e <_vfiprintf_r+0x13a>
 800fb24:	eba0 0308 	sub.w	r3, r0, r8
 800fb28:	fa09 f303 	lsl.w	r3, r9, r3
 800fb2c:	4313      	orrs	r3, r2
 800fb2e:	9304      	str	r3, [sp, #16]
 800fb30:	46a2      	mov	sl, r4
 800fb32:	e7d2      	b.n	800fada <_vfiprintf_r+0xc6>
 800fb34:	9b03      	ldr	r3, [sp, #12]
 800fb36:	1d19      	adds	r1, r3, #4
 800fb38:	681b      	ldr	r3, [r3, #0]
 800fb3a:	9103      	str	r1, [sp, #12]
 800fb3c:	2b00      	cmp	r3, #0
 800fb3e:	bfbb      	ittet	lt
 800fb40:	425b      	neglt	r3, r3
 800fb42:	f042 0202 	orrlt.w	r2, r2, #2
 800fb46:	9307      	strge	r3, [sp, #28]
 800fb48:	9307      	strlt	r3, [sp, #28]
 800fb4a:	bfb8      	it	lt
 800fb4c:	9204      	strlt	r2, [sp, #16]
 800fb4e:	7823      	ldrb	r3, [r4, #0]
 800fb50:	2b2e      	cmp	r3, #46	@ 0x2e
 800fb52:	d10a      	bne.n	800fb6a <_vfiprintf_r+0x156>
 800fb54:	7863      	ldrb	r3, [r4, #1]
 800fb56:	2b2a      	cmp	r3, #42	@ 0x2a
 800fb58:	d132      	bne.n	800fbc0 <_vfiprintf_r+0x1ac>
 800fb5a:	9b03      	ldr	r3, [sp, #12]
 800fb5c:	1d1a      	adds	r2, r3, #4
 800fb5e:	681b      	ldr	r3, [r3, #0]
 800fb60:	9203      	str	r2, [sp, #12]
 800fb62:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800fb66:	3402      	adds	r4, #2
 800fb68:	9305      	str	r3, [sp, #20]
 800fb6a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800fc40 <_vfiprintf_r+0x22c>
 800fb6e:	7821      	ldrb	r1, [r4, #0]
 800fb70:	2203      	movs	r2, #3
 800fb72:	4650      	mov	r0, sl
 800fb74:	f7f0 fb34 	bl	80001e0 <memchr>
 800fb78:	b138      	cbz	r0, 800fb8a <_vfiprintf_r+0x176>
 800fb7a:	9b04      	ldr	r3, [sp, #16]
 800fb7c:	eba0 000a 	sub.w	r0, r0, sl
 800fb80:	2240      	movs	r2, #64	@ 0x40
 800fb82:	4082      	lsls	r2, r0
 800fb84:	4313      	orrs	r3, r2
 800fb86:	3401      	adds	r4, #1
 800fb88:	9304      	str	r3, [sp, #16]
 800fb8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fb8e:	4829      	ldr	r0, [pc, #164]	@ (800fc34 <_vfiprintf_r+0x220>)
 800fb90:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800fb94:	2206      	movs	r2, #6
 800fb96:	f7f0 fb23 	bl	80001e0 <memchr>
 800fb9a:	2800      	cmp	r0, #0
 800fb9c:	d03f      	beq.n	800fc1e <_vfiprintf_r+0x20a>
 800fb9e:	4b26      	ldr	r3, [pc, #152]	@ (800fc38 <_vfiprintf_r+0x224>)
 800fba0:	bb1b      	cbnz	r3, 800fbea <_vfiprintf_r+0x1d6>
 800fba2:	9b03      	ldr	r3, [sp, #12]
 800fba4:	3307      	adds	r3, #7
 800fba6:	f023 0307 	bic.w	r3, r3, #7
 800fbaa:	3308      	adds	r3, #8
 800fbac:	9303      	str	r3, [sp, #12]
 800fbae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fbb0:	443b      	add	r3, r7
 800fbb2:	9309      	str	r3, [sp, #36]	@ 0x24
 800fbb4:	e76a      	b.n	800fa8c <_vfiprintf_r+0x78>
 800fbb6:	fb0c 3202 	mla	r2, ip, r2, r3
 800fbba:	460c      	mov	r4, r1
 800fbbc:	2001      	movs	r0, #1
 800fbbe:	e7a8      	b.n	800fb12 <_vfiprintf_r+0xfe>
 800fbc0:	2300      	movs	r3, #0
 800fbc2:	3401      	adds	r4, #1
 800fbc4:	9305      	str	r3, [sp, #20]
 800fbc6:	4619      	mov	r1, r3
 800fbc8:	f04f 0c0a 	mov.w	ip, #10
 800fbcc:	4620      	mov	r0, r4
 800fbce:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fbd2:	3a30      	subs	r2, #48	@ 0x30
 800fbd4:	2a09      	cmp	r2, #9
 800fbd6:	d903      	bls.n	800fbe0 <_vfiprintf_r+0x1cc>
 800fbd8:	2b00      	cmp	r3, #0
 800fbda:	d0c6      	beq.n	800fb6a <_vfiprintf_r+0x156>
 800fbdc:	9105      	str	r1, [sp, #20]
 800fbde:	e7c4      	b.n	800fb6a <_vfiprintf_r+0x156>
 800fbe0:	fb0c 2101 	mla	r1, ip, r1, r2
 800fbe4:	4604      	mov	r4, r0
 800fbe6:	2301      	movs	r3, #1
 800fbe8:	e7f0      	b.n	800fbcc <_vfiprintf_r+0x1b8>
 800fbea:	ab03      	add	r3, sp, #12
 800fbec:	9300      	str	r3, [sp, #0]
 800fbee:	462a      	mov	r2, r5
 800fbf0:	4b12      	ldr	r3, [pc, #72]	@ (800fc3c <_vfiprintf_r+0x228>)
 800fbf2:	a904      	add	r1, sp, #16
 800fbf4:	4630      	mov	r0, r6
 800fbf6:	f7fd fb65 	bl	800d2c4 <_printf_float>
 800fbfa:	4607      	mov	r7, r0
 800fbfc:	1c78      	adds	r0, r7, #1
 800fbfe:	d1d6      	bne.n	800fbae <_vfiprintf_r+0x19a>
 800fc00:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fc02:	07d9      	lsls	r1, r3, #31
 800fc04:	d405      	bmi.n	800fc12 <_vfiprintf_r+0x1fe>
 800fc06:	89ab      	ldrh	r3, [r5, #12]
 800fc08:	059a      	lsls	r2, r3, #22
 800fc0a:	d402      	bmi.n	800fc12 <_vfiprintf_r+0x1fe>
 800fc0c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fc0e:	f7fe f927 	bl	800de60 <__retarget_lock_release_recursive>
 800fc12:	89ab      	ldrh	r3, [r5, #12]
 800fc14:	065b      	lsls	r3, r3, #25
 800fc16:	f53f af1f 	bmi.w	800fa58 <_vfiprintf_r+0x44>
 800fc1a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800fc1c:	e71e      	b.n	800fa5c <_vfiprintf_r+0x48>
 800fc1e:	ab03      	add	r3, sp, #12
 800fc20:	9300      	str	r3, [sp, #0]
 800fc22:	462a      	mov	r2, r5
 800fc24:	4b05      	ldr	r3, [pc, #20]	@ (800fc3c <_vfiprintf_r+0x228>)
 800fc26:	a904      	add	r1, sp, #16
 800fc28:	4630      	mov	r0, r6
 800fc2a:	f7fd fde3 	bl	800d7f4 <_printf_i>
 800fc2e:	e7e4      	b.n	800fbfa <_vfiprintf_r+0x1e6>
 800fc30:	08011d7a 	.word	0x08011d7a
 800fc34:	08011d84 	.word	0x08011d84
 800fc38:	0800d2c5 	.word	0x0800d2c5
 800fc3c:	0800f9f1 	.word	0x0800f9f1
 800fc40:	08011d80 	.word	0x08011d80

0800fc44 <__swbuf_r>:
 800fc44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fc46:	460e      	mov	r6, r1
 800fc48:	4614      	mov	r4, r2
 800fc4a:	4605      	mov	r5, r0
 800fc4c:	b118      	cbz	r0, 800fc56 <__swbuf_r+0x12>
 800fc4e:	6a03      	ldr	r3, [r0, #32]
 800fc50:	b90b      	cbnz	r3, 800fc56 <__swbuf_r+0x12>
 800fc52:	f7fd ff79 	bl	800db48 <__sinit>
 800fc56:	69a3      	ldr	r3, [r4, #24]
 800fc58:	60a3      	str	r3, [r4, #8]
 800fc5a:	89a3      	ldrh	r3, [r4, #12]
 800fc5c:	071a      	lsls	r2, r3, #28
 800fc5e:	d501      	bpl.n	800fc64 <__swbuf_r+0x20>
 800fc60:	6923      	ldr	r3, [r4, #16]
 800fc62:	b943      	cbnz	r3, 800fc76 <__swbuf_r+0x32>
 800fc64:	4621      	mov	r1, r4
 800fc66:	4628      	mov	r0, r5
 800fc68:	f000 f82a 	bl	800fcc0 <__swsetup_r>
 800fc6c:	b118      	cbz	r0, 800fc76 <__swbuf_r+0x32>
 800fc6e:	f04f 37ff 	mov.w	r7, #4294967295
 800fc72:	4638      	mov	r0, r7
 800fc74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fc76:	6823      	ldr	r3, [r4, #0]
 800fc78:	6922      	ldr	r2, [r4, #16]
 800fc7a:	1a98      	subs	r0, r3, r2
 800fc7c:	6963      	ldr	r3, [r4, #20]
 800fc7e:	b2f6      	uxtb	r6, r6
 800fc80:	4283      	cmp	r3, r0
 800fc82:	4637      	mov	r7, r6
 800fc84:	dc05      	bgt.n	800fc92 <__swbuf_r+0x4e>
 800fc86:	4621      	mov	r1, r4
 800fc88:	4628      	mov	r0, r5
 800fc8a:	f7ff fda7 	bl	800f7dc <_fflush_r>
 800fc8e:	2800      	cmp	r0, #0
 800fc90:	d1ed      	bne.n	800fc6e <__swbuf_r+0x2a>
 800fc92:	68a3      	ldr	r3, [r4, #8]
 800fc94:	3b01      	subs	r3, #1
 800fc96:	60a3      	str	r3, [r4, #8]
 800fc98:	6823      	ldr	r3, [r4, #0]
 800fc9a:	1c5a      	adds	r2, r3, #1
 800fc9c:	6022      	str	r2, [r4, #0]
 800fc9e:	701e      	strb	r6, [r3, #0]
 800fca0:	6962      	ldr	r2, [r4, #20]
 800fca2:	1c43      	adds	r3, r0, #1
 800fca4:	429a      	cmp	r2, r3
 800fca6:	d004      	beq.n	800fcb2 <__swbuf_r+0x6e>
 800fca8:	89a3      	ldrh	r3, [r4, #12]
 800fcaa:	07db      	lsls	r3, r3, #31
 800fcac:	d5e1      	bpl.n	800fc72 <__swbuf_r+0x2e>
 800fcae:	2e0a      	cmp	r6, #10
 800fcb0:	d1df      	bne.n	800fc72 <__swbuf_r+0x2e>
 800fcb2:	4621      	mov	r1, r4
 800fcb4:	4628      	mov	r0, r5
 800fcb6:	f7ff fd91 	bl	800f7dc <_fflush_r>
 800fcba:	2800      	cmp	r0, #0
 800fcbc:	d0d9      	beq.n	800fc72 <__swbuf_r+0x2e>
 800fcbe:	e7d6      	b.n	800fc6e <__swbuf_r+0x2a>

0800fcc0 <__swsetup_r>:
 800fcc0:	b538      	push	{r3, r4, r5, lr}
 800fcc2:	4b29      	ldr	r3, [pc, #164]	@ (800fd68 <__swsetup_r+0xa8>)
 800fcc4:	4605      	mov	r5, r0
 800fcc6:	6818      	ldr	r0, [r3, #0]
 800fcc8:	460c      	mov	r4, r1
 800fcca:	b118      	cbz	r0, 800fcd4 <__swsetup_r+0x14>
 800fccc:	6a03      	ldr	r3, [r0, #32]
 800fcce:	b90b      	cbnz	r3, 800fcd4 <__swsetup_r+0x14>
 800fcd0:	f7fd ff3a 	bl	800db48 <__sinit>
 800fcd4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fcd8:	0719      	lsls	r1, r3, #28
 800fcda:	d422      	bmi.n	800fd22 <__swsetup_r+0x62>
 800fcdc:	06da      	lsls	r2, r3, #27
 800fcde:	d407      	bmi.n	800fcf0 <__swsetup_r+0x30>
 800fce0:	2209      	movs	r2, #9
 800fce2:	602a      	str	r2, [r5, #0]
 800fce4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fce8:	81a3      	strh	r3, [r4, #12]
 800fcea:	f04f 30ff 	mov.w	r0, #4294967295
 800fcee:	e033      	b.n	800fd58 <__swsetup_r+0x98>
 800fcf0:	0758      	lsls	r0, r3, #29
 800fcf2:	d512      	bpl.n	800fd1a <__swsetup_r+0x5a>
 800fcf4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fcf6:	b141      	cbz	r1, 800fd0a <__swsetup_r+0x4a>
 800fcf8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fcfc:	4299      	cmp	r1, r3
 800fcfe:	d002      	beq.n	800fd06 <__swsetup_r+0x46>
 800fd00:	4628      	mov	r0, r5
 800fd02:	f7fe ff15 	bl	800eb30 <_free_r>
 800fd06:	2300      	movs	r3, #0
 800fd08:	6363      	str	r3, [r4, #52]	@ 0x34
 800fd0a:	89a3      	ldrh	r3, [r4, #12]
 800fd0c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800fd10:	81a3      	strh	r3, [r4, #12]
 800fd12:	2300      	movs	r3, #0
 800fd14:	6063      	str	r3, [r4, #4]
 800fd16:	6923      	ldr	r3, [r4, #16]
 800fd18:	6023      	str	r3, [r4, #0]
 800fd1a:	89a3      	ldrh	r3, [r4, #12]
 800fd1c:	f043 0308 	orr.w	r3, r3, #8
 800fd20:	81a3      	strh	r3, [r4, #12]
 800fd22:	6923      	ldr	r3, [r4, #16]
 800fd24:	b94b      	cbnz	r3, 800fd3a <__swsetup_r+0x7a>
 800fd26:	89a3      	ldrh	r3, [r4, #12]
 800fd28:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800fd2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fd30:	d003      	beq.n	800fd3a <__swsetup_r+0x7a>
 800fd32:	4621      	mov	r1, r4
 800fd34:	4628      	mov	r0, r5
 800fd36:	f000 f883 	bl	800fe40 <__smakebuf_r>
 800fd3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fd3e:	f013 0201 	ands.w	r2, r3, #1
 800fd42:	d00a      	beq.n	800fd5a <__swsetup_r+0x9a>
 800fd44:	2200      	movs	r2, #0
 800fd46:	60a2      	str	r2, [r4, #8]
 800fd48:	6962      	ldr	r2, [r4, #20]
 800fd4a:	4252      	negs	r2, r2
 800fd4c:	61a2      	str	r2, [r4, #24]
 800fd4e:	6922      	ldr	r2, [r4, #16]
 800fd50:	b942      	cbnz	r2, 800fd64 <__swsetup_r+0xa4>
 800fd52:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800fd56:	d1c5      	bne.n	800fce4 <__swsetup_r+0x24>
 800fd58:	bd38      	pop	{r3, r4, r5, pc}
 800fd5a:	0799      	lsls	r1, r3, #30
 800fd5c:	bf58      	it	pl
 800fd5e:	6962      	ldrpl	r2, [r4, #20]
 800fd60:	60a2      	str	r2, [r4, #8]
 800fd62:	e7f4      	b.n	800fd4e <__swsetup_r+0x8e>
 800fd64:	2000      	movs	r0, #0
 800fd66:	e7f7      	b.n	800fd58 <__swsetup_r+0x98>
 800fd68:	20000034 	.word	0x20000034

0800fd6c <_raise_r>:
 800fd6c:	291f      	cmp	r1, #31
 800fd6e:	b538      	push	{r3, r4, r5, lr}
 800fd70:	4605      	mov	r5, r0
 800fd72:	460c      	mov	r4, r1
 800fd74:	d904      	bls.n	800fd80 <_raise_r+0x14>
 800fd76:	2316      	movs	r3, #22
 800fd78:	6003      	str	r3, [r0, #0]
 800fd7a:	f04f 30ff 	mov.w	r0, #4294967295
 800fd7e:	bd38      	pop	{r3, r4, r5, pc}
 800fd80:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800fd82:	b112      	cbz	r2, 800fd8a <_raise_r+0x1e>
 800fd84:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800fd88:	b94b      	cbnz	r3, 800fd9e <_raise_r+0x32>
 800fd8a:	4628      	mov	r0, r5
 800fd8c:	f000 f830 	bl	800fdf0 <_getpid_r>
 800fd90:	4622      	mov	r2, r4
 800fd92:	4601      	mov	r1, r0
 800fd94:	4628      	mov	r0, r5
 800fd96:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fd9a:	f000 b817 	b.w	800fdcc <_kill_r>
 800fd9e:	2b01      	cmp	r3, #1
 800fda0:	d00a      	beq.n	800fdb8 <_raise_r+0x4c>
 800fda2:	1c59      	adds	r1, r3, #1
 800fda4:	d103      	bne.n	800fdae <_raise_r+0x42>
 800fda6:	2316      	movs	r3, #22
 800fda8:	6003      	str	r3, [r0, #0]
 800fdaa:	2001      	movs	r0, #1
 800fdac:	e7e7      	b.n	800fd7e <_raise_r+0x12>
 800fdae:	2100      	movs	r1, #0
 800fdb0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800fdb4:	4620      	mov	r0, r4
 800fdb6:	4798      	blx	r3
 800fdb8:	2000      	movs	r0, #0
 800fdba:	e7e0      	b.n	800fd7e <_raise_r+0x12>

0800fdbc <raise>:
 800fdbc:	4b02      	ldr	r3, [pc, #8]	@ (800fdc8 <raise+0xc>)
 800fdbe:	4601      	mov	r1, r0
 800fdc0:	6818      	ldr	r0, [r3, #0]
 800fdc2:	f7ff bfd3 	b.w	800fd6c <_raise_r>
 800fdc6:	bf00      	nop
 800fdc8:	20000034 	.word	0x20000034

0800fdcc <_kill_r>:
 800fdcc:	b538      	push	{r3, r4, r5, lr}
 800fdce:	4d07      	ldr	r5, [pc, #28]	@ (800fdec <_kill_r+0x20>)
 800fdd0:	2300      	movs	r3, #0
 800fdd2:	4604      	mov	r4, r0
 800fdd4:	4608      	mov	r0, r1
 800fdd6:	4611      	mov	r1, r2
 800fdd8:	602b      	str	r3, [r5, #0]
 800fdda:	f7f4 fd7b 	bl	80048d4 <_kill>
 800fdde:	1c43      	adds	r3, r0, #1
 800fde0:	d102      	bne.n	800fde8 <_kill_r+0x1c>
 800fde2:	682b      	ldr	r3, [r5, #0]
 800fde4:	b103      	cbz	r3, 800fde8 <_kill_r+0x1c>
 800fde6:	6023      	str	r3, [r4, #0]
 800fde8:	bd38      	pop	{r3, r4, r5, pc}
 800fdea:	bf00      	nop
 800fdec:	20005448 	.word	0x20005448

0800fdf0 <_getpid_r>:
 800fdf0:	f7f4 bd68 	b.w	80048c4 <_getpid>

0800fdf4 <__swhatbuf_r>:
 800fdf4:	b570      	push	{r4, r5, r6, lr}
 800fdf6:	460c      	mov	r4, r1
 800fdf8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fdfc:	2900      	cmp	r1, #0
 800fdfe:	b096      	sub	sp, #88	@ 0x58
 800fe00:	4615      	mov	r5, r2
 800fe02:	461e      	mov	r6, r3
 800fe04:	da0d      	bge.n	800fe22 <__swhatbuf_r+0x2e>
 800fe06:	89a3      	ldrh	r3, [r4, #12]
 800fe08:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800fe0c:	f04f 0100 	mov.w	r1, #0
 800fe10:	bf14      	ite	ne
 800fe12:	2340      	movne	r3, #64	@ 0x40
 800fe14:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800fe18:	2000      	movs	r0, #0
 800fe1a:	6031      	str	r1, [r6, #0]
 800fe1c:	602b      	str	r3, [r5, #0]
 800fe1e:	b016      	add	sp, #88	@ 0x58
 800fe20:	bd70      	pop	{r4, r5, r6, pc}
 800fe22:	466a      	mov	r2, sp
 800fe24:	f000 f848 	bl	800feb8 <_fstat_r>
 800fe28:	2800      	cmp	r0, #0
 800fe2a:	dbec      	blt.n	800fe06 <__swhatbuf_r+0x12>
 800fe2c:	9901      	ldr	r1, [sp, #4]
 800fe2e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800fe32:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800fe36:	4259      	negs	r1, r3
 800fe38:	4159      	adcs	r1, r3
 800fe3a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800fe3e:	e7eb      	b.n	800fe18 <__swhatbuf_r+0x24>

0800fe40 <__smakebuf_r>:
 800fe40:	898b      	ldrh	r3, [r1, #12]
 800fe42:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fe44:	079d      	lsls	r5, r3, #30
 800fe46:	4606      	mov	r6, r0
 800fe48:	460c      	mov	r4, r1
 800fe4a:	d507      	bpl.n	800fe5c <__smakebuf_r+0x1c>
 800fe4c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800fe50:	6023      	str	r3, [r4, #0]
 800fe52:	6123      	str	r3, [r4, #16]
 800fe54:	2301      	movs	r3, #1
 800fe56:	6163      	str	r3, [r4, #20]
 800fe58:	b003      	add	sp, #12
 800fe5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fe5c:	ab01      	add	r3, sp, #4
 800fe5e:	466a      	mov	r2, sp
 800fe60:	f7ff ffc8 	bl	800fdf4 <__swhatbuf_r>
 800fe64:	9f00      	ldr	r7, [sp, #0]
 800fe66:	4605      	mov	r5, r0
 800fe68:	4639      	mov	r1, r7
 800fe6a:	4630      	mov	r0, r6
 800fe6c:	f7fe fed4 	bl	800ec18 <_malloc_r>
 800fe70:	b948      	cbnz	r0, 800fe86 <__smakebuf_r+0x46>
 800fe72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fe76:	059a      	lsls	r2, r3, #22
 800fe78:	d4ee      	bmi.n	800fe58 <__smakebuf_r+0x18>
 800fe7a:	f023 0303 	bic.w	r3, r3, #3
 800fe7e:	f043 0302 	orr.w	r3, r3, #2
 800fe82:	81a3      	strh	r3, [r4, #12]
 800fe84:	e7e2      	b.n	800fe4c <__smakebuf_r+0xc>
 800fe86:	89a3      	ldrh	r3, [r4, #12]
 800fe88:	6020      	str	r0, [r4, #0]
 800fe8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fe8e:	81a3      	strh	r3, [r4, #12]
 800fe90:	9b01      	ldr	r3, [sp, #4]
 800fe92:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800fe96:	b15b      	cbz	r3, 800feb0 <__smakebuf_r+0x70>
 800fe98:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fe9c:	4630      	mov	r0, r6
 800fe9e:	f000 f81d 	bl	800fedc <_isatty_r>
 800fea2:	b128      	cbz	r0, 800feb0 <__smakebuf_r+0x70>
 800fea4:	89a3      	ldrh	r3, [r4, #12]
 800fea6:	f023 0303 	bic.w	r3, r3, #3
 800feaa:	f043 0301 	orr.w	r3, r3, #1
 800feae:	81a3      	strh	r3, [r4, #12]
 800feb0:	89a3      	ldrh	r3, [r4, #12]
 800feb2:	431d      	orrs	r5, r3
 800feb4:	81a5      	strh	r5, [r4, #12]
 800feb6:	e7cf      	b.n	800fe58 <__smakebuf_r+0x18>

0800feb8 <_fstat_r>:
 800feb8:	b538      	push	{r3, r4, r5, lr}
 800feba:	4d07      	ldr	r5, [pc, #28]	@ (800fed8 <_fstat_r+0x20>)
 800febc:	2300      	movs	r3, #0
 800febe:	4604      	mov	r4, r0
 800fec0:	4608      	mov	r0, r1
 800fec2:	4611      	mov	r1, r2
 800fec4:	602b      	str	r3, [r5, #0]
 800fec6:	f7f4 fd65 	bl	8004994 <_fstat>
 800feca:	1c43      	adds	r3, r0, #1
 800fecc:	d102      	bne.n	800fed4 <_fstat_r+0x1c>
 800fece:	682b      	ldr	r3, [r5, #0]
 800fed0:	b103      	cbz	r3, 800fed4 <_fstat_r+0x1c>
 800fed2:	6023      	str	r3, [r4, #0]
 800fed4:	bd38      	pop	{r3, r4, r5, pc}
 800fed6:	bf00      	nop
 800fed8:	20005448 	.word	0x20005448

0800fedc <_isatty_r>:
 800fedc:	b538      	push	{r3, r4, r5, lr}
 800fede:	4d06      	ldr	r5, [pc, #24]	@ (800fef8 <_isatty_r+0x1c>)
 800fee0:	2300      	movs	r3, #0
 800fee2:	4604      	mov	r4, r0
 800fee4:	4608      	mov	r0, r1
 800fee6:	602b      	str	r3, [r5, #0]
 800fee8:	f7f4 fd64 	bl	80049b4 <_isatty>
 800feec:	1c43      	adds	r3, r0, #1
 800feee:	d102      	bne.n	800fef6 <_isatty_r+0x1a>
 800fef0:	682b      	ldr	r3, [r5, #0]
 800fef2:	b103      	cbz	r3, 800fef6 <_isatty_r+0x1a>
 800fef4:	6023      	str	r3, [r4, #0]
 800fef6:	bd38      	pop	{r3, r4, r5, pc}
 800fef8:	20005448 	.word	0x20005448

0800fefc <_init>:
 800fefc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fefe:	bf00      	nop
 800ff00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ff02:	bc08      	pop	{r3}
 800ff04:	469e      	mov	lr, r3
 800ff06:	4770      	bx	lr

0800ff08 <_fini>:
 800ff08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ff0a:	bf00      	nop
 800ff0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ff0e:	bc08      	pop	{r3}
 800ff10:	469e      	mov	lr, r3
 800ff12:	4770      	bx	lr
