# 100-days-RTL-Verilog
A 100-day challenge to improve RTL designing skills using Verilog.
