-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Loop_copy_sorted_pro is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    n_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    n_empty_n : IN STD_LOGIC;
    n_read : OUT STD_LOGIC;
    sorted_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    sorted_0_ce0 : OUT STD_LOGIC;
    sorted_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    sorted_copy1_value_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    sorted_copy1_value_V_ce0 : OUT STD_LOGIC;
    sorted_copy1_value_V_we0 : OUT STD_LOGIC;
    sorted_copy1_value_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    sorted_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    sorted_1_ce0 : OUT STD_LOGIC;
    sorted_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    sorted_copy1_frequency_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    sorted_copy1_frequency_V_ce0 : OUT STD_LOGIC;
    sorted_copy1_frequency_V_we0 : OUT STD_LOGIC;
    sorted_copy1_frequency_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    sorted_copy2_value_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    sorted_copy2_value_V_ce0 : OUT STD_LOGIC;
    sorted_copy2_value_V_we0 : OUT STD_LOGIC;
    sorted_copy2_value_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    val_assign_out_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    val_assign_out_out_full_n : IN STD_LOGIC;
    val_assign_out_out_write : OUT STD_LOGIC;
    val_assign_out_out1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    val_assign_out_out1_full_n : IN STD_LOGIC;
    val_assign_out_out1_write : OUT STD_LOGIC );
end;


architecture behav of Loop_copy_sorted_pro is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal n_blk_n : STD_LOGIC;
    signal val_assign_out_out_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln42_fu_185_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal val_assign_out_out1_blk_n : STD_LOGIC;
    signal n_read_reg_202 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal i_fu_190_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal i_reg_212 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_block_state2 : BOOLEAN;
    signal zext_ln43_fu_196_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln43_reg_217 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_0_i_reg_170 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal zext_ln42_fu_181_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not((((icmp_ln42_fu_185_p2 = ap_const_lv1_0) and (val_assign_out_out1_full_n = ap_const_logic_0)) or ((icmp_ln42_fu_185_p2 = ap_const_lv1_0) and (val_assign_out_out_full_n = ap_const_logic_0)))) and (icmp_ln42_fu_185_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_0_i_reg_170_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((real_start = ap_const_logic_0) or (n_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_0_i_reg_170 <= ap_const_lv31_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                i_0_i_reg_170 <= i_reg_212;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((icmp_ln42_fu_185_p2 = ap_const_lv1_0) and (val_assign_out_out1_full_n = ap_const_logic_0)) or ((icmp_ln42_fu_185_p2 = ap_const_lv1_0) and (val_assign_out_out_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                i_reg_212 <= i_fu_190_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((real_start = ap_const_logic_0) or (n_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                n_read_reg_202 <= n_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((icmp_ln42_fu_185_p2 = ap_const_lv1_0) and (val_assign_out_out1_full_n = ap_const_logic_0)) or ((icmp_ln42_fu_185_p2 = ap_const_lv1_0) and (val_assign_out_out_full_n = ap_const_logic_0)))) and (icmp_ln42_fu_185_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    zext_ln43_reg_217(30 downto 0) <= zext_ln43_fu_196_p1(30 downto 0);
            end if;
        end if;
    end process;
    zext_ln43_reg_217(63 downto 31) <= "000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, n_empty_n, val_assign_out_out_full_n, val_assign_out_out1_full_n, ap_CS_fsm_state2, icmp_ln42_fu_185_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((real_start = ap_const_logic_0) or (n_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if ((not((((icmp_ln42_fu_185_p2 = ap_const_lv1_0) and (val_assign_out_out1_full_n = ap_const_logic_0)) or ((icmp_ln42_fu_185_p2 = ap_const_lv1_0) and (val_assign_out_out_full_n = ap_const_logic_0)))) and (icmp_ln42_fu_185_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif ((not((((icmp_ln42_fu_185_p2 = ap_const_lv1_0) and (val_assign_out_out1_full_n = ap_const_logic_0)) or ((icmp_ln42_fu_185_p2 = ap_const_lv1_0) and (val_assign_out_out_full_n = ap_const_logic_0)))) and (icmp_ln42_fu_185_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);

    ap_block_state1_assign_proc : process(real_start, ap_done_reg, n_empty_n)
    begin
                ap_block_state1 <= ((real_start = ap_const_logic_0) or (n_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state2_assign_proc : process(val_assign_out_out_full_n, val_assign_out_out1_full_n, icmp_ln42_fu_185_p2)
    begin
                ap_block_state2 <= (((icmp_ln42_fu_185_p2 = ap_const_lv1_0) and (val_assign_out_out1_full_n = ap_const_logic_0)) or ((icmp_ln42_fu_185_p2 = ap_const_lv1_0) and (val_assign_out_out_full_n = ap_const_logic_0)));
    end process;


    ap_done_assign_proc : process(ap_done_reg, val_assign_out_out_full_n, val_assign_out_out1_full_n, ap_CS_fsm_state2, icmp_ln42_fu_185_p2)
    begin
        if ((not((((icmp_ln42_fu_185_p2 = ap_const_lv1_0) and (val_assign_out_out1_full_n = ap_const_logic_0)) or ((icmp_ln42_fu_185_p2 = ap_const_lv1_0) and (val_assign_out_out_full_n = ap_const_logic_0)))) and (icmp_ln42_fu_185_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    i_fu_190_p2 <= std_logic_vector(unsigned(i_0_i_reg_170) + unsigned(ap_const_lv31_1));
    icmp_ln42_fu_185_p2 <= "1" when (signed(zext_ln42_fu_181_p1) < signed(n_read_reg_202)) else "0";

    internal_ap_ready_assign_proc : process(val_assign_out_out_full_n, val_assign_out_out1_full_n, ap_CS_fsm_state2, icmp_ln42_fu_185_p2)
    begin
        if ((not((((icmp_ln42_fu_185_p2 = ap_const_lv1_0) and (val_assign_out_out1_full_n = ap_const_logic_0)) or ((icmp_ln42_fu_185_p2 = ap_const_lv1_0) and (val_assign_out_out_full_n = ap_const_logic_0)))) and (icmp_ln42_fu_185_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    n_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, n_empty_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            n_blk_n <= n_empty_n;
        else 
            n_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    n_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, n_empty_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (n_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            n_read <= ap_const_logic_1;
        else 
            n_read <= ap_const_logic_0;
        end if; 
    end process;


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    sorted_0_address0 <= zext_ln43_fu_196_p1(8 - 1 downto 0);

    sorted_0_ce0_assign_proc : process(val_assign_out_out_full_n, val_assign_out_out1_full_n, ap_CS_fsm_state2, icmp_ln42_fu_185_p2)
    begin
        if ((not((((icmp_ln42_fu_185_p2 = ap_const_lv1_0) and (val_assign_out_out1_full_n = ap_const_logic_0)) or ((icmp_ln42_fu_185_p2 = ap_const_lv1_0) and (val_assign_out_out_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            sorted_0_ce0 <= ap_const_logic_1;
        else 
            sorted_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    sorted_1_address0 <= zext_ln43_fu_196_p1(8 - 1 downto 0);

    sorted_1_ce0_assign_proc : process(val_assign_out_out_full_n, val_assign_out_out1_full_n, ap_CS_fsm_state2, icmp_ln42_fu_185_p2)
    begin
        if ((not((((icmp_ln42_fu_185_p2 = ap_const_lv1_0) and (val_assign_out_out1_full_n = ap_const_logic_0)) or ((icmp_ln42_fu_185_p2 = ap_const_lv1_0) and (val_assign_out_out_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            sorted_1_ce0 <= ap_const_logic_1;
        else 
            sorted_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    sorted_copy1_frequency_V_address0 <= zext_ln43_reg_217(8 - 1 downto 0);

    sorted_copy1_frequency_V_ce0_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            sorted_copy1_frequency_V_ce0 <= ap_const_logic_1;
        else 
            sorted_copy1_frequency_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    sorted_copy1_frequency_V_d0 <= sorted_1_q0;

    sorted_copy1_frequency_V_we0_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            sorted_copy1_frequency_V_we0 <= ap_const_logic_1;
        else 
            sorted_copy1_frequency_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    sorted_copy1_value_V_address0 <= zext_ln43_reg_217(8 - 1 downto 0);

    sorted_copy1_value_V_ce0_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            sorted_copy1_value_V_ce0 <= ap_const_logic_1;
        else 
            sorted_copy1_value_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    sorted_copy1_value_V_d0 <= sorted_0_q0;

    sorted_copy1_value_V_we0_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            sorted_copy1_value_V_we0 <= ap_const_logic_1;
        else 
            sorted_copy1_value_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    sorted_copy2_value_V_address0 <= zext_ln43_reg_217(8 - 1 downto 0);

    sorted_copy2_value_V_ce0_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            sorted_copy2_value_V_ce0 <= ap_const_logic_1;
        else 
            sorted_copy2_value_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    sorted_copy2_value_V_d0 <= sorted_0_q0;

    sorted_copy2_value_V_we0_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            sorted_copy2_value_V_we0 <= ap_const_logic_1;
        else 
            sorted_copy2_value_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;


    val_assign_out_out1_blk_n_assign_proc : process(val_assign_out_out1_full_n, ap_CS_fsm_state2, icmp_ln42_fu_185_p2)
    begin
        if (((icmp_ln42_fu_185_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            val_assign_out_out1_blk_n <= val_assign_out_out1_full_n;
        else 
            val_assign_out_out1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    val_assign_out_out1_din <= n_read_reg_202;

    val_assign_out_out1_write_assign_proc : process(val_assign_out_out_full_n, val_assign_out_out1_full_n, ap_CS_fsm_state2, icmp_ln42_fu_185_p2)
    begin
        if ((not((((icmp_ln42_fu_185_p2 = ap_const_lv1_0) and (val_assign_out_out1_full_n = ap_const_logic_0)) or ((icmp_ln42_fu_185_p2 = ap_const_lv1_0) and (val_assign_out_out_full_n = ap_const_logic_0)))) and (icmp_ln42_fu_185_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            val_assign_out_out1_write <= ap_const_logic_1;
        else 
            val_assign_out_out1_write <= ap_const_logic_0;
        end if; 
    end process;


    val_assign_out_out_blk_n_assign_proc : process(val_assign_out_out_full_n, ap_CS_fsm_state2, icmp_ln42_fu_185_p2)
    begin
        if (((icmp_ln42_fu_185_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            val_assign_out_out_blk_n <= val_assign_out_out_full_n;
        else 
            val_assign_out_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    val_assign_out_out_din <= n_read_reg_202;

    val_assign_out_out_write_assign_proc : process(val_assign_out_out_full_n, val_assign_out_out1_full_n, ap_CS_fsm_state2, icmp_ln42_fu_185_p2)
    begin
        if ((not((((icmp_ln42_fu_185_p2 = ap_const_lv1_0) and (val_assign_out_out1_full_n = ap_const_logic_0)) or ((icmp_ln42_fu_185_p2 = ap_const_lv1_0) and (val_assign_out_out_full_n = ap_const_logic_0)))) and (icmp_ln42_fu_185_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            val_assign_out_out_write <= ap_const_logic_1;
        else 
            val_assign_out_out_write <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln42_fu_181_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_0_i_reg_170),32));
    zext_ln43_fu_196_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_0_i_reg_170),64));
end behav;
