Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Dec  9 19:10:08 2022
| Host         : LAPTOP-B7P6UCK1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  216         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (216)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (558)
5. checking no_input_delay (6)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (216)
--------------------------
 There are 216 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (558)
--------------------------------------------------
 There are 558 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  561          inf        0.000                      0                  561           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           561 Endpoints
Min Delay           561 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Green/pwminstance/counter_PWM_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.302ns  (logic 4.825ns (58.114%)  route 3.478ns (41.886%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE                         0.000     0.000 r  Green/pwminstance/counter_PWM_reg[1]/C
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Green/pwminstance/counter_PWM_reg[1]/Q
                         net (fo=8, routed)           1.055     1.533    Green/ctr/ltOp_carry[1]
    SLICE_X4Y93          LUT4 (Prop_lut4_I1_O)        0.295     1.828 r  Green/ctr/ltOp_carry_i_8/O
                         net (fo=1, routed)           0.000     1.828    Green/pwminstance/S[0]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.360 r  Green/pwminstance/ltOp_carry/CO[3]
                         net (fo=1, routed)           2.422     4.783    led_rgb_OBUF[0]
    M16                  OBUF (Prop_obuf_I_O)         3.520     8.302 r  led_rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.302    led_rgb[0]
    M16                                                               r  led_rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Blue/pwminstance/counter_PWM_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.916ns  (logic 4.696ns (59.328%)  route 3.220ns (40.672%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE                         0.000     0.000 r  Blue/pwminstance/counter_PWM_reg[3]/C
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Blue/pwminstance/counter_PWM_reg[3]/Q
                         net (fo=6, routed)           1.036     1.492    Blue/ctr/ltOp_carry[3]
    SLICE_X4Y94          LUT4 (Prop_lut4_I1_O)        0.124     1.616 r  Blue/ctr/ltOp_carry_i_7__0/O
                         net (fo=1, routed)           0.000     1.616    Blue/pwminstance/S[1]
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.166 r  Blue/pwminstance/ltOp_carry/CO[3]
                         net (fo=1, routed)           2.184     4.350    led_rgb_OBUF[1]
    R12                  OBUF (Prop_obuf_I_O)         3.566     7.916 r  led_rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.916    led_rgb[1]
    R12                                                               r  led_rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Red/ctr/COUNT_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.883ns  (logic 4.708ns (59.726%)  route 3.175ns (40.274%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE                         0.000     0.000 r  Red/ctr/COUNT_reg[3]/C
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Red/ctr/COUNT_reg[3]/Q
                         net (fo=8, routed)           0.965     1.483    Red/ctr/Q[3]
    SLICE_X4Y85          LUT4 (Prop_lut4_I0_O)        0.124     1.607 r  Red/ctr/ltOp_carry_i_7__1/O
                         net (fo=1, routed)           0.000     1.607    Red/pwminstance/S[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.157 r  Red/pwminstance/ltOp_carry/CO[3]
                         net (fo=1, routed)           2.210     4.367    led_rgb_OBUF[2]
    N15                  OBUF (Prop_obuf_I_O)         3.516     7.883 r  led_rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.883    led_rgb[2]
    N15                                                               r  led_rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Red/ctr/COUNT_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.094ns  (logic 1.631ns (26.764%)  route 4.463ns (73.236%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=1, routed)           2.663     4.170    Green/ctr/reset_IBUF
    SLICE_X2Y98          LUT1 (Prop_lut1_I0_O)        0.124     4.294 f  Green/ctr/COUNT[7]_i_3__1/O
                         net (fo=24, routed)          1.800     6.094    Red/ctr/COUNT_reg[0]_1
    SLICE_X4Y84          FDCE                                         f  Red/ctr/COUNT_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Red/ctr/COUNT_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.094ns  (logic 1.631ns (26.764%)  route 4.463ns (73.236%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=1, routed)           2.663     4.170    Green/ctr/reset_IBUF
    SLICE_X2Y98          LUT1 (Prop_lut1_I0_O)        0.124     4.294 f  Green/ctr/COUNT[7]_i_3__1/O
                         net (fo=24, routed)          1.800     6.094    Red/ctr/COUNT_reg[0]_1
    SLICE_X4Y84          FDCE                                         f  Red/ctr/COUNT_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Red/ctr/COUNT_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.090ns  (logic 1.631ns (26.783%)  route 4.459ns (73.217%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=1, routed)           2.663     4.170    Green/ctr/reset_IBUF
    SLICE_X2Y98          LUT1 (Prop_lut1_I0_O)        0.124     4.294 f  Green/ctr/COUNT[7]_i_3__1/O
                         net (fo=24, routed)          1.796     6.090    Red/ctr/COUNT_reg[0]_1
    SLICE_X5Y84          FDCE                                         f  Red/ctr/COUNT_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Red/ctr/COUNT_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.090ns  (logic 1.631ns (26.783%)  route 4.459ns (73.217%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=1, routed)           2.663     4.170    Green/ctr/reset_IBUF
    SLICE_X2Y98          LUT1 (Prop_lut1_I0_O)        0.124     4.294 f  Green/ctr/COUNT[7]_i_3__1/O
                         net (fo=24, routed)          1.796     6.090    Red/ctr/COUNT_reg[0]_1
    SLICE_X5Y84          FDCE                                         f  Red/ctr/COUNT_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Red/ctr/COUNT_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.782ns  (logic 1.631ns (28.209%)  route 4.151ns (71.791%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=1, routed)           2.663     4.170    Green/ctr/reset_IBUF
    SLICE_X2Y98          LUT1 (Prop_lut1_I0_O)        0.124     4.294 f  Green/ctr/COUNT[7]_i_3__1/O
                         net (fo=24, routed)          1.488     5.782    Red/ctr/COUNT_reg[0]_1
    SLICE_X2Y84          FDCE                                         f  Red/ctr/COUNT_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Red/ctr/COUNT_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.782ns  (logic 1.631ns (28.209%)  route 4.151ns (71.791%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=1, routed)           2.663     4.170    Green/ctr/reset_IBUF
    SLICE_X2Y98          LUT1 (Prop_lut1_I0_O)        0.124     4.294 f  Green/ctr/COUNT[7]_i_3__1/O
                         net (fo=24, routed)          1.488     5.782    Red/ctr/COUNT_reg[0]_1
    SLICE_X3Y84          FDCE                                         f  Red/ctr/COUNT_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Red/ctr/COUNT_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.624ns  (logic 1.631ns (29.002%)  route 3.993ns (70.998%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=1, routed)           2.663     4.170    Green/ctr/reset_IBUF
    SLICE_X2Y98          LUT1 (Prop_lut1_I0_O)        0.124     4.294 f  Green/ctr/COUNT[7]_i_3__1/O
                         net (fo=24, routed)          1.330     5.624    Red/ctr/COUNT_reg[0]_1
    SLICE_X3Y85          FDCE                                         f  Red/ctr/COUNT_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Red/boton1_dtctr/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red/boton1_dtctr/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE                         0.000     0.000 r  Red/boton1_dtctr/sreg_reg[1]/C
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Red/boton1_dtctr/sreg_reg[1]/Q
                         net (fo=2, routed)           0.134     0.262    Red/boton1_dtctr/sreg[1]
    SLICE_X1Y86          FDRE                                         r  Red/boton1_dtctr/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Green/boton1_dtctr/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green/boton1_dtctr/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE                         0.000     0.000 r  Green/boton1_dtctr/sreg_reg[1]/C
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  Green/boton1_dtctr/sreg_reg[1]/Q
                         net (fo=2, routed)           0.119     0.267    Green/boton1_dtctr/sreg[1]
    SLICE_X2Y94          FDRE                                         r  Green/boton1_dtctr/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Red/boton0_dtctr/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red/boton0_dtctr/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.148ns (53.103%)  route 0.131ns (46.897%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE                         0.000     0.000 r  Red/boton0_dtctr/sreg_reg[0]/C
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  Red/boton0_dtctr/sreg_reg[0]/Q
                         net (fo=2, routed)           0.131     0.279    Red/boton0_dtctr/sreg[0]
    SLICE_X7Y85          FDRE                                         r  Red/boton0_dtctr/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Blue/boton1_debouncer/button_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue/boton1_synchrnzr/SYNC_OUT_reg_srl3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE                         0.000     0.000 r  Blue/boton1_debouncer/button_out_reg/C
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Blue/boton1_debouncer/button_out_reg/Q
                         net (fo=2, routed)           0.123     0.287    Blue/boton1_synchrnzr/sreg_reg[0]
    SLICE_X2Y91          SRL16E                                       r  Blue/boton1_synchrnzr/SYNC_OUT_reg_srl3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Green/boton1_debouncer/button_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green/boton1_synchrnzr/SYNC_OUT_reg_srl3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.164ns (51.658%)  route 0.153ns (48.342%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE                         0.000     0.000 r  Green/boton1_debouncer/button_out_reg/C
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Green/boton1_debouncer/button_out_reg/Q
                         net (fo=2, routed)           0.153     0.317    Green/boton1_synchrnzr/sreg_reg[0]
    SLICE_X2Y86          SRL16E                                       r  Green/boton1_synchrnzr/SYNC_OUT_reg_srl3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Red/boton1_dtctr/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red/boton1_dtctr/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.148ns (46.553%)  route 0.170ns (53.447%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE                         0.000     0.000 r  Red/boton1_dtctr/sreg_reg[0]/C
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  Red/boton1_dtctr/sreg_reg[0]/Q
                         net (fo=2, routed)           0.170     0.318    Red/boton1_dtctr/sreg[0]
    SLICE_X1Y86          FDRE                                         r  Red/boton1_dtctr/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Red/pwminstance/counter_PWM_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red/pwminstance/counter_PWM_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.093%)  route 0.134ns (41.907%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE                         0.000     0.000 r  Red/pwminstance/counter_PWM_reg[3]/C
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Red/pwminstance/counter_PWM_reg[3]/Q
                         net (fo=6, routed)           0.134     0.275    Red/pwminstance/Q[3]
    SLICE_X5Y85          LUT6 (Prop_lut6_I1_O)        0.045     0.320 r  Red/pwminstance/counter_PWM[5]_i_1__1/O
                         net (fo=1, routed)           0.000     0.320    Red/pwminstance/plusOp__1[5]
    SLICE_X5Y85          FDRE                                         r  Red/pwminstance/counter_PWM_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Blue/boton0_dtctr/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue/boton0_dtctr/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.905%)  route 0.180ns (56.095%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE                         0.000     0.000 r  Blue/boton0_dtctr/sreg_reg[1]/C
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Blue/boton0_dtctr/sreg_reg[1]/Q
                         net (fo=2, routed)           0.180     0.321    Blue/boton0_dtctr/sreg[1]
    SLICE_X9Y91          FDRE                                         r  Blue/boton0_dtctr/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Red/boton0_dtctr/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red/boton0_dtctr/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE                         0.000     0.000 r  Red/boton0_dtctr/sreg_reg[1]/C
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Red/boton0_dtctr/sreg_reg[1]/Q
                         net (fo=2, routed)           0.181     0.322    Red/boton0_dtctr/sreg[1]
    SLICE_X7Y85          FDRE                                         r  Red/boton0_dtctr/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Red/boton1_debouncer/button_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red/boton1_synchrnzr/SYNC_OUT_reg_srl3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.141ns (42.908%)  route 0.188ns (57.092%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE                         0.000     0.000 r  Red/boton1_debouncer/button_out_reg/C
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Red/boton1_debouncer/button_out_reg/Q
                         net (fo=2, routed)           0.188     0.329    Red/boton1_synchrnzr/sreg_reg[0]
    SLICE_X2Y86          SRL16E                                       r  Red/boton1_synchrnzr/SYNC_OUT_reg_srl3/D
  -------------------------------------------------------------------    -------------------





