Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/tongt/Desktop/P4/P4/mips_test_isim_beh.exe -prj D:/tongt/Desktop/P4/P4/mips_test_beh.prj work.mips_test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/tongt/Desktop/P4/P4/IM.v" into library work
Analyzing Verilog file "D:/tongt/Desktop/P4/P4/GRF.v" into library work
Analyzing Verilog file "D:/tongt/Desktop/P4/P4/EXT.v" into library work
Analyzing Verilog file "D:/tongt/Desktop/P4/P4/DM.v" into library work
Analyzing Verilog file "D:/tongt/Desktop/P4/P4/Controller.v" into library work
Analyzing Verilog file "D:/tongt/Desktop/P4/P4/ALU.v" into library work
Analyzing Verilog file "D:/tongt/Desktop/P4/P4/mips.v" into library work
Analyzing Verilog file "D:/tongt/Desktop/P4/P4/mips_test.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "D:/tongt/Desktop/P4/P4/mips.v" Line 128: Size mismatch in connection of port <ExtOp>. Formal port size is 2-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module IM
Compiling module EXT
Compiling module Controller
Compiling module GRF
Compiling module ALU
Compiling module DM
Compiling module mips
Compiling module mips_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: 系统找不到指定的路径。, "isim\mips_test_isim_beh.exe.sim\libPortability.dll".
Compiled 9 Verilog Units
Built simulation executable D:/tongt/Desktop/P4/P4/mips_test_isim_beh.exe
Fuse Memory Usage: 31184 KB
Fuse CPU Usage: 781 ms
