#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xbd0b90 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0xc41690_0 .var "Clk", 0 0;
v0xc3dcd0_0 .var "Reset", 0 0;
v0xc41820_0 .var "Start", 0 0;
v0xc418f0_0 .var/i "counter", 31 0;
v0xc41970_0 .var/i "i", 31 0;
v0xc419f0_0 .var/i "outfile", 31 0;
S_0xbf7360 .scope module, "CPU" "CPU" 2 12, 3 1, S_0xbd0b90;
 .timescale 0 0;
L_0xc420c0 .functor AND 1, L_0xc42f50, L_0xc44b90, C4<1>, C4<1>;
L_0xc42250 .functor AND 1, L_0xc42f50, L_0xc44b90, C4<1>, C4<1>;
L_0xc42380 .functor OR 1, L_0xc42250, L_0xc42ff0, C4<0>, C4<0>;
L_0xc42480 .functor NOT 1, v0xc3bfc0_0, C4<0>, C4<0>, C4<0>;
L_0xc424e0 .functor BUFZ 32, v0xc3fca0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xc425c0 .functor BUFZ 32, v0xc3fe60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xc45cb0 .functor BUFZ 32, v0xc3b690_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xc41010_0 .net "_SignExtend", 31 0, L_0xc45cb0; 1 drivers
v0xc410b0_0 .net "_instr", 31 0, L_0xc424e0; 1 drivers
v0xc41150_0 .net "_pc", 31 0, L_0xc425c0; 1 drivers
v0xc411f0_0 .net *"_s29", 3 0, L_0xc458d0; 1 drivers
v0xc41270_0 .net *"_s31", 25 0, L_0xc459c0; 1 drivers
v0xc41310_0 .net *"_s32", 1 0, C4<00>; 1 drivers
v0xc413f0_0 .net *"_s4", 0 0, L_0xc42250; 1 drivers
v0xc41490_0 .net "clk_i", 0 0, v0xc41690_0; 1 drivers
v0xc41560_0 .net "rst_i", 0 0, v0xc3dcd0_0; 1 drivers
v0xc415e0_0 .net "start_i", 0 0, v0xc41820_0; 1 drivers
L_0xc43400 .part L_0xc424e0, 26, 6;
LS_0xc43990_0_0 .concat [ 2 1 1 1], L_0xc431a0, L_0xc42e80, L_0xc42db0, L_0xc42c20;
LS_0xc43990_0_4 .concat [ 1 1 1 0], L_0xc42b80, L_0xc42a60, L_0xc42960;
L_0xc43990 .concat [ 5 3 0 0], LS_0xc43990_0_0, LS_0xc43990_0_4;
L_0xc449c0 .part L_0xc424e0, 21, 5;
L_0xc44a60 .part L_0xc424e0, 16, 5;
L_0xc45020 .part L_0xc424e0, 0, 16;
L_0xc45750 .part L_0xc424e0, 21, 5;
L_0xc45830 .part L_0xc424e0, 16, 5;
L_0xc458d0 .part L_0xc425c0, 28, 4;
L_0xc459c0 .part L_0xc424e0, 0, 26;
L_0xc45b70 .concat [ 2 26 4 0], C4<00>, L_0xc459c0, L_0xc458d0;
L_0xc46bf0 .part L_0xc424e0, 21, 5;
L_0xc46c90 .part L_0xc424e0, 16, 5;
L_0xc46da0 .part L_0xc424e0, 11, 5;
L_0xc46e70 .part L_0xc45cb0, 0, 6;
S_0xc40b00 .scope module, "Instruction_Memory" "Instruction_Memory" 3 14, 4 1, S_0xbf7360;
 .timescale 0 0;
L_0xc41e40 .functor BUFZ 32, L_0xc41a70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xc40bf0_0 .net *"_s0", 31 0, L_0xc41a70; 1 drivers
v0xc40c90_0 .net *"_s2", 31 0, L_0xc41d00; 1 drivers
v0xc40d30_0 .net *"_s4", 29 0, L_0xc41b30; 1 drivers
v0xc40dd0_0 .net *"_s6", 1 0, C4<00>; 1 drivers
v0xc40e50_0 .net "addr_i", 31 0, v0xc40900_0; 1 drivers
v0xc40ed0_0 .net "instr_o", 31 0, L_0xc41e40; 1 drivers
v0xc40f90 .array "memory", 255 0, 31 0;
L_0xc41a70 .array/port v0xc40f90, L_0xc41d00;
L_0xc41b30 .part v0xc40900_0, 2, 30;
L_0xc41d00 .concat [ 30 2 0 0], L_0xc41b30, C4<00>;
S_0xc405e0 .scope module, "PC" "PC" 3 20, 5 1, S_0xbf7360;
 .timescale 0 0;
v0xc40700_0 .net "PC_Write_i", 0 0, v0xc3c060_0; 1 drivers
v0xc407d0_0 .alias "clk_i", 0 0, v0xc41490_0;
v0xc40850_0 .net "pc_i", 31 0, v0xc3b9e0_0; 1 drivers
v0xc40900_0 .var "pc_o", 31 0;
v0xc40a00_0 .alias "rst_i", 0 0, v0xc41560_0;
v0xc40a80_0 .alias "start_i", 0 0, v0xc415e0_0;
E_0xc406d0/0 .event negedge, v0xc40a00_0;
E_0xc406d0/1 .event posedge, v0xc353e0_0;
E_0xc406d0 .event/or E_0xc406d0/0, E_0xc406d0/1;
S_0xc40310 .scope module, "Add_PC" "Adder" 3 30, 6 1, S_0xbf7360;
 .timescale 0 0;
v0xc40400_0 .alias "data1_i", 31 0, v0xc40e50_0;
v0xc404b0_0 .net "data2_i", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0xc40530_0 .net "data_o", 31 0, L_0xc41f40; 1 drivers
L_0xc41f40 .arith/sum 32, v0xc40900_0, C4<00000000000000000000000000000100>;
S_0xc3fee0 .scope module, "MUX_Branch" "MUX32" 3 37, 7 1, S_0xbf7360;
 .timescale 0 0;
v0xc40040_0 .alias "data1_i", 31 0, v0xc40530_0;
v0xc40100_0 .net "data2_i", 31 0, L_0xc455d0; 1 drivers
v0xc401b0_0 .var "data_o", 31 0;
v0xc40260_0 .net "select_i", 0 0, L_0xc420c0; 1 drivers
E_0xc3ffd0 .event edge, v0xc40260_0, v0xc3c350_0, v0xc40040_0;
S_0xc3f8b0 .scope module, "IF_ID" "IF_ID" 3 45, 8 1, S_0xbf7360;
 .timescale 0 0;
v0xc3f9a0_0 .alias "clk_i", 0 0, v0xc41490_0;
v0xc3fa40_0 .net "flush_i", 0 0, L_0xc42380; 1 drivers
v0xc3fae0_0 .net "hazard_i", 0 0, L_0xc42480; 1 drivers
v0xc3fb80_0 .alias "instr_i", 31 0, v0xc40ed0_0;
v0xc3fc00_0 .net "instr_o", 31 0, v0xc3fca0_0; 1 drivers
v0xc3fca0_0 .var "instr_r", 31 0;
v0xc3fd40_0 .alias "pc_i", 31 0, v0xc40e50_0;
v0xc3fde0_0 .net "pc_o", 31 0, v0xc3fe60_0; 1 drivers
v0xc3fe60_0 .var "pc_r", 31 0;
S_0xc3e510 .scope module, "Control" "Control" 3 61, 9 1, S_0xbf7360;
 .timescale 0 0;
L_0xc433a0 .functor BUFZ 11, L_0xc432a0, C4<00000000000>, C4<00000000000>, C4<00000000000>;
v0xc3e600_0 .net "ALUOp_o", 1 0, L_0xc431a0; 1 drivers
v0xc3e6c0_0 .net "ALUSrc_o", 0 0, L_0xc42a60; 1 drivers
v0xc3e760_0 .net "Branch_o", 0 0, L_0xc42f50; 1 drivers
v0xc3e800_0 .net "ExtOp_o", 0 0, L_0xc42cf0; 1 drivers
v0xc3e880_0 .net "Jump_o", 0 0, L_0xc42ff0; 1 drivers
v0xc3e900_0 .net "MemRead_o", 0 0, L_0xc42db0; 1 drivers
v0xc3e980_0 .net "MemWrite_o", 0 0, L_0xc42e80; 1 drivers
v0xc3ea00_0 .net "MemtoReg_o", 0 0, L_0xc42b80; 1 drivers
v0xc3ea80_0 .net "Op_i", 5 0, L_0xc43400; 1 drivers
v0xc3eb20_0 .net "RegDst_o", 0 0, L_0xc42960; 1 drivers
v0xc3ebc0_0 .net "RegWrite_o", 0 0, L_0xc42c20; 1 drivers
v0xc3ec60_0 .net *"_s29", 10 0, L_0xc432a0; 1 drivers
v0xc3ed00_0 .net *"_s32", 10 0, L_0xc433a0; 1 drivers
v0xc3eda0 .array "tbl", 63 0;
v0xc3eda0_0 .net v0xc3eda0 0, 10 0, C4<10010000x11>; 1 drivers
v0xc3eda0_1 .net v0xc3eda0 1, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_2 .net v0xc3eda0 2, 10 0, C4<xxx00001xxx>; 1 drivers
v0xc3eda0_3 .net v0xc3eda0 3, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_4 .net v0xc3eda0 4, 10 0, C4<x0x00010x10>; 1 drivers
v0xc3eda0_5 .net v0xc3eda0 5, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_6 .net v0xc3eda0 6, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_7 .net v0xc3eda0 7, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_8 .net v0xc3eda0 8, 10 0, C4<01010000001>; 1 drivers
v0xc3eda0_9 .net v0xc3eda0 9, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_10 .net v0xc3eda0 10, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_11 .net v0xc3eda0 11, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_12 .net v0xc3eda0 12, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_13 .net v0xc3eda0 13, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_14 .net v0xc3eda0 14, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_15 .net v0xc3eda0 15, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_16 .net v0xc3eda0 16, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_17 .net v0xc3eda0 17, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_18 .net v0xc3eda0 18, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_19 .net v0xc3eda0 19, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_20 .net v0xc3eda0 20, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_21 .net v0xc3eda0 21, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_22 .net v0xc3eda0 22, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_23 .net v0xc3eda0 23, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_24 .net v0xc3eda0 24, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_25 .net v0xc3eda0 25, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_26 .net v0xc3eda0 26, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_27 .net v0xc3eda0 27, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_28 .net v0xc3eda0 28, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_29 .net v0xc3eda0 29, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_30 .net v0xc3eda0 30, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_31 .net v0xc3eda0 31, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_32 .net v0xc3eda0 32, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_33 .net v0xc3eda0 33, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_34 .net v0xc3eda0 34, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_35 .net v0xc3eda0 35, 10 0, C4<01111000101>; 1 drivers
v0xc3eda0_36 .net v0xc3eda0 36, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_37 .net v0xc3eda0 37, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_38 .net v0xc3eda0 38, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_39 .net v0xc3eda0 39, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_40 .net v0xc3eda0 40, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_41 .net v0xc3eda0 41, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_42 .net v0xc3eda0 42, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_43 .net v0xc3eda0 43, 10 0, C4<x1x00100101>; 1 drivers
v0xc3eda0_44 .net v0xc3eda0 44, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_45 .net v0xc3eda0 45, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_46 .net v0xc3eda0 46, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_47 .net v0xc3eda0 47, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_48 .net v0xc3eda0 48, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_49 .net v0xc3eda0 49, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_50 .net v0xc3eda0 50, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_51 .net v0xc3eda0 51, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_52 .net v0xc3eda0 52, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_53 .net v0xc3eda0 53, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_54 .net v0xc3eda0 54, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_55 .net v0xc3eda0 55, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_56 .net v0xc3eda0 56, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_57 .net v0xc3eda0 57, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_58 .net v0xc3eda0 58, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_59 .net v0xc3eda0 59, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_60 .net v0xc3eda0 60, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_61 .net v0xc3eda0 61, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_62 .net v0xc3eda0 62, 10 0, C4<zzzzzzzzzzz>; 0 drivers
v0xc3eda0_63 .net v0xc3eda0 63, 10 0, C4<zzzzzzzzzzz>; 0 drivers
L_0xc42960 .part L_0xc433a0, 10, 1;
L_0xc42a60 .part L_0xc433a0, 9, 1;
L_0xc42b80 .part L_0xc433a0, 8, 1;
L_0xc42c20 .part L_0xc433a0, 7, 1;
L_0xc42db0 .part L_0xc433a0, 6, 1;
L_0xc42e80 .part L_0xc433a0, 5, 1;
L_0xc42f50 .part L_0xc433a0, 4, 1;
L_0xc42ff0 .part L_0xc433a0, 3, 1;
L_0xc42cf0 .part L_0xc433a0, 2, 1;
L_0xc431a0 .part L_0xc433a0, 0, 2;
L_0xc432a0 .array/port v0xc3eda0, L_0xc43400;
S_0xc3dfa0 .scope module, "MUX8" "MUX8" 3 76, 10 1, S_0xbf7360;
 .timescale 0 0;
v0xc3e090_0 .net "Control_i", 7 0, L_0xc43990; 1 drivers
v0xc3e110_0 .net "ID_EX_NOP_i", 0 0, v0xc3bd70_0; 1 drivers
v0xc3e190_0 .net *"_s0", 1 0, L_0xc43540; 1 drivers
v0xc3e210_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0xc3e290_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0xc3e330_0 .net *"_s6", 0 0, L_0xc43720; 1 drivers
v0xc3e3d0_0 .net *"_s8", 7 0, C4<00000000>; 1 drivers
v0xc3e470_0 .net "data_o", 7 0, L_0xc43850; 1 drivers
L_0xc43540 .concat [ 1 1 0 0], v0xc3bd70_0, C4<0>;
L_0xc43720 .cmp/eq 2, L_0xc43540, C4<00>;
L_0xc43850 .functor MUXZ 8, C4<00000000>, L_0xc43990, L_0xc43720, C4<>;
L_0xc465a0 .part L_0xc43850, 7, 1;
L_0xc46690 .part L_0xc43850, 6, 1;
L_0xc46730 .part L_0xc43850, 5, 1;
L_0xc46860 .part L_0xc43850, 4, 1;
L_0xc46900 .part L_0xc43850, 3, 1;
L_0xc469a0 .part L_0xc43850, 2, 1;
L_0xc46a40 .part L_0xc43850, 0, 2;
S_0xc3cf20 .scope module, "Registers" "Registers" 3 91, 11 1, S_0xbf7360;
 .timescale 0 0;
L_0xc43da0 .functor AND 1, v0xc35170_0, L_0xc43d00, C4<1>, C4<1>;
L_0xc436c0 .functor AND 1, L_0xc43da0, L_0xc43f00, C4<1>, C4<1>;
L_0xc44430 .functor AND 1, v0xc35170_0, L_0xc44390, C4<1>, C4<1>;
L_0xc44640 .functor AND 1, L_0xc44430, L_0xc44560, C4<1>, C4<1>;
v0xc3d010_0 .net "RDaddr_i", 4 0, v0xc35010_0; 1 drivers
v0xc3d0e0_0 .net "RDdata_i", 31 0, v0xc34a10_0; 1 drivers
v0xc3d160_0 .net "RSaddr_i", 4 0, L_0xc449c0; 1 drivers
v0xc3d200_0 .net "RSdata_o", 31 0, L_0xc441c0; 1 drivers
v0xc3d2d0_0 .net "RTaddr_i", 4 0, L_0xc44a60; 1 drivers
v0xc3d350_0 .net "RTdata_o", 31 0, L_0xc44830; 1 drivers
v0xc3d460_0 .net "RegWrite_i", 0 0, v0xc35170_0; 1 drivers
v0xc3d530_0 .net *"_s0", 0 0, L_0xc43d00; 1 drivers
v0xc3d620_0 .net *"_s10", 31 0, L_0xc440d0; 1 drivers
v0xc3d6c0_0 .net *"_s14", 0 0, L_0xc44390; 1 drivers
v0xc3d760_0 .net *"_s16", 0 0, L_0xc44430; 1 drivers
v0xc3d800_0 .net *"_s18", 4 0, C4<00000>; 1 drivers
v0xc3d8a0_0 .net *"_s2", 0 0, L_0xc43da0; 1 drivers
v0xc3d940_0 .net *"_s20", 0 0, L_0xc44560; 1 drivers
v0xc3da60_0 .net *"_s22", 0 0, L_0xc44640; 1 drivers
v0xc3db00_0 .net *"_s24", 31 0, L_0xc44740; 1 drivers
v0xc3d9c0_0 .net *"_s4", 4 0, C4<00000>; 1 drivers
v0xc3dc50_0 .net *"_s6", 0 0, L_0xc43f00; 1 drivers
v0xc3dd70_0 .net *"_s8", 0 0, L_0xc436c0; 1 drivers
v0xc3ddf0_0 .alias "clk_i", 0 0, v0xc41490_0;
v0xc3df20 .array "register", 31 0, 31 0;
L_0xc43d00 .cmp/eq 5, L_0xc449c0, v0xc35010_0;
L_0xc43f00 .cmp/ne 5, v0xc35010_0, C4<00000>;
L_0xc440d0 .array/port v0xc3df20, L_0xc449c0;
L_0xc441c0 .functor MUXZ 32, L_0xc440d0, v0xc34a10_0, L_0xc436c0, C4<>;
L_0xc44390 .cmp/eq 5, L_0xc44a60, v0xc35010_0;
L_0xc44560 .cmp/ne 5, v0xc35010_0, C4<00000>;
L_0xc44740 .array/port v0xc3df20, L_0xc44a60;
L_0xc44830 .functor MUXZ 32, L_0xc44740, v0xc34a10_0, L_0xc44640, C4<>;
S_0xc3cc90 .scope module, "RegisterEq" "Equal" 3 103, 12 1, S_0xbf7360;
 .timescale 0 0;
v0xc3cd80_0 .alias "data1_i", 31 0, v0xc3d200_0;
v0xc3ce20_0 .alias "data2_i", 31 0, v0xc3d350_0;
v0xc3cea0_0 .net "data_o", 0 0, L_0xc44b90; 1 drivers
L_0xc44b90 .cmp/eq 32, L_0xc441c0, L_0xc44830;
S_0xc3c7a0 .scope module, "Sign_Extend" "Sign_Extend" 3 110, 13 1, S_0xbf7360;
 .timescale 0 0;
L_0xc44df0 .functor AND 1, L_0xc44d50, L_0xc42cf0, C4<1>, C4<1>;
v0xc3c890_0 .alias "ExtOp_i", 0 0, v0xc3e800_0;
v0xc3c910_0 .net *"_s1", 0 0, L_0xc44d50; 1 drivers
v0xc3c990_0 .net *"_s2", 0 0, L_0xc44df0; 1 drivers
v0xc3ca30_0 .net *"_s4", 15 0, L_0xc44e50; 1 drivers
v0xc3cae0_0 .net "data_i", 15 0, L_0xc45020; 1 drivers
v0xc3cb80_0 .net "data_o", 31 0, L_0xc44f80; 1 drivers
L_0xc44d50 .part L_0xc45020, 15, 1;
LS_0xc44e50_0_0 .concat [ 1 1 1 1], L_0xc44df0, L_0xc44df0, L_0xc44df0, L_0xc44df0;
LS_0xc44e50_0_4 .concat [ 1 1 1 1], L_0xc44df0, L_0xc44df0, L_0xc44df0, L_0xc44df0;
LS_0xc44e50_0_8 .concat [ 1 1 1 1], L_0xc44df0, L_0xc44df0, L_0xc44df0, L_0xc44df0;
LS_0xc44e50_0_12 .concat [ 1 1 1 1], L_0xc44df0, L_0xc44df0, L_0xc44df0, L_0xc44df0;
L_0xc44e50 .concat [ 4 4 4 4], LS_0xc44e50_0_0, LS_0xc44e50_0_4, LS_0xc44e50_0_8, LS_0xc44e50_0_12;
L_0xc44f80 .concat [ 16 16 0 0], L_0xc45020, L_0xc44e50;
S_0xc3c3f0 .scope module, "Shift2" "Shift2" 3 117, 14 1, S_0xbf7360;
 .timescale 0 0;
v0xc3c4e0_0 .net *"_s1", 29 0, L_0xc45330; 1 drivers
v0xc3c5a0_0 .net *"_s2", 1 0, C4<00>; 1 drivers
v0xc3c640_0 .alias "data_i", 31 0, v0xc3cb80_0;
v0xc3c6c0_0 .net "data_o", 31 0, L_0xc454e0; 1 drivers
L_0xc45330 .part L_0xc44f80, 0, 30;
L_0xc454e0 .concat [ 2 30 0 0], C4<00>, L_0xc45330;
S_0xc3c100 .scope module, "Add_Branch" "Adder" 3 123, 6 1, S_0xbf7360;
 .timescale 0 0;
v0xc3c1f0_0 .alias "data1_i", 31 0, v0xc3fde0_0;
v0xc3c2b0_0 .alias "data2_i", 31 0, v0xc3c6c0_0;
v0xc3c350_0 .alias "data_o", 31 0, v0xc40100_0;
L_0xc455d0 .arith/sum 32, v0xc3fe60_0, L_0xc454e0;
S_0xc3bb30 .scope module, "HazardDetection" "HazardDetection" 3 129, 15 1, S_0xbf7360;
 .timescale 0 0;
v0xc3bca0_0 .net "ID_EX_MemRead_i", 0 0, v0xc3a280_0; 1 drivers
v0xc3bd70_0 .var "ID_EX_NOP_o", 0 0;
v0xc3bdf0_0 .net "ID_EX_RT_i", 4 0, v0xc3ad90_0; 1 drivers
v0xc3be70_0 .net "IF_ID_RS_i", 4 0, L_0xc45750; 1 drivers
v0xc3bf20_0 .net "IF_ID_RT_i", 4 0, L_0xc45830; 1 drivers
v0xc3bfc0_0 .var "IF_ID_Write_o", 0 0;
v0xc3c060_0 .var "PC_Write_o", 0 0;
E_0xc3bc20 .event edge, v0xc3bf20_0, v0xc3be70_0, v0xc390e0_0, v0xc3a190_0;
S_0xc3b550 .scope module, "MUX_Jump" "MUX32" 3 140, 7 1, S_0xbf7360;
 .timescale 0 0;
v0xc3b8e0_0 .net "data1_i", 31 0, v0xc401b0_0; 1 drivers
v0xc3b960_0 .net "data2_i", 31 0, L_0xc45b70; 1 drivers
v0xc3b9e0_0 .var "data_o", 31 0;
v0xc3ba80_0 .alias "select_i", 0 0, v0xc3e880_0;
E_0xc3b640 .event edge, v0xc3ba80_0, v0xc3b960_0, v0xc3b8e0_0;
S_0xc39c30 .scope module, "ID_EX" "ID_EX" 3 148, 16 1, S_0xbf7360;
 .timescale 0 0;
v0xc39d20_0 .net "ALUSrc_i", 0 0, L_0xc46690; 1 drivers
v0xc39de0_0 .net "ALUSrc_o", 0 0, v0xc39e90_0; 1 drivers
v0xc39e90_0 .var "ALUSrc_r", 0 0;
v0xc39f10_0 .net "ALUop_i", 1 0, L_0xc46a40; 1 drivers
v0xc39fc0_0 .net "ALUop_o", 1 0, v0xc3a070_0; 1 drivers
v0xc3a070_0 .var "ALUop_r", 1 0;
v0xc3a0f0_0 .net "MemRead_i", 0 0, L_0xc46900; 1 drivers
v0xc3a190_0 .alias "MemRead_o", 0 0, v0xc3bca0_0;
v0xc3a280_0 .var "MemRead_r", 0 0;
v0xc3a320_0 .net "MemWrite_i", 0 0, L_0xc469a0; 1 drivers
v0xc3a3c0_0 .net "MemWrite_o", 0 0, v0xc3a440_0; 1 drivers
v0xc3a440_0 .var "MemWrite_r", 0 0;
v0xc3a530_0 .net "MemtoReg_i", 0 0, L_0xc46730; 1 drivers
v0xc3a5d0_0 .net "MemtoReg_o", 0 0, v0xc3a700_0; 1 drivers
v0xc3a700_0 .var "MemtoReg_r", 0 0;
v0xc3a780_0 .net "RDAddr_i", 4 0, L_0xc46da0; 1 drivers
v0xc3a650_0 .net "RDAddr_o", 4 0, v0xc3a8e0_0; 1 drivers
v0xc3a8e0_0 .var "RDAddr_r", 4 0;
v0xc3a800_0 .net "RSAddr_i", 4 0, L_0xc46bf0; 1 drivers
v0xc3aa20_0 .net "RSAddr_o", 4 0, v0xc3ab50_0; 1 drivers
v0xc3ab50_0 .var "RSAddr_r", 4 0;
v0xc3abd0_0 .alias "RS_i", 31 0, v0xc3d200_0;
v0xc3aaa0_0 .net "RS_o", 31 0, v0xc3ad10_0; 1 drivers
v0xc3ad10_0 .var "RS_r", 31 0;
v0xc3ac50_0 .net "RTAddr_i", 4 0, L_0xc46c90; 1 drivers
v0xc3ae60_0 .alias "RTAddr_o", 4 0, v0xc3bdf0_0;
v0xc3ad90_0 .var "RTAddr_r", 4 0;
v0xc3afc0_0 .alias "RT_i", 31 0, v0xc3d350_0;
v0xc3aee0_0 .net "RT_o", 31 0, v0xc3b130_0; 1 drivers
v0xc3b130_0 .var "RT_r", 31 0;
v0xc3b040_0 .net "RegDst_i", 0 0, L_0xc465a0; 1 drivers
v0xc3b2b0_0 .net "RegDst_o", 0 0, v0xc3b1b0_0; 1 drivers
v0xc3b1b0_0 .var "RegDst_r", 0 0;
v0xc3b230_0 .net "RegWrite_i", 0 0, L_0xc46860; 1 drivers
v0xc3b450_0 .net "RegWrite_o", 0 0, v0xc3b4d0_0; 1 drivers
v0xc3b4d0_0 .var "RegWrite_r", 0 0;
v0xc3b330_0 .alias "SignExtend_i", 31 0, v0xc3cb80_0;
v0xc3b3d0_0 .net "SignExtend_o", 31 0, v0xc3b690_0; 1 drivers
v0xc3b690_0 .var "SignExtend_r", 31 0;
v0xc3b710_0 .alias "clk_i", 0 0, v0xc41490_0;
S_0xc398e0 .scope module, "ALU_Control" "ALU_Control" 3 181, 17 1, S_0xbf7360;
 .timescale 0 0;
v0xc39a40_0 .var "ALUCtrl_o", 2 0;
v0xc39b10_0 .alias "ALUOp_i", 1 0, v0xc39fc0_0;
v0xc39b90_0 .net "funct_i", 5 0, L_0xc46e70; 1 drivers
E_0xc399d0 .event edge, v0xc39b10_0, v0xc39b90_0;
S_0xc39320 .scope module, "MUX_RegDst" "MUX5" 3 188, 18 1, S_0xbf7360;
 .timescale 0 0;
v0xc39410_0 .net *"_s0", 1 0, L_0xc46fc0; 1 drivers
v0xc39490_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0xc39510_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0xc395b0_0 .net *"_s6", 0 0, L_0xc471b0; 1 drivers
v0xc39660_0 .alias "data1_i", 4 0, v0xc3bdf0_0;
v0xc39710_0 .alias "data2_i", 4 0, v0xc3a650_0;
v0xc39790_0 .net "data_o", 4 0, L_0xc47320; 1 drivers
v0xc39810_0 .alias "select_i", 0 0, v0xc3b2b0_0;
L_0xc46fc0 .concat [ 1 1 0 0], v0xc3b1b0_0, C4<0>;
L_0xc471b0 .cmp/eq 2, L_0xc46fc0, C4<00>;
L_0xc47320 .functor MUXZ 5, v0xc3a8e0_0, v0xc3ad90_0, L_0xc471b0, C4<>;
S_0xc38cb0 .scope module, "Forward" "Forward" 3 196, 19 1, S_0xbf7360;
 .timescale 0 0;
v0xc38dc0_0 .net "ExRegWrite_i", 0 0, v0xc36f00_0; 1 drivers
v0xc38e60_0 .net "ExRegisterRd_i", 4 0, v0xc36cb0_0; 1 drivers
v0xc38f30_0 .var "ForwardRs_o", 1 0;
v0xc38fb0_0 .var "ForwardRt_o", 1 0;
v0xc39060_0 .alias "IdRs_i", 4 0, v0xc3aa20_0;
v0xc390e0_0 .alias "IdRt_i", 4 0, v0xc3bdf0_0;
v0xc391a0_0 .alias "MemRegWrite_i", 0 0, v0xc3d460_0;
v0xc39220_0 .alias "MemRegisterRd_i", 4 0, v0xc3d010_0;
E_0xc377d0/0 .event edge, v0xc350d0_0, v0xc34f90_0, v0xc39060_0, v0xc390e0_0;
E_0xc377d0/1 .event edge, v0xc35170_0, v0xc35010_0;
E_0xc377d0 .event/or E_0xc377d0/0, E_0xc377d0/1;
S_0xc382d0 .scope module, "Forward_Rs" "MUX_Forward" 3 208, 20 1, S_0xbf7360;
 .timescale 0 0;
v0xc383c0_0 .net *"_s0", 1 0, C4<00>; 1 drivers
v0xc38480_0 .net *"_s10", 0 0, L_0xc474a0; 1 drivers
v0xc38520_0 .net *"_s12", 31 0, L_0xc478a0; 1 drivers
v0xc385c0_0 .net *"_s14", 31 0, L_0xc47990; 1 drivers
v0xc38640_0 .net *"_s2", 0 0, L_0xc47540; 1 drivers
v0xc386e0_0 .net *"_s4", 1 0, C4<01>; 1 drivers
v0xc38780_0 .net *"_s6", 0 0, L_0xc47630; 1 drivers
v0xc38820_0 .net *"_s8", 1 0, C4<10>; 1 drivers
v0xc38910_0 .alias "data0_i", 31 0, v0xc3aaa0_0;
v0xc389b0_0 .alias "data1_i", 31 0, v0xc3d0e0_0;
v0xc38a30_0 .net "data2_i", 31 0, v0xc370b0_0; 1 drivers
v0xc38b40_0 .net "data_o", 31 0, L_0xc47ad0; 1 drivers
v0xc38c30_0 .net "select_i", 1 0, v0xc38f30_0; 1 drivers
L_0xc47540 .cmp/eq 2, v0xc38f30_0, C4<00>;
L_0xc47630 .cmp/eq 2, v0xc38f30_0, C4<01>;
L_0xc474a0 .cmp/eq 2, v0xc38f30_0, C4<10>;
L_0xc478a0 .functor MUXZ 32, v0xc3ad10_0, v0xc370b0_0, L_0xc474a0, C4<>;
L_0xc47990 .functor MUXZ 32, L_0xc478a0, v0xc34a10_0, L_0xc47630, C4<>;
L_0xc47ad0 .functor MUXZ 32, L_0xc47990, v0xc3ad10_0, L_0xc47540, C4<>;
S_0xc379e0 .scope module, "Forward_Rt" "MUX_Forward" 3 217, 20 1, S_0xbf7360;
 .timescale 0 0;
v0xc37ad0_0 .net *"_s0", 1 0, C4<00>; 1 drivers
v0xc37b70_0 .net *"_s10", 0 0, L_0xc47ff0; 1 drivers
v0xc37c10_0 .net *"_s12", 31 0, L_0xc48120; 1 drivers
v0xc37cb0_0 .net *"_s14", 31 0, L_0xc48210; 1 drivers
v0xc37d60_0 .net *"_s2", 0 0, L_0xc47d70; 1 drivers
v0xc37e00_0 .net *"_s4", 1 0, C4<01>; 1 drivers
v0xc37ea0_0 .net *"_s6", 0 0, L_0xc47760; 1 drivers
v0xc37f40_0 .net *"_s8", 1 0, C4<10>; 1 drivers
v0xc38030_0 .alias "data0_i", 31 0, v0xc3aee0_0;
v0xc380d0_0 .alias "data1_i", 31 0, v0xc3d0e0_0;
v0xc38150_0 .alias "data2_i", 31 0, v0xc38a30_0;
v0xc381d0_0 .net "data_o", 31 0, L_0xc48350; 1 drivers
v0xc38250_0 .net "select_i", 1 0, v0xc38fb0_0; 1 drivers
L_0xc47d70 .cmp/eq 2, v0xc38fb0_0, C4<00>;
L_0xc47760 .cmp/eq 2, v0xc38fb0_0, C4<01>;
L_0xc47ff0 .cmp/eq 2, v0xc38fb0_0, C4<10>;
L_0xc48120 .functor MUXZ 32, v0xc3b130_0, v0xc370b0_0, L_0xc47ff0, C4<>;
L_0xc48210 .functor MUXZ 32, L_0xc48120, v0xc34a10_0, L_0xc47760, C4<>;
L_0xc48350 .functor MUXZ 32, L_0xc48210, v0xc3b130_0, L_0xc47d70, C4<>;
S_0xc37610 .scope module, "MUX_ALUSrc" "MUX32" 3 226, 7 1, S_0xbf7360;
 .timescale 0 0;
v0xc37730_0 .alias "data1_i", 31 0, v0xc381d0_0;
v0xc37800_0 .alias "data2_i", 31 0, v0xc3b3d0_0;
v0xc37880_0 .var "data_o", 31 0;
v0xc37930_0 .alias "select_i", 0 0, v0xc39de0_0;
E_0xc37700 .event edge, v0xc37930_0, v0xc37800_0, v0xc36680_0;
S_0xc37250 .scope module, "ALU" "ALU" 3 234, 21 1, S_0xbf7360;
 .timescale 0 0;
v0xc37360_0 .net "ALUCtrl_i", 2 0, v0xc39a40_0; 1 drivers
v0xc37420_0 .alias "data1_i", 31 0, v0xc38b40_0;
v0xc374c0_0 .net "data2_i", 31 0, v0xc37880_0; 1 drivers
v0xc37560_0 .var "data_o", 31 0;
E_0xc360d0 .event edge, v0xc37360_0, v0xc374c0_0, v0xc37420_0;
S_0xc36590 .scope module, "EX_MEM" "EX_MEM" 3 242, 22 1, S_0xbf7360;
 .timescale 0 0;
v0xc36680_0 .alias "Data_i", 31 0, v0xc381d0_0;
v0xc36700_0 .net "Data_o", 31 0, v0xc36780_0; 1 drivers
v0xc36780_0 .var "Data_r", 31 0;
v0xc36800_0 .alias "MemWrite_i", 0 0, v0xc3a3c0_0;
v0xc368b0_0 .net "MemWrite_o", 0 0, v0xc36960_0; 1 drivers
v0xc36960_0 .var "MemWrite_r", 0 0;
v0xc369e0_0 .alias "MemtoReg_i", 0 0, v0xc3a5d0_0;
v0xc36a60_0 .net "MemtoReg_o", 0 0, v0xc36ae0_0; 1 drivers
v0xc36ae0_0 .var "MemtoReg_r", 0 0;
v0xc36b60_0 .alias "RD_i", 4 0, v0xc39790_0;
v0xc36c00_0 .alias "RD_o", 4 0, v0xc38e60_0;
v0xc36cb0_0 .var "RD_r", 4 0;
v0xc36d30_0 .alias "RegWrite_i", 0 0, v0xc3b450_0;
v0xc36dd0_0 .alias "RegWrite_o", 0 0, v0xc38dc0_0;
v0xc36f00_0 .var "RegWrite_r", 0 0;
v0xc36f80_0 .net "Result_i", 31 0, v0xc37560_0; 1 drivers
v0xc36e50_0 .alias "Result_o", 31 0, v0xc38a30_0;
v0xc370b0_0 .var "Result_r", 31 0;
v0xc371d0_0 .alias "clk_i", 0 0, v0xc41490_0;
S_0xc35460 .scope module, "Data_Memory" "Data_Memory" 3 258, 23 1, S_0xbf7360;
 .timescale 0 0;
v0xc35550_0 .net "MemRead_i", 0 0, C4<1>; 1 drivers
v0xc35610_0 .alias "MemWrite_i", 0 0, v0xc368b0_0;
v0xc356b0_0 .net *"_s0", 7 0, L_0xc48880; 1 drivers
v0xc35750_0 .net *"_s10", 7 0, L_0xc48da0; 1 drivers
v0xc35800_0 .net *"_s12", 2 0, C4<010>; 1 drivers
v0xc358a0_0 .net *"_s16", 28 0, C4<00000000000000000000000000000>; 1 drivers
v0xc35940_0 .net *"_s17", 31 0, L_0xc48960; 1 drivers
v0xc359e0_0 .net *"_s18", 31 0, L_0xc49000; 1 drivers
v0xc35a80_0 .net *"_s2", 2 0, C4<011>; 1 drivers
v0xc35b20_0 .net *"_s20", 7 0, L_0xc491e0; 1 drivers
v0xc35c20_0 .net *"_s22", 1 0, C4<01>; 1 drivers
v0xc35cc0_0 .net *"_s26", 29 0, C4<000000000000000000000000000000>; 1 drivers
v0xc35dd0_0 .net *"_s27", 31 0, L_0xc48e40; 1 drivers
v0xc35e70_0 .net *"_s28", 31 0, L_0xc494a0; 1 drivers
v0xc35f90_0 .net *"_s30", 7 0, L_0xc495e0; 1 drivers
v0xc36030_0 .net *"_s6", 28 0, C4<00000000000000000000000000000>; 1 drivers
v0xc35ef0_0 .net *"_s7", 31 0, L_0xc47ea0; 1 drivers
v0xc36180_0 .net *"_s8", 31 0, L_0xc48b40; 1 drivers
v0xc362a0_0 .alias "addr_i", 31 0, v0xc38a30_0;
v0xc36320_0 .alias "clk_i", 0 0, v0xc41490_0;
v0xc36200_0 .alias "data_i", 31 0, v0xc36700_0;
v0xc36450_0 .net "data_o", 31 0, L_0xc496e0; 1 drivers
v0xc363a0 .array "memory", 32 0, 7 0;
L_0xc48880 .array/port v0xc363a0, L_0xc48b40;
L_0xc47ea0 .concat [ 3 29 0 0], C4<011>, C4<00000000000000000000000000000>;
L_0xc48b40 .arith/sum 32, v0xc370b0_0, L_0xc47ea0;
L_0xc48da0 .array/port v0xc363a0, L_0xc49000;
L_0xc48960 .concat [ 3 29 0 0], C4<010>, C4<00000000000000000000000000000>;
L_0xc49000 .arith/sum 32, v0xc370b0_0, L_0xc48960;
L_0xc491e0 .array/port v0xc363a0, L_0xc494a0;
L_0xc48e40 .concat [ 2 30 0 0], C4<01>, C4<000000000000000000000000000000>;
L_0xc494a0 .arith/sum 32, v0xc370b0_0, L_0xc48e40;
L_0xc495e0 .array/port v0xc363a0, v0xc370b0_0;
L_0xc496e0 .concat [ 8 8 8 8], L_0xc495e0, L_0xc491e0, L_0xc48da0, L_0xc48880;
S_0xc34b60 .scope module, "MEM_WB" "MEM_WB" 3 268, 24 1, S_0xbf7360;
 .timescale 0 0;
v0xc34cc0_0 .alias "Data_i", 31 0, v0xc36450_0;
v0xc34d80_0 .var "Data_o", 31 0;
v0xc34e30_0 .alias "MemtoReg_i", 0 0, v0xc36a60_0;
v0xc34eb0_0 .var "MemtoReg_o", 0 0;
v0xc34f90_0 .alias "RD_i", 4 0, v0xc38e60_0;
v0xc35010_0 .var "RD_o", 4 0;
v0xc350d0_0 .alias "RegWrite_i", 0 0, v0xc38dc0_0;
v0xc35170_0 .var "RegWrite_o", 0 0;
v0xc35260_0 .alias "Result_i", 31 0, v0xc38a30_0;
v0xc35300_0 .var "Result_o", 31 0;
v0xc353e0_0 .alias "clk_i", 0 0, v0xc41490_0;
E_0xc34c50 .event posedge, v0xc353e0_0;
S_0xbf7ed0 .scope module, "MUX_WriteReg" "MUX32" 3 283, 7 1, S_0xbf7360;
 .timescale 0 0;
v0xc08310_0 .net "data1_i", 31 0, v0xc35300_0; 1 drivers
v0xc34970_0 .net "data2_i", 31 0, v0xc34d80_0; 1 drivers
v0xc34a10_0 .var "data_o", 31 0;
v0xc34ab0_0 .net "select_i", 0 0, v0xc34eb0_0; 1 drivers
E_0xbf6850 .event edge, v0xc34ab0_0, v0xc34970_0, v0xc08310_0;
    .scope S_0xc405e0;
T_0 ;
    %wait E_0xc406d0;
    %load/v 8, v0xc40a00_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc40900_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0xc40a80_0, 1;
    %load/v 9, v0xc40700_0, 1;
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xc40700_0, 1;
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %inv 4, 1;
    %mov 9, 4, 1;
    %load/v 10, v0xc40700_0, 1;
    %mov 11, 0, 1;
    %cmpi/u 10, 0, 2;
    %inv 4, 1;
    %mov 10, 4, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_0.2, 8;
    %load/v 8, v0xc40850_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc40900_0, 0, 8;
    %jmp T_0.3;
T_0.2 ;
    %load/v 8, v0xc40700_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_0.4, 4;
    %load/v 8, v0xc40900_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc40900_0, 0, 8;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0xc3fee0;
T_1 ;
    %set/v v0xc401b0_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0xc3fee0;
T_2 ;
    %wait E_0xc3ffd0;
    %load/v 8, v0xc40260_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_2.0, 4;
    %load/v 8, v0xc40040_0, 32;
    %set/v v0xc401b0_0, 8, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0xc40100_0, 32;
    %set/v v0xc401b0_0, 8, 32;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0xc3f8b0;
T_3 ;
    %set/v v0xc3fe60_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0xc3f8b0;
T_4 ;
    %set/v v0xc3fca0_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0xc3f8b0;
T_5 ;
    %wait E_0xc34c50;
    %load/v 8, v0xc3fa40_0, 1;
    %jmp/0  T_5.0, 8;
    %mov 9, 0, 32;
    %jmp/1  T_5.2, 8;
T_5.0 ; End of true expr.
    %load/v 41, v0xc3fae0_0, 1;
    %jmp/0  T_5.3, 41;
    %load/v 42, v0xc3fe60_0, 32;
    %jmp/1  T_5.5, 41;
T_5.3 ; End of true expr.
    %load/v 74, v0xc3fd40_0, 32;
    %jmp/0  T_5.4, 41;
 ; End of false expr.
    %blend  42, 74, 32; Condition unknown.
    %jmp  T_5.5;
T_5.4 ;
    %mov 42, 74, 32; Return false value
T_5.5 ;
    %jmp/0  T_5.1, 8;
 ; End of false expr.
    %blend  9, 42, 32; Condition unknown.
    %jmp  T_5.2;
T_5.1 ;
    %mov 9, 42, 32; Return false value
T_5.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc3fe60_0, 0, 9;
    %load/v 8, v0xc3fa40_0, 1;
    %jmp/0  T_5.6, 8;
    %mov 9, 0, 32;
    %jmp/1  T_5.8, 8;
T_5.6 ; End of true expr.
    %load/v 41, v0xc3fae0_0, 1;
    %jmp/0  T_5.9, 41;
    %load/v 42, v0xc3fca0_0, 32;
    %jmp/1  T_5.11, 41;
T_5.9 ; End of true expr.
    %load/v 74, v0xc3fb80_0, 32;
    %jmp/0  T_5.10, 41;
 ; End of false expr.
    %blend  42, 74, 32; Condition unknown.
    %jmp  T_5.11;
T_5.10 ;
    %mov 42, 74, 32; Return false value
T_5.11 ;
    %jmp/0  T_5.7, 8;
 ; End of false expr.
    %blend  9, 42, 32; Condition unknown.
    %jmp  T_5.8;
T_5.7 ;
    %mov 9, 42, 32; Return false value
T_5.8 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc3fca0_0, 0, 9;
    %jmp T_5;
    .thread T_5;
    .scope S_0xc3cf20;
T_6 ;
    %wait E_0xc34c50;
    %load/v 8, v0xc3d460_0, 1;
    %load/v 9, v0xc3d010_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.0, 8;
    %load/v 8, v0xc3d0e0_0, 32;
    %ix/getv 3, v0xc3d010_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0xc3df20, 0, 8;
t_0 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xc3bb30;
T_7 ;
    %wait E_0xc3bc20;
    %load/v 8, v0xc3bca0_0, 1;
    %load/v 9, v0xc3bdf0_0, 5;
    %load/v 14, v0xc3be70_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v0xc3bdf0_0, 5;
    %load/v 15, v0xc3bf20_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.0, 8;
    %set/v v0xc3bd70_0, 1, 1;
    %set/v v0xc3bfc0_0, 0, 1;
    %set/v v0xc3c060_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %set/v v0xc3bd70_0, 0, 1;
    %set/v v0xc3bfc0_0, 1, 1;
    %set/v v0xc3c060_0, 1, 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xc3b550;
T_8 ;
    %set/v v0xc3b9e0_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0xc3b550;
T_9 ;
    %wait E_0xc3b640;
    %load/v 8, v0xc3ba80_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_9.0, 4;
    %load/v 8, v0xc3b8e0_0, 32;
    %set/v v0xc3b9e0_0, 8, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v0xc3b960_0, 32;
    %set/v v0xc3b9e0_0, 8, 32;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0xc39c30;
T_10 ;
    %set/v v0xc3b4d0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0xc39c30;
T_11 ;
    %set/v v0xc3a440_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0xc39c30;
T_12 ;
    %wait E_0xc34c50;
    %load/v 8, v0xc3b040_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xc3b1b0_0, 0, 8;
    %load/v 8, v0xc39d20_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xc39e90_0, 0, 8;
    %load/v 8, v0xc3a530_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xc3a700_0, 0, 8;
    %load/v 8, v0xc3b230_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xc3b4d0_0, 0, 8;
    %load/v 8, v0xc3a0f0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xc3a280_0, 0, 8;
    %load/v 8, v0xc3a320_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xc3a440_0, 0, 8;
    %load/v 8, v0xc39f10_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0xc3a070_0, 0, 8;
    %load/v 8, v0xc3abd0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc3ad10_0, 0, 8;
    %load/v 8, v0xc3afc0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc3b130_0, 0, 8;
    %load/v 8, v0xc3b330_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc3b690_0, 0, 8;
    %load/v 8, v0xc3a800_0, 5;
    %set/v v0xc3ab50_0, 8, 5;
    %load/v 8, v0xc3ac50_0, 5;
    %set/v v0xc3ad90_0, 8, 5;
    %load/v 8, v0xc3a780_0, 5;
    %set/v v0xc3a8e0_0, 8, 5;
    %jmp T_12;
    .thread T_12;
    .scope S_0xc398e0;
T_13 ;
    %wait E_0xc399d0;
    %load/v 8, v0xc39b10_0, 2;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_13.0, 6;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_13.1, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_13.2, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_13.3, 6;
    %jmp T_13.4;
T_13.0 ;
    %load/v 8, v0xc39b90_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_13.5, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_13.6, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_13.7, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_13.8, 6;
    %cmpi/u 8, 24, 6;
    %jmp/1 T_13.9, 6;
    %jmp T_13.10;
T_13.5 ;
    %movi 8, 2, 3;
    %set/v v0xc39a40_0, 8, 3;
    %jmp T_13.10;
T_13.6 ;
    %movi 8, 6, 3;
    %set/v v0xc39a40_0, 8, 3;
    %jmp T_13.10;
T_13.7 ;
    %set/v v0xc39a40_0, 0, 3;
    %jmp T_13.10;
T_13.8 ;
    %movi 8, 1, 3;
    %set/v v0xc39a40_0, 8, 3;
    %jmp T_13.10;
T_13.9 ;
    %movi 8, 3, 3;
    %set/v v0xc39a40_0, 8, 3;
    %jmp T_13.10;
T_13.10 ;
    %jmp T_13.4;
T_13.1 ;
    %movi 8, 1, 3;
    %set/v v0xc39a40_0, 8, 3;
    %jmp T_13.4;
T_13.2 ;
    %movi 8, 2, 3;
    %set/v v0xc39a40_0, 8, 3;
    %jmp T_13.4;
T_13.3 ;
    %movi 8, 6, 3;
    %set/v v0xc39a40_0, 8, 3;
    %jmp T_13.4;
T_13.4 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0xc38cb0;
T_14 ;
    %wait E_0xc377d0;
    %load/v 8, v0xc38dc0_0, 1;
    %load/v 9, v0xc38e60_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xc38e60_0, 5;
    %load/v 14, v0xc39060_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_14.0, 8;
    %ix/load 0, 1, 0;
    %set/x0 v0xc38f30_0, 1, 1;
    %jmp T_14.1;
T_14.0 ;
    %ix/load 0, 1, 0;
    %set/x0 v0xc38f30_0, 0, 1;
T_14.1 ;
    %load/v 8, v0xc38dc0_0, 1;
    %load/v 9, v0xc38e60_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xc38e60_0, 5;
    %load/v 14, v0xc390e0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_14.2, 8;
    %ix/load 0, 1, 0;
    %set/x0 v0xc38fb0_0, 1, 1;
    %jmp T_14.3;
T_14.2 ;
    %ix/load 0, 1, 0;
    %set/x0 v0xc38fb0_0, 0, 1;
T_14.3 ;
    %load/v 8, v0xc391a0_0, 1;
    %load/v 9, v0xc39220_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xc38e60_0, 5;
    %load/v 14, v0xc39060_0, 5;
    %cmp/u 9, 14, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xc39220_0, 5;
    %load/v 14, v0xc39060_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_14.4, 8;
    %ix/load 0, 0, 0;
    %set/x0 v0xc38f30_0, 1, 1;
    %jmp T_14.5;
T_14.4 ;
    %ix/load 0, 0, 0;
    %set/x0 v0xc38f30_0, 0, 1;
T_14.5 ;
    %load/v 8, v0xc391a0_0, 1;
    %load/v 9, v0xc39220_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xc38e60_0, 5;
    %load/v 14, v0xc390e0_0, 5;
    %cmp/u 9, 14, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xc39220_0, 5;
    %load/v 14, v0xc390e0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_14.6, 8;
    %ix/load 0, 0, 0;
    %set/x0 v0xc38fb0_0, 1, 1;
    %jmp T_14.7;
T_14.6 ;
    %ix/load 0, 0, 0;
    %set/x0 v0xc38fb0_0, 0, 1;
T_14.7 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0xc37610;
T_15 ;
    %set/v v0xc37880_0, 0, 32;
    %end;
    .thread T_15;
    .scope S_0xc37610;
T_16 ;
    %wait E_0xc37700;
    %load/v 8, v0xc37930_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_16.0, 4;
    %load/v 8, v0xc37730_0, 32;
    %set/v v0xc37880_0, 8, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/v 8, v0xc37800_0, 32;
    %set/v v0xc37880_0, 8, 32;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0xc37250;
T_17 ;
    %wait E_0xc360d0;
    %load/v 8, v0xc37360_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_17.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_17.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_17.2, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_17.3, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_17.4, 6;
    %jmp T_17.5;
T_17.0 ;
    %load/v 8, v0xc37420_0, 32;
    %load/v 40, v0xc374c0_0, 32;
    %and 8, 40, 32;
    %set/v v0xc37560_0, 8, 32;
    %jmp T_17.5;
T_17.1 ;
    %load/v 8, v0xc37420_0, 32;
    %load/v 40, v0xc374c0_0, 32;
    %or 8, 40, 32;
    %set/v v0xc37560_0, 8, 32;
    %jmp T_17.5;
T_17.2 ;
    %load/v 8, v0xc37420_0, 32;
    %load/v 40, v0xc374c0_0, 32;
    %add 8, 40, 32;
    %set/v v0xc37560_0, 8, 32;
    %jmp T_17.5;
T_17.3 ;
    %load/v 8, v0xc37420_0, 32;
    %load/v 40, v0xc374c0_0, 32;
    %sub 8, 40, 32;
    %set/v v0xc37560_0, 8, 32;
    %jmp T_17.5;
T_17.4 ;
    %load/v 8, v0xc37420_0, 32;
    %load/v 40, v0xc374c0_0, 32;
    %mul 8, 40, 32;
    %set/v v0xc37560_0, 8, 32;
    %jmp T_17.5;
T_17.5 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0xc36590;
T_18 ;
    %set/v v0xc36f00_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0xc36590;
T_19 ;
    %set/v v0xc36960_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0xc36590;
T_20 ;
    %wait E_0xc34c50;
    %load/v 8, v0xc369e0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xc36ae0_0, 0, 8;
    %load/v 8, v0xc36d30_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xc36f00_0, 0, 8;
    %load/v 8, v0xc36800_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xc36960_0, 0, 8;
    %load/v 8, v0xc36f80_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc370b0_0, 0, 8;
    %load/v 8, v0xc36680_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc36780_0, 0, 8;
    %load/v 8, v0xc36b60_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xc36cb0_0, 0, 8;
    %jmp T_20;
    .thread T_20;
    .scope S_0xc35460;
T_21 ;
    %wait E_0xc34c50;
    %load/v 8, v0xc35610_0, 1;
    %jmp/0xz  T_21.0, 8;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_21.2, 4;
    %load/x1p 8, v0xc36200_0, 8;
    %jmp T_21.3;
T_21.2 ;
    %mov 8, 2, 8;
T_21.3 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 3, 0;
    %load/vp0 16, v0xc362a0_0, 32;
    %ix/get 3, 16, 32;
    %jmp/1 t_1, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0xc363a0, 0, 8;
t_1 ;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_21.4, 4;
    %load/x1p 8, v0xc36200_0, 8;
    %jmp T_21.5;
T_21.4 ;
    %mov 8, 2, 8;
T_21.5 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 2, 0;
    %load/vp0 16, v0xc362a0_0, 32;
    %ix/get 3, 16, 32;
    %jmp/1 t_2, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0xc363a0, 0, 8;
t_2 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_21.6, 4;
    %load/x1p 8, v0xc36200_0, 8;
    %jmp T_21.7;
T_21.6 ;
    %mov 8, 2, 8;
T_21.7 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 1, 0;
    %load/vp0 16, v0xc362a0_0, 32;
    %ix/get 3, 16, 32;
    %jmp/1 t_3, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0xc363a0, 0, 8;
t_3 ;
    %load/v 8, v0xc36200_0, 8; Only need 8 of 32 bits
; Save base=8 wid=8 in lookaside.
    %ix/getv 3, v0xc362a0_0;
    %jmp/1 t_4, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0xc363a0, 0, 8;
t_4 ;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0xc34b60;
T_22 ;
    %set/v v0xc34eb0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0xc34b60;
T_23 ;
    %set/v v0xc35170_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_0xc34b60;
T_24 ;
    %set/v v0xc35300_0, 0, 32;
    %end;
    .thread T_24;
    .scope S_0xc34b60;
T_25 ;
    %set/v v0xc34d80_0, 0, 32;
    %end;
    .thread T_25;
    .scope S_0xc34b60;
T_26 ;
    %set/v v0xc35010_0, 0, 5;
    %end;
    .thread T_26;
    .scope S_0xc34b60;
T_27 ;
    %wait E_0xc34c50;
    %load/v 8, v0xc34e30_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xc34eb0_0, 0, 8;
    %load/v 8, v0xc350d0_0, 1;
    %load/v 9, v0xc350d0_0, 1;
    %cmpi/u 9, 0, 1;
    %or 8, 4, 1;
    %jmp/0xz  T_27.0, 8;
    %load/v 8, v0xc350d0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xc35170_0, 0, 8;
    %load/v 8, v0xc34f90_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xc35010_0, 0, 8;
    %load/v 8, v0xc34cc0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc34d80_0, 0, 8;
    %load/v 8, v0xc35260_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc35300_0, 0, 8;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0xbf7ed0;
T_28 ;
    %set/v v0xc34a10_0, 0, 32;
    %end;
    .thread T_28;
    .scope S_0xbf7ed0;
T_29 ;
    %wait E_0xbf6850;
    %load/v 8, v0xc34ab0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_29.0, 4;
    %load/v 8, v0xc08310_0, 32;
    %set/v v0xc34a10_0, 8, 32;
    %jmp T_29.1;
T_29.0 ;
    %load/v 8, v0xc34970_0, 32;
    %set/v v0xc34a10_0, 8, 32;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0xbd0b90;
T_30 ;
    %delay 25, 0;
    %load/v 8, v0xc41690_0, 1;
    %inv 8, 1;
    %set/v v0xc41690_0, 8, 1;
    %jmp T_30;
    .thread T_30;
    .scope S_0xbd0b90;
T_31 ;
    %set/v v0xc418f0_0, 0, 32;
    %set/v v0xc41970_0, 0, 32;
T_31.0 ;
    %load/v 8, v0xc41970_0, 32;
   %cmpi/s 8, 256, 32;
    %jmp/0xz T_31.1, 5;
    %ix/getv/s 3, v0xc41970_0;
   %jmp/1 t_5, 4;
   %ix/load 1, 0, 0;
   %set/av v0xc40f90, 0, 32;
t_5 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0xc41970_0, 32;
    %set/v v0xc41970_0, 8, 32;
    %jmp T_31.0;
T_31.1 ;
    %set/v v0xc41970_0, 0, 32;
T_31.2 ;
    %load/v 8, v0xc41970_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_31.3, 5;
    %ix/getv/s 3, v0xc41970_0;
   %jmp/1 t_6, 4;
   %ix/load 1, 0, 0;
   %set/av v0xc3df20, 0, 32;
t_6 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0xc41970_0, 32;
    %set/v v0xc41970_0, 8, 32;
    %jmp T_31.2;
T_31.3 ;
    %vpi_call 2 33 "$readmemb", "instruction.txt", v0xc40f90;
    %vpi_func 2 36 "$fopen", 8, 32, "output.txt";
    %movi 40, 1, 32;
    %or 8, 40, 32;
    %set/v v0xc419f0_0, 8, 32;
    %set/v v0xc41690_0, 0, 1;
    %set/v v0xc3dcd0_0, 0, 1;
    %set/v v0xc41820_0, 0, 1;
    %delay 12, 0;
    %set/v v0xc3dcd0_0, 1, 1;
    %set/v v0xc41820_0, 1, 1;
    %vpi_call 2 46 "$dumpfile", "dff.vcd";
    %vpi_call 2 47 "$dumpvars";
    %end;
    .thread T_31;
    .scope S_0xbd0b90;
T_32 ;
    %wait E_0xc34c50;
    %load/v 8, v0xc418f0_0, 32;
    %cmpi/u 8, 30, 32;
    %jmp/0xz  T_32.0, 4;
    %vpi_call 2 53 "$stop";
T_32.0 ;
    %vpi_call 2 56 "$fdisplay", v0xc419f0_0, "PC = %d", v0xc40900_0;
    %vpi_call 2 59 "$fdisplay", v0xc419f0_0, "Registers";
    %vpi_call 2 60 "$fdisplay", v0xc419f0_0, "R0(r0) = %d, R8 (t0) = %d, R16(s0) = %d, R24(t8) = %d", &A<v0xc3df20, 0>, &A<v0xc3df20, 8>, &A<v0xc3df20, 16>, &A<v0xc3df20, 24>;
    %vpi_call 2 61 "$fdisplay", v0xc419f0_0, "R1(at) = %d, R9 (t1) = %d, R17(s1) = %d, R25(t9) = %d", &A<v0xc3df20, 1>, &A<v0xc3df20, 9>, &A<v0xc3df20, 17>, &A<v0xc3df20, 25>;
    %vpi_call 2 62 "$fdisplay", v0xc419f0_0, "R2(v0) = %d, R10(t2) = %d, R18(s2) = %d, R26(k0) = %d", &A<v0xc3df20, 2>, &A<v0xc3df20, 10>, &A<v0xc3df20, 18>, &A<v0xc3df20, 26>;
    %vpi_call 2 63 "$fdisplay", v0xc419f0_0, "R3(v1) = %d, R11(t3) = %d, R19(s3) = %d, R27(k1) = %d", &A<v0xc3df20, 3>, &A<v0xc3df20, 11>, &A<v0xc3df20, 19>, &A<v0xc3df20, 27>;
    %vpi_call 2 64 "$fdisplay", v0xc419f0_0, "R4(a0) = %d, R12(t4) = %d, R20(s4) = %d, R28(gp) = %d", &A<v0xc3df20, 4>, &A<v0xc3df20, 12>, &A<v0xc3df20, 20>, &A<v0xc3df20, 28>;
    %vpi_call 2 65 "$fdisplay", v0xc419f0_0, "R5(a1) = %d, R13(t5) = %d, R21(s5) = %d, R29(sp) = %d", &A<v0xc3df20, 5>, &A<v0xc3df20, 13>, &A<v0xc3df20, 21>, &A<v0xc3df20, 29>;
    %vpi_call 2 66 "$fdisplay", v0xc419f0_0, "R6(a2) = %d, R14(t6) = %d, R22(s6) = %d, R30(s8) = %d", &A<v0xc3df20, 6>, &A<v0xc3df20, 14>, &A<v0xc3df20, 22>, &A<v0xc3df20, 30>;
    %vpi_call 2 67 "$fdisplay", v0xc419f0_0, "R7(a3) = %d, R15(t7) = %d, R23(s7) = %d, R31(ra) = %d", &A<v0xc3df20, 7>, &A<v0xc3df20, 15>, &A<v0xc3df20, 23>, &A<v0xc3df20, 31>;
    %vpi_call 2 68 "$fdisplay", v0xc419f0_0, "\012";
    %load/v 8, v0xc418f0_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0xc418f0_0, 8, 32;
    %jmp T_32;
    .thread T_32;
# The file index is used to find the file name in the following table.
:file_names 25;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "Instruction_Memory.v";
    "PC.v";
    "Adder.v";
    "MUX32.v";
    "IF_ID.v";
    "Control.v";
    "MUX8.v";
    "Registers.v";
    "Equal.v";
    "Sign_Extend.v";
    "Shift2.v";
    "HazardDetection.v";
    "ID_EX.v";
    "ALU_Control.v";
    "MUX5.v";
    "Forward.v";
    "MUX_Forward.v";
    "ALU.v";
    "EX_MEM.v";
    "Data_Memory.v";
    "MEM_WB.v";
