# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"test_1_func_synth.v" \
"../../../../../modulationFm.srcs/sources_1/new/ram.v" \
"../../../../../modulationFm.srcs/sim_1/new/test_1.v" \

# Do not sort compile order
nosort
