Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jun  5 19:14:34 2019
| Host         : DESKTOP-B3RT09T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.613        0.000                      0                   39        0.121        0.000                      0                   39        1.100        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
SYSCLK_P                {0.000 2.500}        5.000           200.000         
  clk_out1_glb_clk_src  {0.000 1.953}        3.906           256.000         
  clkfbout_glb_clk_src  {0.000 12.500}       25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SYSCLK_P                                                                                                                                                                  1.100        0.000                       0                     1  
  clk_out1_glb_clk_src        1.613        0.000                      0                   39        0.121        0.000                      0                   39        1.453        0.000                       0                    38  
  clkfbout_glb_clk_src                                                                                                                                                   23.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_P
  To Clock:  SYSCLK_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK_P }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_glb_clk_src
  To Clock:  clk_out1_glb_clk_src

Setup :            0  Failing Endpoints,  Worst Slack        1.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.453ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 frediv_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            frediv_inst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_glb_clk_src rise@3.906ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.801ns  (logic 0.735ns (40.810%)  route 1.066ns (59.190%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 1.891 - 3.906 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          1.552    -2.469    frediv_inst/CLK
    SLICE_X162Y102       FDRE                                         r  frediv_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y102       FDRE (Prop_fdre_C_Q)         0.398    -2.071 r  frediv_inst/counter_reg[1]/Q
                         net (fo=4, routed)           0.559    -1.511    frediv_inst/counter_reg__0[1]
    SLICE_X163Y102       LUT6 (Prop_lut6_I2_O)        0.232    -1.279 f  frediv_inst/counter[3]_i_3/O
                         net (fo=2, routed)           0.215    -1.064    frediv_inst/counter[3]_i_3_n_0
    SLICE_X163Y102       LUT4 (Prop_lut4_I3_O)        0.105    -0.959 r  frediv_inst/counter[3]_i_1/O
                         net (fo=4, routed)           0.291    -0.668    frediv_inst/counter[3]_i_1_n_0
    SLICE_X162Y102       FDRE                                         r  frediv_inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      3.906     3.906 r  
    R3                                                0.000     3.906 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     3.906    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     4.757 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     5.775    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -1.078 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     0.371    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.448 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          1.443     1.891    frediv_inst/CLK
    SLICE_X162Y102       FDRE                                         r  frediv_inst/counter_reg[0]/C
                         clock pessimism             -0.454     1.438    
                         clock uncertainty           -0.069     1.369    
    SLICE_X162Y102       FDRE (Setup_fdre_C_R)       -0.423     0.946    frediv_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.946    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 frediv_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            frediv_inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_glb_clk_src rise@3.906ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.801ns  (logic 0.735ns (40.810%)  route 1.066ns (59.190%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 1.891 - 3.906 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          1.552    -2.469    frediv_inst/CLK
    SLICE_X162Y102       FDRE                                         r  frediv_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y102       FDRE (Prop_fdre_C_Q)         0.398    -2.071 r  frediv_inst/counter_reg[1]/Q
                         net (fo=4, routed)           0.559    -1.511    frediv_inst/counter_reg__0[1]
    SLICE_X163Y102       LUT6 (Prop_lut6_I2_O)        0.232    -1.279 f  frediv_inst/counter[3]_i_3/O
                         net (fo=2, routed)           0.215    -1.064    frediv_inst/counter[3]_i_3_n_0
    SLICE_X163Y102       LUT4 (Prop_lut4_I3_O)        0.105    -0.959 r  frediv_inst/counter[3]_i_1/O
                         net (fo=4, routed)           0.291    -0.668    frediv_inst/counter[3]_i_1_n_0
    SLICE_X162Y102       FDRE                                         r  frediv_inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      3.906     3.906 r  
    R3                                                0.000     3.906 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     3.906    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     4.757 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     5.775    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -1.078 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     0.371    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.448 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          1.443     1.891    frediv_inst/CLK
    SLICE_X162Y102       FDRE                                         r  frediv_inst/counter_reg[1]/C
                         clock pessimism             -0.454     1.438    
                         clock uncertainty           -0.069     1.369    
    SLICE_X162Y102       FDRE (Setup_fdre_C_R)       -0.423     0.946    frediv_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.946    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 frediv_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            frediv_inst/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_glb_clk_src rise@3.906ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.801ns  (logic 0.735ns (40.810%)  route 1.066ns (59.190%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 1.891 - 3.906 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          1.552    -2.469    frediv_inst/CLK
    SLICE_X162Y102       FDRE                                         r  frediv_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y102       FDRE (Prop_fdre_C_Q)         0.398    -2.071 r  frediv_inst/counter_reg[1]/Q
                         net (fo=4, routed)           0.559    -1.511    frediv_inst/counter_reg__0[1]
    SLICE_X163Y102       LUT6 (Prop_lut6_I2_O)        0.232    -1.279 f  frediv_inst/counter[3]_i_3/O
                         net (fo=2, routed)           0.215    -1.064    frediv_inst/counter[3]_i_3_n_0
    SLICE_X163Y102       LUT4 (Prop_lut4_I3_O)        0.105    -0.959 r  frediv_inst/counter[3]_i_1/O
                         net (fo=4, routed)           0.291    -0.668    frediv_inst/counter[3]_i_1_n_0
    SLICE_X162Y102       FDRE                                         r  frediv_inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      3.906     3.906 r  
    R3                                                0.000     3.906 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     3.906    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     4.757 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     5.775    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -1.078 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     0.371    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.448 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          1.443     1.891    frediv_inst/CLK
    SLICE_X162Y102       FDRE                                         r  frediv_inst/counter_reg[2]/C
                         clock pessimism             -0.454     1.438    
                         clock uncertainty           -0.069     1.369    
    SLICE_X162Y102       FDRE (Setup_fdre_C_R)       -0.423     0.946    frediv_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.946    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 frediv_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            frediv_inst/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_glb_clk_src rise@3.906ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.801ns  (logic 0.735ns (40.810%)  route 1.066ns (59.190%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 1.891 - 3.906 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          1.552    -2.469    frediv_inst/CLK
    SLICE_X162Y102       FDRE                                         r  frediv_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y102       FDRE (Prop_fdre_C_Q)         0.398    -2.071 r  frediv_inst/counter_reg[1]/Q
                         net (fo=4, routed)           0.559    -1.511    frediv_inst/counter_reg__0[1]
    SLICE_X163Y102       LUT6 (Prop_lut6_I2_O)        0.232    -1.279 f  frediv_inst/counter[3]_i_3/O
                         net (fo=2, routed)           0.215    -1.064    frediv_inst/counter[3]_i_3_n_0
    SLICE_X163Y102       LUT4 (Prop_lut4_I3_O)        0.105    -0.959 r  frediv_inst/counter[3]_i_1/O
                         net (fo=4, routed)           0.291    -0.668    frediv_inst/counter[3]_i_1_n_0
    SLICE_X162Y102       FDRE                                         r  frediv_inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      3.906     3.906 r  
    R3                                                0.000     3.906 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     3.906    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     4.757 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     5.775    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -1.078 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     0.371    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.448 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          1.443     1.891    frediv_inst/CLK
    SLICE_X162Y102       FDRE                                         r  frediv_inst/counter_reg[3]/C
                         clock pessimism             -0.454     1.438    
                         clock uncertainty           -0.069     1.369    
    SLICE_X162Y102       FDRE (Setup_fdre_C_R)       -0.423     0.946    frediv_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.946    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 frediv_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            frediv_inst/clk_gen_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_glb_clk_src rise@3.906ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.735ns (44.635%)  route 0.912ns (55.365%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 1.891 - 3.906 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          1.552    -2.469    frediv_inst/CLK
    SLICE_X162Y102       FDRE                                         r  frediv_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y102       FDRE (Prop_fdre_C_Q)         0.398    -2.071 f  frediv_inst/counter_reg[1]/Q
                         net (fo=4, routed)           0.559    -1.511    frediv_inst/counter_reg__0[1]
    SLICE_X163Y102       LUT6 (Prop_lut6_I2_O)        0.232    -1.279 r  frediv_inst/counter[3]_i_3/O
                         net (fo=2, routed)           0.352    -0.927    frediv_inst/counter[3]_i_3_n_0
    SLICE_X163Y103       LUT5 (Prop_lut5_I1_O)        0.105    -0.822 r  frediv_inst/clk_gen_i_1/O
                         net (fo=1, routed)           0.000    -0.822    frediv_inst/clk_gen_i_1_n_0
    SLICE_X163Y103       FDRE                                         r  frediv_inst/clk_gen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      3.906     3.906 r  
    R3                                                0.000     3.906 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     3.906    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     4.757 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     5.775    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -1.078 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     0.371    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.448 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          1.443     1.891    frediv_inst/CLK
    SLICE_X163Y103       FDRE                                         r  frediv_inst/clk_gen_reg/C
                         clock pessimism             -0.482     1.410    
                         clock uncertainty           -0.069     1.341    
    SLICE_X163Y103       FDRE (Setup_fdre_C_D)        0.032     1.373    frediv_inst/clk_gen_reg
  -------------------------------------------------------------------
                         required time                          1.373    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.462ns  (required time - arrival time)
  Source:                 reset_inst/syn_block_0/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            reset_inst/reset_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_glb_clk_src rise@3.906ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.588ns (42.560%)  route 0.794ns (57.440%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 1.891 - 3.906 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          1.551    -2.470    reset_inst/syn_block_0/clk
    SLICE_X163Y106       FDRE                                         r  reset_inst/syn_block_0/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y106       FDRE (Prop_fdre_C_Q)         0.348    -2.122 r  reset_inst/syn_block_0/data_sync_reg4/Q
                         net (fo=2, routed)           0.794    -1.328    reset_inst/dcm_locked_sync
    SLICE_X163Y103       LUT2 (Prop_lut2_I0_O)        0.240    -1.088 r  reset_inst/reset_sync_i_1/O
                         net (fo=1, routed)           0.000    -1.088    reset_inst/reset_sync_i_1_n_0
    SLICE_X163Y103       FDRE                                         r  reset_inst/reset_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      3.906     3.906 r  
    R3                                                0.000     3.906 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     3.906    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     4.757 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     5.775    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -1.078 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     0.371    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.448 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          1.443     1.891    reset_inst/clk_out1
    SLICE_X163Y103       FDRE                                         r  reset_inst/reset_sync_reg/C
                         clock pessimism             -0.482     1.410    
                         clock uncertainty           -0.069     1.341    
    SLICE_X163Y103       FDRE (Setup_fdre_C_D)        0.033     1.374    reset_inst/reset_sync_reg
  -------------------------------------------------------------------
                         required time                          1.374    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  2.462    

Slack (MET) :             2.593ns  (required time - arrival time)
  Source:                 frediv_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            frediv_inst/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_glb_clk_src rise@3.906ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.640ns (47.395%)  route 0.710ns (52.605%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 1.891 - 3.906 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          1.552    -2.469    frediv_inst/CLK
    SLICE_X162Y102       FDRE                                         r  frediv_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y102       FDRE (Prop_fdre_C_Q)         0.398    -2.071 r  frediv_inst/counter_reg[1]/Q
                         net (fo=4, routed)           0.710    -1.360    frediv_inst/counter_reg__0[1]
    SLICE_X162Y102       LUT2 (Prop_lut2_I1_O)        0.242    -1.118 r  frediv_inst/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.118    frediv_inst/p_0_in[1]
    SLICE_X162Y102       FDRE                                         r  frediv_inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      3.906     3.906 r  
    R3                                                0.000     3.906 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     3.906    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     4.757 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     5.775    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -1.078 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     0.371    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.448 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          1.443     1.891    frediv_inst/CLK
    SLICE_X162Y102       FDRE                                         r  frediv_inst/counter_reg[1]/C
                         clock pessimism             -0.454     1.438    
                         clock uncertainty           -0.069     1.369    
    SLICE_X162Y102       FDRE (Setup_fdre_C_D)        0.106     1.475    frediv_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          1.475    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  2.593    

Slack (MET) :             2.647ns  (required time - arrival time)
  Source:                 reset_inst/syn_block_0/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            reset_inst/dcm_locked_sync_pre_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_glb_clk_src rise@3.906ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.348ns (34.666%)  route 0.656ns (65.334%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 1.891 - 3.906 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          1.551    -2.470    reset_inst/syn_block_0/clk
    SLICE_X163Y106       FDRE                                         r  reset_inst/syn_block_0/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y106       FDRE (Prop_fdre_C_Q)         0.348    -2.122 r  reset_inst/syn_block_0/data_sync_reg4/Q
                         net (fo=2, routed)           0.656    -1.466    reset_inst/dcm_locked_sync
    SLICE_X163Y103       FDRE                                         r  reset_inst/dcm_locked_sync_pre_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      3.906     3.906 r  
    R3                                                0.000     3.906 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     3.906    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     4.757 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     5.775    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -1.078 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     0.371    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.448 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          1.443     1.891    reset_inst/clk_out1
    SLICE_X163Y103       FDRE                                         r  reset_inst/dcm_locked_sync_pre_reg/C
                         clock pessimism             -0.482     1.410    
                         clock uncertainty           -0.069     1.341    
    SLICE_X163Y103       FDRE (Setup_fdre_C_D)       -0.159     1.182    reset_inst/dcm_locked_sync_pre_reg
  -------------------------------------------------------------------
                         required time                          1.182    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  2.647    

Slack (MET) :             2.716ns  (required time - arrival time)
  Source:                 frediv_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            frediv_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_glb_clk_src rise@3.906ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.646ns (52.629%)  route 0.581ns (47.371%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 1.891 - 3.906 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          1.552    -2.469    frediv_inst/CLK
    SLICE_X162Y102       FDRE                                         r  frediv_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y102       FDRE (Prop_fdre_C_Q)         0.398    -2.071 r  frediv_inst/counter_reg[3]/Q
                         net (fo=3, routed)           0.581    -1.489    frediv_inst/counter_reg__0[3]
    SLICE_X162Y102       LUT4 (Prop_lut4_I3_O)        0.248    -1.241 r  frediv_inst/counter[3]_i_2/O
                         net (fo=1, routed)           0.000    -1.241    frediv_inst/p_0_in[3]
    SLICE_X162Y102       FDRE                                         r  frediv_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      3.906     3.906 r  
    R3                                                0.000     3.906 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     3.906    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     4.757 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     5.775    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -1.078 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     0.371    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.448 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          1.443     1.891    frediv_inst/CLK
    SLICE_X162Y102       FDRE                                         r  frediv_inst/counter_reg[3]/C
                         clock pessimism             -0.454     1.438    
                         clock uncertainty           -0.069     1.369    
    SLICE_X162Y102       FDRE (Setup_fdre_C_D)        0.106     1.475    frediv_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          1.475    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  2.716    

Slack (MET) :             2.782ns  (required time - arrival time)
  Source:                 syn_block_0/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            syn_block_0/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out1_glb_clk_src rise@3.906ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.379ns (36.861%)  route 0.649ns (63.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 1.891 - 3.906 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          1.552    -2.469    syn_block_0/clk
    SLICE_X163Y104       FDRE                                         r  syn_block_0/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y104       FDRE (Prop_fdre_C_Q)         0.379    -2.090 r  syn_block_0/data_sync_reg3/Q
                         net (fo=1, routed)           0.649    -1.440    syn_block_0/data_sync3
    SLICE_X163Y104       FDRE                                         r  syn_block_0/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      3.906     3.906 r  
    R3                                                0.000     3.906 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     3.906    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     4.757 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     5.775    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -1.078 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     0.371    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.448 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          1.443     1.891    syn_block_0/clk
    SLICE_X163Y104       FDRE                                         r  syn_block_0/data_sync_reg4/C
                         clock pessimism             -0.454     1.438    
                         clock uncertainty           -0.069     1.369    
    SLICE_X163Y104       FDRE (Setup_fdre_C_D)       -0.027     1.342    syn_block_0/data_sync_reg4
  -------------------------------------------------------------------
                         required time                          1.342    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  2.782    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 reset_inst/syn_block_0/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            reset_inst/syn_block_0/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.382ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          0.648    -0.457    reset_inst/syn_block_0/clk
    SLICE_X163Y106       FDRE                                         r  reset_inst/syn_block_0/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  reset_inst/syn_block_0/data_sync_reg0/Q
                         net (fo=1, routed)           0.055    -0.260    reset_inst/syn_block_0/data_sync0
    SLICE_X163Y106       FDRE                                         r  reset_inst/syn_block_0/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          0.921    -0.382    reset_inst/syn_block_0/clk
    SLICE_X163Y106       FDRE                                         r  reset_inst/syn_block_0/data_sync_reg1/C
                         clock pessimism             -0.075    -0.457    
    SLICE_X163Y106       FDRE (Hold_fdre_C_D)         0.075    -0.382    reset_inst/syn_block_0/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 syn_block_0/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            syn_block_0/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.382ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          0.648    -0.457    syn_block_0/clk
    SLICE_X163Y104       FDRE                                         r  syn_block_0/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  syn_block_0/data_sync_reg0/Q
                         net (fo=1, routed)           0.055    -0.260    syn_block_0/data_sync0
    SLICE_X163Y104       FDRE                                         r  syn_block_0/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          0.921    -0.382    syn_block_0/clk
    SLICE_X163Y104       FDRE                                         r  syn_block_0/data_sync_reg1/C
                         clock pessimism             -0.075    -0.457    
    SLICE_X163Y104       FDRE (Hold_fdre_C_D)         0.075    -0.382    syn_block_0/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 syn_block_2/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            syn_block_2/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.382ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          0.648    -0.457    syn_block_2/clk
    SLICE_X163Y103       FDRE                                         r  syn_block_2/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y103       FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  syn_block_2/data_sync_reg0/Q
                         net (fo=1, routed)           0.055    -0.260    syn_block_2/data_sync0
    SLICE_X163Y103       FDRE                                         r  syn_block_2/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          0.921    -0.382    syn_block_2/clk
    SLICE_X163Y103       FDRE                                         r  syn_block_2/data_sync_reg1/C
                         clock pessimism             -0.075    -0.457    
    SLICE_X163Y103       FDRE (Hold_fdre_C_D)         0.075    -0.382    syn_block_2/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 syn_block_3/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            syn_block_3/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.381ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          0.649    -0.456    syn_block_3/clk
    SLICE_X163Y101       FDRE                                         r  syn_block_3/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.315 r  syn_block_3/data_sync_reg0/Q
                         net (fo=1, routed)           0.055    -0.259    syn_block_3/data_sync0
    SLICE_X163Y101       FDRE                                         r  syn_block_3/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          0.922    -0.381    syn_block_3/clk
    SLICE_X163Y101       FDRE                                         r  syn_block_3/data_sync_reg1/C
                         clock pessimism             -0.075    -0.456    
    SLICE_X163Y101       FDRE (Hold_fdre_C_D)         0.075    -0.381    syn_block_3/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 syn_block_1/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            syn_block_1/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.382ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          0.648    -0.457    syn_block_1/clk
    SLICE_X162Y103       FDRE                                         r  syn_block_1/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y103       FDRE (Prop_fdre_C_Q)         0.164    -0.293 r  syn_block_1/data_sync_reg0/Q
                         net (fo=1, routed)           0.055    -0.237    syn_block_1/data_sync0
    SLICE_X162Y103       FDRE                                         r  syn_block_1/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          0.921    -0.382    syn_block_1/clk
    SLICE_X162Y103       FDRE                                         r  syn_block_1/data_sync_reg1/C
                         clock pessimism             -0.075    -0.457    
    SLICE_X162Y103       FDRE (Hold_fdre_C_D)         0.060    -0.397    syn_block_1/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 reset_inst/dcm_locked_sync_pre_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            reset_inst/reset_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.226ns (80.955%)  route 0.053ns (19.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.382ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          0.648    -0.457    reset_inst/clk_out1
    SLICE_X163Y103       FDRE                                         r  reset_inst/dcm_locked_sync_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y103       FDRE (Prop_fdre_C_Q)         0.128    -0.329 f  reset_inst/dcm_locked_sync_pre_reg/Q
                         net (fo=1, routed)           0.053    -0.276    reset_inst/dcm_locked_sync_pre
    SLICE_X163Y103       LUT2 (Prop_lut2_I1_O)        0.098    -0.178 r  reset_inst/reset_sync_i_1/O
                         net (fo=1, routed)           0.000    -0.178    reset_inst/reset_sync_i_1_n_0
    SLICE_X163Y103       FDRE                                         r  reset_inst/reset_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          0.921    -0.382    reset_inst/clk_out1
    SLICE_X163Y103       FDRE                                         r  reset_inst/reset_sync_reg/C
                         clock pessimism             -0.075    -0.457    
    SLICE_X163Y103       FDRE (Hold_fdre_C_D)         0.092    -0.365    reset_inst/reset_sync_reg
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 syn_block_2/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            frediv_inst/speedctr_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.244%)  route 0.112ns (46.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.381ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          0.648    -0.457    syn_block_2/clk
    SLICE_X163Y103       FDRE                                         r  syn_block_2/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y103       FDRE (Prop_fdre_C_Q)         0.128    -0.329 r  syn_block_2/data_sync_reg4/Q
                         net (fo=1, routed)           0.112    -0.216    frediv_inst/D[2]
    SLICE_X163Y102       FDRE                                         r  frediv_inst/speedctr_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          0.922    -0.381    frediv_inst/CLK
    SLICE_X163Y102       FDRE                                         r  frediv_inst/speedctr_i_reg[2]/C
                         clock pessimism             -0.059    -0.440    
    SLICE_X163Y102       FDRE (Hold_fdre_C_D)         0.017    -0.423    frediv_inst/speedctr_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 syn_block_0/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            frediv_inst/speedctr_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.306%)  route 0.117ns (47.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.381ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          0.648    -0.457    syn_block_0/clk
    SLICE_X163Y104       FDRE                                         r  syn_block_0/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y104       FDRE (Prop_fdre_C_Q)         0.128    -0.329 r  syn_block_0/data_sync_reg4/Q
                         net (fo=1, routed)           0.117    -0.212    frediv_inst/D[0]
    SLICE_X163Y102       FDRE                                         r  frediv_inst/speedctr_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          0.922    -0.381    frediv_inst/CLK
    SLICE_X163Y102       FDRE                                         r  frediv_inst/speedctr_i_reg[0]/C
                         clock pessimism             -0.059    -0.440    
    SLICE_X163Y102       FDRE (Hold_fdre_C_D)         0.017    -0.423    frediv_inst/speedctr_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 reset_inst/syn_block_0/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            reset_inst/syn_block_0/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.382ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          0.648    -0.457    reset_inst/syn_block_0/clk
    SLICE_X163Y106       FDRE                                         r  reset_inst/syn_block_0/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y106       FDRE (Prop_fdre_C_Q)         0.128    -0.329 r  reset_inst/syn_block_0/data_sync_reg1/Q
                         net (fo=1, routed)           0.116    -0.213    reset_inst/syn_block_0/data_sync1
    SLICE_X163Y106       FDRE                                         r  reset_inst/syn_block_0/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          0.921    -0.382    reset_inst/syn_block_0/clk
    SLICE_X163Y106       FDRE                                         r  reset_inst/syn_block_0/data_sync_reg2/C
                         clock pessimism             -0.075    -0.457    
    SLICE_X163Y106       FDRE (Hold_fdre_C_D)         0.017    -0.440    reset_inst/syn_block_0/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 syn_block_0/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            syn_block_0/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.382ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          0.648    -0.457    syn_block_0/clk
    SLICE_X163Y104       FDRE                                         r  syn_block_0/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y104       FDRE (Prop_fdre_C_Q)         0.128    -0.329 r  syn_block_0/data_sync_reg1/Q
                         net (fo=1, routed)           0.116    -0.213    syn_block_0/data_sync1
    SLICE_X163Y104       FDRE                                         r  syn_block_0/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          0.921    -0.382    syn_block_0/clk
    SLICE_X163Y104       FDRE                                         r  syn_block_0/data_sync_reg2/C
                         clock pessimism             -0.075    -0.457    
    SLICE_X163Y104       FDRE (Hold_fdre_C_D)         0.017    -0.440    syn_block_0/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_glb_clk_src
Waveform(ns):       { 0.000 1.953 }
Period(ns):         3.906
Sources:            { glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         3.906       2.314      BUFGCTRL_X0Y0   glb_clk_src_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         3.906       2.657      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         3.906       2.906      SLICE_X163Y103  frediv_inst/clk_gen_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         3.906       2.906      SLICE_X162Y102  frediv_inst/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.906       2.906      SLICE_X162Y102  frediv_inst/counter_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.906       2.906      SLICE_X162Y102  frediv_inst/counter_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.906       2.906      SLICE_X162Y102  frediv_inst/counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.906       2.906      SLICE_X163Y102  frediv_inst/speedctr_i_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.906       2.906      SLICE_X163Y102  frediv_inst/speedctr_i_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.906       2.906      SLICE_X163Y102  frediv_inst/speedctr_i_reg[2]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       3.906       156.094    PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.953       1.453      SLICE_X163Y103  frediv_inst/clk_gen_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.953       1.453      SLICE_X163Y103  reset_inst/dcm_locked_sync_pre_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.953       1.453      SLICE_X163Y103  reset_inst/reset_sync_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.953       1.453      SLICE_X163Y106  reset_inst/syn_block_0/data_sync_reg0/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.953       1.453      SLICE_X163Y106  reset_inst/syn_block_0/data_sync_reg1/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.953       1.453      SLICE_X163Y106  reset_inst/syn_block_0/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.953       1.453      SLICE_X163Y106  reset_inst/syn_block_0/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.953       1.453      SLICE_X163Y106  reset_inst/syn_block_0/data_sync_reg4/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.953       1.453      SLICE_X163Y104  syn_block_0/data_sync_reg0/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.953       1.453      SLICE_X163Y104  syn_block_0/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.953       1.453      SLICE_X163Y103  frediv_inst/clk_gen_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.953       1.453      SLICE_X162Y102  frediv_inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.953       1.453      SLICE_X162Y102  frediv_inst/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.953       1.453      SLICE_X162Y102  frediv_inst/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.953       1.453      SLICE_X162Y102  frediv_inst/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.953       1.453      SLICE_X163Y102  frediv_inst/speedctr_i_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.953       1.453      SLICE_X163Y102  frediv_inst/speedctr_i_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.953       1.453      SLICE_X163Y102  frediv_inst/speedctr_i_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.953       1.453      SLICE_X163Y102  frediv_inst/speedctr_i_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.953       1.453      SLICE_X163Y103  reset_inst/dcm_locked_sync_pre_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_glb_clk_src
  To Clock:  clkfbout_glb_clk_src

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_glb_clk_src
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { glb_clk_src_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         25.000      23.408     BUFGCTRL_X0Y1   glb_clk_src_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        25.000      27.633     PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKFBOUT



