 
****************************************
Report : qor
Design : gcd
Version: O-2018.06-SP3
Date   : Wed Nov  7 22:03:16 2018
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               8.00
  Critical Path Length:          0.24
  Critical Path Slack:          -0.09
  Critical Path Clk Period:      0.20
  Total Negative Slack:         -5.34
  No. of Violating Paths:      163.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1227
  Buf/Inv Cell Count:             272
  Buf Cell Count:                  22
  Inv Cell Count:                 250
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1061
  Sequential Cell Count:          166
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      668.556000
  Noncombinational Area:   427.643996
  Buf/Inv Area:             96.138001
  Total Buffer Area:            19.66
  Total Inverter Area:          76.48
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              1096.199996
  Design Area:            1096.199996


  Design Rules
  -----------------------------------
  Total Number of Nets:          1294
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: rhas209

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.01
  Logic Optimization:                 10.69
  Mapping Optimization:               37.81
  -----------------------------------------
  Overall Compile Time:              224.63
  Overall Compile Wall Clock Time:   230.72

  --------------------------------------------------------------------

  Design  WNS: 0.09  TNS: 5.34  Number of Violating Paths: 163


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
