

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_67d33e4ffe4ff938d746541f95b62a0f.html">drv</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">eth_sam3.h</div>  </div>
</div>
<div class="contents">
<a href="eth__sam3_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00040"></a>00040 <span class="preprocessor">#ifndef ETH_SAM3_H</span>
<a name="l00041"></a>00041 <span class="preprocessor"></span><span class="preprocessor">#define ETH_SAM3_H</span>
<a name="l00042"></a>00042 <span class="preprocessor"></span>
<a name="l00043"></a>00043 <span class="comment">// Settings and definition for DAVICOM 9161A</span>
<a name="l00044"></a>00044 <span class="comment">// \{</span>
<a name="l00045"></a>00045 <span class="preprocessor">#define NIC_PHY_ADDR            0</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span>
<a name="l00047"></a>00047 <span class="comment">// Register bits definition</span>
<a name="l00048"></a>00048 <span class="preprocessor">#define NIC_PHY_BMCR            0x00    //  Basic mode control register.</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span><span class="preprocessor">#define NIC_PHY_BMCR_COLTEST    0x0080  //  Collision test.</span>
<a name="l00050"></a>00050 <span class="preprocessor"></span><span class="preprocessor">#define NIC_PHY_BMCR_FDUPLEX    0x0100  //  Full duplex mode.</span>
<a name="l00051"></a>00051 <span class="preprocessor"></span><span class="preprocessor">#define NIC_PHY_BMCR_ANEGSTART  0x0200  //  Restart auto negotiation.</span>
<a name="l00052"></a>00052 <span class="preprocessor"></span><span class="preprocessor">#define NIC_PHY_BMCR_ISOLATE    0x0400  //  Isolate from MII.</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define NIC_PHY_BMCR_PWRDN      0x0800  //  Power-down.</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span><span class="preprocessor">#define NIC_PHY_BMCR_ANEGENA    0x1000  //  Enable auto negotiation.</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span><span class="preprocessor">#define NIC_PHY_BMCR_100MBPS    0x2000  //  Select 100 Mbps.</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#define NIC_PHY_BMCR_LOOPBACK   0x4000  //  Enable loopback mode.</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="preprocessor">#define NIC_PHY_BMCR_RESET      0x8000  //  Software reset.</span>
<a name="l00058"></a>00058 <span class="preprocessor"></span>
<a name="l00059"></a>00059 <span class="preprocessor">#define NIC_PHY_BMSR            0x01    //  Basic mode status register.</span>
<a name="l00060"></a>00060 <span class="preprocessor"></span><span class="preprocessor">#define NIC_PHY_BMSR_ANCOMPL    0x0020  //  Auto negotiation complete.</span>
<a name="l00061"></a>00061 <span class="preprocessor"></span><span class="preprocessor">#define NIC_PHY_BMSR_ANEGCAPABLE 0x0008  // Able to do auto-negotiation</span>
<a name="l00062"></a>00062 <span class="preprocessor"></span><span class="preprocessor">#define NIC_PHY_BMSR_LINKSTAT   0x0004  //  Link status.</span>
<a name="l00063"></a>00063 <span class="preprocessor"></span>
<a name="l00064"></a>00064 <span class="preprocessor">#define NIC_PHY_ANLPAR_10_HDX   BV(5)   //  10BASE-T half duplex</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#define NIC_PHY_ANLPAR_10_FDX   BV(6)   //  10BASE-T full duplex</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#define NIC_PHY_ANLPAR_TX_HDX   BV(7)   //  100BASE-TX half duplex</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#define NIC_PHY_ANLPAR_TX_FDX   BV(8)   //  100BASE-TX full duplex</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span>
<a name="l00069"></a>00069 <span class="preprocessor">#define NIC_PHY_ID1             0x02    //  PHY identifier register 1.</span>
<a name="l00070"></a>00070 <span class="preprocessor"></span><span class="preprocessor">#define NIC_PHY_ID2             0x03    //  PHY identifier register 2.</span>
<a name="l00071"></a>00071 <span class="preprocessor"></span><span class="preprocessor">#define NIC_PHY_ANAR            0x04    //  Auto negotiation advertisement register.</span>
<a name="l00072"></a>00072 <span class="preprocessor"></span><span class="preprocessor">#define NIC_PHY_ANLPAR          0x05    //  Auto negotiation link partner availability register.</span>
<a name="l00073"></a>00073 <span class="preprocessor"></span><span class="preprocessor">#define NIC_PHY_ANER            0x06    //  Auto negotiation expansion register.</span>
<a name="l00074"></a>00074 <span class="preprocessor"></span>
<a name="l00075"></a>00075 <span class="preprocessor">#if CPU_ARM_AT91</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span>
<a name="l00077"></a>00077 <span class="comment">/*</span>
<a name="l00078"></a>00078 <span class="comment"> * Pin definition for DAVICOM 9161A.</span>
<a name="l00079"></a>00079 <span class="comment"> * See schematics for AT91SAM7X-EK evalution board.</span>
<a name="l00080"></a>00080 <span class="comment"> */</span>
<a name="l00081"></a>00081 <span class="comment">// All pins in port B</span>
<a name="l00082"></a>00082 <span class="preprocessor">#define PHY_REFCLK_XT2_BIT      0</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span><span class="preprocessor">#define PHY_TXEN_BIT            1</span>
<a name="l00084"></a>00084 <span class="preprocessor"></span><span class="preprocessor">#define PHY_TXD0_BIT            2</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span><span class="preprocessor">#define PHY_TXD1_BIT            3</span>
<a name="l00086"></a>00086 <span class="preprocessor"></span><span class="preprocessor">#define PHY_CRS_AD4_BIT         4</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#define PHY_RXD0_AD0_BIT        5</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#define PHY_RXD1_AD1_BIT        6</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#define PHY_RXER_RXD4_RPTR_BIT  7</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">#define PHY_MDC_BIT             8</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span><span class="preprocessor">#define PHY_MDIO_BIT            9</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span><span class="preprocessor">#define PHY_TXD2_BIT            10</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span><span class="preprocessor">#define PHY_TXD3_BIT            11</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span><span class="preprocessor">#define PHY_TXER_TXD4_BIT       12</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span><span class="preprocessor">#define PHY_RXD2_AD2_BIT        13</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span><span class="preprocessor">#define PHY_RXD3_AD3_BIT        14</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span><span class="preprocessor">#define PHY_RXDV_TESTMODE_BIT   15</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#define PHY_COL_RMII_BIT        16</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#define PHY_RXCLK_10BTSER_BIT   17</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">#define PHY_PWRDN_BIT           18</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="preprocessor">#define PHY_MDINTR_BIT          26</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span>
<a name="l00103"></a>00103 <span class="preprocessor">#define PHY_MII_PINS \</span>
<a name="l00104"></a>00104 <span class="preprocessor">    BV(PHY_REFCLK_XT2_BIT) \</span>
<a name="l00105"></a>00105 <span class="preprocessor">    | BV(PHY_TXEN_BIT) \</span>
<a name="l00106"></a>00106 <span class="preprocessor">    | BV(PHY_TXD0_BIT) \</span>
<a name="l00107"></a>00107 <span class="preprocessor">    | BV(PHY_TXD1_BIT) \</span>
<a name="l00108"></a>00108 <span class="preprocessor">    | BV(PHY_CRS_AD4_BIT) \</span>
<a name="l00109"></a>00109 <span class="preprocessor">    | BV(PHY_RXD0_AD0_BIT) \</span>
<a name="l00110"></a>00110 <span class="preprocessor">    | BV(PHY_RXD1_AD1_BIT) \</span>
<a name="l00111"></a>00111 <span class="preprocessor">    | BV(PHY_RXER_RXD4_RPTR_BIT) \</span>
<a name="l00112"></a>00112 <span class="preprocessor">    | BV(PHY_MDC_BIT) \</span>
<a name="l00113"></a>00113 <span class="preprocessor">    | BV(PHY_MDIO_BIT) \</span>
<a name="l00114"></a>00114 <span class="preprocessor">    | BV(PHY_TXD2_BIT) \</span>
<a name="l00115"></a>00115 <span class="preprocessor">    | BV(PHY_TXD3_BIT) \</span>
<a name="l00116"></a>00116 <span class="preprocessor">    | BV(PHY_TXER_TXD4_BIT) \</span>
<a name="l00117"></a>00117 <span class="preprocessor">    | BV(PHY_RXD2_AD2_BIT) \</span>
<a name="l00118"></a>00118 <span class="preprocessor">    | BV(PHY_RXD3_AD3_BIT) \</span>
<a name="l00119"></a>00119 <span class="preprocessor">    | BV(PHY_RXDV_TESTMODE_BIT) \</span>
<a name="l00120"></a>00120 <span class="preprocessor">    | BV(PHY_COL_RMII_BIT) \</span>
<a name="l00121"></a>00121 <span class="preprocessor">    | BV(PHY_RXCLK_10BTSER_BIT)</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span>
<a name="l00123"></a>00123 <span class="preprocessor">#else</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span>
<a name="l00125"></a>00125 <span class="comment">/*</span>
<a name="l00126"></a>00126 <span class="comment"> * Pin definition for DAVICOM 9161A.</span>
<a name="l00127"></a>00127 <span class="comment"> * See schematics for SAM3X-EK evalution board.</span>
<a name="l00128"></a>00128 <span class="comment"> */</span>
<a name="l00129"></a>00129 <span class="comment">// Port B</span>
<a name="l00130"></a>00130 <span class="preprocessor">#define PHY_REFCLK_XT2_BIT      0</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#define PHY_TXEN_BIT            1</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#define PHY_TXD0_BIT            2</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">#define PHY_TXD1_BIT            3</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="preprocessor">#define PHY_RXDV_TESTMODE_BIT   4</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span><span class="preprocessor">#define PHY_RXD0_AD0_BIT        5</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span><span class="preprocessor">#define PHY_RXD1_AD1_BIT        6</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span><span class="preprocessor">#define PHY_RXER_RXD4_RPTR_BIT  7</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span><span class="preprocessor">#define PHY_MDC_BIT             8</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="preprocessor">#define PHY_MDIO_BIT            9</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span><span class="comment">// Port A</span>
<a name="l00141"></a>00141 <span class="preprocessor">#define PHY_MDINTR_BIT          5</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span>
<a name="l00143"></a>00143 <span class="preprocessor">#define PHY_MII_PINS_PORTB \</span>
<a name="l00144"></a>00144 <span class="preprocessor">    BV(PHY_REFCLK_XT2_BIT) \</span>
<a name="l00145"></a>00145 <span class="preprocessor">    | BV(PHY_TXEN_BIT) \</span>
<a name="l00146"></a>00146 <span class="preprocessor">    | BV(PHY_TXD0_BIT) \</span>
<a name="l00147"></a>00147 <span class="preprocessor">    | BV(PHY_TXD1_BIT) \</span>
<a name="l00148"></a>00148 <span class="preprocessor">    | BV(PHY_RXD0_AD0_BIT) \</span>
<a name="l00149"></a>00149 <span class="preprocessor">    | BV(PHY_RXD1_AD1_BIT) \</span>
<a name="l00150"></a>00150 <span class="preprocessor">    | BV(PHY_RXER_RXD4_RPTR_BIT) \</span>
<a name="l00151"></a>00151 <span class="preprocessor">    | BV(PHY_MDC_BIT) \</span>
<a name="l00152"></a>00152 <span class="preprocessor">    | BV(PHY_MDIO_BIT)</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span>
<a name="l00154"></a>00154 <span class="preprocessor">#endif </span><span class="comment">/* CPU_ARM_AT91 */</span>
<a name="l00155"></a>00155 <span class="comment">// \}</span>
<a name="l00156"></a>00156 
<a name="l00157"></a>00157 
<a name="l00158"></a>00158 <span class="preprocessor">#define EMAC_TX_BUFSIZ          1518  //!!! Don&#39;t change this</span>
<a name="l00159"></a>00159 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TX_BUFFERS         1     //!!! Don&#39;t change this</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TX_DESCRIPTORS     EMAC_TX_BUFFERS</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span>
<a name="l00162"></a>00162 <span class="preprocessor">#define EMAC_RX_BUFFERS         32    //!!! Don&#39;t change this</span>
<a name="l00163"></a>00163 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RX_BUFSIZ          128   //!!! Don&#39;t change this</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RX_DESCRIPTORS EMAC_RX_BUFFERS</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span>
<a name="l00166"></a>00166 <span class="comment">// Flag to manage local tx buffer</span>
<a name="l00167"></a>00167 <span class="preprocessor">#define TXS_USED            0x80000000  //Used buffer.</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span><span class="preprocessor">#define TXS_WRAP            0x40000000  //Last descriptor.</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span><span class="preprocessor">#define TXS_ERROR           0x20000000  //Retry limit exceeded.</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span><span class="preprocessor">#define TXS_UNDERRUN        0x10000000  //Transmit underrun.</span>
<a name="l00171"></a>00171 <span class="preprocessor"></span><span class="preprocessor">#define TXS_NO_BUFFER       0x08000000  //Buffer exhausted.</span>
<a name="l00172"></a>00172 <span class="preprocessor"></span><span class="preprocessor">#define TXS_NO_CRC          0x00010000  //CRC not appended.</span>
<a name="l00173"></a>00173 <span class="preprocessor"></span><span class="preprocessor">#define TXS_LAST_BUFF       0x00008000  //Last buffer of frame.</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span><span class="preprocessor">#define TXS_LENGTH_FRAME    0x000007FF  // Length of frame including FCS.</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span>
<a name="l00176"></a>00176 <span class="comment">// Flag to manage local rx buffer</span>
<a name="l00177"></a>00177 <span class="preprocessor">#define RXBUF_OWNERSHIP     0x00000001</span>
<a name="l00178"></a>00178 <span class="preprocessor"></span><span class="preprocessor">#define RXBUF_WRAP          0x00000002</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span>
<a name="l00180"></a>00180 <span class="preprocessor">#define BUF_ADDRMASK        0xFFFFFFFC</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span>
<a name="l00182"></a>00182 <span class="preprocessor">#define RXS_BROADCAST_ADDR  0x80000000  // Broadcast address detected.</span>
<a name="l00183"></a>00183 <span class="preprocessor"></span><span class="preprocessor">#define RXS_MULTICAST_HASH  0x40000000  // Multicast hash match.</span>
<a name="l00184"></a>00184 <span class="preprocessor"></span><span class="preprocessor">#define RXS_UNICAST_HASH    0x20000000  // Unicast hash match.</span>
<a name="l00185"></a>00185 <span class="preprocessor"></span><span class="preprocessor">#define RXS_EXTERNAL_ADDR   0x10000000  // External address match.</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">#define RXS_SA1_ADDR        0x04000000  // Specific address register 1 match.</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#define RXS_SA2_ADDR        0x02000000  // Specific address register 2 match.</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="preprocessor">#define RXS_SA3_ADDR        0x01000000  // Specific address register 3 match.</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span><span class="preprocessor">#define RXS_SA4_ADDR        0x00800000  // Specific address register 4 match.</span>
<a name="l00190"></a>00190 <span class="preprocessor"></span><span class="preprocessor">#define RXS_TYPE_ID         0x00400000  // Type ID match.</span>
<a name="l00191"></a>00191 <span class="preprocessor"></span><span class="preprocessor">#define RXS_VLAN_TAG        0x00200000  // VLAN tag detected.</span>
<a name="l00192"></a>00192 <span class="preprocessor"></span><span class="preprocessor">#define RXS_PRIORITY_TAG    0x00100000  // Priority tag detected.</span>
<a name="l00193"></a>00193 <span class="preprocessor"></span><span class="preprocessor">#define RXS_VLAN_PRIORITY   0x000E0000  // VLAN priority.</span>
<a name="l00194"></a>00194 <span class="preprocessor"></span><span class="preprocessor">#define RXS_CFI_IND         0x00010000  // Concatenation format indicator.</span>
<a name="l00195"></a>00195 <span class="preprocessor"></span><span class="preprocessor">#define RXS_EOF             0x00008000  // End of frame.</span>
<a name="l00196"></a>00196 <span class="preprocessor"></span><span class="preprocessor">#define RXS_SOF             0x00004000  // Start of frame.</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="preprocessor">#define RXS_RBF_OFFSET      0x00003000  // Receive buffer offset mask.</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">#define RXS_LENGTH_FRAME    0x000007FF  // Length of frame including FCS.</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span>
<a name="l00200"></a>00200 <span class="preprocessor">#define EMAC_RSR_BITS   (BV(EMAC_BNA) | BV(EMAC_REC) | BV(EMAC_OVR))</span>
<a name="l00201"></a>00201 <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TSR_BITS   (BV(EMAC_UBR) | BV(EMAC_COL) | BV(EMAC_RLES) | \</span>
<a name="l00202"></a>00202 <span class="preprocessor">            BV(EMAC_BEX) | BV(EMAC_COMP) | BV(EMAC_UND))</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span>
<a name="l00204"></a>00204 <span class="keyword">typedef</span> <span class="keyword">struct </span>BufDescriptor
<a name="l00205"></a>00205 {
<a name="l00206"></a>00206     <span class="keyword">volatile</span> uint32_t addr;
<a name="l00207"></a>00207     <span class="keyword">volatile</span> uint32_t stat;
<a name="l00208"></a>00208 } BufDescriptor;
<a name="l00209"></a>00209 
<a name="l00210"></a>00210 <span class="preprocessor">#endif </span><span class="comment">/* ETH_SAM3_H */</span>
</pre></div></div>
</div>


