{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 26 17:49:21 2013 " "Info: Processing started: Tue Feb 26 17:49:21 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off serialassincrona -c serialassincrona --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off serialassincrona -c serialassincrona --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "serialassincrona.bdf" "" { Schematic "C:/altera/91sp2/quartus/serialassincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "divfreq_gen:inst1\|q_tmp " "Info: Detected ripple clock \"divfreq_gen:inst1\|q_tmp\" as buffer" {  } { { "divfreq_gen.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/divfreq_gen.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divfreq_gen:inst1\|q_tmp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK register 74163:inst6\|f74163:sub\|111 register deslocador_uc:inst4\|sreg.a 235.29 MHz 4.25 ns Internal " "Info: Clock \"CLOCK\" has Internal fmax of 235.29 MHz between source register \"74163:inst6\|f74163:sub\|111\" and destination register \"deslocador_uc:inst4\|sreg.a\" (period= 4.25 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.016 ns + Longest register register " "Info: + Longest register to register delay is 1.016 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74163:inst6\|f74163:sub\|111 1 REG LCFF_X18_Y15_N19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y15_N19; Fanout = 4; REG Node = '74163:inst6\|f74163:sub\|111'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74163:inst6|f74163:sub|111 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.346 ns) 0.609 ns deslocador_uc:inst4\|Selector0~0 2 COMB LCCOMB_X18_Y15_N10 1 " "Info: 2: + IC(0.263 ns) + CELL(0.346 ns) = 0.609 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 1; COMB Node = 'deslocador_uc:inst4\|Selector0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { 74163:inst6|f74163:sub|111 deslocador_uc:inst4|Selector0~0 } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.053 ns) 0.861 ns deslocador_uc:inst4\|Selector0~1 3 COMB LCCOMB_X18_Y15_N8 1 " "Info: 3: + IC(0.199 ns) + CELL(0.053 ns) = 0.861 ns; Loc. = LCCOMB_X18_Y15_N8; Fanout = 1; COMB Node = 'deslocador_uc:inst4\|Selector0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.252 ns" { deslocador_uc:inst4|Selector0~0 deslocador_uc:inst4|Selector0~1 } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.016 ns deslocador_uc:inst4\|sreg.a 4 REG LCFF_X18_Y15_N9 20 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.016 ns; Loc. = LCFF_X18_Y15_N9; Fanout = 20; REG Node = 'deslocador_uc:inst4\|sreg.a'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { deslocador_uc:inst4|Selector0~1 deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.554 ns ( 54.53 % ) " "Info: Total cell delay = 0.554 ns ( 54.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.462 ns ( 45.47 % ) " "Info: Total interconnect delay = 0.462 ns ( 45.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.016 ns" { 74163:inst6|f74163:sub|111 deslocador_uc:inst4|Selector0~0 deslocador_uc:inst4|Selector0~1 deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.016 ns" { 74163:inst6|f74163:sub|111 {} deslocador_uc:inst4|Selector0~0 {} deslocador_uc:inst4|Selector0~1 {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.263ns 0.199ns 0.000ns } { 0.000ns 0.346ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.050 ns - Smallest " "Info: - Smallest clock skew is -3.050 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.463 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 2.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLOCK 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/altera/91sp2/quartus/serialassincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/altera/91sp2/quartus/serialassincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.618 ns) 2.463 ns deslocador_uc:inst4\|sreg.a 3 REG LCFF_X18_Y15_N9 20 " "Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X18_Y15_N9; Fanout = 20; REG Node = 'deslocador_uc:inst4\|sreg.a'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { CLOCK~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.76 % ) " "Info: Total cell delay = 1.472 ns ( 59.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 40.24 % ) " "Info: Total interconnect delay = 0.991 ns ( 40.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { CLOCK CLOCK~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 5.513 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK\" to source register is 5.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLOCK 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/altera/91sp2/quartus/serialassincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.712 ns) 2.731 ns divfreq_gen:inst1\|q_tmp 2 REG LCFF_X25_Y10_N29 2 " "Info: 2: + IC(1.165 ns) + CELL(0.712 ns) = 2.731 ns; Loc. = LCFF_X25_Y10_N29; Fanout = 2; REG Node = 'divfreq_gen:inst1\|q_tmp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.877 ns" { CLOCK divfreq_gen:inst1|q_tmp } "NODE_NAME" } } { "divfreq_gen.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/divfreq_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.494 ns) + CELL(0.000 ns) 4.225 ns divfreq_gen:inst1\|q_tmp~clkctrl 3 COMB CLKCTRL_G10 14 " "Info: 3: + IC(1.494 ns) + CELL(0.000 ns) = 4.225 ns; Loc. = CLKCTRL_G10; Fanout = 14; COMB Node = 'divfreq_gen:inst1\|q_tmp~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { divfreq_gen:inst1|q_tmp divfreq_gen:inst1|q_tmp~clkctrl } "NODE_NAME" } } { "divfreq_gen.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/divfreq_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.618 ns) 5.513 ns 74163:inst6\|f74163:sub\|111 4 REG LCFF_X18_Y15_N19 4 " "Info: 4: + IC(0.670 ns) + CELL(0.618 ns) = 5.513 ns; Loc. = LCFF_X18_Y15_N19; Fanout = 4; REG Node = '74163:inst6\|f74163:sub\|111'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { divfreq_gen:inst1|q_tmp~clkctrl 74163:inst6|f74163:sub|111 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 39.62 % ) " "Info: Total cell delay = 2.184 ns ( 39.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.329 ns ( 60.38 % ) " "Info: Total interconnect delay = 3.329 ns ( 60.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.513 ns" { CLOCK divfreq_gen:inst1|q_tmp divfreq_gen:inst1|q_tmp~clkctrl 74163:inst6|f74163:sub|111 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.513 ns" { CLOCK {} CLOCK~combout {} divfreq_gen:inst1|q_tmp {} divfreq_gen:inst1|q_tmp~clkctrl {} 74163:inst6|f74163:sub|111 {} } { 0.000ns 0.000ns 1.165ns 1.494ns 0.670ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { CLOCK CLOCK~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.513 ns" { CLOCK divfreq_gen:inst1|q_tmp divfreq_gen:inst1|q_tmp~clkctrl 74163:inst6|f74163:sub|111 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.513 ns" { CLOCK {} CLOCK~combout {} divfreq_gen:inst1|q_tmp {} divfreq_gen:inst1|q_tmp~clkctrl {} 74163:inst6|f74163:sub|111 {} } { 0.000ns 0.000ns 1.165ns 1.494ns 0.670ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "f74163.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.016 ns" { 74163:inst6|f74163:sub|111 deslocador_uc:inst4|Selector0~0 deslocador_uc:inst4|Selector0~1 deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.016 ns" { 74163:inst6|f74163:sub|111 {} deslocador_uc:inst4|Selector0~0 {} deslocador_uc:inst4|Selector0~1 {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.263ns 0.199ns 0.000ns } { 0.000ns 0.346ns 0.053ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { CLOCK CLOCK~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.513 ns" { CLOCK divfreq_gen:inst1|q_tmp divfreq_gen:inst1|q_tmp~clkctrl 74163:inst6|f74163:sub|111 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.513 ns" { CLOCK {} CLOCK~combout {} divfreq_gen:inst1|q_tmp {} divfreq_gen:inst1|q_tmp~clkctrl {} 74163:inst6|f74163:sub|111 {} } { 0.000ns 0.000ns 1.165ns 1.494ns 0.670ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK 14 " "Warning: Circuit may not operate. Detected 14 non-operational path(s) clocked by clock \"CLOCK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "deslocador_uc:inst4\|sreg.a 74163:inst6\|f74163:sub\|34 CLOCK 2.58 ns " "Info: Found hold time violation between source  pin or register \"deslocador_uc:inst4\|sreg.a\" and destination pin or register \"74163:inst6\|f74163:sub\|34\" for clock \"CLOCK\" (Hold time is 2.58 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.050 ns + Largest " "Info: + Largest clock skew is 3.050 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 5.513 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to destination register is 5.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLOCK 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/altera/91sp2/quartus/serialassincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.712 ns) 2.731 ns divfreq_gen:inst1\|q_tmp 2 REG LCFF_X25_Y10_N29 2 " "Info: 2: + IC(1.165 ns) + CELL(0.712 ns) = 2.731 ns; Loc. = LCFF_X25_Y10_N29; Fanout = 2; REG Node = 'divfreq_gen:inst1\|q_tmp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.877 ns" { CLOCK divfreq_gen:inst1|q_tmp } "NODE_NAME" } } { "divfreq_gen.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/divfreq_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.494 ns) + CELL(0.000 ns) 4.225 ns divfreq_gen:inst1\|q_tmp~clkctrl 3 COMB CLKCTRL_G10 14 " "Info: 3: + IC(1.494 ns) + CELL(0.000 ns) = 4.225 ns; Loc. = CLKCTRL_G10; Fanout = 14; COMB Node = 'divfreq_gen:inst1\|q_tmp~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { divfreq_gen:inst1|q_tmp divfreq_gen:inst1|q_tmp~clkctrl } "NODE_NAME" } } { "divfreq_gen.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/divfreq_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.618 ns) 5.513 ns 74163:inst6\|f74163:sub\|34 4 REG LCFF_X18_Y15_N3 5 " "Info: 4: + IC(0.670 ns) + CELL(0.618 ns) = 5.513 ns; Loc. = LCFF_X18_Y15_N3; Fanout = 5; REG Node = '74163:inst6\|f74163:sub\|34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { divfreq_gen:inst1|q_tmp~clkctrl 74163:inst6|f74163:sub|34 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 39.62 % ) " "Info: Total cell delay = 2.184 ns ( 39.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.329 ns ( 60.38 % ) " "Info: Total interconnect delay = 3.329 ns ( 60.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.513 ns" { CLOCK divfreq_gen:inst1|q_tmp divfreq_gen:inst1|q_tmp~clkctrl 74163:inst6|f74163:sub|34 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.513 ns" { CLOCK {} CLOCK~combout {} divfreq_gen:inst1|q_tmp {} divfreq_gen:inst1|q_tmp~clkctrl {} 74163:inst6|f74163:sub|34 {} } { 0.000ns 0.000ns 1.165ns 1.494ns 0.670ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.463 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK\" to source register is 2.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLOCK 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/altera/91sp2/quartus/serialassincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/altera/91sp2/quartus/serialassincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.618 ns) 2.463 ns deslocador_uc:inst4\|sreg.a 3 REG LCFF_X18_Y15_N9 20 " "Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X18_Y15_N9; Fanout = 20; REG Node = 'deslocador_uc:inst4\|sreg.a'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { CLOCK~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.76 % ) " "Info: Total cell delay = 1.472 ns ( 59.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 40.24 % ) " "Info: Total interconnect delay = 0.991 ns ( 40.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { CLOCK CLOCK~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.513 ns" { CLOCK divfreq_gen:inst1|q_tmp divfreq_gen:inst1|q_tmp~clkctrl 74163:inst6|f74163:sub|34 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.513 ns" { CLOCK {} CLOCK~combout {} divfreq_gen:inst1|q_tmp {} divfreq_gen:inst1|q_tmp~clkctrl {} 74163:inst6|f74163:sub|34 {} } { 0.000ns 0.000ns 1.165ns 1.494ns 0.670ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { CLOCK CLOCK~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.525 ns - Shortest register register " "Info: - Shortest register to register delay is 0.525 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns deslocador_uc:inst4\|sreg.a 1 REG LCFF_X18_Y15_N9 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y15_N9; Fanout = 20; REG Node = 'deslocador_uc:inst4\|sreg.a'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.053 ns) 0.370 ns 74163:inst6\|f74163:sub\|130~0 2 COMB LCCOMB_X18_Y15_N2 1 " "Info: 2: + IC(0.317 ns) + CELL(0.053 ns) = 0.370 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 1; COMB Node = '74163:inst6\|f74163:sub\|130~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.370 ns" { deslocador_uc:inst4|sreg.a 74163:inst6|f74163:sub|130~0 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/f74163.bdf" { { 752 216 280 792 "130" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.525 ns 74163:inst6\|f74163:sub\|34 3 REG LCFF_X18_Y15_N3 5 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.525 ns; Loc. = LCFF_X18_Y15_N3; Fanout = 5; REG Node = '74163:inst6\|f74163:sub\|34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { 74163:inst6|f74163:sub|130~0 74163:inst6|f74163:sub|34 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 39.62 % ) " "Info: Total cell delay = 0.208 ns ( 39.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.317 ns ( 60.38 % ) " "Info: Total interconnect delay = 0.317 ns ( 60.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { deslocador_uc:inst4|sreg.a 74163:inst6|f74163:sub|130~0 74163:inst6|f74163:sub|34 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.525 ns" { deslocador_uc:inst4|sreg.a {} 74163:inst6|f74163:sub|130~0 {} 74163:inst6|f74163:sub|34 {} } { 0.000ns 0.317ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "f74163.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.513 ns" { CLOCK divfreq_gen:inst1|q_tmp divfreq_gen:inst1|q_tmp~clkctrl 74163:inst6|f74163:sub|34 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.513 ns" { CLOCK {} CLOCK~combout {} divfreq_gen:inst1|q_tmp {} divfreq_gen:inst1|q_tmp~clkctrl {} 74163:inst6|f74163:sub|34 {} } { 0.000ns 0.000ns 1.165ns 1.494ns 0.670ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { CLOCK CLOCK~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { deslocador_uc:inst4|sreg.a 74163:inst6|f74163:sub|130~0 74163:inst6|f74163:sub|34 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.525 ns" { deslocador_uc:inst4|sreg.a {} 74163:inst6|f74163:sub|130~0 {} 74163:inst6|f74163:sub|34 {} } { 0.000ns 0.317ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "deslocador_uc:inst4\|sreg.a PARTIDA CLOCK 3.752 ns register " "Info: tsu for register \"deslocador_uc:inst4\|sreg.a\" (data pin = \"PARTIDA\", clock pin = \"CLOCK\") is 3.752 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.125 ns + Longest pin register " "Info: + Longest pin to register delay is 6.125 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns PARTIDA 1 PIN PIN_V3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_V3; Fanout = 2; PIN Node = 'PARTIDA'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PARTIDA } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/altera/91sp2/quartus/serialassincrona/serialassincrona.bdf" { { -104 256 424 -88 "PARTIDA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.784 ns) + CELL(0.366 ns) 5.970 ns deslocador_uc:inst4\|Selector0~1 2 COMB LCCOMB_X18_Y15_N8 1 " "Info: 2: + IC(4.784 ns) + CELL(0.366 ns) = 5.970 ns; Loc. = LCCOMB_X18_Y15_N8; Fanout = 1; COMB Node = 'deslocador_uc:inst4\|Selector0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.150 ns" { PARTIDA deslocador_uc:inst4|Selector0~1 } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.125 ns deslocador_uc:inst4\|sreg.a 3 REG LCFF_X18_Y15_N9 20 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 6.125 ns; Loc. = LCFF_X18_Y15_N9; Fanout = 20; REG Node = 'deslocador_uc:inst4\|sreg.a'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { deslocador_uc:inst4|Selector0~1 deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.341 ns ( 21.89 % ) " "Info: Total cell delay = 1.341 ns ( 21.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.784 ns ( 78.11 % ) " "Info: Total interconnect delay = 4.784 ns ( 78.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.125 ns" { PARTIDA deslocador_uc:inst4|Selector0~1 deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.125 ns" { PARTIDA {} PARTIDA~combout {} deslocador_uc:inst4|Selector0~1 {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.000ns 4.784ns 0.000ns } { 0.000ns 0.820ns 0.366ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.463 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK\" to destination register is 2.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLOCK 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/altera/91sp2/quartus/serialassincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/altera/91sp2/quartus/serialassincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.618 ns) 2.463 ns deslocador_uc:inst4\|sreg.a 3 REG LCFF_X18_Y15_N9 20 " "Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X18_Y15_N9; Fanout = 20; REG Node = 'deslocador_uc:inst4\|sreg.a'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { CLOCK~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.76 % ) " "Info: Total cell delay = 1.472 ns ( 59.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 40.24 % ) " "Info: Total interconnect delay = 0.991 ns ( 40.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { CLOCK CLOCK~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.125 ns" { PARTIDA deslocador_uc:inst4|Selector0~1 deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.125 ns" { PARTIDA {} PARTIDA~combout {} deslocador_uc:inst4|Selector0~1 {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.000ns 4.784ns 0.000ns } { 0.000ns 0.820ns 0.366ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { CLOCK CLOCK~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK DSERIAL 74165:inst2\|98 8.788 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"DSERIAL\" through register \"74165:inst2\|98\" is 8.788 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 5.503 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 5.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLOCK 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/altera/91sp2/quartus/serialassincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.712 ns) 2.731 ns divfreq_gen:inst1\|q_tmp 2 REG LCFF_X25_Y10_N29 2 " "Info: 2: + IC(1.165 ns) + CELL(0.712 ns) = 2.731 ns; Loc. = LCFF_X25_Y10_N29; Fanout = 2; REG Node = 'divfreq_gen:inst1\|q_tmp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.877 ns" { CLOCK divfreq_gen:inst1|q_tmp } "NODE_NAME" } } { "divfreq_gen.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/divfreq_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.494 ns) + CELL(0.000 ns) 4.225 ns divfreq_gen:inst1\|q_tmp~clkctrl 3 COMB CLKCTRL_G10 14 " "Info: 3: + IC(1.494 ns) + CELL(0.000 ns) = 4.225 ns; Loc. = CLKCTRL_G10; Fanout = 14; COMB Node = 'divfreq_gen:inst1\|q_tmp~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { divfreq_gen:inst1|q_tmp divfreq_gen:inst1|q_tmp~clkctrl } "NODE_NAME" } } { "divfreq_gen.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/divfreq_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.618 ns) 5.503 ns 74165:inst2\|98 4 REG LCFF_X18_Y20_N19 1 " "Info: 4: + IC(0.660 ns) + CELL(0.618 ns) = 5.503 ns; Loc. = LCFF_X18_Y20_N19; Fanout = 1; REG Node = '74165:inst2\|98'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { divfreq_gen:inst1|q_tmp~clkctrl 74165:inst2|98 } "NODE_NAME" } } { "74165.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74165.bdf" { { 1288 704 768 1368 "98" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 39.69 % ) " "Info: Total cell delay = 2.184 ns ( 39.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.319 ns ( 60.31 % ) " "Info: Total interconnect delay = 3.319 ns ( 60.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.503 ns" { CLOCK divfreq_gen:inst1|q_tmp divfreq_gen:inst1|q_tmp~clkctrl 74165:inst2|98 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.503 ns" { CLOCK {} CLOCK~combout {} divfreq_gen:inst1|q_tmp {} divfreq_gen:inst1|q_tmp~clkctrl {} 74165:inst2|98 {} } { 0.000ns 0.000ns 1.165ns 1.494ns 0.660ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "74165.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74165.bdf" { { 1288 704 768 1368 "98" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.191 ns + Longest register pin " "Info: + Longest register to pin delay is 3.191 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74165:inst2\|98 1 REG LCFF_X18_Y20_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y20_N19; Fanout = 1; REG Node = '74165:inst2\|98'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74165:inst2|98 } "NODE_NAME" } } { "74165.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74165.bdf" { { 1288 704 768 1368 "98" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns inst5 2 COMB LCCOMB_X18_Y20_N18 1 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X18_Y20_N18; Fanout = 1; COMB Node = 'inst5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { 74165:inst2|98 inst5 } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/altera/91sp2/quartus/serialassincrona/serialassincrona.bdf" { { 184 840 904 232 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(1.962 ns) 3.191 ns DSERIAL 3 PIN PIN_D12 0 " "Info: 3: + IC(0.896 ns) + CELL(1.962 ns) = 3.191 ns; Loc. = PIN_D12; Fanout = 0; PIN Node = 'DSERIAL'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { inst5 DSERIAL } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/altera/91sp2/quartus/serialassincrona/serialassincrona.bdf" { { 200 936 1112 216 "DSERIAL" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.295 ns ( 71.92 % ) " "Info: Total cell delay = 2.295 ns ( 71.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.896 ns ( 28.08 % ) " "Info: Total interconnect delay = 0.896 ns ( 28.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.191 ns" { 74165:inst2|98 inst5 DSERIAL } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.191 ns" { 74165:inst2|98 {} inst5 {} DSERIAL {} } { 0.000ns 0.000ns 0.896ns } { 0.000ns 0.333ns 1.962ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.503 ns" { CLOCK divfreq_gen:inst1|q_tmp divfreq_gen:inst1|q_tmp~clkctrl 74165:inst2|98 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.503 ns" { CLOCK {} CLOCK~combout {} divfreq_gen:inst1|q_tmp {} divfreq_gen:inst1|q_tmp~clkctrl {} 74165:inst2|98 {} } { 0.000ns 0.000ns 1.165ns 1.494ns 0.660ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.191 ns" { 74165:inst2|98 inst5 DSERIAL } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.191 ns" { 74165:inst2|98 {} inst5 {} DSERIAL {} } { 0.000ns 0.000ns 0.896ns } { 0.000ns 0.333ns 1.962ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "deslocador_uc:inst4\|sreg.init PARTIDA CLOCK -2.969 ns register " "Info: th for register \"deslocador_uc:inst4\|sreg.init\" (data pin = \"PARTIDA\", clock pin = \"CLOCK\") is -2.969 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.463 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to destination register is 2.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLOCK 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/altera/91sp2/quartus/serialassincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/altera/91sp2/quartus/serialassincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.618 ns) 2.463 ns deslocador_uc:inst4\|sreg.init 3 REG LCFF_X18_Y15_N13 18 " "Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X18_Y15_N13; Fanout = 18; REG Node = 'deslocador_uc:inst4\|sreg.init'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { CLOCK~clkctrl deslocador_uc:inst4|sreg.init } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.76 % ) " "Info: Total cell delay = 1.472 ns ( 59.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 40.24 % ) " "Info: Total interconnect delay = 0.991 ns ( 40.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { CLOCK CLOCK~clkctrl deslocador_uc:inst4|sreg.init } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} deslocador_uc:inst4|sreg.init {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.581 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.581 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns PARTIDA 1 PIN PIN_V3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_V3; Fanout = 2; PIN Node = 'PARTIDA'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PARTIDA } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/altera/91sp2/quartus/serialassincrona/serialassincrona.bdf" { { -104 256 424 -88 "PARTIDA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.553 ns) + CELL(0.053 ns) 5.426 ns deslocador_uc:inst4\|snext.init~0 2 COMB LCCOMB_X18_Y15_N12 1 " "Info: 2: + IC(4.553 ns) + CELL(0.053 ns) = 5.426 ns; Loc. = LCCOMB_X18_Y15_N12; Fanout = 1; COMB Node = 'deslocador_uc:inst4\|snext.init~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.606 ns" { PARTIDA deslocador_uc:inst4|snext.init~0 } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.581 ns deslocador_uc:inst4\|sreg.init 3 REG LCFF_X18_Y15_N13 18 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.581 ns; Loc. = LCFF_X18_Y15_N13; Fanout = 18; REG Node = 'deslocador_uc:inst4\|sreg.init'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { deslocador_uc:inst4|snext.init~0 deslocador_uc:inst4|sreg.init } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.028 ns ( 18.42 % ) " "Info: Total cell delay = 1.028 ns ( 18.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.553 ns ( 81.58 % ) " "Info: Total interconnect delay = 4.553 ns ( 81.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.581 ns" { PARTIDA deslocador_uc:inst4|snext.init~0 deslocador_uc:inst4|sreg.init } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.581 ns" { PARTIDA {} PARTIDA~combout {} deslocador_uc:inst4|snext.init~0 {} deslocador_uc:inst4|sreg.init {} } { 0.000ns 0.000ns 4.553ns 0.000ns } { 0.000ns 0.820ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { CLOCK CLOCK~clkctrl deslocador_uc:inst4|sreg.init } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} deslocador_uc:inst4|sreg.init {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.581 ns" { PARTIDA deslocador_uc:inst4|snext.init~0 deslocador_uc:inst4|sreg.init } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.581 ns" { PARTIDA {} PARTIDA~combout {} deslocador_uc:inst4|snext.init~0 {} deslocador_uc:inst4|sreg.init {} } { 0.000ns 0.000ns 4.553ns 0.000ns } { 0.000ns 0.820ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 26 17:49:22 2013 " "Info: Processing ended: Tue Feb 26 17:49:22 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
