circuit_state,us_fastq_file,ds_fastq_file1_1,H9FULADXX.ATTATGTT.unmapped.1_Circuit_sample_T1_1.fastq,H9FULADXX.ATTATGTT.unmapped.2_Circuit_sample_T1_1.fastq1_2,H9FULADXX.ATTATGTT.unmapped.1_Circuit_sample_T1_2.fastq,H9FULADXX.ATTATGTT.unmapped.2_Circuit_sample_T1_2.fastq2_1,H9FULADXX.ATTATGTT.unmapped.1_Circuit_sample_T2_1.fastq,H9FULADXX.ATTATGTT.unmapped.2_Circuit_sample_T2_1.fastq2_2,H9FULADXX.ATTATGTT.unmapped.1_Circuit_sample_T2_2.fastq,H9FULADXX.ATTATGTT.unmapped.2_Circuit_sample_T2_2.fastq3_1,H9FULADXX.ATTATGTT.unmapped.1_Circuit_sample_T3_1.fastq,H9FULADXX.ATTATGTT.unmapped.2_Circuit_sample_T3_1.fastq3_2,H9FULADXX.ATTATGTT.unmapped.1_Circuit_sample_T3_2.fastq,H9FULADXX.ATTATGTT.unmapped.2_Circuit_sample_T3_2.fastq4_1,H9FULADXX.ATTATGTT.unmapped.1_Circuit_sample_T4_1.fastq,H9FULADXX.ATTATGTT.unmapped.2_Circuit_sample_T4_1.fastq4_2,H9FULADXX.ATTATGTT.unmapped.1_Circuit_sample_T4_2.fastq,H9FULADXX.ATTATGTT.unmapped.2_Circuit_sample_T4_2.fastq5_1,H9FULADXX.ATTATGTT.unmapped.1_Circuit_sample_T5_1.fastq,H9FULADXX.ATTATGTT.unmapped.2_Circuit_sample_T5_1.fastq5_2,H9FULADXX.ATTATGTT.unmapped.1_Circuit_sample_T5_2.fastq,H9FULADXX.ATTATGTT.unmapped.2_Circuit_sample_T5_2.fastq6_1,H9FULADXX.ATTATGTT.unmapped.1_Circuit_sample_T6_1.fastq,H9FULADXX.ATTATGTT.unmapped.2_Circuit_sample_T6_1.fastq6_2,H9FULADXX.ATTATGTT.unmapped.1_Circuit_sample_T6_2.fastq,H9FULADXX.ATTATGTT.unmapped.2_Circuit_sample_T6_2.fastq7_1,H9FULADXX.ATTATGTT.unmapped.1_Circuit_sample_T7_1.fastq,H9FULADXX.ATTATGTT.unmapped.2_Circuit_sample_T7_1.fastq7_2,H9FULADXX.ATTATGTT.unmapped.1_Circuit_sample_T7_2.fastq,H9FULADXX.ATTATGTT.unmapped.2_Circuit_sample_T7_2.fastq8_1,H9FULADXX.ATTATGTT.unmapped.1_Circuit_sample_T8_1.fastq,H9FULADXX.ATTATGTT.unmapped.2_Circuit_sample_T8_1.fastq8_2,H9FULADXX.ATTATGTT.unmapped.1_Circuit_sample_T8_2.fastq,H9FULADXX.ATTATGTT.unmapped.2_Circuit_sample_T8_2.fastq