0 -32768 378
1 0 73
2 0 -27
3 0 -170
4 0 -298
5 0 -352
6 0 -302
7 0 -168
8 0 -14
9 0 80
10 0 64
11 0 -53
12 0 -186
13 0 -216
14 0 -40
15 0 356
16 0 867
17 0 1283
18 0 1366
19 0 954
20 0 51
21 0 -1132
22 0 -2227
23 0 -2829
24 0 -2647
25 0 -1633
26 0 -25
27 0 1712
28 0 3042
29 0 -29229
30 0 3042
31 0 1712
32 0 -25
33 0 -1633
34 0 -2647
35 0 -2829
36 0 -2227
37 0 -1132
38 0 51
39 0 954
40 0 1366
41 0 1283
42 0 867
43 0 356
44 0 -40
45 0 -216
46 0 -186
47 0 -53
48 0 64
49 0 80
50 0 -14
51 0 -168
52 0 -302
53 0 -352
54 0 -298
55 0 -170
56 0 -27
57 0 73
58 0 378
59 0 0
60 0 0
61 0 0
62 0 0
63 0 0
64 0 0
65 0 0
66 0 0
67 0 0
Vivado Simulator v2021.2.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/tools/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_fir_top glbl -Oenable_linking_all_libraries -prj fir.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s fir 
Multi-threading is on. Using 38 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir/solution1/sim/verilog/fir_mac_muladd_16s_10s_31s_31_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_mac_muladd_16s_10s_31s_31_4_1_DSP48_2
INFO: [VRFC 10-311] analyzing module fir_mac_muladd_16s_10s_31s_31_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir/solution1/sim/verilog/fir.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_fir_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir/solution1/sim/verilog/fir_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir/solution1/sim/verilog/fir_fir_Pipeline_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_fir_Pipeline_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir/solution1/sim/verilog/fir_fir_Pipeline_loop_c_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_fir_Pipeline_loop_c_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir/solution1/sim/verilog/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir/solution1/sim/verilog/fir_mul_mul_16s_10s_25_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_mul_mul_16s_10s_25_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module fir_mul_mul_16s_10s_25_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir/solution1/sim/verilog/fir_shift_reg_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_shift_reg_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir/solution1/sim/verilog/fir_mac_muladd_16s_16s_37s_37_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module fir_mac_muladd_16s_16s_37s_37_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.fir_shift_reg_RAM_AUTO_1R1W
Compiling module xil_defaultlib.fir_fir_Pipeline_loop_c_ROM_AUTO...
Compiling module xil_defaultlib.fir_mac_muladd_16s_16s_37s_37_4_...
Compiling module xil_defaultlib.fir_mac_muladd_16s_16s_37s_37_4_...
Compiling module xil_defaultlib.fir_flow_control_loop_pipe_seque...
Compiling module xil_defaultlib.fir_fir_Pipeline_loop
Compiling module xil_defaultlib.fir_mul_mul_16s_10s_25_4_1_DSP48...
Compiling module xil_defaultlib.fir_mul_mul_16s_10s_25_4_1(ID=1,...
Compiling module xil_defaultlib.fir_mac_muladd_16s_10s_31s_31_4_...
Compiling module xil_defaultlib.fir_mac_muladd_16s_10s_31s_31_4_...
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_fir_top
Compiling module work.glbl
Built simulation snapshot fir

****** xsim v2021.2.1 (64-bit)
  **** SW Build 3414424 on Sun Dec 19 10:57:14 MST 2021
  **** IP Build 3405791 on Sun Dec 19 15:54:35 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/fir/xsim_script.tcl
# xsim {fir} -autoloadwcfg -tclbatch {fir.tcl}
Time resolution is 1 ps
source fir.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 68 [0.00%] @ "125000"
// RTL Simulation : 1 / 68 [100.00%] @ "825000"
// RTL Simulation : 2 / 68 [100.00%] @ "1515000"
// RTL Simulation : 3 / 68 [100.00%] @ "2205000"
// RTL Simulation : 4 / 68 [100.00%] @ "2895000"
// RTL Simulation : 5 / 68 [100.00%] @ "3585000"
// RTL Simulation : 6 / 68 [100.00%] @ "4275000"
// RTL Simulation : 7 / 68 [100.00%] @ "4965000"
// RTL Simulation : 8 / 68 [100.00%] @ "5655000"
// RTL Simulation : 9 / 68 [100.00%] @ "6345000"
// RTL Simulation : 10 / 68 [100.00%] @ "7035000"
// RTL Simulation : 11 / 68 [100.00%] @ "7725000"
// RTL Simulation : 12 / 68 [100.00%] @ "8415000"
// RTL Simulation : 13 / 68 [100.00%] @ "9105000"
// RTL Simulation : 14 / 68 [100.00%] @ "9795000"
// RTL Simulation : 15 / 68 [100.00%] @ "10485000"
// RTL Simulation : 16 / 68 [100.00%] @ "11175000"
// RTL Simulation : 17 / 68 [100.00%] @ "11865000"
// RTL Simulation : 18 / 68 [100.00%] @ "12555000"
// RTL Simulation : 19 / 68 [100.00%] @ "13245000"
// RTL Simulation : 20 / 68 [100.00%] @ "13935000"
// RTL Simulation : 21 / 68 [100.00%] @ "14625000"
// RTL Simulation : 22 / 68 [100.00%] @ "15315000"
// RTL Simulation : 23 / 68 [100.00%] @ "16005000"
// RTL Simulation : 24 / 68 [100.00%] @ "16695000"
// RTL Simulation : 25 / 68 [100.00%] @ "17385000"
// RTL Simulation : 26 / 68 [100.00%] @ "18075000"
// RTL Simulation : 27 / 68 [100.00%] @ "18765000"
// RTL Simulation : 28 / 68 [100.00%] @ "19455000"
// RTL Simulation : 29 / 68 [100.00%] @ "20145000"
// RTL Simulation : 30 / 68 [100.00%] @ "20835000"
// RTL Simulation : 31 / 68 [100.00%] @ "21525000"
// RTL Simulation : 32 / 68 [100.00%] @ "22215000"
// RTL Simulation : 33 / 68 [100.00%] @ "22905000"
// RTL Simulation : 34 / 68 [100.00%] @ "23595000"
// RTL Simulation : 35 / 68 [100.00%] @ "24285000"
// RTL Simulation : 36 / 68 [100.00%] @ "24975000"
// RTL Simulation : 37 / 68 [100.00%] @ "25665000"
// RTL Simulation : 38 / 68 [100.00%] @ "26355000"
// RTL Simulation : 39 / 68 [100.00%] @ "27045000"
// RTL Simulation : 40 / 68 [100.00%] @ "27735000"
// RTL Simulation : 41 / 68 [100.00%] @ "28425000"
// RTL Simulation : 42 / 68 [100.00%] @ "29115000"
// RTL Simulation : 43 / 68 [100.00%] @ "29805000"
// RTL Simulation : 44 / 68 [100.00%] @ "30495000"
// RTL Simulation : 45 / 68 [100.00%] @ "31185000"
// RTL Simulation : 46 / 68 [100.00%] @ "31875000"
// RTL Simulation : 47 / 68 [100.00%] @ "32565000"
// RTL Simulation : 48 / 68 [100.00%] @ "33255000"
// RTL Simulation : 49 / 68 [100.00%] @ "33945000"
// RTL Simulation : 50 / 68 [100.00%] @ "34635000"
// RTL Simulation : 51 / 68 [100.00%] @ "35325000"
// RTL Simulation : 52 / 68 [100.00%] @ "36015000"
// RTL Simulation : 53 / 68 [100.00%] @ "36705000"
// RTL Simulation : 54 / 68 [100.00%] @ "37395000"
// RTL Simulation : 55 / 68 [100.00%] @ "38085000"
// RTL Simulation : 56 / 68 [100.00%] @ "38775000"
// RTL Simulation : 57 / 68 [100.00%] @ "39465000"
// RTL Simulation : 58 / 68 [100.00%] @ "40155000"
// RTL Simulation : 59 / 68 [100.00%] @ "40845000"
// RTL Simulation : 60 / 68 [100.00%] @ "41535000"
// RTL Simulation : 61 / 68 [100.00%] @ "42225000"
// RTL Simulation : 62 / 68 [100.00%] @ "42915000"
// RTL Simulation : 63 / 68 [100.00%] @ "43605000"
// RTL Simulation : 64 / 68 [100.00%] @ "44295000"
// RTL Simulation : 65 / 68 [100.00%] @ "44985000"
// RTL Simulation : 66 / 68 [100.00%] @ "45675000"
// RTL Simulation : 67 / 68 [100.00%] @ "46365000"
// RTL Simulation : 68 / 68 [100.00%] @ "47055000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 47115 ns : File "/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir/solution1/sim/verilog/fir.autotb.v" Line 284
## quit
INFO: [Common 17-206] Exiting xsim at Mon Aug 14 14:07:05 2023...
0 -32768 378
1 0 73
2 0 -27
3 0 -170
4 0 -298
5 0 -352
6 0 -302
7 0 -168
8 0 -14
9 0 80
10 0 64
11 0 -53
12 0 -186
13 0 -216
14 0 -40
15 0 356
16 0 867
17 0 1283
18 0 1366
19 0 954
20 0 51
21 0 -1132
22 0 -2227
23 0 -2829
24 0 -2647
25 0 -1633
26 0 -25
27 0 1712
28 0 3042
29 0 -29229
30 0 3042
31 0 1712
32 0 -25
33 0 -1633
34 0 -2647
35 0 -2829
36 0 -2227
37 0 -1132
38 0 51
39 0 954
40 0 1366
41 0 1283
42 0 867
43 0 356
44 0 -40
45 0 -216
46 0 -186
47 0 -53
48 0 64
49 0 80
50 0 -14
51 0 -168
52 0 -302
53 0 -352
54 0 -298
55 0 -170
56 0 -27
57 0 73
58 0 378
59 0 0
60 0 0
61 0 0
62 0 0
63 0 0
64 0 0
65 0 0
66 0 0
67 0 0
