Release 14.7 Map P.20131013 (nt64)
Xilinx Map Application Log File for Design 'sp605_ddr_test'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx16-ftg256-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o sp605_ddr_test_map.ncd sp605_ddr_test.ngd
sp605_ddr_test.pcf 
Target Device  : xc6slx16
Target Package : ftg256
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Sun May 17 09:21:56 2020

Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3159 - The DCM, disp_clk_crm_i/disp_clk_wizard_i/dcm_clkgen_inst, has the attribute DFS_OSCILLATOR_MODE not set to
   PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these
   clock domains must be constrained using FROM/TO constraints.
WARNING:Pack:1653 - At least one timing constraint is impossible to meet because component delays alone exceed the constraint. A timing
   constraint summary below shows the failing constraints (preceded with an Asterisk (*)). Please use the Timing Analyzer (GUI) or TRCE
   (command line) with the Mapped NCD and PCF files to identify which constraints and paths are failing because of the component delays
   alone. If the failing path(s) is mapped to Xilinx components as expected, consider relaxing the constraint. If it is not mapped to
   components as expected, re-evaluate your HDL and how synthesis is optimizing the path. To allow the tools to bypass this error, set the
   environment variable XIL_TIMING_ALLOW_IMPOSSIBLE to 1.


   For more information about the Timing Analyzer, consult the Xilinx Timing Analyzer Reference manual; for more information on TRCE,
   consult the Xilinx Command Line Tools User Guide "TRACE" chapter.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_disp_clk_crm_i_disp_clk_wizard_i_clkfx | SETUP       |    -0.423ns|    16.346ns|      17|        6083
   = PERIOD TIMEGRP "disp_clk_crm_i_disp_cl | HOLD        |     0.257ns|            |       0|           0
  k_wizard_i_clkfx" TS_u_mig_39_2_memc3_inf |             |            |            |        |            
  rastructure_inst_disp_clk_in / 6.45833333 |             |            |            |        |            
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_u_mig_39_2_memc3_infrastructure_inst_i | SETUP       |     0.172ns|     6.547ns|       0|           0
  pu_clk_in = PERIOD TIMEGRP "u_mig_39_2_me | HOLD        |     0.257ns|            |       0|           0
  mc3_infrastructure_inst_ipu_clk_in" TS_SY |             |            |            |        |            
  S_CLK3 / 5.4 HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_u_mig_39_2_memc3_infrastructure_inst_d | SETUP       |     0.187ns|    34.952ns|       0|           0
  isp_clk_in = PERIOD TIMEGRP "u_mig_39_2_m | HOLD        |     0.257ns|            |       0|           0
  emc3_infrastructure_inst_disp_clk_in" TS_ |             |            |            |        |            
  SYS_CLK3 HIGH 50%                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_u_mig_39_2_memc3_infrastructure_inst_c | MINPERIOD   |     0.232ns|     1.249ns|       0|           0
  lk_2x_180 = PERIOD TIMEGRP "u_mig_39_2_me |             |            |            |        |            
  mc3_infrastructure_inst_clk_2x_180" TS_SY |             |            |            |        |            
  S_CLK3 / 27 PHASE 0.740740741 ns HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_u_mig_39_2_memc3_infrastructure_inst_c | MINPERIOD   |     0.232ns|     1.249ns|       0|           0
  lk_2x_0 = PERIOD TIMEGRP "u_mig_39_2_memc |             |            |            |        |            
  3_infrastructure_inst_clk_2x_0" TS_SYS_CL |             |            |            |        |            
  K3 / 27 HIGH 50%                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_SYS_CLK3 = PERIOD TIMEGRP "SYS_CLK3" 4 | MINLOWPULSE |    30.000ns|    10.000ns|       0|           0
  0 ns HIGH 50%                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_u_mig_39_2_memc3_infrastructure_inst_c | SETUP       |     0.699ns|     3.232ns|       0|           0
  lk0_bufg_in = PERIOD TIMEGRP "u_mig_39_2_ | HOLD        |     0.060ns|            |       0|           0
  memc3_infrastructure_inst_clk0_bufg_in" T |             |            |            |        |            
  S_SYS_CLK3 / 6.75 HIGH 50%                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_u_mig_39_2_memc3_infrastructure_inst_m | SETUP       |     9.244ns|     2.607ns|       0|           0
  cb_drp_clk_bufg_in = PERIOD TIMEGRP "u_mi | HOLD        |     0.060ns|            |       0|           0
  g_39_2_memc3_infrastructure_inst_mcb_drp_ |             |            |            |        |            
  clk_bufg_in" TS_SYS_CLK3 / 3.375 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_SYS_CLK3
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths
Analyzed       |
|           Constraint          | Requirement
|-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    |
Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|TS_SYS_CLK3                    |     40.000ns|     10.000ns|    105.568ns|            0|           17|            0|   
    46798|
| TS_u_mig_39_2_memc3_infrastruc|     11.852ns|      2.607ns|          N/A|            0|            0|        24179|   
        0|
| ture_inst_mcb_drp_clk_bufg_in |             |             |             |             |             |             |   
         |
| TS_u_mig_39_2_memc3_infrastruc|      1.481ns|      1.249ns|          N/A|            0|            0|            0|   
        0|
| ture_inst_clk_2x_180          |             |             |             |             |             |             |   
         |
| TS_u_mig_39_2_memc3_infrastruc|     40.000ns|     34.952ns|    105.568ns|            0|           17|           49|   
     3118|
| ture_inst_disp_clk_in         |             |             |             |             |             |             |   
         |
|  TS_disp_clk_crm_i_disp_clk_wi|      6.194ns|     16.346ns|          N/A|           17|            0|         3118|   
        0|
|  zard_i_clkfx                 |             |             |             |             |             |             |   
         |
| TS_u_mig_39_2_memc3_infrastruc|      1.481ns|      1.249ns|          N/A|            0|            0|            0|   
        0|
| ture_inst_clk_2x_0            |             |             |             |             |             |             |   
         |
| TS_u_mig_39_2_memc3_infrastruc|      7.407ns|      6.547ns|          N/A|            0|            0|          254|   
        0|
| ture_inst_ipu_clk_in          |             |             |             |             |             |             |   
         |
| TS_u_mig_39_2_memc3_infrastruc|      5.926ns|      3.232ns|          N/A|            0|            0|        19198|   
        0|
| ture_inst_clk0_bufg_in        |             |             |             |             |             |             |   
         |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+

1 constraint not met.


INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 14 secs 
Total CPU  time at the beginning of Placer: 7 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:16ea2ddd) REAL time: 15 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:16ea2ddd) REAL time: 15 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:5d0d2d6d) REAL time: 15 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:80b9aec2) REAL time: 18 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:80b9aec2) REAL time: 18 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:80b9aec2) REAL time: 18 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:80b9aec2) REAL time: 18 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:80b9aec2) REAL time: 18 secs 

Phase 9.8  Global Placement
...............................................................................
...............................................................................................................................................
...............................................................................
...................................
Phase 9.8  Global Placement (Checksum:f0509db0) REAL time: 22 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:f0509db0) REAL time: 22 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:3203b2cb) REAL time: 24 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:3203b2cb) REAL time: 24 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:8479d851) REAL time: 25 secs 

Total REAL time to Placer completion: 25 secs 
Total CPU  time to Placer completion: 18 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:372 - Gated clock. Clock net CONTROL0<13> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:    3
Slice Logic Utilization:
  Number of Slice Registers:                 1,260 out of  18,224    6%
    Number used as Flip Flops:               1,259
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      1,308 out of   9,112   14%
    Number used as logic:                    1,099 out of   9,112   12%
      Number using O6 output only:             628
      Number using O5 output only:             163
      Number using O5 and O6:                  308
      Number used as ROM:                        0
    Number used as Memory:                     106 out of   2,176    4%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:           106
        Number using O6 output only:            76
        Number using O5 output only:             0
        Number using O5 and O6:                 30
    Number used exclusively as route-thrus:    103
      Number with same-slice register load:     86
      Number with same-slice carry load:        17
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   599 out of   2,278   26%
  Number of MUXCYs used:                       488 out of   4,556   10%
  Number of LUT Flip Flop pairs used:        1,691
    Number with an unused Flip Flop:           591 out of   1,691   34%
    Number with an unused LUT:                 383 out of   1,691   22%
    Number of fully used LUT-FF pairs:         717 out of   1,691   42%
    Number of unique control sets:             138
    Number of slice register sites lost
      to control set restrictions:             596 out of  18,224    3%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       106 out of     186   56%
    Number of LOCed IOBs:                       97 out of     106   91%
    IOB Flip Flops:                              1

Specific Feature Utilization:
  Number of RAMB16BWERs:                         6 out of      32   18%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6%
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3%
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       7 out of      16   43%
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25%
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                  18 out of     248    7%
    Number used as ILOGIC2s:                     0
    Number used as ISERDES2s:                   18
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        42 out of     248   16%
    Number used as IODELAY2s:                   18
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  47 out of     248   18%
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                   46
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             1 out of       8   12%
  Number of BUFPLL_MCBs:                         1 out of       4   25%
  Number of DSP48A1s:                            0 out of      32    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                1 out of       2   50%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            2 out of       2  100%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.08

Peak Memory Usage:  461 MB
Total REAL time to MAP completion:  27 secs 
Total CPU time to MAP completion:   19 secs 

Mapping completed.
See MAP report file "sp605_ddr_test_map.mrp" for details.
