m255
K4
z2
!s11f vlog 2019.2 2019.04, Apr 16 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time66/sim
vfunc_ex2
!s110 1693834616
!i10b 1
!s100 dS@F4878oBAhc:7YzBd5V0
!s11b h7n1`0@mzG?R4Eg[fgd3U3
IE>XMEE?BhU42i6L@_HzcX3
VDg1SIo80bB@j0V0VzS_@n1
d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time67/sim
w1693834556
8/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time67/function_ex2.v
F/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time67/function_ex2.v
L0 3
OP;L;2019.2;69
r1
!s85 0
31
!s108 1693834616.000000
!s107 /home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time67/function_ex2.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time67/function_ex2.v|
!i113 1
o-work work
tCvgOpt 0
