In mode: all_dft...
  Pre-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  	...checking for scan equivalents...
  ...checking vector rules...
  ...checking pre-dft rules...

-----------------------------------------------------------------
Begin Modeling violations...

Warning: Cell clock_module_0/clock_gate_mclk/enable_latch_reg (LATCHX1_RVT) is not scannable. (TEST-126)
Information: Cells with this violation : clock_module_0/clock_gate_aclk/enable_latch_reg, clock_module_0/clock_gate_dbg_clk/enable_latch_reg, clock_module_0/clock_gate_dma_mclk/enable_latch_reg, clock_module_0/clock_gate_mclk/enable_latch_reg, clock_module_0/clock_gate_smclk/enable_latch_reg, execution_unit_0/clock_gate_mdb_in_buf/enable_latch_reg, execution_unit_0/clock_gate_mdb_out_nxt/enable_latch_reg, execution_unit_0/register_file_0/clock_gate_r1/enable_latch_reg, execution_unit_0/register_file_0/clock_gate_r2/enable_latch_reg, execution_unit_0/register_file_0/clock_gate_r3/enable_latch_reg, execution_unit_0/register_file_0/clock_gate_r4/enable_latch_reg, execution_unit_0/register_file_0/clock_gate_r5/enable_latch_reg, execution_unit_0/register_file_0/clock_gate_r6/enable_latch_reg, execution_unit_0/register_file_0/clock_gate_r7/enable_latch_reg, execution_unit_0/register_file_0/clock_gate_r8/enable_latch_reg, execution_unit_0/register_file_0/clock_gate_r9/enable_latch_reg, execution_unit_0/register_file_0/clock_gate_r10/enable_latch_reg, execution_unit_0/register_file_0/clock_gate_r11/enable_latch_reg, execution_unit_0/register_file_0/clock_gate_r12/enable_latch_reg, execution_unit_0/register_file_0/clock_gate_r13/enable_latch_reg, execution_unit_0/register_file_0/clock_gate_r14/enable_latch_reg, execution_unit_0/register_file_0/clock_gate_r15/enable_latch_reg, frontend_0/clock_gate_decode/enable_latch_reg, frontend_0/clock_gate_inst_dext/enable_latch_reg, frontend_0/clock_gate_inst_sext/enable_latch_reg, frontend_0/clock_gate_irq_num/enable_latch_reg, frontend_0/clock_gate_pc/enable_latch_reg, mem_backbone_0/clock_gate_bckup/enable_latch_reg, multiplier_0/clock_gate_op1/enable_latch_reg, multiplier_0/clock_gate_op2/enable_latch_reg, multiplier_0/clock_gate_reshi/enable_latch_reg, multiplier_0/clock_gate_reslo/enable_latch_reg, watchdog_0/clock_gate_wdtcnt/enable_latch_reg, watchdog_0/clock_gate_wdtctl/enable_latch_reg. (TEST-283)

Modeling violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
Begin Pre-DFT violations...

 Warning: Clock dco_clk can capture new data on LS input CLK of DLAT multiplier_0/clock_gate_reshi/enable_latch_reg. (D13-1)
         Source of violation: input CLK of DFF dbg_0/mem_addr_reg[2].
 Warning: Clock dco_clk can capture new data on LS input CLK of DLAT multiplier_0/clock_gate_reslo/enable_latch_reg. (D13-2)
         Source of violation: input CLK of DFF dbg_0/mem_addr_reg[1].
 Warning: Clock dco_clk can capture new data on LS input CLK of DLAT multiplier_0/clock_gate_op2/enable_latch_reg. (D13-3)
         Source of violation: input CLK of DFF dbg_0/mem_addr_reg[3].
 Warning: Clock dco_clk can capture new data on LS input CLK of DLAT multiplier_0/clock_gate_op1/enable_latch_reg. (D13-4)
         Source of violation: input CLK of DFF dbg_0/mem_addr_reg[3].
 Warning: Clock dco_clk can capture new data on LS input CLK of DLAT watchdog_0/clock_gate_wdtctl/enable_latch_reg. (D13-5)
         Source of violation: input CLK of DFF dbg_0/mem_addr_reg[1].
 Warning: Clock dco_clk can capture new data on LS input CLK of DLAT mem_backbone_0/clock_gate_bckup/enable_latch_reg. (D13-6)
         Source of violation: input CLK of DFF frontend_0/cpu_halt_st_reg.
 Warning: Clock dco_clk can capture new data on LS input CLK of DLAT frontend_0/clock_gate_decode/enable_latch_reg. (D13-7)
         Source of violation: input CLK of DFF sfr_0/nmie_reg.
 Warning: Clock dco_clk can capture new data on LS input CLK of DLAT frontend_0/clock_gate_inst_sext/enable_latch_reg. (D13-8)
         Source of violation: input CLK of DFF mem_backbone_0/pmem_dout_bckup_reg[13].
 Warning: Clock dco_clk can capture new data on LS input CLK of DLAT frontend_0/clock_gate_pc/enable_latch_reg. (D13-9)
         Source of violation: input CLK of DFF mem_backbone_0/pmem_dout_bckup_reg[9].
 Warning: Clock dco_clk can capture new data on LS input CLK of DLAT frontend_0/clock_gate_irq_num/enable_latch_reg. (D13-10)
         Source of violation: input CLK of DFF sfr_0/nmie_reg.
 Warning: Clock dco_clk can capture new data on TE input CLK of DFF clock_module_0/dco_enable_reg. (D14-1)
         Source of violation: input CLK of DFF clock_module_0/dco_disable_reg.
 Warning: dco_clk clock path affected by new capture on LS input CLK of DLAT execution_unit_0/register_file_0/clock_gate_r15/enable_latch_reg. (D15-1)
         Source of violation: input CLK of DLAT clock_module_0/clock_gate_mclk/enable_latch_reg.
 Warning: dco_clk clock path affected by new capture on LS input CLK of DLAT execution_unit_0/register_file_0/clock_gate_r14/enable_latch_reg. (D15-2)
         Source of violation: input CLK of DLAT clock_module_0/clock_gate_mclk/enable_latch_reg.
 Warning: dco_clk clock path affected by new capture on LS input CLK of DLAT execution_unit_0/register_file_0/clock_gate_r13/enable_latch_reg. (D15-3)
         Source of violation: input CLK of DLAT clock_module_0/clock_gate_mclk/enable_latch_reg.
 Warning: dco_clk clock path affected by new capture on LS input CLK of DLAT execution_unit_0/register_file_0/clock_gate_r12/enable_latch_reg. (D15-4)
         Source of violation: input CLK of DLAT clock_module_0/clock_gate_mclk/enable_latch_reg.
 Warning: dco_clk clock path affected by new capture on LS input CLK of DLAT execution_unit_0/register_file_0/clock_gate_r11/enable_latch_reg. (D15-5)
         Source of violation: input CLK of DLAT clock_module_0/clock_gate_mclk/enable_latch_reg.
 Warning: dco_clk clock path affected by new capture on LS input CLK of DLAT execution_unit_0/register_file_0/clock_gate_r10/enable_latch_reg. (D15-6)
         Source of violation: input CLK of DLAT clock_module_0/clock_gate_mclk/enable_latch_reg.
 Warning: dco_clk clock path affected by new capture on LS input CLK of DLAT execution_unit_0/register_file_0/clock_gate_r9/enable_latch_reg. (D15-7)
         Source of violation: input CLK of DLAT clock_module_0/clock_gate_mclk/enable_latch_reg.
 Warning: dco_clk clock path affected by new capture on LS input CLK of DLAT execution_unit_0/register_file_0/clock_gate_r8/enable_latch_reg. (D15-8)
         Source of violation: input CLK of DLAT clock_module_0/clock_gate_mclk/enable_latch_reg.
 Warning: dco_clk clock path affected by new capture on LS input CLK of DLAT execution_unit_0/register_file_0/clock_gate_r7/enable_latch_reg. (D15-9)
         Source of violation: input CLK of DLAT clock_module_0/clock_gate_mclk/enable_latch_reg.
 Warning: dco_clk clock path affected by new capture on LS input CLK of DLAT execution_unit_0/register_file_0/clock_gate_r6/enable_latch_reg. (D15-10)
         Source of violation: input CLK of DLAT clock_module_0/clock_gate_mclk/enable_latch_reg.
 Warning: dco_clk clock path affected by new capture on LS input CLK of DLAT execution_unit_0/register_file_0/clock_gate_r5/enable_latch_reg. (D15-11)
         Source of violation: input CLK of DLAT clock_module_0/clock_gate_mclk/enable_latch_reg.
 Warning: dco_clk clock path affected by new capture on LS input CLK of DLAT execution_unit_0/register_file_0/clock_gate_r4/enable_latch_reg. (D15-12)
         Source of violation: input CLK of DLAT clock_module_0/clock_gate_mclk/enable_latch_reg.
 Warning: dco_clk clock path affected by new capture on LS input CLK of DLAT execution_unit_0/register_file_0/clock_gate_r3/enable_latch_reg. (D15-13)
         Source of violation: input CLK of DLAT clock_module_0/clock_gate_mclk/enable_latch_reg.
 Warning: dco_clk clock path affected by new capture on LS input CLK of DLAT execution_unit_0/register_file_0/clock_gate_r2/enable_latch_reg. (D15-14)
         Source of violation: input CLK of DLAT clock_module_0/clock_gate_mclk/enable_latch_reg.
 Warning: dco_clk clock path affected by new capture on LS input CLK of DLAT execution_unit_0/register_file_0/clock_gate_r1/enable_latch_reg. (D15-15)
         Source of violation: input CLK of DLAT clock_module_0/clock_gate_mclk/enable_latch_reg.
 Warning: dco_clk clock path affected by new capture on LS input CLK of DLAT multiplier_0/clock_gate_reshi/enable_latch_reg. (D15-16)
         Source of violation: input CLK of DLAT clock_module_0/clock_gate_dma_mclk/enable_latch_reg.
 Warning: dco_clk clock path affected by new capture on LS input CLK of DLAT multiplier_0/clock_gate_reslo/enable_latch_reg. (D15-17)
         Source of violation: input CLK of DLAT clock_module_0/clock_gate_dma_mclk/enable_latch_reg.
 Warning: dco_clk clock path affected by new capture on LS input CLK of DLAT multiplier_0/clock_gate_op2/enable_latch_reg. (D15-18)
         Source of violation: input CLK of DLAT clock_module_0/clock_gate_dma_mclk/enable_latch_reg.
 Warning: dco_clk clock path affected by new capture on LS input CLK of DLAT multiplier_0/clock_gate_op1/enable_latch_reg. (D15-19)
         Source of violation: input CLK of DLAT clock_module_0/clock_gate_dma_mclk/enable_latch_reg.
 Warning: dco_clk clock path affected by new capture on LS input CLK of DLAT watchdog_0/clock_gate_wdtcnt/enable_latch_reg. (D15-20)
         Source of violation: input CLK of DLAT clock_module_0/clock_gate_smclk/enable_latch_reg.
 Warning: dco_clk clock path affected by new capture on LS input CLK of DLAT watchdog_0/clock_gate_wdtctl/enable_latch_reg. (D15-21)
         Source of violation: input CLK of DLAT clock_module_0/clock_gate_dma_mclk/enable_latch_reg.
 Warning: dco_clk clock path affected by new capture on LS input CLK of DLAT mem_backbone_0/clock_gate_bckup/enable_latch_reg. (D15-22)
         Source of violation: input CLK of DLAT clock_module_0/clock_gate_dma_mclk/enable_latch_reg.
 Warning: dco_clk clock path affected by new capture on LS input CLK of DLAT execution_unit_0/clock_gate_mdb_in_buf/enable_latch_reg. (D15-23)
         Source of violation: input CLK of DLAT clock_module_0/clock_gate_mclk/enable_latch_reg.
 Warning: dco_clk clock path affected by new capture on LS input CLK of DLAT execution_unit_0/clock_gate_mdb_out_nxt/enable_latch_reg. (D15-24)
         Source of violation: input CLK of DLAT clock_module_0/clock_gate_mclk/enable_latch_reg.
 Warning: dco_clk clock path affected by new capture on LS input CLK of DLAT frontend_0/clock_gate_decode/enable_latch_reg. (D15-25)
         Source of violation: input CLK of DLAT clock_module_0/clock_gate_mclk/enable_latch_reg.
 Warning: dco_clk clock path affected by new capture on LS input CLK of DLAT frontend_0/clock_gate_inst_dext/enable_latch_reg. (D15-26)
         Source of violation: input CLK of DLAT clock_module_0/clock_gate_mclk/enable_latch_reg.
 Warning: dco_clk clock path affected by new capture on LS input CLK of DLAT frontend_0/clock_gate_inst_sext/enable_latch_reg. (D15-27)
         Source of violation: input CLK of DLAT clock_module_0/clock_gate_mclk/enable_latch_reg.
 Warning: dco_clk clock path affected by new capture on LS input CLK of DLAT frontend_0/clock_gate_pc/enable_latch_reg. (D15-28)
         Source of violation: input CLK of DLAT clock_module_0/clock_gate_mclk/enable_latch_reg.
 Warning: dco_clk clock path affected by new capture on LS input CLK of DLAT frontend_0/clock_gate_irq_num/enable_latch_reg. (D15-29)
         Source of violation: input CLK of DLAT clock_module_0/clock_gate_mclk/enable_latch_reg.
 Warning: dco_clk clock path affected by new capture on LS input CLK of DLAT clock_module_0/clock_gate_dbg_clk/enable_latch_reg. (D15-30)
         Source of violation: input CLK of DLAT clock_module_0/clock_gate_mclk/enable_latch_reg.

Pre-DFT violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 75

-----------------------------------------------------------------

34 MODELING VIOLATIONS
    34 Cell is not scannable violations (TEST-126)

41 PRE-DFT VIOLATIONS
    10 Data path affected by clock captured by clock in level sensitive clock_port violations (D13)
     1 Data path affected by clock captured by clock in trailing edge clock_port violation (D14)
    30 Clock path affected by clock captured by clock in level sensitive clock_port violations (D15)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  1 out of 769 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *   1 cell has capture violations
         clock_module_0/dco_enable_reg
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      * 708 cells are valid scan cells
         clock_module_0/dbg_rst_noscan_reg
         clock_module_0/dco_disable_reg
         clock_module_0/lfxt_disable_reg
         clock_module_0/bcsctl1_reg[5]
         clock_module_0/bcsctl1_reg[4]
         clock_module_0/aclk_div_reg[0]
         clock_module_0/aclk_div_reg[1]
         clock_module_0/aclk_div_reg[2]
         clock_module_0/bcsctl1_reg[3]
         clock_module_0/bcsctl1_reg[2]
         clock_module_0/bcsctl1_reg[1]
         clock_module_0/bcsctl1_reg[0]
         clock_module_0/bcsctl2_reg[5]
         clock_module_0/bcsctl2_reg[4]
         clock_module_0/mclk_div_reg[0]
         clock_module_0/mclk_div_reg[1]
         clock_module_0/mclk_div_reg[2]
         clock_module_0/bcsctl2_reg[2]
         clock_module_0/bcsctl2_reg[1]
         clock_module_0/smclk_div_reg[0]
         clock_module_0/smclk_div_reg[1]
         clock_module_0/smclk_div_reg[2]
         clock_module_0/divax_s_reg[1]
         clock_module_0/divax_s_reg[0]
         frontend_0/pmem_busy_reg
         frontend_0/inst_type_reg[2]
         frontend_0/inst_type_reg[1]
         frontend_0/inst_type_reg[0]
         frontend_0/inst_so_reg[7]
         frontend_0/inst_so_reg[6]
         frontend_0/inst_so_reg[5]
         frontend_0/inst_so_reg[4]
         frontend_0/inst_so_reg[3]
         frontend_0/inst_so_reg[2]
         frontend_0/inst_so_reg[1]
         frontend_0/inst_so_reg[0]
         frontend_0/inst_jmp_bin_reg[2]
         frontend_0/inst_mov_reg
         frontend_0/inst_dest_bin_reg[3]
         frontend_0/inst_dest_bin_reg[2]
         frontend_0/inst_dest_bin_reg[1]
         frontend_0/inst_dest_bin_reg[0]
         frontend_0/inst_src_bin_reg[3]
         frontend_0/inst_src_bin_reg[2]
         frontend_0/inst_src_bin_reg[1]
         frontend_0/inst_src_bin_reg[0]
         frontend_0/inst_as_reg[7]
         frontend_0/inst_as_reg[6]
         frontend_0/inst_as_reg[5]
         frontend_0/inst_as_reg[4]
         frontend_0/inst_as_reg[3]
         frontend_0/inst_as_reg[2]
         frontend_0/inst_as_reg[1]
         frontend_0/inst_as_reg[0]
         frontend_0/inst_ad_reg[6]
         frontend_0/inst_ad_reg[4]
         frontend_0/inst_ad_reg[1]
         frontend_0/inst_ad_reg[0]
         frontend_0/inst_sz_reg[1]
         frontend_0/inst_sz_reg[0]
         frontend_0/exec_jmp_reg
         frontend_0/e_state_reg[3]
         frontend_0/exec_src_wr_reg
         frontend_0/e_state_reg[2]
         frontend_0/e_state_reg[1]
         frontend_0/exec_dst_wr_reg
         frontend_0/i_state_reg[0]
         frontend_0/i_state_reg[2]
         frontend_0/i_state_reg[1]
         frontend_0/inst_sext_reg[15]
         frontend_0/inst_sext_reg[14]
         frontend_0/inst_sext_reg[13]
         frontend_0/inst_sext_reg[12]
         frontend_0/inst_sext_reg[11]
         frontend_0/inst_sext_reg[10]
         frontend_0/inst_sext_reg[9]
         frontend_0/inst_sext_reg[8]
         frontend_0/inst_sext_reg[7]
         frontend_0/inst_sext_reg[6]
         frontend_0/inst_sext_reg[5]
         frontend_0/inst_sext_reg[4]
         frontend_0/inst_sext_reg[3]
         frontend_0/inst_sext_reg[2]
         frontend_0/inst_sext_reg[1]
         frontend_0/inst_sext_reg[0]
         frontend_0/inst_dext_reg[15]
         frontend_0/inst_dext_reg[14]
         frontend_0/inst_dext_reg[13]
         frontend_0/inst_dext_reg[12]
         frontend_0/inst_dext_reg[11]
         frontend_0/inst_dext_reg[10]
         frontend_0/inst_dext_reg[9]
         frontend_0/inst_dext_reg[8]
         frontend_0/inst_dext_reg[7]
         frontend_0/inst_dext_reg[6]
         frontend_0/inst_dext_reg[5]
         frontend_0/inst_dext_reg[4]
         frontend_0/inst_dext_reg[3]
         frontend_0/inst_dext_reg[2]
         frontend_0/inst_dext_reg[1]
         frontend_0/inst_dext_reg[0]
         frontend_0/exec_dext_rdy_reg
         frontend_0/cpu_halt_st_reg
         frontend_0/pc_reg[15]
         frontend_0/pc_reg[13]
         frontend_0/pc_reg[12]
         frontend_0/pc_reg[11]
         frontend_0/pc_reg[10]
         frontend_0/pc_reg[9]
         frontend_0/pc_reg[8]
         frontend_0/pc_reg[7]
         frontend_0/pc_reg[6]
         frontend_0/pc_reg[5]
         frontend_0/pc_reg[4]
         frontend_0/pc_reg[3]
         frontend_0/pc_reg[2]
         frontend_0/pc_reg[1]
         frontend_0/pc_reg[0]
         frontend_0/inst_alu_reg[11]
         frontend_0/inst_alu_reg[10]
         frontend_0/inst_alu_reg[9]
         frontend_0/inst_alu_reg[8]
         frontend_0/inst_alu_reg[7]
         frontend_0/inst_alu_reg[6]
         frontend_0/inst_alu_reg[5]
         frontend_0/inst_alu_reg[4]
         frontend_0/inst_alu_reg[3]
         frontend_0/inst_alu_reg[2]
         frontend_0/inst_alu_reg[1]
         frontend_0/inst_alu_reg[0]
         frontend_0/e_state_reg[0]
         frontend_0/inst_irq_rst_reg
         frontend_0/irq_num_reg[3]
         frontend_0/irq_num_reg[2]
         frontend_0/irq_num_reg[1]
         frontend_0/irq_num_reg[0]
         frontend_0/pc_reg[14]
         frontend_0/inst_bw_reg
         execution_unit_0/mdb_in_buf_en_reg
         execution_unit_0/mdb_in_buf_valid_reg
         execution_unit_0/mdb_in_buf_reg[15]
         execution_unit_0/mdb_in_buf_reg[14]
         execution_unit_0/mdb_in_buf_reg[13]
         execution_unit_0/mdb_in_buf_reg[12]
         execution_unit_0/mdb_in_buf_reg[11]
         execution_unit_0/mdb_in_buf_reg[10]
         execution_unit_0/mdb_in_buf_reg[9]
         execution_unit_0/mab_lsb_reg
         execution_unit_0/mdb_in_buf_reg[1]
         execution_unit_0/mdb_in_buf_reg[2]
         execution_unit_0/mdb_in_buf_reg[3]
         execution_unit_0/mdb_in_buf_reg[4]
         execution_unit_0/mdb_in_buf_reg[5]
         execution_unit_0/mdb_in_buf_reg[6]
         execution_unit_0/mdb_in_buf_reg[7]
         execution_unit_0/mdb_out_nxt_reg[0]
         execution_unit_0/mdb_out_nxt_reg[1]
         execution_unit_0/mdb_out_nxt_reg[2]
         execution_unit_0/mdb_out_nxt_reg[3]
         execution_unit_0/mdb_out_nxt_reg[4]
         execution_unit_0/mdb_out_nxt_reg[5]
         execution_unit_0/mdb_out_nxt_reg[6]
         execution_unit_0/mdb_out_nxt_reg[7]
         execution_unit_0/mdb_out_nxt_reg[8]
         execution_unit_0/mdb_out_nxt_reg[9]
         execution_unit_0/mdb_out_nxt_reg[10]
         execution_unit_0/mdb_out_nxt_reg[11]
         execution_unit_0/mdb_out_nxt_reg[12]
         execution_unit_0/mdb_out_nxt_reg[13]
         execution_unit_0/mdb_out_nxt_reg[14]
         execution_unit_0/mdb_out_nxt_reg[15]
         execution_unit_0/mdb_in_buf_reg[8]
         execution_unit_0/mdb_in_buf_reg[0]
         mem_backbone_0/dma_ready_dly_reg
         mem_backbone_0/per_dout_val_reg[15]
         mem_backbone_0/per_dout_val_reg[14]
         mem_backbone_0/per_dout_val_reg[13]
         mem_backbone_0/per_dout_val_reg[12]
         mem_backbone_0/per_dout_val_reg[11]
         mem_backbone_0/per_dout_val_reg[10]
         mem_backbone_0/per_dout_val_reg[9]
         mem_backbone_0/per_dout_val_reg[8]
         mem_backbone_0/per_dout_val_reg[7]
         mem_backbone_0/per_dout_val_reg[6]
         mem_backbone_0/per_dout_val_reg[5]
         mem_backbone_0/per_dout_val_reg[4]
         mem_backbone_0/per_dout_val_reg[3]
         mem_backbone_0/per_dout_val_reg[2]
         mem_backbone_0/per_dout_val_reg[1]
         mem_backbone_0/per_dout_val_reg[0]
         mem_backbone_0/fe_pmem_en_dly_reg
         mem_backbone_0/pmem_dout_bckup_reg[15]
         mem_backbone_0/pmem_dout_bckup_reg[14]
         mem_backbone_0/pmem_dout_bckup_reg[13]
         mem_backbone_0/pmem_dout_bckup_reg[12]
         mem_backbone_0/pmem_dout_bckup_reg[11]
         mem_backbone_0/pmem_dout_bckup_reg[10]
         mem_backbone_0/pmem_dout_bckup_reg[9]
         mem_backbone_0/pmem_dout_bckup_reg[8]
         mem_backbone_0/pmem_dout_bckup_reg[7]
         mem_backbone_0/pmem_dout_bckup_reg[6]
         mem_backbone_0/pmem_dout_bckup_reg[5]
         mem_backbone_0/pmem_dout_bckup_reg[4]
         mem_backbone_0/pmem_dout_bckup_reg[3]
         mem_backbone_0/pmem_dout_bckup_reg[2]
         mem_backbone_0/pmem_dout_bckup_reg[1]
         mem_backbone_0/pmem_dout_bckup_reg[0]
         mem_backbone_0/pmem_dout_bckup_sel_reg
         mem_backbone_0/eu_mdb_in_sel_reg[1]
         mem_backbone_0/ext_mem_din_sel_reg[1]
         mem_backbone_0/ext_mem_din_sel_reg[0]
         mem_backbone_0/eu_mdb_in_sel_reg[0]
         sfr_0/nmie_reg
         sfr_0/nmiifg_reg
         sfr_0/wdtie_reg
         sfr_0/nmi_capture_rst_reg
         watchdog_0/wdtisx_s_reg[1]
         watchdog_0/wdtisx_s_reg[0]
         watchdog_0/wdtcnt_reg[0]
         watchdog_0/wdtcnt_reg[1]
         watchdog_0/wdtcnt_reg[2]
         watchdog_0/wdtcnt_reg[3]
         watchdog_0/wdtcnt_reg[4]
         watchdog_0/wdtcnt_reg[5]
         watchdog_0/wdtcnt_reg[6]
         watchdog_0/wdtcnt_reg[7]
         watchdog_0/wdtcnt_reg[8]
         watchdog_0/wdtcnt_reg[9]
         watchdog_0/wdtcnt_reg[10]
         watchdog_0/wdtcnt_reg[11]
         watchdog_0/wdtcnt_reg[12]
         watchdog_0/wdtcnt_reg[13]
         watchdog_0/wdtcnt_reg[14]
         watchdog_0/wdtcnt_reg[15]
         watchdog_0/wdt_evt_toggle_reg
         watchdog_0/wdtqn_edge_reg_reg
         watchdog_0/wdt_wkup_en_reg
         watchdog_0/wdtifg_reg
         watchdog_0/wdt_reset_reg
         watchdog_0/wdtcnt_clr_toggle_reg
         watchdog_0/wdtifg_clr_reg_reg
         watchdog_0/wdtctl_reg[0]
         watchdog_0/wdtctl_reg[7]
         watchdog_0/wdtctl_reg[6]
         watchdog_0/wdtctl_reg[1]
         watchdog_0/wdtctl_reg[4]
         multiplier_0/op1_reg[15]
         multiplier_0/op1_reg[14]
         multiplier_0/op1_reg[13]
         multiplier_0/op1_reg[12]
         multiplier_0/op1_reg[11]
         multiplier_0/op1_reg[10]
         multiplier_0/op1_reg[9]
         multiplier_0/op1_reg[8]
         multiplier_0/op2_reg[15]
         multiplier_0/op2_reg[14]
         multiplier_0/op2_reg[13]
         multiplier_0/op2_reg[12]
         multiplier_0/op2_reg[11]
         multiplier_0/op2_reg[10]
         multiplier_0/op2_reg[9]
         multiplier_0/op2_reg[8]
         multiplier_0/sign_sel_reg
         multiplier_0/acc_sel_reg
         multiplier_0/cycle_reg[0]
         multiplier_0/reslo_reg[15]
         multiplier_0/reslo_reg[14]
         multiplier_0/reslo_reg[13]
         multiplier_0/reslo_reg[12]
         multiplier_0/reslo_reg[11]
         multiplier_0/reslo_reg[10]
         multiplier_0/reslo_reg[9]
         multiplier_0/reslo_reg[8]
         multiplier_0/reslo_reg[7]
         multiplier_0/reslo_reg[6]
         multiplier_0/reslo_reg[5]
         multiplier_0/reslo_reg[4]
         multiplier_0/reslo_reg[3]
         multiplier_0/reslo_reg[2]
         multiplier_0/reslo_reg[1]
         multiplier_0/reslo_reg[0]
         multiplier_0/reshi_reg[15]
         multiplier_0/reshi_reg[14]
         multiplier_0/reshi_reg[13]
         multiplier_0/reshi_reg[12]
         multiplier_0/reshi_reg[11]
         multiplier_0/reshi_reg[10]
         multiplier_0/reshi_reg[9]
         multiplier_0/reshi_reg[8]
         multiplier_0/reshi_reg[7]
         multiplier_0/reshi_reg[6]
         multiplier_0/reshi_reg[5]
         multiplier_0/reshi_reg[4]
         multiplier_0/reshi_reg[3]
         multiplier_0/reshi_reg[2]
         multiplier_0/reshi_reg[1]
         multiplier_0/reshi_reg[0]
         multiplier_0/sumext_s_reg[0]
         multiplier_0/sumext_s_reg[1]
         multiplier_0/op1_reg[0]
         multiplier_0/op2_reg[7]
         multiplier_0/op2_reg[6]
         multiplier_0/op2_reg[5]
         multiplier_0/op1_reg[3]
         multiplier_0/op1_reg[7]
         multiplier_0/op1_reg[6]
         multiplier_0/op1_reg[5]
         multiplier_0/op1_reg[4]
         multiplier_0/op2_reg[4]
         multiplier_0/op2_reg[3]
         multiplier_0/op2_reg[2]
         multiplier_0/op2_reg[1]
         multiplier_0/op2_reg[0]
         multiplier_0/op1_reg[2]
         multiplier_0/op1_reg[1]
         dbg_0/dbg_mem_rd_dly_reg
         dbg_0/mem_data_reg[15]
         dbg_0/mem_start_reg
         dbg_0/mem_ctl_reg[1]
         dbg_0/mem_ctl_reg[3]
         dbg_0/mem_ctl_reg[2]
         dbg_0/mem_burst_reg
         dbg_0/mem_cnt_reg[0]
         dbg_0/mem_cnt_reg[1]
         dbg_0/mem_cnt_reg[2]
         dbg_0/mem_cnt_reg[3]
         dbg_0/mem_cnt_reg[4]
         dbg_0/mem_cnt_reg[5]
         dbg_0/mem_cnt_reg[6]
         dbg_0/mem_cnt_reg[7]
         dbg_0/mem_cnt_reg[8]
         dbg_0/mem_cnt_reg[9]
         dbg_0/mem_cnt_reg[10]
         dbg_0/mem_cnt_reg[11]
         dbg_0/mem_cnt_reg[12]
         dbg_0/mem_cnt_reg[13]
         dbg_0/mem_cnt_reg[14]
         dbg_0/mem_cnt_reg[15]
         dbg_0/mem_startb_reg
         dbg_0/mem_state_reg[0]
         dbg_0/mem_state_reg[1]
         dbg_0/mem_addr_reg[0]
         dbg_0/mem_addr_reg[1]
         dbg_0/mem_addr_reg[2]
         dbg_0/mem_addr_reg[3]
         dbg_0/mem_addr_reg[4]
         dbg_0/mem_addr_reg[5]
         dbg_0/mem_addr_reg[6]
         dbg_0/mem_addr_reg[7]
         dbg_0/mem_addr_reg[8]
         dbg_0/mem_addr_reg[9]
         dbg_0/mem_addr_reg[10]
         dbg_0/mem_addr_reg[11]
         dbg_0/mem_addr_reg[12]
         dbg_0/mem_addr_reg[13]
         dbg_0/mem_addr_reg[14]
         dbg_0/mem_addr_reg[15]
         dbg_0/mem_data_reg[1]
         dbg_0/mem_data_reg[0]
         dbg_0/mem_data_reg[2]
         dbg_0/mem_data_reg[3]
         dbg_0/mem_data_reg[4]
         dbg_0/mem_data_reg[5]
         dbg_0/mem_data_reg[6]
         dbg_0/mem_data_reg[7]
         dbg_0/mem_data_reg[8]
         dbg_0/mem_data_reg[9]
         dbg_0/mem_data_reg[10]
         dbg_0/mem_data_reg[11]
         dbg_0/mem_data_reg[12]
         dbg_0/mem_data_reg[13]
         dbg_0/mem_data_reg[14]
         dbg_0/cpu_stat_reg[2]
         dbg_0/cpu_ctl_reg[3]
         dbg_0/cpu_stat_reg[3]
         dbg_0/cpu_ctl_reg[6]
         dbg_0/inc_step_reg[0]
         dbg_0/inc_step_reg[1]
         dbg_0/halt_flag_reg
         dbg_0/cpu_ctl_reg[5]
         dbg_0/cpu_ctl_reg[4]
         dbg_0/dbg_rd_rdy_reg
         clock_module_0/sync_cell_dco_wkup/data_sync_reg[0]
         clock_module_0/sync_reset_por/data_sync_reg[0]
         clock_module_0/sync_reset_por/data_sync_reg[1]
         execution_unit_0/register_file_0/r1_reg[15]
         execution_unit_0/register_file_0/r1_reg[14]
         execution_unit_0/register_file_0/r1_reg[13]
         execution_unit_0/register_file_0/r1_reg[12]
         execution_unit_0/register_file_0/r1_reg[11]
         execution_unit_0/register_file_0/r1_reg[10]
         execution_unit_0/register_file_0/r1_reg[9]
         execution_unit_0/register_file_0/r1_reg[8]
         execution_unit_0/register_file_0/r1_reg[7]
         execution_unit_0/register_file_0/r1_reg[6]
         execution_unit_0/register_file_0/r1_reg[5]
         execution_unit_0/register_file_0/r1_reg[4]
         execution_unit_0/register_file_0/r1_reg[3]
         execution_unit_0/register_file_0/r1_reg[2]
         execution_unit_0/register_file_0/r1_reg[1]
         execution_unit_0/register_file_0/r2_reg[8]
         execution_unit_0/register_file_0/r2_reg[7]
         execution_unit_0/register_file_0/r2_reg[6]
         execution_unit_0/register_file_0/r2_reg[5]
         execution_unit_0/register_file_0/r2_reg[4]
         execution_unit_0/register_file_0/r2_reg[3]
         execution_unit_0/register_file_0/r2_reg[2]
         execution_unit_0/register_file_0/r2_reg[1]
         execution_unit_0/register_file_0/r2_reg[0]
         execution_unit_0/register_file_0/r3_reg[15]
         execution_unit_0/register_file_0/r3_reg[14]
         execution_unit_0/register_file_0/r3_reg[13]
         execution_unit_0/register_file_0/r3_reg[12]
         execution_unit_0/register_file_0/r3_reg[11]
         execution_unit_0/register_file_0/r3_reg[10]
         execution_unit_0/register_file_0/r3_reg[9]
         execution_unit_0/register_file_0/r3_reg[8]
         execution_unit_0/register_file_0/r3_reg[7]
         execution_unit_0/register_file_0/r3_reg[6]
         execution_unit_0/register_file_0/r3_reg[5]
         execution_unit_0/register_file_0/r3_reg[4]
         execution_unit_0/register_file_0/r3_reg[3]
         execution_unit_0/register_file_0/r3_reg[2]
         execution_unit_0/register_file_0/r3_reg[1]
         execution_unit_0/register_file_0/r3_reg[0]
         execution_unit_0/register_file_0/r4_reg[15]
         execution_unit_0/register_file_0/r4_reg[14]
         execution_unit_0/register_file_0/r4_reg[13]
         execution_unit_0/register_file_0/r4_reg[12]
         execution_unit_0/register_file_0/r4_reg[11]
         execution_unit_0/register_file_0/r4_reg[10]
         execution_unit_0/register_file_0/r4_reg[9]
         execution_unit_0/register_file_0/r4_reg[8]
         execution_unit_0/register_file_0/r4_reg[7]
         execution_unit_0/register_file_0/r4_reg[6]
         execution_unit_0/register_file_0/r4_reg[5]
         execution_unit_0/register_file_0/r4_reg[4]
         execution_unit_0/register_file_0/r4_reg[3]
         execution_unit_0/register_file_0/r4_reg[2]
         execution_unit_0/register_file_0/r4_reg[1]
         execution_unit_0/register_file_0/r4_reg[0]
         execution_unit_0/register_file_0/r5_reg[15]
         execution_unit_0/register_file_0/r5_reg[14]
         execution_unit_0/register_file_0/r5_reg[13]
         execution_unit_0/register_file_0/r5_reg[12]
         execution_unit_0/register_file_0/r5_reg[11]
         execution_unit_0/register_file_0/r5_reg[10]
         execution_unit_0/register_file_0/r5_reg[9]
         execution_unit_0/register_file_0/r5_reg[8]
         execution_unit_0/register_file_0/r5_reg[7]
         execution_unit_0/register_file_0/r5_reg[6]
         execution_unit_0/register_file_0/r5_reg[5]
         execution_unit_0/register_file_0/r5_reg[4]
         execution_unit_0/register_file_0/r5_reg[3]
         execution_unit_0/register_file_0/r5_reg[2]
         execution_unit_0/register_file_0/r5_reg[1]
         execution_unit_0/register_file_0/r5_reg[0]
         execution_unit_0/register_file_0/r6_reg[15]
         execution_unit_0/register_file_0/r6_reg[14]
         execution_unit_0/register_file_0/r6_reg[13]
         execution_unit_0/register_file_0/r6_reg[12]
         execution_unit_0/register_file_0/r6_reg[11]
         execution_unit_0/register_file_0/r6_reg[10]
         execution_unit_0/register_file_0/r6_reg[9]
         execution_unit_0/register_file_0/r6_reg[8]
         execution_unit_0/register_file_0/r6_reg[7]
         execution_unit_0/register_file_0/r6_reg[6]
         execution_unit_0/register_file_0/r6_reg[5]
         execution_unit_0/register_file_0/r6_reg[4]
         execution_unit_0/register_file_0/r6_reg[3]
         execution_unit_0/register_file_0/r6_reg[2]
         execution_unit_0/register_file_0/r6_reg[1]
         execution_unit_0/register_file_0/r6_reg[0]
         execution_unit_0/register_file_0/r7_reg[15]
         execution_unit_0/register_file_0/r7_reg[14]
         execution_unit_0/register_file_0/r7_reg[13]
         execution_unit_0/register_file_0/r7_reg[12]
         execution_unit_0/register_file_0/r7_reg[11]
         execution_unit_0/register_file_0/r7_reg[10]
         execution_unit_0/register_file_0/r7_reg[9]
         execution_unit_0/register_file_0/r7_reg[8]
         execution_unit_0/register_file_0/r7_reg[7]
         execution_unit_0/register_file_0/r7_reg[6]
         execution_unit_0/register_file_0/r7_reg[5]
         execution_unit_0/register_file_0/r7_reg[4]
         execution_unit_0/register_file_0/r7_reg[3]
         execution_unit_0/register_file_0/r7_reg[2]
         execution_unit_0/register_file_0/r7_reg[1]
         execution_unit_0/register_file_0/r7_reg[0]
         execution_unit_0/register_file_0/r8_reg[15]
         execution_unit_0/register_file_0/r8_reg[14]
         execution_unit_0/register_file_0/r8_reg[13]
         execution_unit_0/register_file_0/r8_reg[12]
         execution_unit_0/register_file_0/r8_reg[11]
         execution_unit_0/register_file_0/r8_reg[10]
         execution_unit_0/register_file_0/r8_reg[9]
         execution_unit_0/register_file_0/r8_reg[8]
         execution_unit_0/register_file_0/r8_reg[7]
         execution_unit_0/register_file_0/r8_reg[6]
         execution_unit_0/register_file_0/r8_reg[5]
         execution_unit_0/register_file_0/r8_reg[4]
         execution_unit_0/register_file_0/r8_reg[3]
         execution_unit_0/register_file_0/r8_reg[2]
         execution_unit_0/register_file_0/r8_reg[1]
         execution_unit_0/register_file_0/r8_reg[0]
         execution_unit_0/register_file_0/r9_reg[15]
         execution_unit_0/register_file_0/r9_reg[14]
         execution_unit_0/register_file_0/r9_reg[13]
         execution_unit_0/register_file_0/r9_reg[12]
         execution_unit_0/register_file_0/r9_reg[11]
         execution_unit_0/register_file_0/r9_reg[10]
         execution_unit_0/register_file_0/r9_reg[9]
         execution_unit_0/register_file_0/r9_reg[8]
         execution_unit_0/register_file_0/r9_reg[7]
         execution_unit_0/register_file_0/r9_reg[6]
         execution_unit_0/register_file_0/r9_reg[5]
         execution_unit_0/register_file_0/r9_reg[4]
         execution_unit_0/register_file_0/r9_reg[3]
         execution_unit_0/register_file_0/r9_reg[2]
         execution_unit_0/register_file_0/r9_reg[1]
         execution_unit_0/register_file_0/r9_reg[0]
         execution_unit_0/register_file_0/r10_reg[15]
         execution_unit_0/register_file_0/r10_reg[14]
         execution_unit_0/register_file_0/r10_reg[13]
         execution_unit_0/register_file_0/r10_reg[12]
         execution_unit_0/register_file_0/r10_reg[11]
         execution_unit_0/register_file_0/r10_reg[10]
         execution_unit_0/register_file_0/r10_reg[9]
         execution_unit_0/register_file_0/r10_reg[8]
         execution_unit_0/register_file_0/r10_reg[7]
         execution_unit_0/register_file_0/r10_reg[6]
         execution_unit_0/register_file_0/r10_reg[5]
         execution_unit_0/register_file_0/r10_reg[4]
         execution_unit_0/register_file_0/r10_reg[3]
         execution_unit_0/register_file_0/r10_reg[2]
         execution_unit_0/register_file_0/r10_reg[1]
         execution_unit_0/register_file_0/r10_reg[0]
         execution_unit_0/register_file_0/r11_reg[15]
         execution_unit_0/register_file_0/r11_reg[14]
         execution_unit_0/register_file_0/r11_reg[13]
         execution_unit_0/register_file_0/r11_reg[12]
         execution_unit_0/register_file_0/r11_reg[11]
         execution_unit_0/register_file_0/r11_reg[10]
         execution_unit_0/register_file_0/r11_reg[9]
         execution_unit_0/register_file_0/r11_reg[8]
         execution_unit_0/register_file_0/r11_reg[7]
         execution_unit_0/register_file_0/r11_reg[6]
         execution_unit_0/register_file_0/r11_reg[5]
         execution_unit_0/register_file_0/r11_reg[4]
         execution_unit_0/register_file_0/r11_reg[3]
         execution_unit_0/register_file_0/r11_reg[2]
         execution_unit_0/register_file_0/r11_reg[1]
         execution_unit_0/register_file_0/r11_reg[0]
         execution_unit_0/register_file_0/r12_reg[15]
         execution_unit_0/register_file_0/r12_reg[14]
         execution_unit_0/register_file_0/r12_reg[13]
         execution_unit_0/register_file_0/r12_reg[12]
         execution_unit_0/register_file_0/r12_reg[11]
         execution_unit_0/register_file_0/r12_reg[10]
         execution_unit_0/register_file_0/r12_reg[9]
         execution_unit_0/register_file_0/r12_reg[8]
         execution_unit_0/register_file_0/r12_reg[7]
         execution_unit_0/register_file_0/r12_reg[6]
         execution_unit_0/register_file_0/r12_reg[5]
         execution_unit_0/register_file_0/r12_reg[4]
         execution_unit_0/register_file_0/r12_reg[3]
         execution_unit_0/register_file_0/r12_reg[2]
         execution_unit_0/register_file_0/r12_reg[1]
         execution_unit_0/register_file_0/r12_reg[0]
         execution_unit_0/register_file_0/r13_reg[15]
         execution_unit_0/register_file_0/r13_reg[14]
         execution_unit_0/register_file_0/r13_reg[13]
         execution_unit_0/register_file_0/r13_reg[12]
         execution_unit_0/register_file_0/r13_reg[11]
         execution_unit_0/register_file_0/r13_reg[10]
         execution_unit_0/register_file_0/r13_reg[9]
         execution_unit_0/register_file_0/r13_reg[8]
         execution_unit_0/register_file_0/r13_reg[7]
         execution_unit_0/register_file_0/r13_reg[6]
         execution_unit_0/register_file_0/r13_reg[5]
         execution_unit_0/register_file_0/r13_reg[4]
         execution_unit_0/register_file_0/r13_reg[3]
         execution_unit_0/register_file_0/r13_reg[2]
         execution_unit_0/register_file_0/r13_reg[1]
         execution_unit_0/register_file_0/r13_reg[0]
         execution_unit_0/register_file_0/r14_reg[15]
         execution_unit_0/register_file_0/r14_reg[14]
         execution_unit_0/register_file_0/r14_reg[13]
         execution_unit_0/register_file_0/r14_reg[12]
         execution_unit_0/register_file_0/r14_reg[11]
         execution_unit_0/register_file_0/r14_reg[10]
         execution_unit_0/register_file_0/r14_reg[9]
         execution_unit_0/register_file_0/r14_reg[8]
         execution_unit_0/register_file_0/r14_reg[7]
         execution_unit_0/register_file_0/r14_reg[6]
         execution_unit_0/register_file_0/r14_reg[5]
         execution_unit_0/register_file_0/r14_reg[4]
         execution_unit_0/register_file_0/r14_reg[3]
         execution_unit_0/register_file_0/r14_reg[2]
         execution_unit_0/register_file_0/r14_reg[1]
         execution_unit_0/register_file_0/r14_reg[0]
         execution_unit_0/register_file_0/r15_reg[15]
         execution_unit_0/register_file_0/r15_reg[14]
         execution_unit_0/register_file_0/r15_reg[13]
         execution_unit_0/register_file_0/r15_reg[12]
         execution_unit_0/register_file_0/r15_reg[11]
         execution_unit_0/register_file_0/r15_reg[10]
         execution_unit_0/register_file_0/r15_reg[9]
         execution_unit_0/register_file_0/r15_reg[8]
         execution_unit_0/register_file_0/r15_reg[7]
         execution_unit_0/register_file_0/r15_reg[6]
         execution_unit_0/register_file_0/r15_reg[5]
         execution_unit_0/register_file_0/r15_reg[4]
         execution_unit_0/register_file_0/r15_reg[3]
         execution_unit_0/register_file_0/r15_reg[2]
         execution_unit_0/register_file_0/r15_reg[1]
         execution_unit_0/register_file_0/r15_reg[0]
         sfr_0/wakeup_cell_nmi/wkup_out_reg
         dbg_0/dbg_uart_0/rxd_maj_reg
         dbg_0/dbg_uart_0/sync_cnt_reg[3]
         dbg_0/dbg_uart_0/sync_cnt_reg[4]
         dbg_0/dbg_uart_0/sync_cnt_reg[5]
         dbg_0/dbg_uart_0/sync_cnt_reg[6]
         dbg_0/dbg_uart_0/sync_cnt_reg[7]
         dbg_0/dbg_uart_0/sync_cnt_reg[8]
         dbg_0/dbg_uart_0/sync_cnt_reg[9]
         dbg_0/dbg_uart_0/sync_cnt_reg[10]
         dbg_0/dbg_uart_0/sync_cnt_reg[11]
         dbg_0/dbg_uart_0/sync_cnt_reg[12]
         dbg_0/dbg_uart_0/sync_cnt_reg[13]
         dbg_0/dbg_uart_0/sync_cnt_reg[14]
         dbg_0/dbg_uart_0/sync_cnt_reg[15]
         dbg_0/dbg_uart_0/sync_cnt_reg[16]
         dbg_0/dbg_uart_0/sync_cnt_reg[17]
         dbg_0/dbg_uart_0/sync_cnt_reg[18]
         dbg_0/dbg_uart_0/dbg_uart_txd_reg
         dbg_0/dbg_uart_0/xfer_buf_reg[18]
         dbg_0/dbg_uart_0/uart_state_reg[0]
         dbg_0/dbg_uart_0/xfer_bit_reg[0]
         dbg_0/dbg_uart_0/xfer_bit_reg[1]
         dbg_0/dbg_uart_0/xfer_bit_reg[2]
         dbg_0/dbg_uart_0/xfer_bit_reg[3]
         dbg_0/dbg_uart_0/xfer_buf_reg[19]
         dbg_0/dbg_uart_0/uart_state_reg[1]
         dbg_0/dbg_uart_0/sync_busy_reg
         dbg_0/dbg_uart_0/sync_cnt_reg[1]
         dbg_0/dbg_uart_0/sync_cnt_reg[0]
         dbg_0/dbg_uart_0/sync_cnt_reg[2]
         dbg_0/dbg_uart_0/xfer_cnt_reg[15]
         dbg_0/dbg_uart_0/xfer_cnt_reg[1]
         dbg_0/dbg_uart_0/xfer_cnt_reg[0]
         dbg_0/dbg_uart_0/xfer_cnt_reg[2]
         dbg_0/dbg_uart_0/xfer_cnt_reg[3]
         dbg_0/dbg_uart_0/xfer_cnt_reg[4]
         dbg_0/dbg_uart_0/xfer_cnt_reg[5]
         dbg_0/dbg_uart_0/xfer_cnt_reg[6]
         dbg_0/dbg_uart_0/xfer_cnt_reg[7]
         dbg_0/dbg_uart_0/xfer_cnt_reg[8]
         dbg_0/dbg_uart_0/xfer_cnt_reg[9]
         dbg_0/dbg_uart_0/xfer_cnt_reg[10]
         dbg_0/dbg_uart_0/xfer_cnt_reg[11]
         dbg_0/dbg_uart_0/xfer_cnt_reg[12]
         dbg_0/dbg_uart_0/xfer_cnt_reg[13]
         dbg_0/dbg_uart_0/xfer_cnt_reg[14]
         dbg_0/dbg_uart_0/uart_state_reg[2]
         dbg_0/dbg_uart_0/xfer_buf_reg[17]
         dbg_0/dbg_uart_0/xfer_buf_reg[16]
         dbg_0/dbg_uart_0/xfer_buf_reg[15]
         dbg_0/dbg_uart_0/xfer_buf_reg[14]
         dbg_0/dbg_uart_0/xfer_buf_reg[13]
         dbg_0/dbg_uart_0/xfer_buf_reg[12]
         dbg_0/dbg_uart_0/xfer_buf_reg[11]
         dbg_0/dbg_uart_0/xfer_buf_reg[10]
         dbg_0/dbg_uart_0/xfer_buf_reg[9]
         dbg_0/dbg_uart_0/xfer_buf_reg[8]
         dbg_0/dbg_uart_0/xfer_buf_reg[7]
         dbg_0/dbg_uart_0/xfer_buf_reg[6]
         dbg_0/dbg_uart_0/xfer_buf_reg[5]
         dbg_0/dbg_uart_0/xfer_buf_reg[4]
         dbg_0/dbg_uart_0/xfer_buf_reg[3]
         dbg_0/dbg_uart_0/xfer_buf_reg[2]
         dbg_0/dbg_uart_0/xfer_buf_reg[1]
         dbg_0/dbg_uart_0/xfer_buf_reg[0]
         dbg_0/dbg_uart_0/dbg_addr_reg[5]
         dbg_0/dbg_uart_0/dbg_addr_reg[4]
         dbg_0/dbg_uart_0/dbg_addr_reg[3]
         dbg_0/dbg_uart_0/dbg_addr_reg[2]
         dbg_0/dbg_uart_0/dbg_addr_reg[1]
         dbg_0/dbg_uart_0/dbg_addr_reg[0]
         dbg_0/dbg_uart_0/dbg_bw_reg
         dbg_0/dbg_uart_0/sync_cell_uart_rxd/data_sync_reg[0]
         watchdog_0/sync_cell_wdt_evt/data_sync_reg[0]
         watchdog_0/sync_cell_wdtcnt_incr/data_sync_reg[0]
         watchdog_0/sync_cell_wdtcnt_clr/data_sync_reg[0]
         sfr_0/sync_cell_nmi/data_sync_reg[0]
         clock_module_0/sync_cell_puc/data_sync_reg[0]
         clock_module_0/sync_cell_smclk_dma_wkup/data_sync_reg[0]
         clock_module_0/sync_cell_aclk_dma_wkup/data_sync_reg[0]
         clock_module_0/sync_cell_oscoff/data_sync_reg[0]
         clock_module_0/sync_cell_puc_lfxt/data_sync_reg[0]
         clock_module_0/sync_cell_mclk_wkup/data_sync_reg[0]
         clock_module_0/sync_cell_mclk_dma_wkup/data_sync_reg[0]
         clock_module_0/sync_cell_cpu_aux_en/data_sync_reg[0]
         clock_module_0/sync_cell_lfxt_wkup/data_sync_reg[0]
         clock_module_0/sync_cell_lfxt_disable/data_sync_reg[0]
         watchdog_0/sync_reset_por/data_sync_reg[0]
         watchdog_0/sync_reset_por/data_sync_reg[1]
         watchdog_0/wakeup_cell_wdog/wkup_out_reg
      *  26 cells are non-scan shift-register cells
         clock_module_0/divax_ss_reg[0]
         clock_module_0/divax_ss_reg[1]
         sfr_0/nmi_dly_reg
         watchdog_0/wdt_evt_toggle_sync_dly_reg
         watchdog_0/wdtisx_ss_reg[1]
         watchdog_0/wdtisx_ss_reg[0]
         watchdog_0/wdtcnt_clr_sync_dly_reg
         multiplier_0/cycle_reg[1]
         clock_module_0/sync_cell_dco_wkup/data_sync_reg[1]
         dbg_0/dbg_uart_0/rxd_buf_reg[0]
         dbg_0/dbg_uart_0/rxd_buf_reg[1]
         dbg_0/dbg_uart_0/sync_cell_uart_rxd/data_sync_reg[1]
         watchdog_0/sync_cell_wdt_evt/data_sync_reg[1]
         watchdog_0/sync_cell_wdtcnt_incr/data_sync_reg[1]
         watchdog_0/sync_cell_wdtcnt_clr/data_sync_reg[1]
         sfr_0/sync_cell_nmi/data_sync_reg[1]
         clock_module_0/sync_cell_puc/data_sync_reg[1]
         clock_module_0/sync_cell_smclk_dma_wkup/data_sync_reg[1]
         clock_module_0/sync_cell_aclk_dma_wkup/data_sync_reg[1]
         clock_module_0/sync_cell_oscoff/data_sync_reg[1]
         clock_module_0/sync_cell_puc_lfxt/data_sync_reg[1]
         clock_module_0/sync_cell_mclk_wkup/data_sync_reg[1]
         clock_module_0/sync_cell_mclk_dma_wkup/data_sync_reg[1]
         clock_module_0/sync_cell_cpu_aux_en/data_sync_reg[1]
         clock_module_0/sync_cell_lfxt_wkup/data_sync_reg[1]
         clock_module_0/sync_cell_lfxt_disable/data_sync_reg[1]

Information: Test design rule checking completed. (TEST-123)
1
