Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr 28 23:50:29 2025
| Host         : august running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pmic_digital_module_timing_summary_routed.rpt -pb pmic_digital_module_timing_summary_routed.pb -rpx pmic_digital_module_timing_summary_routed.rpx -warn_on_violation
| Design       : pmic_digital_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.379        0.000                      0                   72        0.191        0.000                      0                   72        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.379        0.000                      0                   72        0.191        0.000                      0                   72        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.379ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.379ns  (required time - arrival time)
  Source:                 master_cycle_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master_cycle_count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.671ns  (logic 2.589ns (38.807%)  route 4.082ns (61.193%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.564     5.085    clk_i_IBUF_BUFG
    SLICE_X30Y41         FDRE                                         r  master_cycle_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  master_cycle_count_reg[1]/Q
                         net (fo=3, routed)           1.299     6.902    master_cycle_count_reg[1]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.124     7.026 r  master_cycle_count[0]_i_23/O
                         net (fo=1, routed)           1.091     8.117    master_cycle_count[0]_i_23_n_0
    SLICE_X31Y44         LUT4 (Prop_lut4_I1_O)        0.124     8.241 r  master_cycle_count[0]_i_14/O
                         net (fo=3, routed)           0.422     8.663    master_cycle_count[0]_i_14_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.787 r  master_cycle_count[0]_i_6/O
                         net (fo=34, routed)          0.491     9.278    master_cycle_count[0]_i_6_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.402 r  master_cycle_count[0]_i_7/O
                         net (fo=31, routed)          0.779    10.182    master_cycle_count[0]_i_7_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.732 r  master_cycle_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.732    master_cycle_count_reg[0]_i_2_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.849 r  master_cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.849    master_cycle_count_reg[4]_i_1_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.966 r  master_cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.966    master_cycle_count_reg[8]_i_1_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.083 r  master_cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.083    master_cycle_count_reg[12]_i_1_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.200 r  master_cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.200    master_cycle_count_reg[16]_i_1_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.317 r  master_cycle_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.317    master_cycle_count_reg[20]_i_1_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.434 r  master_cycle_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.434    master_cycle_count_reg[24]_i_1_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.757 r  master_cycle_count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.757    master_cycle_count_reg[28]_i_1_n_6
    SLICE_X30Y48         FDRE                                         r  master_cycle_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.446    14.787    clk_i_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  master_cycle_count_reg[29]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X30Y48         FDRE (Setup_fdre_C_D)        0.109    15.136    master_cycle_count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -11.757    
  -------------------------------------------------------------------
                         slack                                  3.379    

Slack (MET) :             3.387ns  (required time - arrival time)
  Source:                 master_cycle_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master_cycle_count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.663ns  (logic 2.581ns (38.734%)  route 4.082ns (61.266%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.564     5.085    clk_i_IBUF_BUFG
    SLICE_X30Y41         FDRE                                         r  master_cycle_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  master_cycle_count_reg[1]/Q
                         net (fo=3, routed)           1.299     6.902    master_cycle_count_reg[1]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.124     7.026 r  master_cycle_count[0]_i_23/O
                         net (fo=1, routed)           1.091     8.117    master_cycle_count[0]_i_23_n_0
    SLICE_X31Y44         LUT4 (Prop_lut4_I1_O)        0.124     8.241 r  master_cycle_count[0]_i_14/O
                         net (fo=3, routed)           0.422     8.663    master_cycle_count[0]_i_14_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.787 r  master_cycle_count[0]_i_6/O
                         net (fo=34, routed)          0.491     9.278    master_cycle_count[0]_i_6_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.402 r  master_cycle_count[0]_i_7/O
                         net (fo=31, routed)          0.779    10.182    master_cycle_count[0]_i_7_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.732 r  master_cycle_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.732    master_cycle_count_reg[0]_i_2_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.849 r  master_cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.849    master_cycle_count_reg[4]_i_1_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.966 r  master_cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.966    master_cycle_count_reg[8]_i_1_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.083 r  master_cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.083    master_cycle_count_reg[12]_i_1_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.200 r  master_cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.200    master_cycle_count_reg[16]_i_1_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.317 r  master_cycle_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.317    master_cycle_count_reg[20]_i_1_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.434 r  master_cycle_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.434    master_cycle_count_reg[24]_i_1_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.749 r  master_cycle_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.749    master_cycle_count_reg[28]_i_1_n_4
    SLICE_X30Y48         FDRE                                         r  master_cycle_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.446    14.787    clk_i_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  master_cycle_count_reg[31]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X30Y48         FDRE (Setup_fdre_C_D)        0.109    15.136    master_cycle_count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -11.749    
  -------------------------------------------------------------------
                         slack                                  3.387    

Slack (MET) :             3.463ns  (required time - arrival time)
  Source:                 master_cycle_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master_cycle_count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 2.505ns (38.027%)  route 4.082ns (61.973%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.564     5.085    clk_i_IBUF_BUFG
    SLICE_X30Y41         FDRE                                         r  master_cycle_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  master_cycle_count_reg[1]/Q
                         net (fo=3, routed)           1.299     6.902    master_cycle_count_reg[1]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.124     7.026 r  master_cycle_count[0]_i_23/O
                         net (fo=1, routed)           1.091     8.117    master_cycle_count[0]_i_23_n_0
    SLICE_X31Y44         LUT4 (Prop_lut4_I1_O)        0.124     8.241 r  master_cycle_count[0]_i_14/O
                         net (fo=3, routed)           0.422     8.663    master_cycle_count[0]_i_14_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.787 r  master_cycle_count[0]_i_6/O
                         net (fo=34, routed)          0.491     9.278    master_cycle_count[0]_i_6_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.402 r  master_cycle_count[0]_i_7/O
                         net (fo=31, routed)          0.779    10.182    master_cycle_count[0]_i_7_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.732 r  master_cycle_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.732    master_cycle_count_reg[0]_i_2_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.849 r  master_cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.849    master_cycle_count_reg[4]_i_1_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.966 r  master_cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.966    master_cycle_count_reg[8]_i_1_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.083 r  master_cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.083    master_cycle_count_reg[12]_i_1_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.200 r  master_cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.200    master_cycle_count_reg[16]_i_1_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.317 r  master_cycle_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.317    master_cycle_count_reg[20]_i_1_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.434 r  master_cycle_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.434    master_cycle_count_reg[24]_i_1_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.673 r  master_cycle_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.673    master_cycle_count_reg[28]_i_1_n_5
    SLICE_X30Y48         FDRE                                         r  master_cycle_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.446    14.787    clk_i_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  master_cycle_count_reg[30]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X30Y48         FDRE (Setup_fdre_C_D)        0.109    15.136    master_cycle_count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -11.673    
  -------------------------------------------------------------------
                         slack                                  3.463    

Slack (MET) :             3.483ns  (required time - arrival time)
  Source:                 master_cycle_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master_cycle_count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.567ns  (logic 2.485ns (37.838%)  route 4.082ns (62.162%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.564     5.085    clk_i_IBUF_BUFG
    SLICE_X30Y41         FDRE                                         r  master_cycle_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  master_cycle_count_reg[1]/Q
                         net (fo=3, routed)           1.299     6.902    master_cycle_count_reg[1]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.124     7.026 r  master_cycle_count[0]_i_23/O
                         net (fo=1, routed)           1.091     8.117    master_cycle_count[0]_i_23_n_0
    SLICE_X31Y44         LUT4 (Prop_lut4_I1_O)        0.124     8.241 r  master_cycle_count[0]_i_14/O
                         net (fo=3, routed)           0.422     8.663    master_cycle_count[0]_i_14_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.787 r  master_cycle_count[0]_i_6/O
                         net (fo=34, routed)          0.491     9.278    master_cycle_count[0]_i_6_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.402 r  master_cycle_count[0]_i_7/O
                         net (fo=31, routed)          0.779    10.182    master_cycle_count[0]_i_7_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.732 r  master_cycle_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.732    master_cycle_count_reg[0]_i_2_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.849 r  master_cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.849    master_cycle_count_reg[4]_i_1_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.966 r  master_cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.966    master_cycle_count_reg[8]_i_1_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.083 r  master_cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.083    master_cycle_count_reg[12]_i_1_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.200 r  master_cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.200    master_cycle_count_reg[16]_i_1_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.317 r  master_cycle_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.317    master_cycle_count_reg[20]_i_1_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.434 r  master_cycle_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.434    master_cycle_count_reg[24]_i_1_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.653 r  master_cycle_count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.653    master_cycle_count_reg[28]_i_1_n_7
    SLICE_X30Y48         FDRE                                         r  master_cycle_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.446    14.787    clk_i_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  master_cycle_count_reg[28]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X30Y48         FDRE (Setup_fdre_C_D)        0.109    15.136    master_cycle_count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -11.653    
  -------------------------------------------------------------------
                         slack                                  3.483    

Slack (MET) :             3.496ns  (required time - arrival time)
  Source:                 master_cycle_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master_cycle_count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 2.472ns (37.715%)  route 4.082ns (62.285%))
  Logic Levels:           11  (CARRY4=7 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.564     5.085    clk_i_IBUF_BUFG
    SLICE_X30Y41         FDRE                                         r  master_cycle_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  master_cycle_count_reg[1]/Q
                         net (fo=3, routed)           1.299     6.902    master_cycle_count_reg[1]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.124     7.026 r  master_cycle_count[0]_i_23/O
                         net (fo=1, routed)           1.091     8.117    master_cycle_count[0]_i_23_n_0
    SLICE_X31Y44         LUT4 (Prop_lut4_I1_O)        0.124     8.241 r  master_cycle_count[0]_i_14/O
                         net (fo=3, routed)           0.422     8.663    master_cycle_count[0]_i_14_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.787 r  master_cycle_count[0]_i_6/O
                         net (fo=34, routed)          0.491     9.278    master_cycle_count[0]_i_6_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.402 r  master_cycle_count[0]_i_7/O
                         net (fo=31, routed)          0.779    10.182    master_cycle_count[0]_i_7_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.732 r  master_cycle_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.732    master_cycle_count_reg[0]_i_2_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.849 r  master_cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.849    master_cycle_count_reg[4]_i_1_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.966 r  master_cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.966    master_cycle_count_reg[8]_i_1_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.083 r  master_cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.083    master_cycle_count_reg[12]_i_1_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.200 r  master_cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.200    master_cycle_count_reg[16]_i_1_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.317 r  master_cycle_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.317    master_cycle_count_reg[20]_i_1_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.640 r  master_cycle_count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.640    master_cycle_count_reg[24]_i_1_n_6
    SLICE_X30Y47         FDRE                                         r  master_cycle_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.446    14.787    clk_i_IBUF_BUFG
    SLICE_X30Y47         FDRE                                         r  master_cycle_count_reg[25]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X30Y47         FDRE (Setup_fdre_C_D)        0.109    15.136    master_cycle_count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -11.640    
  -------------------------------------------------------------------
                         slack                                  3.496    

Slack (MET) :             3.504ns  (required time - arrival time)
  Source:                 master_cycle_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master_cycle_count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.546ns  (logic 2.464ns (37.639%)  route 4.082ns (62.361%))
  Logic Levels:           11  (CARRY4=7 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.564     5.085    clk_i_IBUF_BUFG
    SLICE_X30Y41         FDRE                                         r  master_cycle_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  master_cycle_count_reg[1]/Q
                         net (fo=3, routed)           1.299     6.902    master_cycle_count_reg[1]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.124     7.026 r  master_cycle_count[0]_i_23/O
                         net (fo=1, routed)           1.091     8.117    master_cycle_count[0]_i_23_n_0
    SLICE_X31Y44         LUT4 (Prop_lut4_I1_O)        0.124     8.241 r  master_cycle_count[0]_i_14/O
                         net (fo=3, routed)           0.422     8.663    master_cycle_count[0]_i_14_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.787 r  master_cycle_count[0]_i_6/O
                         net (fo=34, routed)          0.491     9.278    master_cycle_count[0]_i_6_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.402 r  master_cycle_count[0]_i_7/O
                         net (fo=31, routed)          0.779    10.182    master_cycle_count[0]_i_7_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.732 r  master_cycle_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.732    master_cycle_count_reg[0]_i_2_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.849 r  master_cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.849    master_cycle_count_reg[4]_i_1_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.966 r  master_cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.966    master_cycle_count_reg[8]_i_1_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.083 r  master_cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.083    master_cycle_count_reg[12]_i_1_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.200 r  master_cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.200    master_cycle_count_reg[16]_i_1_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.317 r  master_cycle_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.317    master_cycle_count_reg[20]_i_1_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.632 r  master_cycle_count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.632    master_cycle_count_reg[24]_i_1_n_4
    SLICE_X30Y47         FDRE                                         r  master_cycle_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.446    14.787    clk_i_IBUF_BUFG
    SLICE_X30Y47         FDRE                                         r  master_cycle_count_reg[27]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X30Y47         FDRE (Setup_fdre_C_D)        0.109    15.136    master_cycle_count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -11.632    
  -------------------------------------------------------------------
                         slack                                  3.504    

Slack (MET) :             3.580ns  (required time - arrival time)
  Source:                 master_cycle_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master_cycle_count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.470ns  (logic 2.388ns (36.906%)  route 4.082ns (63.094%))
  Logic Levels:           11  (CARRY4=7 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.564     5.085    clk_i_IBUF_BUFG
    SLICE_X30Y41         FDRE                                         r  master_cycle_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  master_cycle_count_reg[1]/Q
                         net (fo=3, routed)           1.299     6.902    master_cycle_count_reg[1]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.124     7.026 r  master_cycle_count[0]_i_23/O
                         net (fo=1, routed)           1.091     8.117    master_cycle_count[0]_i_23_n_0
    SLICE_X31Y44         LUT4 (Prop_lut4_I1_O)        0.124     8.241 r  master_cycle_count[0]_i_14/O
                         net (fo=3, routed)           0.422     8.663    master_cycle_count[0]_i_14_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.787 r  master_cycle_count[0]_i_6/O
                         net (fo=34, routed)          0.491     9.278    master_cycle_count[0]_i_6_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.402 r  master_cycle_count[0]_i_7/O
                         net (fo=31, routed)          0.779    10.182    master_cycle_count[0]_i_7_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.732 r  master_cycle_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.732    master_cycle_count_reg[0]_i_2_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.849 r  master_cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.849    master_cycle_count_reg[4]_i_1_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.966 r  master_cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.966    master_cycle_count_reg[8]_i_1_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.083 r  master_cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.083    master_cycle_count_reg[12]_i_1_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.200 r  master_cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.200    master_cycle_count_reg[16]_i_1_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.317 r  master_cycle_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.317    master_cycle_count_reg[20]_i_1_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.556 r  master_cycle_count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.556    master_cycle_count_reg[24]_i_1_n_5
    SLICE_X30Y47         FDRE                                         r  master_cycle_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.446    14.787    clk_i_IBUF_BUFG
    SLICE_X30Y47         FDRE                                         r  master_cycle_count_reg[26]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X30Y47         FDRE (Setup_fdre_C_D)        0.109    15.136    master_cycle_count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -11.556    
  -------------------------------------------------------------------
                         slack                                  3.580    

Slack (MET) :             3.600ns  (required time - arrival time)
  Source:                 master_cycle_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master_cycle_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.450ns  (logic 2.368ns (36.711%)  route 4.082ns (63.289%))
  Logic Levels:           11  (CARRY4=7 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.564     5.085    clk_i_IBUF_BUFG
    SLICE_X30Y41         FDRE                                         r  master_cycle_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  master_cycle_count_reg[1]/Q
                         net (fo=3, routed)           1.299     6.902    master_cycle_count_reg[1]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.124     7.026 r  master_cycle_count[0]_i_23/O
                         net (fo=1, routed)           1.091     8.117    master_cycle_count[0]_i_23_n_0
    SLICE_X31Y44         LUT4 (Prop_lut4_I1_O)        0.124     8.241 r  master_cycle_count[0]_i_14/O
                         net (fo=3, routed)           0.422     8.663    master_cycle_count[0]_i_14_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.787 r  master_cycle_count[0]_i_6/O
                         net (fo=34, routed)          0.491     9.278    master_cycle_count[0]_i_6_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.402 r  master_cycle_count[0]_i_7/O
                         net (fo=31, routed)          0.779    10.182    master_cycle_count[0]_i_7_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.732 r  master_cycle_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.732    master_cycle_count_reg[0]_i_2_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.849 r  master_cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.849    master_cycle_count_reg[4]_i_1_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.966 r  master_cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.966    master_cycle_count_reg[8]_i_1_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.083 r  master_cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.083    master_cycle_count_reg[12]_i_1_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.200 r  master_cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.200    master_cycle_count_reg[16]_i_1_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.317 r  master_cycle_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.317    master_cycle_count_reg[20]_i_1_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.536 r  master_cycle_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.536    master_cycle_count_reg[24]_i_1_n_7
    SLICE_X30Y47         FDRE                                         r  master_cycle_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.446    14.787    clk_i_IBUF_BUFG
    SLICE_X30Y47         FDRE                                         r  master_cycle_count_reg[24]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X30Y47         FDRE (Setup_fdre_C_D)        0.109    15.136    master_cycle_count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -11.536    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.612ns  (required time - arrival time)
  Source:                 master_cycle_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master_cycle_count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.437ns  (logic 2.355ns (36.583%)  route 4.082ns (63.417%))
  Logic Levels:           10  (CARRY4=6 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.564     5.085    clk_i_IBUF_BUFG
    SLICE_X30Y41         FDRE                                         r  master_cycle_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  master_cycle_count_reg[1]/Q
                         net (fo=3, routed)           1.299     6.902    master_cycle_count_reg[1]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.124     7.026 r  master_cycle_count[0]_i_23/O
                         net (fo=1, routed)           1.091     8.117    master_cycle_count[0]_i_23_n_0
    SLICE_X31Y44         LUT4 (Prop_lut4_I1_O)        0.124     8.241 r  master_cycle_count[0]_i_14/O
                         net (fo=3, routed)           0.422     8.663    master_cycle_count[0]_i_14_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.787 r  master_cycle_count[0]_i_6/O
                         net (fo=34, routed)          0.491     9.278    master_cycle_count[0]_i_6_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.402 r  master_cycle_count[0]_i_7/O
                         net (fo=31, routed)          0.779    10.182    master_cycle_count[0]_i_7_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.732 r  master_cycle_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.732    master_cycle_count_reg[0]_i_2_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.849 r  master_cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.849    master_cycle_count_reg[4]_i_1_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.966 r  master_cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.966    master_cycle_count_reg[8]_i_1_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.083 r  master_cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.083    master_cycle_count_reg[12]_i_1_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.200 r  master_cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.200    master_cycle_count_reg[16]_i_1_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.523 r  master_cycle_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.523    master_cycle_count_reg[20]_i_1_n_6
    SLICE_X30Y46         FDRE                                         r  master_cycle_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.445    14.786    clk_i_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  master_cycle_count_reg[21]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X30Y46         FDRE (Setup_fdre_C_D)        0.109    15.135    master_cycle_count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -11.523    
  -------------------------------------------------------------------
                         slack                                  3.612    

Slack (MET) :             3.620ns  (required time - arrival time)
  Source:                 master_cycle_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master_cycle_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.429ns  (logic 2.347ns (36.504%)  route 4.082ns (63.496%))
  Logic Levels:           10  (CARRY4=6 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.564     5.085    clk_i_IBUF_BUFG
    SLICE_X30Y41         FDRE                                         r  master_cycle_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  master_cycle_count_reg[1]/Q
                         net (fo=3, routed)           1.299     6.902    master_cycle_count_reg[1]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.124     7.026 r  master_cycle_count[0]_i_23/O
                         net (fo=1, routed)           1.091     8.117    master_cycle_count[0]_i_23_n_0
    SLICE_X31Y44         LUT4 (Prop_lut4_I1_O)        0.124     8.241 r  master_cycle_count[0]_i_14/O
                         net (fo=3, routed)           0.422     8.663    master_cycle_count[0]_i_14_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.787 r  master_cycle_count[0]_i_6/O
                         net (fo=34, routed)          0.491     9.278    master_cycle_count[0]_i_6_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.402 r  master_cycle_count[0]_i_7/O
                         net (fo=31, routed)          0.779    10.182    master_cycle_count[0]_i_7_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.732 r  master_cycle_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.732    master_cycle_count_reg[0]_i_2_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.849 r  master_cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.849    master_cycle_count_reg[4]_i_1_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.966 r  master_cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.966    master_cycle_count_reg[8]_i_1_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.083 r  master_cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.083    master_cycle_count_reg[12]_i_1_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.200 r  master_cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.200    master_cycle_count_reg[16]_i_1_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.515 r  master_cycle_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.515    master_cycle_count_reg[20]_i_1_n_4
    SLICE_X30Y46         FDRE                                         r  master_cycle_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.445    14.786    clk_i_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  master_cycle_count_reg[23]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X30Y46         FDRE (Setup_fdre_C_D)        0.109    15.135    master_cycle_count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -11.515    
  -------------------------------------------------------------------
                         slack                                  3.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.209ns (70.965%)  route 0.086ns (29.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.562     1.445    clk_i_IBUF_BUFG
    SLICE_X30Y40         FDSE                                         r  FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDSE (Prop_fdse_C_Q)         0.164     1.609 r  FSM_sequential_current_state_reg[0]/Q
                         net (fo=16, routed)          0.086     1.695    current_state[0]
    SLICE_X31Y40         LUT6 (Prop_lut6_I2_O)        0.045     1.740 r  FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.740    next_state__0[1]
    SLICE_X31Y40         FDRE                                         r  FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.831     1.958    clk_i_IBUF_BUFG
    SLICE_X31Y40         FDRE                                         r  FSM_sequential_current_state_reg[1]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X31Y40         FDRE (Hold_fdre_C_D)         0.091     1.549    FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.458%)  route 0.143ns (43.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.562     1.445    clk_i_IBUF_BUFG
    SLICE_X31Y40         FDRE                                         r  FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  FSM_sequential_current_state_reg[1]/Q
                         net (fo=15, routed)          0.143     1.730    current_state[1]
    SLICE_X30Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.775 r  FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.775    next_state__0[2]
    SLICE_X30Y40         FDSE                                         r  FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.831     1.958    clk_i_IBUF_BUFG
    SLICE_X30Y40         FDSE                                         r  FSM_sequential_current_state_reg[2]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X30Y40         FDSE (Hold_fdse_C_D)         0.120     1.578    FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.781%)  route 0.147ns (44.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.562     1.445    clk_i_IBUF_BUFG
    SLICE_X31Y40         FDRE                                         r  FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  FSM_sequential_current_state_reg[1]/Q
                         net (fo=15, routed)          0.147     1.734    current_state[1]
    SLICE_X30Y40         LUT6 (Prop_lut6_I3_O)        0.045     1.779 r  FSM_sequential_current_state[3]_i_2/O
                         net (fo=1, routed)           0.000     1.779    next_state__0[3]
    SLICE_X30Y40         FDRE                                         r  FSM_sequential_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.831     1.958    clk_i_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  FSM_sequential_current_state_reg[3]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X30Y40         FDRE (Hold_fdre_C_D)         0.121     1.579    FSM_sequential_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 master_cycle_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master_cycle_count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.563     1.446    clk_i_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  master_cycle_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  master_cycle_count_reg[22]/Q
                         net (fo=3, routed)           0.126     1.736    master_cycle_count_reg[22]
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.781 r  master_cycle_count[20]_i_3/O
                         net (fo=1, routed)           0.000     1.781    master_cycle_count[20]_i_3_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.846 r  master_cycle_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    master_cycle_count_reg[20]_i_1_n_5
    SLICE_X30Y46         FDRE                                         r  master_cycle_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.832     1.959    clk_i_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  master_cycle_count_reg[22]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X30Y46         FDRE (Hold_fdre_C_D)         0.134     1.580    master_cycle_count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 master_cycle_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master_cycle_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.563     1.446    clk_i_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  master_cycle_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  master_cycle_count_reg[19]/Q
                         net (fo=2, routed)           0.148     1.758    master_cycle_count_reg[19]
    SLICE_X30Y45         LUT6 (Prop_lut6_I0_O)        0.045     1.803 r  master_cycle_count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.803    master_cycle_count[16]_i_2_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.867 r  master_cycle_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    master_cycle_count_reg[16]_i_1_n_4
    SLICE_X30Y45         FDRE                                         r  master_cycle_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.832     1.959    clk_i_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  master_cycle_count_reg[19]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X30Y45         FDRE (Hold_fdre_C_D)         0.134     1.580    master_cycle_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 master_cycle_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master_cycle_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.562     1.445    clk_i_IBUF_BUFG
    SLICE_X30Y41         FDRE                                         r  master_cycle_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  master_cycle_count_reg[3]/Q
                         net (fo=3, routed)           0.148     1.757    master_cycle_count_reg[3]
    SLICE_X30Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.802 r  master_cycle_count[0]_i_8/O
                         net (fo=1, routed)           0.000     1.802    master_cycle_count[0]_i_8_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.866 r  master_cycle_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.866    master_cycle_count_reg[0]_i_2_n_4
    SLICE_X30Y41         FDRE                                         r  master_cycle_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.831     1.958    clk_i_IBUF_BUFG
    SLICE_X30Y41         FDRE                                         r  master_cycle_count_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X30Y41         FDRE (Hold_fdre_C_D)         0.134     1.579    master_cycle_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 master_cycle_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master_cycle_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.562     1.445    clk_i_IBUF_BUFG
    SLICE_X30Y42         FDRE                                         r  master_cycle_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  master_cycle_count_reg[7]/Q
                         net (fo=2, routed)           0.149     1.758    master_cycle_count_reg[7]
    SLICE_X30Y42         LUT6 (Prop_lut6_I0_O)        0.045     1.803 r  master_cycle_count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.803    master_cycle_count[4]_i_2_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.867 r  master_cycle_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    master_cycle_count_reg[4]_i_1_n_4
    SLICE_X30Y42         FDRE                                         r  master_cycle_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.831     1.958    clk_i_IBUF_BUFG
    SLICE_X30Y42         FDRE                                         r  master_cycle_count_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X30Y42         FDRE (Hold_fdre_C_D)         0.134     1.579    master_cycle_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 master_cycle_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master_cycle_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.563     1.446    clk_i_IBUF_BUFG
    SLICE_X30Y44         FDRE                                         r  master_cycle_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  master_cycle_count_reg[15]/Q
                         net (fo=2, routed)           0.149     1.759    master_cycle_count_reg[15]
    SLICE_X30Y44         LUT6 (Prop_lut6_I0_O)        0.045     1.804 r  master_cycle_count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.804    master_cycle_count[12]_i_2_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.868 r  master_cycle_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.868    master_cycle_count_reg[12]_i_1_n_4
    SLICE_X30Y44         FDRE                                         r  master_cycle_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.832     1.959    clk_i_IBUF_BUFG
    SLICE_X30Y44         FDRE                                         r  master_cycle_count_reg[15]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X30Y44         FDRE (Hold_fdre_C_D)         0.134     1.580    master_cycle_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 master_cycle_count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master_cycle_count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.564     1.447    clk_i_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  master_cycle_count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  master_cycle_count_reg[31]/Q
                         net (fo=3, routed)           0.149     1.760    master_cycle_count_reg[31]
    SLICE_X30Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.805 r  master_cycle_count[28]_i_2/O
                         net (fo=1, routed)           0.000     1.805    master_cycle_count[28]_i_2_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.869 r  master_cycle_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.869    master_cycle_count_reg[28]_i_1_n_4
    SLICE_X30Y48         FDRE                                         r  master_cycle_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.833     1.960    clk_i_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  master_cycle_count_reg[31]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X30Y48         FDRE (Hold_fdre_C_D)         0.134     1.581    master_cycle_count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 master_cycle_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master_cycle_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.563     1.446    clk_i_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  master_cycle_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  master_cycle_count_reg[22]/Q
                         net (fo=3, routed)           0.126     1.736    master_cycle_count_reg[22]
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.781 r  master_cycle_count[20]_i_3/O
                         net (fo=1, routed)           0.000     1.781    master_cycle_count[20]_i_3_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     1.882 r  master_cycle_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    master_cycle_count_reg[20]_i_1_n_4
    SLICE_X30Y46         FDRE                                         r  master_cycle_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.832     1.959    clk_i_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  master_cycle_count_reg[23]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X30Y46         FDRE (Hold_fdre_C_D)         0.134     1.580    master_cycle_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X30Y40   FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y40   FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X30Y40   FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y40   FSM_sequential_current_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y41   master_cycle_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y43   master_cycle_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y43   master_cycle_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y44   master_cycle_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y44   master_cycle_count_reg[13]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X30Y40   FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X30Y40   FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y40   FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y40   FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X30Y40   FSM_sequential_current_state_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X30Y40   FSM_sequential_current_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y40   FSM_sequential_current_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y40   FSM_sequential_current_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y41   master_cycle_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y41   master_cycle_count_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X30Y40   FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X30Y40   FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y40   FSM_sequential_current_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y40   FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X30Y40   FSM_sequential_current_state_reg[2]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X30Y40   FSM_sequential_current_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y40   FSM_sequential_current_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y40   FSM_sequential_current_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y41   master_cycle_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y41   master_cycle_count_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_3v3_enable_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.961ns  (logic 4.337ns (43.543%)  route 5.624ns (56.457%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.563     5.084    clk_i_IBUF_BUFG
    SLICE_X31Y40         FDRE                                         r  FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  FSM_sequential_current_state_reg[1]/Q
                         net (fo=15, routed)          1.592     7.133    current_state[1]
    SLICE_X31Y44         LUT4 (Prop_lut4_I2_O)        0.152     7.285 r  reg_3v3_enable_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.031    11.316    reg_3v3_enable_o_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.729    15.046 r  reg_3v3_enable_o_OBUF_inst/O
                         net (fo=0)                   0.000    15.046    reg_3v3_enable_o
    L1                                                                r  reg_3v3_enable_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_1v2_enable_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.455ns  (logic 4.087ns (43.232%)  route 5.367ns (56.768%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.563     5.084    clk_i_IBUF_BUFG
    SLICE_X31Y40         FDRE                                         r  FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  FSM_sequential_current_state_reg[1]/Q
                         net (fo=15, routed)          1.592     7.133    current_state[1]
    SLICE_X31Y44         LUT4 (Prop_lut4_I1_O)        0.124     7.257 r  reg_1v2_enable_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.775    11.031    reg_1v2_enable_o_OBUF
    N3                   OBUF (Prop_obuf_I_O)         3.507    14.539 r  reg_1v2_enable_o_OBUF_inst/O
                         net (fo=0)                   0.000    14.539    reg_1v2_enable_o
    N3                                                                r  reg_1v2_enable_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ready_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.938ns  (logic 4.098ns (45.849%)  route 4.840ns (54.151%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.563     5.084    clk_i_IBUF_BUFG
    SLICE_X31Y40         FDRE                                         r  FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  FSM_sequential_current_state_reg[1]/Q
                         net (fo=15, routed)          1.185     6.725    current_state[1]
    SLICE_X31Y43         LUT3 (Prop_lut3_I1_O)        0.124     6.849 r  ready_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.656    10.504    ready_o_OBUF
    P3                   OBUF (Prop_obuf_I_O)         3.518    14.023 r  ready_o_OBUF_inst/O
                         net (fo=0)                   0.000    14.023    ready_o
    P3                                                                r  ready_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_2v5_enable_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.475ns  (logic 4.095ns (48.323%)  route 4.380ns (51.677%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.563     5.084    clk_i_IBUF_BUFG
    SLICE_X31Y40         FDRE                                         r  FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  FSM_sequential_current_state_reg[1]/Q
                         net (fo=15, routed)          1.187     6.727    current_state[1]
    SLICE_X31Y43         LUT4 (Prop_lut4_I2_O)        0.124     6.851 r  reg_2v5_enable_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.193    10.044    reg_2v5_enable_o_OBUF
    P1                   OBUF (Prop_obuf_I_O)         3.515    13.559 r  reg_2v5_enable_o_OBUF_inst/O
                         net (fo=0)                   0.000    13.559    reg_2v5_enable_o
    P1                                                                r  reg_2v5_enable_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_2v5_enable_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.796ns  (logic 1.425ns (50.986%)  route 1.370ns (49.014%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.562     1.445    clk_i_IBUF_BUFG
    SLICE_X30Y40         FDSE                                         r  FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDSE (Prop_fdse_C_Q)         0.164     1.609 f  FSM_sequential_current_state_reg[2]/Q
                         net (fo=20, routed)          0.303     1.912    current_state[2]
    SLICE_X31Y43         LUT4 (Prop_lut4_I0_O)        0.045     1.957 r  reg_2v5_enable_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.067     3.024    reg_2v5_enable_o_OBUF
    P1                   OBUF (Prop_obuf_I_O)         1.216     4.241 r  reg_2v5_enable_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.241    reg_2v5_enable_o
    P1                                                                r  reg_2v5_enable_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ready_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.098ns  (logic 1.428ns (46.101%)  route 1.670ns (53.899%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.562     1.445    clk_i_IBUF_BUFG
    SLICE_X30Y40         FDSE                                         r  FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDSE (Prop_fdse_C_Q)         0.164     1.609 f  FSM_sequential_current_state_reg[0]/Q
                         net (fo=16, routed)          0.368     1.977    current_state[0]
    SLICE_X31Y43         LUT3 (Prop_lut3_I0_O)        0.045     2.022 r  ready_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.302     3.324    ready_o_OBUF
    P3                   OBUF (Prop_obuf_I_O)         1.219     4.543 r  ready_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.543    ready_o
    P3                                                                r  ready_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_1v2_enable_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.113ns  (logic 1.417ns (45.534%)  route 1.696ns (54.466%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.562     1.445    clk_i_IBUF_BUFG
    SLICE_X30Y40         FDSE                                         r  FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDSE (Prop_fdse_C_Q)         0.164     1.609 f  FSM_sequential_current_state_reg[0]/Q
                         net (fo=16, routed)          0.363     1.972    current_state[0]
    SLICE_X31Y44         LUT4 (Prop_lut4_I2_O)        0.045     2.017 r  reg_1v2_enable_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.333     3.350    reg_1v2_enable_o_OBUF
    N3                   OBUF (Prop_obuf_I_O)         1.208     4.558 r  reg_1v2_enable_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.558    reg_1v2_enable_o
    N3                                                                r  reg_1v2_enable_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_3v3_enable_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.324ns  (logic 1.502ns (45.203%)  route 1.821ns (54.797%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.562     1.445    clk_i_IBUF_BUFG
    SLICE_X30Y40         FDSE                                         r  FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDSE (Prop_fdse_C_Q)         0.164     1.609 r  FSM_sequential_current_state_reg[0]/Q
                         net (fo=16, routed)          0.363     1.972    current_state[0]
    SLICE_X31Y44         LUT4 (Prop_lut4_I1_O)        0.049     2.021 r  reg_3v3_enable_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.458     3.479    reg_3v3_enable_o_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.289     4.769 r  reg_3v3_enable_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.769    reg_3v3_enable_o
    L1                                                                r  reg_3v3_enable_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           108 Endpoints
Min Delay           108 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 low_battery_i
                            (input port)
  Destination:            master_cycle_count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.702ns  (logic 3.647ns (41.906%)  route 5.056ns (58.094%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  low_battery_i (IN)
                         net (fo=0)                   0.000     0.000    low_battery_i
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  low_battery_i_IBUF_inst/O
                         net (fo=10, routed)          3.205     4.669    low_battery_i_IBUF
    SLICE_X31Y40         LUT3 (Prop_lut3_I2_O)        0.152     4.821 r  master_cycle_count[0]_i_12/O
                         net (fo=1, routed)           0.580     5.401    master_cycle_count[0]_i_12_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I1_O)        0.332     5.733 r  master_cycle_count[0]_i_6/O
                         net (fo=34, routed)          0.491     6.224    master_cycle_count[0]_i_6_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.348 r  master_cycle_count[0]_i_7/O
                         net (fo=31, routed)          0.779     7.127    master_cycle_count[0]_i_7_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.677 r  master_cycle_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.677    master_cycle_count_reg[0]_i_2_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.794 r  master_cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.794    master_cycle_count_reg[4]_i_1_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.911 r  master_cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.911    master_cycle_count_reg[8]_i_1_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.028 r  master_cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.028    master_cycle_count_reg[12]_i_1_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.145 r  master_cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.145    master_cycle_count_reg[16]_i_1_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.262 r  master_cycle_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.262    master_cycle_count_reg[20]_i_1_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.379 r  master_cycle_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.379    master_cycle_count_reg[24]_i_1_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.702 r  master_cycle_count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.702    master_cycle_count_reg[28]_i_1_n_6
    SLICE_X30Y48         FDRE                                         r  master_cycle_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.446     4.787    clk_i_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  master_cycle_count_reg[29]/C

Slack:                    inf
  Source:                 low_battery_i
                            (input port)
  Destination:            master_cycle_count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.694ns  (logic 3.639ns (41.853%)  route 5.056ns (58.147%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  low_battery_i (IN)
                         net (fo=0)                   0.000     0.000    low_battery_i
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  low_battery_i_IBUF_inst/O
                         net (fo=10, routed)          3.205     4.669    low_battery_i_IBUF
    SLICE_X31Y40         LUT3 (Prop_lut3_I2_O)        0.152     4.821 r  master_cycle_count[0]_i_12/O
                         net (fo=1, routed)           0.580     5.401    master_cycle_count[0]_i_12_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I1_O)        0.332     5.733 r  master_cycle_count[0]_i_6/O
                         net (fo=34, routed)          0.491     6.224    master_cycle_count[0]_i_6_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.348 r  master_cycle_count[0]_i_7/O
                         net (fo=31, routed)          0.779     7.127    master_cycle_count[0]_i_7_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.677 r  master_cycle_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.677    master_cycle_count_reg[0]_i_2_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.794 r  master_cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.794    master_cycle_count_reg[4]_i_1_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.911 r  master_cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.911    master_cycle_count_reg[8]_i_1_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.028 r  master_cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.028    master_cycle_count_reg[12]_i_1_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.145 r  master_cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.145    master_cycle_count_reg[16]_i_1_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.262 r  master_cycle_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.262    master_cycle_count_reg[20]_i_1_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.379 r  master_cycle_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.379    master_cycle_count_reg[24]_i_1_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.694 r  master_cycle_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.694    master_cycle_count_reg[28]_i_1_n_4
    SLICE_X30Y48         FDRE                                         r  master_cycle_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.446     4.787    clk_i_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  master_cycle_count_reg[31]/C

Slack:                    inf
  Source:                 low_battery_i
                            (input port)
  Destination:            master_cycle_count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.618ns  (logic 3.563ns (41.340%)  route 5.056ns (58.660%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  low_battery_i (IN)
                         net (fo=0)                   0.000     0.000    low_battery_i
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  low_battery_i_IBUF_inst/O
                         net (fo=10, routed)          3.205     4.669    low_battery_i_IBUF
    SLICE_X31Y40         LUT3 (Prop_lut3_I2_O)        0.152     4.821 r  master_cycle_count[0]_i_12/O
                         net (fo=1, routed)           0.580     5.401    master_cycle_count[0]_i_12_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I1_O)        0.332     5.733 r  master_cycle_count[0]_i_6/O
                         net (fo=34, routed)          0.491     6.224    master_cycle_count[0]_i_6_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.348 r  master_cycle_count[0]_i_7/O
                         net (fo=31, routed)          0.779     7.127    master_cycle_count[0]_i_7_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.677 r  master_cycle_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.677    master_cycle_count_reg[0]_i_2_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.794 r  master_cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.794    master_cycle_count_reg[4]_i_1_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.911 r  master_cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.911    master_cycle_count_reg[8]_i_1_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.028 r  master_cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.028    master_cycle_count_reg[12]_i_1_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.145 r  master_cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.145    master_cycle_count_reg[16]_i_1_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.262 r  master_cycle_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.262    master_cycle_count_reg[20]_i_1_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.379 r  master_cycle_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.379    master_cycle_count_reg[24]_i_1_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.618 r  master_cycle_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.618    master_cycle_count_reg[28]_i_1_n_5
    SLICE_X30Y48         FDRE                                         r  master_cycle_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.446     4.787    clk_i_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  master_cycle_count_reg[30]/C

Slack:                    inf
  Source:                 low_battery_i
                            (input port)
  Destination:            master_cycle_count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.598ns  (logic 3.543ns (41.203%)  route 5.056ns (58.797%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  low_battery_i (IN)
                         net (fo=0)                   0.000     0.000    low_battery_i
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  low_battery_i_IBUF_inst/O
                         net (fo=10, routed)          3.205     4.669    low_battery_i_IBUF
    SLICE_X31Y40         LUT3 (Prop_lut3_I2_O)        0.152     4.821 r  master_cycle_count[0]_i_12/O
                         net (fo=1, routed)           0.580     5.401    master_cycle_count[0]_i_12_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I1_O)        0.332     5.733 r  master_cycle_count[0]_i_6/O
                         net (fo=34, routed)          0.491     6.224    master_cycle_count[0]_i_6_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.348 r  master_cycle_count[0]_i_7/O
                         net (fo=31, routed)          0.779     7.127    master_cycle_count[0]_i_7_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.677 r  master_cycle_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.677    master_cycle_count_reg[0]_i_2_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.794 r  master_cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.794    master_cycle_count_reg[4]_i_1_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.911 r  master_cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.911    master_cycle_count_reg[8]_i_1_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.028 r  master_cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.028    master_cycle_count_reg[12]_i_1_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.145 r  master_cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.145    master_cycle_count_reg[16]_i_1_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.262 r  master_cycle_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.262    master_cycle_count_reg[20]_i_1_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.379 r  master_cycle_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.379    master_cycle_count_reg[24]_i_1_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.598 r  master_cycle_count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.598    master_cycle_count_reg[28]_i_1_n_7
    SLICE_X30Y48         FDRE                                         r  master_cycle_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.446     4.787    clk_i_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  master_cycle_count_reg[28]/C

Slack:                    inf
  Source:                 low_battery_i
                            (input port)
  Destination:            master_cycle_count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.585ns  (logic 3.530ns (41.114%)  route 5.056ns (58.886%))
  Logic Levels:           11  (CARRY4=7 IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  low_battery_i (IN)
                         net (fo=0)                   0.000     0.000    low_battery_i
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  low_battery_i_IBUF_inst/O
                         net (fo=10, routed)          3.205     4.669    low_battery_i_IBUF
    SLICE_X31Y40         LUT3 (Prop_lut3_I2_O)        0.152     4.821 r  master_cycle_count[0]_i_12/O
                         net (fo=1, routed)           0.580     5.401    master_cycle_count[0]_i_12_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I1_O)        0.332     5.733 r  master_cycle_count[0]_i_6/O
                         net (fo=34, routed)          0.491     6.224    master_cycle_count[0]_i_6_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.348 r  master_cycle_count[0]_i_7/O
                         net (fo=31, routed)          0.779     7.127    master_cycle_count[0]_i_7_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.677 r  master_cycle_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.677    master_cycle_count_reg[0]_i_2_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.794 r  master_cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.794    master_cycle_count_reg[4]_i_1_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.911 r  master_cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.911    master_cycle_count_reg[8]_i_1_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.028 r  master_cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.028    master_cycle_count_reg[12]_i_1_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.145 r  master_cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.145    master_cycle_count_reg[16]_i_1_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.262 r  master_cycle_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.262    master_cycle_count_reg[20]_i_1_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.585 r  master_cycle_count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.585    master_cycle_count_reg[24]_i_1_n_6
    SLICE_X30Y47         FDRE                                         r  master_cycle_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.446     4.787    clk_i_IBUF_BUFG
    SLICE_X30Y47         FDRE                                         r  master_cycle_count_reg[25]/C

Slack:                    inf
  Source:                 low_battery_i
                            (input port)
  Destination:            master_cycle_count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.577ns  (logic 3.522ns (41.059%)  route 5.056ns (58.941%))
  Logic Levels:           11  (CARRY4=7 IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  low_battery_i (IN)
                         net (fo=0)                   0.000     0.000    low_battery_i
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  low_battery_i_IBUF_inst/O
                         net (fo=10, routed)          3.205     4.669    low_battery_i_IBUF
    SLICE_X31Y40         LUT3 (Prop_lut3_I2_O)        0.152     4.821 r  master_cycle_count[0]_i_12/O
                         net (fo=1, routed)           0.580     5.401    master_cycle_count[0]_i_12_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I1_O)        0.332     5.733 r  master_cycle_count[0]_i_6/O
                         net (fo=34, routed)          0.491     6.224    master_cycle_count[0]_i_6_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.348 r  master_cycle_count[0]_i_7/O
                         net (fo=31, routed)          0.779     7.127    master_cycle_count[0]_i_7_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.677 r  master_cycle_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.677    master_cycle_count_reg[0]_i_2_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.794 r  master_cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.794    master_cycle_count_reg[4]_i_1_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.911 r  master_cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.911    master_cycle_count_reg[8]_i_1_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.028 r  master_cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.028    master_cycle_count_reg[12]_i_1_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.145 r  master_cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.145    master_cycle_count_reg[16]_i_1_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.262 r  master_cycle_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.262    master_cycle_count_reg[20]_i_1_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.577 r  master_cycle_count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.577    master_cycle_count_reg[24]_i_1_n_4
    SLICE_X30Y47         FDRE                                         r  master_cycle_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.446     4.787    clk_i_IBUF_BUFG
    SLICE_X30Y47         FDRE                                         r  master_cycle_count_reg[27]/C

Slack:                    inf
  Source:                 low_battery_i
                            (input port)
  Destination:            master_cycle_count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.501ns  (logic 3.446ns (40.533%)  route 5.056ns (59.467%))
  Logic Levels:           11  (CARRY4=7 IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  low_battery_i (IN)
                         net (fo=0)                   0.000     0.000    low_battery_i
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  low_battery_i_IBUF_inst/O
                         net (fo=10, routed)          3.205     4.669    low_battery_i_IBUF
    SLICE_X31Y40         LUT3 (Prop_lut3_I2_O)        0.152     4.821 r  master_cycle_count[0]_i_12/O
                         net (fo=1, routed)           0.580     5.401    master_cycle_count[0]_i_12_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I1_O)        0.332     5.733 r  master_cycle_count[0]_i_6/O
                         net (fo=34, routed)          0.491     6.224    master_cycle_count[0]_i_6_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.348 r  master_cycle_count[0]_i_7/O
                         net (fo=31, routed)          0.779     7.127    master_cycle_count[0]_i_7_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.677 r  master_cycle_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.677    master_cycle_count_reg[0]_i_2_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.794 r  master_cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.794    master_cycle_count_reg[4]_i_1_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.911 r  master_cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.911    master_cycle_count_reg[8]_i_1_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.028 r  master_cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.028    master_cycle_count_reg[12]_i_1_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.145 r  master_cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.145    master_cycle_count_reg[16]_i_1_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.262 r  master_cycle_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.262    master_cycle_count_reg[20]_i_1_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.501 r  master_cycle_count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.501    master_cycle_count_reg[24]_i_1_n_5
    SLICE_X30Y47         FDRE                                         r  master_cycle_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.446     4.787    clk_i_IBUF_BUFG
    SLICE_X30Y47         FDRE                                         r  master_cycle_count_reg[26]/C

Slack:                    inf
  Source:                 low_battery_i
                            (input port)
  Destination:            master_cycle_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.481ns  (logic 3.426ns (40.392%)  route 5.056ns (59.608%))
  Logic Levels:           11  (CARRY4=7 IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  low_battery_i (IN)
                         net (fo=0)                   0.000     0.000    low_battery_i
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  low_battery_i_IBUF_inst/O
                         net (fo=10, routed)          3.205     4.669    low_battery_i_IBUF
    SLICE_X31Y40         LUT3 (Prop_lut3_I2_O)        0.152     4.821 r  master_cycle_count[0]_i_12/O
                         net (fo=1, routed)           0.580     5.401    master_cycle_count[0]_i_12_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I1_O)        0.332     5.733 r  master_cycle_count[0]_i_6/O
                         net (fo=34, routed)          0.491     6.224    master_cycle_count[0]_i_6_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.348 r  master_cycle_count[0]_i_7/O
                         net (fo=31, routed)          0.779     7.127    master_cycle_count[0]_i_7_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.677 r  master_cycle_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.677    master_cycle_count_reg[0]_i_2_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.794 r  master_cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.794    master_cycle_count_reg[4]_i_1_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.911 r  master_cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.911    master_cycle_count_reg[8]_i_1_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.028 r  master_cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.028    master_cycle_count_reg[12]_i_1_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.145 r  master_cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.145    master_cycle_count_reg[16]_i_1_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.262 r  master_cycle_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.262    master_cycle_count_reg[20]_i_1_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.481 r  master_cycle_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.481    master_cycle_count_reg[24]_i_1_n_7
    SLICE_X30Y47         FDRE                                         r  master_cycle_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.446     4.787    clk_i_IBUF_BUFG
    SLICE_X30Y47         FDRE                                         r  master_cycle_count_reg[24]/C

Slack:                    inf
  Source:                 low_battery_i
                            (input port)
  Destination:            master_cycle_count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.468ns  (logic 3.413ns (40.301%)  route 5.056ns (59.699%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  low_battery_i (IN)
                         net (fo=0)                   0.000     0.000    low_battery_i
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  low_battery_i_IBUF_inst/O
                         net (fo=10, routed)          3.205     4.669    low_battery_i_IBUF
    SLICE_X31Y40         LUT3 (Prop_lut3_I2_O)        0.152     4.821 r  master_cycle_count[0]_i_12/O
                         net (fo=1, routed)           0.580     5.401    master_cycle_count[0]_i_12_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I1_O)        0.332     5.733 r  master_cycle_count[0]_i_6/O
                         net (fo=34, routed)          0.491     6.224    master_cycle_count[0]_i_6_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.348 r  master_cycle_count[0]_i_7/O
                         net (fo=31, routed)          0.779     7.127    master_cycle_count[0]_i_7_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.677 r  master_cycle_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.677    master_cycle_count_reg[0]_i_2_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.794 r  master_cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.794    master_cycle_count_reg[4]_i_1_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.911 r  master_cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.911    master_cycle_count_reg[8]_i_1_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.028 r  master_cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.028    master_cycle_count_reg[12]_i_1_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.145 r  master_cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.145    master_cycle_count_reg[16]_i_1_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.468 r  master_cycle_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.468    master_cycle_count_reg[20]_i_1_n_6
    SLICE_X30Y46         FDRE                                         r  master_cycle_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.445     4.786    clk_i_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  master_cycle_count_reg[21]/C

Slack:                    inf
  Source:                 low_battery_i
                            (input port)
  Destination:            master_cycle_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.460ns  (logic 3.405ns (40.244%)  route 5.056ns (59.756%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  low_battery_i (IN)
                         net (fo=0)                   0.000     0.000    low_battery_i
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  low_battery_i_IBUF_inst/O
                         net (fo=10, routed)          3.205     4.669    low_battery_i_IBUF
    SLICE_X31Y40         LUT3 (Prop_lut3_I2_O)        0.152     4.821 r  master_cycle_count[0]_i_12/O
                         net (fo=1, routed)           0.580     5.401    master_cycle_count[0]_i_12_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I1_O)        0.332     5.733 r  master_cycle_count[0]_i_6/O
                         net (fo=34, routed)          0.491     6.224    master_cycle_count[0]_i_6_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.348 r  master_cycle_count[0]_i_7/O
                         net (fo=31, routed)          0.779     7.127    master_cycle_count[0]_i_7_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.677 r  master_cycle_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.677    master_cycle_count_reg[0]_i_2_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.794 r  master_cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.794    master_cycle_count_reg[4]_i_1_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.911 r  master_cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.911    master_cycle_count_reg[8]_i_1_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.028 r  master_cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.028    master_cycle_count_reg[12]_i_1_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.145 r  master_cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.145    master_cycle_count_reg[16]_i_1_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.460 r  master_cycle_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.460    master_cycle_count_reg[20]_i_1_n_4
    SLICE_X30Y46         FDRE                                         r  master_cycle_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.445     4.786    clk_i_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  master_cycle_count_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            FSM_sequential_current_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.466ns  (logic 0.229ns (15.646%)  route 1.237ns (84.354%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  reset_i_IBUF_inst/O
                         net (fo=36, routed)          1.237     1.466    reset_i_IBUF
    SLICE_X30Y40         FDSE                                         r  FSM_sequential_current_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.831     1.958    clk_i_IBUF_BUFG
    SLICE_X30Y40         FDSE                                         r  FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            FSM_sequential_current_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.466ns  (logic 0.229ns (15.646%)  route 1.237ns (84.354%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  reset_i_IBUF_inst/O
                         net (fo=36, routed)          1.237     1.466    reset_i_IBUF
    SLICE_X31Y40         FDRE                                         r  FSM_sequential_current_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.831     1.958    clk_i_IBUF_BUFG
    SLICE_X31Y40         FDRE                                         r  FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            FSM_sequential_current_state_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.466ns  (logic 0.229ns (15.646%)  route 1.237ns (84.354%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  reset_i_IBUF_inst/O
                         net (fo=36, routed)          1.237     1.466    reset_i_IBUF
    SLICE_X30Y40         FDSE                                         r  FSM_sequential_current_state_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.831     1.958    clk_i_IBUF_BUFG
    SLICE_X30Y40         FDSE                                         r  FSM_sequential_current_state_reg[2]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            FSM_sequential_current_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.466ns  (logic 0.229ns (15.646%)  route 1.237ns (84.354%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  reset_i_IBUF_inst/O
                         net (fo=36, routed)          1.237     1.466    reset_i_IBUF
    SLICE_X30Y40         FDRE                                         r  FSM_sequential_current_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.831     1.958    clk_i_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  FSM_sequential_current_state_reg[3]/C

Slack:                    inf
  Source:                 on_off_i
                            (input port)
  Destination:            FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.488ns  (logic 0.266ns (17.876%)  route 1.222ns (82.124%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  on_off_i (IN)
                         net (fo=0)                   0.000     0.000    on_off_i
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  on_off_i_IBUF_inst/O
                         net (fo=7, routed)           1.222     1.443    on_off_i_IBUF
    SLICE_X31Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.488 r  FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.488    next_state__0[1]
    SLICE_X31Y40         FDRE                                         r  FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.831     1.958    clk_i_IBUF_BUFG
    SLICE_X31Y40         FDRE                                         r  FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            master_cycle_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.529ns  (logic 0.229ns (14.999%)  route 1.300ns (85.001%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  reset_i_IBUF_inst/O
                         net (fo=36, routed)          1.300     1.529    reset_i_IBUF
    SLICE_X30Y41         FDRE                                         r  master_cycle_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.831     1.958    clk_i_IBUF_BUFG
    SLICE_X30Y41         FDRE                                         r  master_cycle_count_reg[0]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            master_cycle_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.529ns  (logic 0.229ns (14.999%)  route 1.300ns (85.001%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  reset_i_IBUF_inst/O
                         net (fo=36, routed)          1.300     1.529    reset_i_IBUF
    SLICE_X30Y41         FDRE                                         r  master_cycle_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.831     1.958    clk_i_IBUF_BUFG
    SLICE_X30Y41         FDRE                                         r  master_cycle_count_reg[1]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            master_cycle_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.529ns  (logic 0.229ns (14.999%)  route 1.300ns (85.001%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  reset_i_IBUF_inst/O
                         net (fo=36, routed)          1.300     1.529    reset_i_IBUF
    SLICE_X30Y41         FDRE                                         r  master_cycle_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.831     1.958    clk_i_IBUF_BUFG
    SLICE_X30Y41         FDRE                                         r  master_cycle_count_reg[2]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            master_cycle_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.529ns  (logic 0.229ns (14.999%)  route 1.300ns (85.001%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  reset_i_IBUF_inst/O
                         net (fo=36, routed)          1.300     1.529    reset_i_IBUF
    SLICE_X30Y41         FDRE                                         r  master_cycle_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.831     1.958    clk_i_IBUF_BUFG
    SLICE_X30Y41         FDRE                                         r  master_cycle_count_reg[3]/C

Slack:                    inf
  Source:                 on_off_i
                            (input port)
  Destination:            FSM_sequential_current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.569ns  (logic 0.266ns (16.953%)  route 1.303ns (83.047%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  on_off_i (IN)
                         net (fo=0)                   0.000     0.000    on_off_i
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  on_off_i_IBUF_inst/O
                         net (fo=7, routed)           1.303     1.524    on_off_i_IBUF
    SLICE_X30Y40         LUT6 (Prop_lut6_I1_O)        0.045     1.569 r  FSM_sequential_current_state[3]_i_2/O
                         net (fo=1, routed)           0.000     1.569    next_state__0[3]
    SLICE_X30Y40         FDRE                                         r  FSM_sequential_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.831     1.958    clk_i_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  FSM_sequential_current_state_reg[3]/C





