# CNN Accelerator - Hardware Implementation For FPGA

[![FPGA](https://img.shields.io/badge/FPGA-Xilinx%20Artix--7-red.svg)](https://www.xilinx.com)
[![Frequency](https://img.shields.io/badge/Frequency-80%20MHz-blue.svg)]()
[![Language](https://img.shields.io/badge/Language-Verilog-lightgrey.svg)]()

## üìã Overview

A **hardware-accelerated Convolutional Neural Network (CNN)** accelerator designed in Verilog for FPGA deployment. This project implements a complete inference pipeline optimized for edge computing applications, featuring a serial MAC architecture, streaming input buffer, and integrated max pooling. The design achieves **721 FPS throughput** on MNIST-like datasets while consuming only **165mW total power**.

**Target Application:** Real-time image classification (28√ó28 grayscale images)  
**Compute Strategy:** Time-multiplexed serial convolution with hardware-managed memory  
**Key Innovation:** Flow-controlled streaming architecture with double-line-buffer windowing

---

## ‚ú® Key Features

| Feature          | Implementation                                              |
| ---------------- | ----------------------------------------------------------- |
| **Architecture** | Streaming serial CNN accelerator with FSM-based control     |
| **Convolution**  | 3√ó3 kernel, 8 filters, serial MAC (9 cycles/window)         |
| **Activation**   | Hardware ReLU (single-cycle)                                |
| **Pooling**      | 2√ó2 Max Pooling with FSM-controlled memory reads            |
| **Memory**       | On-chip BRAM (8√óRAMB36) for feature maps                    |
| **Input Buffer** | Sliding window with double-line-buffer (supports streaming) |
| **Data Width**   | 8-bit signed integer                                        |
| **Precision**    | Bit-accurate inference verified against Python golden model |

---

## üèóÔ∏è Architecture Overview

<!--
### System Block Diagram

```
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ                          CNN ACCELERATOR TOP                         ‚îÇ
‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§
‚îÇ                                                                      ‚îÇ
‚îÇ  ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê     ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê      ‚îÇ
‚îÇ  ‚îÇ MAIN FSM     ‚îÇ‚îÄ‚îÄ‚îÄ‚îÄ‚ñ∂‚îÇ        DATAPATH PIPELINE            ‚îÇ      ‚îÇ
‚îÇ  ‚îÇ Controller   ‚îÇ     ‚îÇ                                     ‚îÇ      ‚îÇ
‚îÇ  ‚îÇ              ‚îÇ     ‚îÇ  ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê    ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê  ‚îÇ      ‚îÇ
‚îÇ  ‚îÇ ‚Ä¢ 10 States  ‚îÇ     ‚îÇ  ‚îÇ  Sliding   ‚îÇ‚îÄ‚îÄ‚îÄ‚ñ∂‚îÇ 3√ó3 Serial  ‚îÇ ‚îÇ      ‚îÇ
‚îÇ  ‚îÇ ‚Ä¢ Control    ‚îÇ     ‚îÇ  ‚îÇ  Window    ‚îÇ    ‚îÇ Convolution ‚îÇ ‚îÇ      ‚îÇ
‚îÇ  ‚îÇ   Signals    ‚îÇ     ‚îÇ  ‚îÇ  Buffer    ‚îÇ    ‚îÇ   (MAC)     ‚îÇ ‚îÇ      ‚îÇ
‚îÇ  ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò     ‚îÇ  ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò    ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò ‚îÇ      ‚îÇ
‚îÇ         ‚îÇ             ‚îÇ         ‚îÇ                  ‚îÇ        ‚îÇ      ‚îÇ
‚îÇ         ‚îÇ             ‚îÇ         ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò        ‚îÇ      ‚îÇ
‚îÇ         ‚ñº             ‚îÇ                   ‚ñº                 ‚îÇ      ‚îÇ
‚îÇ  ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê     ‚îÇ           ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê          ‚îÇ      ‚îÇ
‚îÇ  ‚îÇ  Address     ‚îÇ     ‚îÇ           ‚îÇ    ReLU     ‚îÇ          ‚îÇ      ‚îÇ
‚îÇ  ‚îÇ  Generator   ‚îÇ     ‚îÇ           ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò          ‚îÇ      ‚îÇ
‚îÇ  ‚îÇ              ‚îÇ     ‚îÇ                   ‚îÇ                 ‚îÇ      ‚îÇ
‚îÇ  ‚îÇ ‚Ä¢ Filter Cnt ‚îÇ     ‚îÇ                   ‚ñº                 ‚îÇ      ‚îÇ
‚îÇ  ‚îÇ ‚Ä¢ Window Cnt ‚îÇ     ‚îÇ           ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê          ‚îÇ      ‚îÇ
‚îÇ  ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò     ‚îÇ           ‚îÇ Feature Map ‚îÇ          ‚îÇ      ‚îÇ
‚îÇ                       ‚îÇ           ‚îÇ    BRAM     ‚îÇ          ‚îÇ      ‚îÇ
‚îÇ  ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê     ‚îÇ           ‚îÇ  (5408√ó32)  ‚îÇ          ‚îÇ      ‚îÇ
‚îÇ  ‚îÇ   Weight     ‚îÇ     ‚îÇ           ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò          ‚îÇ      ‚îÇ
‚îÇ  ‚îÇ     ROM      ‚îÇ     ‚îÇ                   ‚îÇ                 ‚îÇ      ‚îÇ
‚îÇ  ‚îÇ (8 filters)  ‚îÇ     ‚îÇ                   ‚ñº                 ‚îÇ      ‚îÇ
‚îÇ  ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò     ‚îÇ           ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê           ‚îÇ      ‚îÇ
‚îÇ                       ‚îÇ           ‚îÇ Max Pooling ‚îÇ           ‚îÇ      ‚îÇ
‚îÇ                       ‚îÇ           ‚îÇ     Unit    ‚îÇ           ‚îÇ      ‚îÇ
‚îÇ                       ‚îÇ           ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò           ‚îÇ      ‚îÇ
‚îÇ                       ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò      ‚îÇ
‚îÇ                                                                     ‚îÇ
‚îÇ  Input: pixel_data[7:0] + axis_ready (flow control)                ‚îÇ
‚îÇ  Output: result[31:0] + output_valid + done                        ‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
``` -->

### System Block Diagram

```mermaid
graph TD
    %% Define Styles
    classDef control fill:#9f,stroke:#333,stroke-width:2px;
    classDef datapath fill:#1f5fe,stroke:#0277bd,stroke-width:2px;
    classDef memory fill:#ff9c4,stroke:#fbc02d,stroke-width:2px;

    subgraph TOP_LEVEL [CNN_ACCELERATOR_TOP]
        direction TB

        %% Controllers
        FSM[("MAIN FSM<br/>(Controller)")]:::control
        ADDR_GEN["Address Generator"]:::control

        %% Memory Units
        W_ROM[("Weight ROM<br/>(8 Filters)")]:::memory
        BRAM[("Feature Map BRAM<br/>(5408 x 32-bit)")]:::memory

        %% Datapath
        SLIDE["Sliding Window<br/>Buffer"]:::datapath
        MAC["3x3 Serial Conv<br/>(MAC Unit)"]:::datapath
        RELU["ReLU Activation"]:::datapath
        POOL["Max Pooling<br/>Unit"]:::datapath

        %% Connections
        FSM -->|Control Signals| ADDR_GEN
        FSM -.->|Enable/Reset| SLIDE
        FSM -.->|Enable| MAC

        ADDR_GEN -->|Read Addr| W_ROM
        ADDR_GEN -->|Write/Read Addr| BRAM

        %% Data Flow
        Input([Pixel Data In]) --> SLIDE
        W_ROM -->|Weights| MAC
        SLIDE -->|3x3 Window| MAC
        MAC -->|Accumulated Sum| RELU
        RELU -->|Activated Pixel| BRAM
        BRAM -->|2x2 Block| POOL
        POOL --> Output([Final Result Out])
    end
```

---

## üîÑ FSM Architecture

### Main Controller FSM

The primary control unit orchestrates the entire inference pipeline through 10 carefully designed states.

```mermaid
stateDiagram-v2
    direction TB

    %% =========================================================================
    %%  STYLING DEFINITIONS (The "Aesthetic" Layer)
    %% =========================================================================
    %% Blue: Data Processing & Setup
    classDef process fill:#E3F2FD,stroke:#1565C0,stroke-width:2px,color:#0D47A1,rx:5,ry:5;
    %% Green: Memory Operations (Write/Store)
    classDef memory fill:#E8F5E9,stroke:#2E7D32,stroke-width:2px,color:#1B5E20,rx:5,ry:5;
    %% Orange: Decision Points & Logic
    classDef logic fill:#FFF3E0,stroke:#EF6C00,stroke-width:2px,stroke-dasharray: 5 5,color:#E65100,rx:5,ry:5;
    %% Purple: Post-Processing (Pooling)
    classDef pooling fill:#F3E5F5,stroke:#7B1FA2,stroke-width:2px,color:#4A148C,rx:5,ry:5;
    %% Grey: Idle/Reset
    classDef idle fill:#ECEFF1,stroke:#546E7A,stroke-width:2px,color:#37474F,rx:10,ry:10;

    %% =========================================================================
    %%  STATE DEFINITIONS
    %% =========================================================================
    [*] --> IDLE
    state "IDLE STATE" as IDLE:::idle

    state "STREAM & BUFFER" as STREAM_ALL:::process
    state "SHIFT WINDOW" as SHIFT_NEXT:::process

    state "SETUP MAC" as SETUP_CONV:::process
    state "COMPUTE ENGINE" as PROCESS_CONV:::process
    state "WAIT FOR MAC" as CONV_WAIT:::process

    state "STORE TO BRAM" as STORE_RESULT:::memory
    state "LOOP CHECKER" as CHECK_LOOP:::logic

    state "WAIT FOR POOL" as WAIT_POOL:::pooling
    state "POOLING ACTIVE" as POOLING_ACT:::pooling

    %% =========================================================================
    %%  TRANSITIONS
    %% =========================================================================
    IDLE --> STREAM_ALL : Start Signal

    %% Data Loading Loop
    STREAM_ALL --> SETUP_CONV : Window Ready
    STREAM_ALL --> STREAM_ALL : Buffering...

    %% Computation Core
    SETUP_CONV --> PROCESS_CONV : Init Datapath
    PROCESS_CONV --> CONV_WAIT : Start MAC
    CONV_WAIT --> CONV_WAIT : Busy
    CONV_WAIT --> STORE_RESULT : MAC Done

    %% Memory & Decision
    STORE_RESULT --> CHECK_LOOP : Write Complete

    %% The "Brain" of the FSM
    CHECK_LOOP --> SETUP_CONV : Next Filter (Same Window)
    CHECK_LOOP --> SHIFT_NEXT : Next Window (All Filters Done)
    CHECK_LOOP --> WAIT_POOL : Frame Complete

    SHIFT_NEXT --> STREAM_ALL : Shift Buffer

    %% Post-Processing
    WAIT_POOL --> POOLING_ACT : Start Pooling
    POOLING_ACT --> POOLING_ACT : Processing
    POOLING_ACT --> IDLE : Done

    %% Notes for Context
    note left of STREAM_ALL
        <b>Input Phase</b>
        Fills 3x3 sliding
        window buffer
    end note

    note right of CHECK_LOOP
        <b>Control Logic</b>
        Prioritizes Filters
        then Windows
    end note

```

**State Descriptions:**

| State          | Function                                       |
| :------------- | :--------------------------------------------- |
| `IDLE`         | Wait for start signal, reset counters          |
| `STREAM_ALL`   | Stream 28√ó28 pixels into sliding window buffer |
| `SHIFT_NEXT`   | Transition state after window increment        |
| `SETUP_CONV`   | Prepare convolution inputs                     |
| `PROCESS_CONV` | Issue conv_start pulse                         |
| `CONV_WAIT`    | Wait for MAC to compute 3√ó3 convolution        |
| `STORE_RESULT` | Write ReLU output to BRAM                      |
| `CHECK_LOOP`   | Loop control logic (filter/window advancement) |
| `WAIT_POOL`    | Initiate pooling operation                     |
| `POOLING_ACT`  | Execute 2√ó2 max pooling on all feature maps    |

### Serial Convolution FSM

The convolution module implements a resource-efficient serial MAC that processes one multiply-accumulate per cycle.

```mermaid
stateDiagram-v2
    [*] --> IDLE

    IDLE --> CLEAR : start=1
    IDLE --> IDLE : start=0

    CLEAR --> LOAD : clear=1

    LOAD --> BUSY : compute=1 (idx=0)

    BUSY --> BUSY : idx < 8 / compute=1, idx++
    BUSY --> DONE : idx == 8

    DONE --> IDLE : done=1, result=acc / clear=1

    note right of CLEAR
        Clears accumulator
        Prepares for new window
    end note

    note right of LOAD
        First MAC operation
        a0√ów0 ‚Üí acc
    end note

    note right of BUSY
        Serial MAC iterations
        a[idx]√ów[idx] + acc
        idx: 1 ‚Üí 8
    end note

    note right of DONE
        Latch final result
        Assert done signal
    end note
```

**Convolution Timing:**

- **Latency:** 11 cycles (1 CLEAR + 1 LOAD + 8 BUSY + 1 DONE)
- **Throughput:** 1 convolution every 11 cycles
- **Operations:** 9 multiplies + 8 additions = 17 ops/convolution

---

## üì¶ Module Hierarchy

### Top-Level Modules

#### 1. **cnn_TOP**

Top-level integration module connecting all sub-systems.

**Parameters:**

```verilog
IMG_WIDTH    = 28    // Input image width
IMG_HEIGHT   = 28    // Input image height
DATA_WIDTH   = 8     // Pixel/weight bit-width
ACC_WIDTH    = 32    // Accumulator bit-width
NUM_FILTERS  = 8     // Number of convolutional filters
```

**Interfaces:**

- **Control:** `clk`, `rst_n`, `start`, `done`
- **Input:** `pixel_data[7:0]`, `axis_ready` (backpressure)
- **Output:** `result[31:0]`, `output_valid`

---

#### 2. **cnn_controller**

10-state FSM managing the inference pipeline.

**Key Signals:**
| Signal | Direction | Description |
|--------|-----------|-------------|
| `win_valid` | Input | Sliding window has valid 3√ó3 data |
| `conv_done` | Input | Convolution completed |
| `last_filter` | Input | Processing last filter (filter #7) |
| `done_all_windows` | Input | All 676 windows processed |
| `pool_done` | Input | Pooling completed |
| `addr_clear` | Output | Reset address generator |
| `conv_start` | Output | Start convolution |
| `ram_we` | Output | Write enable for feature map BRAM |
| `inc_filter` | Output | Increment filter counter |
| `inc_window` | Output | Advance to next window |
| `pool_start` | Output | Start pooling operation |
| `is_streaming` | Output | Currently in STREAM_ALL state |
| `is_shifting` | Output | Currently in SHIFT_NEXT state |

**Control Logic:**

- **Nested Loops:** For each window (676) ‚Üí For each filter (8) ‚Üí Convolve
- **Backpressure:** Managed via `axis_ready = is_streaming || is_shifting`
- **Sequential Execution:** No pipeline overlapping (simplifies control)

---

#### 3. **sliding_window_3x3**

Implements a line-buffer-based sliding window for 3√ó3 neighborhood extraction.

**Architecture:**

```
Input Stream ‚Üí [Line Buffer 0 (28 pixels)] ‚îÄ‚îê
               [Line Buffer 1 (28 pixels)] ‚îÄ‚îº‚îÄ‚Üí 3√ó3 Window Register ‚Üí Outputs w0..w8
               [Current Pixel]             ‚îÄ‚îò
```

**Features:**

- **Storage:** 2√ó28 = 56 registers for line buffers
- **Output:** Provides 9 simultaneous pixel values (w0-w8 in row-major order)
- **Valid Signal:** Asserted when window is valid (after row‚â•2, col‚â•2)

**Timing:**

- **Warm-up:** First valid window appears after 28√ó2 + 3 = 59 pixels
- **Throughput:** 1 valid window per pixel (after warm-up)

---

#### 4. **conv3x3_serial**

Serial multiply-accumulate (MAC) unit for 3√ó3 convolution.

**Datapath:**

<!-- ```
Input Mux                MAC Core                Result Latch
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê             ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê             ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ a[0..8] ‚îÇ‚îÄ‚îÄ‚îÄ[idx]‚îÄ‚îÄ‚îÄ‚îÄ‚ñ∂‚îÇ a √ó b    ‚îÇ‚îÄ‚îÄ‚îÄ+‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚ñ∂‚îÇ   acc    ‚îÇ
‚îÇ w[0..8] ‚îÇ‚îÄ‚îÄ‚îÄ[idx]‚îÄ‚îÄ‚îÄ‚îÄ‚ñ∂‚îÇ          ‚îÇ   ‚îÇ         ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò             ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò   ‚îÇ               ‚îÇ
                             ‚ñ≤          ‚îÇ               ‚îÇ
                             ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò‚îÄ‚îÄ‚îÄ[accumulate]
``` -->

```mermaid
graph LR
    %% =========================================================================
    %%  STYLING
    %% =========================================================================
    classDef regs fill:#1F5FE,stroke:#0277BD,stroke-width:2px
    classDef mux fill:#FF3E0,stroke:#EF6C00,stroke-width:2px
    classDef core fill:#8F5E9,stroke:#2E7D32,stroke-width:2px

    %% =========================================================================
    %%  NODES
    %% =========================================================================

    subgraph INPUTS [Parallel Inputs]
        P_REG[Pixel Registers<br/>a0...a8]:::regs
        W_REG[Weight Registers<br/>w0...w8]:::regs
    end

    subgraph SELECTION [Serial Selection]
        IDX((Index<br/>Counter)):::mux
        MUX_A[9:1 Mux<br/>Select Pixel]:::mux
        MUX_B[9:1 Mux<br/>Select Weight]:::mux
    end

    subgraph MAC [MAC Core]
        MULT((Multiplier)):::core
        ADD((Adder)):::core
        ACC[Accumulator<br/>Reg]:::core
    end

    OUT([Result]):::core

    %% =========================================================================
    %%  WIRES
    %% =========================================================================

    P_REG --> MUX_A
    W_REG --> MUX_B

    IDX -.->|Select| MUX_A
    IDX -.->|Select| MUX_B

    MUX_A -->|a_sel| MULT
    MUX_B -->|b_sel| MULT

    MULT -->|Product| ADD
    ADD -->|Sum| ACC
    ACC -->|Feedback| ADD

    ACC --> OUT

```

<!-- **Performance:**

- **Resource:** 1 multiplier (inferred DSP or LUT-based)
- **Latency:** 11 cycles per 3√ó3 window
- **Data Width:** 8√ó8 multiply ‚Üí 32-bit accumulator -->

**Index Mapping:**

```
Window Layout:      MAC Order:
‚îå‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îê      a0√ów0 ‚Üí acc
‚îÇ 0 ‚îÇ 1 ‚îÇ 2 ‚îÇ      a1√ów1 + acc
‚îú‚îÄ‚îÄ‚îÄ‚îº‚îÄ‚îÄ‚îÄ‚îº‚îÄ‚îÄ‚îÄ‚î§      a2√ów2 + acc
‚îÇ 3 ‚îÇ 4 ‚îÇ 5 ‚îÇ      ...
‚îú‚îÄ‚îÄ‚îÄ‚îº‚îÄ‚îÄ‚îÄ‚îº‚îÄ‚îÄ‚îÄ‚î§      a8√ów8 + acc
‚îÇ 6 ‚îÇ 7 ‚îÇ 8 ‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îÄ‚îò
```

---

#### 5. **address_generator**

Generates write addresses for storing convolution results in BRAM.

**Address Calculation:**

```
write_addr = (filter_cnt √ó 676) + (fmap_row √ó 26) + fmap_col

Where:
  filter_cnt ‚àà [0, 7]     // Current filter being processed
  fmap_row   ‚àà [0, 25]    // Feature map row (28-2 = 26)
  fmap_col   ‚àà [0, 25]    // Feature map col (28-2 = 26)
```

**Memory Layout:**

```
BRAM Address Map (5408 locations):
[0000 - 0675]: Filter 0 output (26√ó26 = 676)
[0676 - 1351]: Filter 1 output
[1352 - 2027]: Filter 2 output
...
[4732 - 5407]: Filter 7 output
```

**Status Signals:**

- `last_filter`: Asserted when processing filter #7
- `done_all`: Asserted when processing the last window (window #675)

**Optimization Note:**
Address calculation uses registered output (`write_addr`) to break the critical path from counters ‚Üí multipliers ‚Üí BRAM address input, improving timing closure.

---

#### 6. **max_pooling_unit**

Performs 2√ó2 max pooling on the 26√ó26 feature maps, producing 13√ó13 outputs per filter.

**Algorithm:**

```
For each filter (0-7):
    For each pool_row (0-12):
        For each pool_col (0-12):
            Read 4 values:
                val0 = BRAM[2*pool_row,   2*pool_col  ]
                val1 = BRAM[2*pool_row,   2*pool_col+1]
                val2 = BRAM[2*pool_row+1, 2*pool_col  ]
                val3 = BRAM[2*pool_row+1, 2*pool_col+1]
            Output max(val0, val1, val2, val3)
```

**FSM States:**

- **FETCH_INIT:** Issue first BRAM read
- **WAIT_0 / FETCH_1:** Pipeline stage for val0
- **WAIT_1 / FETCH_2:** Pipeline stage for val1
- **WAIT_2 / FETCH_3:** Pipeline stage for val2
- **WAIT_3 / COMPARE:** Read val3, compute max, output result

<!-- **Latency:**

- **Per Pool Window:** 8 cycles (fetch pipeline + compare)
- **Total:** 8 filters √ó 13√ó13 windows √ó 8 cycles = **10,816 cycles** -->

**Output:**

- **Rate:** 1 pooled value every 8 cycles
- **Valid Signal:** `valid_out` pulses when `data_out` contains valid result

---

#### 7. **relu**

Combinational ReLU activation function.

**Logic:**

```verilog
assign dout = (din[31] == 1'b1) ? 32'd0 : din;  // If negative, output 0
```

**Characteristics:**

- **Latency:** 0 cycles (pure combinational)
- **Resource:** 1 comparator + 1 mux (minimal LUTs)

---

#### 8. **mac_simple**

Basic multiply-accumulate unit used by the convolution module.

**Operation:**

```verilog
if (clear)
    acc <= 0;
else if (compute)
    acc <= acc + (a √ó b);
```

**Timing:**

- **Clear:** 1 cycle
- **Compute:** 1 cycle per operation
- **Width:** 8-bit inputs ‚Üí 32-bit accumulator

---

#### 9. **weight_rom_2**

Stores the 8 trained convolutional kernels.

**Storage Format:**

```
Filter 0: [w0 w1 w2 w3 w4 w5 w6 w7 w8] = 72 bits
Filter 1: [w0 w1 w2 w3 w4 w5 w6 w7 w8] = 72 bits
...
Filter 7: [w0 w1 w2 w3 w4 w5 w6 w7 w8] = 72 bits

Total: 8 filters √ó 72 bits = 576 bits
```

**Access:**

- **Address:** `filter_cnt[2:0]` (0-7)
- **Output:** `data_out[71:0]` (9 weights √ó 8 bits, flat)
- **Latency:** 1 cycle (registered ROM)

---

#### 10. **simple_ram**

Infers 8√óRAMB36 blocks for feature map storage.

**Configuration:**

- **Depth:** 5408 locations (8 filters √ó 26√ó26)
- **Width:** 32 bits (signed integer)
- **Type:** Single-port synchronous RAM
- **Write:** When `ram_we=1`
- **Read:** Registered output (1-cycle latency)

---

## ‚ö° Performance Analysis

### Synthesis Results

**Target Device:** Xilinx Artix-7 XC7A200T-1 (Speed Grade -1)  
**Tool Version:** Vivado 2025.1

#### Resource Utilization

| Resource           | Used | Available | Utilization | Notes                        |
| ------------------ | ---- | --------- | ----------- | ---------------------------- |
| **Slice LUTs**     | 651  | 134,600   | **0.48%**   | Very low logic usage         |
| **Registers (FF)** | 884  | 269,200   | **0.33%**   | Dominated by line buffers    |
| **RAMB36**         | 8    | 365       | **2.19%**   | Feature map storage          |
| **RAMB18**         | 0    | 730       | 0%          | Not used                     |
| **DSP48E1**        | 0    | 740       | **0%**      | Multipliers inferred as LUTs |
| **CARRY4**         | 77   | 33,650    | 0.23%       | Address arithmetic           |
| **BUFG**           | 1    | 32        | 3.13%       | Global clock                 |

#### Hierarchical Utilization

| Module               | LUTs    | FFs     | RAMB36 | Function            |
| -------------------- | ------- | ------- | ------ | ------------------- |
| `sliding_window_3x3` | 204     | 543     | 0      | Input buffering     |
| `max_pooling_unit`   | 178     | 155     | 0      | 2√ó2 max pooling FSM |
| `conv3x3_serial`     | 120     | 74      | 0      | Serial MAC + FSM    |
| `address_generator`  | 75      | 36      | 0      | Memory addressing   |
| `weight_rom_2`       | 19      | 60      | 0      | Kernel weights      |
| `simple_ram`         | 0       | 0       | 8      | Feature maps        |
| **Total**            | **651** | **884** | **8**  |                     |

---

### Timing Performance

**Clock Constraint:** 12.5ns (80 MHz)

| Metric                         | Value        | Status            |
| ------------------------------ | ------------ | ----------------- |
| **Worst Negative Slack (WNS)** | **+1.886ns** | ‚úÖ **MET**        |
| **Total Negative Slack (TNS)** | 0.000ns      | ‚úÖ **MET**        |
| **Worst Hold Slack (WHS)**     | +0.144ns     | ‚úÖ **MET**        |
| **Total Hold Slack (THS)**     | 0.000ns      | ‚úÖ **MET**        |
| **Worst Pulse Width Slack**    | +5.750ns     | ‚úÖ **MET**        |
| **Failing Endpoints**          | 0            | ‚úÖ **PASS**       |
| **Achieved Frequency**         | **80 MHz**   | ‚úÖ **TARGET MET** |

**Critical Path Analysis:**

- **Setup Critical Path:** 10.614ns (Source: `addr_gen/filter_cnt_reg[1]` ‚Üí Dest: `conv_mod/mac_u/acc_reg[16]`)
- **Slack Margin:** +15.1% above target period
- **Bottleneck:** Address generation arithmetic (multiply + add) feeding into MAC accumulator

---

### Power Consumption

**Analysis Method:** Post-route power estimation

| Power Domain      | Dynamic (W) | Static (W) | Total (W) | Percentage |
| ----------------- | ----------- | ---------- | --------- | ---------- |
| **Clocks**        | 0.002       | ‚Äî          | 0.002     | 7%         |
| **Slice Logic**   | 0.002       | ‚Äî          | 0.002     | 5%         |
| **Signals**       | 0.003       | ‚Äî          | 0.003     | 10%        |
| **Block RAM**     | 0.015       | ‚Äî          | 0.015     | 46%        |
| **I/O**           | 0.011       | ‚Äî          | 0.011     | 32%        |
| **Device Static** | ‚Äî           | 0.131      | 0.131     | ‚Äî          |
| **Total**         | **0.033**   | **0.131**  | **0.165** | ‚Äî          |

**Key Observations:**

- **BRAM dominates dynamic power** (46%) due to continuous read/write operations
- **Low logic power** indicates efficient serial processing strategy
- **Static power** represents leakage and is device-dependent (Artix-7 28nm)

**Thermal Analysis:**

- **Junction Temperature:** 25.3¬∞C (with default cooling)
- **Ambient Limit:** 84.7¬∞C (59.7¬∞C margin)
- **Thermal Resistance:** 1.9¬∞C/W

---

### Execution Performance

Based on post-route simulation with real MNIST data:

| Metric                   | Value          | Calculation             |
| ------------------------ | -------------- | ----------------------- |
| **Total Latency**        | 110,974 cycles | From start to done      |
| **Inference Time**       | 1,387 ¬µs       | 110,974 cycles √∑ 80 MHz |
| **Throughput**           | **721 FPS**    | 1,000,000 ¬µs √∑ 1,387 ¬µs |
| **Energy per Inference** | 229 nJ         | 165 mW √ó 1.387 ms       |

**Latency Breakdown:**

```
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ Phase               ‚îÇ Cycles      ‚îÇ % of Total   ‚îÇ
‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îº‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îº‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§
‚îÇ Input Streaming     ‚îÇ ~800        ‚îÇ 0.7%         ‚îÇ
‚îÇ Convolution Loop    ‚îÇ ~100,000    ‚îÇ 90.1%        ‚îÇ
‚îÇ  - Per Window       ‚îÇ ~15 cycles  ‚îÇ              ‚îÇ
‚îÇ  - 676 windows √ó 8  ‚îÇ             ‚îÇ              ‚îÇ
‚îÇ Max Pooling         ‚îÇ ~10,816     ‚îÇ 9.7%         ‚îÇ
‚îÇ Overhead            ‚îÇ ~358        ‚îÇ 0.3%         ‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
```

**Bottleneck Analysis:**

- **Convolution dominates** at 90%+ of execution time
- **Serial MAC** is the limiting factor (11 cycles per 3√ó3 window)
- **Potential Speedup:** Parallel MAC array could achieve 9√ó faster convolution

---

### Computational Efficiency

**Operations Per Inference:**

```
Convolutions: 676 windows √ó 8 filters √ó 17 ops = 91,936 ops
Pooling:      8 filters √ó 169 comparisons √ó 3 ops = 4,056 ops
Total:        ~96,000 operations
```

**Metrics:**

- **Throughput:** 96,000 ops √∑ 1,387 ¬µs = **69.2 MOPS**
- **Efficiency:** 69.2 MOPS √∑ 33 mW = **2.1 GOPS/W**
- **Area Efficiency:** 69.2 MOPS √∑ 651 LUTs = **106 KOPS/LUT**

---

## üß™ Verification Strategy

### Golden Model

A **PyTorch-based golden model** (`Golden_model.ipynb`) generates reference outputs for hardware verification.

**Workflow:**

1. Train a simple CNN on MNIST
2. Quantize weights to 8-bit integers (`INT8 = round(weight √ó 230.18)`)
3. Export:
   - `image_data.txt`: 28√ó28 input pixels (signed 8-bit)
   - `weights.mem`: 8 filters in Verilog hex format
   - `golden_output.txt`: Expected 13√ó13√ó8 pooled feature maps

### Testbench Verification

**File:** `tb_cnn_export_1.v`

**Features:**

- **Flow Control:** Implements AXI-Stream-like backpressure with `axis_ready`

- **Performance Measurement:** Timestamps start/done to measure latency
- **Output Capture:** Writes hardware results to `hardware_output.txt`

**Result:**

```
‚úÖ PASS: Hardware output is bit-accurate with golden model
‚úÖ All 1352 output values match (8 filters √ó 13√ó13)
‚úÖ Zero mismatches detected
```

---

## üöÄ Usage Instructions

### Prerequisites

- **Xilinx Vivado** 2020.1 or later (tested on 2025.1)
- **Python 3.7+** with PyTorch, NumPy (for golden model)
- **FPGA Board** (optional): Artix-7 or similar

### Simulation

1. **Generate Golden Data:**

   ```bash
   jupyter notebook Golden_model.ipynb
   # Run First cell ‚Üí generates export/ folder
   ```

2. **Run RTL Simulation in VIVADO:**

   <!-- ```tcl
   # In Vivado TCL console
   create_project cnn_accel ./cnn_accel -part xc7a200tfbg676-1
   add_files -fileset sources_1 {*.v}
   add_files -fileset sim_1 {tb_cnn_export_1.v}
   set_property top tb_cnn_export_1 [get_filesets sim_1]
   launch_simulation
   run 2ms
   ``` -->

3. **Verify Results:**
   ```bash
   python verify_outputs.py  # Compare hardware vs. golden
   ```

<!--
### Synthesis & Implementation

```tcl
# Create project
create_project -force cnn_accelerator ./vivado_project -part xc7a200tfbg676-1

# Add sources
add_files [glob *.v]
set_property top cnn_TOP [current_fileset]

# Set clock constraint
create_clock -period 12.500 -name sys_clk_pin -waveform {0.000 6.250} [get_ports clk]

# Run synthesis
synth_design -top cnn_TOP -part xc7a200tfbg676-1

# Implement
opt_design
place_design
route_design

# Generate reports
report_utilization -file reports/utilization.txt
report_timing_summary -file reports/timing.txt
report_power -file reports/power.txt
```

### Hardware Deployment (Optional)

1. Generate bitstream: `write_bitstream cnn_TOP.bit`
2. Program FPGA via JTAG
3. Connect:
   - Clock input (80 MHz)
   - Pixel stream source (e.g., camera, memory)
   - Result capture logic -->

---

<!--
## üìä Comparison with State-of-the-Art

| Metric                | This Work  | Typical FPGA CNN | Notes                          |
| --------------------- | ---------- | ---------------- | ------------------------------ |
| **Architecture**      | Serial MAC | Parallel Array   | Trade resource for throughput  |
| **Resource Usage**    | 651 LUTs   | 5K-50K LUTs      | 10-100√ó more efficient         |
| **Power**             | 165 mW     | 1-10 W           | Suitable for battery operation |
| **Throughput**        | 721 FPS    | 100-10K FPS      | Acceptable for edge devices    |
| **Latency**           | 1.4 ms     | 0.1-10 ms        | Real-time capable              |
| **Design Complexity** | Low        | High             | Easier verification/debug      |

**Advantages:**

- Minimal resource footprint enables multi-accelerator designs
- Low power ideal for IoT/embedded applications
- Simple control FSM reduces debugging time

**Trade-offs:**

- Lower throughput vs. parallel implementations
- Not suitable for high-resolution images without tiling
- Fixed architecture (28√ó28 input, 3√ó3 kernels) -->

## üìä Implementation Results

The design was synthesized and implemented on a **Xilinx Artix-7 (XC7A200T)** FPGA. Below are the verified results.

### 1. RTL Schematic & Architecture

The generated schematic confirms the modular design, clearly showing the separation between the **Control Plane** (Main FSM, Address Generator) and the **Datapath** (Sliding Window, Convolution Core, Max Pooling).

![RTL Top Level Schematic](./Docs/RTL_Schematic.png)

---

### 2. Behavioral Simulation

The waveform demonstrates the correctly pipelined execution. `filter_cnt` (Bottom Row) cycles `0-7` for every valid window, and `axis_ready` asserts backpressure correctly.

![Vivado Simulation Waveform](./Docs/RTL_Sim.png)

---

### 3. Bit-Accuracy Verification (Golden Model)

Hardware outputs were compared against the PyTorch Golden Model using the `verify_cnn.py` script.

- **Total Data Points:** 1352 values (13x13 feature maps √ó 8 filters).
- **Result:** **100% Match** (0 Mismatches).
- **MSE:** 0.0000.

![Python Verification Script Output](./Docs/Verification_Output.png)
_Fig 3. Terminal output showing perfect correlation between Hardware (Verilog) and Software (PyTorch)._

---

### 4. Timing & Power Analysis

The design successfully met all constraints at **80 MHz** with significant positive slack.

#### Timing Summary

![Timing Summary Report](./Docs/Timing_summary.png)

#### Power Estimation

![Power Report](./Docs/Power_Report.png)

## üõ†Ô∏è Optimization Opportunities

### 1. **Parallel MAC Array**

**Current:** 1 MAC, 11 cycles/window  
**Proposed:** 9 MACs, 1 cycle/window  
**Speedup:** 9√ó faster convolution ‚Üí 94 FPS ‚Üí 6,489 FPS  
**Cost:** +8 DSP blocks or +900 LUTs

### 2. **Pipeline Overlapping**

**Current:** Sequential execution (stream ‚Üí convolve ‚Üí pool)  
**Proposed:** Pipeline stages overlap  
**Speedup:** 1.5-2√ó throughput  
**Complexity:** More complex FSM, multi-port BRAM

### 5. **Support for Larger Images**

**Current:** Fixed 28√ó28  
**Proposed:** Parameterized input size + external DRAM interface  
**Use Case:** 224√ó224 ImageNet inputs

---

## üêõ Known Issues & Limitations

1. **Fixed Input Size:** Hardcoded for 28√ó28 images only
2. **Single-Channel Input:** Grayscale only (no RGB support)
3. **No Bias Terms:** Convolution lacks bias addition (requires +1 adder)
4. **Pooling Latency:** 2√ó2 pooling takes 8 cycles (could be 4 with better FSM)
5. **No Configurable Stride:** Convolution stride is fixed at 1

---
