{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 09 20:40:37 2022 " "Info: Processing started: Thu Jun 09 20:40:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off port_io -c port_io " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off port_io -c port_io" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "port_io.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file port_io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 port_io-port_io_arch " "Info: Found design unit 1: port_io-port_io_arch" {  } { { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 port_io " "Info: Found entity 1: port_io" {  } { { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "port_io " "Info: Elaborating entity \"port_io\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tris_reg port_io.vhd(40) " "Warning (10492): VHDL Process Statement warning at port_io.vhd(40): signal \"tris_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "port_reg port_io.vhd(40) " "Warning (10492): VHDL Process Statement warning at port_io.vhd(40): signal \"port_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tris_reg port_io.vhd(41) " "Warning (10492): VHDL Process Statement warning at port_io.vhd(41): signal \"tris_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "port_reg port_io.vhd(41) " "Warning (10492): VHDL Process Statement warning at port_io.vhd(41): signal \"port_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tris_reg port_io.vhd(42) " "Warning (10492): VHDL Process Statement warning at port_io.vhd(42): signal \"tris_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "port_reg port_io.vhd(42) " "Warning (10492): VHDL Process Statement warning at port_io.vhd(42): signal \"port_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tris_reg port_io.vhd(43) " "Warning (10492): VHDL Process Statement warning at port_io.vhd(43): signal \"tris_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "port_reg port_io.vhd(43) " "Warning (10492): VHDL Process Statement warning at port_io.vhd(43): signal \"port_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tris_reg port_io.vhd(44) " "Warning (10492): VHDL Process Statement warning at port_io.vhd(44): signal \"tris_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "port_reg port_io.vhd(44) " "Warning (10492): VHDL Process Statement warning at port_io.vhd(44): signal \"port_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tris_reg port_io.vhd(45) " "Warning (10492): VHDL Process Statement warning at port_io.vhd(45): signal \"tris_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "port_reg port_io.vhd(45) " "Warning (10492): VHDL Process Statement warning at port_io.vhd(45): signal \"port_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tris_reg port_io.vhd(46) " "Warning (10492): VHDL Process Statement warning at port_io.vhd(46): signal \"tris_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "port_reg port_io.vhd(46) " "Warning (10492): VHDL Process Statement warning at port_io.vhd(46): signal \"port_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tris_reg port_io.vhd(47) " "Warning (10492): VHDL Process Statement warning at port_io.vhd(47): signal \"tris_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "port_reg port_io.vhd(47) " "Warning (10492): VHDL Process Statement warning at port_io.vhd(47): signal \"port_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "port_io port_io.vhd(50) " "Warning (10492): VHDL Process Statement warning at port_io.vhd(50): signal \"port_io\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tris_reg port_io.vhd(56) " "Warning (10492): VHDL Process Statement warning at port_io.vhd(56): signal \"tris_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "latch port_io.vhd(58) " "Warning (10492): VHDL Process Statement warning at port_io.vhd(58): signal \"latch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Warning: Always-enabled tri-state buffer(s) removed" { { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "latch\[0\] dbus_out\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"latch\[0\]\" to the node \"dbus_out\[0\]\" into a wire" {  } { { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 25 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "latch\[1\] dbus_out\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"latch\[1\]\" to the node \"dbus_out\[1\]\" into a wire" {  } { { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 25 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "latch\[2\] dbus_out\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"latch\[2\]\" to the node \"dbus_out\[2\]\" into a wire" {  } { { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 25 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "latch\[3\] dbus_out\[3\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"latch\[3\]\" to the node \"dbus_out\[3\]\" into a wire" {  } { { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 25 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "latch\[4\] dbus_out\[4\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"latch\[4\]\" to the node \"dbus_out\[4\]\" into a wire" {  } { { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 25 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "latch\[5\] dbus_out\[5\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"latch\[5\]\" to the node \"dbus_out\[5\]\" into a wire" {  } { { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 25 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "latch\[6\] dbus_out\[6\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"latch\[6\]\" to the node \"dbus_out\[6\]\" into a wire" {  } { { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 25 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "latch\[7\] dbus_out\[7\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"latch\[7\]\" to the node \"dbus_out\[7\]\" into a wire" {  } { { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 25 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 29 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Info: Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Info: Implemented 21 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Info: Implemented 33 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Info: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 09 20:40:39 2022 " "Info: Processing ended: Thu Jun 09 20:40:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
