[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/HierPathVarArray/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/HierPathVarArray/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<113> s<112> l<2:1> el<1:2>
n<> u<2> t<PACKAGE> p<39> s<3> l<2:1> el<2:8>
n<pkg> u<3> t<StringConst> p<39> s<19> l<2:9> el<2:12>
n<> u<4> t<Struct_keyword> p<5> l<3:12> el<3:18>
n<> u<5> t<Struct_union> p<14> c<4> s<6> l<3:12> el<3:18>
n<> u<6> t<Packed_keyword> p<14> s<13> l<3:19> el<3:25>
n<> u<7> t<IntVec_TypeLogic> p<8> l<4:7> el<4:12>
n<> u<8> t<Data_type> p<9> c<7> l<4:7> el<4:12>
n<> u<9> t<Data_type_or_void> p<13> c<8> s<12> l<4:7> el<4:12>
n<x> u<10> t<StringConst> p<11> l<4:16> el<4:17>
n<> u<11> t<Variable_decl_assignment> p<12> c<10> l<4:16> el<4:17>
n<> u<12> t<List_of_variable_decl_assignments> p<13> c<11> l<4:16> el<4:17>
n<> u<13> t<Struct_union_member> p<14> c<9> l<4:7> el<4:18>
n<> u<14> t<Data_type> p<16> c<5> s<15> l<3:12> el<5:5>
n<a> u<15> t<StringConst> p<16> l<5:6> el<5:7>
n<> u<16> t<Type_declaration> p<17> c<14> l<3:4> el<5:8>
n<> u<17> t<Data_declaration> p<18> c<16> l<3:4> el<5:8>
n<> u<18> t<Package_or_generate_item_declaration> p<19> c<17> l<3:4> el<5:8>
n<> u<19> t<Package_item> p<39> c<18> s<37> l<3:4> el<5:8>
n<a> u<20> t<StringConst> p<21> l<6:12> el<6:13>
n<> u<21> t<Data_type> p<34> c<20> s<22> l<6:12> el<6:13>
n<b> u<22> t<StringConst> p<34> s<33> l<6:14> el<6:15>
n<5> u<23> t<IntConst> p<24> l<6:16> el<6:17>
n<> u<24> t<Primary_literal> p<25> c<23> l<6:16> el<6:17>
n<> u<25> t<Constant_primary> p<26> c<24> l<6:16> el<6:17>
n<> u<26> t<Constant_expression> p<31> c<25> s<30> l<6:16> el<6:17>
n<0> u<27> t<IntConst> p<28> l<6:18> el<6:19>
n<> u<28> t<Primary_literal> p<29> c<27> l<6:18> el<6:19>
n<> u<29> t<Constant_primary> p<30> c<28> l<6:18> el<6:19>
n<> u<30> t<Constant_expression> p<31> c<29> l<6:18> el<6:19>
n<> u<31> t<Constant_range> p<32> c<26> l<6:16> el<6:19>
n<> u<32> t<Unpacked_dimension> p<33> c<31> l<6:15> el<6:20>
n<> u<33> t<Variable_dimension> p<34> c<32> l<6:15> el<6:20>
n<> u<34> t<Type_declaration> p<35> c<21> l<6:4> el<6:21>
n<> u<35> t<Data_declaration> p<36> c<34> l<6:4> el<6:21>
n<> u<36> t<Package_or_generate_item_declaration> p<37> c<35> l<6:4> el<6:21>
n<> u<37> t<Package_item> p<39> c<36> s<38> l<6:4> el<6:21>
n<> u<38> t<ENDPACKAGE> p<39> l<7:1> el<7:11>
n<> u<39> t<Package_declaration> p<40> c<2> l<2:1> el<7:11>
n<> u<40> t<Description> p<112> c<39> s<111> l<2:1> el<7:11>
n<module> u<41> t<Module_keyword> p<50> s<42> l<9:1> el<9:7>
n<top> u<42> t<StringConst> p<50> s<49> l<9:8> el<9:11>
n<> u<43> t<PortDir_Out> p<46> s<45> l<9:12> el<9:18>
n<> u<44> t<Data_type_or_implicit> p<45> l<9:19> el<9:19>
n<> u<45> t<Net_port_type> p<46> c<44> l<9:19> el<9:19>
n<> u<46> t<Net_port_header> p<48> c<43> s<47> l<9:12> el<9:18>
n<o> u<47> t<StringConst> p<48> l<9:19> el<9:20>
n<> u<48> t<Ansi_port_declaration> p<49> c<46> l<9:12> el<9:20>
n<> u<49> t<List_of_port_declarations> p<50> c<48> l<9:11> el<9:21>
n<> u<50> t<Module_ansi_header> p<110> c<41> s<65> l<9:1> el<9:22>
n<pkg> u<51> t<StringConst> p<52> l<10:4> el<10:7>
n<> u<52> t<Class_type> p<53> c<51> l<10:4> el<10:7>
n<> u<53> t<Class_scope> p<55> c<52> s<54> l<10:4> el<10:9>
n<b> u<54> t<StringConst> p<55> l<10:9> el<10:10>
n<> u<55> t<Data_type> p<59> c<53> s<58> l<10:4> el<10:10>
n<c> u<56> t<StringConst> p<57> l<10:11> el<10:12>
n<> u<57> t<Variable_decl_assignment> p<58> c<56> l<10:11> el<10:12>
n<> u<58> t<List_of_variable_decl_assignments> p<59> c<57> l<10:11> el<10:12>
n<> u<59> t<Variable_declaration> p<60> c<55> l<10:4> el<10:13>
n<> u<60> t<Data_declaration> p<61> c<59> l<10:4> el<10:13>
n<> u<61> t<Package_or_generate_item_declaration> p<62> c<60> l<10:4> el<10:13>
n<> u<62> t<Module_or_generate_item_declaration> p<63> c<61> l<10:4> el<10:13>
n<> u<63> t<Module_common_item> p<64> c<62> l<10:4> el<10:13>
n<> u<64> t<Module_or_generate_item> p<65> c<63> l<10:4> el<10:13>
n<> u<65> t<Non_port_module_item> p<110> c<64> s<86> l<10:4> el<10:13>
n<c> u<66> t<StringConst> p<72> s<70> l<11:11> el<11:12>
n<1> u<67> t<IntConst> p<68> l<11:13> el<11:14>
n<> u<68> t<Primary_literal> p<69> c<67> l<11:13> el<11:14>
n<> u<69> t<Constant_primary> p<70> c<68> l<11:13> el<11:14>
n<> u<70> t<Constant_expression> p<72> c<69> s<71> l<11:13> el<11:14>
n<x> u<71> t<StringConst> p<72> l<11:16> el<11:17>
n<> u<72> t<Hierarchical_identifier> p<73> c<66> l<11:11> el<11:17>
n<> u<73> t<Ps_or_hierarchical_identifier> p<76> c<72> s<75> l<11:11> el<11:17>
n<> u<74> t<Constant_bit_select> p<75> l<11:18> el<11:18>
n<> u<75> t<Constant_select> p<76> c<74> l<11:18> el<11:18>
n<> u<76> t<Net_lvalue> p<81> c<73> s<80> l<11:11> el<11:17>
n<1> u<77> t<IntConst> p<78> l<11:20> el<11:21>
n<> u<78> t<Primary_literal> p<79> c<77> l<11:20> el<11:21>
n<> u<79> t<Primary> p<80> c<78> l<11:20> el<11:21>
n<> u<80> t<Expression> p<81> c<79> l<11:20> el<11:21>
n<> u<81> t<Net_assignment> p<82> c<76> l<11:11> el<11:21>
n<> u<82> t<List_of_net_assignments> p<83> c<81> l<11:11> el<11:21>
n<> u<83> t<Continuous_assign> p<84> c<82> l<11:4> el<11:22>
n<> u<84> t<Module_common_item> p<85> c<83> l<11:4> el<11:22>
n<> u<85> t<Module_or_generate_item> p<86> c<84> l<11:4> el<11:22>
n<> u<86> t<Non_port_module_item> p<110> c<85> s<108> l<11:4> el<11:22>
n<o> u<87> t<StringConst> p<88> l<12:11> el<12:12>
n<> u<88> t<Ps_or_hierarchical_identifier> p<91> c<87> s<90> l<12:11> el<12:12>
n<> u<89> t<Constant_bit_select> p<90> l<12:13> el<12:13>
n<> u<90> t<Constant_select> p<91> c<89> l<12:13> el<12:13>
n<> u<91> t<Net_lvalue> p<103> c<88> s<102> l<12:11> el<12:12>
n<c> u<92> t<StringConst> p<100> s<96> l<12:15> el<12:16>
n<1> u<93> t<IntConst> p<94> l<12:17> el<12:18>
n<> u<94> t<Primary_literal> p<95> c<93> l<12:17> el<12:18>
n<> u<95> t<Constant_primary> p<96> c<94> l<12:17> el<12:18>
n<> u<96> t<Constant_expression> p<100> c<95> s<97> l<12:17> el<12:18>
n<x> u<97> t<StringConst> p<100> s<99> l<12:20> el<12:21>
n<> u<98> t<Bit_select> p<99> l<12:21> el<12:21>
n<> u<99> t<Select> p<100> c<98> l<12:21> el<12:21>
n<> u<100> t<Complex_func_call> p<101> c<92> l<12:15> el<12:21>
n<> u<101> t<Primary> p<102> c<100> l<12:15> el<12:21>
n<> u<102> t<Expression> p<103> c<101> l<12:15> el<12:21>
n<> u<103> t<Net_assignment> p<104> c<91> l<12:11> el<12:21>
n<> u<104> t<List_of_net_assignments> p<105> c<103> l<12:11> el<12:21>
n<> u<105> t<Continuous_assign> p<106> c<104> l<12:4> el<12:22>
n<> u<106> t<Module_common_item> p<107> c<105> l<12:4> el<12:22>
n<> u<107> t<Module_or_generate_item> p<108> c<106> l<12:4> el<12:22>
n<> u<108> t<Non_port_module_item> p<110> c<107> s<109> l<12:4> el<12:22>
n<> u<109> t<ENDMODULE> p<110> l<13:1> el<13:10>
n<> u<110> t<Module_declaration> p<111> c<50> l<9:1> el<13:10>
n<> u<111> t<Description> p<112> c<110> l<9:1> el<13:10>
n<> u<112> t<Source_text> p<113> c<40> l<2:1> el<13:10>
n<> u<113> t<Top_level_rule> c<1> l<2:1> el<15:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/HierPathVarArray/dut.sv:2:1: No timescale set for "pkg".

[WRN:PA0205] ${SURELOG_DIR}/tests/HierPathVarArray/dut.sv:9:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0301] ${SURELOG_DIR}/tests/HierPathVarArray/dut.sv:2:1: Compile package "pkg".

[INF:CP0303] ${SURELOG_DIR}/tests/HierPathVarArray/dut.sv:9:1: Compile module "work@top".

[NTE:CP0309] ${SURELOG_DIR}/tests/HierPathVarArray/dut.sv:9:19: Implicit port type (wire) for "o".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/HierPathVarArray/dut.sv:9:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
array_typespec                                         2
array_var                                              1
bit_select                                             3
constant                                               9
cont_assign                                            3
design                                                 1
hier_path                                              3
logic_net                                              3
logic_typespec                                         6
module_inst                                            4
package                                                2
port                                                   2
range                                                  2
ref_obj                                               16
struct_typespec                                        3
typespec_member                                        3
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
array_typespec                                         2
array_var                                              1
bit_select                                             5
constant                                               9
cont_assign                                            5
design                                                 1
hier_path                                              5
logic_net                                              3
logic_typespec                                         6
module_inst                                            4
package                                                2
port                                                   3
range                                                  2
ref_obj                                               21
struct_typespec                                        3
typespec_member                                        3
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/HierPathVarArray/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/HierPathVarArray/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/HierPathVarArray/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallPackages:
\_package: pkg (pkg::), file:${SURELOG_DIR}/tests/HierPathVarArray/dut.sv, line:2:1, endln:7:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:pkg
  |vpiFullName:pkg::
  |vpiTypedef:
  \_struct_typespec: (pkg::a), line:3:12, endln:5:5
    |vpiParent:
    \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/HierPathVarArray/dut.sv, line:2:1, endln:7:11
    |vpiName:pkg::a
    |vpiInstance:
    \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/HierPathVarArray/dut.sv, line:2:1, endln:7:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (x), line:4:16, endln:4:17
      |vpiParent:
      \_struct_typespec: (pkg::a), line:3:12, endln:5:5
      |vpiName:x
      |vpiTypespec:
      \_ref_obj: (pkg::pkg::a::x)
        |vpiParent:
        \_typespec_member: (x), line:4:16, endln:4:17
        |vpiFullName:pkg::pkg::a::x
        |vpiActual:
        \_logic_typespec: , line:4:7, endln:4:12
      |vpiRefFile:${SURELOG_DIR}/tests/HierPathVarArray/dut.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:7
      |vpiRefEndLineNo:4
      |vpiRefEndColumnNo:12
  |vpiDefName:pkg
|uhdmtopPackages:
\_package: pkg (pkg::), file:${SURELOG_DIR}/tests/HierPathVarArray/dut.sv, line:2:1, endln:7:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:pkg
  |vpiFullName:pkg::
  |vpiTypedef:
  \_struct_typespec: (pkg::a), line:3:12, endln:5:5
    |vpiParent:
    \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/HierPathVarArray/dut.sv, line:2:1, endln:7:11
    |vpiName:pkg::a
    |vpiInstance:
    \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/HierPathVarArray/dut.sv, line:2:1, endln:7:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (x), line:4:16, endln:4:17
      |vpiParent:
      \_struct_typespec: (pkg::a), line:3:12, endln:5:5
      |vpiName:x
      |vpiTypespec:
      \_ref_obj: (pkg::pkg::a::x)
        |vpiParent:
        \_typespec_member: (x), line:4:16, endln:4:17
        |vpiFullName:pkg::pkg::a::x
        |vpiActual:
        \_logic_typespec: , line:4:7, endln:4:12
      |vpiRefFile:${SURELOG_DIR}/tests/HierPathVarArray/dut.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:7
      |vpiRefEndLineNo:4
      |vpiRefEndColumnNo:12
  |vpiTypedef:
  \_array_typespec: (pkg::b), line:6:12, endln:6:20
    |vpiParent:
    \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/HierPathVarArray/dut.sv, line:2:1, endln:7:11
    |vpiName:pkg::b
    |vpiInstance:
    \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/HierPathVarArray/dut.sv, line:2:1, endln:7:11
    |vpiRange:
    \_range: , line:6:15, endln:6:20
      |vpiParent:
      \_array_typespec: (pkg::b), line:6:12, endln:6:20
      |vpiLeftRange:
      \_constant: , line:6:16, endln:6:17
        |vpiParent:
        \_range: , line:6:15, endln:6:20
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:6:18, endln:6:19
        |vpiParent:
        \_range: , line:6:15, endln:6:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_ref_obj: (pkg::pkg::b)
      |vpiParent:
      \_array_typespec: (pkg::b), line:6:12, endln:6:20
      |vpiFullName:pkg::pkg::b
      |vpiActual:
      \_struct_typespec: (pkg::a), line:3:12, endln:5:5
  |vpiDefName:pkg
  |vpiTop:1
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HierPathVarArray/dut.sv, line:9:1, endln:13:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.o), line:9:19, endln:9:20
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HierPathVarArray/dut.sv, line:9:1, endln:13:10
    |vpiName:o
    |vpiFullName:work@top.o
  |vpiNet:
  \_logic_net: (work@top.c), line:10:11, endln:10:12
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HierPathVarArray/dut.sv, line:9:1, endln:13:10
    |vpiTypespec:
    \_ref_obj: (work@top.c)
      |vpiParent:
      \_logic_net: (work@top.c), line:10:11, endln:10:12
      |vpiFullName:work@top.c
      |vpiActual:
      \_array_typespec: (pkg::b), line:6:12, endln:6:20
    |vpiName:c
    |vpiFullName:work@top.c
  |vpiPort:
  \_port: (o), line:9:19, endln:9:20
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HierPathVarArray/dut.sv, line:9:1, endln:13:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o.o), line:9:19, endln:9:20
      |vpiParent:
      \_port: (o), line:9:19, endln:9:20
      |vpiName:o
      |vpiFullName:work@top.o.o
      |vpiActual:
      \_logic_net: (work@top.o), line:9:19, endln:9:20
    |vpiTypedef:
    \_ref_obj: (work@top.o)
      |vpiParent:
      \_port: (o), line:9:19, endln:9:20
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_typespec: , line:9:19, endln:9:19
  |vpiContAssign:
  \_cont_assign: , line:11:11, endln:11:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HierPathVarArray/dut.sv, line:9:1, endln:13:10
    |vpiRhs:
    \_constant: , line:11:20, endln:11:21
      |vpiParent:
      \_cont_assign: , line:11:11, endln:11:21
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_hier_path: (c[1].x), line:11:11, endln:11:12
      |vpiParent:
      \_cont_assign: , line:11:11, endln:11:21
      |vpiName:c[1].x
      |vpiActual:
      \_bit_select: (c[1]), line:11:11, endln:11:12
        |vpiParent:
        \_hier_path: (c[1].x), line:11:11, endln:11:12
        |vpiName:c
        |vpiFullName:c[1]
        |vpiIndex:
        \_constant: , line:11:13, endln:11:14
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiActual:
      \_ref_obj: (c[1].x), line:11:16, endln:11:17
        |vpiParent:
        \_hier_path: (c[1].x), line:11:11, endln:11:12
        |vpiName:x
        |vpiFullName:c[1].x
  |vpiContAssign:
  \_cont_assign: , line:12:11, endln:12:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HierPathVarArray/dut.sv, line:9:1, endln:13:10
    |vpiRhs:
    \_hier_path: (c[1].x), line:12:15, endln:12:21
      |vpiParent:
      \_cont_assign: , line:12:11, endln:12:21
      |vpiName:c[1].x
      |vpiActual:
      \_bit_select: (c[1]), line:12:15, endln:12:16
        |vpiParent:
        \_hier_path: (c[1].x), line:12:15, endln:12:21
        |vpiName:c
        |vpiFullName:c[1]
        |vpiIndex:
        \_constant: , line:12:17, endln:12:18
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiActual:
      \_ref_obj: (work@top.x), line:12:20, endln:12:21
        |vpiParent:
        \_hier_path: (c[1].x), line:12:15, endln:12:21
        |vpiName:x
        |vpiFullName:work@top.x
    |vpiLhs:
    \_ref_obj: (work@top.o), line:12:11, endln:12:12
      |vpiParent:
      \_cont_assign: , line:12:11, endln:12:21
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (work@top.o), line:9:19, endln:9:20
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HierPathVarArray/dut.sv, line:9:1, endln:13:10
  |vpiName:work@top
  |vpiVariables:
  \_array_var: (work@top.c), line:10:11, endln:10:12
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HierPathVarArray/dut.sv, line:9:1, endln:13:10
    |vpiTypespec:
    \_ref_obj: (work@top.c)
      |vpiParent:
      \_array_var: (work@top.c), line:10:11, endln:10:12
      |vpiFullName:work@top.c
      |vpiActual:
      \_array_typespec: (pkg::b), line:6:12, endln:6:20
    |vpiName:c
    |vpiFullName:work@top.c
    |vpiVisibility:1
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top.o), line:9:19, endln:9:20
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HierPathVarArray/dut.sv, line:9:1, endln:13:10
    |vpiTypespec:
    \_ref_obj: (work@top.o)
      |vpiParent:
      \_logic_net: (work@top.o), line:9:19, endln:9:20
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_typespec: , line:9:19, endln:9:19
    |vpiName:o
    |vpiFullName:work@top.o
  |vpiTopModule:1
  |vpiPort:
  \_port: (o), line:9:19, endln:9:20
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HierPathVarArray/dut.sv, line:9:1, endln:13:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o), line:9:19, endln:9:20
      |vpiParent:
      \_port: (o), line:9:19, endln:9:20
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (work@top.o), line:9:19, endln:9:20
    |vpiTypedef:
    \_ref_obj: (work@top.o)
      |vpiParent:
      \_port: (o), line:9:19, endln:9:20
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_typespec: , line:9:19, endln:9:19
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HierPathVarArray/dut.sv, line:9:1, endln:13:10
  |vpiContAssign:
  \_cont_assign: , line:11:11, endln:11:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HierPathVarArray/dut.sv, line:9:1, endln:13:10
    |vpiRhs:
    \_constant: , line:11:20, endln:11:21
    |vpiLhs:
    \_hier_path: (c[1].x), line:11:11, endln:11:12
      |vpiParent:
      \_cont_assign: , line:11:11, endln:11:21
      |vpiName:c[1].x
      |vpiActual:
      \_bit_select: (c[1]), line:11:11, endln:11:12
        |vpiParent:
        \_hier_path: (c[1].x), line:11:11, endln:11:12
        |vpiName:c
        |vpiFullName:c[1]
        |vpiActual:
        \_array_var: (work@top.c), line:10:11, endln:10:12
        |vpiIndex:
        \_constant: , line:11:13, endln:11:14
          |vpiParent:
          \_bit_select: (c[1]), line:11:11, endln:11:12
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiActual:
      \_ref_obj: (c[1].x), line:11:16, endln:11:17
        |vpiParent:
        \_hier_path: (c[1].x), line:11:11, endln:11:12
        |vpiName:x
        |vpiFullName:c[1].x
        |vpiActual:
        \_typespec_member: (x), line:4:16, endln:4:17
  |vpiContAssign:
  \_cont_assign: , line:12:11, endln:12:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HierPathVarArray/dut.sv, line:9:1, endln:13:10
    |vpiRhs:
    \_hier_path: (c[1].x), line:12:15, endln:12:21
      |vpiParent:
      \_cont_assign: , line:12:11, endln:12:21
      |vpiName:c[1].x
      |vpiActual:
      \_bit_select: (c[1]), line:12:15, endln:12:16
        |vpiParent:
        \_hier_path: (c[1].x), line:12:15, endln:12:21
        |vpiName:c
        |vpiFullName:c[1]
        |vpiActual:
        \_array_var: (work@top.c), line:10:11, endln:10:12
        |vpiIndex:
        \_constant: , line:12:17, endln:12:18
      |vpiActual:
      \_ref_obj: (work@top.x), line:12:20, endln:12:21
        |vpiParent:
        \_hier_path: (c[1].x), line:12:15, endln:12:21
        |vpiName:x
        |vpiFullName:work@top.x
        |vpiActual:
        \_typespec_member: (x), line:4:16, endln:4:17
    |vpiLhs:
    \_ref_obj: (work@top.o), line:12:11, endln:12:12
      |vpiParent:
      \_cont_assign: , line:12:11, endln:12:21
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (work@top.o), line:9:19, endln:9:20
\_weaklyReferenced:
\_logic_typespec: , line:4:7, endln:4:12
  |vpiParent:
  \_typespec_member: (x), line:4:16, endln:4:17
  |vpiInstance:
  \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/HierPathVarArray/dut.sv, line:2:1, endln:7:11
\_struct_typespec: (pkg::a), line:3:12, endln:5:5
  |vpiName:pkg::a
  |vpiTypedefAlias:
  \_ref_obj: (pkg::a)
    |vpiParent:
    \_struct_typespec: (pkg::a), line:3:12, endln:5:5
    |vpiFullName:pkg::a
    |vpiActual:
    \_struct_typespec: (pkg::a), line:3:12, endln:5:5
  |vpiInstance:
  \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/HierPathVarArray/dut.sv, line:2:1, endln:7:11
  |vpiPacked:1
  |vpiTypespecMember:
  \_typespec_member: (x), line:4:16, endln:4:17
    |vpiParent:
    \_struct_typespec: (pkg::a), line:3:12, endln:5:5
    |vpiName:x
    |vpiTypespec:
    \_ref_obj: (pkg::a.x)
      |vpiParent:
      \_typespec_member: (x), line:4:16, endln:4:17
      |vpiFullName:pkg::a.x
      |vpiActual:
      \_logic_typespec: , line:4:7, endln:4:12
    |vpiRefFile:${SURELOG_DIR}/tests/HierPathVarArray/dut.sv
    |vpiRefLineNo:4
    |vpiRefColumnNo:7
    |vpiRefEndLineNo:4
    |vpiRefEndColumnNo:12
\_logic_typespec: , line:4:7, endln:4:12
  |vpiParent:
  \_ref_obj: (pkg::a.x)
  |vpiInstance:
  \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/HierPathVarArray/dut.sv, line:2:1, endln:7:11
\_logic_typespec: , line:4:7, endln:4:12
  |vpiParent:
  \_typespec_member: (x), line:4:16, endln:4:17
  |vpiInstance:
  \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/HierPathVarArray/dut.sv, line:2:1, endln:7:11
\_logic_typespec: , line:9:19, endln:9:19
\_logic_typespec: , line:9:19, endln:9:19
\_logic_typespec: , line:9:19, endln:9:19
\_cont_assign: , line:11:11, endln:11:21
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HierPathVarArray/dut.sv, line:9:1, endln:13:10
  |vpiRhs:
  \_constant: , line:11:20, endln:11:21
  |vpiLhs:
  \_hier_path: (c[1].x), line:11:11, endln:11:12
    |vpiParent:
    \_cont_assign: , line:11:11, endln:11:21
    |vpiName:c[1].x
    |vpiActual:
    \_bit_select: (c[1]), line:11:11, endln:11:12
      |vpiParent:
      \_hier_path: (c[1].x), line:11:11, endln:11:12
      |vpiName:c
      |vpiFullName:c[1]
      |vpiIndex:
      \_constant: , line:11:13, endln:11:14
    |vpiActual:
    \_ref_obj: (c[1].x), line:11:16, endln:11:17
      |vpiParent:
      \_hier_path: (c[1].x), line:11:11, endln:11:12
      |vpiName:x
      |vpiFullName:c[1].x
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 6


[roundtrip]: ${SURELOG_DIR}/tests/HierPathVarArray/dut.sv | ${SURELOG_DIR}/build/regression/HierPathVarArray/roundtrip/dut_000.sv | 4 | 13 |