#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Apr 26 12:30:19 2024
# Process ID: 39232
# Current directory: D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.runs/synth_1
# Command line: vivado.exe -log CSSTE.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CSSTE.tcl
# Log file: D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.runs/synth_1/CSSTE.vds
# Journal file: D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.runs/synth_1\vivado.jou
# Running On: LAPTOP-24U2CQ3S, OS: Windows, CPU Frequency: 3110 MHz, CPU Physical cores: 12, Host memory: 16892 MB
#-----------------------------------------------------------
source CSSTE.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 456.125 ; gain = 159.805
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/IPcore/Seg7_Dev'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/IPcore/VGA'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2023.1/data/ip'.
Command: read_checkpoint -auto_incremental -incremental D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/utils_1/imports/synth_1/CSSTE.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/utils_1/imports/synth_1/CSSTE.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top CSSTE -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 38236
INFO: [Synth 8-11241] undeclared symbol 'SEG_PEN', assumed default net type 'wire' [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:96]
INFO: [Synth 8-11241] undeclared symbol 'seg_clk', assumed default net type 'wire' [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:103]
INFO: [Synth 8-11241] undeclared symbol 'seg_clrn', assumed default net type 'wire' [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:104]
INFO: [Synth 8-11241] undeclared symbol 'seg_sout', assumed default net type 'wire' [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:105]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1301.012 ; gain = 412.812
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CSSTE' [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:2]
INFO: [Synth 8-6157] synthesizing module 'SCPU' [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/SCPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'SCPU_ctrl' [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/SCPU_ctrl.v:17]
INFO: [Synth 8-226] default block is never used [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/SCPU_ctrl.v:66]
INFO: [Synth 8-226] default block is never used [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/SCPU_ctrl.v:84]
INFO: [Synth 8-6155] done synthesizing module 'SCPU_ctrl' (0#1) [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/SCPU_ctrl.v:17]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/DataPath.v:17]
INFO: [Synth 8-6157] synthesizing module 'ImmGen' [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/ImmGen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmGen' (0#1) [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/ImmGen.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg32' [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/Reg32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Reg32' (0#1) [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/Reg32.v:23]
INFO: [Synth 8-6157] synthesizing module 'Regfile' [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/Regfile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Regfile' (0#1) [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/Regfile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (0#1) [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/DataPath.v:17]
INFO: [Synth 8-6155] done synthesizing module 'SCPU' (0#1) [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/SCPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ROM' [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.runs/synth_1/.Xil/Vivado-39232-LAPTOP-24U2CQ3S/realtime/ROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM' (0#1) [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.runs/synth_1/.Xil/Vivado-39232-LAPTOP-24U2CQ3S/realtime/ROM_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'RAM_B' [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.runs/synth_1/.Xil/Vivado-39232-LAPTOP-24U2CQ3S/realtime/RAM_B_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM_B' (0#1) [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.runs/synth_1/.Xil/Vivado-39232-LAPTOP-24U2CQ3S/realtime/RAM_B_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MIO_BUS' [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/MIO_BUS.v:15]
INFO: [Synth 8-6157] synthesizing module 'Multi_8CH32' [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/Multi_8CH32.v:15]
INFO: [Synth 8-6157] synthesizing module 'Seg7_Dev' [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IPcore/Seg7_Dev/Seg7_Dev.srcs/sources_1/new/Seg7_Dev.v:23]
INFO: [Synth 8-6157] synthesizing module 'dispsync' [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IPcore/Seg7_Dev/Seg7_Dev.srcs/sources_1/new/DisplaySync.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dispsync' (0#1) [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IPcore/Seg7_Dev/Seg7_Dev.srcs/sources_1/new/DisplaySync.v:23]
INFO: [Synth 8-6157] synthesizing module 'MC_14495' [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IPcore/Seg7_Dev/Seg7_Dev.srcs/sources_1/new/MC_14495.v:23]
INFO: [Synth 8-6157] synthesizing module 'INV' [E:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:76256]
INFO: [Synth 8-6155] done synthesizing module 'INV' (0#1) [E:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:76256]
INFO: [Synth 8-6157] synthesizing module 'AND4' [E:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:569]
INFO: [Synth 8-6155] done synthesizing module 'AND4' (0#1) [E:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:569]
INFO: [Synth 8-6157] synthesizing module 'OR4' [E:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:95090]
INFO: [Synth 8-6155] done synthesizing module 'OR4' (0#1) [E:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:95090]
INFO: [Synth 8-6157] synthesizing module 'AND3' [E:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:521]
INFO: [Synth 8-6155] done synthesizing module 'AND3' (0#1) [E:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:521]
INFO: [Synth 8-6157] synthesizing module 'OR3' [E:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:95042]
INFO: [Synth 8-6155] done synthesizing module 'OR3' (0#1) [E:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:95042]
INFO: [Synth 8-6157] synthesizing module 'AND2' [E:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:473]
INFO: [Synth 8-6155] done synthesizing module 'AND2' (0#1) [E:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:473]
INFO: [Synth 8-6157] synthesizing module 'OR2' [E:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:94996]
INFO: [Synth 8-6155] done synthesizing module 'OR2' (0#1) [E:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:94996]
INFO: [Synth 8-6155] done synthesizing module 'MC_14495' (0#1) [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IPcore/Seg7_Dev/Seg7_Dev.srcs/sources_1/new/MC_14495.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Seg7_Dev' (0#1) [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IPcore/Seg7_Dev/Seg7_Dev.srcs/sources_1/new/Seg7_Dev.v:23]
INFO: [Synth 8-6157] synthesizing module 'SPIO' [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/SPIO.v:15]
WARNING: [Synth 8-7071] port 'GPIOf0' of module 'SPIO' is unconnected for instance 'U7' [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:194]
WARNING: [Synth 8-7023] instance 'U7' of module 'SPIO' has 12 connections declared, but only 11 given [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:194]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/clk_div.v:15]
INFO: [Synth 8-6157] synthesizing module 'SAnti_jitter' [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/SAnti_jitter.v:15]
WARNING: [Synth 8-7071] port 'Key_x' of module 'SAnti_jitter' is unconnected for instance 'U9' [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:214]
WARNING: [Synth 8-7071] port 'Key_out' of module 'SAnti_jitter' is unconnected for instance 'U9' [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:214]
WARNING: [Synth 8-7071] port 'Key_ready' of module 'SAnti_jitter' is unconnected for instance 'U9' [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:214]
WARNING: [Synth 8-7071] port 'pulse_out' of module 'SAnti_jitter' is unconnected for instance 'U9' [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:214]
WARNING: [Synth 8-7071] port 'CR' of module 'SAnti_jitter' is unconnected for instance 'U9' [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:214]
WARNING: [Synth 8-7023] instance 'U9' of module 'SAnti_jitter' has 13 connections declared, but only 8 given [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:214]
INFO: [Synth 8-6157] synthesizing module 'Counter_x' [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/Counter_x.v:15]
INFO: [Synth 8-6157] synthesizing module 'VGA' [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/VGA.v:23]
INFO: [Synth 8-6157] synthesizing module 'VgaController' [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/VgaController.v:23]
INFO: [Synth 8-6155] done synthesizing module 'VgaController' (0#1) [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/VgaController.v:23]
INFO: [Synth 8-6157] synthesizing module 'VgaDisplay' [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/VgaDisplay.v:23]
INFO: [Synth 8-3876] $readmem data file 'D://vga_debugger.mem' is read successfully [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/VgaDisplay.v:37]
INFO: [Synth 8-3876] $readmem data file 'D://font_8x16.mem' is read successfully [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/VgaDisplay.v:47]
INFO: [Synth 8-6155] done synthesizing module 'VgaDisplay' (0#1) [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/VgaDisplay.v:23]
INFO: [Synth 8-6157] synthesizing module 'VgaDebugger' [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/VgaDebugger.v:23]
INFO: [Synth 8-6157] synthesizing module 'Hex2Ascii' [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/Hex2Ascii.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Hex2Ascii' (0#1) [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/Hex2Ascii.v:23]
INFO: [Synth 8-6155] done synthesizing module 'VgaDebugger' (0#1) [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/VgaDebugger.v:23]
INFO: [Synth 8-6155] done synthesizing module 'VGA' (0#1) [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/VGA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CSSTE' (0#1) [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/new/CSSTE.v:2]
WARNING: [Synth 8-7129] Port inst_field[6] in module ImmGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_field[5] in module ImmGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_field[4] in module ImmGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_field[3] in module ImmGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_field[2] in module ImmGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_field[1] in module ImmGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_field[0] in module ImmGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port MIO_ready in module SCPU_ctrl is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1409.703 ; gain = 521.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1409.703 ; gain = 521.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1409.703 ; gain = 521.504
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1409.703 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.gen/sources_1/ip/ROM/ROM/ROM_in_context.xdc] for cell 'U2'
Finished Parsing XDC File [d:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.gen/sources_1/ip/ROM/ROM/ROM_in_context.xdc] for cell 'U2'
Parsing XDC File [d:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.gen/sources_1/ip/RAM_B/RAM_B/RAM_B_in_context.xdc] for cell 'U3'
Finished Parsing XDC File [d:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.gen/sources_1/ip/RAM_B/RAM_B/RAM_B_in_context.xdc] for cell 'U3'
Parsing XDC File [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/constrs_1/imports/OExp02-IP2SOC/A7.xdc]
Finished Parsing XDC File [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/constrs_1/imports/OExp02-IP2SOC/A7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/constrs_1/imports/OExp02-IP2SOC/A7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CSSTE_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CSSTE_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1496.453 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  AND2 => LUT2: 1 instance 
  AND3 => LUT3: 11 instances
  AND4 => LUT4: 9 instances
  INV => LUT1: 5 instances
  OR2 => LUT2: 7 instances
  OR3 => LUT3: 3 instances
  OR4 => LUT4: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1496.453 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1496.453 ; gain = 608.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1496.453 ; gain = 608.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U3. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1496.453 ; gain = 608.254
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'PC_in_reg' [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/DataPath.v:53]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1496.453 ; gain = 608.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 32    
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 8     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 1     
	  14 Input    4 Bit        Muxes := 1     
	 449 Input    4 Bit        Muxes := 1     
	   9 Input    3 Bit        Muxes := 1     
	   9 Input    2 Bit        Muxes := 3     
	   9 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 31    
	   4 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
	 449 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port inst_field[6] in module ImmGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_field[5] in module ImmGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_field[4] in module ImmGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_field[3] in module ImmGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_field[2] in module ImmGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_field[1] in module ImmGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_field[0] in module ImmGen is either unconnected or has no load
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "CSSTE/U11/vga_display/display_data_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "CSSTE/U11/vga_display/display_data_reg",trying to implement using LUTRAM
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:01:39 . Memory (MB): peak = 1496.453 ; gain = 608.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|VgaDisplay  | fonts_data | 4096x8        | LUT            | 
|CSSTE       | p_0_out    | 4096x8        | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping Report (see note below)
+------------+----------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                       | Inference | Size (Depth x Width) | Primitives    | 
+------------+----------------------------------+-----------+----------------------+---------------+
|CSSTE       | U11/vga_display/display_data_reg | Implied   | 4 K x 7              | RAM64M x 192  | 
+------------+----------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:01:43 . Memory (MB): peak = 1496.453 ; gain = 608.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:01:47 . Memory (MB): peak = 1496.453 ; gain = 608.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+----------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                       | Inference | Size (Depth x Width) | Primitives    | 
+------------+----------------------------------+-----------+----------------------+---------------+
|CSSTE       | U11/vga_display/display_data_reg | Implied   | 4 K x 7              | RAM64M x 192  | 
+------------+----------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (U1/U2/PC_in_reg[31]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U2/PC_in_reg[30]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U2/PC_in_reg[29]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U2/PC_in_reg[28]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U2/PC_in_reg[27]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U2/PC_in_reg[26]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U2/PC_in_reg[25]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U2/PC_in_reg[24]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U2/PC_in_reg[23]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U2/PC_in_reg[22]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U2/PC_in_reg[21]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U2/PC_in_reg[20]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U2/PC_in_reg[19]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U2/PC_in_reg[18]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U2/PC_in_reg[17]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U2/PC_in_reg[16]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U2/PC_in_reg[15]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U2/PC_in_reg[14]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U2/PC_in_reg[13]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U2/PC_in_reg[12]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U2/PC_in_reg[11]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U2/PC_in_reg[10]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U2/PC_in_reg[9]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U2/PC_in_reg[8]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U2/PC_in_reg[7]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U2/PC_in_reg[6]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U2/PC_in_reg[5]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U2/PC_in_reg[4]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U2/PC_in_reg[3]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U2/PC_in_reg[2]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U2/PC_in_reg[1]) is unused and will be removed from module CSSTE.
WARNING: [Synth 8-3332] Sequential element (U1/U2/PC_in_reg[0]) is unused and will be removed from module CSSTE.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:01:49 . Memory (MB): peak = 1496.453 ; gain = 608.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:01:53 . Memory (MB): peak = 1496.453 ; gain = 608.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:01:53 . Memory (MB): peak = 1496.453 ; gain = 608.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:01:53 . Memory (MB): peak = 1496.453 ; gain = 608.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:01:53 . Memory (MB): peak = 1496.453 ; gain = 608.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:01:53 . Memory (MB): peak = 1496.453 ; gain = 608.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:01:53 . Memory (MB): peak = 1496.453 ; gain = 608.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ROM           |         1|
|2     |RAM_B         |         1|
|3     |MIO_BUS       |         1|
|4     |Multi_8CH32   |         1|
|5     |SPIO          |         1|
|6     |clk_div       |         1|
|7     |SAnti_jitter  |         1|
|8     |Counter_x     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |Counter_x_bbox    |     1|
|2     |MIO_BUS_bbox      |     1|
|3     |Multi_8CH32_bbox  |     1|
|4     |RAM_B             |     1|
|5     |ROM               |     1|
|6     |SAnti_jitter_bbox |     1|
|7     |SPIO_bbox         |     1|
|8     |clk_div_bbox      |     1|
|9     |AND2              |     1|
|10    |AND3              |    11|
|11    |AND4              |     9|
|12    |BUFG              |     1|
|13    |CARRY4            |    54|
|14    |INV               |     5|
|15    |LUT1              |    35|
|16    |LUT2              |   159|
|17    |LUT3              |   139|
|18    |LUT4              |   270|
|19    |LUT5              |   389|
|20    |LUT6              |  2285|
|21    |MUXF7             |   445|
|22    |MUXF8             |    89|
|23    |OR2               |     7|
|24    |OR3               |     3|
|25    |OR4               |     4|
|26    |RAM64M            |   128|
|27    |RAM64X1D          |    62|
|28    |FDCE              |  1024|
|29    |FDRE              |    37|
|30    |FDSE              |     2|
|31    |IBUF              |    22|
|32    |OBUF              |    50|
+------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:01:53 . Memory (MB): peak = 1496.453 ; gain = 608.254
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 43 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:01:52 . Memory (MB): peak = 1496.453 ; gain = 521.504
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:01:53 . Memory (MB): peak = 1496.453 ; gain = 608.254
INFO: [Project 1-571] Translating synthesized netlist
Parsing EDIF File [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/MIO_BUS.edf]
Finished Parsing EDIF File [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/MIO_BUS.edf]
Parsing EDIF File [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/Multi_8CH32.edf]
Finished Parsing EDIF File [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/Multi_8CH32.edf]
Parsing EDIF File [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/SPIO.edf]
Finished Parsing EDIF File [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/SPIO.edf]
Parsing EDIF File [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/clk_div.edf]
Finished Parsing EDIF File [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/clk_div.edf]
Parsing EDIF File [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/SAnti_jitter.edf]
Finished Parsing EDIF File [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/SAnti_jitter.edf]
Parsing EDIF File [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/Counter_x.edf]
Finished Parsing EDIF File [D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/Counter_x.edf]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1512.770 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 916 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1521.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 230 instances were transformed.
  AND2 => LUT2: 1 instance 
  AND3 => LUT3: 11 instances
  AND4 => LUT4: 9 instances
  INV => LUT1: 5 instances
  OR2 => LUT2: 7 instances
  OR3 => LUT3: 3 instances
  OR4 => LUT4: 4 instances
  RAM64M => RAM64M (RAMD64E(x4)): 128 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 62 instances

Synth Design complete | Checksum: b60338df
INFO: [Common 17-83] Releasing license: Synthesis
92 Infos, 59 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:01:58 . Memory (MB): peak = 1521.012 ; gain = 1031.219
INFO: [Common 17-1381] The checkpoint 'D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.runs/synth_1/CSSTE.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CSSTE_utilization_synth.rpt -pb CSSTE_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 26 12:32:25 2024...
