INFO: [VRFC 10-163] Analyzing VHDL file "J:/Kody/vhdl/IUP_Laby/VGA_2/VGA_2.sim/sim_1/synth/func/xsim/tb_top_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'freq_divider'
INFO: [VRFC 10-3107] analyzing entity 'freq_divider_out'
INFO: [VRFC 10-3107] analyzing entity 'vga_bitmap_bindec'
INFO: [VRFC 10-3107] analyzing entity 'vga_bitmap_blk_mem_gen_mux'
INFO: [VRFC 10-3107] analyzing entity 'vga_bitmap_blk_mem_gen_prim_wrapper_init'
INFO: [VRFC 10-3107] analyzing entity '\vga_bitmap_blk_mem_gen_prim_wrapper_init__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\vga_bitmap_blk_mem_gen_prim_wrapper_init__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\vga_bitmap_blk_mem_gen_prim_wrapper_init__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity 'timing_clk'
INFO: [VRFC 10-3107] analyzing entity 'vga_controller'
INFO: [VRFC 10-3107] analyzing entity 'vga_bitmap_blk_mem_gen_prim_width'
INFO: [VRFC 10-3107] analyzing entity '\vga_bitmap_blk_mem_gen_prim_width__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\vga_bitmap_blk_mem_gen_prim_width__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\vga_bitmap_blk_mem_gen_prim_width__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity 'vga_bitmap_blk_mem_gen_generic_cstr'
INFO: [VRFC 10-3107] analyzing entity 'vga_bitmap_blk_mem_gen_top'
INFO: [VRFC 10-3107] analyzing entity 'vga_bitmap_blk_mem_gen_v8_4_5_synth'
INFO: [VRFC 10-3107] analyzing entity 'vga_bitmap_blk_mem_gen_v8_4_5'
INFO: [VRFC 10-3107] analyzing entity 'vga_bitmap'
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "J:/Kody/vhdl/IUP_Laby/VGA_2/VGA_2.srcs/sim_1/new/tb_timing_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_timing_clk'
INFO: [VRFC 10-163] Analyzing VHDL file "J:/Kody/vhdl/IUP_Laby/VGA_2/VGA_2.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
