=====
SETUP
14.174
8.062
22.237
i_clk_27mhz_ibuf
0.000
2.088
clk_counter_0_s0
2.269
2.608
n52_s7
3.695
4.289
n52_s2
4.600
5.414
n52_s10
6.499
6.962
clk_counter_1_s0
8.062
=====
SETUP
14.174
8.062
22.237
i_clk_27mhz_ibuf
0.000
2.088
clk_counter_0_s0
2.269
2.608
n52_s7
3.695
4.289
n52_s2
4.600
5.414
n52_s10
6.499
6.962
clk_counter_2_s0
8.062
=====
SETUP
14.174
8.062
22.237
i_clk_27mhz_ibuf
0.000
2.088
clk_counter_0_s0
2.269
2.608
n52_s7
3.695
4.289
n52_s2
4.600
5.414
n52_s10
6.499
6.962
clk_counter_3_s0
8.062
=====
SETUP
14.174
8.062
22.237
i_clk_27mhz_ibuf
0.000
2.088
clk_counter_0_s0
2.269
2.608
n52_s7
3.695
4.289
n52_s2
4.600
5.414
n52_s10
6.499
6.962
clk_counter_4_s0
8.062
=====
SETUP
14.174
8.062
22.237
i_clk_27mhz_ibuf
0.000
2.088
clk_counter_0_s0
2.269
2.608
n52_s7
3.695
4.289
n52_s2
4.600
5.414
n52_s10
6.499
6.962
clk_counter_5_s0
8.062
=====
SETUP
14.174
8.062
22.237
i_clk_27mhz_ibuf
0.000
2.088
clk_counter_0_s0
2.269
2.608
n52_s7
3.695
4.289
n52_s2
4.600
5.414
n52_s10
6.499
6.962
clk_counter_6_s0
8.062
=====
SETUP
14.174
8.062
22.237
i_clk_27mhz_ibuf
0.000
2.088
clk_counter_0_s0
2.269
2.608
n52_s7
3.695
4.289
n52_s2
4.600
5.414
n52_s10
6.499
6.962
clk_counter_7_s0
8.062
=====
SETUP
14.174
8.062
22.237
i_clk_27mhz_ibuf
0.000
2.088
clk_counter_0_s0
2.269
2.608
n52_s7
3.695
4.289
n52_s2
4.600
5.414
n52_s10
6.499
6.962
clk_counter_8_s0
8.062
=====
SETUP
14.174
8.062
22.237
i_clk_27mhz_ibuf
0.000
2.088
clk_counter_0_s0
2.269
2.608
n52_s7
3.695
4.289
n52_s2
4.600
5.414
n52_s10
6.499
6.962
clk_counter_9_s0
8.062
=====
SETUP
14.174
8.062
22.237
i_clk_27mhz_ibuf
0.000
2.088
clk_counter_0_s0
2.269
2.608
n52_s7
3.695
4.289
n52_s2
4.600
5.414
n52_s10
6.499
6.962
clk_counter_10_s0
8.062
=====
SETUP
14.174
8.062
22.237
i_clk_27mhz_ibuf
0.000
2.088
clk_counter_0_s0
2.269
2.608
n52_s7
3.695
4.289
n52_s2
4.600
5.414
n52_s10
6.499
6.962
clk_counter_11_s0
8.062
=====
SETUP
14.436
7.800
22.237
i_clk_27mhz_ibuf
0.000
2.088
clk_counter_0_s0
2.269
2.608
n52_s7
3.695
4.289
n52_s2
4.600
5.414
n52_s10
6.499
6.962
clk_counter_18_s0
7.800
=====
SETUP
14.436
7.800
22.237
i_clk_27mhz_ibuf
0.000
2.088
clk_counter_0_s0
2.269
2.608
n52_s7
3.695
4.289
n52_s2
4.600
5.414
n52_s10
6.499
6.962
clk_counter_19_s0
7.800
=====
SETUP
14.436
7.800
22.237
i_clk_27mhz_ibuf
0.000
2.088
clk_counter_0_s0
2.269
2.608
n52_s7
3.695
4.289
n52_s2
4.600
5.414
n52_s10
6.499
6.962
clk_counter_20_s0
7.800
=====
SETUP
14.436
7.800
22.237
i_clk_27mhz_ibuf
0.000
2.088
clk_counter_0_s0
2.269
2.608
n52_s7
3.695
4.289
n52_s2
4.600
5.414
n52_s10
6.499
6.962
clk_counter_21_s0
7.800
=====
SETUP
14.436
7.800
22.237
i_clk_27mhz_ibuf
0.000
2.088
clk_counter_0_s0
2.269
2.608
n52_s7
3.695
4.289
n52_s2
4.600
5.414
n52_s10
6.499
6.962
clk_counter_22_s0
7.800
=====
SETUP
14.436
7.800
22.237
i_clk_27mhz_ibuf
0.000
2.088
clk_counter_0_s0
2.269
2.608
n52_s7
3.695
4.289
n52_s2
4.600
5.414
n52_s10
6.499
6.962
clk_counter_23_s0
7.800
=====
SETUP
14.440
7.797
22.237
i_clk_27mhz_ibuf
0.000
2.088
clk_counter_0_s0
2.269
2.608
n52_s7
3.695
4.289
n52_s2
4.600
5.414
n52_s10
6.499
6.962
clk_counter_27_s0
7.797
=====
SETUP
14.440
7.797
22.237
i_clk_27mhz_ibuf
0.000
2.088
clk_counter_0_s0
2.269
2.608
n52_s7
3.695
4.289
n52_s2
4.600
5.414
n52_s10
6.499
6.962
clk_counter_24_s0
7.797
=====
SETUP
14.440
7.797
22.237
i_clk_27mhz_ibuf
0.000
2.088
clk_counter_0_s0
2.269
2.608
n52_s7
3.695
4.289
n52_s2
4.600
5.414
n52_s10
6.499
6.962
clk_counter_25_s0
7.797
=====
SETUP
14.440
7.797
22.237
i_clk_27mhz_ibuf
0.000
2.088
clk_counter_0_s0
2.269
2.608
n52_s7
3.695
4.289
n52_s2
4.600
5.414
n52_s10
6.499
6.962
clk_counter_26_s0
7.797
=====
SETUP
14.689
7.547
22.237
i_clk_27mhz_ibuf
0.000
2.088
clk_counter_0_s0
2.269
2.608
n52_s7
3.695
4.289
n52_s2
4.600
5.414
n52_s10
6.499
6.962
counter_2_s0
7.547
=====
SETUP
14.689
7.547
22.237
i_clk_27mhz_ibuf
0.000
2.088
clk_counter_0_s0
2.269
2.608
n52_s7
3.695
4.289
n52_s2
4.600
5.414
n52_s10
6.499
6.962
counter_3_s0
7.547
=====
SETUP
14.716
7.521
22.237
i_clk_27mhz_ibuf
0.000
2.088
clk_counter_0_s0
2.269
2.608
n52_s7
3.695
4.289
n52_s2
4.600
5.414
n52_s10
6.499
6.962
clk_counter_12_s0
7.521
=====
SETUP
14.716
7.521
22.237
i_clk_27mhz_ibuf
0.000
2.088
clk_counter_0_s0
2.269
2.608
n52_s7
3.695
4.289
n52_s2
4.600
5.414
n52_s10
6.499
6.962
clk_counter_13_s0
7.521
=====
HOLD
0.524
2.053
1.529
i_clk_27mhz_ibuf
0.000
1.392
clk_counter_0_s0
1.529
1.776
n37_s2
1.778
2.053
clk_counter_0_s0
2.053
=====
HOLD
0.525
2.054
1.529
i_clk_27mhz_ibuf
0.000
1.392
counter_2_s0
1.529
1.776
n55_s0
1.778
2.054
counter_2_s0
2.054
=====
HOLD
0.541
2.069
1.529
i_clk_27mhz_ibuf
0.000
1.392
clk_counter_2_s0
1.529
1.776
n35_s
1.778
2.069
clk_counter_2_s0
2.069
=====
HOLD
0.541
2.069
1.529
i_clk_27mhz_ibuf
0.000
1.392
clk_counter_6_s0
1.529
1.776
n31_s
1.778
2.069
clk_counter_6_s0
2.069
=====
HOLD
0.541
2.069
1.529
i_clk_27mhz_ibuf
0.000
1.392
clk_counter_8_s0
1.529
1.776
n29_s
1.778
2.069
clk_counter_8_s0
2.069
=====
HOLD
0.541
2.069
1.529
i_clk_27mhz_ibuf
0.000
1.392
clk_counter_12_s0
1.529
1.776
n25_s
1.778
2.069
clk_counter_12_s0
2.069
=====
HOLD
0.541
2.069
1.529
i_clk_27mhz_ibuf
0.000
1.392
clk_counter_14_s0
1.529
1.776
n23_s
1.778
2.069
clk_counter_14_s0
2.069
=====
HOLD
0.541
2.069
1.529
i_clk_27mhz_ibuf
0.000
1.392
clk_counter_18_s0
1.529
1.776
n19_s
1.778
2.069
clk_counter_18_s0
2.069
=====
HOLD
0.541
2.069
1.529
i_clk_27mhz_ibuf
0.000
1.392
clk_counter_20_s0
1.529
1.776
n17_s
1.778
2.069
clk_counter_20_s0
2.069
=====
HOLD
0.541
2.069
1.529
i_clk_27mhz_ibuf
0.000
1.392
clk_counter_24_s0
1.529
1.776
n13_s
1.778
2.069
clk_counter_24_s0
2.069
=====
HOLD
0.541
2.069
1.529
i_clk_27mhz_ibuf
0.000
1.392
clk_counter_26_s0
1.529
1.776
n11_s
1.778
2.069
clk_counter_26_s0
2.069
=====
HOLD
0.632
2.161
1.529
i_clk_27mhz_ibuf
0.000
1.392
clk_counter_1_s0
1.529
1.776
n36_s
1.778
2.161
clk_counter_1_s0
2.161
=====
HOLD
0.662
2.190
1.529
i_clk_27mhz_ibuf
0.000
1.392
counter_1_s0
1.529
1.776
n56_s0
1.778
2.190
counter_1_s0
2.190
=====
HOLD
0.710
2.239
1.529
i_clk_27mhz_ibuf
0.000
1.392
clk_counter_19_s0
1.529
1.776
n18_s
1.947
2.239
clk_counter_19_s0
2.239
=====
HOLD
0.713
2.241
1.529
i_clk_27mhz_ibuf
0.000
1.392
clk_counter_27_s0
1.529
1.776
n10_s
1.950
2.241
clk_counter_27_s0
2.241
=====
HOLD
0.713
2.241
1.529
i_clk_27mhz_ibuf
0.000
1.392
clk_counter_5_s0
1.529
1.776
n32_s
1.950
2.241
clk_counter_5_s0
2.241
=====
HOLD
0.713
2.241
1.529
i_clk_27mhz_ibuf
0.000
1.392
clk_counter_9_s0
1.529
1.776
n28_s
1.950
2.241
clk_counter_9_s0
2.241
=====
HOLD
0.713
2.241
1.529
i_clk_27mhz_ibuf
0.000
1.392
clk_counter_15_s0
1.529
1.776
n22_s
1.950
2.241
clk_counter_15_s0
2.241
=====
HOLD
0.715
2.244
1.529
i_clk_27mhz_ibuf
0.000
1.392
clk_counter_7_s0
1.529
1.776
n30_s
1.952
2.244
clk_counter_7_s0
2.244
=====
HOLD
0.715
2.244
1.529
i_clk_27mhz_ibuf
0.000
1.392
clk_counter_10_s0
1.529
1.776
n27_s
1.952
2.244
clk_counter_10_s0
2.244
=====
HOLD
0.715
2.244
1.529
i_clk_27mhz_ibuf
0.000
1.392
clk_counter_11_s0
1.529
1.776
n26_s
1.952
2.244
clk_counter_11_s0
2.244
=====
HOLD
0.715
2.244
1.529
i_clk_27mhz_ibuf
0.000
1.392
clk_counter_23_s0
1.529
1.776
n14_s
1.952
2.244
clk_counter_23_s0
2.244
=====
HOLD
0.719
2.248
1.529
i_clk_27mhz_ibuf
0.000
1.392
clk_counter_3_s0
1.529
1.776
n34_s
1.956
2.248
clk_counter_3_s0
2.248
=====
HOLD
0.719
2.248
1.529
i_clk_27mhz_ibuf
0.000
1.392
clk_counter_4_s0
1.529
1.776
n33_s
1.956
2.248
clk_counter_4_s0
2.248
=====
HOLD
0.719
2.248
1.529
i_clk_27mhz_ibuf
0.000
1.392
clk_counter_13_s0
1.529
1.776
n24_s
1.956
2.248
clk_counter_13_s0
2.248
