{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607031634987 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607031634994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 03 15:40:34 2020 " "Processing started: Thu Dec 03 15:40:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607031634994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607031634994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off chip_checker -c chip_checker " "Command: quartus_map --read_settings_files=on --write_settings_files=off chip_checker -c chip_checker" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607031634994 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607031635369 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607031635369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "D:/Classes/ECE385/chip_checker/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607031645579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607031645579 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(24) " "Verilog HDL warning at HexDriver.sv(24): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "D:/Classes/ECE385/chip_checker/HexDriver.sv" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607031645581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "D:/Classes/ECE385/chip_checker/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607031645582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607031645582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chip_checker.sv 1 1 " "Found 1 design units, including 1 entities, in source file chip_checker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chip_checker " "Found entity 1: chip_checker" {  } { { "chip_checker.sv" "" { Text "D:/Classes/ECE385/chip_checker/chip_checker.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607031645585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607031645585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chip_checker_state.sv 1 1 " "Found 1 design units, including 1 entities, in source file chip_checker_state.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chip_checker_state " "Found entity 1: chip_checker_state" {  } { { "chip_checker_state.sv" "" { Text "D:/Classes/ECE385/chip_checker/chip_checker_state.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607031645587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607031645587 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "check_and.sv(32) " "Verilog HDL information at check_and.sv(32): always construct contains both blocking and non-blocking assignments" {  } { { "check_and.sv" "" { Text "D:/Classes/ECE385/chip_checker/check_and.sv" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1607031645588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file check_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chip_Quad_2_input_NAND " "Found entity 1: chip_Quad_2_input_NAND" {  } { { "check_and.sv" "" { Text "D:/Classes/ECE385/chip_checker/check_and.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607031645589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607031645589 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "chip_7402.sv(31) " "Verilog HDL information at chip_7402.sv(31): always construct contains both blocking and non-blocking assignments" {  } { { "chip_7402.sv" "" { Text "D:/Classes/ECE385/chip_checker/chip_7402.sv" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1607031645591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chip_7402.sv 1 1 " "Found 1 design units, including 1 entities, in source file chip_7402.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chip_7402 " "Found entity 1: chip_7402" {  } { { "chip_7402.sv" "" { Text "D:/Classes/ECE385/chip_checker/chip_7402.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607031645591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607031645591 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "chip_checker " "Elaborating entity \"chip_checker\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607031645616 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "RSLT_1 chip_checker.sv(22) " "Verilog HDL warning at chip_checker.sv(22): object RSLT_1 used but never assigned" {  } { { "chip_checker.sv" "" { Text "D:/Classes/ECE385/chip_checker/chip_checker.sv" 22 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1607031645618 "|chip_checker"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 chip_checker.sv(109) " "Verilog HDL assignment warning at chip_checker.sv(109): truncated value with size 8 to match size of target (4)" {  } { { "chip_checker.sv" "" { Text "D:/Classes/ECE385/chip_checker/chip_checker.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607031645618 "|chip_checker"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 chip_checker.sv(110) " "Verilog HDL assignment warning at chip_checker.sv(110): truncated value with size 8 to match size of target (4)" {  } { { "chip_checker.sv" "" { Text "D:/Classes/ECE385/chip_checker/chip_checker.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607031645618 "|chip_checker"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 chip_checker.sv(111) " "Verilog HDL assignment warning at chip_checker.sv(111): truncated value with size 8 to match size of target (4)" {  } { { "chip_checker.sv" "" { Text "D:/Classes/ECE385/chip_checker/chip_checker.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607031645618 "|chip_checker"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 chip_checker.sv(112) " "Verilog HDL assignment warning at chip_checker.sv(112): truncated value with size 8 to match size of target (4)" {  } { { "chip_checker.sv" "" { Text "D:/Classes/ECE385/chip_checker/chip_checker.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607031645618 "|chip_checker"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 chip_checker.sv(116) " "Verilog HDL assignment warning at chip_checker.sv(116): truncated value with size 8 to match size of target (4)" {  } { { "chip_checker.sv" "" { Text "D:/Classes/ECE385/chip_checker/chip_checker.sv" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607031645618 "|chip_checker"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 chip_checker.sv(117) " "Verilog HDL assignment warning at chip_checker.sv(117): truncated value with size 8 to match size of target (4)" {  } { { "chip_checker.sv" "" { Text "D:/Classes/ECE385/chip_checker/chip_checker.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607031645618 "|chip_checker"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 chip_checker.sv(118) " "Verilog HDL assignment warning at chip_checker.sv(118): truncated value with size 8 to match size of target (4)" {  } { { "chip_checker.sv" "" { Text "D:/Classes/ECE385/chip_checker/chip_checker.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607031645618 "|chip_checker"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 chip_checker.sv(119) " "Verilog HDL assignment warning at chip_checker.sv(119): truncated value with size 8 to match size of target (4)" {  } { { "chip_checker.sv" "" { Text "D:/Classes/ECE385/chip_checker/chip_checker.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607031645618 "|chip_checker"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "chip_checker.sv(135) " "Verilog HDL Case Statement information at chip_checker.sv(135): all case item expressions in this case statement are onehot" {  } { { "chip_checker.sv" "" { Text "D:/Classes/ECE385/chip_checker/chip_checker.sv" 135 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1607031645618 "|chip_checker"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "chip_checker.sv(151) " "Verilog HDL Case Statement information at chip_checker.sv(151): all case item expressions in this case statement are onehot" {  } { { "chip_checker.sv" "" { Text "D:/Classes/ECE385/chip_checker/chip_checker.sv" 151 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1607031645618 "|chip_checker"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "done\[1\] 0 chip_checker.sv(33) " "Net \"done\[1\]\" at chip_checker.sv(33) has no driver or initial value, using a default initial value '0'" {  } { { "chip_checker.sv" "" { Text "D:/Classes/ECE385/chip_checker/chip_checker.sv" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607031645618 "|chip_checker"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Pin13_agg\[5..2\] 0 chip_checker.sv(38) " "Net \"Pin13_agg\[5..2\]\" at chip_checker.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "chip_checker.sv" "" { Text "D:/Classes/ECE385/chip_checker/chip_checker.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607031645619 "|chip_checker"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Pin13_agg\[0\] 0 chip_checker.sv(38) " "Net \"Pin13_agg\[0\]\" at chip_checker.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "chip_checker.sv" "" { Text "D:/Classes/ECE385/chip_checker/chip_checker.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607031645619 "|chip_checker"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Pin12_agg\[5..2\] 0 chip_checker.sv(39) " "Net \"Pin12_agg\[5..2\]\" at chip_checker.sv(39) has no driver or initial value, using a default initial value '0'" {  } { { "chip_checker.sv" "" { Text "D:/Classes/ECE385/chip_checker/chip_checker.sv" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607031645619 "|chip_checker"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Pin12_agg\[0\] 0 chip_checker.sv(39) " "Net \"Pin12_agg\[0\]\" at chip_checker.sv(39) has no driver or initial value, using a default initial value '0'" {  } { { "chip_checker.sv" "" { Text "D:/Classes/ECE385/chip_checker/chip_checker.sv" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607031645619 "|chip_checker"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Pin10_agg\[5..2\] 0 chip_checker.sv(41) " "Net \"Pin10_agg\[5..2\]\" at chip_checker.sv(41) has no driver or initial value, using a default initial value '0'" {  } { { "chip_checker.sv" "" { Text "D:/Classes/ECE385/chip_checker/chip_checker.sv" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607031645619 "|chip_checker"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Pin10_agg\[0\] 0 chip_checker.sv(41) " "Net \"Pin10_agg\[0\]\" at chip_checker.sv(41) has no driver or initial value, using a default initial value '0'" {  } { { "chip_checker.sv" "" { Text "D:/Classes/ECE385/chip_checker/chip_checker.sv" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607031645619 "|chip_checker"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Pin9_agg\[5..2\] 0 chip_checker.sv(42) " "Net \"Pin9_agg\[5..2\]\" at chip_checker.sv(42) has no driver or initial value, using a default initial value '0'" {  } { { "chip_checker.sv" "" { Text "D:/Classes/ECE385/chip_checker/chip_checker.sv" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607031645619 "|chip_checker"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Pin9_agg\[0\] 0 chip_checker.sv(42) " "Net \"Pin9_agg\[0\]\" at chip_checker.sv(42) has no driver or initial value, using a default initial value '0'" {  } { { "chip_checker.sv" "" { Text "D:/Classes/ECE385/chip_checker/chip_checker.sv" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607031645619 "|chip_checker"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Pin5_agg\[5..2\] 0 chip_checker.sv(44) " "Net \"Pin5_agg\[5..2\]\" at chip_checker.sv(44) has no driver or initial value, using a default initial value '0'" {  } { { "chip_checker.sv" "" { Text "D:/Classes/ECE385/chip_checker/chip_checker.sv" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607031645619 "|chip_checker"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Pin5_agg\[0\] 0 chip_checker.sv(44) " "Net \"Pin5_agg\[0\]\" at chip_checker.sv(44) has no driver or initial value, using a default initial value '0'" {  } { { "chip_checker.sv" "" { Text "D:/Classes/ECE385/chip_checker/chip_checker.sv" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607031645619 "|chip_checker"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Pin4_agg\[5..2\] 0 chip_checker.sv(45) " "Net \"Pin4_agg\[5..2\]\" at chip_checker.sv(45) has no driver or initial value, using a default initial value '0'" {  } { { "chip_checker.sv" "" { Text "D:/Classes/ECE385/chip_checker/chip_checker.sv" 45 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607031645619 "|chip_checker"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Pin4_agg\[0\] 0 chip_checker.sv(45) " "Net \"Pin4_agg\[0\]\" at chip_checker.sv(45) has no driver or initial value, using a default initial value '0'" {  } { { "chip_checker.sv" "" { Text "D:/Classes/ECE385/chip_checker/chip_checker.sv" 45 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607031645619 "|chip_checker"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Pin2_agg\[5..2\] 0 chip_checker.sv(47) " "Net \"Pin2_agg\[5..2\]\" at chip_checker.sv(47) has no driver or initial value, using a default initial value '0'" {  } { { "chip_checker.sv" "" { Text "D:/Classes/ECE385/chip_checker/chip_checker.sv" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607031645619 "|chip_checker"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Pin2_agg\[0\] 0 chip_checker.sv(47) " "Net \"Pin2_agg\[0\]\" at chip_checker.sv(47) has no driver or initial value, using a default initial value '0'" {  } { { "chip_checker.sv" "" { Text "D:/Classes/ECE385/chip_checker/chip_checker.sv" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607031645619 "|chip_checker"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Pin1_agg\[5..2\] 0 chip_checker.sv(48) " "Net \"Pin1_agg\[5..2\]\" at chip_checker.sv(48) has no driver or initial value, using a default initial value '0'" {  } { { "chip_checker.sv" "" { Text "D:/Classes/ECE385/chip_checker/chip_checker.sv" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607031645619 "|chip_checker"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Pin1_agg\[0\] 0 chip_checker.sv(48) " "Net \"Pin1_agg\[0\]\" at chip_checker.sv(48) has no driver or initial value, using a default initial value '0'" {  } { { "chip_checker.sv" "" { Text "D:/Classes/ECE385/chip_checker/chip_checker.sv" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607031645619 "|chip_checker"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RSLT_1 0 chip_checker.sv(22) " "Net \"RSLT_1\" at chip_checker.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "chip_checker.sv" "" { Text "D:/Classes/ECE385/chip_checker/chip_checker.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607031645619 "|chip_checker"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:AHex0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:AHex0\"" {  } { { "chip_checker.sv" "AHex0" { Text "D:/Classes/ECE385/chip_checker/chip_checker.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607031645620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chip_checker_state chip_checker_state:chip_checker_state0 " "Elaborating entity \"chip_checker_state\" for hierarchy \"chip_checker_state:chip_checker_state0\"" {  } { { "chip_checker.sv" "chip_checker_state0" { Text "D:/Classes/ECE385/chip_checker/chip_checker.sv" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607031645623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chip_7402 chip_7402:chip_7402_0 " "Elaborating entity \"chip_7402\" for hierarchy \"chip_7402:chip_7402_0\"" {  } { { "chip_checker.sv" "chip_7402_0" { Text "D:/Classes/ECE385/chip_checker/chip_checker.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607031645624 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pin12 chip_7402.sv(50) " "Inferred latch for \"Pin12\" at chip_7402.sv(50)" {  } { { "chip_7402.sv" "" { Text "D:/Classes/ECE385/chip_checker/chip_7402.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607031645626 "|chip_checker|chip_7402:chip_7402_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pin11 chip_7402.sv(50) " "Inferred latch for \"Pin11\" at chip_7402.sv(50)" {  } { { "chip_7402.sv" "" { Text "D:/Classes/ECE385/chip_checker/chip_7402.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607031645626 "|chip_checker|chip_7402:chip_7402_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pin9 chip_7402.sv(50) " "Inferred latch for \"Pin9\" at chip_7402.sv(50)" {  } { { "chip_7402.sv" "" { Text "D:/Classes/ECE385/chip_checker/chip_7402.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607031645626 "|chip_checker|chip_7402:chip_7402_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pin8 chip_7402.sv(50) " "Inferred latch for \"Pin8\" at chip_7402.sv(50)" {  } { { "chip_7402.sv" "" { Text "D:/Classes/ECE385/chip_checker/chip_7402.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607031645627 "|chip_checker|chip_7402:chip_7402_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pin6 chip_7402.sv(50) " "Inferred latch for \"Pin6\" at chip_7402.sv(50)" {  } { { "chip_7402.sv" "" { Text "D:/Classes/ECE385/chip_checker/chip_7402.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607031645627 "|chip_checker|chip_7402:chip_7402_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pin5 chip_7402.sv(50) " "Inferred latch for \"Pin5\" at chip_7402.sv(50)" {  } { { "chip_7402.sv" "" { Text "D:/Classes/ECE385/chip_checker/chip_7402.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607031645627 "|chip_checker|chip_7402:chip_7402_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pin3 chip_7402.sv(50) " "Inferred latch for \"Pin3\" at chip_7402.sv(50)" {  } { { "chip_7402.sv" "" { Text "D:/Classes/ECE385/chip_checker/chip_7402.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607031645627 "|chip_checker|chip_7402:chip_7402_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pin2 chip_7402.sv(50) " "Inferred latch for \"Pin2\" at chip_7402.sv(50)" {  } { { "chip_7402.sv" "" { Text "D:/Classes/ECE385/chip_checker/chip_7402.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607031645627 "|chip_checker|chip_7402:chip_7402_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputs\[0\] chip_7402.sv(50) " "Inferred latch for \"inputs\[0\]\" at chip_7402.sv(50)" {  } { { "chip_7402.sv" "" { Text "D:/Classes/ECE385/chip_checker/chip_7402.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607031645627 "|chip_checker|chip_7402:chip_7402_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputs\[1\] chip_7402.sv(50) " "Inferred latch for \"inputs\[1\]\" at chip_7402.sv(50)" {  } { { "chip_7402.sv" "" { Text "D:/Classes/ECE385/chip_checker/chip_7402.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607031645627 "|chip_checker|chip_7402:chip_7402_0"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "inputs\[1\] chip_7402.sv(31) " "Can't resolve multiple constant drivers for net \"inputs\[1\]\" at chip_7402.sv(31)" {  } { { "chip_7402.sv" "" { Text "D:/Classes/ECE385/chip_checker/chip_7402.sv" 31 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607031645655 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "chip_7402.sv(50) " "Constant driver at chip_7402.sv(50)" {  } { { "chip_7402.sv" "" { Text "D:/Classes/ECE385/chip_checker/chip_7402.sv" 50 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607031645655 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "inputs\[0\] chip_7402.sv(31) " "Can't resolve multiple constant drivers for net \"inputs\[0\]\" at chip_7402.sv(31)" {  } { { "chip_7402.sv" "" { Text "D:/Classes/ECE385/chip_checker/chip_7402.sv" 31 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607031645655 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "chip_7402:chip_7402_0 " "Can't elaborate user hierarchy \"chip_7402:chip_7402_0\"" {  } { { "chip_checker.sv" "chip_7402_0" { Text "D:/Classes/ECE385/chip_checker/chip_checker.sv" 170 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607031645655 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Classes/ECE385/chip_checker/output_files/chip_checker.map.smsg " "Generated suppressed messages file D:/Classes/ECE385/chip_checker/output_files/chip_checker.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607031645673 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 28 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607031645708 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 03 15:40:45 2020 " "Processing ended: Thu Dec 03 15:40:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607031645708 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607031645708 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607031645708 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607031645708 ""}
