#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May  2 22:24:54 2022
# Process ID: 5476
# Current directory: C:/Users/Vlad/Desktop/Full_counter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25320 C:\Users\Vlad\Desktop\Full_counter\Full_counter.xpr
# Log file: C:/Users/Vlad/Desktop/Full_counter/vivado.log
# Journal file: C:/Users/Vlad/Desktop/Full_counter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Vlad/Desktop/Full_counter/Full_counter.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Vlad/Desktop/Full_counter/Full_counter.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 1016.434 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: TOP
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1386.562 ; gain = 236.066
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/TOP.v:23]
	Parameter n bound to: 4 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/TOP.v:39]
INFO: [Synth 8-6157] synthesizing module 'INC_n' [C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/INC_n.v:23]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'INC_n' (1#1) [C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/INC_n.v:23]
ERROR: [Synth 8-448] named port connection 'up' does not exist for instance 'INC' of module 'INC_n' [C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/TOP.v:42]
INFO: [Synth 8-6157] synthesizing module 'D_FF_reset' [C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/D_FF_reset.v:23]
	Parameter n bound to: 4 - type: integer 
ERROR: [Synth 8-6156] failed synthesizing module 'D_FF_reset' [C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/D_FF_reset.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'TOP' [C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/TOP.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1439.148 ; gain = 288.652
---------------------------------------------------------------------------------
RTL Elaboration failed
5 Infos, 1 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: TOP
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1439.148 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/TOP.v:23]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'INC_n' [C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/INC_n.v:23]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'INC_n' (1#1) [C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/INC_n.v:23]
INFO: [Synth 8-6157] synthesizing module 'D_FF_reset' [C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/D_FF_reset.v:23]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_FF_reset' (2#1) [C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/D_FF_reset.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (3#1) [C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/TOP.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1449.789 ; gain = 10.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1449.789 ; gain = 10.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1449.789 ; gain = 10.641
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1449.789 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1514.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1609.371 ; gain = 170.223
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1609.371 ; gain = 170.223
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1672.449 ; gain = 38.164
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/TOP.v:23]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'INC_n' [C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/INC_n.v:23]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'INC_n' (1#1) [C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/INC_n.v:23]
WARNING: [Synth 8-7071] port 'count' of module 'INC_n' is unconnected for instance 'INC' [C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/TOP.v:38]
WARNING: [Synth 8-7023] instance 'INC' of module 'INC_n' has 4 connections declared, but only 3 given [C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/TOP.v:38]
INFO: [Synth 8-6157] synthesizing module 'D_FF_reset' [C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/D_FF_reset.v:23]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_FF_reset' (2#1) [C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/D_FF_reset.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (3#1) [C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/TOP.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1709.168 ; gain = 74.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1732.996 ; gain = 98.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1732.996 ; gain = 98.711
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1736.777 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1736.777 ; gain = 102.492
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: TOP
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1747.402 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/TOP.v:23]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'INC_n' [C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/INC_n.v:23]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'INC_n' (1#1) [C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/INC_n.v:23]
INFO: [Synth 8-6157] synthesizing module 'D_FF_reset' [C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/D_FF_reset.v:23]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_FF_reset' (2#1) [C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/D_FF_reset.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (3#1) [C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/TOP.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1747.402 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1747.402 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1747.402 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1747.402 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1747.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1747.402 ; gain = 0.000
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1747.402 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vlad/Desktop/Full_counter/Full_counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vlad/Desktop/Full_counter/Full_counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/D_FF_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FF_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/INC_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INC_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sim_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vlad/Desktop/Full_counter/Full_counter.sim/sim_1/behav/xsim'
"xelab -wto ba22106227d24b2db111cc21db134c31 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ba22106227d24b2db111cc21db134c31 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'count' [C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sim_1/new/TB.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.INC_n
Compiling module xil_defaultlib.D_FF_reset
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/Vlad/Desktop/Full_counter/Full_counter.sim/sim_1/behav/xsim/xsim.dir/TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Vlad/Desktop/Full_counter/Full_counter.sim/sim_1/behav/xsim/xsim.dir/TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon May  2 23:36:14 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon May  2 23:36:14 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1747.402 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Vlad/Desktop/Full_counter/Full_counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_behav -key {Behavioral:sim_1:Functional:TB} -tclbatch {TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 300 ns : File "C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sim_1/new/TB.v" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1761.520 ; gain = 14.117
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1776.188 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vlad/Desktop/Full_counter/Full_counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vlad/Desktop/Full_counter/Full_counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/D_FF_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FF_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/INC_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INC_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sim_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vlad/Desktop/Full_counter/Full_counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vlad/Desktop/Full_counter/Full_counter.sim/sim_1/behav/xsim'
"xelab -wto ba22106227d24b2db111cc21db134c31 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ba22106227d24b2db111cc21db134c31 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'count' [C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sim_1/new/TB.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.INC_n
Compiling module xil_defaultlib.D_FF_reset
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$stop called at time : 300 ns : File "C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sim_1/new/TB.v" Line 94
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1776.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vlad/Desktop/Full_counter/Full_counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vlad/Desktop/Full_counter/Full_counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/D_FF_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FF_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/INC_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INC_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sim_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vlad/Desktop/Full_counter/Full_counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vlad/Desktop/Full_counter/Full_counter.sim/sim_1/behav/xsim'
"xelab -wto ba22106227d24b2db111cc21db134c31 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ba22106227d24b2db111cc21db134c31 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'count' [C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sim_1/new/TB.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.INC_n
Compiling module xil_defaultlib.D_FF_reset
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$stop called at time : 300 ns : File "C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sim_1/new/TB.v" Line 94
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1836.336 ; gain = 1.309
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2170.707 ; gain = 6.875
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/TOP.v:23]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'INC_n' [C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/INC_n.v:23]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'INC_n' (1#1) [C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/INC_n.v:23]
INFO: [Synth 8-6157] synthesizing module 'D_FF_reset' [C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/D_FF_reset.v:23]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_FF_reset' (2#1) [C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/D_FF_reset.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (3#1) [C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/TOP.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2191.305 ; gain = 27.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2215.199 ; gain = 51.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2215.199 ; gain = 51.367
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2229.605 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2229.605 ; gain = 65.773
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2229.605 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/TOP.v:23]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'INC_n' [C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/INC_n.v:23]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'INC_n' (1#1) [C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/INC_n.v:23]
INFO: [Synth 8-6157] synthesizing module 'D_FF_reset' [C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/D_FF_reset.v:23]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_FF_reset' (2#1) [C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/D_FF_reset.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (3#1) [C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/TOP.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2229.605 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2229.605 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2229.605 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2229.605 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2229.605 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vlad/Desktop/Full_counter/Full_counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vlad/Desktop/Full_counter/Full_counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/D_FF_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FF_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/INC_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INC_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sim_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vlad/Desktop/Full_counter/Full_counter.sim/sim_1/behav/xsim'
"xelab -wto ba22106227d24b2db111cc21db134c31 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ba22106227d24b2db111cc21db134c31 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'count' [C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sim_1/new/TB.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.INC_n
Compiling module xil_defaultlib.D_FF_reset
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Vlad/Desktop/Full_counter/Full_counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_behav -key {Behavioral:sim_1:Functional:TB} -tclbatch {TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 300 ns : File "C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sim_1/new/TB.v" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2229.605 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vlad/Desktop/Full_counter/Full_counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vlad/Desktop/Full_counter/Full_counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/D_FF_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FF_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/INC_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INC_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sim_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vlad/Desktop/Full_counter/Full_counter.sim/sim_1/behav/xsim'
"xelab -wto ba22106227d24b2db111cc21db134c31 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ba22106227d24b2db111cc21db134c31 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.INC_n
Compiling module xil_defaultlib.D_FF_reset
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Vlad/Desktop/Full_counter/Full_counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_behav -key {Behavioral:sim_1:Functional:TB} -tclbatch {TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 300 ns : File "C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sim_1/new/TB.v" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2229.605 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Vlad/Desktop/Full_counter/Full_counter.runs/synth_1

launch_runs synth_1 -jobs 4
[Mon May  2 23:46:23 2022] Launched synth_1...
Run output will be captured here: C:/Users/Vlad/Desktop/Full_counter/Full_counter.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon May  2 23:46:54 2022] Launched impl_1...
Run output will be captured here: C:/Users/Vlad/Desktop/Full_counter/Full_counter.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2229.605 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 2229.605 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.176 . Memory (MB): peak = 2229.605 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2308.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2364.652 ; gain = 135.047
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vlad/Desktop/Full_counter/Full_counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vlad/Desktop/Full_counter/Full_counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vlad/Desktop/Full_counter/Full_counter.sim/sim_1/behav/xsim'
"xelab -wto ba22106227d24b2db111cc21db134c31 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ba22106227d24b2db111cc21db134c31 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Vlad/Desktop/Full_counter/Full_counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_behav -key {Behavioral:sim_1:Functional:TB} -tclbatch {TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 300 ns : File "C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sim_1/new/TB.v" Line 94
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2809.977 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3766.910 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3766.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vlad/Desktop/Full_counter/Full_counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vlad/Desktop/Full_counter/Full_counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/D_FF_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FF_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/INC_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INC_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sim_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vlad/Desktop/Full_counter/Full_counter.sim/sim_1/behav/xsim'
"xelab -wto ba22106227d24b2db111cc21db134c31 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ba22106227d24b2db111cc21db134c31 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.INC_n
Compiling module xil_defaultlib.D_FF_reset
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Vlad/Desktop/Full_counter/Full_counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_behav -key {Behavioral:sim_1:Functional:TB} -tclbatch {TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 300 ns : File "C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sim_1/new/TB.v" Line 82
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3766.910 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
close_design
close_design
close_project
open_project C:/Users/Vlad/Desktop/Full_counter/Full_counter.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Vlad/Desktop/Full_counter/Full_counter.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vlad/Desktop/Full_counter/Full_counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vlad/Desktop/Full_counter/Full_counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/D_FF_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FF_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/INC_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INC_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sim_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vlad/Desktop/Full_counter/Full_counter.sim/sim_1/behav/xsim'
"xelab -wto ba22106227d24b2db111cc21db134c31 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ba22106227d24b2db111cc21db134c31 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.INC_n
Compiling module xil_defaultlib.D_FF_reset
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Vlad/Desktop/Full_counter/Full_counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_behav -key {Behavioral:sim_1:Functional:TB} -tclbatch {TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 300 ns : File "C:/Users/Vlad/Desktop/Full_counter/Full_counter.srcs/sim_1/new/TB.v" Line 82
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3766.910 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue May  3 00:34:04 2022...
