<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: NVIC Registers</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__nvic__registers.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">NVIC Registers<div class="ingroups"><a class="el" href="group__CM3__defines.html">CM3 Defines</a> &raquo; <a class="el" href="group__CM3__nvic__defines.html">Cortex-M NVIC Defines</a></div></div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for NVIC Registers:</div>
<div class="dyncontent">
<div class="center"><img src="group__nvic__registers.png" border="0" usemap="#agroup____nvic____registers" alt=""/></div>
<map name="agroup____nvic____registers" id="agroup____nvic____registers">
<area shape="rect" href="group__CM3__nvic__defines.html" title="libopencm3 Cortex Nested Vectored Interrupt Controller" alt="" coords="5,5,176,31"/>
<area shape="rect" title=" " alt="" coords="224,5,343,31"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga56d60698b9aa6c8bc051d3c81e1a1ee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nvic__registers.html#ga56d60698b9aa6c8bc051d3c81e1a1ee3">NVIC_ISER</a>(iser_id)</td></tr>
<tr class="memdesc:ga56d60698b9aa6c8bc051d3c81e1a1ee3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISER: Interrupt Set Enable Registers.  <a href="group__nvic__registers.html#ga56d60698b9aa6c8bc051d3c81e1a1ee3">More...</a><br /></td></tr>
<tr class="separator:ga56d60698b9aa6c8bc051d3c81e1a1ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fa79c5ca67b7a9037cf9ddc28e43c00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nvic__registers.html#ga3fa79c5ca67b7a9037cf9ddc28e43c00">NVIC_ICER</a>(icer_id)</td></tr>
<tr class="memdesc:ga3fa79c5ca67b7a9037cf9ddc28e43c00"><td class="mdescLeft">&#160;</td><td class="mdescRight">ICER: Interrupt Clear Enable Registers.  <a href="group__nvic__registers.html#ga3fa79c5ca67b7a9037cf9ddc28e43c00">More...</a><br /></td></tr>
<tr class="separator:ga3fa79c5ca67b7a9037cf9ddc28e43c00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6be3b05499bafab037e23f25d63d621c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nvic__registers.html#ga6be3b05499bafab037e23f25d63d621c">NVIC_ISPR</a>(ispr_id)</td></tr>
<tr class="memdesc:ga6be3b05499bafab037e23f25d63d621c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISPR: Interrupt Set Pending Registers.  <a href="group__nvic__registers.html#ga6be3b05499bafab037e23f25d63d621c">More...</a><br /></td></tr>
<tr class="separator:ga6be3b05499bafab037e23f25d63d621c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbdb5811b29c0b99ebd769b35fc6b77d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nvic__registers.html#gabbdb5811b29c0b99ebd769b35fc6b77d">NVIC_ICPR</a>(icpr_id)</td></tr>
<tr class="memdesc:gabbdb5811b29c0b99ebd769b35fc6b77d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ICPR: Interrupt Clear Pending Registers.  <a href="group__nvic__registers.html#gabbdb5811b29c0b99ebd769b35fc6b77d">More...</a><br /></td></tr>
<tr class="separator:gabbdb5811b29c0b99ebd769b35fc6b77d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf27ae37bd9f107e4773bae6d3405931"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nvic__registers.html#gaaf27ae37bd9f107e4773bae6d3405931">NVIC_IABR</a>(iabr_id)</td></tr>
<tr class="memdesc:gaaf27ae37bd9f107e4773bae6d3405931"><td class="mdescLeft">&#160;</td><td class="mdescRight">IABR: Interrupt Active Bit Register.  <a href="group__nvic__registers.html#gaaf27ae37bd9f107e4773bae6d3405931">More...</a><br /></td></tr>
<tr class="separator:gaaf27ae37bd9f107e4773bae6d3405931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac70cd532c336bcab3735403a1e0a8c48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nvic__registers.html#gac70cd532c336bcab3735403a1e0a8c48">NVIC_IPR</a>(ipr_id)</td></tr>
<tr class="memdesc:gac70cd532c336bcab3735403a1e0a8c48"><td class="mdescLeft">&#160;</td><td class="mdescRight">IPR: Interrupt Priority Registers.  <a href="group__nvic__registers.html#gac70cd532c336bcab3735403a1e0a8c48">More...</a><br /></td></tr>
<tr class="separator:gac70cd532c336bcab3735403a1e0a8c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa80bc30d455351b9231f252632d481b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nvic__registers.html#gaaa80bc30d455351b9231f252632d481b">NVIC_STIR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#af4236b76f3fff159a3a6aa114c42f5c1">STIR_BASE</a>)</td></tr>
<tr class="memdesc:gaaa80bc30d455351b9231f252632d481b"><td class="mdescLeft">&#160;</td><td class="mdescRight">STIR: Software Trigger Interrupt Register.  <a href="group__nvic__registers.html#gaaa80bc30d455351b9231f252632d481b">More...</a><br /></td></tr>
<tr class="separator:gaaa80bc30d455351b9231f252632d481b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gaaf27ae37bd9f107e4773bae6d3405931" name="gaaf27ae37bd9f107e4773bae6d3405931"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf27ae37bd9f107e4773bae6d3405931">&#9670;&nbsp;</a></span>NVIC_IABR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IABR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">iabr_id</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                                <a class="code hl_define" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="code hl_define" href="cm3_2memorymap_8h.html#aa0288691785a5f868238e0468b39523d">NVIC_BASE</a> + 0x200 + \</div>
<div class="line">                                                ((iabr_id) * 4))</div>
<div class="ttc" id="acm3_2memorymap_8h_html_aa0288691785a5f868238e0468b39523d"><div class="ttname"><a href="cm3_2memorymap_8h.html#aa0288691785a5f868238e0468b39523d">NVIC_BASE</a></div><div class="ttdeci">#define NVIC_BASE</div><div class="ttdef"><b>Definition:</b> <a href="cm3_2memorymap_8h_source.html#l00063">cm3/memorymap.h:63</a></div></div>
<div class="ttc" id="acommon_8h_html_aa424823d5a675828feee4e8be0a64a65"><div class="ttname"><a href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a></div><div class="ttdeci">#define MMIO32(addr)</div><div class="ttdef"><b>Definition:</b> <a href="common_8h_source.html#l00069">common.h:69</a></div></div>
</div><!-- fragment -->
<p>IABR: Interrupt Active Bit Register. </p>
<dl class="section note"><dt>Note</dt><dd>8 32bit Registers </dd></dl>

<p class="definition">Definition at line <a class="el" href="cm3_2nvic_8h_source.html#l00087">87</a> of file <a class="el" href="cm3_2nvic_8h_source.html">cm3/nvic.h</a>.</p>

</div>
</div>
<a id="ga3fa79c5ca67b7a9037cf9ddc28e43c00" name="ga3fa79c5ca67b7a9037cf9ddc28e43c00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fa79c5ca67b7a9037cf9ddc28e43c00">&#9670;&nbsp;</a></span>NVIC_ICER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">icer_id</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                                <a class="code hl_define" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="code hl_define" href="cm3_2memorymap_8h.html#aa0288691785a5f868238e0468b39523d">NVIC_BASE</a> + 0x80 + \</div>
<div class="line">                                                ((icer_id) * 4))</div>
</div><!-- fragment -->
<p>ICER: Interrupt Clear Enable Registers. </p>
<dl class="section note"><dt>Note</dt><dd>8 32bit Registers </dd>
<dd>
Single register on CM0 </dd></dl>

<p class="definition">Definition at line <a class="el" href="cm3_2nvic_8h_source.html#l00060">60</a> of file <a class="el" href="cm3_2nvic_8h_source.html">cm3/nvic.h</a>.</p>

</div>
</div>
<a id="gabbdb5811b29c0b99ebd769b35fc6b77d" name="gabbdb5811b29c0b99ebd769b35fc6b77d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbdb5811b29c0b99ebd769b35fc6b77d">&#9670;&nbsp;</a></span>NVIC_ICPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">icpr_id</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                                <a class="code hl_define" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="code hl_define" href="cm3_2memorymap_8h.html#aa0288691785a5f868238e0468b39523d">NVIC_BASE</a> + 0x180 + \</div>
<div class="line">                                                ((icpr_id) * 4))</div>
</div><!-- fragment -->
<p>ICPR: Interrupt Clear Pending Registers. </p>
<dl class="section note"><dt>Note</dt><dd>8 32bit Registers </dd>
<dd>
Single register on CM0 </dd></dl>

<p class="definition">Definition at line <a class="el" href="cm3_2nvic_8h_source.html#l00078">78</a> of file <a class="el" href="cm3_2nvic_8h_source.html">cm3/nvic.h</a>.</p>

</div>
</div>
<a id="gac70cd532c336bcab3735403a1e0a8c48" name="gac70cd532c336bcab3735403a1e0a8c48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac70cd532c336bcab3735403a1e0a8c48">&#9670;&nbsp;</a></span>NVIC_IPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IPR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ipr_id</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                                <a class="code hl_define" href="common_8h.html#a90fa73df23b66cce82b8633dd05e2b02">MMIO8</a>(<a class="code hl_define" href="cm3_2memorymap_8h.html#aa0288691785a5f868238e0468b39523d">NVIC_BASE</a> + 0x300 + \</div>
<div class="line">                                                (ipr_id))</div>
<div class="ttc" id="acommon_8h_html_a90fa73df23b66cce82b8633dd05e2b02"><div class="ttname"><a href="common_8h.html#a90fa73df23b66cce82b8633dd05e2b02">MMIO8</a></div><div class="ttdeci">#define MMIO8(addr)</div><div class="ttdef"><b>Definition:</b> <a href="common_8h_source.html#l00067">common.h:67</a></div></div>
</div><!-- fragment -->
<p>IPR: Interrupt Priority Registers. </p>
<dl class="section note"><dt>Note</dt><dd>240 8bit Registers </dd>
<dd>
32 8bit Registers on CM0, requires word access </dd></dl>

<p class="definition">Definition at line <a class="el" href="cm3_2nvic_8h_source.html#l00101">101</a> of file <a class="el" href="cm3_2nvic_8h_source.html">cm3/nvic.h</a>.</p>

</div>
</div>
<a id="ga56d60698b9aa6c8bc051d3c81e1a1ee3" name="ga56d60698b9aa6c8bc051d3c81e1a1ee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56d60698b9aa6c8bc051d3c81e1a1ee3">&#9670;&nbsp;</a></span>NVIC_ISER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">iser_id</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                                <a class="code hl_define" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="code hl_define" href="cm3_2memorymap_8h.html#aa0288691785a5f868238e0468b39523d">NVIC_BASE</a> + 0x00 + \</div>
<div class="line">                                                ((iser_id) * 4))</div>
</div><!-- fragment -->
<p>ISER: Interrupt Set Enable Registers. </p>
<dl class="section note"><dt>Note</dt><dd>8 32bit Registers </dd>
<dd>
Single register on CM0 </dd></dl>

<p class="definition">Definition at line <a class="el" href="cm3_2nvic_8h_source.html#l00051">51</a> of file <a class="el" href="cm3_2nvic_8h_source.html">cm3/nvic.h</a>.</p>

</div>
</div>
<a id="ga6be3b05499bafab037e23f25d63d621c" name="ga6be3b05499bafab037e23f25d63d621c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6be3b05499bafab037e23f25d63d621c">&#9670;&nbsp;</a></span>NVIC_ISPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ispr_id</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                                <a class="code hl_define" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="code hl_define" href="cm3_2memorymap_8h.html#aa0288691785a5f868238e0468b39523d">NVIC_BASE</a> + 0x100 + \</div>
<div class="line">                                                ((ispr_id) * 4))</div>
</div><!-- fragment -->
<p>ISPR: Interrupt Set Pending Registers. </p>
<dl class="section note"><dt>Note</dt><dd>8 32bit Registers </dd>
<dd>
Single register on CM0 </dd></dl>

<p class="definition">Definition at line <a class="el" href="cm3_2nvic_8h_source.html#l00069">69</a> of file <a class="el" href="cm3_2nvic_8h_source.html">cm3/nvic.h</a>.</p>

</div>
</div>
<a id="gaaa80bc30d455351b9231f252632d481b" name="gaaa80bc30d455351b9231f252632d481b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa80bc30d455351b9231f252632d481b">&#9670;&nbsp;</a></span>NVIC_STIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_STIR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#af4236b76f3fff159a3a6aa114c42f5c1">STIR_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>STIR: Software Trigger Interrupt Register. </p>

<p class="definition">Definition at line <a class="el" href="cm3_2nvic_8h_source.html#l00107">107</a> of file <a class="el" href="cm3_2nvic_8h_source.html">cm3/nvic.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 7 2023 16:11:56 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
