<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/INFO/testbench_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="testbench" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="3" />
   <wvobject fp_name="/testbench/stb" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">stb</obj_property>
      <obj_property name="ObjectShortName">stb</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dio" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">dio</obj_property>
      <obj_property name="ObjectShortName">dio</obj_property>
   </wvobject>
</wave_config>
