# End time: 22:52:33 on Feb 22,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vsim -modelsimini C:/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/modelsim/modelsim.ini -wlf C:/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/test_output/tb_lib.dual_edge_detector_tb.d308aa0979c8d27d8d0942db939ac9e7d15baa134/modelsim/vsim.wlf -quiet -t ps -onfinish stop tb_lib.dual_edge_detector_tb(arch) -L vunit_lib -L design_lib -L tb_lib -g/dual_edge_detector_tb/runner_cfg="active python runner : true,enabled_test_cases : detect_edge,output path : C::/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/test_output/tb_lib.dual_edge_detector_tb.d308aa0979c8d27d8d0942db939ac9e7d15baa134/,tb path : C::/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/tests/,use_color : true" 
# Start time: 22:52:33 on Feb 22,2023
# ** Warning: Design size of 23587 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
#             [22;96;49m0 ps[0m - [1;37;49mdefault[0m              -    [1;37;49mINFO[0m - Starting first test for dual edge detector - detecting edge
# ** Note: The value of length is 7
#    Time: 50 ns  Iteration: 0  Instance: /dual_edge_detector_tb
# ** Note: The value of indeks is 0
#    Time: 50 ns  Iteration: 0  Instance: /dual_edge_detector_tb
#         [22;96;49m53000 ps[0m - [1;37;49mdefault[0m              -    [1;37;49mINFO[0m - Starting first test for dual edge detector - detecting edge
# Break in Subprogram stop at C:/Users/AMG_Computers/AppData/Local/Programs/Python/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at C:/Users/AMG_Computers/AppData/Local/Programs/Python/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
