DEFINE
state_2 := m_vsa16a.vsa16a_State[2:2];
state_1_0 := m_vsa16a.vsa16a_State[1:0];

PSLSPEC
always (state_2 = 0d1_0 | state_1_0 = 0d2_0);
