
---------- Begin Simulation Statistics ----------
final_tick                               12396167646500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 888925                       # Simulator instruction rate (inst/s)
host_mem_usage                                 667360                       # Number of bytes of host memory used
host_op_rate                                  1028870                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7714.54                       # Real time elapsed on the host
host_tick_rate                             1606857909                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  6857649627                       # Number of instructions simulated
sim_ops                                    7937256542                       # Number of ops (including micro ops) simulated
sim_seconds                                 12.396168                       # Number of seconds simulated
sim_ticks                                12396167646500                       # Number of ticks simulated
system.cpu.Branches                         135357625                       # Number of branches fetched
system.cpu.committedInsts                  6857649627                       # Number of instructions committed
system.cpu.committedOps                    7937256542                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                      24792335293                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               24792335292.997997                       # Number of busy cycles
system.cpu.num_cc_register_reads           1213188148                       # number of times the CC registers were read
system.cpu.num_cc_register_writes          4168395232                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts    135079508                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                   5132                       # Number of float alu accesses
system.cpu.num_fp_insts                          5132                       # number of float instructions
system.cpu.num_fp_register_reads                 7051                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3575                       # number of times the floating registers were written
system.cpu.num_func_calls                        7702                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002001                       # Number of idle cycles
system.cpu.num_int_alu_accesses            7937248409                       # Number of integer alu accesses
system.cpu.num_int_insts                   7937248409                       # number of integer instructions
system.cpu.num_int_register_reads         18427002364                       # number of times the integer registers were read
system.cpu.num_int_register_writes         7666040949                       # number of times the integer registers were written
system.cpu.num_load_insts                  2958136087                       # Number of load instructions
system.cpu.num_mem_refs                    3228205846                       # number of memory refs
system.cpu.num_store_insts                  270069759                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                  6414      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                4574823258     57.64%     57.64% # Class of executed instruction
system.cpu.op_class::IntMult                134217745      1.69%     59.33% # Class of executed instruction
system.cpu.op_class::IntDiv                      1272      0.00%     59.33% # Class of executed instruction
system.cpu.op_class::FloatAdd                     353      0.00%     59.33% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.33% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     59.33% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.33% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     59.33% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.33% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     59.33% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.33% # Class of executed instruction
system.cpu.op_class::SimdAdd                      310      0.00%     59.33% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.33% # Class of executed instruction
system.cpu.op_class::SimdAlu                      637      0.00%     59.33% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     59.33% # Class of executed instruction
system.cpu.op_class::SimdCvt                      688      0.00%     59.33% # Class of executed instruction
system.cpu.op_class::SimdMisc                     798      0.00%     59.33% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.33% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.33% # Class of executed instruction
system.cpu.op_class::SimdShift                     70      0.00%     59.33% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.33% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     59.33% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.33% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.33% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.33% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.33% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.33% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.33% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.33% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.33% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.33% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.33% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     59.33% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     59.33% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     59.33% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     59.33% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     59.33% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     59.33% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     59.33% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     59.33% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     59.33% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     59.33% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     59.33% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     59.33% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     59.33% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     59.33% # Class of executed instruction
system.cpu.op_class::MemRead               2958135271     37.27%     96.60% # Class of executed instruction
system.cpu.op_class::MemWrite               270068614      3.40%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 816      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1145      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 7937257429                       # Class of executed instruction
system.cpu.workload.numSyscalls                    57                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       729730                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1476756                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      8703598                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       127616                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     17412203                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         127616                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data   3219497328                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       3219497328                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data   3219497328                       # number of overall hits
system.cpu.dcache.overall_hits::total      3219497328                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      8707691                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8707691                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      8707691                       # number of overall misses
system.cpu.dcache.overall_misses::total       8707691                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 166581396000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 166581396000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 166581396000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 166581396000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data   3228205019                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   3228205019                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data   3228205019                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   3228205019                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002697                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002697                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002697                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002697                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 19130.375205                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19130.375205                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 19130.375205                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19130.375205                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       547840                       # number of writebacks
system.cpu.dcache.writebacks::total            547840                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data      8707691                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8707691                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      8707691                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8707691                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 157873705000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 157873705000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 157873705000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 157873705000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002697                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002697                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002697                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002697                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 18130.375205                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18130.375205                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 18130.375205                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18130.375205                       # average overall mshr miss latency
system.cpu.dcache.replacements                8703595                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data   2949480142                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      2949480142                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      8655907                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8655907                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 162525294000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 162525294000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data   2958136049                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   2958136049                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002926                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002926                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 18776.229227                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18776.229227                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      8655907                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      8655907                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 153869387000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 153869387000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002926                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002926                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17776.229227                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17776.229227                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    270017186                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      270017186                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        51784                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        51784                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4056102000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4056102000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    270068970                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    270068970                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000192                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000192                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78327.321180                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78327.321180                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        51784                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        51784                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4004318000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4004318000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000192                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000192                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77327.321180                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77327.321180                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 12396167646500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4095.760177                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          3228205019                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8707691                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            370.730314                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4095.760177                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999941                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999941                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          624                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         3319                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        6465117729                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       6465117729                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 12396167646500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                  2958136090                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                   270069759                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        392302                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          2361                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 12396167646500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 12396167646500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 12396167646500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   9010017597                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       9010017597                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   9010017597                       # number of overall hits
system.cpu.icache.overall_hits::total      9010017597                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          914                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            914                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          914                       # number of overall misses
system.cpu.icache.overall_misses::total           914                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     71328500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     71328500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     71328500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     71328500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   9010018511                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   9010018511                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   9010018511                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   9010018511                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78039.934354                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78039.934354                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78039.934354                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78039.934354                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.icache.writebacks::total                 3                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          914                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          914                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          914                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          914                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     70414500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70414500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     70414500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70414500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77039.934354                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77039.934354                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77039.934354                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77039.934354                       # average overall mshr miss latency
system.cpu.icache.replacements                      3                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   9010017597                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      9010017597                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          914                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           914                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     71328500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     71328500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   9010018511                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   9010018511                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78039.934354                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78039.934354                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          914                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          914                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     70414500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70414500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77039.934354                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77039.934354                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 12396167646500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           854.983558                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          9010018511                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               914                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          9857788.305252                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   854.983558                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.208736                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.208736                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          911                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          855                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.222412                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       18020037936                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      18020037936                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 12396167646500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  9010018539                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           131                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 12396167646500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 12396167646500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 12396167646500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 12396167646500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.data              7961579                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7961579                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.data             7961579                       # number of overall hits
system.l2.overall_hits::total                 7961579                       # number of overall hits
system.l2.demand_misses::.cpu.inst                914                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             746112                       # number of demand (read+write) misses
system.l2.demand_misses::total                 747026                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               914                       # number of overall misses
system.l2.overall_misses::.cpu.data            746112                       # number of overall misses
system.l2.overall_misses::total                747026                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     69043500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  61213993000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      61283036500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     69043500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  61213993000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     61283036500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              914                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          8707691                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8708605                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             914                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         8707691                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8708605                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.085684                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.085780                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.085684                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.085780                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75539.934354                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82043.973291                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82036.015480                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75539.934354                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82043.973291                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82036.015480                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               67919                       # number of writebacks
system.l2.writebacks::total                     67919                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           914                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        746112                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            747026                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          914                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       746112                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           747026                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     59903500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  53752873000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  53812776500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     59903500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  53752873000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  53812776500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.085684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.085780                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.085684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.085780                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65539.934354                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72043.973291                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72036.015480                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65539.934354                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72043.973291                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72036.015480                       # average overall mshr miss latency
system.l2.replacements                         776208                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       547840                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           547840                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       547840                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       547840                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            3                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                3                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            3                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            3                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        81138                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         81138                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               459                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   459                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           51325                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               51325                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3921822500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3921822500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         51784                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             51784                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.991136                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.991136                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76411.544082                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76411.544082                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        51325                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          51325                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3408572500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3408572500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.991136                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.991136                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66411.544082                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66411.544082                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst          914                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              914                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     69043500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     69043500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          914                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            914                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75539.934354                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75539.934354                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          914                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          914                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     59903500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     59903500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65539.934354                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65539.934354                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       7961120                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7961120                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       694787                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          694787                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  57292170500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  57292170500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      8655907                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       8655907                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.080267                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.080267                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82460.049627                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82460.049627                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       694787                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       694787                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  50344300500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  50344300500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.080267                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.080267                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72460.049627                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72460.049627                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 12396167646500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16379.791337                       # Cycle average of tags in use
system.l2.tags.total_refs                    17331065                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    792592                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     21.866313                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      72.913278                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.371521                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16306.506538                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004450                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.995270                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999743                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          111                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          505                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15594                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  18204795                       # Number of tag accesses
system.l2.tags.data_accesses                 18204795                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 12396167646500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     67919.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       914.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    744856.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.096800352500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3777                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3777                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4743435                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              64212                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      747026                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      67919                       # Number of write requests accepted
system.mem_ctrls.readBursts                    747026                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    67919                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1256                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.56                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                747026                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                67919                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  745770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         3777                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     197.257612                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    400.462493                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3027     80.14%     80.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          135      3.57%     83.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          262      6.94%     90.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           35      0.93%     91.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            6      0.16%     91.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535          311      8.23%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3777                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3777                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.976172                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.974652                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.225409                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               47      1.24%      1.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.03%      1.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3724     98.60%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      0.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3777                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   80384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                47809664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4346816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      3.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  12396167572500                       # Total gap between requests
system.mem_ctrls.avgGap                   15211048.07                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        58496                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     47670784                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      4345344                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 4718.877774819064                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 3845606.590635261498                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 350539.305688309832                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          914                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       746112                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        67919                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     22602750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  23282534250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 292591267725000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24729.49                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31205.15                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 4307944282.53                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        58496                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     47751168                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      47809664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        58496                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        58496                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      4346816                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      4346816                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          914                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       746112                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         747026                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        67919                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         67919                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst         4719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      3852091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          3856810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst         4719                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total         4719                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks       350658                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total          350658                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks       350658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst         4719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      3852091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         4207468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               745770                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               67896                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        37776                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       100626                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        64508                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        82401                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        68954                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        35329                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        36362                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        35212                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        34291                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        34340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        37440                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        35317                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        35244                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        37300                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        35376                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        35294                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         4270                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         4388                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         4330                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         4383                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         4309                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         4240                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         4168                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         4165                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         4201                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         4227                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         4208                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         4186                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         4164                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         4201                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         4292                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         4164                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              9321949500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            3728850000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        23305137000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12499.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31249.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              418703                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              59727                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            56.14                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           87.97                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       335225                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   155.336577                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   124.974362                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   133.269312                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       120727     36.01%     36.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       165033     49.23%     85.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        39343     11.74%     96.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3311      0.99%     97.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          930      0.28%     98.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1056      0.32%     98.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          885      0.26%     98.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          734      0.22%     99.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3206      0.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       335225                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              47729280                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            4345344                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                3.850325                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.350539                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.03                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               58.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 12396167646500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1438895640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       764772195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     3292739520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     178800660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 978542529120.000122                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 571597168500                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 4278783392640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  5834598298275                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   470.677589                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 11118244442750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF 413935080000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 863988123750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       954689400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       507406680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     2032058280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     175616460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 978542529120.000122                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 441395146500                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 4388427200640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  5812034647080                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   468.857377                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 11404526735250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF 413935080000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 577705831250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 12396167646500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             695701                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        67919                       # Transaction distribution
system.membus.trans_dist::CleanEvict           661811                       # Transaction distribution
system.membus.trans_dist::ReadExReq             51325                       # Transaction distribution
system.membus.trans_dist::ReadExResp            51325                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        695701                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      2223782                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      2223782                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2223782                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     52156480                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     52156480                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                52156480                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            747026                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  747026    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              747026                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 12396167646500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          1748432500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4000776000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           8656821                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       615759                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            3                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8864044                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            51784                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           51784                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           914                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      8655907                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1831                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     26118977                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              26120808                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        58688                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    592353984                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              592412672                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          776208                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4346816                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9484813                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.013455                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.115212                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9357197     98.65%     98.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 127616      1.35%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9484813                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 12396167646500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         9253944500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1371000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13061536500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
