INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/ParityGenerator_22200034/ParityGenerator_22200034.srcs/sources_1/new/Parity_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parity_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/ParityGenerator_22200034/ParityGenerator_22200034.srcs/sim_1/new/tb_Parity_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Parity_Gen
