// Seed: 3528155270
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  output id_2;
  inout id_1;
  assign id_1 = 1 ? 1'b0 : id_1 - id_1;
  logic id_2;
  logic id_3;
endmodule
