5 18 1fd81 3 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (ashift2.vcd) 2 -o (ashift2.cdd) 2 -v (ashift2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 ashift2.v 1 21 1 
2 1 6 6 6 90009 0 1 1000 0 0 1 1 a
2 2 6 6 6 90009 1 29 1002 1 0 1 18 0 1 0 0 0 0
2 3 7 7 7 20006 0 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 3 7000a 1 0 0 0 1 17 0 1 0 0 0 0
1 b 2 4 107000a 1 0 3 0 4 17 0 f 0 0 0 0
1 c 3 4 107000d 1 0 3 0 4 17 0 f 0 0 0 0
4 2 1 3 0 2
4 3 6 2 0 2
3 1 main.u$0 "main.u$0" 0 ashift2.v 7 10 1 
2 4 8 8 8 110011 0 0 1010 0 0 32 48 2 0
2 5 8 8 8 8000b 0 0 61010 0 0 4 16 1 0
2 6 8 8 8 70012 0 43 201030 4 5 4 18 0 f 0 0 0 0
2 7 8 8 8 30003 0 1 1400 0 0 4 1 b
2 8 8 8 8 30012 0 37 22 6 7
2 9 9 9 9 110011 0 0 1010 0 0 32 48 3 0
2 10 9 9 9 8000b 0 0 61010 0 0 4 16 2 0
2 11 9 9 9 70012 0 44 201030 9 10 4 18 0 f 0 0 0 0
2 12 9 9 9 30003 0 1 1400 0 0 4 1 c
2 13 9 9 9 30012 0 37 22 11 12
4 8 11 13 13 8
4 13 0 0 0 8
3 1 main.u$1 "main.u$1" 0 ashift2.v 12 19 1 
