# Define variables for compiler, linker, and flags
CC = gcc
LD = gcc
CFLAGS = -Wall -Werror -O3
LDFLAGS = -lm

# Define source and object files
SRC = main.c utility.c fileio.c
OBJS = $(SRC:.c=.o)

# Define target name
TARGET = program

# Define phony targets
.PHONY: all clean

# Define build rule for all target
all: $(TARGET)

# Define build rule for target
$(TARGET): $(OBJS)
	$(LD) $(LDFLAGS) $^ -o $@  # Use implicit variables $^ (object files) and $@ (target name)

# Define pattern rule to build object files from source files
%.o: %.c
	$(CC) $(CFLAGS) -c $< -o $@  # Use implicit variable $< (source file)

# Define clean rule
clean:
	rm -f $(OBJS) $(TARGET)

# End of makefile