/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  wire [16:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire [8:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire [10:0] celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire [10:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_38z;
  wire [14:0] celloutsig_0_3z;
  wire celloutsig_0_48z;
  wire [40:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [18:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [12:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = ~(celloutsig_0_5z & celloutsig_0_0z[1]);
  assign celloutsig_1_0z = ~in_data[138];
  reg [2:0] _03_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 3'h0;
    else _03_ <= celloutsig_0_3z[2:0];
  assign out_data[34:32] = _03_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 7'h00;
    else _00_ <= in_data[23:17];
  assign celloutsig_0_48z = { celloutsig_0_2z[3:2], celloutsig_0_19z, celloutsig_0_24z, celloutsig_0_9z, celloutsig_0_38z } == celloutsig_0_21z[10:2];
  assign celloutsig_1_4z = { in_data[108:103], celloutsig_1_3z } == { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_24z = { celloutsig_0_20z[2:0], celloutsig_0_5z } == celloutsig_0_20z[4:1];
  assign celloutsig_1_7z = in_data[140:135] >= { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_10z = { celloutsig_1_8z[8:5], celloutsig_1_8z[9:8], celloutsig_1_8z[2:0], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_8z[12:5], celloutsig_1_8z[9:8], celloutsig_1_8z[2:0], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_8z[12:5], celloutsig_1_8z[9:8], celloutsig_1_8z[2:0], celloutsig_1_0z } >= { celloutsig_1_5z[4:3], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_8z[12:5], celloutsig_1_8z[9:8], celloutsig_1_8z[2:0], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_8z[12:5], celloutsig_1_8z[9:8], celloutsig_1_8z[2:0], celloutsig_1_0z };
  assign celloutsig_0_9z = in_data[78:53] >= in_data[88:63];
  assign celloutsig_0_5z = celloutsig_0_3z[5:0] > celloutsig_0_4z[5:0];
  assign celloutsig_0_4z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } % { 1'h1, in_data[31:18], celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_5z = { in_data[163:162], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z } % { 1'h1, in_data[110:109], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_12z = celloutsig_0_2z[9:2] % { 1'h1, celloutsig_0_2z[9:3] };
  assign celloutsig_0_14z = celloutsig_0_4z[13:9] % { 1'h1, in_data[94:93], celloutsig_0_13z, celloutsig_0_5z };
  assign celloutsig_0_7z = { celloutsig_0_1z[7:6], celloutsig_0_0z } * { in_data[39:29], celloutsig_0_1z };
  assign celloutsig_1_19z = { celloutsig_1_5z[1], celloutsig_1_7z, celloutsig_1_10z } * in_data[122:120];
  assign celloutsig_0_21z = celloutsig_0_7z[14:4] * { celloutsig_0_3z[14:9], celloutsig_0_14z };
  assign celloutsig_1_1z = { in_data[186:151], celloutsig_1_0z } !== in_data[141:105];
  assign celloutsig_1_3z = in_data[156:154] !== { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_6z = celloutsig_0_2z[8:6] | celloutsig_0_0z[5:3];
  assign celloutsig_0_13z = ~^ celloutsig_0_2z[9:3];
  assign celloutsig_0_0z = in_data[65:49] >> in_data[21:5];
  assign celloutsig_0_38z = celloutsig_0_12z[4:1] >> _00_[3:0];
  assign celloutsig_0_3z = in_data[31:17] <<< celloutsig_0_0z[14:0];
  assign celloutsig_0_1z = in_data[80:73] <<< celloutsig_0_0z[14:7];
  assign celloutsig_0_17z = { _00_[1], celloutsig_0_9z, _00_ } <<< { celloutsig_0_3z[11:6], celloutsig_0_6z };
  assign celloutsig_0_20z = { celloutsig_0_12z[4], celloutsig_0_6z, celloutsig_0_11z } ^ { celloutsig_0_3z[1], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_19z };
  assign celloutsig_0_2z = { in_data[14:12], celloutsig_0_1z } ^ in_data[22:12];
  assign celloutsig_1_2z = ~((celloutsig_1_1z & in_data[158]) | (celloutsig_1_1z & in_data[152]));
  assign celloutsig_0_19z = ~((celloutsig_0_12z[4] & celloutsig_0_1z[7]) | (celloutsig_0_17z[4] & celloutsig_0_0z[9]));
  assign { celloutsig_1_8z[9:8], celloutsig_1_8z[2], celloutsig_1_8z[7:6], celloutsig_1_8z[1], celloutsig_1_8z[5], celloutsig_1_8z[0], celloutsig_1_8z[12:10] } = { celloutsig_1_5z[4:2], celloutsig_1_5z[2:1], celloutsig_1_5z[1:0], celloutsig_1_5z[0], in_data[137:135] } ^ { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z[4], celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_1_8z[4:3] = celloutsig_1_8z[9:8];
  assign { out_data[128], out_data[98:96], out_data[0] } = { in_data[138], celloutsig_1_19z, celloutsig_0_48z };
endmodule
