{
    "nl": "/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_13-41-18/04-openroad-ioplacement/generic_ripple_carry_adder.nl.v",
    "pnl": "/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_13-41-18/04-openroad-ioplacement/generic_ripple_carry_adder.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_13-41-18/04-openroad-ioplacement/generic_ripple_carry_adder.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_13-41-18/04-openroad-ioplacement/generic_ripple_carry_adder.odb",
    "sdc": "/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_13-41-18/04-openroad-ioplacement/generic_ripple_carry_adder.sdc",
    "sdf": null,
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": null,
    "vh": null,
    "metrics": {
        "design__instance__count": 51,
        "design__instance__area": 401.635,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__die__bbox": "0.0 0.0 39.38 50.1",
        "design__core__bbox": "5.52 10.88 33.58 38.08",
        "design__io": 26,
        "design__die__area": 1972.94,
        "design__core__area": 763.232,
        "design__instance__count__stdcell": 51,
        "design__instance__area__stdcell": 401.635,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.52623,
        "design__instance__utilization__stdcell": 0.52623,
        "design__instance__count__class:buffer": 8,
        "design__instance__count__class:inverter": 1,
        "design__instance__count__class:multi_input_combinational_cell": 42,
        "flow__warnings__count": 4,
        "flow__errors__count": 0,
        "floorplan__design__io": 26,
        "design__io__hpwl": 453881
    }
}