Christophe Alias , Alain Darte , Alexandru Plesco, Optimizing remote accesses for offloaded kernels: application to high-level synthesis for FPGA, Proceedings of the Conference on Design, Automation and Test in Europe, March 18-22, 2013, Grenoble, France
Alexander Barvinok. 2002. A Course in Convexity. American Mathematical Society.
Cedric Bastoul, Code Generation in the Polyhedral Model Is Easier Than You Think, Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques, p.7-16, September 29-October 03, 2004[doi>10.1109/PACT.2004.11]
Samuel Bayliss , George A. Constantinides, Optimizing SDRAM bandwidth for custom FPGA loop accelerators, Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays, February 22-24, 2012, Monterey, California, USA[doi>10.1145/2145694.2145727]
Uday Bondhugula, Jagannathan Ramanujam, and Ponnuswamy Sadayappan. 2007. PLuTo: A Practical and Fully Automatic Polyhedral Parallelizer and Locality Optimizer. Technical Report OSU-CISRC-10/07-TR70. Ohio State University, Columbus, OH.
André R. Brodtkorb , Trond R. Hagen , Martin L. SæTra, Graphics processing unit (GPU) programming strategies and trends in GPU computing, Journal of Parallel and Distributed Computing, v.73 n.1, p.4-13, January, 2013[doi>10.1016/j.jpdc.2012.04.003]
Siddhartha Chatterjee , John R. Gilbert , Fred J. E. Long , Robert Schreiber , Shang-Hua Teng, Generating local addresses and communication sets for data-parallel programs, ACM SIGPLAN Notices, v.28 n.7, p.149-158, July 1993[doi>10.1145/173284.155348]
Song Chen , Adam Postula, Synthesis of custom interleaved memory systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.1, p.74-83, Feb. 2000[doi>10.1109/92.820763]
Alessandro Cilardo , Luca Gallo , Nicola Mazzocca, Design space exploration for high-level synthesis of multi-threaded applications, Journal of Systems Architecture: the EUROMICRO Journal, v.59 n.10, p.1171-1183, November, 2013[doi>10.1016/j.sysarc.2013.08.005]
Albert Cohen, Sylvain Girbal, and Olivier Temam. 2004. A polyhedral approach to ease the composition of program transformations. In Euro-Par. Lecture Notes in Computer Science, Vol. 3149. Springer, 292--303.
Jason Cong , Wei Jiang , Bin Liu , Yi Zou, Automatic memory partitioning and scheduling for throughput and power optimization, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.16 n.2, p.1-25, March 2011[doi>10.1145/1929943.1929947]
Ethan E. Danahy, Sos S. Agaian, and Karen A. Panetta. 2007. Algorithms for the resizing of binary and grayscale images using a logical transform. In Image Processing: Algorithms and Systems V SPIE Proceedings, Vol. 6497. SPIE, 64970.
Alain Darte, Regular partitioning for synthesizing fixed-size systolic arrays, Integration, the VLSI Journal, v.12 n.3, p.293-304, Dec. 1991[doi>10.1016/0167-9260(91)90026-H]
Alain Darte , Robert Schreiber , B. Ramakrishna Rau , Frédéric Vivien, Constructing and exploiting linear schedules with prescribed parallelism, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.7 n.1, p.159-172, January 2002[doi>10.1145/504914.504921]
Alain Darte , Robert Schreiber , Gilles Villard, Lattice-Based Memory Allocation, IEEE Transactions on Computers, v.54 n.10, p.1242-1257, October 2005[doi>10.1109/TC.2005.167]
Paul Feautrier, Some efficient solutions to the affine scheduling problem: I. One-dimensional time, International Journal of Parallel Programming, v.21 n.5, p.313-348, Oct. 1992[doi>10.1007/BF01407835]
Martin Griebl , Christian Lengauer, The Loop Parallelizer LooPo-Announcement, Proceedings of the 9th International Workshop on Languages and Compilers for Parallel Computing, p.603-604, August 08-10, 1996
Gautam Gupta , Sanjay Rajopadhye, The Z-polyhedral model, Proceedings of the 12th ACM SIGPLAN symposium on Principles and practice of parallel programming, March 14-17, 2007, San Jose, California, USA[doi>10.1145/1229428.1229478]
Manish Gupta, Automatic data partitioning on distributed memory multicomputers, University of Illinois at Urbana-Champaign, Champaign, IL, 1992
Guillaume Iooss and Sanjay Rajopadhye. 2012. A library to manipulate Z-polyhedra in image representation. In Proceedings of IMPACT 2012.
Jonathan Kelner. 2009. Lecture 18, An Algorithmists Toolkit.
Ken Kennedy , John R. Allen, Optimizing compilers for modern architectures: a dependence-based approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2001
H. Le Verge. 1995. Recurrences on lattice polyhedra and their applications. Based on a manuscript written by H. Le Verge.
Claudia Leopold, On optimal temporal locality of stencil codes, Proceedings of the 2002 ACM symposium on Applied computing, March 11-14, 2002, Madrid, Spain[doi>10.1145/508791.508975]
Jia-Jhe Li , Chi-Bang Kuan , Tung-Yu Wu , Jenq Kuen Lee, Enabling an OpenCL Compiler for Embedded Multicore DSP Systems, Proceedings of the 2012 41st International Conference on Parallel Processing Workshops, p.545-552, September 10-13, 2012[doi>10.1109/ICPPW.2012.74]
Peng Li , Yuxin Wang , Peng Zhang , Guojie Luo , Tao Wang , Jason Cong, Memory partitioning and scheduling co-optimization in behavioral synthesis, Proceedings of the International Conference on Computer-Aided Design, November 05-08, 2012, San Jose, California[doi>10.1145/2429384.2429484]
Qiang Liu , George A. Constantinides , Konstantinos Masselos , Peter Y. K. Cheung, Automatic On-chip Memory Minimization for Data Reuse, Proceedings of the 15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.251-260, April 23-25, 2007[doi>10.1109/FCCM.2007.19]
Qiang Liu , George A. Constantinides , Konstantinos Masselos , Peter Y. K. Cheung, Combining data reuse with data-level parallelization for FPGA-targeted hardware compilation: a geometric programming framework, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.3, p.305-315, March 2009[doi>10.1109/TCAD.2009.2013541]
Vincent Loechner. 1999. PolyLib: A library for manipulating parameterized polyhedra.
Qingda Lu , Christophe Alias , Uday Bondhugula , Thomas Henretty , Sriram Krishnamoorthy , J. Ramanujam , Atanas Rountev , P. Sadayappan , Yongjian Chen , Haibo Lin , Tin-fook Ngai, Data Layout Transformation for Enhancing Data Locality on NUCA Chip Multiprocessors, Proceedings of the 2009 18th International Conference on Parallel Architectures and Compilation Techniques, p.348-357, September 12-16, 2009[doi>10.1109/PACT.2009.36]
Benot Meister, Nicolas Vasilache, David Wohlford, Muthu Manikandan Baskaran, Allen Leung, and Richard Lethin. 2011. R-Stream compiler. In Encyclopedia of Parallel Computing. Springer, 1756--1765.
Morris Newman. 1972. Integral Matrices. Pure and Applied Mathematics, Vol. 45. Academic Press.
Louis-Noel Pouchet , Peng Zhang , P. Sadayappan , Jason Cong, Polyhedral-based data reuse optimization for configurable computing, Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays, February 11-13, 2013, Monterey, California, USA[doi>10.1145/2435264.2435273]
Patrice Quinton, Sanjay Rajopadhye, and Tanguy Risset. 1996. On Manipulating Z-Polyhedra. Technical Report.
Alexander Schrijver, Theory of linear and integer programming, John Wiley & Sons, Inc., New York, NY, 1986
Rachid Seghir. 2012. ZPolyTrans: A library for computing and enumerating integer transformations of Z-polyhedra. In Proceedings of the 2nd International Workshop on Polyhedral Compilation Techniques (IMPACT’12). 6.
Jürgen Teich , Lothar Thiele, Partitioning of processor arrays: a piecewise regular approach, Integration, the VLSI Journal, v.14 n.3, p.297-332, Feb. 1993[doi>10.1016/0167-9260(93)90013-3]
Sven Verdoolaege , Hristo Nikolov , Todor Stefanov, pn: a tool for improved derivation of process networks, EURASIP Journal on Embedded Systems, v.2007 n.1, p.19-19, January 2007[doi>10.1155/2007/75947]
Sven Verdoolaege , Kevin Woods, Counting with rational generating functions, Journal of Symbolic Computation, v.43 n.2, p.75-91, February, 2008[doi>10.1016/j.jsc.2007.07.007]
Yuxin Wang , Peng Li , Jason Cong, Theory and algorithm for generalized memory partitioning in high-level synthesis, Proceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arrays, February 26-28, 2014, Monterey, California, USA[doi>10.1145/2554688.2554780]
Yuxin Wang , Peng Li , Peng Zhang , Chen Zhang , Jason Cong, Memory partitioning for multidimensional arrays in high-level synthesis, Proceedings of the 50th Annual Design Automation Conference, May 29-June 07, 2013, Austin, Texas[doi>10.1145/2463209.2488748]
Eric W. Weisstein. 2003. CRC Concise Encyclopedia of Mathematics. CRC Press, Boca Raton, FL.
Xilinx Inc. 2012. Vivado Design Suite User Guide: High-Level Synthesis. Available at http://www.xilinx.com.
