/*
 * nxe1100.h - Voltage regulator driver for the NXE1100
 *
 *  Copyright (C) 2013 Nexell Co,.Ltd.
 *  Bongkwan Kook <kook@nexell.co.kr>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
 */

#ifndef __LINUX_MFD_NXE1100_PRIV_H
#define __LINUX_MFD_NXE1100_PRIV_H

#define NXE1100_NUM_IRQ_REGS	4

#define NXE1100_REG_TYPE_INVALID		0x4000
#define NXE1100_REG_TYPE_INTMASK		0x4100
#define NXE1100_REG_TYPE_INTEN			0x4200


/* NXE1100 registers */
/* System control */
#define	NXE1100_REG_LSIVER				0x00	/* Read only */
#define	NXE1100_REG_OTPVER				0x01	/* Read only */
#define	NXE1100_REG_IODAC				0x02
#define	NXE1100_REG_VINDAC				0x03
/* I2C control */
#define	NXE1100_REG_CPUCNT				0x06
/* Power control */
#define	NXE1100_REG_PSWR				0x07
#define	NXE1100_REG_PONHIS				0x09	/* Read only */
#define	NXE1100_REG_POFFHIS				0x0A	/* Read only */
#define	NXE1100_REG_WATCHDOG			0x0B
#define	NXE1100_REG_WATCHDOGCNT			0x0C	/* Read only */
#define	NXE1100_REG_PWRFUNC				0x0D
#define	NXE1100_REG_SLPCNT				0x0E
#define	NXE1100_REG_REPCNT				0x0F
#define	NXE1100_REG_PWRONTIMSET			0x10
#define	NXE1100_REG_NOETIMSETCNT		0x11
#define	NXE1100_REG_PWRIREN				0x12
#define	NXE1100_REG_PWRIRQ				0x13
#define	NXE1100_REG_PWRMON				0x14
#define	NXE1100_REG_PWRIRSEL			0x15
#define	NXE1100_REG_DC1_SLOT			0x16
#define	NXE1100_REG_DC2_SLOT			0x17
#define	NXE1100_REG_DC3_SLOT			0x18
#define	NXE1100_REG_LDO1_SLOT			0x1B
#define	NXE1100_REG_LDO2_SLOT			0x1C
#define	NXE1100_REG_LDO3_SLOT			0x1D
#define	NXE1100_REG_LDO4_SLOT			0x1E
#define	NXE1100_REG_LDO5_SLOT			0x1F
#define	NXE1100_REG_PSO0_SLOT			0x25
#define	NXE1100_REG_PSO1_SLOT			0x26
#define	NXE1100_REG_PSO2_SLOT			0x27
#define	NXE1100_REG_PSO3_SLOT			0x28
#define	NXE1100_REG_LDORTC1_SLOT		0x2A
/* DCDC */
#define	NXE1100_REG_DC1CTL				0x2C
#define	NXE1100_REG_DC1CTL2				0x2D
#define	NXE1100_REG_DC2CTL				0x2E
#define	NXE1100_REG_DC2CTL2				0x2F
#define	NXE1100_REG_DC3CTL				0x30
#define	NXE1100_REG_DC3CTL2				0x31
#define	NXE1100_REG_DC1DAC				0x36
#define	NXE1100_REG_DC2DAC				0x37
#define	NXE1100_REG_DC3DAC				0x38
#define	NXE1100_REG_DC1DAC_SLP			0x3B
#define	NXE1100_REG_DC2DAC_SLP			0x3C
#define	NXE1100_REG_DC3DAC_SLP			0x3D
#define	NXE1100_REG_DCIREN				0x40	/* Enable	*/
#define	NXE1100_REG_DCIRQ				0x41	/* Mask		*/
#define	NXE1100_REG_DCIRMON				0x42	/* Status		*/
/* LDO */
#define	NXE1100_REG_LDOEN1				0x44
#define	NXE1100_REG_LDOEN2				0x45
#define	NXE1100_REG_LDODIS1				0x46
#define	NXE1100_REG_LDO1DAC				0x4C
#define	NXE1100_REG_LDO2DAC				0x4D
#define	NXE1100_REG_LDO3DAC				0x4E
#define	NXE1100_REG_LDO4DAC				0x4F
#define	NXE1100_REG_LDO5DAC				0x50
#define	NXE1100_REG_LDORTC1DAC			0x56
#define	NXE1100_REG_LDORTC2DAC			0x57
#define	NXE1100_REG_LDO1DAC_SLP			0x58
#define	NXE1100_REG_LDO2DAC_SLP			0x59
#define	NXE1100_REG_LDO3DAC_SLP			0x5A
#define	NXE1100_REG_LDO4DAC_SLP			0x5B
#define	NXE1100_REG_LDO5DAC_SLP			0x5C
/* ADC */
#define	NXE1100_REG_ADCCNT1				0x64
#define	NXE1100_REG_ADCCNT2				0x65
#define	NXE1100_REG_ADCCNT3				0x66
#define	NXE1100_REG_ILIMDATAH			0x68	/* Read only */
#define	NXE1100_REG_ILIMDATAL			0x69	/* Read only */
#define	NXE1100_REG_VBATDATAH			0x6A	/* Read only */
#define	NXE1100_REG_VBATDATAL			0x6B	/* Read only */
#define	NXE1100_REG_VADPDATAH			0x6C	/* Read only */
#define	NXE1100_REG_VADPDATAL			0x6D	/* Read only */
#define	NXE1100_REG_VUSBDATAH			0x6E	/* Read only */
#define	NXE1100_REG_VUSBDATAL			0x6F	/* Read only */
#define	NXE1100_REG_VSYSDATAH			0x70	/* Read only */
#define	NXE1100_REG_VSYSDATAL			0x71	/* Read only */
#define	NXE1100_REG_VTHMDATAH			0x72	/* Read only */
#define	NXE1100_REG_VTHMDATAL			0x73	/* Read only */
#define	NXE1100_REG_AIN1DATAH			0x74	/* Read only */
#define	NXE1100_REG_AIN1DATAL			0x75	/* Read only */
#define	NXE1100_REG_AIN0DATAH			0x76	/* Read only */
#define	NXE1100_REG_AIN0DATAL			0x77	/* Read only */
#define	NXE1100_REG_ILOMMONTHL			0x78
#define	NXE1100_REG_ILOMMONTHH			0x79
#define	NXE1100_REG_VBATTHL				0x7A
#define	NXE1100_REG_VBATTHH				0x7B
#define	NXE1100_REG_VADPTHL				0x7C
#define	NXE1100_REG_VADPTHH				0x7D
#define	NXE1100_REG_VUSBTHL				0x7E
#define	NXE1100_REG_VUSBTHH				0x7F
#define	NXE1100_REG_VSYSTHL				0x80
#define	NXE1100_REG_VSYSTHH				0x81
#define	NXE1100_REG_VTHMTHL				0x82
#define	NXE1100_REG_VTHMTHH				0x83
#define	NXE1100_REG_AIN1THL				0x84
#define	NXE1100_REG_AIN1THH				0x85
#define	NXE1100_REG_AIN0THL				0x86
#define	NXE1100_REG_AIN0THH				0x87
#define	NXE1100_REG_EN_ADCIR1			0x88	/* Enable & Mask */
#define	NXE1100_REG_EN_ADCIR2			0x89	/* Enable & Mask */
#define	NXE1100_REG_EN_ADCIR3			0x8A	/* Enable & Mask */
#define	NXE1100_REG_IR_ADC1				0x8C	/* Pending */
#define	NXE1100_REG_IR_ADC2				0x8D	/* Pending */
#define	NXE1100_REG_IR_ADC3				0x8E	/* Pending */
/* GPIO */
#define	NXE1100_REG_IOSEL				0x90
#define	NXE1100_REG_IOOUT				0x91
#define	NXE1100_REG_GPEDGE1				0x92
#define	NXE1100_REG_GPEDGE2				0x93
#define	NXE1100_REG_EN_GPIR				0x94	/* Enable & Mask */
#define	NXE1100_REG_IR_GPR				0x95	/* Pending */
#define	NXE1100_REG_IR_GPF				0x96	/* Pending */
#define	NXE1100_REG_MON_IOIN			0x97	/* Status */
#define	NXE1100_REG_GPLED_FUNC			0x98
/* Interrupt */
#define	NXE1100_REG_INTPOL				0x9C
#define	NXE1100_REG_INTEN				0x9D	/* Enable & Mask */
#define	NXE1100_REG_INTMON				0x9E	/* Status */
/* System Option */
#define	NXE1100_REG_PREVINDAC			0xB0
#define	NXE1100_REG_BATDAC				0xB1
/* Charge */
#define	NXE1100_REG_CHGCTL1				0xB3
#define	NXE1100_REG_CHGCTL2				0xB4
#define	NXE1100_REG_VSYSSET				0xB5
#define	NXE1100_REG_REGISET1			0xB6
#define	NXE1100_REG_REGISET2			0xB7
#define	NXE1100_REG_CHGISET				0xB8
#define	NXE1100_REG_TIMSET				0xB9
#define	NXE1100_REG_BATSET1				0xBA
#define	NXE1100_REG_BATSET2				0xBB
#define	NXE1100_REG_DIESET				0xBC
#define	NXE1100_REG_CHGSTATE			0xBD	/* Read only */
#define	NXE1100_REG_CHGCTL_IRFMASK		0xBE	/* Mask */
#define	NXE1100_REG_CHGSTAT_IRFMASK1	0xBF	/* Mask */
#define	NXE1100_REG_CHGSTAT_IRFMASK2	0xC0	/* Mask */
#define	NXE1100_REG_CHGERR_IRFMASK		0xC1	/* Mask */
#define	NXE1100_REG_CHGCTL_IRR			0xC2	/* Pending & Status */
#define	NXE1100_REG_CHGSTAT_IRR1		0xC3	/* Pending & Status */
#define	NXE1100_REG_CHGSTAT_IRR2		0xC4	/* Pending & Status */
#define	NXE1100_REG_CHGERR_IRR			0xC5	/* Pending & Status */
#define	NXE1100_REG_CHGCTL_MONI			0xC6	/* Read only */
#define	NXE1100_REG_CHGSTAT_MONI1		0xC7	/* Read only */
#define	NXE1100_REG_CHGSTAT_MONI2		0xC8	/* Read only */
#define	NXE1100_REG_CHGERR_MONI			0xC9	/* Read only */
#define	NXE1100_REG_CHGCTL_DETMOD1		0xCA
#define	NXE1100_REG_CHGCTL_DETMOD2		0xCB
#define	NXE1100_REG_CHGSTAT_DETMOD1		0xCC
#define	NXE1100_REG_CHGSTAT_DETMOD2		0xCD
#define	NXE1100_REG_CHGSTAT_DETMOD3		0xCE
#define	NXE1100_REG_CHGERR_DETMOD1		0xCF
#define	NXE1100_REG_CHGERR_DETMOD2		0xD0
#define	NXE1100_REG_CHGOSCCTL			0xD4
#define	NXE1100_REG_CHGOSCSCORESET1		0xD5
#define	NXE1100_REG_CHGOSCSCORESET2		0xD6
#define	NXE1100_REG_CHGOSCSCORESET3		0xD7
#define	NXE1100_REG_CHGOSCFREQSET1		0xD8
#define	NXE1100_REG_CHGOSCFREQSET2		0xD9
/* Fuel Gauge */
#define	NXE1100_REG_FG_CTRL				0xE0
#define	NXE1100_REG_SOC					0xE1	/* Read only */
#define	NXE1100_REG_RE_CAP_H			0xE2	/* Read only */
#define	NXE1100_REG_RE_CAP_L			0xE3	/* Read only */
#define	NXE1100_REG_FA_CAP_H			0xE4	/* Read only */
#define	NXE1100_REG_FA_CAP_L			0xE5	/* Read only */
#define	NXE1100_REG_AGE					0xE6	/* Read only */
#define	NXE1100_REG_TT_EMPTY_H			0xE7	/* Read only */
#define	NXE1100_REG_TT_EMPTY_L			0xE8	/* Read only */
#define	NXE1100_REG_TT_FULL_H			0xE9	/* Read only */
#define	NXE1100_REG_TT_FULL_L			0xEA	/* Read only */
#define	NXE1100_REG_VOLTAGE_1			0xEB	/* Read only */
#define	NXE1100_REG_VOLTAGE_0			0xEC	/* Read only */
#define	NXE1100_REG_TEMP_1				0xED	/* Read only */
#define	NXE1100_REG_TEMP_0				0xEE	/* Read only */
#define	NXE1100_REG_CC_CTRL				0xEF
#define	NXE1100_REG_CC_COUNT2			0xF0
#define	NXE1100_REG_CC_COUNT1			0xF1
#define	NXE1100_REG_CC_COUNT0			0xF2
#define	NXE1100_REG_CC_SUMREG3			0xF3
#define	NXE1100_REG_CC_SUMREG2			0xF4
#define	NXE1100_REG_CC_SUMREG1			0xF5
#define	NXE1100_REG_CC_SUMREG0			0xF6
#define	NXE1100_REG_CC_OFFREG1			0xF7
#define	NXE1100_REG_CC_OFFREG0			0xF8
#define	NXE1100_REG_CC_GAINREG1			0xF9
#define	NXE1100_REG_CC_GAINREG0			0xFA
#define	NXE1100_REG_CC_AVERREG1			0xFB	/* Read only */
#define	NXE1100_REG_CC_AVERREG0			0xFC	/* Read only */
/* ETC */
#define	NXE1100_REG_BANKSEL				0xFF


/*
 * register bit position
 */

/* PSWR */
#define	NXE1100_POS_PSWR_PSWR				(0)
#define	NXE1100_POS_PSWR_RESET				(4)

/* PONHIS */
#define	NXE1100_POS_PONHIS_PWRONPON			(0)
#define	NXE1100_POS_PONHIS_REPWRPON			(1)
#define	NXE1100_POS_PONHIS_CHARGEPON		(2)
#define	NXE1100_POS_PONHIS_ON_EXTINPON		(3)

/* POFFHIS */
#define	NXE1100_POS_POFFHIS_PWRONPOFF		(0)
#define	NXE1100_POS_POFFHIS_TSHUTPOFF		(1)
#define	NXE1100_POS_POFFHIS_VINDETPOFF		(2)
#define	NXE1100_POS_POFFHIS_IODETPOFF		(3)
#define	NXE1100_POS_POFFHIS_SWPWRPOFF		(4)
#define	NXE1100_POS_POFFHIS_WDGPOFF			(5)
#define	NXE1100_POS_POFFHIS_DCLIMPOFF		(6)
#define	NXE1100_POS_POFFHIS_N_OEPOFF		(7)

/* WATHDOG */
#define	NXE1100_POS_WATHDOG_WDOGTIM			(0)
#define	NXE1100_POS_WATHDOG_WDOG_EN			(1)
#define	NXE1100_POS_WATHDOG_WDOGSLPEN		(2)

/* PWRFUNC */
#define	NXE1100_POS_PWRFUNC_OFFSEQ_SEL		(1)
#define	NXE1100_POS_PWRFUNC_DC1EXON_EN		(2)
#define	NXE1100_POS_PWRFUNC_DC2EXON_EN		(3)
#define	NXE1100_POS_PWRFUNC_SLP_TO_OFFSEQ	(5)

/* SLPCNT */
#define	NXE1100_POS_SLPCNT_SWPWROFF			(0)
#define	NXE1100_POS_SLPCNT_SLPENT			(4)
#define	NXE1100_POS_SLPCNT_SLPEXIT			(5)

/* REPCNT */
#define	NXE1100_POS_REPCNT_REPWRON			(0)
#define	NXE1100_POS_REPCNT_REPWRTIM			(1)
#define	NXE1100_POS_REPCNT_OFF_RESETO		(4)

/* PWRONTIMSET */
#define	NXE1100_POS_PWRONTIMSET_DIS_OFF_PWRON_TIM	(7)
#define	NXE1100_POS_PWRONTIMSET_OFF_PRESS_PWRON		(4)
#define	NXE1100_POS_PWRONTIMSET_OFF_JUDGE_PWRON		(3)
#define	NXE1100_POS_PWRONTIMSET_ON_PRESS_PWRON		(0)

/* NOETIMSET */
#define	NXE1100_POS_NOETIMSET_DIS_OFF_NOE_TIM 		(3)
#define	NXE1100_POS_NOETIMSET_OFF_JUDGE_NOE 		(2)
#define	NXE1100_POS_NOETIMSET_OFF_PRESS_NOE			(0)

/* PWRIREN */
#define	NXE1100_POS_PWRIREN_WDOG			(6)
#define	NXE1100_POS_PWRIREN_NOE_OFF			(5)
#define	NXE1100_POS_PWRIREN_PWRON_OFF 		(4)
#define	NXE1100_POS_PWRIREN_PREOT			(3)
#define	NXE1100_POS_PWRIREN_PRVINDT			(2)
#define	NXE1100_POS_PWRIREN_EXTIN			(1)
#define	NXE1100_POS_PWRIREN_PWRON			(0)

/* PWRIRQ */
#define	NXE1100_POS_PWRIRQ_WDOG				(6)
#define	NXE1100_POS_PWRIRQ_NOE_OFF			(5)
#define	NXE1100_POS_PWRIRQ_PWRON_OFF		(4)
#define	NXE1100_POS_PWRIRQ_PREOT			(3)
#define	NXE1100_POS_PWRIRQ_PRVINDT			(2)
#define	NXE1100_POS_PWRIRQ_EXTIN			(1)
#define	NXE1100_POS_PWRIRQ_PWRON			(0)

/* PWRMON */
#define	NXE1100_POS_PWRMON_PREOT			(3)
#define	NXE1100_POS_PWRMON_PRVINDT			(2)
#define	NXE1100_POS_PWRMON_EXTIN			(1)
#define	NXE1100_POS_PWRMON_PWRON			(0)

/* PWRIRSEL */
#define	NXE1100_POS_PWRIRSEL_SEL_PREOT		(3)
#define	NXE1100_POS_PWRIRSEL_SEL_PRVINDT 	(2)
#define	NXE1100_POS_PWRIRSEL_SEL_EXTIN		(1)
#define	NXE1100_POS_PWRIRSEL_SEL_PWRON		(0)

/* DC1_SLOT */
#define	NXE1100_POS_DC1SLOT_ON				(4)
#define	NXE1100_POS_DC1SLOT_SLP				(0)

/* DC2_SLOT */
#define	NXE1100_POS_DC2SLOT_ON				(4)
#define	NXE1100_POS_DC2SLOT_SLP				(0)

/* DC3_SLOT */
#define	NXE1100_POS_DC3SLOT_ON				(4)
#define	NXE1100_POS_DC3SLOT_SLP				(0)

/* LDO1_SLOT */
#define	NXE1100_POS_LDO1SLOT_ON				(4)
#define	NXE1100_POS_LDO1SLOT_SLP			(0)

/* LDO2_SLOT */
#define	NXE1100_POS_LDO2SLOT_ON				(4)
#define	NXE1100_POS_LDO2SLOT_SLP			(0)

/* LDO3_SLOT */
#define	NXE1100_POS_LDO3SLOT_ON				(4)
#define	NXE1100_POS_LDO3SLOT_SLP			(0)

/* LDO4_SLOT */
#define	NXE1100_POS_LDO4SLOT_ON				(4)
#define	NXE1100_POS_LDO4SLOT_SLP			(0)

/* LDO5_SLOT */
#define	NXE1100_POS_LDO5SLOT_ON				(4)
#define	NXE1100_POS_LDO5SLOT_SLP			(0)

/* PSO0_SLOT */
#define	NXE1100_POS_PSO0SLOT_ON				(4)
#define	NXE1100_POS_PSO0SLOT_SLP			(0)

/* PSO1_SLOT */
#define	NXE1100_POS_PSO1SLOT_ON				(4)
#define	NXE1100_POS_PSO1SLOT_SLP			(0)

/* PSO2_SLOT */
#define	NXE1100_POS_PSO2SLOT_ON				(4)
#define	NXE1100_POS_PSO2SLOT_SLP			(0)

/* PSO3_SLOT */
#define	NXE1100_POS_PSO3SLOT_ON				(4)
#define	NXE1100_POS_PSO3SLOT_SLP			(0)

/* LDORTC1_SLOT */
#define	NXE1100_POS_LDORTC1SLOT_ON			(4)
#define	NXE1100_POS_LDORTC1SLOT_SLP			(0)

/* DC1CTL */
#define	NXE1100_POS_DC1CTL_DC1MODE_SLP		(6)
#define	NXE1100_POS_DC1CTL_DC1MODE			(4)
#define	NXE1100_POS_DC1CTL_DC1DIS			(1)
#define	NXE1100_POS_DC1CTL_DC1EN			(0)

/* DC1CTL2 */
#define	NXE1100_POS_DC1CTL2_DC1OSC			(6)
#define	NXE1100_POS_DC1CTL2_DC1SR			(4)
#define	NXE1100_POS_DC1CTL2_DC1LIM			(1)
#define	NXE1100_POS_DC1CTL2_DC1LIMSDEN		(0)

/* DC2CTL */
#define	NXE1100_POS_DC2CTL_DC2MODE_SLP		(6)
#define	NXE1100_POS_DC2CTL_DC2MODE			(4)
#define	NXE1100_POS_DC2CTL_DC2DIS			(1)
#define	NXE1100_POS_DC2CTL_DC2EN			(0)

/* DC2CTL2 */
#define	NXE1100_POS_DC2CTL2_DC2OSC			(6)
#define	NXE1100_POS_DC2CTL2_DC2SR			(4)
#define	NXE1100_POS_DC2CTL2_DC2LIM			(1)
#define	NXE1100_POS_DC2CTL2_DC2LIMSDEN		(0)

/* DC3CTL */
#define	NXE1100_POS_DC3CTL_DC3MODE_SLP		(6)
#define	NXE1100_POS_DC3CTL_DC3MODE			(4)
#define	NXE1100_POS_DC3CTL_DC3DIS			(1)
#define	NXE1100_POS_DC3CTL_DC3EN			(0)

/* DC3CTL2 */
#define	NXE1100_POS_DC3CTL2_DC3OSC			(6)
#define	NXE1100_POS_DC3CTL2_DC3SR			(4)
#define	NXE1100_POS_DC3CTL2_DC3LIM			(1)
#define	NXE1100_POS_DC3CTL2_DC3LIMSDEN		(0)

/* DCIREN */
#define	NXE1100_POS_DCIREN_DC3LIM			(2)
#define	NXE1100_POS_DCIREN_DC2LIM			(1)
#define	NXE1100_POS_DCIREN_DC1LIM			(0)

/* DCIRQ */
#define	NXE1100_POS_DCIRQ_DC3LIM			(2)
#define	NXE1100_POS_DCIRQ_DC2LIM			(1)
#define	NXE1100_POS_DCIRQ_DC1LIM			(0)

/* DCIRMON */
#define	NXE1100_POS_DCIRMON_DC3LIM			(2)
#define	NXE1100_POS_DCIRMON_DC2LIM			(1)
#define	NXE1100_POS_DCIRMON_DC1LIM			(0)

/* LDOEN1 */
#define	NXE1100_POS_LDOEN1_LDO5EN			(4)
#define	NXE1100_POS_LDOEN1_LDO4EN			(3)
#define	NXE1100_POS_LDOEN1_LDO3EN			(2)
#define	NXE1100_POS_LDOEN1_LDO2EN			(1)
#define	NXE1100_POS_LDOEN1_LDO1EN			(0)

/* LDOEN2 */
#define	NXE1100_POS_LDOEN2_LDORTC2			(5)
#define	NXE1100_POS_LDOEN2_LDORTC1			(4)

/* LDODIS */
#define	NXE1100_POS_LDODIS_LDO5DIS			(4)
#define	NXE1100_POS_LDODIS_LDO4DIS			(3)
#define	NXE1100_POS_LDODIS_LDO3DIS			(2)
#define	NXE1100_POS_LDODIS_LDO2DIS			(1)
#define	NXE1100_POS_LDODIS_LDO1DIS			(0)

/* ADCCNT1 */
#define	NXE1100_POS_ADCCNT1_AIN0SEL			(7)
#define	NXE1100_POS_ADCCNT1_AIN1SEL			(6)
#define	NXE1100_POS_ADCCNT1_VTHMSEL			(5)
#define	NXE1100_POS_ADCCNT1_VSYSSEL			(4)
#define	NXE1100_POS_ADCCNT1_VUSBSEL			(3)
#define	NXE1100_POS_ADCCNT1_VADPSEL			(2)
#define	NXE1100_POS_ADCCNT1_VBATSEL			(1)
#define	NXE1100_POS_ADCCNT1_ILIMSEL			(0)

/* ADCCNT3 */
#define	NXE1100_POS_ADCCNT3_ADRQ			(4)
#define	NXE1100_POS_ADCCNT3_AVE				(2)
#define	NXE1100_POS_ADCCNT3_ADSEL			(0)

/* EN_ADCIR1 */
#define	NXE1100_POS_EN_ADCIR1_AIN0LIR		(7)
#define	NXE1100_POS_EN_ADCIR1_AIN1LIR		(6)
#define	NXE1100_POS_EN_ADCIR1_VTHMLIR		(5)
#define	NXE1100_POS_EN_ADCIR1_VSYSLIR		(4)
#define	NXE1100_POS_EN_ADCIR1_VUSBLIR		(3)
#define	NXE1100_POS_EN_ADCIR1_VADPLIR		(2)
#define	NXE1100_POS_EN_ADCIR1_VBATLIR		(1)
#define	NXE1100_POS_EN_ADCIR1_ILIMLIR		(0)

/*  EN_ADCIR2 */
#define	NXE1100_POS_EN_ADCIR2_AIN0HIR		(7)
#define	NXE1100_POS_EN_ADCIR2_AIN1HIR		(6)
#define	NXE1100_POS_EN_ADCIR2_VTHMHIR		(5)
#define	NXE1100_POS_EN_ADCIR2_VSYSHIR		(4)
#define	NXE1100_POS_EN_ADCIR2_VUSBHIR		(3)
#define	NXE1100_POS_EN_ADCIR2_VADPHIR		(2)
#define	NXE1100_POS_EN_ADCIR2_VBATHIR		(1)
#define	NXE1100_POS_EN_ADCIR2_ILIMHIR		(0)

/*  EN_ADCIR3 */
#define	NXE1100_POS_EN_ADCIR3_ADCENDIR		(0)

/* IR_ADC1 */
#define	NXE1100_POS_IR_ADC1_AIN0L			(7)
#define	NXE1100_POS_IR_ADC1_AIN1L			(6)
#define	NXE1100_POS_IR_ADC1_VTHML			(5)
#define	NXE1100_POS_IR_ADC1_VSYSL			(4)
#define	NXE1100_POS_IR_ADC1_VUSBL			(3)
#define	NXE1100_POS_IR_ADC1_VADPL			(2)
#define	NXE1100_POS_IR_ADC1_VBATL			(1)
#define	NXE1100_POS_IR_ADC1_ILIML			(0)

/* IR_ADC2 */
#define	NXE1100_POS_IR_ADC2_AIN0H			(7)
#define	NXE1100_POS_IR_ADC2_AIN1H			(6)
#define	NXE1100_POS_IR_ADC2_VTHMH			(5)
#define	NXE1100_POS_IR_ADC2_VSYSH			(4)
#define	NXE1100_POS_IR_ADC2_VUSBH			(3)
#define	NXE1100_POS_IR_ADC2_VADPH			(2)
#define	NXE1100_POS_IR_ADC2_VBATH			(1)
#define	NXE1100_POS_IR_ADC2_ILIMH			(0)

/* IR_ADC3 */
#define	NXE1100_POS_IR_ADC3_ADCEND			(0)

/* IOSEL */
#define	NXE1100_POS_IOSEL_IO03				(3)
#define	NXE1100_POS_IOSEL_IO02				(2)
#define	NXE1100_POS_IOSEL_IO01				(1)
#define	NXE1100_POS_IOSEL_IO00				(0) 

/* IOOUT */
#define	NXE1100_POS_IOOUT_IO03				(3)			// 1 : Hi-Z, 0 : Low
#define	NXE1100_POS_IOOUT_IO02				(2)
#define	NXE1100_POS_IOOUT_IO01				(1)
#define	NXE1100_POS_IOOUT_IO00				(0) 

/* GPEDGE1 */
#define	NXE1100_POS_GPEDGE1_EDGE03			(3)
#define	NXE1100_POS_GPEDGE1_EDGE02			(2)
#define	NXE1100_POS_GPEDGE1_EDGE01			(1)
#define	NXE1100_POS_GPEDGE1_EDGE00			(0)

#define	NXE1100_VAL_GPEDGE1_EDGE_MASK		(3)
#define	NXE1100_VAL_GPEDGE1_BOTH_EDGE		(3)
#define	NXE1100_VAL_GPEDGE1_FALLING_EDGE	(2)
#define	NXE1100_VAL_GPEDGE1_RISING_EDGE		(1)
#define	NXE1100_VAL_GPEDGE1_LEVEL			(0)

/* EN_GPIR */
#define	NXE1100_POS_EN_GPIR_GP03			(3)
#define	NXE1100_POS_EN_GPIR_GP02			(2)
#define	NXE1100_POS_EN_GPIR_GP01			(1)
#define	NXE1100_POS_EN_GPIR_GP00			(0)

/* IR_GPR */
#define	NXE1100_POS_IR_GPR_GP03				(3)
#define	NXE1100_POS_IR_GPR_GP02				(2)
#define	NXE1100_POS_IR_GPR_GP01				(1)
#define	NXE1100_POS_IR_GPR_GP00				(0)

/* IR_GPF */
#define	NXE1100_POS_IR_GPF_GP03				(3)
#define	NXE1100_POS_IR_GPF_GP02				(2)
#define	NXE1100_POS_IR_GPF_GP01				(1)
#define	NXE1100_POS_IR_GPF_GP00				(0)

/* MON_IOIN */
#define	NXE1100_POS_MON_IOIN_GP03			(3)
#define	NXE1100_POS_MON_IOIN_GP02			(2)
#define	NXE1100_POS_MON_IOIN_GP01			(1)
#define	NXE1100_POS_MON_IOIN_GP00			(0)

/* GPLED_FUNC */
#define	NXE1100_POS_GPLED_FUNC_GP1_LEDMODE	(6)
#define	NXE1100_POS_GPLED_FUNC_GP1_LEDFUNC	(4)
#define	NXE1100_POS_GPLED_FUNC_GP0_LEDMODE	(2)
#define	NXE1100_POS_GPLED_FUNC_GP0_LEDFUNC	(0)

/* INTPOL */
#define	NXE1100_POS_INTPOL					(0)
#define	NXE1100_VAL_INTPOL					(1)

/* INTEN */
#define	NXE1100_POS_INTEN_FGIREN			(7)
#define	NXE1100_POS_INTEN_CHGIREN			(6)
#define	NXE1100_POS_INTEN_GPIOIREN			(4)
#define	NXE1100_POS_INTEN_ADCIREN			(3)
#define	NXE1100_POS_INTEN_DCDCIREN			(1)
#define	NXE1100_POS_INTEN_SYSTEMIREN		(0)

/* INTMON */
#define	NXE1100_POS_INTMON_FGIRM			(7)
#define	NXE1100_POS_INTMON_CHGIRM			(6)
#define	NXE1100_POS_INTMON_WDGIRM			(5)
#define	NXE1100_POS_INTMON_GPIOIRM			(4)
#define	NXE1100_POS_INTMON_ADCIRM			(3)
#define	NXE1100_POS_INTMON_DCDCIRM			(1)
#define	NXE1100_POS_INTMON_SYSTEMIRM		(0)

/* PREVINDAC */
#define	NXE1100_POS_PREVINDAC				(0)

/* BATDAC */
#define	NXE1100_POS_BATDAC					(0)

/* CHGCTL1 */
#define	NXE1100_POS_CHGCTL1_CHGP			(7)
#define	NXE1100_POS_CHGCTL1_CHGCMP_DIS		(6)
#define	NXE1100_POS_CHGCTL1_NOBATOVLIM		(5)
#define	NXE1100_POS_CHGCTL1_OTG_BOOST_EN	(4)
#define	NXE1100_POS_CHGCTL1_SUSPEND			(3)
#define	NXE1100_POS_CHGCTL1_JEITAEN			(2)
#define	NXE1100_POS_CHGCTL1_VUSBCHGEN		(1)
#define	NXE1100_POS_CHGCTL1_VADPCHGEN		(0)

/* CHGCTL2 */
#define	NXE1100_POS_CHGCTL2_USB_VCONTMASK	(5)
#define	NXE1100_POS_CHGCTL2_ADP_VCONTMASK	(4)
#define	NXE1100_POS_CHGCTL2_VUSBBUCK_VTH	(2)
#define	NXE1100_POS_CHGCTL2_VADPBUCK_VTH	(0)

/* VSYSSET */
#define	NXE1100_POS_VSYSSET_PSWON			(7)
#define	NXE1100_POS_VSYSSET_VSYSSET			(4)
#define	NXE1100_POS_VSYSSET_VSYSOVSET		(0)

/* REGISET1 */
#define	NXE1100_POS_REGISET1_ILIM_ADP		(0)

/* REGISET2 */
#define	NXE1100_POS_REGISET2_ILIM_USB		(0)

#define	NXE1100_VAL_CURRENT_SETTING_MAX		(0x1D)		// 3000mA
#define	NXE1100_VAL_CURRENT_SETTING_MIN		(0x00)		// 100mA

/* CHGISET */
#define	NXE1100_POS_CHGISET_ICCHG			(6)
#define	NXE1100_POS_CHGISET_ICHG			(0)

#define	NXE1100_VAL_CHGISET_ICCHG_MASK		(0x3)
#define	NXE1100_VAL_CHGISET_ICHG_MASK		(0x1F)

/* TIMSET */
#define	NXE1100_POS_TIMSET_CTIMSET			(2)
#define	NXE1100_POS_TIMSET_RTIMSET			(0)

#define	NXE1100_VAL_CTIME_1000mS			(3)
#define	NXE1100_VAL_CTIME_5000mS			(2)
#define	NXE1100_VAL_CTIME_100mS				(1)
#define	NXE1100_VAL_CTIME_500mS				(0)

/* BATSET1 */
#define	NXE1100_POS_BATSET1_CHGPON			(5)
#define	NXE1100_POS_BATSET1_VBATOVSET		(4)
#define	NXE1100_POS_BATSET1_VWEAK			(2)
#define	NXE1100_POS_BATSET1_VDEAD			(1)
#define	NXE1100_POS_BATSET1_VSHORT			(0)

/* BATSET2 */
#define	NXE1100_POS_BATSET2_VFCHG			(4)
#define	NXE1100_POS_BATSET2_VRCHG			(0)

/*  DIESET */
#define	NXE1100_POS_DIESET_DIERTNTEMP		(4)
#define	NXE1100_POS_DIESET_DIEERRTEMP		(2)
#define	NXE1100_POS_DIESET_DIESHUTTEMP		(0)

/* CHGSTATE */
#define	NXE1100_POS_CHGSTATE_USEUSB			(7)
#define	NXE1100_POS_CHGSTATE_USEADP			(6)
#define	NXE1100_POS_CHGSTATE_RDSTATE		(0)

#define	NXE1100_POS_CHGSTATE_RDSTATE_MASK	(0x3F)
	#define	NXE1100_VAL_CHGSTATE_CHG_RDY_VUSB	(0x11)	// Charge Ready (VUSB)
	#define	NXE1100_VAL_CHGSTATE_NO_BATT2		(0x10)	// No Battery2
	#define	NXE1100_VAL_CHGSTATE_DIE_SHUDN		(0x0C)	// Die Shutdown
	#define	NXE1100_VAL_CHGSTATE_DIE_ERR		(0x0B)	// Die Error 
	#define	NXE1100_VAL_CHGSTATE_BATT_TEMPERR	(0x0A)	// Battery Temperature Error
	#define	NXE1100_VAL_CHGSTATE_BATT_OVV		(0x09)	// Battery Over Voltage 
	#define	NXE1100_VAL_CHGSTATE_NO_BATT		(0x08)	// No Battery
	#define	NXE1100_VAL_CHGSTATE_BATT_ERR		(0x07)	// Battery Error
	#define	NXE1100_VAL_CHGSTATE_VCHG_OVER		(0x06)	// VCHG Over Voltage
	#define	NXE1100_VAL_CHGSTATE_SUSPEND		(0x05)
	#define	NXE1100_VAL_CHGSTATE_CHG_CMP		(0x04)	// Charge Complete
	#define	NXE1100_VAL_CHGSTATE_RAPID_CHG		(0x03)	// Rapid Charge
	#define	NXE1100_VAL_CHGSTATE_TRICKLE_CHG	(0x02)	// Trickle Charge
	#define	NXE1100_VAL_CHGSTATE_CHG_RDY_VADP	(0x01)	// (VADP) 
	#define	NXE1100_VAL_CHGSTATE_CHG_OFF		(0x00)

/* CHGCTRL_IRFMASK */
#define	NXE1100_POS_CHGCTRL_IRFMASK_RDSTATE	(6)
#define	NXE1100_POS_CHGCTRL_IRFMASK_WVUSB	(5)
#define	NXE1100_POS_CHGCTRL_IRFMASK_WVADP	(4)
#define	NXE1100_POS_CHGCTRL_IRFMASK_VUSBLV	(3)
#define	NXE1100_POS_CHGCTRL_IRFMASK_VADPLV	(2)
#define	NXE1100_POS_CHGCTRL_IRFMASK_VUSBDET	(1)
#define	NXE1100_POS_CHGCTRL_IRFMASK_VADPDET	(0)

/* CHGCTRL_IRFMASK1 */
#define	NXE1100_POS_CHGSTAT_IRFMASK1_FMBTEMPJTA4		(7)
#define	NXE1100_POS_CHGSTAT_IRFMASK1_FMBTEMPJTA3		(6)
#define	NXE1100_POS_CHGSTAT_IRFMASK1_FMBTEMPJTA2		(5)
#define	NXE1100_POS_CHGSTAT_IRFMASK1_FMBTEMPJTA1		(4)
#define	NXE1100_POS_CHGSTAT_IRFMASK1_FMSLPMODE			(3)
#define	NXE1100_POS_CHGSTAT_IRFMASK1_FMBATOPEN			(2)
#define	NXE1100_POS_CHGSTAT_IRFMASK1_FMCHGCMP			(1)
#define	NXE1100_POS_CHGSTAT_IRFMASK1_FMONCHG			(0)

/* CHGSTAT_IRFMASK2 */
#define	NXE1100_POS_CHGSTAT_IRFMASK2_FMOSCMDETINT		(7)
#define	NXE1100_POS_CHGSTAT_IRFMASK2_FMOSCFDETINT3		(6)
#define	NXE1100_POS_CHGSTAT_IRFMASK2_FMOSCFDETINT2		(5)
#define	NXE1100_POS_CHGSTAT_IRFMASK2_FMOSCFDETINT1		(4)
#define	NXE1100_POS_CHGSTAT_IRFMASK2_FMPOOR_CHGCURINT	(3)
#define	NXE1100_POS_CHGSTAT_IRFMASK2_FMICRVSINT			(2)
#define	NXE1100_POS_CHGSTAT_IRFMASK2_FMVOLTERMINT		(1)
#define	NXE1100_POS_CHGSTAT_IRFMASK2_FMCURTERMINT		(0)

/* CHGERR_IRFMASK */
#define	NXE1100_POS_CHGERR_IRFMASK_FMVUSBOVS		(7)
#define	NXE1100_POS_CHGERR_IRFMASK_FMVADPOVSINT		(6)
#define	NXE1100_POS_CHGERR_IRFMASK_FMRTIMOVINT		(5)
#define	NXE1100_POS_CHGERR_IRFMASK_FMTTIMOVINT		(4)
#define	NXE1100_POS_CHGERR_IRFMASK_FMVBATOVINT		(3)
#define	NXE1100_POS_CHGERR_IRFMASK_FMBTEMPERRINT	(2)
#define	NXE1100_POS_CHGERR_IRFMASK_FMDIEERRINT		(1)
#define	NXE1100_POS_CHGERR_IRFMASK_FMDIEOFFIN		(0)

/* CHGCTRL_IRR */
#define	NXE1100_POS_CHGCTRL_IRR_FRDSTATESHIFTINT	(6)	
#define	NXE1100_POS_CHGCTRL_IRR_FWVUSBSINT			(5)
#define	NXE1100_POS_CHGCTRL_IRR_FWVADPSINT			(4)
#define	NXE1100_POS_CHGCTRL_IRR_FVUSBLVSINT			(3)
#define	NXE1100_POS_CHGCTRL_IRR_FVADPLVSINT			(2)
#define	NXE1100_POS_CHGCTRL_IRR_FVUSBDETSINT		(1)
#define	NXE1100_POS_CHGCTRL_IRR_FVADPDETSINT		(0)

/* CHGSTAT_IRR1 */
#define	NXE1100_POS_CHGSTAT_IRR1_FBTEMPJTA4INT		(7)
#define	NXE1100_POS_CHGSTAT_IRR1_FBTEMPJTA3INT		(6)
#define	NXE1100_POS_CHGSTAT_IRR1_FBTEMPJTA2INT		(5)
#define	NXE1100_POS_CHGSTAT_IRR1_FBTEMPJTA1INT		(4)
#define	NXE1100_POS_CHGSTAT_IRR1_FSLPMODEINT		(3)
#define	NXE1100_POS_CHGSTAT_IRR1_FBATOPENINT		(2)
#define	NXE1100_POS_CHGSTAT_IRR1_FCHGCMPINT			(1)
#define	NXE1100_POS_CHGSTAT_IRR1_FONCHGINT			(0)

/* CHGSTAT_IRR2 */
#define	NXE1100_POS_CHGSTAT_IRR2_FOSCMDETINT		(7)
#define	NXE1100_POS_CHGSTAT_IRR2_FOSCFDETINT3		(6)
#define	NXE1100_POS_CHGSTAT_IRR2_FOSCFDETINT2		(5)
#define	NXE1100_POS_CHGSTAT_IRR2_FOSCFDETINT1		(4)
#define	NXE1100_POS_CHGSTAT_IRR2_FPOOR_CHGCURINT	(3)
#define	NXE1100_POS_CHGSTAT_IRR2_FICRVSINT			(2)
#define	NXE1100_POS_CHGSTAT_IRR2_FVOLTERMINT		(1)
#define	NXE1100_POS_CHGSTAT_IRR2_FCURTERMINT		(0)

/* CHGERR_IRR */
#define	NXE1100_POS_CHGERR_IRR_FVUSBOVSINT			(7)
#define	NXE1100_POS_CHGERR_IRR_FVADPOVSINT			(6)
#define	NXE1100_POS_CHGERR_IRR_FRTIMOVINT			(5)
#define	NXE1100_POS_CHGERR_IRR_FTTIMOVINT			(4)
#define	NXE1100_POS_CHGERR_IRR_FVBATOVINT			(3)
#define	NXE1100_POS_CHGERR_IRR_FBTEMPERRINT			(2)
#define	NXE1100_POS_CHGERR_IRR_FDIEERRINT			(1)
#define	NXE1100_POS_CHGERR_IRR_FDIEOFFINT			(0)

/* CHGCTRL_MONI */
#define	NXE1100_POS_CHGCTRL_MONI_RDSTATESHIFT		(6)
#define	NXE1100_POS_CHGCTRL_MONI_WVUSBSINT			(5)
#define	NXE1100_POS_CHGCTRL_MONI_WVADPSINT			(4)
#define	NXE1100_POS_CHGCTRL_MONI_VUSBLVSINT			(3)
#define	NXE1100_POS_CHGCTRL_MONI_VADPLVSINT			(2)
#define	NXE1100_POS_CHGCTRL_MONI_VUSBDETSINT		(1)
#define	NXE1100_POS_CHGCTRL_MONI_VADPDETSINT		(0)

/* CHGSTAT_MONI1 */
#define	NXE1100_POS_CHGSTAT_MONI1_BTEMPJTA4INT		(7)
#define	NXE1100_POS_CHGSTAT_MONI1_BTEMPJTA3INT		(6)
#define	NXE1100_POS_CHGSTAT_MONI1_BTEMPJTA2INT		(5)
#define	NXE1100_POS_CHGSTAT_MONI1_BTEMPJTA1INT		(4)
#define	NXE1100_POS_CHGSTAT_MONI1_SLPMODEINT		(3)
#define	NXE1100_POS_CHGSTAT_MONI1_BATOPENINT		(2)
#define	NXE1100_POS_CHGSTAT_MONI1_CHGCMPINT			(1)
#define	NXE1100_POS_CHGSTAT_MONI1_ONCHGINT			(0)

/* CHGSTAT_MONI2 */
#define	NXE1100_POS_CHGSTAT_MONI2_OSCMDETINT		(7)
#define	NXE1100_POS_CHGSTAT_MONI2_OSCFDETINT3		(6)
#define	NXE1100_POS_CHGSTAT_MONI2_OSCFDETINT2		(5)
#define	NXE1100_POS_CHGSTAT_MONI2_OSCFDETINT1		(4)
#define	NXE1100_POS_CHGSTAT_MONI2_POOR_CHGCURINT	(3)
#define	NXE1100_POS_CHGSTAT_MONI2_ICRVSINT			(2)
#define	NXE1100_POS_CHGSTAT_MONI2_VOLTERMINT		(1)
#define	NXE1100_POS_CHGSTAT_MONI2_CURTERMINT		(0)

/* CHGERR_MONI */
#define	NXE1100_POS_CHGERR_MONI_VUSBOVSINT			(7)
#define	NXE1100_POS_CHGERR_MONI_VADPOVSINT			(6)
#define	NXE1100_POS_CHGERR_MONI_RTIMOVINT			(5)
#define	NXE1100_POS_CHGERR_MONI_TTIMOVINT			(4)
#define	NXE1100_POS_CHGERR_MONI_VBATOVINT			(3)
#define	NXE1100_POS_CHGERR_MONI_BTEMPERRINT			(2)
#define	NXE1100_POS_CHGERR_MONI_DIEERRINT			(1)
#define	NXE1100_POS_CHGERR_MONI_DIEOFFINT			(0)

/* CHGCTRL_DETMOD1 */
#define	NXE1100_POS_CHGCTRL_DETMOD1_VUSBLVSINT		(3)
#define	NXE1100_POS_CHGCTRL_DETMOD1_VADPLVSINT		(2)
#define	NXE1100_POS_CHGCTRL_DETMOD1_VUSBDETSINT		(1)
#define	NXE1100_POS_CHGCTRL_DETMOD1_VADPDETSINT		(0)

/* CHGCTRL_DETMOD2 */
#define	NXE1100_POS_CHGCTRL_DETMOD2_WVUSBSINT		(2)
#define	NXE1100_POS_CHGCTRL_DETMOD2_WVADPSINT		(0)

/* CHGSTAT_DETMOD1 */
#define	NXE1100_POS_CHGSTAT_DETMOD1_SLPMODEINT		(6)
#define	NXE1100_POS_CHGSTAT_DETMOD1_BATOPENINT		(4)
#define	NXE1100_POS_CHGSTAT_DETMOD1_CHGCMPINT		(2)
#define	NXE1100_POS_CHGSTAT_DETMOD1_ONCHGINT		(0)

/* CHGSTAT_DETMOD2 */
#define	NXE1100_POS_CHGSTAT_DETMOD2_BTEMPJTA4INT	(6)
#define	NXE1100_POS_CHGSTAT_DETMOD2_BTEMPJTA3INT	(4)
#define	NXE1100_POS_CHGSTAT_DETMOD2_BTEMPJTA2INT	(2)
#define	NXE1100_POS_CHGSTAT_DETMOD2_BTEMPJTA1INT	(0)

/* CHGSTAT_DETMOD3 */
#define	NXE1100_POS_CHGSTAT_DETMOD3_POOR_CHGCURINT	(6)
#define	NXE1100_POS_CHGSTAT_DETMOD3_ICRVSINT		(4)
#define	NXE1100_POS_CHGSTAT_DETMOD3_VOLTERMINT		(2)
#define	NXE1100_POS_CHGSTAT_DETMOD3_CURTERMINT		(0)

/* CHGERR_DETMOD1 */
#define	NXE1100_POS_CHGERR_DETMOD1_VBATOVINT		(6)
#define	NXE1100_POS_CHGERR_DETMOD1_BTEMPERRINT		(4)
#define	NXE1100_POS_CHGERR_DETMOD1_DIEERRINT		(2)
#define	NXE1100_POS_CHGERR_DETMOD1_DIEOFFINT		(0)

/* CHGERR_DETMOD2 */
#define	NXE1100_POS_CHGERR_DETMOD2_MODVUSBOVSINT	(6)
#define	NXE1100_POS_CHGERR_DETMOD2_MODVADPOVSINT	(4)
#define	NXE1100_POS_CHGERR_DETMOD2_MODRTIMOVINT		(2)
#define	NXE1100_POS_CHGERR_DETMOD2_MODTTIMOVINT		(0)

/* CHGOSCCTL */
#define	NXE1100_POS_CHGOSCCTL_OSCFREQON4			(7)
#define	NXE1100_POS_CHGOSCCTL_OSCFREQON3			(6)
#define	NXE1100_POS_CHGOSCCTL_OSCFREQON2			(5)
#define	NXE1100_POS_CHGOSCCTL_OSCFREQON1			(4)
#define	NXE1100_POS_CHGOSCCTL_OSCMODESEL			(2)
#define	NXE1100_POS_CHGOSCCTL_OSCERROFF				(1)
#define	NXE1100_POS_CHGOSCCTL_OSCMODEON				(0)

/* CHGOSCSCORERESET1 */
#define	NXE1100_POS_CHGOSCSCORERESET1_F34HSEL		(6)
#define	NXE1100_POS_CHGOSCSCORERESET1_F2HSEL		(4)
#define	NXE1100_POS_CHGOSCSCORERESET1_F1SEL			(2)
#define	NXE1100_POS_CHGOSCSCORERESET1_MHSEL 		(0)

/* CHGOSCSCORERESET2 */
#define	NXE1100_POS_CHGOSCSCORERESET2_F34PMSEL		(6)
#define	NXE1100_POS_CHGOSCSCORERESET2_F2PMSEL		(4)
#define	NXE1100_POS_CHGOSCSCORERESET2_F1PMSEL		(2)
#define	NXE1100_POS_CHGOSCSCORERESET2_MPMSEL		(0)

/* CHGOSCSCORERESET3 */
#define	NXE1100_POS_CHGOSCSCORERESET3_F3PMMOD		(7)
#define	NXE1100_POS_CHGOSCSCORERESET3_F2PMMOD		(6)
#define	NXE1100_POS_CHGOSCSCORERESET3_F1PMMOD		(5)
#define	NXE1100_POS_CHGOSCSCORERESET3_MPMMOD		(4)
#define	NXE1100_POS_CHGOSCSCORERESET3_F34HMOD		(3)
#define	NXE1100_POS_CHGOSCSCORERESET3_F2HMOD		(2)
#define	NXE1100_POS_CHGOSCSCORERESET3_F1HMOD		(1)
#define	NXE1100_POS_CHGOSCSCORERESET3_MHMOD			(0)

/* CHGOSCFREQSET1 */
#define	NXE1100_POS_CHGOSCFREQSET1_F3DIS		(6)
#define	NXE1100_POS_CHGOSCFREQSET1_F2TH 		(0)

/* CHGOSCFREQSET2 */
#define	NXE1100_POS_CHGOSCFREQSET2_F4TIM		(4)
#define	NXE1100_POS_CHGOSCFREQSET2_F4TH			(2)
#define	NXE1100_POS_CHGOSCFREQSET2_F3TH			(0)

/* FG_CTRL */
#define	NXE1100_POS_FG_CTRL_SRST0			(7)
#define	NXE1100_POS_FG_CTRL_SRST1			(6)
#define	NXE1100_POS_FG_CTRL_FG_ACC			(4)
#define	NXE1100_POS_FG_CTRL_FG_EN			(0)

/* AGE */
#define	NXE1100_POS_AGE_AGEFLG				(7)
#define	NXE1100_POS_AGE_AGE					(0)

/* CC_CTRL */
#define	NXE1100_POS_CC_EN					(4)
#define	NXE1100_POS_CC_SFTRST				(3)
#define	NXE1100_POS_CC_CAL_REQ				(1)
#define	NXE1100_POS_CC_PAUSE				(0)


/* IRQ definitions */
enum nxe1100_irq_source {
	NXE1100_IRQGRP_SYSTEM_INT = 0,

	NXE1100_IRQGRP_DCDC_INT,

	NXE1100_IRQGRP_ADC_INT1,
	NXE1100_IRQGRP_ADC_INT2,
	NXE1100_IRQGRP_ADC_INT3,

	NXE1100_IRQGRP_GPIO_INT,

	NXE1100_IRQGRP_CHG_INT1,		/* Charge Control interrupt */
	NXE1100_IRQGRP_CHG_INT2,		/* Charge Status1 interrupt */
	NXE1100_IRQGRP_CHG_INT3,		/* Charge Status2 interrupt */
	NXE1100_IRQGRP_CHG_INT4,		/* Charge Error interrupt */

	NXE1100_IRQGRP_FG_INT,

	NXE1100_IRQ_GROUP_NR,
};

enum nxe1100_irq {
	NXE1100_IRQ_DCDC_DC1LIM,
	NXE1100_IRQ_DCDC_DC2LIM,
	NXE1100_IRQ_DCDC_DC3LIM,

	NXE1100_IRQ_ADC1_AIN0L,
	NXE1100_IRQ_ADC1_AIN1L,
	NXE1100_IRQ_ADC1_VTHML,
	NXE1100_IRQ_ADC1_VSYSL,
	NXE1100_IRQ_ADC1_VUSBL,
	NXE1100_IRQ_ADC1_VADPL,
	NXE1100_IRQ_ADC1_VBATL,
	NXE1100_IRQ_ADC1_ILIML,			/* 10 */

	NXE1100_IRQ_ADC2_AIN0H,
	NXE1100_IRQ_ADC2_AIN1H,
	NXE1100_IRQ_ADC2_VTHMH,
	NXE1100_IRQ_ADC2_VSYSH,
	NXE1100_IRQ_ADC2_VUSBH,
	NXE1100_IRQ_ADC2_VADPH,
	NXE1100_IRQ_ADC2_VBATH,
	NXE1100_IRQ_ADC2_ILIMH,

	NXE1100_IRQ_ADC3_END,

	NXE1100_IRQ_GPIO_GP00,			/* 20 */
	NXE1100_IRQ_GPIO_GP01,
	NXE1100_IRQ_GPIO_GP02,
	NXE1100_IRQ_GPIO_GP03,

	NXE1100_IRQ_CHGCTRL_RDSTATESHIFT,
	NXE1100_IRQ_CHGCTRL_WVUSBS,
	NXE1100_IRQ_CHGCTRL_WVADPS,
	NXE1100_IRQ_CHGCTRL_VUSBLVS,
	NXE1100_IRQ_CHGCTRL_VADPLVS,
	NXE1100_IRQ_CHGCTRL_VUSBDETS,
	NXE1100_IRQ_CHGCTRL_VADPDETS,	/* 30 */

	NXE1100_IRQ_CHGSTS_BTEMPJTA4,
	NXE1100_IRQ_CHGSTS_BTEMPJTA3,
	NXE1100_IRQ_CHGSTS_BTEMPJTA2,
	NXE1100_IRQ_CHGSTS_BTEMPJTA1,
	NXE1100_IRQ_CHGSTS_SLPMODE,
	NXE1100_IRQ_CHGSTS_BATOPEN,
	NXE1100_IRQ_CHGSTS_CHGCMP,
	NXE1100_IRQ_CHGSTS_ONCHG,

	NXE1100_IRQ_CHGSTS_OSCMDET,
	NXE1100_IRQ_CHGSTS_OSCFDET3,	/* 40 */
	NXE1100_IRQ_CHGSTS_OSCFDET2,
	NXE1100_IRQ_CHGSTS_OSCFDET1,
	NXE1100_IRQ_CHGSTS_POOR_CHGCUR,
	NXE1100_IRQ_CHGSTS_ICRVS,
	NXE1100_IRQ_CHGSTS_VOLTERM,
	NXE1100_IRQ_CHGSTS_CURTERM,

	NXE1100_IRQ_CHGERR_VUSBOVS,
	NXE1100_IRQ_CHGERR_VADPOVS,
	NXE1100_IRQ_CHGERR_RTIMOV,
	NXE1100_IRQ_CHGERR_TTIMOV,		/* 50 */
	NXE1100_IRQ_CHGERR_VBATOV,
	NXE1100_IRQ_CHGERR_BTEMPERR,
	NXE1100_IRQ_CHGERR_DIEERR,
	NXE1100_IRQ_CHGERR_DIEOFF,

	NXE1100_IRQ_NR,
};

enum nxe1100_pwr_src {
	NXE1100_PWR_SRC_BAT = 0,
	NXE1100_PWR_SRC_ADP,
	NXE1100_PWR_SRC_USB,
};

/* NXE1100 various variants */
enum {
	TYPE_NXE1100 = 0, /* Default */
};

#define NXE1100_IRQ_SYSTEM_MASK		(1 << 0)
#define NXE1100_IRQ_DCDC_MASK		(1 << 1)
#define NXE1100_IRQ_ADC_MASK		(1 << 3)
#define NXE1100_IRQ_GPIO_MASK		(1 << 4)
#define NXE1100_IRQ_CHG_MASK		(1 << 6)
#define NXE1100_IRQ_FG_MASK			(1 << 7)

#define NXE1100_IRQ_WTSREVNT_MASK	(1 << 0)
#define NXE1100_IRQ_SMPLEVNT_MASK	(1 << 1)
#define NXE1100_IRQ_ALARM1_MASK		(1 << 2)
#define NXE1100_IRQ_ALARM0_MASK		(1 << 3)

#define NXE1100_IRQ_ONKEY1S_MASK	(1 << 0)
#define NXE1100_IRQ_TOPOFFR_MASK	(1 << 2)
#define NXE1100_IRQ_DCINOVPR_MASK	(1 << 3)
#define NXE1100_IRQ_CHGRSTF_MASK	(1 << 4)
#define NXE1100_IRQ_DONER_MASK		(1 << 5)
#define NXE1100_IRQ_CHGFAULT_MASK	(1 << 7)

#define NXE1100_IRQ_LOBAT1_MASK		(1 << 0)
#define NXE1100_IRQ_LOBAT2_MASK		(1 << 1)

#define NXE1100_ENRAMP				(1 << 4)

#define NXE1100_NUM_GPIO	4
struct nxe1100_dev {
	struct device		*dev;
	struct i2c_client	*i2c;
	struct mutex		iolock;
	struct mutex		irqlock;

	int		irq_base;
	int		irq;
	int		ono;
	u8		irq_masks_cur[NXE1100_IRQ_GROUP_NR];
	u8		irq_masks_cache[NXE1100_IRQ_GROUP_NR];
	u8		status_regs[NXE1100_IRQ_GROUP_NR];

	int		gpio_eint;
	u8		gpio_mode[NXE1100_NUM_GPIO];
	u8		cache_reg[256];
	int		type;
	bool	wakeup;
};

int nxe1100_irq_init(struct nxe1100_dev *nxe1100);
void nxe1100_irq_exit(struct nxe1100_dev *nxe1100);
int nxe1100_irq_resume(struct nxe1100_dev *nxe1100);

extern int nxe1100_read_reg(struct i2c_client *i2c, u8 reg, u8 *dest);
extern int nxe1100_bulk_read(struct i2c_client *i2c, u8 reg, int count,
		u8 *buf);
extern int nxe1100_write_reg(struct i2c_client *i2c, u8 reg, u8 value);
extern int nxe1100_bulk_write(struct i2c_client *i2c, u8 reg, int count,
		u8 *buf);
extern int nxe1100_update_reg(struct i2c_client *i2c, u8 reg, u8 val, u8 mask);

#define NXE1100_GPIO_INT_BOTH	(0x3)
#define NXE1100_GPIO_INT_FALL	(0x2)
#define NXE1100_GPIO_INT_RISE	(0x1)
#define NXE1100_GPIO_INT_LEVEL	(0x0)

#define NXE1100_GPIO_INT_MASK	(0x3)
#endif /*  __LINUX_MFD_NXE1100_PRIV_H */
