# Vivado Verilog Projects

A curated collection of compact, self-contained Vivado projects showcasing foundational digital design blocks. Clean repo, sources-first, and easy to explore.

- Multiplexers/Demultiplexers (4x1, 8x1)
- Encoders/Decoders
- Logic Gates
- Adders (Half, Full)
- Binary â†” Gray code

## Explore the projects

Each project lives under `projects/` and includes:
- `sources_1/new/`: synthesizable Verilog module(s), e.g. `dut.v`
- `sim_1/new/`: simple testbench(es), e.g. `tb.v`

Quick links:
- [projects/mux4x1](projects/mux4x1)
- [projects/mux8x1](projects/mux8x1)
- [projects/demux4x1](projects/demux4x1)
- [projects/demux8x1](projects/demux8x1)
- [projects/encoders](projects/encoders)
- [projects/decoders](projects/decoders)
- [projects/Gates](projects/Gates)
- [projects/Full_adder](projects/Full_adder)
- [projects/half](projects/half)
- [projects/binary-grey](projects/binary-grey)

## How to run (Vivado xsim)

1. Open Vivado and create a new project.
2. Add `projects/<name>/<name>.srcs/sources_1/new/dut.v` and `projects/<name>/<name>.srcs/sim_1/new/tb.v`.
3. Set simulation top to the testbench module (usually `tb`).
4. Run simulation.

Tip: Some `sim_1/behav/xsim` folders may contain `compile.bat`, `elaborate.bat`, and `simulate.bat`. These can be regenerated by Vivado and are not tracked in git.

## Repository layout

```
root/
  projects/
    <project>/
      <project>.srcs/
        sources_1/new/dut.v
        sim_1/new/tb.v
  .gitattributes
  .gitignore
  LICENSE
  README.md
```

## Notes
- Keep HDL portable and synthesizable in `dut.v`.
- Testbenches may use `initial` blocks and `$monitor`/`$display`.
