module Test_D_Hazard(
input [31:0] inst_in,
input clk,
input NOP,
output reg [31:0] inst_out );

always@(posedge clk)
begin
	if(NOP)
	inst_out = 0 ;
	else 
	inst_out = inst_in;
end
endmodule 