# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Axolotl.srcs/sources_1/new/Adder.vhd" \
"../../../../Axolotl.srcs/sim_1/new/Adder_tb.vhd" \

# Do not sort compile order
nosort
