{"vcs1":{"timestamp_begin":1760942773.568760971, "rt":1.58, "ut":1.02, "st":0.17}}
{"vcselab":{"timestamp_begin":1760942775.197986011, "rt":0.62, "ut":0.25, "st":0.07}}
{"link":{"timestamp_begin":1760942775.864496265, "rt":0.22, "ut":0.09, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1760942773.263708828}
{"VCS_COMP_START_TIME": 1760942773.263708828}
{"VCS_COMP_END_TIME": 1760942780.470542570}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim/top_tb.sv -debug_access+all -full64 -debug_region+cell +memcbk -f /home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./src/rtl_sim.f +incdir+/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./src+/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./include+/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim +define+prog7 +prog_path=/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim/prog7 +rdcycle=1 +notimingcheck"}
{"vcs1": {"peak_mem": 371308}}
{"vcselab": {"peak_mem": 247084}}
