#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Oct 27 16:33:46 2020
# Process ID: 15208
# Current directory: C:/GitHub/ReconHardware/FPGA_Files/Projects/Hello_Zynq/Hello_Zynq.runs/design_2_proc_sys_reset_0_0_synth_1
# Command line: vivado.exe -log design_2_proc_sys_reset_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_proc_sys_reset_0_0.tcl
# Log file: C:/GitHub/ReconHardware/FPGA_Files/Projects/Hello_Zynq/Hello_Zynq.runs/design_2_proc_sys_reset_0_0_synth_1/design_2_proc_sys_reset_0_0.vds
# Journal file: C:/GitHub/ReconHardware/FPGA_Files/Projects/Hello_Zynq/Hello_Zynq.runs/design_2_proc_sys_reset_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_2_proc_sys_reset_0_0.tcl -notrace
