#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
<<<<<<< HEAD
# Start of session at: Sun Jan  2 15:14:15 2022
# Process ID: 13508
# Current directory: E:/code/HDL/hardware_design/func_inst/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13784 E:\code\HDL\hardware_design\func_inst\project_1\project_1.xpr
=======
# Start of session at: Sun Jan  2 20:58:34 2022
# Process ID: 5324
# Current directory: E:/code/HDL/hardware_design/func_inst/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2380 E:\code\HDL\hardware_design\func_inst\project_1\project_1.xpr
>>>>>>> ef6b07d354b7f74a825de23eabca26a31fa003c4
# Log file: E:/code/HDL/hardware_design/func_inst/project_1/vivado.log
# Journal file: E:/code/HDL/hardware_design/func_inst/project_1\vivado.jou
# Running On: LapTop-TanYong, OS: Windows, CPU Frequency: 1800 MHz, CPU Physical cores: 4, Host memory: 8467 MB
#-----------------------------------------------------------
start_gui
open_project E:/code/HDL/hardware_design/func_inst/project_1/project_1.xpr
update_compile_order -fileset sources_1
<<<<<<< HEAD
set_property -dict [list CONFIG.Coe_File {E:/code/HDL/hardware_design/func_inst/funcTest_independent/LogicInstTest/obj/inst_ram.coe}] [get_ips inst_ram]
=======
set_property -dict [list CONFIG.Coe_File {e:/code/HDL/hardware_design/func_inst/funcTest_independent/ArithmeticTest/obj/inst_ram.coe}] [get_ips inst_ram]
>>>>>>> ef6b07d354b7f74a825de23eabca26a31fa003c4
generate_target all [get_files  E:/code/HDL/hardware_design/func_inst/rtl/xilinx_ip/inst_ram/inst_ram.xci]
catch { config_ip_cache -export [get_ips -all inst_ram] }
export_ip_user_files -of_objects [get_files E:/code/HDL/hardware_design/func_inst/rtl/xilinx_ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
reset_run inst_ram_synth_1
launch_runs inst_ram_synth_1 -jobs 4
wait_on_run inst_ram_synth_1
export_simulation -of_objects [get_files E:/code/HDL/hardware_design/func_inst/rtl/xilinx_ip/inst_ram/inst_ram.xci] -directory E:/code/HDL/hardware_design/func_inst/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/code/HDL/hardware_design/func_inst/project_1/project_1.ip_user_files -ipstatic_source_dir E:/code/HDL/hardware_design/func_inst/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/code/HDL/hardware_design/func_inst/project_1/project_1.cache/compile_simlib/modelsim} {questa=E:/code/HDL/hardware_design/func_inst/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/code/HDL/hardware_design/func_inst/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/code/HDL/hardware_design/func_inst/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config E:/code/HDL/hardware_design/func_inst/tb_top_behav.wcfg
source tb_top.tcl
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc/cpu/mips/dp/alu/a}} {{/tb_top/soc/cpu/mips/dp/alu/b}} {{/tb_top/soc/cpu/mips/dp/alu/y}} {{/tb_top/soc/cpu/mips/dp/alu/mult_a}} {{/tb_top/soc/cpu/mips/dp/alu/mult_b}} {{/tb_top/soc/cpu/mips/dp/alu/hilo_temp}} 
relaunch_sim
save_wave_config {E:/code/HDL/hardware_design/func_inst/tb_top_behav.wcfg}
close_sim
launch_simulation
open_wave_config E:/code/HDL/hardware_design/func_inst/tb_top_behav.wcfg
source tb_top.tcl
close_sim
<<<<<<< HEAD
reset_run inst_ram_synth_1
=======
>>>>>>> ef6b07d354b7f74a825de23eabca26a31fa003c4
