[INF:CM0023] Creating log file ../../build/regression/PackageBind/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<141> s<140> l<1:1> el<1:0>
n<> u<2> t<Package> p<101> s<3> l<1:1> el<1:8>
n<prim_util_pkg> u<3> t<StringConst> p<101> s<99> l<1:9> el<1:22>
n<> u<4> t<Lifetime_Automatic> p<97> s<96> l<2:13> el<2:22>
n<> u<5> t<IntegerAtomType_Integer> p<6> l<2:23> el<2:30>
n<> u<6> t<Data_type> p<7> c<5> l<2:23> el<2:30>
n<> u<7> t<Function_data_type> p<8> c<6> l<2:23> el<2:30>
n<> u<8> t<Function_data_type_or_implicit> p<96> c<7> s<9> l<2:23> el<2:30>
n<_clog2> u<9> t<StringConst> p<96> s<15> l<2:31> el<2:37>
n<> u<10> t<IntegerAtomType_Integer> p<11> l<2:38> el<2:45>
n<> u<11> t<Data_type> p<12> c<10> l<2:38> el<2:45>
n<> u<12> t<Data_type_or_implicit> p<14> c<11> s<13> l<2:38> el<2:45>
n<value> u<13> t<StringConst> p<14> l<2:46> el<2:51>
n<> u<14> t<Tf_port_item> p<15> c<12> l<2:38> el<2:51>
n<> u<15> t<Tf_port_list> p<96> c<14> s<23> l<2:38> el<2:51>
n<> u<16> t<IntegerAtomType_Integer> p<17> l<3:7> el<3:14>
n<> u<17> t<Data_type> p<21> c<16> s<20> l<3:7> el<3:14>
n<result> u<18> t<StringConst> p<19> l<3:15> el<3:21>
n<> u<19> t<Variable_decl_assignment> p<20> c<18> l<3:15> el<3:21>
n<> u<20> t<List_of_variable_decl_assignments> p<21> c<19> l<3:15> el<3:21>
n<> u<21> t<Variable_declaration> p<22> c<17> l<3:7> el<3:22>
n<> u<22> t<Data_declaration> p<23> c<21> l<3:7> el<3:22>
n<> u<23> t<Block_item_declaration> p<96> c<22> s<85> l<3:7> el<3:22>
n<result> u<24> t<StringConst> p<25> l<5:12> el<5:18>
n<> u<25> t<Ps_or_hierarchical_identifier> p<28> c<24> s<27> l<5:12> el<5:18>
n<> u<26> t<Bit_select> p<27> l<5:19> el<5:19>
n<> u<27> t<Select> p<28> c<26> l<5:19> el<5:19>
n<> u<28> t<Variable_lvalue> p<33> c<25> s<32> l<5:12> el<5:18>
n<0> u<29> t<IntConst> p<30> l<5:21> el<5:22>
n<> u<30> t<Primary_literal> p<31> c<29> l<5:21> el<5:22>
n<> u<31> t<Primary> p<32> c<30> l<5:21> el<5:22>
n<> u<32> t<Expression> p<33> c<31> l<5:21> el<5:22>
n<> u<33> t<Variable_assignment> p<34> c<28> l<5:12> el<5:22>
n<> u<34> t<List_of_variable_assignments> p<35> c<33> l<5:12> el<5:22>
n<> u<35> t<For_initialization> p<82> c<34> s<45> l<5:12> el<5:22>
n<value> u<36> t<StringConst> p<37> l<5:24> el<5:29>
n<> u<37> t<Primary_literal> p<38> c<36> l<5:24> el<5:29>
n<> u<38> t<Primary> p<39> c<37> l<5:24> el<5:29>
n<> u<39> t<Expression> p<45> c<38> s<44> l<5:24> el<5:29>
n<1> u<40> t<IntConst> p<41> l<5:32> el<5:33>
n<> u<41> t<Primary_literal> p<42> c<40> l<5:32> el<5:33>
n<> u<42> t<Primary> p<43> c<41> l<5:32> el<5:33>
n<> u<43> t<Expression> p<45> c<42> l<5:32> el<5:33>
n<> u<44> t<BinOp_Great> p<45> s<43> l<5:30> el<5:31>
n<> u<45> t<Expression> p<82> c<39> s<54> l<5:24> el<5:33>
n<result> u<46> t<StringConst> p<47> l<5:35> el<5:41>
n<> u<47> t<Ps_or_hierarchical_identifier> p<50> c<46> s<49> l<5:35> el<5:41>
n<> u<48> t<Bit_select> p<49> l<5:41> el<5:41>
n<> u<49> t<Select> p<50> c<48> l<5:41> el<5:41>
n<> u<50> t<Variable_lvalue> p<52> c<47> s<51> l<5:35> el<5:41>
n<> u<51> t<IncDec_PlusPlus> p<52> l<5:41> el<5:43>
n<> u<52> t<Inc_or_dec_expression> p<53> c<50> l<5:35> el<5:43>
n<> u<53> t<For_step_assignment> p<54> c<52> l<5:35> el<5:43>
n<> u<54> t<For_step> p<82> c<53> s<80> l<5:35> el<5:43>
n<value> u<55> t<StringConst> p<56> l<6:3> el<6:8>
n<> u<56> t<Ps_or_hierarchical_identifier> p<59> c<55> s<58> l<6:3> el<6:8>
n<> u<57> t<Bit_select> p<58> l<6:9> el<6:9>
n<> u<58> t<Select> p<59> c<57> l<6:9> el<6:9>
n<> u<59> t<Variable_lvalue> p<71> c<56> s<60> l<6:3> el<6:8>
n<> u<60> t<AssignOp_Assign> p<71> s<70> l<6:9> el<6:10>
n<value> u<61> t<StringConst> p<62> l<6:11> el<6:16>
n<> u<62> t<Primary_literal> p<63> c<61> l<6:11> el<6:16>
n<> u<63> t<Primary> p<64> c<62> l<6:11> el<6:16>
n<> u<64> t<Expression> p<70> c<63> s<69> l<6:11> el<6:16>
n<1> u<65> t<IntConst> p<66> l<6:20> el<6:21>
n<> u<66> t<Primary_literal> p<67> c<65> l<6:20> el<6:21>
n<> u<67> t<Primary> p<68> c<66> l<6:20> el<6:21>
n<> u<68> t<Expression> p<70> c<67> l<6:20> el<6:21>
n<> u<69> t<BinOp_ShiftRight> p<70> s<68> l<6:17> el<6:19>
n<> u<70> t<Expression> p<71> c<64> l<6:11> el<6:21>
n<> u<71> t<Operator_assignment> p<72> c<59> l<6:3> el<6:21>
n<> u<72> t<Blocking_assignment> p<73> c<71> l<6:3> el<6:21>
n<> u<73> t<Statement_item> p<74> c<72> l<6:3> el<6:22>
n<> u<74> t<Statement> p<75> c<73> l<6:3> el<6:22>
n<> u<75> t<Statement_or_null> p<77> c<74> s<76> l<6:3> el<6:22>
n<> u<76> t<End> p<77> l<7:7> el<7:10>
n<> u<77> t<Seq_block> p<78> c<75> l<5:45> el<7:10>
n<> u<78> t<Statement_item> p<79> c<77> l<5:45> el<7:10>
n<> u<79> t<Statement> p<80> c<78> l<5:45> el<7:10>
n<> u<80> t<Statement_or_null> p<82> c<79> l<5:45> el<7:10>
n<> u<81> t<For> p<82> s<35> l<5:7> el<5:10>
n<> u<82> t<Loop_statement> p<83> c<81> l<5:7> el<7:10>
n<> u<83> t<Statement_item> p<84> c<82> l<5:7> el<7:10>
n<> u<84> t<Statement> p<85> c<83> l<5:7> el<7:10>
n<> u<85> t<Function_statement_or_null> p<96> c<84> s<94> l<5:7> el<7:10>
n<result> u<86> t<StringConst> p<87> l<8:14> el<8:20>
n<> u<87> t<Primary_literal> p<88> c<86> l<8:14> el<8:20>
n<> u<88> t<Primary> p<89> c<87> l<8:14> el<8:20>
n<> u<89> t<Expression> p<91> c<88> l<8:14> el<8:20>
n<> u<90> t<ReturnStmt> p<91> s<89> l<8:7> el<8:13>
n<> u<91> t<Jump_statement> p<92> c<90> l<8:7> el<8:21>
n<> u<92> t<Statement_item> p<93> c<91> l<8:7> el<8:21>
n<> u<93> t<Statement> p<94> c<92> l<8:7> el<8:21>
n<> u<94> t<Function_statement_or_null> p<96> c<93> s<95> l<8:7> el<8:21>
n<> u<95> t<Endfunction> p<96> l<9:4> el<9:15>
n<> u<96> t<Function_body_declaration> p<97> c<8> l<2:23> el<9:15>
n<> u<97> t<Function_declaration> p<98> c<4> l<2:4> el<9:15>
n<> u<98> t<Package_or_generate_item_declaration> p<99> c<97> l<2:4> el<9:15>
n<> u<99> t<Package_item> p<101> c<98> s<100> l<2:4> el<9:15>
n<> u<100> t<Endpackage> p<101> l<10:1> el<10:11>
n<> u<101> t<Package_declaration> p<102> c<2> l<1:1> el<10:11>
n<> u<102> t<Description> p<140> c<101> s<139> l<1:1> el<10:11>
n<> u<103> t<Module_keyword> p<114> s<104> l<12:1> el<12:7>
n<top> u<104> t<StringConst> p<114> s<113> l<12:8> el<12:11>
n<> u<105> t<PortDir_Out> p<110> s<109> l<12:12> el<12:18>
n<> u<106> t<IntegerAtomType_Integer> p<107> l<12:19> el<12:26>
n<> u<107> t<Data_type> p<108> c<106> l<12:19> el<12:26>
n<> u<108> t<Data_type_or_implicit> p<109> c<107> l<12:19> el<12:26>
n<> u<109> t<Net_port_type> p<110> c<108> l<12:19> el<12:26>
n<> u<110> t<Net_port_header> p<112> c<105> s<111> l<12:12> el<12:26>
n<o> u<111> t<StringConst> p<112> l<12:27> el<12:28>
n<> u<112> t<Ansi_port_declaration> p<113> c<110> l<12:12> el<12:28>
n<> u<113> t<List_of_port_declarations> p<114> c<112> l<12:11> el<12:29>
n<> u<114> t<Module_ansi_header> p<138> c<103> s<137> l<12:1> el<12:30>
n<o> u<115> t<StringConst> p<116> l<13:11> el<13:12>
n<> u<116> t<Ps_or_hierarchical_identifier> p<119> c<115> s<118> l<13:11> el<13:12>
n<> u<117> t<Constant_bit_select> p<118> l<13:13> el<13:13>
n<> u<118> t<Constant_select> p<119> c<117> l<13:13> el<13:13>
n<> u<119> t<Net_lvalue> p<132> c<116> s<131> l<13:11> el<13:12>
n<prim_util_pkg> u<120> t<StringConst> p<121> l<13:15> el<13:28>
n<> u<121> t<Class_type> p<122> c<120> l<13:15> el<13:28>
n<> u<122> t<Class_scope> p<129> c<121> s<123> l<13:15> el<13:30>
n<_clog2> u<123> t<StringConst> p<129> s<128> l<13:30> el<13:36>
n<15> u<124> t<IntConst> p<125> l<13:37> el<13:39>
n<> u<125> t<Primary_literal> p<126> c<124> l<13:37> el<13:39>
n<> u<126> t<Primary> p<127> c<125> l<13:37> el<13:39>
n<> u<127> t<Expression> p<128> c<126> l<13:37> el<13:39>
n<> u<128> t<List_of_arguments> p<129> c<127> l<13:37> el<13:39>
n<> u<129> t<Complex_func_call> p<130> c<122> l<13:15> el<13:40>
n<> u<130> t<Primary> p<131> c<129> l<13:15> el<13:40>
n<> u<131> t<Expression> p<132> c<130> l<13:15> el<13:40>
n<> u<132> t<Net_assignment> p<133> c<119> l<13:11> el<13:40>
n<> u<133> t<List_of_net_assignments> p<134> c<132> l<13:11> el<13:40>
n<> u<134> t<Continuous_assign> p<135> c<133> l<13:4> el<13:41>
n<> u<135> t<Module_common_item> p<136> c<134> l<13:4> el<13:41>
n<> u<136> t<Module_or_generate_item> p<137> c<135> l<13:4> el<13:41>
n<> u<137> t<Non_port_module_item> p<138> c<136> l<13:4> el<13:41>
n<> u<138> t<Module_declaration> p<139> c<114> l<12:1> el<14:10>
n<> u<139> t<Description> p<140> c<138> l<12:1> el<14:10>
n<> u<140> t<Source_text> p<141> c<102> l<1:1> el<14:10>
n<> u<141> t<Top_level_rule> c<1> l<1:1> el<15:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "prim_util_pkg".

[WRN:PA0205] dut.sv:12:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:1:1: Compile package "prim_util_pkg".

[INF:CP0303] dut.sv:12:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:12:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/PackageBind/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/PackageBind/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/PackageBind/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallPackages:
\_package: prim_util_pkg (prim_util_pkg::), file:dut.sv, line:1:1, endln:10:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:prim_util_pkg
  |vpiFullName:prim_util_pkg::
  |vpiDefName:prim_util_pkg
  |vpiTaskFunc:
  \_function: (prim_util_pkg::_clog2), line:2:4, endln:9:15
    |vpiParent:
    \_package: prim_util_pkg (prim_util_pkg::), file:dut.sv, line:1:1, endln:10:11
    |vpiName:_clog2
    |vpiFullName:prim_util_pkg::_clog2
    |vpiVariables:
    \_integer_var: (prim_util_pkg::_clog2::result), line:3:15, endln:3:21
      |vpiParent:
      \_function: (prim_util_pkg::_clog2), line:2:4, endln:9:15
      |vpiTypespec:
      \_integer_typespec: , line:3:7, endln:3:14
        |vpiInstance:
        \_package: (prim_util_pkg), file:
        |vpiSigned:1
      |vpiName:result
      |vpiFullName:prim_util_pkg::_clog2::result
      |vpiSigned:1
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_integer_var: , line:2:23, endln:2:30
      |vpiTypespec:
      \_integer_typespec: , line:2:23, endln:2:30
        |vpiInstance:
        \_package: (prim_util_pkg), file:
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_package: prim_util_pkg (prim_util_pkg::), file:dut.sv, line:1:1, endln:10:11
    |vpiIODecl:
    \_io_decl: (value), line:2:46, endln:2:51
      |vpiParent:
      \_function: (prim_util_pkg::_clog2), line:2:4, endln:9:15
      |vpiDirection:1
      |vpiName:value
      |vpiTypedef:
      \_integer_typespec: , line:2:38, endln:2:45
        |vpiInstance:
        \_package: (prim_util_pkg), file:
        |vpiSigned:1
    |vpiStmt:
    \_begin: (prim_util_pkg::_clog2)
      |vpiParent:
      \_function: (prim_util_pkg::_clog2), line:2:4, endln:9:15
      |vpiFullName:prim_util_pkg::_clog2
      |vpiVariables:
      \_integer_var: (prim_util_pkg::_clog2::result), line:3:15, endln:3:21
        |vpiParent:
        \_begin: (prim_util_pkg::_clog2)
        |vpiTypespec:
        \_integer_typespec: , line:3:7, endln:3:14
        |vpiName:result
        |vpiFullName:prim_util_pkg::_clog2::result
        |vpiSigned:1
      |vpiStmt:
      \_for_stmt: (prim_util_pkg::_clog2), line:5:7, endln:5:10
        |vpiParent:
        \_begin: (prim_util_pkg::_clog2)
        |vpiFullName:prim_util_pkg::_clog2
        |vpiForInitStmt:
        \_assign_stmt: , line:5:12, endln:5:22
          |vpiParent:
          \_for_stmt: (prim_util_pkg::_clog2), line:5:7, endln:5:10
          |vpiRhs:
          \_constant: , line:5:21, endln:5:22
            |vpiParent:
            \_assign_stmt: , line:5:12, endln:5:22
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_ref_var: (prim_util_pkg::_clog2::result), line:5:12, endln:5:18
            |vpiParent:
            \_assign_stmt: , line:5:12, endln:5:22
            |vpiName:result
            |vpiFullName:prim_util_pkg::_clog2::result
            |vpiActual:
            \_integer_var: (prim_util_pkg::_clog2::result), line:3:15, endln:3:21
              |vpiParent:
              \_assign_stmt: , line:3:15, endln:3:21
              |vpiTypespec:
              \_integer_typespec: , line:3:7, endln:3:14
              |vpiName:result
              |vpiFullName:prim_util_pkg::_clog2::result
              |vpiSigned:1
        |vpiForIncStmt:
        \_operation: , line:5:35, endln:5:43
          |vpiParent:
          \_for_stmt: (prim_util_pkg::_clog2), line:5:7, endln:5:10
          |vpiOpType:62
          |vpiOperand:
          \_ref_obj: (prim_util_pkg::_clog2::result), line:5:35, endln:5:41
            |vpiParent:
            \_operation: , line:5:35, endln:5:43
            |vpiName:result
            |vpiFullName:prim_util_pkg::_clog2::result
            |vpiActual:
            \_integer_var: (prim_util_pkg::_clog2::result), line:3:15, endln:3:21
        |vpiCondition:
        \_operation: , line:5:24, endln:5:33
          |vpiParent:
          \_for_stmt: (prim_util_pkg::_clog2), line:5:7, endln:5:10
          |vpiOpType:18
          |vpiOperand:
          \_ref_obj: (prim_util_pkg::_clog2::value), line:5:24, endln:5:29
            |vpiParent:
            \_operation: , line:5:24, endln:5:33
            |vpiName:value
            |vpiFullName:prim_util_pkg::_clog2::value
            |vpiActual:
            \_io_decl: (value), line:2:46, endln:2:51
          |vpiOperand:
          \_constant: , line:5:32, endln:5:33
            |vpiParent:
            \_operation: , line:5:24, endln:5:33
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiStmt:
        \_begin: (prim_util_pkg::_clog2), line:5:45, endln:7:10
          |vpiParent:
          \_for_stmt: (prim_util_pkg::_clog2), line:5:7, endln:5:10
          |vpiFullName:prim_util_pkg::_clog2
          |vpiStmt:
          \_assignment: , line:6:3, endln:6:21
            |vpiParent:
            \_begin: (prim_util_pkg::_clog2), line:5:45, endln:7:10
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_operation: , line:6:11, endln:6:21
              |vpiParent:
              \_assignment: , line:6:3, endln:6:21
              |vpiOpType:23
              |vpiOperand:
              \_ref_obj: (prim_util_pkg::_clog2::value), line:6:11, endln:6:16
                |vpiParent:
                \_operation: , line:6:11, endln:6:21
                |vpiName:value
                |vpiFullName:prim_util_pkg::_clog2::value
                |vpiActual:
                \_io_decl: (value), line:2:46, endln:2:51
              |vpiOperand:
              \_constant: , line:6:20, endln:6:21
                |vpiParent:
                \_operation: , line:6:11, endln:6:21
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (prim_util_pkg::_clog2::value), line:6:3, endln:6:8
              |vpiParent:
              \_assignment: , line:6:3, endln:6:21
              |vpiName:value
              |vpiFullName:prim_util_pkg::_clog2::value
              |vpiActual:
              \_io_decl: (value), line:2:46, endln:2:51
      |vpiStmt:
      \_return_stmt: , line:8:7, endln:8:13
        |vpiParent:
        \_begin: (prim_util_pkg::_clog2)
        |vpiCondition:
        \_ref_obj: (prim_util_pkg::_clog2::result), line:8:14, endln:8:20
          |vpiParent:
          \_return_stmt: , line:8:7, endln:8:13
          |vpiName:result
          |vpiFullName:prim_util_pkg::_clog2::result
          |vpiActual:
          \_integer_var: (prim_util_pkg::_clog2::result), line:3:15, endln:3:21
    |vpiInstance:
    \_package: prim_util_pkg (prim_util_pkg::), file:dut.sv, line:1:1, endln:10:11
|uhdmtopPackages:
\_package: prim_util_pkg (prim_util_pkg::), file:dut.sv, line:1:1, endln:10:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:prim_util_pkg
  |vpiFullName:prim_util_pkg::
  |vpiDefName:prim_util_pkg
  |vpiTop:1
  |vpiTaskFunc:
  \_function: (prim_util_pkg::_clog2), line:2:4, endln:9:15
    |vpiParent:
    \_package: prim_util_pkg (prim_util_pkg::), file:dut.sv, line:1:1, endln:10:11
    |vpiName:_clog2
    |vpiFullName:prim_util_pkg::_clog2
    |vpiVariables:
    \_integer_var: (prim_util_pkg::_clog2::result), line:3:15, endln:3:21
      |vpiParent:
      \_function: (prim_util_pkg::_clog2), line:2:4, endln:9:15
      |vpiTypespec:
      \_integer_typespec: , line:3:7, endln:3:14
        |vpiInstance:
        \_package: prim_util_pkg (prim_util_pkg::), file:dut.sv, line:1:1, endln:10:11
        |vpiSigned:1
      |vpiName:result
      |vpiFullName:prim_util_pkg::_clog2::result
      |vpiSigned:1
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_integer_var: , line:2:23, endln:2:30
      |vpiTypespec:
      \_integer_typespec: , line:2:23, endln:2:30
        |vpiInstance:
        \_package: prim_util_pkg (prim_util_pkg::), file:dut.sv, line:1:1, endln:10:11
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_package: prim_util_pkg (prim_util_pkg::), file:dut.sv, line:1:1, endln:10:11
    |vpiIODecl:
    \_io_decl: (value), line:2:46, endln:2:51
      |vpiParent:
      \_function: (prim_util_pkg::_clog2), line:2:4, endln:9:15
      |vpiDirection:1
      |vpiName:value
      |vpiTypedef:
      \_integer_typespec: , line:2:38, endln:2:45
        |vpiInstance:
        \_package: prim_util_pkg (prim_util_pkg::), file:dut.sv, line:1:1, endln:10:11
        |vpiSigned:1
    |vpiStmt:
    \_begin: (prim_util_pkg::_clog2)
      |vpiParent:
      \_function: (prim_util_pkg::_clog2), line:2:4, endln:9:15
      |vpiFullName:prim_util_pkg::_clog2
      |vpiVariables:
      \_integer_var: (prim_util_pkg::_clog2::result), line:3:15, endln:3:21
        |vpiParent:
        \_begin: (prim_util_pkg::_clog2)
        |vpiTypespec:
        \_integer_typespec: , line:3:7, endln:3:14
        |vpiName:result
        |vpiFullName:prim_util_pkg::_clog2::result
        |vpiSigned:1
      |vpiStmt:
      \_for_stmt: (prim_util_pkg::_clog2), line:5:7, endln:5:10
        |vpiParent:
        \_begin: (prim_util_pkg::_clog2)
        |vpiFullName:prim_util_pkg::_clog2
        |vpiForInitStmt:
        \_assign_stmt: , line:5:12, endln:5:22
          |vpiParent:
          \_for_stmt: (prim_util_pkg::_clog2), line:5:7, endln:5:10
          |vpiRhs:
          \_constant: , line:5:21, endln:5:22
            |vpiParent:
            \_assign_stmt: , line:5:12, endln:5:22
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_ref_var: (prim_util_pkg::_clog2::result), line:5:12, endln:5:18
            |vpiParent:
            \_assign_stmt: , line:5:12, endln:5:22
            |vpiName:result
            |vpiFullName:prim_util_pkg::_clog2::result
            |vpiActual:
            \_integer_var: (prim_util_pkg::_clog2::result), line:3:15, endln:3:21
              |vpiParent:
              \_assign_stmt: , line:3:15, endln:3:21
              |vpiTypespec:
              \_integer_typespec: , line:3:7, endln:3:14
              |vpiName:result
              |vpiFullName:prim_util_pkg::_clog2::result
              |vpiSigned:1
        |vpiForIncStmt:
        \_operation: , line:5:35, endln:5:43
          |vpiParent:
          \_for_stmt: (prim_util_pkg::_clog2), line:5:7, endln:5:10
          |vpiOpType:62
          |vpiOperand:
          \_ref_obj: (prim_util_pkg::_clog2::result), line:5:35, endln:5:41
            |vpiParent:
            \_operation: , line:5:35, endln:5:43
            |vpiName:result
            |vpiFullName:prim_util_pkg::_clog2::result
            |vpiActual:
            \_integer_var: (prim_util_pkg::_clog2::result), line:3:15, endln:3:21
        |vpiCondition:
        \_operation: , line:5:24, endln:5:33
          |vpiParent:
          \_for_stmt: (prim_util_pkg::_clog2), line:5:7, endln:5:10
          |vpiOpType:18
          |vpiOperand:
          \_ref_obj: (prim_util_pkg::_clog2::value), line:5:24, endln:5:29
            |vpiParent:
            \_operation: , line:5:24, endln:5:33
            |vpiName:value
            |vpiFullName:prim_util_pkg::_clog2::value
            |vpiActual:
            \_io_decl: (value), line:2:46, endln:2:51
          |vpiOperand:
          \_constant: , line:5:32, endln:5:33
            |vpiParent:
            \_operation: , line:5:24, endln:5:33
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiStmt:
        \_begin: (prim_util_pkg::_clog2), line:5:45, endln:7:10
          |vpiParent:
          \_for_stmt: (prim_util_pkg::_clog2), line:5:7, endln:5:10
          |vpiFullName:prim_util_pkg::_clog2
          |vpiStmt:
          \_assignment: , line:6:3, endln:6:21
            |vpiParent:
            \_begin: (prim_util_pkg::_clog2), line:5:45, endln:7:10
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_operation: , line:6:11, endln:6:21
              |vpiParent:
              \_assignment: , line:6:3, endln:6:21
              |vpiOpType:23
              |vpiOperand:
              \_ref_obj: (prim_util_pkg::_clog2::value), line:6:11, endln:6:16
                |vpiParent:
                \_operation: , line:6:11, endln:6:21
                |vpiName:value
                |vpiFullName:prim_util_pkg::_clog2::value
                |vpiActual:
                \_io_decl: (value), line:2:46, endln:2:51
              |vpiOperand:
              \_constant: , line:6:20, endln:6:21
                |vpiParent:
                \_operation: , line:6:11, endln:6:21
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (prim_util_pkg::_clog2::value), line:6:3, endln:6:8
              |vpiParent:
              \_assignment: , line:6:3, endln:6:21
              |vpiName:value
              |vpiFullName:prim_util_pkg::_clog2::value
              |vpiActual:
              \_io_decl: (value), line:2:46, endln:2:51
      |vpiStmt:
      \_return_stmt: , line:8:7, endln:8:13
        |vpiParent:
        \_begin: (prim_util_pkg::_clog2)
        |vpiCondition:
        \_ref_obj: (prim_util_pkg::_clog2::result), line:8:14, endln:8:20
          |vpiParent:
          \_return_stmt: , line:8:7, endln:8:13
          |vpiName:result
          |vpiFullName:prim_util_pkg::_clog2::result
          |vpiActual:
          \_integer_var: (prim_util_pkg::_clog2::result), line:3:15, endln:3:21
    |vpiInstance:
    \_package: prim_util_pkg (prim_util_pkg::), file:dut.sv, line:1:1, endln:10:11
|uhdmallModules:
\_module: work@top (work@top), file:dut.sv, line:12:1, endln:14:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.o), line:12:27, endln:12:28
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:12:1, endln:14:10
    |vpiName:o
    |vpiFullName:work@top.o
  |vpiPort:
  \_port: (o), line:12:27, endln:12:28
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:12:1, endln:14:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.o), line:12:27, endln:12:28
  |vpiContAssign:
  \_cont_assign: , line:13:11, endln:13:40
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:12:1, endln:14:10
    |vpiRhs:
    \_func_call: (prim_util_pkg::_clog2), line:13:15, endln:13:28
      |vpiParent:
      \_cont_assign: , line:13:11, endln:13:40
      |vpiArgument:
      \_constant: , line:13:37, endln:13:39
        |vpiParent:
        \_func_call: (prim_util_pkg::_clog2), line:13:15, endln:13:28
        |vpiDecompile:15
        |vpiSize:64
        |UINT:15
        |vpiConstType:9
      |vpiName:prim_util_pkg::_clog2
      |vpiFunction:
      \_function: (prim_util_pkg::_clog2), line:2:4, endln:9:15
    |vpiLhs:
    \_ref_obj: (work@top.o), line:13:11, endln:13:12
      |vpiParent:
      \_cont_assign: , line:13:11, endln:13:40
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_integer_var: (work@top.o), line:12:27, endln:12:28
        |vpiParent:
        \_module: work@top (work@top), file:dut.sv, line:12:1, endln:14:10
        |vpiTypespec:
        \_integer_typespec: , line:12:19, endln:12:26
          |vpiSigned:1
        |vpiName:o
        |vpiFullName:work@top.o
        |vpiSigned:1
        |vpiVisibility:1
|uhdmtopModules:
\_module: work@top (work@top), file:dut.sv, line:12:1, endln:14:10
  |vpiName:work@top
  |vpiVariables:
  \_integer_var: (work@top.o), line:12:27, endln:12:28
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (o), line:12:27, endln:12:28
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:12:1, endln:14:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o), line:12:27, endln:12:28
      |vpiParent:
      \_port: (o), line:12:27, endln:12:28
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_integer_var: (work@top.o), line:12:27, endln:12:28
    |vpiTypedef:
    \_integer_typespec: , line:12:19, endln:12:26
      |vpiSigned:1
    |vpiInstance:
    \_module: work@top (work@top), file:dut.sv, line:12:1, endln:14:10
  |vpiContAssign:
  \_cont_assign: , line:13:11, endln:13:40
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:12:1, endln:14:10
    |vpiRhs:
    \_func_call: (prim_util_pkg::_clog2), line:13:15, endln:13:28
      |vpiParent:
      \_cont_assign: , line:13:11, endln:13:40
      |vpiArgument:
      \_constant: , line:13:37, endln:13:39
      |vpiName:prim_util_pkg::_clog2
      |vpiFunction:
      \_function: (prim_util_pkg::_clog2), line:2:4, endln:9:15
    |vpiLhs:
    \_ref_obj: (work@top.o), line:13:11, endln:13:12
      |vpiParent:
      \_cont_assign: , line:13:11, endln:13:40
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_integer_var: (work@top.o), line:12:27, endln:12:28
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/PackageBind/dut.sv | ${SURELOG_DIR}/build/regression/PackageBind/roundtrip/dut_000.sv | 5 | 14 | 

