// Seed: 1259759473
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    .id_25(id_17),
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  input wire id_24;
  input wire id_23;
  input wire id_22;
  inout wire id_21;
  inout wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_26;
endmodule
module module_1 #(
    parameter id_4 = 32'd18,
    parameter id_7 = 32'd28
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire _id_7;
  output wire id_6;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_3,
      id_10,
      id_3,
      id_5,
      id_10,
      id_10,
      id_11,
      id_10,
      id_10,
      id_12,
      id_12,
      id_10,
      id_9,
      id_2,
      id_8,
      id_12,
      id_2,
      id_11,
      id_5,
      id_11,
      id_10,
      id_10
  );
  inout wire id_5;
  input wire _id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic [id_4  -  1 : 1] id_13;
  ;
  logic id_14;
  logic [id_7 : "" !=?  -1 'h0] id_15;
endmodule
