// Seed: 1624375103
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [-1  != $realtime : -1] id_6 = id_5;
  assign module_1.id_14 = 0;
endmodule
module module_1 #(
    parameter id_0  = 32'd78,
    parameter id_1  = 32'd33,
    parameter id_10 = 32'd38,
    parameter id_4  = 32'd37
) (
    output tri1 _id_0,
    input supply0 _id_1,
    output supply0 id_2,
    input tri0 id_3,
    input uwire _id_4,
    output supply0 id_5,
    input supply1 id_6,
    output tri1 id_7,
    output supply0 id_8,
    input wor id_9,
    output tri0 _id_10,
    input wire id_11,
    output tri id_12,
    input uwire id_13,
    input supply0 id_14,
    output tri0 id_15,
    input tri id_16,
    input supply1 id_17,
    input supply0 id_18,
    input wand id_19,
    output wire id_20
);
  wire id_22;
  logic [id_10 : id_4] id_23[id_1 : id_0];
  ;
  and primCall (
      id_12, id_11, id_23, id_3, id_14, id_6, id_18, id_16, id_17, id_9, id_22, id_19, id_13
  );
  assign id_15 = 1;
  module_0 modCall_1 (
      id_22,
      id_22,
      id_23,
      id_22,
      id_23
  );
  logic id_24;
  wire  id_25;
endmodule
