#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Aug 29 20:04:00 2024
# Process ID: 7413
# Current directory: /home/hakam/Repos/ChaosCore/syn
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/hakam/Repos/ChaosCore/syn/vivado.log
# Journal file: /home/hakam/Repos/ChaosCore/syn/vivado.jou
# Running On        :hakam-MS-7D46
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04 LTS
# Processor Detail  :12th Gen Intel(R) Core(TM) i3-12100F
# CPU Frequency     :4029.947 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :16615 MB
# Swap memory       :4294 MB
# Total Virtual     :20910 MB
# Available Virtual :18703 MB
#-----------------------------------------------------------
source build.tcl
# set top_module "SOC"
# set board_file "???"
# set board_name "ultra96v2"
# set fpga_part "xczu3eg-sbva484-1-i"
# set lib_dir [file normalize "./../hw/verilog"]
# set constraints_dir [file normalize "./constraints"]
# set bdf_dir [file normalize "./bdf"]
# set fp [open "$lib_dir/axi_filelist.f" r]
# while {[gets $fp line] >= 0} {
#    read_verilog -sv "${lib_dir}/$line" 
# }
# set fp [open "$lib_dir/filelist.f" r]
# while {[gets $fp line] >= 0} {
#    read_verilog -sv "${lib_dir}/$line" 
# }
# set fp [open "$lib_dir/firrtl_black_box_resource_files.f" r]
# while {[gets $fp line] >= 0} {
#    read_verilog -sv "${lib_dir}/$line" 
# }
WARNING: [filemgmt 56-12] File '/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect_wrap_2x2.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/hakam/Repos/ChaosCore/hw/verilog/nReadmWrite.v' cannot be added to the project because it already exists in the project, skipping this file
# read_xdc "${constraints_dir}/constraints.xdc"
# synth_design -top "$top_module" -part ${fpga_part} -mode out_of_context
Command: synth_design -top SOC -part xczu3eg-sbva484-1-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7439
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2604.125 ; gain = 304.691 ; free physical = 8408 ; free virtual = 15985
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'LEVELS' becomes localparam in 'priority_encoder' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/priority_encoder.v:47]
WARNING: [Synth 8-11065] parameter 'W' becomes localparam in 'priority_encoder' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/priority_encoder.v:48]
WARNING: [Synth 8-11065] parameter 'CL_S_COUNT' becomes localparam in 'axi_interconnect' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:188]
WARNING: [Synth 8-11065] parameter 'CL_M_COUNT' becomes localparam in 'axi_interconnect' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:189]
WARNING: [Synth 8-11065] parameter 'AUSER_WIDTH' becomes localparam in 'axi_interconnect' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:191]
WARNING: [Synth 8-11065] parameter 'M_BASE_ADDR_INT' becomes localparam in 'axi_interconnect' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:218]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect_2x2.sv:229]
INFO: [Synth 8-6157] synthesizing module 'SOC' [/home/hakam/Repos/ChaosCore/hw/verilog/SOC.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ChaosCore_tile' [/home/hakam/Repos/ChaosCore/hw/verilog/ChaosCore_tile.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ChaosCore' [/home/hakam/Repos/ChaosCore/hw/verilog/ChaosCore.sv:31]
INFO: [Synth 8-6157] synthesizing module 'frontend' [/home/hakam/Repos/ChaosCore/hw/verilog/frontend.sv:31]
INFO: [Synth 8-6157] synthesizing module 'instruction_fetch' [/home/hakam/Repos/ChaosCore/hw/verilog/instruction_fetch.sv:31]
INFO: [Synth 8-6157] synthesizing module 'BP' [/home/hakam/Repos/ChaosCore/hw/verilog/BP.sv:31]
INFO: [Synth 8-6157] synthesizing module 'gshare' [/home/hakam/Repos/ChaosCore/hw/verilog/gshare.sv:31]
INFO: [Synth 8-6157] synthesizing module 'PHT_memory' [/home/hakam/Repos/ChaosCore/hw/verilog/PHT_memory.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_65536x2' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_65536x2.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_65536x2' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_65536x2.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'PHT_memory' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/PHT_memory.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'gshare' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/gshare.sv:31]
INFO: [Synth 8-6157] synthesizing module 'hash_BTB' [/home/hakam/Repos/ChaosCore/hw/verilog/hash_BTB.sv:31]
INFO: [Synth 8-6157] synthesizing module 'hash_BTB_mem' [/home/hakam/Repos/ChaosCore/hw/verilog/hash_BTB_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_4096x56' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_4096x56.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_4096x56' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_4096x56.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'hash_BTB_mem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/hash_BTB_mem.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'hash_BTB' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/hash_BTB.sv:31]
INFO: [Synth 8-6157] synthesizing module 'RAS' [/home/hakam/Repos/ChaosCore/hw/verilog/RAS.sv:31]
INFO: [Synth 8-6157] synthesizing module 'SDPReadWriteSmem' [/home/hakam/Repos/ChaosCore/hw/verilog/SDPReadWriteSmem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_128x39' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_128x39.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_128x39' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_128x39.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'SDPReadWriteSmem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/SDPReadWriteSmem.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'RAS' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/RAS.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue1_prediction' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_prediction.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_prediction' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_prediction.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'BP' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/BP.sv:31]
INFO: [Synth 8-6157] synthesizing module 'predecoder' [/home/hakam/Repos/ChaosCore/hw/verilog/predecoder.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue2_fetch_packet' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_2x287' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x287.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x287' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x287.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_fetch_packet' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_fetch_packet.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'predecoder' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/predecoder.sv:31]
INFO: [Synth 8-6157] synthesizing module 'PC_gen' [/home/hakam/Repos/ChaosCore/hw/verilog/PC_gen.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'PC_gen' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/PC_gen.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue16_fetch_packet' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_16x287' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x287.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_16x287' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x287.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue16_fetch_packet' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue16_frontend_memory_request' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_frontend_memory_request.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_16x65' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x65.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_16x65' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x65.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue16_frontend_memory_request' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_frontend_memory_request.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue16_prediction' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_prediction.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_16x53' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x53.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_16x53' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x53.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue16_prediction' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_prediction.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'instruction_fetch' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/instruction_fetch.sv:31]
INFO: [Synth 8-6157] synthesizing module 'fetch_packet_decoder' [/home/hakam/Repos/ChaosCore/hw/verilog/fetch_packet_decoder.sv:31]
INFO: [Synth 8-6157] synthesizing module 'decoder' [/home/hakam/Repos/ChaosCore/hw/verilog/decoder.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/decoder.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue2_decoded_fetch_packet' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_decoded_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_2x471' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x471.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x471' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x471.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_decoded_fetch_packet' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_decoded_fetch_packet.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'fetch_packet_decoder' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/fetch_packet_decoder.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue16_decoded_fetch_packet' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_decoded_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_16x471' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x471.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_16x471' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x471.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue16_decoded_fetch_packet' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_decoded_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'rename' [/home/hakam/Repos/ChaosCore/hw/verilog/rename.sv:31]
INFO: [Synth 8-6157] synthesizing module 'free_list' [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:31]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:244]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:245]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:246]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:247]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:243]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:243]
INFO: [Synth 8-6155] done synthesizing module 'free_list' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:31]
INFO: [Synth 8-6157] synthesizing module 'WAW_handler' [/home/hakam/Repos/ChaosCore/hw/verilog/WAW_handler.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'WAW_handler' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/WAW_handler.sv:31]
INFO: [Synth 8-6157] synthesizing module 'RAT' [/home/hakam/Repos/ChaosCore/hw/verilog/RAT.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'RAT' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/RAT.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'rename' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/rename.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'frontend' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/frontend.sv:31]
INFO: [Synth 8-6157] synthesizing module 'backend' [/home/hakam/Repos/ChaosCore/hw/verilog/backend.sv:31]
INFO: [Synth 8-6157] synthesizing module 'RS' [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'RS' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:31]
INFO: [Synth 8-6157] synthesizing module 'RS_1' [/home/hakam/Repos/ChaosCore/hw/verilog/RS_1.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'RS_1' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/RS_1.sv:31]
INFO: [Synth 8-6157] synthesizing module 'simple_MOB' [/home/hakam/Repos/ChaosCore/hw/verilog/simple_MOB.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'simple_MOB' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/simple_MOB.sv:31]
INFO: [Synth 8-6157] synthesizing module 'nReadmWrite' [/home/hakam/Repos/ChaosCore/hw/verilog/nReadmWrite.v:2]
INFO: [Synth 8-6155] done synthesizing module 'nReadmWrite' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/nReadmWrite.v:2]
WARNING: [Synth 8-689] width (7) of port connection 'raddr_0' does not match port width (6) of module 'nReadmWrite' [/home/hakam/Repos/ChaosCore/hw/verilog/backend.sv:1728]
WARNING: [Synth 8-689] width (7) of port connection 'raddr_1' does not match port width (6) of module 'nReadmWrite' [/home/hakam/Repos/ChaosCore/hw/verilog/backend.sv:1729]
WARNING: [Synth 8-689] width (7) of port connection 'raddr_2' does not match port width (6) of module 'nReadmWrite' [/home/hakam/Repos/ChaosCore/hw/verilog/backend.sv:1730]
WARNING: [Synth 8-689] width (7) of port connection 'raddr_3' does not match port width (6) of module 'nReadmWrite' [/home/hakam/Repos/ChaosCore/hw/verilog/backend.sv:1731]
WARNING: [Synth 8-689] width (7) of port connection 'raddr_4' does not match port width (6) of module 'nReadmWrite' [/home/hakam/Repos/ChaosCore/hw/verilog/backend.sv:1732]
WARNING: [Synth 8-689] width (7) of port connection 'raddr_5' does not match port width (6) of module 'nReadmWrite' [/home/hakam/Repos/ChaosCore/hw/verilog/backend.sv:1733]
WARNING: [Synth 8-689] width (7) of port connection 'raddr_6' does not match port width (6) of module 'nReadmWrite' [/home/hakam/Repos/ChaosCore/hw/verilog/backend.sv:1734]
WARNING: [Synth 8-689] width (7) of port connection 'raddr_7' does not match port width (6) of module 'nReadmWrite' [/home/hakam/Repos/ChaosCore/hw/verilog/backend.sv:1735]
WARNING: [Synth 8-689] width (7) of port connection 'waddr_0' does not match port width (6) of module 'nReadmWrite' [/home/hakam/Repos/ChaosCore/hw/verilog/backend.sv:1744]
WARNING: [Synth 8-689] width (7) of port connection 'waddr_1' does not match port width (6) of module 'nReadmWrite' [/home/hakam/Repos/ChaosCore/hw/verilog/backend.sv:1745]
WARNING: [Synth 8-689] width (7) of port connection 'waddr_2' does not match port width (6) of module 'nReadmWrite' [/home/hakam/Repos/ChaosCore/hw/verilog/backend.sv:1746]
WARNING: [Synth 8-689] width (7) of port connection 'waddr_3' does not match port width (6) of module 'nReadmWrite' [/home/hakam/Repos/ChaosCore/hw/verilog/backend.sv:1747]
INFO: [Synth 8-6157] synthesizing module 'FU' [/home/hakam/Repos/ChaosCore/hw/verilog/FU.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/hakam/Repos/ChaosCore/hw/verilog/ALU.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ALU.sv:31]
INFO: [Synth 8-6157] synthesizing module 'branch_unit' [/home/hakam/Repos/ChaosCore/hw/verilog/branch_unit.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'branch_unit' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/branch_unit.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'FU' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/FU.sv:31]
INFO: [Synth 8-6157] synthesizing module 'FU_1' [/home/hakam/Repos/ChaosCore/hw/verilog/FU_1.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'FU_1' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/FU_1.sv:31]
INFO: [Synth 8-6157] synthesizing module 'AGU' [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:31]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:76]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:78]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:80]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:83]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:86]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:75]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:75]
INFO: [Synth 8-6155] done synthesizing module 'AGU' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'backend' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/backend.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ROB' [/home/hakam/Repos/ChaosCore/hw/verilog/ROB.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ROB_shared_mem' [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_shared_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_64x70' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x70.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_64x70' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x70.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ROB_shared_mem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_shared_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ROB_WB_mem' [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_WB_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_busy_64x1' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_busy_64x1.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_busy_64x1' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_busy_64x1.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ROB_WB_mem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_WB_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ROB_entry_mem' [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_entry_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_64x21' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x21.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_64x21' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x21.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ROB_entry_mem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_entry_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'fetch_64x53' [/home/hakam/Repos/ChaosCore/hw/verilog/fetch_64x53.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'fetch_64x53' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/fetch_64x53.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ROB' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ROB.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'ChaosCore' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ChaosCore.sv:31]
INFO: [Synth 8-6157] synthesizing module 'L1_instruction_cache' [/home/hakam/Repos/ChaosCore/hw/verilog/L1_instruction_cache.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue1_final_AXI_response' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_final_AXI_response.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_final_AXI_response' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_final_AXI_response.sv:31]
INFO: [Synth 8-6157] synthesizing module 'SDPReadWriteSmem_1' [/home/hakam/Repos/ChaosCore/hw/verilog/SDPReadWriteSmem_1.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_64x2' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x2.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_64x2' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x2.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'SDPReadWriteSmem_1' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/SDPReadWriteSmem_1.sv:31]
INFO: [Synth 8-6157] synthesizing module 'icache_ReadWriteSmem' [/home/hakam/Repos/ChaosCore/hw/verilog/icache_ReadWriteSmem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_64x278' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x278.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_64x278' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x278.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'icache_ReadWriteSmem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/icache_ReadWriteSmem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'instruction_validator' [/home/hakam/Repos/ChaosCore/hw/verilog/instruction_validator.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'instruction_validator' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/instruction_validator.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue1_fetch_packet' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_fetch_packet.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_fetch_packet' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_fetch_packet.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'L1_instruction_cache' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/L1_instruction_cache.sv:31]
INFO: [Synth 8-6157] synthesizing module 'L1_data_cache' [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue8_AXI_request_Q_entry' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue8_AXI_request_Q_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_8x352' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_8x352.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_8x352' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_8x352.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue8_AXI_request_Q_entry' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue8_AXI_request_Q_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue2_AXI_request_Q_entry' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_AXI_request_Q_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_2x352' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x352.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x352' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x352.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_AXI_request_Q_entry' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_AXI_request_Q_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue8_backend_memory_response' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue8_backend_memory_response.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_8x138' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_8x138.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_8x138' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_8x138.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue8_backend_memory_response' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue8_backend_memory_response.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue3_backend_memory_response' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue3_backend_memory_response.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_3x138' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_3x138.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_3x138' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_3x138.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue3_backend_memory_response' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue3_backend_memory_response.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ReadWriteSmem' [/home/hakam/Repos/ChaosCore/hw/verilog/ReadWriteSmem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_256x8' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_256x8.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_256x8' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_256x8.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ReadWriteSmem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ReadWriteSmem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ReadWriteSmem_32' [/home/hakam/Repos/ChaosCore/hw/verilog/ReadWriteSmem_32.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_64x21' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_64x21.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_64x21' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_64x21.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ReadWriteSmem_32' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ReadWriteSmem_32.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Arbiter2_AXI_request_Q_entry' [/home/hakam/Repos/ChaosCore/hw/verilog/Arbiter2_AXI_request_Q_entry.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'Arbiter2_AXI_request_Q_entry' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Arbiter2_AXI_request_Q_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Arbiter2_backend_memory_response' [/home/hakam/Repos/ChaosCore/hw/verilog/Arbiter2_backend_memory_response.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'Arbiter2_backend_memory_response' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Arbiter2_backend_memory_response.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'L1_data_cache' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'ChaosCore_tile' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ChaosCore_tile.sv:31]
INFO: [Synth 8-6157] synthesizing module 'AXI_debug_printer' [/home/hakam/Repos/ChaosCore/hw/verilog/AXI_debug_printer.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'AXI_debug_printer' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/AXI_debug_printer.sv:31]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_2x2' [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect_2x2.sv:31]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_wrap_2x2' [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect_wrap_2x2.v:34]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter AWUSER_ENABLE bound to: 0 - type: integer 
	Parameter AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter WUSER_ENABLE bound to: 0 - type: integer 
	Parameter WUSER_WIDTH bound to: 1 - type: integer 
	Parameter BUSER_ENABLE bound to: 0 - type: integer 
	Parameter BUSER_WIDTH bound to: 1 - type: integer 
	Parameter ARUSER_ENABLE bound to: 0 - type: integer 
	Parameter ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter RUSER_ENABLE bound to: 0 - type: integer 
	Parameter RUSER_WIDTH bound to: 1 - type: integer 
	Parameter FORWARD_ID bound to: 1 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M00_BASE_ADDR bound to: 0 - type: integer 
	Parameter M00_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter M00_CONNECT_READ bound to: 3 - type: integer 
	Parameter M00_CONNECT_WRITE bound to: 3 - type: integer 
	Parameter M00_SECURE bound to: 0 - type: integer 
	Parameter M01_BASE_ADDR bound to: -2147483648 - type: integer 
	Parameter M01_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter M01_CONNECT_READ bound to: 3 - type: integer 
	Parameter M01_CONNECT_WRITE bound to: 3 - type: integer 
	Parameter M01_SECURE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect' [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:34]
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter M_COUNT bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter AWUSER_ENABLE bound to: 0 - type: integer 
	Parameter AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter WUSER_ENABLE bound to: 0 - type: integer 
	Parameter WUSER_WIDTH bound to: 1 - type: integer 
	Parameter BUSER_ENABLE bound to: 0 - type: integer 
	Parameter BUSER_WIDTH bound to: 1 - type: integer 
	Parameter ARUSER_ENABLE bound to: 0 - type: integer 
	Parameter ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter RUSER_ENABLE bound to: 0 - type: integer 
	Parameter RUSER_WIDTH bound to: 1 - type: integer 
	Parameter FORWARD_ID bound to: 1 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 64'b1000000000000000000000000000000000000000000000000000000000000000 
	Parameter M_ADDR_WIDTH bound to: 64'b0000000000000000000000000001100000000000000000000000000000011000 
	Parameter M_CONNECT_READ bound to: 4'b1111 
	Parameter M_CONNECT_WRITE bound to: 4'b1111 
	Parameter M_SECURE bound to: 2'b00 
INFO: [Synth 8-251] Addressing configuration for axi_interconnect instance  [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:236]
INFO: [Synth 8-251] 0 (0): 0 / 24 -- 0-ffffff [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:239]
INFO: [Synth 8-251] 1 (0): 80000000 / 24 -- 80000000-80ffffff [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:239]
INFO: [Synth 8-6157] synthesizing module 'arbiter' [/home/hakam/Repos/ChaosCore/hw/verilog/arbiter.v:34]
	Parameter PORTS bound to: 4 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 1 - type: integer 
	Parameter ARB_BLOCK bound to: 1 - type: integer 
	Parameter ARB_BLOCK_ACK bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'priority_encoder' [/home/hakam/Repos/ChaosCore/hw/verilog/priority_encoder.v:34]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter LSB_HIGH_PRIORITY bound to: 1 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/hakam/Repos/ChaosCore/hw/verilog/priority_encoder.v:51]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/priority_encoder.v:34]
INFO: [Synth 8-6155] done synthesizing module 'arbiter' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/arbiter.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_wrap_2x2' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect_wrap_2x2.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_2x2' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect_2x2.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'SOC' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/SOC.sv:31]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/mem_65536x2.sv:51]
WARNING: [Synth 8-6014] Unused sequential element _R1_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/mem_65536x2.sv:57]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/mem_4096x56.sv:47]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/mem_128x39.sv:47]
WARNING: [Synth 8-6014] Unused sequential element io_fetch_packet_ready_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/predecoder.sv:278]
WARNING: [Synth 8-6014] Unused sequential element REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/PC_gen.sv:102]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x287.sv:47]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x65.sv:47]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x53.sv:47]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x471.sv:47]
WARNING: [Synth 8-6014] Unused sequential element hasBeenResetReg_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:243]
WARNING: [Synth 8-6014] Unused sequential element ready_memory_0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/rename.sv:2279]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_ready_bits_RS1_ready_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9491]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_ready_bits_RS2_ready_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9493]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_RDold_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9495]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_RD_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9496]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_RD_valid_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9497]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_RS1_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9499]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_RS1_valid_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9500]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_RS2_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9502]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_RS2_valid_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9503]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_IMM_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9505]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_FUNCT3_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9506]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_packet_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9507]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_ROB_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9509]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_MOB_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9511]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_instructionType_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9513]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_portID_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9515]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_RS_type_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9516]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_needs_ALU_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9517]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_needs_branch_unit_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9519]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_needs_CSRs_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9521]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_SUBTRACT_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9523]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_MULTIPLY_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9525]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_IS_IMM_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9527]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_memory_type_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9528]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_access_width_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9530]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_valid_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:2021]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_ready_bits_RS1_ready_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9533]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_ready_bits_RS2_ready_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9535]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_RDold_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9537]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_RD_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9538]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_RD_valid_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9539]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_RS1_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9541]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_RS1_valid_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9542]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_RS2_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9544]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_RS2_valid_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9545]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_IMM_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9547]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_FUNCT3_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9548]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_packet_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9549]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_ROB_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9551]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_MOB_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9553]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_instructionType_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9555]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_portID_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9557]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_RS_type_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9558]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_needs_ALU_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9560]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_needs_branch_unit_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9562]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_needs_CSRs_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9564]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_SUBTRACT_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9566]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_MULTIPLY_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9568]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_IS_IMM_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9570]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_memory_type_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9571]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_access_width_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9573]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_valid_REG_1_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:2019]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_ready_bits_RS1_ready_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9576]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_ready_bits_RS2_ready_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9578]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_RDold_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9580]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_RD_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9581]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_RD_valid_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9582]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_RS1_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9584]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_RS1_valid_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9585]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_RS2_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9587]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_RS2_valid_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9588]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_IMM_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9590]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_FUNCT3_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9591]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_packet_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9592]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_ROB_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9594]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_MOB_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9596]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_instructionType_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9598]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_portID_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9600]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_RS_type_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9601]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_needs_ALU_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9603]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_needs_branch_unit_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9605]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_needs_CSRs_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9607]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_SUBTRACT_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9609]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_MULTIPLY_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9611]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_IS_IMM_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9613]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_memory_type_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9614]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_access_width_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9616]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_valid_REG_2_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:2017]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_3_ready_bits_RS1_ready_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9619]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_3_ready_bits_RS2_ready_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9621]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_3_RDold_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9623]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_3_RD_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9624]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_3_RD_valid_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9625]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_3_RS1_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9627]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_3_RS1_valid_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9628]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_3_RS2_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9630]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_3_RS2_valid_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9631]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_3_IMM_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9633]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'Memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "Memory_reg" dissolved into registers
WARNING: [Synth 8-3936] Found unconnected internal register 'cacheable_request_Q_io_enq_bits_read_address_REG_1_reg' and it is trimmed from '64' to '32' bits. [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:6810]
WARNING: [Synth 8-7129] Port s_axi_awuser[1] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[1] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[1] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[15] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[14] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[13] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[12] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[11] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[10] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[9] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[8] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[7] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[6] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[5] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[4] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[3] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[2] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[1] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[0] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[1] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[15] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[14] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[13] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[12] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[11] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[10] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[9] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[8] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[7] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[6] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[5] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[4] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[3] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[2] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[1] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[0] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[1] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AW_bits_awregion[3] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AW_bits_awregion[2] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AW_bits_awregion[1] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AW_bits_awregion[0] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AR_bits_arregion[3] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AR_bits_arregion[2] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AR_bits_arregion[1] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AR_bits_arregion[0] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AW_bits_awregion[3] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AW_bits_awregion[2] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AW_bits_awregion[1] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AW_bits_awregion[0] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AR_bits_arregion[3] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AR_bits_arregion[2] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AR_bits_arregion[1] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AR_bits_arregion[0] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[7] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[6] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[5] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[4] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[3] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[2] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[1] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[31] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[30] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[29] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[28] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[27] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[26] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[25] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[24] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[23] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[22] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[21] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[20] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[19] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[18] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[17] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[16] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[15] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[14] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[13] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[12] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[11] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[10] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[9] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[8] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[7] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[6] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[5] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[4] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[3] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[2] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[1] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[0] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[7] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[6] in module AXI_debug_printer is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3134.055 ; gain = 834.621 ; free physical = 7829 ; free virtual = 15417
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3134.055 ; gain = 834.621 ; free physical = 7876 ; free virtual = 15464
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3134.055 ; gain = 834.621 ; free physical = 7876 ; free virtual = 15464
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3134.055 ; gain = 0.000 ; free physical = 7876 ; free virtual = 15464
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hakam/Repos/ChaosCore/syn/constraints/constraints.xdc]
Finished Parsing XDC File [/home/hakam/Repos/ChaosCore/syn/constraints/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3266.898 ; gain = 0.000 ; free physical = 7836 ; free virtual = 15440
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3278.820 ; gain = 0.000 ; free physical = 7833 ; free virtual = 15437
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 3278.820 ; gain = 979.387 ; free physical = 6807 ; free virtual = 14412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 3286.824 ; gain = 987.391 ; free physical = 6807 ; free virtual = 14412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 3286.824 ; gain = 987.391 ; free physical = 6799 ; free virtual = 14404
---------------------------------------------------------------------------------
WARNING: [Synth 8-6430] The Block RAM "mem_65536x2:/Memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "mem_65536x2:/Memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-3971] The signal "mem_65536x2:/Memory_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-6430] The Block RAM "mem_4096x56:/Memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6904] The RAM "mem_128x39:/Memory_reg" of size (depth=128 x width=39) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ram_16x287:/Memory_reg" of size (depth=16 x width=287) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ram_16x65:/Memory_reg" of size (depth=16 x width=65) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ram_16x53:/Memory_reg" of size (depth=16 x width=53) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ram_16x471:/Memory_reg" of size (depth=16 x width=471) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nReadmWrite:/rams_3_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nReadmWrite:/rams_2_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nReadmWrite:/rams_1_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nReadmWrite:/rams_0_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mem_64x70:/Memory_reg" of size (depth=64 x width=70) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mem_64x21:/Memory_reg" of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "fetch_64x53:/Memory_reg" of size (depth=64 x width=53) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mem_64x2:/Memory_reg" of size (depth=64 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-6430] The Block RAM "mem_64x278:/Memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6904] The RAM "ram_8x352:/Memory_reg" of size (depth=8 x width=352) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ram_2x352:/Memory_reg" of size (depth=2 x width=352) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ram_8x138:/Memory_reg" of size (depth=8 x width=138) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ram_3x138:/Memory_reg" of size (depth=3 x width=138) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 3286.824 ; gain = 987.391 ; free physical = 1884 ; free virtual = 9500
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM Memory_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 14    
	   3 Input   32 Bit       Adders := 8     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 6     
	   3 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 5     
	   2 Input    5 Bit       Adders := 7     
	   2 Input    4 Bit       Adders := 22    
	   2 Input    3 Bit       Adders := 29    
	   3 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 32    
	   3 Input    2 Bit       Adders := 6     
	   4 Input    2 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 10    
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	              287 Bit    Registers := 1     
	              264 Bit    Registers := 2     
	              256 Bit    Registers := 4     
	              224 Bit    Registers := 1     
	               53 Bit    Registers := 1     
	               39 Bit    Registers := 1     
	               32 Bit    Registers := 166   
	               21 Bit    Registers := 73    
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 43    
	                7 Bit    Registers := 395   
	                6 Bit    Registers := 144   
	                5 Bit    Registers := 137   
	                4 Bit    Registers := 192   
	                3 Bit    Registers := 101   
	                2 Bit    Registers := 606   
	                1 Bit    Registers := 2136  
+---RAMs : 
	             224K Bit	(4096 X 56 bit)          RAMs := 1     
	             128K Bit	(65536 X 2 bit)          RAMs := 1     
	              17K Bit	(64 X 278 bit)          RAMs := 2     
	               7K Bit	(16 X 471 bit)          RAMs := 1     
	               4K Bit	(128 X 39 bit)          RAMs := 1     
	               4K Bit	(16 X 287 bit)          RAMs := 1     
	               4K Bit	(64 X 70 bit)          RAMs := 1     
	               3K Bit	(64 X 53 bit)          RAMs := 5     
	               2K Bit	(64 X 32 bit)          RAMs := 4     
	               2K Bit	(8 X 352 bit)          RAMs := 2     
	               1K Bit	(16 X 65 bit)          RAMs := 1     
	               1K Bit	(64 X 21 bit)          RAMs := 4     
	               1K Bit	(8 X 138 bit)          RAMs := 2     
	              848 Bit	(16 X 53 bit)          RAMs := 1     
	              704 Bit	(2 X 352 bit)          RAMs := 1     
	              414 Bit	(3 X 138 bit)          RAMs := 1     
	              128 Bit	(64 X 2 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  256 Bit        Muxes := 29    
	   2 Input   64 Bit        Muxes := 12    
	   2 Input   39 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 109   
	   4 Input   32 Bit        Muxes := 27    
	   6 Input   32 Bit        Muxes := 1     
	   8 Input   32 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 111   
	   4 Input   21 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 9     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 188   
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 468   
	   4 Input    7 Bit        Muxes := 8     
	   2 Input    6 Bit        Muxes := 158   
	   4 Input    6 Bit        Muxes := 8     
	   2 Input    5 Bit        Muxes := 197   
	   2 Input    4 Bit        Muxes := 136   
	   4 Input    4 Bit        Muxes := 9     
	   2 Input    3 Bit        Muxes := 142   
	   5 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 6     
	   6 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 842   
	   3 Input    2 Bit        Muxes := 6     
	   4 Input    2 Bit        Muxes := 26    
	   5 Input    2 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 2254  
	   5 Input    1 Bit        Muxes := 32    
	   8 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "INT_PRF/rams_3_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "INT_PRF/rams_2_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "INT_PRF/rams_1_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "INT_PRF/rams_0_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3917] design backend__GB2 has port _FU2_io_FU_input_ready driven by constant 1
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_branch_taken driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_target_address[31] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_target_address[30] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_target_address[29] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_target_address[28] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_target_address[27] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_target_address[26] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_target_address[25] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_target_address[24] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_target_address[23] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_target_address[22] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_target_address[21] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_target_address[20] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_target_address[19] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_target_address[18] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_target_address[17] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_target_address[16] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_target_address[15] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_target_address[14] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_target_address[13] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_target_address[12] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_target_address[11] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_target_address[10] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_target_address[9] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_target_address[8] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_target_address[7] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_target_address[6] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_target_address[5] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_target_address[4] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_target_address[3] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_target_address[2] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_target_address[1] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_target_address[0] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_branch_valid driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_address[31] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_address[30] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_address[29] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_address[28] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_address[27] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_address[26] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_address[25] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_address[24] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_address[23] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_address[22] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_address[21] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_address[20] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_address[19] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_address[18] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_address[17] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_address[16] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_address[15] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_address[14] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_address[13] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_address[12] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_address[11] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_address[10] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_address[9] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_address[8] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_address[7] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_address[6] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_address[5] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_address[4] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_address[3] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_address[2] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_address[1] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_address[0] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_memory_type[1] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_memory_type[0] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_access_width[1] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_access_width[0] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_is_unsigned driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_wr_data[31] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_wr_data[30] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_wr_data[29] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_wr_data[28] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_wr_data[27] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_wr_data[26] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_wr_data[25] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_wr_data[24] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_wr_data[23] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_wr_data[22] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_wr_data[21] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_wr_data[20] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_wr_data[19] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_wr_data[18] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_wr_data[17] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_wr_data[16] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_wr_data[15] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_wr_data[14] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_wr_data[13] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_wr_data[12] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_wr_data[11] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_wr_data[10] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_wr_data[9] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_wr_data[8] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_wr_data[7] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_wr_data[6] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_wr_data[5] driven by constant 0
WARNING: [Synth 8-3917] design backend__GB2 has port io_FU_outputs_2_bits_wr_data[4] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "INT_PRF/rams_3_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "INT_PRF/rams_2_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "INT_PRF/rams_1_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "INT_PRF/rams_0_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3886] merging instance 'FU0/branch_unit/io_FU_output_bits_fetch_PC_REG_reg[0]' (FD) to 'FU0/branch_unit/io_FU_output_bits_RD_data_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[0]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[1]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[2]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[3]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[4]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[5]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[6]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[7]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[8]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[9]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[10]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[11]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[12]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[13]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[14]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[15]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[16]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[17]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[18]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[19]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[20]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[21]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[22]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[23]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[24]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[25]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[26]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[27]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[28]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[29]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[30]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FU1/ALU /\io_FU_output_bits_fetch_PC_REG_reg[31] )
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[0]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[1]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[2]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[3]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[4]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[5]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[6]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[7]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[8]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[9]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[10]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[11]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[12]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[13]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[14]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[15]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[16]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[17]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[18]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[19]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[20]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[21]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[22]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[23]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[24]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[25]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[26]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[27]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[28]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[29]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[30]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FU2/ALU /\io_FU_output_bits_fetch_PC_REG_reg[31] )
INFO: [Synth 8-6904] The RAM "\frontend/instruction_fetch /bp/RAS/RAS_memory/mem_ext/Memory_reg" of size (depth=128 x width=39) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\frontend/instruction_fetch /instruction_Q/ram_ext/Memory_reg" of size (depth=16 x width=287) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\frontend/instruction_fetch /PC_Q/ram_ext/Memory_reg" of size (depth=16 x width=65) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\frontend/instruction_fetch /BTB_Q/ram_ext/Memory_reg" of size (depth=16 x width=53) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'ROB_entry_banks_0/mem_ext/_R0_addr_d0_reg[5:0]' into 'shared_mem/mem_ext/_R1_addr_d0_reg[5:0]' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x21.sv:48]
INFO: [Synth 8-4471] merging register 'ROB_entry_banks_1/mem_ext/_R0_addr_d0_reg[5:0]' into 'shared_mem/mem_ext/_R1_addr_d0_reg[5:0]' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x21.sv:48]
INFO: [Synth 8-4471] merging register 'ROB_entry_banks_2/mem_ext/_R0_addr_d0_reg[5:0]' into 'shared_mem/mem_ext/_R1_addr_d0_reg[5:0]' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x21.sv:48]
INFO: [Synth 8-4471] merging register 'ROB_entry_banks_3/mem_ext/_R0_addr_d0_reg[5:0]' into 'shared_mem/mem_ext/_R1_addr_d0_reg[5:0]' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x21.sv:48]
INFO: [Synth 8-4471] merging register 'fetch_prediction_bank_ext/_R0_addr_d0_reg[5:0]' into 'shared_mem/mem_ext/_R1_addr_d0_reg[5:0]' [/home/hakam/Repos/ChaosCore/hw/verilog/fetch_64x53.sv:48]
INFO: [Synth 8-4471] merging register 'fetch_resolved_banks_0_ext/_R0_addr_d0_reg[5:0]' into 'shared_mem/mem_ext/_R1_addr_d0_reg[5:0]' [/home/hakam/Repos/ChaosCore/hw/verilog/fetch_64x53.sv:48]
INFO: [Synth 8-4471] merging register 'fetch_resolved_banks_1_ext/_R0_addr_d0_reg[5:0]' into 'shared_mem/mem_ext/_R1_addr_d0_reg[5:0]' [/home/hakam/Repos/ChaosCore/hw/verilog/fetch_64x53.sv:48]
INFO: [Synth 8-4471] merging register 'fetch_resolved_banks_2_ext/_R0_addr_d0_reg[5:0]' into 'shared_mem/mem_ext/_R1_addr_d0_reg[5:0]' [/home/hakam/Repos/ChaosCore/hw/verilog/fetch_64x53.sv:48]
INFO: [Synth 8-4471] merging register 'fetch_resolved_banks_3_ext/_R0_addr_d0_reg[5:0]' into 'shared_mem/mem_ext/_R1_addr_d0_reg[5:0]' [/home/hakam/Repos/ChaosCore/hw/verilog/fetch_64x53.sv:48]
INFO: [Synth 8-6904] The RAM "ROB/shared_mem/mem_ext/Memory_reg" of size (depth=64 x width=70) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ROB/ROB_entry_banks_0/mem_ext/Memory_reg" of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ROB/ROB_entry_banks_1/mem_ext/Memory_reg" of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ROB/ROB_entry_banks_2/mem_ext/Memory_reg" of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ROB/ROB_entry_banks_3/mem_ext/Memory_reg" of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ROB/fetch_resolved_banks_0_ext/Memory_reg" of size (depth=64 x width=53) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ROB/fetch_resolved_banks_1_ext/Memory_reg" of size (depth=64 x width=53) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ROB/fetch_resolved_banks_2_ext/Memory_reg" of size (depth=64 x width=53) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ROB/fetch_resolved_banks_3_ext/Memory_reg" of size (depth=64 x width=53) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ROB/fetch_prediction_bank_ext/Memory_reg" of size (depth=64 x width=53) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore__GC0/frontend/instruction_queue/ram_ext/Memory_reg" of size (depth=16 x width=471) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM bp/gshare/PHT/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bp/gshare/PHT/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bp/gshare/PHT/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "\frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "\frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-3971] The signal "\frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg " was recognized as a true dual port RAM template.
RAM Pipeline Warning: Read Address Register Found For RAM bp/BTB/BTB_memory/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bp/BTB/BTB_memory/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bp/BTB/BTB_memory/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "\frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM bp/RAS/RAS_memory/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bp/RAS/RAS_memory/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bp/RAS/RAS_memory/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "\frontend/instruction_fetch/bp/RAS/RAS_memory/mem_ext/Memory_reg " of size (depth=128 x width=39) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "\frontend/instruction_fetch/instruction_Q/ram_ext/Memory_reg " of size (depth=16 x width=287) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM PC_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM PC_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM PC_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "\frontend/instruction_fetch/PC_Q/ram_ext/Memory_reg " of size (depth=16 x width=65) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM BTB_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BTB_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BTB_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "\frontend/instruction_fetch/BTB_Q/ram_ext/Memory_reg " of size (depth=16 x width=53) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM frontend/instruction_queue/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM frontend/instruction_queue/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM frontend/instruction_queue/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ChaosCore__GC0/frontend/instruction_queue/ram_ext/Memory_reg" of size (depth=16 x width=471) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM shared_mem/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM shared_mem/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM shared_mem/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ROB/shared_mem/mem_ext/Memory_reg" of size (depth=64 x width=70) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_0/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_0/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_0/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ROB/ROB_entry_banks_0/mem_ext/Memory_reg" of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_1/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_1/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_1/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ROB/ROB_entry_banks_1/mem_ext/Memory_reg" of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_2/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_2/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_2/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ROB/ROB_entry_banks_2/mem_ext/Memory_reg" of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_3/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_3/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_3/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ROB/ROB_entry_banks_3/mem_ext/Memory_reg" of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM fetch_resolved_banks_0_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM fetch_resolved_banks_0_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM fetch_resolved_banks_0_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ROB/fetch_resolved_banks_0_ext/Memory_reg" of size (depth=64 x width=53) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM fetch_resolved_banks_1_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM fetch_resolved_banks_1_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM fetch_resolved_banks_1_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ROB/fetch_resolved_banks_1_ext/Memory_reg" of size (depth=64 x width=53) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM fetch_resolved_banks_2_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM fetch_resolved_banks_2_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM fetch_resolved_banks_2_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ROB/fetch_resolved_banks_2_ext/Memory_reg" of size (depth=64 x width=53) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM fetch_resolved_banks_3_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM fetch_resolved_banks_3_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM fetch_resolved_banks_3_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ROB/fetch_resolved_banks_3_ext/Memory_reg" of size (depth=64 x width=53) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM fetch_prediction_bank_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM fetch_prediction_bank_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM fetch_prediction_bank_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ROB/fetch_prediction_bank_ext/Memory_reg" of size (depth=64 x width=33) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM bp/gshare/PHT/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bp/BTB/BTB_memory/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bp/RAS/RAS_memory/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM PC_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BTB_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM frontend/instruction_queue/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM shared_mem/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_0/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_1/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_2/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_3/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM fetch_resolved_banks_0_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM fetch_resolved_banks_1_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM fetch_resolved_banks_2_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM fetch_resolved_banks_3_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM fetch_prediction_bank_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-7067] Removed DRAM instance ROB/i_5/i_0/fetch_resolved_banks_0_ext/Memory_reg_0_63_35_41 from module extram__43 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance ROB/i_6/i_0/fetch_resolved_banks_1_ext/Memory_reg_0_63_35_41 from module extram__45 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance ROB/i_7/i_0/fetch_resolved_banks_2_ext/Memory_reg_0_63_35_41 from module extram__47 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance ROB/i_8/i_0/fetch_resolved_banks_3_ext/Memory_reg_0_63_35_41 from module extram__49 due to constant propagation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/instruction_fetch /\bp/gshare/PHT_io_writeEnableC_REG_reg )
INFO: [Synth 8-3886] merging instance 'frontend/rename/free_list/free_list_buffer_63_reg[5]' (FDRE) to 'frontend/rename/free_list/free_list_buffer_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'frontend/rename/free_list/free_list_buffer_62_reg[5]' (FDSE) to 'frontend/rename/free_list/free_list_buffer_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'frontend/rename/free_list/free_list_buffer_61_reg[5]' (FDSE) to 'frontend/rename/free_list/free_list_buffer_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'frontend/rename/free_list/free_list_buffer_60_reg[5]' (FDSE) to 'frontend/rename/free_list/free_list_buffer_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'frontend/rename/free_list/free_list_buffer_59_reg[5]' (FDSE) to 'frontend/rename/free_list/free_list_buffer_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'frontend/rename/free_list/free_list_buffer_58_reg[5]' (FDSE) to 'frontend/rename/free_list/free_list_buffer_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'frontend/rename/free_list/free_list_buffer_57_reg[5]' (FDSE) to 'frontend/rename/free_list/free_list_buffer_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'frontend/rename/free_list/free_list_buffer_56_reg[5]' (FDSE) to 'frontend/rename/free_list/free_list_buffer_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'frontend/rename/free_list/free_list_buffer_55_reg[5]' (FDSE) to 'frontend/rename/free_list/free_list_buffer_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'frontend/rename/free_list/free_list_buffer_54_reg[5]' (FDSE) to 'frontend/rename/free_list/free_list_buffer_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'frontend/rename/free_list/free_list_buffer_53_reg[5]' (FDSE) to 'frontend/rename/free_list/free_list_buffer_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'frontend/rename/free_list/free_list_buffer_52_reg[5]' (FDSE) to 'frontend/rename/free_list/free_list_buffer_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'frontend/rename/free_list/free_list_buffer_51_reg[5]' (FDSE) to 'frontend/rename/free_list/free_list_buffer_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'frontend/rename/free_list/free_list_buffer_50_reg[5]' (FDSE) to 'frontend/rename/free_list/free_list_buffer_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'frontend/rename/free_list/free_list_buffer_49_reg[5]' (FDSE) to 'frontend/rename/free_list/free_list_buffer_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'frontend/rename/free_list/free_list_buffer_48_reg[5]' (FDSE) to 'frontend/rename/free_list/free_list_buffer_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'frontend/rename/free_list/free_list_buffer_47_reg[5]' (FDSE) to 'frontend/rename/free_list/free_list_buffer_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'frontend/rename/free_list/free_list_buffer_46_reg[5]' (FDSE) to 'frontend/rename/free_list/free_list_buffer_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'frontend/rename/free_list/free_list_buffer_45_reg[5]' (FDSE) to 'frontend/rename/free_list/free_list_buffer_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'frontend/rename/free_list/free_list_buffer_44_reg[5]' (FDSE) to 'frontend/rename/free_list/free_list_buffer_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'frontend/rename/free_list/free_list_buffer_43_reg[5]' (FDSE) to 'frontend/rename/free_list/free_list_buffer_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'frontend/rename/free_list/free_list_buffer_42_reg[5]' (FDSE) to 'frontend/rename/free_list/free_list_buffer_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'frontend/rename/free_list/free_list_buffer_41_reg[5]' (FDSE) to 'frontend/rename/free_list/free_list_buffer_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'frontend/rename/free_list/free_list_buffer_40_reg[5]' (FDSE) to 'frontend/rename/free_list/free_list_buffer_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'frontend/rename/free_list/free_list_buffer_39_reg[5]' (FDSE) to 'frontend/rename/free_list/free_list_buffer_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'frontend/rename/free_list/free_list_buffer_38_reg[5]' (FDSE) to 'frontend/rename/free_list/free_list_buffer_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'frontend/rename/free_list/free_list_buffer_37_reg[5]' (FDSE) to 'frontend/rename/free_list/free_list_buffer_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'frontend/rename/free_list/free_list_buffer_36_reg[5]' (FDSE) to 'frontend/rename/free_list/free_list_buffer_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'frontend/rename/free_list/free_list_buffer_35_reg[5]' (FDSE) to 'frontend/rename/free_list/free_list_buffer_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'frontend/rename/free_list/free_list_buffer_34_reg[5]' (FDSE) to 'frontend/rename/free_list/free_list_buffer_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'frontend/rename/free_list/free_list_buffer_33_reg[5]' (FDSE) to 'frontend/rename/free_list/free_list_buffer_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'frontend/rename/free_list/free_list_buffer_32_reg[5]' (FDSE) to 'frontend/rename/free_list/free_list_buffer_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'frontend/rename/free_list/free_list_buffer_31_reg[5]' (FDSE) to 'frontend/rename/free_list/free_list_buffer_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'frontend/rename/free_list/free_list_buffer_30_reg[5]' (FDRE) to 'frontend/rename/free_list/free_list_buffer_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'frontend/rename/free_list/free_list_buffer_29_reg[5]' (FDRE) to 'frontend/rename/free_list/free_list_buffer_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'frontend/rename/free_list/free_list_buffer_28_reg[5]' (FDRE) to 'frontend/rename/free_list/free_list_buffer_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'frontend/rename/free_list/free_list_buffer_27_reg[5]' (FDRE) to 'frontend/rename/free_list/free_list_buffer_1_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/rename /free_list/\free_list_buffer_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\frontend/rename /free_list/\free_list_buffer_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/instruction_fetch /\PC_gen/PC_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/instruction_fetch /\bp/BTB/BTB_memory/din_buff_BTB_br_type_reg[0] )
INFO: [Synth 8-7067] Removed DRAM instance frontend/instruction_fetch/i_5/i_0/PC_Q/ram_ext/Memory_reg_0_15_56_64 from module extram__27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance frontend/instruction_fetch/i_5/i_0/PC_Q/ram_ext/Memory_reg_0_15_42_55 from module extram__27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance frontend/instruction_fetch/i_5/i_0/PC_Q/ram_ext/Memory_reg_0_15_42_55 from module extram__27 due to constant propagation
INFO: [Synth 8-4471] merging register 'LRU_memory_io_wr_addr_REG_reg[5:0]' into 'LRU_memory/mem_ext/_R0_addr_d0_reg[5:0]' [/home/hakam/Repos/ChaosCore/hw/verilog/L1_instruction_cache.sv:302]
INFO: [Synth 8-6904] The RAM "instruction_cache/LRU_memory/mem_ext/Memory_reg" of size (depth=64 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/cacheable_request_Q/ram_ext/Memory_reg" of size (depth=8 x width=352) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/non_cacheable_request_Q/ram_ext/Memory_reg" of size (depth=8 x width=352) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/cacheable_response_Q/ram_ext/Memory_reg" of size (depth=8 x width=138) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/non_cacheable_response_Q/ram_ext/Memory_reg" of size (depth=8 x width=138) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/CPU_response_skid_buffer/ram_ext/Memory_reg" of size (depth=3 x width=138) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/AXI_request_Q/ram_ext/Memory_reg" of size (depth=2 x width=352) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/tag_memories_1/ram_ext/Memory_reg" of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/tag_memories_2/ram_ext/Memory_reg" of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/tag_memories_3/ram_ext/Memory_reg" of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/tag_memories_0/ram_ext/Memory_reg" of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_0/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_1/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_2/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_3/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_4/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_5/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_6/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_7/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_8/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_9/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_10/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_11/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_12/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_13/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_14/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_15/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_16/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_17/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_18/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_19/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_20/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_21/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_22/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_23/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_24/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_25/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_26/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_27/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_28/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_29/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_30/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_31/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM data_memory_0/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_memory_0/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_memory_0/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_memory_1/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_memory_1/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_memory_1/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "instruction_cache/LRU_memory/mem_ext/Memory_reg" of size (depth=64 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "data_cache/cacheable_request_Q/ram_ext/Memory_reg" of size (depth=8 x width=352) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-6904' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM AXI_request_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM AXI_request_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM AXI_request_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_memory_0/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_memory_1/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM AXI_request_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_5_5 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_8_8 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_7_7 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_6_6 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_11_11 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_10_10 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_9_9 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_14_14 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_13_13 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_12_12 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_17_17 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_16_16 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_15_15 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_20_20 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_19_19 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_9/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_18_18 from module extram__70 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_5_5 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_8_8 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_7_7 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_6_6 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_11_11 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_10_10 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_9_9 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_14_14 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_13_13 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_12_12 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_17_17 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_16_16 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_15_15 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_20_20 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_19_19 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_6/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_18_18 from module extram__66 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_5/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_5_5 from module extram__64 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_5/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_8_8 from module extram__64 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_5/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_7_7 from module extram__64 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_5/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_6_6 from module extram__64 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_5/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_11_11 from module extram__64 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_5/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_10_10 from module extram__64 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_5/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_9_9 from module extram__64 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_5/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_14_14 from module extram__64 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_5/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_13_13 from module extram__64 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_5/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_12_12 from module extram__64 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_5/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_17_17 from module extram__64 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_5/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_16_16 from module extram__64 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_5/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_15_15 from module extram__64 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_5/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_20_20 from module extram__64 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_5/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_19_19 from module extram__64 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_5/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_18_18 from module extram__64 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_8/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_5_5 from module extram__68 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_8/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_8_8 from module extram__68 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_8/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_7_7 from module extram__68 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_8/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_6_6 from module extram__68 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_8/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_11_11 from module extram__68 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_8/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_10_10 from module extram__68 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_8/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_9_9 from module extram__68 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_8/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_14_14 from module extram__68 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_8/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_13_13 from module extram__68 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_8/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_12_12 from module extram__68 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_8/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_17_17 from module extram__68 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_8/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_16_16 from module extram__68 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_8/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_15_15 from module extram__68 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_8/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_20_20 from module extram__68 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_8/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_19_19 from module extram__68 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_8/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_18_18 from module extram__68 due to constant propagation
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (instruction_cache/\AXI_AW_DATA_BUFFER_reg[159] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_read_address_REG_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_read_address_REG_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_write_address_REG_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_write_address_REG_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_write_address_REG_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_write_address_REG_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_write_address_REG_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_read_address_REG_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_read_address_REG_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_read_address_REG_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_0_address_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_1_address_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_3_address_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_2_address_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/i_8/\tag_memories_3/dataOut_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/i_5/\tag_memories_1/dataOut_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/i_6/\tag_memories_2/dataOut_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/i_9/\tag_memories_0/dataOut_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\AXI_AR_buf_arsize_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\AXI_AR_buf_arsize_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\AXI_AW_buf_awsize_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\AXI_AW_buf_awsize_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (instruction_cache/CPU_response_skid_buffer/\ram_reg[110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (instruction_cache/CPU_response_skid_buffer/\ram_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (instruction_cache/\AXI_AR_buf_arlen_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (instruction_cache/\request_addr_reg[4] )
INFO: [Synth 8-7067] Removed DRAM instance data_cache/non_cacheable_response_Q/i_0/i_0/ram_ext/Memory_reg_0_7_56_69 from module extram__58 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/cacheable_response_Q/i_0/i_0/ram_ext/Memory_reg_0_7_42_55 from module extram__56 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/non_cacheable_response_Q/i_0/i_0/ram_ext/Memory_reg_0_7_42_55 from module extram__58 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/non_cacheable_response_Q/i_0/i_0/ram_ext/Memory_reg_0_7_84_97 from module extram__58 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/cacheable_response_Q/i_0/i_0/ram_ext/Memory_reg_0_7_70_83 from module extram__56 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/non_cacheable_response_Q/i_0/i_0/ram_ext/Memory_reg_0_7_70_83 from module extram__58 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/non_cacheable_request_Q/i_0/i_0/ram_ext/Memory_reg_0_7_350_351 from module extram__54 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/non_cacheable_request_Q/i_0/i_0/ram_ext/Memory_reg_0_7_84_97 from module extram__54 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/non_cacheable_request_Q/i_0/i_0/ram_ext/Memory_reg_0_7_70_83 from module extram__54 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/non_cacheable_request_Q/i_0/i_0/ram_ext/Memory_reg_0_7_126_139 from module extram__54 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/non_cacheable_request_Q/i_0/i_0/ram_ext/Memory_reg_0_7_112_125 from module extram__54 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/non_cacheable_request_Q/i_0/i_0/ram_ext/Memory_reg_0_7_98_111 from module extram__54 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/non_cacheable_request_Q/i_0/i_0/ram_ext/Memory_reg_0_7_154_167 from module extram__54 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/non_cacheable_request_Q/i_0/i_0/ram_ext/Memory_reg_0_7_140_153 from module extram__54 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/non_cacheable_request_Q/i_0/i_0/ram_ext/Memory_reg_0_7_182_195 from module extram__54 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/non_cacheable_request_Q/i_0/i_0/ram_ext/Memory_reg_0_7_168_181 from module extram__54 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/non_cacheable_request_Q/i_0/i_0/ram_ext/Memory_reg_0_7_224_237 from module extram__54 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/non_cacheable_request_Q/i_0/i_0/ram_ext/Memory_reg_0_7_210_223 from module extram__54 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/non_cacheable_request_Q/i_0/i_0/ram_ext/Memory_reg_0_7_196_209 from module extram__54 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/non_cacheable_request_Q/i_0/i_0/ram_ext/Memory_reg_0_7_252_265 from module extram__54 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/non_cacheable_request_Q/i_0/i_0/ram_ext/Memory_reg_0_7_238_251 from module extram__54 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/non_cacheable_request_Q/i_0/i_0/ram_ext/Memory_reg_0_7_266_279 from module extram__54 due to constant propagation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (instruction_cache/\AXI_AW_DATA_BUFFER_reg[159] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_write_address_REG_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_write_address_REG_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_write_address_REG_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_write_address_REG_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_write_address_REG_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_write_address_REG_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_write_address_REG_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_write_address_REG_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_write_address_REG_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_write_address_REG_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_write_address_REG_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_write_address_REG_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_write_address_REG_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_write_address_REG_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_write_address_REG_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\cacheable_request_Q_io_enq_bits_write_address_REG_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (instruction_cache/\AXI_AR_buf_araddr_reg[4] )
INFO: [Synth 8-7067] Removed DRAM instance data_cache/CPU_response_skid_buffer/i_0/i_0/ram_ext/Memory_reg_0_3_42_55 from module extram__60 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/CPU_response_skid_buffer/i_0/i_0/ram_ext/Memory_reg_0_3_70_83 from module extram__60 due to constant propagation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (instruction_cache/\AXI_AW_DATA_BUFFER_reg[159] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\AXI_AR_buf_arid_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\AXI_AR_buf_arid_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\AXI_AR_buf_arid_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\AXI_AR_buf_arid_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\AXI_AR_buf_arid_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\AXI_AR_buf_arid_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\AXI_AW_buf_awid_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\AXI_AW_buf_awid_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\AXI_AW_buf_awid_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\AXI_AW_buf_awid_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\AXI_AW_buf_awid_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\AXI_AW_buf_awid_reg[6] )
INFO: [Synth 8-7067] Removed DRAM instance data_cache/CPU_response_skid_buffer/i_0/i_0/ram_ext/Memory_reg_0_3_70_83 from module extram__60 due to constant propagation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (instruction_cache/\AXI_AW_DATA_BUFFER_reg[159] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (instruction_cache/\AXI_AW_DATA_BUFFER_reg[159] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[190] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[222] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[158] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[174] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[206] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[142] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[118] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[182] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[214] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[150] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[166] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[198] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[134] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[191] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[223] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/final_response_buffer/\ram_reg[95] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:24 . Memory (MB): peak = 3302.836 ; gain = 1003.402 ; free physical = 174 ; free virtual = 7796
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-----------------------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                  | RTL Object                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|\frontend/instruction_fetch  | bp/BTB/BTB_memory/mem_ext/Memory_reg | 4 K x 56(READ_FIRST)   | W |   | 4 K x 56(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 4,2,1           | 
|instruction_cache            | data_memory_0/mem_ext/Memory_reg     | 64 x 278(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      |                 | 
|instruction_cache            | data_memory_1/mem_ext/Memory_reg     | 64 x 278(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      |                 | 
+-----------------------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------------------------------+-----------------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                         | RTL Object                                                      | Inference | Size (Depth x Width) | Primitives     | 
+------------------------------------+-----------------------------------------------------------------+-----------+----------------------+----------------+
|INT_PRF                             | rams_3_reg                                                      | Implied   | 64 x 32              | RAM64M8 x 40   | 
|INT_PRF                             | rams_2_reg                                                      | Implied   | 64 x 32              | RAM64M8 x 40   | 
|INT_PRF                             | rams_1_reg                                                      | Implied   | 64 x 32              | RAM64M8 x 40   | 
|INT_PRF                             | rams_0_reg                                                      | Implied   | 64 x 32              | RAM64M8 x 40   | 
|\frontend/instruction_fetch         | bp/RAS/RAS_memory/mem_ext/Memory_reg                            | Implied   | 128 x 39             | RAM64M8 x 12   | 
|\frontend/instruction_fetch         | predecoder/final_fetch_packet_out_Q/ram_ext/Memory_reg          | Implied   | 2 x 287              | RAM32M16 x 21  | 
|\frontend/instruction_fetch         | instruction_Q/ram_ext/Memory_reg                                | Implied   | 16 x 287             | RAM32M16 x 21  | 
|\frontend/instruction_fetch         | PC_Q/ram_ext/Memory_reg                                         | Implied   | 16 x 65              | RAM32M16 x 5   | 
|\frontend/instruction_fetch         | BTB_Q/ram_ext/Memory_reg                                        | Implied   | 16 x 53              | RAM32M16 x 4   | 
|\frontend/rename                    | renamed_decoded_fetch_packet_Q/ram_ext/Memory_reg               | Implied   | 2 x 470              | RAM32M16 x 34  | 
|ChaosCore__GC0                      | frontend/decoders/decoded_fetch_packet_out_Q/ram_ext/Memory_reg | Implied   | 2 x 471              | RAM32M16 x 34  | 
|ChaosCore__GC0                      | frontend/instruction_queue/ram_ext/Memory_reg                   | Implied   | 16 x 471             | RAM32M16 x 34  | 
|ROB                                 | shared_mem/mem_ext/Memory_reg                                   | Implied   | 64 x 70              | RAM64M8 x 20   | 
|ROB                                 | ROB_entry_banks_0/mem_ext/Memory_reg                            | Implied   | 64 x 21              | RAM64M8 x 3    | 
|ROB                                 | ROB_entry_banks_1/mem_ext/Memory_reg                            | Implied   | 64 x 21              | RAM64M8 x 3    | 
|ROB                                 | ROB_entry_banks_2/mem_ext/Memory_reg                            | Implied   | 64 x 21              | RAM64M8 x 3    | 
|ROB                                 | ROB_entry_banks_3/mem_ext/Memory_reg                            | Implied   | 64 x 21              | RAM64M8 x 3    | 
|ROB                                 | fetch_resolved_banks_0_ext/Memory_reg                           | Implied   | 64 x 53              | RAM64M8 x 8    | 
|ROB                                 | fetch_resolved_banks_1_ext/Memory_reg                           | Implied   | 64 x 53              | RAM64M8 x 8    | 
|ROB                                 | fetch_resolved_banks_2_ext/Memory_reg                           | Implied   | 64 x 53              | RAM64M8 x 8    | 
|ROB                                 | fetch_resolved_banks_3_ext/Memory_reg                           | Implied   | 64 x 53              | RAM64M8 x 8    | 
|ROB                                 | fetch_prediction_bank_ext/Memory_reg                            | Implied   | 64 x 33              | RAM64M8 x 5    | 
|instruction_cache                   | LRU_memory/mem_ext/Memory_reg                                   | Implied   | 64 x 2               | RAM64X1S x 2   | 
|data_cache/cacheable_request_Q      | ram_ext/Memory_reg                                              | Implied   | 8 x 352              | RAM32M16 x 26  | 
|data_cache/non_cacheable_request_Q  | ram_ext/Memory_reg                                              | Implied   | 8 x 352              | RAM32M16 x 26  | 
|data_cache/cacheable_response_Q     | ram_ext/Memory_reg                                              | Implied   | 8 x 138              | RAM32M16 x 10  | 
|data_cache/non_cacheable_response_Q | ram_ext/Memory_reg                                              | Implied   | 8 x 138              | RAM32M16 x 10  | 
|data_cache/CPU_response_skid_buffer | ram_ext/Memory_reg                                              | Implied   | 4 x 138              | RAM32M16 x 10  | 
|data_cache                          | AXI_request_Q/ram_ext/Memory_reg                                | Implied   | 2 x 352              | RAM32M16 x 26  | 
|data_cache                          | tag_memories_1/ram_ext/Memory_reg                               | Implied   | 64 x 5               | RAM64X1S x 21  | 
|data_cache                          | tag_memories_2/ram_ext/Memory_reg                               | Implied   | 64 x 5               | RAM64X1S x 21  | 
|data_cache                          | tag_memories_3/ram_ext/Memory_reg                               | Implied   | 64 x 5               | RAM64X1S x 21  | 
|data_cache                          | tag_memories_0/ram_ext/Memory_reg                               | Implied   | 64 x 5               | RAM64X1S x 21  | 
|data_cache                          | data_memories_0/ram_ext/Memory_reg                              | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_1/ram_ext/Memory_reg                              | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_2/ram_ext/Memory_reg                              | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_3/ram_ext/Memory_reg                              | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_4/ram_ext/Memory_reg                              | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_5/ram_ext/Memory_reg                              | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_6/ram_ext/Memory_reg                              | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_7/ram_ext/Memory_reg                              | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_8/ram_ext/Memory_reg                              | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_9/ram_ext/Memory_reg                              | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_10/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_11/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_12/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_13/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_14/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_15/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_16/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_17/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_18/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_19/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_20/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_21/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_22/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_23/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_24/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_25/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_26/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_27/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_28/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_29/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_30/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_31/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
+------------------------------------+-----------------------------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:17 ; elapsed = 00:01:30 . Memory (MB): peak = 3457.883 ; gain = 1158.449 ; free physical = 180 ; free virtual = 7684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM bp/gshare/PHT/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5582] The block RAM "ChaosCore_tilei_2/\ChaosCore_tile/ChaosCore/frontend/instruction_fetch /bp/gshare/PHT/mem_ext/Memory_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
WARNING: [Synth 8-6430] The Block RAM "ChaosCore_tilei_2/\ChaosCore_tile/ChaosCore/frontend/instruction_fetch /bp/gshare/PHT/mem_ext/Memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "ChaosCore_tilei_2/\ChaosCore_tile/ChaosCore/frontend/instruction_fetch /bp/gshare/PHT/mem_ext/Memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-3971] The signal "ChaosCore_tilei_2/\ChaosCore_tile/ChaosCore/frontend/instruction_fetch /bp/gshare/PHT/mem_ext/Memory_reg" was recognized as a true dual port RAM template.
RAM Pipeline Warning: Read Address Register Found For RAM bp/BTB/BTB_memory/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5582] The block RAM "ChaosCore_tilei_2/\ChaosCore_tile/ChaosCore/frontend/instruction_fetch /bp/BTB/BTB_memory/mem_ext/Memory_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
WARNING: [Synth 8-6430] The Block RAM "ChaosCore_tilei_2/\ChaosCore_tile/ChaosCore/frontend/instruction_fetch /bp/BTB/BTB_memory/mem_ext/Memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:12 ; elapsed = 00:02:26 . Memory (MB): peak = 4002.500 ; gain = 1703.066 ; free physical = 231 ; free virtual = 7207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------------------------------------------------------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                             | RTL Object                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------------------------------------------------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|ChaosCore_tilei_2/\ChaosCore_tile/ChaosCore/frontend/instruction_fetch  | bp/BTB/BTB_memory/mem_ext/Memory_reg | 4 K x 56(READ_FIRST)   | W |   | 4 K x 56(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      |                 | 
|instruction_cache                                                       | data_memory_0/mem_ext/Memory_reg     | 64 x 278(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      |                 | 
|instruction_cache                                                       | data_memory_1/mem_ext/Memory_reg     | 64 x 278(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      |                 | 
+------------------------------------------------------------------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+------------------------------------+-----------------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                         | RTL Object                                                      | Inference | Size (Depth x Width) | Primitives     | 
+------------------------------------+-----------------------------------------------------------------+-----------+----------------------+----------------+
|data_cache/cacheable_request_Q      | ram_ext/Memory_reg                                              | Implied   | 8 x 352              | RAM32M16 x 26  | 
|data_cache/non_cacheable_request_Q  | ram_ext/Memory_reg                                              | Implied   | 8 x 352              | RAM32M16 x 26  | 
|data_cache/cacheable_response_Q     | ram_ext/Memory_reg                                              | Implied   | 8 x 138              | RAM32M16 x 10  | 
|data_cache/non_cacheable_response_Q | ram_ext/Memory_reg                                              | Implied   | 8 x 138              | RAM32M16 x 10  | 
|data_cache/CPU_response_skid_buffer | ram_ext/Memory_reg                                              | Implied   | 4 x 138              | RAM32M16 x 10  | 
|data_cache                          | AXI_request_Q/ram_ext/Memory_reg                                | Implied   | 2 x 352              | RAM32M16 x 26  | 
|data_cache                          | tag_memories_1/ram_ext/Memory_reg                               | Implied   | 64 x 5               | RAM64X1S x 21  | 
|data_cache                          | tag_memories_2/ram_ext/Memory_reg                               | Implied   | 64 x 5               | RAM64X1S x 21  | 
|data_cache                          | tag_memories_3/ram_ext/Memory_reg                               | Implied   | 64 x 5               | RAM64X1S x 21  | 
|data_cache                          | tag_memories_0/ram_ext/Memory_reg                               | Implied   | 64 x 5               | RAM64X1S x 21  | 
|data_cache                          | data_memories_0/ram_ext/Memory_reg                              | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_1/ram_ext/Memory_reg                              | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_2/ram_ext/Memory_reg                              | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_3/ram_ext/Memory_reg                              | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_4/ram_ext/Memory_reg                              | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_5/ram_ext/Memory_reg                              | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_6/ram_ext/Memory_reg                              | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_7/ram_ext/Memory_reg                              | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_8/ram_ext/Memory_reg                              | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_9/ram_ext/Memory_reg                              | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_10/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_11/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_12/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_13/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_14/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_15/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_16/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_17/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_18/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_19/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_20/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_21/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_22/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_23/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_24/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_25/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_26/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_27/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_28/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_29/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_30/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|data_cache                          | data_memories_31/ram_ext/Memory_reg                             | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ROB                                 | shared_mem/mem_ext/Memory_reg                                   | Implied   | 64 x 70              | RAM64M8 x 20   | 
|ROB                                 | ROB_entry_banks_0/mem_ext/Memory_reg                            | Implied   | 64 x 21              | RAM64M8 x 3    | 
|ROB                                 | ROB_entry_banks_1/mem_ext/Memory_reg                            | Implied   | 64 x 21              | RAM64M8 x 3    | 
|ROB                                 | ROB_entry_banks_2/mem_ext/Memory_reg                            | Implied   | 64 x 21              | RAM64M8 x 3    | 
|ROB                                 | ROB_entry_banks_3/mem_ext/Memory_reg                            | Implied   | 64 x 21              | RAM64M8 x 3    | 
|ROB                                 | fetch_resolved_banks_0_ext/Memory_reg                           | Implied   | 64 x 53              | RAM64M8 x 8    | 
|ROB                                 | fetch_resolved_banks_1_ext/Memory_reg                           | Implied   | 64 x 53              | RAM64M8 x 8    | 
|ROB                                 | fetch_resolved_banks_2_ext/Memory_reg                           | Implied   | 64 x 53              | RAM64M8 x 8    | 
|ROB                                 | fetch_resolved_banks_3_ext/Memory_reg                           | Implied   | 64 x 53              | RAM64M8 x 8    | 
|ROB                                 | fetch_prediction_bank_ext/Memory_reg                            | Implied   | 64 x 33              | RAM64M8 x 5    | 
|\frontend/instruction_fetch         | bp/RAS/RAS_memory/mem_ext/Memory_reg                            | Implied   | 128 x 39             | RAM64M8 x 12   | 
|\frontend/instruction_fetch         | predecoder/final_fetch_packet_out_Q/ram_ext/Memory_reg          | Implied   | 2 x 287              | RAM32M16 x 21  | 
|\frontend/instruction_fetch         | instruction_Q/ram_ext/Memory_reg                                | Implied   | 16 x 287             | RAM32M16 x 21  | 
|\frontend/instruction_fetch         | PC_Q/ram_ext/Memory_reg                                         | Implied   | 16 x 65              | RAM32M16 x 5   | 
|\frontend/instruction_fetch         | BTB_Q/ram_ext/Memory_reg                                        | Implied   | 16 x 53              | RAM32M16 x 4   | 
|instruction_cache                   | LRU_memory/mem_ext/Memory_reg                                   | Implied   | 64 x 2               | RAM64X1S x 2   | 
|\frontend/rename                    | renamed_decoded_fetch_packet_Q/ram_ext/Memory_reg               | Implied   | 2 x 470              | RAM32M16 x 34  | 
|ChaosCore__GC0                      | frontend/decoders/decoded_fetch_packet_out_Q/ram_ext/Memory_reg | Implied   | 2 x 471              | RAM32M16 x 34  | 
|ChaosCore__GC0                      | frontend/instruction_queue/ram_ext/Memory_reg                   | Implied   | 16 x 471             | RAM32M16 x 34  | 
|INT_PRF                             | rams_3_reg                                                      | Implied   | 64 x 32              | RAM64M8 x 40   | 
|INT_PRF                             | rams_2_reg                                                      | Implied   | 64 x 32              | RAM64M8 x 40   | 
|INT_PRF                             | rams_1_reg                                                      | Implied   | 64 x 32              | RAM64M8 x 40   | 
|INT_PRF                             | rams_0_reg                                                      | Implied   | 64 x 32              | RAM64M8 x 40   | 
+------------------------------------+-----------------------------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7067] Removed DRAM instance ChaosCore_tilei_1/ChaosCore_tile/ChaosCore/frontend/instruction_fetch/instruction_Q/ram_ext/Memory_reg_0_15_196_209 from module SOC_GT0__2_tempName due to constant propagation
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7067] Removed DRAM instance ChaosCore_tilei_1/ChaosCore_tile/ChaosCore/frontend/instruction_fetch/instruction_Q/ram_ext/Memory_reg_0_15_196_209 from module SOC_GT0__2_tempName due to constant propagation
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tilei_1/ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg_1_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tilei_1/ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg_1_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tilei_1/ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg_2_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tilei_1/ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg_2_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tilei_1/ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg_2_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tilei_1/ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg_2_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tilei_1/ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tilei_1/ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tilei_1/ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tilei_1/ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tilei_1/ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tilei_1/ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tilei_1/ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tilei_1/ChaosCore_tile/instruction_cache/data_memory_0/mem_ext/Memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tilei_1/ChaosCore_tile/instruction_cache/data_memory_0/mem_ext/Memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tilei_1/ChaosCore_tile/instruction_cache/data_memory_0/mem_ext/Memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tilei_1/ChaosCore_tile/instruction_cache/data_memory_0/mem_ext/Memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tilei_1/ChaosCore_tile/instruction_cache/data_memory_0/mem_ext/Memory_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tilei_1/ChaosCore_tile/instruction_cache/data_memory_0/mem_ext/Memory_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tilei_1/ChaosCore_tile/instruction_cache/data_memory_0/mem_ext/Memory_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tilei_1/ChaosCore_tile/instruction_cache/data_memory_0/mem_ext/Memory_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tilei_1/ChaosCore_tile/instruction_cache/data_memory_1/mem_ext/Memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tilei_1/ChaosCore_tile/instruction_cache/data_memory_1/mem_ext/Memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tilei_1/ChaosCore_tile/instruction_cache/data_memory_1/mem_ext/Memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tilei_1/ChaosCore_tile/instruction_cache/data_memory_1/mem_ext/Memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tilei_1/ChaosCore_tile/instruction_cache/data_memory_1/mem_ext/Memory_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tilei_1/ChaosCore_tile/instruction_cache/data_memory_1/mem_ext/Memory_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tilei_1/ChaosCore_tile/instruction_cache/data_memory_1/mem_ext/Memory_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tilei_1/ChaosCore_tile/instruction_cache/data_memory_1/mem_ext/Memory_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:17 ; elapsed = 00:02:38 . Memory (MB): peak = 4014.426 ; gain = 1714.992 ; free physical = 261 ; free virtual = 5013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg_1_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg_1_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg_2_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg_2_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg_2_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg_2_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/instruction_cache/data_memory_0/mem_ext/Memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/instruction_cache/data_memory_0/mem_ext/Memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/instruction_cache/data_memory_0/mem_ext/Memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/instruction_cache/data_memory_0/mem_ext/Memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/instruction_cache/data_memory_0/mem_ext/Memory_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/instruction_cache/data_memory_0/mem_ext/Memory_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/instruction_cache/data_memory_0/mem_ext/Memory_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/instruction_cache/data_memory_0/mem_ext/Memory_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/instruction_cache/data_memory_1/mem_ext/Memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/instruction_cache/data_memory_1/mem_ext/Memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/instruction_cache/data_memory_1/mem_ext/Memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/instruction_cache/data_memory_1/mem_ext/Memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/instruction_cache/data_memory_1/mem_ext/Memory_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/instruction_cache/data_memory_1/mem_ext/Memory_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/instruction_cache/data_memory_1/mem_ext/Memory_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/instruction_cache/data_memory_1/mem_ext/Memory_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:21 ; elapsed = 00:02:44 . Memory (MB): peak = 4027.832 ; gain = 1728.398 ; free physical = 190 ; free virtual = 4962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:21 ; elapsed = 00:02:44 . Memory (MB): peak = 4027.832 ; gain = 1728.398 ; free physical = 193 ; free virtual = 4965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:23 ; elapsed = 00:02:46 . Memory (MB): peak = 4027.832 ; gain = 1728.398 ; free physical = 197 ; free virtual = 4971
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:23 ; elapsed = 00:02:46 . Memory (MB): peak = 4027.832 ; gain = 1728.398 ; free physical = 202 ; free virtual = 4976
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:24 ; elapsed = 00:02:47 . Memory (MB): peak = 4027.832 ; gain = 1728.398 ; free physical = 197 ; free virtual = 4976
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:24 ; elapsed = 00:02:47 . Memory (MB): peak = 4027.832 ; gain = 1728.398 ; free physical = 197 ; free virtual = 4976
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY8    |   139|
|2     |LUT1      |   110|
|3     |LUT2      |  1219|
|4     |LUT3      |  2983|
|5     |LUT4      |  2256|
|6     |LUT5      |  6715|
|7     |LUT6      | 11761|
|8     |MUXF7     |  1120|
|9     |MUXF8     |   299|
|10    |RAM256X1S |   256|
|11    |RAM32M    |     3|
|12    |RAM32M16  |   198|
|13    |RAM64M    |     2|
|14    |RAM64M8   |   222|
|15    |RAM64X1S  |    22|
|16    |RAMB18E2  |     1|
|17    |RAMB36E2  |    20|
|20    |FDRE      | 14556|
|21    |FDSE      |   137|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:24 ; elapsed = 00:02:47 . Memory (MB): peak = 4027.832 ; gain = 1728.398 ; free physical = 197 ; free virtual = 4977
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 472 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:19 ; elapsed = 00:02:46 . Memory (MB): peak = 4027.832 ; gain = 1583.633 ; free physical = 10233 ; free virtual = 15011
Synthesis Optimization Complete : Time (s): cpu = 00:02:26 ; elapsed = 00:02:53 . Memory (MB): peak = 4027.832 ; gain = 1728.398 ; free physical = 10241 ; free virtual = 15014
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.26 . Memory (MB): peak = 4027.832 ; gain = 0.000 ; free physical = 10243 ; free virtual = 15023
INFO: [Netlist 29-17] Analyzing 2261 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hakam/Repos/ChaosCore/syn/constraints/constraints.xdc]
Finished Parsing XDC File [/home/hakam/Repos/ChaosCore/syn/constraints/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ChaosCore_tile/instruction_cache/data_memory_0/mem_ext/Memory_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ChaosCore_tile/instruction_cache/data_memory_0/mem_ext/Memory_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ChaosCore_tile/instruction_cache/data_memory_0/mem_ext/Memory_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ChaosCore_tile/instruction_cache/data_memory_0/mem_ext/Memory_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ChaosCore_tile/instruction_cache/data_memory_1/mem_ext/Memory_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ChaosCore_tile/instruction_cache/data_memory_1/mem_ext/Memory_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ChaosCore_tile/instruction_cache/data_memory_1/mem_ext/Memory_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ChaosCore_tile/instruction_cache/data_memory_1/mem_ext/Memory_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4027.832 ; gain = 0.000 ; free physical = 10215 ; free virtual = 15027
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 703 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 256 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 198 instances
  RAM64M => RAM64M (RAMD64E(x4)): 2 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 222 instances
  RAM64X1S => RAM64X1S (RAMS64E): 22 instances

Synth Design complete | Checksum: b5f72466
INFO: [Common 17-83] Releasing license: Synthesis
677 Infos, 347 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:38 ; elapsed = 00:03:05 . Memory (MB): peak = 4027.832 ; gain = 2610.789 ; free physical = 10215 ; free virtual = 15031
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 12559.626; main = 2957.244; forked = 10080.938
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 19053.398; main = 4027.836; forked = 15025.562
# report_utilization -file utilization_synth.rpt -hierarchical -hierarchical_depth 10 -hierarchical_percentage
# report_timing_summary -file timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_BUFG
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_LEAF
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 4534.832 ; gain = 507.000 ; free physical = 9647 ; free virtual = 14618
INFO: [Common 17-206] Exiting Vivado at Thu Aug 29 20:07:32 2024...
