TimeQuest Timing Analyzer report for top
Fri Jun 03 12:49:29 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'clk'
 12. Setup: 'speed_select:speed_select|buad_clk_rx_reg'
 13. Setup: 'speed_select:speed_select|buad_clk_tx_reg'
 14. Setup: 'enc:enc|out_100hz'
 15. Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 16. Hold: 'clk'
 17. Hold: 'speed_select:speed_select|buad_clk_rx_reg'
 18. Hold: 'enc:enc|out_100hz'
 19. Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 20. Hold: 'speed_select:speed_select|buad_clk_tx_reg'
 21. Recovery: 'my_uart_rx:my_uart_rx|rx_complete_reg'
 22. Recovery: 'clk'
 23. Recovery: 'speed_select:speed_select|buad_clk_tx_reg'
 24. Recovery: 'rs232_rx'
 25. Recovery: 'speed_select:speed_select|buad_clk_rx_reg'
 26. Removal: 'speed_select:speed_select|buad_clk_rx_reg'
 27. Removal: 'rs232_rx'
 28. Removal: 'speed_select:speed_select|buad_clk_tx_reg'
 29. Removal: 'clk'
 30. Removal: 'my_uart_rx:my_uart_rx|rx_complete_reg'
 31. Setup Transfers
 32. Hold Transfers
 33. Recovery Transfers
 34. Removal Transfers
 35. Report TCCS
 36. Report RSKM
 37. Unconstrained Paths Summary
 38. Clock Status Summary
 39. Unconstrained Input Ports
 40. Unconstrained Output Ports
 41. Unconstrained Input Ports
 42. Unconstrained Output Ports
 43. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; top                                                 ;
; Device Family         ; MAX II                                              ;
; Device Name           ; EPM570T100C5                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Slow Model                                          ;
; Rise/Fall Delays      ; Unavailable                                         ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                               ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+
; Clock Name                                ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                       ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+
; clk                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                       ;
; enc:enc|out_100hz                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { enc:enc|out_100hz }                         ;
; my_uart_rx:my_uart_rx|rx_complete_reg     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { my_uart_rx:my_uart_rx|rx_complete_reg }     ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { my_uart_rx:my_uart_rx|rx_enable_reg }       ;
; rs232_rx                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { rs232_rx }                                  ;
; speed_select:speed_select|buad_clk_rx_reg ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { speed_select:speed_select|buad_clk_rx_reg } ;
; speed_select:speed_select|buad_clk_tx_reg ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { speed_select:speed_select|buad_clk_tx_reg } ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+


+---------------------------------------------------------------------------------+
; Fmax Summary                                                                    ;
+------------+-----------------+-------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note ;
+------------+-----------------+-------------------------------------------+------+
; 74.73 MHz  ; 74.73 MHz       ; speed_select:speed_select|buad_clk_rx_reg ;      ;
; 85.97 MHz  ; 85.97 MHz       ; speed_select:speed_select|buad_clk_tx_reg ;      ;
; 97.48 MHz  ; 97.48 MHz       ; clk                                       ;      ;
; 386.55 MHz ; 386.55 MHz      ; enc:enc|out_100hz                         ;      ;
; 439.37 MHz ; 439.37 MHz      ; my_uart_rx:my_uart_rx|rx_enable_reg       ;      ;
+------------+-----------------+-------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------+
; Setup Summary                                                      ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -9.259 ; -1162.307     ;
; speed_select:speed_select|buad_clk_rx_reg ; -6.191 ; -104.368      ;
; speed_select:speed_select|buad_clk_tx_reg ; -5.316 ; -52.743       ;
; enc:enc|out_100hz                         ; -1.587 ; -16.824       ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; -1.276 ; -1.276        ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Hold Summary                                                       ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -1.932 ; -1.932        ;
; speed_select:speed_select|buad_clk_rx_reg ; -1.851 ; -8.875        ;
; enc:enc|out_100hz                         ; 1.380  ; 0.000         ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; 1.722  ; 0.000         ;
; speed_select:speed_select|buad_clk_tx_reg ; 1.739  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Recovery Summary                                                   ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; my_uart_rx:my_uart_rx|rx_complete_reg     ; -6.501 ; -6.501        ;
; clk                                       ; -4.340 ; -293.757      ;
; speed_select:speed_select|buad_clk_tx_reg ; -0.824 ; -0.824        ;
; rs232_rx                                  ; 1.197  ; 0.000         ;
; speed_select:speed_select|buad_clk_rx_reg ; 1.431  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Removal Summary                                                    ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; speed_select:speed_select|buad_clk_rx_reg ; -1.485 ; -1.485        ;
; rs232_rx                                  ; -1.251 ; -1.251        ;
; speed_select:speed_select|buad_clk_tx_reg ; 1.270  ; 0.000         ;
; clk                                       ; 2.980  ; 0.000         ;
; my_uart_rx:my_uart_rx|rx_complete_reg     ; 6.947  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Minimum Pulse Width Summary                                        ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -2.289 ; -2.289        ;
; rs232_rx                                  ; -2.289 ; -2.289        ;
; enc:enc|out_100hz                         ; 0.234  ; 0.000         ;
; my_uart_rx:my_uart_rx|rx_complete_reg     ; 0.234  ; 0.000         ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0.234  ; 0.000         ;
; speed_select:speed_select|buad_clk_rx_reg ; 0.234  ; 0.000         ;
; speed_select:speed_select|buad_clk_tx_reg ; 0.234  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clk'                                                                                                                                                             ;
+--------+--------------------------------------+-----------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node               ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-----------------------+-------------------------------------------+-------------+--------------+------------+------------+
; -9.259 ; Rx_cmd[13]                           ; tx_start_f            ; clk                                       ; clk         ; 1.000        ; 0.000      ; 9.926      ;
; -9.057 ; Rx_cmd[7]                            ; tx_start_f            ; clk                                       ; clk         ; 1.000        ; 0.000      ; 9.724      ;
; -8.710 ; Rx_cmd[4]                            ; tx_start_f            ; clk                                       ; clk         ; 1.000        ; 0.000      ; 9.377      ;
; -8.625 ; Rx_cmd[16]                           ; tx_start_f            ; clk                                       ; clk         ; 1.000        ; 0.000      ; 9.292      ;
; -8.515 ; Rx_cmd[15]                           ; tx_start_f            ; clk                                       ; clk         ; 1.000        ; 0.000      ; 9.182      ;
; -8.500 ; Rx_cmd[13]                           ; linkPMH               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 9.167      ;
; -8.454 ; Rx_cmd[21]                           ; tx_start_f            ; clk                                       ; clk         ; 1.000        ; 0.000      ; 9.121      ;
; -8.388 ; Rx_cmd[20]                           ; tx_start_f            ; clk                                       ; clk         ; 1.000        ; 0.000      ; 9.055      ;
; -8.374 ; Rx_cmd[5]                            ; tx_start_f            ; clk                                       ; clk         ; 1.000        ; 0.000      ; 9.041      ;
; -8.298 ; Rx_cmd[7]                            ; linkPMH               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.965      ;
; -8.297 ; Rx_cmd[13]                           ; led~reg0              ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.964      ;
; -8.294 ; Rx_cmd[13]                           ; linkUSH               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.961      ;
; -8.294 ; Rx_cmd[23]                           ; tx_start_f            ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.961      ;
; -8.285 ; enc:enc|count_reg[0]                 ; enc:enc|count_reg[26] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.952      ;
; -8.285 ; enc:enc|count_reg[0]                 ; enc:enc|count_reg[27] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.952      ;
; -8.285 ; enc:enc|count_reg[0]                 ; enc:enc|count_reg[28] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.952      ;
; -8.285 ; enc:enc|count_reg[0]                 ; enc:enc|count_reg[29] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.952      ;
; -8.285 ; enc:enc|count_reg[0]                 ; enc:enc|count_reg[30] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.952      ;
; -8.285 ; enc:enc|count_reg[0]                 ; enc:enc|count_reg[31] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.952      ;
; -8.281 ; enc:enc|count_reg[0]                 ; enc:enc|count_reg[16] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.948      ;
; -8.281 ; enc:enc|count_reg[0]                 ; enc:enc|count_reg[17] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.948      ;
; -8.281 ; enc:enc|count_reg[0]                 ; enc:enc|count_reg[18] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.948      ;
; -8.281 ; enc:enc|count_reg[0]                 ; enc:enc|count_reg[19] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.948      ;
; -8.281 ; enc:enc|count_reg[0]                 ; enc:enc|count_reg[20] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.948      ;
; -8.281 ; enc:enc|count_reg[0]                 ; enc:enc|count_reg[21] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.948      ;
; -8.281 ; enc:enc|count_reg[0]                 ; enc:enc|count_reg[22] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.948      ;
; -8.281 ; enc:enc|count_reg[0]                 ; enc:enc|count_reg[23] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.948      ;
; -8.281 ; enc:enc|count_reg[0]                 ; enc:enc|count_reg[24] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.948      ;
; -8.281 ; enc:enc|count_reg[0]                 ; enc:enc|count_reg[25] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.948      ;
; -8.271 ; enc:enc|count_reg[0]                 ; enc:enc|count_reg[13] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.938      ;
; -8.271 ; enc:enc|count_reg[0]                 ; enc:enc|count_reg[12] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.938      ;
; -8.271 ; enc:enc|count_reg[0]                 ; enc:enc|count_reg[14] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.938      ;
; -8.271 ; enc:enc|count_reg[0]                 ; enc:enc|count_reg[15] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.938      ;
; -8.271 ; enc:enc|count_reg[0]                 ; enc:enc|count_reg[8]  ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.938      ;
; -8.271 ; enc:enc|count_reg[0]                 ; enc:enc|count_reg[9]  ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.938      ;
; -8.271 ; enc:enc|count_reg[0]                 ; enc:enc|count_reg[10] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.938      ;
; -8.271 ; enc:enc|count_reg[0]                 ; enc:enc|count_reg[11] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.938      ;
; -8.271 ; enc:enc|count_reg[0]                 ; enc:enc|count_reg[6]  ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.938      ;
; -8.271 ; enc:enc|count_reg[0]                 ; enc:enc|count_reg[7]  ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.938      ;
; -8.199 ; enc:enc|count_reg[6]                 ; enc:enc|count_reg[26] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.866      ;
; -8.199 ; enc:enc|count_reg[6]                 ; enc:enc|count_reg[27] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.866      ;
; -8.199 ; enc:enc|count_reg[6]                 ; enc:enc|count_reg[28] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.866      ;
; -8.199 ; enc:enc|count_reg[6]                 ; enc:enc|count_reg[29] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.866      ;
; -8.199 ; enc:enc|count_reg[6]                 ; enc:enc|count_reg[30] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.866      ;
; -8.199 ; enc:enc|count_reg[6]                 ; enc:enc|count_reg[31] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.866      ;
; -8.195 ; enc:enc|count_reg[6]                 ; enc:enc|count_reg[16] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.862      ;
; -8.195 ; enc:enc|count_reg[6]                 ; enc:enc|count_reg[17] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.862      ;
; -8.195 ; enc:enc|count_reg[6]                 ; enc:enc|count_reg[18] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.862      ;
; -8.195 ; enc:enc|count_reg[6]                 ; enc:enc|count_reg[19] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.862      ;
; -8.195 ; enc:enc|count_reg[6]                 ; enc:enc|count_reg[20] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.862      ;
; -8.195 ; enc:enc|count_reg[6]                 ; enc:enc|count_reg[21] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.862      ;
; -8.195 ; enc:enc|count_reg[6]                 ; enc:enc|count_reg[22] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.862      ;
; -8.195 ; enc:enc|count_reg[6]                 ; enc:enc|count_reg[23] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.862      ;
; -8.195 ; enc:enc|count_reg[6]                 ; enc:enc|count_reg[24] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.862      ;
; -8.195 ; enc:enc|count_reg[6]                 ; enc:enc|count_reg[25] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.862      ;
; -8.193 ; Rx_cmd[1]                            ; tx_start_f            ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.860      ;
; -8.185 ; enc:enc|count_reg[6]                 ; enc:enc|count_reg[13] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.852      ;
; -8.185 ; enc:enc|count_reg[6]                 ; enc:enc|count_reg[12] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.852      ;
; -8.185 ; enc:enc|count_reg[6]                 ; enc:enc|count_reg[14] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.852      ;
; -8.185 ; enc:enc|count_reg[6]                 ; enc:enc|count_reg[15] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.852      ;
; -8.185 ; enc:enc|count_reg[6]                 ; enc:enc|count_reg[8]  ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.852      ;
; -8.185 ; enc:enc|count_reg[6]                 ; enc:enc|count_reg[9]  ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.852      ;
; -8.185 ; enc:enc|count_reg[6]                 ; enc:enc|count_reg[10] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.852      ;
; -8.185 ; enc:enc|count_reg[6]                 ; enc:enc|count_reg[11] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.852      ;
; -8.185 ; enc:enc|count_reg[6]                 ; enc:enc|count_reg[6]  ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.852      ;
; -8.185 ; enc:enc|count_reg[6]                 ; enc:enc|count_reg[7]  ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.852      ;
; -8.173 ; Rx_cmd[19]                           ; tx_start_f            ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.840      ;
; -8.166 ; enc:enc|count_reg[9]                 ; enc:enc|count_reg[26] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.833      ;
; -8.166 ; enc:enc|count_reg[9]                 ; enc:enc|count_reg[27] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.833      ;
; -8.166 ; enc:enc|count_reg[9]                 ; enc:enc|count_reg[28] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.833      ;
; -8.166 ; enc:enc|count_reg[9]                 ; enc:enc|count_reg[29] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.833      ;
; -8.166 ; enc:enc|count_reg[9]                 ; enc:enc|count_reg[30] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.833      ;
; -8.166 ; enc:enc|count_reg[9]                 ; enc:enc|count_reg[31] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.833      ;
; -8.162 ; enc:enc|count_reg[9]                 ; enc:enc|count_reg[16] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.829      ;
; -8.162 ; enc:enc|count_reg[9]                 ; enc:enc|count_reg[17] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.829      ;
; -8.162 ; enc:enc|count_reg[9]                 ; enc:enc|count_reg[18] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.829      ;
; -8.162 ; enc:enc|count_reg[9]                 ; enc:enc|count_reg[19] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.829      ;
; -8.162 ; enc:enc|count_reg[9]                 ; enc:enc|count_reg[20] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.829      ;
; -8.162 ; enc:enc|count_reg[9]                 ; enc:enc|count_reg[21] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.829      ;
; -8.162 ; enc:enc|count_reg[9]                 ; enc:enc|count_reg[22] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.829      ;
; -8.162 ; enc:enc|count_reg[9]                 ; enc:enc|count_reg[23] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.829      ;
; -8.162 ; enc:enc|count_reg[9]                 ; enc:enc|count_reg[24] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.829      ;
; -8.162 ; enc:enc|count_reg[9]                 ; enc:enc|count_reg[25] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.829      ;
; -8.152 ; enc:enc|count_reg[9]                 ; enc:enc|count_reg[13] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.819      ;
; -8.152 ; enc:enc|count_reg[9]                 ; enc:enc|count_reg[12] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.819      ;
; -8.152 ; enc:enc|count_reg[9]                 ; enc:enc|count_reg[14] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.819      ;
; -8.152 ; enc:enc|count_reg[9]                 ; enc:enc|count_reg[15] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.819      ;
; -8.152 ; enc:enc|count_reg[9]                 ; enc:enc|count_reg[8]  ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.819      ;
; -8.152 ; enc:enc|count_reg[9]                 ; enc:enc|count_reg[9]  ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.819      ;
; -8.152 ; enc:enc|count_reg[9]                 ; enc:enc|count_reg[10] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.819      ;
; -8.152 ; enc:enc|count_reg[9]                 ; enc:enc|count_reg[11] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.819      ;
; -8.152 ; enc:enc|count_reg[9]                 ; enc:enc|count_reg[6]  ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.819      ;
; -8.152 ; enc:enc|count_reg[9]                 ; enc:enc|count_reg[7]  ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.819      ;
; -8.144 ; my_uart_rx:my_uart_rx|rx_data_reg[7] ; Current.SAVE          ; speed_select:speed_select|buad_clk_rx_reg ; clk         ; 0.500        ; -1.569     ; 6.742      ;
; -8.142 ; my_uart_rx:my_uart_rx|rx_data_reg[7] ; Current.S1            ; speed_select:speed_select|buad_clk_rx_reg ; clk         ; 0.500        ; -1.569     ; 6.740      ;
; -8.123 ; enc:enc|count_reg[3]                 ; enc:enc|count_reg[26] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.790      ;
; -8.123 ; enc:enc|count_reg[3]                 ; enc:enc|count_reg[27] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.790      ;
; -8.123 ; enc:enc|count_reg[3]                 ; enc:enc|count_reg[28] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.790      ;
; -8.123 ; enc:enc|count_reg[3]                 ; enc:enc|count_reg[29] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.790      ;
; -8.123 ; enc:enc|count_reg[3]                 ; enc:enc|count_reg[30] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.790      ;
+--------+--------------------------------------+-----------------------+-------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -6.191 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 6.358      ;
; -5.938 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 6.105      ;
; -5.938 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 6.105      ;
; -5.938 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 6.105      ;
; -5.938 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 6.105      ;
; -5.938 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 6.105      ;
; -5.938 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 6.105      ;
; -5.938 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 6.105      ;
; -5.938 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 6.105      ;
; -5.739 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.906      ;
; -5.739 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.906      ;
; -5.739 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.906      ;
; -5.739 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.906      ;
; -5.739 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.906      ;
; -5.739 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.906      ;
; -5.739 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.906      ;
; -5.739 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.906      ;
; -5.735 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.902      ;
; -5.714 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.881      ;
; -5.599 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.766      ;
; -5.592 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.759      ;
; -5.562 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.729      ;
; -5.562 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.729      ;
; -5.562 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.729      ;
; -5.562 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.729      ;
; -5.562 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.729      ;
; -5.562 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.729      ;
; -5.562 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.729      ;
; -5.562 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.729      ;
; -5.561 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.728      ;
; -5.385 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.552      ;
; -5.359 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.526      ;
; -5.322 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.489      ;
; -5.322 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.489      ;
; -5.322 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.489      ;
; -5.322 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.489      ;
; -5.322 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.489      ;
; -5.322 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.489      ;
; -5.322 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.489      ;
; -5.322 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.489      ;
; -5.275 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.442      ;
; -5.234 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.401      ;
; -5.230 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.397      ;
; -5.223 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.390      ;
; -5.198 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.365      ;
; -5.196 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.363      ;
; -5.185 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.352      ;
; -5.173 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.340      ;
; -5.119 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.286      ;
; -4.989 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.156      ;
; -4.989 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.156      ;
; -4.897 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.064      ;
; -4.814 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.981      ;
; -4.734 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.901      ;
; -4.658 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.825      ;
; -4.658 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.825      ;
; -4.567 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.734      ;
; -4.564 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 5.231      ;
; -4.563 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.730      ;
; -4.270 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.437      ;
; -4.270 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.437      ;
; -4.268 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.435      ;
; -4.268 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.435      ;
; -3.826 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 4.493      ;
; -3.737 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 4.404      ;
; -3.574 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.741      ;
; -3.496 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.663      ;
; -3.381 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 4.048      ;
; -3.265 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.432      ;
; -3.212 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.379      ;
; -3.037 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.704      ;
; -2.435 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.102      ;
; -2.426 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 2.593      ;
; -2.424 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 2.591      ;
; -2.135 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.802      ;
; -2.123 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.790      ;
; -2.029 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.696      ;
; -1.890 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.557      ;
; -1.877 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.544      ;
; -1.869 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.536      ;
; -1.867 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.534      ;
; -1.855 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.522      ;
; -1.833 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.500      ;
; -1.778 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.445      ;
; -1.776 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.443      ;
; -1.766 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.433      ;
; -1.758 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.425      ;
; -1.623 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.290      ;
; -1.591 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.258      ;
; -1.588 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.255      ;
; -1.577 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.244      ;
; -1.576 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.243      ;
; -1.559 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.226      ;
; -1.479 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.146      ;
; -1.471 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.138      ;
; -1.359 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 5.250      ; 6.776      ;
; -1.306 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.973      ;
; -1.305 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.972      ;
; -1.301 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.968      ;
; -1.299 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.966      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'speed_select:speed_select|buad_clk_tx_reg'                                                                                                                                                                      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -5.316 ; my_uart_tx:my_uart_tx|tx_count[2]     ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 5.483      ;
; -5.203 ; my_uart_tx:my_uart_tx|tx_data_reg[6]  ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 5.870      ;
; -5.189 ; my_uart_tx:my_uart_tx|tx_count[0]     ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 5.356      ;
; -5.072 ; my_uart_tx:my_uart_tx|tx_count[3]     ; my_uart_tx:my_uart_tx|tx_data_reg[5]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 5.239      ;
; -5.072 ; my_uart_tx:my_uart_tx|tx_count[3]     ; my_uart_tx:my_uart_tx|tx_data_reg[2]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 5.239      ;
; -4.980 ; my_uart_tx:my_uart_tx|tx_count[1]     ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 5.147      ;
; -4.933 ; my_uart_tx:my_uart_tx|tx_data_reg[2]  ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 5.600      ;
; -4.898 ; my_uart_tx:my_uart_tx|tx_count[0]     ; my_uart_tx:my_uart_tx|tx_data_reg[5]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 5.065      ;
; -4.898 ; my_uart_tx:my_uart_tx|tx_count[0]     ; my_uart_tx:my_uart_tx|tx_data_reg[2]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 5.065      ;
; -4.788 ; my_uart_tx:my_uart_tx|tx_count[3]     ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.955      ;
; -4.708 ; my_uart_tx:my_uart_tx|tx_count[2]     ; my_uart_tx:my_uart_tx|tx_complete_reg ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.875      ;
; -4.706 ; my_uart_tx:my_uart_tx|tx_count[2]     ; my_uart_tx:my_uart_tx|tx_data_reg[5]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.873      ;
; -4.706 ; my_uart_tx:my_uart_tx|tx_count[2]     ; my_uart_tx:my_uart_tx|tx_data_reg[2]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.873      ;
; -4.421 ; my_uart_tx:my_uart_tx|tx_count[3]     ; my_uart_tx:my_uart_tx|tx_data_reg[4]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.588      ;
; -4.421 ; my_uart_tx:my_uart_tx|tx_count[3]     ; my_uart_tx:my_uart_tx|tx_data_reg[7]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.588      ;
; -4.378 ; my_uart_tx:my_uart_tx|tx_count[1]     ; my_uart_tx:my_uart_tx|tx_data_reg[5]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.545      ;
; -4.378 ; my_uart_tx:my_uart_tx|tx_count[1]     ; my_uart_tx:my_uart_tx|tx_data_reg[2]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.545      ;
; -4.372 ; my_uart_tx:my_uart_tx|tx_count[1]     ; my_uart_tx:my_uart_tx|tx_complete_reg ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.539      ;
; -4.247 ; my_uart_tx:my_uart_tx|tx_count[0]     ; my_uart_tx:my_uart_tx|tx_data_reg[4]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.414      ;
; -4.247 ; my_uart_tx:my_uart_tx|tx_count[0]     ; my_uart_tx:my_uart_tx|tx_data_reg[7]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.414      ;
; -4.066 ; my_uart_tx:my_uart_tx|tx_count[3]     ; my_uart_tx:my_uart_tx|tx_data_reg[1]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.233      ;
; -4.066 ; my_uart_tx:my_uart_tx|tx_count[3]     ; my_uart_tx:my_uart_tx|tx_data_reg[0]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.233      ;
; -4.066 ; my_uart_tx:my_uart_tx|tx_count[3]     ; my_uart_tx:my_uart_tx|tx_data_reg[6]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.233      ;
; -4.066 ; my_uart_tx:my_uart_tx|tx_count[3]     ; my_uart_tx:my_uart_tx|tx_data_reg[3]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.233      ;
; -4.055 ; my_uart_tx:my_uart_tx|tx_count[2]     ; my_uart_tx:my_uart_tx|tx_data_reg[4]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.222      ;
; -4.055 ; my_uart_tx:my_uart_tx|tx_count[2]     ; my_uart_tx:my_uart_tx|tx_data_reg[7]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.222      ;
; -4.047 ; my_uart_tx:my_uart_tx|tx_data_reg[5]  ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 4.714      ;
; -3.917 ; my_uart_tx:my_uart_tx|tx_count[0]     ; my_uart_tx:my_uart_tx|tx_complete_reg ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.084      ;
; -3.892 ; my_uart_tx:my_uart_tx|tx_count[0]     ; my_uart_tx:my_uart_tx|tx_data_reg[1]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.059      ;
; -3.892 ; my_uart_tx:my_uart_tx|tx_count[0]     ; my_uart_tx:my_uart_tx|tx_data_reg[0]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.059      ;
; -3.892 ; my_uart_tx:my_uart_tx|tx_count[0]     ; my_uart_tx:my_uart_tx|tx_data_reg[6]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.059      ;
; -3.892 ; my_uart_tx:my_uart_tx|tx_count[0]     ; my_uart_tx:my_uart_tx|tx_data_reg[3]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.059      ;
; -3.727 ; my_uart_tx:my_uart_tx|tx_count[1]     ; my_uart_tx:my_uart_tx|tx_data_reg[4]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 3.894      ;
; -3.727 ; my_uart_tx:my_uart_tx|tx_count[1]     ; my_uart_tx:my_uart_tx|tx_data_reg[7]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 3.894      ;
; -3.700 ; my_uart_tx:my_uart_tx|tx_count[2]     ; my_uart_tx:my_uart_tx|tx_data_reg[1]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 3.867      ;
; -3.700 ; my_uart_tx:my_uart_tx|tx_count[2]     ; my_uart_tx:my_uart_tx|tx_data_reg[0]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 3.867      ;
; -3.700 ; my_uart_tx:my_uart_tx|tx_count[2]     ; my_uart_tx:my_uart_tx|tx_data_reg[6]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 3.867      ;
; -3.700 ; my_uart_tx:my_uart_tx|tx_count[2]     ; my_uart_tx:my_uart_tx|tx_data_reg[3]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 3.867      ;
; -3.590 ; my_uart_tx:my_uart_tx|tx_count[3]     ; my_uart_tx:my_uart_tx|tx_complete_reg ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 3.757      ;
; -3.372 ; my_uart_tx:my_uart_tx|tx_count[1]     ; my_uart_tx:my_uart_tx|tx_data_reg[1]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 3.539      ;
; -3.372 ; my_uart_tx:my_uart_tx|tx_count[1]     ; my_uart_tx:my_uart_tx|tx_data_reg[0]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 3.539      ;
; -3.372 ; my_uart_tx:my_uart_tx|tx_count[1]     ; my_uart_tx:my_uart_tx|tx_data_reg[6]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 3.539      ;
; -3.372 ; my_uart_tx:my_uart_tx|tx_count[1]     ; my_uart_tx:my_uart_tx|tx_data_reg[3]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 3.539      ;
; -2.983 ; my_uart_tx:my_uart_tx|tx_data_reg[0]  ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 3.650      ;
; -2.944 ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_tx:my_uart_tx|tx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.020      ; 3.631      ;
; -2.742 ; my_uart_tx:my_uart_tx|tx_data_reg[3]  ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 3.409      ;
; -2.566 ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_tx:my_uart_tx|tx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.020      ; 3.253      ;
; -2.544 ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_tx:my_uart_tx|tx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.020      ; 3.231      ;
; -2.508 ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_tx:my_uart_tx|tx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.020      ; 3.195      ;
; -2.478 ; my_uart_tx:my_uart_tx|tx_data_reg[1]  ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 3.145      ;
; -2.053 ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.720      ;
; -1.934 ; my_uart_tx:my_uart_tx|tx_count[1]     ; my_uart_tx:my_uart_tx|tx_count[3]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.601      ;
; -1.931 ; my_uart_tx:my_uart_tx|tx_count[1]     ; my_uart_tx:my_uart_tx|tx_count[0]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.598      ;
; -1.867 ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_tx:my_uart_tx|tx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.020      ; 2.554      ;
; -1.862 ; my_uart_tx:my_uart_tx|tx_data_reg[7]  ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.529      ;
; -1.854 ; my_uart_tx:my_uart_tx|tx_count[2]     ; my_uart_tx:my_uart_tx|tx_count[0]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.521      ;
; -1.852 ; my_uart_tx:my_uart_tx|tx_count[2]     ; my_uart_tx:my_uart_tx|tx_count[3]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.519      ;
; -1.851 ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_tx:my_uart_tx|tx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.020      ; 2.538      ;
; -1.850 ; my_uart_tx:my_uart_tx|tx_count[2]     ; my_uart_tx:my_uart_tx|tx_count[2]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.517      ;
; -1.764 ; my_uart_tx:my_uart_tx|tx_count[1]     ; my_uart_tx:my_uart_tx|tx_count[2]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.431      ;
; -1.754 ; my_uart_tx:my_uart_tx|tx_count[1]     ; my_uart_tx:my_uart_tx|tx_count[1]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.421      ;
; -1.747 ; my_uart_tx:my_uart_tx|tx_count[0]     ; my_uart_tx:my_uart_tx|tx_count[3]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.414      ;
; -1.738 ; my_uart_tx:my_uart_tx|tx_count[0]     ; my_uart_tx:my_uart_tx|tx_count[0]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.405      ;
; -1.585 ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_tx:my_uart_tx|tx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.020      ; 2.272      ;
; -1.539 ; my_uart_tx:my_uart_tx|tx_count[0]     ; my_uart_tx:my_uart_tx|tx_count[2]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.206      ;
; -1.532 ; my_uart_tx:my_uart_tx|tx_count[0]     ; my_uart_tx:my_uart_tx|tx_count[1]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.199      ;
; -1.429 ; my_uart_tx:my_uart_tx|tx_data_reg[4]  ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.096      ;
; -1.314 ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_tx:my_uart_tx|tx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.020      ; 2.001      ;
; -1.295 ; my_uart_tx:my_uart_tx|tx_count[3]     ; my_uart_tx:my_uart_tx|tx_count[2]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 1.962      ;
; -1.295 ; my_uart_tx:my_uart_tx|tx_count[3]     ; my_uart_tx:my_uart_tx|tx_count[0]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 1.962      ;
; -1.295 ; my_uart_tx:my_uart_tx|tx_count[3]     ; my_uart_tx:my_uart_tx|tx_count[1]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 1.962      ;
; -1.293 ; my_uart_tx:my_uart_tx|tx_count[3]     ; my_uart_tx:my_uart_tx|tx_count[3]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 1.960      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'enc:enc|out_100hz'                                                                                                                        ;
+--------+----------------------------+----------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+-------------------+-------------------+--------------+------------+------------+
; -1.587 ; enc:enc|pha_count.00001100 ; enc:enc|index_reg          ; enc:enc|out_100hz ; enc:enc|out_100hz ; 1.000        ; 0.000      ; 2.254      ;
; -1.327 ; enc:enc|pha_count.00000010 ; enc:enc|pha_count.00000011 ; enc:enc|out_100hz ; enc:enc|out_100hz ; 1.000        ; 0.000      ; 1.994      ;
; -1.226 ; enc:enc|pha_reg            ; enc:enc|phb_reg            ; enc:enc|out_100hz ; enc:enc|out_100hz ; 1.000        ; 0.000      ; 1.893      ;
; -1.224 ; enc:enc|pha_reg            ; enc:enc|pha_reg            ; enc:enc|out_100hz ; enc:enc|out_100hz ; 1.000        ; 0.000      ; 1.891      ;
; -1.208 ; enc:enc|pha_count.00001000 ; enc:enc|pha_count.00001001 ; enc:enc|out_100hz ; enc:enc|out_100hz ; 1.000        ; 0.000      ; 1.875      ;
; -1.204 ; enc:enc|pha_count.00000111 ; enc:enc|pha_count.00001000 ; enc:enc|out_100hz ; enc:enc|out_100hz ; 1.000        ; 0.000      ; 1.871      ;
; -1.204 ; enc:enc|pha_count.00001011 ; enc:enc|pha_count.00001100 ; enc:enc|out_100hz ; enc:enc|out_100hz ; 1.000        ; 0.000      ; 1.871      ;
; -1.203 ; enc:enc|pha_count.00001001 ; enc:enc|pha_count.00001010 ; enc:enc|out_100hz ; enc:enc|out_100hz ; 1.000        ; 0.000      ; 1.870      ;
; -0.969 ; enc:enc|index_reg          ; enc:enc|pha_count.00000001 ; enc:enc|out_100hz ; enc:enc|out_100hz ; 1.000        ; 0.000      ; 1.636      ;
; -0.953 ; enc:enc|pha_count.00000100 ; enc:enc|pha_count.00000101 ; enc:enc|out_100hz ; enc:enc|out_100hz ; 1.000        ; 0.000      ; 1.620      ;
; -0.952 ; enc:enc|pha_count.00000110 ; enc:enc|pha_count.00000111 ; enc:enc|out_100hz ; enc:enc|out_100hz ; 1.000        ; 0.000      ; 1.619      ;
; -0.948 ; enc:enc|pha_count.00000101 ; enc:enc|pha_count.00000110 ; enc:enc|out_100hz ; enc:enc|out_100hz ; 1.000        ; 0.000      ; 1.615      ;
; -0.943 ; enc:enc|pha_count.00000011 ; enc:enc|pha_count.00000100 ; enc:enc|out_100hz ; enc:enc|out_100hz ; 1.000        ; 0.000      ; 1.610      ;
; -0.942 ; enc:enc|pha_count.00001010 ; enc:enc|pha_count.00001011 ; enc:enc|out_100hz ; enc:enc|out_100hz ; 1.000        ; 0.000      ; 1.609      ;
; -0.934 ; enc:enc|pha_count.00000001 ; enc:enc|pha_count.00000010 ; enc:enc|out_100hz ; enc:enc|out_100hz ; 1.000        ; 0.000      ; 1.601      ;
+--------+----------------------------+----------------------------+-------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.276 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 1.000        ; 0.000      ; 1.943      ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk'                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                      ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -1.932 ; enc:enc|out_100hz                                              ; enc:enc|out_100hz                                            ; enc:enc|out_100hz                   ; clk         ; 0.000        ; 3.681      ; 2.346      ;
; -1.432 ; enc:enc|out_100hz                                              ; enc:enc|out_100hz                                            ; enc:enc|out_100hz                   ; clk         ; -0.500       ; 3.681      ; 2.346      ;
; 1.050  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|cnt_rx[5]                          ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.328      ;
; 1.050  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|cnt_rx[3]                          ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.328      ;
; 1.050  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|cnt_rx[4]                          ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.328      ;
; 1.050  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|cnt_rx[0]                          ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.328      ;
; 1.050  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|cnt_rx[1]                          ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.328      ;
; 1.050  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|cnt_rx[2]                          ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.328      ;
; 1.360  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|buad_clk_rx_reg                    ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.638      ;
; 1.442  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|cnt_rx[9]                          ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.720      ;
; 1.442  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|cnt_rx[8]                          ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.720      ;
; 1.442  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|cnt_rx[12]                         ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.720      ;
; 1.442  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|cnt_rx[10]                         ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.720      ;
; 1.442  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|cnt_rx[11]                         ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.720      ;
; 1.442  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|cnt_rx[6]                          ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.720      ;
; 1.442  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|cnt_rx[7]                          ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.720      ;
; 1.454  ; Buff_temp[15]                                                  ; Rx_cmd[15]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.675      ;
; 1.457  ; Buff_temp[7]                                                   ; Rx_cmd[7]                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.678      ;
; 1.550  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|cnt_rx[5]                          ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.328      ;
; 1.550  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|cnt_rx[3]                          ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.328      ;
; 1.550  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|cnt_rx[4]                          ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.328      ;
; 1.550  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|cnt_rx[0]                          ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.328      ;
; 1.550  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|cnt_rx[1]                          ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.328      ;
; 1.550  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|cnt_rx[2]                          ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.328      ;
; 1.646  ; Flag_temp                                                      ; Current.S1                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.867      ;
; 1.659  ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_ok          ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_ok        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.880      ;
; 1.676  ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|data_valid    ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|data_valid  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.897      ;
; 1.680  ; Buff_temp[1]                                                   ; Buff_temp[9]                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.901      ;
; 1.693  ; Buff_temp[12]                                                  ; Buff_temp[12]                                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.914      ;
; 1.707  ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|tran_cnt[0]   ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|tran_cnt[0] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.928      ;
; 1.778  ; Buff_temp[12]                                                  ; Rx_cmd[12]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.999      ;
; 1.778  ; Buff_temp[10]                                                  ; Rx_cmd[10]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.999      ;
; 1.817  ; Buff_temp[20]                                                  ; Rx_cmd[20]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.038      ;
; 1.860  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|buad_clk_rx_reg                    ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.638      ;
; 1.862  ; Buff_temp[14]                                                  ; Rx_cmd[14]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.083      ;
; 1.898  ; uart_top7to7:uart_top7to7|rst_cnt[0]                           ; uart_top7to7:uart_top7to7|rst_cnt[0]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.119      ;
; 1.926  ; Buff_temp[6]                                                   ; Buff_temp[6]                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.147      ;
; 1.926  ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[0]      ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[0]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.147      ;
; 1.936  ; Buff_temp[17]                                                  ; Buff_temp[17]                                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.157      ;
; 1.942  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|cnt_rx[9]                          ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.720      ;
; 1.942  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|cnt_rx[8]                          ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.720      ;
; 1.942  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|cnt_rx[12]                         ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.720      ;
; 1.942  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|cnt_rx[10]                         ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.720      ;
; 1.942  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|cnt_rx[11]                         ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.720      ;
; 1.942  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|cnt_rx[6]                          ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.720      ;
; 1.942  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|cnt_rx[7]                          ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.720      ;
; 1.954  ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|sign_delay    ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|sign_delay  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.175      ;
; 1.956  ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|tran_cnt[4]   ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_sign   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.177      ;
; 1.962  ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|tran_cnt[3]   ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|tran_cnt[3] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.183      ;
; 1.965  ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|tran_cnt[0]   ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|bps_sel     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.186      ;
; 1.969  ; Buff_temp[15]                                                  ; Buff_temp[15]                                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.190      ;
; 1.970  ; Buff_temp[7]                                                   ; Buff_temp[7]                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.191      ;
; 2.047  ; speed_select:speed_select|cnt_tx[12]                           ; speed_select:speed_select|cnt_tx[12]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.268      ;
; 2.048  ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[12]       ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[12]     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.269      ;
; 2.050  ; Buff_temp[3]                                                   ; Rx_cmd[3]                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.271      ;
; 2.062  ; speed_select:speed_select|cnt_rx[12]                           ; speed_select:speed_select|cnt_rx[12]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.283      ;
; 2.094  ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out_sign    ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|tran_cnt[3] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.315      ;
; 2.107  ; speed_select:speed_select|cnt_tx[6]                            ; speed_select:speed_select|cnt_tx[6]                          ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.328      ;
; 2.107  ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[4]    ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[4]  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.328      ;
; 2.107  ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[6]        ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[6]      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.328      ;
; 2.108  ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[6]      ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[6]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.329      ;
; 2.116  ; enc:enc|count_reg[16]                                          ; enc:enc|count_reg[16]                                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.337      ;
; 2.116  ; enc:enc|count_reg[6]                                           ; enc:enc|count_reg[6]                                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.337      ;
; 2.117  ; speed_select:speed_select|cnt_tx[8]                            ; speed_select:speed_select|cnt_tx[8]                          ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; speed_select:speed_select|cnt_tx[7]                            ; speed_select:speed_select|cnt_tx[7]                          ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; enc:enc|count_reg[13]                                          ; enc:enc|count_reg[13]                                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; enc:enc|count_reg[23]                                          ; enc:enc|count_reg[23]                                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.118  ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_reg[0]      ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_reg[0]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.339      ;
; 2.118  ; speed_select:speed_select|cnt_rx[5]                            ; speed_select:speed_select|cnt_rx[5]                          ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.339      ;
; 2.121  ; Current.SAVE                                                   ; Current.WAIT                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.342      ;
; 2.126  ; Buff_temp[23]                                                  ; Buff_temp[23]                                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_reg[1]      ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_reg[1]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; enc:enc|count_reg[15]                                          ; enc:enc|count_reg[15]                                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; enc:enc|count_reg[17]                                          ; enc:enc|count_reg[17]                                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; enc:enc|count_reg[8]                                           ; enc:enc|count_reg[8]                                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; enc:enc|count_reg[7]                                           ; enc:enc|count_reg[7]                                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; enc:enc|count_reg[18]                                          ; enc:enc|count_reg[18]                                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; enc:enc|count_reg[25]                                          ; enc:enc|count_reg[25]                                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; enc:enc|count_reg[26]                                          ; enc:enc|count_reg[26]                                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[5]        ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[5]      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[7]        ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[7]      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.127  ; Buff_temp[4]                                                   ; Buff_temp[4]                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.127  ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[1]      ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[1]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.127  ; enc:enc|count_reg[5]                                           ; enc:enc|count_reg[5]                                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.130  ; Buff_temp[4]                                                   ; Buff_temp[12]                                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.351      ;
; 2.132  ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_in_sign_reg ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_ok        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.353      ;
; 2.134  ; speed_select:speed_select|cnt_tx[3]                            ; speed_select:speed_select|cnt_tx[3]                          ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.355      ;
; 2.134  ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[3]        ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[3]      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.355      ;
; 2.135  ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_reg[2]      ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_reg[2]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; enc:enc|count_reg[3]                                           ; enc:enc|count_reg[3]                                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; enc:enc|count_reg[28]                                          ; enc:enc|count_reg[28]                                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[8]        ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[8]      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.140  ; Buff_temp[6]                                                   ; Buff_temp[14]                                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.361      ;
; 2.141  ; speed_select:speed_select|cnt_rx[6]                            ; speed_select:speed_select|cnt_rx[6]                          ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.362      ;
; 2.143  ; Buff_temp[8]                                                   ; Buff_temp[8]                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.364      ;
; 2.144  ; speed_select:speed_select|cnt_tx[5]                            ; speed_select:speed_select|cnt_tx[5]                          ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.365      ;
; 2.144  ; Buff_temp[13]                                                  ; Buff_temp[13]                                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.365      ;
; 2.150  ; Buff_temp[13]                                                  ; Buff_temp[21]                                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.371      ;
; 2.151  ; speed_select:speed_select|cnt_rx[8]                            ; speed_select:speed_select|cnt_rx[8]                          ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.372      ;
; 2.153  ; Buff_temp[8]                                                   ; Buff_temp[16]                                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.374      ;
+--------+----------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                       ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -1.851 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg     ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.250      ; 3.996      ;
; -1.351 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg     ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.250      ; 3.996      ;
; -0.878 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.250      ; 4.969      ;
; -0.878 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.250      ; 4.969      ;
; -0.878 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.250      ; 4.969      ;
; -0.878 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.250      ; 4.969      ;
; -0.878 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.250      ; 4.969      ;
; -0.878 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.250      ; 4.969      ;
; -0.878 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.250      ; 4.969      ;
; -0.878 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.250      ; 4.969      ;
; -0.378 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.250      ; 4.969      ;
; -0.378 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.250      ; 4.969      ;
; -0.378 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.250      ; 4.969      ;
; -0.378 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.250      ; 4.969      ;
; -0.378 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.250      ; 4.969      ;
; -0.378 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.250      ; 4.969      ;
; -0.378 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.250      ; 4.969      ;
; -0.378 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.250      ; 4.969      ;
; 0.724  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.250      ; 6.195      ;
; 0.764  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.250      ; 6.235      ;
; 1.008  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.250      ; 6.479      ;
; 1.017  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.250      ; 6.488      ;
; 1.025  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.250      ; 6.496      ;
; 1.086  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.250      ; 6.557      ;
; 1.090  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.250      ; 6.561      ;
; 1.224  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.250      ; 6.195      ;
; 1.264  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.250      ; 6.235      ;
; 1.305  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.250      ; 6.776      ;
; 1.508  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.250      ; 6.479      ;
; 1.517  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.250      ; 6.488      ;
; 1.525  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.250      ; 6.496      ;
; 1.586  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.250      ; 6.557      ;
; 1.590  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.250      ; 6.561      ;
; 1.745  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.966      ;
; 1.747  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.968      ;
; 1.751  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.972      ;
; 1.752  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.973      ;
; 1.805  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.250      ; 6.776      ;
; 1.917  ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.138      ;
; 1.925  ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.146      ;
; 2.005  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.226      ;
; 2.022  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.243      ;
; 2.023  ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.244      ;
; 2.034  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.255      ;
; 2.037  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.258      ;
; 2.069  ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.290      ;
; 2.204  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.425      ;
; 2.212  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.433      ;
; 2.222  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.443      ;
; 2.224  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.445      ;
; 2.279  ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.500      ;
; 2.301  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.522      ;
; 2.313  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.534      ;
; 2.315  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.536      ;
; 2.323  ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.544      ;
; 2.336  ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.557      ;
; 2.475  ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.696      ;
; 2.569  ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.790      ;
; 2.581  ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.802      ;
; 2.867  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.588      ;
; 2.870  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.591      ;
; 2.872  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.593      ;
; 2.881  ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.102      ;
; 3.169  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.890      ;
; 3.171  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.892      ;
; 3.360  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.081      ;
; 3.456  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.177      ;
; 3.459  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.180      ;
; 3.483  ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.704      ;
; 3.650  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.371      ;
; 3.658  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.379      ;
; 3.707  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.428      ;
; 3.711  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.432      ;
; 3.728  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.449      ;
; 3.827  ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 4.048      ;
; 3.936  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.657      ;
; 3.942  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.663      ;
; 4.020  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.741      ;
; 4.116  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.837      ;
; 4.183  ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 4.404      ;
; 4.197  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.918      ;
; 4.205  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.926      ;
; 4.272  ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 4.493      ;
; 4.330  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.051      ;
; 4.338  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.059      ;
; 4.601  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.322      ;
; 4.678  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.399      ;
; 4.835  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.556      ;
; 5.010  ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 5.231      ;
; 5.068  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.789      ;
; 5.253  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.974      ;
; 5.260  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.981      ;
; 5.343  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.064      ;
; 5.629  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.350      ;
; 5.631  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.352      ;
; 5.642  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.363      ;
; 5.768  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.489      ;
; 5.768  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.489      ;
; 5.768  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.489      ;
; 5.768  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.489      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'enc:enc|out_100hz'                                                                                                                        ;
+-------+----------------------------+----------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+-------------------+-------------------+--------------+------------+------------+
; 1.380 ; enc:enc|pha_count.00000001 ; enc:enc|pha_count.00000010 ; enc:enc|out_100hz ; enc:enc|out_100hz ; 0.000        ; 0.000      ; 1.601      ;
; 1.388 ; enc:enc|pha_count.00001010 ; enc:enc|pha_count.00001011 ; enc:enc|out_100hz ; enc:enc|out_100hz ; 0.000        ; 0.000      ; 1.609      ;
; 1.389 ; enc:enc|pha_count.00000011 ; enc:enc|pha_count.00000100 ; enc:enc|out_100hz ; enc:enc|out_100hz ; 0.000        ; 0.000      ; 1.610      ;
; 1.394 ; enc:enc|pha_count.00000101 ; enc:enc|pha_count.00000110 ; enc:enc|out_100hz ; enc:enc|out_100hz ; 0.000        ; 0.000      ; 1.615      ;
; 1.398 ; enc:enc|pha_count.00000110 ; enc:enc|pha_count.00000111 ; enc:enc|out_100hz ; enc:enc|out_100hz ; 0.000        ; 0.000      ; 1.619      ;
; 1.399 ; enc:enc|pha_count.00000100 ; enc:enc|pha_count.00000101 ; enc:enc|out_100hz ; enc:enc|out_100hz ; 0.000        ; 0.000      ; 1.620      ;
; 1.415 ; enc:enc|index_reg          ; enc:enc|pha_count.00000001 ; enc:enc|out_100hz ; enc:enc|out_100hz ; 0.000        ; 0.000      ; 1.636      ;
; 1.649 ; enc:enc|pha_count.00001001 ; enc:enc|pha_count.00001010 ; enc:enc|out_100hz ; enc:enc|out_100hz ; 0.000        ; 0.000      ; 1.870      ;
; 1.650 ; enc:enc|pha_count.00000111 ; enc:enc|pha_count.00001000 ; enc:enc|out_100hz ; enc:enc|out_100hz ; 0.000        ; 0.000      ; 1.871      ;
; 1.650 ; enc:enc|pha_count.00001011 ; enc:enc|pha_count.00001100 ; enc:enc|out_100hz ; enc:enc|out_100hz ; 0.000        ; 0.000      ; 1.871      ;
; 1.654 ; enc:enc|pha_count.00001000 ; enc:enc|pha_count.00001001 ; enc:enc|out_100hz ; enc:enc|out_100hz ; 0.000        ; 0.000      ; 1.875      ;
; 1.670 ; enc:enc|pha_reg            ; enc:enc|pha_reg            ; enc:enc|out_100hz ; enc:enc|out_100hz ; 0.000        ; 0.000      ; 1.891      ;
; 1.672 ; enc:enc|pha_reg            ; enc:enc|phb_reg            ; enc:enc|out_100hz ; enc:enc|out_100hz ; 0.000        ; 0.000      ; 1.893      ;
; 1.773 ; enc:enc|pha_count.00000010 ; enc:enc|pha_count.00000011 ; enc:enc|out_100hz ; enc:enc|out_100hz ; 0.000        ; 0.000      ; 1.994      ;
; 2.033 ; enc:enc|pha_count.00001100 ; enc:enc|index_reg          ; enc:enc|out_100hz ; enc:enc|out_100hz ; 0.000        ; 0.000      ; 2.254      ;
+-------+----------------------------+----------------------------+-------------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 1.722 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 0.000        ; 0.000      ; 1.943      ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'speed_select:speed_select|buad_clk_tx_reg'                                                                                                                                                                      ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 1.739 ; my_uart_tx:my_uart_tx|tx_count[3]     ; my_uart_tx:my_uart_tx|tx_count[3]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 1.960      ;
; 1.741 ; my_uart_tx:my_uart_tx|tx_count[3]     ; my_uart_tx:my_uart_tx|tx_count[2]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 1.962      ;
; 1.741 ; my_uart_tx:my_uart_tx|tx_count[3]     ; my_uart_tx:my_uart_tx|tx_count[0]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 1.962      ;
; 1.741 ; my_uart_tx:my_uart_tx|tx_count[3]     ; my_uart_tx:my_uart_tx|tx_count[1]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 1.962      ;
; 1.760 ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_tx:my_uart_tx|tx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.020      ; 2.001      ;
; 1.875 ; my_uart_tx:my_uart_tx|tx_data_reg[4]  ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.096      ;
; 1.978 ; my_uart_tx:my_uart_tx|tx_count[0]     ; my_uart_tx:my_uart_tx|tx_count[1]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.199      ;
; 1.985 ; my_uart_tx:my_uart_tx|tx_count[0]     ; my_uart_tx:my_uart_tx|tx_count[2]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.206      ;
; 2.031 ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_tx:my_uart_tx|tx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.020      ; 2.272      ;
; 2.184 ; my_uart_tx:my_uart_tx|tx_count[0]     ; my_uart_tx:my_uart_tx|tx_count[0]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.405      ;
; 2.193 ; my_uart_tx:my_uart_tx|tx_count[0]     ; my_uart_tx:my_uart_tx|tx_count[3]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.414      ;
; 2.200 ; my_uart_tx:my_uart_tx|tx_count[1]     ; my_uart_tx:my_uart_tx|tx_count[1]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.421      ;
; 2.210 ; my_uart_tx:my_uart_tx|tx_count[1]     ; my_uart_tx:my_uart_tx|tx_count[2]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.431      ;
; 2.296 ; my_uart_tx:my_uart_tx|tx_count[2]     ; my_uart_tx:my_uart_tx|tx_count[2]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.517      ;
; 2.297 ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_tx:my_uart_tx|tx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.020      ; 2.538      ;
; 2.298 ; my_uart_tx:my_uart_tx|tx_count[2]     ; my_uart_tx:my_uart_tx|tx_count[3]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.519      ;
; 2.300 ; my_uart_tx:my_uart_tx|tx_count[2]     ; my_uart_tx:my_uart_tx|tx_count[0]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.521      ;
; 2.308 ; my_uart_tx:my_uart_tx|tx_data_reg[7]  ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.529      ;
; 2.313 ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_tx:my_uart_tx|tx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.020      ; 2.554      ;
; 2.377 ; my_uart_tx:my_uart_tx|tx_count[1]     ; my_uart_tx:my_uart_tx|tx_count[0]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.598      ;
; 2.380 ; my_uart_tx:my_uart_tx|tx_count[1]     ; my_uart_tx:my_uart_tx|tx_count[3]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.601      ;
; 2.499 ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.720      ;
; 2.924 ; my_uart_tx:my_uart_tx|tx_data_reg[1]  ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 3.145      ;
; 2.954 ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_tx:my_uart_tx|tx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.020      ; 3.195      ;
; 2.990 ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_tx:my_uart_tx|tx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.020      ; 3.231      ;
; 3.012 ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_tx:my_uart_tx|tx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.020      ; 3.253      ;
; 3.188 ; my_uart_tx:my_uart_tx|tx_data_reg[3]  ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 3.409      ;
; 3.390 ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_tx:my_uart_tx|tx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.020      ; 3.631      ;
; 3.429 ; my_uart_tx:my_uart_tx|tx_data_reg[0]  ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 3.650      ;
; 3.794 ; my_uart_tx:my_uart_tx|tx_count[2]     ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.515      ;
; 3.818 ; my_uart_tx:my_uart_tx|tx_count[1]     ; my_uart_tx:my_uart_tx|tx_data_reg[1]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.539      ;
; 3.818 ; my_uart_tx:my_uart_tx|tx_count[1]     ; my_uart_tx:my_uart_tx|tx_data_reg[0]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.539      ;
; 3.818 ; my_uart_tx:my_uart_tx|tx_count[1]     ; my_uart_tx:my_uart_tx|tx_data_reg[6]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.539      ;
; 3.818 ; my_uart_tx:my_uart_tx|tx_count[1]     ; my_uart_tx:my_uart_tx|tx_data_reg[3]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.539      ;
; 3.968 ; my_uart_tx:my_uart_tx|tx_count[1]     ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.689      ;
; 4.036 ; my_uart_tx:my_uart_tx|tx_count[3]     ; my_uart_tx:my_uart_tx|tx_complete_reg ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.757      ;
; 4.146 ; my_uart_tx:my_uart_tx|tx_count[2]     ; my_uart_tx:my_uart_tx|tx_data_reg[1]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.867      ;
; 4.146 ; my_uart_tx:my_uart_tx|tx_count[2]     ; my_uart_tx:my_uart_tx|tx_data_reg[0]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.867      ;
; 4.146 ; my_uart_tx:my_uart_tx|tx_count[2]     ; my_uart_tx:my_uart_tx|tx_data_reg[6]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.867      ;
; 4.146 ; my_uart_tx:my_uart_tx|tx_count[2]     ; my_uart_tx:my_uart_tx|tx_data_reg[3]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.867      ;
; 4.173 ; my_uart_tx:my_uart_tx|tx_count[1]     ; my_uart_tx:my_uart_tx|tx_data_reg[4]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.894      ;
; 4.173 ; my_uart_tx:my_uart_tx|tx_count[1]     ; my_uart_tx:my_uart_tx|tx_data_reg[7]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.894      ;
; 4.253 ; my_uart_tx:my_uart_tx|tx_count[3]     ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.974      ;
; 4.338 ; my_uart_tx:my_uart_tx|tx_count[0]     ; my_uart_tx:my_uart_tx|tx_data_reg[1]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.059      ;
; 4.338 ; my_uart_tx:my_uart_tx|tx_count[0]     ; my_uart_tx:my_uart_tx|tx_data_reg[0]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.059      ;
; 4.338 ; my_uart_tx:my_uart_tx|tx_count[0]     ; my_uart_tx:my_uart_tx|tx_data_reg[6]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.059      ;
; 4.338 ; my_uart_tx:my_uart_tx|tx_count[0]     ; my_uart_tx:my_uart_tx|tx_data_reg[3]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.059      ;
; 4.363 ; my_uart_tx:my_uart_tx|tx_count[0]     ; my_uart_tx:my_uart_tx|tx_complete_reg ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.084      ;
; 4.493 ; my_uart_tx:my_uart_tx|tx_data_reg[5]  ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 4.714      ;
; 4.501 ; my_uart_tx:my_uart_tx|tx_count[2]     ; my_uart_tx:my_uart_tx|tx_data_reg[4]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.222      ;
; 4.501 ; my_uart_tx:my_uart_tx|tx_count[2]     ; my_uart_tx:my_uart_tx|tx_data_reg[7]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.222      ;
; 4.512 ; my_uart_tx:my_uart_tx|tx_count[3]     ; my_uart_tx:my_uart_tx|tx_data_reg[1]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.233      ;
; 4.512 ; my_uart_tx:my_uart_tx|tx_count[3]     ; my_uart_tx:my_uart_tx|tx_data_reg[0]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.233      ;
; 4.512 ; my_uart_tx:my_uart_tx|tx_count[3]     ; my_uart_tx:my_uart_tx|tx_data_reg[6]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.233      ;
; 4.512 ; my_uart_tx:my_uart_tx|tx_count[3]     ; my_uart_tx:my_uart_tx|tx_data_reg[3]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.233      ;
; 4.618 ; my_uart_tx:my_uart_tx|tx_count[0]     ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.339      ;
; 4.693 ; my_uart_tx:my_uart_tx|tx_count[0]     ; my_uart_tx:my_uart_tx|tx_data_reg[4]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.414      ;
; 4.693 ; my_uart_tx:my_uart_tx|tx_count[0]     ; my_uart_tx:my_uart_tx|tx_data_reg[7]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.414      ;
; 4.818 ; my_uart_tx:my_uart_tx|tx_count[1]     ; my_uart_tx:my_uart_tx|tx_complete_reg ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.539      ;
; 4.824 ; my_uart_tx:my_uart_tx|tx_count[1]     ; my_uart_tx:my_uart_tx|tx_data_reg[5]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.545      ;
; 4.824 ; my_uart_tx:my_uart_tx|tx_count[1]     ; my_uart_tx:my_uart_tx|tx_data_reg[2]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.545      ;
; 4.867 ; my_uart_tx:my_uart_tx|tx_count[3]     ; my_uart_tx:my_uart_tx|tx_data_reg[4]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.588      ;
; 4.867 ; my_uart_tx:my_uart_tx|tx_count[3]     ; my_uart_tx:my_uart_tx|tx_data_reg[7]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.588      ;
; 5.152 ; my_uart_tx:my_uart_tx|tx_count[2]     ; my_uart_tx:my_uart_tx|tx_data_reg[5]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.873      ;
; 5.152 ; my_uart_tx:my_uart_tx|tx_count[2]     ; my_uart_tx:my_uart_tx|tx_data_reg[2]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.873      ;
; 5.154 ; my_uart_tx:my_uart_tx|tx_count[2]     ; my_uart_tx:my_uart_tx|tx_complete_reg ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.875      ;
; 5.344 ; my_uart_tx:my_uart_tx|tx_count[0]     ; my_uart_tx:my_uart_tx|tx_data_reg[5]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 5.065      ;
; 5.344 ; my_uart_tx:my_uart_tx|tx_count[0]     ; my_uart_tx:my_uart_tx|tx_data_reg[2]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 5.065      ;
; 5.379 ; my_uart_tx:my_uart_tx|tx_data_reg[2]  ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 5.600      ;
; 5.518 ; my_uart_tx:my_uart_tx|tx_count[3]     ; my_uart_tx:my_uart_tx|tx_data_reg[5]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 5.239      ;
; 5.518 ; my_uart_tx:my_uart_tx|tx_count[3]     ; my_uart_tx:my_uart_tx|tx_data_reg[2]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 5.239      ;
; 5.649 ; my_uart_tx:my_uart_tx|tx_data_reg[6]  ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 5.870      ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'my_uart_rx:my_uart_rx|rx_complete_reg'                                                                                                                                                                 ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+---------------------------------------+--------------+------------+------------+
; -6.501 ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_enable_reg ; speed_select:speed_select|buad_clk_tx_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; 0.500        ; -2.566     ; 4.102      ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'clk'                                                                                                                                                                       ;
+--------+---------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.340 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[5]        ; clk          ; clk         ; 1.000        ; 0.000      ; 5.007      ;
; -4.340 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[4]        ; clk          ; clk         ; 1.000        ; 0.000      ; 5.007      ;
; -4.340 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[3]        ; clk          ; clk         ; 1.000        ; 0.000      ; 5.007      ;
; -4.340 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[2]        ; clk          ; clk         ; 1.000        ; 0.000      ; 5.007      ;
; -4.324 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[1]        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.991      ;
; -4.324 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[7]        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.991      ;
; -4.324 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[11]       ; clk          ; clk         ; 1.000        ; 0.000      ; 4.991      ;
; -4.311 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[1]        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.978      ;
; -4.311 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[2]        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.978      ;
; -4.311 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[0]        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.978      ;
; -4.311 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[3]        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.978      ;
; -4.311 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[5]        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.978      ;
; -4.311 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[4]        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.978      ;
; -4.289 ; tx_start_f                            ; uart_top7to7:uart_top7to7|rst_cnt[14]                          ; clk          ; clk         ; 1.000        ; 0.000      ; 4.956      ;
; -3.868 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|tran_cnt[3]   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.535      ;
; -3.868 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_sign     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.535      ;
; -3.868 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|state.TRAN    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.535      ;
; -3.868 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|tran_cnt[4]   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.535      ;
; -3.868 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|tran_cnt[0]   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.535      ;
; -3.868 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|bps_sel       ; clk          ; clk         ; 1.000        ; 0.000      ; 4.535      ;
; -3.868 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|tran_cnt[2]   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.535      ;
; -3.868 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|tran_cnt[1]   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.535      ;
; -3.818 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[0]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.485      ;
; -3.818 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[1]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.485      ;
; -3.818 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[4]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.485      ;
; -3.818 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[5]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.485      ;
; -3.818 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[6]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.485      ;
; -3.818 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[3]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.485      ;
; -3.806 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[6]        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.473      ;
; -3.806 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[7]        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.473      ;
; -3.806 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[12]       ; clk          ; clk         ; 1.000        ; 0.000      ; 4.473      ;
; -3.806 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[8]        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.473      ;
; -3.806 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[9]        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.473      ;
; -3.806 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[10]       ; clk          ; clk         ; 1.000        ; 0.000      ; 4.473      ;
; -3.806 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[11]       ; clk          ; clk         ; 1.000        ; 0.000      ; 4.473      ;
; -3.726 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[2]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.393      ;
; -3.726 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|bps_sel       ; clk          ; clk         ; 1.000        ; 0.000      ; 4.393      ;
; -3.726 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[8]        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.393      ;
; -3.726 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[12]       ; clk          ; clk         ; 1.000        ; 0.000      ; 4.393      ;
; -3.726 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[0]        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.393      ;
; -3.726 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[6]        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.393      ;
; -3.726 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[9]        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.393      ;
; -3.726 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[10]       ; clk          ; clk         ; 1.000        ; 0.000      ; 4.393      ;
; -3.705 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|rs_tx         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.372      ;
; -3.705 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|tran_cnt[0]   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.372      ;
; -3.705 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|tran_cnt[2]   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.372      ;
; -3.705 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[0]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.372      ;
; -3.700 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|tran_cnt[1]   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.367      ;
; -3.700 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|tran_cnt[3]   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.367      ;
; -3.700 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out_sign    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.367      ;
; -3.700 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|data_valid    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.367      ;
; -3.700 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|sign_delay    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.367      ;
; -3.668 ; tx_start_f                            ; uart_top7to7:uart_top7to7|rst_cnt[11]                          ; clk          ; clk         ; 1.000        ; 0.000      ; 4.335      ;
; -3.668 ; tx_start_f                            ; uart_top7to7:uart_top7to7|rst_cnt[9]                           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.335      ;
; -3.668 ; tx_start_f                            ; uart_top7to7:uart_top7to7|rst_cnt[8]                           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.335      ;
; -3.645 ; tx_start_f                            ; uart_top7to7:uart_top7to7|rst_cnt[12]                          ; clk          ; clk         ; 1.000        ; 0.000      ; 4.312      ;
; -3.645 ; tx_start_f                            ; uart_top7to7:uart_top7to7|rst_cnt[10]                          ; clk          ; clk         ; 1.000        ; 0.000      ; 4.312      ;
; -3.624 ; tx_start_f                            ; uart_top7to7:uart_top7to7|rst_cnt[13]                          ; clk          ; clk         ; 1.000        ; 0.000      ; 4.291      ;
; -3.624 ; tx_start_f                            ; uart_top7to7:uart_top7to7|rst_cnt[2]                           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.291      ;
; -3.624 ; tx_start_f                            ; uart_top7to7:uart_top7to7|rst_cnt[1]                           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.291      ;
; -3.026 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_ok          ; clk          ; clk         ; 1.000        ; 0.000      ; 3.693      ;
; -3.026 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_in_sign_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 3.693      ;
; -3.026 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[6]      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.693      ;
; -3.026 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[5]      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.693      ;
; -3.026 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[4]      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.693      ;
; -3.026 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[2]      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.693      ;
; -3.026 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[1]      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.693      ;
; -3.026 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[3]      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.693      ;
; -3.010 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_reg[1]      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.677      ;
; -3.010 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_reg[0]      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.677      ;
; -3.010 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_reg[5]      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.677      ;
; -3.010 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_reg[4]      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.677      ;
; -3.010 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_reg[6]      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.677      ;
; -3.010 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_reg[3]      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.677      ;
; -3.010 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_reg[2]      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.677      ;
; -2.534 ; tx_start_f                            ; uart_top7to7:uart_top7to7|rst_cnt[7]                           ; clk          ; clk         ; 1.000        ; 0.000      ; 3.201      ;
; -2.534 ; tx_start_f                            ; uart_top7to7:uart_top7to7|rst_cnt[6]                           ; clk          ; clk         ; 1.000        ; 0.000      ; 3.201      ;
; -2.534 ; tx_start_f                            ; uart_top7to7:uart_top7to7|rst_cnt[5]                           ; clk          ; clk         ; 1.000        ; 0.000      ; 3.201      ;
; -2.534 ; tx_start_f                            ; uart_top7to7:uart_top7to7|rst_cnt[4]                           ; clk          ; clk         ; 1.000        ; 0.000      ; 3.201      ;
; -2.534 ; tx_start_f                            ; uart_top7to7:uart_top7to7|rst_cnt[3]                           ; clk          ; clk         ; 1.000        ; 0.000      ; 3.201      ;
; -2.534 ; tx_start_f                            ; uart_top7to7:uart_top7to7|rst_cnt[0]                           ; clk          ; clk         ; 1.000        ; 0.000      ; 3.201      ;
+--------+---------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'speed_select:speed_select|buad_clk_tx_reg'                                                                                                                                                             ;
+--------+-------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                               ; Launch Clock                          ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------+--------------+------------+------------+
; -0.824 ; my_uart_tx:my_uart_tx|tx_enable_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 2.566      ; 3.557      ;
+--------+-------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'rs232_rx'                                                                                                                                                               ;
+-------+---------------------------------------+-------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                             ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; 1.197 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; rs232_rx    ; 0.500        ; 4.524      ; 3.870      ;
; 1.697 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; rs232_rx    ; 1.000        ; 4.524      ; 3.870      ;
+-------+---------------------------------------+-------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                          ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; 1.431 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 5.250      ; 4.362      ;
; 1.931 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 5.250      ; 4.362      ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                            ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; -1.485 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.250      ; 4.362      ;
; -0.985 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.250      ; 4.362      ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'rs232_rx'                                                                                                                                                                 ;
+--------+---------------------------------------+-------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                             ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -1.251 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; rs232_rx    ; 0.000        ; 4.524      ; 3.870      ;
; -0.751 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; rs232_rx    ; -0.500       ; 4.524      ; 3.870      ;
+--------+---------------------------------------+-------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'speed_select:speed_select|buad_clk_tx_reg'                                                                                                                                                             ;
+-------+-------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                               ; Launch Clock                          ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------+--------------+------------+------------+
; 1.270 ; my_uart_tx:my_uart_tx|tx_enable_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 2.566      ; 3.557      ;
+-------+-------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'clk'                                                                                                                                                                       ;
+-------+---------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.980 ; tx_start_f                            ; uart_top7to7:uart_top7to7|rst_cnt[7]                           ; clk          ; clk         ; 0.000        ; 0.000      ; 3.201      ;
; 2.980 ; tx_start_f                            ; uart_top7to7:uart_top7to7|rst_cnt[6]                           ; clk          ; clk         ; 0.000        ; 0.000      ; 3.201      ;
; 2.980 ; tx_start_f                            ; uart_top7to7:uart_top7to7|rst_cnt[5]                           ; clk          ; clk         ; 0.000        ; 0.000      ; 3.201      ;
; 2.980 ; tx_start_f                            ; uart_top7to7:uart_top7to7|rst_cnt[4]                           ; clk          ; clk         ; 0.000        ; 0.000      ; 3.201      ;
; 2.980 ; tx_start_f                            ; uart_top7to7:uart_top7to7|rst_cnt[3]                           ; clk          ; clk         ; 0.000        ; 0.000      ; 3.201      ;
; 2.980 ; tx_start_f                            ; uart_top7to7:uart_top7to7|rst_cnt[0]                           ; clk          ; clk         ; 0.000        ; 0.000      ; 3.201      ;
; 3.456 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_reg[1]      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.677      ;
; 3.456 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_reg[0]      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.677      ;
; 3.456 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_reg[5]      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.677      ;
; 3.456 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_reg[4]      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.677      ;
; 3.456 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_reg[6]      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.677      ;
; 3.456 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_reg[3]      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.677      ;
; 3.456 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_reg[2]      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.677      ;
; 3.472 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_ok          ; clk          ; clk         ; 0.000        ; 0.000      ; 3.693      ;
; 3.472 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_in_sign_reg ; clk          ; clk         ; 0.000        ; 0.000      ; 3.693      ;
; 3.472 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[6]      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.693      ;
; 3.472 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[5]      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.693      ;
; 3.472 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[4]      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.693      ;
; 3.472 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[2]      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.693      ;
; 3.472 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[1]      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.693      ;
; 3.472 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[3]      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.693      ;
; 4.070 ; tx_start_f                            ; uart_top7to7:uart_top7to7|rst_cnt[13]                          ; clk          ; clk         ; 0.000        ; 0.000      ; 4.291      ;
; 4.070 ; tx_start_f                            ; uart_top7to7:uart_top7to7|rst_cnt[2]                           ; clk          ; clk         ; 0.000        ; 0.000      ; 4.291      ;
; 4.070 ; tx_start_f                            ; uart_top7to7:uart_top7to7|rst_cnt[1]                           ; clk          ; clk         ; 0.000        ; 0.000      ; 4.291      ;
; 4.091 ; tx_start_f                            ; uart_top7to7:uart_top7to7|rst_cnt[12]                          ; clk          ; clk         ; 0.000        ; 0.000      ; 4.312      ;
; 4.091 ; tx_start_f                            ; uart_top7to7:uart_top7to7|rst_cnt[10]                          ; clk          ; clk         ; 0.000        ; 0.000      ; 4.312      ;
; 4.114 ; tx_start_f                            ; uart_top7to7:uart_top7to7|rst_cnt[11]                          ; clk          ; clk         ; 0.000        ; 0.000      ; 4.335      ;
; 4.114 ; tx_start_f                            ; uart_top7to7:uart_top7to7|rst_cnt[9]                           ; clk          ; clk         ; 0.000        ; 0.000      ; 4.335      ;
; 4.114 ; tx_start_f                            ; uart_top7to7:uart_top7to7|rst_cnt[8]                           ; clk          ; clk         ; 0.000        ; 0.000      ; 4.335      ;
; 4.146 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|tran_cnt[1]   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.367      ;
; 4.146 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|tran_cnt[3]   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.367      ;
; 4.146 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out_sign    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.367      ;
; 4.146 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|data_valid    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.367      ;
; 4.146 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|sign_delay    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.367      ;
; 4.151 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|rs_tx         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.372      ;
; 4.151 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|tran_cnt[0]   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.372      ;
; 4.151 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|tran_cnt[2]   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.372      ;
; 4.151 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[0]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.372      ;
; 4.172 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[2]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.393      ;
; 4.172 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|bps_sel       ; clk          ; clk         ; 0.000        ; 0.000      ; 4.393      ;
; 4.172 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[8]        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.393      ;
; 4.172 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[12]       ; clk          ; clk         ; 0.000        ; 0.000      ; 4.393      ;
; 4.172 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[0]        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.393      ;
; 4.172 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[6]        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.393      ;
; 4.172 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[9]        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.393      ;
; 4.172 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[10]       ; clk          ; clk         ; 0.000        ; 0.000      ; 4.393      ;
; 4.252 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[6]        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.473      ;
; 4.252 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[7]        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.473      ;
; 4.252 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[12]       ; clk          ; clk         ; 0.000        ; 0.000      ; 4.473      ;
; 4.252 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[8]        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.473      ;
; 4.252 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[9]        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.473      ;
; 4.252 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[10]       ; clk          ; clk         ; 0.000        ; 0.000      ; 4.473      ;
; 4.252 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[11]       ; clk          ; clk         ; 0.000        ; 0.000      ; 4.473      ;
; 4.264 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[0]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.485      ;
; 4.264 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[1]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.485      ;
; 4.264 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[4]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.485      ;
; 4.264 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[5]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.485      ;
; 4.264 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[6]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.485      ;
; 4.264 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[3]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.485      ;
; 4.314 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|tran_cnt[3]   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.535      ;
; 4.314 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_sign     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.535      ;
; 4.314 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|state.TRAN    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.535      ;
; 4.314 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|tran_cnt[4]   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.535      ;
; 4.314 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|tran_cnt[0]   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.535      ;
; 4.314 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|bps_sel       ; clk          ; clk         ; 0.000        ; 0.000      ; 4.535      ;
; 4.314 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|tran_cnt[2]   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.535      ;
; 4.314 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|tran_cnt[1]   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.535      ;
; 4.735 ; tx_start_f                            ; uart_top7to7:uart_top7to7|rst_cnt[14]                          ; clk          ; clk         ; 0.000        ; 0.000      ; 4.956      ;
; 4.757 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[1]        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.978      ;
; 4.757 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[2]        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.978      ;
; 4.757 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[0]        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.978      ;
; 4.757 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[3]        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.978      ;
; 4.757 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[5]        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.978      ;
; 4.757 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[4]        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.978      ;
; 4.770 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[1]        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.991      ;
; 4.770 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[7]        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.991      ;
; 4.770 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[11]       ; clk          ; clk         ; 0.000        ; 0.000      ; 4.991      ;
; 4.786 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[5]        ; clk          ; clk         ; 0.000        ; 0.000      ; 5.007      ;
; 4.786 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[4]        ; clk          ; clk         ; 0.000        ; 0.000      ; 5.007      ;
; 4.786 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[3]        ; clk          ; clk         ; 0.000        ; 0.000      ; 5.007      ;
; 4.786 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[2]        ; clk          ; clk         ; 0.000        ; 0.000      ; 5.007      ;
+-------+---------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'my_uart_rx:my_uart_rx|rx_complete_reg'                                                                                                                                                                 ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+---------------------------------------+--------------+------------+------------+
; 6.947 ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_enable_reg ; speed_select:speed_select|buad_clk_tx_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; -0.500       ; -2.566     ; 4.102      ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                   ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 4576     ; 0        ; 0        ; 0        ;
; enc:enc|out_100hz                         ; clk                                       ; 1        ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_complete_reg     ; clk                                       ; 14       ; 0        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; clk                                       ; 14       ; 18       ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; clk                                       ; 0        ; 40       ; 0        ; 0        ;
; enc:enc|out_100hz                         ; enc:enc|out_100hz                         ; 15       ; 0        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_complete_reg     ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 1        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 15       ; 0        ; 91       ; 16       ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0        ; 0        ; 0        ; 8        ;
; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 15       ; 0        ; 48       ; 9        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                    ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 4576     ; 0        ; 0        ; 0        ;
; enc:enc|out_100hz                         ; clk                                       ; 1        ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_complete_reg     ; clk                                       ; 14       ; 0        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; clk                                       ; 14       ; 18       ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; clk                                       ; 0        ; 40       ; 0        ; 0        ;
; enc:enc|out_100hz                         ; enc:enc|out_100hz                         ; 15       ; 0        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_complete_reg     ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 1        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 15       ; 0        ; 91       ; 16       ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0        ; 0        ; 0        ; 8        ;
; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 15       ; 0        ; 48       ; 9        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 81       ; 0        ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_tx_reg ; my_uart_rx:my_uart_rx|rx_complete_reg     ; 0        ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_complete_reg     ; rs232_rx                                  ; 0        ; 0        ; 1        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 1        ; 1        ;
; my_uart_rx:my_uart_rx|rx_complete_reg     ; speed_select:speed_select|buad_clk_tx_reg ; 0        ; 0        ; 1        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                 ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 81       ; 0        ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_tx_reg ; my_uart_rx:my_uart_rx|rx_complete_reg     ; 0        ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_complete_reg     ; rs232_rx                                  ; 0        ; 0        ; 1        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 1        ; 1        ;
; my_uart_rx:my_uart_rx|rx_complete_reg     ; speed_select:speed_select|buad_clk_tx_reg ; 0        ; 0        ; 1        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 182   ; 182  ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 17    ; 17   ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                       ;
+-------------------------------------------+-------------------------------------------+------+-------------+
; Target                                    ; Clock                                     ; Type ; Status      ;
+-------------------------------------------+-------------------------------------------+------+-------------+
; clk                                       ; clk                                       ; Base ; Constrained ;
; enc:enc|out_100hz                         ; enc:enc|out_100hz                         ; Base ; Constrained ;
; my_uart_rx:my_uart_rx|rx_complete_reg     ; my_uart_rx:my_uart_rx|rx_complete_reg     ; Base ; Constrained ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; my_uart_rx:my_uart_rx|rx_enable_reg       ; Base ; Constrained ;
; rs232_rx                                  ; rs232_rx                                  ; Base ; Constrained ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; Base ; Constrained ;
; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; Base ; Constrained ;
+-------------------------------------------+-------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BusB[16]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[61]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; BusA[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusC[50]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[61]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[62]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rs232_tx    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BusB[16]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[61]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; BusA[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusC[50]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[61]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[62]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rs232_tx    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Fri Jun 03 12:49:28 2016
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name speed_select:speed_select|buad_clk_tx_reg speed_select:speed_select|buad_clk_tx_reg
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name enc:enc|out_100hz enc:enc|out_100hz
    Info (332105): create_clock -period 1.000 -name speed_select:speed_select|buad_clk_rx_reg speed_select:speed_select|buad_clk_rx_reg
    Info (332105): create_clock -period 1.000 -name rs232_rx rs232_rx
    Info (332105): create_clock -period 1.000 -name my_uart_rx:my_uart_rx|rx_complete_reg my_uart_rx:my_uart_rx|rx_complete_reg
    Info (332105): create_clock -period 1.000 -name my_uart_rx:my_uart_rx|rx_enable_reg my_uart_rx:my_uart_rx|rx_enable_reg
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -9.259
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.259           -1162.307 clk 
    Info (332119):    -6.191            -104.368 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):    -5.316             -52.743 speed_select:speed_select|buad_clk_tx_reg 
    Info (332119):    -1.587             -16.824 enc:enc|out_100hz 
    Info (332119):    -1.276              -1.276 my_uart_rx:my_uart_rx|rx_enable_reg 
Info (332146): Worst-case hold slack is -1.932
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.932              -1.932 clk 
    Info (332119):    -1.851              -8.875 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     1.380               0.000 enc:enc|out_100hz 
    Info (332119):     1.722               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
    Info (332119):     1.739               0.000 speed_select:speed_select|buad_clk_tx_reg 
Info (332146): Worst-case recovery slack is -6.501
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.501              -6.501 my_uart_rx:my_uart_rx|rx_complete_reg 
    Info (332119):    -4.340            -293.757 clk 
    Info (332119):    -0.824              -0.824 speed_select:speed_select|buad_clk_tx_reg 
    Info (332119):     1.197               0.000 rs232_rx 
    Info (332119):     1.431               0.000 speed_select:speed_select|buad_clk_rx_reg 
Info (332146): Worst-case removal slack is -1.485
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.485              -1.485 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):    -1.251              -1.251 rs232_rx 
    Info (332119):     1.270               0.000 speed_select:speed_select|buad_clk_tx_reg 
    Info (332119):     2.980               0.000 clk 
    Info (332119):     6.947               0.000 my_uart_rx:my_uart_rx|rx_complete_reg 
Info (332146): Worst-case minimum pulse width slack is -2.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.289              -2.289 clk 
    Info (332119):    -2.289              -2.289 rs232_rx 
    Info (332119):     0.234               0.000 enc:enc|out_100hz 
    Info (332119):     0.234               0.000 my_uart_rx:my_uart_rx|rx_complete_reg 
    Info (332119):     0.234               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
    Info (332119):     0.234               0.000 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     0.234               0.000 speed_select:speed_select|buad_clk_tx_reg 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 703 megabytes
    Info: Processing ended: Fri Jun 03 12:49:29 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


