Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/TECHNICAL/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 90e307213e3d4a16b4914a3c4cee5334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fsm_practice_tb_behav xil_defaultlib.fsm_practice_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "E:/home/Documents/GIKI Folder/3rd Semester/CE221 - Digital Logic Design/Verilog/Smart Entry Gate Controller/Smart Entry Gate Controller.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fsm_practice
Compiling module xil_defaultlib.fsm_practice_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fsm_practice_tb_behav
