PASSED TEST 1

C:\Users\Elija\AppData\Roaming\Xilinx\Vitis\atax\solution1\sim\vhdl>set PATH= 

C:\Users\Elija\AppData\Roaming\Xilinx\Vitis\atax\solution1\sim\vhdl>call C:/Xilinx/Vivado/2022.2/bin/xelab xil_defaultlib.apatb_atax_top glbl -Oenable_linking_all_libraries  -prj atax.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm  -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib "ieee_proposed=./ieee_proposed" -s atax  
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_atax_top glbl -Oenable_linking_all_libraries -prj atax.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s atax 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/atax/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/atax/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/atax/solution1/sim/vhdl/AESL_automem_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_A'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/atax/solution1/sim/vhdl/AESL_automem_tmp.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_tmp'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/atax/solution1/sim/vhdl/AESL_automem_x.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_x'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/atax/solution1/sim/vhdl/AESL_automem_y.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_y'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/atax/solution1/sim/vhdl/atax.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_atax_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/atax/solution1/sim/vhdl/atax.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'atax'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/atax/solution1/sim/vhdl/atax_atax_Pipeline_VITIS_LOOP_14_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'atax_atax_Pipeline_VITIS_LOOP_14_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/atax/solution1/sim/vhdl/atax_flow_control_loop_pipe_sequential_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'atax_flow_control_loop_pipe_sequential_init'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/atax/solution1/sim/vhdl/atax_mul_32s_32s_32_5_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'atax_mul_32s_32s_32_5_1'
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture behav of entity xil_defaultlib.atax_mul_32s_32s_32_5_1 [\atax_mul_32s_32s_32_5_1(num_sta...]
Compiling architecture behav of entity xil_defaultlib.atax_flow_control_loop_pipe_sequential_init [atax_flow_control_loop_pipe_sequ...]
Compiling architecture behav of entity xil_defaultlib.atax_atax_Pipeline_VITIS_LOOP_14_1 [atax_atax_pipeline_vitis_loop_14...]
Compiling architecture behav of entity xil_defaultlib.atax [atax_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_A [aesl_automem_a_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_x [aesl_automem_x_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_y [aesl_automem_y_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_tmp [aesl_automem_tmp_default]
Compiling architecture behav of entity xil_defaultlib.apatb_atax_top
Built simulation snapshot atax

****** xsim v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/atax/xsim_script.tcl
# xsim {atax} -autoloadwcfg -tclbatch {atax.tcl}
Time resolution is 1 ps
source atax.tcl
## run all
Note: simulation done!
Time: 3612500 ps  Iteration: 1  Process: /apatb_atax_top/generate_sim_done_proc  File: C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/atax/solution1/sim/vhdl/atax.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 3612500 ps  Iteration: 1  Process: /apatb_atax_top/generate_sim_done_proc  File: C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/atax/solution1/sim/vhdl/atax.autotb.vhd
$finish called at time : 3612500 ps
## quit
INFO: [Common 17-206] Exiting xsim at Wed Apr 26 11:17:02 2023...
PASSED TEST 1
