
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000359                       # Number of seconds simulated
sim_ticks                                   358845000                       # Number of ticks simulated
final_tick                               2259636097500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              194064018                       # Simulator instruction rate (inst/s)
host_op_rate                                194055821                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              656598977                       # Simulator tick rate (ticks/s)
host_mem_usage                                 729176                       # Number of bytes of host memory used
host_seconds                                     0.55                       # Real time elapsed on the host
sim_insts                                   106051295                       # Number of instructions simulated
sim_ops                                     106051295                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus1.inst       241216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       854080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1095296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       241216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        241216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       555840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          555840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         3769                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        13345                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          8685                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8685                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus1.inst    672201090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data   2380080536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3052281626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst    672201090                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        672201090                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1548969611                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1548969611                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1548969611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst    672201090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data   2380080536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4601251237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               358650000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 173500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           358823500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                     1                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements                0                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          372.252404                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   370.536190                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data     1.716215                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.723703                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.003352                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.727055                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          366                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          366                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.714844                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses              312                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses             312                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data           81                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total             81                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data           61                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total            61                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data            2                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data            1                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data          142                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total             142                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data          142                       # number of overall hits
system.cpu0.dcache.overall_hits::total            142                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data            4                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data            1                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data            6                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total             6                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data            6                       # number of overall misses
system.cpu0.dcache.overall_misses::total            6                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data           83                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total           83                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data           65                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total           65                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data          148                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total          148                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data          148                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total          148                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.024096                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.024096                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.061538                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.061538                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.040541                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.040541                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.040541                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.040541                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 511                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          511                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses              776                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses             776                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst          388                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total            388                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst          388                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total             388                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst          388                       # number of overall hits
system.cpu0.icache.overall_hits::total            388                       # number of overall hits
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst          388                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total          388                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst          388                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total          388                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst          388                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total          388                       # number of overall (read+write) accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      2366                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     476     49.22%     49.22% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    491     50.78%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 967                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      474     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     474     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  948                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               336330000     93.70%     93.70% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               22615500      6.30%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           358945500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.995798                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.965377                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.980352                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1      5.56%      5.56% # number of syscalls executed
system.cpu1.kern.syscall::3                         2     11.11%     16.67% # number of syscalls executed
system.cpu1.kern.syscall::6                         2     11.11%     27.78% # number of syscalls executed
system.cpu1.kern.syscall::17                        1      5.56%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::19                        1      5.56%     38.89% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      5.56%     44.44% # number of syscalls executed
system.cpu1.kern.syscall::45                        3     16.67%     61.11% # number of syscalls executed
system.cpu1.kern.syscall::48                        1      5.56%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1      5.56%     72.22% # number of syscalls executed
system.cpu1.kern.syscall::71                        4     22.22%     94.44% # number of syscalls executed
system.cpu1.kern.syscall::74                        1      5.56%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    18                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.09%      0.09% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  112      9.96%     10.05% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      0.44%     10.50% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  793     70.55%     81.05% # number of callpals executed
system.cpu1.kern.callpal::rdps                      2      0.18%     81.23% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.09%     81.32% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.09%     81.41% # number of callpals executed
system.cpu1.kern.callpal::rti                     174     15.48%     96.89% # number of callpals executed
system.cpu1.kern.callpal::callsys                  31      2.76%     99.64% # number of callpals executed
system.cpu1.kern.callpal::imb                       4      0.36%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1124                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              286                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                172                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                172                      
system.cpu1.kern.mode_good::user                  172                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel     0.601399                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.751092                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         257457000     71.73%     71.73% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           101488500     28.27%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     112                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements            18810                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          511.990968                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             240763                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            18810                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.799734                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    24.218243                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   487.772725                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.047301                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.952681                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          454                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           537858                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          537858                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       122302                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         122302                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       114060                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        114060                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2037                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2037                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         2247                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2247                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       236362                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          236362                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       236362                       # number of overall hits
system.cpu1.dcache.overall_hits::total         236362                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9318                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9318                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         9320                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         9320                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          227                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          227                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           10                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18638                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18638                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18638                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18638                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       131620                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       131620                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       123380                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       123380                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         2257                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2257                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       255000                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       255000                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       255000                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       255000                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.070795                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.070795                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.075539                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.075539                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.100265                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.100265                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.004431                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.004431                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.073090                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.073090                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.073090                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.073090                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12118                       # number of writebacks
system.cpu1.dcache.writebacks::total            12118                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             7398                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.966658                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             710752                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             7398                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            96.073533                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    24.905002                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   487.061656                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.048643                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.951292                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999935                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1442119                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1442119                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       709958                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         709958                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       709958                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          709958                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       709958                       # number of overall hits
system.cpu1.icache.overall_hits::total         709958                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         7401                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         7401                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         7401                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          7401                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         7401                       # number of overall misses
system.cpu1.icache.overall_misses::total         7401                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       717359                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       717359                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       717359                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       717359                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       717359                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       717359                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.010317                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.010317                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.010317                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.010317                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.010317                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.010317                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         7398                       # number of writebacks
system.cpu1.icache.writebacks::total             7398                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   2                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  2                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       16                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     17928                       # number of replacements
system.l2.tags.tagsinuse                  3993.650422                       # Cycle average of tags in use
system.l2.tags.total_refs                       22401                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17928                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.249498                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1795.844708                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         8.811557                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         3.155304                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        17.228130                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        47.452807                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   892.128262                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1229.029653                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.438439                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.002151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000770                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.004206                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.011585                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.217805                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.300056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975012                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3997                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1010                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2898                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.975830                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    428013                       # Number of tag accesses
system.l2.tags.data_accesses                   428013                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        12118                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12118                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5943                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5943                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus1.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         1111                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1111                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         3632                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3632                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         4132                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4133                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         3632                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5243                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8876                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         3632                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5243                       # number of overall hits
system.l2.overall_hits::total                    8876                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  3                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         8136                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8136                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         3769                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3769                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         5209                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5209                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus1.inst         3769                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13345                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17114                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus1.inst         3769                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13345                       # number of overall misses
system.l2.overall_misses::total                 17114                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        12118                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12118                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5943                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5943                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         9247                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9247                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         7401                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           7401                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         9341                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9342                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         7401                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        18588                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25990                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         7401                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        18588                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25990                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.750000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.879853                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.879853                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.509256                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.509256                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.557649                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.557589                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.509256                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.717936                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.658484                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.509256                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.717936                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.658484                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8685                       # number of writebacks
system.l2.writebacks::total                      8685                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               8978                       # Transaction distribution
system.membus.trans_dist::WriteReq                  2                       # Transaction distribution
system.membus.trans_dist::WriteResp                 2                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8685                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7823                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               51                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             12                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               3                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8161                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8136                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8978                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        50827                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        50831                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  50831                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave           16                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1651136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1651152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1651152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             33712                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   33712    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               33712                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits                  86                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits                 69                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits                 155                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              4518861925                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts                388                       # Number of instructions committed
system.switch_cpus0.committedOps                  388                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses          364                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts           32                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                 364                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads          488                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes          261                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                  156                       # number of memory refs
system.switch_cpus0.num_load_insts                 86                       # Number of load instructions
system.switch_cpus0.num_store_insts                70                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      4516425218.956860                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2436706.043141                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.000539                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.999461                       # Percentage of idle cycles
system.switch_cpus0.Branches                       48                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass            7      1.80%      1.80% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu              198     51.03%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::MemRead              95     24.48%     77.32% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite             71     18.30%     95.62% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess            17      4.38%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total               388                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              132847                       # DTB read hits
system.switch_cpus1.dtb.read_misses               736                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           43400                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             125475                       # DTB write hits
system.switch_cpus1.dtb.write_misses              149                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  14                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          20608                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              258322                       # DTB hits
system.switch_cpus1.dtb.data_misses               885                       # DTB misses
system.switch_cpus1.dtb.data_acv                   26                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           64008                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             222333                       # ITB hits
system.switch_cpus1.itb.fetch_misses              331                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         222664                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  717690                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             716448                       # Number of instructions committed
system.switch_cpus1.committedOps               716448                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       689736                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses          3891                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              14413                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        76391                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              689736                       # number of integer instructions
system.switch_cpus1.num_fp_insts                 3891                       # number of float instructions
system.switch_cpus1.num_int_register_reads       971248                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       481338                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads         2507                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes         2473                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               260607                       # number of memory refs
system.switch_cpus1.num_load_insts             134632                       # Number of load instructions
system.switch_cpus1.num_store_insts            125975                       # Number of store instructions
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles            717690                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus1.Branches                    95631                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass        14762      2.06%      2.06% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           418193     58.30%     60.35% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             720      0.10%     60.45% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.45% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd           1218      0.17%     60.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     60.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     60.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     60.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv            230      0.03%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          138682     19.33%     79.99% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         126321     17.61%     97.60% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         17233      2.40%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            717359                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        52493                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        26293                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         2162                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1447                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1145                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          302                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             16949                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 2                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12118                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5943                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6055                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              52                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            12                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             64                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9272                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9272                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          7401                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         9548                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        20745                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        55925                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 76690                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       854016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1979784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2834064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           17928                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            70423                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.086619                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.296707                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  64637     91.78%     91.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5472      7.77%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    314      0.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              70423                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000771                       # Number of seconds simulated
sim_ticks                                   771141000                       # Number of ticks simulated
final_tick                               2260780517500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               96265066                       # Simulator instruction rate (inst/s)
host_op_rate                                 96263093                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              685664596                       # Simulator tick rate (ticks/s)
host_mem_usage                                 733400                       # Number of bytes of host memory used
host_seconds                                     1.12                       # Real time elapsed on the host
sim_insts                                   108261343                       # Number of instructions simulated
sim_ops                                     108261343                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       382656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       523456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        86656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       209664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1202432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       382656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        86656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        469312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1808768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1808768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         5979                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         8179                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         3276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18788                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         28262                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              28262                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    496220536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    678807118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst    112373742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    271888020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1559289417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    496220536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst    112373742                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        608594278                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      2345573637                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2345573637                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      2345573637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    496220536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    678807118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst    112373742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    271888020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3904863054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      69                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      5409                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    1377     40.27%     40.27% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    109      3.19%     43.46% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.03%     43.49% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.03%     43.52% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   1931     56.48%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                3419                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1376     48.08%     48.08% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     109      3.81%     51.89% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.03%     51.92% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.03%     51.96% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1375     48.04%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 2862                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               535706500     69.45%     69.45% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                8115500      1.05%     70.50% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  49000      0.01%     70.51% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 112000      0.01%     70.52% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              227376500     29.48%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           771359500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999274                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.712066                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.837087                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::4                         3     14.29%     14.29% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      4.76%     19.05% # number of syscalls executed
system.cpu0.kern.syscall::17                        4     19.05%     38.10% # number of syscalls executed
system.cpu0.kern.syscall::45                        1      4.76%     42.86% # number of syscalls executed
system.cpu0.kern.syscall::48                        1      4.76%     47.62% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      4.76%     52.38% # number of syscalls executed
system.cpu0.kern.syscall::59                        1      4.76%     57.14% # number of syscalls executed
system.cpu0.kern.syscall::71                        6     28.57%     85.71% # number of syscalls executed
system.cpu0.kern.syscall::144                       1      4.76%     90.48% # number of syscalls executed
system.cpu0.kern.syscall::256                       1      4.76%     95.24% # number of syscalls executed
system.cpu0.kern.syscall::257                       1      4.76%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    21                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    2      0.05%      0.05% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  168      4.37%      4.42% # number of callpals executed
system.cpu0.kern.callpal::tbi                       5      0.13%      4.55% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 3007     78.23%     82.78% # number of callpals executed
system.cpu0.kern.callpal::rdps                     99      2.58%     85.35% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.03%     85.38% # number of callpals executed
system.cpu0.kern.callpal::rti                     301      7.83%     93.21% # number of callpals executed
system.cpu0.kern.callpal::callsys                  39      1.01%     94.22% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.05%     94.28% # number of callpals executed
system.cpu0.kern.callpal::rdunique                219      5.70%     99.97% # number of callpals executed
system.cpu0.kern.callpal::wrunique                  1      0.03%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  3844                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              469                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                190                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                190                      
system.cpu0.kern.mode_good::user                  190                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.405117                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.576631                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         716510500     92.89%     92.89% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            54849000      7.11%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     168                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            17681                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          506.320059                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             373912                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            17681                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.147673                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   506.320059                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.988906                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.988906                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          457                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           805410                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          805410                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       219991                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         219991                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       145443                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        145443                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         5024                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5024                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         5374                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5374                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       365434                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          365434                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       365434                       # number of overall hits
system.cpu0.dcache.overall_hits::total         365434                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        11031                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        11031                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         6381                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         6381                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          500                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          500                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           26                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           26                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        17412                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         17412                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        17412                       # number of overall misses
system.cpu0.dcache.overall_misses::total        17412                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       231022                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       231022                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       151824                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       151824                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         5524                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5524                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         5400                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5400                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       382846                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       382846                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       382846                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       382846                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.047749                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.047749                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.042029                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.042029                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.090514                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.090514                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.004815                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.004815                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.045480                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.045480                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.045480                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.045480                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10682                       # number of writebacks
system.cpu0.dcache.writebacks::total            10682                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            26157                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1365801                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            26157                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            52.215506                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.028174                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.971826                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000055                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999945                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          376                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          2558679                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         2558679                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1240104                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1240104                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1240104                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1240104                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1240104                       # number of overall hits
system.cpu0.icache.overall_hits::total        1240104                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        26157                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        26157                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        26157                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         26157                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        26157                       # number of overall misses
system.cpu0.icache.overall_misses::total        26157                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1266261                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1266261                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1266261                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1266261                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1266261                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1266261                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.020657                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.020657                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.020657                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.020657                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.020657                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.020657                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks        26157                       # number of writebacks
system.cpu0.icache.writebacks::total            26157                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       461                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      95     45.45%     45.45% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.48%     45.93% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      2      0.96%     46.89% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    111     53.11%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 209                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       95     49.74%     49.74% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.52%     50.26% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       2      1.05%     51.31% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      93     48.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  191                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               934357500     99.17%     99.17% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  49000      0.01%     99.17% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 285500      0.03%     99.20% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                7511000      0.80%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           942203000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.837838                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.913876                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.43%      0.43% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   11      4.74%      5.17% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.86%      6.03% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  185     79.74%     85.78% # number of callpals executed
system.cpu1.kern.callpal::rdps                      2      0.86%     86.64% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.43%     87.07% # number of callpals executed
system.cpu1.kern.callpal::rti                      21      9.05%     96.12% # number of callpals executed
system.cpu1.kern.callpal::callsys                   8      3.45%     99.57% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.43%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   232                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               28                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 18                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  4                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 19                      
system.cpu1.kern.mode_good::user                   18                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.678571                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.250000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.760000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          45427500     13.89%     13.89% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            40284500     12.32%     26.20% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle           241376500     73.80%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      11                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             4381                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          435.112415                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              70835                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             4381                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            16.168683                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   435.112415                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.849829                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.849829                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          423                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          364                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.826172                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           142679                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          142679                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        34890                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          34890                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        28879                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         28879                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          258                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          258                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          301                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          301                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        63769                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           63769                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        63769                       # number of overall hits
system.cpu1.dcache.overall_hits::total          63769                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2533                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2533                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2084                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2084                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           74                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           74                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           31                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           31                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         4617                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          4617                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         4617                       # number of overall misses
system.cpu1.dcache.overall_misses::total         4617                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        37423                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        37423                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        30963                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        30963                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          332                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          332                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          332                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          332                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        68386                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        68386                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        68386                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        68386                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.067686                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.067686                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.067306                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.067306                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.222892                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.222892                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.093373                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.093373                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.067514                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.067514                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.067514                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.067514                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2533                       # number of writebacks
system.cpu1.dcache.writebacks::total             2533                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2267                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.997393                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             167310                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2267                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            73.802382                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.997393                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999995                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          389                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           352556                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          352556                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       172876                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         172876                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       172876                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          172876                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       172876                       # number of overall hits
system.cpu1.icache.overall_hits::total         172876                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2268                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2268                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2268                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2268                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2268                       # number of overall misses
system.cpu1.icache.overall_misses::total         2268                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       175144                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       175144                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       175144                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       175144                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       175144                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       175144                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.012949                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.012949                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.012949                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.012949                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.012949                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.012949                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         2267                       # number of writebacks
system.cpu1.icache.writebacks::total             2267                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 143                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1191936                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        148                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  770                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 770                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19308                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19308                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          302                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          944                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2826                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   40156                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          472                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3263                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1195527                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                18665                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18665                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               167985                       # Number of tag accesses
system.iocache.tags.data_accesses              167985                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           41                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               41                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18624                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           41                       # number of demand (read+write) misses
system.iocache.demand_misses::total                41                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           41                       # number of overall misses
system.iocache.overall_misses::total               41                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             41                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           41                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              41                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           41                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             41                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           18624                       # number of writebacks
system.iocache.writebacks::total                18624                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     20278                       # number of replacements
system.l2.tags.tagsinuse                  3979.762398                       # Cycle average of tags in use
system.l2.tags.total_refs                       40111                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     20278                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.978055                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1528.440717                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         2.228216                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.210354                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data                2                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst  1436.652947                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   692.099394                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   154.981040                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   162.149730                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.373154                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000544                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.350745                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.168970                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.037837                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.039587                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.971622                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2631                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1286                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    786760                       # Number of tag accesses
system.l2.tags.data_accesses                   786760                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        13215                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            13215                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        23237                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            23237                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           64                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   70                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         1378                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          168                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1546                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst        20178                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst          914                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              21092                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         8171                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         1015                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9186                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst        20178                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         9549                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          914                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1183                       # number of demand (read+write) hits
system.l2.demand_hits::total                    31824                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst        20178                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         9549                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          914                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1183                       # number of overall hits
system.l2.overall_hits::total                   31824                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 26                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                6                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         4958                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         1787                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6745                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         5979                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         1354                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7333                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         3239                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         1489                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4728                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         5979                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         8197                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1354                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3276                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18806                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         5979                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         8197                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1354                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3276                       # number of overall misses
system.l2.overall_misses::total                 18806                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        13215                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        13215                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        23237                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        23237                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           81                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               96                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         6336                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         1955                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8291                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst        26157                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         2268                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          28425                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data        11410                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         2504                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         13914                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst        26157                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        17746                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2268                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4459                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                50630                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        26157                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        17746                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2268                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4459                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               50630                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.600000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.209877                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.270833                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.782513                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.914066                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.813533                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.228581                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.597002                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.257977                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.283874                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.594649                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.339802                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.228581                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.461907                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.597002                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.734694                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.371440                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.228581                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.461907                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.597002                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.734694                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.371440                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9638                       # number of writebacks
system.l2.writebacks::total                      9638                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 729                       # Transaction distribution
system.membus.trans_dist::ReadResp              12831                       # Transaction distribution
system.membus.trans_dist::WriteReq                684                       # Transaction distribution
system.membus.trans_dist::WriteResp               684                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28262                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8670                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              100                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             54                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              48                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6749                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6729                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12102                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         18624                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        18624                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        55954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        55954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2826                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        56110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        58936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 114890                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1194560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1194560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         3263                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1819392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1822655                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3017215                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             76015                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   76015    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               76015                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              235446                       # DTB read hits
system.switch_cpus0.dtb.read_misses               758                       # DTB read misses
system.switch_cpus0.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           17722                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             157696                       # DTB write hits
system.switch_cpus0.dtb.write_misses              174                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   8                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          10347                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              393142                       # DTB hits
system.switch_cpus0.dtb.data_misses               932                       # DTB misses
system.switch_cpus0.dtb.data_acv                   20                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           28069                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             162046                       # ITB hits
system.switch_cpus0.itb.fetch_misses              502                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         162548                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 1542351                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts            1265309                       # Number of instructions committed
system.switch_cpus0.committedOps              1265309                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses      1217660                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses          2972                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              48178                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts       130078                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts             1217660                       # number of integer instructions
system.switch_cpus0.num_fp_insts                 2972                       # number of float instructions
system.switch_cpus0.num_int_register_reads      1643733                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       906570                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads         1308                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes         1331                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               396432                       # number of memory refs
system.switch_cpus0.num_load_insts             238045                       # Number of load instructions
system.switch_cpus0.num_store_insts            158387                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      275588.018596                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      1266762.981404                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.821320                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.178680                       # Percentage of idle cycles
system.switch_cpus0.Branches                   191164                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass        19012      1.50%      1.50% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           806417     63.68%     65.19% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            2478      0.20%     65.38% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     65.38% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd            488      0.04%     65.42% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     65.42% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt             11      0.00%     65.42% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             2      0.00%     65.42% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              6      0.00%     65.42% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     65.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     65.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     65.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     65.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     65.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     65.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     65.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     65.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     65.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     65.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     65.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     65.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     65.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     65.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     65.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     65.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     65.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     65.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     65.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     65.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     65.42% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          248757     19.65%     85.07% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         158806     12.54%     97.61% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         30284      2.39%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           1266261                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               37654                       # DTB read hits
system.switch_cpus1.dtb.read_misses               103                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           17889                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              31283                       # DTB write hits
system.switch_cpus1.dtb.write_misses               14                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          10280                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               68937                       # DTB hits
system.switch_cpus1.dtb.data_misses               117                       # DTB misses
system.switch_cpus1.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           28169                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              83525                       # ITB hits
system.switch_cpus1.itb.fetch_misses               99                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          83624                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 1884409                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             175017                       # Number of instructions committed
system.switch_cpus1.committedOps               175017                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       169158                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           342                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               4128                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        18157                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              169158                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  342                       # number of float instructions
system.switch_cpus1.num_int_register_reads       232945                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       117623                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          178                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                69202                       # number of memory refs
system.switch_cpus1.num_load_insts              37858                       # Number of load instructions
system.switch_cpus1.num_store_insts             31344                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      1670295.217480                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      214113.782520                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.113624                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.886376                       # Percentage of idle cycles
system.switch_cpus1.Branches                    23531                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         3557      2.03%      2.03% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            98576     56.28%     58.31% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             142      0.08%     58.39% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     58.39% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             45      0.03%     58.42% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     58.42% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     58.42% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     58.42% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     58.42% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     58.42% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     58.42% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     58.42% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     58.42% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     58.42% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     58.42% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     58.42% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     58.42% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     58.42% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     58.42% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     58.42% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     58.42% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     58.42% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     58.42% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     58.42% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     58.42% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     58.42% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     58.42% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     58.42% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     58.42% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     58.42% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           38336     21.89%     80.31% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          31624     18.06%     98.37% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          2861      1.63%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            175144                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       101571                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        50775                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         6709                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2512                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2361                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          151                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                729                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             43292                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               684                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              684                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        13215                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        23237                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7551                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             154                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            57                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            211                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8311                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8311                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         28425                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        14138                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        73731                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        55400                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         6356                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        13512                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                148999                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      3044736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1830559                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       261632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       455200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5592127                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           57608                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           160592                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.100653                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.304183                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 144589     90.03%     90.03% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  15842      9.86%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    161      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             160592                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  2.141826                       # Number of seconds simulated
sim_ticks                                2141826249500                       # Number of ticks simulated
final_tick                               4402606767000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1634885                       # Simulator instruction rate (inst/s)
host_op_rate                                  1634885                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              456674866                       # Simulator tick rate (ticks/s)
host_mem_usage                                 734424                       # Number of bytes of host memory used
host_seconds                                  4690.05                       # Real time elapsed on the host
sim_insts                                  7667688006                       # Number of instructions simulated
sim_ops                                    7667688006                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst      7049984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data    172648640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst      2476224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data    138426816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          320601664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst      7049984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst      2476224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9526208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    136214720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       136214720                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst       110156                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      2697635                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst        38691                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data      2162919                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5009401                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       2128355                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2128355                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      3291576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     80608145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      1156127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     64630273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             149686121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      3291576                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      1156127                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4447703                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        63597465                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             63597465                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        63597465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      3291576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     80608145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      1156127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     64630273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            213283586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     273                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                  34482883                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                 7909575     49.93%     49.93% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    114      0.00%     49.93% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   2193      0.01%     49.94% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     27      0.00%     49.94% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                7930337     50.06%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total            15842246                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                  7909162     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     114      0.00%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    2193      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      27      0.00%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                 7909149     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total             15820645                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            1936957888000     90.43%     90.43% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                8256000      0.00%     90.44% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              107457000      0.01%     90.44% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                4452000      0.00%     90.44% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31           204748165500      9.56%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        2141826218500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999948                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.997328                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.998636                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                      1970     97.19%     97.19% # number of syscalls executed
system.cpu0.kern.syscall::4                         1      0.05%     97.24% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      0.05%     97.29% # number of syscalls executed
system.cpu0.kern.syscall::17                        8      0.39%     97.68% # number of syscalls executed
system.cpu0.kern.syscall::19                        1      0.05%     97.73% # number of syscalls executed
system.cpu0.kern.syscall::71                       29      1.43%     99.16% # number of syscalls executed
system.cpu0.kern.syscall::73                       16      0.79%     99.95% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      0.05%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                  2027                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   34      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   86      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpipl              7946008     30.94%     30.94% # number of callpals executed
system.cpu0.kern.callpal::rdps                   4866      0.02%     30.96% # number of callpals executed
system.cpu0.kern.callpal::rti                 7893904     30.74%     61.70% # number of callpals executed
system.cpu0.kern.callpal::callsys                2058      0.01%     61.71% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.00%     61.71% # number of callpals executed
system.cpu0.kern.callpal::rdunique            9834816     38.29%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total              25681774                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel          7893990                       # number of protection mode switches
system.cpu0.kern.mode_switch::user            7892612                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel            7892612                      
system.cpu0.kern.mode_good::user              7892612                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.999825                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.999913                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      951481924500     44.42%     44.42% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        1190344294000     55.58%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      86                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements          7166909                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          511.120180                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1540039120                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          7166909                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           214.881914                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   511.120180                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.998282                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998282                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          234                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          120                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       3143747369                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      3143747369                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data    898330737                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      898330737                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data    591007393                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     591007393                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data     19728659                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     19728659                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data     19744225                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     19744225                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data   1489338130                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      1489338130                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data   1489338130                       # number of overall hits
system.cpu0.dcache.overall_hits::total     1489338130                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data     17871464                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     17871464                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data     14938147                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     14938147                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data        18802                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        18802                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         3137                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3137                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     32809611                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      32809611                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     32809611                       # number of overall misses
system.cpu0.dcache.overall_misses::total     32809611                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    916202201                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    916202201                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data    605945540                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    605945540                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data     19747461                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     19747461                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data     19747362                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     19747362                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data   1522147741                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1522147741                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data   1522147741                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1522147741                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.019506                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.019506                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.024653                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.024653                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.000952                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000952                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.000159                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000159                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021555                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021555                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021555                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021555                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      3939207                       # number of writebacks
system.cpu0.dcache.writebacks::total          3939207                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements           439580                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         3932757788                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           439580                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          8946.625843                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          258                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          185                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       8555947542                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      8555947542                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst   4277314401                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     4277314401                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst   4277314401                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      4277314401                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst   4277314401                       # number of overall hits
system.cpu0.icache.overall_hits::total     4277314401                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       439580                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       439580                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       439580                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        439580                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       439580                       # number of overall misses
system.cpu0.icache.overall_misses::total       439580                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst   4277753981                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   4277753981                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst   4277753981                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   4277753981                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst   4277753981                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   4277753981                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000103                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000103                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000103                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000103                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000103                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000103                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks       439580                       # number of writebacks
system.cpu0.icache.writebacks::total           439580                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     824                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                  24098984                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                 7738996     49.95%     49.95% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   2193      0.01%     49.96% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     34      0.00%     49.96% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                7752891     50.04%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total            15494114                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                  7738628     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    2193      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      34      0.00%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                 7738606     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total             15479461                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            1942505181000     90.69%     90.69% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              107457000      0.01%     90.70% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                5749000      0.00%     90.70% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31           199244662500      9.30%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        2141863049500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.999952                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.998157                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.999054                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::73                       13    100.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    13                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   27      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   69      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::swpipl              7763810     50.10%     50.10% # number of callpals executed
system.cpu1.kern.callpal::rdps                   4418      0.03%     50.13% # number of callpals executed
system.cpu1.kern.callpal::rti                 7728077     49.87%     99.99% # number of callpals executed
system.cpu1.kern.callpal::callsys                  39      0.00%     99.99% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.00%     99.99% # number of callpals executed
system.cpu1.kern.callpal::rdunique                929      0.01%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total              15497371                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel          7727603                       # number of protection mode switches
system.cpu1.kern.mode_switch::user            7726377                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                543                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel            7726391                      
system.cpu1.kern.mode_good::user              7726377                      
system.cpu1.kern.mode_good::idle                   13                      
system.cpu1.kern.mode_switch_good::kernel     0.999843                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.023941                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.999887                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel      920116699000     42.95%     42.95% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        729339192000     34.04%     76.99% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        493033060500     23.01%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      69                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements          5674393                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          502.838741                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         1188574618                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5674393                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           209.462866                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   502.838741                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.982107                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.982107                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          490                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           93                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          188                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          164                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2435669367                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2435669367                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    686716179                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      686716179                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data    490239179                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     490239179                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        26034                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        26034                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        31684                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        31684                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data   1176955358                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      1176955358                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data   1176955358                       # number of overall hits
system.cpu1.dcache.overall_hits::total     1176955358                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data     16869501                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     16869501                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data     14457166                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     14457166                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         8604                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         8604                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         2924                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2924                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data     31326667                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      31326667                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data     31326667                       # number of overall misses
system.cpu1.dcache.overall_misses::total     31326667                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    703585680                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    703585680                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data    504696345                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    504696345                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        34638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        34638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        34608                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        34608                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data   1208282025                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   1208282025                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data   1208282025                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   1208282025                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.023976                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.023976                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.028645                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.028645                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.248398                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.248398                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.084489                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.084489                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.025927                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.025927                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.025927                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.025927                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks      2797137                       # number of writebacks
system.cpu1.dcache.writebacks::total          2797137                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements           183518                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2626468943                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           183518                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         14311.778371                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          202                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       6598323772                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      6598323772                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst   3298886609                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     3298886609                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst   3298886609                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      3298886609                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst   3298886609                       # number of overall hits
system.cpu1.icache.overall_hits::total     3298886609                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst       183518                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       183518                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst       183518                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        183518                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst       183518                       # number of overall misses
system.cpu1.icache.overall_misses::total       183518                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst   3299070127                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   3299070127                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst   3299070127                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   3299070127                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst   3299070127                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   3299070127                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000056                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000056                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000056                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000056                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000056                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000056                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks       183518                       # number of writebacks
system.cpu1.icache.writebacks::total           183518                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                1003                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  8232960                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       1007                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1612                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1612                       # Transaction distribution
system.iobus.trans_dist::WriteReq              135025                       # Transaction distribution
system.iobus.trans_dist::WriteResp             135025                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         9580                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1532                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         4032                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        15460                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       257814                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       257814                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  273274                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        38320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          330                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          766                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         2268                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        41988                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8235096                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8235096                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8277084                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements               128907                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               128907                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1160163                       # Number of tag accesses
system.iocache.tags.data_accesses             1160163                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          267                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              267                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide       128640                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       128640                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          267                       # number of demand (read+write) misses
system.iocache.demand_misses::total               267                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          267                       # number of overall misses
system.iocache.overall_misses::total              267                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          267                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            267                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide       128640                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       128640                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          267                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             267                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          267                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            267                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          128640                       # number of writebacks
system.iocache.writebacks::total               128640                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   5164833                       # number of replacements
system.l2.tags.tagsinuse                  3968.942484                       # Cycle average of tags in use
system.l2.tags.total_refs                    17849810                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5164833                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.456028                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1442.715763                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         0.150925                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.206983                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.014691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   134.499767                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  1364.147843                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    41.241681                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   985.964830                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.352226                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.032837                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.333044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.010069                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.240714                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.968980                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4018                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          444                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          296                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          520                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2726                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.980957                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 220166000                       # Number of tag accesses
system.l2.tags.data_accesses                220166000                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      6736344                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6736344                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       362572                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           362572                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data          484                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data          236                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  720                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data          129                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data           52                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                181                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       729628                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       469282                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1198910                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst       329424                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst       144827                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             474251                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      3736163                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data      3035041                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6771204                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst       329424                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      4465791                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst       144827                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data      3504323                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8444365                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst       329424                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      4465791                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst       144827                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data      3504323                       # number of overall hits
system.l2.overall_hits::total                 8444365                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data       310412                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data       312097                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             622509                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          117                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          102                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              219                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data       919118                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data       695307                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1614425                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst       110156                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst        38691                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           148847                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data      1778571                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data      1467654                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3246225                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst       110156                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      2697689                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst        38691                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data      2162961                       # number of demand (read+write) misses
system.l2.demand_misses::total                5009497                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst       110156                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      2697689                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst        38691                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data      2162961                       # number of overall misses
system.l2.overall_misses::total               5009497                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks      6736344                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6736344                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       362572                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       362572                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data       310896                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data       312333                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           623229                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          246                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          154                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            400                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data      1648746                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data      1164589                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2813335                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst       439580                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst       183518                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         623098                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data      5514734                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data      4502695                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10017429                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst       439580                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      7163480                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst       183518                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      5667284                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             13453862                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       439580                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      7163480                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst       183518                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      5667284                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            13453862                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.998443                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.999244                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.998845                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.475610                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.662338                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.547500                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.557465                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.597041                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.573847                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.250594                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.210829                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.238882                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.322513                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.325950                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.324058                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.250594                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.376589                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.210829                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.381657                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.372346                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.250594                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.376589                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.210829                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.381657                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.372346                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1999715                       # number of writebacks
system.l2.writebacks::total                   1999715                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1345                       # Transaction distribution
system.membus.trans_dist::ReadResp            3396684                       # Transaction distribution
system.membus.trans_dist::WriteReq               6385                       # Transaction distribution
system.membus.trans_dist::WriteResp              6385                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2128355                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2936742                       # Transaction distribution
system.membus.trans_dist::UpgradeReq         24733994                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5880                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          622824                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3461689                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1614329                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3395339                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        128640                       # Transaction distribution
system.membus.trans_dist::InvalidateResp       128640                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       386454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       386454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        15460                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     42165317                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     42180777                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               42567231                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8250048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8250048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        41988                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    448583424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    448625412                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               456875460                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          36798636                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                36798636    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            36798636                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits           925999183                       # DTB read hits
system.switch_cpus0.dtb.read_misses            492443                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses       463797226                       # DTB read accesses
system.switch_cpus0.dtb.write_hits          633588153                       # DTB write hits
system.switch_cpus0.dtb.write_misses           420311                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses      203146166                       # DTB write accesses
system.switch_cpus0.dtb.data_hits          1559587336                       # DTB hits
system.switch_cpus0.dtb.data_misses            912754                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses       666943392                       # DTB accesses
system.switch_cpus0.itb.fetch_hits         2768693502                       # ITB hits
system.switch_cpus0.itb.fetch_misses              449                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses     2768693951                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              4283652772                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts         4268955655                       # Number of instructions committed
system.switch_cpus0.committedOps           4268955655                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses   4017174570                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses       1596481                       # Number of float alu accesses
system.switch_cpus0.num_func_calls           41779714                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts    460006850                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts          4017174570                       # number of integer instructions
system.switch_cpus0.num_fp_insts              1596481                       # number of float instructions
system.switch_cpus0.num_int_register_reads   5491673294                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes   2952125962                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads       844995                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes       844471                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs           1577429723                       # number of memory refs
system.switch_cpus0.num_load_insts          942018068                       # Number of load instructions
system.switch_cpus0.num_store_insts         635411655                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      5898337.817902                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      4277754434.182098                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.998623                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.001377                       # Percentage of idle cycles
system.switch_cpus0.Branches                572052576                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass    135508329      3.17%      3.17% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu       2342093106     54.75%     57.92% # Class of executed instruction
system.switch_cpus0.op_class::IntMult         1117993      0.03%     57.94% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     57.94% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd         751358      0.02%     57.96% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp            554      0.00%     57.96% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt         252429      0.01%     57.97% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             8      0.00%     57.97% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv          84143      0.00%     57.97% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     57.97% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     57.97% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     57.97% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     57.97% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     57.97% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     57.97% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     57.97% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     57.97% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     57.97% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     57.97% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     57.97% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     57.97% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     57.97% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     57.97% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     57.97% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     57.97% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     57.97% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     57.97% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     57.97% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     57.97% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     57.97% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       961822499     22.48%     80.45% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite      635422261     14.85%     95.31% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess     200701301      4.69%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total        4277753981                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           703476036                       # DTB read hits
system.switch_cpus1.dtb.read_misses            496239                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses       253550878                       # DTB read accesses
system.switch_cpus1.dtb.write_hits          512459131                       # DTB write hits
system.switch_cpus1.dtb.write_misses           379419                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       93387603                       # DTB write accesses
system.switch_cpus1.dtb.data_hits          1215935167                       # DTB hits
system.switch_cpus1.dtb.data_misses            875658                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses       346938481                       # DTB accesses
system.switch_cpus1.itb.fetch_hits         1838444086                       # ITB hits
system.switch_cpus1.itb.fetch_misses              267                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses     1838444353                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4283727376                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts         3290471008                       # Number of instructions committed
system.switch_cpus1.committedOps           3290471008                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses   3127784499                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses       1366330                       # Number of float alu accesses
system.switch_cpus1.num_func_calls           21284225                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts    334730057                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts          3127784499                       # number of integer instructions
system.switch_cpus1.num_fp_insts              1366330                       # number of float instructions
system.switch_cpus1.num_int_register_reads   4327395167                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes   2289696299                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads       796997                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes       797022                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs           1223799253                       # number of memory refs
system.switch_cpus1.num_load_insts          709653138                       # Number of load instructions
system.switch_cpus1.num_store_insts         514146115                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      984600140.222841                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      3299127235.777159                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.770153                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.229847                       # Percentage of idle cycles
system.switch_cpus1.Branches                414242925                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass     88426057      2.68%      2.68% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu       1798220326     54.51%     57.19% # Class of executed instruction
system.switch_cpus1.op_class::IntMult         1053000      0.03%     57.22% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     57.22% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd         568277      0.02%     57.24% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     57.24% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt         238770      0.01%     57.24% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     57.24% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv          79590      0.00%     57.25% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     57.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     57.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     57.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     57.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     57.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     57.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     57.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     57.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     57.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     57.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     57.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     57.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     57.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     57.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     57.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     57.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     57.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     57.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     57.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     57.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     57.25% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       709703931     21.51%     78.76% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite      514148537     15.58%     94.34% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess     186631639      5.66%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total        3299070127                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     78257243                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     40051537                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests     25766978                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         281531                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       216430                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        65101                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               1345                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          35392814                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              6385                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             6385                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6736344                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       362572                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5345801                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq        24734618                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          6061                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       24740679                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4660695                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4660695                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        623098                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     34768371                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1156008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     72428868                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       452760                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     68008227                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             142045863                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     45851392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1561716016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     17231488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1392912212                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3017711108                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5422647                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         83687620                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.642019                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.481124                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               30027064     35.88%     35.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1               53592677     64.04%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  67308      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    571      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           83687620                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001999                       # Number of seconds simulated
sim_ticks                                  1998675000                       # Number of ticks simulated
final_tick                               4404605442000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                             2973525539                       # Simulator instruction rate (inst/s)
host_op_rate                               2973499341                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              774662804                       # Simulator tick rate (ticks/s)
host_mem_usage                                 734424                       # Number of bytes of host memory used
host_seconds                                     2.58                       # Real time elapsed on the host
sim_insts                                  7671734505                       # Number of instructions simulated
sim_ops                                    7671734505                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       211072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       947520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       190976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       395776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1745344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       211072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       190976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        402048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       769792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          769792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         3298                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data        14805                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         2984                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         6184                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               27271                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         12028                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              12028                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    105605964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    474074074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     95551303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    198019188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             873250528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    105605964                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     95551303                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        201157267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       385151163                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            385151163                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       385151163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    105605964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    474074074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     95551303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    198019188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1258401691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     12545                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    5339     47.14%     47.14% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    291      2.57%     49.71% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      2      0.02%     49.73% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.01%     49.74% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   5692     50.26%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               11325                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     5337     48.66%     48.66% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     291      2.65%     51.32% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       2      0.02%     51.34% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.01%     51.34% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    5336     48.66%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                10967                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               985434500     49.31%     49.31% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               21825000      1.09%     50.40% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  98000      0.00%     50.41% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 112000      0.01%     50.41% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              991045500     49.59%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          1998515000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999625                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.937456                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.968389                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         1      2.63%      2.63% # number of syscalls executed
system.cpu0.kern.syscall::4                        22     57.89%     60.53% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      2.63%     63.16% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      2.63%     65.79% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      2.63%     68.42% # number of syscalls executed
system.cpu0.kern.syscall::45                        3      7.89%     76.32% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     10.53%     86.84% # number of syscalls executed
system.cpu0.kern.syscall::73                        4     10.53%     97.37% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      2.63%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    38                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   17      0.15%      0.15% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   69      0.60%      0.75% # number of callpals executed
system.cpu0.kern.callpal::swpipl                10606     92.93%     93.68% # number of callpals executed
system.cpu0.kern.callpal::rdps                     81      0.71%     94.39% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.01%     94.40% # number of callpals executed
system.cpu0.kern.callpal::rti                     425      3.72%     98.12% # number of callpals executed
system.cpu0.kern.callpal::callsys                  44      0.39%     98.51% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.02%     98.53% # number of callpals executed
system.cpu0.kern.callpal::rdunique                168      1.47%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 11413                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              494                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                129                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                129                      
system.cpu0.kern.mode_good::user                  129                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.261134                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.414125                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        1890775500     94.61%     94.61% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           107739500      5.39%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      69                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            25460                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          505.607738                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2102078                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            25972                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            80.936316                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   505.607738                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.987515                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.987515                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          447                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          1967241                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         1967241                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       584185                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         584185                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       335156                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        335156                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        12658                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        12658                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        12964                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        12964                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       919341                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          919341                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       919341                       # number of overall hits
system.cpu0.dcache.overall_hits::total         919341                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15645                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15645                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         9499                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         9499                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          621                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          621                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           62                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           62                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        25144                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         25144                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        25144                       # number of overall misses
system.cpu0.dcache.overall_misses::total        25144                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       599830                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       599830                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       344655                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       344655                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        13279                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        13279                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        13026                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        13026                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       944485                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       944485                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       944485                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       944485                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.026082                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.026082                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.027561                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.027561                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.046766                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.046766                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.004760                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.004760                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.026622                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.026622                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.026622                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.026622                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18728                       # number of writebacks
system.cpu0.dcache.writebacks::total            18728                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            11121                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.996014                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          348111821                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11633                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         29924.509671                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.996014                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999992                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          119                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          335                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          7055471                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         7055471                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      3511051                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3511051                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      3511051                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3511051                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      3511051                       # number of overall hits
system.cpu0.icache.overall_hits::total        3511051                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        11123                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11123                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        11123                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11123                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        11123                       # number of overall misses
system.cpu0.icache.overall_misses::total        11123                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      3522174                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3522174                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      3522174                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3522174                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      3522174                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3522174                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.003158                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003158                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.003158                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003158                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.003158                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003158                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks        11121                       # number of writebacks
system.cpu0.icache.writebacks::total            11121                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      19                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      2117                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     500     47.57%     47.57% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      2      0.19%     47.76% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     17      1.62%     49.38% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    532     50.62%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                1051                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      500     49.95%     49.95% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       2      0.20%     50.15% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      17      1.70%     51.85% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     482     48.15%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 1001                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              1716012500     95.73%     95.73% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  98000      0.01%     95.73% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                3552000      0.20%     95.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               72928000      4.07%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          1792590500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.906015                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.952426                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     11.11%     11.11% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     11.11%     22.22% # number of syscalls executed
system.cpu1.kern.syscall::4                         1     11.11%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::6                         1     11.11%     44.44% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     11.11%     55.56% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     11.11%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::54                        1     11.11%     77.78% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     11.11%     88.89% # number of syscalls executed
system.cpu1.kern.syscall::71                        1     11.11%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     9                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.09%      0.09% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   89      7.66%      7.75% # number of callpals executed
system.cpu1.kern.callpal::tbi                       6      0.52%      8.26% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  919     79.09%     87.35% # number of callpals executed
system.cpu1.kern.callpal::rdps                      5      0.43%     87.78% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.09%     87.87% # number of callpals executed
system.cpu1.kern.callpal::rti                     113      9.72%     97.59% # number of callpals executed
system.cpu1.kern.callpal::callsys                  22      1.89%     99.48% # number of callpals executed
system.cpu1.kern.callpal::imb                       6      0.52%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1162                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              167                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 94                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 35                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 95                      
system.cpu1.kern.mode_good::user                   94                      
system.cpu1.kern.mode_good::idle                    2                      
system.cpu1.kern.mode_switch_good::kernel     0.568862                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.057143                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.645270                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         210239000     11.81%     11.81% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            48343500      2.72%     14.52% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1521728500     85.48%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      89                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             9626                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          467.891478                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             964230                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            10027                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            96.163359                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   467.891478                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.913851                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.913851                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          401                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          401                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.783203                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           330016                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          330016                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        88917                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          88917                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        57891                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         57891                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1586                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1586                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1759                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1759                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       146808                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          146808                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       146808                       # number of overall hits
system.cpu1.dcache.overall_hits::total         146808                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         6134                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         6134                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3517                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3517                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          237                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          237                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           63                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           63                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         9651                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          9651                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         9651                       # number of overall misses
system.cpu1.dcache.overall_misses::total         9651                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        95051                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        95051                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        61408                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        61408                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1823                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1823                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1822                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1822                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       156459                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       156459                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       156459                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       156459                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.064534                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.064534                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.057273                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.057273                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.130005                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.130005                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.034577                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.034577                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.061684                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.061684                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.061684                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.061684                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         5921                       # number of writebacks
system.cpu1.dcache.writebacks::total             5921                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             5497                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.983716                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          672986805                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             6009                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         111996.472791                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.983716                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999968                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999968                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1056556                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1056556                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       520025                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         520025                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       520025                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          520025                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       520025                       # number of overall hits
system.cpu1.icache.overall_hits::total         520025                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         5502                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5502                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         5502                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5502                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         5502                       # number of overall misses
system.cpu1.icache.overall_misses::total         5502                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       525527                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       525527                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       525527                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       525527                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       525527                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       525527                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.010469                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.010469                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.010469                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.010469                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.010469                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.010469                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         5497                       # number of writebacks
system.cpu1.icache.writebacks::total             5497                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1746                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1746                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1294                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1294                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          662                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         2328                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         3090                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         6080                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    6080                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         3201                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1545                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7394                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     7394                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     29048                       # number of replacements
system.l2.tags.tagsinuse                  4010.995777                       # Cycle average of tags in use
system.l2.tags.total_refs                       98436                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     33031                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.980110                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1219.657160                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   470.486975                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  1746.813214                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   214.480454                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   359.557973                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.297768                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.114865                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.426468                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.052363                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.087783                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979247                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3983                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1008                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2875                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           98                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.972412                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    835679                       # Number of tag accesses
system.l2.tags.data_accesses                   835679                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        24649                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            24649                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        13547                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            13547                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data           18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   37                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  7                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         2482                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          593                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3075                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         7825                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         2518                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              10343                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         8201                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         2848                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11049                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         7825                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        10683                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         2518                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3441                       # number of demand (read+write) hits
system.l2.demand_hits::total                    24467                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         7825                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        10683                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         2518                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3441                       # number of overall hits
system.l2.overall_hits::total                   24467                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 58                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               13                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         6894                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         2797                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9691                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         3298                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         2984                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6282                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         7912                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         3387                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           11299                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         3298                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        14806                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         2984                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         6184                       # number of demand (read+write) misses
system.l2.demand_misses::total                  27272                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         3298                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        14806                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         2984                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         6184                       # number of overall misses
system.l2.overall_misses::total                 27272                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        24649                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        24649                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        13547                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        13547                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               95                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         9376                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         3390                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12766                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst        11123                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         5502                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          16625                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data        16113                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         6235                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         22348                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst        11123                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        25489                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         5502                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         9625                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                51739                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        11123                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        25489                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         5502                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         9625                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               51739                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.617021                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.604167                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.610526                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.647059                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.650000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.735282                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.825074                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.759126                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.296503                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.542348                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.377865                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.491032                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.543224                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.505593                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.296503                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.580878                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.542348                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.642494                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.527107                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.296503                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.580878                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.542348                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.642494                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.527107                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12028                       # number of writebacks
system.l2.writebacks::total                     12028                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1746                       # Transaction distribution
system.membus.trans_dist::ReadResp              19327                       # Transaction distribution
system.membus.trans_dist::WriteReq               1294                       # Transaction distribution
system.membus.trans_dist::WriteResp              1294                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        12028                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13314                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              148                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            118                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              72                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9756                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9690                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         17581                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         6080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        80288                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        86368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  86368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         7394                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2515136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2522530                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2522530                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             55985                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   55985    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               55985                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              613509                       # DTB read hits
system.switch_cpus0.dtb.read_misses               465                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           47390                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             359152                       # DTB write hits
system.switch_cpus0.dtb.write_misses              113                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          22020                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              972661                       # DTB hits
system.switch_cpus0.dtb.data_misses               578                       # DTB misses
system.switch_cpus0.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           69410                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             348942                       # ITB hits
system.switch_cpus0.itb.fetch_misses              255                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         349197                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 3997353                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts            3521591                       # Number of instructions committed
system.switch_cpus0.committedOps              3521591                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses      3437481                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses          3906                       # Number of float alu accesses
system.switch_cpus0.num_func_calls             111101                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts       300256                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts             3437481                       # number of integer instructions
system.switch_cpus0.num_fp_insts                 3906                       # number of float instructions
system.switch_cpus0.num_int_register_reads      4827052                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      2744771                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads         2613                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes         2426                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               974817                       # number of memory refs
system.switch_cpus0.num_load_insts             615320                       # Number of load instructions
system.switch_cpus0.num_store_insts            359497                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      474924.356192                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      3522428.643808                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.881190                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.118810                       # Percentage of idle cycles
system.switch_cpus0.Branches                   439562                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass        15412      0.44%      0.44% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          2434892     69.13%     69.57% # Class of executed instruction
system.switch_cpus0.op_class::IntMult           11267      0.32%     69.89% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     69.89% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd           1195      0.03%     69.92% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              3      0.00%     69.92% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              6      0.00%     69.92% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             2      0.00%     69.92% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv            227      0.01%     69.93% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     69.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     69.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     69.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     69.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     69.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     69.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     69.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     69.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     69.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     69.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     69.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     69.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     69.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     69.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     69.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     69.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     69.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     69.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     69.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     69.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     69.93% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          642398     18.24%     88.17% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         359629     10.21%     98.38% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         57143      1.62%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           3522174                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               96103                       # DTB read hits
system.switch_cpus1.dtb.read_misses               528                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           18434                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              63077                       # DTB write hits
system.switch_cpus1.dtb.write_misses               58                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  21                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          10096                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              159180                       # DTB hits
system.switch_cpus1.dtb.data_misses               586                       # DTB misses
system.switch_cpus1.dtb.data_acv                   33                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           28530                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             114010                       # ITB hits
system.switch_cpus1.itb.fetch_misses              317                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         114327                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 3584747                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             524908                       # Number of instructions committed
system.switch_cpus1.committedOps               524908                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       507791                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses          1194                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              12346                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        54133                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              507791                       # number of integer instructions
system.switch_cpus1.num_fp_insts                 1194                       # number of float instructions
system.switch_cpus1.num_int_register_reads       698530                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       385890                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          664                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          592                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               160857                       # number of memory refs
system.switch_cpus1.num_load_insts              97414                       # Number of load instructions
system.switch_cpus1.num_store_insts             63443                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3113196.303894                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      471550.696106                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.131544                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.868456                       # Percentage of idle cycles
system.switch_cpus1.Branches                    70675                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         7896      1.50%      1.50% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           338346     64.38%     65.88% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             993      0.19%     66.07% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     66.07% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd            135      0.03%     66.10% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     66.10% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     66.10% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     66.10% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv             18      0.00%     66.10% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     66.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     66.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     66.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     66.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     66.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     66.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     66.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     66.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     66.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     66.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     66.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     66.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     66.10% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          100637     19.15%     85.25% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          63751     12.13%     97.38% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         13751      2.62%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            525527                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       104107                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        51787                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         4646                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           4146                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         3752                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          394                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               1746                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             41008                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1294                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1294                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        24649                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        13547                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9172                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             184                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           125                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            309                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12832                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12832                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         16625                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        22637                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        31219                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        82387                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        15578                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        29070                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                158254                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1286144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      2848129                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       644864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1006817                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5785954                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           29048                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           136195                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.099901                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.309366                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 122983     90.30%     90.30% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  12818      9.41%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    394      0.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             136195                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
