reg__1: 
reg__2: 
reg__3: 
datapath__3: 
reg__6: 
muxpart__3: 
reg__4: 
muxpart__2: 
logic__1: 
i2s: 
logic__6: 
datapath__1: 
logic__12: 
logic__15: 
counter: 
muxpart__1: 
case__2: 
logic__17: 
muxpart: 
muxpart__5: 
muxpart__4: 
case__1: 
datapath__4: 
datapath: 
logic__22: 
reg__7: 
case: 
reg__8: 
design_1_i2s_0_0: 
logic__8: 
logic__20: 
reg: 
logic__7: 
logic: 
logic__14: 
logic__16: 
datapath__2: 
logic__11: 
reg__5: 
counter__1: 
reg__9: 
