module sisr4b (
    input wire clk,     
    input wire rst_b,   
    input wire i,       
    output reg [3:0] q  
);

    always @(posedge clk or negedge rst_b) begin
        if (!rst_b) begin
            q <= 4'b0000;
        end else begin
            q[0] <= i ^ q[3];        
            q[1] <= q[0] ^ q[3];            
            q[2] <= q[1];   
            q[3] <= q[2];            
        end
    end
endmodule


