// Seed: 1614012355
module module_0 ();
  supply0 id_1 = 1 / 1'b0;
  wor id_2;
  assign id_1 = 1;
  tri0 id_3 = 1;
  wire id_4;
  assign id_2 = 1;
  wire id_5;
  tri  id_6 = 1;
  assign id_3 = {1, id_1};
  wire id_7;
  wire id_8;
  specify
    (id_9 *> id_10) = (1'b0, 1  : id_9 <-> id_1  : 1'd0 == id_10);
    (id_11 *> id_12) = (1  : 1  : 1'b0, id_3);
  endspecify
  wire id_13;
  wire id_14;
  wire id_15;
  wire id_16;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  id_7(
      .id_0(1), .id_1(), .id_2(id_6 - 1), .id_3(1)
  ); module_0();
endmodule
