{"vcs1":{"timestamp_begin":1739438265.232505772, "rt":0.26, "ut":0.12, "st":0.11}}
{"vcselab":{"timestamp_begin":1739438265.574116439, "rt":0.26, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1739438265.890603643, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739438265.003730192}
{"VCS_COMP_START_TIME": 1739438265.003730192}
{"VCS_COMP_END_TIME": 1739438266.115984754}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265536}}
{"vcselab": {"peak_mem": 150352}}
