# Reading F:/quartus/modelsim_ase/tcl/vsim/pref.tcl
# do coder_stack_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying F:/quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/RAM2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:41 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/RAM2.v 
# -- Compiling module RAM2
# 
# Top level modules:
# 	RAM2
# End time: 18:31:41 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/RAM1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:41 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/RAM1.v 
# -- Compiling module RAM1
# 
# Top level modules:
# 	RAM1
# End time: 18:31:41 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi2_small.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:41 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi2_small.v 
# -- Compiling module pi2_small
# 
# Top level modules:
# 	pi2_small
# End time: 18:31:41 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi2_large.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:41 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi2_large.v 
# -- Compiling module pi2_large
# 
# Top level modules:
# 	pi2_large
# End time: 18:31:41 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi1_small.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:42 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi1_small.v 
# -- Compiling module pi1_small
# 
# Top level modules:
# 	pi1_small
# End time: 18:31:42 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi1_large.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:42 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi1_large.v 
# -- Compiling module pi1_large
# 
# Top level modules:
# 	pi1_large
# End time: 18:31:42 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/interleaver_fsm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:42 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/interleaver_fsm.v 
# -- Compiling module interleaver_fsm
# 
# Top level modules:
# 	interleaver_fsm
# End time: 18:31:42 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/interleaver.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:42 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/interleaver.v 
# -- Compiling module interleaver
# 
# Top level modules:
# 	interleaver
# End time: 18:31:42 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:42 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter2.v 
# -- Compiling module counter2
# 
# Top level modules:
# 	counter2
# End time: 18:31:42 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:42 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter1.v 
# -- Compiling module counter1
# 
# Top level modules:
# 	counter1
# End time: 18:31:42 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter_wrapper2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:43 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter_wrapper2.v 
# -- Compiling module counter_wrapper2
# 
# Top level modules:
# 	counter_wrapper2
# End time: 18:31:43 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter_wrapper1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:43 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter_wrapper1.v 
# -- Compiling module counter_wrapper1
# 
# Top level modules:
# 	counter_wrapper1
# End time: 18:31:43 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/tailBitsGenerator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:43 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/tailBitsGenerator.v 
# -- Compiling module tailBitsGenerator
# 
# Top level modules:
# 	tailBitsGenerator
# End time: 18:31:43 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/my_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:43 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/my_counter.v 
# -- Compiling module my_counter
# 
# Top level modules:
# 	my_counter
# End time: 18:31:43 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/fsm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:43 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/fsm.v 
# -- Compiling module fsm
# 
# Top level modules:
# 	fsm
# End time: 18:31:44 on Apr 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/fifoFSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:44 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/fifoFSM.v 
# -- Compiling module fifoFSM
# 
# Top level modules:
# 	fifoFSM
# End time: 18:31:44 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:44 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 18:31:44 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/encoder_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:44 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/encoder_top.v 
# -- Compiling module encoder_top
# 
# Top level modules:
# 	encoder_top
# End time: 18:31:44 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/encoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:44 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/encoder.v 
# -- Compiling module encoder
# ** Error: E:/Courses/ECE559/coder-stack/enc/encoder.v(6): (vlog-2730) Undefined variable: 'dffs'.
# ** Error (suppressible): E:/Courses/ECE559/coder-stack/enc/encoder.v(7): (vlog-2388) 'dffs' already declared in this scope (encoder).
# End time: 18:31:44 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: F:/quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./coder_stack_run_msim_rtl_verilog.do line 26
# F:/quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/encoder.v}"
do coder_stack_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/RAM2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:51 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/RAM2.v 
# -- Compiling module RAM2
# 
# Top level modules:
# 	RAM2
# End time: 18:32:51 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/RAM1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:51 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/RAM1.v 
# -- Compiling module RAM1
# 
# Top level modules:
# 	RAM1
# End time: 18:32:51 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi2_small.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:51 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi2_small.v 
# -- Compiling module pi2_small
# 
# Top level modules:
# 	pi2_small
# End time: 18:32:51 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi2_large.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:51 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi2_large.v 
# -- Compiling module pi2_large
# 
# Top level modules:
# 	pi2_large
# End time: 18:32:51 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi1_small.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:52 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi1_small.v 
# -- Compiling module pi1_small
# 
# Top level modules:
# 	pi1_small
# End time: 18:32:52 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi1_large.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:52 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi1_large.v 
# -- Compiling module pi1_large
# 
# Top level modules:
# 	pi1_large
# End time: 18:32:52 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/interleaver_fsm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:52 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/interleaver_fsm.v 
# -- Compiling module interleaver_fsm
# 
# Top level modules:
# 	interleaver_fsm
# End time: 18:32:52 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/interleaver.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:52 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/interleaver.v 
# -- Compiling module interleaver
# 
# Top level modules:
# 	interleaver
# End time: 18:32:52 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:52 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter2.v 
# -- Compiling module counter2
# 
# Top level modules:
# 	counter2
# End time: 18:32:52 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:52 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter1.v 
# -- Compiling module counter1
# 
# Top level modules:
# 	counter1
# End time: 18:32:52 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter_wrapper2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:53 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter_wrapper2.v 
# -- Compiling module counter_wrapper2
# 
# Top level modules:
# 	counter_wrapper2
# End time: 18:32:53 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter_wrapper1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:53 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter_wrapper1.v 
# -- Compiling module counter_wrapper1
# 
# Top level modules:
# 	counter_wrapper1
# End time: 18:32:53 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/tailBitsGenerator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:53 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/tailBitsGenerator.v 
# -- Compiling module tailBitsGenerator
# 
# Top level modules:
# 	tailBitsGenerator
# End time: 18:32:53 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/my_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:53 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/my_counter.v 
# -- Compiling module my_counter
# 
# Top level modules:
# 	my_counter
# End time: 18:32:53 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/fsm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:53 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/fsm.v 
# -- Compiling module fsm
# 
# Top level modules:
# 	fsm
# End time: 18:32:54 on Apr 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/fifoFSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:54 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/fifoFSM.v 
# -- Compiling module fifoFSM
# 
# Top level modules:
# 	fifoFSM
# End time: 18:32:54 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:54 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 18:32:54 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/encoder_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:54 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/encoder_top.v 
# -- Compiling module encoder_top
# 
# Top level modules:
# 	encoder_top
# End time: 18:32:54 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/encoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:54 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/encoder.v 
# -- Compiling module encoder
# 
# Top level modules:
# 	encoder
# End time: 18:32:55 on Apr 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/delay.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:55 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/delay.v 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 18:32:55 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:55 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/counter.v 
# -- Compiling module counter_enc
# 
# Top level modules:
# 	counter_enc
# End time: 18:32:55 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/mux_4to1_3wide.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:55 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/mux_4to1_3wide.v 
# -- Compiling module mux_4to1_3wide
# 
# Top level modules:
# 	mux_4to1_3wide
# End time: 18:32:55 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/mux_2to1_3wide.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:55 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/mux_2to1_3wide.v 
# -- Compiling module mux_2to1_3wide
# 
# Top level modules:
# 	mux_2to1_3wide
# End time: 18:32:55 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/counter4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:55 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/counter4.v 
# -- Compiling module counter4
# 
# Top level modules:
# 	counter4
# End time: 18:32:56 on Apr 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/compare_2bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:56 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/compare_2bit.v 
# -- Compiling module compare_2bit
# 
# Top level modules:
# 	compare_2bit
# End time: 18:32:56 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/shiftreg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:56 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/shiftreg.v 
# -- Compiling module shiftreg
# 
# Top level modules:
# 	shiftreg
# End time: 18:32:56 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/register_8bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:56 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/register_8bits.v 
# -- Compiling module register_8bits
# 
# Top level modules:
# 	register_8bits
# End time: 18:32:56 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/register_2bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:56 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/register_2bits.v 
# -- Compiling module register_2bits
# 
# Top level modules:
# 	register_2bits
# End time: 18:32:56 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/register_1bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:56 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/register_1bit.v 
# -- Compiling module register_1bit
# 
# Top level modules:
# 	register_1bit
# End time: 18:32:56 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/mux_ip.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:56 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/mux_ip.v 
# -- Compiling module mux_ip
# 
# Top level modules:
# 	mux_ip
# End time: 18:32:56 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/itl_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:56 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/itl_fifo.v 
# -- Compiling module itl_fifo
# 
# Top level modules:
# 	itl_fifo
# End time: 18:32:56 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/fifo20.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:57 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/fifo20.v 
# -- Compiling module fifo20
# 
# Top level modules:
# 	fifo20
# End time: 18:32:57 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/fifo16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:57 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/fifo16.v 
# -- Compiling module fifo16
# 
# Top level modules:
# 	fifo16
# End time: 18:32:57 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/fifo_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:57 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/fifo_tb.v 
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 18:32:57 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/enc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:57 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/enc_fifo.v 
# -- Compiling module enc_fifo
# 
# Top level modules:
# 	enc_fifo
# End time: 18:32:57 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/counter_16bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:57 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/counter_16bits.v 
# -- Compiling module counter_16bits
# 
# Top level modules:
# 	counter_16bits
# End time: 18:32:57 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/src {E:/Courses/ECE559/coder-stack/cdseg/src/top_module.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:58 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/src" E:/Courses/ECE559/coder-stack/cdseg/src/top_module.v 
# -- Compiling module cb_seg
# 
# Top level modules:
# 	cb_seg
# End time: 18:32:58 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/src {E:/Courses/ECE559/coder-stack/cdseg/src/data_path_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:58 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/src" E:/Courses/ECE559/coder-stack/cdseg/src/data_path_control.v 
# -- Compiling module data_fsm
# 
# Top level modules:
# 	data_fsm
# End time: 18:32:58 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/src {E:/Courses/ECE559/coder-stack/cdseg/src/crc24.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:58 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/src" E:/Courses/ECE559/coder-stack/cdseg/src/crc24.v 
# -- Compiling module crc24
# 
# Top level modules:
# 	crc24
# End time: 18:32:58 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack {E:/Courses/ECE559/coder-stack/coder_stack_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:58 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack" E:/Courses/ECE559/coder-stack/coder_stack_top.v 
# -- Compiling module coder_stack_top
# 
# Top level modules:
# 	coder_stack_top
# End time: 18:32:58 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/src {E:/Courses/ECE559/coder-stack/cdseg/src/CRC_size.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:59 on Apr 01,2020
# vlog -reportprogress 300 -sv -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/src" E:/Courses/ECE559/coder-stack/cdseg/src/CRC_size.sv 
# -- Compiling module cal_size
# -- Compiling module CRC_size
# 
# Top level modules:
# 	CRC_size
# End time: 18:32:59 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/tb {E:/Courses/ECE559/coder-stack/tb/tb_full_sys.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:59 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/tb" E:/Courses/ECE559/coder-stack/tb/tb_full_sys.v 
# -- Compiling module tb_full
# -- Compiling module tb_cb_seg
# ** Error: E:/Courses/ECE559/coder-stack/tb/tb_full_sys.v(40): (vlog-2730) Undefined variable: 'rreq_itl'.
# ** Error: E:/Courses/ECE559/coder-stack/tb/tb_full_sys.v(41): (vlog-2730) Undefined variable: 'rreq_enc'.
# ** Error: E:/Courses/ECE559/coder-stack/tb/tb_full_sys.v(44): (vlog-2730) Undefined variable: 'empty_itl'.
# ** Error: E:/Courses/ECE559/coder-stack/tb/tb_full_sys.v(49): (vlog-2730) Undefined variable: 'empty_enc'.
# ** Error: (vlog-13069) E:/Courses/ECE559/coder-stack/tb/tb_full_sys.v(91): near "end": syntax error, unexpected end.
# End time: 18:32:59 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: F:/quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./coder_stack_run_msim_rtl_verilog.do line 50
# F:/quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/tb {E:/Courses/ECE559/coder-stack/tb/tb_full_sys.v}"
do coder_stack_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/RAM2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:29 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/RAM2.v 
# -- Compiling module RAM2
# 
# Top level modules:
# 	RAM2
# End time: 18:33:29 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/RAM1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:29 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/RAM1.v 
# -- Compiling module RAM1
# 
# Top level modules:
# 	RAM1
# End time: 18:33:29 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi2_small.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:29 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi2_small.v 
# -- Compiling module pi2_small
# 
# Top level modules:
# 	pi2_small
# End time: 18:33:29 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi2_large.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:29 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi2_large.v 
# -- Compiling module pi2_large
# 
# Top level modules:
# 	pi2_large
# End time: 18:33:29 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi1_small.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:29 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi1_small.v 
# -- Compiling module pi1_small
# 
# Top level modules:
# 	pi1_small
# End time: 18:33:29 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi1_large.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:29 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi1_large.v 
# -- Compiling module pi1_large
# 
# Top level modules:
# 	pi1_large
# End time: 18:33:29 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/interleaver_fsm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:29 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/interleaver_fsm.v 
# -- Compiling module interleaver_fsm
# 
# Top level modules:
# 	interleaver_fsm
# End time: 18:33:29 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/interleaver.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:29 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/interleaver.v 
# -- Compiling module interleaver
# 
# Top level modules:
# 	interleaver
# End time: 18:33:30 on Apr 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:30 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter2.v 
# -- Compiling module counter2
# 
# Top level modules:
# 	counter2
# End time: 18:33:30 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:30 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter1.v 
# -- Compiling module counter1
# 
# Top level modules:
# 	counter1
# End time: 18:33:30 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter_wrapper2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:30 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter_wrapper2.v 
# -- Compiling module counter_wrapper2
# 
# Top level modules:
# 	counter_wrapper2
# End time: 18:33:30 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter_wrapper1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:30 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter_wrapper1.v 
# -- Compiling module counter_wrapper1
# 
# Top level modules:
# 	counter_wrapper1
# End time: 18:33:31 on Apr 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/tailBitsGenerator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:31 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/tailBitsGenerator.v 
# -- Compiling module tailBitsGenerator
# 
# Top level modules:
# 	tailBitsGenerator
# End time: 18:33:31 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/my_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:31 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/my_counter.v 
# -- Compiling module my_counter
# 
# Top level modules:
# 	my_counter
# End time: 18:33:31 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/fsm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:31 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/fsm.v 
# -- Compiling module fsm
# 
# Top level modules:
# 	fsm
# End time: 18:33:31 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/fifoFSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:31 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/fifoFSM.v 
# -- Compiling module fifoFSM
# 
# Top level modules:
# 	fifoFSM
# End time: 18:33:31 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:31 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 18:33:31 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/encoder_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:32 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/encoder_top.v 
# -- Compiling module encoder_top
# 
# Top level modules:
# 	encoder_top
# End time: 18:33:32 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/encoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:32 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/encoder.v 
# -- Compiling module encoder
# 
# Top level modules:
# 	encoder
# End time: 18:33:32 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/delay.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:32 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/delay.v 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 18:33:32 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:32 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/counter.v 
# -- Compiling module counter_enc
# 
# Top level modules:
# 	counter_enc
# End time: 18:33:32 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/mux_4to1_3wide.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:32 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/mux_4to1_3wide.v 
# -- Compiling module mux_4to1_3wide
# 
# Top level modules:
# 	mux_4to1_3wide
# End time: 18:33:32 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/mux_2to1_3wide.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:32 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/mux_2to1_3wide.v 
# -- Compiling module mux_2to1_3wide
# 
# Top level modules:
# 	mux_2to1_3wide
# End time: 18:33:32 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/counter4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:32 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/counter4.v 
# -- Compiling module counter4
# 
# Top level modules:
# 	counter4
# End time: 18:33:32 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/compare_2bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:32 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/compare_2bit.v 
# -- Compiling module compare_2bit
# 
# Top level modules:
# 	compare_2bit
# End time: 18:33:33 on Apr 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/shiftreg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:33 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/shiftreg.v 
# -- Compiling module shiftreg
# 
# Top level modules:
# 	shiftreg
# End time: 18:33:33 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/register_8bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:33 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/register_8bits.v 
# -- Compiling module register_8bits
# 
# Top level modules:
# 	register_8bits
# End time: 18:33:33 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/register_2bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:33 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/register_2bits.v 
# -- Compiling module register_2bits
# 
# Top level modules:
# 	register_2bits
# End time: 18:33:33 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/register_1bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:33 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/register_1bit.v 
# -- Compiling module register_1bit
# 
# Top level modules:
# 	register_1bit
# End time: 18:33:33 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/mux_ip.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:34 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/mux_ip.v 
# -- Compiling module mux_ip
# 
# Top level modules:
# 	mux_ip
# End time: 18:33:34 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/itl_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:34 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/itl_fifo.v 
# -- Compiling module itl_fifo
# 
# Top level modules:
# 	itl_fifo
# End time: 18:33:34 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/fifo20.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:34 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/fifo20.v 
# -- Compiling module fifo20
# 
# Top level modules:
# 	fifo20
# End time: 18:33:34 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/fifo16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:34 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/fifo16.v 
# -- Compiling module fifo16
# 
# Top level modules:
# 	fifo16
# End time: 18:33:34 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/fifo_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:34 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/fifo_tb.v 
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 18:33:34 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/enc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:35 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/enc_fifo.v 
# -- Compiling module enc_fifo
# 
# Top level modules:
# 	enc_fifo
# End time: 18:33:35 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/counter_16bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:35 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/counter_16bits.v 
# -- Compiling module counter_16bits
# 
# Top level modules:
# 	counter_16bits
# End time: 18:33:35 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/src {E:/Courses/ECE559/coder-stack/cdseg/src/top_module.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:35 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/src" E:/Courses/ECE559/coder-stack/cdseg/src/top_module.v 
# -- Compiling module cb_seg
# 
# Top level modules:
# 	cb_seg
# End time: 18:33:35 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/src {E:/Courses/ECE559/coder-stack/cdseg/src/data_path_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:35 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/src" E:/Courses/ECE559/coder-stack/cdseg/src/data_path_control.v 
# -- Compiling module data_fsm
# 
# Top level modules:
# 	data_fsm
# End time: 18:33:35 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/src {E:/Courses/ECE559/coder-stack/cdseg/src/crc24.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:35 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/src" E:/Courses/ECE559/coder-stack/cdseg/src/crc24.v 
# -- Compiling module crc24
# 
# Top level modules:
# 	crc24
# End time: 18:33:35 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack {E:/Courses/ECE559/coder-stack/coder_stack_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:35 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack" E:/Courses/ECE559/coder-stack/coder_stack_top.v 
# -- Compiling module coder_stack_top
# 
# Top level modules:
# 	coder_stack_top
# End time: 18:33:35 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/src {E:/Courses/ECE559/coder-stack/cdseg/src/CRC_size.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:35 on Apr 01,2020
# vlog -reportprogress 300 -sv -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/src" E:/Courses/ECE559/coder-stack/cdseg/src/CRC_size.sv 
# -- Compiling module cal_size
# -- Compiling module CRC_size
# 
# Top level modules:
# 	CRC_size
# End time: 18:33:35 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/tb {E:/Courses/ECE559/coder-stack/tb/tb_full_sys.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:35 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/tb" E:/Courses/ECE559/coder-stack/tb/tb_full_sys.v 
# -- Compiling module tb_full
# -- Compiling module tb_cb_seg
# ** Error: (vlog-13069) E:/Courses/ECE559/coder-stack/tb/tb_full_sys.v(70): near "end": syntax error, unexpected end.
# End time: 18:33:36 on Apr 01,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: F:/quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./coder_stack_run_msim_rtl_verilog.do line 50
# F:/quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/tb {E:/Courses/ECE559/coder-stack/tb/tb_full_sys.v}"
do coder_stack_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/RAM2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:44 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/RAM2.v 
# -- Compiling module RAM2
# 
# Top level modules:
# 	RAM2
# End time: 18:34:44 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/RAM1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:44 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/RAM1.v 
# -- Compiling module RAM1
# 
# Top level modules:
# 	RAM1
# End time: 18:34:44 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi2_small.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:45 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi2_small.v 
# -- Compiling module pi2_small
# 
# Top level modules:
# 	pi2_small
# End time: 18:34:45 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi2_large.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:45 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi2_large.v 
# -- Compiling module pi2_large
# 
# Top level modules:
# 	pi2_large
# End time: 18:34:45 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi1_small.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:45 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi1_small.v 
# -- Compiling module pi1_small
# 
# Top level modules:
# 	pi1_small
# End time: 18:34:45 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi1_large.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:45 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi1_large.v 
# -- Compiling module pi1_large
# 
# Top level modules:
# 	pi1_large
# End time: 18:34:45 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/interleaver_fsm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:45 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/interleaver_fsm.v 
# -- Compiling module interleaver_fsm
# 
# Top level modules:
# 	interleaver_fsm
# End time: 18:34:45 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/interleaver.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:45 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/interleaver.v 
# -- Compiling module interleaver
# 
# Top level modules:
# 	interleaver
# End time: 18:34:45 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:45 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter2.v 
# -- Compiling module counter2
# 
# Top level modules:
# 	counter2
# End time: 18:34:45 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:46 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter1.v 
# -- Compiling module counter1
# 
# Top level modules:
# 	counter1
# End time: 18:34:46 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter_wrapper2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:46 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter_wrapper2.v 
# -- Compiling module counter_wrapper2
# 
# Top level modules:
# 	counter_wrapper2
# End time: 18:34:46 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter_wrapper1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:46 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter_wrapper1.v 
# -- Compiling module counter_wrapper1
# 
# Top level modules:
# 	counter_wrapper1
# End time: 18:34:46 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/tailBitsGenerator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:46 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/tailBitsGenerator.v 
# -- Compiling module tailBitsGenerator
# 
# Top level modules:
# 	tailBitsGenerator
# End time: 18:34:46 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/my_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:46 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/my_counter.v 
# -- Compiling module my_counter
# 
# Top level modules:
# 	my_counter
# End time: 18:34:46 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/fsm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:46 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/fsm.v 
# -- Compiling module fsm
# 
# Top level modules:
# 	fsm
# End time: 18:34:47 on Apr 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/fifoFSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:47 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/fifoFSM.v 
# -- Compiling module fifoFSM
# 
# Top level modules:
# 	fifoFSM
# End time: 18:34:47 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:47 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 18:34:47 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/encoder_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:47 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/encoder_top.v 
# -- Compiling module encoder_top
# 
# Top level modules:
# 	encoder_top
# End time: 18:34:47 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/encoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:47 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/encoder.v 
# -- Compiling module encoder
# 
# Top level modules:
# 	encoder
# End time: 18:34:47 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/delay.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:48 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/delay.v 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 18:34:48 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:48 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/counter.v 
# -- Compiling module counter_enc
# 
# Top level modules:
# 	counter_enc
# End time: 18:34:48 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/mux_4to1_3wide.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:48 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/mux_4to1_3wide.v 
# -- Compiling module mux_4to1_3wide
# 
# Top level modules:
# 	mux_4to1_3wide
# End time: 18:34:48 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/mux_2to1_3wide.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:48 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/mux_2to1_3wide.v 
# -- Compiling module mux_2to1_3wide
# 
# Top level modules:
# 	mux_2to1_3wide
# End time: 18:34:48 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/counter4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:48 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/counter4.v 
# -- Compiling module counter4
# 
# Top level modules:
# 	counter4
# End time: 18:34:48 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/compare_2bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:48 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/compare_2bit.v 
# -- Compiling module compare_2bit
# 
# Top level modules:
# 	compare_2bit
# End time: 18:34:48 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/shiftreg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:48 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/shiftreg.v 
# -- Compiling module shiftreg
# 
# Top level modules:
# 	shiftreg
# End time: 18:34:48 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/register_8bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:49 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/register_8bits.v 
# -- Compiling module register_8bits
# 
# Top level modules:
# 	register_8bits
# End time: 18:34:49 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/register_2bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:49 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/register_2bits.v 
# -- Compiling module register_2bits
# 
# Top level modules:
# 	register_2bits
# End time: 18:34:49 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/register_1bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:49 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/register_1bit.v 
# -- Compiling module register_1bit
# 
# Top level modules:
# 	register_1bit
# End time: 18:34:49 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/mux_ip.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:49 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/mux_ip.v 
# -- Compiling module mux_ip
# 
# Top level modules:
# 	mux_ip
# End time: 18:34:49 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/itl_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:49 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/itl_fifo.v 
# -- Compiling module itl_fifo
# 
# Top level modules:
# 	itl_fifo
# End time: 18:34:49 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/fifo20.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:49 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/fifo20.v 
# -- Compiling module fifo20
# 
# Top level modules:
# 	fifo20
# End time: 18:34:50 on Apr 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/fifo16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:50 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/fifo16.v 
# -- Compiling module fifo16
# 
# Top level modules:
# 	fifo16
# End time: 18:34:50 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/fifo_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:50 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/fifo_tb.v 
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 18:34:50 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/enc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:50 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/enc_fifo.v 
# -- Compiling module enc_fifo
# 
# Top level modules:
# 	enc_fifo
# End time: 18:34:50 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/counter_16bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:50 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/counter_16bits.v 
# -- Compiling module counter_16bits
# 
# Top level modules:
# 	counter_16bits
# End time: 18:34:51 on Apr 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/src {E:/Courses/ECE559/coder-stack/cdseg/src/top_module.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:51 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/src" E:/Courses/ECE559/coder-stack/cdseg/src/top_module.v 
# -- Compiling module cb_seg
# 
# Top level modules:
# 	cb_seg
# End time: 18:34:51 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/src {E:/Courses/ECE559/coder-stack/cdseg/src/data_path_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:51 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/src" E:/Courses/ECE559/coder-stack/cdseg/src/data_path_control.v 
# -- Compiling module data_fsm
# 
# Top level modules:
# 	data_fsm
# End time: 18:34:51 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/src {E:/Courses/ECE559/coder-stack/cdseg/src/crc24.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:51 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/src" E:/Courses/ECE559/coder-stack/cdseg/src/crc24.v 
# -- Compiling module crc24
# 
# Top level modules:
# 	crc24
# End time: 18:34:51 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack {E:/Courses/ECE559/coder-stack/coder_stack_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:51 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack" E:/Courses/ECE559/coder-stack/coder_stack_top.v 
# -- Compiling module coder_stack_top
# 
# Top level modules:
# 	coder_stack_top
# End time: 18:34:51 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/src {E:/Courses/ECE559/coder-stack/cdseg/src/CRC_size.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:51 on Apr 01,2020
# vlog -reportprogress 300 -sv -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/src" E:/Courses/ECE559/coder-stack/cdseg/src/CRC_size.sv 
# -- Compiling module cal_size
# -- Compiling module CRC_size
# 
# Top level modules:
# 	CRC_size
# End time: 18:34:51 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/tb {E:/Courses/ECE559/coder-stack/tb/tb_full_sys.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:51 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/tb" E:/Courses/ECE559/coder-stack/tb/tb_full_sys.v 
# -- Compiling module tb_full
# -- Compiling module tb_cb_seg
# ** Error: (vlog-13069) E:/Courses/ECE559/coder-stack/tb/tb_full_sys.v(78): near "EOF": syntax error, unexpected end of source code.
# End time: 18:34:51 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: F:/quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./coder_stack_run_msim_rtl_verilog.do line 50
# F:/quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/tb {E:/Courses/ECE559/coder-stack/tb/tb_full_sys.v}"
do coder_stack_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/RAM2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:01 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/RAM2.v 
# -- Compiling module RAM2
# 
# Top level modules:
# 	RAM2
# End time: 18:35:01 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/RAM1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:01 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/RAM1.v 
# -- Compiling module RAM1
# 
# Top level modules:
# 	RAM1
# End time: 18:35:01 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi2_small.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:01 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi2_small.v 
# -- Compiling module pi2_small
# 
# Top level modules:
# 	pi2_small
# End time: 18:35:01 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi2_large.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:02 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi2_large.v 
# -- Compiling module pi2_large
# 
# Top level modules:
# 	pi2_large
# End time: 18:35:02 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi1_small.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:02 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi1_small.v 
# -- Compiling module pi1_small
# 
# Top level modules:
# 	pi1_small
# End time: 18:35:02 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi1_large.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:02 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi1_large.v 
# -- Compiling module pi1_large
# 
# Top level modules:
# 	pi1_large
# End time: 18:35:02 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/interleaver_fsm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:02 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/interleaver_fsm.v 
# -- Compiling module interleaver_fsm
# 
# Top level modules:
# 	interleaver_fsm
# End time: 18:35:02 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/interleaver.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:03 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/interleaver.v 
# -- Compiling module interleaver
# 
# Top level modules:
# 	interleaver
# End time: 18:35:03 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:03 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter2.v 
# -- Compiling module counter2
# 
# Top level modules:
# 	counter2
# End time: 18:35:03 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:03 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter1.v 
# -- Compiling module counter1
# 
# Top level modules:
# 	counter1
# End time: 18:35:03 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter_wrapper2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:03 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter_wrapper2.v 
# -- Compiling module counter_wrapper2
# 
# Top level modules:
# 	counter_wrapper2
# End time: 18:35:03 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter_wrapper1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:03 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter_wrapper1.v 
# -- Compiling module counter_wrapper1
# 
# Top level modules:
# 	counter_wrapper1
# End time: 18:35:03 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/tailBitsGenerator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:03 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/tailBitsGenerator.v 
# -- Compiling module tailBitsGenerator
# 
# Top level modules:
# 	tailBitsGenerator
# End time: 18:35:03 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/my_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:04 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/my_counter.v 
# -- Compiling module my_counter
# 
# Top level modules:
# 	my_counter
# End time: 18:35:04 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/fsm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:04 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/fsm.v 
# -- Compiling module fsm
# 
# Top level modules:
# 	fsm
# End time: 18:35:04 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/fifoFSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:04 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/fifoFSM.v 
# -- Compiling module fifoFSM
# 
# Top level modules:
# 	fifoFSM
# End time: 18:35:04 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:04 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 18:35:04 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/encoder_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:04 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/encoder_top.v 
# -- Compiling module encoder_top
# 
# Top level modules:
# 	encoder_top
# End time: 18:35:04 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/encoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:04 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/encoder.v 
# -- Compiling module encoder
# 
# Top level modules:
# 	encoder
# End time: 18:35:04 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/delay.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:04 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/delay.v 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 18:35:04 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:05 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/counter.v 
# -- Compiling module counter_enc
# 
# Top level modules:
# 	counter_enc
# End time: 18:35:05 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/mux_4to1_3wide.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:05 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/mux_4to1_3wide.v 
# -- Compiling module mux_4to1_3wide
# 
# Top level modules:
# 	mux_4to1_3wide
# End time: 18:35:05 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/mux_2to1_3wide.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:05 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/mux_2to1_3wide.v 
# -- Compiling module mux_2to1_3wide
# 
# Top level modules:
# 	mux_2to1_3wide
# End time: 18:35:05 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/counter4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:05 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/counter4.v 
# -- Compiling module counter4
# 
# Top level modules:
# 	counter4
# End time: 18:35:05 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/compare_2bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:06 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/compare_2bit.v 
# -- Compiling module compare_2bit
# 
# Top level modules:
# 	compare_2bit
# End time: 18:35:06 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/shiftreg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:06 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/shiftreg.v 
# -- Compiling module shiftreg
# 
# Top level modules:
# 	shiftreg
# End time: 18:35:06 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/register_8bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:06 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/register_8bits.v 
# -- Compiling module register_8bits
# 
# Top level modules:
# 	register_8bits
# End time: 18:35:06 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/register_2bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:06 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/register_2bits.v 
# -- Compiling module register_2bits
# 
# Top level modules:
# 	register_2bits
# End time: 18:35:06 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/register_1bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:06 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/register_1bit.v 
# -- Compiling module register_1bit
# 
# Top level modules:
# 	register_1bit
# End time: 18:35:06 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/mux_ip.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:06 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/mux_ip.v 
# -- Compiling module mux_ip
# 
# Top level modules:
# 	mux_ip
# End time: 18:35:06 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/itl_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:07 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/itl_fifo.v 
# -- Compiling module itl_fifo
# 
# Top level modules:
# 	itl_fifo
# End time: 18:35:07 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/fifo20.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:07 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/fifo20.v 
# -- Compiling module fifo20
# 
# Top level modules:
# 	fifo20
# End time: 18:35:07 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/fifo16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:07 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/fifo16.v 
# -- Compiling module fifo16
# 
# Top level modules:
# 	fifo16
# End time: 18:35:07 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/fifo_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:07 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/fifo_tb.v 
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 18:35:07 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/enc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:07 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/enc_fifo.v 
# -- Compiling module enc_fifo
# 
# Top level modules:
# 	enc_fifo
# End time: 18:35:07 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/counter_16bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:07 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/counter_16bits.v 
# -- Compiling module counter_16bits
# 
# Top level modules:
# 	counter_16bits
# End time: 18:35:07 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/src {E:/Courses/ECE559/coder-stack/cdseg/src/top_module.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:07 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/src" E:/Courses/ECE559/coder-stack/cdseg/src/top_module.v 
# -- Compiling module cb_seg
# 
# Top level modules:
# 	cb_seg
# End time: 18:35:07 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/src {E:/Courses/ECE559/coder-stack/cdseg/src/data_path_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:08 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/src" E:/Courses/ECE559/coder-stack/cdseg/src/data_path_control.v 
# -- Compiling module data_fsm
# 
# Top level modules:
# 	data_fsm
# End time: 18:35:08 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/src {E:/Courses/ECE559/coder-stack/cdseg/src/crc24.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:08 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/src" E:/Courses/ECE559/coder-stack/cdseg/src/crc24.v 
# -- Compiling module crc24
# 
# Top level modules:
# 	crc24
# End time: 18:35:08 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack {E:/Courses/ECE559/coder-stack/coder_stack_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:08 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack" E:/Courses/ECE559/coder-stack/coder_stack_top.v 
# -- Compiling module coder_stack_top
# 
# Top level modules:
# 	coder_stack_top
# End time: 18:35:08 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/src {E:/Courses/ECE559/coder-stack/cdseg/src/CRC_size.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:08 on Apr 01,2020
# vlog -reportprogress 300 -sv -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/src" E:/Courses/ECE559/coder-stack/cdseg/src/CRC_size.sv 
# -- Compiling module cal_size
# -- Compiling module CRC_size
# 
# Top level modules:
# 	CRC_size
# End time: 18:35:08 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/tb {E:/Courses/ECE559/coder-stack/tb/tb_full_sys.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:08 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/tb" E:/Courses/ECE559/coder-stack/tb/tb_full_sys.v 
# -- Compiling module tb_full
# -- Compiling module tb_cb_seg
# ** Error: (vlog-13069) E:/Courses/ECE559/coder-stack/tb/tb_full_sys.v(74): near "EOF": syntax error, unexpected end of source code.
# End time: 18:35:08 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: F:/quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./coder_stack_run_msim_rtl_verilog.do line 50
# F:/quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/tb {E:/Courses/ECE559/coder-stack/tb/tb_full_sys.v}"
do coder_stack_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/RAM2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:37 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/RAM2.v 
# -- Compiling module RAM2
# 
# Top level modules:
# 	RAM2
# End time: 18:35:37 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/RAM1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:38 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/RAM1.v 
# -- Compiling module RAM1
# 
# Top level modules:
# 	RAM1
# End time: 18:35:38 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi2_small.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:38 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi2_small.v 
# -- Compiling module pi2_small
# 
# Top level modules:
# 	pi2_small
# End time: 18:35:38 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi2_large.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:38 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi2_large.v 
# -- Compiling module pi2_large
# 
# Top level modules:
# 	pi2_large
# End time: 18:35:38 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi1_small.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:38 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi1_small.v 
# -- Compiling module pi1_small
# 
# Top level modules:
# 	pi1_small
# End time: 18:35:38 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi1_large.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:38 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi1_large.v 
# -- Compiling module pi1_large
# 
# Top level modules:
# 	pi1_large
# End time: 18:35:38 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/interleaver_fsm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:38 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/interleaver_fsm.v 
# -- Compiling module interleaver_fsm
# 
# Top level modules:
# 	interleaver_fsm
# End time: 18:35:38 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/interleaver.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:38 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/interleaver.v 
# -- Compiling module interleaver
# 
# Top level modules:
# 	interleaver
# End time: 18:35:38 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:38 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter2.v 
# -- Compiling module counter2
# 
# Top level modules:
# 	counter2
# End time: 18:35:39 on Apr 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:39 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter1.v 
# -- Compiling module counter1
# 
# Top level modules:
# 	counter1
# End time: 18:35:39 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter_wrapper2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:39 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter_wrapper2.v 
# -- Compiling module counter_wrapper2
# 
# Top level modules:
# 	counter_wrapper2
# End time: 18:35:39 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter_wrapper1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:39 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter_wrapper1.v 
# -- Compiling module counter_wrapper1
# 
# Top level modules:
# 	counter_wrapper1
# End time: 18:35:39 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/tailBitsGenerator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:39 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/tailBitsGenerator.v 
# -- Compiling module tailBitsGenerator
# 
# Top level modules:
# 	tailBitsGenerator
# End time: 18:35:39 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/my_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:39 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/my_counter.v 
# -- Compiling module my_counter
# 
# Top level modules:
# 	my_counter
# End time: 18:35:40 on Apr 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/fsm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:40 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/fsm.v 
# -- Compiling module fsm
# 
# Top level modules:
# 	fsm
# End time: 18:35:40 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/fifoFSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:40 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/fifoFSM.v 
# -- Compiling module fifoFSM
# 
# Top level modules:
# 	fifoFSM
# End time: 18:35:40 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:40 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 18:35:40 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/encoder_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:40 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/encoder_top.v 
# -- Compiling module encoder_top
# 
# Top level modules:
# 	encoder_top
# End time: 18:35:40 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/encoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:40 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/encoder.v 
# -- Compiling module encoder
# 
# Top level modules:
# 	encoder
# End time: 18:35:41 on Apr 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/delay.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:41 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/delay.v 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 18:35:41 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:41 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/counter.v 
# -- Compiling module counter_enc
# 
# Top level modules:
# 	counter_enc
# End time: 18:35:41 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/mux_4to1_3wide.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:41 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/mux_4to1_3wide.v 
# -- Compiling module mux_4to1_3wide
# 
# Top level modules:
# 	mux_4to1_3wide
# End time: 18:35:41 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/mux_2to1_3wide.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:41 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/mux_2to1_3wide.v 
# -- Compiling module mux_2to1_3wide
# 
# Top level modules:
# 	mux_2to1_3wide
# End time: 18:35:41 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/counter4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:41 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/counter4.v 
# -- Compiling module counter4
# 
# Top level modules:
# 	counter4
# End time: 18:35:41 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/compare_2bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:41 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/compare_2bit.v 
# -- Compiling module compare_2bit
# 
# Top level modules:
# 	compare_2bit
# End time: 18:35:41 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/shiftreg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:41 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/shiftreg.v 
# -- Compiling module shiftreg
# 
# Top level modules:
# 	shiftreg
# End time: 18:35:41 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/register_8bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:42 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/register_8bits.v 
# -- Compiling module register_8bits
# 
# Top level modules:
# 	register_8bits
# End time: 18:35:42 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/register_2bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:42 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/register_2bits.v 
# -- Compiling module register_2bits
# 
# Top level modules:
# 	register_2bits
# End time: 18:35:42 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/register_1bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:42 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/register_1bit.v 
# -- Compiling module register_1bit
# 
# Top level modules:
# 	register_1bit
# End time: 18:35:42 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/mux_ip.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:42 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/mux_ip.v 
# -- Compiling module mux_ip
# 
# Top level modules:
# 	mux_ip
# End time: 18:35:42 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/itl_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:42 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/itl_fifo.v 
# -- Compiling module itl_fifo
# 
# Top level modules:
# 	itl_fifo
# End time: 18:35:42 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/fifo20.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:42 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/fifo20.v 
# -- Compiling module fifo20
# 
# Top level modules:
# 	fifo20
# End time: 18:35:43 on Apr 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/fifo16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:43 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/fifo16.v 
# -- Compiling module fifo16
# 
# Top level modules:
# 	fifo16
# End time: 18:35:43 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/fifo_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:43 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/fifo_tb.v 
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 18:35:43 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/enc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:43 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/enc_fifo.v 
# -- Compiling module enc_fifo
# 
# Top level modules:
# 	enc_fifo
# End time: 18:35:43 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/counter_16bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:43 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/counter_16bits.v 
# -- Compiling module counter_16bits
# 
# Top level modules:
# 	counter_16bits
# End time: 18:35:44 on Apr 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/src {E:/Courses/ECE559/coder-stack/cdseg/src/top_module.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:44 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/src" E:/Courses/ECE559/coder-stack/cdseg/src/top_module.v 
# -- Compiling module cb_seg
# 
# Top level modules:
# 	cb_seg
# End time: 18:35:44 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/src {E:/Courses/ECE559/coder-stack/cdseg/src/data_path_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:44 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/src" E:/Courses/ECE559/coder-stack/cdseg/src/data_path_control.v 
# -- Compiling module data_fsm
# 
# Top level modules:
# 	data_fsm
# End time: 18:35:44 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/src {E:/Courses/ECE559/coder-stack/cdseg/src/crc24.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:44 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/src" E:/Courses/ECE559/coder-stack/cdseg/src/crc24.v 
# -- Compiling module crc24
# 
# Top level modules:
# 	crc24
# End time: 18:35:44 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack {E:/Courses/ECE559/coder-stack/coder_stack_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:44 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack" E:/Courses/ECE559/coder-stack/coder_stack_top.v 
# -- Compiling module coder_stack_top
# 
# Top level modules:
# 	coder_stack_top
# End time: 18:35:44 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/src {E:/Courses/ECE559/coder-stack/cdseg/src/CRC_size.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:45 on Apr 01,2020
# vlog -reportprogress 300 -sv -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/src" E:/Courses/ECE559/coder-stack/cdseg/src/CRC_size.sv 
# -- Compiling module cal_size
# -- Compiling module CRC_size
# 
# Top level modules:
# 	CRC_size
# End time: 18:35:45 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/tb {E:/Courses/ECE559/coder-stack/tb/tb_full_sys.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:45 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/tb" E:/Courses/ECE559/coder-stack/tb/tb_full_sys.v 
# -- Compiling module tb_full
# ** Error: (vlog-13069) E:/Courses/ECE559/coder-stack/tb/tb_full_sys.v(67): near "end": syntax error, unexpected end.
# End time: 18:35:45 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: F:/quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./coder_stack_run_msim_rtl_verilog.do line 50
# F:/quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/tb {E:/Courses/ECE559/coder-stack/tb/tb_full_sys.v}"
do coder_stack_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/RAM2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:53 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/RAM2.v 
# -- Compiling module RAM2
# 
# Top level modules:
# 	RAM2
# End time: 18:35:53 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/RAM1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:53 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/RAM1.v 
# -- Compiling module RAM1
# 
# Top level modules:
# 	RAM1
# End time: 18:35:54 on Apr 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi2_small.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:54 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi2_small.v 
# -- Compiling module pi2_small
# 
# Top level modules:
# 	pi2_small
# End time: 18:35:54 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi2_large.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:54 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi2_large.v 
# -- Compiling module pi2_large
# 
# Top level modules:
# 	pi2_large
# End time: 18:35:54 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi1_small.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:54 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi1_small.v 
# -- Compiling module pi1_small
# 
# Top level modules:
# 	pi1_small
# End time: 18:35:54 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi1_large.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:54 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi1_large.v 
# -- Compiling module pi1_large
# 
# Top level modules:
# 	pi1_large
# End time: 18:35:54 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/interleaver_fsm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:54 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/interleaver_fsm.v 
# -- Compiling module interleaver_fsm
# 
# Top level modules:
# 	interleaver_fsm
# End time: 18:35:54 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/interleaver.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:54 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/interleaver.v 
# -- Compiling module interleaver
# 
# Top level modules:
# 	interleaver
# End time: 18:35:54 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:55 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter2.v 
# -- Compiling module counter2
# 
# Top level modules:
# 	counter2
# End time: 18:35:55 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:55 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter1.v 
# -- Compiling module counter1
# 
# Top level modules:
# 	counter1
# End time: 18:35:55 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter_wrapper2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:55 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter_wrapper2.v 
# -- Compiling module counter_wrapper2
# 
# Top level modules:
# 	counter_wrapper2
# End time: 18:35:55 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter_wrapper1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:55 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter_wrapper1.v 
# -- Compiling module counter_wrapper1
# 
# Top level modules:
# 	counter_wrapper1
# End time: 18:35:55 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/tailBitsGenerator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:55 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/tailBitsGenerator.v 
# -- Compiling module tailBitsGenerator
# 
# Top level modules:
# 	tailBitsGenerator
# End time: 18:35:56 on Apr 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/my_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:56 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/my_counter.v 
# -- Compiling module my_counter
# 
# Top level modules:
# 	my_counter
# End time: 18:35:56 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/fsm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:56 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/fsm.v 
# -- Compiling module fsm
# 
# Top level modules:
# 	fsm
# End time: 18:35:56 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/fifoFSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:56 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/fifoFSM.v 
# -- Compiling module fifoFSM
# 
# Top level modules:
# 	fifoFSM
# End time: 18:35:56 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:56 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 18:35:56 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/encoder_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:56 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/encoder_top.v 
# -- Compiling module encoder_top
# 
# Top level modules:
# 	encoder_top
# End time: 18:35:56 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/encoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:56 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/encoder.v 
# -- Compiling module encoder
# 
# Top level modules:
# 	encoder
# End time: 18:35:56 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/delay.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:57 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/delay.v 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 18:35:57 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:57 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/counter.v 
# -- Compiling module counter_enc
# 
# Top level modules:
# 	counter_enc
# End time: 18:35:57 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/mux_4to1_3wide.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:57 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/mux_4to1_3wide.v 
# -- Compiling module mux_4to1_3wide
# 
# Top level modules:
# 	mux_4to1_3wide
# End time: 18:35:57 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/mux_2to1_3wide.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:57 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/mux_2to1_3wide.v 
# -- Compiling module mux_2to1_3wide
# 
# Top level modules:
# 	mux_2to1_3wide
# End time: 18:35:57 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/counter4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:57 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/counter4.v 
# -- Compiling module counter4
# 
# Top level modules:
# 	counter4
# End time: 18:35:57 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/compare_2bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:57 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/compare_2bit.v 
# -- Compiling module compare_2bit
# 
# Top level modules:
# 	compare_2bit
# End time: 18:35:57 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/shiftreg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:57 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/shiftreg.v 
# -- Compiling module shiftreg
# 
# Top level modules:
# 	shiftreg
# End time: 18:35:57 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/register_8bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:58 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/register_8bits.v 
# -- Compiling module register_8bits
# 
# Top level modules:
# 	register_8bits
# End time: 18:35:58 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/register_2bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:58 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/register_2bits.v 
# -- Compiling module register_2bits
# 
# Top level modules:
# 	register_2bits
# End time: 18:35:58 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/register_1bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:58 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/register_1bit.v 
# -- Compiling module register_1bit
# 
# Top level modules:
# 	register_1bit
# End time: 18:35:58 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/mux_ip.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:58 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/mux_ip.v 
# -- Compiling module mux_ip
# 
# Top level modules:
# 	mux_ip
# End time: 18:35:58 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/itl_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:58 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/itl_fifo.v 
# -- Compiling module itl_fifo
# 
# Top level modules:
# 	itl_fifo
# End time: 18:35:59 on Apr 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/fifo20.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:59 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/fifo20.v 
# -- Compiling module fifo20
# 
# Top level modules:
# 	fifo20
# End time: 18:35:59 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/fifo16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:59 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/fifo16.v 
# -- Compiling module fifo16
# 
# Top level modules:
# 	fifo16
# End time: 18:35:59 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/fifo_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:59 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/fifo_tb.v 
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 18:35:59 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/enc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:59 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/enc_fifo.v 
# -- Compiling module enc_fifo
# 
# Top level modules:
# 	enc_fifo
# End time: 18:35:59 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/counter_16bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:00 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/counter_16bits.v 
# -- Compiling module counter_16bits
# 
# Top level modules:
# 	counter_16bits
# End time: 18:36:00 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/src {E:/Courses/ECE559/coder-stack/cdseg/src/top_module.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:00 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/src" E:/Courses/ECE559/coder-stack/cdseg/src/top_module.v 
# -- Compiling module cb_seg
# 
# Top level modules:
# 	cb_seg
# End time: 18:36:00 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/src {E:/Courses/ECE559/coder-stack/cdseg/src/data_path_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:00 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/src" E:/Courses/ECE559/coder-stack/cdseg/src/data_path_control.v 
# -- Compiling module data_fsm
# 
# Top level modules:
# 	data_fsm
# End time: 18:36:00 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/src {E:/Courses/ECE559/coder-stack/cdseg/src/crc24.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:00 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/src" E:/Courses/ECE559/coder-stack/cdseg/src/crc24.v 
# -- Compiling module crc24
# 
# Top level modules:
# 	crc24
# End time: 18:36:00 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack {E:/Courses/ECE559/coder-stack/coder_stack_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:01 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack" E:/Courses/ECE559/coder-stack/coder_stack_top.v 
# -- Compiling module coder_stack_top
# 
# Top level modules:
# 	coder_stack_top
# End time: 18:36:01 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/src {E:/Courses/ECE559/coder-stack/cdseg/src/CRC_size.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:01 on Apr 01,2020
# vlog -reportprogress 300 -sv -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/src" E:/Courses/ECE559/coder-stack/cdseg/src/CRC_size.sv 
# -- Compiling module cal_size
# -- Compiling module CRC_size
# 
# Top level modules:
# 	CRC_size
# End time: 18:36:01 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/tb {E:/Courses/ECE559/coder-stack/tb/tb_full_sys.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:01 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/tb" E:/Courses/ECE559/coder-stack/tb/tb_full_sys.v 
# -- Compiling module tb_full
# 
# Top level modules:
# 	tb_full
# End time: 18:36:01 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_full
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_full 
# Start time: 18:36:02 on Apr 01,2020
# Loading work.tb_full
# Loading work.coder_stack_top
# Loading work.cb_seg
# Loading work.mux_ip
# Loading lpm_ver.lpm_mux
# Loading work.fifo_tb
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.crc24
# Loading work.shiftreg
# Loading lpm_ver.lpm_shiftreg
# Loading work.itl_fifo
# Loading work.enc_fifo
# Loading work.data_fsm
# Loading work.counter_16bits
# Loading lpm_ver.lpm_counter
# Loading work.register_1bit
# Loading work.register_8bits
# Loading work.register_2bits
# Loading sv_std.std
# Loading work.CRC_size
# Loading work.fifo16
# Loading work.fifo20
# Loading work.cal_size
# Loading work.interleaver
# Loading work.interleaver_fsm
# Loading altera_ver.dff
# Loading altera_ver.prim_gdff
# Loading work.counter_wrapper1
# Loading work.counter1
# Loading work.pi1_small
# Loading altera_mf_ver.altsyncram
# Loading work.pi1_large
# Loading work.counter_wrapper2
# Loading work.counter2
# Loading work.pi2_small
# Loading work.pi2_large
# Loading work.RAM1
# Loading work.RAM2
# Loading work.encoder_top
# Loading work.my_counter
# Loading work.counter_enc
# Loading work.encoder
# Loading work.delay
# Loading work.fifo
# Loading work.fifoFSM
# Loading work.fsm
# Loading work.tailBitsGenerator
# Loading work.counter4
# Loading work.compare_2bit
# Loading lpm_ver.lpm_compare
# Loading work.mux_4to1_3wide
# Loading work.mux_2to1_3wide
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) E:/Courses/ECE559/coder-stack/tb/tb_full_sys.v(11): [PCDPC] - Port size (1) does not match connection size (16) for port 'tb_size_in'. The port definition is at: E:/Courses/ECE559/coder-stack/coder_stack_top.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj File: E:/Courses/ECE559/coder-stack/coder_stack_top.v
# ** Warning: (vsim-3015) E:/Courses/ECE559/coder-stack/coder_stack_top.v(62): [PCDPC] - Port size (16) does not match connection size (1) for port 'tb_size_in'. The port definition is at: E:/Courses/ECE559/coder-stack/cdseg/src/top_module.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_cb_seg File: E:/Courses/ECE559/coder-stack/cdseg/src/top_module.v
# ** Warning: (vsim-3016) E:/Courses/ECE559/coder-stack/int/interleaver.v(60): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM1_inst File: E:/Courses/ECE559/coder-stack/int/RAM1.v
# ** Warning: (vsim-3016) E:/Courses/ECE559/coder-stack/int/RAM1.v(71): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM1_inst/altsyncram_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(47804): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM1_inst/altsyncram_component/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) E:/Courses/ECE559/coder-stack/int/interleaver.v(63): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM2_inst File: E:/Courses/ECE559/coder-stack/int/RAM2.v
# ** Warning: (vsim-3016) E:/Courses/ECE559/coder-stack/int/RAM2.v(71): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM2_inst/altsyncram_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(47804): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM2_inst/altsyncram_component/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3017) E:/Courses/ECE559/coder-stack/coder_stack_top.v(84): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_enc File: E:/Courses/ECE559/coder-stack/enc/encoder_top.v
# ** Warning: (vsim-3722) E:/Courses/ECE559/coder-stack/coder_stack_top.v(84): [TFMPC] - Missing connection for port 'cbs_fifo_rreq'.
# ** Warning: (vsim-3722) E:/Courses/ECE559/coder-stack/coder_stack_top.v(84): [TFMPC] - Missing connection for port 'd_state'.
# ** Warning: (vsim-3722) E:/Courses/ECE559/coder-stack/coder_stack_top.v(84): [TFMPC] - Missing connection for port 'd_ready'.
# ** Warning: (vsim-3015) E:/Courses/ECE559/coder-stack/enc/delay.v(7): [PCDPC] - Port size (13) does not match connection size (1) for port 'usedw'. The port definition is at: E:/Courses/ECE559/coder-stack/enc/fifo.v(48).
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_enc/del/delay_fifo File: E:/Courses/ECE559/coder-stack/enc/fifo.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 us
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "pi1_small.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(263)
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/pi1_small_inst/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read pi1_small.mif.
# ** Warning: (vsim-7) Failed to open readmem file "pi1_small.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/pi1_small_inst/altsyncram_component/m_default/altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "pi1_large.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(263)
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/pi1_large_inst/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read pi1_large.mif.
# ** Warning: (vsim-7) Failed to open readmem file "pi1_large.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/pi1_large_inst/altsyncram_component/m_default/altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "pi2_small.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(263)
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/pi2_small_inst/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read pi2_small.mif.
# ** Warning: (vsim-7) Failed to open readmem file "pi2_small.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/pi2_small_inst/altsyncram_component/m_default/altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "pi2_large.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(263)
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/pi2_large_inst/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read pi2_large.mif.
# ** Warning: (vsim-7) Failed to open readmem file "pi2_large.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/pi2_large_inst/altsyncram_component/m_default/altsyncram_inst
# Warning : Overflow occurred! Fifo output is unknown until the next reset is asserted.
# Time: 2695000  Instance: tb_full.test_obj.my_cb_seg.itl_fifo_inst.scfifo_component
# Warning : Overflow occurred! Fifo output is unknown until the next reset is asserted.
# Time: 2695000  Instance: tb_full.test_obj.my_cb_seg.enc_fifo_inst.scfifo_component
do coder_stack_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/RAM2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:09 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/RAM2.v 
# -- Compiling module RAM2
# 
# Top level modules:
# 	RAM2
# End time: 18:37:10 on Apr 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/RAM1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:10 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/RAM1.v 
# -- Compiling module RAM1
# 
# Top level modules:
# 	RAM1
# End time: 18:37:10 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi2_small.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:10 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi2_small.v 
# -- Compiling module pi2_small
# 
# Top level modules:
# 	pi2_small
# End time: 18:37:10 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi2_large.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:10 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi2_large.v 
# -- Compiling module pi2_large
# 
# Top level modules:
# 	pi2_large
# End time: 18:37:10 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi1_small.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:10 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi1_small.v 
# -- Compiling module pi1_small
# 
# Top level modules:
# 	pi1_small
# End time: 18:37:10 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi1_large.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:10 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi1_large.v 
# -- Compiling module pi1_large
# 
# Top level modules:
# 	pi1_large
# End time: 18:37:10 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/interleaver_fsm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:10 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/interleaver_fsm.v 
# -- Compiling module interleaver_fsm
# 
# Top level modules:
# 	interleaver_fsm
# End time: 18:37:10 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/interleaver.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:10 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/interleaver.v 
# -- Compiling module interleaver
# 
# Top level modules:
# 	interleaver
# End time: 18:37:10 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:11 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter2.v 
# -- Compiling module counter2
# 
# Top level modules:
# 	counter2
# End time: 18:37:11 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:11 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter1.v 
# -- Compiling module counter1
# 
# Top level modules:
# 	counter1
# End time: 18:37:11 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter_wrapper2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:11 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter_wrapper2.v 
# -- Compiling module counter_wrapper2
# 
# Top level modules:
# 	counter_wrapper2
# End time: 18:37:11 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter_wrapper1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:11 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter_wrapper1.v 
# -- Compiling module counter_wrapper1
# 
# Top level modules:
# 	counter_wrapper1
# End time: 18:37:11 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/tailBitsGenerator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:11 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/tailBitsGenerator.v 
# -- Compiling module tailBitsGenerator
# 
# Top level modules:
# 	tailBitsGenerator
# End time: 18:37:12 on Apr 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/my_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:12 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/my_counter.v 
# -- Compiling module my_counter
# 
# Top level modules:
# 	my_counter
# End time: 18:37:12 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/fsm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:12 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/fsm.v 
# -- Compiling module fsm
# 
# Top level modules:
# 	fsm
# End time: 18:37:12 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/fifoFSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:12 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/fifoFSM.v 
# -- Compiling module fifoFSM
# 
# Top level modules:
# 	fifoFSM
# End time: 18:37:12 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:12 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 18:37:12 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/encoder_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:12 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/encoder_top.v 
# -- Compiling module encoder_top
# 
# Top level modules:
# 	encoder_top
# End time: 18:37:13 on Apr 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/encoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:13 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/encoder.v 
# -- Compiling module encoder
# 
# Top level modules:
# 	encoder
# End time: 18:37:13 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/delay.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:13 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/delay.v 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 18:37:13 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:13 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/counter.v 
# -- Compiling module counter_enc
# 
# Top level modules:
# 	counter_enc
# End time: 18:37:13 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/mux_4to1_3wide.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:13 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/mux_4to1_3wide.v 
# -- Compiling module mux_4to1_3wide
# 
# Top level modules:
# 	mux_4to1_3wide
# End time: 18:37:13 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/mux_2to1_3wide.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:13 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/mux_2to1_3wide.v 
# -- Compiling module mux_2to1_3wide
# 
# Top level modules:
# 	mux_2to1_3wide
# End time: 18:37:13 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/counter4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:13 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/counter4.v 
# -- Compiling module counter4
# 
# Top level modules:
# 	counter4
# End time: 18:37:13 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/compare_2bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:13 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/compare_2bit.v 
# -- Compiling module compare_2bit
# 
# Top level modules:
# 	compare_2bit
# End time: 18:37:14 on Apr 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/shiftreg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:14 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/shiftreg.v 
# -- Compiling module shiftreg
# 
# Top level modules:
# 	shiftreg
# End time: 18:37:14 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/register_8bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:14 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/register_8bits.v 
# -- Compiling module register_8bits
# 
# Top level modules:
# 	register_8bits
# End time: 18:37:14 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/register_2bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:14 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/register_2bits.v 
# -- Compiling module register_2bits
# 
# Top level modules:
# 	register_2bits
# End time: 18:37:14 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/register_1bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:14 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/register_1bit.v 
# -- Compiling module register_1bit
# 
# Top level modules:
# 	register_1bit
# End time: 18:37:14 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/mux_ip.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:14 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/mux_ip.v 
# -- Compiling module mux_ip
# 
# Top level modules:
# 	mux_ip
# End time: 18:37:15 on Apr 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/itl_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:15 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/itl_fifo.v 
# -- Compiling module itl_fifo
# 
# Top level modules:
# 	itl_fifo
# End time: 18:37:15 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/fifo20.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:15 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/fifo20.v 
# -- Compiling module fifo20
# 
# Top level modules:
# 	fifo20
# End time: 18:37:15 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/fifo16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:15 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/fifo16.v 
# -- Compiling module fifo16
# 
# Top level modules:
# 	fifo16
# End time: 18:37:15 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/fifo_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:15 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/fifo_tb.v 
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 18:37:15 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/enc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:16 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/enc_fifo.v 
# -- Compiling module enc_fifo
# 
# Top level modules:
# 	enc_fifo
# End time: 18:37:16 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/counter_16bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:16 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/counter_16bits.v 
# -- Compiling module counter_16bits
# 
# Top level modules:
# 	counter_16bits
# End time: 18:37:16 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/src {E:/Courses/ECE559/coder-stack/cdseg/src/top_module.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:16 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/src" E:/Courses/ECE559/coder-stack/cdseg/src/top_module.v 
# -- Compiling module cb_seg
# 
# Top level modules:
# 	cb_seg
# End time: 18:37:16 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/src {E:/Courses/ECE559/coder-stack/cdseg/src/data_path_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:16 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/src" E:/Courses/ECE559/coder-stack/cdseg/src/data_path_control.v 
# -- Compiling module data_fsm
# 
# Top level modules:
# 	data_fsm
# End time: 18:37:16 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/src {E:/Courses/ECE559/coder-stack/cdseg/src/crc24.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:16 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/src" E:/Courses/ECE559/coder-stack/cdseg/src/crc24.v 
# -- Compiling module crc24
# 
# Top level modules:
# 	crc24
# End time: 18:37:16 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack {E:/Courses/ECE559/coder-stack/coder_stack_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:16 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack" E:/Courses/ECE559/coder-stack/coder_stack_top.v 
# -- Compiling module coder_stack_top
# 
# Top level modules:
# 	coder_stack_top
# End time: 18:37:16 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/src {E:/Courses/ECE559/coder-stack/cdseg/src/CRC_size.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:16 on Apr 01,2020
# vlog -reportprogress 300 -sv -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/src" E:/Courses/ECE559/coder-stack/cdseg/src/CRC_size.sv 
# -- Compiling module cal_size
# -- Compiling module CRC_size
# 
# Top level modules:
# 	CRC_size
# End time: 18:37:16 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/tb {E:/Courses/ECE559/coder-stack/tb/tb_full_sys.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:16 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/tb" E:/Courses/ECE559/coder-stack/tb/tb_full_sys.v 
# -- Compiling module tb_full
# 
# Top level modules:
# 	tb_full
# End time: 18:37:17 on Apr 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_full
# End time: 18:37:22 on Apr 01,2020, Elapsed time: 0:01:20
# Errors: 0, Warnings: 21
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_full 
# Start time: 18:37:22 on Apr 01,2020
# Loading work.tb_full
# Loading work.coder_stack_top
# Loading work.cb_seg
# Loading work.mux_ip
# Loading lpm_ver.lpm_mux
# Loading work.fifo_tb
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.crc24
# Loading work.shiftreg
# Loading lpm_ver.lpm_shiftreg
# Loading work.itl_fifo
# Loading work.enc_fifo
# Loading work.data_fsm
# Loading work.counter_16bits
# Loading lpm_ver.lpm_counter
# Loading work.register_1bit
# Loading work.register_8bits
# Loading work.register_2bits
# Loading sv_std.std
# Loading work.CRC_size
# Loading work.fifo16
# Loading work.fifo20
# Loading work.cal_size
# Loading work.interleaver
# Loading work.interleaver_fsm
# Loading altera_ver.dff
# Loading altera_ver.prim_gdff
# Loading work.counter_wrapper1
# Loading work.counter1
# Loading work.pi1_small
# Loading altera_mf_ver.altsyncram
# Loading work.pi1_large
# Loading work.counter_wrapper2
# Loading work.counter2
# Loading work.pi2_small
# Loading work.pi2_large
# Loading work.RAM1
# Loading work.RAM2
# Loading work.encoder_top
# Loading work.my_counter
# Loading work.counter_enc
# Loading work.encoder
# Loading work.delay
# Loading work.fifo
# Loading work.fifoFSM
# Loading work.fsm
# Loading work.tailBitsGenerator
# Loading work.counter4
# Loading work.compare_2bit
# Loading lpm_ver.lpm_compare
# Loading work.mux_4to1_3wide
# Loading work.mux_2to1_3wide
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) E:/Courses/ECE559/coder-stack/tb/tb_full_sys.v(11): [PCDPC] - Port size (1) does not match connection size (16) for port 'tb_size_in'. The port definition is at: E:/Courses/ECE559/coder-stack/coder_stack_top.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj File: E:/Courses/ECE559/coder-stack/coder_stack_top.v
# ** Warning: (vsim-3015) E:/Courses/ECE559/coder-stack/coder_stack_top.v(62): [PCDPC] - Port size (16) does not match connection size (1) for port 'tb_size_in'. The port definition is at: E:/Courses/ECE559/coder-stack/cdseg/src/top_module.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_cb_seg File: E:/Courses/ECE559/coder-stack/cdseg/src/top_module.v
# ** Warning: (vsim-3016) E:/Courses/ECE559/coder-stack/int/interleaver.v(60): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM1_inst File: E:/Courses/ECE559/coder-stack/int/RAM1.v
# ** Warning: (vsim-3016) E:/Courses/ECE559/coder-stack/int/RAM1.v(71): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM1_inst/altsyncram_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(47804): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM1_inst/altsyncram_component/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) E:/Courses/ECE559/coder-stack/int/interleaver.v(63): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM2_inst File: E:/Courses/ECE559/coder-stack/int/RAM2.v
# ** Warning: (vsim-3016) E:/Courses/ECE559/coder-stack/int/RAM2.v(71): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM2_inst/altsyncram_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(47804): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM2_inst/altsyncram_component/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3017) E:/Courses/ECE559/coder-stack/coder_stack_top.v(84): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_enc File: E:/Courses/ECE559/coder-stack/enc/encoder_top.v
# ** Warning: (vsim-3722) E:/Courses/ECE559/coder-stack/coder_stack_top.v(84): [TFMPC] - Missing connection for port 'cbs_fifo_rreq'.
# ** Warning: (vsim-3722) E:/Courses/ECE559/coder-stack/coder_stack_top.v(84): [TFMPC] - Missing connection for port 'd_state'.
# ** Warning: (vsim-3722) E:/Courses/ECE559/coder-stack/coder_stack_top.v(84): [TFMPC] - Missing connection for port 'd_ready'.
# ** Warning: (vsim-3015) E:/Courses/ECE559/coder-stack/enc/delay.v(7): [PCDPC] - Port size (13) does not match connection size (1) for port 'usedw'. The port definition is at: E:/Courses/ECE559/coder-stack/enc/fifo.v(48).
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_enc/del/delay_fifo File: E:/Courses/ECE559/coder-stack/enc/fifo.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 us
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "pi1_small.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(263)
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/pi1_small_inst/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read pi1_small.mif.
# ** Warning: (vsim-7) Failed to open readmem file "pi1_small.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/pi1_small_inst/altsyncram_component/m_default/altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "pi1_large.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(263)
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/pi1_large_inst/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read pi1_large.mif.
# ** Warning: (vsim-7) Failed to open readmem file "pi1_large.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/pi1_large_inst/altsyncram_component/m_default/altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "pi2_small.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(263)
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/pi2_small_inst/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read pi2_small.mif.
# ** Warning: (vsim-7) Failed to open readmem file "pi2_small.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/pi2_small_inst/altsyncram_component/m_default/altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "pi2_large.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(263)
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/pi2_large_inst/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read pi2_large.mif.
# ** Warning: (vsim-7) Failed to open readmem file "pi2_large.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/pi2_large_inst/altsyncram_component/m_default/altsyncram_inst
# Warning : Overflow occurred! Fifo output is unknown until the next reset is asserted.
# Time: 2695000  Instance: tb_full.test_obj.my_cb_seg.itl_fifo_inst.scfifo_component
# Warning : Overflow occurred! Fifo output is unknown until the next reset is asserted.
# Time: 2695000  Instance: tb_full.test_obj.my_cb_seg.enc_fifo_inst.scfifo_component
# Warning : Underflow occurred! Fifo output is unknown until the next reset is asserted.
# Time: 72655000  Instance: tb_full.test_obj.my_cb_seg.data_fifo.scfifo_component
# Error opening E:/Courses/ECE559/coder-stack/simulation/modelsim/[PCDPC] - Port size (13) does not match connection size 
# Path name 'E:/Courses/ECE559/coder-stack/simulation/modelsim/[PCDPC] - Port size (13) does not match connection size ' doesn't exist.
do coder_stack_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "E:/Courses/ECE559/coder-stack/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "E:/Courses/ECE559/coder-stack/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "E:/Courses/ECE559/coder-stack/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/RAM2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:49 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/RAM2.v 
# -- Compiling module RAM2
# 
# Top level modules:
# 	RAM2
# End time: 18:45:49 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/RAM1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:49 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/RAM1.v 
# -- Compiling module RAM1
# 
# Top level modules:
# 	RAM1
# End time: 18:45:49 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi2_small.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:49 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi2_small.v 
# -- Compiling module pi2_small
# 
# Top level modules:
# 	pi2_small
# End time: 18:45:49 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi2_large.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:49 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi2_large.v 
# -- Compiling module pi2_large
# 
# Top level modules:
# 	pi2_large
# End time: 18:45:49 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi1_small.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:49 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi1_small.v 
# -- Compiling module pi1_small
# 
# Top level modules:
# 	pi1_small
# End time: 18:45:49 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi1_large.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:50 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi1_large.v 
# -- Compiling module pi1_large
# 
# Top level modules:
# 	pi1_large
# End time: 18:45:50 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/interleaver_fsm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:50 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/interleaver_fsm.v 
# -- Compiling module interleaver_fsm
# 
# Top level modules:
# 	interleaver_fsm
# End time: 18:45:50 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/interleaver.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:50 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/interleaver.v 
# -- Compiling module interleaver
# 
# Top level modules:
# 	interleaver
# End time: 18:45:50 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:50 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter2.v 
# -- Compiling module counter2
# 
# Top level modules:
# 	counter2
# End time: 18:45:50 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:51 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter1.v 
# -- Compiling module counter1
# 
# Top level modules:
# 	counter1
# End time: 18:45:51 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter_wrapper2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:51 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter_wrapper2.v 
# -- Compiling module counter_wrapper2
# 
# Top level modules:
# 	counter_wrapper2
# End time: 18:45:51 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter_wrapper1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:51 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter_wrapper1.v 
# -- Compiling module counter_wrapper1
# 
# Top level modules:
# 	counter_wrapper1
# End time: 18:45:51 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/tailBitsGenerator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:51 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/tailBitsGenerator.v 
# -- Compiling module tailBitsGenerator
# 
# Top level modules:
# 	tailBitsGenerator
# End time: 18:45:52 on Apr 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/my_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:52 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/my_counter.v 
# -- Compiling module my_counter
# 
# Top level modules:
# 	my_counter
# End time: 18:45:52 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/fsm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:52 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/fsm.v 
# -- Compiling module fsm
# 
# Top level modules:
# 	fsm
# End time: 18:45:52 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/fifoFSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:52 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/fifoFSM.v 
# -- Compiling module fifoFSM
# 
# Top level modules:
# 	fifoFSM
# End time: 18:45:52 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:52 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 18:45:53 on Apr 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/encoder_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:53 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/encoder_top.v 
# -- Compiling module encoder_top
# 
# Top level modules:
# 	encoder_top
# End time: 18:45:53 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/encoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:53 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/encoder.v 
# -- Compiling module encoder
# 
# Top level modules:
# 	encoder
# End time: 18:45:53 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/delay.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:53 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/delay.v 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 18:45:53 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:53 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/counter.v 
# -- Compiling module counter_enc
# 
# Top level modules:
# 	counter_enc
# End time: 18:45:54 on Apr 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/mux_4to1_3wide.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:54 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/mux_4to1_3wide.v 
# -- Compiling module mux_4to1_3wide
# 
# Top level modules:
# 	mux_4to1_3wide
# End time: 18:45:54 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/mux_2to1_3wide.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:54 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/mux_2to1_3wide.v 
# -- Compiling module mux_2to1_3wide
# 
# Top level modules:
# 	mux_2to1_3wide
# End time: 18:45:54 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/counter4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:54 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/counter4.v 
# -- Compiling module counter4
# 
# Top level modules:
# 	counter4
# End time: 18:45:54 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/compare_2bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:54 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/compare_2bit.v 
# -- Compiling module compare_2bit
# 
# Top level modules:
# 	compare_2bit
# End time: 18:45:55 on Apr 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/shiftreg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:55 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/shiftreg.v 
# -- Compiling module shiftreg
# 
# Top level modules:
# 	shiftreg
# End time: 18:45:55 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/register_8bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:55 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/register_8bits.v 
# -- Compiling module register_8bits
# 
# Top level modules:
# 	register_8bits
# End time: 18:45:55 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/register_2bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:55 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/register_2bits.v 
# -- Compiling module register_2bits
# 
# Top level modules:
# 	register_2bits
# End time: 18:45:55 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/register_1bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:55 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/register_1bit.v 
# -- Compiling module register_1bit
# 
# Top level modules:
# 	register_1bit
# End time: 18:45:55 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/mux_ip.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:56 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/mux_ip.v 
# -- Compiling module mux_ip
# 
# Top level modules:
# 	mux_ip
# End time: 18:45:56 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/itl_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:56 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/itl_fifo.v 
# -- Compiling module itl_fifo
# 
# Top level modules:
# 	itl_fifo
# End time: 18:45:56 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/fifo20.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:56 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/fifo20.v 
# -- Compiling module fifo20
# 
# Top level modules:
# 	fifo20
# End time: 18:45:56 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/fifo16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:56 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/fifo16.v 
# -- Compiling module fifo16
# 
# Top level modules:
# 	fifo16
# End time: 18:45:56 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/fifo_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:56 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/fifo_tb.v 
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 18:45:56 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/enc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:56 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/enc_fifo.v 
# -- Compiling module enc_fifo
# 
# Top level modules:
# 	enc_fifo
# End time: 18:45:56 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/counter_16bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:56 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/counter_16bits.v 
# -- Compiling module counter_16bits
# 
# Top level modules:
# 	counter_16bits
# End time: 18:45:56 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/src {E:/Courses/ECE559/coder-stack/cdseg/src/top_module.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:57 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/src" E:/Courses/ECE559/coder-stack/cdseg/src/top_module.v 
# -- Compiling module cb_seg
# 
# Top level modules:
# 	cb_seg
# End time: 18:45:57 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/src {E:/Courses/ECE559/coder-stack/cdseg/src/data_path_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:57 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/src" E:/Courses/ECE559/coder-stack/cdseg/src/data_path_control.v 
# -- Compiling module data_fsm
# 
# Top level modules:
# 	data_fsm
# End time: 18:45:57 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/src {E:/Courses/ECE559/coder-stack/cdseg/src/crc24.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:57 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/src" E:/Courses/ECE559/coder-stack/cdseg/src/crc24.v 
# -- Compiling module crc24
# 
# Top level modules:
# 	crc24
# End time: 18:45:57 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack {E:/Courses/ECE559/coder-stack/coder_stack_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:57 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack" E:/Courses/ECE559/coder-stack/coder_stack_top.v 
# -- Compiling module coder_stack_top
# 
# Top level modules:
# 	coder_stack_top
# End time: 18:45:57 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/src {E:/Courses/ECE559/coder-stack/cdseg/src/CRC_size.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:57 on Apr 01,2020
# vlog -reportprogress 300 -sv -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/src" E:/Courses/ECE559/coder-stack/cdseg/src/CRC_size.sv 
# -- Compiling module cal_size
# -- Compiling module CRC_size
# 
# Top level modules:
# 	CRC_size
# End time: 18:45:57 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/tb {E:/Courses/ECE559/coder-stack/tb/tb_full_sys.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:57 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/tb" E:/Courses/ECE559/coder-stack/tb/tb_full_sys.v 
# -- Compiling module tb_full
# 
# Top level modules:
# 	tb_full
# End time: 18:45:57 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_full
# End time: 18:46:04 on Apr 01,2020, Elapsed time: 0:08:42
# Errors: 1, Warnings: 21
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_full 
# Start time: 18:46:04 on Apr 01,2020
# Loading work.tb_full
# Loading work.coder_stack_top
# Loading work.cb_seg
# Loading work.mux_ip
# Loading lpm_ver.lpm_mux
# Loading work.fifo_tb
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.crc24
# Loading work.shiftreg
# Loading lpm_ver.lpm_shiftreg
# Loading work.itl_fifo
# Loading work.enc_fifo
# Loading work.data_fsm
# Loading work.counter_16bits
# Loading lpm_ver.lpm_counter
# Loading work.register_1bit
# Loading work.register_8bits
# Loading work.register_2bits
# Loading sv_std.std
# Loading work.CRC_size
# Loading work.fifo16
# Loading work.fifo20
# Loading work.cal_size
# Loading work.interleaver
# Loading work.interleaver_fsm
# Loading altera_ver.dff
# Loading altera_ver.prim_gdff
# Loading work.counter_wrapper1
# Loading work.counter1
# Loading work.pi1_small
# Loading altera_mf_ver.altsyncram
# Loading work.pi1_large
# Loading work.counter_wrapper2
# Loading work.counter2
# Loading work.pi2_small
# Loading work.pi2_large
# Loading work.RAM1
# Loading work.RAM2
# Loading work.encoder_top
# Loading work.my_counter
# Loading work.counter_enc
# Loading work.encoder
# Loading work.delay
# Loading work.fifo
# Loading work.fifoFSM
# Loading work.fsm
# Loading work.tailBitsGenerator
# Loading work.counter4
# Loading work.compare_2bit
# Loading lpm_ver.lpm_compare
# Loading work.mux_4to1_3wide
# Loading work.mux_2to1_3wide
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3016) E:/Courses/ECE559/coder-stack/int/interleaver.v(60): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM1_inst File: E:/Courses/ECE559/coder-stack/int/RAM1.v
# ** Warning: (vsim-3016) E:/Courses/ECE559/coder-stack/int/RAM1.v(71): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM1_inst/altsyncram_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(47804): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM1_inst/altsyncram_component/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) E:/Courses/ECE559/coder-stack/int/interleaver.v(64): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM2_inst File: E:/Courses/ECE559/coder-stack/int/RAM2.v
# ** Warning: (vsim-3016) E:/Courses/ECE559/coder-stack/int/RAM2.v(71): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM2_inst/altsyncram_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(47804): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM2_inst/altsyncram_component/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3017) E:/Courses/ECE559/coder-stack/coder_stack_top.v(86): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_enc File: E:/Courses/ECE559/coder-stack/enc/encoder_top.v
# ** Warning: (vsim-3722) E:/Courses/ECE559/coder-stack/coder_stack_top.v(86): [TFMPC] - Missing connection for port 'cbs_fifo_rreq'.
# ** Warning: (vsim-3722) E:/Courses/ECE559/coder-stack/coder_stack_top.v(86): [TFMPC] - Missing connection for port 'd_state'.
# ** Warning: (vsim-3722) E:/Courses/ECE559/coder-stack/coder_stack_top.v(86): [TFMPC] - Missing connection for port 'd_ready'.
# ** Warning: (vsim-3015) E:/Courses/ECE559/coder-stack/enc/delay.v(7): [PCDPC] - Port size (13) does not match connection size (1) for port 'usedw'. The port definition is at: E:/Courses/ECE559/coder-stack/enc/fifo.v(48).
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_enc/del/delay_fifo File: E:/Courses/ECE559/coder-stack/enc/fifo.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 us
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "pi1_small.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(263)
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/pi1_small_inst/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read pi1_small.mif.
# ** Warning: (vsim-7) Failed to open readmem file "pi1_small.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/pi1_small_inst/altsyncram_component/m_default/altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "pi1_large.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(263)
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/pi1_large_inst/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read pi1_large.mif.
# ** Warning: (vsim-7) Failed to open readmem file "pi1_large.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/pi1_large_inst/altsyncram_component/m_default/altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "pi2_small.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(263)
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/pi2_small_inst/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read pi2_small.mif.
# ** Warning: (vsim-7) Failed to open readmem file "pi2_small.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/pi2_small_inst/altsyncram_component/m_default/altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "pi2_large.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(263)
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/pi2_large_inst/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read pi2_large.mif.
# ** Warning: (vsim-7) Failed to open readmem file "pi2_large.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/pi2_large_inst/altsyncram_component/m_default/altsyncram_inst
# Warning : Overflow occurred! Fifo output is unknown until the next reset is asserted.
# Time: 2695000  Instance: tb_full.test_obj.my_cb_seg.itl_fifo_inst.scfifo_component
# Warning : Overflow occurred! Fifo output is unknown until the next reset is asserted.
# Time: 2695000  Instance: tb_full.test_obj.my_cb_seg.enc_fifo_inst.scfifo_component
# Warning : Underflow occurred! Fifo output is unknown until the next reset is asserted.
# Time: 78665000  Instance: tb_full.test_obj.my_cb_seg.data_fifo.scfifo_component
do coder_stack_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "E:/Courses/ECE559/coder-stack/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "E:/Courses/ECE559/coder-stack/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "E:/Courses/ECE559/coder-stack/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/RAM2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:21 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/RAM2.v 
# -- Compiling module RAM2
# 
# Top level modules:
# 	RAM2
# End time: 18:47:21 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/RAM1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:21 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/RAM1.v 
# -- Compiling module RAM1
# 
# Top level modules:
# 	RAM1
# End time: 18:47:21 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi2_small.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:21 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi2_small.v 
# -- Compiling module pi2_small
# 
# Top level modules:
# 	pi2_small
# End time: 18:47:21 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi2_large.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:21 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi2_large.v 
# -- Compiling module pi2_large
# 
# Top level modules:
# 	pi2_large
# End time: 18:47:21 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi1_small.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:22 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi1_small.v 
# -- Compiling module pi1_small
# 
# Top level modules:
# 	pi1_small
# End time: 18:47:22 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi1_large.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:22 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi1_large.v 
# -- Compiling module pi1_large
# 
# Top level modules:
# 	pi1_large
# End time: 18:47:22 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/interleaver_fsm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:22 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/interleaver_fsm.v 
# -- Compiling module interleaver_fsm
# 
# Top level modules:
# 	interleaver_fsm
# End time: 18:47:22 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/interleaver.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:22 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/interleaver.v 
# -- Compiling module interleaver
# 
# Top level modules:
# 	interleaver
# End time: 18:47:22 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:22 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter2.v 
# -- Compiling module counter2
# 
# Top level modules:
# 	counter2
# End time: 18:47:22 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:22 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter1.v 
# -- Compiling module counter1
# 
# Top level modules:
# 	counter1
# End time: 18:47:22 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter_wrapper2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:22 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter_wrapper2.v 
# -- Compiling module counter_wrapper2
# 
# Top level modules:
# 	counter_wrapper2
# End time: 18:47:22 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter_wrapper1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:23 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter_wrapper1.v 
# -- Compiling module counter_wrapper1
# 
# Top level modules:
# 	counter_wrapper1
# End time: 18:47:23 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/tailBitsGenerator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:23 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/tailBitsGenerator.v 
# -- Compiling module tailBitsGenerator
# 
# Top level modules:
# 	tailBitsGenerator
# End time: 18:47:23 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/my_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:23 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/my_counter.v 
# -- Compiling module my_counter
# 
# Top level modules:
# 	my_counter
# End time: 18:47:23 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/fsm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:23 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/fsm.v 
# -- Compiling module fsm
# 
# Top level modules:
# 	fsm
# End time: 18:47:23 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/fifoFSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:23 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/fifoFSM.v 
# -- Compiling module fifoFSM
# 
# Top level modules:
# 	fifoFSM
# End time: 18:47:24 on Apr 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:24 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 18:47:24 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/encoder_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:24 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/encoder_top.v 
# -- Compiling module encoder_top
# 
# Top level modules:
# 	encoder_top
# End time: 18:47:24 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/encoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:24 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/encoder.v 
# -- Compiling module encoder
# 
# Top level modules:
# 	encoder
# End time: 18:47:24 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/delay.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:24 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/delay.v 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 18:47:24 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:25 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/counter.v 
# -- Compiling module counter_enc
# 
# Top level modules:
# 	counter_enc
# End time: 18:47:25 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/mux_4to1_3wide.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:25 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/mux_4to1_3wide.v 
# -- Compiling module mux_4to1_3wide
# 
# Top level modules:
# 	mux_4to1_3wide
# End time: 18:47:25 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/mux_2to1_3wide.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:25 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/mux_2to1_3wide.v 
# -- Compiling module mux_2to1_3wide
# 
# Top level modules:
# 	mux_2to1_3wide
# End time: 18:47:25 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/counter4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:25 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/counter4.v 
# -- Compiling module counter4
# 
# Top level modules:
# 	counter4
# End time: 18:47:25 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/compare_2bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:26 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/compare_2bit.v 
# -- Compiling module compare_2bit
# 
# Top level modules:
# 	compare_2bit
# End time: 18:47:26 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/shiftreg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:26 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/shiftreg.v 
# -- Compiling module shiftreg
# 
# Top level modules:
# 	shiftreg
# End time: 18:47:26 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/register_8bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:26 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/register_8bits.v 
# -- Compiling module register_8bits
# 
# Top level modules:
# 	register_8bits
# End time: 18:47:26 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/register_2bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:26 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/register_2bits.v 
# -- Compiling module register_2bits
# 
# Top level modules:
# 	register_2bits
# End time: 18:47:26 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/register_1bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:27 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/register_1bit.v 
# -- Compiling module register_1bit
# 
# Top level modules:
# 	register_1bit
# End time: 18:47:27 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/mux_ip.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:27 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/mux_ip.v 
# -- Compiling module mux_ip
# 
# Top level modules:
# 	mux_ip
# End time: 18:47:27 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/itl_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:27 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/itl_fifo.v 
# -- Compiling module itl_fifo
# 
# Top level modules:
# 	itl_fifo
# End time: 18:47:27 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/fifo20.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:27 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/fifo20.v 
# -- Compiling module fifo20
# 
# Top level modules:
# 	fifo20
# End time: 18:47:27 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/fifo16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:27 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/fifo16.v 
# -- Compiling module fifo16
# 
# Top level modules:
# 	fifo16
# End time: 18:47:28 on Apr 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/fifo_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:28 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/fifo_tb.v 
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 18:47:28 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/enc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:28 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/enc_fifo.v 
# -- Compiling module enc_fifo
# 
# Top level modules:
# 	enc_fifo
# End time: 18:47:28 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/counter_16bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:28 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/counter_16bits.v 
# -- Compiling module counter_16bits
# 
# Top level modules:
# 	counter_16bits
# End time: 18:47:28 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/src {E:/Courses/ECE559/coder-stack/cdseg/src/top_module.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:28 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/src" E:/Courses/ECE559/coder-stack/cdseg/src/top_module.v 
# -- Compiling module cb_seg
# 
# Top level modules:
# 	cb_seg
# End time: 18:47:28 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/src {E:/Courses/ECE559/coder-stack/cdseg/src/data_path_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:29 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/src" E:/Courses/ECE559/coder-stack/cdseg/src/data_path_control.v 
# -- Compiling module data_fsm
# 
# Top level modules:
# 	data_fsm
# End time: 18:47:29 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/src {E:/Courses/ECE559/coder-stack/cdseg/src/crc24.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:29 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/src" E:/Courses/ECE559/coder-stack/cdseg/src/crc24.v 
# -- Compiling module crc24
# 
# Top level modules:
# 	crc24
# End time: 18:47:29 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack {E:/Courses/ECE559/coder-stack/coder_stack_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:29 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack" E:/Courses/ECE559/coder-stack/coder_stack_top.v 
# -- Compiling module coder_stack_top
# 
# Top level modules:
# 	coder_stack_top
# End time: 18:47:29 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/src {E:/Courses/ECE559/coder-stack/cdseg/src/CRC_size.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:29 on Apr 01,2020
# vlog -reportprogress 300 -sv -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/src" E:/Courses/ECE559/coder-stack/cdseg/src/CRC_size.sv 
# -- Compiling module cal_size
# -- Compiling module CRC_size
# 
# Top level modules:
# 	CRC_size
# End time: 18:47:29 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/tb {E:/Courses/ECE559/coder-stack/tb/tb_full_sys.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:30 on Apr 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/tb" E:/Courses/ECE559/coder-stack/tb/tb_full_sys.v 
# -- Compiling module tb_full
# 
# Top level modules:
# 	tb_full
# End time: 18:47:30 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_full
# End time: 18:47:35 on Apr 01,2020, Elapsed time: 0:01:31
# Errors: 0, Warnings: 19
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_full 
# Start time: 18:47:35 on Apr 01,2020
# Loading work.tb_full
# Loading work.coder_stack_top
# Loading work.cb_seg
# Loading work.mux_ip
# Loading lpm_ver.lpm_mux
# Loading work.fifo_tb
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.crc24
# Loading work.shiftreg
# Loading lpm_ver.lpm_shiftreg
# Loading work.itl_fifo
# Loading work.enc_fifo
# Loading work.data_fsm
# Loading work.counter_16bits
# Loading lpm_ver.lpm_counter
# Loading work.register_1bit
# Loading work.register_8bits
# Loading work.register_2bits
# Loading sv_std.std
# Loading work.CRC_size
# Loading work.fifo16
# Loading work.fifo20
# Loading work.cal_size
# Loading work.interleaver
# Loading work.interleaver_fsm
# Loading altera_ver.dff
# Loading altera_ver.prim_gdff
# Loading work.counter_wrapper1
# Loading work.counter1
# Loading work.pi1_small
# Loading altera_mf_ver.altsyncram
# Loading work.pi1_large
# Loading work.counter_wrapper2
# Loading work.counter2
# Loading work.pi2_small
# Loading work.pi2_large
# Loading work.RAM1
# Loading work.RAM2
# Loading work.encoder_top
# Loading work.my_counter
# Loading work.counter_enc
# Loading work.encoder
# Loading work.delay
# Loading work.fifo
# Loading work.fifoFSM
# Loading work.fsm
# Loading work.tailBitsGenerator
# Loading work.counter4
# Loading work.compare_2bit
# Loading lpm_ver.lpm_compare
# Loading work.mux_4to1_3wide
# Loading work.mux_2to1_3wide
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3016) E:/Courses/ECE559/coder-stack/int/interleaver.v(60): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM1_inst File: E:/Courses/ECE559/coder-stack/int/RAM1.v
# ** Warning: (vsim-3016) E:/Courses/ECE559/coder-stack/int/RAM1.v(71): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM1_inst/altsyncram_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(47804): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM1_inst/altsyncram_component/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) E:/Courses/ECE559/coder-stack/int/interleaver.v(64): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM2_inst File: E:/Courses/ECE559/coder-stack/int/RAM2.v
# ** Warning: (vsim-3016) E:/Courses/ECE559/coder-stack/int/RAM2.v(71): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM2_inst/altsyncram_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(47804): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM2_inst/altsyncram_component/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3017) E:/Courses/ECE559/coder-stack/coder_stack_top.v(86): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_enc File: E:/Courses/ECE559/coder-stack/enc/encoder_top.v
# ** Warning: (vsim-3722) E:/Courses/ECE559/coder-stack/coder_stack_top.v(86): [TFMPC] - Missing connection for port 'cbs_fifo_rreq'.
# ** Warning: (vsim-3722) E:/Courses/ECE559/coder-stack/coder_stack_top.v(86): [TFMPC] - Missing connection for port 'd_state'.
# ** Warning: (vsim-3722) E:/Courses/ECE559/coder-stack/coder_stack_top.v(86): [TFMPC] - Missing connection for port 'd_ready'.
# ** Warning: (vsim-3015) E:/Courses/ECE559/coder-stack/enc/delay.v(7): [PCDPC] - Port size (13) does not match connection size (1) for port 'usedw'. The port definition is at: E:/Courses/ECE559/coder-stack/enc/fifo.v(48).
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_enc/del/delay_fifo File: E:/Courses/ECE559/coder-stack/enc/fifo.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 us
# Warning : Overflow occurred! Fifo output is unknown until the next reset is asserted.
# Time: 2695000  Instance: tb_full.test_obj.my_cb_seg.itl_fifo_inst.scfifo_component
# Warning : Overflow occurred! Fifo output is unknown until the next reset is asserted.
# Time: 2695000  Instance: tb_full.test_obj.my_cb_seg.enc_fifo_inst.scfifo_component
# Warning : Underflow occurred! Fifo output is unknown until the next reset is asserted.
# Time: 78665000  Instance: tb_full.test_obj.my_cb_seg.data_fifo.scfifo_component
add wave -position 6  sim:/tb_full/test_obj/my_cb_seg/start
add wave -position 7  sim:/tb_full/test_obj/my_cb_seg/crc
add wave -position 8  sim:/tb_full/test_obj/my_cb_seg/filling
add wave -position 9  sim:/tb_full/test_obj/my_cb_seg/cb_data
add wave -position 10  sim:/tb_full/test_obj/my_cb_seg/cb_size
restart
# ** Warning: (vsim-3016) E:/Courses/ECE559/coder-stack/int/interleaver.v(60): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM1_inst File: E:/Courses/ECE559/coder-stack/int/RAM1.v
# ** Warning: (vsim-3016) E:/Courses/ECE559/coder-stack/int/RAM1.v(71): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM1_inst/altsyncram_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(47804): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM1_inst/altsyncram_component/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) E:/Courses/ECE559/coder-stack/int/interleaver.v(64): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM2_inst File: E:/Courses/ECE559/coder-stack/int/RAM2.v
# ** Warning: (vsim-3016) E:/Courses/ECE559/coder-stack/int/RAM2.v(71): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM2_inst/altsyncram_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(47804): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM2_inst/altsyncram_component/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3017) E:/Courses/ECE559/coder-stack/coder_stack_top.v(86): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_enc File: E:/Courses/ECE559/coder-stack/enc/encoder_top.v
# ** Warning: (vsim-3722) E:/Courses/ECE559/coder-stack/coder_stack_top.v(86): [TFMPC] - Missing connection for port 'cbs_fifo_rreq'.
# ** Warning: (vsim-3722) E:/Courses/ECE559/coder-stack/coder_stack_top.v(86): [TFMPC] - Missing connection for port 'd_state'.
# ** Warning: (vsim-3722) E:/Courses/ECE559/coder-stack/coder_stack_top.v(86): [TFMPC] - Missing connection for port 'd_ready'.
# ** Warning: (vsim-3015) E:/Courses/ECE559/coder-stack/enc/delay.v(7): [PCDPC] - Port size (13) does not match connection size (1) for port 'usedw'. The port definition is at: E:/Courses/ECE559/coder-stack/enc/fifo.v(48).
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_enc/del/delay_fifo File: E:/Courses/ECE559/coder-stack/enc/fifo.v
run
run
# Warning : Overflow occurred! Fifo output is unknown until the next reset is asserted.
# Time: 2695000  Instance: tb_full.test_obj.my_cb_seg.itl_fifo_inst.scfifo_component
# Warning : Overflow occurred! Fifo output is unknown until the next reset is asserted.
# Time: 2695000  Instance: tb_full.test_obj.my_cb_seg.enc_fifo_inst.scfifo_component
# Warning : Underflow occurred! Fifo output is unknown until the next reset is asserted.
# Time: 78665000  Instance: tb_full.test_obj.my_cb_seg.data_fifo.scfifo_component
add wave -position 11  sim:/tb_full/test_obj/my_cb_seg/q_enc_fifo
add wave -position 12  sim:/tb_full/test_obj/my_cb_seg/q_itl_fifo
restart
# ** Warning: (vsim-3016) E:/Courses/ECE559/coder-stack/int/interleaver.v(60): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM1_inst File: E:/Courses/ECE559/coder-stack/int/RAM1.v
# ** Warning: (vsim-3016) E:/Courses/ECE559/coder-stack/int/RAM1.v(71): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM1_inst/altsyncram_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(47804): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM1_inst/altsyncram_component/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) E:/Courses/ECE559/coder-stack/int/interleaver.v(64): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM2_inst File: E:/Courses/ECE559/coder-stack/int/RAM2.v
# ** Warning: (vsim-3016) E:/Courses/ECE559/coder-stack/int/RAM2.v(71): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM2_inst/altsyncram_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(47804): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM2_inst/altsyncram_component/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3017) E:/Courses/ECE559/coder-stack/coder_stack_top.v(86): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_enc File: E:/Courses/ECE559/coder-stack/enc/encoder_top.v
# ** Warning: (vsim-3722) E:/Courses/ECE559/coder-stack/coder_stack_top.v(86): [TFMPC] - Missing connection for port 'cbs_fifo_rreq'.
# ** Warning: (vsim-3722) E:/Courses/ECE559/coder-stack/coder_stack_top.v(86): [TFMPC] - Missing connection for port 'd_state'.
# ** Warning: (vsim-3722) E:/Courses/ECE559/coder-stack/coder_stack_top.v(86): [TFMPC] - Missing connection for port 'd_ready'.
# ** Warning: (vsim-3015) E:/Courses/ECE559/coder-stack/enc/delay.v(7): [PCDPC] - Port size (13) does not match connection size (1) for port 'usedw'. The port definition is at: E:/Courses/ECE559/coder-stack/enc/fifo.v(48).
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_enc/del/delay_fifo File: E:/Courses/ECE559/coder-stack/enc/fifo.v
run
# Warning : Overflow occurred! Fifo output is unknown until the next reset is asserted.
# Time: 2695000  Instance: tb_full.test_obj.my_cb_seg.itl_fifo_inst.scfifo_component
# Warning : Overflow occurred! Fifo output is unknown until the next reset is asserted.
# Time: 2695000  Instance: tb_full.test_obj.my_cb_seg.enc_fifo_inst.scfifo_component
# Warning : Underflow occurred! Fifo output is unknown until the next reset is asserted.
# Time: 78665000  Instance: tb_full.test_obj.my_cb_seg.data_fifo.scfifo_component
add wave -position 12  sim:/tb_full/test_obj/my_cb_seg/rreq_enc_fifo
add wave -position 14  sim:/tb_full/test_obj/my_cb_seg/rreq_itl_fifo
restart
# ** Warning: (vsim-3016) E:/Courses/ECE559/coder-stack/int/interleaver.v(60): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM1_inst File: E:/Courses/ECE559/coder-stack/int/RAM1.v
# ** Warning: (vsim-3016) E:/Courses/ECE559/coder-stack/int/RAM1.v(71): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM1_inst/altsyncram_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(47804): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM1_inst/altsyncram_component/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) E:/Courses/ECE559/coder-stack/int/interleaver.v(64): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM2_inst File: E:/Courses/ECE559/coder-stack/int/RAM2.v
# ** Warning: (vsim-3016) E:/Courses/ECE559/coder-stack/int/RAM2.v(71): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM2_inst/altsyncram_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(47804): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM2_inst/altsyncram_component/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3017) E:/Courses/ECE559/coder-stack/coder_stack_top.v(86): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_enc File: E:/Courses/ECE559/coder-stack/enc/encoder_top.v
# ** Warning: (vsim-3722) E:/Courses/ECE559/coder-stack/coder_stack_top.v(86): [TFMPC] - Missing connection for port 'cbs_fifo_rreq'.
# ** Warning: (vsim-3722) E:/Courses/ECE559/coder-stack/coder_stack_top.v(86): [TFMPC] - Missing connection for port 'd_state'.
# ** Warning: (vsim-3722) E:/Courses/ECE559/coder-stack/coder_stack_top.v(86): [TFMPC] - Missing connection for port 'd_ready'.
# ** Warning: (vsim-3015) E:/Courses/ECE559/coder-stack/enc/delay.v(7): [PCDPC] - Port size (13) does not match connection size (1) for port 'usedw'. The port definition is at: E:/Courses/ECE559/coder-stack/enc/fifo.v(48).
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_enc/del/delay_fifo File: E:/Courses/ECE559/coder-stack/enc/fifo.v
run
# Warning : Overflow occurred! Fifo output is unknown until the next reset is asserted.
# Time: 2695000  Instance: tb_full.test_obj.my_cb_seg.itl_fifo_inst.scfifo_component
# Warning : Overflow occurred! Fifo output is unknown until the next reset is asserted.
# Time: 2695000  Instance: tb_full.test_obj.my_cb_seg.enc_fifo_inst.scfifo_component
# Warning : Underflow occurred! Fifo output is unknown until the next reset is asserted.
# Time: 78665000  Instance: tb_full.test_obj.my_cb_seg.data_fifo.scfifo_component
add wave -position 15  sim:/tb_full/test_obj/my_cb_seg/empty_itl_fifo
add wave -position 13  sim:/tb_full/test_obj/my_cb_seg/empty_enc_fifo
restart
# ** Warning: (vsim-3016) E:/Courses/ECE559/coder-stack/int/interleaver.v(60): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM1_inst File: E:/Courses/ECE559/coder-stack/int/RAM1.v
# ** Warning: (vsim-3016) E:/Courses/ECE559/coder-stack/int/RAM1.v(71): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM1_inst/altsyncram_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(47804): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM1_inst/altsyncram_component/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) E:/Courses/ECE559/coder-stack/int/interleaver.v(64): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM2_inst File: E:/Courses/ECE559/coder-stack/int/RAM2.v
# ** Warning: (vsim-3016) E:/Courses/ECE559/coder-stack/int/RAM2.v(71): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM2_inst/altsyncram_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(47804): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_int/RAM2_inst/altsyncram_component/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3017) E:/Courses/ECE559/coder-stack/coder_stack_top.v(86): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_enc File: E:/Courses/ECE559/coder-stack/enc/encoder_top.v
# ** Warning: (vsim-3722) E:/Courses/ECE559/coder-stack/coder_stack_top.v(86): [TFMPC] - Missing connection for port 'cbs_fifo_rreq'.
# ** Warning: (vsim-3722) E:/Courses/ECE559/coder-stack/coder_stack_top.v(86): [TFMPC] - Missing connection for port 'd_state'.
# ** Warning: (vsim-3722) E:/Courses/ECE559/coder-stack/coder_stack_top.v(86): [TFMPC] - Missing connection for port 'd_ready'.
# ** Warning: (vsim-3015) E:/Courses/ECE559/coder-stack/enc/delay.v(7): [PCDPC] - Port size (13) does not match connection size (1) for port 'usedw'. The port definition is at: E:/Courses/ECE559/coder-stack/enc/fifo.v(48).
#    Time: 0 ps  Iteration: 0  Instance: /tb_full/test_obj/my_enc/del/delay_fifo File: E:/Courses/ECE559/coder-stack/enc/fifo.v
run
# Warning : Overflow occurred! Fifo output is unknown until the next reset is asserted.
# Time: 2695000  Instance: tb_full.test_obj.my_cb_seg.itl_fifo_inst.scfifo_component
# Warning : Overflow occurred! Fifo output is unknown until the next reset is asserted.
# Time: 2695000  Instance: tb_full.test_obj.my_cb_seg.enc_fifo_inst.scfifo_component
# Warning : Underflow occurred! Fifo output is unknown until the next reset is asserted.
# Time: 78665000  Instance: tb_full.test_obj.my_cb_seg.data_fifo.scfifo_component
# End time: 18:53:28 on Apr 01,2020, Elapsed time: 0:05:53
# Errors: 0, Warnings: 55
