
Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
Options:	
Date:		Fri Dec 23 01:05:12 2022
Host:		vlsicad9 (x86_64 w/Linux 3.10.0-957.21.3.el7.x86_64) (4cores*16cpus*Intel(R) Xeon(R) CPU E5520 @ 2.27GHz 8192KB)
OS:		CentOS Linux release 7.6.1810 (Core) 

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
Change the soft stacksize limit to 0.2%RAM (47 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set init_design_uniquify 1
<CMD> set init_no_new_assigns 1
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set eco_post_client_restore_command {update_timing ; write_eco_opt_db ;}
<CMD> set enc_enable_print_mode_command_reset_options 1
<CMD> set init_design_uniquify 1
<CMD> set init_gnd_net GND
<CMD> set init_lef_file {/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/header6_V55_20ka_cic.lef /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_generic_core.lef /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_t33_generic_io.lef  ../sim/SRAM/SRAM.lef ../sim/data_array/data_array.lef ../sim/tag_array/tag_array.lef /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef}
<CMD> set init_mmmc_file ../script/MMMC.view
<CMD> set init_pwr_net VCC
<CMD> set init_remove_assigns 1
<CMD> set init_top_cell top
<CMD> set init_verilog ../syn/top_syn.v
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set soft_stack_size_limit 192
<CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
<CMD> init_design
#% Begin Load MMMC data ... (date=12/23 01:06:25, mem=549.3M)
#% End Load MMMC data ... (date=12/23 01:06:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=549.4M, current mem=549.4M)
RC

Loading LEF file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/header6_V55_20ka_cic.lef ...
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/header6_V55_20ka_cic.lef at line 1290.

Loading LEF file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_generic_core.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_generic_core.lef at line 1.
Set DBUPerIGU to M2 pitch 620.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_generic_core.lef at line 40071.

Loading LEF file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_t33_generic_io.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_t33_generic_io.lef at line 1.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_t33_generic_io.lef at line 2034.

Loading LEF file ../sim/SRAM/SRAM.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../sim/SRAM/SRAM.lef at line 37.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9157.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9171.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9185.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9199.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9213.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9227.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9241.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9255.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9269.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9283.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9297.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9311.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9325.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9339.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9353.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9367.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9381.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9395.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9409.
**ERROR: (IMPLF-40):	Macro 'SRAM' references a site 'core' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.

Loading LEF file ../sim/data_array/data_array.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../sim/data_array/data_array.lef at line 37.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4117.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4131.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4145.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4159.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4173.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4187.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4201.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4215.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4229.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4243.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4257.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4271.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4285.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4299.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4313.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4327.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4341.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4355.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4369.
**ERROR: (IMPLF-40):	Macro 'data_array' references a site 'core' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.

Loading LEF file ../sim/tag_array/tag_array.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../sim/tag_array/tag_array.lef at line 37.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1327.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1341.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1355.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1369.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1383.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1397.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1411.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1425.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1439.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1453.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1467.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1481.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1495.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1509.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1523.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1537.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1551.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1565.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1579.
**ERROR: (IMPLF-40):	Macro 'tag_array' references a site 'core' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.

Loading LEF file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef ...
**WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef at line 16493.
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef at line 16493.
**WARN: (IMPLF-61):	382 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-61' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Fri Dec 23 01:06:25 2022
viaInitial ends at Fri Dec 23 01:06:25 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from ../script/MMMC.view
Reading lib_max timing library '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ss1p62v125c.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ss1p62v125c.lib)
Read 382 cells in library 'fsa0m_a_generic_core_ss1p62v125c' 
Reading lib_max timing library '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2008Q3v1.2/T33_GENERIC_IO/FrontEnd/synopsys/fsa0m_a_t33_generic_io_ss1p62v125c.lib' ...
Read 6 cells in library 'fsa0m_a_t33_generic_io_ss1p62v125c' 
Reading lib_max timing library '/home/user2/Vsd22/Vsd22113/Desktop/HW4_4/sim/SRAM/SRAM_WC.lib' ...
Read 1 cells in library 'SRAM_WC' 
Reading lib_max timing library '/home/user2/Vsd22/Vsd22113/Desktop/HW4_4/sim/data_array/data_array_WC.lib' ...
Read 1 cells in library 'data_array_WC' 
Reading lib_max timing library '/home/user2/Vsd22/Vsd22113/Desktop/HW4_4/sim/tag_array/tag_array_WC.lib' ...
Read 1 cells in library 'tag_array_WC' 
Reading lib_min timing library '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ff1p98vm40c.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ff1p98vm40c.lib)
Read 382 cells in library 'fsa0m_a_generic_core_ff1p98vm40c' 
Reading lib_min timing library '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2008Q3v1.2/T33_GENERIC_IO/FrontEnd/synopsys/fsa0m_a_t33_generic_io_ff1p98vm40c.lib' ...
Read 6 cells in library 'fsa0m_a_t33_generic_io_ff1p98vm40c' 
Reading lib_min timing library '/home/user2/Vsd22/Vsd22113/Desktop/HW4_4/sim/SRAM/SRAM_BC.lib' ...
Read 1 cells in library 'SRAM_BC' 
Reading lib_min timing library '/home/user2/Vsd22/Vsd22113/Desktop/HW4_4/sim/data_array/data_array_BC.lib' ...
Read 1 cells in library 'data_array_BC' 
Reading lib_min timing library '/home/user2/Vsd22/Vsd22113/Desktop/HW4_4/sim/tag_array/tag_array_BC.lib' ...
Read 1 cells in library 'tag_array_BC' 
*** End library_loading (cpu=0.07min, real=0.07min, mem=19.9M, fe_cpu=0.64min, fe_real=1.28min, fe_mem=821.8M) ***
#% Begin Load netlist data ... (date=12/23 01:06:29, mem=574.4M)
*** Begin netlist parsing (mem=821.8M) ***
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4T' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4T' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4S' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4S' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4P' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4P' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3T' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3T' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3S' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3S' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3P' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3P' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HT' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HT' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HS' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HS' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 391 new cells from 10 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../syn/top_syn.v'

*** Memory Usage v#1 (Current mem = 828.781M, initial mem = 268.250M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:01.0, mem=828.8M) ***
#% End Load netlist data ... (date=12/23 01:06:30, total cpu=0:00:00.4, real=0:00:01.0, peak res=595.5M, current mem=595.5M)
Set top cell to top.
Hooked 782 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell top ...
*** Netlist is unique.
** info: there are 876 modules.
** info: there are 23739 stdCell insts.
** info: there are 6 macros.

*** Memory Usage v#1 (Current mem = 887.707M, initial mem = 268.250M) ***
**WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/u18_Faraday.CapTbl ...
Cap table was created using Encounter 13.13-s017_1.
Process name: MIXED_MODE_RFCMOS18_1P6M_MMC_TOP_METAL20_6K.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: AV_max
    RC-Corner Name        : RC
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/u18_Faraday.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: AV_typ
    RC-Corner Name        : RC
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/u18_Faraday.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: AV_min
    RC-Corner Name        : RC
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/u18_Faraday.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading lib_typ timing library '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_tt1p8v25c.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_tt1p8v25c.lib)
Read 382 cells in library 'fsa0m_a_generic_core_tt1p8v25c' 
Reading lib_typ timing library '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2008Q3v1.2/T33_GENERIC_IO/FrontEnd/synopsys/fsa0m_a_t33_generic_io_tt1p8v25c.lib' ...
Read 6 cells in library 'fsa0m_a_t33_generic_io_tt1p8v25c' 
Reading lib_typ timing library '/home/user2/Vsd22/Vsd22113/Desktop/HW4_4/sim/SRAM/SRAM_TC.lib' ...
Read 1 cells in library 'SRAM_TC' 
Reading lib_typ timing library '/home/user2/Vsd22/Vsd22113/Desktop/HW4_4/sim/data_array/data_array_TC.lib' ...
Read 1 cells in library 'data_array_TC' 
Reading lib_typ timing library '/home/user2/Vsd22/Vsd22113/Desktop/HW4_4/sim/tag_array/tag_array_TC.lib' ...
Read 1 cells in library 'tag_array_TC' 
Reading timing constraints file '../script/APR.sdc' ...
Current (total cpu=0:00:42.9, real=0:01:22, peak res=844.6M, current mem=844.6M)
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../script/APR.sdc, Line 18).

INFO (CTE): Reading of timing constraints file ../script/APR.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=863.0M, current mem=863.0M)
Current (total cpu=0:00:43.1, real=0:01:22, peak res=863.0M, current mem=863.0M)
Total number of combinational cells: 290
Total number of sequential cells: 79
Total number of tristate cells: 13
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF1 BUF12CK BUF1S BUF1CK BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK
Total number of usable buffers: 14
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV1 INV12 INV12CK INV1CK INV1S INV2 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK
Total number of usable inverters: 15
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DELA DELC DELB
Total number of identified usable delay cells: 3
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPLF-40             3  Macro '%s' references a site '%s' that h...
WARNING   IMPLF-58           382  MACRO '%s' has been found in the databas...
WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-119            6  LAYER '%s' has been found in the databas...
WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
WARNING   IMPVL-159          770  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPCTE-290           8  Could not locate cell %s in any library ...
WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
WARNING   TECHLIB-302          3  No function defined for cell '%s'. The c...
*** Message Summary: 1180 warning(s), 3 error(s)

<CMD> saveIoFile -byOrder -temp ../pr/top.io
** Writing IO pins constraint template file, all existing constraints are ignored.
Dumping FTerm of cell top to file
<CMD> loadIoFile ../pr/top.io
Reading IO assignment file "../pr/top.io" ...
<CMD> remove_assigns
<CMD> setDesignMode -process 180
##  Process: 180           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> clearGlobalNets
<CMD> globalNetConnect VCC -type pgpin -pin VCC -instanceBasename *
<CMD> globalNetConnect GND -type pgpin -pin GND -instanceBasename *
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core_5040 -r 1 0.7 35 35 35 35
**WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> ::mp::clearAllSeed
<CMD> setPlanDesignMode -effort high -incremental false -boundaryPlace true -fixPlacedMacros false -noColorize false
<CMD> planDesign
**WARN: (IMPAFP-9024):	planDesign is obsolete. This command will be removed from the next release.
Deleted 0 physical inst  (cell - / prefix -).
***** New seed flow = 1. *****  
Auto Seed: CPU_wrapper
Auto Seed: IM1
Auto Seed: DM1
Auto Macro Seed: DM1
Auto Macro Seed: IM1
Ignore PD Guides: numIgnoredGuide = 0 
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v#2 (mem=1161.3M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:16.4 mem=1250.7M) ***
**WARN: (IMPTS-141):	Cell (PDIX) is marked as dont_touch, but is not marked as dont_use.
**WARN: (IMPTS-141):	Cell (PDI) is marked as dont_touch, but is not marked as dont_use.
**WARN: (IMPTS-141):	Cell (PUI) is marked as dont_touch, but is not marked as dont_use.
**WARN: (IMPTS-141):	Cell (BHD1) is marked as dont_touch, but is not marked as dont_use.
*** Build Virtual Sizing Timing Model
(cpu=0:00:17.3 mem=1265.7M) ***
No user-set net weight.
Net fanout histogram:
2		: 13527 (57.3%) nets
3		: 5325 (22.6%) nets
4     -	14	: 4550 (19.3%) nets
15    -	39	: 168 (0.7%) nets
40    -	79	: 15 (0.1%) nets
80    -	159	: 5 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 1 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
#std cell=23739 (0 fixed + 23739 movable) #buf cell=3786 #inv cell=2380 #block=6 (6 floating + 0 preplaced)
#ioInst=0 #net=23591 #term=86013 #term/net=3.65, #fixedIo=167, #floatIo=0, #fixedPin=0, #floatPin=167
stdCell: 23739 single + 0 double + 0 multi
Total standard cell length = 116.7782 (mm), area = 0.5886 (mm^2)
Estimated cell power/ground rail width = 0.630 um
Average module density = 0.696.
Density for the design = 0.696.
       = (stdcell_area 188352 sites (588562 um^2) + block_area 1939023 sites (6059060 um^2)) / alloc_area 3056418 sites (9550695 um^2).
Pin Density = 0.02814.
            = total # of pins 86013 / total area 3056418.
Fence Initialization: numPrefixFence = 0,  numAutoFence = 0, numPrefixGuide = 0  numAutoGuide = 0 numNoCon = 0 
Identified 5 spare or floating instances, with no clusters.
=== lastAutoLevel = 10 
Iteration  1: Total net bbox = 2.261e+06 (6.78e+05 1.58e+06)
              Est.  stn bbox = 2.358e+06 (7.06e+05 1.65e+06)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 1438.9M
User specified -module_cluster_mode =  0 
Iteration  2: Total net bbox = 2.261e+06 (6.78e+05 1.58e+06)
              Est.  stn bbox = 2.358e+06 (7.06e+05 1.65e+06)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1440.9M
Iteration  3: Total net bbox = 1.990e+06 (7.55e+05 1.24e+06)
              Est.  stn bbox = 2.093e+06 (7.98e+05 1.30e+06)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1479.5M
Iteration  4: Total net bbox = 1.551e+06 (6.74e+05 8.77e+05)
              Est.  stn bbox = 1.701e+06 (7.32e+05 9.68e+05)
              cpu = 0:00:04.3 real = 0:00:04.0 mem = 1459.5M
Iteration  5: Total net bbox = 1.621e+06 (8.40e+05 7.81e+05)
              Est.  stn bbox = 1.787e+06 (9.22e+05 8.65e+05)
              cpu = 0:00:05.3 real = 0:00:05.0 mem = 1459.6M
Iteration  6: Total net bbox = 1.672e+06 (8.82e+05 7.90e+05)
              Est.  stn bbox = 1.838e+06 (9.63e+05 8.75e+05)
              cpu = 0:00:29.4 real = 0:00:30.0 mem = 1476.2M
Iteration  7: Total net bbox = 2.376e+06 (1.23e+06 1.15e+06)
              Est.  stn bbox = 2.588e+06 (1.33e+06 1.26e+06)
              cpu = 0:00:01.6 real = 0:00:02.0 mem = 1511.1M
Iteration  8: Total net bbox = 2.376e+06 (1.23e+06 1.15e+06)
              Est.  stn bbox = 2.588e+06 (1.33e+06 1.26e+06)
              cpu = 0:00:16.0 real = 0:00:16.0 mem = 1511.1M
Iteration  9: Total net bbox = 2.446e+06 (1.27e+06 1.17e+06)
              Est.  stn bbox = 2.660e+06 (1.38e+06 1.28e+06)
              cpu = 0:00:01.8 real = 0:00:01.0 mem = 1511.1M
 RelinkConst: Total constraint = 3, Relinked 3 constraints . 
User specified -fenceSpacing =  -1.0000 
User specified fence spacing: -1.0000 um
*** The nonConstraint instance area ratio is 0.665283 
*** The prefixed-fenceArea/coreBoxArea is 0.000000, The auto-ConstraintArea/coreBoxArea is 0.871041 
*** Total utilization of core box is 1.536324 
Start Auto fence creation, hasNoConInst = 1  .

================== Start Auto-Fence Creation ==================
User define fence spacing: -1.0000 um
Number of Movable Guide      : 0
Number of Movable Region     : 0
Number of Movable Fence      : 0
Number of Movable Soft Guide : 0
Total Movable Objects        : 0 (non-group: 0, group: 0)
Total Prefixed Objects       : 0
Total Partition Cut Objects  : 0



Number of Nested Objects    : 0
Number of Non-Nested Objects: 0
Number of Nested Sets       : 0
Number of Master&Clone Pairs: 0

Fence Spacing: 2.0000 um
Snap Spacing: X(0.6200 um), Y(5.0400 um)
Fence2Core Spaceing: 0.0000 um

==== Design Information ====
Core site: (35340, 35280) - (3126660, 3124800)
Design Whitespace% : 100.00%
Maximum Logical Level: 0
Has Non-constraint Instance: 1
Allow Disjoint Whitespace: 0

==To Place Non-Nested Objects==
Targets: 
Number of Total Targets: 0

================== Finished Auto-Fence Creation ===============
*** Done Auto-Fence Creation, (cpu = 0:00:00.0, mem = 1511.1M, mem_delta = 0.0M) ***
End Auto fence creation 1.
New Seed Flow: add CPU_wrapper as hinst seed
New Seed Flow: add IM1 as hinst seed
New Seed Flow: add DM1 as hinst seed
MacroPlacer: Options: -pathConnWeight 1.000000 -bp 6 
MacroPlacer: Reading Data for Block Placer
MacroPlacer: total number of seeds contain macros: 3
MacroPlacer: total number of seeds:                3
MacroPlacer: total number of macros:               6
MacroPlacer: total number of clusters:             4
MacroPlacer: total number of ios:                  167
MacroPlacer: total number of nets:                 819
MacroPlacer: total number of keepouts:             0
MacroPlacer: total number of fences:               0
MacroPlacer: total number of fixed macros:         0
MacroPlacer:            805 2-pins nets
MacroPlacer:             13 3-pins nets
MacroPlacer:              1 4-pins nets
MacroPlacer:              0 5-pins nets
MacroPlacer: Merging nets.
MacroPlacer: total number of merged nets: 28
-maxRouteLayer is specified which turned on auto macro spacing estimation.
Macro spacing is determined by auto spacing estimation, ..., see documentation for details.
MacroPlacer: Finished data reading for Block Placer
... in Multi-Level Module Mode...
Start generating contour.
Completed data preparation.

================== Start to Place This Module ===============

==== Design Information ====
Core site: (35340, 35280) - (3126660, 3124800)
Num of Blocks 6 (M: 6, F: 0, O: 0)
...
Calling Macro Packer
...
	 Packing whole design.

== Macro Placement Stage 0 (5)==

== Macro Placement Stage 0 (2)==

== Macro Placement Stage 1 (2)==

== Macro Placement Stage 1 (1)==

== Macro Placement Stage 2 (1)==

---Succeed on placing blocks!
*** Done Macro Placing, (cpu = 0:00:00.0, mem = 1511.1M, mem_delta = 0.0M) ***
Num of placed blocks:   6 / 6
Num of unplaced blocks: 0

================== Done Placing This Module ===============
Placing Macro with -bp mode 6.
*** Done refineMacro, (cpu = 0:00:01.0, mem = 1511.1M, mem_delta = 0.0M) ***
$$$$ RefineAll Successacros
Iteration 10: Total net bbox = 3.543e+06 (1.90e+06 1.64e+06)
              Est.  stn bbox = 3.770e+06 (2.03e+06 1.74e+06)
              cpu = 0:00:50.2 real = 0:00:52.0 mem = 1511.1M
*** cost = 3.543e+06 (1.90e+06 1.64e+06) (cpu for global=0:00:50.2) real=464369:09:59***
Solver runtime cpu: 0:00:10.8 real: 0:00:10.9
Core Placement runtime cpu: 0:00:16.8 real: 0:00:17.0
*** Free Virtual Timing Model ...(mem=1511.1M)
checkFence: found no fence violation.
Checking routing tracks.....
Checking other grids.....
Checking FINFET Grid is on Manufacture Grid.....
Checking core/die box is on Grid.....
Checking snap rule ......
Checking Row is on grid......
Checking AreaIO row.....
Checking row out of die ...
Checking routing blockage.....
Checking components.....
**WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/DA/i_data_array and snapping rules are not checked since it's width is not multiple of default tech site's width.
**WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/DA/i_data_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
**WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/TA/i_tag_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
**WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/DA/i_data_array and snapping rules are not checked since it's width is not multiple of default tech site's width.
**WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/DA/i_data_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
**WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/TA/i_tag_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
**WARN: (IMPFP-10013):	Halo should be created around block IM1/i_SRAM and snapping rules are not checked since it's height is not multiple of default tech site's height.
**WARN: (IMPFP-10013):	Halo should be created around block DM1/i_SRAM and snapping rules are not checked since it's height is not multiple of default tech site's height.
Checking IO Pads out of die...
Checking constraints (guide/region/fence).....
Checking groups.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 

Reporting Utilizations.....

Core utilization  = 69.603547
Effective Utilizations
Average module density = 0.696.
Density for the design = 0.696.
       = (stdcell_area 188352 sites (588562 um^2) + block_area 1939023 sites (6059060 um^2)) / alloc_area 3056418 sites (9550695 um^2).
Pin Density = 0.02844.
            = total # of pins 86914 / total area 3056418.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPFP-10013          8  Halo should be created around block %s a...
WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
*** Message Summary: 12 warning(s), 0 error(s)

<CMD> zoomBox -1519.97000 -342.38700 8307.86800 4586.30600
<CMD> zoomBox -2784.99500 -671.94000 8777.16800 5126.52300
<CMD> zoomBox -2318.82400 -433.11900 7509.01500 4495.57500
<CMD> zoomBox -1922.57900 -230.12100 6431.08500 3959.26900
<CMD> selectInst CPU_wrapper/L1CI/TA/i_tag_array
<CMD> flipOrRotateObject -rotate R90 -group
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CD/TA/i_tag_array
<CMD> flipOrRotateObject -rotate R270 -group
<CMD> uiSetTool move
<CMD> deselectAll
<CMD> selectInst DM1/i_SRAM
<CMD> setObjFPlanBox Instance DM1/i_SRAM 1160.508 1718.131 3080.648 3109.731
<CMD> deselectAll
<CMD> selectInst IM1/i_SRAM
<CMD> setObjFPlanBox Instance IM1/i_SRAM 1172.838 60.406 3092.978 1452.006
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CD/DA/i_data_array
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 502.482 1231.876 659.282 3119.776
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CI/TA/i_tag_array
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/TA/i_tag_array 62.425 34.422 219.225 426.262
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CD/TA/i_tag_array
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/TA/i_tag_array 554.729 44.469 711.529 436.309
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CI/TA/i_tag_array
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/TA/i_tag_array 62.42 49.49 219.22 441.33
<CMD> uiSetTool select
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CD/DA/i_data_array
<CMD> flipOrRotateObject -rotate R270 -group
<CMD> flipOrRotateObject -rotate R270 -group
<CMD> zoomBox 31.27300 960.02300 5161.46800 3532.83300
<CMD> zoomBox 1960.18600 2135.94100 3895.03900 3106.27600
<CMD> zoomBox 1960.18600 2232.97500 3895.03900 3203.31000
<CMD> zoomBox 1960.18600 2330.00900 3895.03900 3300.34400
<CMD> zoomBox 1960.18600 2427.04300 3895.03900 3397.37800
<CMD> zoomBox 1960.18600 2524.07700 3895.03900 3494.41200
<CMD> zoomBox 2604.18200 2827.62900 3462.68700 3258.17200
<CMD> zoomBox 2924.11200 2978.43000 3247.89800 3140.81000
<CMD> zoomBox 2977.87000 3003.76900 3211.80600 3121.08900
<CMD> zoomBox 2994.24300 3015.05800 3193.09000 3114.78000
<CMD> zoomBox 2994.24300 3025.03000 3193.09000 3124.75200
<CMD> zoomBox 2994.24300 3044.97400 3193.09000 3144.69600
<CMD> zoomBox 2994.24300 3054.94600 3193.09000 3154.66800
<CMD> uiSetTool move
<CMD> deselectAll
<CMD> selectInst DM1/i_SRAM
<CMD> setObjFPlanBox Instance DM1/i_SRAM 1203.795 1731.163 3123.935 3122.763
<CMD> zoomBox 3065.65700 3084.16500 3169.45700 3136.22100
<CMD> zoomBox 3118.41000 3105.53800 3151.68800 3122.22700
<CMD> zoomBox 3118.41000 3107.20700 3151.68800 3123.89600
<CMD> zoomBox 3118.41000 3110.54500 3151.68800 3127.23400
<CMD> setObjFPlanBox Instance DM1/i_SRAM 1205.991 1733.001 3126.131 3124.601
<CMD> zoomBox 3115.08200 3110.54500 3148.36000 3127.23400
<CMD> zoomBox 3111.75400 3110.54500 3145.03200 3127.23400
<CMD> zoomBox 3111.75400 3115.55200 3145.03200 3132.24100
<CMD> zoomBox 3119.79200 3120.92300 3132.34500 3127.21800
<CMD> zoomBox 3122.58300 3122.59300 3128.15400 3125.38700
<CMD> setObjFPlanBox Instance DM1/i_SRAM 1206.416 1733.13 3126.556 3124.73
<CMD> zoomBox 3124.92800 3123.64400 3127.40300 3124.88500
<CMD> zoomBox 3125.76800 3124.16600 3127.06200 3124.81500
<CMD> zoomBox 3126.04700 3124.38400 3126.84400 3124.78400
<CMD> zoomBox 3126.04600 3124.42400 3126.84400 3124.82400
<CMD> setObjFPlanBox Instance DM1/i_SRAM 1206.494 1733.171 3126.634 3124.771
<CMD> setObjFPlanBox Instance DM1/i_SRAM 1206.509 1733.186 3126.649 3124.786
<CMD> setObjFPlanBox Instance DM1/i_SRAM 1206.515 1733.193 3126.655 3124.793
<CMD> zoomBox 3126.28700 3124.55700 3126.77800 3124.80300
<CMD> zoomBox 3126.49900 3124.67400 3126.71800 3124.78400
<CMD> zoomBox 3126.49900 3124.68500 3126.71800 3124.79500
<CMD> zoomBox 3126.49900 3124.70700 3126.71800 3124.81700
<CMD> zoomBox 3126.49900 3124.72900 3126.71800 3124.83900
<CMD> setObjFPlanBox Instance DM1/i_SRAM 1206.517 1733.196 3126.657 3124.796
<CMD> zoomBox 3126.31500 3124.65700 3126.81000 3124.90500
<CMD> zoomBox 3125.61000 3124.38200 3127.16100 3125.16000
<CMD> zoomBox 3123.89700 3123.71700 3128.01300 3125.78100
<CMD> zoomBox 3114.77800 3120.19400 3132.55600 3129.11000
<CMD> zoomBox 3095.23600 3112.61900 3142.37900 3136.26100
<CMD> zoomBox 3043.73500 3092.66300 3168.73800 3155.35200
<CMD> zoomBox 2868.65600 3024.95600 3258.58800 3220.50800
<CMD> zoomBox 2322.51900 2814.71000 3538.86000 3424.70900
<CMD> zoomBox 2322.51900 2753.71000 3538.86000 3363.70900
<CMD> zoomBox 2322.51900 2448.71000 3538.86000 3058.70900
<CMD> zoomBox 2322.51900 2082.71000 3538.86000 2692.70900
<CMD> zoomBox 2322.51900 1655.71000 3538.86000 2265.70900
<CMD> zoomBox 2322.51900 1228.71000 3538.86000 1838.70900
<CMD> zoomBox 2322.51900 801.71000 3538.86000 1411.70900
<CMD> zoomBox 2322.51900 374.71000 3538.86000 984.70900
<CMD> zoomBox 2322.51900 -52.29000 3538.86000 557.70900
<CMD> zoomBox 2322.51900 -357.29000 3538.86000 252.70900
<CMD> zoomBox 2451.64900 -304.51900 3485.54000 213.98100
<CMD> zoomBox 2716.29400 -170.72300 3351.23500 147.70200
<CMD> zoomBox 2778.43200 -138.93800 3318.13300 131.72400
<CMD> zoomBox 2992.09000 -25.54100 3195.64000 76.54000
<CMD> deselectAll
<CMD> selectInst IM1/i_SRAM
<CMD> setObjFPlanBox Instance IM1/i_SRAM 1204.664 36.297 3124.804 1427.897
<CMD> zoomBox 3083.36100 6.10100 3173.67900 51.39600
<CMD> zoomBox 3098.94600 18.25900 3154.41300 46.07600
<CMD> zoomBox 3109.00000 25.39000 3143.06400 42.47300
<CMD> zoomBox 3119.97200 32.97700 3130.89400 38.45400
<CMD> zoomBox 3123.88200 35.07000 3127.38500 36.82700
<CMD> setObjFPlanBox Instance IM1/i_SRAM 1206.504 35.293 3126.644 1426.893
<CMD> zoomBox 3125.59100 35.22100 3127.14600 36.00100
<CMD> zoomBox 3126.29100 35.25600 3126.79100 35.50700
<CMD> zoomBox 3126.53200 35.27100 3126.69400 35.35200
<CMD> zoomBox 3126.60800 35.27500 3126.67000 35.30600
<CMD> setObjFPlanBox Instance IM1/i_SRAM 1206.517 35.282 3126.657 1426.882
<CMD> zoomBox 3126.53000 35.25700 3126.69600 35.34000
<CMD> zoomBox 3126.26800 35.20100 3126.78500 35.46000
<CMD> zoomBox 3125.63200 35.06200 3127.00800 35.75200
<CMD> zoomBox 3124.09000 34.62100 3127.74100 36.45200
<CMD> zoomBox 3121.84500 32.87300 3131.52800 37.72900
<CMD> zoomBox 3118.36500 27.00700 3144.04400 39.88500
<CMD> zoomBox 3101.23800 16.90900 3169.33100 51.05800
<CMD> zoomBox 3046.12400 -5.91500 3226.67300 84.63100
<CMD> zoomBox 2833.37400 -72.36900 3396.58100 210.08100
<CMD> zoomBox 2281.48000 -217.22800 3774.80700 531.68000
<CMD> zoomBox 555.91600 -516.58200 4515.42800 1469.12600
<CMD> zoomBox -5991.16500 -1344.14800 6360.04400 4850.02400
<CMD> zoomBox -2437.95800 -294.71400 3042.34000 2453.67400
<CMD> zoomBox -454.21600 207.31400 1302.64400 1088.38500
<CMD> zoomBox -635.24000 181.40000 1431.65400 1217.95400
<CMD> zoomBox 174.51900 221.25300 954.04800 612.18900
<CMD> zoomBox 447.53500 234.55100 793.41900 408.01300
<CMD> zoomBox 447.53500 165.16700 793.41900 338.62900
<CMD> zoomBox 447.53500 61.09100 793.41900 234.55300
<CMD> zoomBox 447.53500 9.05300 793.41900 182.51500
<CMD> zoomBox 447.53500 -8.29300 793.41900 165.16900
<CMD> zoomBox 447.53500 -42.98500 793.41900 130.47700
<CMD> zoomBox 447.53500 -77.67700 793.41900 95.78500
<CMD> zoomBox 477.95300 -72.43600 771.95500 75.00700
<CMD> zoomBox 535.22600 -13.55300 688.69900 63.41400
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CD/TA/i_tag_array
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/TA/i_tag_array 553.068 36.81 709.868 428.65
<CMD> zoomBox 575.50400 18.20400 633.38800 47.23300
<CMD> zoomBox 590.74500 30.17100 612.57700 41.12000
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/TA/i_tag_array 553.004 35.589 709.804 427.429
<CMD> zoomBox 596.40700 34.04200 604.64400 38.17300
<CMD> zoomBox 598.74800 35.62900 601.39100 36.95400
<CMD> zoomBox 598.74800 34.96400 601.39100 36.28900
<CMD> zoomBox 598.74800 34.56500 601.39100 35.89000
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/TA/i_tag_array 553.009 35.354 709.809 427.194
<CMD> zoomBox 599.38400 35.01800 600.55900 35.60700
<CMD> zoomBox 599.70100 35.23200 600.14800 35.45600
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/TA/i_tag_array 553.009 35.291 709.809 427.131
<CMD> zoomBox 599.79500 35.27100 599.99400 35.37100
<CMD> zoomBox 599.79500 35.26100 599.99400 35.36100
<CMD> zoomBox 599.82800 35.27300 599.95100 35.33500
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/TA/i_tag_array 553.01 35.282 709.81 427.122
<CMD> zoomBox 599.79300 35.26500 599.99400 35.36600
<CMD> zoomBox 599.68000 35.23900 600.13700 35.46800
<CMD> zoomBox 599.25500 35.14200 600.68100 35.85700
<CMD> zoomBox 597.98500 34.75000 602.43700 36.98300
<CMD> zoomBox 594.92200 33.69100 606.73400 39.61500
<CMD> zoomBox 584.59200 30.05400 621.44400 48.53500
<CMD> zoomBox 543.85100 14.08500 679.09700 81.91100
<CMD> zoomBox 423.71100 -37.74100 845.60100 173.83800
<CMD> zoomBox 392.46200 -52.20200 888.80300 196.71500
<CMD> zoomBox 201.70000 -140.47700 1152.53500 336.37000
<CMD> zoomBox 106.61600 -140.47700 1057.45100 336.37000
<CMD> zoomBox 11.53200 -140.47700 962.36700 336.37000
<CMD> zoomBox -83.55200 -140.47700 867.28300 336.37000
<CMD> zoomBox -178.63600 -140.47700 772.19900 336.37000
<CMD> zoomBox -137.04100 -108.65900 671.16900 296.66100
<CMD> zoomBox -71.63200 -58.62500 512.30000 234.21900
<CMD> zoomBox -46.08800 -39.08500 450.25600 209.83300
<CMD> zoomBox -4.37100 -0.56600 254.72400 129.37100
<CMD> zoomBox 8.46900 11.19300 195.66600 105.07300
<CMD> zoomBox 17.74600 19.69000 152.99600 87.51800
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CI/TA/i_tag_array
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/TA/i_tag_array 36.964 36.803 193.764 428.643
<CMD> zoomBox 28.35400 30.03000 88.36600 60.12600
<CMD> zoomBox 32.19100 32.02800 63.51900 47.73900
<CMD> zoomBox 34.59200 33.70500 48.49400 40.67700
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/TA/i_tag_array 35.438 35.404 192.238 427.244
<CMD> zoomBox 35.06000 34.59100 41.22900 37.68500
<CMD> zoomBox 35.26400 35.03500 37.59100 36.20200
<CMD> zoomBox 35.33900 35.21900 36.08700 35.59400
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/TA/i_tag_array 35.348 35.29 192.148 427.13
<CMD> zoomBox 35.26400 35.21900 36.01200 35.59400
<CMD> zoomBox 35.18900 35.21900 35.93700 35.59400
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/TA/i_tag_array 35.345 35.283 192.145 427.123
<CMD> zoomBox 35.07600 35.16500 36.29400 35.77600
<CMD> zoomBox 34.59600 34.93200 37.82900 36.55300
<CMD> zoomBox 32.96400 34.14700 43.05200 39.20600
<CMD> zoomBox 26.58100 30.92700 58.05100 46.70900
<CMD> zoomBox 0.39200 18.33200 98.56400 67.56600
<CMD> zoomBox -117.96800 -31.69800 242.31700 148.98600
<CMD> zoomBox -411.24100 -151.85500 544.04300 327.22300
<CMD> zoomBox -729.58800 -286.48500 825.93600 493.61500
<CMD> zoomBox -1551.14600 -641.17100 1428.75200 853.25800
<CMD> zoomBox -3041.09700 -641.17100 -61.19800 853.25800
<CMD> zoomBox -1551.14700 -641.17100 1428.75200 853.25800
<CMD> zoomBox -1551.14700 -43.39900 1428.75200 1451.03000
<CMD> zoomBox -1551.14700 1002.70200 1428.75200 2497.13100
<CMD> zoomBox -1551.14700 1749.91700 1428.75200 3244.34600
<CMD> zoomBox -1551.14700 2497.13200 1428.75200 3991.56100
<CMD> zoomBox -569.28700 2859.24300 752.91200 3522.33000
<CMD> zoomBox -87.94500 3037.51800 410.72400 3287.60200
<CMD> zoomBox 91.20100 3104.75400 279.27600 3199.07400
<CMD> zoomBox 27.11000 3063.91700 450.98600 3276.49200
<CMD> zoomBox 27.11000 3042.65900 450.98600 3255.23400
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CI/DA/i_data_array
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/DA/i_data_array 40.948 1232.822 197.748 3120.722
<CMD> zoomBox 30.65300 3080.65800 218.73000 3174.97900
<CMD> zoomBox 34.05100 3101.50100 117.50400 3143.35300
<CMD> zoomBox 35.20900 3109.34000 86.46100 3135.04300
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/DA/i_data_array 36.081 1236.456 192.881 3124.356
<CMD> zoomBox 30.08400 3109.34000 81.33600 3135.04300
<CMD> zoomBox 24.95900 3109.34000 76.21100 3135.04300
<CMD> zoomBox 29.48000 3116.09400 56.23400 3129.51100
<CMD> zoomBox 32.40500 3120.32100 44.27800 3126.27500
<CMD> zoomBox 34.33500 3122.43700 39.60400 3125.07900
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/DA/i_data_array 35.374 1236.875 192.174 3124.775
<CMD> zoomBox 34.91800 3123.66300 37.25700 3124.83600
<CMD> zoomBox 35.15400 3124.22800 36.19300 3124.74900
<CMD> zoomBox 35.15400 3124.33200 36.19300 3124.85300
<CMD> zoomBox 35.15400 3124.38400 36.19300 3124.90500
<CMD> zoomBox 35.26100 3124.60200 35.72300 3124.83400
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/DA/i_data_array 35.345 1236.894 192.145 3124.794
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/DA/i_data_array 35.34 1236.898 192.14 3124.798
<CMD> zoomBox 35.13700 3124.37600 36.18200 3124.90000
<CMD> zoomBox 34.77200 3123.70900 37.55000 3125.10200
<CMD> zoomBox 34.03500 3122.37000 40.30100 3125.51200
<CMD> zoomBox 31.22900 3117.26500 50.77600 3127.06800
<CMD> zoomBox 24.40200 3104.86100 76.23300 3130.85400
<CMD> zoomBox -10.69500 3064.03700 150.98700 3145.12100
<CMD> zoomBox -121.53700 2938.51800 382.81300 3191.45100
<CMD> zoomBox -557.04200 2691.56100 780.22400 3362.20400
<CMD> zoomBox -423.31500 2691.56100 913.95100 3362.20400
<CMD> zoomBox -289.58800 2691.56100 1047.67800 3362.20400
<CMD> zoomBox -155.86100 2691.56100 1181.40500 3362.20400
<CMD> zoomBox 297.91000 2947.99800 802.26000 3200.93100
<CMD> zoomBox 484.47100 3053.49700 646.15500 3134.58200
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CD/DA/i_data_array
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 502.188 1235.672 658.988 3123.572
<CMD> zoomBox 495.39400 3063.76300 632.82600 3132.68600
<CMD> zoomBox 524.97900 3091.57200 596.72100 3127.55100
<CMD> zoomBox 540.52500 3106.54200 577.97600 3125.32400
<CMD> zoomBox 540.52500 3108.42000 577.97600 3127.20200
<CMD> zoomBox 540.52500 3110.29800 577.97600 3129.08000
<CMD> zoomBox 548.11300 3115.99200 567.66400 3125.79700
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 502.179 1236.634 658.979 3124.534
<CMD> zoomBox 549.35500 3117.06900 565.97500 3125.40400
<CMD> zoomBox 553.27300 3120.46600 560.64900 3124.16500
<CMD> zoomBox 553.27300 3120.83600 560.64900 3124.53500
<CMD> zoomBox 553.27300 3121.57600 560.64900 3125.27500
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 502.184 1236.847 658.984 3124.747
<CMD> zoomBox 554.77600 3123.35900 558.05200 3125.00200
<CMD> zoomBox 555.44300 3124.14200 556.90100 3124.87300
<CMD> zoomBox 555.69700 3124.44000 556.46000 3124.82300
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 502.179 1236.889 658.979 3124.789
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 502.18 1236.895 658.98 3124.795
<CMD> zoomBox 555.85000 3124.63000 556.19100 3124.80100
<CMD> zoomBox 555.86900 3124.65300 556.15900 3124.79800
<CMD> zoomBox 555.84000 3124.65300 556.13000 3124.79800
<CMD> zoomBox 555.81100 3124.65300 556.10100 3124.79800
<CMD> zoomBox 555.81100 3124.66800 556.10100 3124.81300
<CMD> zoomBox 555.81100 3124.68300 556.10100 3124.82800
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 502.181 1236.897 658.981 3124.797
<CMD> zoomBox 555.67600 3124.54700 556.33200 3124.87600
<CMD> zoomBox 555.16500 3124.02500 557.22100 3125.05600
<CMD> uiSetTool select
<CMD> zoomBox 554.65600 3122.93900 560.11200 3125.67500
<CMD> zoomBox 552.09500 3118.55800 572.12700 3128.60400
<CMD> zoomBox 539.90000 3102.93100 613.41700 3139.80000
<CMD> zoomBox 496.39600 3075.00300 691.33000 3172.76300
<CMD> zoomBox 222.96800 2921.36900 1064.59600 3343.44800
<CMD> zoomBox -1023.53300 2473.08900 2610.17800 4295.40700
<CMD> zoomBox -3799.73700 1474.39900 5834.93600 6306.21900
<CMD> zoomBox -1129.12500 -158.39200 4787.76900 2808.95000
<CMD> zoomBox -1719.32800 -339.84800 5241.72300 3151.14200
<CMD> zoomBox -2415.43300 -339.84800 4545.61800 3151.14200
<CMD> zoomBox -1545.19700 -44.74600 4371.69600 2922.59500
<CMD> zoomBox -1545.19700 251.98800 4371.69600 3219.32900
<CMD> zoomBox -2412.29400 -39.97500 4548.75700 3451.01500
<CMD> addHaloToBlock {15 15 15 15} -allBlock
<CMD> redraw
<CMD> addRoutingHalo -allBlocks -space 5 -bottom metal1 -top metal6
<CMD> redraw
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VCC GND} -type core_rings -follow core -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 3 -use_interleaving_wire_group 1

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1500.4M)
Ring generation is complete.
vias are now being generated.
addRing created 24 wires.
ViaGen created 72 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       12       |       NA       |
|   via  |       72       |        0       |
| metal2 |       12       |       NA       |
+--------+----------------+----------------+
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CI/DA/i_data_array
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VCC GND} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {rt bl } -skip_side {top left } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1500.4M)
Ring generation is complete.
vias are now being generated.
addRing created 4 wires.
ViaGen created 6 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |        2       |       NA       |
|   via  |        6       |        0       |
| metal2 |        2       |       NA       |
+--------+----------------+----------------+
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CD/DA/i_data_array
<CMD> setDrawView place
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VCC GND} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lt rt } -skip_side {top } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1500.4M)
Ring generation is complete.
vias are now being generated.
addRing created 6 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |        2       |       NA       |
|   via  |        8       |        0       |
| metal2 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VCC GND} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lt rt } -skip_side {top } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1500.4M)
Ring generation is complete.
<CMD> deselectAll
<CMD> selectInst DM1/i_SRAM
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VCC GND} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lt br } -skip_side {top right } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1498.4M)
Ring generation is complete.
vias are now being generated.
addRing created 4 wires.
ViaGen created 6 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |        2       |       NA       |
|   via  |        6       |        0       |
| metal2 |        2       |       NA       |
+--------+----------------+----------------+
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VCC GND} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lt br } -skip_side {top right } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1498.4M)
Ring generation is complete.
<CMD> deselectAll
<CMD> selectInst IM1/i_SRAM
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VCC GND} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lb tr } -skip_side {bottom right } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1498.4M)
Ring generation is complete.
vias are now being generated.
addRing created 4 wires.
ViaGen created 6 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |        2       |       NA       |
|   via  |        6       |        0       |
| metal2 |        2       |       NA       |
+--------+----------------+----------------+
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VCC GND} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lb tr } -skip_side {bottom right } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1498.4M)
Ring generation is complete.
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CD/TA/i_tag_array
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VCC GND} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lb rb } -skip_side {bottom } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1498.4M)
Ring generation is complete.
vias are now being generated.
addRing created 6 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |        2       |       NA       |
|   via  |        8       |        0       |
| metal2 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VCC GND} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lb rb } -skip_side {bottom } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1498.4M)
Ring generation is complete.
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CI/TA/i_tag_array
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VCC GND} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {tl rb } -skip_side {bottom left } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1495.4M)
Ring generation is complete.
vias are now being generated.
addRing created 4 wires.
ViaGen created 6 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |        2       |       NA       |
|   via  |        6       |        0       |
| metal2 |        2       |       NA       |
+--------+----------------+----------------+
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VCC GND} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {tl rb } -skip_side {bottom left } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1495.4M)
Ring generation is complete.
<CMD> setSrouteMode -viaConnectToShape { ring blockring blockpin }
<CMD> sroute -connect { blockPin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { VCC GND } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal6(6) }
*** Begin SPECIAL ROUTE on Fri Dec 23 01:21:25 2022 ***
SPECIAL ROUTE ran on directory: /home/user2/Vsd22/Vsd22113/Desktop/HW4_4/build
SPECIAL ROUTE ran on machine: vlsicad9 (Linux 3.10.0-957.21.3.el7.x86_64 Xeon 1.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VCC GND"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteConnectCorePin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring stripe coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2448.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 178 macros, 178 used
Read in 181 components
  175 core components: 175 unplaced, 0 placed, 0 fixed
  6 block/ring components: 0 unplaced, 0 placed, 6 fixed
Read in 167 physical pins
  167 physical pins: 0 unplaced, 167 placed, 0 fixed
Read in 7 blockages
Read in 167 nets
Read in 2 special nets, 2 routed
Read in 529 terminals
2 nets selected.

Begin power routing ...
  Number of Block ports routed: 2886
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:03, real: 0:00:03, peak: 2451.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 167 io pins ...
 Updating DB with 0 via definition ...
sroute created 2886 wires.
ViaGen created 5630 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |      1318      |       NA       |
|   via  |      4940      |        0       |
| metal2 |      1152      |       NA       |
|  via2  |       690      |        0       |
| metal3 |       416      |       NA       |
+--------+----------------+----------------+
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal5 -stacked_via_bottom_layer metal4 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VCC GND} -layer metal4 -direction vertical -width 1.2 -spacing 0.28 -set_to_set_distance 20 -start_from left -start_offset 10 -stop_offset 10 -switch_layer_over_obs true -merge_stripes_value auto -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1377.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1377.6M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1377.6M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1377.6M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1377.6M)
Starting stripe generation ...
Auto merging with block rings is ON.
Non-Default Mode Option Settings :
  NONE
The core ring for VCC is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for GND is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1377.6M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1377.6M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1377.6M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1377.6M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1377.6M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1377.6M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1377.6M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1377.6M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1377.6M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1377.6M)
Stripe generation is complete.
vias are now being generated.
addStripe created 308 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal4 |       308      |       NA       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal5 -stacked_via_bottom_layer metal4 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VCC GND} -layer metal5 -direction horizontal -width 1.2 -spacing 0.28 -set_to_set_distance 20 -start_from bottom -start_offset 10 -stop_offset 10 -switch_layer_over_obs true -merge_stripes_value auto -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1377.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1377.6M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1377.6M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1377.6M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1377.6M)
Starting stripe generation ...
Auto merging with block rings is ON.
Non-Default Mode Option Settings :
  NONE
The core ring for VCC is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for GND is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1377.6M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1377.6M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1377.6M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1377.6M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1377.6M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1377.6M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1377.6M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1377.6M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1377.6M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1377.6M)
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (1206.52, 305.28) (1207.64, 305.42).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (3125.54, 305.28) (3126.66, 305.42).
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (670.95, 426.00) (674.19, 427.12)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (576.87, 426.00) (580.11, 427.12)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (569.03, 426.00) (572.27, 427.12)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (561.19, 426.00) (564.43, 427.12)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (600.39, 426.00) (603.63, 427.12)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (592.55, 426.00) (595.79, 427.12)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (584.71, 426.00) (587.95, 427.12)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (639.59, 426.00) (642.83, 427.12)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (663.11, 426.00) (666.35, 427.12)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (655.27, 426.00) (658.51, 427.12)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (647.43, 426.00) (650.67, 427.12)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (678.79, 426.00) (682.03, 427.12)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (70.96, 426.00) (74.20, 427.12)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (165.04, 426.00) (168.28, 427.12)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (172.88, 426.00) (176.12, 427.12)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (180.72, 426.00) (183.96, 427.12)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (141.52, 426.00) (144.76, 427.12)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (149.36, 426.00) (152.60, 427.12)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (157.20, 426.00) (160.44, 427.12)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (102.32, 426.00) (105.56, 427.12)
**WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (1206.52, 686.34) (1207.64, 686.48).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (3125.54, 686.34) (3126.66, 686.48).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (657.86, 1285.28) (658.98, 1285.48).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (35.34, 1366.26) (36.46, 1366.48).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (1206.52, 2086.34) (1207.64, 2086.48).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (3125.54, 2086.34) (3126.66, 2086.48).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (35.34, 2286.34) (36.46, 2286.48).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (35.34, 2385.28) (36.46, 2385.36).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (1206.52, 2685.28) (1207.64, 2685.42).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (3125.54, 2685.28) (3126.66, 2685.42).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (35.34, 2746.38) (36.46, 2746.48).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (502.18, 2746.38) (503.30, 2746.48).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (191.02, 2766.22) (192.14, 2766.48).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (657.86, 2766.22) (658.98, 2766.48).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (35.34, 2845.28) (36.46, 2845.40).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (553.01, 67.92) (554.13, 67.96).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (1206.52, 227.70) (1207.64, 227.96).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (3125.54, 227.70) (3126.66, 227.96).
**WARN: (EMS-27):	Message (IMPPP-531) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
addStripe created 308 wires.
ViaGen created 17476 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  via4  |      17476     |        0       |
| metal5 |       308      |       NA       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal5 -stacked_via_bottom_layer metal4 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VCC GND} -layer metal5 -direction horizontal -width 1.2 -spacing 0.28 -set_to_set_distance 20 -start_from bottom -start_offset 10 -stop_offset 10 -switch_layer_over_obs true -merge_stripes_value auto -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1377.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1377.6M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1377.6M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1377.6M)
Loading via instances (cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 1377.6M)
Starting stripe generation ...
Auto merging with block rings is ON.
Non-Default Mode Option Settings :
  NONE
The core ring for VCC is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for GND is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1377.6M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1377.6M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1377.6M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1377.6M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:01.0, peak mem: 1377.6M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1377.6M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1377.6M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1377.6M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1377.6M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1377.6M)
**WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 45.880001) (3126.659912, 45.880001) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 65.879997) (3126.659912, 65.879997) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 85.879997) (3126.659912, 85.879997) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 105.879997) (3126.659912, 105.879997) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 125.879997) (3126.659912, 125.879997) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 145.880005) (3126.659912, 145.880005) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 165.880005) (3126.659912, 165.880005) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 185.880005) (3126.659912, 185.880005) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 205.880005) (3126.659912, 205.880005) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 225.880005) (3126.659912, 225.880005) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 245.880005) (3126.659912, 245.880005) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 265.880005) (3126.659912, 265.880005) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 285.880005) (3126.659912, 285.880005) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 305.880005) (3126.659912, 305.880005) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 325.880005) (3126.659912, 325.880005) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 345.880005) (3126.659912, 345.880005) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 365.880005) (3126.659912, 365.880005) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 385.880005) (3126.659912, 385.880005) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 405.880005) (3126.659912, 405.880005) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 425.880005) (3126.659912, 425.880005) because same wire already exists.
**WARN: (EMS-27):	Message (IMPPP-170) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Stripe generation is complete.
<CMD> setSrouteMode -viaConnectToShape { ring stripe blockring blockpin }
<CMD> sroute -connect { corePin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { VCC GND } -allowLayerChange 1 -targetViaLayerRange { metal1(1) metal6(6) }
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Fri Dec 23 01:23:22 2022 ***
SPECIAL ROUTE ran on directory: /home/user2/Vsd22/Vsd22113/Desktop/HW4_4/build
SPECIAL ROUTE ran on machine: vlsicad9 (Linux 3.10.0-957.21.3.el7.x86_64 Xeon 1.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VCC GND"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2452.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 398 macros, 179 used
Read in 181 components
  175 core components: 175 unplaced, 0 placed, 0 fixed
  6 block/ring components: 0 unplaced, 0 placed, 6 fixed
Read in 167 physical pins
  167 physical pins: 0 unplaced, 167 placed, 0 fixed
Read in 7 blockages
Read in 167 nets
Read in 2 special nets, 2 routed
Read in 529 terminals
2 nets selected.

Begin power routing ...
CPU time for FollowPin 3 seconds
CPU time for FollowPin 3 seconds
  Number of Core ports routed: 2146
  Number of Followpin connections: 1073
End power routing: cpu: 0:00:09, real: 0:00:09, peak: 2466.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 167 io pins ...
 Updating DB with 4 via definition ...

sroute post-processing starts at Fri Dec 23 01:23:31 2022
The viaGen is rebuilding shadow vias for net GND.
sroute post-processing ends at Fri Dec 23 01:23:31 2022

sroute post-processing starts at Fri Dec 23 01:23:31 2022
The viaGen is rebuilding shadow vias for net VCC.
sroute post-processing ends at Fri Dec 23 01:23:32 2022
sroute created 3333 wires.
ViaGen created 101856 vias, deleted 65 vias to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |      2952      |       NA       |
|   via  |      34587     |       63       |
| metal2 |        8       |       NA       |
|  via2  |      33741     |        0       |
| metal3 |       336      |       NA       |
|  via3  |      33455     |        0       |
|  via4  |       73       |        2       |
| metal5 |       37       |       NA       |
+--------+----------------+----------------+
<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report top.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-report top.drc.rpt                     # string, default="", user setting
 *** Starting Verify DRC (MEM: 1387.8) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:01.4  ELAPSED TIME: 2.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> verifyConnectivity -net {VCC GND} -type special -noAntenna -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Dec 23 01:24:06 2022

Design Name: top
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (3162.0000, 3160.0800)
Error Limit = 1000; Warning Limit = 50
Check specified nets
*** Checking Net VCC
*** Checking Net GND

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Dec 23 01:24:07 2022
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.5  MEM: 10.645M)

<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: User settings:
setDesignMode -process                    180
setExtractRCMode -coupling_c_th           3
setExtractRCMode -relative_c_th           0.03
setExtractRCMode -total_c_th              5
setDelayCalMode -engine                   aae
setPlaceMode -MXPBoundaryLevel            7
setPlaceMode -MXPConstraintFile           {}
setPlaceMode -MXPControlSetting           0
setPlaceMode -MXPLogicHierAware           0
setPlaceMode -MXPPreplaceSetting          5
setPlaceMode -MXPRefineSetting            17
setPlaceMode -place_global_place_io_pins  false
setPlaceMode -timingDriven                true
setAnalysisMode -virtualIPO               false

Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=1464.72 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: Cdb files are: 
 	/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/celtic/u18_ss.cdb
	/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/celtic/u18_tt.cdb
	/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/celtic/u18_ff.cdb
 

*summary: 3111 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:06.7) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 13060 (63.6%) nets
3		: 4409 (21.5%) nets
4     -	14	: 2624 (12.8%) nets
15    -	39	: 233 (1.1%) nets
40    -	79	: 161 (0.8%) nets
80    -	159	: 32 (0.2%) nets
160   -	319	: 10 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 1 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 1 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=20679 (0 fixed + 20679 movable) #buf cell=962 #inv cell=2144 #block=6 (0 floating + 6 preplaced)
#ioInst=0 #net=20531 #term=79893 #term/net=3.89, #fixedIo=167, #floatIo=0, #fixedPin=0, #floatPin=167
stdCell: 20679 single + 0 double + 0 multi
Total standard cell length = 109.2018 (mm), area = 0.5504 (mm^2)
Average module density = 0.171.
Density for the design = 0.171.
       = stdcell_area 176132 sites (550377 um^2) / alloc_area 1031447 sites (3223066 um^2).
Pin Density = 0.02614.
            = total # of pins 79893 / total area 3056418.
Identified 5 spare or floating instances, with no clusters.
=== lastAutoLevel = 10 
Clock gating cells determined by native netlist tracing.
Init WL Bound For Global Placement... 
Iteration  1: Total net bbox = 1.819e+06 (8.84e+05 9.35e+05)
              Est.  stn bbox = 1.979e+06 (9.69e+05 1.01e+06)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 1648.7M
Iteration  2: Total net bbox = 1.819e+06 (8.84e+05 9.35e+05)
              Est.  stn bbox = 1.979e+06 (9.69e+05 1.01e+06)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1649.7M
*** Finished SKP initialization (cpu=0:00:25.6, real=0:00:25.0)***

Active views After View pruning: 
AV_max
Iteration  3: Total net bbox = 1.234e+06 (4.87e+05 7.47e+05)
              Est.  stn bbox = 1.469e+06 (6.04e+05 8.65e+05)
              cpu = 0:00:33.6 real = 0:00:33.0 mem = 2004.0M
Iteration  4: Total net bbox = 1.159e+06 (4.58e+05 7.02e+05)
              Est.  stn bbox = 1.363e+06 (5.56e+05 8.06e+05)
              cpu = 0:00:08.7 real = 0:00:09.0 mem = 2051.3M
Iteration  5: Total net bbox = 1.159e+06 (4.58e+05 7.02e+05)
              Est.  stn bbox = 1.363e+06 (5.56e+05 8.06e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2051.3M
Iteration  6: Total net bbox = 1.478e+06 (6.60e+05 8.19e+05)
              Est.  stn bbox = 1.888e+06 (9.04e+05 9.84e+05)
              cpu = 0:00:22.1 real = 0:00:22.0 mem = 2002.3M
Iteration  7: Total net bbox = 1.530e+06 (7.04e+05 8.27e+05)
              Est.  stn bbox = 1.965e+06 (9.67e+05 9.98e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2002.3M
Iteration  8: Total net bbox = 1.530e+06 (7.04e+05 8.27e+05)
              Est.  stn bbox = 1.965e+06 (9.67e+05 9.98e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2002.3M
Iteration  9: Total net bbox = 1.589e+06 (7.37e+05 8.52e+05)
              Est.  stn bbox = 2.069e+06 (1.02e+06 1.05e+06)
              cpu = 0:00:25.3 real = 0:00:25.0 mem = 1987.1M
Iteration 10: Total net bbox = 1.589e+06 (7.37e+05 8.52e+05)
              Est.  stn bbox = 2.069e+06 (1.02e+06 1.05e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1987.1M
Iteration 11: Total net bbox = 1.615e+06 (7.49e+05 8.67e+05)
              Est.  stn bbox = 2.109e+06 (1.04e+06 1.07e+06)
              cpu = 0:00:14.0 real = 0:00:14.0 mem = 1988.8M
Iteration 12: Total net bbox = 1.615e+06 (7.49e+05 8.67e+05)
              Est.  stn bbox = 2.109e+06 (1.04e+06 1.07e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1988.8M
Iteration 13: Total net bbox = 1.656e+06 (7.68e+05 8.88e+05)
              Est.  stn bbox = 2.148e+06 (1.05e+06 1.10e+06)
              cpu = 0:00:21.8 real = 0:00:22.0 mem = 1982.8M
Iteration 14: Total net bbox = 1.656e+06 (7.68e+05 8.88e+05)
              Est.  stn bbox = 2.148e+06 (1.05e+06 1.10e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1982.8M
Iteration 15: Total net bbox = 1.698e+06 (7.89e+05 9.09e+05)
              Est.  stn bbox = 2.190e+06 (1.07e+06 1.12e+06)
              cpu = 0:00:20.7 real = 0:00:20.0 mem = 1974.3M
Iteration 16: Total net bbox = 1.698e+06 (7.89e+05 9.09e+05)
              Est.  stn bbox = 2.190e+06 (1.07e+06 1.12e+06)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 1974.3M
Iteration 17: Total net bbox = 1.764e+06 (8.08e+05 9.56e+05)
              Est.  stn bbox = 2.247e+06 (1.08e+06 1.16e+06)
              cpu = 0:00:25.7 real = 0:00:25.0 mem = 1987.7M
Iteration 18: Total net bbox = 1.764e+06 (8.08e+05 9.56e+05)
              Est.  stn bbox = 2.247e+06 (1.08e+06 1.16e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1987.7M
Iteration 19: Total net bbox = 1.764e+06 (8.08e+05 9.56e+05)
              Est.  stn bbox = 2.247e+06 (1.08e+06 1.16e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1987.7M
Finished Global Placement (cpu=0:02:54, real=0:02:54, mem=1987.7M)
Keep Tdgp Graph and DB for later use
Info: 0 clock gating cells identified, 0 (on average) moved 0/10
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:08:53 mem=1987.7M) ***
Total net bbox length = 1.764e+06 (8.077e+05 9.560e+05) (ext = 2.436e+05)
Move report: Detail placement moves 20679 insts, mean move: 2.91 um, max move: 49.77 um
	Max move on inst (sensor_wrapper/sensor_ctrl/U13): (1927.51, 1708.46) --> (1977.18, 1708.56)
	Runtime: CPU: 0:00:04.7 REAL: 0:00:05.0 MEM: 1987.7MB
Summary Report:
Instances move: 20679 (out of 20679 movable)
Instances flipped: 0
Mean displacement: 2.91 um
Max displacement: 49.77 um (Instance: sensor_wrapper/sensor_ctrl/U13) (1927.51, 1708.46) -> (1977.18, 1708.56)
	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: ND2
Total net bbox length = 1.732e+06 (7.762e+05 9.562e+05) (ext = 2.429e+05)
Runtime: CPU: 0:00:04.8 REAL: 0:00:05.0 MEM: 1987.7MB
*** Finished refinePlace (0:08:58 mem=1987.7M) ***
*** Finished Initial Placement (cpu=0:03:06, real=0:03:06, mem=1987.7M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
SKP will enable view:
  AV_max
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1987.67 MB )
[NR-eGR] Read 213211 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1987.67 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11196
[NR-eGR] #PG Blockages       : 213211
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=20531  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 20531 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 20531 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 2.022970e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       281( 0.19%)        22( 0.01%)   ( 0.20%) 
[NR-eGR]  metal3  (3)        72( 0.05%)         4( 0.00%)   ( 0.05%) 
[NR-eGR]  metal4  (4)       109( 0.07%)         2( 0.00%)   ( 0.07%) 
[NR-eGR]  metal5  (5)        17( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              481( 0.04%)        29( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 0.02% V
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.02% V
Early Global Route congestion estimation runtime: 1.28 seconds, mem = 1987.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.17, normalized total congestion hotspot area = 0.35 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1987.67 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1987.67 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1987.67 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1987.67 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1987.67 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.19 sec, Real: 0.18 sec, Curr Mem: 1987.67 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 79726
[NR-eGR] metal2  (2V) length: 5.521691e+05um, number of vias: 120566
[NR-eGR] metal3  (3H) length: 5.996642e+05um, number of vias: 10454
[NR-eGR] metal4  (4V) length: 3.981072e+05um, number of vias: 3330
[NR-eGR] metal5  (5H) length: 3.338290e+05um, number of vias: 1030
[NR-eGR] metal6  (6V) length: 1.895410e+05um, number of vias: 0
[NR-eGR] Total length: 2.073310e+06um, number of vias: 215106
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.036895e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.87 seconds, mem = 1968.7M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:02.3, real=0:00:02.0)***
Tdgp not successfully inited but do clear! skip clearing
**placeDesign ... cpu = 0: 3:16, real = 0: 3:15, mem = 1799.7M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1409.0M, totSessionCpu=0:09:01 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell tag_array is dont_touch but not dont_use
			Cell tag_array is dont_touch but not dont_use
			Cell tag_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:06, real = 0:00:05, mem = 1407.2M, totSessionCpu=0:09:07 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1813.68 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1826.55 MB )
[NR-eGR] Read 213211 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1831.55 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11196
[NR-eGR] #PG Blockages       : 213211
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=20531  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 20531 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 20531 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 0.03% V. EstWL: 2.038660e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       285( 0.19%)        28( 0.02%)         1( 0.00%)   ( 0.21%) 
[NR-eGR]  metal3  (3)        76( 0.05%)         8( 0.01%)         1( 0.00%)   ( 0.06%) 
[NR-eGR]  metal4  (4)       102( 0.07%)         1( 0.00%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]  metal5  (5)        14( 0.00%)         6( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              477( 0.04%)        43( 0.00%)         2( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 0.02% V
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.03% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1863.65 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1863.65 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 1863.65 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1863.65 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1863.65 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1863.65 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 79726
[NR-eGR] metal2  (2V) length: 5.551997e+05um, number of vias: 120517
[NR-eGR] metal3  (3H) length: 6.013868e+05um, number of vias: 10895
[NR-eGR] metal4  (4V) length: 4.069568e+05um, number of vias: 3514
[NR-eGR] metal5  (5H) length: 3.392303e+05um, number of vias: 1033
[NR-eGR] metal6  (6V) length: 1.866987e+05um, number of vias: 0
[NR-eGR] Total length: 2.089472e+06um, number of vias: 215685
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.329609e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.29 sec, Real: 2.30 sec, Curr Mem: 1831.65 MB )
Extraction called for design 'top' of instances=20685 and nets=21613 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1812.648M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1823.84)
**WARN: (IMPESI-3086):	The cell 'SRAM' does not have characterized noise model(s) for 'SRAM_WC, SRAM_BC, SRAM_TC' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'tag_array' does not have characterized noise model(s) for 'tag_array_WC, tag_array_BC, tag_array_TC' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'data_array' does not have characterized noise model(s) for 'data_array_WC, data_array_BC, data_array_TC' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
Total number of fetched objects 21995
Total number of fetched objects 21995
End delay calculation. (MEM=1872.69 CPU=0:00:17.7 REAL=0:00:18.0)
End delay calculation (fullDC). (MEM=1826.54 CPU=0:00:21.0 REAL=0:00:21.0)
*** Done Building Timing Graph (cpu=0:00:24.9 real=0:00:24.0 totSessionCpu=0:09:39 mem=1826.5M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 AV_max AV_typ 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -63.078 |
|           TNS (ns):|-1.38e+05|
|    Violating Paths:|  5318   |
|          All Paths:|  6353   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    347 (347)     |   -6.301   |    348 (348)     |
|   max_tran     |   436 (18098)    |  -68.323   |   436 (18101)    |
|   max_fanout   |      3 (3)       |    -204    |      5 (5)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.913%
------------------------------------------------------------
**optDesign ... cpu = 0:00:40, real = 0:00:39, mem = 1424.3M, totSessionCpu=0:09:41 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1799.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1799.8M) ***
The useful skew maximum allowed delay is: 0.3

Optimization is working on the following views:
  Setup views: AV_max 
  Hold  views: AV_min 
Info: 2 clock nets excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:46.9/0:23:22.6 (0.4), mem = 1799.8M

Footprint cell information for calculating maxBufDist
*info: There are 14 candidate Buffer cells
*info: There are 14 candidate Inverter cells


Netlist preparation processing... 
Removed 1144 instances
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:08.2/0:00:08.2 (1.0), totSession cpu/real = 0:09:55.1/0:23:30.8 (0.4), mem = 1920.7M
Begin: GigaOpt high fanout net optimization
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:56.6/0:23:32.2 (0.4), mem = 1871.7M
+----------+---------+--------+-----------+------------+--------+
| Density  | Commits |  WNS   |    TNS    |    Real    |  Mem   |
+----------+---------+--------+-----------+------------+--------+
|    16.38%|        -| -61.084|-128927.476|   0:00:00.0| 1890.8M|
|    16.40%|       15| -12.490| -19219.603|   0:00:03.0| 1938.0M|
+----------+---------+--------+-----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:03.0 real=0:00:03.0 mem=1938.0M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.

*** DrvOpt [finish] : cpu/real = 0:00:11.8/0:00:11.8 (1.0), totSession cpu/real = 0:10:08.3/0:23:44.0 (0.4), mem = 1918.9M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:08.4/0:23:44.1 (0.4), mem = 1918.9M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   505| 17935|   -11.38|   434|   434|    -1.53|     3|     3|     0|     0|   -12.49|-19219.60|       0|       0|       0|  16.40|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     3|     3|     0|     0|    -6.21| -6893.86|     314|      46|     177|  16.57| 0:00:25.0|  1946.0M|
|     0|     0|     0.00|     0|     0|     0.00|     3|     3|     0|     0|    -6.21| -6893.86|       0|       0|       0|  16.57| 0:00:00.0|  1946.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:25.6 real=0:00:25.0 mem=1946.0M) ***

*** DrvOpt [finish] : cpu/real = 0:00:30.9/0:00:30.9 (1.0), totSession cpu/real = 0:10:39.3/0:24:15.0 (0.4), mem = 1926.9M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:38, real = 0:01:37, mem = 1550.9M, totSessionCpu=0:10:39 **

Active setup views:
 AV_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 2 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:39.8/0:24:15.5 (0.4), mem = 1879.9M
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 1320 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -6.210  TNS Slack -6893.865 
+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
|  WNS   |   TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                     |
+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
|  -6.210|-6893.865|    16.57%|   0:00:00.0| 1899.0M|    AV_max|  default| CPU_wrapper/CPU/EXE/EXEMEMo.EXE_MemtoReg_reg/D    |
|  -2.484|-1348.683|    16.61%|   0:00:15.0| 1954.5M|    AV_max|  default| CPU_wrapper/CPU/MEM/MEMWBo.MEM_dout_reg[6]/D      |
|  -1.268| -310.487|    16.67%|   0:00:11.0| 1954.5M|    AV_max|  default| CPU_wrapper/CPU/IF/PC/PC_out_reg[30]/D            |
|  -1.268| -310.487|    16.67%|   0:00:01.0| 1954.5M|    AV_max|  default| CPU_wrapper/CPU/IF/PC/PC_out_reg[30]/D            |
|  -1.043| -166.612|    16.67%|   0:00:05.0| 1954.5M|    AV_max|  default| CPU_wrapper/CPU/MEM/MEMWBo.MEM_dout_reg[6]/D      |
|  -0.593|  -55.247|    16.68%|   0:00:04.0| 1954.5M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mepc_reg[8]/D             |
|  -0.474|  -42.301|    16.69%|   0:00:01.0| 1954.5M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mepc_reg[8]/D             |
|  -0.474|  -42.301|    16.69%|   0:00:00.0| 1954.5M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mepc_reg[8]/D             |
|  -0.447|  -37.023|    16.69%|   0:00:01.0| 1954.5M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mstatus_reg[3]/D          |
|  -0.327|  -12.631|    16.69%|   0:00:02.0| 1954.5M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mstatus_reg[3]/D          |
|  -0.294|  -15.643|    16.69%|   0:00:00.0| 1954.5M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mepc_reg[8]/D             |
|  -0.294|  -15.643|    16.69%|   0:00:00.0| 1954.5M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mepc_reg[8]/D             |
|  -0.294|  -15.233|    16.69%|   0:00:01.0| 1954.5M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mepc_reg[8]/D             |
|  -0.287|  -15.193|    16.69%|   0:00:00.0| 1954.5M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mstatus_reg[3]/D          |
|  -0.287|  -15.193|    16.69%|   0:00:01.0| 1954.5M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mstatus_reg[3]/D          |
|  -0.287|  -15.193|    16.69%|   0:00:00.0| 1954.5M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mstatus_reg[3]/D          |
|  -0.287|  -15.193|    16.69%|   0:00:00.0| 1954.5M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mstatus_reg[3]/D          |
|  -0.287|  -15.188|    16.69%|   0:00:01.0| 1954.5M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mstatus_reg[3]/D          |
|  -0.287|  -15.188|    16.69%|   0:00:00.0| 1954.5M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mstatus_reg[3]/D          |
|  -0.287|  -15.188|    16.69%|   0:00:00.0| 1954.5M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mstatus_reg[3]/D          |
|  -0.287|  -15.050|    16.69%|   0:00:00.0| 1954.5M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mstatus_reg[3]/D          |
|  -0.287|  -15.050|    16.69%|   0:00:01.0| 1954.5M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mstatus_reg[3]/D          |
|  -0.287|  -15.050|    16.69%|   0:00:00.0| 1954.5M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mstatus_reg[3]/D          |
|  -0.287|  -15.050|    16.69%|   0:00:00.0| 1954.5M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mstatus_reg[3]/D          |
|  -0.287|  -15.050|    16.69%|   0:00:01.0| 1954.5M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mstatus_reg[3]/D          |
|  -0.287|  -14.991|    16.69%|   0:00:01.0| 1954.5M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mstatus_reg[3]/D          |
+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:46.2 real=0:00:46.0 mem=1954.5M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:46.2 real=0:00:46.0 mem=1954.5M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.287  TNS Slack -14.991 
*** SetupOpt [finish] : cpu/real = 0:01:04.1/0:01:04.0 (1.0), totSession cpu/real = 0:11:43.9/0:25:19.5 (0.5), mem = 1935.4M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -0.287
*** Check timing (0:00:00.0)
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:47.8/0:25:23.4 (0.5), mem = 1904.5M
Reclaim Optimization WNS Slack -0.287  TNS Slack -14.991 Density 16.69
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    16.69%|        -|  -0.287| -14.991|   0:00:00.0| 1904.5M|
|    16.69%|        5|  -0.287| -14.991|   0:01:51.0| 1964.8M|
|    16.69%|        2|  -0.287| -14.991|   0:00:01.0| 1964.8M|
|    16.69%|        1|  -0.287| -14.991|   0:00:02.0| 1964.8M|
|    16.69%|        1|  -0.287| -14.991|   0:00:01.0| 1964.8M|
|    16.69%|        1|  -0.287| -14.991|   0:00:02.0| 1964.8M|
|    16.69%|        0|  -0.287| -14.991|   0:00:00.0| 1964.8M|
|    16.59%|      162|  -0.287| -13.910|   0:00:03.0| 1964.8M|
|    16.39%|      576|  -0.220|  -6.428|   0:00:19.0| 1964.8M|
|    16.38%|       38|  -0.220|  -6.424|   0:00:02.0| 1964.8M|
|    16.38%|        4|  -0.220|  -6.424|   0:00:01.0| 1964.8M|
|    16.38%|        0|  -0.220|  -6.424|   0:00:00.0| 1964.8M|
|    16.38%|        0|  -0.220|  -6.424|   0:00:00.0| 1964.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.220  TNS Slack -6.424 Density 16.38
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:02:28) (real = 0:02:27) **
*** AreaOpt [finish] : cpu/real = 0:02:24.3/0:02:24.1 (1.0), totSession cpu/real = 0:14:12.0/0:27:47.5 (0.5), mem = 1964.8M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:02:28, real=0:02:27, mem=1887.69M, totSessionCpu=0:14:12).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
SKP will enable view:
  AV_max
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1903.81 MB )
[NR-eGR] Read 213211 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1910.06 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11196
[NR-eGR] #PG Blockages       : 213211
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=20587  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 20587 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 20587 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 2.043251e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       313( 0.21%)        22( 0.01%)   ( 0.23%) 
[NR-eGR]  metal3  (3)        61( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal4  (4)       136( 0.09%)         1( 0.00%)   ( 0.09%) 
[NR-eGR]  metal5  (5)         5( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              515( 0.04%)        23( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.03% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.03% V
Early Global Route congestion estimation runtime: 1.30 seconds, mem = 1933.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.17, normalized total congestion hotspot area = 0.17 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:07.8, real=0:00:08.0)***
Iteration  8: Total net bbox = 1.581e+06 (7.18e+05 8.63e+05)
              Est.  stn bbox = 1.947e+06 (9.23e+05 1.02e+06)
              cpu = 0:00:08.9 real = 0:00:09.0 mem = 2119.0M
Iteration  9: Total net bbox = 1.570e+06 (7.02e+05 8.68e+05)
              Est.  stn bbox = 1.924e+06 (8.89e+05 1.04e+06)
              cpu = 0:00:20.7 real = 0:00:21.0 mem = 2097.0M
Iteration 10: Total net bbox = 1.592e+06 (7.15e+05 8.77e+05)
              Est.  stn bbox = 1.951e+06 (9.05e+05 1.05e+06)
              cpu = 0:01:24 real = 0:01:24 mem = 2117.8M
Iteration 11: Total net bbox = 1.641e+06 (7.38e+05 9.03e+05)
              Est.  stn bbox = 1.997e+06 (9.26e+05 1.07e+06)
              cpu = 0:02:24 real = 0:02:23 mem = 2202.0M
Iteration 12: Total net bbox = 1.691e+06 (7.57e+05 9.34e+05)
              Est.  stn bbox = 2.047e+06 (9.44e+05 1.10e+06)
              cpu = 0:00:09.9 real = 0:00:10.0 mem = 2108.0M
Move report: Timing Driven Placement moves 19834 insts, mean move: 75.88 um, max move: 759.59 um
	Max move on inst (CPU_wrapper/L1CD/FE_OFC4_FE_DBTN0_rst): (1179.24, 1441.44) --> (479.66, 1381.43)

Finished Incremental Placement (cpu=0:04:43, real=0:04:43, mem=2108.0M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:18:59 mem=2108.7M) ***
Total net bbox length = 1.717e+06 (7.815e+05 9.354e+05) (ext = 2.267e+05)
Move report: Detail placement moves 19834 insts, mean move: 2.28 um, max move: 47.15 um
	Max move on inst (sensor_wrapper/sensor_ctrl/U34): (2120.46, 1708.47) --> (2167.52, 1708.56)
	Runtime: CPU: 0:00:04.2 REAL: 0:00:04.0 MEM: 2108.7MB
Summary Report:
Instances move: 19834 (out of 19834 movable)
Instances flipped: 0
Mean displacement: 2.28 um
Max displacement: 47.15 um (Instance: sensor_wrapper/sensor_ctrl/U34) (2120.46, 1708.47) -> (2167.52, 1708.56)
	Length: 6 sites, height: 1 rows, site name: core_5040, cell type: ND2P
Total net bbox length = 1.688e+06 (7.489e+05 9.389e+05) (ext = 2.263e+05)
Runtime: CPU: 0:00:04.3 REAL: 0:00:04.0 MEM: 2108.7MB
*** Finished refinePlace (0:19:03 mem=2108.7M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2108.72 MB )
[NR-eGR] Read 213211 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2108.72 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11196
[NR-eGR] #PG Blockages       : 213211
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=20587  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 20587 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 20587 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.909202e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       320( 0.22%)        42( 0.03%)   ( 0.24%) 
[NR-eGR]  metal3  (3)        53( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  metal4  (4)       168( 0.11%)         0( 0.00%)   ( 0.11%) 
[NR-eGR]  metal5  (5)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              546( 0.04%)        42( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.03% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.04% V
Early Global Route congestion estimation runtime: 1.33 seconds, mem = 2108.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.17, normalized total congestion hotspot area = 0.35 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 2108.72 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2108.72 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2108.72 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2108.72 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2108.72 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 2108.72 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 78417
[NR-eGR] metal2  (2V) length: 5.028140e+05um, number of vias: 117075
[NR-eGR] metal3  (3H) length: 5.176066e+05um, number of vias: 11686
[NR-eGR] metal4  (4V) length: 4.006952e+05um, number of vias: 4041
[NR-eGR] metal5  (5H) length: 3.587207e+05um, number of vias: 1078
[NR-eGR] metal6  (6V) length: 1.790597e+05um, number of vias: 0
[NR-eGR] Total length: 1.958896e+06um, number of vias: 212297
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.631577e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.94 seconds, mem = 2067.7M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:04:52, real=0:04:52)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2067.7M)
Extraction called for design 'top' of instances=19840 and nets=22087 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2067.719M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:10:06, real = 0:10:05, mem = 1529.4M, totSessionCpu=0:19:07 **
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1948.79)
Total number of fetched objects 21078
End delay calculation. (MEM=1984.1 CPU=0:00:08.0 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1984.1 CPU=0:00:09.7 REAL=0:00:10.0)
*** Timing NOT met, worst failing slack is -0.678
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 2 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:19:23.1/0:32:58.2 (0.6), mem = 2000.1M
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 1500 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.678 TNS Slack -50.067 Density 16.38
OptDebug: Start of Optimizer WNS Pass 0: default* WNS -0.678 TNS -50.006; reg2reg* WNS -0.486 TNS -1.536; HEPG WNS -0.486 TNS -1.536; all paths WNS -0.678 TNS -50.067
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
|  -0.486|   -0.678|  -1.536|  -50.067|    16.38%|   0:00:00.0| 2035.2M|    AV_max|  reg2reg| CPU_wrapper/L1CI/DA/i_data_array/DI122            |
|  -0.131|   -0.678|  -0.191|  -50.067|    16.38%|   0:00:01.0| 2035.2M|    AV_max|  reg2reg| CPU_wrapper/L1CI/DA/i_data_array/DI122            |
|  -0.060|   -0.672|  -0.060|  -47.536|    16.38%|   0:00:00.0| 2035.2M|    AV_max|  reg2reg| CPU_wrapper/CPU/IF/PC/PC_out_reg[31]/D            |
|   0.033|   -0.672|   0.000|  -47.529|    16.38%|   0:00:00.0| 2035.2M|    AV_max|  reg2reg| CPU_wrapper/CPU/IF/PC/PC_out_reg[31]/D            |
|   0.067|   -0.672|   0.000|  -47.529|    16.38%|   0:00:00.0| 2043.2M|    AV_max|  reg2reg| CPU_wrapper/CPU/IF/PC/PC_out_reg[31]/D            |
|   0.067|   -0.672|   0.000|  -47.529|    16.38%|   0:00:00.0| 2043.2M|    AV_max|  reg2reg| CPU_wrapper/CPU/IF/PC/PC_out_reg[31]/D            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=2043.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
|  -0.672|   -0.672| -47.529|  -47.529|    16.38%|   0:00:00.0| 2043.2M|    AV_max|  default| CPU_wrapper/L1CI/DA/i_data_array/DI107            |
|  -0.571|   -0.571| -27.209|  -27.209|    16.38%|   0:00:01.0| 2046.2M|    AV_max|  default| CPU_wrapper/L1CI/DA/i_data_array/DI107            |
|  -0.380|   -0.380| -31.785|  -31.785|    16.38%|   0:00:00.0| 2046.2M|    AV_max|  default| CPU_wrapper/L1CI/DA/i_data_array/DI120            |
|  -0.324|   -0.324| -11.804|  -11.804|    16.38%|   0:00:01.0| 2046.2M|    AV_max|  default| CPU_wrapper/L1CI/DA/i_data_array/DI120            |
|  -0.309|   -0.309| -18.043|  -18.043|    16.39%|   0:00:00.0| 2046.2M|    AV_max|  default| CPU_wrapper/L1CI/DA/i_data_array/DI120            |
|  -0.305|   -0.305| -16.038|  -16.038|    16.39%|   0:00:00.0| 2046.2M|    AV_max|  default| CPU_wrapper/L1CI/DA/i_data_array/DI120            |
|  -0.269|   -0.269| -15.739|  -15.739|    16.39%|   0:00:00.0| 2046.2M|    AV_max|  default| CPU_wrapper/L1CI/DA/i_data_array/DI98             |
|  -0.233|   -0.233|  -4.789|   -4.789|    16.39%|   0:00:01.0| 2046.2M|    AV_max|  default| CPU_wrapper/L1CI/DA/i_data_array/DI120            |
|  -0.215|   -0.215|  -4.743|   -4.743|    16.39%|   0:00:00.0| 2046.2M|    AV_max|  default| CPU_wrapper/L1CI/DA/i_data_array/DI113            |
|  -0.198|   -0.198|  -3.959|   -3.959|    16.39%|   0:00:01.0| 2046.2M|    AV_max|  default| IM1/i_SRAM/A8                                     |
|  -0.162|   -0.162|  -2.892|   -2.892|    16.39%|   0:00:00.0| 2046.2M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mstatus_reg[3]/D          |
|  -0.133|   -0.133|  -2.303|   -2.303|    16.39%|   0:00:01.0| 2046.2M|    AV_max|  default| CPU_wrapper/L1CI/DA/i_data_array/DI7              |
|  -0.099|   -0.099|  -0.655|   -0.655|    16.40%|   0:00:00.0| 2046.2M|    AV_max|  default| CPU_wrapper/L1CI/DA/i_data_array/DI122            |
|  -0.061|   -0.061|  -0.318|   -0.318|    16.40%|   0:00:01.0| 2046.2M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mstatus_reg[3]/D          |
|  -0.052|   -0.052|  -0.283|   -0.283|    16.40%|   0:00:00.0| 2046.2M|    AV_max|  default| CPU_wrapper/L1CI/DA/i_data_array/DI105            |
|  -0.035|   -0.035|  -0.113|   -0.113|    16.40%|   0:00:00.0| 2046.2M|    AV_max|  default| CPU_wrapper/L1CI/DA/i_data_array/DI106            |
|  -0.025|   -0.025|  -0.025|   -0.025|    16.40%|   0:00:01.0| 2046.2M|    AV_max|  default| IM1/i_SRAM/A8                                     |
|   0.021|    0.021|   0.000|    0.000|    16.40%|   0:00:00.0| 2046.2M|    AV_max|  default| IM1/i_SRAM/A5                                     |
|   0.057|    0.057|   0.000|    0.000|    16.40%|   0:00:00.0| 2046.2M|    AV_max|  default| CPU_wrapper/L1CI/DA/i_data_array/DI124            |
|   0.057|    0.057|   0.000|    0.000|    16.40%|   0:00:00.0| 2046.2M|    AV_max|  default| CPU_wrapper/L1CI/DA/i_data_array/DI124            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:07.5 real=0:00:07.0 mem=2046.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:08.3 real=0:00:09.0 mem=2046.2M) ***
OptDebug: End of Optimizer WNS Pass 0: default* WNS 0.057 TNS 0.000; reg2reg* WNS 0.067 TNS 0.000; HEPG WNS 0.067 TNS 0.000; all paths WNS 0.057 TNS 0.000
** GigaOpt Optimizer WNS Slack 0.057 TNS Slack 0.000 Density 16.40
*** Starting refinePlace (0:19:55 mem=2046.2M) ***
Total net bbox length = 1.690e+06 (7.503e+05 9.393e+05) (ext = 2.263e+05)
Move report: Detail placement moves 65 insts, mean move: 1.41 um, max move: 3.72 um
	Max move on inst (AXI/RD/FE_RC_33_0): (868.00, 1597.68) --> (864.28, 1597.68)
	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 2049.0MB
Summary Report:
Instances move: 65 (out of 19852 movable)
Instances flipped: 0
Mean displacement: 1.41 um
Max displacement: 3.72 um (Instance: AXI/RD/FE_RC_33_0) (868, 1597.68) -> (864.28, 1597.68)
	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: ND2
Total net bbox length = 1.690e+06 (7.504e+05 9.393e+05) (ext = 2.263e+05)
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2049.0MB
*** Finished refinePlace (0:19:57 mem=2049.0M) ***
*** maximum move = 3.72 um ***
*** Finished re-routing un-routed nets (2049.0M) ***

*** Finish Physical Update (cpu=0:00:03.0 real=0:00:03.0 mem=2049.0M) ***
** GigaOpt Optimizer WNS Slack 0.057 TNS Slack 0.000 Density 16.40
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:16.4 real=0:00:17.0 mem=2049.0M) ***

*** SetupOpt [finish] : cpu/real = 0:00:35.5/0:00:35.2 (1.0), totSession cpu/real = 0:19:58.6/0:33:33.4 (0.6), mem = 2029.9M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:19:59.3/0:33:34.2 (0.6), mem = 1999.0M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 16.40
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    16.40%|        -|   0.000|   0.000|   0:00:00.0| 1999.0M|
|    16.40%|        0|   0.000|   0.000|   0:00:00.0| 1999.0M|
|    16.39%|       13|   0.000|   0.000|   0:00:01.0| 2040.1M|
|    16.36%|      180|  -0.000|  -0.000|   0:00:14.0| 2040.1M|
|    16.35%|        8|  -0.000|  -0.000|   0:00:01.0| 2040.1M|
|    16.35%|        0|  -0.000|  -0.000|   0:00:00.0| 2040.1M|
|    16.35%|        0|  -0.000|  -0.000|   0:00:00.0| 2040.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.000  TNS Slack -0.000 Density 16.35
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:18.2) (real = 0:00:18.0) **
*** Starting refinePlace (0:20:18 mem=2040.1M) ***
Total net bbox length = 1.691e+06 (7.518e+05 9.390e+05) (ext = 2.267e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2040.1MB
Summary Report:
Instances move: 0 (out of 19839 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.691e+06 (7.518e+05 9.390e+05) (ext = 2.267e+05)
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2040.1MB
*** Finished refinePlace (0:20:19 mem=2040.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2040.1M) ***

*** Finish Physical Update (cpu=0:00:02.2 real=0:00:02.0 mem=2040.1M) ***
*** AreaOpt [finish] : cpu/real = 0:00:20.4/0:00:20.4 (1.0), totSession cpu/real = 0:20:19.7/0:33:54.6 (0.6), mem = 2040.1M
End: Area Reclaim Optimization (cpu=0:00:20, real=0:00:20, mem=1981.04M, totSessionCpu=0:20:20).
Begin: GigaOpt postEco DRV Optimization
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:20:20.5/0:33:55.3 (0.6), mem = 1981.0M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    15|    42|    -0.39|    13|    13|    -0.04|     1|     1|     0|     0|    -0.00|    -0.00|       0|       0|       0|  16.35|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     1|     1|     0|     0|    -0.00|    -0.00|       4|       2|      14|  16.36| 0:00:00.0|  2047.4M|
|     0|     0|     0.00|     0|     0|     0.00|     1|     1|     0|     0|    -0.00|    -0.00|       0|       0|       0|  16.36| 0:00:00.0|  2047.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:01.6 real=0:00:02.0 mem=2047.4M) ***

*** Starting refinePlace (0:20:27 mem=2047.4M) ***
Total net bbox length = 1.691e+06 (7.518e+05 9.390e+05) (ext = 2.267e+05)
Move report: Detail placement moves 11 insts, mean move: 3.46 um, max move: 6.90 um
	Max move on inst (CPU_wrapper/CPU/EXE/Csr/FE_OFC814_sensor_interrupt): (951.70, 1648.08) --> (953.56, 1643.04)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2047.4MB
Summary Report:
Instances move: 11 (out of 19845 movable)
Instances flipped: 0
Mean displacement: 3.46 um
Max displacement: 6.90 um (Instance: CPU_wrapper/CPU/EXE/Csr/FE_OFC814_sensor_interrupt) (951.7, 1648.08) -> (953.56, 1643.04)
	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
Total net bbox length = 1.691e+06 (7.518e+05 9.391e+05) (ext = 2.267e+05)
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2047.4MB
*** Finished refinePlace (0:20:29 mem=2047.4M) ***
*** maximum move = 6.90 um ***
*** Finished re-routing un-routed nets (2047.4M) ***

*** Finish Physical Update (cpu=0:00:02.1 real=0:00:02.0 mem=2047.4M) ***
*** DrvOpt [finish] : cpu/real = 0:00:09.0/0:00:08.9 (1.0), totSession cpu/real = 0:20:29.4/0:34:04.3 (0.6), mem = 2028.3M
End: GigaOpt postEco DRV Optimization

Active setup views:
 AV_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'top' of instances=19851 and nets=22100 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1943.664M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1966.58 MB )
[NR-eGR] Read 213211 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1971.58 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11196
[NR-eGR] #PG Blockages       : 213211
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=20598  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 20598 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 20598 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 1.912010e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       305( 0.21%)        31( 0.02%)   ( 0.23%) 
[NR-eGR]  metal3  (3)        52( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  metal4  (4)       195( 0.13%)         1( 0.00%)   ( 0.13%) 
[NR-eGR]  metal5  (5)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              556( 0.04%)        32( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.02% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.03% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.28 sec, Real: 1.29 sec, Curr Mem: 1997.93 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.17 |          0.35 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.17, normalized total congestion hotspot area = 0.35 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   161.34  2177.28   322.62  2338.56 |        0.35   |
[hotspot] +-----+-------------------------------------+---------------+
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1987.93)
Total number of fetched objects 21089
End delay calculation. (MEM=2010.71 CPU=0:00:07.9 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2010.71 CPU=0:00:09.5 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:12.5 real=0:00:12.0 totSessionCpu=0:20:47 mem=2010.7M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:11:46, real = 0:11:44, mem = 1596.6M, totSessionCpu=0:20:47 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.001  |  0.003  | -0.001  |
|           TNS (ns):| -0.001  |  0.000  | -0.001  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      1 (1)       |    -28     |      3 (3)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.358%
Routing Overflow: 0.00% H and 0.03% V
------------------------------------------------------------
**optDesign ... cpu = 0:11:49, real = 0:11:48, mem = 1595.7M, totSessionCpu=0:20:50 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
**place_opt_design ... cpu = 0:15:06, real = 0:15:04, mem = 1903.0M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPESI-3086          3  The cell '%s' does not have characterize...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
*** Message Summary: 8 warning(s), 0 error(s)

<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1538.1M, totSessionCpu=0:20:55 **
Executing: place_opt_design -opt
*** Starting GigaPlace ***
**INFO: User settings:
setDesignMode -process                    180
setExtractRCMode -coupling_c_th           3
setExtractRCMode -engine                  preRoute
setExtractRCMode -relative_c_th           0.03
setExtractRCMode -total_c_th              5
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -engine                   aae
setDelayCalMode -ignoreNetLoad            false
setOptMode -activeHoldViews               { AV_min }
setOptMode -activeSetupViews              { AV_max AV_typ }
setOptMode -autoSetupViews                { AV_max}
setOptMode -autoTDGRSetupViews            { AV_max}
setOptMode -drcMargin                     0
setOptMode -fixCap                        true
setOptMode -fixDrc                        true
setOptMode -fixFanoutLoad                 false
setOptMode -fixTran                       true
setOptMode -optimizeFF                    true
setOptMode -placementSetupViews           { AV_max  }
setOptMode -setupTargetSlack              0
setPlaceMode -MXPBoundaryLevel            7
setPlaceMode -MXPConstraintFile           {}
setPlaceMode -MXPControlSetting           0
setPlaceMode -MXPLogicHierAware           0
setPlaceMode -MXPPreplaceSetting          5
setPlaceMode -MXPRefineSetting            17
setPlaceMode -place_global_place_io_pins  false
setPlaceMode -timingDriven                true
setAnalysisMode -checkType                setup
setAnalysisMode -clkSrcPath               true
setAnalysisMode -clockPropagation         forcedIdeal
setAnalysisMode -usefulSkew               true
setAnalysisMode -virtualIPO               false

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1538.7M, totSessionCpu=0:20:56 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell tag_array is dont_touch but not dont_use
			Cell tag_array is dont_touch but not dont_use
			Cell tag_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1543.0M, totSessionCpu=0:21:01 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1933.38 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1946.25 MB )
[NR-eGR] Read 213211 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1951.25 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11196
[NR-eGR] #PG Blockages       : 213211
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=20598  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 20598 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 20598 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.923143e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       306( 0.21%)        37( 0.02%)   ( 0.23%) 
[NR-eGR]  metal3  (3)        58( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal4  (4)       153( 0.10%)         0( 0.00%)   ( 0.10%) 
[NR-eGR]  metal5  (5)         7( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              526( 0.04%)        37( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.03% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.04% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1980.36 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1980.36 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1980.36 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1980.36 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1980.36 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1980.36 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 78436
[NR-eGR] metal2  (2V) length: 5.073198e+05um, number of vias: 117095
[NR-eGR] metal3  (3H) length: 5.238130e+05um, number of vias: 11821
[NR-eGR] metal4  (4V) length: 4.002908e+05um, number of vias: 4088
[NR-eGR] metal5  (5H) length: 3.600169e+05um, number of vias: 1124
[NR-eGR] metal6  (6V) length: 1.818141e+05um, number of vias: 0
[NR-eGR] Total length: 1.973255e+06um, number of vias: 212564
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.896883e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.59 sec, Real: 2.59 sec, Curr Mem: 1914.73 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'top' of instances=19851 and nets=22100 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1902.727M)
*** Enable all active views. ***

Optimization is working on the following views:
  Setup views: AV_max 
  Hold  views: AV_min 
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1913.8)
Total number of fetched objects 21089
End delay calculation. (MEM=1946.12 CPU=0:00:07.9 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1946.12 CPU=0:00:09.6 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:11.2 real=0:00:11.0 totSessionCpu=0:21:22 mem=1946.1M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.053  |
|           TNS (ns):| -0.649  |
|    Violating Paths:|   37    |
|          All Paths:|  6203   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      1 (1)       |    -28     |      3 (3)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.358%
------------------------------------------------------------
**optDesign ... cpu = 0:00:26, real = 0:00:25, mem = 1542.5M, totSessionCpu=0:21:23 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1917.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1917.4M) ***
The useful skew maximum allowed delay is: 0.3
Info: 2 clock nets excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:21:25.5/0:35:24.9 (0.6), mem = 1917.4M

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:07.5/0:00:07.4 (1.0), totSession cpu/real = 0:21:33.0/0:35:32.4 (0.6), mem = 2033.6M

Active setup views:
 AV_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 2 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:21:34.1/0:35:33.5 (0.6), mem = 1981.6M
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 1502 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.053  TNS Slack -0.649 
+--------+--------+----------+------------+--------+----------+---------+---------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                     |
+--------+--------+----------+------------+--------+----------+---------+---------------------------------------------------+
|  -0.053|  -0.649|    16.36%|   0:00:00.0| 2000.7M|    AV_max|  default| DRAM_WEn[0]                                       |
|  -0.033|  -0.073|    16.36%|   0:00:02.0| 2052.9M|    AV_max|  default| DM1/i_SRAM/A10                                    |
|  -0.033|  -0.060|    16.36%|   0:00:00.0| 2052.9M|    AV_max|  default| DM1/i_SRAM/A10                                    |
|  -0.033|  -0.060|    16.36%|   0:00:00.0| 2052.9M|    AV_max|  default| DM1/i_SRAM/A10                                    |
|  -0.016|  -0.021|    16.36%|   0:00:00.0| 2052.9M|    AV_max|  default| CPU_wrapper/CPU/IF/PC/PC_out_reg[31]/D            |
|  -0.016|  -0.021|    16.36%|   0:00:00.0| 2052.9M|    AV_max|  default| CPU_wrapper/CPU/IF/PC/PC_out_reg[31]/D            |
|  -0.016|  -0.021|    16.36%|   0:00:00.0| 2052.9M|    AV_max|  default| CPU_wrapper/CPU/IF/PC/PC_out_reg[31]/D            |
|  -0.016|  -0.021|    16.36%|   0:00:00.0| 2052.9M|    AV_max|  default| CPU_wrapper/CPU/IF/PC/PC_out_reg[31]/D            |
|  -0.016|  -0.021|    16.36%|   0:00:00.0| 2052.9M|    AV_max|  default| CPU_wrapper/CPU/IF/PC/PC_out_reg[31]/D            |
|  -0.016|  -0.021|    16.36%|   0:00:00.0| 2052.9M|    AV_max|  default| CPU_wrapper/CPU/IF/PC/PC_out_reg[31]/D            |
|  -0.016|  -0.021|    16.36%|   0:00:00.0| 2052.9M|    AV_max|  default| CPU_wrapper/CPU/IF/PC/PC_out_reg[31]/D            |
|  -0.016|  -0.021|    16.36%|   0:00:00.0| 2052.9M|    AV_max|  default| CPU_wrapper/CPU/IF/PC/PC_out_reg[31]/D            |
|  -0.016|  -0.021|    16.36%|   0:00:00.0| 2052.9M|    AV_max|  default| CPU_wrapper/CPU/IF/PC/PC_out_reg[31]/D            |
|  -0.016|  -0.021|    16.36%|   0:00:00.0| 2052.9M|    AV_max|  default| CPU_wrapper/CPU/IF/PC/PC_out_reg[31]/D            |
|  -0.016|  -0.021|    16.36%|   0:00:01.0| 2052.9M|    AV_max|  default| CPU_wrapper/CPU/IF/PC/PC_out_reg[31]/D            |
|  -0.016|  -0.021|    16.36%|   0:00:00.0| 2052.9M|    AV_max|  default| CPU_wrapper/CPU/IF/PC/PC_out_reg[31]/D            |
|  -0.005|  -0.005|    16.36%|   0:00:00.0| 2052.9M|    AV_max|  default| ROM_address_reg[9]/D                              |
|  -0.005|  -0.005|    16.36%|   0:00:00.0| 2052.9M|    AV_max|  default| ROM_address_reg[9]/D                              |
+--------+--------+----------+------------+--------+----------+---------+---------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:02.5 real=0:00:03.0 mem=2052.9M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.5 real=0:00:03.0 mem=2052.9M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.005  TNS Slack -0.005 
*** SetupOpt [finish] : cpu/real = 0:00:20.8/0:00:20.8 (1.0), totSession cpu/real = 0:21:54.9/0:35:54.3 (0.6), mem = 2033.8M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -0.005
*** Check timing (0:00:00.0)
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:21:58.7/0:35:58.2 (0.6), mem = 2008.9M
Reclaim Optimization WNS Slack -0.005  TNS Slack -0.005 Density 16.36
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    16.36%|        -|  -0.005|  -0.005|   0:00:00.0| 2008.9M|
|    16.36%|        1|  -0.005|  -0.005|   0:01:51.0| 2050.0M|
|    16.36%|        1|  -0.005|  -0.005|   0:00:01.0| 2050.0M|
|    16.36%|        1|  -0.005|  -0.005|   0:00:02.0| 2050.0M|
|    16.36%|        1|  -0.005|  -0.005|   0:00:01.0| 2050.0M|
|    16.36%|        1|  -0.005|  -0.005|   0:00:02.0| 2050.0M|
|    16.36%|        0|  -0.005|  -0.005|   0:00:00.0| 2050.0M|
|    16.36%|        6|  -0.005|  -0.005|   0:00:01.0| 2050.0M|
|    16.35%|       33|  -0.005|  -0.005|   0:00:04.0| 2050.0M|
|    16.35%|        0|  -0.005|  -0.005|   0:00:00.0| 2050.0M|
|    16.35%|        0|  -0.005|  -0.005|   0:00:00.0| 2050.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.005  TNS Slack -0.005 Density 16.35
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:02:08) (real = 0:02:08) **
*** AreaOpt [finish] : cpu/real = 0:02:04.5/0:02:04.3 (1.0), totSession cpu/real = 0:24:03.2/0:38:02.5 (0.6), mem = 2050.0M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:02:08, real=0:02:08, mem=1990.94M, totSessionCpu=0:24:03).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
SKP will enable view:
  AV_max
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2005.81 MB )
[NR-eGR] Read 213211 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2010.81 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11196
[NR-eGR] #PG Blockages       : 213211
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=20597  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 20597 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 20597 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.911924e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       292( 0.20%)        33( 0.02%)   ( 0.22%) 
[NR-eGR]  metal3  (3)        50( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  metal4  (4)       183( 0.12%)         1( 0.00%)   ( 0.12%) 
[NR-eGR]  metal5  (5)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              529( 0.04%)        34( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.03% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.04% V
Early Global Route congestion estimation runtime: 1.29 seconds, mem = 2037.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.17, normalized total congestion hotspot area = 0.35 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:07.9, real=0:00:08.0)***
Iteration  8: Total net bbox = 1.590e+06 (7.13e+05 8.78e+05)
              Est.  stn bbox = 1.939e+06 (8.97e+05 1.04e+06)
              cpu = 0:00:03.7 real = 0:00:03.0 mem = 2164.7M
Iteration  9: Total net bbox = 1.559e+06 (6.99e+05 8.59e+05)
              Est.  stn bbox = 1.903e+06 (8.81e+05 1.02e+06)
              cpu = 0:00:06.7 real = 0:00:07.0 mem = 2164.7M
Iteration 10: Total net bbox = 1.572e+06 (7.06e+05 8.66e+05)
              Est.  stn bbox = 1.919e+06 (8.89e+05 1.03e+06)
              cpu = 0:01:00 real = 0:01:00.0 mem = 2165.4M
Iteration 11: Total net bbox = 1.622e+06 (7.31e+05 8.91e+05)
              Est.  stn bbox = 1.970e+06 (9.14e+05 1.06e+06)
              cpu = 0:02:18 real = 0:02:18 mem = 2269.7M
Iteration 12: Total net bbox = 1.672e+06 (7.49e+05 9.23e+05)
              Est.  stn bbox = 2.019e+06 (9.33e+05 1.09e+06)
              cpu = 0:00:09.7 real = 0:00:09.0 mem = 2177.7M
Move report: Timing Driven Placement moves 19844 insts, mean move: 19.01 um, max move: 578.88 um
	Max move on inst (CPU_wrapper/L1CD/FE_OFC714_wire_MEMIO_data_addr_29): (535.68, 1214.64) --> (529.98, 641.45)

Finished Incremental Placement (cpu=0:03:54, real=0:03:54, mem=2177.7M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:28:00 mem=2178.4M) ***
Total net bbox length = 1.698e+06 (7.742e+05 9.240e+05) (ext = 2.287e+05)
Move report: Detail placement moves 19844 insts, mean move: 2.37 um, max move: 49.47 um
	Max move on inst (sensor_wrapper/sensor_ctrl/FE_OFC347_n31): (2038.20, 1446.62) --> (2087.54, 1446.48)
	Runtime: CPU: 0:00:04.3 REAL: 0:00:04.0 MEM: 2178.4MB
Summary Report:
Instances move: 19844 (out of 19844 movable)
Instances flipped: 0
Mean displacement: 2.37 um
Max displacement: 49.47 um (Instance: sensor_wrapper/sensor_ctrl/FE_OFC347_n31) (2038.2, 1446.62) -> (2087.54, 1446.48)
	Length: 5 sites, height: 1 rows, site name: core_5040, cell type: BUF2
Total net bbox length = 1.671e+06 (7.420e+05 9.287e+05) (ext = 2.284e+05)
Runtime: CPU: 0:00:04.4 REAL: 0:00:04.0 MEM: 2178.4MB
*** Finished refinePlace (0:28:05 mem=2178.4M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2178.41 MB )
[NR-eGR] Read 213211 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2178.41 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11196
[NR-eGR] #PG Blockages       : 213211
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=20597  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 20597 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 20597 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 1.882642e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       342( 0.23%)        43( 0.03%)         2( 0.00%)   ( 0.26%) 
[NR-eGR]  metal3  (3)        61( 0.04%)         1( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal4  (4)       191( 0.12%)         3( 0.00%)         0( 0.00%)   ( 0.13%) 
[NR-eGR]  metal5  (5)         5( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              600( 0.05%)        47( 0.00%)         2( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.05% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.06% V
Early Global Route congestion estimation runtime: 1.29 seconds, mem = 2178.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.69, normalized total congestion hotspot area = 1.04 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 2178.41 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2178.41 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2178.41 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2178.41 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2178.41 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 2178.41 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 78429
[NR-eGR] metal2  (2V) length: 5.016171e+05um, number of vias: 117125
[NR-eGR] metal3  (3H) length: 5.041773e+05um, number of vias: 11923
[NR-eGR] metal4  (4V) length: 3.908012e+05um, number of vias: 4094
[NR-eGR] metal5  (5H) length: 3.611234e+05um, number of vias: 1049
[NR-eGR] metal6  (6V) length: 1.766108e+05um, number of vias: 0
[NR-eGR] Total length: 1.934330e+06um, number of vias: 212620
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.591717e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.94 seconds, mem = 2142.4M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:04:03, real=0:04:03)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2142.4M)
Extraction called for design 'top' of instances=19850 and nets=22100 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2142.406M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:07:13, real = 0:07:11, mem = 1579.4M, totSessionCpu=0:28:09 **
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2041.48)
Total number of fetched objects 21088
End delay calculation. (MEM=2073.8 CPU=0:00:08.2 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2073.8 CPU=0:00:09.8 REAL=0:00:09.0)
*** Timing NOT met, worst failing slack is -0.152
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 2 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:28:25.0/0:42:23.8 (0.7), mem = 2089.8M
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 1503 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.152 TNS Slack -11.640 Density 16.35
OptDebug: Start of Optimizer WNS Pass 0: default* WNS -0.152 TNS -11.634; reg2reg* WNS -0.064 TNS -0.064; HEPG WNS -0.064 TNS -0.064; all paths WNS -0.152 TNS -11.640
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
|  -0.064|   -0.152|  -0.064|  -11.640|    16.35%|   0:00:00.0| 2124.9M|    AV_max|  reg2reg| CPU_wrapper/L1CI/DA/i_data_array/DI125            |
|   0.004|   -0.152|   0.000|  -11.634|    16.35%|   0:00:01.0| 2124.9M|    AV_max|  reg2reg| CPU_wrapper/CPU/IF/IFIDo.IF_instrout_reg[27]/D    |
|   0.080|   -0.152|   0.000|  -11.634|    16.35%|   0:00:00.0| 2124.9M|        NA|       NA| NA                                                |
|   0.080|   -0.152|   0.000|  -11.634|    16.35%|   0:00:00.0| 2124.9M|    AV_max|       NA| NA                                                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=2124.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
|  -0.152|   -0.152| -11.634|  -11.634|    16.35%|   0:00:00.0| 2124.9M|    AV_max|  default| CPU_wrapper/CPU/ID/IDEXEo.ID_rs1data_reg[10]/D    |
|  -0.096|   -0.096|  -0.343|   -0.343|    16.36%|   0:00:01.0| 2124.9M|    AV_max|  default| CPU_wrapper/L1CI/DA/i_data_array/DI105            |
|  -0.064|   -0.064|  -0.222|   -0.222|    16.36%|   0:00:00.0| 2127.9M|    AV_max|  default| CPU_wrapper/L1CI/DA/i_data_array/DI96             |
|  -0.026|   -0.026|  -0.133|   -0.133|    16.36%|   0:00:01.0| 2127.9M|    AV_max|  default| CPU_wrapper/L1CI/DA/i_data_array/DI99             |
|  -0.011|   -0.011|  -0.011|   -0.011|    16.36%|   0:00:00.0| 2127.9M|    AV_max|  default| CPU_wrapper/L1CI/DA/i_data_array/DI125            |
|   0.010|    0.010|   0.000|    0.000|    16.36%|   0:00:01.0| 2127.9M|    AV_max|  default| CPU_wrapper/L1CD/DA_in_reg[85]/D                  |
|   0.044|    0.044|   0.000|    0.000|    16.36%|   0:00:01.0| 2127.9M|    AV_max|  default| CPU_wrapper/L1CI/DA/i_data_array/DI109            |
|   0.057|    0.057|   0.000|    0.000|    16.37%|   0:00:01.0| 2127.9M|    AV_max|  default| CPU_wrapper/L1CI/DA/i_data_array/DI109            |
|   0.057|    0.057|   0.000|    0.000|    16.37%|   0:00:00.0| 2127.9M|    AV_max|  default| CPU_wrapper/L1CI/DA/i_data_array/DI109            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.0 real=0:00:05.0 mem=2127.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.8 real=0:00:06.0 mem=2127.9M) ***
OptDebug: End of Optimizer WNS Pass 0: default* WNS 0.057 TNS 0.000; reg2reg* WNS 0.084 TNS 0.000; HEPG WNS 0.084 TNS 0.000; all paths WNS 0.057 TNS 0.000
** GigaOpt Optimizer WNS Slack 0.057 TNS Slack 0.000 Density 16.37
*** Starting refinePlace (0:28:55 mem=2127.9M) ***
Total net bbox length = 1.671e+06 (7.423e+05 9.288e+05) (ext = 2.283e+05)
Move report: Detail placement moves 19 insts, mean move: 3.71 um, max move: 8.14 um
	Max move on inst (AXI/RD/FE_OFC480_FE_OFN200_wire_M0R_RDATA_15): (1998.88, 1673.28) --> (1995.78, 1668.24)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 2133.7MB
Summary Report:
Instances move: 19 (out of 19848 movable)
Instances flipped: 0
Mean displacement: 3.71 um
Max displacement: 8.14 um (Instance: AXI/RD/FE_OFC480_FE_OFN200_wire_M0R_RDATA_15) (1998.88, 1673.28) -> (1995.78, 1668.24)
	Length: 5 sites, height: 1 rows, site name: core_5040, cell type: INV4
Total net bbox length = 1.671e+06 (7.423e+05 9.288e+05) (ext = 2.283e+05)
Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 2133.7MB
*** Finished refinePlace (0:28:57 mem=2133.7M) ***
*** maximum move = 8.14 um ***
*** Finished re-routing un-routed nets (2133.7M) ***

*** Finish Physical Update (cpu=0:00:02.5 real=0:00:03.0 mem=2133.7M) ***
** GigaOpt Optimizer WNS Slack 0.057 TNS Slack 0.000 Density 16.37
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:13.3 real=0:00:13.0 mem=2133.7M) ***

*** SetupOpt [finish] : cpu/real = 0:00:33.0/0:00:32.7 (1.0), totSession cpu/real = 0:28:57.9/0:42:56.5 (0.7), mem = 2114.6M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:28:58.7/0:42:57.3 (0.7), mem = 2077.7M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 16.37
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    16.37%|        -|   0.000|   0.000|   0:00:00.0| 2077.7M|
|    16.37%|        0|   0.000|   0.000|   0:00:00.0| 2077.7M|
|    16.36%|        5|   0.000|   0.000|   0:00:01.0| 2118.9M|
|    16.34%|       81|   0.000|   0.000|   0:00:07.0| 2126.9M|
|    16.34%|        1|   0.000|   0.000|   0:00:01.0| 2126.9M|
|    16.34%|        0|   0.000|   0.000|   0:00:00.0| 2126.9M|
|    16.34%|        0|   0.000|   0.000|   0:00:00.0| 2126.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 16.34
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:11.1) (real = 0:00:11.0) **
*** Starting refinePlace (0:29:10 mem=2126.9M) ***
Total net bbox length = 1.671e+06 (7.423e+05 9.287e+05) (ext = 2.284e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2126.9MB
Summary Report:
Instances move: 0 (out of 19843 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.671e+06 (7.423e+05 9.287e+05) (ext = 2.284e+05)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2126.9MB
*** Finished refinePlace (0:29:11 mem=2126.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2126.9M) ***

*** Finish Physical Update (cpu=0:00:02.3 real=0:00:02.0 mem=2126.9M) ***
*** AreaOpt [finish] : cpu/real = 0:00:13.4/0:00:13.4 (1.0), totSession cpu/real = 0:29:12.1/0:43:10.7 (0.7), mem = 2126.9M
End: Area Reclaim Optimization (cpu=0:00:13, real=0:00:13, mem=2066.79M, totSessionCpu=0:29:12).
Begin: GigaOpt postEco DRV Optimization
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:29:12.6/0:43:11.1 (0.7), mem = 2066.8M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     5|     6|    -0.23|     5|     5|    -0.01|     1|     1|     0|     0|     0.00|     0.00|       0|       0|       0|  16.34|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     1|     1|     0|     0|     0.00|     0.00|       3|       0|       6|  16.35| 0:00:00.0|  2149.2M|
|     0|     0|     0.00|     0|     0|     0.00|     1|     1|     0|     0|     0.00|     0.00|       0|       0|       0|  16.35| 0:00:00.0|  2149.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:01.4 real=0:00:01.0 mem=2149.2M) ***

*** Starting refinePlace (0:29:19 mem=2149.2M) ***
Total net bbox length = 1.671e+06 (7.423e+05 9.287e+05) (ext = 2.280e+05)
Move report: Detail placement moves 8 insts, mean move: 3.20 um, max move: 7.52 um
	Max move on inst (WDT_wrapper/U139): (910.78, 1723.68) --> (908.30, 1728.72)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2149.2MB
Summary Report:
Instances move: 8 (out of 19846 movable)
Instances flipped: 0
Mean displacement: 3.20 um
Max displacement: 7.52 um (Instance: WDT_wrapper/U139) (910.78, 1723.68) -> (908.3, 1728.72)
	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
Total net bbox length = 1.671e+06 (7.423e+05 9.287e+05) (ext = 2.280e+05)
Runtime: CPU: 0:00:01.2 REAL: 0:00:02.0 MEM: 2149.2MB
*** Finished refinePlace (0:29:21 mem=2149.2M) ***
*** maximum move = 7.52 um ***
*** Finished re-routing un-routed nets (2149.2M) ***

*** Finish Physical Update (cpu=0:00:02.2 real=0:00:02.0 mem=2149.2M) ***
*** DrvOpt [finish] : cpu/real = 0:00:08.9/0:00:08.9 (1.0), totSession cpu/real = 0:29:21.5/0:43:20.0 (0.7), mem = 2130.1M
End: GigaOpt postEco DRV Optimization

Active setup views:
 AV_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'top' of instances=19852 and nets=22102 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 2032.445M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2055.36 MB )
[NR-eGR] Read 213211 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2060.36 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11196
[NR-eGR] #PG Blockages       : 213211
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=20599  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 20599 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 20599 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.883206e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       330( 0.22%)        25( 0.02%)   ( 0.24%) 
[NR-eGR]  metal3  (3)        63( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal4  (4)       177( 0.11%)         2( 0.00%)   ( 0.12%) 
[NR-eGR]  metal5  (5)         6( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              579( 0.05%)        27( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.04% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.04% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.33 sec, Real: 1.33 sec, Curr Mem: 2086.71 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.17 |          0.17 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.17, normalized total congestion hotspot area = 0.17 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |    80.70  1935.36   241.98  2096.64 |        0.17   |
[hotspot] +-----+-------------------------------------+---------------+
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2076.71)
Total number of fetched objects 21090
End delay calculation. (MEM=2099.49 CPU=0:00:08.2 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2099.49 CPU=0:00:09.9 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:12.9 real=0:00:12.0 totSessionCpu=0:29:40 mem=2099.5M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:08:43, real = 0:08:42, mem = 1631.6M, totSessionCpu=0:29:40 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.010  |  0.001  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      1 (1)       |    -28     |      3 (3)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.348%
Routing Overflow: 0.00% H and 0.04% V
------------------------------------------------------------
**optDesign ... cpu = 0:08:46, real = 0:08:46, mem = 1633.5M, totSessionCpu=0:29:42 **
*** Finished optDesign ***
**place_opt_design ... cpu = 0:08:47, real = 0:08:47, mem = 1989.8M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> saveDesign ../pr/backup/placement
#% Begin save design ... (date=12/23 01:50:33, mem=1565.0M)
% Begin Save ccopt configuration ... (date=12/23 01:50:33, mem=1568.0M)
% End Save ccopt configuration ... (date=12/23 01:50:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1568.8M, current mem=1568.8M)
% Begin Save netlist data ... (date=12/23 01:50:33, mem=1568.8M)
Writing Binary DB to ../pr/backup/placement.dat/top.v.bin in single-threaded mode...
% End Save netlist data ... (date=12/23 01:50:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=1568.8M, current mem=1568.8M)
Saving symbol-table file ...
Saving congestion map file ../pr/backup/placement.dat/top.route.congmap.gz ...
% Begin Save AAE data ... (date=12/23 01:50:34, mem=1569.7M)
Saving AAE Data ...
% End Save AAE data ... (date=12/23 01:50:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1569.8M, current mem=1569.8M)
Saving preference file ../pr/backup/placement.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/23 01:50:34, mem=1571.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/23 01:50:35, total cpu=0:00:00.1, real=0:00:01.0, peak res=1571.0M, current mem=1571.0M)
Saving PG file ../pr/backup/placement.dat/top.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Fri Dec 23 01:50:35 2022)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1989.9M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=12/23 01:50:35, mem=1571.1M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
AV_max
% End Save placement data ... (date=12/23 01:50:35, total cpu=0:00:00.1, real=0:00:00.0, peak res=1571.1M, current mem=1571.1M)
% Begin Save routing data ... (date=12/23 01:50:35, mem=1571.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=1989.9M) ***
% End Save routing data ... (date=12/23 01:50:35, total cpu=0:00:00.3, real=0:00:00.0, peak res=1571.7M, current mem=1571.7M)
Saving property file ../pr/backup/placement.dat/top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1992.9M) ***
Saving rc congestion map ../pr/backup/placement.dat/top.congmap.gz ...
% Begin Save power constraints data ... (date=12/23 01:50:36, mem=1572.1M)
% End Save power constraints data ... (date=12/23 01:50:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1572.2M, current mem=1572.2M)
RC
Generated self-contained design placement.dat
#% End save design ... (date=12/23 01:50:44, total cpu=0:00:08.9, real=0:00:11.0, peak res=1577.1M, current mem=1577.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> update_constraint_mode -name CM -sdc_files ../script/APR_CTS.sdc
Reading timing constraints file '../script/APR_CTS.sdc' ...
Current (total cpu=0:30:26, real=0:46:47, peak res=1900.6M, current mem=1538.7M)
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../script/APR_CTS.sdc, Line 17).

INFO (CTE): Reading of timing constraints file ../script/APR_CTS.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1549.5M, current mem=1549.5M)
Current (total cpu=0:30:26, real=0:46:47, peak res=1900.6M, current mem=1549.5M)
<CMD> set_ccopt_property buffer_cells { BUF1CK BUF2CK BUF3CK BUF4CK BUF6CK BUF8CK BUF12CK }
<CMD> set_ccopt_property inverter_cells { INV1CK INV2CK INV3CK INV4CK INV6CK INV8CK INV12CK }
<CMD> set_ccopt_property clock_gating_cells { GCKETN GCKETP GCKETT GCKETF }
<CMD> set_ccopt_property use_inverters true
<CMD> set_ccopt_property update_io_latency false
<CMD> set_ccopt_property add_exclusion_drivers true
<CMD> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CM
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Ignoring AAE DB Resetting ...
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Extracting original clock gating for clk2...
  clock_tree clk2 contains 135 sinks and 0 clock gates.
  Extraction for clk2 complete.
Extracting original clock gating for clk2 done.
Extracting original clock gating for clk...
  clock_tree clk contains 4640 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
The skew group clk/CM was created. It contains 4640 sinks and 1 sources.
The skew group clk2/CM was created. It contains 135 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> ccopt_design -cts
#% Begin ccopt_design (date=12/23 01:52:02, mem=1517.9M)
Turning off fast DC mode./nRuntime...
**INFO: User's settings:
setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -grouteExpTdStdDelay               53.6
setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
setDesignMode -process                              180
setExtractRCMode -coupling_c_th                     3
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     0.03
setExtractRCMode -total_c_th                        5
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -eng_copyNetPropToNewNet            true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setPlaceMode -MXPBoundaryLevel                      7
setPlaceMode -MXPConstraintFile                     {}
setPlaceMode -MXPControlSetting                     0
setPlaceMode -MXPLogicHierAware                     0
setPlaceMode -MXPPreplaceSetting                    5
setPlaceMode -MXPRefineSetting                      17
setPlaceMode -place_global_place_io_pins            false
setPlaceMode -timingDriven                          true

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1971.3M, init mem=1988.0M)
*info: Placed = 19852          (Fixed = 6)
*info: Unplaced = 0           
Placement Density:16.35%(532000/3254226)
Placement Density (including fixed std cells):16.35%(532000/3254226)
Finished checkPlace (total: cpu=0:00:00.8, real=0:00:01.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=1988.0M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.8 real=0:00:00.6)
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.8 real=0:00:00.6)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.8 real=0:00:00.6)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 4775 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 4775 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1988.04 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1996.29 MB )
[NR-eGR] Read 213211 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2001.29 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11196
[NR-eGR] #PG Blockages       : 213211
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=20599  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 20599 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 20599 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.883206e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       330( 0.22%)        25( 0.02%)   ( 0.24%) 
[NR-eGR]  metal3  (3)        63( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal4  (4)       177( 0.11%)         2( 0.00%)   ( 0.12%) 
[NR-eGR]  metal5  (5)         6( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              579( 0.05%)        27( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.04% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.04% V
[NR-eGR] Started Export DB wires ( Curr Mem: 2024.63 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2024.63 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 2024.63 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2024.63 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2024.63 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.19 sec, Real: 0.20 sec, Curr Mem: 2024.63 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 78433
[NR-eGR] metal2  (2V) length: 4.976812e+05um, number of vias: 117050
[NR-eGR] metal3  (3H) length: 5.068634e+05um, number of vias: 11867
[NR-eGR] metal4  (4V) length: 3.906326e+05um, number of vias: 4095
[NR-eGR] metal5  (5H) length: 3.586115e+05um, number of vias: 1056
[NR-eGR] metal6  (6V) length: 1.810273e+05um, number of vias: 0
[NR-eGR] Total length: 1.934816e+06um, number of vias: 212501
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.578873e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.21 sec, Real: 2.22 sec, Curr Mem: 1998.63 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:02.3 real=0:00:02.3)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.7 real=0:00:00.5)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
buffer_cells is set for at least one object
clock_gating_cells is set for at least one object
inverter_cells is set for at least one object
route_type is set for at least one object
source_driver is set for at least one object
update_io_latency: 0 (default: true)
use_inverters is set for at least one object
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_trees clk clk2:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
  source_driver: XMD/I XMD/O (default: )
  use_inverters: true (default: auto)
For power domain auto-default:
  Buffers:     BUF12CK BUF8CK BUF6CK BUF4CK BUF3CK BUF2CK BUF1CK 
  Inverters:   INV12CK INV8CK INV6CK INV4CK INV3CK INV2CK INV1CK 
  Clock gates: GCKETF GCKETT GCKETP GCKETN 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 3254226.091um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner DC_max:setup, late and power domain auto-default:
  Slew time target (leaf):    0.518ns
  Slew time target (trunk):   0.518ns
  Slew time target (top):     0.518ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.216ns
  Buffer max distance: 2037.960um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BUF12CK, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=2485.862um, saturatedSlew=0.454ns, speed=6269.513um per ns, cellArea=25.141um^2 per 1000um}
  Inverter  : {lib_cell:INV12CK, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=2037.960um, saturatedSlew=0.456ns, speed=7006.911um per ns, cellArea=24.533um^2 per 1000um}
  Clock gate: {lib_cell:GCKETF, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=1277.006um, saturatedSlew=0.456ns, speed=2980.177um per ns, cellArea=61.174um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/CM:
  Sources:                     pin clk
  Total number of sinks:       4640
  Delay constrained sinks:     4640
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner DC_max:setup.late:
  Skew target:                 0.216ns
Clock tree balancer configuration for skew_group clk2/CM:
  Sources:                     pin clk2
  Total number of sinks:       135
  Delay constrained sinks:     135
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner DC_max:setup.late:
  Skew target:                 0.216ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/CM with 4640 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:03.8 real=0:00:03.8)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:08.8 real=0:00:08.6)
Synthesizing clock trees...
  Preparing To Balance...
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.5 real=0:00:00.5)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk2...
      Clock tree timing engine global stage delay update for DC_max:setup.late...
      Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clustering clock_tree clk2 done.
    Clustering clock_tree clk...
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=0, i=64, icg=0, nicg=0, l=0, total=64
      cell areas       : b=0.000um^2, i=3199.795um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=3199.795um^2
      hp wire lengths  : top=0.000um, trunk=9484.440um, leaf=17445.280um, total=26929.720um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Invs: INV12CK: 64 
    Bottom-up phase done. (took cpu=0:00:03.5 real=0:00:03.4)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:30:44 mem=2101.8M) ***
Total net bbox length = 1.690e+06 (7.521e+05 9.382e+05) (ext = 2.259e+05)
Move report: Detail placement moves 349 insts, mean move: 3.06 um, max move: 15.12 um
	Max move on inst (CTS_ccl_a_inv_00090): (1893.48, 1582.56) --> (1893.48, 1567.44)
	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 2101.8MB
Summary Report:
Instances move: 349 (out of 19910 movable)
Instances flipped: 0
Mean displacement: 3.06 um
Max displacement: 15.12 um (Instance: CTS_ccl_a_inv_00090) (1893.48, 1582.56) -> (1893.48, 1567.44)
	Length: 16 sites, height: 1 rows, site name: core_5040, cell type: INV12CK
Total net bbox length = 1.691e+06 (7.522e+05 9.384e+05) (ext = 2.259e+05)
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2101.8MB
*** Finished refinePlace (0:30:46 mem=2101.8M) ***
    ClockRefiner summary
    All clock instances: Moved 143, flipped 41 and cell swapped 0 (out of a total of 4839).
    The largest move was 15.1 um for CTS_ccl_a_inv_00090.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:02.4 real=0:00:02.4)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for DC_max:setup.late...
    Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
    
    Clock tree legalization - Histogram:
    ====================================
    
    ----------------------------------
    Movement (um)      Number of cells
    ----------------------------------
    [4.34,5.418)              3
    [5.418,6.496)             0
    [6.496,7.574)             0
    [7.574,8.652)             0
    [8.652,9.73)              1
    [9.73,10.808)             7
    [10.808,11.886)           2
    [11.886,12.964)           0
    [12.964,14.042)           1
    [14.042,15.12)            1
    ----------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired                Achieved               Node
                     location               location               
    ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        15.12        (1893.480,1582.560)    (1893.480,1567.440)    ccl_a clock inverter, uid:Af967 (a lib_cell INV12CK) at (1893.480,1567.440), in power domain auto-default
        13.02        (1892.240,1587.600)    (1905.260,1587.600)    ccl_a clock inverter, uid:Af99e (a lib_cell INV12CK) at (1905.260,1587.600), in power domain auto-default
        11.78        (968.440,1683.360)     (980.220,1683.360)     ccl_a clock inverter, uid:Af922 (a lib_cell INV12CK) at (980.220,1683.360), in power domain auto-default
        11.24        (439.580,1567.440)     (445.780,1562.400)     ccl_a clock inverter, uid:Af9a1 (a lib_cell INV12CK) at (445.780,1562.400), in power domain auto-default
        10.08        (821.500,1920.240)     (821.500,1910.160)     ccl_a clock inverter, uid:Af9a2 (a lib_cell INV12CK) at (821.500,1910.160), in power domain auto-default
        10.08        (821.500,1617.840)     (821.500,1627.920)     ccl_a clock inverter, uid:Af9a0 (a lib_cell INV12CK) at (821.500,1627.920), in power domain auto-default
        10.08        (1891.620,1587.600)    (1891.620,1577.520)    ccl_a clock inverter, uid:Af9a9 (a lib_cell INV12CK) at (1891.620,1577.520), in power domain auto-default
        10.08        (821.500,1587.600)     (821.500,1577.520)     ccl_a clock inverter, uid:Af9ad (a lib_cell INV12CK) at (821.500,1577.520), in power domain auto-default
        10.08        (966.580,1688.400)     (966.580,1678.320)     ccl_a clock inverter, uid:Af925 (a lib_cell INV12CK) at (966.580,1678.320), in power domain auto-default
        10.08        (207.700,3119.760)     (207.700,3109.680)     ccl clock inverter, uid:Af92a (a lib_cell INV12CK) at (207.700,3109.680), in power domain auto-default
    ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:03.3 real=0:00:03.3)
    Clock DAG stats after 'Clustering':
      cell counts      : b=0, i=64, icg=0, nicg=0, l=0, total=64
      cell areas       : b=0.000um^2, i=3199.795um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=3199.795um^2
      cell capacitance : b=0.000pF, i=3.764pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=3.764pF
      sink capacitance : count=4775, total=10.831pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.477pF, leaf=8.623pF, total=10.100pF
      wire lengths     : top=0.000um, trunk=10706.699um, leaf=55456.782um, total=66163.481um
      hp wire lengths  : top=0.000um, trunk=9550.260um, leaf=17451.210um, total=27001.470um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.518ns count=17 avg=0.289ns sd=0.094ns min=0.110ns max=0.406ns {9 <= 0.311ns, 8 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
      Leaf  : target=0.518ns count=49 avg=0.342ns sd=0.041ns min=0.209ns max=0.475ns {2 <= 0.311ns, 45 <= 0.414ns, 1 <= 0.466ns, 1 <= 0.492ns, 0 <= 0.518ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Invs: INV12CK: 64 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/CM: insertion delay [min=1.035, max=1.186, avg=1.110, sd=0.029], skew [0.152 vs 0.216], 100% {1.035, 1.186} (wid=0.284 ws=0.130) (gid=0.969 gs=0.124)
    Skew group summary after 'Clustering':
      skew_group clk/CM: insertion delay [min=1.035, max=1.186, avg=1.110, sd=0.029], skew [0.152 vs 0.216], 100% {1.035, 1.186} (wid=0.284 ws=0.130) (gid=0.969 gs=0.124)
      skew_group clk2/CM: insertion delay [min=0.522, max=0.533, avg=0.529, sd=0.002], skew [0.010 vs 0.216], 100% {0.522, 0.533} (wid=0.136 ws=0.010) (gid=0.401 gs=0.005)
    Legalizer API calls during this step: 864 succeeded with high effort: 864 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:07.1 real=0:00:07.1)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        66 (unrouted=66, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 27948 (unrouted=7351, trialRouted=20597, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=7351, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 66 nets for routing of which 66 have one or more fixed wires.
(ccopt eGR): Start to route 66 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2101.80 MB )
[NR-eGR] Read 213211 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2101.80 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11196
[NR-eGR] #PG Blockages       : 213211
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=20663  numIgnoredNets=20597
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 66 clock nets ( 66 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 66 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 66 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.00% V. EstWL: 7.027272e+04um
[NR-eGR] Create a new net group with 37 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 37 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.424488e+04um
[NR-eGR] Create a new net group with 15 nets and layer range [2, 6]
[NR-eGR] Layer group 3: route 15 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.985376e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 2101.80 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2101.80 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2101.80 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2101.80 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2101.80 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2101.80 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 78561
[NR-eGR] metal2  (2V) length: 4.819053e+05um, number of vias: 113796
[NR-eGR] metal3  (3H) length: 5.099042e+05um, number of vias: 14306
[NR-eGR] metal4  (4V) length: 4.123180e+05um, number of vias: 4160
[NR-eGR] metal5  (5H) length: 3.603335e+05um, number of vias: 1056
[NR-eGR] metal6  (6V) length: 1.810273e+05um, number of vias: 0
[NR-eGR] Total length: 1.945488e+06um, number of vias: 211879
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.646097e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 4903
[NR-eGR] metal2  (2V) length: 1.052691e+04um, number of vias: 5810
[NR-eGR] metal3  (3H) length: 3.068229e+04um, number of vias: 2579
[NR-eGR] metal4  (4V) length: 2.330160e+04um, number of vias: 69
[NR-eGR] metal5  (5H) length: 1.950170e+03um, number of vias: 0
[NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.646097e+04um, number of vias: 13361
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 6.646097e+04um, number of vias: 13361
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.66 sec, Real: 1.67 sec, Curr Mem: 2046.80 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:01.9 real=0:00:01.9)
    Routing using eGR only done.
Net route status summary:
  Clock:        66 (unrouted=0, trialRouted=0, noStatus=0, routed=66, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 27948 (unrouted=7351, trialRouted=20597, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=7351, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2055.05 MB )
[NR-eGR] Read 213211 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2057.55 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11196
[NR-eGR] #PG Blockages       : 213211
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 66  Num Prerouted Wires = 13134
[NR-eGR] Read numTotalNets=20663  numIgnoredNets=66
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 20597 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 20597 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 1.831793e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       356( 0.24%)        42( 0.03%)         7( 0.00%)         2( 0.00%)   ( 0.27%) 
[NR-eGR]  metal3  (3)        62( 0.04%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal4  (4)       275( 0.18%)         5( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.18%) 
[NR-eGR]  metal5  (5)         7( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)        15( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              715( 0.06%)        47( 0.00%)         7( 0.00%)         2( 0.00%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.05% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.07% V
Early Global Route congestion estimation runtime: 1.25 seconds, mem = 2080.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 1.99, normalized total congestion hotspot area = 2.51 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 2080.89 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2080.89 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.15 sec, Real: 0.14 sec, Curr Mem: 2080.89 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2080.89 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2080.89 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.19 sec, Real: 0.18 sec, Curr Mem: 2080.89 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 78561
[NR-eGR] metal2  (2V) length: 4.811064e+05um, number of vias: 113051
[NR-eGR] metal3  (3H) length: 4.729180e+05um, number of vias: 15337
[NR-eGR] metal4  (4V) length: 4.058934e+05um, number of vias: 5375
[NR-eGR] metal5  (5H) length: 3.976659e+05um, number of vias: 1357
[NR-eGR] metal6  (6V) length: 1.870484e+05um, number of vias: 0
[NR-eGR] Total length: 1.944632e+06um, number of vias: 213681
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.86 seconds, mem = 2052.9M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:02.2, real=0:00:02.0)
    Congestion Repair done. (took cpu=0:00:02.2 real=0:00:02.2)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:04.9 real=0:00:04.7)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'top' of instances=19916 and nets=28014 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 2052.895M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock tree timing engine global stage delay update for DC_max:setup.late...
  Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=0, i=64, icg=0, nicg=0, l=0, total=64
    cell areas       : b=0.000um^2, i=3199.795um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=3199.795um^2
    cell capacitance : b=0.000pF, i=3.764pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=3.764pF
    sink capacitance : count=4775, total=10.831pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
    wire capacitance : top=0.000pF, trunk=1.477pF, leaf=8.609pF, total=10.086pF
    wire lengths     : top=0.000um, trunk=10706.699um, leaf=55456.782um, total=66163.481um
    hp wire lengths  : top=0.000um, trunk=9550.260um, leaf=17451.210um, total=27001.470um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.518ns count=17 avg=0.289ns sd=0.094ns min=0.110ns max=0.406ns {9 <= 0.311ns, 8 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
    Leaf  : target=0.518ns count=49 avg=0.341ns sd=0.041ns min=0.209ns max=0.475ns {2 <= 0.311ns, 45 <= 0.414ns, 1 <= 0.466ns, 1 <= 0.492ns, 0 <= 0.518ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Invs: INV12CK: 64 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/CM: insertion delay [min=1.035, max=1.188, avg=1.111, sd=0.029], skew [0.153 vs 0.216], 100% {1.035, 1.188} (wid=0.285 ws=0.130) (gid=0.969 gs=0.125)
  Skew group summary after clustering cong repair call:
    skew_group clk/CM: insertion delay [min=1.035, max=1.188, avg=1.111, sd=0.029], skew [0.153 vs 0.216], 100% {1.035, 1.188} (wid=0.285 ws=0.130) (gid=0.969 gs=0.125)
    skew_group clk2/CM: insertion delay [min=0.523, max=0.533, avg=0.530, sd=0.002], skew [0.010 vs 0.216], 100% {0.523, 0.533} (wid=0.136 ws=0.010) (gid=0.402 gs=0.005)
  CongRepair After Initial Clustering done. (took cpu=0:00:06.0 real=0:00:05.8)
  Stage::Clustering done. (took cpu=0:00:13.2 real=0:00:13.0)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=64, icg=0, nicg=0, l=0, total=64
      cell areas       : b=0.000um^2, i=3199.795um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=3199.795um^2
      cell capacitance : b=0.000pF, i=3.764pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=3.764pF
      sink capacitance : count=4775, total=10.831pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.477pF, leaf=8.609pF, total=10.086pF
      wire lengths     : top=0.000um, trunk=10706.699um, leaf=55456.782um, total=66163.481um
      hp wire lengths  : top=0.000um, trunk=9550.260um, leaf=17451.210um, total=27001.470um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.518ns count=17 avg=0.289ns sd=0.094ns min=0.110ns max=0.406ns {9 <= 0.311ns, 8 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
      Leaf  : target=0.518ns count=49 avg=0.341ns sd=0.041ns min=0.209ns max=0.475ns {2 <= 0.311ns, 45 <= 0.414ns, 1 <= 0.466ns, 1 <= 0.492ns, 0 <= 0.518ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Invs: INV12CK: 64 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/CM: insertion delay [min=1.035, max=1.188], skew [0.153 vs 0.216]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/CM: insertion delay [min=1.035, max=1.188], skew [0.153 vs 0.216]
      skew_group clk2/CM: insertion delay [min=0.523, max=0.533], skew [0.010 vs 0.216]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=0, i=64, icg=0, nicg=0, l=0, total=64
      cell areas       : b=0.000um^2, i=3199.795um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=3199.795um^2
      cell capacitance : b=0.000pF, i=3.764pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=3.764pF
      sink capacitance : count=4775, total=10.831pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.477pF, leaf=8.609pF, total=10.086pF
      wire lengths     : top=0.000um, trunk=10706.699um, leaf=55456.782um, total=66163.481um
      hp wire lengths  : top=0.000um, trunk=9550.260um, leaf=17451.210um, total=27001.470um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.518ns count=17 avg=0.289ns sd=0.094ns min=0.110ns max=0.406ns {9 <= 0.311ns, 8 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
      Leaf  : target=0.518ns count=49 avg=0.341ns sd=0.041ns min=0.209ns max=0.475ns {2 <= 0.311ns, 45 <= 0.414ns, 1 <= 0.466ns, 1 <= 0.492ns, 0 <= 0.518ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Invs: INV12CK: 64 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/CM: insertion delay [min=1.035, max=1.188, avg=1.111, sd=0.029], skew [0.153 vs 0.216], 100% {1.035, 1.188} (wid=0.285 ws=0.130) (gid=0.969 gs=0.125)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/CM: insertion delay [min=1.035, max=1.188, avg=1.111, sd=0.029], skew [0.153 vs 0.216], 100% {1.035, 1.188} (wid=0.285 ws=0.130) (gid=0.969 gs=0.125)
      skew_group clk2/CM: insertion delay [min=0.523, max=0.533, avg=0.530, sd=0.002], skew [0.010 vs 0.216], 100% {0.523, 0.533} (wid=0.136 ws=0.010) (gid=0.402 gs=0.005)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::DRV Fixing done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=0, i=62, icg=0, nicg=0, l=0, total=62
      cell areas       : b=0.000um^2, i=3099.802um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=3099.802um^2
      cell capacitance : b=0.000pF, i=3.646pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=3.646pF
      sink capacitance : count=4775, total=10.831pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.489pF, leaf=8.609pF, total=10.098pF
      wire lengths     : top=0.000um, trunk=10622.579um, leaf=55456.782um, total=66079.361um
      hp wire lengths  : top=0.000um, trunk=8535.260um, leaf=17451.210um, total=25986.470um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.518ns count=15 avg=0.328ns sd=0.092ns min=0.111ns max=0.516ns {6 <= 0.311ns, 8 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 1 <= 0.518ns}
      Leaf  : target=0.518ns count=49 avg=0.343ns sd=0.035ns min=0.252ns max=0.475ns {2 <= 0.311ns, 45 <= 0.414ns, 1 <= 0.466ns, 1 <= 0.492ns, 0 <= 0.518ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Invs: INV12CK: 62 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/CM: insertion delay [min=1.035, max=1.188], skew [0.153 vs 0.216]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/CM: insertion delay [min=1.035, max=1.188], skew [0.153 vs 0.216]
      skew_group clk2/CM: insertion delay [min=0.434, max=0.444], skew [0.010 vs 0.216]
    Legalizer API calls during this step: 24 succeeded with high effort: 24 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:01.8 real=0:00:01.8)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=0, i=62, icg=0, nicg=0, l=0, total=62
      cell areas       : b=0.000um^2, i=3099.802um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=3099.802um^2
      cell capacitance : b=0.000pF, i=3.646pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=3.646pF
      sink capacitance : count=4775, total=10.831pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.489pF, leaf=8.609pF, total=10.098pF
      wire lengths     : top=0.000um, trunk=10622.579um, leaf=55456.782um, total=66079.361um
      hp wire lengths  : top=0.000um, trunk=8535.260um, leaf=17451.210um, total=25986.470um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.518ns count=15 avg=0.328ns sd=0.092ns min=0.111ns max=0.516ns {6 <= 0.311ns, 8 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 1 <= 0.518ns}
      Leaf  : target=0.518ns count=49 avg=0.343ns sd=0.035ns min=0.252ns max=0.475ns {2 <= 0.311ns, 45 <= 0.414ns, 1 <= 0.466ns, 1 <= 0.492ns, 0 <= 0.518ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Invs: INV12CK: 62 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/CM: insertion delay [min=1.035, max=1.188], skew [0.153 vs 0.216]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/CM: insertion delay [min=1.035, max=1.188], skew [0.153 vs 0.216]
      skew_group clk2/CM: insertion delay [min=0.434, max=0.444], skew [0.010 vs 0.216]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=0, i=62, icg=0, nicg=0, l=0, total=62
      cell areas       : b=0.000um^2, i=3099.802um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=3099.802um^2
      cell capacitance : b=0.000pF, i=3.646pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=3.646pF
      sink capacitance : count=4775, total=10.831pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.489pF, leaf=8.609pF, total=10.098pF
      wire lengths     : top=0.000um, trunk=10622.579um, leaf=55456.782um, total=66079.361um
      hp wire lengths  : top=0.000um, trunk=8535.260um, leaf=17451.210um, total=25986.470um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.518ns count=15 avg=0.328ns sd=0.092ns min=0.111ns max=0.516ns {6 <= 0.311ns, 8 <= 0.414ns, 0 <= 0.466ns, 0 <= 0.492ns, 1 <= 0.518ns}
      Leaf  : target=0.518ns count=49 avg=0.343ns sd=0.035ns min=0.252ns max=0.475ns {2 <= 0.311ns, 45 <= 0.414ns, 1 <= 0.466ns, 1 <= 0.492ns, 0 <= 0.518ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Invs: INV12CK: 62 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/CM: insertion delay [min=1.035, max=1.188], skew [0.153 vs 0.216]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/CM: insertion delay [min=1.035, max=1.188], skew [0.153 vs 0.216]
      skew_group clk2/CM: insertion delay [min=0.434, max=0.444], skew [0.010 vs 0.216]
    Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.3 real=0:00:00.3)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=0, i=60, icg=0, nicg=0, l=0, total=60
      cell areas       : b=0.000um^2, i=2999.808um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2999.808um^2
      cell capacitance : b=0.000pF, i=3.529pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=3.529pF
      sink capacitance : count=4775, total=10.831pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.536pF, leaf=8.609pF, total=10.144pF
      wire lengths     : top=0.000um, trunk=11304.479um, leaf=55456.782um, total=66761.261um
      hp wire lengths  : top=0.000um, trunk=9034.220um, leaf=17451.210um, total=26485.430um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.518ns count=13 avg=0.406ns sd=0.068ns min=0.243ns max=0.516ns {1 <= 0.311ns, 6 <= 0.414ns, 4 <= 0.466ns, 1 <= 0.492ns, 1 <= 0.518ns}
      Leaf  : target=0.518ns count=49 avg=0.354ns sd=0.036ns min=0.252ns max=0.484ns {2 <= 0.311ns, 45 <= 0.414ns, 1 <= 0.466ns, 1 <= 0.492ns, 0 <= 0.518ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Invs: INV12CK: 60 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/CM: insertion delay [min=0.944, max=1.072], skew [0.128 vs 0.216]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/CM: insertion delay [min=0.944, max=1.072], skew [0.128 vs 0.216]
      skew_group clk2/CM: insertion delay [min=0.434, max=0.444], skew [0.010 vs 0.216]
    Legalizer API calls during this step: 241 succeeded with high effort: 241 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:18.9 real=0:00:18.8)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=0, i=60, icg=0, nicg=0, l=0, total=60
      cell areas       : b=0.000um^2, i=2999.808um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2999.808um^2
      cell capacitance : b=0.000pF, i=3.529pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=3.529pF
      sink capacitance : count=4775, total=10.831pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.504pF, leaf=8.622pF, total=10.125pF
      wire lengths     : top=0.000um, trunk=11062.650um, leaf=55560.623um, total=66623.273um
      hp wire lengths  : top=0.000um, trunk=8619.640um, leaf=17594.500um, total=26214.140um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.518ns count=13 avg=0.398ns sd=0.042ns min=0.348ns max=0.471ns {0 <= 0.311ns, 8 <= 0.414ns, 4 <= 0.466ns, 1 <= 0.492ns, 0 <= 0.518ns}
      Leaf  : target=0.518ns count=49 avg=0.353ns sd=0.034ns min=0.251ns max=0.454ns {2 <= 0.311ns, 45 <= 0.414ns, 2 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Invs: INV12CK: 60 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/CM: insertion delay [min=0.917, max=1.027, avg=0.985, sd=0.028], skew [0.109 vs 0.216], 100% {0.917, 1.027} (wid=0.254 ws=0.103) (gid=0.829 gs=0.112)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/CM: insertion delay [min=0.917, max=1.027, avg=0.985, sd=0.028], skew [0.109 vs 0.216], 100% {0.917, 1.027} (wid=0.254 ws=0.103) (gid=0.829 gs=0.112)
      skew_group clk2/CM: insertion delay [min=0.434, max=0.441, avg=0.438, sd=0.002], skew [0.007 vs 0.216], 100% {0.434, 0.441} (wid=0.122 ws=0.007) (gid=0.322 gs=0.003)
    Legalizer API calls during this step: 636 succeeded with high effort: 636 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:19.3 real=0:00:19.3)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:40.3 real=0:00:40.3)
  CCOpt::Phase::Construction done. (took cpu=0:00:53.9 real=0:00:53.7)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=0, i=60, icg=0, nicg=0, l=0, total=60
      cell areas       : b=0.000um^2, i=2999.808um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2999.808um^2
      cell capacitance : b=0.000pF, i=3.529pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=3.529pF
      sink capacitance : count=4775, total=10.831pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.433pF, leaf=8.622pF, total=10.054pF
      wire lengths     : top=0.000um, trunk=10456.440um, leaf=55560.623um, total=66017.063um
      hp wire lengths  : top=0.000um, trunk=8073.540um, leaf=17594.500um, total=25668.040um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.518ns count=13 avg=0.384ns sd=0.048ns min=0.334ns max=0.471ns {0 <= 0.311ns, 9 <= 0.414ns, 3 <= 0.466ns, 1 <= 0.492ns, 0 <= 0.518ns}
      Leaf  : target=0.518ns count=49 avg=0.348ns sd=0.033ns min=0.251ns max=0.449ns {2 <= 0.311ns, 45 <= 0.414ns, 2 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Invs: INV12CK: 60 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/CM: insertion delay [min=0.921, max=1.045], skew [0.124 vs 0.216]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/CM: insertion delay [min=0.921, max=1.045], skew [0.124 vs 0.216]
      skew_group clk2/CM: insertion delay [min=0.434, max=0.441], skew [0.007 vs 0.216]
    Legalizer API calls during this step: 39 succeeded with high effort: 39 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:02.0 real=0:00:02.0)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=0, i=60, icg=0, nicg=0, l=0, total=60
      cell areas       : b=0.000um^2, i=2421.720um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2421.720um^2
      cell capacitance : b=0.000pF, i=2.794pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.794pF
      sink capacitance : count=4775, total=10.831pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.431pF, leaf=8.627pF, total=10.059pF
      wire lengths     : top=0.000um, trunk=10446.348um, leaf=55607.741um, total=66054.089um
      hp wire lengths  : top=0.000um, trunk=8073.540um, leaf=17594.500um, total=25668.040um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.518ns count=13 avg=0.351ns sd=0.066ns min=0.265ns max=0.471ns {4 <= 0.311ns, 6 <= 0.414ns, 2 <= 0.466ns, 1 <= 0.492ns, 0 <= 0.518ns}
      Leaf  : target=0.518ns count=49 avg=0.420ns sd=0.058ns min=0.251ns max=0.515ns {2 <= 0.311ns, 13 <= 0.414ns, 26 <= 0.466ns, 2 <= 0.492ns, 6 <= 0.518ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Invs: INV12CK: 23 INV8CK: 37 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group clk/CM: insertion delay [min=0.908, max=1.045], skew [0.137 vs 0.216]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group clk/CM: insertion delay [min=0.908, max=1.045], skew [0.137 vs 0.216]
      skew_group clk2/CM: insertion delay [min=0.434, max=0.441], skew [0.007 vs 0.216]
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 2:
      cell counts      : b=0, i=60, icg=0, nicg=0, l=0, total=60
      cell areas       : b=0.000um^2, i=2281.104um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2281.104um^2
      cell capacitance : b=0.000pF, i=2.615pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.615pF
      sink capacitance : count=4775, total=10.831pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.431pF, leaf=8.633pF, total=10.064pF
      wire lengths     : top=0.000um, trunk=10439.848um, leaf=55654.181um, total=66094.029um
      hp wire lengths  : top=0.000um, trunk=8073.540um, leaf=17594.500um, total=25668.040um
    Clock DAG net violations after reducing clock tree power 1 iteration 2: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
      Trunk : target=0.518ns count=13 avg=0.348ns sd=0.057ns min=0.286ns max=0.471ns {3 <= 0.311ns, 8 <= 0.414ns, 1 <= 0.466ns, 1 <= 0.492ns, 0 <= 0.518ns}
      Leaf  : target=0.518ns count=49 avg=0.435ns sd=0.048ns min=0.251ns max=0.515ns {2 <= 0.311ns, 3 <= 0.414ns, 36 <= 0.466ns, 1 <= 0.492ns, 7 <= 0.518ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
       Invs: INV12CK: 14 INV8CK: 46 
    Primary reporting skew groups after reducing clock tree power 1 iteration 2:
      skew_group clk/CM: insertion delay [min=0.908, max=1.074], skew [0.165 vs 0.216]
    Skew group summary after reducing clock tree power 1 iteration 2:
      skew_group clk/CM: insertion delay [min=0.908, max=1.074], skew [0.165 vs 0.216]
      skew_group clk2/CM: insertion delay [min=0.434, max=0.441], skew [0.007 vs 0.216]
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=0, i=60, icg=0, nicg=0, l=0, total=60
      cell areas       : b=0.000um^2, i=2249.856um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2249.856um^2
      cell capacitance : b=0.000pF, i=2.576pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.576pF
      sink capacitance : count=4775, total=10.831pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.431pF, leaf=8.633pF, total=10.064pF
      wire lengths     : top=0.000um, trunk=10439.848um, leaf=55654.181um, total=66094.029um
      hp wire lengths  : top=0.000um, trunk=8073.540um, leaf=17594.500um, total=25668.040um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.518ns count=13 avg=0.358ns sd=0.060ns min=0.295ns max=0.471ns {3 <= 0.311ns, 7 <= 0.414ns, 2 <= 0.466ns, 1 <= 0.492ns, 0 <= 0.518ns}
      Leaf  : target=0.518ns count=49 avg=0.441ns sd=0.048ns min=0.251ns max=0.515ns {2 <= 0.311ns, 2 <= 0.414ns, 36 <= 0.466ns, 2 <= 0.492ns, 7 <= 0.518ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Invs: INV12CK: 12 INV8CK: 48 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/CM: insertion delay [min=0.908, max=1.075], skew [0.166 vs 0.216]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/CM: insertion delay [min=0.908, max=1.075], skew [0.166 vs 0.216]
      skew_group clk2/CM: insertion delay [min=0.434, max=0.441], skew [0.007 vs 0.216]
    Legalizer API calls during this step: 430 succeeded with high effort: 430 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:07.5 real=0:00:07.5)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=0, i=60, icg=0, nicg=0, l=0, total=60
      cell areas       : b=0.000um^2, i=2249.856um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2249.856um^2
      cell capacitance : b=0.000pF, i=2.576pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.576pF
      sink capacitance : count=4775, total=10.831pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.431pF, leaf=8.633pF, total=10.064pF
      wire lengths     : top=0.000um, trunk=10439.848um, leaf=55654.181um, total=66094.029um
      hp wire lengths  : top=0.000um, trunk=8073.540um, leaf=17594.500um, total=25668.040um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.518ns count=13 avg=0.358ns sd=0.060ns min=0.295ns max=0.471ns {3 <= 0.311ns, 7 <= 0.414ns, 2 <= 0.466ns, 1 <= 0.492ns, 0 <= 0.518ns}
      Leaf  : target=0.518ns count=49 avg=0.441ns sd=0.048ns min=0.251ns max=0.515ns {2 <= 0.311ns, 2 <= 0.414ns, 36 <= 0.466ns, 2 <= 0.492ns, 7 <= 0.518ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Invs: INV12CK: 12 INV8CK: 48 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/CM: insertion delay [min=0.908, max=1.075, avg=1.008, sd=0.034], skew [0.166 vs 0.216], 100% {0.908, 1.075} (wid=0.244 ws=0.102) (gid=0.844 gs=0.103)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/CM: insertion delay [min=0.908, max=1.075, avg=1.008, sd=0.034], skew [0.166 vs 0.216], 100% {0.908, 1.075} (wid=0.244 ws=0.102) (gid=0.844 gs=0.103)
      skew_group clk2/CM: insertion delay [min=0.434, max=0.441, avg=0.438, sd=0.002], skew [0.007 vs 0.216], 100% {0.434, 0.441} (wid=0.122 ws=0.007) (gid=0.322 gs=0.003)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Reducing Power done. (took cpu=0:00:09.8 real=0:00:09.8)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.7 real=0:00:00.7)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.3 real=0:00:00.3)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 63 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=0, i=60, icg=0, nicg=0, l=0, total=60
          cell areas       : b=0.000um^2, i=2249.856um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2249.856um^2
          cell capacitance : b=0.000pF, i=2.576pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.576pF
          sink capacitance : count=4775, total=10.831pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
          wire capacitance : top=0.000pF, trunk=1.431pF, leaf=8.633pF, total=10.064pF
          wire lengths     : top=0.000um, trunk=10439.848um, leaf=55654.181um, total=66094.029um
          hp wire lengths  : top=0.000um, trunk=8073.540um, leaf=17594.500um, total=25668.040um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.518ns count=13 avg=0.358ns sd=0.060ns min=0.295ns max=0.471ns {3 <= 0.311ns, 7 <= 0.414ns, 2 <= 0.466ns, 1 <= 0.492ns, 0 <= 0.518ns}
          Leaf  : target=0.518ns count=49 avg=0.441ns sd=0.048ns min=0.251ns max=0.515ns {2 <= 0.311ns, 2 <= 0.414ns, 36 <= 0.466ns, 2 <= 0.492ns, 7 <= 0.518ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Invs: INV12CK: 12 INV8CK: 48 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=0, i=60, icg=0, nicg=0, l=0, total=60
          cell areas       : b=0.000um^2, i=2249.856um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2249.856um^2
          cell capacitance : b=0.000pF, i=2.576pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.576pF
          sink capacitance : count=4775, total=10.831pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
          wire capacitance : top=0.000pF, trunk=1.431pF, leaf=8.633pF, total=10.064pF
          wire lengths     : top=0.000um, trunk=10439.848um, leaf=55654.181um, total=66094.029um
          hp wire lengths  : top=0.000um, trunk=8073.540um, leaf=17594.500um, total=25668.040um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.518ns count=13 avg=0.358ns sd=0.060ns min=0.295ns max=0.471ns {3 <= 0.311ns, 7 <= 0.414ns, 2 <= 0.466ns, 1 <= 0.492ns, 0 <= 0.518ns}
          Leaf  : target=0.518ns count=49 avg=0.441ns sd=0.048ns min=0.251ns max=0.515ns {2 <= 0.311ns, 2 <= 0.414ns, 36 <= 0.466ns, 2 <= 0.492ns, 7 <= 0.518ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Invs: INV12CK: 12 INV8CK: 48 
        Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.9 real=0:00:00.9)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=0, i=60, icg=0, nicg=0, l=0, total=60
          cell areas       : b=0.000um^2, i=2249.856um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2249.856um^2
          cell capacitance : b=0.000pF, i=2.576pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.576pF
          sink capacitance : count=4775, total=10.831pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
          wire capacitance : top=0.000pF, trunk=1.431pF, leaf=8.633pF, total=10.064pF
          wire lengths     : top=0.000um, trunk=10439.848um, leaf=55654.181um, total=66094.029um
          hp wire lengths  : top=0.000um, trunk=8073.540um, leaf=17594.500um, total=25668.040um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.518ns count=13 avg=0.358ns sd=0.060ns min=0.295ns max=0.471ns {3 <= 0.311ns, 7 <= 0.414ns, 2 <= 0.466ns, 1 <= 0.492ns, 0 <= 0.518ns}
          Leaf  : target=0.518ns count=49 avg=0.441ns sd=0.048ns min=0.251ns max=0.515ns {2 <= 0.311ns, 2 <= 0.414ns, 36 <= 0.466ns, 2 <= 0.492ns, 7 <= 0.518ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Invs: INV12CK: 12 INV8CK: 48 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=0, i=60, icg=0, nicg=0, l=0, total=60
      cell areas       : b=0.000um^2, i=2249.856um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2249.856um^2
      cell capacitance : b=0.000pF, i=2.576pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.576pF
      sink capacitance : count=4775, total=10.831pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.431pF, leaf=8.633pF, total=10.064pF
      wire lengths     : top=0.000um, trunk=10439.848um, leaf=55654.181um, total=66094.029um
      hp wire lengths  : top=0.000um, trunk=8073.540um, leaf=17594.500um, total=25668.040um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.518ns count=13 avg=0.358ns sd=0.060ns min=0.295ns max=0.471ns {3 <= 0.311ns, 7 <= 0.414ns, 2 <= 0.466ns, 1 <= 0.492ns, 0 <= 0.518ns}
      Leaf  : target=0.518ns count=49 avg=0.441ns sd=0.048ns min=0.251ns max=0.515ns {2 <= 0.311ns, 2 <= 0.414ns, 36 <= 0.466ns, 2 <= 0.492ns, 7 <= 0.518ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Invs: INV12CK: 12 INV8CK: 48 
    Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:02.3 real=0:00:02.3)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=0, i=60, icg=0, nicg=0, l=0, total=60
    cell areas       : b=0.000um^2, i=2249.856um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2249.856um^2
    cell capacitance : b=0.000pF, i=2.576pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.576pF
    sink capacitance : count=4775, total=10.831pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
    wire capacitance : top=0.000pF, trunk=1.431pF, leaf=8.633pF, total=10.064pF
    wire lengths     : top=0.000um, trunk=10439.848um, leaf=55654.181um, total=66094.029um
    hp wire lengths  : top=0.000um, trunk=8073.540um, leaf=17594.500um, total=25668.040um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.518ns count=13 avg=0.358ns sd=0.060ns min=0.295ns max=0.471ns {3 <= 0.311ns, 7 <= 0.414ns, 2 <= 0.466ns, 1 <= 0.492ns, 0 <= 0.518ns}
    Leaf  : target=0.518ns count=49 avg=0.441ns sd=0.048ns min=0.251ns max=0.515ns {2 <= 0.311ns, 2 <= 0.414ns, 36 <= 0.466ns, 2 <= 0.492ns, 7 <= 0.518ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Invs: INV12CK: 12 INV8CK: 48 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/CM: insertion delay [min=0.908, max=1.075], skew [0.166 vs 0.216]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/CM: insertion delay [min=0.908, max=1.075], skew [0.166 vs 0.216]
    skew_group clk2/CM: insertion delay [min=0.434, max=0.441], skew [0.007 vs 0.216]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=0, i=60, icg=0, nicg=0, l=0, total=60
      cell areas       : b=0.000um^2, i=2249.856um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2249.856um^2
      cell capacitance : b=0.000pF, i=2.576pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.576pF
      sink capacitance : count=4775, total=10.831pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.431pF, leaf=8.633pF, total=10.064pF
      wire lengths     : top=0.000um, trunk=10439.848um, leaf=55654.181um, total=66094.029um
      hp wire lengths  : top=0.000um, trunk=8073.540um, leaf=17594.500um, total=25668.040um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.518ns count=13 avg=0.358ns sd=0.060ns min=0.295ns max=0.471ns {3 <= 0.311ns, 7 <= 0.414ns, 2 <= 0.466ns, 1 <= 0.492ns, 0 <= 0.518ns}
      Leaf  : target=0.518ns count=49 avg=0.441ns sd=0.048ns min=0.251ns max=0.515ns {2 <= 0.311ns, 2 <= 0.414ns, 36 <= 0.466ns, 2 <= 0.492ns, 7 <= 0.518ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Invs: INV12CK: 12 INV8CK: 48 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/CM: insertion delay [min=0.908, max=1.075], skew [0.166 vs 0.216]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/CM: insertion delay [min=0.908, max=1.075], skew [0.166 vs 0.216]
      skew_group clk2/CM: insertion delay [min=0.434, max=0.441], skew [0.007 vs 0.216]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.2 real=0:00:00.2)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.4 real=0:00:00.4)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=0, i=60, icg=0, nicg=0, l=0, total=60
          cell areas       : b=0.000um^2, i=2249.856um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2249.856um^2
          cell capacitance : b=0.000pF, i=2.576pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.576pF
          sink capacitance : count=4775, total=10.831pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
          wire capacitance : top=0.000pF, trunk=1.431pF, leaf=8.633pF, total=10.064pF
          wire lengths     : top=0.000um, trunk=10439.848um, leaf=55654.181um, total=66094.029um
          hp wire lengths  : top=0.000um, trunk=8073.540um, leaf=17594.500um, total=25668.040um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.518ns count=13 avg=0.358ns sd=0.060ns min=0.295ns max=0.471ns {3 <= 0.311ns, 7 <= 0.414ns, 2 <= 0.466ns, 1 <= 0.492ns, 0 <= 0.518ns}
          Leaf  : target=0.518ns count=49 avg=0.441ns sd=0.048ns min=0.251ns max=0.515ns {2 <= 0.311ns, 2 <= 0.414ns, 36 <= 0.466ns, 2 <= 0.492ns, 7 <= 0.518ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Invs: INV12CK: 12 INV8CK: 48 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=0, i=60, icg=0, nicg=0, l=0, total=60
      cell areas       : b=0.000um^2, i=2249.856um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2249.856um^2
      cell capacitance : b=0.000pF, i=2.576pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.576pF
      sink capacitance : count=4775, total=10.831pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.431pF, leaf=8.633pF, total=10.064pF
      wire lengths     : top=0.000um, trunk=10439.848um, leaf=55654.181um, total=66094.029um
      hp wire lengths  : top=0.000um, trunk=8073.540um, leaf=17594.500um, total=25668.040um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.518ns count=13 avg=0.358ns sd=0.060ns min=0.295ns max=0.471ns {3 <= 0.311ns, 7 <= 0.414ns, 2 <= 0.466ns, 1 <= 0.492ns, 0 <= 0.518ns}
      Leaf  : target=0.518ns count=49 avg=0.441ns sd=0.048ns min=0.251ns max=0.515ns {2 <= 0.311ns, 2 <= 0.414ns, 36 <= 0.466ns, 2 <= 0.492ns, 7 <= 0.518ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Invs: INV12CK: 12 INV8CK: 48 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/CM: insertion delay [min=0.908, max=1.075], skew [0.166 vs 0.216]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/CM: insertion delay [min=0.908, max=1.075], skew [0.166 vs 0.216]
      skew_group clk2/CM: insertion delay [min=0.434, max=0.441], skew [0.007 vs 0.216]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.6 real=0:00:00.6)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=0, i=60, icg=0, nicg=0, l=0, total=60
      cell areas       : b=0.000um^2, i=2249.856um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2249.856um^2
      cell capacitance : b=0.000pF, i=2.576pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.576pF
      sink capacitance : count=4775, total=10.831pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.431pF, leaf=8.633pF, total=10.064pF
      wire lengths     : top=0.000um, trunk=10439.848um, leaf=55654.181um, total=66094.029um
      hp wire lengths  : top=0.000um, trunk=8073.540um, leaf=17594.500um, total=25668.040um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.518ns count=13 avg=0.358ns sd=0.060ns min=0.295ns max=0.471ns {3 <= 0.311ns, 7 <= 0.414ns, 2 <= 0.466ns, 1 <= 0.492ns, 0 <= 0.518ns}
      Leaf  : target=0.518ns count=49 avg=0.441ns sd=0.048ns min=0.251ns max=0.515ns {2 <= 0.311ns, 2 <= 0.414ns, 36 <= 0.466ns, 2 <= 0.492ns, 7 <= 0.518ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Invs: INV12CK: 12 INV8CK: 48 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/CM: insertion delay [min=0.908, max=1.075], skew [0.166 vs 0.216]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/CM: insertion delay [min=0.908, max=1.075], skew [0.166 vs 0.216]
      skew_group clk2/CM: insertion delay [min=0.434, max=0.441], skew [0.007 vs 0.216]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=0, i=60, icg=0, nicg=0, l=0, total=60
      cell areas       : b=0.000um^2, i=2249.856um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2249.856um^2
      cell capacitance : b=0.000pF, i=2.576pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.576pF
      sink capacitance : count=4775, total=10.831pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.431pF, leaf=8.633pF, total=10.064pF
      wire lengths     : top=0.000um, trunk=10439.848um, leaf=55654.181um, total=66094.029um
      hp wire lengths  : top=0.000um, trunk=8073.540um, leaf=17594.500um, total=25668.040um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.518ns count=13 avg=0.358ns sd=0.060ns min=0.295ns max=0.471ns {3 <= 0.311ns, 7 <= 0.414ns, 2 <= 0.466ns, 1 <= 0.492ns, 0 <= 0.518ns}
      Leaf  : target=0.518ns count=49 avg=0.441ns sd=0.048ns min=0.251ns max=0.515ns {2 <= 0.311ns, 2 <= 0.414ns, 36 <= 0.466ns, 2 <= 0.492ns, 7 <= 0.518ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Invs: INV12CK: 12 INV8CK: 48 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/CM: insertion delay [min=0.908, max=1.075, avg=1.008, sd=0.034], skew [0.166 vs 0.216], 100% {0.908, 1.075} (wid=0.244 ws=0.102) (gid=0.844 gs=0.103)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/CM: insertion delay [min=0.908, max=1.075, avg=1.008, sd=0.034], skew [0.166 vs 0.216], 100% {0.908, 1.075} (wid=0.244 ws=0.102) (gid=0.844 gs=0.103)
      skew_group clk2/CM: insertion delay [min=0.434, max=0.441, avg=0.438, sd=0.002], skew [0.007 vs 0.216], 100% {0.434, 0.441} (wid=0.122 ws=0.007) (gid=0.322 gs=0.003)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Balancing done. (took cpu=0:00:03.6 real=0:00:03.6)
  Stage::Polishing...
  Merging balancing drivers for power...
    Tried: 63 Succeeded: 0
    Clock tree timing engine global stage delay update for DC_max:setup.late...
    Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=0, i=60, icg=0, nicg=0, l=0, total=60
      cell areas       : b=0.000um^2, i=2249.856um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2249.856um^2
      cell capacitance : b=0.000pF, i=2.576pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.576pF
      sink capacitance : count=4775, total=10.831pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.431pF, leaf=8.633pF, total=10.064pF
      wire lengths     : top=0.000um, trunk=10439.848um, leaf=55654.181um, total=66094.029um
      hp wire lengths  : top=0.000um, trunk=8073.540um, leaf=17594.500um, total=25668.040um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.518ns count=13 avg=0.358ns sd=0.060ns min=0.295ns max=0.471ns {3 <= 0.311ns, 7 <= 0.414ns, 2 <= 0.466ns, 1 <= 0.492ns, 0 <= 0.518ns}
      Leaf  : target=0.518ns count=49 avg=0.441ns sd=0.048ns min=0.251ns max=0.515ns {2 <= 0.311ns, 2 <= 0.414ns, 36 <= 0.466ns, 2 <= 0.492ns, 7 <= 0.518ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Invs: INV12CK: 12 INV8CK: 48 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/CM: insertion delay [min=0.909, max=1.074], skew [0.165 vs 0.216]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/CM: insertion delay [min=0.909, max=1.074], skew [0.165 vs 0.216]
      skew_group clk2/CM: insertion delay [min=0.434, max=0.441], skew [0.007 vs 0.216]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.4 real=0:00:00.4)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=0, i=60, icg=0, nicg=0, l=0, total=60
      cell areas       : b=0.000um^2, i=2249.856um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2249.856um^2
      cell capacitance : b=0.000pF, i=2.576pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.576pF
      sink capacitance : count=4775, total=10.831pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.431pF, leaf=8.633pF, total=10.064pF
      wire lengths     : top=0.000um, trunk=10439.848um, leaf=55654.181um, total=66094.029um
      hp wire lengths  : top=0.000um, trunk=8073.540um, leaf=17594.500um, total=25668.040um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.518ns count=13 avg=0.358ns sd=0.060ns min=0.295ns max=0.471ns {3 <= 0.311ns, 7 <= 0.414ns, 2 <= 0.466ns, 1 <= 0.492ns, 0 <= 0.518ns}
      Leaf  : target=0.518ns count=49 avg=0.441ns sd=0.048ns min=0.251ns max=0.515ns {2 <= 0.311ns, 2 <= 0.414ns, 36 <= 0.466ns, 2 <= 0.492ns, 7 <= 0.518ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Invs: INV12CK: 12 INV8CK: 48 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/CM: insertion delay [min=0.909, max=1.074, avg=1.008, sd=0.034], skew [0.165 vs 0.216], 100% {0.909, 1.074} (wid=0.244 ws=0.102) (gid=0.843 gs=0.102)
    Skew group summary after 'Improving clock skew':
      skew_group clk/CM: insertion delay [min=0.909, max=1.074, avg=1.008, sd=0.034], skew [0.165 vs 0.216], 100% {0.909, 1.074} (wid=0.244 ws=0.102) (gid=0.843 gs=0.102)
      skew_group clk2/CM: insertion delay [min=0.434, max=0.441, avg=0.438, sd=0.002], skew [0.007 vs 0.216], 100% {0.434, 0.441} (wid=0.122 ws=0.008) (gid=0.323 gs=0.003)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.3 real=0:00:00.3)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizer API calls during this step: 249 succeeded with high effort: 249 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:02.7 real=0:00:02.7)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates: ...20% ...40% ...60% ...80% ...100% 
        Legalizer API calls during this step: 720 succeeded with high effort: 720 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:06.8 real=0:00:06.8)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizer API calls during this step: 207 succeeded with high effort: 207 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:01.4 real=0:00:01.4)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates: ...20% ...40% ...60% ...80% ...100% 
        Legalizer API calls during this step: 720 succeeded with high effort: 720 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:04.7 real=0:00:04.7)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=0, i=60, icg=0, nicg=0, l=0, total=60
      cell areas       : b=0.000um^2, i=2249.856um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2249.856um^2
      cell capacitance : b=0.000pF, i=2.576pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.576pF
      sink capacitance : count=4775, total=10.831pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.314pF, leaf=8.576pF, total=9.890pF
      wire lengths     : top=0.000um, trunk=9686.179um, leaf=55251.782um, total=64937.961um
      hp wire lengths  : top=0.000um, trunk=7307.700um, leaf=17751.250um, total=25058.950um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.518ns count=13 avg=0.353ns sd=0.071ns min=0.274ns max=0.478ns {4 <= 0.311ns, 5 <= 0.414ns, 3 <= 0.466ns, 1 <= 0.492ns, 0 <= 0.518ns}
      Leaf  : target=0.518ns count=49 avg=0.439ns sd=0.047ns min=0.250ns max=0.510ns {2 <= 0.311ns, 0 <= 0.414ns, 37 <= 0.466ns, 4 <= 0.492ns, 6 <= 0.518ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Invs: INV12CK: 12 INV8CK: 48 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/CM: insertion delay [min=0.865, max=1.064, avg=0.991, sd=0.037], skew [0.198 vs 0.216], 100% {0.865, 1.064} (wid=0.269 ws=0.142) (gid=0.852 gs=0.140)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/CM: insertion delay [min=0.865, max=1.064, avg=0.991, sd=0.037], skew [0.198 vs 0.216], 100% {0.865, 1.064} (wid=0.269 ws=0.142) (gid=0.852 gs=0.140)
      skew_group clk2/CM: insertion delay [min=0.427, max=0.441, avg=0.433, sd=0.004], skew [0.014 vs 0.216], 100% {0.427, 0.441} (wid=0.125 ws=0.017) (gid=0.319 gs=0.003)
    Legalizer API calls during this step: 1896 succeeded with high effort: 1896 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:16.0 real=0:00:16.1)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
    Initial gate capacitance is (rise=13.407pF fall=13.407pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=13.377pF fall=13.377pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=0, i=60, icg=0, nicg=0, l=0, total=60
      cell areas       : b=0.000um^2, i=2227.982um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2227.982um^2
      cell capacitance : b=0.000pF, i=2.546pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.546pF
      sink capacitance : count=4775, total=10.831pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.316pF, leaf=8.576pF, total=9.892pF
      wire lengths     : top=0.000um, trunk=9687.408um, leaf=55251.782um, total=64939.190um
      hp wire lengths  : top=0.000um, trunk=7307.700um, leaf=17751.250um, total=25058.950um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.518ns count=13 avg=0.370ns sd=0.066ns min=0.266ns max=0.478ns {3 <= 0.311ns, 7 <= 0.414ns, 2 <= 0.466ns, 1 <= 0.492ns, 0 <= 0.518ns}
      Leaf  : target=0.518ns count=49 avg=0.443ns sd=0.047ns min=0.250ns max=0.514ns {2 <= 0.311ns, 0 <= 0.414ns, 36 <= 0.466ns, 4 <= 0.492ns, 7 <= 0.518ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Invs: INV12CK: 11 INV8CK: 48 INV6CK: 1 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/CM: insertion delay [min=0.930, max=1.072, avg=1.026, sd=0.023], skew [0.142 vs 0.216], 100% {0.930, 1.072} (wid=0.264 ws=0.142) (gid=0.899 gs=0.118)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/CM: insertion delay [min=0.930, max=1.072, avg=1.026, sd=0.023], skew [0.142 vs 0.216], 100% {0.930, 1.072} (wid=0.264 ws=0.142) (gid=0.899 gs=0.118)
      skew_group clk2/CM: insertion delay [min=0.427, max=0.441, avg=0.433, sd=0.004], skew [0.014 vs 0.216], 100% {0.427, 0.441} (wid=0.125 ws=0.017) (gid=0.319 gs=0.003)
    Legalizer API calls during this step: 126 succeeded with high effort: 126 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:02.8 real=0:00:02.8)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=0, i=60, icg=0, nicg=0, l=0, total=60
      cell areas       : b=0.000um^2, i=2227.982um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2227.982um^2
      cell capacitance : b=0.000pF, i=2.546pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.546pF
      sink capacitance : count=4775, total=10.831pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.316pF, leaf=8.576pF, total=9.892pF
      wire lengths     : top=0.000um, trunk=9687.408um, leaf=55251.782um, total=64939.190um
      hp wire lengths  : top=0.000um, trunk=7307.700um, leaf=17751.250um, total=25058.950um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.518ns count=13 avg=0.370ns sd=0.066ns min=0.266ns max=0.478ns {3 <= 0.311ns, 7 <= 0.414ns, 2 <= 0.466ns, 1 <= 0.492ns, 0 <= 0.518ns}
      Leaf  : target=0.518ns count=49 avg=0.443ns sd=0.047ns min=0.250ns max=0.514ns {2 <= 0.311ns, 0 <= 0.414ns, 36 <= 0.466ns, 4 <= 0.492ns, 7 <= 0.518ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Invs: INV12CK: 11 INV8CK: 48 INV6CK: 1 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/CM: insertion delay [min=0.930, max=1.072, avg=1.026, sd=0.023], skew [0.142 vs 0.216], 100% {0.930, 1.072} (wid=0.264 ws=0.142) (gid=0.899 gs=0.118)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/CM: insertion delay [min=0.930, max=1.072, avg=1.026, sd=0.023], skew [0.142 vs 0.216], 100% {0.930, 1.072} (wid=0.264 ws=0.142) (gid=0.899 gs=0.118)
      skew_group clk2/CM: insertion delay [min=0.427, max=0.441, avg=0.433, sd=0.004], skew [0.014 vs 0.216], 100% {0.427, 0.441} (wid=0.125 ws=0.017) (gid=0.319 gs=0.003)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.3 real=0:00:00.3)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires A0...
        Legalizer API calls during this step: 49 succeeded with high effort: 49 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.2 real=0:00:00.2)
      Move For Wirelength - core...
        Move for wirelength. considered=62, filtered=62, permitted=60, cannotCompute=2, computed=58, moveTooSmall=61, resolved=0, predictFail=11, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=11, ignoredLeafDriver=0, worse=170, accepted=10
        Max accepted move=181.440um, total accepted move=465.700um, average move=46.570um
        Move for wirelength. considered=62, filtered=62, permitted=60, cannotCompute=2, computed=58, moveTooSmall=64, resolved=0, predictFail=11, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=15, ignoredLeafDriver=0, worse=180, accepted=4
        Max accepted move=42.780um, total accepted move=129.520um, average move=32.380um
        Move for wirelength. considered=62, filtered=62, permitted=60, cannotCompute=2, computed=58, moveTooSmall=63, resolved=0, predictFail=13, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=16, ignoredLeafDriver=0, worse=183, accepted=4
        Max accepted move=14.880um, total accepted move=41.540um, average move=10.385um
        Legalizer API calls during this step: 633 succeeded with high effort: 633 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:04.6 real=0:00:04.6)
      Global shorten wires A1...
        Legalizer API calls during this step: 51 succeeded with high effort: 51 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=62, filtered=62, permitted=60, cannotCompute=56, computed=4, moveTooSmall=93, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=3, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires B...
        Legalizer API calls during this step: 264 succeeded with high effort: 264 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.7 real=0:00:00.7)
      Move For Wirelength - branch...
        Move for wirelength. considered=62, filtered=62, permitted=60, cannotCompute=0, computed=60, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=60, accepted=3
        Max accepted move=1.240um, total accepted move=2.480um, average move=0.826um
        Move for wirelength. considered=62, filtered=62, permitted=60, cannotCompute=57, computed=3, moveTooSmall=0, resolved=0, predictFail=92, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=3, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 66 succeeded with high effort: 66 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.3 real=0:00:00.3)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=0, i=60, icg=0, nicg=0, l=0, total=60
        cell areas       : b=0.000um^2, i=2227.982um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2227.982um^2
        cell capacitance : b=0.000pF, i=2.546pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.546pF
        sink capacitance : count=4775, total=10.831pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
        wire capacitance : top=0.000pF, trunk=1.298pF, leaf=8.572pF, total=9.870pF
        wire lengths     : top=0.000um, trunk=9564.979um, leaf=55222.341um, total=64787.320um
        hp wire lengths  : top=0.000um, trunk=7104.160um, leaf=17785.970um, total=24890.130um
      Clock DAG net violations after 'Wire Reduction extra effort':
        Remaining Transition : {count=1, worst=[0.020ns]} avg=0.020ns sd=0.000ns sum=0.020ns
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.518ns count=13 avg=0.370ns sd=0.075ns min=0.267ns max=0.538ns {4 <= 0.311ns, 7 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns} {1 <= 0.544ns, 0 <= 0.570ns, 0 <= 0.622ns, 0 <= 0.777ns, 0 > 0.777ns}
        Leaf  : target=0.518ns count=49 avg=0.443ns sd=0.047ns min=0.250ns max=0.513ns {2 <= 0.311ns, 0 <= 0.414ns, 36 <= 0.466ns, 4 <= 0.492ns, 7 <= 0.518ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Invs: INV12CK: 11 INV8CK: 48 INV6CK: 1 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/CM: insertion delay [min=0.926, max=1.067, avg=1.022, sd=0.021], skew [0.141 vs 0.216], 100% {0.926, 1.067} (wid=0.263 ws=0.141) (gid=0.897 gs=0.118)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/CM: insertion delay [min=0.926, max=1.067, avg=1.022, sd=0.021], skew [0.141 vs 0.216], 100% {0.926, 1.067} (wid=0.263 ws=0.141) (gid=0.897 gs=0.118)
        skew_group clk2/CM: insertion delay [min=0.427, max=0.441, avg=0.433, sd=0.004], skew [0.014 vs 0.216], 100% {0.427, 0.441} (wid=0.125 ws=0.017) (gid=0.319 gs=0.003)
      Legalizer API calls during this step: 1067 succeeded with high effort: 1067 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:06.4 real=0:00:06.4)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 63 , Succeeded = 3 , Constraints Broken = 57 , CannotMove = 3 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.4 real=0:00:00.4)
    Optimizing orientation done. (took cpu=0:00:00.4 real=0:00:00.4)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=0, i=60, icg=0, nicg=0, l=0, total=60
      cell areas       : b=0.000um^2, i=2227.982um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2227.982um^2
      cell capacitance : b=0.000pF, i=2.546pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.546pF
      sink capacitance : count=4775, total=10.831pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.298pF, leaf=8.571pF, total=9.869pF
      wire lengths     : top=0.000um, trunk=9566.219um, leaf=55212.301um, total=64778.520um
      hp wire lengths  : top=0.000um, trunk=7104.160um, leaf=17785.970um, total=24890.130um
    Clock DAG net violations after 'Wire Opt OverFix':
      Remaining Transition : {count=1, worst=[0.020ns]} avg=0.020ns sd=0.000ns sum=0.020ns
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.518ns count=13 avg=0.370ns sd=0.075ns min=0.267ns max=0.538ns {4 <= 0.311ns, 7 <= 0.414ns, 1 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns} {1 <= 0.544ns, 0 <= 0.570ns, 0 <= 0.622ns, 0 <= 0.777ns, 0 > 0.777ns}
      Leaf  : target=0.518ns count=49 avg=0.443ns sd=0.047ns min=0.250ns max=0.515ns {2 <= 0.311ns, 0 <= 0.414ns, 36 <= 0.466ns, 4 <= 0.492ns, 7 <= 0.518ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Invs: INV12CK: 11 INV8CK: 48 INV6CK: 1 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/CM: insertion delay [min=0.926, max=1.067, avg=1.022, sd=0.021], skew [0.141 vs 0.216], 100% {0.926, 1.067} (wid=0.263 ws=0.141) (gid=0.897 gs=0.118)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/CM: insertion delay [min=0.926, max=1.067, avg=1.022, sd=0.021], skew [0.141 vs 0.216], 100% {0.926, 1.067} (wid=0.263 ws=0.141) (gid=0.897 gs=0.118)
      skew_group clk2/CM: insertion delay [min=0.427, max=0.441, avg=0.433, sd=0.004], skew [0.014 vs 0.216], 100% {0.427, 0.441} (wid=0.125 ws=0.017) (gid=0.319 gs=0.003)
    Legalizer API calls during this step: 1067 succeeded with high effort: 1067 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:07.4 real=0:00:07.4)
  Total capacitance is (rise=23.246pF fall=23.246pF), of which (rise=9.869pF fall=9.869pF) is wire, and (rise=13.377pF fall=13.377pF) is gate.
  Stage::Polishing done. (took cpu=0:00:27.2 real=0:00:27.2)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:32:15 mem=2091.1M) ***
Total net bbox length = 1.690e+06 (7.521e+05 9.382e+05) (ext = 2.278e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2091.1MB
Summary Report:
Instances move: 0 (out of 19906 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.690e+06 (7.521e+05 9.382e+05) (ext = 2.278e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2091.1MB
*** Finished refinePlace (0:32:15 mem=2091.1M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 4835).
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Updating netlist done. (took cpu=0:00:00.5 real=0:00:00.5)
  CCOpt::Phase::Implementation done. (took cpu=0:00:41.1 real=0:00:41.0)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        62 (unrouted=62, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 27948 (unrouted=7351, trialRouted=20597, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=7351, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 62 nets for routing of which 62 have one or more fixed wires.
(ccopt eGR): Start to route 62 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2091.05 MB )
[NR-eGR] Read 213211 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 2091.05 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11196
[NR-eGR] #PG Blockages       : 213211
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=20659  numIgnoredNets=20597
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 62 clock nets ( 62 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 62 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 62 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.06% H + 0.00% V. EstWL: 6.971328e+04um
[NR-eGR] Create a new net group with 37 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 37 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.304032e+04um
[NR-eGR] Create a new net group with 9 nets and layer range [2, 6]
[NR-eGR] Layer group 3: route 9 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.274232e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 2091.05 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2091.05 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2091.05 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2091.05 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2091.05 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2091.05 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 78553
[NR-eGR] metal2  (2V) length: 4.806411e+05um, number of vias: 113016
[NR-eGR] metal3  (3H) length: 4.705407e+05um, number of vias: 15398
[NR-eGR] metal4  (4V) length: 4.052967e+05um, number of vias: 5407
[NR-eGR] metal5  (5H) length: 3.998323e+05um, number of vias: 1359
[NR-eGR] metal6  (6V) length: 1.870949e+05um, number of vias: 0
[NR-eGR] Total length: 1.943406e+06um, number of vias: 213733
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.523449e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 4895
[NR-eGR] metal2  (2V) length: 1.006155e+04um, number of vias: 5775
[NR-eGR] metal3  (3H) length: 2.830497e+04um, number of vias: 2640
[NR-eGR] metal4  (4V) length: 2.270492e+04um, number of vias: 101
[NR-eGR] metal5  (5H) length: 4.116570e+03um, number of vias: 2
[NR-eGR] metal6  (6V) length: 4.648000e+01um, number of vias: 0
[NR-eGR] Total length: 6.523449e+04um, number of vias: 13413
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 6.523449e+04um, number of vias: 13413
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.80 sec, Real: 1.80 sec, Curr Mem: 2049.05 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:02.1 real=0:00:02.1)
Set FIXED routing status on 62 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:        62 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=62, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 27948 (unrouted=7351, trialRouted=20597, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=7351, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.2 real=0:00:02.2)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'top' of instances=19912 and nets=28010 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 2049.051M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.4)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for DC_max:setup.late...
        Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
        Reset bufferability constraints done. (took cpu=0:00:00.2 real=0:00:00.2)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=0, i=60, icg=0, nicg=0, l=0, total=60
          cell areas       : b=0.000um^2, i=2227.982um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2227.982um^2
          cell capacitance : b=0.000pF, i=2.546pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.546pF
          sink capacitance : count=4775, total=10.831pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
          wire capacitance : top=0.000pF, trunk=1.340pF, leaf=8.737pF, total=10.077pF
          wire lengths     : top=0.000um, trunk=9584.180um, leaf=55650.310um, total=65234.490um
          hp wire lengths  : top=0.000um, trunk=7104.160um, leaf=17785.970um, total=24890.130um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=1, worst=[0.018ns]} avg=0.018ns sd=0.000ns sum=0.018ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.518ns count=13 avg=0.374ns sd=0.075ns min=0.270ns max=0.536ns {3 <= 0.311ns, 7 <= 0.414ns, 2 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns} {1 <= 0.544ns, 0 <= 0.570ns, 0 <= 0.622ns, 0 <= 0.777ns, 0 > 0.777ns}
          Leaf  : target=0.518ns count=49 avg=0.443ns sd=0.047ns min=0.256ns max=0.517ns {2 <= 0.311ns, 0 <= 0.414ns, 37 <= 0.466ns, 3 <= 0.492ns, 7 <= 0.518ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Invs: INV12CK: 11 INV8CK: 48 INV6CK: 1 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/CM: insertion delay [min=0.941, max=1.076, avg=1.033, sd=0.021], skew [0.135 vs 0.216], 100% {0.941, 1.076} (wid=0.250 ws=0.128) (gid=0.912 gs=0.116)
        Skew group summary eGRPC initial state:
          skew_group clk/CM: insertion delay [min=0.941, max=1.076, avg=1.033, sd=0.021], skew [0.135 vs 0.216], 100% {0.941, 1.076} (wid=0.250 ws=0.128) (gid=0.912 gs=0.116)
          skew_group clk2/CM: insertion delay [min=0.440, max=0.452, avg=0.446, sd=0.003], skew [0.012 vs 0.216], 100% {0.440, 0.452} (wid=0.127 ws=0.015) (gid=0.329 gs=0.004)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=0, i=60, icg=0, nicg=0, l=0, total=60
            cell areas       : b=0.000um^2, i=2227.982um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2227.982um^2
            cell capacitance : b=0.000pF, i=2.546pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.546pF
            sink capacitance : count=4775, total=10.831pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
            wire capacitance : top=0.000pF, trunk=1.340pF, leaf=8.737pF, total=10.077pF
            wire lengths     : top=0.000um, trunk=9584.180um, leaf=55650.310um, total=65234.490um
            hp wire lengths  : top=0.000um, trunk=7104.160um, leaf=17785.970um, total=24890.130um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Remaining Transition : {count=1, worst=[0.018ns]} avg=0.018ns sd=0.000ns sum=0.018ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.518ns count=13 avg=0.374ns sd=0.075ns min=0.270ns max=0.536ns {3 <= 0.311ns, 7 <= 0.414ns, 2 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns} {1 <= 0.544ns, 0 <= 0.570ns, 0 <= 0.622ns, 0 <= 0.777ns, 0 > 0.777ns}
            Leaf  : target=0.518ns count=49 avg=0.443ns sd=0.047ns min=0.256ns max=0.517ns {2 <= 0.311ns, 0 <= 0.414ns, 37 <= 0.466ns, 3 <= 0.492ns, 7 <= 0.518ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Invs: INV12CK: 11 INV8CK: 48 INV6CK: 1 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/CM: insertion delay [min=0.941, max=1.076, avg=1.033, sd=0.021], skew [0.135 vs 0.216], 100% {0.941, 1.076} (wid=0.250 ws=0.128) (gid=0.912 gs=0.116)
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/CM: insertion delay [min=0.941, max=1.076, avg=1.033, sd=0.021], skew [0.135 vs 0.216], 100% {0.941, 1.076} (wid=0.250 ws=0.128) (gid=0.912 gs=0.116)
            skew_group clk2/CM: insertion delay [min=0.440, max=0.452, avg=0.446, sd=0.003], skew [0.012 vs 0.216], 100% {0.440, 0.452} (wid=0.127 ws=0.015) (gid=0.329 gs=0.004)
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.3 real=0:00:00.3)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 4, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 48, numSkippedDueToCloseToSkewTarget = 10
          CCOpt-eGRPC Downsizing: considered: 4, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 4, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=0, i=60, icg=0, nicg=0, l=0, total=60
            cell areas       : b=0.000um^2, i=2227.982um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2227.982um^2
            cell capacitance : b=0.000pF, i=2.546pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.546pF
            sink capacitance : count=4775, total=10.831pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
            wire capacitance : top=0.000pF, trunk=1.340pF, leaf=8.737pF, total=10.077pF
            wire lengths     : top=0.000um, trunk=9584.180um, leaf=55650.310um, total=65234.490um
            hp wire lengths  : top=0.000um, trunk=7104.160um, leaf=17785.970um, total=24890.130um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Remaining Transition : {count=1, worst=[0.018ns]} avg=0.018ns sd=0.000ns sum=0.018ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.518ns count=13 avg=0.374ns sd=0.075ns min=0.270ns max=0.536ns {3 <= 0.311ns, 7 <= 0.414ns, 2 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns} {1 <= 0.544ns, 0 <= 0.570ns, 0 <= 0.622ns, 0 <= 0.777ns, 0 > 0.777ns}
            Leaf  : target=0.518ns count=49 avg=0.443ns sd=0.047ns min=0.256ns max=0.517ns {2 <= 0.311ns, 0 <= 0.414ns, 37 <= 0.466ns, 3 <= 0.492ns, 7 <= 0.518ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Invs: INV12CK: 11 INV8CK: 48 INV6CK: 1 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/CM: insertion delay [min=0.941, max=1.076, avg=1.033, sd=0.021], skew [0.135 vs 0.216], 100% {0.941, 1.076} (wid=0.250 ws=0.128) (gid=0.912 gs=0.116)
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/CM: insertion delay [min=0.941, max=1.076, avg=1.033, sd=0.021], skew [0.135 vs 0.216], 100% {0.941, 1.076} (wid=0.250 ws=0.128) (gid=0.912 gs=0.116)
            skew_group clk2/CM: insertion delay [min=0.440, max=0.452, avg=0.446, sd=0.003], skew [0.012 vs 0.216], 100% {0.440, 0.452} (wid=0.127 ws=0.015) (gid=0.329 gs=0.004)
          Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.8 real=0:00:00.8)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 62, tested: 62, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
          
          PRO Statistics: Fix DRVs (cell sizing):
          =======================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=0, i=60, icg=0, nicg=0, l=0, total=60
            cell areas       : b=0.000um^2, i=2227.982um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2227.982um^2
            cell capacitance : b=0.000pF, i=2.546pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.546pF
            sink capacitance : count=4775, total=10.831pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
            wire capacitance : top=0.000pF, trunk=1.340pF, leaf=8.737pF, total=10.077pF
            wire lengths     : top=0.000um, trunk=9584.180um, leaf=55650.310um, total=65234.490um
            hp wire lengths  : top=0.000um, trunk=7104.160um, leaf=17785.970um, total=24890.130um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Remaining Transition : {count=1, worst=[0.018ns]} avg=0.018ns sd=0.000ns sum=0.018ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.518ns count=13 avg=0.374ns sd=0.075ns min=0.270ns max=0.536ns {3 <= 0.311ns, 7 <= 0.414ns, 2 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns} {1 <= 0.544ns, 0 <= 0.570ns, 0 <= 0.622ns, 0 <= 0.777ns, 0 > 0.777ns}
            Leaf  : target=0.518ns count=49 avg=0.443ns sd=0.047ns min=0.256ns max=0.517ns {2 <= 0.311ns, 0 <= 0.414ns, 37 <= 0.466ns, 3 <= 0.492ns, 7 <= 0.518ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Invs: INV12CK: 11 INV8CK: 48 INV6CK: 1 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/CM: insertion delay [min=0.941, max=1.076, avg=1.033, sd=0.021], skew [0.135 vs 0.216], 100% {0.941, 1.076} (wid=0.250 ws=0.128) (gid=0.912 gs=0.116)
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/CM: insertion delay [min=0.941, max=1.076, avg=1.033, sd=0.021], skew [0.135 vs 0.216], 100% {0.941, 1.076} (wid=0.250 ws=0.128) (gid=0.912 gs=0.116)
            skew_group clk2/CM: insertion delay [min=0.440, max=0.452, avg=0.446, sd=0.003], skew [0.012 vs 0.216], 100% {0.440, 0.452} (wid=0.127 ws=0.015) (gid=0.329 gs=0.004)
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 0 instances, 0 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=0, i=60, icg=0, nicg=0, l=0, total=60
          cell areas       : b=0.000um^2, i=2227.982um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2227.982um^2
          cell capacitance : b=0.000pF, i=2.546pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.546pF
          sink capacitance : count=4775, total=10.831pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
          wire capacitance : top=0.000pF, trunk=1.340pF, leaf=8.737pF, total=10.077pF
          wire lengths     : top=0.000um, trunk=9584.180um, leaf=55650.310um, total=65234.490um
          hp wire lengths  : top=0.000um, trunk=7104.160um, leaf=17785.970um, total=24890.130um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=1, worst=[0.018ns]} avg=0.018ns sd=0.000ns sum=0.018ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.518ns count=13 avg=0.374ns sd=0.075ns min=0.270ns max=0.536ns {3 <= 0.311ns, 7 <= 0.414ns, 2 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns} {1 <= 0.544ns, 0 <= 0.570ns, 0 <= 0.622ns, 0 <= 0.777ns, 0 > 0.777ns}
          Leaf  : target=0.518ns count=49 avg=0.443ns sd=0.047ns min=0.256ns max=0.517ns {2 <= 0.311ns, 0 <= 0.414ns, 37 <= 0.466ns, 3 <= 0.492ns, 7 <= 0.518ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Invs: INV12CK: 11 INV8CK: 48 INV6CK: 1 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/CM: insertion delay [min=0.941, max=1.076, avg=1.033, sd=0.021], skew [0.135 vs 0.216], 100% {0.941, 1.076} (wid=0.250 ws=0.128) (gid=0.912 gs=0.116)
        Skew group summary before routing clock trees:
          skew_group clk/CM: insertion delay [min=0.941, max=1.076, avg=1.033, sd=0.021], skew [0.135 vs 0.216], 100% {0.941, 1.076} (wid=0.250 ws=0.128) (gid=0.912 gs=0.116)
          skew_group clk2/CM: insertion delay [min=0.440, max=0.452, avg=0.446, sd=0.003], skew [0.012 vs 0.216], 100% {0.440, 0.452} (wid=0.127 ws=0.015) (gid=0.329 gs=0.004)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:32:20 mem=2084.2M) ***
Total net bbox length = 1.690e+06 (7.521e+05 9.382e+05) (ext = 2.278e+05)
Move report: Detail placement moves 119 insts, mean move: 2.78 um, max move: 9.92 um
	Max move on inst (CPU_wrapper/CPU/ID/RF/U3247): (817.16, 1859.76) --> (807.24, 1859.76)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2084.2MB
Summary Report:
Instances move: 119 (out of 19906 movable)
Instances flipped: 0
Mean displacement: 2.78 um
Max displacement: 9.92 um (Instance: CPU_wrapper/CPU/ID/RF/U3247) (817.16, 1859.76) -> (807.24, 1859.76)
	Length: 6 sites, height: 1 rows, site name: core_5040, cell type: AOI22S
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 1.690e+06 (7.523e+05 9.382e+05) (ext = 2.278e+05)
Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 2084.2MB
*** Finished refinePlace (0:32:22 mem=2084.2M) ***
  ClockRefiner summary
  All clock instances: Moved 26, flipped 0 and cell swapped 0 (out of a total of 4835).
  The largest move was 4.34 um for sensor_wrapper/sensor_ctrl/mem_reg[52][3].
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:02.1 real=0:00:02.1)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:07.3 real=0:00:07.3)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        62 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=62, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 27948 (unrouted=7351, trialRouted=20597, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=7351, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 62 nets for routing of which 62 have one or more fixed wires.
(ccopt eGR): Start to route 62 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2084.21 MB )
[NR-eGR] Read 213211 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2084.21 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11196
[NR-eGR] #PG Blockages       : 213211
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=20659  numIgnoredNets=20597
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 62 clock nets ( 62 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 62 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 62 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.06% H + 0.00% V. EstWL: 6.973344e+04um
[NR-eGR] Create a new net group with 39 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 39 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.308568e+04um
[NR-eGR] Create a new net group with 10 nets and layer range [2, 6]
[NR-eGR] Layer group 3: route 10 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.368984e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 2084.21 MB )
[NR-eGR] Started Export route guide file ( Curr Mem: 2084.21 MB )
[NR-eGR] Finished Export route guide file ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2084.21 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2084.21 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2084.21 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2084.21 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2084.21 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2084.21 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 78553
[NR-eGR] metal2  (2V) length: 4.805153e+05um, number of vias: 113003
[NR-eGR] metal3  (3H) length: 4.706442e+05um, number of vias: 15433
[NR-eGR] metal4  (4V) length: 4.053507e+05um, number of vias: 5407
[NR-eGR] metal5  (5H) length: 3.998311e+05um, number of vias: 1359
[NR-eGR] metal6  (6V) length: 1.870949e+05um, number of vias: 0
[NR-eGR] Total length: 1.943436e+06um, number of vias: 213755
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.526511e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 4895
[NR-eGR] metal2  (2V) length: 9.935830e+03um, number of vias: 5762
[NR-eGR] metal3  (3H) length: 2.840851e+04um, number of vias: 2675
[NR-eGR] metal4  (4V) length: 2.275896e+04um, number of vias: 101
[NR-eGR] metal5  (5H) length: 4.115330e+03um, number of vias: 2
[NR-eGR] metal6  (6V) length: 4.648000e+01um, number of vias: 0
[NR-eGR] Total length: 6.526511e+04um, number of vias: 13435
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 6.526511e+04um, number of vias: 13435
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.90 sec, Real: 1.90 sec, Curr Mem: 2049.21 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/.rgfoYI6Tf
      Early Global Route - eGR->NR step done. (took cpu=0:00:02.2 real=0:00:02.2)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 62 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 62 nets.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=12/23 01:53:57, mem=1638.8M)

globalDetailRoute

#Start globalDetailRoute on Fri Dec 23 01:53:57 2022
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=28010)
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Fri Dec 23 01:53:58 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 28008 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
# metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5000
# metal2       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
# metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# metal4       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
# metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# metal6       V   Track-Pitch = 2.4800    Line-2-Via Pitch = 2.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1670.08 (MB), peak = 1900.61 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.5600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1679.08 (MB), peak = 1900.61 (MB)
#reading routing guides ......
#
#Finished routing data preparation on Fri Dec 23 01:54:03 2022
#
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 24.96 (MB)
#Total memory = 1679.56 (MB)
#Peak memory = 1900.61 (MB)
#
#
#Start global routing on Fri Dec 23 01:54:03 2022
#
#
#Start global routing initialization on Fri Dec 23 01:54:03 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri Dec 23 01:54:03 2022
#
#Start routing resource analysis on Fri Dec 23 01:54:03 2022
#
#Routing resource analysis is done on Fri Dec 23 01:54:04 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        2093        3550      141752    68.51%
#  metal2         V        1861        3239      141752    62.70%
#  metal3         H        2206        3437      141752    60.63%
#  metal4         V        1962        3138      141752    60.76%
#  metal5         H        5617          26      141752     0.00%
#  metal6         V        1273           0      141752     0.19%
#  --------------------------------------------------------------
#  Total                  15013      41.55%      850512    42.13%
#
#  62 nets (0.22%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Dec 23 01:54:04 2022
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1694.43 (MB), peak = 1900.61 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Fri Dec 23 01:54:04 2022
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1695.31 (MB), peak = 1900.61 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1698.52 (MB), peak = 1900.61 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1699.38 (MB), peak = 1900.61 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 7351 (skipped).
#Total number of selected nets for routing = 62.
#Total number of unselected nets (but routable) for routing = 20597 (skipped).
#Total number of nets in the design = 28010.
#
#20597 skipped nets do not have any wires.
#62 routable nets have only global wires.
#62 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 62               0  
#------------------------------------------------
#        Total                 62               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 62           20597  
#------------------------------------------------
#        Total                 62           20597  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  metal1        0(0.00%)   (0.00%)
#  metal2        0(0.00%)   (0.00%)
#  metal3        0(0.00%)   (0.00%)
#  metal4        0(0.00%)   (0.00%)
#  metal5        0(0.00%)   (0.00%)
#  metal6        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 62
#Total wire length = 63659 um.
#Total half perimeter of net bounding box = 27348 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 9442 um.
#Total wire length on LAYER metal3 = 27432 um.
#Total wire length on LAYER metal4 = 22650 um.
#Total wire length on LAYER metal5 = 4093 um.
#Total wire length on LAYER metal6 = 42 um.
#Total number of vias = 11031
#Up-Via Summary (total 11031):
#           
#-----------------------
# metal1           4889
# metal2           3910
# metal3           2138
# metal4             92
# metal5              2
#-----------------------
#                 11031 
#
#Total number of involved priority nets 62
#Maximum src to sink distance for priority net 1653.7
#Average of max src_to_sink distance for priority net 390.1
#Average of ave src_to_sink distance for priority net 228.9
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 13.71 (MB)
#Total memory = 1693.29 (MB)
#Peak memory = 1900.61 (MB)
#
#Finished global routing on Fri Dec 23 01:54:10 2022
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1682.36 (MB), peak = 1900.61 (MB)
#Start Track Assignment.
#Done with 2605 horizontal wires in 12 hboxes and 2814 vertical wires in 12 hboxes.
#Done with 2592 horizontal wires in 12 hboxes and 2812 vertical wires in 12 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 62
#Total wire length = 69401 um.
#Total half perimeter of net bounding box = 27348 um.
#Total wire length on LAYER metal1 = 5542 um.
#Total wire length on LAYER metal2 = 9187 um.
#Total wire length on LAYER metal3 = 27042 um.
#Total wire length on LAYER metal4 = 23418 um.
#Total wire length on LAYER metal5 = 4168 um.
#Total wire length on LAYER metal6 = 43 um.
#Total number of vias = 11031
#Up-Via Summary (total 11031):
#           
#-----------------------
# metal1           4889
# metal2           3910
# metal3           2138
# metal4             92
# metal5              2
#-----------------------
#                 11031 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1687.63 (MB), peak = 1900.61 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = 33.08 (MB)
#Total memory = 1687.64 (MB)
#Peak memory = 1900.61 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 1 violations
#    cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1693.30 (MB), peak = 1900.61 (MB)
#    completing 20% with 1 violations
#    cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1688.80 (MB), peak = 1900.61 (MB)
#    completing 30% with 1 violations
#    cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1689.01 (MB), peak = 1900.61 (MB)
#    completing 40% with 2 violations
#    cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1690.62 (MB), peak = 1900.61 (MB)
#    completing 50% with 2 violations
#    cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1690.71 (MB), peak = 1900.61 (MB)
#    completing 60% with 1 violations
#    cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1690.74 (MB), peak = 1900.61 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:23, elapsed time = 00:00:23, memory = 1690.75 (MB), peak = 1900.61 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:26, elapsed time = 00:00:26, memory = 1690.85 (MB), peak = 1900.61 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:28, elapsed time = 00:00:28, memory = 1691.01 (MB), peak = 1900.61 (MB)
#    completing 100% with 2 violations
#    cpu time = 00:00:31, elapsed time = 00:00:31, memory = 1691.01 (MB), peak = 1900.61 (MB)
# ECO: 3.5% of the total area was rechecked for DRC, and 10.0% required routing.
#   number of violations = 2
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        0        0
#	metal2        0        0        0
#	metal3        1        1        2
#	Totals        1        1        2
#cpu time = 00:00:31, elapsed time = 00:00:31, memory = 1691.04 (MB), peak = 1900.61 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 22
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1692.23 (MB), peak = 1900.61 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 62
#Total wire length = 69568 um.
#Total half perimeter of net bounding box = 27348 um.
#Total wire length on LAYER metal1 = 6 um.
#Total wire length on LAYER metal2 = 2484 um.
#Total wire length on LAYER metal3 = 35297 um.
#Total wire length on LAYER metal4 = 27770 um.
#Total wire length on LAYER metal5 = 3969 um.
#Total wire length on LAYER metal6 = 43 um.
#Total number of vias = 13223
#Up-Via Summary (total 13223):
#           
#-----------------------
# metal1           4888
# metal2           4702
# metal3           3557
# metal4             74
# metal5              2
#-----------------------
#                 13223 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:32
#Elapsed time = 00:00:32
#Increased memory = 3.25 (MB)
#Total memory = 1690.89 (MB)
#Peak memory = 1900.61 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:32
#Elapsed time = 00:00:32
#Increased memory = 3.27 (MB)
#Total memory = 1690.91 (MB)
#Peak memory = 1900.61 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:47
#Elapsed time = 00:00:47
#Increased memory = 47.00 (MB)
#Total memory = 1685.81 (MB)
#Peak memory = 1900.61 (MB)
#Number of warnings = 1
#Total number of warnings = 3
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Dec 23 01:54:44 2022
#
% End globalDetailRoute (date=12/23 01:54:44, total cpu=0:00:47.2, real=0:00:47.0, peak res=1718.5M, current mem=1685.7M)
        NanoRoute done. (took cpu=0:00:47.3 real=0:00:47.3)
      Clock detailed routing done.
Checking guided vs. routed lengths for 62 nets...

      
      Guided max path lengths
      =======================
      
      ----------------------------------------
      From (um)    To (um)     Number of paths
      ----------------------------------------
         0.000      200.000          15
       200.000      400.000          31
       400.000      600.000           7
       600.000      800.000           2
       800.000     1000.000           1
      1000.000     1200.000           2
      1200.000     1400.000           2
      1400.000     1600.000           1
      1600.000     1800.000           1
      ----------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          45
        0.000      2.000          12
        2.000      4.000           1
        4.000      6.000           1
        6.000      8.000           2
        8.000     10.000           0
       10.000     12.000           0
       12.000     14.000           0
       14.000     16.000           0
       16.000     18.000           1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net CPU_wrapper/CPU/ID/RF/CTS_2 (101 terminals)
    Guided length:  max path =   217.760um, total =  1007.498um
    Routed length:  max path =   211.160um, total =  1216.200um
    Deviation:      max path =    -3.031%,  total =    20.715%

    Net sensor_wrapper/sensor_ctrl/CTS_3 (101 terminals)
    Guided length:  max path =   188.218um, total =   960.978um
    Routed length:  max path =   187.320um, total =  1154.310um
    Deviation:      max path =    -0.477%,  total =    20.118%

    Net sensor_wrapper/sensor_ctrl/CTS_2 (101 terminals)
    Guided length:  max path =   195.220um, total =   986.150um
    Routed length:  max path =   180.780um, total =  1180.990um
    Deviation:      max path =    -7.397%,  total =    19.758%

    Net WDT_wrapper/WDT/CTS_3 (69 terminals)
    Guided length:  max path =   170.660um, total =   675.940um
    Routed length:  max path =   168.980um, total =   809.380um
    Deviation:      max path =    -0.984%,  total =    19.741%

    Net CPU_wrapper/CPU/ID/RF/CTS_4 (101 terminals)
    Guided length:  max path =   230.040um, total =   931.980um
    Routed length:  max path =   193.780um, total =  1107.880um
    Deviation:      max path =   -15.762%,  total =    18.874%

    Net sensor_wrapper/sensor_ctrl/CTS_10 (101 terminals)
    Guided length:  max path =   194.900um, total =   973.436um
    Routed length:  max path =   194.900um, total =  1152.620um
    Deviation:      max path =     0.000%,  total =    18.407%

    Net sensor_wrapper/sensor_ctrl/CTS_5 (101 terminals)
    Guided length:  max path =   168.360um, total =   980.920um
    Routed length:  max path =   166.120um, total =  1161.260um
    Deviation:      max path =    -1.330%,  total =    18.385%

    Net sensor_wrapper/sensor_ctrl/CTS_8 (101 terminals)
    Guided length:  max path =   160.480um, total =   915.260um
    Routed length:  max path =   154.440um, total =  1082.700um
    Deviation:      max path =    -3.764%,  total =    18.294%

    Net CPU_wrapper/CPU/ID/RF/CTS_6 (101 terminals)
    Guided length:  max path =   226.420um, total =   910.220um
    Routed length:  max path =   219.340um, total =  1072.690um
    Deviation:      max path =    -3.127%,  total =    17.850%

    Net sensor_wrapper/sensor_ctrl/CTS_7 (101 terminals)
    Guided length:  max path =   200.760um, total =   989.020um
    Routed length:  max path =   234.520um, total =  1160.740um
    Deviation:      max path =    16.816%,  total =    17.363%

Set FIXED routing status on 62 net(s)
Set FIXED placed status on 60 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2063.82 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2076.69 MB )
[NR-eGR] Read 213211 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2081.69 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11196
[NR-eGR] #PG Blockages       : 213211
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 62  Num Prerouted Wires = 13546
[NR-eGR] Read numTotalNets=20659  numIgnoredNets=62
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 20597 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 20597 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 1.831985e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       348( 0.23%)        43( 0.03%)         6( 0.00%)         2( 0.00%)   ( 0.27%) 
[NR-eGR]  metal3  (3)        73( 0.05%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  metal4  (4)       241( 0.16%)        20( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.17%) 
[NR-eGR]  metal5  (5)         8( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         8( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              678( 0.05%)        63( 0.01%)         6( 0.00%)         2( 0.00%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.05% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.07% V
[NR-eGR] Started Export DB wires ( Curr Mem: 2108.04 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2108.04 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 2108.04 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2108.04 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2108.04 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 2108.04 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 5.580000e+00um, number of vias: 78546
[NR-eGR] metal2  (2V) length: 4.851780e+05um, number of vias: 112562
[NR-eGR] metal3  (3H) length: 4.740062e+05um, number of vias: 15611
[NR-eGR] metal4  (4V) length: 3.905367e+05um, number of vias: 5519
[NR-eGR] metal5  (5H) length: 4.034773e+05um, number of vias: 1375
[NR-eGR] metal6  (6V) length: 1.949657e+05um, number of vias: 0
[NR-eGR] Total length: 1.948170e+06um, number of vias: 213613
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.21 sec, Real: 2.17 sec, Curr Mem: 2079.04 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:02.4 real=0:00:02.4)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        62 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=62, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 27948 (unrouted=7351, trialRouted=20597, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=7351, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:52.2 real=0:00:52.2)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'top' of instances=19912 and nets=28010 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 2069.043M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock tree timing engine global stage delay update for DC_max:setup.late...
  Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock DAG stats after routing clock trees:
    cell counts      : b=0, i=60, icg=0, nicg=0, l=0, total=60
    cell areas       : b=0.000um^2, i=2227.982um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2227.982um^2
    cell capacitance : b=0.000pF, i=2.546pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.546pF
    sink capacitance : count=4775, total=10.831pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
    wire capacitance : top=0.000pF, trunk=1.345pF, leaf=9.078pF, total=10.422pF
    wire lengths     : top=0.000um, trunk=9660.750um, leaf=59907.540um, total=69568.290um
    hp wire lengths  : top=0.000um, trunk=7104.160um, leaf=17785.970um, total=24890.130um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=3, worst=[0.017ns, 0.007ns, 0.003ns]} avg=0.009ns sd=0.007ns sum=0.027ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.518ns count=13 avg=0.374ns sd=0.075ns min=0.271ns max=0.535ns {3 <= 0.311ns, 7 <= 0.414ns, 2 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns} {1 <= 0.544ns, 0 <= 0.570ns, 0 <= 0.622ns, 0 <= 0.777ns, 0 > 0.777ns}
    Leaf  : target=0.518ns count=49 avg=0.448ns sd=0.046ns min=0.260ns max=0.525ns {2 <= 0.311ns, 0 <= 0.414ns, 37 <= 0.466ns, 3 <= 0.492ns, 5 <= 0.518ns} {2 <= 0.544ns, 0 <= 0.570ns, 0 <= 0.622ns, 0 <= 0.777ns, 0 > 0.777ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Invs: INV12CK: 11 INV8CK: 48 INV6CK: 1 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/CM: insertion delay [min=0.946, max=1.080, avg=1.035, sd=0.022], skew [0.134 vs 0.216], 100% {0.946, 1.080} (wid=0.238 ws=0.118) (gid=0.911 gs=0.109)
  Skew group summary after routing clock trees:
    skew_group clk/CM: insertion delay [min=0.946, max=1.080, avg=1.035, sd=0.022], skew [0.134 vs 0.216], 100% {0.946, 1.080} (wid=0.238 ws=0.118) (gid=0.911 gs=0.109)
    skew_group clk2/CM: insertion delay [min=0.441, max=0.454, avg=0.449, sd=0.003], skew [0.013 vs 0.216], 100% {0.441, 0.454} (wid=0.129 ws=0.017) (gid=0.332 gs=0.007)
  CCOpt::Phase::Routing done. (took cpu=0:00:53.3 real=0:00:53.2)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 62, tested: 62, violation detected: 3, violation ignored (due to small violation): 0, cannot run: 1, attempted: 2, unsuccessful: 0, sized: 2
      
      PRO Statistics: Fix DRVs (initial upsizing):
      ============================================
      
      Cell changes by Net Type:
      
      ----------------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
      ----------------------------------------------------------------------------------------------------------------------------
      top                0                    0                    0            0                    0                    0
      trunk              0                    0                    0            0                    0                    0
      leaf               2 [100.0%]           2 (100.0%)           0            0                    2 (100.0%)           0 (0.0%)
      ----------------------------------------------------------------------------------------------------------------------------
      Total              2 [100.0%]           2 (100.0%)           0            0                    2 (100.0%)           0 (0.0%)
      ----------------------------------------------------------------------------------------------------------------------------
      
      Upsized: 2, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 31.248um^2 (1.403%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=0, i=60, icg=0, nicg=0, l=0, total=60
        cell areas       : b=0.000um^2, i=2259.230um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2259.230um^2
        cell capacitance : b=0.000pF, i=2.586pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.586pF
        sink capacitance : count=4775, total=10.831pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
        wire capacitance : top=0.000pF, trunk=1.345pF, leaf=9.078pF, total=10.422pF
        wire lengths     : top=0.000um, trunk=9660.750um, leaf=59907.540um, total=69568.290um
        hp wire lengths  : top=0.000um, trunk=7104.160um, leaf=17785.970um, total=24890.130um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Remaining Transition : {count=1, worst=[0.017ns]} avg=0.017ns sd=0.000ns sum=0.017ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.518ns count=13 avg=0.377ns sd=0.075ns min=0.271ns max=0.535ns {2 <= 0.311ns, 7 <= 0.414ns, 3 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns} {1 <= 0.544ns, 0 <= 0.570ns, 0 <= 0.622ns, 0 <= 0.777ns, 0 > 0.777ns}
        Leaf  : target=0.518ns count=49 avg=0.443ns sd=0.045ns min=0.260ns max=0.511ns {2 <= 0.311ns, 2 <= 0.414ns, 36 <= 0.466ns, 4 <= 0.492ns, 5 <= 0.518ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Invs: INV12CK: 13 INV8CK: 46 INV6CK: 1 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/CM: insertion delay [min=0.956, max=1.075, avg=1.036, sd=0.023], skew [0.118 vs 0.216], 100% {0.956, 1.075} (wid=0.238 ws=0.118) (gid=0.911 gs=0.100)
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/CM: insertion delay [min=0.956, max=1.075, avg=1.036, sd=0.023], skew [0.118 vs 0.216], 100% {0.956, 1.075} (wid=0.238 ws=0.118) (gid=0.911 gs=0.100)
        skew_group clk2/CM: insertion delay [min=0.441, max=0.454, avg=0.449, sd=0.003], skew [0.013 vs 0.216], 100% {0.441, 0.454} (wid=0.129 ws=0.017) (gid=0.332 gs=0.007)
      Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.4 real=0:00:00.5)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.4 real=0:00:00.4)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 62, tested: 62, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=0, i=60, icg=0, nicg=0, l=0, total=60
        cell areas       : b=0.000um^2, i=2259.230um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2259.230um^2
        cell capacitance : b=0.000pF, i=2.586pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.586pF
        sink capacitance : count=4775, total=10.831pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
        wire capacitance : top=0.000pF, trunk=1.345pF, leaf=9.078pF, total=10.422pF
        wire lengths     : top=0.000um, trunk=9660.750um, leaf=59907.540um, total=69568.290um
        hp wire lengths  : top=0.000um, trunk=7104.160um, leaf=17785.970um, total=24890.130um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Remaining Transition : {count=1, worst=[0.017ns]} avg=0.017ns sd=0.000ns sum=0.017ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.518ns count=13 avg=0.377ns sd=0.075ns min=0.271ns max=0.535ns {2 <= 0.311ns, 7 <= 0.414ns, 3 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns} {1 <= 0.544ns, 0 <= 0.570ns, 0 <= 0.622ns, 0 <= 0.777ns, 0 > 0.777ns}
        Leaf  : target=0.518ns count=49 avg=0.443ns sd=0.045ns min=0.260ns max=0.511ns {2 <= 0.311ns, 2 <= 0.414ns, 36 <= 0.466ns, 4 <= 0.492ns, 5 <= 0.518ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Invs: INV12CK: 13 INV8CK: 46 INV6CK: 1 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/CM: insertion delay [min=0.956, max=1.075, avg=1.036, sd=0.023], skew [0.118 vs 0.216], 100% {0.956, 1.075} (wid=0.238 ws=0.118) (gid=0.911 gs=0.100)
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/CM: insertion delay [min=0.956, max=1.075, avg=1.036, sd=0.023], skew [0.118 vs 0.216], 100% {0.956, 1.075} (wid=0.238 ws=0.118) (gid=0.911 gs=0.100)
        skew_group clk2/CM: insertion delay [min=0.441, max=0.454, avg=0.449, sd=0.003], skew [0.013 vs 0.216], 100% {0.441, 0.454} (wid=0.129 ws=0.017) (gid=0.332 gs=0.007)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 62, nets tested: 62, nets violation detected: 1, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 1, nets unsuccessful: 1, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=0, i=60, icg=0, nicg=0, l=0, total=60
      cell areas       : b=0.000um^2, i=2259.230um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2259.230um^2
      cell capacitance : b=0.000pF, i=2.586pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.586pF
      sink capacitance : count=4775, total=10.831pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
      wire capacitance : top=0.000pF, trunk=1.345pF, leaf=9.078pF, total=10.422pF
      wire lengths     : top=0.000um, trunk=9660.750um, leaf=59907.540um, total=69568.290um
      hp wire lengths  : top=0.000um, trunk=7104.160um, leaf=17785.970um, total=24890.130um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Remaining Transition : {count=1, worst=[0.017ns]} avg=0.017ns sd=0.000ns sum=0.017ns
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.518ns count=13 avg=0.377ns sd=0.075ns min=0.271ns max=0.535ns {2 <= 0.311ns, 7 <= 0.414ns, 3 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns} {1 <= 0.544ns, 0 <= 0.570ns, 0 <= 0.622ns, 0 <= 0.777ns, 0 > 0.777ns}
      Leaf  : target=0.518ns count=49 avg=0.443ns sd=0.045ns min=0.260ns max=0.511ns {2 <= 0.311ns, 2 <= 0.414ns, 36 <= 0.466ns, 4 <= 0.492ns, 5 <= 0.518ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Invs: INV12CK: 13 INV8CK: 46 INV6CK: 1 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/CM: insertion delay [min=0.956, max=1.075, avg=1.036, sd=0.023], skew [0.118 vs 0.216], 100% {0.956, 1.075} (wid=0.238 ws=0.118) (gid=0.911 gs=0.100)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/CM: insertion delay [min=0.956, max=1.075, avg=1.036, sd=0.023], skew [0.118 vs 0.216], 100% {0.956, 1.075} (wid=0.238 ws=0.118) (gid=0.911 gs=0.100)
      skew_group clk2/CM: insertion delay [min=0.441, max=0.454, avg=0.449, sd=0.003], skew [0.013 vs 0.216], 100% {0.441, 0.454} (wid=0.129 ws=0.017) (gid=0.332 gs=0.007)
    Buffering to fix DRVs done. (took cpu=0:00:02.7 real=0:00:02.7)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      PRO Statistics: Fix Skew (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=0, i=60, icg=0, nicg=0, l=0, total=60
        cell areas       : b=0.000um^2, i=2259.230um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2259.230um^2
        cell capacitance : b=0.000pF, i=2.586pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.586pF
        sink capacitance : count=4775, total=10.831pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
        wire capacitance : top=0.000pF, trunk=1.345pF, leaf=9.078pF, total=10.422pF
        wire lengths     : top=0.000um, trunk=9660.750um, leaf=59907.540um, total=69568.290um
        hp wire lengths  : top=0.000um, trunk=7104.160um, leaf=17785.970um, total=24890.130um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Remaining Transition : {count=1, worst=[0.017ns]} avg=0.017ns sd=0.000ns sum=0.017ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.518ns count=13 avg=0.377ns sd=0.075ns min=0.271ns max=0.535ns {2 <= 0.311ns, 7 <= 0.414ns, 3 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns} {1 <= 0.544ns, 0 <= 0.570ns, 0 <= 0.622ns, 0 <= 0.777ns, 0 > 0.777ns}
        Leaf  : target=0.518ns count=49 avg=0.443ns sd=0.045ns min=0.260ns max=0.511ns {2 <= 0.311ns, 2 <= 0.414ns, 36 <= 0.466ns, 4 <= 0.492ns, 5 <= 0.518ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Invs: INV12CK: 13 INV8CK: 46 INV6CK: 1 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/CM: insertion delay [min=0.956, max=1.075, avg=1.036, sd=0.023], skew [0.118 vs 0.216], 100% {0.956, 1.075} (wid=0.238 ws=0.118) (gid=0.911 gs=0.100)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/CM: insertion delay [min=0.956, max=1.075, avg=1.036, sd=0.023], skew [0.118 vs 0.216], 100% {0.956, 1.075} (wid=0.238 ws=0.118) (gid=0.911 gs=0.100)
        skew_group clk2/CM: insertion delay [min=0.441, max=0.454, avg=0.449, sd=0.003], skew [0.013 vs 0.216], 100% {0.441, 0.454} (wid=0.129 ws=0.017) (gid=0.332 gs=0.007)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.3 real=0:00:00.3)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - ClockRefiner...
    Performing Single Pass Refine Place.
*** Starting refinePlace (0:33:21 mem=2091.3M) ***
Total net bbox length = 1.690e+06 (7.523e+05 9.382e+05) (ext = 2.278e+05)
Move report: Detail placement moves 1 insts, mean move: 3.10 um, max move: 3.10 um
	Max move on inst (CPU_wrapper/M0/FE_OFC652_wire_M0R_RDATA_2): (443.30, 1562.40) --> (446.40, 1562.40)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2091.3MB
Summary Report:
Instances move: 1 (out of 19906 movable)
Instances flipped: 0
Mean displacement: 3.10 um
Max displacement: 3.10 um (Instance: CPU_wrapper/M0/FE_OFC652_wire_M0R_RDATA_2) (443.3, 1562.4) -> (446.4, 1562.4)
	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 1.691e+06 (7.523e+05 9.382e+05) (ext = 2.278e+05)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2091.3MB
*** Finished refinePlace (0:33:22 mem=2091.3M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 4835).
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.6 real=0:00:01.6)
    Set dirty flag on 3 instances, 4 nets
  PostConditioning done.
Net route status summary:
  Clock:        62 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=62, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 27948 (unrouted=7351, trialRouted=20597, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=7351, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for DC_max:setup.late...
  Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats after post-conditioning:
    cell counts      : b=0, i=60, icg=0, nicg=0, l=0, total=60
    cell areas       : b=0.000um^2, i=2259.230um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2259.230um^2
    cell capacitance : b=0.000pF, i=2.586pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.586pF
    sink capacitance : count=4775, total=10.831pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
    wire capacitance : top=0.000pF, trunk=1.345pF, leaf=9.078pF, total=10.422pF
    wire lengths     : top=0.000um, trunk=9660.750um, leaf=59907.540um, total=69568.290um
    hp wire lengths  : top=0.000um, trunk=7104.160um, leaf=17785.970um, total=24890.130um
  Clock DAG net violations after post-conditioning:
    Remaining Transition : {count=1, worst=[0.017ns]} avg=0.017ns sd=0.000ns sum=0.017ns
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.518ns count=13 avg=0.377ns sd=0.075ns min=0.271ns max=0.535ns {2 <= 0.311ns, 7 <= 0.414ns, 3 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns} {1 <= 0.544ns, 0 <= 0.570ns, 0 <= 0.622ns, 0 <= 0.777ns, 0 > 0.777ns}
    Leaf  : target=0.518ns count=49 avg=0.443ns sd=0.045ns min=0.260ns max=0.511ns {2 <= 0.311ns, 2 <= 0.414ns, 36 <= 0.466ns, 4 <= 0.492ns, 5 <= 0.518ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Invs: INV12CK: 13 INV8CK: 46 INV6CK: 1 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/CM: insertion delay [min=0.956, max=1.075, avg=1.036, sd=0.023], skew [0.118 vs 0.216], 100% {0.956, 1.075} (wid=0.238 ws=0.118) (gid=0.911 gs=0.100)
  Skew group summary after post-conditioning:
    skew_group clk/CM: insertion delay [min=0.956, max=1.075, avg=1.036, sd=0.023], skew [0.118 vs 0.216], 100% {0.956, 1.075} (wid=0.238 ws=0.118) (gid=0.911 gs=0.100)
    skew_group clk2/CM: insertion delay [min=0.441, max=0.454, avg=0.449, sd=0.003], skew [0.013 vs 0.216], 100% {0.441, 0.454} (wid=0.129 ws=0.017) (gid=0.332 gs=0.007)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:06.8 real=0:00:06.7)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------------
  Cell type                     Count    Area        Capacitance
  --------------------------------------------------------------
  Buffers                         0         0.000       0.000
  Inverters                      60      2259.230       2.586
  Integrated Clock Gates          0         0.000       0.000
  Non-Integrated Clock Gates      0         0.000       0.000
  Clock Logic                     0         0.000       0.000
  All                            60      2259.230       2.586
  --------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      9660.750
  Leaf      59907.540
  Total     69568.290
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       7104.160
  Leaf       17785.970
  Total      24890.130
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  -----------------------------------
  Type     Gate      Wire      Total
  -----------------------------------
  Top       0.000     0.000     0.000
  Trunk     2.586     1.345     3.930
  Leaf     10.831     9.078    19.909
  Total    13.417    10.422    23.839
  -----------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  ---------------------------------------------------------
  Count    Total     Average    Std. Dev.    Min      Max
  ---------------------------------------------------------
  4775     10.831     0.002       0.002      0.002    0.060
  ---------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  --------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  --------------------------------------------------------------------------------------------
  Remaining Transition    ns         1       0.017       0.000      0.017    [0.017]
  --------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.518      13       0.377       0.075      0.271    0.535    {2 <= 0.311ns, 7 <= 0.414ns, 3 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns}     {1 <= 0.544ns, 0 <= 0.570ns, 0 <= 0.622ns, 0 <= 0.777ns, 0 > 0.777ns}
  Leaf        0.518      49       0.443       0.045      0.260    0.511    {2 <= 0.311ns, 2 <= 0.414ns, 36 <= 0.466ns, 4 <= 0.492ns, 5 <= 0.518ns}                                      -
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ------------------------------------------
  Name       Type        Inst     Inst Area 
                         Count    (um^2)
  ------------------------------------------
  INV12CK    inverter     13        649.958
  INV8CK     inverter     46       1581.149
  INV6CK     inverter      1         28.123
  ------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner          Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -------------------------------------------------------------------------------------------------------------------------------------------------------------
  DC_max:setup.late    clk/CM        0.956     1.075     0.118       0.216         0.118           0.094           1.036        0.023     100% {0.956, 1.075}
  -------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner          Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -------------------------------------------------------------------------------------------------------------------------------------------------------------
  DC_max:setup.late    clk/CM        0.956     1.075     0.118       0.216         0.118           0.094           1.036        0.023     100% {0.956, 1.075}
  DC_max:setup.late    clk2/CM       0.441     0.454     0.013       0.216         0.017           0.013           0.449        0.003     100% {0.441, 0.454}
  -------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 2 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 2 violating pins:
  =====================================================================
  
  Target and measured clock slews (in ns):
  
  ------------------------------------------------------------------------------------------------
  Half corner        Violation  Slew    Slew      Dont   Ideal  Target         Pin
                     amount     target  achieved  touch  net?   source         
                                                  net?                         
  ------------------------------------------------------------------------------------------------
  DC_max:setup.late    0.017    0.518    0.535    N      N      auto computed  CTS_ccl_inv_00208/I
  DC_max:setup.late    0.008    0.518    0.526    N      N      auto computed  clk
  ------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.3 real=0:00:00.3)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CM
External - Set all clocks to propagated mode done. (took cpu=0:00:01.8 real=0:00:01.8)
Clock DAG stats after update timingGraph:
  cell counts      : b=0, i=60, icg=0, nicg=0, l=0, total=60
  cell areas       : b=0.000um^2, i=2259.230um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2259.230um^2
  cell capacitance : b=0.000pF, i=2.586pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=2.586pF
  sink capacitance : count=4775, total=10.831pF, avg=0.002pF, sd=0.002pF, min=0.002pF, max=0.060pF
  wire capacitance : top=0.000pF, trunk=1.345pF, leaf=9.078pF, total=10.422pF
  wire lengths     : top=0.000um, trunk=9660.750um, leaf=59907.540um, total=69568.290um
  hp wire lengths  : top=0.000um, trunk=7104.160um, leaf=17785.970um, total=24890.130um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=1, worst=[0.017ns]} avg=0.017ns sd=0.000ns sum=0.017ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.518ns count=13 avg=0.377ns sd=0.075ns min=0.271ns max=0.535ns {2 <= 0.311ns, 7 <= 0.414ns, 3 <= 0.466ns, 0 <= 0.492ns, 0 <= 0.518ns} {1 <= 0.544ns, 0 <= 0.570ns, 0 <= 0.622ns, 0 <= 0.777ns, 0 > 0.777ns}
  Leaf  : target=0.518ns count=49 avg=0.443ns sd=0.045ns min=0.260ns max=0.511ns {2 <= 0.311ns, 2 <= 0.414ns, 36 <= 0.466ns, 4 <= 0.492ns, 5 <= 0.518ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Invs: INV12CK: 13 INV8CK: 46 INV6CK: 1 
Primary reporting skew groups after update timingGraph:
  skew_group clk/CM: insertion delay [min=0.956, max=1.075, avg=1.036, sd=0.023], skew [0.118 vs 0.216], 100% {0.956, 1.075} (wid=0.238 ws=0.118) (gid=0.911 gs=0.100)
Skew group summary after update timingGraph:
  skew_group clk/CM: insertion delay [min=0.956, max=1.075, avg=1.036, sd=0.023], skew [0.118 vs 0.216], 100% {0.956, 1.075} (wid=0.238 ws=0.118) (gid=0.911 gs=0.100)
  skew_group clk2/CM: insertion delay [min=0.441, max=0.454, avg=0.449, sd=0.003], skew [0.013 vs 0.216], 100% {0.441, 0.454} (wid=0.129 ws=0.017) (gid=0.332 gs=0.007)
Logging CTS constraint violations...
  Clock tree clk has 1 slew violation.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below the root driver for clock_tree clk at (0.930,3160.080), in power domain auto-default with half corner DC_max:setup.late. The worst violation was at the pin CTS_ccl_inv_00208/I with a slew time target of 0.518ns. Achieved a slew time of 0.535ns.

Type 'man IMPCCOPT-1007' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:02.3 real=0:00:02.3)
Runtime done. (took cpu=0:02:55 real=0:02:54)
Runtime Summary
===============
Clock Runtime:  (60%) Core CTS         105.43 (Init 6.79, Construction 46.19, Implementation 40.69, eGRPC 4.81, PostConditioning 5.11, Other 1.84)
Clock Runtime:  (34%) CTS services      59.56 (RefinePlace 6.45, EarlyGlobalClock 4.66, NanoRoute 47.27, ExtractRC 1.18, TimingAnalysis 0.00)
Clock Runtime:   (5%) Other CTS          9.32 (Init 2.92, CongRepair/EGR-DP 4.58, TimingUpdate 1.82, Other 0.00)
Clock Runtime: (100%) Total            174.31

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 11 warning(s), 0 error(s)

#% End ccopt_design (date=12/23 01:54:57, total cpu=0:02:55, real=0:02:55, peak res=1765.9M, current mem=1638.3M)
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix top_postCTS -outDir timingReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2033.0M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2038.01)
Total number of fetched objects 21150
End delay calculation. (MEM=2070.26 CPU=0:00:08.1 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2070.26 CPU=0:00:09.9 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:11.6 real=0:00:11.0 totSessionCpu=0:33:53 mem=2070.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.450  | -0.054  | -1.450  |
|           TNS (ns):| -31.807 | -0.445  | -31.362 |
|    Violating Paths:|   55    |   20    |   35    |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      1 (1)       |    -28     |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.417%
Routing Overflow: 0.00% H and 0.07% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 16.33 sec
Total Real time: 17.0 sec
Total Memory Usage: 2047.519531 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1671.9M, totSessionCpu=0:34:11 **
**INFO: User settings:
setDesignMode -process                    180
setExtractRCMode -coupling_c_th           3
setExtractRCMode -engine                  preRoute
setExtractRCMode -relative_c_th           0.03
setExtractRCMode -total_c_th              5
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -engine                   aae
setDelayCalMode -ignoreNetLoad            false
setOptMode -activeHoldViews               { AV_min }
setOptMode -activeSetupViews              { AV_max AV_typ }
setOptMode -autoSetupViews                { AV_max}
setOptMode -autoTDGRSetupViews            { AV_max}
setOptMode -drcMargin                     0
setOptMode -fixCap                        true
setOptMode -fixDrc                        true
setOptMode -fixFanoutLoad                 true
setOptMode -fixTran                       true
setOptMode -optimizeFF                    true
setOptMode -placementSetupViews           { AV_max  }
setOptMode -preserveAllSequential         false
setOptMode -setupTargetSlack              0
setPlaceMode -MXPBoundaryLevel            7
setPlaceMode -MXPConstraintFile           {}
setPlaceMode -MXPControlSetting           0
setPlaceMode -MXPLogicHierAware           0
setPlaceMode -MXPPreplaceSetting          5
setPlaceMode -MXPRefineSetting            17
setPlaceMode -place_global_place_io_pins  false
setPlaceMode -timingDriven                true
setAnalysisMode -analysisType             bcwc
setAnalysisMode -checkType                setup
setAnalysisMode -clkSrcPath               true
setAnalysisMode -clockPropagation         sdcControl
setAnalysisMode -skew                     true
setAnalysisMode -usefulSkew               true
setAnalysisMode -virtualIPO               false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell tag_array is dont_touch but not dont_use
			Cell tag_array is dont_touch but not dont_use
			Cell tag_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1676.7M, totSessionCpu=0:34:16 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2070.9M)
*** Enable all active views. ***
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:34:22 mem=2070.9M ***
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/opt_timing_graph_KjNtpY/timingGraph.tgz -dir /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/opt_timing_graph_KjNtpY -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2086.83)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Total number of fetched objects 21150
End delay calculation. (MEM=2090.37 CPU=0:00:08.2 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2090.37 CPU=0:00:09.9 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:11.6 real=0:00:11.0 totSessionCpu=0:34:41 mem=2090.4M)

Active hold views:
 AV_min
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:20.5 real=0:00:20.0 totSessionCpu=0:34:43 mem=2105.6M ***
Done building hold timer [24357 node(s), 61463 edge(s), 1 view(s)] (fixHold) cpu=0:00:23.8 real=0:00:24.0 totSessionCpu=0:34:46 mem=2105.6M ***
Running 'restoreTimingGraph -file /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/opt_timing_graph_KjNtpY/timingGraph.tgz -dir /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/opt_timing_graph_KjNtpY -prefix timingGraph'
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Done restoreTimingGraph
Done building cte setup timing graph (fixHold) cpu=0:00:27.0 real=0:00:27.0 totSessionCpu=0:34:49 mem=2120.8M ***

*Info: minBufDelay = 127.0 ps, libStdDelay = 53.6 ps, minBufSize = 12499200 (4.0)
*Info: worst delay setup view: AV_max

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 AV_max
Hold  views included:
 AV_min

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.450  | -0.054  | -1.450  |
|           TNS (ns):| -31.807 | -0.445  | -31.362 |
|    Violating Paths:|   55    |   20    |   35    |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.597  | -0.043  | -0.597  |
|           TNS (ns):|-196.999 | -0.595  |-196.404 |
|    Violating Paths:|   980   |   29    |   951   |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      1 (1)       |    -28     |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.417%
------------------------------------------------------------
**optDesign ... cpu = 0:00:46, real = 0:00:46, mem = 1731.7M, totSessionCpu=0:34:57 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:34:57.0/0:53:36.2 (0.7), mem = 2108.8M
*info: Run optDesign holdfix with 1 thread.
Info: 62 nets with fixed/cover wires excluded.
Info: 62 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:36.1 real=0:00:36.0 totSessionCpu=0:34:58 mem=2229.4M density=16.417% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.597|  -197.00|     978|          0|       0(     0)|    16.42%|   0:00:00.0|  2229.4M|
|   1|  -0.597|  -197.00|     978|          0|       0(     0)|    16.42%|   0:00:00.0|  2229.4M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.597|  -197.00|     978|          0|       0(     0)|    16.42%|   0:00:00.0|  2229.4M|
|   1|  -0.351|   -30.46|     409|         92|       2(     0)|    16.47%|   0:00:10.0|  2256.5M|
|   2|  -0.054|    -0.52|      13|         59|       0(     0)|    16.51%|   0:00:03.0|  2256.5M|
|   3|   0.001|     0.00|       0|          5|       0(     0)|    16.51%|   0:00:00.0|  2256.5M|
|   4|   0.002|     0.00|       0|          1|       0(     0)|    16.51%|   0:00:00.0|  2256.5M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 157 cells added for Phase I
*info:    Total 2 instances resized for Phase I

*** Finished Core Fixing (fixHold) cpu=0:00:53.6 real=0:00:53.0 totSessionCpu=0:35:16 mem=2256.5M density=16.513% ***

*info:
*info: Added a total of 157 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            3 cells of type 'BUF1' used
*info:           47 cells of type 'BUF1CK' used
*info:           12 cells of type 'BUF1S' used
*info:            1 cell  of type 'BUF2' used
*info:            1 cell  of type 'BUF2CK' used
*info:            5 cells of type 'DELA' used
*info:           28 cells of type 'DELB' used
*info:           60 cells of type 'DELC' used
*info:
*info: Total 2 instances resized
*info:       in which 0 FF resizing
*info:

*** Starting refinePlace (0:35:16 mem=2256.5M) ***
Total net bbox length = 1.695e+06 (7.545e+05 9.404e+05) (ext = 2.260e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2256.5MB
Summary Report:
Instances move: 0 (out of 20003 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.695e+06 (7.545e+05 9.404e+05) (ext = 2.260e+05)
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2256.5MB
*** Finished refinePlace (0:35:17 mem=2256.5M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2256.5M) ***

*** Finish Physical Update (cpu=0:00:02.3 real=0:00:03.0 mem=2256.5M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:56.8 real=0:00:57.0 totSessionCpu=0:35:19 mem=2256.5M density=16.513%) ***
*** HoldOpt [finish] : cpu/real = 0:00:22.0/0:00:22.0 (1.0), totSession cpu/real = 0:35:19.0/0:53:58.2 (0.7), mem = 2237.4M
**INFO: total 159 insts, 0 nets marked don't touch
**INFO: total 159 insts, 0 nets marked don't touch DB property
**INFO: total 159 insts, 0 nets unmarked don't touch

*** Steiner Routed Nets: 1.268%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: -0.194 -> -0.194 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.0268
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.194 -> -0.194 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 1.268%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt: WNS changes after postEco optimization: -0.194 -> -0.194 (bump = 0.0, threshold = 0.0268)
GigaOpt: Skipping post-eco TNS optimization

Active setup views:
 AV_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2134.29 MB )
[NR-eGR] Read 213211 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2139.29 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11196
[NR-eGR] #PG Blockages       : 213211
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 62  Num Prerouted Wires = 13611
[NR-eGR] Read numTotalNets=20816  numIgnoredNets=62
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 20754 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 20754 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 1.835941e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       337( 0.23%)        47( 0.03%)         7( 0.00%)         2( 0.00%)   ( 0.27%) 
[NR-eGR]  metal3  (3)        64( 0.04%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal4  (4)       277( 0.18%)         5( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.18%) 
[NR-eGR]  metal5  (5)        10( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              688( 0.06%)        52( 0.00%)         7( 0.00%)         2( 0.00%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.05% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.07% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.38 sec, Real: 1.38 sec, Curr Mem: 2162.66 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          1.99 |          2.51 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 1.99, normalized total congestion hotspot area = 2.51 (area is in unit of 4 std-cell row bins)
[hotspot] top 2 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   161.34  2177.28   322.62  2338.56 |        1.82   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |    80.70  2016.00   241.98  2177.28 |        0.69   |
[hotspot] +-----+-------------------------------------+---------------+
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:11, real = 0:01:11, mem = 1678.4M, totSessionCpu=0:35:22 **
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2088.22)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Total number of fetched objects 21307
End delay calculation. (MEM=2121.11 CPU=0:00:08.2 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2121.11 CPU=0:00:09.8 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:11.5 real=0:00:12.0 totSessionCpu=0:35:36 mem=2121.1M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2060.71)
*** Calculating scaling factor for lib_max libraries using the default operating condition of each library.
Total number of fetched objects 21307
End delay calculation. (MEM=2124.97 CPU=0:00:08.1 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=2124.97 CPU=0:00:09.8 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:11.4 real=0:00:11.0 totSessionCpu=0:35:51 mem=2125.0M)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 
Hold  views included:
 AV_min

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.450  | -0.054  | -1.450  |
|           TNS (ns):| -31.807 | -0.445  | -31.362 |
|    Violating Paths:|   55    |   20    |   35    |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.005  |  0.001  | -0.005  |
|           TNS (ns):| -0.018  |  0.000  | -0.018  |
|    Violating Paths:|    7    |    0    |    7    |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      1 (1)       |    -28     |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.513%
Routing Overflow: 0.00% H and 0.07% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:43, real = 0:01:44, mem = 1733.1M, totSessionCpu=0:35:54 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1679.2M, totSessionCpu=0:35:59 **
**INFO: User settings:
setDesignMode -process                    180
setExtractRCMode -coupling_c_th           3
setExtractRCMode -engine                  preRoute
setExtractRCMode -relative_c_th           0.03
setExtractRCMode -total_c_th              5
setUsefulSkewMode -ecoRoute               false
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -engine                   aae
setDelayCalMode -ignoreNetLoad            false
setOptMode -activeHoldViews               { AV_min }
setOptMode -activeSetupViews              { AV_max AV_typ }
setOptMode -autoHoldViews                 { AV_min}
setOptMode -autoSetupViews                { AV_max}
setOptMode -autoTDGRSetupViews            { AV_max}
setOptMode -autoViewHoldTargetSlack       0
setOptMode -drcMargin                     0
setOptMode -fixCap                        true
setOptMode -fixDrc                        true
setOptMode -fixFanoutLoad                 true
setOptMode -fixTran                       true
setOptMode -optimizeFF                    true
setOptMode -placementSetupViews           { AV_max  }
setOptMode -preserveAllSequential         false
setOptMode -setupTargetSlack              0
setPlaceMode -MXPBoundaryLevel            7
setPlaceMode -MXPConstraintFile           {}
setPlaceMode -MXPControlSetting           0
setPlaceMode -MXPLogicHierAware           0
setPlaceMode -MXPPreplaceSetting          5
setPlaceMode -MXPRefineSetting            17
setPlaceMode -place_global_place_io_pins  false
setPlaceMode -timingDriven                true
setAnalysisMode -analysisType             bcwc
setAnalysisMode -checkType                setup
setAnalysisMode -clkSrcPath               true
setAnalysisMode -clockPropagation         sdcControl
setAnalysisMode -skew                     true
setAnalysisMode -usefulSkew               true
setAnalysisMode -virtualIPO               false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell tag_array is dont_touch but not dont_use
			Cell tag_array is dont_touch but not dont_use
			Cell tag_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1684.1M, totSessionCpu=0:36:04 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2076.0M)
*** Enable all active views. ***
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:36:10 mem=2076.0M ***
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/opt_timing_graph_IbJYTB/timingGraph.tgz -dir /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/opt_timing_graph_IbJYTB -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2091.95)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Total number of fetched objects 21307
End delay calculation. (MEM=2095.49 CPU=0:00:08.5 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=2095.49 CPU=0:00:10.3 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:12.0 real=0:00:12.0 totSessionCpu=0:36:29 mem=2095.5M)
Done building cte hold timing graph (fixHold) cpu=0:00:19.3 real=0:00:19.0 totSessionCpu=0:36:29 mem=2095.5M ***
Done building hold timer [14835 node(s), 34738 edge(s), 1 view(s)] (fixHold) cpu=0:00:23.4 real=0:00:24.0 totSessionCpu=0:36:34 mem=2110.8M ***
Running 'restoreTimingGraph -file /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/opt_timing_graph_IbJYTB/timingGraph.tgz -dir /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/opt_timing_graph_IbJYTB -prefix timingGraph'
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Done restoreTimingGraph
Done building cte setup timing graph (fixHold) cpu=0:00:26.6 real=0:00:27.0 totSessionCpu=0:36:37 mem=2132.9M ***

*Info: minBufDelay = 127.0 ps, libStdDelay = 53.6 ps, minBufSize = 12499200 (4.0)
*Info: worst delay setup view: AV_max

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 AV_max
Hold  views included:
 AV_min

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.450  | -0.054  | -1.450  |
|           TNS (ns):| -31.807 | -0.445  | -31.362 |
|    Violating Paths:|   55    |   20    |   35    |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.005  |  0.001  | -0.005  |
|           TNS (ns):| -0.018  |  0.000  | -0.018  |
|    Violating Paths:|    7    |    0    |    7    |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      1 (1)       |    -28     |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.513%
Routing Overflow: 0.00% H and 0.07% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:46, real = 0:00:46, mem = 1735.5M, totSessionCpu=0:36:44 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:36:44.5/0:55:47.1 (0.7), mem = 2120.9M
*info: Run optDesign holdfix with 1 thread.
Info: 62 nets with fixed/cover wires excluded.
Info: 62 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:35.6 real=0:00:36.0 totSessionCpu=0:36:46 mem=2244.7M density=16.513% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.005|    -0.02|       7|          0|       0(     0)|    16.51%|   0:00:00.0|  2244.7M|
|   1|  -0.005|    -0.02|       7|          0|       0(     0)|    16.51%|   0:00:00.0|  2244.7M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.005|    -0.02|       7|          0|       0(     0)|    16.51%|   0:00:00.0|  2244.7M|
|   1|   0.002|     0.00|       0|          1|       1(     0)|    16.51%|   0:00:01.0|  2244.7M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 1 cells added for Phase I
*info:    Total 1 instances resized for Phase I

*** Finished Core Fixing (fixHold) cpu=0:00:39.7 real=0:00:40.0 totSessionCpu=0:36:50 mem=2244.7M density=16.514% ***

*info:
*info: Added a total of 1 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            1 cell  of type 'BUF1CK' used
*info:
*info: Total 1 instances resized
*info:       in which 0 FF resizing
*info:

*** Starting refinePlace (0:36:50 mem=2244.7M) ***
Total net bbox length = 1.695e+06 (7.545e+05 9.404e+05) (ext = 2.260e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 2244.7MB
Summary Report:
Instances move: 0 (out of 20004 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.695e+06 (7.545e+05 9.404e+05) (ext = 2.260e+05)
Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 2244.7MB
*** Finished refinePlace (0:36:51 mem=2244.7M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2244.7M) ***

*** Finish Physical Update (cpu=0:00:02.3 real=0:00:02.0 mem=2244.7M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:42.9 real=0:00:43.0 totSessionCpu=0:36:53 mem=2244.7M density=16.514%) ***
*** HoldOpt [finish] : cpu/real = 0:00:08.6/0:00:08.6 (1.0), totSession cpu/real = 0:36:53.0/0:55:55.6 (0.7), mem = 2225.6M
**INFO: total 2 insts, 0 nets marked don't touch
**INFO: total 2 insts, 0 nets marked don't touch DB property
**INFO: total 2 insts, 0 nets unmarked don't touch

*** Steiner Routed Nets: 1.273%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: -0.194 -> -0.194 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.0268
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.194 -> -0.194 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 1.273%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt: WNS changes after postEco optimization: -0.194 -> -0.194 (bump = 0.0, threshold = 0.0268)
GigaOpt: Skipping post-eco TNS optimization

Active setup views:
 AV_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2138.46 MB )
[NR-eGR] Read 213211 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2143.46 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11196
[NR-eGR] #PG Blockages       : 213211
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 62  Num Prerouted Wires = 13611
[NR-eGR] Read numTotalNets=20817  numIgnoredNets=62
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 20755 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 20755 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 1.835896e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       343( 0.23%)        48( 0.03%)         6( 0.00%)         2( 0.00%)   ( 0.27%) 
[NR-eGR]  metal3  (3)        66( 0.04%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal4  (4)       260( 0.17%)         5( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.17%) 
[NR-eGR]  metal5  (5)        10( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              679( 0.05%)        53( 0.00%)         6( 0.00%)         2( 0.00%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.05% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.07% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.33 sec, Real: 1.34 sec, Curr Mem: 2169.84 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          1.99 |          2.51 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 1.99, normalized total congestion hotspot area = 2.51 (area is in unit of 4 std-cell row bins)
[hotspot] top 2 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   161.34  2177.28   322.62  2338.56 |        1.82   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |    80.70  2016.00   241.98  2177.28 |        0.69   |
[hotspot] +-----+-------------------------------------+---------------+
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:57, real = 0:00:57, mem = 1690.6M, totSessionCpu=0:36:56 **
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2099.4)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Total number of fetched objects 21308
End delay calculation. (MEM=2132.29 CPU=0:00:08.3 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2132.29 CPU=0:00:10.1 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:11.8 real=0:00:11.0 totSessionCpu=0:37:10 mem=2132.3M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2073.89)
*** Calculating scaling factor for lib_max libraries using the default operating condition of each library.
Total number of fetched objects 21308
End delay calculation. (MEM=2138.15 CPU=0:00:08.0 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2138.15 CPU=0:00:09.7 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:11.4 real=0:00:12.0 totSessionCpu=0:37:26 mem=2138.2M)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 
Hold  views included:
 AV_min

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.450  | -0.054  | -1.450  |
|           TNS (ns):| -31.807 | -0.445  | -31.362 |
|    Violating Paths:|   55    |   20    |   35    |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.002  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      1 (1)       |    -28     |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.514%
Routing Overflow: 0.00% H and 0.07% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:29, real = 0:01:30, mem = 1748.9M, totSessionCpu=0:37:28 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1695.1M, totSessionCpu=0:37:59 **
**INFO: User settings:
setDesignMode -process                    180
setExtractRCMode -coupling_c_th           3
setExtractRCMode -engine                  preRoute
setExtractRCMode -relative_c_th           0.03
setExtractRCMode -total_c_th              5
setUsefulSkewMode -ecoRoute               false
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -engine                   aae
setDelayCalMode -ignoreNetLoad            false
setOptMode -activeHoldViews               { AV_min }
setOptMode -activeSetupViews              { AV_max AV_typ }
setOptMode -autoHoldViews                 { AV_min}
setOptMode -autoSetupViews                { AV_max}
setOptMode -autoTDGRSetupViews            { AV_max}
setOptMode -autoViewHoldTargetSlack       0
setOptMode -drcMargin                     0
setOptMode -fixCap                        true
setOptMode -fixDrc                        true
setOptMode -fixFanoutLoad                 true
setOptMode -fixTran                       true
setOptMode -optimizeFF                    true
setOptMode -placementSetupViews           { AV_max  }
setOptMode -preserveAllSequential         false
setOptMode -setupTargetSlack              0
setPlaceMode -MXPBoundaryLevel            7
setPlaceMode -MXPConstraintFile           {}
setPlaceMode -MXPControlSetting           0
setPlaceMode -MXPLogicHierAware           0
setPlaceMode -MXPPreplaceSetting          5
setPlaceMode -MXPRefineSetting            17
setPlaceMode -place_global_place_io_pins  false
setPlaceMode -timingDriven                true
setAnalysisMode -analysisType             bcwc
setAnalysisMode -checkType                setup
setAnalysisMode -clkSrcPath               true
setAnalysisMode -clockPropagation         sdcControl
setAnalysisMode -skew                     true
setAnalysisMode -usefulSkew               true
setAnalysisMode -virtualIPO               false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell tag_array is dont_touch but not dont_use
			Cell tag_array is dont_touch but not dont_use
			Cell tag_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 1699.9M, totSessionCpu=0:38:04 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2092.2M)
*** Enable all active views. ***
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:38:09 mem=2092.2M ***
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/opt_timing_graph_uaG9I2/timingGraph.tgz -dir /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/opt_timing_graph_uaG9I2 -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2108.13)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Total number of fetched objects 21308
End delay calculation. (MEM=2111.67 CPU=0:00:08.3 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2111.67 CPU=0:00:10.0 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:11.7 real=0:00:12.0 totSessionCpu=0:38:28 mem=2111.7M)
Done building cte hold timing graph (fixHold) cpu=0:00:18.7 real=0:00:19.0 totSessionCpu=0:38:28 mem=2111.7M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:21.8 real=0:00:22.0 totSessionCpu=0:38:31 mem=2126.9M ***
Running 'restoreTimingGraph -file /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/opt_timing_graph_uaG9I2/timingGraph.tgz -dir /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/opt_timing_graph_uaG9I2 -prefix timingGraph'
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Done restoreTimingGraph
Done building cte setup timing graph (fixHold) cpu=0:00:24.8 real=0:00:25.0 totSessionCpu=0:38:34 mem=2155.1M ***

*Info: minBufDelay = 127.0 ps, libStdDelay = 53.6 ps, minBufSize = 12499200 (4.0)
*Info: worst delay setup view: AV_max

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 AV_max
Hold  views included:
 AV_min

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.450  | -0.054  | -1.450  |
|           TNS (ns):| -31.807 | -0.445  | -31.362 |
|    Violating Paths:|   55    |   20    |   35    |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.002  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      1 (1)       |    -28     |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.514%
Routing Overflow: 0.00% H and 0.07% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:43, real = 0:00:42, mem = 1748.8M, totSessionCpu=0:38:42 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:38:41.7/1:00:19.0 (0.6), mem = 2142.1M
*info: Run optDesign holdfix with 1 thread.
Info: 62 nets with fixed/cover wires excluded.
Info: 62 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:38:42.2/1:00:19.5 (0.6), mem = 2240.5M

Active setup views:
 AV_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2187.52 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2200.39 MB )
[NR-eGR] Read 213211 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2205.39 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11196
[NR-eGR] #PG Blockages       : 213211
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 62  Num Prerouted Wires = 13611
[NR-eGR] Read numTotalNets=20817  numIgnoredNets=62
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 20755 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 20755 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 1.835896e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       343( 0.23%)        48( 0.03%)         6( 0.00%)         2( 0.00%)   ( 0.27%) 
[NR-eGR]  metal3  (3)        66( 0.04%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal4  (4)       260( 0.17%)         5( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.17%) 
[NR-eGR]  metal5  (5)        10( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              679( 0.05%)        53( 0.00%)         6( 0.00%)         2( 0.00%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.05% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.07% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.33 sec, Real: 1.32 sec, Curr Mem: 2231.77 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          1.99 |          2.51 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 1.99, normalized total congestion hotspot area = 2.51 (area is in unit of 4 std-cell row bins)
[hotspot] top 2 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   161.34  2177.28   322.62  2338.56 |        1.82   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |    80.70  2016.00   241.98  2177.28 |        0.69   |
[hotspot] +-----+-------------------------------------+---------------+
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:45, real = 0:00:45, mem = 1821.7M, totSessionCpu=0:38:44 **
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/opt_timing_graph_aK2q6d/timingGraph.tgz -dir /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/opt_timing_graph_aK2q6d -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2203.74)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Total number of fetched objects 21308
End delay calculation. (MEM=2208.02 CPU=0:00:08.3 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2208.02 CPU=0:00:10.0 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:11.6 real=0:00:11.0 totSessionCpu=0:39:00 mem=2208.0M)
Running 'restoreTimingGraph -file /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/opt_timing_graph_aK2q6d/timingGraph.tgz -dir /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/opt_timing_graph_aK2q6d -prefix timingGraph'
Done restoreTimingGraph

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 
Hold  views included:
 AV_min

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.450  | -0.054  | -1.450  |
|           TNS (ns):| -31.807 | -0.445  | -31.362 |
|    Violating Paths:|   55    |   20    |   35    |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.002  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      1 (1)       |    -28     |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.514%
Routing Overflow: 0.00% H and 0.07% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:09, real = 0:01:09, mem = 1807.8M, totSessionCpu=0:39:07 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> setDelayCalMode -engine default -siAware true
<CMD> optDesign -postRoute -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1693.7M, totSessionCpu=0:39:15 **
**ERROR: (IMPOPT-608):	Design is not routed yet.
   _____________________________________________________________
  /  Design State
 +--------------------------------------------------------------
 | signal nets: 
 |    routed nets:      261 (1.3% routed)
 |     total nets:    20755
 | clock nets: 
 |    routed nets:       62 (100.0% routed)
 |     total nets:       62
 +--------------------------------------------------------------
**INFO: Design is not detail routed
**INFO: Less than half the nets are routed, this design is not in postRoute stage
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1693.7M, totSessionCpu=0:39:49 **
**INFO: User settings:
setDesignMode -process                    180
setExtractRCMode -coupling_c_th           3
setExtractRCMode -engine                  preRoute
setExtractRCMode -relative_c_th           0.03
setExtractRCMode -total_c_th              5
setUsefulSkewMode -ecoRoute               false
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -engine                   aae
setDelayCalMode -ignoreNetLoad            false
setDelayCalMode -SIAware                  true
setOptMode -activeHoldViews               { AV_min }
setOptMode -activeSetupViews              { AV_max AV_typ }
setOptMode -autoHoldViews                 { AV_min}
setOptMode -autoSetupViews                { AV_max}
setOptMode -autoTDGRSetupViews            { AV_max}
setOptMode -autoViewHoldTargetSlack       0
setOptMode -drcMargin                     0
setOptMode -fixCap                        true
setOptMode -fixDrc                        true
setOptMode -fixFanoutLoad                 true
setOptMode -fixTran                       true
setOptMode -optimizeFF                    true
setOptMode -placementSetupViews           { AV_max  }
setOptMode -preserveAllSequential         false
setOptMode -setupTargetSlack              0
setPlaceMode -MXPBoundaryLevel            7
setPlaceMode -MXPConstraintFile           {}
setPlaceMode -MXPControlSetting           0
setPlaceMode -MXPLogicHierAware           0
setPlaceMode -MXPPreplaceSetting          5
setPlaceMode -MXPRefineSetting            17
setPlaceMode -place_global_place_io_pins  false
setPlaceMode -timingDriven                true
setAnalysisMode -analysisType             bcwc
setAnalysisMode -checkType                setup
setAnalysisMode -clkSrcPath               true
setAnalysisMode -clockPropagation         sdcControl
setAnalysisMode -skew                     true
setAnalysisMode -usefulSkew               true
setAnalysisMode -virtualIPO               false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-7233):	Resetting setDelayCalMode -SIAware in preRoute mode.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell tag_array is dont_touch but not dont_use
			Cell tag_array is dont_touch but not dont_use
			Cell tag_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1616.3M, totSessionCpu=0:39:56 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2051.3M)
*** Enable all active views. ***
GigaOpt Hold Optimizer is used
AAE DB initialization (MEM=2070.33 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: Cdb files are: 
 	/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/celtic/u18_ss.cdb
	/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/celtic/u18_tt.cdb
	/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/celtic/u18_ff.cdb
 
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:40:05 mem=2159.6M ***
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2157.57)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
**WARN: (IMPESI-3086):	The cell 'tag_array' does not have characterized noise model(s) for 'tag_array_WC, tag_array_BC, tag_array_TC' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'data_array' does not have characterized noise model(s) for 'data_array_WC, data_array_BC, data_array_TC' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'SRAM' does not have characterized noise model(s) for 'SRAM_WC, SRAM_BC, SRAM_TC' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
Total number of fetched objects 21308
End delay calculation. (MEM=2216.81 CPU=0:00:08.9 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=2180.19 CPU=0:00:10.7 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:12.5 real=0:00:13.0 totSessionCpu=0:40:21 mem=2180.2M)
Done building cte hold timing graph (fixHold) cpu=0:00:15.9 real=0:00:16.0 totSessionCpu=0:40:21 mem=2180.2M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:19.1 real=0:00:19.0 totSessionCpu=0:40:24 mem=2195.5M ***
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2178.99)
*** Calculating scaling factor for lib_max libraries using the default operating condition of each library.
Total number of fetched objects 21308
End delay calculation. (MEM=2180.29 CPU=0:00:08.4 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2180.29 CPU=0:00:10.1 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:11.9 real=0:00:11.0 totSessionCpu=0:40:38 mem=2180.3M)
Done building cte setup timing graph (fixHold) cpu=0:00:33.8 real=0:00:34.0 totSessionCpu=0:40:38 mem=2180.3M ***

*Info: minBufDelay = 127.0 ps, libStdDelay = 53.6 ps, minBufSize = 12499200 (4.0)
*Info: worst delay setup view: AV_max

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 AV_max
Hold  views included:
 AV_min

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.450  | -0.054  | -1.450  |
|           TNS (ns):| -31.807 | -0.445  | -31.362 |
|    Violating Paths:|   55    |   20    |   35    |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.002  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      1 (1)       |    -28     |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.514%
Routing Overflow: 0.00% H and 0.07% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:57, real = 0:00:56, mem = 1785.9M, totSessionCpu=0:40:46 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:40:45.9/1:05:49.6 (0.6), mem = 2150.6M
*info: Run optDesign holdfix with 1 thread.
Info: 62 nets with fixed/cover wires excluded.
Info: 62 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:40:46.5/1:05:50.1 (0.6), mem = 2206.0M

Active setup views:
 AV_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2195.99 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2208.87 MB )
[NR-eGR] Read 213211 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2213.87 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11196
[NR-eGR] #PG Blockages       : 213211
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 62  Num Prerouted Wires = 13611
[NR-eGR] Read numTotalNets=20817  numIgnoredNets=62
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 20755 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 20755 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 1.835896e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       343( 0.23%)        48( 0.03%)         6( 0.00%)         2( 0.00%)   ( 0.27%) 
[NR-eGR]  metal3  (3)        66( 0.04%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal4  (4)       260( 0.17%)         5( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.17%) 
[NR-eGR]  metal5  (5)        10( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              679( 0.05%)        53( 0.00%)         6( 0.00%)         2( 0.00%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.05% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.07% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.25 sec, Real: 1.24 sec, Curr Mem: 2253.25 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          1.99 |          2.51 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 1.99, normalized total congestion hotspot area = 2.51 (area is in unit of 4 std-cell row bins)
[hotspot] top 2 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   161.34  2177.28   322.62  2338.56 |        1.82   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |    80.70  2016.00   241.98  2177.28 |        0.69   |
[hotspot] +-----+-------------------------------------+---------------+
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:59, real = 0:00:58, mem = 1856.3M, totSessionCpu=0:40:48 **
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/opt_timing_graph_LDRfoY/timingGraph.tgz -dir /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/opt_timing_graph_LDRfoY -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2242.22)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Total number of fetched objects 21308
End delay calculation. (MEM=2246.5 CPU=0:00:08.4 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=2246.5 CPU=0:00:10.1 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:11.8 real=0:00:12.0 totSessionCpu=0:41:04 mem=2246.5M)
Running 'restoreTimingGraph -file /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/opt_timing_graph_LDRfoY/timingGraph.tgz -dir /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/opt_timing_graph_LDRfoY -prefix timingGraph'
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Done restoreTimingGraph

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 
Hold  views included:
 AV_min

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.450  | -0.054  | -1.450  |
|           TNS (ns):| -31.807 | -0.445  | -31.362 |
|    Violating Paths:|   55    |   20    |   35    |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.002  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      1 (1)       |    -28     |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.514%
Routing Overflow: 0.00% H and 0.07% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:22, real = 0:01:23, mem = 1905.7M, totSessionCpu=0:41:12 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1846.1M, totSessionCpu=0:41:22 **
**INFO: User settings:
setDesignMode -process                    180
setExtractRCMode -coupling_c_th           3
setExtractRCMode -engine                  preRoute
setExtractRCMode -relative_c_th           0.03
setExtractRCMode -total_c_th              5
setUsefulSkewMode -ecoRoute               false
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -engine                   aae
setDelayCalMode -ignoreNetLoad            false
setOptMode -activeHoldViews               { AV_min }
setOptMode -activeSetupViews              { AV_max AV_typ }
setOptMode -autoHoldViews                 { AV_min}
setOptMode -autoSetupViews                { AV_max}
setOptMode -autoTDGRSetupViews            { AV_max}
setOptMode -autoViewHoldTargetSlack       0
setOptMode -drcMargin                     0
setOptMode -fixCap                        true
setOptMode -fixDrc                        true
setOptMode -fixFanoutLoad                 true
setOptMode -fixTran                       true
setOptMode -optimizeFF                    true
setOptMode -placementSetupViews           { AV_max  }
setOptMode -preserveAllSequential         false
setOptMode -setupTargetSlack              0
setPlaceMode -MXPBoundaryLevel            7
setPlaceMode -MXPConstraintFile           {}
setPlaceMode -MXPControlSetting           0
setPlaceMode -MXPLogicHierAware           0
setPlaceMode -MXPPreplaceSetting          5
setPlaceMode -MXPRefineSetting            17
setPlaceMode -place_global_place_io_pins  false
setPlaceMode -timingDriven                true
setAnalysisMode -analysisType             bcwc
setAnalysisMode -checkType                setup
setAnalysisMode -clkSrcPath               true
setAnalysisMode -clockPropagation         sdcControl
setAnalysisMode -skew                     true
setAnalysisMode -usefulSkew               true
setAnalysisMode -virtualIPO               false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell tag_array is dont_touch but not dont_use
			Cell tag_array is dont_touch but not dont_use
			Cell tag_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1804.0M, totSessionCpu=0:41:27 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2191.2M)
*** Enable all active views. ***
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:41:33 mem=2191.2M ***
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/opt_timing_graph_ZWKW9h/timingGraph.tgz -dir /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/opt_timing_graph_ZWKW9h -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2207.15)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Total number of fetched objects 21308
End delay calculation. (MEM=2210.69 CPU=0:00:08.4 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2210.69 CPU=0:00:10.1 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:11.8 real=0:00:11.0 totSessionCpu=0:41:52 mem=2210.7M)
Done building cte hold timing graph (fixHold) cpu=0:00:18.9 real=0:00:19.0 totSessionCpu=0:41:52 mem=2210.7M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:22.0 real=0:00:22.0 totSessionCpu=0:41:55 mem=2226.0M ***
Running 'restoreTimingGraph -file /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/opt_timing_graph_ZWKW9h/timingGraph.tgz -dir /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/opt_timing_graph_ZWKW9h -prefix timingGraph'
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Done restoreTimingGraph
Done building cte setup timing graph (fixHold) cpu=0:00:25.2 real=0:00:25.0 totSessionCpu=0:41:58 mem=2260.1M ***

*Info: minBufDelay = 127.0 ps, libStdDelay = 53.6 ps, minBufSize = 12499200 (4.0)
*Info: worst delay setup view: AV_max

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 AV_max
Hold  views included:
 AV_min

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.450  | -0.054  | -1.450  |
|           TNS (ns):| -31.807 | -0.445  | -31.362 |
|    Violating Paths:|   55    |   20    |   35    |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.002  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      1 (1)       |    -28     |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.514%
Routing Overflow: 0.00% H and 0.07% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:44, real = 0:00:43, mem = 1858.4M, totSessionCpu=0:42:06 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:42:05.8/1:07:58.0 (0.6), mem = 2240.1M
*info: Run optDesign holdfix with 1 thread.
Info: 62 nets with fixed/cover wires excluded.
Info: 62 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:42:06.4/1:07:58.6 (0.6), mem = 2338.5M

Active setup views:
 AV_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2283.52 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2296.40 MB )
[NR-eGR] Read 213211 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2301.40 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11196
[NR-eGR] #PG Blockages       : 213211
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 62  Num Prerouted Wires = 13611
[NR-eGR] Read numTotalNets=20817  numIgnoredNets=62
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 20755 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 20755 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 1.835896e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       343( 0.23%)        48( 0.03%)         6( 0.00%)         2( 0.00%)   ( 0.27%) 
[NR-eGR]  metal3  (3)        66( 0.04%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal4  (4)       260( 0.17%)         5( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.17%) 
[NR-eGR]  metal5  (5)        10( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              679( 0.05%)        53( 0.00%)         6( 0.00%)         2( 0.00%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.05% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.07% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.35 sec, Real: 1.34 sec, Curr Mem: 2327.78 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          1.99 |          2.51 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 1.99, normalized total congestion hotspot area = 2.51 (area is in unit of 4 std-cell row bins)
[hotspot] top 2 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   161.34  2177.28   322.62  2338.56 |        1.82   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |    80.70  2016.00   241.98  2177.28 |        0.69   |
[hotspot] +-----+-------------------------------------+---------------+
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:46, real = 0:00:46, mem = 1930.3M, totSessionCpu=0:42:08 **
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/opt_timing_graph_AUUAAN/timingGraph.tgz -dir /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/opt_timing_graph_AUUAAN -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2305.75)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Total number of fetched objects 21308
End delay calculation. (MEM=2310.03 CPU=0:00:08.5 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2310.03 CPU=0:00:10.2 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:11.8 real=0:00:12.0 totSessionCpu=0:42:24 mem=2310.0M)
Running 'restoreTimingGraph -file /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/opt_timing_graph_AUUAAN/timingGraph.tgz -dir /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/opt_timing_graph_AUUAAN -prefix timingGraph'
Done restoreTimingGraph

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 
Hold  views included:
 AV_min

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.450  | -0.054  | -1.450  |
|           TNS (ns):| -31.807 | -0.445  | -31.362 |
|    Violating Paths:|   55    |   20    |   35    |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.002  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      1 (1)       |    -28     |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.514%
Routing Overflow: 0.00% H and 0.07% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:10, real = 0:01:10, mem = 1919.2M, totSessionCpu=0:42:32 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1860.1M, totSessionCpu=0:42:35 **
**INFO: User settings:
setDesignMode -process                    180
setExtractRCMode -coupling_c_th           3
setExtractRCMode -engine                  preRoute
setExtractRCMode -relative_c_th           0.03
setExtractRCMode -total_c_th              5
setUsefulSkewMode -ecoRoute               false
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -engine                   aae
setDelayCalMode -ignoreNetLoad            false
setOptMode -activeHoldViews               { AV_min }
setOptMode -activeSetupViews              { AV_max AV_typ }
setOptMode -autoHoldViews                 { AV_min}
setOptMode -autoSetupViews                { AV_max}
setOptMode -autoTDGRSetupViews            { AV_max}
setOptMode -autoViewHoldTargetSlack       0
setOptMode -drcMargin                     0
setOptMode -fixCap                        true
setOptMode -fixDrc                        true
setOptMode -fixFanoutLoad                 true
setOptMode -fixTran                       true
setOptMode -optimizeFF                    true
setOptMode -placementSetupViews           { AV_max  }
setOptMode -preserveAllSequential         false
setOptMode -setupTargetSlack              0
setPlaceMode -MXPBoundaryLevel            7
setPlaceMode -MXPConstraintFile           {}
setPlaceMode -MXPControlSetting           0
setPlaceMode -MXPLogicHierAware           0
setPlaceMode -MXPPreplaceSetting          5
setPlaceMode -MXPRefineSetting            17
setPlaceMode -place_global_place_io_pins  false
setPlaceMode -timingDriven                true
setAnalysisMode -analysisType             bcwc
setAnalysisMode -checkType                setup
setAnalysisMode -clkSrcPath               true
setAnalysisMode -clockPropagation         sdcControl
setAnalysisMode -skew                     true
setAnalysisMode -usefulSkew               true
setAnalysisMode -virtualIPO               false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell tag_array is dont_touch but not dont_use
			Cell tag_array is dont_touch but not dont_use
			Cell tag_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1820.8M, totSessionCpu=0:42:43 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2211.7M)
*** Enable all active views. ***
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2195.16)
*** Calculating scaling factor for lib_max libraries using the default operating condition of each library.
Total number of fetched objects 21308
Total number of fetched objects 21308
End delay calculation. (MEM=2227.41 CPU=0:00:17.2 REAL=0:00:17.0)
End delay calculation (fullDC). (MEM=2227.41 CPU=0:00:20.2 REAL=0:00:20.0)
*** Done Building Timing Graph (cpu=0:00:24.6 real=0:00:24.0 totSessionCpu=0:43:09 mem=2227.4M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 AV_max AV_typ 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.450  | -0.054  | -1.450  |
|           TNS (ns):| -31.807 | -0.445  | -31.362 |
|    Violating Paths:|   55    |   20    |   35    |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      1 (1)       |    -28     |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.514%
Routing Overflow: 0.00% H and 0.07% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:37, real = 0:00:36, mem = 1825.2M, totSessionCpu=0:43:12 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 2186.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2186.7M) ***
*** Starting optimizing excluded clock nets MEM= 2186.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2186.7M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 62 nets with fixed/cover wires excluded.
Info: 62 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:43:14.2/1:09:20.9 (0.6), mem = 2186.7M
*** DrvOpt [finish] : cpu/real = 0:00:16.7/0:00:16.7 (1.0), totSession cpu/real = 0:43:31.0/1:09:37.6 (0.6), mem = 2304.9M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 62 nets with fixed/cover wires excluded.
Info: 62 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:43:31.6/1:09:38.2 (0.6), mem = 2304.9M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    18|   535|    -0.27|     9|    17|    -0.05|     1|     2|     0|     0|    -1.45|   -31.81|       0|       0|       0|  16.51|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.45|   -31.81|       5|       0|      12|  16.52| 0:00:04.0|  2362.1M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.45|   -31.81|       0|       0|       0|  16.52| 0:00:00.0|  2362.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         62 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:04.4 real=0:00:05.0 mem=2362.1M) ***

*** Starting refinePlace (0:43:46 mem=2362.1M) ***
Total net bbox length = 1.695e+06 (7.545e+05 9.404e+05) (ext = 2.225e+05)
Move report: Detail placement moves 3 insts, mean move: 4.16 um, max move: 7.52 um
	Max move on inst (WDT_wrapper/WDT/U94): (949.22, 1738.80) --> (946.74, 1733.76)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 2362.1MB
Summary Report:
Instances move: 3 (out of 20009 movable)
Instances flipped: 0
Mean displacement: 4.16 um
Max displacement: 7.52 um (Instance: WDT_wrapper/WDT/U94) (949.22, 1738.8) -> (946.74, 1733.76)
	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: NR2
Total net bbox length = 1.695e+06 (7.545e+05 9.404e+05) (ext = 2.225e+05)
Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 2362.1MB
*** Finished refinePlace (0:43:48 mem=2362.1M) ***
*** maximum move = 7.52 um ***
*** Finished re-routing un-routed nets (2362.1M) ***

*** Finish Physical Update (cpu=0:00:02.5 real=0:00:02.0 mem=2362.1M) ***
*** DrvOpt [finish] : cpu/real = 0:00:16.9/0:00:16.9 (1.0), totSession cpu/real = 0:43:48.5/1:09:55.1 (0.6), mem = 2343.0M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:14, real = 0:01:13, mem = 1904.1M, totSessionCpu=0:43:48 **

Optimization is working on the following views:
  Setup views: AV_max 
  Hold  views: AV_min 
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 62 nets with fixed/cover wires excluded.
Info: 62 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:43:51.8/1:09:58.4 (0.6), mem = 2258.0M
*info: 62 clock nets excluded
*info: 2 special nets excluded.
*info: 1503 no-driver nets excluded.
*info: 62 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack -1.450  TNS Slack -31.806 
+--------+--------+----------+------------+--------+----------+---------+---------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                     |
+--------+--------+----------+------------+--------+----------+---------+---------------------------------------------------+
|  -1.450| -31.806|    16.52%|   0:00:00.0| 2277.1M|    AV_max|  default| DRAM_WEn[1]                                       |
|  -1.362|  -5.421|    16.53%|   0:00:02.0| 2329.3M|    AV_max|  default| DRAM_WEn[1]                                       |
|  -1.125|  -4.435|    16.53%|   0:00:01.0| 2329.3M|    AV_max|  default| DRAM_WEn[1]                                       |
|  -1.125|  -4.435|    16.53%|   0:00:00.0| 2329.3M|    AV_max|  default| DRAM_WEn[1]                                       |
|  -0.884|  -3.447|    16.53%|   0:00:01.0| 2367.5M|    AV_max|  default| DRAM_WEn[1]                                       |
|  -0.805|  -3.118|    16.54%|   0:00:01.0| 2367.5M|    AV_max|  default| DRAM_WEn[1]                                       |
|  -0.805|  -3.118|    16.54%|   0:00:00.0| 2367.5M|    AV_max|  default| DRAM_WEn[1]                                       |
|  -0.805|  -3.118|    16.54%|   0:00:00.0| 2367.5M|    AV_max|  default| DRAM_WEn[1]                                       |
|  -0.782|  -2.993|    16.54%|   0:00:00.0| 2367.5M|    AV_max|  default| DRAM_WEn[0]                                       |
|  -0.777|  -2.977|    16.54%|   0:00:00.0| 2367.5M|    AV_max|  default| DRAM_WEn[0]                                       |
|  -0.777|  -2.975|    16.54%|   0:00:01.0| 2367.5M|    AV_max|  default| DRAM_WEn[0]                                       |
|  -0.777|  -2.975|    16.54%|   0:00:00.0| 2367.5M|    AV_max|  default| DRAM_WEn[0]                                       |
|  -0.689|  -2.622|    16.54%|   0:00:00.0| 2367.5M|    AV_max|  default| DRAM_WEn[0]                                       |
|  -0.690|  -2.622|    16.54%|   0:00:00.0| 2367.5M|    AV_max|  default| DRAM_WEn[0]                                       |
|  -0.690|  -2.622|    16.54%|   0:00:00.0| 2367.5M|    AV_max|  default| DRAM_WEn[0]                                       |
|  -0.690|  -2.622|    16.54%|   0:00:00.0| 2367.5M|    AV_max|  default| DRAM_WEn[0]                                       |
|  -0.645|  -2.446|    16.54%|   0:00:00.0| 2367.5M|    AV_max|  default| DRAM_WEn[0]                                       |
|  -0.645|  -2.446|    16.54%|   0:00:01.0| 2367.5M|    AV_max|  default| DRAM_WEn[0]                                       |
+--------+--------+----------+------------+--------+----------+---------+---------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:07.2 real=0:00:07.0 mem=2367.5M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:07.2 real=0:00:07.0 mem=2367.5M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         62 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.644  TNS Slack -2.446 
*** SetupOpt [finish] : cpu/real = 0:00:26.1/0:00:26.1 (1.0), totSession cpu/real = 0:44:17.9/1:10:24.5 (0.6), mem = 2348.4M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -0.645
*** Check timing (0:00:00.0)
Info: 62 nets with fixed/cover wires excluded.
Info: 62 clock nets excluded from IPO operation.

Active setup views:
 AV_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Optimization in WNS mode
Info: 62 nets with fixed/cover wires excluded.
Info: 62 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:44:19.7/1:10:26.3 (0.6), mem = 2263.4M
*info: 62 clock nets excluded
*info: 2 special nets excluded.
*info: 1503 no-driver nets excluded.
*info: 62 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.644 TNS Slack -2.446 Density 16.54
OptDebug: Start of Optimizer WNS Pass 0: default* WNS -0.644 TNS -2.446; reg2reg* WNS 0.001 TNS 0.000; HEPG WNS 0.001 TNS 0.000; all paths WNS -0.644 TNS -2.446
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
|   0.001|   -0.644|   0.000|   -2.446|    16.54%|   0:00:01.0| 2286.5M|    AV_max|  reg2reg| CPU_wrapper/CPU/IF/PC/PC_out_reg[31]/D            |
|   0.062|   -0.645|   0.000|   -2.446|    16.54%|   0:00:00.0| 2367.3M|    AV_max|  reg2reg| CPU_wrapper/CPU/IF/PC/PC_out_reg[31]/D            |
|   0.062|   -0.644|   0.000|   -2.446|    16.54%|   0:00:00.0| 2367.3M|    AV_max|  reg2reg| CPU_wrapper/CPU/IF/PC/PC_out_reg[31]/D            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:01.0 mem=2367.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
|  -0.644|   -0.644|  -2.446|   -2.446|    16.54%|   0:00:00.0| 2367.3M|    AV_max|  default| DRAM_WEn[0]                                       |
|  -0.519|   -0.519|  -1.987|   -1.987|    16.55%|   0:00:01.0| 2370.3M|    AV_max|  default| DRAM_WEn[2]                                       |
|  -0.507|   -0.507|  -1.937|   -1.937|    16.55%|   0:00:00.0| 2370.3M|    AV_max|  default| DRAM_WEn[2]                                       |
|  -0.492|   -0.492|  -1.877|   -1.877|    16.55%|   0:00:00.0| 2370.3M|    AV_max|  default| DRAM_WEn[2]                                       |
|  -0.436|   -0.436|  -1.654|   -1.654|    16.55%|   0:00:00.0| 2370.3M|    AV_max|  default| DRAM_WEn[2]                                       |
|  -0.382|   -0.382|  -1.435|   -1.435|    16.55%|   0:00:01.0| 2370.3M|    AV_max|  default| DRAM_WEn[2]                                       |
|  -0.348|   -0.348|  -1.317|   -1.317|    16.55%|   0:00:00.0| 2370.3M|    AV_max|  default| DRAM_WEn[2]                                       |
|  -0.289|   -0.289|  -1.045|   -1.045|    16.55%|   0:00:00.0| 2370.3M|    AV_max|  default| DRAM_WEn[2]                                       |
|  -0.240|   -0.240|  -0.798|   -0.798|    16.56%|   0:00:00.0| 2370.3M|    AV_max|  default| DRAM_WEn[2]                                       |
|  -0.220|   -0.220|  -0.789|   -0.789|    16.56%|   0:00:01.0| 2370.3M|    AV_max|  default| DRAM_WEn[2]                                       |
|  -0.197|   -0.197|  -0.628|   -0.628|    16.56%|   0:00:00.0| 2370.3M|    AV_max|  default| DRAM_WEn[2]                                       |
|  -0.163|   -0.163|  -0.558|   -0.558|    16.56%|   0:00:00.0| 2370.3M|    AV_max|  default| DRAM_WEn[2]                                       |
|  -0.127|   -0.127|  -0.435|   -0.435|    16.56%|   0:00:01.0| 2370.3M|    AV_max|  default| DRAM_WEn[2]                                       |
|  -0.098|   -0.098|  -0.318|   -0.318|    16.56%|   0:00:00.0| 2370.3M|    AV_max|  default| DRAM_WEn[2]                                       |
|  -0.000|   -0.000|  -0.000|   -0.000|    16.56%|   0:00:01.0| 2379.9M|    AV_max|  default| DRAM_WEn[2]                                       |
|   0.025|    0.025|   0.000|    0.000|    16.56%|   0:00:01.0| 2379.9M|    AV_max|  default| DRAM_WEn[2]                                       |
|   0.078|    0.062|   0.000|    0.000|    16.57%|   0:00:01.0| 2379.9M|    AV_max|  default| DRAM_WEn[2]                                       |
|   0.077|    0.062|   0.000|    0.000|    16.57%|   0:00:00.0| 2379.9M|    AV_max|  default| DRAM_WEn[2]                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.6 real=0:00:07.0 mem=2379.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:07.2 real=0:00:08.0 mem=2379.9M) ***
OptDebug: End of Optimizer WNS Pass 0: default* WNS 0.077 TNS 0.000; reg2reg* WNS 0.062 TNS 0.000; HEPG WNS 0.062 TNS 0.000; all paths WNS 0.062 TNS 0.000
** GigaOpt Optimizer WNS Slack 0.062 TNS Slack 0.000 Density 16.57
*** Starting refinePlace (0:44:46 mem=2379.9M) ***
Total net bbox length = 1.697e+06 (7.555e+05 9.412e+05) (ext = 2.407e+05)
Density distribution unevenness ratio = 71.058%
Move report: Detail placement moves 280 insts, mean move: 1.47 um, max move: 8.76 um
	Max move on inst (DRAM_wrapper/FE_RC_71_0): (732.84, 1456.56) --> (729.12, 1451.52)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2390.7MB
Summary Report:
Instances move: 280 (out of 20053 movable)
Instances flipped: 0
Mean displacement: 1.47 um
Max displacement: 8.76 um (Instance: DRAM_wrapper/FE_RC_71_0) (732.84, 1456.56) -> (729.12, 1451.52)
	Length: 10 sites, height: 1 rows, site name: core_5040, cell type: ND2F
Total net bbox length = 1.697e+06 (7.557e+05 9.412e+05) (ext = 2.407e+05)
Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 2390.7MB
*** Finished refinePlace (0:44:48 mem=2390.7M) ***
*** maximum move = 8.76 um ***
*** Finished re-routing un-routed nets (2390.7M) ***

*** Finish Physical Update (cpu=0:00:02.9 real=0:00:03.0 mem=2390.7M) ***
** GigaOpt Optimizer WNS Slack 0.062 TNS Slack 0.000 Density 16.57
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         62 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:11.1 real=0:00:11.0 mem=2390.7M) ***

*** SetupOpt [finish] : cpu/real = 0:00:29.2/0:00:29.1 (1.0), totSession cpu/real = 0:44:48.9/1:10:55.4 (0.6), mem = 2371.6M
End: GigaOpt Optimization in WNS mode
Info: 62 nets with fixed/cover wires excluded.
Info: 62 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:44:52.9/1:10:59.5 (0.6), mem = 2306.7M
Usable buffer cells for single buffer setup transform:
BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK 
Number of usable buffer cells above: 14
Reclaim Optimization WNS Slack 0.062  TNS Slack 0.000 Density 16.57
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    16.57%|        -|   0.062|   0.000|   0:00:00.0| 2306.7M|
|    16.57%|        1|   0.062|   0.000|   0:01:44.0| 2353.4M|
|    16.57%|        1|   0.062|   0.000|   0:00:01.0| 2353.4M|
|    16.57%|        1|   0.062|   0.000|   0:00:01.0| 2353.4M|
|    16.57%|        1|   0.062|   0.000|   0:00:01.0| 2353.4M|
|    16.57%|        1|   0.062|   0.000|   0:00:01.0| 2353.4M|
|    16.57%|        0|   0.062|   0.000|   0:00:00.0| 2353.4M|
|    16.47%|      165|   0.062|   0.000|   0:00:04.0| 2353.4M|
|    16.42%|      215|   0.062|   0.000|   0:00:12.0| 2353.4M|
|    16.42%|        6|   0.062|   0.000|   0:00:00.0| 2353.4M|
|    16.42%|        0|   0.062|   0.000|   0:00:00.0| 2353.4M|
|    16.42%|        0|   0.062|   0.000|   0:00:00.0| 2353.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.062  TNS Slack 0.000 Density 16.42
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         62 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:02:10) (real = 0:02:10) **
*** Starting refinePlace (0:47:00 mem=2353.4M) ***
Total net bbox length = 1.694e+06 (7.540e+05 9.398e+05) (ext = 2.441e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2353.4MB
Summary Report:
Instances move: 0 (out of 19883 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.694e+06 (7.540e+05 9.398e+05) (ext = 2.441e+05)
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2353.4MB
*** Finished refinePlace (0:47:01 mem=2353.4M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2353.4M) ***

*** Finish Physical Update (cpu=0:00:02.2 real=0:00:02.0 mem=2353.4M) ***
*** AreaOpt [finish] : cpu/real = 0:02:09.0/0:02:08.8 (1.0), totSession cpu/real = 0:47:01.9/1:13:08.3 (0.6), mem = 2353.4M
End: Area Reclaim Optimization (cpu=0:02:12, real=0:02:12, mem=2290.34M, totSessionCpu=0:47:02).
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2304.47 MB )
[NR-eGR] Read 213211 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2310.72 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11196
[NR-eGR] #PG Blockages       : 213211
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 62  Num Prerouted Wires = 13611
[NR-eGR] Read numTotalNets=20695  numIgnoredNets=62
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 20633 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 20633 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 1.833597e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       337( 0.23%)        27( 0.02%)   ( 0.25%) 
[NR-eGR]  metal3  (3)        68( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal4  (4)       278( 0.18%)         2( 0.00%)   ( 0.18%) 
[NR-eGR]  metal5  (5)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)        13( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              700( 0.06%)        29( 0.00%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.04% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.05% V
[NR-eGR] Started Export DB wires ( Curr Mem: 2334.07 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2334.07 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2334.07 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2334.07 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2334.07 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 2334.07 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 5.580000e+00um, number of vias: 78617
[NR-eGR] metal2  (2V) length: 4.839673e+05um, number of vias: 112842
[NR-eGR] metal3  (3H) length: 4.747467e+05um, number of vias: 15621
[NR-eGR] metal4  (4V) length: 3.968456e+05um, number of vias: 5493
[NR-eGR] metal5  (5H) length: 4.037254e+05um, number of vias: 1362
[NR-eGR] metal6  (6V) length: 1.907430e+05um, number of vias: 0
[NR-eGR] Total length: 1.950034e+06um, number of vias: 213935
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.48 sec, Real: 2.49 sec, Curr Mem: 2282.51 MB )
Extraction called for design 'top' of instances=19949 and nets=22220 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 2271.508M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.35 |          0.52 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.35, normalized total congestion hotspot area = 0.52 (area is in unit of 4 std-cell row bins)
[hotspot] top 2 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |    80.70  1935.36   241.98  2096.64 |        0.35   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |    80.70  2177.28   241.98  2338.56 |        0.17   |
[hotspot] +-----+-------------------------------------+---------------+
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2274.6)
Total number of fetched objects 21186
End delay calculation. (MEM=2307.59 CPU=0:00:08.2 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2307.59 CPU=0:00:09.9 REAL=0:00:10.0)
Begin: GigaOpt postEco DRV Optimization
Info: 62 nets with fixed/cover wires excluded.
Info: 62 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:47:20.5/1:13:26.8 (0.6), mem = 2307.6M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|     1|    -0.17|     1|     1|    -0.00|     0|     0|     0|     0|     0.03|     0.00|       0|       0|       0|  16.42|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.03|     0.00|       1|       0|       1|  16.42| 0:00:00.0|  2361.7M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.03|     0.00|       0|       0|       0|  16.42| 0:00:00.0|  2361.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         62 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=2361.7M) ***

*** DrvOpt [finish] : cpu/real = 0:00:09.2/0:00:09.0 (1.0), totSession cpu/real = 0:47:29.7/1:13:35.8 (0.6), mem = 2342.6M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:47:30 mem=2342.6M) ***
Density distribution unevenness ratio = 71.234%
Move report: Detail placement moves 1 insts, mean move: 1.24 um, max move: 1.24 um
	Max move on inst (CPU_wrapper/L1CD/FE_OFC930_DA_in_118): (430.28, 1779.12) --> (431.52, 1779.12)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 2342.6MB
Summary Report:
Instances move: 1 (out of 19884 movable)
Instances flipped: 0
Mean displacement: 1.24 um
Max displacement: 1.24 um (Instance: CPU_wrapper/L1CD/FE_OFC930_DA_in_118) (430.28, 1779.12) -> (431.52, 1779.12)
	Length: 4 sites, height: 1 rows, site name: core_5040, cell type: BUF1
Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 2342.6MB
*** Finished refinePlace (0:47:31 mem=2342.6M) ***

Active setup views:
 AV_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'top' of instances=19950 and nets=22221 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 2265.027M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2274.11)
Total number of fetched objects 21187
End delay calculation. (MEM=2309.36 CPU=0:00:08.3 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2309.36 CPU=0:00:10.0 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:13.9 real=0:00:14.0 totSessionCpu=0:47:46 mem=2309.4M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:05:11, real = 0:05:10, mem = 1915.3M, totSessionCpu=0:47:46 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.035  |  0.070  |  0.035  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.419%
Routing Overflow: 0.00% H and 0.05% V
------------------------------------------------------------
**optDesign ... cpu = 0:05:14, real = 0:05:14, mem = 1916.6M, totSessionCpu=0:47:49 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1858.4M, totSessionCpu=0:47:50 **
**INFO: User settings:
setDesignMode -process                    180
setExtractRCMode -coupling_c_th           3
setExtractRCMode -engine                  preRoute
setExtractRCMode -relative_c_th           0.03
setExtractRCMode -total_c_th              5
setUsefulSkewMode -ecoRoute               false
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -engine                   aae
setDelayCalMode -ignoreNetLoad            false
setOptMode -activeHoldViews               { AV_min }
setOptMode -activeSetupViews              { AV_max AV_typ }
setOptMode -autoSetupViews                { AV_max}
setOptMode -autoTDGRSetupViews            { AV_max}
setOptMode -drcMargin                     0
setOptMode -fixCap                        true
setOptMode -fixDrc                        true
setOptMode -fixFanoutLoad                 true
setOptMode -fixTran                       true
setOptMode -optimizeFF                    true
setOptMode -placementSetupViews           { AV_max  }
setOptMode -preserveAllSequential         false
setOptMode -setupTargetSlack              0
setPlaceMode -MXPBoundaryLevel            7
setPlaceMode -MXPConstraintFile           {}
setPlaceMode -MXPControlSetting           0
setPlaceMode -MXPLogicHierAware           0
setPlaceMode -MXPPreplaceSetting          5
setPlaceMode -MXPRefineSetting            17
setPlaceMode -place_global_place_io_pins  false
setPlaceMode -timingDriven                true
setAnalysisMode -analysisType             bcwc
setAnalysisMode -checkType                setup
setAnalysisMode -clkSrcPath               true
setAnalysisMode -clockPropagation         sdcControl
setAnalysisMode -skew                     true
setAnalysisMode -usefulSkew               true
setAnalysisMode -virtualIPO               false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell tag_array is dont_touch but not dont_use
			Cell tag_array is dont_touch but not dont_use
			Cell tag_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1863.1M, totSessionCpu=0:47:55 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2255.4M)
Compute RC Scale Done ...
*** Enable all active views. ***
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:48:04 mem=2353.8M ***
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/opt_timing_graph_uGAtUH/timingGraph.tgz -dir /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/opt_timing_graph_uGAtUH -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2337.26)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Total number of fetched objects 21187
End delay calculation. (MEM=2321.72 CPU=0:00:08.3 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=2321.72 CPU=0:00:10.0 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:11.7 real=0:00:12.0 totSessionCpu=0:48:23 mem=2321.7M)

Active hold views:
 AV_min
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:20.7 real=0:00:21.0 totSessionCpu=0:48:25 mem=2337.0M ***
Done building hold timer [21678 node(s), 55179 edge(s), 1 view(s)] (fixHold) cpu=0:00:23.9 real=0:00:24.0 totSessionCpu=0:48:28 mem=2337.0M ***
Running 'restoreTimingGraph -file /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/opt_timing_graph_uGAtUH/timingGraph.tgz -dir /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/opt_timing_graph_uGAtUH -prefix timingGraph'
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Done restoreTimingGraph
Done building cte setup timing graph (fixHold) cpu=0:00:27.0 real=0:00:27.0 totSessionCpu=0:48:31 mem=2368.1M ***

*Info: minBufDelay = 127.0 ps, libStdDelay = 53.6 ps, minBufSize = 12499200 (4.0)
*Info: worst delay setup view: AV_max

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 AV_max
Hold  views included:
 AV_min

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.035  |  0.070  |  0.035  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.597  | -0.042  | -0.597  |
|           TNS (ns):|-173.429 | -0.595  |-172.834 |
|    Violating Paths:|   913   |   28    |   885   |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.419%
------------------------------------------------------------
**optDesign ... cpu = 0:00:49, real = 0:00:49, mem = 1976.6M, totSessionCpu=0:48:39 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:48:39.0/1:14:45.5 (0.7), mem = 2356.1M
*info: Run optDesign holdfix with 1 thread.
Info: 62 nets with fixed/cover wires excluded.
Info: 62 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:35.7 real=0:00:36.0 totSessionCpu=0:48:40 mem=2375.2M density=16.419% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.597|  -173.43|     913|          0|       0(     0)|    16.42%|   0:00:00.0|  2385.2M|
|   1|  -0.597|  -173.43|     913|          0|       0(     0)|    16.42%|   0:00:00.0|  2404.3M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.597|  -173.43|     913|          0|       0(     0)|    16.42%|   0:00:00.0|  2404.3M|
|   1|  -0.351|   -19.45|     333|         93|       0(     0)|    16.48%|   0:00:05.0|  2518.8M|
|   2|  -0.033|    -0.13|       6|         46|       1(     0)|    16.51%|   0:00:03.0|  2537.8M|
|   3|   0.001|     0.00|       0|          4|       0(     0)|    16.51%|   0:00:01.0|  2537.8M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 143 cells added for Phase I
*info:    Total 1 instances resized for Phase I

*** Finished Core Fixing (fixHold) cpu=0:00:48.9 real=0:00:49.0 totSessionCpu=0:48:53 mem=2537.8M density=16.509% ***

*info:
*info: Added a total of 143 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            4 cells of type 'BUF1' used
*info:           42 cells of type 'BUF1CK' used
*info:            4 cells of type 'BUF1S' used
*info:            1 cell  of type 'BUF2' used
*info:            8 cells of type 'DELA' used
*info:           24 cells of type 'DELB' used
*info:           60 cells of type 'DELC' used
*info:
*info: Total 1 instances resized
*info:       in which 0 FF resizing
*info:

*** Starting refinePlace (0:48:53 mem=2537.8M) ***
Total net bbox length = 1.699e+06 (7.570e+05 9.415e+05) (ext = 2.430e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 2537.8MB
Summary Report:
Instances move: 0 (out of 20027 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.699e+06 (7.570e+05 9.415e+05) (ext = 2.430e+05)
Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 2537.8MB
*** Finished refinePlace (0:48:55 mem=2537.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2537.8M) ***

*** Finish Physical Update (cpu=0:00:02.3 real=0:00:02.0 mem=2537.8M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:52.0 real=0:00:52.0 totSessionCpu=0:48:56 mem=2537.8M density=16.509%) ***
*** HoldOpt [finish] : cpu/real = 0:00:17.3/0:00:17.3 (1.0), totSession cpu/real = 0:48:56.2/1:15:02.8 (0.7), mem = 2518.8M
**INFO: total 144 insts, 0 nets marked don't touch
**INFO: total 144 insts, 0 nets marked don't touch DB property
**INFO: total 144 insts, 0 nets unmarked don't touch

*** Steiner Routed Nets: 1.156%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.0268
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 1.156%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0, threshold = 0.0268)
GigaOpt: Skipping post-eco TNS optimization

Active setup views:
 AV_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2317.51 MB )
[NR-eGR] Read 213211 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.08 sec, Real: 0.04 sec, Curr Mem: 2323.76 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11196
[NR-eGR] #PG Blockages       : 213211
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 62  Num Prerouted Wires = 13611
[NR-eGR] Read numTotalNets=20839  numIgnoredNets=62
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 20777 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 20777 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 1.838199e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       337( 0.23%)        47( 0.03%)         6( 0.00%)         2( 0.00%)   ( 0.26%) 
[NR-eGR]  metal3  (3)        65( 0.04%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal4  (4)       291( 0.19%)         8( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.19%) 
[NR-eGR]  metal5  (5)         4( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              697( 0.06%)        55( 0.00%)         6( 0.00%)         2( 0.00%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.05% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.07% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.33 sec, Real: 1.29 sec, Curr Mem: 2347.14 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          1.99 |          2.34 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 1.99, normalized total congestion hotspot area = 2.34 (area is in unit of 4 std-cell row bins)
[hotspot] top 2 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   161.34  2177.28   322.62  2338.56 |        1.65   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |    80.70  2016.00   241.98  2177.28 |        0.69   |
[hotspot] +-----+-------------------------------------+---------------+
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:10, real = 0:01:09, mem = 1868.5M, totSessionCpu=0:48:59 **
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2286.46)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Total number of fetched objects 21330
End delay calculation. (MEM=2319.36 CPU=0:00:08.1 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2319.36 CPU=0:00:09.8 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:11.4 real=0:00:11.0 totSessionCpu=0:49:13 mem=2319.4M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2258.96)
*** Calculating scaling factor for lib_max libraries using the default operating condition of each library.
Total number of fetched objects 21330
End delay calculation. (MEM=2323.22 CPU=0:00:08.2 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2323.22 CPU=0:00:09.9 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:11.6 real=0:00:11.0 totSessionCpu=0:49:29 mem=2323.2M)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 
Hold  views included:
 AV_min

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.067  |  0.070  |  0.067  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.005  |  0.001  | -0.005  |
|           TNS (ns):| -0.006  |  0.000  | -0.006  |
|    Violating Paths:|    2    |    0    |    2    |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.509%
Routing Overflow: 0.00% H and 0.07% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:42, real = 0:01:42, mem = 1926.5M, totSessionCpu=0:49:31 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1872.7M, totSessionCpu=0:49:42 **
**INFO: User settings:
setDesignMode -process                    180
setExtractRCMode -coupling_c_th           3
setExtractRCMode -engine                  preRoute
setExtractRCMode -relative_c_th           0.03
setExtractRCMode -total_c_th              5
setUsefulSkewMode -ecoRoute               false
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -engine                   aae
setDelayCalMode -ignoreNetLoad            false
setOptMode -activeHoldViews               { AV_min }
setOptMode -activeSetupViews              { AV_max AV_typ }
setOptMode -autoHoldViews                 { AV_min}
setOptMode -autoSetupViews                { AV_max}
setOptMode -autoTDGRSetupViews            { AV_max}
setOptMode -autoViewHoldTargetSlack       0
setOptMode -drcMargin                     0
setOptMode -fixCap                        true
setOptMode -fixDrc                        true
setOptMode -fixFanoutLoad                 true
setOptMode -fixTran                       true
setOptMode -optimizeFF                    true
setOptMode -placementSetupViews           { AV_max  }
setOptMode -preserveAllSequential         false
setOptMode -setupTargetSlack              0
setPlaceMode -MXPBoundaryLevel            7
setPlaceMode -MXPConstraintFile           {}
setPlaceMode -MXPControlSetting           0
setPlaceMode -MXPLogicHierAware           0
setPlaceMode -MXPPreplaceSetting          5
setPlaceMode -MXPRefineSetting            17
setPlaceMode -place_global_place_io_pins  false
setPlaceMode -timingDriven                true
setAnalysisMode -analysisType             bcwc
setAnalysisMode -checkType                setup
setAnalysisMode -clkSrcPath               true
setAnalysisMode -clockPropagation         sdcControl
setAnalysisMode -skew                     true
setAnalysisMode -usefulSkew               true
setAnalysisMode -virtualIPO               false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell tag_array is dont_touch but not dont_use
			Cell tag_array is dont_touch but not dont_use
			Cell tag_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1877.5M, totSessionCpu=0:49:47 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2279.2M)
*** Enable all active views. ***
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:49:53 mem=2279.2M ***
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/opt_timing_graph_KcBpqU/timingGraph.tgz -dir /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/opt_timing_graph_KcBpqU -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2295.2)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Total number of fetched objects 21330
End delay calculation. (MEM=2298.74 CPU=0:00:07.9 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2298.74 CPU=0:00:09.5 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:11.2 real=0:00:11.0 totSessionCpu=0:50:11 mem=2298.7M)
Done building cte hold timing graph (fixHold) cpu=0:00:18.0 real=0:00:18.0 totSessionCpu=0:50:11 mem=2298.7M ***
Done building hold timer [15246 node(s), 36464 edge(s), 1 view(s)] (fixHold) cpu=0:00:22.0 real=0:00:22.0 totSessionCpu=0:50:15 mem=2314.0M ***
Running 'restoreTimingGraph -file /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/opt_timing_graph_KcBpqU/timingGraph.tgz -dir /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/opt_timing_graph_KcBpqU -prefix timingGraph'
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Done restoreTimingGraph
Done building cte setup timing graph (fixHold) cpu=0:00:24.9 real=0:00:25.0 totSessionCpu=0:50:18 mem=2344.2M ***

*Info: minBufDelay = 127.0 ps, libStdDelay = 53.6 ps, minBufSize = 12499200 (4.0)
*Info: worst delay setup view: AV_max

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 AV_max
Hold  views included:
 AV_min

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.067  |  0.070  |  0.067  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.005  |  0.001  | -0.005  |
|           TNS (ns):| -0.006  |  0.000  | -0.006  |
|    Violating Paths:|    2    |    0    |    2    |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.509%
Routing Overflow: 0.00% H and 0.07% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:43, real = 0:00:43, mem = 1933.3M, totSessionCpu=0:50:25 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:50:25.2/1:17:16.3 (0.7), mem = 2328.2M
*info: Run optDesign holdfix with 1 thread.
Info: 62 nets with fixed/cover wires excluded.
Info: 62 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:33.5 real=0:00:34.0 totSessionCpu=0:50:26 mem=2448.8M density=16.509% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.005|    -0.01|       2|          0|       0(     0)|    16.51%|   0:00:00.0|  2448.8M|
|   1|  -0.005|    -0.01|       2|          0|       0(     0)|    16.51%|   0:00:00.0|  2448.8M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.005|    -0.01|       2|          0|       0(     0)|    16.51%|   0:00:00.0|  2448.8M|
|   1|   0.001|     0.00|       0|          1|       0(     0)|    16.51%|   0:00:00.0|  2448.8M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 1 cells added for Phase I

*** Finished Core Fixing (fixHold) cpu=0:00:37.1 real=0:00:37.0 totSessionCpu=0:50:30 mem=2448.8M density=16.510% ***

*info:
*info: Added a total of 1 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            1 cell  of type 'BUF1CK' used

*** Starting refinePlace (0:50:30 mem=2448.8M) ***
Total net bbox length = 1.699e+06 (7.570e+05 9.415e+05) (ext = 2.430e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2448.8MB
Summary Report:
Instances move: 0 (out of 20028 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.699e+06 (7.570e+05 9.415e+05) (ext = 2.430e+05)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2448.8MB
*** Finished refinePlace (0:50:31 mem=2448.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2448.8M) ***

*** Finish Physical Update (cpu=0:00:02.2 real=0:00:03.0 mem=2448.8M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:40.1 real=0:00:40.0 totSessionCpu=0:50:33 mem=2448.8M density=16.510%) ***
*** HoldOpt [finish] : cpu/real = 0:00:07.7/0:00:07.7 (1.0), totSession cpu/real = 0:50:32.9/1:17:24.0 (0.7), mem = 2429.7M
**INFO: total 1 insts, 0 nets marked don't touch
**INFO: total 1 insts, 0 nets marked don't touch DB property
**INFO: total 1 insts, 0 nets unmarked don't touch

*** Steiner Routed Nets: 1.161%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.0268
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 1.161%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0, threshold = 0.0268)
GigaOpt: Skipping post-eco TNS optimization

Active setup views:
 AV_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2341.59 MB )
[NR-eGR] Read 213211 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2346.59 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11196
[NR-eGR] #PG Blockages       : 213211
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 62  Num Prerouted Wires = 13611
[NR-eGR] Read numTotalNets=20840  numIgnoredNets=62
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 20778 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 20778 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 1.838199e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       322( 0.22%)        46( 0.03%)         6( 0.00%)         2( 0.00%)   ( 0.25%) 
[NR-eGR]  metal3  (3)        73( 0.05%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  metal4  (4)       295( 0.19%)        10( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.20%) 
[NR-eGR]  metal5  (5)         4( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         5( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              699( 0.06%)        56( 0.00%)         6( 0.00%)         2( 0.00%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.05% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.07% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.22 sec, Real: 1.21 sec, Curr Mem: 2372.98 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          1.99 |          2.34 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 1.99, normalized total congestion hotspot area = 2.34 (area is in unit of 4 std-cell row bins)
[hotspot] top 2 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   161.34  2177.28   322.62  2338.56 |        1.65   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |    80.70  2016.00   241.98  2177.28 |        0.69   |
[hotspot] +-----+-------------------------------------+---------------+
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:54, real = 0:00:53, mem = 1884.2M, totSessionCpu=0:50:36 **
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2303.55)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Total number of fetched objects 21331
End delay calculation. (MEM=2336.44 CPU=0:00:08.1 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2336.44 CPU=0:00:09.7 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:11.3 real=0:00:11.0 totSessionCpu=0:50:49 mem=2336.4M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2274.05)
*** Calculating scaling factor for lib_max libraries using the default operating condition of each library.
Total number of fetched objects 21331
End delay calculation. (MEM=2338.31 CPU=0:00:07.9 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2338.31 CPU=0:00:09.6 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:11.3 real=0:00:11.0 totSessionCpu=0:51:04 mem=2338.3M)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 
Hold  views included:
 AV_min

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.067  |  0.070  |  0.067  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.001  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.510%
Routing Overflow: 0.00% H and 0.07% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:25, real = 0:01:26, mem = 1942.6M, totSessionCpu=0:51:07 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> saveDesign ../pr/backup/holdpass
#% Begin save design ... (date=12/23 02:24:37, mem=1889.0M)
% Begin Save ccopt configuration ... (date=12/23 02:24:37, mem=1889.0M)
% End Save ccopt configuration ... (date=12/23 02:24:37, total cpu=0:00:00.2, real=0:00:00.0, peak res=1889.5M, current mem=1889.5M)
% Begin Save netlist data ... (date=12/23 02:24:37, mem=1889.5M)
Writing Binary DB to ../pr/backup/holdpass.dat/top.v.bin in single-threaded mode...
% End Save netlist data ... (date=12/23 02:24:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=1889.5M, current mem=1889.5M)
Saving symbol-table file ...
Saving congestion map file ../pr/backup/holdpass.dat/top.route.congmap.gz ...
% Begin Save AAE data ... (date=12/23 02:24:38, mem=1890.0M)
Saving AAE Data ...
% End Save AAE data ... (date=12/23 02:24:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1890.0M, current mem=1890.0M)
Saving preference file ../pr/backup/holdpass.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/23 02:24:38, mem=1890.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/23 02:24:39, total cpu=0:00:00.2, real=0:00:01.0, peak res=1890.5M, current mem=1890.5M)
Saving PG file ../pr/backup/holdpass.dat/top.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Fri Dec 23 02:24:39 2022)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2271.1M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=12/23 02:24:39, mem=1890.5M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
AV_max
% End Save placement data ... (date=12/23 02:24:39, total cpu=0:00:00.1, real=0:00:00.0, peak res=1890.5M, current mem=1890.5M)
% Begin Save routing data ... (date=12/23 02:24:39, mem=1890.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=2271.1M) ***
% End Save routing data ... (date=12/23 02:24:39, total cpu=0:00:00.3, real=0:00:00.0, peak res=1890.7M, current mem=1890.7M)
Saving property file ../pr/backup/holdpass.dat/top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2274.1M) ***
#Saving pin access data to file ../pr/backup/holdpass.dat/top.apa ...
#
Saving rc congestion map ../pr/backup/holdpass.dat/top.congmap.gz ...
% Begin Save power constraints data ... (date=12/23 02:24:41, mem=1890.8M)
% End Save power constraints data ... (date=12/23 02:24:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1890.8M, current mem=1890.8M)
RC
Generated self-contained design holdpass.dat
#% End save design ... (date=12/23 02:24:48, total cpu=0:00:09.5, real=0:00:11.0, peak res=1891.2M, current mem=1891.2M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> addTieHiLo -cell {TIE1 TIE0} -prefix LTIE
Options: No distance constraint, No Fan-out constraint.
INFO: Total Number of Tie Cells (TIE1) placed: 0  
INFO: Total Number of Tie Cells (TIE0) placed: 0  
<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
<CMD> setNanoRouteMode -quiet -routeAntennaCellName ANTENNA
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail -viaOpt -wireOpt
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1892.42 (MB), peak = 2120.79 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
**INFO: User settings:
setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           53.6
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeAntennaCellName                          ANTENNA
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          180
setExtractRCMode -coupling_c_th                                 3
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 0.03
setExtractRCMode -total_c_th                                    5
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setSIMode -separate_delta_delay_on_data                         true

#RC has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2297.5M, init mem=2297.5M)
*info: Placed = 20094          (Fixed = 66)
*info: Unplaced = 0           
Placement Density:16.51%(537259/3254226)
Placement Density (including fixed std cells):16.51%(537259/3254226)
Finished checkPlace (total: cpu=0:00:00.7, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=2297.5M)
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (62) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2297.5M) ***

globalDetailRoute

#Start globalDetailRoute on Fri Dec 23 02:26:25 2022
#
#Generating timing data, please wait...
#20840 total nets, 20840 already routed, 20840 will ignore in trialRoute
#Dump tif for version 2.1
Total number of fetched objects 21331
End delay calculation. (MEM=2310.72 CPU=0:00:07.9 REAL=0:00:08.0)
#Generating timing data took: cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1845.00 (MB), peak = 2120.79 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=22365)
#Start reading timing information from file .timing_file_4401.tif.gz ...
#Read in timing information for 167 ports, 20094 instances from timing file .timing_file_4401.tif.gz.
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Start routing data preparation on Fri Dec 23 02:26:47 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 22363 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
# metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5000
# metal2       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
# metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# metal4       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
# metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# metal6       V   Track-Pitch = 2.4800    Line-2-Via Pitch = 2.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1876.05 (MB), peak = 2120.79 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.5600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1881.97 (MB), peak = 2120.79 (MB)
#
#Finished routing data preparation on Fri Dec 23 02:26:49 2022
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 13.09 (MB)
#Total memory = 1882.35 (MB)
#Peak memory = 2120.79 (MB)
#
#
#Start global routing on Fri Dec 23 02:26:49 2022
#
#
#Start global routing initialization on Fri Dec 23 02:26:49 2022
#
#Number of eco nets is 7
#
#Start global routing data preparation on Fri Dec 23 02:26:49 2022
#
#Start routing resource analysis on Fri Dec 23 02:26:49 2022
#
#Routing resource analysis is done on Fri Dec 23 02:26:50 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        2093        3550      141752    68.54%
#  metal2         V        1861        3239      141752    62.70%
#  metal3         H        2206        3437      141752    60.63%
#  metal4         V        1962        3138      141752    60.76%
#  metal5         H        5617          26      141752     0.00%
#  metal6         V        1273           0      141752     0.19%
#  --------------------------------------------------------------
#  Total                  15013      41.55%      850512    42.14%
#
#  62 nets (0.28%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Dec 23 02:26:50 2022
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1899.51 (MB), peak = 2120.79 (MB)
#
#
#Global routing initialization is done on Fri Dec 23 02:26:50 2022
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1903.00 (MB), peak = 2120.79 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1904.00 (MB), peak = 2120.79 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:37, elapsed time = 00:00:37, memory = 1921.52 (MB), peak = 2120.79 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1926.71 (MB), peak = 2120.79 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1525 (skipped).
#Total number of routable nets = 20840.
#Total number of nets in the design = 22365.
#
#20785 routable nets have only global wires.
#55 routable nets have only detail routed wires.
#7 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#55 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  7           20778  
#------------------------------------------------
#        Total                  7           20778  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 62           20778  
#------------------------------------------------
#        Total                 62           20778  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#  metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal2      115(0.22%)     23(0.04%)      3(0.01%)   (0.27%)
#  metal3        2(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total    117(0.02%)     23(0.00%)      3(0.00%)   (0.03%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#  Overflow after GR: 0.00% H + 0.03% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   metal1(H)    |            163.67 |            594.49 |   725.75  1733.75  1088.63  2197.43 |
[hotspot] |   metal2(V)    |              0.26 |              0.52 |   241.91  1290.23   322.55  1370.87 |
[hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (metal1)   163.67 | (metal1)   594.49 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 62
#Total wire length = 1930909 um.
#Total half perimeter of net bounding box = 1744137 um.
#Total wire length on LAYER metal1 = 32873 um.
#Total wire length on LAYER metal2 = 396922 um.
#Total wire length on LAYER metal3 = 454257 um.
#Total wire length on LAYER metal4 = 477886 um.
#Total wire length on LAYER metal5 = 395597 um.
#Total wire length on LAYER metal6 = 173374 um.
#Total number of vias = 148289
#Up-Via Summary (total 148289):
#           
#-----------------------
# metal1          74997
# metal2          49298
# metal3          16648
# metal4           6013
# metal5           1333
#-----------------------
#                148289 
#
#Max overcon = 5 tracks.
#Total overcon = 0.03%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:49
#Elapsed time = 00:00:49
#Increased memory = 27.29 (MB)
#Total memory = 1909.64 (MB)
#Peak memory = 2120.79 (MB)
#
#Finished global routing on Fri Dec 23 02:27:38 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1898.70 (MB), peak = 2120.79 (MB)
#Start Track Assignment.
#Done with 32513 horizontal wires in 12 hboxes and 34206 vertical wires in 12 hboxes.
#Done with 7651 horizontal wires in 12 hboxes and 8266 vertical wires in 12 hboxes.
#Done with 12 horizontal wires in 12 hboxes and 12 vertical wires in 12 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1     32841.55 	  0.02%  	  0.00% 	  0.00%
# metal2    390891.16 	  0.07%  	  0.00% 	  0.00%
# metal3    410666.42 	  0.09%  	  0.00% 	  0.01%
# metal4    449783.77 	  0.34%  	  0.31% 	  0.31%
# metal5    392350.74 	  0.01%  	  0.00% 	  0.00%
# metal6    174210.19 	  0.02%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All     1850743.83  	  0.12% 	  0.08% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 62
#Total wire length = 1984758 um.
#Total half perimeter of net bounding box = 1744137 um.
#Total wire length on LAYER metal1 = 73215 um.
#Total wire length on LAYER metal2 = 392960 um.
#Total wire length on LAYER metal3 = 464685 um.
#Total wire length on LAYER metal4 = 481283 um.
#Total wire length on LAYER metal5 = 398616 um.
#Total wire length on LAYER metal6 = 173999 um.
#Total number of vias = 148289
#Up-Via Summary (total 148289):
#           
#-----------------------
# metal1          74997
# metal2          49298
# metal3          16648
# metal4           6013
# metal5           1333
#-----------------------
#                148289 
#
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1897.19 (MB), peak = 2120.79 (MB)
#
#number of short segments in preferred routing layers
#	metal3    Total 
#	3         3         
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:01:00
#Elapsed time = 00:01:00
#Increased memory = 28.45 (MB)
#Total memory = 1897.71 (MB)
#Peak memory = 2120.79 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 13 violations
#    cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1905.33 (MB), peak = 2120.79 (MB)
#    completing 20% with 25 violations
#    cpu time = 00:00:43, elapsed time = 00:00:42, memory = 1905.98 (MB), peak = 2120.79 (MB)
#    completing 30% with 16 violations
#    cpu time = 00:01:03, elapsed time = 00:01:03, memory = 1906.52 (MB), peak = 2120.79 (MB)
#    completing 40% with 23 violations
#    cpu time = 00:01:24, elapsed time = 00:01:24, memory = 1908.57 (MB), peak = 2120.79 (MB)
#    completing 50% with 18 violations
#    cpu time = 00:01:43, elapsed time = 00:01:43, memory = 1908.57 (MB), peak = 2120.79 (MB)
#    completing 60% with 19 violations
#    cpu time = 00:02:03, elapsed time = 00:02:02, memory = 1909.25 (MB), peak = 2120.79 (MB)
#    completing 70% with 16 violations
#    cpu time = 00:02:22, elapsed time = 00:02:22, memory = 1909.26 (MB), peak = 2120.79 (MB)
#    completing 80% with 27 violations
#    cpu time = 00:02:39, elapsed time = 00:02:39, memory = 1910.30 (MB), peak = 2120.79 (MB)
#    completing 90% with 26 violations
#    cpu time = 00:02:56, elapsed time = 00:02:56, memory = 1910.30 (MB), peak = 2120.79 (MB)
#    completing 100% with 19 violations
#    cpu time = 00:03:14, elapsed time = 00:03:14, memory = 1910.54 (MB), peak = 2120.79 (MB)
#   number of violations = 19
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        2        1        3
#	metal2        3       13       16
#	Totals        5       14       19
#683 out of 20094 instances (3.4%) need to be verified(marked ipoed), dirty area = 0.1%.
#3.3% of the total area is being checked for drcs
#3.3% of the total area was checked
#   number of violations = 19
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        2        1        3
#	metal2        3       13       16
#	Totals        5       14       19
#cpu time = 00:03:20, elapsed time = 00:03:20, memory = 1911.29 (MB), peak = 2120.79 (MB)
#start 1st optimization iteration ...
#   number of violations = 13
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        2        1        3
#	metal2        0       10       10
#	Totals        2       11       13
#    number of process antenna violations = 1175
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1905.28 (MB), peak = 2120.79 (MB)
#start 2nd optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        2        1        3
#	metal2        1       10       11
#	Totals        3       11       14
#    number of process antenna violations = 1175
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1908.05 (MB), peak = 2120.79 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 1175
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1911.24 (MB), peak = 2120.79 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 62
#Total wire length = 2002244 um.
#Total half perimeter of net bounding box = 1744137 um.
#Total wire length on LAYER metal1 = 86004 um.
#Total wire length on LAYER metal2 = 466836 um.
#Total wire length on LAYER metal3 = 435606 um.
#Total wire length on LAYER metal4 = 466750 um.
#Total wire length on LAYER metal5 = 375359 um.
#Total wire length on LAYER metal6 = 171689 um.
#Total number of vias = 149736
#Up-Via Summary (total 149736):
#           
#-----------------------
# metal1          77533
# metal2          49095
# metal3          16873
# metal4           4958
# metal5           1277
#-----------------------
#                149736 
#
#Total number of DRC violations = 0
#Cpu time = 00:03:30
#Elapsed time = 00:03:30
#Increased memory = 12.18 (MB)
#Total memory = 1909.89 (MB)
#Peak memory = 2120.79 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1911.41 (MB), peak = 2120.79 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 62
#Total wire length = 2002622 um.
#Total half perimeter of net bounding box = 1744137 um.
#Total wire length on LAYER metal1 = 86004 um.
#Total wire length on LAYER metal2 = 466640 um.
#Total wire length on LAYER metal3 = 435186 um.
#Total wire length on LAYER metal4 = 466733 um.
#Total wire length on LAYER metal5 = 375974 um.
#Total wire length on LAYER metal6 = 172085 um.
#Total number of vias = 150936
#Up-Via Summary (total 150936):
#           
#-----------------------
# metal1          77533
# metal2          49321
# metal3          17137
# metal4           5394
# metal5           1551
#-----------------------
#                150936 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 100
#Total number of net violated process antenna rule = 100 ant fix stage
#
#
# start diode insertion for process antenna violation fix ...
# output diode eco list to '.nano_eco_diode.list'.
#
# ** Added 100 diode instances.
# Distance statistics from ideal location:
#     Max (X+Y): 9.125 microns
#    Mean (X+Y): 3.095 microns
#
# 100 diode(s) added
# 0 old filler cell(s) deleted
# 0 new filler cell(s) added
#
#cpu time = 00:00:29, elapsed time = 00:00:29, memory = 1907.87 (MB), peak = 2120.79 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 62
#Total wire length = 2002878 um.
#Total half perimeter of net bounding box = 1744238 um.
#Total wire length on LAYER metal1 = 85973 um.
#Total wire length on LAYER metal2 = 466755 um.
#Total wire length on LAYER metal3 = 435342 um.
#Total wire length on LAYER metal4 = 466749 um.
#Total wire length on LAYER metal5 = 375974 um.
#Total wire length on LAYER metal6 = 172085 um.
#Total number of vias = 151095
#Up-Via Summary (total 151095):
#           
#-----------------------
# metal1          77600
# metal2          49411
# metal3          17139
# metal4           5394
# metal5           1551
#-----------------------
#                151095 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total number of nets with non-default rule or having extra spacing = 62
#Total wire length = 2002878 um.
#Total half perimeter of net bounding box = 1744238 um.
#Total wire length on LAYER metal1 = 85973 um.
#Total wire length on LAYER metal2 = 466755 um.
#Total wire length on LAYER metal3 = 435342 um.
#Total wire length on LAYER metal4 = 466749 um.
#Total wire length on LAYER metal5 = 375974 um.
#Total wire length on LAYER metal6 = 172085 um.
#Total number of vias = 151095
#Up-Via Summary (total 151095):
#           
#-----------------------
# metal1          77600
# metal2          49411
# metal3          17139
# metal4           5394
# metal5           1551
#-----------------------
#                151095 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:25, elapsed time = 00:00:25, memory = 1909.49 (MB), peak = 2120.79 (MB)
#CELL_VIEW top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Dec 23 02:32:20 2022
#
#
#Start Post Route Wire Spread.
#Done with 5949 horizontal wires in 24 hboxes and 7804 vertical wires in 24 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 62
#Total wire length = 2017430 um.
#Total half perimeter of net bounding box = 1744238 um.
#Total wire length on LAYER metal1 = 86297 um.
#Total wire length on LAYER metal2 = 469879 um.
#Total wire length on LAYER metal3 = 438984 um.
#Total wire length on LAYER metal4 = 471465 um.
#Total wire length on LAYER metal5 = 377523 um.
#Total wire length on LAYER metal6 = 173283 um.
#Total number of vias = 151095
#Up-Via Summary (total 151095):
#           
#-----------------------
# metal1          77600
# metal2          49411
# metal3          17139
# metal4           5394
# metal5           1551
#-----------------------
#                151095 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:26, elapsed time = 00:00:26, memory = 1915.13 (MB), peak = 2120.79 (MB)
#CELL_VIEW top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#   number of violations = 0
#cpu time = 00:00:34, elapsed time = 00:00:34, memory = 1915.13 (MB), peak = 2120.79 (MB)
#CELL_VIEW top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 62
#Total wire length = 2017430 um.
#Total half perimeter of net bounding box = 1744238 um.
#Total wire length on LAYER metal1 = 86297 um.
#Total wire length on LAYER metal2 = 469879 um.
#Total wire length on LAYER metal3 = 438984 um.
#Total wire length on LAYER metal4 = 471465 um.
#Total wire length on LAYER metal5 = 377523 um.
#Total wire length on LAYER metal6 = 173283 um.
#Total number of vias = 151095
#Up-Via Summary (total 151095):
#           
#-----------------------
# metal1          77600
# metal2          49411
# metal3          17139
# metal4           5394
# metal5           1551
#-----------------------
#                151095 
#
#detailRoute Statistics:
#Cpu time = 00:05:07
#Elapsed time = 00:05:06
#Increased memory = 16.07 (MB)
#Total memory = 1913.78 (MB)
#Peak memory = 2120.79 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:06:30
#Elapsed time = 00:06:29
#Increased memory = -19.88 (MB)
#Total memory = 1873.14 (MB)
#Peak memory = 2120.79 (MB)
#Number of warnings = 1
#Total number of warnings = 9
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Dec 23 02:32:55 2022
#
#Default setup view is reset to AV_max.

detailRoute

#Start detailRoute on Fri Dec 23 02:32:55 2022
#
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#num needed restored net=0
#need_extraction net=0 (total=22365)
#Start reading timing information from file .timing_file_4401.tif.gz ...
#Read in timing information for 167 ports, 20094 instances from timing file .timing_file_4401.tif.gz.
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Start routing data preparation on Fri Dec 23 02:32:57 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 22363 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
# metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5000
# metal2       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
# metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# metal4       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
# metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# metal6       V   Track-Pitch = 2.4800    Line-2-Via Pitch = 2.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1792.13 (MB), peak = 2120.79 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.5600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1797.39 (MB), peak = 2120.79 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   Improving pin accessing ...
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1802.87 (MB), peak = 2120.79 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1802.87 (MB), peak = 2120.79 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1802.87 (MB), peak = 2120.79 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1802.87 (MB), peak = 2120.79 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1802.87 (MB), peak = 2120.79 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1802.87 (MB), peak = 2120.79 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1802.87 (MB), peak = 2120.79 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1802.87 (MB), peak = 2120.79 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1802.87 (MB), peak = 2120.79 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1802.87 (MB), peak = 2120.79 (MB)
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1802.87 (MB), peak = 2120.79 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 62
#Total wire length = 2017430 um.
#Total half perimeter of net bounding box = 1744238 um.
#Total wire length on LAYER metal1 = 86297 um.
#Total wire length on LAYER metal2 = 469879 um.
#Total wire length on LAYER metal3 = 438984 um.
#Total wire length on LAYER metal4 = 471465 um.
#Total wire length on LAYER metal5 = 377523 um.
#Total wire length on LAYER metal6 = 173283 um.
#Total number of vias = 151095
#Up-Via Summary (total 151095):
#           
#-----------------------
# metal1          77600
# metal2          49411
# metal3          17139
# metal4           5394
# metal5           1551
#-----------------------
#                151095 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 14.51 (MB)
#Total memory = 1801.52 (MB)
#Peak memory = 2120.79 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1804.43 (MB), peak = 2120.79 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 62
#Total wire length = 2017433 um.
#Total half perimeter of net bounding box = 1744238 um.
#Total wire length on LAYER metal1 = 86297 um.
#Total wire length on LAYER metal2 = 469879 um.
#Total wire length on LAYER metal3 = 438969 um.
#Total wire length on LAYER metal4 = 471466 um.
#Total wire length on LAYER metal5 = 377539 um.
#Total wire length on LAYER metal6 = 173283 um.
#Total number of vias = 151103
#Up-Via Summary (total 151103):
#           
#-----------------------
# metal1          77600
# metal2          49415
# metal3          17141
# metal4           5396
# metal5           1551
#-----------------------
#                151103 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total number of nets with non-default rule or having extra spacing = 62
#Total wire length = 2017433 um.
#Total half perimeter of net bounding box = 1744238 um.
#Total wire length on LAYER metal1 = 86297 um.
#Total wire length on LAYER metal2 = 469879 um.
#Total wire length on LAYER metal3 = 438969 um.
#Total wire length on LAYER metal4 = 471466 um.
#Total wire length on LAYER metal5 = 377539 um.
#Total wire length on LAYER metal6 = 173283 um.
#Total number of vias = 151103
#Up-Via Summary (total 151103):
#           
#-----------------------
# metal1          77600
# metal2          49415
# metal3          17141
# metal4           5396
# metal5           1551
#-----------------------
#                151103 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#detailRoute statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = -13.46 (MB)
#Total memory = 1782.68 (MB)
#Peak memory = 2120.79 (MB)
#Number of warnings = 0
#Total number of warnings = 9
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Fri Dec 23 02:33:07 2022
#
#Default setup view is reset to AV_max.
#routeDesign: cpu time = 00:06:43, elapsed time = 00:06:42, memory = 1782.17 (MB), peak = 2120.79 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> setAnalysisMode -cppr both -clockGatingCheck true -timeBorrowing true -useOutputPinCap true -sequentialConstProp false -timingSelfLoopsNoSkew false -enableMultipleDriveNet true -clkSrcPath true -warn true -usefulSkew true -analysisType onChipVariation -log true
<CMD> setDelayCalMode -SIAware true
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix top_postRoute -outDir timingReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'top' of instances=20194 and nets=22365 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RC
extractDetailRC Option : -outfile /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/top_4401_KCBYh2.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2226.5M)
Extracted 10.0008% (CPU Time= 0:00:01.1  MEM= 2290.2M)
Extracted 20.0008% (CPU Time= 0:00:01.5  MEM= 2290.2M)
Extracted 30.0008% (CPU Time= 0:00:02.0  MEM= 2290.2M)
Extracted 40.0008% (CPU Time= 0:00:02.4  MEM= 2290.2M)
Extracted 50.0008% (CPU Time= 0:00:03.0  MEM= 2294.2M)
Extracted 60.0008% (CPU Time= 0:00:03.3  MEM= 2294.2M)
Extracted 70.0008% (CPU Time= 0:00:04.2  MEM= 2294.2M)
Extracted 80.0008% (CPU Time= 0:00:04.6  MEM= 2294.2M)
Extracted 90.0008% (CPU Time= 0:00:05.1  MEM= 2294.2M)
Extracted 100% (CPU Time= 0:00:06.2  MEM= 2294.2M)
Number of Extracted Resistors     : 421608
Number of Extracted Ground Cap.   : 429289
Number of Extracted Coupling Cap. : 828808
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RC
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2270.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.1  Real Time: 0:00:08.0  MEM: 2274.207M)
Starting delay calculation for Setup views
AAE DB initialization (MEM=2291.29 CPU=0:00:00.0 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2291.29)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: Number of noise libraries( CDBs ) loaded = 3
AAE_INFO: Cdb files are: 
 	/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/celtic/u18_ss.cdb
	/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/celtic/u18_tt.cdb
	/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/celtic/u18_ff.cdb
 
**WARN: (IMPESI-3086):	The cell 'data_array' does not have characterized noise model(s) for 'data_array_WC, data_array_BC, data_array_TC' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'SRAM' does not have characterized noise model(s) for 'SRAM_WC, SRAM_BC, SRAM_TC' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'tag_array' does not have characterized noise model(s) for 'tag_array_WC, tag_array_BC, tag_array_TC' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
Total number of fetched objects 21331
AAE_INFO-618: Total number of nets in the design is 22365,  96.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2440.04 CPU=0:00:14.7 REAL=0:00:15.0)
End delay calculation (fullDC). (MEM=2403.42 CPU=0:00:19.0 REAL=0:00:19.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2403.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:01.0, MEM = 2403.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2337.63)
Glitch Analysis: View AV_max -- Total Number of Nets Skipped = 12. 
Glitch Analysis: View AV_max -- Total Number of Nets Analyzed = 21331. 
Total number of fetched objects 21331
AAE_INFO-618: Total number of nets in the design is 22365,  1.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2380.41 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2380.41 CPU=0:00:01.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:26.8 real=0:00:27.0 totSessionCpu=1:00:18 mem=2380.4M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.098  |  0.270  |  0.098  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.529%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 41.66 sec
Total Real time: 42.0 sec
Total Memory Usage: 2372.425781 Mbytes
Reset AAE Options
<CMD> saveDesign ../pr/backup/routesetup
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=12/23 02:40:59, mem=2017.3M)
% Begin Save ccopt configuration ... (date=12/23 02:40:59, mem=2017.3M)
% End Save ccopt configuration ... (date=12/23 02:40:59, total cpu=0:00:00.2, real=0:00:00.0, peak res=2017.8M, current mem=2017.8M)
% Begin Save netlist data ... (date=12/23 02:40:59, mem=2017.8M)
Writing Binary DB to ../pr/backup/routesetup.dat/top.v.bin in single-threaded mode...
% End Save netlist data ... (date=12/23 02:40:59, total cpu=0:00:00.1, real=0:00:00.0, peak res=2017.8M, current mem=2017.8M)
Saving symbol-table file ...
Saving congestion map file ../pr/backup/routesetup.dat/top.route.congmap.gz ...
% Begin Save AAE data ... (date=12/23 02:41:00, mem=2018.2M)
Saving AAE Data ...
% End Save AAE data ... (date=12/23 02:41:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=2018.2M, current mem=2018.2M)
Saving preference file ../pr/backup/routesetup.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/23 02:41:00, mem=2018.7M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/23 02:41:01, total cpu=0:00:00.2, real=0:00:01.0, peak res=2018.7M, current mem=2018.7M)
Saving PG file ../pr/backup/routesetup.dat/top.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Fri Dec 23 02:41:01 2022)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2373.6M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=12/23 02:41:01, mem=2018.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
AV_max
% End Save placement data ... (date=12/23 02:41:01, total cpu=0:00:00.1, real=0:00:00.0, peak res=2018.7M, current mem=2018.7M)
% Begin Save routing data ... (date=12/23 02:41:01, mem=2018.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.4 real=0:00:01.0 mem=2374.6M) ***
% End Save routing data ... (date=12/23 02:41:02, total cpu=0:00:00.4, real=0:00:01.0, peak res=2018.9M, current mem=2018.9M)
Saving property file ../pr/backup/routesetup.dat/top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2377.6M) ***
#Saving pin access data to file ../pr/backup/routesetup.dat/top.apa ...
#
% Begin Save power constraints data ... (date=12/23 02:41:03, mem=2018.9M)
% End Save power constraints data ... (date=12/23 02:41:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=2018.9M, current mem=2018.9M)
RC
Generated self-contained design routesetup.dat
#% End save design ... (date=12/23 02:41:10, total cpu=0:00:09.8, real=0:00:11.0, peak res=2019.2M, current mem=2019.2M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix top_postRoute -outDir timingReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'top' of instances=20194 and nets=22365 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RC
extractDetailRC Option : -outfile /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/top_4401_KCBYh2.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2387.3M)
Extracted 10.0008% (CPU Time= 0:00:01.3  MEM= 2451.0M)
Extracted 20.0008% (CPU Time= 0:00:01.7  MEM= 2451.0M)
Extracted 30.0008% (CPU Time= 0:00:02.2  MEM= 2451.0M)
Extracted 40.0008% (CPU Time= 0:00:02.5  MEM= 2451.0M)
Extracted 50.0008% (CPU Time= 0:00:03.1  MEM= 2455.0M)
Extracted 60.0008% (CPU Time= 0:00:03.4  MEM= 2455.0M)
Extracted 70.0008% (CPU Time= 0:00:04.3  MEM= 2455.0M)
Extracted 80.0008% (CPU Time= 0:00:04.8  MEM= 2455.0M)
Extracted 90.0008% (CPU Time= 0:00:05.3  MEM= 2455.0M)
Extracted 100% (CPU Time= 0:00:06.3  MEM= 2455.0M)
Number of Extracted Resistors     : 421608
Number of Extracted Ground Cap.   : 429289
Number of Extracted Coupling Cap. : 828808
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RC
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2423.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.3  Real Time: 0:00:08.0  MEM: 2427.027M)
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2357.7)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 21331
AAE_INFO-618: Total number of nets in the design is 22365,  96.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2389.95 CPU=0:00:14.8 REAL=0:00:15.0)
End delay calculation (fullDC). (MEM=2389.95 CPU=0:00:16.5 REAL=0:00:16.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2390.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2390.0M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2361.07)
Glitch Analysis: View AV_min -- Total Number of Nets Skipped = 11. 
Glitch Analysis: View AV_min -- Total Number of Nets Analyzed = 21331. 
Total number of fetched objects 21331
AAE_INFO-618: Total number of nets in the design is 22365,  10.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=2403.85 CPU=0:00:02.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2403.85 CPU=0:00:02.2 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:24.2 real=0:00:24.0 totSessionCpu=1:01:35 mem=2403.9M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 AV_min 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.163  | -0.006  | -0.163  |
|           TNS (ns):| -48.858 | -0.017  | -48.841 |
|    Violating Paths:|   767   |    6    |   761   |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

Density: 16.529%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 37.04 sec
Total Real time: 36.0 sec
Total Memory Usage: 2316.167969 Mbytes
Reset AAE Options
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> setDelayCalMode -engine default -siAware true
<CMD> optDesign -postRoute -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1938.8M, totSessionCpu=1:01:48 **
**INFO: User settings:
setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           53.6
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeAntennaCellName                          ANTENNA
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
setNanoRouteMode -routeWithEco                                  false
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          180
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 3
setExtractRCMode -engine                                        postRoute
setExtractRCMode -relative_c_th                                 0.03
setExtractRCMode -total_c_th                                    5
setUsefulSkewMode -ecoRoute                                     false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setOptMode -activeHoldViews                                     { AV_min }
setOptMode -activeSetupViews                                    { AV_max AV_typ }
setOptMode -autoHoldViews                                       { AV_min}
setOptMode -autoSetupViews                                      { AV_max}
setOptMode -autoTDGRSetupViews                                  { AV_max}
setOptMode -autoViewHoldTargetSlack                             0
setOptMode -drcMargin                                           0
setOptMode -fixCap                                              true
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       true
setOptMode -fixTran                                             true
setOptMode -optimizeFF                                          true
setOptMode -placementSetupViews                                 { AV_max  }
setOptMode -preserveAllSequential                               false
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -MXPBoundaryLevel                                  7
setPlaceMode -MXPConstraintFile                                 {}
setPlaceMode -MXPControlSetting                                 0
setPlaceMode -MXPLogicHierAware                                 0
setPlaceMode -MXPPreplaceSetting                                5
setPlaceMode -MXPRefineSetting                                  17
setPlaceMode -place_global_place_io_pins                        false
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockGatingCheck                               true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both
setAnalysisMode -enableMultipleDriveNet                         true
setAnalysisMode -log                                            true
setAnalysisMode -sequentialConstProp                            false
setAnalysisMode -skew                                           true
setAnalysisMode -timeBorrowing                                  true
setAnalysisMode -timingSelfLoopsNoSkew                          false
setAnalysisMode -usefulSkew                                     true
setAnalysisMode -useOutputPinCap                                true
setAnalysisMode -virtualIPO                                     false
setAnalysisMode -warn                                           true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell tag_array is dont_touch but not dont_use
			Cell tag_array is dont_touch but not dont_use
			Cell tag_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1987.7M, totSessionCpu=1:01:55 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2370.1M, init mem=2370.1M)
*info: Placed = 20194          (Fixed = 66)
*info: Unplaced = 0           
Placement Density:16.53%(537884/3254226)
Placement Density (including fixed std cells):16.53%(537884/3254226)
Finished checkPlace (total: cpu=0:00:00.7, real=0:00:01.0; vio checks: cpu=0:00:00.6, real=0:00:01.0; mem=2370.1M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'top' of instances=20194 and nets=22365 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RC
extractDetailRC Option : -outfile /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/top_4401_KCBYh2.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2361.1M)
Extracted 10.0008% (CPU Time= 0:00:01.2  MEM= 2424.8M)
Extracted 20.0008% (CPU Time= 0:00:01.6  MEM= 2424.8M)
Extracted 30.0008% (CPU Time= 0:00:02.1  MEM= 2424.8M)
Extracted 40.0008% (CPU Time= 0:00:02.4  MEM= 2424.8M)
Extracted 50.0008% (CPU Time= 0:00:03.0  MEM= 2428.8M)
Extracted 60.0008% (CPU Time= 0:00:03.3  MEM= 2428.8M)
Extracted 70.0008% (CPU Time= 0:00:04.2  MEM= 2428.8M)
Extracted 80.0008% (CPU Time= 0:00:04.7  MEM= 2428.8M)
Extracted 90.0008% (CPU Time= 0:00:05.1  MEM= 2428.8M)
Extracted 100% (CPU Time= 0:00:06.1  MEM= 2428.8M)
Number of Extracted Resistors     : 421608
Number of Extracted Ground Cap.   : 429289
Number of Extracted Coupling Cap. : 828808
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RC
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2396.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.2  Real Time: 0:00:08.0  MEM: 2400.816M)

Optimization is working on the following views:
  Setup views: AV_max 
  Hold  views:  AV_min
GigaOpt Hold Optimizer is used
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:02:09 mem=2400.8M ***
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2398.81)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Total number of fetched objects 21331
AAE_INFO-618: Total number of nets in the design is 22365,  96.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2431.06 CPU=0:00:14.8 REAL=0:00:14.0)
End delay calculation (fullDC). (MEM=2431.06 CPU=0:00:16.0 REAL=0:00:16.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2431.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2431.1M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2382.18)
Glitch Analysis: View AV_min -- Total Number of Nets Skipped = 11. 
Glitch Analysis: View AV_min -- Total Number of Nets Analyzed = 21331. 
Total number of fetched objects 21331
AAE_INFO-618: Total number of nets in the design is 22365,  10.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=2423.32 CPU=0:00:02.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2423.32 CPU=0:00:02.2 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:25.1 real=0:00:25.0 totSessionCpu=1:02:37 mem=2423.3M)
Done building cte hold timing graph (fixHold) cpu=0:00:27.9 real=0:00:28.0 totSessionCpu=1:02:37 mem=2423.3M ***
Done building hold timer [22669 node(s), 26208 edge(s), 1 view(s)] (fixHold) cpu=0:00:31.6 real=0:00:31.0 totSessionCpu=1:02:41 mem=2438.6M ***
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2413.91)
*** Calculating scaling factor for lib_max libraries using the default operating condition of each library.
Total number of fetched objects 21331
AAE_INFO-618: Total number of nets in the design is 22365,  96.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2434.47 CPU=0:00:13.9 REAL=0:00:13.0)
End delay calculation (fullDC). (MEM=2434.47 CPU=0:00:15.2 REAL=0:00:15.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2434.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:01.0, MEM = 2434.5M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2391.68)
Glitch Analysis: View AV_max -- Total Number of Nets Skipped = 12. 
Glitch Analysis: View AV_max -- Total Number of Nets Analyzed = 21331. 
Total number of fetched objects 21331
AAE_INFO-618: Total number of nets in the design is 22365,  1.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2434.46 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2434.46 CPU=0:00:00.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:23.3 real=0:00:24.0 totSessionCpu=1:03:07 mem=2434.5M)
Done building cte setup timing graph (fixHold) cpu=0:00:57.2 real=0:00:57.0 totSessionCpu=1:03:07 mem=2434.5M ***

*Info: minBufDelay = 127.0 ps, libStdDelay = 53.6 ps, minBufSize = 12499200 (4.0)
*Info: worst delay setup view: AV_max
Setting latch borrow mode to budget during optimization.

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 AV_max
Hold  views included:
 AV_min

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.098  |  0.270  |  0.098  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.163  | -0.006  | -0.163  |
|           TNS (ns):| -48.858 | -0.017  | -48.841 |
|    Violating Paths:|   767   |    6    |   761   |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.529%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:31, real = 0:01:30, mem = 2046.9M, totSessionCpu=1:03:19 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:03:18.9/1:39:30.5 (0.6), mem = 2425.7M
*info: Run optDesign holdfix with 1 thread.
Info: 62 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:01:11 real=0:01:10 totSessionCpu=1:03:20 mem=2551.1M density=16.529% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.163|   -48.86|     766|          0|       0(     0)|    16.53%|   0:00:00.0|  2551.1M|
|   1|  -0.163|   -48.86|     766|          0|       0(     0)|    16.53%|   0:00:00.0|  2570.1M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.163|   -48.86|     766|          0|       0(     0)|    16.53%|   0:00:00.0|  2570.1M|
|   1|  -0.092|    -0.83|      56|         39|       2(     0)|    16.55%|   0:00:06.0|  2637.9M|
|   2|  -0.048|    -0.25|      14|          4|       2(     0)|    16.55%|   0:00:01.0|  2637.9M|
|   3|  -0.041|    -0.08|       9|          2|       0(     0)|    16.55%|   0:00:01.0|  2637.9M|
|   4|   0.000|     0.00|       0|          1|       2(     0)|    16.55%|   0:00:00.0|  2637.9M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 46 cells added for Phase I
*info:    Total 6 instances resized for Phase I

*** Finished Core Fixing (fixHold) cpu=0:01:23 real=0:01:23 totSessionCpu=1:03:33 mem=2637.9M density=16.550% ***

*info:
*info: Added a total of 46 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            6 cells of type 'BUF1' used
*info:           21 cells of type 'BUF1CK' used
*info:            9 cells of type 'BUF1S' used
*info:            1 cell  of type 'BUF2' used
*info:            1 cell  of type 'BUF6CK' used
*info:            4 cells of type 'DELA' used
*info:            1 cell  of type 'DELB' used
*info:            3 cells of type 'DELC' used
*info:
*info: Total 6 instances resized
*info:       in which 0 FF resizing
*info:

*** Finish Post Route Hold Fixing (cpu=0:01:23 real=0:01:23 totSessionCpu=1:03:33 mem=2637.9M density=16.550%) ***
*** HoldOpt [finish] : cpu/real = 0:00:13.9/0:00:13.9 (1.0), totSession cpu/real = 1:03:32.8/1:39:44.3 (0.6), mem = 2618.8M
**INFO: total 51 insts, 0 nets marked don't touch
**INFO: total 51 insts, 0 nets marked don't touch DB property
**INFO: total 51 insts, 0 nets unmarked don't touch

Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (1:03:33 mem=2618.8M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2618.8MB
Summary Report:
Instances move: 0 (out of 20174 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2618.8MB
*** Finished refinePlace (1:03:34 mem=2618.8M) ***

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.022  |  0.270  |  0.022  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.550%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:49, real = 0:01:48, mem = 2117.9M, totSessionCpu=1:03:37 **
-routeWithEco false                       # bool, default=false, user setting
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 85
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 85

globalDetailRoute

#Start globalDetailRoute on Fri Dec 23 02:45:02 2022
#
#num needed restored net=0
#need_extraction net=0 (total=22411)
#Processed 51 dirty instances, 965 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(51 insts marked dirty, reset pre-exisiting dirty flag on 51 insts, 95 nets marked need extraction)
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Fri Dec 23 02:45:03 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 22409 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
# metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5000
# metal2       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
# metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# metal4       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
# metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# metal6       V   Track-Pitch = 2.4800    Line-2-Via Pitch = 2.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2089.26 (MB), peak = 2206.65 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.5600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2093.05 (MB), peak = 2206.65 (MB)
#WARNING (NRDB-1005) Cannot establish connection to PIN O at ( 2009.0900 1701.2500 ) on metal1 for NET sensor_wrapper/sensor_ctrl/FE_PHN1172_FE_OFN335_n12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN O at ( 2091.3500 1705.8900 ) on metal1 for NET sensor_wrapper/sensor_ctrl/FE_PHN1173_n24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN O at ( 1994.2100 1700.9600 ) on metal1 for NET sensor_wrapper/sensor_ctrl/n11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN O at ( 2096.5100 1706.0800 ) on metal1 for NET sensor_wrapper/sensor_ctrl/FE_PHN1180_n1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN O at ( 2019.0100 1700.9600 ) on metal1 for NET sensor_wrapper/sensor_ctrl/FE_PHN1181_n13. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN O at ( 1947.7000 1484.1000 ) on metal1 for NET sensor_wrapper/sensor_ctrl/FE_PHN1182_n27. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN O at ( 2547.2400 1711.2500 ) on metal1 for NET sensor_wrapper/sensor_ctrl/FE_PHN1175_n9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN O at ( 1950.1800 1459.2500 ) on metal1 for NET sensor_wrapper/sensor_ctrl/FE_PHN1178_n26. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN O at ( 2261.2300 1449.1500 ) on metal1 for NET DRAM_wrapper/FE_OFN457_DRAM_valid. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 2255.2400 1459.0800 ) on metal1 for NET DRAM_wrapper/FE_PHN1164_FE_OCPN839_FE_OFN831_DRAM_valid. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN O at ( 2254.6100 1449.2500 ) on metal1 for NET DRAM_wrapper/FE_PHN1164_FE_OCPN839_FE_OFN831_DRAM_valid. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 1949.6000 1630.4400 ) on metal1 for NET sensor_wrapper/sensor_ctrl/n77. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 876.9800 1544.7600 ) on metal1 for NET wire_S3R.RVALID. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 847.2200 1519.5600 ) on metal1 for NET wire_S3R.RVALID. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN O at ( 839.8400 1514.3600 ) on metal1 for NET wire_S3R.RVALID. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN O at ( 1905.5400 1691.0900 ) on metal1 for NET sensor_wrapper/sensor_ctrl/FE_PHN1183_n14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN O at ( 284.7800 3061.8900 ) on metal1 for NET FE_PHN1163_rst. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 1907.4400 1700.6900 ) on metal1 for NET sensor_wrapper/sensor_ctrl/n14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN O at ( 1972.3100 1479.3900 ) on metal1 for NET sensor_wrapper/sensor_ctrl/FE_PHN1184_n30. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN O at ( 2585.6800 1701.1700 ) on metal1 for NET sensor_wrapper/sensor_ctrl/FE_PHN1176_n7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#69 routed nets are extracted.
#    61 (0.27%) extracted nets are partially routed.
#20793 routed net(s) are imported.
#24 (0.11%) nets are without wires.
#1525 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 22411.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Fri Dec 23 02:45:05 2022
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.59 (MB)
#Total memory = 2093.63 (MB)
#Peak memory = 2206.65 (MB)
#
#
#Start global routing on Fri Dec 23 02:45:05 2022
#
#
#Start global routing initialization on Fri Dec 23 02:45:05 2022
#
#Number of eco nets is 61
#
#Start global routing data preparation on Fri Dec 23 02:45:05 2022
#
#Start routing resource analysis on Fri Dec 23 02:45:05 2022
#
#Routing resource analysis is done on Fri Dec 23 02:45:06 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        2093        3550      141752    68.55%
#  metal2         V        1861        3239      141752    62.70%
#  metal3         H        2206        3437      141752    60.63%
#  metal4         V        1962        3138      141752    60.76%
#  metal5         H        5617          26      141752     0.00%
#  metal6         V        1273           0      141752     0.19%
#  --------------------------------------------------------------
#  Total                  15013      41.55%      850512    42.14%
#
#  62 nets (0.28%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Dec 23 02:45:06 2022
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2110.39 (MB), peak = 2206.65 (MB)
#
#
#Global routing initialization is done on Fri Dec 23 02:45:07 2022
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2110.40 (MB), peak = 2206.65 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2111.55 (MB), peak = 2206.65 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2111.55 (MB), peak = 2206.65 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1525 (skipped).
#Total number of routable nets = 20886.
#Total number of nets in the design = 22411.
#
#85 routable nets have only global wires.
#20801 routable nets have only detail routed wires.
#62 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              85  
#-----------------------------
#        Total              85  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 62           20824  
#------------------------------------------------
#        Total                 62           20824  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  metal1        0(0.00%)   (0.00%)
#  metal2        3(0.01%)   (0.01%)
#  metal3        0(0.00%)   (0.00%)
#  metal4        0(0.00%)   (0.00%)
#  metal5        0(0.00%)   (0.00%)
#  metal6        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      3(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 62
#Total wire length = 2017700 um.
#Total half perimeter of net bounding box = 1744777 um.
#Total wire length on LAYER metal1 = 86288 um.
#Total wire length on LAYER metal2 = 469954 um.
#Total wire length on LAYER metal3 = 439179 um.
#Total wire length on LAYER metal4 = 471457 um.
#Total wire length on LAYER metal5 = 377538 um.
#Total wire length on LAYER metal6 = 173283 um.
#Total number of vias = 151225
#Up-Via Summary (total 151225):
#           
#-----------------------
# metal1          77664
# metal2          49467
# metal3          17149
# metal4           5394
# metal5           1551
#-----------------------
#                151225 
#
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 18.39 (MB)
#Total memory = 2112.02 (MB)
#Peak memory = 2206.65 (MB)
#
#Finished global routing on Fri Dec 23 02:45:08 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2101.06 (MB), peak = 2206.65 (MB)
#Start Track Assignment.
#Done with 27 horizontal wires in 12 hboxes and 12 vertical wires in 12 hboxes.
#Done with 0 horizontal wires in 12 hboxes and 1 vertical wires in 12 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 62
#Total wire length = 2017966 um.
#Total half perimeter of net bounding box = 1744777 um.
#Total wire length on LAYER metal1 = 86338 um.
#Total wire length on LAYER metal2 = 469994 um.
#Total wire length on LAYER metal3 = 439308 um.
#Total wire length on LAYER metal4 = 471506 um.
#Total wire length on LAYER metal5 = 377538 um.
#Total wire length on LAYER metal6 = 173283 um.
#Total number of vias = 151225
#Up-Via Summary (total 151225):
#           
#-----------------------
# metal1          77664
# metal2          49467
# metal3          17149
# metal4           5394
# metal5           1551
#-----------------------
#                151225 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2116.20 (MB), peak = 2206.65 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 31.68 (MB)
#Total memory = 2116.71 (MB)
#Peak memory = 2206.65 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 5 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2120.95 (MB), peak = 2206.65 (MB)
#    completing 20% with 13 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2121.18 (MB), peak = 2206.65 (MB)
#    completing 30% with 14 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2121.31 (MB), peak = 2206.65 (MB)
#    completing 40% with 14 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2121.31 (MB), peak = 2206.65 (MB)
#    completing 50% with 18 violations
#    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2121.31 (MB), peak = 2206.65 (MB)
#    completing 60% with 18 violations
#    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2121.56 (MB), peak = 2206.65 (MB)
#    completing 70% with 17 violations
#    cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2121.56 (MB), peak = 2206.65 (MB)
#    completing 80% with 17 violations
#    cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2121.56 (MB), peak = 2206.65 (MB)
#    completing 90% with 12 violations
#    cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2121.56 (MB), peak = 2206.65 (MB)
#    completing 100% with 13 violations
#    cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2121.56 (MB), peak = 2206.65 (MB)
# ECO: 0.2% of the total area was rechecked for DRC, and 1.0% required routing.
#   number of violations = 13
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        2        3        5
#	metal2        1        7        8
#	Totals        3       10       13
#51 out of 20240 instances (0.3%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 13
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        2        3        5
#	metal2        1        7        8
#	Totals        3       10       13
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2121.56 (MB), peak = 2206.65 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2124.17 (MB), peak = 2206.65 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 62
#Total wire length = 2017758 um.
#Total half perimeter of net bounding box = 1744777 um.
#Total wire length on LAYER metal1 = 86196 um.
#Total wire length on LAYER metal2 = 469951 um.
#Total wire length on LAYER metal3 = 439268 um.
#Total wire length on LAYER metal4 = 471516 um.
#Total wire length on LAYER metal5 = 377544 um.
#Total wire length on LAYER metal6 = 173283 um.
#Total number of vias = 151356
#Up-Via Summary (total 151356):
#           
#-----------------------
# metal1          77694
# metal2          49553
# metal3          17164
# metal4           5394
# metal5           1551
#-----------------------
#                151356 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 6.11 (MB)
#Total memory = 2122.82 (MB)
#Peak memory = 2206.65 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2124.17 (MB), peak = 2206.65 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 62
#Total wire length = 2017758 um.
#Total half perimeter of net bounding box = 1744777 um.
#Total wire length on LAYER metal1 = 86196 um.
#Total wire length on LAYER metal2 = 469951 um.
#Total wire length on LAYER metal3 = 439268 um.
#Total wire length on LAYER metal4 = 471516 um.
#Total wire length on LAYER metal5 = 377544 um.
#Total wire length on LAYER metal6 = 173283 um.
#Total number of vias = 151356
#Up-Via Summary (total 151356):
#           
#-----------------------
# metal1          77694
# metal2          49553
# metal3          17164
# metal4           5394
# metal5           1551
#-----------------------
#                151356 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total number of nets with non-default rule or having extra spacing = 62
#Total wire length = 2017758 um.
#Total half perimeter of net bounding box = 1744777 um.
#Total wire length on LAYER metal1 = 86196 um.
#Total wire length on LAYER metal2 = 469951 um.
#Total wire length on LAYER metal3 = 439268 um.
#Total wire length on LAYER metal4 = 471516 um.
#Total wire length on LAYER metal5 = 377544 um.
#Total wire length on LAYER metal6 = 173283 um.
#Total number of vias = 151356
#Up-Via Summary (total 151356):
#           
#-----------------------
# metal1          77694
# metal2          49553
# metal3          17164
# metal4           5394
# metal5           1551
#-----------------------
#                151356 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Dec 23 02:45:26 2022
#
#
#Start Post Route Wire Spread.
#Done with 1225 horizontal wires in 24 hboxes and 941 vertical wires in 24 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 62
#Total wire length = 2018871 um.
#Total half perimeter of net bounding box = 1744777 um.
#Total wire length on LAYER metal1 = 86217 um.
#Total wire length on LAYER metal2 = 470226 um.
#Total wire length on LAYER metal3 = 439471 um.
#Total wire length on LAYER metal4 = 471887 um.
#Total wire length on LAYER metal5 = 377652 um.
#Total wire length on LAYER metal6 = 173419 um.
#Total number of vias = 151356
#Up-Via Summary (total 151356):
#           
#-----------------------
# metal1          77694
# metal2          49553
# metal3          17164
# metal4           5394
# metal5           1551
#-----------------------
#                151356 
#
#   number of violations = 0
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 2123.72 (MB), peak = 2206.65 (MB)
#CELL_VIEW top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 62
#Total wire length = 2018871 um.
#Total half perimeter of net bounding box = 1744777 um.
#Total wire length on LAYER metal1 = 86217 um.
#Total wire length on LAYER metal2 = 470226 um.
#Total wire length on LAYER metal3 = 439471 um.
#Total wire length on LAYER metal4 = 471887 um.
#Total wire length on LAYER metal5 = 377652 um.
#Total wire length on LAYER metal6 = 173419 um.
#Total number of vias = 151356
#Up-Via Summary (total 151356):
#           
#-----------------------
# metal1          77694
# metal2          49553
# metal3          17164
# metal4           5394
# metal5           1551
#-----------------------
#                151356 
#
#detailRoute Statistics:
#Cpu time = 00:00:23
#Elapsed time = 00:00:23
#Increased memory = 5.66 (MB)
#Total memory = 2122.37 (MB)
#Peak memory = 2206.65 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:33
#Elapsed time = 00:00:33
#Increased memory = -103.03 (MB)
#Total memory = 2014.86 (MB)
#Peak memory = 2206.65 (MB)
#Number of warnings = 21
#Total number of warnings = 30
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Dec 23 02:45:35 2022
#
**optDesign ... cpu = 0:02:22, real = 0:02:21, mem = 2014.7M, totSessionCpu=1:04:10 **
-routeWithEco false                       # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
Extraction called for design 'top' of instances=20240 and nets=22411 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RC
extractDetailRC Option : -outfile /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/top_4401_KCBYh2.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2483.2M)
Extracted 10.0007% (CPU Time= 0:00:01.3  MEM= 2546.9M)
Extracted 20.0007% (CPU Time= 0:00:01.7  MEM= 2546.9M)
Extracted 30.0007% (CPU Time= 0:00:02.2  MEM= 2546.9M)
Extracted 40.0006% (CPU Time= 0:00:02.5  MEM= 2546.9M)
Extracted 50.0006% (CPU Time= 0:00:03.1  MEM= 2550.9M)
Extracted 60.0005% (CPU Time= 0:00:03.4  MEM= 2550.9M)
Extracted 70.0005% (CPU Time= 0:00:04.3  MEM= 2550.9M)
Extracted 80.0005% (CPU Time= 0:00:04.8  MEM= 2550.9M)
Extracted 90.0004% (CPU Time= 0:00:05.2  MEM= 2550.9M)
Extracted 100% (CPU Time= 0:00:06.3  MEM= 2550.9M)
Number of Extracted Resistors     : 427086
Number of Extracted Ground Cap.   : 434775
Number of Extracted Coupling Cap. : 843116
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RC
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2519.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.3  Real Time: 0:00:08.0  MEM: 2523.645M)
**optDesign ... cpu = 0:02:30, real = 0:02:29, mem = 2010.7M, totSessionCpu=1:04:18 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2486.29)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 21377
AAE_INFO-618: Total number of nets in the design is 22411,  96.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2525.71 CPU=0:00:14.3 REAL=0:00:14.0)
End delay calculation (fullDC). (MEM=2525.71 CPU=0:00:16.0 REAL=0:00:16.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2525.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2525.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2489.93)
Glitch Analysis: View AV_max -- Total Number of Nets Skipped = 13. 
Glitch Analysis: View AV_max -- Total Number of Nets Analyzed = 21377. 
Total number of fetched objects 21377
AAE_INFO-618: Total number of nets in the design is 22411,  1.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=2531.07 CPU=0:00:00.9 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2531.07 CPU=0:00:01.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:26.7 real=0:00:26.0 totSessionCpu=1:04:45 mem=2531.1M)

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.022  |  0.270  |  0.022  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.550%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:59, real = 0:02:58, mem = 2099.5M, totSessionCpu=1:04:47 **
GigaOpt: LEF-safe TNS opt is disabled in the current flow
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:02:59, real = 0:02:58, mem = 2099.5M, totSessionCpu=1:04:47 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=2506.34M, totSessionCpu=1:04:48).
**optDesign ... cpu = 0:03:00, real = 0:02:59, mem = 2099.6M, totSessionCpu=1:04:48 **

Latch borrow mode reset to max_borrow

Optimization is working on the following views:
  Setup views: AV_max 
  Hold  views:  AV_min
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:03, real = 0:03:01, mem = 2099.1M, totSessionCpu=1:04:51 **
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/opt_timing_graph_TxFArv/timingGraph.tgz -dir /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/opt_timing_graph_TxFArv -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2512.42)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Total number of fetched objects 21377
AAE_INFO-618: Total number of nets in the design is 22411,  96.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2532.79 CPU=0:00:14.3 REAL=0:00:15.0)
End delay calculation (fullDC). (MEM=2532.79 CPU=0:00:15.6 REAL=0:00:16.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2532.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:01.0, MEM = 2532.8M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2485.91)
Glitch Analysis: View AV_min -- Total Number of Nets Skipped = 12. 
Glitch Analysis: View AV_min -- Total Number of Nets Analyzed = 21377. 
Total number of fetched objects 21377
AAE_INFO-618: Total number of nets in the design is 22411,  10.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2527.06 CPU=0:00:02.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2527.06 CPU=0:00:02.2 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:23.6 real=0:00:24.0 totSessionCpu=1:05:20 mem=2527.1M)
Running 'restoreTimingGraph -file /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/opt_timing_graph_TxFArv/timingGraph.tgz -dir /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/opt_timing_graph_TxFArv -prefix timingGraph'
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Done restoreTimingGraph

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 
Hold  views included:
 AV_min

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.022  |  0.270  |  0.022  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.044  |  0.001  | -0.044  |
|           TNS (ns):| -0.442  |  0.000  | -0.442  |
|    Violating Paths:|   21    |    0    |   21    |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.550%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:03:40, real = 0:03:40, mem = 2170.9M, totSessionCpu=1:05:28 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> setDelayCalMode -engine default -siAware true
<CMD> optDesign -postRoute -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2097.0M, totSessionCpu=1:05:33 **
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -droutePostRouteSpreadWire                     auto
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           53.6
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeAntennaCellName                          ANTENNA
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
setNanoRouteMode -routeWithEco                                  false
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          180
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 3
setExtractRCMode -engine                                        postRoute
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setExtractRCMode -relative_c_th                                 0.03
setExtractRCMode -total_c_th                                    5
setUsefulSkewMode -ecoRoute                                     false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setOptMode -activeHoldViews                                     { AV_min }
setOptMode -activeSetupViews                                    { AV_max AV_typ }
setOptMode -autoHoldViews                                       { AV_min}
setOptMode -autoSetupViews                                      { AV_max}
setOptMode -autoTDGRSetupViews                                  { AV_max}
setOptMode -autoViewHoldTargetSlack                             0
setOptMode -deleteInst                                          true
setOptMode -drcMargin                                           0
setOptMode -fixCap                                              true
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       true
setOptMode -fixTran                                             true
setOptMode -optimizeFF                                          true
setOptMode -placementSetupViews                                 { AV_max  }
setOptMode -preserveAllSequential                               false
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -MXPBoundaryLevel                                  7
setPlaceMode -MXPConstraintFile                                 {}
setPlaceMode -MXPControlSetting                                 0
setPlaceMode -MXPLogicHierAware                                 0
setPlaceMode -MXPPreplaceSetting                                5
setPlaceMode -MXPRefineSetting                                  17
setPlaceMode -place_global_place_io_pins                        false
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockGatingCheck                               true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both
setAnalysisMode -enableMultipleDriveNet                         true
setAnalysisMode -log                                            true
setAnalysisMode -sequentialConstProp                            false
setAnalysisMode -skew                                           true
setAnalysisMode -timeBorrowing                                  true
setAnalysisMode -timingSelfLoopsNoSkew                          false
setAnalysisMode -usefulSkew                                     true
setAnalysisMode -useOutputPinCap                                true
setAnalysisMode -virtualIPO                                     false
setAnalysisMode -warn                                           true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell tag_array is dont_touch but not dont_use
			Cell tag_array is dont_touch but not dont_use
			Cell tag_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 2055.9M, totSessionCpu=1:05:38 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2480.9M, init mem=2480.9M)
*info: Placed = 20240          (Fixed = 66)
*info: Unplaced = 0           
Placement Density:16.55%(538584/3254226)
Placement Density (including fixed std cells):16.55%(538584/3254226)
Finished checkPlace (total: cpu=0:00:00.7, real=0:00:01.0; vio checks: cpu=0:00:00.6, real=0:00:00.0; mem=2480.9M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'top' of instances=20240 and nets=22411 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RC
extractDetailRC Option : -outfile /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/top_4401_KCBYh2.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2471.9M)
Extracted 10.0007% (CPU Time= 0:00:01.3  MEM= 2535.7M)
Extracted 20.0007% (CPU Time= 0:00:01.7  MEM= 2535.7M)
Extracted 30.0007% (CPU Time= 0:00:02.2  MEM= 2535.7M)
Extracted 40.0006% (CPU Time= 0:00:02.5  MEM= 2535.7M)
Extracted 50.0006% (CPU Time= 0:00:03.2  MEM= 2539.7M)
Extracted 60.0005% (CPU Time= 0:00:03.5  MEM= 2539.7M)
Extracted 70.0005% (CPU Time= 0:00:04.5  MEM= 2539.7M)
Extracted 80.0005% (CPU Time= 0:00:04.9  MEM= 2539.7M)
Extracted 90.0004% (CPU Time= 0:00:05.4  MEM= 2539.7M)
Extracted 100% (CPU Time= 0:00:06.4  MEM= 2539.7M)
Number of Extracted Resistors     : 427086
Number of Extracted Ground Cap.   : 434775
Number of Extracted Coupling Cap. : 843116
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RC
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2507.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.3  Real Time: 0:00:08.0  MEM: 2511.652M)
*** Enable all active views. ***

Optimization is working on the following views:
  Setup views: AV_max 
  Hold  views:  AV_min
GigaOpt Hold Optimizer is used
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:05:54 mem=2488.7M ***
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2486.69)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Total number of fetched objects 21377
AAE_INFO-618: Total number of nets in the design is 22411,  96.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2518.93 CPU=0:00:14.8 REAL=0:00:15.0)
End delay calculation (fullDC). (MEM=2518.93 CPU=0:00:16.0 REAL=0:00:16.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2518.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2518.9M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2447.05)
Glitch Analysis: View AV_min -- Total Number of Nets Skipped = 12. 
Glitch Analysis: View AV_min -- Total Number of Nets Analyzed = 21377. 
Total number of fetched objects 21377
AAE_INFO-618: Total number of nets in the design is 22411,  10.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2488.2 CPU=0:00:02.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2488.2 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:25.1 real=0:00:25.0 totSessionCpu=1:06:22 mem=2488.2M)
Done building cte hold timing graph (fixHold) cpu=0:00:28.0 real=0:00:28.0 totSessionCpu=1:06:22 mem=2488.2M ***
Done building hold timer [17136 node(s), 19374 edge(s), 1 view(s)] (fixHold) cpu=0:00:31.3 real=0:00:31.0 totSessionCpu=1:06:25 mem=2503.5M ***
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2478.79)
*** Calculating scaling factor for lib_max libraries using the default operating condition of each library.
Total number of fetched objects 21377
AAE_INFO-618: Total number of nets in the design is 22411,  96.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2499.35 CPU=0:00:13.8 REAL=0:00:13.0)
End delay calculation (fullDC). (MEM=2499.35 CPU=0:00:15.1 REAL=0:00:15.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2499.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:01.0, MEM = 2499.3M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2454.56)
Glitch Analysis: View AV_max -- Total Number of Nets Skipped = 13. 
Glitch Analysis: View AV_max -- Total Number of Nets Analyzed = 21377. 
Total number of fetched objects 21377
AAE_INFO-618: Total number of nets in the design is 22411,  1.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=2495.71 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2495.71 CPU=0:00:01.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:23.3 real=0:00:23.0 totSessionCpu=1:06:51 mem=2495.7M)
Done building cte setup timing graph (fixHold) cpu=0:00:56.9 real=0:00:57.0 totSessionCpu=1:06:51 mem=2495.7M ***

*Info: minBufDelay = 127.0 ps, libStdDelay = 53.6 ps, minBufSize = 12499200 (4.0)
*Info: worst delay setup view: AV_max
Setting latch borrow mode to budget during optimization.

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 AV_max
Hold  views included:
 AV_min

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.022  |  0.270  |  0.022  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.044  |  0.001  | -0.044  |
|           TNS (ns):| -0.442  |  0.000  | -0.442  |
|    Violating Paths:|   21    |    0    |   21    |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.550%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:30, real = 0:01:30, mem = 2072.9M, totSessionCpu=1:07:03 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:07:02.9/1:43:29.5 (0.6), mem = 2486.0M
*info: Run optDesign holdfix with 1 thread.
Info: 62 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:01:10 real=0:01:10 totSessionCpu=1:07:04 mem=2605.1M density=16.550% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.044|    -0.44|      21|          0|       0(     0)|    16.55%|   0:00:00.0|  2605.1M|
|   1|  -0.044|    -0.44|      21|          0|       0(     0)|    16.55%|   0:00:00.0|  2605.1M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.044|    -0.44|      21|          0|       0(     0)|    16.55%|   0:00:00.0|  2605.1M|
|   1|  -0.001|    -0.00|       1|          3|       0(     0)|    16.55%|   0:00:01.0|  2646.7M|
|   2|   0.000|     0.00|       0|          1|       0(     0)|    16.55%|   0:00:00.0|  2646.7M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 4 cells added for Phase I

*** Finished Core Fixing (fixHold) cpu=0:01:15 real=0:01:15 totSessionCpu=1:07:09 mem=2646.7M density=16.552% ***

*info:
*info: Added a total of 4 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            4 cells of type 'BUF1CK' used

*** Finish Post Route Hold Fixing (cpu=0:01:15 real=0:01:15 totSessionCpu=1:07:09 mem=2646.7M density=16.552%) ***
*** HoldOpt [finish] : cpu/real = 0:00:06.3/0:00:06.3 (1.0), totSession cpu/real = 1:07:09.2/1:43:35.8 (0.6), mem = 2627.6M
**INFO: total 4 insts, 0 nets marked don't touch
**INFO: total 4 insts, 0 nets marked don't touch DB property
**INFO: total 4 insts, 0 nets unmarked don't touch

Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (1:07:09 mem=2627.6M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2627.6MB
Summary Report:
Instances move: 0 (out of 20178 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2627.6MB
*** Finished refinePlace (1:07:11 mem=2627.6M) ***

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.022  |  0.270  |  0.022  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.552%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:41, real = 0:01:40, mem = 2143.7M, totSessionCpu=1:07:13 **
-routeWithEco false                       # bool, default=false, user setting
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 8
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 8

globalDetailRoute

#Start globalDetailRoute on Fri Dec 23 02:48:53 2022
#
#num needed restored net=0
#need_extraction net=0 (total=22415)
#Processed 4 dirty instances, 10 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(4 insts marked dirty, reset pre-exisiting dirty flag on 4 insts, 10 nets marked need extraction)
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Fri Dec 23 02:48:55 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 22413 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
# metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5000
# metal2       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
# metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# metal4       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
# metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# metal6       V   Track-Pitch = 2.4800    Line-2-Via Pitch = 2.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2126.65 (MB), peak = 2211.22 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.5600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2126.65 (MB), peak = 2211.22 (MB)
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 2423.8800 1645.5600 ) on metal1 for NET sensor_wrapper/sensor_ctrl/FE_OFN333_n10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 828.0000 1549.8000 ) on metal1 for NET FE_PHN1137_FE_OFN16_rst. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 281.1600 3061.8000 ) on metal1 for NET rst. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN O at ( 2534.6500 1453.8900 ) on metal1 for NET sensor_wrapper/sensor_ctrl/FE_PHN1145_sensor_out_25. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#
#Connectivity extraction summary:
#4 routed nets are extracted.
#    4 (0.02%) extracted nets are partially routed.
#20882 routed net(s) are imported.
#4 (0.02%) nets are without wires.
#1525 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 22415.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Fri Dec 23 02:48:56 2022
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.25 (MB)
#Total memory = 2126.65 (MB)
#Peak memory = 2211.22 (MB)
#
#
#Start global routing on Fri Dec 23 02:48:56 2022
#
#
#Start global routing initialization on Fri Dec 23 02:48:56 2022
#
#Number of eco nets is 4
#
#Start global routing data preparation on Fri Dec 23 02:48:56 2022
#
#Start routing resource analysis on Fri Dec 23 02:48:56 2022
#
#Routing resource analysis is done on Fri Dec 23 02:48:58 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        2093        3550      141752    68.55%
#  metal2         V        1861        3239      141752    62.70%
#  metal3         H        2206        3437      141752    60.63%
#  metal4         V        1962        3138      141752    60.76%
#  metal5         H        5617          26      141752     0.00%
#  metal6         V        1273           0      141752     0.19%
#  --------------------------------------------------------------
#  Total                  15013      41.55%      850512    42.14%
#
#  62 nets (0.28%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Dec 23 02:48:58 2022
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2141.55 (MB), peak = 2211.22 (MB)
#
#
#Global routing initialization is done on Fri Dec 23 02:48:58 2022
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2141.56 (MB), peak = 2211.22 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2142.54 (MB), peak = 2211.22 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2142.54 (MB), peak = 2211.22 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1525 (skipped).
#Total number of routable nets = 20890.
#Total number of nets in the design = 22415.
#
#8 routable nets have only global wires.
#20882 routable nets have only detail routed wires.
#62 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default               8  
#-----------------------------
#        Total               8  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 62           20828  
#------------------------------------------------
#        Total                 62           20828  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  metal1        0(0.00%)   (0.00%)
#  metal2        0(0.00%)   (0.00%)
#  metal3        0(0.00%)   (0.00%)
#  metal4        0(0.00%)   (0.00%)
#  metal5        0(0.00%)   (0.00%)
#  metal6        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 62
#Total wire length = 2018871 um.
#Total half perimeter of net bounding box = 1744803 um.
#Total wire length on LAYER metal1 = 86217 um.
#Total wire length on LAYER metal2 = 470226 um.
#Total wire length on LAYER metal3 = 439471 um.
#Total wire length on LAYER metal4 = 471887 um.
#Total wire length on LAYER metal5 = 377652 um.
#Total wire length on LAYER metal6 = 173419 um.
#Total number of vias = 151360
#Up-Via Summary (total 151360):
#           
#-----------------------
# metal1          77698
# metal2          49553
# metal3          17164
# metal4           5394
# metal5           1551
#-----------------------
#                151360 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 16.29 (MB)
#Total memory = 2142.95 (MB)
#Peak memory = 2211.22 (MB)
#
#Finished global routing on Fri Dec 23 02:49:00 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2131.97 (MB), peak = 2211.22 (MB)
#Start Track Assignment.
#Done with 0 horizontal wires in 12 hboxes and 0 vertical wires in 12 hboxes.
#Done with 0 horizontal wires in 12 hboxes and 0 vertical wires in 12 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 62
#Total wire length = 2018871 um.
#Total half perimeter of net bounding box = 1744803 um.
#Total wire length on LAYER metal1 = 86217 um.
#Total wire length on LAYER metal2 = 470226 um.
#Total wire length on LAYER metal3 = 439471 um.
#Total wire length on LAYER metal4 = 471887 um.
#Total wire length on LAYER metal5 = 377652 um.
#Total wire length on LAYER metal6 = 173419 um.
#Total number of vias = 151360
#Up-Via Summary (total 151360):
#           
#-----------------------
# metal1          77698
# metal2          49553
# metal3          17164
# metal4           5394
# metal5           1551
#-----------------------
#                151360 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2131.97 (MB), peak = 2211.22 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 10.09 (MB)
#Total memory = 2132.49 (MB)
#Peak memory = 2211.22 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   Improving pin accessing ...
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2134.39 (MB), peak = 2211.22 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2134.39 (MB), peak = 2211.22 (MB)
#   Improving pin accessing ...
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2134.39 (MB), peak = 2211.22 (MB)
#    completing 40% with 1 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2139.16 (MB), peak = 2211.22 (MB)
#    completing 50% with 1 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2139.16 (MB), peak = 2211.22 (MB)
#    completing 60% with 1 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2139.16 (MB), peak = 2211.22 (MB)
#    completing 70% with 1 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2139.39 (MB), peak = 2211.22 (MB)
#    completing 80% with 1 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2139.39 (MB), peak = 2211.22 (MB)
#    completing 90% with 2 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2139.64 (MB), peak = 2211.22 (MB)
#    completing 100% with 2 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2139.64 (MB), peak = 2211.22 (MB)
# ECO: 0.0% of the total area was rechecked for DRC, and 0.1% required routing.
#   number of violations = 2
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        0        0
#	metal2        1        1        2
#	Totals        1        1        2
#4 out of 20244 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 2
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        0        0
#	metal2        1        1        2
#	Totals        1        1        2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2139.64 (MB), peak = 2211.22 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2140.32 (MB), peak = 2211.22 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 62
#Total wire length = 2018890 um.
#Total half perimeter of net bounding box = 1744803 um.
#Total wire length on LAYER metal1 = 86213 um.
#Total wire length on LAYER metal2 = 470226 um.
#Total wire length on LAYER metal3 = 439492 um.
#Total wire length on LAYER metal4 = 471888 um.
#Total wire length on LAYER metal5 = 377652 um.
#Total wire length on LAYER metal6 = 173419 um.
#Total number of vias = 151374
#Up-Via Summary (total 151374):
#           
#-----------------------
# metal1          77702
# metal2          49562
# metal3          17165
# metal4           5394
# metal5           1551
#-----------------------
#                151374 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 6.48 (MB)
#Total memory = 2138.97 (MB)
#Peak memory = 2211.22 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2140.32 (MB), peak = 2211.22 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 62
#Total wire length = 2018890 um.
#Total half perimeter of net bounding box = 1744803 um.
#Total wire length on LAYER metal1 = 86213 um.
#Total wire length on LAYER metal2 = 470226 um.
#Total wire length on LAYER metal3 = 439492 um.
#Total wire length on LAYER metal4 = 471888 um.
#Total wire length on LAYER metal5 = 377652 um.
#Total wire length on LAYER metal6 = 173419 um.
#Total number of vias = 151374
#Up-Via Summary (total 151374):
#           
#-----------------------
# metal1          77702
# metal2          49562
# metal3          17165
# metal4           5394
# metal5           1551
#-----------------------
#                151374 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total number of nets with non-default rule or having extra spacing = 62
#Total wire length = 2018890 um.
#Total half perimeter of net bounding box = 1744803 um.
#Total wire length on LAYER metal1 = 86213 um.
#Total wire length on LAYER metal2 = 470226 um.
#Total wire length on LAYER metal3 = 439492 um.
#Total wire length on LAYER metal4 = 471888 um.
#Total wire length on LAYER metal5 = 377652 um.
#Total wire length on LAYER metal6 = 173419 um.
#Total number of vias = 151374
#Up-Via Summary (total 151374):
#           
#-----------------------
# metal1          77702
# metal2          49562
# metal3          17165
# metal4           5394
# metal5           1551
#-----------------------
#                151374 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 6.48 (MB)
#Total memory = 2138.97 (MB)
#Peak memory = 2211.22 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:18
#Elapsed time = 00:00:18
#Increased memory = -96.62 (MB)
#Total memory = 2047.05 (MB)
#Peak memory = 2211.22 (MB)
#Number of warnings = 4
#Total number of warnings = 34
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Dec 23 02:49:12 2022
#
**optDesign ... cpu = 0:01:59, real = 0:01:59, mem = 2046.6M, totSessionCpu=1:07:32 **
-routeWithEco false                       # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
Extraction called for design 'top' of instances=20244 and nets=22415 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RC
extractDetailRC Option : -outfile /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/top_4401_KCBYh2.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2512.8M)
Extracted 10.0006% (CPU Time= 0:00:01.3  MEM= 2576.5M)
Extracted 20.0008% (CPU Time= 0:00:01.7  MEM= 2576.5M)
Extracted 30.0006% (CPU Time= 0:00:02.2  MEM= 2576.5M)
Extracted 40.0008% (CPU Time= 0:00:02.5  MEM= 2576.5M)
Extracted 50.0006% (CPU Time= 0:00:03.2  MEM= 2580.5M)
Extracted 60.0008% (CPU Time= 0:00:03.4  MEM= 2580.5M)
Extracted 70.0006% (CPU Time= 0:00:04.4  MEM= 2580.5M)
Extracted 80.0008% (CPU Time= 0:00:04.8  MEM= 2580.5M)
Extracted 90.0006% (CPU Time= 0:00:05.3  MEM= 2580.5M)
Extracted 100% (CPU Time= 0:00:06.3  MEM= 2580.5M)
Number of Extracted Resistors     : 424742
Number of Extracted Ground Cap.   : 432435
Number of Extracted Coupling Cap. : 835044
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RC
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2549.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.4  Real Time: 0:00:08.0  MEM: 2553.230M)
**optDesign ... cpu = 0:02:08, real = 0:02:07, mem = 2045.9M, totSessionCpu=1:07:40 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2528.88)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 21381
AAE_INFO-618: Total number of nets in the design is 22415,  96.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2565.32 CPU=0:00:14.2 REAL=0:00:14.0)
End delay calculation (fullDC). (MEM=2565.32 CPU=0:00:15.9 REAL=0:00:16.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2565.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2565.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2531.53)
Glitch Analysis: View AV_max -- Total Number of Nets Skipped = 13. 
Glitch Analysis: View AV_max -- Total Number of Nets Analyzed = 21381. 
Total number of fetched objects 21381
AAE_INFO-618: Total number of nets in the design is 22415,  1.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=2572.68 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2572.68 CPU=0:00:01.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:26.5 real=0:00:26.0 totSessionCpu=1:08:07 mem=2572.7M)

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.022  |  0.270  |  0.022  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.552%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:36, real = 0:02:35, mem = 2131.8M, totSessionCpu=1:08:09 **
GigaOpt: LEF-safe TNS opt is disabled in the current flow
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:02:36, real = 0:02:35, mem = 2131.8M, totSessionCpu=1:08:09 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=2547.94M, totSessionCpu=1:08:10).
**optDesign ... cpu = 0:02:37, real = 0:02:36, mem = 2131.8M, totSessionCpu=1:08:10 **

Latch borrow mode reset to max_borrow

Optimization is working on the following views:
  Setup views: AV_max 
  Hold  views:  AV_min
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:40, real = 0:02:39, mem = 2131.3M, totSessionCpu=1:08:12 **
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/opt_timing_graph_bNRAOH/timingGraph.tgz -dir /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/opt_timing_graph_bNRAOH -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2553.51)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Total number of fetched objects 21381
AAE_INFO-618: Total number of nets in the design is 22415,  96.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2573.89 CPU=0:00:14.4 REAL=0:00:15.0)
End delay calculation (fullDC). (MEM=2573.89 CPU=0:00:15.7 REAL=0:00:16.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2573.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:01.0, MEM = 2573.9M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2526)
Glitch Analysis: View AV_min -- Total Number of Nets Skipped = 12. 
Glitch Analysis: View AV_min -- Total Number of Nets Analyzed = 21381. 
Total number of fetched objects 21381
AAE_INFO-618: Total number of nets in the design is 22415,  9.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2567.15 CPU=0:00:02.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2567.15 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:23.7 real=0:00:24.0 totSessionCpu=1:08:42 mem=2567.2M)
Running 'restoreTimingGraph -file /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/opt_timing_graph_bNRAOH/timingGraph.tgz -dir /tmp/innovus_temp_4401_vlsicad9_Vsd22113_VVeCjh/opt_timing_graph_bNRAOH -prefix timingGraph'
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Done restoreTimingGraph

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 
Hold  views included:
 AV_min

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.022  |  0.270  |  0.022  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.001  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.552%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:03:18, real = 0:03:18, mem = 2206.6M, totSessionCpu=1:08:50 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> saveDesign ../pr/backup/routehold
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=12/23 02:52:28, mem=2134.0M)
% Begin Save ccopt configuration ... (date=12/23 02:52:28, mem=2134.0M)
% End Save ccopt configuration ... (date=12/23 02:52:28, total cpu=0:00:00.2, real=0:00:00.0, peak res=2134.0M, current mem=2124.1M)
% Begin Save netlist data ... (date=12/23 02:52:28, mem=2124.1M)
Writing Binary DB to ../pr/backup/routehold.dat/top.v.bin in single-threaded mode...
% End Save netlist data ... (date=12/23 02:52:28, total cpu=0:00:00.1, real=0:00:00.0, peak res=2124.1M, current mem=2124.1M)
Saving symbol-table file ...
Saving congestion map file ../pr/backup/routehold.dat/top.route.congmap.gz ...
% Begin Save AAE data ... (date=12/23 02:52:29, mem=2124.5M)
Saving AAE Data ...
% End Save AAE data ... (date=12/23 02:52:29, total cpu=0:00:00.1, real=0:00:00.0, peak res=2124.5M, current mem=2124.5M)
Saving preference file ../pr/backup/routehold.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/23 02:52:30, mem=2125.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/23 02:52:30, total cpu=0:00:00.2, real=0:00:00.0, peak res=2125.0M, current mem=2125.0M)
Saving PG file ../pr/backup/routehold.dat/top.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Fri Dec 23 02:52:30 2022)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2543.8M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=12/23 02:52:30, mem=2125.0M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
AV_max
% End Save placement data ... (date=12/23 02:52:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=2125.0M, current mem=2125.0M)
% Begin Save routing data ... (date=12/23 02:52:30, mem=2125.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.4 real=0:00:01.0 mem=2543.8M) ***
% End Save routing data ... (date=12/23 02:52:31, total cpu=0:00:00.4, real=0:00:01.0, peak res=2125.2M, current mem=2125.2M)
Saving property file ../pr/backup/routehold.dat/top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2546.8M) ***
#Saving pin access data to file ../pr/backup/routehold.dat/top.apa ...
#
% Begin Save power constraints data ... (date=12/23 02:52:32, mem=2125.2M)
% End Save power constraints data ... (date=12/23 02:52:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=2125.2M, current mem=2125.2M)
RC
Generated self-contained design routehold.dat
#% End save design ... (date=12/23 02:52:39, total cpu=0:00:09.7, real=0:00:11.0, peak res=2134.0M, current mem=2125.7M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> getFillerMode -quiet
<CMD> addFiller -cell FILLERCC FILLERBC FILLERAC FILLER8C FILLER8 FILLER64 FILLER4C FILLER4 FILLER32 FILLER2C FILLER2 FILLER16 FILLER1 -prefix FILLER
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 11663 filler insts (cell FILLER64 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLERCC / prefix FILLER).
*INFO:   Added 571 filler insts (cell FILLER32 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLERBC / prefix FILLER).
*INFO:   Added 1462 filler insts (cell FILLER16 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLERAC / prefix FILLER).
*INFO:   Added 3324 filler insts (cell FILLER8 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLER8C / prefix FILLER).
*INFO:   Added 6941 filler insts (cell FILLER4 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLER4C / prefix FILLER).
*INFO:   Added 8693 filler insts (cell FILLER2 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLER2C / prefix FILLER).
*INFO:   Added 9207 filler insts (cell FILLER1 / prefix FILLER).
*INFO: Total 41861 filler insts added - prefix FILLER (CPU: 0:00:09.6).
For 41861 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report top.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-report top.drc.rpt                     # string, default="", user setting
 *** Starting Verify DRC (MEM: 2571.4) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:10.1  ELAPSED TIME: 10.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> verifyConnectivity -type all -noAntenna -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Dec 23 02:54:23 2022

Design Name: top
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (3162.0000, 3160.0800)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 02:54:24 **** Processed 5000 nets.
**** 02:54:24 **** Processed 10000 nets.
**** 02:54:25 **** Processed 15000 nets.
**** 02:54:25 **** Processed 20000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Dec 23 02:54:26 2022
Time Elapsed: 0:00:03.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:02.7  MEM: 42.555M)

<CMD> verifyProcessAntenna -report top.antenna.rpt -error 1000

******* START VERIFY ANTENNA ********
Report File: top.antenna.rpt
LEF Macro File: top.antenna.lef
5000 nets processed: 0 violations
10000 nets processed: 0 violations
15000 nets processed: 0 violations
20000 nets processed: 0 violations
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:02.5  MEM: 0.000M)

<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD_INTERNAL> violationBrowserClose
<CMD> saveNetlist ../pr/top_pr.v
Writing Netlist "../pr/top_pr.v" ...
<CMD> all_hold_analysis_views 
<CMD> all_setup_analysis_views 
<CMD> write_sdf ../pr/top_pr
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2605.37)
*** Calculating scaling factor for lib_max libraries using the default operating condition of each library.
Total number of fetched objects 21381
AAE_INFO-618: Total number of nets in the design is 22415,  96.2 percent of the nets selected for SI analysis
Total number of fetched objects 21381
AAE_INFO-618: Total number of nets in the design is 22415,  96.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2626.64 CPU=0:00:29.2 REAL=0:00:29.0)
End delay calculation (fullDC). (MEM=2626.64 CPU=0:00:31.3 REAL=0:00:31.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2626.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:01.0, MEM = 2626.6M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2554.04)
Glitch Analysis: View AV_max -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View AV_max -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 21381
AAE_INFO-618: Total number of nets in the design is 22415,  1.8 percent of the nets selected for SI analysis
Glitch Analysis: View AV_min -- Total Number of Nets Skipped = 12. 
Glitch Analysis: View AV_min -- Total Number of Nets Analyzed = 21381. 
Total number of fetched objects 21381
AAE_INFO-618: Total number of nets in the design is 22415,  9.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2598.46 CPU=0:00:03.0 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2598.46 CPU=0:00:03.1 REAL=0:00:03.0)
<CMD> setStreamOutMode -specifyViaName default -SEvianames false -virtualConnection false -uniquifyCellNamesPrefix false -snapToMGrid false -textSize 1 -version 3
<CMD> streamOut ../pr/top_pr.gds -mapFile /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/streamOut.map -merge { /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/Phantom/fsa0m_a_generic_core_cic.gds  /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/Phantom/fsa0m_a_t33_generic_io_cic.gds  /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/Phantom/FSA0M_A_GENERIC_CORE_ANT_V55_cic.gds  ../sim/SRAM/SRAM.gds  ../sim/tag_array/tag_array.gds  ../sim/data_array/data_array.gds} -stripes 1 -units 1000 -mode ALL
**WARN: (IMPTCM-125):	Option "-stripes" for command streamOut is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
Merge file: /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/Phantom/fsa0m_a_generic_core_cic.gds has version number: 5
Merge file: /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/Phantom/fsa0m_a_t33_generic_io_cic.gds has version number: 5
Merge file: /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/Phantom/FSA0M_A_GENERIC_CORE_ANT_V55_cic.gds has version number: 5
Merge file: ../sim/SRAM/SRAM.gds has version number: 5
Merge file: ../sim/tag_array/tag_array.gds has version number: 5
Merge file: ../sim/data_array/data_array.gds has version number: 5
Parse flat map file...
**WARN: (IMPOGDS-392):	Unknown layer contact 
Type 'man IMPOGDS-392' for more detail.
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 111
Statistics for GDS generated (version 5)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    235                          DIEAREA
    56                            metal6
    54                            metal5
    52                            metal4
    50                            metal3
    46                            metal1
    53                              via4
    55                              via5
    47                               via
    49                              via2
    51                              via3
    48                            metal2
    106                           metal6
    105                           metal5
    104                           metal4
    103                           metal3
    101                           metal1
    102                           metal2


Stream Out Information Processed for GDS version 5:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                          62105

Ports/Pins                           167
    metal layer metal2                84
    metal layer metal3                83

Nets                              268988
    metal layer metal1             27431
    metal layer metal2            130325
    metal layer metal3             64639
    metal layer metal4             33839
    metal layer metal5             10114
    metal layer metal6              2640

    Via Instances                 151374

Special Nets                        6885
    metal layer metal1              4293
    metal layer metal2              1187
    metal layer metal3               752
    metal layer metal4               308
    metal layer metal5               345

    Via Instances                 125186

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                               21059
    metal layer metal1              4651
    metal layer metal2             12414
    metal layer metal3              3164
    metal layer metal4               532
    metal layer metal5               233
    metal layer metal6                65


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

Scanning GDS file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/Phantom/fsa0m_a_generic_core_cic.gds to register cell name ......
Scanning GDS file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/Phantom/fsa0m_a_t33_generic_io_cic.gds to register cell name ......
Scanning GDS file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/Phantom/FSA0M_A_GENERIC_CORE_ANT_V55_cic.gds to register cell name ......
Scanning GDS file ../sim/SRAM/SRAM.gds to register cell name ......
Scanning GDS file ../sim/tag_array/tag_array.gds to register cell name ......
Scanning GDS file ../sim/data_array/data_array.gds to register cell name ......
Merging GDS file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/Phantom/fsa0m_a_generic_core_cic.gds ......
	****** Merge file: /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/Phantom/fsa0m_a_generic_core_cic.gds has version number: 5.
	****** Merge file: /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/Phantom/fsa0m_a_generic_core_cic.gds has units: 1000 per micron.
	****** unit scaling factor = 1 ******
Merging GDS file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/Phantom/fsa0m_a_t33_generic_io_cic.gds ......
	****** Merge file: /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/Phantom/fsa0m_a_t33_generic_io_cic.gds has version number: 5.
	****** Merge file: /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/Phantom/fsa0m_a_t33_generic_io_cic.gds has units: 1000 per micron.
	****** unit scaling factor = 1 ******
Merging GDS file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/Phantom/FSA0M_A_GENERIC_CORE_ANT_V55_cic.gds ......
	****** Merge file: /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/Phantom/FSA0M_A_GENERIC_CORE_ANT_V55_cic.gds has version number: 5.
	****** Merge file: /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/Phantom/FSA0M_A_GENERIC_CORE_ANT_V55_cic.gds has units: 1000 per micron.
	****** unit scaling factor = 1 ******
**WARN: (IMPOGDS-4004):	Ignoring duplicate structure AN2.
A structure with the same name already exists in one of the merging GDSII files.
**WARN: (IMPOGDS-4004):	Ignoring duplicate structure AN2B1.
A structure with the same name already exists in one of the merging GDSII files.
**WARN: (IMPOGDS-4004):	Ignoring duplicate structure AN2B1P.
A structure with the same name already exists in one of the merging GDSII files.
**WARN: (IMPOGDS-4004):	Ignoring duplicate structure AN2B1S.
A structure with the same name already exists in one of the merging GDSII files.
**WARN: (IMPOGDS-4004):	Ignoring duplicate structure AN2B1T.
A structure with the same name already exists in one of the merging GDSII files.
**WARN: (IMPOGDS-4004):	Ignoring duplicate structure AN2P.
A structure with the same name already exists in one of the merging GDSII files.
**WARN: (IMPOGDS-4004):	Ignoring duplicate structure AN2S.
A structure with the same name already exists in one of the merging GDSII files.
**WARN: (IMPOGDS-4004):	Ignoring duplicate structure AN2T.
A structure with the same name already exists in one of the merging GDSII files.
**WARN: (IMPOGDS-4004):	Ignoring duplicate structure AN3.
A structure with the same name already exists in one of the merging GDSII files.
**WARN: (IMPOGDS-4004):	Ignoring duplicate structure AN3B1.
A structure with the same name already exists in one of the merging GDSII files.
**WARN: (IMPOGDS-4004):	Ignoring duplicate structure AN3B2.
A structure with the same name already exists in one of the merging GDSII files.
**WARN: (IMPOGDS-4004):	Ignoring duplicate structure AN3B2S.
A structure with the same name already exists in one of the merging GDSII files.
**WARN: (IMPOGDS-4004):	Ignoring duplicate structure AN3S.
A structure with the same name already exists in one of the merging GDSII files.
**WARN: (IMPOGDS-4004):	Ignoring duplicate structure AN4.
A structure with the same name already exists in one of the merging GDSII files.
**WARN: (IMPOGDS-4004):	Ignoring duplicate structure AN4B1P.
A structure with the same name already exists in one of the merging GDSII files.
**WARN: (IMPOGDS-4004):	Ignoring duplicate structure AN4B1S.
A structure with the same name already exists in one of the merging GDSII files.
**WARN: (IMPOGDS-4004):	Ignoring duplicate structure AN4S.
A structure with the same name already exists in one of the merging GDSII files.
**WARN: (IMPOGDS-4004):	Ignoring duplicate structure ANTENNA.
A structure with the same name already exists in one of the merging GDSII files.
**WARN: (IMPOGDS-4004):	Ignoring duplicate structure AO112.
A structure with the same name already exists in one of the merging GDSII files.
**WARN: (IMPOGDS-4004):	Ignoring duplicate structure AO112P.
A structure with the same name already exists in one of the merging GDSII files.
**WARN: (EMS-27):	Message (IMPOGDS-4004) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
    There are 145 structures ignored in file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/Phantom/FSA0M_A_GENERIC_CORE_ANT_V55_cic.gds
Merging GDS file ../sim/SRAM/SRAM.gds ......
	****** Merge file: ../sim/SRAM/SRAM.gds has version number: 5.
	****** Merge file: ../sim/SRAM/SRAM.gds has units: 1000 per micron.
	****** unit scaling factor = 1 ******
Merging GDS file ../sim/tag_array/tag_array.gds ......
	****** Merge file: ../sim/tag_array/tag_array.gds has version number: 5.
	****** Merge file: ../sim/tag_array/tag_array.gds has units: 1000 per micron.
	****** unit scaling factor = 1 ******
    There are 124 structures ignored in file ../sim/tag_array/tag_array.gds
Merging GDS file ../sim/data_array/data_array.gds ......
	****** Merge file: ../sim/data_array/data_array.gds has version number: 5.
	****** Merge file: ../sim/data_array/data_array.gds has units: 1000 per micron.
	****** unit scaling factor = 1 ******
    There are 136 structures ignored in file ../sim/data_array/data_array.gds
######Streamout is finished!
<CMD> saveDesign ../pr/CPU_pr
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=12/23 02:59:48, mem=2105.5M)
% Begin Save ccopt configuration ... (date=12/23 02:59:48, mem=2105.5M)
% End Save ccopt configuration ... (date=12/23 02:59:48, total cpu=0:00:00.2, real=0:00:00.0, peak res=2105.9M, current mem=2105.9M)
% Begin Save netlist data ... (date=12/23 02:59:48, mem=2105.9M)
Writing Binary DB to ../pr/CPU_pr.dat/top.v.bin in single-threaded mode...
% End Save netlist data ... (date=12/23 02:59:49, total cpu=0:00:00.1, real=0:00:01.0, peak res=2105.9M, current mem=2105.9M)
Saving symbol-table file ...
Saving congestion map file ../pr/CPU_pr.dat/top.route.congmap.gz ...
% Begin Save AAE data ... (date=12/23 02:59:49, mem=2106.1M)
Saving AAE Data ...
% End Save AAE data ... (date=12/23 02:59:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=2106.1M, current mem=2106.1M)
Saving preference file ../pr/CPU_pr.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/23 02:59:50, mem=2106.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/23 02:59:50, total cpu=0:00:00.2, real=0:00:00.0, peak res=2106.6M, current mem=2106.6M)
Saving PG file ../pr/CPU_pr.dat/top.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Fri Dec 23 02:59:50 2022)
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=2517.5M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=12/23 02:59:50, mem=2106.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
AV_max
% End Save placement data ... (date=12/23 02:59:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=2106.6M, current mem=2106.6M)
% Begin Save routing data ... (date=12/23 02:59:50, mem=2106.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.4 real=0:00:00.0 mem=2517.5M) ***
% End Save routing data ... (date=12/23 02:59:51, total cpu=0:00:00.4, real=0:00:00.0, peak res=2106.8M, current mem=2106.8M)
Saving property file ../pr/CPU_pr.dat/top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2520.5M) ***
#Saving pin access data to file ../pr/CPU_pr.dat/top.apa ...
#
% Begin Save power constraints data ... (date=12/23 02:59:52, mem=2106.8M)
% End Save power constraints data ... (date=12/23 02:59:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=2106.8M, current mem=2106.8M)
RC
Generated self-contained design CPU_pr.dat
#% End save design ... (date=12/23 03:00:00, total cpu=0:00:09.9, real=0:00:12.0, peak res=2107.3M, current mem=2107.3M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveDesign ../pr/CPU_pr
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=12/23 03:00:00, mem=2107.3M)
% Begin Save ccopt configuration ... (date=12/23 03:00:00, mem=2107.3M)
% End Save ccopt configuration ... (date=12/23 03:00:00, total cpu=0:00:00.2, real=0:00:00.0, peak res=2107.3M, current mem=2107.3M)
% Begin Save netlist data ... (date=12/23 03:00:00, mem=2107.3M)
Writing Binary DB to ../pr/CPU_pr.dat.tmp/top.v.bin in single-threaded mode...
% End Save netlist data ... (date=12/23 03:00:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=2107.3M, current mem=2107.3M)
Saving symbol-table file ...
Saving congestion map file ../pr/CPU_pr.dat.tmp/top.route.congmap.gz ...
% Begin Save AAE data ... (date=12/23 03:00:01, mem=2107.3M)
Saving AAE Data ...
% End Save AAE data ... (date=12/23 03:00:01, total cpu=0:00:00.1, real=0:00:00.0, peak res=2107.3M, current mem=2107.3M)
Saving preference file ../pr/CPU_pr.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/23 03:00:01, mem=2107.3M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/23 03:00:02, total cpu=0:00:00.3, real=0:00:01.0, peak res=2107.3M, current mem=2107.3M)
Saving PG file ../pr/CPU_pr.dat.tmp/top.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Fri Dec 23 03:00:02 2022)
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=2514.0M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=12/23 03:00:02, mem=2107.3M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
AV_max
% End Save placement data ... (date=12/23 03:00:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=2107.3M, current mem=2107.3M)
% Begin Save routing data ... (date=12/23 03:00:02, mem=2107.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.4 real=0:00:01.0 mem=2514.0M) ***
% End Save routing data ... (date=12/23 03:00:03, total cpu=0:00:00.4, real=0:00:01.0, peak res=2107.3M, current mem=2107.3M)
Saving property file ../pr/CPU_pr.dat.tmp/top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2517.0M) ***
#Saving pin access data to file ../pr/CPU_pr.dat.tmp/top.apa ...
#
% Begin Save power constraints data ... (date=12/23 03:00:04, mem=2107.3M)
% End Save power constraints data ... (date=12/23 03:00:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=2107.3M, current mem=2107.3M)
RC
Generated self-contained design CPU_pr.dat.tmp
#% End save design ... (date=12/23 03:00:12, total cpu=0:00:10.7, real=0:00:12.0, peak res=2107.4M, current mem=2107.4M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report top.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-report top.drc.rpt                     # string, default="", user setting
 *** Starting Verify DRC (MEM: 2524.6) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:09.9  ELAPSED TIME: 10.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> verifyConnectivity -type all -noAntenna -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Dec 23 03:02:44 2022

Design Name: top
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (3162.0000, 3160.0800)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 03:02:45 **** Processed 5000 nets.
**** 03:02:45 **** Processed 10000 nets.
**** 03:02:46 **** Processed 15000 nets.
**** 03:02:46 **** Processed 20000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Dec 23 03:02:47 2022
Time Elapsed: 0:00:03.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:02.7  MEM: 4.387M)

<CMD> verifyProcessAntenna -report top.antenna.rpt -error 1000

******* START VERIFY ANTENNA ********
Report File: top.antenna.rpt
LEF Macro File: top.antenna.lef
5000 nets processed: 0 violations
10000 nets processed: 0 violations
15000 nets processed: 0 violations
20000 nets processed: 0 violations
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:02.5  MEM: 0.000M)

<CMD> setDrawView fplan
<CMD> zoomBox -3027.61200 -446.98600 5161.85900 3660.06100
<CMD> zoomBox -3684.60100 -893.66900 5950.07100 3938.15100
<CMD> zoomBox -4449.35000 -1414.06600 6885.55900 4270.42800
<CMD> zoomBox -3315.85900 -1414.06600 8019.05000 4270.42800
<CMD> zoomBox -4449.35000 -1414.06600 6885.55900 4270.42800
<CMD> zoomBox -6716.33200 -1414.06600 4618.57700 4270.42800
<CMD> zoomBox -6716.33200 -845.61700 4618.57700 4838.87700
<CMD> zoomBox -5821.74000 -531.74300 3812.93300 4300.07700
<CMD> setDrawView ameba
<CMD> setDrawView place
**WARN: (IMPAFPU-9006):	Command 'analyzeFloorplan' is obsolete. Please use commands 'placeDesign + earlyGlobalRoute + create_ps_per_micron_model + timeDesign -proto + load_timing_debug_report -proto' to analyze congestion and timing for the floorplan.
<CMD> get_proto_model -type_match {flex_module flex_instgroup blackbox} -committed -name -tcl
<CMD> getNanoRouteMode -user -routeTopRoutingLayer
<CMD> getRouteMode -earlyGlobalMaxRouteLayer -quiet
<CMD> unplaceAllInsts
<CMD> editDelete -type signal
Start to collect the design information.
Build netlist information for Cell top.
Finished collecting the design information.
Average module density = 1.000.
Density for the design = 1.000.
       = stdcell_area 1041419 sites (3254226 um^2) / alloc_area 1041419 sites (3254226 um^2).
Pin Density = 0.02594.
            = total # of pins 79281 / total area 3056418.
************************* Analyze Floorplan **************************
    Die Area(um^2)            : 9992172.96
    Core Area(um^2)           : 9550694.97
    Chip Density (Counting Std Cells and MACROs and IOs): 93.206%
    Core Density (Counting Std Cells and MACROs): 97.514%
    Average utilization       : 100.000%
    Number of instance(s)     : 62105
    Number of Macro(s)        : 6
    Number of IO Pin(s)       : 167
    Number of Power Domain(s) : 0
************************* Estimation Results *************************
**********************************************************************
<CMD> set_power_analysis_mode -reset
<CMD> set_power_analysis_mode -method static -corner max -create_binary_db true -write_static_currents true -honor_negative_energy true -ignore_control_signals true
<CMD> set_power_output_dir -reset
<CMD> set_power_output_dir ./
<CMD> set_default_switching_activity -reset
<CMD> set_default_switching_activity -input_activity 0.2 -period 10.0
** INFO:  (VOLTUS_POWR-3229): Using user defined default frequency 100MHz for power calculation.

'set_default_switching_activity' finished successfully.
<CMD> read_activity_file -reset
<CMD> set_power -reset
<CMD> set_powerup_analysis -reset
<CMD> set_dynamic_power_simulation -reset
<CMD> report_power -rail_analysis_format VS -outfile .//top.rpt

Power Net Detected:
        Voltage	    Name
             0V	    GND
          1.62V	    VCC
Using Power View: AV_max.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2568.07)
Total number of fetched objects 21381
AAE_INFO-618: Total number of nets in the design is 22415,  96.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2607.51 CPU=0:00:14.8 REAL=0:00:15.0)
End delay calculation (fullDC). (MEM=2607.51 CPU=0:00:16.1 REAL=0:00:16.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2607.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2607.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2573.72)
Glitch Analysis: View AV_max -- Total Number of Nets Skipped = 13. 
Glitch Analysis: View AV_max -- Total Number of Nets Analyzed = 21381. 
Total number of fetched objects 21381
AAE_INFO-618: Total number of nets in the design is 22415,  1.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=2616.5 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2616.5 CPU=0:00:01.0 REAL=0:00:01.0)

Begin Power Analysis

             0V	    GND
          1.62V	    VCC

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2174.55MB/3861.73MB/2255.48MB)

Begin Processing Timing Window Data for Power Calculation

clk(80MHz) clk2(10MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2175.91MB/3861.73MB/2255.48MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2175.96MB/3861.73MB/2255.48MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Dec-23 03:08:02 (2022-Dec-22 19:08:02 GMT)
2022-Dec-23 03:08:02 (2022-Dec-22 19:08:02 GMT): 10%
2022-Dec-23 03:08:02 (2022-Dec-22 19:08:02 GMT): 20%
2022-Dec-23 03:08:02 (2022-Dec-22 19:08:02 GMT): 30%
2022-Dec-23 03:08:02 (2022-Dec-22 19:08:02 GMT): 40%
2022-Dec-23 03:08:02 (2022-Dec-22 19:08:02 GMT): 50%
2022-Dec-23 03:08:02 (2022-Dec-22 19:08:02 GMT): 60%
2022-Dec-23 03:08:02 (2022-Dec-22 19:08:02 GMT): 70%
2022-Dec-23 03:08:02 (2022-Dec-22 19:08:02 GMT): 80%
2022-Dec-23 03:08:02 (2022-Dec-22 19:08:02 GMT): 90%

Finished Levelizing
2022-Dec-23 03:08:02 (2022-Dec-22 19:08:02 GMT)

Starting Activity Propagation
2022-Dec-23 03:08:02 (2022-Dec-22 19:08:02 GMT)
2022-Dec-23 03:08:03 (2022-Dec-22 19:08:03 GMT): 10%
2022-Dec-23 03:08:03 (2022-Dec-22 19:08:03 GMT): 20%
2022-Dec-23 03:08:03 (2022-Dec-22 19:08:03 GMT): 30%
2022-Dec-23 03:08:03 (2022-Dec-22 19:08:03 GMT): 40%
2022-Dec-23 03:08:03 (2022-Dec-22 19:08:03 GMT): 50%
2022-Dec-23 03:08:03 (2022-Dec-22 19:08:03 GMT): 60%
2022-Dec-23 03:08:03 (2022-Dec-22 19:08:03 GMT): 70%
2022-Dec-23 03:08:03 (2022-Dec-22 19:08:03 GMT): 80%
2022-Dec-23 03:08:03 (2022-Dec-22 19:08:03 GMT): 90%

Finished Activity Propagation
2022-Dec-23 03:08:04 (2022-Dec-22 19:08:04 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2178.40MB/3861.73MB/2255.48MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 3
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
ANTENNA                                   internal power, 
TIE0                                      internal power, 
TIE1                                      internal power, 



Starting Calculating power
2022-Dec-23 03:08:04 (2022-Dec-22 19:08:04 GMT)
 ... Calculating switching power
2022-Dec-23 03:08:04 (2022-Dec-22 19:08:04 GMT): 10%
2022-Dec-23 03:08:04 (2022-Dec-22 19:08:04 GMT): 20%
2022-Dec-23 03:08:04 (2022-Dec-22 19:08:04 GMT): 30%
2022-Dec-23 03:08:04 (2022-Dec-22 19:08:04 GMT): 40%
2022-Dec-23 03:08:04 (2022-Dec-22 19:08:04 GMT): 50%
 ... Calculating internal and leakage power
2022-Dec-23 03:08:05 (2022-Dec-22 19:08:05 GMT): 60%
2022-Dec-23 03:08:05 (2022-Dec-22 19:08:05 GMT): 70%
2022-Dec-23 03:08:06 (2022-Dec-22 19:08:06 GMT): 80%
2022-Dec-23 03:08:07 (2022-Dec-22 19:08:07 GMT): 90%

Finished Calculating power
2022-Dec-23 03:08:08 (2022-Dec-22 19:08:08 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=2179.26MB/3861.73MB/2255.48MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2179.26MB/3861.73MB/2255.48MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:06, mem(process/total/peak)=2179.39MB/3861.73MB/2255.48MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2179.39MB/3861.73MB/2255.48MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      154.00333193 	   92.4597%
Total Switching Power:      11.25996961 	    6.7602%
Total Leakage Power:         1.29929877 	    0.7801%
Total Power:               166.56259640
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=2186.29MB/3861.73MB/2255.48MB)

Begin Creating Binary Database
Ended Creating Binary Database: (cpu=0:00:04, real=0:00:03,
mem(process/total/peak)=2704.05MB/4632.15MB/2704.13MB)

Output file is .//top.rpt.
<CMD> set_power_analysis_mode -reset
<CMD> set_power_analysis_mode -method static -corner max -create_binary_db true -write_static_currents true -honor_negative_energy true -ignore_control_signals true
<CMD> set_power_output_dir -reset
<CMD> set_power_output_dir ./
<CMD> set_default_switching_activity -reset
<CMD> set_default_switching_activity -input_activity 0.2 -period 12.5
** INFO:  (VOLTUS_POWR-2054): Setting default frequency to the dominant frequency 80MHz.

	To force set default frequency/period. Use either of the following command options:
		set_power_analysis_mode        -default_frequency <frequency value>
		set_default_switching_activity -period            <period value>.

** INFO:  (VOLTUS_POWR-3229): Using user defined default frequency 80MHz for power calculation.

'set_default_switching_activity' finished successfully.
<CMD> read_activity_file -reset
<CMD> set_power -reset
<CMD> set_powerup_analysis -reset
<CMD> set_dynamic_power_simulation -reset
<CMD> report_power -rail_analysis_format VS -outfile .//top.rpt
Using Power View: AV_max.

Begin Power Analysis

             0V	    GND
          1.62V	    VCC

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2716.72MB/4632.15MB/2716.72MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2716.72MB/4632.15MB/2716.72MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2716.72MB/4632.15MB/2716.72MB)

Begin Processing Signal Activity


Starting Activity Propagation
2022-Dec-23 03:08:32 (2022-Dec-22 19:08:32 GMT)
2022-Dec-23 03:08:33 (2022-Dec-22 19:08:33 GMT): 10%
2022-Dec-23 03:08:33 (2022-Dec-22 19:08:33 GMT): 20%
2022-Dec-23 03:08:33 (2022-Dec-22 19:08:33 GMT): 30%
2022-Dec-23 03:08:33 (2022-Dec-22 19:08:33 GMT): 40%
2022-Dec-23 03:08:33 (2022-Dec-22 19:08:33 GMT): 50%
2022-Dec-23 03:08:33 (2022-Dec-22 19:08:33 GMT): 60%
2022-Dec-23 03:08:34 (2022-Dec-22 19:08:34 GMT): 70%
2022-Dec-23 03:08:34 (2022-Dec-22 19:08:34 GMT): 80%
2022-Dec-23 03:08:34 (2022-Dec-22 19:08:34 GMT): 90%

Finished Activity Propagation
2022-Dec-23 03:08:34 (2022-Dec-22 19:08:34 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=2717.07MB/4632.15MB/2717.07MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 3
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
ANTENNA                                   internal power, 
TIE0                                      internal power, 
TIE1                                      internal power, 



Starting Calculating power
2022-Dec-23 03:08:34 (2022-Dec-22 19:08:34 GMT)
 ... Calculating switching power
2022-Dec-23 03:08:34 (2022-Dec-22 19:08:34 GMT): 10%
2022-Dec-23 03:08:34 (2022-Dec-22 19:08:34 GMT): 20%
2022-Dec-23 03:08:34 (2022-Dec-22 19:08:34 GMT): 30%
2022-Dec-23 03:08:34 (2022-Dec-22 19:08:34 GMT): 40%
2022-Dec-23 03:08:34 (2022-Dec-22 19:08:34 GMT): 50%
 ... Calculating internal and leakage power
2022-Dec-23 03:08:35 (2022-Dec-22 19:08:35 GMT): 60%
2022-Dec-23 03:08:35 (2022-Dec-22 19:08:35 GMT): 70%
2022-Dec-23 03:08:36 (2022-Dec-22 19:08:36 GMT): 80%
2022-Dec-23 03:08:37 (2022-Dec-22 19:08:37 GMT): 90%

Finished Calculating power
2022-Dec-23 03:08:38 (2022-Dec-22 19:08:38 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=2717.41MB/4632.15MB/2717.41MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2717.41MB/4632.15MB/2717.41MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=2717.41MB/4632.15MB/2717.41MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2717.41MB/4632.15MB/2717.41MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      154.00333193 	   92.4597%
Total Switching Power:      11.25996961 	    6.7602%
Total Leakage Power:         1.29929877 	    0.7801%
Total Power:               166.56259640
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=2720.96MB/4632.15MB/2720.96MB)

Begin Creating Binary Database
Ended Creating Binary Database: (cpu=0:00:02, real=0:00:02,
mem(process/total/peak)=2721.41MB/4632.15MB/2721.41MB)

Output file is .//top.rpt.

--------------------------------------------------------------------------------
Exiting Innovus on Fri Dec 23 03:09:16 2022
  Total CPU time:     1:15:35
  Total real time:    2:04:05
  Peak memory (main): 2721.41MB


*** Memory Usage v#1 (Current mem = 3386.926M, initial mem = 268.250M) ***
*** Message Summary: 11516 warning(s), 4 error(s)

--- Ending "Innovus" (totcpu=1:14:43, real=2:04:04, mem=3386.9M) ---
