#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue May 02 00:33:04 2017
# Process ID: 5020
# Current directory: C:/Users/zengh/Documents/xup/zedboard-axi-dma/Vivado/zedboard_axi_dma
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8292 C:\Users\zengh\Documents\xup\zedboard-axi-dma\Vivado\zedboard_axi_dma\zedboard_axi_dma.xpr
# Log file: C:/Users/zengh/Documents/xup/zedboard-axi-dma/Vivado/zedboard_axi_dma/vivado.log
# Journal file: C:/Users/zengh/Documents/xup/zedboard-axi-dma/Vivado/zedboard_axi_dma\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/zengh/Documents/xup/zedboard-axi-dma/Vivado/zedboard_axi_dma/zedboard_axi_dma.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 867.262 ; gain = 197.156
open_bd_design {C:/Users/zengh/Documents/xup/zedboard-axi-dma/Vivado/zedboard_axi_dma/zedboard_axi_dma.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Adding component instance block -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Users/zengh/Documents/xup/zedboard-axi-dma/Vivado/zedboard_axi_dma/zedboard_axi_dma.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 960.258 ; gain = 69.715
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 02 02:27:56 2017...
