//1 bit data DFF

module DFF(
	input  D, clk,
	output reg Q
	);
	
	
	always @(posedge clk) Q = D; 
	
endmodule
