
*** Running vivado
    with args -log design_1_Conv_Connection_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Conv_Connection_0_3.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_Conv_Connection_0_3.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.ip_user_files/ip'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.ip_user_files/ip/blk_mem_gen_0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top design_1_Conv_Connection_0_3 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8276
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1248.453 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_Conv_Connection_0_3' [c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/bd/design_1/ip/design_1_Conv_Connection_0_3/synth/design_1_Conv_Connection_0_3.vhd:68]
	Parameter filter_channels bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'Conv_Connection' declared at 'C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Conv_Connection.vhd:38' bound to instance 'U0' of component 'Conv_Connection' [c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/bd/design_1/ip/design_1_Conv_Connection_0_3/synth/design_1_Conv_Connection_0_3.vhd:100]
INFO: [Synth 8-638] synthesizing module 'Conv_Connection' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Conv_Connection.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Conv_inputwindow_1' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Conv_inputwindow_1.vhd:32]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Conv_inputwindow_1.vhd:36]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Conv_inputwindow_1.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Conv_inputwindow_1' (1#1) [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Conv_inputwindow_1.vhd:32]
INFO: [Synth 8-638] synthesizing module 'ConvolutionalKernel' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:24]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-638] synthesizing module 'xbip_multadd_0' [c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:70]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 16 - type: integer 
	Parameter C_B_WIDTH bound to: 16 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_C_TYPE bound to: 0 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_AB_LATENCY bound to: 0 - type: integer 
	Parameter C_C_LATENCY bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 31 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_USE_PCIN bound to: 0 - type: integer 
	Parameter C_TEST_CORE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xbip_multadd_v3_0_16' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/hdl/xbip_multadd_v3_0_vh_rfs.vhd:2172' bound to instance 'U0' of component 'xbip_multadd_v3_0_16' [c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'xbip_multadd_0' (8#1) [c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:70]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'ConvolutionalKernel' (9#1) [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:24]
INFO: [Synth 8-638] synthesizing module 'Conv_outputwindow_1' [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Conv_outputwindow_1.vhd:37]
WARNING: [Synth 8-7193] Integer conversion function is truncating input [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Conv_outputwindow_1.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'Conv_outputwindow_1' (10#1) [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Conv_outputwindow_1.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Conv_Connection' (11#1) [C:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Conv_Connection.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'design_1_Conv_Connection_0_3' (12#1) [c:/Users/Xuanbo/Desktop/FPGA_project_group4/FPGA_project_group4.gen/sources_1/bd/design_1/ip/design_1_Conv_Connection_0_3/synth/design_1_Conv_Connection_0_3.vhd:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1248.453 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1248.453 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1248.453 ; gain = 0.000
---------------------------------------------------------------------------------

*** Running vivado
    with args -log design_1_Conv_Connection_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Conv_Connection_0_3.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_Conv_Connection_0_3.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.ip_user_files/ip'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.ip_user_files/ip/blk_mem_gen_0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.cache/ip 
Command: synth_design -top design_1_Conv_Connection_0_3 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29052
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1135.773 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_Conv_Connection_0_3' [c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/bd/design_1/ip/design_1_Conv_Connection_0_3/synth/design_1_Conv_Connection_0_3.vhd:68]
	Parameter filter_channels bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'Conv_Connection' declared at 'C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Conv_Connection.vhd:38' bound to instance 'U0' of component 'Conv_Connection' [c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/bd/design_1/ip/design_1_Conv_Connection_0_3/synth/design_1_Conv_Connection_0_3.vhd:100]
INFO: [Synth 8-638] synthesizing module 'Conv_Connection' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Conv_Connection.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Conv_inputwindow_1' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Conv_inputwindow_1.vhd:32]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Conv_inputwindow_1.vhd:36]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Conv_inputwindow_1.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Conv_inputwindow_1' (1#1) [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Conv_inputwindow_1.vhd:32]
INFO: [Synth 8-638] synthesizing module 'ConvolutionalKernel' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:24]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-638] synthesizing module 'xbip_multadd_0' [c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:70]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 16 - type: integer 
	Parameter C_B_WIDTH bound to: 16 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_C_TYPE bound to: 0 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_AB_LATENCY bound to: 0 - type: integer 
	Parameter C_C_LATENCY bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 31 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_USE_PCIN bound to: 0 - type: integer 
	Parameter C_TEST_CORE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xbip_multadd_v3_0_16' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/hdl/xbip_multadd_v3_0_vh_rfs.vhd:2172' bound to instance 'U0' of component 'xbip_multadd_v3_0_16' [c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'xbip_multadd_0' (8#1) [c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:70]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'ConvolutionalKernel' (9#1) [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:24]
INFO: [Synth 8-638] synthesizing module 'Conv_outputwindow_1' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Conv_outputwindow_1.vhd:37]
WARNING: [Synth 8-7193] Integer conversion function is truncating input [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Conv_outputwindow_1.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'Conv_outputwindow_1' (10#1) [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Conv_outputwindow_1.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Conv_Connection' (11#1) [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Conv_Connection.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'design_1_Conv_Connection_0_3' (12#1) [c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/bd/design_1/ip/design_1_Conv_Connection_0_3/synth/design_1_Conv_Connection_0_3.vhd:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1135.773 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1135.773 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1135.773 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1135.773 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 216 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/bd/design_1/ip/design_1_Conv_Connection_0_3/design_1_Conv_Connection_0_3_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/bd/design_1/ip/design_1_Conv_Connection_0_3/design_1_Conv_Connection_0_3_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.runs/design_1_Conv_Connection_0_3_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.runs/design_1_Conv_Connection_0_3_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1454.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.475 . Memory (MB): peak = 1469.473 ; gain = 15.016
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 1469.473 ; gain = 333.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 1469.473 ; gain = 333.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.runs/design_1_Conv_Connection_0_3_synth_1/dont_touch.xdc, line 12).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[0].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[10].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[11].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[12].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[13].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[14].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[15].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[16].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[17].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[18].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[19].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[1].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[20].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[21].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[22].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[23].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[2].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[3].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[4].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[5].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[6].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[7].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[8].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[9].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[0].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[10].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[11].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[12].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[13].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[14].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[15].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[16].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[17].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[18].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[19].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[1].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[20].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[21].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[22].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[23].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[2].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[3].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[4].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[5].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[6].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[7].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[8].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[9].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[0].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[10].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[11].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[12].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[13].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[14].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[15].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[16].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[17].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[18].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[19].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[1].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[20].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[21].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[22].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[23].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[2].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[3].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[4].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[5].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[6].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[7].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[8].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[9].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[0].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[10].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[11].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[12].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[13].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[14].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[15].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[16].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[17].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[18].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[19].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[1].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[20].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[21].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[22].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[23].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[2].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[3].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[4].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[5].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[6].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[7].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[8].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[9].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[0].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[10].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[11].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[12].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[13].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[14].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[15].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[16].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[17].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[18].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[19].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[1].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[20].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[21].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[22].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[23].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[2].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[3].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[4].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[5].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[6].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[7].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[8].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[9].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[0].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[10].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[11].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[12].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[13].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[14].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[15].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[16].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[17].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[18].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[19].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[1].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[20].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[21].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[22].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[23].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[2].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[3].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[4].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[5].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[6].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[7].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[8].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[9].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[0].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[10].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[11].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[12].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[13].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[14].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[15].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[16].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[17].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[18].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[19].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[1].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[20].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[21].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[22].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[23].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[2].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[3].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[4].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[5].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[6].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[7].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[8].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[9].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[0].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[10].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[11].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[12].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[13].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[14].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[15].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[16].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[17].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[18].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[19].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[1].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[20].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[21].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[22].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[23].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[2].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[3].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[4].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[5].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[6].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[7].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[8].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[9].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[0].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[10].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[11].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[12].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[13].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[14].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[15].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[16].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[17].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[18].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[19].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[1].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[20].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[21].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[22].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[23].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[2].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[3].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[4].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[5].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[6].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[7].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[8].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[9].U . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1469.473 ; gain = 333.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 1469.473 ; gain = 333.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 1469.473 ; gain = 333.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:26 ; elapsed = 00:01:30 . Memory (MB): peak = 1469.473 ; gain = 333.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

*** Running vivado
    with args -log design_1_Conv_Connection_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Conv_Connection_0_3.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_Conv_Connection_0_3.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.ip_user_files/ip'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.ip_user_files/ip/blk_mem_gen_0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.cache/ip 
Command: synth_design -top design_1_Conv_Connection_0_3 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10072
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1133.500 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_Conv_Connection_0_3' [c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/bd/design_1/ip/design_1_Conv_Connection_0_3/synth/design_1_Conv_Connection_0_3.vhd:68]
	Parameter filter_channels bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'Conv_Connection' declared at 'C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Conv_Connection.vhd:38' bound to instance 'U0' of component 'Conv_Connection' [c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/bd/design_1/ip/design_1_Conv_Connection_0_3/synth/design_1_Conv_Connection_0_3.vhd:100]
INFO: [Synth 8-638] synthesizing module 'Conv_Connection' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Conv_Connection.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Conv_inputwindow_1' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Conv_inputwindow_1.vhd:32]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Conv_inputwindow_1.vhd:36]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Conv_inputwindow_1.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Conv_inputwindow_1' (1#1) [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Conv_inputwindow_1.vhd:32]
INFO: [Synth 8-638] synthesizing module 'ConvolutionalKernel' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:24]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-638] synthesizing module 'xbip_multadd_0' [c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:70]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 16 - type: integer 
	Parameter C_B_WIDTH bound to: 16 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_C_TYPE bound to: 0 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_AB_LATENCY bound to: 0 - type: integer 
	Parameter C_C_LATENCY bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 31 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_USE_PCIN bound to: 0 - type: integer 
	Parameter C_TEST_CORE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xbip_multadd_v3_0_16' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/hdl/xbip_multadd_v3_0_vh_rfs.vhd:2172' bound to instance 'U0' of component 'xbip_multadd_v3_0_16' [c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'xbip_multadd_0' (8#1) [c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:70]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/synth/xbip_multadd_0.vhd:59' bound to instance 'U' of component 'xbip_multadd_0' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:48]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'ConvolutionalKernel' (9#1) [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd:24]
INFO: [Synth 8-638] synthesizing module 'Conv_outputwindow_1' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Conv_outputwindow_1.vhd:37]
WARNING: [Synth 8-7193] Integer conversion function is truncating input [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Conv_outputwindow_1.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'Conv_outputwindow_1' (10#1) [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Conv_outputwindow_1.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Conv_Connection' (11#1) [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Conv_Connection.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'design_1_Conv_Connection_0_3' (12#1) [c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/bd/design_1/ip/design_1_Conv_Connection_0_3/synth/design_1_Conv_Connection_0_3.vhd:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1133.500 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1133.500 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1133.500 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1133.500 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 216 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/bd/design_1/ip/design_1_Conv_Connection_0_3/design_1_Conv_Connection_0_3_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/bd/design_1/ip/design_1_Conv_Connection_0_3/design_1_Conv_Connection_0_3_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.runs/design_1_Conv_Connection_0_3_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.runs/design_1_Conv_Connection_0_3_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1452.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.457 . Memory (MB): peak = 1468.227 ; gain = 15.371
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 1468.227 ; gain = 334.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 1468.227 ; gain = 334.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.runs/design_1_Conv_Connection_0_3_synth_1/dont_touch.xdc, line 12).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[0].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[10].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[11].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[12].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[13].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[14].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[15].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[16].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[17].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[18].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[19].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[1].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[20].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[21].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[22].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[23].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[2].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[3].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[4].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[5].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[6].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[7].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[8].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[0].mult_d[9].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[0].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[10].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[11].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[12].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[13].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[14].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[15].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[16].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[17].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[18].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[19].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[1].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[20].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[21].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[22].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[23].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[2].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[3].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[4].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[5].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[6].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[7].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[8].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[1].mult_d[9].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[0].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[10].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[11].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[12].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[13].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[14].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[15].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[16].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[17].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[18].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[19].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[1].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[20].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[21].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[22].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[23].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[2].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[3].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[4].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[5].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[6].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[7].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[8].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[0].mult_j[2].mult_d[9].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[0].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[10].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[11].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[12].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[13].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[14].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[15].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[16].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[17].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[18].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[19].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[1].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[20].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[21].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[22].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[23].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[2].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[3].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[4].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[5].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[6].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[7].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[8].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[0].mult_d[9].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[0].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[10].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[11].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[12].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[13].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[14].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[15].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[16].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[17].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[18].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[19].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[1].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[20].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[21].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[22].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[23].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[2].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[3].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[4].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[5].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[6].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[7].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[8].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[1].mult_d[9].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[0].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[10].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[11].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[12].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[13].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[14].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[15].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[16].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[17].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[18].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[19].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[1].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[20].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[21].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[22].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[23].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[2].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[3].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[4].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[5].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[6].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[7].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[8].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[1].mult_j[2].mult_d[9].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[0].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[10].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[11].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[12].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[13].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[14].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[15].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[16].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[17].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[18].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[19].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[1].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[20].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[21].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[22].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[23].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[2].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[3].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[4].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[5].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[6].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[7].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[8].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[0].mult_d[9].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[0].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[10].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[11].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[12].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[13].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[14].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[15].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[16].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[17].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[18].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[19].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[1].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[20].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[21].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[22].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[23].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[2].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[3].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[4].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[5].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[6].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[7].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[8].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[1].mult_d[9].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[0].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[10].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[11].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[12].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[13].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[14].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[15].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[16].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[17].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[18].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[19].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[1].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[20].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[21].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[22].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[23].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[2].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[3].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[4].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[5].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[6].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[7].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[8].U . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/Conv_kernel/\mult_i[2].mult_j[2].mult_d[9].U . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 1468.227 ; gain = 334.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 1468.227 ; gain = 334.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:54 . Memory (MB): peak = 1468.227 ; gain = 334.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:04 . Memory (MB): peak = 1468.227 ; gain = 334.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
