Verilog code for Half Adder in Structural design style.
