
smart_room.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006078  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e8  08006208  08006208  00016208  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080062f0  080062f0  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  080062f0  080062f0  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  080062f0  080062f0  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080062f0  080062f0  000162f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080062f4  080062f4  000162f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080062f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000105c  20000074  0800636c  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200010d0  0800636c  000210d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001aa62  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000037a3  00000000  00000000  0003ab06  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015e8  00000000  00000000  0003e2b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001470  00000000  00000000  0003f898  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a838  00000000  00000000  00040d08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016e05  00000000  00000000  0006b540  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00102d79  00000000  00000000  00082345  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001850be  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ddc  00000000  00000000  00185114  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080061f0 	.word	0x080061f0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	080061f0 	.word	0x080061f0

080001d0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80001d0:	b480      	push	{r7}
 80001d2:	b085      	sub	sp, #20
 80001d4:	af00      	add	r7, sp, #0
 80001d6:	60f8      	str	r0, [r7, #12]
 80001d8:	60b9      	str	r1, [r7, #8]
 80001da:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80001dc:	68fb      	ldr	r3, [r7, #12]
 80001de:	4a07      	ldr	r2, [pc, #28]	; (80001fc <vApplicationGetIdleTaskMemory+0x2c>)
 80001e0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80001e2:	68bb      	ldr	r3, [r7, #8]
 80001e4:	4a06      	ldr	r2, [pc, #24]	; (8000200 <vApplicationGetIdleTaskMemory+0x30>)
 80001e6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80001e8:	687b      	ldr	r3, [r7, #4]
 80001ea:	2280      	movs	r2, #128	; 0x80
 80001ec:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80001ee:	bf00      	nop
 80001f0:	3714      	adds	r7, #20
 80001f2:	46bd      	mov	sp, r7
 80001f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001f8:	4770      	bx	lr
 80001fa:	bf00      	nop
 80001fc:	20000090 	.word	0x20000090
 8000200:	20000148 	.word	0x20000148

08000204 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000204:	b480      	push	{r7}
 8000206:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__NVIC_GetPriorityGrouping+0x18>)
 800020a:	68db      	ldr	r3, [r3, #12]
 800020c:	0a1b      	lsrs	r3, r3, #8
 800020e:	f003 0307 	and.w	r3, r3, #7
}
 8000212:	4618      	mov	r0, r3
 8000214:	46bd      	mov	sp, r7
 8000216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800021a:	4770      	bx	lr
 800021c:	e000ed00 	.word	0xe000ed00

08000220 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000220:	b480      	push	{r7}
 8000222:	b083      	sub	sp, #12
 8000224:	af00      	add	r7, sp, #0
 8000226:	4603      	mov	r3, r0
 8000228:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800022a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800022e:	2b00      	cmp	r3, #0
 8000230:	db0b      	blt.n	800024a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000232:	79fb      	ldrb	r3, [r7, #7]
 8000234:	f003 021f 	and.w	r2, r3, #31
 8000238:	4907      	ldr	r1, [pc, #28]	; (8000258 <__NVIC_EnableIRQ+0x38>)
 800023a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800023e:	095b      	lsrs	r3, r3, #5
 8000240:	2001      	movs	r0, #1
 8000242:	fa00 f202 	lsl.w	r2, r0, r2
 8000246:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800024a:	bf00      	nop
 800024c:	370c      	adds	r7, #12
 800024e:	46bd      	mov	sp, r7
 8000250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000254:	4770      	bx	lr
 8000256:	bf00      	nop
 8000258:	e000e100 	.word	0xe000e100

0800025c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800025c:	b480      	push	{r7}
 800025e:	b083      	sub	sp, #12
 8000260:	af00      	add	r7, sp, #0
 8000262:	4603      	mov	r3, r0
 8000264:	6039      	str	r1, [r7, #0]
 8000266:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000268:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800026c:	2b00      	cmp	r3, #0
 800026e:	db0a      	blt.n	8000286 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000270:	683b      	ldr	r3, [r7, #0]
 8000272:	b2da      	uxtb	r2, r3
 8000274:	490c      	ldr	r1, [pc, #48]	; (80002a8 <__NVIC_SetPriority+0x4c>)
 8000276:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800027a:	0112      	lsls	r2, r2, #4
 800027c:	b2d2      	uxtb	r2, r2
 800027e:	440b      	add	r3, r1
 8000280:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000284:	e00a      	b.n	800029c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000286:	683b      	ldr	r3, [r7, #0]
 8000288:	b2da      	uxtb	r2, r3
 800028a:	4908      	ldr	r1, [pc, #32]	; (80002ac <__NVIC_SetPriority+0x50>)
 800028c:	79fb      	ldrb	r3, [r7, #7]
 800028e:	f003 030f 	and.w	r3, r3, #15
 8000292:	3b04      	subs	r3, #4
 8000294:	0112      	lsls	r2, r2, #4
 8000296:	b2d2      	uxtb	r2, r2
 8000298:	440b      	add	r3, r1
 800029a:	761a      	strb	r2, [r3, #24]
}
 800029c:	bf00      	nop
 800029e:	370c      	adds	r7, #12
 80002a0:	46bd      	mov	sp, r7
 80002a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002a6:	4770      	bx	lr
 80002a8:	e000e100 	.word	0xe000e100
 80002ac:	e000ed00 	.word	0xe000ed00

080002b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80002b0:	b480      	push	{r7}
 80002b2:	b089      	sub	sp, #36	; 0x24
 80002b4:	af00      	add	r7, sp, #0
 80002b6:	60f8      	str	r0, [r7, #12]
 80002b8:	60b9      	str	r1, [r7, #8]
 80002ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80002bc:	68fb      	ldr	r3, [r7, #12]
 80002be:	f003 0307 	and.w	r3, r3, #7
 80002c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80002c4:	69fb      	ldr	r3, [r7, #28]
 80002c6:	f1c3 0307 	rsb	r3, r3, #7
 80002ca:	2b04      	cmp	r3, #4
 80002cc:	bf28      	it	cs
 80002ce:	2304      	movcs	r3, #4
 80002d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80002d2:	69fb      	ldr	r3, [r7, #28]
 80002d4:	3304      	adds	r3, #4
 80002d6:	2b06      	cmp	r3, #6
 80002d8:	d902      	bls.n	80002e0 <NVIC_EncodePriority+0x30>
 80002da:	69fb      	ldr	r3, [r7, #28]
 80002dc:	3b03      	subs	r3, #3
 80002de:	e000      	b.n	80002e2 <NVIC_EncodePriority+0x32>
 80002e0:	2300      	movs	r3, #0
 80002e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80002e4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80002e8:	69bb      	ldr	r3, [r7, #24]
 80002ea:	fa02 f303 	lsl.w	r3, r2, r3
 80002ee:	43da      	mvns	r2, r3
 80002f0:	68bb      	ldr	r3, [r7, #8]
 80002f2:	401a      	ands	r2, r3
 80002f4:	697b      	ldr	r3, [r7, #20]
 80002f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80002f8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80002fc:	697b      	ldr	r3, [r7, #20]
 80002fe:	fa01 f303 	lsl.w	r3, r1, r3
 8000302:	43d9      	mvns	r1, r3
 8000304:	687b      	ldr	r3, [r7, #4]
 8000306:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000308:	4313      	orrs	r3, r2
         );
}
 800030a:	4618      	mov	r0, r3
 800030c:	3724      	adds	r7, #36	; 0x24
 800030e:	46bd      	mov	sp, r7
 8000310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000314:	4770      	bx	lr

08000316 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8000316:	b480      	push	{r7}
 8000318:	b083      	sub	sp, #12
 800031a:	af00      	add	r7, sp, #0
 800031c:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	681b      	ldr	r3, [r3, #0]
 8000322:	f043 0201 	orr.w	r2, r3, #1
 8000326:	687b      	ldr	r3, [r7, #4]
 8000328:	601a      	str	r2, [r3, #0]
}
 800032a:	bf00      	nop
 800032c:	370c      	adds	r7, #12
 800032e:	46bd      	mov	sp, r7
 8000330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000334:	4770      	bx	lr

08000336 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8000336:	b480      	push	{r7}
 8000338:	b083      	sub	sp, #12
 800033a:	af00      	add	r7, sp, #0
 800033c:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800033e:	687b      	ldr	r3, [r7, #4]
 8000340:	685b      	ldr	r3, [r3, #4]
 8000342:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8000346:	687b      	ldr	r3, [r7, #4]
 8000348:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	689b      	ldr	r3, [r3, #8]
 800034e:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8000352:	687b      	ldr	r3, [r7, #4]
 8000354:	609a      	str	r2, [r3, #8]
}
 8000356:	bf00      	nop
 8000358:	370c      	adds	r7, #12
 800035a:	46bd      	mov	sp, r7
 800035c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000360:	4770      	bx	lr

08000362 <LL_USART_IsActiveFlag_RXNE>:
  * @rmtoll ISR          RXNE          LL_USART_IsActiveFlag_RXNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE(USART_TypeDef *USARTx)
{
 8000362:	b480      	push	{r7}
 8000364:	b083      	sub	sp, #12
 8000366:	af00      	add	r7, sp, #0
 8000368:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE) == (USART_ISR_RXNE)) ? 1UL : 0UL);
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	69db      	ldr	r3, [r3, #28]
 800036e:	f003 0320 	and.w	r3, r3, #32
 8000372:	2b20      	cmp	r3, #32
 8000374:	d101      	bne.n	800037a <LL_USART_IsActiveFlag_RXNE+0x18>
 8000376:	2301      	movs	r3, #1
 8000378:	e000      	b.n	800037c <LL_USART_IsActiveFlag_RXNE+0x1a>
 800037a:	2300      	movs	r3, #0
}
 800037c:	4618      	mov	r0, r3
 800037e:	370c      	adds	r7, #12
 8000380:	46bd      	mov	sp, r7
 8000382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000386:	4770      	bx	lr

08000388 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll ISR          TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
{
 8000388:	b480      	push	{r7}
 800038a:	b083      	sub	sp, #12
 800038c:	af00      	add	r7, sp, #0
 800038e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE) == (USART_ISR_TXE)) ? 1UL : 0UL);
 8000390:	687b      	ldr	r3, [r7, #4]
 8000392:	69db      	ldr	r3, [r3, #28]
 8000394:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000398:	2b80      	cmp	r3, #128	; 0x80
 800039a:	d101      	bne.n	80003a0 <LL_USART_IsActiveFlag_TXE+0x18>
 800039c:	2301      	movs	r3, #1
 800039e:	e000      	b.n	80003a2 <LL_USART_IsActiveFlag_TXE+0x1a>
 80003a0:	2300      	movs	r3, #0
}
 80003a2:	4618      	mov	r0, r3
 80003a4:	370c      	adds	r7, #12
 80003a6:	46bd      	mov	sp, r7
 80003a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ac:	4770      	bx	lr

080003ae <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 80003ae:	b480      	push	{r7}
 80003b0:	b083      	sub	sp, #12
 80003b2:	af00      	add	r7, sp, #0
 80003b4:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 80003b6:	687b      	ldr	r3, [r7, #4]
 80003b8:	681b      	ldr	r3, [r3, #0]
 80003ba:	f043 0220 	orr.w	r2, r3, #32
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	601a      	str	r2, [r3, #0]
}
 80003c2:	bf00      	nop
 80003c4:	370c      	adds	r7, #12
 80003c6:	46bd      	mov	sp, r7
 80003c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003cc:	4770      	bx	lr

080003ce <LL_USART_EnableIT_TXE>:
  * @rmtoll CR1          TXEIE         LL_USART_EnableIT_TXE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_TXE(USART_TypeDef *USARTx)
{
 80003ce:	b480      	push	{r7}
 80003d0:	b083      	sub	sp, #12
 80003d2:	af00      	add	r7, sp, #0
 80003d4:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_TXEIE);
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	681b      	ldr	r3, [r3, #0]
 80003da:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	601a      	str	r2, [r3, #0]
}
 80003e2:	bf00      	nop
 80003e4:	370c      	adds	r7, #12
 80003e6:	46bd      	mov	sp, r7
 80003e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ec:	4770      	bx	lr

080003ee <LL_USART_DisableIT_TXE>:
  * @rmtoll CR1          TXEIE         LL_USART_DisableIT_TXE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_TXE(USART_TypeDef *USARTx)
{
 80003ee:	b480      	push	{r7}
 80003f0:	b083      	sub	sp, #12
 80003f2:	af00      	add	r7, sp, #0
 80003f4:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE);
 80003f6:	687b      	ldr	r3, [r7, #4]
 80003f8:	681b      	ldr	r3, [r3, #0]
 80003fa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80003fe:	687b      	ldr	r3, [r7, #4]
 8000400:	601a      	str	r2, [r3, #0]
}
 8000402:	bf00      	nop
 8000404:	370c      	adds	r7, #12
 8000406:	46bd      	mov	sp, r7
 8000408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040c:	4770      	bx	lr

0800040e <LL_USART_ReceiveData8>:
  * @rmtoll RDR          RDR           LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
 800040e:	b480      	push	{r7}
 8000410:	b083      	sub	sp, #12
 8000412:	af00      	add	r7, sp, #0
 8000414:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800041a:	b29b      	uxth	r3, r3
 800041c:	b2db      	uxtb	r3, r3
}
 800041e:	4618      	mov	r0, r3
 8000420:	370c      	adds	r7, #12
 8000422:	46bd      	mov	sp, r7
 8000424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000428:	4770      	bx	lr

0800042a <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 800042a:	b480      	push	{r7}
 800042c:	b083      	sub	sp, #12
 800042e:	af00      	add	r7, sp, #0
 8000430:	6078      	str	r0, [r7, #4]
 8000432:	460b      	mov	r3, r1
 8000434:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 8000436:	78fb      	ldrb	r3, [r7, #3]
 8000438:	b29a      	uxth	r2, r3
 800043a:	687b      	ldr	r3, [r7, #4]
 800043c:	851a      	strh	r2, [r3, #40]	; 0x28
}
 800043e:	bf00      	nop
 8000440:	370c      	adds	r7, #12
 8000442:	46bd      	mov	sp, r7
 8000444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000448:	4770      	bx	lr
	...

0800044c <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 800044c:	b480      	push	{r7}
 800044e:	b085      	sub	sp, #20
 8000450:	af00      	add	r7, sp, #0
 8000452:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000454:	4b08      	ldr	r3, [pc, #32]	; (8000478 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000456:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000458:	4907      	ldr	r1, [pc, #28]	; (8000478 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800045a:	687b      	ldr	r3, [r7, #4]
 800045c:	4313      	orrs	r3, r2
 800045e:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000460:	4b05      	ldr	r3, [pc, #20]	; (8000478 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000462:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000464:	687b      	ldr	r3, [r7, #4]
 8000466:	4013      	ands	r3, r2
 8000468:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800046a:	68fb      	ldr	r3, [r7, #12]
}
 800046c:	bf00      	nop
 800046e:	3714      	adds	r7, #20
 8000470:	46bd      	mov	sp, r7
 8000472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000476:	4770      	bx	lr
 8000478:	40021000 	.word	0x40021000

0800047c <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 800047c:	b480      	push	{r7}
 800047e:	b085      	sub	sp, #20
 8000480:	af00      	add	r7, sp, #0
 8000482:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000484:	4b08      	ldr	r3, [pc, #32]	; (80004a8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000486:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000488:	4907      	ldr	r1, [pc, #28]	; (80004a8 <LL_APB1_GRP1_EnableClock+0x2c>)
 800048a:	687b      	ldr	r3, [r7, #4]
 800048c:	4313      	orrs	r3, r2
 800048e:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000490:	4b05      	ldr	r3, [pc, #20]	; (80004a8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000492:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000494:	687b      	ldr	r3, [r7, #4]
 8000496:	4013      	ands	r3, r2
 8000498:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800049a:	68fb      	ldr	r3, [r7, #12]
}
 800049c:	bf00      	nop
 800049e:	3714      	adds	r7, #20
 80004a0:	46bd      	mov	sp, r7
 80004a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a6:	4770      	bx	lr
 80004a8:	40021000 	.word	0x40021000

080004ac <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80004ac:	b480      	push	{r7}
 80004ae:	b085      	sub	sp, #20
 80004b0:	af00      	add	r7, sp, #0
 80004b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80004b4:	4b08      	ldr	r3, [pc, #32]	; (80004d8 <LL_APB2_GRP1_EnableClock+0x2c>)
 80004b6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80004b8:	4907      	ldr	r1, [pc, #28]	; (80004d8 <LL_APB2_GRP1_EnableClock+0x2c>)
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	4313      	orrs	r3, r2
 80004be:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80004c0:	4b05      	ldr	r3, [pc, #20]	; (80004d8 <LL_APB2_GRP1_EnableClock+0x2c>)
 80004c2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	4013      	ands	r3, r2
 80004c8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80004ca:	68fb      	ldr	r3, [r7, #12]
}
 80004cc:	bf00      	nop
 80004ce:	3714      	adds	r7, #20
 80004d0:	46bd      	mov	sp, r7
 80004d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d6:	4770      	bx	lr
 80004d8:	40021000 	.word	0x40021000

080004dc <sendchar>:
QueueHandle_t tx_queue_2;
QueueHandle_t rx_queue_2;
SemaphoreHandle_t uart_1_mutex = NULL;
SemaphoreHandle_t uart_2_mutex = NULL;

void sendchar(char c, char usart){
 80004dc:	b580      	push	{r7, lr}
 80004de:	b082      	sub	sp, #8
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	4603      	mov	r3, r0
 80004e4:	460a      	mov	r2, r1
 80004e6:	71fb      	strb	r3, [r7, #7]
 80004e8:	4613      	mov	r3, r2
 80004ea:	71bb      	strb	r3, [r7, #6]
	if(usart == USART_1){
 80004ec:	79bb      	ldrb	r3, [r7, #6]
 80004ee:	2b01      	cmp	r3, #1
 80004f0:	d10b      	bne.n	800050a <sendchar+0x2e>
		xQueueSend(tx_queue_1, &c, HAL_MAX_DELAY);
 80004f2:	4b0f      	ldr	r3, [pc, #60]	; (8000530 <sendchar+0x54>)
 80004f4:	6818      	ldr	r0, [r3, #0]
 80004f6:	1df9      	adds	r1, r7, #7
 80004f8:	2300      	movs	r3, #0
 80004fa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80004fe:	f003 fe31 	bl	8004164 <xQueueGenericSend>
		LL_USART_EnableIT_TXE(USART1);
 8000502:	480c      	ldr	r0, [pc, #48]	; (8000534 <sendchar+0x58>)
 8000504:	f7ff ff63 	bl	80003ce <LL_USART_EnableIT_TXE>
	}
	else if( usart == USART_2){
		xQueueSend(tx_queue_2, &c, HAL_MAX_DELAY);
		LL_USART_EnableIT_TXE(USART2);
	}
}
 8000508:	e00d      	b.n	8000526 <sendchar+0x4a>
	else if( usart == USART_2){
 800050a:	79bb      	ldrb	r3, [r7, #6]
 800050c:	2b02      	cmp	r3, #2
 800050e:	d10a      	bne.n	8000526 <sendchar+0x4a>
		xQueueSend(tx_queue_2, &c, HAL_MAX_DELAY);
 8000510:	4b09      	ldr	r3, [pc, #36]	; (8000538 <sendchar+0x5c>)
 8000512:	6818      	ldr	r0, [r3, #0]
 8000514:	1df9      	adds	r1, r7, #7
 8000516:	2300      	movs	r3, #0
 8000518:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800051c:	f003 fe22 	bl	8004164 <xQueueGenericSend>
		LL_USART_EnableIT_TXE(USART2);
 8000520:	4806      	ldr	r0, [pc, #24]	; (800053c <sendchar+0x60>)
 8000522:	f7ff ff54 	bl	80003ce <LL_USART_EnableIT_TXE>
}
 8000526:	bf00      	nop
 8000528:	3708      	adds	r7, #8
 800052a:	46bd      	mov	sp, r7
 800052c:	bd80      	pop	{r7, pc}
 800052e:	bf00      	nop
 8000530:	20001070 	.word	0x20001070
 8000534:	40013800 	.word	0x40013800
 8000538:	20001068 	.word	0x20001068
 800053c:	40004400 	.word	0x40004400

08000540 <readchar>:
		sendchar(*str, usart);
		str++;
	}
}

char readchar(char usart){
 8000540:	b580      	push	{r7, lr}
 8000542:	b084      	sub	sp, #16
 8000544:	af00      	add	r7, sp, #0
 8000546:	4603      	mov	r3, r0
 8000548:	71fb      	strb	r3, [r7, #7]
	uint8_t caracter=0;
 800054a:	2300      	movs	r3, #0
 800054c:	73fb      	strb	r3, [r7, #15]
	if(usart == USART_1)
 800054e:	79fb      	ldrb	r3, [r7, #7]
 8000550:	2b01      	cmp	r3, #1
 8000552:	d109      	bne.n	8000568 <readchar+0x28>
		xQueueReceive(rx_queue_1, &caracter, HAL_MAX_DELAY);
 8000554:	4b0d      	ldr	r3, [pc, #52]	; (800058c <readchar+0x4c>)
 8000556:	681b      	ldr	r3, [r3, #0]
 8000558:	f107 010f 	add.w	r1, r7, #15
 800055c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000560:	4618      	mov	r0, r3
 8000562:	f003 ff99 	bl	8004498 <xQueueReceive>
 8000566:	e00b      	b.n	8000580 <readchar+0x40>
	else if(usart == USART_2)
 8000568:	79fb      	ldrb	r3, [r7, #7]
 800056a:	2b02      	cmp	r3, #2
 800056c:	d108      	bne.n	8000580 <readchar+0x40>
		xQueueReceive(rx_queue_2, &caracter, HAL_MAX_DELAY);
 800056e:	4b08      	ldr	r3, [pc, #32]	; (8000590 <readchar+0x50>)
 8000570:	681b      	ldr	r3, [r3, #0]
 8000572:	f107 010f 	add.w	r1, r7, #15
 8000576:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800057a:	4618      	mov	r0, r3
 800057c:	f003 ff8c 	bl	8004498 <xQueueReceive>
	return caracter;
 8000580:	7bfb      	ldrb	r3, [r7, #15]
}
 8000582:	4618      	mov	r0, r3
 8000584:	3710      	adds	r7, #16
 8000586:	46bd      	mov	sp, r7
 8000588:	bd80      	pop	{r7, pc}
 800058a:	bf00      	nop
 800058c:	20001064 	.word	0x20001064
 8000590:	2000106c 	.word	0x2000106c

08000594 <cli>:

void cli(void * vParam)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b084      	sub	sp, #16
 8000598:	af00      	add	r7, sp, #0
 800059a:	6078      	str	r0, [r7, #4]
	uint8_t caracter;
	while(1)
	{
		// CLI to test nucleo functions
		caracter = readchar(USART_2);
 800059c:	2002      	movs	r0, #2
 800059e:	f7ff ffcf 	bl	8000540 <readchar>
 80005a2:	4603      	mov	r3, r0
 80005a4:	73fb      	strb	r3, [r7, #15]
		switch(caracter){
 80005a6:	7bfb      	ldrb	r3, [r7, #15]
 80005a8:	2b01      	cmp	r3, #1
 80005aa:	d1f7      	bne.n	800059c <cli+0x8>
			case 'L' || 'l':
				changeLedState();
 80005ac:	f000 f802 	bl	80005b4 <changeLedState>
				break;
 80005b0:	bf00      	nop
		caracter = readchar(USART_2);
 80005b2:	e7f3      	b.n	800059c <cli+0x8>

080005b4 <changeLedState>:
//				break;
		}
	}
}

void changeLedState(void){
 80005b4:	b580      	push	{r7, lr}
 80005b6:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(LD2_GPIO_Port, LD2_Pin) == 0){
 80005b8:	2120      	movs	r1, #32
 80005ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005be:	f000 ff15 	bl	80013ec <HAL_GPIO_ReadPin>
 80005c2:	4603      	mov	r3, r0
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d106      	bne.n	80005d6 <changeLedState+0x22>
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 80005c8:	2201      	movs	r2, #1
 80005ca:	2120      	movs	r1, #32
 80005cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005d0:	f000 ff24 	bl	800141c <HAL_GPIO_WritePin>
	} else {
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
	}
}
 80005d4:	e005      	b.n	80005e2 <changeLedState+0x2e>
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80005d6:	2200      	movs	r2, #0
 80005d8:	2120      	movs	r1, #32
 80005da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005de:	f000 ff1d 	bl	800141c <HAL_GPIO_WritePin>
}
 80005e2:	bf00      	nop
 80005e4:	bd80      	pop	{r7, pc}

080005e6 <usart_1_fcn>:
//		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
//	}
//}

//IMPORTANTE: Esta taska deve ser removida no projeto final
void usart_1_fcn(void * vParam){
 80005e6:	b580      	push	{r7, lr}
 80005e8:	b084      	sub	sp, #16
 80005ea:	af00      	add	r7, sp, #0
 80005ec:	6078      	str	r0, [r7, #4]
	char c;
	while(1){
		c = readchar(USART_1);
 80005ee:	2001      	movs	r0, #1
 80005f0:	f7ff ffa6 	bl	8000540 <readchar>
 80005f4:	4603      	mov	r3, r0
 80005f6:	73fb      	strb	r3, [r7, #15]
		if( c != 0){
 80005f8:	7bfb      	ldrb	r3, [r7, #15]
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d0f7      	beq.n	80005ee <usart_1_fcn+0x8>
			sendchar(c, USART_2);
 80005fe:	7bfb      	ldrb	r3, [r7, #15]
 8000600:	2102      	movs	r1, #2
 8000602:	4618      	mov	r0, r3
 8000604:	f7ff ff6a 	bl	80004dc <sendchar>
		c = readchar(USART_1);
 8000608:	e7f1      	b.n	80005ee <usart_1_fcn+0x8>
	...

0800060c <USART_2_IRQHandler>:
		}
	}
}
//Rotina de tratamento de interrupcao da USART2
void USART_2_IRQHandler(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b084      	sub	sp, #16
 8000610:	af00      	add	r7, sp, #0
	//Se for interrupcao de transmissao
    if (LL_USART_IsActiveFlag_TXE(USART2)) {
 8000612:	482a      	ldr	r0, [pc, #168]	; (80006bc <USART_2_IRQHandler+0xb0>)
 8000614:	f7ff feb8 	bl	8000388 <LL_USART_IsActiveFlag_TXE>
 8000618:	4603      	mov	r3, r0
 800061a:	2b00      	cmp	r3, #0
 800061c:	d026      	beq.n	800066c <USART_2_IRQHandler+0x60>
        BaseType_t contextSwitch;

        while (LL_USART_IsActiveFlag_TXE(USART2)) {
 800061e:	e014      	b.n	800064a <USART_2_IRQHandler+0x3e>
            uint8_t byte;
            //Desinfileira um byte para tranmistir
            if (xQueueReceiveFromISR(tx_queue_2, &byte, &contextSwitch) == pdFAIL) {
 8000620:	4b27      	ldr	r3, [pc, #156]	; (80006c0 <USART_2_IRQHandler+0xb4>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	f107 020c 	add.w	r2, r7, #12
 8000628:	f107 010b 	add.w	r1, r7, #11
 800062c:	4618      	mov	r0, r3
 800062e:	f004 f813 	bl	8004658 <xQueueReceiveFromISR>
 8000632:	4603      	mov	r3, r0
 8000634:	2b00      	cmp	r3, #0
 8000636:	d103      	bne.n	8000640 <USART_2_IRQHandler+0x34>
            	//Se a fila de transmissao esta vazia, encerra a transmissao
                LL_USART_DisableIT_TXE(USART2);
 8000638:	4820      	ldr	r0, [pc, #128]	; (80006bc <USART_2_IRQHandler+0xb0>)
 800063a:	f7ff fed8 	bl	80003ee <LL_USART_DisableIT_TXE>
 800063e:	e00a      	b.n	8000656 <USART_2_IRQHandler+0x4a>
                break;
            }
            //Envia o byte retirado da fila de transmisao
            LL_USART_TransmitData8(USART2, byte);
 8000640:	7afb      	ldrb	r3, [r7, #11]
 8000642:	4619      	mov	r1, r3
 8000644:	481d      	ldr	r0, [pc, #116]	; (80006bc <USART_2_IRQHandler+0xb0>)
 8000646:	f7ff fef0 	bl	800042a <LL_USART_TransmitData8>
        while (LL_USART_IsActiveFlag_TXE(USART2)) {
 800064a:	481c      	ldr	r0, [pc, #112]	; (80006bc <USART_2_IRQHandler+0xb0>)
 800064c:	f7ff fe9c 	bl	8000388 <LL_USART_IsActiveFlag_TXE>
 8000650:	4603      	mov	r3, r0
 8000652:	2b00      	cmp	r3, #0
 8000654:	d1e4      	bne.n	8000620 <USART_2_IRQHandler+0x14>
        }
        portYIELD_FROM_ISR(contextSwitch);
 8000656:	68fb      	ldr	r3, [r7, #12]
 8000658:	2b00      	cmp	r3, #0
 800065a:	d007      	beq.n	800066c <USART_2_IRQHandler+0x60>
 800065c:	4b19      	ldr	r3, [pc, #100]	; (80006c4 <USART_2_IRQHandler+0xb8>)
 800065e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000662:	601a      	str	r2, [r3, #0]
 8000664:	f3bf 8f4f 	dsb	sy
 8000668:	f3bf 8f6f 	isb	sy
    }

    //Se for interrupcao de recepcao
    if (LL_USART_IsActiveFlag_RXNE(USART2)) {
 800066c:	4813      	ldr	r0, [pc, #76]	; (80006bc <USART_2_IRQHandler+0xb0>)
 800066e:	f7ff fe78 	bl	8000362 <LL_USART_IsActiveFlag_RXNE>
 8000672:	4603      	mov	r3, r0
 8000674:	2b00      	cmp	r3, #0
 8000676:	d01d      	beq.n	80006b4 <USART_2_IRQHandler+0xa8>
        BaseType_t contextSwitch;

        while (LL_USART_IsActiveFlag_RXNE(USART2)) {
 8000678:	e00b      	b.n	8000692 <USART_2_IRQHandler+0x86>
        	//Copia o byte do regstrador de recepcao
        	uint8_t byte =
                LL_USART_ReceiveData8(USART2);
 800067a:	4810      	ldr	r0, [pc, #64]	; (80006bc <USART_2_IRQHandler+0xb0>)
 800067c:	f7ff fec7 	bl	800040e <LL_USART_ReceiveData8>
 8000680:	4603      	mov	r3, r0
        	uint8_t byte =
 8000682:	70fb      	strb	r3, [r7, #3]
        	//Enfileira o byte recebido na fila de recepcao
            xQueueSendFromISR(rx_queue_2, &byte, &contextSwitch);
 8000684:	4b10      	ldr	r3, [pc, #64]	; (80006c8 <USART_2_IRQHandler+0xbc>)
 8000686:	6818      	ldr	r0, [r3, #0]
 8000688:	1d3a      	adds	r2, r7, #4
 800068a:	1cf9      	adds	r1, r7, #3
 800068c:	2300      	movs	r3, #0
 800068e:	f003 fe67 	bl	8004360 <xQueueGenericSendFromISR>
        while (LL_USART_IsActiveFlag_RXNE(USART2)) {
 8000692:	480a      	ldr	r0, [pc, #40]	; (80006bc <USART_2_IRQHandler+0xb0>)
 8000694:	f7ff fe65 	bl	8000362 <LL_USART_IsActiveFlag_RXNE>
 8000698:	4603      	mov	r3, r0
 800069a:	2b00      	cmp	r3, #0
 800069c:	d1ed      	bne.n	800067a <USART_2_IRQHandler+0x6e>
            // xQueueSendFromISR can return errQUEUE_FULL
        }
        portYIELD_FROM_ISR(contextSwitch);
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d007      	beq.n	80006b4 <USART_2_IRQHandler+0xa8>
 80006a4:	4b07      	ldr	r3, [pc, #28]	; (80006c4 <USART_2_IRQHandler+0xb8>)
 80006a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80006aa:	601a      	str	r2, [r3, #0]
 80006ac:	f3bf 8f4f 	dsb	sy
 80006b0:	f3bf 8f6f 	isb	sy
    }
}
 80006b4:	bf00      	nop
 80006b6:	3710      	adds	r7, #16
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bd80      	pop	{r7, pc}
 80006bc:	40004400 	.word	0x40004400
 80006c0:	20001068 	.word	0x20001068
 80006c4:	e000ed04 	.word	0xe000ed04
 80006c8:	2000106c 	.word	0x2000106c

080006cc <USART_1_IRQHandler>:

void USART_1_IRQHandler(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b084      	sub	sp, #16
 80006d0:	af00      	add	r7, sp, #0
	//Se for interrupcao de transmissao
    if (LL_USART_IsActiveFlag_TXE(USART1)) {
 80006d2:	482a      	ldr	r0, [pc, #168]	; (800077c <USART_1_IRQHandler+0xb0>)
 80006d4:	f7ff fe58 	bl	8000388 <LL_USART_IsActiveFlag_TXE>
 80006d8:	4603      	mov	r3, r0
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d026      	beq.n	800072c <USART_1_IRQHandler+0x60>
        BaseType_t contextSwitch;

        while (LL_USART_IsActiveFlag_TXE(USART1)) {
 80006de:	e014      	b.n	800070a <USART_1_IRQHandler+0x3e>
            uint8_t byte;
            //Desinfileira um byte para tranmistir
            if (xQueueReceiveFromISR(tx_queue_1, &byte, &contextSwitch) == pdFAIL) {
 80006e0:	4b27      	ldr	r3, [pc, #156]	; (8000780 <USART_1_IRQHandler+0xb4>)
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	f107 020c 	add.w	r2, r7, #12
 80006e8:	f107 010b 	add.w	r1, r7, #11
 80006ec:	4618      	mov	r0, r3
 80006ee:	f003 ffb3 	bl	8004658 <xQueueReceiveFromISR>
 80006f2:	4603      	mov	r3, r0
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d103      	bne.n	8000700 <USART_1_IRQHandler+0x34>
            	//Se a fila de transmissao esta vazia, encerra a transmissao
                LL_USART_DisableIT_TXE(USART1);
 80006f8:	4820      	ldr	r0, [pc, #128]	; (800077c <USART_1_IRQHandler+0xb0>)
 80006fa:	f7ff fe78 	bl	80003ee <LL_USART_DisableIT_TXE>
 80006fe:	e00a      	b.n	8000716 <USART_1_IRQHandler+0x4a>
                break;
            }
            //Envia o byte retirado da fila de transmisao
            LL_USART_TransmitData8(USART1, byte);
 8000700:	7afb      	ldrb	r3, [r7, #11]
 8000702:	4619      	mov	r1, r3
 8000704:	481d      	ldr	r0, [pc, #116]	; (800077c <USART_1_IRQHandler+0xb0>)
 8000706:	f7ff fe90 	bl	800042a <LL_USART_TransmitData8>
        while (LL_USART_IsActiveFlag_TXE(USART1)) {
 800070a:	481c      	ldr	r0, [pc, #112]	; (800077c <USART_1_IRQHandler+0xb0>)
 800070c:	f7ff fe3c 	bl	8000388 <LL_USART_IsActiveFlag_TXE>
 8000710:	4603      	mov	r3, r0
 8000712:	2b00      	cmp	r3, #0
 8000714:	d1e4      	bne.n	80006e0 <USART_1_IRQHandler+0x14>
        }
        portYIELD_FROM_ISR(contextSwitch);
 8000716:	68fb      	ldr	r3, [r7, #12]
 8000718:	2b00      	cmp	r3, #0
 800071a:	d007      	beq.n	800072c <USART_1_IRQHandler+0x60>
 800071c:	4b19      	ldr	r3, [pc, #100]	; (8000784 <USART_1_IRQHandler+0xb8>)
 800071e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000722:	601a      	str	r2, [r3, #0]
 8000724:	f3bf 8f4f 	dsb	sy
 8000728:	f3bf 8f6f 	isb	sy
    }

    //Se for interrupcao de recepcao
    if (LL_USART_IsActiveFlag_RXNE(USART1)) {
 800072c:	4813      	ldr	r0, [pc, #76]	; (800077c <USART_1_IRQHandler+0xb0>)
 800072e:	f7ff fe18 	bl	8000362 <LL_USART_IsActiveFlag_RXNE>
 8000732:	4603      	mov	r3, r0
 8000734:	2b00      	cmp	r3, #0
 8000736:	d01d      	beq.n	8000774 <USART_1_IRQHandler+0xa8>
        BaseType_t contextSwitch;

        while (LL_USART_IsActiveFlag_RXNE(USART1)) {
 8000738:	e00b      	b.n	8000752 <USART_1_IRQHandler+0x86>
        	//Copia o byte do regstrador de recepcao
        	uint8_t byte =
                LL_USART_ReceiveData8(USART1);
 800073a:	4810      	ldr	r0, [pc, #64]	; (800077c <USART_1_IRQHandler+0xb0>)
 800073c:	f7ff fe67 	bl	800040e <LL_USART_ReceiveData8>
 8000740:	4603      	mov	r3, r0
        	uint8_t byte =
 8000742:	70fb      	strb	r3, [r7, #3]
        	//Enfileira o byte recebido na fila de recepcao
            xQueueSendFromISR(rx_queue_1, &byte, &contextSwitch);
 8000744:	4b10      	ldr	r3, [pc, #64]	; (8000788 <USART_1_IRQHandler+0xbc>)
 8000746:	6818      	ldr	r0, [r3, #0]
 8000748:	1d3a      	adds	r2, r7, #4
 800074a:	1cf9      	adds	r1, r7, #3
 800074c:	2300      	movs	r3, #0
 800074e:	f003 fe07 	bl	8004360 <xQueueGenericSendFromISR>
        while (LL_USART_IsActiveFlag_RXNE(USART1)) {
 8000752:	480a      	ldr	r0, [pc, #40]	; (800077c <USART_1_IRQHandler+0xb0>)
 8000754:	f7ff fe05 	bl	8000362 <LL_USART_IsActiveFlag_RXNE>
 8000758:	4603      	mov	r3, r0
 800075a:	2b00      	cmp	r3, #0
 800075c:	d1ed      	bne.n	800073a <USART_1_IRQHandler+0x6e>
            // xQueueSendFromISR can return errQUEUE_FULL
        }
        portYIELD_FROM_ISR(contextSwitch);
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	2b00      	cmp	r3, #0
 8000762:	d007      	beq.n	8000774 <USART_1_IRQHandler+0xa8>
 8000764:	4b07      	ldr	r3, [pc, #28]	; (8000784 <USART_1_IRQHandler+0xb8>)
 8000766:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800076a:	601a      	str	r2, [r3, #0]
 800076c:	f3bf 8f4f 	dsb	sy
 8000770:	f3bf 8f6f 	isb	sy
    }
}
 8000774:	bf00      	nop
 8000776:	3710      	adds	r7, #16
 8000778:	46bd      	mov	sp, r7
 800077a:	bd80      	pop	{r7, pc}
 800077c:	40013800 	.word	0x40013800
 8000780:	20001070 	.word	0x20001070
 8000784:	e000ed04 	.word	0xe000ed04
 8000788:	20001064 	.word	0x20001064

0800078c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800078c:	b5b0      	push	{r4, r5, r7, lr}
 800078e:	b08a      	sub	sp, #40	; 0x28
 8000790:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000792:	f000 fb5f 	bl	8000e54 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000796:	f000 f84b 	bl	8000830 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800079a:	f000 f9cd 	bl	8000b38 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800079e:	f000 f933 	bl	8000a08 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80007a2:	f000 f897 	bl	80008d4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  uart_1_mutex = xSemaphoreCreateMutex();
 80007a6:	2001      	movs	r0, #1
 80007a8:	f003 fcc3 	bl	8004132 <xQueueCreateMutex>
 80007ac:	4603      	mov	r3, r0
 80007ae:	4a18      	ldr	r2, [pc, #96]	; (8000810 <main+0x84>)
 80007b0:	6013      	str	r3, [r2, #0]
  uart_2_mutex = xSemaphoreCreateMutex();
 80007b2:	2001      	movs	r0, #1
 80007b4:	f003 fcbd 	bl	8004132 <xQueueCreateMutex>
 80007b8:	4603      	mov	r3, r0
 80007ba:	4a16      	ldr	r2, [pc, #88]	; (8000814 <main+0x88>)
 80007bc:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80007be:	4b16      	ldr	r3, [pc, #88]	; (8000818 <main+0x8c>)
 80007c0:	1d3c      	adds	r4, r7, #4
 80007c2:	461d      	mov	r5, r3
 80007c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80007c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007c8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80007cc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80007d0:	1d3b      	adds	r3, r7, #4
 80007d2:	2100      	movs	r1, #0
 80007d4:	4618      	mov	r0, r3
 80007d6:	f003 fabc 	bl	8003d52 <osThreadCreate>
 80007da:	4603      	mov	r3, r0
 80007dc:	4a0f      	ldr	r2, [pc, #60]	; (800081c <main+0x90>)
 80007de:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  xTaskCreate(cli,    /* Nome da funcao que contem a task */
 80007e0:	2300      	movs	r3, #0
 80007e2:	9301      	str	r3, [sp, #4]
 80007e4:	2301      	movs	r3, #1
 80007e6:	9300      	str	r3, [sp, #0]
 80007e8:	2300      	movs	r3, #0
 80007ea:	2280      	movs	r2, #128	; 0x80
 80007ec:	490c      	ldr	r1, [pc, #48]	; (8000820 <main+0x94>)
 80007ee:	480d      	ldr	r0, [pc, #52]	; (8000824 <main+0x98>)
 80007f0:	f004 f91f 	bl	8004a32 <xTaskCreate>
			  NULL,       /* parametro para a task */
			  1,          /* nivel de prioridade */
			  NULL);      /* ponteiro para o handle da task */

  //IMPORTANTE: Esta taska deve ser removida no projeto final
  xTaskCreate(usart_1_fcn,    /* Nome da funcao que contem a task */
 80007f4:	2300      	movs	r3, #0
 80007f6:	9301      	str	r3, [sp, #4]
 80007f8:	2301      	movs	r3, #1
 80007fa:	9300      	str	r3, [sp, #0]
 80007fc:	2300      	movs	r3, #0
 80007fe:	2280      	movs	r2, #128	; 0x80
 8000800:	4909      	ldr	r1, [pc, #36]	; (8000828 <main+0x9c>)
 8000802:	480a      	ldr	r0, [pc, #40]	; (800082c <main+0xa0>)
 8000804:	f004 f915 	bl	8004a32 <xTaskCreate>
			  1,          /* nivel de prioridade */
			  NULL);      /* ponteiro para o handle da task */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000808:	f003 fa9c 	bl	8003d44 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800080c:	e7fe      	b.n	800080c <main+0x80>
 800080e:	bf00      	nop
 8000810:	20000348 	.word	0x20000348
 8000814:	2000034c 	.word	0x2000034c
 8000818:	08006224 	.word	0x08006224
 800081c:	20001060 	.word	0x20001060
 8000820:	08006214 	.word	0x08006214
 8000824:	08000595 	.word	0x08000595
 8000828:	08006218 	.word	0x08006218
 800082c:	080005e7 	.word	0x080005e7

08000830 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b096      	sub	sp, #88	; 0x58
 8000834:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000836:	f107 0314 	add.w	r3, r7, #20
 800083a:	2244      	movs	r2, #68	; 0x44
 800083c:	2100      	movs	r1, #0
 800083e:	4618      	mov	r0, r3
 8000840:	f005 fc08 	bl	8006054 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000844:	463b      	mov	r3, r7
 8000846:	2200      	movs	r2, #0
 8000848:	601a      	str	r2, [r3, #0]
 800084a:	605a      	str	r2, [r3, #4]
 800084c:	609a      	str	r2, [r3, #8]
 800084e:	60da      	str	r2, [r3, #12]
 8000850:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000852:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000856:	f000 fe07 	bl	8001468 <HAL_PWREx_ControlVoltageScaling>
 800085a:	4603      	mov	r3, r0
 800085c:	2b00      	cmp	r3, #0
 800085e:	d001      	beq.n	8000864 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000860:	f000 f9ec 	bl	8000c3c <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000864:	2302      	movs	r3, #2
 8000866:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000868:	f44f 7380 	mov.w	r3, #256	; 0x100
 800086c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800086e:	2310      	movs	r3, #16
 8000870:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000872:	2302      	movs	r3, #2
 8000874:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000876:	2302      	movs	r3, #2
 8000878:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800087a:	2301      	movs	r3, #1
 800087c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800087e:	230a      	movs	r3, #10
 8000880:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000882:	2307      	movs	r3, #7
 8000884:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000886:	2302      	movs	r3, #2
 8000888:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800088a:	2302      	movs	r3, #2
 800088c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800088e:	f107 0314 	add.w	r3, r7, #20
 8000892:	4618      	mov	r0, r3
 8000894:	f000 fe3e 	bl	8001514 <HAL_RCC_OscConfig>
 8000898:	4603      	mov	r3, r0
 800089a:	2b00      	cmp	r3, #0
 800089c:	d001      	beq.n	80008a2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 800089e:	f000 f9cd 	bl	8000c3c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008a2:	230f      	movs	r3, #15
 80008a4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008a6:	2303      	movs	r3, #3
 80008a8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008aa:	2300      	movs	r3, #0
 80008ac:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008ae:	2300      	movs	r3, #0
 80008b0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008b2:	2300      	movs	r3, #0
 80008b4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80008b6:	463b      	mov	r3, r7
 80008b8:	2104      	movs	r1, #4
 80008ba:	4618      	mov	r0, r3
 80008bc:	f001 fa10 	bl	8001ce0 <HAL_RCC_ClockConfig>
 80008c0:	4603      	mov	r3, r0
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d001      	beq.n	80008ca <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80008c6:	f000 f9b9 	bl	8000c3c <Error_Handler>
  }
}
 80008ca:	bf00      	nop
 80008cc:	3758      	adds	r7, #88	; 0x58
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bd80      	pop	{r7, pc}
	...

080008d4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b0b0      	sub	sp, #192	; 0xc0
 80008d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART1_Init 0 */

  /* USER CODE END USART1_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 80008da:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80008de:	2200      	movs	r2, #0
 80008e0:	601a      	str	r2, [r3, #0]
 80008e2:	605a      	str	r2, [r3, #4]
 80008e4:	609a      	str	r2, [r3, #8]
 80008e6:	60da      	str	r2, [r3, #12]
 80008e8:	611a      	str	r2, [r3, #16]
 80008ea:	615a      	str	r2, [r3, #20]
 80008ec:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008ee:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80008f2:	2200      	movs	r2, #0
 80008f4:	601a      	str	r2, [r3, #0]
 80008f6:	605a      	str	r2, [r3, #4]
 80008f8:	609a      	str	r2, [r3, #8]
 80008fa:	60da      	str	r2, [r3, #12]
 80008fc:	611a      	str	r2, [r3, #16]
 80008fe:	615a      	str	r2, [r3, #20]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000900:	1d3b      	adds	r3, r7, #4
 8000902:	2288      	movs	r2, #136	; 0x88
 8000904:	2100      	movs	r1, #0
 8000906:	4618      	mov	r0, r3
 8000908:	f005 fba4 	bl	8006054 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800090c:	2301      	movs	r3, #1
 800090e:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000910:	2300      	movs	r3, #0
 8000912:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000914:	1d3b      	adds	r3, r7, #4
 8000916:	4618      	mov	r0, r3
 8000918:	f001 fc04 	bl	8002124 <HAL_RCCEx_PeriphCLKConfig>
 800091c:	4603      	mov	r3, r0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d001      	beq.n	8000926 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000922:	f000 f98b 	bl	8000c3c <Error_Handler>
  }

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 8000926:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800092a:	f7ff fdbf 	bl	80004ac <LL_APB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 800092e:	2001      	movs	r0, #1
 8000930:	f7ff fd8c 	bl	800044c <LL_AHB2_GRP1_EnableClock>
  /**USART1 GPIO Configuration
  PA9   ------> USART1_TX
  PA10   ------> USART1_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9|LL_GPIO_PIN_10;
 8000934:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000938:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800093c:	2302      	movs	r3, #2
 800093e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000942:	2303      	movs	r3, #3
 8000944:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000948:	2300      	movs	r3, #0
 800094a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800094e:	2300      	movs	r3, #0
 8000950:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8000954:	2307      	movs	r3, #7
 8000956:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800095a:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800095e:	4619      	mov	r1, r3
 8000960:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000964:	f002 fcb7 	bl	80032d6 <LL_GPIO_Init>

  /* USART1 interrupt Init */
  NVIC_SetPriority(USART1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),5, 0));
 8000968:	f7ff fc4c 	bl	8000204 <__NVIC_GetPriorityGrouping>
 800096c:	4603      	mov	r3, r0
 800096e:	2200      	movs	r2, #0
 8000970:	2105      	movs	r1, #5
 8000972:	4618      	mov	r0, r3
 8000974:	f7ff fc9c 	bl	80002b0 <NVIC_EncodePriority>
 8000978:	4603      	mov	r3, r0
 800097a:	4619      	mov	r1, r3
 800097c:	2025      	movs	r0, #37	; 0x25
 800097e:	f7ff fc6d 	bl	800025c <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART1_IRQn);
 8000982:	2025      	movs	r0, #37	; 0x25
 8000984:	f7ff fc4c 	bl	8000220 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8000988:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800098c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8000990:	2300      	movs	r3, #0
 8000992:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8000996:	2300      	movs	r3, #0
 8000998:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 800099c:	2300      	movs	r3, #0
 800099e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80009a2:	230c      	movs	r3, #12
 80009a4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80009a8:	2300      	movs	r3, #0
 80009aa:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80009ae:	2300      	movs	r3, #0
 80009b0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  LL_USART_Init(USART1, &USART_InitStruct);
 80009b4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80009b8:	4619      	mov	r1, r3
 80009ba:	4810      	ldr	r0, [pc, #64]	; (80009fc <MX_USART1_UART_Init+0x128>)
 80009bc:	f003 f92e 	bl	8003c1c <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART1);
 80009c0:	480e      	ldr	r0, [pc, #56]	; (80009fc <MX_USART1_UART_Init+0x128>)
 80009c2:	f7ff fcb8 	bl	8000336 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART1);
 80009c6:	480d      	ldr	r0, [pc, #52]	; (80009fc <MX_USART1_UART_Init+0x128>)
 80009c8:	f7ff fca5 	bl	8000316 <LL_USART_Enable>
  /* USER CODE BEGIN USART1_Init 2 */
  //Inicializa as filas de transmissao e recepcao
   tx_queue_1 = xQueueCreate(TX_QUEUE_SIZE, sizeof(uint8_t));
 80009cc:	2200      	movs	r2, #0
 80009ce:	2101      	movs	r1, #1
 80009d0:	2080      	movs	r0, #128	; 0x80
 80009d2:	f003 fb3b 	bl	800404c <xQueueGenericCreate>
 80009d6:	4603      	mov	r3, r0
 80009d8:	4a09      	ldr	r2, [pc, #36]	; (8000a00 <MX_USART1_UART_Init+0x12c>)
 80009da:	6013      	str	r3, [r2, #0]
   rx_queue_1 = xQueueCreate(RX_QUEUE_SIZE, sizeof(uint8_t));
 80009dc:	2200      	movs	r2, #0
 80009de:	2101      	movs	r1, #1
 80009e0:	2005      	movs	r0, #5
 80009e2:	f003 fb33 	bl	800404c <xQueueGenericCreate>
 80009e6:	4603      	mov	r3, r0
 80009e8:	4a06      	ldr	r2, [pc, #24]	; (8000a04 <MX_USART1_UART_Init+0x130>)
 80009ea:	6013      	str	r3, [r2, #0]
   //Habilita a interrupcao de recepcao pela USART2
   LL_USART_EnableIT_RXNE(USART1);
 80009ec:	4803      	ldr	r0, [pc, #12]	; (80009fc <MX_USART1_UART_Init+0x128>)
 80009ee:	f7ff fcde 	bl	80003ae <LL_USART_EnableIT_RXNE>
  /* USER CODE END USART1_Init 2 */

}
 80009f2:	bf00      	nop
 80009f4:	37c0      	adds	r7, #192	; 0xc0
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	40013800 	.word	0x40013800
 8000a00:	20001070 	.word	0x20001070
 8000a04:	20001064 	.word	0x20001064

08000a08 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b0b0      	sub	sp, #192	; 0xc0
 8000a0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8000a0e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000a12:	2200      	movs	r2, #0
 8000a14:	601a      	str	r2, [r3, #0]
 8000a16:	605a      	str	r2, [r3, #4]
 8000a18:	609a      	str	r2, [r3, #8]
 8000a1a:	60da      	str	r2, [r3, #12]
 8000a1c:	611a      	str	r2, [r3, #16]
 8000a1e:	615a      	str	r2, [r3, #20]
 8000a20:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a22:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000a26:	2200      	movs	r2, #0
 8000a28:	601a      	str	r2, [r3, #0]
 8000a2a:	605a      	str	r2, [r3, #4]
 8000a2c:	609a      	str	r2, [r3, #8]
 8000a2e:	60da      	str	r2, [r3, #12]
 8000a30:	611a      	str	r2, [r3, #16]
 8000a32:	615a      	str	r2, [r3, #20]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a34:	1d3b      	adds	r3, r7, #4
 8000a36:	2288      	movs	r2, #136	; 0x88
 8000a38:	2100      	movs	r1, #0
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	f005 fb0a 	bl	8006054 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000a40:	2302      	movs	r3, #2
 8000a42:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000a44:	2300      	movs	r3, #0
 8000a46:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a48:	1d3b      	adds	r3, r7, #4
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	f001 fb6a 	bl	8002124 <HAL_RCCEx_PeriphCLKConfig>
 8000a50:	4603      	mov	r3, r0
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d001      	beq.n	8000a5a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000a56:	f000 f8f1 	bl	8000c3c <Error_Handler>
  }

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8000a5a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000a5e:	f7ff fd0d 	bl	800047c <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8000a62:	2001      	movs	r0, #1
 8000a64:	f7ff fcf2 	bl	800044c <LL_AHB2_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_3;
 8000a68:	230c      	movs	r3, #12
 8000a6a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000a6e:	2302      	movs	r3, #2
 8000a70:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000a74:	2303      	movs	r3, #3
 8000a76:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000a80:	2300      	movs	r3, #0
 8000a82:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8000a86:	2307      	movs	r3, #7
 8000a88:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a8c:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000a90:	4619      	mov	r1, r3
 8000a92:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a96:	f002 fc1e 	bl	80032d6 <LL_GPIO_Init>

  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),5, 0));
 8000a9a:	f7ff fbb3 	bl	8000204 <__NVIC_GetPriorityGrouping>
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	2105      	movs	r1, #5
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f7ff fc03 	bl	80002b0 <NVIC_EncodePriority>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	4619      	mov	r1, r3
 8000aae:	2026      	movs	r0, #38	; 0x26
 8000ab0:	f7ff fbd4 	bl	800025c <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 8000ab4:	2026      	movs	r0, #38	; 0x26
 8000ab6:	f7ff fbb3 	bl	8000220 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8000aba:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8000abe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8000ad4:	230c      	movs	r3, #12
 8000ad6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8000ada:	2300      	movs	r3, #0
 8000adc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  LL_USART_Init(USART2, &USART_InitStruct);
 8000ae6:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000aea:	4619      	mov	r1, r3
 8000aec:	480f      	ldr	r0, [pc, #60]	; (8000b2c <MX_USART2_UART_Init+0x124>)
 8000aee:	f003 f895 	bl	8003c1c <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 8000af2:	480e      	ldr	r0, [pc, #56]	; (8000b2c <MX_USART2_UART_Init+0x124>)
 8000af4:	f7ff fc1f 	bl	8000336 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8000af8:	480c      	ldr	r0, [pc, #48]	; (8000b2c <MX_USART2_UART_Init+0x124>)
 8000afa:	f7ff fc0c 	bl	8000316 <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */
  //Inicializa as filas de transmissao e recepcao
   tx_queue_2 = xQueueCreate(TX_QUEUE_SIZE, sizeof(uint8_t));
 8000afe:	2200      	movs	r2, #0
 8000b00:	2101      	movs	r1, #1
 8000b02:	2080      	movs	r0, #128	; 0x80
 8000b04:	f003 faa2 	bl	800404c <xQueueGenericCreate>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	4a09      	ldr	r2, [pc, #36]	; (8000b30 <MX_USART2_UART_Init+0x128>)
 8000b0c:	6013      	str	r3, [r2, #0]
   rx_queue_2 = xQueueCreate(RX_QUEUE_SIZE, sizeof(uint8_t));
 8000b0e:	2200      	movs	r2, #0
 8000b10:	2101      	movs	r1, #1
 8000b12:	2005      	movs	r0, #5
 8000b14:	f003 fa9a 	bl	800404c <xQueueGenericCreate>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	4a06      	ldr	r2, [pc, #24]	; (8000b34 <MX_USART2_UART_Init+0x12c>)
 8000b1c:	6013      	str	r3, [r2, #0]
   //Habilita a interrupcao de recepcao pela USART2
   LL_USART_EnableIT_RXNE(USART2);
 8000b1e:	4803      	ldr	r0, [pc, #12]	; (8000b2c <MX_USART2_UART_Init+0x124>)
 8000b20:	f7ff fc45 	bl	80003ae <LL_USART_EnableIT_RXNE>
  /* USER CODE END USART2_Init 2 */

}
 8000b24:	bf00      	nop
 8000b26:	37c0      	adds	r7, #192	; 0xc0
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bd80      	pop	{r7, pc}
 8000b2c:	40004400 	.word	0x40004400
 8000b30:	20001068 	.word	0x20001068
 8000b34:	2000106c 	.word	0x2000106c

08000b38 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b08a      	sub	sp, #40	; 0x28
 8000b3c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b3e:	f107 0314 	add.w	r3, r7, #20
 8000b42:	2200      	movs	r2, #0
 8000b44:	601a      	str	r2, [r3, #0]
 8000b46:	605a      	str	r2, [r3, #4]
 8000b48:	609a      	str	r2, [r3, #8]
 8000b4a:	60da      	str	r2, [r3, #12]
 8000b4c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b4e:	4b2b      	ldr	r3, [pc, #172]	; (8000bfc <MX_GPIO_Init+0xc4>)
 8000b50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b52:	4a2a      	ldr	r2, [pc, #168]	; (8000bfc <MX_GPIO_Init+0xc4>)
 8000b54:	f043 0304 	orr.w	r3, r3, #4
 8000b58:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b5a:	4b28      	ldr	r3, [pc, #160]	; (8000bfc <MX_GPIO_Init+0xc4>)
 8000b5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b5e:	f003 0304 	and.w	r3, r3, #4
 8000b62:	613b      	str	r3, [r7, #16]
 8000b64:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b66:	4b25      	ldr	r3, [pc, #148]	; (8000bfc <MX_GPIO_Init+0xc4>)
 8000b68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b6a:	4a24      	ldr	r2, [pc, #144]	; (8000bfc <MX_GPIO_Init+0xc4>)
 8000b6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000b70:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b72:	4b22      	ldr	r3, [pc, #136]	; (8000bfc <MX_GPIO_Init+0xc4>)
 8000b74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b7a:	60fb      	str	r3, [r7, #12]
 8000b7c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b7e:	4b1f      	ldr	r3, [pc, #124]	; (8000bfc <MX_GPIO_Init+0xc4>)
 8000b80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b82:	4a1e      	ldr	r2, [pc, #120]	; (8000bfc <MX_GPIO_Init+0xc4>)
 8000b84:	f043 0301 	orr.w	r3, r3, #1
 8000b88:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b8a:	4b1c      	ldr	r3, [pc, #112]	; (8000bfc <MX_GPIO_Init+0xc4>)
 8000b8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b8e:	f003 0301 	and.w	r3, r3, #1
 8000b92:	60bb      	str	r3, [r7, #8]
 8000b94:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b96:	4b19      	ldr	r3, [pc, #100]	; (8000bfc <MX_GPIO_Init+0xc4>)
 8000b98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b9a:	4a18      	ldr	r2, [pc, #96]	; (8000bfc <MX_GPIO_Init+0xc4>)
 8000b9c:	f043 0302 	orr.w	r3, r3, #2
 8000ba0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ba2:	4b16      	ldr	r3, [pc, #88]	; (8000bfc <MX_GPIO_Init+0xc4>)
 8000ba4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ba6:	f003 0302 	and.w	r3, r3, #2
 8000baa:	607b      	str	r3, [r7, #4]
 8000bac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000bae:	2200      	movs	r2, #0
 8000bb0:	2120      	movs	r1, #32
 8000bb2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bb6:	f000 fc31 	bl	800141c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000bba:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000bbe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000bc0:	4b0f      	ldr	r3, [pc, #60]	; (8000c00 <MX_GPIO_Init+0xc8>)
 8000bc2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000bc8:	f107 0314 	add.w	r3, r7, #20
 8000bcc:	4619      	mov	r1, r3
 8000bce:	480d      	ldr	r0, [pc, #52]	; (8000c04 <MX_GPIO_Init+0xcc>)
 8000bd0:	f000 fa62 	bl	8001098 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000bd4:	2320      	movs	r3, #32
 8000bd6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bd8:	2301      	movs	r3, #1
 8000bda:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be0:	2300      	movs	r3, #0
 8000be2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000be4:	f107 0314 	add.w	r3, r7, #20
 8000be8:	4619      	mov	r1, r3
 8000bea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bee:	f000 fa53 	bl	8001098 <HAL_GPIO_Init>

}
 8000bf2:	bf00      	nop
 8000bf4:	3728      	adds	r7, #40	; 0x28
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	40021000 	.word	0x40021000
 8000c00:	10210000 	.word	0x10210000
 8000c04:	48000800 	.word	0x48000800

08000c08 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b082      	sub	sp, #8
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000c10:	2001      	movs	r0, #1
 8000c12:	f003 f8ea 	bl	8003dea <osDelay>
 8000c16:	e7fb      	b.n	8000c10 <StartDefaultTask+0x8>

08000c18 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b082      	sub	sp, #8
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	4a04      	ldr	r2, [pc, #16]	; (8000c38 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000c26:	4293      	cmp	r3, r2
 8000c28:	d101      	bne.n	8000c2e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000c2a:	f000 f933 	bl	8000e94 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000c2e:	bf00      	nop
 8000c30:	3708      	adds	r7, #8
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	40012c00 	.word	0x40012c00

08000c3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c40:	b672      	cpsid	i
}
 8000c42:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c44:	e7fe      	b.n	8000c44 <Error_Handler+0x8>
	...

08000c48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b082      	sub	sp, #8
 8000c4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c4e:	4b11      	ldr	r3, [pc, #68]	; (8000c94 <HAL_MspInit+0x4c>)
 8000c50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000c52:	4a10      	ldr	r2, [pc, #64]	; (8000c94 <HAL_MspInit+0x4c>)
 8000c54:	f043 0301 	orr.w	r3, r3, #1
 8000c58:	6613      	str	r3, [r2, #96]	; 0x60
 8000c5a:	4b0e      	ldr	r3, [pc, #56]	; (8000c94 <HAL_MspInit+0x4c>)
 8000c5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000c5e:	f003 0301 	and.w	r3, r3, #1
 8000c62:	607b      	str	r3, [r7, #4]
 8000c64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c66:	4b0b      	ldr	r3, [pc, #44]	; (8000c94 <HAL_MspInit+0x4c>)
 8000c68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c6a:	4a0a      	ldr	r2, [pc, #40]	; (8000c94 <HAL_MspInit+0x4c>)
 8000c6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c70:	6593      	str	r3, [r2, #88]	; 0x58
 8000c72:	4b08      	ldr	r3, [pc, #32]	; (8000c94 <HAL_MspInit+0x4c>)
 8000c74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c7a:	603b      	str	r3, [r7, #0]
 8000c7c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000c7e:	2200      	movs	r2, #0
 8000c80:	210f      	movs	r1, #15
 8000c82:	f06f 0001 	mvn.w	r0, #1
 8000c86:	f000 f9dd 	bl	8001044 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c8a:	bf00      	nop
 8000c8c:	3708      	adds	r7, #8
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	bf00      	nop
 8000c94:	40021000 	.word	0x40021000

08000c98 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b08c      	sub	sp, #48	; 0x30
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0);
 8000ca8:	2200      	movs	r2, #0
 8000caa:	6879      	ldr	r1, [r7, #4]
 8000cac:	2019      	movs	r0, #25
 8000cae:	f000 f9c9 	bl	8001044 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8000cb2:	2019      	movs	r0, #25
 8000cb4:	f000 f9e2 	bl	800107c <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000cb8:	4b1e      	ldr	r3, [pc, #120]	; (8000d34 <HAL_InitTick+0x9c>)
 8000cba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000cbc:	4a1d      	ldr	r2, [pc, #116]	; (8000d34 <HAL_InitTick+0x9c>)
 8000cbe:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000cc2:	6613      	str	r3, [r2, #96]	; 0x60
 8000cc4:	4b1b      	ldr	r3, [pc, #108]	; (8000d34 <HAL_InitTick+0x9c>)
 8000cc6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000cc8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000ccc:	60fb      	str	r3, [r7, #12]
 8000cce:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000cd0:	f107 0210 	add.w	r2, r7, #16
 8000cd4:	f107 0314 	add.w	r3, r7, #20
 8000cd8:	4611      	mov	r1, r2
 8000cda:	4618      	mov	r0, r3
 8000cdc:	f001 f990 	bl	8002000 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000ce0:	f001 f978 	bl	8001fd4 <HAL_RCC_GetPCLK2Freq>
 8000ce4:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000ce6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ce8:	4a13      	ldr	r2, [pc, #76]	; (8000d38 <HAL_InitTick+0xa0>)
 8000cea:	fba2 2303 	umull	r2, r3, r2, r3
 8000cee:	0c9b      	lsrs	r3, r3, #18
 8000cf0:	3b01      	subs	r3, #1
 8000cf2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000cf4:	4b11      	ldr	r3, [pc, #68]	; (8000d3c <HAL_InitTick+0xa4>)
 8000cf6:	4a12      	ldr	r2, [pc, #72]	; (8000d40 <HAL_InitTick+0xa8>)
 8000cf8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000cfa:	4b10      	ldr	r3, [pc, #64]	; (8000d3c <HAL_InitTick+0xa4>)
 8000cfc:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000d00:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000d02:	4a0e      	ldr	r2, [pc, #56]	; (8000d3c <HAL_InitTick+0xa4>)
 8000d04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d06:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000d08:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <HAL_InitTick+0xa4>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d0e:	4b0b      	ldr	r3, [pc, #44]	; (8000d3c <HAL_InitTick+0xa4>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000d14:	4809      	ldr	r0, [pc, #36]	; (8000d3c <HAL_InitTick+0xa4>)
 8000d16:	f001 fec1 	bl	8002a9c <HAL_TIM_Base_Init>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d104      	bne.n	8000d2a <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000d20:	4806      	ldr	r0, [pc, #24]	; (8000d3c <HAL_InitTick+0xa4>)
 8000d22:	f001 ff1d 	bl	8002b60 <HAL_TIM_Base_Start_IT>
 8000d26:	4603      	mov	r3, r0
 8000d28:	e000      	b.n	8000d2c <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8000d2a:	2301      	movs	r3, #1
}
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	3730      	adds	r7, #48	; 0x30
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd80      	pop	{r7, pc}
 8000d34:	40021000 	.word	0x40021000
 8000d38:	431bde83 	.word	0x431bde83
 8000d3c:	20001074 	.word	0x20001074
 8000d40:	40012c00 	.word	0x40012c00

08000d44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d44:	b480      	push	{r7}
 8000d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d48:	e7fe      	b.n	8000d48 <NMI_Handler+0x4>

08000d4a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d4a:	b480      	push	{r7}
 8000d4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d4e:	e7fe      	b.n	8000d4e <HardFault_Handler+0x4>

08000d50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d54:	e7fe      	b.n	8000d54 <MemManage_Handler+0x4>

08000d56 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d56:	b480      	push	{r7}
 8000d58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d5a:	e7fe      	b.n	8000d5a <BusFault_Handler+0x4>

08000d5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d60:	e7fe      	b.n	8000d60 <UsageFault_Handler+0x4>

08000d62 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d62:	b480      	push	{r7}
 8000d64:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d66:	bf00      	nop
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6e:	4770      	bx	lr

08000d70 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000d74:	4802      	ldr	r0, [pc, #8]	; (8000d80 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8000d76:	f001 ff63 	bl	8002c40 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8000d7a:	bf00      	nop
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	20001074 	.word	0x20001074

08000d84 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	USART_1_IRQHandler();
 8000d88:	f7ff fca0 	bl	80006cc <USART_1_IRQHandler>
  /* USER CODE END USART1_IRQn 0 */
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000d8c:	bf00      	nop
 8000d8e:	bd80      	pop	{r7, pc}

08000d90 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	USART_2_IRQHandler();
 8000d94:	f7ff fc3a 	bl	800060c <USART_2_IRQHandler>
  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000d98:	bf00      	nop
 8000d9a:	bd80      	pop	{r7, pc}

08000d9c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000da0:	4b15      	ldr	r3, [pc, #84]	; (8000df8 <SystemInit+0x5c>)
 8000da2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000da6:	4a14      	ldr	r2, [pc, #80]	; (8000df8 <SystemInit+0x5c>)
 8000da8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000dac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000db0:	4b12      	ldr	r3, [pc, #72]	; (8000dfc <SystemInit+0x60>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	4a11      	ldr	r2, [pc, #68]	; (8000dfc <SystemInit+0x60>)
 8000db6:	f043 0301 	orr.w	r3, r3, #1
 8000dba:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000dbc:	4b0f      	ldr	r3, [pc, #60]	; (8000dfc <SystemInit+0x60>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000dc2:	4b0e      	ldr	r3, [pc, #56]	; (8000dfc <SystemInit+0x60>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	4a0d      	ldr	r2, [pc, #52]	; (8000dfc <SystemInit+0x60>)
 8000dc8:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000dcc:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000dd0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000dd2:	4b0a      	ldr	r3, [pc, #40]	; (8000dfc <SystemInit+0x60>)
 8000dd4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000dd8:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000dda:	4b08      	ldr	r3, [pc, #32]	; (8000dfc <SystemInit+0x60>)
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	4a07      	ldr	r2, [pc, #28]	; (8000dfc <SystemInit+0x60>)
 8000de0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000de4:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000de6:	4b05      	ldr	r3, [pc, #20]	; (8000dfc <SystemInit+0x60>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	619a      	str	r2, [r3, #24]
}
 8000dec:	bf00      	nop
 8000dee:	46bd      	mov	sp, r7
 8000df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df4:	4770      	bx	lr
 8000df6:	bf00      	nop
 8000df8:	e000ed00 	.word	0xe000ed00
 8000dfc:	40021000 	.word	0x40021000

08000e00 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000e00:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000e38 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000e04:	f7ff ffca 	bl	8000d9c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000e08:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000e0a:	e003      	b.n	8000e14 <LoopCopyDataInit>

08000e0c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000e0c:	4b0b      	ldr	r3, [pc, #44]	; (8000e3c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000e0e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000e10:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000e12:	3104      	adds	r1, #4

08000e14 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000e14:	480a      	ldr	r0, [pc, #40]	; (8000e40 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000e16:	4b0b      	ldr	r3, [pc, #44]	; (8000e44 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000e18:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000e1a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000e1c:	d3f6      	bcc.n	8000e0c <CopyDataInit>
	ldr	r2, =_sbss
 8000e1e:	4a0a      	ldr	r2, [pc, #40]	; (8000e48 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000e20:	e002      	b.n	8000e28 <LoopFillZerobss>

08000e22 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000e22:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000e24:	f842 3b04 	str.w	r3, [r2], #4

08000e28 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000e28:	4b08      	ldr	r3, [pc, #32]	; (8000e4c <LoopForever+0x16>)
	cmp	r2, r3
 8000e2a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000e2c:	d3f9      	bcc.n	8000e22 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e2e:	f005 f8dd 	bl	8005fec <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000e32:	f7ff fcab 	bl	800078c <main>

08000e36 <LoopForever>:

LoopForever:
    b LoopForever
 8000e36:	e7fe      	b.n	8000e36 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000e38:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8000e3c:	080062f8 	.word	0x080062f8
	ldr	r0, =_sdata
 8000e40:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000e44:	20000074 	.word	0x20000074
	ldr	r2, =_sbss
 8000e48:	20000074 	.word	0x20000074
	ldr	r3, = _ebss
 8000e4c:	200010d0 	.word	0x200010d0

08000e50 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000e50:	e7fe      	b.n	8000e50 <ADC1_2_IRQHandler>
	...

08000e54 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b082      	sub	sp, #8
 8000e58:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e5e:	4b0c      	ldr	r3, [pc, #48]	; (8000e90 <HAL_Init+0x3c>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	4a0b      	ldr	r2, [pc, #44]	; (8000e90 <HAL_Init+0x3c>)
 8000e64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e68:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e6a:	2003      	movs	r0, #3
 8000e6c:	f000 f8df 	bl	800102e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e70:	200f      	movs	r0, #15
 8000e72:	f7ff ff11 	bl	8000c98 <HAL_InitTick>
 8000e76:	4603      	mov	r3, r0
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d002      	beq.n	8000e82 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000e7c:	2301      	movs	r3, #1
 8000e7e:	71fb      	strb	r3, [r7, #7]
 8000e80:	e001      	b.n	8000e86 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000e82:	f7ff fee1 	bl	8000c48 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e86:	79fb      	ldrb	r3, [r7, #7]
}
 8000e88:	4618      	mov	r0, r3
 8000e8a:	3708      	adds	r7, #8
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bd80      	pop	{r7, pc}
 8000e90:	40022000 	.word	0x40022000

08000e94 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e94:	b480      	push	{r7}
 8000e96:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000e98:	4b06      	ldr	r3, [pc, #24]	; (8000eb4 <HAL_IncTick+0x20>)
 8000e9a:	781b      	ldrb	r3, [r3, #0]
 8000e9c:	461a      	mov	r2, r3
 8000e9e:	4b06      	ldr	r3, [pc, #24]	; (8000eb8 <HAL_IncTick+0x24>)
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	4413      	add	r3, r2
 8000ea4:	4a04      	ldr	r2, [pc, #16]	; (8000eb8 <HAL_IncTick+0x24>)
 8000ea6:	6013      	str	r3, [r2, #0]
}
 8000ea8:	bf00      	nop
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop
 8000eb4:	20000008 	.word	0x20000008
 8000eb8:	200010c0 	.word	0x200010c0

08000ebc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	af00      	add	r7, sp, #0
  return uwTick;
 8000ec0:	4b03      	ldr	r3, [pc, #12]	; (8000ed0 <HAL_GetTick+0x14>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
}
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ecc:	4770      	bx	lr
 8000ece:	bf00      	nop
 8000ed0:	200010c0 	.word	0x200010c0

08000ed4 <__NVIC_SetPriorityGrouping>:
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	b085      	sub	sp, #20
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	f003 0307 	and.w	r3, r3, #7
 8000ee2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ee4:	4b0c      	ldr	r3, [pc, #48]	; (8000f18 <__NVIC_SetPriorityGrouping+0x44>)
 8000ee6:	68db      	ldr	r3, [r3, #12]
 8000ee8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000eea:	68ba      	ldr	r2, [r7, #8]
 8000eec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ef0:	4013      	ands	r3, r2
 8000ef2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ef8:	68bb      	ldr	r3, [r7, #8]
 8000efa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000efc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f00:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f04:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f06:	4a04      	ldr	r2, [pc, #16]	; (8000f18 <__NVIC_SetPriorityGrouping+0x44>)
 8000f08:	68bb      	ldr	r3, [r7, #8]
 8000f0a:	60d3      	str	r3, [r2, #12]
}
 8000f0c:	bf00      	nop
 8000f0e:	3714      	adds	r7, #20
 8000f10:	46bd      	mov	sp, r7
 8000f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f16:	4770      	bx	lr
 8000f18:	e000ed00 	.word	0xe000ed00

08000f1c <__NVIC_GetPriorityGrouping>:
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f20:	4b04      	ldr	r3, [pc, #16]	; (8000f34 <__NVIC_GetPriorityGrouping+0x18>)
 8000f22:	68db      	ldr	r3, [r3, #12]
 8000f24:	0a1b      	lsrs	r3, r3, #8
 8000f26:	f003 0307 	and.w	r3, r3, #7
}
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f32:	4770      	bx	lr
 8000f34:	e000ed00 	.word	0xe000ed00

08000f38 <__NVIC_EnableIRQ>:
{
 8000f38:	b480      	push	{r7}
 8000f3a:	b083      	sub	sp, #12
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	4603      	mov	r3, r0
 8000f40:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	db0b      	blt.n	8000f62 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f4a:	79fb      	ldrb	r3, [r7, #7]
 8000f4c:	f003 021f 	and.w	r2, r3, #31
 8000f50:	4907      	ldr	r1, [pc, #28]	; (8000f70 <__NVIC_EnableIRQ+0x38>)
 8000f52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f56:	095b      	lsrs	r3, r3, #5
 8000f58:	2001      	movs	r0, #1
 8000f5a:	fa00 f202 	lsl.w	r2, r0, r2
 8000f5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000f62:	bf00      	nop
 8000f64:	370c      	adds	r7, #12
 8000f66:	46bd      	mov	sp, r7
 8000f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6c:	4770      	bx	lr
 8000f6e:	bf00      	nop
 8000f70:	e000e100 	.word	0xe000e100

08000f74 <__NVIC_SetPriority>:
{
 8000f74:	b480      	push	{r7}
 8000f76:	b083      	sub	sp, #12
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	6039      	str	r1, [r7, #0]
 8000f7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	db0a      	blt.n	8000f9e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	b2da      	uxtb	r2, r3
 8000f8c:	490c      	ldr	r1, [pc, #48]	; (8000fc0 <__NVIC_SetPriority+0x4c>)
 8000f8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f92:	0112      	lsls	r2, r2, #4
 8000f94:	b2d2      	uxtb	r2, r2
 8000f96:	440b      	add	r3, r1
 8000f98:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000f9c:	e00a      	b.n	8000fb4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f9e:	683b      	ldr	r3, [r7, #0]
 8000fa0:	b2da      	uxtb	r2, r3
 8000fa2:	4908      	ldr	r1, [pc, #32]	; (8000fc4 <__NVIC_SetPriority+0x50>)
 8000fa4:	79fb      	ldrb	r3, [r7, #7]
 8000fa6:	f003 030f 	and.w	r3, r3, #15
 8000faa:	3b04      	subs	r3, #4
 8000fac:	0112      	lsls	r2, r2, #4
 8000fae:	b2d2      	uxtb	r2, r2
 8000fb0:	440b      	add	r3, r1
 8000fb2:	761a      	strb	r2, [r3, #24]
}
 8000fb4:	bf00      	nop
 8000fb6:	370c      	adds	r7, #12
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbe:	4770      	bx	lr
 8000fc0:	e000e100 	.word	0xe000e100
 8000fc4:	e000ed00 	.word	0xe000ed00

08000fc8 <NVIC_EncodePriority>:
{
 8000fc8:	b480      	push	{r7}
 8000fca:	b089      	sub	sp, #36	; 0x24
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	60f8      	str	r0, [r7, #12]
 8000fd0:	60b9      	str	r1, [r7, #8]
 8000fd2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	f003 0307 	and.w	r3, r3, #7
 8000fda:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fdc:	69fb      	ldr	r3, [r7, #28]
 8000fde:	f1c3 0307 	rsb	r3, r3, #7
 8000fe2:	2b04      	cmp	r3, #4
 8000fe4:	bf28      	it	cs
 8000fe6:	2304      	movcs	r3, #4
 8000fe8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fea:	69fb      	ldr	r3, [r7, #28]
 8000fec:	3304      	adds	r3, #4
 8000fee:	2b06      	cmp	r3, #6
 8000ff0:	d902      	bls.n	8000ff8 <NVIC_EncodePriority+0x30>
 8000ff2:	69fb      	ldr	r3, [r7, #28]
 8000ff4:	3b03      	subs	r3, #3
 8000ff6:	e000      	b.n	8000ffa <NVIC_EncodePriority+0x32>
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ffc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001000:	69bb      	ldr	r3, [r7, #24]
 8001002:	fa02 f303 	lsl.w	r3, r2, r3
 8001006:	43da      	mvns	r2, r3
 8001008:	68bb      	ldr	r3, [r7, #8]
 800100a:	401a      	ands	r2, r3
 800100c:	697b      	ldr	r3, [r7, #20]
 800100e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001010:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001014:	697b      	ldr	r3, [r7, #20]
 8001016:	fa01 f303 	lsl.w	r3, r1, r3
 800101a:	43d9      	mvns	r1, r3
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001020:	4313      	orrs	r3, r2
}
 8001022:	4618      	mov	r0, r3
 8001024:	3724      	adds	r7, #36	; 0x24
 8001026:	46bd      	mov	sp, r7
 8001028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102c:	4770      	bx	lr

0800102e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800102e:	b580      	push	{r7, lr}
 8001030:	b082      	sub	sp, #8
 8001032:	af00      	add	r7, sp, #0
 8001034:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001036:	6878      	ldr	r0, [r7, #4]
 8001038:	f7ff ff4c 	bl	8000ed4 <__NVIC_SetPriorityGrouping>
}
 800103c:	bf00      	nop
 800103e:	3708      	adds	r7, #8
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}

08001044 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b086      	sub	sp, #24
 8001048:	af00      	add	r7, sp, #0
 800104a:	4603      	mov	r3, r0
 800104c:	60b9      	str	r1, [r7, #8]
 800104e:	607a      	str	r2, [r7, #4]
 8001050:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001052:	2300      	movs	r3, #0
 8001054:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001056:	f7ff ff61 	bl	8000f1c <__NVIC_GetPriorityGrouping>
 800105a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800105c:	687a      	ldr	r2, [r7, #4]
 800105e:	68b9      	ldr	r1, [r7, #8]
 8001060:	6978      	ldr	r0, [r7, #20]
 8001062:	f7ff ffb1 	bl	8000fc8 <NVIC_EncodePriority>
 8001066:	4602      	mov	r2, r0
 8001068:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800106c:	4611      	mov	r1, r2
 800106e:	4618      	mov	r0, r3
 8001070:	f7ff ff80 	bl	8000f74 <__NVIC_SetPriority>
}
 8001074:	bf00      	nop
 8001076:	3718      	adds	r7, #24
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}

0800107c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b082      	sub	sp, #8
 8001080:	af00      	add	r7, sp, #0
 8001082:	4603      	mov	r3, r0
 8001084:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001086:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800108a:	4618      	mov	r0, r3
 800108c:	f7ff ff54 	bl	8000f38 <__NVIC_EnableIRQ>
}
 8001090:	bf00      	nop
 8001092:	3708      	adds	r7, #8
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}

08001098 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001098:	b480      	push	{r7}
 800109a:	b087      	sub	sp, #28
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
 80010a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80010a2:	2300      	movs	r3, #0
 80010a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010a6:	e17f      	b.n	80013a8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	681a      	ldr	r2, [r3, #0]
 80010ac:	2101      	movs	r1, #1
 80010ae:	697b      	ldr	r3, [r7, #20]
 80010b0:	fa01 f303 	lsl.w	r3, r1, r3
 80010b4:	4013      	ands	r3, r2
 80010b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	f000 8171 	beq.w	80013a2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	685b      	ldr	r3, [r3, #4]
 80010c4:	2b01      	cmp	r3, #1
 80010c6:	d00b      	beq.n	80010e0 <HAL_GPIO_Init+0x48>
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	2b02      	cmp	r3, #2
 80010ce:	d007      	beq.n	80010e0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010d4:	2b11      	cmp	r3, #17
 80010d6:	d003      	beq.n	80010e0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	685b      	ldr	r3, [r3, #4]
 80010dc:	2b12      	cmp	r3, #18
 80010de:	d130      	bne.n	8001142 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	689b      	ldr	r3, [r3, #8]
 80010e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80010e6:	697b      	ldr	r3, [r7, #20]
 80010e8:	005b      	lsls	r3, r3, #1
 80010ea:	2203      	movs	r2, #3
 80010ec:	fa02 f303 	lsl.w	r3, r2, r3
 80010f0:	43db      	mvns	r3, r3
 80010f2:	693a      	ldr	r2, [r7, #16]
 80010f4:	4013      	ands	r3, r2
 80010f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	68da      	ldr	r2, [r3, #12]
 80010fc:	697b      	ldr	r3, [r7, #20]
 80010fe:	005b      	lsls	r3, r3, #1
 8001100:	fa02 f303 	lsl.w	r3, r2, r3
 8001104:	693a      	ldr	r2, [r7, #16]
 8001106:	4313      	orrs	r3, r2
 8001108:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	693a      	ldr	r2, [r7, #16]
 800110e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	685b      	ldr	r3, [r3, #4]
 8001114:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001116:	2201      	movs	r2, #1
 8001118:	697b      	ldr	r3, [r7, #20]
 800111a:	fa02 f303 	lsl.w	r3, r2, r3
 800111e:	43db      	mvns	r3, r3
 8001120:	693a      	ldr	r2, [r7, #16]
 8001122:	4013      	ands	r3, r2
 8001124:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	685b      	ldr	r3, [r3, #4]
 800112a:	091b      	lsrs	r3, r3, #4
 800112c:	f003 0201 	and.w	r2, r3, #1
 8001130:	697b      	ldr	r3, [r7, #20]
 8001132:	fa02 f303 	lsl.w	r3, r2, r3
 8001136:	693a      	ldr	r2, [r7, #16]
 8001138:	4313      	orrs	r3, r2
 800113a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	693a      	ldr	r2, [r7, #16]
 8001140:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	685b      	ldr	r3, [r3, #4]
 8001146:	f003 0303 	and.w	r3, r3, #3
 800114a:	2b03      	cmp	r3, #3
 800114c:	d118      	bne.n	8001180 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001152:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001154:	2201      	movs	r2, #1
 8001156:	697b      	ldr	r3, [r7, #20]
 8001158:	fa02 f303 	lsl.w	r3, r2, r3
 800115c:	43db      	mvns	r3, r3
 800115e:	693a      	ldr	r2, [r7, #16]
 8001160:	4013      	ands	r3, r2
 8001162:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	685b      	ldr	r3, [r3, #4]
 8001168:	08db      	lsrs	r3, r3, #3
 800116a:	f003 0201 	and.w	r2, r3, #1
 800116e:	697b      	ldr	r3, [r7, #20]
 8001170:	fa02 f303 	lsl.w	r3, r2, r3
 8001174:	693a      	ldr	r2, [r7, #16]
 8001176:	4313      	orrs	r3, r2
 8001178:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	693a      	ldr	r2, [r7, #16]
 800117e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	68db      	ldr	r3, [r3, #12]
 8001184:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001186:	697b      	ldr	r3, [r7, #20]
 8001188:	005b      	lsls	r3, r3, #1
 800118a:	2203      	movs	r2, #3
 800118c:	fa02 f303 	lsl.w	r3, r2, r3
 8001190:	43db      	mvns	r3, r3
 8001192:	693a      	ldr	r2, [r7, #16]
 8001194:	4013      	ands	r3, r2
 8001196:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	689a      	ldr	r2, [r3, #8]
 800119c:	697b      	ldr	r3, [r7, #20]
 800119e:	005b      	lsls	r3, r3, #1
 80011a0:	fa02 f303 	lsl.w	r3, r2, r3
 80011a4:	693a      	ldr	r2, [r7, #16]
 80011a6:	4313      	orrs	r3, r2
 80011a8:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	693a      	ldr	r2, [r7, #16]
 80011ae:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	685b      	ldr	r3, [r3, #4]
 80011b4:	2b02      	cmp	r3, #2
 80011b6:	d003      	beq.n	80011c0 <HAL_GPIO_Init+0x128>
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	2b12      	cmp	r3, #18
 80011be:	d123      	bne.n	8001208 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80011c0:	697b      	ldr	r3, [r7, #20]
 80011c2:	08da      	lsrs	r2, r3, #3
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	3208      	adds	r2, #8
 80011c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011cc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80011ce:	697b      	ldr	r3, [r7, #20]
 80011d0:	f003 0307 	and.w	r3, r3, #7
 80011d4:	009b      	lsls	r3, r3, #2
 80011d6:	220f      	movs	r2, #15
 80011d8:	fa02 f303 	lsl.w	r3, r2, r3
 80011dc:	43db      	mvns	r3, r3
 80011de:	693a      	ldr	r2, [r7, #16]
 80011e0:	4013      	ands	r3, r2
 80011e2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80011e4:	683b      	ldr	r3, [r7, #0]
 80011e6:	691a      	ldr	r2, [r3, #16]
 80011e8:	697b      	ldr	r3, [r7, #20]
 80011ea:	f003 0307 	and.w	r3, r3, #7
 80011ee:	009b      	lsls	r3, r3, #2
 80011f0:	fa02 f303 	lsl.w	r3, r2, r3
 80011f4:	693a      	ldr	r2, [r7, #16]
 80011f6:	4313      	orrs	r3, r2
 80011f8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80011fa:	697b      	ldr	r3, [r7, #20]
 80011fc:	08da      	lsrs	r2, r3, #3
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	3208      	adds	r2, #8
 8001202:	6939      	ldr	r1, [r7, #16]
 8001204:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800120e:	697b      	ldr	r3, [r7, #20]
 8001210:	005b      	lsls	r3, r3, #1
 8001212:	2203      	movs	r2, #3
 8001214:	fa02 f303 	lsl.w	r3, r2, r3
 8001218:	43db      	mvns	r3, r3
 800121a:	693a      	ldr	r2, [r7, #16]
 800121c:	4013      	ands	r3, r2
 800121e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	685b      	ldr	r3, [r3, #4]
 8001224:	f003 0203 	and.w	r2, r3, #3
 8001228:	697b      	ldr	r3, [r7, #20]
 800122a:	005b      	lsls	r3, r3, #1
 800122c:	fa02 f303 	lsl.w	r3, r2, r3
 8001230:	693a      	ldr	r2, [r7, #16]
 8001232:	4313      	orrs	r3, r2
 8001234:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	693a      	ldr	r2, [r7, #16]
 800123a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001244:	2b00      	cmp	r3, #0
 8001246:	f000 80ac 	beq.w	80013a2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800124a:	4b5f      	ldr	r3, [pc, #380]	; (80013c8 <HAL_GPIO_Init+0x330>)
 800124c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800124e:	4a5e      	ldr	r2, [pc, #376]	; (80013c8 <HAL_GPIO_Init+0x330>)
 8001250:	f043 0301 	orr.w	r3, r3, #1
 8001254:	6613      	str	r3, [r2, #96]	; 0x60
 8001256:	4b5c      	ldr	r3, [pc, #368]	; (80013c8 <HAL_GPIO_Init+0x330>)
 8001258:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800125a:	f003 0301 	and.w	r3, r3, #1
 800125e:	60bb      	str	r3, [r7, #8]
 8001260:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001262:	4a5a      	ldr	r2, [pc, #360]	; (80013cc <HAL_GPIO_Init+0x334>)
 8001264:	697b      	ldr	r3, [r7, #20]
 8001266:	089b      	lsrs	r3, r3, #2
 8001268:	3302      	adds	r3, #2
 800126a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800126e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001270:	697b      	ldr	r3, [r7, #20]
 8001272:	f003 0303 	and.w	r3, r3, #3
 8001276:	009b      	lsls	r3, r3, #2
 8001278:	220f      	movs	r2, #15
 800127a:	fa02 f303 	lsl.w	r3, r2, r3
 800127e:	43db      	mvns	r3, r3
 8001280:	693a      	ldr	r2, [r7, #16]
 8001282:	4013      	ands	r3, r2
 8001284:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800128c:	d025      	beq.n	80012da <HAL_GPIO_Init+0x242>
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	4a4f      	ldr	r2, [pc, #316]	; (80013d0 <HAL_GPIO_Init+0x338>)
 8001292:	4293      	cmp	r3, r2
 8001294:	d01f      	beq.n	80012d6 <HAL_GPIO_Init+0x23e>
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	4a4e      	ldr	r2, [pc, #312]	; (80013d4 <HAL_GPIO_Init+0x33c>)
 800129a:	4293      	cmp	r3, r2
 800129c:	d019      	beq.n	80012d2 <HAL_GPIO_Init+0x23a>
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	4a4d      	ldr	r2, [pc, #308]	; (80013d8 <HAL_GPIO_Init+0x340>)
 80012a2:	4293      	cmp	r3, r2
 80012a4:	d013      	beq.n	80012ce <HAL_GPIO_Init+0x236>
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	4a4c      	ldr	r2, [pc, #304]	; (80013dc <HAL_GPIO_Init+0x344>)
 80012aa:	4293      	cmp	r3, r2
 80012ac:	d00d      	beq.n	80012ca <HAL_GPIO_Init+0x232>
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	4a4b      	ldr	r2, [pc, #300]	; (80013e0 <HAL_GPIO_Init+0x348>)
 80012b2:	4293      	cmp	r3, r2
 80012b4:	d007      	beq.n	80012c6 <HAL_GPIO_Init+0x22e>
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	4a4a      	ldr	r2, [pc, #296]	; (80013e4 <HAL_GPIO_Init+0x34c>)
 80012ba:	4293      	cmp	r3, r2
 80012bc:	d101      	bne.n	80012c2 <HAL_GPIO_Init+0x22a>
 80012be:	2306      	movs	r3, #6
 80012c0:	e00c      	b.n	80012dc <HAL_GPIO_Init+0x244>
 80012c2:	2307      	movs	r3, #7
 80012c4:	e00a      	b.n	80012dc <HAL_GPIO_Init+0x244>
 80012c6:	2305      	movs	r3, #5
 80012c8:	e008      	b.n	80012dc <HAL_GPIO_Init+0x244>
 80012ca:	2304      	movs	r3, #4
 80012cc:	e006      	b.n	80012dc <HAL_GPIO_Init+0x244>
 80012ce:	2303      	movs	r3, #3
 80012d0:	e004      	b.n	80012dc <HAL_GPIO_Init+0x244>
 80012d2:	2302      	movs	r3, #2
 80012d4:	e002      	b.n	80012dc <HAL_GPIO_Init+0x244>
 80012d6:	2301      	movs	r3, #1
 80012d8:	e000      	b.n	80012dc <HAL_GPIO_Init+0x244>
 80012da:	2300      	movs	r3, #0
 80012dc:	697a      	ldr	r2, [r7, #20]
 80012de:	f002 0203 	and.w	r2, r2, #3
 80012e2:	0092      	lsls	r2, r2, #2
 80012e4:	4093      	lsls	r3, r2
 80012e6:	693a      	ldr	r2, [r7, #16]
 80012e8:	4313      	orrs	r3, r2
 80012ea:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80012ec:	4937      	ldr	r1, [pc, #220]	; (80013cc <HAL_GPIO_Init+0x334>)
 80012ee:	697b      	ldr	r3, [r7, #20]
 80012f0:	089b      	lsrs	r3, r3, #2
 80012f2:	3302      	adds	r3, #2
 80012f4:	693a      	ldr	r2, [r7, #16]
 80012f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80012fa:	4b3b      	ldr	r3, [pc, #236]	; (80013e8 <HAL_GPIO_Init+0x350>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	43db      	mvns	r3, r3
 8001304:	693a      	ldr	r2, [r7, #16]
 8001306:	4013      	ands	r3, r2
 8001308:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800130a:	683b      	ldr	r3, [r7, #0]
 800130c:	685b      	ldr	r3, [r3, #4]
 800130e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001312:	2b00      	cmp	r3, #0
 8001314:	d003      	beq.n	800131e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001316:	693a      	ldr	r2, [r7, #16]
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	4313      	orrs	r3, r2
 800131c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800131e:	4a32      	ldr	r2, [pc, #200]	; (80013e8 <HAL_GPIO_Init+0x350>)
 8001320:	693b      	ldr	r3, [r7, #16]
 8001322:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001324:	4b30      	ldr	r3, [pc, #192]	; (80013e8 <HAL_GPIO_Init+0x350>)
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	43db      	mvns	r3, r3
 800132e:	693a      	ldr	r2, [r7, #16]
 8001330:	4013      	ands	r3, r2
 8001332:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800133c:	2b00      	cmp	r3, #0
 800133e:	d003      	beq.n	8001348 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001340:	693a      	ldr	r2, [r7, #16]
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	4313      	orrs	r3, r2
 8001346:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001348:	4a27      	ldr	r2, [pc, #156]	; (80013e8 <HAL_GPIO_Init+0x350>)
 800134a:	693b      	ldr	r3, [r7, #16]
 800134c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800134e:	4b26      	ldr	r3, [pc, #152]	; (80013e8 <HAL_GPIO_Init+0x350>)
 8001350:	689b      	ldr	r3, [r3, #8]
 8001352:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	43db      	mvns	r3, r3
 8001358:	693a      	ldr	r2, [r7, #16]
 800135a:	4013      	ands	r3, r2
 800135c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	685b      	ldr	r3, [r3, #4]
 8001362:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001366:	2b00      	cmp	r3, #0
 8001368:	d003      	beq.n	8001372 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800136a:	693a      	ldr	r2, [r7, #16]
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	4313      	orrs	r3, r2
 8001370:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001372:	4a1d      	ldr	r2, [pc, #116]	; (80013e8 <HAL_GPIO_Init+0x350>)
 8001374:	693b      	ldr	r3, [r7, #16]
 8001376:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001378:	4b1b      	ldr	r3, [pc, #108]	; (80013e8 <HAL_GPIO_Init+0x350>)
 800137a:	68db      	ldr	r3, [r3, #12]
 800137c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	43db      	mvns	r3, r3
 8001382:	693a      	ldr	r2, [r7, #16]
 8001384:	4013      	ands	r3, r2
 8001386:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001390:	2b00      	cmp	r3, #0
 8001392:	d003      	beq.n	800139c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001394:	693a      	ldr	r2, [r7, #16]
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	4313      	orrs	r3, r2
 800139a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800139c:	4a12      	ldr	r2, [pc, #72]	; (80013e8 <HAL_GPIO_Init+0x350>)
 800139e:	693b      	ldr	r3, [r7, #16]
 80013a0:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80013a2:	697b      	ldr	r3, [r7, #20]
 80013a4:	3301      	adds	r3, #1
 80013a6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	681a      	ldr	r2, [r3, #0]
 80013ac:	697b      	ldr	r3, [r7, #20]
 80013ae:	fa22 f303 	lsr.w	r3, r2, r3
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	f47f ae78 	bne.w	80010a8 <HAL_GPIO_Init+0x10>
  }
}
 80013b8:	bf00      	nop
 80013ba:	bf00      	nop
 80013bc:	371c      	adds	r7, #28
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr
 80013c6:	bf00      	nop
 80013c8:	40021000 	.word	0x40021000
 80013cc:	40010000 	.word	0x40010000
 80013d0:	48000400 	.word	0x48000400
 80013d4:	48000800 	.word	0x48000800
 80013d8:	48000c00 	.word	0x48000c00
 80013dc:	48001000 	.word	0x48001000
 80013e0:	48001400 	.word	0x48001400
 80013e4:	48001800 	.word	0x48001800
 80013e8:	40010400 	.word	0x40010400

080013ec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80013ec:	b480      	push	{r7}
 80013ee:	b085      	sub	sp, #20
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
 80013f4:	460b      	mov	r3, r1
 80013f6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	691a      	ldr	r2, [r3, #16]
 80013fc:	887b      	ldrh	r3, [r7, #2]
 80013fe:	4013      	ands	r3, r2
 8001400:	2b00      	cmp	r3, #0
 8001402:	d002      	beq.n	800140a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001404:	2301      	movs	r3, #1
 8001406:	73fb      	strb	r3, [r7, #15]
 8001408:	e001      	b.n	800140e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800140a:	2300      	movs	r3, #0
 800140c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800140e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001410:	4618      	mov	r0, r3
 8001412:	3714      	adds	r7, #20
 8001414:	46bd      	mov	sp, r7
 8001416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141a:	4770      	bx	lr

0800141c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800141c:	b480      	push	{r7}
 800141e:	b083      	sub	sp, #12
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
 8001424:	460b      	mov	r3, r1
 8001426:	807b      	strh	r3, [r7, #2]
 8001428:	4613      	mov	r3, r2
 800142a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800142c:	787b      	ldrb	r3, [r7, #1]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d003      	beq.n	800143a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001432:	887a      	ldrh	r2, [r7, #2]
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001438:	e002      	b.n	8001440 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800143a:	887a      	ldrh	r2, [r7, #2]
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001440:	bf00      	nop
 8001442:	370c      	adds	r7, #12
 8001444:	46bd      	mov	sp, r7
 8001446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144a:	4770      	bx	lr

0800144c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800144c:	b480      	push	{r7}
 800144e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001450:	4b04      	ldr	r3, [pc, #16]	; (8001464 <HAL_PWREx_GetVoltageRange+0x18>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001458:	4618      	mov	r0, r3
 800145a:	46bd      	mov	sp, r7
 800145c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001460:	4770      	bx	lr
 8001462:	bf00      	nop
 8001464:	40007000 	.word	0x40007000

08001468 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001468:	b480      	push	{r7}
 800146a:	b085      	sub	sp, #20
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001476:	d130      	bne.n	80014da <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001478:	4b23      	ldr	r3, [pc, #140]	; (8001508 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001480:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001484:	d038      	beq.n	80014f8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001486:	4b20      	ldr	r3, [pc, #128]	; (8001508 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800148e:	4a1e      	ldr	r2, [pc, #120]	; (8001508 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001490:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001494:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001496:	4b1d      	ldr	r3, [pc, #116]	; (800150c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	2232      	movs	r2, #50	; 0x32
 800149c:	fb02 f303 	mul.w	r3, r2, r3
 80014a0:	4a1b      	ldr	r2, [pc, #108]	; (8001510 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80014a2:	fba2 2303 	umull	r2, r3, r2, r3
 80014a6:	0c9b      	lsrs	r3, r3, #18
 80014a8:	3301      	adds	r3, #1
 80014aa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80014ac:	e002      	b.n	80014b4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	3b01      	subs	r3, #1
 80014b2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80014b4:	4b14      	ldr	r3, [pc, #80]	; (8001508 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014b6:	695b      	ldr	r3, [r3, #20]
 80014b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80014c0:	d102      	bne.n	80014c8 <HAL_PWREx_ControlVoltageScaling+0x60>
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d1f2      	bne.n	80014ae <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80014c8:	4b0f      	ldr	r3, [pc, #60]	; (8001508 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014ca:	695b      	ldr	r3, [r3, #20]
 80014cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80014d4:	d110      	bne.n	80014f8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80014d6:	2303      	movs	r3, #3
 80014d8:	e00f      	b.n	80014fa <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80014da:	4b0b      	ldr	r3, [pc, #44]	; (8001508 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80014e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80014e6:	d007      	beq.n	80014f8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80014e8:	4b07      	ldr	r3, [pc, #28]	; (8001508 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80014f0:	4a05      	ldr	r2, [pc, #20]	; (8001508 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014f2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80014f6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80014f8:	2300      	movs	r3, #0
}
 80014fa:	4618      	mov	r0, r3
 80014fc:	3714      	adds	r7, #20
 80014fe:	46bd      	mov	sp, r7
 8001500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001504:	4770      	bx	lr
 8001506:	bf00      	nop
 8001508:	40007000 	.word	0x40007000
 800150c:	20000000 	.word	0x20000000
 8001510:	431bde83 	.word	0x431bde83

08001514 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b088      	sub	sp, #32
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	2b00      	cmp	r3, #0
 8001520:	d101      	bne.n	8001526 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001522:	2301      	movs	r3, #1
 8001524:	e3d4      	b.n	8001cd0 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001526:	4ba1      	ldr	r3, [pc, #644]	; (80017ac <HAL_RCC_OscConfig+0x298>)
 8001528:	689b      	ldr	r3, [r3, #8]
 800152a:	f003 030c 	and.w	r3, r3, #12
 800152e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001530:	4b9e      	ldr	r3, [pc, #632]	; (80017ac <HAL_RCC_OscConfig+0x298>)
 8001532:	68db      	ldr	r3, [r3, #12]
 8001534:	f003 0303 	and.w	r3, r3, #3
 8001538:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f003 0310 	and.w	r3, r3, #16
 8001542:	2b00      	cmp	r3, #0
 8001544:	f000 80e4 	beq.w	8001710 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001548:	69bb      	ldr	r3, [r7, #24]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d007      	beq.n	800155e <HAL_RCC_OscConfig+0x4a>
 800154e:	69bb      	ldr	r3, [r7, #24]
 8001550:	2b0c      	cmp	r3, #12
 8001552:	f040 808b 	bne.w	800166c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001556:	697b      	ldr	r3, [r7, #20]
 8001558:	2b01      	cmp	r3, #1
 800155a:	f040 8087 	bne.w	800166c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800155e:	4b93      	ldr	r3, [pc, #588]	; (80017ac <HAL_RCC_OscConfig+0x298>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	f003 0302 	and.w	r3, r3, #2
 8001566:	2b00      	cmp	r3, #0
 8001568:	d005      	beq.n	8001576 <HAL_RCC_OscConfig+0x62>
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	699b      	ldr	r3, [r3, #24]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d101      	bne.n	8001576 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001572:	2301      	movs	r3, #1
 8001574:	e3ac      	b.n	8001cd0 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	6a1a      	ldr	r2, [r3, #32]
 800157a:	4b8c      	ldr	r3, [pc, #560]	; (80017ac <HAL_RCC_OscConfig+0x298>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f003 0308 	and.w	r3, r3, #8
 8001582:	2b00      	cmp	r3, #0
 8001584:	d004      	beq.n	8001590 <HAL_RCC_OscConfig+0x7c>
 8001586:	4b89      	ldr	r3, [pc, #548]	; (80017ac <HAL_RCC_OscConfig+0x298>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800158e:	e005      	b.n	800159c <HAL_RCC_OscConfig+0x88>
 8001590:	4b86      	ldr	r3, [pc, #536]	; (80017ac <HAL_RCC_OscConfig+0x298>)
 8001592:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001596:	091b      	lsrs	r3, r3, #4
 8001598:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800159c:	4293      	cmp	r3, r2
 800159e:	d223      	bcs.n	80015e8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	6a1b      	ldr	r3, [r3, #32]
 80015a4:	4618      	mov	r0, r3
 80015a6:	f000 fd5d 	bl	8002064 <RCC_SetFlashLatencyFromMSIRange>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d001      	beq.n	80015b4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80015b0:	2301      	movs	r3, #1
 80015b2:	e38d      	b.n	8001cd0 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80015b4:	4b7d      	ldr	r3, [pc, #500]	; (80017ac <HAL_RCC_OscConfig+0x298>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	4a7c      	ldr	r2, [pc, #496]	; (80017ac <HAL_RCC_OscConfig+0x298>)
 80015ba:	f043 0308 	orr.w	r3, r3, #8
 80015be:	6013      	str	r3, [r2, #0]
 80015c0:	4b7a      	ldr	r3, [pc, #488]	; (80017ac <HAL_RCC_OscConfig+0x298>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	6a1b      	ldr	r3, [r3, #32]
 80015cc:	4977      	ldr	r1, [pc, #476]	; (80017ac <HAL_RCC_OscConfig+0x298>)
 80015ce:	4313      	orrs	r3, r2
 80015d0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80015d2:	4b76      	ldr	r3, [pc, #472]	; (80017ac <HAL_RCC_OscConfig+0x298>)
 80015d4:	685b      	ldr	r3, [r3, #4]
 80015d6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	69db      	ldr	r3, [r3, #28]
 80015de:	021b      	lsls	r3, r3, #8
 80015e0:	4972      	ldr	r1, [pc, #456]	; (80017ac <HAL_RCC_OscConfig+0x298>)
 80015e2:	4313      	orrs	r3, r2
 80015e4:	604b      	str	r3, [r1, #4]
 80015e6:	e025      	b.n	8001634 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80015e8:	4b70      	ldr	r3, [pc, #448]	; (80017ac <HAL_RCC_OscConfig+0x298>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4a6f      	ldr	r2, [pc, #444]	; (80017ac <HAL_RCC_OscConfig+0x298>)
 80015ee:	f043 0308 	orr.w	r3, r3, #8
 80015f2:	6013      	str	r3, [r2, #0]
 80015f4:	4b6d      	ldr	r3, [pc, #436]	; (80017ac <HAL_RCC_OscConfig+0x298>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	6a1b      	ldr	r3, [r3, #32]
 8001600:	496a      	ldr	r1, [pc, #424]	; (80017ac <HAL_RCC_OscConfig+0x298>)
 8001602:	4313      	orrs	r3, r2
 8001604:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001606:	4b69      	ldr	r3, [pc, #420]	; (80017ac <HAL_RCC_OscConfig+0x298>)
 8001608:	685b      	ldr	r3, [r3, #4]
 800160a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	69db      	ldr	r3, [r3, #28]
 8001612:	021b      	lsls	r3, r3, #8
 8001614:	4965      	ldr	r1, [pc, #404]	; (80017ac <HAL_RCC_OscConfig+0x298>)
 8001616:	4313      	orrs	r3, r2
 8001618:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800161a:	69bb      	ldr	r3, [r7, #24]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d109      	bne.n	8001634 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	6a1b      	ldr	r3, [r3, #32]
 8001624:	4618      	mov	r0, r3
 8001626:	f000 fd1d 	bl	8002064 <RCC_SetFlashLatencyFromMSIRange>
 800162a:	4603      	mov	r3, r0
 800162c:	2b00      	cmp	r3, #0
 800162e:	d001      	beq.n	8001634 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001630:	2301      	movs	r3, #1
 8001632:	e34d      	b.n	8001cd0 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001634:	f000 fc36 	bl	8001ea4 <HAL_RCC_GetSysClockFreq>
 8001638:	4602      	mov	r2, r0
 800163a:	4b5c      	ldr	r3, [pc, #368]	; (80017ac <HAL_RCC_OscConfig+0x298>)
 800163c:	689b      	ldr	r3, [r3, #8]
 800163e:	091b      	lsrs	r3, r3, #4
 8001640:	f003 030f 	and.w	r3, r3, #15
 8001644:	495a      	ldr	r1, [pc, #360]	; (80017b0 <HAL_RCC_OscConfig+0x29c>)
 8001646:	5ccb      	ldrb	r3, [r1, r3]
 8001648:	f003 031f 	and.w	r3, r3, #31
 800164c:	fa22 f303 	lsr.w	r3, r2, r3
 8001650:	4a58      	ldr	r2, [pc, #352]	; (80017b4 <HAL_RCC_OscConfig+0x2a0>)
 8001652:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001654:	4b58      	ldr	r3, [pc, #352]	; (80017b8 <HAL_RCC_OscConfig+0x2a4>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4618      	mov	r0, r3
 800165a:	f7ff fb1d 	bl	8000c98 <HAL_InitTick>
 800165e:	4603      	mov	r3, r0
 8001660:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001662:	7bfb      	ldrb	r3, [r7, #15]
 8001664:	2b00      	cmp	r3, #0
 8001666:	d052      	beq.n	800170e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001668:	7bfb      	ldrb	r3, [r7, #15]
 800166a:	e331      	b.n	8001cd0 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	699b      	ldr	r3, [r3, #24]
 8001670:	2b00      	cmp	r3, #0
 8001672:	d032      	beq.n	80016da <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001674:	4b4d      	ldr	r3, [pc, #308]	; (80017ac <HAL_RCC_OscConfig+0x298>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a4c      	ldr	r2, [pc, #304]	; (80017ac <HAL_RCC_OscConfig+0x298>)
 800167a:	f043 0301 	orr.w	r3, r3, #1
 800167e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001680:	f7ff fc1c 	bl	8000ebc <HAL_GetTick>
 8001684:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001686:	e008      	b.n	800169a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001688:	f7ff fc18 	bl	8000ebc <HAL_GetTick>
 800168c:	4602      	mov	r2, r0
 800168e:	693b      	ldr	r3, [r7, #16]
 8001690:	1ad3      	subs	r3, r2, r3
 8001692:	2b02      	cmp	r3, #2
 8001694:	d901      	bls.n	800169a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001696:	2303      	movs	r3, #3
 8001698:	e31a      	b.n	8001cd0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800169a:	4b44      	ldr	r3, [pc, #272]	; (80017ac <HAL_RCC_OscConfig+0x298>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f003 0302 	and.w	r3, r3, #2
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d0f0      	beq.n	8001688 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80016a6:	4b41      	ldr	r3, [pc, #260]	; (80017ac <HAL_RCC_OscConfig+0x298>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	4a40      	ldr	r2, [pc, #256]	; (80017ac <HAL_RCC_OscConfig+0x298>)
 80016ac:	f043 0308 	orr.w	r3, r3, #8
 80016b0:	6013      	str	r3, [r2, #0]
 80016b2:	4b3e      	ldr	r3, [pc, #248]	; (80017ac <HAL_RCC_OscConfig+0x298>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	6a1b      	ldr	r3, [r3, #32]
 80016be:	493b      	ldr	r1, [pc, #236]	; (80017ac <HAL_RCC_OscConfig+0x298>)
 80016c0:	4313      	orrs	r3, r2
 80016c2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80016c4:	4b39      	ldr	r3, [pc, #228]	; (80017ac <HAL_RCC_OscConfig+0x298>)
 80016c6:	685b      	ldr	r3, [r3, #4]
 80016c8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	69db      	ldr	r3, [r3, #28]
 80016d0:	021b      	lsls	r3, r3, #8
 80016d2:	4936      	ldr	r1, [pc, #216]	; (80017ac <HAL_RCC_OscConfig+0x298>)
 80016d4:	4313      	orrs	r3, r2
 80016d6:	604b      	str	r3, [r1, #4]
 80016d8:	e01a      	b.n	8001710 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80016da:	4b34      	ldr	r3, [pc, #208]	; (80017ac <HAL_RCC_OscConfig+0x298>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	4a33      	ldr	r2, [pc, #204]	; (80017ac <HAL_RCC_OscConfig+0x298>)
 80016e0:	f023 0301 	bic.w	r3, r3, #1
 80016e4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80016e6:	f7ff fbe9 	bl	8000ebc <HAL_GetTick>
 80016ea:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80016ec:	e008      	b.n	8001700 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80016ee:	f7ff fbe5 	bl	8000ebc <HAL_GetTick>
 80016f2:	4602      	mov	r2, r0
 80016f4:	693b      	ldr	r3, [r7, #16]
 80016f6:	1ad3      	subs	r3, r2, r3
 80016f8:	2b02      	cmp	r3, #2
 80016fa:	d901      	bls.n	8001700 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80016fc:	2303      	movs	r3, #3
 80016fe:	e2e7      	b.n	8001cd0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001700:	4b2a      	ldr	r3, [pc, #168]	; (80017ac <HAL_RCC_OscConfig+0x298>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f003 0302 	and.w	r3, r3, #2
 8001708:	2b00      	cmp	r3, #0
 800170a:	d1f0      	bne.n	80016ee <HAL_RCC_OscConfig+0x1da>
 800170c:	e000      	b.n	8001710 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800170e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f003 0301 	and.w	r3, r3, #1
 8001718:	2b00      	cmp	r3, #0
 800171a:	d074      	beq.n	8001806 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800171c:	69bb      	ldr	r3, [r7, #24]
 800171e:	2b08      	cmp	r3, #8
 8001720:	d005      	beq.n	800172e <HAL_RCC_OscConfig+0x21a>
 8001722:	69bb      	ldr	r3, [r7, #24]
 8001724:	2b0c      	cmp	r3, #12
 8001726:	d10e      	bne.n	8001746 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001728:	697b      	ldr	r3, [r7, #20]
 800172a:	2b03      	cmp	r3, #3
 800172c:	d10b      	bne.n	8001746 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800172e:	4b1f      	ldr	r3, [pc, #124]	; (80017ac <HAL_RCC_OscConfig+0x298>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001736:	2b00      	cmp	r3, #0
 8001738:	d064      	beq.n	8001804 <HAL_RCC_OscConfig+0x2f0>
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	685b      	ldr	r3, [r3, #4]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d160      	bne.n	8001804 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001742:	2301      	movs	r3, #1
 8001744:	e2c4      	b.n	8001cd0 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800174e:	d106      	bne.n	800175e <HAL_RCC_OscConfig+0x24a>
 8001750:	4b16      	ldr	r3, [pc, #88]	; (80017ac <HAL_RCC_OscConfig+0x298>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	4a15      	ldr	r2, [pc, #84]	; (80017ac <HAL_RCC_OscConfig+0x298>)
 8001756:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800175a:	6013      	str	r3, [r2, #0]
 800175c:	e01d      	b.n	800179a <HAL_RCC_OscConfig+0x286>
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	685b      	ldr	r3, [r3, #4]
 8001762:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001766:	d10c      	bne.n	8001782 <HAL_RCC_OscConfig+0x26e>
 8001768:	4b10      	ldr	r3, [pc, #64]	; (80017ac <HAL_RCC_OscConfig+0x298>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4a0f      	ldr	r2, [pc, #60]	; (80017ac <HAL_RCC_OscConfig+0x298>)
 800176e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001772:	6013      	str	r3, [r2, #0]
 8001774:	4b0d      	ldr	r3, [pc, #52]	; (80017ac <HAL_RCC_OscConfig+0x298>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	4a0c      	ldr	r2, [pc, #48]	; (80017ac <HAL_RCC_OscConfig+0x298>)
 800177a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800177e:	6013      	str	r3, [r2, #0]
 8001780:	e00b      	b.n	800179a <HAL_RCC_OscConfig+0x286>
 8001782:	4b0a      	ldr	r3, [pc, #40]	; (80017ac <HAL_RCC_OscConfig+0x298>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	4a09      	ldr	r2, [pc, #36]	; (80017ac <HAL_RCC_OscConfig+0x298>)
 8001788:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800178c:	6013      	str	r3, [r2, #0]
 800178e:	4b07      	ldr	r3, [pc, #28]	; (80017ac <HAL_RCC_OscConfig+0x298>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	4a06      	ldr	r2, [pc, #24]	; (80017ac <HAL_RCC_OscConfig+0x298>)
 8001794:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001798:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	685b      	ldr	r3, [r3, #4]
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d01c      	beq.n	80017dc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017a2:	f7ff fb8b 	bl	8000ebc <HAL_GetTick>
 80017a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80017a8:	e011      	b.n	80017ce <HAL_RCC_OscConfig+0x2ba>
 80017aa:	bf00      	nop
 80017ac:	40021000 	.word	0x40021000
 80017b0:	08006248 	.word	0x08006248
 80017b4:	20000000 	.word	0x20000000
 80017b8:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017bc:	f7ff fb7e 	bl	8000ebc <HAL_GetTick>
 80017c0:	4602      	mov	r2, r0
 80017c2:	693b      	ldr	r3, [r7, #16]
 80017c4:	1ad3      	subs	r3, r2, r3
 80017c6:	2b64      	cmp	r3, #100	; 0x64
 80017c8:	d901      	bls.n	80017ce <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80017ca:	2303      	movs	r3, #3
 80017cc:	e280      	b.n	8001cd0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80017ce:	4baf      	ldr	r3, [pc, #700]	; (8001a8c <HAL_RCC_OscConfig+0x578>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d0f0      	beq.n	80017bc <HAL_RCC_OscConfig+0x2a8>
 80017da:	e014      	b.n	8001806 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017dc:	f7ff fb6e 	bl	8000ebc <HAL_GetTick>
 80017e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80017e2:	e008      	b.n	80017f6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017e4:	f7ff fb6a 	bl	8000ebc <HAL_GetTick>
 80017e8:	4602      	mov	r2, r0
 80017ea:	693b      	ldr	r3, [r7, #16]
 80017ec:	1ad3      	subs	r3, r2, r3
 80017ee:	2b64      	cmp	r3, #100	; 0x64
 80017f0:	d901      	bls.n	80017f6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80017f2:	2303      	movs	r3, #3
 80017f4:	e26c      	b.n	8001cd0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80017f6:	4ba5      	ldr	r3, [pc, #660]	; (8001a8c <HAL_RCC_OscConfig+0x578>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d1f0      	bne.n	80017e4 <HAL_RCC_OscConfig+0x2d0>
 8001802:	e000      	b.n	8001806 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001804:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f003 0302 	and.w	r3, r3, #2
 800180e:	2b00      	cmp	r3, #0
 8001810:	d060      	beq.n	80018d4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001812:	69bb      	ldr	r3, [r7, #24]
 8001814:	2b04      	cmp	r3, #4
 8001816:	d005      	beq.n	8001824 <HAL_RCC_OscConfig+0x310>
 8001818:	69bb      	ldr	r3, [r7, #24]
 800181a:	2b0c      	cmp	r3, #12
 800181c:	d119      	bne.n	8001852 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800181e:	697b      	ldr	r3, [r7, #20]
 8001820:	2b02      	cmp	r3, #2
 8001822:	d116      	bne.n	8001852 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001824:	4b99      	ldr	r3, [pc, #612]	; (8001a8c <HAL_RCC_OscConfig+0x578>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800182c:	2b00      	cmp	r3, #0
 800182e:	d005      	beq.n	800183c <HAL_RCC_OscConfig+0x328>
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	68db      	ldr	r3, [r3, #12]
 8001834:	2b00      	cmp	r3, #0
 8001836:	d101      	bne.n	800183c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001838:	2301      	movs	r3, #1
 800183a:	e249      	b.n	8001cd0 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800183c:	4b93      	ldr	r3, [pc, #588]	; (8001a8c <HAL_RCC_OscConfig+0x578>)
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	691b      	ldr	r3, [r3, #16]
 8001848:	061b      	lsls	r3, r3, #24
 800184a:	4990      	ldr	r1, [pc, #576]	; (8001a8c <HAL_RCC_OscConfig+0x578>)
 800184c:	4313      	orrs	r3, r2
 800184e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001850:	e040      	b.n	80018d4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	68db      	ldr	r3, [r3, #12]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d023      	beq.n	80018a2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800185a:	4b8c      	ldr	r3, [pc, #560]	; (8001a8c <HAL_RCC_OscConfig+0x578>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4a8b      	ldr	r2, [pc, #556]	; (8001a8c <HAL_RCC_OscConfig+0x578>)
 8001860:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001864:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001866:	f7ff fb29 	bl	8000ebc <HAL_GetTick>
 800186a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800186c:	e008      	b.n	8001880 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800186e:	f7ff fb25 	bl	8000ebc <HAL_GetTick>
 8001872:	4602      	mov	r2, r0
 8001874:	693b      	ldr	r3, [r7, #16]
 8001876:	1ad3      	subs	r3, r2, r3
 8001878:	2b02      	cmp	r3, #2
 800187a:	d901      	bls.n	8001880 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800187c:	2303      	movs	r3, #3
 800187e:	e227      	b.n	8001cd0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001880:	4b82      	ldr	r3, [pc, #520]	; (8001a8c <HAL_RCC_OscConfig+0x578>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001888:	2b00      	cmp	r3, #0
 800188a:	d0f0      	beq.n	800186e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800188c:	4b7f      	ldr	r3, [pc, #508]	; (8001a8c <HAL_RCC_OscConfig+0x578>)
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	691b      	ldr	r3, [r3, #16]
 8001898:	061b      	lsls	r3, r3, #24
 800189a:	497c      	ldr	r1, [pc, #496]	; (8001a8c <HAL_RCC_OscConfig+0x578>)
 800189c:	4313      	orrs	r3, r2
 800189e:	604b      	str	r3, [r1, #4]
 80018a0:	e018      	b.n	80018d4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80018a2:	4b7a      	ldr	r3, [pc, #488]	; (8001a8c <HAL_RCC_OscConfig+0x578>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4a79      	ldr	r2, [pc, #484]	; (8001a8c <HAL_RCC_OscConfig+0x578>)
 80018a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80018ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018ae:	f7ff fb05 	bl	8000ebc <HAL_GetTick>
 80018b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80018b4:	e008      	b.n	80018c8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018b6:	f7ff fb01 	bl	8000ebc <HAL_GetTick>
 80018ba:	4602      	mov	r2, r0
 80018bc:	693b      	ldr	r3, [r7, #16]
 80018be:	1ad3      	subs	r3, r2, r3
 80018c0:	2b02      	cmp	r3, #2
 80018c2:	d901      	bls.n	80018c8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80018c4:	2303      	movs	r3, #3
 80018c6:	e203      	b.n	8001cd0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80018c8:	4b70      	ldr	r3, [pc, #448]	; (8001a8c <HAL_RCC_OscConfig+0x578>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d1f0      	bne.n	80018b6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f003 0308 	and.w	r3, r3, #8
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d03c      	beq.n	800195a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	695b      	ldr	r3, [r3, #20]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d01c      	beq.n	8001922 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80018e8:	4b68      	ldr	r3, [pc, #416]	; (8001a8c <HAL_RCC_OscConfig+0x578>)
 80018ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80018ee:	4a67      	ldr	r2, [pc, #412]	; (8001a8c <HAL_RCC_OscConfig+0x578>)
 80018f0:	f043 0301 	orr.w	r3, r3, #1
 80018f4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018f8:	f7ff fae0 	bl	8000ebc <HAL_GetTick>
 80018fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80018fe:	e008      	b.n	8001912 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001900:	f7ff fadc 	bl	8000ebc <HAL_GetTick>
 8001904:	4602      	mov	r2, r0
 8001906:	693b      	ldr	r3, [r7, #16]
 8001908:	1ad3      	subs	r3, r2, r3
 800190a:	2b02      	cmp	r3, #2
 800190c:	d901      	bls.n	8001912 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800190e:	2303      	movs	r3, #3
 8001910:	e1de      	b.n	8001cd0 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001912:	4b5e      	ldr	r3, [pc, #376]	; (8001a8c <HAL_RCC_OscConfig+0x578>)
 8001914:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001918:	f003 0302 	and.w	r3, r3, #2
 800191c:	2b00      	cmp	r3, #0
 800191e:	d0ef      	beq.n	8001900 <HAL_RCC_OscConfig+0x3ec>
 8001920:	e01b      	b.n	800195a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001922:	4b5a      	ldr	r3, [pc, #360]	; (8001a8c <HAL_RCC_OscConfig+0x578>)
 8001924:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001928:	4a58      	ldr	r2, [pc, #352]	; (8001a8c <HAL_RCC_OscConfig+0x578>)
 800192a:	f023 0301 	bic.w	r3, r3, #1
 800192e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001932:	f7ff fac3 	bl	8000ebc <HAL_GetTick>
 8001936:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001938:	e008      	b.n	800194c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800193a:	f7ff fabf 	bl	8000ebc <HAL_GetTick>
 800193e:	4602      	mov	r2, r0
 8001940:	693b      	ldr	r3, [r7, #16]
 8001942:	1ad3      	subs	r3, r2, r3
 8001944:	2b02      	cmp	r3, #2
 8001946:	d901      	bls.n	800194c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001948:	2303      	movs	r3, #3
 800194a:	e1c1      	b.n	8001cd0 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800194c:	4b4f      	ldr	r3, [pc, #316]	; (8001a8c <HAL_RCC_OscConfig+0x578>)
 800194e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001952:	f003 0302 	and.w	r3, r3, #2
 8001956:	2b00      	cmp	r3, #0
 8001958:	d1ef      	bne.n	800193a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f003 0304 	and.w	r3, r3, #4
 8001962:	2b00      	cmp	r3, #0
 8001964:	f000 80a6 	beq.w	8001ab4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001968:	2300      	movs	r3, #0
 800196a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800196c:	4b47      	ldr	r3, [pc, #284]	; (8001a8c <HAL_RCC_OscConfig+0x578>)
 800196e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001970:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001974:	2b00      	cmp	r3, #0
 8001976:	d10d      	bne.n	8001994 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001978:	4b44      	ldr	r3, [pc, #272]	; (8001a8c <HAL_RCC_OscConfig+0x578>)
 800197a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800197c:	4a43      	ldr	r2, [pc, #268]	; (8001a8c <HAL_RCC_OscConfig+0x578>)
 800197e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001982:	6593      	str	r3, [r2, #88]	; 0x58
 8001984:	4b41      	ldr	r3, [pc, #260]	; (8001a8c <HAL_RCC_OscConfig+0x578>)
 8001986:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001988:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800198c:	60bb      	str	r3, [r7, #8]
 800198e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001990:	2301      	movs	r3, #1
 8001992:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001994:	4b3e      	ldr	r3, [pc, #248]	; (8001a90 <HAL_RCC_OscConfig+0x57c>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800199c:	2b00      	cmp	r3, #0
 800199e:	d118      	bne.n	80019d2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80019a0:	4b3b      	ldr	r3, [pc, #236]	; (8001a90 <HAL_RCC_OscConfig+0x57c>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a3a      	ldr	r2, [pc, #232]	; (8001a90 <HAL_RCC_OscConfig+0x57c>)
 80019a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019aa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019ac:	f7ff fa86 	bl	8000ebc <HAL_GetTick>
 80019b0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80019b2:	e008      	b.n	80019c6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019b4:	f7ff fa82 	bl	8000ebc <HAL_GetTick>
 80019b8:	4602      	mov	r2, r0
 80019ba:	693b      	ldr	r3, [r7, #16]
 80019bc:	1ad3      	subs	r3, r2, r3
 80019be:	2b02      	cmp	r3, #2
 80019c0:	d901      	bls.n	80019c6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80019c2:	2303      	movs	r3, #3
 80019c4:	e184      	b.n	8001cd0 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80019c6:	4b32      	ldr	r3, [pc, #200]	; (8001a90 <HAL_RCC_OscConfig+0x57c>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d0f0      	beq.n	80019b4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	689b      	ldr	r3, [r3, #8]
 80019d6:	2b01      	cmp	r3, #1
 80019d8:	d108      	bne.n	80019ec <HAL_RCC_OscConfig+0x4d8>
 80019da:	4b2c      	ldr	r3, [pc, #176]	; (8001a8c <HAL_RCC_OscConfig+0x578>)
 80019dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80019e0:	4a2a      	ldr	r2, [pc, #168]	; (8001a8c <HAL_RCC_OscConfig+0x578>)
 80019e2:	f043 0301 	orr.w	r3, r3, #1
 80019e6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80019ea:	e024      	b.n	8001a36 <HAL_RCC_OscConfig+0x522>
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	689b      	ldr	r3, [r3, #8]
 80019f0:	2b05      	cmp	r3, #5
 80019f2:	d110      	bne.n	8001a16 <HAL_RCC_OscConfig+0x502>
 80019f4:	4b25      	ldr	r3, [pc, #148]	; (8001a8c <HAL_RCC_OscConfig+0x578>)
 80019f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80019fa:	4a24      	ldr	r2, [pc, #144]	; (8001a8c <HAL_RCC_OscConfig+0x578>)
 80019fc:	f043 0304 	orr.w	r3, r3, #4
 8001a00:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001a04:	4b21      	ldr	r3, [pc, #132]	; (8001a8c <HAL_RCC_OscConfig+0x578>)
 8001a06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a0a:	4a20      	ldr	r2, [pc, #128]	; (8001a8c <HAL_RCC_OscConfig+0x578>)
 8001a0c:	f043 0301 	orr.w	r3, r3, #1
 8001a10:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001a14:	e00f      	b.n	8001a36 <HAL_RCC_OscConfig+0x522>
 8001a16:	4b1d      	ldr	r3, [pc, #116]	; (8001a8c <HAL_RCC_OscConfig+0x578>)
 8001a18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a1c:	4a1b      	ldr	r2, [pc, #108]	; (8001a8c <HAL_RCC_OscConfig+0x578>)
 8001a1e:	f023 0301 	bic.w	r3, r3, #1
 8001a22:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001a26:	4b19      	ldr	r3, [pc, #100]	; (8001a8c <HAL_RCC_OscConfig+0x578>)
 8001a28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a2c:	4a17      	ldr	r2, [pc, #92]	; (8001a8c <HAL_RCC_OscConfig+0x578>)
 8001a2e:	f023 0304 	bic.w	r3, r3, #4
 8001a32:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	689b      	ldr	r3, [r3, #8]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d016      	beq.n	8001a6c <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a3e:	f7ff fa3d 	bl	8000ebc <HAL_GetTick>
 8001a42:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001a44:	e00a      	b.n	8001a5c <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a46:	f7ff fa39 	bl	8000ebc <HAL_GetTick>
 8001a4a:	4602      	mov	r2, r0
 8001a4c:	693b      	ldr	r3, [r7, #16]
 8001a4e:	1ad3      	subs	r3, r2, r3
 8001a50:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a54:	4293      	cmp	r3, r2
 8001a56:	d901      	bls.n	8001a5c <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8001a58:	2303      	movs	r3, #3
 8001a5a:	e139      	b.n	8001cd0 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001a5c:	4b0b      	ldr	r3, [pc, #44]	; (8001a8c <HAL_RCC_OscConfig+0x578>)
 8001a5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a62:	f003 0302 	and.w	r3, r3, #2
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d0ed      	beq.n	8001a46 <HAL_RCC_OscConfig+0x532>
 8001a6a:	e01a      	b.n	8001aa2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a6c:	f7ff fa26 	bl	8000ebc <HAL_GetTick>
 8001a70:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001a72:	e00f      	b.n	8001a94 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a74:	f7ff fa22 	bl	8000ebc <HAL_GetTick>
 8001a78:	4602      	mov	r2, r0
 8001a7a:	693b      	ldr	r3, [r7, #16]
 8001a7c:	1ad3      	subs	r3, r2, r3
 8001a7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d906      	bls.n	8001a94 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001a86:	2303      	movs	r3, #3
 8001a88:	e122      	b.n	8001cd0 <HAL_RCC_OscConfig+0x7bc>
 8001a8a:	bf00      	nop
 8001a8c:	40021000 	.word	0x40021000
 8001a90:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001a94:	4b90      	ldr	r3, [pc, #576]	; (8001cd8 <HAL_RCC_OscConfig+0x7c4>)
 8001a96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a9a:	f003 0302 	and.w	r3, r3, #2
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d1e8      	bne.n	8001a74 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001aa2:	7ffb      	ldrb	r3, [r7, #31]
 8001aa4:	2b01      	cmp	r3, #1
 8001aa6:	d105      	bne.n	8001ab4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001aa8:	4b8b      	ldr	r3, [pc, #556]	; (8001cd8 <HAL_RCC_OscConfig+0x7c4>)
 8001aaa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001aac:	4a8a      	ldr	r2, [pc, #552]	; (8001cd8 <HAL_RCC_OscConfig+0x7c4>)
 8001aae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ab2:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	f000 8108 	beq.w	8001cce <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ac2:	2b02      	cmp	r3, #2
 8001ac4:	f040 80d0 	bne.w	8001c68 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001ac8:	4b83      	ldr	r3, [pc, #524]	; (8001cd8 <HAL_RCC_OscConfig+0x7c4>)
 8001aca:	68db      	ldr	r3, [r3, #12]
 8001acc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ace:	697b      	ldr	r3, [r7, #20]
 8001ad0:	f003 0203 	and.w	r2, r3, #3
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ad8:	429a      	cmp	r2, r3
 8001ada:	d130      	bne.n	8001b3e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001adc:	697b      	ldr	r3, [r7, #20]
 8001ade:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ae6:	3b01      	subs	r3, #1
 8001ae8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001aea:	429a      	cmp	r2, r3
 8001aec:	d127      	bne.n	8001b3e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001aee:	697b      	ldr	r3, [r7, #20]
 8001af0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001af8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001afa:	429a      	cmp	r2, r3
 8001afc:	d11f      	bne.n	8001b3e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001afe:	697b      	ldr	r3, [r7, #20]
 8001b00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b04:	687a      	ldr	r2, [r7, #4]
 8001b06:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001b08:	2a07      	cmp	r2, #7
 8001b0a:	bf14      	ite	ne
 8001b0c:	2201      	movne	r2, #1
 8001b0e:	2200      	moveq	r2, #0
 8001b10:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001b12:	4293      	cmp	r3, r2
 8001b14:	d113      	bne.n	8001b3e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001b16:	697b      	ldr	r3, [r7, #20]
 8001b18:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b20:	085b      	lsrs	r3, r3, #1
 8001b22:	3b01      	subs	r3, #1
 8001b24:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001b26:	429a      	cmp	r2, r3
 8001b28:	d109      	bne.n	8001b3e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001b2a:	697b      	ldr	r3, [r7, #20]
 8001b2c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b34:	085b      	lsrs	r3, r3, #1
 8001b36:	3b01      	subs	r3, #1
 8001b38:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001b3a:	429a      	cmp	r2, r3
 8001b3c:	d06e      	beq.n	8001c1c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001b3e:	69bb      	ldr	r3, [r7, #24]
 8001b40:	2b0c      	cmp	r3, #12
 8001b42:	d069      	beq.n	8001c18 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001b44:	4b64      	ldr	r3, [pc, #400]	; (8001cd8 <HAL_RCC_OscConfig+0x7c4>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d105      	bne.n	8001b5c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001b50:	4b61      	ldr	r3, [pc, #388]	; (8001cd8 <HAL_RCC_OscConfig+0x7c4>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d001      	beq.n	8001b60 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	e0b7      	b.n	8001cd0 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001b60:	4b5d      	ldr	r3, [pc, #372]	; (8001cd8 <HAL_RCC_OscConfig+0x7c4>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4a5c      	ldr	r2, [pc, #368]	; (8001cd8 <HAL_RCC_OscConfig+0x7c4>)
 8001b66:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001b6a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001b6c:	f7ff f9a6 	bl	8000ebc <HAL_GetTick>
 8001b70:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b72:	e008      	b.n	8001b86 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b74:	f7ff f9a2 	bl	8000ebc <HAL_GetTick>
 8001b78:	4602      	mov	r2, r0
 8001b7a:	693b      	ldr	r3, [r7, #16]
 8001b7c:	1ad3      	subs	r3, r2, r3
 8001b7e:	2b02      	cmp	r3, #2
 8001b80:	d901      	bls.n	8001b86 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001b82:	2303      	movs	r3, #3
 8001b84:	e0a4      	b.n	8001cd0 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b86:	4b54      	ldr	r3, [pc, #336]	; (8001cd8 <HAL_RCC_OscConfig+0x7c4>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d1f0      	bne.n	8001b74 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b92:	4b51      	ldr	r3, [pc, #324]	; (8001cd8 <HAL_RCC_OscConfig+0x7c4>)
 8001b94:	68da      	ldr	r2, [r3, #12]
 8001b96:	4b51      	ldr	r3, [pc, #324]	; (8001cdc <HAL_RCC_OscConfig+0x7c8>)
 8001b98:	4013      	ands	r3, r2
 8001b9a:	687a      	ldr	r2, [r7, #4]
 8001b9c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001b9e:	687a      	ldr	r2, [r7, #4]
 8001ba0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001ba2:	3a01      	subs	r2, #1
 8001ba4:	0112      	lsls	r2, r2, #4
 8001ba6:	4311      	orrs	r1, r2
 8001ba8:	687a      	ldr	r2, [r7, #4]
 8001baa:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001bac:	0212      	lsls	r2, r2, #8
 8001bae:	4311      	orrs	r1, r2
 8001bb0:	687a      	ldr	r2, [r7, #4]
 8001bb2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001bb4:	0852      	lsrs	r2, r2, #1
 8001bb6:	3a01      	subs	r2, #1
 8001bb8:	0552      	lsls	r2, r2, #21
 8001bba:	4311      	orrs	r1, r2
 8001bbc:	687a      	ldr	r2, [r7, #4]
 8001bbe:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001bc0:	0852      	lsrs	r2, r2, #1
 8001bc2:	3a01      	subs	r2, #1
 8001bc4:	0652      	lsls	r2, r2, #25
 8001bc6:	4311      	orrs	r1, r2
 8001bc8:	687a      	ldr	r2, [r7, #4]
 8001bca:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001bcc:	0912      	lsrs	r2, r2, #4
 8001bce:	0452      	lsls	r2, r2, #17
 8001bd0:	430a      	orrs	r2, r1
 8001bd2:	4941      	ldr	r1, [pc, #260]	; (8001cd8 <HAL_RCC_OscConfig+0x7c4>)
 8001bd4:	4313      	orrs	r3, r2
 8001bd6:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001bd8:	4b3f      	ldr	r3, [pc, #252]	; (8001cd8 <HAL_RCC_OscConfig+0x7c4>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a3e      	ldr	r2, [pc, #248]	; (8001cd8 <HAL_RCC_OscConfig+0x7c4>)
 8001bde:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001be2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001be4:	4b3c      	ldr	r3, [pc, #240]	; (8001cd8 <HAL_RCC_OscConfig+0x7c4>)
 8001be6:	68db      	ldr	r3, [r3, #12]
 8001be8:	4a3b      	ldr	r2, [pc, #236]	; (8001cd8 <HAL_RCC_OscConfig+0x7c4>)
 8001bea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001bee:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001bf0:	f7ff f964 	bl	8000ebc <HAL_GetTick>
 8001bf4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001bf6:	e008      	b.n	8001c0a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bf8:	f7ff f960 	bl	8000ebc <HAL_GetTick>
 8001bfc:	4602      	mov	r2, r0
 8001bfe:	693b      	ldr	r3, [r7, #16]
 8001c00:	1ad3      	subs	r3, r2, r3
 8001c02:	2b02      	cmp	r3, #2
 8001c04:	d901      	bls.n	8001c0a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001c06:	2303      	movs	r3, #3
 8001c08:	e062      	b.n	8001cd0 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c0a:	4b33      	ldr	r3, [pc, #204]	; (8001cd8 <HAL_RCC_OscConfig+0x7c4>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d0f0      	beq.n	8001bf8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001c16:	e05a      	b.n	8001cce <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001c18:	2301      	movs	r3, #1
 8001c1a:	e059      	b.n	8001cd0 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c1c:	4b2e      	ldr	r3, [pc, #184]	; (8001cd8 <HAL_RCC_OscConfig+0x7c4>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d152      	bne.n	8001cce <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001c28:	4b2b      	ldr	r3, [pc, #172]	; (8001cd8 <HAL_RCC_OscConfig+0x7c4>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	4a2a      	ldr	r2, [pc, #168]	; (8001cd8 <HAL_RCC_OscConfig+0x7c4>)
 8001c2e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c32:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001c34:	4b28      	ldr	r3, [pc, #160]	; (8001cd8 <HAL_RCC_OscConfig+0x7c4>)
 8001c36:	68db      	ldr	r3, [r3, #12]
 8001c38:	4a27      	ldr	r2, [pc, #156]	; (8001cd8 <HAL_RCC_OscConfig+0x7c4>)
 8001c3a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c3e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001c40:	f7ff f93c 	bl	8000ebc <HAL_GetTick>
 8001c44:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c46:	e008      	b.n	8001c5a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c48:	f7ff f938 	bl	8000ebc <HAL_GetTick>
 8001c4c:	4602      	mov	r2, r0
 8001c4e:	693b      	ldr	r3, [r7, #16]
 8001c50:	1ad3      	subs	r3, r2, r3
 8001c52:	2b02      	cmp	r3, #2
 8001c54:	d901      	bls.n	8001c5a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001c56:	2303      	movs	r3, #3
 8001c58:	e03a      	b.n	8001cd0 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c5a:	4b1f      	ldr	r3, [pc, #124]	; (8001cd8 <HAL_RCC_OscConfig+0x7c4>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d0f0      	beq.n	8001c48 <HAL_RCC_OscConfig+0x734>
 8001c66:	e032      	b.n	8001cce <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001c68:	69bb      	ldr	r3, [r7, #24]
 8001c6a:	2b0c      	cmp	r3, #12
 8001c6c:	d02d      	beq.n	8001cca <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c6e:	4b1a      	ldr	r3, [pc, #104]	; (8001cd8 <HAL_RCC_OscConfig+0x7c4>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	4a19      	ldr	r2, [pc, #100]	; (8001cd8 <HAL_RCC_OscConfig+0x7c4>)
 8001c74:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001c78:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8001c7a:	4b17      	ldr	r3, [pc, #92]	; (8001cd8 <HAL_RCC_OscConfig+0x7c4>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d105      	bne.n	8001c92 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001c86:	4b14      	ldr	r3, [pc, #80]	; (8001cd8 <HAL_RCC_OscConfig+0x7c4>)
 8001c88:	68db      	ldr	r3, [r3, #12]
 8001c8a:	4a13      	ldr	r2, [pc, #76]	; (8001cd8 <HAL_RCC_OscConfig+0x7c4>)
 8001c8c:	f023 0303 	bic.w	r3, r3, #3
 8001c90:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001c92:	4b11      	ldr	r3, [pc, #68]	; (8001cd8 <HAL_RCC_OscConfig+0x7c4>)
 8001c94:	68db      	ldr	r3, [r3, #12]
 8001c96:	4a10      	ldr	r2, [pc, #64]	; (8001cd8 <HAL_RCC_OscConfig+0x7c4>)
 8001c98:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001c9c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ca0:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ca2:	f7ff f90b 	bl	8000ebc <HAL_GetTick>
 8001ca6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ca8:	e008      	b.n	8001cbc <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001caa:	f7ff f907 	bl	8000ebc <HAL_GetTick>
 8001cae:	4602      	mov	r2, r0
 8001cb0:	693b      	ldr	r3, [r7, #16]
 8001cb2:	1ad3      	subs	r3, r2, r3
 8001cb4:	2b02      	cmp	r3, #2
 8001cb6:	d901      	bls.n	8001cbc <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8001cb8:	2303      	movs	r3, #3
 8001cba:	e009      	b.n	8001cd0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001cbc:	4b06      	ldr	r3, [pc, #24]	; (8001cd8 <HAL_RCC_OscConfig+0x7c4>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d1f0      	bne.n	8001caa <HAL_RCC_OscConfig+0x796>
 8001cc8:	e001      	b.n	8001cce <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	e000      	b.n	8001cd0 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8001cce:	2300      	movs	r3, #0
}
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	3720      	adds	r7, #32
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	40021000 	.word	0x40021000
 8001cdc:	f99d808c 	.word	0xf99d808c

08001ce0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b084      	sub	sp, #16
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
 8001ce8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d101      	bne.n	8001cf4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	e0c8      	b.n	8001e86 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001cf4:	4b66      	ldr	r3, [pc, #408]	; (8001e90 <HAL_RCC_ClockConfig+0x1b0>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f003 0307 	and.w	r3, r3, #7
 8001cfc:	683a      	ldr	r2, [r7, #0]
 8001cfe:	429a      	cmp	r2, r3
 8001d00:	d910      	bls.n	8001d24 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d02:	4b63      	ldr	r3, [pc, #396]	; (8001e90 <HAL_RCC_ClockConfig+0x1b0>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f023 0207 	bic.w	r2, r3, #7
 8001d0a:	4961      	ldr	r1, [pc, #388]	; (8001e90 <HAL_RCC_ClockConfig+0x1b0>)
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	4313      	orrs	r3, r2
 8001d10:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d12:	4b5f      	ldr	r3, [pc, #380]	; (8001e90 <HAL_RCC_ClockConfig+0x1b0>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f003 0307 	and.w	r3, r3, #7
 8001d1a:	683a      	ldr	r2, [r7, #0]
 8001d1c:	429a      	cmp	r2, r3
 8001d1e:	d001      	beq.n	8001d24 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001d20:	2301      	movs	r3, #1
 8001d22:	e0b0      	b.n	8001e86 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f003 0301 	and.w	r3, r3, #1
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d04c      	beq.n	8001dca <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	2b03      	cmp	r3, #3
 8001d36:	d107      	bne.n	8001d48 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d38:	4b56      	ldr	r3, [pc, #344]	; (8001e94 <HAL_RCC_ClockConfig+0x1b4>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d121      	bne.n	8001d88 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8001d44:	2301      	movs	r3, #1
 8001d46:	e09e      	b.n	8001e86 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	2b02      	cmp	r3, #2
 8001d4e:	d107      	bne.n	8001d60 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d50:	4b50      	ldr	r3, [pc, #320]	; (8001e94 <HAL_RCC_ClockConfig+0x1b4>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d115      	bne.n	8001d88 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001d5c:	2301      	movs	r3, #1
 8001d5e:	e092      	b.n	8001e86 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d107      	bne.n	8001d78 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001d68:	4b4a      	ldr	r3, [pc, #296]	; (8001e94 <HAL_RCC_ClockConfig+0x1b4>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f003 0302 	and.w	r3, r3, #2
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d109      	bne.n	8001d88 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001d74:	2301      	movs	r3, #1
 8001d76:	e086      	b.n	8001e86 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d78:	4b46      	ldr	r3, [pc, #280]	; (8001e94 <HAL_RCC_ClockConfig+0x1b4>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d101      	bne.n	8001d88 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001d84:	2301      	movs	r3, #1
 8001d86:	e07e      	b.n	8001e86 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001d88:	4b42      	ldr	r3, [pc, #264]	; (8001e94 <HAL_RCC_ClockConfig+0x1b4>)
 8001d8a:	689b      	ldr	r3, [r3, #8]
 8001d8c:	f023 0203 	bic.w	r2, r3, #3
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	493f      	ldr	r1, [pc, #252]	; (8001e94 <HAL_RCC_ClockConfig+0x1b4>)
 8001d96:	4313      	orrs	r3, r2
 8001d98:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001d9a:	f7ff f88f 	bl	8000ebc <HAL_GetTick>
 8001d9e:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001da0:	e00a      	b.n	8001db8 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001da2:	f7ff f88b 	bl	8000ebc <HAL_GetTick>
 8001da6:	4602      	mov	r2, r0
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	1ad3      	subs	r3, r2, r3
 8001dac:	f241 3288 	movw	r2, #5000	; 0x1388
 8001db0:	4293      	cmp	r3, r2
 8001db2:	d901      	bls.n	8001db8 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8001db4:	2303      	movs	r3, #3
 8001db6:	e066      	b.n	8001e86 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001db8:	4b36      	ldr	r3, [pc, #216]	; (8001e94 <HAL_RCC_ClockConfig+0x1b4>)
 8001dba:	689b      	ldr	r3, [r3, #8]
 8001dbc:	f003 020c 	and.w	r2, r3, #12
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	009b      	lsls	r3, r3, #2
 8001dc6:	429a      	cmp	r2, r3
 8001dc8:	d1eb      	bne.n	8001da2 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f003 0302 	and.w	r3, r3, #2
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d008      	beq.n	8001de8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001dd6:	4b2f      	ldr	r3, [pc, #188]	; (8001e94 <HAL_RCC_ClockConfig+0x1b4>)
 8001dd8:	689b      	ldr	r3, [r3, #8]
 8001dda:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	689b      	ldr	r3, [r3, #8]
 8001de2:	492c      	ldr	r1, [pc, #176]	; (8001e94 <HAL_RCC_ClockConfig+0x1b4>)
 8001de4:	4313      	orrs	r3, r2
 8001de6:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001de8:	4b29      	ldr	r3, [pc, #164]	; (8001e90 <HAL_RCC_ClockConfig+0x1b0>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f003 0307 	and.w	r3, r3, #7
 8001df0:	683a      	ldr	r2, [r7, #0]
 8001df2:	429a      	cmp	r2, r3
 8001df4:	d210      	bcs.n	8001e18 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001df6:	4b26      	ldr	r3, [pc, #152]	; (8001e90 <HAL_RCC_ClockConfig+0x1b0>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f023 0207 	bic.w	r2, r3, #7
 8001dfe:	4924      	ldr	r1, [pc, #144]	; (8001e90 <HAL_RCC_ClockConfig+0x1b0>)
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	4313      	orrs	r3, r2
 8001e04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e06:	4b22      	ldr	r3, [pc, #136]	; (8001e90 <HAL_RCC_ClockConfig+0x1b0>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f003 0307 	and.w	r3, r3, #7
 8001e0e:	683a      	ldr	r2, [r7, #0]
 8001e10:	429a      	cmp	r2, r3
 8001e12:	d001      	beq.n	8001e18 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8001e14:	2301      	movs	r3, #1
 8001e16:	e036      	b.n	8001e86 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f003 0304 	and.w	r3, r3, #4
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d008      	beq.n	8001e36 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e24:	4b1b      	ldr	r3, [pc, #108]	; (8001e94 <HAL_RCC_ClockConfig+0x1b4>)
 8001e26:	689b      	ldr	r3, [r3, #8]
 8001e28:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	68db      	ldr	r3, [r3, #12]
 8001e30:	4918      	ldr	r1, [pc, #96]	; (8001e94 <HAL_RCC_ClockConfig+0x1b4>)
 8001e32:	4313      	orrs	r3, r2
 8001e34:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f003 0308 	and.w	r3, r3, #8
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d009      	beq.n	8001e56 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e42:	4b14      	ldr	r3, [pc, #80]	; (8001e94 <HAL_RCC_ClockConfig+0x1b4>)
 8001e44:	689b      	ldr	r3, [r3, #8]
 8001e46:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	691b      	ldr	r3, [r3, #16]
 8001e4e:	00db      	lsls	r3, r3, #3
 8001e50:	4910      	ldr	r1, [pc, #64]	; (8001e94 <HAL_RCC_ClockConfig+0x1b4>)
 8001e52:	4313      	orrs	r3, r2
 8001e54:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001e56:	f000 f825 	bl	8001ea4 <HAL_RCC_GetSysClockFreq>
 8001e5a:	4602      	mov	r2, r0
 8001e5c:	4b0d      	ldr	r3, [pc, #52]	; (8001e94 <HAL_RCC_ClockConfig+0x1b4>)
 8001e5e:	689b      	ldr	r3, [r3, #8]
 8001e60:	091b      	lsrs	r3, r3, #4
 8001e62:	f003 030f 	and.w	r3, r3, #15
 8001e66:	490c      	ldr	r1, [pc, #48]	; (8001e98 <HAL_RCC_ClockConfig+0x1b8>)
 8001e68:	5ccb      	ldrb	r3, [r1, r3]
 8001e6a:	f003 031f 	and.w	r3, r3, #31
 8001e6e:	fa22 f303 	lsr.w	r3, r2, r3
 8001e72:	4a0a      	ldr	r2, [pc, #40]	; (8001e9c <HAL_RCC_ClockConfig+0x1bc>)
 8001e74:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001e76:	4b0a      	ldr	r3, [pc, #40]	; (8001ea0 <HAL_RCC_ClockConfig+0x1c0>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f7fe ff0c 	bl	8000c98 <HAL_InitTick>
 8001e80:	4603      	mov	r3, r0
 8001e82:	72fb      	strb	r3, [r7, #11]

  return status;
 8001e84:	7afb      	ldrb	r3, [r7, #11]
}
 8001e86:	4618      	mov	r0, r3
 8001e88:	3710      	adds	r7, #16
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}
 8001e8e:	bf00      	nop
 8001e90:	40022000 	.word	0x40022000
 8001e94:	40021000 	.word	0x40021000
 8001e98:	08006248 	.word	0x08006248
 8001e9c:	20000000 	.word	0x20000000
 8001ea0:	20000004 	.word	0x20000004

08001ea4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	b089      	sub	sp, #36	; 0x24
 8001ea8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	61fb      	str	r3, [r7, #28]
 8001eae:	2300      	movs	r3, #0
 8001eb0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001eb2:	4b3e      	ldr	r3, [pc, #248]	; (8001fac <HAL_RCC_GetSysClockFreq+0x108>)
 8001eb4:	689b      	ldr	r3, [r3, #8]
 8001eb6:	f003 030c 	and.w	r3, r3, #12
 8001eba:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001ebc:	4b3b      	ldr	r3, [pc, #236]	; (8001fac <HAL_RCC_GetSysClockFreq+0x108>)
 8001ebe:	68db      	ldr	r3, [r3, #12]
 8001ec0:	f003 0303 	and.w	r3, r3, #3
 8001ec4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001ec6:	693b      	ldr	r3, [r7, #16]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d005      	beq.n	8001ed8 <HAL_RCC_GetSysClockFreq+0x34>
 8001ecc:	693b      	ldr	r3, [r7, #16]
 8001ece:	2b0c      	cmp	r3, #12
 8001ed0:	d121      	bne.n	8001f16 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	2b01      	cmp	r3, #1
 8001ed6:	d11e      	bne.n	8001f16 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001ed8:	4b34      	ldr	r3, [pc, #208]	; (8001fac <HAL_RCC_GetSysClockFreq+0x108>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f003 0308 	and.w	r3, r3, #8
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d107      	bne.n	8001ef4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001ee4:	4b31      	ldr	r3, [pc, #196]	; (8001fac <HAL_RCC_GetSysClockFreq+0x108>)
 8001ee6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001eea:	0a1b      	lsrs	r3, r3, #8
 8001eec:	f003 030f 	and.w	r3, r3, #15
 8001ef0:	61fb      	str	r3, [r7, #28]
 8001ef2:	e005      	b.n	8001f00 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001ef4:	4b2d      	ldr	r3, [pc, #180]	; (8001fac <HAL_RCC_GetSysClockFreq+0x108>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	091b      	lsrs	r3, r3, #4
 8001efa:	f003 030f 	and.w	r3, r3, #15
 8001efe:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001f00:	4a2b      	ldr	r2, [pc, #172]	; (8001fb0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001f02:	69fb      	ldr	r3, [r7, #28]
 8001f04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f08:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001f0a:	693b      	ldr	r3, [r7, #16]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d10d      	bne.n	8001f2c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001f10:	69fb      	ldr	r3, [r7, #28]
 8001f12:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001f14:	e00a      	b.n	8001f2c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001f16:	693b      	ldr	r3, [r7, #16]
 8001f18:	2b04      	cmp	r3, #4
 8001f1a:	d102      	bne.n	8001f22 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001f1c:	4b25      	ldr	r3, [pc, #148]	; (8001fb4 <HAL_RCC_GetSysClockFreq+0x110>)
 8001f1e:	61bb      	str	r3, [r7, #24]
 8001f20:	e004      	b.n	8001f2c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001f22:	693b      	ldr	r3, [r7, #16]
 8001f24:	2b08      	cmp	r3, #8
 8001f26:	d101      	bne.n	8001f2c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001f28:	4b23      	ldr	r3, [pc, #140]	; (8001fb8 <HAL_RCC_GetSysClockFreq+0x114>)
 8001f2a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001f2c:	693b      	ldr	r3, [r7, #16]
 8001f2e:	2b0c      	cmp	r3, #12
 8001f30:	d134      	bne.n	8001f9c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001f32:	4b1e      	ldr	r3, [pc, #120]	; (8001fac <HAL_RCC_GetSysClockFreq+0x108>)
 8001f34:	68db      	ldr	r3, [r3, #12]
 8001f36:	f003 0303 	and.w	r3, r3, #3
 8001f3a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001f3c:	68bb      	ldr	r3, [r7, #8]
 8001f3e:	2b02      	cmp	r3, #2
 8001f40:	d003      	beq.n	8001f4a <HAL_RCC_GetSysClockFreq+0xa6>
 8001f42:	68bb      	ldr	r3, [r7, #8]
 8001f44:	2b03      	cmp	r3, #3
 8001f46:	d003      	beq.n	8001f50 <HAL_RCC_GetSysClockFreq+0xac>
 8001f48:	e005      	b.n	8001f56 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001f4a:	4b1a      	ldr	r3, [pc, #104]	; (8001fb4 <HAL_RCC_GetSysClockFreq+0x110>)
 8001f4c:	617b      	str	r3, [r7, #20]
      break;
 8001f4e:	e005      	b.n	8001f5c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001f50:	4b19      	ldr	r3, [pc, #100]	; (8001fb8 <HAL_RCC_GetSysClockFreq+0x114>)
 8001f52:	617b      	str	r3, [r7, #20]
      break;
 8001f54:	e002      	b.n	8001f5c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001f56:	69fb      	ldr	r3, [r7, #28]
 8001f58:	617b      	str	r3, [r7, #20]
      break;
 8001f5a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001f5c:	4b13      	ldr	r3, [pc, #76]	; (8001fac <HAL_RCC_GetSysClockFreq+0x108>)
 8001f5e:	68db      	ldr	r3, [r3, #12]
 8001f60:	091b      	lsrs	r3, r3, #4
 8001f62:	f003 0307 	and.w	r3, r3, #7
 8001f66:	3301      	adds	r3, #1
 8001f68:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001f6a:	4b10      	ldr	r3, [pc, #64]	; (8001fac <HAL_RCC_GetSysClockFreq+0x108>)
 8001f6c:	68db      	ldr	r3, [r3, #12]
 8001f6e:	0a1b      	lsrs	r3, r3, #8
 8001f70:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001f74:	697a      	ldr	r2, [r7, #20]
 8001f76:	fb02 f203 	mul.w	r2, r2, r3
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f80:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001f82:	4b0a      	ldr	r3, [pc, #40]	; (8001fac <HAL_RCC_GetSysClockFreq+0x108>)
 8001f84:	68db      	ldr	r3, [r3, #12]
 8001f86:	0e5b      	lsrs	r3, r3, #25
 8001f88:	f003 0303 	and.w	r3, r3, #3
 8001f8c:	3301      	adds	r3, #1
 8001f8e:	005b      	lsls	r3, r3, #1
 8001f90:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001f92:	697a      	ldr	r2, [r7, #20]
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f9a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001f9c:	69bb      	ldr	r3, [r7, #24]
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	3724      	adds	r7, #36	; 0x24
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa8:	4770      	bx	lr
 8001faa:	bf00      	nop
 8001fac:	40021000 	.word	0x40021000
 8001fb0:	08006260 	.word	0x08006260
 8001fb4:	00f42400 	.word	0x00f42400
 8001fb8:	007a1200 	.word	0x007a1200

08001fbc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001fc0:	4b03      	ldr	r3, [pc, #12]	; (8001fd0 <HAL_RCC_GetHCLKFreq+0x14>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
}
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fcc:	4770      	bx	lr
 8001fce:	bf00      	nop
 8001fd0:	20000000 	.word	0x20000000

08001fd4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001fd8:	f7ff fff0 	bl	8001fbc <HAL_RCC_GetHCLKFreq>
 8001fdc:	4602      	mov	r2, r0
 8001fde:	4b06      	ldr	r3, [pc, #24]	; (8001ff8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001fe0:	689b      	ldr	r3, [r3, #8]
 8001fe2:	0adb      	lsrs	r3, r3, #11
 8001fe4:	f003 0307 	and.w	r3, r3, #7
 8001fe8:	4904      	ldr	r1, [pc, #16]	; (8001ffc <HAL_RCC_GetPCLK2Freq+0x28>)
 8001fea:	5ccb      	ldrb	r3, [r1, r3]
 8001fec:	f003 031f 	and.w	r3, r3, #31
 8001ff0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	bd80      	pop	{r7, pc}
 8001ff8:	40021000 	.word	0x40021000
 8001ffc:	08006258 	.word	0x08006258

08002000 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002000:	b480      	push	{r7}
 8002002:	b083      	sub	sp, #12
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
 8002008:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	220f      	movs	r2, #15
 800200e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8002010:	4b12      	ldr	r3, [pc, #72]	; (800205c <HAL_RCC_GetClockConfig+0x5c>)
 8002012:	689b      	ldr	r3, [r3, #8]
 8002014:	f003 0203 	and.w	r2, r3, #3
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800201c:	4b0f      	ldr	r3, [pc, #60]	; (800205c <HAL_RCC_GetClockConfig+0x5c>)
 800201e:	689b      	ldr	r3, [r3, #8]
 8002020:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8002028:	4b0c      	ldr	r3, [pc, #48]	; (800205c <HAL_RCC_GetClockConfig+0x5c>)
 800202a:	689b      	ldr	r3, [r3, #8]
 800202c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8002034:	4b09      	ldr	r3, [pc, #36]	; (800205c <HAL_RCC_GetClockConfig+0x5c>)
 8002036:	689b      	ldr	r3, [r3, #8]
 8002038:	08db      	lsrs	r3, r3, #3
 800203a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002042:	4b07      	ldr	r3, [pc, #28]	; (8002060 <HAL_RCC_GetClockConfig+0x60>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f003 0207 	and.w	r2, r3, #7
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	601a      	str	r2, [r3, #0]
}
 800204e:	bf00      	nop
 8002050:	370c      	adds	r7, #12
 8002052:	46bd      	mov	sp, r7
 8002054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002058:	4770      	bx	lr
 800205a:	bf00      	nop
 800205c:	40021000 	.word	0x40021000
 8002060:	40022000 	.word	0x40022000

08002064 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b086      	sub	sp, #24
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800206c:	2300      	movs	r3, #0
 800206e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002070:	4b2a      	ldr	r3, [pc, #168]	; (800211c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002072:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002074:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002078:	2b00      	cmp	r3, #0
 800207a:	d003      	beq.n	8002084 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800207c:	f7ff f9e6 	bl	800144c <HAL_PWREx_GetVoltageRange>
 8002080:	6178      	str	r0, [r7, #20]
 8002082:	e014      	b.n	80020ae <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002084:	4b25      	ldr	r3, [pc, #148]	; (800211c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002086:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002088:	4a24      	ldr	r2, [pc, #144]	; (800211c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800208a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800208e:	6593      	str	r3, [r2, #88]	; 0x58
 8002090:	4b22      	ldr	r3, [pc, #136]	; (800211c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002092:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002094:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002098:	60fb      	str	r3, [r7, #12]
 800209a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800209c:	f7ff f9d6 	bl	800144c <HAL_PWREx_GetVoltageRange>
 80020a0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80020a2:	4b1e      	ldr	r3, [pc, #120]	; (800211c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80020a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020a6:	4a1d      	ldr	r2, [pc, #116]	; (800211c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80020a8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80020ac:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80020ae:	697b      	ldr	r3, [r7, #20]
 80020b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80020b4:	d10b      	bne.n	80020ce <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	2b80      	cmp	r3, #128	; 0x80
 80020ba:	d919      	bls.n	80020f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2ba0      	cmp	r3, #160	; 0xa0
 80020c0:	d902      	bls.n	80020c8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80020c2:	2302      	movs	r3, #2
 80020c4:	613b      	str	r3, [r7, #16]
 80020c6:	e013      	b.n	80020f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80020c8:	2301      	movs	r3, #1
 80020ca:	613b      	str	r3, [r7, #16]
 80020cc:	e010      	b.n	80020f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2b80      	cmp	r3, #128	; 0x80
 80020d2:	d902      	bls.n	80020da <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80020d4:	2303      	movs	r3, #3
 80020d6:	613b      	str	r3, [r7, #16]
 80020d8:	e00a      	b.n	80020f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2b80      	cmp	r3, #128	; 0x80
 80020de:	d102      	bne.n	80020e6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80020e0:	2302      	movs	r3, #2
 80020e2:	613b      	str	r3, [r7, #16]
 80020e4:	e004      	b.n	80020f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2b70      	cmp	r3, #112	; 0x70
 80020ea:	d101      	bne.n	80020f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80020ec:	2301      	movs	r3, #1
 80020ee:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80020f0:	4b0b      	ldr	r3, [pc, #44]	; (8002120 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f023 0207 	bic.w	r2, r3, #7
 80020f8:	4909      	ldr	r1, [pc, #36]	; (8002120 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80020fa:	693b      	ldr	r3, [r7, #16]
 80020fc:	4313      	orrs	r3, r2
 80020fe:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002100:	4b07      	ldr	r3, [pc, #28]	; (8002120 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f003 0307 	and.w	r3, r3, #7
 8002108:	693a      	ldr	r2, [r7, #16]
 800210a:	429a      	cmp	r2, r3
 800210c:	d001      	beq.n	8002112 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800210e:	2301      	movs	r3, #1
 8002110:	e000      	b.n	8002114 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002112:	2300      	movs	r3, #0
}
 8002114:	4618      	mov	r0, r3
 8002116:	3718      	adds	r7, #24
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}
 800211c:	40021000 	.word	0x40021000
 8002120:	40022000 	.word	0x40022000

08002124 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b086      	sub	sp, #24
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800212c:	2300      	movs	r3, #0
 800212e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002130:	2300      	movs	r3, #0
 8002132:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800213c:	2b00      	cmp	r3, #0
 800213e:	d041      	beq.n	80021c4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002144:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002148:	d02a      	beq.n	80021a0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800214a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800214e:	d824      	bhi.n	800219a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002150:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002154:	d008      	beq.n	8002168 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002156:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800215a:	d81e      	bhi.n	800219a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800215c:	2b00      	cmp	r3, #0
 800215e:	d00a      	beq.n	8002176 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002160:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002164:	d010      	beq.n	8002188 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002166:	e018      	b.n	800219a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002168:	4b86      	ldr	r3, [pc, #536]	; (8002384 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800216a:	68db      	ldr	r3, [r3, #12]
 800216c:	4a85      	ldr	r2, [pc, #532]	; (8002384 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800216e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002172:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002174:	e015      	b.n	80021a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	3304      	adds	r3, #4
 800217a:	2100      	movs	r1, #0
 800217c:	4618      	mov	r0, r3
 800217e:	f000 fabb 	bl	80026f8 <RCCEx_PLLSAI1_Config>
 8002182:	4603      	mov	r3, r0
 8002184:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002186:	e00c      	b.n	80021a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	3320      	adds	r3, #32
 800218c:	2100      	movs	r1, #0
 800218e:	4618      	mov	r0, r3
 8002190:	f000 fba6 	bl	80028e0 <RCCEx_PLLSAI2_Config>
 8002194:	4603      	mov	r3, r0
 8002196:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002198:	e003      	b.n	80021a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800219a:	2301      	movs	r3, #1
 800219c:	74fb      	strb	r3, [r7, #19]
      break;
 800219e:	e000      	b.n	80021a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80021a0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80021a2:	7cfb      	ldrb	r3, [r7, #19]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d10b      	bne.n	80021c0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80021a8:	4b76      	ldr	r3, [pc, #472]	; (8002384 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021ae:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80021b6:	4973      	ldr	r1, [pc, #460]	; (8002384 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021b8:	4313      	orrs	r3, r2
 80021ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80021be:	e001      	b.n	80021c4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80021c0:	7cfb      	ldrb	r3, [r7, #19]
 80021c2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d041      	beq.n	8002254 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80021d4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80021d8:	d02a      	beq.n	8002230 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80021da:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80021de:	d824      	bhi.n	800222a <HAL_RCCEx_PeriphCLKConfig+0x106>
 80021e0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80021e4:	d008      	beq.n	80021f8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80021e6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80021ea:	d81e      	bhi.n	800222a <HAL_RCCEx_PeriphCLKConfig+0x106>
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d00a      	beq.n	8002206 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80021f0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80021f4:	d010      	beq.n	8002218 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80021f6:	e018      	b.n	800222a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80021f8:	4b62      	ldr	r3, [pc, #392]	; (8002384 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021fa:	68db      	ldr	r3, [r3, #12]
 80021fc:	4a61      	ldr	r2, [pc, #388]	; (8002384 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002202:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002204:	e015      	b.n	8002232 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	3304      	adds	r3, #4
 800220a:	2100      	movs	r1, #0
 800220c:	4618      	mov	r0, r3
 800220e:	f000 fa73 	bl	80026f8 <RCCEx_PLLSAI1_Config>
 8002212:	4603      	mov	r3, r0
 8002214:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002216:	e00c      	b.n	8002232 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	3320      	adds	r3, #32
 800221c:	2100      	movs	r1, #0
 800221e:	4618      	mov	r0, r3
 8002220:	f000 fb5e 	bl	80028e0 <RCCEx_PLLSAI2_Config>
 8002224:	4603      	mov	r3, r0
 8002226:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002228:	e003      	b.n	8002232 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800222a:	2301      	movs	r3, #1
 800222c:	74fb      	strb	r3, [r7, #19]
      break;
 800222e:	e000      	b.n	8002232 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002230:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002232:	7cfb      	ldrb	r3, [r7, #19]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d10b      	bne.n	8002250 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002238:	4b52      	ldr	r3, [pc, #328]	; (8002384 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800223a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800223e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002246:	494f      	ldr	r1, [pc, #316]	; (8002384 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002248:	4313      	orrs	r3, r2
 800224a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800224e:	e001      	b.n	8002254 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002250:	7cfb      	ldrb	r3, [r7, #19]
 8002252:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800225c:	2b00      	cmp	r3, #0
 800225e:	f000 80a0 	beq.w	80023a2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002262:	2300      	movs	r3, #0
 8002264:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002266:	4b47      	ldr	r3, [pc, #284]	; (8002384 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002268:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800226a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800226e:	2b00      	cmp	r3, #0
 8002270:	d101      	bne.n	8002276 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002272:	2301      	movs	r3, #1
 8002274:	e000      	b.n	8002278 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002276:	2300      	movs	r3, #0
 8002278:	2b00      	cmp	r3, #0
 800227a:	d00d      	beq.n	8002298 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800227c:	4b41      	ldr	r3, [pc, #260]	; (8002384 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800227e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002280:	4a40      	ldr	r2, [pc, #256]	; (8002384 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002282:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002286:	6593      	str	r3, [r2, #88]	; 0x58
 8002288:	4b3e      	ldr	r3, [pc, #248]	; (8002384 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800228a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800228c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002290:	60bb      	str	r3, [r7, #8]
 8002292:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002294:	2301      	movs	r3, #1
 8002296:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002298:	4b3b      	ldr	r3, [pc, #236]	; (8002388 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a3a      	ldr	r2, [pc, #232]	; (8002388 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800229e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022a2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80022a4:	f7fe fe0a 	bl	8000ebc <HAL_GetTick>
 80022a8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80022aa:	e009      	b.n	80022c0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022ac:	f7fe fe06 	bl	8000ebc <HAL_GetTick>
 80022b0:	4602      	mov	r2, r0
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	1ad3      	subs	r3, r2, r3
 80022b6:	2b02      	cmp	r3, #2
 80022b8:	d902      	bls.n	80022c0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80022ba:	2303      	movs	r3, #3
 80022bc:	74fb      	strb	r3, [r7, #19]
        break;
 80022be:	e005      	b.n	80022cc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80022c0:	4b31      	ldr	r3, [pc, #196]	; (8002388 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d0ef      	beq.n	80022ac <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80022cc:	7cfb      	ldrb	r3, [r7, #19]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d15c      	bne.n	800238c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80022d2:	4b2c      	ldr	r3, [pc, #176]	; (8002384 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022d8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80022dc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80022de:	697b      	ldr	r3, [r7, #20]
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d01f      	beq.n	8002324 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80022ea:	697a      	ldr	r2, [r7, #20]
 80022ec:	429a      	cmp	r2, r3
 80022ee:	d019      	beq.n	8002324 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80022f0:	4b24      	ldr	r3, [pc, #144]	; (8002384 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80022fa:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80022fc:	4b21      	ldr	r3, [pc, #132]	; (8002384 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002302:	4a20      	ldr	r2, [pc, #128]	; (8002384 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002304:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002308:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800230c:	4b1d      	ldr	r3, [pc, #116]	; (8002384 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800230e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002312:	4a1c      	ldr	r2, [pc, #112]	; (8002384 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002314:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002318:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800231c:	4a19      	ldr	r2, [pc, #100]	; (8002384 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800231e:	697b      	ldr	r3, [r7, #20]
 8002320:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002324:	697b      	ldr	r3, [r7, #20]
 8002326:	f003 0301 	and.w	r3, r3, #1
 800232a:	2b00      	cmp	r3, #0
 800232c:	d016      	beq.n	800235c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800232e:	f7fe fdc5 	bl	8000ebc <HAL_GetTick>
 8002332:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002334:	e00b      	b.n	800234e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002336:	f7fe fdc1 	bl	8000ebc <HAL_GetTick>
 800233a:	4602      	mov	r2, r0
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	1ad3      	subs	r3, r2, r3
 8002340:	f241 3288 	movw	r2, #5000	; 0x1388
 8002344:	4293      	cmp	r3, r2
 8002346:	d902      	bls.n	800234e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002348:	2303      	movs	r3, #3
 800234a:	74fb      	strb	r3, [r7, #19]
            break;
 800234c:	e006      	b.n	800235c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800234e:	4b0d      	ldr	r3, [pc, #52]	; (8002384 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002350:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002354:	f003 0302 	and.w	r3, r3, #2
 8002358:	2b00      	cmp	r3, #0
 800235a:	d0ec      	beq.n	8002336 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800235c:	7cfb      	ldrb	r3, [r7, #19]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d10c      	bne.n	800237c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002362:	4b08      	ldr	r3, [pc, #32]	; (8002384 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002364:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002368:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002372:	4904      	ldr	r1, [pc, #16]	; (8002384 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002374:	4313      	orrs	r3, r2
 8002376:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800237a:	e009      	b.n	8002390 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800237c:	7cfb      	ldrb	r3, [r7, #19]
 800237e:	74bb      	strb	r3, [r7, #18]
 8002380:	e006      	b.n	8002390 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002382:	bf00      	nop
 8002384:	40021000 	.word	0x40021000
 8002388:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800238c:	7cfb      	ldrb	r3, [r7, #19]
 800238e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002390:	7c7b      	ldrb	r3, [r7, #17]
 8002392:	2b01      	cmp	r3, #1
 8002394:	d105      	bne.n	80023a2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002396:	4b9e      	ldr	r3, [pc, #632]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002398:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800239a:	4a9d      	ldr	r2, [pc, #628]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800239c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80023a0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f003 0301 	and.w	r3, r3, #1
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d00a      	beq.n	80023c4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80023ae:	4b98      	ldr	r3, [pc, #608]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023b4:	f023 0203 	bic.w	r2, r3, #3
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023bc:	4994      	ldr	r1, [pc, #592]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023be:	4313      	orrs	r3, r2
 80023c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f003 0302 	and.w	r3, r3, #2
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d00a      	beq.n	80023e6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80023d0:	4b8f      	ldr	r3, [pc, #572]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023d6:	f023 020c 	bic.w	r2, r3, #12
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023de:	498c      	ldr	r1, [pc, #560]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023e0:	4313      	orrs	r3, r2
 80023e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f003 0304 	and.w	r3, r3, #4
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d00a      	beq.n	8002408 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80023f2:	4b87      	ldr	r3, [pc, #540]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023f8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002400:	4983      	ldr	r1, [pc, #524]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002402:	4313      	orrs	r3, r2
 8002404:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f003 0308 	and.w	r3, r3, #8
 8002410:	2b00      	cmp	r3, #0
 8002412:	d00a      	beq.n	800242a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002414:	4b7e      	ldr	r3, [pc, #504]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002416:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800241a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002422:	497b      	ldr	r1, [pc, #492]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002424:	4313      	orrs	r3, r2
 8002426:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f003 0310 	and.w	r3, r3, #16
 8002432:	2b00      	cmp	r3, #0
 8002434:	d00a      	beq.n	800244c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002436:	4b76      	ldr	r3, [pc, #472]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002438:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800243c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002444:	4972      	ldr	r1, [pc, #456]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002446:	4313      	orrs	r3, r2
 8002448:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f003 0320 	and.w	r3, r3, #32
 8002454:	2b00      	cmp	r3, #0
 8002456:	d00a      	beq.n	800246e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002458:	4b6d      	ldr	r3, [pc, #436]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800245a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800245e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002466:	496a      	ldr	r1, [pc, #424]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002468:	4313      	orrs	r3, r2
 800246a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002476:	2b00      	cmp	r3, #0
 8002478:	d00a      	beq.n	8002490 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800247a:	4b65      	ldr	r3, [pc, #404]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800247c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002480:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002488:	4961      	ldr	r1, [pc, #388]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800248a:	4313      	orrs	r3, r2
 800248c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002498:	2b00      	cmp	r3, #0
 800249a:	d00a      	beq.n	80024b2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800249c:	4b5c      	ldr	r3, [pc, #368]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800249e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024a2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024aa:	4959      	ldr	r1, [pc, #356]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024ac:	4313      	orrs	r3, r2
 80024ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d00a      	beq.n	80024d4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80024be:	4b54      	ldr	r3, [pc, #336]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024c4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80024cc:	4950      	ldr	r1, [pc, #320]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024ce:	4313      	orrs	r3, r2
 80024d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d00a      	beq.n	80024f6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80024e0:	4b4b      	ldr	r3, [pc, #300]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024e6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024ee:	4948      	ldr	r1, [pc, #288]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024f0:	4313      	orrs	r3, r2
 80024f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d00a      	beq.n	8002518 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002502:	4b43      	ldr	r3, [pc, #268]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002504:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002508:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002510:	493f      	ldr	r1, [pc, #252]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002512:	4313      	orrs	r3, r2
 8002514:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002520:	2b00      	cmp	r3, #0
 8002522:	d028      	beq.n	8002576 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002524:	4b3a      	ldr	r3, [pc, #232]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002526:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800252a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002532:	4937      	ldr	r1, [pc, #220]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002534:	4313      	orrs	r3, r2
 8002536:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800253e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002542:	d106      	bne.n	8002552 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002544:	4b32      	ldr	r3, [pc, #200]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002546:	68db      	ldr	r3, [r3, #12]
 8002548:	4a31      	ldr	r2, [pc, #196]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800254a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800254e:	60d3      	str	r3, [r2, #12]
 8002550:	e011      	b.n	8002576 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002556:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800255a:	d10c      	bne.n	8002576 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	3304      	adds	r3, #4
 8002560:	2101      	movs	r1, #1
 8002562:	4618      	mov	r0, r3
 8002564:	f000 f8c8 	bl	80026f8 <RCCEx_PLLSAI1_Config>
 8002568:	4603      	mov	r3, r0
 800256a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800256c:	7cfb      	ldrb	r3, [r7, #19]
 800256e:	2b00      	cmp	r3, #0
 8002570:	d001      	beq.n	8002576 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002572:	7cfb      	ldrb	r3, [r7, #19]
 8002574:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800257e:	2b00      	cmp	r3, #0
 8002580:	d028      	beq.n	80025d4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002582:	4b23      	ldr	r3, [pc, #140]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002584:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002588:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002590:	491f      	ldr	r1, [pc, #124]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002592:	4313      	orrs	r3, r2
 8002594:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800259c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80025a0:	d106      	bne.n	80025b0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80025a2:	4b1b      	ldr	r3, [pc, #108]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025a4:	68db      	ldr	r3, [r3, #12]
 80025a6:	4a1a      	ldr	r2, [pc, #104]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025a8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80025ac:	60d3      	str	r3, [r2, #12]
 80025ae:	e011      	b.n	80025d4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025b4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80025b8:	d10c      	bne.n	80025d4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	3304      	adds	r3, #4
 80025be:	2101      	movs	r1, #1
 80025c0:	4618      	mov	r0, r3
 80025c2:	f000 f899 	bl	80026f8 <RCCEx_PLLSAI1_Config>
 80025c6:	4603      	mov	r3, r0
 80025c8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80025ca:	7cfb      	ldrb	r3, [r7, #19]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d001      	beq.n	80025d4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80025d0:	7cfb      	ldrb	r3, [r7, #19]
 80025d2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d02b      	beq.n	8002638 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80025e0:	4b0b      	ldr	r3, [pc, #44]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025e6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80025ee:	4908      	ldr	r1, [pc, #32]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025f0:	4313      	orrs	r3, r2
 80025f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80025fa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80025fe:	d109      	bne.n	8002614 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002600:	4b03      	ldr	r3, [pc, #12]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002602:	68db      	ldr	r3, [r3, #12]
 8002604:	4a02      	ldr	r2, [pc, #8]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002606:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800260a:	60d3      	str	r3, [r2, #12]
 800260c:	e014      	b.n	8002638 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800260e:	bf00      	nop
 8002610:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002618:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800261c:	d10c      	bne.n	8002638 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	3304      	adds	r3, #4
 8002622:	2101      	movs	r1, #1
 8002624:	4618      	mov	r0, r3
 8002626:	f000 f867 	bl	80026f8 <RCCEx_PLLSAI1_Config>
 800262a:	4603      	mov	r3, r0
 800262c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800262e:	7cfb      	ldrb	r3, [r7, #19]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d001      	beq.n	8002638 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002634:	7cfb      	ldrb	r3, [r7, #19]
 8002636:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002640:	2b00      	cmp	r3, #0
 8002642:	d02f      	beq.n	80026a4 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002644:	4b2b      	ldr	r3, [pc, #172]	; (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002646:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800264a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002652:	4928      	ldr	r1, [pc, #160]	; (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002654:	4313      	orrs	r3, r2
 8002656:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800265e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002662:	d10d      	bne.n	8002680 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	3304      	adds	r3, #4
 8002668:	2102      	movs	r1, #2
 800266a:	4618      	mov	r0, r3
 800266c:	f000 f844 	bl	80026f8 <RCCEx_PLLSAI1_Config>
 8002670:	4603      	mov	r3, r0
 8002672:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002674:	7cfb      	ldrb	r3, [r7, #19]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d014      	beq.n	80026a4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800267a:	7cfb      	ldrb	r3, [r7, #19]
 800267c:	74bb      	strb	r3, [r7, #18]
 800267e:	e011      	b.n	80026a4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002684:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002688:	d10c      	bne.n	80026a4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	3320      	adds	r3, #32
 800268e:	2102      	movs	r1, #2
 8002690:	4618      	mov	r0, r3
 8002692:	f000 f925 	bl	80028e0 <RCCEx_PLLSAI2_Config>
 8002696:	4603      	mov	r3, r0
 8002698:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800269a:	7cfb      	ldrb	r3, [r7, #19]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d001      	beq.n	80026a4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80026a0:	7cfb      	ldrb	r3, [r7, #19]
 80026a2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d00a      	beq.n	80026c6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80026b0:	4b10      	ldr	r3, [pc, #64]	; (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80026b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026b6:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80026be:	490d      	ldr	r1, [pc, #52]	; (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80026c0:	4313      	orrs	r3, r2
 80026c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d00b      	beq.n	80026ea <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80026d2:	4b08      	ldr	r3, [pc, #32]	; (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80026d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026d8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80026e2:	4904      	ldr	r1, [pc, #16]	; (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80026e4:	4313      	orrs	r3, r2
 80026e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80026ea:	7cbb      	ldrb	r3, [r7, #18]
}
 80026ec:	4618      	mov	r0, r3
 80026ee:	3718      	adds	r7, #24
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}
 80026f4:	40021000 	.word	0x40021000

080026f8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b084      	sub	sp, #16
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
 8002700:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002702:	2300      	movs	r3, #0
 8002704:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002706:	4b75      	ldr	r3, [pc, #468]	; (80028dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002708:	68db      	ldr	r3, [r3, #12]
 800270a:	f003 0303 	and.w	r3, r3, #3
 800270e:	2b00      	cmp	r3, #0
 8002710:	d018      	beq.n	8002744 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002712:	4b72      	ldr	r3, [pc, #456]	; (80028dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002714:	68db      	ldr	r3, [r3, #12]
 8002716:	f003 0203 	and.w	r2, r3, #3
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	429a      	cmp	r2, r3
 8002720:	d10d      	bne.n	800273e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
       ||
 8002726:	2b00      	cmp	r3, #0
 8002728:	d009      	beq.n	800273e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800272a:	4b6c      	ldr	r3, [pc, #432]	; (80028dc <RCCEx_PLLSAI1_Config+0x1e4>)
 800272c:	68db      	ldr	r3, [r3, #12]
 800272e:	091b      	lsrs	r3, r3, #4
 8002730:	f003 0307 	and.w	r3, r3, #7
 8002734:	1c5a      	adds	r2, r3, #1
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	685b      	ldr	r3, [r3, #4]
       ||
 800273a:	429a      	cmp	r2, r3
 800273c:	d047      	beq.n	80027ce <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800273e:	2301      	movs	r3, #1
 8002740:	73fb      	strb	r3, [r7, #15]
 8002742:	e044      	b.n	80027ce <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	2b03      	cmp	r3, #3
 800274a:	d018      	beq.n	800277e <RCCEx_PLLSAI1_Config+0x86>
 800274c:	2b03      	cmp	r3, #3
 800274e:	d825      	bhi.n	800279c <RCCEx_PLLSAI1_Config+0xa4>
 8002750:	2b01      	cmp	r3, #1
 8002752:	d002      	beq.n	800275a <RCCEx_PLLSAI1_Config+0x62>
 8002754:	2b02      	cmp	r3, #2
 8002756:	d009      	beq.n	800276c <RCCEx_PLLSAI1_Config+0x74>
 8002758:	e020      	b.n	800279c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800275a:	4b60      	ldr	r3, [pc, #384]	; (80028dc <RCCEx_PLLSAI1_Config+0x1e4>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f003 0302 	and.w	r3, r3, #2
 8002762:	2b00      	cmp	r3, #0
 8002764:	d11d      	bne.n	80027a2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002766:	2301      	movs	r3, #1
 8002768:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800276a:	e01a      	b.n	80027a2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800276c:	4b5b      	ldr	r3, [pc, #364]	; (80028dc <RCCEx_PLLSAI1_Config+0x1e4>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002774:	2b00      	cmp	r3, #0
 8002776:	d116      	bne.n	80027a6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002778:	2301      	movs	r3, #1
 800277a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800277c:	e013      	b.n	80027a6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800277e:	4b57      	ldr	r3, [pc, #348]	; (80028dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002786:	2b00      	cmp	r3, #0
 8002788:	d10f      	bne.n	80027aa <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800278a:	4b54      	ldr	r3, [pc, #336]	; (80028dc <RCCEx_PLLSAI1_Config+0x1e4>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002792:	2b00      	cmp	r3, #0
 8002794:	d109      	bne.n	80027aa <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002796:	2301      	movs	r3, #1
 8002798:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800279a:	e006      	b.n	80027aa <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800279c:	2301      	movs	r3, #1
 800279e:	73fb      	strb	r3, [r7, #15]
      break;
 80027a0:	e004      	b.n	80027ac <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80027a2:	bf00      	nop
 80027a4:	e002      	b.n	80027ac <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80027a6:	bf00      	nop
 80027a8:	e000      	b.n	80027ac <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80027aa:	bf00      	nop
    }

    if(status == HAL_OK)
 80027ac:	7bfb      	ldrb	r3, [r7, #15]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d10d      	bne.n	80027ce <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80027b2:	4b4a      	ldr	r3, [pc, #296]	; (80028dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80027b4:	68db      	ldr	r3, [r3, #12]
 80027b6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6819      	ldr	r1, [r3, #0]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	3b01      	subs	r3, #1
 80027c4:	011b      	lsls	r3, r3, #4
 80027c6:	430b      	orrs	r3, r1
 80027c8:	4944      	ldr	r1, [pc, #272]	; (80028dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80027ca:	4313      	orrs	r3, r2
 80027cc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80027ce:	7bfb      	ldrb	r3, [r7, #15]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d17d      	bne.n	80028d0 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80027d4:	4b41      	ldr	r3, [pc, #260]	; (80028dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4a40      	ldr	r2, [pc, #256]	; (80028dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80027da:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80027de:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80027e0:	f7fe fb6c 	bl	8000ebc <HAL_GetTick>
 80027e4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80027e6:	e009      	b.n	80027fc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80027e8:	f7fe fb68 	bl	8000ebc <HAL_GetTick>
 80027ec:	4602      	mov	r2, r0
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	1ad3      	subs	r3, r2, r3
 80027f2:	2b02      	cmp	r3, #2
 80027f4:	d902      	bls.n	80027fc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80027f6:	2303      	movs	r3, #3
 80027f8:	73fb      	strb	r3, [r7, #15]
        break;
 80027fa:	e005      	b.n	8002808 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80027fc:	4b37      	ldr	r3, [pc, #220]	; (80028dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002804:	2b00      	cmp	r3, #0
 8002806:	d1ef      	bne.n	80027e8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002808:	7bfb      	ldrb	r3, [r7, #15]
 800280a:	2b00      	cmp	r3, #0
 800280c:	d160      	bne.n	80028d0 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d111      	bne.n	8002838 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002814:	4b31      	ldr	r3, [pc, #196]	; (80028dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002816:	691b      	ldr	r3, [r3, #16]
 8002818:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800281c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002820:	687a      	ldr	r2, [r7, #4]
 8002822:	6892      	ldr	r2, [r2, #8]
 8002824:	0211      	lsls	r1, r2, #8
 8002826:	687a      	ldr	r2, [r7, #4]
 8002828:	68d2      	ldr	r2, [r2, #12]
 800282a:	0912      	lsrs	r2, r2, #4
 800282c:	0452      	lsls	r2, r2, #17
 800282e:	430a      	orrs	r2, r1
 8002830:	492a      	ldr	r1, [pc, #168]	; (80028dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002832:	4313      	orrs	r3, r2
 8002834:	610b      	str	r3, [r1, #16]
 8002836:	e027      	b.n	8002888 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	2b01      	cmp	r3, #1
 800283c:	d112      	bne.n	8002864 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800283e:	4b27      	ldr	r3, [pc, #156]	; (80028dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002840:	691b      	ldr	r3, [r3, #16]
 8002842:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002846:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800284a:	687a      	ldr	r2, [r7, #4]
 800284c:	6892      	ldr	r2, [r2, #8]
 800284e:	0211      	lsls	r1, r2, #8
 8002850:	687a      	ldr	r2, [r7, #4]
 8002852:	6912      	ldr	r2, [r2, #16]
 8002854:	0852      	lsrs	r2, r2, #1
 8002856:	3a01      	subs	r2, #1
 8002858:	0552      	lsls	r2, r2, #21
 800285a:	430a      	orrs	r2, r1
 800285c:	491f      	ldr	r1, [pc, #124]	; (80028dc <RCCEx_PLLSAI1_Config+0x1e4>)
 800285e:	4313      	orrs	r3, r2
 8002860:	610b      	str	r3, [r1, #16]
 8002862:	e011      	b.n	8002888 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002864:	4b1d      	ldr	r3, [pc, #116]	; (80028dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002866:	691b      	ldr	r3, [r3, #16]
 8002868:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800286c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002870:	687a      	ldr	r2, [r7, #4]
 8002872:	6892      	ldr	r2, [r2, #8]
 8002874:	0211      	lsls	r1, r2, #8
 8002876:	687a      	ldr	r2, [r7, #4]
 8002878:	6952      	ldr	r2, [r2, #20]
 800287a:	0852      	lsrs	r2, r2, #1
 800287c:	3a01      	subs	r2, #1
 800287e:	0652      	lsls	r2, r2, #25
 8002880:	430a      	orrs	r2, r1
 8002882:	4916      	ldr	r1, [pc, #88]	; (80028dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002884:	4313      	orrs	r3, r2
 8002886:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002888:	4b14      	ldr	r3, [pc, #80]	; (80028dc <RCCEx_PLLSAI1_Config+0x1e4>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a13      	ldr	r2, [pc, #76]	; (80028dc <RCCEx_PLLSAI1_Config+0x1e4>)
 800288e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002892:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002894:	f7fe fb12 	bl	8000ebc <HAL_GetTick>
 8002898:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800289a:	e009      	b.n	80028b0 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800289c:	f7fe fb0e 	bl	8000ebc <HAL_GetTick>
 80028a0:	4602      	mov	r2, r0
 80028a2:	68bb      	ldr	r3, [r7, #8]
 80028a4:	1ad3      	subs	r3, r2, r3
 80028a6:	2b02      	cmp	r3, #2
 80028a8:	d902      	bls.n	80028b0 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80028aa:	2303      	movs	r3, #3
 80028ac:	73fb      	strb	r3, [r7, #15]
          break;
 80028ae:	e005      	b.n	80028bc <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80028b0:	4b0a      	ldr	r3, [pc, #40]	; (80028dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d0ef      	beq.n	800289c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80028bc:	7bfb      	ldrb	r3, [r7, #15]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d106      	bne.n	80028d0 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80028c2:	4b06      	ldr	r3, [pc, #24]	; (80028dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80028c4:	691a      	ldr	r2, [r3, #16]
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	699b      	ldr	r3, [r3, #24]
 80028ca:	4904      	ldr	r1, [pc, #16]	; (80028dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80028cc:	4313      	orrs	r3, r2
 80028ce:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80028d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80028d2:	4618      	mov	r0, r3
 80028d4:	3710      	adds	r7, #16
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bd80      	pop	{r7, pc}
 80028da:	bf00      	nop
 80028dc:	40021000 	.word	0x40021000

080028e0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b084      	sub	sp, #16
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
 80028e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80028ea:	2300      	movs	r3, #0
 80028ec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80028ee:	4b6a      	ldr	r3, [pc, #424]	; (8002a98 <RCCEx_PLLSAI2_Config+0x1b8>)
 80028f0:	68db      	ldr	r3, [r3, #12]
 80028f2:	f003 0303 	and.w	r3, r3, #3
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d018      	beq.n	800292c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80028fa:	4b67      	ldr	r3, [pc, #412]	; (8002a98 <RCCEx_PLLSAI2_Config+0x1b8>)
 80028fc:	68db      	ldr	r3, [r3, #12]
 80028fe:	f003 0203 	and.w	r2, r3, #3
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	429a      	cmp	r2, r3
 8002908:	d10d      	bne.n	8002926 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
       ||
 800290e:	2b00      	cmp	r3, #0
 8002910:	d009      	beq.n	8002926 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002912:	4b61      	ldr	r3, [pc, #388]	; (8002a98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002914:	68db      	ldr	r3, [r3, #12]
 8002916:	091b      	lsrs	r3, r3, #4
 8002918:	f003 0307 	and.w	r3, r3, #7
 800291c:	1c5a      	adds	r2, r3, #1
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	685b      	ldr	r3, [r3, #4]
       ||
 8002922:	429a      	cmp	r2, r3
 8002924:	d047      	beq.n	80029b6 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002926:	2301      	movs	r3, #1
 8002928:	73fb      	strb	r3, [r7, #15]
 800292a:	e044      	b.n	80029b6 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	2b03      	cmp	r3, #3
 8002932:	d018      	beq.n	8002966 <RCCEx_PLLSAI2_Config+0x86>
 8002934:	2b03      	cmp	r3, #3
 8002936:	d825      	bhi.n	8002984 <RCCEx_PLLSAI2_Config+0xa4>
 8002938:	2b01      	cmp	r3, #1
 800293a:	d002      	beq.n	8002942 <RCCEx_PLLSAI2_Config+0x62>
 800293c:	2b02      	cmp	r3, #2
 800293e:	d009      	beq.n	8002954 <RCCEx_PLLSAI2_Config+0x74>
 8002940:	e020      	b.n	8002984 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002942:	4b55      	ldr	r3, [pc, #340]	; (8002a98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f003 0302 	and.w	r3, r3, #2
 800294a:	2b00      	cmp	r3, #0
 800294c:	d11d      	bne.n	800298a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800294e:	2301      	movs	r3, #1
 8002950:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002952:	e01a      	b.n	800298a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002954:	4b50      	ldr	r3, [pc, #320]	; (8002a98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800295c:	2b00      	cmp	r3, #0
 800295e:	d116      	bne.n	800298e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002960:	2301      	movs	r3, #1
 8002962:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002964:	e013      	b.n	800298e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002966:	4b4c      	ldr	r3, [pc, #304]	; (8002a98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800296e:	2b00      	cmp	r3, #0
 8002970:	d10f      	bne.n	8002992 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002972:	4b49      	ldr	r3, [pc, #292]	; (8002a98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800297a:	2b00      	cmp	r3, #0
 800297c:	d109      	bne.n	8002992 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800297e:	2301      	movs	r3, #1
 8002980:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002982:	e006      	b.n	8002992 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002984:	2301      	movs	r3, #1
 8002986:	73fb      	strb	r3, [r7, #15]
      break;
 8002988:	e004      	b.n	8002994 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800298a:	bf00      	nop
 800298c:	e002      	b.n	8002994 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800298e:	bf00      	nop
 8002990:	e000      	b.n	8002994 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002992:	bf00      	nop
    }

    if(status == HAL_OK)
 8002994:	7bfb      	ldrb	r3, [r7, #15]
 8002996:	2b00      	cmp	r3, #0
 8002998:	d10d      	bne.n	80029b6 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800299a:	4b3f      	ldr	r3, [pc, #252]	; (8002a98 <RCCEx_PLLSAI2_Config+0x1b8>)
 800299c:	68db      	ldr	r3, [r3, #12]
 800299e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6819      	ldr	r1, [r3, #0]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	3b01      	subs	r3, #1
 80029ac:	011b      	lsls	r3, r3, #4
 80029ae:	430b      	orrs	r3, r1
 80029b0:	4939      	ldr	r1, [pc, #228]	; (8002a98 <RCCEx_PLLSAI2_Config+0x1b8>)
 80029b2:	4313      	orrs	r3, r2
 80029b4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80029b6:	7bfb      	ldrb	r3, [r7, #15]
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d167      	bne.n	8002a8c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80029bc:	4b36      	ldr	r3, [pc, #216]	; (8002a98 <RCCEx_PLLSAI2_Config+0x1b8>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a35      	ldr	r2, [pc, #212]	; (8002a98 <RCCEx_PLLSAI2_Config+0x1b8>)
 80029c2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80029c6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80029c8:	f7fe fa78 	bl	8000ebc <HAL_GetTick>
 80029cc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80029ce:	e009      	b.n	80029e4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80029d0:	f7fe fa74 	bl	8000ebc <HAL_GetTick>
 80029d4:	4602      	mov	r2, r0
 80029d6:	68bb      	ldr	r3, [r7, #8]
 80029d8:	1ad3      	subs	r3, r2, r3
 80029da:	2b02      	cmp	r3, #2
 80029dc:	d902      	bls.n	80029e4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80029de:	2303      	movs	r3, #3
 80029e0:	73fb      	strb	r3, [r7, #15]
        break;
 80029e2:	e005      	b.n	80029f0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80029e4:	4b2c      	ldr	r3, [pc, #176]	; (8002a98 <RCCEx_PLLSAI2_Config+0x1b8>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d1ef      	bne.n	80029d0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80029f0:	7bfb      	ldrb	r3, [r7, #15]
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d14a      	bne.n	8002a8c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d111      	bne.n	8002a20 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80029fc:	4b26      	ldr	r3, [pc, #152]	; (8002a98 <RCCEx_PLLSAI2_Config+0x1b8>)
 80029fe:	695b      	ldr	r3, [r3, #20]
 8002a00:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002a04:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a08:	687a      	ldr	r2, [r7, #4]
 8002a0a:	6892      	ldr	r2, [r2, #8]
 8002a0c:	0211      	lsls	r1, r2, #8
 8002a0e:	687a      	ldr	r2, [r7, #4]
 8002a10:	68d2      	ldr	r2, [r2, #12]
 8002a12:	0912      	lsrs	r2, r2, #4
 8002a14:	0452      	lsls	r2, r2, #17
 8002a16:	430a      	orrs	r2, r1
 8002a18:	491f      	ldr	r1, [pc, #124]	; (8002a98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a1a:	4313      	orrs	r3, r2
 8002a1c:	614b      	str	r3, [r1, #20]
 8002a1e:	e011      	b.n	8002a44 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002a20:	4b1d      	ldr	r3, [pc, #116]	; (8002a98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a22:	695b      	ldr	r3, [r3, #20]
 8002a24:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002a28:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002a2c:	687a      	ldr	r2, [r7, #4]
 8002a2e:	6892      	ldr	r2, [r2, #8]
 8002a30:	0211      	lsls	r1, r2, #8
 8002a32:	687a      	ldr	r2, [r7, #4]
 8002a34:	6912      	ldr	r2, [r2, #16]
 8002a36:	0852      	lsrs	r2, r2, #1
 8002a38:	3a01      	subs	r2, #1
 8002a3a:	0652      	lsls	r2, r2, #25
 8002a3c:	430a      	orrs	r2, r1
 8002a3e:	4916      	ldr	r1, [pc, #88]	; (8002a98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a40:	4313      	orrs	r3, r2
 8002a42:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002a44:	4b14      	ldr	r3, [pc, #80]	; (8002a98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4a13      	ldr	r2, [pc, #76]	; (8002a98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a4a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a4e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a50:	f7fe fa34 	bl	8000ebc <HAL_GetTick>
 8002a54:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002a56:	e009      	b.n	8002a6c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002a58:	f7fe fa30 	bl	8000ebc <HAL_GetTick>
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	68bb      	ldr	r3, [r7, #8]
 8002a60:	1ad3      	subs	r3, r2, r3
 8002a62:	2b02      	cmp	r3, #2
 8002a64:	d902      	bls.n	8002a6c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8002a66:	2303      	movs	r3, #3
 8002a68:	73fb      	strb	r3, [r7, #15]
          break;
 8002a6a:	e005      	b.n	8002a78 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002a6c:	4b0a      	ldr	r3, [pc, #40]	; (8002a98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d0ef      	beq.n	8002a58 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002a78:	7bfb      	ldrb	r3, [r7, #15]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d106      	bne.n	8002a8c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002a7e:	4b06      	ldr	r3, [pc, #24]	; (8002a98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a80:	695a      	ldr	r2, [r3, #20]
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	695b      	ldr	r3, [r3, #20]
 8002a86:	4904      	ldr	r1, [pc, #16]	; (8002a98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002a8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	3710      	adds	r7, #16
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}
 8002a96:	bf00      	nop
 8002a98:	40021000 	.word	0x40021000

08002a9c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b082      	sub	sp, #8
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d101      	bne.n	8002aae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002aaa:	2301      	movs	r3, #1
 8002aac:	e049      	b.n	8002b42 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ab4:	b2db      	uxtb	r3, r3
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d106      	bne.n	8002ac8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2200      	movs	r2, #0
 8002abe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002ac2:	6878      	ldr	r0, [r7, #4]
 8002ac4:	f000 f841 	bl	8002b4a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2202      	movs	r2, #2
 8002acc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681a      	ldr	r2, [r3, #0]
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	3304      	adds	r3, #4
 8002ad8:	4619      	mov	r1, r3
 8002ada:	4610      	mov	r0, r2
 8002adc:	f000 f9f8 	bl	8002ed0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2201      	movs	r2, #1
 8002ae4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2201      	movs	r2, #1
 8002aec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2201      	movs	r2, #1
 8002af4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2201      	movs	r2, #1
 8002afc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2201      	movs	r2, #1
 8002b04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2201      	movs	r2, #1
 8002b14:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2201      	movs	r2, #1
 8002b24:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2201      	movs	r2, #1
 8002b2c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2201      	movs	r2, #1
 8002b34:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2201      	movs	r2, #1
 8002b3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002b40:	2300      	movs	r3, #0
}
 8002b42:	4618      	mov	r0, r3
 8002b44:	3708      	adds	r7, #8
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}

08002b4a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002b4a:	b480      	push	{r7}
 8002b4c:	b083      	sub	sp, #12
 8002b4e:	af00      	add	r7, sp, #0
 8002b50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002b52:	bf00      	nop
 8002b54:	370c      	adds	r7, #12
 8002b56:	46bd      	mov	sp, r7
 8002b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5c:	4770      	bx	lr
	...

08002b60 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002b60:	b480      	push	{r7}
 8002b62:	b085      	sub	sp, #20
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b6e:	b2db      	uxtb	r3, r3
 8002b70:	2b01      	cmp	r3, #1
 8002b72:	d001      	beq.n	8002b78 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002b74:	2301      	movs	r3, #1
 8002b76:	e04f      	b.n	8002c18 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2202      	movs	r2, #2
 8002b7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	68da      	ldr	r2, [r3, #12]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f042 0201 	orr.w	r2, r2, #1
 8002b8e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4a23      	ldr	r2, [pc, #140]	; (8002c24 <HAL_TIM_Base_Start_IT+0xc4>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d01d      	beq.n	8002bd6 <HAL_TIM_Base_Start_IT+0x76>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ba2:	d018      	beq.n	8002bd6 <HAL_TIM_Base_Start_IT+0x76>
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4a1f      	ldr	r2, [pc, #124]	; (8002c28 <HAL_TIM_Base_Start_IT+0xc8>)
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d013      	beq.n	8002bd6 <HAL_TIM_Base_Start_IT+0x76>
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4a1e      	ldr	r2, [pc, #120]	; (8002c2c <HAL_TIM_Base_Start_IT+0xcc>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d00e      	beq.n	8002bd6 <HAL_TIM_Base_Start_IT+0x76>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a1c      	ldr	r2, [pc, #112]	; (8002c30 <HAL_TIM_Base_Start_IT+0xd0>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d009      	beq.n	8002bd6 <HAL_TIM_Base_Start_IT+0x76>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4a1b      	ldr	r2, [pc, #108]	; (8002c34 <HAL_TIM_Base_Start_IT+0xd4>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d004      	beq.n	8002bd6 <HAL_TIM_Base_Start_IT+0x76>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4a19      	ldr	r2, [pc, #100]	; (8002c38 <HAL_TIM_Base_Start_IT+0xd8>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d115      	bne.n	8002c02 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	689a      	ldr	r2, [r3, #8]
 8002bdc:	4b17      	ldr	r3, [pc, #92]	; (8002c3c <HAL_TIM_Base_Start_IT+0xdc>)
 8002bde:	4013      	ands	r3, r2
 8002be0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	2b06      	cmp	r3, #6
 8002be6:	d015      	beq.n	8002c14 <HAL_TIM_Base_Start_IT+0xb4>
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002bee:	d011      	beq.n	8002c14 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	681a      	ldr	r2, [r3, #0]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f042 0201 	orr.w	r2, r2, #1
 8002bfe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c00:	e008      	b.n	8002c14 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	681a      	ldr	r2, [r3, #0]
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f042 0201 	orr.w	r2, r2, #1
 8002c10:	601a      	str	r2, [r3, #0]
 8002c12:	e000      	b.n	8002c16 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c14:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002c16:	2300      	movs	r3, #0
}
 8002c18:	4618      	mov	r0, r3
 8002c1a:	3714      	adds	r7, #20
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c22:	4770      	bx	lr
 8002c24:	40012c00 	.word	0x40012c00
 8002c28:	40000400 	.word	0x40000400
 8002c2c:	40000800 	.word	0x40000800
 8002c30:	40000c00 	.word	0x40000c00
 8002c34:	40013400 	.word	0x40013400
 8002c38:	40014000 	.word	0x40014000
 8002c3c:	00010007 	.word	0x00010007

08002c40 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b082      	sub	sp, #8
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	691b      	ldr	r3, [r3, #16]
 8002c4e:	f003 0302 	and.w	r3, r3, #2
 8002c52:	2b02      	cmp	r3, #2
 8002c54:	d122      	bne.n	8002c9c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	68db      	ldr	r3, [r3, #12]
 8002c5c:	f003 0302 	and.w	r3, r3, #2
 8002c60:	2b02      	cmp	r3, #2
 8002c62:	d11b      	bne.n	8002c9c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f06f 0202 	mvn.w	r2, #2
 8002c6c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2201      	movs	r2, #1
 8002c72:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	699b      	ldr	r3, [r3, #24]
 8002c7a:	f003 0303 	and.w	r3, r3, #3
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d003      	beq.n	8002c8a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002c82:	6878      	ldr	r0, [r7, #4]
 8002c84:	f000 f905 	bl	8002e92 <HAL_TIM_IC_CaptureCallback>
 8002c88:	e005      	b.n	8002c96 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c8a:	6878      	ldr	r0, [r7, #4]
 8002c8c:	f000 f8f7 	bl	8002e7e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c90:	6878      	ldr	r0, [r7, #4]
 8002c92:	f000 f908 	bl	8002ea6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2200      	movs	r2, #0
 8002c9a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	691b      	ldr	r3, [r3, #16]
 8002ca2:	f003 0304 	and.w	r3, r3, #4
 8002ca6:	2b04      	cmp	r3, #4
 8002ca8:	d122      	bne.n	8002cf0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	68db      	ldr	r3, [r3, #12]
 8002cb0:	f003 0304 	and.w	r3, r3, #4
 8002cb4:	2b04      	cmp	r3, #4
 8002cb6:	d11b      	bne.n	8002cf0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f06f 0204 	mvn.w	r2, #4
 8002cc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2202      	movs	r2, #2
 8002cc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	699b      	ldr	r3, [r3, #24]
 8002cce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d003      	beq.n	8002cde <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002cd6:	6878      	ldr	r0, [r7, #4]
 8002cd8:	f000 f8db 	bl	8002e92 <HAL_TIM_IC_CaptureCallback>
 8002cdc:	e005      	b.n	8002cea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cde:	6878      	ldr	r0, [r7, #4]
 8002ce0:	f000 f8cd 	bl	8002e7e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ce4:	6878      	ldr	r0, [r7, #4]
 8002ce6:	f000 f8de 	bl	8002ea6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2200      	movs	r2, #0
 8002cee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	691b      	ldr	r3, [r3, #16]
 8002cf6:	f003 0308 	and.w	r3, r3, #8
 8002cfa:	2b08      	cmp	r3, #8
 8002cfc:	d122      	bne.n	8002d44 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	68db      	ldr	r3, [r3, #12]
 8002d04:	f003 0308 	and.w	r3, r3, #8
 8002d08:	2b08      	cmp	r3, #8
 8002d0a:	d11b      	bne.n	8002d44 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f06f 0208 	mvn.w	r2, #8
 8002d14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2204      	movs	r2, #4
 8002d1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	69db      	ldr	r3, [r3, #28]
 8002d22:	f003 0303 	and.w	r3, r3, #3
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d003      	beq.n	8002d32 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d2a:	6878      	ldr	r0, [r7, #4]
 8002d2c:	f000 f8b1 	bl	8002e92 <HAL_TIM_IC_CaptureCallback>
 8002d30:	e005      	b.n	8002d3e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d32:	6878      	ldr	r0, [r7, #4]
 8002d34:	f000 f8a3 	bl	8002e7e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d38:	6878      	ldr	r0, [r7, #4]
 8002d3a:	f000 f8b4 	bl	8002ea6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2200      	movs	r2, #0
 8002d42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	691b      	ldr	r3, [r3, #16]
 8002d4a:	f003 0310 	and.w	r3, r3, #16
 8002d4e:	2b10      	cmp	r3, #16
 8002d50:	d122      	bne.n	8002d98 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	68db      	ldr	r3, [r3, #12]
 8002d58:	f003 0310 	and.w	r3, r3, #16
 8002d5c:	2b10      	cmp	r3, #16
 8002d5e:	d11b      	bne.n	8002d98 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f06f 0210 	mvn.w	r2, #16
 8002d68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2208      	movs	r2, #8
 8002d6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	69db      	ldr	r3, [r3, #28]
 8002d76:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d003      	beq.n	8002d86 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d7e:	6878      	ldr	r0, [r7, #4]
 8002d80:	f000 f887 	bl	8002e92 <HAL_TIM_IC_CaptureCallback>
 8002d84:	e005      	b.n	8002d92 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d86:	6878      	ldr	r0, [r7, #4]
 8002d88:	f000 f879 	bl	8002e7e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d8c:	6878      	ldr	r0, [r7, #4]
 8002d8e:	f000 f88a 	bl	8002ea6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	2200      	movs	r2, #0
 8002d96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	691b      	ldr	r3, [r3, #16]
 8002d9e:	f003 0301 	and.w	r3, r3, #1
 8002da2:	2b01      	cmp	r3, #1
 8002da4:	d10e      	bne.n	8002dc4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	68db      	ldr	r3, [r3, #12]
 8002dac:	f003 0301 	and.w	r3, r3, #1
 8002db0:	2b01      	cmp	r3, #1
 8002db2:	d107      	bne.n	8002dc4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f06f 0201 	mvn.w	r2, #1
 8002dbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002dbe:	6878      	ldr	r0, [r7, #4]
 8002dc0:	f7fd ff2a 	bl	8000c18 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	691b      	ldr	r3, [r3, #16]
 8002dca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002dce:	2b80      	cmp	r3, #128	; 0x80
 8002dd0:	d10e      	bne.n	8002df0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	68db      	ldr	r3, [r3, #12]
 8002dd8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ddc:	2b80      	cmp	r3, #128	; 0x80
 8002dde:	d107      	bne.n	8002df0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002de8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002dea:	6878      	ldr	r0, [r7, #4]
 8002dec:	f000 f914 	bl	8003018 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	691b      	ldr	r3, [r3, #16]
 8002df6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dfa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002dfe:	d10e      	bne.n	8002e1e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	68db      	ldr	r3, [r3, #12]
 8002e06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e0a:	2b80      	cmp	r3, #128	; 0x80
 8002e0c:	d107      	bne.n	8002e1e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002e16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002e18:	6878      	ldr	r0, [r7, #4]
 8002e1a:	f000 f907 	bl	800302c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	691b      	ldr	r3, [r3, #16]
 8002e24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e28:	2b40      	cmp	r3, #64	; 0x40
 8002e2a:	d10e      	bne.n	8002e4a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	68db      	ldr	r3, [r3, #12]
 8002e32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e36:	2b40      	cmp	r3, #64	; 0x40
 8002e38:	d107      	bne.n	8002e4a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002e42:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002e44:	6878      	ldr	r0, [r7, #4]
 8002e46:	f000 f838 	bl	8002eba <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	691b      	ldr	r3, [r3, #16]
 8002e50:	f003 0320 	and.w	r3, r3, #32
 8002e54:	2b20      	cmp	r3, #32
 8002e56:	d10e      	bne.n	8002e76 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	68db      	ldr	r3, [r3, #12]
 8002e5e:	f003 0320 	and.w	r3, r3, #32
 8002e62:	2b20      	cmp	r3, #32
 8002e64:	d107      	bne.n	8002e76 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f06f 0220 	mvn.w	r2, #32
 8002e6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002e70:	6878      	ldr	r0, [r7, #4]
 8002e72:	f000 f8c7 	bl	8003004 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002e76:	bf00      	nop
 8002e78:	3708      	adds	r7, #8
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}

08002e7e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002e7e:	b480      	push	{r7}
 8002e80:	b083      	sub	sp, #12
 8002e82:	af00      	add	r7, sp, #0
 8002e84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002e86:	bf00      	nop
 8002e88:	370c      	adds	r7, #12
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e90:	4770      	bx	lr

08002e92 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002e92:	b480      	push	{r7}
 8002e94:	b083      	sub	sp, #12
 8002e96:	af00      	add	r7, sp, #0
 8002e98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002e9a:	bf00      	nop
 8002e9c:	370c      	adds	r7, #12
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea4:	4770      	bx	lr

08002ea6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002ea6:	b480      	push	{r7}
 8002ea8:	b083      	sub	sp, #12
 8002eaa:	af00      	add	r7, sp, #0
 8002eac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002eae:	bf00      	nop
 8002eb0:	370c      	adds	r7, #12
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb8:	4770      	bx	lr

08002eba <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002eba:	b480      	push	{r7}
 8002ebc:	b083      	sub	sp, #12
 8002ebe:	af00      	add	r7, sp, #0
 8002ec0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002ec2:	bf00      	nop
 8002ec4:	370c      	adds	r7, #12
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ecc:	4770      	bx	lr
	...

08002ed0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	b085      	sub	sp, #20
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
 8002ed8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	4a40      	ldr	r2, [pc, #256]	; (8002fe4 <TIM_Base_SetConfig+0x114>)
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	d013      	beq.n	8002f10 <TIM_Base_SetConfig+0x40>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002eee:	d00f      	beq.n	8002f10 <TIM_Base_SetConfig+0x40>
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	4a3d      	ldr	r2, [pc, #244]	; (8002fe8 <TIM_Base_SetConfig+0x118>)
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d00b      	beq.n	8002f10 <TIM_Base_SetConfig+0x40>
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	4a3c      	ldr	r2, [pc, #240]	; (8002fec <TIM_Base_SetConfig+0x11c>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d007      	beq.n	8002f10 <TIM_Base_SetConfig+0x40>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	4a3b      	ldr	r2, [pc, #236]	; (8002ff0 <TIM_Base_SetConfig+0x120>)
 8002f04:	4293      	cmp	r3, r2
 8002f06:	d003      	beq.n	8002f10 <TIM_Base_SetConfig+0x40>
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	4a3a      	ldr	r2, [pc, #232]	; (8002ff4 <TIM_Base_SetConfig+0x124>)
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d108      	bne.n	8002f22 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f16:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	68fa      	ldr	r2, [r7, #12]
 8002f1e:	4313      	orrs	r3, r2
 8002f20:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	4a2f      	ldr	r2, [pc, #188]	; (8002fe4 <TIM_Base_SetConfig+0x114>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d01f      	beq.n	8002f6a <TIM_Base_SetConfig+0x9a>
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f30:	d01b      	beq.n	8002f6a <TIM_Base_SetConfig+0x9a>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	4a2c      	ldr	r2, [pc, #176]	; (8002fe8 <TIM_Base_SetConfig+0x118>)
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d017      	beq.n	8002f6a <TIM_Base_SetConfig+0x9a>
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	4a2b      	ldr	r2, [pc, #172]	; (8002fec <TIM_Base_SetConfig+0x11c>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d013      	beq.n	8002f6a <TIM_Base_SetConfig+0x9a>
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	4a2a      	ldr	r2, [pc, #168]	; (8002ff0 <TIM_Base_SetConfig+0x120>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d00f      	beq.n	8002f6a <TIM_Base_SetConfig+0x9a>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	4a29      	ldr	r2, [pc, #164]	; (8002ff4 <TIM_Base_SetConfig+0x124>)
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d00b      	beq.n	8002f6a <TIM_Base_SetConfig+0x9a>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	4a28      	ldr	r2, [pc, #160]	; (8002ff8 <TIM_Base_SetConfig+0x128>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d007      	beq.n	8002f6a <TIM_Base_SetConfig+0x9a>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	4a27      	ldr	r2, [pc, #156]	; (8002ffc <TIM_Base_SetConfig+0x12c>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d003      	beq.n	8002f6a <TIM_Base_SetConfig+0x9a>
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	4a26      	ldr	r2, [pc, #152]	; (8003000 <TIM_Base_SetConfig+0x130>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d108      	bne.n	8002f7c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f70:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	68db      	ldr	r3, [r3, #12]
 8002f76:	68fa      	ldr	r2, [r7, #12]
 8002f78:	4313      	orrs	r3, r2
 8002f7a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	695b      	ldr	r3, [r3, #20]
 8002f86:	4313      	orrs	r3, r2
 8002f88:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	68fa      	ldr	r2, [r7, #12]
 8002f8e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	689a      	ldr	r2, [r3, #8]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	681a      	ldr	r2, [r3, #0]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	4a10      	ldr	r2, [pc, #64]	; (8002fe4 <TIM_Base_SetConfig+0x114>)
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	d00f      	beq.n	8002fc8 <TIM_Base_SetConfig+0xf8>
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	4a12      	ldr	r2, [pc, #72]	; (8002ff4 <TIM_Base_SetConfig+0x124>)
 8002fac:	4293      	cmp	r3, r2
 8002fae:	d00b      	beq.n	8002fc8 <TIM_Base_SetConfig+0xf8>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	4a11      	ldr	r2, [pc, #68]	; (8002ff8 <TIM_Base_SetConfig+0x128>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d007      	beq.n	8002fc8 <TIM_Base_SetConfig+0xf8>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	4a10      	ldr	r2, [pc, #64]	; (8002ffc <TIM_Base_SetConfig+0x12c>)
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d003      	beq.n	8002fc8 <TIM_Base_SetConfig+0xf8>
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	4a0f      	ldr	r2, [pc, #60]	; (8003000 <TIM_Base_SetConfig+0x130>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d103      	bne.n	8002fd0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	691a      	ldr	r2, [r3, #16]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2201      	movs	r2, #1
 8002fd4:	615a      	str	r2, [r3, #20]
}
 8002fd6:	bf00      	nop
 8002fd8:	3714      	adds	r7, #20
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe0:	4770      	bx	lr
 8002fe2:	bf00      	nop
 8002fe4:	40012c00 	.word	0x40012c00
 8002fe8:	40000400 	.word	0x40000400
 8002fec:	40000800 	.word	0x40000800
 8002ff0:	40000c00 	.word	0x40000c00
 8002ff4:	40013400 	.word	0x40013400
 8002ff8:	40014000 	.word	0x40014000
 8002ffc:	40014400 	.word	0x40014400
 8003000:	40014800 	.word	0x40014800

08003004 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003004:	b480      	push	{r7}
 8003006:	b083      	sub	sp, #12
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800300c:	bf00      	nop
 800300e:	370c      	adds	r7, #12
 8003010:	46bd      	mov	sp, r7
 8003012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003016:	4770      	bx	lr

08003018 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003018:	b480      	push	{r7}
 800301a:	b083      	sub	sp, #12
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003020:	bf00      	nop
 8003022:	370c      	adds	r7, #12
 8003024:	46bd      	mov	sp, r7
 8003026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302a:	4770      	bx	lr

0800302c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800302c:	b480      	push	{r7}
 800302e:	b083      	sub	sp, #12
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003034:	bf00      	nop
 8003036:	370c      	adds	r7, #12
 8003038:	46bd      	mov	sp, r7
 800303a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303e:	4770      	bx	lr

08003040 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8003040:	b480      	push	{r7}
 8003042:	b08b      	sub	sp, #44	; 0x2c
 8003044:	af00      	add	r7, sp, #0
 8003046:	60f8      	str	r0, [r7, #12]
 8003048:	60b9      	str	r1, [r7, #8]
 800304a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681a      	ldr	r2, [r3, #0]
 8003050:	68bb      	ldr	r3, [r7, #8]
 8003052:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003054:	697b      	ldr	r3, [r7, #20]
 8003056:	fa93 f3a3 	rbit	r3, r3
 800305a:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800305c:	693b      	ldr	r3, [r7, #16]
 800305e:	61bb      	str	r3, [r7, #24]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003060:	69bb      	ldr	r3, [r7, #24]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d101      	bne.n	800306a <LL_GPIO_SetPinMode+0x2a>
  {
    return 32U;
 8003066:	2320      	movs	r3, #32
 8003068:	e003      	b.n	8003072 <LL_GPIO_SetPinMode+0x32>
  }
  return __builtin_clz(value);
 800306a:	69bb      	ldr	r3, [r7, #24]
 800306c:	fab3 f383 	clz	r3, r3
 8003070:	b2db      	uxtb	r3, r3
 8003072:	005b      	lsls	r3, r3, #1
 8003074:	2103      	movs	r1, #3
 8003076:	fa01 f303 	lsl.w	r3, r1, r3
 800307a:	43db      	mvns	r3, r3
 800307c:	401a      	ands	r2, r3
 800307e:	68bb      	ldr	r3, [r7, #8]
 8003080:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003082:	6a3b      	ldr	r3, [r7, #32]
 8003084:	fa93 f3a3 	rbit	r3, r3
 8003088:	61fb      	str	r3, [r7, #28]
  return result;
 800308a:	69fb      	ldr	r3, [r7, #28]
 800308c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800308e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003090:	2b00      	cmp	r3, #0
 8003092:	d101      	bne.n	8003098 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8003094:	2320      	movs	r3, #32
 8003096:	e003      	b.n	80030a0 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8003098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800309a:	fab3 f383 	clz	r3, r3
 800309e:	b2db      	uxtb	r3, r3
 80030a0:	005b      	lsls	r3, r3, #1
 80030a2:	6879      	ldr	r1, [r7, #4]
 80030a4:	fa01 f303 	lsl.w	r3, r1, r3
 80030a8:	431a      	orrs	r2, r3
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	601a      	str	r2, [r3, #0]
}
 80030ae:	bf00      	nop
 80030b0:	372c      	adds	r7, #44	; 0x2c
 80030b2:	46bd      	mov	sp, r7
 80030b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b8:	4770      	bx	lr

080030ba <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 80030ba:	b480      	push	{r7}
 80030bc:	b085      	sub	sp, #20
 80030be:	af00      	add	r7, sp, #0
 80030c0:	60f8      	str	r0, [r7, #12]
 80030c2:	60b9      	str	r1, [r7, #8]
 80030c4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	685a      	ldr	r2, [r3, #4]
 80030ca:	68bb      	ldr	r3, [r7, #8]
 80030cc:	43db      	mvns	r3, r3
 80030ce:	401a      	ands	r2, r3
 80030d0:	68bb      	ldr	r3, [r7, #8]
 80030d2:	6879      	ldr	r1, [r7, #4]
 80030d4:	fb01 f303 	mul.w	r3, r1, r3
 80030d8:	431a      	orrs	r2, r3
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	605a      	str	r2, [r3, #4]
}
 80030de:	bf00      	nop
 80030e0:	3714      	adds	r7, #20
 80030e2:	46bd      	mov	sp, r7
 80030e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e8:	4770      	bx	lr

080030ea <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 80030ea:	b480      	push	{r7}
 80030ec:	b08b      	sub	sp, #44	; 0x2c
 80030ee:	af00      	add	r7, sp, #0
 80030f0:	60f8      	str	r0, [r7, #12]
 80030f2:	60b9      	str	r1, [r7, #8]
 80030f4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	689a      	ldr	r2, [r3, #8]
 80030fa:	68bb      	ldr	r3, [r7, #8]
 80030fc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030fe:	697b      	ldr	r3, [r7, #20]
 8003100:	fa93 f3a3 	rbit	r3, r3
 8003104:	613b      	str	r3, [r7, #16]
  return result;
 8003106:	693b      	ldr	r3, [r7, #16]
 8003108:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800310a:	69bb      	ldr	r3, [r7, #24]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d101      	bne.n	8003114 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8003110:	2320      	movs	r3, #32
 8003112:	e003      	b.n	800311c <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8003114:	69bb      	ldr	r3, [r7, #24]
 8003116:	fab3 f383 	clz	r3, r3
 800311a:	b2db      	uxtb	r3, r3
 800311c:	005b      	lsls	r3, r3, #1
 800311e:	2103      	movs	r1, #3
 8003120:	fa01 f303 	lsl.w	r3, r1, r3
 8003124:	43db      	mvns	r3, r3
 8003126:	401a      	ands	r2, r3
 8003128:	68bb      	ldr	r3, [r7, #8]
 800312a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800312c:	6a3b      	ldr	r3, [r7, #32]
 800312e:	fa93 f3a3 	rbit	r3, r3
 8003132:	61fb      	str	r3, [r7, #28]
  return result;
 8003134:	69fb      	ldr	r3, [r7, #28]
 8003136:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8003138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800313a:	2b00      	cmp	r3, #0
 800313c:	d101      	bne.n	8003142 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 800313e:	2320      	movs	r3, #32
 8003140:	e003      	b.n	800314a <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8003142:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003144:	fab3 f383 	clz	r3, r3
 8003148:	b2db      	uxtb	r3, r3
 800314a:	005b      	lsls	r3, r3, #1
 800314c:	6879      	ldr	r1, [r7, #4]
 800314e:	fa01 f303 	lsl.w	r3, r1, r3
 8003152:	431a      	orrs	r2, r3
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8003158:	bf00      	nop
 800315a:	372c      	adds	r7, #44	; 0x2c
 800315c:	46bd      	mov	sp, r7
 800315e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003162:	4770      	bx	lr

08003164 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8003164:	b480      	push	{r7}
 8003166:	b08b      	sub	sp, #44	; 0x2c
 8003168:	af00      	add	r7, sp, #0
 800316a:	60f8      	str	r0, [r7, #12]
 800316c:	60b9      	str	r1, [r7, #8]
 800316e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	68da      	ldr	r2, [r3, #12]
 8003174:	68bb      	ldr	r3, [r7, #8]
 8003176:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003178:	697b      	ldr	r3, [r7, #20]
 800317a:	fa93 f3a3 	rbit	r3, r3
 800317e:	613b      	str	r3, [r7, #16]
  return result;
 8003180:	693b      	ldr	r3, [r7, #16]
 8003182:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003184:	69bb      	ldr	r3, [r7, #24]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d101      	bne.n	800318e <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 800318a:	2320      	movs	r3, #32
 800318c:	e003      	b.n	8003196 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 800318e:	69bb      	ldr	r3, [r7, #24]
 8003190:	fab3 f383 	clz	r3, r3
 8003194:	b2db      	uxtb	r3, r3
 8003196:	005b      	lsls	r3, r3, #1
 8003198:	2103      	movs	r1, #3
 800319a:	fa01 f303 	lsl.w	r3, r1, r3
 800319e:	43db      	mvns	r3, r3
 80031a0:	401a      	ands	r2, r3
 80031a2:	68bb      	ldr	r3, [r7, #8]
 80031a4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031a6:	6a3b      	ldr	r3, [r7, #32]
 80031a8:	fa93 f3a3 	rbit	r3, r3
 80031ac:	61fb      	str	r3, [r7, #28]
  return result;
 80031ae:	69fb      	ldr	r3, [r7, #28]
 80031b0:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80031b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d101      	bne.n	80031bc <LL_GPIO_SetPinPull+0x58>
    return 32U;
 80031b8:	2320      	movs	r3, #32
 80031ba:	e003      	b.n	80031c4 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 80031bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031be:	fab3 f383 	clz	r3, r3
 80031c2:	b2db      	uxtb	r3, r3
 80031c4:	005b      	lsls	r3, r3, #1
 80031c6:	6879      	ldr	r1, [r7, #4]
 80031c8:	fa01 f303 	lsl.w	r3, r1, r3
 80031cc:	431a      	orrs	r2, r3
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	60da      	str	r2, [r3, #12]
}
 80031d2:	bf00      	nop
 80031d4:	372c      	adds	r7, #44	; 0x2c
 80031d6:	46bd      	mov	sp, r7
 80031d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031dc:	4770      	bx	lr

080031de <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 80031de:	b480      	push	{r7}
 80031e0:	b08b      	sub	sp, #44	; 0x2c
 80031e2:	af00      	add	r7, sp, #0
 80031e4:	60f8      	str	r0, [r7, #12]
 80031e6:	60b9      	str	r1, [r7, #8]
 80031e8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	6a1a      	ldr	r2, [r3, #32]
 80031ee:	68bb      	ldr	r3, [r7, #8]
 80031f0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031f2:	697b      	ldr	r3, [r7, #20]
 80031f4:	fa93 f3a3 	rbit	r3, r3
 80031f8:	613b      	str	r3, [r7, #16]
  return result;
 80031fa:	693b      	ldr	r3, [r7, #16]
 80031fc:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80031fe:	69bb      	ldr	r3, [r7, #24]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d101      	bne.n	8003208 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8003204:	2320      	movs	r3, #32
 8003206:	e003      	b.n	8003210 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8003208:	69bb      	ldr	r3, [r7, #24]
 800320a:	fab3 f383 	clz	r3, r3
 800320e:	b2db      	uxtb	r3, r3
 8003210:	009b      	lsls	r3, r3, #2
 8003212:	210f      	movs	r1, #15
 8003214:	fa01 f303 	lsl.w	r3, r1, r3
 8003218:	43db      	mvns	r3, r3
 800321a:	401a      	ands	r2, r3
 800321c:	68bb      	ldr	r3, [r7, #8]
 800321e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003220:	6a3b      	ldr	r3, [r7, #32]
 8003222:	fa93 f3a3 	rbit	r3, r3
 8003226:	61fb      	str	r3, [r7, #28]
  return result;
 8003228:	69fb      	ldr	r3, [r7, #28]
 800322a:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800322c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800322e:	2b00      	cmp	r3, #0
 8003230:	d101      	bne.n	8003236 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8003232:	2320      	movs	r3, #32
 8003234:	e003      	b.n	800323e <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8003236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003238:	fab3 f383 	clz	r3, r3
 800323c:	b2db      	uxtb	r3, r3
 800323e:	009b      	lsls	r3, r3, #2
 8003240:	6879      	ldr	r1, [r7, #4]
 8003242:	fa01 f303 	lsl.w	r3, r1, r3
 8003246:	431a      	orrs	r2, r3
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 800324c:	bf00      	nop
 800324e:	372c      	adds	r7, #44	; 0x2c
 8003250:	46bd      	mov	sp, r7
 8003252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003256:	4770      	bx	lr

08003258 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8003258:	b480      	push	{r7}
 800325a:	b08b      	sub	sp, #44	; 0x2c
 800325c:	af00      	add	r7, sp, #0
 800325e:	60f8      	str	r0, [r7, #12]
 8003260:	60b9      	str	r1, [r7, #8]
 8003262:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003268:	68bb      	ldr	r3, [r7, #8]
 800326a:	0a1b      	lsrs	r3, r3, #8
 800326c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800326e:	697b      	ldr	r3, [r7, #20]
 8003270:	fa93 f3a3 	rbit	r3, r3
 8003274:	613b      	str	r3, [r7, #16]
  return result;
 8003276:	693b      	ldr	r3, [r7, #16]
 8003278:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800327a:	69bb      	ldr	r3, [r7, #24]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d101      	bne.n	8003284 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8003280:	2320      	movs	r3, #32
 8003282:	e003      	b.n	800328c <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8003284:	69bb      	ldr	r3, [r7, #24]
 8003286:	fab3 f383 	clz	r3, r3
 800328a:	b2db      	uxtb	r3, r3
 800328c:	009b      	lsls	r3, r3, #2
 800328e:	210f      	movs	r1, #15
 8003290:	fa01 f303 	lsl.w	r3, r1, r3
 8003294:	43db      	mvns	r3, r3
 8003296:	401a      	ands	r2, r3
 8003298:	68bb      	ldr	r3, [r7, #8]
 800329a:	0a1b      	lsrs	r3, r3, #8
 800329c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800329e:	6a3b      	ldr	r3, [r7, #32]
 80032a0:	fa93 f3a3 	rbit	r3, r3
 80032a4:	61fb      	str	r3, [r7, #28]
  return result;
 80032a6:	69fb      	ldr	r3, [r7, #28]
 80032a8:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80032aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d101      	bne.n	80032b4 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 80032b0:	2320      	movs	r3, #32
 80032b2:	e003      	b.n	80032bc <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 80032b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032b6:	fab3 f383 	clz	r3, r3
 80032ba:	b2db      	uxtb	r3, r3
 80032bc:	009b      	lsls	r3, r3, #2
 80032be:	6879      	ldr	r1, [r7, #4]
 80032c0:	fa01 f303 	lsl.w	r3, r1, r3
 80032c4:	431a      	orrs	r2, r3
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 80032ca:	bf00      	nop
 80032cc:	372c      	adds	r7, #44	; 0x2c
 80032ce:	46bd      	mov	sp, r7
 80032d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d4:	4770      	bx	lr

080032d6 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80032d6:	b580      	push	{r7, lr}
 80032d8:	b088      	sub	sp, #32
 80032da:	af00      	add	r7, sp, #0
 80032dc:	6078      	str	r0, [r7, #4]
 80032de:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032e6:	693b      	ldr	r3, [r7, #16]
 80032e8:	fa93 f3a3 	rbit	r3, r3
 80032ec:	60fb      	str	r3, [r7, #12]
  return result;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d101      	bne.n	80032fc <LL_GPIO_Init+0x26>
    return 32U;
 80032f8:	2320      	movs	r3, #32
 80032fa:	e003      	b.n	8003304 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 80032fc:	697b      	ldr	r3, [r7, #20]
 80032fe:	fab3 f383 	clz	r3, r3
 8003302:	b2db      	uxtb	r3, r3
 8003304:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8003306:	e048      	b.n	800339a <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	681a      	ldr	r2, [r3, #0]
 800330c:	2101      	movs	r1, #1
 800330e:	69fb      	ldr	r3, [r7, #28]
 8003310:	fa01 f303 	lsl.w	r3, r1, r3
 8003314:	4013      	ands	r3, r2
 8003316:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 8003318:	69bb      	ldr	r3, [r7, #24]
 800331a:	2b00      	cmp	r3, #0
 800331c:	d03a      	beq.n	8003394 <LL_GPIO_Init+0xbe>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	685b      	ldr	r3, [r3, #4]
 8003322:	2b01      	cmp	r3, #1
 8003324:	d003      	beq.n	800332e <LL_GPIO_Init+0x58>
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	2b02      	cmp	r3, #2
 800332c:	d10e      	bne.n	800334c <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	689b      	ldr	r3, [r3, #8]
 8003332:	461a      	mov	r2, r3
 8003334:	69b9      	ldr	r1, [r7, #24]
 8003336:	6878      	ldr	r0, [r7, #4]
 8003338:	f7ff fed7 	bl	80030ea <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	6819      	ldr	r1, [r3, #0]
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	68db      	ldr	r3, [r3, #12]
 8003344:	461a      	mov	r2, r3
 8003346:	6878      	ldr	r0, [r7, #4]
 8003348:	f7ff feb7 	bl	80030ba <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	691b      	ldr	r3, [r3, #16]
 8003350:	461a      	mov	r2, r3
 8003352:	69b9      	ldr	r1, [r7, #24]
 8003354:	6878      	ldr	r0, [r7, #4]
 8003356:	f7ff ff05 	bl	8003164 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	2b02      	cmp	r3, #2
 8003360:	d111      	bne.n	8003386 <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8003362:	69bb      	ldr	r3, [r7, #24]
 8003364:	2bff      	cmp	r3, #255	; 0xff
 8003366:	d807      	bhi.n	8003378 <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	695b      	ldr	r3, [r3, #20]
 800336c:	461a      	mov	r2, r3
 800336e:	69b9      	ldr	r1, [r7, #24]
 8003370:	6878      	ldr	r0, [r7, #4]
 8003372:	f7ff ff34 	bl	80031de <LL_GPIO_SetAFPin_0_7>
 8003376:	e006      	b.n	8003386 <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	695b      	ldr	r3, [r3, #20]
 800337c:	461a      	mov	r2, r3
 800337e:	69b9      	ldr	r1, [r7, #24]
 8003380:	6878      	ldr	r0, [r7, #4]
 8003382:	f7ff ff69 	bl	8003258 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	461a      	mov	r2, r3
 800338c:	69b9      	ldr	r1, [r7, #24]
 800338e:	6878      	ldr	r0, [r7, #4]
 8003390:	f7ff fe56 	bl	8003040 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8003394:	69fb      	ldr	r3, [r7, #28]
 8003396:	3301      	adds	r3, #1
 8003398:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	681a      	ldr	r2, [r3, #0]
 800339e:	69fb      	ldr	r3, [r7, #28]
 80033a0:	fa22 f303 	lsr.w	r3, r2, r3
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d1af      	bne.n	8003308 <LL_GPIO_Init+0x32>
  }

  return (SUCCESS);
 80033a8:	2300      	movs	r3, #0
}
 80033aa:	4618      	mov	r0, r3
 80033ac:	3720      	adds	r7, #32
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bd80      	pop	{r7, pc}
	...

080033b4 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80033b4:	b480      	push	{r7}
 80033b6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 80033b8:	4b07      	ldr	r3, [pc, #28]	; (80033d8 <LL_RCC_HSI_IsReady+0x24>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80033c4:	d101      	bne.n	80033ca <LL_RCC_HSI_IsReady+0x16>
 80033c6:	2301      	movs	r3, #1
 80033c8:	e000      	b.n	80033cc <LL_RCC_HSI_IsReady+0x18>
 80033ca:	2300      	movs	r3, #0
}
 80033cc:	4618      	mov	r0, r3
 80033ce:	46bd      	mov	sp, r7
 80033d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d4:	4770      	bx	lr
 80033d6:	bf00      	nop
 80033d8:	40021000 	.word	0x40021000

080033dc <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 80033dc:	b480      	push	{r7}
 80033de:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RCC_BDCR_LSERDY) ? 1UL : 0UL);
 80033e0:	4b07      	ldr	r3, [pc, #28]	; (8003400 <LL_RCC_LSE_IsReady+0x24>)
 80033e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033e6:	f003 0302 	and.w	r3, r3, #2
 80033ea:	2b02      	cmp	r3, #2
 80033ec:	d101      	bne.n	80033f2 <LL_RCC_LSE_IsReady+0x16>
 80033ee:	2301      	movs	r3, #1
 80033f0:	e000      	b.n	80033f4 <LL_RCC_LSE_IsReady+0x18>
 80033f2:	2300      	movs	r3, #0
}
 80033f4:	4618      	mov	r0, r3
 80033f6:	46bd      	mov	sp, r7
 80033f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fc:	4770      	bx	lr
 80033fe:	bf00      	nop
 8003400:	40021000 	.word	0x40021000

08003404 <LL_RCC_MSI_IsEnabledRangeSelect>:
  * @brief  Check if MSI clock range is selected with MSIRANGE register
  * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_IsEnabledRangeSelect
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsEnabledRangeSelect(void)
{
 8003404:	b480      	push	{r7}
 8003406:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RCC_CR_MSIRGSEL) ? 1UL : 0UL);
 8003408:	4b06      	ldr	r3, [pc, #24]	; (8003424 <LL_RCC_MSI_IsEnabledRangeSelect+0x20>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f003 0308 	and.w	r3, r3, #8
 8003410:	2b08      	cmp	r3, #8
 8003412:	d101      	bne.n	8003418 <LL_RCC_MSI_IsEnabledRangeSelect+0x14>
 8003414:	2301      	movs	r3, #1
 8003416:	e000      	b.n	800341a <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8003418:	2300      	movs	r3, #0
}
 800341a:	4618      	mov	r0, r3
 800341c:	46bd      	mov	sp, r7
 800341e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003422:	4770      	bx	lr
 8003424:	40021000 	.word	0x40021000

08003428 <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 8003428:	b480      	push	{r7}
 800342a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 800342c:	4b04      	ldr	r3, [pc, #16]	; (8003440 <LL_RCC_MSI_GetRange+0x18>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8003434:	4618      	mov	r0, r3
 8003436:	46bd      	mov	sp, r7
 8003438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343c:	4770      	bx	lr
 800343e:	bf00      	nop
 8003440:	40021000 	.word	0x40021000

08003444 <LL_RCC_MSI_GetRangeAfterStandby>:
  *         @arg @ref LL_RCC_MSISRANGE_5
  *         @arg @ref LL_RCC_MSISRANGE_6
  *         @arg @ref LL_RCC_MSISRANGE_7
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRangeAfterStandby(void)
{
 8003444:	b480      	push	{r7}
 8003446:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8003448:	4b04      	ldr	r3, [pc, #16]	; (800345c <LL_RCC_MSI_GetRangeAfterStandby+0x18>)
 800344a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800344e:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 8003452:	4618      	mov	r0, r3
 8003454:	46bd      	mov	sp, r7
 8003456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345a:	4770      	bx	lr
 800345c:	40021000 	.word	0x40021000

08003460 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8003460:	b480      	push	{r7}
 8003462:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8003464:	4b04      	ldr	r3, [pc, #16]	; (8003478 <LL_RCC_GetSysClkSource+0x18>)
 8003466:	689b      	ldr	r3, [r3, #8]
 8003468:	f003 030c 	and.w	r3, r3, #12
}
 800346c:	4618      	mov	r0, r3
 800346e:	46bd      	mov	sp, r7
 8003470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003474:	4770      	bx	lr
 8003476:	bf00      	nop
 8003478:	40021000 	.word	0x40021000

0800347c <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 800347c:	b480      	push	{r7}
 800347e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8003480:	4b04      	ldr	r3, [pc, #16]	; (8003494 <LL_RCC_GetAHBPrescaler+0x18>)
 8003482:	689b      	ldr	r3, [r3, #8]
 8003484:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8003488:	4618      	mov	r0, r3
 800348a:	46bd      	mov	sp, r7
 800348c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003490:	4770      	bx	lr
 8003492:	bf00      	nop
 8003494:	40021000 	.word	0x40021000

08003498 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8003498:	b480      	push	{r7}
 800349a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800349c:	4b04      	ldr	r3, [pc, #16]	; (80034b0 <LL_RCC_GetAPB1Prescaler+0x18>)
 800349e:	689b      	ldr	r3, [r3, #8]
 80034a0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 80034a4:	4618      	mov	r0, r3
 80034a6:	46bd      	mov	sp, r7
 80034a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ac:	4770      	bx	lr
 80034ae:	bf00      	nop
 80034b0:	40021000 	.word	0x40021000

080034b4 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 80034b4:	b480      	push	{r7}
 80034b6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80034b8:	4b04      	ldr	r3, [pc, #16]	; (80034cc <LL_RCC_GetAPB2Prescaler+0x18>)
 80034ba:	689b      	ldr	r3, [r3, #8]
 80034bc:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 80034c0:	4618      	mov	r0, r3
 80034c2:	46bd      	mov	sp, r7
 80034c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c8:	4770      	bx	lr
 80034ca:	bf00      	nop
 80034cc:	40021000 	.word	0x40021000

080034d0 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 80034d0:	b480      	push	{r7}
 80034d2:	b083      	sub	sp, #12
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 80034d8:	4b06      	ldr	r3, [pc, #24]	; (80034f4 <LL_RCC_GetUSARTClockSource+0x24>)
 80034da:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	401a      	ands	r2, r3
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	041b      	lsls	r3, r3, #16
 80034e6:	4313      	orrs	r3, r2
}
 80034e8:	4618      	mov	r0, r3
 80034ea:	370c      	adds	r7, #12
 80034ec:	46bd      	mov	sp, r7
 80034ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f2:	4770      	bx	lr
 80034f4:	40021000 	.word	0x40021000

080034f8 <LL_RCC_GetUARTClockSource>:
  *         @arg @ref LL_RCC_UART5_CLKSOURCE_SYSCLK
  *         @arg @ref LL_RCC_UART5_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_UART5_CLKSOURCE_LSE
  */
__STATIC_INLINE uint32_t LL_RCC_GetUARTClockSource(uint32_t UARTx)
{
 80034f8:	b480      	push	{r7}
 80034fa:	b083      	sub	sp, #12
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 8003500:	4b06      	ldr	r3, [pc, #24]	; (800351c <LL_RCC_GetUARTClockSource+0x24>)
 8003502:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	401a      	ands	r2, r3
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	041b      	lsls	r3, r3, #16
 800350e:	4313      	orrs	r3, r2
}
 8003510:	4618      	mov	r0, r3
 8003512:	370c      	adds	r7, #12
 8003514:	46bd      	mov	sp, r7
 8003516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351a:	4770      	bx	lr
 800351c:	40021000 	.word	0x40021000

08003520 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8003520:	b480      	push	{r7}
 8003522:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8003524:	4b04      	ldr	r3, [pc, #16]	; (8003538 <LL_RCC_PLL_GetMainSource+0x18>)
 8003526:	68db      	ldr	r3, [r3, #12]
 8003528:	f003 0303 	and.w	r3, r3, #3
}
 800352c:	4618      	mov	r0, r3
 800352e:	46bd      	mov	sp, r7
 8003530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003534:	4770      	bx	lr
 8003536:	bf00      	nop
 8003538:	40021000 	.word	0x40021000

0800353c <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 8 and 86 or 127 depending on devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800353c:	b480      	push	{r7}
 800353e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8003540:	4b04      	ldr	r3, [pc, #16]	; (8003554 <LL_RCC_PLL_GetN+0x18>)
 8003542:	68db      	ldr	r3, [r3, #12]
 8003544:	0a1b      	lsrs	r3, r3, #8
 8003546:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 800354a:	4618      	mov	r0, r3
 800354c:	46bd      	mov	sp, r7
 800354e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003552:	4770      	bx	lr
 8003554:	40021000 	.word	0x40021000

08003558 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_4
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8003558:	b480      	push	{r7}
 800355a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800355c:	4b04      	ldr	r3, [pc, #16]	; (8003570 <LL_RCC_PLL_GetR+0x18>)
 800355e:	68db      	ldr	r3, [r3, #12]
 8003560:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
}
 8003564:	4618      	mov	r0, r3
 8003566:	46bd      	mov	sp, r7
 8003568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356c:	4770      	bx	lr
 800356e:	bf00      	nop
 8003570:	40021000 	.word	0x40021000

08003574 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_16 (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8003574:	b480      	push	{r7}
 8003576:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8003578:	4b04      	ldr	r3, [pc, #16]	; (800358c <LL_RCC_PLL_GetDivider+0x18>)
 800357a:	68db      	ldr	r3, [r3, #12]
 800357c:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8003580:	4618      	mov	r0, r3
 8003582:	46bd      	mov	sp, r7
 8003584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003588:	4770      	bx	lr
 800358a:	bf00      	nop
 800358c:	40021000 	.word	0x40021000

08003590 <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b084      	sub	sp, #16
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8003598:	2300      	movs	r3, #0
 800359a:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2b03      	cmp	r3, #3
 80035a0:	d137      	bne.n	8003612 <LL_RCC_GetUSARTClockFreq+0x82>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80035a2:	6878      	ldr	r0, [r7, #4]
 80035a4:	f7ff ff94 	bl	80034d0 <LL_RCC_GetUSARTClockSource>
 80035a8:	4603      	mov	r3, r0
 80035aa:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 80035ae:	2b03      	cmp	r3, #3
 80035b0:	f200 80b3 	bhi.w	800371a <LL_RCC_GetUSARTClockFreq+0x18a>
 80035b4:	a201      	add	r2, pc, #4	; (adr r2, 80035bc <LL_RCC_GetUSARTClockFreq+0x2c>)
 80035b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035ba:	bf00      	nop
 80035bc:	080035fb 	.word	0x080035fb
 80035c0:	080035cd 	.word	0x080035cd
 80035c4:	080035d5 	.word	0x080035d5
 80035c8:	080035e7 	.word	0x080035e7
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 80035cc:	f000 f95c 	bl	8003888 <RCC_GetSystemClockFreq>
 80035d0:	60f8      	str	r0, [r7, #12]
        break;
 80035d2:	e0b5      	b.n	8003740 <LL_RCC_GetUSARTClockFreq+0x1b0>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 80035d4:	f7ff feee 	bl	80033b4 <LL_RCC_HSI_IsReady>
 80035d8:	4603      	mov	r3, r0
 80035da:	2b00      	cmp	r3, #0
 80035dc:	f000 809f 	beq.w	800371e <LL_RCC_GetUSARTClockFreq+0x18e>
        {
          usart_frequency = HSI_VALUE;
 80035e0:	4b5a      	ldr	r3, [pc, #360]	; (800374c <LL_RCC_GetUSARTClockFreq+0x1bc>)
 80035e2:	60fb      	str	r3, [r7, #12]
        }
        break;
 80035e4:	e09b      	b.n	800371e <LL_RCC_GetUSARTClockFreq+0x18e>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 80035e6:	f7ff fef9 	bl	80033dc <LL_RCC_LSE_IsReady>
 80035ea:	4603      	mov	r3, r0
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	f000 8098 	beq.w	8003722 <LL_RCC_GetUSARTClockFreq+0x192>
        {
          usart_frequency = LSE_VALUE;
 80035f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80035f6:	60fb      	str	r3, [r7, #12]
        }
        break;
 80035f8:	e093      	b.n	8003722 <LL_RCC_GetUSARTClockFreq+0x192>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80035fa:	f000 f945 	bl	8003888 <RCC_GetSystemClockFreq>
 80035fe:	4603      	mov	r3, r0
 8003600:	4618      	mov	r0, r3
 8003602:	f000 f9d1 	bl	80039a8 <RCC_GetHCLKClockFreq>
 8003606:	4603      	mov	r3, r0
 8003608:	4618      	mov	r0, r3
 800360a:	f000 f9f7 	bl	80039fc <RCC_GetPCLK2ClockFreq>
 800360e:	60f8      	str	r0, [r7, #12]
        break;
 8003610:	e096      	b.n	8003740 <LL_RCC_GetUSARTClockFreq+0x1b0>

      default:
        break;
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2b0c      	cmp	r3, #12
 8003616:	d146      	bne.n	80036a6 <LL_RCC_GetUSARTClockFreq+0x116>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8003618:	6878      	ldr	r0, [r7, #4]
 800361a:	f7ff ff59 	bl	80034d0 <LL_RCC_GetUSARTClockSource>
 800361e:	4603      	mov	r3, r0
 8003620:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 8003624:	2b0c      	cmp	r3, #12
 8003626:	d87e      	bhi.n	8003726 <LL_RCC_GetUSARTClockFreq+0x196>
 8003628:	a201      	add	r2, pc, #4	; (adr r2, 8003630 <LL_RCC_GetUSARTClockFreq+0xa0>)
 800362a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800362e:	bf00      	nop
 8003630:	0800368f 	.word	0x0800368f
 8003634:	08003727 	.word	0x08003727
 8003638:	08003727 	.word	0x08003727
 800363c:	08003727 	.word	0x08003727
 8003640:	08003665 	.word	0x08003665
 8003644:	08003727 	.word	0x08003727
 8003648:	08003727 	.word	0x08003727
 800364c:	08003727 	.word	0x08003727
 8003650:	0800366d 	.word	0x0800366d
 8003654:	08003727 	.word	0x08003727
 8003658:	08003727 	.word	0x08003727
 800365c:	08003727 	.word	0x08003727
 8003660:	0800367d 	.word	0x0800367d
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8003664:	f000 f910 	bl	8003888 <RCC_GetSystemClockFreq>
 8003668:	60f8      	str	r0, [r7, #12]
        break;
 800366a:	e069      	b.n	8003740 <LL_RCC_GetUSARTClockFreq+0x1b0>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 800366c:	f7ff fea2 	bl	80033b4 <LL_RCC_HSI_IsReady>
 8003670:	4603      	mov	r3, r0
 8003672:	2b00      	cmp	r3, #0
 8003674:	d059      	beq.n	800372a <LL_RCC_GetUSARTClockFreq+0x19a>
        {
          usart_frequency = HSI_VALUE;
 8003676:	4b35      	ldr	r3, [pc, #212]	; (800374c <LL_RCC_GetUSARTClockFreq+0x1bc>)
 8003678:	60fb      	str	r3, [r7, #12]
        }
        break;
 800367a:	e056      	b.n	800372a <LL_RCC_GetUSARTClockFreq+0x19a>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 800367c:	f7ff feae 	bl	80033dc <LL_RCC_LSE_IsReady>
 8003680:	4603      	mov	r3, r0
 8003682:	2b00      	cmp	r3, #0
 8003684:	d053      	beq.n	800372e <LL_RCC_GetUSARTClockFreq+0x19e>
        {
          usart_frequency = LSE_VALUE;
 8003686:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800368a:	60fb      	str	r3, [r7, #12]
        }
        break;
 800368c:	e04f      	b.n	800372e <LL_RCC_GetUSARTClockFreq+0x19e>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800368e:	f000 f8fb 	bl	8003888 <RCC_GetSystemClockFreq>
 8003692:	4603      	mov	r3, r0
 8003694:	4618      	mov	r0, r3
 8003696:	f000 f987 	bl	80039a8 <RCC_GetHCLKClockFreq>
 800369a:	4603      	mov	r3, r0
 800369c:	4618      	mov	r0, r3
 800369e:	f000 f999 	bl	80039d4 <RCC_GetPCLK1ClockFreq>
 80036a2:	60f8      	str	r0, [r7, #12]
        break;
 80036a4:	e04c      	b.n	8003740 <LL_RCC_GetUSARTClockFreq+0x1b0>
    }
  }
  else
  {
#if defined(RCC_CCIPR_USART3SEL)
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2b30      	cmp	r3, #48	; 0x30
 80036aa:	d142      	bne.n	8003732 <LL_RCC_GetUSARTClockFreq+0x1a2>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80036ac:	6878      	ldr	r0, [r7, #4]
 80036ae:	f7ff ff0f 	bl	80034d0 <LL_RCC_GetUSARTClockSource>
 80036b2:	4603      	mov	r3, r0
 80036b4:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 80036b8:	d01a      	beq.n	80036f0 <LL_RCC_GetUSARTClockFreq+0x160>
 80036ba:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 80036be:	d83a      	bhi.n	8003736 <LL_RCC_GetUSARTClockFreq+0x1a6>
 80036c0:	4a23      	ldr	r2, [pc, #140]	; (8003750 <LL_RCC_GetUSARTClockFreq+0x1c0>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d00c      	beq.n	80036e0 <LL_RCC_GetUSARTClockFreq+0x150>
 80036c6:	4a22      	ldr	r2, [pc, #136]	; (8003750 <LL_RCC_GetUSARTClockFreq+0x1c0>)
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d834      	bhi.n	8003736 <LL_RCC_GetUSARTClockFreq+0x1a6>
 80036cc:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80036d0:	d017      	beq.n	8003702 <LL_RCC_GetUSARTClockFreq+0x172>
 80036d2:	4a20      	ldr	r2, [pc, #128]	; (8003754 <LL_RCC_GetUSARTClockFreq+0x1c4>)
 80036d4:	4293      	cmp	r3, r2
 80036d6:	d12e      	bne.n	8003736 <LL_RCC_GetUSARTClockFreq+0x1a6>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 80036d8:	f000 f8d6 	bl	8003888 <RCC_GetSystemClockFreq>
 80036dc:	60f8      	str	r0, [r7, #12]
          break;
 80036de:	e02f      	b.n	8003740 <LL_RCC_GetUSARTClockFreq+0x1b0>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady() != 0U)
 80036e0:	f7ff fe68 	bl	80033b4 <LL_RCC_HSI_IsReady>
 80036e4:	4603      	mov	r3, r0
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d027      	beq.n	800373a <LL_RCC_GetUSARTClockFreq+0x1aa>
          {
            usart_frequency = HSI_VALUE;
 80036ea:	4b18      	ldr	r3, [pc, #96]	; (800374c <LL_RCC_GetUSARTClockFreq+0x1bc>)
 80036ec:	60fb      	str	r3, [r7, #12]
          }
          break;
 80036ee:	e024      	b.n	800373a <LL_RCC_GetUSARTClockFreq+0x1aa>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady() != 0U)
 80036f0:	f7ff fe74 	bl	80033dc <LL_RCC_LSE_IsReady>
 80036f4:	4603      	mov	r3, r0
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d021      	beq.n	800373e <LL_RCC_GetUSARTClockFreq+0x1ae>
          {
            usart_frequency = LSE_VALUE;
 80036fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80036fe:	60fb      	str	r3, [r7, #12]
          }
          break;
 8003700:	e01d      	b.n	800373e <LL_RCC_GetUSARTClockFreq+0x1ae>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8003702:	f000 f8c1 	bl	8003888 <RCC_GetSystemClockFreq>
 8003706:	4603      	mov	r3, r0
 8003708:	4618      	mov	r0, r3
 800370a:	f000 f94d 	bl	80039a8 <RCC_GetHCLKClockFreq>
 800370e:	4603      	mov	r3, r0
 8003710:	4618      	mov	r0, r3
 8003712:	f000 f95f 	bl	80039d4 <RCC_GetPCLK1ClockFreq>
 8003716:	60f8      	str	r0, [r7, #12]
          break;
 8003718:	e012      	b.n	8003740 <LL_RCC_GetUSARTClockFreq+0x1b0>
        break;
 800371a:	bf00      	nop
 800371c:	e010      	b.n	8003740 <LL_RCC_GetUSARTClockFreq+0x1b0>
        break;
 800371e:	bf00      	nop
 8003720:	e00e      	b.n	8003740 <LL_RCC_GetUSARTClockFreq+0x1b0>
        break;
 8003722:	bf00      	nop
 8003724:	e00c      	b.n	8003740 <LL_RCC_GetUSARTClockFreq+0x1b0>
        break;
 8003726:	bf00      	nop
 8003728:	e00a      	b.n	8003740 <LL_RCC_GetUSARTClockFreq+0x1b0>
        break;
 800372a:	bf00      	nop
 800372c:	e008      	b.n	8003740 <LL_RCC_GetUSARTClockFreq+0x1b0>
        break;
 800372e:	bf00      	nop
 8003730:	e006      	b.n	8003740 <LL_RCC_GetUSARTClockFreq+0x1b0>

        default:
          break;
      }
    }
 8003732:	bf00      	nop
 8003734:	e004      	b.n	8003740 <LL_RCC_GetUSARTClockFreq+0x1b0>
          break;
 8003736:	bf00      	nop
 8003738:	e002      	b.n	8003740 <LL_RCC_GetUSARTClockFreq+0x1b0>
          break;
 800373a:	bf00      	nop
 800373c:	e000      	b.n	8003740 <LL_RCC_GetUSARTClockFreq+0x1b0>
          break;
 800373e:	bf00      	nop
#endif /* RCC_CCIPR_USART3SEL */
  }
  return usart_frequency;
 8003740:	68fb      	ldr	r3, [r7, #12]
}
 8003742:	4618      	mov	r0, r3
 8003744:	3710      	adds	r7, #16
 8003746:	46bd      	mov	sp, r7
 8003748:	bd80      	pop	{r7, pc}
 800374a:	bf00      	nop
 800374c:	00f42400 	.word	0x00f42400
 8003750:	00300020 	.word	0x00300020
 8003754:	00300010 	.word	0x00300010

08003758 <LL_RCC_GetUARTClockFreq>:
  *         @arg @ref LL_RCC_UART5_CLKSOURCE
  * @retval UART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b084      	sub	sp, #16
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8003760:	2300      	movs	r3, #0
 8003762:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));

#if defined(RCC_CCIPR_UART4SEL)
  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2bc0      	cmp	r3, #192	; 0xc0
 8003768:	d136      	bne.n	80037d8 <LL_RCC_GetUARTClockFreq+0x80>
  {
    /* UART4CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 800376a:	6878      	ldr	r0, [r7, #4]
 800376c:	f7ff fec4 	bl	80034f8 <LL_RCC_GetUARTClockSource>
 8003770:	4603      	mov	r3, r0
 8003772:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 8003776:	d01a      	beq.n	80037ae <LL_RCC_GetUARTClockFreq+0x56>
 8003778:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 800377c:	d82e      	bhi.n	80037dc <LL_RCC_GetUARTClockFreq+0x84>
 800377e:	4a3d      	ldr	r2, [pc, #244]	; (8003874 <LL_RCC_GetUARTClockFreq+0x11c>)
 8003780:	4293      	cmp	r3, r2
 8003782:	d00c      	beq.n	800379e <LL_RCC_GetUARTClockFreq+0x46>
 8003784:	4a3b      	ldr	r2, [pc, #236]	; (8003874 <LL_RCC_GetUARTClockFreq+0x11c>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d828      	bhi.n	80037dc <LL_RCC_GetUARTClockFreq+0x84>
 800378a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800378e:	d017      	beq.n	80037c0 <LL_RCC_GetUARTClockFreq+0x68>
 8003790:	4a39      	ldr	r2, [pc, #228]	; (8003878 <LL_RCC_GetUARTClockFreq+0x120>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d122      	bne.n	80037dc <LL_RCC_GetUARTClockFreq+0x84>
    {
      case LL_RCC_UART4_CLKSOURCE_SYSCLK: /* UART4 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 8003796:	f000 f877 	bl	8003888 <RCC_GetSystemClockFreq>
 800379a:	60f8      	str	r0, [r7, #12]
        break;
 800379c:	e023      	b.n	80037e6 <LL_RCC_GetUARTClockFreq+0x8e>

      case LL_RCC_UART4_CLKSOURCE_HSI:    /* UART4 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 800379e:	f7ff fe09 	bl	80033b4 <LL_RCC_HSI_IsReady>
 80037a2:	4603      	mov	r3, r0
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d01b      	beq.n	80037e0 <LL_RCC_GetUARTClockFreq+0x88>
        {
          uart_frequency = HSI_VALUE;
 80037a8:	4b34      	ldr	r3, [pc, #208]	; (800387c <LL_RCC_GetUARTClockFreq+0x124>)
 80037aa:	60fb      	str	r3, [r7, #12]
        }
        break;
 80037ac:	e018      	b.n	80037e0 <LL_RCC_GetUARTClockFreq+0x88>

      case LL_RCC_UART4_CLKSOURCE_LSE:    /* UART4 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 80037ae:	f7ff fe15 	bl	80033dc <LL_RCC_LSE_IsReady>
 80037b2:	4603      	mov	r3, r0
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d015      	beq.n	80037e4 <LL_RCC_GetUARTClockFreq+0x8c>
        {
          uart_frequency = LSE_VALUE;
 80037b8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80037bc:	60fb      	str	r3, [r7, #12]
        }
        break;
 80037be:	e011      	b.n	80037e4 <LL_RCC_GetUARTClockFreq+0x8c>

      case LL_RCC_UART4_CLKSOURCE_PCLK1:  /* UART4 Clock is PCLK1 */
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80037c0:	f000 f862 	bl	8003888 <RCC_GetSystemClockFreq>
 80037c4:	4603      	mov	r3, r0
 80037c6:	4618      	mov	r0, r3
 80037c8:	f000 f8ee 	bl	80039a8 <RCC_GetHCLKClockFreq>
 80037cc:	4603      	mov	r3, r0
 80037ce:	4618      	mov	r0, r3
 80037d0:	f000 f900 	bl	80039d4 <RCC_GetPCLK1ClockFreq>
 80037d4:	60f8      	str	r0, [r7, #12]
        break;
 80037d6:	e006      	b.n	80037e6 <LL_RCC_GetUARTClockFreq+0x8e>

      default:
        break;
    }
  }
 80037d8:	bf00      	nop
 80037da:	e004      	b.n	80037e6 <LL_RCC_GetUARTClockFreq+0x8e>
        break;
 80037dc:	bf00      	nop
 80037de:	e002      	b.n	80037e6 <LL_RCC_GetUARTClockFreq+0x8e>
        break;
 80037e0:	bf00      	nop
 80037e2:	e000      	b.n	80037e6 <LL_RCC_GetUARTClockFreq+0x8e>
        break;
 80037e4:	bf00      	nop
#endif /* RCC_CCIPR_UART4SEL */

#if defined(RCC_CCIPR_UART5SEL)
  if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80037ec:	d136      	bne.n	800385c <LL_RCC_GetUARTClockFreq+0x104>
  {
    /* UART5CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 80037ee:	6878      	ldr	r0, [r7, #4]
 80037f0:	f7ff fe82 	bl	80034f8 <LL_RCC_GetUARTClockSource>
 80037f4:	4603      	mov	r3, r0
 80037f6:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 80037fa:	d01a      	beq.n	8003832 <LL_RCC_GetUARTClockFreq+0xda>
 80037fc:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 8003800:	d82e      	bhi.n	8003860 <LL_RCC_GetUARTClockFreq+0x108>
 8003802:	4a1f      	ldr	r2, [pc, #124]	; (8003880 <LL_RCC_GetUARTClockFreq+0x128>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d00c      	beq.n	8003822 <LL_RCC_GetUARTClockFreq+0xca>
 8003808:	4a1d      	ldr	r2, [pc, #116]	; (8003880 <LL_RCC_GetUARTClockFreq+0x128>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d828      	bhi.n	8003860 <LL_RCC_GetUARTClockFreq+0x108>
 800380e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003812:	d017      	beq.n	8003844 <LL_RCC_GetUARTClockFreq+0xec>
 8003814:	4a1b      	ldr	r2, [pc, #108]	; (8003884 <LL_RCC_GetUARTClockFreq+0x12c>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d122      	bne.n	8003860 <LL_RCC_GetUARTClockFreq+0x108>
    {
      case LL_RCC_UART5_CLKSOURCE_SYSCLK: /* UART5 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 800381a:	f000 f835 	bl	8003888 <RCC_GetSystemClockFreq>
 800381e:	60f8      	str	r0, [r7, #12]
        break;
 8003820:	e023      	b.n	800386a <LL_RCC_GetUARTClockFreq+0x112>

      case LL_RCC_UART5_CLKSOURCE_HSI:    /* UART5 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8003822:	f7ff fdc7 	bl	80033b4 <LL_RCC_HSI_IsReady>
 8003826:	4603      	mov	r3, r0
 8003828:	2b00      	cmp	r3, #0
 800382a:	d01b      	beq.n	8003864 <LL_RCC_GetUARTClockFreq+0x10c>
        {
          uart_frequency = HSI_VALUE;
 800382c:	4b13      	ldr	r3, [pc, #76]	; (800387c <LL_RCC_GetUARTClockFreq+0x124>)
 800382e:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003830:	e018      	b.n	8003864 <LL_RCC_GetUARTClockFreq+0x10c>

      case LL_RCC_UART5_CLKSOURCE_LSE:    /* UART5 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8003832:	f7ff fdd3 	bl	80033dc <LL_RCC_LSE_IsReady>
 8003836:	4603      	mov	r3, r0
 8003838:	2b00      	cmp	r3, #0
 800383a:	d015      	beq.n	8003868 <LL_RCC_GetUARTClockFreq+0x110>
        {
          uart_frequency = LSE_VALUE;
 800383c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003840:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003842:	e011      	b.n	8003868 <LL_RCC_GetUARTClockFreq+0x110>

      case LL_RCC_UART5_CLKSOURCE_PCLK1:  /* UART5 Clock is PCLK1 */
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8003844:	f000 f820 	bl	8003888 <RCC_GetSystemClockFreq>
 8003848:	4603      	mov	r3, r0
 800384a:	4618      	mov	r0, r3
 800384c:	f000 f8ac 	bl	80039a8 <RCC_GetHCLKClockFreq>
 8003850:	4603      	mov	r3, r0
 8003852:	4618      	mov	r0, r3
 8003854:	f000 f8be 	bl	80039d4 <RCC_GetPCLK1ClockFreq>
 8003858:	60f8      	str	r0, [r7, #12]
        break;
 800385a:	e006      	b.n	800386a <LL_RCC_GetUARTClockFreq+0x112>

      default:
        break;
    }
  }
 800385c:	bf00      	nop
 800385e:	e004      	b.n	800386a <LL_RCC_GetUARTClockFreq+0x112>
        break;
 8003860:	bf00      	nop
 8003862:	e002      	b.n	800386a <LL_RCC_GetUARTClockFreq+0x112>
        break;
 8003864:	bf00      	nop
 8003866:	e000      	b.n	800386a <LL_RCC_GetUARTClockFreq+0x112>
        break;
 8003868:	bf00      	nop
#endif /* RCC_CCIPR_UART5SEL */

  return uart_frequency;
 800386a:	68fb      	ldr	r3, [r7, #12]
}
 800386c:	4618      	mov	r0, r3
 800386e:	3710      	adds	r7, #16
 8003870:	46bd      	mov	sp, r7
 8003872:	bd80      	pop	{r7, pc}
 8003874:	00c00080 	.word	0x00c00080
 8003878:	00c00040 	.word	0x00c00040
 800387c:	00f42400 	.word	0x00f42400
 8003880:	03000200 	.word	0x03000200
 8003884:	03000100 	.word	0x03000100

08003888 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
static uint32_t RCC_GetSystemClockFreq(void)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	b082      	sub	sp, #8
 800388c:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800388e:	f7ff fde7 	bl	8003460 <LL_RCC_GetSysClkSource>
 8003892:	4603      	mov	r3, r0
 8003894:	2b0c      	cmp	r3, #12
 8003896:	d851      	bhi.n	800393c <RCC_GetSystemClockFreq+0xb4>
 8003898:	a201      	add	r2, pc, #4	; (adr r2, 80038a0 <RCC_GetSystemClockFreq+0x18>)
 800389a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800389e:	bf00      	nop
 80038a0:	080038d5 	.word	0x080038d5
 80038a4:	0800393d 	.word	0x0800393d
 80038a8:	0800393d 	.word	0x0800393d
 80038ac:	0800393d 	.word	0x0800393d
 80038b0:	08003929 	.word	0x08003929
 80038b4:	0800393d 	.word	0x0800393d
 80038b8:	0800393d 	.word	0x0800393d
 80038bc:	0800393d 	.word	0x0800393d
 80038c0:	0800392f 	.word	0x0800392f
 80038c4:	0800393d 	.word	0x0800393d
 80038c8:	0800393d 	.word	0x0800393d
 80038cc:	0800393d 	.word	0x0800393d
 80038d0:	08003935 	.word	0x08003935
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80038d4:	f7ff fd96 	bl	8003404 <LL_RCC_MSI_IsEnabledRangeSelect>
 80038d8:	4603      	mov	r3, r0
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d111      	bne.n	8003902 <RCC_GetSystemClockFreq+0x7a>
 80038de:	f7ff fd91 	bl	8003404 <LL_RCC_MSI_IsEnabledRangeSelect>
 80038e2:	4603      	mov	r3, r0
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d004      	beq.n	80038f2 <RCC_GetSystemClockFreq+0x6a>
 80038e8:	f7ff fd9e 	bl	8003428 <LL_RCC_MSI_GetRange>
 80038ec:	4603      	mov	r3, r0
 80038ee:	0a1b      	lsrs	r3, r3, #8
 80038f0:	e003      	b.n	80038fa <RCC_GetSystemClockFreq+0x72>
 80038f2:	f7ff fda7 	bl	8003444 <LL_RCC_MSI_GetRangeAfterStandby>
 80038f6:	4603      	mov	r3, r0
 80038f8:	0a1b      	lsrs	r3, r3, #8
 80038fa:	4a28      	ldr	r2, [pc, #160]	; (800399c <RCC_GetSystemClockFreq+0x114>)
 80038fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003900:	e010      	b.n	8003924 <RCC_GetSystemClockFreq+0x9c>
 8003902:	f7ff fd7f 	bl	8003404 <LL_RCC_MSI_IsEnabledRangeSelect>
 8003906:	4603      	mov	r3, r0
 8003908:	2b00      	cmp	r3, #0
 800390a:	d004      	beq.n	8003916 <RCC_GetSystemClockFreq+0x8e>
 800390c:	f7ff fd8c 	bl	8003428 <LL_RCC_MSI_GetRange>
 8003910:	4603      	mov	r3, r0
 8003912:	091b      	lsrs	r3, r3, #4
 8003914:	e003      	b.n	800391e <RCC_GetSystemClockFreq+0x96>
 8003916:	f7ff fd95 	bl	8003444 <LL_RCC_MSI_GetRangeAfterStandby>
 800391a:	4603      	mov	r3, r0
 800391c:	091b      	lsrs	r3, r3, #4
 800391e:	4a1f      	ldr	r2, [pc, #124]	; (800399c <RCC_GetSystemClockFreq+0x114>)
 8003920:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003924:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8003926:	e033      	b.n	8003990 <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8003928:	4b1d      	ldr	r3, [pc, #116]	; (80039a0 <RCC_GetSystemClockFreq+0x118>)
 800392a:	607b      	str	r3, [r7, #4]
      break;
 800392c:	e030      	b.n	8003990 <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 800392e:	4b1d      	ldr	r3, [pc, #116]	; (80039a4 <RCC_GetSystemClockFreq+0x11c>)
 8003930:	607b      	str	r3, [r7, #4]
      break;
 8003932:	e02d      	b.n	8003990 <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8003934:	f000 f876 	bl	8003a24 <RCC_PLL_GetFreqDomain_SYS>
 8003938:	6078      	str	r0, [r7, #4]
      break;
 800393a:	e029      	b.n	8003990 <RCC_GetSystemClockFreq+0x108>

    default:
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 800393c:	f7ff fd62 	bl	8003404 <LL_RCC_MSI_IsEnabledRangeSelect>
 8003940:	4603      	mov	r3, r0
 8003942:	2b00      	cmp	r3, #0
 8003944:	d111      	bne.n	800396a <RCC_GetSystemClockFreq+0xe2>
 8003946:	f7ff fd5d 	bl	8003404 <LL_RCC_MSI_IsEnabledRangeSelect>
 800394a:	4603      	mov	r3, r0
 800394c:	2b00      	cmp	r3, #0
 800394e:	d004      	beq.n	800395a <RCC_GetSystemClockFreq+0xd2>
 8003950:	f7ff fd6a 	bl	8003428 <LL_RCC_MSI_GetRange>
 8003954:	4603      	mov	r3, r0
 8003956:	0a1b      	lsrs	r3, r3, #8
 8003958:	e003      	b.n	8003962 <RCC_GetSystemClockFreq+0xda>
 800395a:	f7ff fd73 	bl	8003444 <LL_RCC_MSI_GetRangeAfterStandby>
 800395e:	4603      	mov	r3, r0
 8003960:	0a1b      	lsrs	r3, r3, #8
 8003962:	4a0e      	ldr	r2, [pc, #56]	; (800399c <RCC_GetSystemClockFreq+0x114>)
 8003964:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003968:	e010      	b.n	800398c <RCC_GetSystemClockFreq+0x104>
 800396a:	f7ff fd4b 	bl	8003404 <LL_RCC_MSI_IsEnabledRangeSelect>
 800396e:	4603      	mov	r3, r0
 8003970:	2b00      	cmp	r3, #0
 8003972:	d004      	beq.n	800397e <RCC_GetSystemClockFreq+0xf6>
 8003974:	f7ff fd58 	bl	8003428 <LL_RCC_MSI_GetRange>
 8003978:	4603      	mov	r3, r0
 800397a:	091b      	lsrs	r3, r3, #4
 800397c:	e003      	b.n	8003986 <RCC_GetSystemClockFreq+0xfe>
 800397e:	f7ff fd61 	bl	8003444 <LL_RCC_MSI_GetRangeAfterStandby>
 8003982:	4603      	mov	r3, r0
 8003984:	091b      	lsrs	r3, r3, #4
 8003986:	4a05      	ldr	r2, [pc, #20]	; (800399c <RCC_GetSystemClockFreq+0x114>)
 8003988:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800398c:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 800398e:	bf00      	nop
  }

  return frequency;
 8003990:	687b      	ldr	r3, [r7, #4]
}
 8003992:	4618      	mov	r0, r3
 8003994:	3708      	adds	r7, #8
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}
 800399a:	bf00      	nop
 800399c:	08006260 	.word	0x08006260
 80039a0:	00f42400 	.word	0x00f42400
 80039a4:	007a1200 	.word	0x007a1200

080039a8 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b082      	sub	sp, #8
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80039b0:	f7ff fd64 	bl	800347c <LL_RCC_GetAHBPrescaler>
 80039b4:	4603      	mov	r3, r0
 80039b6:	091b      	lsrs	r3, r3, #4
 80039b8:	f003 030f 	and.w	r3, r3, #15
 80039bc:	4a04      	ldr	r2, [pc, #16]	; (80039d0 <RCC_GetHCLKClockFreq+0x28>)
 80039be:	5cd3      	ldrb	r3, [r2, r3]
 80039c0:	461a      	mov	r2, r3
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	40d3      	lsrs	r3, r2
}
 80039c6:	4618      	mov	r0, r3
 80039c8:	3708      	adds	r7, #8
 80039ca:	46bd      	mov	sp, r7
 80039cc:	bd80      	pop	{r7, pc}
 80039ce:	bf00      	nop
 80039d0:	08006248 	.word	0x08006248

080039d4 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b082      	sub	sp, #8
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80039dc:	f7ff fd5c 	bl	8003498 <LL_RCC_GetAPB1Prescaler>
 80039e0:	4603      	mov	r3, r0
 80039e2:	0a1b      	lsrs	r3, r3, #8
 80039e4:	4a04      	ldr	r2, [pc, #16]	; (80039f8 <RCC_GetPCLK1ClockFreq+0x24>)
 80039e6:	5cd3      	ldrb	r3, [r2, r3]
 80039e8:	461a      	mov	r2, r3
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	40d3      	lsrs	r3, r2
}
 80039ee:	4618      	mov	r0, r3
 80039f0:	3708      	adds	r7, #8
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bd80      	pop	{r7, pc}
 80039f6:	bf00      	nop
 80039f8:	08006258 	.word	0x08006258

080039fc <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b082      	sub	sp, #8
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8003a04:	f7ff fd56 	bl	80034b4 <LL_RCC_GetAPB2Prescaler>
 8003a08:	4603      	mov	r3, r0
 8003a0a:	0adb      	lsrs	r3, r3, #11
 8003a0c:	4a04      	ldr	r2, [pc, #16]	; (8003a20 <RCC_GetPCLK2ClockFreq+0x24>)
 8003a0e:	5cd3      	ldrb	r3, [r2, r3]
 8003a10:	461a      	mov	r2, r3
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	40d3      	lsrs	r3, r2
}
 8003a16:	4618      	mov	r0, r3
 8003a18:	3708      	adds	r7, #8
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bd80      	pop	{r7, pc}
 8003a1e:	bf00      	nop
 8003a20:	08006258 	.word	0x08006258

08003a24 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8003a24:	b590      	push	{r4, r7, lr}
 8003a26:	b083      	sub	sp, #12
 8003a28:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8003a2a:	f7ff fd79 	bl	8003520 <LL_RCC_PLL_GetMainSource>
 8003a2e:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	2b03      	cmp	r3, #3
 8003a34:	d036      	beq.n	8003aa4 <RCC_PLL_GetFreqDomain_SYS+0x80>
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	2b03      	cmp	r3, #3
 8003a3a:	d836      	bhi.n	8003aaa <RCC_PLL_GetFreqDomain_SYS+0x86>
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	2b01      	cmp	r3, #1
 8003a40:	d003      	beq.n	8003a4a <RCC_PLL_GetFreqDomain_SYS+0x26>
 8003a42:	683b      	ldr	r3, [r7, #0]
 8003a44:	2b02      	cmp	r3, #2
 8003a46:	d02a      	beq.n	8003a9e <RCC_PLL_GetFreqDomain_SYS+0x7a>
 8003a48:	e02f      	b.n	8003aaa <RCC_PLL_GetFreqDomain_SYS+0x86>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8003a4a:	f7ff fcdb 	bl	8003404 <LL_RCC_MSI_IsEnabledRangeSelect>
 8003a4e:	4603      	mov	r3, r0
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d111      	bne.n	8003a78 <RCC_PLL_GetFreqDomain_SYS+0x54>
 8003a54:	f7ff fcd6 	bl	8003404 <LL_RCC_MSI_IsEnabledRangeSelect>
 8003a58:	4603      	mov	r3, r0
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d004      	beq.n	8003a68 <RCC_PLL_GetFreqDomain_SYS+0x44>
 8003a5e:	f7ff fce3 	bl	8003428 <LL_RCC_MSI_GetRange>
 8003a62:	4603      	mov	r3, r0
 8003a64:	0a1b      	lsrs	r3, r3, #8
 8003a66:	e003      	b.n	8003a70 <RCC_PLL_GetFreqDomain_SYS+0x4c>
 8003a68:	f7ff fcec 	bl	8003444 <LL_RCC_MSI_GetRangeAfterStandby>
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	0a1b      	lsrs	r3, r3, #8
 8003a70:	4a2f      	ldr	r2, [pc, #188]	; (8003b30 <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 8003a72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a76:	e010      	b.n	8003a9a <RCC_PLL_GetFreqDomain_SYS+0x76>
 8003a78:	f7ff fcc4 	bl	8003404 <LL_RCC_MSI_IsEnabledRangeSelect>
 8003a7c:	4603      	mov	r3, r0
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d004      	beq.n	8003a8c <RCC_PLL_GetFreqDomain_SYS+0x68>
 8003a82:	f7ff fcd1 	bl	8003428 <LL_RCC_MSI_GetRange>
 8003a86:	4603      	mov	r3, r0
 8003a88:	091b      	lsrs	r3, r3, #4
 8003a8a:	e003      	b.n	8003a94 <RCC_PLL_GetFreqDomain_SYS+0x70>
 8003a8c:	f7ff fcda 	bl	8003444 <LL_RCC_MSI_GetRangeAfterStandby>
 8003a90:	4603      	mov	r3, r0
 8003a92:	091b      	lsrs	r3, r3, #4
 8003a94:	4a26      	ldr	r2, [pc, #152]	; (8003b30 <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 8003a96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a9a:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8003a9c:	e02f      	b.n	8003afe <RCC_PLL_GetFreqDomain_SYS+0xda>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8003a9e:	4b25      	ldr	r3, [pc, #148]	; (8003b34 <RCC_PLL_GetFreqDomain_SYS+0x110>)
 8003aa0:	607b      	str	r3, [r7, #4]
      break;
 8003aa2:	e02c      	b.n	8003afe <RCC_PLL_GetFreqDomain_SYS+0xda>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8003aa4:	4b24      	ldr	r3, [pc, #144]	; (8003b38 <RCC_PLL_GetFreqDomain_SYS+0x114>)
 8003aa6:	607b      	str	r3, [r7, #4]
      break;
 8003aa8:	e029      	b.n	8003afe <RCC_PLL_GetFreqDomain_SYS+0xda>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8003aaa:	f7ff fcab 	bl	8003404 <LL_RCC_MSI_IsEnabledRangeSelect>
 8003aae:	4603      	mov	r3, r0
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d111      	bne.n	8003ad8 <RCC_PLL_GetFreqDomain_SYS+0xb4>
 8003ab4:	f7ff fca6 	bl	8003404 <LL_RCC_MSI_IsEnabledRangeSelect>
 8003ab8:	4603      	mov	r3, r0
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d004      	beq.n	8003ac8 <RCC_PLL_GetFreqDomain_SYS+0xa4>
 8003abe:	f7ff fcb3 	bl	8003428 <LL_RCC_MSI_GetRange>
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	0a1b      	lsrs	r3, r3, #8
 8003ac6:	e003      	b.n	8003ad0 <RCC_PLL_GetFreqDomain_SYS+0xac>
 8003ac8:	f7ff fcbc 	bl	8003444 <LL_RCC_MSI_GetRangeAfterStandby>
 8003acc:	4603      	mov	r3, r0
 8003ace:	0a1b      	lsrs	r3, r3, #8
 8003ad0:	4a17      	ldr	r2, [pc, #92]	; (8003b30 <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 8003ad2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ad6:	e010      	b.n	8003afa <RCC_PLL_GetFreqDomain_SYS+0xd6>
 8003ad8:	f7ff fc94 	bl	8003404 <LL_RCC_MSI_IsEnabledRangeSelect>
 8003adc:	4603      	mov	r3, r0
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d004      	beq.n	8003aec <RCC_PLL_GetFreqDomain_SYS+0xc8>
 8003ae2:	f7ff fca1 	bl	8003428 <LL_RCC_MSI_GetRange>
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	091b      	lsrs	r3, r3, #4
 8003aea:	e003      	b.n	8003af4 <RCC_PLL_GetFreqDomain_SYS+0xd0>
 8003aec:	f7ff fcaa 	bl	8003444 <LL_RCC_MSI_GetRangeAfterStandby>
 8003af0:	4603      	mov	r3, r0
 8003af2:	091b      	lsrs	r3, r3, #4
 8003af4:	4a0e      	ldr	r2, [pc, #56]	; (8003b30 <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 8003af6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003afa:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8003afc:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8003afe:	f7ff fd39 	bl	8003574 <LL_RCC_PLL_GetDivider>
 8003b02:	4603      	mov	r3, r0
 8003b04:	091b      	lsrs	r3, r3, #4
 8003b06:	3301      	adds	r3, #1
 8003b08:	687a      	ldr	r2, [r7, #4]
 8003b0a:	fbb2 f4f3 	udiv	r4, r2, r3
 8003b0e:	f7ff fd15 	bl	800353c <LL_RCC_PLL_GetN>
 8003b12:	4603      	mov	r3, r0
 8003b14:	fb03 f404 	mul.w	r4, r3, r4
 8003b18:	f7ff fd1e 	bl	8003558 <LL_RCC_PLL_GetR>
 8003b1c:	4603      	mov	r3, r0
 8003b1e:	0e5b      	lsrs	r3, r3, #25
 8003b20:	3301      	adds	r3, #1
 8003b22:	005b      	lsls	r3, r3, #1
 8003b24:	fbb4 f3f3 	udiv	r3, r4, r3
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 8003b28:	4618      	mov	r0, r3
 8003b2a:	370c      	adds	r7, #12
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	bd90      	pop	{r4, r7, pc}
 8003b30:	08006260 	.word	0x08006260
 8003b34:	00f42400 	.word	0x00f42400
 8003b38:	007a1200 	.word	0x007a1200

08003b3c <LL_USART_IsEnabled>:
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	b083      	sub	sp, #12
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f003 0301 	and.w	r3, r3, #1
 8003b4c:	2b01      	cmp	r3, #1
 8003b4e:	d101      	bne.n	8003b54 <LL_USART_IsEnabled+0x18>
 8003b50:	2301      	movs	r3, #1
 8003b52:	e000      	b.n	8003b56 <LL_USART_IsEnabled+0x1a>
 8003b54:	2300      	movs	r3, #0
}
 8003b56:	4618      	mov	r0, r3
 8003b58:	370c      	adds	r7, #12
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b60:	4770      	bx	lr

08003b62 <LL_USART_SetStopBitsLength>:
{
 8003b62:	b480      	push	{r7}
 8003b64:	b083      	sub	sp, #12
 8003b66:	af00      	add	r7, sp, #0
 8003b68:	6078      	str	r0, [r7, #4]
 8003b6a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	685b      	ldr	r3, [r3, #4]
 8003b70:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	431a      	orrs	r2, r3
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	605a      	str	r2, [r3, #4]
}
 8003b7c:	bf00      	nop
 8003b7e:	370c      	adds	r7, #12
 8003b80:	46bd      	mov	sp, r7
 8003b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b86:	4770      	bx	lr

08003b88 <LL_USART_SetHWFlowCtrl>:
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b083      	sub	sp, #12
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
 8003b90:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	689b      	ldr	r3, [r3, #8]
 8003b96:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	431a      	orrs	r2, r3
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	609a      	str	r2, [r3, #8]
}
 8003ba2:	bf00      	nop
 8003ba4:	370c      	adds	r7, #12
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bac:	4770      	bx	lr

08003bae <LL_USART_SetBaudRate>:
{
 8003bae:	b480      	push	{r7}
 8003bb0:	b087      	sub	sp, #28
 8003bb2:	af00      	add	r7, sp, #0
 8003bb4:	60f8      	str	r0, [r7, #12]
 8003bb6:	60b9      	str	r1, [r7, #8]
 8003bb8:	607a      	str	r2, [r7, #4]
 8003bba:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003bc2:	d11a      	bne.n	8003bfa <LL_USART_SetBaudRate+0x4c>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8003bc4:	68bb      	ldr	r3, [r7, #8]
 8003bc6:	005a      	lsls	r2, r3, #1
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	085b      	lsrs	r3, r3, #1
 8003bcc:	441a      	add	r2, r3
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bd4:	b29b      	uxth	r3, r3
 8003bd6:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 8003bd8:	697a      	ldr	r2, [r7, #20]
 8003bda:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 8003bde:	4013      	ands	r3, r2
 8003be0:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003be2:	697b      	ldr	r3, [r7, #20]
 8003be4:	085b      	lsrs	r3, r3, #1
 8003be6:	b29b      	uxth	r3, r3
 8003be8:	f003 0307 	and.w	r3, r3, #7
 8003bec:	693a      	ldr	r2, [r7, #16]
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	693a      	ldr	r2, [r7, #16]
 8003bf6:	60da      	str	r2, [r3, #12]
}
 8003bf8:	e00a      	b.n	8003c10 <LL_USART_SetBaudRate+0x62>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	085a      	lsrs	r2, r3, #1
 8003bfe:	68bb      	ldr	r3, [r7, #8]
 8003c00:	441a      	add	r2, r3
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c08:	b29b      	uxth	r3, r3
 8003c0a:	461a      	mov	r2, r3
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	60da      	str	r2, [r3, #12]
}
 8003c10:	bf00      	nop
 8003c12:	371c      	adds	r7, #28
 8003c14:	46bd      	mov	sp, r7
 8003c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1a:	4770      	bx	lr

08003c1c <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b084      	sub	sp, #16
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
 8003c24:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8003c26:	2301      	movs	r3, #1
 8003c28:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8003c2e:	6878      	ldr	r0, [r7, #4]
 8003c30:	f7ff ff84 	bl	8003b3c <LL_USART_IsEnabled>
 8003c34:	4603      	mov	r3, r0
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d15b      	bne.n	8003cf2 <LL_USART_Init+0xd6>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681a      	ldr	r2, [r3, #0]
 8003c3e:	4b2f      	ldr	r3, [pc, #188]	; (8003cfc <LL_USART_Init+0xe0>)
 8003c40:	4013      	ands	r3, r2
 8003c42:	683a      	ldr	r2, [r7, #0]
 8003c44:	6851      	ldr	r1, [r2, #4]
 8003c46:	683a      	ldr	r2, [r7, #0]
 8003c48:	68d2      	ldr	r2, [r2, #12]
 8003c4a:	4311      	orrs	r1, r2
 8003c4c:	683a      	ldr	r2, [r7, #0]
 8003c4e:	6912      	ldr	r2, [r2, #16]
 8003c50:	4311      	orrs	r1, r2
 8003c52:	683a      	ldr	r2, [r7, #0]
 8003c54:	6992      	ldr	r2, [r2, #24]
 8003c56:	430a      	orrs	r2, r1
 8003c58:	431a      	orrs	r2, r3
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	689b      	ldr	r3, [r3, #8]
 8003c62:	4619      	mov	r1, r3
 8003c64:	6878      	ldr	r0, [r7, #4]
 8003c66:	f7ff ff7c 	bl	8003b62 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	695b      	ldr	r3, [r3, #20]
 8003c6e:	4619      	mov	r1, r3
 8003c70:	6878      	ldr	r0, [r7, #4]
 8003c72:	f7ff ff89 	bl	8003b88 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	4a21      	ldr	r2, [pc, #132]	; (8003d00 <LL_USART_Init+0xe4>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d104      	bne.n	8003c88 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 8003c7e:	2003      	movs	r0, #3
 8003c80:	f7ff fc86 	bl	8003590 <LL_RCC_GetUSARTClockFreq>
 8003c84:	60b8      	str	r0, [r7, #8]
 8003c86:	e023      	b.n	8003cd0 <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART2)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	4a1e      	ldr	r2, [pc, #120]	; (8003d04 <LL_USART_Init+0xe8>)
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d104      	bne.n	8003c9a <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 8003c90:	200c      	movs	r0, #12
 8003c92:	f7ff fc7d 	bl	8003590 <LL_RCC_GetUSARTClockFreq>
 8003c96:	60b8      	str	r0, [r7, #8]
 8003c98:	e01a      	b.n	8003cd0 <LL_USART_Init+0xb4>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	4a1a      	ldr	r2, [pc, #104]	; (8003d08 <LL_USART_Init+0xec>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d104      	bne.n	8003cac <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 8003ca2:	2030      	movs	r0, #48	; 0x30
 8003ca4:	f7ff fc74 	bl	8003590 <LL_RCC_GetUSARTClockFreq>
 8003ca8:	60b8      	str	r0, [r7, #8]
 8003caa:	e011      	b.n	8003cd0 <LL_USART_Init+0xb4>
    }
#endif /* USART3 */
#if defined(UART4)
    else if (USARTx == UART4)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	4a17      	ldr	r2, [pc, #92]	; (8003d0c <LL_USART_Init+0xf0>)
 8003cb0:	4293      	cmp	r3, r2
 8003cb2:	d104      	bne.n	8003cbe <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 8003cb4:	20c0      	movs	r0, #192	; 0xc0
 8003cb6:	f7ff fd4f 	bl	8003758 <LL_RCC_GetUARTClockFreq>
 8003cba:	60b8      	str	r0, [r7, #8]
 8003cbc:	e008      	b.n	8003cd0 <LL_USART_Init+0xb4>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	4a13      	ldr	r2, [pc, #76]	; (8003d10 <LL_USART_Init+0xf4>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d104      	bne.n	8003cd0 <LL_USART_Init+0xb4>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 8003cc6:	f44f 7040 	mov.w	r0, #768	; 0x300
 8003cca:	f7ff fd45 	bl	8003758 <LL_RCC_GetUARTClockFreq>
 8003cce:	60b8      	str	r0, [r7, #8]
       - prescaler value is required
    #endif
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8003cd0:	68bb      	ldr	r3, [r7, #8]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d00d      	beq.n	8003cf2 <LL_USART_Init+0xd6>
        && (USART_InitStruct->BaudRate != 0U))
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d009      	beq.n	8003cf2 <LL_USART_Init+0xd6>
    {
      status = SUCCESS;
 8003cde:	2300      	movs	r3, #0
 8003ce0:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	699a      	ldr	r2, [r3, #24]
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	68b9      	ldr	r1, [r7, #8]
 8003cec:	6878      	ldr	r0, [r7, #4]
 8003cee:	f7ff ff5e 	bl	8003bae <LL_USART_SetBaudRate>
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
#endif /* USART_PRESC_PRESCALER */
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8003cf2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	3710      	adds	r7, #16
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bd80      	pop	{r7, pc}
 8003cfc:	efff69f3 	.word	0xefff69f3
 8003d00:	40013800 	.word	0x40013800
 8003d04:	40004400 	.word	0x40004400
 8003d08:	40004800 	.word	0x40004800
 8003d0c:	40004c00 	.word	0x40004c00
 8003d10:	40005000 	.word	0x40005000

08003d14 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003d14:	b480      	push	{r7}
 8003d16:	b085      	sub	sp, #20
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003d22:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003d26:	2b84      	cmp	r3, #132	; 0x84
 8003d28:	d005      	beq.n	8003d36 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8003d2a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	4413      	add	r3, r2
 8003d32:	3303      	adds	r3, #3
 8003d34:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003d36:	68fb      	ldr	r3, [r7, #12]
}
 8003d38:	4618      	mov	r0, r3
 8003d3a:	3714      	adds	r7, #20
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d42:	4770      	bx	lr

08003d44 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003d48:	f000 fff8 	bl	8004d3c <vTaskStartScheduler>
  
  return osOK;
 8003d4c:	2300      	movs	r3, #0
}
 8003d4e:	4618      	mov	r0, r3
 8003d50:	bd80      	pop	{r7, pc}

08003d52 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003d52:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d54:	b089      	sub	sp, #36	; 0x24
 8003d56:	af04      	add	r7, sp, #16
 8003d58:	6078      	str	r0, [r7, #4]
 8003d5a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	695b      	ldr	r3, [r3, #20]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d020      	beq.n	8003da6 <osThreadCreate+0x54>
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	699b      	ldr	r3, [r3, #24]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d01c      	beq.n	8003da6 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	685c      	ldr	r4, [r3, #4]
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681d      	ldr	r5, [r3, #0]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	691e      	ldr	r6, [r3, #16]
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003d7e:	4618      	mov	r0, r3
 8003d80:	f7ff ffc8 	bl	8003d14 <makeFreeRtosPriority>
 8003d84:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	695b      	ldr	r3, [r3, #20]
 8003d8a:	687a      	ldr	r2, [r7, #4]
 8003d8c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003d8e:	9202      	str	r2, [sp, #8]
 8003d90:	9301      	str	r3, [sp, #4]
 8003d92:	9100      	str	r1, [sp, #0]
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	4632      	mov	r2, r6
 8003d98:	4629      	mov	r1, r5
 8003d9a:	4620      	mov	r0, r4
 8003d9c:	f000 fdec 	bl	8004978 <xTaskCreateStatic>
 8003da0:	4603      	mov	r3, r0
 8003da2:	60fb      	str	r3, [r7, #12]
 8003da4:	e01c      	b.n	8003de0 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	685c      	ldr	r4, [r3, #4]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003db2:	b29e      	uxth	r6, r3
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003dba:	4618      	mov	r0, r3
 8003dbc:	f7ff ffaa 	bl	8003d14 <makeFreeRtosPriority>
 8003dc0:	4602      	mov	r2, r0
 8003dc2:	f107 030c 	add.w	r3, r7, #12
 8003dc6:	9301      	str	r3, [sp, #4]
 8003dc8:	9200      	str	r2, [sp, #0]
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	4632      	mov	r2, r6
 8003dce:	4629      	mov	r1, r5
 8003dd0:	4620      	mov	r0, r4
 8003dd2:	f000 fe2e 	bl	8004a32 <xTaskCreate>
 8003dd6:	4603      	mov	r3, r0
 8003dd8:	2b01      	cmp	r3, #1
 8003dda:	d001      	beq.n	8003de0 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8003ddc:	2300      	movs	r3, #0
 8003dde:	e000      	b.n	8003de2 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003de0:	68fb      	ldr	r3, [r7, #12]
}
 8003de2:	4618      	mov	r0, r3
 8003de4:	3714      	adds	r7, #20
 8003de6:	46bd      	mov	sp, r7
 8003de8:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003dea <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003dea:	b580      	push	{r7, lr}
 8003dec:	b084      	sub	sp, #16
 8003dee:	af00      	add	r7, sp, #0
 8003df0:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d001      	beq.n	8003e00 <osDelay+0x16>
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	e000      	b.n	8003e02 <osDelay+0x18>
 8003e00:	2301      	movs	r3, #1
 8003e02:	4618      	mov	r0, r3
 8003e04:	f000 ff66 	bl	8004cd4 <vTaskDelay>
  
  return osOK;
 8003e08:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	3710      	adds	r7, #16
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	bd80      	pop	{r7, pc}

08003e12 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003e12:	b480      	push	{r7}
 8003e14:	b083      	sub	sp, #12
 8003e16:	af00      	add	r7, sp, #0
 8003e18:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	f103 0208 	add.w	r2, r3, #8
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003e2a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	f103 0208 	add.w	r2, r3, #8
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	f103 0208 	add.w	r2, r3, #8
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2200      	movs	r2, #0
 8003e44:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003e46:	bf00      	nop
 8003e48:	370c      	adds	r7, #12
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e50:	4770      	bx	lr

08003e52 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003e52:	b480      	push	{r7}
 8003e54:	b083      	sub	sp, #12
 8003e56:	af00      	add	r7, sp, #0
 8003e58:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003e60:	bf00      	nop
 8003e62:	370c      	adds	r7, #12
 8003e64:	46bd      	mov	sp, r7
 8003e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6a:	4770      	bx	lr

08003e6c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003e6c:	b480      	push	{r7}
 8003e6e:	b085      	sub	sp, #20
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
 8003e74:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	685b      	ldr	r3, [r3, #4]
 8003e7a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	68fa      	ldr	r2, [r7, #12]
 8003e80:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	689a      	ldr	r2, [r3, #8]
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	689b      	ldr	r3, [r3, #8]
 8003e8e:	683a      	ldr	r2, [r7, #0]
 8003e90:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	683a      	ldr	r2, [r7, #0]
 8003e96:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	687a      	ldr	r2, [r7, #4]
 8003e9c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	1c5a      	adds	r2, r3, #1
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	601a      	str	r2, [r3, #0]
}
 8003ea8:	bf00      	nop
 8003eaa:	3714      	adds	r7, #20
 8003eac:	46bd      	mov	sp, r7
 8003eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb2:	4770      	bx	lr

08003eb4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003eb4:	b480      	push	{r7}
 8003eb6:	b085      	sub	sp, #20
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
 8003ebc:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003ec4:	68bb      	ldr	r3, [r7, #8]
 8003ec6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003eca:	d103      	bne.n	8003ed4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	691b      	ldr	r3, [r3, #16]
 8003ed0:	60fb      	str	r3, [r7, #12]
 8003ed2:	e00c      	b.n	8003eee <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	3308      	adds	r3, #8
 8003ed8:	60fb      	str	r3, [r7, #12]
 8003eda:	e002      	b.n	8003ee2 <vListInsert+0x2e>
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	685b      	ldr	r3, [r3, #4]
 8003ee0:	60fb      	str	r3, [r7, #12]
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	68ba      	ldr	r2, [r7, #8]
 8003eea:	429a      	cmp	r2, r3
 8003eec:	d2f6      	bcs.n	8003edc <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	685a      	ldr	r2, [r3, #4]
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	685b      	ldr	r3, [r3, #4]
 8003efa:	683a      	ldr	r2, [r7, #0]
 8003efc:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	68fa      	ldr	r2, [r7, #12]
 8003f02:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	683a      	ldr	r2, [r7, #0]
 8003f08:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	687a      	ldr	r2, [r7, #4]
 8003f0e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	1c5a      	adds	r2, r3, #1
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	601a      	str	r2, [r3, #0]
}
 8003f1a:	bf00      	nop
 8003f1c:	3714      	adds	r7, #20
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f24:	4770      	bx	lr

08003f26 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003f26:	b480      	push	{r7}
 8003f28:	b085      	sub	sp, #20
 8003f2a:	af00      	add	r7, sp, #0
 8003f2c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	691b      	ldr	r3, [r3, #16]
 8003f32:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	685b      	ldr	r3, [r3, #4]
 8003f38:	687a      	ldr	r2, [r7, #4]
 8003f3a:	6892      	ldr	r2, [r2, #8]
 8003f3c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	689b      	ldr	r3, [r3, #8]
 8003f42:	687a      	ldr	r2, [r7, #4]
 8003f44:	6852      	ldr	r2, [r2, #4]
 8003f46:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	685b      	ldr	r3, [r3, #4]
 8003f4c:	687a      	ldr	r2, [r7, #4]
 8003f4e:	429a      	cmp	r2, r3
 8003f50:	d103      	bne.n	8003f5a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	689a      	ldr	r2, [r3, #8]
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	1e5a      	subs	r2, r3, #1
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
}
 8003f6e:	4618      	mov	r0, r3
 8003f70:	3714      	adds	r7, #20
 8003f72:	46bd      	mov	sp, r7
 8003f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f78:	4770      	bx	lr
	...

08003f7c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b084      	sub	sp, #16
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
 8003f84:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d10a      	bne.n	8003fa6 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003f90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f94:	f383 8811 	msr	BASEPRI, r3
 8003f98:	f3bf 8f6f 	isb	sy
 8003f9c:	f3bf 8f4f 	dsb	sy
 8003fa0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003fa2:	bf00      	nop
 8003fa4:	e7fe      	b.n	8003fa4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003fa6:	f001 fd15 	bl	80059d4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681a      	ldr	r2, [r3, #0]
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fb2:	68f9      	ldr	r1, [r7, #12]
 8003fb4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003fb6:	fb01 f303 	mul.w	r3, r1, r3
 8003fba:	441a      	add	r2, r3
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681a      	ldr	r2, [r3, #0]
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681a      	ldr	r2, [r3, #0]
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fd6:	3b01      	subs	r3, #1
 8003fd8:	68f9      	ldr	r1, [r7, #12]
 8003fda:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003fdc:	fb01 f303 	mul.w	r3, r1, r3
 8003fe0:	441a      	add	r2, r3
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	22ff      	movs	r2, #255	; 0xff
 8003fea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	22ff      	movs	r2, #255	; 0xff
 8003ff2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d114      	bne.n	8004026 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	691b      	ldr	r3, [r3, #16]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d01a      	beq.n	800403a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	3310      	adds	r3, #16
 8004008:	4618      	mov	r0, r3
 800400a:	f001 f8e9 	bl	80051e0 <xTaskRemoveFromEventList>
 800400e:	4603      	mov	r3, r0
 8004010:	2b00      	cmp	r3, #0
 8004012:	d012      	beq.n	800403a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004014:	4b0c      	ldr	r3, [pc, #48]	; (8004048 <xQueueGenericReset+0xcc>)
 8004016:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800401a:	601a      	str	r2, [r3, #0]
 800401c:	f3bf 8f4f 	dsb	sy
 8004020:	f3bf 8f6f 	isb	sy
 8004024:	e009      	b.n	800403a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	3310      	adds	r3, #16
 800402a:	4618      	mov	r0, r3
 800402c:	f7ff fef1 	bl	8003e12 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	3324      	adds	r3, #36	; 0x24
 8004034:	4618      	mov	r0, r3
 8004036:	f7ff feec 	bl	8003e12 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800403a:	f001 fcfb 	bl	8005a34 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800403e:	2301      	movs	r3, #1
}
 8004040:	4618      	mov	r0, r3
 8004042:	3710      	adds	r7, #16
 8004044:	46bd      	mov	sp, r7
 8004046:	bd80      	pop	{r7, pc}
 8004048:	e000ed04 	.word	0xe000ed04

0800404c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800404c:	b580      	push	{r7, lr}
 800404e:	b08a      	sub	sp, #40	; 0x28
 8004050:	af02      	add	r7, sp, #8
 8004052:	60f8      	str	r0, [r7, #12]
 8004054:	60b9      	str	r1, [r7, #8]
 8004056:	4613      	mov	r3, r2
 8004058:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d10a      	bne.n	8004076 <xQueueGenericCreate+0x2a>
	__asm volatile
 8004060:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004064:	f383 8811 	msr	BASEPRI, r3
 8004068:	f3bf 8f6f 	isb	sy
 800406c:	f3bf 8f4f 	dsb	sy
 8004070:	613b      	str	r3, [r7, #16]
}
 8004072:	bf00      	nop
 8004074:	e7fe      	b.n	8004074 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	68ba      	ldr	r2, [r7, #8]
 800407a:	fb02 f303 	mul.w	r3, r2, r3
 800407e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004080:	69fb      	ldr	r3, [r7, #28]
 8004082:	3348      	adds	r3, #72	; 0x48
 8004084:	4618      	mov	r0, r3
 8004086:	f001 fdc7 	bl	8005c18 <pvPortMalloc>
 800408a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800408c:	69bb      	ldr	r3, [r7, #24]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d011      	beq.n	80040b6 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004092:	69bb      	ldr	r3, [r7, #24]
 8004094:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004096:	697b      	ldr	r3, [r7, #20]
 8004098:	3348      	adds	r3, #72	; 0x48
 800409a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800409c:	69bb      	ldr	r3, [r7, #24]
 800409e:	2200      	movs	r2, #0
 80040a0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80040a4:	79fa      	ldrb	r2, [r7, #7]
 80040a6:	69bb      	ldr	r3, [r7, #24]
 80040a8:	9300      	str	r3, [sp, #0]
 80040aa:	4613      	mov	r3, r2
 80040ac:	697a      	ldr	r2, [r7, #20]
 80040ae:	68b9      	ldr	r1, [r7, #8]
 80040b0:	68f8      	ldr	r0, [r7, #12]
 80040b2:	f000 f805 	bl	80040c0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80040b6:	69bb      	ldr	r3, [r7, #24]
	}
 80040b8:	4618      	mov	r0, r3
 80040ba:	3720      	adds	r7, #32
 80040bc:	46bd      	mov	sp, r7
 80040be:	bd80      	pop	{r7, pc}

080040c0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b084      	sub	sp, #16
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	60f8      	str	r0, [r7, #12]
 80040c8:	60b9      	str	r1, [r7, #8]
 80040ca:	607a      	str	r2, [r7, #4]
 80040cc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80040ce:	68bb      	ldr	r3, [r7, #8]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d103      	bne.n	80040dc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80040d4:	69bb      	ldr	r3, [r7, #24]
 80040d6:	69ba      	ldr	r2, [r7, #24]
 80040d8:	601a      	str	r2, [r3, #0]
 80040da:	e002      	b.n	80040e2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80040dc:	69bb      	ldr	r3, [r7, #24]
 80040de:	687a      	ldr	r2, [r7, #4]
 80040e0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80040e2:	69bb      	ldr	r3, [r7, #24]
 80040e4:	68fa      	ldr	r2, [r7, #12]
 80040e6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80040e8:	69bb      	ldr	r3, [r7, #24]
 80040ea:	68ba      	ldr	r2, [r7, #8]
 80040ec:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80040ee:	2101      	movs	r1, #1
 80040f0:	69b8      	ldr	r0, [r7, #24]
 80040f2:	f7ff ff43 	bl	8003f7c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80040f6:	bf00      	nop
 80040f8:	3710      	adds	r7, #16
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bd80      	pop	{r7, pc}

080040fe <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80040fe:	b580      	push	{r7, lr}
 8004100:	b082      	sub	sp, #8
 8004102:	af00      	add	r7, sp, #0
 8004104:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d00e      	beq.n	800412a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2200      	movs	r2, #0
 8004110:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2200      	movs	r2, #0
 8004116:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2200      	movs	r2, #0
 800411c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800411e:	2300      	movs	r3, #0
 8004120:	2200      	movs	r2, #0
 8004122:	2100      	movs	r1, #0
 8004124:	6878      	ldr	r0, [r7, #4]
 8004126:	f000 f81d 	bl	8004164 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800412a:	bf00      	nop
 800412c:	3708      	adds	r7, #8
 800412e:	46bd      	mov	sp, r7
 8004130:	bd80      	pop	{r7, pc}

08004132 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8004132:	b580      	push	{r7, lr}
 8004134:	b086      	sub	sp, #24
 8004136:	af00      	add	r7, sp, #0
 8004138:	4603      	mov	r3, r0
 800413a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800413c:	2301      	movs	r3, #1
 800413e:	617b      	str	r3, [r7, #20]
 8004140:	2300      	movs	r3, #0
 8004142:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8004144:	79fb      	ldrb	r3, [r7, #7]
 8004146:	461a      	mov	r2, r3
 8004148:	6939      	ldr	r1, [r7, #16]
 800414a:	6978      	ldr	r0, [r7, #20]
 800414c:	f7ff ff7e 	bl	800404c <xQueueGenericCreate>
 8004150:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8004152:	68f8      	ldr	r0, [r7, #12]
 8004154:	f7ff ffd3 	bl	80040fe <prvInitialiseMutex>

		return xNewQueue;
 8004158:	68fb      	ldr	r3, [r7, #12]
	}
 800415a:	4618      	mov	r0, r3
 800415c:	3718      	adds	r7, #24
 800415e:	46bd      	mov	sp, r7
 8004160:	bd80      	pop	{r7, pc}
	...

08004164 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004164:	b580      	push	{r7, lr}
 8004166:	b08e      	sub	sp, #56	; 0x38
 8004168:	af00      	add	r7, sp, #0
 800416a:	60f8      	str	r0, [r7, #12]
 800416c:	60b9      	str	r1, [r7, #8]
 800416e:	607a      	str	r2, [r7, #4]
 8004170:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004172:	2300      	movs	r3, #0
 8004174:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800417a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800417c:	2b00      	cmp	r3, #0
 800417e:	d10a      	bne.n	8004196 <xQueueGenericSend+0x32>
	__asm volatile
 8004180:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004184:	f383 8811 	msr	BASEPRI, r3
 8004188:	f3bf 8f6f 	isb	sy
 800418c:	f3bf 8f4f 	dsb	sy
 8004190:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004192:	bf00      	nop
 8004194:	e7fe      	b.n	8004194 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004196:	68bb      	ldr	r3, [r7, #8]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d103      	bne.n	80041a4 <xQueueGenericSend+0x40>
 800419c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800419e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d101      	bne.n	80041a8 <xQueueGenericSend+0x44>
 80041a4:	2301      	movs	r3, #1
 80041a6:	e000      	b.n	80041aa <xQueueGenericSend+0x46>
 80041a8:	2300      	movs	r3, #0
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d10a      	bne.n	80041c4 <xQueueGenericSend+0x60>
	__asm volatile
 80041ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041b2:	f383 8811 	msr	BASEPRI, r3
 80041b6:	f3bf 8f6f 	isb	sy
 80041ba:	f3bf 8f4f 	dsb	sy
 80041be:	627b      	str	r3, [r7, #36]	; 0x24
}
 80041c0:	bf00      	nop
 80041c2:	e7fe      	b.n	80041c2 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	2b02      	cmp	r3, #2
 80041c8:	d103      	bne.n	80041d2 <xQueueGenericSend+0x6e>
 80041ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041ce:	2b01      	cmp	r3, #1
 80041d0:	d101      	bne.n	80041d6 <xQueueGenericSend+0x72>
 80041d2:	2301      	movs	r3, #1
 80041d4:	e000      	b.n	80041d8 <xQueueGenericSend+0x74>
 80041d6:	2300      	movs	r3, #0
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d10a      	bne.n	80041f2 <xQueueGenericSend+0x8e>
	__asm volatile
 80041dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041e0:	f383 8811 	msr	BASEPRI, r3
 80041e4:	f3bf 8f6f 	isb	sy
 80041e8:	f3bf 8f4f 	dsb	sy
 80041ec:	623b      	str	r3, [r7, #32]
}
 80041ee:	bf00      	nop
 80041f0:	e7fe      	b.n	80041f0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80041f2:	f001 f9b5 	bl	8005560 <xTaskGetSchedulerState>
 80041f6:	4603      	mov	r3, r0
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d102      	bne.n	8004202 <xQueueGenericSend+0x9e>
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d101      	bne.n	8004206 <xQueueGenericSend+0xa2>
 8004202:	2301      	movs	r3, #1
 8004204:	e000      	b.n	8004208 <xQueueGenericSend+0xa4>
 8004206:	2300      	movs	r3, #0
 8004208:	2b00      	cmp	r3, #0
 800420a:	d10a      	bne.n	8004222 <xQueueGenericSend+0xbe>
	__asm volatile
 800420c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004210:	f383 8811 	msr	BASEPRI, r3
 8004214:	f3bf 8f6f 	isb	sy
 8004218:	f3bf 8f4f 	dsb	sy
 800421c:	61fb      	str	r3, [r7, #28]
}
 800421e:	bf00      	nop
 8004220:	e7fe      	b.n	8004220 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004222:	f001 fbd7 	bl	80059d4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004226:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004228:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800422a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800422c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800422e:	429a      	cmp	r2, r3
 8004230:	d302      	bcc.n	8004238 <xQueueGenericSend+0xd4>
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	2b02      	cmp	r3, #2
 8004236:	d129      	bne.n	800428c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004238:	683a      	ldr	r2, [r7, #0]
 800423a:	68b9      	ldr	r1, [r7, #8]
 800423c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800423e:	f000 fa8b 	bl	8004758 <prvCopyDataToQueue>
 8004242:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004244:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004246:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004248:	2b00      	cmp	r3, #0
 800424a:	d010      	beq.n	800426e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800424c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800424e:	3324      	adds	r3, #36	; 0x24
 8004250:	4618      	mov	r0, r3
 8004252:	f000 ffc5 	bl	80051e0 <xTaskRemoveFromEventList>
 8004256:	4603      	mov	r3, r0
 8004258:	2b00      	cmp	r3, #0
 800425a:	d013      	beq.n	8004284 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800425c:	4b3f      	ldr	r3, [pc, #252]	; (800435c <xQueueGenericSend+0x1f8>)
 800425e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004262:	601a      	str	r2, [r3, #0]
 8004264:	f3bf 8f4f 	dsb	sy
 8004268:	f3bf 8f6f 	isb	sy
 800426c:	e00a      	b.n	8004284 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800426e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004270:	2b00      	cmp	r3, #0
 8004272:	d007      	beq.n	8004284 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004274:	4b39      	ldr	r3, [pc, #228]	; (800435c <xQueueGenericSend+0x1f8>)
 8004276:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800427a:	601a      	str	r2, [r3, #0]
 800427c:	f3bf 8f4f 	dsb	sy
 8004280:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004284:	f001 fbd6 	bl	8005a34 <vPortExitCritical>
				return pdPASS;
 8004288:	2301      	movs	r3, #1
 800428a:	e063      	b.n	8004354 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2b00      	cmp	r3, #0
 8004290:	d103      	bne.n	800429a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004292:	f001 fbcf 	bl	8005a34 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004296:	2300      	movs	r3, #0
 8004298:	e05c      	b.n	8004354 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800429a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800429c:	2b00      	cmp	r3, #0
 800429e:	d106      	bne.n	80042ae <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80042a0:	f107 0314 	add.w	r3, r7, #20
 80042a4:	4618      	mov	r0, r3
 80042a6:	f000 fffd 	bl	80052a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80042aa:	2301      	movs	r3, #1
 80042ac:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80042ae:	f001 fbc1 	bl	8005a34 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80042b2:	f000 fdad 	bl	8004e10 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80042b6:	f001 fb8d 	bl	80059d4 <vPortEnterCritical>
 80042ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042bc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80042c0:	b25b      	sxtb	r3, r3
 80042c2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80042c6:	d103      	bne.n	80042d0 <xQueueGenericSend+0x16c>
 80042c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042ca:	2200      	movs	r2, #0
 80042cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80042d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042d2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80042d6:	b25b      	sxtb	r3, r3
 80042d8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80042dc:	d103      	bne.n	80042e6 <xQueueGenericSend+0x182>
 80042de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042e0:	2200      	movs	r2, #0
 80042e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80042e6:	f001 fba5 	bl	8005a34 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80042ea:	1d3a      	adds	r2, r7, #4
 80042ec:	f107 0314 	add.w	r3, r7, #20
 80042f0:	4611      	mov	r1, r2
 80042f2:	4618      	mov	r0, r3
 80042f4:	f000 ffec 	bl	80052d0 <xTaskCheckForTimeOut>
 80042f8:	4603      	mov	r3, r0
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d124      	bne.n	8004348 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80042fe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004300:	f000 fb22 	bl	8004948 <prvIsQueueFull>
 8004304:	4603      	mov	r3, r0
 8004306:	2b00      	cmp	r3, #0
 8004308:	d018      	beq.n	800433c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800430a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800430c:	3310      	adds	r3, #16
 800430e:	687a      	ldr	r2, [r7, #4]
 8004310:	4611      	mov	r1, r2
 8004312:	4618      	mov	r0, r3
 8004314:	f000 ff40 	bl	8005198 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004318:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800431a:	f000 faad 	bl	8004878 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800431e:	f000 fd85 	bl	8004e2c <xTaskResumeAll>
 8004322:	4603      	mov	r3, r0
 8004324:	2b00      	cmp	r3, #0
 8004326:	f47f af7c 	bne.w	8004222 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800432a:	4b0c      	ldr	r3, [pc, #48]	; (800435c <xQueueGenericSend+0x1f8>)
 800432c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004330:	601a      	str	r2, [r3, #0]
 8004332:	f3bf 8f4f 	dsb	sy
 8004336:	f3bf 8f6f 	isb	sy
 800433a:	e772      	b.n	8004222 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800433c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800433e:	f000 fa9b 	bl	8004878 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004342:	f000 fd73 	bl	8004e2c <xTaskResumeAll>
 8004346:	e76c      	b.n	8004222 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004348:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800434a:	f000 fa95 	bl	8004878 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800434e:	f000 fd6d 	bl	8004e2c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004352:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004354:	4618      	mov	r0, r3
 8004356:	3738      	adds	r7, #56	; 0x38
 8004358:	46bd      	mov	sp, r7
 800435a:	bd80      	pop	{r7, pc}
 800435c:	e000ed04 	.word	0xe000ed04

08004360 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b090      	sub	sp, #64	; 0x40
 8004364:	af00      	add	r7, sp, #0
 8004366:	60f8      	str	r0, [r7, #12]
 8004368:	60b9      	str	r1, [r7, #8]
 800436a:	607a      	str	r2, [r7, #4]
 800436c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8004372:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004374:	2b00      	cmp	r3, #0
 8004376:	d10a      	bne.n	800438e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8004378:	f04f 0350 	mov.w	r3, #80	; 0x50
 800437c:	f383 8811 	msr	BASEPRI, r3
 8004380:	f3bf 8f6f 	isb	sy
 8004384:	f3bf 8f4f 	dsb	sy
 8004388:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800438a:	bf00      	nop
 800438c:	e7fe      	b.n	800438c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800438e:	68bb      	ldr	r3, [r7, #8]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d103      	bne.n	800439c <xQueueGenericSendFromISR+0x3c>
 8004394:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004396:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004398:	2b00      	cmp	r3, #0
 800439a:	d101      	bne.n	80043a0 <xQueueGenericSendFromISR+0x40>
 800439c:	2301      	movs	r3, #1
 800439e:	e000      	b.n	80043a2 <xQueueGenericSendFromISR+0x42>
 80043a0:	2300      	movs	r3, #0
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d10a      	bne.n	80043bc <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80043a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043aa:	f383 8811 	msr	BASEPRI, r3
 80043ae:	f3bf 8f6f 	isb	sy
 80043b2:	f3bf 8f4f 	dsb	sy
 80043b6:	627b      	str	r3, [r7, #36]	; 0x24
}
 80043b8:	bf00      	nop
 80043ba:	e7fe      	b.n	80043ba <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	2b02      	cmp	r3, #2
 80043c0:	d103      	bne.n	80043ca <xQueueGenericSendFromISR+0x6a>
 80043c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043c6:	2b01      	cmp	r3, #1
 80043c8:	d101      	bne.n	80043ce <xQueueGenericSendFromISR+0x6e>
 80043ca:	2301      	movs	r3, #1
 80043cc:	e000      	b.n	80043d0 <xQueueGenericSendFromISR+0x70>
 80043ce:	2300      	movs	r3, #0
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d10a      	bne.n	80043ea <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80043d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043d8:	f383 8811 	msr	BASEPRI, r3
 80043dc:	f3bf 8f6f 	isb	sy
 80043e0:	f3bf 8f4f 	dsb	sy
 80043e4:	623b      	str	r3, [r7, #32]
}
 80043e6:	bf00      	nop
 80043e8:	e7fe      	b.n	80043e8 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80043ea:	f001 fbd5 	bl	8005b98 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80043ee:	f3ef 8211 	mrs	r2, BASEPRI
 80043f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043f6:	f383 8811 	msr	BASEPRI, r3
 80043fa:	f3bf 8f6f 	isb	sy
 80043fe:	f3bf 8f4f 	dsb	sy
 8004402:	61fa      	str	r2, [r7, #28]
 8004404:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004406:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004408:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800440a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800440c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800440e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004410:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004412:	429a      	cmp	r2, r3
 8004414:	d302      	bcc.n	800441c <xQueueGenericSendFromISR+0xbc>
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	2b02      	cmp	r3, #2
 800441a:	d12f      	bne.n	800447c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800441c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800441e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004422:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004426:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004428:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800442a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800442c:	683a      	ldr	r2, [r7, #0]
 800442e:	68b9      	ldr	r1, [r7, #8]
 8004430:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004432:	f000 f991 	bl	8004758 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004436:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800443a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800443e:	d112      	bne.n	8004466 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004440:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004442:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004444:	2b00      	cmp	r3, #0
 8004446:	d016      	beq.n	8004476 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004448:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800444a:	3324      	adds	r3, #36	; 0x24
 800444c:	4618      	mov	r0, r3
 800444e:	f000 fec7 	bl	80051e0 <xTaskRemoveFromEventList>
 8004452:	4603      	mov	r3, r0
 8004454:	2b00      	cmp	r3, #0
 8004456:	d00e      	beq.n	8004476 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d00b      	beq.n	8004476 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2201      	movs	r2, #1
 8004462:	601a      	str	r2, [r3, #0]
 8004464:	e007      	b.n	8004476 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004466:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800446a:	3301      	adds	r3, #1
 800446c:	b2db      	uxtb	r3, r3
 800446e:	b25a      	sxtb	r2, r3
 8004470:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004472:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004476:	2301      	movs	r3, #1
 8004478:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800447a:	e001      	b.n	8004480 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800447c:	2300      	movs	r3, #0
 800447e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004480:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004482:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004484:	697b      	ldr	r3, [r7, #20]
 8004486:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800448a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800448c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800448e:	4618      	mov	r0, r3
 8004490:	3740      	adds	r7, #64	; 0x40
 8004492:	46bd      	mov	sp, r7
 8004494:	bd80      	pop	{r7, pc}
	...

08004498 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b08c      	sub	sp, #48	; 0x30
 800449c:	af00      	add	r7, sp, #0
 800449e:	60f8      	str	r0, [r7, #12]
 80044a0:	60b9      	str	r1, [r7, #8]
 80044a2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80044a4:	2300      	movs	r3, #0
 80044a6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80044ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d10a      	bne.n	80044c8 <xQueueReceive+0x30>
	__asm volatile
 80044b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044b6:	f383 8811 	msr	BASEPRI, r3
 80044ba:	f3bf 8f6f 	isb	sy
 80044be:	f3bf 8f4f 	dsb	sy
 80044c2:	623b      	str	r3, [r7, #32]
}
 80044c4:	bf00      	nop
 80044c6:	e7fe      	b.n	80044c6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80044c8:	68bb      	ldr	r3, [r7, #8]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d103      	bne.n	80044d6 <xQueueReceive+0x3e>
 80044ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d101      	bne.n	80044da <xQueueReceive+0x42>
 80044d6:	2301      	movs	r3, #1
 80044d8:	e000      	b.n	80044dc <xQueueReceive+0x44>
 80044da:	2300      	movs	r3, #0
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d10a      	bne.n	80044f6 <xQueueReceive+0x5e>
	__asm volatile
 80044e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044e4:	f383 8811 	msr	BASEPRI, r3
 80044e8:	f3bf 8f6f 	isb	sy
 80044ec:	f3bf 8f4f 	dsb	sy
 80044f0:	61fb      	str	r3, [r7, #28]
}
 80044f2:	bf00      	nop
 80044f4:	e7fe      	b.n	80044f4 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80044f6:	f001 f833 	bl	8005560 <xTaskGetSchedulerState>
 80044fa:	4603      	mov	r3, r0
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d102      	bne.n	8004506 <xQueueReceive+0x6e>
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d101      	bne.n	800450a <xQueueReceive+0x72>
 8004506:	2301      	movs	r3, #1
 8004508:	e000      	b.n	800450c <xQueueReceive+0x74>
 800450a:	2300      	movs	r3, #0
 800450c:	2b00      	cmp	r3, #0
 800450e:	d10a      	bne.n	8004526 <xQueueReceive+0x8e>
	__asm volatile
 8004510:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004514:	f383 8811 	msr	BASEPRI, r3
 8004518:	f3bf 8f6f 	isb	sy
 800451c:	f3bf 8f4f 	dsb	sy
 8004520:	61bb      	str	r3, [r7, #24]
}
 8004522:	bf00      	nop
 8004524:	e7fe      	b.n	8004524 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004526:	f001 fa55 	bl	80059d4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800452a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800452c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800452e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004532:	2b00      	cmp	r3, #0
 8004534:	d01f      	beq.n	8004576 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004536:	68b9      	ldr	r1, [r7, #8]
 8004538:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800453a:	f000 f977 	bl	800482c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800453e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004540:	1e5a      	subs	r2, r3, #1
 8004542:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004544:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004546:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004548:	691b      	ldr	r3, [r3, #16]
 800454a:	2b00      	cmp	r3, #0
 800454c:	d00f      	beq.n	800456e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800454e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004550:	3310      	adds	r3, #16
 8004552:	4618      	mov	r0, r3
 8004554:	f000 fe44 	bl	80051e0 <xTaskRemoveFromEventList>
 8004558:	4603      	mov	r3, r0
 800455a:	2b00      	cmp	r3, #0
 800455c:	d007      	beq.n	800456e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800455e:	4b3d      	ldr	r3, [pc, #244]	; (8004654 <xQueueReceive+0x1bc>)
 8004560:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004564:	601a      	str	r2, [r3, #0]
 8004566:	f3bf 8f4f 	dsb	sy
 800456a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800456e:	f001 fa61 	bl	8005a34 <vPortExitCritical>
				return pdPASS;
 8004572:	2301      	movs	r3, #1
 8004574:	e069      	b.n	800464a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2b00      	cmp	r3, #0
 800457a:	d103      	bne.n	8004584 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800457c:	f001 fa5a 	bl	8005a34 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004580:	2300      	movs	r3, #0
 8004582:	e062      	b.n	800464a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004584:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004586:	2b00      	cmp	r3, #0
 8004588:	d106      	bne.n	8004598 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800458a:	f107 0310 	add.w	r3, r7, #16
 800458e:	4618      	mov	r0, r3
 8004590:	f000 fe88 	bl	80052a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004594:	2301      	movs	r3, #1
 8004596:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004598:	f001 fa4c 	bl	8005a34 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800459c:	f000 fc38 	bl	8004e10 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80045a0:	f001 fa18 	bl	80059d4 <vPortEnterCritical>
 80045a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045a6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80045aa:	b25b      	sxtb	r3, r3
 80045ac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80045b0:	d103      	bne.n	80045ba <xQueueReceive+0x122>
 80045b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045b4:	2200      	movs	r2, #0
 80045b6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80045ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045bc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80045c0:	b25b      	sxtb	r3, r3
 80045c2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80045c6:	d103      	bne.n	80045d0 <xQueueReceive+0x138>
 80045c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045ca:	2200      	movs	r2, #0
 80045cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80045d0:	f001 fa30 	bl	8005a34 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80045d4:	1d3a      	adds	r2, r7, #4
 80045d6:	f107 0310 	add.w	r3, r7, #16
 80045da:	4611      	mov	r1, r2
 80045dc:	4618      	mov	r0, r3
 80045de:	f000 fe77 	bl	80052d0 <xTaskCheckForTimeOut>
 80045e2:	4603      	mov	r3, r0
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d123      	bne.n	8004630 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80045e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80045ea:	f000 f997 	bl	800491c <prvIsQueueEmpty>
 80045ee:	4603      	mov	r3, r0
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d017      	beq.n	8004624 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80045f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045f6:	3324      	adds	r3, #36	; 0x24
 80045f8:	687a      	ldr	r2, [r7, #4]
 80045fa:	4611      	mov	r1, r2
 80045fc:	4618      	mov	r0, r3
 80045fe:	f000 fdcb 	bl	8005198 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004602:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004604:	f000 f938 	bl	8004878 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004608:	f000 fc10 	bl	8004e2c <xTaskResumeAll>
 800460c:	4603      	mov	r3, r0
 800460e:	2b00      	cmp	r3, #0
 8004610:	d189      	bne.n	8004526 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8004612:	4b10      	ldr	r3, [pc, #64]	; (8004654 <xQueueReceive+0x1bc>)
 8004614:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004618:	601a      	str	r2, [r3, #0]
 800461a:	f3bf 8f4f 	dsb	sy
 800461e:	f3bf 8f6f 	isb	sy
 8004622:	e780      	b.n	8004526 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004624:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004626:	f000 f927 	bl	8004878 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800462a:	f000 fbff 	bl	8004e2c <xTaskResumeAll>
 800462e:	e77a      	b.n	8004526 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004630:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004632:	f000 f921 	bl	8004878 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004636:	f000 fbf9 	bl	8004e2c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800463a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800463c:	f000 f96e 	bl	800491c <prvIsQueueEmpty>
 8004640:	4603      	mov	r3, r0
 8004642:	2b00      	cmp	r3, #0
 8004644:	f43f af6f 	beq.w	8004526 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004648:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800464a:	4618      	mov	r0, r3
 800464c:	3730      	adds	r7, #48	; 0x30
 800464e:	46bd      	mov	sp, r7
 8004650:	bd80      	pop	{r7, pc}
 8004652:	bf00      	nop
 8004654:	e000ed04 	.word	0xe000ed04

08004658 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b08e      	sub	sp, #56	; 0x38
 800465c:	af00      	add	r7, sp, #0
 800465e:	60f8      	str	r0, [r7, #12]
 8004660:	60b9      	str	r1, [r7, #8]
 8004662:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004668:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800466a:	2b00      	cmp	r3, #0
 800466c:	d10a      	bne.n	8004684 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800466e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004672:	f383 8811 	msr	BASEPRI, r3
 8004676:	f3bf 8f6f 	isb	sy
 800467a:	f3bf 8f4f 	dsb	sy
 800467e:	623b      	str	r3, [r7, #32]
}
 8004680:	bf00      	nop
 8004682:	e7fe      	b.n	8004682 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004684:	68bb      	ldr	r3, [r7, #8]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d103      	bne.n	8004692 <xQueueReceiveFromISR+0x3a>
 800468a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800468c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800468e:	2b00      	cmp	r3, #0
 8004690:	d101      	bne.n	8004696 <xQueueReceiveFromISR+0x3e>
 8004692:	2301      	movs	r3, #1
 8004694:	e000      	b.n	8004698 <xQueueReceiveFromISR+0x40>
 8004696:	2300      	movs	r3, #0
 8004698:	2b00      	cmp	r3, #0
 800469a:	d10a      	bne.n	80046b2 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800469c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046a0:	f383 8811 	msr	BASEPRI, r3
 80046a4:	f3bf 8f6f 	isb	sy
 80046a8:	f3bf 8f4f 	dsb	sy
 80046ac:	61fb      	str	r3, [r7, #28]
}
 80046ae:	bf00      	nop
 80046b0:	e7fe      	b.n	80046b0 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80046b2:	f001 fa71 	bl	8005b98 <vPortValidateInterruptPriority>
	__asm volatile
 80046b6:	f3ef 8211 	mrs	r2, BASEPRI
 80046ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046be:	f383 8811 	msr	BASEPRI, r3
 80046c2:	f3bf 8f6f 	isb	sy
 80046c6:	f3bf 8f4f 	dsb	sy
 80046ca:	61ba      	str	r2, [r7, #24]
 80046cc:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80046ce:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80046d0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80046d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046d6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80046d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d02f      	beq.n	800473e <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80046de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046e0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80046e4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80046e8:	68b9      	ldr	r1, [r7, #8]
 80046ea:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80046ec:	f000 f89e 	bl	800482c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80046f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046f2:	1e5a      	subs	r2, r3, #1
 80046f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046f6:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80046f8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80046fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004700:	d112      	bne.n	8004728 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004702:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004704:	691b      	ldr	r3, [r3, #16]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d016      	beq.n	8004738 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800470a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800470c:	3310      	adds	r3, #16
 800470e:	4618      	mov	r0, r3
 8004710:	f000 fd66 	bl	80051e0 <xTaskRemoveFromEventList>
 8004714:	4603      	mov	r3, r0
 8004716:	2b00      	cmp	r3, #0
 8004718:	d00e      	beq.n	8004738 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d00b      	beq.n	8004738 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2201      	movs	r2, #1
 8004724:	601a      	str	r2, [r3, #0]
 8004726:	e007      	b.n	8004738 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8004728:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800472c:	3301      	adds	r3, #1
 800472e:	b2db      	uxtb	r3, r3
 8004730:	b25a      	sxtb	r2, r3
 8004732:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004734:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8004738:	2301      	movs	r3, #1
 800473a:	637b      	str	r3, [r7, #52]	; 0x34
 800473c:	e001      	b.n	8004742 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800473e:	2300      	movs	r3, #0
 8004740:	637b      	str	r3, [r7, #52]	; 0x34
 8004742:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004744:	613b      	str	r3, [r7, #16]
	__asm volatile
 8004746:	693b      	ldr	r3, [r7, #16]
 8004748:	f383 8811 	msr	BASEPRI, r3
}
 800474c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800474e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8004750:	4618      	mov	r0, r3
 8004752:	3738      	adds	r7, #56	; 0x38
 8004754:	46bd      	mov	sp, r7
 8004756:	bd80      	pop	{r7, pc}

08004758 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b086      	sub	sp, #24
 800475c:	af00      	add	r7, sp, #0
 800475e:	60f8      	str	r0, [r7, #12]
 8004760:	60b9      	str	r1, [r7, #8]
 8004762:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004764:	2300      	movs	r3, #0
 8004766:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800476c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004772:	2b00      	cmp	r3, #0
 8004774:	d10d      	bne.n	8004792 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	2b00      	cmp	r3, #0
 800477c:	d14d      	bne.n	800481a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	689b      	ldr	r3, [r3, #8]
 8004782:	4618      	mov	r0, r3
 8004784:	f000 ff0a 	bl	800559c <xTaskPriorityDisinherit>
 8004788:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	2200      	movs	r2, #0
 800478e:	609a      	str	r2, [r3, #8]
 8004790:	e043      	b.n	800481a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2b00      	cmp	r3, #0
 8004796:	d119      	bne.n	80047cc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	6858      	ldr	r0, [r3, #4]
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047a0:	461a      	mov	r2, r3
 80047a2:	68b9      	ldr	r1, [r7, #8]
 80047a4:	f001 fc48 	bl	8006038 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	685a      	ldr	r2, [r3, #4]
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047b0:	441a      	add	r2, r3
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	685a      	ldr	r2, [r3, #4]
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	689b      	ldr	r3, [r3, #8]
 80047be:	429a      	cmp	r2, r3
 80047c0:	d32b      	bcc.n	800481a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681a      	ldr	r2, [r3, #0]
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	605a      	str	r2, [r3, #4]
 80047ca:	e026      	b.n	800481a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	68d8      	ldr	r0, [r3, #12]
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047d4:	461a      	mov	r2, r3
 80047d6:	68b9      	ldr	r1, [r7, #8]
 80047d8:	f001 fc2e 	bl	8006038 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	68da      	ldr	r2, [r3, #12]
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047e4:	425b      	negs	r3, r3
 80047e6:	441a      	add	r2, r3
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	68da      	ldr	r2, [r3, #12]
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	429a      	cmp	r2, r3
 80047f6:	d207      	bcs.n	8004808 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	689a      	ldr	r2, [r3, #8]
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004800:	425b      	negs	r3, r3
 8004802:	441a      	add	r2, r3
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2b02      	cmp	r3, #2
 800480c:	d105      	bne.n	800481a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800480e:	693b      	ldr	r3, [r7, #16]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d002      	beq.n	800481a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004814:	693b      	ldr	r3, [r7, #16]
 8004816:	3b01      	subs	r3, #1
 8004818:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800481a:	693b      	ldr	r3, [r7, #16]
 800481c:	1c5a      	adds	r2, r3, #1
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004822:	697b      	ldr	r3, [r7, #20]
}
 8004824:	4618      	mov	r0, r3
 8004826:	3718      	adds	r7, #24
 8004828:	46bd      	mov	sp, r7
 800482a:	bd80      	pop	{r7, pc}

0800482c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800482c:	b580      	push	{r7, lr}
 800482e:	b082      	sub	sp, #8
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
 8004834:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800483a:	2b00      	cmp	r3, #0
 800483c:	d018      	beq.n	8004870 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	68da      	ldr	r2, [r3, #12]
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004846:	441a      	add	r2, r3
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	68da      	ldr	r2, [r3, #12]
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	689b      	ldr	r3, [r3, #8]
 8004854:	429a      	cmp	r2, r3
 8004856:	d303      	bcc.n	8004860 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681a      	ldr	r2, [r3, #0]
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	68d9      	ldr	r1, [r3, #12]
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004868:	461a      	mov	r2, r3
 800486a:	6838      	ldr	r0, [r7, #0]
 800486c:	f001 fbe4 	bl	8006038 <memcpy>
	}
}
 8004870:	bf00      	nop
 8004872:	3708      	adds	r7, #8
 8004874:	46bd      	mov	sp, r7
 8004876:	bd80      	pop	{r7, pc}

08004878 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004878:	b580      	push	{r7, lr}
 800487a:	b084      	sub	sp, #16
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004880:	f001 f8a8 	bl	80059d4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800488a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800488c:	e011      	b.n	80048b2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004892:	2b00      	cmp	r3, #0
 8004894:	d012      	beq.n	80048bc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	3324      	adds	r3, #36	; 0x24
 800489a:	4618      	mov	r0, r3
 800489c:	f000 fca0 	bl	80051e0 <xTaskRemoveFromEventList>
 80048a0:	4603      	mov	r3, r0
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d001      	beq.n	80048aa <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80048a6:	f000 fd75 	bl	8005394 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80048aa:	7bfb      	ldrb	r3, [r7, #15]
 80048ac:	3b01      	subs	r3, #1
 80048ae:	b2db      	uxtb	r3, r3
 80048b0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80048b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	dce9      	bgt.n	800488e <prvUnlockQueue+0x16>
 80048ba:	e000      	b.n	80048be <prvUnlockQueue+0x46>
					break;
 80048bc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	22ff      	movs	r2, #255	; 0xff
 80048c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80048c6:	f001 f8b5 	bl	8005a34 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80048ca:	f001 f883 	bl	80059d4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80048d4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80048d6:	e011      	b.n	80048fc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	691b      	ldr	r3, [r3, #16]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d012      	beq.n	8004906 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	3310      	adds	r3, #16
 80048e4:	4618      	mov	r0, r3
 80048e6:	f000 fc7b 	bl	80051e0 <xTaskRemoveFromEventList>
 80048ea:	4603      	mov	r3, r0
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d001      	beq.n	80048f4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80048f0:	f000 fd50 	bl	8005394 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80048f4:	7bbb      	ldrb	r3, [r7, #14]
 80048f6:	3b01      	subs	r3, #1
 80048f8:	b2db      	uxtb	r3, r3
 80048fa:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80048fc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004900:	2b00      	cmp	r3, #0
 8004902:	dce9      	bgt.n	80048d8 <prvUnlockQueue+0x60>
 8004904:	e000      	b.n	8004908 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004906:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	22ff      	movs	r2, #255	; 0xff
 800490c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8004910:	f001 f890 	bl	8005a34 <vPortExitCritical>
}
 8004914:	bf00      	nop
 8004916:	3710      	adds	r7, #16
 8004918:	46bd      	mov	sp, r7
 800491a:	bd80      	pop	{r7, pc}

0800491c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b084      	sub	sp, #16
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004924:	f001 f856 	bl	80059d4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800492c:	2b00      	cmp	r3, #0
 800492e:	d102      	bne.n	8004936 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004930:	2301      	movs	r3, #1
 8004932:	60fb      	str	r3, [r7, #12]
 8004934:	e001      	b.n	800493a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004936:	2300      	movs	r3, #0
 8004938:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800493a:	f001 f87b 	bl	8005a34 <vPortExitCritical>

	return xReturn;
 800493e:	68fb      	ldr	r3, [r7, #12]
}
 8004940:	4618      	mov	r0, r3
 8004942:	3710      	adds	r7, #16
 8004944:	46bd      	mov	sp, r7
 8004946:	bd80      	pop	{r7, pc}

08004948 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b084      	sub	sp, #16
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004950:	f001 f840 	bl	80059d4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800495c:	429a      	cmp	r2, r3
 800495e:	d102      	bne.n	8004966 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004960:	2301      	movs	r3, #1
 8004962:	60fb      	str	r3, [r7, #12]
 8004964:	e001      	b.n	800496a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004966:	2300      	movs	r3, #0
 8004968:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800496a:	f001 f863 	bl	8005a34 <vPortExitCritical>

	return xReturn;
 800496e:	68fb      	ldr	r3, [r7, #12]
}
 8004970:	4618      	mov	r0, r3
 8004972:	3710      	adds	r7, #16
 8004974:	46bd      	mov	sp, r7
 8004976:	bd80      	pop	{r7, pc}

08004978 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004978:	b580      	push	{r7, lr}
 800497a:	b08e      	sub	sp, #56	; 0x38
 800497c:	af04      	add	r7, sp, #16
 800497e:	60f8      	str	r0, [r7, #12]
 8004980:	60b9      	str	r1, [r7, #8]
 8004982:	607a      	str	r2, [r7, #4]
 8004984:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004986:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004988:	2b00      	cmp	r3, #0
 800498a:	d10a      	bne.n	80049a2 <xTaskCreateStatic+0x2a>
	__asm volatile
 800498c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004990:	f383 8811 	msr	BASEPRI, r3
 8004994:	f3bf 8f6f 	isb	sy
 8004998:	f3bf 8f4f 	dsb	sy
 800499c:	623b      	str	r3, [r7, #32]
}
 800499e:	bf00      	nop
 80049a0:	e7fe      	b.n	80049a0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80049a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d10a      	bne.n	80049be <xTaskCreateStatic+0x46>
	__asm volatile
 80049a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049ac:	f383 8811 	msr	BASEPRI, r3
 80049b0:	f3bf 8f6f 	isb	sy
 80049b4:	f3bf 8f4f 	dsb	sy
 80049b8:	61fb      	str	r3, [r7, #28]
}
 80049ba:	bf00      	nop
 80049bc:	e7fe      	b.n	80049bc <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80049be:	23b8      	movs	r3, #184	; 0xb8
 80049c0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80049c2:	693b      	ldr	r3, [r7, #16]
 80049c4:	2bb8      	cmp	r3, #184	; 0xb8
 80049c6:	d00a      	beq.n	80049de <xTaskCreateStatic+0x66>
	__asm volatile
 80049c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049cc:	f383 8811 	msr	BASEPRI, r3
 80049d0:	f3bf 8f6f 	isb	sy
 80049d4:	f3bf 8f4f 	dsb	sy
 80049d8:	61bb      	str	r3, [r7, #24]
}
 80049da:	bf00      	nop
 80049dc:	e7fe      	b.n	80049dc <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80049de:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80049e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d01e      	beq.n	8004a24 <xTaskCreateStatic+0xac>
 80049e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d01b      	beq.n	8004a24 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80049ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049ee:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80049f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049f2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80049f4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80049f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049f8:	2202      	movs	r2, #2
 80049fa:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80049fe:	2300      	movs	r3, #0
 8004a00:	9303      	str	r3, [sp, #12]
 8004a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a04:	9302      	str	r3, [sp, #8]
 8004a06:	f107 0314 	add.w	r3, r7, #20
 8004a0a:	9301      	str	r3, [sp, #4]
 8004a0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a0e:	9300      	str	r3, [sp, #0]
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	687a      	ldr	r2, [r7, #4]
 8004a14:	68b9      	ldr	r1, [r7, #8]
 8004a16:	68f8      	ldr	r0, [r7, #12]
 8004a18:	f000 f850 	bl	8004abc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004a1c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004a1e:	f000 f8ef 	bl	8004c00 <prvAddNewTaskToReadyList>
 8004a22:	e001      	b.n	8004a28 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8004a24:	2300      	movs	r3, #0
 8004a26:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004a28:	697b      	ldr	r3, [r7, #20]
	}
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	3728      	adds	r7, #40	; 0x28
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bd80      	pop	{r7, pc}

08004a32 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004a32:	b580      	push	{r7, lr}
 8004a34:	b08c      	sub	sp, #48	; 0x30
 8004a36:	af04      	add	r7, sp, #16
 8004a38:	60f8      	str	r0, [r7, #12]
 8004a3a:	60b9      	str	r1, [r7, #8]
 8004a3c:	603b      	str	r3, [r7, #0]
 8004a3e:	4613      	mov	r3, r2
 8004a40:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004a42:	88fb      	ldrh	r3, [r7, #6]
 8004a44:	009b      	lsls	r3, r3, #2
 8004a46:	4618      	mov	r0, r3
 8004a48:	f001 f8e6 	bl	8005c18 <pvPortMalloc>
 8004a4c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004a4e:	697b      	ldr	r3, [r7, #20]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d00e      	beq.n	8004a72 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004a54:	20b8      	movs	r0, #184	; 0xb8
 8004a56:	f001 f8df 	bl	8005c18 <pvPortMalloc>
 8004a5a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004a5c:	69fb      	ldr	r3, [r7, #28]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d003      	beq.n	8004a6a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004a62:	69fb      	ldr	r3, [r7, #28]
 8004a64:	697a      	ldr	r2, [r7, #20]
 8004a66:	631a      	str	r2, [r3, #48]	; 0x30
 8004a68:	e005      	b.n	8004a76 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004a6a:	6978      	ldr	r0, [r7, #20]
 8004a6c:	f001 f9a0 	bl	8005db0 <vPortFree>
 8004a70:	e001      	b.n	8004a76 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004a72:	2300      	movs	r3, #0
 8004a74:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004a76:	69fb      	ldr	r3, [r7, #28]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d017      	beq.n	8004aac <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004a7c:	69fb      	ldr	r3, [r7, #28]
 8004a7e:	2200      	movs	r2, #0
 8004a80:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004a84:	88fa      	ldrh	r2, [r7, #6]
 8004a86:	2300      	movs	r3, #0
 8004a88:	9303      	str	r3, [sp, #12]
 8004a8a:	69fb      	ldr	r3, [r7, #28]
 8004a8c:	9302      	str	r3, [sp, #8]
 8004a8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a90:	9301      	str	r3, [sp, #4]
 8004a92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a94:	9300      	str	r3, [sp, #0]
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	68b9      	ldr	r1, [r7, #8]
 8004a9a:	68f8      	ldr	r0, [r7, #12]
 8004a9c:	f000 f80e 	bl	8004abc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004aa0:	69f8      	ldr	r0, [r7, #28]
 8004aa2:	f000 f8ad 	bl	8004c00 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	61bb      	str	r3, [r7, #24]
 8004aaa:	e002      	b.n	8004ab2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004aac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004ab0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004ab2:	69bb      	ldr	r3, [r7, #24]
	}
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	3720      	adds	r7, #32
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	bd80      	pop	{r7, pc}

08004abc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b088      	sub	sp, #32
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	60f8      	str	r0, [r7, #12]
 8004ac4:	60b9      	str	r1, [r7, #8]
 8004ac6:	607a      	str	r2, [r7, #4]
 8004ac8:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004aca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004acc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004ad4:	3b01      	subs	r3, #1
 8004ad6:	009b      	lsls	r3, r3, #2
 8004ad8:	4413      	add	r3, r2
 8004ada:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004adc:	69bb      	ldr	r3, [r7, #24]
 8004ade:	f023 0307 	bic.w	r3, r3, #7
 8004ae2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004ae4:	69bb      	ldr	r3, [r7, #24]
 8004ae6:	f003 0307 	and.w	r3, r3, #7
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d00a      	beq.n	8004b04 <prvInitialiseNewTask+0x48>
	__asm volatile
 8004aee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004af2:	f383 8811 	msr	BASEPRI, r3
 8004af6:	f3bf 8f6f 	isb	sy
 8004afa:	f3bf 8f4f 	dsb	sy
 8004afe:	617b      	str	r3, [r7, #20]
}
 8004b00:	bf00      	nop
 8004b02:	e7fe      	b.n	8004b02 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004b04:	68bb      	ldr	r3, [r7, #8]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d01f      	beq.n	8004b4a <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	61fb      	str	r3, [r7, #28]
 8004b0e:	e012      	b.n	8004b36 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004b10:	68ba      	ldr	r2, [r7, #8]
 8004b12:	69fb      	ldr	r3, [r7, #28]
 8004b14:	4413      	add	r3, r2
 8004b16:	7819      	ldrb	r1, [r3, #0]
 8004b18:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b1a:	69fb      	ldr	r3, [r7, #28]
 8004b1c:	4413      	add	r3, r2
 8004b1e:	3334      	adds	r3, #52	; 0x34
 8004b20:	460a      	mov	r2, r1
 8004b22:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004b24:	68ba      	ldr	r2, [r7, #8]
 8004b26:	69fb      	ldr	r3, [r7, #28]
 8004b28:	4413      	add	r3, r2
 8004b2a:	781b      	ldrb	r3, [r3, #0]
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d006      	beq.n	8004b3e <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004b30:	69fb      	ldr	r3, [r7, #28]
 8004b32:	3301      	adds	r3, #1
 8004b34:	61fb      	str	r3, [r7, #28]
 8004b36:	69fb      	ldr	r3, [r7, #28]
 8004b38:	2b0f      	cmp	r3, #15
 8004b3a:	d9e9      	bls.n	8004b10 <prvInitialiseNewTask+0x54>
 8004b3c:	e000      	b.n	8004b40 <prvInitialiseNewTask+0x84>
			{
				break;
 8004b3e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004b40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b42:	2200      	movs	r2, #0
 8004b44:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004b48:	e003      	b.n	8004b52 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004b4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004b52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b54:	2b06      	cmp	r3, #6
 8004b56:	d901      	bls.n	8004b5c <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004b58:	2306      	movs	r3, #6
 8004b5a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004b5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b5e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004b60:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004b62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b64:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004b66:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004b68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004b6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b70:	3304      	adds	r3, #4
 8004b72:	4618      	mov	r0, r3
 8004b74:	f7ff f96d 	bl	8003e52 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004b78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b7a:	3318      	adds	r3, #24
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	f7ff f968 	bl	8003e52 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004b82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b84:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b86:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004b88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b8a:	f1c3 0207 	rsb	r2, r3, #7
 8004b8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b90:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004b92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b96:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxNewTCB->pxTaskTag = NULL;
 8004b98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	64da      	str	r2, [r3, #76]	; 0x4c
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004b9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004ba6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ba8:	2200      	movs	r2, #0
 8004baa:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004bae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bb0:	3350      	adds	r3, #80	; 0x50
 8004bb2:	2260      	movs	r2, #96	; 0x60
 8004bb4:	2100      	movs	r1, #0
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	f001 fa4c 	bl	8006054 <memset>
 8004bbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bbe:	4a0d      	ldr	r2, [pc, #52]	; (8004bf4 <prvInitialiseNewTask+0x138>)
 8004bc0:	655a      	str	r2, [r3, #84]	; 0x54
 8004bc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bc4:	4a0c      	ldr	r2, [pc, #48]	; (8004bf8 <prvInitialiseNewTask+0x13c>)
 8004bc6:	659a      	str	r2, [r3, #88]	; 0x58
 8004bc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bca:	4a0c      	ldr	r2, [pc, #48]	; (8004bfc <prvInitialiseNewTask+0x140>)
 8004bcc:	65da      	str	r2, [r3, #92]	; 0x5c
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004bce:	683a      	ldr	r2, [r7, #0]
 8004bd0:	68f9      	ldr	r1, [r7, #12]
 8004bd2:	69b8      	ldr	r0, [r7, #24]
 8004bd4:	f000 fdce 	bl	8005774 <pxPortInitialiseStack>
 8004bd8:	4602      	mov	r2, r0
 8004bda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bdc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004bde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d002      	beq.n	8004bea <prvInitialiseNewTask+0x12e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004be4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004be6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004be8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004bea:	bf00      	nop
 8004bec:	3720      	adds	r7, #32
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	bd80      	pop	{r7, pc}
 8004bf2:	bf00      	nop
 8004bf4:	080062b0 	.word	0x080062b0
 8004bf8:	080062d0 	.word	0x080062d0
 8004bfc:	08006290 	.word	0x08006290

08004c00 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b082      	sub	sp, #8
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004c08:	f000 fee4 	bl	80059d4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004c0c:	4b2a      	ldr	r3, [pc, #168]	; (8004cb8 <prvAddNewTaskToReadyList+0xb8>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	3301      	adds	r3, #1
 8004c12:	4a29      	ldr	r2, [pc, #164]	; (8004cb8 <prvAddNewTaskToReadyList+0xb8>)
 8004c14:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004c16:	4b29      	ldr	r3, [pc, #164]	; (8004cbc <prvAddNewTaskToReadyList+0xbc>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d109      	bne.n	8004c32 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004c1e:	4a27      	ldr	r2, [pc, #156]	; (8004cbc <prvAddNewTaskToReadyList+0xbc>)
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004c24:	4b24      	ldr	r3, [pc, #144]	; (8004cb8 <prvAddNewTaskToReadyList+0xb8>)
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	2b01      	cmp	r3, #1
 8004c2a:	d110      	bne.n	8004c4e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004c2c:	f000 fbd6 	bl	80053dc <prvInitialiseTaskLists>
 8004c30:	e00d      	b.n	8004c4e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004c32:	4b23      	ldr	r3, [pc, #140]	; (8004cc0 <prvAddNewTaskToReadyList+0xc0>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d109      	bne.n	8004c4e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004c3a:	4b20      	ldr	r3, [pc, #128]	; (8004cbc <prvAddNewTaskToReadyList+0xbc>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c44:	429a      	cmp	r2, r3
 8004c46:	d802      	bhi.n	8004c4e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004c48:	4a1c      	ldr	r2, [pc, #112]	; (8004cbc <prvAddNewTaskToReadyList+0xbc>)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004c4e:	4b1d      	ldr	r3, [pc, #116]	; (8004cc4 <prvAddNewTaskToReadyList+0xc4>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	3301      	adds	r3, #1
 8004c54:	4a1b      	ldr	r2, [pc, #108]	; (8004cc4 <prvAddNewTaskToReadyList+0xc4>)
 8004c56:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c5c:	2201      	movs	r2, #1
 8004c5e:	409a      	lsls	r2, r3
 8004c60:	4b19      	ldr	r3, [pc, #100]	; (8004cc8 <prvAddNewTaskToReadyList+0xc8>)
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	4313      	orrs	r3, r2
 8004c66:	4a18      	ldr	r2, [pc, #96]	; (8004cc8 <prvAddNewTaskToReadyList+0xc8>)
 8004c68:	6013      	str	r3, [r2, #0]
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c6e:	4613      	mov	r3, r2
 8004c70:	009b      	lsls	r3, r3, #2
 8004c72:	4413      	add	r3, r2
 8004c74:	009b      	lsls	r3, r3, #2
 8004c76:	4a15      	ldr	r2, [pc, #84]	; (8004ccc <prvAddNewTaskToReadyList+0xcc>)
 8004c78:	441a      	add	r2, r3
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	3304      	adds	r3, #4
 8004c7e:	4619      	mov	r1, r3
 8004c80:	4610      	mov	r0, r2
 8004c82:	f7ff f8f3 	bl	8003e6c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004c86:	f000 fed5 	bl	8005a34 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004c8a:	4b0d      	ldr	r3, [pc, #52]	; (8004cc0 <prvAddNewTaskToReadyList+0xc0>)
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d00e      	beq.n	8004cb0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004c92:	4b0a      	ldr	r3, [pc, #40]	; (8004cbc <prvAddNewTaskToReadyList+0xbc>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c9c:	429a      	cmp	r2, r3
 8004c9e:	d207      	bcs.n	8004cb0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004ca0:	4b0b      	ldr	r3, [pc, #44]	; (8004cd0 <prvAddNewTaskToReadyList+0xd0>)
 8004ca2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ca6:	601a      	str	r2, [r3, #0]
 8004ca8:	f3bf 8f4f 	dsb	sy
 8004cac:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004cb0:	bf00      	nop
 8004cb2:	3708      	adds	r7, #8
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	bd80      	pop	{r7, pc}
 8004cb8:	20000450 	.word	0x20000450
 8004cbc:	20000350 	.word	0x20000350
 8004cc0:	2000045c 	.word	0x2000045c
 8004cc4:	2000046c 	.word	0x2000046c
 8004cc8:	20000458 	.word	0x20000458
 8004ccc:	20000354 	.word	0x20000354
 8004cd0:	e000ed04 	.word	0xe000ed04

08004cd4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	b084      	sub	sp, #16
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004cdc:	2300      	movs	r3, #0
 8004cde:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d017      	beq.n	8004d16 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004ce6:	4b13      	ldr	r3, [pc, #76]	; (8004d34 <vTaskDelay+0x60>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d00a      	beq.n	8004d04 <vTaskDelay+0x30>
	__asm volatile
 8004cee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cf2:	f383 8811 	msr	BASEPRI, r3
 8004cf6:	f3bf 8f6f 	isb	sy
 8004cfa:	f3bf 8f4f 	dsb	sy
 8004cfe:	60bb      	str	r3, [r7, #8]
}
 8004d00:	bf00      	nop
 8004d02:	e7fe      	b.n	8004d02 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004d04:	f000 f884 	bl	8004e10 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004d08:	2100      	movs	r1, #0
 8004d0a:	6878      	ldr	r0, [r7, #4]
 8004d0c:	f000 fccc 	bl	80056a8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004d10:	f000 f88c 	bl	8004e2c <xTaskResumeAll>
 8004d14:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d107      	bne.n	8004d2c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8004d1c:	4b06      	ldr	r3, [pc, #24]	; (8004d38 <vTaskDelay+0x64>)
 8004d1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004d22:	601a      	str	r2, [r3, #0]
 8004d24:	f3bf 8f4f 	dsb	sy
 8004d28:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004d2c:	bf00      	nop
 8004d2e:	3710      	adds	r7, #16
 8004d30:	46bd      	mov	sp, r7
 8004d32:	bd80      	pop	{r7, pc}
 8004d34:	20000478 	.word	0x20000478
 8004d38:	e000ed04 	.word	0xe000ed04

08004d3c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b08a      	sub	sp, #40	; 0x28
 8004d40:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004d42:	2300      	movs	r3, #0
 8004d44:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004d46:	2300      	movs	r3, #0
 8004d48:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004d4a:	463a      	mov	r2, r7
 8004d4c:	1d39      	adds	r1, r7, #4
 8004d4e:	f107 0308 	add.w	r3, r7, #8
 8004d52:	4618      	mov	r0, r3
 8004d54:	f7fb fa3c 	bl	80001d0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004d58:	6839      	ldr	r1, [r7, #0]
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	68ba      	ldr	r2, [r7, #8]
 8004d5e:	9202      	str	r2, [sp, #8]
 8004d60:	9301      	str	r3, [sp, #4]
 8004d62:	2300      	movs	r3, #0
 8004d64:	9300      	str	r3, [sp, #0]
 8004d66:	2300      	movs	r3, #0
 8004d68:	460a      	mov	r2, r1
 8004d6a:	4921      	ldr	r1, [pc, #132]	; (8004df0 <vTaskStartScheduler+0xb4>)
 8004d6c:	4821      	ldr	r0, [pc, #132]	; (8004df4 <vTaskStartScheduler+0xb8>)
 8004d6e:	f7ff fe03 	bl	8004978 <xTaskCreateStatic>
 8004d72:	4603      	mov	r3, r0
 8004d74:	4a20      	ldr	r2, [pc, #128]	; (8004df8 <vTaskStartScheduler+0xbc>)
 8004d76:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004d78:	4b1f      	ldr	r3, [pc, #124]	; (8004df8 <vTaskStartScheduler+0xbc>)
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d002      	beq.n	8004d86 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004d80:	2301      	movs	r3, #1
 8004d82:	617b      	str	r3, [r7, #20]
 8004d84:	e001      	b.n	8004d8a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004d86:	2300      	movs	r3, #0
 8004d88:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004d8a:	697b      	ldr	r3, [r7, #20]
 8004d8c:	2b01      	cmp	r3, #1
 8004d8e:	d11b      	bne.n	8004dc8 <vTaskStartScheduler+0x8c>
	__asm volatile
 8004d90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d94:	f383 8811 	msr	BASEPRI, r3
 8004d98:	f3bf 8f6f 	isb	sy
 8004d9c:	f3bf 8f4f 	dsb	sy
 8004da0:	613b      	str	r3, [r7, #16]
}
 8004da2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004da4:	4b15      	ldr	r3, [pc, #84]	; (8004dfc <vTaskStartScheduler+0xc0>)
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	3350      	adds	r3, #80	; 0x50
 8004daa:	4a15      	ldr	r2, [pc, #84]	; (8004e00 <vTaskStartScheduler+0xc4>)
 8004dac:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004dae:	4b15      	ldr	r3, [pc, #84]	; (8004e04 <vTaskStartScheduler+0xc8>)
 8004db0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004db4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004db6:	4b14      	ldr	r3, [pc, #80]	; (8004e08 <vTaskStartScheduler+0xcc>)
 8004db8:	2201      	movs	r2, #1
 8004dba:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004dbc:	4b13      	ldr	r3, [pc, #76]	; (8004e0c <vTaskStartScheduler+0xd0>)
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004dc2:	f000 fd65 	bl	8005890 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004dc6:	e00e      	b.n	8004de6 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004dc8:	697b      	ldr	r3, [r7, #20]
 8004dca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004dce:	d10a      	bne.n	8004de6 <vTaskStartScheduler+0xaa>
	__asm volatile
 8004dd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dd4:	f383 8811 	msr	BASEPRI, r3
 8004dd8:	f3bf 8f6f 	isb	sy
 8004ddc:	f3bf 8f4f 	dsb	sy
 8004de0:	60fb      	str	r3, [r7, #12]
}
 8004de2:	bf00      	nop
 8004de4:	e7fe      	b.n	8004de4 <vTaskStartScheduler+0xa8>
}
 8004de6:	bf00      	nop
 8004de8:	3718      	adds	r7, #24
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bd80      	pop	{r7, pc}
 8004dee:	bf00      	nop
 8004df0:	08006240 	.word	0x08006240
 8004df4:	080053ad 	.word	0x080053ad
 8004df8:	20000474 	.word	0x20000474
 8004dfc:	20000350 	.word	0x20000350
 8004e00:	20000010 	.word	0x20000010
 8004e04:	20000470 	.word	0x20000470
 8004e08:	2000045c 	.word	0x2000045c
 8004e0c:	20000454 	.word	0x20000454

08004e10 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004e10:	b480      	push	{r7}
 8004e12:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004e14:	4b04      	ldr	r3, [pc, #16]	; (8004e28 <vTaskSuspendAll+0x18>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	3301      	adds	r3, #1
 8004e1a:	4a03      	ldr	r2, [pc, #12]	; (8004e28 <vTaskSuspendAll+0x18>)
 8004e1c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004e1e:	bf00      	nop
 8004e20:	46bd      	mov	sp, r7
 8004e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e26:	4770      	bx	lr
 8004e28:	20000478 	.word	0x20000478

08004e2c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	b084      	sub	sp, #16
 8004e30:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004e32:	2300      	movs	r3, #0
 8004e34:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004e36:	2300      	movs	r3, #0
 8004e38:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004e3a:	4b41      	ldr	r3, [pc, #260]	; (8004f40 <xTaskResumeAll+0x114>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d10a      	bne.n	8004e58 <xTaskResumeAll+0x2c>
	__asm volatile
 8004e42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e46:	f383 8811 	msr	BASEPRI, r3
 8004e4a:	f3bf 8f6f 	isb	sy
 8004e4e:	f3bf 8f4f 	dsb	sy
 8004e52:	603b      	str	r3, [r7, #0]
}
 8004e54:	bf00      	nop
 8004e56:	e7fe      	b.n	8004e56 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004e58:	f000 fdbc 	bl	80059d4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004e5c:	4b38      	ldr	r3, [pc, #224]	; (8004f40 <xTaskResumeAll+0x114>)
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	3b01      	subs	r3, #1
 8004e62:	4a37      	ldr	r2, [pc, #220]	; (8004f40 <xTaskResumeAll+0x114>)
 8004e64:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004e66:	4b36      	ldr	r3, [pc, #216]	; (8004f40 <xTaskResumeAll+0x114>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d161      	bne.n	8004f32 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004e6e:	4b35      	ldr	r3, [pc, #212]	; (8004f44 <xTaskResumeAll+0x118>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d05d      	beq.n	8004f32 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004e76:	e02e      	b.n	8004ed6 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004e78:	4b33      	ldr	r3, [pc, #204]	; (8004f48 <xTaskResumeAll+0x11c>)
 8004e7a:	68db      	ldr	r3, [r3, #12]
 8004e7c:	68db      	ldr	r3, [r3, #12]
 8004e7e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	3318      	adds	r3, #24
 8004e84:	4618      	mov	r0, r3
 8004e86:	f7ff f84e 	bl	8003f26 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	3304      	adds	r3, #4
 8004e8e:	4618      	mov	r0, r3
 8004e90:	f7ff f849 	bl	8003f26 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e98:	2201      	movs	r2, #1
 8004e9a:	409a      	lsls	r2, r3
 8004e9c:	4b2b      	ldr	r3, [pc, #172]	; (8004f4c <xTaskResumeAll+0x120>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4313      	orrs	r3, r2
 8004ea2:	4a2a      	ldr	r2, [pc, #168]	; (8004f4c <xTaskResumeAll+0x120>)
 8004ea4:	6013      	str	r3, [r2, #0]
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004eaa:	4613      	mov	r3, r2
 8004eac:	009b      	lsls	r3, r3, #2
 8004eae:	4413      	add	r3, r2
 8004eb0:	009b      	lsls	r3, r3, #2
 8004eb2:	4a27      	ldr	r2, [pc, #156]	; (8004f50 <xTaskResumeAll+0x124>)
 8004eb4:	441a      	add	r2, r3
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	3304      	adds	r3, #4
 8004eba:	4619      	mov	r1, r3
 8004ebc:	4610      	mov	r0, r2
 8004ebe:	f7fe ffd5 	bl	8003e6c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ec6:	4b23      	ldr	r3, [pc, #140]	; (8004f54 <xTaskResumeAll+0x128>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ecc:	429a      	cmp	r2, r3
 8004ece:	d302      	bcc.n	8004ed6 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8004ed0:	4b21      	ldr	r3, [pc, #132]	; (8004f58 <xTaskResumeAll+0x12c>)
 8004ed2:	2201      	movs	r2, #1
 8004ed4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004ed6:	4b1c      	ldr	r3, [pc, #112]	; (8004f48 <xTaskResumeAll+0x11c>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d1cc      	bne.n	8004e78 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d001      	beq.n	8004ee8 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004ee4:	f000 fb1c 	bl	8005520 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004ee8:	4b1c      	ldr	r3, [pc, #112]	; (8004f5c <xTaskResumeAll+0x130>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d010      	beq.n	8004f16 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004ef4:	f000 f836 	bl	8004f64 <xTaskIncrementTick>
 8004ef8:	4603      	mov	r3, r0
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d002      	beq.n	8004f04 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8004efe:	4b16      	ldr	r3, [pc, #88]	; (8004f58 <xTaskResumeAll+0x12c>)
 8004f00:	2201      	movs	r2, #1
 8004f02:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	3b01      	subs	r3, #1
 8004f08:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d1f1      	bne.n	8004ef4 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8004f10:	4b12      	ldr	r3, [pc, #72]	; (8004f5c <xTaskResumeAll+0x130>)
 8004f12:	2200      	movs	r2, #0
 8004f14:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004f16:	4b10      	ldr	r3, [pc, #64]	; (8004f58 <xTaskResumeAll+0x12c>)
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d009      	beq.n	8004f32 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004f1e:	2301      	movs	r3, #1
 8004f20:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004f22:	4b0f      	ldr	r3, [pc, #60]	; (8004f60 <xTaskResumeAll+0x134>)
 8004f24:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004f28:	601a      	str	r2, [r3, #0]
 8004f2a:	f3bf 8f4f 	dsb	sy
 8004f2e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004f32:	f000 fd7f 	bl	8005a34 <vPortExitCritical>

	return xAlreadyYielded;
 8004f36:	68bb      	ldr	r3, [r7, #8]
}
 8004f38:	4618      	mov	r0, r3
 8004f3a:	3710      	adds	r7, #16
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	bd80      	pop	{r7, pc}
 8004f40:	20000478 	.word	0x20000478
 8004f44:	20000450 	.word	0x20000450
 8004f48:	20000410 	.word	0x20000410
 8004f4c:	20000458 	.word	0x20000458
 8004f50:	20000354 	.word	0x20000354
 8004f54:	20000350 	.word	0x20000350
 8004f58:	20000464 	.word	0x20000464
 8004f5c:	20000460 	.word	0x20000460
 8004f60:	e000ed04 	.word	0xe000ed04

08004f64 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b086      	sub	sp, #24
 8004f68:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004f6e:	4b4e      	ldr	r3, [pc, #312]	; (80050a8 <xTaskIncrementTick+0x144>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	f040 808e 	bne.w	8005094 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004f78:	4b4c      	ldr	r3, [pc, #304]	; (80050ac <xTaskIncrementTick+0x148>)
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	3301      	adds	r3, #1
 8004f7e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004f80:	4a4a      	ldr	r2, [pc, #296]	; (80050ac <xTaskIncrementTick+0x148>)
 8004f82:	693b      	ldr	r3, [r7, #16]
 8004f84:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004f86:	693b      	ldr	r3, [r7, #16]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d120      	bne.n	8004fce <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8004f8c:	4b48      	ldr	r3, [pc, #288]	; (80050b0 <xTaskIncrementTick+0x14c>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d00a      	beq.n	8004fac <xTaskIncrementTick+0x48>
	__asm volatile
 8004f96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f9a:	f383 8811 	msr	BASEPRI, r3
 8004f9e:	f3bf 8f6f 	isb	sy
 8004fa2:	f3bf 8f4f 	dsb	sy
 8004fa6:	603b      	str	r3, [r7, #0]
}
 8004fa8:	bf00      	nop
 8004faa:	e7fe      	b.n	8004faa <xTaskIncrementTick+0x46>
 8004fac:	4b40      	ldr	r3, [pc, #256]	; (80050b0 <xTaskIncrementTick+0x14c>)
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	60fb      	str	r3, [r7, #12]
 8004fb2:	4b40      	ldr	r3, [pc, #256]	; (80050b4 <xTaskIncrementTick+0x150>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	4a3e      	ldr	r2, [pc, #248]	; (80050b0 <xTaskIncrementTick+0x14c>)
 8004fb8:	6013      	str	r3, [r2, #0]
 8004fba:	4a3e      	ldr	r2, [pc, #248]	; (80050b4 <xTaskIncrementTick+0x150>)
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	6013      	str	r3, [r2, #0]
 8004fc0:	4b3d      	ldr	r3, [pc, #244]	; (80050b8 <xTaskIncrementTick+0x154>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	3301      	adds	r3, #1
 8004fc6:	4a3c      	ldr	r2, [pc, #240]	; (80050b8 <xTaskIncrementTick+0x154>)
 8004fc8:	6013      	str	r3, [r2, #0]
 8004fca:	f000 faa9 	bl	8005520 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004fce:	4b3b      	ldr	r3, [pc, #236]	; (80050bc <xTaskIncrementTick+0x158>)
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	693a      	ldr	r2, [r7, #16]
 8004fd4:	429a      	cmp	r2, r3
 8004fd6:	d348      	bcc.n	800506a <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004fd8:	4b35      	ldr	r3, [pc, #212]	; (80050b0 <xTaskIncrementTick+0x14c>)
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d104      	bne.n	8004fec <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004fe2:	4b36      	ldr	r3, [pc, #216]	; (80050bc <xTaskIncrementTick+0x158>)
 8004fe4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004fe8:	601a      	str	r2, [r3, #0]
					break;
 8004fea:	e03e      	b.n	800506a <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004fec:	4b30      	ldr	r3, [pc, #192]	; (80050b0 <xTaskIncrementTick+0x14c>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	68db      	ldr	r3, [r3, #12]
 8004ff2:	68db      	ldr	r3, [r3, #12]
 8004ff4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004ff6:	68bb      	ldr	r3, [r7, #8]
 8004ff8:	685b      	ldr	r3, [r3, #4]
 8004ffa:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004ffc:	693a      	ldr	r2, [r7, #16]
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	429a      	cmp	r2, r3
 8005002:	d203      	bcs.n	800500c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005004:	4a2d      	ldr	r2, [pc, #180]	; (80050bc <xTaskIncrementTick+0x158>)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800500a:	e02e      	b.n	800506a <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800500c:	68bb      	ldr	r3, [r7, #8]
 800500e:	3304      	adds	r3, #4
 8005010:	4618      	mov	r0, r3
 8005012:	f7fe ff88 	bl	8003f26 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005016:	68bb      	ldr	r3, [r7, #8]
 8005018:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800501a:	2b00      	cmp	r3, #0
 800501c:	d004      	beq.n	8005028 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800501e:	68bb      	ldr	r3, [r7, #8]
 8005020:	3318      	adds	r3, #24
 8005022:	4618      	mov	r0, r3
 8005024:	f7fe ff7f 	bl	8003f26 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005028:	68bb      	ldr	r3, [r7, #8]
 800502a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800502c:	2201      	movs	r2, #1
 800502e:	409a      	lsls	r2, r3
 8005030:	4b23      	ldr	r3, [pc, #140]	; (80050c0 <xTaskIncrementTick+0x15c>)
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	4313      	orrs	r3, r2
 8005036:	4a22      	ldr	r2, [pc, #136]	; (80050c0 <xTaskIncrementTick+0x15c>)
 8005038:	6013      	str	r3, [r2, #0]
 800503a:	68bb      	ldr	r3, [r7, #8]
 800503c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800503e:	4613      	mov	r3, r2
 8005040:	009b      	lsls	r3, r3, #2
 8005042:	4413      	add	r3, r2
 8005044:	009b      	lsls	r3, r3, #2
 8005046:	4a1f      	ldr	r2, [pc, #124]	; (80050c4 <xTaskIncrementTick+0x160>)
 8005048:	441a      	add	r2, r3
 800504a:	68bb      	ldr	r3, [r7, #8]
 800504c:	3304      	adds	r3, #4
 800504e:	4619      	mov	r1, r3
 8005050:	4610      	mov	r0, r2
 8005052:	f7fe ff0b 	bl	8003e6c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800505a:	4b1b      	ldr	r3, [pc, #108]	; (80050c8 <xTaskIncrementTick+0x164>)
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005060:	429a      	cmp	r2, r3
 8005062:	d3b9      	bcc.n	8004fd8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8005064:	2301      	movs	r3, #1
 8005066:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005068:	e7b6      	b.n	8004fd8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800506a:	4b17      	ldr	r3, [pc, #92]	; (80050c8 <xTaskIncrementTick+0x164>)
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005070:	4914      	ldr	r1, [pc, #80]	; (80050c4 <xTaskIncrementTick+0x160>)
 8005072:	4613      	mov	r3, r2
 8005074:	009b      	lsls	r3, r3, #2
 8005076:	4413      	add	r3, r2
 8005078:	009b      	lsls	r3, r3, #2
 800507a:	440b      	add	r3, r1
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	2b01      	cmp	r3, #1
 8005080:	d901      	bls.n	8005086 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8005082:	2301      	movs	r3, #1
 8005084:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005086:	4b11      	ldr	r3, [pc, #68]	; (80050cc <xTaskIncrementTick+0x168>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d007      	beq.n	800509e <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800508e:	2301      	movs	r3, #1
 8005090:	617b      	str	r3, [r7, #20]
 8005092:	e004      	b.n	800509e <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005094:	4b0e      	ldr	r3, [pc, #56]	; (80050d0 <xTaskIncrementTick+0x16c>)
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	3301      	adds	r3, #1
 800509a:	4a0d      	ldr	r2, [pc, #52]	; (80050d0 <xTaskIncrementTick+0x16c>)
 800509c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800509e:	697b      	ldr	r3, [r7, #20]
}
 80050a0:	4618      	mov	r0, r3
 80050a2:	3718      	adds	r7, #24
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bd80      	pop	{r7, pc}
 80050a8:	20000478 	.word	0x20000478
 80050ac:	20000454 	.word	0x20000454
 80050b0:	20000408 	.word	0x20000408
 80050b4:	2000040c 	.word	0x2000040c
 80050b8:	20000468 	.word	0x20000468
 80050bc:	20000470 	.word	0x20000470
 80050c0:	20000458 	.word	0x20000458
 80050c4:	20000354 	.word	0x20000354
 80050c8:	20000350 	.word	0x20000350
 80050cc:	20000464 	.word	0x20000464
 80050d0:	20000460 	.word	0x20000460

080050d4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80050d4:	b480      	push	{r7}
 80050d6:	b087      	sub	sp, #28
 80050d8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80050da:	4b29      	ldr	r3, [pc, #164]	; (8005180 <vTaskSwitchContext+0xac>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d003      	beq.n	80050ea <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80050e2:	4b28      	ldr	r3, [pc, #160]	; (8005184 <vTaskSwitchContext+0xb0>)
 80050e4:	2201      	movs	r2, #1
 80050e6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80050e8:	e044      	b.n	8005174 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 80050ea:	4b26      	ldr	r3, [pc, #152]	; (8005184 <vTaskSwitchContext+0xb0>)
 80050ec:	2200      	movs	r2, #0
 80050ee:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80050f0:	4b25      	ldr	r3, [pc, #148]	; (8005188 <vTaskSwitchContext+0xb4>)
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	fab3 f383 	clz	r3, r3
 80050fc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80050fe:	7afb      	ldrb	r3, [r7, #11]
 8005100:	f1c3 031f 	rsb	r3, r3, #31
 8005104:	617b      	str	r3, [r7, #20]
 8005106:	4921      	ldr	r1, [pc, #132]	; (800518c <vTaskSwitchContext+0xb8>)
 8005108:	697a      	ldr	r2, [r7, #20]
 800510a:	4613      	mov	r3, r2
 800510c:	009b      	lsls	r3, r3, #2
 800510e:	4413      	add	r3, r2
 8005110:	009b      	lsls	r3, r3, #2
 8005112:	440b      	add	r3, r1
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d10a      	bne.n	8005130 <vTaskSwitchContext+0x5c>
	__asm volatile
 800511a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800511e:	f383 8811 	msr	BASEPRI, r3
 8005122:	f3bf 8f6f 	isb	sy
 8005126:	f3bf 8f4f 	dsb	sy
 800512a:	607b      	str	r3, [r7, #4]
}
 800512c:	bf00      	nop
 800512e:	e7fe      	b.n	800512e <vTaskSwitchContext+0x5a>
 8005130:	697a      	ldr	r2, [r7, #20]
 8005132:	4613      	mov	r3, r2
 8005134:	009b      	lsls	r3, r3, #2
 8005136:	4413      	add	r3, r2
 8005138:	009b      	lsls	r3, r3, #2
 800513a:	4a14      	ldr	r2, [pc, #80]	; (800518c <vTaskSwitchContext+0xb8>)
 800513c:	4413      	add	r3, r2
 800513e:	613b      	str	r3, [r7, #16]
 8005140:	693b      	ldr	r3, [r7, #16]
 8005142:	685b      	ldr	r3, [r3, #4]
 8005144:	685a      	ldr	r2, [r3, #4]
 8005146:	693b      	ldr	r3, [r7, #16]
 8005148:	605a      	str	r2, [r3, #4]
 800514a:	693b      	ldr	r3, [r7, #16]
 800514c:	685a      	ldr	r2, [r3, #4]
 800514e:	693b      	ldr	r3, [r7, #16]
 8005150:	3308      	adds	r3, #8
 8005152:	429a      	cmp	r2, r3
 8005154:	d104      	bne.n	8005160 <vTaskSwitchContext+0x8c>
 8005156:	693b      	ldr	r3, [r7, #16]
 8005158:	685b      	ldr	r3, [r3, #4]
 800515a:	685a      	ldr	r2, [r3, #4]
 800515c:	693b      	ldr	r3, [r7, #16]
 800515e:	605a      	str	r2, [r3, #4]
 8005160:	693b      	ldr	r3, [r7, #16]
 8005162:	685b      	ldr	r3, [r3, #4]
 8005164:	68db      	ldr	r3, [r3, #12]
 8005166:	4a0a      	ldr	r2, [pc, #40]	; (8005190 <vTaskSwitchContext+0xbc>)
 8005168:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800516a:	4b09      	ldr	r3, [pc, #36]	; (8005190 <vTaskSwitchContext+0xbc>)
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	3350      	adds	r3, #80	; 0x50
 8005170:	4a08      	ldr	r2, [pc, #32]	; (8005194 <vTaskSwitchContext+0xc0>)
 8005172:	6013      	str	r3, [r2, #0]
}
 8005174:	bf00      	nop
 8005176:	371c      	adds	r7, #28
 8005178:	46bd      	mov	sp, r7
 800517a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517e:	4770      	bx	lr
 8005180:	20000478 	.word	0x20000478
 8005184:	20000464 	.word	0x20000464
 8005188:	20000458 	.word	0x20000458
 800518c:	20000354 	.word	0x20000354
 8005190:	20000350 	.word	0x20000350
 8005194:	20000010 	.word	0x20000010

08005198 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b084      	sub	sp, #16
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
 80051a0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d10a      	bne.n	80051be <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80051a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051ac:	f383 8811 	msr	BASEPRI, r3
 80051b0:	f3bf 8f6f 	isb	sy
 80051b4:	f3bf 8f4f 	dsb	sy
 80051b8:	60fb      	str	r3, [r7, #12]
}
 80051ba:	bf00      	nop
 80051bc:	e7fe      	b.n	80051bc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80051be:	4b07      	ldr	r3, [pc, #28]	; (80051dc <vTaskPlaceOnEventList+0x44>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	3318      	adds	r3, #24
 80051c4:	4619      	mov	r1, r3
 80051c6:	6878      	ldr	r0, [r7, #4]
 80051c8:	f7fe fe74 	bl	8003eb4 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80051cc:	2101      	movs	r1, #1
 80051ce:	6838      	ldr	r0, [r7, #0]
 80051d0:	f000 fa6a 	bl	80056a8 <prvAddCurrentTaskToDelayedList>
}
 80051d4:	bf00      	nop
 80051d6:	3710      	adds	r7, #16
 80051d8:	46bd      	mov	sp, r7
 80051da:	bd80      	pop	{r7, pc}
 80051dc:	20000350 	.word	0x20000350

080051e0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b086      	sub	sp, #24
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	68db      	ldr	r3, [r3, #12]
 80051ec:	68db      	ldr	r3, [r3, #12]
 80051ee:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80051f0:	693b      	ldr	r3, [r7, #16]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d10a      	bne.n	800520c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80051f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051fa:	f383 8811 	msr	BASEPRI, r3
 80051fe:	f3bf 8f6f 	isb	sy
 8005202:	f3bf 8f4f 	dsb	sy
 8005206:	60fb      	str	r3, [r7, #12]
}
 8005208:	bf00      	nop
 800520a:	e7fe      	b.n	800520a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800520c:	693b      	ldr	r3, [r7, #16]
 800520e:	3318      	adds	r3, #24
 8005210:	4618      	mov	r0, r3
 8005212:	f7fe fe88 	bl	8003f26 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005216:	4b1d      	ldr	r3, [pc, #116]	; (800528c <xTaskRemoveFromEventList+0xac>)
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d11c      	bne.n	8005258 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800521e:	693b      	ldr	r3, [r7, #16]
 8005220:	3304      	adds	r3, #4
 8005222:	4618      	mov	r0, r3
 8005224:	f7fe fe7f 	bl	8003f26 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005228:	693b      	ldr	r3, [r7, #16]
 800522a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800522c:	2201      	movs	r2, #1
 800522e:	409a      	lsls	r2, r3
 8005230:	4b17      	ldr	r3, [pc, #92]	; (8005290 <xTaskRemoveFromEventList+0xb0>)
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	4313      	orrs	r3, r2
 8005236:	4a16      	ldr	r2, [pc, #88]	; (8005290 <xTaskRemoveFromEventList+0xb0>)
 8005238:	6013      	str	r3, [r2, #0]
 800523a:	693b      	ldr	r3, [r7, #16]
 800523c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800523e:	4613      	mov	r3, r2
 8005240:	009b      	lsls	r3, r3, #2
 8005242:	4413      	add	r3, r2
 8005244:	009b      	lsls	r3, r3, #2
 8005246:	4a13      	ldr	r2, [pc, #76]	; (8005294 <xTaskRemoveFromEventList+0xb4>)
 8005248:	441a      	add	r2, r3
 800524a:	693b      	ldr	r3, [r7, #16]
 800524c:	3304      	adds	r3, #4
 800524e:	4619      	mov	r1, r3
 8005250:	4610      	mov	r0, r2
 8005252:	f7fe fe0b 	bl	8003e6c <vListInsertEnd>
 8005256:	e005      	b.n	8005264 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005258:	693b      	ldr	r3, [r7, #16]
 800525a:	3318      	adds	r3, #24
 800525c:	4619      	mov	r1, r3
 800525e:	480e      	ldr	r0, [pc, #56]	; (8005298 <xTaskRemoveFromEventList+0xb8>)
 8005260:	f7fe fe04 	bl	8003e6c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005264:	693b      	ldr	r3, [r7, #16]
 8005266:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005268:	4b0c      	ldr	r3, [pc, #48]	; (800529c <xTaskRemoveFromEventList+0xbc>)
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800526e:	429a      	cmp	r2, r3
 8005270:	d905      	bls.n	800527e <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005272:	2301      	movs	r3, #1
 8005274:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005276:	4b0a      	ldr	r3, [pc, #40]	; (80052a0 <xTaskRemoveFromEventList+0xc0>)
 8005278:	2201      	movs	r2, #1
 800527a:	601a      	str	r2, [r3, #0]
 800527c:	e001      	b.n	8005282 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800527e:	2300      	movs	r3, #0
 8005280:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005282:	697b      	ldr	r3, [r7, #20]
}
 8005284:	4618      	mov	r0, r3
 8005286:	3718      	adds	r7, #24
 8005288:	46bd      	mov	sp, r7
 800528a:	bd80      	pop	{r7, pc}
 800528c:	20000478 	.word	0x20000478
 8005290:	20000458 	.word	0x20000458
 8005294:	20000354 	.word	0x20000354
 8005298:	20000410 	.word	0x20000410
 800529c:	20000350 	.word	0x20000350
 80052a0:	20000464 	.word	0x20000464

080052a4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80052a4:	b480      	push	{r7}
 80052a6:	b083      	sub	sp, #12
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80052ac:	4b06      	ldr	r3, [pc, #24]	; (80052c8 <vTaskInternalSetTimeOutState+0x24>)
 80052ae:	681a      	ldr	r2, [r3, #0]
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80052b4:	4b05      	ldr	r3, [pc, #20]	; (80052cc <vTaskInternalSetTimeOutState+0x28>)
 80052b6:	681a      	ldr	r2, [r3, #0]
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	605a      	str	r2, [r3, #4]
}
 80052bc:	bf00      	nop
 80052be:	370c      	adds	r7, #12
 80052c0:	46bd      	mov	sp, r7
 80052c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c6:	4770      	bx	lr
 80052c8:	20000468 	.word	0x20000468
 80052cc:	20000454 	.word	0x20000454

080052d0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b088      	sub	sp, #32
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
 80052d8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d10a      	bne.n	80052f6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80052e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052e4:	f383 8811 	msr	BASEPRI, r3
 80052e8:	f3bf 8f6f 	isb	sy
 80052ec:	f3bf 8f4f 	dsb	sy
 80052f0:	613b      	str	r3, [r7, #16]
}
 80052f2:	bf00      	nop
 80052f4:	e7fe      	b.n	80052f4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80052f6:	683b      	ldr	r3, [r7, #0]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d10a      	bne.n	8005312 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80052fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005300:	f383 8811 	msr	BASEPRI, r3
 8005304:	f3bf 8f6f 	isb	sy
 8005308:	f3bf 8f4f 	dsb	sy
 800530c:	60fb      	str	r3, [r7, #12]
}
 800530e:	bf00      	nop
 8005310:	e7fe      	b.n	8005310 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8005312:	f000 fb5f 	bl	80059d4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005316:	4b1d      	ldr	r3, [pc, #116]	; (800538c <xTaskCheckForTimeOut+0xbc>)
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	685b      	ldr	r3, [r3, #4]
 8005320:	69ba      	ldr	r2, [r7, #24]
 8005322:	1ad3      	subs	r3, r2, r3
 8005324:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800532e:	d102      	bne.n	8005336 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005330:	2300      	movs	r3, #0
 8005332:	61fb      	str	r3, [r7, #28]
 8005334:	e023      	b.n	800537e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681a      	ldr	r2, [r3, #0]
 800533a:	4b15      	ldr	r3, [pc, #84]	; (8005390 <xTaskCheckForTimeOut+0xc0>)
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	429a      	cmp	r2, r3
 8005340:	d007      	beq.n	8005352 <xTaskCheckForTimeOut+0x82>
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	685b      	ldr	r3, [r3, #4]
 8005346:	69ba      	ldr	r2, [r7, #24]
 8005348:	429a      	cmp	r2, r3
 800534a:	d302      	bcc.n	8005352 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800534c:	2301      	movs	r3, #1
 800534e:	61fb      	str	r3, [r7, #28]
 8005350:	e015      	b.n	800537e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005352:	683b      	ldr	r3, [r7, #0]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	697a      	ldr	r2, [r7, #20]
 8005358:	429a      	cmp	r2, r3
 800535a:	d20b      	bcs.n	8005374 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	681a      	ldr	r2, [r3, #0]
 8005360:	697b      	ldr	r3, [r7, #20]
 8005362:	1ad2      	subs	r2, r2, r3
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005368:	6878      	ldr	r0, [r7, #4]
 800536a:	f7ff ff9b 	bl	80052a4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800536e:	2300      	movs	r3, #0
 8005370:	61fb      	str	r3, [r7, #28]
 8005372:	e004      	b.n	800537e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	2200      	movs	r2, #0
 8005378:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800537a:	2301      	movs	r3, #1
 800537c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800537e:	f000 fb59 	bl	8005a34 <vPortExitCritical>

	return xReturn;
 8005382:	69fb      	ldr	r3, [r7, #28]
}
 8005384:	4618      	mov	r0, r3
 8005386:	3720      	adds	r7, #32
 8005388:	46bd      	mov	sp, r7
 800538a:	bd80      	pop	{r7, pc}
 800538c:	20000454 	.word	0x20000454
 8005390:	20000468 	.word	0x20000468

08005394 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005394:	b480      	push	{r7}
 8005396:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005398:	4b03      	ldr	r3, [pc, #12]	; (80053a8 <vTaskMissedYield+0x14>)
 800539a:	2201      	movs	r2, #1
 800539c:	601a      	str	r2, [r3, #0]
}
 800539e:	bf00      	nop
 80053a0:	46bd      	mov	sp, r7
 80053a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a6:	4770      	bx	lr
 80053a8:	20000464 	.word	0x20000464

080053ac <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80053ac:	b580      	push	{r7, lr}
 80053ae:	b082      	sub	sp, #8
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80053b4:	f000 f852 	bl	800545c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80053b8:	4b06      	ldr	r3, [pc, #24]	; (80053d4 <prvIdleTask+0x28>)
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	2b01      	cmp	r3, #1
 80053be:	d9f9      	bls.n	80053b4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80053c0:	4b05      	ldr	r3, [pc, #20]	; (80053d8 <prvIdleTask+0x2c>)
 80053c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80053c6:	601a      	str	r2, [r3, #0]
 80053c8:	f3bf 8f4f 	dsb	sy
 80053cc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80053d0:	e7f0      	b.n	80053b4 <prvIdleTask+0x8>
 80053d2:	bf00      	nop
 80053d4:	20000354 	.word	0x20000354
 80053d8:	e000ed04 	.word	0xe000ed04

080053dc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80053dc:	b580      	push	{r7, lr}
 80053de:	b082      	sub	sp, #8
 80053e0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80053e2:	2300      	movs	r3, #0
 80053e4:	607b      	str	r3, [r7, #4]
 80053e6:	e00c      	b.n	8005402 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80053e8:	687a      	ldr	r2, [r7, #4]
 80053ea:	4613      	mov	r3, r2
 80053ec:	009b      	lsls	r3, r3, #2
 80053ee:	4413      	add	r3, r2
 80053f0:	009b      	lsls	r3, r3, #2
 80053f2:	4a12      	ldr	r2, [pc, #72]	; (800543c <prvInitialiseTaskLists+0x60>)
 80053f4:	4413      	add	r3, r2
 80053f6:	4618      	mov	r0, r3
 80053f8:	f7fe fd0b 	bl	8003e12 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	3301      	adds	r3, #1
 8005400:	607b      	str	r3, [r7, #4]
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2b06      	cmp	r3, #6
 8005406:	d9ef      	bls.n	80053e8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005408:	480d      	ldr	r0, [pc, #52]	; (8005440 <prvInitialiseTaskLists+0x64>)
 800540a:	f7fe fd02 	bl	8003e12 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800540e:	480d      	ldr	r0, [pc, #52]	; (8005444 <prvInitialiseTaskLists+0x68>)
 8005410:	f7fe fcff 	bl	8003e12 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005414:	480c      	ldr	r0, [pc, #48]	; (8005448 <prvInitialiseTaskLists+0x6c>)
 8005416:	f7fe fcfc 	bl	8003e12 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800541a:	480c      	ldr	r0, [pc, #48]	; (800544c <prvInitialiseTaskLists+0x70>)
 800541c:	f7fe fcf9 	bl	8003e12 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005420:	480b      	ldr	r0, [pc, #44]	; (8005450 <prvInitialiseTaskLists+0x74>)
 8005422:	f7fe fcf6 	bl	8003e12 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005426:	4b0b      	ldr	r3, [pc, #44]	; (8005454 <prvInitialiseTaskLists+0x78>)
 8005428:	4a05      	ldr	r2, [pc, #20]	; (8005440 <prvInitialiseTaskLists+0x64>)
 800542a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800542c:	4b0a      	ldr	r3, [pc, #40]	; (8005458 <prvInitialiseTaskLists+0x7c>)
 800542e:	4a05      	ldr	r2, [pc, #20]	; (8005444 <prvInitialiseTaskLists+0x68>)
 8005430:	601a      	str	r2, [r3, #0]
}
 8005432:	bf00      	nop
 8005434:	3708      	adds	r7, #8
 8005436:	46bd      	mov	sp, r7
 8005438:	bd80      	pop	{r7, pc}
 800543a:	bf00      	nop
 800543c:	20000354 	.word	0x20000354
 8005440:	200003e0 	.word	0x200003e0
 8005444:	200003f4 	.word	0x200003f4
 8005448:	20000410 	.word	0x20000410
 800544c:	20000424 	.word	0x20000424
 8005450:	2000043c 	.word	0x2000043c
 8005454:	20000408 	.word	0x20000408
 8005458:	2000040c 	.word	0x2000040c

0800545c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800545c:	b580      	push	{r7, lr}
 800545e:	b082      	sub	sp, #8
 8005460:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005462:	e019      	b.n	8005498 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005464:	f000 fab6 	bl	80059d4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005468:	4b10      	ldr	r3, [pc, #64]	; (80054ac <prvCheckTasksWaitingTermination+0x50>)
 800546a:	68db      	ldr	r3, [r3, #12]
 800546c:	68db      	ldr	r3, [r3, #12]
 800546e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	3304      	adds	r3, #4
 8005474:	4618      	mov	r0, r3
 8005476:	f7fe fd56 	bl	8003f26 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800547a:	4b0d      	ldr	r3, [pc, #52]	; (80054b0 <prvCheckTasksWaitingTermination+0x54>)
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	3b01      	subs	r3, #1
 8005480:	4a0b      	ldr	r2, [pc, #44]	; (80054b0 <prvCheckTasksWaitingTermination+0x54>)
 8005482:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005484:	4b0b      	ldr	r3, [pc, #44]	; (80054b4 <prvCheckTasksWaitingTermination+0x58>)
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	3b01      	subs	r3, #1
 800548a:	4a0a      	ldr	r2, [pc, #40]	; (80054b4 <prvCheckTasksWaitingTermination+0x58>)
 800548c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800548e:	f000 fad1 	bl	8005a34 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005492:	6878      	ldr	r0, [r7, #4]
 8005494:	f000 f810 	bl	80054b8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005498:	4b06      	ldr	r3, [pc, #24]	; (80054b4 <prvCheckTasksWaitingTermination+0x58>)
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	2b00      	cmp	r3, #0
 800549e:	d1e1      	bne.n	8005464 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80054a0:	bf00      	nop
 80054a2:	bf00      	nop
 80054a4:	3708      	adds	r7, #8
 80054a6:	46bd      	mov	sp, r7
 80054a8:	bd80      	pop	{r7, pc}
 80054aa:	bf00      	nop
 80054ac:	20000424 	.word	0x20000424
 80054b0:	20000450 	.word	0x20000450
 80054b4:	20000438 	.word	0x20000438

080054b8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b084      	sub	sp, #16
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	3350      	adds	r3, #80	; 0x50
 80054c4:	4618      	mov	r0, r3
 80054c6:	f000 fddb 	bl	8006080 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	f893 30b5 	ldrb.w	r3, [r3, #181]	; 0xb5
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d108      	bne.n	80054e6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054d8:	4618      	mov	r0, r3
 80054da:	f000 fc69 	bl	8005db0 <vPortFree>
				vPortFree( pxTCB );
 80054de:	6878      	ldr	r0, [r7, #4]
 80054e0:	f000 fc66 	bl	8005db0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80054e4:	e018      	b.n	8005518 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	f893 30b5 	ldrb.w	r3, [r3, #181]	; 0xb5
 80054ec:	2b01      	cmp	r3, #1
 80054ee:	d103      	bne.n	80054f8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80054f0:	6878      	ldr	r0, [r7, #4]
 80054f2:	f000 fc5d 	bl	8005db0 <vPortFree>
	}
 80054f6:	e00f      	b.n	8005518 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	f893 30b5 	ldrb.w	r3, [r3, #181]	; 0xb5
 80054fe:	2b02      	cmp	r3, #2
 8005500:	d00a      	beq.n	8005518 <prvDeleteTCB+0x60>
	__asm volatile
 8005502:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005506:	f383 8811 	msr	BASEPRI, r3
 800550a:	f3bf 8f6f 	isb	sy
 800550e:	f3bf 8f4f 	dsb	sy
 8005512:	60fb      	str	r3, [r7, #12]
}
 8005514:	bf00      	nop
 8005516:	e7fe      	b.n	8005516 <prvDeleteTCB+0x5e>
	}
 8005518:	bf00      	nop
 800551a:	3710      	adds	r7, #16
 800551c:	46bd      	mov	sp, r7
 800551e:	bd80      	pop	{r7, pc}

08005520 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005520:	b480      	push	{r7}
 8005522:	b083      	sub	sp, #12
 8005524:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005526:	4b0c      	ldr	r3, [pc, #48]	; (8005558 <prvResetNextTaskUnblockTime+0x38>)
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d104      	bne.n	800553a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005530:	4b0a      	ldr	r3, [pc, #40]	; (800555c <prvResetNextTaskUnblockTime+0x3c>)
 8005532:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005536:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005538:	e008      	b.n	800554c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800553a:	4b07      	ldr	r3, [pc, #28]	; (8005558 <prvResetNextTaskUnblockTime+0x38>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	68db      	ldr	r3, [r3, #12]
 8005540:	68db      	ldr	r3, [r3, #12]
 8005542:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	685b      	ldr	r3, [r3, #4]
 8005548:	4a04      	ldr	r2, [pc, #16]	; (800555c <prvResetNextTaskUnblockTime+0x3c>)
 800554a:	6013      	str	r3, [r2, #0]
}
 800554c:	bf00      	nop
 800554e:	370c      	adds	r7, #12
 8005550:	46bd      	mov	sp, r7
 8005552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005556:	4770      	bx	lr
 8005558:	20000408 	.word	0x20000408
 800555c:	20000470 	.word	0x20000470

08005560 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005560:	b480      	push	{r7}
 8005562:	b083      	sub	sp, #12
 8005564:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005566:	4b0b      	ldr	r3, [pc, #44]	; (8005594 <xTaskGetSchedulerState+0x34>)
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d102      	bne.n	8005574 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800556e:	2301      	movs	r3, #1
 8005570:	607b      	str	r3, [r7, #4]
 8005572:	e008      	b.n	8005586 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005574:	4b08      	ldr	r3, [pc, #32]	; (8005598 <xTaskGetSchedulerState+0x38>)
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d102      	bne.n	8005582 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800557c:	2302      	movs	r3, #2
 800557e:	607b      	str	r3, [r7, #4]
 8005580:	e001      	b.n	8005586 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005582:	2300      	movs	r3, #0
 8005584:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005586:	687b      	ldr	r3, [r7, #4]
	}
 8005588:	4618      	mov	r0, r3
 800558a:	370c      	adds	r7, #12
 800558c:	46bd      	mov	sp, r7
 800558e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005592:	4770      	bx	lr
 8005594:	2000045c 	.word	0x2000045c
 8005598:	20000478 	.word	0x20000478

0800559c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800559c:	b580      	push	{r7, lr}
 800559e:	b086      	sub	sp, #24
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80055a8:	2300      	movs	r3, #0
 80055aa:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d06e      	beq.n	8005690 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80055b2:	4b3a      	ldr	r3, [pc, #232]	; (800569c <xTaskPriorityDisinherit+0x100>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	693a      	ldr	r2, [r7, #16]
 80055b8:	429a      	cmp	r2, r3
 80055ba:	d00a      	beq.n	80055d2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80055bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055c0:	f383 8811 	msr	BASEPRI, r3
 80055c4:	f3bf 8f6f 	isb	sy
 80055c8:	f3bf 8f4f 	dsb	sy
 80055cc:	60fb      	str	r3, [r7, #12]
}
 80055ce:	bf00      	nop
 80055d0:	e7fe      	b.n	80055d0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80055d2:	693b      	ldr	r3, [r7, #16]
 80055d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d10a      	bne.n	80055f0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80055da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055de:	f383 8811 	msr	BASEPRI, r3
 80055e2:	f3bf 8f6f 	isb	sy
 80055e6:	f3bf 8f4f 	dsb	sy
 80055ea:	60bb      	str	r3, [r7, #8]
}
 80055ec:	bf00      	nop
 80055ee:	e7fe      	b.n	80055ee <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80055f0:	693b      	ldr	r3, [r7, #16]
 80055f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80055f4:	1e5a      	subs	r2, r3, #1
 80055f6:	693b      	ldr	r3, [r7, #16]
 80055f8:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80055fa:	693b      	ldr	r3, [r7, #16]
 80055fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055fe:	693b      	ldr	r3, [r7, #16]
 8005600:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005602:	429a      	cmp	r2, r3
 8005604:	d044      	beq.n	8005690 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005606:	693b      	ldr	r3, [r7, #16]
 8005608:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800560a:	2b00      	cmp	r3, #0
 800560c:	d140      	bne.n	8005690 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800560e:	693b      	ldr	r3, [r7, #16]
 8005610:	3304      	adds	r3, #4
 8005612:	4618      	mov	r0, r3
 8005614:	f7fe fc87 	bl	8003f26 <uxListRemove>
 8005618:	4603      	mov	r3, r0
 800561a:	2b00      	cmp	r3, #0
 800561c:	d115      	bne.n	800564a <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800561e:	693b      	ldr	r3, [r7, #16]
 8005620:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005622:	491f      	ldr	r1, [pc, #124]	; (80056a0 <xTaskPriorityDisinherit+0x104>)
 8005624:	4613      	mov	r3, r2
 8005626:	009b      	lsls	r3, r3, #2
 8005628:	4413      	add	r3, r2
 800562a:	009b      	lsls	r3, r3, #2
 800562c:	440b      	add	r3, r1
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	2b00      	cmp	r3, #0
 8005632:	d10a      	bne.n	800564a <xTaskPriorityDisinherit+0xae>
 8005634:	693b      	ldr	r3, [r7, #16]
 8005636:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005638:	2201      	movs	r2, #1
 800563a:	fa02 f303 	lsl.w	r3, r2, r3
 800563e:	43da      	mvns	r2, r3
 8005640:	4b18      	ldr	r3, [pc, #96]	; (80056a4 <xTaskPriorityDisinherit+0x108>)
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	4013      	ands	r3, r2
 8005646:	4a17      	ldr	r2, [pc, #92]	; (80056a4 <xTaskPriorityDisinherit+0x108>)
 8005648:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800564a:	693b      	ldr	r3, [r7, #16]
 800564c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800564e:	693b      	ldr	r3, [r7, #16]
 8005650:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005652:	693b      	ldr	r3, [r7, #16]
 8005654:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005656:	f1c3 0207 	rsb	r2, r3, #7
 800565a:	693b      	ldr	r3, [r7, #16]
 800565c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800565e:	693b      	ldr	r3, [r7, #16]
 8005660:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005662:	2201      	movs	r2, #1
 8005664:	409a      	lsls	r2, r3
 8005666:	4b0f      	ldr	r3, [pc, #60]	; (80056a4 <xTaskPriorityDisinherit+0x108>)
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	4313      	orrs	r3, r2
 800566c:	4a0d      	ldr	r2, [pc, #52]	; (80056a4 <xTaskPriorityDisinherit+0x108>)
 800566e:	6013      	str	r3, [r2, #0]
 8005670:	693b      	ldr	r3, [r7, #16]
 8005672:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005674:	4613      	mov	r3, r2
 8005676:	009b      	lsls	r3, r3, #2
 8005678:	4413      	add	r3, r2
 800567a:	009b      	lsls	r3, r3, #2
 800567c:	4a08      	ldr	r2, [pc, #32]	; (80056a0 <xTaskPriorityDisinherit+0x104>)
 800567e:	441a      	add	r2, r3
 8005680:	693b      	ldr	r3, [r7, #16]
 8005682:	3304      	adds	r3, #4
 8005684:	4619      	mov	r1, r3
 8005686:	4610      	mov	r0, r2
 8005688:	f7fe fbf0 	bl	8003e6c <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800568c:	2301      	movs	r3, #1
 800568e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005690:	697b      	ldr	r3, [r7, #20]
	}
 8005692:	4618      	mov	r0, r3
 8005694:	3718      	adds	r7, #24
 8005696:	46bd      	mov	sp, r7
 8005698:	bd80      	pop	{r7, pc}
 800569a:	bf00      	nop
 800569c:	20000350 	.word	0x20000350
 80056a0:	20000354 	.word	0x20000354
 80056a4:	20000458 	.word	0x20000458

080056a8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	b084      	sub	sp, #16
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
 80056b0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80056b2:	4b29      	ldr	r3, [pc, #164]	; (8005758 <prvAddCurrentTaskToDelayedList+0xb0>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80056b8:	4b28      	ldr	r3, [pc, #160]	; (800575c <prvAddCurrentTaskToDelayedList+0xb4>)
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	3304      	adds	r3, #4
 80056be:	4618      	mov	r0, r3
 80056c0:	f7fe fc31 	bl	8003f26 <uxListRemove>
 80056c4:	4603      	mov	r3, r0
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d10b      	bne.n	80056e2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80056ca:	4b24      	ldr	r3, [pc, #144]	; (800575c <prvAddCurrentTaskToDelayedList+0xb4>)
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056d0:	2201      	movs	r2, #1
 80056d2:	fa02 f303 	lsl.w	r3, r2, r3
 80056d6:	43da      	mvns	r2, r3
 80056d8:	4b21      	ldr	r3, [pc, #132]	; (8005760 <prvAddCurrentTaskToDelayedList+0xb8>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	4013      	ands	r3, r2
 80056de:	4a20      	ldr	r2, [pc, #128]	; (8005760 <prvAddCurrentTaskToDelayedList+0xb8>)
 80056e0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80056e8:	d10a      	bne.n	8005700 <prvAddCurrentTaskToDelayedList+0x58>
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d007      	beq.n	8005700 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80056f0:	4b1a      	ldr	r3, [pc, #104]	; (800575c <prvAddCurrentTaskToDelayedList+0xb4>)
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	3304      	adds	r3, #4
 80056f6:	4619      	mov	r1, r3
 80056f8:	481a      	ldr	r0, [pc, #104]	; (8005764 <prvAddCurrentTaskToDelayedList+0xbc>)
 80056fa:	f7fe fbb7 	bl	8003e6c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80056fe:	e026      	b.n	800574e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005700:	68fa      	ldr	r2, [r7, #12]
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	4413      	add	r3, r2
 8005706:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005708:	4b14      	ldr	r3, [pc, #80]	; (800575c <prvAddCurrentTaskToDelayedList+0xb4>)
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	68ba      	ldr	r2, [r7, #8]
 800570e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005710:	68ba      	ldr	r2, [r7, #8]
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	429a      	cmp	r2, r3
 8005716:	d209      	bcs.n	800572c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005718:	4b13      	ldr	r3, [pc, #76]	; (8005768 <prvAddCurrentTaskToDelayedList+0xc0>)
 800571a:	681a      	ldr	r2, [r3, #0]
 800571c:	4b0f      	ldr	r3, [pc, #60]	; (800575c <prvAddCurrentTaskToDelayedList+0xb4>)
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	3304      	adds	r3, #4
 8005722:	4619      	mov	r1, r3
 8005724:	4610      	mov	r0, r2
 8005726:	f7fe fbc5 	bl	8003eb4 <vListInsert>
}
 800572a:	e010      	b.n	800574e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800572c:	4b0f      	ldr	r3, [pc, #60]	; (800576c <prvAddCurrentTaskToDelayedList+0xc4>)
 800572e:	681a      	ldr	r2, [r3, #0]
 8005730:	4b0a      	ldr	r3, [pc, #40]	; (800575c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	3304      	adds	r3, #4
 8005736:	4619      	mov	r1, r3
 8005738:	4610      	mov	r0, r2
 800573a:	f7fe fbbb 	bl	8003eb4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800573e:	4b0c      	ldr	r3, [pc, #48]	; (8005770 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	68ba      	ldr	r2, [r7, #8]
 8005744:	429a      	cmp	r2, r3
 8005746:	d202      	bcs.n	800574e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005748:	4a09      	ldr	r2, [pc, #36]	; (8005770 <prvAddCurrentTaskToDelayedList+0xc8>)
 800574a:	68bb      	ldr	r3, [r7, #8]
 800574c:	6013      	str	r3, [r2, #0]
}
 800574e:	bf00      	nop
 8005750:	3710      	adds	r7, #16
 8005752:	46bd      	mov	sp, r7
 8005754:	bd80      	pop	{r7, pc}
 8005756:	bf00      	nop
 8005758:	20000454 	.word	0x20000454
 800575c:	20000350 	.word	0x20000350
 8005760:	20000458 	.word	0x20000458
 8005764:	2000043c 	.word	0x2000043c
 8005768:	2000040c 	.word	0x2000040c
 800576c:	20000408 	.word	0x20000408
 8005770:	20000470 	.word	0x20000470

08005774 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005774:	b480      	push	{r7}
 8005776:	b085      	sub	sp, #20
 8005778:	af00      	add	r7, sp, #0
 800577a:	60f8      	str	r0, [r7, #12]
 800577c:	60b9      	str	r1, [r7, #8]
 800577e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	3b04      	subs	r3, #4
 8005784:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800578c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	3b04      	subs	r3, #4
 8005792:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005794:	68bb      	ldr	r3, [r7, #8]
 8005796:	f023 0201 	bic.w	r2, r3, #1
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	3b04      	subs	r3, #4
 80057a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80057a4:	4a0c      	ldr	r2, [pc, #48]	; (80057d8 <pxPortInitialiseStack+0x64>)
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	3b14      	subs	r3, #20
 80057ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80057b0:	687a      	ldr	r2, [r7, #4]
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	3b04      	subs	r3, #4
 80057ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	f06f 0202 	mvn.w	r2, #2
 80057c2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	3b20      	subs	r3, #32
 80057c8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80057ca:	68fb      	ldr	r3, [r7, #12]
}
 80057cc:	4618      	mov	r0, r3
 80057ce:	3714      	adds	r7, #20
 80057d0:	46bd      	mov	sp, r7
 80057d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d6:	4770      	bx	lr
 80057d8:	080057dd 	.word	0x080057dd

080057dc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80057dc:	b480      	push	{r7}
 80057de:	b085      	sub	sp, #20
 80057e0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80057e2:	2300      	movs	r3, #0
 80057e4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80057e6:	4b12      	ldr	r3, [pc, #72]	; (8005830 <prvTaskExitError+0x54>)
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80057ee:	d00a      	beq.n	8005806 <prvTaskExitError+0x2a>
	__asm volatile
 80057f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057f4:	f383 8811 	msr	BASEPRI, r3
 80057f8:	f3bf 8f6f 	isb	sy
 80057fc:	f3bf 8f4f 	dsb	sy
 8005800:	60fb      	str	r3, [r7, #12]
}
 8005802:	bf00      	nop
 8005804:	e7fe      	b.n	8005804 <prvTaskExitError+0x28>
	__asm volatile
 8005806:	f04f 0350 	mov.w	r3, #80	; 0x50
 800580a:	f383 8811 	msr	BASEPRI, r3
 800580e:	f3bf 8f6f 	isb	sy
 8005812:	f3bf 8f4f 	dsb	sy
 8005816:	60bb      	str	r3, [r7, #8]
}
 8005818:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800581a:	bf00      	nop
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d0fc      	beq.n	800581c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005822:	bf00      	nop
 8005824:	bf00      	nop
 8005826:	3714      	adds	r7, #20
 8005828:	46bd      	mov	sp, r7
 800582a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582e:	4770      	bx	lr
 8005830:	2000000c 	.word	0x2000000c
	...

08005840 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005840:	4b07      	ldr	r3, [pc, #28]	; (8005860 <pxCurrentTCBConst2>)
 8005842:	6819      	ldr	r1, [r3, #0]
 8005844:	6808      	ldr	r0, [r1, #0]
 8005846:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800584a:	f380 8809 	msr	PSP, r0
 800584e:	f3bf 8f6f 	isb	sy
 8005852:	f04f 0000 	mov.w	r0, #0
 8005856:	f380 8811 	msr	BASEPRI, r0
 800585a:	4770      	bx	lr
 800585c:	f3af 8000 	nop.w

08005860 <pxCurrentTCBConst2>:
 8005860:	20000350 	.word	0x20000350
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005864:	bf00      	nop
 8005866:	bf00      	nop

08005868 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005868:	4808      	ldr	r0, [pc, #32]	; (800588c <prvPortStartFirstTask+0x24>)
 800586a:	6800      	ldr	r0, [r0, #0]
 800586c:	6800      	ldr	r0, [r0, #0]
 800586e:	f380 8808 	msr	MSP, r0
 8005872:	f04f 0000 	mov.w	r0, #0
 8005876:	f380 8814 	msr	CONTROL, r0
 800587a:	b662      	cpsie	i
 800587c:	b661      	cpsie	f
 800587e:	f3bf 8f4f 	dsb	sy
 8005882:	f3bf 8f6f 	isb	sy
 8005886:	df00      	svc	0
 8005888:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800588a:	bf00      	nop
 800588c:	e000ed08 	.word	0xe000ed08

08005890 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005890:	b580      	push	{r7, lr}
 8005892:	b086      	sub	sp, #24
 8005894:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005896:	4b46      	ldr	r3, [pc, #280]	; (80059b0 <xPortStartScheduler+0x120>)
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	4a46      	ldr	r2, [pc, #280]	; (80059b4 <xPortStartScheduler+0x124>)
 800589c:	4293      	cmp	r3, r2
 800589e:	d10a      	bne.n	80058b6 <xPortStartScheduler+0x26>
	__asm volatile
 80058a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058a4:	f383 8811 	msr	BASEPRI, r3
 80058a8:	f3bf 8f6f 	isb	sy
 80058ac:	f3bf 8f4f 	dsb	sy
 80058b0:	613b      	str	r3, [r7, #16]
}
 80058b2:	bf00      	nop
 80058b4:	e7fe      	b.n	80058b4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80058b6:	4b3e      	ldr	r3, [pc, #248]	; (80059b0 <xPortStartScheduler+0x120>)
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	4a3f      	ldr	r2, [pc, #252]	; (80059b8 <xPortStartScheduler+0x128>)
 80058bc:	4293      	cmp	r3, r2
 80058be:	d10a      	bne.n	80058d6 <xPortStartScheduler+0x46>
	__asm volatile
 80058c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058c4:	f383 8811 	msr	BASEPRI, r3
 80058c8:	f3bf 8f6f 	isb	sy
 80058cc:	f3bf 8f4f 	dsb	sy
 80058d0:	60fb      	str	r3, [r7, #12]
}
 80058d2:	bf00      	nop
 80058d4:	e7fe      	b.n	80058d4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80058d6:	4b39      	ldr	r3, [pc, #228]	; (80059bc <xPortStartScheduler+0x12c>)
 80058d8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80058da:	697b      	ldr	r3, [r7, #20]
 80058dc:	781b      	ldrb	r3, [r3, #0]
 80058de:	b2db      	uxtb	r3, r3
 80058e0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80058e2:	697b      	ldr	r3, [r7, #20]
 80058e4:	22ff      	movs	r2, #255	; 0xff
 80058e6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80058e8:	697b      	ldr	r3, [r7, #20]
 80058ea:	781b      	ldrb	r3, [r3, #0]
 80058ec:	b2db      	uxtb	r3, r3
 80058ee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80058f0:	78fb      	ldrb	r3, [r7, #3]
 80058f2:	b2db      	uxtb	r3, r3
 80058f4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80058f8:	b2da      	uxtb	r2, r3
 80058fa:	4b31      	ldr	r3, [pc, #196]	; (80059c0 <xPortStartScheduler+0x130>)
 80058fc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80058fe:	4b31      	ldr	r3, [pc, #196]	; (80059c4 <xPortStartScheduler+0x134>)
 8005900:	2207      	movs	r2, #7
 8005902:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005904:	e009      	b.n	800591a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8005906:	4b2f      	ldr	r3, [pc, #188]	; (80059c4 <xPortStartScheduler+0x134>)
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	3b01      	subs	r3, #1
 800590c:	4a2d      	ldr	r2, [pc, #180]	; (80059c4 <xPortStartScheduler+0x134>)
 800590e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005910:	78fb      	ldrb	r3, [r7, #3]
 8005912:	b2db      	uxtb	r3, r3
 8005914:	005b      	lsls	r3, r3, #1
 8005916:	b2db      	uxtb	r3, r3
 8005918:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800591a:	78fb      	ldrb	r3, [r7, #3]
 800591c:	b2db      	uxtb	r3, r3
 800591e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005922:	2b80      	cmp	r3, #128	; 0x80
 8005924:	d0ef      	beq.n	8005906 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005926:	4b27      	ldr	r3, [pc, #156]	; (80059c4 <xPortStartScheduler+0x134>)
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f1c3 0307 	rsb	r3, r3, #7
 800592e:	2b04      	cmp	r3, #4
 8005930:	d00a      	beq.n	8005948 <xPortStartScheduler+0xb8>
	__asm volatile
 8005932:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005936:	f383 8811 	msr	BASEPRI, r3
 800593a:	f3bf 8f6f 	isb	sy
 800593e:	f3bf 8f4f 	dsb	sy
 8005942:	60bb      	str	r3, [r7, #8]
}
 8005944:	bf00      	nop
 8005946:	e7fe      	b.n	8005946 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005948:	4b1e      	ldr	r3, [pc, #120]	; (80059c4 <xPortStartScheduler+0x134>)
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	021b      	lsls	r3, r3, #8
 800594e:	4a1d      	ldr	r2, [pc, #116]	; (80059c4 <xPortStartScheduler+0x134>)
 8005950:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005952:	4b1c      	ldr	r3, [pc, #112]	; (80059c4 <xPortStartScheduler+0x134>)
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800595a:	4a1a      	ldr	r2, [pc, #104]	; (80059c4 <xPortStartScheduler+0x134>)
 800595c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	b2da      	uxtb	r2, r3
 8005962:	697b      	ldr	r3, [r7, #20]
 8005964:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005966:	4b18      	ldr	r3, [pc, #96]	; (80059c8 <xPortStartScheduler+0x138>)
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	4a17      	ldr	r2, [pc, #92]	; (80059c8 <xPortStartScheduler+0x138>)
 800596c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005970:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005972:	4b15      	ldr	r3, [pc, #84]	; (80059c8 <xPortStartScheduler+0x138>)
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	4a14      	ldr	r2, [pc, #80]	; (80059c8 <xPortStartScheduler+0x138>)
 8005978:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800597c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800597e:	f000 f8dd 	bl	8005b3c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005982:	4b12      	ldr	r3, [pc, #72]	; (80059cc <xPortStartScheduler+0x13c>)
 8005984:	2200      	movs	r2, #0
 8005986:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005988:	f000 f8fc 	bl	8005b84 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800598c:	4b10      	ldr	r3, [pc, #64]	; (80059d0 <xPortStartScheduler+0x140>)
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	4a0f      	ldr	r2, [pc, #60]	; (80059d0 <xPortStartScheduler+0x140>)
 8005992:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005996:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005998:	f7ff ff66 	bl	8005868 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800599c:	f7ff fb9a 	bl	80050d4 <vTaskSwitchContext>
	prvTaskExitError();
 80059a0:	f7ff ff1c 	bl	80057dc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80059a4:	2300      	movs	r3, #0
}
 80059a6:	4618      	mov	r0, r3
 80059a8:	3718      	adds	r7, #24
 80059aa:	46bd      	mov	sp, r7
 80059ac:	bd80      	pop	{r7, pc}
 80059ae:	bf00      	nop
 80059b0:	e000ed00 	.word	0xe000ed00
 80059b4:	410fc271 	.word	0x410fc271
 80059b8:	410fc270 	.word	0x410fc270
 80059bc:	e000e400 	.word	0xe000e400
 80059c0:	2000047c 	.word	0x2000047c
 80059c4:	20000480 	.word	0x20000480
 80059c8:	e000ed20 	.word	0xe000ed20
 80059cc:	2000000c 	.word	0x2000000c
 80059d0:	e000ef34 	.word	0xe000ef34

080059d4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80059d4:	b480      	push	{r7}
 80059d6:	b083      	sub	sp, #12
 80059d8:	af00      	add	r7, sp, #0
	__asm volatile
 80059da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059de:	f383 8811 	msr	BASEPRI, r3
 80059e2:	f3bf 8f6f 	isb	sy
 80059e6:	f3bf 8f4f 	dsb	sy
 80059ea:	607b      	str	r3, [r7, #4]
}
 80059ec:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80059ee:	4b0f      	ldr	r3, [pc, #60]	; (8005a2c <vPortEnterCritical+0x58>)
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	3301      	adds	r3, #1
 80059f4:	4a0d      	ldr	r2, [pc, #52]	; (8005a2c <vPortEnterCritical+0x58>)
 80059f6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80059f8:	4b0c      	ldr	r3, [pc, #48]	; (8005a2c <vPortEnterCritical+0x58>)
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	2b01      	cmp	r3, #1
 80059fe:	d10f      	bne.n	8005a20 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005a00:	4b0b      	ldr	r3, [pc, #44]	; (8005a30 <vPortEnterCritical+0x5c>)
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	b2db      	uxtb	r3, r3
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d00a      	beq.n	8005a20 <vPortEnterCritical+0x4c>
	__asm volatile
 8005a0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a0e:	f383 8811 	msr	BASEPRI, r3
 8005a12:	f3bf 8f6f 	isb	sy
 8005a16:	f3bf 8f4f 	dsb	sy
 8005a1a:	603b      	str	r3, [r7, #0]
}
 8005a1c:	bf00      	nop
 8005a1e:	e7fe      	b.n	8005a1e <vPortEnterCritical+0x4a>
	}
}
 8005a20:	bf00      	nop
 8005a22:	370c      	adds	r7, #12
 8005a24:	46bd      	mov	sp, r7
 8005a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2a:	4770      	bx	lr
 8005a2c:	2000000c 	.word	0x2000000c
 8005a30:	e000ed04 	.word	0xe000ed04

08005a34 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005a34:	b480      	push	{r7}
 8005a36:	b083      	sub	sp, #12
 8005a38:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005a3a:	4b12      	ldr	r3, [pc, #72]	; (8005a84 <vPortExitCritical+0x50>)
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d10a      	bne.n	8005a58 <vPortExitCritical+0x24>
	__asm volatile
 8005a42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a46:	f383 8811 	msr	BASEPRI, r3
 8005a4a:	f3bf 8f6f 	isb	sy
 8005a4e:	f3bf 8f4f 	dsb	sy
 8005a52:	607b      	str	r3, [r7, #4]
}
 8005a54:	bf00      	nop
 8005a56:	e7fe      	b.n	8005a56 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005a58:	4b0a      	ldr	r3, [pc, #40]	; (8005a84 <vPortExitCritical+0x50>)
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	3b01      	subs	r3, #1
 8005a5e:	4a09      	ldr	r2, [pc, #36]	; (8005a84 <vPortExitCritical+0x50>)
 8005a60:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005a62:	4b08      	ldr	r3, [pc, #32]	; (8005a84 <vPortExitCritical+0x50>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d105      	bne.n	8005a76 <vPortExitCritical+0x42>
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	f383 8811 	msr	BASEPRI, r3
}
 8005a74:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005a76:	bf00      	nop
 8005a78:	370c      	adds	r7, #12
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a80:	4770      	bx	lr
 8005a82:	bf00      	nop
 8005a84:	2000000c 	.word	0x2000000c
	...

08005a90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005a90:	f3ef 8009 	mrs	r0, PSP
 8005a94:	f3bf 8f6f 	isb	sy
 8005a98:	4b15      	ldr	r3, [pc, #84]	; (8005af0 <pxCurrentTCBConst>)
 8005a9a:	681a      	ldr	r2, [r3, #0]
 8005a9c:	f01e 0f10 	tst.w	lr, #16
 8005aa0:	bf08      	it	eq
 8005aa2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005aa6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005aaa:	6010      	str	r0, [r2, #0]
 8005aac:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005ab0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005ab4:	f380 8811 	msr	BASEPRI, r0
 8005ab8:	f3bf 8f4f 	dsb	sy
 8005abc:	f3bf 8f6f 	isb	sy
 8005ac0:	f7ff fb08 	bl	80050d4 <vTaskSwitchContext>
 8005ac4:	f04f 0000 	mov.w	r0, #0
 8005ac8:	f380 8811 	msr	BASEPRI, r0
 8005acc:	bc09      	pop	{r0, r3}
 8005ace:	6819      	ldr	r1, [r3, #0]
 8005ad0:	6808      	ldr	r0, [r1, #0]
 8005ad2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ad6:	f01e 0f10 	tst.w	lr, #16
 8005ada:	bf08      	it	eq
 8005adc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005ae0:	f380 8809 	msr	PSP, r0
 8005ae4:	f3bf 8f6f 	isb	sy
 8005ae8:	4770      	bx	lr
 8005aea:	bf00      	nop
 8005aec:	f3af 8000 	nop.w

08005af0 <pxCurrentTCBConst>:
 8005af0:	20000350 	.word	0x20000350
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005af4:	bf00      	nop
 8005af6:	bf00      	nop

08005af8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b082      	sub	sp, #8
 8005afc:	af00      	add	r7, sp, #0
	__asm volatile
 8005afe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b02:	f383 8811 	msr	BASEPRI, r3
 8005b06:	f3bf 8f6f 	isb	sy
 8005b0a:	f3bf 8f4f 	dsb	sy
 8005b0e:	607b      	str	r3, [r7, #4]
}
 8005b10:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005b12:	f7ff fa27 	bl	8004f64 <xTaskIncrementTick>
 8005b16:	4603      	mov	r3, r0
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d003      	beq.n	8005b24 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005b1c:	4b06      	ldr	r3, [pc, #24]	; (8005b38 <SysTick_Handler+0x40>)
 8005b1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005b22:	601a      	str	r2, [r3, #0]
 8005b24:	2300      	movs	r3, #0
 8005b26:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	f383 8811 	msr	BASEPRI, r3
}
 8005b2e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005b30:	bf00      	nop
 8005b32:	3708      	adds	r7, #8
 8005b34:	46bd      	mov	sp, r7
 8005b36:	bd80      	pop	{r7, pc}
 8005b38:	e000ed04 	.word	0xe000ed04

08005b3c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005b40:	4b0b      	ldr	r3, [pc, #44]	; (8005b70 <vPortSetupTimerInterrupt+0x34>)
 8005b42:	2200      	movs	r2, #0
 8005b44:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005b46:	4b0b      	ldr	r3, [pc, #44]	; (8005b74 <vPortSetupTimerInterrupt+0x38>)
 8005b48:	2200      	movs	r2, #0
 8005b4a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005b4c:	4b0a      	ldr	r3, [pc, #40]	; (8005b78 <vPortSetupTimerInterrupt+0x3c>)
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	4a0a      	ldr	r2, [pc, #40]	; (8005b7c <vPortSetupTimerInterrupt+0x40>)
 8005b52:	fba2 2303 	umull	r2, r3, r2, r3
 8005b56:	099b      	lsrs	r3, r3, #6
 8005b58:	4a09      	ldr	r2, [pc, #36]	; (8005b80 <vPortSetupTimerInterrupt+0x44>)
 8005b5a:	3b01      	subs	r3, #1
 8005b5c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005b5e:	4b04      	ldr	r3, [pc, #16]	; (8005b70 <vPortSetupTimerInterrupt+0x34>)
 8005b60:	2207      	movs	r2, #7
 8005b62:	601a      	str	r2, [r3, #0]
}
 8005b64:	bf00      	nop
 8005b66:	46bd      	mov	sp, r7
 8005b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6c:	4770      	bx	lr
 8005b6e:	bf00      	nop
 8005b70:	e000e010 	.word	0xe000e010
 8005b74:	e000e018 	.word	0xe000e018
 8005b78:	20000000 	.word	0x20000000
 8005b7c:	10624dd3 	.word	0x10624dd3
 8005b80:	e000e014 	.word	0xe000e014

08005b84 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005b84:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005b94 <vPortEnableVFP+0x10>
 8005b88:	6801      	ldr	r1, [r0, #0]
 8005b8a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8005b8e:	6001      	str	r1, [r0, #0]
 8005b90:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005b92:	bf00      	nop
 8005b94:	e000ed88 	.word	0xe000ed88

08005b98 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005b98:	b480      	push	{r7}
 8005b9a:	b085      	sub	sp, #20
 8005b9c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005b9e:	f3ef 8305 	mrs	r3, IPSR
 8005ba2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	2b0f      	cmp	r3, #15
 8005ba8:	d914      	bls.n	8005bd4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005baa:	4a17      	ldr	r2, [pc, #92]	; (8005c08 <vPortValidateInterruptPriority+0x70>)
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	4413      	add	r3, r2
 8005bb0:	781b      	ldrb	r3, [r3, #0]
 8005bb2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005bb4:	4b15      	ldr	r3, [pc, #84]	; (8005c0c <vPortValidateInterruptPriority+0x74>)
 8005bb6:	781b      	ldrb	r3, [r3, #0]
 8005bb8:	7afa      	ldrb	r2, [r7, #11]
 8005bba:	429a      	cmp	r2, r3
 8005bbc:	d20a      	bcs.n	8005bd4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8005bbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bc2:	f383 8811 	msr	BASEPRI, r3
 8005bc6:	f3bf 8f6f 	isb	sy
 8005bca:	f3bf 8f4f 	dsb	sy
 8005bce:	607b      	str	r3, [r7, #4]
}
 8005bd0:	bf00      	nop
 8005bd2:	e7fe      	b.n	8005bd2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005bd4:	4b0e      	ldr	r3, [pc, #56]	; (8005c10 <vPortValidateInterruptPriority+0x78>)
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005bdc:	4b0d      	ldr	r3, [pc, #52]	; (8005c14 <vPortValidateInterruptPriority+0x7c>)
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	429a      	cmp	r2, r3
 8005be2:	d90a      	bls.n	8005bfa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8005be4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005be8:	f383 8811 	msr	BASEPRI, r3
 8005bec:	f3bf 8f6f 	isb	sy
 8005bf0:	f3bf 8f4f 	dsb	sy
 8005bf4:	603b      	str	r3, [r7, #0]
}
 8005bf6:	bf00      	nop
 8005bf8:	e7fe      	b.n	8005bf8 <vPortValidateInterruptPriority+0x60>
	}
 8005bfa:	bf00      	nop
 8005bfc:	3714      	adds	r7, #20
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c04:	4770      	bx	lr
 8005c06:	bf00      	nop
 8005c08:	e000e3f0 	.word	0xe000e3f0
 8005c0c:	2000047c 	.word	0x2000047c
 8005c10:	e000ed0c 	.word	0xe000ed0c
 8005c14:	20000480 	.word	0x20000480

08005c18 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005c18:	b580      	push	{r7, lr}
 8005c1a:	b08a      	sub	sp, #40	; 0x28
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005c20:	2300      	movs	r3, #0
 8005c22:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005c24:	f7ff f8f4 	bl	8004e10 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005c28:	4b5b      	ldr	r3, [pc, #364]	; (8005d98 <pvPortMalloc+0x180>)
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d101      	bne.n	8005c34 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005c30:	f000 f920 	bl	8005e74 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005c34:	4b59      	ldr	r3, [pc, #356]	; (8005d9c <pvPortMalloc+0x184>)
 8005c36:	681a      	ldr	r2, [r3, #0]
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	4013      	ands	r3, r2
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	f040 8093 	bne.w	8005d68 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d01d      	beq.n	8005c84 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8005c48:	2208      	movs	r2, #8
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	4413      	add	r3, r2
 8005c4e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	f003 0307 	and.w	r3, r3, #7
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d014      	beq.n	8005c84 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	f023 0307 	bic.w	r3, r3, #7
 8005c60:	3308      	adds	r3, #8
 8005c62:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	f003 0307 	and.w	r3, r3, #7
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d00a      	beq.n	8005c84 <pvPortMalloc+0x6c>
	__asm volatile
 8005c6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c72:	f383 8811 	msr	BASEPRI, r3
 8005c76:	f3bf 8f6f 	isb	sy
 8005c7a:	f3bf 8f4f 	dsb	sy
 8005c7e:	617b      	str	r3, [r7, #20]
}
 8005c80:	bf00      	nop
 8005c82:	e7fe      	b.n	8005c82 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d06e      	beq.n	8005d68 <pvPortMalloc+0x150>
 8005c8a:	4b45      	ldr	r3, [pc, #276]	; (8005da0 <pvPortMalloc+0x188>)
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	687a      	ldr	r2, [r7, #4]
 8005c90:	429a      	cmp	r2, r3
 8005c92:	d869      	bhi.n	8005d68 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005c94:	4b43      	ldr	r3, [pc, #268]	; (8005da4 <pvPortMalloc+0x18c>)
 8005c96:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005c98:	4b42      	ldr	r3, [pc, #264]	; (8005da4 <pvPortMalloc+0x18c>)
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005c9e:	e004      	b.n	8005caa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8005ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ca2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005ca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cac:	685b      	ldr	r3, [r3, #4]
 8005cae:	687a      	ldr	r2, [r7, #4]
 8005cb0:	429a      	cmp	r2, r3
 8005cb2:	d903      	bls.n	8005cbc <pvPortMalloc+0xa4>
 8005cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d1f1      	bne.n	8005ca0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005cbc:	4b36      	ldr	r3, [pc, #216]	; (8005d98 <pvPortMalloc+0x180>)
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005cc2:	429a      	cmp	r2, r3
 8005cc4:	d050      	beq.n	8005d68 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005cc6:	6a3b      	ldr	r3, [r7, #32]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	2208      	movs	r2, #8
 8005ccc:	4413      	add	r3, r2
 8005cce:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cd2:	681a      	ldr	r2, [r3, #0]
 8005cd4:	6a3b      	ldr	r3, [r7, #32]
 8005cd6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005cd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cda:	685a      	ldr	r2, [r3, #4]
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	1ad2      	subs	r2, r2, r3
 8005ce0:	2308      	movs	r3, #8
 8005ce2:	005b      	lsls	r3, r3, #1
 8005ce4:	429a      	cmp	r2, r3
 8005ce6:	d91f      	bls.n	8005d28 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005ce8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	4413      	add	r3, r2
 8005cee:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005cf0:	69bb      	ldr	r3, [r7, #24]
 8005cf2:	f003 0307 	and.w	r3, r3, #7
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d00a      	beq.n	8005d10 <pvPortMalloc+0xf8>
	__asm volatile
 8005cfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cfe:	f383 8811 	msr	BASEPRI, r3
 8005d02:	f3bf 8f6f 	isb	sy
 8005d06:	f3bf 8f4f 	dsb	sy
 8005d0a:	613b      	str	r3, [r7, #16]
}
 8005d0c:	bf00      	nop
 8005d0e:	e7fe      	b.n	8005d0e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d12:	685a      	ldr	r2, [r3, #4]
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	1ad2      	subs	r2, r2, r3
 8005d18:	69bb      	ldr	r3, [r7, #24]
 8005d1a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005d1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d1e:	687a      	ldr	r2, [r7, #4]
 8005d20:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005d22:	69b8      	ldr	r0, [r7, #24]
 8005d24:	f000 f908 	bl	8005f38 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005d28:	4b1d      	ldr	r3, [pc, #116]	; (8005da0 <pvPortMalloc+0x188>)
 8005d2a:	681a      	ldr	r2, [r3, #0]
 8005d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d2e:	685b      	ldr	r3, [r3, #4]
 8005d30:	1ad3      	subs	r3, r2, r3
 8005d32:	4a1b      	ldr	r2, [pc, #108]	; (8005da0 <pvPortMalloc+0x188>)
 8005d34:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005d36:	4b1a      	ldr	r3, [pc, #104]	; (8005da0 <pvPortMalloc+0x188>)
 8005d38:	681a      	ldr	r2, [r3, #0]
 8005d3a:	4b1b      	ldr	r3, [pc, #108]	; (8005da8 <pvPortMalloc+0x190>)
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	429a      	cmp	r2, r3
 8005d40:	d203      	bcs.n	8005d4a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005d42:	4b17      	ldr	r3, [pc, #92]	; (8005da0 <pvPortMalloc+0x188>)
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	4a18      	ldr	r2, [pc, #96]	; (8005da8 <pvPortMalloc+0x190>)
 8005d48:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d4c:	685a      	ldr	r2, [r3, #4]
 8005d4e:	4b13      	ldr	r3, [pc, #76]	; (8005d9c <pvPortMalloc+0x184>)
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	431a      	orrs	r2, r3
 8005d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d56:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005d58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005d5e:	4b13      	ldr	r3, [pc, #76]	; (8005dac <pvPortMalloc+0x194>)
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	3301      	adds	r3, #1
 8005d64:	4a11      	ldr	r2, [pc, #68]	; (8005dac <pvPortMalloc+0x194>)
 8005d66:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005d68:	f7ff f860 	bl	8004e2c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005d6c:	69fb      	ldr	r3, [r7, #28]
 8005d6e:	f003 0307 	and.w	r3, r3, #7
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d00a      	beq.n	8005d8c <pvPortMalloc+0x174>
	__asm volatile
 8005d76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d7a:	f383 8811 	msr	BASEPRI, r3
 8005d7e:	f3bf 8f6f 	isb	sy
 8005d82:	f3bf 8f4f 	dsb	sy
 8005d86:	60fb      	str	r3, [r7, #12]
}
 8005d88:	bf00      	nop
 8005d8a:	e7fe      	b.n	8005d8a <pvPortMalloc+0x172>
	return pvReturn;
 8005d8c:	69fb      	ldr	r3, [r7, #28]
}
 8005d8e:	4618      	mov	r0, r3
 8005d90:	3728      	adds	r7, #40	; 0x28
 8005d92:	46bd      	mov	sp, r7
 8005d94:	bd80      	pop	{r7, pc}
 8005d96:	bf00      	nop
 8005d98:	20001044 	.word	0x20001044
 8005d9c:	20001058 	.word	0x20001058
 8005da0:	20001048 	.word	0x20001048
 8005da4:	2000103c 	.word	0x2000103c
 8005da8:	2000104c 	.word	0x2000104c
 8005dac:	20001050 	.word	0x20001050

08005db0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005db0:	b580      	push	{r7, lr}
 8005db2:	b086      	sub	sp, #24
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d04d      	beq.n	8005e5e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005dc2:	2308      	movs	r3, #8
 8005dc4:	425b      	negs	r3, r3
 8005dc6:	697a      	ldr	r2, [r7, #20]
 8005dc8:	4413      	add	r3, r2
 8005dca:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005dcc:	697b      	ldr	r3, [r7, #20]
 8005dce:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005dd0:	693b      	ldr	r3, [r7, #16]
 8005dd2:	685a      	ldr	r2, [r3, #4]
 8005dd4:	4b24      	ldr	r3, [pc, #144]	; (8005e68 <vPortFree+0xb8>)
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	4013      	ands	r3, r2
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d10a      	bne.n	8005df4 <vPortFree+0x44>
	__asm volatile
 8005dde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005de2:	f383 8811 	msr	BASEPRI, r3
 8005de6:	f3bf 8f6f 	isb	sy
 8005dea:	f3bf 8f4f 	dsb	sy
 8005dee:	60fb      	str	r3, [r7, #12]
}
 8005df0:	bf00      	nop
 8005df2:	e7fe      	b.n	8005df2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005df4:	693b      	ldr	r3, [r7, #16]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d00a      	beq.n	8005e12 <vPortFree+0x62>
	__asm volatile
 8005dfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e00:	f383 8811 	msr	BASEPRI, r3
 8005e04:	f3bf 8f6f 	isb	sy
 8005e08:	f3bf 8f4f 	dsb	sy
 8005e0c:	60bb      	str	r3, [r7, #8]
}
 8005e0e:	bf00      	nop
 8005e10:	e7fe      	b.n	8005e10 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005e12:	693b      	ldr	r3, [r7, #16]
 8005e14:	685a      	ldr	r2, [r3, #4]
 8005e16:	4b14      	ldr	r3, [pc, #80]	; (8005e68 <vPortFree+0xb8>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	4013      	ands	r3, r2
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d01e      	beq.n	8005e5e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005e20:	693b      	ldr	r3, [r7, #16]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d11a      	bne.n	8005e5e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005e28:	693b      	ldr	r3, [r7, #16]
 8005e2a:	685a      	ldr	r2, [r3, #4]
 8005e2c:	4b0e      	ldr	r3, [pc, #56]	; (8005e68 <vPortFree+0xb8>)
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	43db      	mvns	r3, r3
 8005e32:	401a      	ands	r2, r3
 8005e34:	693b      	ldr	r3, [r7, #16]
 8005e36:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005e38:	f7fe ffea 	bl	8004e10 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005e3c:	693b      	ldr	r3, [r7, #16]
 8005e3e:	685a      	ldr	r2, [r3, #4]
 8005e40:	4b0a      	ldr	r3, [pc, #40]	; (8005e6c <vPortFree+0xbc>)
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	4413      	add	r3, r2
 8005e46:	4a09      	ldr	r2, [pc, #36]	; (8005e6c <vPortFree+0xbc>)
 8005e48:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005e4a:	6938      	ldr	r0, [r7, #16]
 8005e4c:	f000 f874 	bl	8005f38 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005e50:	4b07      	ldr	r3, [pc, #28]	; (8005e70 <vPortFree+0xc0>)
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	3301      	adds	r3, #1
 8005e56:	4a06      	ldr	r2, [pc, #24]	; (8005e70 <vPortFree+0xc0>)
 8005e58:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005e5a:	f7fe ffe7 	bl	8004e2c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005e5e:	bf00      	nop
 8005e60:	3718      	adds	r7, #24
 8005e62:	46bd      	mov	sp, r7
 8005e64:	bd80      	pop	{r7, pc}
 8005e66:	bf00      	nop
 8005e68:	20001058 	.word	0x20001058
 8005e6c:	20001048 	.word	0x20001048
 8005e70:	20001054 	.word	0x20001054

08005e74 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005e74:	b480      	push	{r7}
 8005e76:	b085      	sub	sp, #20
 8005e78:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005e7a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8005e7e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005e80:	4b27      	ldr	r3, [pc, #156]	; (8005f20 <prvHeapInit+0xac>)
 8005e82:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	f003 0307 	and.w	r3, r3, #7
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d00c      	beq.n	8005ea8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	3307      	adds	r3, #7
 8005e92:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	f023 0307 	bic.w	r3, r3, #7
 8005e9a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005e9c:	68ba      	ldr	r2, [r7, #8]
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	1ad3      	subs	r3, r2, r3
 8005ea2:	4a1f      	ldr	r2, [pc, #124]	; (8005f20 <prvHeapInit+0xac>)
 8005ea4:	4413      	add	r3, r2
 8005ea6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005eac:	4a1d      	ldr	r2, [pc, #116]	; (8005f24 <prvHeapInit+0xb0>)
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005eb2:	4b1c      	ldr	r3, [pc, #112]	; (8005f24 <prvHeapInit+0xb0>)
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	68ba      	ldr	r2, [r7, #8]
 8005ebc:	4413      	add	r3, r2
 8005ebe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005ec0:	2208      	movs	r2, #8
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	1a9b      	subs	r3, r3, r2
 8005ec6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	f023 0307 	bic.w	r3, r3, #7
 8005ece:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	4a15      	ldr	r2, [pc, #84]	; (8005f28 <prvHeapInit+0xb4>)
 8005ed4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005ed6:	4b14      	ldr	r3, [pc, #80]	; (8005f28 <prvHeapInit+0xb4>)
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	2200      	movs	r2, #0
 8005edc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005ede:	4b12      	ldr	r3, [pc, #72]	; (8005f28 <prvHeapInit+0xb4>)
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005eea:	683b      	ldr	r3, [r7, #0]
 8005eec:	68fa      	ldr	r2, [r7, #12]
 8005eee:	1ad2      	subs	r2, r2, r3
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005ef4:	4b0c      	ldr	r3, [pc, #48]	; (8005f28 <prvHeapInit+0xb4>)
 8005ef6:	681a      	ldr	r2, [r3, #0]
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	685b      	ldr	r3, [r3, #4]
 8005f00:	4a0a      	ldr	r2, [pc, #40]	; (8005f2c <prvHeapInit+0xb8>)
 8005f02:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005f04:	683b      	ldr	r3, [r7, #0]
 8005f06:	685b      	ldr	r3, [r3, #4]
 8005f08:	4a09      	ldr	r2, [pc, #36]	; (8005f30 <prvHeapInit+0xbc>)
 8005f0a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005f0c:	4b09      	ldr	r3, [pc, #36]	; (8005f34 <prvHeapInit+0xc0>)
 8005f0e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005f12:	601a      	str	r2, [r3, #0]
}
 8005f14:	bf00      	nop
 8005f16:	3714      	adds	r7, #20
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1e:	4770      	bx	lr
 8005f20:	20000484 	.word	0x20000484
 8005f24:	2000103c 	.word	0x2000103c
 8005f28:	20001044 	.word	0x20001044
 8005f2c:	2000104c 	.word	0x2000104c
 8005f30:	20001048 	.word	0x20001048
 8005f34:	20001058 	.word	0x20001058

08005f38 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005f38:	b480      	push	{r7}
 8005f3a:	b085      	sub	sp, #20
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005f40:	4b28      	ldr	r3, [pc, #160]	; (8005fe4 <prvInsertBlockIntoFreeList+0xac>)
 8005f42:	60fb      	str	r3, [r7, #12]
 8005f44:	e002      	b.n	8005f4c <prvInsertBlockIntoFreeList+0x14>
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	60fb      	str	r3, [r7, #12]
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	687a      	ldr	r2, [r7, #4]
 8005f52:	429a      	cmp	r2, r3
 8005f54:	d8f7      	bhi.n	8005f46 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	685b      	ldr	r3, [r3, #4]
 8005f5e:	68ba      	ldr	r2, [r7, #8]
 8005f60:	4413      	add	r3, r2
 8005f62:	687a      	ldr	r2, [r7, #4]
 8005f64:	429a      	cmp	r2, r3
 8005f66:	d108      	bne.n	8005f7a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	685a      	ldr	r2, [r3, #4]
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	685b      	ldr	r3, [r3, #4]
 8005f70:	441a      	add	r2, r3
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	685b      	ldr	r3, [r3, #4]
 8005f82:	68ba      	ldr	r2, [r7, #8]
 8005f84:	441a      	add	r2, r3
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	429a      	cmp	r2, r3
 8005f8c:	d118      	bne.n	8005fc0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	681a      	ldr	r2, [r3, #0]
 8005f92:	4b15      	ldr	r3, [pc, #84]	; (8005fe8 <prvInsertBlockIntoFreeList+0xb0>)
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	429a      	cmp	r2, r3
 8005f98:	d00d      	beq.n	8005fb6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	685a      	ldr	r2, [r3, #4]
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	685b      	ldr	r3, [r3, #4]
 8005fa4:	441a      	add	r2, r3
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	681a      	ldr	r2, [r3, #0]
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	601a      	str	r2, [r3, #0]
 8005fb4:	e008      	b.n	8005fc8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005fb6:	4b0c      	ldr	r3, [pc, #48]	; (8005fe8 <prvInsertBlockIntoFreeList+0xb0>)
 8005fb8:	681a      	ldr	r2, [r3, #0]
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	601a      	str	r2, [r3, #0]
 8005fbe:	e003      	b.n	8005fc8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681a      	ldr	r2, [r3, #0]
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005fc8:	68fa      	ldr	r2, [r7, #12]
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	429a      	cmp	r2, r3
 8005fce:	d002      	beq.n	8005fd6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	687a      	ldr	r2, [r7, #4]
 8005fd4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005fd6:	bf00      	nop
 8005fd8:	3714      	adds	r7, #20
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe0:	4770      	bx	lr
 8005fe2:	bf00      	nop
 8005fe4:	2000103c 	.word	0x2000103c
 8005fe8:	20001044 	.word	0x20001044

08005fec <__libc_init_array>:
 8005fec:	b570      	push	{r4, r5, r6, lr}
 8005fee:	4d0d      	ldr	r5, [pc, #52]	; (8006024 <__libc_init_array+0x38>)
 8005ff0:	4c0d      	ldr	r4, [pc, #52]	; (8006028 <__libc_init_array+0x3c>)
 8005ff2:	1b64      	subs	r4, r4, r5
 8005ff4:	10a4      	asrs	r4, r4, #2
 8005ff6:	2600      	movs	r6, #0
 8005ff8:	42a6      	cmp	r6, r4
 8005ffa:	d109      	bne.n	8006010 <__libc_init_array+0x24>
 8005ffc:	4d0b      	ldr	r5, [pc, #44]	; (800602c <__libc_init_array+0x40>)
 8005ffe:	4c0c      	ldr	r4, [pc, #48]	; (8006030 <__libc_init_array+0x44>)
 8006000:	f000 f8f6 	bl	80061f0 <_init>
 8006004:	1b64      	subs	r4, r4, r5
 8006006:	10a4      	asrs	r4, r4, #2
 8006008:	2600      	movs	r6, #0
 800600a:	42a6      	cmp	r6, r4
 800600c:	d105      	bne.n	800601a <__libc_init_array+0x2e>
 800600e:	bd70      	pop	{r4, r5, r6, pc}
 8006010:	f855 3b04 	ldr.w	r3, [r5], #4
 8006014:	4798      	blx	r3
 8006016:	3601      	adds	r6, #1
 8006018:	e7ee      	b.n	8005ff8 <__libc_init_array+0xc>
 800601a:	f855 3b04 	ldr.w	r3, [r5], #4
 800601e:	4798      	blx	r3
 8006020:	3601      	adds	r6, #1
 8006022:	e7f2      	b.n	800600a <__libc_init_array+0x1e>
 8006024:	080062f0 	.word	0x080062f0
 8006028:	080062f0 	.word	0x080062f0
 800602c:	080062f0 	.word	0x080062f0
 8006030:	080062f4 	.word	0x080062f4

08006034 <__retarget_lock_acquire_recursive>:
 8006034:	4770      	bx	lr

08006036 <__retarget_lock_release_recursive>:
 8006036:	4770      	bx	lr

08006038 <memcpy>:
 8006038:	440a      	add	r2, r1
 800603a:	4291      	cmp	r1, r2
 800603c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8006040:	d100      	bne.n	8006044 <memcpy+0xc>
 8006042:	4770      	bx	lr
 8006044:	b510      	push	{r4, lr}
 8006046:	f811 4b01 	ldrb.w	r4, [r1], #1
 800604a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800604e:	4291      	cmp	r1, r2
 8006050:	d1f9      	bne.n	8006046 <memcpy+0xe>
 8006052:	bd10      	pop	{r4, pc}

08006054 <memset>:
 8006054:	4402      	add	r2, r0
 8006056:	4603      	mov	r3, r0
 8006058:	4293      	cmp	r3, r2
 800605a:	d100      	bne.n	800605e <memset+0xa>
 800605c:	4770      	bx	lr
 800605e:	f803 1b01 	strb.w	r1, [r3], #1
 8006062:	e7f9      	b.n	8006058 <memset+0x4>

08006064 <cleanup_glue>:
 8006064:	b538      	push	{r3, r4, r5, lr}
 8006066:	460c      	mov	r4, r1
 8006068:	6809      	ldr	r1, [r1, #0]
 800606a:	4605      	mov	r5, r0
 800606c:	b109      	cbz	r1, 8006072 <cleanup_glue+0xe>
 800606e:	f7ff fff9 	bl	8006064 <cleanup_glue>
 8006072:	4621      	mov	r1, r4
 8006074:	4628      	mov	r0, r5
 8006076:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800607a:	f000 b869 	b.w	8006150 <_free_r>
	...

08006080 <_reclaim_reent>:
 8006080:	4b2c      	ldr	r3, [pc, #176]	; (8006134 <_reclaim_reent+0xb4>)
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	4283      	cmp	r3, r0
 8006086:	b570      	push	{r4, r5, r6, lr}
 8006088:	4604      	mov	r4, r0
 800608a:	d051      	beq.n	8006130 <_reclaim_reent+0xb0>
 800608c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800608e:	b143      	cbz	r3, 80060a2 <_reclaim_reent+0x22>
 8006090:	68db      	ldr	r3, [r3, #12]
 8006092:	2b00      	cmp	r3, #0
 8006094:	d14a      	bne.n	800612c <_reclaim_reent+0xac>
 8006096:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006098:	6819      	ldr	r1, [r3, #0]
 800609a:	b111      	cbz	r1, 80060a2 <_reclaim_reent+0x22>
 800609c:	4620      	mov	r0, r4
 800609e:	f000 f857 	bl	8006150 <_free_r>
 80060a2:	6961      	ldr	r1, [r4, #20]
 80060a4:	b111      	cbz	r1, 80060ac <_reclaim_reent+0x2c>
 80060a6:	4620      	mov	r0, r4
 80060a8:	f000 f852 	bl	8006150 <_free_r>
 80060ac:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80060ae:	b111      	cbz	r1, 80060b6 <_reclaim_reent+0x36>
 80060b0:	4620      	mov	r0, r4
 80060b2:	f000 f84d 	bl	8006150 <_free_r>
 80060b6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80060b8:	b111      	cbz	r1, 80060c0 <_reclaim_reent+0x40>
 80060ba:	4620      	mov	r0, r4
 80060bc:	f000 f848 	bl	8006150 <_free_r>
 80060c0:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80060c2:	b111      	cbz	r1, 80060ca <_reclaim_reent+0x4a>
 80060c4:	4620      	mov	r0, r4
 80060c6:	f000 f843 	bl	8006150 <_free_r>
 80060ca:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80060cc:	b111      	cbz	r1, 80060d4 <_reclaim_reent+0x54>
 80060ce:	4620      	mov	r0, r4
 80060d0:	f000 f83e 	bl	8006150 <_free_r>
 80060d4:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80060d6:	b111      	cbz	r1, 80060de <_reclaim_reent+0x5e>
 80060d8:	4620      	mov	r0, r4
 80060da:	f000 f839 	bl	8006150 <_free_r>
 80060de:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80060e0:	b111      	cbz	r1, 80060e8 <_reclaim_reent+0x68>
 80060e2:	4620      	mov	r0, r4
 80060e4:	f000 f834 	bl	8006150 <_free_r>
 80060e8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80060ea:	b111      	cbz	r1, 80060f2 <_reclaim_reent+0x72>
 80060ec:	4620      	mov	r0, r4
 80060ee:	f000 f82f 	bl	8006150 <_free_r>
 80060f2:	69a3      	ldr	r3, [r4, #24]
 80060f4:	b1e3      	cbz	r3, 8006130 <_reclaim_reent+0xb0>
 80060f6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80060f8:	4620      	mov	r0, r4
 80060fa:	4798      	blx	r3
 80060fc:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80060fe:	b1b9      	cbz	r1, 8006130 <_reclaim_reent+0xb0>
 8006100:	4620      	mov	r0, r4
 8006102:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006106:	f7ff bfad 	b.w	8006064 <cleanup_glue>
 800610a:	5949      	ldr	r1, [r1, r5]
 800610c:	b941      	cbnz	r1, 8006120 <_reclaim_reent+0xa0>
 800610e:	3504      	adds	r5, #4
 8006110:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006112:	2d80      	cmp	r5, #128	; 0x80
 8006114:	68d9      	ldr	r1, [r3, #12]
 8006116:	d1f8      	bne.n	800610a <_reclaim_reent+0x8a>
 8006118:	4620      	mov	r0, r4
 800611a:	f000 f819 	bl	8006150 <_free_r>
 800611e:	e7ba      	b.n	8006096 <_reclaim_reent+0x16>
 8006120:	680e      	ldr	r6, [r1, #0]
 8006122:	4620      	mov	r0, r4
 8006124:	f000 f814 	bl	8006150 <_free_r>
 8006128:	4631      	mov	r1, r6
 800612a:	e7ef      	b.n	800610c <_reclaim_reent+0x8c>
 800612c:	2500      	movs	r5, #0
 800612e:	e7ef      	b.n	8006110 <_reclaim_reent+0x90>
 8006130:	bd70      	pop	{r4, r5, r6, pc}
 8006132:	bf00      	nop
 8006134:	20000010 	.word	0x20000010

08006138 <__malloc_lock>:
 8006138:	4801      	ldr	r0, [pc, #4]	; (8006140 <__malloc_lock+0x8>)
 800613a:	f7ff bf7b 	b.w	8006034 <__retarget_lock_acquire_recursive>
 800613e:	bf00      	nop
 8006140:	200010c8 	.word	0x200010c8

08006144 <__malloc_unlock>:
 8006144:	4801      	ldr	r0, [pc, #4]	; (800614c <__malloc_unlock+0x8>)
 8006146:	f7ff bf76 	b.w	8006036 <__retarget_lock_release_recursive>
 800614a:	bf00      	nop
 800614c:	200010c8 	.word	0x200010c8

08006150 <_free_r>:
 8006150:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006152:	2900      	cmp	r1, #0
 8006154:	d048      	beq.n	80061e8 <_free_r+0x98>
 8006156:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800615a:	9001      	str	r0, [sp, #4]
 800615c:	2b00      	cmp	r3, #0
 800615e:	f1a1 0404 	sub.w	r4, r1, #4
 8006162:	bfb8      	it	lt
 8006164:	18e4      	addlt	r4, r4, r3
 8006166:	f7ff ffe7 	bl	8006138 <__malloc_lock>
 800616a:	4a20      	ldr	r2, [pc, #128]	; (80061ec <_free_r+0x9c>)
 800616c:	9801      	ldr	r0, [sp, #4]
 800616e:	6813      	ldr	r3, [r2, #0]
 8006170:	4615      	mov	r5, r2
 8006172:	b933      	cbnz	r3, 8006182 <_free_r+0x32>
 8006174:	6063      	str	r3, [r4, #4]
 8006176:	6014      	str	r4, [r2, #0]
 8006178:	b003      	add	sp, #12
 800617a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800617e:	f7ff bfe1 	b.w	8006144 <__malloc_unlock>
 8006182:	42a3      	cmp	r3, r4
 8006184:	d90b      	bls.n	800619e <_free_r+0x4e>
 8006186:	6821      	ldr	r1, [r4, #0]
 8006188:	1862      	adds	r2, r4, r1
 800618a:	4293      	cmp	r3, r2
 800618c:	bf04      	itt	eq
 800618e:	681a      	ldreq	r2, [r3, #0]
 8006190:	685b      	ldreq	r3, [r3, #4]
 8006192:	6063      	str	r3, [r4, #4]
 8006194:	bf04      	itt	eq
 8006196:	1852      	addeq	r2, r2, r1
 8006198:	6022      	streq	r2, [r4, #0]
 800619a:	602c      	str	r4, [r5, #0]
 800619c:	e7ec      	b.n	8006178 <_free_r+0x28>
 800619e:	461a      	mov	r2, r3
 80061a0:	685b      	ldr	r3, [r3, #4]
 80061a2:	b10b      	cbz	r3, 80061a8 <_free_r+0x58>
 80061a4:	42a3      	cmp	r3, r4
 80061a6:	d9fa      	bls.n	800619e <_free_r+0x4e>
 80061a8:	6811      	ldr	r1, [r2, #0]
 80061aa:	1855      	adds	r5, r2, r1
 80061ac:	42a5      	cmp	r5, r4
 80061ae:	d10b      	bne.n	80061c8 <_free_r+0x78>
 80061b0:	6824      	ldr	r4, [r4, #0]
 80061b2:	4421      	add	r1, r4
 80061b4:	1854      	adds	r4, r2, r1
 80061b6:	42a3      	cmp	r3, r4
 80061b8:	6011      	str	r1, [r2, #0]
 80061ba:	d1dd      	bne.n	8006178 <_free_r+0x28>
 80061bc:	681c      	ldr	r4, [r3, #0]
 80061be:	685b      	ldr	r3, [r3, #4]
 80061c0:	6053      	str	r3, [r2, #4]
 80061c2:	4421      	add	r1, r4
 80061c4:	6011      	str	r1, [r2, #0]
 80061c6:	e7d7      	b.n	8006178 <_free_r+0x28>
 80061c8:	d902      	bls.n	80061d0 <_free_r+0x80>
 80061ca:	230c      	movs	r3, #12
 80061cc:	6003      	str	r3, [r0, #0]
 80061ce:	e7d3      	b.n	8006178 <_free_r+0x28>
 80061d0:	6825      	ldr	r5, [r4, #0]
 80061d2:	1961      	adds	r1, r4, r5
 80061d4:	428b      	cmp	r3, r1
 80061d6:	bf04      	itt	eq
 80061d8:	6819      	ldreq	r1, [r3, #0]
 80061da:	685b      	ldreq	r3, [r3, #4]
 80061dc:	6063      	str	r3, [r4, #4]
 80061de:	bf04      	itt	eq
 80061e0:	1949      	addeq	r1, r1, r5
 80061e2:	6021      	streq	r1, [r4, #0]
 80061e4:	6054      	str	r4, [r2, #4]
 80061e6:	e7c7      	b.n	8006178 <_free_r+0x28>
 80061e8:	b003      	add	sp, #12
 80061ea:	bd30      	pop	{r4, r5, pc}
 80061ec:	2000105c 	.word	0x2000105c

080061f0 <_init>:
 80061f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061f2:	bf00      	nop
 80061f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80061f6:	bc08      	pop	{r3}
 80061f8:	469e      	mov	lr, r3
 80061fa:	4770      	bx	lr

080061fc <_fini>:
 80061fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061fe:	bf00      	nop
 8006200:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006202:	bc08      	pop	{r3}
 8006204:	469e      	mov	lr, r3
 8006206:	4770      	bx	lr
