{
  "module_name": "xbar_edge_0_regs.h",
  "hash_id": "0d9bc55607b53ea1b5f96b4a528cd11e6f371611838fe8fd5d059d8d56e48c0b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi2/asic_reg/xbar_edge_0_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_XBAR_EDGE_0_REGS_H_\n#define ASIC_REG_XBAR_EDGE_0_REGS_H_\n\n \n\n#define mmXBAR_EDGE_0_LBW_HIF0_BASE_ADDR 0x4D48000\n\n#define mmXBAR_EDGE_0_LBW_HIF0_ADDR_MASK 0x4D48004\n\n#define mmXBAR_EDGE_0_LBW_HIF1_BASE_ADDR 0x4D48008\n\n#define mmXBAR_EDGE_0_LBW_HIF1_ADDR_MASK 0x4D4800C\n\n#define mmXBAR_EDGE_0_LBW_HMMU0_BASE_ADDR 0x4D48010\n\n#define mmXBAR_EDGE_0_LBW_HMMU0_ADDR_MASK 0x4D48014\n\n#define mmXBAR_EDGE_0_LBW_HMMU1_BASE_ADDR 0x4D48018\n\n#define mmXBAR_EDGE_0_LBW_HMMU1_ADDR_MASK 0x4D4801C\n\n#define mmXBAR_EDGE_0_LBW_EDMA_BASE_ADDR0 0x4D48020\n\n#define mmXBAR_EDGE_0_LBW_EDMA_ADDR_MASK0 0x4D48024\n\n#define mmXBAR_EDGE_0_LBW_EDMA_BASE_ADDR1 0x4D48028\n\n#define mmXBAR_EDGE_0_LBW_EDMA_ADDR_MASK1 0x4D4802C\n\n#define mmXBAR_EDGE_0_LBW_HBM_BASE_ADDR0 0x4D48030\n\n#define mmXBAR_EDGE_0_LBW_HBM_ADDR_MASK0 0x4D48034\n\n#define mmXBAR_EDGE_0_LBW_HBM_BASE_ADDR1 0x4D48038\n\n#define mmXBAR_EDGE_0_LBW_HBM_ADDR_MASK1 0x4D4803C\n\n#define mmXBAR_EDGE_0_LBW_XBAR_BASE_ADDR0 0x4D48040\n\n#define mmXBAR_EDGE_0_LBW_XBAR_ADDR_MASK0 0x4D48044\n\n#define mmXBAR_EDGE_0_LBW_XBAR_BASE_ADDR1 0x4D48048\n\n#define mmXBAR_EDGE_0_LBW_XBAR_ADDR_MASK1 0x4D4804C\n\n#define mmXBAR_EDGE_0_DBG_HIF0_BASE_ADDR 0x4D48080\n\n#define mmXBAR_EDGE_0_DBG_HIF0_ADDR_MASK 0x4D48084\n\n#define mmXBAR_EDGE_0_DBG_HIF1_BASE_ADDR 0x4D48088\n\n#define mmXBAR_EDGE_0_DBG_HIF1_ADDR_MASK 0x4D4808C\n\n#define mmXBAR_EDGE_0_DBG_HMMU0_BASE_ADDR 0x4D48090\n\n#define mmXBAR_EDGE_0_DBG_HMMU0_ADDR_MASK 0x4D48094\n\n#define mmXBAR_EDGE_0_DBG_HMMU1_BASE_ADDR 0x4D48098\n\n#define mmXBAR_EDGE_0_DBG_HMMU1_ADDR_MASK 0x4D4809C\n\n#define mmXBAR_EDGE_0_DBG_EDMA_BASE_ADDR0 0x4D480A0\n\n#define mmXBAR_EDGE_0_DBG_EDMA_ADDR_MASK0 0x4D480A4\n\n#define mmXBAR_EDGE_0_DBG_EDMA_BASE_ADDR1 0x4D480A8\n\n#define mmXBAR_EDGE_0_DBG_EDMA_ADDR_MASK1 0x4D480AC\n\n#define mmXBAR_EDGE_0_DBG_HBM_BASE_ADDR0 0x4D480B0\n\n#define mmXBAR_EDGE_0_DBG_HBM_ADDR_MASK0 0x4D480B4\n\n#define mmXBAR_EDGE_0_DBG_HBM_BASE_ADDR1 0x4D480B8\n\n#define mmXBAR_EDGE_0_DBG_HBM_ADDR_MASK1 0x4D480BC\n\n#define mmXBAR_EDGE_0_DBG_XBAR_BASE_ADDR0 0x4D480C0\n\n#define mmXBAR_EDGE_0_DBG_XBAR_ADDR_MASK0 0x4D480C4\n\n#define mmXBAR_EDGE_0_DBG_XBAR_BASE_ADDR1 0x4D480C8\n\n#define mmXBAR_EDGE_0_DBG_XBAR_ADDR_MASK1 0x4D480CC\n\n#define mmXBAR_EDGE_0_LBW_INTERNAL_ADDR_RGF 0x4D480D0\n\n#define mmXBAR_EDGE_0_DBG_INTERNAL_ADDR_FUN 0x4D480D4\n\n#define mmXBAR_EDGE_0_EMEM_HBM_BIT_LOCATION 0x4D48100\n\n#define mmXBAR_EDGE_0_EMEM_PC_BIT_LOCATION 0x4D48104\n\n#define mmXBAR_EDGE_0_HIF_WR_RS_CH_LOCATION 0x4D48108\n\n#define mmXBAR_EDGE_0_HBW_MST_ARB_WEIGHT 0x4D4810C\n\n#define mmXBAR_EDGE_0_MMU_PC_IDX_MAP_0 0x4D48110\n\n#define mmXBAR_EDGE_0_MMU_PC_IDX_MAP_1 0x4D48114\n\n#define mmXBAR_EDGE_0_MMU_RD_LL_ARB_0 0x4D48120\n\n#define mmXBAR_EDGE_0_MMU_RD_LL_ARB_1 0x4D48124\n\n#define mmXBAR_EDGE_0_MMU_WR_LL_ARB_0 0x4D48128\n\n#define mmXBAR_EDGE_0_MMU_WR_LL_ARB_1 0x4D4812C\n\n#define mmXBAR_EDGE_0_HBM_USER_RESP_OVR_0 0x4D48130\n\n#define mmXBAR_EDGE_0_HBM_USER_RESP_OVR_1 0x4D48134\n\n#define mmXBAR_EDGE_0_RL_RD_0 0x4D48140\n\n#define mmXBAR_EDGE_0_RL_RD_1 0x4D48144\n\n#define mmXBAR_EDGE_0_RL_RD_2 0x4D48148\n\n#define mmXBAR_EDGE_0_RL_RD_3 0x4D4814C\n\n#define mmXBAR_EDGE_0_RL_RD_4 0x4D48150\n\n#define mmXBAR_EDGE_0_RL_RD_5 0x4D48154\n\n#define mmXBAR_EDGE_0_RL_RD_6 0x4D48158\n\n#define mmXBAR_EDGE_0_RL_RD_7 0x4D4815C\n\n#define mmXBAR_EDGE_0_RL_RD_8 0x4D48160\n\n#define mmXBAR_EDGE_0_RL_RD_9 0x4D48164\n\n#define mmXBAR_EDGE_0_RL_RD_10 0x4D48168\n\n#define mmXBAR_EDGE_0_RL_RD_11 0x4D4816C\n\n#define mmXBAR_EDGE_0_RL_WR_0 0x4D48180\n\n#define mmXBAR_EDGE_0_RL_WR_1 0x4D48184\n\n#define mmXBAR_EDGE_0_RL_WR_2 0x4D48188\n\n#define mmXBAR_EDGE_0_RL_WR_3 0x4D4818C\n\n#define mmXBAR_EDGE_0_RL_WR_4 0x4D48190\n\n#define mmXBAR_EDGE_0_RL_WR_5 0x4D48194\n\n#define mmXBAR_EDGE_0_RL_WR_6 0x4D48198\n\n#define mmXBAR_EDGE_0_RL_WR_7 0x4D4819C\n\n#define mmXBAR_EDGE_0_RL_WR_8 0x4D481A0\n\n#define mmXBAR_EDGE_0_RL_WR_9 0x4D481A4\n\n#define mmXBAR_EDGE_0_RL_WR_10 0x4D481A8\n\n#define mmXBAR_EDGE_0_RL_WR_11 0x4D481AC\n\n#define mmXBAR_EDGE_0_E2E_CRDT_SLV_0 0x4D481B0\n\n#define mmXBAR_EDGE_0_E2E_CRDT_SLV_1 0x4D481B4\n\n#define mmXBAR_EDGE_0_E2E_CRDT_SLV_2 0x4D481B8\n\n#define mmXBAR_EDGE_0_E2E_CRDT_DEBUG 0x4D481BC\n\n#define mmXBAR_EDGE_0_UPSCALE 0x4D481C0\n\n#define mmXBAR_EDGE_0_DOWN_CONV 0x4D481C4\n\n#define mmXBAR_EDGE_0_DOWN_CONV_LFSR_EN 0x4D481D0\n\n#define mmXBAR_EDGE_0_DOWN_CONV_LFSR_SET_VLD 0x4D481D4\n\n#define mmXBAR_EDGE_0_DOWN_CONV_LFSR_SET_VALUE 0x4D481D8\n\n#define mmXBAR_EDGE_0_DOWN_CONV_LFSR_CFG_POLY 0x4D481DC\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}