
Control_LLC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000021c0  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  080022cc  080022cc  000032cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080022fc  080022fc  00004004  2**0
                  CONTENTS
  4 .ARM          00000000  080022fc  080022fc  00004004  2**0
                  CONTENTS
  5 .preinit_array 00000000  080022fc  080022fc  00004004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080022fc  080022fc  000032fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002300  08002300  00003300  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  08002304  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000013c  20000004  08002308  00004004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000140  08002308  00004140  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00004004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005c24  00000000  00000000  0000402d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000163c  00000000  00000000  00009c51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000858  00000000  00000000  0000b290  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000625  00000000  00000000  0000bae8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002ef3  00000000  00000000  0000c10d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006087  00000000  00000000  0000f000  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006787c  00000000  00000000  00015087  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0007c903  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002250  00000000  00000000  0007c948  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  0007eb98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000004 	.word	0x20000004
 8000128:	00000000 	.word	0x00000000
 800012c:	080022b4 	.word	0x080022b4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000008 	.word	0x20000008
 8000148:	080022b4 	.word	0x080022b4

0800014c <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 800014c:	b480      	push	{r7}
 800014e:	b089      	sub	sp, #36	@ 0x24
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	330c      	adds	r3, #12
 8000158:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800015a:	68fb      	ldr	r3, [r7, #12]
 800015c:	e853 3f00 	ldrex	r3, [r3]
 8000160:	60bb      	str	r3, [r7, #8]
   return(result);
 8000162:	68bb      	ldr	r3, [r7, #8]
 8000164:	f043 0320 	orr.w	r3, r3, #32
 8000168:	61fb      	str	r3, [r7, #28]
 800016a:	687b      	ldr	r3, [r7, #4]
 800016c:	330c      	adds	r3, #12
 800016e:	69fa      	ldr	r2, [r7, #28]
 8000170:	61ba      	str	r2, [r7, #24]
 8000172:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000174:	6979      	ldr	r1, [r7, #20]
 8000176:	69ba      	ldr	r2, [r7, #24]
 8000178:	e841 2300 	strex	r3, r2, [r1]
 800017c:	613b      	str	r3, [r7, #16]
   return(result);
 800017e:	693b      	ldr	r3, [r7, #16]
 8000180:	2b00      	cmp	r3, #0
 8000182:	d1e7      	bne.n	8000154 <LL_USART_EnableIT_RXNE+0x8>
}
 8000184:	bf00      	nop
 8000186:	bf00      	nop
 8000188:	3724      	adds	r7, #36	@ 0x24
 800018a:	46bd      	mov	sp, r7
 800018c:	bc80      	pop	{r7}
 800018e:	4770      	bx	lr

08000190 <LL_USART_EnableIT_ERROR>:
  * @rmtoll CR3          EIE           LL_USART_EnableIT_ERROR
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_ERROR(USART_TypeDef *USARTx)
{
 8000190:	b480      	push	{r7}
 8000192:	b089      	sub	sp, #36	@ 0x24
 8000194:	af00      	add	r7, sp, #0
 8000196:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
 8000198:	687b      	ldr	r3, [r7, #4]
 800019a:	3314      	adds	r3, #20
 800019c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800019e:	68fb      	ldr	r3, [r7, #12]
 80001a0:	e853 3f00 	ldrex	r3, [r3]
 80001a4:	60bb      	str	r3, [r7, #8]
   return(result);
 80001a6:	68bb      	ldr	r3, [r7, #8]
 80001a8:	f043 0301 	orr.w	r3, r3, #1
 80001ac:	61fb      	str	r3, [r7, #28]
 80001ae:	687b      	ldr	r3, [r7, #4]
 80001b0:	3314      	adds	r3, #20
 80001b2:	69fa      	ldr	r2, [r7, #28]
 80001b4:	61ba      	str	r2, [r7, #24]
 80001b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80001b8:	6979      	ldr	r1, [r7, #20]
 80001ba:	69ba      	ldr	r2, [r7, #24]
 80001bc:	e841 2300 	strex	r3, r2, [r1]
 80001c0:	613b      	str	r3, [r7, #16]
   return(result);
 80001c2:	693b      	ldr	r3, [r7, #16]
 80001c4:	2b00      	cmp	r3, #0
 80001c6:	d1e7      	bne.n	8000198 <LL_USART_EnableIT_ERROR+0x8>
}
 80001c8:	bf00      	nop
 80001ca:	bf00      	nop
 80001cc:	3724      	adds	r7, #36	@ 0x24
 80001ce:	46bd      	mov	sp, r7
 80001d0:	bc80      	pop	{r7}
 80001d2:	4770      	bx	lr

080001d4 <UARTConfig>:
 * @param uart             Pointer to the UART peripheral.
 * @param uart_irqn        UART interrupt number.
 */
void UARTConfig(uart_cfg_t *uartstdio_device, USART_TypeDef *uart, 
                IRQn_Type uart_irqn)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	b084      	sub	sp, #16
 80001d8:	af00      	add	r7, sp, #0
 80001da:	60f8      	str	r0, [r7, #12]
 80001dc:	60b9      	str	r1, [r7, #8]
 80001de:	4613      	mov	r3, r2
 80001e0:	71fb      	strb	r3, [r7, #7]
    uartstdio_device->uart = uart;
 80001e2:	68fb      	ldr	r3, [r7, #12]
 80001e4:	68ba      	ldr	r2, [r7, #8]
 80001e6:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
    uartstdio_device->uart_irqn = uart_irqn;
 80001ea:	68fb      	ldr	r3, [r7, #12]
 80001ec:	79fa      	ldrb	r2, [r7, #7]
 80001ee:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c

    QUEUE_Init((ring_buffer_t *)&uartstdio_device->tx_buffer);
 80001f2:	68fb      	ldr	r3, [r7, #12]
 80001f4:	338c      	adds	r3, #140	@ 0x8c
 80001f6:	4618      	mov	r0, r3
 80001f8:	f000 f80e 	bl	8000218 <QUEUE_Init>
    QUEUE_Init((ring_buffer_t *)&uartstdio_device->rx_buffer);
 80001fc:	68fb      	ldr	r3, [r7, #12]
 80001fe:	4618      	mov	r0, r3
 8000200:	f000 f80a 	bl	8000218 <QUEUE_Init>

    /**
     * Enable the UART Error Interrupt:
     * (Frame error, noise error, overrun error)
     */
    LL_USART_EnableIT_ERROR(uart);
 8000204:	68b8      	ldr	r0, [r7, #8]
 8000206:	f7ff ffc3 	bl	8000190 <LL_USART_EnableIT_ERROR>

    /* Enable the UART Data Register not empty Interrupt */
    LL_USART_EnableIT_RXNE(uart);
 800020a:	68b8      	ldr	r0, [r7, #8]
 800020c:	f7ff ff9e 	bl	800014c <LL_USART_EnableIT_RXNE>
}
 8000210:	bf00      	nop
 8000212:	3710      	adds	r7, #16
 8000214:	46bd      	mov	sp, r7
 8000216:	bd80      	pop	{r7, pc}

08000218 <QUEUE_Init>:
 * 
 * @param rb The parameter `rb` is a pointer to a `ring_buffer_t` structure, which is used to implement
 * a queue data structure.
 */
static inline void QUEUE_Init(ring_buffer_t *rb)
{
 8000218:	b480      	push	{r7}
 800021a:	b083      	sub	sp, #12
 800021c:	af00      	add	r7, sp, #0
 800021e:	6078      	str	r0, [r7, #4]
    rb->in = 0;
 8000220:	687b      	ldr	r3, [r7, #4]
 8000222:	2200      	movs	r2, #0
 8000224:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    rb->out = 0;
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	2200      	movs	r2, #0
 800022c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    rb->count = 0;
 8000230:	687b      	ldr	r3, [r7, #4]
 8000232:	2200      	movs	r2, #0
 8000234:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8000238:	bf00      	nop
 800023a:	370c      	adds	r7, #12
 800023c:	46bd      	mov	sp, r7
 800023e:	bc80      	pop	{r7}
 8000240:	4770      	bx	lr
	...

08000244 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000244:	b480      	push	{r7}
 8000246:	b085      	sub	sp, #20
 8000248:	af00      	add	r7, sp, #0
 800024a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800024c:	687b      	ldr	r3, [r7, #4]
 800024e:	f003 0307 	and.w	r3, r3, #7
 8000252:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000254:	4b0c      	ldr	r3, [pc, #48]	@ (8000288 <__NVIC_SetPriorityGrouping+0x44>)
 8000256:	68db      	ldr	r3, [r3, #12]
 8000258:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800025a:	68ba      	ldr	r2, [r7, #8]
 800025c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000260:	4013      	ands	r3, r2
 8000262:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000264:	68fb      	ldr	r3, [r7, #12]
 8000266:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000268:	68bb      	ldr	r3, [r7, #8]
 800026a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800026c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000270:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000274:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000276:	4a04      	ldr	r2, [pc, #16]	@ (8000288 <__NVIC_SetPriorityGrouping+0x44>)
 8000278:	68bb      	ldr	r3, [r7, #8]
 800027a:	60d3      	str	r3, [r2, #12]
}
 800027c:	bf00      	nop
 800027e:	3714      	adds	r7, #20
 8000280:	46bd      	mov	sp, r7
 8000282:	bc80      	pop	{r7}
 8000284:	4770      	bx	lr
 8000286:	bf00      	nop
 8000288:	e000ed00 	.word	0xe000ed00

0800028c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800028c:	b480      	push	{r7}
 800028e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000290:	4b04      	ldr	r3, [pc, #16]	@ (80002a4 <__NVIC_GetPriorityGrouping+0x18>)
 8000292:	68db      	ldr	r3, [r3, #12]
 8000294:	0a1b      	lsrs	r3, r3, #8
 8000296:	f003 0307 	and.w	r3, r3, #7
}
 800029a:	4618      	mov	r0, r3
 800029c:	46bd      	mov	sp, r7
 800029e:	bc80      	pop	{r7}
 80002a0:	4770      	bx	lr
 80002a2:	bf00      	nop
 80002a4:	e000ed00 	.word	0xe000ed00

080002a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80002a8:	b480      	push	{r7}
 80002aa:	b083      	sub	sp, #12
 80002ac:	af00      	add	r7, sp, #0
 80002ae:	4603      	mov	r3, r0
 80002b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80002b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002b6:	2b00      	cmp	r3, #0
 80002b8:	db0b      	blt.n	80002d2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80002ba:	79fb      	ldrb	r3, [r7, #7]
 80002bc:	f003 021f 	and.w	r2, r3, #31
 80002c0:	4906      	ldr	r1, [pc, #24]	@ (80002dc <__NVIC_EnableIRQ+0x34>)
 80002c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002c6:	095b      	lsrs	r3, r3, #5
 80002c8:	2001      	movs	r0, #1
 80002ca:	fa00 f202 	lsl.w	r2, r0, r2
 80002ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80002d2:	bf00      	nop
 80002d4:	370c      	adds	r7, #12
 80002d6:	46bd      	mov	sp, r7
 80002d8:	bc80      	pop	{r7}
 80002da:	4770      	bx	lr
 80002dc:	e000e100 	.word	0xe000e100

080002e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002e0:	b480      	push	{r7}
 80002e2:	b083      	sub	sp, #12
 80002e4:	af00      	add	r7, sp, #0
 80002e6:	4603      	mov	r3, r0
 80002e8:	6039      	str	r1, [r7, #0]
 80002ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80002ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002f0:	2b00      	cmp	r3, #0
 80002f2:	db0a      	blt.n	800030a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002f4:	683b      	ldr	r3, [r7, #0]
 80002f6:	b2da      	uxtb	r2, r3
 80002f8:	490c      	ldr	r1, [pc, #48]	@ (800032c <__NVIC_SetPriority+0x4c>)
 80002fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002fe:	0112      	lsls	r2, r2, #4
 8000300:	b2d2      	uxtb	r2, r2
 8000302:	440b      	add	r3, r1
 8000304:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000308:	e00a      	b.n	8000320 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800030a:	683b      	ldr	r3, [r7, #0]
 800030c:	b2da      	uxtb	r2, r3
 800030e:	4908      	ldr	r1, [pc, #32]	@ (8000330 <__NVIC_SetPriority+0x50>)
 8000310:	79fb      	ldrb	r3, [r7, #7]
 8000312:	f003 030f 	and.w	r3, r3, #15
 8000316:	3b04      	subs	r3, #4
 8000318:	0112      	lsls	r2, r2, #4
 800031a:	b2d2      	uxtb	r2, r2
 800031c:	440b      	add	r3, r1
 800031e:	761a      	strb	r2, [r3, #24]
}
 8000320:	bf00      	nop
 8000322:	370c      	adds	r7, #12
 8000324:	46bd      	mov	sp, r7
 8000326:	bc80      	pop	{r7}
 8000328:	4770      	bx	lr
 800032a:	bf00      	nop
 800032c:	e000e100 	.word	0xe000e100
 8000330:	e000ed00 	.word	0xe000ed00

08000334 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000334:	b480      	push	{r7}
 8000336:	b089      	sub	sp, #36	@ 0x24
 8000338:	af00      	add	r7, sp, #0
 800033a:	60f8      	str	r0, [r7, #12]
 800033c:	60b9      	str	r1, [r7, #8]
 800033e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000340:	68fb      	ldr	r3, [r7, #12]
 8000342:	f003 0307 	and.w	r3, r3, #7
 8000346:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000348:	69fb      	ldr	r3, [r7, #28]
 800034a:	f1c3 0307 	rsb	r3, r3, #7
 800034e:	2b04      	cmp	r3, #4
 8000350:	bf28      	it	cs
 8000352:	2304      	movcs	r3, #4
 8000354:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000356:	69fb      	ldr	r3, [r7, #28]
 8000358:	3304      	adds	r3, #4
 800035a:	2b06      	cmp	r3, #6
 800035c:	d902      	bls.n	8000364 <NVIC_EncodePriority+0x30>
 800035e:	69fb      	ldr	r3, [r7, #28]
 8000360:	3b03      	subs	r3, #3
 8000362:	e000      	b.n	8000366 <NVIC_EncodePriority+0x32>
 8000364:	2300      	movs	r3, #0
 8000366:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000368:	f04f 32ff 	mov.w	r2, #4294967295
 800036c:	69bb      	ldr	r3, [r7, #24]
 800036e:	fa02 f303 	lsl.w	r3, r2, r3
 8000372:	43da      	mvns	r2, r3
 8000374:	68bb      	ldr	r3, [r7, #8]
 8000376:	401a      	ands	r2, r3
 8000378:	697b      	ldr	r3, [r7, #20]
 800037a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800037c:	f04f 31ff 	mov.w	r1, #4294967295
 8000380:	697b      	ldr	r3, [r7, #20]
 8000382:	fa01 f303 	lsl.w	r3, r1, r3
 8000386:	43d9      	mvns	r1, r3
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800038c:	4313      	orrs	r3, r2
         );
}
 800038e:	4618      	mov	r0, r3
 8000390:	3724      	adds	r7, #36	@ 0x24
 8000392:	46bd      	mov	sp, r7
 8000394:	bc80      	pop	{r7}
 8000396:	4770      	bx	lr

08000398 <LL_ADC_REG_SetSequencerRanks>:
  *         
  *         (1) On STM32F1, parameter available only on ADC instance: ADC1.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000398:	b480      	push	{r7}
 800039a:	b089      	sub	sp, #36	@ 0x24
 800039c:	af00      	add	r7, sp, #0
 800039e:	60f8      	str	r0, [r7, #12]
 80003a0:	60b9      	str	r1, [r7, #8]
 80003a2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 80003a4:	68fb      	ldr	r3, [r7, #12]
 80003a6:	332c      	adds	r3, #44	@ 0x2c
 80003a8:	4619      	mov	r1, r3
 80003aa:	68bb      	ldr	r3, [r7, #8]
 80003ac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80003b0:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80003b4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80003b6:	69ba      	ldr	r2, [r7, #24]
 80003b8:	fa92 f2a2 	rbit	r2, r2
 80003bc:	617a      	str	r2, [r7, #20]
  return result;
 80003be:	697a      	ldr	r2, [r7, #20]
 80003c0:	fab2 f282 	clz	r2, r2
 80003c4:	b2d2      	uxtb	r2, r2
 80003c6:	40d3      	lsrs	r3, r2
 80003c8:	009b      	lsls	r3, r3, #2
 80003ca:	440b      	add	r3, r1
 80003cc:	61fb      	str	r3, [r7, #28]
  
  MODIFY_REG(*preg,
 80003ce:	69fb      	ldr	r3, [r7, #28]
 80003d0:	681a      	ldr	r2, [r3, #0]
 80003d2:	68bb      	ldr	r3, [r7, #8]
 80003d4:	f003 031f 	and.w	r3, r3, #31
 80003d8:	211f      	movs	r1, #31
 80003da:	fa01 f303 	lsl.w	r3, r1, r3
 80003de:	43db      	mvns	r3, r3
 80003e0:	401a      	ands	r2, r3
 80003e2:	687b      	ldr	r3, [r7, #4]
 80003e4:	f003 011f 	and.w	r1, r3, #31
 80003e8:	68bb      	ldr	r3, [r7, #8]
 80003ea:	f003 031f 	and.w	r3, r3, #31
 80003ee:	fa01 f303 	lsl.w	r3, r1, r3
 80003f2:	431a      	orrs	r2, r3
 80003f4:	69fb      	ldr	r3, [r7, #28]
 80003f6:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             (Channel & ADC_CHANNEL_ID_NUMBER_MASK) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80003f8:	bf00      	nop
 80003fa:	3724      	adds	r7, #36	@ 0x24
 80003fc:	46bd      	mov	sp, r7
 80003fe:	bc80      	pop	{r7}
 8000400:	4770      	bx	lr

08000402 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_71CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_239CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000402:	b480      	push	{r7}
 8000404:	b08d      	sub	sp, #52	@ 0x34
 8000406:	af00      	add	r7, sp, #0
 8000408:	60f8      	str	r0, [r7, #12]
 800040a:	60b9      	str	r1, [r7, #8]
 800040c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 800040e:	68fb      	ldr	r3, [r7, #12]
 8000410:	330c      	adds	r3, #12
 8000412:	4619      	mov	r1, r3
 8000414:	68bb      	ldr	r3, [r7, #8]
 8000416:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800041a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800041e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000420:	69ba      	ldr	r2, [r7, #24]
 8000422:	fa92 f2a2 	rbit	r2, r2
 8000426:	617a      	str	r2, [r7, #20]
  return result;
 8000428:	697a      	ldr	r2, [r7, #20]
 800042a:	fab2 f282 	clz	r2, r2
 800042e:	b2d2      	uxtb	r2, r2
 8000430:	40d3      	lsrs	r3, r2
 8000432:	009b      	lsls	r3, r3, #2
 8000434:	440b      	add	r3, r1
 8000436:	62fb      	str	r3, [r7, #44]	@ 0x2c
  
  MODIFY_REG(*preg,
 8000438:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800043a:	681a      	ldr	r2, [r3, #0]
 800043c:	68bb      	ldr	r3, [r7, #8]
 800043e:	f003 73f8 	and.w	r3, r3, #32505856	@ 0x1f00000
 8000442:	f04f 71f8 	mov.w	r1, #32505856	@ 0x1f00000
 8000446:	6239      	str	r1, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000448:	6a39      	ldr	r1, [r7, #32]
 800044a:	fa91 f1a1 	rbit	r1, r1
 800044e:	61f9      	str	r1, [r7, #28]
  return result;
 8000450:	69f9      	ldr	r1, [r7, #28]
 8000452:	fab1 f181 	clz	r1, r1
 8000456:	b2c9      	uxtb	r1, r1
 8000458:	40cb      	lsrs	r3, r1
 800045a:	2107      	movs	r1, #7
 800045c:	fa01 f303 	lsl.w	r3, r1, r3
 8000460:	43db      	mvns	r3, r3
 8000462:	401a      	ands	r2, r3
 8000464:	68bb      	ldr	r3, [r7, #8]
 8000466:	f003 73f8 	and.w	r3, r3, #32505856	@ 0x1f00000
 800046a:	f04f 71f8 	mov.w	r1, #32505856	@ 0x1f00000
 800046e:	62b9      	str	r1, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000470:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8000472:	fa91 f1a1 	rbit	r1, r1
 8000476:	6279      	str	r1, [r7, #36]	@ 0x24
  return result;
 8000478:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800047a:	fab1 f181 	clz	r1, r1
 800047e:	b2c9      	uxtb	r1, r1
 8000480:	40cb      	lsrs	r3, r1
 8000482:	6879      	ldr	r1, [r7, #4]
 8000484:	fa01 f303 	lsl.w	r3, r1, r3
 8000488:	431a      	orrs	r2, r3
 800048a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800048c:	601a      	str	r2, [r3, #0]
             ADC_SMPR2_SMP0 << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK),
             SamplingTime   << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK));
}
 800048e:	bf00      	nop
 8000490:	3734      	adds	r7, #52	@ 0x34
 8000492:	46bd      	mov	sp, r7
 8000494:	bc80      	pop	{r7}
 8000496:	4770      	bx	lr

08000498 <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction)
{
 8000498:	b480      	push	{r7}
 800049a:	b085      	sub	sp, #20
 800049c:	af00      	add	r7, sp, #0
 800049e:	60f8      	str	r0, [r7, #12]
 80004a0:	60b9      	str	r1, [r7, #8]
 80004a2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 80004a4:	68bb      	ldr	r3, [r7, #8]
 80004a6:	3b01      	subs	r3, #1
 80004a8:	4a0c      	ldr	r2, [pc, #48]	@ (80004dc <LL_DMA_SetDataTransferDirection+0x44>)
 80004aa:	5cd3      	ldrb	r3, [r2, r3]
 80004ac:	461a      	mov	r2, r3
 80004ae:	68fb      	ldr	r3, [r7, #12]
 80004b0:	4413      	add	r3, r2
 80004b2:	681b      	ldr	r3, [r3, #0]
 80004b4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80004b8:	f023 0310 	bic.w	r3, r3, #16
 80004bc:	68ba      	ldr	r2, [r7, #8]
 80004be:	3a01      	subs	r2, #1
 80004c0:	4906      	ldr	r1, [pc, #24]	@ (80004dc <LL_DMA_SetDataTransferDirection+0x44>)
 80004c2:	5c8a      	ldrb	r2, [r1, r2]
 80004c4:	4611      	mov	r1, r2
 80004c6:	68fa      	ldr	r2, [r7, #12]
 80004c8:	440a      	add	r2, r1
 80004ca:	4611      	mov	r1, r2
 80004cc:	687a      	ldr	r2, [r7, #4]
 80004ce:	4313      	orrs	r3, r2
 80004d0:	600b      	str	r3, [r1, #0]
             DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
}
 80004d2:	bf00      	nop
 80004d4:	3714      	adds	r7, #20
 80004d6:	46bd      	mov	sp, r7
 80004d8:	bc80      	pop	{r7}
 80004da:	4770      	bx	lr
 80004dc:	080022cc 	.word	0x080022cc

080004e0 <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_NORMAL
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)
{
 80004e0:	b480      	push	{r7}
 80004e2:	b085      	sub	sp, #20
 80004e4:	af00      	add	r7, sp, #0
 80004e6:	60f8      	str	r0, [r7, #12]
 80004e8:	60b9      	str	r1, [r7, #8]
 80004ea:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_CIRC,
 80004ec:	68bb      	ldr	r3, [r7, #8]
 80004ee:	3b01      	subs	r3, #1
 80004f0:	4a0b      	ldr	r2, [pc, #44]	@ (8000520 <LL_DMA_SetMode+0x40>)
 80004f2:	5cd3      	ldrb	r3, [r2, r3]
 80004f4:	461a      	mov	r2, r3
 80004f6:	68fb      	ldr	r3, [r7, #12]
 80004f8:	4413      	add	r3, r2
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	f023 0220 	bic.w	r2, r3, #32
 8000500:	68bb      	ldr	r3, [r7, #8]
 8000502:	3b01      	subs	r3, #1
 8000504:	4906      	ldr	r1, [pc, #24]	@ (8000520 <LL_DMA_SetMode+0x40>)
 8000506:	5ccb      	ldrb	r3, [r1, r3]
 8000508:	4619      	mov	r1, r3
 800050a:	68fb      	ldr	r3, [r7, #12]
 800050c:	440b      	add	r3, r1
 800050e:	4619      	mov	r1, r3
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	4313      	orrs	r3, r2
 8000514:	600b      	str	r3, [r1, #0]
             Mode);
}
 8000516:	bf00      	nop
 8000518:	3714      	adds	r7, #20
 800051a:	46bd      	mov	sp, r7
 800051c:	bc80      	pop	{r7}
 800051e:	4770      	bx	lr
 8000520:	080022cc 	.word	0x080022cc

08000524 <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)
{
 8000524:	b480      	push	{r7}
 8000526:	b085      	sub	sp, #20
 8000528:	af00      	add	r7, sp, #0
 800052a:	60f8      	str	r0, [r7, #12]
 800052c:	60b9      	str	r1, [r7, #8]
 800052e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PINC,
 8000530:	68bb      	ldr	r3, [r7, #8]
 8000532:	3b01      	subs	r3, #1
 8000534:	4a0b      	ldr	r2, [pc, #44]	@ (8000564 <LL_DMA_SetPeriphIncMode+0x40>)
 8000536:	5cd3      	ldrb	r3, [r2, r3]
 8000538:	461a      	mov	r2, r3
 800053a:	68fb      	ldr	r3, [r7, #12]
 800053c:	4413      	add	r3, r2
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8000544:	68bb      	ldr	r3, [r7, #8]
 8000546:	3b01      	subs	r3, #1
 8000548:	4906      	ldr	r1, [pc, #24]	@ (8000564 <LL_DMA_SetPeriphIncMode+0x40>)
 800054a:	5ccb      	ldrb	r3, [r1, r3]
 800054c:	4619      	mov	r1, r3
 800054e:	68fb      	ldr	r3, [r7, #12]
 8000550:	440b      	add	r3, r1
 8000552:	4619      	mov	r1, r3
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	4313      	orrs	r3, r2
 8000558:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcIncMode);
}
 800055a:	bf00      	nop
 800055c:	3714      	adds	r7, #20
 800055e:	46bd      	mov	sp, r7
 8000560:	bc80      	pop	{r7}
 8000562:	4770      	bx	lr
 8000564:	080022cc 	.word	0x080022cc

08000568 <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)
{
 8000568:	b480      	push	{r7}
 800056a:	b085      	sub	sp, #20
 800056c:	af00      	add	r7, sp, #0
 800056e:	60f8      	str	r0, [r7, #12]
 8000570:	60b9      	str	r1, [r7, #8]
 8000572:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MINC,
 8000574:	68bb      	ldr	r3, [r7, #8]
 8000576:	3b01      	subs	r3, #1
 8000578:	4a0b      	ldr	r2, [pc, #44]	@ (80005a8 <LL_DMA_SetMemoryIncMode+0x40>)
 800057a:	5cd3      	ldrb	r3, [r2, r3]
 800057c:	461a      	mov	r2, r3
 800057e:	68fb      	ldr	r3, [r7, #12]
 8000580:	4413      	add	r3, r2
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8000588:	68bb      	ldr	r3, [r7, #8]
 800058a:	3b01      	subs	r3, #1
 800058c:	4906      	ldr	r1, [pc, #24]	@ (80005a8 <LL_DMA_SetMemoryIncMode+0x40>)
 800058e:	5ccb      	ldrb	r3, [r1, r3]
 8000590:	4619      	mov	r1, r3
 8000592:	68fb      	ldr	r3, [r7, #12]
 8000594:	440b      	add	r3, r1
 8000596:	4619      	mov	r1, r3
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	4313      	orrs	r3, r2
 800059c:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstIncMode);
}
 800059e:	bf00      	nop
 80005a0:	3714      	adds	r7, #20
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bc80      	pop	{r7}
 80005a6:	4770      	bx	lr
 80005a8:	080022cc 	.word	0x080022cc

080005ac <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)
{
 80005ac:	b480      	push	{r7}
 80005ae:	b085      	sub	sp, #20
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	60f8      	str	r0, [r7, #12]
 80005b4:	60b9      	str	r1, [r7, #8]
 80005b6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PSIZE,
 80005b8:	68bb      	ldr	r3, [r7, #8]
 80005ba:	3b01      	subs	r3, #1
 80005bc:	4a0b      	ldr	r2, [pc, #44]	@ (80005ec <LL_DMA_SetPeriphSize+0x40>)
 80005be:	5cd3      	ldrb	r3, [r2, r3]
 80005c0:	461a      	mov	r2, r3
 80005c2:	68fb      	ldr	r3, [r7, #12]
 80005c4:	4413      	add	r3, r2
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80005cc:	68bb      	ldr	r3, [r7, #8]
 80005ce:	3b01      	subs	r3, #1
 80005d0:	4906      	ldr	r1, [pc, #24]	@ (80005ec <LL_DMA_SetPeriphSize+0x40>)
 80005d2:	5ccb      	ldrb	r3, [r1, r3]
 80005d4:	4619      	mov	r1, r3
 80005d6:	68fb      	ldr	r3, [r7, #12]
 80005d8:	440b      	add	r3, r1
 80005da:	4619      	mov	r1, r3
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	4313      	orrs	r3, r2
 80005e0:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcDataSize);
}
 80005e2:	bf00      	nop
 80005e4:	3714      	adds	r7, #20
 80005e6:	46bd      	mov	sp, r7
 80005e8:	bc80      	pop	{r7}
 80005ea:	4770      	bx	lr
 80005ec:	080022cc 	.word	0x080022cc

080005f0 <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)
{
 80005f0:	b480      	push	{r7}
 80005f2:	b085      	sub	sp, #20
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	60f8      	str	r0, [r7, #12]
 80005f8:	60b9      	str	r1, [r7, #8]
 80005fa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MSIZE,
 80005fc:	68bb      	ldr	r3, [r7, #8]
 80005fe:	3b01      	subs	r3, #1
 8000600:	4a0b      	ldr	r2, [pc, #44]	@ (8000630 <LL_DMA_SetMemorySize+0x40>)
 8000602:	5cd3      	ldrb	r3, [r2, r3]
 8000604:	461a      	mov	r2, r3
 8000606:	68fb      	ldr	r3, [r7, #12]
 8000608:	4413      	add	r3, r2
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8000610:	68bb      	ldr	r3, [r7, #8]
 8000612:	3b01      	subs	r3, #1
 8000614:	4906      	ldr	r1, [pc, #24]	@ (8000630 <LL_DMA_SetMemorySize+0x40>)
 8000616:	5ccb      	ldrb	r3, [r1, r3]
 8000618:	4619      	mov	r1, r3
 800061a:	68fb      	ldr	r3, [r7, #12]
 800061c:	440b      	add	r3, r1
 800061e:	4619      	mov	r1, r3
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	4313      	orrs	r3, r2
 8000624:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstDataSize);
}
 8000626:	bf00      	nop
 8000628:	3714      	adds	r7, #20
 800062a:	46bd      	mov	sp, r7
 800062c:	bc80      	pop	{r7}
 800062e:	4770      	bx	lr
 8000630:	080022cc 	.word	0x080022cc

08000634 <LL_DMA_SetChannelPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority)
{
 8000634:	b480      	push	{r7}
 8000636:	b085      	sub	sp, #20
 8000638:	af00      	add	r7, sp, #0
 800063a:	60f8      	str	r0, [r7, #12]
 800063c:	60b9      	str	r1, [r7, #8]
 800063e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PL,
 8000640:	68bb      	ldr	r3, [r7, #8]
 8000642:	3b01      	subs	r3, #1
 8000644:	4a0b      	ldr	r2, [pc, #44]	@ (8000674 <LL_DMA_SetChannelPriorityLevel+0x40>)
 8000646:	5cd3      	ldrb	r3, [r2, r3]
 8000648:	461a      	mov	r2, r3
 800064a:	68fb      	ldr	r3, [r7, #12]
 800064c:	4413      	add	r3, r2
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8000654:	68bb      	ldr	r3, [r7, #8]
 8000656:	3b01      	subs	r3, #1
 8000658:	4906      	ldr	r1, [pc, #24]	@ (8000674 <LL_DMA_SetChannelPriorityLevel+0x40>)
 800065a:	5ccb      	ldrb	r3, [r1, r3]
 800065c:	4619      	mov	r1, r3
 800065e:	68fb      	ldr	r3, [r7, #12]
 8000660:	440b      	add	r3, r1
 8000662:	4619      	mov	r1, r3
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	4313      	orrs	r3, r2
 8000668:	600b      	str	r3, [r1, #0]
             Priority);
}
 800066a:	bf00      	nop
 800066c:	3714      	adds	r7, #20
 800066e:	46bd      	mov	sp, r7
 8000670:	bc80      	pop	{r7}
 8000672:	4770      	bx	lr
 8000674:	080022cc 	.word	0x080022cc

08000678 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8000678:	b480      	push	{r7}
 800067a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800067c:	4b04      	ldr	r3, [pc, #16]	@ (8000690 <LL_RCC_HSE_Enable+0x18>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	4a03      	ldr	r2, [pc, #12]	@ (8000690 <LL_RCC_HSE_Enable+0x18>)
 8000682:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000686:	6013      	str	r3, [r2, #0]
}
 8000688:	bf00      	nop
 800068a:	46bd      	mov	sp, r7
 800068c:	bc80      	pop	{r7}
 800068e:	4770      	bx	lr
 8000690:	40021000 	.word	0x40021000

08000694 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8000694:	b480      	push	{r7}
 8000696:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 8000698:	4b06      	ldr	r3, [pc, #24]	@ (80006b4 <LL_RCC_HSE_IsReady+0x20>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80006a0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80006a4:	bf0c      	ite	eq
 80006a6:	2301      	moveq	r3, #1
 80006a8:	2300      	movne	r3, #0
 80006aa:	b2db      	uxtb	r3, r3
}
 80006ac:	4618      	mov	r0, r3
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bc80      	pop	{r7}
 80006b2:	4770      	bx	lr
 80006b4:	40021000 	.word	0x40021000

080006b8 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80006b8:	b480      	push	{r7}
 80006ba:	b083      	sub	sp, #12
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80006c0:	4b06      	ldr	r3, [pc, #24]	@ (80006dc <LL_RCC_SetSysClkSource+0x24>)
 80006c2:	685b      	ldr	r3, [r3, #4]
 80006c4:	f023 0203 	bic.w	r2, r3, #3
 80006c8:	4904      	ldr	r1, [pc, #16]	@ (80006dc <LL_RCC_SetSysClkSource+0x24>)
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	4313      	orrs	r3, r2
 80006ce:	604b      	str	r3, [r1, #4]
}
 80006d0:	bf00      	nop
 80006d2:	370c      	adds	r7, #12
 80006d4:	46bd      	mov	sp, r7
 80006d6:	bc80      	pop	{r7}
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop
 80006dc:	40021000 	.word	0x40021000

080006e0 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80006e0:	b480      	push	{r7}
 80006e2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80006e4:	4b03      	ldr	r3, [pc, #12]	@ (80006f4 <LL_RCC_GetSysClkSource+0x14>)
 80006e6:	685b      	ldr	r3, [r3, #4]
 80006e8:	f003 030c 	and.w	r3, r3, #12
}
 80006ec:	4618      	mov	r0, r3
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bc80      	pop	{r7}
 80006f2:	4770      	bx	lr
 80006f4:	40021000 	.word	0x40021000

080006f8 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80006f8:	b480      	push	{r7}
 80006fa:	b083      	sub	sp, #12
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000700:	4b06      	ldr	r3, [pc, #24]	@ (800071c <LL_RCC_SetAHBPrescaler+0x24>)
 8000702:	685b      	ldr	r3, [r3, #4]
 8000704:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000708:	4904      	ldr	r1, [pc, #16]	@ (800071c <LL_RCC_SetAHBPrescaler+0x24>)
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	4313      	orrs	r3, r2
 800070e:	604b      	str	r3, [r1, #4]
}
 8000710:	bf00      	nop
 8000712:	370c      	adds	r7, #12
 8000714:	46bd      	mov	sp, r7
 8000716:	bc80      	pop	{r7}
 8000718:	4770      	bx	lr
 800071a:	bf00      	nop
 800071c:	40021000 	.word	0x40021000

08000720 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000720:	b480      	push	{r7}
 8000722:	b083      	sub	sp, #12
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8000728:	4b06      	ldr	r3, [pc, #24]	@ (8000744 <LL_RCC_SetAPB1Prescaler+0x24>)
 800072a:	685b      	ldr	r3, [r3, #4]
 800072c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8000730:	4904      	ldr	r1, [pc, #16]	@ (8000744 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	4313      	orrs	r3, r2
 8000736:	604b      	str	r3, [r1, #4]
}
 8000738:	bf00      	nop
 800073a:	370c      	adds	r7, #12
 800073c:	46bd      	mov	sp, r7
 800073e:	bc80      	pop	{r7}
 8000740:	4770      	bx	lr
 8000742:	bf00      	nop
 8000744:	40021000 	.word	0x40021000

08000748 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8000748:	b480      	push	{r7}
 800074a:	b083      	sub	sp, #12
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8000750:	4b06      	ldr	r3, [pc, #24]	@ (800076c <LL_RCC_SetAPB2Prescaler+0x24>)
 8000752:	685b      	ldr	r3, [r3, #4]
 8000754:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8000758:	4904      	ldr	r1, [pc, #16]	@ (800076c <LL_RCC_SetAPB2Prescaler+0x24>)
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	4313      	orrs	r3, r2
 800075e:	604b      	str	r3, [r1, #4]
}
 8000760:	bf00      	nop
 8000762:	370c      	adds	r7, #12
 8000764:	46bd      	mov	sp, r7
 8000766:	bc80      	pop	{r7}
 8000768:	4770      	bx	lr
 800076a:	bf00      	nop
 800076c:	40021000 	.word	0x40021000

08000770 <LL_RCC_SetADCClockSource>:
  *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_6
  *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
{
 8000770:	b480      	push	{r7}
 8000772:	b083      	sub	sp, #12
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_ADCPRE, ADCxSource);
 8000778:	4b06      	ldr	r3, [pc, #24]	@ (8000794 <LL_RCC_SetADCClockSource+0x24>)
 800077a:	685b      	ldr	r3, [r3, #4]
 800077c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8000780:	4904      	ldr	r1, [pc, #16]	@ (8000794 <LL_RCC_SetADCClockSource+0x24>)
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	4313      	orrs	r3, r2
 8000786:	604b      	str	r3, [r1, #4]
}
 8000788:	bf00      	nop
 800078a:	370c      	adds	r7, #12
 800078c:	46bd      	mov	sp, r7
 800078e:	bc80      	pop	{r7}
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	40021000 	.word	0x40021000

08000798 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8000798:	b480      	push	{r7}
 800079a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800079c:	4b04      	ldr	r3, [pc, #16]	@ (80007b0 <LL_RCC_PLL_Enable+0x18>)
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	4a03      	ldr	r2, [pc, #12]	@ (80007b0 <LL_RCC_PLL_Enable+0x18>)
 80007a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80007a6:	6013      	str	r3, [r2, #0]
}
 80007a8:	bf00      	nop
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bc80      	pop	{r7}
 80007ae:	4770      	bx	lr
 80007b0:	40021000 	.word	0x40021000

080007b4 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80007b4:	b480      	push	{r7}
 80007b6:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 80007b8:	4b06      	ldr	r3, [pc, #24]	@ (80007d4 <LL_RCC_PLL_IsReady+0x20>)
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80007c0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80007c4:	bf0c      	ite	eq
 80007c6:	2301      	moveq	r3, #1
 80007c8:	2300      	movne	r3, #0
 80007ca:	b2db      	uxtb	r3, r3
}
 80007cc:	4618      	mov	r0, r3
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bc80      	pop	{r7}
 80007d2:	4770      	bx	lr
 80007d4:	40021000 	.word	0x40021000

080007d8 <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul)
{
 80007d8:	b480      	push	{r7}
 80007da:	b083      	sub	sp, #12
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]
 80007e0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL,
 80007e2:	4b08      	ldr	r3, [pc, #32]	@ (8000804 <LL_RCC_PLL_ConfigDomain_SYS+0x2c>)
 80007e4:	685b      	ldr	r3, [r3, #4]
 80007e6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 80007f0:	683b      	ldr	r3, [r7, #0]
 80007f2:	430b      	orrs	r3, r1
 80007f4:	4903      	ldr	r1, [pc, #12]	@ (8000804 <LL_RCC_PLL_ConfigDomain_SYS+0x2c>)
 80007f6:	4313      	orrs	r3, r2
 80007f8:	604b      	str	r3, [r1, #4]
             (Source & RCC_CFGR2_PREDIV1) | ((Source & (RCC_CFGR2_PREDIV1SRC << 4U)) >> 4U));
#else
  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV1, (Source & RCC_CFGR2_PREDIV1));
#endif /*RCC_CFGR2_PREDIV1SRC*/
#endif /*RCC_CFGR2_PREDIV1*/
}
 80007fa:	bf00      	nop
 80007fc:	370c      	adds	r7, #12
 80007fe:	46bd      	mov	sp, r7
 8000800:	bc80      	pop	{r7}
 8000802:	4770      	bx	lr
 8000804:	40021000 	.word	0x40021000

08000808 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000808:	b480      	push	{r7}
 800080a:	b085      	sub	sp, #20
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 8000810:	4b08      	ldr	r3, [pc, #32]	@ (8000834 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000812:	695a      	ldr	r2, [r3, #20]
 8000814:	4907      	ldr	r1, [pc, #28]	@ (8000834 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	4313      	orrs	r3, r2
 800081a:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 800081c:	4b05      	ldr	r3, [pc, #20]	@ (8000834 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800081e:	695a      	ldr	r2, [r3, #20]
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	4013      	ands	r3, r2
 8000824:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000826:	68fb      	ldr	r3, [r7, #12]
}
 8000828:	bf00      	nop
 800082a:	3714      	adds	r7, #20
 800082c:	46bd      	mov	sp, r7
 800082e:	bc80      	pop	{r7}
 8000830:	4770      	bx	lr
 8000832:	bf00      	nop
 8000834:	40021000 	.word	0x40021000

08000838 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000838:	b480      	push	{r7}
 800083a:	b085      	sub	sp, #20
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8000840:	4b08      	ldr	r3, [pc, #32]	@ (8000864 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000842:	69da      	ldr	r2, [r3, #28]
 8000844:	4907      	ldr	r1, [pc, #28]	@ (8000864 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	4313      	orrs	r3, r2
 800084a:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 800084c:	4b05      	ldr	r3, [pc, #20]	@ (8000864 <LL_APB1_GRP1_EnableClock+0x2c>)
 800084e:	69da      	ldr	r2, [r3, #28]
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	4013      	ands	r3, r2
 8000854:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000856:	68fb      	ldr	r3, [r7, #12]
}
 8000858:	bf00      	nop
 800085a:	3714      	adds	r7, #20
 800085c:	46bd      	mov	sp, r7
 800085e:	bc80      	pop	{r7}
 8000860:	4770      	bx	lr
 8000862:	bf00      	nop
 8000864:	40021000 	.word	0x40021000

08000868 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000868:	b480      	push	{r7}
 800086a:	b085      	sub	sp, #20
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000870:	4b08      	ldr	r3, [pc, #32]	@ (8000894 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000872:	699a      	ldr	r2, [r3, #24]
 8000874:	4907      	ldr	r1, [pc, #28]	@ (8000894 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	4313      	orrs	r3, r2
 800087a:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800087c:	4b05      	ldr	r3, [pc, #20]	@ (8000894 <LL_APB2_GRP1_EnableClock+0x2c>)
 800087e:	699a      	ldr	r2, [r3, #24]
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	4013      	ands	r3, r2
 8000884:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000886:	68fb      	ldr	r3, [r7, #12]
}
 8000888:	bf00      	nop
 800088a:	3714      	adds	r7, #20
 800088c:	46bd      	mov	sp, r7
 800088e:	bc80      	pop	{r7}
 8000890:	4770      	bx	lr
 8000892:	bf00      	nop
 8000894:	40021000 	.word	0x40021000

08000898 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8000898:	b480      	push	{r7}
 800089a:	b083      	sub	sp, #12
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80008a0:	4b06      	ldr	r3, [pc, #24]	@ (80008bc <LL_FLASH_SetLatency+0x24>)
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	f023 0207 	bic.w	r2, r3, #7
 80008a8:	4904      	ldr	r1, [pc, #16]	@ (80008bc <LL_FLASH_SetLatency+0x24>)
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	4313      	orrs	r3, r2
 80008ae:	600b      	str	r3, [r1, #0]
}
 80008b0:	bf00      	nop
 80008b2:	370c      	adds	r7, #12
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bc80      	pop	{r7}
 80008b8:	4770      	bx	lr
 80008ba:	bf00      	nop
 80008bc:	40022000 	.word	0x40022000

080008c0 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80008c0:	b480      	push	{r7}
 80008c2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80008c4:	4b03      	ldr	r3, [pc, #12]	@ (80008d4 <LL_FLASH_GetLatency+0x14>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	f003 0307 	and.w	r3, r3, #7
}
 80008cc:	4618      	mov	r0, r3
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bc80      	pop	{r7}
 80008d2:	4770      	bx	lr
 80008d4:	40022000 	.word	0x40022000

080008d8 <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 80008d8:	b480      	push	{r7}
 80008da:	b083      	sub	sp, #12
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	601a      	str	r2, [r3, #0]
}
 80008ec:	bf00      	nop
 80008ee:	370c      	adds	r7, #12
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bc80      	pop	{r7}
 80008f4:	4770      	bx	lr
	...

080008f8 <LL_TIM_OC_DisableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 80008f8:	b480      	push	{r7}
 80008fa:	b085      	sub	sp, #20
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
 8000900:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8000902:	683b      	ldr	r3, [r7, #0]
 8000904:	2b01      	cmp	r3, #1
 8000906:	d01c      	beq.n	8000942 <LL_TIM_OC_DisableFast+0x4a>
 8000908:	683b      	ldr	r3, [r7, #0]
 800090a:	2b04      	cmp	r3, #4
 800090c:	d017      	beq.n	800093e <LL_TIM_OC_DisableFast+0x46>
 800090e:	683b      	ldr	r3, [r7, #0]
 8000910:	2b10      	cmp	r3, #16
 8000912:	d012      	beq.n	800093a <LL_TIM_OC_DisableFast+0x42>
 8000914:	683b      	ldr	r3, [r7, #0]
 8000916:	2b40      	cmp	r3, #64	@ 0x40
 8000918:	d00d      	beq.n	8000936 <LL_TIM_OC_DisableFast+0x3e>
 800091a:	683b      	ldr	r3, [r7, #0]
 800091c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000920:	d007      	beq.n	8000932 <LL_TIM_OC_DisableFast+0x3a>
 8000922:	683b      	ldr	r3, [r7, #0]
 8000924:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000928:	d101      	bne.n	800092e <LL_TIM_OC_DisableFast+0x36>
 800092a:	2305      	movs	r3, #5
 800092c:	e00a      	b.n	8000944 <LL_TIM_OC_DisableFast+0x4c>
 800092e:	2306      	movs	r3, #6
 8000930:	e008      	b.n	8000944 <LL_TIM_OC_DisableFast+0x4c>
 8000932:	2304      	movs	r3, #4
 8000934:	e006      	b.n	8000944 <LL_TIM_OC_DisableFast+0x4c>
 8000936:	2303      	movs	r3, #3
 8000938:	e004      	b.n	8000944 <LL_TIM_OC_DisableFast+0x4c>
 800093a:	2302      	movs	r3, #2
 800093c:	e002      	b.n	8000944 <LL_TIM_OC_DisableFast+0x4c>
 800093e:	2301      	movs	r3, #1
 8000940:	e000      	b.n	8000944 <LL_TIM_OC_DisableFast+0x4c>
 8000942:	2300      	movs	r3, #0
 8000944:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	3318      	adds	r3, #24
 800094a:	4619      	mov	r1, r3
 800094c:	7bfb      	ldrb	r3, [r7, #15]
 800094e:	4a0a      	ldr	r2, [pc, #40]	@ (8000978 <LL_TIM_OC_DisableFast+0x80>)
 8000950:	5cd3      	ldrb	r3, [r2, r3]
 8000952:	440b      	add	r3, r1
 8000954:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8000956:	68bb      	ldr	r3, [r7, #8]
 8000958:	681a      	ldr	r2, [r3, #0]
 800095a:	7bfb      	ldrb	r3, [r7, #15]
 800095c:	4907      	ldr	r1, [pc, #28]	@ (800097c <LL_TIM_OC_DisableFast+0x84>)
 800095e:	5ccb      	ldrb	r3, [r1, r3]
 8000960:	4619      	mov	r1, r3
 8000962:	2304      	movs	r3, #4
 8000964:	408b      	lsls	r3, r1
 8000966:	43db      	mvns	r3, r3
 8000968:	401a      	ands	r2, r3
 800096a:	68bb      	ldr	r3, [r7, #8]
 800096c:	601a      	str	r2, [r3, #0]

}
 800096e:	bf00      	nop
 8000970:	3714      	adds	r7, #20
 8000972:	46bd      	mov	sp, r7
 8000974:	bc80      	pop	{r7}
 8000976:	4770      	bx	lr
 8000978:	080022d4 	.word	0x080022d4
 800097c:	080022dc 	.word	0x080022dc

08000980 <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8000980:	b480      	push	{r7}
 8000982:	b085      	sub	sp, #20
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
 8000988:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800098a:	683b      	ldr	r3, [r7, #0]
 800098c:	2b01      	cmp	r3, #1
 800098e:	d01c      	beq.n	80009ca <LL_TIM_OC_EnablePreload+0x4a>
 8000990:	683b      	ldr	r3, [r7, #0]
 8000992:	2b04      	cmp	r3, #4
 8000994:	d017      	beq.n	80009c6 <LL_TIM_OC_EnablePreload+0x46>
 8000996:	683b      	ldr	r3, [r7, #0]
 8000998:	2b10      	cmp	r3, #16
 800099a:	d012      	beq.n	80009c2 <LL_TIM_OC_EnablePreload+0x42>
 800099c:	683b      	ldr	r3, [r7, #0]
 800099e:	2b40      	cmp	r3, #64	@ 0x40
 80009a0:	d00d      	beq.n	80009be <LL_TIM_OC_EnablePreload+0x3e>
 80009a2:	683b      	ldr	r3, [r7, #0]
 80009a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80009a8:	d007      	beq.n	80009ba <LL_TIM_OC_EnablePreload+0x3a>
 80009aa:	683b      	ldr	r3, [r7, #0]
 80009ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80009b0:	d101      	bne.n	80009b6 <LL_TIM_OC_EnablePreload+0x36>
 80009b2:	2305      	movs	r3, #5
 80009b4:	e00a      	b.n	80009cc <LL_TIM_OC_EnablePreload+0x4c>
 80009b6:	2306      	movs	r3, #6
 80009b8:	e008      	b.n	80009cc <LL_TIM_OC_EnablePreload+0x4c>
 80009ba:	2304      	movs	r3, #4
 80009bc:	e006      	b.n	80009cc <LL_TIM_OC_EnablePreload+0x4c>
 80009be:	2303      	movs	r3, #3
 80009c0:	e004      	b.n	80009cc <LL_TIM_OC_EnablePreload+0x4c>
 80009c2:	2302      	movs	r3, #2
 80009c4:	e002      	b.n	80009cc <LL_TIM_OC_EnablePreload+0x4c>
 80009c6:	2301      	movs	r3, #1
 80009c8:	e000      	b.n	80009cc <LL_TIM_OC_EnablePreload+0x4c>
 80009ca:	2300      	movs	r3, #0
 80009cc:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	3318      	adds	r3, #24
 80009d2:	4619      	mov	r1, r3
 80009d4:	7bfb      	ldrb	r3, [r7, #15]
 80009d6:	4a0a      	ldr	r2, [pc, #40]	@ (8000a00 <LL_TIM_OC_EnablePreload+0x80>)
 80009d8:	5cd3      	ldrb	r3, [r2, r3]
 80009da:	440b      	add	r3, r1
 80009dc:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 80009de:	68bb      	ldr	r3, [r7, #8]
 80009e0:	681a      	ldr	r2, [r3, #0]
 80009e2:	7bfb      	ldrb	r3, [r7, #15]
 80009e4:	4907      	ldr	r1, [pc, #28]	@ (8000a04 <LL_TIM_OC_EnablePreload+0x84>)
 80009e6:	5ccb      	ldrb	r3, [r1, r3]
 80009e8:	4619      	mov	r1, r3
 80009ea:	2308      	movs	r3, #8
 80009ec:	408b      	lsls	r3, r1
 80009ee:	431a      	orrs	r2, r3
 80009f0:	68bb      	ldr	r3, [r7, #8]
 80009f2:	601a      	str	r2, [r3, #0]
}
 80009f4:	bf00      	nop
 80009f6:	3714      	adds	r7, #20
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bc80      	pop	{r7}
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop
 8000a00:	080022d4 	.word	0x080022d4
 8000a04:	080022dc 	.word	0x080022dc

08000a08 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	b083      	sub	sp, #12
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
 8000a10:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	689b      	ldr	r3, [r3, #8]
 8000a16:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000a1a:	f023 0307 	bic.w	r3, r3, #7
 8000a1e:	683a      	ldr	r2, [r7, #0]
 8000a20:	431a      	orrs	r2, r3
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	609a      	str	r2, [r3, #8]
}
 8000a26:	bf00      	nop
 8000a28:	370c      	adds	r7, #12
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bc80      	pop	{r7}
 8000a2e:	4770      	bx	lr

08000a30 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8000a30:	b480      	push	{r7}
 8000a32:	b083      	sub	sp, #12
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
 8000a38:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	685b      	ldr	r3, [r3, #4]
 8000a3e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8000a42:	683b      	ldr	r3, [r7, #0]
 8000a44:	431a      	orrs	r2, r3
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	605a      	str	r2, [r3, #4]
}
 8000a4a:	bf00      	nop
 8000a4c:	370c      	adds	r7, #12
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bc80      	pop	{r7}
 8000a52:	4770      	bx	lr

08000a54 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8000a54:	b480      	push	{r7}
 8000a56:	b083      	sub	sp, #12
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	689b      	ldr	r3, [r3, #8]
 8000a60:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	609a      	str	r2, [r3, #8]
}
 8000a68:	bf00      	nop
 8000a6a:	370c      	adds	r7, #12
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bc80      	pop	{r7}
 8000a70:	4770      	bx	lr

08000a72 <LL_USART_Enable>:
{
 8000a72:	b480      	push	{r7}
 8000a74:	b083      	sub	sp, #12
 8000a76:	af00      	add	r7, sp, #0
 8000a78:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	68db      	ldr	r3, [r3, #12]
 8000a7e:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	60da      	str	r2, [r3, #12]
}
 8000a86:	bf00      	nop
 8000a88:	370c      	adds	r7, #12
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bc80      	pop	{r7}
 8000a8e:	4770      	bx	lr

08000a90 <LL_USART_ConfigAsyncMode>:
{
 8000a90:	b480      	push	{r7}
 8000a92:	b083      	sub	sp, #12
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	691b      	ldr	r3, [r3, #16]
 8000a9c:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	695b      	ldr	r3, [r3, #20]
 8000aa8:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	615a      	str	r2, [r3, #20]
}
 8000ab0:	bf00      	nop
 8000ab2:	370c      	adds	r7, #12
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bc80      	pop	{r7}
 8000ab8:	4770      	bx	lr

08000aba <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_OUTPUT
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8000aba:	b490      	push	{r4, r7}
 8000abc:	b088      	sub	sp, #32
 8000abe:	af00      	add	r7, sp, #0
 8000ac0:	60f8      	str	r0, [r7, #12]
 8000ac2:	60b9      	str	r1, [r7, #8]
 8000ac4:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	461a      	mov	r2, r3
 8000aca:	68bb      	ldr	r3, [r7, #8]
 8000acc:	0e1b      	lsrs	r3, r3, #24
 8000ace:	4413      	add	r3, r2
 8000ad0:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 8000ad2:	6822      	ldr	r2, [r4, #0]
 8000ad4:	68bb      	ldr	r3, [r7, #8]
 8000ad6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ad8:	697b      	ldr	r3, [r7, #20]
 8000ada:	fa93 f3a3 	rbit	r3, r3
 8000ade:	613b      	str	r3, [r7, #16]
  return result;
 8000ae0:	693b      	ldr	r3, [r7, #16]
 8000ae2:	fab3 f383 	clz	r3, r3
 8000ae6:	b2db      	uxtb	r3, r3
 8000ae8:	009b      	lsls	r3, r3, #2
 8000aea:	210f      	movs	r1, #15
 8000aec:	fa01 f303 	lsl.w	r3, r1, r3
 8000af0:	43db      	mvns	r3, r3
 8000af2:	401a      	ands	r2, r3
 8000af4:	68bb      	ldr	r3, [r7, #8]
 8000af6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000af8:	69fb      	ldr	r3, [r7, #28]
 8000afa:	fa93 f3a3 	rbit	r3, r3
 8000afe:	61bb      	str	r3, [r7, #24]
  return result;
 8000b00:	69bb      	ldr	r3, [r7, #24]
 8000b02:	fab3 f383 	clz	r3, r3
 8000b06:	b2db      	uxtb	r3, r3
 8000b08:	009b      	lsls	r3, r3, #2
 8000b0a:	6879      	ldr	r1, [r7, #4]
 8000b0c:	fa01 f303 	lsl.w	r3, r1, r3
 8000b10:	4313      	orrs	r3, r2
 8000b12:	6023      	str	r3, [r4, #0]
}
 8000b14:	bf00      	nop
 8000b16:	3720      	adds	r7, #32
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bc90      	pop	{r4, r7}
 8000b1c:	4770      	bx	lr

08000b1e <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000b1e:	b480      	push	{r7}
 8000b20:	b083      	sub	sp, #12
 8000b22:	af00      	add	r7, sp, #0
 8000b24:	6078      	str	r0, [r7, #4]
 8000b26:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8000b28:	683b      	ldr	r3, [r7, #0]
 8000b2a:	0a1b      	lsrs	r3, r3, #8
 8000b2c:	b29a      	uxth	r2, r3
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	615a      	str	r2, [r3, #20]
}
 8000b32:	bf00      	nop
 8000b34:	370c      	adds	r7, #12
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bc80      	pop	{r7}
 8000b3a:	4770      	bx	lr

08000b3c <LL_GPIO_AF_Remap_SWJ_NOJTAG>:
  * @rmtoll MAPR          SWJ_CFG           LL_GPIO_AF_Remap_SWJ_NOJTAG
  * @note  NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_AF_Remap_SWJ_NOJTAG(void)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	af00      	add	r7, sp, #0
  MODIFY_REG(AFIO->MAPR, AFIO_MAPR_SWJ_CFG, AFIO_MAPR_SWJ_CFG_JTAGDISABLE);
 8000b40:	4b05      	ldr	r3, [pc, #20]	@ (8000b58 <LL_GPIO_AF_Remap_SWJ_NOJTAG+0x1c>)
 8000b42:	685b      	ldr	r3, [r3, #4]
 8000b44:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000b48:	4a03      	ldr	r2, [pc, #12]	@ (8000b58 <LL_GPIO_AF_Remap_SWJ_NOJTAG+0x1c>)
 8000b4a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000b4e:	6053      	str	r3, [r2, #4]
}
 8000b50:	bf00      	nop
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bc80      	pop	{r7}
 8000b56:	4770      	bx	lr
 8000b58:	40010000 	.word	0x40010000

08000b5c <LL_GPIO_AF_SetEXTISource>:
  *         @arg @ref LL_GPIO_AF_EXTI_LINE14
  *         @arg @ref LL_GPIO_AF_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_AF_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	b085      	sub	sp, #20
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
 8000b64:	6039      	str	r1, [r7, #0]
  MODIFY_REG(AFIO->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 8000b66:	4a13      	ldr	r2, [pc, #76]	@ (8000bb4 <LL_GPIO_AF_SetEXTISource+0x58>)
 8000b68:	683b      	ldr	r3, [r7, #0]
 8000b6a:	b2db      	uxtb	r3, r3
 8000b6c:	3302      	adds	r3, #2
 8000b6e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000b72:	683b      	ldr	r3, [r7, #0]
 8000b74:	0c1b      	lsrs	r3, r3, #16
 8000b76:	43db      	mvns	r3, r3
 8000b78:	ea02 0103 	and.w	r1, r2, r3
 8000b7c:	683b      	ldr	r3, [r7, #0]
 8000b7e:	0c1b      	lsrs	r3, r3, #16
 8000b80:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b82:	68fb      	ldr	r3, [r7, #12]
 8000b84:	fa93 f3a3 	rbit	r3, r3
 8000b88:	60bb      	str	r3, [r7, #8]
  return result;
 8000b8a:	68bb      	ldr	r3, [r7, #8]
 8000b8c:	fab3 f383 	clz	r3, r3
 8000b90:	b2db      	uxtb	r3, r3
 8000b92:	461a      	mov	r2, r3
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	fa03 f202 	lsl.w	r2, r3, r2
 8000b9a:	4806      	ldr	r0, [pc, #24]	@ (8000bb4 <LL_GPIO_AF_SetEXTISource+0x58>)
 8000b9c:	683b      	ldr	r3, [r7, #0]
 8000b9e:	b2db      	uxtb	r3, r3
 8000ba0:	430a      	orrs	r2, r1
 8000ba2:	3302      	adds	r3, #2
 8000ba4:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8000ba8:	bf00      	nop
 8000baa:	3714      	adds	r7, #20
 8000bac:	46bd      	mov	sp, r7
 8000bae:	bc80      	pop	{r7}
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop
 8000bb4:	40010000 	.word	0x40010000

08000bb8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_AFIO);
 8000bbc:	2001      	movs	r0, #1
 8000bbe:	f7ff fe53 	bl	8000868 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8000bc2:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8000bc6:	f7ff fe37 	bl	8000838 <LL_APB1_GRP1_EnableClock>

  /* System interrupt init*/
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bca:	2003      	movs	r0, #3
 8000bcc:	f7ff fb3a 	bl	8000244 <__NVIC_SetPriorityGrouping>

  /* SysTick_IRQn interrupt configuration */
  NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 8000bd0:	f7ff fb5c 	bl	800028c <__NVIC_GetPriorityGrouping>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	210f      	movs	r1, #15
 8000bda:	4618      	mov	r0, r3
 8000bdc:	f7ff fbaa 	bl	8000334 <NVIC_EncodePriority>
 8000be0:	4603      	mov	r3, r0
 8000be2:	4619      	mov	r1, r3
 8000be4:	f04f 30ff 	mov.w	r0, #4294967295
 8000be8:	f7ff fb7a 	bl	80002e0 <__NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  LL_GPIO_AF_Remap_SWJ_NOJTAG();
 8000bec:	f7ff ffa6 	bl	8000b3c <LL_GPIO_AF_Remap_SWJ_NOJTAG>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bf0:	f000 f81a 	bl	8000c28 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bf4:	f000 fa82 	bl	80010fc <MX_GPIO_Init>
  MX_DMA_Init();
 8000bf8:	f000 fa68 	bl	80010cc <MX_DMA_Init>
  MX_ADC1_Init();
 8000bfc:	f000 f856 	bl	8000cac <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8000c00:	f000 f9b6 	bl	8000f70 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8000c04:	f000 f982 	bl	8000f0c <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8000c08:	f000 fa0a 	bl	8001020 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8000c0c:	f000 f8e8 	bl	8000de0 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  UARTConfig(&uart_cfg_1, USART1, USART1_IRQn);
 8000c10:	2225      	movs	r2, #37	@ 0x25
 8000c12:	4903      	ldr	r1, [pc, #12]	@ (8000c20 <main+0x68>)
 8000c14:	4803      	ldr	r0, [pc, #12]	@ (8000c24 <main+0x6c>)
 8000c16:	f7ff fadd 	bl	80001d4 <UARTConfig>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000c1a:	bf00      	nop
 8000c1c:	e7fd      	b.n	8000c1a <main+0x62>
 8000c1e:	bf00      	nop
 8000c20:	40013800 	.word	0x40013800
 8000c24:	20000020 	.word	0x20000020

08000c28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_2);
 8000c2c:	2002      	movs	r0, #2
 8000c2e:	f7ff fe33 	bl	8000898 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_2)
 8000c32:	bf00      	nop
 8000c34:	f7ff fe44 	bl	80008c0 <LL_FLASH_GetLatency>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	2b02      	cmp	r3, #2
 8000c3c:	d1fa      	bne.n	8000c34 <SystemClock_Config+0xc>
  {
  }
  LL_RCC_HSE_Enable();
 8000c3e:	f7ff fd1b 	bl	8000678 <LL_RCC_HSE_Enable>

   /* Wait till HSE is ready */
  while(LL_RCC_HSE_IsReady() != 1)
 8000c42:	bf00      	nop
 8000c44:	f7ff fd26 	bl	8000694 <LL_RCC_HSE_IsReady>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	2b01      	cmp	r3, #1
 8000c4c:	d1fa      	bne.n	8000c44 <SystemClock_Config+0x1c>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE_DIV_2, LL_RCC_PLL_MUL_15);
 8000c4e:	f44f 1150 	mov.w	r1, #3407872	@ 0x340000
 8000c52:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 8000c56:	f7ff fdbf 	bl	80007d8 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 8000c5a:	f7ff fd9d 	bl	8000798 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8000c5e:	bf00      	nop
 8000c60:	f7ff fda8 	bl	80007b4 <LL_RCC_PLL_IsReady>
 8000c64:	4603      	mov	r3, r0
 8000c66:	2b01      	cmp	r3, #1
 8000c68:	d1fa      	bne.n	8000c60 <SystemClock_Config+0x38>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000c6a:	2000      	movs	r0, #0
 8000c6c:	f7ff fd44 	bl	80006f8 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
 8000c70:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8000c74:	f7ff fd54 	bl	8000720 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8000c78:	2000      	movs	r0, #0
 8000c7a:	f7ff fd65 	bl	8000748 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8000c7e:	2002      	movs	r0, #2
 8000c80:	f7ff fd1a 	bl	80006b8 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8000c84:	bf00      	nop
 8000c86:	f7ff fd2b 	bl	80006e0 <LL_RCC_GetSysClkSource>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	2b08      	cmp	r3, #8
 8000c8e:	d1fa      	bne.n	8000c86 <SystemClock_Config+0x5e>
  {

  }
  LL_Init1msTick(60000000);
 8000c90:	4805      	ldr	r0, [pc, #20]	@ (8000ca8 <SystemClock_Config+0x80>)
 8000c92:	f001 fac7 	bl	8002224 <LL_Init1msTick>
  LL_SetSystemCoreClock(60000000);
 8000c96:	4804      	ldr	r0, [pc, #16]	@ (8000ca8 <SystemClock_Config+0x80>)
 8000c98:	f001 fad2 	bl	8002240 <LL_SetSystemCoreClock>
  LL_RCC_SetADCClockSource(LL_RCC_ADC_CLKSRC_PCLK2_DIV_6);
 8000c9c:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8000ca0:	f7ff fd66 	bl	8000770 <LL_RCC_SetADCClockSource>
}
 8000ca4:	bf00      	nop
 8000ca6:	bd80      	pop	{r7, pc}
 8000ca8:	03938700 	.word	0x03938700

08000cac <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b08e      	sub	sp, #56	@ 0x38
 8000cb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8000cb2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	601a      	str	r2, [r3, #0]
 8000cba:	605a      	str	r2, [r3, #4]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 8000cc0:	f107 0318 	add.w	r3, r7, #24
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	601a      	str	r2, [r3, #0]
 8000cc8:	605a      	str	r2, [r3, #4]
 8000cca:	609a      	str	r2, [r3, #8]
 8000ccc:	60da      	str	r2, [r3, #12]
 8000cce:	611a      	str	r2, [r3, #16]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cd0:	1d3b      	adds	r3, r7, #4
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	601a      	str	r2, [r3, #0]
 8000cd6:	605a      	str	r2, [r3, #4]
 8000cd8:	609a      	str	r2, [r3, #8]
 8000cda:	60da      	str	r2, [r3, #12]
 8000cdc:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_ADC1);
 8000cde:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000ce2:	f7ff fdc1 	bl	8000868 <LL_APB2_GRP1_EnableClock>

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 8000ce6:	2004      	movs	r0, #4
 8000ce8:	f7ff fdbe 	bl	8000868 <LL_APB2_GRP1_EnableClock>
  /**ADC1 GPIO Configuration
  PA0-WKUP   ------> ADC1_IN0
  PA1   ------> ADC1_IN1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1;
 8000cec:	f240 3303 	movw	r3, #771	@ 0x303
 8000cf0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	60bb      	str	r3, [r7, #8]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cf6:	1d3b      	adds	r3, r7, #4
 8000cf8:	4619      	mov	r1, r3
 8000cfa:	4835      	ldr	r0, [pc, #212]	@ (8000dd0 <MX_ADC1_Init+0x124>)
 8000cfc:	f000 fd33 	bl	8001766 <LL_GPIO_Init>

  /* ADC1 DMA Init */

  /* ADC1 Init */
  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_1, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8000d00:	2200      	movs	r2, #0
 8000d02:	2101      	movs	r1, #1
 8000d04:	4833      	ldr	r0, [pc, #204]	@ (8000dd4 <MX_ADC1_Init+0x128>)
 8000d06:	f7ff fbc7 	bl	8000498 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PRIORITY_LOW);
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2101      	movs	r1, #1
 8000d0e:	4831      	ldr	r0, [pc, #196]	@ (8000dd4 <MX_ADC1_Init+0x128>)
 8000d10:	f7ff fc90 	bl	8000634 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MODE_NORMAL);
 8000d14:	2200      	movs	r2, #0
 8000d16:	2101      	movs	r1, #1
 8000d18:	482e      	ldr	r0, [pc, #184]	@ (8000dd4 <MX_ADC1_Init+0x128>)
 8000d1a:	f7ff fbe1 	bl	80004e0 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PERIPH_NOINCREMENT);
 8000d1e:	2200      	movs	r2, #0
 8000d20:	2101      	movs	r1, #1
 8000d22:	482c      	ldr	r0, [pc, #176]	@ (8000dd4 <MX_ADC1_Init+0x128>)
 8000d24:	f7ff fbfe 	bl	8000524 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MEMORY_INCREMENT);
 8000d28:	2280      	movs	r2, #128	@ 0x80
 8000d2a:	2101      	movs	r1, #1
 8000d2c:	4829      	ldr	r0, [pc, #164]	@ (8000dd4 <MX_ADC1_Init+0x128>)
 8000d2e:	f7ff fc1b 	bl	8000568 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PDATAALIGN_HALFWORD);
 8000d32:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000d36:	2101      	movs	r1, #1
 8000d38:	4826      	ldr	r0, [pc, #152]	@ (8000dd4 <MX_ADC1_Init+0x128>)
 8000d3a:	f7ff fc37 	bl	80005ac <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MDATAALIGN_HALFWORD);
 8000d3e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000d42:	2101      	movs	r1, #1
 8000d44:	4823      	ldr	r0, [pc, #140]	@ (8000dd4 <MX_ADC1_Init+0x128>)
 8000d46:	f7ff fc53 	bl	80005f0 <LL_DMA_SetMemorySize>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	633b      	str	r3, [r7, #48]	@ 0x30
  ADC_InitStruct.SequencersScanMode = LL_ADC_SEQ_SCAN_ENABLE;
 8000d4e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d52:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 8000d54:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000d58:	4619      	mov	r1, r3
 8000d5a:	481f      	ldr	r0, [pc, #124]	@ (8000dd8 <MX_ADC1_Init+0x12c>)
 8000d5c:	f000 face 	bl	80012fc <LL_ADC_Init>
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 8000d60:	2300      	movs	r3, #0
 8000d62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 8000d64:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000d68:	4619      	mov	r1, r3
 8000d6a:	481b      	ldr	r0, [pc, #108]	@ (8000dd8 <MX_ADC1_Init+0x12c>)
 8000d6c:	f000 fa94 	bl	8001298 <LL_ADC_CommonInit>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 8000d70:	f44f 2360 	mov.w	r3, #917504	@ 0xe0000
 8000d74:	61bb      	str	r3, [r7, #24]
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS;
 8000d76:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000d7a:	61fb      	str	r3, [r7, #28]
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	623b      	str	r3, [r7, #32]
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 8000d80:	2300      	movs	r3, #0
 8000d82:	627b      	str	r3, [r7, #36]	@ 0x24
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_UNLIMITED;
 8000d84:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d88:	62bb      	str	r3, [r7, #40]	@ 0x28
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 8000d8a:	f107 0318 	add.w	r3, r7, #24
 8000d8e:	4619      	mov	r1, r3
 8000d90:	4811      	ldr	r0, [pc, #68]	@ (8000dd8 <MX_ADC1_Init+0x12c>)
 8000d92:	f000 fada 	bl	800134a <LL_ADC_REG_Init>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_0);
 8000d96:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000d9a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d9e:	480e      	ldr	r0, [pc, #56]	@ (8000dd8 <MX_ADC1_Init+0x12c>)
 8000da0:	f7ff fafa 	bl	8000398 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_0, LL_ADC_SAMPLINGTIME_1CYCLE_5);
 8000da4:	2200      	movs	r2, #0
 8000da6:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8000daa:	480b      	ldr	r0, [pc, #44]	@ (8000dd8 <MX_ADC1_Init+0x12c>)
 8000dac:	f7ff fb29 	bl	8000402 <LL_ADC_SetChannelSamplingTime>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_2, LL_ADC_CHANNEL_1);
 8000db0:	4a0a      	ldr	r2, [pc, #40]	@ (8000ddc <MX_ADC1_Init+0x130>)
 8000db2:	f240 2105 	movw	r1, #517	@ 0x205
 8000db6:	4808      	ldr	r0, [pc, #32]	@ (8000dd8 <MX_ADC1_Init+0x12c>)
 8000db8:	f7ff faee 	bl	8000398 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_1CYCLE_5);
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	4907      	ldr	r1, [pc, #28]	@ (8000ddc <MX_ADC1_Init+0x130>)
 8000dc0:	4805      	ldr	r0, [pc, #20]	@ (8000dd8 <MX_ADC1_Init+0x12c>)
 8000dc2:	f7ff fb1e 	bl	8000402 <LL_ADC_SetChannelSamplingTime>
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000dc6:	bf00      	nop
 8000dc8:	3738      	adds	r7, #56	@ 0x38
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	bf00      	nop
 8000dd0:	40010800 	.word	0x40010800
 8000dd4:	40020000 	.word	0x40020000
 8000dd8:	40012400 	.word	0x40012400
 8000ddc:	02300001 	.word	0x02300001

08000de0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b098      	sub	sp, #96	@ 0x60
 8000de4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8000de6:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000dea:	2200      	movs	r2, #0
 8000dec:	601a      	str	r2, [r3, #0]
 8000dee:	605a      	str	r2, [r3, #4]
 8000df0:	609a      	str	r2, [r3, #8]
 8000df2:	60da      	str	r2, [r3, #12]
 8000df4:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8000df6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000dfa:	2220      	movs	r2, #32
 8000dfc:	2100      	movs	r1, #0
 8000dfe:	4618      	mov	r0, r3
 8000e00:	f001 fa2c 	bl	800225c <memset>
  LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 8000e04:	f107 0314 	add.w	r3, r7, #20
 8000e08:	2200      	movs	r2, #0
 8000e0a:	601a      	str	r2, [r3, #0]
 8000e0c:	605a      	str	r2, [r3, #4]
 8000e0e:	609a      	str	r2, [r3, #8]
 8000e10:	60da      	str	r2, [r3, #12]
 8000e12:	611a      	str	r2, [r3, #16]
 8000e14:	615a      	str	r2, [r3, #20]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e16:	463b      	mov	r3, r7
 8000e18:	2200      	movs	r2, #0
 8000e1a:	601a      	str	r2, [r3, #0]
 8000e1c:	605a      	str	r2, [r3, #4]
 8000e1e:	609a      	str	r2, [r3, #8]
 8000e20:	60da      	str	r2, [r3, #12]
 8000e22:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM1);
 8000e24:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8000e28:	f7ff fd1e 	bl	8000868 <LL_APB2_GRP1_EnableClock>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8000e32:	2300      	movs	r3, #0
 8000e34:	653b      	str	r3, [r7, #80]	@ 0x50
  TIM_InitStruct.Autoreload = 65535;
 8000e36:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000e3a:	657b      	str	r3, [r7, #84]	@ 0x54
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	65bb      	str	r3, [r7, #88]	@ 0x58
  TIM_InitStruct.RepetitionCounter = 0;
 8000e40:	2300      	movs	r3, #0
 8000e42:	65fb      	str	r3, [r7, #92]	@ 0x5c
  LL_TIM_Init(TIM1, &TIM_InitStruct);
 8000e44:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000e48:	4619      	mov	r1, r3
 8000e4a:	482d      	ldr	r0, [pc, #180]	@ (8000f00 <MX_TIM1_Init+0x120>)
 8000e4c:	f000 fe6e 	bl	8001b2c <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM1);
 8000e50:	482b      	ldr	r0, [pc, #172]	@ (8000f00 <MX_TIM1_Init+0x120>)
 8000e52:	f7ff fd41 	bl	80008d8 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM1, LL_TIM_CLOCKSOURCE_INTERNAL);
 8000e56:	2100      	movs	r1, #0
 8000e58:	4829      	ldr	r0, [pc, #164]	@ (8000f00 <MX_TIM1_Init+0x120>)
 8000e5a:	f7ff fdd5 	bl	8000a08 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH1);
 8000e5e:	2101      	movs	r1, #1
 8000e60:	4827      	ldr	r0, [pc, #156]	@ (8000f00 <MX_TIM1_Init+0x120>)
 8000e62:	f7ff fd8d 	bl	8000980 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8000e66:	2360      	movs	r3, #96	@ 0x60
 8000e68:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	633b      	str	r3, [r7, #48]	@ 0x30
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	637b      	str	r3, [r7, #52]	@ 0x34
  TIM_OC_InitStruct.CompareValue = 0;
 8000e72:	2300      	movs	r3, #0
 8000e74:	63bb      	str	r3, [r7, #56]	@ 0x38
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8000e76:	2300      	movs	r3, #0
 8000e78:	63fb      	str	r3, [r7, #60]	@ 0x3c
  TIM_OC_InitStruct.OCNPolarity = LL_TIM_OCPOLARITY_HIGH;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	643b      	str	r3, [r7, #64]	@ 0x40
  TIM_OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_LOW;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	647b      	str	r3, [r7, #68]	@ 0x44
  TIM_OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 8000e82:	2300      	movs	r3, #0
 8000e84:	64bb      	str	r3, [r7, #72]	@ 0x48
  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8000e86:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000e8a:	461a      	mov	r2, r3
 8000e8c:	2101      	movs	r1, #1
 8000e8e:	481c      	ldr	r0, [pc, #112]	@ (8000f00 <MX_TIM1_Init+0x120>)
 8000e90:	f000 feaa 	bl	8001be8 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH1);
 8000e94:	2101      	movs	r1, #1
 8000e96:	481a      	ldr	r0, [pc, #104]	@ (8000f00 <MX_TIM1_Init+0x120>)
 8000e98:	f7ff fd2e 	bl	80008f8 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM1, LL_TIM_TRGO_RESET);
 8000e9c:	2100      	movs	r1, #0
 8000e9e:	4818      	ldr	r0, [pc, #96]	@ (8000f00 <MX_TIM1_Init+0x120>)
 8000ea0:	f7ff fdc6 	bl	8000a30 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM1);
 8000ea4:	4816      	ldr	r0, [pc, #88]	@ (8000f00 <MX_TIM1_Init+0x120>)
 8000ea6:	f7ff fdd5 	bl	8000a54 <LL_TIM_DisableMasterSlaveMode>
  TIM_BDTRInitStruct.OSSRState = LL_TIM_OSSR_DISABLE;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	617b      	str	r3, [r7, #20]
  TIM_BDTRInitStruct.OSSIState = LL_TIM_OSSI_DISABLE;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	61bb      	str	r3, [r7, #24]
  TIM_BDTRInitStruct.LockLevel = LL_TIM_LOCKLEVEL_OFF;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	61fb      	str	r3, [r7, #28]
  TIM_BDTRInitStruct.DeadTime = 0;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	f887 3020 	strb.w	r3, [r7, #32]
  TIM_BDTRInitStruct.BreakState = LL_TIM_BREAK_DISABLE;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	847b      	strh	r3, [r7, #34]	@ 0x22
  TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
 8000ec0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ec4:	627b      	str	r3, [r7, #36]	@ 0x24
  TIM_BDTRInitStruct.AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	62bb      	str	r3, [r7, #40]	@ 0x28
  LL_TIM_BDTR_Init(TIM1, &TIM_BDTRInitStruct);
 8000eca:	f107 0314 	add.w	r3, r7, #20
 8000ece:	4619      	mov	r1, r3
 8000ed0:	480b      	ldr	r0, [pc, #44]	@ (8000f00 <MX_TIM1_Init+0x120>)
 8000ed2:	f000 feca 	bl	8001c6a <LL_TIM_BDTR_Init>
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 8000ed6:	2004      	movs	r0, #4
 8000ed8:	f7ff fcc6 	bl	8000868 <LL_APB2_GRP1_EnableClock>
  /**TIM1 GPIO Configuration
  PA8   ------> TIM1_CH1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 8000edc:	4b09      	ldr	r3, [pc, #36]	@ (8000f04 <MX_TIM1_Init+0x124>)
 8000ede:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000ee0:	2309      	movs	r3, #9
 8000ee2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000ee4:	2302      	movs	r3, #2
 8000ee6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	60fb      	str	r3, [r7, #12]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eec:	463b      	mov	r3, r7
 8000eee:	4619      	mov	r1, r3
 8000ef0:	4805      	ldr	r0, [pc, #20]	@ (8000f08 <MX_TIM1_Init+0x128>)
 8000ef2:	f000 fc38 	bl	8001766 <LL_GPIO_Init>

}
 8000ef6:	bf00      	nop
 8000ef8:	3760      	adds	r7, #96	@ 0x60
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	40012c00 	.word	0x40012c00
 8000f04:	04010001 	.word	0x04010001
 8000f08:	40010800 	.word	0x40010800

08000f0c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b086      	sub	sp, #24
 8000f10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8000f12:	1d3b      	adds	r3, r7, #4
 8000f14:	2200      	movs	r2, #0
 8000f16:	601a      	str	r2, [r3, #0]
 8000f18:	605a      	str	r2, [r3, #4]
 8000f1a:	609a      	str	r2, [r3, #8]
 8000f1c:	60da      	str	r2, [r3, #12]
 8000f1e:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8000f20:	2001      	movs	r0, #1
 8000f22:	f7ff fc89 	bl	8000838 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  TIM_InitStruct.Prescaler = 59;
 8000f26:	233b      	movs	r3, #59	@ 0x3b
 8000f28:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 65535;
 8000f2e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000f32:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8000f34:	2300      	movs	r3, #0
 8000f36:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 8000f38:	1d3b      	adds	r3, r7, #4
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000f40:	f000 fdf4 	bl	8001b2c <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM2);
 8000f44:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000f48:	f7ff fcc6 	bl	80008d8 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM2, LL_TIM_CLOCKSOURCE_INTERNAL);
 8000f4c:	2100      	movs	r1, #0
 8000f4e:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000f52:	f7ff fd59 	bl	8000a08 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 8000f56:	2100      	movs	r1, #0
 8000f58:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000f5c:	f7ff fd68 	bl	8000a30 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 8000f60:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000f64:	f7ff fd76 	bl	8000a54 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000f68:	bf00      	nop
 8000f6a:	3718      	adds	r7, #24
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}

08000f70 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b08c      	sub	sp, #48	@ 0x30
 8000f74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART1_Init 0 */

  /* USER CODE END USART1_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8000f76:	f107 0314 	add.w	r3, r7, #20
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	601a      	str	r2, [r3, #0]
 8000f7e:	605a      	str	r2, [r3, #4]
 8000f80:	609a      	str	r2, [r3, #8]
 8000f82:	60da      	str	r2, [r3, #12]
 8000f84:	611a      	str	r2, [r3, #16]
 8000f86:	615a      	str	r2, [r3, #20]
 8000f88:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f8a:	463b      	mov	r3, r7
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	601a      	str	r2, [r3, #0]
 8000f90:	605a      	str	r2, [r3, #4]
 8000f92:	609a      	str	r2, [r3, #8]
 8000f94:	60da      	str	r2, [r3, #12]
 8000f96:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 8000f98:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8000f9c:	f7ff fc64 	bl	8000868 <LL_APB2_GRP1_EnableClock>

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 8000fa0:	2004      	movs	r0, #4
 8000fa2:	f7ff fc61 	bl	8000868 <LL_APB2_GRP1_EnableClock>
  /**USART1 GPIO Configuration
  PA9   ------> USART1_TX
  PA10   ------> USART1_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 8000fa6:	4b1a      	ldr	r3, [pc, #104]	@ (8001010 <MX_USART1_UART_Init+0xa0>)
 8000fa8:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000faa:	2309      	movs	r3, #9
 8000fac:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8000fae:	2303      	movs	r3, #3
 8000fb0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	60fb      	str	r3, [r7, #12]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fb6:	463b      	mov	r3, r7
 8000fb8:	4619      	mov	r1, r3
 8000fba:	4816      	ldr	r0, [pc, #88]	@ (8001014 <MX_USART1_UART_Init+0xa4>)
 8000fbc:	f000 fbd3 	bl	8001766 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 8000fc0:	4b15      	ldr	r3, [pc, #84]	@ (8001018 <MX_USART1_UART_Init+0xa8>)
 8000fc2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
 8000fc4:	2304      	movs	r3, #4
 8000fc6:	607b      	str	r3, [r7, #4]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fc8:	463b      	mov	r3, r7
 8000fca:	4619      	mov	r1, r3
 8000fcc:	4811      	ldr	r0, [pc, #68]	@ (8001014 <MX_USART1_UART_Init+0xa4>)
 8000fce:	f000 fbca 	bl	8001766 <LL_GPIO_Init>

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8000fd2:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8000fd6:	617b      	str	r3, [r7, #20]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	61bb      	str	r3, [r7, #24]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	623b      	str	r3, [r7, #32]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8000fe4:	230c      	movs	r3, #12
 8000fe6:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8000fec:	2300      	movs	r3, #0
 8000fee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  LL_USART_Init(USART1, &USART_InitStruct);
 8000ff0:	f107 0314 	add.w	r3, r7, #20
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	4809      	ldr	r0, [pc, #36]	@ (800101c <MX_USART1_UART_Init+0xac>)
 8000ff8:	f001 f89a 	bl	8002130 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART1);
 8000ffc:	4807      	ldr	r0, [pc, #28]	@ (800101c <MX_USART1_UART_Init+0xac>)
 8000ffe:	f7ff fd47 	bl	8000a90 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART1);
 8001002:	4806      	ldr	r0, [pc, #24]	@ (800101c <MX_USART1_UART_Init+0xac>)
 8001004:	f7ff fd35 	bl	8000a72 <LL_USART_Enable>
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001008:	bf00      	nop
 800100a:	3730      	adds	r7, #48	@ 0x30
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}
 8001010:	04020002 	.word	0x04020002
 8001014:	40010800 	.word	0x40010800
 8001018:	04040004 	.word	0x04040004
 800101c:	40013800 	.word	0x40013800

08001020 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b08c      	sub	sp, #48	@ 0x30
 8001024:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8001026:	f107 0314 	add.w	r3, r7, #20
 800102a:	2200      	movs	r2, #0
 800102c:	601a      	str	r2, [r3, #0]
 800102e:	605a      	str	r2, [r3, #4]
 8001030:	609a      	str	r2, [r3, #8]
 8001032:	60da      	str	r2, [r3, #12]
 8001034:	611a      	str	r2, [r3, #16]
 8001036:	615a      	str	r2, [r3, #20]
 8001038:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800103a:	463b      	mov	r3, r7
 800103c:	2200      	movs	r2, #0
 800103e:	601a      	str	r2, [r3, #0]
 8001040:	605a      	str	r2, [r3, #4]
 8001042:	609a      	str	r2, [r3, #8]
 8001044:	60da      	str	r2, [r3, #12]
 8001046:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8001048:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800104c:	f7ff fbf4 	bl	8000838 <LL_APB1_GRP1_EnableClock>

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 8001050:	2004      	movs	r0, #4
 8001052:	f7ff fc09 	bl	8000868 <LL_APB2_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 8001056:	f240 4304 	movw	r3, #1028	@ 0x404
 800105a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800105c:	2309      	movs	r3, #9
 800105e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8001060:	2303      	movs	r3, #3
 8001062:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001064:	2300      	movs	r3, #0
 8001066:	60fb      	str	r3, [r7, #12]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001068:	463b      	mov	r3, r7
 800106a:	4619      	mov	r1, r3
 800106c:	4815      	ldr	r0, [pc, #84]	@ (80010c4 <MX_USART2_UART_Init+0xa4>)
 800106e:	f000 fb7a 	bl	8001766 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8001072:	f640 0308 	movw	r3, #2056	@ 0x808
 8001076:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
 8001078:	2304      	movs	r3, #4
 800107a:	607b      	str	r3, [r7, #4]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800107c:	463b      	mov	r3, r7
 800107e:	4619      	mov	r1, r3
 8001080:	4810      	ldr	r0, [pc, #64]	@ (80010c4 <MX_USART2_UART_Init+0xa4>)
 8001082:	f000 fb70 	bl	8001766 <LL_GPIO_Init>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8001086:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 800108a:	617b      	str	r3, [r7, #20]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800108c:	2300      	movs	r3, #0
 800108e:	61bb      	str	r3, [r7, #24]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8001090:	2300      	movs	r3, #0
 8001092:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8001094:	2300      	movs	r3, #0
 8001096:	623b      	str	r3, [r7, #32]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8001098:	230c      	movs	r3, #12
 800109a:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 800109c:	2300      	movs	r3, #0
 800109e:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80010a0:	2300      	movs	r3, #0
 80010a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  LL_USART_Init(USART2, &USART_InitStruct);
 80010a4:	f107 0314 	add.w	r3, r7, #20
 80010a8:	4619      	mov	r1, r3
 80010aa:	4807      	ldr	r0, [pc, #28]	@ (80010c8 <MX_USART2_UART_Init+0xa8>)
 80010ac:	f001 f840 	bl	8002130 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 80010b0:	4805      	ldr	r0, [pc, #20]	@ (80010c8 <MX_USART2_UART_Init+0xa8>)
 80010b2:	f7ff fced 	bl	8000a90 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 80010b6:	4804      	ldr	r0, [pc, #16]	@ (80010c8 <MX_USART2_UART_Init+0xa8>)
 80010b8:	f7ff fcdb 	bl	8000a72 <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80010bc:	bf00      	nop
 80010be:	3730      	adds	r7, #48	@ 0x30
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	40010800 	.word	0x40010800
 80010c8:	40004400 	.word	0x40004400

080010cc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 80010d0:	2001      	movs	r0, #1
 80010d2:	f7ff fb99 	bl	8000808 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),1, 0));
 80010d6:	f7ff f8d9 	bl	800028c <__NVIC_GetPriorityGrouping>
 80010da:	4603      	mov	r3, r0
 80010dc:	2200      	movs	r2, #0
 80010de:	2101      	movs	r1, #1
 80010e0:	4618      	mov	r0, r3
 80010e2:	f7ff f927 	bl	8000334 <NVIC_EncodePriority>
 80010e6:	4603      	mov	r3, r0
 80010e8:	4619      	mov	r1, r3
 80010ea:	200b      	movs	r0, #11
 80010ec:	f7ff f8f8 	bl	80002e0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80010f0:	200b      	movs	r0, #11
 80010f2:	f7ff f8d9 	bl	80002a8 <__NVIC_EnableIRQ>

}
 80010f6:	bf00      	nop
 80010f8:	bd80      	pop	{r7, pc}
	...

080010fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b088      	sub	sp, #32
 8001100:	af00      	add	r7, sp, #0
  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8001102:	f107 0318 	add.w	r3, r7, #24
 8001106:	2200      	movs	r2, #0
 8001108:	601a      	str	r2, [r3, #0]
 800110a:	605a      	str	r2, [r3, #4]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800110c:	1d3b      	adds	r3, r7, #4
 800110e:	2200      	movs	r2, #0
 8001110:	601a      	str	r2, [r3, #0]
 8001112:	605a      	str	r2, [r3, #4]
 8001114:	609a      	str	r2, [r3, #8]
 8001116:	60da      	str	r2, [r3, #12]
 8001118:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOD);
 800111a:	2020      	movs	r0, #32
 800111c:	f7ff fba4 	bl	8000868 <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 8001120:	2004      	movs	r0, #4
 8001122:	f7ff fba1 	bl	8000868 <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOB);
 8001126:	2008      	movs	r0, #8
 8001128:	f7ff fb9e 	bl	8000868 <LL_APB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LED_1_Pin|LED_2_Pin|LED_3_Pin);
 800112c:	f240 7107 	movw	r1, #1799	@ 0x707
 8001130:	4815      	ldr	r0, [pc, #84]	@ (8001188 <MX_GPIO_Init+0x8c>)
 8001132:	f7ff fcf4 	bl	8000b1e <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_AF_SetEXTISource(LL_GPIO_AF_EXTI_PORTA, LL_GPIO_AF_EXTI_LINE4);
 8001136:	4915      	ldr	r1, [pc, #84]	@ (800118c <MX_GPIO_Init+0x90>)
 8001138:	2000      	movs	r0, #0
 800113a:	f7ff fd0f 	bl	8000b5c <LL_GPIO_AF_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_4;
 800113e:	2310      	movs	r3, #16
 8001140:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 8001142:	2301      	movs	r3, #1
 8001144:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8001146:	2300      	movs	r3, #0
 8001148:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 800114a:	2301      	movs	r3, #1
 800114c:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 800114e:	f107 0318 	add.w	r3, r7, #24
 8001152:	4618      	mov	r0, r3
 8001154:	f000 f9d0 	bl	80014f8 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinMode(GPIOA, LL_GPIO_PIN_4, LL_GPIO_MODE_FLOATING);
 8001158:	2204      	movs	r2, #4
 800115a:	f241 0110 	movw	r1, #4112	@ 0x1010
 800115e:	480c      	ldr	r0, [pc, #48]	@ (8001190 <MX_GPIO_Init+0x94>)
 8001160:	f7ff fcab 	bl	8000aba <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = LED_1_Pin|LED_2_Pin|LED_3_Pin;
 8001164:	f240 7307 	movw	r3, #1799	@ 0x707
 8001168:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800116a:	2301      	movs	r3, #1
 800116c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800116e:	2302      	movs	r3, #2
 8001170:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001172:	2300      	movs	r3, #0
 8001174:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001176:	1d3b      	adds	r3, r7, #4
 8001178:	4619      	mov	r1, r3
 800117a:	4803      	ldr	r0, [pc, #12]	@ (8001188 <MX_GPIO_Init+0x8c>)
 800117c:	f000 faf3 	bl	8001766 <LL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001180:	bf00      	nop
 8001182:	3720      	adds	r7, #32
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	40010c00 	.word	0x40010c00
 800118c:	000f0001 	.word	0x000f0001
 8001190:	40010800 	.word	0x40010800

08001194 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001198:	bf00      	nop
 800119a:	e7fd      	b.n	8001198 <NMI_Handler+0x4>

0800119c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800119c:	b480      	push	{r7}
 800119e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011a0:	bf00      	nop
 80011a2:	e7fd      	b.n	80011a0 <HardFault_Handler+0x4>

080011a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011a8:	bf00      	nop
 80011aa:	e7fd      	b.n	80011a8 <MemManage_Handler+0x4>

080011ac <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011ac:	b480      	push	{r7}
 80011ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011b0:	bf00      	nop
 80011b2:	e7fd      	b.n	80011b0 <BusFault_Handler+0x4>

080011b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011b8:	bf00      	nop
 80011ba:	e7fd      	b.n	80011b8 <UsageFault_Handler+0x4>

080011bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011bc:	b480      	push	{r7}
 80011be:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011c0:	bf00      	nop
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bc80      	pop	{r7}
 80011c6:	4770      	bx	lr

080011c8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011c8:	b480      	push	{r7}
 80011ca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011cc:	bf00      	nop
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bc80      	pop	{r7}
 80011d2:	4770      	bx	lr

080011d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011d8:	bf00      	nop
 80011da:	46bd      	mov	sp, r7
 80011dc:	bc80      	pop	{r7}
 80011de:	4770      	bx	lr

080011e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011e0:	b480      	push	{r7}
 80011e2:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011e4:	bf00      	nop
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bc80      	pop	{r7}
 80011ea:	4770      	bx	lr

080011ec <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80011ec:	b480      	push	{r7}
 80011ee:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Channel1_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80011f0:	bf00      	nop
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bc80      	pop	{r7}
 80011f6:	4770      	bx	lr

080011f8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011fc:	bf00      	nop
 80011fe:	46bd      	mov	sp, r7
 8001200:	bc80      	pop	{r7}
 8001202:	4770      	bx	lr

08001204 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001204:	f7ff fff8 	bl	80011f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001208:	480b      	ldr	r0, [pc, #44]	@ (8001238 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800120a:	490c      	ldr	r1, [pc, #48]	@ (800123c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800120c:	4a0c      	ldr	r2, [pc, #48]	@ (8001240 <LoopFillZerobss+0x16>)
  movs r3, #0
 800120e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001210:	e002      	b.n	8001218 <LoopCopyDataInit>

08001212 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001212:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001214:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001216:	3304      	adds	r3, #4

08001218 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001218:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800121a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800121c:	d3f9      	bcc.n	8001212 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800121e:	4a09      	ldr	r2, [pc, #36]	@ (8001244 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001220:	4c09      	ldr	r4, [pc, #36]	@ (8001248 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001222:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001224:	e001      	b.n	800122a <LoopFillZerobss>

08001226 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001226:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001228:	3204      	adds	r2, #4

0800122a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800122a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800122c:	d3fb      	bcc.n	8001226 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800122e:	f001 f81d 	bl	800226c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001232:	f7ff fcc1 	bl	8000bb8 <main>
  bx lr
 8001236:	4770      	bx	lr
  ldr r0, =_sdata
 8001238:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800123c:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8001240:	08002304 	.word	0x08002304
  ldr r2, =_sbss
 8001244:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8001248:	20000140 	.word	0x20000140

0800124c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800124c:	e7fe      	b.n	800124c <ADC1_2_IRQHandler>

0800124e <LL_ADC_REG_SetSequencerLength>:
{
 800124e:	b480      	push	{r7}
 8001250:	b083      	sub	sp, #12
 8001252:	af00      	add	r7, sp, #0
 8001254:	6078      	str	r0, [r7, #4]
 8001256:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800125c:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	431a      	orrs	r2, r3
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8001268:	bf00      	nop
 800126a:	370c      	adds	r7, #12
 800126c:	46bd      	mov	sp, r7
 800126e:	bc80      	pop	{r7}
 8001270:	4770      	bx	lr

08001272 <LL_ADC_IsEnabled>:
  * @rmtoll CR2      ADON           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001272:	b480      	push	{r7}
 8001274:	b083      	sub	sp, #12
 8001276:	af00      	add	r7, sp, #0
 8001278:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->CR2, ADC_CR2_ADON) == (ADC_CR2_ADON));
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	689b      	ldr	r3, [r3, #8]
 800127e:	f003 0301 	and.w	r3, r3, #1
 8001282:	2b01      	cmp	r3, #1
 8001284:	bf0c      	ite	eq
 8001286:	2301      	moveq	r3, #1
 8001288:	2300      	movne	r3, #0
 800128a:	b2db      	uxtb	r3, r3
}
 800128c:	4618      	mov	r0, r3
 800128e:	370c      	adds	r7, #12
 8001290:	46bd      	mov	sp, r7
 8001292:	bc80      	pop	{r7}
 8001294:	4770      	bx	lr
	...

08001298 <LL_ADC_CommonInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)
{
 8001298:	b590      	push	{r4, r7, lr}
 800129a:	b085      	sub	sp, #20
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
 80012a0:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 80012a2:	2300      	movs	r3, #0
 80012a4:	73fb      	strb	r3, [r7, #15]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 series, setting of these features is conditioned to   */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if(__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0U)
 80012a6:	4813      	ldr	r0, [pc, #76]	@ (80012f4 <LL_ADC_CommonInit+0x5c>)
 80012a8:	f7ff ffe3 	bl	8001272 <LL_ADC_IsEnabled>
 80012ac:	4604      	mov	r4, r0
 80012ae:	4812      	ldr	r0, [pc, #72]	@ (80012f8 <LL_ADC_CommonInit+0x60>)
 80012b0:	f7ff ffdf 	bl	8001272 <LL_ADC_IsEnabled>
 80012b4:	4603      	mov	r3, r0
 80012b6:	4323      	orrs	r3, r4
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d114      	bne.n	80012e6 <LL_ADC_CommonInit+0x4e>
    /*    selected device)                                                    */
    /*    - Set ADC multimode configuration                                   */
    /*    - Set ADC multimode DMA transfer                                    */
    /*    - Set ADC multimode: delay between 2 sampling phases                */
#if defined(ADC_MULTIMODE_SUPPORT)
    if(ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d009      	beq.n	80012d8 <LL_ADC_CommonInit+0x40>
    {
      MODIFY_REG(ADCxy_COMMON->CR1,
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	431a      	orrs	r2, r3
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	605a      	str	r2, [r3, #4]
 80012d6:	e008      	b.n	80012ea <LL_ADC_CommonInit+0x52>
                 ADC_CommonInitStruct->Multimode
                );
    }
    else
    {
      MODIFY_REG(ADCxy_COMMON->CR1,
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	685b      	ldr	r3, [r3, #4]
 80012dc:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	605a      	str	r2, [r3, #4]
 80012e4:	e001      	b.n	80012ea <LL_ADC_CommonInit+0x52>
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 80012e6:	2301      	movs	r3, #1
 80012e8:	73fb      	strb	r3, [r7, #15]
  }
  
  return status;
 80012ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80012ec:	4618      	mov	r0, r3
 80012ee:	3714      	adds	r7, #20
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd90      	pop	{r4, r7, pc}
 80012f4:	40012400 	.word	0x40012400
 80012f8:	40012800 	.word	0x40012800

080012fc <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
 8001304:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8001306:	2300      	movs	r3, #0
 8001308:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_SCAN_SELECTION(ADC_InitStruct->SequencersScanMode));
  
  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0U)
 800130a:	6878      	ldr	r0, [r7, #4]
 800130c:	f7ff ffb1 	bl	8001272 <LL_ADC_IsEnabled>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d112      	bne.n	800133c <LL_ADC_Init+0x40>
  {
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC conversion data alignment                                 */
    MODIFY_REG(ADCx->CR1,
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800131e:	683b      	ldr	r3, [r7, #0]
 8001320:	685b      	ldr	r3, [r3, #4]
 8001322:	431a      	orrs	r2, r3
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	605a      	str	r2, [r3, #4]
                 ADC_CR1_SCAN
              ,
                 ADC_InitStruct->SequencersScanMode
              );
    
    MODIFY_REG(ADCx->CR2,
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	689b      	ldr	r3, [r3, #8]
 800132c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	431a      	orrs	r2, r3
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	609a      	str	r2, [r3, #8]
 800133a:	e001      	b.n	8001340 <LL_ADC_Init+0x44>

  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 800133c:	2301      	movs	r3, #1
 800133e:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8001340:	7bfb      	ldrb	r3, [r7, #15]
}
 8001342:	4618      	mov	r0, r3
 8001344:	3710      	adds	r7, #16
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}

0800134a <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 800134a:	b580      	push	{r7, lr}
 800134c:	b084      	sub	sp, #16
 800134e:	af00      	add	r7, sp, #0
 8001350:	6078      	str	r0, [r7, #4]
 8001352:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8001354:	2300      	movs	r3, #0
 8001356:	73fb      	strb	r3, [r7, #15]
  assert_param((ADC_REG_InitStruct->ContinuousMode == LL_ADC_REG_CONV_SINGLE)
               || (ADC_REG_InitStruct->SequencerDiscont == LL_ADC_REG_SEQ_DISCONT_DISABLE));
  
  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0U)
 8001358:	6878      	ldr	r0, [r7, #4]
 800135a:	f7ff ff8a 	bl	8001272 <LL_ADC_IsEnabled>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d131      	bne.n	80013c8 <LL_ADC_REG_Init+0x7e>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /* Note: On this STM32 series, ADC trigger edge is set when starting       */
    /*       ADC conversion.                                                  */
    /*       Refer to function @ref LL_ADC_REG_StartConversionExtTrig().      */
    if(ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d00c      	beq.n	8001386 <LL_ADC_REG_Init+0x3c>
    {
      MODIFY_REG(ADCx->CR1,
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	685b      	ldr	r3, [r3, #4]
 8001370:	f423 4268 	bic.w	r2, r3, #59392	@ 0xe800
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	6859      	ldr	r1, [r3, #4]
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	689b      	ldr	r3, [r3, #8]
 800137c:	430b      	orrs	r3, r1
 800137e:	431a      	orrs	r2, r3
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	605a      	str	r2, [r3, #4]
 8001384:	e008      	b.n	8001398 <LL_ADC_REG_Init+0x4e>
                 | ADC_REG_InitStruct->SequencerDiscont
                );
    }
    else
    {
      MODIFY_REG(ADCx->CR1,
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	685b      	ldr	r3, [r3, #4]
 800138a:	f423 4268 	bic.w	r2, r3, #59392	@ 0xe800
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	685b      	ldr	r3, [r3, #4]
 8001392:	431a      	orrs	r2, r3
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	605a      	str	r2, [r3, #4]
                   ADC_REG_InitStruct->SequencerLength
                 | LL_ADC_REG_SEQ_DISCONT_DISABLE
                );
    }
    
    MODIFY_REG(ADCx->CR2,
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	689b      	ldr	r3, [r3, #8]
 800139c:	f423 2360 	bic.w	r3, r3, #917504	@ 0xe0000
 80013a0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80013a4:	683a      	ldr	r2, [r7, #0]
 80013a6:	6811      	ldr	r1, [r2, #0]
 80013a8:	683a      	ldr	r2, [r7, #0]
 80013aa:	68d2      	ldr	r2, [r2, #12]
 80013ac:	4311      	orrs	r1, r2
 80013ae:	683a      	ldr	r2, [r7, #0]
 80013b0:	6912      	ldr	r2, [r2, #16]
 80013b2:	430a      	orrs	r2, r1
 80013b4:	431a      	orrs	r2, r3
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	609a      	str	r2, [r3, #8]
    /* Note: If ADC instance feature scan mode is disabled                    */
    /*       (refer to  ADC instance initialization structure                 */
    /*       parameter @ref SequencersScanMode                                */
    /*       or function @ref LL_ADC_SetSequencersScanMode() ),               */
    /*       this parameter is discarded.                                     */
    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	4619      	mov	r1, r3
 80013c0:	6878      	ldr	r0, [r7, #4]
 80013c2:	f7ff ff44 	bl	800124e <LL_ADC_REG_SetSequencerLength>
 80013c6:	e001      	b.n	80013cc <LL_ADC_REG_Init+0x82>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 80013c8:	2301      	movs	r3, #1
 80013ca:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 80013cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80013ce:	4618      	mov	r0, r3
 80013d0:	3710      	adds	r7, #16
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
	...

080013d8 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 80013e0:	4b05      	ldr	r3, [pc, #20]	@ (80013f8 <LL_EXTI_EnableIT_0_31+0x20>)
 80013e2:	681a      	ldr	r2, [r3, #0]
 80013e4:	4904      	ldr	r1, [pc, #16]	@ (80013f8 <LL_EXTI_EnableIT_0_31+0x20>)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	4313      	orrs	r3, r2
 80013ea:	600b      	str	r3, [r1, #0]
}
 80013ec:	bf00      	nop
 80013ee:	370c      	adds	r7, #12
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bc80      	pop	{r7}
 80013f4:	4770      	bx	lr
 80013f6:	bf00      	nop
 80013f8:	40010400 	.word	0x40010400

080013fc <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b083      	sub	sp, #12
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8001404:	4b05      	ldr	r3, [pc, #20]	@ (800141c <LL_EXTI_DisableIT_0_31+0x20>)
 8001406:	681a      	ldr	r2, [r3, #0]
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	43db      	mvns	r3, r3
 800140c:	4903      	ldr	r1, [pc, #12]	@ (800141c <LL_EXTI_DisableIT_0_31+0x20>)
 800140e:	4013      	ands	r3, r2
 8001410:	600b      	str	r3, [r1, #0]
}
 8001412:	bf00      	nop
 8001414:	370c      	adds	r7, #12
 8001416:	46bd      	mov	sp, r7
 8001418:	bc80      	pop	{r7}
 800141a:	4770      	bx	lr
 800141c:	40010400 	.word	0x40010400

08001420 <LL_EXTI_EnableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8001420:	b480      	push	{r7}
 8001422:	b083      	sub	sp, #12
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 8001428:	4b05      	ldr	r3, [pc, #20]	@ (8001440 <LL_EXTI_EnableEvent_0_31+0x20>)
 800142a:	685a      	ldr	r2, [r3, #4]
 800142c:	4904      	ldr	r1, [pc, #16]	@ (8001440 <LL_EXTI_EnableEvent_0_31+0x20>)
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	4313      	orrs	r3, r2
 8001432:	604b      	str	r3, [r1, #4]

}
 8001434:	bf00      	nop
 8001436:	370c      	adds	r7, #12
 8001438:	46bd      	mov	sp, r7
 800143a:	bc80      	pop	{r7}
 800143c:	4770      	bx	lr
 800143e:	bf00      	nop
 8001440:	40010400 	.word	0x40010400

08001444 <LL_EXTI_DisableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8001444:	b480      	push	{r7}
 8001446:	b083      	sub	sp, #12
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 800144c:	4b05      	ldr	r3, [pc, #20]	@ (8001464 <LL_EXTI_DisableEvent_0_31+0x20>)
 800144e:	685a      	ldr	r2, [r3, #4]
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	43db      	mvns	r3, r3
 8001454:	4903      	ldr	r1, [pc, #12]	@ (8001464 <LL_EXTI_DisableEvent_0_31+0x20>)
 8001456:	4013      	ands	r3, r2
 8001458:	604b      	str	r3, [r1, #4]
}
 800145a:	bf00      	nop
 800145c:	370c      	adds	r7, #12
 800145e:	46bd      	mov	sp, r7
 8001460:	bc80      	pop	{r7}
 8001462:	4770      	bx	lr
 8001464:	40010400 	.word	0x40010400

08001468 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_19
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8001468:	b480      	push	{r7}
 800146a:	b083      	sub	sp, #12
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8001470:	4b05      	ldr	r3, [pc, #20]	@ (8001488 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001472:	689a      	ldr	r2, [r3, #8]
 8001474:	4904      	ldr	r1, [pc, #16]	@ (8001488 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	4313      	orrs	r3, r2
 800147a:	608b      	str	r3, [r1, #8]

}
 800147c:	bf00      	nop
 800147e:	370c      	adds	r7, #12
 8001480:	46bd      	mov	sp, r7
 8001482:	bc80      	pop	{r7}
 8001484:	4770      	bx	lr
 8001486:	bf00      	nop
 8001488:	40010400 	.word	0x40010400

0800148c <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_19
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 800148c:	b480      	push	{r7}
 800148e:	b083      	sub	sp, #12
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8001494:	4b05      	ldr	r3, [pc, #20]	@ (80014ac <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 8001496:	689a      	ldr	r2, [r3, #8]
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	43db      	mvns	r3, r3
 800149c:	4903      	ldr	r1, [pc, #12]	@ (80014ac <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 800149e:	4013      	ands	r3, r2
 80014a0:	608b      	str	r3, [r1, #8]

}
 80014a2:	bf00      	nop
 80014a4:	370c      	adds	r7, #12
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bc80      	pop	{r7}
 80014aa:	4770      	bx	lr
 80014ac:	40010400 	.word	0x40010400

080014b0 <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_19
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b083      	sub	sp, #12
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 80014b8:	4b05      	ldr	r3, [pc, #20]	@ (80014d0 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80014ba:	68da      	ldr	r2, [r3, #12]
 80014bc:	4904      	ldr	r1, [pc, #16]	@ (80014d0 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	4313      	orrs	r3, r2
 80014c2:	60cb      	str	r3, [r1, #12]
}
 80014c4:	bf00      	nop
 80014c6:	370c      	adds	r7, #12
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bc80      	pop	{r7}
 80014cc:	4770      	bx	lr
 80014ce:	bf00      	nop
 80014d0:	40010400 	.word	0x40010400

080014d4 <LL_EXTI_DisableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_19
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 80014d4:	b480      	push	{r7}
 80014d6:	b083      	sub	sp, #12
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 80014dc:	4b05      	ldr	r3, [pc, #20]	@ (80014f4 <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 80014de:	68da      	ldr	r2, [r3, #12]
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	43db      	mvns	r3, r3
 80014e4:	4903      	ldr	r1, [pc, #12]	@ (80014f4 <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 80014e6:	4013      	ands	r3, r2
 80014e8:	60cb      	str	r3, [r1, #12]
}
 80014ea:	bf00      	nop
 80014ec:	370c      	adds	r7, #12
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bc80      	pop	{r7}
 80014f2:	4770      	bx	lr
 80014f4:	40010400 	.word	0x40010400

080014f8 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b084      	sub	sp, #16
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8001500:	2300      	movs	r3, #0
 8001502:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	791b      	ldrb	r3, [r3, #4]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d065      	beq.n	80015d8 <LL_EXTI_Init+0xe0>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	2b00      	cmp	r3, #0
 8001512:	d06b      	beq.n	80015ec <LL_EXTI_Init+0xf4>
    {
      switch (EXTI_InitStruct->Mode)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	795b      	ldrb	r3, [r3, #5]
 8001518:	2b02      	cmp	r3, #2
 800151a:	d01c      	beq.n	8001556 <LL_EXTI_Init+0x5e>
 800151c:	2b02      	cmp	r3, #2
 800151e:	dc25      	bgt.n	800156c <LL_EXTI_Init+0x74>
 8001520:	2b00      	cmp	r3, #0
 8001522:	d002      	beq.n	800152a <LL_EXTI_Init+0x32>
 8001524:	2b01      	cmp	r3, #1
 8001526:	d00b      	beq.n	8001540 <LL_EXTI_Init+0x48>
 8001528:	e020      	b.n	800156c <LL_EXTI_Init+0x74>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	4618      	mov	r0, r3
 8001530:	f7ff ff88 	bl	8001444 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4618      	mov	r0, r3
 800153a:	f7ff ff4d 	bl	80013d8 <LL_EXTI_EnableIT_0_31>
          break;
 800153e:	e018      	b.n	8001572 <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4618      	mov	r0, r3
 8001546:	f7ff ff59 	bl	80013fc <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	4618      	mov	r0, r3
 8001550:	f7ff ff66 	bl	8001420 <LL_EXTI_EnableEvent_0_31>
          break;
 8001554:	e00d      	b.n	8001572 <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	4618      	mov	r0, r3
 800155c:	f7ff ff3c 	bl	80013d8 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4618      	mov	r0, r3
 8001566:	f7ff ff5b 	bl	8001420 <LL_EXTI_EnableEvent_0_31>
          break;
 800156a:	e002      	b.n	8001572 <LL_EXTI_Init+0x7a>
        default:
          status = ERROR;
 800156c:	2301      	movs	r3, #1
 800156e:	73fb      	strb	r3, [r7, #15]
          break;
 8001570:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	799b      	ldrb	r3, [r3, #6]
 8001576:	2b00      	cmp	r3, #0
 8001578:	d038      	beq.n	80015ec <LL_EXTI_Init+0xf4>
      {
        switch (EXTI_InitStruct->Trigger)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	799b      	ldrb	r3, [r3, #6]
 800157e:	2b03      	cmp	r3, #3
 8001580:	d01c      	beq.n	80015bc <LL_EXTI_Init+0xc4>
 8001582:	2b03      	cmp	r3, #3
 8001584:	dc25      	bgt.n	80015d2 <LL_EXTI_Init+0xda>
 8001586:	2b01      	cmp	r3, #1
 8001588:	d002      	beq.n	8001590 <LL_EXTI_Init+0x98>
 800158a:	2b02      	cmp	r3, #2
 800158c:	d00b      	beq.n	80015a6 <LL_EXTI_Init+0xae>
 800158e:	e020      	b.n	80015d2 <LL_EXTI_Init+0xda>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4618      	mov	r0, r3
 8001596:	f7ff ff9d 	bl	80014d4 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	4618      	mov	r0, r3
 80015a0:	f7ff ff62 	bl	8001468 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 80015a4:	e022      	b.n	80015ec <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	4618      	mov	r0, r3
 80015ac:	f7ff ff6e 	bl	800148c <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	4618      	mov	r0, r3
 80015b6:	f7ff ff7b 	bl	80014b0 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 80015ba:	e017      	b.n	80015ec <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	4618      	mov	r0, r3
 80015c2:	f7ff ff51 	bl	8001468 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	4618      	mov	r0, r3
 80015cc:	f7ff ff70 	bl	80014b0 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 80015d0:	e00c      	b.n	80015ec <LL_EXTI_Init+0xf4>
          default:
            status = ERROR;
 80015d2:	2301      	movs	r3, #1
 80015d4:	73fb      	strb	r3, [r7, #15]
            break;
 80015d6:	e009      	b.n	80015ec <LL_EXTI_Init+0xf4>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4618      	mov	r0, r3
 80015de:	f7ff ff0d 	bl	80013fc <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	4618      	mov	r0, r3
 80015e8:	f7ff ff2c 	bl	8001444 <LL_EXTI_DisableEvent_0_31>
  }
  return status;
 80015ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80015ee:	4618      	mov	r0, r3
 80015f0:	3710      	adds	r7, #16
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}

080015f6 <LL_GPIO_SetPinMode>:
{
 80015f6:	b490      	push	{r4, r7}
 80015f8:	b088      	sub	sp, #32
 80015fa:	af00      	add	r7, sp, #0
 80015fc:	60f8      	str	r0, [r7, #12]
 80015fe:	60b9      	str	r1, [r7, #8]
 8001600:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	461a      	mov	r2, r3
 8001606:	68bb      	ldr	r3, [r7, #8]
 8001608:	0e1b      	lsrs	r3, r3, #24
 800160a:	4413      	add	r3, r2
 800160c:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 800160e:	6822      	ldr	r2, [r4, #0]
 8001610:	68bb      	ldr	r3, [r7, #8]
 8001612:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001614:	697b      	ldr	r3, [r7, #20]
 8001616:	fa93 f3a3 	rbit	r3, r3
 800161a:	613b      	str	r3, [r7, #16]
  return result;
 800161c:	693b      	ldr	r3, [r7, #16]
 800161e:	fab3 f383 	clz	r3, r3
 8001622:	b2db      	uxtb	r3, r3
 8001624:	009b      	lsls	r3, r3, #2
 8001626:	210f      	movs	r1, #15
 8001628:	fa01 f303 	lsl.w	r3, r1, r3
 800162c:	43db      	mvns	r3, r3
 800162e:	401a      	ands	r2, r3
 8001630:	68bb      	ldr	r3, [r7, #8]
 8001632:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001634:	69fb      	ldr	r3, [r7, #28]
 8001636:	fa93 f3a3 	rbit	r3, r3
 800163a:	61bb      	str	r3, [r7, #24]
  return result;
 800163c:	69bb      	ldr	r3, [r7, #24]
 800163e:	fab3 f383 	clz	r3, r3
 8001642:	b2db      	uxtb	r3, r3
 8001644:	009b      	lsls	r3, r3, #2
 8001646:	6879      	ldr	r1, [r7, #4]
 8001648:	fa01 f303 	lsl.w	r3, r1, r3
 800164c:	4313      	orrs	r3, r2
 800164e:	6023      	str	r3, [r4, #0]
}
 8001650:	bf00      	nop
 8001652:	3720      	adds	r7, #32
 8001654:	46bd      	mov	sp, r7
 8001656:	bc90      	pop	{r4, r7}
 8001658:	4770      	bx	lr

0800165a <LL_GPIO_SetPinSpeed>:
{
 800165a:	b490      	push	{r4, r7}
 800165c:	b088      	sub	sp, #32
 800165e:	af00      	add	r7, sp, #0
 8001660:	60f8      	str	r0, [r7, #12]
 8001662:	60b9      	str	r1, [r7, #8]
 8001664:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	461a      	mov	r2, r3
 800166a:	68bb      	ldr	r3, [r7, #8]
 800166c:	0e1b      	lsrs	r3, r3, #24
 800166e:	4413      	add	r3, r2
 8001670:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_MODE0 << (POSITION_VAL(Pin) * 4U)),
 8001672:	6822      	ldr	r2, [r4, #0]
 8001674:	68bb      	ldr	r3, [r7, #8]
 8001676:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001678:	697b      	ldr	r3, [r7, #20]
 800167a:	fa93 f3a3 	rbit	r3, r3
 800167e:	613b      	str	r3, [r7, #16]
  return result;
 8001680:	693b      	ldr	r3, [r7, #16]
 8001682:	fab3 f383 	clz	r3, r3
 8001686:	b2db      	uxtb	r3, r3
 8001688:	009b      	lsls	r3, r3, #2
 800168a:	2103      	movs	r1, #3
 800168c:	fa01 f303 	lsl.w	r3, r1, r3
 8001690:	43db      	mvns	r3, r3
 8001692:	401a      	ands	r2, r3
 8001694:	68bb      	ldr	r3, [r7, #8]
 8001696:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001698:	69fb      	ldr	r3, [r7, #28]
 800169a:	fa93 f3a3 	rbit	r3, r3
 800169e:	61bb      	str	r3, [r7, #24]
  return result;
 80016a0:	69bb      	ldr	r3, [r7, #24]
 80016a2:	fab3 f383 	clz	r3, r3
 80016a6:	b2db      	uxtb	r3, r3
 80016a8:	009b      	lsls	r3, r3, #2
 80016aa:	6879      	ldr	r1, [r7, #4]
 80016ac:	fa01 f303 	lsl.w	r3, r1, r3
 80016b0:	4313      	orrs	r3, r2
 80016b2:	6023      	str	r3, [r4, #0]
}
 80016b4:	bf00      	nop
 80016b6:	3720      	adds	r7, #32
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bc90      	pop	{r4, r7}
 80016bc:	4770      	bx	lr

080016be <LL_GPIO_SetPinOutputType>:
{
 80016be:	b490      	push	{r4, r7}
 80016c0:	b088      	sub	sp, #32
 80016c2:	af00      	add	r7, sp, #0
 80016c4:	60f8      	str	r0, [r7, #12]
 80016c6:	60b9      	str	r1, [r7, #8]
 80016c8:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	461a      	mov	r2, r3
 80016ce:	68bb      	ldr	r3, [r7, #8]
 80016d0:	0e1b      	lsrs	r3, r3, #24
 80016d2:	4413      	add	r3, r2
 80016d4:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_CNF0_0 << (POSITION_VAL(Pin) * 4U)),
 80016d6:	6822      	ldr	r2, [r4, #0]
 80016d8:	68bb      	ldr	r3, [r7, #8]
 80016da:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016dc:	697b      	ldr	r3, [r7, #20]
 80016de:	fa93 f3a3 	rbit	r3, r3
 80016e2:	613b      	str	r3, [r7, #16]
  return result;
 80016e4:	693b      	ldr	r3, [r7, #16]
 80016e6:	fab3 f383 	clz	r3, r3
 80016ea:	b2db      	uxtb	r3, r3
 80016ec:	009b      	lsls	r3, r3, #2
 80016ee:	2104      	movs	r1, #4
 80016f0:	fa01 f303 	lsl.w	r3, r1, r3
 80016f4:	43db      	mvns	r3, r3
 80016f6:	401a      	ands	r2, r3
 80016f8:	68bb      	ldr	r3, [r7, #8]
 80016fa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016fc:	69fb      	ldr	r3, [r7, #28]
 80016fe:	fa93 f3a3 	rbit	r3, r3
 8001702:	61bb      	str	r3, [r7, #24]
  return result;
 8001704:	69bb      	ldr	r3, [r7, #24]
 8001706:	fab3 f383 	clz	r3, r3
 800170a:	b2db      	uxtb	r3, r3
 800170c:	009b      	lsls	r3, r3, #2
 800170e:	6879      	ldr	r1, [r7, #4]
 8001710:	fa01 f303 	lsl.w	r3, r1, r3
 8001714:	4313      	orrs	r3, r2
 8001716:	6023      	str	r3, [r4, #0]
}
 8001718:	bf00      	nop
 800171a:	3720      	adds	r7, #32
 800171c:	46bd      	mov	sp, r7
 800171e:	bc90      	pop	{r4, r7}
 8001720:	4770      	bx	lr

08001722 <LL_GPIO_SetPinPull>:
{
 8001722:	b480      	push	{r7}
 8001724:	b087      	sub	sp, #28
 8001726:	af00      	add	r7, sp, #0
 8001728:	60f8      	str	r0, [r7, #12]
 800172a:	60b9      	str	r1, [r7, #8]
 800172c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->ODR, (Pin >> GPIO_PIN_MASK_POS), Pull << (POSITION_VAL(Pin >> GPIO_PIN_MASK_POS)));
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	68da      	ldr	r2, [r3, #12]
 8001732:	68bb      	ldr	r3, [r7, #8]
 8001734:	0a1b      	lsrs	r3, r3, #8
 8001736:	43db      	mvns	r3, r3
 8001738:	401a      	ands	r2, r3
 800173a:	68bb      	ldr	r3, [r7, #8]
 800173c:	0a1b      	lsrs	r3, r3, #8
 800173e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001740:	697b      	ldr	r3, [r7, #20]
 8001742:	fa93 f3a3 	rbit	r3, r3
 8001746:	613b      	str	r3, [r7, #16]
  return result;
 8001748:	693b      	ldr	r3, [r7, #16]
 800174a:	fab3 f383 	clz	r3, r3
 800174e:	b2db      	uxtb	r3, r3
 8001750:	4619      	mov	r1, r3
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	408b      	lsls	r3, r1
 8001756:	431a      	orrs	r2, r3
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	60da      	str	r2, [r3, #12]
}
 800175c:	bf00      	nop
 800175e:	371c      	adds	r7, #28
 8001760:	46bd      	mov	sp, r7
 8001762:	bc80      	pop	{r7}
 8001764:	4770      	bx	lr

08001766 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8001766:	b580      	push	{r7, lr}
 8001768:	b088      	sub	sp, #32
 800176a:	af00      	add	r7, sp, #0
 800176c:	6078      	str	r0, [r7, #4]
 800176e:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_PIN(GPIO_InitStruct->Pin));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */

  pinmask = ((GPIO_InitStruct->Pin) << GPIO_PIN_MASK_POS) >> GPIO_PIN_NB;
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	021b      	lsls	r3, r3, #8
 8001776:	0c1b      	lsrs	r3, r3, #16
 8001778:	617b      	str	r3, [r7, #20]
 800177a:	697b      	ldr	r3, [r7, #20]
 800177c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800177e:	693b      	ldr	r3, [r7, #16]
 8001780:	fa93 f3a3 	rbit	r3, r3
 8001784:	60fb      	str	r3, [r7, #12]
  return result;
 8001786:	68fb      	ldr	r3, [r7, #12]
  pinpos = POSITION_VAL(pinmask);
 8001788:	fab3 f383 	clz	r3, r3
 800178c:	b2db      	uxtb	r3, r3
 800178e:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while ((pinmask  >> pinpos) != 0u)
 8001790:	e044      	b.n	800181c <LL_GPIO_Init+0xb6>
  {
    /* skip if bit is not set */
    if ((pinmask & (1u << pinpos)) != 0u)
 8001792:	2201      	movs	r2, #1
 8001794:	69fb      	ldr	r3, [r7, #28]
 8001796:	409a      	lsls	r2, r3
 8001798:	697b      	ldr	r3, [r7, #20]
 800179a:	4013      	ands	r3, r2
 800179c:	2b00      	cmp	r3, #0
 800179e:	d03a      	beq.n	8001816 <LL_GPIO_Init+0xb0>
    {
      /* Get current io position */
      if (pinpos < GPIO_PIN_MASK_POS)
 80017a0:	69fb      	ldr	r3, [r7, #28]
 80017a2:	2b07      	cmp	r3, #7
 80017a4:	d806      	bhi.n	80017b4 <LL_GPIO_Init+0x4e>
      {
        currentpin = (0x00000101uL << pinpos);
 80017a6:	f240 1201 	movw	r2, #257	@ 0x101
 80017aa:	69fb      	ldr	r3, [r7, #28]
 80017ac:	fa02 f303 	lsl.w	r3, r2, r3
 80017b0:	61bb      	str	r3, [r7, #24]
 80017b2:	e008      	b.n	80017c6 <LL_GPIO_Init+0x60>
      }
      else
      {
        currentpin = ((0x00010001u << (pinpos - GPIO_PIN_MASK_POS)) | 0x04000000u);
 80017b4:	69fb      	ldr	r3, [r7, #28]
 80017b6:	3b08      	subs	r3, #8
 80017b8:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 80017bc:	fa02 f303 	lsl.w	r3, r2, r3
 80017c0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80017c4:	61bb      	str	r3, [r7, #24]
      }

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_INPUT)
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	685b      	ldr	r3, [r3, #4]
 80017ca:	2b08      	cmp	r3, #8
 80017cc:	d106      	bne.n	80017dc <LL_GPIO_Init+0x76>
      {
        /* Check The Pull parameter */
        assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

        /* Pull-up Pull-down resistor configuration*/
        LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	691b      	ldr	r3, [r3, #16]
 80017d2:	461a      	mov	r2, r3
 80017d4:	69b9      	ldr	r1, [r7, #24]
 80017d6:	6878      	ldr	r0, [r7, #4]
 80017d8:	f7ff ffa3 	bl	8001722 <LL_GPIO_SetPinPull>
      
      /* Check Pin Mode parameters */
      assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	461a      	mov	r2, r3
 80017e2:	69b9      	ldr	r1, [r7, #24]
 80017e4:	6878      	ldr	r0, [r7, #4]
 80017e6:	f7ff ff06 	bl	80015f6 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	685b      	ldr	r3, [r3, #4]
 80017ee:	2b01      	cmp	r3, #1
 80017f0:	d003      	beq.n	80017fa <LL_GPIO_Init+0x94>
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	2b09      	cmp	r3, #9
 80017f8:	d10d      	bne.n	8001816 <LL_GPIO_Init+0xb0>
        /* Check speed and Output mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	689b      	ldr	r3, [r3, #8]
 80017fe:	461a      	mov	r2, r3
 8001800:	69b9      	ldr	r1, [r7, #24]
 8001802:	6878      	ldr	r0, [r7, #4]
 8001804:	f7ff ff29 	bl	800165a <LL_GPIO_SetPinSpeed>

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	68db      	ldr	r3, [r3, #12]
 800180c:	461a      	mov	r2, r3
 800180e:	69b9      	ldr	r1, [r7, #24]
 8001810:	6878      	ldr	r0, [r7, #4]
 8001812:	f7ff ff54 	bl	80016be <LL_GPIO_SetPinOutputType>
      }
    }
    pinpos++;
 8001816:	69fb      	ldr	r3, [r7, #28]
 8001818:	3301      	adds	r3, #1
 800181a:	61fb      	str	r3, [r7, #28]
  while ((pinmask  >> pinpos) != 0u)
 800181c:	697a      	ldr	r2, [r7, #20]
 800181e:	69fb      	ldr	r3, [r7, #28]
 8001820:	fa22 f303 	lsr.w	r3, r2, r3
 8001824:	2b00      	cmp	r3, #0
 8001826:	d1b4      	bne.n	8001792 <LL_GPIO_Init+0x2c>
  }
  return (SUCCESS);
 8001828:	2300      	movs	r3, #0
}
 800182a:	4618      	mov	r0, r3
 800182c:	3720      	adds	r7, #32
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
	...

08001834 <LL_RCC_GetSysClkSource>:
{
 8001834:	b480      	push	{r7}
 8001836:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001838:	4b03      	ldr	r3, [pc, #12]	@ (8001848 <LL_RCC_GetSysClkSource+0x14>)
 800183a:	685b      	ldr	r3, [r3, #4]
 800183c:	f003 030c 	and.w	r3, r3, #12
}
 8001840:	4618      	mov	r0, r3
 8001842:	46bd      	mov	sp, r7
 8001844:	bc80      	pop	{r7}
 8001846:	4770      	bx	lr
 8001848:	40021000 	.word	0x40021000

0800184c <LL_RCC_GetAHBPrescaler>:
{
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8001850:	4b03      	ldr	r3, [pc, #12]	@ (8001860 <LL_RCC_GetAHBPrescaler+0x14>)
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8001858:	4618      	mov	r0, r3
 800185a:	46bd      	mov	sp, r7
 800185c:	bc80      	pop	{r7}
 800185e:	4770      	bx	lr
 8001860:	40021000 	.word	0x40021000

08001864 <LL_RCC_GetAPB1Prescaler>:
{
 8001864:	b480      	push	{r7}
 8001866:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8001868:	4b03      	ldr	r3, [pc, #12]	@ (8001878 <LL_RCC_GetAPB1Prescaler+0x14>)
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8001870:	4618      	mov	r0, r3
 8001872:	46bd      	mov	sp, r7
 8001874:	bc80      	pop	{r7}
 8001876:	4770      	bx	lr
 8001878:	40021000 	.word	0x40021000

0800187c <LL_RCC_GetAPB2Prescaler>:
{
 800187c:	b480      	push	{r7}
 800187e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8001880:	4b03      	ldr	r3, [pc, #12]	@ (8001890 <LL_RCC_GetAPB2Prescaler+0x14>)
 8001882:	685b      	ldr	r3, [r3, #4]
 8001884:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8001888:	4618      	mov	r0, r3
 800188a:	46bd      	mov	sp, r7
 800188c:	bc80      	pop	{r7}
 800188e:	4770      	bx	lr
 8001890:	40021000 	.word	0x40021000

08001894 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_PLL2 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t pllsrc = READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC);
  uint32_t predivsrc = (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC) << 4U);
  return (uint32_t)(pllsrc | predivsrc);
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 8001898:	4b03      	ldr	r3, [pc, #12]	@ (80018a8 <LL_RCC_PLL_GetMainSource+0x14>)
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
#endif /*RCC_CFGR2_PREDIV1SRC*/
}
 80018a0:	4618      	mov	r0, r3
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bc80      	pop	{r7}
 80018a6:	4770      	bx	lr
 80018a8:	40021000 	.word	0x40021000

080018ac <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_16 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 80018ac:	b480      	push	{r7}
 80018ae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMULL));
 80018b0:	4b03      	ldr	r3, [pc, #12]	@ (80018c0 <LL_RCC_PLL_GetMultiplicator+0x14>)
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
}
 80018b8:	4618      	mov	r0, r3
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bc80      	pop	{r7}
 80018be:	4770      	bx	lr
 80018c0:	40021000 	.word	0x40021000

080018c4 <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_16 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 80018c4:	b480      	push	{r7}
 80018c6:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1)
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1));
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos);
 80018c8:	4b04      	ldr	r3, [pc, #16]	@ (80018dc <LL_RCC_PLL_GetPrediv+0x18>)
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	0c5b      	lsrs	r3, r3, #17
 80018ce:	f003 0301 	and.w	r3, r3, #1
#endif /*RCC_CFGR2_PREDIV1*/
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bc80      	pop	{r7}
 80018d8:	4770      	bx	lr
 80018da:	bf00      	nop
 80018dc:	40021000 	.word	0x40021000

080018e0 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b082      	sub	sp, #8
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 80018e8:	f000 f820 	bl	800192c <RCC_GetSystemClockFreq>
 80018ec:	4602      	mov	r2, r0
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4618      	mov	r0, r3
 80018f8:	f000 f83e 	bl	8001978 <RCC_GetHCLKClockFreq>
 80018fc:	4602      	mov	r2, r0
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	4618      	mov	r0, r3
 8001908:	f000 f84c 	bl	80019a4 <RCC_GetPCLK1ClockFreq>
 800190c:	4602      	mov	r2, r0
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	685b      	ldr	r3, [r3, #4]
 8001916:	4618      	mov	r0, r3
 8001918:	f000 f858 	bl	80019cc <RCC_GetPCLK2ClockFreq>
 800191c:	4602      	mov	r2, r0
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	60da      	str	r2, [r3, #12]
}
 8001922:	bf00      	nop
 8001924:	3708      	adds	r7, #8
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
	...

0800192c <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b082      	sub	sp, #8
 8001930:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8001932:	2300      	movs	r3, #0
 8001934:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8001936:	f7ff ff7d 	bl	8001834 <LL_RCC_GetSysClkSource>
 800193a:	4603      	mov	r3, r0
 800193c:	2b08      	cmp	r3, #8
 800193e:	d00c      	beq.n	800195a <RCC_GetSystemClockFreq+0x2e>
 8001940:	2b08      	cmp	r3, #8
 8001942:	d80e      	bhi.n	8001962 <RCC_GetSystemClockFreq+0x36>
 8001944:	2b00      	cmp	r3, #0
 8001946:	d002      	beq.n	800194e <RCC_GetSystemClockFreq+0x22>
 8001948:	2b04      	cmp	r3, #4
 800194a:	d003      	beq.n	8001954 <RCC_GetSystemClockFreq+0x28>
 800194c:	e009      	b.n	8001962 <RCC_GetSystemClockFreq+0x36>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 800194e:	4b09      	ldr	r3, [pc, #36]	@ (8001974 <RCC_GetSystemClockFreq+0x48>)
 8001950:	607b      	str	r3, [r7, #4]
      break;
 8001952:	e009      	b.n	8001968 <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8001954:	4b07      	ldr	r3, [pc, #28]	@ (8001974 <RCC_GetSystemClockFreq+0x48>)
 8001956:	607b      	str	r3, [r7, #4]
      break;
 8001958:	e006      	b.n	8001968 <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 800195a:	f000 f84b 	bl	80019f4 <RCC_PLL_GetFreqDomain_SYS>
 800195e:	6078      	str	r0, [r7, #4]
      break;
 8001960:	e002      	b.n	8001968 <RCC_GetSystemClockFreq+0x3c>

    default:
      frequency = HSI_VALUE;
 8001962:	4b04      	ldr	r3, [pc, #16]	@ (8001974 <RCC_GetSystemClockFreq+0x48>)
 8001964:	607b      	str	r3, [r7, #4]
      break;
 8001966:	bf00      	nop
  }

  return frequency;
 8001968:	687b      	ldr	r3, [r7, #4]
}
 800196a:	4618      	mov	r0, r3
 800196c:	3708      	adds	r7, #8
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	007a1200 	.word	0x007a1200

08001978 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8001980:	f7ff ff64 	bl	800184c <LL_RCC_GetAHBPrescaler>
 8001984:	4603      	mov	r3, r0
 8001986:	091b      	lsrs	r3, r3, #4
 8001988:	f003 030f 	and.w	r3, r3, #15
 800198c:	4a04      	ldr	r2, [pc, #16]	@ (80019a0 <RCC_GetHCLKClockFreq+0x28>)
 800198e:	5cd3      	ldrb	r3, [r2, r3]
 8001990:	461a      	mov	r2, r3
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	40d3      	lsrs	r3, r2
}
 8001996:	4618      	mov	r0, r3
 8001998:	3708      	adds	r7, #8
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	080022e4 	.word	0x080022e4

080019a4 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b082      	sub	sp, #8
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80019ac:	f7ff ff5a 	bl	8001864 <LL_RCC_GetAPB1Prescaler>
 80019b0:	4603      	mov	r3, r0
 80019b2:	0a1b      	lsrs	r3, r3, #8
 80019b4:	4a04      	ldr	r2, [pc, #16]	@ (80019c8 <RCC_GetPCLK1ClockFreq+0x24>)
 80019b6:	5cd3      	ldrb	r3, [r2, r3]
 80019b8:	461a      	mov	r2, r3
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	40d3      	lsrs	r3, r2
}
 80019be:	4618      	mov	r0, r3
 80019c0:	3708      	adds	r7, #8
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	bf00      	nop
 80019c8:	080022f4 	.word	0x080022f4

080019cc <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b082      	sub	sp, #8
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80019d4:	f7ff ff52 	bl	800187c <LL_RCC_GetAPB2Prescaler>
 80019d8:	4603      	mov	r3, r0
 80019da:	0adb      	lsrs	r3, r3, #11
 80019dc:	4a04      	ldr	r2, [pc, #16]	@ (80019f0 <RCC_GetPCLK2ClockFreq+0x24>)
 80019de:	5cd3      	ldrb	r3, [r2, r3]
 80019e0:	461a      	mov	r2, r3
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	40d3      	lsrs	r3, r2
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	3708      	adds	r7, #8
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}
 80019ee:	bf00      	nop
 80019f0:	080022f4 	.word	0x080022f4

080019f4 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b082      	sub	sp, #8
 80019f8:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 80019fa:	2300      	movs	r3, #0
 80019fc:	607b      	str	r3, [r7, #4]
 80019fe:	2300      	movs	r3, #0
 8001a00:	603b      	str	r3, [r7, #0]

  /* PLL_VCO = (HSE_VALUE, HSI_VALUE or PLL2 / PLL Predivider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 8001a02:	f7ff ff47 	bl	8001894 <LL_RCC_PLL_GetMainSource>
 8001a06:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d004      	beq.n	8001a18 <RCC_PLL_GetFreqDomain_SYS+0x24>
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a14:	d003      	beq.n	8001a1e <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8001a16:	e00b      	b.n	8001a30 <RCC_PLL_GetFreqDomain_SYS+0x3c>
  {
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 8001a18:	4b0d      	ldr	r3, [pc, #52]	@ (8001a50 <RCC_PLL_GetFreqDomain_SYS+0x5c>)
 8001a1a:	607b      	str	r3, [r7, #4]
      break;
 8001a1c:	e00b      	b.n	8001a36 <RCC_PLL_GetFreqDomain_SYS+0x42>

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE / (LL_RCC_PLL_GetPrediv() + 1U);
 8001a1e:	f7ff ff51 	bl	80018c4 <LL_RCC_PLL_GetPrediv>
 8001a22:	4603      	mov	r3, r0
 8001a24:	3301      	adds	r3, #1
 8001a26:	4a0b      	ldr	r2, [pc, #44]	@ (8001a54 <RCC_PLL_GetFreqDomain_SYS+0x60>)
 8001a28:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a2c:	607b      	str	r3, [r7, #4]
      break;
 8001a2e:	e002      	b.n	8001a36 <RCC_PLL_GetFreqDomain_SYS+0x42>
      pllinputfreq = RCC_PLL2_GetFreqClockFreq() / (LL_RCC_PLL_GetPrediv() + 1U);
      break;
#endif /* RCC_PLL2_SUPPORT */

    default:
      pllinputfreq = HSI_VALUE / 2U;
 8001a30:	4b07      	ldr	r3, [pc, #28]	@ (8001a50 <RCC_PLL_GetFreqDomain_SYS+0x5c>)
 8001a32:	607b      	str	r3, [r7, #4]
      break;
 8001a34:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator());
 8001a36:	f7ff ff39 	bl	80018ac <LL_RCC_PLL_GetMultiplicator>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	0c9b      	lsrs	r3, r3, #18
 8001a3e:	3302      	adds	r3, #2
 8001a40:	687a      	ldr	r2, [r7, #4]
 8001a42:	fb02 f303 	mul.w	r3, r2, r3
}
 8001a46:	4618      	mov	r0, r3
 8001a48:	3708      	adds	r7, #8
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	003d0900 	.word	0x003d0900
 8001a54:	007a1200 	.word	0x007a1200

08001a58 <LL_TIM_SetPrescaler>:
{
 8001a58:	b480      	push	{r7}
 8001a5a:	b083      	sub	sp, #12
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
 8001a60:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	683a      	ldr	r2, [r7, #0]
 8001a66:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001a68:	bf00      	nop
 8001a6a:	370c      	adds	r7, #12
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bc80      	pop	{r7}
 8001a70:	4770      	bx	lr

08001a72 <LL_TIM_SetAutoReload>:
{
 8001a72:	b480      	push	{r7}
 8001a74:	b083      	sub	sp, #12
 8001a76:	af00      	add	r7, sp, #0
 8001a78:	6078      	str	r0, [r7, #4]
 8001a7a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	683a      	ldr	r2, [r7, #0]
 8001a80:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8001a82:	bf00      	nop
 8001a84:	370c      	adds	r7, #12
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bc80      	pop	{r7}
 8001a8a:	4770      	bx	lr

08001a8c <LL_TIM_SetRepetitionCounter>:
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	b083      	sub	sp, #12
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
 8001a94:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	683a      	ldr	r2, [r7, #0]
 8001a9a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8001a9c:	bf00      	nop
 8001a9e:	370c      	adds	r7, #12
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bc80      	pop	{r7}
 8001aa4:	4770      	bx	lr

08001aa6 <LL_TIM_OC_SetCompareCH1>:
{
 8001aa6:	b480      	push	{r7}
 8001aa8:	b083      	sub	sp, #12
 8001aaa:	af00      	add	r7, sp, #0
 8001aac:	6078      	str	r0, [r7, #4]
 8001aae:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	683a      	ldr	r2, [r7, #0]
 8001ab4:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001ab6:	bf00      	nop
 8001ab8:	370c      	adds	r7, #12
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bc80      	pop	{r7}
 8001abe:	4770      	bx	lr

08001ac0 <LL_TIM_OC_SetCompareCH2>:
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	b083      	sub	sp, #12
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
 8001ac8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	683a      	ldr	r2, [r7, #0]
 8001ace:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001ad0:	bf00      	nop
 8001ad2:	370c      	adds	r7, #12
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bc80      	pop	{r7}
 8001ad8:	4770      	bx	lr

08001ada <LL_TIM_OC_SetCompareCH3>:
{
 8001ada:	b480      	push	{r7}
 8001adc:	b083      	sub	sp, #12
 8001ade:	af00      	add	r7, sp, #0
 8001ae0:	6078      	str	r0, [r7, #4]
 8001ae2:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	683a      	ldr	r2, [r7, #0]
 8001ae8:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8001aea:	bf00      	nop
 8001aec:	370c      	adds	r7, #12
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bc80      	pop	{r7}
 8001af2:	4770      	bx	lr

08001af4 <LL_TIM_OC_SetCompareCH4>:
{
 8001af4:	b480      	push	{r7}
 8001af6:	b083      	sub	sp, #12
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
 8001afc:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	683a      	ldr	r2, [r7, #0]
 8001b02:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8001b04:	bf00      	nop
 8001b06:	370c      	adds	r7, #12
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bc80      	pop	{r7}
 8001b0c:	4770      	bx	lr

08001b0e <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8001b0e:	b480      	push	{r7}
 8001b10:	b083      	sub	sp, #12
 8001b12:	af00      	add	r7, sp, #0
 8001b14:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	695b      	ldr	r3, [r3, #20]
 8001b1a:	f043 0201 	orr.w	r2, r3, #1
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	615a      	str	r2, [r3, #20]
}
 8001b22:	bf00      	nop
 8001b24:	370c      	adds	r7, #12
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bc80      	pop	{r7}
 8001b2a:	4770      	bx	lr

08001b2c <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b084      	sub	sp, #16
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
 8001b34:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	4a27      	ldr	r2, [pc, #156]	@ (8001bdc <LL_TIM_Init+0xb0>)
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d00b      	beq.n	8001b5c <LL_TIM_Init+0x30>
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b4a:	d007      	beq.n	8001b5c <LL_TIM_Init+0x30>
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	4a24      	ldr	r2, [pc, #144]	@ (8001be0 <LL_TIM_Init+0xb4>)
 8001b50:	4293      	cmp	r3, r2
 8001b52:	d003      	beq.n	8001b5c <LL_TIM_Init+0x30>
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	4a23      	ldr	r2, [pc, #140]	@ (8001be4 <LL_TIM_Init+0xb8>)
 8001b58:	4293      	cmp	r3, r2
 8001b5a:	d106      	bne.n	8001b6a <LL_TIM_Init+0x3e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	4313      	orrs	r3, r2
 8001b68:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	4a1b      	ldr	r2, [pc, #108]	@ (8001bdc <LL_TIM_Init+0xb0>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d00b      	beq.n	8001b8a <LL_TIM_Init+0x5e>
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b78:	d007      	beq.n	8001b8a <LL_TIM_Init+0x5e>
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	4a18      	ldr	r2, [pc, #96]	@ (8001be0 <LL_TIM_Init+0xb4>)
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d003      	beq.n	8001b8a <LL_TIM_Init+0x5e>
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	4a17      	ldr	r2, [pc, #92]	@ (8001be4 <LL_TIM_Init+0xb8>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d106      	bne.n	8001b98 <LL_TIM_Init+0x6c>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	68db      	ldr	r3, [r3, #12]
 8001b94:	4313      	orrs	r3, r2
 8001b96:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	68fa      	ldr	r2, [r7, #12]
 8001b9c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	689b      	ldr	r3, [r3, #8]
 8001ba2:	4619      	mov	r1, r3
 8001ba4:	6878      	ldr	r0, [r7, #4]
 8001ba6:	f7ff ff64 	bl	8001a72 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	881b      	ldrh	r3, [r3, #0]
 8001bae:	4619      	mov	r1, r3
 8001bb0:	6878      	ldr	r0, [r7, #4]
 8001bb2:	f7ff ff51 	bl	8001a58 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	4a08      	ldr	r2, [pc, #32]	@ (8001bdc <LL_TIM_Init+0xb0>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d105      	bne.n	8001bca <LL_TIM_Init+0x9e>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	691b      	ldr	r3, [r3, #16]
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	6878      	ldr	r0, [r7, #4]
 8001bc6:	f7ff ff61 	bl	8001a8c <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8001bca:	6878      	ldr	r0, [r7, #4]
 8001bcc:	f7ff ff9f 	bl	8001b0e <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8001bd0:	2300      	movs	r3, #0
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	3710      	adds	r7, #16
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	bf00      	nop
 8001bdc:	40012c00 	.word	0x40012c00
 8001be0:	40000400 	.word	0x40000400
 8001be4:	40000800 	.word	0x40000800

08001be8 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, const LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b086      	sub	sp, #24
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	60f8      	str	r0, [r7, #12]
 8001bf0:	60b9      	str	r1, [r7, #8]
 8001bf2:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8001bf8:	68bb      	ldr	r3, [r7, #8]
 8001bfa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001bfe:	d027      	beq.n	8001c50 <LL_TIM_OC_Init+0x68>
 8001c00:	68bb      	ldr	r3, [r7, #8]
 8001c02:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001c06:	d82a      	bhi.n	8001c5e <LL_TIM_OC_Init+0x76>
 8001c08:	68bb      	ldr	r3, [r7, #8]
 8001c0a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001c0e:	d018      	beq.n	8001c42 <LL_TIM_OC_Init+0x5a>
 8001c10:	68bb      	ldr	r3, [r7, #8]
 8001c12:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001c16:	d822      	bhi.n	8001c5e <LL_TIM_OC_Init+0x76>
 8001c18:	68bb      	ldr	r3, [r7, #8]
 8001c1a:	2b01      	cmp	r3, #1
 8001c1c:	d003      	beq.n	8001c26 <LL_TIM_OC_Init+0x3e>
 8001c1e:	68bb      	ldr	r3, [r7, #8]
 8001c20:	2b10      	cmp	r3, #16
 8001c22:	d007      	beq.n	8001c34 <LL_TIM_OC_Init+0x4c>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8001c24:	e01b      	b.n	8001c5e <LL_TIM_OC_Init+0x76>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8001c26:	6879      	ldr	r1, [r7, #4]
 8001c28:	68f8      	ldr	r0, [r7, #12]
 8001c2a:	f000 f85f 	bl	8001cec <OC1Config>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	75fb      	strb	r3, [r7, #23]
      break;
 8001c32:	e015      	b.n	8001c60 <LL_TIM_OC_Init+0x78>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8001c34:	6879      	ldr	r1, [r7, #4]
 8001c36:	68f8      	ldr	r0, [r7, #12]
 8001c38:	f000 f8be 	bl	8001db8 <OC2Config>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	75fb      	strb	r3, [r7, #23]
      break;
 8001c40:	e00e      	b.n	8001c60 <LL_TIM_OC_Init+0x78>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8001c42:	6879      	ldr	r1, [r7, #4]
 8001c44:	68f8      	ldr	r0, [r7, #12]
 8001c46:	f000 f921 	bl	8001e8c <OC3Config>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	75fb      	strb	r3, [r7, #23]
      break;
 8001c4e:	e007      	b.n	8001c60 <LL_TIM_OC_Init+0x78>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8001c50:	6879      	ldr	r1, [r7, #4]
 8001c52:	68f8      	ldr	r0, [r7, #12]
 8001c54:	f000 f984 	bl	8001f60 <OC4Config>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	75fb      	strb	r3, [r7, #23]
      break;
 8001c5c:	e000      	b.n	8001c60 <LL_TIM_OC_Init+0x78>
      break;
 8001c5e:	bf00      	nop
  }

  return result;
 8001c60:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	3718      	adds	r7, #24
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}

08001c6a <LL_TIM_BDTR_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: Break and Dead Time is initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_BDTR_Init(TIM_TypeDef *TIMx, const LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct)
{
 8001c6a:	b480      	push	{r7}
 8001c6c:	b085      	sub	sp, #20
 8001c6e:	af00      	add	r7, sp, #0
 8001c70:	6078      	str	r0, [r7, #4]
 8001c72:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0;
 8001c74:	2300      	movs	r3, #0
 8001c76:	60fb      	str	r3, [r7, #12]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
  the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, TIM_BDTRInitStruct->DeadTime);
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001c7e:	683a      	ldr	r2, [r7, #0]
 8001c80:	7b12      	ldrb	r2, [r2, #12]
 8001c82:	4313      	orrs	r3, r2
 8001c84:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, TIM_BDTRInitStruct->LockLevel);
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	689b      	ldr	r3, [r3, #8]
 8001c90:	4313      	orrs	r3, r2
 8001c92:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, TIM_BDTRInitStruct->OSSIState);
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	4313      	orrs	r3, r2
 8001ca0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, TIM_BDTRInitStruct->OSSRState);
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4313      	orrs	r3, r2
 8001cae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct->BreakState);
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001cb6:	683a      	ldr	r2, [r7, #0]
 8001cb8:	89d2      	ldrh	r2, [r2, #14]
 8001cba:	4313      	orrs	r3, r2
 8001cbc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity);
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	691b      	ldr	r3, [r3, #16]
 8001cc8:	4313      	orrs	r3, r2
 8001cca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, TIM_BDTRInitStruct->AutomaticOutput);
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	695b      	ldr	r3, [r3, #20]
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	60fb      	str	r3, [r7, #12]

  /* Set TIMx_BDTR */
  LL_TIM_WriteReg(TIMx, BDTR, tmpbdtr);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	68fa      	ldr	r2, [r7, #12]
 8001cde:	645a      	str	r2, [r3, #68]	@ 0x44

  return SUCCESS;
 8001ce0:	2300      	movs	r3, #0
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	3714      	adds	r7, #20
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bc80      	pop	{r7}
 8001cea:	4770      	bx	lr

08001cec <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b086      	sub	sp, #24
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
 8001cf4:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6a1b      	ldr	r3, [r3, #32]
 8001cfa:	f023 0201 	bic.w	r2, r3, #1
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6a1b      	ldr	r3, [r3, #32]
 8001d06:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	699b      	ldr	r3, [r3, #24]
 8001d12:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	f023 0303 	bic.w	r3, r3, #3
 8001d1a:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4313      	orrs	r3, r2
 8001d28:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8001d2a:	697b      	ldr	r3, [r7, #20]
 8001d2c:	f023 0202 	bic.w	r2, r3, #2
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	691b      	ldr	r3, [r3, #16]
 8001d34:	4313      	orrs	r3, r2
 8001d36:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8001d38:	697b      	ldr	r3, [r7, #20]
 8001d3a:	f023 0201 	bic.w	r2, r3, #1
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	4313      	orrs	r3, r2
 8001d44:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	4a1a      	ldr	r2, [pc, #104]	@ (8001db4 <OC1Config+0xc8>)
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d11e      	bne.n	8001d8c <OC1Config+0xa0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8001d4e:	697b      	ldr	r3, [r7, #20]
 8001d50:	f023 0208 	bic.w	r2, r3, #8
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	695b      	ldr	r3, [r3, #20]
 8001d58:	009b      	lsls	r3, r3, #2
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8001d5e:	697b      	ldr	r3, [r7, #20]
 8001d60:	f023 0204 	bic.w	r2, r3, #4
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	689b      	ldr	r3, [r3, #8]
 8001d68:	009b      	lsls	r3, r3, #2
 8001d6a:	4313      	orrs	r3, r2
 8001d6c:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8001d6e:	693b      	ldr	r3, [r7, #16]
 8001d70:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	699b      	ldr	r3, [r3, #24]
 8001d78:	4313      	orrs	r3, r2
 8001d7a:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8001d7c:	693b      	ldr	r3, [r7, #16]
 8001d7e:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	69db      	ldr	r3, [r3, #28]
 8001d86:	005b      	lsls	r3, r3, #1
 8001d88:	4313      	orrs	r3, r2
 8001d8a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	693a      	ldr	r2, [r7, #16]
 8001d90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	68fa      	ldr	r2, [r7, #12]
 8001d96:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	68db      	ldr	r3, [r3, #12]
 8001d9c:	4619      	mov	r1, r3
 8001d9e:	6878      	ldr	r0, [r7, #4]
 8001da0:	f7ff fe81 	bl	8001aa6 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	697a      	ldr	r2, [r7, #20]
 8001da8:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001daa:	2300      	movs	r3, #0
}
 8001dac:	4618      	mov	r0, r3
 8001dae:	3718      	adds	r7, #24
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	40012c00 	.word	0x40012c00

08001db8 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b086      	sub	sp, #24
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
 8001dc0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6a1b      	ldr	r3, [r3, #32]
 8001dc6:	f023 0210 	bic.w	r2, r3, #16
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6a1b      	ldr	r3, [r3, #32]
 8001dd2:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	699b      	ldr	r3, [r3, #24]
 8001dde:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001de6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	021b      	lsls	r3, r3, #8
 8001df4:	4313      	orrs	r3, r2
 8001df6:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	f023 0220 	bic.w	r2, r3, #32
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	691b      	ldr	r3, [r3, #16]
 8001e02:	011b      	lsls	r3, r3, #4
 8001e04:	4313      	orrs	r3, r2
 8001e06:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8001e08:	697b      	ldr	r3, [r7, #20]
 8001e0a:	f023 0210 	bic.w	r2, r3, #16
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	685b      	ldr	r3, [r3, #4]
 8001e12:	011b      	lsls	r3, r3, #4
 8001e14:	4313      	orrs	r3, r2
 8001e16:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	4a1b      	ldr	r2, [pc, #108]	@ (8001e88 <OC2Config+0xd0>)
 8001e1c:	4293      	cmp	r3, r2
 8001e1e:	d11f      	bne.n	8001e60 <OC2Config+0xa8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8001e20:	697b      	ldr	r3, [r7, #20]
 8001e22:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	695b      	ldr	r3, [r3, #20]
 8001e2a:	019b      	lsls	r3, r3, #6
 8001e2c:	4313      	orrs	r3, r2
 8001e2e:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8001e30:	697b      	ldr	r3, [r7, #20]
 8001e32:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	689b      	ldr	r3, [r3, #8]
 8001e3a:	019b      	lsls	r3, r3, #6
 8001e3c:	4313      	orrs	r3, r2
 8001e3e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8001e40:	693b      	ldr	r3, [r7, #16]
 8001e42:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	699b      	ldr	r3, [r3, #24]
 8001e4a:	009b      	lsls	r3, r3, #2
 8001e4c:	4313      	orrs	r3, r2
 8001e4e:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8001e50:	693b      	ldr	r3, [r7, #16]
 8001e52:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	69db      	ldr	r3, [r3, #28]
 8001e5a:	00db      	lsls	r3, r3, #3
 8001e5c:	4313      	orrs	r3, r2
 8001e5e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	693a      	ldr	r2, [r7, #16]
 8001e64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	68fa      	ldr	r2, [r7, #12]
 8001e6a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	68db      	ldr	r3, [r3, #12]
 8001e70:	4619      	mov	r1, r3
 8001e72:	6878      	ldr	r0, [r7, #4]
 8001e74:	f7ff fe24 	bl	8001ac0 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	697a      	ldr	r2, [r7, #20]
 8001e7c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001e7e:	2300      	movs	r3, #0
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	3718      	adds	r7, #24
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	40012c00 	.word	0x40012c00

08001e8c <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b086      	sub	sp, #24
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
 8001e94:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6a1b      	ldr	r3, [r3, #32]
 8001e9a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6a1b      	ldr	r3, [r3, #32]
 8001ea6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	69db      	ldr	r3, [r3, #28]
 8001eb2:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	f023 0303 	bic.w	r3, r3, #3
 8001eba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	4313      	orrs	r3, r2
 8001ec8:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8001eca:	697b      	ldr	r3, [r7, #20]
 8001ecc:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	691b      	ldr	r3, [r3, #16]
 8001ed4:	021b      	lsls	r3, r3, #8
 8001ed6:	4313      	orrs	r3, r2
 8001ed8:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8001eda:	697b      	ldr	r3, [r7, #20]
 8001edc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	021b      	lsls	r3, r3, #8
 8001ee6:	4313      	orrs	r3, r2
 8001ee8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	4a1b      	ldr	r2, [pc, #108]	@ (8001f5c <OC3Config+0xd0>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d11f      	bne.n	8001f32 <OC3Config+0xa6>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	695b      	ldr	r3, [r3, #20]
 8001efc:	029b      	lsls	r3, r3, #10
 8001efe:	4313      	orrs	r3, r2
 8001f00:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8001f02:	697b      	ldr	r3, [r7, #20]
 8001f04:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	689b      	ldr	r3, [r3, #8]
 8001f0c:	029b      	lsls	r3, r3, #10
 8001f0e:	4313      	orrs	r3, r2
 8001f10:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8001f12:	693b      	ldr	r3, [r7, #16]
 8001f14:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	699b      	ldr	r3, [r3, #24]
 8001f1c:	011b      	lsls	r3, r3, #4
 8001f1e:	4313      	orrs	r3, r2
 8001f20:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8001f22:	693b      	ldr	r3, [r7, #16]
 8001f24:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	69db      	ldr	r3, [r3, #28]
 8001f2c:	015b      	lsls	r3, r3, #5
 8001f2e:	4313      	orrs	r3, r2
 8001f30:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	693a      	ldr	r2, [r7, #16]
 8001f36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	68fa      	ldr	r2, [r7, #12]
 8001f3c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	68db      	ldr	r3, [r3, #12]
 8001f42:	4619      	mov	r1, r3
 8001f44:	6878      	ldr	r0, [r7, #4]
 8001f46:	f7ff fdc8 	bl	8001ada <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	697a      	ldr	r2, [r7, #20]
 8001f4e:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001f50:	2300      	movs	r3, #0
}
 8001f52:	4618      	mov	r0, r3
 8001f54:	3718      	adds	r7, #24
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	40012c00 	.word	0x40012c00

08001f60 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b086      	sub	sp, #24
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
 8001f68:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6a1b      	ldr	r3, [r3, #32]
 8001f6e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6a1b      	ldr	r3, [r3, #32]
 8001f7a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	69db      	ldr	r3, [r3, #28]
 8001f86:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001f8e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	021b      	lsls	r3, r3, #8
 8001f9c:	4313      	orrs	r3, r2
 8001f9e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8001fa0:	693b      	ldr	r3, [r7, #16]
 8001fa2:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	691b      	ldr	r3, [r3, #16]
 8001faa:	031b      	lsls	r3, r3, #12
 8001fac:	4313      	orrs	r3, r2
 8001fae:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8001fb0:	693b      	ldr	r3, [r7, #16]
 8001fb2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	031b      	lsls	r3, r3, #12
 8001fbc:	4313      	orrs	r3, r2
 8001fbe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	4a0f      	ldr	r2, [pc, #60]	@ (8002000 <OC4Config+0xa0>)
 8001fc4:	4293      	cmp	r3, r2
 8001fc6:	d107      	bne.n	8001fd8 <OC4Config+0x78>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	699b      	ldr	r3, [r3, #24]
 8001fd2:	019b      	lsls	r3, r3, #6
 8001fd4:	4313      	orrs	r3, r2
 8001fd6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	697a      	ldr	r2, [r7, #20]
 8001fdc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	68fa      	ldr	r2, [r7, #12]
 8001fe2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	68db      	ldr	r3, [r3, #12]
 8001fe8:	4619      	mov	r1, r3
 8001fea:	6878      	ldr	r0, [r7, #4]
 8001fec:	f7ff fd82 	bl	8001af4 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	693a      	ldr	r2, [r7, #16]
 8001ff4:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001ff6:	2300      	movs	r3, #0
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	3718      	adds	r7, #24
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	40012c00 	.word	0x40012c00

08002004 <LL_USART_IsEnabled>:
{
 8002004:	b480      	push	{r7}
 8002006:	b083      	sub	sp, #12
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	68db      	ldr	r3, [r3, #12]
 8002010:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002014:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002018:	bf0c      	ite	eq
 800201a:	2301      	moveq	r3, #1
 800201c:	2300      	movne	r3, #0
 800201e:	b2db      	uxtb	r3, r3
}
 8002020:	4618      	mov	r0, r3
 8002022:	370c      	adds	r7, #12
 8002024:	46bd      	mov	sp, r7
 8002026:	bc80      	pop	{r7}
 8002028:	4770      	bx	lr

0800202a <LL_USART_SetStopBitsLength>:
{
 800202a:	b480      	push	{r7}
 800202c:	b083      	sub	sp, #12
 800202e:	af00      	add	r7, sp, #0
 8002030:	6078      	str	r0, [r7, #4]
 8002032:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	691b      	ldr	r3, [r3, #16]
 8002038:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	431a      	orrs	r2, r3
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	611a      	str	r2, [r3, #16]
}
 8002044:	bf00      	nop
 8002046:	370c      	adds	r7, #12
 8002048:	46bd      	mov	sp, r7
 800204a:	bc80      	pop	{r7}
 800204c:	4770      	bx	lr

0800204e <LL_USART_SetHWFlowCtrl>:
{
 800204e:	b480      	push	{r7}
 8002050:	b083      	sub	sp, #12
 8002052:	af00      	add	r7, sp, #0
 8002054:	6078      	str	r0, [r7, #4]
 8002056:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	695b      	ldr	r3, [r3, #20]
 800205c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	431a      	orrs	r2, r3
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	615a      	str	r2, [r3, #20]
}
 8002068:	bf00      	nop
 800206a:	370c      	adds	r7, #12
 800206c:	46bd      	mov	sp, r7
 800206e:	bc80      	pop	{r7}
 8002070:	4770      	bx	lr
	...

08002074 <LL_USART_SetBaudRate>:
{
 8002074:	b480      	push	{r7}
 8002076:	b085      	sub	sp, #20
 8002078:	af00      	add	r7, sp, #0
 800207a:	60f8      	str	r0, [r7, #12]
 800207c:	60b9      	str	r1, [r7, #8]
 800207e:	607a      	str	r2, [r7, #4]
  USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8002080:	68ba      	ldr	r2, [r7, #8]
 8002082:	4613      	mov	r3, r2
 8002084:	009b      	lsls	r3, r3, #2
 8002086:	4413      	add	r3, r2
 8002088:	009a      	lsls	r2, r3, #2
 800208a:	441a      	add	r2, r3
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	009b      	lsls	r3, r3, #2
 8002090:	fbb2 f3f3 	udiv	r3, r2, r3
 8002094:	4a25      	ldr	r2, [pc, #148]	@ (800212c <LL_USART_SetBaudRate+0xb8>)
 8002096:	fba2 2303 	umull	r2, r3, r2, r3
 800209a:	095b      	lsrs	r3, r3, #5
 800209c:	b29b      	uxth	r3, r3
 800209e:	011b      	lsls	r3, r3, #4
 80020a0:	b299      	uxth	r1, r3
 80020a2:	68ba      	ldr	r2, [r7, #8]
 80020a4:	4613      	mov	r3, r2
 80020a6:	009b      	lsls	r3, r3, #2
 80020a8:	4413      	add	r3, r2
 80020aa:	009a      	lsls	r2, r3, #2
 80020ac:	441a      	add	r2, r3
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	009b      	lsls	r3, r3, #2
 80020b2:	fbb2 f2f3 	udiv	r2, r2, r3
 80020b6:	4b1d      	ldr	r3, [pc, #116]	@ (800212c <LL_USART_SetBaudRate+0xb8>)
 80020b8:	fba3 0302 	umull	r0, r3, r3, r2
 80020bc:	095b      	lsrs	r3, r3, #5
 80020be:	2064      	movs	r0, #100	@ 0x64
 80020c0:	fb00 f303 	mul.w	r3, r0, r3
 80020c4:	1ad3      	subs	r3, r2, r3
 80020c6:	011b      	lsls	r3, r3, #4
 80020c8:	3332      	adds	r3, #50	@ 0x32
 80020ca:	4a18      	ldr	r2, [pc, #96]	@ (800212c <LL_USART_SetBaudRate+0xb8>)
 80020cc:	fba2 2303 	umull	r2, r3, r2, r3
 80020d0:	095b      	lsrs	r3, r3, #5
 80020d2:	b29b      	uxth	r3, r3
 80020d4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80020d8:	b29b      	uxth	r3, r3
 80020da:	440b      	add	r3, r1
 80020dc:	b299      	uxth	r1, r3
 80020de:	68ba      	ldr	r2, [r7, #8]
 80020e0:	4613      	mov	r3, r2
 80020e2:	009b      	lsls	r3, r3, #2
 80020e4:	4413      	add	r3, r2
 80020e6:	009a      	lsls	r2, r3, #2
 80020e8:	441a      	add	r2, r3
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	009b      	lsls	r3, r3, #2
 80020ee:	fbb2 f2f3 	udiv	r2, r2, r3
 80020f2:	4b0e      	ldr	r3, [pc, #56]	@ (800212c <LL_USART_SetBaudRate+0xb8>)
 80020f4:	fba3 0302 	umull	r0, r3, r3, r2
 80020f8:	095b      	lsrs	r3, r3, #5
 80020fa:	2064      	movs	r0, #100	@ 0x64
 80020fc:	fb00 f303 	mul.w	r3, r0, r3
 8002100:	1ad3      	subs	r3, r2, r3
 8002102:	011b      	lsls	r3, r3, #4
 8002104:	3332      	adds	r3, #50	@ 0x32
 8002106:	4a09      	ldr	r2, [pc, #36]	@ (800212c <LL_USART_SetBaudRate+0xb8>)
 8002108:	fba2 2303 	umull	r2, r3, r2, r3
 800210c:	095b      	lsrs	r3, r3, #5
 800210e:	b29b      	uxth	r3, r3
 8002110:	f003 030f 	and.w	r3, r3, #15
 8002114:	b29b      	uxth	r3, r3
 8002116:	440b      	add	r3, r1
 8002118:	b29b      	uxth	r3, r3
 800211a:	461a      	mov	r2, r3
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	609a      	str	r2, [r3, #8]
}
 8002120:	bf00      	nop
 8002122:	3714      	adds	r7, #20
 8002124:	46bd      	mov	sp, r7
 8002126:	bc80      	pop	{r7}
 8002128:	4770      	bx	lr
 800212a:	bf00      	nop
 800212c:	51eb851f 	.word	0x51eb851f

08002130 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b088      	sub	sp, #32
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
 8002138:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800213a:	2301      	movs	r3, #1
 800213c:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800213e:	2300      	movs	r3, #0
 8002140:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));
#endif /* USART_OverSampling_Feature */

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8002142:	6878      	ldr	r0, [r7, #4]
 8002144:	f7ff ff5e 	bl	8002004 <LL_USART_IsEnabled>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d145      	bne.n	80021da <LL_USART_Init+0xaa>
               (USART_CR1_M | USART_CR1_PCE | USART_CR1_PS |
                USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
               (USART_InitStruct->DataWidth | USART_InitStruct->Parity |
                USART_InitStruct->TransferDirection | USART_InitStruct->OverSampling));
#else
    MODIFY_REG(USARTx->CR1,
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	68db      	ldr	r3, [r3, #12]
 8002152:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8002156:	f023 030c 	bic.w	r3, r3, #12
 800215a:	683a      	ldr	r2, [r7, #0]
 800215c:	6851      	ldr	r1, [r2, #4]
 800215e:	683a      	ldr	r2, [r7, #0]
 8002160:	68d2      	ldr	r2, [r2, #12]
 8002162:	4311      	orrs	r1, r2
 8002164:	683a      	ldr	r2, [r7, #0]
 8002166:	6912      	ldr	r2, [r2, #16]
 8002168:	430a      	orrs	r2, r1
 800216a:	431a      	orrs	r2, r3
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	689b      	ldr	r3, [r3, #8]
 8002174:	4619      	mov	r1, r3
 8002176:	6878      	ldr	r0, [r7, #4]
 8002178:	f7ff ff57 	bl	800202a <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	695b      	ldr	r3, [r3, #20]
 8002180:	4619      	mov	r1, r3
 8002182:	6878      	ldr	r0, [r7, #4]
 8002184:	f7ff ff63 	bl	800204e <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8002188:	f107 0308 	add.w	r3, r7, #8
 800218c:	4618      	mov	r0, r3
 800218e:	f7ff fba7 	bl	80018e0 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	4a13      	ldr	r2, [pc, #76]	@ (80021e4 <LL_USART_Init+0xb4>)
 8002196:	4293      	cmp	r3, r2
 8002198:	d102      	bne.n	80021a0 <LL_USART_Init+0x70>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	61bb      	str	r3, [r7, #24]
 800219e:	e00c      	b.n	80021ba <LL_USART_Init+0x8a>
    }
    else if (USARTx == USART2)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	4a11      	ldr	r2, [pc, #68]	@ (80021e8 <LL_USART_Init+0xb8>)
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d102      	bne.n	80021ae <LL_USART_Init+0x7e>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80021a8:	693b      	ldr	r3, [r7, #16]
 80021aa:	61bb      	str	r3, [r7, #24]
 80021ac:	e005      	b.n	80021ba <LL_USART_Init+0x8a>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	4a0e      	ldr	r2, [pc, #56]	@ (80021ec <LL_USART_Init+0xbc>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d101      	bne.n	80021ba <LL_USART_Init+0x8a>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80021b6:	693b      	ldr	r3, [r7, #16]
 80021b8:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80021ba:	69bb      	ldr	r3, [r7, #24]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d00c      	beq.n	80021da <LL_USART_Init+0xaa>
        && (USART_InitStruct->BaudRate != 0U))
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d008      	beq.n	80021da <LL_USART_Init+0xaa>
    {
      status = SUCCESS;
 80021c8:	2300      	movs	r3, #0
 80021ca:	77fb      	strb	r3, [r7, #31]
                           USART_InitStruct->OverSampling,
                           USART_InitStruct->BaudRate);
#else
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->BaudRate);
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 80021d0:	461a      	mov	r2, r3
 80021d2:	69b9      	ldr	r1, [r7, #24]
 80021d4:	6878      	ldr	r0, [r7, #4]
 80021d6:	f7ff ff4d 	bl	8002074 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80021da:	7ffb      	ldrb	r3, [r7, #31]
}
 80021dc:	4618      	mov	r0, r3
 80021de:	3720      	adds	r7, #32
 80021e0:	46bd      	mov	sp, r7
 80021e2:	bd80      	pop	{r7, pc}
 80021e4:	40013800 	.word	0x40013800
 80021e8:	40004400 	.word	0x40004400
 80021ec:	40004800 	.word	0x40004800

080021f0 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 80021f0:	b480      	push	{r7}
 80021f2:	b083      	sub	sp, #12
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
 80021f8:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 80021fa:	687a      	ldr	r2, [r7, #4]
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002202:	4a07      	ldr	r2, [pc, #28]	@ (8002220 <LL_InitTick+0x30>)
 8002204:	3b01      	subs	r3, #1
 8002206:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8002208:	4b05      	ldr	r3, [pc, #20]	@ (8002220 <LL_InitTick+0x30>)
 800220a:	2200      	movs	r2, #0
 800220c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800220e:	4b04      	ldr	r3, [pc, #16]	@ (8002220 <LL_InitTick+0x30>)
 8002210:	2205      	movs	r2, #5
 8002212:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8002214:	bf00      	nop
 8002216:	370c      	adds	r7, #12
 8002218:	46bd      	mov	sp, r7
 800221a:	bc80      	pop	{r7}
 800221c:	4770      	bx	lr
 800221e:	bf00      	nop
 8002220:	e000e010 	.word	0xe000e010

08002224 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b082      	sub	sp, #8
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 800222c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002230:	6878      	ldr	r0, [r7, #4]
 8002232:	f7ff ffdd 	bl	80021f0 <LL_InitTick>
}
 8002236:	bf00      	nop
 8002238:	3708      	adds	r7, #8
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}
	...

08002240 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8002240:	b480      	push	{r7}
 8002242:	b083      	sub	sp, #12
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8002248:	4a03      	ldr	r2, [pc, #12]	@ (8002258 <LL_SetSystemCoreClock+0x18>)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6013      	str	r3, [r2, #0]
}
 800224e:	bf00      	nop
 8002250:	370c      	adds	r7, #12
 8002252:	46bd      	mov	sp, r7
 8002254:	bc80      	pop	{r7}
 8002256:	4770      	bx	lr
 8002258:	20000000 	.word	0x20000000

0800225c <memset>:
 800225c:	4603      	mov	r3, r0
 800225e:	4402      	add	r2, r0
 8002260:	4293      	cmp	r3, r2
 8002262:	d100      	bne.n	8002266 <memset+0xa>
 8002264:	4770      	bx	lr
 8002266:	f803 1b01 	strb.w	r1, [r3], #1
 800226a:	e7f9      	b.n	8002260 <memset+0x4>

0800226c <__libc_init_array>:
 800226c:	b570      	push	{r4, r5, r6, lr}
 800226e:	2600      	movs	r6, #0
 8002270:	4d0c      	ldr	r5, [pc, #48]	@ (80022a4 <__libc_init_array+0x38>)
 8002272:	4c0d      	ldr	r4, [pc, #52]	@ (80022a8 <__libc_init_array+0x3c>)
 8002274:	1b64      	subs	r4, r4, r5
 8002276:	10a4      	asrs	r4, r4, #2
 8002278:	42a6      	cmp	r6, r4
 800227a:	d109      	bne.n	8002290 <__libc_init_array+0x24>
 800227c:	f000 f81a 	bl	80022b4 <_init>
 8002280:	2600      	movs	r6, #0
 8002282:	4d0a      	ldr	r5, [pc, #40]	@ (80022ac <__libc_init_array+0x40>)
 8002284:	4c0a      	ldr	r4, [pc, #40]	@ (80022b0 <__libc_init_array+0x44>)
 8002286:	1b64      	subs	r4, r4, r5
 8002288:	10a4      	asrs	r4, r4, #2
 800228a:	42a6      	cmp	r6, r4
 800228c:	d105      	bne.n	800229a <__libc_init_array+0x2e>
 800228e:	bd70      	pop	{r4, r5, r6, pc}
 8002290:	f855 3b04 	ldr.w	r3, [r5], #4
 8002294:	4798      	blx	r3
 8002296:	3601      	adds	r6, #1
 8002298:	e7ee      	b.n	8002278 <__libc_init_array+0xc>
 800229a:	f855 3b04 	ldr.w	r3, [r5], #4
 800229e:	4798      	blx	r3
 80022a0:	3601      	adds	r6, #1
 80022a2:	e7f2      	b.n	800228a <__libc_init_array+0x1e>
 80022a4:	080022fc 	.word	0x080022fc
 80022a8:	080022fc 	.word	0x080022fc
 80022ac:	080022fc 	.word	0x080022fc
 80022b0:	08002300 	.word	0x08002300

080022b4 <_init>:
 80022b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80022b6:	bf00      	nop
 80022b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80022ba:	bc08      	pop	{r3}
 80022bc:	469e      	mov	lr, r3
 80022be:	4770      	bx	lr

080022c0 <_fini>:
 80022c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80022c2:	bf00      	nop
 80022c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80022c6:	bc08      	pop	{r3}
 80022c8:	469e      	mov	lr, r3
 80022ca:	4770      	bx	lr
