
CAN_Intreupt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002164  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08002224  08002224  00012224  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002254  08002254  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002254  08002254  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002254  08002254  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002254  08002254  00012254  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002258  08002258  00012258  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  0800225c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000054  2000000c  08002268  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000060  08002268  00020060  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000050c7  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000010d2  00000000  00000000  000250fb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000004d8  00000000  00000000  000261d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000440  00000000  00000000  000266a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001785e  00000000  00000000  00026ae8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00004c10  00000000  00000000  0003e346  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008694e  00000000  00000000  00042f56  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c98a4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000fbc  00000000  00000000  000c9920  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800220c 	.word	0x0800220c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	0800220c 	.word	0x0800220c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000224:	f000 fa5e 	bl	80006e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000228:	f000 f818 	bl	800025c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022c:	f000 f89c 	bl	8000368 <MX_GPIO_Init>
  MX_CAN_Init();
 8000230:	f000 f862 	bl	80002f8 <MX_CAN_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8000234:	f000 f852 	bl	80002dc <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  CANStart();
 8000238:	f000 f8e0 	bl	80003fc <CANStart>
	  //uint8_t DATA[] = {5,4,3,2,1};
	  //CANTransmit((uint32_t)0x01, 0, 0, 5, DATA);

	 //CANReceive();
	 //HAL_Delay(100);
	 HAL_GPIO_TogglePin (GPIOB, GPIO_PIN_12);
 800023c:	2380      	movs	r3, #128	; 0x80
 800023e:	015b      	lsls	r3, r3, #5
 8000240:	4a05      	ldr	r2, [pc, #20]	; (8000258 <main+0x38>)
 8000242:	0019      	movs	r1, r3
 8000244:	0010      	movs	r0, r2
 8000246:	f001 fabc 	bl	80017c2 <HAL_GPIO_TogglePin>
	//uint8_t DATA1[] = {5,4,3,2,1,12,5,4};
	// CANTransmit((uint32_t)0x02, 0, 0, 8, DATA1);
	 HAL_Delay(500);
 800024a:	23fa      	movs	r3, #250	; 0xfa
 800024c:	005b      	lsls	r3, r3, #1
 800024e:	0018      	movs	r0, r3
 8000250:	f000 faac 	bl	80007ac <HAL_Delay>
	 HAL_GPIO_TogglePin (GPIOB, GPIO_PIN_12);
 8000254:	e7f2      	b.n	800023c <main+0x1c>
 8000256:	46c0      	nop			; (mov r8, r8)
 8000258:	48000400 	.word	0x48000400

0800025c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800025c:	b590      	push	{r4, r7, lr}
 800025e:	b093      	sub	sp, #76	; 0x4c
 8000260:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000262:	2414      	movs	r4, #20
 8000264:	193b      	adds	r3, r7, r4
 8000266:	0018      	movs	r0, r3
 8000268:	2334      	movs	r3, #52	; 0x34
 800026a:	001a      	movs	r2, r3
 800026c:	2100      	movs	r1, #0
 800026e:	f001 ffc5 	bl	80021fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000272:	1d3b      	adds	r3, r7, #4
 8000274:	0018      	movs	r0, r3
 8000276:	2310      	movs	r3, #16
 8000278:	001a      	movs	r2, r3
 800027a:	2100      	movs	r1, #0
 800027c:	f001 ffbe 	bl	80021fc <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000280:	0021      	movs	r1, r4
 8000282:	187b      	adds	r3, r7, r1
 8000284:	2202      	movs	r2, #2
 8000286:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000288:	187b      	adds	r3, r7, r1
 800028a:	2201      	movs	r2, #1
 800028c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800028e:	187b      	adds	r3, r7, r1
 8000290:	2210      	movs	r2, #16
 8000292:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000294:	187b      	adds	r3, r7, r1
 8000296:	2200      	movs	r2, #0
 8000298:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800029a:	187b      	adds	r3, r7, r1
 800029c:	0018      	movs	r0, r3
 800029e:	f001 faab 	bl	80017f8 <HAL_RCC_OscConfig>
 80002a2:	1e03      	subs	r3, r0, #0
 80002a4:	d001      	beq.n	80002aa <SystemClock_Config+0x4e>
  {
    Error_Handler();
 80002a6:	f000 f937 	bl	8000518 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002aa:	1d3b      	adds	r3, r7, #4
 80002ac:	2207      	movs	r2, #7
 80002ae:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002b0:	1d3b      	adds	r3, r7, #4
 80002b2:	2200      	movs	r2, #0
 80002b4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002b6:	1d3b      	adds	r3, r7, #4
 80002b8:	2200      	movs	r2, #0
 80002ba:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002bc:	1d3b      	adds	r3, r7, #4
 80002be:	2200      	movs	r2, #0
 80002c0:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002c2:	1d3b      	adds	r3, r7, #4
 80002c4:	2100      	movs	r1, #0
 80002c6:	0018      	movs	r0, r3
 80002c8:	f001 fe1c 	bl	8001f04 <HAL_RCC_ClockConfig>
 80002cc:	1e03      	subs	r3, r0, #0
 80002ce:	d001      	beq.n	80002d4 <SystemClock_Config+0x78>
  {
    Error_Handler();
 80002d0:	f000 f922 	bl	8000518 <Error_Handler>
  }
}
 80002d4:	46c0      	nop			; (mov r8, r8)
 80002d6:	46bd      	mov	sp, r7
 80002d8:	b013      	add	sp, #76	; 0x4c
 80002da:	bd90      	pop	{r4, r7, pc}

080002dc <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 80002dc:	b580      	push	{r7, lr}
 80002de:	af00      	add	r7, sp, #0
  /* CEC_CAN_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(CEC_CAN_IRQn, 0, 0);
 80002e0:	2200      	movs	r2, #0
 80002e2:	2100      	movs	r1, #0
 80002e4:	201e      	movs	r0, #30
 80002e6:	f001 f8b5 	bl	8001454 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CEC_CAN_IRQn);
 80002ea:	201e      	movs	r0, #30
 80002ec:	f001 f8c7 	bl	800147e <HAL_NVIC_EnableIRQ>
}
 80002f0:	46c0      	nop			; (mov r8, r8)
 80002f2:	46bd      	mov	sp, r7
 80002f4:	bd80      	pop	{r7, pc}
	...

080002f8 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 80002f8:	b580      	push	{r7, lr}
 80002fa:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 80002fc:	4b18      	ldr	r3, [pc, #96]	; (8000360 <MX_CAN_Init+0x68>)
 80002fe:	4a19      	ldr	r2, [pc, #100]	; (8000364 <MX_CAN_Init+0x6c>)
 8000300:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 8000302:	4b17      	ldr	r3, [pc, #92]	; (8000360 <MX_CAN_Init+0x68>)
 8000304:	2204      	movs	r2, #4
 8000306:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000308:	4b15      	ldr	r3, [pc, #84]	; (8000360 <MX_CAN_Init+0x68>)
 800030a:	2200      	movs	r2, #0
 800030c:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800030e:	4b14      	ldr	r3, [pc, #80]	; (8000360 <MX_CAN_Init+0x68>)
 8000310:	2200      	movs	r2, #0
 8000312:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_15TQ;
 8000314:	4b12      	ldr	r3, [pc, #72]	; (8000360 <MX_CAN_Init+0x68>)
 8000316:	22e0      	movs	r2, #224	; 0xe0
 8000318:	0312      	lsls	r2, r2, #12
 800031a:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_4TQ;
 800031c:	4b10      	ldr	r3, [pc, #64]	; (8000360 <MX_CAN_Init+0x68>)
 800031e:	22c0      	movs	r2, #192	; 0xc0
 8000320:	0392      	lsls	r2, r2, #14
 8000322:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000324:	4b0e      	ldr	r3, [pc, #56]	; (8000360 <MX_CAN_Init+0x68>)
 8000326:	2200      	movs	r2, #0
 8000328:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 800032a:	4b0d      	ldr	r3, [pc, #52]	; (8000360 <MX_CAN_Init+0x68>)
 800032c:	2200      	movs	r2, #0
 800032e:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = ENABLE;
 8000330:	4b0b      	ldr	r3, [pc, #44]	; (8000360 <MX_CAN_Init+0x68>)
 8000332:	2201      	movs	r2, #1
 8000334:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000336:	4b0a      	ldr	r3, [pc, #40]	; (8000360 <MX_CAN_Init+0x68>)
 8000338:	2200      	movs	r2, #0
 800033a:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 800033c:	4b08      	ldr	r3, [pc, #32]	; (8000360 <MX_CAN_Init+0x68>)
 800033e:	2200      	movs	r2, #0
 8000340:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000342:	4b07      	ldr	r3, [pc, #28]	; (8000360 <MX_CAN_Init+0x68>)
 8000344:	2200      	movs	r2, #0
 8000346:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000348:	4b05      	ldr	r3, [pc, #20]	; (8000360 <MX_CAN_Init+0x68>)
 800034a:	0018      	movs	r0, r3
 800034c:	f000 fa50 	bl	80007f0 <HAL_CAN_Init>
 8000350:	1e03      	subs	r3, r0, #0
 8000352:	d001      	beq.n	8000358 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8000354:	f000 f8e0 	bl	8000518 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8000358:	46c0      	nop			; (mov r8, r8)
 800035a:	46bd      	mov	sp, r7
 800035c:	bd80      	pop	{r7, pc}
 800035e:	46c0      	nop			; (mov r8, r8)
 8000360:	20000034 	.word	0x20000034
 8000364:	40006400 	.word	0x40006400

08000368 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000368:	b590      	push	{r4, r7, lr}
 800036a:	b089      	sub	sp, #36	; 0x24
 800036c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800036e:	240c      	movs	r4, #12
 8000370:	193b      	adds	r3, r7, r4
 8000372:	0018      	movs	r0, r3
 8000374:	2314      	movs	r3, #20
 8000376:	001a      	movs	r2, r3
 8000378:	2100      	movs	r1, #0
 800037a:	f001 ff3f 	bl	80021fc <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800037e:	4b1d      	ldr	r3, [pc, #116]	; (80003f4 <MX_GPIO_Init+0x8c>)
 8000380:	695a      	ldr	r2, [r3, #20]
 8000382:	4b1c      	ldr	r3, [pc, #112]	; (80003f4 <MX_GPIO_Init+0x8c>)
 8000384:	2180      	movs	r1, #128	; 0x80
 8000386:	02c9      	lsls	r1, r1, #11
 8000388:	430a      	orrs	r2, r1
 800038a:	615a      	str	r2, [r3, #20]
 800038c:	4b19      	ldr	r3, [pc, #100]	; (80003f4 <MX_GPIO_Init+0x8c>)
 800038e:	695a      	ldr	r2, [r3, #20]
 8000390:	2380      	movs	r3, #128	; 0x80
 8000392:	02db      	lsls	r3, r3, #11
 8000394:	4013      	ands	r3, r2
 8000396:	60bb      	str	r3, [r7, #8]
 8000398:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800039a:	4b16      	ldr	r3, [pc, #88]	; (80003f4 <MX_GPIO_Init+0x8c>)
 800039c:	695a      	ldr	r2, [r3, #20]
 800039e:	4b15      	ldr	r3, [pc, #84]	; (80003f4 <MX_GPIO_Init+0x8c>)
 80003a0:	2180      	movs	r1, #128	; 0x80
 80003a2:	0289      	lsls	r1, r1, #10
 80003a4:	430a      	orrs	r2, r1
 80003a6:	615a      	str	r2, [r3, #20]
 80003a8:	4b12      	ldr	r3, [pc, #72]	; (80003f4 <MX_GPIO_Init+0x8c>)
 80003aa:	695a      	ldr	r2, [r3, #20]
 80003ac:	2380      	movs	r3, #128	; 0x80
 80003ae:	029b      	lsls	r3, r3, #10
 80003b0:	4013      	ands	r3, r2
 80003b2:	607b      	str	r3, [r7, #4]
 80003b4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 80003b6:	23e0      	movs	r3, #224	; 0xe0
 80003b8:	01db      	lsls	r3, r3, #7
 80003ba:	480f      	ldr	r0, [pc, #60]	; (80003f8 <MX_GPIO_Init+0x90>)
 80003bc:	2200      	movs	r2, #0
 80003be:	0019      	movs	r1, r3
 80003c0:	f001 f9e2 	bl	8001788 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB12 PB13 PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 80003c4:	193b      	adds	r3, r7, r4
 80003c6:	22e0      	movs	r2, #224	; 0xe0
 80003c8:	01d2      	lsls	r2, r2, #7
 80003ca:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003cc:	193b      	adds	r3, r7, r4
 80003ce:	2201      	movs	r2, #1
 80003d0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003d2:	193b      	adds	r3, r7, r4
 80003d4:	2200      	movs	r2, #0
 80003d6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003d8:	193b      	adds	r3, r7, r4
 80003da:	2200      	movs	r2, #0
 80003dc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80003de:	193b      	adds	r3, r7, r4
 80003e0:	4a05      	ldr	r2, [pc, #20]	; (80003f8 <MX_GPIO_Init+0x90>)
 80003e2:	0019      	movs	r1, r3
 80003e4:	0010      	movs	r0, r2
 80003e6:	f001 f867 	bl	80014b8 <HAL_GPIO_Init>

}
 80003ea:	46c0      	nop			; (mov r8, r8)
 80003ec:	46bd      	mov	sp, r7
 80003ee:	b009      	add	sp, #36	; 0x24
 80003f0:	bd90      	pop	{r4, r7, pc}
 80003f2:	46c0      	nop			; (mov r8, r8)
 80003f4:	40021000 	.word	0x40021000
 80003f8:	48000400 	.word	0x48000400

080003fc <CANStart>:

/* USER CODE BEGIN 4 */
void CANStart()
{
 80003fc:	b580      	push	{r7, lr}
 80003fe:	b08a      	sub	sp, #40	; 0x28
 8000400:	af00      	add	r7, sp, #0
  CAN_FilterTypeDef filter;
  filter.FilterActivation = ENABLE;
 8000402:	003b      	movs	r3, r7
 8000404:	2201      	movs	r2, #1
 8000406:	621a      	str	r2, [r3, #32]
  filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000408:	003b      	movs	r3, r7
 800040a:	2200      	movs	r2, #0
 800040c:	611a      	str	r2, [r3, #16]

  // Allow two IDs per entry
  filter.FilterScale = CAN_FILTERSCALE_16BIT;
 800040e:	003b      	movs	r3, r7
 8000410:	2200      	movs	r2, #0
 8000412:	61da      	str	r2, [r3, #28]
  filter.FilterMode = CAN_FILTERMODE_IDMASK;
 8000414:	003b      	movs	r3, r7
 8000416:	2200      	movs	r2, #0
 8000418:	619a      	str	r2, [r3, #24]

  filter.FilterMaskIdHigh = 0x0000;
 800041a:	003b      	movs	r3, r7
 800041c:	2200      	movs	r2, #0
 800041e:	609a      	str	r2, [r3, #8]
  filter.FilterMaskIdLow  = 0x0000;
 8000420:	003b      	movs	r3, r7
 8000422:	2200      	movs	r2, #0
 8000424:	60da      	str	r2, [r3, #12]

  filter.FilterIdLow  = 0x0000;
 8000426:	003b      	movs	r3, r7
 8000428:	2200      	movs	r2, #0
 800042a:	605a      	str	r2, [r3, #4]
  filter.FilterIdHigh = 0x0000;
 800042c:	003b      	movs	r3, r7
 800042e:	2200      	movs	r2, #0
 8000430:	601a      	str	r2, [r3, #0]

  filter.FilterBank = 0;
 8000432:	003b      	movs	r3, r7
 8000434:	2200      	movs	r2, #0
 8000436:	615a      	str	r2, [r3, #20]

  if (HAL_CAN_ConfigFilter(&hcan, &filter) != HAL_OK) {
 8000438:	003a      	movs	r2, r7
 800043a:	4b0d      	ldr	r3, [pc, #52]	; (8000470 <CANStart+0x74>)
 800043c:	0011      	movs	r1, r2
 800043e:	0018      	movs	r0, r3
 8000440:	f000 fad4 	bl	80009ec <HAL_CAN_ConfigFilter>
 8000444:	1e03      	subs	r3, r0, #0
 8000446:	d001      	beq.n	800044c <CANStart+0x50>
	  Error_Handler();
 8000448:	f000 f866 	bl	8000518 <Error_Handler>
  }

 HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_RX_FIFO0_FULL | CAN_IT_RX_FIFO0_OVERRUN);
 800044c:	4b08      	ldr	r3, [pc, #32]	; (8000470 <CANStart+0x74>)
 800044e:	210e      	movs	r1, #14
 8000450:	0018      	movs	r0, r3
 8000452:	f000 fd1f 	bl	8000e94 <HAL_CAN_ActivateNotification>

  if (HAL_CAN_Start(&hcan) != HAL_OK) {
 8000456:	4b06      	ldr	r3, [pc, #24]	; (8000470 <CANStart+0x74>)
 8000458:	0018      	movs	r0, r3
 800045a:	f000 fbb9 	bl	8000bd0 <HAL_CAN_Start>
 800045e:	1e03      	subs	r3, r0, #0
 8000460:	d001      	beq.n	8000466 <CANStart+0x6a>
	  Error_Handler();
 8000462:	f000 f859 	bl	8000518 <Error_Handler>
  }
}
 8000466:	46c0      	nop			; (mov r8, r8)
 8000468:	46bd      	mov	sp, r7
 800046a:	b00a      	add	sp, #40	; 0x28
 800046c:	bd80      	pop	{r7, pc}
 800046e:	46c0      	nop			; (mov r8, r8)
 8000470:	20000034 	.word	0x20000034

08000474 <HAL_CAN_RxFifo0MsgPendingCallback>:
	  HAL_GPIO_TogglePin (GPIOB, GPIO_PIN_13);
   }

}

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8000474:	b580      	push	{r7, lr}
 8000476:	b08a      	sub	sp, #40	; 0x28
 8000478:	af00      	add	r7, sp, #0
 800047a:	6078      	str	r0, [r7, #4]
  CAN_RxHeaderTypeDef Header;
  if(HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &Header, DATA)==HAL_OK) {
 800047c:	4b10      	ldr	r3, [pc, #64]	; (80004c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 800047e:	220c      	movs	r2, #12
 8000480:	18ba      	adds	r2, r7, r2
 8000482:	6878      	ldr	r0, [r7, #4]
 8000484:	2100      	movs	r1, #0
 8000486:	f000 fbe9 	bl	8000c5c <HAL_CAN_GetRxMessage>
 800048a:	1e03      	subs	r3, r0, #0
 800048c:	d10c      	bne.n	80004a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>
	  id = Header.StdId;
 800048e:	230c      	movs	r3, #12
 8000490:	18fb      	adds	r3, r7, r3
 8000492:	681a      	ldr	r2, [r3, #0]
 8000494:	4b0b      	ldr	r3, [pc, #44]	; (80004c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x50>)
 8000496:	601a      	str	r2, [r3, #0]
	  HAL_GPIO_TogglePin (GPIOB, GPIO_PIN_12);
 8000498:	2380      	movs	r3, #128	; 0x80
 800049a:	015b      	lsls	r3, r3, #5
 800049c:	4a0a      	ldr	r2, [pc, #40]	; (80004c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 800049e:	0019      	movs	r1, r3
 80004a0:	0010      	movs	r0, r2
 80004a2:	f001 f98e 	bl	80017c2 <HAL_GPIO_TogglePin>
  }
  else {
	  HAL_GPIO_TogglePin (GPIOB, GPIO_PIN_13);
  }
}
 80004a6:	e006      	b.n	80004b6 <HAL_CAN_RxFifo0MsgPendingCallback+0x42>
	  HAL_GPIO_TogglePin (GPIOB, GPIO_PIN_13);
 80004a8:	2380      	movs	r3, #128	; 0x80
 80004aa:	019b      	lsls	r3, r3, #6
 80004ac:	4a06      	ldr	r2, [pc, #24]	; (80004c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 80004ae:	0019      	movs	r1, r3
 80004b0:	0010      	movs	r0, r2
 80004b2:	f001 f986 	bl	80017c2 <HAL_GPIO_TogglePin>
}
 80004b6:	46c0      	nop			; (mov r8, r8)
 80004b8:	46bd      	mov	sp, r7
 80004ba:	b00a      	add	sp, #40	; 0x28
 80004bc:	bd80      	pop	{r7, pc}
 80004be:	46c0      	nop			; (mov r8, r8)
 80004c0:	20000028 	.word	0x20000028
 80004c4:	20000030 	.word	0x20000030
 80004c8:	48000400 	.word	0x48000400

080004cc <HAL_CAN_TxMailbox0CompleteCallback>:

void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan) {
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b082      	sub	sp, #8
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	6078      	str	r0, [r7, #4]
	if(hcan->Instance->TSR & CAN_TSR_TXOK0) {
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	689b      	ldr	r3, [r3, #8]
 80004da:	2202      	movs	r2, #2
 80004dc:	4013      	ands	r3, r2
 80004de:	d007      	beq.n	80004f0 <HAL_CAN_TxMailbox0CompleteCallback+0x24>
		  HAL_GPIO_TogglePin (GPIOB, GPIO_PIN_14);
 80004e0:	2380      	movs	r3, #128	; 0x80
 80004e2:	01db      	lsls	r3, r3, #7
 80004e4:	4a0b      	ldr	r2, [pc, #44]	; (8000514 <HAL_CAN_TxMailbox0CompleteCallback+0x48>)
 80004e6:	0019      	movs	r1, r3
 80004e8:	0010      	movs	r0, r2
 80004ea:	f001 f96a 	bl	80017c2 <HAL_GPIO_TogglePin>
	  }
	  else if(hcan->Instance->TSR & CAN_TSR_ALST0) {
		  HAL_GPIO_TogglePin (GPIOB, GPIO_PIN_13);
	  }
}
 80004ee:	e00c      	b.n	800050a <HAL_CAN_TxMailbox0CompleteCallback+0x3e>
	  else if(hcan->Instance->TSR & CAN_TSR_ALST0) {
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	681b      	ldr	r3, [r3, #0]
 80004f4:	689b      	ldr	r3, [r3, #8]
 80004f6:	2204      	movs	r2, #4
 80004f8:	4013      	ands	r3, r2
 80004fa:	d006      	beq.n	800050a <HAL_CAN_TxMailbox0CompleteCallback+0x3e>
		  HAL_GPIO_TogglePin (GPIOB, GPIO_PIN_13);
 80004fc:	2380      	movs	r3, #128	; 0x80
 80004fe:	019b      	lsls	r3, r3, #6
 8000500:	4a04      	ldr	r2, [pc, #16]	; (8000514 <HAL_CAN_TxMailbox0CompleteCallback+0x48>)
 8000502:	0019      	movs	r1, r3
 8000504:	0010      	movs	r0, r2
 8000506:	f001 f95c 	bl	80017c2 <HAL_GPIO_TogglePin>
}
 800050a:	46c0      	nop			; (mov r8, r8)
 800050c:	46bd      	mov	sp, r7
 800050e:	b002      	add	sp, #8
 8000510:	bd80      	pop	{r7, pc}
 8000512:	46c0      	nop			; (mov r8, r8)
 8000514:	48000400 	.word	0x48000400

08000518 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800051c:	46c0      	nop			; (mov r8, r8)
 800051e:	46bd      	mov	sp, r7
 8000520:	bd80      	pop	{r7, pc}
	...

08000524 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000524:	b580      	push	{r7, lr}
 8000526:	b082      	sub	sp, #8
 8000528:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800052a:	4b0f      	ldr	r3, [pc, #60]	; (8000568 <HAL_MspInit+0x44>)
 800052c:	699a      	ldr	r2, [r3, #24]
 800052e:	4b0e      	ldr	r3, [pc, #56]	; (8000568 <HAL_MspInit+0x44>)
 8000530:	2101      	movs	r1, #1
 8000532:	430a      	orrs	r2, r1
 8000534:	619a      	str	r2, [r3, #24]
 8000536:	4b0c      	ldr	r3, [pc, #48]	; (8000568 <HAL_MspInit+0x44>)
 8000538:	699b      	ldr	r3, [r3, #24]
 800053a:	2201      	movs	r2, #1
 800053c:	4013      	ands	r3, r2
 800053e:	607b      	str	r3, [r7, #4]
 8000540:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000542:	4b09      	ldr	r3, [pc, #36]	; (8000568 <HAL_MspInit+0x44>)
 8000544:	69da      	ldr	r2, [r3, #28]
 8000546:	4b08      	ldr	r3, [pc, #32]	; (8000568 <HAL_MspInit+0x44>)
 8000548:	2180      	movs	r1, #128	; 0x80
 800054a:	0549      	lsls	r1, r1, #21
 800054c:	430a      	orrs	r2, r1
 800054e:	61da      	str	r2, [r3, #28]
 8000550:	4b05      	ldr	r3, [pc, #20]	; (8000568 <HAL_MspInit+0x44>)
 8000552:	69da      	ldr	r2, [r3, #28]
 8000554:	2380      	movs	r3, #128	; 0x80
 8000556:	055b      	lsls	r3, r3, #21
 8000558:	4013      	ands	r3, r2
 800055a:	603b      	str	r3, [r7, #0]
 800055c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800055e:	46c0      	nop			; (mov r8, r8)
 8000560:	46bd      	mov	sp, r7
 8000562:	b002      	add	sp, #8
 8000564:	bd80      	pop	{r7, pc}
 8000566:	46c0      	nop			; (mov r8, r8)
 8000568:	40021000 	.word	0x40021000

0800056c <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b08a      	sub	sp, #40	; 0x28
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000574:	2314      	movs	r3, #20
 8000576:	18fb      	adds	r3, r7, r3
 8000578:	0018      	movs	r0, r3
 800057a:	2314      	movs	r3, #20
 800057c:	001a      	movs	r2, r3
 800057e:	2100      	movs	r1, #0
 8000580:	f001 fe3c 	bl	80021fc <memset>
  if(hcan->Instance==CAN)
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	4a1d      	ldr	r2, [pc, #116]	; (8000600 <HAL_CAN_MspInit+0x94>)
 800058a:	4293      	cmp	r3, r2
 800058c:	d133      	bne.n	80005f6 <HAL_CAN_MspInit+0x8a>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800058e:	4b1d      	ldr	r3, [pc, #116]	; (8000604 <HAL_CAN_MspInit+0x98>)
 8000590:	69da      	ldr	r2, [r3, #28]
 8000592:	4b1c      	ldr	r3, [pc, #112]	; (8000604 <HAL_CAN_MspInit+0x98>)
 8000594:	2180      	movs	r1, #128	; 0x80
 8000596:	0489      	lsls	r1, r1, #18
 8000598:	430a      	orrs	r2, r1
 800059a:	61da      	str	r2, [r3, #28]
 800059c:	4b19      	ldr	r3, [pc, #100]	; (8000604 <HAL_CAN_MspInit+0x98>)
 800059e:	69da      	ldr	r2, [r3, #28]
 80005a0:	2380      	movs	r3, #128	; 0x80
 80005a2:	049b      	lsls	r3, r3, #18
 80005a4:	4013      	ands	r3, r2
 80005a6:	613b      	str	r3, [r7, #16]
 80005a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005aa:	4b16      	ldr	r3, [pc, #88]	; (8000604 <HAL_CAN_MspInit+0x98>)
 80005ac:	695a      	ldr	r2, [r3, #20]
 80005ae:	4b15      	ldr	r3, [pc, #84]	; (8000604 <HAL_CAN_MspInit+0x98>)
 80005b0:	2180      	movs	r1, #128	; 0x80
 80005b2:	0289      	lsls	r1, r1, #10
 80005b4:	430a      	orrs	r2, r1
 80005b6:	615a      	str	r2, [r3, #20]
 80005b8:	4b12      	ldr	r3, [pc, #72]	; (8000604 <HAL_CAN_MspInit+0x98>)
 80005ba:	695a      	ldr	r2, [r3, #20]
 80005bc:	2380      	movs	r3, #128	; 0x80
 80005be:	029b      	lsls	r3, r3, #10
 80005c0:	4013      	ands	r3, r2
 80005c2:	60fb      	str	r3, [r7, #12]
 80005c4:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80005c6:	2114      	movs	r1, #20
 80005c8:	187b      	adds	r3, r7, r1
 80005ca:	22c0      	movs	r2, #192	; 0xc0
 80005cc:	0152      	lsls	r2, r2, #5
 80005ce:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005d0:	187b      	adds	r3, r7, r1
 80005d2:	2202      	movs	r2, #2
 80005d4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005d6:	187b      	adds	r3, r7, r1
 80005d8:	2200      	movs	r2, #0
 80005da:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005dc:	187b      	adds	r3, r7, r1
 80005de:	2203      	movs	r2, #3
 80005e0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_CAN;
 80005e2:	187b      	adds	r3, r7, r1
 80005e4:	2204      	movs	r2, #4
 80005e6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005e8:	187a      	adds	r2, r7, r1
 80005ea:	2390      	movs	r3, #144	; 0x90
 80005ec:	05db      	lsls	r3, r3, #23
 80005ee:	0011      	movs	r1, r2
 80005f0:	0018      	movs	r0, r3
 80005f2:	f000 ff61 	bl	80014b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 80005f6:	46c0      	nop			; (mov r8, r8)
 80005f8:	46bd      	mov	sp, r7
 80005fa:	b00a      	add	sp, #40	; 0x28
 80005fc:	bd80      	pop	{r7, pc}
 80005fe:	46c0      	nop			; (mov r8, r8)
 8000600:	40006400 	.word	0x40006400
 8000604:	40021000 	.word	0x40021000

08000608 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800060c:	46c0      	nop			; (mov r8, r8)
 800060e:	46bd      	mov	sp, r7
 8000610:	bd80      	pop	{r7, pc}

08000612 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000612:	b580      	push	{r7, lr}
 8000614:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000616:	e7fe      	b.n	8000616 <HardFault_Handler+0x4>

08000618 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800061c:	46c0      	nop			; (mov r8, r8)
 800061e:	46bd      	mov	sp, r7
 8000620:	bd80      	pop	{r7, pc}

08000622 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000622:	b580      	push	{r7, lr}
 8000624:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000626:	46c0      	nop			; (mov r8, r8)
 8000628:	46bd      	mov	sp, r7
 800062a:	bd80      	pop	{r7, pc}

0800062c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000630:	f000 f8a0 	bl	8000774 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000634:	46c0      	nop			; (mov r8, r8)
 8000636:	46bd      	mov	sp, r7
 8000638:	bd80      	pop	{r7, pc}
	...

0800063c <CEC_CAN_IRQHandler>:

/**
  * @brief This function handles HDMI-CEC and CAN global interrupts / HDMI-CEC wake-up interrupt through EXTI line 27.
  */
void CEC_CAN_IRQHandler(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CEC_CAN_IRQn 0 */

  /* USER CODE END CEC_CAN_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000640:	4b03      	ldr	r3, [pc, #12]	; (8000650 <CEC_CAN_IRQHandler+0x14>)
 8000642:	0018      	movs	r0, r3
 8000644:	f000 fc50 	bl	8000ee8 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CEC_CAN_IRQn 1 */

  /* USER CODE END CEC_CAN_IRQn 1 */
}
 8000648:	46c0      	nop			; (mov r8, r8)
 800064a:	46bd      	mov	sp, r7
 800064c:	bd80      	pop	{r7, pc}
 800064e:	46c0      	nop			; (mov r8, r8)
 8000650:	20000034 	.word	0x20000034

08000654 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000658:	46c0      	nop			; (mov r8, r8)
 800065a:	46bd      	mov	sp, r7
 800065c:	bd80      	pop	{r7, pc}
	...

08000660 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000660:	4813      	ldr	r0, [pc, #76]	; (80006b0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000662:	4685      	mov	sp, r0

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 8000664:	4813      	ldr	r0, [pc, #76]	; (80006b4 <LoopForever+0x6>)
    LDR R1, [R0]
 8000666:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8000668:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 800066a:	4a13      	ldr	r2, [pc, #76]	; (80006b8 <LoopForever+0xa>)
    CMP R1, R2
 800066c:	4291      	cmp	r1, r2
    BNE ApplicationStart
 800066e:	d105      	bne.n	800067c <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 8000670:	4812      	ldr	r0, [pc, #72]	; (80006bc <LoopForever+0xe>)
    LDR R1,=0x00000001
 8000672:	4913      	ldr	r1, [pc, #76]	; (80006c0 <LoopForever+0x12>)
    STR R1, [R0]
 8000674:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8000676:	4813      	ldr	r0, [pc, #76]	; (80006c4 <LoopForever+0x16>)
    LDR R1,=0x00000000
 8000678:	4913      	ldr	r1, [pc, #76]	; (80006c8 <LoopForever+0x1a>)
    STR R1, [R0]
 800067a:	6001      	str	r1, [r0, #0]

0800067c <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800067c:	4813      	ldr	r0, [pc, #76]	; (80006cc <LoopForever+0x1e>)
  ldr r1, =_edata
 800067e:	4914      	ldr	r1, [pc, #80]	; (80006d0 <LoopForever+0x22>)
  ldr r2, =_sidata
 8000680:	4a14      	ldr	r2, [pc, #80]	; (80006d4 <LoopForever+0x26>)
  movs r3, #0
 8000682:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000684:	e002      	b.n	800068c <LoopCopyDataInit>

08000686 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000686:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000688:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800068a:	3304      	adds	r3, #4

0800068c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800068c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800068e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000690:	d3f9      	bcc.n	8000686 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000692:	4a11      	ldr	r2, [pc, #68]	; (80006d8 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8000694:	4c11      	ldr	r4, [pc, #68]	; (80006dc <LoopForever+0x2e>)
  movs r3, #0
 8000696:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000698:	e001      	b.n	800069e <LoopFillZerobss>

0800069a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800069a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800069c:	3204      	adds	r2, #4

0800069e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800069e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006a0:	d3fb      	bcc.n	800069a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80006a2:	f7ff ffd7 	bl	8000654 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80006a6:	f001 fd85 	bl	80021b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80006aa:	f7ff fdb9 	bl	8000220 <main>

080006ae <LoopForever>:

LoopForever:
    b LoopForever
 80006ae:	e7fe      	b.n	80006ae <LoopForever>
  ldr   r0, =_estack
 80006b0:	20001800 	.word	0x20001800
    LDR R0,=0x00000004
 80006b4:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 80006b8:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021018
 80006bc:	40021018 	.word	0x40021018
    LDR R1,=0x00000001
 80006c0:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 80006c4:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 80006c8:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 80006cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006d0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80006d4:	0800225c 	.word	0x0800225c
  ldr r2, =_sbss
 80006d8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80006dc:	20000060 	.word	0x20000060

080006e0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80006e0:	e7fe      	b.n	80006e0 <ADC1_IRQHandler>
	...

080006e4 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80006e8:	4b07      	ldr	r3, [pc, #28]	; (8000708 <HAL_Init+0x24>)
 80006ea:	681a      	ldr	r2, [r3, #0]
 80006ec:	4b06      	ldr	r3, [pc, #24]	; (8000708 <HAL_Init+0x24>)
 80006ee:	2110      	movs	r1, #16
 80006f0:	430a      	orrs	r2, r1
 80006f2:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80006f4:	2000      	movs	r0, #0
 80006f6:	f000 f809 	bl	800070c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80006fa:	f7ff ff13 	bl	8000524 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80006fe:	2300      	movs	r3, #0
}
 8000700:	0018      	movs	r0, r3
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}
 8000706:	46c0      	nop			; (mov r8, r8)
 8000708:	40022000 	.word	0x40022000

0800070c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800070c:	b590      	push	{r4, r7, lr}
 800070e:	b083      	sub	sp, #12
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000714:	4b14      	ldr	r3, [pc, #80]	; (8000768 <HAL_InitTick+0x5c>)
 8000716:	681c      	ldr	r4, [r3, #0]
 8000718:	4b14      	ldr	r3, [pc, #80]	; (800076c <HAL_InitTick+0x60>)
 800071a:	781b      	ldrb	r3, [r3, #0]
 800071c:	0019      	movs	r1, r3
 800071e:	23fa      	movs	r3, #250	; 0xfa
 8000720:	0098      	lsls	r0, r3, #2
 8000722:	f7ff fcf1 	bl	8000108 <__udivsi3>
 8000726:	0003      	movs	r3, r0
 8000728:	0019      	movs	r1, r3
 800072a:	0020      	movs	r0, r4
 800072c:	f7ff fcec 	bl	8000108 <__udivsi3>
 8000730:	0003      	movs	r3, r0
 8000732:	0018      	movs	r0, r3
 8000734:	f000 feb3 	bl	800149e <HAL_SYSTICK_Config>
 8000738:	1e03      	subs	r3, r0, #0
 800073a:	d001      	beq.n	8000740 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 800073c:	2301      	movs	r3, #1
 800073e:	e00f      	b.n	8000760 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	2b03      	cmp	r3, #3
 8000744:	d80b      	bhi.n	800075e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000746:	6879      	ldr	r1, [r7, #4]
 8000748:	2301      	movs	r3, #1
 800074a:	425b      	negs	r3, r3
 800074c:	2200      	movs	r2, #0
 800074e:	0018      	movs	r0, r3
 8000750:	f000 fe80 	bl	8001454 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000754:	4b06      	ldr	r3, [pc, #24]	; (8000770 <HAL_InitTick+0x64>)
 8000756:	687a      	ldr	r2, [r7, #4]
 8000758:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800075a:	2300      	movs	r3, #0
 800075c:	e000      	b.n	8000760 <HAL_InitTick+0x54>
    return HAL_ERROR;
 800075e:	2301      	movs	r3, #1
}
 8000760:	0018      	movs	r0, r3
 8000762:	46bd      	mov	sp, r7
 8000764:	b003      	add	sp, #12
 8000766:	bd90      	pop	{r4, r7, pc}
 8000768:	20000000 	.word	0x20000000
 800076c:	20000008 	.word	0x20000008
 8000770:	20000004 	.word	0x20000004

08000774 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000778:	4b05      	ldr	r3, [pc, #20]	; (8000790 <HAL_IncTick+0x1c>)
 800077a:	781b      	ldrb	r3, [r3, #0]
 800077c:	001a      	movs	r2, r3
 800077e:	4b05      	ldr	r3, [pc, #20]	; (8000794 <HAL_IncTick+0x20>)
 8000780:	681b      	ldr	r3, [r3, #0]
 8000782:	18d2      	adds	r2, r2, r3
 8000784:	4b03      	ldr	r3, [pc, #12]	; (8000794 <HAL_IncTick+0x20>)
 8000786:	601a      	str	r2, [r3, #0]
}
 8000788:	46c0      	nop			; (mov r8, r8)
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}
 800078e:	46c0      	nop			; (mov r8, r8)
 8000790:	20000008 	.word	0x20000008
 8000794:	2000005c 	.word	0x2000005c

08000798 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	af00      	add	r7, sp, #0
  return uwTick;
 800079c:	4b02      	ldr	r3, [pc, #8]	; (80007a8 <HAL_GetTick+0x10>)
 800079e:	681b      	ldr	r3, [r3, #0]
}
 80007a0:	0018      	movs	r0, r3
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	46c0      	nop			; (mov r8, r8)
 80007a8:	2000005c 	.word	0x2000005c

080007ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b084      	sub	sp, #16
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80007b4:	f7ff fff0 	bl	8000798 <HAL_GetTick>
 80007b8:	0003      	movs	r3, r0
 80007ba:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80007c0:	68fb      	ldr	r3, [r7, #12]
 80007c2:	3301      	adds	r3, #1
 80007c4:	d005      	beq.n	80007d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80007c6:	4b09      	ldr	r3, [pc, #36]	; (80007ec <HAL_Delay+0x40>)
 80007c8:	781b      	ldrb	r3, [r3, #0]
 80007ca:	001a      	movs	r2, r3
 80007cc:	68fb      	ldr	r3, [r7, #12]
 80007ce:	189b      	adds	r3, r3, r2
 80007d0:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80007d2:	46c0      	nop			; (mov r8, r8)
 80007d4:	f7ff ffe0 	bl	8000798 <HAL_GetTick>
 80007d8:	0002      	movs	r2, r0
 80007da:	68bb      	ldr	r3, [r7, #8]
 80007dc:	1ad3      	subs	r3, r2, r3
 80007de:	68fa      	ldr	r2, [r7, #12]
 80007e0:	429a      	cmp	r2, r3
 80007e2:	d8f7      	bhi.n	80007d4 <HAL_Delay+0x28>
  {
  }
}
 80007e4:	46c0      	nop			; (mov r8, r8)
 80007e6:	46bd      	mov	sp, r7
 80007e8:	b004      	add	sp, #16
 80007ea:	bd80      	pop	{r7, pc}
 80007ec:	20000008 	.word	0x20000008

080007f0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b084      	sub	sp, #16
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d101      	bne.n	8000802 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80007fe:	2301      	movs	r3, #1
 8000800:	e0f0      	b.n	80009e4 <HAL_CAN_Init+0x1f4>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	2220      	movs	r2, #32
 8000806:	5c9b      	ldrb	r3, [r3, r2]
 8000808:	b2db      	uxtb	r3, r3
 800080a:	2b00      	cmp	r3, #0
 800080c:	d103      	bne.n	8000816 <HAL_CAN_Init+0x26>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	0018      	movs	r0, r3
 8000812:	f7ff feab 	bl	800056c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	681a      	ldr	r2, [r3, #0]
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	2102      	movs	r1, #2
 8000822:	438a      	bics	r2, r1
 8000824:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000826:	f7ff ffb7 	bl	8000798 <HAL_GetTick>
 800082a:	0003      	movs	r3, r0
 800082c:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800082e:	e013      	b.n	8000858 <HAL_CAN_Init+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000830:	f7ff ffb2 	bl	8000798 <HAL_GetTick>
 8000834:	0002      	movs	r2, r0
 8000836:	68fb      	ldr	r3, [r7, #12]
 8000838:	1ad3      	subs	r3, r2, r3
 800083a:	2b0a      	cmp	r3, #10
 800083c:	d90c      	bls.n	8000858 <HAL_CAN_Init+0x68>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000842:	2280      	movs	r2, #128	; 0x80
 8000844:	0292      	lsls	r2, r2, #10
 8000846:	431a      	orrs	r2, r3
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	2220      	movs	r2, #32
 8000850:	2105      	movs	r1, #5
 8000852:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8000854:	2301      	movs	r3, #1
 8000856:	e0c5      	b.n	80009e4 <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	685b      	ldr	r3, [r3, #4]
 800085e:	2202      	movs	r2, #2
 8000860:	4013      	ands	r3, r2
 8000862:	d1e5      	bne.n	8000830 <HAL_CAN_Init+0x40>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	681a      	ldr	r2, [r3, #0]
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	2101      	movs	r1, #1
 8000870:	430a      	orrs	r2, r1
 8000872:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000874:	f7ff ff90 	bl	8000798 <HAL_GetTick>
 8000878:	0003      	movs	r3, r0
 800087a:	60fb      	str	r3, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800087c:	e013      	b.n	80008a6 <HAL_CAN_Init+0xb6>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800087e:	f7ff ff8b 	bl	8000798 <HAL_GetTick>
 8000882:	0002      	movs	r2, r0
 8000884:	68fb      	ldr	r3, [r7, #12]
 8000886:	1ad3      	subs	r3, r2, r3
 8000888:	2b0a      	cmp	r3, #10
 800088a:	d90c      	bls.n	80008a6 <HAL_CAN_Init+0xb6>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000890:	2280      	movs	r2, #128	; 0x80
 8000892:	0292      	lsls	r2, r2, #10
 8000894:	431a      	orrs	r2, r3
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	2220      	movs	r2, #32
 800089e:	2105      	movs	r1, #5
 80008a0:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80008a2:	2301      	movs	r3, #1
 80008a4:	e09e      	b.n	80009e4 <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	685b      	ldr	r3, [r3, #4]
 80008ac:	2201      	movs	r2, #1
 80008ae:	4013      	ands	r3, r2
 80008b0:	d0e5      	beq.n	800087e <HAL_CAN_Init+0x8e>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	7e1b      	ldrb	r3, [r3, #24]
 80008b6:	2b01      	cmp	r3, #1
 80008b8:	d108      	bne.n	80008cc <HAL_CAN_Init+0xdc>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	681a      	ldr	r2, [r3, #0]
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	2180      	movs	r1, #128	; 0x80
 80008c6:	430a      	orrs	r2, r1
 80008c8:	601a      	str	r2, [r3, #0]
 80008ca:	e007      	b.n	80008dc <HAL_CAN_Init+0xec>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	681a      	ldr	r2, [r3, #0]
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	2180      	movs	r1, #128	; 0x80
 80008d8:	438a      	bics	r2, r1
 80008da:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	7e5b      	ldrb	r3, [r3, #25]
 80008e0:	2b01      	cmp	r3, #1
 80008e2:	d108      	bne.n	80008f6 <HAL_CAN_Init+0x106>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	681a      	ldr	r2, [r3, #0]
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	2140      	movs	r1, #64	; 0x40
 80008f0:	430a      	orrs	r2, r1
 80008f2:	601a      	str	r2, [r3, #0]
 80008f4:	e007      	b.n	8000906 <HAL_CAN_Init+0x116>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	681a      	ldr	r2, [r3, #0]
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	2140      	movs	r1, #64	; 0x40
 8000902:	438a      	bics	r2, r1
 8000904:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	7e9b      	ldrb	r3, [r3, #26]
 800090a:	2b01      	cmp	r3, #1
 800090c:	d108      	bne.n	8000920 <HAL_CAN_Init+0x130>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	681a      	ldr	r2, [r3, #0]
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	2120      	movs	r1, #32
 800091a:	430a      	orrs	r2, r1
 800091c:	601a      	str	r2, [r3, #0]
 800091e:	e007      	b.n	8000930 <HAL_CAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	681a      	ldr	r2, [r3, #0]
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	2120      	movs	r1, #32
 800092c:	438a      	bics	r2, r1
 800092e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	7edb      	ldrb	r3, [r3, #27]
 8000934:	2b01      	cmp	r3, #1
 8000936:	d108      	bne.n	800094a <HAL_CAN_Init+0x15a>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	681a      	ldr	r2, [r3, #0]
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	2110      	movs	r1, #16
 8000944:	438a      	bics	r2, r1
 8000946:	601a      	str	r2, [r3, #0]
 8000948:	e007      	b.n	800095a <HAL_CAN_Init+0x16a>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	681a      	ldr	r2, [r3, #0]
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	2110      	movs	r1, #16
 8000956:	430a      	orrs	r2, r1
 8000958:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	7f1b      	ldrb	r3, [r3, #28]
 800095e:	2b01      	cmp	r3, #1
 8000960:	d108      	bne.n	8000974 <HAL_CAN_Init+0x184>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	681a      	ldr	r2, [r3, #0]
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	2108      	movs	r1, #8
 800096e:	430a      	orrs	r2, r1
 8000970:	601a      	str	r2, [r3, #0]
 8000972:	e007      	b.n	8000984 <HAL_CAN_Init+0x194>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	681a      	ldr	r2, [r3, #0]
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	681b      	ldr	r3, [r3, #0]
 800097e:	2108      	movs	r1, #8
 8000980:	438a      	bics	r2, r1
 8000982:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	7f5b      	ldrb	r3, [r3, #29]
 8000988:	2b01      	cmp	r3, #1
 800098a:	d108      	bne.n	800099e <HAL_CAN_Init+0x1ae>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	681a      	ldr	r2, [r3, #0]
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	2104      	movs	r1, #4
 8000998:	430a      	orrs	r2, r1
 800099a:	601a      	str	r2, [r3, #0]
 800099c:	e007      	b.n	80009ae <HAL_CAN_Init+0x1be>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	681a      	ldr	r2, [r3, #0]
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	2104      	movs	r1, #4
 80009aa:	438a      	bics	r2, r1
 80009ac:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	689a      	ldr	r2, [r3, #8]
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	68db      	ldr	r3, [r3, #12]
 80009b6:	431a      	orrs	r2, r3
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	691b      	ldr	r3, [r3, #16]
 80009bc:	431a      	orrs	r2, r3
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	695b      	ldr	r3, [r3, #20]
 80009c2:	431a      	orrs	r2, r3
 80009c4:	0011      	movs	r1, r2
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	685b      	ldr	r3, [r3, #4]
 80009ca:	1e5a      	subs	r2, r3, #1
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	430a      	orrs	r2, r1
 80009d2:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	2200      	movs	r2, #0
 80009d8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	2220      	movs	r2, #32
 80009de:	2101      	movs	r1, #1
 80009e0:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80009e2:	2300      	movs	r3, #0
}
 80009e4:	0018      	movs	r0, r3
 80009e6:	46bd      	mov	sp, r7
 80009e8:	b004      	add	sp, #16
 80009ea:	bd80      	pop	{r7, pc}

080009ec <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b086      	sub	sp, #24
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
 80009f4:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80009fc:	2013      	movs	r0, #19
 80009fe:	183b      	adds	r3, r7, r0
 8000a00:	687a      	ldr	r2, [r7, #4]
 8000a02:	2120      	movs	r1, #32
 8000a04:	5c52      	ldrb	r2, [r2, r1]
 8000a06:	701a      	strb	r2, [r3, #0]

  if ((state == HAL_CAN_STATE_READY) ||
 8000a08:	183b      	adds	r3, r7, r0
 8000a0a:	781b      	ldrb	r3, [r3, #0]
 8000a0c:	2b01      	cmp	r3, #1
 8000a0e:	d005      	beq.n	8000a1c <HAL_CAN_ConfigFilter+0x30>
 8000a10:	2313      	movs	r3, #19
 8000a12:	18fb      	adds	r3, r7, r3
 8000a14:	781b      	ldrb	r3, [r3, #0]
 8000a16:	2b02      	cmp	r3, #2
 8000a18:	d000      	beq.n	8000a1c <HAL_CAN_ConfigFilter+0x30>
 8000a1a:	e0cd      	b.n	8000bb8 <HAL_CAN_ConfigFilter+0x1cc>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000a1c:	697a      	ldr	r2, [r7, #20]
 8000a1e:	2380      	movs	r3, #128	; 0x80
 8000a20:	009b      	lsls	r3, r3, #2
 8000a22:	58d3      	ldr	r3, [r2, r3]
 8000a24:	2201      	movs	r2, #1
 8000a26:	431a      	orrs	r2, r3
 8000a28:	0011      	movs	r1, r2
 8000a2a:	697a      	ldr	r2, [r7, #20]
 8000a2c:	2380      	movs	r3, #128	; 0x80
 8000a2e:	009b      	lsls	r3, r3, #2
 8000a30:	50d1      	str	r1, [r2, r3]

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000a32:	683b      	ldr	r3, [r7, #0]
 8000a34:	695b      	ldr	r3, [r3, #20]
 8000a36:	221f      	movs	r2, #31
 8000a38:	4013      	ands	r3, r2
 8000a3a:	2201      	movs	r2, #1
 8000a3c:	409a      	lsls	r2, r3
 8000a3e:	0013      	movs	r3, r2
 8000a40:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000a42:	697a      	ldr	r2, [r7, #20]
 8000a44:	2387      	movs	r3, #135	; 0x87
 8000a46:	009b      	lsls	r3, r3, #2
 8000a48:	58d3      	ldr	r3, [r2, r3]
 8000a4a:	68fa      	ldr	r2, [r7, #12]
 8000a4c:	43d2      	mvns	r2, r2
 8000a4e:	401a      	ands	r2, r3
 8000a50:	0011      	movs	r1, r2
 8000a52:	697a      	ldr	r2, [r7, #20]
 8000a54:	2387      	movs	r3, #135	; 0x87
 8000a56:	009b      	lsls	r3, r3, #2
 8000a58:	50d1      	str	r1, [r2, r3]

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000a5a:	683b      	ldr	r3, [r7, #0]
 8000a5c:	69db      	ldr	r3, [r3, #28]
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d129      	bne.n	8000ab6 <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000a62:	697a      	ldr	r2, [r7, #20]
 8000a64:	2383      	movs	r3, #131	; 0x83
 8000a66:	009b      	lsls	r3, r3, #2
 8000a68:	58d3      	ldr	r3, [r2, r3]
 8000a6a:	68fa      	ldr	r2, [r7, #12]
 8000a6c:	43d2      	mvns	r2, r2
 8000a6e:	401a      	ands	r2, r3
 8000a70:	0011      	movs	r1, r2
 8000a72:	697a      	ldr	r2, [r7, #20]
 8000a74:	2383      	movs	r3, #131	; 0x83
 8000a76:	009b      	lsls	r3, r3, #2
 8000a78:	50d1      	str	r1, [r2, r3]

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000a7a:	683b      	ldr	r3, [r7, #0]
 8000a7c:	68db      	ldr	r3, [r3, #12]
 8000a7e:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000a80:	683b      	ldr	r3, [r7, #0]
 8000a82:	685b      	ldr	r3, [r3, #4]
 8000a84:	041b      	lsls	r3, r3, #16
 8000a86:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000a88:	683b      	ldr	r3, [r7, #0]
 8000a8a:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000a8c:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000a8e:	697b      	ldr	r3, [r7, #20]
 8000a90:	3248      	adds	r2, #72	; 0x48
 8000a92:	00d2      	lsls	r2, r2, #3
 8000a94:	50d1      	str	r1, [r2, r3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000a96:	683b      	ldr	r3, [r7, #0]
 8000a98:	689b      	ldr	r3, [r3, #8]
 8000a9a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000a9c:	683b      	ldr	r3, [r7, #0]
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	041b      	lsls	r3, r3, #16
 8000aa2:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000aa4:	683b      	ldr	r3, [r7, #0]
 8000aa6:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000aa8:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000aaa:	6979      	ldr	r1, [r7, #20]
 8000aac:	3348      	adds	r3, #72	; 0x48
 8000aae:	00db      	lsls	r3, r3, #3
 8000ab0:	18cb      	adds	r3, r1, r3
 8000ab2:	3304      	adds	r3, #4
 8000ab4:	601a      	str	r2, [r3, #0]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000ab6:	683b      	ldr	r3, [r7, #0]
 8000ab8:	69db      	ldr	r3, [r3, #28]
 8000aba:	2b01      	cmp	r3, #1
 8000abc:	d128      	bne.n	8000b10 <HAL_CAN_ConfigFilter+0x124>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000abe:	697a      	ldr	r2, [r7, #20]
 8000ac0:	2383      	movs	r3, #131	; 0x83
 8000ac2:	009b      	lsls	r3, r3, #2
 8000ac4:	58d2      	ldr	r2, [r2, r3]
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	431a      	orrs	r2, r3
 8000aca:	0011      	movs	r1, r2
 8000acc:	697a      	ldr	r2, [r7, #20]
 8000ace:	2383      	movs	r3, #131	; 0x83
 8000ad0:	009b      	lsls	r3, r3, #2
 8000ad2:	50d1      	str	r1, [r2, r3]

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000ad4:	683b      	ldr	r3, [r7, #0]
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000ada:	683b      	ldr	r3, [r7, #0]
 8000adc:	685b      	ldr	r3, [r3, #4]
 8000ade:	041b      	lsls	r3, r3, #16
 8000ae0:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000ae2:	683b      	ldr	r3, [r7, #0]
 8000ae4:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000ae6:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000ae8:	697b      	ldr	r3, [r7, #20]
 8000aea:	3248      	adds	r2, #72	; 0x48
 8000aec:	00d2      	lsls	r2, r2, #3
 8000aee:	50d1      	str	r1, [r2, r3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000af0:	683b      	ldr	r3, [r7, #0]
 8000af2:	689b      	ldr	r3, [r3, #8]
 8000af4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000af6:	683b      	ldr	r3, [r7, #0]
 8000af8:	68db      	ldr	r3, [r3, #12]
 8000afa:	041b      	lsls	r3, r3, #16
 8000afc:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000b02:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000b04:	6979      	ldr	r1, [r7, #20]
 8000b06:	3348      	adds	r3, #72	; 0x48
 8000b08:	00db      	lsls	r3, r3, #3
 8000b0a:	18cb      	adds	r3, r1, r3
 8000b0c:	3304      	adds	r3, #4
 8000b0e:	601a      	str	r2, [r3, #0]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000b10:	683b      	ldr	r3, [r7, #0]
 8000b12:	699b      	ldr	r3, [r3, #24]
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d10c      	bne.n	8000b32 <HAL_CAN_ConfigFilter+0x146>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000b18:	697a      	ldr	r2, [r7, #20]
 8000b1a:	2381      	movs	r3, #129	; 0x81
 8000b1c:	009b      	lsls	r3, r3, #2
 8000b1e:	58d3      	ldr	r3, [r2, r3]
 8000b20:	68fa      	ldr	r2, [r7, #12]
 8000b22:	43d2      	mvns	r2, r2
 8000b24:	401a      	ands	r2, r3
 8000b26:	0011      	movs	r1, r2
 8000b28:	697a      	ldr	r2, [r7, #20]
 8000b2a:	2381      	movs	r3, #129	; 0x81
 8000b2c:	009b      	lsls	r3, r3, #2
 8000b2e:	50d1      	str	r1, [r2, r3]
 8000b30:	e00a      	b.n	8000b48 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000b32:	697a      	ldr	r2, [r7, #20]
 8000b34:	2381      	movs	r3, #129	; 0x81
 8000b36:	009b      	lsls	r3, r3, #2
 8000b38:	58d2      	ldr	r2, [r2, r3]
 8000b3a:	68fb      	ldr	r3, [r7, #12]
 8000b3c:	431a      	orrs	r2, r3
 8000b3e:	0011      	movs	r1, r2
 8000b40:	697a      	ldr	r2, [r7, #20]
 8000b42:	2381      	movs	r3, #129	; 0x81
 8000b44:	009b      	lsls	r3, r3, #2
 8000b46:	50d1      	str	r1, [r2, r3]
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000b48:	683b      	ldr	r3, [r7, #0]
 8000b4a:	691b      	ldr	r3, [r3, #16]
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d10c      	bne.n	8000b6a <HAL_CAN_ConfigFilter+0x17e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000b50:	697a      	ldr	r2, [r7, #20]
 8000b52:	2385      	movs	r3, #133	; 0x85
 8000b54:	009b      	lsls	r3, r3, #2
 8000b56:	58d3      	ldr	r3, [r2, r3]
 8000b58:	68fa      	ldr	r2, [r7, #12]
 8000b5a:	43d2      	mvns	r2, r2
 8000b5c:	401a      	ands	r2, r3
 8000b5e:	0011      	movs	r1, r2
 8000b60:	697a      	ldr	r2, [r7, #20]
 8000b62:	2385      	movs	r3, #133	; 0x85
 8000b64:	009b      	lsls	r3, r3, #2
 8000b66:	50d1      	str	r1, [r2, r3]
 8000b68:	e00a      	b.n	8000b80 <HAL_CAN_ConfigFilter+0x194>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000b6a:	697a      	ldr	r2, [r7, #20]
 8000b6c:	2385      	movs	r3, #133	; 0x85
 8000b6e:	009b      	lsls	r3, r3, #2
 8000b70:	58d2      	ldr	r2, [r2, r3]
 8000b72:	68fb      	ldr	r3, [r7, #12]
 8000b74:	431a      	orrs	r2, r3
 8000b76:	0011      	movs	r1, r2
 8000b78:	697a      	ldr	r2, [r7, #20]
 8000b7a:	2385      	movs	r3, #133	; 0x85
 8000b7c:	009b      	lsls	r3, r3, #2
 8000b7e:	50d1      	str	r1, [r2, r3]
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000b80:	683b      	ldr	r3, [r7, #0]
 8000b82:	6a1b      	ldr	r3, [r3, #32]
 8000b84:	2b01      	cmp	r3, #1
 8000b86:	d10a      	bne.n	8000b9e <HAL_CAN_ConfigFilter+0x1b2>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000b88:	697a      	ldr	r2, [r7, #20]
 8000b8a:	2387      	movs	r3, #135	; 0x87
 8000b8c:	009b      	lsls	r3, r3, #2
 8000b8e:	58d2      	ldr	r2, [r2, r3]
 8000b90:	68fb      	ldr	r3, [r7, #12]
 8000b92:	431a      	orrs	r2, r3
 8000b94:	0011      	movs	r1, r2
 8000b96:	697a      	ldr	r2, [r7, #20]
 8000b98:	2387      	movs	r3, #135	; 0x87
 8000b9a:	009b      	lsls	r3, r3, #2
 8000b9c:	50d1      	str	r1, [r2, r3]
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000b9e:	697a      	ldr	r2, [r7, #20]
 8000ba0:	2380      	movs	r3, #128	; 0x80
 8000ba2:	009b      	lsls	r3, r3, #2
 8000ba4:	58d3      	ldr	r3, [r2, r3]
 8000ba6:	2201      	movs	r2, #1
 8000ba8:	4393      	bics	r3, r2
 8000baa:	0019      	movs	r1, r3
 8000bac:	697a      	ldr	r2, [r7, #20]
 8000bae:	2380      	movs	r3, #128	; 0x80
 8000bb0:	009b      	lsls	r3, r3, #2
 8000bb2:	50d1      	str	r1, [r2, r3]

    /* Return function status */
    return HAL_OK;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	e007      	b.n	8000bc8 <HAL_CAN_ConfigFilter+0x1dc>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000bbc:	2280      	movs	r2, #128	; 0x80
 8000bbe:	02d2      	lsls	r2, r2, #11
 8000bc0:	431a      	orrs	r2, r3
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000bc6:	2301      	movs	r3, #1
  }
}
 8000bc8:	0018      	movs	r0, r3
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	b006      	add	sp, #24
 8000bce:	bd80      	pop	{r7, pc}

08000bd0 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b084      	sub	sp, #16
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	2220      	movs	r2, #32
 8000bdc:	5c9b      	ldrb	r3, [r3, r2]
 8000bde:	b2db      	uxtb	r3, r3
 8000be0:	2b01      	cmp	r3, #1
 8000be2:	d12f      	bne.n	8000c44 <HAL_CAN_Start+0x74>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	2220      	movs	r2, #32
 8000be8:	2102      	movs	r1, #2
 8000bea:	5499      	strb	r1, [r3, r2]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	681a      	ldr	r2, [r3, #0]
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	2101      	movs	r1, #1
 8000bf8:	438a      	bics	r2, r1
 8000bfa:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000bfc:	f7ff fdcc 	bl	8000798 <HAL_GetTick>
 8000c00:	0003      	movs	r3, r0
 8000c02:	60fb      	str	r3, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000c04:	e013      	b.n	8000c2e <HAL_CAN_Start+0x5e>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000c06:	f7ff fdc7 	bl	8000798 <HAL_GetTick>
 8000c0a:	0002      	movs	r2, r0
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	1ad3      	subs	r3, r2, r3
 8000c10:	2b0a      	cmp	r3, #10
 8000c12:	d90c      	bls.n	8000c2e <HAL_CAN_Start+0x5e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c18:	2280      	movs	r2, #128	; 0x80
 8000c1a:	0292      	lsls	r2, r2, #10
 8000c1c:	431a      	orrs	r2, r3
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	2220      	movs	r2, #32
 8000c26:	2105      	movs	r1, #5
 8000c28:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8000c2a:	2301      	movs	r3, #1
 8000c2c:	e012      	b.n	8000c54 <HAL_CAN_Start+0x84>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	685b      	ldr	r3, [r3, #4]
 8000c34:	2201      	movs	r2, #1
 8000c36:	4013      	ands	r3, r2
 8000c38:	d1e5      	bne.n	8000c06 <HAL_CAN_Start+0x36>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8000c40:	2300      	movs	r3, #0
 8000c42:	e007      	b.n	8000c54 <HAL_CAN_Start+0x84>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c48:	2280      	movs	r2, #128	; 0x80
 8000c4a:	0312      	lsls	r2, r2, #12
 8000c4c:	431a      	orrs	r2, r3
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000c52:	2301      	movs	r3, #1
  }
}
 8000c54:	0018      	movs	r0, r3
 8000c56:	46bd      	mov	sp, r7
 8000c58:	b004      	add	sp, #16
 8000c5a:	bd80      	pop	{r7, pc}

08000c5c <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b086      	sub	sp, #24
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	60f8      	str	r0, [r7, #12]
 8000c64:	60b9      	str	r1, [r7, #8]
 8000c66:	607a      	str	r2, [r7, #4]
 8000c68:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000c6a:	2017      	movs	r0, #23
 8000c6c:	183b      	adds	r3, r7, r0
 8000c6e:	68fa      	ldr	r2, [r7, #12]
 8000c70:	2120      	movs	r1, #32
 8000c72:	5c52      	ldrb	r2, [r2, r1]
 8000c74:	701a      	strb	r2, [r3, #0]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8000c76:	183b      	adds	r3, r7, r0
 8000c78:	781b      	ldrb	r3, [r3, #0]
 8000c7a:	2b01      	cmp	r3, #1
 8000c7c:	d005      	beq.n	8000c8a <HAL_CAN_GetRxMessage+0x2e>
 8000c7e:	2317      	movs	r3, #23
 8000c80:	18fb      	adds	r3, r7, r3
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	2b02      	cmp	r3, #2
 8000c86:	d000      	beq.n	8000c8a <HAL_CAN_GetRxMessage+0x2e>
 8000c88:	e0f8      	b.n	8000e7c <HAL_CAN_GetRxMessage+0x220>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000c8a:	68bb      	ldr	r3, [r7, #8]
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d10e      	bne.n	8000cae <HAL_CAN_GetRxMessage+0x52>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	68db      	ldr	r3, [r3, #12]
 8000c96:	2203      	movs	r2, #3
 8000c98:	4013      	ands	r3, r2
 8000c9a:	d117      	bne.n	8000ccc <HAL_CAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ca0:	2280      	movs	r2, #128	; 0x80
 8000ca2:	0392      	lsls	r2, r2, #14
 8000ca4:	431a      	orrs	r2, r3
 8000ca6:	68fb      	ldr	r3, [r7, #12]
 8000ca8:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8000caa:	2301      	movs	r3, #1
 8000cac:	e0ee      	b.n	8000e8c <HAL_CAN_GetRxMessage+0x230>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8000cae:	68fb      	ldr	r3, [r7, #12]
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	691b      	ldr	r3, [r3, #16]
 8000cb4:	2203      	movs	r2, #3
 8000cb6:	4013      	ands	r3, r2
 8000cb8:	d108      	bne.n	8000ccc <HAL_CAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000cba:	68fb      	ldr	r3, [r7, #12]
 8000cbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cbe:	2280      	movs	r2, #128	; 0x80
 8000cc0:	0392      	lsls	r2, r2, #14
 8000cc2:	431a      	orrs	r2, r3
 8000cc4:	68fb      	ldr	r3, [r7, #12]
 8000cc6:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8000cc8:	2301      	movs	r3, #1
 8000cca:	e0df      	b.n	8000e8c <HAL_CAN_GetRxMessage+0x230>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8000ccc:	68fb      	ldr	r3, [r7, #12]
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	68ba      	ldr	r2, [r7, #8]
 8000cd2:	321b      	adds	r2, #27
 8000cd4:	0112      	lsls	r2, r2, #4
 8000cd6:	58d3      	ldr	r3, [r2, r3]
 8000cd8:	2204      	movs	r2, #4
 8000cda:	401a      	ands	r2, r3
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	689b      	ldr	r3, [r3, #8]
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d10b      	bne.n	8000d00 <HAL_CAN_GetRxMessage+0xa4>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	68ba      	ldr	r2, [r7, #8]
 8000cee:	321b      	adds	r2, #27
 8000cf0:	0112      	lsls	r2, r2, #4
 8000cf2:	58d3      	ldr	r3, [r2, r3]
 8000cf4:	0d5b      	lsrs	r3, r3, #21
 8000cf6:	055b      	lsls	r3, r3, #21
 8000cf8:	0d5a      	lsrs	r2, r3, #21
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	601a      	str	r2, [r3, #0]
 8000cfe:	e00a      	b.n	8000d16 <HAL_CAN_GetRxMessage+0xba>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	68ba      	ldr	r2, [r7, #8]
 8000d06:	321b      	adds	r2, #27
 8000d08:	0112      	lsls	r2, r2, #4
 8000d0a:	58d3      	ldr	r3, [r2, r3]
 8000d0c:	08db      	lsrs	r3, r3, #3
 8000d0e:	00db      	lsls	r3, r3, #3
 8000d10:	08da      	lsrs	r2, r3, #3
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8000d16:	68fb      	ldr	r3, [r7, #12]
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	68ba      	ldr	r2, [r7, #8]
 8000d1c:	321b      	adds	r2, #27
 8000d1e:	0112      	lsls	r2, r2, #4
 8000d20:	58d3      	ldr	r3, [r2, r3]
 8000d22:	2202      	movs	r2, #2
 8000d24:	401a      	ands	r2, r3
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8000d2a:	68fb      	ldr	r3, [r7, #12]
 8000d2c:	681a      	ldr	r2, [r3, #0]
 8000d2e:	68bb      	ldr	r3, [r7, #8]
 8000d30:	331b      	adds	r3, #27
 8000d32:	011b      	lsls	r3, r3, #4
 8000d34:	18d3      	adds	r3, r2, r3
 8000d36:	3304      	adds	r3, #4
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	220f      	movs	r2, #15
 8000d3c:	401a      	ands	r2, r3
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8000d42:	68fb      	ldr	r3, [r7, #12]
 8000d44:	681a      	ldr	r2, [r3, #0]
 8000d46:	68bb      	ldr	r3, [r7, #8]
 8000d48:	331b      	adds	r3, #27
 8000d4a:	011b      	lsls	r3, r3, #4
 8000d4c:	18d3      	adds	r3, r2, r3
 8000d4e:	3304      	adds	r3, #4
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	0a1b      	lsrs	r3, r3, #8
 8000d54:	22ff      	movs	r2, #255	; 0xff
 8000d56:	401a      	ands	r2, r3
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8000d5c:	68fb      	ldr	r3, [r7, #12]
 8000d5e:	681a      	ldr	r2, [r3, #0]
 8000d60:	68bb      	ldr	r3, [r7, #8]
 8000d62:	331b      	adds	r3, #27
 8000d64:	011b      	lsls	r3, r3, #4
 8000d66:	18d3      	adds	r3, r2, r3
 8000d68:	3304      	adds	r3, #4
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	0c1b      	lsrs	r3, r3, #16
 8000d6e:	041b      	lsls	r3, r3, #16
 8000d70:	0c1a      	lsrs	r2, r3, #16
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8000d76:	68fb      	ldr	r3, [r7, #12]
 8000d78:	6819      	ldr	r1, [r3, #0]
 8000d7a:	68ba      	ldr	r2, [r7, #8]
 8000d7c:	23dc      	movs	r3, #220	; 0xdc
 8000d7e:	005b      	lsls	r3, r3, #1
 8000d80:	0112      	lsls	r2, r2, #4
 8000d82:	188a      	adds	r2, r1, r2
 8000d84:	18d3      	adds	r3, r2, r3
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	b2da      	uxtb	r2, r3
 8000d8a:	683b      	ldr	r3, [r7, #0]
 8000d8c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8000d8e:	68fb      	ldr	r3, [r7, #12]
 8000d90:	6819      	ldr	r1, [r3, #0]
 8000d92:	68ba      	ldr	r2, [r7, #8]
 8000d94:	23dc      	movs	r3, #220	; 0xdc
 8000d96:	005b      	lsls	r3, r3, #1
 8000d98:	0112      	lsls	r2, r2, #4
 8000d9a:	188a      	adds	r2, r1, r2
 8000d9c:	18d3      	adds	r3, r2, r3
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	0a1a      	lsrs	r2, r3, #8
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	3301      	adds	r3, #1
 8000da6:	b2d2      	uxtb	r2, r2
 8000da8:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8000daa:	68fb      	ldr	r3, [r7, #12]
 8000dac:	6819      	ldr	r1, [r3, #0]
 8000dae:	68ba      	ldr	r2, [r7, #8]
 8000db0:	23dc      	movs	r3, #220	; 0xdc
 8000db2:	005b      	lsls	r3, r3, #1
 8000db4:	0112      	lsls	r2, r2, #4
 8000db6:	188a      	adds	r2, r1, r2
 8000db8:	18d3      	adds	r3, r2, r3
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	0c1a      	lsrs	r2, r3, #16
 8000dbe:	683b      	ldr	r3, [r7, #0]
 8000dc0:	3302      	adds	r3, #2
 8000dc2:	b2d2      	uxtb	r2, r2
 8000dc4:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	6819      	ldr	r1, [r3, #0]
 8000dca:	68ba      	ldr	r2, [r7, #8]
 8000dcc:	23dc      	movs	r3, #220	; 0xdc
 8000dce:	005b      	lsls	r3, r3, #1
 8000dd0:	0112      	lsls	r2, r2, #4
 8000dd2:	188a      	adds	r2, r1, r2
 8000dd4:	18d3      	adds	r3, r2, r3
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	0e1a      	lsrs	r2, r3, #24
 8000dda:	683b      	ldr	r3, [r7, #0]
 8000ddc:	3303      	adds	r3, #3
 8000dde:	b2d2      	uxtb	r2, r2
 8000de0:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8000de2:	68fb      	ldr	r3, [r7, #12]
 8000de4:	6819      	ldr	r1, [r3, #0]
 8000de6:	68ba      	ldr	r2, [r7, #8]
 8000de8:	23de      	movs	r3, #222	; 0xde
 8000dea:	005b      	lsls	r3, r3, #1
 8000dec:	0112      	lsls	r2, r2, #4
 8000dee:	188a      	adds	r2, r1, r2
 8000df0:	18d3      	adds	r3, r2, r3
 8000df2:	681a      	ldr	r2, [r3, #0]
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	3304      	adds	r3, #4
 8000df8:	b2d2      	uxtb	r2, r2
 8000dfa:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	6819      	ldr	r1, [r3, #0]
 8000e00:	68ba      	ldr	r2, [r7, #8]
 8000e02:	23de      	movs	r3, #222	; 0xde
 8000e04:	005b      	lsls	r3, r3, #1
 8000e06:	0112      	lsls	r2, r2, #4
 8000e08:	188a      	adds	r2, r1, r2
 8000e0a:	18d3      	adds	r3, r2, r3
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	0a1a      	lsrs	r2, r3, #8
 8000e10:	683b      	ldr	r3, [r7, #0]
 8000e12:	3305      	adds	r3, #5
 8000e14:	b2d2      	uxtb	r2, r2
 8000e16:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	6819      	ldr	r1, [r3, #0]
 8000e1c:	68ba      	ldr	r2, [r7, #8]
 8000e1e:	23de      	movs	r3, #222	; 0xde
 8000e20:	005b      	lsls	r3, r3, #1
 8000e22:	0112      	lsls	r2, r2, #4
 8000e24:	188a      	adds	r2, r1, r2
 8000e26:	18d3      	adds	r3, r2, r3
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	0c1a      	lsrs	r2, r3, #16
 8000e2c:	683b      	ldr	r3, [r7, #0]
 8000e2e:	3306      	adds	r3, #6
 8000e30:	b2d2      	uxtb	r2, r2
 8000e32:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	6819      	ldr	r1, [r3, #0]
 8000e38:	68ba      	ldr	r2, [r7, #8]
 8000e3a:	23de      	movs	r3, #222	; 0xde
 8000e3c:	005b      	lsls	r3, r3, #1
 8000e3e:	0112      	lsls	r2, r2, #4
 8000e40:	188a      	adds	r2, r1, r2
 8000e42:	18d3      	adds	r3, r2, r3
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	0e1a      	lsrs	r2, r3, #24
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	3307      	adds	r3, #7
 8000e4c:	b2d2      	uxtb	r2, r2
 8000e4e:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000e50:	68bb      	ldr	r3, [r7, #8]
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d108      	bne.n	8000e68 <HAL_CAN_GetRxMessage+0x20c>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8000e56:	68fb      	ldr	r3, [r7, #12]
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	68da      	ldr	r2, [r3, #12]
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	2120      	movs	r1, #32
 8000e62:	430a      	orrs	r2, r1
 8000e64:	60da      	str	r2, [r3, #12]
 8000e66:	e007      	b.n	8000e78 <HAL_CAN_GetRxMessage+0x21c>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	691a      	ldr	r2, [r3, #16]
 8000e6e:	68fb      	ldr	r3, [r7, #12]
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	2120      	movs	r1, #32
 8000e74:	430a      	orrs	r2, r1
 8000e76:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	e007      	b.n	8000e8c <HAL_CAN_GetRxMessage+0x230>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e80:	2280      	movs	r2, #128	; 0x80
 8000e82:	02d2      	lsls	r2, r2, #11
 8000e84:	431a      	orrs	r2, r3
 8000e86:	68fb      	ldr	r3, [r7, #12]
 8000e88:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000e8a:	2301      	movs	r3, #1
  }
}
 8000e8c:	0018      	movs	r0, r3
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	b006      	add	sp, #24
 8000e92:	bd80      	pop	{r7, pc}

08000e94 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b084      	sub	sp, #16
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
 8000e9c:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000e9e:	200f      	movs	r0, #15
 8000ea0:	183b      	adds	r3, r7, r0
 8000ea2:	687a      	ldr	r2, [r7, #4]
 8000ea4:	2120      	movs	r1, #32
 8000ea6:	5c52      	ldrb	r2, [r2, r1]
 8000ea8:	701a      	strb	r2, [r3, #0]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8000eaa:	183b      	adds	r3, r7, r0
 8000eac:	781b      	ldrb	r3, [r3, #0]
 8000eae:	2b01      	cmp	r3, #1
 8000eb0:	d004      	beq.n	8000ebc <HAL_CAN_ActivateNotification+0x28>
 8000eb2:	230f      	movs	r3, #15
 8000eb4:	18fb      	adds	r3, r7, r3
 8000eb6:	781b      	ldrb	r3, [r3, #0]
 8000eb8:	2b02      	cmp	r3, #2
 8000eba:	d109      	bne.n	8000ed0 <HAL_CAN_ActivateNotification+0x3c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	6959      	ldr	r1, [r3, #20]
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	683a      	ldr	r2, [r7, #0]
 8000ec8:	430a      	orrs	r2, r1
 8000eca:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	e007      	b.n	8000ee0 <HAL_CAN_ActivateNotification+0x4c>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ed4:	2280      	movs	r2, #128	; 0x80
 8000ed6:	02d2      	lsls	r2, r2, #11
 8000ed8:	431a      	orrs	r2, r3
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000ede:	2301      	movs	r3, #1
  }
}
 8000ee0:	0018      	movs	r0, r3
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	b004      	add	sp, #16
 8000ee6:	bd80      	pop	{r7, pc}

08000ee8 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b08a      	sub	sp, #40	; 0x28
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	695b      	ldr	r3, [r3, #20]
 8000efa:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	685b      	ldr	r3, [r3, #4]
 8000f02:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	689b      	ldr	r3, [r3, #8]
 8000f0a:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	68db      	ldr	r3, [r3, #12]
 8000f12:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	691b      	ldr	r3, [r3, #16]
 8000f1a:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	699b      	ldr	r3, [r3, #24]
 8000f22:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8000f24:	6a3b      	ldr	r3, [r7, #32]
 8000f26:	2201      	movs	r2, #1
 8000f28:	4013      	ands	r3, r2
 8000f2a:	d100      	bne.n	8000f2e <HAL_CAN_IRQHandler+0x46>
 8000f2c:	e084      	b.n	8001038 <HAL_CAN_IRQHandler+0x150>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8000f2e:	69bb      	ldr	r3, [r7, #24]
 8000f30:	2201      	movs	r2, #1
 8000f32:	4013      	ands	r3, r2
 8000f34:	d024      	beq.n	8000f80 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	2201      	movs	r2, #1
 8000f3c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8000f3e:	69bb      	ldr	r3, [r7, #24]
 8000f40:	2202      	movs	r2, #2
 8000f42:	4013      	ands	r3, r2
 8000f44:	d004      	beq.n	8000f50 <HAL_CAN_IRQHandler+0x68>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	0018      	movs	r0, r3
 8000f4a:	f7ff fabf 	bl	80004cc <HAL_CAN_TxMailbox0CompleteCallback>
 8000f4e:	e017      	b.n	8000f80 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8000f50:	69bb      	ldr	r3, [r7, #24]
 8000f52:	2204      	movs	r2, #4
 8000f54:	4013      	ands	r3, r2
 8000f56:	d005      	beq.n	8000f64 <HAL_CAN_IRQHandler+0x7c>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8000f58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f5a:	2280      	movs	r2, #128	; 0x80
 8000f5c:	0112      	lsls	r2, r2, #4
 8000f5e:	4313      	orrs	r3, r2
 8000f60:	627b      	str	r3, [r7, #36]	; 0x24
 8000f62:	e00d      	b.n	8000f80 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8000f64:	69bb      	ldr	r3, [r7, #24]
 8000f66:	2208      	movs	r2, #8
 8000f68:	4013      	ands	r3, r2
 8000f6a:	d005      	beq.n	8000f78 <HAL_CAN_IRQHandler+0x90>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8000f6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f6e:	2280      	movs	r2, #128	; 0x80
 8000f70:	0152      	lsls	r2, r2, #5
 8000f72:	4313      	orrs	r3, r2
 8000f74:	627b      	str	r3, [r7, #36]	; 0x24
 8000f76:	e003      	b.n	8000f80 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	0018      	movs	r0, r3
 8000f7c:	f000 f975 	bl	800126a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8000f80:	69ba      	ldr	r2, [r7, #24]
 8000f82:	2380      	movs	r3, #128	; 0x80
 8000f84:	005b      	lsls	r3, r3, #1
 8000f86:	4013      	ands	r3, r2
 8000f88:	d028      	beq.n	8000fdc <HAL_CAN_IRQHandler+0xf4>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	2280      	movs	r2, #128	; 0x80
 8000f90:	0052      	lsls	r2, r2, #1
 8000f92:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8000f94:	69ba      	ldr	r2, [r7, #24]
 8000f96:	2380      	movs	r3, #128	; 0x80
 8000f98:	009b      	lsls	r3, r3, #2
 8000f9a:	4013      	ands	r3, r2
 8000f9c:	d004      	beq.n	8000fa8 <HAL_CAN_IRQHandler+0xc0>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	0018      	movs	r0, r3
 8000fa2:	f000 f952 	bl	800124a <HAL_CAN_TxMailbox1CompleteCallback>
 8000fa6:	e019      	b.n	8000fdc <HAL_CAN_IRQHandler+0xf4>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8000fa8:	69ba      	ldr	r2, [r7, #24]
 8000faa:	2380      	movs	r3, #128	; 0x80
 8000fac:	00db      	lsls	r3, r3, #3
 8000fae:	4013      	ands	r3, r2
 8000fb0:	d005      	beq.n	8000fbe <HAL_CAN_IRQHandler+0xd6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8000fb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fb4:	2280      	movs	r2, #128	; 0x80
 8000fb6:	0192      	lsls	r2, r2, #6
 8000fb8:	4313      	orrs	r3, r2
 8000fba:	627b      	str	r3, [r7, #36]	; 0x24
 8000fbc:	e00e      	b.n	8000fdc <HAL_CAN_IRQHandler+0xf4>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8000fbe:	69ba      	ldr	r2, [r7, #24]
 8000fc0:	2380      	movs	r3, #128	; 0x80
 8000fc2:	011b      	lsls	r3, r3, #4
 8000fc4:	4013      	ands	r3, r2
 8000fc6:	d005      	beq.n	8000fd4 <HAL_CAN_IRQHandler+0xec>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8000fc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fca:	2280      	movs	r2, #128	; 0x80
 8000fcc:	01d2      	lsls	r2, r2, #7
 8000fce:	4313      	orrs	r3, r2
 8000fd0:	627b      	str	r3, [r7, #36]	; 0x24
 8000fd2:	e003      	b.n	8000fdc <HAL_CAN_IRQHandler+0xf4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	0018      	movs	r0, r3
 8000fd8:	f000 f94f 	bl	800127a <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8000fdc:	69ba      	ldr	r2, [r7, #24]
 8000fde:	2380      	movs	r3, #128	; 0x80
 8000fe0:	025b      	lsls	r3, r3, #9
 8000fe2:	4013      	ands	r3, r2
 8000fe4:	d028      	beq.n	8001038 <HAL_CAN_IRQHandler+0x150>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	2280      	movs	r2, #128	; 0x80
 8000fec:	0252      	lsls	r2, r2, #9
 8000fee:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8000ff0:	69ba      	ldr	r2, [r7, #24]
 8000ff2:	2380      	movs	r3, #128	; 0x80
 8000ff4:	029b      	lsls	r3, r3, #10
 8000ff6:	4013      	ands	r3, r2
 8000ff8:	d004      	beq.n	8001004 <HAL_CAN_IRQHandler+0x11c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	0018      	movs	r0, r3
 8000ffe:	f000 f92c 	bl	800125a <HAL_CAN_TxMailbox2CompleteCallback>
 8001002:	e019      	b.n	8001038 <HAL_CAN_IRQHandler+0x150>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001004:	69ba      	ldr	r2, [r7, #24]
 8001006:	2380      	movs	r3, #128	; 0x80
 8001008:	02db      	lsls	r3, r3, #11
 800100a:	4013      	ands	r3, r2
 800100c:	d005      	beq.n	800101a <HAL_CAN_IRQHandler+0x132>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800100e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001010:	2280      	movs	r2, #128	; 0x80
 8001012:	0212      	lsls	r2, r2, #8
 8001014:	4313      	orrs	r3, r2
 8001016:	627b      	str	r3, [r7, #36]	; 0x24
 8001018:	e00e      	b.n	8001038 <HAL_CAN_IRQHandler+0x150>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800101a:	69ba      	ldr	r2, [r7, #24]
 800101c:	2380      	movs	r3, #128	; 0x80
 800101e:	031b      	lsls	r3, r3, #12
 8001020:	4013      	ands	r3, r2
 8001022:	d005      	beq.n	8001030 <HAL_CAN_IRQHandler+0x148>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001026:	2280      	movs	r2, #128	; 0x80
 8001028:	0252      	lsls	r2, r2, #9
 800102a:	4313      	orrs	r3, r2
 800102c:	627b      	str	r3, [r7, #36]	; 0x24
 800102e:	e003      	b.n	8001038 <HAL_CAN_IRQHandler+0x150>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	0018      	movs	r0, r3
 8001034:	f000 f929 	bl	800128a <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001038:	6a3b      	ldr	r3, [r7, #32]
 800103a:	2208      	movs	r2, #8
 800103c:	4013      	ands	r3, r2
 800103e:	d00c      	beq.n	800105a <HAL_CAN_IRQHandler+0x172>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001040:	697b      	ldr	r3, [r7, #20]
 8001042:	2210      	movs	r2, #16
 8001044:	4013      	ands	r3, r2
 8001046:	d008      	beq.n	800105a <HAL_CAN_IRQHandler+0x172>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800104a:	2280      	movs	r2, #128	; 0x80
 800104c:	0092      	lsls	r2, r2, #2
 800104e:	4313      	orrs	r3, r2
 8001050:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	2210      	movs	r2, #16
 8001058:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800105a:	6a3b      	ldr	r3, [r7, #32]
 800105c:	2204      	movs	r2, #4
 800105e:	4013      	ands	r3, r2
 8001060:	d00b      	beq.n	800107a <HAL_CAN_IRQHandler+0x192>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001062:	697b      	ldr	r3, [r7, #20]
 8001064:	2208      	movs	r2, #8
 8001066:	4013      	ands	r3, r2
 8001068:	d007      	beq.n	800107a <HAL_CAN_IRQHandler+0x192>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	2208      	movs	r2, #8
 8001070:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	0018      	movs	r0, r3
 8001076:	f000 f910 	bl	800129a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800107a:	6a3b      	ldr	r3, [r7, #32]
 800107c:	2202      	movs	r2, #2
 800107e:	4013      	ands	r3, r2
 8001080:	d009      	beq.n	8001096 <HAL_CAN_IRQHandler+0x1ae>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	68db      	ldr	r3, [r3, #12]
 8001088:	2203      	movs	r2, #3
 800108a:	4013      	ands	r3, r2
 800108c:	d003      	beq.n	8001096 <HAL_CAN_IRQHandler+0x1ae>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	0018      	movs	r0, r3
 8001092:	f7ff f9ef 	bl	8000474 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001096:	6a3b      	ldr	r3, [r7, #32]
 8001098:	2240      	movs	r2, #64	; 0x40
 800109a:	4013      	ands	r3, r2
 800109c:	d00c      	beq.n	80010b8 <HAL_CAN_IRQHandler+0x1d0>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800109e:	693b      	ldr	r3, [r7, #16]
 80010a0:	2210      	movs	r2, #16
 80010a2:	4013      	ands	r3, r2
 80010a4:	d008      	beq.n	80010b8 <HAL_CAN_IRQHandler+0x1d0>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80010a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010a8:	2280      	movs	r2, #128	; 0x80
 80010aa:	00d2      	lsls	r2, r2, #3
 80010ac:	4313      	orrs	r3, r2
 80010ae:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	2210      	movs	r2, #16
 80010b6:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80010b8:	6a3b      	ldr	r3, [r7, #32]
 80010ba:	2220      	movs	r2, #32
 80010bc:	4013      	ands	r3, r2
 80010be:	d00b      	beq.n	80010d8 <HAL_CAN_IRQHandler+0x1f0>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80010c0:	693b      	ldr	r3, [r7, #16]
 80010c2:	2208      	movs	r2, #8
 80010c4:	4013      	ands	r3, r2
 80010c6:	d007      	beq.n	80010d8 <HAL_CAN_IRQHandler+0x1f0>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	2208      	movs	r2, #8
 80010ce:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	0018      	movs	r0, r3
 80010d4:	f000 f8f1 	bl	80012ba <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80010d8:	6a3b      	ldr	r3, [r7, #32]
 80010da:	2210      	movs	r2, #16
 80010dc:	4013      	ands	r3, r2
 80010de:	d009      	beq.n	80010f4 <HAL_CAN_IRQHandler+0x20c>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	691b      	ldr	r3, [r3, #16]
 80010e6:	2203      	movs	r2, #3
 80010e8:	4013      	ands	r3, r2
 80010ea:	d003      	beq.n	80010f4 <HAL_CAN_IRQHandler+0x20c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	0018      	movs	r0, r3
 80010f0:	f000 f8db 	bl	80012aa <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80010f4:	6a3a      	ldr	r2, [r7, #32]
 80010f6:	2380      	movs	r3, #128	; 0x80
 80010f8:	029b      	lsls	r3, r3, #10
 80010fa:	4013      	ands	r3, r2
 80010fc:	d00b      	beq.n	8001116 <HAL_CAN_IRQHandler+0x22e>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80010fe:	69fb      	ldr	r3, [r7, #28]
 8001100:	2210      	movs	r2, #16
 8001102:	4013      	ands	r3, r2
 8001104:	d007      	beq.n	8001116 <HAL_CAN_IRQHandler+0x22e>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	2210      	movs	r2, #16
 800110c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	0018      	movs	r0, r3
 8001112:	f000 f8da 	bl	80012ca <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001116:	6a3a      	ldr	r2, [r7, #32]
 8001118:	2380      	movs	r3, #128	; 0x80
 800111a:	025b      	lsls	r3, r3, #9
 800111c:	4013      	ands	r3, r2
 800111e:	d00b      	beq.n	8001138 <HAL_CAN_IRQHandler+0x250>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001120:	69fb      	ldr	r3, [r7, #28]
 8001122:	2208      	movs	r2, #8
 8001124:	4013      	ands	r3, r2
 8001126:	d007      	beq.n	8001138 <HAL_CAN_IRQHandler+0x250>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	2208      	movs	r2, #8
 800112e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	0018      	movs	r0, r3
 8001134:	f000 f8d1 	bl	80012da <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001138:	6a3a      	ldr	r2, [r7, #32]
 800113a:	2380      	movs	r3, #128	; 0x80
 800113c:	021b      	lsls	r3, r3, #8
 800113e:	4013      	ands	r3, r2
 8001140:	d100      	bne.n	8001144 <HAL_CAN_IRQHandler+0x25c>
 8001142:	e071      	b.n	8001228 <HAL_CAN_IRQHandler+0x340>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001144:	69fb      	ldr	r3, [r7, #28]
 8001146:	2204      	movs	r2, #4
 8001148:	4013      	ands	r3, r2
 800114a:	d100      	bne.n	800114e <HAL_CAN_IRQHandler+0x266>
 800114c:	e068      	b.n	8001220 <HAL_CAN_IRQHandler+0x338>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800114e:	6a3a      	ldr	r2, [r7, #32]
 8001150:	2380      	movs	r3, #128	; 0x80
 8001152:	005b      	lsls	r3, r3, #1
 8001154:	4013      	ands	r3, r2
 8001156:	d007      	beq.n	8001168 <HAL_CAN_IRQHandler+0x280>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	2201      	movs	r2, #1
 800115c:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800115e:	d003      	beq.n	8001168 <HAL_CAN_IRQHandler+0x280>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001162:	2201      	movs	r2, #1
 8001164:	4313      	orrs	r3, r2
 8001166:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001168:	6a3a      	ldr	r2, [r7, #32]
 800116a:	2380      	movs	r3, #128	; 0x80
 800116c:	009b      	lsls	r3, r3, #2
 800116e:	4013      	ands	r3, r2
 8001170:	d007      	beq.n	8001182 <HAL_CAN_IRQHandler+0x29a>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	2202      	movs	r2, #2
 8001176:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001178:	d003      	beq.n	8001182 <HAL_CAN_IRQHandler+0x29a>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800117a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800117c:	2202      	movs	r2, #2
 800117e:	4313      	orrs	r3, r2
 8001180:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001182:	6a3a      	ldr	r2, [r7, #32]
 8001184:	2380      	movs	r3, #128	; 0x80
 8001186:	00db      	lsls	r3, r3, #3
 8001188:	4013      	ands	r3, r2
 800118a:	d007      	beq.n	800119c <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	2204      	movs	r2, #4
 8001190:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001192:	d003      	beq.n	800119c <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001196:	2204      	movs	r2, #4
 8001198:	4313      	orrs	r3, r2
 800119a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800119c:	6a3a      	ldr	r2, [r7, #32]
 800119e:	2380      	movs	r3, #128	; 0x80
 80011a0:	011b      	lsls	r3, r3, #4
 80011a2:	4013      	ands	r3, r2
 80011a4:	d03c      	beq.n	8001220 <HAL_CAN_IRQHandler+0x338>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	2270      	movs	r2, #112	; 0x70
 80011aa:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80011ac:	d038      	beq.n	8001220 <HAL_CAN_IRQHandler+0x338>
      {
        switch (esrflags & CAN_ESR_LEC)
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	2270      	movs	r2, #112	; 0x70
 80011b2:	4013      	ands	r3, r2
 80011b4:	2b30      	cmp	r3, #48	; 0x30
 80011b6:	d016      	beq.n	80011e6 <HAL_CAN_IRQHandler+0x2fe>
 80011b8:	d804      	bhi.n	80011c4 <HAL_CAN_IRQHandler+0x2dc>
 80011ba:	2b10      	cmp	r3, #16
 80011bc:	d009      	beq.n	80011d2 <HAL_CAN_IRQHandler+0x2ea>
 80011be:	2b20      	cmp	r3, #32
 80011c0:	d00c      	beq.n	80011dc <HAL_CAN_IRQHandler+0x2f4>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80011c2:	e025      	b.n	8001210 <HAL_CAN_IRQHandler+0x328>
        switch (esrflags & CAN_ESR_LEC)
 80011c4:	2b50      	cmp	r3, #80	; 0x50
 80011c6:	d018      	beq.n	80011fa <HAL_CAN_IRQHandler+0x312>
 80011c8:	2b60      	cmp	r3, #96	; 0x60
 80011ca:	d01b      	beq.n	8001204 <HAL_CAN_IRQHandler+0x31c>
 80011cc:	2b40      	cmp	r3, #64	; 0x40
 80011ce:	d00f      	beq.n	80011f0 <HAL_CAN_IRQHandler+0x308>
            break;
 80011d0:	e01e      	b.n	8001210 <HAL_CAN_IRQHandler+0x328>
            errorcode |= HAL_CAN_ERROR_STF;
 80011d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011d4:	2208      	movs	r2, #8
 80011d6:	4313      	orrs	r3, r2
 80011d8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80011da:	e019      	b.n	8001210 <HAL_CAN_IRQHandler+0x328>
            errorcode |= HAL_CAN_ERROR_FOR;
 80011dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011de:	2210      	movs	r2, #16
 80011e0:	4313      	orrs	r3, r2
 80011e2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80011e4:	e014      	b.n	8001210 <HAL_CAN_IRQHandler+0x328>
            errorcode |= HAL_CAN_ERROR_ACK;
 80011e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011e8:	2220      	movs	r2, #32
 80011ea:	4313      	orrs	r3, r2
 80011ec:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80011ee:	e00f      	b.n	8001210 <HAL_CAN_IRQHandler+0x328>
            errorcode |= HAL_CAN_ERROR_BR;
 80011f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011f2:	2240      	movs	r2, #64	; 0x40
 80011f4:	4313      	orrs	r3, r2
 80011f6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80011f8:	e00a      	b.n	8001210 <HAL_CAN_IRQHandler+0x328>
            errorcode |= HAL_CAN_ERROR_BD;
 80011fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011fc:	2280      	movs	r2, #128	; 0x80
 80011fe:	4313      	orrs	r3, r2
 8001200:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001202:	e005      	b.n	8001210 <HAL_CAN_IRQHandler+0x328>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001206:	2280      	movs	r2, #128	; 0x80
 8001208:	0052      	lsls	r2, r2, #1
 800120a:	4313      	orrs	r3, r2
 800120c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800120e:	46c0      	nop			; (mov r8, r8)
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	699a      	ldr	r2, [r3, #24]
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	2170      	movs	r1, #112	; 0x70
 800121c:	438a      	bics	r2, r1
 800121e:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	2204      	movs	r2, #4
 8001226:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800122a:	2b00      	cmp	r3, #0
 800122c:	d009      	beq.n	8001242 <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001234:	431a      	orrs	r2, r3
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	0018      	movs	r0, r3
 800123e:	f000 f854 	bl	80012ea <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001242:	46c0      	nop			; (mov r8, r8)
 8001244:	46bd      	mov	sp, r7
 8001246:	b00a      	add	sp, #40	; 0x28
 8001248:	bd80      	pop	{r7, pc}

0800124a <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800124a:	b580      	push	{r7, lr}
 800124c:	b082      	sub	sp, #8
 800124e:	af00      	add	r7, sp, #0
 8001250:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001252:	46c0      	nop			; (mov r8, r8)
 8001254:	46bd      	mov	sp, r7
 8001256:	b002      	add	sp, #8
 8001258:	bd80      	pop	{r7, pc}

0800125a <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800125a:	b580      	push	{r7, lr}
 800125c:	b082      	sub	sp, #8
 800125e:	af00      	add	r7, sp, #0
 8001260:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001262:	46c0      	nop			; (mov r8, r8)
 8001264:	46bd      	mov	sp, r7
 8001266:	b002      	add	sp, #8
 8001268:	bd80      	pop	{r7, pc}

0800126a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800126a:	b580      	push	{r7, lr}
 800126c:	b082      	sub	sp, #8
 800126e:	af00      	add	r7, sp, #0
 8001270:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001272:	46c0      	nop			; (mov r8, r8)
 8001274:	46bd      	mov	sp, r7
 8001276:	b002      	add	sp, #8
 8001278:	bd80      	pop	{r7, pc}

0800127a <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800127a:	b580      	push	{r7, lr}
 800127c:	b082      	sub	sp, #8
 800127e:	af00      	add	r7, sp, #0
 8001280:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001282:	46c0      	nop			; (mov r8, r8)
 8001284:	46bd      	mov	sp, r7
 8001286:	b002      	add	sp, #8
 8001288:	bd80      	pop	{r7, pc}

0800128a <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800128a:	b580      	push	{r7, lr}
 800128c:	b082      	sub	sp, #8
 800128e:	af00      	add	r7, sp, #0
 8001290:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001292:	46c0      	nop			; (mov r8, r8)
 8001294:	46bd      	mov	sp, r7
 8001296:	b002      	add	sp, #8
 8001298:	bd80      	pop	{r7, pc}

0800129a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800129a:	b580      	push	{r7, lr}
 800129c:	b082      	sub	sp, #8
 800129e:	af00      	add	r7, sp, #0
 80012a0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80012a2:	46c0      	nop			; (mov r8, r8)
 80012a4:	46bd      	mov	sp, r7
 80012a6:	b002      	add	sp, #8
 80012a8:	bd80      	pop	{r7, pc}

080012aa <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80012aa:	b580      	push	{r7, lr}
 80012ac:	b082      	sub	sp, #8
 80012ae:	af00      	add	r7, sp, #0
 80012b0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80012b2:	46c0      	nop			; (mov r8, r8)
 80012b4:	46bd      	mov	sp, r7
 80012b6:	b002      	add	sp, #8
 80012b8:	bd80      	pop	{r7, pc}

080012ba <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80012ba:	b580      	push	{r7, lr}
 80012bc:	b082      	sub	sp, #8
 80012be:	af00      	add	r7, sp, #0
 80012c0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80012c2:	46c0      	nop			; (mov r8, r8)
 80012c4:	46bd      	mov	sp, r7
 80012c6:	b002      	add	sp, #8
 80012c8:	bd80      	pop	{r7, pc}

080012ca <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80012ca:	b580      	push	{r7, lr}
 80012cc:	b082      	sub	sp, #8
 80012ce:	af00      	add	r7, sp, #0
 80012d0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80012d2:	46c0      	nop			; (mov r8, r8)
 80012d4:	46bd      	mov	sp, r7
 80012d6:	b002      	add	sp, #8
 80012d8:	bd80      	pop	{r7, pc}

080012da <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80012da:	b580      	push	{r7, lr}
 80012dc:	b082      	sub	sp, #8
 80012de:	af00      	add	r7, sp, #0
 80012e0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80012e2:	46c0      	nop			; (mov r8, r8)
 80012e4:	46bd      	mov	sp, r7
 80012e6:	b002      	add	sp, #8
 80012e8:	bd80      	pop	{r7, pc}

080012ea <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80012ea:	b580      	push	{r7, lr}
 80012ec:	b082      	sub	sp, #8
 80012ee:	af00      	add	r7, sp, #0
 80012f0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80012f2:	46c0      	nop			; (mov r8, r8)
 80012f4:	46bd      	mov	sp, r7
 80012f6:	b002      	add	sp, #8
 80012f8:	bd80      	pop	{r7, pc}
	...

080012fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b082      	sub	sp, #8
 8001300:	af00      	add	r7, sp, #0
 8001302:	0002      	movs	r2, r0
 8001304:	1dfb      	adds	r3, r7, #7
 8001306:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001308:	1dfb      	adds	r3, r7, #7
 800130a:	781b      	ldrb	r3, [r3, #0]
 800130c:	2b7f      	cmp	r3, #127	; 0x7f
 800130e:	d809      	bhi.n	8001324 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001310:	1dfb      	adds	r3, r7, #7
 8001312:	781b      	ldrb	r3, [r3, #0]
 8001314:	001a      	movs	r2, r3
 8001316:	231f      	movs	r3, #31
 8001318:	401a      	ands	r2, r3
 800131a:	4b04      	ldr	r3, [pc, #16]	; (800132c <__NVIC_EnableIRQ+0x30>)
 800131c:	2101      	movs	r1, #1
 800131e:	4091      	lsls	r1, r2
 8001320:	000a      	movs	r2, r1
 8001322:	601a      	str	r2, [r3, #0]
  }
}
 8001324:	46c0      	nop			; (mov r8, r8)
 8001326:	46bd      	mov	sp, r7
 8001328:	b002      	add	sp, #8
 800132a:	bd80      	pop	{r7, pc}
 800132c:	e000e100 	.word	0xe000e100

08001330 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001330:	b590      	push	{r4, r7, lr}
 8001332:	b083      	sub	sp, #12
 8001334:	af00      	add	r7, sp, #0
 8001336:	0002      	movs	r2, r0
 8001338:	6039      	str	r1, [r7, #0]
 800133a:	1dfb      	adds	r3, r7, #7
 800133c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800133e:	1dfb      	adds	r3, r7, #7
 8001340:	781b      	ldrb	r3, [r3, #0]
 8001342:	2b7f      	cmp	r3, #127	; 0x7f
 8001344:	d828      	bhi.n	8001398 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001346:	4a2f      	ldr	r2, [pc, #188]	; (8001404 <__NVIC_SetPriority+0xd4>)
 8001348:	1dfb      	adds	r3, r7, #7
 800134a:	781b      	ldrb	r3, [r3, #0]
 800134c:	b25b      	sxtb	r3, r3
 800134e:	089b      	lsrs	r3, r3, #2
 8001350:	33c0      	adds	r3, #192	; 0xc0
 8001352:	009b      	lsls	r3, r3, #2
 8001354:	589b      	ldr	r3, [r3, r2]
 8001356:	1dfa      	adds	r2, r7, #7
 8001358:	7812      	ldrb	r2, [r2, #0]
 800135a:	0011      	movs	r1, r2
 800135c:	2203      	movs	r2, #3
 800135e:	400a      	ands	r2, r1
 8001360:	00d2      	lsls	r2, r2, #3
 8001362:	21ff      	movs	r1, #255	; 0xff
 8001364:	4091      	lsls	r1, r2
 8001366:	000a      	movs	r2, r1
 8001368:	43d2      	mvns	r2, r2
 800136a:	401a      	ands	r2, r3
 800136c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800136e:	683b      	ldr	r3, [r7, #0]
 8001370:	019b      	lsls	r3, r3, #6
 8001372:	22ff      	movs	r2, #255	; 0xff
 8001374:	401a      	ands	r2, r3
 8001376:	1dfb      	adds	r3, r7, #7
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	0018      	movs	r0, r3
 800137c:	2303      	movs	r3, #3
 800137e:	4003      	ands	r3, r0
 8001380:	00db      	lsls	r3, r3, #3
 8001382:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001384:	481f      	ldr	r0, [pc, #124]	; (8001404 <__NVIC_SetPriority+0xd4>)
 8001386:	1dfb      	adds	r3, r7, #7
 8001388:	781b      	ldrb	r3, [r3, #0]
 800138a:	b25b      	sxtb	r3, r3
 800138c:	089b      	lsrs	r3, r3, #2
 800138e:	430a      	orrs	r2, r1
 8001390:	33c0      	adds	r3, #192	; 0xc0
 8001392:	009b      	lsls	r3, r3, #2
 8001394:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001396:	e031      	b.n	80013fc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001398:	4a1b      	ldr	r2, [pc, #108]	; (8001408 <__NVIC_SetPriority+0xd8>)
 800139a:	1dfb      	adds	r3, r7, #7
 800139c:	781b      	ldrb	r3, [r3, #0]
 800139e:	0019      	movs	r1, r3
 80013a0:	230f      	movs	r3, #15
 80013a2:	400b      	ands	r3, r1
 80013a4:	3b08      	subs	r3, #8
 80013a6:	089b      	lsrs	r3, r3, #2
 80013a8:	3306      	adds	r3, #6
 80013aa:	009b      	lsls	r3, r3, #2
 80013ac:	18d3      	adds	r3, r2, r3
 80013ae:	3304      	adds	r3, #4
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	1dfa      	adds	r2, r7, #7
 80013b4:	7812      	ldrb	r2, [r2, #0]
 80013b6:	0011      	movs	r1, r2
 80013b8:	2203      	movs	r2, #3
 80013ba:	400a      	ands	r2, r1
 80013bc:	00d2      	lsls	r2, r2, #3
 80013be:	21ff      	movs	r1, #255	; 0xff
 80013c0:	4091      	lsls	r1, r2
 80013c2:	000a      	movs	r2, r1
 80013c4:	43d2      	mvns	r2, r2
 80013c6:	401a      	ands	r2, r3
 80013c8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	019b      	lsls	r3, r3, #6
 80013ce:	22ff      	movs	r2, #255	; 0xff
 80013d0:	401a      	ands	r2, r3
 80013d2:	1dfb      	adds	r3, r7, #7
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	0018      	movs	r0, r3
 80013d8:	2303      	movs	r3, #3
 80013da:	4003      	ands	r3, r0
 80013dc:	00db      	lsls	r3, r3, #3
 80013de:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80013e0:	4809      	ldr	r0, [pc, #36]	; (8001408 <__NVIC_SetPriority+0xd8>)
 80013e2:	1dfb      	adds	r3, r7, #7
 80013e4:	781b      	ldrb	r3, [r3, #0]
 80013e6:	001c      	movs	r4, r3
 80013e8:	230f      	movs	r3, #15
 80013ea:	4023      	ands	r3, r4
 80013ec:	3b08      	subs	r3, #8
 80013ee:	089b      	lsrs	r3, r3, #2
 80013f0:	430a      	orrs	r2, r1
 80013f2:	3306      	adds	r3, #6
 80013f4:	009b      	lsls	r3, r3, #2
 80013f6:	18c3      	adds	r3, r0, r3
 80013f8:	3304      	adds	r3, #4
 80013fa:	601a      	str	r2, [r3, #0]
}
 80013fc:	46c0      	nop			; (mov r8, r8)
 80013fe:	46bd      	mov	sp, r7
 8001400:	b003      	add	sp, #12
 8001402:	bd90      	pop	{r4, r7, pc}
 8001404:	e000e100 	.word	0xe000e100
 8001408:	e000ed00 	.word	0xe000ed00

0800140c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	3b01      	subs	r3, #1
 8001418:	4a0c      	ldr	r2, [pc, #48]	; (800144c <SysTick_Config+0x40>)
 800141a:	4293      	cmp	r3, r2
 800141c:	d901      	bls.n	8001422 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800141e:	2301      	movs	r3, #1
 8001420:	e010      	b.n	8001444 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001422:	4b0b      	ldr	r3, [pc, #44]	; (8001450 <SysTick_Config+0x44>)
 8001424:	687a      	ldr	r2, [r7, #4]
 8001426:	3a01      	subs	r2, #1
 8001428:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800142a:	2301      	movs	r3, #1
 800142c:	425b      	negs	r3, r3
 800142e:	2103      	movs	r1, #3
 8001430:	0018      	movs	r0, r3
 8001432:	f7ff ff7d 	bl	8001330 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001436:	4b06      	ldr	r3, [pc, #24]	; (8001450 <SysTick_Config+0x44>)
 8001438:	2200      	movs	r2, #0
 800143a:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800143c:	4b04      	ldr	r3, [pc, #16]	; (8001450 <SysTick_Config+0x44>)
 800143e:	2207      	movs	r2, #7
 8001440:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001442:	2300      	movs	r3, #0
}
 8001444:	0018      	movs	r0, r3
 8001446:	46bd      	mov	sp, r7
 8001448:	b002      	add	sp, #8
 800144a:	bd80      	pop	{r7, pc}
 800144c:	00ffffff 	.word	0x00ffffff
 8001450:	e000e010 	.word	0xe000e010

08001454 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001454:	b580      	push	{r7, lr}
 8001456:	b084      	sub	sp, #16
 8001458:	af00      	add	r7, sp, #0
 800145a:	60b9      	str	r1, [r7, #8]
 800145c:	607a      	str	r2, [r7, #4]
 800145e:	210f      	movs	r1, #15
 8001460:	187b      	adds	r3, r7, r1
 8001462:	1c02      	adds	r2, r0, #0
 8001464:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001466:	68ba      	ldr	r2, [r7, #8]
 8001468:	187b      	adds	r3, r7, r1
 800146a:	781b      	ldrb	r3, [r3, #0]
 800146c:	b25b      	sxtb	r3, r3
 800146e:	0011      	movs	r1, r2
 8001470:	0018      	movs	r0, r3
 8001472:	f7ff ff5d 	bl	8001330 <__NVIC_SetPriority>
}
 8001476:	46c0      	nop			; (mov r8, r8)
 8001478:	46bd      	mov	sp, r7
 800147a:	b004      	add	sp, #16
 800147c:	bd80      	pop	{r7, pc}

0800147e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800147e:	b580      	push	{r7, lr}
 8001480:	b082      	sub	sp, #8
 8001482:	af00      	add	r7, sp, #0
 8001484:	0002      	movs	r2, r0
 8001486:	1dfb      	adds	r3, r7, #7
 8001488:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800148a:	1dfb      	adds	r3, r7, #7
 800148c:	781b      	ldrb	r3, [r3, #0]
 800148e:	b25b      	sxtb	r3, r3
 8001490:	0018      	movs	r0, r3
 8001492:	f7ff ff33 	bl	80012fc <__NVIC_EnableIRQ>
}
 8001496:	46c0      	nop			; (mov r8, r8)
 8001498:	46bd      	mov	sp, r7
 800149a:	b002      	add	sp, #8
 800149c:	bd80      	pop	{r7, pc}

0800149e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800149e:	b580      	push	{r7, lr}
 80014a0:	b082      	sub	sp, #8
 80014a2:	af00      	add	r7, sp, #0
 80014a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	0018      	movs	r0, r3
 80014aa:	f7ff ffaf 	bl	800140c <SysTick_Config>
 80014ae:	0003      	movs	r3, r0
}
 80014b0:	0018      	movs	r0, r3
 80014b2:	46bd      	mov	sp, r7
 80014b4:	b002      	add	sp, #8
 80014b6:	bd80      	pop	{r7, pc}

080014b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b086      	sub	sp, #24
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
 80014c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80014c2:	2300      	movs	r3, #0
 80014c4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014c6:	e149      	b.n	800175c <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	2101      	movs	r1, #1
 80014ce:	697a      	ldr	r2, [r7, #20]
 80014d0:	4091      	lsls	r1, r2
 80014d2:	000a      	movs	r2, r1
 80014d4:	4013      	ands	r3, r2
 80014d6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d100      	bne.n	80014e0 <HAL_GPIO_Init+0x28>
 80014de:	e13a      	b.n	8001756 <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	2b01      	cmp	r3, #1
 80014e6:	d00b      	beq.n	8001500 <HAL_GPIO_Init+0x48>
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	685b      	ldr	r3, [r3, #4]
 80014ec:	2b02      	cmp	r3, #2
 80014ee:	d007      	beq.n	8001500 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80014f4:	2b11      	cmp	r3, #17
 80014f6:	d003      	beq.n	8001500 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	685b      	ldr	r3, [r3, #4]
 80014fc:	2b12      	cmp	r3, #18
 80014fe:	d130      	bne.n	8001562 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	689b      	ldr	r3, [r3, #8]
 8001504:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001506:	697b      	ldr	r3, [r7, #20]
 8001508:	005b      	lsls	r3, r3, #1
 800150a:	2203      	movs	r2, #3
 800150c:	409a      	lsls	r2, r3
 800150e:	0013      	movs	r3, r2
 8001510:	43da      	mvns	r2, r3
 8001512:	693b      	ldr	r3, [r7, #16]
 8001514:	4013      	ands	r3, r2
 8001516:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	68da      	ldr	r2, [r3, #12]
 800151c:	697b      	ldr	r3, [r7, #20]
 800151e:	005b      	lsls	r3, r3, #1
 8001520:	409a      	lsls	r2, r3
 8001522:	0013      	movs	r3, r2
 8001524:	693a      	ldr	r2, [r7, #16]
 8001526:	4313      	orrs	r3, r2
 8001528:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	693a      	ldr	r2, [r7, #16]
 800152e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	685b      	ldr	r3, [r3, #4]
 8001534:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001536:	2201      	movs	r2, #1
 8001538:	697b      	ldr	r3, [r7, #20]
 800153a:	409a      	lsls	r2, r3
 800153c:	0013      	movs	r3, r2
 800153e:	43da      	mvns	r2, r3
 8001540:	693b      	ldr	r3, [r7, #16]
 8001542:	4013      	ands	r3, r2
 8001544:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	685b      	ldr	r3, [r3, #4]
 800154a:	091b      	lsrs	r3, r3, #4
 800154c:	2201      	movs	r2, #1
 800154e:	401a      	ands	r2, r3
 8001550:	697b      	ldr	r3, [r7, #20]
 8001552:	409a      	lsls	r2, r3
 8001554:	0013      	movs	r3, r2
 8001556:	693a      	ldr	r2, [r7, #16]
 8001558:	4313      	orrs	r3, r2
 800155a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	693a      	ldr	r2, [r7, #16]
 8001560:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	68db      	ldr	r3, [r3, #12]
 8001566:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001568:	697b      	ldr	r3, [r7, #20]
 800156a:	005b      	lsls	r3, r3, #1
 800156c:	2203      	movs	r2, #3
 800156e:	409a      	lsls	r2, r3
 8001570:	0013      	movs	r3, r2
 8001572:	43da      	mvns	r2, r3
 8001574:	693b      	ldr	r3, [r7, #16]
 8001576:	4013      	ands	r3, r2
 8001578:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	689a      	ldr	r2, [r3, #8]
 800157e:	697b      	ldr	r3, [r7, #20]
 8001580:	005b      	lsls	r3, r3, #1
 8001582:	409a      	lsls	r2, r3
 8001584:	0013      	movs	r3, r2
 8001586:	693a      	ldr	r2, [r7, #16]
 8001588:	4313      	orrs	r3, r2
 800158a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	693a      	ldr	r2, [r7, #16]
 8001590:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	685b      	ldr	r3, [r3, #4]
 8001596:	2b02      	cmp	r3, #2
 8001598:	d003      	beq.n	80015a2 <HAL_GPIO_Init+0xea>
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	2b12      	cmp	r3, #18
 80015a0:	d123      	bne.n	80015ea <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80015a2:	697b      	ldr	r3, [r7, #20]
 80015a4:	08da      	lsrs	r2, r3, #3
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	3208      	adds	r2, #8
 80015aa:	0092      	lsls	r2, r2, #2
 80015ac:	58d3      	ldr	r3, [r2, r3]
 80015ae:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80015b0:	697b      	ldr	r3, [r7, #20]
 80015b2:	2207      	movs	r2, #7
 80015b4:	4013      	ands	r3, r2
 80015b6:	009b      	lsls	r3, r3, #2
 80015b8:	220f      	movs	r2, #15
 80015ba:	409a      	lsls	r2, r3
 80015bc:	0013      	movs	r3, r2
 80015be:	43da      	mvns	r2, r3
 80015c0:	693b      	ldr	r3, [r7, #16]
 80015c2:	4013      	ands	r3, r2
 80015c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	691a      	ldr	r2, [r3, #16]
 80015ca:	697b      	ldr	r3, [r7, #20]
 80015cc:	2107      	movs	r1, #7
 80015ce:	400b      	ands	r3, r1
 80015d0:	009b      	lsls	r3, r3, #2
 80015d2:	409a      	lsls	r2, r3
 80015d4:	0013      	movs	r3, r2
 80015d6:	693a      	ldr	r2, [r7, #16]
 80015d8:	4313      	orrs	r3, r2
 80015da:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80015dc:	697b      	ldr	r3, [r7, #20]
 80015de:	08da      	lsrs	r2, r3, #3
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	3208      	adds	r2, #8
 80015e4:	0092      	lsls	r2, r2, #2
 80015e6:	6939      	ldr	r1, [r7, #16]
 80015e8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80015f0:	697b      	ldr	r3, [r7, #20]
 80015f2:	005b      	lsls	r3, r3, #1
 80015f4:	2203      	movs	r2, #3
 80015f6:	409a      	lsls	r2, r3
 80015f8:	0013      	movs	r3, r2
 80015fa:	43da      	mvns	r2, r3
 80015fc:	693b      	ldr	r3, [r7, #16]
 80015fe:	4013      	ands	r3, r2
 8001600:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	685b      	ldr	r3, [r3, #4]
 8001606:	2203      	movs	r2, #3
 8001608:	401a      	ands	r2, r3
 800160a:	697b      	ldr	r3, [r7, #20]
 800160c:	005b      	lsls	r3, r3, #1
 800160e:	409a      	lsls	r2, r3
 8001610:	0013      	movs	r3, r2
 8001612:	693a      	ldr	r2, [r7, #16]
 8001614:	4313      	orrs	r3, r2
 8001616:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	693a      	ldr	r2, [r7, #16]
 800161c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	685a      	ldr	r2, [r3, #4]
 8001622:	2380      	movs	r3, #128	; 0x80
 8001624:	055b      	lsls	r3, r3, #21
 8001626:	4013      	ands	r3, r2
 8001628:	d100      	bne.n	800162c <HAL_GPIO_Init+0x174>
 800162a:	e094      	b.n	8001756 <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800162c:	4b51      	ldr	r3, [pc, #324]	; (8001774 <HAL_GPIO_Init+0x2bc>)
 800162e:	699a      	ldr	r2, [r3, #24]
 8001630:	4b50      	ldr	r3, [pc, #320]	; (8001774 <HAL_GPIO_Init+0x2bc>)
 8001632:	2101      	movs	r1, #1
 8001634:	430a      	orrs	r2, r1
 8001636:	619a      	str	r2, [r3, #24]
 8001638:	4b4e      	ldr	r3, [pc, #312]	; (8001774 <HAL_GPIO_Init+0x2bc>)
 800163a:	699b      	ldr	r3, [r3, #24]
 800163c:	2201      	movs	r2, #1
 800163e:	4013      	ands	r3, r2
 8001640:	60bb      	str	r3, [r7, #8]
 8001642:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001644:	4a4c      	ldr	r2, [pc, #304]	; (8001778 <HAL_GPIO_Init+0x2c0>)
 8001646:	697b      	ldr	r3, [r7, #20]
 8001648:	089b      	lsrs	r3, r3, #2
 800164a:	3302      	adds	r3, #2
 800164c:	009b      	lsls	r3, r3, #2
 800164e:	589b      	ldr	r3, [r3, r2]
 8001650:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001652:	697b      	ldr	r3, [r7, #20]
 8001654:	2203      	movs	r2, #3
 8001656:	4013      	ands	r3, r2
 8001658:	009b      	lsls	r3, r3, #2
 800165a:	220f      	movs	r2, #15
 800165c:	409a      	lsls	r2, r3
 800165e:	0013      	movs	r3, r2
 8001660:	43da      	mvns	r2, r3
 8001662:	693b      	ldr	r3, [r7, #16]
 8001664:	4013      	ands	r3, r2
 8001666:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001668:	687a      	ldr	r2, [r7, #4]
 800166a:	2390      	movs	r3, #144	; 0x90
 800166c:	05db      	lsls	r3, r3, #23
 800166e:	429a      	cmp	r2, r3
 8001670:	d00d      	beq.n	800168e <HAL_GPIO_Init+0x1d6>
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	4a41      	ldr	r2, [pc, #260]	; (800177c <HAL_GPIO_Init+0x2c4>)
 8001676:	4293      	cmp	r3, r2
 8001678:	d007      	beq.n	800168a <HAL_GPIO_Init+0x1d2>
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	4a40      	ldr	r2, [pc, #256]	; (8001780 <HAL_GPIO_Init+0x2c8>)
 800167e:	4293      	cmp	r3, r2
 8001680:	d101      	bne.n	8001686 <HAL_GPIO_Init+0x1ce>
 8001682:	2302      	movs	r3, #2
 8001684:	e004      	b.n	8001690 <HAL_GPIO_Init+0x1d8>
 8001686:	2305      	movs	r3, #5
 8001688:	e002      	b.n	8001690 <HAL_GPIO_Init+0x1d8>
 800168a:	2301      	movs	r3, #1
 800168c:	e000      	b.n	8001690 <HAL_GPIO_Init+0x1d8>
 800168e:	2300      	movs	r3, #0
 8001690:	697a      	ldr	r2, [r7, #20]
 8001692:	2103      	movs	r1, #3
 8001694:	400a      	ands	r2, r1
 8001696:	0092      	lsls	r2, r2, #2
 8001698:	4093      	lsls	r3, r2
 800169a:	693a      	ldr	r2, [r7, #16]
 800169c:	4313      	orrs	r3, r2
 800169e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80016a0:	4935      	ldr	r1, [pc, #212]	; (8001778 <HAL_GPIO_Init+0x2c0>)
 80016a2:	697b      	ldr	r3, [r7, #20]
 80016a4:	089b      	lsrs	r3, r3, #2
 80016a6:	3302      	adds	r3, #2
 80016a8:	009b      	lsls	r3, r3, #2
 80016aa:	693a      	ldr	r2, [r7, #16]
 80016ac:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80016ae:	4b35      	ldr	r3, [pc, #212]	; (8001784 <HAL_GPIO_Init+0x2cc>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	43da      	mvns	r2, r3
 80016b8:	693b      	ldr	r3, [r7, #16]
 80016ba:	4013      	ands	r3, r2
 80016bc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	685a      	ldr	r2, [r3, #4]
 80016c2:	2380      	movs	r3, #128	; 0x80
 80016c4:	025b      	lsls	r3, r3, #9
 80016c6:	4013      	ands	r3, r2
 80016c8:	d003      	beq.n	80016d2 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 80016ca:	693a      	ldr	r2, [r7, #16]
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	4313      	orrs	r3, r2
 80016d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80016d2:	4b2c      	ldr	r3, [pc, #176]	; (8001784 <HAL_GPIO_Init+0x2cc>)
 80016d4:	693a      	ldr	r2, [r7, #16]
 80016d6:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80016d8:	4b2a      	ldr	r3, [pc, #168]	; (8001784 <HAL_GPIO_Init+0x2cc>)
 80016da:	685b      	ldr	r3, [r3, #4]
 80016dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	43da      	mvns	r2, r3
 80016e2:	693b      	ldr	r3, [r7, #16]
 80016e4:	4013      	ands	r3, r2
 80016e6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	685a      	ldr	r2, [r3, #4]
 80016ec:	2380      	movs	r3, #128	; 0x80
 80016ee:	029b      	lsls	r3, r3, #10
 80016f0:	4013      	ands	r3, r2
 80016f2:	d003      	beq.n	80016fc <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 80016f4:	693a      	ldr	r2, [r7, #16]
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	4313      	orrs	r3, r2
 80016fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80016fc:	4b21      	ldr	r3, [pc, #132]	; (8001784 <HAL_GPIO_Init+0x2cc>)
 80016fe:	693a      	ldr	r2, [r7, #16]
 8001700:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001702:	4b20      	ldr	r3, [pc, #128]	; (8001784 <HAL_GPIO_Init+0x2cc>)
 8001704:	689b      	ldr	r3, [r3, #8]
 8001706:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	43da      	mvns	r2, r3
 800170c:	693b      	ldr	r3, [r7, #16]
 800170e:	4013      	ands	r3, r2
 8001710:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	685a      	ldr	r2, [r3, #4]
 8001716:	2380      	movs	r3, #128	; 0x80
 8001718:	035b      	lsls	r3, r3, #13
 800171a:	4013      	ands	r3, r2
 800171c:	d003      	beq.n	8001726 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 800171e:	693a      	ldr	r2, [r7, #16]
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	4313      	orrs	r3, r2
 8001724:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001726:	4b17      	ldr	r3, [pc, #92]	; (8001784 <HAL_GPIO_Init+0x2cc>)
 8001728:	693a      	ldr	r2, [r7, #16]
 800172a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800172c:	4b15      	ldr	r3, [pc, #84]	; (8001784 <HAL_GPIO_Init+0x2cc>)
 800172e:	68db      	ldr	r3, [r3, #12]
 8001730:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	43da      	mvns	r2, r3
 8001736:	693b      	ldr	r3, [r7, #16]
 8001738:	4013      	ands	r3, r2
 800173a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	685a      	ldr	r2, [r3, #4]
 8001740:	2380      	movs	r3, #128	; 0x80
 8001742:	039b      	lsls	r3, r3, #14
 8001744:	4013      	ands	r3, r2
 8001746:	d003      	beq.n	8001750 <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 8001748:	693a      	ldr	r2, [r7, #16]
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	4313      	orrs	r3, r2
 800174e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001750:	4b0c      	ldr	r3, [pc, #48]	; (8001784 <HAL_GPIO_Init+0x2cc>)
 8001752:	693a      	ldr	r2, [r7, #16]
 8001754:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8001756:	697b      	ldr	r3, [r7, #20]
 8001758:	3301      	adds	r3, #1
 800175a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	681a      	ldr	r2, [r3, #0]
 8001760:	697b      	ldr	r3, [r7, #20]
 8001762:	40da      	lsrs	r2, r3
 8001764:	1e13      	subs	r3, r2, #0
 8001766:	d000      	beq.n	800176a <HAL_GPIO_Init+0x2b2>
 8001768:	e6ae      	b.n	80014c8 <HAL_GPIO_Init+0x10>
  } 
}
 800176a:	46c0      	nop			; (mov r8, r8)
 800176c:	46bd      	mov	sp, r7
 800176e:	b006      	add	sp, #24
 8001770:	bd80      	pop	{r7, pc}
 8001772:	46c0      	nop			; (mov r8, r8)
 8001774:	40021000 	.word	0x40021000
 8001778:	40010000 	.word	0x40010000
 800177c:	48000400 	.word	0x48000400
 8001780:	48000800 	.word	0x48000800
 8001784:	40010400 	.word	0x40010400

08001788 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b082      	sub	sp, #8
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
 8001790:	0008      	movs	r0, r1
 8001792:	0011      	movs	r1, r2
 8001794:	1cbb      	adds	r3, r7, #2
 8001796:	1c02      	adds	r2, r0, #0
 8001798:	801a      	strh	r2, [r3, #0]
 800179a:	1c7b      	adds	r3, r7, #1
 800179c:	1c0a      	adds	r2, r1, #0
 800179e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80017a0:	1c7b      	adds	r3, r7, #1
 80017a2:	781b      	ldrb	r3, [r3, #0]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d004      	beq.n	80017b2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80017a8:	1cbb      	adds	r3, r7, #2
 80017aa:	881a      	ldrh	r2, [r3, #0]
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80017b0:	e003      	b.n	80017ba <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80017b2:	1cbb      	adds	r3, r7, #2
 80017b4:	881a      	ldrh	r2, [r3, #0]
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	629a      	str	r2, [r3, #40]	; 0x28
}
 80017ba:	46c0      	nop			; (mov r8, r8)
 80017bc:	46bd      	mov	sp, r7
 80017be:	b002      	add	sp, #8
 80017c0:	bd80      	pop	{r7, pc}

080017c2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80017c2:	b580      	push	{r7, lr}
 80017c4:	b084      	sub	sp, #16
 80017c6:	af00      	add	r7, sp, #0
 80017c8:	6078      	str	r0, [r7, #4]
 80017ca:	000a      	movs	r2, r1
 80017cc:	1cbb      	adds	r3, r7, #2
 80017ce:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	695b      	ldr	r3, [r3, #20]
 80017d4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80017d6:	1cbb      	adds	r3, r7, #2
 80017d8:	881b      	ldrh	r3, [r3, #0]
 80017da:	68fa      	ldr	r2, [r7, #12]
 80017dc:	4013      	ands	r3, r2
 80017de:	041a      	lsls	r2, r3, #16
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	43db      	mvns	r3, r3
 80017e4:	1cb9      	adds	r1, r7, #2
 80017e6:	8809      	ldrh	r1, [r1, #0]
 80017e8:	400b      	ands	r3, r1
 80017ea:	431a      	orrs	r2, r3
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	619a      	str	r2, [r3, #24]
}
 80017f0:	46c0      	nop			; (mov r8, r8)
 80017f2:	46bd      	mov	sp, r7
 80017f4:	b004      	add	sp, #16
 80017f6:	bd80      	pop	{r7, pc}

080017f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b088      	sub	sp, #32
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d102      	bne.n	800180c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001806:	2301      	movs	r3, #1
 8001808:	f000 fb76 	bl	8001ef8 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	2201      	movs	r2, #1
 8001812:	4013      	ands	r3, r2
 8001814:	d100      	bne.n	8001818 <HAL_RCC_OscConfig+0x20>
 8001816:	e08e      	b.n	8001936 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001818:	4bc5      	ldr	r3, [pc, #788]	; (8001b30 <HAL_RCC_OscConfig+0x338>)
 800181a:	685b      	ldr	r3, [r3, #4]
 800181c:	220c      	movs	r2, #12
 800181e:	4013      	ands	r3, r2
 8001820:	2b04      	cmp	r3, #4
 8001822:	d00e      	beq.n	8001842 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001824:	4bc2      	ldr	r3, [pc, #776]	; (8001b30 <HAL_RCC_OscConfig+0x338>)
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	220c      	movs	r2, #12
 800182a:	4013      	ands	r3, r2
 800182c:	2b08      	cmp	r3, #8
 800182e:	d117      	bne.n	8001860 <HAL_RCC_OscConfig+0x68>
 8001830:	4bbf      	ldr	r3, [pc, #764]	; (8001b30 <HAL_RCC_OscConfig+0x338>)
 8001832:	685a      	ldr	r2, [r3, #4]
 8001834:	23c0      	movs	r3, #192	; 0xc0
 8001836:	025b      	lsls	r3, r3, #9
 8001838:	401a      	ands	r2, r3
 800183a:	2380      	movs	r3, #128	; 0x80
 800183c:	025b      	lsls	r3, r3, #9
 800183e:	429a      	cmp	r2, r3
 8001840:	d10e      	bne.n	8001860 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001842:	4bbb      	ldr	r3, [pc, #748]	; (8001b30 <HAL_RCC_OscConfig+0x338>)
 8001844:	681a      	ldr	r2, [r3, #0]
 8001846:	2380      	movs	r3, #128	; 0x80
 8001848:	029b      	lsls	r3, r3, #10
 800184a:	4013      	ands	r3, r2
 800184c:	d100      	bne.n	8001850 <HAL_RCC_OscConfig+0x58>
 800184e:	e071      	b.n	8001934 <HAL_RCC_OscConfig+0x13c>
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d000      	beq.n	800185a <HAL_RCC_OscConfig+0x62>
 8001858:	e06c      	b.n	8001934 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 800185a:	2301      	movs	r3, #1
 800185c:	f000 fb4c 	bl	8001ef8 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	2b01      	cmp	r3, #1
 8001866:	d107      	bne.n	8001878 <HAL_RCC_OscConfig+0x80>
 8001868:	4bb1      	ldr	r3, [pc, #708]	; (8001b30 <HAL_RCC_OscConfig+0x338>)
 800186a:	681a      	ldr	r2, [r3, #0]
 800186c:	4bb0      	ldr	r3, [pc, #704]	; (8001b30 <HAL_RCC_OscConfig+0x338>)
 800186e:	2180      	movs	r1, #128	; 0x80
 8001870:	0249      	lsls	r1, r1, #9
 8001872:	430a      	orrs	r2, r1
 8001874:	601a      	str	r2, [r3, #0]
 8001876:	e02f      	b.n	80018d8 <HAL_RCC_OscConfig+0xe0>
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d10c      	bne.n	800189a <HAL_RCC_OscConfig+0xa2>
 8001880:	4bab      	ldr	r3, [pc, #684]	; (8001b30 <HAL_RCC_OscConfig+0x338>)
 8001882:	681a      	ldr	r2, [r3, #0]
 8001884:	4baa      	ldr	r3, [pc, #680]	; (8001b30 <HAL_RCC_OscConfig+0x338>)
 8001886:	49ab      	ldr	r1, [pc, #684]	; (8001b34 <HAL_RCC_OscConfig+0x33c>)
 8001888:	400a      	ands	r2, r1
 800188a:	601a      	str	r2, [r3, #0]
 800188c:	4ba8      	ldr	r3, [pc, #672]	; (8001b30 <HAL_RCC_OscConfig+0x338>)
 800188e:	681a      	ldr	r2, [r3, #0]
 8001890:	4ba7      	ldr	r3, [pc, #668]	; (8001b30 <HAL_RCC_OscConfig+0x338>)
 8001892:	49a9      	ldr	r1, [pc, #676]	; (8001b38 <HAL_RCC_OscConfig+0x340>)
 8001894:	400a      	ands	r2, r1
 8001896:	601a      	str	r2, [r3, #0]
 8001898:	e01e      	b.n	80018d8 <HAL_RCC_OscConfig+0xe0>
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	685b      	ldr	r3, [r3, #4]
 800189e:	2b05      	cmp	r3, #5
 80018a0:	d10e      	bne.n	80018c0 <HAL_RCC_OscConfig+0xc8>
 80018a2:	4ba3      	ldr	r3, [pc, #652]	; (8001b30 <HAL_RCC_OscConfig+0x338>)
 80018a4:	681a      	ldr	r2, [r3, #0]
 80018a6:	4ba2      	ldr	r3, [pc, #648]	; (8001b30 <HAL_RCC_OscConfig+0x338>)
 80018a8:	2180      	movs	r1, #128	; 0x80
 80018aa:	02c9      	lsls	r1, r1, #11
 80018ac:	430a      	orrs	r2, r1
 80018ae:	601a      	str	r2, [r3, #0]
 80018b0:	4b9f      	ldr	r3, [pc, #636]	; (8001b30 <HAL_RCC_OscConfig+0x338>)
 80018b2:	681a      	ldr	r2, [r3, #0]
 80018b4:	4b9e      	ldr	r3, [pc, #632]	; (8001b30 <HAL_RCC_OscConfig+0x338>)
 80018b6:	2180      	movs	r1, #128	; 0x80
 80018b8:	0249      	lsls	r1, r1, #9
 80018ba:	430a      	orrs	r2, r1
 80018bc:	601a      	str	r2, [r3, #0]
 80018be:	e00b      	b.n	80018d8 <HAL_RCC_OscConfig+0xe0>
 80018c0:	4b9b      	ldr	r3, [pc, #620]	; (8001b30 <HAL_RCC_OscConfig+0x338>)
 80018c2:	681a      	ldr	r2, [r3, #0]
 80018c4:	4b9a      	ldr	r3, [pc, #616]	; (8001b30 <HAL_RCC_OscConfig+0x338>)
 80018c6:	499b      	ldr	r1, [pc, #620]	; (8001b34 <HAL_RCC_OscConfig+0x33c>)
 80018c8:	400a      	ands	r2, r1
 80018ca:	601a      	str	r2, [r3, #0]
 80018cc:	4b98      	ldr	r3, [pc, #608]	; (8001b30 <HAL_RCC_OscConfig+0x338>)
 80018ce:	681a      	ldr	r2, [r3, #0]
 80018d0:	4b97      	ldr	r3, [pc, #604]	; (8001b30 <HAL_RCC_OscConfig+0x338>)
 80018d2:	4999      	ldr	r1, [pc, #612]	; (8001b38 <HAL_RCC_OscConfig+0x340>)
 80018d4:	400a      	ands	r2, r1
 80018d6:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	685b      	ldr	r3, [r3, #4]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d014      	beq.n	800190a <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018e0:	f7fe ff5a 	bl	8000798 <HAL_GetTick>
 80018e4:	0003      	movs	r3, r0
 80018e6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018e8:	e008      	b.n	80018fc <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80018ea:	f7fe ff55 	bl	8000798 <HAL_GetTick>
 80018ee:	0002      	movs	r2, r0
 80018f0:	69bb      	ldr	r3, [r7, #24]
 80018f2:	1ad3      	subs	r3, r2, r3
 80018f4:	2b64      	cmp	r3, #100	; 0x64
 80018f6:	d901      	bls.n	80018fc <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 80018f8:	2303      	movs	r3, #3
 80018fa:	e2fd      	b.n	8001ef8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018fc:	4b8c      	ldr	r3, [pc, #560]	; (8001b30 <HAL_RCC_OscConfig+0x338>)
 80018fe:	681a      	ldr	r2, [r3, #0]
 8001900:	2380      	movs	r3, #128	; 0x80
 8001902:	029b      	lsls	r3, r3, #10
 8001904:	4013      	ands	r3, r2
 8001906:	d0f0      	beq.n	80018ea <HAL_RCC_OscConfig+0xf2>
 8001908:	e015      	b.n	8001936 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800190a:	f7fe ff45 	bl	8000798 <HAL_GetTick>
 800190e:	0003      	movs	r3, r0
 8001910:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001912:	e008      	b.n	8001926 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001914:	f7fe ff40 	bl	8000798 <HAL_GetTick>
 8001918:	0002      	movs	r2, r0
 800191a:	69bb      	ldr	r3, [r7, #24]
 800191c:	1ad3      	subs	r3, r2, r3
 800191e:	2b64      	cmp	r3, #100	; 0x64
 8001920:	d901      	bls.n	8001926 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8001922:	2303      	movs	r3, #3
 8001924:	e2e8      	b.n	8001ef8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001926:	4b82      	ldr	r3, [pc, #520]	; (8001b30 <HAL_RCC_OscConfig+0x338>)
 8001928:	681a      	ldr	r2, [r3, #0]
 800192a:	2380      	movs	r3, #128	; 0x80
 800192c:	029b      	lsls	r3, r3, #10
 800192e:	4013      	ands	r3, r2
 8001930:	d1f0      	bne.n	8001914 <HAL_RCC_OscConfig+0x11c>
 8001932:	e000      	b.n	8001936 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001934:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	2202      	movs	r2, #2
 800193c:	4013      	ands	r3, r2
 800193e:	d100      	bne.n	8001942 <HAL_RCC_OscConfig+0x14a>
 8001940:	e06c      	b.n	8001a1c <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001942:	4b7b      	ldr	r3, [pc, #492]	; (8001b30 <HAL_RCC_OscConfig+0x338>)
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	220c      	movs	r2, #12
 8001948:	4013      	ands	r3, r2
 800194a:	d00e      	beq.n	800196a <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800194c:	4b78      	ldr	r3, [pc, #480]	; (8001b30 <HAL_RCC_OscConfig+0x338>)
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	220c      	movs	r2, #12
 8001952:	4013      	ands	r3, r2
 8001954:	2b08      	cmp	r3, #8
 8001956:	d11f      	bne.n	8001998 <HAL_RCC_OscConfig+0x1a0>
 8001958:	4b75      	ldr	r3, [pc, #468]	; (8001b30 <HAL_RCC_OscConfig+0x338>)
 800195a:	685a      	ldr	r2, [r3, #4]
 800195c:	23c0      	movs	r3, #192	; 0xc0
 800195e:	025b      	lsls	r3, r3, #9
 8001960:	401a      	ands	r2, r3
 8001962:	2380      	movs	r3, #128	; 0x80
 8001964:	021b      	lsls	r3, r3, #8
 8001966:	429a      	cmp	r2, r3
 8001968:	d116      	bne.n	8001998 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800196a:	4b71      	ldr	r3, [pc, #452]	; (8001b30 <HAL_RCC_OscConfig+0x338>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	2202      	movs	r2, #2
 8001970:	4013      	ands	r3, r2
 8001972:	d005      	beq.n	8001980 <HAL_RCC_OscConfig+0x188>
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	68db      	ldr	r3, [r3, #12]
 8001978:	2b01      	cmp	r3, #1
 800197a:	d001      	beq.n	8001980 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 800197c:	2301      	movs	r3, #1
 800197e:	e2bb      	b.n	8001ef8 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001980:	4b6b      	ldr	r3, [pc, #428]	; (8001b30 <HAL_RCC_OscConfig+0x338>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	22f8      	movs	r2, #248	; 0xf8
 8001986:	4393      	bics	r3, r2
 8001988:	0019      	movs	r1, r3
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	691b      	ldr	r3, [r3, #16]
 800198e:	00da      	lsls	r2, r3, #3
 8001990:	4b67      	ldr	r3, [pc, #412]	; (8001b30 <HAL_RCC_OscConfig+0x338>)
 8001992:	430a      	orrs	r2, r1
 8001994:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001996:	e041      	b.n	8001a1c <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	68db      	ldr	r3, [r3, #12]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d024      	beq.n	80019ea <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019a0:	4b63      	ldr	r3, [pc, #396]	; (8001b30 <HAL_RCC_OscConfig+0x338>)
 80019a2:	681a      	ldr	r2, [r3, #0]
 80019a4:	4b62      	ldr	r3, [pc, #392]	; (8001b30 <HAL_RCC_OscConfig+0x338>)
 80019a6:	2101      	movs	r1, #1
 80019a8:	430a      	orrs	r2, r1
 80019aa:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019ac:	f7fe fef4 	bl	8000798 <HAL_GetTick>
 80019b0:	0003      	movs	r3, r0
 80019b2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019b4:	e008      	b.n	80019c8 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80019b6:	f7fe feef 	bl	8000798 <HAL_GetTick>
 80019ba:	0002      	movs	r2, r0
 80019bc:	69bb      	ldr	r3, [r7, #24]
 80019be:	1ad3      	subs	r3, r2, r3
 80019c0:	2b02      	cmp	r3, #2
 80019c2:	d901      	bls.n	80019c8 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80019c4:	2303      	movs	r3, #3
 80019c6:	e297      	b.n	8001ef8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019c8:	4b59      	ldr	r3, [pc, #356]	; (8001b30 <HAL_RCC_OscConfig+0x338>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	2202      	movs	r2, #2
 80019ce:	4013      	ands	r3, r2
 80019d0:	d0f1      	beq.n	80019b6 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019d2:	4b57      	ldr	r3, [pc, #348]	; (8001b30 <HAL_RCC_OscConfig+0x338>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	22f8      	movs	r2, #248	; 0xf8
 80019d8:	4393      	bics	r3, r2
 80019da:	0019      	movs	r1, r3
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	691b      	ldr	r3, [r3, #16]
 80019e0:	00da      	lsls	r2, r3, #3
 80019e2:	4b53      	ldr	r3, [pc, #332]	; (8001b30 <HAL_RCC_OscConfig+0x338>)
 80019e4:	430a      	orrs	r2, r1
 80019e6:	601a      	str	r2, [r3, #0]
 80019e8:	e018      	b.n	8001a1c <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80019ea:	4b51      	ldr	r3, [pc, #324]	; (8001b30 <HAL_RCC_OscConfig+0x338>)
 80019ec:	681a      	ldr	r2, [r3, #0]
 80019ee:	4b50      	ldr	r3, [pc, #320]	; (8001b30 <HAL_RCC_OscConfig+0x338>)
 80019f0:	2101      	movs	r1, #1
 80019f2:	438a      	bics	r2, r1
 80019f4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019f6:	f7fe fecf 	bl	8000798 <HAL_GetTick>
 80019fa:	0003      	movs	r3, r0
 80019fc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019fe:	e008      	b.n	8001a12 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a00:	f7fe feca 	bl	8000798 <HAL_GetTick>
 8001a04:	0002      	movs	r2, r0
 8001a06:	69bb      	ldr	r3, [r7, #24]
 8001a08:	1ad3      	subs	r3, r2, r3
 8001a0a:	2b02      	cmp	r3, #2
 8001a0c:	d901      	bls.n	8001a12 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8001a0e:	2303      	movs	r3, #3
 8001a10:	e272      	b.n	8001ef8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a12:	4b47      	ldr	r3, [pc, #284]	; (8001b30 <HAL_RCC_OscConfig+0x338>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	2202      	movs	r2, #2
 8001a18:	4013      	ands	r3, r2
 8001a1a:	d1f1      	bne.n	8001a00 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	2208      	movs	r2, #8
 8001a22:	4013      	ands	r3, r2
 8001a24:	d036      	beq.n	8001a94 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	69db      	ldr	r3, [r3, #28]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d019      	beq.n	8001a62 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a2e:	4b40      	ldr	r3, [pc, #256]	; (8001b30 <HAL_RCC_OscConfig+0x338>)
 8001a30:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001a32:	4b3f      	ldr	r3, [pc, #252]	; (8001b30 <HAL_RCC_OscConfig+0x338>)
 8001a34:	2101      	movs	r1, #1
 8001a36:	430a      	orrs	r2, r1
 8001a38:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a3a:	f7fe fead 	bl	8000798 <HAL_GetTick>
 8001a3e:	0003      	movs	r3, r0
 8001a40:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a42:	e008      	b.n	8001a56 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a44:	f7fe fea8 	bl	8000798 <HAL_GetTick>
 8001a48:	0002      	movs	r2, r0
 8001a4a:	69bb      	ldr	r3, [r7, #24]
 8001a4c:	1ad3      	subs	r3, r2, r3
 8001a4e:	2b02      	cmp	r3, #2
 8001a50:	d901      	bls.n	8001a56 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8001a52:	2303      	movs	r3, #3
 8001a54:	e250      	b.n	8001ef8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a56:	4b36      	ldr	r3, [pc, #216]	; (8001b30 <HAL_RCC_OscConfig+0x338>)
 8001a58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a5a:	2202      	movs	r2, #2
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	d0f1      	beq.n	8001a44 <HAL_RCC_OscConfig+0x24c>
 8001a60:	e018      	b.n	8001a94 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a62:	4b33      	ldr	r3, [pc, #204]	; (8001b30 <HAL_RCC_OscConfig+0x338>)
 8001a64:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001a66:	4b32      	ldr	r3, [pc, #200]	; (8001b30 <HAL_RCC_OscConfig+0x338>)
 8001a68:	2101      	movs	r1, #1
 8001a6a:	438a      	bics	r2, r1
 8001a6c:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a6e:	f7fe fe93 	bl	8000798 <HAL_GetTick>
 8001a72:	0003      	movs	r3, r0
 8001a74:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a76:	e008      	b.n	8001a8a <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a78:	f7fe fe8e 	bl	8000798 <HAL_GetTick>
 8001a7c:	0002      	movs	r2, r0
 8001a7e:	69bb      	ldr	r3, [r7, #24]
 8001a80:	1ad3      	subs	r3, r2, r3
 8001a82:	2b02      	cmp	r3, #2
 8001a84:	d901      	bls.n	8001a8a <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8001a86:	2303      	movs	r3, #3
 8001a88:	e236      	b.n	8001ef8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a8a:	4b29      	ldr	r3, [pc, #164]	; (8001b30 <HAL_RCC_OscConfig+0x338>)
 8001a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a8e:	2202      	movs	r2, #2
 8001a90:	4013      	ands	r3, r2
 8001a92:	d1f1      	bne.n	8001a78 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	2204      	movs	r2, #4
 8001a9a:	4013      	ands	r3, r2
 8001a9c:	d100      	bne.n	8001aa0 <HAL_RCC_OscConfig+0x2a8>
 8001a9e:	e0b5      	b.n	8001c0c <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001aa0:	231f      	movs	r3, #31
 8001aa2:	18fb      	adds	r3, r7, r3
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001aa8:	4b21      	ldr	r3, [pc, #132]	; (8001b30 <HAL_RCC_OscConfig+0x338>)
 8001aaa:	69da      	ldr	r2, [r3, #28]
 8001aac:	2380      	movs	r3, #128	; 0x80
 8001aae:	055b      	lsls	r3, r3, #21
 8001ab0:	4013      	ands	r3, r2
 8001ab2:	d111      	bne.n	8001ad8 <HAL_RCC_OscConfig+0x2e0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ab4:	4b1e      	ldr	r3, [pc, #120]	; (8001b30 <HAL_RCC_OscConfig+0x338>)
 8001ab6:	69da      	ldr	r2, [r3, #28]
 8001ab8:	4b1d      	ldr	r3, [pc, #116]	; (8001b30 <HAL_RCC_OscConfig+0x338>)
 8001aba:	2180      	movs	r1, #128	; 0x80
 8001abc:	0549      	lsls	r1, r1, #21
 8001abe:	430a      	orrs	r2, r1
 8001ac0:	61da      	str	r2, [r3, #28]
 8001ac2:	4b1b      	ldr	r3, [pc, #108]	; (8001b30 <HAL_RCC_OscConfig+0x338>)
 8001ac4:	69da      	ldr	r2, [r3, #28]
 8001ac6:	2380      	movs	r3, #128	; 0x80
 8001ac8:	055b      	lsls	r3, r3, #21
 8001aca:	4013      	ands	r3, r2
 8001acc:	60fb      	str	r3, [r7, #12]
 8001ace:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001ad0:	231f      	movs	r3, #31
 8001ad2:	18fb      	adds	r3, r7, r3
 8001ad4:	2201      	movs	r2, #1
 8001ad6:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ad8:	4b18      	ldr	r3, [pc, #96]	; (8001b3c <HAL_RCC_OscConfig+0x344>)
 8001ada:	681a      	ldr	r2, [r3, #0]
 8001adc:	2380      	movs	r3, #128	; 0x80
 8001ade:	005b      	lsls	r3, r3, #1
 8001ae0:	4013      	ands	r3, r2
 8001ae2:	d11a      	bne.n	8001b1a <HAL_RCC_OscConfig+0x322>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ae4:	4b15      	ldr	r3, [pc, #84]	; (8001b3c <HAL_RCC_OscConfig+0x344>)
 8001ae6:	681a      	ldr	r2, [r3, #0]
 8001ae8:	4b14      	ldr	r3, [pc, #80]	; (8001b3c <HAL_RCC_OscConfig+0x344>)
 8001aea:	2180      	movs	r1, #128	; 0x80
 8001aec:	0049      	lsls	r1, r1, #1
 8001aee:	430a      	orrs	r2, r1
 8001af0:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001af2:	f7fe fe51 	bl	8000798 <HAL_GetTick>
 8001af6:	0003      	movs	r3, r0
 8001af8:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001afa:	e008      	b.n	8001b0e <HAL_RCC_OscConfig+0x316>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001afc:	f7fe fe4c 	bl	8000798 <HAL_GetTick>
 8001b00:	0002      	movs	r2, r0
 8001b02:	69bb      	ldr	r3, [r7, #24]
 8001b04:	1ad3      	subs	r3, r2, r3
 8001b06:	2b64      	cmp	r3, #100	; 0x64
 8001b08:	d901      	bls.n	8001b0e <HAL_RCC_OscConfig+0x316>
        {
          return HAL_TIMEOUT;
 8001b0a:	2303      	movs	r3, #3
 8001b0c:	e1f4      	b.n	8001ef8 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b0e:	4b0b      	ldr	r3, [pc, #44]	; (8001b3c <HAL_RCC_OscConfig+0x344>)
 8001b10:	681a      	ldr	r2, [r3, #0]
 8001b12:	2380      	movs	r3, #128	; 0x80
 8001b14:	005b      	lsls	r3, r3, #1
 8001b16:	4013      	ands	r3, r2
 8001b18:	d0f0      	beq.n	8001afc <HAL_RCC_OscConfig+0x304>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	689b      	ldr	r3, [r3, #8]
 8001b1e:	2b01      	cmp	r3, #1
 8001b20:	d10e      	bne.n	8001b40 <HAL_RCC_OscConfig+0x348>
 8001b22:	4b03      	ldr	r3, [pc, #12]	; (8001b30 <HAL_RCC_OscConfig+0x338>)
 8001b24:	6a1a      	ldr	r2, [r3, #32]
 8001b26:	4b02      	ldr	r3, [pc, #8]	; (8001b30 <HAL_RCC_OscConfig+0x338>)
 8001b28:	2101      	movs	r1, #1
 8001b2a:	430a      	orrs	r2, r1
 8001b2c:	621a      	str	r2, [r3, #32]
 8001b2e:	e035      	b.n	8001b9c <HAL_RCC_OscConfig+0x3a4>
 8001b30:	40021000 	.word	0x40021000
 8001b34:	fffeffff 	.word	0xfffeffff
 8001b38:	fffbffff 	.word	0xfffbffff
 8001b3c:	40007000 	.word	0x40007000
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	689b      	ldr	r3, [r3, #8]
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d10c      	bne.n	8001b62 <HAL_RCC_OscConfig+0x36a>
 8001b48:	4bca      	ldr	r3, [pc, #808]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001b4a:	6a1a      	ldr	r2, [r3, #32]
 8001b4c:	4bc9      	ldr	r3, [pc, #804]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001b4e:	2101      	movs	r1, #1
 8001b50:	438a      	bics	r2, r1
 8001b52:	621a      	str	r2, [r3, #32]
 8001b54:	4bc7      	ldr	r3, [pc, #796]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001b56:	6a1a      	ldr	r2, [r3, #32]
 8001b58:	4bc6      	ldr	r3, [pc, #792]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001b5a:	2104      	movs	r1, #4
 8001b5c:	438a      	bics	r2, r1
 8001b5e:	621a      	str	r2, [r3, #32]
 8001b60:	e01c      	b.n	8001b9c <HAL_RCC_OscConfig+0x3a4>
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	689b      	ldr	r3, [r3, #8]
 8001b66:	2b05      	cmp	r3, #5
 8001b68:	d10c      	bne.n	8001b84 <HAL_RCC_OscConfig+0x38c>
 8001b6a:	4bc2      	ldr	r3, [pc, #776]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001b6c:	6a1a      	ldr	r2, [r3, #32]
 8001b6e:	4bc1      	ldr	r3, [pc, #772]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001b70:	2104      	movs	r1, #4
 8001b72:	430a      	orrs	r2, r1
 8001b74:	621a      	str	r2, [r3, #32]
 8001b76:	4bbf      	ldr	r3, [pc, #764]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001b78:	6a1a      	ldr	r2, [r3, #32]
 8001b7a:	4bbe      	ldr	r3, [pc, #760]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001b7c:	2101      	movs	r1, #1
 8001b7e:	430a      	orrs	r2, r1
 8001b80:	621a      	str	r2, [r3, #32]
 8001b82:	e00b      	b.n	8001b9c <HAL_RCC_OscConfig+0x3a4>
 8001b84:	4bbb      	ldr	r3, [pc, #748]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001b86:	6a1a      	ldr	r2, [r3, #32]
 8001b88:	4bba      	ldr	r3, [pc, #744]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001b8a:	2101      	movs	r1, #1
 8001b8c:	438a      	bics	r2, r1
 8001b8e:	621a      	str	r2, [r3, #32]
 8001b90:	4bb8      	ldr	r3, [pc, #736]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001b92:	6a1a      	ldr	r2, [r3, #32]
 8001b94:	4bb7      	ldr	r3, [pc, #732]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001b96:	2104      	movs	r1, #4
 8001b98:	438a      	bics	r2, r1
 8001b9a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	689b      	ldr	r3, [r3, #8]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d014      	beq.n	8001bce <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ba4:	f7fe fdf8 	bl	8000798 <HAL_GetTick>
 8001ba8:	0003      	movs	r3, r0
 8001baa:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bac:	e009      	b.n	8001bc2 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001bae:	f7fe fdf3 	bl	8000798 <HAL_GetTick>
 8001bb2:	0002      	movs	r2, r0
 8001bb4:	69bb      	ldr	r3, [r7, #24]
 8001bb6:	1ad3      	subs	r3, r2, r3
 8001bb8:	4aaf      	ldr	r2, [pc, #700]	; (8001e78 <HAL_RCC_OscConfig+0x680>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d901      	bls.n	8001bc2 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8001bbe:	2303      	movs	r3, #3
 8001bc0:	e19a      	b.n	8001ef8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bc2:	4bac      	ldr	r3, [pc, #688]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001bc4:	6a1b      	ldr	r3, [r3, #32]
 8001bc6:	2202      	movs	r2, #2
 8001bc8:	4013      	ands	r3, r2
 8001bca:	d0f0      	beq.n	8001bae <HAL_RCC_OscConfig+0x3b6>
 8001bcc:	e013      	b.n	8001bf6 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bce:	f7fe fde3 	bl	8000798 <HAL_GetTick>
 8001bd2:	0003      	movs	r3, r0
 8001bd4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bd6:	e009      	b.n	8001bec <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001bd8:	f7fe fdde 	bl	8000798 <HAL_GetTick>
 8001bdc:	0002      	movs	r2, r0
 8001bde:	69bb      	ldr	r3, [r7, #24]
 8001be0:	1ad3      	subs	r3, r2, r3
 8001be2:	4aa5      	ldr	r2, [pc, #660]	; (8001e78 <HAL_RCC_OscConfig+0x680>)
 8001be4:	4293      	cmp	r3, r2
 8001be6:	d901      	bls.n	8001bec <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001be8:	2303      	movs	r3, #3
 8001bea:	e185      	b.n	8001ef8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bec:	4ba1      	ldr	r3, [pc, #644]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001bee:	6a1b      	ldr	r3, [r3, #32]
 8001bf0:	2202      	movs	r2, #2
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	d1f0      	bne.n	8001bd8 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001bf6:	231f      	movs	r3, #31
 8001bf8:	18fb      	adds	r3, r7, r3
 8001bfa:	781b      	ldrb	r3, [r3, #0]
 8001bfc:	2b01      	cmp	r3, #1
 8001bfe:	d105      	bne.n	8001c0c <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c00:	4b9c      	ldr	r3, [pc, #624]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001c02:	69da      	ldr	r2, [r3, #28]
 8001c04:	4b9b      	ldr	r3, [pc, #620]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001c06:	499d      	ldr	r1, [pc, #628]	; (8001e7c <HAL_RCC_OscConfig+0x684>)
 8001c08:	400a      	ands	r2, r1
 8001c0a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	2210      	movs	r2, #16
 8001c12:	4013      	ands	r3, r2
 8001c14:	d063      	beq.n	8001cde <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	695b      	ldr	r3, [r3, #20]
 8001c1a:	2b01      	cmp	r3, #1
 8001c1c:	d12a      	bne.n	8001c74 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001c1e:	4b95      	ldr	r3, [pc, #596]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001c20:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c22:	4b94      	ldr	r3, [pc, #592]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001c24:	2104      	movs	r1, #4
 8001c26:	430a      	orrs	r2, r1
 8001c28:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001c2a:	4b92      	ldr	r3, [pc, #584]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001c2c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c2e:	4b91      	ldr	r3, [pc, #580]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001c30:	2101      	movs	r1, #1
 8001c32:	430a      	orrs	r2, r1
 8001c34:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c36:	f7fe fdaf 	bl	8000798 <HAL_GetTick>
 8001c3a:	0003      	movs	r3, r0
 8001c3c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001c3e:	e008      	b.n	8001c52 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001c40:	f7fe fdaa 	bl	8000798 <HAL_GetTick>
 8001c44:	0002      	movs	r2, r0
 8001c46:	69bb      	ldr	r3, [r7, #24]
 8001c48:	1ad3      	subs	r3, r2, r3
 8001c4a:	2b02      	cmp	r3, #2
 8001c4c:	d901      	bls.n	8001c52 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8001c4e:	2303      	movs	r3, #3
 8001c50:	e152      	b.n	8001ef8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001c52:	4b88      	ldr	r3, [pc, #544]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001c54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c56:	2202      	movs	r2, #2
 8001c58:	4013      	ands	r3, r2
 8001c5a:	d0f1      	beq.n	8001c40 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001c5c:	4b85      	ldr	r3, [pc, #532]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001c5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c60:	22f8      	movs	r2, #248	; 0xf8
 8001c62:	4393      	bics	r3, r2
 8001c64:	0019      	movs	r1, r3
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	699b      	ldr	r3, [r3, #24]
 8001c6a:	00da      	lsls	r2, r3, #3
 8001c6c:	4b81      	ldr	r3, [pc, #516]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001c6e:	430a      	orrs	r2, r1
 8001c70:	635a      	str	r2, [r3, #52]	; 0x34
 8001c72:	e034      	b.n	8001cde <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	695b      	ldr	r3, [r3, #20]
 8001c78:	3305      	adds	r3, #5
 8001c7a:	d111      	bne.n	8001ca0 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001c7c:	4b7d      	ldr	r3, [pc, #500]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001c7e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c80:	4b7c      	ldr	r3, [pc, #496]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001c82:	2104      	movs	r1, #4
 8001c84:	438a      	bics	r2, r1
 8001c86:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001c88:	4b7a      	ldr	r3, [pc, #488]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001c8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c8c:	22f8      	movs	r2, #248	; 0xf8
 8001c8e:	4393      	bics	r3, r2
 8001c90:	0019      	movs	r1, r3
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	699b      	ldr	r3, [r3, #24]
 8001c96:	00da      	lsls	r2, r3, #3
 8001c98:	4b76      	ldr	r3, [pc, #472]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001c9a:	430a      	orrs	r2, r1
 8001c9c:	635a      	str	r2, [r3, #52]	; 0x34
 8001c9e:	e01e      	b.n	8001cde <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001ca0:	4b74      	ldr	r3, [pc, #464]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001ca2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ca4:	4b73      	ldr	r3, [pc, #460]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001ca6:	2104      	movs	r1, #4
 8001ca8:	430a      	orrs	r2, r1
 8001caa:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001cac:	4b71      	ldr	r3, [pc, #452]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001cae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001cb0:	4b70      	ldr	r3, [pc, #448]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001cb2:	2101      	movs	r1, #1
 8001cb4:	438a      	bics	r2, r1
 8001cb6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cb8:	f7fe fd6e 	bl	8000798 <HAL_GetTick>
 8001cbc:	0003      	movs	r3, r0
 8001cbe:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001cc0:	e008      	b.n	8001cd4 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001cc2:	f7fe fd69 	bl	8000798 <HAL_GetTick>
 8001cc6:	0002      	movs	r2, r0
 8001cc8:	69bb      	ldr	r3, [r7, #24]
 8001cca:	1ad3      	subs	r3, r2, r3
 8001ccc:	2b02      	cmp	r3, #2
 8001cce:	d901      	bls.n	8001cd4 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8001cd0:	2303      	movs	r3, #3
 8001cd2:	e111      	b.n	8001ef8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001cd4:	4b67      	ldr	r3, [pc, #412]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001cd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001cd8:	2202      	movs	r2, #2
 8001cda:	4013      	ands	r3, r2
 8001cdc:	d1f1      	bne.n	8001cc2 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	2220      	movs	r2, #32
 8001ce4:	4013      	ands	r3, r2
 8001ce6:	d05c      	beq.n	8001da2 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001ce8:	4b62      	ldr	r3, [pc, #392]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	220c      	movs	r2, #12
 8001cee:	4013      	ands	r3, r2
 8001cf0:	2b0c      	cmp	r3, #12
 8001cf2:	d00e      	beq.n	8001d12 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001cf4:	4b5f      	ldr	r3, [pc, #380]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	220c      	movs	r2, #12
 8001cfa:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001cfc:	2b08      	cmp	r3, #8
 8001cfe:	d114      	bne.n	8001d2a <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001d00:	4b5c      	ldr	r3, [pc, #368]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001d02:	685a      	ldr	r2, [r3, #4]
 8001d04:	23c0      	movs	r3, #192	; 0xc0
 8001d06:	025b      	lsls	r3, r3, #9
 8001d08:	401a      	ands	r2, r3
 8001d0a:	23c0      	movs	r3, #192	; 0xc0
 8001d0c:	025b      	lsls	r3, r3, #9
 8001d0e:	429a      	cmp	r2, r3
 8001d10:	d10b      	bne.n	8001d2a <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001d12:	4b58      	ldr	r3, [pc, #352]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001d14:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d16:	2380      	movs	r3, #128	; 0x80
 8001d18:	025b      	lsls	r3, r3, #9
 8001d1a:	4013      	ands	r3, r2
 8001d1c:	d040      	beq.n	8001da0 <HAL_RCC_OscConfig+0x5a8>
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6a1b      	ldr	r3, [r3, #32]
 8001d22:	2b01      	cmp	r3, #1
 8001d24:	d03c      	beq.n	8001da0 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001d26:	2301      	movs	r3, #1
 8001d28:	e0e6      	b.n	8001ef8 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6a1b      	ldr	r3, [r3, #32]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d01b      	beq.n	8001d6a <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001d32:	4b50      	ldr	r3, [pc, #320]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001d34:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d36:	4b4f      	ldr	r3, [pc, #316]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001d38:	2180      	movs	r1, #128	; 0x80
 8001d3a:	0249      	lsls	r1, r1, #9
 8001d3c:	430a      	orrs	r2, r1
 8001d3e:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d40:	f7fe fd2a 	bl	8000798 <HAL_GetTick>
 8001d44:	0003      	movs	r3, r0
 8001d46:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001d48:	e008      	b.n	8001d5c <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001d4a:	f7fe fd25 	bl	8000798 <HAL_GetTick>
 8001d4e:	0002      	movs	r2, r0
 8001d50:	69bb      	ldr	r3, [r7, #24]
 8001d52:	1ad3      	subs	r3, r2, r3
 8001d54:	2b02      	cmp	r3, #2
 8001d56:	d901      	bls.n	8001d5c <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8001d58:	2303      	movs	r3, #3
 8001d5a:	e0cd      	b.n	8001ef8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001d5c:	4b45      	ldr	r3, [pc, #276]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001d5e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d60:	2380      	movs	r3, #128	; 0x80
 8001d62:	025b      	lsls	r3, r3, #9
 8001d64:	4013      	ands	r3, r2
 8001d66:	d0f0      	beq.n	8001d4a <HAL_RCC_OscConfig+0x552>
 8001d68:	e01b      	b.n	8001da2 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001d6a:	4b42      	ldr	r3, [pc, #264]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001d6c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d6e:	4b41      	ldr	r3, [pc, #260]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001d70:	4943      	ldr	r1, [pc, #268]	; (8001e80 <HAL_RCC_OscConfig+0x688>)
 8001d72:	400a      	ands	r2, r1
 8001d74:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d76:	f7fe fd0f 	bl	8000798 <HAL_GetTick>
 8001d7a:	0003      	movs	r3, r0
 8001d7c:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001d7e:	e008      	b.n	8001d92 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001d80:	f7fe fd0a 	bl	8000798 <HAL_GetTick>
 8001d84:	0002      	movs	r2, r0
 8001d86:	69bb      	ldr	r3, [r7, #24]
 8001d88:	1ad3      	subs	r3, r2, r3
 8001d8a:	2b02      	cmp	r3, #2
 8001d8c:	d901      	bls.n	8001d92 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8001d8e:	2303      	movs	r3, #3
 8001d90:	e0b2      	b.n	8001ef8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001d92:	4b38      	ldr	r3, [pc, #224]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001d94:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d96:	2380      	movs	r3, #128	; 0x80
 8001d98:	025b      	lsls	r3, r3, #9
 8001d9a:	4013      	ands	r3, r2
 8001d9c:	d1f0      	bne.n	8001d80 <HAL_RCC_OscConfig+0x588>
 8001d9e:	e000      	b.n	8001da2 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001da0:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d100      	bne.n	8001dac <HAL_RCC_OscConfig+0x5b4>
 8001daa:	e0a4      	b.n	8001ef6 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001dac:	4b31      	ldr	r3, [pc, #196]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	220c      	movs	r2, #12
 8001db2:	4013      	ands	r3, r2
 8001db4:	2b08      	cmp	r3, #8
 8001db6:	d100      	bne.n	8001dba <HAL_RCC_OscConfig+0x5c2>
 8001db8:	e078      	b.n	8001eac <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dbe:	2b02      	cmp	r3, #2
 8001dc0:	d14c      	bne.n	8001e5c <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dc2:	4b2c      	ldr	r3, [pc, #176]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001dc4:	681a      	ldr	r2, [r3, #0]
 8001dc6:	4b2b      	ldr	r3, [pc, #172]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001dc8:	492e      	ldr	r1, [pc, #184]	; (8001e84 <HAL_RCC_OscConfig+0x68c>)
 8001dca:	400a      	ands	r2, r1
 8001dcc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dce:	f7fe fce3 	bl	8000798 <HAL_GetTick>
 8001dd2:	0003      	movs	r3, r0
 8001dd4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dd6:	e008      	b.n	8001dea <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001dd8:	f7fe fcde 	bl	8000798 <HAL_GetTick>
 8001ddc:	0002      	movs	r2, r0
 8001dde:	69bb      	ldr	r3, [r7, #24]
 8001de0:	1ad3      	subs	r3, r2, r3
 8001de2:	2b02      	cmp	r3, #2
 8001de4:	d901      	bls.n	8001dea <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8001de6:	2303      	movs	r3, #3
 8001de8:	e086      	b.n	8001ef8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dea:	4b22      	ldr	r3, [pc, #136]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001dec:	681a      	ldr	r2, [r3, #0]
 8001dee:	2380      	movs	r3, #128	; 0x80
 8001df0:	049b      	lsls	r3, r3, #18
 8001df2:	4013      	ands	r3, r2
 8001df4:	d1f0      	bne.n	8001dd8 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001df6:	4b1f      	ldr	r3, [pc, #124]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001df8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dfa:	220f      	movs	r2, #15
 8001dfc:	4393      	bics	r3, r2
 8001dfe:	0019      	movs	r1, r3
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e04:	4b1b      	ldr	r3, [pc, #108]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001e06:	430a      	orrs	r2, r1
 8001e08:	62da      	str	r2, [r3, #44]	; 0x2c
 8001e0a:	4b1a      	ldr	r3, [pc, #104]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	4a1e      	ldr	r2, [pc, #120]	; (8001e88 <HAL_RCC_OscConfig+0x690>)
 8001e10:	4013      	ands	r3, r2
 8001e12:	0019      	movs	r1, r3
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e1c:	431a      	orrs	r2, r3
 8001e1e:	4b15      	ldr	r3, [pc, #84]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001e20:	430a      	orrs	r2, r1
 8001e22:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e24:	4b13      	ldr	r3, [pc, #76]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001e26:	681a      	ldr	r2, [r3, #0]
 8001e28:	4b12      	ldr	r3, [pc, #72]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001e2a:	2180      	movs	r1, #128	; 0x80
 8001e2c:	0449      	lsls	r1, r1, #17
 8001e2e:	430a      	orrs	r2, r1
 8001e30:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e32:	f7fe fcb1 	bl	8000798 <HAL_GetTick>
 8001e36:	0003      	movs	r3, r0
 8001e38:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e3a:	e008      	b.n	8001e4e <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e3c:	f7fe fcac 	bl	8000798 <HAL_GetTick>
 8001e40:	0002      	movs	r2, r0
 8001e42:	69bb      	ldr	r3, [r7, #24]
 8001e44:	1ad3      	subs	r3, r2, r3
 8001e46:	2b02      	cmp	r3, #2
 8001e48:	d901      	bls.n	8001e4e <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8001e4a:	2303      	movs	r3, #3
 8001e4c:	e054      	b.n	8001ef8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e4e:	4b09      	ldr	r3, [pc, #36]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001e50:	681a      	ldr	r2, [r3, #0]
 8001e52:	2380      	movs	r3, #128	; 0x80
 8001e54:	049b      	lsls	r3, r3, #18
 8001e56:	4013      	ands	r3, r2
 8001e58:	d0f0      	beq.n	8001e3c <HAL_RCC_OscConfig+0x644>
 8001e5a:	e04c      	b.n	8001ef6 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e5c:	4b05      	ldr	r3, [pc, #20]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001e5e:	681a      	ldr	r2, [r3, #0]
 8001e60:	4b04      	ldr	r3, [pc, #16]	; (8001e74 <HAL_RCC_OscConfig+0x67c>)
 8001e62:	4908      	ldr	r1, [pc, #32]	; (8001e84 <HAL_RCC_OscConfig+0x68c>)
 8001e64:	400a      	ands	r2, r1
 8001e66:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e68:	f7fe fc96 	bl	8000798 <HAL_GetTick>
 8001e6c:	0003      	movs	r3, r0
 8001e6e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e70:	e015      	b.n	8001e9e <HAL_RCC_OscConfig+0x6a6>
 8001e72:	46c0      	nop			; (mov r8, r8)
 8001e74:	40021000 	.word	0x40021000
 8001e78:	00001388 	.word	0x00001388
 8001e7c:	efffffff 	.word	0xefffffff
 8001e80:	fffeffff 	.word	0xfffeffff
 8001e84:	feffffff 	.word	0xfeffffff
 8001e88:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e8c:	f7fe fc84 	bl	8000798 <HAL_GetTick>
 8001e90:	0002      	movs	r2, r0
 8001e92:	69bb      	ldr	r3, [r7, #24]
 8001e94:	1ad3      	subs	r3, r2, r3
 8001e96:	2b02      	cmp	r3, #2
 8001e98:	d901      	bls.n	8001e9e <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8001e9a:	2303      	movs	r3, #3
 8001e9c:	e02c      	b.n	8001ef8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e9e:	4b18      	ldr	r3, [pc, #96]	; (8001f00 <HAL_RCC_OscConfig+0x708>)
 8001ea0:	681a      	ldr	r2, [r3, #0]
 8001ea2:	2380      	movs	r3, #128	; 0x80
 8001ea4:	049b      	lsls	r3, r3, #18
 8001ea6:	4013      	ands	r3, r2
 8001ea8:	d1f0      	bne.n	8001e8c <HAL_RCC_OscConfig+0x694>
 8001eaa:	e024      	b.n	8001ef6 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eb0:	2b01      	cmp	r3, #1
 8001eb2:	d101      	bne.n	8001eb8 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	e01f      	b.n	8001ef8 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001eb8:	4b11      	ldr	r3, [pc, #68]	; (8001f00 <HAL_RCC_OscConfig+0x708>)
 8001eba:	685b      	ldr	r3, [r3, #4]
 8001ebc:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001ebe:	4b10      	ldr	r3, [pc, #64]	; (8001f00 <HAL_RCC_OscConfig+0x708>)
 8001ec0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ec2:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ec4:	697a      	ldr	r2, [r7, #20]
 8001ec6:	23c0      	movs	r3, #192	; 0xc0
 8001ec8:	025b      	lsls	r3, r3, #9
 8001eca:	401a      	ands	r2, r3
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ed0:	429a      	cmp	r2, r3
 8001ed2:	d10e      	bne.n	8001ef2 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001ed4:	693b      	ldr	r3, [r7, #16]
 8001ed6:	220f      	movs	r2, #15
 8001ed8:	401a      	ands	r2, r3
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ede:	429a      	cmp	r2, r3
 8001ee0:	d107      	bne.n	8001ef2 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001ee2:	697a      	ldr	r2, [r7, #20]
 8001ee4:	23f0      	movs	r3, #240	; 0xf0
 8001ee6:	039b      	lsls	r3, r3, #14
 8001ee8:	401a      	ands	r2, r3
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001eee:	429a      	cmp	r2, r3
 8001ef0:	d001      	beq.n	8001ef6 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e000      	b.n	8001ef8 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8001ef6:	2300      	movs	r3, #0
}
 8001ef8:	0018      	movs	r0, r3
 8001efa:	46bd      	mov	sp, r7
 8001efc:	b008      	add	sp, #32
 8001efe:	bd80      	pop	{r7, pc}
 8001f00:	40021000 	.word	0x40021000

08001f04 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b084      	sub	sp, #16
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
 8001f0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d101      	bne.n	8001f18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f14:	2301      	movs	r3, #1
 8001f16:	e0bf      	b.n	8002098 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001f18:	4b61      	ldr	r3, [pc, #388]	; (80020a0 <HAL_RCC_ClockConfig+0x19c>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	2201      	movs	r2, #1
 8001f1e:	4013      	ands	r3, r2
 8001f20:	683a      	ldr	r2, [r7, #0]
 8001f22:	429a      	cmp	r2, r3
 8001f24:	d911      	bls.n	8001f4a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f26:	4b5e      	ldr	r3, [pc, #376]	; (80020a0 <HAL_RCC_ClockConfig+0x19c>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	2201      	movs	r2, #1
 8001f2c:	4393      	bics	r3, r2
 8001f2e:	0019      	movs	r1, r3
 8001f30:	4b5b      	ldr	r3, [pc, #364]	; (80020a0 <HAL_RCC_ClockConfig+0x19c>)
 8001f32:	683a      	ldr	r2, [r7, #0]
 8001f34:	430a      	orrs	r2, r1
 8001f36:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f38:	4b59      	ldr	r3, [pc, #356]	; (80020a0 <HAL_RCC_ClockConfig+0x19c>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	4013      	ands	r3, r2
 8001f40:	683a      	ldr	r2, [r7, #0]
 8001f42:	429a      	cmp	r2, r3
 8001f44:	d001      	beq.n	8001f4a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001f46:	2301      	movs	r3, #1
 8001f48:	e0a6      	b.n	8002098 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	2202      	movs	r2, #2
 8001f50:	4013      	ands	r3, r2
 8001f52:	d015      	beq.n	8001f80 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	2204      	movs	r2, #4
 8001f5a:	4013      	ands	r3, r2
 8001f5c:	d006      	beq.n	8001f6c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001f5e:	4b51      	ldr	r3, [pc, #324]	; (80020a4 <HAL_RCC_ClockConfig+0x1a0>)
 8001f60:	685a      	ldr	r2, [r3, #4]
 8001f62:	4b50      	ldr	r3, [pc, #320]	; (80020a4 <HAL_RCC_ClockConfig+0x1a0>)
 8001f64:	21e0      	movs	r1, #224	; 0xe0
 8001f66:	00c9      	lsls	r1, r1, #3
 8001f68:	430a      	orrs	r2, r1
 8001f6a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f6c:	4b4d      	ldr	r3, [pc, #308]	; (80020a4 <HAL_RCC_ClockConfig+0x1a0>)
 8001f6e:	685b      	ldr	r3, [r3, #4]
 8001f70:	22f0      	movs	r2, #240	; 0xf0
 8001f72:	4393      	bics	r3, r2
 8001f74:	0019      	movs	r1, r3
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	689a      	ldr	r2, [r3, #8]
 8001f7a:	4b4a      	ldr	r3, [pc, #296]	; (80020a4 <HAL_RCC_ClockConfig+0x1a0>)
 8001f7c:	430a      	orrs	r2, r1
 8001f7e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	2201      	movs	r2, #1
 8001f86:	4013      	ands	r3, r2
 8001f88:	d04c      	beq.n	8002024 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	2b01      	cmp	r3, #1
 8001f90:	d107      	bne.n	8001fa2 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f92:	4b44      	ldr	r3, [pc, #272]	; (80020a4 <HAL_RCC_ClockConfig+0x1a0>)
 8001f94:	681a      	ldr	r2, [r3, #0]
 8001f96:	2380      	movs	r3, #128	; 0x80
 8001f98:	029b      	lsls	r3, r3, #10
 8001f9a:	4013      	ands	r3, r2
 8001f9c:	d120      	bne.n	8001fe0 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	e07a      	b.n	8002098 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	2b02      	cmp	r3, #2
 8001fa8:	d107      	bne.n	8001fba <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001faa:	4b3e      	ldr	r3, [pc, #248]	; (80020a4 <HAL_RCC_ClockConfig+0x1a0>)
 8001fac:	681a      	ldr	r2, [r3, #0]
 8001fae:	2380      	movs	r3, #128	; 0x80
 8001fb0:	049b      	lsls	r3, r3, #18
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	d114      	bne.n	8001fe0 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	e06e      	b.n	8002098 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	685b      	ldr	r3, [r3, #4]
 8001fbe:	2b03      	cmp	r3, #3
 8001fc0:	d107      	bne.n	8001fd2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001fc2:	4b38      	ldr	r3, [pc, #224]	; (80020a4 <HAL_RCC_ClockConfig+0x1a0>)
 8001fc4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001fc6:	2380      	movs	r3, #128	; 0x80
 8001fc8:	025b      	lsls	r3, r3, #9
 8001fca:	4013      	ands	r3, r2
 8001fcc:	d108      	bne.n	8001fe0 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001fce:	2301      	movs	r3, #1
 8001fd0:	e062      	b.n	8002098 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fd2:	4b34      	ldr	r3, [pc, #208]	; (80020a4 <HAL_RCC_ClockConfig+0x1a0>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	2202      	movs	r2, #2
 8001fd8:	4013      	ands	r3, r2
 8001fda:	d101      	bne.n	8001fe0 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001fdc:	2301      	movs	r3, #1
 8001fde:	e05b      	b.n	8002098 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001fe0:	4b30      	ldr	r3, [pc, #192]	; (80020a4 <HAL_RCC_ClockConfig+0x1a0>)
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	2203      	movs	r2, #3
 8001fe6:	4393      	bics	r3, r2
 8001fe8:	0019      	movs	r1, r3
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	685a      	ldr	r2, [r3, #4]
 8001fee:	4b2d      	ldr	r3, [pc, #180]	; (80020a4 <HAL_RCC_ClockConfig+0x1a0>)
 8001ff0:	430a      	orrs	r2, r1
 8001ff2:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ff4:	f7fe fbd0 	bl	8000798 <HAL_GetTick>
 8001ff8:	0003      	movs	r3, r0
 8001ffa:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ffc:	e009      	b.n	8002012 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ffe:	f7fe fbcb 	bl	8000798 <HAL_GetTick>
 8002002:	0002      	movs	r2, r0
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	1ad3      	subs	r3, r2, r3
 8002008:	4a27      	ldr	r2, [pc, #156]	; (80020a8 <HAL_RCC_ClockConfig+0x1a4>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d901      	bls.n	8002012 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800200e:	2303      	movs	r3, #3
 8002010:	e042      	b.n	8002098 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002012:	4b24      	ldr	r3, [pc, #144]	; (80020a4 <HAL_RCC_ClockConfig+0x1a0>)
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	220c      	movs	r2, #12
 8002018:	401a      	ands	r2, r3
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	009b      	lsls	r3, r3, #2
 8002020:	429a      	cmp	r2, r3
 8002022:	d1ec      	bne.n	8001ffe <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002024:	4b1e      	ldr	r3, [pc, #120]	; (80020a0 <HAL_RCC_ClockConfig+0x19c>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	2201      	movs	r2, #1
 800202a:	4013      	ands	r3, r2
 800202c:	683a      	ldr	r2, [r7, #0]
 800202e:	429a      	cmp	r2, r3
 8002030:	d211      	bcs.n	8002056 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002032:	4b1b      	ldr	r3, [pc, #108]	; (80020a0 <HAL_RCC_ClockConfig+0x19c>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	2201      	movs	r2, #1
 8002038:	4393      	bics	r3, r2
 800203a:	0019      	movs	r1, r3
 800203c:	4b18      	ldr	r3, [pc, #96]	; (80020a0 <HAL_RCC_ClockConfig+0x19c>)
 800203e:	683a      	ldr	r2, [r7, #0]
 8002040:	430a      	orrs	r2, r1
 8002042:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002044:	4b16      	ldr	r3, [pc, #88]	; (80020a0 <HAL_RCC_ClockConfig+0x19c>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	2201      	movs	r2, #1
 800204a:	4013      	ands	r3, r2
 800204c:	683a      	ldr	r2, [r7, #0]
 800204e:	429a      	cmp	r2, r3
 8002050:	d001      	beq.n	8002056 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8002052:	2301      	movs	r3, #1
 8002054:	e020      	b.n	8002098 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	2204      	movs	r2, #4
 800205c:	4013      	ands	r3, r2
 800205e:	d009      	beq.n	8002074 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002060:	4b10      	ldr	r3, [pc, #64]	; (80020a4 <HAL_RCC_ClockConfig+0x1a0>)
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	4a11      	ldr	r2, [pc, #68]	; (80020ac <HAL_RCC_ClockConfig+0x1a8>)
 8002066:	4013      	ands	r3, r2
 8002068:	0019      	movs	r1, r3
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	68da      	ldr	r2, [r3, #12]
 800206e:	4b0d      	ldr	r3, [pc, #52]	; (80020a4 <HAL_RCC_ClockConfig+0x1a0>)
 8002070:	430a      	orrs	r2, r1
 8002072:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002074:	f000 f820 	bl	80020b8 <HAL_RCC_GetSysClockFreq>
 8002078:	0001      	movs	r1, r0
 800207a:	4b0a      	ldr	r3, [pc, #40]	; (80020a4 <HAL_RCC_ClockConfig+0x1a0>)
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	091b      	lsrs	r3, r3, #4
 8002080:	220f      	movs	r2, #15
 8002082:	4013      	ands	r3, r2
 8002084:	4a0a      	ldr	r2, [pc, #40]	; (80020b0 <HAL_RCC_ClockConfig+0x1ac>)
 8002086:	5cd3      	ldrb	r3, [r2, r3]
 8002088:	000a      	movs	r2, r1
 800208a:	40da      	lsrs	r2, r3
 800208c:	4b09      	ldr	r3, [pc, #36]	; (80020b4 <HAL_RCC_ClockConfig+0x1b0>)
 800208e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002090:	2000      	movs	r0, #0
 8002092:	f7fe fb3b 	bl	800070c <HAL_InitTick>
  
  return HAL_OK;
 8002096:	2300      	movs	r3, #0
}
 8002098:	0018      	movs	r0, r3
 800209a:	46bd      	mov	sp, r7
 800209c:	b004      	add	sp, #16
 800209e:	bd80      	pop	{r7, pc}
 80020a0:	40022000 	.word	0x40022000
 80020a4:	40021000 	.word	0x40021000
 80020a8:	00001388 	.word	0x00001388
 80020ac:	fffff8ff 	.word	0xfffff8ff
 80020b0:	08002244 	.word	0x08002244
 80020b4:	20000000 	.word	0x20000000

080020b8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020b8:	b590      	push	{r4, r7, lr}
 80020ba:	b08f      	sub	sp, #60	; 0x3c
 80020bc:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80020be:	2314      	movs	r3, #20
 80020c0:	18fb      	adds	r3, r7, r3
 80020c2:	4a37      	ldr	r2, [pc, #220]	; (80021a0 <HAL_RCC_GetSysClockFreq+0xe8>)
 80020c4:	ca13      	ldmia	r2!, {r0, r1, r4}
 80020c6:	c313      	stmia	r3!, {r0, r1, r4}
 80020c8:	6812      	ldr	r2, [r2, #0]
 80020ca:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80020cc:	1d3b      	adds	r3, r7, #4
 80020ce:	4a35      	ldr	r2, [pc, #212]	; (80021a4 <HAL_RCC_GetSysClockFreq+0xec>)
 80020d0:	ca13      	ldmia	r2!, {r0, r1, r4}
 80020d2:	c313      	stmia	r3!, {r0, r1, r4}
 80020d4:	6812      	ldr	r2, [r2, #0]
 80020d6:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80020d8:	2300      	movs	r3, #0
 80020da:	62fb      	str	r3, [r7, #44]	; 0x2c
 80020dc:	2300      	movs	r3, #0
 80020de:	62bb      	str	r3, [r7, #40]	; 0x28
 80020e0:	2300      	movs	r3, #0
 80020e2:	637b      	str	r3, [r7, #52]	; 0x34
 80020e4:	2300      	movs	r3, #0
 80020e6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80020e8:	2300      	movs	r3, #0
 80020ea:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80020ec:	4b2e      	ldr	r3, [pc, #184]	; (80021a8 <HAL_RCC_GetSysClockFreq+0xf0>)
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80020f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020f4:	220c      	movs	r2, #12
 80020f6:	4013      	ands	r3, r2
 80020f8:	2b08      	cmp	r3, #8
 80020fa:	d006      	beq.n	800210a <HAL_RCC_GetSysClockFreq+0x52>
 80020fc:	2b0c      	cmp	r3, #12
 80020fe:	d043      	beq.n	8002188 <HAL_RCC_GetSysClockFreq+0xd0>
 8002100:	2b04      	cmp	r3, #4
 8002102:	d144      	bne.n	800218e <HAL_RCC_GetSysClockFreq+0xd6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002104:	4b29      	ldr	r3, [pc, #164]	; (80021ac <HAL_RCC_GetSysClockFreq+0xf4>)
 8002106:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002108:	e044      	b.n	8002194 <HAL_RCC_GetSysClockFreq+0xdc>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800210a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800210c:	0c9b      	lsrs	r3, r3, #18
 800210e:	220f      	movs	r2, #15
 8002110:	4013      	ands	r3, r2
 8002112:	2214      	movs	r2, #20
 8002114:	18ba      	adds	r2, r7, r2
 8002116:	5cd3      	ldrb	r3, [r2, r3]
 8002118:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800211a:	4b23      	ldr	r3, [pc, #140]	; (80021a8 <HAL_RCC_GetSysClockFreq+0xf0>)
 800211c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800211e:	220f      	movs	r2, #15
 8002120:	4013      	ands	r3, r2
 8002122:	1d3a      	adds	r2, r7, #4
 8002124:	5cd3      	ldrb	r3, [r2, r3]
 8002126:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002128:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800212a:	23c0      	movs	r3, #192	; 0xc0
 800212c:	025b      	lsls	r3, r3, #9
 800212e:	401a      	ands	r2, r3
 8002130:	2380      	movs	r3, #128	; 0x80
 8002132:	025b      	lsls	r3, r3, #9
 8002134:	429a      	cmp	r2, r3
 8002136:	d109      	bne.n	800214c <HAL_RCC_GetSysClockFreq+0x94>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002138:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800213a:	481c      	ldr	r0, [pc, #112]	; (80021ac <HAL_RCC_GetSysClockFreq+0xf4>)
 800213c:	f7fd ffe4 	bl	8000108 <__udivsi3>
 8002140:	0003      	movs	r3, r0
 8002142:	001a      	movs	r2, r3
 8002144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002146:	4353      	muls	r3, r2
 8002148:	637b      	str	r3, [r7, #52]	; 0x34
 800214a:	e01a      	b.n	8002182 <HAL_RCC_GetSysClockFreq+0xca>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 800214c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800214e:	23c0      	movs	r3, #192	; 0xc0
 8002150:	025b      	lsls	r3, r3, #9
 8002152:	401a      	ands	r2, r3
 8002154:	23c0      	movs	r3, #192	; 0xc0
 8002156:	025b      	lsls	r3, r3, #9
 8002158:	429a      	cmp	r2, r3
 800215a:	d109      	bne.n	8002170 <HAL_RCC_GetSysClockFreq+0xb8>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800215c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800215e:	4814      	ldr	r0, [pc, #80]	; (80021b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002160:	f7fd ffd2 	bl	8000108 <__udivsi3>
 8002164:	0003      	movs	r3, r0
 8002166:	001a      	movs	r2, r3
 8002168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800216a:	4353      	muls	r3, r2
 800216c:	637b      	str	r3, [r7, #52]	; 0x34
 800216e:	e008      	b.n	8002182 <HAL_RCC_GetSysClockFreq+0xca>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002170:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002172:	480e      	ldr	r0, [pc, #56]	; (80021ac <HAL_RCC_GetSysClockFreq+0xf4>)
 8002174:	f7fd ffc8 	bl	8000108 <__udivsi3>
 8002178:	0003      	movs	r3, r0
 800217a:	001a      	movs	r2, r3
 800217c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800217e:	4353      	muls	r3, r2
 8002180:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8002182:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002184:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002186:	e005      	b.n	8002194 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8002188:	4b09      	ldr	r3, [pc, #36]	; (80021b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800218a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800218c:	e002      	b.n	8002194 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800218e:	4b07      	ldr	r3, [pc, #28]	; (80021ac <HAL_RCC_GetSysClockFreq+0xf4>)
 8002190:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002192:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002194:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002196:	0018      	movs	r0, r3
 8002198:	46bd      	mov	sp, r7
 800219a:	b00f      	add	sp, #60	; 0x3c
 800219c:	bd90      	pop	{r4, r7, pc}
 800219e:	46c0      	nop			; (mov r8, r8)
 80021a0:	08002224 	.word	0x08002224
 80021a4:	08002234 	.word	0x08002234
 80021a8:	40021000 	.word	0x40021000
 80021ac:	007a1200 	.word	0x007a1200
 80021b0:	02dc6c00 	.word	0x02dc6c00

080021b4 <__libc_init_array>:
 80021b4:	b570      	push	{r4, r5, r6, lr}
 80021b6:	2600      	movs	r6, #0
 80021b8:	4d0c      	ldr	r5, [pc, #48]	; (80021ec <__libc_init_array+0x38>)
 80021ba:	4c0d      	ldr	r4, [pc, #52]	; (80021f0 <__libc_init_array+0x3c>)
 80021bc:	1b64      	subs	r4, r4, r5
 80021be:	10a4      	asrs	r4, r4, #2
 80021c0:	42a6      	cmp	r6, r4
 80021c2:	d109      	bne.n	80021d8 <__libc_init_array+0x24>
 80021c4:	2600      	movs	r6, #0
 80021c6:	f000 f821 	bl	800220c <_init>
 80021ca:	4d0a      	ldr	r5, [pc, #40]	; (80021f4 <__libc_init_array+0x40>)
 80021cc:	4c0a      	ldr	r4, [pc, #40]	; (80021f8 <__libc_init_array+0x44>)
 80021ce:	1b64      	subs	r4, r4, r5
 80021d0:	10a4      	asrs	r4, r4, #2
 80021d2:	42a6      	cmp	r6, r4
 80021d4:	d105      	bne.n	80021e2 <__libc_init_array+0x2e>
 80021d6:	bd70      	pop	{r4, r5, r6, pc}
 80021d8:	00b3      	lsls	r3, r6, #2
 80021da:	58eb      	ldr	r3, [r5, r3]
 80021dc:	4798      	blx	r3
 80021de:	3601      	adds	r6, #1
 80021e0:	e7ee      	b.n	80021c0 <__libc_init_array+0xc>
 80021e2:	00b3      	lsls	r3, r6, #2
 80021e4:	58eb      	ldr	r3, [r5, r3]
 80021e6:	4798      	blx	r3
 80021e8:	3601      	adds	r6, #1
 80021ea:	e7f2      	b.n	80021d2 <__libc_init_array+0x1e>
 80021ec:	08002254 	.word	0x08002254
 80021f0:	08002254 	.word	0x08002254
 80021f4:	08002254 	.word	0x08002254
 80021f8:	08002258 	.word	0x08002258

080021fc <memset>:
 80021fc:	0003      	movs	r3, r0
 80021fe:	1812      	adds	r2, r2, r0
 8002200:	4293      	cmp	r3, r2
 8002202:	d100      	bne.n	8002206 <memset+0xa>
 8002204:	4770      	bx	lr
 8002206:	7019      	strb	r1, [r3, #0]
 8002208:	3301      	adds	r3, #1
 800220a:	e7f9      	b.n	8002200 <memset+0x4>

0800220c <_init>:
 800220c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800220e:	46c0      	nop			; (mov r8, r8)
 8002210:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002212:	bc08      	pop	{r3}
 8002214:	469e      	mov	lr, r3
 8002216:	4770      	bx	lr

08002218 <_fini>:
 8002218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800221a:	46c0      	nop			; (mov r8, r8)
 800221c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800221e:	bc08      	pop	{r3}
 8002220:	469e      	mov	lr, r3
 8002222:	4770      	bx	lr
