<!DOCTYPE HTML>
<html>

<head>
  <title>Akash Poptani</title>
  <meta name="description" content="website description" />
  <meta name="keywords" content="website keywords, website keywords" />
  <meta http-equiv="content-type" content="text/html; charset=windows-1252" />
  <link rel="stylesheet" type="text/css" href="style/style.css" />
</head>

<body>
  <div id="main">
    <div id="header">
      <div id="logo">
          <!-- class="logo_colour", allows you to change the colour of the text -->
        <h1><br/>Akash Poptani</h1>
<!--        <h2>Simple. Contemporary. Website Template.</h2> -->
      </div>
      <div id="menubar">
        <ul id="menu">
          <!-- put class="selected" in the li tag for the selected page - to highlight which page you're on -->
          <li><a href="index.html">About</a></li>
          <li><a href="research.html">Research interests</a></li>
          <li><a href="publications.html">Projects and Publications</a></li>
          <li class="selected"><a href="internships.html">Internships</a></li>
          <li><a href="teaching.html">Teaching</a></li>
          <li><a href="organisation.html">Organisations</a></li>
          <li><a href="contact.html">Contact</a></li>
        </ul>
      </div>
    </div>
    <div id="site_content">
      <div id="content">
        <h2>Research Assistant at Polytechnic University of Catalonia (UPC), Barcelona</h2>
        <p style="font-size: 16px;">
            Exploring GPU Architecture and investigating prefetching schemes for the texture cache of GPUs for graphics workloads.
            Under the guidance of Prof. <a href=https://sites.google.com/view/antonio-upc>Prof. Antonio Gonzalez</a>.
        </p>
        <h2>Research Intern at Hong Kong University of Science and Technology (HKUST)</h2>
        <p style="font-size: 16px;">
            Hardware implementation of prefetcher architecture for multi-AI core architecture using Verilog.
            Proficiently utilized SMAUG and gem5-aladdin tools to optimize performance through the integration of a prefetcher and dead-block predictor.
            Under the guidance of Prof. <a href="https://eeweiz.home.ece.ust.hk/">Prof. Wei Zhang</a>.
        </p>
        
        <h2>Research Intern (SURI Participant) at Arizona State University (ASU)</h2>
        <p style="font-size: 16px;">
            Machine Learning (ML) Applications in Electronic Design Automation (EDA): Prediction of static IR drop using Machine Learning based on distributions of all voltage sources, distribution of current sources, topology of the PDN and resistance values of each resistor.
            Under the guidance of Prof. Vidya A. Chhabria.
        </p>
        
        <h2>Research Intern at Tata Consultancy Services (TCS) Bangalore</h2>
        <p style="font-size: 16px;">
            Enhanced operator support from TensorFlow to TensorFlow Lite to bolster compatibility with TinyML-based applications. Developed an understanding of TinyML and its applications.
        </p>
        
        <h2>Research Intern at IIT Dharwad</h2>
        <p style="font-size: 16px;">
        Designed and evaluated Task Scheduling Algorithms for Heterogeneous Secure Systems (HSS) with a focus on securing neural network applications against Hardware Trojans through assisted parallelism. Innovatively developed Heuristic Layer Scheduling algorithms, skillfully implementing them in C++ to optimize processing time. Acquired proficiency in Python scripting and refined document writing skills using LaTeX.
        Under the guidance of Prof. <a href="https://iitdh.ac.in/rajshekar.k/index.html">Prof. Rajshekar K</a>.
        </p>
        
        <h2>Research Intern at IIT Ropar</h2>
        <p style="font-size: 16px;">
            Explored the latest advancements in Cache Replacement Policies, including LRU, BIP, DIP, RRIP, SRRIP, and DRRIP, along with Cache Partitioning techniques like UCP. Actively implemented UCP and Hawkeye Predictor on the ChampSim simulator, gaining hands-on experience in cache optimization strategies.
            Under the guidance of Prof. Shirshendu Das.
        </p>              
    </div>
    </div>
  </div>
</body>
</html>
