// Seed: 1890480391
module module_0;
  logic id_1;
  assign id_1 = -1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout logic [7:0] id_11;
  input wire id_10;
  input wire id_9;
  input logic [7:0] id_8;
  output tri id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output uwire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = -1;
  initial $unsigned(6);
  ;
  assign id_7 = -1'b0;
  or primCall (id_11, id_12, id_13, id_4, id_5, id_6, id_8, id_9);
  logic id_12;
  assign id_3 = -1;
  wire id_13;
  module_0 modCall_1 ();
  wire [1 : -1] id_14;
  logic id_15;
  logic id_16 = id_4, id_17;
  assign id_16 = -1'b0;
endmodule
