
SubGHz_Phy_PingPong.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000083e0  08000138  08000138  00010138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000848  08008518  08008518  00018518  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008d60  08008d60  00020018  2**0
                  CONTENTS
  4 .ARM          00000008  08008d60  08008d60  00018d60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008d68  08008d68  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08008d68  08008d68  00018d68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08008d70  08008d70  00018d70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000018  20000000  08008d78  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008b0  20000018  08008d90  00020018  2**2
                  ALLOC
 10 RAM1_region   00000000  200008c8  200008c8  00020018  2**0
                  CONTENTS
 11 RAM2_region   00000000  20008000  20008000  00020018  2**0
                  CONTENTS
 12 ._user_heap_stack 00000a00  200008c8  200008c8  000208c8  2**0
                  ALLOC
 13 .ARM.attributes 0000002a  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
 14 .debug_info   0002ff59  00000000  00000000  00020042  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00006cdb  00000000  00000000  0004ff9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_loc    000155b6  00000000  00000000  00056c76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00001a28  00000000  00000000  0006c230  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_ranges 000018f8  00000000  00000000  0006dc58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  00023b66  00000000  00000000  0006f550  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   0002c95f  00000000  00000000  000930b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    000c5f38  00000000  00000000  000bfa15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000050  00000000  00000000  0018594d  2**0
                  CONTENTS, READONLY
 23 .debug_frame  0000436c  00000000  00000000  001859a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000138 <__do_global_dtors_aux>:
 8000138:	b510      	push	{r4, lr}
 800013a:	4c05      	ldr	r4, [pc, #20]	; (8000150 <__do_global_dtors_aux+0x18>)
 800013c:	7823      	ldrb	r3, [r4, #0]
 800013e:	b933      	cbnz	r3, 800014e <__do_global_dtors_aux+0x16>
 8000140:	4b04      	ldr	r3, [pc, #16]	; (8000154 <__do_global_dtors_aux+0x1c>)
 8000142:	b113      	cbz	r3, 800014a <__do_global_dtors_aux+0x12>
 8000144:	4804      	ldr	r0, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x20>)
 8000146:	f3af 8000 	nop.w
 800014a:	2301      	movs	r3, #1
 800014c:	7023      	strb	r3, [r4, #0]
 800014e:	bd10      	pop	{r4, pc}
 8000150:	20000018 	.word	0x20000018
 8000154:	00000000 	.word	0x00000000
 8000158:	08008500 	.word	0x08008500

0800015c <frame_dummy>:
 800015c:	b508      	push	{r3, lr}
 800015e:	4b03      	ldr	r3, [pc, #12]	; (800016c <frame_dummy+0x10>)
 8000160:	b11b      	cbz	r3, 800016a <frame_dummy+0xe>
 8000162:	4903      	ldr	r1, [pc, #12]	; (8000170 <frame_dummy+0x14>)
 8000164:	4803      	ldr	r0, [pc, #12]	; (8000174 <frame_dummy+0x18>)
 8000166:	f3af 8000 	nop.w
 800016a:	bd08      	pop	{r3, pc}
 800016c:	00000000 	.word	0x00000000
 8000170:	2000001c 	.word	0x2000001c
 8000174:	08008500 	.word	0x08008500

08000178 <strlen>:
 8000178:	4603      	mov	r3, r0
 800017a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800017e:	2a00      	cmp	r2, #0
 8000180:	d1fb      	bne.n	800017a <strlen+0x2>
 8000182:	1a18      	subs	r0, r3, r0
 8000184:	3801      	subs	r0, #1
 8000186:	4770      	bx	lr

08000188 <__aeabi_fmul>:
 8000188:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800018c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000190:	bf1e      	ittt	ne
 8000192:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000196:	ea92 0f0c 	teqne	r2, ip
 800019a:	ea93 0f0c 	teqne	r3, ip
 800019e:	d06f      	beq.n	8000280 <__aeabi_fmul+0xf8>
 80001a0:	441a      	add	r2, r3
 80001a2:	ea80 0c01 	eor.w	ip, r0, r1
 80001a6:	0240      	lsls	r0, r0, #9
 80001a8:	bf18      	it	ne
 80001aa:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80001ae:	d01e      	beq.n	80001ee <__aeabi_fmul+0x66>
 80001b0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80001b4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80001b8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80001bc:	fba0 3101 	umull	r3, r1, r0, r1
 80001c0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80001c4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80001c8:	bf3e      	ittt	cc
 80001ca:	0049      	lslcc	r1, r1, #1
 80001cc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80001d0:	005b      	lslcc	r3, r3, #1
 80001d2:	ea40 0001 	orr.w	r0, r0, r1
 80001d6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80001da:	2afd      	cmp	r2, #253	; 0xfd
 80001dc:	d81d      	bhi.n	800021a <__aeabi_fmul+0x92>
 80001de:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80001e2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001e6:	bf08      	it	eq
 80001e8:	f020 0001 	biceq.w	r0, r0, #1
 80001ec:	4770      	bx	lr
 80001ee:	f090 0f00 	teq	r0, #0
 80001f2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80001f6:	bf08      	it	eq
 80001f8:	0249      	lsleq	r1, r1, #9
 80001fa:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001fe:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000202:	3a7f      	subs	r2, #127	; 0x7f
 8000204:	bfc2      	ittt	gt
 8000206:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800020a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800020e:	4770      	bxgt	lr
 8000210:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000214:	f04f 0300 	mov.w	r3, #0
 8000218:	3a01      	subs	r2, #1
 800021a:	dc5d      	bgt.n	80002d8 <__aeabi_fmul+0x150>
 800021c:	f112 0f19 	cmn.w	r2, #25
 8000220:	bfdc      	itt	le
 8000222:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000226:	4770      	bxle	lr
 8000228:	f1c2 0200 	rsb	r2, r2, #0
 800022c:	0041      	lsls	r1, r0, #1
 800022e:	fa21 f102 	lsr.w	r1, r1, r2
 8000232:	f1c2 0220 	rsb	r2, r2, #32
 8000236:	fa00 fc02 	lsl.w	ip, r0, r2
 800023a:	ea5f 0031 	movs.w	r0, r1, rrx
 800023e:	f140 0000 	adc.w	r0, r0, #0
 8000242:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000246:	bf08      	it	eq
 8000248:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800024c:	4770      	bx	lr
 800024e:	f092 0f00 	teq	r2, #0
 8000252:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000256:	bf02      	ittt	eq
 8000258:	0040      	lsleq	r0, r0, #1
 800025a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800025e:	3a01      	subeq	r2, #1
 8000260:	d0f9      	beq.n	8000256 <__aeabi_fmul+0xce>
 8000262:	ea40 000c 	orr.w	r0, r0, ip
 8000266:	f093 0f00 	teq	r3, #0
 800026a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800026e:	bf02      	ittt	eq
 8000270:	0049      	lsleq	r1, r1, #1
 8000272:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000276:	3b01      	subeq	r3, #1
 8000278:	d0f9      	beq.n	800026e <__aeabi_fmul+0xe6>
 800027a:	ea41 010c 	orr.w	r1, r1, ip
 800027e:	e78f      	b.n	80001a0 <__aeabi_fmul+0x18>
 8000280:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000284:	ea92 0f0c 	teq	r2, ip
 8000288:	bf18      	it	ne
 800028a:	ea93 0f0c 	teqne	r3, ip
 800028e:	d00a      	beq.n	80002a6 <__aeabi_fmul+0x11e>
 8000290:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000294:	bf18      	it	ne
 8000296:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800029a:	d1d8      	bne.n	800024e <__aeabi_fmul+0xc6>
 800029c:	ea80 0001 	eor.w	r0, r0, r1
 80002a0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80002a4:	4770      	bx	lr
 80002a6:	f090 0f00 	teq	r0, #0
 80002aa:	bf17      	itett	ne
 80002ac:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 80002b0:	4608      	moveq	r0, r1
 80002b2:	f091 0f00 	teqne	r1, #0
 80002b6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80002ba:	d014      	beq.n	80002e6 <__aeabi_fmul+0x15e>
 80002bc:	ea92 0f0c 	teq	r2, ip
 80002c0:	d101      	bne.n	80002c6 <__aeabi_fmul+0x13e>
 80002c2:	0242      	lsls	r2, r0, #9
 80002c4:	d10f      	bne.n	80002e6 <__aeabi_fmul+0x15e>
 80002c6:	ea93 0f0c 	teq	r3, ip
 80002ca:	d103      	bne.n	80002d4 <__aeabi_fmul+0x14c>
 80002cc:	024b      	lsls	r3, r1, #9
 80002ce:	bf18      	it	ne
 80002d0:	4608      	movne	r0, r1
 80002d2:	d108      	bne.n	80002e6 <__aeabi_fmul+0x15e>
 80002d4:	ea80 0001 	eor.w	r0, r0, r1
 80002d8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80002dc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002e0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002e4:	4770      	bx	lr
 80002e6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002ea:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_frsub>:
 80002f0:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__addsf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_fsub>:
 80002f8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

080002fc <__addsf3>:
 80002fc:	0042      	lsls	r2, r0, #1
 80002fe:	bf1f      	itttt	ne
 8000300:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000304:	ea92 0f03 	teqne	r2, r3
 8000308:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800030c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000310:	d06a      	beq.n	80003e8 <__addsf3+0xec>
 8000312:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000316:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800031a:	bfc1      	itttt	gt
 800031c:	18d2      	addgt	r2, r2, r3
 800031e:	4041      	eorgt	r1, r0
 8000320:	4048      	eorgt	r0, r1
 8000322:	4041      	eorgt	r1, r0
 8000324:	bfb8      	it	lt
 8000326:	425b      	neglt	r3, r3
 8000328:	2b19      	cmp	r3, #25
 800032a:	bf88      	it	hi
 800032c:	4770      	bxhi	lr
 800032e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000332:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000336:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800033a:	bf18      	it	ne
 800033c:	4240      	negne	r0, r0
 800033e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000342:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000346:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 800034a:	bf18      	it	ne
 800034c:	4249      	negne	r1, r1
 800034e:	ea92 0f03 	teq	r2, r3
 8000352:	d03f      	beq.n	80003d4 <__addsf3+0xd8>
 8000354:	f1a2 0201 	sub.w	r2, r2, #1
 8000358:	fa41 fc03 	asr.w	ip, r1, r3
 800035c:	eb10 000c 	adds.w	r0, r0, ip
 8000360:	f1c3 0320 	rsb	r3, r3, #32
 8000364:	fa01 f103 	lsl.w	r1, r1, r3
 8000368:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800036c:	d502      	bpl.n	8000374 <__addsf3+0x78>
 800036e:	4249      	negs	r1, r1
 8000370:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000374:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000378:	d313      	bcc.n	80003a2 <__addsf3+0xa6>
 800037a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800037e:	d306      	bcc.n	800038e <__addsf3+0x92>
 8000380:	0840      	lsrs	r0, r0, #1
 8000382:	ea4f 0131 	mov.w	r1, r1, rrx
 8000386:	f102 0201 	add.w	r2, r2, #1
 800038a:	2afe      	cmp	r2, #254	; 0xfe
 800038c:	d251      	bcs.n	8000432 <__addsf3+0x136>
 800038e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000392:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000396:	bf08      	it	eq
 8000398:	f020 0001 	biceq.w	r0, r0, #1
 800039c:	ea40 0003 	orr.w	r0, r0, r3
 80003a0:	4770      	bx	lr
 80003a2:	0049      	lsls	r1, r1, #1
 80003a4:	eb40 0000 	adc.w	r0, r0, r0
 80003a8:	3a01      	subs	r2, #1
 80003aa:	bf28      	it	cs
 80003ac:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 80003b0:	d2ed      	bcs.n	800038e <__addsf3+0x92>
 80003b2:	fab0 fc80 	clz	ip, r0
 80003b6:	f1ac 0c08 	sub.w	ip, ip, #8
 80003ba:	ebb2 020c 	subs.w	r2, r2, ip
 80003be:	fa00 f00c 	lsl.w	r0, r0, ip
 80003c2:	bfaa      	itet	ge
 80003c4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80003c8:	4252      	neglt	r2, r2
 80003ca:	4318      	orrge	r0, r3
 80003cc:	bfbc      	itt	lt
 80003ce:	40d0      	lsrlt	r0, r2
 80003d0:	4318      	orrlt	r0, r3
 80003d2:	4770      	bx	lr
 80003d4:	f092 0f00 	teq	r2, #0
 80003d8:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 80003dc:	bf06      	itte	eq
 80003de:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 80003e2:	3201      	addeq	r2, #1
 80003e4:	3b01      	subne	r3, #1
 80003e6:	e7b5      	b.n	8000354 <__addsf3+0x58>
 80003e8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80003ec:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80003f0:	bf18      	it	ne
 80003f2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80003f6:	d021      	beq.n	800043c <__addsf3+0x140>
 80003f8:	ea92 0f03 	teq	r2, r3
 80003fc:	d004      	beq.n	8000408 <__addsf3+0x10c>
 80003fe:	f092 0f00 	teq	r2, #0
 8000402:	bf08      	it	eq
 8000404:	4608      	moveq	r0, r1
 8000406:	4770      	bx	lr
 8000408:	ea90 0f01 	teq	r0, r1
 800040c:	bf1c      	itt	ne
 800040e:	2000      	movne	r0, #0
 8000410:	4770      	bxne	lr
 8000412:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000416:	d104      	bne.n	8000422 <__addsf3+0x126>
 8000418:	0040      	lsls	r0, r0, #1
 800041a:	bf28      	it	cs
 800041c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000420:	4770      	bx	lr
 8000422:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000426:	bf3c      	itt	cc
 8000428:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 800042c:	4770      	bxcc	lr
 800042e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000432:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000436:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800043a:	4770      	bx	lr
 800043c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000440:	bf16      	itet	ne
 8000442:	4608      	movne	r0, r1
 8000444:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000448:	4601      	movne	r1, r0
 800044a:	0242      	lsls	r2, r0, #9
 800044c:	bf06      	itte	eq
 800044e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000452:	ea90 0f01 	teqeq	r0, r1
 8000456:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 800045a:	4770      	bx	lr

0800045c <__aeabi_ui2f>:
 800045c:	f04f 0300 	mov.w	r3, #0
 8000460:	e004      	b.n	800046c <__aeabi_i2f+0x8>
 8000462:	bf00      	nop

08000464 <__aeabi_i2f>:
 8000464:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000468:	bf48      	it	mi
 800046a:	4240      	negmi	r0, r0
 800046c:	ea5f 0c00 	movs.w	ip, r0
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000478:	4601      	mov	r1, r0
 800047a:	f04f 0000 	mov.w	r0, #0
 800047e:	e01c      	b.n	80004ba <__aeabi_l2f+0x2a>

08000480 <__aeabi_ul2f>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	f04f 0300 	mov.w	r3, #0
 800048c:	e00a      	b.n	80004a4 <__aeabi_l2f+0x14>
 800048e:	bf00      	nop

08000490 <__aeabi_l2f>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 800049c:	d502      	bpl.n	80004a4 <__aeabi_l2f+0x14>
 800049e:	4240      	negs	r0, r0
 80004a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a4:	ea5f 0c01 	movs.w	ip, r1
 80004a8:	bf02      	ittt	eq
 80004aa:	4684      	moveq	ip, r0
 80004ac:	4601      	moveq	r1, r0
 80004ae:	2000      	moveq	r0, #0
 80004b0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 80004b4:	bf08      	it	eq
 80004b6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 80004ba:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 80004be:	fabc f28c 	clz	r2, ip
 80004c2:	3a08      	subs	r2, #8
 80004c4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80004c8:	db10      	blt.n	80004ec <__aeabi_l2f+0x5c>
 80004ca:	fa01 fc02 	lsl.w	ip, r1, r2
 80004ce:	4463      	add	r3, ip
 80004d0:	fa00 fc02 	lsl.w	ip, r0, r2
 80004d4:	f1c2 0220 	rsb	r2, r2, #32
 80004d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004dc:	fa20 f202 	lsr.w	r2, r0, r2
 80004e0:	eb43 0002 	adc.w	r0, r3, r2
 80004e4:	bf08      	it	eq
 80004e6:	f020 0001 	biceq.w	r0, r0, #1
 80004ea:	4770      	bx	lr
 80004ec:	f102 0220 	add.w	r2, r2, #32
 80004f0:	fa01 fc02 	lsl.w	ip, r1, r2
 80004f4:	f1c2 0220 	rsb	r2, r2, #32
 80004f8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80004fc:	fa21 f202 	lsr.w	r2, r1, r2
 8000500:	eb43 0002 	adc.w	r0, r3, r2
 8000504:	bf08      	it	eq
 8000506:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800050a:	4770      	bx	lr

0800050c <__aeabi_f2iz>:
 800050c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000510:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000514:	d30f      	bcc.n	8000536 <__aeabi_f2iz+0x2a>
 8000516:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800051a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800051e:	d90d      	bls.n	800053c <__aeabi_f2iz+0x30>
 8000520:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000524:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000528:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800052c:	fa23 f002 	lsr.w	r0, r3, r2
 8000530:	bf18      	it	ne
 8000532:	4240      	negne	r0, r0
 8000534:	4770      	bx	lr
 8000536:	f04f 0000 	mov.w	r0, #0
 800053a:	4770      	bx	lr
 800053c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000540:	d101      	bne.n	8000546 <__aeabi_f2iz+0x3a>
 8000542:	0242      	lsls	r2, r0, #9
 8000544:	d105      	bne.n	8000552 <__aeabi_f2iz+0x46>
 8000546:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800054a:	bf08      	it	eq
 800054c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000550:	4770      	bx	lr
 8000552:	f04f 0000 	mov.w	r0, #0
 8000556:	4770      	bx	lr

08000558 <__aeabi_uldivmod>:
 8000558:	b953      	cbnz	r3, 8000570 <__aeabi_uldivmod+0x18>
 800055a:	b94a      	cbnz	r2, 8000570 <__aeabi_uldivmod+0x18>
 800055c:	2900      	cmp	r1, #0
 800055e:	bf08      	it	eq
 8000560:	2800      	cmpeq	r0, #0
 8000562:	bf1c      	itt	ne
 8000564:	f04f 31ff 	movne.w	r1, #4294967295
 8000568:	f04f 30ff 	movne.w	r0, #4294967295
 800056c:	f000 b974 	b.w	8000858 <__aeabi_idiv0>
 8000570:	f1ad 0c08 	sub.w	ip, sp, #8
 8000574:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000578:	f000 f806 	bl	8000588 <__udivmoddi4>
 800057c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000580:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000584:	b004      	add	sp, #16
 8000586:	4770      	bx	lr

08000588 <__udivmoddi4>:
 8000588:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800058c:	9e08      	ldr	r6, [sp, #32]
 800058e:	460d      	mov	r5, r1
 8000590:	4604      	mov	r4, r0
 8000592:	4688      	mov	r8, r1
 8000594:	2b00      	cmp	r3, #0
 8000596:	d14d      	bne.n	8000634 <__udivmoddi4+0xac>
 8000598:	428a      	cmp	r2, r1
 800059a:	4694      	mov	ip, r2
 800059c:	d968      	bls.n	8000670 <__udivmoddi4+0xe8>
 800059e:	fab2 f282 	clz	r2, r2
 80005a2:	b152      	cbz	r2, 80005ba <__udivmoddi4+0x32>
 80005a4:	fa01 f302 	lsl.w	r3, r1, r2
 80005a8:	f1c2 0120 	rsb	r1, r2, #32
 80005ac:	fa20 f101 	lsr.w	r1, r0, r1
 80005b0:	fa0c fc02 	lsl.w	ip, ip, r2
 80005b4:	ea41 0803 	orr.w	r8, r1, r3
 80005b8:	4094      	lsls	r4, r2
 80005ba:	ea4f 451c 	mov.w	r5, ip, lsr #16
 80005be:	0c21      	lsrs	r1, r4, #16
 80005c0:	fbb8 fef5 	udiv	lr, r8, r5
 80005c4:	fa1f f78c 	uxth.w	r7, ip
 80005c8:	fb05 831e 	mls	r3, r5, lr, r8
 80005cc:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80005d0:	fb0e f107 	mul.w	r1, lr, r7
 80005d4:	4299      	cmp	r1, r3
 80005d6:	d90b      	bls.n	80005f0 <__udivmoddi4+0x68>
 80005d8:	eb1c 0303 	adds.w	r3, ip, r3
 80005dc:	f10e 30ff 	add.w	r0, lr, #4294967295
 80005e0:	f080 811e 	bcs.w	8000820 <__udivmoddi4+0x298>
 80005e4:	4299      	cmp	r1, r3
 80005e6:	f240 811b 	bls.w	8000820 <__udivmoddi4+0x298>
 80005ea:	f1ae 0e02 	sub.w	lr, lr, #2
 80005ee:	4463      	add	r3, ip
 80005f0:	1a5b      	subs	r3, r3, r1
 80005f2:	b2a4      	uxth	r4, r4
 80005f4:	fbb3 f0f5 	udiv	r0, r3, r5
 80005f8:	fb05 3310 	mls	r3, r5, r0, r3
 80005fc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000600:	fb00 f707 	mul.w	r7, r0, r7
 8000604:	42a7      	cmp	r7, r4
 8000606:	d90a      	bls.n	800061e <__udivmoddi4+0x96>
 8000608:	eb1c 0404 	adds.w	r4, ip, r4
 800060c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000610:	f080 8108 	bcs.w	8000824 <__udivmoddi4+0x29c>
 8000614:	42a7      	cmp	r7, r4
 8000616:	f240 8105 	bls.w	8000824 <__udivmoddi4+0x29c>
 800061a:	4464      	add	r4, ip
 800061c:	3802      	subs	r0, #2
 800061e:	1be4      	subs	r4, r4, r7
 8000620:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 8000624:	2100      	movs	r1, #0
 8000626:	b11e      	cbz	r6, 8000630 <__udivmoddi4+0xa8>
 8000628:	40d4      	lsrs	r4, r2
 800062a:	2300      	movs	r3, #0
 800062c:	e9c6 4300 	strd	r4, r3, [r6]
 8000630:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000634:	428b      	cmp	r3, r1
 8000636:	d908      	bls.n	800064a <__udivmoddi4+0xc2>
 8000638:	2e00      	cmp	r6, #0
 800063a:	f000 80ee 	beq.w	800081a <__udivmoddi4+0x292>
 800063e:	2100      	movs	r1, #0
 8000640:	e9c6 0500 	strd	r0, r5, [r6]
 8000644:	4608      	mov	r0, r1
 8000646:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800064a:	fab3 f183 	clz	r1, r3
 800064e:	2900      	cmp	r1, #0
 8000650:	d14a      	bne.n	80006e8 <__udivmoddi4+0x160>
 8000652:	42ab      	cmp	r3, r5
 8000654:	d302      	bcc.n	800065c <__udivmoddi4+0xd4>
 8000656:	4282      	cmp	r2, r0
 8000658:	f200 80f9 	bhi.w	800084e <__udivmoddi4+0x2c6>
 800065c:	1a84      	subs	r4, r0, r2
 800065e:	eb65 0303 	sbc.w	r3, r5, r3
 8000662:	2001      	movs	r0, #1
 8000664:	4698      	mov	r8, r3
 8000666:	2e00      	cmp	r6, #0
 8000668:	d0e2      	beq.n	8000630 <__udivmoddi4+0xa8>
 800066a:	e9c6 4800 	strd	r4, r8, [r6]
 800066e:	e7df      	b.n	8000630 <__udivmoddi4+0xa8>
 8000670:	b902      	cbnz	r2, 8000674 <__udivmoddi4+0xec>
 8000672:	deff      	udf	#255	; 0xff
 8000674:	fab2 f282 	clz	r2, r2
 8000678:	2a00      	cmp	r2, #0
 800067a:	f040 8091 	bne.w	80007a0 <__udivmoddi4+0x218>
 800067e:	eba1 050c 	sub.w	r5, r1, ip
 8000682:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000686:	fa1f fe8c 	uxth.w	lr, ip
 800068a:	2101      	movs	r1, #1
 800068c:	fbb5 f3f7 	udiv	r3, r5, r7
 8000690:	fb07 5013 	mls	r0, r7, r3, r5
 8000694:	0c25      	lsrs	r5, r4, #16
 8000696:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 800069a:	fb0e f003 	mul.w	r0, lr, r3
 800069e:	42a8      	cmp	r0, r5
 80006a0:	d908      	bls.n	80006b4 <__udivmoddi4+0x12c>
 80006a2:	eb1c 0505 	adds.w	r5, ip, r5
 80006a6:	f103 38ff 	add.w	r8, r3, #4294967295
 80006aa:	d202      	bcs.n	80006b2 <__udivmoddi4+0x12a>
 80006ac:	42a8      	cmp	r0, r5
 80006ae:	f200 80cb 	bhi.w	8000848 <__udivmoddi4+0x2c0>
 80006b2:	4643      	mov	r3, r8
 80006b4:	1a2d      	subs	r5, r5, r0
 80006b6:	b2a4      	uxth	r4, r4
 80006b8:	fbb5 f0f7 	udiv	r0, r5, r7
 80006bc:	fb07 5510 	mls	r5, r7, r0, r5
 80006c0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80006c4:	fb0e fe00 	mul.w	lr, lr, r0
 80006c8:	45a6      	cmp	lr, r4
 80006ca:	d908      	bls.n	80006de <__udivmoddi4+0x156>
 80006cc:	eb1c 0404 	adds.w	r4, ip, r4
 80006d0:	f100 35ff 	add.w	r5, r0, #4294967295
 80006d4:	d202      	bcs.n	80006dc <__udivmoddi4+0x154>
 80006d6:	45a6      	cmp	lr, r4
 80006d8:	f200 80bb 	bhi.w	8000852 <__udivmoddi4+0x2ca>
 80006dc:	4628      	mov	r0, r5
 80006de:	eba4 040e 	sub.w	r4, r4, lr
 80006e2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80006e6:	e79e      	b.n	8000626 <__udivmoddi4+0x9e>
 80006e8:	f1c1 0720 	rsb	r7, r1, #32
 80006ec:	408b      	lsls	r3, r1
 80006ee:	fa22 fc07 	lsr.w	ip, r2, r7
 80006f2:	ea4c 0c03 	orr.w	ip, ip, r3
 80006f6:	fa20 f407 	lsr.w	r4, r0, r7
 80006fa:	fa05 f301 	lsl.w	r3, r5, r1
 80006fe:	431c      	orrs	r4, r3
 8000700:	40fd      	lsrs	r5, r7
 8000702:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000706:	fa00 f301 	lsl.w	r3, r0, r1
 800070a:	fbb5 f8f9 	udiv	r8, r5, r9
 800070e:	0c20      	lsrs	r0, r4, #16
 8000710:	fa1f fe8c 	uxth.w	lr, ip
 8000714:	fb09 5518 	mls	r5, r9, r8, r5
 8000718:	ea40 4505 	orr.w	r5, r0, r5, lsl #16
 800071c:	fb08 f00e 	mul.w	r0, r8, lr
 8000720:	42a8      	cmp	r0, r5
 8000722:	fa02 f201 	lsl.w	r2, r2, r1
 8000726:	d90b      	bls.n	8000740 <__udivmoddi4+0x1b8>
 8000728:	eb1c 0505 	adds.w	r5, ip, r5
 800072c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000730:	f080 8088 	bcs.w	8000844 <__udivmoddi4+0x2bc>
 8000734:	42a8      	cmp	r0, r5
 8000736:	f240 8085 	bls.w	8000844 <__udivmoddi4+0x2bc>
 800073a:	f1a8 0802 	sub.w	r8, r8, #2
 800073e:	4465      	add	r5, ip
 8000740:	1a2d      	subs	r5, r5, r0
 8000742:	b2a4      	uxth	r4, r4
 8000744:	fbb5 f0f9 	udiv	r0, r5, r9
 8000748:	fb09 5510 	mls	r5, r9, r0, r5
 800074c:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000750:	fb00 fe0e 	mul.w	lr, r0, lr
 8000754:	45ae      	cmp	lr, r5
 8000756:	d908      	bls.n	800076a <__udivmoddi4+0x1e2>
 8000758:	eb1c 0505 	adds.w	r5, ip, r5
 800075c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000760:	d26c      	bcs.n	800083c <__udivmoddi4+0x2b4>
 8000762:	45ae      	cmp	lr, r5
 8000764:	d96a      	bls.n	800083c <__udivmoddi4+0x2b4>
 8000766:	3802      	subs	r0, #2
 8000768:	4465      	add	r5, ip
 800076a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800076e:	fba0 9402 	umull	r9, r4, r0, r2
 8000772:	eba5 050e 	sub.w	r5, r5, lr
 8000776:	42a5      	cmp	r5, r4
 8000778:	46c8      	mov	r8, r9
 800077a:	46a6      	mov	lr, r4
 800077c:	d356      	bcc.n	800082c <__udivmoddi4+0x2a4>
 800077e:	d053      	beq.n	8000828 <__udivmoddi4+0x2a0>
 8000780:	b15e      	cbz	r6, 800079a <__udivmoddi4+0x212>
 8000782:	ebb3 0208 	subs.w	r2, r3, r8
 8000786:	eb65 050e 	sbc.w	r5, r5, lr
 800078a:	fa05 f707 	lsl.w	r7, r5, r7
 800078e:	fa22 f301 	lsr.w	r3, r2, r1
 8000792:	40cd      	lsrs	r5, r1
 8000794:	431f      	orrs	r7, r3
 8000796:	e9c6 7500 	strd	r7, r5, [r6]
 800079a:	2100      	movs	r1, #0
 800079c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007a0:	f1c2 0320 	rsb	r3, r2, #32
 80007a4:	fa20 f103 	lsr.w	r1, r0, r3
 80007a8:	fa0c fc02 	lsl.w	ip, ip, r2
 80007ac:	fa25 f303 	lsr.w	r3, r5, r3
 80007b0:	4095      	lsls	r5, r2
 80007b2:	430d      	orrs	r5, r1
 80007b4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80007b8:	fa1f fe8c 	uxth.w	lr, ip
 80007bc:	fbb3 f1f7 	udiv	r1, r3, r7
 80007c0:	fb07 3011 	mls	r0, r7, r1, r3
 80007c4:	0c2b      	lsrs	r3, r5, #16
 80007c6:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80007ca:	fb01 f00e 	mul.w	r0, r1, lr
 80007ce:	4298      	cmp	r0, r3
 80007d0:	fa04 f402 	lsl.w	r4, r4, r2
 80007d4:	d908      	bls.n	80007e8 <__udivmoddi4+0x260>
 80007d6:	eb1c 0303 	adds.w	r3, ip, r3
 80007da:	f101 38ff 	add.w	r8, r1, #4294967295
 80007de:	d22f      	bcs.n	8000840 <__udivmoddi4+0x2b8>
 80007e0:	4298      	cmp	r0, r3
 80007e2:	d92d      	bls.n	8000840 <__udivmoddi4+0x2b8>
 80007e4:	3902      	subs	r1, #2
 80007e6:	4463      	add	r3, ip
 80007e8:	1a1b      	subs	r3, r3, r0
 80007ea:	b2ad      	uxth	r5, r5
 80007ec:	fbb3 f0f7 	udiv	r0, r3, r7
 80007f0:	fb07 3310 	mls	r3, r7, r0, r3
 80007f4:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80007f8:	fb00 f30e 	mul.w	r3, r0, lr
 80007fc:	42ab      	cmp	r3, r5
 80007fe:	d908      	bls.n	8000812 <__udivmoddi4+0x28a>
 8000800:	eb1c 0505 	adds.w	r5, ip, r5
 8000804:	f100 38ff 	add.w	r8, r0, #4294967295
 8000808:	d216      	bcs.n	8000838 <__udivmoddi4+0x2b0>
 800080a:	42ab      	cmp	r3, r5
 800080c:	d914      	bls.n	8000838 <__udivmoddi4+0x2b0>
 800080e:	3802      	subs	r0, #2
 8000810:	4465      	add	r5, ip
 8000812:	1aed      	subs	r5, r5, r3
 8000814:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000818:	e738      	b.n	800068c <__udivmoddi4+0x104>
 800081a:	4631      	mov	r1, r6
 800081c:	4630      	mov	r0, r6
 800081e:	e707      	b.n	8000630 <__udivmoddi4+0xa8>
 8000820:	4686      	mov	lr, r0
 8000822:	e6e5      	b.n	80005f0 <__udivmoddi4+0x68>
 8000824:	4618      	mov	r0, r3
 8000826:	e6fa      	b.n	800061e <__udivmoddi4+0x96>
 8000828:	454b      	cmp	r3, r9
 800082a:	d2a9      	bcs.n	8000780 <__udivmoddi4+0x1f8>
 800082c:	ebb9 0802 	subs.w	r8, r9, r2
 8000830:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000834:	3801      	subs	r0, #1
 8000836:	e7a3      	b.n	8000780 <__udivmoddi4+0x1f8>
 8000838:	4640      	mov	r0, r8
 800083a:	e7ea      	b.n	8000812 <__udivmoddi4+0x28a>
 800083c:	4620      	mov	r0, r4
 800083e:	e794      	b.n	800076a <__udivmoddi4+0x1e2>
 8000840:	4641      	mov	r1, r8
 8000842:	e7d1      	b.n	80007e8 <__udivmoddi4+0x260>
 8000844:	46d0      	mov	r8, sl
 8000846:	e77b      	b.n	8000740 <__udivmoddi4+0x1b8>
 8000848:	3b02      	subs	r3, #2
 800084a:	4465      	add	r5, ip
 800084c:	e732      	b.n	80006b4 <__udivmoddi4+0x12c>
 800084e:	4608      	mov	r0, r1
 8000850:	e709      	b.n	8000666 <__udivmoddi4+0xde>
 8000852:	4464      	add	r4, ip
 8000854:	3802      	subs	r0, #2
 8000856:	e742      	b.n	80006de <__udivmoddi4+0x156>

08000858 <__aeabi_idiv0>:
 8000858:	4770      	bx	lr
 800085a:	bf00      	nop

0800085c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800085c:	b500      	push	{lr}
 800085e:	b083      	sub	sp, #12
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000860:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000864:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8000866:	f042 0204 	orr.w	r2, r2, #4
 800086a:	649a      	str	r2, [r3, #72]	; 0x48
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800086c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800086e:	f002 0204 	and.w	r2, r2, #4
 8000872:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 8000874:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000876:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8000878:	f042 0201 	orr.w	r2, r2, #1
 800087c:	649a      	str	r2, [r3, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800087e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000880:	f003 0301 	and.w	r3, r3, #1
 8000884:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8000886:	9b00      	ldr	r3, [sp, #0]
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
  __HAL_RCC_DMA1_CLK_ENABLE();

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 2, 0);
 8000888:	2200      	movs	r2, #0
 800088a:	2102      	movs	r1, #2
 800088c:	200f      	movs	r0, #15
 800088e:	f001 faf7 	bl	8001e80 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000892:	200f      	movs	r0, #15
 8000894:	f001 fb2c 	bl	8001ef0 <HAL_NVIC_EnableIRQ>

}
 8000898:	b003      	add	sp, #12
 800089a:	f85d fb04 	ldr.w	pc, [sp], #4
	...

080008a0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80008a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80008a4:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008a6:	2400      	movs	r4, #0
 80008a8:	9403      	str	r4, [sp, #12]
 80008aa:	9404      	str	r4, [sp, #16]
 80008ac:	9405      	str	r4, [sp, #20]
 80008ae:	9406      	str	r4, [sp, #24]
 80008b0:	9407      	str	r4, [sp, #28]
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80008b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80008b6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80008b8:	f042 0202 	orr.w	r2, r2, #2
 80008bc:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80008be:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80008c0:	f002 0202 	and.w	r2, r2, #2
 80008c4:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 80008c6:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80008c8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80008ca:	f042 0204 	orr.w	r2, r2, #4
 80008ce:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80008d0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80008d2:	f002 0204 	and.w	r2, r2, #4
 80008d6:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 80008d8:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80008da:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80008dc:	f042 0201 	orr.w	r2, r2, #1
 80008e0:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80008e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008e4:	f003 0301 	and.w	r3, r3, #1
 80008e8:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 80008ea:	9b00      	ldr	r3, [sp, #0]
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED2_Pin|PROB2_Pin|PROB1_Pin
 80008ec:	4e1a      	ldr	r6, [pc, #104]	; (8000958 <MX_GPIO_Init+0xb8>)
 80008ee:	4622      	mov	r2, r4
 80008f0:	f44f 413a 	mov.w	r1, #47616	; 0xba00
 80008f4:	4630      	mov	r0, r6
 80008f6:	f001 fefd 	bl	80026f4 <HAL_GPIO_WritePin>
                          |LED3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin;
 80008fa:	f44f 430a 	mov.w	r3, #35328	; 0x8a00
 80008fe:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000900:	2501      	movs	r5, #1
 8000902:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000904:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000906:	2302      	movs	r3, #2
 8000908:	9306      	str	r3, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800090a:	a903      	add	r1, sp, #12
 800090c:	4630      	mov	r0, r6
 800090e:	f001 fda1 	bl	8002454 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = BUT1_Pin|BUT2_Pin;
 8000912:	f04f 0803 	mov.w	r8, #3
 8000916:	f8cd 800c 	str.w	r8, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800091a:	f44f 1704 	mov.w	r7, #2162688	; 0x210000
 800091e:	9704      	str	r7, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000920:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000922:	a903      	add	r1, sp, #12
 8000924:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000928:	f001 fd94 	bl	8002454 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = PROB2_Pin|PROB1_Pin;
 800092c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8000930:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000932:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000934:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000936:	f8cd 8018 	str.w	r8, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800093a:	a903      	add	r1, sp, #12
 800093c:	4630      	mov	r0, r6
 800093e:	f001 fd89 	bl	8002454 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUT3_Pin;
 8000942:	2340      	movs	r3, #64	; 0x40
 8000944:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000946:	9704      	str	r7, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000948:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(BUT3_GPIO_Port, &GPIO_InitStruct);
 800094a:	a903      	add	r1, sp, #12
 800094c:	4803      	ldr	r0, [pc, #12]	; (800095c <MX_GPIO_Init+0xbc>)
 800094e:	f001 fd81 	bl	8002454 <HAL_GPIO_Init>

}
 8000952:	b008      	add	sp, #32
 8000954:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000958:	48000400 	.word	0x48000400
 800095c:	48000800 	.word	0x48000800

08000960 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000960:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000962:	e7fe      	b.n	8000962 <Error_Handler+0x2>

08000964 <SystemClock_Config>:
{
 8000964:	b510      	push	{r4, lr}
 8000966:	b09a      	sub	sp, #104	; 0x68
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000968:	2248      	movs	r2, #72	; 0x48
 800096a:	2100      	movs	r1, #0
 800096c:	a808      	add	r0, sp, #32
 800096e:	f007 fdbf 	bl	80084f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000972:	2400      	movs	r4, #0
 8000974:	9401      	str	r4, [sp, #4]
 8000976:	9402      	str	r4, [sp, #8]
 8000978:	9403      	str	r4, [sp, #12]
 800097a:	9404      	str	r4, [sp, #16]
 800097c:	9405      	str	r4, [sp, #20]
 800097e:	9406      	str	r4, [sp, #24]
 8000980:	9407      	str	r4, [sp, #28]
  HAL_PWR_EnableBkUpAccess();
 8000982:	f001 fecb 	bl	800271c <HAL_PWR_EnableBkUpAccess>
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8000986:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800098a:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800098e:	f023 0318 	bic.w	r3, r3, #24
 8000992:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000996:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800099a:	6813      	ldr	r3, [r2, #0]
 800099c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80009a0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80009a4:	6013      	str	r3, [r2, #0]
 80009a6:	6813      	ldr	r3, [r2, #0]
 80009a8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80009ac:	9300      	str	r3, [sp, #0]
 80009ae:	9b00      	ldr	r3, [sp, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80009b0:	2324      	movs	r3, #36	; 0x24
 80009b2:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80009b4:	2381      	movs	r3, #129	; 0x81
 80009b6:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80009b8:	2301      	movs	r3, #1
 80009ba:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80009bc:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 80009be:	23b0      	movs	r3, #176	; 0xb0
 80009c0:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80009c2:	9413      	str	r4, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009c4:	a808      	add	r0, sp, #32
 80009c6:	f002 f843 	bl	8002a50 <HAL_RCC_OscConfig>
 80009ca:	b970      	cbnz	r0, 80009ea <SystemClock_Config+0x86>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 80009cc:	234f      	movs	r3, #79	; 0x4f
 80009ce:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80009d0:	2300      	movs	r3, #0
 80009d2:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009d4:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009d6:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009d8:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 80009da:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80009dc:	2102      	movs	r1, #2
 80009de:	a801      	add	r0, sp, #4
 80009e0:	f002 fb68 	bl	80030b4 <HAL_RCC_ClockConfig>
 80009e4:	b918      	cbnz	r0, 80009ee <SystemClock_Config+0x8a>
}
 80009e6:	b01a      	add	sp, #104	; 0x68
 80009e8:	bd10      	pop	{r4, pc}
    Error_Handler();
 80009ea:	f7ff ffb9 	bl	8000960 <Error_Handler>
    Error_Handler();
 80009ee:	f7ff ffb7 	bl	8000960 <Error_Handler>

080009f2 <main>:
{
 80009f2:	b508      	push	{r3, lr}
  HAL_Init();
 80009f4:	f001 f9f6 	bl	8001de4 <HAL_Init>
  SystemClock_Config();
 80009f8:	f7ff ffb4 	bl	8000964 <SystemClock_Config>
  MX_GPIO_Init();
 80009fc:	f7ff ff50 	bl	80008a0 <MX_GPIO_Init>
  MX_SubGHz_Phy_Init();
 8000a00:	f000 fc8d 	bl	800131e <MX_SubGHz_Phy_Init>
	MX_SubGHz_Phy_Process();
 8000a04:	f000 fc91 	bl	800132a <MX_SubGHz_Phy_Process>
  while (1)
 8000a08:	e7fc      	b.n	8000a04 <main+0x12>
	...

08000a0c <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8000a0c:	b500      	push	{lr}
 8000a0e:	b08d      	sub	sp, #52	; 0x34

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_AlarmTypeDef sAlarm = {0};
 8000a10:	222c      	movs	r2, #44	; 0x2c
 8000a12:	2100      	movs	r1, #0
 8000a14:	a801      	add	r0, sp, #4
 8000a16:	f007 fd6b 	bl	80084f0 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000a1a:	4819      	ldr	r0, [pc, #100]	; (8000a80 <MX_RTC_Init+0x74>)
 8000a1c:	4b19      	ldr	r3, [pc, #100]	; (8000a84 <MX_RTC_Init+0x78>)
 8000a1e:	6003      	str	r3, [r0, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 8000a20:	231f      	movs	r3, #31
 8000a22:	6083      	str	r3, [r0, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000a24:	2300      	movs	r3, #0
 8000a26:	6103      	str	r3, [r0, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000a28:	6143      	str	r3, [r0, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000a2a:	6183      	str	r3, [r0, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000a2c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000a30:	61c2      	str	r2, [r0, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8000a32:	6203      	str	r3, [r0, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 8000a34:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000a38:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000a3a:	f002 fea1 	bl	8003780 <HAL_RTC_Init>
 8000a3e:	b9a8      	cbnz	r0, 8000a6c <MX_RTC_Init+0x60>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 8000a40:	480f      	ldr	r0, [pc, #60]	; (8000a80 <MX_RTC_Init+0x74>)
 8000a42:	f002 ffdf 	bl	8003a04 <HAL_RTCEx_SetSSRU_IT>
 8000a46:	b9a0      	cbnz	r0, 8000a72 <MX_RTC_Init+0x66>
    Error_Handler();
  }

  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8000a48:	2200      	movs	r2, #0
 8000a4a:	9208      	str	r2, [sp, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000a4c:	9202      	str	r2, [sp, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8000a4e:	9206      	str	r2, [sp, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8000a50:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8000a54:	9307      	str	r3, [sp, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 8000a56:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000a5a:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, 0) != HAL_OK)
 8000a5c:	a901      	add	r1, sp, #4
 8000a5e:	4808      	ldr	r0, [pc, #32]	; (8000a80 <MX_RTC_Init+0x74>)
 8000a60:	f002 fef4 	bl	800384c <HAL_RTC_SetAlarm_IT>
 8000a64:	b940      	cbnz	r0, 8000a78 <MX_RTC_Init+0x6c>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000a66:	b00d      	add	sp, #52	; 0x34
 8000a68:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000a6c:	f7ff ff78 	bl	8000960 <Error_Handler>
 8000a70:	e7e6      	b.n	8000a40 <MX_RTC_Init+0x34>
    Error_Handler();
 8000a72:	f7ff ff75 	bl	8000960 <Error_Handler>
 8000a76:	e7e7      	b.n	8000a48 <MX_RTC_Init+0x3c>
    Error_Handler();
 8000a78:	f7ff ff72 	bl	8000960 <Error_Handler>
}
 8000a7c:	e7f3      	b.n	8000a66 <MX_RTC_Init+0x5a>
 8000a7e:	bf00      	nop
 8000a80:	20000034 	.word	0x20000034
 8000a84:	40002800 	.word	0x40002800

08000a88 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8000a88:	b510      	push	{r4, lr}
 8000a8a:	b090      	sub	sp, #64	; 0x40
 8000a8c:	4604      	mov	r4, r0

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a8e:	2238      	movs	r2, #56	; 0x38
 8000a90:	2100      	movs	r1, #0
 8000a92:	a802      	add	r0, sp, #8
 8000a94:	f007 fd2c 	bl	80084f0 <memset>
  if(rtcHandle->Instance==RTC)
 8000a98:	6822      	ldr	r2, [r4, #0]
 8000a9a:	4b1a      	ldr	r3, [pc, #104]	; (8000b04 <HAL_RTC_MspInit+0x7c>)
 8000a9c:	429a      	cmp	r2, r3
 8000a9e:	d001      	beq.n	8000aa4 <HAL_RTC_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8000aa0:	b010      	add	sp, #64	; 0x40
 8000aa2:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000aa4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000aa8:	9302      	str	r3, [sp, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000aaa:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000aae:	930f      	str	r3, [sp, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ab0:	a802      	add	r0, sp, #8
 8000ab2:	f002 fc53 	bl	800335c <HAL_RCCEx_PeriphCLKConfig>
 8000ab6:	bb08      	cbnz	r0, 8000afc <HAL_RTC_MspInit+0x74>
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8000ab8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000abc:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8000ac0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000ac4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000ac8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000aca:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000ace:	659a      	str	r2, [r3, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000ad0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ad2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000ad6:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8000ad8:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 8000ada:	2200      	movs	r2, #0
 8000adc:	4611      	mov	r1, r2
 8000ade:	2002      	movs	r0, #2
 8000ae0:	f001 f9ce 	bl	8001e80 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 8000ae4:	2002      	movs	r0, #2
 8000ae6:	f001 fa03 	bl	8001ef0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8000aea:	2200      	movs	r2, #0
 8000aec:	4611      	mov	r1, r2
 8000aee:	202a      	movs	r0, #42	; 0x2a
 8000af0:	f001 f9c6 	bl	8001e80 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8000af4:	202a      	movs	r0, #42	; 0x2a
 8000af6:	f001 f9fb 	bl	8001ef0 <HAL_NVIC_EnableIRQ>
}
 8000afa:	e7d1      	b.n	8000aa0 <HAL_RTC_MspInit+0x18>
      Error_Handler();
 8000afc:	f7ff ff30 	bl	8000960 <Error_Handler>
 8000b00:	e7da      	b.n	8000ab8 <HAL_RTC_MspInit+0x30>
 8000b02:	bf00      	nop
 8000b04:	40002800 	.word	0x40002800

08000b08 <PWR_EnterOffMode>:
void PWR_EnterOffMode(void)
{
  /* USER CODE BEGIN EnterOffMode_1 */

  /* USER CODE END EnterOffMode_1 */
}
 8000b08:	4770      	bx	lr

08000b0a <PWR_ExitOffMode>:
void PWR_ExitOffMode(void)
{
  /* USER CODE BEGIN ExitOffMode_1 */

  /* USER CODE END ExitOffMode_1 */
}
 8000b0a:	4770      	bx	lr

08000b0c <PWR_EnterStopMode>:

void PWR_EnterStopMode(void)
{
 8000b0c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EnterStopMode_1 */

  /* USER CODE END EnterStopMode_1 */
  HAL_SuspendTick();
 8000b0e:	f001 f97f 	bl	8001e10 <HAL_SuspendTick>
  * @rmtoll EXTSCR       C1CSSF        LL_PWR_ClearFlag_C1STOP_C1STB
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_C1STOP_C1STB(void)
{
  WRITE_REG(PWR->EXTSCR, PWR_EXTSCR_C1CSSF);
 8000b12:	2001      	movs	r0, #1
 8000b14:	4b02      	ldr	r3, [pc, #8]	; (8000b20 <PWR_EnterStopMode+0x14>)
 8000b16:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
  LL_PWR_ClearFlag_C1STOP_C1STB();

  /* USER CODE BEGIN EnterStopMode_2 */

  /* USER CODE END EnterStopMode_2 */
  HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 8000b1a:	f001 fe63 	bl	80027e4 <HAL_PWREx_EnterSTOP2Mode>
  /* USER CODE BEGIN EnterStopMode_3 */

  /* USER CODE END EnterStopMode_3 */
}
 8000b1e:	bd08      	pop	{r3, pc}
 8000b20:	58000400 	.word	0x58000400

08000b24 <PWR_ExitSleepMode>:

  /* USER CODE END EnterSleepMode_3 */
}

void PWR_ExitSleepMode(void)
{
 8000b24:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ExitSleepMode_1 */

  /* USER CODE END ExitSleepMode_1 */
  /* Resume sysTick */
  HAL_ResumeTick();
 8000b26:	f001 f97a 	bl	8001e1e <HAL_ResumeTick>

  /* USER CODE BEGIN ExitSleepMode_2 */

  /* USER CODE END ExitSleepMode_2 */
}
 8000b2a:	bd08      	pop	{r3, pc}

08000b2c <PWR_ExitStopMode>:
{
 8000b2c:	b508      	push	{r3, lr}
  HAL_ResumeTick();
 8000b2e:	f001 f976 	bl	8001e1e <HAL_ResumeTick>
  vcom_Resume();
 8000b32:	f000 fb8b 	bl	800124c <vcom_Resume>
}
 8000b36:	bd08      	pop	{r3, pc}

08000b38 <PWR_EnterSleepMode>:
{
 8000b38:	b508      	push	{r3, lr}
  HAL_SuspendTick();
 8000b3a:	f001 f969 	bl	8001e10 <HAL_SuspendTick>
  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8000b3e:	2101      	movs	r1, #1
 8000b40:	2000      	movs	r0, #0
 8000b42:	f001 fdf3 	bl	800272c <HAL_PWR_EnterSLEEPMode>
}
 8000b46:	bd08      	pop	{r3, pc}

08000b48 <HAL_MspInit>:
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b48:	4770      	bx	lr

08000b4a <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b4a:	e7fe      	b.n	8000b4a <NMI_Handler>

08000b4c <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b4c:	e7fe      	b.n	8000b4c <HardFault_Handler>

08000b4e <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b4e:	e7fe      	b.n	8000b4e <MemManage_Handler>

08000b50 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b50:	e7fe      	b.n	8000b50 <BusFault_Handler>

08000b52 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b52:	e7fe      	b.n	8000b52 <UsageFault_Handler>

08000b54 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b54:	4770      	bx	lr

08000b56 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b56:	4770      	bx	lr

08000b58 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b58:	4770      	bx	lr

08000b5a <SysTick_Handler>:

  /* USER CODE END SysTick_IRQn 0 */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b5a:	4770      	bx	lr

08000b5c <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 8000b5c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 8000b5e:	4802      	ldr	r0, [pc, #8]	; (8000b68 <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0xc>)
 8000b60:	f002 ff7c 	bl	8003a5c <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 8000b64:	bd08      	pop	{r3, pc}
 8000b66:	bf00      	nop
 8000b68:	20000034 	.word	0x20000034

08000b6c <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 5 Interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8000b6c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8000b6e:	4802      	ldr	r0, [pc, #8]	; (8000b78 <DMA1_Channel5_IRQHandler+0xc>)
 8000b70:	f001 fbdc 	bl	800232c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8000b74:	bd08      	pop	{r3, pc}
 8000b76:	bf00      	nop
 8000b78:	20000080 	.word	0x20000080

08000b7c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 Interrupt.
  */
void USART2_IRQHandler(void)
{
 8000b7c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000b7e:	4802      	ldr	r0, [pc, #8]	; (8000b88 <USART2_IRQHandler+0xc>)
 8000b80:	f003 fc2a 	bl	80043d8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000b84:	bd08      	pop	{r3, pc}
 8000b86:	bf00      	nop
 8000b88:	200000e0 	.word	0x200000e0

08000b8c <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 8000b8c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8000b8e:	4802      	ldr	r0, [pc, #8]	; (8000b98 <RTC_Alarm_IRQHandler+0xc>)
 8000b90:	f002 fd6e 	bl	8003670 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8000b94:	bd08      	pop	{r3, pc}
 8000b96:	bf00      	nop
 8000b98:	20000034 	.word	0x20000034

08000b9c <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 8000b9c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 8000b9e:	4802      	ldr	r0, [pc, #8]	; (8000ba8 <SUBGHZ_Radio_IRQHandler+0xc>)
 8000ba0:	f003 fa10 	bl	8003fc4 <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 8000ba4:	bd08      	pop	{r3, pc}
 8000ba6:	bf00      	nop
 8000ba8:	2000006c 	.word	0x2000006c

08000bac <EXTI0_IRQHandler>:
  * @brief  This function handles external line 0 interrupt request.
  * @param  None
  * @retval None
  */
void EXTI0_IRQHandler(void)
{
 8000bac:	b508      	push	{r3, lr}
  HAL_GPIO_EXTI_IRQHandler(BUTTON_SW1_PIN);
 8000bae:	2001      	movs	r0, #1
 8000bb0:	f001 fda6 	bl	8002700 <HAL_GPIO_EXTI_IRQHandler>
}
 8000bb4:	bd08      	pop	{r3, pc}

08000bb6 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8000bb6:	b508      	push	{r3, lr}
  HAL_GPIO_EXTI_IRQHandler(BUTTON_SW2_PIN);
 8000bb8:	2002      	movs	r0, #2
 8000bba:	f001 fda1 	bl	8002700 <HAL_GPIO_EXTI_IRQHandler>
}
 8000bbe:	bd08      	pop	{r3, pc}

08000bc0 <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 8000bc0:	b508      	push	{r3, lr}
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8000bc2:	4805      	ldr	r0, [pc, #20]	; (8000bd8 <MX_SUBGHZ_Init+0x18>)
 8000bc4:	2308      	movs	r3, #8
 8000bc6:	6003      	str	r3, [r0, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 8000bc8:	f002 ff7e 	bl	8003ac8 <HAL_SUBGHZ_Init>
 8000bcc:	b900      	cbnz	r0, 8000bd0 <MX_SUBGHZ_Init+0x10>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 8000bce:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000bd0:	f7ff fec6 	bl	8000960 <Error_Handler>
}
 8000bd4:	e7fb      	b.n	8000bce <MX_SUBGHZ_Init+0xe>
 8000bd6:	bf00      	nop
 8000bd8:	2000006c 	.word	0x2000006c

08000bdc <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8000bdc:	b500      	push	{lr}
 8000bde:	b083      	sub	sp, #12
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8000be0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000be4:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8000be6:	f042 0201 	orr.w	r2, r2, #1
 8000bea:	665a      	str	r2, [r3, #100]	; 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8000bec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8000bee:	f003 0301 	and.w	r3, r3, #1
 8000bf2:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8000bf4:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	4611      	mov	r1, r2
 8000bfa:	2032      	movs	r0, #50	; 0x32
 8000bfc:	f001 f940 	bl	8001e80 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 8000c00:	2032      	movs	r0, #50	; 0x32
 8000c02:	f001 f975 	bl	8001ef0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 8000c06:	b003      	add	sp, #12
 8000c08:	f85d fb04 	ldr.w	pc, [sp], #4

08000c0c <tiny_snprintf_like>:

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 8000c0c:	b40c      	push	{r2, r3}
 8000c0e:	b500      	push	{lr}
 8000c10:	b083      	sub	sp, #12
 8000c12:	ab04      	add	r3, sp, #16
 8000c14:	f853 2b04 	ldr.w	r2, [r3], #4
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 8000c18:	9301      	str	r3, [sp, #4]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 8000c1a:	f007 fb73 	bl	8008304 <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 8000c1e:	b003      	add	sp, #12
 8000c20:	f85d eb04 	ldr.w	lr, [sp], #4
 8000c24:	b002      	add	sp, #8
 8000c26:	4770      	bx	lr

08000c28 <TimestampNow>:
{
 8000c28:	b530      	push	{r4, r5, lr}
 8000c2a:	b085      	sub	sp, #20
 8000c2c:	4604      	mov	r4, r0
 8000c2e:	460d      	mov	r5, r1
  SysTime_t curtime = SysTimeGet();
 8000c30:	a802      	add	r0, sp, #8
 8000c32:	f007 f93f 	bl	8007eb4 <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 8000c36:	f9bd 300c 	ldrsh.w	r3, [sp, #12]
 8000c3a:	9300      	str	r3, [sp, #0]
 8000c3c:	9b02      	ldr	r3, [sp, #8]
 8000c3e:	4a05      	ldr	r2, [pc, #20]	; (8000c54 <TimestampNow+0x2c>)
 8000c40:	2110      	movs	r1, #16
 8000c42:	4620      	mov	r0, r4
 8000c44:	f7ff ffe2 	bl	8000c0c <tiny_snprintf_like>
  *size = strlen((char *)buff);
 8000c48:	4620      	mov	r0, r4
 8000c4a:	f7ff fa95 	bl	8000178 <strlen>
 8000c4e:	8028      	strh	r0, [r5, #0]
}
 8000c50:	b005      	add	sp, #20
 8000c52:	bd30      	pop	{r4, r5, pc}
 8000c54:	08008570 	.word	0x08008570

08000c58 <SystemApp_Init>:
{
 8000c58:	b510      	push	{r4, lr}
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8000c5a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000c5e:	6893      	ldr	r3, [r2, #8]
 8000c60:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000c64:	6093      	str	r3, [r2, #8]
  UTIL_TIMER_Init();
 8000c66:	f007 f947 	bl	8007ef8 <UTIL_TIMER_Init>
  SYS_TimerInitialisedFlag = 1;
 8000c6a:	2401      	movs	r4, #1
 8000c6c:	4b0b      	ldr	r3, [pc, #44]	; (8000c9c <SystemApp_Init+0x44>)
 8000c6e:	701c      	strb	r4, [r3, #0]
  DBG_Init();
 8000c70:	f000 f840 	bl	8000cf4 <DBG_Init>
  UTIL_ADV_TRACE_Init();
 8000c74:	f006 fe84 	bl	8007980 <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 8000c78:	4809      	ldr	r0, [pc, #36]	; (8000ca0 <SystemApp_Init+0x48>)
 8000c7a:	f006 fe9b 	bl	80079b4 <UTIL_ADV_TRACE_RegisterTimeStampFunction>
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 8000c7e:	2002      	movs	r0, #2
 8000c80:	f006 fe9e 	bl	80079c0 <UTIL_ADV_TRACE_SetVerboseLevel>
  UTIL_LPM_Init();
 8000c84:	f006 ffac 	bl	8007be0 <UTIL_LPM_Init>
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8000c88:	4621      	mov	r1, r4
 8000c8a:	4620      	mov	r0, r4
 8000c8c:	f006 ffc8 	bl	8007c20 <UTIL_LPM_SetOffMode>
  UTIL_LPM_SetStopMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8000c90:	4621      	mov	r1, r4
 8000c92:	4620      	mov	r0, r4
 8000c94:	f006 ffae 	bl	8007bf4 <UTIL_LPM_SetStopMode>
}
 8000c98:	bd10      	pop	{r4, pc}
 8000c9a:	bf00      	nop
 8000c9c:	20000078 	.word	0x20000078
 8000ca0:	08000c29 	.word	0x08000c29

08000ca4 <UTIL_SEQ_Idle>:
{
 8000ca4:	b508      	push	{r3, lr}
  UTIL_LPM_EnterLowPower();
 8000ca6:	f006 ffd1 	bl	8007c4c <UTIL_LPM_EnterLowPower>
}
 8000caa:	bd08      	pop	{r3, pc}

08000cac <UTIL_ADV_TRACE_PreSendHook>:
{
 8000cac:	b508      	push	{r3, lr}
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 8000cae:	2101      	movs	r1, #1
 8000cb0:	2002      	movs	r0, #2
 8000cb2:	f006 ff9f 	bl	8007bf4 <UTIL_LPM_SetStopMode>
}
 8000cb6:	bd08      	pop	{r3, pc}

08000cb8 <UTIL_ADV_TRACE_PostSendHook>:
{
 8000cb8:	b508      	push	{r3, lr}
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 8000cba:	2100      	movs	r1, #0
 8000cbc:	2002      	movs	r0, #2
 8000cbe:	f006 ff99 	bl	8007bf4 <UTIL_LPM_SetStopMode>
}
 8000cc2:	bd08      	pop	{r3, pc}

08000cc4 <HAL_InitTick>:
  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 8000cc4:	2000      	movs	r0, #0
 8000cc6:	4770      	bx	lr

08000cc8 <HAL_GetTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
uint32_t HAL_GetTick(void)
{
 8000cc8:	b508      	push	{r3, lr}
  uint32_t ret = 0;
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  if (SYS_TimerInitialisedFlag == 0)
 8000cca:	4b04      	ldr	r3, [pc, #16]	; (8000cdc <HAL_GetTick+0x14>)
 8000ccc:	781b      	ldrb	r3, [r3, #0]
 8000cce:	b90b      	cbnz	r3, 8000cd4 <HAL_GetTick+0xc>
  uint32_t ret = 0;
 8000cd0:	2000      	movs	r0, #0
  }
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
  return ret;
}
 8000cd2:	bd08      	pop	{r3, pc}
    ret = TIMER_IF_GetTimerValue();
 8000cd4:	f000 f884 	bl	8000de0 <TIMER_IF_GetTimerValue>
 8000cd8:	e7fb      	b.n	8000cd2 <HAL_GetTick+0xa>
 8000cda:	bf00      	nop
 8000cdc:	20000078 	.word	0x20000078

08000ce0 <HAL_Delay>:

/**
  * @note This function overwrites the __weak one from HAL
  */
void HAL_Delay(__IO uint32_t Delay)
{
 8000ce0:	b500      	push	{lr}
 8000ce2:	b083      	sub	sp, #12
 8000ce4:	9001      	str	r0, [sp, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 8000ce6:	9801      	ldr	r0, [sp, #4]
 8000ce8:	f000 f960 	bl	8000fac <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 8000cec:	b003      	add	sp, #12
 8000cee:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08000cf4 <DBG_Init>:

/**
  * @brief Initializes the SW probes pins and the monitor RF pins via Alternate Function
  */
void DBG_Init(void)
{
 8000cf4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000cf6:	b089      	sub	sp, #36	; 0x24
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
  SET_BIT(EXTI->IMR2, ExtiLine);
 8000cf8:	4a22      	ldr	r2, [pc, #136]	; (8000d84 <DBG_Init+0x90>)
 8000cfa:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8000cfe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d02:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  HAL_DBGMCU_DisableDBGStandbyMode();
#elif defined (DEBUGGER_ENABLED) && ( DEBUGGER_ENABLED == 1 )
  /*Debug power up request wakeup CBDGPWRUPREQ*/
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_46);
  /* Disabled HAL_DBGMCU_  */
  HAL_DBGMCU_EnableDBGSleepMode();
 8000d06:	f001 f891 	bl	8001e2c <HAL_DBGMCU_EnableDBGSleepMode>
  HAL_DBGMCU_EnableDBGStopMode();
 8000d0a:	f001 f897 	bl	8001e3c <HAL_DBGMCU_EnableDBGStopMode>
  HAL_DBGMCU_EnableDBGStandbyMode();
 8000d0e:	f001 f89d 	bl	8001e4c <HAL_DBGMCU_EnableDBGStandbyMode>
#elif !defined (DEBUGGER_ENABLED)
#error "DEBUGGER_ENABLED not defined or out of range <0,1>"
#endif /* DEBUGGER_OFF */

  GPIO_InitTypeDef  GPIO_InitStruct = {0};
 8000d12:	2400      	movs	r4, #0
 8000d14:	9403      	str	r4, [sp, #12]
 8000d16:	9404      	str	r4, [sp, #16]
 8000d18:	9405      	str	r4, [sp, #20]
 8000d1a:	9406      	str	r4, [sp, #24]
 8000d1c:	9407      	str	r4, [sp, #28]

  /* Configure the GPIO pin */
  GPIO_InitStruct.Mode   = GPIO_MODE_OUTPUT_PP;
 8000d1e:	2301      	movs	r3, #1
 8000d20:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull   = GPIO_NOPULL;
  GPIO_InitStruct.Speed  = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d22:	2303      	movs	r3, #3
 8000d24:	9306      	str	r3, [sp, #24]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000d26:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000d2a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000d2c:	f042 0202 	orr.w	r2, r2, #2
 8000d30:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000d32:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000d34:	f002 0202 	and.w	r2, r2, #2
 8000d38:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 8000d3a:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000d3c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000d3e:	f042 0202 	orr.w	r2, r2, #2
 8000d42:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000d44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d46:	f003 0302 	and.w	r3, r3, #2
 8000d4a:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8000d4c:	9b01      	ldr	r3, [sp, #4]

  /* Enable the GPIO Clock */
  PROBE_LINE1_CLK_ENABLE();
  PROBE_LINE2_CLK_ENABLE();

  GPIO_InitStruct.Pin    = PROBE_LINE1_PIN;
 8000d4e:	f44f 5780 	mov.w	r7, #4096	; 0x1000
 8000d52:	9703      	str	r7, [sp, #12]
  HAL_GPIO_Init(PROBE_LINE1_PORT, &GPIO_InitStruct);
 8000d54:	4d0c      	ldr	r5, [pc, #48]	; (8000d88 <DBG_Init+0x94>)
 8000d56:	a903      	add	r1, sp, #12
 8000d58:	4628      	mov	r0, r5
 8000d5a:	f001 fb7b 	bl	8002454 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin    = PROBE_LINE2_PIN;
 8000d5e:	f44f 5600 	mov.w	r6, #8192	; 0x2000
 8000d62:	9603      	str	r6, [sp, #12]
  HAL_GPIO_Init(PROBE_LINE2_PORT, &GPIO_InitStruct);
 8000d64:	a903      	add	r1, sp, #12
 8000d66:	4628      	mov	r0, r5
 8000d68:	f001 fb74 	bl	8002454 <HAL_GPIO_Init>

  /* Reset probe Pins */
  HAL_GPIO_WritePin(PROBE_LINE1_PORT, PROBE_LINE1_PIN, GPIO_PIN_RESET);
 8000d6c:	4622      	mov	r2, r4
 8000d6e:	4639      	mov	r1, r7
 8000d70:	4628      	mov	r0, r5
 8000d72:	f001 fcbf 	bl	80026f4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PROBE_LINE2_PORT, PROBE_LINE2_PIN, GPIO_PIN_RESET);
 8000d76:	4622      	mov	r2, r4
 8000d78:	4631      	mov	r1, r6
 8000d7a:	4628      	mov	r0, r5
 8000d7c:	f001 fcba 	bl	80026f4 <HAL_GPIO_WritePin>
#endif /* DEBUG_RF_BUSY_ENABLED */

  /* USER CODE BEGIN DBG_Init_3 */

  /* USER CODE END DBG_Init_3 */
}
 8000d80:	b009      	add	sp, #36	; 0x24
 8000d82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d84:	58000800 	.word	0x58000800
 8000d88:	48000400 	.word	0x48000400

08000d8c <TIMER_IF_SetTimerContext>:
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 8000d8c:	4b06      	ldr	r3, [pc, #24]	; (8000da8 <TIMER_IF_SetTimerContext+0x1c>)
 8000d8e:	6898      	ldr	r0, [r3, #8]
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  uint32_t ssr = LL_RTC_TIME_GetSubSecond(RTC);
  /* read twice to make sure value it valid*/
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8000d90:	e001      	b.n	8000d96 <TIMER_IF_SetTimerContext+0xa>
 8000d92:	4b05      	ldr	r3, [pc, #20]	; (8000da8 <TIMER_IF_SetTimerContext+0x1c>)
 8000d94:	6898      	ldr	r0, [r3, #8]
 8000d96:	4b04      	ldr	r3, [pc, #16]	; (8000da8 <TIMER_IF_SetTimerContext+0x1c>)
 8000d98:	689b      	ldr	r3, [r3, #8]
 8000d9a:	4283      	cmp	r3, r0
 8000d9c:	d1f9      	bne.n	8000d92 <TIMER_IF_SetTimerContext+0x6>
  {
    ssr = LL_RTC_TIME_GetSubSecond(RTC);
  }
  return UINT32_MAX - ssr;
 8000d9e:	43c0      	mvns	r0, r0
  RtcTimerContext = GetTimerTicks();
 8000da0:	4b02      	ldr	r3, [pc, #8]	; (8000dac <TIMER_IF_SetTimerContext+0x20>)
 8000da2:	6018      	str	r0, [r3, #0]
}
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop
 8000da8:	40002800 	.word	0x40002800
 8000dac:	2000007c 	.word	0x2000007c

08000db0 <TIMER_IF_GetTimerContext>:
}
 8000db0:	4b01      	ldr	r3, [pc, #4]	; (8000db8 <TIMER_IF_GetTimerContext+0x8>)
 8000db2:	6818      	ldr	r0, [r3, #0]
 8000db4:	4770      	bx	lr
 8000db6:	bf00      	nop
 8000db8:	2000007c 	.word	0x2000007c

08000dbc <TIMER_IF_GetTimerElapsedTime>:
 8000dbc:	4b06      	ldr	r3, [pc, #24]	; (8000dd8 <TIMER_IF_GetTimerElapsedTime+0x1c>)
 8000dbe:	6898      	ldr	r0, [r3, #8]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8000dc0:	e001      	b.n	8000dc6 <TIMER_IF_GetTimerElapsedTime+0xa>
 8000dc2:	4b05      	ldr	r3, [pc, #20]	; (8000dd8 <TIMER_IF_GetTimerElapsedTime+0x1c>)
 8000dc4:	6898      	ldr	r0, [r3, #8]
 8000dc6:	4b04      	ldr	r3, [pc, #16]	; (8000dd8 <TIMER_IF_GetTimerElapsedTime+0x1c>)
 8000dc8:	689b      	ldr	r3, [r3, #8]
 8000dca:	4283      	cmp	r3, r0
 8000dcc:	d1f9      	bne.n	8000dc2 <TIMER_IF_GetTimerElapsedTime+0x6>
  return UINT32_MAX - ssr;
 8000dce:	43c0      	mvns	r0, r0
  ret = ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 8000dd0:	4b02      	ldr	r3, [pc, #8]	; (8000ddc <TIMER_IF_GetTimerElapsedTime+0x20>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
}
 8000dd4:	1ac0      	subs	r0, r0, r3
 8000dd6:	4770      	bx	lr
 8000dd8:	40002800 	.word	0x40002800
 8000ddc:	2000007c 	.word	0x2000007c

08000de0 <TIMER_IF_GetTimerValue>:
  if (RTC_Initialized == true)
 8000de0:	4b07      	ldr	r3, [pc, #28]	; (8000e00 <TIMER_IF_GetTimerValue+0x20>)
 8000de2:	781b      	ldrb	r3, [r3, #0]
 8000de4:	b153      	cbz	r3, 8000dfc <TIMER_IF_GetTimerValue+0x1c>
 8000de6:	4b07      	ldr	r3, [pc, #28]	; (8000e04 <TIMER_IF_GetTimerValue+0x24>)
 8000de8:	6898      	ldr	r0, [r3, #8]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8000dea:	e001      	b.n	8000df0 <TIMER_IF_GetTimerValue+0x10>
 8000dec:	4b05      	ldr	r3, [pc, #20]	; (8000e04 <TIMER_IF_GetTimerValue+0x24>)
 8000dee:	6898      	ldr	r0, [r3, #8]
 8000df0:	4b04      	ldr	r3, [pc, #16]	; (8000e04 <TIMER_IF_GetTimerValue+0x24>)
 8000df2:	689b      	ldr	r3, [r3, #8]
 8000df4:	4283      	cmp	r3, r0
 8000df6:	d1f9      	bne.n	8000dec <TIMER_IF_GetTimerValue+0xc>
  return UINT32_MAX - ssr;
 8000df8:	43c0      	mvns	r0, r0
 8000dfa:	4770      	bx	lr
  uint32_t ret = 0;
 8000dfc:	2000      	movs	r0, #0
}
 8000dfe:	4770      	bx	lr
 8000e00:	20000079 	.word	0x20000079
 8000e04:	40002800 	.word	0x40002800

08000e08 <TIMER_IF_GetMinimumTimeout>:
}
 8000e08:	2003      	movs	r0, #3
 8000e0a:	4770      	bx	lr

08000e0c <TIMER_IF_Convert_ms2Tick>:
{
 8000e0c:	b508      	push	{r3, lr}
 8000e0e:	4601      	mov	r1, r0
  ret = ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 8000e10:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000e14:	2300      	movs	r3, #0
 8000e16:	0280      	lsls	r0, r0, #10
 8000e18:	0d89      	lsrs	r1, r1, #22
 8000e1a:	f7ff fb9d 	bl	8000558 <__aeabi_uldivmod>
}
 8000e1e:	bd08      	pop	{r3, pc}

08000e20 <TIMER_IF_Convert_Tick2ms>:
  ret = ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 8000e20:	0ec2      	lsrs	r2, r0, #27
 8000e22:	0143      	lsls	r3, r0, #5
 8000e24:	1a1b      	subs	r3, r3, r0
 8000e26:	f162 0200 	sbc.w	r2, r2, #0
 8000e2a:	0092      	lsls	r2, r2, #2
 8000e2c:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
 8000e30:	009b      	lsls	r3, r3, #2
 8000e32:	181b      	adds	r3, r3, r0
 8000e34:	f142 0000 	adc.w	r0, r2, #0
 8000e38:	00c0      	lsls	r0, r0, #3
 8000e3a:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 8000e3e:	f3c3 13d5 	ubfx	r3, r3, #7, #22
}
 8000e42:	ea43 5080 	orr.w	r0, r3, r0, lsl #22
 8000e46:	4770      	bx	lr

08000e48 <TIMER_IF_StopTimer>:
{
 8000e48:	b510      	push	{r4, lr}
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 8000e4a:	4b07      	ldr	r3, [pc, #28]	; (8000e68 <TIMER_IF_StopTimer+0x20>)
 8000e4c:	2201      	movs	r2, #1
 8000e4e:	65da      	str	r2, [r3, #92]	; 0x5c
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8000e50:	4c06      	ldr	r4, [pc, #24]	; (8000e6c <TIMER_IF_StopTimer+0x24>)
 8000e52:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e56:	4620      	mov	r0, r4
 8000e58:	f002 fbca 	bl	80035f0 <HAL_RTC_DeactivateAlarm>
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8000e5c:	f04f 33ff 	mov.w	r3, #4294967295
 8000e60:	6323      	str	r3, [r4, #48]	; 0x30
}
 8000e62:	2000      	movs	r0, #0
 8000e64:	bd10      	pop	{r4, pc}
 8000e66:	bf00      	nop
 8000e68:	40002800 	.word	0x40002800
 8000e6c:	20000034 	.word	0x20000034

08000e70 <TIMER_IF_BkUp_Write_MSBticks>:
{
 8000e70:	b508      	push	{r3, lr}
 8000e72:	4602      	mov	r2, r0
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 8000e74:	2102      	movs	r1, #2
 8000e76:	4802      	ldr	r0, [pc, #8]	; (8000e80 <TIMER_IF_BkUp_Write_MSBticks+0x10>)
 8000e78:	f002 fe05 	bl	8003a86 <HAL_RTCEx_BKUPWrite>
}
 8000e7c:	bd08      	pop	{r3, pc}
 8000e7e:	bf00      	nop
 8000e80:	20000034 	.word	0x20000034

08000e84 <TIMER_IF_Init>:
{
 8000e84:	b538      	push	{r3, r4, r5, lr}
  if (RTC_Initialized == false)
 8000e86:	4b0f      	ldr	r3, [pc, #60]	; (8000ec4 <TIMER_IF_Init+0x40>)
 8000e88:	781b      	ldrb	r3, [r3, #0]
 8000e8a:	b10b      	cbz	r3, 8000e90 <TIMER_IF_Init+0xc>
}
 8000e8c:	2000      	movs	r0, #0
 8000e8e:	bd38      	pop	{r3, r4, r5, pc}
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8000e90:	4c0d      	ldr	r4, [pc, #52]	; (8000ec8 <TIMER_IF_Init+0x44>)
 8000e92:	f04f 35ff 	mov.w	r5, #4294967295
 8000e96:	6325      	str	r5, [r4, #48]	; 0x30
    MX_RTC_Init();
 8000e98:	f7ff fdb8 	bl	8000a0c <MX_RTC_Init>
    TIMER_IF_StopTimer();
 8000e9c:	f7ff ffd4 	bl	8000e48 <TIMER_IF_StopTimer>
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8000ea0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ea4:	4620      	mov	r0, r4
 8000ea6:	f002 fba3 	bl	80035f0 <HAL_RTC_DeactivateAlarm>
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8000eaa:	6325      	str	r5, [r4, #48]	; 0x30
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 8000eac:	4620      	mov	r0, r4
 8000eae:	f002 fd89 	bl	80039c4 <HAL_RTCEx_EnableBypassShadow>
    TIMER_IF_BkUp_Write_MSBticks(0);
 8000eb2:	2000      	movs	r0, #0
 8000eb4:	f7ff ffdc 	bl	8000e70 <TIMER_IF_BkUp_Write_MSBticks>
    TIMER_IF_SetTimerContext();
 8000eb8:	f7ff ff68 	bl	8000d8c <TIMER_IF_SetTimerContext>
    RTC_Initialized = true;
 8000ebc:	4b01      	ldr	r3, [pc, #4]	; (8000ec4 <TIMER_IF_Init+0x40>)
 8000ebe:	2201      	movs	r2, #1
 8000ec0:	701a      	strb	r2, [r3, #0]
 8000ec2:	e7e3      	b.n	8000e8c <TIMER_IF_Init+0x8>
 8000ec4:	20000079 	.word	0x20000079
 8000ec8:	20000034 	.word	0x20000034

08000ecc <TIMER_IF_BkUp_Write_Seconds>:
{
 8000ecc:	b508      	push	{r3, lr}
 8000ece:	4602      	mov	r2, r0
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 8000ed0:	2100      	movs	r1, #0
 8000ed2:	4802      	ldr	r0, [pc, #8]	; (8000edc <TIMER_IF_BkUp_Write_Seconds+0x10>)
 8000ed4:	f002 fdd7 	bl	8003a86 <HAL_RTCEx_BKUPWrite>
}
 8000ed8:	bd08      	pop	{r3, pc}
 8000eda:	bf00      	nop
 8000edc:	20000034 	.word	0x20000034

08000ee0 <TIMER_IF_BkUp_Write_SubSeconds>:
{
 8000ee0:	b508      	push	{r3, lr}
 8000ee2:	4602      	mov	r2, r0
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 8000ee4:	2101      	movs	r1, #1
 8000ee6:	4802      	ldr	r0, [pc, #8]	; (8000ef0 <TIMER_IF_BkUp_Write_SubSeconds+0x10>)
 8000ee8:	f002 fdcd 	bl	8003a86 <HAL_RTCEx_BKUPWrite>
}
 8000eec:	bd08      	pop	{r3, pc}
 8000eee:	bf00      	nop
 8000ef0:	20000034 	.word	0x20000034

08000ef4 <TIMER_IF_StartTimer>:
{
 8000ef4:	b510      	push	{r4, lr}
 8000ef6:	b08c      	sub	sp, #48	; 0x30
 8000ef8:	4604      	mov	r4, r0
  RTC_AlarmTypeDef sAlarm = {0};
 8000efa:	222c      	movs	r2, #44	; 0x2c
 8000efc:	2100      	movs	r1, #0
 8000efe:	a801      	add	r0, sp, #4
 8000f00:	f007 faf6 	bl	80084f0 <memset>
  TIMER_IF_StopTimer();
 8000f04:	f7ff ffa0 	bl	8000e48 <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 8000f08:	4b0c      	ldr	r3, [pc, #48]	; (8000f3c <TIMER_IF_StartTimer+0x48>)
 8000f0a:	6818      	ldr	r0, [r3, #0]
 8000f0c:	4404      	add	r4, r0
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	9308      	str	r3, [sp, #32]
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 8000f12:	43e4      	mvns	r4, r4
 8000f14:	9402      	str	r4, [sp, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8000f16:	9306      	str	r3, [sp, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8000f18:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8000f1c:	9307      	str	r3, [sp, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 8000f1e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f22:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000f24:	2201      	movs	r2, #1
 8000f26:	a901      	add	r1, sp, #4
 8000f28:	4805      	ldr	r0, [pc, #20]	; (8000f40 <TIMER_IF_StartTimer+0x4c>)
 8000f2a:	f002 fc8f 	bl	800384c <HAL_RTC_SetAlarm_IT>
 8000f2e:	b910      	cbnz	r0, 8000f36 <TIMER_IF_StartTimer+0x42>
}
 8000f30:	2000      	movs	r0, #0
 8000f32:	b00c      	add	sp, #48	; 0x30
 8000f34:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000f36:	f7ff fd13 	bl	8000960 <Error_Handler>
 8000f3a:	e7f9      	b.n	8000f30 <TIMER_IF_StartTimer+0x3c>
 8000f3c:	2000007c 	.word	0x2000007c
 8000f40:	20000034 	.word	0x20000034

08000f44 <TIMER_IF_BkUp_Read_MSBticks>:
{
 8000f44:	b508      	push	{r3, lr}
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 8000f46:	2102      	movs	r1, #2
 8000f48:	4801      	ldr	r0, [pc, #4]	; (8000f50 <TIMER_IF_BkUp_Read_MSBticks+0xc>)
 8000f4a:	f002 fda3 	bl	8003a94 <HAL_RTCEx_BKUPRead>
}
 8000f4e:	bd08      	pop	{r3, pc}
 8000f50:	20000034 	.word	0x20000034

08000f54 <TIMER_IF_GetTime>:
{
 8000f54:	b538      	push	{r3, r4, r5, lr}
 8000f56:	4605      	mov	r5, r0
 8000f58:	4b0b      	ldr	r3, [pc, #44]	; (8000f88 <TIMER_IF_GetTime+0x34>)
 8000f5a:	689c      	ldr	r4, [r3, #8]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8000f5c:	e001      	b.n	8000f62 <TIMER_IF_GetTime+0xe>
 8000f5e:	4b0a      	ldr	r3, [pc, #40]	; (8000f88 <TIMER_IF_GetTime+0x34>)
 8000f60:	689c      	ldr	r4, [r3, #8]
 8000f62:	4a09      	ldr	r2, [pc, #36]	; (8000f88 <TIMER_IF_GetTime+0x34>)
 8000f64:	6892      	ldr	r2, [r2, #8]
 8000f66:	42a2      	cmp	r2, r4
 8000f68:	d1f9      	bne.n	8000f5e <TIMER_IF_GetTime+0xa>
  return UINT32_MAX - ssr;
 8000f6a:	43e4      	mvns	r4, r4
  uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 8000f6c:	f7ff ffea 	bl	8000f44 <TIMER_IF_BkUp_Read_MSBticks>
  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 8000f70:	4623      	mov	r3, r4
  seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 8000f72:	0aa4      	lsrs	r4, r4, #10
 8000f74:	ea44 5480 	orr.w	r4, r4, r0, lsl #22
  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 8000f78:	f3c3 0009 	ubfx	r0, r3, #0, #10
 8000f7c:	f7ff ff50 	bl	8000e20 <TIMER_IF_Convert_Tick2ms>
 8000f80:	8028      	strh	r0, [r5, #0]
}
 8000f82:	4620      	mov	r0, r4
 8000f84:	bd38      	pop	{r3, r4, r5, pc}
 8000f86:	bf00      	nop
 8000f88:	40002800 	.word	0x40002800

08000f8c <TIMER_IF_BkUp_Read_Seconds>:
{
 8000f8c:	b508      	push	{r3, lr}
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 8000f8e:	2100      	movs	r1, #0
 8000f90:	4801      	ldr	r0, [pc, #4]	; (8000f98 <TIMER_IF_BkUp_Read_Seconds+0xc>)
 8000f92:	f002 fd7f 	bl	8003a94 <HAL_RTCEx_BKUPRead>
}
 8000f96:	bd08      	pop	{r3, pc}
 8000f98:	20000034 	.word	0x20000034

08000f9c <TIMER_IF_BkUp_Read_SubSeconds>:
{
 8000f9c:	b508      	push	{r3, lr}
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 8000f9e:	2101      	movs	r1, #1
 8000fa0:	4801      	ldr	r0, [pc, #4]	; (8000fa8 <TIMER_IF_BkUp_Read_SubSeconds+0xc>)
 8000fa2:	f002 fd77 	bl	8003a94 <HAL_RTCEx_BKUPRead>
}
 8000fa6:	bd08      	pop	{r3, pc}
 8000fa8:	20000034 	.word	0x20000034

08000fac <TIMER_IF_DelayMs>:
{
 8000fac:	b508      	push	{r3, lr}
  uint32_t delayTicks = TIMER_IF_Convert_ms2Tick(delay);
 8000fae:	f7ff ff2d 	bl	8000e0c <TIMER_IF_Convert_ms2Tick>
 8000fb2:	4b0d      	ldr	r3, [pc, #52]	; (8000fe8 <TIMER_IF_DelayMs+0x3c>)
 8000fb4:	6899      	ldr	r1, [r3, #8]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8000fb6:	e001      	b.n	8000fbc <TIMER_IF_DelayMs+0x10>
 8000fb8:	4b0b      	ldr	r3, [pc, #44]	; (8000fe8 <TIMER_IF_DelayMs+0x3c>)
 8000fba:	6899      	ldr	r1, [r3, #8]
 8000fbc:	4a0a      	ldr	r2, [pc, #40]	; (8000fe8 <TIMER_IF_DelayMs+0x3c>)
 8000fbe:	6892      	ldr	r2, [r2, #8]
 8000fc0:	428a      	cmp	r2, r1
 8000fc2:	d1f9      	bne.n	8000fb8 <TIMER_IF_DelayMs+0xc>
  return UINT32_MAX - ssr;
 8000fc4:	43c9      	mvns	r1, r1
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8000fc6:	e00a      	b.n	8000fde <TIMER_IF_DelayMs+0x32>
 8000fc8:	4b07      	ldr	r3, [pc, #28]	; (8000fe8 <TIMER_IF_DelayMs+0x3c>)
 8000fca:	689b      	ldr	r3, [r3, #8]
 8000fcc:	4a06      	ldr	r2, [pc, #24]	; (8000fe8 <TIMER_IF_DelayMs+0x3c>)
 8000fce:	6892      	ldr	r2, [r2, #8]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8000fd0:	429a      	cmp	r2, r3
 8000fd2:	d1f9      	bne.n	8000fc8 <TIMER_IF_DelayMs+0x1c>
  return UINT32_MAX - ssr;
 8000fd4:	43db      	mvns	r3, r3
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8000fd6:	1a5b      	subs	r3, r3, r1
 8000fd8:	4283      	cmp	r3, r0
 8000fda:	d203      	bcs.n	8000fe4 <TIMER_IF_DelayMs+0x38>
    __NOP();
 8000fdc:	bf00      	nop
 8000fde:	4b02      	ldr	r3, [pc, #8]	; (8000fe8 <TIMER_IF_DelayMs+0x3c>)
 8000fe0:	689b      	ldr	r3, [r3, #8]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8000fe2:	e7f3      	b.n	8000fcc <TIMER_IF_DelayMs+0x20>
}
 8000fe4:	bd08      	pop	{r3, pc}
 8000fe6:	bf00      	nop
 8000fe8:	40002800 	.word	0x40002800

08000fec <HAL_RTC_AlarmAEventCallback>:
{
 8000fec:	b508      	push	{r3, lr}
  UTIL_TIMER_IRQ_MAP_PROCESS();
 8000fee:	f007 f8a7 	bl	8008140 <UTIL_TIMER_IRQ_Handler>
}
 8000ff2:	bd08      	pop	{r3, pc}

08000ff4 <HAL_RTCEx_SSRUEventCallback>:
{
 8000ff4:	b508      	push	{r3, lr}
  uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 8000ff6:	f7ff ffa5 	bl	8000f44 <TIMER_IF_BkUp_Read_MSBticks>
  TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 8000ffa:	3001      	adds	r0, #1
 8000ffc:	f7ff ff38 	bl	8000e70 <TIMER_IF_BkUp_Write_MSBticks>
}
 8001000:	bd08      	pop	{r3, pc}
	...

08001004 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001004:	b508      	push	{r3, lr}
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001006:	4817      	ldr	r0, [pc, #92]	; (8001064 <MX_USART2_UART_Init+0x60>)
 8001008:	4b17      	ldr	r3, [pc, #92]	; (8001068 <MX_USART2_UART_Init+0x64>)
 800100a:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 800100c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001010:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001012:	2300      	movs	r3, #0
 8001014:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001016:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001018:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800101a:	220c      	movs	r2, #12
 800101c:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800101e:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001020:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001022:	6203      	str	r3, [r0, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001024:	6243      	str	r3, [r0, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001026:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001028:	f004 f892 	bl	8005150 <HAL_UART_Init>
 800102c:	b970      	cbnz	r0, 800104c <MX_USART2_UART_Init+0x48>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800102e:	2100      	movs	r1, #0
 8001030:	480c      	ldr	r0, [pc, #48]	; (8001064 <MX_USART2_UART_Init+0x60>)
 8001032:	f004 fa42 	bl	80054ba <HAL_UARTEx_SetTxFifoThreshold>
 8001036:	b960      	cbnz	r0, 8001052 <MX_USART2_UART_Init+0x4e>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001038:	2100      	movs	r1, #0
 800103a:	480a      	ldr	r0, [pc, #40]	; (8001064 <MX_USART2_UART_Init+0x60>)
 800103c:	f004 fa62 	bl	8005504 <HAL_UARTEx_SetRxFifoThreshold>
 8001040:	b950      	cbnz	r0, 8001058 <MX_USART2_UART_Init+0x54>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_EnableFifoMode(&huart2) != HAL_OK)
 8001042:	4808      	ldr	r0, [pc, #32]	; (8001064 <MX_USART2_UART_Init+0x60>)
 8001044:	f004 fa15 	bl	8005472 <HAL_UARTEx_EnableFifoMode>
 8001048:	b948      	cbnz	r0, 800105e <MX_USART2_UART_Init+0x5a>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800104a:	bd08      	pop	{r3, pc}
    Error_Handler();
 800104c:	f7ff fc88 	bl	8000960 <Error_Handler>
 8001050:	e7ed      	b.n	800102e <MX_USART2_UART_Init+0x2a>
    Error_Handler();
 8001052:	f7ff fc85 	bl	8000960 <Error_Handler>
 8001056:	e7ef      	b.n	8001038 <MX_USART2_UART_Init+0x34>
    Error_Handler();
 8001058:	f7ff fc82 	bl	8000960 <Error_Handler>
 800105c:	e7f1      	b.n	8001042 <MX_USART2_UART_Init+0x3e>
    Error_Handler();
 800105e:	f7ff fc7f 	bl	8000960 <Error_Handler>
}
 8001062:	e7f2      	b.n	800104a <MX_USART2_UART_Init+0x46>
 8001064:	200000e0 	.word	0x200000e0
 8001068:	40004400 	.word	0x40004400

0800106c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800106c:	b530      	push	{r4, r5, lr}
 800106e:	b097      	sub	sp, #92	; 0x5c
 8001070:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001072:	2100      	movs	r1, #0
 8001074:	9111      	str	r1, [sp, #68]	; 0x44
 8001076:	9112      	str	r1, [sp, #72]	; 0x48
 8001078:	9113      	str	r1, [sp, #76]	; 0x4c
 800107a:	9114      	str	r1, [sp, #80]	; 0x50
 800107c:	9115      	str	r1, [sp, #84]	; 0x54
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800107e:	2238      	movs	r2, #56	; 0x38
 8001080:	a803      	add	r0, sp, #12
 8001082:	f007 fa35 	bl	80084f0 <memset>
  if(uartHandle->Instance==USART2)
 8001086:	6822      	ldr	r2, [r4, #0]
 8001088:	4b2d      	ldr	r3, [pc, #180]	; (8001140 <HAL_UART_MspInit+0xd4>)
 800108a:	429a      	cmp	r2, r3
 800108c:	d001      	beq.n	8001092 <HAL_UART_MspInit+0x26>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800108e:	b017      	add	sp, #92	; 0x5c
 8001090:	bd30      	pop	{r4, r5, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001092:	2302      	movs	r3, #2
 8001094:	9303      	str	r3, [sp, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 8001096:	4b2b      	ldr	r3, [pc, #172]	; (8001144 <HAL_UART_MspInit+0xd8>)
 8001098:	9305      	str	r3, [sp, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800109a:	a803      	add	r0, sp, #12
 800109c:	f002 f95e 	bl	800335c <HAL_RCCEx_PeriphCLKConfig>
 80010a0:	2800      	cmp	r0, #0
 80010a2:	d144      	bne.n	800112e <HAL_UART_MspInit+0xc2>
  SET_BIT(RCC->APB1ENR1, Periphs);
 80010a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80010a8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80010aa:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80010ae:	659a      	str	r2, [r3, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80010b0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80010b2:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80010b6:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 80010b8:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80010ba:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80010bc:	f042 0201 	orr.w	r2, r2, #1
 80010c0:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80010c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010c4:	f003 0301 	and.w	r3, r3, #1
 80010c8:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 80010ca:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = USARTx_RX_Pin|USARTx_TX_Pin;
 80010cc:	230c      	movs	r3, #12
 80010ce:	9311      	str	r3, [sp, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010d0:	2302      	movs	r3, #2
 80010d2:	9312      	str	r3, [sp, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d4:	2500      	movs	r5, #0
 80010d6:	9513      	str	r5, [sp, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010d8:	2303      	movs	r3, #3
 80010da:	9314      	str	r3, [sp, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80010dc:	2307      	movs	r3, #7
 80010de:	9315      	str	r3, [sp, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010e0:	a911      	add	r1, sp, #68	; 0x44
 80010e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010e6:	f001 f9b5 	bl	8002454 <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Channel5;
 80010ea:	4817      	ldr	r0, [pc, #92]	; (8001148 <HAL_UART_MspInit+0xdc>)
 80010ec:	4b17      	ldr	r3, [pc, #92]	; (800114c <HAL_UART_MspInit+0xe0>)
 80010ee:	6003      	str	r3, [r0, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 80010f0:	2314      	movs	r3, #20
 80010f2:	6043      	str	r3, [r0, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80010f4:	2310      	movs	r3, #16
 80010f6:	6083      	str	r3, [r0, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010f8:	60c5      	str	r5, [r0, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80010fa:	2380      	movs	r3, #128	; 0x80
 80010fc:	6103      	str	r3, [r0, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80010fe:	6145      	str	r5, [r0, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001100:	6185      	str	r5, [r0, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001102:	61c5      	str	r5, [r0, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001104:	6205      	str	r5, [r0, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001106:	f000 ff83 	bl	8002010 <HAL_DMA_Init>
 800110a:	b998      	cbnz	r0, 8001134 <HAL_UART_MspInit+0xc8>
    if (HAL_DMA_ConfigChannelAttributes(&hdma_usart2_tx, DMA_CHANNEL_NPRIV) != HAL_OK)
 800110c:	2110      	movs	r1, #16
 800110e:	480e      	ldr	r0, [pc, #56]	; (8001148 <HAL_UART_MspInit+0xdc>)
 8001110:	f001 f980 	bl	8002414 <HAL_DMA_ConfigChannelAttributes>
 8001114:	b988      	cbnz	r0, 800113a <HAL_UART_MspInit+0xce>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8001116:	4b0c      	ldr	r3, [pc, #48]	; (8001148 <HAL_UART_MspInit+0xdc>)
 8001118:	67e3      	str	r3, [r4, #124]	; 0x7c
 800111a:	629c      	str	r4, [r3, #40]	; 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 800111c:	2200      	movs	r2, #0
 800111e:	2102      	movs	r1, #2
 8001120:	2025      	movs	r0, #37	; 0x25
 8001122:	f000 fead 	bl	8001e80 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001126:	2025      	movs	r0, #37	; 0x25
 8001128:	f000 fee2 	bl	8001ef0 <HAL_NVIC_EnableIRQ>
}
 800112c:	e7af      	b.n	800108e <HAL_UART_MspInit+0x22>
      Error_Handler();
 800112e:	f7ff fc17 	bl	8000960 <Error_Handler>
 8001132:	e7b7      	b.n	80010a4 <HAL_UART_MspInit+0x38>
      Error_Handler();
 8001134:	f7ff fc14 	bl	8000960 <Error_Handler>
 8001138:	e7e8      	b.n	800110c <HAL_UART_MspInit+0xa0>
      Error_Handler();
 800113a:	f7ff fc11 	bl	8000960 <Error_Handler>
 800113e:	e7ea      	b.n	8001116 <HAL_UART_MspInit+0xaa>
 8001140:	40004400 	.word	0x40004400
 8001144:	000c0004 	.word	0x000c0004
 8001148:	20000080 	.word	0x20000080
 800114c:	40020058 	.word	0x40020058

08001150 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{

  if(uartHandle->Instance==USART2)
 8001150:	6802      	ldr	r2, [r0, #0]
 8001152:	4b0c      	ldr	r3, [pc, #48]	; (8001184 <HAL_UART_MspDeInit+0x34>)
 8001154:	429a      	cmp	r2, r3
 8001156:	d000      	beq.n	800115a <HAL_UART_MspDeInit+0xa>
 8001158:	4770      	bx	lr
{
 800115a:	b510      	push	{r4, lr}
 800115c:	4604      	mov	r4, r0
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 800115e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001162:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8001164:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8001168:	6593      	str	r3, [r2, #88]	; 0x58

    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    HAL_GPIO_DeInit(GPIOA, USARTx_RX_Pin|USARTx_TX_Pin);
 800116a:	210c      	movs	r1, #12
 800116c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001170:	f001 fa42 	bl	80025f8 <HAL_GPIO_DeInit>

    /* USART2 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8001174:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8001176:	f000 ffbd 	bl	80020f4 <HAL_DMA_DeInit>

    /* USART2 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 800117a:	2025      	movs	r0, #37	; 0x25
 800117c:	f000 fec6 	bl	8001f0c <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 8001180:	bd10      	pop	{r4, pc}
 8001182:	bf00      	nop
 8001184:	40004400 	.word	0x40004400

08001188 <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 8001188:	b508      	push	{r3, lr}
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 800118a:	4b07      	ldr	r3, [pc, #28]	; (80011a8 <vcom_Init+0x20>)
 800118c:	6018      	str	r0, [r3, #0]
  MX_DMA_Init();
 800118e:	f7ff fb65 	bl	800085c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001192:	f7ff ff37 	bl	8001004 <MX_USART2_UART_Init>
  SET_BIT(EXTI->IMR1, ExtiLine);
 8001196:	4a05      	ldr	r2, [pc, #20]	; (80011ac <vcom_Init+0x24>)
 8001198:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 800119c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80011a0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_27);
  return UTIL_ADV_TRACE_OK;
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 80011a4:	2000      	movs	r0, #0
 80011a6:	bd08      	pop	{r3, pc}
 80011a8:	20000178 	.word	0x20000178
 80011ac:	58000800 	.word	0x58000800

080011b0 <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 80011b0:	b508      	push	{r3, lr}
  SET_BIT(RCC->APB1RSTR1, Periphs);
 80011b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80011b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80011b8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80011bc:	639a      	str	r2, [r3, #56]	; 0x38
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 80011be:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80011c0:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80011c4:	639a      	str	r2, [r3, #56]	; 0x38
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_USART2_FORCE_RESET();
  __HAL_RCC_USART2_RELEASE_RESET();

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&huart2);
 80011c6:	4804      	ldr	r0, [pc, #16]	; (80011d8 <vcom_DeInit+0x28>)
 80011c8:	f7ff ffc2 	bl	8001150 <HAL_UART_MspDeInit>

  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 80011cc:	200f      	movs	r0, #15
 80011ce:	f000 fe9d 	bl	8001f0c <HAL_NVIC_DisableIRQ>
  return UTIL_ADV_TRACE_OK;
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 80011d2:	2000      	movs	r0, #0
 80011d4:	bd08      	pop	{r3, pc}
 80011d6:	bf00      	nop
 80011d8:	200000e0 	.word	0x200000e0

080011dc <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 80011dc:	b508      	push	{r3, lr}
 80011de:	460a      	mov	r2, r1
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&huart2, p_data, size);
 80011e0:	4601      	mov	r1, r0
 80011e2:	4802      	ldr	r0, [pc, #8]	; (80011ec <vcom_Trace_DMA+0x10>)
 80011e4:	f003 f834 	bl	8004250 <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 80011e8:	2000      	movs	r0, #0
 80011ea:	bd08      	pop	{r3, pc}
 80011ec:	200000e0 	.word	0x200000e0

080011f0 <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 80011f0:	b510      	push	{r4, lr}
 80011f2:	b082      	sub	sp, #8

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 80011f4:	4b12      	ldr	r3, [pc, #72]	; (8001240 <vcom_ReceiveInit+0x50>)
 80011f6:	6018      	str	r0, [r3, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 80011f8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80011fc:	9300      	str	r3, [sp, #0]

  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart2, WakeUpSelection);
 80011fe:	ab02      	add	r3, sp, #8
 8001200:	e913 0006 	ldmdb	r3, {r1, r2}
 8001204:	480f      	ldr	r0, [pc, #60]	; (8001244 <vcom_ReceiveInit+0x54>)
 8001206:	f004 f8dc 	bl	80053c2 <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_BUSY) == SET);
 800120a:	4b0e      	ldr	r3, [pc, #56]	; (8001244 <vcom_ReceiveInit+0x54>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	69da      	ldr	r2, [r3, #28]
 8001210:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 8001214:	d1f9      	bne.n	800120a <vcom_ReceiveInit+0x1a>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_REACK) == RESET);
 8001216:	69da      	ldr	r2, [r3, #28]
 8001218:	f412 0f80 	tst.w	r2, #4194304	; 0x400000
 800121c:	d0fb      	beq.n	8001216 <vcom_ReceiveInit+0x26>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_WUF);
 800121e:	689a      	ldr	r2, [r3, #8]
 8001220:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8001224:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&huart2);
 8001226:	4c07      	ldr	r4, [pc, #28]	; (8001244 <vcom_ReceiveInit+0x54>)
 8001228:	4620      	mov	r0, r4
 800122a:	f004 f90b 	bl	8005444 <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&huart2, &charRx, 1);
 800122e:	2201      	movs	r2, #1
 8001230:	4905      	ldr	r1, [pc, #20]	; (8001248 <vcom_ReceiveInit+0x58>)
 8001232:	4620      	mov	r0, r4
 8001234:	f004 f85e 	bl	80052f4 <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 8001238:	2000      	movs	r0, #0
 800123a:	b002      	add	sp, #8
 800123c:	bd10      	pop	{r4, pc}
 800123e:	bf00      	nop
 8001240:	20000174 	.word	0x20000174
 8001244:	200000e0 	.word	0x200000e0
 8001248:	2000017c 	.word	0x2000017c

0800124c <vcom_Resume>:

void vcom_Resume(void)
{
 800124c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN vcom_Resume_1 */

  /* USER CODE END vcom_Resume_1 */
  /*to re-enable lost UART settings*/
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800124e:	4807      	ldr	r0, [pc, #28]	; (800126c <vcom_Resume+0x20>)
 8001250:	f003 ff7e 	bl	8005150 <HAL_UART_Init>
 8001254:	b920      	cbnz	r0, 8001260 <vcom_Resume+0x14>
  {
    Error_Handler();
  }

  /*to re-enable lost DMA settings*/
  if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001256:	4806      	ldr	r0, [pc, #24]	; (8001270 <vcom_Resume+0x24>)
 8001258:	f000 feda 	bl	8002010 <HAL_DMA_Init>
 800125c:	b918      	cbnz	r0, 8001266 <vcom_Resume+0x1a>
    Error_Handler();
  }
  /* USER CODE BEGIN vcom_Resume_2 */

  /* USER CODE END vcom_Resume_2 */
}
 800125e:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001260:	f7ff fb7e 	bl	8000960 <Error_Handler>
 8001264:	e7f7      	b.n	8001256 <vcom_Resume+0xa>
    Error_Handler();
 8001266:	f7ff fb7b 	bl	8000960 <Error_Handler>
}
 800126a:	e7f8      	b.n	800125e <vcom_Resume+0x12>
 800126c:	200000e0 	.word	0x200000e0
 8001270:	20000080 	.word	0x20000080

08001274 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001274:	b508      	push	{r3, lr}
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  if (huart->Instance == USART2)
 8001276:	6802      	ldr	r2, [r0, #0]
 8001278:	4b04      	ldr	r3, [pc, #16]	; (800128c <HAL_UART_TxCpltCallback+0x18>)
 800127a:	429a      	cmp	r2, r3
 800127c:	d000      	beq.n	8001280 <HAL_UART_TxCpltCallback+0xc>
    TxCpltCallback(NULL);
  }
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 800127e:	bd08      	pop	{r3, pc}
    TxCpltCallback(NULL);
 8001280:	4b03      	ldr	r3, [pc, #12]	; (8001290 <HAL_UART_TxCpltCallback+0x1c>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	2000      	movs	r0, #0
 8001286:	4798      	blx	r3
}
 8001288:	e7f9      	b.n	800127e <HAL_UART_TxCpltCallback+0xa>
 800128a:	bf00      	nop
 800128c:	40004400 	.word	0x40004400
 8001290:	20000178 	.word	0x20000178

08001294 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */

  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if (huart->Instance == USART2)
 8001294:	6802      	ldr	r2, [r0, #0]
 8001296:	4b0a      	ldr	r3, [pc, #40]	; (80012c0 <HAL_UART_RxCpltCallback+0x2c>)
 8001298:	429a      	cmp	r2, r3
 800129a:	d000      	beq.n	800129e <HAL_UART_RxCpltCallback+0xa>
 800129c:	4770      	bx	lr
{
 800129e:	b510      	push	{r4, lr}
 80012a0:	4604      	mov	r4, r0
  {
    if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart->ErrorCode))
 80012a2:	4b08      	ldr	r3, [pc, #32]	; (80012c4 <HAL_UART_RxCpltCallback+0x30>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	b12b      	cbz	r3, 80012b4 <HAL_UART_RxCpltCallback+0x20>
 80012a8:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 80012ac:	b912      	cbnz	r2, 80012b4 <HAL_UART_RxCpltCallback+0x20>
    {
      RxCpltCallback(&charRx, 1, 0);
 80012ae:	2101      	movs	r1, #1
 80012b0:	4805      	ldr	r0, [pc, #20]	; (80012c8 <HAL_UART_RxCpltCallback+0x34>)
 80012b2:	4798      	blx	r3
    }
    HAL_UART_Receive_IT(huart, &charRx, 1);
 80012b4:	2201      	movs	r2, #1
 80012b6:	4904      	ldr	r1, [pc, #16]	; (80012c8 <HAL_UART_RxCpltCallback+0x34>)
 80012b8:	4620      	mov	r0, r4
 80012ba:	f004 f81b 	bl	80052f4 <HAL_UART_Receive_IT>
  }
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 80012be:	bd10      	pop	{r4, pc}
 80012c0:	40004400 	.word	0x40004400
 80012c4:	20000174 	.word	0x20000174
 80012c8:	2000017c 	.word	0x2000017c

080012cc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80012cc:	480d      	ldr	r0, [pc, #52]	; (8001304 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80012ce:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80012d0:	f000 fd87 	bl	8001de2 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012d4:	480c      	ldr	r0, [pc, #48]	; (8001308 <LoopForever+0x6>)
  ldr r1, =_edata
 80012d6:	490d      	ldr	r1, [pc, #52]	; (800130c <LoopForever+0xa>)
  ldr r2, =_sidata
 80012d8:	4a0d      	ldr	r2, [pc, #52]	; (8001310 <LoopForever+0xe>)
  movs r3, #0
 80012da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012dc:	e002      	b.n	80012e4 <LoopCopyDataInit>

080012de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012e2:	3304      	adds	r3, #4

080012e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012e8:	d3f9      	bcc.n	80012de <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012ea:	4a0a      	ldr	r2, [pc, #40]	; (8001314 <LoopForever+0x12>)
  ldr r4, =_ebss
 80012ec:	4c0a      	ldr	r4, [pc, #40]	; (8001318 <LoopForever+0x16>)
  movs r3, #0
 80012ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012f0:	e001      	b.n	80012f6 <LoopFillZerobss>

080012f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012f4:	3204      	adds	r2, #4

080012f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012f8:	d3fb      	bcc.n	80012f2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80012fa:	f007 f8c7 	bl	800848c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80012fe:	f7ff fb78 	bl	80009f2 <main>

08001302 <LoopForever>:

LoopForever:
    b LoopForever
 8001302:	e7fe      	b.n	8001302 <LoopForever>
  ldr   r0, =_estack
 8001304:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001308:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800130c:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8001310:	08008d78 	.word	0x08008d78
  ldr r2, =_sbss
 8001314:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8001318:	200008c8 	.word	0x200008c8

0800131c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800131c:	e7fe      	b.n	800131c <ADC_IRQHandler>

0800131e <MX_SubGHz_Phy_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_SubGHz_Phy_Init(void)
{
 800131e:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_1 */

  /* USER CODE END MX_SubGHz_Phy_Init_1 */
  SystemApp_Init();
 8001320:	f7ff fc9a 	bl	8000c58 <SystemApp_Init>
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_1_1 */

  /* USER CODE END MX_SubGHz_Phy_Init_1_1 */
  SubghzApp_Init();
 8001324:	f000 fa52 	bl	80017cc <SubghzApp_Init>
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_2 */

  /* USER CODE END MX_SubGHz_Phy_Init_2 */
}
 8001328:	bd08      	pop	{r3, pc}

0800132a <MX_SubGHz_Phy_Process>:

void MX_SubGHz_Phy_Process(void)
{
 800132a:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MX_SubGHz_Phy_Process_1 */

  /* USER CODE END MX_SubGHz_Phy_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 800132c:	f04f 30ff 	mov.w	r0, #4294967295
 8001330:	f006 fcf8 	bl	8007d24 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_SubGHz_Phy_Process_2 */

  /* USER CODE END MX_SubGHz_Phy_Process_2 */
}
 8001334:	bd08      	pop	{r3, pc}
	...

08001338 <Tb_OnRxTimeout>:
  /* USER CODE END OnRxError */
}


static void Tb_OnRxTimeout(void)
{
 8001338:	b500      	push	{lr}
 800133a:	b083      	sub	sp, #12
  /* USER CODE BEGIN OnTxTimeout */

  if(Testbench_State == TB_RX_SYNCH){
 800133c:	4b16      	ldr	r3, [pc, #88]	; (8001398 <Tb_OnRxTimeout+0x60>)
 800133e:	781b      	ldrb	r3, [r3, #0]
 8001340:	2b02      	cmp	r3, #2
 8001342:	d11c      	bne.n	800137e <Tb_OnRxTimeout+0x46>
	  rx_synch_flag = false; // timeout for the REPLY synch frame from TX Node
 8001344:	4b15      	ldr	r3, [pc, #84]	; (800139c <Tb_OnRxTimeout+0x64>)
 8001346:	2200      	movs	r2, #0
 8001348:	701a      	strb	r2, [r3, #0]
	  synch_retransmit_ctr++;
 800134a:	4a15      	ldr	r2, [pc, #84]	; (80013a0 <Tb_OnRxTimeout+0x68>)
 800134c:	6813      	ldr	r3, [r2, #0]
 800134e:	3301      	adds	r3, #1
 8001350:	6013      	str	r3, [r2, #0]
	  if (synch_retransmit_ctr == MAX_SYNCH_RETRIES){
 8001352:	2b05      	cmp	r3, #5
 8001354:	d007      	beq.n	8001366 <Tb_OnRxTimeout+0x2e>
		  synch_retransmit_ctr = 0;
		  APP_LOG(TS_ON, VLEVEL_L, "Tb_OnRxTimeout - RX SYNCH TIMEOUT MAX RETRIES CTR: %d\n\r", synch_retransmit_ctr);
		  Testbench_State = TB_WAIT_USER_TRIG; // max retries reached - wait for user input
	  }
	  else{
		  APP_LOG(TS_ON, VLEVEL_L, "Tb_OnRxTimeout - RX SYNCH TIMEOUT CTR: %d\n\r", synch_retransmit_ctr);
 8001356:	9300      	str	r3, [sp, #0]
 8001358:	4b12      	ldr	r3, [pc, #72]	; (80013a4 <Tb_OnRxTimeout+0x6c>)
 800135a:	2201      	movs	r2, #1
 800135c:	2100      	movs	r1, #0
 800135e:	4610      	mov	r0, r2
 8001360:	f006 fb82 	bl	8007a68 <UTIL_ADV_TRACE_COND_FSend>
 8001364:	e011      	b.n	800138a <Tb_OnRxTimeout+0x52>
		  synch_retransmit_ctr = 0;
 8001366:	2100      	movs	r1, #0
 8001368:	6011      	str	r1, [r2, #0]
		  APP_LOG(TS_ON, VLEVEL_L, "Tb_OnRxTimeout - RX SYNCH TIMEOUT MAX RETRIES CTR: %d\n\r", synch_retransmit_ctr);
 800136a:	9100      	str	r1, [sp, #0]
 800136c:	4b0e      	ldr	r3, [pc, #56]	; (80013a8 <Tb_OnRxTimeout+0x70>)
 800136e:	2201      	movs	r2, #1
 8001370:	4610      	mov	r0, r2
 8001372:	f006 fb79 	bl	8007a68 <UTIL_ADV_TRACE_COND_FSend>
		  Testbench_State = TB_WAIT_USER_TRIG; // max retries reached - wait for user input
 8001376:	4b08      	ldr	r3, [pc, #32]	; (8001398 <Tb_OnRxTimeout+0x60>)
 8001378:	2207      	movs	r2, #7
 800137a:	701a      	strb	r2, [r3, #0]
 800137c:	e005      	b.n	800138a <Tb_OnRxTimeout+0x52>
		  // Remain in TB_RX_SYNCH state - send new synch frame
	  }
  }
  else{
	  APP_LOG(TS_ON, VLEVEL_L, "Tb_OnRxTimeout\n\r");
 800137e:	4b0b      	ldr	r3, [pc, #44]	; (80013ac <Tb_OnRxTimeout+0x74>)
 8001380:	2201      	movs	r2, #1
 8001382:	2100      	movs	r1, #0
 8001384:	4610      	mov	r0, r2
 8001386:	f006 fb6f 	bl	8007a68 <UTIL_ADV_TRACE_COND_FSend>
  }

  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_SubGHz_Phy_App_Process), CFG_SEQ_Prio_0);
 800138a:	2100      	movs	r1, #0
 800138c:	2001      	movs	r0, #1
 800138e:	f006 fc95 	bl	8007cbc <UTIL_SEQ_SetTask>
  /* USER CODE END OnTxTimeout */
}
 8001392:	b003      	add	sp, #12
 8001394:	f85d fb04 	ldr.w	pc, [sp], #4
 8001398:	20000000 	.word	0x20000000
 800139c:	20000001 	.word	0x20000001
 80013a0:	200003b4 	.word	0x200003b4
 80013a4:	08008604 	.word	0x08008604
 80013a8:	080085cc 	.word	0x080085cc
 80013ac:	08008630 	.word	0x08008630

080013b0 <Tb_OnRxError>:
{
 80013b0:	b508      	push	{r3, lr}
  APP_LOG(TS_ON, VLEVEL_L, "Tb_OnRxError: PKT ERROR\n\r");
 80013b2:	4b07      	ldr	r3, [pc, #28]	; (80013d0 <Tb_OnRxError+0x20>)
 80013b4:	2201      	movs	r2, #1
 80013b6:	2100      	movs	r1, #0
 80013b8:	4610      	mov	r0, r2
 80013ba:	f006 fb55 	bl	8007a68 <UTIL_ADV_TRACE_COND_FSend>
  Testbench_State = TB_ERROR;
 80013be:	4b05      	ldr	r3, [pc, #20]	; (80013d4 <Tb_OnRxError+0x24>)
 80013c0:	2209      	movs	r2, #9
 80013c2:	701a      	strb	r2, [r3, #0]
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_SubGHz_Phy_App_Process), CFG_SEQ_Prio_0);
 80013c4:	2100      	movs	r1, #0
 80013c6:	2001      	movs	r0, #1
 80013c8:	f006 fc78 	bl	8007cbc <UTIL_SEQ_SetTask>
}
 80013cc:	bd08      	pop	{r3, pc}
 80013ce:	bf00      	nop
 80013d0:	08008644 	.word	0x08008644
 80013d4:	20000000 	.word	0x20000000

080013d8 <Tb_OnTxTimeout>:
{
 80013d8:	b508      	push	{r3, lr}
  APP_LOG(TS_ON, VLEVEL_L, "Tb_OnTxTimeout\n\r");
 80013da:	4b07      	ldr	r3, [pc, #28]	; (80013f8 <Tb_OnTxTimeout+0x20>)
 80013dc:	2201      	movs	r2, #1
 80013de:	2100      	movs	r1, #0
 80013e0:	4610      	mov	r0, r2
 80013e2:	f006 fb41 	bl	8007a68 <UTIL_ADV_TRACE_COND_FSend>
  Testbench_State = TB_TX_TIMEOUT;
 80013e6:	4b05      	ldr	r3, [pc, #20]	; (80013fc <Tb_OnTxTimeout+0x24>)
 80013e8:	2205      	movs	r2, #5
 80013ea:	701a      	strb	r2, [r3, #0]
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_SubGHz_Phy_App_Process), CFG_SEQ_Prio_0);
 80013ec:	2100      	movs	r1, #0
 80013ee:	2001      	movs	r0, #1
 80013f0:	f006 fc64 	bl	8007cbc <UTIL_SEQ_SetTask>
}
 80013f4:	bd08      	pop	{r3, pc}
 80013f6:	bf00      	nop
 80013f8:	08008660 	.word	0x08008660
 80013fc:	20000000 	.word	0x20000000

08001400 <Tb_OnTxDone>:
{
 8001400:	b530      	push	{r4, r5, lr}
 8001402:	b083      	sub	sp, #12
  uint32_t current_time = HAL_GetTick();
 8001404:	f7ff fc60 	bl	8000cc8 <HAL_GetTick>
  float delta = (float)(current_time - tx_start_timestamp)/1024; // transmission time on air in seconds
 8001408:	4b25      	ldr	r3, [pc, #148]	; (80014a0 <Tb_OnTxDone+0xa0>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	1ac0      	subs	r0, r0, r3
 800140e:	f7ff f825 	bl	800045c <__aeabi_ui2f>
 8001412:	f04f 516a 	mov.w	r1, #981467136	; 0x3a800000
 8001416:	f7fe feb7 	bl	8000188 <__aeabi_fmul>
 800141a:	4604      	mov	r4, r0
  int deltaInt = (int)delta;
 800141c:	f7ff f876 	bl	800050c <__aeabi_f2iz>
 8001420:	4605      	mov	r5, r0
  int deltaDec = (int)((delta - deltaInt) * 1000);
 8001422:	f7ff f81f 	bl	8000464 <__aeabi_i2f>
 8001426:	4601      	mov	r1, r0
 8001428:	4620      	mov	r0, r4
 800142a:	f7fe ff65 	bl	80002f8 <__aeabi_fsub>
 800142e:	491d      	ldr	r1, [pc, #116]	; (80014a4 <Tb_OnTxDone+0xa4>)
 8001430:	f7fe feaa 	bl	8000188 <__aeabi_fmul>
 8001434:	f7ff f86a 	bl	800050c <__aeabi_f2iz>
  if (Testbench_State == TB_TX){
 8001438:	4b1b      	ldr	r3, [pc, #108]	; (80014a8 <Tb_OnTxDone+0xa8>)
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	2b03      	cmp	r3, #3
 800143e:	d009      	beq.n	8001454 <Tb_OnTxDone+0x54>
  else if(Testbench_State == TB_TX_SYNCH){
 8001440:	2b06      	cmp	r3, #6
 8001442:	d013      	beq.n	800146c <Tb_OnTxDone+0x6c>
  else if(Testbench_State == TB_RX_SYNCH){
 8001444:	2b02      	cmp	r3, #2
 8001446:	d01b      	beq.n	8001480 <Tb_OnTxDone+0x80>
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_SubGHz_Phy_App_Process), CFG_SEQ_Prio_0);
 8001448:	2100      	movs	r1, #0
 800144a:	2001      	movs	r0, #1
 800144c:	f006 fc36 	bl	8007cbc <UTIL_SEQ_SetTask>
}
 8001450:	b003      	add	sp, #12
 8001452:	bd30      	pop	{r4, r5, pc}
	  Testbench_State = TB_TX_DONE;
 8001454:	4b14      	ldr	r3, [pc, #80]	; (80014a8 <Tb_OnTxDone+0xa8>)
 8001456:	2204      	movs	r2, #4
 8001458:	701a      	strb	r2, [r3, #0]
	  APP_LOG(TS_ON, VLEVEL_L, "Tb_OnTxDone - TOA=%ds%03d\r", deltaInt, deltaDec);
 800145a:	9001      	str	r0, [sp, #4]
 800145c:	9500      	str	r5, [sp, #0]
 800145e:	4b13      	ldr	r3, [pc, #76]	; (80014ac <Tb_OnTxDone+0xac>)
 8001460:	2201      	movs	r2, #1
 8001462:	2100      	movs	r1, #0
 8001464:	4610      	mov	r0, r2
 8001466:	f006 faff 	bl	8007a68 <UTIL_ADV_TRACE_COND_FSend>
 800146a:	e7ed      	b.n	8001448 <Tb_OnTxDone+0x48>
	  Testbench_State = TB_TX_DONE;
 800146c:	4b0e      	ldr	r3, [pc, #56]	; (80014a8 <Tb_OnTxDone+0xa8>)
 800146e:	2204      	movs	r2, #4
 8001470:	701a      	strb	r2, [r3, #0]
	  APP_LOG(TS_ON, VLEVEL_L, "Tb_OnTxDone - TX SYNCH REPLY SENT\n\r");
 8001472:	4b0f      	ldr	r3, [pc, #60]	; (80014b0 <Tb_OnTxDone+0xb0>)
 8001474:	2201      	movs	r2, #1
 8001476:	2100      	movs	r1, #0
 8001478:	4610      	mov	r0, r2
 800147a:	f006 faf5 	bl	8007a68 <UTIL_ADV_TRACE_COND_FSend>
 800147e:	e7e3      	b.n	8001448 <Tb_OnTxDone+0x48>
	  rx_synch_flag = true;
 8001480:	2401      	movs	r4, #1
 8001482:	4b0c      	ldr	r3, [pc, #48]	; (80014b4 <Tb_OnTxDone+0xb4>)
 8001484:	701c      	strb	r4, [r3, #0]
	  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET); // BLUE Led
 8001486:	2200      	movs	r2, #0
 8001488:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800148c:	480a      	ldr	r0, [pc, #40]	; (80014b8 <Tb_OnTxDone+0xb8>)
 800148e:	f001 f931 	bl	80026f4 <HAL_GPIO_WritePin>
  	  APP_LOG(TS_ON, VLEVEL_L, "Tb_OnTxDone - RX SYNCH FRAME SENT\n\r");
 8001492:	4b0a      	ldr	r3, [pc, #40]	; (80014bc <Tb_OnTxDone+0xbc>)
 8001494:	4622      	mov	r2, r4
 8001496:	2100      	movs	r1, #0
 8001498:	4620      	mov	r0, r4
 800149a:	f006 fae5 	bl	8007a68 <UTIL_ADV_TRACE_COND_FSend>
 800149e:	e7d3      	b.n	8001448 <Tb_OnTxDone+0x48>
 80014a0:	200003d0 	.word	0x200003d0
 80014a4:	447a0000 	.word	0x447a0000
 80014a8:	20000000 	.word	0x20000000
 80014ac:	08008674 	.word	0x08008674
 80014b0:	08008690 	.word	0x08008690
 80014b4:	20000001 	.word	0x20000001
 80014b8:	48000400 	.word	0x48000400
 80014bc:	080086b4 	.word	0x080086b4

080014c0 <Tb_OnTimerRxSynch>:
	UTIL_TIMER_SetPeriod(&timerRxSynch, rx_synch_timer_value_ms);
	UTIL_TIMER_Start(&timerRxSynch);
}


static void Tb_OnTimerRxSynch(void *context){
 80014c0:	b530      	push	{r4, r5, lr}
 80014c2:	b085      	sub	sp, #20
	uint32_t cycle_end_timestamp;
	cycle_end_timestamp = HAL_GetTick();
 80014c4:	f7ff fc00 	bl	8000cc8 <HAL_GetTick>
	float delta = (float)(cycle_end_timestamp - cycle_start_timestamp)/1024;
 80014c8:	4b1c      	ldr	r3, [pc, #112]	; (800153c <Tb_OnTimerRxSynch+0x7c>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	1ac0      	subs	r0, r0, r3
 80014ce:	f7fe ffc5 	bl	800045c <__aeabi_ui2f>
 80014d2:	f04f 516a 	mov.w	r1, #981467136	; 0x3a800000
 80014d6:	f7fe fe57 	bl	8000188 <__aeabi_fmul>
 80014da:	4605      	mov	r5, r0
	int deltaInt = (int)delta;
 80014dc:	f7ff f816 	bl	800050c <__aeabi_f2iz>
 80014e0:	4604      	mov	r4, r0
	int deltaDec = (int)((delta - deltaInt) * 1000);
 80014e2:	f7fe ffbf 	bl	8000464 <__aeabi_i2f>
 80014e6:	4601      	mov	r1, r0
 80014e8:	4628      	mov	r0, r5
 80014ea:	f7fe ff05 	bl	80002f8 <__aeabi_fsub>
 80014ee:	4914      	ldr	r1, [pc, #80]	; (8001540 <Tb_OnTimerRxSynch+0x80>)
 80014f0:	f7fe fe4a 	bl	8000188 <__aeabi_fmul>
 80014f4:	f7ff f80a 	bl	800050c <__aeabi_f2iz>
	// This function is called at the end of a Full TX Power Cycle - Move to Next LoRa Data Rate
	APP_LOG(TS_ON, VLEVEL_L, "Cycle END - Packets Received (%d) - Cycle Time %ds%03d\n\r",
 80014f8:	9002      	str	r0, [sp, #8]
 80014fa:	9401      	str	r4, [sp, #4]
 80014fc:	4c11      	ldr	r4, [pc, #68]	; (8001544 <Tb_OnTimerRxSynch+0x84>)
 80014fe:	6823      	ldr	r3, [r4, #0]
 8001500:	9300      	str	r3, [sp, #0]
 8001502:	4b11      	ldr	r3, [pc, #68]	; (8001548 <Tb_OnTimerRxSynch+0x88>)
 8001504:	2201      	movs	r2, #1
 8001506:	2100      	movs	r1, #0
 8001508:	4610      	mov	r0, r2
 800150a:	f006 faad 	bl	8007a68 <UTIL_ADV_TRACE_COND_FSend>
			n_tx_ctr, deltaInt, deltaDec);
	n_tx_ctr = 0; // reset counter
 800150e:	2300      	movs	r3, #0
 8001510:	6023      	str	r3, [r4, #0]
	if (lora_data_rate == MAX_LORA_DR){
 8001512:	4b0e      	ldr	r3, [pc, #56]	; (800154c <Tb_OnTimerRxSynch+0x8c>)
 8001514:	781b      	ldrb	r3, [r3, #0]
 8001516:	2b06      	cmp	r3, #6
 8001518:	d00b      	beq.n	8001532 <Tb_OnTimerRxSynch+0x72>
		Testbench_State = TB_END; // all DR cycles completed
	}
	else{
		if (DR_CHANGE_MANUAL == 0){ // RX in Auto config
			// When in MANUAL config, the next DR cycle synch is automatically executed
			lora_data_rate++; // Set Data Rate for next Cycle
 800151a:	3301      	adds	r3, #1
 800151c:	4a0b      	ldr	r2, [pc, #44]	; (800154c <Tb_OnTimerRxSynch+0x8c>)
 800151e:	7013      	strb	r3, [r2, #0]
			Testbench_State = TB_RX_SYNCH; // run synch again
 8001520:	4b0b      	ldr	r3, [pc, #44]	; (8001550 <Tb_OnTimerRxSynch+0x90>)
 8001522:	2202      	movs	r2, #2
 8001524:	701a      	strb	r2, [r3, #0]
			lora_data_rate++; // Set Data Rate for next Cycle
			Testbench_State = TB_WAIT_USER_TRIG; // Wait for User input to run synch again
		}
	}

	UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_SubGHz_Phy_App_Process), CFG_SEQ_Prio_0);
 8001526:	2100      	movs	r1, #0
 8001528:	2001      	movs	r0, #1
 800152a:	f006 fbc7 	bl	8007cbc <UTIL_SEQ_SetTask>
}
 800152e:	b005      	add	sp, #20
 8001530:	bd30      	pop	{r4, r5, pc}
		Testbench_State = TB_END; // all DR cycles completed
 8001532:	4b07      	ldr	r3, [pc, #28]	; (8001550 <Tb_OnTimerRxSynch+0x90>)
 8001534:	2208      	movs	r2, #8
 8001536:	701a      	strb	r2, [r3, #0]
 8001538:	e7f5      	b.n	8001526 <Tb_OnTimerRxSynch+0x66>
 800153a:	bf00      	nop
 800153c:	200003a8 	.word	0x200003a8
 8001540:	447a0000 	.word	0x447a0000
 8001544:	200003b0 	.word	0x200003b0
 8001548:	080086d8 	.word	0x080086d8
 800154c:	200003ac 	.word	0x200003ac
 8001550:	20000000 	.word	0x20000000

08001554 <Tb_OnRxDone>:
{
 8001554:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001556:	b08b      	sub	sp, #44	; 0x2c
 8001558:	4607      	mov	r7, r0
 800155a:	460c      	mov	r4, r1
 800155c:	4615      	mov	r5, r2
 800155e:	461e      	mov	r6, r3
  memset(BufferRx, 0, MAX_APP_BUFFER_SIZE);
 8001560:	22ff      	movs	r2, #255	; 0xff
 8001562:	2100      	movs	r1, #0
 8001564:	4834      	ldr	r0, [pc, #208]	; (8001638 <Tb_OnRxDone+0xe4>)
 8001566:	f006 ffc3 	bl	80084f0 <memset>
  RxBufferSize = size;
 800156a:	4b34      	ldr	r3, [pc, #208]	; (800163c <Tb_OnRxDone+0xe8>)
 800156c:	801c      	strh	r4, [r3, #0]
  if (RxBufferSize <= MAX_APP_BUFFER_SIZE)
 800156e:	2cff      	cmp	r4, #255	; 0xff
 8001570:	d927      	bls.n	80015c2 <Tb_OnRxDone+0x6e>
  APP_LOG(TS_ON, VLEVEL_L, "RSSI=%ddBm; SNR=%ddB; PAYLOAD(%d): KEY(%x%x%x) CTR(%02x%02x) DR(%02x) TXPWR(%02x)\r",
 8001572:	4831      	ldr	r0, [pc, #196]	; (8001638 <Tb_OnRxDone+0xe4>)
 8001574:	7803      	ldrb	r3, [r0, #0]
 8001576:	7842      	ldrb	r2, [r0, #1]
 8001578:	7881      	ldrb	r1, [r0, #2]
 800157a:	7907      	ldrb	r7, [r0, #4]
 800157c:	f890 c003 	ldrb.w	ip, [r0, #3]
 8001580:	f890 e005 	ldrb.w	lr, [r0, #5]
 8001584:	7980      	ldrb	r0, [r0, #6]
 8001586:	9009      	str	r0, [sp, #36]	; 0x24
 8001588:	f8cd e020 	str.w	lr, [sp, #32]
 800158c:	f8cd c01c 	str.w	ip, [sp, #28]
 8001590:	9706      	str	r7, [sp, #24]
 8001592:	9105      	str	r1, [sp, #20]
 8001594:	9204      	str	r2, [sp, #16]
 8001596:	9303      	str	r3, [sp, #12]
 8001598:	9402      	str	r4, [sp, #8]
 800159a:	9601      	str	r6, [sp, #4]
 800159c:	9500      	str	r5, [sp, #0]
 800159e:	4b28      	ldr	r3, [pc, #160]	; (8001640 <Tb_OnRxDone+0xec>)
 80015a0:	2201      	movs	r2, #1
 80015a2:	2100      	movs	r1, #0
 80015a4:	4610      	mov	r0, r2
 80015a6:	f006 fa5f 	bl	8007a68 <UTIL_ADV_TRACE_COND_FSend>
    if (Testbench_State == TB_RX){ // Regular reception during Testbench run
 80015aa:	4b26      	ldr	r3, [pc, #152]	; (8001644 <Tb_OnRxDone+0xf0>)
 80015ac:	781b      	ldrb	r3, [r3, #0]
 80015ae:	b973      	cbnz	r3, 80015ce <Tb_OnRxDone+0x7a>
    	Testbench_State = TB_RX_DONE;
 80015b0:	4b24      	ldr	r3, [pc, #144]	; (8001644 <Tb_OnRxDone+0xf0>)
 80015b2:	2201      	movs	r2, #1
 80015b4:	701a      	strb	r2, [r3, #0]
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_SubGHz_Phy_App_Process), CFG_SEQ_Prio_0);
 80015b6:	2100      	movs	r1, #0
 80015b8:	2001      	movs	r0, #1
 80015ba:	f006 fb7f 	bl	8007cbc <UTIL_SEQ_SetTask>
}
 80015be:	b00b      	add	sp, #44	; 0x2c
 80015c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    memcpy(BufferRx, payload, RxBufferSize);
 80015c2:	4622      	mov	r2, r4
 80015c4:	4639      	mov	r1, r7
 80015c6:	481c      	ldr	r0, [pc, #112]	; (8001638 <Tb_OnRxDone+0xe4>)
 80015c8:	f006 ff84 	bl	80084d4 <memcpy>
 80015cc:	e7d1      	b.n	8001572 <Tb_OnRxDone+0x1e>
    else if(Testbench_State == TB_TX_SYNCH){ // TX synch sate - Waiting for RX Node to send synch frame
 80015ce:	2b06      	cmp	r3, #6
 80015d0:	d00c      	beq.n	80015ec <Tb_OnRxDone+0x98>
    else if(Testbench_State == TB_RX_SYNCH){ // RX synch sate - Waiting for TX Node to send REPLY synch frame
 80015d2:	2b02      	cmp	r3, #2
 80015d4:	d1ef      	bne.n	80015b6 <Tb_OnRxDone+0x62>
    	if (BufferRx[0] == 0xbf){
 80015d6:	4b18      	ldr	r3, [pc, #96]	; (8001638 <Tb_OnRxDone+0xe4>)
 80015d8:	781b      	ldrb	r3, [r3, #0]
 80015da:	2bbf      	cmp	r3, #191	; 0xbf
 80015dc:	d01e      	beq.n	800161c <Tb_OnRxDone+0xc8>
    		APP_LOG(TS_ON, VLEVEL_L, "Tb_OnRxDone - RX SYNCH ERROR - RECEIVED WRONG KEY VALUE\n\r");
 80015de:	4b1a      	ldr	r3, [pc, #104]	; (8001648 <Tb_OnRxDone+0xf4>)
 80015e0:	2201      	movs	r2, #1
 80015e2:	2100      	movs	r1, #0
 80015e4:	4610      	mov	r0, r2
 80015e6:	f006 fa3f 	bl	8007a68 <UTIL_ADV_TRACE_COND_FSend>
 80015ea:	e7e4      	b.n	80015b6 <Tb_OnRxDone+0x62>
    	if (BufferRx[0] == 0xaf){
 80015ec:	4b12      	ldr	r3, [pc, #72]	; (8001638 <Tb_OnRxDone+0xe4>)
 80015ee:	781b      	ldrb	r3, [r3, #0]
 80015f0:	2baf      	cmp	r3, #175	; 0xaf
 80015f2:	d006      	beq.n	8001602 <Tb_OnRxDone+0xae>
    		APP_LOG(TS_ON, VLEVEL_L, "Tb_OnRxDone - TX SYNCH ERROR - RECEIVED WRONG KEY VALUE\n\r");
 80015f4:	4b15      	ldr	r3, [pc, #84]	; (800164c <Tb_OnRxDone+0xf8>)
 80015f6:	2201      	movs	r2, #1
 80015f8:	2100      	movs	r1, #0
 80015fa:	4610      	mov	r0, r2
 80015fc:	f006 fa34 	bl	8007a68 <UTIL_ADV_TRACE_COND_FSend>
 8001600:	e7d9      	b.n	80015b6 <Tb_OnRxDone+0x62>
    		tx_synch_flag = true; // Received Cycle synch frame
 8001602:	2001      	movs	r0, #1
 8001604:	4b12      	ldr	r3, [pc, #72]	; (8001650 <Tb_OnRxDone+0xfc>)
 8001606:	7018      	strb	r0, [r3, #0]
    		lora_data_rate = BufferRx[1]; // DR is set by the RX node
 8001608:	4b0b      	ldr	r3, [pc, #44]	; (8001638 <Tb_OnRxDone+0xe4>)
 800160a:	785a      	ldrb	r2, [r3, #1]
 800160c:	4b11      	ldr	r3, [pc, #68]	; (8001654 <Tb_OnRxDone+0x100>)
 800160e:	701a      	strb	r2, [r3, #0]
    		APP_LOG(TS_ON, VLEVEL_L, "Tb_OnRxDone - TX SYNCH OK - SENDING REPLY\n\r");
 8001610:	4b11      	ldr	r3, [pc, #68]	; (8001658 <Tb_OnRxDone+0x104>)
 8001612:	4602      	mov	r2, r0
 8001614:	2100      	movs	r1, #0
 8001616:	f006 fa27 	bl	8007a68 <UTIL_ADV_TRACE_COND_FSend>
 800161a:	e7cc      	b.n	80015b6 <Tb_OnRxDone+0x62>
    		synch_retransmit_ctr = 0;
 800161c:	2100      	movs	r1, #0
 800161e:	4b0f      	ldr	r3, [pc, #60]	; (800165c <Tb_OnRxDone+0x108>)
 8001620:	6019      	str	r1, [r3, #0]
    		rx_synch_flag = true; // Received REPLY synch frame - reset flag for next synch cycle
 8001622:	2401      	movs	r4, #1
 8001624:	4b0e      	ldr	r3, [pc, #56]	; (8001660 <Tb_OnRxDone+0x10c>)
 8001626:	701c      	strb	r4, [r3, #0]
    		APP_LOG(TS_ON, VLEVEL_L, "Tb_OnRxDone - RX SYNCH REPLY OK\n\r");
 8001628:	4b0e      	ldr	r3, [pc, #56]	; (8001664 <Tb_OnRxDone+0x110>)
 800162a:	4622      	mov	r2, r4
 800162c:	4620      	mov	r0, r4
 800162e:	f006 fa1b 	bl	8007a68 <UTIL_ADV_TRACE_COND_FSend>
    		Testbench_State = TB_RX_DONE;
 8001632:	4b04      	ldr	r3, [pc, #16]	; (8001644 <Tb_OnRxDone+0xf0>)
 8001634:	701c      	strb	r4, [r3, #0]
 8001636:	e7be      	b.n	80015b6 <Tb_OnRxDone+0x62>
 8001638:	20000180 	.word	0x20000180
 800163c:	2000039c 	.word	0x2000039c
 8001640:	08008714 	.word	0x08008714
 8001644:	20000000 	.word	0x20000000
 8001648:	080087f4 	.word	0x080087f4
 800164c:	08008794 	.word	0x08008794
 8001650:	20000003 	.word	0x20000003
 8001654:	200003ac 	.word	0x200003ac
 8001658:	08008768 	.word	0x08008768
 800165c:	200003b4 	.word	0x200003b4
 8001660:	20000001 	.word	0x20000001
 8001664:	080087d0 	.word	0x080087d0

08001668 <Tb_Config_Radio>:
{
 8001668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800166c:	b08b      	sub	sp, #44	; 0x2c
 800166e:	4683      	mov	fp, r0
 8001670:	460c      	mov	r4, r1
	if (new_tx_power_dbm < MIN_TX_OUTPUT_POWER || new_tx_power_dbm > MAX_TX_OUTPUT_POWER){
 8001672:	1f83      	subs	r3, r0, #6
 8001674:	2b0a      	cmp	r3, #10
 8001676:	d80b      	bhi.n	8001690 <Tb_Config_Radio+0x28>
	Radio.Sleep();
 8001678:	4b4a      	ldr	r3, [pc, #296]	; (80017a4 <Tb_Config_Radio+0x13c>)
 800167a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800167c:	4798      	blx	r3
	switch(new_data_rate){
 800167e:	2c06      	cmp	r4, #6
 8001680:	f200 8084 	bhi.w	800178c <Tb_Config_Radio+0x124>
 8001684:	e8df f004 	tbb	[pc, r4]
 8001688:	76738b0d 	.word	0x76738b0d
 800168c:	7c79      	.short	0x7c79
 800168e:	7f          	.byte	0x7f
 800168f:	00          	.byte	0x00
		APP_LOG(TS_OFF, VLEVEL_M, "LORA CONFIG: POWER CONFIGURATION OUT OF RANGE\n\r");
 8001690:	4b45      	ldr	r3, [pc, #276]	; (80017a8 <Tb_Config_Radio+0x140>)
 8001692:	2200      	movs	r2, #0
 8001694:	4611      	mov	r1, r2
 8001696:	2002      	movs	r0, #2
 8001698:	f006 f9e6 	bl	8007a68 <UTIL_ADV_TRACE_COND_FSend>
		new_tx_power_dbm = DEFAULT_TX_OUTPUT_POWER;
 800169c:	f04f 0b0e 	mov.w	fp, #14
 80016a0:	e7ea      	b.n	8001678 <Tb_Config_Radio+0x10>
	switch(new_data_rate){
 80016a2:	4626      	mov	r6, r4
 80016a4:	270c      	movs	r7, #12
	  APP_LOG(TS_OFF, VLEVEL_M, "\n---------------\r");
 80016a6:	4b41      	ldr	r3, [pc, #260]	; (80017ac <Tb_Config_Radio+0x144>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	4611      	mov	r1, r2
 80016ac:	2002      	movs	r0, #2
 80016ae:	f006 f9db 	bl	8007a68 <UTIL_ADV_TRACE_COND_FSend>
	  APP_LOG(TS_OFF, VLEVEL_M, "RADIO CONFIG\r");
 80016b2:	4b3f      	ldr	r3, [pc, #252]	; (80017b0 <Tb_Config_Radio+0x148>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	4611      	mov	r1, r2
 80016b8:	2002      	movs	r0, #2
 80016ba:	f006 f9d5 	bl	8007a68 <UTIL_ADV_TRACE_COND_FSend>
	  APP_LOG(TS_OFF, VLEVEL_M, "LORA_MODULATION\r");
 80016be:	4b3d      	ldr	r3, [pc, #244]	; (80017b4 <Tb_Config_Radio+0x14c>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	4611      	mov	r1, r2
 80016c4:	2002      	movs	r0, #2
 80016c6:	f006 f9cf 	bl	8007a68 <UTIL_ADV_TRACE_COND_FSend>
	  APP_LOG(TS_OFF, VLEVEL_M, "TX_OUTPUT_POWER=%d dBm\r", new_tx_power_dbm);
 80016ca:	f8cd b000 	str.w	fp, [sp]
 80016ce:	4b3a      	ldr	r3, [pc, #232]	; (80017b8 <Tb_Config_Radio+0x150>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	4611      	mov	r1, r2
 80016d4:	2002      	movs	r0, #2
 80016d6:	f006 f9c7 	bl	8007a68 <UTIL_ADV_TRACE_COND_FSend>
	  APP_LOG(TS_OFF, VLEVEL_M, "LORA DATA RATE=%d\r", new_data_rate);
 80016da:	9400      	str	r4, [sp, #0]
 80016dc:	4b37      	ldr	r3, [pc, #220]	; (80017bc <Tb_Config_Radio+0x154>)
 80016de:	2200      	movs	r2, #0
 80016e0:	4611      	mov	r1, r2
 80016e2:	2002      	movs	r0, #2
 80016e4:	f006 f9c0 	bl	8007a68 <UTIL_ADV_TRACE_COND_FSend>
	  APP_LOG(TS_OFF, VLEVEL_M, "LORA_BW=%d kHz\r", (1 << lora_bandwidth) * 125);
 80016e8:	237d      	movs	r3, #125	; 0x7d
 80016ea:	40b3      	lsls	r3, r6
 80016ec:	9300      	str	r3, [sp, #0]
 80016ee:	4b34      	ldr	r3, [pc, #208]	; (80017c0 <Tb_Config_Radio+0x158>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	4611      	mov	r1, r2
 80016f4:	2002      	movs	r0, #2
 80016f6:	f006 f9b7 	bl	8007a68 <UTIL_ADV_TRACE_COND_FSend>
	  APP_LOG(TS_OFF, VLEVEL_M, "LORA_SF=%d\r", lora_spreading_factor);
 80016fa:	9700      	str	r7, [sp, #0]
 80016fc:	4b31      	ldr	r3, [pc, #196]	; (80017c4 <Tb_Config_Radio+0x15c>)
 80016fe:	2200      	movs	r2, #0
 8001700:	4611      	mov	r1, r2
 8001702:	2002      	movs	r0, #2
 8001704:	f006 f9b0 	bl	8007a68 <UTIL_ADV_TRACE_COND_FSend>
	  Radio.SetTxConfig(MODEM_LORA, new_tx_power_dbm, 0, lora_bandwidth,
 8001708:	f8df a098 	ldr.w	sl, [pc, #152]	; 80017a4 <Tb_Config_Radio+0x13c>
 800170c:	f242 7310 	movw	r3, #10000	; 0x2710
 8001710:	9308      	str	r3, [sp, #32]
 8001712:	2400      	movs	r4, #0
 8001714:	9407      	str	r4, [sp, #28]
 8001716:	9406      	str	r4, [sp, #24]
 8001718:	9405      	str	r4, [sp, #20]
 800171a:	2501      	movs	r5, #1
 800171c:	9504      	str	r5, [sp, #16]
 800171e:	9403      	str	r4, [sp, #12]
 8001720:	f04f 0908 	mov.w	r9, #8
 8001724:	f8cd 9008 	str.w	r9, [sp, #8]
 8001728:	f04f 0802 	mov.w	r8, #2
 800172c:	f8cd 8004 	str.w	r8, [sp, #4]
 8001730:	9700      	str	r7, [sp, #0]
 8001732:	4633      	mov	r3, r6
 8001734:	4622      	mov	r2, r4
 8001736:	fa4f f18b 	sxtb.w	r1, fp
 800173a:	4628      	mov	r0, r5
 800173c:	f8da c01c 	ldr.w	ip, [sl, #28]
 8001740:	47e0      	blx	ip
	  Radio.SetRxConfig(MODEM_LORA, lora_bandwidth, lora_spreading_factor,
 8001742:	f8da a018 	ldr.w	sl, [sl, #24]
 8001746:	9509      	str	r5, [sp, #36]	; 0x24
 8001748:	9408      	str	r4, [sp, #32]
 800174a:	9407      	str	r4, [sp, #28]
 800174c:	9406      	str	r4, [sp, #24]
 800174e:	9505      	str	r5, [sp, #20]
 8001750:	9404      	str	r4, [sp, #16]
 8001752:	9403      	str	r4, [sp, #12]
 8001754:	2305      	movs	r3, #5
 8001756:	9302      	str	r3, [sp, #8]
 8001758:	f8cd 9004 	str.w	r9, [sp, #4]
 800175c:	9400      	str	r4, [sp, #0]
 800175e:	4643      	mov	r3, r8
 8001760:	463a      	mov	r2, r7
 8001762:	4631      	mov	r1, r6
 8001764:	4628      	mov	r0, r5
 8001766:	47d0      	blx	sl
}
 8001768:	b00b      	add	sp, #44	; 0x2c
 800176a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			lora_bandwidth = 0; // 125 kHz
 800176e:	2600      	movs	r6, #0
			lora_spreading_factor = 10;
 8001770:	270a      	movs	r7, #10
			break;
 8001772:	e798      	b.n	80016a6 <Tb_Config_Radio+0x3e>
			lora_bandwidth = 0; // 125 kHz
 8001774:	2600      	movs	r6, #0
			lora_spreading_factor = 9;
 8001776:	2709      	movs	r7, #9
			break;
 8001778:	e795      	b.n	80016a6 <Tb_Config_Radio+0x3e>
			lora_bandwidth = 0; // 125 kHz
 800177a:	2600      	movs	r6, #0
			lora_spreading_factor = 8;
 800177c:	2708      	movs	r7, #8
			break;
 800177e:	e792      	b.n	80016a6 <Tb_Config_Radio+0x3e>
			lora_bandwidth = 0; // 125 kHz
 8001780:	2600      	movs	r6, #0
			lora_spreading_factor = 7;
 8001782:	2707      	movs	r7, #7
			break;
 8001784:	e78f      	b.n	80016a6 <Tb_Config_Radio+0x3e>
			lora_bandwidth = 1; // 250 kHz
 8001786:	2601      	movs	r6, #1
			lora_spreading_factor = 7;
 8001788:	2707      	movs	r7, #7
			break;
 800178a:	e78c      	b.n	80016a6 <Tb_Config_Radio+0x3e>
			APP_LOG(TS_OFF, VLEVEL_M, "LORA CONFIG: DATA RATE OUT OF RANGE\n\r");
 800178c:	4b0e      	ldr	r3, [pc, #56]	; (80017c8 <Tb_Config_Radio+0x160>)
 800178e:	2200      	movs	r2, #0
 8001790:	4611      	mov	r1, r2
 8001792:	2002      	movs	r0, #2
 8001794:	f006 f968 	bl	8007a68 <UTIL_ADV_TRACE_COND_FSend>
	int lora_bandwidth = 0; // 125 kHz
 8001798:	2600      	movs	r6, #0
	int lora_spreading_factor = 12;
 800179a:	270c      	movs	r7, #12
		    break;
 800179c:	e783      	b.n	80016a6 <Tb_Config_Radio+0x3e>
			lora_bandwidth = 0; // 125 kHz
 800179e:	2600      	movs	r6, #0
			lora_spreading_factor = 11;
 80017a0:	270b      	movs	r7, #11
 80017a2:	e780      	b.n	80016a6 <Tb_Config_Radio+0x3e>
 80017a4:	08008bb8 	.word	0x08008bb8
 80017a8:	08008830 	.word	0x08008830
 80017ac:	08008888 	.word	0x08008888
 80017b0:	0800889c 	.word	0x0800889c
 80017b4:	080088ac 	.word	0x080088ac
 80017b8:	080088c0 	.word	0x080088c0
 80017bc:	080088d8 	.word	0x080088d8
 80017c0:	080088ec 	.word	0x080088ec
 80017c4:	080088fc 	.word	0x080088fc
 80017c8:	08008860 	.word	0x08008860

080017cc <SubghzApp_Init>:
{
 80017cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017ce:	b085      	sub	sp, #20
  APP_LOG(TS_OFF, VLEVEL_M, "\n---------------\rLORA RADIO TESTBENCH FOR SIGNAL ATTENUATION MEASUREMENT\r");
 80017d0:	4b2f      	ldr	r3, [pc, #188]	; (8001890 <SubghzApp_Init+0xc4>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	4611      	mov	r1, r2
 80017d6:	2002      	movs	r0, #2
 80017d8:	f006 f946 	bl	8007a68 <UTIL_ADV_TRACE_COND_FSend>
	  APP_LOG(TS_OFF, VLEVEL_M, "RECEIVER MODE CONFIGURATION\n\r");
 80017dc:	4b2d      	ldr	r3, [pc, #180]	; (8001894 <SubghzApp_Init+0xc8>)
 80017de:	2200      	movs	r2, #0
 80017e0:	4611      	mov	r1, r2
 80017e2:	2002      	movs	r0, #2
 80017e4:	f006 f940 	bl	8007a68 <UTIL_ADV_TRACE_COND_FSend>
  APP_LOG(TS_OFF, VLEVEL_M, "APPLICATION_VERSION: V%X.%X.%X\r",
 80017e8:	2400      	movs	r4, #0
 80017ea:	9402      	str	r4, [sp, #8]
 80017ec:	2603      	movs	r6, #3
 80017ee:	9601      	str	r6, [sp, #4]
 80017f0:	2501      	movs	r5, #1
 80017f2:	9500      	str	r5, [sp, #0]
 80017f4:	4b28      	ldr	r3, [pc, #160]	; (8001898 <SubghzApp_Init+0xcc>)
 80017f6:	4622      	mov	r2, r4
 80017f8:	4621      	mov	r1, r4
 80017fa:	2002      	movs	r0, #2
 80017fc:	f006 f934 	bl	8007a68 <UTIL_ADV_TRACE_COND_FSend>
  APP_LOG(TS_OFF, VLEVEL_M, "MW_RADIO_VERSION:    V%X.%X.%X\r",
 8001800:	9402      	str	r4, [sp, #8]
 8001802:	9601      	str	r6, [sp, #4]
 8001804:	9500      	str	r5, [sp, #0]
 8001806:	4b25      	ldr	r3, [pc, #148]	; (800189c <SubghzApp_Init+0xd0>)
 8001808:	4622      	mov	r2, r4
 800180a:	4621      	mov	r1, r4
 800180c:	2002      	movs	r0, #2
 800180e:	f006 f92b 	bl	8007a68 <UTIL_ADV_TRACE_COND_FSend>
  UTIL_TIMER_Create(&timerRxSynch, RX_CYCLE_TIME_DR0, UTIL_TIMER_ONESHOT, Tb_OnTimerRxSynch, NULL);
 8001812:	4f23      	ldr	r7, [pc, #140]	; (80018a0 <SubghzApp_Init+0xd4>)
 8001814:	4e23      	ldr	r6, [pc, #140]	; (80018a4 <SubghzApp_Init+0xd8>)
 8001816:	9400      	str	r4, [sp, #0]
 8001818:	4b23      	ldr	r3, [pc, #140]	; (80018a8 <SubghzApp_Init+0xdc>)
 800181a:	4622      	mov	r2, r4
 800181c:	4639      	mov	r1, r7
 800181e:	4630      	mov	r0, r6
 8001820:	f006 fb76 	bl	8007f10 <UTIL_TIMER_Create>
  UTIL_TIMER_SetPeriod(&timerRxSynch, RX_CYCLE_TIME_DR0);
 8001824:	4639      	mov	r1, r7
 8001826:	4630      	mov	r0, r6
 8001828:	f006 fc70 	bl	800810c <UTIL_TIMER_SetPeriod>
  BSP_PB_Init(BUTTON_SW1, BUTTON_MODE_EXTI);
 800182c:	4629      	mov	r1, r5
 800182e:	4620      	mov	r0, r4
 8001830:	f000 f9b4 	bl	8001b9c <BSP_PB_Init>
  BSP_PB_Init(BUTTON_SW2, BUTTON_MODE_EXTI);
 8001834:	4629      	mov	r1, r5
 8001836:	4628      	mov	r0, r5
 8001838:	f000 f9b0 	bl	8001b9c <BSP_PB_Init>
  RadioEvents.TxDone = Tb_OnTxDone;
 800183c:	481b      	ldr	r0, [pc, #108]	; (80018ac <SubghzApp_Init+0xe0>)
 800183e:	4b1c      	ldr	r3, [pc, #112]	; (80018b0 <SubghzApp_Init+0xe4>)
 8001840:	6003      	str	r3, [r0, #0]
  RadioEvents.RxDone = Tb_OnRxDone;
 8001842:	4b1c      	ldr	r3, [pc, #112]	; (80018b4 <SubghzApp_Init+0xe8>)
 8001844:	6083      	str	r3, [r0, #8]
  RadioEvents.TxTimeout = Tb_OnTxTimeout;
 8001846:	4b1c      	ldr	r3, [pc, #112]	; (80018b8 <SubghzApp_Init+0xec>)
 8001848:	6043      	str	r3, [r0, #4]
  RadioEvents.RxError = Tb_OnRxError;
 800184a:	4b1c      	ldr	r3, [pc, #112]	; (80018bc <SubghzApp_Init+0xf0>)
 800184c:	6103      	str	r3, [r0, #16]
  RadioEvents.RxTimeout = Tb_OnRxTimeout;
 800184e:	4b1c      	ldr	r3, [pc, #112]	; (80018c0 <SubghzApp_Init+0xf4>)
 8001850:	60c3      	str	r3, [r0, #12]
  Radio.Init(&RadioEvents);
 8001852:	4e1c      	ldr	r6, [pc, #112]	; (80018c4 <SubghzApp_Init+0xf8>)
 8001854:	6833      	ldr	r3, [r6, #0]
 8001856:	4798      	blx	r3
  Radio.SetChannel(RF_FREQUENCY);
 8001858:	68f3      	ldr	r3, [r6, #12]
 800185a:	481b      	ldr	r0, [pc, #108]	; (80018c8 <SubghzApp_Init+0xfc>)
 800185c:	4798      	blx	r3
  Tb_Config_Radio(DEFAULT_TX_OUTPUT_POWER, DEFAULT_DATA_RATE);
 800185e:	4621      	mov	r1, r4
 8001860:	200e      	movs	r0, #14
 8001862:	f7ff ff01 	bl	8001668 <Tb_Config_Radio>
  Radio.SetMaxPayloadLength(MODEM_LORA, MAX_APP_BUFFER_SIZE);
 8001866:	6d73      	ldr	r3, [r6, #84]	; 0x54
 8001868:	21ff      	movs	r1, #255	; 0xff
 800186a:	4628      	mov	r0, r5
 800186c:	4798      	blx	r3
  memset(BufferTx, 0x0, MAX_APP_BUFFER_SIZE);
 800186e:	22ff      	movs	r2, #255	; 0xff
 8001870:	4621      	mov	r1, r4
 8001872:	4816      	ldr	r0, [pc, #88]	; (80018cc <SubghzApp_Init+0x100>)
 8001874:	f006 fe3c 	bl	80084f0 <memset>
	  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_SubGHz_Phy_App_Process), UTIL_SEQ_RFU, Tb_Rx_Process);
 8001878:	4a15      	ldr	r2, [pc, #84]	; (80018d0 <SubghzApp_Init+0x104>)
 800187a:	4621      	mov	r1, r4
 800187c:	4628      	mov	r0, r5
 800187e:	f006 fae9 	bl	8007e54 <UTIL_SEQ_RegTask>
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_SubGHz_Phy_App_Process), CFG_SEQ_Prio_0);
 8001882:	4621      	mov	r1, r4
 8001884:	4628      	mov	r0, r5
 8001886:	f006 fa19 	bl	8007cbc <UTIL_SEQ_SetTask>
}
 800188a:	b005      	add	sp, #20
 800188c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800188e:	bf00      	nop
 8001890:	08008908 	.word	0x08008908
 8001894:	08008954 	.word	0x08008954
 8001898:	08008974 	.word	0x08008974
 800189c:	08008994 	.word	0x08008994
 80018a0:	00029fe0 	.word	0x00029fe0
 80018a4:	200003b8 	.word	0x200003b8
 80018a8:	080014c1 	.word	0x080014c1
 80018ac:	20000380 	.word	0x20000380
 80018b0:	08001401 	.word	0x08001401
 80018b4:	08001555 	.word	0x08001555
 80018b8:	080013d9 	.word	0x080013d9
 80018bc:	080013b1 	.word	0x080013b1
 80018c0:	08001339 	.word	0x08001339
 80018c4:	08008bb8 	.word	0x08008bb8
 80018c8:	33bca100 	.word	0x33bca100
 80018cc:	20000280 	.word	0x20000280
 80018d0:	0800193d 	.word	0x0800193d

080018d4 <Tb_Set_Synch_Timer>:
void Tb_Set_Synch_Timer(uint8_t cycle_lora_data_rate){
 80018d4:	b510      	push	{r4, lr}
	switch(cycle_lora_data_rate){
 80018d6:	2806      	cmp	r0, #6
 80018d8:	d81d      	bhi.n	8001916 <Tb_Set_Synch_Timer+0x42>
 80018da:	e8df f000 	tbb	[pc, r0]
 80018de:	2404      	.short	0x2404
 80018e0:	1613100d 	.word	0x1613100d
 80018e4:	19          	.byte	0x19
 80018e5:	00          	.byte	0x00
 80018e6:	4911      	ldr	r1, [pc, #68]	; (800192c <Tb_Set_Synch_Timer+0x58>)
	UTIL_TIMER_SetPeriod(&timerRxSynch, rx_synch_timer_value_ms);
 80018e8:	4c11      	ldr	r4, [pc, #68]	; (8001930 <Tb_Set_Synch_Timer+0x5c>)
 80018ea:	4620      	mov	r0, r4
 80018ec:	f006 fc0e 	bl	800810c <UTIL_TIMER_SetPeriod>
	UTIL_TIMER_Start(&timerRxSynch);
 80018f0:	4620      	mov	r0, r4
 80018f2:	f006 fbc5 	bl	8008080 <UTIL_TIMER_Start>
}
 80018f6:	bd10      	pop	{r4, pc}
			rx_synch_timer_value_ms = RX_CYCLE_TIME_DR2;
 80018f8:	f64c 01fa 	movw	r1, #51450	; 0xc8fa
			break;
 80018fc:	e7f4      	b.n	80018e8 <Tb_Set_Synch_Timer+0x14>
			rx_synch_timer_value_ms = RX_CYCLE_TIME_DR3;
 80018fe:	f248 3172 	movw	r1, #33650	; 0x8372
			break;
 8001902:	e7f1      	b.n	80018e8 <Tb_Set_Synch_Timer+0x14>
			rx_synch_timer_value_ms = RX_CYCLE_TIME_DR4;
 8001904:	f645 4194 	movw	r1, #23700	; 0x5c94
			break;
 8001908:	e7ee      	b.n	80018e8 <Tb_Set_Synch_Timer+0x14>
			rx_synch_timer_value_ms = RX_CYCLE_TIME_DR5;
 800190a:	f244 6182 	movw	r1, #18050	; 0x4682
			break;
 800190e:	e7eb      	b.n	80018e8 <Tb_Set_Synch_Timer+0x14>
			rx_synch_timer_value_ms = RX_CYCLE_TIME_DR6;
 8001910:	f643 113a 	movw	r1, #14650	; 0x393a
			break;
 8001914:	e7e8      	b.n	80018e8 <Tb_Set_Synch_Timer+0x14>
			APP_LOG(TS_OFF, VLEVEL_M, "RX SYNCH: DATA RATE OUT OF RANGE\n\r");
 8001916:	4b07      	ldr	r3, [pc, #28]	; (8001934 <Tb_Set_Synch_Timer+0x60>)
 8001918:	2200      	movs	r2, #0
 800191a:	4611      	mov	r1, r2
 800191c:	2002      	movs	r0, #2
 800191e:	f006 f8a3 	bl	8007a68 <UTIL_ADV_TRACE_COND_FSend>
	uint32_t rx_synch_timer_value_ms = RX_CYCLE_TIME_DR0;
 8001922:	4902      	ldr	r1, [pc, #8]	; (800192c <Tb_Set_Synch_Timer+0x58>)
			break;
 8001924:	e7e0      	b.n	80018e8 <Tb_Set_Synch_Timer+0x14>
			rx_synch_timer_value_ms = RX_CYCLE_TIME_DR1;
 8001926:	4904      	ldr	r1, [pc, #16]	; (8001938 <Tb_Set_Synch_Timer+0x64>)
 8001928:	e7de      	b.n	80018e8 <Tb_Set_Synch_Timer+0x14>
 800192a:	bf00      	nop
 800192c:	00029fe0 	.word	0x00029fe0
 8001930:	200003b8 	.word	0x200003b8
 8001934:	080089b4 	.word	0x080089b4
 8001938:	00018c7c 	.word	0x00018c7c

0800193c <Tb_Rx_Process>:
static void Tb_Rx_Process(void){
 800193c:	b530      	push	{r4, r5, lr}
 800193e:	b083      	sub	sp, #12
	switch (Testbench_State){
 8001940:	4b6d      	ldr	r3, [pc, #436]	; (8001af8 <Tb_Rx_Process+0x1bc>)
 8001942:	781b      	ldrb	r3, [r3, #0]
 8001944:	2b09      	cmp	r3, #9
 8001946:	d833      	bhi.n	80019b0 <Tb_Rx_Process+0x74>
 8001948:	e8df f013 	tbh	[pc, r3, lsl #1]
 800194c:	007c0071 	.word	0x007c0071
 8001950:	00320034 	.word	0x00320034
 8001954:	00320032 	.word	0x00320032
 8001958:	000a0032 	.word	0x000a0032
 800195c:	00c400b0 	.word	0x00c400b0
			Radio.Sleep();
 8001960:	4b66      	ldr	r3, [pc, #408]	; (8001afc <Tb_Rx_Process+0x1c0>)
 8001962:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001964:	4798      	blx	r3
			HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); // GREEN Led
 8001966:	4c66      	ldr	r4, [pc, #408]	; (8001b00 <Tb_Rx_Process+0x1c4>)
 8001968:	2201      	movs	r2, #1
 800196a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800196e:	4620      	mov	r0, r4
 8001970:	f000 fec0 	bl	80026f4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_SET); // RED Led
 8001974:	2201      	movs	r2, #1
 8001976:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800197a:	4620      	mov	r0, r4
 800197c:	f000 feba 	bl	80026f4 <HAL_GPIO_WritePin>
			while(button1_event == 0){
 8001980:	e000      	b.n	8001984 <Tb_Rx_Process+0x48>
				__NOP();
 8001982:	bf00      	nop
			while(button1_event == 0){
 8001984:	4b5f      	ldr	r3, [pc, #380]	; (8001b04 <Tb_Rx_Process+0x1c8>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	2b00      	cmp	r3, #0
 800198a:	d0fa      	beq.n	8001982 <Tb_Rx_Process+0x46>
			button1_event = 0;
 800198c:	2400      	movs	r4, #0
 800198e:	4b5d      	ldr	r3, [pc, #372]	; (8001b04 <Tb_Rx_Process+0x1c8>)
 8001990:	601c      	str	r4, [r3, #0]
			HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET); // RED Led
 8001992:	4622      	mov	r2, r4
 8001994:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001998:	4859      	ldr	r0, [pc, #356]	; (8001b00 <Tb_Rx_Process+0x1c4>)
 800199a:	f000 feab 	bl	80026f4 <HAL_GPIO_WritePin>
			rx_synch_flag = false;
 800199e:	4b5a      	ldr	r3, [pc, #360]	; (8001b08 <Tb_Rx_Process+0x1cc>)
 80019a0:	701c      	strb	r4, [r3, #0]
			Testbench_State = TB_RX_SYNCH;
 80019a2:	4b55      	ldr	r3, [pc, #340]	; (8001af8 <Tb_Rx_Process+0x1bc>)
 80019a4:	2202      	movs	r2, #2
 80019a6:	701a      	strb	r2, [r3, #0]
			UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_SubGHz_Phy_App_Process), CFG_SEQ_Prio_0);
 80019a8:	4621      	mov	r1, r4
 80019aa:	2001      	movs	r0, #1
 80019ac:	f006 f986 	bl	8007cbc <UTIL_SEQ_SetTask>
}
 80019b0:	b003      	add	sp, #12
 80019b2:	bd30      	pop	{r4, r5, pc}
			HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); // GREEN Led
 80019b4:	2201      	movs	r2, #1
 80019b6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80019ba:	4851      	ldr	r0, [pc, #324]	; (8001b00 <Tb_Rx_Process+0x1c4>)
 80019bc:	f000 fe9a 	bl	80026f4 <HAL_GPIO_WritePin>
			if (rx_synch_flag == false){
 80019c0:	4b51      	ldr	r3, [pc, #324]	; (8001b08 <Tb_Rx_Process+0x1cc>)
 80019c2:	781b      	ldrb	r3, [r3, #0]
 80019c4:	bb23      	cbnz	r3, 8001a10 <Tb_Rx_Process+0xd4>
				Radio.Sleep();
 80019c6:	4b4d      	ldr	r3, [pc, #308]	; (8001afc <Tb_Rx_Process+0x1c0>)
 80019c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019ca:	4798      	blx	r3
				memset(BufferTx, 0x0, MAX_APP_BUFFER_SIZE); // clear buffer
 80019cc:	4c4f      	ldr	r4, [pc, #316]	; (8001b0c <Tb_Rx_Process+0x1d0>)
 80019ce:	22ff      	movs	r2, #255	; 0xff
 80019d0:	2100      	movs	r1, #0
 80019d2:	4620      	mov	r0, r4
 80019d4:	f006 fd8c 	bl	80084f0 <memset>
				BufferTx[0] = 0xaf; // key for synch frame
 80019d8:	23af      	movs	r3, #175	; 0xaf
 80019da:	7023      	strb	r3, [r4, #0]
				BufferTx[1] = lora_data_rate; // cycle DR
 80019dc:	4b4c      	ldr	r3, [pc, #304]	; (8001b10 <Tb_Rx_Process+0x1d4>)
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	7063      	strb	r3, [r4, #1]
				if (synch_retransmit_ctr == 0){
 80019e2:	4b4c      	ldr	r3, [pc, #304]	; (8001b14 <Tb_Rx_Process+0x1d8>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	b173      	cbz	r3, 8001a06 <Tb_Rx_Process+0xca>
				HAL_Delay(50);
 80019e8:	2032      	movs	r0, #50	; 0x32
 80019ea:	f7ff f979 	bl	8000ce0 <HAL_Delay>
				HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET); // BLUE Led
 80019ee:	2201      	movs	r2, #1
 80019f0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80019f4:	4842      	ldr	r0, [pc, #264]	; (8001b00 <Tb_Rx_Process+0x1c4>)
 80019f6:	f000 fe7d 	bl	80026f4 <HAL_GPIO_WritePin>
				Radio.Send(BufferTx, TB_PAYLOAD_LEN); // send synch frame - callback set FSM to TB_RX
 80019fa:	4b40      	ldr	r3, [pc, #256]	; (8001afc <Tb_Rx_Process+0x1c0>)
 80019fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019fe:	2140      	movs	r1, #64	; 0x40
 8001a00:	4842      	ldr	r0, [pc, #264]	; (8001b0c <Tb_Rx_Process+0x1d0>)
 8001a02:	4798      	blx	r3
 8001a04:	e7d4      	b.n	80019b0 <Tb_Rx_Process+0x74>
					Tb_Config_Radio(DEFAULT_TX_OUTPUT_POWER, DEFAULT_DATA_RATE);
 8001a06:	2100      	movs	r1, #0
 8001a08:	200e      	movs	r0, #14
 8001a0a:	f7ff fe2d 	bl	8001668 <Tb_Config_Radio>
 8001a0e:	e7eb      	b.n	80019e8 <Tb_Rx_Process+0xac>
				APP_LOG(TS_ON, VLEVEL_L, "RX SYNCH WAIT FOR REPLY - Cycle DR %d\n\r", lora_data_rate);
 8001a10:	4b3f      	ldr	r3, [pc, #252]	; (8001b10 <Tb_Rx_Process+0x1d4>)
 8001a12:	781b      	ldrb	r3, [r3, #0]
 8001a14:	9300      	str	r3, [sp, #0]
 8001a16:	4b40      	ldr	r3, [pc, #256]	; (8001b18 <Tb_Rx_Process+0x1dc>)
 8001a18:	2201      	movs	r2, #1
 8001a1a:	2100      	movs	r1, #0
 8001a1c:	4610      	mov	r0, r2
 8001a1e:	f006 f823 	bl	8007a68 <UTIL_ADV_TRACE_COND_FSend>
				Radio.Rx(RX_TIMEOUT_VALUE);
 8001a22:	4b36      	ldr	r3, [pc, #216]	; (8001afc <Tb_Rx_Process+0x1c0>)
 8001a24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a26:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8001a2a:	4798      	blx	r3
 8001a2c:	e7c0      	b.n	80019b0 <Tb_Rx_Process+0x74>
			HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); // GREEN Led
 8001a2e:	2200      	movs	r2, #0
 8001a30:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a34:	4832      	ldr	r0, [pc, #200]	; (8001b00 <Tb_Rx_Process+0x1c4>)
 8001a36:	f000 fe5d 	bl	80026f4 <HAL_GPIO_WritePin>
			Radio.Rx(0); // Continuous Mode
 8001a3a:	4b30      	ldr	r3, [pc, #192]	; (8001afc <Tb_Rx_Process+0x1c0>)
 8001a3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a3e:	2000      	movs	r0, #0
 8001a40:	4798      	blx	r3
			break;
 8001a42:	e7b5      	b.n	80019b0 <Tb_Rx_Process+0x74>
			HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); // GREEN Led
 8001a44:	2201      	movs	r2, #1
 8001a46:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a4a:	482d      	ldr	r0, [pc, #180]	; (8001b00 <Tb_Rx_Process+0x1c4>)
 8001a4c:	f000 fe52 	bl	80026f4 <HAL_GPIO_WritePin>
			Radio.Sleep();
 8001a50:	4b2a      	ldr	r3, [pc, #168]	; (8001afc <Tb_Rx_Process+0x1c0>)
 8001a52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a54:	4798      	blx	r3
			if (rx_synch_flag == true){ // received REPLY synch frame - Synch is OK - Configure the Radio for the Cycle test
 8001a56:	4b2c      	ldr	r3, [pc, #176]	; (8001b08 <Tb_Rx_Process+0x1cc>)
 8001a58:	781b      	ldrb	r3, [r3, #0]
 8001a5a:	b973      	cbnz	r3, 8001a7a <Tb_Rx_Process+0x13e>
				n_tx_ctr++; // increment received packet count - reset is done in the synch timer callback
 8001a5c:	4a2f      	ldr	r2, [pc, #188]	; (8001b1c <Tb_Rx_Process+0x1e0>)
 8001a5e:	6813      	ldr	r3, [r2, #0]
 8001a60:	3301      	adds	r3, #1
 8001a62:	6013      	str	r3, [r2, #0]
			Testbench_State = TB_RX; // resume RX
 8001a64:	2400      	movs	r4, #0
 8001a66:	4b24      	ldr	r3, [pc, #144]	; (8001af8 <Tb_Rx_Process+0x1bc>)
 8001a68:	701c      	strb	r4, [r3, #0]
			HAL_Delay(50);
 8001a6a:	2032      	movs	r0, #50	; 0x32
 8001a6c:	f7ff f938 	bl	8000ce0 <HAL_Delay>
			UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_SubGHz_Phy_App_Process), CFG_SEQ_Prio_0);
 8001a70:	4621      	mov	r1, r4
 8001a72:	2001      	movs	r0, #1
 8001a74:	f006 f922 	bl	8007cbc <UTIL_SEQ_SetTask>
			break;
 8001a78:	e79a      	b.n	80019b0 <Tb_Rx_Process+0x74>
				rx_synch_flag = false; // reset flag for next cycle synch
 8001a7a:	2500      	movs	r5, #0
 8001a7c:	4b22      	ldr	r3, [pc, #136]	; (8001b08 <Tb_Rx_Process+0x1cc>)
 8001a7e:	701d      	strb	r5, [r3, #0]
				Tb_Config_Radio(tx_power_dbm, lora_data_rate);
 8001a80:	4c23      	ldr	r4, [pc, #140]	; (8001b10 <Tb_Rx_Process+0x1d4>)
 8001a82:	7821      	ldrb	r1, [r4, #0]
 8001a84:	4b26      	ldr	r3, [pc, #152]	; (8001b20 <Tb_Rx_Process+0x1e4>)
 8001a86:	7818      	ldrb	r0, [r3, #0]
 8001a88:	f7ff fdee 	bl	8001668 <Tb_Config_Radio>
				Tb_Set_Synch_Timer(lora_data_rate); // Configure the Timer with the Cycle DR Time
 8001a8c:	7820      	ldrb	r0, [r4, #0]
 8001a8e:	f7ff ff21 	bl	80018d4 <Tb_Set_Synch_Timer>
				cycle_start_timestamp = HAL_GetTick();
 8001a92:	f7ff f919 	bl	8000cc8 <HAL_GetTick>
 8001a96:	4b23      	ldr	r3, [pc, #140]	; (8001b24 <Tb_Rx_Process+0x1e8>)
 8001a98:	6018      	str	r0, [r3, #0]
				APP_LOG(TS_ON, VLEVEL_L, "RX SYNCH OK! - Cycle START DR %d\n\r", lora_data_rate);
 8001a9a:	7823      	ldrb	r3, [r4, #0]
 8001a9c:	9300      	str	r3, [sp, #0]
 8001a9e:	4b22      	ldr	r3, [pc, #136]	; (8001b28 <Tb_Rx_Process+0x1ec>)
 8001aa0:	2201      	movs	r2, #1
 8001aa2:	4629      	mov	r1, r5
 8001aa4:	4610      	mov	r0, r2
 8001aa6:	f005 ffdf 	bl	8007a68 <UTIL_ADV_TRACE_COND_FSend>
 8001aaa:	e7db      	b.n	8001a64 <Tb_Rx_Process+0x128>
			APP_LOG(TS_ON, VLEVEL_L, "TEST END - OK\n\r");
 8001aac:	4b1f      	ldr	r3, [pc, #124]	; (8001b2c <Tb_Rx_Process+0x1f0>)
 8001aae:	2201      	movs	r2, #1
 8001ab0:	2100      	movs	r1, #0
 8001ab2:	4610      	mov	r0, r2
 8001ab4:	f005 ffd8 	bl	8007a68 <UTIL_ADV_TRACE_COND_FSend>
			HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET); // BLUE Led
 8001ab8:	4c11      	ldr	r4, [pc, #68]	; (8001b00 <Tb_Rx_Process+0x1c4>)
 8001aba:	2201      	movs	r2, #1
 8001abc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001ac0:	4620      	mov	r0, r4
 8001ac2:	f000 fe17 	bl	80026f4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_SET); // RED Led
 8001ac6:	2201      	movs	r2, #1
 8001ac8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001acc:	4620      	mov	r0, r4
 8001ace:	f000 fe11 	bl	80026f4 <HAL_GPIO_WritePin>
			break;
 8001ad2:	e76d      	b.n	80019b0 <Tb_Rx_Process+0x74>
			APP_LOG(TS_ON, VLEVEL_L, "TEST ERROR\n\r");
 8001ad4:	4b16      	ldr	r3, [pc, #88]	; (8001b30 <Tb_Rx_Process+0x1f4>)
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	2100      	movs	r1, #0
 8001ada:	4610      	mov	r0, r2
 8001adc:	f005 ffc4 	bl	8007a68 <UTIL_ADV_TRACE_COND_FSend>
			UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_SubGHz_Phy_App_Process), CFG_SEQ_Prio_0);
 8001ae0:	2100      	movs	r1, #0
 8001ae2:	2001      	movs	r0, #1
 8001ae4:	f006 f8ea 	bl	8007cbc <UTIL_SEQ_SetTask>
			HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_SET); // RED Led
 8001ae8:	2201      	movs	r2, #1
 8001aea:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001aee:	4804      	ldr	r0, [pc, #16]	; (8001b00 <Tb_Rx_Process+0x1c4>)
 8001af0:	f000 fe00 	bl	80026f4 <HAL_GPIO_WritePin>
}
 8001af4:	e75c      	b.n	80019b0 <Tb_Rx_Process+0x74>
 8001af6:	bf00      	nop
 8001af8:	20000000 	.word	0x20000000
 8001afc:	08008bb8 	.word	0x08008bb8
 8001b00:	48000400 	.word	0x48000400
 8001b04:	200003a0 	.word	0x200003a0
 8001b08:	20000001 	.word	0x20000001
 8001b0c:	20000280 	.word	0x20000280
 8001b10:	200003ac 	.word	0x200003ac
 8001b14:	200003b4 	.word	0x200003b4
 8001b18:	080089d8 	.word	0x080089d8
 8001b1c:	200003b0 	.word	0x200003b0
 8001b20:	20000002 	.word	0x20000002
 8001b24:	200003a8 	.word	0x200003a8
 8001b28:	08008a00 	.word	0x08008a00
 8001b2c:	08008a24 	.word	0x08008a24
 8001b30:	08008a34 	.word	0x08008a34

08001b34 <HAL_GPIO_EXTI_Callback>:
  * @param GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
  if (GPIO_Pin == BUTTON_SW1_PIN && Testbench_State == TB_WAIT_USER_TRIG)
 8001b34:	2801      	cmp	r0, #1
 8001b36:	d002      	beq.n	8001b3e <HAL_GPIO_EXTI_Callback+0xa>
  {
    button1_event = 1;
  }
  else if (GPIO_Pin == BUTTON_SW2_PIN && Testbench_State == TB_TX_DONE)
 8001b38:	2802      	cmp	r0, #2
 8001b3a:	d008      	beq.n	8001b4e <HAL_GPIO_EXTI_Callback+0x1a>
  {
	  button2_event = 1;
  }

}
 8001b3c:	4770      	bx	lr
  if (GPIO_Pin == BUTTON_SW1_PIN && Testbench_State == TB_WAIT_USER_TRIG)
 8001b3e:	4b08      	ldr	r3, [pc, #32]	; (8001b60 <HAL_GPIO_EXTI_Callback+0x2c>)
 8001b40:	781b      	ldrb	r3, [r3, #0]
 8001b42:	2b07      	cmp	r3, #7
 8001b44:	d1f8      	bne.n	8001b38 <HAL_GPIO_EXTI_Callback+0x4>
    button1_event = 1;
 8001b46:	4b07      	ldr	r3, [pc, #28]	; (8001b64 <HAL_GPIO_EXTI_Callback+0x30>)
 8001b48:	2201      	movs	r2, #1
 8001b4a:	601a      	str	r2, [r3, #0]
 8001b4c:	4770      	bx	lr
  else if (GPIO_Pin == BUTTON_SW2_PIN && Testbench_State == TB_TX_DONE)
 8001b4e:	4b04      	ldr	r3, [pc, #16]	; (8001b60 <HAL_GPIO_EXTI_Callback+0x2c>)
 8001b50:	781b      	ldrb	r3, [r3, #0]
 8001b52:	2b04      	cmp	r3, #4
 8001b54:	d1f2      	bne.n	8001b3c <HAL_GPIO_EXTI_Callback+0x8>
	  button2_event = 1;
 8001b56:	4b04      	ldr	r3, [pc, #16]	; (8001b68 <HAL_GPIO_EXTI_Callback+0x34>)
 8001b58:	2201      	movs	r2, #1
 8001b5a:	601a      	str	r2, [r3, #0]
}
 8001b5c:	e7ee      	b.n	8001b3c <HAL_GPIO_EXTI_Callback+0x8>
 8001b5e:	bf00      	nop
 8001b60:	20000000 	.word	0x20000000
 8001b64:	200003a0 	.word	0x200003a0
 8001b68:	200003a4 	.word	0x200003a4

08001b6c <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 8001b6c:	b508      	push	{r3, lr}
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_Init();
 8001b6e:	f000 f89d 	bl	8001cac <BSP_RADIO_Init>
  /* USER CODE BEGIN RBI_Init_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_Init_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 8001b72:	bd08      	pop	{r3, pc}

08001b74 <RBI_ConfigRFSwitch>:
  return retcode;
#endif  /* USE_BSP_DRIVER */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 8001b74:	b508      	push	{r3, lr}
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
 8001b76:	f000 f8db 	bl	8001d30 <BSP_RADIO_ConfigRFSwitch>
  /* USER CODE BEGIN RBI_ConfigRFSwitch_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_ConfigRFSwitch_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 8001b7a:	bd08      	pop	{r3, pc}

08001b7c <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 8001b7c:	b508      	push	{r3, lr}
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetTxConfig();
 8001b7e:	f000 f925 	bl	8001dcc <BSP_RADIO_GetTxConfig>
  /* USER CODE BEGIN RBI_GetTxConfig_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_GetTxConfig_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 8001b82:	bd08      	pop	{r3, pc}

08001b84 <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 8001b84:	b508      	push	{r3, lr}
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsTCXO();
 8001b86:	f000 f923 	bl	8001dd0 <BSP_RADIO_IsTCXO>
  /* USER CODE BEGIN RBI_IsTCXO_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsTCXO_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 8001b8a:	bd08      	pop	{r3, pc}

08001b8c <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 8001b8c:	b508      	push	{r3, lr}
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsDCDC();
 8001b8e:	f000 f921 	bl	8001dd4 <BSP_RADIO_IsDCDC>
  /* USER CODE BEGIN RBI_IsDCDC_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsDCDC_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 8001b92:	bd08      	pop	{r3, pc}

08001b94 <RBI_GetRFOMaxPowerConfig>:

int32_t RBI_GetRFOMaxPowerConfig(RBI_RFOMaxPowerConfig_TypeDef Config)
{
 8001b94:	b508      	push	{r3, lr}
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetRFOMaxPowerConfig((BSP_RADIO_RFOMaxPowerConfig_TypeDef) Config);
 8001b96:	f000 f91f 	bl	8001dd8 <BSP_RADIO_GetRFOMaxPowerConfig>
    ret = 22; /*dBm*/
  }
  /* USER CODE END RBI_GetRFOMaxPowerConfig_2 */
  return ret;
#endif  /* USE_BSP_DRIVER  */
}
 8001b9a:	bd08      	pop	{r3, pc}

08001b9c <BSP_PB_Init>:
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability  
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8001b9c:	b530      	push	{r4, r5, lr}
 8001b9e:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef gpio_init_structure = {0};
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	9303      	str	r3, [sp, #12]
 8001ba4:	9304      	str	r3, [sp, #16]
 8001ba6:	9305      	str	r3, [sp, #20]
 8001ba8:	9306      	str	r3, [sp, #24]
 8001baa:	9307      	str	r3, [sp, #28]
  static BSP_EXTI_LineCallback button_callback[BUTTONn] = {BUTTON_SW1_EXTI_Callback, BUTTON_SW2_EXTI_Callback, BUTTON_SW3_EXTI_Callback};
  static uint32_t button_interrupt_priority[BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY, BSP_BUTTON_USER_IT_PRIORITY, BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t button_exti_line[BUTTONn] = {BUTTON_SW1_EXTI_LINE, BUTTON_SW2_EXTI_LINE, BUTTON_SW3_EXTI_LINE};

  /* Enable the BUTTON Clock */
  BUTTONx_GPIO_CLK_ENABLE(Button);
 8001bac:	4604      	mov	r4, r0
 8001bae:	b9e0      	cbnz	r0, 8001bea <BSP_PB_Init+0x4e>
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001bb0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001bb4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001bb6:	f042 0201 	orr.w	r2, r2, #1
 8001bba:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001bbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bbe:	f003 0301 	and.w	r3, r3, #1
 8001bc2:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8001bc4:	9b00      	ldr	r3, [sp, #0]
  
  gpio_init_structure.Pin = BUTTON_PIN[Button];
 8001bc6:	4b2a      	ldr	r3, [pc, #168]	; (8001c70 <BSP_PB_Init+0xd4>)
 8001bc8:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
 8001bcc:	9303      	str	r3, [sp, #12]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8001bce:	2301      	movs	r3, #1
 8001bd0:	9305      	str	r3, [sp, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001bd2:	2302      	movs	r3, #2
 8001bd4:	9306      	str	r3, [sp, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8001bd6:	bb21      	cbnz	r1, 8001c22 <BSP_PB_Init+0x86>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8001bd8:	a903      	add	r1, sp, #12
 8001bda:	4b26      	ldr	r3, [pc, #152]	; (8001c74 <BSP_PB_Init+0xd8>)
 8001bdc:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8001be0:	f000 fc38 	bl	8002454 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), button_interrupt_priority[Button], 0x00);
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
  }

  return BSP_ERROR_NONE;
}
 8001be4:	2000      	movs	r0, #0
 8001be6:	b009      	add	sp, #36	; 0x24
 8001be8:	bd30      	pop	{r4, r5, pc}
  BUTTONx_GPIO_CLK_ENABLE(Button);
 8001bea:	2801      	cmp	r0, #1
 8001bec:	d00d      	beq.n	8001c0a <BSP_PB_Init+0x6e>
 8001bee:	2802      	cmp	r0, #2
 8001bf0:	d1e9      	bne.n	8001bc6 <BSP_PB_Init+0x2a>
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001bf2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001bf6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001bf8:	f042 0204 	orr.w	r2, r2, #4
 8001bfc:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001bfe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c00:	f003 0304 	and.w	r3, r3, #4
 8001c04:	9302      	str	r3, [sp, #8]
  (void)tmpreg;
 8001c06:	9b02      	ldr	r3, [sp, #8]
}
 8001c08:	e7dd      	b.n	8001bc6 <BSP_PB_Init+0x2a>
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001c0a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c0e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001c10:	f042 0201 	orr.w	r2, r2, #1
 8001c14:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001c16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c18:	f003 0301 	and.w	r3, r3, #1
 8001c1c:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8001c1e:	9b01      	ldr	r3, [sp, #4]
}
 8001c20:	e7d1      	b.n	8001bc6 <BSP_PB_Init+0x2a>
    gpio_init_structure.Mode = GPIO_MODE_IT_FALLING;
 8001c22:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001c26:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8001c28:	a903      	add	r1, sp, #12
 8001c2a:	4b12      	ldr	r3, [pc, #72]	; (8001c74 <BSP_PB_Init+0xd8>)
 8001c2c:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8001c30:	f000 fc10 	bl	8002454 <HAL_GPIO_Init>
    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], button_exti_line[Button]);
 8001c34:	4d10      	ldr	r5, [pc, #64]	; (8001c78 <BSP_PB_Init+0xdc>)
 8001c36:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8001c3a:	4b10      	ldr	r3, [pc, #64]	; (8001c7c <BSP_PB_Init+0xe0>)
 8001c3c:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
 8001c40:	4628      	mov	r0, r5
 8001c42:	f000 fc01 	bl	8002448 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, button_callback[Button]);
 8001c46:	4b0e      	ldr	r3, [pc, #56]	; (8001c80 <BSP_PB_Init+0xe4>)
 8001c48:	f853 2024 	ldr.w	r2, [r3, r4, lsl #2]
 8001c4c:	2100      	movs	r1, #0
 8001c4e:	4628      	mov	r0, r5
 8001c50:	f000 fbf3 	bl	800243a <HAL_EXTI_RegisterCallback>
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), button_interrupt_priority[Button], 0x00);
 8001c54:	4b0b      	ldr	r3, [pc, #44]	; (8001c84 <BSP_PB_Init+0xe8>)
 8001c56:	571d      	ldrsb	r5, [r3, r4]
 8001c58:	2200      	movs	r2, #0
 8001c5a:	4b0b      	ldr	r3, [pc, #44]	; (8001c88 <BSP_PB_Init+0xec>)
 8001c5c:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
 8001c60:	4628      	mov	r0, r5
 8001c62:	f000 f90d 	bl	8001e80 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8001c66:	4628      	mov	r0, r5
 8001c68:	f000 f942 	bl	8001ef0 <HAL_NVIC_EnableIRQ>
 8001c6c:	e7ba      	b.n	8001be4 <BSP_PB_Init+0x48>
 8001c6e:	bf00      	nop
 8001c70:	08008a48 	.word	0x08008a48
 8001c74:	08008a50 	.word	0x08008a50
 8001c78:	200003d4 	.word	0x200003d4
 8001c7c:	08008a68 	.word	0x08008a68
 8001c80:	08008a5c 	.word	0x08008a5c
 8001c84:	08008a44 	.word	0x08008a44
 8001c88:	08008a74 	.word	0x08008a74

08001c8c <BSP_PB_Callback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8001c8c:	4770      	bx	lr

08001c8e <BUTTON_SW3_EXTI_Callback>:
/**
  * @brief  Button SW3 EXTI line detection callback.
  * @retval None
  */
static void BUTTON_SW3_EXTI_Callback(void)
{
 8001c8e:	b508      	push	{r3, lr}
  BSP_PB_Callback(BUTTON_SW3);
 8001c90:	2002      	movs	r0, #2
 8001c92:	f7ff fffb 	bl	8001c8c <BSP_PB_Callback>
}
 8001c96:	bd08      	pop	{r3, pc}

08001c98 <BUTTON_SW2_EXTI_Callback>:
{
 8001c98:	b508      	push	{r3, lr}
  BSP_PB_Callback(BUTTON_SW2);
 8001c9a:	2001      	movs	r0, #1
 8001c9c:	f7ff fff6 	bl	8001c8c <BSP_PB_Callback>
}
 8001ca0:	bd08      	pop	{r3, pc}

08001ca2 <BUTTON_SW1_EXTI_Callback>:
{
 8001ca2:	b508      	push	{r3, lr}
  BSP_PB_Callback(BUTTON_SW1);
 8001ca4:	2000      	movs	r0, #0
 8001ca6:	f7ff fff1 	bl	8001c8c <BSP_PB_Callback>
}
 8001caa:	bd08      	pop	{r3, pc}

08001cac <BSP_RADIO_Init>:
/**
  * @brief  Init Radio Switch 
  * @retval BSP status
  */
int32_t BSP_RADIO_Init(void)
{
 8001cac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001cb0:	b086      	sub	sp, #24
  GPIO_InitTypeDef  gpio_init_structure = {0};
 8001cb2:	2400      	movs	r4, #0
 8001cb4:	9401      	str	r4, [sp, #4]
 8001cb6:	9402      	str	r4, [sp, #8]
 8001cb8:	9403      	str	r4, [sp, #12]
 8001cba:	9404      	str	r4, [sp, #16]
 8001cbc:	9405      	str	r4, [sp, #20]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001cbe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001cc2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001cc4:	f042 0204 	orr.w	r2, r2, #4
 8001cc8:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001cca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ccc:	f003 0304 	and.w	r3, r3, #4
 8001cd0:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8001cd2:	9b00      	ldr	r3, [sp, #0]
  
  /* Enable the Radio Switch Clock */
  RF_SW_CTRL3_GPIO_CLK_ENABLE();
  
  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 8001cd4:	2710      	movs	r7, #16
 8001cd6:	9701      	str	r7, [sp, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8001cd8:	2301      	movs	r3, #1
 8001cda:	9302      	str	r3, [sp, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cdc:	2303      	movs	r3, #3
 8001cde:	9304      	str	r3, [sp, #16]
  
  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 8001ce0:	4d12      	ldr	r5, [pc, #72]	; (8001d2c <BSP_RADIO_Init+0x80>)
 8001ce2:	a901      	add	r1, sp, #4
 8001ce4:	4628      	mov	r0, r5
 8001ce6:	f000 fbb5 	bl	8002454 <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 8001cea:	f04f 0820 	mov.w	r8, #32
 8001cee:	f8cd 8004 	str.w	r8, [sp, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 8001cf2:	a901      	add	r1, sp, #4
 8001cf4:	4628      	mov	r0, r5
 8001cf6:	f000 fbad 	bl	8002454 <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL3_PIN;
 8001cfa:	2608      	movs	r6, #8
 8001cfc:	9601      	str	r6, [sp, #4]
  HAL_GPIO_Init(RF_SW_CTRL3_GPIO_PORT, &gpio_init_structure);
 8001cfe:	a901      	add	r1, sp, #4
 8001d00:	4628      	mov	r0, r5
 8001d02:	f000 fba7 	bl	8002454 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 8001d06:	4622      	mov	r2, r4
 8001d08:	4641      	mov	r1, r8
 8001d0a:	4628      	mov	r0, r5
 8001d0c:	f000 fcf2 	bl	80026f4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 8001d10:	4622      	mov	r2, r4
 8001d12:	4639      	mov	r1, r7
 8001d14:	4628      	mov	r0, r5
 8001d16:	f000 fced 	bl	80026f4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET); 
 8001d1a:	4622      	mov	r2, r4
 8001d1c:	4631      	mov	r1, r6
 8001d1e:	4628      	mov	r0, r5
 8001d20:	f000 fce8 	bl	80026f4 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
}
 8001d24:	4620      	mov	r0, r4
 8001d26:	b006      	add	sp, #24
 8001d28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001d2c:	48000800 	.word	0x48000800

08001d30 <BSP_RADIO_ConfigRFSwitch>:
  *           @arg RADIO_SWITCH_RFO_LP
  *           @arg RADIO_SWITCH_RFO_HP
  * @retval BSP status
  */
int32_t BSP_RADIO_ConfigRFSwitch(BSP_RADIO_Switch_TypeDef Config)
{
 8001d30:	b510      	push	{r4, lr}
  switch (Config)
 8001d32:	2803      	cmp	r0, #3
 8001d34:	d813      	bhi.n	8001d5e <BSP_RADIO_ConfigRFSwitch+0x2e>
 8001d36:	e8df f000 	tbb	[pc, r0]
 8001d3a:	1402      	.short	0x1402
 8001d3c:	3625      	.short	0x3625
  {
    case RADIO_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 8001d3e:	4c22      	ldr	r4, [pc, #136]	; (8001dc8 <BSP_RADIO_ConfigRFSwitch+0x98>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	2108      	movs	r1, #8
 8001d44:	4620      	mov	r0, r4
 8001d46:	f000 fcd5 	bl	80026f4 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	2110      	movs	r1, #16
 8001d4e:	4620      	mov	r0, r4
 8001d50:	f000 fcd0 	bl	80026f4 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8001d54:	2200      	movs	r2, #0
 8001d56:	2120      	movs	r1, #32
 8001d58:	4620      	mov	r0, r4
 8001d5a:	f000 fccb 	bl	80026f4 <HAL_GPIO_WritePin>
    default:
      break;    
  }  

  return BSP_ERROR_NONE;
}
 8001d5e:	2000      	movs	r0, #0
 8001d60:	bd10      	pop	{r4, pc}
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8001d62:	4c19      	ldr	r4, [pc, #100]	; (8001dc8 <BSP_RADIO_ConfigRFSwitch+0x98>)
 8001d64:	2201      	movs	r2, #1
 8001d66:	2108      	movs	r1, #8
 8001d68:	4620      	mov	r0, r4
 8001d6a:	f000 fcc3 	bl	80026f4 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8001d6e:	2201      	movs	r2, #1
 8001d70:	2110      	movs	r1, #16
 8001d72:	4620      	mov	r0, r4
 8001d74:	f000 fcbe 	bl	80026f4 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 8001d78:	2200      	movs	r2, #0
 8001d7a:	2120      	movs	r1, #32
 8001d7c:	4620      	mov	r0, r4
 8001d7e:	f000 fcb9 	bl	80026f4 <HAL_GPIO_WritePin>
      break;
 8001d82:	e7ec      	b.n	8001d5e <BSP_RADIO_ConfigRFSwitch+0x2e>
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8001d84:	4c10      	ldr	r4, [pc, #64]	; (8001dc8 <BSP_RADIO_ConfigRFSwitch+0x98>)
 8001d86:	2201      	movs	r2, #1
 8001d88:	2108      	movs	r1, #8
 8001d8a:	4620      	mov	r0, r4
 8001d8c:	f000 fcb2 	bl	80026f4 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8001d90:	2201      	movs	r2, #1
 8001d92:	2110      	movs	r1, #16
 8001d94:	4620      	mov	r0, r4
 8001d96:	f000 fcad 	bl	80026f4 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	2120      	movs	r1, #32
 8001d9e:	4620      	mov	r0, r4
 8001da0:	f000 fca8 	bl	80026f4 <HAL_GPIO_WritePin>
      break;
 8001da4:	e7db      	b.n	8001d5e <BSP_RADIO_ConfigRFSwitch+0x2e>
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8001da6:	4c08      	ldr	r4, [pc, #32]	; (8001dc8 <BSP_RADIO_ConfigRFSwitch+0x98>)
 8001da8:	2201      	movs	r2, #1
 8001daa:	2108      	movs	r1, #8
 8001dac:	4620      	mov	r0, r4
 8001dae:	f000 fca1 	bl	80026f4 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 8001db2:	2200      	movs	r2, #0
 8001db4:	2110      	movs	r1, #16
 8001db6:	4620      	mov	r0, r4
 8001db8:	f000 fc9c 	bl	80026f4 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 8001dbc:	2201      	movs	r2, #1
 8001dbe:	2120      	movs	r1, #32
 8001dc0:	4620      	mov	r0, r4
 8001dc2:	f000 fc97 	bl	80026f4 <HAL_GPIO_WritePin>
      break;
 8001dc6:	e7ca      	b.n	8001d5e <BSP_RADIO_ConfigRFSwitch+0x2e>
 8001dc8:	48000800 	.word	0x48000800

08001dcc <BSP_RADIO_GetTxConfig>:
  *  RADIO_CONF_RFO_HP
  */
int32_t BSP_RADIO_GetTxConfig(void)
{
  return RADIO_CONF_RFO_LP_HP;
}
 8001dcc:	2000      	movs	r0, #0
 8001dce:	4770      	bx	lr

08001dd0 <BSP_RADIO_IsTCXO>:
  *  RADIO_CONF_TCXO_SUPPORTED
  */
int32_t BSP_RADIO_IsTCXO(void)
{
  return RADIO_CONF_TCXO_SUPPORTED;
}
 8001dd0:	2001      	movs	r0, #1
 8001dd2:	4770      	bx	lr

08001dd4 <BSP_RADIO_IsDCDC>:
  *  RADIO_CONF_DCDC_SUPPORTED  
  */
int32_t BSP_RADIO_IsDCDC(void)
{
  return RADIO_CONF_DCDC_SUPPORTED;
}
 8001dd4:	2001      	movs	r0, #1
 8001dd6:	4770      	bx	lr

08001dd8 <BSP_RADIO_GetRFOMaxPowerConfig>:
  */
int32_t BSP_RADIO_GetRFOMaxPowerConfig(BSP_RADIO_RFOMaxPowerConfig_TypeDef Config)
{
  int32_t ret;

  if(Config == RADIO_RFO_LP_MAXPOWER)
 8001dd8:	b908      	cbnz	r0, 8001dde <BSP_RADIO_GetRFOMaxPowerConfig+0x6>
  {
    ret = RADIO_CONF_RFO_LP_MAX_15_dBm;
 8001dda:	200f      	movs	r0, #15
 8001ddc:	4770      	bx	lr
  }
  else
  {
    ret = RADIO_CONF_RFO_HP_MAX_22_dBm;
 8001dde:	2016      	movs	r0, #22
  }

  return ret;
}
 8001de0:	4770      	bx	lr

08001de2 <SystemInit>:

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8001de2:	4770      	bx	lr

08001de4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001de4:	b510      	push	{r4, lr}
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001de6:	2003      	movs	r0, #3
 8001de8:	f000 f838 	bl	8001e5c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8001dec:	f000 fe20 	bl	8002a30 <HAL_RCC_GetHCLKFreq>
 8001df0:	4b06      	ldr	r3, [pc, #24]	; (8001e0c <HAL_Init+0x28>)
 8001df2:	6018      	str	r0, [r3, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001df4:	200f      	movs	r0, #15
 8001df6:	f7fe ff65 	bl	8000cc4 <HAL_InitTick>
 8001dfa:	b110      	cbz	r0, 8001e02 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8001dfc:	2401      	movs	r4, #1
    HAL_MspInit();
  }

  /* Return function status */
  return status;
}
 8001dfe:	4620      	mov	r0, r4
 8001e00:	bd10      	pop	{r4, pc}
 8001e02:	4604      	mov	r4, r0
    HAL_MspInit();
 8001e04:	f7fe fea0 	bl	8000b48 <HAL_MspInit>
 8001e08:	e7f9      	b.n	8001dfe <HAL_Init+0x1a>
 8001e0a:	bf00      	nop
 8001e0c:	20000004 	.word	0x20000004

08001e10 <HAL_SuspendTick>:
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8001e10:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 8001e14:	6913      	ldr	r3, [r2, #16]
 8001e16:	f023 0302 	bic.w	r3, r3, #2
 8001e1a:	6113      	str	r3, [r2, #16]
}
 8001e1c:	4770      	bx	lr

08001e1e <HAL_ResumeTick>:
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8001e1e:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 8001e22:	6913      	ldr	r3, [r2, #16]
 8001e24:	f043 0302 	orr.w	r3, r3, #2
 8001e28:	6113      	str	r3, [r2, #16]
}
 8001e2a:	4770      	bx	lr

08001e2c <HAL_DBGMCU_EnableDBGSleepMode>:
  * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_EnableDBGSleepMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_EnableDBGSleepMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8001e2c:	4a02      	ldr	r2, [pc, #8]	; (8001e38 <HAL_DBGMCU_EnableDBGSleepMode+0xc>)
 8001e2e:	6853      	ldr	r3, [r2, #4]
 8001e30:	f043 0301 	orr.w	r3, r3, #1
 8001e34:	6053      	str	r3, [r2, #4]
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
  LL_DBGMCU_EnableDBGSleepMode();
}
 8001e36:	4770      	bx	lr
 8001e38:	e0042000 	.word	0xe0042000

08001e3c <HAL_DBGMCU_EnableDBGStopMode>:
  * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_EnableDBGStopMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8001e3c:	4a02      	ldr	r2, [pc, #8]	; (8001e48 <HAL_DBGMCU_EnableDBGStopMode+0xc>)
 8001e3e:	6853      	ldr	r3, [r2, #4]
 8001e40:	f043 0302 	orr.w	r3, r3, #2
 8001e44:	6053      	str	r3, [r2, #4]
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
  LL_DBGMCU_EnableDBGStopMode();
}
 8001e46:	4770      	bx	lr
 8001e48:	e0042000 	.word	0xe0042000

08001e4c <HAL_DBGMCU_EnableDBGStandbyMode>:
  * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_EnableDBGStandbyMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_EnableDBGStandbyMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8001e4c:	4a02      	ldr	r2, [pc, #8]	; (8001e58 <HAL_DBGMCU_EnableDBGStandbyMode+0xc>)
 8001e4e:	6853      	ldr	r3, [r2, #4]
 8001e50:	f043 0304 	orr.w	r3, r3, #4
 8001e54:	6053      	str	r3, [r2, #4]
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
  LL_DBGMCU_EnableDBGStandbyMode();
}
 8001e56:	4770      	bx	lr
 8001e58:	e0042000 	.word	0xe0042000

08001e5c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e5c:	4a07      	ldr	r2, [pc, #28]	; (8001e7c <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001e5e:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e60:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001e64:	041b      	lsls	r3, r3, #16
 8001e66:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e68:	0200      	lsls	r0, r0, #8
 8001e6a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e6e:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8001e70:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8001e78:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001e7a:	4770      	bx	lr
 8001e7c:	e000ed00 	.word	0xe000ed00

08001e80 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e80:	b500      	push	{lr}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e82:	4b19      	ldr	r3, [pc, #100]	; (8001ee8 <HAL_NVIC_SetPriority+0x68>)
 8001e84:	68db      	ldr	r3, [r3, #12]
 8001e86:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e8a:	f1c3 0c07 	rsb	ip, r3, #7
 8001e8e:	f1bc 0f04 	cmp.w	ip, #4
 8001e92:	bf28      	it	cs
 8001e94:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e98:	f103 0e04 	add.w	lr, r3, #4
 8001e9c:	f1be 0f06 	cmp.w	lr, #6
 8001ea0:	d918      	bls.n	8001ed4 <HAL_NVIC_SetPriority+0x54>
 8001ea2:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ea4:	f04f 3eff 	mov.w	lr, #4294967295
 8001ea8:	fa0e fc0c 	lsl.w	ip, lr, ip
 8001eac:	ea21 010c 	bic.w	r1, r1, ip
 8001eb0:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001eb2:	fa0e f303 	lsl.w	r3, lr, r3
 8001eb6:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001eba:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8001ebc:	2800      	cmp	r0, #0
 8001ebe:	db0b      	blt.n	8001ed8 <HAL_NVIC_SetPriority+0x58>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ec0:	0109      	lsls	r1, r1, #4
 8001ec2:	b2c9      	uxtb	r1, r1
 8001ec4:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8001ec8:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8001ecc:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001ed0:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	e7e5      	b.n	8001ea4 <HAL_NVIC_SetPriority+0x24>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ed8:	f000 000f 	and.w	r0, r0, #15
 8001edc:	0109      	lsls	r1, r1, #4
 8001ede:	b2c9      	uxtb	r1, r1
 8001ee0:	4b02      	ldr	r3, [pc, #8]	; (8001eec <HAL_NVIC_SetPriority+0x6c>)
 8001ee2:	5419      	strb	r1, [r3, r0]
 8001ee4:	e7f4      	b.n	8001ed0 <HAL_NVIC_SetPriority+0x50>
 8001ee6:	bf00      	nop
 8001ee8:	e000ed00 	.word	0xe000ed00
 8001eec:	e000ed14 	.word	0xe000ed14

08001ef0 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001ef0:	2800      	cmp	r0, #0
 8001ef2:	db07      	blt.n	8001f04 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ef4:	f000 021f 	and.w	r2, r0, #31
 8001ef8:	0940      	lsrs	r0, r0, #5
 8001efa:	2301      	movs	r3, #1
 8001efc:	4093      	lsls	r3, r2
 8001efe:	4a02      	ldr	r2, [pc, #8]	; (8001f08 <HAL_NVIC_EnableIRQ+0x18>)
 8001f00:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001f04:	4770      	bx	lr
 8001f06:	bf00      	nop
 8001f08:	e000e100 	.word	0xe000e100

08001f0c <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001f0c:	2800      	cmp	r0, #0
 8001f0e:	db0c      	blt.n	8001f2a <HAL_NVIC_DisableIRQ+0x1e>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f10:	f000 021f 	and.w	r2, r0, #31
 8001f14:	0940      	lsrs	r0, r0, #5
 8001f16:	2301      	movs	r3, #1
 8001f18:	4093      	lsls	r3, r2
 8001f1a:	3020      	adds	r0, #32
 8001f1c:	4a03      	ldr	r2, [pc, #12]	; (8001f2c <HAL_NVIC_DisableIRQ+0x20>)
 8001f1e:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001f22:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001f26:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8001f2a:	4770      	bx	lr
 8001f2c:	e000e100 	.word	0xe000e100

08001f30 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001f30:	b410      	push	{r4}
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001f32:	6cc4      	ldr	r4, [r0, #76]	; 0x4c
 8001f34:	f8d0 c050 	ldr.w	ip, [r0, #80]	; 0x50
 8001f38:	f8c4 c004 	str.w	ip, [r4, #4]

  if (hdma->DMAmuxRequestGen != NULL)
 8001f3c:	6d44      	ldr	r4, [r0, #84]	; 0x54
 8001f3e:	b124      	cbz	r4, 8001f4a <DMA_SetConfig+0x1a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001f40:	6d84      	ldr	r4, [r0, #88]	; 0x58
 8001f42:	f8d0 c05c 	ldr.w	ip, [r0, #92]	; 0x5c
 8001f46:	f8c4 c004 	str.w	ip, [r4, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001f4a:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8001f4c:	f004 0c1c 	and.w	ip, r4, #28
 8001f50:	2401      	movs	r4, #1
 8001f52:	fa04 f40c 	lsl.w	r4, r4, ip
 8001f56:	f8d0 c040 	ldr.w	ip, [r0, #64]	; 0x40
 8001f5a:	f8cc 4004 	str.w	r4, [ip, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001f5e:	6804      	ldr	r4, [r0, #0]
 8001f60:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001f62:	6883      	ldr	r3, [r0, #8]
 8001f64:	2b10      	cmp	r3, #16
 8001f66:	d005      	beq.n	8001f74 <DMA_SetConfig+0x44>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8001f68:	6803      	ldr	r3, [r0, #0]
 8001f6a:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8001f6c:	6803      	ldr	r3, [r0, #0]
 8001f6e:	60da      	str	r2, [r3, #12]
  }
}
 8001f70:	bc10      	pop	{r4}
 8001f72:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 8001f74:	6803      	ldr	r3, [r0, #0]
 8001f76:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 8001f78:	6803      	ldr	r3, [r0, #0]
 8001f7a:	60d9      	str	r1, [r3, #12]
 8001f7c:	e7f8      	b.n	8001f70 <DMA_SetConfig+0x40>
	...

08001f80 <DMA_CalcDMAMUXChannelBaseAndMask>:
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8001f80:	6803      	ldr	r3, [r0, #0]
 8001f82:	4a14      	ldr	r2, [pc, #80]	; (8001fd4 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8001f84:	4293      	cmp	r3, r2
 8001f86:	d816      	bhi.n	8001fb6 <DMA_CalcDMAMUXChannelBaseAndMask+0x36>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8001f88:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8001f8a:	f022 0203 	bic.w	r2, r2, #3
 8001f8e:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8001f92:	f502 3202 	add.w	r2, r2, #133120	; 0x20800
 8001f96:	6482      	str	r2, [r0, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001f98:	b2db      	uxtb	r3, r3
 8001f9a:	3b08      	subs	r3, #8
 8001f9c:	4a0e      	ldr	r2, [pc, #56]	; (8001fd8 <DMA_CalcDMAMUXChannelBaseAndMask+0x58>)
 8001f9e:	fba2 2303 	umull	r2, r3, r2, r3
 8001fa2:	091b      	lsrs	r3, r3, #4
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001fa4:	4a0d      	ldr	r2, [pc, #52]	; (8001fdc <DMA_CalcDMAMUXChannelBaseAndMask+0x5c>)
 8001fa6:	64c2      	str	r2, [r0, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001fa8:	f003 031f 	and.w	r3, r3, #31
 8001fac:	2201      	movs	r2, #1
 8001fae:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb2:	6503      	str	r3, [r0, #80]	; 0x50
}
 8001fb4:	4770      	bx	lr
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8001fb6:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8001fb8:	f022 0103 	bic.w	r1, r2, #3
 8001fbc:	4a08      	ldr	r2, [pc, #32]	; (8001fe0 <DMA_CalcDMAMUXChannelBaseAndMask+0x60>)
 8001fbe:	440a      	add	r2, r1
 8001fc0:	6482      	str	r2, [r0, #72]	; 0x48
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 8001fc2:	b2db      	uxtb	r3, r3
 8001fc4:	3b08      	subs	r3, #8
 8001fc6:	4a04      	ldr	r2, [pc, #16]	; (8001fd8 <DMA_CalcDMAMUXChannelBaseAndMask+0x58>)
 8001fc8:	fba2 2303 	umull	r2, r3, r2, r3
 8001fcc:	091b      	lsrs	r3, r3, #4
 8001fce:	3307      	adds	r3, #7
 8001fd0:	e7e8      	b.n	8001fa4 <DMA_CalcDMAMUXChannelBaseAndMask+0x24>
 8001fd2:	bf00      	nop
 8001fd4:	40020407 	.word	0x40020407
 8001fd8:	cccccccd 	.word	0xcccccccd
 8001fdc:	40020880 	.word	0x40020880
 8001fe0:	4002081c 	.word	0x4002081c

08001fe4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001fe4:	6843      	ldr	r3, [r0, #4]
 8001fe6:	f003 037f 	and.w	r3, r3, #127	; 0x7f

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001fea:	4a07      	ldr	r2, [pc, #28]	; (8002008 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x24>)
 8001fec:	441a      	add	r2, r3
 8001fee:	0092      	lsls	r2, r2, #2
 8001ff0:	6542      	str	r2, [r0, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001ff2:	4a06      	ldr	r2, [pc, #24]	; (800200c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x28>)
 8001ff4:	6582      	str	r2, [r0, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8001ff6:	3b01      	subs	r3, #1
 8001ff8:	f003 0303 	and.w	r3, r3, #3
 8001ffc:	2201      	movs	r2, #1
 8001ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8002002:	65c3      	str	r3, [r0, #92]	; 0x5c
}
 8002004:	4770      	bx	lr
 8002006:	bf00      	nop
 8002008:	1000823f 	.word	0x1000823f
 800200c:	40020940 	.word	0x40020940

08002010 <HAL_DMA_Init>:
  if (hdma == NULL)
 8002010:	2800      	cmp	r0, #0
 8002012:	d060      	beq.n	80020d6 <HAL_DMA_Init+0xc6>
{
 8002014:	b510      	push	{r4, lr}
 8002016:	4604      	mov	r4, r0
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002018:	6802      	ldr	r2, [r0, #0]
 800201a:	4b30      	ldr	r3, [pc, #192]	; (80020dc <HAL_DMA_Init+0xcc>)
 800201c:	429a      	cmp	r2, r3
 800201e:	d842      	bhi.n	80020a6 <HAL_DMA_Init+0x96>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002020:	4b2f      	ldr	r3, [pc, #188]	; (80020e0 <HAL_DMA_Init+0xd0>)
 8002022:	4413      	add	r3, r2
 8002024:	492f      	ldr	r1, [pc, #188]	; (80020e4 <HAL_DMA_Init+0xd4>)
 8002026:	fba1 1303 	umull	r1, r3, r1, r3
 800202a:	091b      	lsrs	r3, r3, #4
 800202c:	009b      	lsls	r3, r3, #2
 800202e:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8002030:	4b2d      	ldr	r3, [pc, #180]	; (80020e8 <HAL_DMA_Init+0xd8>)
 8002032:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 8002034:	2302      	movs	r3, #2
 8002036:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800203a:	6813      	ldr	r3, [r2, #0]
 800203c:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8002040:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002044:	6013      	str	r3, [r2, #0]
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8002046:	6821      	ldr	r1, [r4, #0]
 8002048:	680a      	ldr	r2, [r1, #0]
 800204a:	68a3      	ldr	r3, [r4, #8]
 800204c:	68e0      	ldr	r0, [r4, #12]
 800204e:	4303      	orrs	r3, r0
 8002050:	6920      	ldr	r0, [r4, #16]
 8002052:	4303      	orrs	r3, r0
 8002054:	6960      	ldr	r0, [r4, #20]
 8002056:	4303      	orrs	r3, r0
 8002058:	69a0      	ldr	r0, [r4, #24]
 800205a:	4303      	orrs	r3, r0
 800205c:	69e0      	ldr	r0, [r4, #28]
 800205e:	4303      	orrs	r3, r0
 8002060:	6a20      	ldr	r0, [r4, #32]
 8002062:	4303      	orrs	r3, r0
 8002064:	4313      	orrs	r3, r2
 8002066:	600b      	str	r3, [r1, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002068:	4620      	mov	r0, r4
 800206a:	f7ff ff89 	bl	8001f80 <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800206e:	68a3      	ldr	r3, [r4, #8]
 8002070:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002074:	d022      	beq.n	80020bc <HAL_DMA_Init+0xac>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002076:	6863      	ldr	r3, [r4, #4]
 8002078:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800207a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800207e:	6013      	str	r3, [r2, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002080:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8002082:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8002084:	605a      	str	r2, [r3, #4]
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002086:	6863      	ldr	r3, [r4, #4]
 8002088:	3b01      	subs	r3, #1
 800208a:	2b03      	cmp	r3, #3
 800208c:	d919      	bls.n	80020c2 <HAL_DMA_Init+0xb2>
    hdma->DMAmuxRequestGen = NULL;
 800208e:	2300      	movs	r3, #0
 8002090:	6563      	str	r3, [r4, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = NULL;
 8002092:	65a3      	str	r3, [r4, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002094:	65e3      	str	r3, [r4, #92]	; 0x5c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002096:	2000      	movs	r0, #0
 8002098:	63e0      	str	r0, [r4, #60]	; 0x3c
  hdma->State = HAL_DMA_STATE_READY;
 800209a:	2301      	movs	r3, #1
 800209c:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
  __HAL_UNLOCK(hdma);
 80020a0:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
}
 80020a4:	bd10      	pop	{r4, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80020a6:	4b11      	ldr	r3, [pc, #68]	; (80020ec <HAL_DMA_Init+0xdc>)
 80020a8:	4413      	add	r3, r2
 80020aa:	490e      	ldr	r1, [pc, #56]	; (80020e4 <HAL_DMA_Init+0xd4>)
 80020ac:	fba1 1303 	umull	r1, r3, r1, r3
 80020b0:	091b      	lsrs	r3, r3, #4
 80020b2:	009b      	lsls	r3, r3, #2
 80020b4:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80020b6:	4b0e      	ldr	r3, [pc, #56]	; (80020f0 <HAL_DMA_Init+0xe0>)
 80020b8:	6403      	str	r3, [r0, #64]	; 0x40
 80020ba:	e7bb      	b.n	8002034 <HAL_DMA_Init+0x24>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80020bc:	2300      	movs	r3, #0
 80020be:	6063      	str	r3, [r4, #4]
 80020c0:	e7d9      	b.n	8002076 <HAL_DMA_Init+0x66>
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80020c2:	4620      	mov	r0, r4
 80020c4:	f7ff ff8e 	bl	8001fe4 <DMA_CalcDMAMUXRequestGenBaseAndMask>
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80020c8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80020ca:	2200      	movs	r2, #0
 80020cc:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80020ce:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80020d0:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80020d2:	605a      	str	r2, [r3, #4]
 80020d4:	e7df      	b.n	8002096 <HAL_DMA_Init+0x86>
    return HAL_ERROR;
 80020d6:	2001      	movs	r0, #1
}
 80020d8:	4770      	bx	lr
 80020da:	bf00      	nop
 80020dc:	40020407 	.word	0x40020407
 80020e0:	bffdfff8 	.word	0xbffdfff8
 80020e4:	cccccccd 	.word	0xcccccccd
 80020e8:	40020000 	.word	0x40020000
 80020ec:	bffdfbf8 	.word	0xbffdfbf8
 80020f0:	40020400 	.word	0x40020400

080020f4 <HAL_DMA_DeInit>:
  if (NULL == hdma)
 80020f4:	2800      	cmp	r0, #0
 80020f6:	d04b      	beq.n	8002190 <HAL_DMA_DeInit+0x9c>
{
 80020f8:	b538      	push	{r3, r4, r5, lr}
 80020fa:	4604      	mov	r4, r0
  __HAL_DMA_DISABLE(hdma);
 80020fc:	6802      	ldr	r2, [r0, #0]
 80020fe:	6813      	ldr	r3, [r2, #0]
 8002100:	f023 0301 	bic.w	r3, r3, #1
 8002104:	6013      	str	r3, [r2, #0]
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002106:	6802      	ldr	r2, [r0, #0]
 8002108:	4b22      	ldr	r3, [pc, #136]	; (8002194 <HAL_DMA_DeInit+0xa0>)
 800210a:	429a      	cmp	r2, r3
 800210c:	d82c      	bhi.n	8002168 <HAL_DMA_DeInit+0x74>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800210e:	4b22      	ldr	r3, [pc, #136]	; (8002198 <HAL_DMA_DeInit+0xa4>)
 8002110:	4413      	add	r3, r2
 8002112:	4922      	ldr	r1, [pc, #136]	; (800219c <HAL_DMA_DeInit+0xa8>)
 8002114:	fba1 1303 	umull	r1, r3, r1, r3
 8002118:	091b      	lsrs	r3, r3, #4
 800211a:	009b      	lsls	r3, r3, #2
 800211c:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800211e:	4b20      	ldr	r3, [pc, #128]	; (80021a0 <HAL_DMA_DeInit+0xac>)
 8002120:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->Instance->CCR = 0U;
 8002122:	2500      	movs	r5, #0
 8002124:	6015      	str	r5, [r2, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002126:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002128:	f003 021c 	and.w	r2, r3, #28
 800212c:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800212e:	2301      	movs	r3, #1
 8002130:	4093      	lsls	r3, r2
 8002132:	604b      	str	r3, [r1, #4]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002134:	4620      	mov	r0, r4
 8002136:	f7ff ff23 	bl	8001f80 <DMA_CalcDMAMUXChannelBaseAndMask>
  hdma->DMAmuxChannel->CCR = 0U;
 800213a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800213c:	601d      	str	r5, [r3, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800213e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8002140:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8002142:	605a      	str	r2, [r3, #4]
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002144:	6863      	ldr	r3, [r4, #4]
 8002146:	3b01      	subs	r3, #1
 8002148:	2b03      	cmp	r3, #3
 800214a:	d918      	bls.n	800217e <HAL_DMA_DeInit+0x8a>
  hdma->DMAmuxRequestGen = NULL;
 800214c:	2000      	movs	r0, #0
 800214e:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->DMAmuxRequestGenStatus = NULL;
 8002150:	65a0      	str	r0, [r4, #88]	; 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8002152:	65e0      	str	r0, [r4, #92]	; 0x5c
  hdma->XferCpltCallback = NULL;
 8002154:	62e0      	str	r0, [r4, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8002156:	6320      	str	r0, [r4, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 8002158:	6360      	str	r0, [r4, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 800215a:	63a0      	str	r0, [r4, #56]	; 0x38
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800215c:	63e0      	str	r0, [r4, #60]	; 0x3c
  hdma->State = HAL_DMA_STATE_RESET;
 800215e:	f884 0025 	strb.w	r0, [r4, #37]	; 0x25
  __HAL_UNLOCK(hdma);
 8002162:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
}
 8002166:	bd38      	pop	{r3, r4, r5, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002168:	4b0e      	ldr	r3, [pc, #56]	; (80021a4 <HAL_DMA_DeInit+0xb0>)
 800216a:	4413      	add	r3, r2
 800216c:	490b      	ldr	r1, [pc, #44]	; (800219c <HAL_DMA_DeInit+0xa8>)
 800216e:	fba1 1303 	umull	r1, r3, r1, r3
 8002172:	091b      	lsrs	r3, r3, #4
 8002174:	009b      	lsls	r3, r3, #2
 8002176:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8002178:	4b0b      	ldr	r3, [pc, #44]	; (80021a8 <HAL_DMA_DeInit+0xb4>)
 800217a:	6403      	str	r3, [r0, #64]	; 0x40
 800217c:	e7d1      	b.n	8002122 <HAL_DMA_DeInit+0x2e>
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800217e:	4620      	mov	r0, r4
 8002180:	f7ff ff30 	bl	8001fe4 <DMA_CalcDMAMUXRequestGenBaseAndMask>
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002184:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002186:	601d      	str	r5, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002188:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800218a:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800218c:	605a      	str	r2, [r3, #4]
 800218e:	e7dd      	b.n	800214c <HAL_DMA_DeInit+0x58>
    return HAL_ERROR;
 8002190:	2001      	movs	r0, #1
}
 8002192:	4770      	bx	lr
 8002194:	40020407 	.word	0x40020407
 8002198:	bffdfff8 	.word	0xbffdfff8
 800219c:	cccccccd 	.word	0xcccccccd
 80021a0:	40020000 	.word	0x40020000
 80021a4:	bffdfbf8 	.word	0xbffdfbf8
 80021a8:	40020400 	.word	0x40020400

080021ac <HAL_DMA_Start_IT>:
{
 80021ac:	b538      	push	{r3, r4, r5, lr}
 80021ae:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 80021b0:	f890 0024 	ldrb.w	r0, [r0, #36]	; 0x24
 80021b4:	2801      	cmp	r0, #1
 80021b6:	d043      	beq.n	8002240 <HAL_DMA_Start_IT+0x94>
 80021b8:	2001      	movs	r0, #1
 80021ba:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
  if (hdma->State == HAL_DMA_STATE_READY)
 80021be:	f894 0025 	ldrb.w	r0, [r4, #37]	; 0x25
 80021c2:	b2c0      	uxtb	r0, r0
 80021c4:	2801      	cmp	r0, #1
 80021c6:	d006      	beq.n	80021d6 <HAL_DMA_Start_IT+0x2a>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80021c8:	2380      	movs	r3, #128	; 0x80
 80021ca:	63e3      	str	r3, [r4, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 80021cc:	2300      	movs	r3, #0
 80021ce:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    status = HAL_ERROR;
 80021d2:	2001      	movs	r0, #1
}
 80021d4:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 80021d6:	2002      	movs	r0, #2
 80021d8:	f884 0025 	strb.w	r0, [r4, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80021dc:	2000      	movs	r0, #0
 80021de:	63e0      	str	r0, [r4, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 80021e0:	6825      	ldr	r5, [r4, #0]
 80021e2:	6828      	ldr	r0, [r5, #0]
 80021e4:	f020 0001 	bic.w	r0, r0, #1
 80021e8:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80021ea:	4620      	mov	r0, r4
 80021ec:	f7ff fea0 	bl	8001f30 <DMA_SetConfig>
    if (NULL != hdma->XferHalfCpltCallback)
 80021f0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80021f2:	b1d3      	cbz	r3, 800222a <HAL_DMA_Start_IT+0x7e>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80021f4:	6822      	ldr	r2, [r4, #0]
 80021f6:	6813      	ldr	r3, [r2, #0]
 80021f8:	f043 030e 	orr.w	r3, r3, #14
 80021fc:	6013      	str	r3, [r2, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80021fe:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8002200:	681a      	ldr	r2, [r3, #0]
 8002202:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 8002206:	d003      	beq.n	8002210 <HAL_DMA_Start_IT+0x64>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002208:	681a      	ldr	r2, [r3, #0]
 800220a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800220e:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != NULL)
 8002210:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002212:	b11b      	cbz	r3, 800221c <HAL_DMA_Start_IT+0x70>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002214:	681a      	ldr	r2, [r3, #0]
 8002216:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800221a:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 800221c:	6822      	ldr	r2, [r4, #0]
 800221e:	6813      	ldr	r3, [r2, #0]
 8002220:	f043 0301 	orr.w	r3, r3, #1
 8002224:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002226:	2000      	movs	r0, #0
 8002228:	e7d4      	b.n	80021d4 <HAL_DMA_Start_IT+0x28>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800222a:	6822      	ldr	r2, [r4, #0]
 800222c:	6813      	ldr	r3, [r2, #0]
 800222e:	f023 0304 	bic.w	r3, r3, #4
 8002232:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002234:	6822      	ldr	r2, [r4, #0]
 8002236:	6813      	ldr	r3, [r2, #0]
 8002238:	f043 030a 	orr.w	r3, r3, #10
 800223c:	6013      	str	r3, [r2, #0]
 800223e:	e7de      	b.n	80021fe <HAL_DMA_Start_IT+0x52>
  __HAL_LOCK(hdma);
 8002240:	2002      	movs	r0, #2
 8002242:	e7c7      	b.n	80021d4 <HAL_DMA_Start_IT+0x28>

08002244 <HAL_DMA_Abort>:
  if (NULL == hdma)
 8002244:	4603      	mov	r3, r0
 8002246:	2800      	cmp	r0, #0
 8002248:	d034      	beq.n	80022b4 <HAL_DMA_Abort+0x70>
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800224a:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
 800224e:	b2d2      	uxtb	r2, r2
 8002250:	2a02      	cmp	r2, #2
 8002252:	d006      	beq.n	8002262 <HAL_DMA_Abort+0x1e>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002254:	2204      	movs	r2, #4
 8002256:	63c2      	str	r2, [r0, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 8002258:	2200      	movs	r2, #0
 800225a:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
    return HAL_ERROR;
 800225e:	2001      	movs	r0, #1
 8002260:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002262:	6801      	ldr	r1, [r0, #0]
 8002264:	680a      	ldr	r2, [r1, #0]
 8002266:	f022 020e 	bic.w	r2, r2, #14
 800226a:	600a      	str	r2, [r1, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800226c:	6c81      	ldr	r1, [r0, #72]	; 0x48
 800226e:	680a      	ldr	r2, [r1, #0]
 8002270:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002274:	600a      	str	r2, [r1, #0]
    __HAL_DMA_DISABLE(hdma);
 8002276:	6801      	ldr	r1, [r0, #0]
 8002278:	680a      	ldr	r2, [r1, #0]
 800227a:	f022 0201 	bic.w	r2, r2, #1
 800227e:	600a      	str	r2, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002280:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8002282:	f002 011c 	and.w	r1, r2, #28
 8002286:	6c00      	ldr	r0, [r0, #64]	; 0x40
 8002288:	2201      	movs	r2, #1
 800228a:	408a      	lsls	r2, r1
 800228c:	6042      	str	r2, [r0, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800228e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002290:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8002292:	6051      	str	r1, [r2, #4]
    if (hdma->DMAmuxRequestGen != NULL)
 8002294:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002296:	b132      	cbz	r2, 80022a6 <HAL_DMA_Abort+0x62>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002298:	6811      	ldr	r1, [r2, #0]
 800229a:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 800229e:	6011      	str	r1, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80022a0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80022a2:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 80022a4:	6051      	str	r1, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80022a6:	2201      	movs	r2, #1
 80022a8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 80022ac:	2000      	movs	r0, #0
 80022ae:	f883 0024 	strb.w	r0, [r3, #36]	; 0x24
  return HAL_OK;
 80022b2:	4770      	bx	lr
    return HAL_ERROR;
 80022b4:	2001      	movs	r0, #1
}
 80022b6:	4770      	bx	lr

080022b8 <HAL_DMA_Abort_IT>:
{
 80022b8:	b508      	push	{r3, lr}
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80022ba:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 80022be:	b2db      	uxtb	r3, r3
 80022c0:	2b02      	cmp	r3, #2
 80022c2:	d003      	beq.n	80022cc <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80022c4:	2304      	movs	r3, #4
 80022c6:	63c3      	str	r3, [r0, #60]	; 0x3c
    status = HAL_ERROR;
 80022c8:	2001      	movs	r0, #1
}
 80022ca:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80022cc:	6802      	ldr	r2, [r0, #0]
 80022ce:	6813      	ldr	r3, [r2, #0]
 80022d0:	f023 030e 	bic.w	r3, r3, #14
 80022d4:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80022d6:	6802      	ldr	r2, [r0, #0]
 80022d8:	6813      	ldr	r3, [r2, #0]
 80022da:	f023 0301 	bic.w	r3, r3, #1
 80022de:	6013      	str	r3, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80022e0:	6c82      	ldr	r2, [r0, #72]	; 0x48
 80022e2:	6813      	ldr	r3, [r2, #0]
 80022e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80022e8:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80022ea:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80022ec:	f003 021c 	and.w	r2, r3, #28
 80022f0:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80022f2:	2301      	movs	r3, #1
 80022f4:	4093      	lsls	r3, r2
 80022f6:	604b      	str	r3, [r1, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80022f8:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80022fa:	6d02      	ldr	r2, [r0, #80]	; 0x50
 80022fc:	605a      	str	r2, [r3, #4]
    if (hdma->DMAmuxRequestGen != NULL)
 80022fe:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002300:	b133      	cbz	r3, 8002310 <HAL_DMA_Abort_IT+0x58>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002302:	681a      	ldr	r2, [r3, #0]
 8002304:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002308:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800230a:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800230c:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 800230e:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8002310:	2301      	movs	r3, #1
 8002312:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8002316:	2300      	movs	r3, #0
 8002318:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferAbortCallback != NULL)
 800231c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800231e:	b113      	cbz	r3, 8002326 <HAL_DMA_Abort_IT+0x6e>
      hdma->XferAbortCallback(hdma);
 8002320:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8002322:	2000      	movs	r0, #0
 8002324:	e7d1      	b.n	80022ca <HAL_DMA_Abort_IT+0x12>
 8002326:	2000      	movs	r0, #0
 8002328:	e7cf      	b.n	80022ca <HAL_DMA_Abort_IT+0x12>
	...

0800232c <HAL_DMA_IRQHandler>:
{
 800232c:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800232e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002330:	6819      	ldr	r1, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8002332:	6804      	ldr	r4, [r0, #0]
 8002334:	6825      	ldr	r5, [r4, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002336:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8002338:	f003 031c 	and.w	r3, r3, #28
 800233c:	2204      	movs	r2, #4
 800233e:	409a      	lsls	r2, r3
 8002340:	420a      	tst	r2, r1
 8002342:	d015      	beq.n	8002370 <HAL_DMA_IRQHandler+0x44>
 8002344:	f015 0f04 	tst.w	r5, #4
 8002348:	d012      	beq.n	8002370 <HAL_DMA_IRQHandler+0x44>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800234a:	6823      	ldr	r3, [r4, #0]
 800234c:	f013 0f20 	tst.w	r3, #32
 8002350:	d103      	bne.n	800235a <HAL_DMA_IRQHandler+0x2e>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002352:	6823      	ldr	r3, [r4, #0]
 8002354:	f023 0304 	bic.w	r3, r3, #4
 8002358:	6023      	str	r3, [r4, #0]
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800235a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800235c:	f003 021c 	and.w	r2, r3, #28
 8002360:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8002362:	2304      	movs	r3, #4
 8002364:	4093      	lsls	r3, r2
 8002366:	604b      	str	r3, [r1, #4]
      if (hdma->XferHalfCpltCallback != NULL)
 8002368:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800236a:	b103      	cbz	r3, 800236e <HAL_DMA_IRQHandler+0x42>
        hdma->XferHalfCpltCallback(hdma);
 800236c:	4798      	blx	r3
}
 800236e:	bd38      	pop	{r3, r4, r5, pc}
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8002370:	2202      	movs	r2, #2
 8002372:	409a      	lsls	r2, r3
 8002374:	420a      	tst	r2, r1
 8002376:	d028      	beq.n	80023ca <HAL_DMA_IRQHandler+0x9e>
 8002378:	f015 0f02 	tst.w	r5, #2
 800237c:	d025      	beq.n	80023ca <HAL_DMA_IRQHandler+0x9e>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800237e:	6823      	ldr	r3, [r4, #0]
 8002380:	f013 0f20 	tst.w	r3, #32
 8002384:	d106      	bne.n	8002394 <HAL_DMA_IRQHandler+0x68>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002386:	6823      	ldr	r3, [r4, #0]
 8002388:	f023 030a 	bic.w	r3, r3, #10
 800238c:	6023      	str	r3, [r4, #0]
        hdma->State = HAL_DMA_STATE_READY;
 800238e:	2301      	movs	r3, #1
 8002390:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8002394:	6802      	ldr	r2, [r0, #0]
 8002396:	4b1c      	ldr	r3, [pc, #112]	; (8002408 <HAL_DMA_IRQHandler+0xdc>)
 8002398:	429a      	cmp	r2, r3
 800239a:	d90e      	bls.n	80023ba <HAL_DMA_IRQHandler+0x8e>
 800239c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800239e:	f003 021c 	and.w	r2, r3, #28
 80023a2:	2302      	movs	r3, #2
 80023a4:	4093      	lsls	r3, r2
 80023a6:	4a19      	ldr	r2, [pc, #100]	; (800240c <HAL_DMA_IRQHandler+0xe0>)
 80023a8:	6053      	str	r3, [r2, #4]
      __HAL_UNLOCK(hdma);
 80023aa:	2300      	movs	r3, #0
 80023ac:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
      if (hdma->XferCpltCallback != NULL)
 80023b0:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d0db      	beq.n	800236e <HAL_DMA_IRQHandler+0x42>
        hdma->XferCpltCallback(hdma);
 80023b6:	4798      	blx	r3
 80023b8:	e7d9      	b.n	800236e <HAL_DMA_IRQHandler+0x42>
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80023ba:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80023bc:	f003 021c 	and.w	r2, r3, #28
 80023c0:	2302      	movs	r3, #2
 80023c2:	4093      	lsls	r3, r2
 80023c4:	4a12      	ldr	r2, [pc, #72]	; (8002410 <HAL_DMA_IRQHandler+0xe4>)
 80023c6:	6053      	str	r3, [r2, #4]
 80023c8:	e7ef      	b.n	80023aa <HAL_DMA_IRQHandler+0x7e>
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80023ca:	2208      	movs	r2, #8
 80023cc:	fa02 f303 	lsl.w	r3, r2, r3
 80023d0:	420b      	tst	r3, r1
 80023d2:	d0cc      	beq.n	800236e <HAL_DMA_IRQHandler+0x42>
 80023d4:	f015 0f08 	tst.w	r5, #8
 80023d8:	d0c9      	beq.n	800236e <HAL_DMA_IRQHandler+0x42>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023da:	6823      	ldr	r3, [r4, #0]
 80023dc:	f023 030e 	bic.w	r3, r3, #14
 80023e0:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80023e2:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80023e4:	f003 031c 	and.w	r3, r3, #28
 80023e8:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80023ea:	2201      	movs	r2, #1
 80023ec:	fa02 f303 	lsl.w	r3, r2, r3
 80023f0:	604b      	str	r3, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80023f2:	63c2      	str	r2, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 80023f4:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 80023f8:	2300      	movs	r3, #0
 80023fa:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferErrorCallback != NULL)
 80023fe:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002400:	2b00      	cmp	r3, #0
 8002402:	d0b4      	beq.n	800236e <HAL_DMA_IRQHandler+0x42>
      hdma->XferErrorCallback(hdma);
 8002404:	4798      	blx	r3
  return;
 8002406:	e7b2      	b.n	800236e <HAL_DMA_IRQHandler+0x42>
 8002408:	40020080 	.word	0x40020080
 800240c:	40020400 	.word	0x40020400
 8002410:	40020000 	.word	0x40020000

08002414 <HAL_DMA_ConfigChannelAttributes>:
  if (hdma == NULL)
 8002414:	b178      	cbz	r0, 8002436 <HAL_DMA_ConfigChannelAttributes+0x22>
  ccr = READ_REG(hdma->Instance->CCR);
 8002416:	6803      	ldr	r3, [r0, #0]
 8002418:	681a      	ldr	r2, [r3, #0]
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) != 0U)
 800241a:	f011 0f10 	tst.w	r1, #16
 800241e:	d004      	beq.n	800242a <HAL_DMA_ConfigChannelAttributes+0x16>
    if ((ChannelAttributes & DMA_CCR_PRIV) != 0U)
 8002420:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8002424:	d004      	beq.n	8002430 <HAL_DMA_ConfigChannelAttributes+0x1c>
      SET_BIT(ccr, DMA_CCR_PRIV);
 8002426:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
  WRITE_REG(hdma->Instance->CCR, ccr);
 800242a:	601a      	str	r2, [r3, #0]
  return status;
 800242c:	2000      	movs	r0, #0
 800242e:	4770      	bx	lr
      CLEAR_BIT(ccr, DMA_CCR_PRIV);
 8002430:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8002434:	e7f9      	b.n	800242a <HAL_DMA_ConfigChannelAttributes+0x16>
    return status;
 8002436:	2001      	movs	r0, #1
}
 8002438:	4770      	bx	lr

0800243a <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 800243a:	4603      	mov	r3, r0
  HAL_StatusTypeDef status = HAL_OK;

  switch (CallbackID)
 800243c:	4608      	mov	r0, r1
 800243e:	b909      	cbnz	r1, 8002444 <HAL_EXTI_RegisterCallback+0xa>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8002440:	605a      	str	r2, [r3, #4]
      break;
 8002442:	4770      	bx	lr

    default:
      status = HAL_ERROR;
 8002444:	2001      	movs	r0, #1
      break;
  }

  return status;
}
 8002446:	4770      	bx	lr

08002448 <HAL_EXTI_GetHandle>:
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8002448:	b110      	cbz	r0, 8002450 <HAL_EXTI_GetHandle+0x8>
    return HAL_ERROR;
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 800244a:	6001      	str	r1, [r0, #0]

    return HAL_OK;
 800244c:	2000      	movs	r0, #0
 800244e:	4770      	bx	lr
    return HAL_ERROR;
 8002450:	2001      	movs	r0, #1
  }
}
 8002452:	4770      	bx	lr

08002454 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002454:	b570      	push	{r4, r5, r6, lr}
  uint32_t position = 0x00u;
 8002456:	2300      	movs	r3, #0
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002458:	e069      	b.n	800252e <HAL_GPIO_Init+0xda>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800245a:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800245c:	005e      	lsls	r6, r3, #1
 800245e:	2403      	movs	r4, #3
 8002460:	40b4      	lsls	r4, r6
 8002462:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002466:	68cc      	ldr	r4, [r1, #12]
 8002468:	40b4      	lsls	r4, r6
 800246a:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 800246c:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800246e:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002470:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002474:	684c      	ldr	r4, [r1, #4]
 8002476:	f3c4 1400 	ubfx	r4, r4, #4, #1
 800247a:	409c      	lsls	r4, r3
 800247c:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->OTYPER = temp;
 8002480:	6044      	str	r4, [r0, #4]
 8002482:	e065      	b.n	8002550 <HAL_GPIO_Init+0xfc>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002484:	08dd      	lsrs	r5, r3, #3
 8002486:	3508      	adds	r5, #8
 8002488:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800248c:	f003 0407 	and.w	r4, r3, #7
 8002490:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8002494:	240f      	movs	r4, #15
 8002496:	fa04 f40c 	lsl.w	r4, r4, ip
 800249a:	ea26 0e04 	bic.w	lr, r6, r4
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800249e:	690c      	ldr	r4, [r1, #16]
 80024a0:	fa04 f40c 	lsl.w	r4, r4, ip
 80024a4:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3u] = temp;
 80024a8:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 80024ac:	e067      	b.n	800257e <HAL_GPIO_Init+0x12a>
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        temp = SYSCFG->EXTICR[position >> 2u];
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80024ae:	2402      	movs	r4, #2
 80024b0:	e000      	b.n	80024b4 <HAL_GPIO_Init+0x60>
 80024b2:	2400      	movs	r4, #0
 80024b4:	fa04 f40e 	lsl.w	r4, r4, lr
 80024b8:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2u] = temp;
 80024ba:	f10c 0c02 	add.w	ip, ip, #2
 80024be:	4d4b      	ldr	r5, [pc, #300]	; (80025ec <HAL_GPIO_Init+0x198>)
 80024c0:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80024c4:	4c4a      	ldr	r4, [pc, #296]	; (80025f0 <HAL_GPIO_Init+0x19c>)
 80024c6:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 80024c8:	43d4      	mvns	r4, r2
 80024ca:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80024ce:	f8d1 c004 	ldr.w	ip, [r1, #4]
 80024d2:	f41c 1f80 	tst.w	ip, #1048576	; 0x100000
 80024d6:	d001      	beq.n	80024dc <HAL_GPIO_Init+0x88>
        {
          temp |= iocurrent;
 80024d8:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 80024dc:	4d44      	ldr	r5, [pc, #272]	; (80025f0 <HAL_GPIO_Init+0x19c>)
 80024de:	602e      	str	r6, [r5, #0]

        temp = EXTI->FTSR1;
 80024e0:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 80024e2:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80024e6:	f8d1 c004 	ldr.w	ip, [r1, #4]
 80024ea:	f41c 1f00 	tst.w	ip, #2097152	; 0x200000
 80024ee:	d001      	beq.n	80024f4 <HAL_GPIO_Init+0xa0>
        {
          temp |= iocurrent;
 80024f0:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 80024f4:	4d3e      	ldr	r5, [pc, #248]	; (80025f0 <HAL_GPIO_Init+0x19c>)
 80024f6:	606e      	str	r6, [r5, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 80024f8:	f8d5 5080 	ldr.w	r5, [r5, #128]	; 0x80
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 80024fc:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002500:	f8d1 c004 	ldr.w	ip, [r1, #4]
 8002504:	f41c 3f80 	tst.w	ip, #65536	; 0x10000
 8002508:	d001      	beq.n	800250e <HAL_GPIO_Init+0xba>
        {
          temp |= iocurrent;
 800250a:	ea42 0605 	orr.w	r6, r2, r5
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 800250e:	4d38      	ldr	r5, [pc, #224]	; (80025f0 <HAL_GPIO_Init+0x19c>)
 8002510:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 8002514:	f8d5 5084 	ldr.w	r5, [r5, #132]	; 0x84
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8002518:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800251a:	684e      	ldr	r6, [r1, #4]
 800251c:	f416 3f00 	tst.w	r6, #131072	; 0x20000
 8002520:	d001      	beq.n	8002526 <HAL_GPIO_Init+0xd2>
        {
          temp |= iocurrent;
 8002522:	ea42 0405 	orr.w	r4, r2, r5
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8002526:	4a32      	ldr	r2, [pc, #200]	; (80025f0 <HAL_GPIO_Init+0x19c>)
 8002528:	f8c2 4084 	str.w	r4, [r2, #132]	; 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 800252c:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800252e:	680a      	ldr	r2, [r1, #0]
 8002530:	fa32 f403 	lsrs.w	r4, r2, r3
 8002534:	d058      	beq.n	80025e8 <HAL_GPIO_Init+0x194>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002536:	f04f 0c01 	mov.w	ip, #1
 800253a:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00u)
 800253e:	ea1c 0202 	ands.w	r2, ip, r2
 8002542:	d0f3      	beq.n	800252c <HAL_GPIO_Init+0xd8>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002544:	684c      	ldr	r4, [r1, #4]
 8002546:	f004 0403 	and.w	r4, r4, #3
 800254a:	3c01      	subs	r4, #1
 800254c:	2c01      	cmp	r4, #1
 800254e:	d984      	bls.n	800245a <HAL_GPIO_Init+0x6>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002550:	684c      	ldr	r4, [r1, #4]
 8002552:	f004 0403 	and.w	r4, r4, #3
 8002556:	2c03      	cmp	r4, #3
 8002558:	d00c      	beq.n	8002574 <HAL_GPIO_Init+0x120>
        temp = GPIOx->PUPDR;
 800255a:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800255c:	005d      	lsls	r5, r3, #1
 800255e:	f04f 0c03 	mov.w	ip, #3
 8002562:	fa0c fc05 	lsl.w	ip, ip, r5
 8002566:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800256a:	688c      	ldr	r4, [r1, #8]
 800256c:	40ac      	lsls	r4, r5
 800256e:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->PUPDR = temp;
 8002572:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002574:	684c      	ldr	r4, [r1, #4]
 8002576:	f004 0403 	and.w	r4, r4, #3
 800257a:	2c02      	cmp	r4, #2
 800257c:	d082      	beq.n	8002484 <HAL_GPIO_Init+0x30>
      temp = GPIOx->MODER;
 800257e:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002580:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8002584:	f04f 0c03 	mov.w	ip, #3
 8002588:	fa0c fc0e 	lsl.w	ip, ip, lr
 800258c:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002590:	684c      	ldr	r4, [r1, #4]
 8002592:	f004 0403 	and.w	r4, r4, #3
 8002596:	fa04 f40e 	lsl.w	r4, r4, lr
 800259a:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 800259e:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80025a0:	684c      	ldr	r4, [r1, #4]
 80025a2:	f414 3f40 	tst.w	r4, #196608	; 0x30000
 80025a6:	d0c1      	beq.n	800252c <HAL_GPIO_Init+0xd8>
        temp = SYSCFG->EXTICR[position >> 2u];
 80025a8:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 80025ac:	f10c 0502 	add.w	r5, ip, #2
 80025b0:	4c0e      	ldr	r4, [pc, #56]	; (80025ec <HAL_GPIO_Init+0x198>)
 80025b2:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 80025b6:	f003 0403 	and.w	r4, r3, #3
 80025ba:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 80025be:	2407      	movs	r4, #7
 80025c0:	fa04 f40e 	lsl.w	r4, r4, lr
 80025c4:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80025c8:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 80025cc:	f43f af71 	beq.w	80024b2 <HAL_GPIO_Init+0x5e>
 80025d0:	4c08      	ldr	r4, [pc, #32]	; (80025f4 <HAL_GPIO_Init+0x1a0>)
 80025d2:	42a0      	cmp	r0, r4
 80025d4:	d006      	beq.n	80025e4 <HAL_GPIO_Init+0x190>
 80025d6:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80025da:	42a0      	cmp	r0, r4
 80025dc:	f43f af67 	beq.w	80024ae <HAL_GPIO_Init+0x5a>
 80025e0:	2407      	movs	r4, #7
 80025e2:	e767      	b.n	80024b4 <HAL_GPIO_Init+0x60>
 80025e4:	2401      	movs	r4, #1
 80025e6:	e765      	b.n	80024b4 <HAL_GPIO_Init+0x60>
  }
}
 80025e8:	bd70      	pop	{r4, r5, r6, pc}
 80025ea:	bf00      	nop
 80025ec:	40010000 	.word	0x40010000
 80025f0:	58000800 	.word	0x58000800
 80025f4:	48000400 	.word	0x48000400

080025f8 <HAL_GPIO_DeInit>:
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
  uint32_t position = 0x00u;
 80025f8:	2300      	movs	r3, #0
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80025fa:	fa31 f203 	lsrs.w	r2, r1, r3
 80025fe:	d071      	beq.n	80026e4 <HAL_GPIO_DeInit+0xec>
{
 8002600:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002602:	e02e      	b.n	8002662 <HAL_GPIO_DeInit+0x6a>
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
      tmp &= (0x07uL << (4U * (position & 0x03U)));
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8002604:	2502      	movs	r5, #2
 8002606:	e000      	b.n	800260a <HAL_GPIO_DeInit+0x12>
 8002608:	2500      	movs	r5, #0
 800260a:	fa05 fc0c 	lsl.w	ip, r5, ip
 800260e:	45a4      	cmp	ip, r4
 8002610:	d049      	beq.n	80026a6 <HAL_GPIO_DeInit+0xae>
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8002612:	6804      	ldr	r4, [r0, #0]
 8002614:	005d      	lsls	r5, r3, #1
 8002616:	f04f 0c03 	mov.w	ip, #3
 800261a:	fa0c fc05 	lsl.w	ip, ip, r5
 800261e:	ea44 040c 	orr.w	r4, r4, ip
 8002622:	6004      	str	r4, [r0, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8002624:	ea4f 0ed3 	mov.w	lr, r3, lsr #3
 8002628:	f10e 0e08 	add.w	lr, lr, #8
 800262c:	f850 402e 	ldr.w	r4, [r0, lr, lsl #2]
 8002630:	f003 0507 	and.w	r5, r3, #7
 8002634:	00ae      	lsls	r6, r5, #2
 8002636:	250f      	movs	r5, #15
 8002638:	40b5      	lsls	r5, r6
 800263a:	ea24 0405 	bic.w	r4, r4, r5
 800263e:	f840 402e 	str.w	r4, [r0, lr, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002642:	6884      	ldr	r4, [r0, #8]
 8002644:	ea24 040c 	bic.w	r4, r4, ip
 8002648:	6084      	str	r4, [r0, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800264a:	6844      	ldr	r4, [r0, #4]
 800264c:	ea24 0202 	bic.w	r2, r4, r2
 8002650:	6042      	str	r2, [r0, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002652:	68c2      	ldr	r2, [r0, #12]
 8002654:	ea22 020c 	bic.w	r2, r2, ip
 8002658:	60c2      	str	r2, [r0, #12]
    }

    position++;
 800265a:	3301      	adds	r3, #1
  while ((GPIO_Pin >> position) != 0x00u)
 800265c:	fa31 f203 	lsrs.w	r2, r1, r3
 8002660:	d03f      	beq.n	80026e2 <HAL_GPIO_DeInit+0xea>
    iocurrent = (GPIO_Pin) & (1uL << position);
 8002662:	2201      	movs	r2, #1
 8002664:	409a      	lsls	r2, r3
    if (iocurrent != 0x00u)
 8002666:	ea12 0701 	ands.w	r7, r2, r1
 800266a:	d0f6      	beq.n	800265a <HAL_GPIO_DeInit+0x62>
      tmp = SYSCFG->EXTICR[position >> 2u];
 800266c:	089e      	lsrs	r6, r3, #2
 800266e:	1cb5      	adds	r5, r6, #2
 8002670:	4c1d      	ldr	r4, [pc, #116]	; (80026e8 <HAL_GPIO_DeInit+0xf0>)
 8002672:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 8002676:	f003 0c03 	and.w	ip, r3, #3
 800267a:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800267e:	f04f 0e07 	mov.w	lr, #7
 8002682:	fa0e fe0c 	lsl.w	lr, lr, ip
 8002686:	ea0e 0404 	and.w	r4, lr, r4
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 800268a:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 800268e:	d0bb      	beq.n	8002608 <HAL_GPIO_DeInit+0x10>
 8002690:	4d16      	ldr	r5, [pc, #88]	; (80026ec <HAL_GPIO_DeInit+0xf4>)
 8002692:	42a8      	cmp	r0, r5
 8002694:	d005      	beq.n	80026a2 <HAL_GPIO_DeInit+0xaa>
 8002696:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800269a:	42a8      	cmp	r0, r5
 800269c:	d0b2      	beq.n	8002604 <HAL_GPIO_DeInit+0xc>
 800269e:	2507      	movs	r5, #7
 80026a0:	e7b3      	b.n	800260a <HAL_GPIO_DeInit+0x12>
 80026a2:	2501      	movs	r5, #1
 80026a4:	e7b1      	b.n	800260a <HAL_GPIO_DeInit+0x12>
        EXTI->IMR1 &= ~(iocurrent);
 80026a6:	4c12      	ldr	r4, [pc, #72]	; (80026f0 <HAL_GPIO_DeInit+0xf8>)
 80026a8:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
 80026ac:	ea25 0507 	bic.w	r5, r5, r7
 80026b0:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
        EXTI->EMR1 &= ~(iocurrent);
 80026b4:	f8d4 5084 	ldr.w	r5, [r4, #132]	; 0x84
 80026b8:	ea25 0507 	bic.w	r5, r5, r7
 80026bc:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
        EXTI->RTSR1 &= ~(iocurrent);
 80026c0:	6825      	ldr	r5, [r4, #0]
 80026c2:	ea25 0507 	bic.w	r5, r5, r7
 80026c6:	6025      	str	r5, [r4, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 80026c8:	6865      	ldr	r5, [r4, #4]
 80026ca:	ea25 0707 	bic.w	r7, r5, r7
 80026ce:	6067      	str	r7, [r4, #4]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80026d0:	4d05      	ldr	r5, [pc, #20]	; (80026e8 <HAL_GPIO_DeInit+0xf0>)
 80026d2:	3602      	adds	r6, #2
 80026d4:	f855 4026 	ldr.w	r4, [r5, r6, lsl #2]
 80026d8:	ea24 040e 	bic.w	r4, r4, lr
 80026dc:	f845 4026 	str.w	r4, [r5, r6, lsl #2]
 80026e0:	e797      	b.n	8002612 <HAL_GPIO_DeInit+0x1a>
  }
}
 80026e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80026e4:	4770      	bx	lr
 80026e6:	bf00      	nop
 80026e8:	40010000 	.word	0x40010000
 80026ec:	48000400 	.word	0x48000400
 80026f0:	58000800 	.word	0x58000800

080026f4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80026f4:	b10a      	cbz	r2, 80026fa <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80026f6:	6181      	str	r1, [r0, #24]
 80026f8:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80026fa:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 80026fc:	4770      	bx	lr
	...

08002700 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002700:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002702:	4b05      	ldr	r3, [pc, #20]	; (8002718 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8002704:	68db      	ldr	r3, [r3, #12]
 8002706:	4203      	tst	r3, r0
 8002708:	d100      	bne.n	800270c <HAL_GPIO_EXTI_IRQHandler+0xc>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
}
 800270a:	bd08      	pop	{r3, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800270c:	4b02      	ldr	r3, [pc, #8]	; (8002718 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 800270e:	60d8      	str	r0, [r3, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002710:	f7ff fa10 	bl	8001b34 <HAL_GPIO_EXTI_Callback>
}
 8002714:	e7f9      	b.n	800270a <HAL_GPIO_EXTI_IRQHandler+0xa>
 8002716:	bf00      	nop
 8002718:	58000800 	.word	0x58000800

0800271c <HAL_PWR_EnableBkUpAccess>:
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800271c:	4a02      	ldr	r2, [pc, #8]	; (8002728 <HAL_PWR_EnableBkUpAccess+0xc>)
 800271e:	6813      	ldr	r3, [r2, #0]
 8002720:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002724:	6013      	str	r3, [r2, #0]
}
 8002726:	4770      	bx	lr
 8002728:	58000400 	.word	0x58000400

0800272c <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 800272c:	b510      	push	{r4, lr}
 800272e:	460c      	mov	r4, r1
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 8002730:	b9a0      	cbnz	r0, 800275c <HAL_PWR_EnterSLEEPMode+0x30>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8002732:	4b0f      	ldr	r3, [pc, #60]	; (8002770 <HAL_PWR_EnterSLEEPMode+0x44>)
 8002734:	695b      	ldr	r3, [r3, #20]
 8002736:	f413 7f00 	tst.w	r3, #512	; 0x200
 800273a:	d10a      	bne.n	8002752 <HAL_PWR_EnterSLEEPMode+0x26>
      HAL_PWREx_EnableLowPowerRunMode();
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800273c:	4a0d      	ldr	r2, [pc, #52]	; (8002774 <HAL_PWR_EnterSLEEPMode+0x48>)
 800273e:	6913      	ldr	r3, [r2, #16]
 8002740:	f023 0304 	bic.w	r3, r3, #4
 8002744:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8002746:	2c01      	cmp	r4, #1
 8002748:	d010      	beq.n	800276c <HAL_PWR_EnterSLEEPMode+0x40>
    __WFI();
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 800274a:	bf40      	sev
    __WFE();
 800274c:	bf20      	wfe
    __WFE();
 800274e:	bf20      	wfe
  }
}
 8002750:	bd10      	pop	{r4, pc}
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 8002752:	f000 f821 	bl	8002798 <HAL_PWREx_DisableLowPowerRunMode>
 8002756:	2800      	cmp	r0, #0
 8002758:	d0f0      	beq.n	800273c <HAL_PWR_EnterSLEEPMode+0x10>
 800275a:	e7f9      	b.n	8002750 <HAL_PWR_EnterSLEEPMode+0x24>
    if (HAL_IS_BIT_CLR(PWR->SR2, (PWR_SR2_REGLPF)))
 800275c:	4b04      	ldr	r3, [pc, #16]	; (8002770 <HAL_PWR_EnterSLEEPMode+0x44>)
 800275e:	695b      	ldr	r3, [r3, #20]
 8002760:	f413 7f00 	tst.w	r3, #512	; 0x200
 8002764:	d1ea      	bne.n	800273c <HAL_PWR_EnterSLEEPMode+0x10>
      HAL_PWREx_EnableLowPowerRunMode();
 8002766:	f000 f80f 	bl	8002788 <HAL_PWREx_EnableLowPowerRunMode>
 800276a:	e7e7      	b.n	800273c <HAL_PWR_EnterSLEEPMode+0x10>
    __WFI();
 800276c:	bf30      	wfi
 800276e:	e7ef      	b.n	8002750 <HAL_PWR_EnterSLEEPMode+0x24>
 8002770:	58000400 	.word	0x58000400
 8002774:	e000ed00 	.word	0xe000ed00

08002778 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
  return (PWR->CR1 & PWR_CR1_VOS);
 8002778:	4b02      	ldr	r3, [pc, #8]	; (8002784 <HAL_PWREx_GetVoltageRange+0xc>)
 800277a:	6818      	ldr	r0, [r3, #0]
}
 800277c:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8002780:	4770      	bx	lr
 8002782:	bf00      	nop
 8002784:	58000400 	.word	0x58000400

08002788 <HAL_PWREx_EnableLowPowerRunMode>:
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8002788:	4a02      	ldr	r2, [pc, #8]	; (8002794 <HAL_PWREx_EnableLowPowerRunMode+0xc>)
 800278a:	6813      	ldr	r3, [r2, #0]
 800278c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002790:	6013      	str	r3, [r2, #0]
}
 8002792:	4770      	bx	lr
 8002794:	58000400 	.word	0x58000400

08002798 <HAL_PWREx_DisableLowPowerRunMode>:
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8002798:	4a0f      	ldr	r2, [pc, #60]	; (80027d8 <HAL_PWREx_DisableLowPowerRunMode+0x40>)
 800279a:	6813      	ldr	r3, [r2, #0]
 800279c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80027a0:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000UL);
 80027a2:	4b0e      	ldr	r3, [pc, #56]	; (80027dc <HAL_PWREx_DisableLowPowerRunMode+0x44>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	2232      	movs	r2, #50	; 0x32
 80027a8:	fb02 f303 	mul.w	r3, r2, r3
 80027ac:	4a0c      	ldr	r2, [pc, #48]	; (80027e0 <HAL_PWREx_DisableLowPowerRunMode+0x48>)
 80027ae:	fba2 2303 	umull	r2, r3, r2, r3
 80027b2:	0c9b      	lsrs	r3, r3, #18
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 80027b4:	e000      	b.n	80027b8 <HAL_PWREx_DisableLowPowerRunMode+0x20>
  {
    wait_loop_index--;
 80027b6:	3b01      	subs	r3, #1
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 80027b8:	4a07      	ldr	r2, [pc, #28]	; (80027d8 <HAL_PWREx_DisableLowPowerRunMode+0x40>)
 80027ba:	6952      	ldr	r2, [r2, #20]
 80027bc:	f412 7f00 	tst.w	r2, #512	; 0x200
 80027c0:	d001      	beq.n	80027c6 <HAL_PWREx_DisableLowPowerRunMode+0x2e>
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d1f7      	bne.n	80027b6 <HAL_PWREx_DisableLowPowerRunMode+0x1e>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 80027c6:	4b04      	ldr	r3, [pc, #16]	; (80027d8 <HAL_PWREx_DisableLowPowerRunMode+0x40>)
 80027c8:	695b      	ldr	r3, [r3, #20]
 80027ca:	f413 7f00 	tst.w	r3, #512	; 0x200
 80027ce:	d101      	bne.n	80027d4 <HAL_PWREx_DisableLowPowerRunMode+0x3c>
  {
    return HAL_TIMEOUT;
  }

  return HAL_OK;
 80027d0:	2000      	movs	r0, #0
 80027d2:	4770      	bx	lr
    return HAL_TIMEOUT;
 80027d4:	2003      	movs	r0, #3
}
 80027d6:	4770      	bx	lr
 80027d8:	58000400 	.word	0x58000400
 80027dc:	20000004 	.word	0x20000004
 80027e0:	431bde83 	.word	0x431bde83

080027e4 <HAL_PWREx_EnterSTOP2Mode>:
#ifdef CORE_CM0PLUS
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
#else
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
 80027e4:	4a0c      	ldr	r2, [pc, #48]	; (8002818 <HAL_PWREx_EnterSTOP2Mode+0x34>)
 80027e6:	6813      	ldr	r3, [r2, #0]
 80027e8:	f023 0307 	bic.w	r3, r3, #7
 80027ec:	f043 0302 	orr.w	r3, r3, #2
 80027f0:	6013      	str	r3, [r2, #0]
#endif

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80027f2:	4a0a      	ldr	r2, [pc, #40]	; (800281c <HAL_PWREx_EnterSTOP2Mode+0x38>)
 80027f4:	6913      	ldr	r3, [r2, #16]
 80027f6:	f043 0304 	orr.w	r3, r3, #4
 80027fa:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 80027fc:	2801      	cmp	r0, #1
 80027fe:	d008      	beq.n	8002812 <HAL_PWREx_EnterSTOP2Mode+0x2e>
    __WFI();
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8002800:	bf40      	sev
    __WFE();
 8002802:	bf20      	wfe
    __WFE();
 8002804:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002806:	4a05      	ldr	r2, [pc, #20]	; (800281c <HAL_PWREx_EnterSTOP2Mode+0x38>)
 8002808:	6913      	ldr	r3, [r2, #16]
 800280a:	f023 0304 	bic.w	r3, r3, #4
 800280e:	6113      	str	r3, [r2, #16]
}
 8002810:	4770      	bx	lr
    __WFI();
 8002812:	bf30      	wfi
 8002814:	e7f7      	b.n	8002806 <HAL_PWREx_EnterSTOP2Mode+0x22>
 8002816:	bf00      	nop
 8002818:	58000400 	.word	0x58000400
 800281c:	e000ed00 	.word	0xe000ed00

08002820 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8002820:	b530      	push	{r4, r5, lr}
 8002822:	b089      	sub	sp, #36	; 0x24
 8002824:	4604      	mov	r4, r0
 8002826:	468c      	mov	ip, r1
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 8002828:	4b2a      	ldr	r3, [pc, #168]	; (80028d4 <RCC_SetFlashLatency+0xb4>)
 800282a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800282e:	9006      	str	r0, [sp, #24]
 8002830:	f8ad 101c 	strh.w	r1, [sp, #28]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 8002834:	f103 0208 	add.w	r2, r3, #8
 8002838:	e892 0003 	ldmia.w	r2, {r0, r1}
 800283c:	9004      	str	r0, [sp, #16]
 800283e:	f8ad 1014 	strh.w	r1, [sp, #20]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 8002842:	ad01      	add	r5, sp, #4
 8002844:	3310      	adds	r3, #16
 8002846:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800284a:	e885 0007 	stmia.w	r5, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800284e:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8002852:	d007      	beq.n	8002864 <RCC_SetFlashLatency+0x44>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002854:	2300      	movs	r3, #0
 8002856:	e014      	b.n	8002882 <RCC_SetFlashLatency+0x62>
        latency = FLASH_LATENCY_RANGE[index];
 8002858:	aa08      	add	r2, sp, #32
 800285a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800285e:	f853 5c1c 	ldr.w	r5, [r3, #-28]
        break;
 8002862:	e01e      	b.n	80028a2 <RCC_SetFlashLatency+0x82>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002864:	2300      	movs	r3, #0
 8002866:	2b02      	cmp	r3, #2
 8002868:	d808      	bhi.n	800287c <RCC_SetFlashLatency+0x5c>
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 800286a:	aa08      	add	r2, sp, #32
 800286c:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 8002870:	f832 2c08 	ldrh.w	r2, [r2, #-8]
 8002874:	42a2      	cmp	r2, r4
 8002876:	d2ef      	bcs.n	8002858 <RCC_SetFlashLatency+0x38>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002878:	3301      	adds	r3, #1
 800287a:	e7f4      	b.n	8002866 <RCC_SetFlashLatency+0x46>
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800287c:	2500      	movs	r5, #0
 800287e:	e010      	b.n	80028a2 <RCC_SetFlashLatency+0x82>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002880:	3301      	adds	r3, #1
 8002882:	2b02      	cmp	r3, #2
 8002884:	d80c      	bhi.n	80028a0 <RCC_SetFlashLatency+0x80>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8002886:	aa08      	add	r2, sp, #32
 8002888:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 800288c:	f832 2c10 	ldrh.w	r2, [r2, #-16]
 8002890:	42a2      	cmp	r2, r4
 8002892:	d3f5      	bcc.n	8002880 <RCC_SetFlashLatency+0x60>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8002894:	aa08      	add	r2, sp, #32
 8002896:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800289a:	f853 5c1c 	ldr.w	r5, [r3, #-28]
        break;
 800289e:	e000      	b.n	80028a2 <RCC_SetFlashLatency+0x82>
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 80028a0:	2500      	movs	r5, #0
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80028a2:	4a0d      	ldr	r2, [pc, #52]	; (80028d8 <RCC_SetFlashLatency+0xb8>)
 80028a4:	6813      	ldr	r3, [r2, #0]
 80028a6:	f023 0307 	bic.w	r3, r3, #7
 80028aa:	432b      	orrs	r3, r5
 80028ac:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80028ae:	f7fe fa0b 	bl	8000cc8 <HAL_GetTick>
 80028b2:	4604      	mov	r4, r0

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80028b4:	4b08      	ldr	r3, [pc, #32]	; (80028d8 <RCC_SetFlashLatency+0xb8>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f003 0307 	and.w	r3, r3, #7
 80028bc:	42ab      	cmp	r3, r5
 80028be:	d006      	beq.n	80028ce <RCC_SetFlashLatency+0xae>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80028c0:	f7fe fa02 	bl	8000cc8 <HAL_GetTick>
 80028c4:	1b00      	subs	r0, r0, r4
 80028c6:	2802      	cmp	r0, #2
 80028c8:	d9f4      	bls.n	80028b4 <RCC_SetFlashLatency+0x94>
    {
      return HAL_TIMEOUT;
 80028ca:	2003      	movs	r0, #3
 80028cc:	e000      	b.n	80028d0 <RCC_SetFlashLatency+0xb0>
    }
  }
  return HAL_OK;
 80028ce:	2000      	movs	r0, #0
}
 80028d0:	b009      	add	sp, #36	; 0x24
 80028d2:	bd30      	pop	{r4, r5, pc}
 80028d4:	08008518 	.word	0x08008518
 80028d8:	58004000 	.word	0x58004000

080028dc <RCC_SetFlashLatencyFromMSIRange>:
{
 80028dc:	b510      	push	{r4, lr}
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 80028de:	f3c0 1003 	ubfx	r0, r0, #4, #4
 80028e2:	4b0c      	ldr	r3, [pc, #48]	; (8002914 <RCC_SetFlashLatencyFromMSIRange+0x38>)
 80028e4:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80028e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028ec:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 80028f0:	f003 030f 	and.w	r3, r3, #15
 80028f4:	4a08      	ldr	r2, [pc, #32]	; (8002918 <RCC_SetFlashLatencyFromMSIRange+0x3c>)
 80028f6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80028fa:	fbb4 f4f0 	udiv	r4, r4, r0
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 80028fe:	f7ff ff3b 	bl	8002778 <HAL_PWREx_GetVoltageRange>
 8002902:	4601      	mov	r1, r0
 8002904:	4805      	ldr	r0, [pc, #20]	; (800291c <RCC_SetFlashLatencyFromMSIRange+0x40>)
 8002906:	fba0 3004 	umull	r3, r0, r0, r4
 800290a:	0c80      	lsrs	r0, r0, #18
 800290c:	f7ff ff88 	bl	8002820 <RCC_SetFlashLatency>
}
 8002910:	bd10      	pop	{r4, pc}
 8002912:	bf00      	nop
 8002914:	08008ae0 	.word	0x08008ae0
 8002918:	08008a80 	.word	0x08008a80
 800291c:	431bde83 	.word	0x431bde83

08002920 <HAL_RCC_GetSysClockFreq>:
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002920:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002924:	6899      	ldr	r1, [r3, #8]
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8002926:	68db      	ldr	r3, [r3, #12]
 8002928:	f003 0303 	and.w	r3, r3, #3
  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800292c:	f011 010c 	ands.w	r1, r1, #12
 8002930:	d00a      	beq.n	8002948 <HAL_RCC_GetSysClockFreq+0x28>
 8002932:	290c      	cmp	r1, #12
 8002934:	d006      	beq.n	8002944 <HAL_RCC_GetSysClockFreq+0x24>
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002936:	2904      	cmp	r1, #4
 8002938:	d047      	beq.n	80029ca <HAL_RCC_GetSysClockFreq+0xaa>
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800293a:	2908      	cmp	r1, #8
 800293c:	d03b      	beq.n	80029b6 <HAL_RCC_GetSysClockFreq+0x96>
  uint32_t msifreq = 0U;
 800293e:	2200      	movs	r2, #0
  uint32_t sysclockfreq = 0U;
 8002940:	4610      	mov	r0, r2
 8002942:	e026      	b.n	8002992 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 8002944:	2b01      	cmp	r3, #1
 8002946:	d1f6      	bne.n	8002936 <HAL_RCC_GetSysClockFreq+0x16>
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8002948:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f013 0308 	ands.w	r3, r3, #8
 8002952:	d00d      	beq.n	8002970 <HAL_RCC_GetSysClockFreq+0x50>
 8002954:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f013 0308 	ands.w	r3, r3, #8
 800295e:	d124      	bne.n	80029aa <HAL_RCC_GetSysClockFreq+0x8a>
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8002960:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002964:	f8d2 2094 	ldr.w	r2, [r2, #148]	; 0x94
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8002968:	4a2e      	ldr	r2, [pc, #184]	; (8002a24 <HAL_RCC_GetSysClockFreq+0x104>)
 800296a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800296e:	e00e      	b.n	800298e <HAL_RCC_GetSysClockFreq+0x6e>
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8002970:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002974:	6812      	ldr	r2, [r2, #0]
 8002976:	f012 0f08 	tst.w	r2, #8
 800297a:	d112      	bne.n	80029a2 <HAL_RCC_GetSysClockFreq+0x82>
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 800297c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002980:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002984:	f3c3 2303 	ubfx	r3, r3, #8, #4
 8002988:	4a26      	ldr	r2, [pc, #152]	; (8002a24 <HAL_RCC_GetSysClockFreq+0x104>)
 800298a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800298e:	b1d1      	cbz	r1, 80029c6 <HAL_RCC_GetSysClockFreq+0xa6>
  uint32_t sysclockfreq = 0U;
 8002990:	2000      	movs	r0, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002992:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	f003 030c 	and.w	r3, r3, #12
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800299c:	2b0c      	cmp	r3, #12
 800299e:	d01a      	beq.n	80029d6 <HAL_RCC_GetSysClockFreq+0xb6>
}
 80029a0:	4770      	bx	lr
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 80029a2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80029a6:	6812      	ldr	r2, [r2, #0]
 80029a8:	e7ee      	b.n	8002988 <HAL_RCC_GetSysClockFreq+0x68>
 80029aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029ae:	681b      	ldr	r3, [r3, #0]
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80029b0:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80029b4:	e7d8      	b.n	8002968 <HAL_RCC_GetSysClockFreq+0x48>
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 80029b6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029ba:	681a      	ldr	r2, [r3, #0]
 80029bc:	f412 1280 	ands.w	r2, r2, #1048576	; 0x100000
 80029c0:	d106      	bne.n	80029d0 <HAL_RCC_GetSysClockFreq+0xb0>
      sysclockfreq = HSE_VALUE;
 80029c2:	4819      	ldr	r0, [pc, #100]	; (8002a28 <HAL_RCC_GetSysClockFreq+0x108>)
 80029c4:	e7e5      	b.n	8002992 <HAL_RCC_GetSysClockFreq+0x72>
      sysclockfreq = msifreq;
 80029c6:	4610      	mov	r0, r2
 80029c8:	e7e3      	b.n	8002992 <HAL_RCC_GetSysClockFreq+0x72>
  uint32_t msifreq = 0U;
 80029ca:	2200      	movs	r2, #0
    sysclockfreq = HSI_VALUE;
 80029cc:	4817      	ldr	r0, [pc, #92]	; (8002a2c <HAL_RCC_GetSysClockFreq+0x10c>)
 80029ce:	e7e0      	b.n	8002992 <HAL_RCC_GetSysClockFreq+0x72>
  uint32_t msifreq = 0U;
 80029d0:	2200      	movs	r2, #0
      sysclockfreq = HSE_VALUE / 2U;
 80029d2:	4816      	ldr	r0, [pc, #88]	; (8002a2c <HAL_RCC_GetSysClockFreq+0x10c>)
 80029d4:	e7dd      	b.n	8002992 <HAL_RCC_GetSysClockFreq+0x72>
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80029d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029da:	68db      	ldr	r3, [r3, #12]
 80029dc:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 80029e0:	2b02      	cmp	r3, #2
 80029e2:	d009      	beq.n	80029f8 <HAL_RCC_GetSysClockFreq+0xd8>
 80029e4:	2b03      	cmp	r3, #3
 80029e6:	d108      	bne.n	80029fa <HAL_RCC_GetSysClockFreq+0xda>
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 80029e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80029f2:	d115      	bne.n	8002a20 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 80029f4:	4a0c      	ldr	r2, [pc, #48]	; (8002a28 <HAL_RCC_GetSysClockFreq+0x108>)
 80029f6:	e000      	b.n	80029fa <HAL_RCC_GetSysClockFreq+0xda>
    switch (pllsource)
 80029f8:	4a0c      	ldr	r2, [pc, #48]	; (8002a2c <HAL_RCC_GetSysClockFreq+0x10c>)
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80029fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029fe:	68d8      	ldr	r0, [r3, #12]
 8002a00:	f3c0 2006 	ubfx	r0, r0, #8, #7
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8002a04:	fb00 f202 	mul.w	r2, r0, r2
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8002a08:	68d8      	ldr	r0, [r3, #12]
 8002a0a:	f3c0 1002 	ubfx	r0, r0, #4, #3
 8002a0e:	3001      	adds	r0, #1
 8002a10:	fbb2 f2f0 	udiv	r2, r2, r0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8002a14:	68d8      	ldr	r0, [r3, #12]
 8002a16:	0f40      	lsrs	r0, r0, #29
 8002a18:	3001      	adds	r0, #1
 8002a1a:	fbb2 f0f0 	udiv	r0, r2, r0
  return sysclockfreq;
 8002a1e:	e7bf      	b.n	80029a0 <HAL_RCC_GetSysClockFreq+0x80>
          pllinputfreq = HSE_VALUE / 2U;
 8002a20:	4a02      	ldr	r2, [pc, #8]	; (8002a2c <HAL_RCC_GetSysClockFreq+0x10c>)
 8002a22:	e7ea      	b.n	80029fa <HAL_RCC_GetSysClockFreq+0xda>
 8002a24:	08008ae0 	.word	0x08008ae0
 8002a28:	01e84800 	.word	0x01e84800
 8002a2c:	00f42400 	.word	0x00f42400

08002a30 <HAL_RCC_GetHCLKFreq>:
{
 8002a30:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8002a32:	f7ff ff75 	bl	8002920 <HAL_RCC_GetSysClockFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002a36:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a3a:	689b      	ldr	r3, [r3, #8]
 8002a3c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002a40:	4a02      	ldr	r2, [pc, #8]	; (8002a4c <HAL_RCC_GetHCLKFreq+0x1c>)
 8002a42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8002a46:	fbb0 f0f3 	udiv	r0, r0, r3
 8002a4a:	bd08      	pop	{r3, pc}
 8002a4c:	08008a80 	.word	0x08008a80

08002a50 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8002a50:	2800      	cmp	r0, #0
 8002a52:	f000 8311 	beq.w	8003078 <HAL_RCC_OscConfig+0x628>
{
 8002a56:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a58:	4604      	mov	r4, r0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002a5a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a5e:	689d      	ldr	r5, [r3, #8]
 8002a60:	f005 050c 	and.w	r5, r5, #12
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8002a64:	68de      	ldr	r6, [r3, #12]
 8002a66:	f006 0603 	and.w	r6, r6, #3
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002a6a:	6803      	ldr	r3, [r0, #0]
 8002a6c:	f013 0f20 	tst.w	r3, #32
 8002a70:	d02a      	beq.n	8002ac8 <HAL_RCC_OscConfig+0x78>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002a72:	2d00      	cmp	r5, #0
 8002a74:	d065      	beq.n	8002b42 <HAL_RCC_OscConfig+0xf2>
 8002a76:	2d0c      	cmp	r5, #12
 8002a78:	d061      	beq.n	8002b3e <HAL_RCC_OscConfig+0xee>
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002a7a:	6a23      	ldr	r3, [r4, #32]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	f000 80bf 	beq.w	8002c00 <HAL_RCC_OscConfig+0x1b0>
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8002a82:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002a86:	6813      	ldr	r3, [r2, #0]
 8002a88:	f043 0301 	orr.w	r3, r3, #1
 8002a8c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002a8e:	f7fe f91b 	bl	8000cc8 <HAL_GetTick>
 8002a92:	4607      	mov	r7, r0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8002a94:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f013 0f02 	tst.w	r3, #2
 8002a9e:	f000 80a7 	beq.w	8002bf0 <HAL_RCC_OscConfig+0x1a0>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002aa2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002aa6:	681a      	ldr	r2, [r3, #0]
 8002aa8:	f042 0208 	orr.w	r2, r2, #8
 8002aac:	601a      	str	r2, [r3, #0]
 8002aae:	681a      	ldr	r2, [r3, #0]
 8002ab0:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002ab4:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8002ab6:	430a      	orrs	r2, r1
 8002ab8:	601a      	str	r2, [r3, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002aba:	6a61      	ldr	r1, [r4, #36]	; 0x24
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8002abc:	685a      	ldr	r2, [r3, #4]
 8002abe:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8002ac2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002ac6:	605a      	str	r2, [r3, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ac8:	6823      	ldr	r3, [r4, #0]
 8002aca:	f013 0f01 	tst.w	r3, #1
 8002ace:	f000 80b5 	beq.w	8002c3c <HAL_RCC_OscConfig+0x1ec>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8002ad2:	2d08      	cmp	r5, #8
 8002ad4:	f000 80ae 	beq.w	8002c34 <HAL_RCC_OscConfig+0x1e4>
 8002ad8:	2d0c      	cmp	r5, #12
 8002ada:	f000 80a8 	beq.w	8002c2e <HAL_RCC_OscConfig+0x1de>
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 8002ade:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002ae2:	6813      	ldr	r3, [r2, #0]
 8002ae4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8002ae8:	68a1      	ldr	r1, [r4, #8]
 8002aea:	430b      	orrs	r3, r1
 8002aec:	6013      	str	r3, [r2, #0]
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002aee:	6863      	ldr	r3, [r4, #4]
 8002af0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002af4:	f000 80c4 	beq.w	8002c80 <HAL_RCC_OscConfig+0x230>
 8002af8:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 8002afc:	f000 80c5 	beq.w	8002c8a <HAL_RCC_OscConfig+0x23a>
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8002b00:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b04:	681a      	ldr	r2, [r3, #0]
 8002b06:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002b0a:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8002b0c:	681a      	ldr	r2, [r3, #0]
 8002b0e:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8002b12:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b14:	6863      	ldr	r3, [r4, #4]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	f000 80c2 	beq.w	8002ca0 <HAL_RCC_OscConfig+0x250>
        tickstart = HAL_GetTick();
 8002b1c:	f7fe f8d4 	bl	8000cc8 <HAL_GetTick>
 8002b20:	4607      	mov	r7, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8002b22:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002b2c:	f040 8086 	bne.w	8002c3c <HAL_RCC_OscConfig+0x1ec>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b30:	f7fe f8ca 	bl	8000cc8 <HAL_GetTick>
 8002b34:	1bc0      	subs	r0, r0, r7
 8002b36:	2864      	cmp	r0, #100	; 0x64
 8002b38:	d9f3      	bls.n	8002b22 <HAL_RCC_OscConfig+0xd2>
            return HAL_TIMEOUT;
 8002b3a:	2003      	movs	r0, #3
 8002b3c:	e2a9      	b.n	8003092 <HAL_RCC_OscConfig+0x642>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002b3e:	2e01      	cmp	r6, #1
 8002b40:	d19b      	bne.n	8002a7a <HAL_RCC_OscConfig+0x2a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8002b42:	6a23      	ldr	r3, [r4, #32]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	f000 8299 	beq.w	800307c <HAL_RCC_OscConfig+0x62c>
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002b4a:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8002b4c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f013 0f08 	tst.w	r3, #8
 8002b56:	d029      	beq.n	8002bac <HAL_RCC_OscConfig+0x15c>
 8002b58:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002b62:	4298      	cmp	r0, r3
 8002b64:	d92a      	bls.n	8002bbc <HAL_RCC_OscConfig+0x16c>
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002b66:	f7ff feb9 	bl	80028dc <RCC_SetFlashLatencyFromMSIRange>
 8002b6a:	2800      	cmp	r0, #0
 8002b6c:	f040 8288 	bne.w	8003080 <HAL_RCC_OscConfig+0x630>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b70:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b74:	681a      	ldr	r2, [r3, #0]
 8002b76:	f042 0208 	orr.w	r2, r2, #8
 8002b7a:	601a      	str	r2, [r3, #0]
 8002b7c:	681a      	ldr	r2, [r3, #0]
 8002b7e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002b82:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8002b84:	430a      	orrs	r2, r1
 8002b86:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b88:	6a61      	ldr	r1, [r4, #36]	; 0x24
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8002b8a:	685a      	ldr	r2, [r3, #4]
 8002b8c:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8002b90:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002b94:	605a      	str	r2, [r3, #4]
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002b96:	f7ff ff4b 	bl	8002a30 <HAL_RCC_GetHCLKFreq>
 8002b9a:	4bba      	ldr	r3, [pc, #744]	; (8002e84 <HAL_RCC_OscConfig+0x434>)
 8002b9c:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick(uwTickPrio);
 8002b9e:	4bba      	ldr	r3, [pc, #744]	; (8002e88 <HAL_RCC_OscConfig+0x438>)
 8002ba0:	6818      	ldr	r0, [r3, #0]
 8002ba2:	f7fe f88f 	bl	8000cc4 <HAL_InitTick>
        if (status != HAL_OK)
 8002ba6:	2800      	cmp	r0, #0
 8002ba8:	d08e      	beq.n	8002ac8 <HAL_RCC_OscConfig+0x78>
 8002baa:	e272      	b.n	8003092 <HAL_RCC_OscConfig+0x642>
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002bac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002bb0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002bb4:	091b      	lsrs	r3, r3, #4
 8002bb6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002bba:	e7d2      	b.n	8002b62 <HAL_RCC_OscConfig+0x112>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002bbc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002bc0:	681a      	ldr	r2, [r3, #0]
 8002bc2:	f042 0208 	orr.w	r2, r2, #8
 8002bc6:	601a      	str	r2, [r3, #0]
 8002bc8:	681a      	ldr	r2, [r3, #0]
 8002bca:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002bce:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8002bd0:	430a      	orrs	r2, r1
 8002bd2:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002bd4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002bd6:	685a      	ldr	r2, [r3, #4]
 8002bd8:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8002bdc:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002be0:	605a      	str	r2, [r3, #4]
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002be2:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8002be4:	f7ff fe7a 	bl	80028dc <RCC_SetFlashLatencyFromMSIRange>
 8002be8:	2800      	cmp	r0, #0
 8002bea:	d0d4      	beq.n	8002b96 <HAL_RCC_OscConfig+0x146>
            return HAL_ERROR;
 8002bec:	2001      	movs	r0, #1
 8002bee:	e250      	b.n	8003092 <HAL_RCC_OscConfig+0x642>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002bf0:	f7fe f86a 	bl	8000cc8 <HAL_GetTick>
 8002bf4:	1bc0      	subs	r0, r0, r7
 8002bf6:	2802      	cmp	r0, #2
 8002bf8:	f67f af4c 	bls.w	8002a94 <HAL_RCC_OscConfig+0x44>
            return HAL_TIMEOUT;
 8002bfc:	2003      	movs	r0, #3
 8002bfe:	e248      	b.n	8003092 <HAL_RCC_OscConfig+0x642>
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8002c00:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002c04:	6813      	ldr	r3, [r2, #0]
 8002c06:	f023 0301 	bic.w	r3, r3, #1
 8002c0a:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002c0c:	f7fe f85c 	bl	8000cc8 <HAL_GetTick>
 8002c10:	4607      	mov	r7, r0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8002c12:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f013 0f02 	tst.w	r3, #2
 8002c1c:	f43f af54 	beq.w	8002ac8 <HAL_RCC_OscConfig+0x78>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002c20:	f7fe f852 	bl	8000cc8 <HAL_GetTick>
 8002c24:	1bc0      	subs	r0, r0, r7
 8002c26:	2802      	cmp	r0, #2
 8002c28:	d9f3      	bls.n	8002c12 <HAL_RCC_OscConfig+0x1c2>
            return HAL_TIMEOUT;
 8002c2a:	2003      	movs	r0, #3
 8002c2c:	e231      	b.n	8003092 <HAL_RCC_OscConfig+0x642>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002c2e:	2e03      	cmp	r6, #3
 8002c30:	f47f af55 	bne.w	8002ade <HAL_RCC_OscConfig+0x8e>
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8002c34:	6863      	ldr	r3, [r4, #4]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	f000 8224 	beq.w	8003084 <HAL_RCC_OscConfig+0x634>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c3c:	6823      	ldr	r3, [r4, #0]
 8002c3e:	f013 0f02 	tst.w	r3, #2
 8002c42:	d056      	beq.n	8002cf2 <HAL_RCC_OscConfig+0x2a2>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002c44:	2d04      	cmp	r5, #4
 8002c46:	d03d      	beq.n	8002cc4 <HAL_RCC_OscConfig+0x274>
 8002c48:	2d0c      	cmp	r5, #12
 8002c4a:	d039      	beq.n	8002cc0 <HAL_RCC_OscConfig+0x270>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c4c:	6923      	ldr	r3, [r4, #16]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	f000 808a 	beq.w	8002d68 <HAL_RCC_OscConfig+0x318>
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8002c54:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002c58:	6813      	ldr	r3, [r2, #0]
 8002c5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c5e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002c60:	f7fe f832 	bl	8000cc8 <HAL_GetTick>
 8002c64:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8002c66:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8002c70:	d136      	bne.n	8002ce0 <HAL_RCC_OscConfig+0x290>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c72:	f7fe f829 	bl	8000cc8 <HAL_GetTick>
 8002c76:	1b80      	subs	r0, r0, r6
 8002c78:	2802      	cmp	r0, #2
 8002c7a:	d9f4      	bls.n	8002c66 <HAL_RCC_OscConfig+0x216>
            return HAL_TIMEOUT;
 8002c7c:	2003      	movs	r0, #3
 8002c7e:	e208      	b.n	8003092 <HAL_RCC_OscConfig+0x642>
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8002c80:	6813      	ldr	r3, [r2, #0]
 8002c82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c86:	6013      	str	r3, [r2, #0]
}
 8002c88:	e744      	b.n	8002b14 <HAL_RCC_OscConfig+0xc4>
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8002c8a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c8e:	681a      	ldr	r2, [r3, #0]
 8002c90:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8002c94:	601a      	str	r2, [r3, #0]
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8002c96:	681a      	ldr	r2, [r3, #0]
 8002c98:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002c9c:	601a      	str	r2, [r3, #0]
}
 8002c9e:	e739      	b.n	8002b14 <HAL_RCC_OscConfig+0xc4>
        tickstart = HAL_GetTick();
 8002ca0:	f7fe f812 	bl	8000cc8 <HAL_GetTick>
 8002ca4:	4607      	mov	r7, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8002ca6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002cb0:	d0c4      	beq.n	8002c3c <HAL_RCC_OscConfig+0x1ec>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cb2:	f7fe f809 	bl	8000cc8 <HAL_GetTick>
 8002cb6:	1bc0      	subs	r0, r0, r7
 8002cb8:	2864      	cmp	r0, #100	; 0x64
 8002cba:	d9f4      	bls.n	8002ca6 <HAL_RCC_OscConfig+0x256>
            return HAL_TIMEOUT;
 8002cbc:	2003      	movs	r0, #3
 8002cbe:	e1e8      	b.n	8003092 <HAL_RCC_OscConfig+0x642>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002cc0:	2e02      	cmp	r6, #2
 8002cc2:	d1c3      	bne.n	8002c4c <HAL_RCC_OscConfig+0x1fc>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002cc4:	6923      	ldr	r3, [r4, #16]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	f000 81de 	beq.w	8003088 <HAL_RCC_OscConfig+0x638>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ccc:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8002cce:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002cd2:	6853      	ldr	r3, [r2, #4]
 8002cd4:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8002cd8:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8002cdc:	6053      	str	r3, [r2, #4]
}
 8002cde:	e008      	b.n	8002cf2 <HAL_RCC_OscConfig+0x2a2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ce0:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8002ce2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002ce6:	6853      	ldr	r3, [r2, #4]
 8002ce8:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8002cec:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8002cf0:	6053      	str	r3, [r2, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002cf2:	6823      	ldr	r3, [r4, #0]
 8002cf4:	f013 0f08 	tst.w	r3, #8
 8002cf8:	d07e      	beq.n	8002df8 <HAL_RCC_OscConfig+0x3a8>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002cfa:	69a3      	ldr	r3, [r4, #24]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d062      	beq.n	8002dc6 <HAL_RCC_OscConfig+0x376>
      uint32_t csr_temp = RCC->CSR;
 8002d00:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d04:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8002d08:	69e1      	ldr	r1, [r4, #28]
 8002d0a:	f003 0210 	and.w	r2, r3, #16
 8002d0e:	4291      	cmp	r1, r2
 8002d10:	d011      	beq.n	8002d36 <HAL_RCC_OscConfig+0x2e6>
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8002d12:	f003 0203 	and.w	r2, r3, #3
 8002d16:	2a02      	cmp	r2, #2
 8002d18:	f000 81b8 	beq.w	800308c <HAL_RCC_OscConfig+0x63c>
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8002d1c:	f013 0f01 	tst.w	r3, #1
 8002d20:	d138      	bne.n	8002d94 <HAL_RCC_OscConfig+0x344>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8002d22:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002d26:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8002d2a:	f023 0310 	bic.w	r3, r3, #16
 8002d2e:	69e1      	ldr	r1, [r4, #28]
 8002d30:	430b      	orrs	r3, r1
 8002d32:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8002d36:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002d3a:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8002d3e:	f043 0301 	orr.w	r3, r3, #1
 8002d42:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 8002d46:	f7fd ffbf 	bl	8000cc8 <HAL_GetTick>
 8002d4a:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8002d4c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d50:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d54:	f013 0f02 	tst.w	r3, #2
 8002d58:	d14e      	bne.n	8002df8 <HAL_RCC_OscConfig+0x3a8>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d5a:	f7fd ffb5 	bl	8000cc8 <HAL_GetTick>
 8002d5e:	1b80      	subs	r0, r0, r6
 8002d60:	2811      	cmp	r0, #17
 8002d62:	d9f3      	bls.n	8002d4c <HAL_RCC_OscConfig+0x2fc>
          return HAL_TIMEOUT;
 8002d64:	2003      	movs	r0, #3
 8002d66:	e194      	b.n	8003092 <HAL_RCC_OscConfig+0x642>
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8002d68:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002d6c:	6813      	ldr	r3, [r2, #0]
 8002d6e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002d72:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002d74:	f7fd ffa8 	bl	8000cc8 <HAL_GetTick>
 8002d78:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8002d7a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8002d84:	d0b5      	beq.n	8002cf2 <HAL_RCC_OscConfig+0x2a2>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d86:	f7fd ff9f 	bl	8000cc8 <HAL_GetTick>
 8002d8a:	1b80      	subs	r0, r0, r6
 8002d8c:	2802      	cmp	r0, #2
 8002d8e:	d9f4      	bls.n	8002d7a <HAL_RCC_OscConfig+0x32a>
            return HAL_TIMEOUT;
 8002d90:	2003      	movs	r0, #3
 8002d92:	e17e      	b.n	8003092 <HAL_RCC_OscConfig+0x642>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8002d94:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002d98:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8002d9c:	f023 0301 	bic.w	r3, r3, #1
 8002da0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
          tickstart = HAL_GetTick();
 8002da4:	f7fd ff90 	bl	8000cc8 <HAL_GetTick>
 8002da8:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8002daa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002dae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002db2:	f013 0f02 	tst.w	r3, #2
 8002db6:	d0b4      	beq.n	8002d22 <HAL_RCC_OscConfig+0x2d2>
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002db8:	f7fd ff86 	bl	8000cc8 <HAL_GetTick>
 8002dbc:	1b80      	subs	r0, r0, r6
 8002dbe:	2811      	cmp	r0, #17
 8002dc0:	d9f3      	bls.n	8002daa <HAL_RCC_OscConfig+0x35a>
              return HAL_TIMEOUT;
 8002dc2:	2003      	movs	r0, #3
 8002dc4:	e165      	b.n	8003092 <HAL_RCC_OscConfig+0x642>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8002dc6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002dca:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8002dce:	f023 0301 	bic.w	r3, r3, #1
 8002dd2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 8002dd6:	f7fd ff77 	bl	8000cc8 <HAL_GetTick>
 8002dda:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8002ddc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002de0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002de4:	f013 0f02 	tst.w	r3, #2
 8002de8:	d006      	beq.n	8002df8 <HAL_RCC_OscConfig+0x3a8>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002dea:	f7fd ff6d 	bl	8000cc8 <HAL_GetTick>
 8002dee:	1b80      	subs	r0, r0, r6
 8002df0:	2811      	cmp	r0, #17
 8002df2:	d9f3      	bls.n	8002ddc <HAL_RCC_OscConfig+0x38c>
          return HAL_TIMEOUT;
 8002df4:	2003      	movs	r0, #3
 8002df6:	e14c      	b.n	8003092 <HAL_RCC_OscConfig+0x642>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002df8:	6823      	ldr	r3, [r4, #0]
 8002dfa:	f013 0f04 	tst.w	r3, #4
 8002dfe:	f000 80b8 	beq.w	8002f72 <HAL_RCC_OscConfig+0x522>
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8002e02:	4b22      	ldr	r3, [pc, #136]	; (8002e8c <HAL_RCC_OscConfig+0x43c>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002e0a:	d110      	bne.n	8002e2e <HAL_RCC_OscConfig+0x3de>
      HAL_PWR_EnableBkUpAccess();
 8002e0c:	f7ff fc86 	bl	800271c <HAL_PWR_EnableBkUpAccess>
      tickstart = HAL_GetTick();
 8002e10:	f7fd ff5a 	bl	8000cc8 <HAL_GetTick>
 8002e14:	4606      	mov	r6, r0
 8002e16:	4b1d      	ldr	r3, [pc, #116]	; (8002e8c <HAL_RCC_OscConfig+0x43c>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002e1e:	d106      	bne.n	8002e2e <HAL_RCC_OscConfig+0x3de>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e20:	f7fd ff52 	bl	8000cc8 <HAL_GetTick>
 8002e24:	1b80      	subs	r0, r0, r6
 8002e26:	2802      	cmp	r0, #2
 8002e28:	d9f5      	bls.n	8002e16 <HAL_RCC_OscConfig+0x3c6>
          return HAL_TIMEOUT;
 8002e2a:	2003      	movs	r0, #3
 8002e2c:	e131      	b.n	8003092 <HAL_RCC_OscConfig+0x642>
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e2e:	68e3      	ldr	r3, [r4, #12]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d068      	beq.n	8002f06 <HAL_RCC_OscConfig+0x4b6>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 8002e34:	2b85      	cmp	r3, #133	; 0x85
 8002e36:	d001      	beq.n	8002e3c <HAL_RCC_OscConfig+0x3ec>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8002e38:	2b05      	cmp	r3, #5
 8002e3a:	d107      	bne.n	8002e4c <HAL_RCC_OscConfig+0x3fc>
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002e3c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002e40:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002e44:	f043 0304 	orr.w	r3, r3, #4
 8002e48:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      tickstart = HAL_GetTick();
 8002e4c:	f7fd ff3c 	bl	8000cc8 <HAL_GetTick>
 8002e50:	4606      	mov	r6, r0
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002e52:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002e56:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002e5a:	f043 0301 	orr.w	r3, r3, #1
 8002e5e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8002e62:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e6a:	f013 0f02 	tst.w	r3, #2
 8002e6e:	d10f      	bne.n	8002e90 <HAL_RCC_OscConfig+0x440>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e70:	f7fd ff2a 	bl	8000cc8 <HAL_GetTick>
 8002e74:	1b80      	subs	r0, r0, r6
 8002e76:	f241 3388 	movw	r3, #5000	; 0x1388
 8002e7a:	4298      	cmp	r0, r3
 8002e7c:	d9f1      	bls.n	8002e62 <HAL_RCC_OscConfig+0x412>
          return HAL_TIMEOUT;
 8002e7e:	2003      	movs	r0, #3
 8002e80:	e107      	b.n	8003092 <HAL_RCC_OscConfig+0x642>
 8002e82:	bf00      	nop
 8002e84:	20000004 	.word	0x20000004
 8002e88:	20000008 	.word	0x20000008
 8002e8c:	58000400 	.word	0x58000400
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8002e90:	68e3      	ldr	r3, [r4, #12]
 8002e92:	2b81      	cmp	r3, #129	; 0x81
 8002e94:	d001      	beq.n	8002e9a <HAL_RCC_OscConfig+0x44a>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8002e96:	2b85      	cmp	r3, #133	; 0x85
 8002e98:	d11a      	bne.n	8002ed0 <HAL_RCC_OscConfig+0x480>
        tickstart = HAL_GetTick();
 8002e9a:	f7fd ff15 	bl	8000cc8 <HAL_GetTick>
 8002e9e:	4606      	mov	r6, r0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002ea0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002ea4:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002ea8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002eac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8002eb0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002eb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eb8:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8002ebc:	d159      	bne.n	8002f72 <HAL_RCC_OscConfig+0x522>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ebe:	f7fd ff03 	bl	8000cc8 <HAL_GetTick>
 8002ec2:	1b80      	subs	r0, r0, r6
 8002ec4:	f241 3388 	movw	r3, #5000	; 0x1388
 8002ec8:	4298      	cmp	r0, r3
 8002eca:	d9f1      	bls.n	8002eb0 <HAL_RCC_OscConfig+0x460>
            return HAL_TIMEOUT;
 8002ecc:	2003      	movs	r0, #3
 8002ece:	e0e0      	b.n	8003092 <HAL_RCC_OscConfig+0x642>
        tickstart = HAL_GetTick();
 8002ed0:	f7fd fefa 	bl	8000cc8 <HAL_GetTick>
 8002ed4:	4606      	mov	r6, r0
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002ed6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002eda:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002ede:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002ee2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002ee6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002eea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eee:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8002ef2:	d03e      	beq.n	8002f72 <HAL_RCC_OscConfig+0x522>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ef4:	f7fd fee8 	bl	8000cc8 <HAL_GetTick>
 8002ef8:	1b80      	subs	r0, r0, r6
 8002efa:	f241 3388 	movw	r3, #5000	; 0x1388
 8002efe:	4298      	cmp	r0, r3
 8002f00:	d9f1      	bls.n	8002ee6 <HAL_RCC_OscConfig+0x496>
            return HAL_TIMEOUT;
 8002f02:	2003      	movs	r0, #3
 8002f04:	e0c5      	b.n	8003092 <HAL_RCC_OscConfig+0x642>
      tickstart = HAL_GetTick();
 8002f06:	f7fd fedf 	bl	8000cc8 <HAL_GetTick>
 8002f0a:	4606      	mov	r6, r0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002f0c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002f10:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002f14:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002f18:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002f1c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f24:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8002f28:	d008      	beq.n	8002f3c <HAL_RCC_OscConfig+0x4ec>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f2a:	f7fd fecd 	bl	8000cc8 <HAL_GetTick>
 8002f2e:	1b80      	subs	r0, r0, r6
 8002f30:	f241 3388 	movw	r3, #5000	; 0x1388
 8002f34:	4298      	cmp	r0, r3
 8002f36:	d9f1      	bls.n	8002f1c <HAL_RCC_OscConfig+0x4cc>
          return HAL_TIMEOUT;
 8002f38:	2003      	movs	r0, #3
 8002f3a:	e0aa      	b.n	8003092 <HAL_RCC_OscConfig+0x642>
      tickstart = HAL_GetTick();
 8002f3c:	f7fd fec4 	bl	8000cc8 <HAL_GetTick>
 8002f40:	4606      	mov	r6, r0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002f42:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002f46:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002f4a:	f023 0301 	bic.w	r3, r3, #1
 8002f4e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002f52:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f5a:	f013 0f02 	tst.w	r3, #2
 8002f5e:	d008      	beq.n	8002f72 <HAL_RCC_OscConfig+0x522>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f60:	f7fd feb2 	bl	8000cc8 <HAL_GetTick>
 8002f64:	1b80      	subs	r0, r0, r6
 8002f66:	f241 3388 	movw	r3, #5000	; 0x1388
 8002f6a:	4298      	cmp	r0, r3
 8002f6c:	d9f1      	bls.n	8002f52 <HAL_RCC_OscConfig+0x502>
          return HAL_TIMEOUT;
 8002f6e:	2003      	movs	r0, #3
 8002f70:	e08f      	b.n	8003092 <HAL_RCC_OscConfig+0x642>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002f72:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	f000 808b 	beq.w	8003090 <HAL_RCC_OscConfig+0x640>
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f7a:	2d0c      	cmp	r5, #12
 8002f7c:	d060      	beq.n	8003040 <HAL_RCC_OscConfig+0x5f0>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002f7e:	2b02      	cmp	r3, #2
 8002f80:	d016      	beq.n	8002fb0 <HAL_RCC_OscConfig+0x560>
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8002f82:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002f86:	6813      	ldr	r3, [r2, #0]
 8002f88:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002f8c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002f8e:	f7fd fe9b 	bl	8000cc8 <HAL_GetTick>
 8002f92:	4604      	mov	r4, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8002f94:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002f9e:	d148      	bne.n	8003032 <HAL_RCC_OscConfig+0x5e2>
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8002fa0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002fa4:	68d1      	ldr	r1, [r2, #12]
 8002fa6:	4b41      	ldr	r3, [pc, #260]	; (80030ac <HAL_RCC_OscConfig+0x65c>)
 8002fa8:	400b      	ands	r3, r1
 8002faa:	60d3      	str	r3, [r2, #12]
  return HAL_OK;
 8002fac:	2000      	movs	r0, #0
 8002fae:	e070      	b.n	8003092 <HAL_RCC_OscConfig+0x642>
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8002fb0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002fb4:	6813      	ldr	r3, [r2, #0]
 8002fb6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002fba:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002fbc:	f7fd fe84 	bl	8000cc8 <HAL_GetTick>
 8002fc0:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8002fc2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002fcc:	d12a      	bne.n	8003024 <HAL_RCC_OscConfig+0x5d4>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002fce:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002fd2:	68d3      	ldr	r3, [r2, #12]
 8002fd4:	4936      	ldr	r1, [pc, #216]	; (80030b0 <HAL_RCC_OscConfig+0x660>)
 8002fd6:	4019      	ands	r1, r3
 8002fd8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002fda:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8002fdc:	4303      	orrs	r3, r0
 8002fde:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8002fe0:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8002fe4:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8002fe6:	4303      	orrs	r3, r0
 8002fe8:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8002fea:	4303      	orrs	r3, r0
 8002fec:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8002fee:	4303      	orrs	r3, r0
 8002ff0:	430b      	orrs	r3, r1
 8002ff2:	60d3      	str	r3, [r2, #12]
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8002ff4:	6813      	ldr	r3, [r2, #0]
 8002ff6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002ffa:	6013      	str	r3, [r2, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002ffc:	68d3      	ldr	r3, [r2, #12]
 8002ffe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003002:	60d3      	str	r3, [r2, #12]
        tickstart = HAL_GetTick();
 8003004:	f7fd fe60 	bl	8000cc8 <HAL_GetTick>
 8003008:	4604      	mov	r4, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800300a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8003014:	d13e      	bne.n	8003094 <HAL_RCC_OscConfig+0x644>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003016:	f7fd fe57 	bl	8000cc8 <HAL_GetTick>
 800301a:	1b00      	subs	r0, r0, r4
 800301c:	280a      	cmp	r0, #10
 800301e:	d9f4      	bls.n	800300a <HAL_RCC_OscConfig+0x5ba>
            return HAL_TIMEOUT;
 8003020:	2003      	movs	r0, #3
 8003022:	e036      	b.n	8003092 <HAL_RCC_OscConfig+0x642>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003024:	f7fd fe50 	bl	8000cc8 <HAL_GetTick>
 8003028:	1b40      	subs	r0, r0, r5
 800302a:	280a      	cmp	r0, #10
 800302c:	d9c9      	bls.n	8002fc2 <HAL_RCC_OscConfig+0x572>
            return HAL_TIMEOUT;
 800302e:	2003      	movs	r0, #3
 8003030:	e02f      	b.n	8003092 <HAL_RCC_OscConfig+0x642>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003032:	f7fd fe49 	bl	8000cc8 <HAL_GetTick>
 8003036:	1b00      	subs	r0, r0, r4
 8003038:	280a      	cmp	r0, #10
 800303a:	d9ab      	bls.n	8002f94 <HAL_RCC_OscConfig+0x544>
            return HAL_TIMEOUT;
 800303c:	2003      	movs	r0, #3
 800303e:	e028      	b.n	8003092 <HAL_RCC_OscConfig+0x642>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003040:	2b01      	cmp	r3, #1
 8003042:	d029      	beq.n	8003098 <HAL_RCC_OscConfig+0x648>
        pll_config = RCC->PLLCFGR;
 8003044:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003048:	68db      	ldr	r3, [r3, #12]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 800304a:	f003 0103 	and.w	r1, r3, #3
 800304e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8003050:	4291      	cmp	r1, r2
 8003052:	d123      	bne.n	800309c <HAL_RCC_OscConfig+0x64c>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8003054:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003058:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800305a:	428a      	cmp	r2, r1
 800305c:	d120      	bne.n	80030a0 <HAL_RCC_OscConfig+0x650>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 800305e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003062:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8003064:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8003068:	d11c      	bne.n	80030a4 <HAL_RCC_OscConfig+0x654>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 800306a:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
 800306e:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8003070:	4293      	cmp	r3, r2
 8003072:	d119      	bne.n	80030a8 <HAL_RCC_OscConfig+0x658>
  return HAL_OK;
 8003074:	2000      	movs	r0, #0
 8003076:	e00c      	b.n	8003092 <HAL_RCC_OscConfig+0x642>
    return HAL_ERROR;
 8003078:	2001      	movs	r0, #1
}
 800307a:	4770      	bx	lr
        return HAL_ERROR;
 800307c:	2001      	movs	r0, #1
 800307e:	e008      	b.n	8003092 <HAL_RCC_OscConfig+0x642>
            return HAL_ERROR;
 8003080:	2001      	movs	r0, #1
 8003082:	e006      	b.n	8003092 <HAL_RCC_OscConfig+0x642>
        return HAL_ERROR;
 8003084:	2001      	movs	r0, #1
 8003086:	e004      	b.n	8003092 <HAL_RCC_OscConfig+0x642>
        return HAL_ERROR;
 8003088:	2001      	movs	r0, #1
 800308a:	e002      	b.n	8003092 <HAL_RCC_OscConfig+0x642>
          return HAL_ERROR;
 800308c:	2001      	movs	r0, #1
 800308e:	e000      	b.n	8003092 <HAL_RCC_OscConfig+0x642>
  return HAL_OK;
 8003090:	2000      	movs	r0, #0
}
 8003092:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  return HAL_OK;
 8003094:	2000      	movs	r0, #0
 8003096:	e7fc      	b.n	8003092 <HAL_RCC_OscConfig+0x642>
        return HAL_ERROR;
 8003098:	2001      	movs	r0, #1
 800309a:	e7fa      	b.n	8003092 <HAL_RCC_OscConfig+0x642>
          return HAL_ERROR;
 800309c:	2001      	movs	r0, #1
 800309e:	e7f8      	b.n	8003092 <HAL_RCC_OscConfig+0x642>
 80030a0:	2001      	movs	r0, #1
 80030a2:	e7f6      	b.n	8003092 <HAL_RCC_OscConfig+0x642>
 80030a4:	2001      	movs	r0, #1
 80030a6:	e7f4      	b.n	8003092 <HAL_RCC_OscConfig+0x642>
 80030a8:	2001      	movs	r0, #1
 80030aa:	e7f2      	b.n	8003092 <HAL_RCC_OscConfig+0x642>
 80030ac:	eefefffc 	.word	0xeefefffc
 80030b0:	11c1808c 	.word	0x11c1808c

080030b4 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 80030b4:	2800      	cmp	r0, #0
 80030b6:	f000 8127 	beq.w	8003308 <HAL_RCC_ClockConfig+0x254>
{
 80030ba:	b570      	push	{r4, r5, r6, lr}
 80030bc:	460c      	mov	r4, r1
 80030be:	4605      	mov	r5, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80030c0:	4b93      	ldr	r3, [pc, #588]	; (8003310 <HAL_RCC_ClockConfig+0x25c>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f003 0307 	and.w	r3, r3, #7
 80030c8:	428b      	cmp	r3, r1
 80030ca:	d32d      	bcc.n	8003128 <HAL_RCC_ClockConfig+0x74>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030cc:	682b      	ldr	r3, [r5, #0]
 80030ce:	f013 0f02 	tst.w	r3, #2
 80030d2:	d13f      	bne.n	8003154 <HAL_RCC_ClockConfig+0xa0>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 80030d4:	682b      	ldr	r3, [r5, #0]
 80030d6:	f013 0f20 	tst.w	r3, #32
 80030da:	d153      	bne.n	8003184 <HAL_RCC_ClockConfig+0xd0>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 80030dc:	682b      	ldr	r3, [r5, #0]
 80030de:	f013 0f40 	tst.w	r3, #64	; 0x40
 80030e2:	d16a      	bne.n	80031ba <HAL_RCC_ClockConfig+0x106>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030e4:	682b      	ldr	r3, [r5, #0]
 80030e6:	f013 0f04 	tst.w	r3, #4
 80030ea:	f040 8083 	bne.w	80031f4 <HAL_RCC_ClockConfig+0x140>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030ee:	682b      	ldr	r3, [r5, #0]
 80030f0:	f013 0f08 	tst.w	r3, #8
 80030f4:	f040 8097 	bne.w	8003226 <HAL_RCC_ClockConfig+0x172>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80030f8:	682b      	ldr	r3, [r5, #0]
 80030fa:	f013 0f01 	tst.w	r3, #1
 80030fe:	f000 80de 	beq.w	80032be <HAL_RCC_ClockConfig+0x20a>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003102:	686b      	ldr	r3, [r5, #4]
 8003104:	2b02      	cmp	r3, #2
 8003106:	f000 80a8 	beq.w	800325a <HAL_RCC_ClockConfig+0x1a6>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800310a:	2b03      	cmp	r3, #3
 800310c:	f000 80ad 	beq.w	800326a <HAL_RCC_ClockConfig+0x1b6>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003110:	2b00      	cmp	r3, #0
 8003112:	f040 80b2 	bne.w	800327a <HAL_RCC_ClockConfig+0x1c6>
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8003116:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800311a:	6812      	ldr	r2, [r2, #0]
 800311c:	f012 0f02 	tst.w	r2, #2
 8003120:	f040 80b1 	bne.w	8003286 <HAL_RCC_ClockConfig+0x1d2>
        return HAL_ERROR;
 8003124:	2001      	movs	r0, #1
 8003126:	e0ee      	b.n	8003306 <HAL_RCC_ClockConfig+0x252>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003128:	4a79      	ldr	r2, [pc, #484]	; (8003310 <HAL_RCC_ClockConfig+0x25c>)
 800312a:	6813      	ldr	r3, [r2, #0]
 800312c:	f023 0307 	bic.w	r3, r3, #7
 8003130:	430b      	orrs	r3, r1
 8003132:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8003134:	f7fd fdc8 	bl	8000cc8 <HAL_GetTick>
 8003138:	4606      	mov	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800313a:	4b75      	ldr	r3, [pc, #468]	; (8003310 <HAL_RCC_ClockConfig+0x25c>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f003 0307 	and.w	r3, r3, #7
 8003142:	42a3      	cmp	r3, r4
 8003144:	d0c2      	beq.n	80030cc <HAL_RCC_ClockConfig+0x18>
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003146:	f7fd fdbf 	bl	8000cc8 <HAL_GetTick>
 800314a:	1b80      	subs	r0, r0, r6
 800314c:	2802      	cmp	r0, #2
 800314e:	d9f4      	bls.n	800313a <HAL_RCC_ClockConfig+0x86>
        return HAL_TIMEOUT;
 8003150:	2003      	movs	r0, #3
 8003152:	e0d8      	b.n	8003306 <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8003154:	68ab      	ldr	r3, [r5, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8003156:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800315a:	688a      	ldr	r2, [r1, #8]
 800315c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003160:	4313      	orrs	r3, r2
 8003162:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8003164:	f7fd fdb0 	bl	8000cc8 <HAL_GetTick>
 8003168:	4606      	mov	r6, r0
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800316a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800316e:	689b      	ldr	r3, [r3, #8]
 8003170:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8003174:	d1ae      	bne.n	80030d4 <HAL_RCC_ClockConfig+0x20>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003176:	f7fd fda7 	bl	8000cc8 <HAL_GetTick>
 800317a:	1b80      	subs	r0, r0, r6
 800317c:	2802      	cmp	r0, #2
 800317e:	d9f4      	bls.n	800316a <HAL_RCC_ClockConfig+0xb6>
        return HAL_TIMEOUT;
 8003180:	2003      	movs	r0, #3
 8003182:	e0c0      	b.n	8003306 <HAL_RCC_ClockConfig+0x252>
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8003184:	696b      	ldr	r3, [r5, #20]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8003186:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800318a:	f8d1 2108 	ldr.w	r2, [r1, #264]	; 0x108
 800318e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003192:	4313      	orrs	r3, r2
 8003194:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
    tickstart = HAL_GetTick();
 8003198:	f7fd fd96 	bl	8000cc8 <HAL_GetTick>
 800319c:	4606      	mov	r6, r0
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 800319e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80031a2:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80031a6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80031aa:	d197      	bne.n	80030dc <HAL_RCC_ClockConfig+0x28>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80031ac:	f7fd fd8c 	bl	8000cc8 <HAL_GetTick>
 80031b0:	1b80      	subs	r0, r0, r6
 80031b2:	2802      	cmp	r0, #2
 80031b4:	d9f3      	bls.n	800319e <HAL_RCC_ClockConfig+0xea>
        return HAL_TIMEOUT;
 80031b6:	2003      	movs	r0, #3
 80031b8:	e0a5      	b.n	8003306 <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 80031ba:	69a9      	ldr	r1, [r5, #24]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 80031bc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80031c0:	f8d2 3108 	ldr.w	r3, [r2, #264]	; 0x108
 80031c4:	f023 030f 	bic.w	r3, r3, #15
 80031c8:	ea43 1311 	orr.w	r3, r3, r1, lsr #4
 80031cc:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
    tickstart = HAL_GetTick();
 80031d0:	f7fd fd7a 	bl	8000cc8 <HAL_GetTick>
 80031d4:	4606      	mov	r6, r0
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 80031d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80031da:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80031de:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80031e2:	f47f af7f 	bne.w	80030e4 <HAL_RCC_ClockConfig+0x30>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80031e6:	f7fd fd6f 	bl	8000cc8 <HAL_GetTick>
 80031ea:	1b80      	subs	r0, r0, r6
 80031ec:	2802      	cmp	r0, #2
 80031ee:	d9f2      	bls.n	80031d6 <HAL_RCC_ClockConfig+0x122>
        return HAL_TIMEOUT;
 80031f0:	2003      	movs	r0, #3
 80031f2:	e088      	b.n	8003306 <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 80031f4:	68eb      	ldr	r3, [r5, #12]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80031f6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80031fa:	688a      	ldr	r2, [r1, #8]
 80031fc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003200:	4313      	orrs	r3, r2
 8003202:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8003204:	f7fd fd60 	bl	8000cc8 <HAL_GetTick>
 8003208:	4606      	mov	r6, r0
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800320a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800320e:	689b      	ldr	r3, [r3, #8]
 8003210:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8003214:	f47f af6b 	bne.w	80030ee <HAL_RCC_ClockConfig+0x3a>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003218:	f7fd fd56 	bl	8000cc8 <HAL_GetTick>
 800321c:	1b80      	subs	r0, r0, r6
 800321e:	2802      	cmp	r0, #2
 8003220:	d9f3      	bls.n	800320a <HAL_RCC_ClockConfig+0x156>
        return HAL_TIMEOUT;
 8003222:	2003      	movs	r0, #3
 8003224:	e06f      	b.n	8003306 <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8003226:	6929      	ldr	r1, [r5, #16]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8003228:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800322c:	6893      	ldr	r3, [r2, #8]
 800322e:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8003232:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8003236:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8003238:	f7fd fd46 	bl	8000cc8 <HAL_GetTick>
 800323c:	4606      	mov	r6, r0
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800323e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003242:	689b      	ldr	r3, [r3, #8]
 8003244:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8003248:	f47f af56 	bne.w	80030f8 <HAL_RCC_ClockConfig+0x44>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800324c:	f7fd fd3c 	bl	8000cc8 <HAL_GetTick>
 8003250:	1b80      	subs	r0, r0, r6
 8003252:	2802      	cmp	r0, #2
 8003254:	d9f3      	bls.n	800323e <HAL_RCC_ClockConfig+0x18a>
        return HAL_TIMEOUT;
 8003256:	2003      	movs	r0, #3
 8003258:	e055      	b.n	8003306 <HAL_RCC_ClockConfig+0x252>
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800325a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800325e:	6812      	ldr	r2, [r2, #0]
 8003260:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8003264:	d10f      	bne.n	8003286 <HAL_RCC_ClockConfig+0x1d2>
        return HAL_ERROR;
 8003266:	2001      	movs	r0, #1
 8003268:	e04d      	b.n	8003306 <HAL_RCC_ClockConfig+0x252>
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800326a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800326e:	6812      	ldr	r2, [r2, #0]
 8003270:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8003274:	d107      	bne.n	8003286 <HAL_RCC_ClockConfig+0x1d2>
        return HAL_ERROR;
 8003276:	2001      	movs	r0, #1
 8003278:	e045      	b.n	8003306 <HAL_RCC_ClockConfig+0x252>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800327a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800327e:	6812      	ldr	r2, [r2, #0]
 8003280:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8003284:	d042      	beq.n	800330c <HAL_RCC_ClockConfig+0x258>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8003286:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800328a:	688a      	ldr	r2, [r1, #8]
 800328c:	f022 0203 	bic.w	r2, r2, #3
 8003290:	4313      	orrs	r3, r2
 8003292:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8003294:	f7fd fd18 	bl	8000cc8 <HAL_GetTick>
 8003298:	4606      	mov	r6, r0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800329a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800329e:	689b      	ldr	r3, [r3, #8]
 80032a0:	f003 030c 	and.w	r3, r3, #12
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032a4:	686a      	ldr	r2, [r5, #4]
 80032a6:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80032aa:	d008      	beq.n	80032be <HAL_RCC_ClockConfig+0x20a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032ac:	f7fd fd0c 	bl	8000cc8 <HAL_GetTick>
 80032b0:	1b80      	subs	r0, r0, r6
 80032b2:	f241 3388 	movw	r3, #5000	; 0x1388
 80032b6:	4298      	cmp	r0, r3
 80032b8:	d9ef      	bls.n	800329a <HAL_RCC_ClockConfig+0x1e6>
        return HAL_TIMEOUT;
 80032ba:	2003      	movs	r0, #3
 80032bc:	e023      	b.n	8003306 <HAL_RCC_ClockConfig+0x252>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80032be:	4b14      	ldr	r3, [pc, #80]	; (8003310 <HAL_RCC_ClockConfig+0x25c>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f003 0307 	and.w	r3, r3, #7
 80032c6:	42a3      	cmp	r3, r4
 80032c8:	d915      	bls.n	80032f6 <HAL_RCC_ClockConfig+0x242>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032ca:	4a11      	ldr	r2, [pc, #68]	; (8003310 <HAL_RCC_ClockConfig+0x25c>)
 80032cc:	6813      	ldr	r3, [r2, #0]
 80032ce:	f023 0307 	bic.w	r3, r3, #7
 80032d2:	4323      	orrs	r3, r4
 80032d4:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80032d6:	f7fd fcf7 	bl	8000cc8 <HAL_GetTick>
 80032da:	4605      	mov	r5, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80032dc:	4b0c      	ldr	r3, [pc, #48]	; (8003310 <HAL_RCC_ClockConfig+0x25c>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f003 0307 	and.w	r3, r3, #7
 80032e4:	42a3      	cmp	r3, r4
 80032e6:	d006      	beq.n	80032f6 <HAL_RCC_ClockConfig+0x242>
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80032e8:	f7fd fcee 	bl	8000cc8 <HAL_GetTick>
 80032ec:	1b40      	subs	r0, r0, r5
 80032ee:	2802      	cmp	r0, #2
 80032f0:	d9f4      	bls.n	80032dc <HAL_RCC_ClockConfig+0x228>
        return HAL_TIMEOUT;
 80032f2:	2003      	movs	r0, #3
 80032f4:	e007      	b.n	8003306 <HAL_RCC_ClockConfig+0x252>
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80032f6:	f7ff fb9b 	bl	8002a30 <HAL_RCC_GetHCLKFreq>
 80032fa:	4b06      	ldr	r3, [pc, #24]	; (8003314 <HAL_RCC_ClockConfig+0x260>)
 80032fc:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 80032fe:	4b06      	ldr	r3, [pc, #24]	; (8003318 <HAL_RCC_ClockConfig+0x264>)
 8003300:	6818      	ldr	r0, [r3, #0]
 8003302:	f7fd fcdf 	bl	8000cc4 <HAL_InitTick>
}
 8003306:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8003308:	2001      	movs	r0, #1
}
 800330a:	4770      	bx	lr
        return HAL_ERROR;
 800330c:	2001      	movs	r0, #1
 800330e:	e7fa      	b.n	8003306 <HAL_RCC_ClockConfig+0x252>
 8003310:	58004000 	.word	0x58004000
 8003314:	20000004 	.word	0x20000004
 8003318:	20000008 	.word	0x20000008

0800331c <HAL_RCC_GetPCLK1Freq>:
{
 800331c:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800331e:	f7ff fb87 	bl	8002a30 <HAL_RCC_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8003322:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003326:	689b      	ldr	r3, [r3, #8]
 8003328:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800332c:	4a02      	ldr	r2, [pc, #8]	; (8003338 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800332e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8003332:	40d8      	lsrs	r0, r3
 8003334:	bd08      	pop	{r3, pc}
 8003336:	bf00      	nop
 8003338:	08008ac0 	.word	0x08008ac0

0800333c <HAL_RCC_GetPCLK2Freq>:
{
 800333c:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 800333e:	f7ff fb77 	bl	8002a30 <HAL_RCC_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8003342:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003346:	689b      	ldr	r3, [r3, #8]
 8003348:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800334c:	4a02      	ldr	r2, [pc, #8]	; (8003358 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800334e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8003352:	40d8      	lsrs	r0, r3
 8003354:	bd08      	pop	{r3, pc}
 8003356:	bf00      	nop
 8003358:	08008ac0 	.word	0x08008ac0

0800335c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800335c:	b570      	push	{r4, r5, r6, lr}
 800335e:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003360:	6803      	ldr	r3, [r0, #0]
 8003362:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8003366:	f040 80ab 	bne.w	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x164>
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800336a:	2500      	movs	r5, #0
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800336c:	6823      	ldr	r3, [r4, #0]
 800336e:	f013 0f01 	tst.w	r3, #1
 8003372:	d00a      	beq.n	800338a <HAL_RCCEx_PeriphCLKConfig+0x2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003374:	6862      	ldr	r2, [r4, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 8003376:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800337a:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800337e:	ea23 4312 	bic.w	r3, r3, r2, lsr #16
 8003382:	b292      	uxth	r2, r2
 8003384:	4313      	orrs	r3, r2
 8003386:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800338a:	6823      	ldr	r3, [r4, #0]
 800338c:	f013 0f02 	tst.w	r3, #2
 8003390:	d00a      	beq.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0x4c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003392:	68a2      	ldr	r2, [r4, #8]
 8003394:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003398:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800339c:	ea23 4312 	bic.w	r3, r3, r2, lsr #16
 80033a0:	b292      	uxth	r2, r2
 80033a2:	4313      	orrs	r3, r2
 80033a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80033a8:	6823      	ldr	r3, [r4, #0]
 80033aa:	f013 0f20 	tst.w	r3, #32
 80033ae:	d009      	beq.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80033b0:	6923      	ldr	r3, [r4, #16]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 80033b2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80033b6:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80033ba:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80033be:	4313      	orrs	r3, r2
 80033c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80033c4:	6823      	ldr	r3, [r4, #0]
 80033c6:	f413 7f00 	tst.w	r3, #512	; 0x200
 80033ca:	d00c      	beq.n	80033e6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80033cc:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 80033ce:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80033d2:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80033d6:	0c02      	lsrs	r2, r0, #16
 80033d8:	0412      	lsls	r2, r2, #16
 80033da:	ea23 0302 	bic.w	r3, r3, r2
 80033de:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80033e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80033e6:	6823      	ldr	r3, [r4, #0]
 80033e8:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80033ec:	d00c      	beq.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0xac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80033ee:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80033f0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80033f4:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80033f8:	0c02      	lsrs	r2, r0, #16
 80033fa:	0412      	lsls	r2, r2, #16
 80033fc:	ea23 0302 	bic.w	r3, r3, r2
 8003400:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8003404:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8003408:	6823      	ldr	r3, [r4, #0]
 800340a:	f413 6f00 	tst.w	r3, #2048	; 0x800
 800340e:	d00c      	beq.n	800342a <HAL_RCCEx_PeriphCLKConfig+0xce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8003410:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8003412:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003416:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800341a:	0c02      	lsrs	r2, r0, #16
 800341c:	0412      	lsls	r2, r2, #16
 800341e:	ea23 0302 	bic.w	r3, r3, r2
 8003422:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8003426:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800342a:	6823      	ldr	r3, [r4, #0]
 800342c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003430:	f040 809e 	bne.w	8003570 <HAL_RCCEx_PeriphCLKConfig+0x214>
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003434:	6823      	ldr	r3, [r4, #0]
 8003436:	f013 0f80 	tst.w	r3, #128	; 0x80
 800343a:	f040 80aa 	bne.w	8003592 <HAL_RCCEx_PeriphCLKConfig+0x236>
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800343e:	6823      	ldr	r3, [r4, #0]
 8003440:	f413 7f80 	tst.w	r3, #256	; 0x100
 8003444:	f040 80b6 	bne.w	80035b4 <HAL_RCCEx_PeriphCLKConfig+0x258>
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 8003448:	6823      	ldr	r3, [r4, #0]
 800344a:	f013 0f10 	tst.w	r3, #16
 800344e:	d00e      	beq.n	800346e <HAL_RCCEx_PeriphCLKConfig+0x112>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8003450:	68e3      	ldr	r3, [r4, #12]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 8003452:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003456:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800345a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800345e:	4313      	orrs	r3, r2
 8003460:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8003464:	68e3      	ldr	r3, [r4, #12]
 8003466:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800346a:	f000 80b4 	beq.w	80035d6 <HAL_RCCEx_PeriphCLKConfig+0x27a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800346e:	6823      	ldr	r3, [r4, #0]
 8003470:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8003474:	d00f      	beq.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003476:	6b23      	ldr	r3, [r4, #48]	; 0x30
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8003478:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800347c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003480:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 8003484:	4313      	orrs	r3, r2
 8003486:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800348a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800348c:	b91b      	cbnz	r3, 8003496 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800348e:	68cb      	ldr	r3, [r1, #12]
 8003490:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003494:	60cb      	str	r3, [r1, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003496:	6823      	ldr	r3, [r4, #0]
 8003498:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 800349c:	d00e      	beq.n	80034bc <HAL_RCCEx_PeriphCLKConfig+0x160>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800349e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 80034a0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80034a4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80034a8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80034ac:	4313      	orrs	r3, r2
 80034ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80034b2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80034b4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80034b8:	f000 8092 	beq.w	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x284>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
    }
  }

  return status;
}
 80034bc:	4628      	mov	r0, r5
 80034be:	bd70      	pop	{r4, r5, r6, pc}
    HAL_PWR_EnableBkUpAccess();
 80034c0:	f7ff f92c 	bl	800271c <HAL_PWR_EnableBkUpAccess>
    tickstart = HAL_GetTick();
 80034c4:	f7fd fc00 	bl	8000cc8 <HAL_GetTick>
 80034c8:	4605      	mov	r5, r0
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 80034ca:	4b48      	ldr	r3, [pc, #288]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f413 7f80 	tst.w	r3, #256	; 0x100
 80034d2:	d106      	bne.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0x186>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034d4:	f7fd fbf8 	bl	8000cc8 <HAL_GetTick>
 80034d8:	1b40      	subs	r0, r0, r5
 80034da:	2802      	cmp	r0, #2
 80034dc:	d9f5      	bls.n	80034ca <HAL_RCCEx_PeriphCLKConfig+0x16e>
        ret = HAL_TIMEOUT;
 80034de:	2503      	movs	r5, #3
 80034e0:	e000      	b.n	80034e4 <HAL_RCCEx_PeriphCLKConfig+0x188>
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 80034e2:	2500      	movs	r5, #0
    if (ret == HAL_OK)
 80034e4:	2d00      	cmp	r5, #0
 80034e6:	f47f af41 	bne.w	800336c <HAL_RCCEx_PeriphCLKConfig+0x10>
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 80034ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80034ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 80034f6:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80034f8:	429a      	cmp	r2, r3
 80034fa:	d024      	beq.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80034fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003500:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003504:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8003508:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 800350c:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8003510:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8003514:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8003518:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 800351c:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
        RCC->BDCR = tmpregister;
 8003520:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 8003524:	f012 0f02 	tst.w	r2, #2
 8003528:	d10f      	bne.n	800354a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
      if (ret == HAL_OK)
 800352a:	2d00      	cmp	r5, #0
 800352c:	f47f af1e 	bne.w	800336c <HAL_RCCEx_PeriphCLKConfig+0x10>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003530:	6b63      	ldr	r3, [r4, #52]	; 0x34
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8003532:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003536:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800353a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800353e:	4313      	orrs	r3, r2
 8003540:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8003544:	e712      	b.n	800336c <HAL_RCCEx_PeriphCLKConfig+0x10>
  uint32_t tmpregister = 0;
 8003546:	2200      	movs	r2, #0
 8003548:	e7ec      	b.n	8003524 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
        tickstart = HAL_GetTick();
 800354a:	f7fd fbbd 	bl	8000cc8 <HAL_GetTick>
 800354e:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8003550:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003554:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003558:	f013 0f02 	tst.w	r3, #2
 800355c:	d1e5      	bne.n	800352a <HAL_RCCEx_PeriphCLKConfig+0x1ce>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800355e:	f7fd fbb3 	bl	8000cc8 <HAL_GetTick>
 8003562:	1b80      	subs	r0, r0, r6
 8003564:	f241 3388 	movw	r3, #5000	; 0x1388
 8003568:	4298      	cmp	r0, r3
 800356a:	d9f1      	bls.n	8003550 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
            ret = HAL_TIMEOUT;
 800356c:	2503      	movs	r5, #3
 800356e:	e7dc      	b.n	800352a <HAL_RCCEx_PeriphCLKConfig+0x1ce>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003570:	6963      	ldr	r3, [r4, #20]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8003572:	f04f 40b0 	mov.w	r0, #1476395008	; 0x58000000
 8003576:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 800357a:	0919      	lsrs	r1, r3, #4
 800357c:	f401 217f 	and.w	r1, r1, #1044480	; 0xff000
 8003580:	ea22 0201 	bic.w	r2, r2, r1
 8003584:	011b      	lsls	r3, r3, #4
 8003586:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 800358a:	4313      	orrs	r3, r2
 800358c:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
}
 8003590:	e750      	b.n	8003434 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003592:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8003594:	f04f 40b0 	mov.w	r0, #1476395008	; 0x58000000
 8003598:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 800359c:	0919      	lsrs	r1, r3, #4
 800359e:	f401 217f 	and.w	r1, r1, #1044480	; 0xff000
 80035a2:	ea22 0201 	bic.w	r2, r2, r1
 80035a6:	011b      	lsls	r3, r3, #4
 80035a8:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 80035ac:	4313      	orrs	r3, r2
 80035ae:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
}
 80035b2:	e744      	b.n	800343e <HAL_RCCEx_PeriphCLKConfig+0xe2>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80035b4:	69e3      	ldr	r3, [r4, #28]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 80035b6:	f04f 40b0 	mov.w	r0, #1476395008	; 0x58000000
 80035ba:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 80035be:	0919      	lsrs	r1, r3, #4
 80035c0:	f401 217f 	and.w	r1, r1, #1044480	; 0xff000
 80035c4:	ea22 0201 	bic.w	r2, r2, r1
 80035c8:	011b      	lsls	r3, r3, #4
 80035ca:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 80035ce:	4313      	orrs	r3, r2
 80035d0:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
}
 80035d4:	e738      	b.n	8003448 <HAL_RCCEx_PeriphCLKConfig+0xec>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 80035d6:	68cb      	ldr	r3, [r1, #12]
 80035d8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80035dc:	60cb      	str	r3, [r1, #12]
 80035de:	e746      	b.n	800346e <HAL_RCCEx_PeriphCLKConfig+0x112>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80035e0:	68cb      	ldr	r3, [r1, #12]
 80035e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035e6:	60cb      	str	r3, [r1, #12]
 80035e8:	e768      	b.n	80034bc <HAL_RCCEx_PeriphCLKConfig+0x160>
 80035ea:	bf00      	nop
 80035ec:	58000400 	.word	0x58000400

080035f0 <HAL_RTC_DeactivateAlarm>:
{
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80035f0:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 80035f4:	2b01      	cmp	r3, #1
 80035f6:	d036      	beq.n	8003666 <HAL_RTC_DeactivateAlarm+0x76>
 80035f8:	2301      	movs	r3, #1
 80035fa:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80035fe:	2302      	movs	r3, #2
 8003600:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003604:	4b19      	ldr	r3, [pc, #100]	; (800366c <HAL_RTC_DeactivateAlarm+0x7c>)
 8003606:	22ca      	movs	r2, #202	; 0xca
 8003608:	625a      	str	r2, [r3, #36]	; 0x24
 800360a:	2253      	movs	r2, #83	; 0x53
 800360c:	625a      	str	r2, [r3, #36]	; 0x24

  if (Alarm == RTC_ALARM_A)
 800360e:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8003612:	d019      	beq.n	8003648 <HAL_RTC_DeactivateAlarm+0x58>
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
  }
  else
  {
    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8003614:	4b15      	ldr	r3, [pc, #84]	; (800366c <HAL_RTC_DeactivateAlarm+0x7c>)
 8003616:	699a      	ldr	r2, [r3, #24]
 8003618:	f422 5208 	bic.w	r2, r2, #8704	; 0x2200
 800361c:	619a      	str	r2, [r3, #24]

    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 800361e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003620:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003624:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 8003626:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8003628:	f022 0202 	bic.w	r2, r2, #2
 800362c:	6302      	str	r2, [r0, #48]	; 0x30

    /* Clear AlarmB flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 800362e:	2202      	movs	r2, #2
 8003630:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003632:	4b0e      	ldr	r3, [pc, #56]	; (800366c <HAL_RTC_DeactivateAlarm+0x7c>)
 8003634:	22ff      	movs	r2, #255	; 0xff
 8003636:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8003638:	2301      	movs	r3, #1
 800363a:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800363e:	2300      	movs	r3, #0
 8003640:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c

  return HAL_OK;
 8003644:	4618      	mov	r0, r3
 8003646:	4770      	bx	lr
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8003648:	699a      	ldr	r2, [r3, #24]
 800364a:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 800364e:	619a      	str	r2, [r3, #24]
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 8003650:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003652:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003656:	645a      	str	r2, [r3, #68]	; 0x44
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8003658:	6b02      	ldr	r2, [r0, #48]	; 0x30
 800365a:	f022 0201 	bic.w	r2, r2, #1
 800365e:	6302      	str	r2, [r0, #48]	; 0x30
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8003660:	2201      	movs	r2, #1
 8003662:	65da      	str	r2, [r3, #92]	; 0x5c
 8003664:	e7e5      	b.n	8003632 <HAL_RTC_DeactivateAlarm+0x42>
  __HAL_LOCK(hrtc);
 8003666:	2002      	movs	r0, #2
}
 8003668:	4770      	bx	lr
 800366a:	bf00      	nop
 800366c:	40002800 	.word	0x40002800

08003670 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8003670:	b538      	push	{r3, r4, r5, lr}
 8003672:	4604      	mov	r4, r0
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 8003674:	4b0d      	ldr	r3, [pc, #52]	; (80036ac <HAL_RTC_AlarmIRQHandler+0x3c>)
 8003676:	6d5d      	ldr	r5, [r3, #84]	; 0x54
 8003678:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800367a:	401d      	ands	r5, r3

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 800367c:	f015 0f01 	tst.w	r5, #1
 8003680:	d106      	bne.n	8003690 <HAL_RTC_AlarmIRQHandler+0x20>
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 8003682:	f015 0f02 	tst.w	r5, #2
 8003686:	d109      	bne.n	800369c <HAL_RTC_AlarmIRQHandler+0x2c>
    HAL_RTCEx_AlarmBEventCallback(hrtc);
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8003688:	2301      	movs	r3, #1
 800368a:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
}
 800368e:	bd38      	pop	{r3, r4, r5, pc}
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8003690:	4b06      	ldr	r3, [pc, #24]	; (80036ac <HAL_RTC_AlarmIRQHandler+0x3c>)
 8003692:	2201      	movs	r2, #1
 8003694:	65da      	str	r2, [r3, #92]	; 0x5c
    HAL_RTC_AlarmAEventCallback(hrtc);
 8003696:	f7fd fca9 	bl	8000fec <HAL_RTC_AlarmAEventCallback>
 800369a:	e7f2      	b.n	8003682 <HAL_RTC_AlarmIRQHandler+0x12>
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 800369c:	4b03      	ldr	r3, [pc, #12]	; (80036ac <HAL_RTC_AlarmIRQHandler+0x3c>)
 800369e:	2202      	movs	r2, #2
 80036a0:	65da      	str	r2, [r3, #92]	; 0x5c
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 80036a2:	4620      	mov	r0, r4
 80036a4:	f000 f9ee 	bl	8003a84 <HAL_RTCEx_AlarmBEventCallback>
 80036a8:	e7ee      	b.n	8003688 <HAL_RTC_AlarmIRQHandler+0x18>
 80036aa:	bf00      	nop
 80036ac:	40002800 	.word	0x40002800

080036b0 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80036b0:	b510      	push	{r4, lr}
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 80036b2:	4a0b      	ldr	r2, [pc, #44]	; (80036e0 <HAL_RTC_WaitForSynchro+0x30>)
 80036b4:	68d3      	ldr	r3, [r2, #12]
 80036b6:	f023 0320 	bic.w	r3, r3, #32
 80036ba:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 80036bc:	f7fd fb04 	bl	8000cc8 <HAL_GetTick>
 80036c0:	4604      	mov	r4, r0

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 80036c2:	4b07      	ldr	r3, [pc, #28]	; (80036e0 <HAL_RTC_WaitForSynchro+0x30>)
 80036c4:	68db      	ldr	r3, [r3, #12]
 80036c6:	f013 0f20 	tst.w	r3, #32
 80036ca:	d107      	bne.n	80036dc <HAL_RTC_WaitForSynchro+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80036cc:	f7fd fafc 	bl	8000cc8 <HAL_GetTick>
 80036d0:	1b00      	subs	r0, r0, r4
 80036d2:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80036d6:	d9f4      	bls.n	80036c2 <HAL_RTC_WaitForSynchro+0x12>
    {
      return HAL_TIMEOUT;
 80036d8:	2003      	movs	r0, #3
 80036da:	e000      	b.n	80036de <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 80036dc:	2000      	movs	r0, #0
}
 80036de:	bd10      	pop	{r4, pc}
 80036e0:	40002800 	.word	0x40002800

080036e4 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80036e4:	b570      	push	{r4, r5, r6, lr}
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 80036e6:	4b11      	ldr	r3, [pc, #68]	; (800372c <RTC_EnterInitMode+0x48>)
 80036e8:	68db      	ldr	r3, [r3, #12]
 80036ea:	f013 0f40 	tst.w	r3, #64	; 0x40
 80036ee:	d002      	beq.n	80036f6 <RTC_EnterInitMode+0x12>
  HAL_StatusTypeDef status = HAL_OK;
 80036f0:	2400      	movs	r4, #0
      }
    }
  }

  return status;
}
 80036f2:	4620      	mov	r0, r4
 80036f4:	bd70      	pop	{r4, r5, r6, pc}
 80036f6:	4606      	mov	r6, r0
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80036f8:	4a0c      	ldr	r2, [pc, #48]	; (800372c <RTC_EnterInitMode+0x48>)
 80036fa:	68d3      	ldr	r3, [r2, #12]
 80036fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003700:	60d3      	str	r3, [r2, #12]
    tickstart = HAL_GetTick();
 8003702:	f7fd fae1 	bl	8000cc8 <HAL_GetTick>
 8003706:	4605      	mov	r5, r0
  HAL_StatusTypeDef status = HAL_OK;
 8003708:	2400      	movs	r4, #0
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800370a:	4b08      	ldr	r3, [pc, #32]	; (800372c <RTC_EnterInitMode+0x48>)
 800370c:	68db      	ldr	r3, [r3, #12]
 800370e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003712:	d1ee      	bne.n	80036f2 <RTC_EnterInitMode+0xe>
 8003714:	2c03      	cmp	r4, #3
 8003716:	d0ec      	beq.n	80036f2 <RTC_EnterInitMode+0xe>
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8003718:	f7fd fad6 	bl	8000cc8 <HAL_GetTick>
 800371c:	1b43      	subs	r3, r0, r5
 800371e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003722:	d9f2      	bls.n	800370a <RTC_EnterInitMode+0x26>
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003724:	2403      	movs	r4, #3
 8003726:	f886 402d 	strb.w	r4, [r6, #45]	; 0x2d
 800372a:	e7ee      	b.n	800370a <RTC_EnterInitMode+0x26>
 800372c:	40002800 	.word	0x40002800

08003730 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003730:	b510      	push	{r4, lr}
 8003732:	4604      	mov	r4, r0
  HAL_StatusTypeDef status = HAL_OK;

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8003734:	4b11      	ldr	r3, [pc, #68]	; (800377c <RTC_ExitInitMode+0x4c>)
 8003736:	68da      	ldr	r2, [r3, #12]
 8003738:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800373c:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800373e:	699b      	ldr	r3, [r3, #24]
 8003740:	f013 0f20 	tst.w	r3, #32
 8003744:	d107      	bne.n	8003756 <RTC_ExitInitMode+0x26>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003746:	f7ff ffb3 	bl	80036b0 <HAL_RTC_WaitForSynchro>
 800374a:	4603      	mov	r3, r0
 800374c:	b1a0      	cbz	r0, 8003778 <RTC_ExitInitMode+0x48>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800374e:	2303      	movs	r3, #3
 8003750:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
      status = HAL_TIMEOUT;
 8003754:	e010      	b.n	8003778 <RTC_ExitInitMode+0x48>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8003756:	4a09      	ldr	r2, [pc, #36]	; (800377c <RTC_ExitInitMode+0x4c>)
 8003758:	6993      	ldr	r3, [r2, #24]
 800375a:	f023 0320 	bic.w	r3, r3, #32
 800375e:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003760:	f7ff ffa6 	bl	80036b0 <HAL_RTC_WaitForSynchro>
 8003764:	4603      	mov	r3, r0
 8003766:	b110      	cbz	r0, 800376e <RTC_ExitInitMode+0x3e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003768:	2303      	movs	r3, #3
 800376a:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
      status = HAL_TIMEOUT;
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800376e:	4903      	ldr	r1, [pc, #12]	; (800377c <RTC_ExitInitMode+0x4c>)
 8003770:	698a      	ldr	r2, [r1, #24]
 8003772:	f042 0220 	orr.w	r2, r2, #32
 8003776:	618a      	str	r2, [r1, #24]
  }

  return status;
}
 8003778:	4618      	mov	r0, r3
 800377a:	bd10      	pop	{r4, pc}
 800377c:	40002800 	.word	0x40002800

08003780 <HAL_RTC_Init>:
  if (hrtc != NULL)
 8003780:	2800      	cmp	r0, #0
 8003782:	d052      	beq.n	800382a <HAL_RTC_Init+0xaa>
{
 8003784:	b538      	push	{r3, r4, r5, lr}
 8003786:	4604      	mov	r4, r0
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8003788:	f890 302d 	ldrb.w	r3, [r0, #45]	; 0x2d
 800378c:	b163      	cbz	r3, 80037a8 <HAL_RTC_Init+0x28>
    hrtc->State = HAL_RTC_STATE_BUSY;
 800378e:	2302      	movs	r3, #2
 8003790:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8003794:	4b26      	ldr	r3, [pc, #152]	; (8003830 <HAL_RTC_Init+0xb0>)
 8003796:	68db      	ldr	r3, [r3, #12]
 8003798:	f013 0f10 	tst.w	r3, #16
 800379c:	d009      	beq.n	80037b2 <HAL_RTC_Init+0x32>
      status = HAL_OK;
 800379e:	2000      	movs	r0, #0
      hrtc->State = HAL_RTC_STATE_READY;
 80037a0:	2301      	movs	r3, #1
 80037a2:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
}
 80037a6:	bd38      	pop	{r3, r4, r5, pc}
      hrtc->Lock = HAL_UNLOCKED;
 80037a8:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c
      HAL_RTC_MspInit(hrtc);
 80037ac:	f7fd f96c 	bl	8000a88 <HAL_RTC_MspInit>
 80037b0:	e7ed      	b.n	800378e <HAL_RTC_Init+0xe>
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80037b2:	4b1f      	ldr	r3, [pc, #124]	; (8003830 <HAL_RTC_Init+0xb0>)
 80037b4:	22ca      	movs	r2, #202	; 0xca
 80037b6:	625a      	str	r2, [r3, #36]	; 0x24
 80037b8:	2253      	movs	r2, #83	; 0x53
 80037ba:	625a      	str	r2, [r3, #36]	; 0x24
      status = RTC_EnterInitMode(hrtc);
 80037bc:	4620      	mov	r0, r4
 80037be:	f7ff ff91 	bl	80036e4 <RTC_EnterInitMode>
      if (status == HAL_OK)
 80037c2:	b128      	cbz	r0, 80037d0 <HAL_RTC_Init+0x50>
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80037c4:	4b1a      	ldr	r3, [pc, #104]	; (8003830 <HAL_RTC_Init+0xb0>)
 80037c6:	22ff      	movs	r2, #255	; 0xff
 80037c8:	625a      	str	r2, [r3, #36]	; 0x24
    if (status == HAL_OK)
 80037ca:	2800      	cmp	r0, #0
 80037cc:	d1eb      	bne.n	80037a6 <HAL_RTC_Init+0x26>
 80037ce:	e7e7      	b.n	80037a0 <HAL_RTC_Init+0x20>
        CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 80037d0:	4b17      	ldr	r3, [pc, #92]	; (8003830 <HAL_RTC_Init+0xb0>)
 80037d2:	699a      	ldr	r2, [r3, #24]
 80037d4:	f022 628e 	bic.w	r2, r2, #74448896	; 0x4700000
 80037d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80037dc:	619a      	str	r2, [r3, #24]
        SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 80037de:	6999      	ldr	r1, [r3, #24]
 80037e0:	6862      	ldr	r2, [r4, #4]
 80037e2:	6920      	ldr	r0, [r4, #16]
 80037e4:	4302      	orrs	r2, r0
 80037e6:	69a0      	ldr	r0, [r4, #24]
 80037e8:	4302      	orrs	r2, r0
 80037ea:	430a      	orrs	r2, r1
 80037ec:	619a      	str	r2, [r3, #24]
        WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 80037ee:	68e2      	ldr	r2, [r4, #12]
 80037f0:	68a1      	ldr	r1, [r4, #8]
 80037f2:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80037f6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 80037f8:	68da      	ldr	r2, [r3, #12]
 80037fa:	f422 52f8 	bic.w	r2, r2, #7936	; 0x1f00
 80037fe:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003800:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8003802:	4301      	orrs	r1, r0
 8003804:	430a      	orrs	r2, r1
 8003806:	60da      	str	r2, [r3, #12]
        status = RTC_ExitInitMode(hrtc);
 8003808:	4620      	mov	r0, r4
 800380a:	f7ff ff91 	bl	8003730 <RTC_ExitInitMode>
        if (status == HAL_OK)
 800380e:	2800      	cmp	r0, #0
 8003810:	d1d8      	bne.n	80037c4 <HAL_RTC_Init+0x44>
          MODIFY_REG(RTC->CR, \
 8003812:	4907      	ldr	r1, [pc, #28]	; (8003830 <HAL_RTC_Init+0xb0>)
 8003814:	698b      	ldr	r3, [r1, #24]
 8003816:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 800381a:	6a22      	ldr	r2, [r4, #32]
 800381c:	69e5      	ldr	r5, [r4, #28]
 800381e:	432a      	orrs	r2, r5
 8003820:	6965      	ldr	r5, [r4, #20]
 8003822:	432a      	orrs	r2, r5
 8003824:	4313      	orrs	r3, r2
 8003826:	618b      	str	r3, [r1, #24]
 8003828:	e7cc      	b.n	80037c4 <HAL_RTC_Init+0x44>
  HAL_StatusTypeDef status = HAL_ERROR;
 800382a:	2001      	movs	r0, #1
}
 800382c:	4770      	bx	lr
 800382e:	bf00      	nop
 8003830:	40002800 	.word	0x40002800

08003834 <RTC_ByteToBcd2>:
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0U;
 8003834:	2300      	movs	r3, #0
  uint8_t tmp_Value = Value;

  while (tmp_Value >= 10U)
 8003836:	e002      	b.n	800383e <RTC_ByteToBcd2+0xa>
  {
    bcdhigh++;
 8003838:	3301      	adds	r3, #1
    tmp_Value -= 10U;
 800383a:	380a      	subs	r0, #10
 800383c:	b2c0      	uxtb	r0, r0
  while (tmp_Value >= 10U)
 800383e:	2809      	cmp	r0, #9
 8003840:	d8fa      	bhi.n	8003838 <RTC_ByteToBcd2+0x4>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 8003842:	011b      	lsls	r3, r3, #4
 8003844:	b2db      	uxtb	r3, r3
}
 8003846:	4318      	orrs	r0, r3
 8003848:	4770      	bx	lr
	...

0800384c <HAL_RTC_SetAlarm_IT>:
  __HAL_LOCK(hrtc);
 800384c:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 8003850:	2b01      	cmp	r3, #1
 8003852:	f000 80b0 	beq.w	80039b6 <HAL_RTC_SetAlarm_IT+0x16a>
{
 8003856:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800385a:	4605      	mov	r5, r0
 800385c:	460c      	mov	r4, r1
  __HAL_LOCK(hrtc);
 800385e:	2301      	movs	r3, #1
 8003860:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003864:	2302      	movs	r3, #2
 8003866:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 800386a:	4b54      	ldr	r3, [pc, #336]	; (80039bc <HAL_RTC_SetAlarm_IT+0x170>)
 800386c:	68de      	ldr	r6, [r3, #12]
 800386e:	f406 7640 	and.w	r6, r6, #768	; 0x300
  if (binaryMode != RTC_BINARY_ONLY)
 8003872:	f5b6 7f80 	cmp.w	r6, #256	; 0x100
 8003876:	d043      	beq.n	8003900 <HAL_RTC_SetAlarm_IT+0xb4>
    if (Format == RTC_FORMAT_BIN)
 8003878:	bb12      	cbnz	r2, 80038c0 <HAL_RTC_SetAlarm_IT+0x74>
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800387a:	699b      	ldr	r3, [r3, #24]
 800387c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003880:	d101      	bne.n	8003886 <HAL_RTC_SetAlarm_IT+0x3a>
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 8003882:	2300      	movs	r3, #0
 8003884:	70cb      	strb	r3, [r1, #3]
      if( sAlarm->AlarmMask != RTC_ALARMMASK_DATEWEEKDAY )
 8003886:	f8d4 8014 	ldr.w	r8, [r4, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800388a:	7820      	ldrb	r0, [r4, #0]
 800388c:	f7ff ffd2 	bl	8003834 <RTC_ByteToBcd2>
 8003890:	0407      	lsls	r7, r0, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003892:	7860      	ldrb	r0, [r4, #1]
 8003894:	f7ff ffce 	bl	8003834 <RTC_ByteToBcd2>
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003898:	ea47 2700 	orr.w	r7, r7, r0, lsl #8
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800389c:	78a0      	ldrb	r0, [r4, #2]
 800389e:	f7ff ffc9 	bl	8003834 <RTC_ByteToBcd2>
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80038a2:	4307      	orrs	r7, r0
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80038a4:	78e0      	ldrb	r0, [r4, #3]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80038a6:	ea47 5780 	orr.w	r7, r7, r0, lsl #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80038aa:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
 80038ae:	f7ff ffc1 	bl	8003834 <RTC_ByteToBcd2>
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80038b2:	ea47 6000 	orr.w	r0, r7, r0, lsl #24
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80038b6:	6a27      	ldr	r7, [r4, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80038b8:	4338      	orrs	r0, r7
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80038ba:	ea48 0000 	orr.w	r0, r8, r0
 80038be:	e020      	b.n	8003902 <HAL_RTC_SetAlarm_IT+0xb6>
      if( sAlarm->AlarmMask != RTC_ALARMMASK_ALL )
 80038c0:	6948      	ldr	r0, [r1, #20]
 80038c2:	f1b0 3f80 	cmp.w	r0, #2155905152	; 0x80808080
 80038c6:	d009      	beq.n	80038dc <HAL_RTC_SetAlarm_IT+0x90>
        if( sAlarm->AlarmMask != RTC_ALARMMASK_HOURS )
 80038c8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80038cc:	d006      	beq.n	80038dc <HAL_RTC_SetAlarm_IT+0x90>
          if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 80038ce:	4b3b      	ldr	r3, [pc, #236]	; (80039bc <HAL_RTC_SetAlarm_IT+0x170>)
 80038d0:	699b      	ldr	r3, [r3, #24]
 80038d2:	f013 0f40 	tst.w	r3, #64	; 0x40
 80038d6:	d101      	bne.n	80038dc <HAL_RTC_SetAlarm_IT+0x90>
            sAlarm->AlarmTime.TimeFormat = 0x00U;
 80038d8:	2300      	movs	r3, #0
 80038da:	70cb      	strb	r3, [r1, #3]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80038dc:	7822      	ldrb	r2, [r4, #0]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80038de:	7863      	ldrb	r3, [r4, #1]
 80038e0:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80038e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80038e6:	78a2      	ldrb	r2, [r4, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80038e8:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80038ea:	78e2      	ldrb	r2, [r4, #3]
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80038ec:	ea43 5382 	orr.w	r3, r3, r2, lsl #22
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80038f0:	f894 2024 	ldrb.w	r2, [r4, #36]	; 0x24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80038f4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80038f8:	6a22      	ldr	r2, [r4, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80038fa:	4313      	orrs	r3, r2
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80038fc:	4318      	orrs	r0, r3
 80038fe:	e000      	b.n	8003902 <HAL_RTC_SetAlarm_IT+0xb6>
  uint32_t tmpreg = 0;
 8003900:	2000      	movs	r0, #0
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003902:	4b2e      	ldr	r3, [pc, #184]	; (80039bc <HAL_RTC_SetAlarm_IT+0x170>)
 8003904:	22ca      	movs	r2, #202	; 0xca
 8003906:	625a      	str	r2, [r3, #36]	; 0x24
 8003908:	2253      	movs	r2, #83	; 0x53
 800390a:	625a      	str	r2, [r3, #36]	; 0x24
  if (sAlarm->Alarm == RTC_ALARM_A)
 800390c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800390e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003912:	d02a      	beq.n	800396a <HAL_RTC_SetAlarm_IT+0x11e>
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8003914:	4b29      	ldr	r3, [pc, #164]	; (80039bc <HAL_RTC_SetAlarm_IT+0x170>)
 8003916:	699a      	ldr	r2, [r3, #24]
 8003918:	f422 5208 	bic.w	r2, r2, #8704	; 0x2200
 800391c:	619a      	str	r2, [r3, #24]
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 800391e:	2202      	movs	r2, #2
 8003920:	65da      	str	r2, [r3, #92]	; 0x5c
    if (binaryMode == RTC_BINARY_ONLY)
 8003922:	f5b6 7f80 	cmp.w	r6, #256	; 0x100
 8003926:	d040      	beq.n	80039aa <HAL_RTC_SetAlarm_IT+0x15e>
      WRITE_REG(RTC->ALRMBR, tmpreg);
 8003928:	4b24      	ldr	r3, [pc, #144]	; (80039bc <HAL_RTC_SetAlarm_IT+0x170>)
 800392a:	6498      	str	r0, [r3, #72]	; 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 800392c:	69a2      	ldr	r2, [r4, #24]
 800392e:	64da      	str	r2, [r3, #76]	; 0x4c
    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 8003930:	6862      	ldr	r2, [r4, #4]
 8003932:	4b22      	ldr	r3, [pc, #136]	; (80039bc <HAL_RTC_SetAlarm_IT+0x170>)
 8003934:	675a      	str	r2, [r3, #116]	; 0x74
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 8003936:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8003938:	f042 0202 	orr.w	r2, r2, #2
 800393c:	632a      	str	r2, [r5, #48]	; 0x30
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800393e:	699a      	ldr	r2, [r3, #24]
 8003940:	f442 5208 	orr.w	r2, r2, #8704	; 0x2200
 8003944:	619a      	str	r2, [r3, #24]
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8003946:	4a1e      	ldr	r2, [pc, #120]	; (80039c0 <HAL_RTC_SetAlarm_IT+0x174>)
 8003948:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 800394c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003950:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003954:	4b19      	ldr	r3, [pc, #100]	; (80039bc <HAL_RTC_SetAlarm_IT+0x170>)
 8003956:	22ff      	movs	r2, #255	; 0xff
 8003958:	625a      	str	r2, [r3, #36]	; 0x24
  hrtc->State = HAL_RTC_STATE_READY;
 800395a:	2301      	movs	r3, #1
 800395c:	f885 302d 	strb.w	r3, [r5, #45]	; 0x2d
  __HAL_UNLOCK(hrtc);
 8003960:	2000      	movs	r0, #0
 8003962:	f885 002c 	strb.w	r0, [r5, #44]	; 0x2c
}
 8003966:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 800396a:	4b14      	ldr	r3, [pc, #80]	; (80039bc <HAL_RTC_SetAlarm_IT+0x170>)
 800396c:	699a      	ldr	r2, [r3, #24]
 800396e:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 8003972:	619a      	str	r2, [r3, #24]
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8003974:	2201      	movs	r2, #1
 8003976:	65da      	str	r2, [r3, #92]	; 0x5c
    if (binaryMode == RTC_BINARY_ONLY)
 8003978:	f5b6 7f80 	cmp.w	r6, #256	; 0x100
 800397c:	d00f      	beq.n	800399e <HAL_RTC_SetAlarm_IT+0x152>
      WRITE_REG(RTC->ALRMAR, tmpreg);
 800397e:	4b0f      	ldr	r3, [pc, #60]	; (80039bc <HAL_RTC_SetAlarm_IT+0x170>)
 8003980:	6418      	str	r0, [r3, #64]	; 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 8003982:	69a2      	ldr	r2, [r4, #24]
 8003984:	645a      	str	r2, [r3, #68]	; 0x44
    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 8003986:	6862      	ldr	r2, [r4, #4]
 8003988:	4b0c      	ldr	r3, [pc, #48]	; (80039bc <HAL_RTC_SetAlarm_IT+0x170>)
 800398a:	671a      	str	r2, [r3, #112]	; 0x70
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 800398c:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 800398e:	f042 0201 	orr.w	r2, r2, #1
 8003992:	632a      	str	r2, [r5, #48]	; 0x30
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8003994:	699a      	ldr	r2, [r3, #24]
 8003996:	f442 5288 	orr.w	r2, r2, #4352	; 0x1100
 800399a:	619a      	str	r2, [r3, #24]
 800399c:	e7d3      	b.n	8003946 <HAL_RTC_SetAlarm_IT+0xfa>
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 800399e:	69a3      	ldr	r3, [r4, #24]
 80039a0:	69e2      	ldr	r2, [r4, #28]
 80039a2:	4313      	orrs	r3, r2
 80039a4:	4a05      	ldr	r2, [pc, #20]	; (80039bc <HAL_RTC_SetAlarm_IT+0x170>)
 80039a6:	6453      	str	r3, [r2, #68]	; 0x44
 80039a8:	e7ed      	b.n	8003986 <HAL_RTC_SetAlarm_IT+0x13a>
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 80039aa:	69a3      	ldr	r3, [r4, #24]
 80039ac:	69e2      	ldr	r2, [r4, #28]
 80039ae:	4313      	orrs	r3, r2
 80039b0:	4a02      	ldr	r2, [pc, #8]	; (80039bc <HAL_RTC_SetAlarm_IT+0x170>)
 80039b2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80039b4:	e7bc      	b.n	8003930 <HAL_RTC_SetAlarm_IT+0xe4>
  __HAL_LOCK(hrtc);
 80039b6:	2002      	movs	r0, #2
}
 80039b8:	4770      	bx	lr
 80039ba:	bf00      	nop
 80039bc:	40002800 	.word	0x40002800
 80039c0:	58000800 	.word	0x58000800

080039c4 <HAL_RTCEx_EnableBypassShadow>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
  /* Process Locked */
  __HAL_LOCK(hrtc);
 80039c4:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 80039c8:	2b01      	cmp	r3, #1
 80039ca:	d017      	beq.n	80039fc <HAL_RTCEx_EnableBypassShadow+0x38>
 80039cc:	2101      	movs	r1, #1
 80039ce:	f880 102c 	strb.w	r1, [r0, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80039d2:	2302      	movs	r3, #2
 80039d4:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80039d8:	4b09      	ldr	r3, [pc, #36]	; (8003a00 <HAL_RTCEx_EnableBypassShadow+0x3c>)
 80039da:	22ca      	movs	r2, #202	; 0xca
 80039dc:	625a      	str	r2, [r3, #36]	; 0x24
 80039de:	2253      	movs	r2, #83	; 0x53
 80039e0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80039e2:	699a      	ldr	r2, [r3, #24]
 80039e4:	f042 0220 	orr.w	r2, r2, #32
 80039e8:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80039ea:	22ff      	movs	r2, #255	; 0xff
 80039ec:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80039ee:	f880 102d 	strb.w	r1, [r0, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80039f2:	2300      	movs	r3, #0
 80039f4:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c

  return HAL_OK;
 80039f8:	4618      	mov	r0, r3
 80039fa:	4770      	bx	lr
  __HAL_LOCK(hrtc);
 80039fc:	2002      	movs	r0, #2
}
 80039fe:	4770      	bx	lr
 8003a00:	40002800 	.word	0x40002800

08003a04 <HAL_RTCEx_SetSSRU_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003a04:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 8003a08:	2b01      	cmp	r3, #1
 8003a0a:	d020      	beq.n	8003a4e <HAL_RTCEx_SetSSRU_IT+0x4a>
{
 8003a0c:	b410      	push	{r4}
  __HAL_LOCK(hrtc);
 8003a0e:	2101      	movs	r1, #1
 8003a10:	f880 102c 	strb.w	r1, [r0, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003a14:	2302      	movs	r3, #2
 8003a16:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003a1a:	4b0e      	ldr	r3, [pc, #56]	; (8003a54 <HAL_RTCEx_SetSSRU_IT+0x50>)
 8003a1c:	22ca      	movs	r2, #202	; 0xca
 8003a1e:	625a      	str	r2, [r3, #36]	; 0x24
 8003a20:	2253      	movs	r2, #83	; 0x53
 8003a22:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 8003a24:	699a      	ldr	r2, [r3, #24]
 8003a26:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003a2a:	619a      	str	r2, [r3, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 8003a2c:	4c0a      	ldr	r4, [pc, #40]	; (8003a58 <HAL_RTCEx_SetSSRU_IT+0x54>)
 8003a2e:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 8003a32:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003a36:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003a3a:	22ff      	movs	r2, #255	; 0xff
 8003a3c:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8003a3e:	f880 102d 	strb.w	r1, [r0, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003a42:	2300      	movs	r3, #0
 8003a44:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c

  return HAL_OK;
 8003a48:	4618      	mov	r0, r3
}
 8003a4a:	bc10      	pop	{r4}
 8003a4c:	4770      	bx	lr
  __HAL_LOCK(hrtc);
 8003a4e:	2002      	movs	r0, #2
}
 8003a50:	4770      	bx	lr
 8003a52:	bf00      	nop
 8003a54:	40002800 	.word	0x40002800
 8003a58:	58000800 	.word	0x58000800

08003a5c <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8003a5c:	b510      	push	{r4, lr}
 8003a5e:	4604      	mov	r4, r0
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 8003a60:	4b07      	ldr	r3, [pc, #28]	; (8003a80 <HAL_RTCEx_SSRUIRQHandler+0x24>)
 8003a62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a64:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003a68:	d103      	bne.n	8003a72 <HAL_RTCEx_SSRUIRQHandler+0x16>
    HAL_RTCEx_SSRUEventCallback(hrtc);
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
}
 8003a70:	bd10      	pop	{r4, pc}
    RTC->SCR = RTC_SCR_CSSRUF;
 8003a72:	4b03      	ldr	r3, [pc, #12]	; (8003a80 <HAL_RTCEx_SSRUIRQHandler+0x24>)
 8003a74:	2240      	movs	r2, #64	; 0x40
 8003a76:	65da      	str	r2, [r3, #92]	; 0x5c
    HAL_RTCEx_SSRUEventCallback(hrtc);
 8003a78:	f7fd fabc 	bl	8000ff4 <HAL_RTCEx_SSRUEventCallback>
 8003a7c:	e7f5      	b.n	8003a6a <HAL_RTCEx_SSRUIRQHandler+0xe>
 8003a7e:	bf00      	nop
 8003a80:	40002800 	.word	0x40002800

08003a84 <HAL_RTCEx_AlarmBEventCallback>:
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8003a84:	4770      	bx	lr

08003a86 <HAL_RTCEx_BKUPWrite>:
  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
  tmp += (BackupRegister * 4U);
 8003a86:	0089      	lsls	r1, r1, #2
 8003a88:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8003a8c:	f501 4131 	add.w	r1, r1, #45312	; 0xb100

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8003a90:	600a      	str	r2, [r1, #0]
}
 8003a92:	4770      	bx	lr

08003a94 <HAL_RTCEx_BKUPRead>:
  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
  tmp += (BackupRegister * 4U);
 8003a94:	0089      	lsls	r1, r1, #2
 8003a96:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8003a9a:	f501 4131 	add.w	r1, r1, #45312	; 0xb100

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8003a9e:	6808      	ldr	r0, [r1, #0]
}
 8003aa0:	4770      	bx	lr
	...

08003aa4 <SUBGHZSPI_Init>:
{
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8003aa4:	4b07      	ldr	r3, [pc, #28]	; (8003ac4 <SUBGHZSPI_Init+0x20>)
 8003aa6:	681a      	ldr	r2, [r3, #0]
 8003aa8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003aac:	601a      	str	r2, [r3, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 8003aae:	f440 7041 	orr.w	r0, r0, #772	; 0x304
 8003ab2:	6018      	str	r0, [r3, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 8003ab4:	f44f 52b8 	mov.w	r2, #5888	; 0x1700
 8003ab8:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8003aba:	681a      	ldr	r2, [r3, #0]
 8003abc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003ac0:	601a      	str	r2, [r3, #0]
}
 8003ac2:	4770      	bx	lr
 8003ac4:	58010000 	.word	0x58010000

08003ac8 <HAL_SUBGHZ_Init>:
{
 8003ac8:	b530      	push	{r4, r5, lr}
 8003aca:	b083      	sub	sp, #12
  if (hsubghz == NULL)
 8003acc:	2800      	cmp	r0, #0
 8003ace:	d058      	beq.n	8003b82 <HAL_SUBGHZ_Init+0xba>
 8003ad0:	4604      	mov	r4, r0
  subghz_state = hsubghz->State;
 8003ad2:	7983      	ldrb	r3, [r0, #6]
  if ((subghz_state == HAL_SUBGHZ_STATE_RESET) ||
 8003ad4:	f003 05ff 	and.w	r5, r3, #255	; 0xff
 8003ad8:	b10b      	cbz	r3, 8003ade <HAL_SUBGHZ_Init+0x16>
 8003ada:	2d03      	cmp	r5, #3
 8003adc:	d10b      	bne.n	8003af6 <HAL_SUBGHZ_Init+0x2e>
    hsubghz->Lock = HAL_UNLOCKED;
 8003ade:	2300      	movs	r3, #0
 8003ae0:	7163      	strb	r3, [r4, #5]
    HAL_SUBGHZ_MspInit(hsubghz);
 8003ae2:	4620      	mov	r0, r4
 8003ae4:	f7fd f87a 	bl	8000bdc <HAL_SUBGHZ_MspInit>
  SET_BIT(EXTI->IMR2, ExtiLine);
 8003ae8:	4a27      	ldr	r2, [pc, #156]	; (8003b88 <HAL_SUBGHZ_Init+0xc0>)
 8003aea:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003aee:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003af2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  if (subghz_state == HAL_SUBGHZ_STATE_RESET)
 8003af6:	b185      	cbz	r5, 8003b1a <HAL_SUBGHZ_Init+0x52>
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8003af8:	4b24      	ldr	r3, [pc, #144]	; (8003b8c <HAL_SUBGHZ_Init+0xc4>)
 8003afa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003afe:	619a      	str	r2, [r3, #24]
    status = HAL_OK;
 8003b00:	2500      	movs	r5, #0
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 8003b02:	6820      	ldr	r0, [r4, #0]
 8003b04:	f7ff ffce 	bl	8003aa4 <SUBGHZSPI_Init>
    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8003b08:	2301      	movs	r3, #1
 8003b0a:	7123      	strb	r3, [r4, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	60a3      	str	r3, [r4, #8]
  hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8003b10:	2301      	movs	r3, #1
 8003b12:	71a3      	strb	r3, [r4, #6]
}
 8003b14:	4628      	mov	r0, r5
 8003b16:	b003      	add	sp, #12
 8003b18:	bd30      	pop	{r4, r5, pc}
    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8003b1a:	2302      	movs	r3, #2
 8003b1c:	71a3      	strb	r3, [r4, #6]
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 8003b1e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003b22:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8003b26:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003b2a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
    count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8003b2e:	4b18      	ldr	r3, [pc, #96]	; (8003b90 <HAL_SUBGHZ_Init+0xc8>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8003b36:	f3c3 434c 	ubfx	r3, r3, #17, #13
 8003b3a:	2264      	movs	r2, #100	; 0x64
 8003b3c:	fb02 f303 	mul.w	r3, r2, r3
 8003b40:	9301      	str	r3, [sp, #4]
      if (count == 0U)
 8003b42:	9b01      	ldr	r3, [sp, #4]
 8003b44:	b1d3      	cbz	r3, 8003b7c <HAL_SUBGHZ_Init+0xb4>
      count--;
 8003b46:	9b01      	ldr	r3, [sp, #4]
 8003b48:	3b01      	subs	r3, #1
 8003b4a:	9301      	str	r3, [sp, #4]
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 8003b4c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b50:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b54:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8003b58:	d1f3      	bne.n	8003b42 <HAL_SUBGHZ_Init+0x7a>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8003b5a:	4b0c      	ldr	r3, [pc, #48]	; (8003b8c <HAL_SUBGHZ_Init+0xc4>)
 8003b5c:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003b60:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003b64:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 8003b68:	689a      	ldr	r2, [r3, #8]
 8003b6a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003b6e:	609a      	str	r2, [r3, #8]
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8003b70:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003b74:	619a      	str	r2, [r3, #24]
  if (status == HAL_OK)
 8003b76:	2d00      	cmp	r5, #0
 8003b78:	d1ca      	bne.n	8003b10 <HAL_SUBGHZ_Init+0x48>
 8003b7a:	e7c2      	b.n	8003b02 <HAL_SUBGHZ_Init+0x3a>
        hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8003b7c:	2501      	movs	r5, #1
 8003b7e:	60a5      	str	r5, [r4, #8]
        break;
 8003b80:	e7eb      	b.n	8003b5a <HAL_SUBGHZ_Init+0x92>
    return status;
 8003b82:	2501      	movs	r5, #1
 8003b84:	e7c6      	b.n	8003b14 <HAL_SUBGHZ_Init+0x4c>
 8003b86:	bf00      	nop
 8003b88:	58000800 	.word	0x58000800
 8003b8c:	58000400 	.word	0x58000400
 8003b90:	20000004 	.word	0x20000004

08003b94 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 8003b94:	b082      	sub	sp, #8
 8003b96:	4602      	mov	r2, r0
  HAL_StatusTypeDef status = HAL_OK;
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8003b98:	4b1a      	ldr	r3, [pc, #104]	; (8003c04 <SUBGHZSPI_Transmit+0x70>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8003ba0:	f3c3 434c 	ubfx	r3, r3, #17, #13
 8003ba4:	2064      	movs	r0, #100	; 0x64
 8003ba6:	fb00 f303 	mul.w	r3, r0, r3
 8003baa:	9301      	str	r3, [sp, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8003bac:	9b01      	ldr	r3, [sp, #4]
 8003bae:	b14b      	cbz	r3, 8003bc4 <SUBGHZSPI_Transmit+0x30>
    {
      status = HAL_ERROR;
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
      break;
    }
    count--;
 8003bb0:	9b01      	ldr	r3, [sp, #4]
 8003bb2:	3b01      	subs	r3, #1
 8003bb4:	9301      	str	r3, [sp, #4]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8003bb6:	4b14      	ldr	r3, [pc, #80]	; (8003c08 <SUBGHZSPI_Transmit+0x74>)
 8003bb8:	689b      	ldr	r3, [r3, #8]
 8003bba:	f013 0f02 	tst.w	r3, #2
 8003bbe:	d0f5      	beq.n	8003bac <SUBGHZSPI_Transmit+0x18>
  HAL_StatusTypeDef status = HAL_OK;
 8003bc0:	2000      	movs	r0, #0
 8003bc2:	e001      	b.n	8003bc8 <SUBGHZSPI_Transmit+0x34>
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8003bc4:	2001      	movs	r0, #1
 8003bc6:	6090      	str	r0, [r2, #8]

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
  *spidr = Data;
 8003bc8:	4b0f      	ldr	r3, [pc, #60]	; (8003c08 <SUBGHZSPI_Transmit+0x74>)
 8003bca:	7319      	strb	r1, [r3, #12]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8003bcc:	4b0d      	ldr	r3, [pc, #52]	; (8003c04 <SUBGHZSPI_Transmit+0x70>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8003bd4:	f3c3 434c 	ubfx	r3, r3, #17, #13
 8003bd8:	2164      	movs	r1, #100	; 0x64
 8003bda:	fb01 f303 	mul.w	r3, r1, r3
 8003bde:	9301      	str	r3, [sp, #4]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8003be0:	9b01      	ldr	r3, [sp, #4]
 8003be2:	b143      	cbz	r3, 8003bf6 <SUBGHZSPI_Transmit+0x62>
    {
      status = HAL_ERROR;
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
      break;
    }
    count--;
 8003be4:	9b01      	ldr	r3, [sp, #4]
 8003be6:	3b01      	subs	r3, #1
 8003be8:	9301      	str	r3, [sp, #4]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8003bea:	4b07      	ldr	r3, [pc, #28]	; (8003c08 <SUBGHZSPI_Transmit+0x74>)
 8003bec:	689b      	ldr	r3, [r3, #8]
 8003bee:	f013 0f01 	tst.w	r3, #1
 8003bf2:	d0f5      	beq.n	8003be0 <SUBGHZSPI_Transmit+0x4c>
 8003bf4:	e001      	b.n	8003bfa <SUBGHZSPI_Transmit+0x66>
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8003bf6:	2001      	movs	r0, #1
 8003bf8:	6090      	str	r0, [r2, #8]

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 8003bfa:	4b03      	ldr	r3, [pc, #12]	; (8003c08 <SUBGHZSPI_Transmit+0x74>)
 8003bfc:	68db      	ldr	r3, [r3, #12]

  return status;
}
 8003bfe:	b002      	add	sp, #8
 8003c00:	4770      	bx	lr
 8003c02:	bf00      	nop
 8003c04:	20000004 	.word	0x20000004
 8003c08:	58010000 	.word	0x58010000

08003c0c <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 8003c0c:	b082      	sub	sp, #8
 8003c0e:	4602      	mov	r2, r0
  HAL_StatusTypeDef status = HAL_OK;
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8003c10:	4b1c      	ldr	r3, [pc, #112]	; (8003c84 <SUBGHZSPI_Receive+0x78>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8003c18:	f3c3 434c 	ubfx	r3, r3, #17, #13
 8003c1c:	2064      	movs	r0, #100	; 0x64
 8003c1e:	fb00 f303 	mul.w	r3, r0, r3
 8003c22:	9301      	str	r3, [sp, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8003c24:	9b01      	ldr	r3, [sp, #4]
 8003c26:	b14b      	cbz	r3, 8003c3c <SUBGHZSPI_Receive+0x30>
    {
      status = HAL_ERROR;
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
      break;
    }
    count--;
 8003c28:	9b01      	ldr	r3, [sp, #4]
 8003c2a:	3b01      	subs	r3, #1
 8003c2c:	9301      	str	r3, [sp, #4]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8003c2e:	4b16      	ldr	r3, [pc, #88]	; (8003c88 <SUBGHZSPI_Receive+0x7c>)
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	f013 0f02 	tst.w	r3, #2
 8003c36:	d0f5      	beq.n	8003c24 <SUBGHZSPI_Receive+0x18>
  HAL_StatusTypeDef status = HAL_OK;
 8003c38:	2000      	movs	r0, #0
 8003c3a:	e001      	b.n	8003c40 <SUBGHZSPI_Receive+0x34>
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8003c3c:	2001      	movs	r0, #1
 8003c3e:	6090      	str	r0, [r2, #8]

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
  *spidr = SUBGHZ_DUMMY_DATA;
 8003c40:	4b11      	ldr	r3, [pc, #68]	; (8003c88 <SUBGHZSPI_Receive+0x7c>)
 8003c42:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8003c46:	f883 c00c 	strb.w	ip, [r3, #12]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8003c4a:	4b0e      	ldr	r3, [pc, #56]	; (8003c84 <SUBGHZSPI_Receive+0x78>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8003c52:	f3c3 434c 	ubfx	r3, r3, #17, #13
 8003c56:	f04f 0c64 	mov.w	ip, #100	; 0x64
 8003c5a:	fb0c f303 	mul.w	r3, ip, r3
 8003c5e:	9301      	str	r3, [sp, #4]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8003c60:	9b01      	ldr	r3, [sp, #4]
 8003c62:	b143      	cbz	r3, 8003c76 <SUBGHZSPI_Receive+0x6a>
    {
      status = HAL_ERROR;
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
      break;
    }
    count--;
 8003c64:	9b01      	ldr	r3, [sp, #4]
 8003c66:	3b01      	subs	r3, #1
 8003c68:	9301      	str	r3, [sp, #4]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8003c6a:	4b07      	ldr	r3, [pc, #28]	; (8003c88 <SUBGHZSPI_Receive+0x7c>)
 8003c6c:	689b      	ldr	r3, [r3, #8]
 8003c6e:	f013 0f01 	tst.w	r3, #1
 8003c72:	d0f5      	beq.n	8003c60 <SUBGHZSPI_Receive+0x54>
 8003c74:	e001      	b.n	8003c7a <SUBGHZSPI_Receive+0x6e>
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8003c76:	2001      	movs	r0, #1
 8003c78:	6090      	str	r0, [r2, #8]

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 8003c7a:	4b03      	ldr	r3, [pc, #12]	; (8003c88 <SUBGHZSPI_Receive+0x7c>)
 8003c7c:	68db      	ldr	r3, [r3, #12]
 8003c7e:	700b      	strb	r3, [r1, #0]

  return status;
}
 8003c80:	b002      	add	sp, #8
 8003c82:	4770      	bx	lr
 8003c84:	20000004 	.word	0x20000004
 8003c88:	58010000 	.word	0x58010000

08003c8c <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 8003c8c:	b082      	sub	sp, #8
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 8003c8e:	4b13      	ldr	r3, [pc, #76]	; (8003cdc <SUBGHZ_WaitOnBusy+0x50>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8003c96:	f3c3 434b 	ubfx	r3, r3, #17, #12
 8003c9a:	2264      	movs	r2, #100	; 0x64
 8003c9c:	fb02 f303 	mul.w	r3, r2, r3
 8003ca0:	9301      	str	r3, [sp, #4]
 8003ca2:	e006      	b.n	8003cb2 <SUBGHZ_WaitOnBusy+0x26>
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();

    if (count == 0U)
    {
      status  = HAL_ERROR;
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 8003ca4:	2302      	movs	r3, #2
 8003ca6:	6083      	str	r3, [r0, #8]
      status  = HAL_ERROR;
 8003ca8:	2001      	movs	r0, #1
    }
    count--;
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);

  return status;
}
 8003caa:	b002      	add	sp, #8
 8003cac:	4770      	bx	lr
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 8003cae:	4213      	tst	r3, r2
 8003cb0:	d012      	beq.n	8003cd8 <SUBGHZ_WaitOnBusy+0x4c>
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 8003cb2:	4b0b      	ldr	r3, [pc, #44]	; (8003ce0 <SUBGHZ_WaitOnBusy+0x54>)
 8003cb4:	695b      	ldr	r3, [r3, #20]
 8003cb6:	f013 0304 	ands.w	r3, r3, #4
 8003cba:	d000      	beq.n	8003cbe <SUBGHZ_WaitOnBusy+0x32>
 8003cbc:	2301      	movs	r3, #1
    if (count == 0U)
 8003cbe:	9a01      	ldr	r2, [sp, #4]
 8003cc0:	2a00      	cmp	r2, #0
 8003cc2:	d0ef      	beq.n	8003ca4 <SUBGHZ_WaitOnBusy+0x18>
    count--;
 8003cc4:	9a01      	ldr	r2, [sp, #4]
 8003cc6:	3a01      	subs	r2, #1
 8003cc8:	9201      	str	r2, [sp, #4]
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 8003cca:	4a05      	ldr	r2, [pc, #20]	; (8003ce0 <SUBGHZ_WaitOnBusy+0x54>)
 8003ccc:	6952      	ldr	r2, [r2, #20]
 8003cce:	f012 0202 	ands.w	r2, r2, #2
 8003cd2:	d0ec      	beq.n	8003cae <SUBGHZ_WaitOnBusy+0x22>
 8003cd4:	2201      	movs	r2, #1
 8003cd6:	e7ea      	b.n	8003cae <SUBGHZ_WaitOnBusy+0x22>
  status = HAL_OK;
 8003cd8:	2000      	movs	r0, #0
 8003cda:	e7e6      	b.n	8003caa <SUBGHZ_WaitOnBusy+0x1e>
 8003cdc:	20000004 	.word	0x20000004
 8003ce0:	58000400 	.word	0x58000400

08003ce4 <SUBGHZ_CheckDeviceReady>:
{
 8003ce4:	b500      	push	{lr}
 8003ce6:	b083      	sub	sp, #12
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 8003ce8:	7903      	ldrb	r3, [r0, #4]
 8003cea:	2b01      	cmp	r3, #1
 8003cec:	d004      	beq.n	8003cf8 <SUBGHZ_CheckDeviceReady+0x14>
  return (SUBGHZ_WaitOnBusy(hsubghz));
 8003cee:	f7ff ffcd 	bl	8003c8c <SUBGHZ_WaitOnBusy>
}
 8003cf2:	b003      	add	sp, #12
 8003cf4:	f85d fb04 	ldr.w	pc, [sp], #4
    count  = SUBGHZ_NSS_LOOP_TIME;
 8003cf8:	4b0d      	ldr	r3, [pc, #52]	; (8003d30 <SUBGHZ_CheckDeviceReady+0x4c>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8003d00:	f3c3 334f 	ubfx	r3, r3, #13, #16
 8003d04:	9301      	str	r3, [sp, #4]
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8003d06:	4a0b      	ldr	r2, [pc, #44]	; (8003d34 <SUBGHZ_CheckDeviceReady+0x50>)
 8003d08:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003d0c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003d10:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      count--;
 8003d14:	9b01      	ldr	r3, [sp, #4]
 8003d16:	3b01      	subs	r3, #1
 8003d18:	9301      	str	r3, [sp, #4]
    } while (count != 0UL);
 8003d1a:	9b01      	ldr	r3, [sp, #4]
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d1f9      	bne.n	8003d14 <SUBGHZ_CheckDeviceReady+0x30>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8003d20:	4a04      	ldr	r2, [pc, #16]	; (8003d34 <SUBGHZ_CheckDeviceReady+0x50>)
 8003d22:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003d26:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003d2a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003d2e:	e7de      	b.n	8003cee <SUBGHZ_CheckDeviceReady+0xa>
 8003d30:	20000004 	.word	0x20000004
 8003d34:	58000400 	.word	0x58000400

08003d38 <HAL_SUBGHZ_WriteRegisters>:
{
 8003d38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003d3c:	4605      	mov	r5, r0
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8003d3e:	7980      	ldrb	r0, [r0, #6]
 8003d40:	fa5f f880 	uxtb.w	r8, r0
 8003d44:	f1b8 0f01 	cmp.w	r8, #1
 8003d48:	d13e      	bne.n	8003dc8 <HAL_SUBGHZ_WriteRegisters+0x90>
 8003d4a:	460c      	mov	r4, r1
 8003d4c:	4617      	mov	r7, r2
 8003d4e:	461e      	mov	r6, r3
    __HAL_LOCK(hsubghz);
 8003d50:	796b      	ldrb	r3, [r5, #5]
 8003d52:	2b01      	cmp	r3, #1
 8003d54:	d03b      	beq.n	8003dce <HAL_SUBGHZ_WriteRegisters+0x96>
 8003d56:	2301      	movs	r3, #1
 8003d58:	716b      	strb	r3, [r5, #5]
    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8003d5a:	2302      	movs	r3, #2
 8003d5c:	71ab      	strb	r3, [r5, #6]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8003d5e:	4628      	mov	r0, r5
 8003d60:	f7ff ffc0 	bl	8003ce4 <SUBGHZ_CheckDeviceReady>
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8003d64:	4a1b      	ldr	r2, [pc, #108]	; (8003dd4 <HAL_SUBGHZ_WriteRegisters+0x9c>)
 8003d66:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003d6a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003d6e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8003d72:	210d      	movs	r1, #13
 8003d74:	4628      	mov	r0, r5
 8003d76:	f7ff ff0d 	bl	8003b94 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8003d7a:	0a21      	lsrs	r1, r4, #8
 8003d7c:	4628      	mov	r0, r5
 8003d7e:	f7ff ff09 	bl	8003b94 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8003d82:	b2e1      	uxtb	r1, r4
 8003d84:	4628      	mov	r0, r5
 8003d86:	f7ff ff05 	bl	8003b94 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8003d8a:	2400      	movs	r4, #0
 8003d8c:	e005      	b.n	8003d9a <HAL_SUBGHZ_WriteRegisters+0x62>
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8003d8e:	5d39      	ldrb	r1, [r7, r4]
 8003d90:	4628      	mov	r0, r5
 8003d92:	f7ff feff 	bl	8003b94 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8003d96:	3401      	adds	r4, #1
 8003d98:	b2a4      	uxth	r4, r4
 8003d9a:	42b4      	cmp	r4, r6
 8003d9c:	d3f7      	bcc.n	8003d8e <HAL_SUBGHZ_WriteRegisters+0x56>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8003d9e:	4a0d      	ldr	r2, [pc, #52]	; (8003dd4 <HAL_SUBGHZ_WriteRegisters+0x9c>)
 8003da0:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003da4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003da8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8003dac:	4628      	mov	r0, r5
 8003dae:	f7ff ff6d 	bl	8003c8c <SUBGHZ_WaitOnBusy>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8003db2:	68ab      	ldr	r3, [r5, #8]
 8003db4:	b90b      	cbnz	r3, 8003dba <HAL_SUBGHZ_WriteRegisters+0x82>
      status = HAL_OK;
 8003db6:	f04f 0800 	mov.w	r8, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	71ab      	strb	r3, [r5, #6]
    __HAL_UNLOCK(hsubghz);
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	716b      	strb	r3, [r5, #5]
}
 8003dc2:	4640      	mov	r0, r8
 8003dc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8003dc8:	f04f 0802 	mov.w	r8, #2
 8003dcc:	e7f9      	b.n	8003dc2 <HAL_SUBGHZ_WriteRegisters+0x8a>
    __HAL_LOCK(hsubghz);
 8003dce:	f04f 0802 	mov.w	r8, #2
 8003dd2:	e7f6      	b.n	8003dc2 <HAL_SUBGHZ_WriteRegisters+0x8a>
 8003dd4:	58000400 	.word	0x58000400

08003dd8 <HAL_SUBGHZ_ReadRegisters>:
{
 8003dd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003ddc:	4606      	mov	r6, r0
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8003dde:	7980      	ldrb	r0, [r0, #6]
 8003de0:	fa5f f880 	uxtb.w	r8, r0
 8003de4:	f1b8 0f01 	cmp.w	r8, #1
 8003de8:	d141      	bne.n	8003e6e <HAL_SUBGHZ_ReadRegisters+0x96>
 8003dea:	460c      	mov	r4, r1
 8003dec:	4615      	mov	r5, r2
 8003dee:	461f      	mov	r7, r3
    __HAL_LOCK(hsubghz);
 8003df0:	7973      	ldrb	r3, [r6, #5]
 8003df2:	2b01      	cmp	r3, #1
 8003df4:	d03e      	beq.n	8003e74 <HAL_SUBGHZ_ReadRegisters+0x9c>
 8003df6:	2301      	movs	r3, #1
 8003df8:	7173      	strb	r3, [r6, #5]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8003dfa:	4630      	mov	r0, r6
 8003dfc:	f7ff ff72 	bl	8003ce4 <SUBGHZ_CheckDeviceReady>
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8003e00:	4a1e      	ldr	r2, [pc, #120]	; (8003e7c <HAL_SUBGHZ_ReadRegisters+0xa4>)
 8003e02:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003e06:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003e0a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8003e0e:	211d      	movs	r1, #29
 8003e10:	4630      	mov	r0, r6
 8003e12:	f7ff febf 	bl	8003b94 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8003e16:	0a21      	lsrs	r1, r4, #8
 8003e18:	4630      	mov	r0, r6
 8003e1a:	f7ff febb 	bl	8003b94 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8003e1e:	b2e1      	uxtb	r1, r4
 8003e20:	4630      	mov	r0, r6
 8003e22:	f7ff feb7 	bl	8003b94 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8003e26:	2100      	movs	r1, #0
 8003e28:	4630      	mov	r0, r6
 8003e2a:	f7ff feb3 	bl	8003b94 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8003e2e:	2400      	movs	r4, #0
 8003e30:	e006      	b.n	8003e40 <HAL_SUBGHZ_ReadRegisters+0x68>
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8003e32:	4629      	mov	r1, r5
 8003e34:	4630      	mov	r0, r6
 8003e36:	f7ff fee9 	bl	8003c0c <SUBGHZSPI_Receive>
      pData++;
 8003e3a:	3501      	adds	r5, #1
    for (uint16_t i = 0U; i < Size; i++)
 8003e3c:	3401      	adds	r4, #1
 8003e3e:	b2a4      	uxth	r4, r4
 8003e40:	42bc      	cmp	r4, r7
 8003e42:	d3f6      	bcc.n	8003e32 <HAL_SUBGHZ_ReadRegisters+0x5a>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8003e44:	4a0d      	ldr	r2, [pc, #52]	; (8003e7c <HAL_SUBGHZ_ReadRegisters+0xa4>)
 8003e46:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003e4a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003e4e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8003e52:	4630      	mov	r0, r6
 8003e54:	f7ff ff1a 	bl	8003c8c <SUBGHZ_WaitOnBusy>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8003e58:	68b3      	ldr	r3, [r6, #8]
 8003e5a:	b90b      	cbnz	r3, 8003e60 <HAL_SUBGHZ_ReadRegisters+0x88>
      status = HAL_OK;
 8003e5c:	f04f 0800 	mov.w	r8, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8003e60:	2301      	movs	r3, #1
 8003e62:	71b3      	strb	r3, [r6, #6]
    __HAL_UNLOCK(hsubghz);
 8003e64:	2300      	movs	r3, #0
 8003e66:	7173      	strb	r3, [r6, #5]
}
 8003e68:	4640      	mov	r0, r8
 8003e6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8003e6e:	f04f 0802 	mov.w	r8, #2
 8003e72:	e7f9      	b.n	8003e68 <HAL_SUBGHZ_ReadRegisters+0x90>
    __HAL_LOCK(hsubghz);
 8003e74:	f04f 0802 	mov.w	r8, #2
 8003e78:	e7f6      	b.n	8003e68 <HAL_SUBGHZ_ReadRegisters+0x90>
 8003e7a:	bf00      	nop
 8003e7c:	58000400 	.word	0x58000400

08003e80 <HAL_SUBGHZ_ExecSetCmd>:
{
 8003e80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003e84:	4605      	mov	r5, r0
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8003e86:	7980      	ldrb	r0, [r0, #6]
 8003e88:	fa5f f980 	uxtb.w	r9, r0
 8003e8c:	f1b9 0f01 	cmp.w	r9, #1
 8003e90:	d143      	bne.n	8003f1a <HAL_SUBGHZ_ExecSetCmd+0x9a>
 8003e92:	4688      	mov	r8, r1
 8003e94:	4617      	mov	r7, r2
 8003e96:	461e      	mov	r6, r3
    __HAL_LOCK(hsubghz);
 8003e98:	796b      	ldrb	r3, [r5, #5]
 8003e9a:	2b01      	cmp	r3, #1
 8003e9c:	d040      	beq.n	8003f20 <HAL_SUBGHZ_ExecSetCmd+0xa0>
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	716b      	strb	r3, [r5, #5]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8003ea2:	4628      	mov	r0, r5
 8003ea4:	f7ff ff1e 	bl	8003ce4 <SUBGHZ_CheckDeviceReady>
    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 8003ea8:	f1b8 0f84 	cmp.w	r8, #132	; 0x84
 8003eac:	d005      	beq.n	8003eba <HAL_SUBGHZ_ExecSetCmd+0x3a>
 8003eae:	f1b8 0f94 	cmp.w	r8, #148	; 0x94
 8003eb2:	d002      	beq.n	8003eba <HAL_SUBGHZ_ExecSetCmd+0x3a>
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	712b      	strb	r3, [r5, #4]
 8003eb8:	e001      	b.n	8003ebe <HAL_SUBGHZ_ExecSetCmd+0x3e>
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8003eba:	2301      	movs	r3, #1
 8003ebc:	712b      	strb	r3, [r5, #4]
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8003ebe:	4a1a      	ldr	r2, [pc, #104]	; (8003f28 <HAL_SUBGHZ_ExecSetCmd+0xa8>)
 8003ec0:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003ec4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003ec8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8003ecc:	4641      	mov	r1, r8
 8003ece:	4628      	mov	r0, r5
 8003ed0:	f7ff fe60 	bl	8003b94 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8003ed4:	2400      	movs	r4, #0
 8003ed6:	e005      	b.n	8003ee4 <HAL_SUBGHZ_ExecSetCmd+0x64>
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8003ed8:	5d39      	ldrb	r1, [r7, r4]
 8003eda:	4628      	mov	r0, r5
 8003edc:	f7ff fe5a 	bl	8003b94 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8003ee0:	3401      	adds	r4, #1
 8003ee2:	b2a4      	uxth	r4, r4
 8003ee4:	42b4      	cmp	r4, r6
 8003ee6:	d3f7      	bcc.n	8003ed8 <HAL_SUBGHZ_ExecSetCmd+0x58>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8003ee8:	4a0f      	ldr	r2, [pc, #60]	; (8003f28 <HAL_SUBGHZ_ExecSetCmd+0xa8>)
 8003eea:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003eee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003ef2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    if (Command != RADIO_SET_SLEEP)
 8003ef6:	f1b8 0f84 	cmp.w	r8, #132	; 0x84
 8003efa:	d10a      	bne.n	8003f12 <HAL_SUBGHZ_ExecSetCmd+0x92>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8003efc:	68ab      	ldr	r3, [r5, #8]
 8003efe:	b90b      	cbnz	r3, 8003f04 <HAL_SUBGHZ_ExecSetCmd+0x84>
      status = HAL_OK;
 8003f00:	f04f 0900 	mov.w	r9, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8003f04:	2301      	movs	r3, #1
 8003f06:	71ab      	strb	r3, [r5, #6]
    __HAL_UNLOCK(hsubghz);
 8003f08:	2300      	movs	r3, #0
 8003f0a:	716b      	strb	r3, [r5, #5]
}
 8003f0c:	4648      	mov	r0, r9
 8003f0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8003f12:	4628      	mov	r0, r5
 8003f14:	f7ff feba 	bl	8003c8c <SUBGHZ_WaitOnBusy>
 8003f18:	e7f0      	b.n	8003efc <HAL_SUBGHZ_ExecSetCmd+0x7c>
    return HAL_BUSY;
 8003f1a:	f04f 0902 	mov.w	r9, #2
 8003f1e:	e7f5      	b.n	8003f0c <HAL_SUBGHZ_ExecSetCmd+0x8c>
    __HAL_LOCK(hsubghz);
 8003f20:	f04f 0902 	mov.w	r9, #2
 8003f24:	e7f2      	b.n	8003f0c <HAL_SUBGHZ_ExecSetCmd+0x8c>
 8003f26:	bf00      	nop
 8003f28:	58000400 	.word	0x58000400

08003f2c <HAL_SUBGHZ_ExecGetCmd>:
{
 8003f2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003f30:	4606      	mov	r6, r0
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8003f32:	7980      	ldrb	r0, [r0, #6]
 8003f34:	fa5f f880 	uxtb.w	r8, r0
 8003f38:	f1b8 0f01 	cmp.w	r8, #1
 8003f3c:	d139      	bne.n	8003fb2 <HAL_SUBGHZ_ExecGetCmd+0x86>
 8003f3e:	460c      	mov	r4, r1
 8003f40:	4615      	mov	r5, r2
 8003f42:	461f      	mov	r7, r3
    __HAL_LOCK(hsubghz);
 8003f44:	7973      	ldrb	r3, [r6, #5]
 8003f46:	2b01      	cmp	r3, #1
 8003f48:	d036      	beq.n	8003fb8 <HAL_SUBGHZ_ExecGetCmd+0x8c>
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	7173      	strb	r3, [r6, #5]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8003f4e:	4630      	mov	r0, r6
 8003f50:	f7ff fec8 	bl	8003ce4 <SUBGHZ_CheckDeviceReady>
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8003f54:	4a1a      	ldr	r2, [pc, #104]	; (8003fc0 <HAL_SUBGHZ_ExecGetCmd+0x94>)
 8003f56:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003f5a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003f5e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8003f62:	4621      	mov	r1, r4
 8003f64:	4630      	mov	r0, r6
 8003f66:	f7ff fe15 	bl	8003b94 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8003f6a:	2100      	movs	r1, #0
 8003f6c:	4630      	mov	r0, r6
 8003f6e:	f7ff fe11 	bl	8003b94 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8003f72:	2400      	movs	r4, #0
 8003f74:	e006      	b.n	8003f84 <HAL_SUBGHZ_ExecGetCmd+0x58>
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8003f76:	4629      	mov	r1, r5
 8003f78:	4630      	mov	r0, r6
 8003f7a:	f7ff fe47 	bl	8003c0c <SUBGHZSPI_Receive>
      pData++;
 8003f7e:	3501      	adds	r5, #1
    for (uint16_t i = 0U; i < Size; i++)
 8003f80:	3401      	adds	r4, #1
 8003f82:	b2a4      	uxth	r4, r4
 8003f84:	42bc      	cmp	r4, r7
 8003f86:	d3f6      	bcc.n	8003f76 <HAL_SUBGHZ_ExecGetCmd+0x4a>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8003f88:	4a0d      	ldr	r2, [pc, #52]	; (8003fc0 <HAL_SUBGHZ_ExecGetCmd+0x94>)
 8003f8a:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003f8e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003f92:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8003f96:	4630      	mov	r0, r6
 8003f98:	f7ff fe78 	bl	8003c8c <SUBGHZ_WaitOnBusy>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8003f9c:	68b3      	ldr	r3, [r6, #8]
 8003f9e:	b90b      	cbnz	r3, 8003fa4 <HAL_SUBGHZ_ExecGetCmd+0x78>
      status = HAL_OK;
 8003fa0:	f04f 0800 	mov.w	r8, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	71b3      	strb	r3, [r6, #6]
    __HAL_UNLOCK(hsubghz);
 8003fa8:	2300      	movs	r3, #0
 8003faa:	7173      	strb	r3, [r6, #5]
}
 8003fac:	4640      	mov	r0, r8
 8003fae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8003fb2:	f04f 0802 	mov.w	r8, #2
 8003fb6:	e7f9      	b.n	8003fac <HAL_SUBGHZ_ExecGetCmd+0x80>
    __HAL_LOCK(hsubghz);
 8003fb8:	f04f 0802 	mov.w	r8, #2
 8003fbc:	e7f6      	b.n	8003fac <HAL_SUBGHZ_ExecGetCmd+0x80>
 8003fbe:	bf00      	nop
 8003fc0:	58000400 	.word	0x58000400

08003fc4 <HAL_SUBGHZ_IRQHandler>:
{
 8003fc4:	b530      	push	{r4, r5, lr}
 8003fc6:	b083      	sub	sp, #12
 8003fc8:	4605      	mov	r5, r0
  uint8_t tmpisr[2U] = {0U};
 8003fca:	2300      	movs	r3, #0
 8003fcc:	f8ad 3004 	strh.w	r3, [sp, #4]
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2U);
 8003fd0:	2302      	movs	r3, #2
 8003fd2:	aa01      	add	r2, sp, #4
 8003fd4:	2112      	movs	r1, #18
 8003fd6:	f7ff ffa9 	bl	8003f2c <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0U];
 8003fda:	f89d 3004 	ldrb.w	r3, [sp, #4]
  itsource = (itsource << 8U) | tmpisr[1U];
 8003fde:	f89d 4005 	ldrb.w	r4, [sp, #5]
 8003fe2:	ea44 2403 	orr.w	r4, r4, r3, lsl #8
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2U);
 8003fe6:	2302      	movs	r3, #2
 8003fe8:	aa01      	add	r2, sp, #4
 8003fea:	4619      	mov	r1, r3
 8003fec:	4628      	mov	r0, r5
 8003fee:	f7ff ff47 	bl	8003e80 <HAL_SUBGHZ_ExecSetCmd>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 8003ff2:	f014 0f01 	tst.w	r4, #1
 8003ff6:	d123      	bne.n	8004040 <HAL_SUBGHZ_IRQHandler+0x7c>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET)
 8003ff8:	f014 0f02 	tst.w	r4, #2
 8003ffc:	d124      	bne.n	8004048 <HAL_SUBGHZ_IRQHandler+0x84>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 8003ffe:	f014 0f04 	tst.w	r4, #4
 8004002:	d125      	bne.n	8004050 <HAL_SUBGHZ_IRQHandler+0x8c>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 8004004:	f014 0f08 	tst.w	r4, #8
 8004008:	d126      	bne.n	8004058 <HAL_SUBGHZ_IRQHandler+0x94>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 800400a:	f014 0f10 	tst.w	r4, #16
 800400e:	d127      	bne.n	8004060 <HAL_SUBGHZ_IRQHandler+0x9c>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 8004010:	f014 0f20 	tst.w	r4, #32
 8004014:	d128      	bne.n	8004068 <HAL_SUBGHZ_IRQHandler+0xa4>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 8004016:	f014 0f40 	tst.w	r4, #64	; 0x40
 800401a:	d129      	bne.n	8004070 <HAL_SUBGHZ_IRQHandler+0xac>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 800401c:	f014 0f80 	tst.w	r4, #128	; 0x80
 8004020:	d006      	beq.n	8004030 <HAL_SUBGHZ_IRQHandler+0x6c>
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 8004022:	f414 7f80 	tst.w	r4, #256	; 0x100
 8004026:	d027      	beq.n	8004078 <HAL_SUBGHZ_IRQHandler+0xb4>
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 8004028:	2101      	movs	r1, #1
 800402a:	4628      	mov	r0, r5
 800402c:	f003 fb8a 	bl	8007744 <HAL_SUBGHZ_CADStatusCallback>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 8004030:	f414 7f00 	tst.w	r4, #512	; 0x200
 8004034:	d125      	bne.n	8004082 <HAL_SUBGHZ_IRQHandler+0xbe>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_LR_FHSS_HOP) != RESET)
 8004036:	f414 4f80 	tst.w	r4, #16384	; 0x4000
 800403a:	d126      	bne.n	800408a <HAL_SUBGHZ_IRQHandler+0xc6>
}
 800403c:	b003      	add	sp, #12
 800403e:	bd30      	pop	{r4, r5, pc}
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 8004040:	4628      	mov	r0, r5
 8004042:	f003 fb67 	bl	8007714 <HAL_SUBGHZ_TxCpltCallback>
 8004046:	e7d7      	b.n	8003ff8 <HAL_SUBGHZ_IRQHandler+0x34>
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 8004048:	4628      	mov	r0, r5
 800404a:	f003 fb6b 	bl	8007724 <HAL_SUBGHZ_RxCpltCallback>
 800404e:	e7d6      	b.n	8003ffe <HAL_SUBGHZ_IRQHandler+0x3a>
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 8004050:	4628      	mov	r0, r5
 8004052:	f003 fb9b 	bl	800778c <HAL_SUBGHZ_PreambleDetectedCallback>
 8004056:	e7d5      	b.n	8004004 <HAL_SUBGHZ_IRQHandler+0x40>
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 8004058:	4628      	mov	r0, r5
 800405a:	f003 fb9f 	bl	800779c <HAL_SUBGHZ_SyncWordValidCallback>
 800405e:	e7d4      	b.n	800400a <HAL_SUBGHZ_IRQHandler+0x46>
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 8004060:	4628      	mov	r0, r5
 8004062:	f003 fba3 	bl	80077ac <HAL_SUBGHZ_HeaderValidCallback>
 8004066:	e7d3      	b.n	8004010 <HAL_SUBGHZ_IRQHandler+0x4c>
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 8004068:	4628      	mov	r0, r5
 800406a:	f003 fb87 	bl	800777c <HAL_SUBGHZ_HeaderErrorCallback>
 800406e:	e7d2      	b.n	8004016 <HAL_SUBGHZ_IRQHandler+0x52>
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 8004070:	4628      	mov	r0, r5
 8004072:	f003 fb5f 	bl	8007734 <HAL_SUBGHZ_CRCErrorCallback>
 8004076:	e7d1      	b.n	800401c <HAL_SUBGHZ_IRQHandler+0x58>
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 8004078:	2100      	movs	r1, #0
 800407a:	4628      	mov	r0, r5
 800407c:	f003 fb62 	bl	8007744 <HAL_SUBGHZ_CADStatusCallback>
 8004080:	e7d6      	b.n	8004030 <HAL_SUBGHZ_IRQHandler+0x6c>
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 8004082:	4628      	mov	r0, r5
 8004084:	f003 fb70 	bl	8007768 <HAL_SUBGHZ_RxTxTimeoutCallback>
 8004088:	e7d5      	b.n	8004036 <HAL_SUBGHZ_IRQHandler+0x72>
    HAL_SUBGHZ_LrFhssHopCallback(hsubghz);
 800408a:	4628      	mov	r0, r5
 800408c:	f003 fb96 	bl	80077bc <HAL_SUBGHZ_LrFhssHopCallback>
}
 8004090:	e7d4      	b.n	800403c <HAL_SUBGHZ_IRQHandler+0x78>
	...

08004094 <HAL_SUBGHZ_WriteBuffer>:
{
 8004094:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004098:	4605      	mov	r5, r0
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800409a:	7980      	ldrb	r0, [r0, #6]
 800409c:	fa5f f880 	uxtb.w	r8, r0
 80040a0:	f1b8 0f01 	cmp.w	r8, #1
 80040a4:	d138      	bne.n	8004118 <HAL_SUBGHZ_WriteBuffer+0x84>
 80040a6:	460c      	mov	r4, r1
 80040a8:	4617      	mov	r7, r2
 80040aa:	461e      	mov	r6, r3
    __HAL_LOCK(hsubghz);
 80040ac:	796b      	ldrb	r3, [r5, #5]
 80040ae:	2b01      	cmp	r3, #1
 80040b0:	d035      	beq.n	800411e <HAL_SUBGHZ_WriteBuffer+0x8a>
 80040b2:	2301      	movs	r3, #1
 80040b4:	716b      	strb	r3, [r5, #5]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80040b6:	4628      	mov	r0, r5
 80040b8:	f7ff fe14 	bl	8003ce4 <SUBGHZ_CheckDeviceReady>
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 80040bc:	4a19      	ldr	r2, [pc, #100]	; (8004124 <HAL_SUBGHZ_WriteBuffer+0x90>)
 80040be:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80040c2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80040c6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 80040ca:	210e      	movs	r1, #14
 80040cc:	4628      	mov	r0, r5
 80040ce:	f7ff fd61 	bl	8003b94 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 80040d2:	4621      	mov	r1, r4
 80040d4:	4628      	mov	r0, r5
 80040d6:	f7ff fd5d 	bl	8003b94 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 80040da:	2400      	movs	r4, #0
 80040dc:	e005      	b.n	80040ea <HAL_SUBGHZ_WriteBuffer+0x56>
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 80040de:	5d39      	ldrb	r1, [r7, r4]
 80040e0:	4628      	mov	r0, r5
 80040e2:	f7ff fd57 	bl	8003b94 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 80040e6:	3401      	adds	r4, #1
 80040e8:	b2a4      	uxth	r4, r4
 80040ea:	42b4      	cmp	r4, r6
 80040ec:	d3f7      	bcc.n	80040de <HAL_SUBGHZ_WriteBuffer+0x4a>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 80040ee:	4a0d      	ldr	r2, [pc, #52]	; (8004124 <HAL_SUBGHZ_WriteBuffer+0x90>)
 80040f0:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80040f4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80040f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 80040fc:	4628      	mov	r0, r5
 80040fe:	f7ff fdc5 	bl	8003c8c <SUBGHZ_WaitOnBusy>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8004102:	68ab      	ldr	r3, [r5, #8]
 8004104:	b90b      	cbnz	r3, 800410a <HAL_SUBGHZ_WriteBuffer+0x76>
      status = HAL_OK;
 8004106:	f04f 0800 	mov.w	r8, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800410a:	2301      	movs	r3, #1
 800410c:	71ab      	strb	r3, [r5, #6]
    __HAL_UNLOCK(hsubghz);
 800410e:	2300      	movs	r3, #0
 8004110:	716b      	strb	r3, [r5, #5]
}
 8004112:	4640      	mov	r0, r8
 8004114:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8004118:	f04f 0802 	mov.w	r8, #2
 800411c:	e7f9      	b.n	8004112 <HAL_SUBGHZ_WriteBuffer+0x7e>
    __HAL_LOCK(hsubghz);
 800411e:	f04f 0802 	mov.w	r8, #2
 8004122:	e7f6      	b.n	8004112 <HAL_SUBGHZ_WriteBuffer+0x7e>
 8004124:	58000400 	.word	0x58000400

08004128 <HAL_SUBGHZ_ReadBuffer>:
{
 8004128:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800412c:	4606      	mov	r6, r0
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800412e:	7980      	ldrb	r0, [r0, #6]
 8004130:	fa5f f880 	uxtb.w	r8, r0
 8004134:	f1b8 0f01 	cmp.w	r8, #1
 8004138:	d13d      	bne.n	80041b6 <HAL_SUBGHZ_ReadBuffer+0x8e>
 800413a:	460c      	mov	r4, r1
 800413c:	4615      	mov	r5, r2
 800413e:	461f      	mov	r7, r3
    __HAL_LOCK(hsubghz);
 8004140:	7973      	ldrb	r3, [r6, #5]
 8004142:	2b01      	cmp	r3, #1
 8004144:	d03a      	beq.n	80041bc <HAL_SUBGHZ_ReadBuffer+0x94>
 8004146:	2301      	movs	r3, #1
 8004148:	7173      	strb	r3, [r6, #5]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800414a:	4630      	mov	r0, r6
 800414c:	f7ff fdca 	bl	8003ce4 <SUBGHZ_CheckDeviceReady>
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8004150:	4a1c      	ldr	r2, [pc, #112]	; (80041c4 <HAL_SUBGHZ_ReadBuffer+0x9c>)
 8004152:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8004156:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800415a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 800415e:	211e      	movs	r1, #30
 8004160:	4630      	mov	r0, r6
 8004162:	f7ff fd17 	bl	8003b94 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8004166:	4621      	mov	r1, r4
 8004168:	4630      	mov	r0, r6
 800416a:	f7ff fd13 	bl	8003b94 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 800416e:	2100      	movs	r1, #0
 8004170:	4630      	mov	r0, r6
 8004172:	f7ff fd0f 	bl	8003b94 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8004176:	2400      	movs	r4, #0
 8004178:	e006      	b.n	8004188 <HAL_SUBGHZ_ReadBuffer+0x60>
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 800417a:	4629      	mov	r1, r5
 800417c:	4630      	mov	r0, r6
 800417e:	f7ff fd45 	bl	8003c0c <SUBGHZSPI_Receive>
      pData++;
 8004182:	3501      	adds	r5, #1
    for (uint16_t i = 0U; i < Size; i++)
 8004184:	3401      	adds	r4, #1
 8004186:	b2a4      	uxth	r4, r4
 8004188:	42bc      	cmp	r4, r7
 800418a:	d3f6      	bcc.n	800417a <HAL_SUBGHZ_ReadBuffer+0x52>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 800418c:	4a0d      	ldr	r2, [pc, #52]	; (80041c4 <HAL_SUBGHZ_ReadBuffer+0x9c>)
 800418e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8004192:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004196:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800419a:	4630      	mov	r0, r6
 800419c:	f7ff fd76 	bl	8003c8c <SUBGHZ_WaitOnBusy>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80041a0:	68b3      	ldr	r3, [r6, #8]
 80041a2:	b90b      	cbnz	r3, 80041a8 <HAL_SUBGHZ_ReadBuffer+0x80>
      status = HAL_OK;
 80041a4:	f04f 0800 	mov.w	r8, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80041a8:	2301      	movs	r3, #1
 80041aa:	71b3      	strb	r3, [r6, #6]
    __HAL_UNLOCK(hsubghz);
 80041ac:	2300      	movs	r3, #0
 80041ae:	7173      	strb	r3, [r6, #5]
}
 80041b0:	4640      	mov	r0, r8
 80041b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 80041b6:	f04f 0802 	mov.w	r8, #2
 80041ba:	e7f9      	b.n	80041b0 <HAL_SUBGHZ_ReadBuffer+0x88>
    __HAL_LOCK(hsubghz);
 80041bc:	f04f 0802 	mov.w	r8, #2
 80041c0:	e7f6      	b.n	80041b0 <HAL_SUBGHZ_ReadBuffer+0x88>
 80041c2:	bf00      	nop
 80041c4:	58000400 	.word	0x58000400

080041c8 <UART_EndTxTransfer>:
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80041c8:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041ca:	e852 3f00 	ldrex	r3, [r2]
 80041ce:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041d2:	e842 3100 	strex	r1, r3, [r2]
 80041d6:	2900      	cmp	r1, #0
 80041d8:	d1f6      	bne.n	80041c8 <UART_EndTxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80041da:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041dc:	f102 0308 	add.w	r3, r2, #8
 80041e0:	e853 3f00 	ldrex	r3, [r3]
 80041e4:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041e8:	3208      	adds	r2, #8
 80041ea:	e842 3100 	strex	r1, r3, [r2]
 80041ee:	2900      	cmp	r1, #0
 80041f0:	d1f3      	bne.n	80041da <UART_EndTxTransfer+0x12>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80041f2:	2320      	movs	r3, #32
 80041f4:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
}
 80041f8:	4770      	bx	lr

080041fa <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80041fa:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041fc:	e852 3f00 	ldrex	r3, [r2]
 8004200:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004204:	e842 3100 	strex	r1, r3, [r2]
 8004208:	2900      	cmp	r1, #0
 800420a:	d1f6      	bne.n	80041fa <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800420c:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800420e:	f102 0308 	add.w	r3, r2, #8
 8004212:	e853 3f00 	ldrex	r3, [r3]
 8004216:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800421a:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800421e:	3208      	adds	r2, #8
 8004220:	e842 3100 	strex	r1, r3, [r2]
 8004224:	2900      	cmp	r1, #0
 8004226:	d1f1      	bne.n	800420c <UART_EndRxTransfer+0x12>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004228:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 800422a:	2b01      	cmp	r3, #1
 800422c:	d006      	beq.n	800423c <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800422e:	2320      	movs	r3, #32
 8004230:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004234:	2300      	movs	r3, #0
 8004236:	66c3      	str	r3, [r0, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004238:	6743      	str	r3, [r0, #116]	; 0x74
}
 800423a:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800423c:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800423e:	e852 3f00 	ldrex	r3, [r2]
 8004242:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004246:	e842 3100 	strex	r1, r3, [r2]
 800424a:	2900      	cmp	r1, #0
 800424c:	d1f6      	bne.n	800423c <UART_EndRxTransfer+0x42>
 800424e:	e7ee      	b.n	800422e <UART_EndRxTransfer+0x34>

08004250 <HAL_UART_Transmit_DMA>:
{
 8004250:	4613      	mov	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8004252:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 8004256:	2a20      	cmp	r2, #32
 8004258:	d13d      	bne.n	80042d6 <HAL_UART_Transmit_DMA+0x86>
{
 800425a:	b510      	push	{r4, lr}
 800425c:	4604      	mov	r4, r0
    if ((pData == NULL) || (Size == 0U))
 800425e:	2900      	cmp	r1, #0
 8004260:	d03b      	beq.n	80042da <HAL_UART_Transmit_DMA+0x8a>
 8004262:	2b00      	cmp	r3, #0
 8004264:	d03b      	beq.n	80042de <HAL_UART_Transmit_DMA+0x8e>
    huart->pTxBuffPtr  = pData;
 8004266:	6501      	str	r1, [r0, #80]	; 0x50
    huart->TxXferSize  = Size;
 8004268:	f8a0 3054 	strh.w	r3, [r0, #84]	; 0x54
    huart->TxXferCount = Size;
 800426c:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004270:	2200      	movs	r2, #0
 8004272:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004276:	2221      	movs	r2, #33	; 0x21
 8004278:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
    if (huart->hdmatx != NULL)
 800427c:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
 800427e:	b1ca      	cbz	r2, 80042b4 <HAL_UART_Transmit_DMA+0x64>
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8004280:	4918      	ldr	r1, [pc, #96]	; (80042e4 <HAL_UART_Transmit_DMA+0x94>)
 8004282:	62d1      	str	r1, [r2, #44]	; 0x2c
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8004284:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
 8004286:	4918      	ldr	r1, [pc, #96]	; (80042e8 <HAL_UART_Transmit_DMA+0x98>)
 8004288:	6311      	str	r1, [r2, #48]	; 0x30
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800428a:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
 800428c:	4917      	ldr	r1, [pc, #92]	; (80042ec <HAL_UART_Transmit_DMA+0x9c>)
 800428e:	6351      	str	r1, [r2, #52]	; 0x34
      huart->hdmatx->XferAbortCallback = NULL;
 8004290:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
 8004292:	2100      	movs	r1, #0
 8004294:	6391      	str	r1, [r2, #56]	; 0x38
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8004296:	6802      	ldr	r2, [r0, #0]
 8004298:	3228      	adds	r2, #40	; 0x28
 800429a:	6d01      	ldr	r1, [r0, #80]	; 0x50
 800429c:	6fc0      	ldr	r0, [r0, #124]	; 0x7c
 800429e:	f7fd ff85 	bl	80021ac <HAL_DMA_Start_IT>
 80042a2:	b138      	cbz	r0, 80042b4 <HAL_UART_Transmit_DMA+0x64>
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80042a4:	2310      	movs	r3, #16
 80042a6:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
        huart->gState = HAL_UART_STATE_READY;
 80042aa:	2320      	movs	r3, #32
 80042ac:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
        return HAL_ERROR;
 80042b0:	2001      	movs	r0, #1
 80042b2:	e00f      	b.n	80042d4 <HAL_UART_Transmit_DMA+0x84>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80042b4:	6823      	ldr	r3, [r4, #0]
 80042b6:	2240      	movs	r2, #64	; 0x40
 80042b8:	621a      	str	r2, [r3, #32]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80042ba:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042bc:	f102 0308 	add.w	r3, r2, #8
 80042c0:	e853 3f00 	ldrex	r3, [r3]
 80042c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042c8:	3208      	adds	r2, #8
 80042ca:	e842 3100 	strex	r1, r3, [r2]
 80042ce:	2900      	cmp	r1, #0
 80042d0:	d1f3      	bne.n	80042ba <HAL_UART_Transmit_DMA+0x6a>
    return HAL_OK;
 80042d2:	2000      	movs	r0, #0
}
 80042d4:	bd10      	pop	{r4, pc}
    return HAL_BUSY;
 80042d6:	2002      	movs	r0, #2
}
 80042d8:	4770      	bx	lr
      return HAL_ERROR;
 80042da:	2001      	movs	r0, #1
 80042dc:	e7fa      	b.n	80042d4 <HAL_UART_Transmit_DMA+0x84>
 80042de:	2001      	movs	r0, #1
 80042e0:	e7f8      	b.n	80042d4 <HAL_UART_Transmit_DMA+0x84>
 80042e2:	bf00      	nop
 80042e4:	080042f1 	.word	0x080042f1
 80042e8:	0800435f 	.word	0x0800435f
 80042ec:	0800436b 	.word	0x0800436b

080042f0 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80042f0:	b508      	push	{r3, lr}
 80042f2:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80042f4:	6a80      	ldr	r0, [r0, #40]	; 0x28

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f013 0f20 	tst.w	r3, #32
 80042fe:	d118      	bne.n	8004332 <UART_DMATransmitCplt+0x42>
  {
    huart->TxXferCount = 0U;
 8004300:	2300      	movs	r3, #0
 8004302:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004306:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004308:	f102 0308 	add.w	r3, r2, #8
 800430c:	e853 3f00 	ldrex	r3, [r3]
 8004310:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004314:	3208      	adds	r2, #8
 8004316:	e842 3100 	strex	r1, r3, [r2]
 800431a:	2900      	cmp	r1, #0
 800431c:	d1f3      	bne.n	8004306 <UART_DMATransmitCplt+0x16>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800431e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004320:	e852 3f00 	ldrex	r3, [r2]
 8004324:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004328:	e842 3100 	strex	r1, r3, [r2]
 800432c:	2900      	cmp	r1, #0
 800432e:	d1f6      	bne.n	800431e <UART_DMATransmitCplt+0x2e>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004330:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 8004332:	f7fc ff9f 	bl	8001274 <HAL_UART_TxCpltCallback>
}
 8004336:	e7fb      	b.n	8004330 <UART_DMATransmitCplt+0x40>

08004338 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004338:	b508      	push	{r3, lr}
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800433a:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800433c:	e852 3f00 	ldrex	r3, [r2]
 8004340:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004344:	e842 3100 	strex	r1, r3, [r2]
 8004348:	2900      	cmp	r1, #0
 800434a:	d1f6      	bne.n	800433a <UART_EndTransmit_IT+0x2>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800434c:	2320      	movs	r3, #32
 800434e:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004352:	2300      	movs	r3, #0
 8004354:	6783      	str	r3, [r0, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004356:	f7fc ff8d 	bl	8001274 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800435a:	bd08      	pop	{r3, pc}

0800435c <HAL_UART_TxHalfCpltCallback>:
}
 800435c:	4770      	bx	lr

0800435e <UART_DMATxHalfCplt>:
{
 800435e:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 8004360:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8004362:	f7ff fffb 	bl	800435c <HAL_UART_TxHalfCpltCallback>
}
 8004366:	bd08      	pop	{r3, pc}

08004368 <HAL_UART_ErrorCallback>:
}
 8004368:	4770      	bx	lr

0800436a <UART_DMAError>:
{
 800436a:	b538      	push	{r3, r4, r5, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800436c:	6a84      	ldr	r4, [r0, #40]	; 0x28
  const HAL_UART_StateTypeDef gstate = huart->gState;
 800436e:	f8d4 2088 	ldr.w	r2, [r4, #136]	; 0x88
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8004372:	f8d4 508c 	ldr.w	r5, [r4, #140]	; 0x8c
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8004376:	6823      	ldr	r3, [r4, #0]
 8004378:	689b      	ldr	r3, [r3, #8]
 800437a:	f013 0f80 	tst.w	r3, #128	; 0x80
 800437e:	d001      	beq.n	8004384 <UART_DMAError+0x1a>
 8004380:	2a21      	cmp	r2, #33	; 0x21
 8004382:	d010      	beq.n	80043a6 <UART_DMAError+0x3c>
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8004384:	6823      	ldr	r3, [r4, #0]
 8004386:	689b      	ldr	r3, [r3, #8]
 8004388:	f013 0f40 	tst.w	r3, #64	; 0x40
 800438c:	d001      	beq.n	8004392 <UART_DMAError+0x28>
 800438e:	2d22      	cmp	r5, #34	; 0x22
 8004390:	d010      	beq.n	80043b4 <UART_DMAError+0x4a>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004392:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8004396:	f043 0310 	orr.w	r3, r3, #16
 800439a:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
  HAL_UART_ErrorCallback(huart);
 800439e:	4620      	mov	r0, r4
 80043a0:	f7ff ffe2 	bl	8004368 <HAL_UART_ErrorCallback>
}
 80043a4:	bd38      	pop	{r3, r4, r5, pc}
    huart->TxXferCount = 0U;
 80043a6:	2300      	movs	r3, #0
 80043a8:	f8a4 3056 	strh.w	r3, [r4, #86]	; 0x56
    UART_EndTxTransfer(huart);
 80043ac:	4620      	mov	r0, r4
 80043ae:	f7ff ff0b 	bl	80041c8 <UART_EndTxTransfer>
 80043b2:	e7e7      	b.n	8004384 <UART_DMAError+0x1a>
    huart->RxXferCount = 0U;
 80043b4:	2300      	movs	r3, #0
 80043b6:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 80043ba:	4620      	mov	r0, r4
 80043bc:	f7ff ff1d 	bl	80041fa <UART_EndRxTransfer>
 80043c0:	e7e7      	b.n	8004392 <UART_DMAError+0x28>

080043c2 <UART_DMAAbortOnError>:
{
 80043c2:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80043c4:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 80043c6:	2300      	movs	r3, #0
 80043c8:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
  huart->TxXferCount = 0U;
 80043cc:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
  HAL_UART_ErrorCallback(huart);
 80043d0:	f7ff ffca 	bl	8004368 <HAL_UART_ErrorCallback>
}
 80043d4:	bd08      	pop	{r3, pc}

080043d6 <HAL_UARTEx_RxEventCallback>:
}
 80043d6:	4770      	bx	lr

080043d8 <HAL_UART_IRQHandler>:
{
 80043d8:	b570      	push	{r4, r5, r6, lr}
 80043da:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80043dc:	6801      	ldr	r1, [r0, #0]
 80043de:	69cb      	ldr	r3, [r1, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80043e0:	6808      	ldr	r0, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80043e2:	688d      	ldr	r5, [r1, #8]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80043e4:	f640 020f 	movw	r2, #2063	; 0x80f
  if (errorflags == 0U)
 80043e8:	401a      	ands	r2, r3
 80043ea:	d108      	bne.n	80043fe <HAL_UART_IRQHandler+0x26>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80043ec:	f013 0f20 	tst.w	r3, #32
 80043f0:	d005      	beq.n	80043fe <HAL_UART_IRQHandler+0x26>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80043f2:	f010 0f20 	tst.w	r0, #32
 80043f6:	d134      	bne.n	8004462 <HAL_UART_IRQHandler+0x8a>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80043f8:	f015 5f80 	tst.w	r5, #268435456	; 0x10000000
 80043fc:	d131      	bne.n	8004462 <HAL_UART_IRQHandler+0x8a>
  if ((errorflags != 0U)
 80043fe:	b12a      	cbz	r2, 800440c <HAL_UART_IRQHandler+0x34>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8004400:	4a99      	ldr	r2, [pc, #612]	; (8004668 <HAL_UART_IRQHandler+0x290>)
 8004402:	402a      	ands	r2, r5
 8004404:	d133      	bne.n	800446e <HAL_UART_IRQHandler+0x96>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8004406:	4e99      	ldr	r6, [pc, #612]	; (800466c <HAL_UART_IRQHandler+0x294>)
 8004408:	4230      	tst	r0, r6
 800440a:	d130      	bne.n	800446e <HAL_UART_IRQHandler+0x96>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800440c:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800440e:	2a01      	cmp	r2, #1
 8004410:	f000 80c6 	beq.w	80045a0 <HAL_UART_IRQHandler+0x1c8>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004414:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8004418:	d003      	beq.n	8004422 <HAL_UART_IRQHandler+0x4a>
 800441a:	f415 0f80 	tst.w	r5, #4194304	; 0x400000
 800441e:	f040 8165 	bne.w	80046ec <HAL_UART_IRQHandler+0x314>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8004422:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004426:	d007      	beq.n	8004438 <HAL_UART_IRQHandler+0x60>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8004428:	f010 0f80 	tst.w	r0, #128	; 0x80
 800442c:	f040 8165 	bne.w	80046fa <HAL_UART_IRQHandler+0x322>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8004430:	f415 0f00 	tst.w	r5, #8388608	; 0x800000
 8004434:	f040 8161 	bne.w	80046fa <HAL_UART_IRQHandler+0x322>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004438:	f013 0f40 	tst.w	r3, #64	; 0x40
 800443c:	d003      	beq.n	8004446 <HAL_UART_IRQHandler+0x6e>
 800443e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004442:	f040 8161 	bne.w	8004708 <HAL_UART_IRQHandler+0x330>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8004446:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 800444a:	d003      	beq.n	8004454 <HAL_UART_IRQHandler+0x7c>
 800444c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8004450:	f040 815e 	bne.w	8004710 <HAL_UART_IRQHandler+0x338>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8004454:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8004458:	d002      	beq.n	8004460 <HAL_UART_IRQHandler+0x88>
 800445a:	2800      	cmp	r0, #0
 800445c:	f2c0 815c 	blt.w	8004718 <HAL_UART_IRQHandler+0x340>
}
 8004460:	bd70      	pop	{r4, r5, r6, pc}
      if (huart->RxISR != NULL)
 8004462:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8004464:	2b00      	cmp	r3, #0
 8004466:	d0fb      	beq.n	8004460 <HAL_UART_IRQHandler+0x88>
        huart->RxISR(huart);
 8004468:	4620      	mov	r0, r4
 800446a:	4798      	blx	r3
      return;
 800446c:	e7f8      	b.n	8004460 <HAL_UART_IRQHandler+0x88>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800446e:	f013 0f01 	tst.w	r3, #1
 8004472:	d009      	beq.n	8004488 <HAL_UART_IRQHandler+0xb0>
 8004474:	f410 7f80 	tst.w	r0, #256	; 0x100
 8004478:	d006      	beq.n	8004488 <HAL_UART_IRQHandler+0xb0>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800447a:	2601      	movs	r6, #1
 800447c:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800447e:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
 8004482:	4331      	orrs	r1, r6
 8004484:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004488:	f013 0f02 	tst.w	r3, #2
 800448c:	d00b      	beq.n	80044a6 <HAL_UART_IRQHandler+0xce>
 800448e:	f015 0f01 	tst.w	r5, #1
 8004492:	d008      	beq.n	80044a6 <HAL_UART_IRQHandler+0xce>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004494:	6821      	ldr	r1, [r4, #0]
 8004496:	2602      	movs	r6, #2
 8004498:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800449a:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
 800449e:	f041 0104 	orr.w	r1, r1, #4
 80044a2:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80044a6:	f013 0f04 	tst.w	r3, #4
 80044aa:	d00b      	beq.n	80044c4 <HAL_UART_IRQHandler+0xec>
 80044ac:	f015 0f01 	tst.w	r5, #1
 80044b0:	d008      	beq.n	80044c4 <HAL_UART_IRQHandler+0xec>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80044b2:	6821      	ldr	r1, [r4, #0]
 80044b4:	2604      	movs	r6, #4
 80044b6:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80044b8:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
 80044bc:	f041 0102 	orr.w	r1, r1, #2
 80044c0:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_ORE) != 0U)
 80044c4:	f013 0f08 	tst.w	r3, #8
 80044c8:	d00b      	beq.n	80044e2 <HAL_UART_IRQHandler+0x10a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80044ca:	f010 0f20 	tst.w	r0, #32
 80044ce:	d100      	bne.n	80044d2 <HAL_UART_IRQHandler+0xfa>
 80044d0:	b13a      	cbz	r2, 80044e2 <HAL_UART_IRQHandler+0x10a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80044d2:	6822      	ldr	r2, [r4, #0]
 80044d4:	2108      	movs	r1, #8
 80044d6:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80044d8:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 80044dc:	430a      	orrs	r2, r1
 80044de:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80044e2:	f413 6f00 	tst.w	r3, #2048	; 0x800
 80044e6:	d00c      	beq.n	8004502 <HAL_UART_IRQHandler+0x12a>
 80044e8:	f010 6f80 	tst.w	r0, #67108864	; 0x4000000
 80044ec:	d009      	beq.n	8004502 <HAL_UART_IRQHandler+0x12a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80044ee:	6822      	ldr	r2, [r4, #0]
 80044f0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80044f4:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80044f6:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 80044fa:	f042 0220 	orr.w	r2, r2, #32
 80044fe:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004502:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8004506:	2a00      	cmp	r2, #0
 8004508:	d0aa      	beq.n	8004460 <HAL_UART_IRQHandler+0x88>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800450a:	f013 0f20 	tst.w	r3, #32
 800450e:	d009      	beq.n	8004524 <HAL_UART_IRQHandler+0x14c>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004510:	f010 0f20 	tst.w	r0, #32
 8004514:	d102      	bne.n	800451c <HAL_UART_IRQHandler+0x144>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004516:	f015 5f80 	tst.w	r5, #268435456	; 0x10000000
 800451a:	d003      	beq.n	8004524 <HAL_UART_IRQHandler+0x14c>
        if (huart->RxISR != NULL)
 800451c:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800451e:	b10b      	cbz	r3, 8004524 <HAL_UART_IRQHandler+0x14c>
          huart->RxISR(huart);
 8004520:	4620      	mov	r0, r4
 8004522:	4798      	blx	r3
      errorcode = huart->ErrorCode;
 8004524:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004528:	6823      	ldr	r3, [r4, #0]
 800452a:	689b      	ldr	r3, [r3, #8]
 800452c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004530:	d102      	bne.n	8004538 <HAL_UART_IRQHandler+0x160>
 8004532:	f012 0f28 	tst.w	r2, #40	; 0x28
 8004536:	d02c      	beq.n	8004592 <HAL_UART_IRQHandler+0x1ba>
        UART_EndRxTransfer(huart);
 8004538:	4620      	mov	r0, r4
 800453a:	f7ff fe5e 	bl	80041fa <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800453e:	6823      	ldr	r3, [r4, #0]
 8004540:	689b      	ldr	r3, [r3, #8]
 8004542:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004546:	d020      	beq.n	800458a <HAL_UART_IRQHandler+0x1b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004548:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800454a:	f102 0308 	add.w	r3, r2, #8
 800454e:	e853 3f00 	ldrex	r3, [r3]
 8004552:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004556:	3208      	adds	r2, #8
 8004558:	e842 3100 	strex	r1, r3, [r2]
 800455c:	2900      	cmp	r1, #0
 800455e:	d1f3      	bne.n	8004548 <HAL_UART_IRQHandler+0x170>
          if (huart->hdmarx != NULL)
 8004560:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 8004564:	b16b      	cbz	r3, 8004582 <HAL_UART_IRQHandler+0x1aa>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004566:	4a42      	ldr	r2, [pc, #264]	; (8004670 <HAL_UART_IRQHandler+0x298>)
 8004568:	639a      	str	r2, [r3, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800456a:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 800456e:	f7fd fea3 	bl	80022b8 <HAL_DMA_Abort_IT>
 8004572:	2800      	cmp	r0, #0
 8004574:	f43f af74 	beq.w	8004460 <HAL_UART_IRQHandler+0x88>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004578:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 800457c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800457e:	4798      	blx	r3
 8004580:	e76e      	b.n	8004460 <HAL_UART_IRQHandler+0x88>
            HAL_UART_ErrorCallback(huart);
 8004582:	4620      	mov	r0, r4
 8004584:	f7ff fef0 	bl	8004368 <HAL_UART_ErrorCallback>
 8004588:	e76a      	b.n	8004460 <HAL_UART_IRQHandler+0x88>
          HAL_UART_ErrorCallback(huart);
 800458a:	4620      	mov	r0, r4
 800458c:	f7ff feec 	bl	8004368 <HAL_UART_ErrorCallback>
 8004590:	e766      	b.n	8004460 <HAL_UART_IRQHandler+0x88>
        HAL_UART_ErrorCallback(huart);
 8004592:	4620      	mov	r0, r4
 8004594:	f7ff fee8 	bl	8004368 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004598:	2300      	movs	r3, #0
 800459a:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
    return;
 800459e:	e75f      	b.n	8004460 <HAL_UART_IRQHandler+0x88>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80045a0:	f013 0f10 	tst.w	r3, #16
 80045a4:	f43f af36 	beq.w	8004414 <HAL_UART_IRQHandler+0x3c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80045a8:	f010 0f10 	tst.w	r0, #16
 80045ac:	f43f af32 	beq.w	8004414 <HAL_UART_IRQHandler+0x3c>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80045b0:	2310      	movs	r3, #16
 80045b2:	620b      	str	r3, [r1, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045b4:	6823      	ldr	r3, [r4, #0]
 80045b6:	689b      	ldr	r3, [r3, #8]
 80045b8:	f013 0f40 	tst.w	r3, #64	; 0x40
 80045bc:	d05a      	beq.n	8004674 <HAL_UART_IRQHandler+0x29c>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80045be:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 80045c2:	6813      	ldr	r3, [r2, #0]
 80045c4:	685b      	ldr	r3, [r3, #4]
 80045c6:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	f43f af49 	beq.w	8004460 <HAL_UART_IRQHandler+0x88>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80045ce:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 80045d2:	4299      	cmp	r1, r3
 80045d4:	f67f af44 	bls.w	8004460 <HAL_UART_IRQHandler+0x88>
        huart->RxXferCount = nb_remaining_rx_data;
 80045d8:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80045dc:	6813      	ldr	r3, [r2, #0]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f013 0f20 	tst.w	r3, #32
 80045e4:	d132      	bne.n	800464c <HAL_UART_IRQHandler+0x274>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80045e6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045e8:	e852 3f00 	ldrex	r3, [r2]
 80045ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045f0:	e842 3100 	strex	r1, r3, [r2]
 80045f4:	2900      	cmp	r1, #0
 80045f6:	d1f6      	bne.n	80045e6 <HAL_UART_IRQHandler+0x20e>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045f8:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045fa:	f102 0308 	add.w	r3, r2, #8
 80045fe:	e853 3f00 	ldrex	r3, [r3]
 8004602:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004606:	3208      	adds	r2, #8
 8004608:	e842 3100 	strex	r1, r3, [r2]
 800460c:	2900      	cmp	r1, #0
 800460e:	d1f3      	bne.n	80045f8 <HAL_UART_IRQHandler+0x220>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004610:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004612:	f102 0308 	add.w	r3, r2, #8
 8004616:	e853 3f00 	ldrex	r3, [r3]
 800461a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800461e:	3208      	adds	r2, #8
 8004620:	e842 3100 	strex	r1, r3, [r2]
 8004624:	2900      	cmp	r1, #0
 8004626:	d1f3      	bne.n	8004610 <HAL_UART_IRQHandler+0x238>
          huart->RxState = HAL_UART_STATE_READY;
 8004628:	2320      	movs	r3, #32
 800462a:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800462e:	2300      	movs	r3, #0
 8004630:	66e3      	str	r3, [r4, #108]	; 0x6c
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004632:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004634:	e852 3f00 	ldrex	r3, [r2]
 8004638:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800463c:	e842 3100 	strex	r1, r3, [r2]
 8004640:	2900      	cmp	r1, #0
 8004642:	d1f6      	bne.n	8004632 <HAL_UART_IRQHandler+0x25a>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004644:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8004648:	f7fd fdfc 	bl	8002244 <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800464c:	2302      	movs	r3, #2
 800464e:	6723      	str	r3, [r4, #112]	; 0x70
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004650:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 8004654:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8004658:	b29b      	uxth	r3, r3
 800465a:	1ac9      	subs	r1, r1, r3
 800465c:	b289      	uxth	r1, r1
 800465e:	4620      	mov	r0, r4
 8004660:	f7ff feb9 	bl	80043d6 <HAL_UARTEx_RxEventCallback>
      return;
 8004664:	e6fc      	b.n	8004460 <HAL_UART_IRQHandler+0x88>
 8004666:	bf00      	nop
 8004668:	10000001 	.word	0x10000001
 800466c:	04000120 	.word	0x04000120
 8004670:	080043c3 	.word	0x080043c3
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004674:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 8004678:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 800467c:	b29b      	uxth	r3, r3
 800467e:	1ac9      	subs	r1, r1, r3
 8004680:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 8004682:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8004686:	b29b      	uxth	r3, r3
 8004688:	2b00      	cmp	r3, #0
 800468a:	f43f aee9 	beq.w	8004460 <HAL_UART_IRQHandler+0x88>
          && (nb_rx_data > 0U))
 800468e:	2900      	cmp	r1, #0
 8004690:	f43f aee6 	beq.w	8004460 <HAL_UART_IRQHandler+0x88>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004694:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004696:	e852 3f00 	ldrex	r3, [r2]
 800469a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800469e:	e842 3000 	strex	r0, r3, [r2]
 80046a2:	2800      	cmp	r0, #0
 80046a4:	d1f6      	bne.n	8004694 <HAL_UART_IRQHandler+0x2bc>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80046a6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046a8:	f102 0308 	add.w	r3, r2, #8
 80046ac:	e853 3f00 	ldrex	r3, [r3]
 80046b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80046b4:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046b8:	3208      	adds	r2, #8
 80046ba:	e842 3000 	strex	r0, r3, [r2]
 80046be:	2800      	cmp	r0, #0
 80046c0:	d1f1      	bne.n	80046a6 <HAL_UART_IRQHandler+0x2ce>
        huart->RxState = HAL_UART_STATE_READY;
 80046c2:	2320      	movs	r3, #32
 80046c4:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046c8:	2300      	movs	r3, #0
 80046ca:	66e3      	str	r3, [r4, #108]	; 0x6c
        huart->RxISR = NULL;
 80046cc:	6763      	str	r3, [r4, #116]	; 0x74
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80046ce:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046d0:	e852 3f00 	ldrex	r3, [r2]
 80046d4:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046d8:	e842 3000 	strex	r0, r3, [r2]
 80046dc:	2800      	cmp	r0, #0
 80046de:	d1f6      	bne.n	80046ce <HAL_UART_IRQHandler+0x2f6>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80046e0:	2302      	movs	r3, #2
 80046e2:	6723      	str	r3, [r4, #112]	; 0x70
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80046e4:	4620      	mov	r0, r4
 80046e6:	f7ff fe76 	bl	80043d6 <HAL_UARTEx_RxEventCallback>
      return;
 80046ea:	e6b9      	b.n	8004460 <HAL_UART_IRQHandler+0x88>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80046ec:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80046f0:	620b      	str	r3, [r1, #32]
    HAL_UARTEx_WakeupCallback(huart);
 80046f2:	4620      	mov	r0, r4
 80046f4:	f000 fe62 	bl	80053bc <HAL_UARTEx_WakeupCallback>
    return;
 80046f8:	e6b2      	b.n	8004460 <HAL_UART_IRQHandler+0x88>
    if (huart->TxISR != NULL)
 80046fa:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	f43f aeaf 	beq.w	8004460 <HAL_UART_IRQHandler+0x88>
      huart->TxISR(huart);
 8004702:	4620      	mov	r0, r4
 8004704:	4798      	blx	r3
    return;
 8004706:	e6ab      	b.n	8004460 <HAL_UART_IRQHandler+0x88>
    UART_EndTransmit_IT(huart);
 8004708:	4620      	mov	r0, r4
 800470a:	f7ff fe15 	bl	8004338 <UART_EndTransmit_IT>
    return;
 800470e:	e6a7      	b.n	8004460 <HAL_UART_IRQHandler+0x88>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8004710:	4620      	mov	r0, r4
 8004712:	f000 fe55 	bl	80053c0 <HAL_UARTEx_TxFifoEmptyCallback>
    return;
 8004716:	e6a3      	b.n	8004460 <HAL_UART_IRQHandler+0x88>
    HAL_UARTEx_RxFifoFullCallback(huart);
 8004718:	4620      	mov	r0, r4
 800471a:	f000 fe50 	bl	80053be <HAL_UARTEx_RxFifoFullCallback>
    return;
 800471e:	e69f      	b.n	8004460 <HAL_UART_IRQHandler+0x88>

08004720 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004720:	b508      	push	{r3, lr}
  uint16_t uhMask = huart->Mask;
 8004722:	f8b0 3060 	ldrh.w	r3, [r0, #96]	; 0x60
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004726:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 800472a:	2a22      	cmp	r2, #34	; 0x22
 800472c:	d005      	beq.n	800473a <UART_RxISR_8BIT+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800472e:	6802      	ldr	r2, [r0, #0]
 8004730:	6993      	ldr	r3, [r2, #24]
 8004732:	f043 0308 	orr.w	r3, r3, #8
 8004736:	6193      	str	r3, [r2, #24]
  }
}
 8004738:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800473a:	6802      	ldr	r2, [r0, #0]
 800473c:	6a51      	ldr	r1, [r2, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800473e:	b2db      	uxtb	r3, r3
 8004740:	6d82      	ldr	r2, [r0, #88]	; 0x58
 8004742:	400b      	ands	r3, r1
 8004744:	7013      	strb	r3, [r2, #0]
    huart->pRxBuffPtr++;
 8004746:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8004748:	3301      	adds	r3, #1
 800474a:	6583      	str	r3, [r0, #88]	; 0x58
    huart->RxXferCount--;
 800474c:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 8004750:	b29b      	uxth	r3, r3
 8004752:	3b01      	subs	r3, #1
 8004754:	b29b      	uxth	r3, r3
 8004756:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
    if (huart->RxXferCount == 0U)
 800475a:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 800475e:	b29b      	uxth	r3, r3
 8004760:	2b00      	cmp	r3, #0
 8004762:	d1e9      	bne.n	8004738 <UART_RxISR_8BIT+0x18>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004764:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004766:	e852 3f00 	ldrex	r3, [r2]
 800476a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800476e:	e842 3100 	strex	r1, r3, [r2]
 8004772:	2900      	cmp	r1, #0
 8004774:	d1f6      	bne.n	8004764 <UART_RxISR_8BIT+0x44>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004776:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004778:	f102 0308 	add.w	r3, r2, #8
 800477c:	e853 3f00 	ldrex	r3, [r3]
 8004780:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004784:	3208      	adds	r2, #8
 8004786:	e842 3100 	strex	r1, r3, [r2]
 800478a:	2900      	cmp	r1, #0
 800478c:	d1f3      	bne.n	8004776 <UART_RxISR_8BIT+0x56>
      huart->RxState = HAL_UART_STATE_READY;
 800478e:	2320      	movs	r3, #32
 8004790:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
      huart->RxISR = NULL;
 8004794:	2300      	movs	r3, #0
 8004796:	6743      	str	r3, [r0, #116]	; 0x74
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004798:	6703      	str	r3, [r0, #112]	; 0x70
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800479a:	6803      	ldr	r3, [r0, #0]
 800479c:	4a16      	ldr	r2, [pc, #88]	; (80047f8 <UART_RxISR_8BIT+0xd8>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d00c      	beq.n	80047bc <UART_RxISR_8BIT+0x9c>
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 80047a8:	d008      	beq.n	80047bc <UART_RxISR_8BIT+0x9c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80047aa:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047ac:	e852 3f00 	ldrex	r3, [r2]
 80047b0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047b4:	e842 3100 	strex	r1, r3, [r2]
 80047b8:	2900      	cmp	r1, #0
 80047ba:	d1f6      	bne.n	80047aa <UART_RxISR_8BIT+0x8a>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047bc:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 80047be:	2b01      	cmp	r3, #1
 80047c0:	d116      	bne.n	80047f0 <UART_RxISR_8BIT+0xd0>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047c2:	2300      	movs	r3, #0
 80047c4:	66c3      	str	r3, [r0, #108]	; 0x6c
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80047c6:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047c8:	e852 3f00 	ldrex	r3, [r2]
 80047cc:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047d0:	e842 3100 	strex	r1, r3, [r2]
 80047d4:	2900      	cmp	r1, #0
 80047d6:	d1f6      	bne.n	80047c6 <UART_RxISR_8BIT+0xa6>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80047d8:	6803      	ldr	r3, [r0, #0]
 80047da:	69da      	ldr	r2, [r3, #28]
 80047dc:	f012 0f10 	tst.w	r2, #16
 80047e0:	d001      	beq.n	80047e6 <UART_RxISR_8BIT+0xc6>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80047e2:	2210      	movs	r2, #16
 80047e4:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80047e6:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
 80047ea:	f7ff fdf4 	bl	80043d6 <HAL_UARTEx_RxEventCallback>
 80047ee:	e7a3      	b.n	8004738 <UART_RxISR_8BIT+0x18>
        HAL_UART_RxCpltCallback(huart);
 80047f0:	f7fc fd50 	bl	8001294 <HAL_UART_RxCpltCallback>
 80047f4:	e7a0      	b.n	8004738 <UART_RxISR_8BIT+0x18>
 80047f6:	bf00      	nop
 80047f8:	40008000 	.word	0x40008000

080047fc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80047fc:	b508      	push	{r3, lr}
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80047fe:	f8b0 2060 	ldrh.w	r2, [r0, #96]	; 0x60
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004802:	f8d0 308c 	ldr.w	r3, [r0, #140]	; 0x8c
 8004806:	2b22      	cmp	r3, #34	; 0x22
 8004808:	d005      	beq.n	8004816 <UART_RxISR_16BIT+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800480a:	6802      	ldr	r2, [r0, #0]
 800480c:	6993      	ldr	r3, [r2, #24]
 800480e:	f043 0308 	orr.w	r3, r3, #8
 8004812:	6193      	str	r3, [r2, #24]
  }
}
 8004814:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004816:	6803      	ldr	r3, [r0, #0]
 8004818:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800481a:	6d81      	ldr	r1, [r0, #88]	; 0x58
    *tmp = (uint16_t)(uhdata & uhMask);
 800481c:	4013      	ands	r3, r2
 800481e:	800b      	strh	r3, [r1, #0]
    huart->pRxBuffPtr += 2U;
 8004820:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8004822:	3302      	adds	r3, #2
 8004824:	6583      	str	r3, [r0, #88]	; 0x58
    huart->RxXferCount--;
 8004826:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 800482a:	b29b      	uxth	r3, r3
 800482c:	3b01      	subs	r3, #1
 800482e:	b29b      	uxth	r3, r3
 8004830:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
    if (huart->RxXferCount == 0U)
 8004834:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 8004838:	b29b      	uxth	r3, r3
 800483a:	2b00      	cmp	r3, #0
 800483c:	d1ea      	bne.n	8004814 <UART_RxISR_16BIT+0x18>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800483e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004840:	e852 3f00 	ldrex	r3, [r2]
 8004844:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004848:	e842 3100 	strex	r1, r3, [r2]
 800484c:	2900      	cmp	r1, #0
 800484e:	d1f6      	bne.n	800483e <UART_RxISR_16BIT+0x42>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004850:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004852:	f102 0308 	add.w	r3, r2, #8
 8004856:	e853 3f00 	ldrex	r3, [r3]
 800485a:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800485e:	3208      	adds	r2, #8
 8004860:	e842 3100 	strex	r1, r3, [r2]
 8004864:	2900      	cmp	r1, #0
 8004866:	d1f3      	bne.n	8004850 <UART_RxISR_16BIT+0x54>
      huart->RxState = HAL_UART_STATE_READY;
 8004868:	2320      	movs	r3, #32
 800486a:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
      huart->RxISR = NULL;
 800486e:	2300      	movs	r3, #0
 8004870:	6743      	str	r3, [r0, #116]	; 0x74
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004872:	6703      	str	r3, [r0, #112]	; 0x70
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004874:	6803      	ldr	r3, [r0, #0]
 8004876:	4a16      	ldr	r2, [pc, #88]	; (80048d0 <UART_RxISR_16BIT+0xd4>)
 8004878:	4293      	cmp	r3, r2
 800487a:	d00c      	beq.n	8004896 <UART_RxISR_16BIT+0x9a>
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8004882:	d008      	beq.n	8004896 <UART_RxISR_16BIT+0x9a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004884:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004886:	e852 3f00 	ldrex	r3, [r2]
 800488a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800488e:	e842 3100 	strex	r1, r3, [r2]
 8004892:	2900      	cmp	r1, #0
 8004894:	d1f6      	bne.n	8004884 <UART_RxISR_16BIT+0x88>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004896:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8004898:	2b01      	cmp	r3, #1
 800489a:	d116      	bne.n	80048ca <UART_RxISR_16BIT+0xce>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800489c:	2300      	movs	r3, #0
 800489e:	66c3      	str	r3, [r0, #108]	; 0x6c
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048a0:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048a2:	e852 3f00 	ldrex	r3, [r2]
 80048a6:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048aa:	e842 3100 	strex	r1, r3, [r2]
 80048ae:	2900      	cmp	r1, #0
 80048b0:	d1f6      	bne.n	80048a0 <UART_RxISR_16BIT+0xa4>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80048b2:	6803      	ldr	r3, [r0, #0]
 80048b4:	69da      	ldr	r2, [r3, #28]
 80048b6:	f012 0f10 	tst.w	r2, #16
 80048ba:	d001      	beq.n	80048c0 <UART_RxISR_16BIT+0xc4>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80048bc:	2210      	movs	r2, #16
 80048be:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80048c0:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
 80048c4:	f7ff fd87 	bl	80043d6 <HAL_UARTEx_RxEventCallback>
 80048c8:	e7a4      	b.n	8004814 <UART_RxISR_16BIT+0x18>
        HAL_UART_RxCpltCallback(huart);
 80048ca:	f7fc fce3 	bl	8001294 <HAL_UART_RxCpltCallback>
 80048ce:	e7a1      	b.n	8004814 <UART_RxISR_16BIT+0x18>
 80048d0:	40008000 	.word	0x40008000

080048d4 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80048d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  uint16_t  uhMask = huart->Mask;
 80048d8:	f8b0 6060 	ldrh.w	r6, [r0, #96]	; 0x60
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80048dc:	6803      	ldr	r3, [r0, #0]
 80048de:	69dd      	ldr	r5, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80048e0:	f8d3 9000 	ldr.w	r9, [r3]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80048e4:	f8d3 8008 	ldr.w	r8, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80048e8:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 80048ec:	2a22      	cmp	r2, #34	; 0x22
 80048ee:	d005      	beq.n	80048fc <UART_RxISR_8BIT_FIFOEN+0x28>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80048f0:	699a      	ldr	r2, [r3, #24]
 80048f2:	f042 0208 	orr.w	r2, r2, #8
 80048f6:	619a      	str	r2, [r3, #24]
  }
}
 80048f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80048fc:	4604      	mov	r4, r0
    nb_rx_data = huart->NbRxDataToProcess;
 80048fe:	f8b0 7068 	ldrh.w	r7, [r0, #104]	; 0x68
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004902:	e008      	b.n	8004916 <UART_RxISR_8BIT_FIFOEN+0x42>
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004904:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8004908:	2b00      	cmp	r3, #0
 800490a:	d14c      	bne.n	80049a6 <UART_RxISR_8BIT_FIFOEN+0xd2>
      if (huart->RxXferCount == 0U)
 800490c:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8004910:	b29b      	uxth	r3, r3
 8004912:	2b00      	cmp	r3, #0
 8004914:	d04e      	beq.n	80049b4 <UART_RxISR_8BIT_FIFOEN+0xe0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004916:	2f00      	cmp	r7, #0
 8004918:	f000 809a 	beq.w	8004a50 <UART_RxISR_8BIT_FIFOEN+0x17c>
 800491c:	f015 0f20 	tst.w	r5, #32
 8004920:	f000 8096 	beq.w	8004a50 <UART_RxISR_8BIT_FIFOEN+0x17c>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004924:	6823      	ldr	r3, [r4, #0]
 8004926:	6a59      	ldr	r1, [r3, #36]	; 0x24
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004928:	b2f3      	uxtb	r3, r6
 800492a:	6da2      	ldr	r2, [r4, #88]	; 0x58
 800492c:	400b      	ands	r3, r1
 800492e:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr++;
 8004930:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004932:	3301      	adds	r3, #1
 8004934:	65a3      	str	r3, [r4, #88]	; 0x58
      huart->RxXferCount--;
 8004936:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 800493a:	b29b      	uxth	r3, r3
 800493c:	3b01      	subs	r3, #1
 800493e:	b29b      	uxth	r3, r3
 8004940:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8004944:	6823      	ldr	r3, [r4, #0]
 8004946:	69dd      	ldr	r5, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8004948:	f015 0f07 	tst.w	r5, #7
 800494c:	d0de      	beq.n	800490c <UART_RxISR_8BIT_FIFOEN+0x38>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800494e:	f015 0f01 	tst.w	r5, #1
 8004952:	d009      	beq.n	8004968 <UART_RxISR_8BIT_FIFOEN+0x94>
 8004954:	f419 7f80 	tst.w	r9, #256	; 0x100
 8004958:	d006      	beq.n	8004968 <UART_RxISR_8BIT_FIFOEN+0x94>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800495a:	2201      	movs	r2, #1
 800495c:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800495e:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8004962:	4313      	orrs	r3, r2
 8004964:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004968:	f015 0f02 	tst.w	r5, #2
 800496c:	d00b      	beq.n	8004986 <UART_RxISR_8BIT_FIFOEN+0xb2>
 800496e:	f018 0f01 	tst.w	r8, #1
 8004972:	d008      	beq.n	8004986 <UART_RxISR_8BIT_FIFOEN+0xb2>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004974:	6823      	ldr	r3, [r4, #0]
 8004976:	2202      	movs	r2, #2
 8004978:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800497a:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800497e:	f043 0304 	orr.w	r3, r3, #4
 8004982:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004986:	f015 0f04 	tst.w	r5, #4
 800498a:	d0bb      	beq.n	8004904 <UART_RxISR_8BIT_FIFOEN+0x30>
 800498c:	f018 0f01 	tst.w	r8, #1
 8004990:	d0b8      	beq.n	8004904 <UART_RxISR_8BIT_FIFOEN+0x30>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004992:	6823      	ldr	r3, [r4, #0]
 8004994:	2204      	movs	r2, #4
 8004996:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004998:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800499c:	f043 0302 	orr.w	r3, r3, #2
 80049a0:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 80049a4:	e7ae      	b.n	8004904 <UART_RxISR_8BIT_FIFOEN+0x30>
          HAL_UART_ErrorCallback(huart);
 80049a6:	4620      	mov	r0, r4
 80049a8:	f7ff fcde 	bl	8004368 <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049ac:	2300      	movs	r3, #0
 80049ae:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 80049b2:	e7ab      	b.n	800490c <UART_RxISR_8BIT_FIFOEN+0x38>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80049b4:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049b6:	e852 3f00 	ldrex	r3, [r2]
 80049ba:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049be:	e842 3100 	strex	r1, r3, [r2]
 80049c2:	2900      	cmp	r1, #0
 80049c4:	d1f6      	bne.n	80049b4 <UART_RxISR_8BIT_FIFOEN+0xe0>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80049c6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049c8:	f102 0308 	add.w	r3, r2, #8
 80049cc:	e853 3f00 	ldrex	r3, [r3]
 80049d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80049d4:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049d8:	3208      	adds	r2, #8
 80049da:	e842 3100 	strex	r1, r3, [r2]
 80049de:	2900      	cmp	r1, #0
 80049e0:	d1f1      	bne.n	80049c6 <UART_RxISR_8BIT_FIFOEN+0xf2>
        huart->RxState = HAL_UART_STATE_READY;
 80049e2:	2320      	movs	r3, #32
 80049e4:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        huart->RxISR = NULL;
 80049e8:	2300      	movs	r3, #0
 80049ea:	6763      	str	r3, [r4, #116]	; 0x74
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80049ec:	6723      	str	r3, [r4, #112]	; 0x70
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80049ee:	6823      	ldr	r3, [r4, #0]
 80049f0:	4a29      	ldr	r2, [pc, #164]	; (8004a98 <UART_RxISR_8BIT_FIFOEN+0x1c4>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d003      	beq.n	80049fe <UART_RxISR_8BIT_FIFOEN+0x12a>
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80049f6:	685b      	ldr	r3, [r3, #4]
 80049f8:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 80049fc:	d106      	bne.n	8004a0c <UART_RxISR_8BIT_FIFOEN+0x138>
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80049fe:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8004a00:	2b01      	cmp	r3, #1
 8004a02:	d00d      	beq.n	8004a20 <UART_RxISR_8BIT_FIFOEN+0x14c>
          HAL_UART_RxCpltCallback(huart);
 8004a04:	4620      	mov	r0, r4
 8004a06:	f7fc fc45 	bl	8001294 <HAL_UART_RxCpltCallback>
 8004a0a:	e784      	b.n	8004916 <UART_RxISR_8BIT_FIFOEN+0x42>
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004a0c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a0e:	e852 3f00 	ldrex	r3, [r2]
 8004a12:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a16:	e842 3100 	strex	r1, r3, [r2]
 8004a1a:	2900      	cmp	r1, #0
 8004a1c:	d1f6      	bne.n	8004a0c <UART_RxISR_8BIT_FIFOEN+0x138>
 8004a1e:	e7ee      	b.n	80049fe <UART_RxISR_8BIT_FIFOEN+0x12a>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a20:	2300      	movs	r3, #0
 8004a22:	66e3      	str	r3, [r4, #108]	; 0x6c
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a24:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a26:	e852 3f00 	ldrex	r3, [r2]
 8004a2a:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a2e:	e842 3100 	strex	r1, r3, [r2]
 8004a32:	2900      	cmp	r1, #0
 8004a34:	d1f6      	bne.n	8004a24 <UART_RxISR_8BIT_FIFOEN+0x150>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004a36:	6823      	ldr	r3, [r4, #0]
 8004a38:	69da      	ldr	r2, [r3, #28]
 8004a3a:	f012 0f10 	tst.w	r2, #16
 8004a3e:	d001      	beq.n	8004a44 <UART_RxISR_8BIT_FIFOEN+0x170>
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004a40:	2210      	movs	r2, #16
 8004a42:	621a      	str	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004a44:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 8004a48:	4620      	mov	r0, r4
 8004a4a:	f7ff fcc4 	bl	80043d6 <HAL_UARTEx_RxEventCallback>
 8004a4e:	e762      	b.n	8004916 <UART_RxISR_8BIT_FIFOEN+0x42>
    rxdatacount = huart->RxXferCount;
 8004a50:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8004a54:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	f43f af4e 	beq.w	80048f8 <UART_RxISR_8BIT_FIFOEN+0x24>
 8004a5c:	f8b4 2068 	ldrh.w	r2, [r4, #104]	; 0x68
 8004a60:	429a      	cmp	r2, r3
 8004a62:	f67f af49 	bls.w	80048f8 <UART_RxISR_8BIT_FIFOEN+0x24>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8004a66:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a68:	f102 0308 	add.w	r3, r2, #8
 8004a6c:	e853 3f00 	ldrex	r3, [r3]
 8004a70:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a74:	3208      	adds	r2, #8
 8004a76:	e842 3100 	strex	r1, r3, [r2]
 8004a7a:	2900      	cmp	r1, #0
 8004a7c:	d1f3      	bne.n	8004a66 <UART_RxISR_8BIT_FIFOEN+0x192>
      huart->RxISR = UART_RxISR_8BIT;
 8004a7e:	4b07      	ldr	r3, [pc, #28]	; (8004a9c <UART_RxISR_8BIT_FIFOEN+0x1c8>)
 8004a80:	6763      	str	r3, [r4, #116]	; 0x74
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8004a82:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a84:	e852 3f00 	ldrex	r3, [r2]
 8004a88:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a8c:	e842 3100 	strex	r1, r3, [r2]
 8004a90:	2900      	cmp	r1, #0
 8004a92:	d1f6      	bne.n	8004a82 <UART_RxISR_8BIT_FIFOEN+0x1ae>
 8004a94:	e730      	b.n	80048f8 <UART_RxISR_8BIT_FIFOEN+0x24>
 8004a96:	bf00      	nop
 8004a98:	40008000 	.word	0x40008000
 8004a9c:	08004721 	.word	0x08004721

08004aa0 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8004aa0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8004aa4:	f8b0 6060 	ldrh.w	r6, [r0, #96]	; 0x60
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8004aa8:	6803      	ldr	r3, [r0, #0]
 8004aaa:	69dd      	ldr	r5, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8004aac:	f8d3 9000 	ldr.w	r9, [r3]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8004ab0:	f8d3 8008 	ldr.w	r8, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004ab4:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 8004ab8:	2a22      	cmp	r2, #34	; 0x22
 8004aba:	d005      	beq.n	8004ac8 <UART_RxISR_16BIT_FIFOEN+0x28>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004abc:	699a      	ldr	r2, [r3, #24]
 8004abe:	f042 0208 	orr.w	r2, r2, #8
 8004ac2:	619a      	str	r2, [r3, #24]
  }
}
 8004ac4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004ac8:	4604      	mov	r4, r0
    nb_rx_data = huart->NbRxDataToProcess;
 8004aca:	f8b0 7068 	ldrh.w	r7, [r0, #104]	; 0x68
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004ace:	e008      	b.n	8004ae2 <UART_RxISR_16BIT_FIFOEN+0x42>
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004ad0:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d14b      	bne.n	8004b70 <UART_RxISR_16BIT_FIFOEN+0xd0>
      if (huart->RxXferCount == 0U)
 8004ad8:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8004adc:	b29b      	uxth	r3, r3
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d04d      	beq.n	8004b7e <UART_RxISR_16BIT_FIFOEN+0xde>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004ae2:	2f00      	cmp	r7, #0
 8004ae4:	f000 8099 	beq.w	8004c1a <UART_RxISR_16BIT_FIFOEN+0x17a>
 8004ae8:	f015 0f20 	tst.w	r5, #32
 8004aec:	f000 8095 	beq.w	8004c1a <UART_RxISR_16BIT_FIFOEN+0x17a>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004af0:	6823      	ldr	r3, [r4, #0]
 8004af2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004af4:	6da2      	ldr	r2, [r4, #88]	; 0x58
      *tmp = (uint16_t)(uhdata & uhMask);
 8004af6:	4033      	ands	r3, r6
 8004af8:	8013      	strh	r3, [r2, #0]
      huart->pRxBuffPtr += 2U;
 8004afa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004afc:	3302      	adds	r3, #2
 8004afe:	65a3      	str	r3, [r4, #88]	; 0x58
      huart->RxXferCount--;
 8004b00:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8004b04:	b29b      	uxth	r3, r3
 8004b06:	3b01      	subs	r3, #1
 8004b08:	b29b      	uxth	r3, r3
 8004b0a:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8004b0e:	6823      	ldr	r3, [r4, #0]
 8004b10:	69dd      	ldr	r5, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8004b12:	f015 0f07 	tst.w	r5, #7
 8004b16:	d0df      	beq.n	8004ad8 <UART_RxISR_16BIT_FIFOEN+0x38>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004b18:	f015 0f01 	tst.w	r5, #1
 8004b1c:	d009      	beq.n	8004b32 <UART_RxISR_16BIT_FIFOEN+0x92>
 8004b1e:	f419 7f80 	tst.w	r9, #256	; 0x100
 8004b22:	d006      	beq.n	8004b32 <UART_RxISR_16BIT_FIFOEN+0x92>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004b24:	2201      	movs	r2, #1
 8004b26:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004b28:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8004b2c:	4313      	orrs	r3, r2
 8004b2e:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004b32:	f015 0f02 	tst.w	r5, #2
 8004b36:	d00b      	beq.n	8004b50 <UART_RxISR_16BIT_FIFOEN+0xb0>
 8004b38:	f018 0f01 	tst.w	r8, #1
 8004b3c:	d008      	beq.n	8004b50 <UART_RxISR_16BIT_FIFOEN+0xb0>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004b3e:	6823      	ldr	r3, [r4, #0]
 8004b40:	2202      	movs	r2, #2
 8004b42:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004b44:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8004b48:	f043 0304 	orr.w	r3, r3, #4
 8004b4c:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004b50:	f015 0f04 	tst.w	r5, #4
 8004b54:	d0bc      	beq.n	8004ad0 <UART_RxISR_16BIT_FIFOEN+0x30>
 8004b56:	f018 0f01 	tst.w	r8, #1
 8004b5a:	d0b9      	beq.n	8004ad0 <UART_RxISR_16BIT_FIFOEN+0x30>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004b5c:	6823      	ldr	r3, [r4, #0]
 8004b5e:	2204      	movs	r2, #4
 8004b60:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004b62:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8004b66:	f043 0302 	orr.w	r3, r3, #2
 8004b6a:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 8004b6e:	e7af      	b.n	8004ad0 <UART_RxISR_16BIT_FIFOEN+0x30>
          HAL_UART_ErrorCallback(huart);
 8004b70:	4620      	mov	r0, r4
 8004b72:	f7ff fbf9 	bl	8004368 <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b76:	2300      	movs	r3, #0
 8004b78:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 8004b7c:	e7ac      	b.n	8004ad8 <UART_RxISR_16BIT_FIFOEN+0x38>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004b7e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b80:	e852 3f00 	ldrex	r3, [r2]
 8004b84:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b88:	e842 3100 	strex	r1, r3, [r2]
 8004b8c:	2900      	cmp	r1, #0
 8004b8e:	d1f6      	bne.n	8004b7e <UART_RxISR_16BIT_FIFOEN+0xde>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004b90:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b92:	f102 0308 	add.w	r3, r2, #8
 8004b96:	e853 3f00 	ldrex	r3, [r3]
 8004b9a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b9e:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ba2:	3208      	adds	r2, #8
 8004ba4:	e842 3100 	strex	r1, r3, [r2]
 8004ba8:	2900      	cmp	r1, #0
 8004baa:	d1f1      	bne.n	8004b90 <UART_RxISR_16BIT_FIFOEN+0xf0>
        huart->RxState = HAL_UART_STATE_READY;
 8004bac:	2320      	movs	r3, #32
 8004bae:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        huart->RxISR = NULL;
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	6763      	str	r3, [r4, #116]	; 0x74
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004bb6:	6723      	str	r3, [r4, #112]	; 0x70
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004bb8:	6823      	ldr	r3, [r4, #0]
 8004bba:	4a29      	ldr	r2, [pc, #164]	; (8004c60 <UART_RxISR_16BIT_FIFOEN+0x1c0>)
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d003      	beq.n	8004bc8 <UART_RxISR_16BIT_FIFOEN+0x128>
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004bc0:	685b      	ldr	r3, [r3, #4]
 8004bc2:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8004bc6:	d106      	bne.n	8004bd6 <UART_RxISR_16BIT_FIFOEN+0x136>
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004bc8:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8004bca:	2b01      	cmp	r3, #1
 8004bcc:	d00d      	beq.n	8004bea <UART_RxISR_16BIT_FIFOEN+0x14a>
          HAL_UART_RxCpltCallback(huart);
 8004bce:	4620      	mov	r0, r4
 8004bd0:	f7fc fb60 	bl	8001294 <HAL_UART_RxCpltCallback>
 8004bd4:	e785      	b.n	8004ae2 <UART_RxISR_16BIT_FIFOEN+0x42>
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004bd6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bd8:	e852 3f00 	ldrex	r3, [r2]
 8004bdc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004be0:	e842 3100 	strex	r1, r3, [r2]
 8004be4:	2900      	cmp	r1, #0
 8004be6:	d1f6      	bne.n	8004bd6 <UART_RxISR_16BIT_FIFOEN+0x136>
 8004be8:	e7ee      	b.n	8004bc8 <UART_RxISR_16BIT_FIFOEN+0x128>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bea:	2300      	movs	r3, #0
 8004bec:	66e3      	str	r3, [r4, #108]	; 0x6c
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bee:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bf0:	e852 3f00 	ldrex	r3, [r2]
 8004bf4:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bf8:	e842 3100 	strex	r1, r3, [r2]
 8004bfc:	2900      	cmp	r1, #0
 8004bfe:	d1f6      	bne.n	8004bee <UART_RxISR_16BIT_FIFOEN+0x14e>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004c00:	6823      	ldr	r3, [r4, #0]
 8004c02:	69da      	ldr	r2, [r3, #28]
 8004c04:	f012 0f10 	tst.w	r2, #16
 8004c08:	d001      	beq.n	8004c0e <UART_RxISR_16BIT_FIFOEN+0x16e>
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004c0a:	2210      	movs	r2, #16
 8004c0c:	621a      	str	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004c0e:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 8004c12:	4620      	mov	r0, r4
 8004c14:	f7ff fbdf 	bl	80043d6 <HAL_UARTEx_RxEventCallback>
 8004c18:	e763      	b.n	8004ae2 <UART_RxISR_16BIT_FIFOEN+0x42>
    rxdatacount = huart->RxXferCount;
 8004c1a:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8004c1e:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	f43f af4f 	beq.w	8004ac4 <UART_RxISR_16BIT_FIFOEN+0x24>
 8004c26:	f8b4 2068 	ldrh.w	r2, [r4, #104]	; 0x68
 8004c2a:	429a      	cmp	r2, r3
 8004c2c:	f67f af4a 	bls.w	8004ac4 <UART_RxISR_16BIT_FIFOEN+0x24>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8004c30:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c32:	f102 0308 	add.w	r3, r2, #8
 8004c36:	e853 3f00 	ldrex	r3, [r3]
 8004c3a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c3e:	3208      	adds	r2, #8
 8004c40:	e842 3100 	strex	r1, r3, [r2]
 8004c44:	2900      	cmp	r1, #0
 8004c46:	d1f3      	bne.n	8004c30 <UART_RxISR_16BIT_FIFOEN+0x190>
      huart->RxISR = UART_RxISR_16BIT;
 8004c48:	4b06      	ldr	r3, [pc, #24]	; (8004c64 <UART_RxISR_16BIT_FIFOEN+0x1c4>)
 8004c4a:	6763      	str	r3, [r4, #116]	; 0x74
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8004c4c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c4e:	e852 3f00 	ldrex	r3, [r2]
 8004c52:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c56:	e842 3100 	strex	r1, r3, [r2]
 8004c5a:	2900      	cmp	r1, #0
 8004c5c:	d1f6      	bne.n	8004c4c <UART_RxISR_16BIT_FIFOEN+0x1ac>
 8004c5e:	e731      	b.n	8004ac4 <UART_RxISR_16BIT_FIFOEN+0x24>
 8004c60:	40008000 	.word	0x40008000
 8004c64:	080047fd 	.word	0x080047fd

08004c68 <UART_SetConfig>:
{
 8004c68:	b570      	push	{r4, r5, r6, lr}
 8004c6a:	4604      	mov	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 8004c6c:	6801      	ldr	r1, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004c6e:	6883      	ldr	r3, [r0, #8]
 8004c70:	6902      	ldr	r2, [r0, #16]
 8004c72:	4313      	orrs	r3, r2
 8004c74:	6942      	ldr	r2, [r0, #20]
 8004c76:	4313      	orrs	r3, r2
 8004c78:	69c2      	ldr	r2, [r0, #28]
 8004c7a:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004c7c:	6808      	ldr	r0, [r1, #0]
 8004c7e:	4a9d      	ldr	r2, [pc, #628]	; (8004ef4 <UART_SetConfig+0x28c>)
 8004c80:	4002      	ands	r2, r0
 8004c82:	4313      	orrs	r3, r2
 8004c84:	600b      	str	r3, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004c86:	6822      	ldr	r2, [r4, #0]
 8004c88:	6853      	ldr	r3, [r2, #4]
 8004c8a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004c8e:	68e1      	ldr	r1, [r4, #12]
 8004c90:	430b      	orrs	r3, r1
 8004c92:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004c94:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004c96:	6822      	ldr	r2, [r4, #0]
 8004c98:	4b97      	ldr	r3, [pc, #604]	; (8004ef8 <UART_SetConfig+0x290>)
 8004c9a:	429a      	cmp	r2, r3
 8004c9c:	d001      	beq.n	8004ca2 <UART_SetConfig+0x3a>
    tmpreg |= huart->Init.OneBitSampling;
 8004c9e:	6a23      	ldr	r3, [r4, #32]
 8004ca0:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004ca2:	6893      	ldr	r3, [r2, #8]
 8004ca4:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8004ca8:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8004cac:	430b      	orrs	r3, r1
 8004cae:	6093      	str	r3, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004cb0:	6822      	ldr	r2, [r4, #0]
 8004cb2:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8004cb4:	f023 030f 	bic.w	r3, r3, #15
 8004cb8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004cba:	430b      	orrs	r3, r1
 8004cbc:	62d3      	str	r3, [r2, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004cbe:	6823      	ldr	r3, [r4, #0]
 8004cc0:	4a8e      	ldr	r2, [pc, #568]	; (8004efc <UART_SetConfig+0x294>)
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	d01c      	beq.n	8004d00 <UART_SetConfig+0x98>
 8004cc6:	4a8e      	ldr	r2, [pc, #568]	; (8004f00 <UART_SetConfig+0x298>)
 8004cc8:	4293      	cmp	r3, r2
 8004cca:	d031      	beq.n	8004d30 <UART_SetConfig+0xc8>
 8004ccc:	4a8a      	ldr	r2, [pc, #552]	; (8004ef8 <UART_SetConfig+0x290>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d04b      	beq.n	8004d6a <UART_SetConfig+0x102>
 8004cd2:	2210      	movs	r2, #16
  if (UART_INSTANCE_LOWPOWER(huart))
 8004cd4:	4988      	ldr	r1, [pc, #544]	; (8004ef8 <UART_SetConfig+0x290>)
 8004cd6:	428b      	cmp	r3, r1
 8004cd8:	d068      	beq.n	8004dac <UART_SetConfig+0x144>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004cda:	69e0      	ldr	r0, [r4, #28]
 8004cdc:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8004ce0:	f000 80a5 	beq.w	8004e2e <UART_SetConfig+0x1c6>
    switch (clocksource)
 8004ce4:	2a08      	cmp	r2, #8
 8004ce6:	f200 811f 	bhi.w	8004f28 <UART_SetConfig+0x2c0>
 8004cea:	e8df f012 	tbh	[pc, r2, lsl #1]
 8004cee:	00d3      	.short	0x00d3
 8004cf0:	00d100f5 	.word	0x00d100f5
 8004cf4:	00f8011d 	.word	0x00f8011d
 8004cf8:	011d011d 	.word	0x011d011d
 8004cfc:	00fb011d 	.word	0x00fb011d
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 8004d00:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004d04:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8004d08:	f002 0203 	and.w	r2, r2, #3
 8004d0c:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004d10:	f5a2 3240 	sub.w	r2, r2, #196608	; 0x30000
 8004d14:	2a03      	cmp	r2, #3
 8004d16:	d809      	bhi.n	8004d2c <UART_SetConfig+0xc4>
 8004d18:	e8df f002 	tbb	[pc, r2]
 8004d1c:	063c0402 	.word	0x063c0402
 8004d20:	2201      	movs	r2, #1
 8004d22:	e7d7      	b.n	8004cd4 <UART_SetConfig+0x6c>
 8004d24:	2204      	movs	r2, #4
 8004d26:	e7d5      	b.n	8004cd4 <UART_SetConfig+0x6c>
 8004d28:	2208      	movs	r2, #8
 8004d2a:	e7d3      	b.n	8004cd4 <UART_SetConfig+0x6c>
 8004d2c:	2210      	movs	r2, #16
 8004d2e:	e7d1      	b.n	8004cd4 <UART_SetConfig+0x6c>
 8004d30:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004d34:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8004d38:	f002 020c 	and.w	r2, r2, #12
 8004d3c:	f442 2240 	orr.w	r2, r2, #786432	; 0xc0000
 8004d40:	f5a2 2240 	sub.w	r2, r2, #786432	; 0xc0000
 8004d44:	2a0c      	cmp	r2, #12
 8004d46:	d80e      	bhi.n	8004d66 <UART_SetConfig+0xfe>
 8004d48:	e8df f002 	tbb	[pc, r2]
 8004d4c:	0d0d0d07 	.word	0x0d0d0d07
 8004d50:	0d0d0d09 	.word	0x0d0d0d09
 8004d54:	0d0d0d26 	.word	0x0d0d0d26
 8004d58:	0b          	.byte	0x0b
 8004d59:	00          	.byte	0x00
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	e7ba      	b.n	8004cd4 <UART_SetConfig+0x6c>
 8004d5e:	2204      	movs	r2, #4
 8004d60:	e7b8      	b.n	8004cd4 <UART_SetConfig+0x6c>
 8004d62:	2208      	movs	r2, #8
 8004d64:	e7b6      	b.n	8004cd4 <UART_SetConfig+0x6c>
 8004d66:	2210      	movs	r2, #16
 8004d68:	e7b4      	b.n	8004cd4 <UART_SetConfig+0x6c>
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8004d6a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004d6e:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8004d72:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 8004d76:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8004d7a:	d00f      	beq.n	8004d9c <UART_SetConfig+0x134>
 8004d7c:	d805      	bhi.n	8004d8a <UART_SetConfig+0x122>
 8004d7e:	b17a      	cbz	r2, 8004da0 <UART_SetConfig+0x138>
 8004d80:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8004d84:	d10e      	bne.n	8004da4 <UART_SetConfig+0x13c>
 8004d86:	2204      	movs	r2, #4
 8004d88:	e7a4      	b.n	8004cd4 <UART_SetConfig+0x6c>
 8004d8a:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 8004d8e:	d10b      	bne.n	8004da8 <UART_SetConfig+0x140>
 8004d90:	2208      	movs	r2, #8
 8004d92:	e79f      	b.n	8004cd4 <UART_SetConfig+0x6c>
 8004d94:	2202      	movs	r2, #2
 8004d96:	e79d      	b.n	8004cd4 <UART_SetConfig+0x6c>
 8004d98:	2202      	movs	r2, #2
 8004d9a:	e79b      	b.n	8004cd4 <UART_SetConfig+0x6c>
 8004d9c:	2202      	movs	r2, #2
 8004d9e:	e799      	b.n	8004cd4 <UART_SetConfig+0x6c>
 8004da0:	2200      	movs	r2, #0
 8004da2:	e797      	b.n	8004cd4 <UART_SetConfig+0x6c>
 8004da4:	2210      	movs	r2, #16
 8004da6:	e795      	b.n	8004cd4 <UART_SetConfig+0x6c>
 8004da8:	2210      	movs	r2, #16
 8004daa:	e793      	b.n	8004cd4 <UART_SetConfig+0x6c>
    switch (clocksource)
 8004dac:	2a08      	cmp	r2, #8
 8004dae:	f200 809c 	bhi.w	8004eea <UART_SetConfig+0x282>
 8004db2:	e8df f002 	tbb	[pc, r2]
 8004db6:	9a08      	.short	0x9a08
 8004db8:	9a379a3a 	.word	0x9a379a3a
 8004dbc:	9a9a      	.short	0x9a9a
 8004dbe:	05          	.byte	0x05
 8004dbf:	00          	.byte	0x00
 8004dc0:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8004dc4:	e004      	b.n	8004dd0 <UART_SetConfig+0x168>
        pclk = HAL_RCC_GetPCLK1Freq();
 8004dc6:	f7fe faa9 	bl	800331c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8004dca:	2800      	cmp	r0, #0
 8004dcc:	f000 808f 	beq.w	8004eee <UART_SetConfig+0x286>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004dd0:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004dd2:	4b4c      	ldr	r3, [pc, #304]	; (8004f04 <UART_SetConfig+0x29c>)
 8004dd4:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8004dd8:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004ddc:	6865      	ldr	r5, [r4, #4]
 8004dde:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 8004de2:	4299      	cmp	r1, r3
 8004de4:	f200 8094 	bhi.w	8004f10 <UART_SetConfig+0x2a8>
 8004de8:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8004dec:	f200 8092 	bhi.w	8004f14 <UART_SetConfig+0x2ac>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004df0:	2600      	movs	r6, #0
 8004df2:	4633      	mov	r3, r6
 8004df4:	4631      	mov	r1, r6
 8004df6:	f7fb fbaf 	bl	8000558 <__aeabi_uldivmod>
 8004dfa:	0209      	lsls	r1, r1, #8
 8004dfc:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8004e00:	0200      	lsls	r0, r0, #8
 8004e02:	086b      	lsrs	r3, r5, #1
 8004e04:	18c0      	adds	r0, r0, r3
 8004e06:	462a      	mov	r2, r5
 8004e08:	4633      	mov	r3, r6
 8004e0a:	f141 0100 	adc.w	r1, r1, #0
 8004e0e:	f7fb fba3 	bl	8000558 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004e12:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
 8004e16:	4b3c      	ldr	r3, [pc, #240]	; (8004f08 <UART_SetConfig+0x2a0>)
 8004e18:	429a      	cmp	r2, r3
 8004e1a:	d87d      	bhi.n	8004f18 <UART_SetConfig+0x2b0>
          huart->Instance->BRR = usartdiv;
 8004e1c:	6823      	ldr	r3, [r4, #0]
 8004e1e:	60d8      	str	r0, [r3, #12]
 8004e20:	4630      	mov	r0, r6
 8004e22:	e050      	b.n	8004ec6 <UART_SetConfig+0x25e>
        pclk = HAL_RCC_GetSysClockFreq();
 8004e24:	f7fd fd7c 	bl	8002920 <HAL_RCC_GetSysClockFreq>
        break;
 8004e28:	e7cf      	b.n	8004dca <UART_SetConfig+0x162>
        pclk = (uint32_t) HSI_VALUE;
 8004e2a:	4838      	ldr	r0, [pc, #224]	; (8004f0c <UART_SetConfig+0x2a4>)
 8004e2c:	e7d0      	b.n	8004dd0 <UART_SetConfig+0x168>
    switch (clocksource)
 8004e2e:	2a08      	cmp	r2, #8
 8004e30:	d874      	bhi.n	8004f1c <UART_SetConfig+0x2b4>
 8004e32:	e8df f002 	tbb	[pc, r2]
 8004e36:	2707      	.short	0x2707
 8004e38:	732a7305 	.word	0x732a7305
 8004e3c:	7373      	.short	0x7373
 8004e3e:	0b          	.byte	0x0b
 8004e3f:	00          	.byte	0x00
 8004e40:	4832      	ldr	r0, [pc, #200]	; (8004f0c <UART_SetConfig+0x2a4>)
 8004e42:	e003      	b.n	8004e4c <UART_SetConfig+0x1e4>
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e44:	f7fe fa6a 	bl	800331c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8004e48:	2800      	cmp	r0, #0
 8004e4a:	d069      	beq.n	8004f20 <UART_SetConfig+0x2b8>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004e4c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004e4e:	4b2d      	ldr	r3, [pc, #180]	; (8004f04 <UART_SetConfig+0x29c>)
 8004e50:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004e54:	fbb0 f0f3 	udiv	r0, r0, r3
 8004e58:	6862      	ldr	r2, [r4, #4]
 8004e5a:	0853      	lsrs	r3, r2, #1
 8004e5c:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 8004e60:	fbb0 f0f2 	udiv	r0, r0, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004e64:	f1a0 0210 	sub.w	r2, r0, #16
 8004e68:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8004e6c:	429a      	cmp	r2, r3
 8004e6e:	d859      	bhi.n	8004f24 <UART_SetConfig+0x2bc>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004e70:	b283      	uxth	r3, r0
 8004e72:	f023 030f 	bic.w	r3, r3, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004e76:	f3c0 0042 	ubfx	r0, r0, #1, #3
 8004e7a:	4318      	orrs	r0, r3
        huart->Instance->BRR = brrtemp;
 8004e7c:	6823      	ldr	r3, [r4, #0]
 8004e7e:	60d8      	str	r0, [r3, #12]
 8004e80:	2000      	movs	r0, #0
 8004e82:	e020      	b.n	8004ec6 <UART_SetConfig+0x25e>
        pclk = HAL_RCC_GetPCLK2Freq();
 8004e84:	f7fe fa5a 	bl	800333c <HAL_RCC_GetPCLK2Freq>
        break;
 8004e88:	e7de      	b.n	8004e48 <UART_SetConfig+0x1e0>
        pclk = HAL_RCC_GetSysClockFreq();
 8004e8a:	f7fd fd49 	bl	8002920 <HAL_RCC_GetSysClockFreq>
        break;
 8004e8e:	e7db      	b.n	8004e48 <UART_SetConfig+0x1e0>
    switch (clocksource)
 8004e90:	481e      	ldr	r0, [pc, #120]	; (8004f0c <UART_SetConfig+0x2a4>)
 8004e92:	e003      	b.n	8004e9c <UART_SetConfig+0x234>
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e94:	f7fe fa42 	bl	800331c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8004e98:	2800      	cmp	r0, #0
 8004e9a:	d047      	beq.n	8004f2c <UART_SetConfig+0x2c4>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004e9c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004e9e:	4b19      	ldr	r3, [pc, #100]	; (8004f04 <UART_SetConfig+0x29c>)
 8004ea0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004ea4:	fbb0 f0f3 	udiv	r0, r0, r3
 8004ea8:	6863      	ldr	r3, [r4, #4]
 8004eaa:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8004eae:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004eb2:	f1a0 0210 	sub.w	r2, r0, #16
 8004eb6:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8004eba:	429a      	cmp	r2, r3
 8004ebc:	d838      	bhi.n	8004f30 <UART_SetConfig+0x2c8>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004ebe:	6823      	ldr	r3, [r4, #0]
 8004ec0:	b280      	uxth	r0, r0
 8004ec2:	60d8      	str	r0, [r3, #12]
 8004ec4:	2000      	movs	r0, #0
  huart->NbTxDataToProcess = 1;
 8004ec6:	2301      	movs	r3, #1
 8004ec8:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8004ecc:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68
  huart->RxISR = NULL;
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	6763      	str	r3, [r4, #116]	; 0x74
  huart->TxISR = NULL;
 8004ed4:	67a3      	str	r3, [r4, #120]	; 0x78
}
 8004ed6:	bd70      	pop	{r4, r5, r6, pc}
        pclk = HAL_RCC_GetPCLK2Freq();
 8004ed8:	f7fe fa30 	bl	800333c <HAL_RCC_GetPCLK2Freq>
        break;
 8004edc:	e7dc      	b.n	8004e98 <UART_SetConfig+0x230>
        pclk = HAL_RCC_GetSysClockFreq();
 8004ede:	f7fd fd1f 	bl	8002920 <HAL_RCC_GetSysClockFreq>
        break;
 8004ee2:	e7d9      	b.n	8004e98 <UART_SetConfig+0x230>
        pclk = (uint32_t) LSE_VALUE;
 8004ee4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8004ee8:	e7d8      	b.n	8004e9c <UART_SetConfig+0x234>
    switch (clocksource)
 8004eea:	2001      	movs	r0, #1
 8004eec:	e7eb      	b.n	8004ec6 <UART_SetConfig+0x25e>
 8004eee:	2000      	movs	r0, #0
 8004ef0:	e7e9      	b.n	8004ec6 <UART_SetConfig+0x25e>
 8004ef2:	bf00      	nop
 8004ef4:	cfff69f3 	.word	0xcfff69f3
 8004ef8:	40008000 	.word	0x40008000
 8004efc:	40013800 	.word	0x40013800
 8004f00:	40004400 	.word	0x40004400
 8004f04:	08008b20 	.word	0x08008b20
 8004f08:	000ffcff 	.word	0x000ffcff
 8004f0c:	00f42400 	.word	0x00f42400
        ret = HAL_ERROR;
 8004f10:	2001      	movs	r0, #1
 8004f12:	e7d8      	b.n	8004ec6 <UART_SetConfig+0x25e>
 8004f14:	2001      	movs	r0, #1
 8004f16:	e7d6      	b.n	8004ec6 <UART_SetConfig+0x25e>
          ret = HAL_ERROR;
 8004f18:	2001      	movs	r0, #1
 8004f1a:	e7d4      	b.n	8004ec6 <UART_SetConfig+0x25e>
    switch (clocksource)
 8004f1c:	2001      	movs	r0, #1
 8004f1e:	e7d2      	b.n	8004ec6 <UART_SetConfig+0x25e>
 8004f20:	2000      	movs	r0, #0
 8004f22:	e7d0      	b.n	8004ec6 <UART_SetConfig+0x25e>
        ret = HAL_ERROR;
 8004f24:	2001      	movs	r0, #1
 8004f26:	e7ce      	b.n	8004ec6 <UART_SetConfig+0x25e>
    switch (clocksource)
 8004f28:	2001      	movs	r0, #1
 8004f2a:	e7cc      	b.n	8004ec6 <UART_SetConfig+0x25e>
 8004f2c:	2000      	movs	r0, #0
 8004f2e:	e7ca      	b.n	8004ec6 <UART_SetConfig+0x25e>
        ret = HAL_ERROR;
 8004f30:	2001      	movs	r0, #1
 8004f32:	e7c8      	b.n	8004ec6 <UART_SetConfig+0x25e>

08004f34 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004f34:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8004f36:	f013 0f01 	tst.w	r3, #1
 8004f3a:	d006      	beq.n	8004f4a <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004f3c:	6802      	ldr	r2, [r0, #0]
 8004f3e:	6853      	ldr	r3, [r2, #4]
 8004f40:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004f44:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8004f46:	430b      	orrs	r3, r1
 8004f48:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004f4a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8004f4c:	f013 0f02 	tst.w	r3, #2
 8004f50:	d006      	beq.n	8004f60 <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004f52:	6802      	ldr	r2, [r0, #0]
 8004f54:	6853      	ldr	r3, [r2, #4]
 8004f56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f5a:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8004f5c:	430b      	orrs	r3, r1
 8004f5e:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004f60:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8004f62:	f013 0f04 	tst.w	r3, #4
 8004f66:	d006      	beq.n	8004f76 <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004f68:	6802      	ldr	r2, [r0, #0]
 8004f6a:	6853      	ldr	r3, [r2, #4]
 8004f6c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004f70:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8004f72:	430b      	orrs	r3, r1
 8004f74:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004f76:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8004f78:	f013 0f08 	tst.w	r3, #8
 8004f7c:	d006      	beq.n	8004f8c <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004f7e:	6802      	ldr	r2, [r0, #0]
 8004f80:	6853      	ldr	r3, [r2, #4]
 8004f82:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004f86:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8004f88:	430b      	orrs	r3, r1
 8004f8a:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004f8c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8004f8e:	f013 0f10 	tst.w	r3, #16
 8004f92:	d006      	beq.n	8004fa2 <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004f94:	6802      	ldr	r2, [r0, #0]
 8004f96:	6893      	ldr	r3, [r2, #8]
 8004f98:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004f9c:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8004f9e:	430b      	orrs	r3, r1
 8004fa0:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004fa2:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8004fa4:	f013 0f20 	tst.w	r3, #32
 8004fa8:	d006      	beq.n	8004fb8 <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004faa:	6802      	ldr	r2, [r0, #0]
 8004fac:	6893      	ldr	r3, [r2, #8]
 8004fae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004fb2:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8004fb4:	430b      	orrs	r3, r1
 8004fb6:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004fb8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8004fba:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004fbe:	d00a      	beq.n	8004fd6 <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004fc0:	6802      	ldr	r2, [r0, #0]
 8004fc2:	6853      	ldr	r3, [r2, #4]
 8004fc4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8004fc8:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8004fca:	430b      	orrs	r3, r1
 8004fcc:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004fce:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004fd0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004fd4:	d00b      	beq.n	8004fee <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004fd6:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8004fd8:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004fdc:	d006      	beq.n	8004fec <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004fde:	6802      	ldr	r2, [r0, #0]
 8004fe0:	6853      	ldr	r3, [r2, #4]
 8004fe2:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8004fe6:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8004fe8:	430b      	orrs	r3, r1
 8004fea:	6053      	str	r3, [r2, #4]
}
 8004fec:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004fee:	6802      	ldr	r2, [r0, #0]
 8004ff0:	6853      	ldr	r3, [r2, #4]
 8004ff2:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004ff6:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8004ff8:	430b      	orrs	r3, r1
 8004ffa:	6053      	str	r3, [r2, #4]
 8004ffc:	e7eb      	b.n	8004fd6 <UART_AdvFeatureConfig+0xa2>

08004ffe <UART_WaitOnFlagUntilTimeout>:
{
 8004ffe:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005002:	4605      	mov	r5, r0
 8005004:	460f      	mov	r7, r1
 8005006:	4616      	mov	r6, r2
 8005008:	4699      	mov	r9, r3
 800500a:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800500e:	682c      	ldr	r4, [r5, #0]
 8005010:	69e4      	ldr	r4, [r4, #28]
 8005012:	ea37 0304 	bics.w	r3, r7, r4
 8005016:	bf0c      	ite	eq
 8005018:	f04f 0c01 	moveq.w	ip, #1
 800501c:	f04f 0c00 	movne.w	ip, #0
 8005020:	45b4      	cmp	ip, r6
 8005022:	d157      	bne.n	80050d4 <UART_WaitOnFlagUntilTimeout+0xd6>
    if (Timeout != HAL_MAX_DELAY)
 8005024:	f1b8 3fff 	cmp.w	r8, #4294967295
 8005028:	d0f1      	beq.n	800500e <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800502a:	f7fb fe4d 	bl	8000cc8 <HAL_GetTick>
 800502e:	eba0 0009 	sub.w	r0, r0, r9
 8005032:	4540      	cmp	r0, r8
 8005034:	d82f      	bhi.n	8005096 <UART_WaitOnFlagUntilTimeout+0x98>
 8005036:	f1b8 0f00 	cmp.w	r8, #0
 800503a:	d02c      	beq.n	8005096 <UART_WaitOnFlagUntilTimeout+0x98>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800503c:	682b      	ldr	r3, [r5, #0]
 800503e:	681a      	ldr	r2, [r3, #0]
 8005040:	f012 0f04 	tst.w	r2, #4
 8005044:	d0e3      	beq.n	800500e <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005046:	69da      	ldr	r2, [r3, #28]
 8005048:	f412 6f00 	tst.w	r2, #2048	; 0x800
 800504c:	d0df      	beq.n	800500e <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800504e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005052:	621a      	str	r2, [r3, #32]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005054:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005056:	e852 3f00 	ldrex	r3, [r2]
 800505a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800505e:	e842 3100 	strex	r1, r3, [r2]
 8005062:	2900      	cmp	r1, #0
 8005064:	d1f6      	bne.n	8005054 <UART_WaitOnFlagUntilTimeout+0x56>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005066:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005068:	f102 0308 	add.w	r3, r2, #8
 800506c:	e853 3f00 	ldrex	r3, [r3]
 8005070:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005074:	3208      	adds	r2, #8
 8005076:	e842 3100 	strex	r1, r3, [r2]
 800507a:	2900      	cmp	r1, #0
 800507c:	d1f3      	bne.n	8005066 <UART_WaitOnFlagUntilTimeout+0x68>
          huart->gState = HAL_UART_STATE_READY;
 800507e:	2320      	movs	r3, #32
 8005080:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
          huart->RxState = HAL_UART_STATE_READY;
 8005084:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005088:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
          __HAL_UNLOCK(huart);
 800508c:	2300      	movs	r3, #0
 800508e:	f885 3084 	strb.w	r3, [r5, #132]	; 0x84
          return HAL_TIMEOUT;
 8005092:	2003      	movs	r0, #3
 8005094:	e01f      	b.n	80050d6 <UART_WaitOnFlagUntilTimeout+0xd8>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005096:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005098:	e852 3f00 	ldrex	r3, [r2]
 800509c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050a0:	e842 3100 	strex	r1, r3, [r2]
 80050a4:	2900      	cmp	r1, #0
 80050a6:	d1f6      	bne.n	8005096 <UART_WaitOnFlagUntilTimeout+0x98>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050a8:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050aa:	f102 0308 	add.w	r3, r2, #8
 80050ae:	e853 3f00 	ldrex	r3, [r3]
 80050b2:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050b6:	3208      	adds	r2, #8
 80050b8:	e842 3100 	strex	r1, r3, [r2]
 80050bc:	2900      	cmp	r1, #0
 80050be:	d1f3      	bne.n	80050a8 <UART_WaitOnFlagUntilTimeout+0xaa>
        huart->gState = HAL_UART_STATE_READY;
 80050c0:	2320      	movs	r3, #32
 80050c2:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
        huart->RxState = HAL_UART_STATE_READY;
 80050c6:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
        __HAL_UNLOCK(huart);
 80050ca:	2300      	movs	r3, #0
 80050cc:	f885 3084 	strb.w	r3, [r5, #132]	; 0x84
        return HAL_TIMEOUT;
 80050d0:	2003      	movs	r0, #3
 80050d2:	e000      	b.n	80050d6 <UART_WaitOnFlagUntilTimeout+0xd8>
  return HAL_OK;
 80050d4:	2000      	movs	r0, #0
}
 80050d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080050da <UART_CheckIdleState>:
{
 80050da:	b530      	push	{r4, r5, lr}
 80050dc:	b083      	sub	sp, #12
 80050de:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050e0:	2300      	movs	r3, #0
 80050e2:	f8c0 3090 	str.w	r3, [r0, #144]	; 0x90
  tickstart = HAL_GetTick();
 80050e6:	f7fb fdef 	bl	8000cc8 <HAL_GetTick>
 80050ea:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80050ec:	6822      	ldr	r2, [r4, #0]
 80050ee:	6812      	ldr	r2, [r2, #0]
 80050f0:	f012 0f08 	tst.w	r2, #8
 80050f4:	d110      	bne.n	8005118 <UART_CheckIdleState+0x3e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80050f6:	6823      	ldr	r3, [r4, #0]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f013 0f04 	tst.w	r3, #4
 80050fe:	d119      	bne.n	8005134 <UART_CheckIdleState+0x5a>
  huart->gState = HAL_UART_STATE_READY;
 8005100:	2320      	movs	r3, #32
 8005102:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005106:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800510a:	2000      	movs	r0, #0
 800510c:	66e0      	str	r0, [r4, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800510e:	6720      	str	r0, [r4, #112]	; 0x70
  __HAL_UNLOCK(huart);
 8005110:	f884 0084 	strb.w	r0, [r4, #132]	; 0x84
}
 8005114:	b003      	add	sp, #12
 8005116:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005118:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800511c:	9300      	str	r3, [sp, #0]
 800511e:	4603      	mov	r3, r0
 8005120:	2200      	movs	r2, #0
 8005122:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005126:	4620      	mov	r0, r4
 8005128:	f7ff ff69 	bl	8004ffe <UART_WaitOnFlagUntilTimeout>
 800512c:	2800      	cmp	r0, #0
 800512e:	d0e2      	beq.n	80050f6 <UART_CheckIdleState+0x1c>
      return HAL_TIMEOUT;
 8005130:	2003      	movs	r0, #3
 8005132:	e7ef      	b.n	8005114 <UART_CheckIdleState+0x3a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005134:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005138:	9300      	str	r3, [sp, #0]
 800513a:	462b      	mov	r3, r5
 800513c:	2200      	movs	r2, #0
 800513e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005142:	4620      	mov	r0, r4
 8005144:	f7ff ff5b 	bl	8004ffe <UART_WaitOnFlagUntilTimeout>
 8005148:	2800      	cmp	r0, #0
 800514a:	d0d9      	beq.n	8005100 <UART_CheckIdleState+0x26>
      return HAL_TIMEOUT;
 800514c:	2003      	movs	r0, #3
 800514e:	e7e1      	b.n	8005114 <UART_CheckIdleState+0x3a>

08005150 <HAL_UART_Init>:
  if (huart == NULL)
 8005150:	b378      	cbz	r0, 80051b2 <HAL_UART_Init+0x62>
{
 8005152:	b510      	push	{r4, lr}
 8005154:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8005156:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 800515a:	b30b      	cbz	r3, 80051a0 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 800515c:	2324      	movs	r3, #36	; 0x24
 800515e:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  __HAL_UART_DISABLE(huart);
 8005162:	6822      	ldr	r2, [r4, #0]
 8005164:	6813      	ldr	r3, [r2, #0]
 8005166:	f023 0301 	bic.w	r3, r3, #1
 800516a:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800516c:	4620      	mov	r0, r4
 800516e:	f7ff fd7b 	bl	8004c68 <UART_SetConfig>
 8005172:	2801      	cmp	r0, #1
 8005174:	d013      	beq.n	800519e <HAL_UART_Init+0x4e>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005176:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005178:	b9bb      	cbnz	r3, 80051aa <HAL_UART_Init+0x5a>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800517a:	6822      	ldr	r2, [r4, #0]
 800517c:	6853      	ldr	r3, [r2, #4]
 800517e:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8005182:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005184:	6822      	ldr	r2, [r4, #0]
 8005186:	6893      	ldr	r3, [r2, #8]
 8005188:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 800518c:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 800518e:	6822      	ldr	r2, [r4, #0]
 8005190:	6813      	ldr	r3, [r2, #0]
 8005192:	f043 0301 	orr.w	r3, r3, #1
 8005196:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8005198:	4620      	mov	r0, r4
 800519a:	f7ff ff9e 	bl	80050da <UART_CheckIdleState>
}
 800519e:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 80051a0:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
    HAL_UART_MspInit(huart);
 80051a4:	f7fb ff62 	bl	800106c <HAL_UART_MspInit>
 80051a8:	e7d8      	b.n	800515c <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 80051aa:	4620      	mov	r0, r4
 80051ac:	f7ff fec2 	bl	8004f34 <UART_AdvFeatureConfig>
 80051b0:	e7e3      	b.n	800517a <HAL_UART_Init+0x2a>
    return HAL_ERROR;
 80051b2:	2001      	movs	r0, #1
}
 80051b4:	4770      	bx	lr
	...

080051b8 <UART_Start_Receive_IT>:
{
 80051b8:	b410      	push	{r4}
  huart->pRxBuffPtr  = pData;
 80051ba:	6581      	str	r1, [r0, #88]	; 0x58
  huart->RxXferSize  = Size;
 80051bc:	f8a0 205c 	strh.w	r2, [r0, #92]	; 0x5c
  huart->RxXferCount = Size;
 80051c0:	f8a0 205e 	strh.w	r2, [r0, #94]	; 0x5e
  huart->RxISR       = NULL;
 80051c4:	2300      	movs	r3, #0
 80051c6:	6743      	str	r3, [r0, #116]	; 0x74
  UART_MASK_COMPUTATION(huart);
 80051c8:	6883      	ldr	r3, [r0, #8]
 80051ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051ce:	d006      	beq.n	80051de <UART_Start_Receive_IT+0x26>
 80051d0:	b9a3      	cbnz	r3, 80051fc <UART_Start_Receive_IT+0x44>
 80051d2:	6903      	ldr	r3, [r0, #16]
 80051d4:	b973      	cbnz	r3, 80051f4 <UART_Start_Receive_IT+0x3c>
 80051d6:	23ff      	movs	r3, #255	; 0xff
 80051d8:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 80051dc:	e014      	b.n	8005208 <UART_Start_Receive_IT+0x50>
 80051de:	6903      	ldr	r3, [r0, #16]
 80051e0:	b923      	cbnz	r3, 80051ec <UART_Start_Receive_IT+0x34>
 80051e2:	f240 13ff 	movw	r3, #511	; 0x1ff
 80051e6:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 80051ea:	e00d      	b.n	8005208 <UART_Start_Receive_IT+0x50>
 80051ec:	23ff      	movs	r3, #255	; 0xff
 80051ee:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 80051f2:	e009      	b.n	8005208 <UART_Start_Receive_IT+0x50>
 80051f4:	237f      	movs	r3, #127	; 0x7f
 80051f6:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 80051fa:	e005      	b.n	8005208 <UART_Start_Receive_IT+0x50>
 80051fc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005200:	d02d      	beq.n	800525e <UART_Start_Receive_IT+0xa6>
 8005202:	2300      	movs	r3, #0
 8005204:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005208:	2300      	movs	r3, #0
 800520a:	f8c0 3090 	str.w	r3, [r0, #144]	; 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800520e:	2322      	movs	r3, #34	; 0x22
 8005210:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005214:	6801      	ldr	r1, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005216:	f101 0308 	add.w	r3, r1, #8
 800521a:	e853 3f00 	ldrex	r3, [r3]
 800521e:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005222:	3108      	adds	r1, #8
 8005224:	e841 3400 	strex	r4, r3, [r1]
 8005228:	2c00      	cmp	r4, #0
 800522a:	d1f3      	bne.n	8005214 <UART_Start_Receive_IT+0x5c>
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800522c:	6e43      	ldr	r3, [r0, #100]	; 0x64
 800522e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005232:	d01e      	beq.n	8005272 <UART_Start_Receive_IT+0xba>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005234:	6883      	ldr	r3, [r0, #8]
 8005236:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800523a:	d042      	beq.n	80052c2 <UART_Start_Receive_IT+0x10a>
      huart->RxISR = UART_RxISR_8BIT;
 800523c:	4b29      	ldr	r3, [pc, #164]	; (80052e4 <UART_Start_Receive_IT+0x12c>)
 800523e:	6743      	str	r3, [r0, #116]	; 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 8005240:	6903      	ldr	r3, [r0, #16]
 8005242:	2b00      	cmp	r3, #0
 8005244:	d043      	beq.n	80052ce <UART_Start_Receive_IT+0x116>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8005246:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005248:	e852 3f00 	ldrex	r3, [r2]
 800524c:	f443 7390 	orr.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005250:	e842 3100 	strex	r1, r3, [r2]
 8005254:	2900      	cmp	r1, #0
 8005256:	d1f6      	bne.n	8005246 <UART_Start_Receive_IT+0x8e>
}
 8005258:	2000      	movs	r0, #0
 800525a:	bc10      	pop	{r4}
 800525c:	4770      	bx	lr
  UART_MASK_COMPUTATION(huart);
 800525e:	6903      	ldr	r3, [r0, #16]
 8005260:	b91b      	cbnz	r3, 800526a <UART_Start_Receive_IT+0xb2>
 8005262:	237f      	movs	r3, #127	; 0x7f
 8005264:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 8005268:	e7ce      	b.n	8005208 <UART_Start_Receive_IT+0x50>
 800526a:	233f      	movs	r3, #63	; 0x3f
 800526c:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 8005270:	e7ca      	b.n	8005208 <UART_Start_Receive_IT+0x50>
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8005272:	f8b0 3068 	ldrh.w	r3, [r0, #104]	; 0x68
 8005276:	4293      	cmp	r3, r2
 8005278:	d8dc      	bhi.n	8005234 <UART_Start_Receive_IT+0x7c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800527a:	6883      	ldr	r3, [r0, #8]
 800527c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005280:	d019      	beq.n	80052b6 <UART_Start_Receive_IT+0xfe>
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8005282:	4b19      	ldr	r3, [pc, #100]	; (80052e8 <UART_Start_Receive_IT+0x130>)
 8005284:	6743      	str	r3, [r0, #116]	; 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 8005286:	6903      	ldr	r3, [r0, #16]
 8005288:	b143      	cbz	r3, 800529c <UART_Start_Receive_IT+0xe4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800528a:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800528c:	e852 3f00 	ldrex	r3, [r2]
 8005290:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005294:	e842 3100 	strex	r1, r3, [r2]
 8005298:	2900      	cmp	r1, #0
 800529a:	d1f6      	bne.n	800528a <UART_Start_Receive_IT+0xd2>
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800529c:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800529e:	f102 0308 	add.w	r3, r2, #8
 80052a2:	e853 3f00 	ldrex	r3, [r3]
 80052a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052aa:	3208      	adds	r2, #8
 80052ac:	e842 3100 	strex	r1, r3, [r2]
 80052b0:	2900      	cmp	r1, #0
 80052b2:	d1f3      	bne.n	800529c <UART_Start_Receive_IT+0xe4>
 80052b4:	e7d0      	b.n	8005258 <UART_Start_Receive_IT+0xa0>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052b6:	6903      	ldr	r3, [r0, #16]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d1e2      	bne.n	8005282 <UART_Start_Receive_IT+0xca>
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80052bc:	4b0b      	ldr	r3, [pc, #44]	; (80052ec <UART_Start_Receive_IT+0x134>)
 80052be:	6743      	str	r3, [r0, #116]	; 0x74
 80052c0:	e7e1      	b.n	8005286 <UART_Start_Receive_IT+0xce>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052c2:	6903      	ldr	r3, [r0, #16]
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d1b9      	bne.n	800523c <UART_Start_Receive_IT+0x84>
      huart->RxISR = UART_RxISR_16BIT;
 80052c8:	4b09      	ldr	r3, [pc, #36]	; (80052f0 <UART_Start_Receive_IT+0x138>)
 80052ca:	6743      	str	r3, [r0, #116]	; 0x74
 80052cc:	e7b8      	b.n	8005240 <UART_Start_Receive_IT+0x88>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80052ce:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052d0:	e852 3f00 	ldrex	r3, [r2]
 80052d4:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052d8:	e842 3100 	strex	r1, r3, [r2]
 80052dc:	2900      	cmp	r1, #0
 80052de:	d1f6      	bne.n	80052ce <UART_Start_Receive_IT+0x116>
 80052e0:	e7ba      	b.n	8005258 <UART_Start_Receive_IT+0xa0>
 80052e2:	bf00      	nop
 80052e4:	08004721 	.word	0x08004721
 80052e8:	080048d5 	.word	0x080048d5
 80052ec:	08004aa1 	.word	0x08004aa1
 80052f0:	080047fd 	.word	0x080047fd

080052f4 <HAL_UART_Receive_IT>:
{
 80052f4:	b538      	push	{r3, r4, r5, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 80052f6:	f8d0 308c 	ldr.w	r3, [r0, #140]	; 0x8c
 80052fa:	2b20      	cmp	r3, #32
 80052fc:	d117      	bne.n	800532e <HAL_UART_Receive_IT+0x3a>
    if ((pData == NULL) || (Size == 0U))
 80052fe:	b1c1      	cbz	r1, 8005332 <HAL_UART_Receive_IT+0x3e>
 8005300:	b1ca      	cbz	r2, 8005336 <HAL_UART_Receive_IT+0x42>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005302:	2300      	movs	r3, #0
 8005304:	66c3      	str	r3, [r0, #108]	; 0x6c
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005306:	6803      	ldr	r3, [r0, #0]
 8005308:	4c0c      	ldr	r4, [pc, #48]	; (800533c <HAL_UART_Receive_IT+0x48>)
 800530a:	42a3      	cmp	r3, r4
 800530c:	d00c      	beq.n	8005328 <HAL_UART_Receive_IT+0x34>
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800530e:	685b      	ldr	r3, [r3, #4]
 8005310:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8005314:	d008      	beq.n	8005328 <HAL_UART_Receive_IT+0x34>
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005316:	6804      	ldr	r4, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005318:	e854 3f00 	ldrex	r3, [r4]
 800531c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005320:	e844 3500 	strex	r5, r3, [r4]
 8005324:	2d00      	cmp	r5, #0
 8005326:	d1f6      	bne.n	8005316 <HAL_UART_Receive_IT+0x22>
    return (UART_Start_Receive_IT(huart, pData, Size));
 8005328:	f7ff ff46 	bl	80051b8 <UART_Start_Receive_IT>
 800532c:	e000      	b.n	8005330 <HAL_UART_Receive_IT+0x3c>
    return HAL_BUSY;
 800532e:	2002      	movs	r0, #2
}
 8005330:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8005332:	2001      	movs	r0, #1
 8005334:	e7fc      	b.n	8005330 <HAL_UART_Receive_IT+0x3c>
 8005336:	2001      	movs	r0, #1
 8005338:	e7fa      	b.n	8005330 <HAL_UART_Receive_IT+0x3c>
 800533a:	bf00      	nop
 800533c:	40008000 	.word	0x40008000

08005340 <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 8005340:	b082      	sub	sp, #8
 8005342:	ab02      	add	r3, sp, #8
 8005344:	e903 0006 	stmdb	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 8005348:	6802      	ldr	r2, [r0, #0]
 800534a:	6853      	ldr	r3, [r2, #4]
 800534c:	f023 0310 	bic.w	r3, r3, #16
 8005350:	f8bd 1004 	ldrh.w	r1, [sp, #4]
 8005354:	430b      	orrs	r3, r1
 8005356:	6053      	str	r3, [r2, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 8005358:	6802      	ldr	r2, [r0, #0]
 800535a:	6853      	ldr	r3, [r2, #4]
 800535c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005360:	f89d 1006 	ldrb.w	r1, [sp, #6]
 8005364:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8005368:	6053      	str	r3, [r2, #4]
}
 800536a:	b002      	add	sp, #8
 800536c:	4770      	bx	lr
	...

08005370 <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005370:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8005372:	b92b      	cbnz	r3, 8005380 <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
 8005374:	2301      	movs	r3, #1
 8005376:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800537a:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
 800537e:	4770      	bx	lr
{
 8005380:	b430      	push	{r4, r5}
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005382:	6803      	ldr	r3, [r0, #0]
 8005384:	689a      	ldr	r2, [r3, #8]
 8005386:	f3c2 6242 	ubfx	r2, r2, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800538a:	6899      	ldr	r1, [r3, #8]
 800538c:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800538e:	4d09      	ldr	r5, [pc, #36]	; (80053b4 <UARTEx_SetNbDataToProcess+0x44>)
 8005390:	5c6b      	ldrb	r3, [r5, r1]
 8005392:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005394:	4c08      	ldr	r4, [pc, #32]	; (80053b8 <UARTEx_SetNbDataToProcess+0x48>)
 8005396:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005398:	fb93 f3f1 	sdiv	r3, r3, r1
 800539c:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80053a0:	5cab      	ldrb	r3, [r5, r2]
 80053a2:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 80053a4:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80053a6:	fb93 f3f2 	sdiv	r3, r3, r2
 80053aa:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
  }
}
 80053ae:	bc30      	pop	{r4, r5}
 80053b0:	4770      	bx	lr
 80053b2:	bf00      	nop
 80053b4:	08008b40 	.word	0x08008b40
 80053b8:	08008b38 	.word	0x08008b38

080053bc <HAL_UARTEx_WakeupCallback>:
}
 80053bc:	4770      	bx	lr

080053be <HAL_UARTEx_RxFifoFullCallback>:
}
 80053be:	4770      	bx	lr

080053c0 <HAL_UARTEx_TxFifoEmptyCallback>:
}
 80053c0:	4770      	bx	lr

080053c2 <HAL_UARTEx_StopModeWakeUpSourceConfig>:
{
 80053c2:	b510      	push	{r4, lr}
 80053c4:	b084      	sub	sp, #16
 80053c6:	ab04      	add	r3, sp, #16
 80053c8:	e903 0006 	stmdb	r3, {r1, r2}
  __HAL_LOCK(huart);
 80053cc:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 80053d0:	2b01      	cmp	r3, #1
 80053d2:	d035      	beq.n	8005440 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x7e>
 80053d4:	4604      	mov	r4, r0
 80053d6:	2301      	movs	r3, #1
 80053d8:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 80053dc:	2324      	movs	r3, #36	; 0x24
 80053de:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  __HAL_UART_DISABLE(huart);
 80053e2:	6802      	ldr	r2, [r0, #0]
 80053e4:	6813      	ldr	r3, [r2, #0]
 80053e6:	f023 0301 	bic.w	r3, r3, #1
 80053ea:	6013      	str	r3, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 80053ec:	6801      	ldr	r1, [r0, #0]
 80053ee:	688b      	ldr	r3, [r1, #8]
 80053f0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80053f4:	9a02      	ldr	r2, [sp, #8]
 80053f6:	4313      	orrs	r3, r2
 80053f8:	608b      	str	r3, [r1, #8]
  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 80053fa:	b1aa      	cbz	r2, 8005428 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  __HAL_UART_ENABLE(huart);
 80053fc:	6822      	ldr	r2, [r4, #0]
 80053fe:	6813      	ldr	r3, [r2, #0]
 8005400:	f043 0301 	orr.w	r3, r3, #1
 8005404:	6013      	str	r3, [r2, #0]
  tickstart = HAL_GetTick();
 8005406:	f7fb fc5f 	bl	8000cc8 <HAL_GetTick>
 800540a:	4603      	mov	r3, r0
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800540c:	f06f 427e 	mvn.w	r2, #4261412864	; 0xfe000000
 8005410:	9200      	str	r2, [sp, #0]
 8005412:	2200      	movs	r2, #0
 8005414:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005418:	4620      	mov	r0, r4
 800541a:	f7ff fdf0 	bl	8004ffe <UART_WaitOnFlagUntilTimeout>
 800541e:	b948      	cbnz	r0, 8005434 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x72>
    huart->gState = HAL_UART_STATE_READY;
 8005420:	2320      	movs	r3, #32
 8005422:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8005426:	e006      	b.n	8005436 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x74>
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 8005428:	ab04      	add	r3, sp, #16
 800542a:	e913 0006 	ldmdb	r3, {r1, r2}
 800542e:	f7ff ff87 	bl	8005340 <UARTEx_Wakeup_AddressConfig>
 8005432:	e7e3      	b.n	80053fc <HAL_UARTEx_StopModeWakeUpSourceConfig+0x3a>
    status = HAL_TIMEOUT;
 8005434:	2003      	movs	r0, #3
  __HAL_UNLOCK(huart);
 8005436:	2300      	movs	r3, #0
 8005438:	f884 3084 	strb.w	r3, [r4, #132]	; 0x84
}
 800543c:	b004      	add	sp, #16
 800543e:	bd10      	pop	{r4, pc}
  __HAL_LOCK(huart);
 8005440:	2002      	movs	r0, #2
 8005442:	e7fb      	b.n	800543c <HAL_UARTEx_StopModeWakeUpSourceConfig+0x7a>

08005444 <HAL_UARTEx_EnableStopMode>:
  __HAL_LOCK(huart);
 8005444:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 8005448:	2b01      	cmp	r3, #1
 800544a:	d010      	beq.n	800546e <HAL_UARTEx_EnableStopMode+0x2a>
 800544c:	2301      	movs	r3, #1
 800544e:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 8005452:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005454:	e852 3f00 	ldrex	r3, [r2]
 8005458:	f043 0302 	orr.w	r3, r3, #2
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800545c:	e842 3100 	strex	r1, r3, [r2]
 8005460:	2900      	cmp	r1, #0
 8005462:	d1f6      	bne.n	8005452 <HAL_UARTEx_EnableStopMode+0xe>
  __HAL_UNLOCK(huart);
 8005464:	2300      	movs	r3, #0
 8005466:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  return HAL_OK;
 800546a:	4618      	mov	r0, r3
 800546c:	4770      	bx	lr
  __HAL_LOCK(huart);
 800546e:	2002      	movs	r0, #2
}
 8005470:	4770      	bx	lr

08005472 <HAL_UARTEx_EnableFifoMode>:
  __HAL_LOCK(huart);
 8005472:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 8005476:	2b01      	cmp	r3, #1
 8005478:	d01d      	beq.n	80054b6 <HAL_UARTEx_EnableFifoMode+0x44>
{
 800547a:	b510      	push	{r4, lr}
 800547c:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 800547e:	2301      	movs	r3, #1
 8005480:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8005484:	2324      	movs	r3, #36	; 0x24
 8005486:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800548a:	6802      	ldr	r2, [r0, #0]
 800548c:	6813      	ldr	r3, [r2, #0]
  __HAL_UART_DISABLE(huart);
 800548e:	6811      	ldr	r1, [r2, #0]
 8005490:	f021 0101 	bic.w	r1, r1, #1
 8005494:	6011      	str	r1, [r2, #0]
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005496:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 800549a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800549e:	6642      	str	r2, [r0, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80054a0:	6802      	ldr	r2, [r0, #0]
 80054a2:	6013      	str	r3, [r2, #0]
  UARTEx_SetNbDataToProcess(huart);
 80054a4:	f7ff ff64 	bl	8005370 <UARTEx_SetNbDataToProcess>
  huart->gState = HAL_UART_STATE_READY;
 80054a8:	2320      	movs	r3, #32
 80054aa:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  __HAL_UNLOCK(huart);
 80054ae:	2000      	movs	r0, #0
 80054b0:	f884 0084 	strb.w	r0, [r4, #132]	; 0x84
}
 80054b4:	bd10      	pop	{r4, pc}
  __HAL_LOCK(huart);
 80054b6:	2002      	movs	r0, #2
}
 80054b8:	4770      	bx	lr

080054ba <HAL_UARTEx_SetTxFifoThreshold>:
{
 80054ba:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 80054bc:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 80054c0:	2b01      	cmp	r3, #1
 80054c2:	d01d      	beq.n	8005500 <HAL_UARTEx_SetTxFifoThreshold+0x46>
 80054c4:	4604      	mov	r4, r0
 80054c6:	2301      	movs	r3, #1
 80054c8:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 80054cc:	2324      	movs	r3, #36	; 0x24
 80054ce:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80054d2:	6803      	ldr	r3, [r0, #0]
 80054d4:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 80054d6:	681a      	ldr	r2, [r3, #0]
 80054d8:	f022 0201 	bic.w	r2, r2, #1
 80054dc:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80054de:	6802      	ldr	r2, [r0, #0]
 80054e0:	6893      	ldr	r3, [r2, #8]
 80054e2:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 80054e6:	4319      	orrs	r1, r3
 80054e8:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 80054ea:	f7ff ff41 	bl	8005370 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80054ee:	6823      	ldr	r3, [r4, #0]
 80054f0:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 80054f2:	2320      	movs	r3, #32
 80054f4:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  __HAL_UNLOCK(huart);
 80054f8:	2000      	movs	r0, #0
 80054fa:	f884 0084 	strb.w	r0, [r4, #132]	; 0x84
}
 80054fe:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8005500:	2002      	movs	r0, #2
 8005502:	e7fc      	b.n	80054fe <HAL_UARTEx_SetTxFifoThreshold+0x44>

08005504 <HAL_UARTEx_SetRxFifoThreshold>:
{
 8005504:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8005506:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 800550a:	2b01      	cmp	r3, #1
 800550c:	d01d      	beq.n	800554a <HAL_UARTEx_SetRxFifoThreshold+0x46>
 800550e:	4604      	mov	r4, r0
 8005510:	2301      	movs	r3, #1
 8005512:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8005516:	2324      	movs	r3, #36	; 0x24
 8005518:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800551c:	6803      	ldr	r3, [r0, #0]
 800551e:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8005520:	681a      	ldr	r2, [r3, #0]
 8005522:	f022 0201 	bic.w	r2, r2, #1
 8005526:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005528:	6802      	ldr	r2, [r0, #0]
 800552a:	6893      	ldr	r3, [r2, #8]
 800552c:	f023 6360 	bic.w	r3, r3, #234881024	; 0xe000000
 8005530:	4319      	orrs	r1, r3
 8005532:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8005534:	f7ff ff1c 	bl	8005370 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005538:	6823      	ldr	r3, [r4, #0]
 800553a:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 800553c:	2320      	movs	r3, #32
 800553e:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  __HAL_UNLOCK(huart);
 8005542:	2000      	movs	r0, #0
 8005544:	f884 0084 	strb.w	r0, [r4, #132]	; 0x84
}
 8005548:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 800554a:	2002      	movs	r0, #2
 800554c:	e7fc      	b.n	8005548 <HAL_UARTEx_SetRxFifoThreshold+0x44>

0800554e <RadioCheckRfFrequency>:
}

static bool RadioCheckRfFrequency( uint32_t frequency )
{
    return true;
}
 800554e:	2001      	movs	r0, #1
 8005550:	4770      	bx	lr
	...

08005554 <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
    uint32_t bandwidthInHz = 0;

    switch( bw )
 8005554:	280a      	cmp	r0, #10
 8005556:	d807      	bhi.n	8005568 <RadioGetLoRaBandwidthInHz+0x14>
 8005558:	e8df f000 	tbb	[pc, r0]
 800555c:	17110b20 	.word	0x17110b20
 8005560:	061e1c1a 	.word	0x061e1c1a
 8005564:	0e08      	.short	0x0e08
 8005566:	14          	.byte	0x14
 8005567:	00          	.byte	0x00
 8005568:	2000      	movs	r0, #0
 800556a:	4770      	bx	lr
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
        break;
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 800556c:	f642 00b1 	movw	r0, #10417	; 0x28b1
        break;
 8005570:	4770      	bx	lr
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 8005572:	f643 5009 	movw	r0, #15625	; 0x3d09
        break;
 8005576:	4770      	bx	lr
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 8005578:	f245 1061 	movw	r0, #20833	; 0x5161
        break;
 800557c:	4770      	bx	lr
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 800557e:	f647 2012 	movw	r0, #31250	; 0x7a12
        break;
 8005582:	4770      	bx	lr
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 8005584:	f24a 20c3 	movw	r0, #41667	; 0xa2c3
        break;
 8005588:	4770      	bx	lr
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 800558a:	f24f 4024 	movw	r0, #62500	; 0xf424
        break;
 800558e:	4770      	bx	lr
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 8005590:	4804      	ldr	r0, [pc, #16]	; (80055a4 <RadioGetLoRaBandwidthInHz+0x50>)
        break;
 8005592:	4770      	bx	lr
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 8005594:	4804      	ldr	r0, [pc, #16]	; (80055a8 <RadioGetLoRaBandwidthInHz+0x54>)
        break;
 8005596:	4770      	bx	lr
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 8005598:	4804      	ldr	r0, [pc, #16]	; (80055ac <RadioGetLoRaBandwidthInHz+0x58>)
        break;
 800559a:	4770      	bx	lr
        bandwidthInHz = 7812UL;
 800559c:	f641 6084 	movw	r0, #7812	; 0x1e84
    }

    return bandwidthInHz;
}
 80055a0:	4770      	bx	lr
 80055a2:	bf00      	nop
 80055a4:	0001e848 	.word	0x0001e848
 80055a8:	0003d090 	.word	0x0003d090
 80055ac:	0007a120 	.word	0x0007a120

080055b0 <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 80055b0:	f89d 1004 	ldrb.w	r1, [sp, #4]
    return ( preambleLen << 3 ) +
 80055b4:	00d2      	lsls	r2, r2, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 80055b6:	b953      	cbnz	r3, 80055ce <RadioGetGfskTimeOnAirNumerator+0x1e>
 80055b8:	2008      	movs	r0, #8
    return ( preambleLen << 3 ) +
 80055ba:	4402      	add	r2, r0
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 80055bc:	3218      	adds	r2, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 80055be:	b141      	cbz	r1, 80055d2 <RadioGetGfskTimeOnAirNumerator+0x22>
 80055c0:	2302      	movs	r3, #2
 80055c2:	f89d 0000 	ldrb.w	r0, [sp]
 80055c6:	4418      	add	r0, r3
}
 80055c8:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 80055cc:	4770      	bx	lr
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 80055ce:	2000      	movs	r0, #0
 80055d0:	e7f3      	b.n	80055ba <RadioGetGfskTimeOnAirNumerator+0xa>
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 80055d2:	2300      	movs	r3, #0
 80055d4:	e7f5      	b.n	80055c2 <RadioGetGfskTimeOnAirNumerator+0x12>

080055d6 <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 80055d6:	b570      	push	{r4, r5, r6, lr}
 80055d8:	f89d 4010 	ldrb.w	r4, [sp, #16]
 80055dc:	f89d 5018 	ldrb.w	r5, [sp, #24]
    int32_t crDenom           = coderate + 4;
 80055e0:	3204      	adds	r2, #4
    bool    lowDatareOptimize = false;

    // Ensure that the preamble length is at least 12 symbols when using SF5 or SF6
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 80055e2:	f1a1 0c05 	sub.w	ip, r1, #5
 80055e6:	f1bc 0f01 	cmp.w	ip, #1
 80055ea:	d932      	bls.n	8005652 <RadioGetLoRaTimeOnAirNumerator+0x7c>
        {
            preambleLen = 12;
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80055ec:	b918      	cbnz	r0, 80055f6 <RadioGetLoRaTimeOnAirNumerator+0x20>
 80055ee:	f1a1 060b 	sub.w	r6, r1, #11
 80055f2:	2e01      	cmp	r6, #1
 80055f4:	d935      	bls.n	8005662 <RadioGetLoRaTimeOnAirNumerator+0x8c>
 80055f6:	2801      	cmp	r0, #1
 80055f8:	d02f      	beq.n	800565a <RadioGetLoRaTimeOnAirNumerator+0x84>
    bool    lowDatareOptimize = false;
 80055fa:	2600      	movs	r6, #0
    {
        lowDatareOptimize = true;
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 80055fc:	f89d e014 	ldrb.w	lr, [sp, #20]
 8005600:	ea4f 0ece 	mov.w	lr, lr, lsl #3
                            ( crcOn ? 16 : 0 ) -
 8005604:	b38d      	cbz	r5, 800566a <RadioGetLoRaTimeOnAirNumerator+0x94>
 8005606:	f04f 0c10 	mov.w	ip, #16
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 800560a:	44e6      	add	lr, ip
                            ( 4 * datarate ) +
 800560c:	0088      	lsls	r0, r1, #2
                            ( crcOn ? 16 : 0 ) -
 800560e:	ebae 0e81 	sub.w	lr, lr, r1, lsl #2
                            ( fixLen ? 0 : 20 );
 8005612:	b36c      	cbz	r4, 8005670 <RadioGetLoRaTimeOnAirNumerator+0x9a>
 8005614:	f04f 0c00 	mov.w	ip, #0
                            ( 4 * datarate ) +
 8005618:	44f4      	add	ip, lr

    if( datarate <= 6 )
 800561a:	2906      	cmp	r1, #6
 800561c:	d904      	bls.n	8005628 <RadioGetLoRaTimeOnAirNumerator+0x52>
    {
        ceilDenominator = 4 * datarate;
    }
    else
    {
        ceilNumerator += 8;
 800561e:	f10c 0c08 	add.w	ip, ip, #8

        if( lowDatareOptimize == true )
 8005622:	b10e      	cbz	r6, 8005628 <RadioGetLoRaTimeOnAirNumerator+0x52>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 8005624:	1e88      	subs	r0, r1, #2
 8005626:	0080      	lsls	r0, r0, #2
        {
            ceilDenominator = 4 * datarate;
        }
    }

    if( ceilNumerator < 0 )
 8005628:	f1bc 0f00 	cmp.w	ip, #0
 800562c:	db23      	blt.n	8005676 <RadioGetLoRaTimeOnAirNumerator+0xa0>
        ceilNumerator = 0;
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 800562e:	4484      	add	ip, r0
 8005630:	f10c 3cff 	add.w	ip, ip, #4294967295
 8005634:	fb9c fcf0 	sdiv	ip, ip, r0
 8005638:	fb02 330c 	mla	r3, r2, ip, r3
    int32_t intermediate =
 800563c:	f103 000c 	add.w	r0, r3, #12

    if( datarate <= 6 )
 8005640:	2906      	cmp	r1, #6
 8005642:	d801      	bhi.n	8005648 <RadioGetLoRaTimeOnAirNumerator+0x72>
    {
        intermediate += 2;
 8005644:	f103 000e 	add.w	r0, r3, #14
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 8005648:	0080      	lsls	r0, r0, #2
 800564a:	3001      	adds	r0, #1
 800564c:	3902      	subs	r1, #2
}
 800564e:	4088      	lsls	r0, r1
 8005650:	bd70      	pop	{r4, r5, r6, pc}
        if( preambleLen < 12 )
 8005652:	2b0b      	cmp	r3, #11
 8005654:	d8ca      	bhi.n	80055ec <RadioGetLoRaTimeOnAirNumerator+0x16>
            preambleLen = 12;
 8005656:	230c      	movs	r3, #12
 8005658:	e7c8      	b.n	80055ec <RadioGetLoRaTimeOnAirNumerator+0x16>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 800565a:	290c      	cmp	r1, #12
 800565c:	d003      	beq.n	8005666 <RadioGetLoRaTimeOnAirNumerator+0x90>
    bool    lowDatareOptimize = false;
 800565e:	2600      	movs	r6, #0
 8005660:	e7cc      	b.n	80055fc <RadioGetLoRaTimeOnAirNumerator+0x26>
        lowDatareOptimize = true;
 8005662:	2601      	movs	r6, #1
 8005664:	e7ca      	b.n	80055fc <RadioGetLoRaTimeOnAirNumerator+0x26>
 8005666:	2601      	movs	r6, #1
 8005668:	e7c8      	b.n	80055fc <RadioGetLoRaTimeOnAirNumerator+0x26>
                            ( crcOn ? 16 : 0 ) -
 800566a:	f04f 0c00 	mov.w	ip, #0
 800566e:	e7cc      	b.n	800560a <RadioGetLoRaTimeOnAirNumerator+0x34>
                            ( fixLen ? 0 : 20 );
 8005670:	f04f 0c14 	mov.w	ip, #20
 8005674:	e7d0      	b.n	8005618 <RadioGetLoRaTimeOnAirNumerator+0x42>
        ceilNumerator = 0;
 8005676:	f04f 0c00 	mov.w	ip, #0
 800567a:	e7d8      	b.n	800562e <RadioGetLoRaTimeOnAirNumerator+0x58>

0800567c <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 800567c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800567e:	b085      	sub	sp, #20
 8005680:	460e      	mov	r6, r1
 8005682:	4615      	mov	r5, r2
 8005684:	4619      	mov	r1, r3
 8005686:	f8bd 2028 	ldrh.w	r2, [sp, #40]	; 0x28
 800568a:	f89d 302c 	ldrb.w	r3, [sp, #44]	; 0x2c
 800568e:	f89d 7030 	ldrb.w	r7, [sp, #48]	; 0x30
 8005692:	f89d c034 	ldrb.w	ip, [sp, #52]	; 0x34
    uint32_t numerator = 0;
    uint32_t denominator = 1;

    switch( modem )
 8005696:	b148      	cbz	r0, 80056ac <RadioTimeOnAir+0x30>
 8005698:	2801      	cmp	r0, #1
 800569a:	d012      	beq.n	80056c2 <RadioTimeOnAir+0x46>
 800569c:	2501      	movs	r5, #1
 800569e:	2400      	movs	r4, #0
        break;
    default:
        break;
    }
    // Perform integral ceil()
    return DIVC( numerator, denominator );
 80056a0:	442c      	add	r4, r5
 80056a2:	1e60      	subs	r0, r4, #1
}
 80056a4:	fbb0 f0f5 	udiv	r0, r0, r5
 80056a8:	b005      	add	sp, #20
 80056aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 80056ac:	f8cd c004 	str.w	ip, [sp, #4]
 80056b0:	9700      	str	r7, [sp, #0]
 80056b2:	4628      	mov	r0, r5
 80056b4:	f7ff ff7c 	bl	80055b0 <RadioGetGfskTimeOnAirNumerator>
 80056b8:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 80056bc:	fb00 f404 	mul.w	r4, r0, r4
        break;
 80056c0:	e7ee      	b.n	80056a0 <RadioTimeOnAir+0x24>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 80056c2:	f8cd c008 	str.w	ip, [sp, #8]
 80056c6:	9701      	str	r7, [sp, #4]
 80056c8:	9300      	str	r3, [sp, #0]
 80056ca:	4613      	mov	r3, r2
 80056cc:	460a      	mov	r2, r1
 80056ce:	4629      	mov	r1, r5
 80056d0:	4630      	mov	r0, r6
 80056d2:	f7ff ff80 	bl	80055d6 <RadioGetLoRaTimeOnAirNumerator>
 80056d6:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 80056da:	fb00 f404 	mul.w	r4, r0, r4
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 80056de:	4b03      	ldr	r3, [pc, #12]	; (80056ec <RadioTimeOnAir+0x70>)
 80056e0:	5d98      	ldrb	r0, [r3, r6]
 80056e2:	f7ff ff37 	bl	8005554 <RadioGetLoRaBandwidthInHz>
 80056e6:	4605      	mov	r5, r0
        break;
 80056e8:	e7da      	b.n	80056a0 <RadioTimeOnAir+0x24>
 80056ea:	bf00      	nop
 80056ec:	08008bb4 	.word	0x08008bb4

080056f0 <RadioOnTxTimeoutProcess>:
{
    RADIO_RX_TIMEOUT_PROCESS();
}

static void RadioOnTxTimeoutProcess( void )
{
 80056f0:	b508      	push	{r3, lr}
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 80056f2:	4b05      	ldr	r3, [pc, #20]	; (8005708 <RadioOnTxTimeoutProcess+0x18>)
 80056f4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80056f8:	629a      	str	r2, [r3, #40]	; 0x28
    DBG_GPIO_RADIO_TX( RST );

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 80056fa:	4b04      	ldr	r3, [pc, #16]	; (800570c <RadioOnTxTimeoutProcess+0x1c>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	b113      	cbz	r3, 8005706 <RadioOnTxTimeoutProcess+0x16>
 8005700:	685b      	ldr	r3, [r3, #4]
 8005702:	b103      	cbz	r3, 8005706 <RadioOnTxTimeoutProcess+0x16>
    {
        RadioEvents->TxTimeout( );
 8005704:	4798      	blx	r3
    }
}
 8005706:	bd08      	pop	{r3, pc}
 8005708:	48000400 	.word	0x48000400
 800570c:	200004ec 	.word	0x200004ec

08005710 <RadioOnTxTimeoutIrq>:
{
 8005710:	b508      	push	{r3, lr}
    RADIO_TX_TIMEOUT_PROCESS();
 8005712:	f7ff ffed 	bl	80056f0 <RadioOnTxTimeoutProcess>
}
 8005716:	bd08      	pop	{r3, pc}

08005718 <RadioOnRxTimeoutProcess>:

static void RadioOnRxTimeoutProcess( void )
{
 8005718:	b508      	push	{r3, lr}
 800571a:	4b05      	ldr	r3, [pc, #20]	; (8005730 <RadioOnRxTimeoutProcess+0x18>)
 800571c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005720:	629a      	str	r2, [r3, #40]	; 0x28
    DBG_GPIO_RADIO_RX( RST );

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8005722:	4b04      	ldr	r3, [pc, #16]	; (8005734 <RadioOnRxTimeoutProcess+0x1c>)
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	b113      	cbz	r3, 800572e <RadioOnRxTimeoutProcess+0x16>
 8005728:	68db      	ldr	r3, [r3, #12]
 800572a:	b103      	cbz	r3, 800572e <RadioOnRxTimeoutProcess+0x16>
    {
        RadioEvents->RxTimeout( );
 800572c:	4798      	blx	r3
    }
}
 800572e:	bd08      	pop	{r3, pc}
 8005730:	48000400 	.word	0x48000400
 8005734:	200004ec 	.word	0x200004ec

08005738 <RadioOnRxTimeoutIrq>:
{
 8005738:	b508      	push	{r3, lr}
    RADIO_RX_TIMEOUT_PROCESS();
 800573a:	f7ff ffed 	bl	8005718 <RadioOnRxTimeoutProcess>
}
 800573e:	bd08      	pop	{r3, pc}

08005740 <payload_integration>:
    SUBGRF_SetTxContinuousWave( );
}

#if (RADIO_SIGFOX_ENABLE == 1)
static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size )
{
 8005740:	b570      	push	{r4, r5, r6, lr}
    uint8_t index_byte;
    uint8_t index_bit_out;
    uint8_t index_byte_out;
    int32_t i = 0;

    for( i = 0; i < size; i++ )
 8005742:	2300      	movs	r3, #0
 8005744:	e005      	b.n	8005752 <payload_integration+0x12>
    {
        /* reverse all inputs */
        inBuffer[i] = ~inBuffer[i];
 8005746:	5ccc      	ldrb	r4, [r1, r3]
 8005748:	43e4      	mvns	r4, r4
 800574a:	54cc      	strb	r4, [r1, r3]
        /* init outBuffer */
        outBuffer[i] = 0;
 800574c:	2400      	movs	r4, #0
 800574e:	54c4      	strb	r4, [r0, r3]
    for( i = 0; i < size; i++ )
 8005750:	3301      	adds	r3, #1
 8005752:	429a      	cmp	r2, r3
 8005754:	dcf7      	bgt.n	8005746 <payload_integration+0x6>
    }

    for( i = 0; i < ( size * 8 ); i++ )
 8005756:	2300      	movs	r3, #0
    uint8_t prevInt = 0;
 8005758:	461c      	mov	r4, r3
 800575a:	e013      	b.n	8005784 <payload_integration+0x44>
    {
        /* index to take bit in inBuffer */
        index_bit = 7 - ( i % 8 );
        index_byte = i / 8;
 800575c:	f103 0c07 	add.w	ip, r3, #7
 8005760:	e024      	b.n	80057ac <payload_integration+0x6c>
        /* index to place bit in outBuffer is shifted 1 bit right */
        index_bit_out = 7 - ( ( i + 1 ) % 8 );
        index_byte_out = ( i + 1 ) / 8;
        /* extract current bit from input */
        currBit = ( inBuffer[index_byte] >> index_bit ) & 0x01;
 8005762:	b2ed      	uxtb	r5, r5
 8005764:	5d4d      	ldrb	r5, [r1, r5]
 8005766:	fa45 fe0e 	asr.w	lr, r5, lr
 800576a:	f00e 0e01 	and.w	lr, lr, #1
        /* integration */
        prevInt ^= currBit;
 800576e:	ea84 040e 	eor.w	r4, r4, lr
        /* write result integration in output */
        outBuffer[index_byte_out] |= ( prevInt << index_bit_out );
 8005772:	f3c6 05c7 	ubfx	r5, r6, #3, #8
 8005776:	fa04 fc0c 	lsl.w	ip, r4, ip
 800577a:	5d46      	ldrb	r6, [r0, r5]
 800577c:	ea46 0c0c 	orr.w	ip, r6, ip
 8005780:	f800 c005 	strb.w	ip, [r0, r5]
    for( i = 0; i < ( size * 8 ); i++ )
 8005784:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 8005788:	da26      	bge.n	80057d8 <payload_integration+0x98>
        index_bit = 7 - ( i % 8 );
 800578a:	425d      	negs	r5, r3
 800578c:	f003 0c07 	and.w	ip, r3, #7
 8005790:	f005 0507 	and.w	r5, r5, #7
 8005794:	bf58      	it	pl
 8005796:	f1c5 0c00 	rsbpl	ip, r5, #0
 800579a:	fa5f fe8c 	uxtb.w	lr, ip
 800579e:	f1ce 0e07 	rsb	lr, lr, #7
 80057a2:	fa5f fe8e 	uxtb.w	lr, lr
        index_byte = i / 8;
 80057a6:	469c      	mov	ip, r3
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	dbd7      	blt.n	800575c <payload_integration+0x1c>
 80057ac:	ea4f 05ec 	mov.w	r5, ip, asr #3
        index_bit_out = 7 - ( ( i + 1 ) % 8 );
 80057b0:	3301      	adds	r3, #1
 80057b2:	425e      	negs	r6, r3
 80057b4:	f003 0c07 	and.w	ip, r3, #7
 80057b8:	f006 0607 	and.w	r6, r6, #7
 80057bc:	bf58      	it	pl
 80057be:	f1c6 0c00 	rsbpl	ip, r6, #0
 80057c2:	fa5f fc8c 	uxtb.w	ip, ip
 80057c6:	f1cc 0c07 	rsb	ip, ip, #7
 80057ca:	fa5f fc8c 	uxtb.w	ip, ip
        index_byte_out = ( i + 1 ) / 8;
 80057ce:	461e      	mov	r6, r3
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	dac6      	bge.n	8005762 <payload_integration+0x22>
 80057d4:	1dde      	adds	r6, r3, #7
 80057d6:	e7c4      	b.n	8005762 <payload_integration+0x22>
    }

    outBuffer[size] = ( prevInt << 7 ) | ( prevInt << 6 ) | ( ( ( !prevInt ) & 0x01 ) << 5 ) ;
 80057d8:	01a3      	lsls	r3, r4, #6
 80057da:	ea43 13c4 	orr.w	r3, r3, r4, lsl #7
 80057de:	b25b      	sxtb	r3, r3
 80057e0:	b91c      	cbnz	r4, 80057ea <payload_integration+0xaa>
 80057e2:	2120      	movs	r1, #32
 80057e4:	430b      	orrs	r3, r1
 80057e6:	5483      	strb	r3, [r0, r2]
}
 80057e8:	bd70      	pop	{r4, r5, r6, pc}
    outBuffer[size] = ( prevInt << 7 ) | ( prevInt << 6 ) | ( ( ( !prevInt ) & 0x01 ) << 5 ) ;
 80057ea:	2100      	movs	r1, #0
 80057ec:	e7fa      	b.n	80057e4 <payload_integration+0xa4>

080057ee <RadioLrFhssSetCfg>:
        return status;
    }
    SubgRf.lr_fhss.is_lr_fhss_on = true;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    return  status;
}
 80057ee:	2001      	movs	r0, #1
 80057f0:	4770      	bx	lr

080057f2 <RadioLrFhssGetTimeOnAirInMs>:

    return RADIO_STATUS_OK;
#else
    return RADIO_STATUS_UNSUPPORTED_FEATURE;
#endif /* RADIO_LR_FHSS_IS_ON */
 80057f2:	2001      	movs	r0, #1
 80057f4:	4770      	bx	lr
	...

080057f8 <RadioSetMaxPayloadLength>:
{
 80057f8:	b508      	push	{r3, lr}
    if( modem == MODEM_LORA )
 80057fa:	2801      	cmp	r0, #1
 80057fc:	d004      	beq.n	8005808 <RadioSetMaxPayloadLength+0x10>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 80057fe:	4b0a      	ldr	r3, [pc, #40]	; (8005828 <RadioSetMaxPayloadLength+0x30>)
 8005800:	7d5b      	ldrb	r3, [r3, #21]
 8005802:	2b01      	cmp	r3, #1
 8005804:	d008      	beq.n	8005818 <RadioSetMaxPayloadLength+0x20>
}
 8005806:	bd08      	pop	{r3, pc}
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 8005808:	4b08      	ldr	r3, [pc, #32]	; (800582c <RadioSetMaxPayloadLength+0x34>)
 800580a:	7019      	strb	r1, [r3, #0]
 800580c:	4806      	ldr	r0, [pc, #24]	; (8005828 <RadioSetMaxPayloadLength+0x30>)
 800580e:	77c1      	strb	r1, [r0, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8005810:	300e      	adds	r0, #14
 8005812:	f001 fe3b 	bl	800748c <SUBGRF_SetPacketParams>
 8005816:	e7f6      	b.n	8005806 <RadioSetMaxPayloadLength+0xe>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 8005818:	4b04      	ldr	r3, [pc, #16]	; (800582c <RadioSetMaxPayloadLength+0x34>)
 800581a:	7019      	strb	r1, [r3, #0]
 800581c:	4802      	ldr	r0, [pc, #8]	; (8005828 <RadioSetMaxPayloadLength+0x30>)
 800581e:	7581      	strb	r1, [r0, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8005820:	300e      	adds	r0, #14
 8005822:	f001 fe33 	bl	800748c <SUBGRF_SetPacketParams>
}
 8005826:	e7ee      	b.n	8005806 <RadioSetMaxPayloadLength+0xe>
 8005828:	20000508 	.word	0x20000508
 800582c:	2000000c 	.word	0x2000000c

08005830 <RadioRead>:
{
 8005830:	b508      	push	{r3, lr}
    return SUBGRF_ReadRegister( addr );
 8005832:	f001 f9c9 	bl	8006bc8 <SUBGRF_ReadRegister>
}
 8005836:	bd08      	pop	{r3, pc}

08005838 <RadioWrite>:
{
 8005838:	b508      	push	{r3, lr}
    SUBGRF_WriteRegister( addr, data );
 800583a:	f001 f9b5 	bl	8006ba8 <SUBGRF_WriteRegister>
}
 800583e:	bd08      	pop	{r3, pc}

08005840 <RadioTxCw>:
{
 8005840:	b510      	push	{r4, lr}
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 8005842:	f001 ff4d 	bl	80076e0 <SUBGRF_SetRfTxPower>
 8005846:	4604      	mov	r4, r0
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 8005848:	210e      	movs	r1, #14
 800584a:	f640 101f 	movw	r0, #2335	; 0x91f
 800584e:	f001 f9ab 	bl	8006ba8 <SUBGRF_WriteRegister>
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX );
 8005852:	2101      	movs	r1, #1
 8005854:	4620      	mov	r0, r4
 8005856:	f001 ff2f 	bl	80076b8 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave( );
 800585a:	f001 fb75 	bl	8006f48 <SUBGRF_SetTxContinuousWave>
}
 800585e:	bd10      	pop	{r4, pc}

08005860 <RadioTxPrbs>:
{
 8005860:	b508      	push	{r3, lr}
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 8005862:	2101      	movs	r1, #1
 8005864:	4b07      	ldr	r3, [pc, #28]	; (8005884 <RadioTxPrbs+0x24>)
 8005866:	f893 0056 	ldrb.w	r0, [r3, #86]	; 0x56
 800586a:	f001 ff25 	bl	80076b8 <SUBGRF_SetSwitch>
    Radio.Write( SUBGHZ_GPKTCTL1AR, 0x2d );  // sel mode prbs9 instead of preamble
 800586e:	212d      	movs	r1, #45	; 0x2d
 8005870:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 8005874:	f7ff ffe0 	bl	8005838 <RadioWrite>
    SUBGRF_SetTxInfinitePreamble( );
 8005878:	f001 fb6d 	bl	8006f56 <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx( 0x0fffff );
 800587c:	4802      	ldr	r0, [pc, #8]	; (8005888 <RadioTxPrbs+0x28>)
 800587e:	f001 faa3 	bl	8006dc8 <SUBGRF_SetTx>
}
 8005882:	bd08      	pop	{r3, pc}
 8005884:	20000508 	.word	0x20000508
 8005888:	000fffff 	.word	0x000fffff

0800588c <RadioSetRxDutyCycle>:
{
 800588c:	b570      	push	{r4, r5, r6, lr}
 800588e:	4604      	mov	r4, r0
 8005890:	460d      	mov	r5, r1
    SubgRf.RxDcPreambleDetectTimeout = 2 * rxTime + sleepTime;
 8005892:	eb01 0340 	add.w	r3, r1, r0, lsl #1
 8005896:	4e09      	ldr	r6, [pc, #36]	; (80058bc <RadioSetRxDutyCycle+0x30>)
 8005898:	65b3      	str	r3, [r6, #88]	; 0x58
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 800589a:	2300      	movs	r3, #0
 800589c:	461a      	mov	r2, r3
 800589e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80058a2:	4608      	mov	r0, r1
 80058a4:	f001 fc23 	bl	80070ee <SUBGRF_SetDioIrqParams>
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 80058a8:	2100      	movs	r1, #0
 80058aa:	f896 0056 	ldrb.w	r0, [r6, #86]	; 0x56
 80058ae:	f001 ff03 	bl	80076b8 <SUBGRF_SetSwitch>
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 80058b2:	4629      	mov	r1, r5
 80058b4:	4620      	mov	r0, r4
 80058b6:	f001 fb17 	bl	8006ee8 <SUBGRF_SetRxDutyCycle>
}
 80058ba:	bd70      	pop	{r4, r5, r6, pc}
 80058bc:	20000508 	.word	0x20000508

080058c0 <RadioRxBoosted>:
{
 80058c0:	b538      	push	{r3, r4, r5, lr}
 80058c2:	4604      	mov	r4, r0
    if( 1UL == RFW_Is_Init() )
 80058c4:	f001 ffea 	bl	800789c <RFW_Is_Init>
 80058c8:	2801      	cmp	r0, #1
 80058ca:	d019      	beq.n	8005900 <RadioRxBoosted+0x40>
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 80058cc:	2300      	movs	r3, #0
 80058ce:	461a      	mov	r2, r3
 80058d0:	f240 2162 	movw	r1, #610	; 0x262
 80058d4:	4608      	mov	r0, r1
 80058d6:	f001 fc0a 	bl	80070ee <SUBGRF_SetDioIrqParams>
    if( timeout != 0 )
 80058da:	b9a4      	cbnz	r4, 8005906 <RadioRxBoosted+0x46>
    SubgRf.RxDcPreambleDetectTimeout = 0;
 80058dc:	4c11      	ldr	r4, [pc, #68]	; (8005924 <RadioRxBoosted+0x64>)
 80058de:	2100      	movs	r1, #0
 80058e0:	65a1      	str	r1, [r4, #88]	; 0x58
  WRITE_REG(GPIOx->BSRR, PinMask);
 80058e2:	4b11      	ldr	r3, [pc, #68]	; (8005928 <RadioRxBoosted+0x68>)
 80058e4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80058e8:	619a      	str	r2, [r3, #24]
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 80058ea:	f894 0056 	ldrb.w	r0, [r4, #86]	; 0x56
 80058ee:	f001 fee3 	bl	80076b8 <SUBGRF_SetSwitch>
    if( SubgRf.RxContinuous == true )
 80058f2:	7863      	ldrb	r3, [r4, #1]
 80058f4:	b183      	cbz	r3, 8005918 <RadioRxBoosted+0x58>
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 80058f6:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 80058fa:	f001 fad7 	bl	8006eac <SUBGRF_SetRxBoosted>
}
 80058fe:	bd38      	pop	{r3, r4, r5, pc}
        RFW_ReceiveInit();
 8005900:	f001 ffd4 	bl	80078ac <RFW_ReceiveInit>
 8005904:	e7e9      	b.n	80058da <RadioRxBoosted+0x1a>
        TimerSetValue( &RxTimeoutTimer, timeout );
 8005906:	4d09      	ldr	r5, [pc, #36]	; (800592c <RadioRxBoosted+0x6c>)
 8005908:	4621      	mov	r1, r4
 800590a:	4628      	mov	r0, r5
 800590c:	f002 fbfe 	bl	800810c <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 8005910:	4628      	mov	r0, r5
 8005912:	f002 fbb5 	bl	8008080 <UTIL_TIMER_Start>
 8005916:	e7e1      	b.n	80058dc <RadioRxBoosted+0x1c>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 8005918:	4b02      	ldr	r3, [pc, #8]	; (8005924 <RadioRxBoosted+0x64>)
 800591a:	6898      	ldr	r0, [r3, #8]
 800591c:	0180      	lsls	r0, r0, #6
 800591e:	f001 fac5 	bl	8006eac <SUBGRF_SetRxBoosted>
}
 8005922:	e7ec      	b.n	80058fe <RadioRxBoosted+0x3e>
 8005924:	20000508 	.word	0x20000508
 8005928:	48000400 	.word	0x48000400
 800592c:	200004f0 	.word	0x200004f0

08005930 <RadioStandby>:
{
 8005930:	b508      	push	{r3, lr}
    SUBGRF_SetStandby( STDBY_RC );
 8005932:	2000      	movs	r0, #0
 8005934:	f001 fa2e 	bl	8006d94 <SUBGRF_SetStandby>
}
 8005938:	bd08      	pop	{r3, pc}

0800593a <RadioGetStatus>:
{
 800593a:	b508      	push	{r3, lr}
    switch( SUBGRF_GetOperatingMode( ) )
 800593c:	f001 f928 	bl	8006b90 <SUBGRF_GetOperatingMode>
 8005940:	2805      	cmp	r0, #5
 8005942:	d007      	beq.n	8005954 <RadioGetStatus+0x1a>
 8005944:	2807      	cmp	r0, #7
 8005946:	d007      	beq.n	8005958 <RadioGetStatus+0x1e>
 8005948:	2804      	cmp	r0, #4
 800594a:	d001      	beq.n	8005950 <RadioGetStatus+0x16>
            return RF_IDLE;
 800594c:	2000      	movs	r0, #0
}
 800594e:	bd08      	pop	{r3, pc}
    switch( SUBGRF_GetOperatingMode( ) )
 8005950:	2002      	movs	r0, #2
 8005952:	e7fc      	b.n	800594e <RadioGetStatus+0x14>
            return RF_RX_RUNNING;
 8005954:	2001      	movs	r0, #1
 8005956:	e7fa      	b.n	800594e <RadioGetStatus+0x14>
            return RF_CAD;
 8005958:	2003      	movs	r0, #3
 800595a:	e7f8      	b.n	800594e <RadioGetStatus+0x14>

0800595c <RadioIrqProcess>:
{
 800595c:	b530      	push	{r4, r5, lr}
 800595e:	b083      	sub	sp, #12
    uint8_t size = 0;
 8005960:	2300      	movs	r3, #0
 8005962:	f88d 3007 	strb.w	r3, [sp, #7]
    int32_t cfo = 0;
 8005966:	9300      	str	r3, [sp, #0]
    switch( SubgRf.RadioIrq )
 8005968:	4ba5      	ldr	r3, [pc, #660]	; (8005c00 <RadioIrqProcess+0x2a4>)
 800596a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800596e:	2b20      	cmp	r3, #32
 8005970:	d829      	bhi.n	80059c6 <RadioIrqProcess+0x6a>
 8005972:	b21a      	sxth	r2, r3
 8005974:	2a00      	cmp	r2, #0
 8005976:	f000 8140 	beq.w	8005bfa <RadioIrqProcess+0x29e>
 800597a:	3b01      	subs	r3, #1
 800597c:	2b1f      	cmp	r3, #31
 800597e:	f200 813c 	bhi.w	8005bfa <RadioIrqProcess+0x29e>
 8005982:	e8df f013 	tbh	[pc, r3, lsl #1]
 8005986:	0063      	.short	0x0063
 8005988:	013a007f 	.word	0x013a007f
 800598c:	013a00f7 	.word	0x013a00f7
 8005990:	013a013a 	.word	0x013a013a
 8005994:	013a0127 	.word	0x013a0127
 8005998:	013a013a 	.word	0x013a013a
 800599c:	013a013a 	.word	0x013a013a
 80059a0:	013a013a 	.word	0x013a013a
 80059a4:	013a0134 	.word	0x013a0134
 80059a8:	013a013a 	.word	0x013a013a
 80059ac:	013a013a 	.word	0x013a013a
 80059b0:	013a013a 	.word	0x013a013a
 80059b4:	013a013a 	.word	0x013a013a
 80059b8:	013a013a 	.word	0x013a013a
 80059bc:	013a013a 	.word	0x013a013a
 80059c0:	013a013a 	.word	0x013a013a
 80059c4:	0155      	.short	0x0155
 80059c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80059ca:	f000 80b3 	beq.w	8005b34 <RadioIrqProcess+0x1d8>
 80059ce:	d928      	bls.n	8005a22 <RadioIrqProcess+0xc6>
 80059d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80059d4:	f040 8111 	bne.w	8005bfa <RadioIrqProcess+0x29e>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_RX_TX_TIMEOUT\r\n" );
 80059d8:	4b8a      	ldr	r3, [pc, #552]	; (8005c04 <RadioIrqProcess+0x2a8>)
 80059da:	2201      	movs	r2, #1
 80059dc:	2100      	movs	r1, #0
 80059de:	2002      	movs	r0, #2
 80059e0:	f002 f842 	bl	8007a68 <UTIL_ADV_TRACE_COND_FSend>
        if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 80059e4:	f001 f8d4 	bl	8006b90 <SUBGRF_GetOperatingMode>
 80059e8:	2804      	cmp	r0, #4
 80059ea:	f000 80b0 	beq.w	8005b4e <RadioIrqProcess+0x1f2>
        else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 80059ee:	f001 f8cf 	bl	8006b90 <SUBGRF_GetOperatingMode>
 80059f2:	2805      	cmp	r0, #5
 80059f4:	f040 8101 	bne.w	8005bfa <RadioIrqProcess+0x29e>
  WRITE_REG(GPIOx->BRR, PinMask);
 80059f8:	4b83      	ldr	r3, [pc, #524]	; (8005c08 <RadioIrqProcess+0x2ac>)
 80059fa:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80059fe:	629a      	str	r2, [r3, #40]	; 0x28
            TimerStop( &RxTimeoutTimer );
 8005a00:	4882      	ldr	r0, [pc, #520]	; (8005c0c <RadioIrqProcess+0x2b0>)
 8005a02:	f002 fae3 	bl	8007fcc <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 8005a06:	2000      	movs	r0, #0
 8005a08:	f001 f9c4 	bl	8006d94 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8005a0c:	4b80      	ldr	r3, [pc, #512]	; (8005c10 <RadioIrqProcess+0x2b4>)
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	f000 80f2 	beq.w	8005bfa <RadioIrqProcess+0x29e>
 8005a16:	68db      	ldr	r3, [r3, #12]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	f000 80ee 	beq.w	8005bfa <RadioIrqProcess+0x29e>
                RadioEvents->RxTimeout( );
 8005a1e:	4798      	blx	r3
 8005a20:	e0eb      	b.n	8005bfa <RadioIrqProcess+0x29e>
    switch( SubgRf.RadioIrq )
 8005a22:	2b40      	cmp	r3, #64	; 0x40
 8005a24:	f000 811d 	beq.w	8005c62 <RadioIrqProcess+0x306>
 8005a28:	2b80      	cmp	r3, #128	; 0x80
 8005a2a:	f040 80e6 	bne.w	8005bfa <RadioIrqProcess+0x29e>
        SUBGRF_SetStandby( STDBY_RC );
 8005a2e:	2000      	movs	r0, #0
 8005a30:	f001 f9b0 	bl	8006d94 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8005a34:	4b76      	ldr	r3, [pc, #472]	; (8005c10 <RadioIrqProcess+0x2b4>)
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	f000 80de 	beq.w	8005bfa <RadioIrqProcess+0x29e>
 8005a3e:	699b      	ldr	r3, [r3, #24]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	f000 80da 	beq.w	8005bfa <RadioIrqProcess+0x29e>
            RadioEvents->CadDone( false );
 8005a46:	2000      	movs	r0, #0
 8005a48:	4798      	blx	r3
 8005a4a:	e0d6      	b.n	8005bfa <RadioIrqProcess+0x29e>
 8005a4c:	4b6e      	ldr	r3, [pc, #440]	; (8005c08 <RadioIrqProcess+0x2ac>)
 8005a4e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005a52:	629a      	str	r2, [r3, #40]	; 0x28
        TimerStop( &TxTimeoutTimer );
 8005a54:	486f      	ldr	r0, [pc, #444]	; (8005c14 <RadioIrqProcess+0x2b8>)
 8005a56:	f002 fab9 	bl	8007fcc <UTIL_TIMER_Stop>
        SUBGRF_SetStandby( STDBY_RC );
 8005a5a:	2000      	movs	r0, #0
 8005a5c:	f001 f99a 	bl	8006d94 <SUBGRF_SetStandby>
        if( RFW_Is_LongPacketModeEnabled() == 1 )
 8005a60:	f001 ff1e 	bl	80078a0 <RFW_Is_LongPacketModeEnabled>
 8005a64:	2801      	cmp	r0, #1
 8005a66:	d00a      	beq.n	8005a7e <RadioIrqProcess+0x122>
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 8005a68:	4b69      	ldr	r3, [pc, #420]	; (8005c10 <RadioIrqProcess+0x2b4>)
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	f000 80c4 	beq.w	8005bfa <RadioIrqProcess+0x29e>
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	f000 80c0 	beq.w	8005bfa <RadioIrqProcess+0x29e>
            RadioEvents->TxDone( );
 8005a7a:	4798      	blx	r3
 8005a7c:	e0bd      	b.n	8005bfa <RadioIrqProcess+0x29e>
            RFW_DeInit_TxLongPacket( );
 8005a7e:	f001 ff18 	bl	80078b2 <RFW_DeInit_TxLongPacket>
 8005a82:	e7f1      	b.n	8005a68 <RadioIrqProcess+0x10c>
 8005a84:	4b60      	ldr	r3, [pc, #384]	; (8005c08 <RadioIrqProcess+0x2ac>)
 8005a86:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005a8a:	629a      	str	r2, [r3, #40]	; 0x28
        TimerStop( &RxTimeoutTimer );
 8005a8c:	485f      	ldr	r0, [pc, #380]	; (8005c0c <RadioIrqProcess+0x2b0>)
 8005a8e:	f002 fa9d 	bl	8007fcc <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 8005a92:	4b5b      	ldr	r3, [pc, #364]	; (8005c00 <RadioIrqProcess+0x2a4>)
 8005a94:	785b      	ldrb	r3, [r3, #1]
 8005a96:	b303      	cbz	r3, 8005ada <RadioIrqProcess+0x17e>
        SUBGRF_GetPayload( RadioBuffer, &size, 255 );
 8005a98:	22ff      	movs	r2, #255	; 0xff
 8005a9a:	f10d 0107 	add.w	r1, sp, #7
 8005a9e:	485e      	ldr	r0, [pc, #376]	; (8005c18 <RadioIrqProcess+0x2bc>)
 8005aa0:	f001 fdb4 	bl	800760c <SUBGRF_GetPayload>
        SUBGRF_GetPacketStatus( &( SubgRf.PacketStatus ) );
 8005aa4:	485d      	ldr	r0, [pc, #372]	; (8005c1c <RadioIrqProcess+0x2c0>)
 8005aa6:	f001 fdcb 	bl	8007640 <SUBGRF_GetPacketStatus>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 8005aaa:	4b59      	ldr	r3, [pc, #356]	; (8005c10 <RadioIrqProcess+0x2b4>)
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	f000 80a3 	beq.w	8005bfa <RadioIrqProcess+0x29e>
 8005ab4:	689c      	ldr	r4, [r3, #8]
 8005ab6:	2c00      	cmp	r4, #0
 8005ab8:	f000 809f 	beq.w	8005bfa <RadioIrqProcess+0x29e>
            switch( SubgRf.PacketStatus.packetType )
 8005abc:	4b50      	ldr	r3, [pc, #320]	; (8005c00 <RadioIrqProcess+0x2a4>)
 8005abe:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005ac2:	2b01      	cmp	r3, #1
 8005ac4:	d11d      	bne.n	8005b02 <RadioIrqProcess+0x1a6>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt,
 8005ac6:	4a4e      	ldr	r2, [pc, #312]	; (8005c00 <RadioIrqProcess+0x2a4>)
 8005ac8:	f992 3031 	ldrsb.w	r3, [r2, #49]	; 0x31
 8005acc:	f992 2030 	ldrsb.w	r2, [r2, #48]	; 0x30
 8005ad0:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8005ad4:	4850      	ldr	r0, [pc, #320]	; (8005c18 <RadioIrqProcess+0x2bc>)
 8005ad6:	47a0      	blx	r4
                break;
 8005ad8:	e08f      	b.n	8005bfa <RadioIrqProcess+0x29e>
            SUBGRF_SetStandby( STDBY_RC );
 8005ada:	2000      	movs	r0, #0
 8005adc:	f001 f95a 	bl	8006d94 <SUBGRF_SetStandby>
            SUBGRF_WriteRegister( SUBGHZ_RTCCTLR, 0x00 );
 8005ae0:	2100      	movs	r1, #0
 8005ae2:	f640 1002 	movw	r0, #2306	; 0x902
 8005ae6:	f001 f85f 	bl	8006ba8 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( SUBGHZ_EVENTMASKR, SUBGRF_ReadRegister( SUBGHZ_EVENTMASKR ) | ( 1 << 1 ) );
 8005aea:	f640 1044 	movw	r0, #2372	; 0x944
 8005aee:	f001 f86b 	bl	8006bc8 <SUBGRF_ReadRegister>
 8005af2:	f040 0102 	orr.w	r1, r0, #2
 8005af6:	b2c9      	uxtb	r1, r1
 8005af8:	f640 1044 	movw	r0, #2372	; 0x944
 8005afc:	f001 f854 	bl	8006ba8 <SUBGRF_WriteRegister>
 8005b00:	e7ca      	b.n	8005a98 <RadioIrqProcess+0x13c>
                SUBGRF_GetCFO( SubgRf.ModulationParams.Params.Gfsk.BitRate, &cfo );
 8005b02:	4c3f      	ldr	r4, [pc, #252]	; (8005c00 <RadioIrqProcess+0x2a4>)
 8005b04:	4669      	mov	r1, sp
 8005b06:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8005b08:	f001 fe7a 	bl	8007800 <SUBGRF_GetCFO>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, ( int8_t ) DIVR( cfo, 1000 ) );
 8005b0c:	4b40      	ldr	r3, [pc, #256]	; (8005c10 <RadioIrqProcess+0x2b4>)
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	689d      	ldr	r5, [r3, #8]
 8005b12:	9b00      	ldr	r3, [sp, #0]
 8005b14:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8005b18:	4a41      	ldr	r2, [pc, #260]	; (8005c20 <RadioIrqProcess+0x2c4>)
 8005b1a:	fb82 1203 	smull	r1, r2, r2, r3
 8005b1e:	17db      	asrs	r3, r3, #31
 8005b20:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
 8005b24:	b25b      	sxtb	r3, r3
 8005b26:	f994 2029 	ldrsb.w	r2, [r4, #41]	; 0x29
 8005b2a:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8005b2e:	483a      	ldr	r0, [pc, #232]	; (8005c18 <RadioIrqProcess+0x2bc>)
 8005b30:	47a8      	blx	r5
                break;
 8005b32:	e062      	b.n	8005bfa <RadioIrqProcess+0x29e>
        SUBGRF_SetStandby( STDBY_RC );
 8005b34:	2000      	movs	r0, #0
 8005b36:	f001 f92d 	bl	8006d94 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8005b3a:	4b35      	ldr	r3, [pc, #212]	; (8005c10 <RadioIrqProcess+0x2b4>)
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d05b      	beq.n	8005bfa <RadioIrqProcess+0x29e>
 8005b42:	699b      	ldr	r3, [r3, #24]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d058      	beq.n	8005bfa <RadioIrqProcess+0x29e>
            RadioEvents->CadDone( true );
 8005b48:	2001      	movs	r0, #1
 8005b4a:	4798      	blx	r3
 8005b4c:	e055      	b.n	8005bfa <RadioIrqProcess+0x29e>
 8005b4e:	4b2e      	ldr	r3, [pc, #184]	; (8005c08 <RadioIrqProcess+0x2ac>)
 8005b50:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005b54:	629a      	str	r2, [r3, #40]	; 0x28
            TimerStop( &TxTimeoutTimer );
 8005b56:	482f      	ldr	r0, [pc, #188]	; (8005c14 <RadioIrqProcess+0x2b8>)
 8005b58:	f002 fa38 	bl	8007fcc <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 8005b5c:	2000      	movs	r0, #0
 8005b5e:	f001 f919 	bl	8006d94 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8005b62:	4b2b      	ldr	r3, [pc, #172]	; (8005c10 <RadioIrqProcess+0x2b4>)
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d047      	beq.n	8005bfa <RadioIrqProcess+0x29e>
 8005b6a:	685b      	ldr	r3, [r3, #4]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d044      	beq.n	8005bfa <RadioIrqProcess+0x29e>
                RadioEvents->TxTimeout( );
 8005b70:	4798      	blx	r3
 8005b72:	e042      	b.n	8005bfa <RadioIrqProcess+0x29e>
        MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 8005b74:	4b2b      	ldr	r3, [pc, #172]	; (8005c24 <RadioIrqProcess+0x2c8>)
 8005b76:	2201      	movs	r2, #1
 8005b78:	2100      	movs	r1, #0
 8005b7a:	2002      	movs	r0, #2
 8005b7c:	f001 ff74 	bl	8007a68 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxDcPreambleDetectTimeout != 0 )
 8005b80:	4b1f      	ldr	r3, [pc, #124]	; (8005c00 <RadioIrqProcess+0x2a4>)
 8005b82:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8005b84:	b3c9      	cbz	r1, 8005bfa <RadioIrqProcess+0x29e>
            Radio.Write( SUBGHZ_RTCPRDR2, ( SubgRf.RxDcPreambleDetectTimeout >> 16 ) & 0xFF ); /*Update Radio RTC Period MSB*/
 8005b86:	f3c1 4107 	ubfx	r1, r1, #16, #8
 8005b8a:	f640 1003 	movw	r0, #2307	; 0x903
 8005b8e:	f7ff fe53 	bl	8005838 <RadioWrite>
            Radio.Write( SUBGHZ_RTCPRDR1, ( SubgRf.RxDcPreambleDetectTimeout >> 8 ) & 0xFF ); /*Update Radio RTC Period MidByte*/
 8005b92:	4c1b      	ldr	r4, [pc, #108]	; (8005c00 <RadioIrqProcess+0x2a4>)
 8005b94:	f894 1059 	ldrb.w	r1, [r4, #89]	; 0x59
 8005b98:	f640 1004 	movw	r0, #2308	; 0x904
 8005b9c:	f7ff fe4c 	bl	8005838 <RadioWrite>
            Radio.Write( SUBGHZ_RTCPRDR0, ( SubgRf.RxDcPreambleDetectTimeout ) & 0xFF ); /*Update Radio RTC Period lsb*/
 8005ba0:	f894 1058 	ldrb.w	r1, [r4, #88]	; 0x58
 8005ba4:	f640 1005 	movw	r0, #2309	; 0x905
 8005ba8:	f7ff fe46 	bl	8005838 <RadioWrite>
            Radio.Write( SUBGHZ_RTCCTLR, Radio.Read( SUBGHZ_RTCCTLR ) | 0x1 ); /*restart Radio RTC*/
 8005bac:	f640 1002 	movw	r0, #2306	; 0x902
 8005bb0:	f7ff fe3e 	bl	8005830 <RadioRead>
 8005bb4:	f040 0101 	orr.w	r1, r0, #1
 8005bb8:	b2c9      	uxtb	r1, r1
 8005bba:	f640 1002 	movw	r0, #2306	; 0x902
 8005bbe:	f7ff fe3b 	bl	8005838 <RadioWrite>
            SubgRf.RxDcPreambleDetectTimeout = 0;
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	65a2      	str	r2, [r4, #88]	; 0x58
            SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8005bc6:	4613      	mov	r3, r2
 8005bc8:	f240 2162 	movw	r1, #610	; 0x262
 8005bcc:	4608      	mov	r0, r1
 8005bce:	f001 fa8e 	bl	80070ee <SUBGRF_SetDioIrqParams>
 8005bd2:	e012      	b.n	8005bfa <RadioIrqProcess+0x29e>
        MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 8005bd4:	4b14      	ldr	r3, [pc, #80]	; (8005c28 <RadioIrqProcess+0x2cc>)
 8005bd6:	2201      	movs	r2, #1
 8005bd8:	2100      	movs	r1, #0
 8005bda:	2002      	movs	r0, #2
 8005bdc:	f001 ff44 	bl	8007a68 <UTIL_ADV_TRACE_COND_FSend>
        if( 1UL == RFW_Is_Init( ) )
 8005be0:	f001 fe5c 	bl	800789c <RFW_Is_Init>
 8005be4:	2801      	cmp	r0, #1
 8005be6:	d108      	bne.n	8005bfa <RadioIrqProcess+0x29e>
            RFW_ReceivePayload( );
 8005be8:	f001 fe64 	bl	80078b4 <RFW_ReceivePayload>
 8005bec:	e005      	b.n	8005bfa <RadioIrqProcess+0x29e>
        MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 8005bee:	4b0f      	ldr	r3, [pc, #60]	; (8005c2c <RadioIrqProcess+0x2d0>)
 8005bf0:	2201      	movs	r2, #1
 8005bf2:	2100      	movs	r1, #0
 8005bf4:	2002      	movs	r0, #2
 8005bf6:	f001 ff37 	bl	8007a68 <UTIL_ADV_TRACE_COND_FSend>
}
 8005bfa:	b003      	add	sp, #12
 8005bfc:	bd30      	pop	{r4, r5, pc}
 8005bfe:	bf00      	nop
 8005c00:	20000508 	.word	0x20000508
 8005c04:	08008b48 	.word	0x08008b48
 8005c08:	48000400 	.word	0x48000400
 8005c0c:	200004f0 	.word	0x200004f0
 8005c10:	200004ec 	.word	0x200004ec
 8005c14:	20000564 	.word	0x20000564
 8005c18:	200003ec 	.word	0x200003ec
 8005c1c:	2000052c 	.word	0x2000052c
 8005c20:	10624dd3 	.word	0x10624dd3
 8005c24:	08008b5c 	.word	0x08008b5c
 8005c28:	08008b68 	.word	0x08008b68
 8005c2c:	08008b74 	.word	0x08008b74
        TimerStop( &RxTimeoutTimer );
 8005c30:	4817      	ldr	r0, [pc, #92]	; (8005c90 <RadioIrqProcess+0x334>)
 8005c32:	f002 f9cb 	bl	8007fcc <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 8005c36:	4b17      	ldr	r3, [pc, #92]	; (8005c94 <RadioIrqProcess+0x338>)
 8005c38:	785b      	ldrb	r3, [r3, #1]
 8005c3a:	b173      	cbz	r3, 8005c5a <RadioIrqProcess+0x2fe>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8005c3c:	4b16      	ldr	r3, [pc, #88]	; (8005c98 <RadioIrqProcess+0x33c>)
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d0da      	beq.n	8005bfa <RadioIrqProcess+0x29e>
 8005c44:	68db      	ldr	r3, [r3, #12]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d0d7      	beq.n	8005bfa <RadioIrqProcess+0x29e>
            RadioEvents->RxTimeout( );
 8005c4a:	4798      	blx	r3
            MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 8005c4c:	4b13      	ldr	r3, [pc, #76]	; (8005c9c <RadioIrqProcess+0x340>)
 8005c4e:	2201      	movs	r2, #1
 8005c50:	2100      	movs	r1, #0
 8005c52:	2002      	movs	r0, #2
 8005c54:	f001 ff08 	bl	8007a68 <UTIL_ADV_TRACE_COND_FSend>
 8005c58:	e7cf      	b.n	8005bfa <RadioIrqProcess+0x29e>
            SUBGRF_SetStandby( STDBY_RC );
 8005c5a:	2000      	movs	r0, #0
 8005c5c:	f001 f89a 	bl	8006d94 <SUBGRF_SetStandby>
 8005c60:	e7ec      	b.n	8005c3c <RadioIrqProcess+0x2e0>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_CRC_ERROR\r\n" );
 8005c62:	4b0f      	ldr	r3, [pc, #60]	; (8005ca0 <RadioIrqProcess+0x344>)
 8005c64:	2201      	movs	r2, #1
 8005c66:	2100      	movs	r1, #0
 8005c68:	2002      	movs	r0, #2
 8005c6a:	f001 fefd 	bl	8007a68 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxContinuous == false )
 8005c6e:	4b09      	ldr	r3, [pc, #36]	; (8005c94 <RadioIrqProcess+0x338>)
 8005c70:	785b      	ldrb	r3, [r3, #1]
 8005c72:	b143      	cbz	r3, 8005c86 <RadioIrqProcess+0x32a>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 8005c74:	4b08      	ldr	r3, [pc, #32]	; (8005c98 <RadioIrqProcess+0x33c>)
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d0be      	beq.n	8005bfa <RadioIrqProcess+0x29e>
 8005c7c:	691b      	ldr	r3, [r3, #16]
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d0bb      	beq.n	8005bfa <RadioIrqProcess+0x29e>
            RadioEvents->RxError( );
 8005c82:	4798      	blx	r3
}
 8005c84:	e7b9      	b.n	8005bfa <RadioIrqProcess+0x29e>
            SUBGRF_SetStandby( STDBY_RC );
 8005c86:	2000      	movs	r0, #0
 8005c88:	f001 f884 	bl	8006d94 <SUBGRF_SetStandby>
 8005c8c:	e7f2      	b.n	8005c74 <RadioIrqProcess+0x318>
 8005c8e:	bf00      	nop
 8005c90:	200004f0 	.word	0x200004f0
 8005c94:	20000508 	.word	0x20000508
 8005c98:	200004ec 	.word	0x200004ec
 8005c9c:	08008b80 	.word	0x08008b80
 8005ca0:	08008b8c 	.word	0x08008b8c

08005ca4 <RadioOnDioIrq>:
{
 8005ca4:	b508      	push	{r3, lr}
    SubgRf.RadioIrq = radioIrq;
 8005ca6:	4b03      	ldr	r3, [pc, #12]	; (8005cb4 <RadioOnDioIrq+0x10>)
 8005ca8:	f8a3 0054 	strh.w	r0, [r3, #84]	; 0x54
    RADIO_IRQ_PROCESS();
 8005cac:	f7ff fe56 	bl	800595c <RadioIrqProcess>
}
 8005cb0:	bd08      	pop	{r3, pc}
 8005cb2:	bf00      	nop
 8005cb4:	20000508 	.word	0x20000508

08005cb8 <RadioGetWakeupTime>:
{
 8005cb8:	b508      	push	{r3, lr}
    return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 8005cba:	f001 fd28 	bl	800770e <SUBGRF_GetRadioWakeUpTime>
}
 8005cbe:	3003      	adds	r0, #3
 8005cc0:	bd08      	pop	{r3, pc}

08005cc2 <RadioReadRegisters>:
{
 8005cc2:	b508      	push	{r3, lr}
    SUBGRF_ReadRegisters( addr, buffer, size );
 8005cc4:	f000 fffe 	bl	8006cc4 <SUBGRF_ReadRegisters>
}
 8005cc8:	bd08      	pop	{r3, pc}

08005cca <RadioWriteRegisters>:
{
 8005cca:	b508      	push	{r3, lr}
    SUBGRF_WriteRegisters( addr, buffer, size );
 8005ccc:	f000 ffb8 	bl	8006c40 <SUBGRF_WriteRegisters>
}
 8005cd0:	bd08      	pop	{r3, pc}

08005cd2 <RadioRssi>:
{
 8005cd2:	b508      	push	{r3, lr}
    return SUBGRF_GetRssiInst( );
 8005cd4:	f001 fc6a 	bl	80075ac <SUBGRF_GetRssiInst>
}
 8005cd8:	b200      	sxth	r0, r0
 8005cda:	bd08      	pop	{r3, pc}

08005cdc <RadioSetTxContinuousWave>:
{
 8005cdc:	b538      	push	{r3, r4, r5, lr}
 8005cde:	460d      	mov	r5, r1
    uint32_t timeout = ( uint32_t )time * 1000;
 8005ce0:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 8005ce4:	fb02 f404 	mul.w	r4, r2, r4
    SUBGRF_SetRfFrequency( freq );
 8005ce8:	f001 fa74 	bl	80071d4 <SUBGRF_SetRfFrequency>
    antswitchpow = SUBGRF_SetRfTxPower( power );
 8005cec:	4628      	mov	r0, r5
 8005cee:	f001 fcf7 	bl	80076e0 <SUBGRF_SetRfTxPower>
 8005cf2:	4605      	mov	r5, r0
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 8005cf4:	210e      	movs	r1, #14
 8005cf6:	f640 101f 	movw	r0, #2335	; 0x91f
 8005cfa:	f000 ff55 	bl	8006ba8 <SUBGRF_WriteRegister>
    SUBGRF_SetSwitch( antswitchpow, RFSWITCH_TX );
 8005cfe:	2101      	movs	r1, #1
 8005d00:	4628      	mov	r0, r5
 8005d02:	f001 fcd9 	bl	80076b8 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave( );
 8005d06:	f001 f91f 	bl	8006f48 <SUBGRF_SetTxContinuousWave>
    TimerSetValue( &TxTimeoutTimer, timeout );
 8005d0a:	4d04      	ldr	r5, [pc, #16]	; (8005d1c <RadioSetTxContinuousWave+0x40>)
 8005d0c:	4621      	mov	r1, r4
 8005d0e:	4628      	mov	r0, r5
 8005d10:	f002 f9fc 	bl	800810c <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 8005d14:	4628      	mov	r0, r5
 8005d16:	f002 f9b3 	bl	8008080 <UTIL_TIMER_Start>
}
 8005d1a:	bd38      	pop	{r3, r4, r5, pc}
 8005d1c:	20000564 	.word	0x20000564

08005d20 <RadioSetChannel>:
{
 8005d20:	b508      	push	{r3, lr}
    SUBGRF_SetRfFrequency( freq );
 8005d22:	f001 fa57 	bl	80071d4 <SUBGRF_SetRfFrequency>
}
 8005d26:	bd08      	pop	{r3, pc}

08005d28 <RadioStartCad>:
{
 8005d28:	b508      	push	{r3, lr}
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8005d2a:	2100      	movs	r1, #0
 8005d2c:	4b07      	ldr	r3, [pc, #28]	; (8005d4c <RadioStartCad+0x24>)
 8005d2e:	f893 0056 	ldrb.w	r0, [r3, #86]	; 0x56
 8005d32:	f001 fcc1 	bl	80076b8 <SUBGRF_SetSwitch>
    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
 8005d36:	2300      	movs	r3, #0
 8005d38:	461a      	mov	r2, r3
 8005d3a:	f44f 71c0 	mov.w	r1, #384	; 0x180
 8005d3e:	4608      	mov	r0, r1
 8005d40:	f001 f9d5 	bl	80070ee <SUBGRF_SetDioIrqParams>
    SUBGRF_SetCad( );
 8005d44:	f001 f8f4 	bl	8006f30 <SUBGRF_SetCad>
}
 8005d48:	bd08      	pop	{r3, pc}
 8005d4a:	bf00      	nop
 8005d4c:	20000508 	.word	0x20000508

08005d50 <RadioRx>:
{
 8005d50:	b538      	push	{r3, r4, r5, lr}
 8005d52:	4604      	mov	r4, r0
    if( 1UL == RFW_Is_Init( ) )
 8005d54:	f001 fda2 	bl	800789c <RFW_Is_Init>
 8005d58:	2801      	cmp	r0, #1
 8005d5a:	d019      	beq.n	8005d90 <RadioRx+0x40>
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	461a      	mov	r2, r3
 8005d60:	f240 2162 	movw	r1, #610	; 0x262
 8005d64:	4608      	mov	r0, r1
 8005d66:	f001 f9c2 	bl	80070ee <SUBGRF_SetDioIrqParams>
    if( timeout != 0 )
 8005d6a:	b9a4      	cbnz	r4, 8005d96 <RadioRx+0x46>
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8005d6c:	4c11      	ldr	r4, [pc, #68]	; (8005db4 <RadioRx+0x64>)
 8005d6e:	2100      	movs	r1, #0
 8005d70:	65a1      	str	r1, [r4, #88]	; 0x58
  WRITE_REG(GPIOx->BSRR, PinMask);
 8005d72:	4b11      	ldr	r3, [pc, #68]	; (8005db8 <RadioRx+0x68>)
 8005d74:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005d78:	619a      	str	r2, [r3, #24]
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8005d7a:	f894 0056 	ldrb.w	r0, [r4, #86]	; 0x56
 8005d7e:	f001 fc9b 	bl	80076b8 <SUBGRF_SetSwitch>
    if( SubgRf.RxContinuous == true )
 8005d82:	7863      	ldrb	r3, [r4, #1]
 8005d84:	b183      	cbz	r3, 8005da8 <RadioRx+0x58>
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8005d86:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8005d8a:	f001 f83f 	bl	8006e0c <SUBGRF_SetRx>
}
 8005d8e:	bd38      	pop	{r3, r4, r5, pc}
        RFW_ReceiveInit( );
 8005d90:	f001 fd8c 	bl	80078ac <RFW_ReceiveInit>
 8005d94:	e7e9      	b.n	8005d6a <RadioRx+0x1a>
        TimerSetValue( &RxTimeoutTimer, timeout );
 8005d96:	4d09      	ldr	r5, [pc, #36]	; (8005dbc <RadioRx+0x6c>)
 8005d98:	4621      	mov	r1, r4
 8005d9a:	4628      	mov	r0, r5
 8005d9c:	f002 f9b6 	bl	800810c <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 8005da0:	4628      	mov	r0, r5
 8005da2:	f002 f96d 	bl	8008080 <UTIL_TIMER_Start>
 8005da6:	e7e1      	b.n	8005d6c <RadioRx+0x1c>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 8005da8:	4b02      	ldr	r3, [pc, #8]	; (8005db4 <RadioRx+0x64>)
 8005daa:	6898      	ldr	r0, [r3, #8]
 8005dac:	0180      	lsls	r0, r0, #6
 8005dae:	f001 f82d 	bl	8006e0c <SUBGRF_SetRx>
}
 8005db2:	e7ec      	b.n	8005d8e <RadioRx+0x3e>
 8005db4:	20000508 	.word	0x20000508
 8005db8:	48000400 	.word	0x48000400
 8005dbc:	200004f0 	.word	0x200004f0

08005dc0 <RadioSleep>:
{
 8005dc0:	b508      	push	{r3, lr}
    SUBGRF_SetSleep( params );
 8005dc2:	f04f 0004 	mov.w	r0, #4
 8005dc6:	f000 ffc5 	bl	8006d54 <SUBGRF_SetSleep>
    RADIO_DELAY_MS( 2 );
 8005dca:	2002      	movs	r0, #2
 8005dcc:	f7fa ff88 	bl	8000ce0 <HAL_Delay>
}
 8005dd0:	bd08      	pop	{r3, pc}
	...

08005dd4 <RadioSend>:
{
 8005dd4:	b570      	push	{r4, r5, r6, lr}
 8005dd6:	b082      	sub	sp, #8
 8005dd8:	4605      	mov	r5, r0
 8005dda:	460c      	mov	r4, r1
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_TX_DBG,
 8005ddc:	2300      	movs	r3, #0
 8005dde:	461a      	mov	r2, r3
 8005de0:	f240 2101 	movw	r1, #513	; 0x201
 8005de4:	4608      	mov	r0, r1
 8005de6:	f001 f982 	bl	80070ee <SUBGRF_SetDioIrqParams>
 8005dea:	4b5e      	ldr	r3, [pc, #376]	; (8005f64 <RadioSend+0x190>)
 8005dec:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005df0:	619a      	str	r2, [r3, #24]
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 8005df2:	4e5d      	ldr	r6, [pc, #372]	; (8005f68 <RadioSend+0x194>)
 8005df4:	2101      	movs	r1, #1
 8005df6:	f896 0056 	ldrb.w	r0, [r6, #86]	; 0x56
 8005dfa:	f001 fc5d 	bl	80076b8 <SUBGRF_SetSwitch>
    if( ( SubgRf.Modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 8005dfe:	7833      	ldrb	r3, [r6, #0]
 8005e00:	2b01      	cmp	r3, #1
 8005e02:	d103      	bne.n	8005e0c <RadioSend+0x38>
 8005e04:	f896 3051 	ldrb.w	r3, [r6, #81]	; 0x51
 8005e08:	2b06      	cmp	r3, #6
 8005e0a:	d013      	beq.n	8005e34 <RadioSend+0x60>
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 8005e0c:	f640 0089 	movw	r0, #2185	; 0x889
 8005e10:	f000 feda 	bl	8006bc8 <SUBGRF_ReadRegister>
 8005e14:	f040 0104 	orr.w	r1, r0, #4
 8005e18:	b2c9      	uxtb	r1, r1
 8005e1a:	f640 0089 	movw	r0, #2185	; 0x889
 8005e1e:	f000 fec3 	bl	8006ba8 <SUBGRF_WriteRegister>
        switch( SubgRf.Modem )
 8005e22:	4b51      	ldr	r3, [pc, #324]	; (8005f68 <RadioSend+0x194>)
 8005e24:	781b      	ldrb	r3, [r3, #0]
 8005e26:	2b04      	cmp	r3, #4
 8005e28:	d819      	bhi.n	8005e5e <RadioSend+0x8a>
 8005e2a:	e8df f003 	tbb	[pc, r3]
 8005e2e:	0e24      	.short	0x0e24
 8005e30:	5024      	.short	0x5024
 8005e32:	5d          	.byte	0x5d
 8005e33:	00          	.byte	0x00
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 8005e34:	f640 0089 	movw	r0, #2185	; 0x889
 8005e38:	f000 fec6 	bl	8006bc8 <SUBGRF_ReadRegister>
 8005e3c:	f000 01fb 	and.w	r1, r0, #251	; 0xfb
 8005e40:	f640 0089 	movw	r0, #2185	; 0x889
 8005e44:	f000 feb0 	bl	8006ba8 <SUBGRF_WriteRegister>
 8005e48:	e7eb      	b.n	8005e22 <RadioSend+0x4e>
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 8005e4a:	4847      	ldr	r0, [pc, #284]	; (8005f68 <RadioSend+0x194>)
 8005e4c:	77c4      	strb	r4, [r0, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8005e4e:	300e      	adds	r0, #14
 8005e50:	f001 fb1c 	bl	800748c <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8005e54:	2200      	movs	r2, #0
 8005e56:	4621      	mov	r1, r4
 8005e58:	4628      	mov	r0, r5
 8005e5a:	f000 ffcf 	bl	8006dfc <SUBGRF_SendPayload>
        TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 8005e5e:	4c43      	ldr	r4, [pc, #268]	; (8005f6c <RadioSend+0x198>)
 8005e60:	4b41      	ldr	r3, [pc, #260]	; (8005f68 <RadioSend+0x194>)
 8005e62:	6859      	ldr	r1, [r3, #4]
 8005e64:	4620      	mov	r0, r4
 8005e66:	f002 f951 	bl	800810c <UTIL_TIMER_SetPeriod>
        TimerStart( &TxTimeoutTimer );
 8005e6a:	4620      	mov	r0, r4
 8005e6c:	f002 f908 	bl	8008080 <UTIL_TIMER_Start>
    return RADIO_STATUS_OK;
 8005e70:	2000      	movs	r0, #0
}
 8005e72:	b002      	add	sp, #8
 8005e74:	bd70      	pop	{r4, r5, r6, pc}
            if ( 1UL == RFW_Is_Init( ) )
 8005e76:	f001 fd11 	bl	800789c <RFW_Is_Init>
 8005e7a:	2801      	cmp	r0, #1
 8005e7c:	d00a      	beq.n	8005e94 <RadioSend+0xc0>
                SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 8005e7e:	483a      	ldr	r0, [pc, #232]	; (8005f68 <RadioSend+0x194>)
 8005e80:	7584      	strb	r4, [r0, #22]
                SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8005e82:	300e      	adds	r0, #14
 8005e84:	f001 fb02 	bl	800748c <SUBGRF_SetPacketParams>
                SUBGRF_SendPayload( buffer, size, 0 );
 8005e88:	2200      	movs	r2, #0
 8005e8a:	4621      	mov	r1, r4
 8005e8c:	4628      	mov	r0, r5
 8005e8e:	f000 ffb5 	bl	8006dfc <SUBGRF_SendPayload>
 8005e92:	e7e4      	b.n	8005e5e <RadioSend+0x8a>
                if ( 0UL == RFW_TransmitInit( buffer,size, &outsize ) )
 8005e94:	f10d 0207 	add.w	r2, sp, #7
 8005e98:	4621      	mov	r1, r4
 8005e9a:	4628      	mov	r0, r5
 8005e9c:	f001 fd03 	bl	80078a6 <RFW_TransmitInit>
 8005ea0:	b968      	cbnz	r0, 8005ebe <RadioSend+0xea>
                    SubgRf.PacketParams.Params.Gfsk.PayloadLength = outsize;
 8005ea2:	4831      	ldr	r0, [pc, #196]	; (8005f68 <RadioSend+0x194>)
 8005ea4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8005ea8:	7583      	strb	r3, [r0, #22]
                    SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8005eaa:	300e      	adds	r0, #14
 8005eac:	f001 faee 	bl	800748c <SUBGRF_SetPacketParams>
                    SUBGRF_SendPayload( buffer, outsize, 0 );
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8005eb6:	4628      	mov	r0, r5
 8005eb8:	f000 ffa0 	bl	8006dfc <SUBGRF_SendPayload>
 8005ebc:	e7cf      	b.n	8005e5e <RadioSend+0x8a>
                    MW_LOG( TS_ON, VLEVEL_M, "RadioSend Oversize\r\n" );
 8005ebe:	4b2c      	ldr	r3, [pc, #176]	; (8005f70 <RadioSend+0x19c>)
 8005ec0:	2201      	movs	r2, #1
 8005ec2:	2100      	movs	r1, #0
 8005ec4:	2002      	movs	r0, #2
 8005ec6:	f001 fdcf 	bl	8007a68 <UTIL_ADV_TRACE_COND_FSend>
                    return RADIO_STATUS_ERROR;
 8005eca:	2003      	movs	r0, #3
 8005ecc:	e7d1      	b.n	8005e72 <RadioSend+0x9e>
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8005ece:	4826      	ldr	r0, [pc, #152]	; (8005f68 <RadioSend+0x194>)
 8005ed0:	2302      	movs	r3, #2
 8005ed2:	7383      	strb	r3, [r0, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 8005ed4:	7684      	strb	r4, [r0, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8005ed6:	300e      	adds	r0, #14
 8005ed8:	f001 fad8 	bl	800748c <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8005edc:	2200      	movs	r2, #0
 8005ede:	4621      	mov	r1, r4
 8005ee0:	4628      	mov	r0, r5
 8005ee2:	f000 ff8b 	bl	8006dfc <SUBGRF_SendPayload>
            break;
 8005ee6:	e7ba      	b.n	8005e5e <RadioSend+0x8a>
            payload_integration( RadioBuffer, buffer, size );
 8005ee8:	4622      	mov	r2, r4
 8005eea:	4629      	mov	r1, r5
 8005eec:	4821      	ldr	r0, [pc, #132]	; (8005f74 <RadioSend+0x1a0>)
 8005eee:	f7ff fc27 	bl	8005740 <payload_integration>
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8005ef2:	4e1d      	ldr	r6, [pc, #116]	; (8005f68 <RadioSend+0x194>)
 8005ef4:	2302      	movs	r3, #2
 8005ef6:	73b3      	strb	r3, [r6, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 8005ef8:	1c65      	adds	r5, r4, #1
 8005efa:	b2ed      	uxtb	r5, r5
 8005efc:	76b5      	strb	r5, [r6, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8005efe:	f106 000e 	add.w	r0, r6, #14
 8005f02:	f001 fac3 	bl	800748c <SUBGRF_SetPacketParams>
            RadioWrite( SUBGHZ_RAM_RAMPUPL, 0 ); // clean start-up LSB
 8005f06:	2100      	movs	r1, #0
 8005f08:	20f1      	movs	r0, #241	; 0xf1
 8005f0a:	f7ff fc95 	bl	8005838 <RadioWrite>
            RadioWrite( SUBGHZ_RAM_RAMPUPH, 0 ); // clean start-up MSB
 8005f0e:	2100      	movs	r1, #0
 8005f10:	20f0      	movs	r0, #240	; 0xf0
 8005f12:	f7ff fc91 	bl	8005838 <RadioWrite>
            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 8005f16:	6cb3      	ldr	r3, [r6, #72]	; 0x48
 8005f18:	2b64      	cmp	r3, #100	; 0x64
 8005f1a:	d019      	beq.n	8005f50 <RadioSend+0x17c>
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0xE1 ); // clean end of frame LSB
 8005f1c:	21e1      	movs	r1, #225	; 0xe1
 8005f1e:	20f3      	movs	r0, #243	; 0xf3
 8005f20:	f7ff fc8a 	bl	8005838 <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x04 ); // clean end of frame MSB
 8005f24:	2104      	movs	r1, #4
 8005f26:	20f2      	movs	r0, #242	; 0xf2
 8005f28:	f7ff fc86 	bl	8005838 <RadioWrite>
            uint16_t bitNum = ( size * 8 ) + 2;
 8005f2c:	00e1      	lsls	r1, r4, #3
 8005f2e:	1c8c      	adds	r4, r1, #2
            RadioWrite( SUBGHZ_RAM_FRAMELIMH, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 8005f30:	0a09      	lsrs	r1, r1, #8
 8005f32:	20f4      	movs	r0, #244	; 0xf4
 8005f34:	f7ff fc80 	bl	8005838 <RadioWrite>
            RadioWrite( SUBGHZ_RAM_FRAMELIML, bitNum & 0x00FF );             // limit frame
 8005f38:	f004 01fe 	and.w	r1, r4, #254	; 0xfe
 8005f3c:	20f5      	movs	r0, #245	; 0xf5
 8005f3e:	f7ff fc7b 	bl	8005838 <RadioWrite>
            SUBGRF_SendPayload( RadioBuffer, size + 1, 0xFFFFFF );
 8005f42:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 8005f46:	4629      	mov	r1, r5
 8005f48:	480a      	ldr	r0, [pc, #40]	; (8005f74 <RadioSend+0x1a0>)
 8005f4a:	f000 ff57 	bl	8006dfc <SUBGRF_SendPayload>
            break;
 8005f4e:	e786      	b.n	8005e5e <RadioSend+0x8a>
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0x70 ); // clean end of frame LSB
 8005f50:	2170      	movs	r1, #112	; 0x70
 8005f52:	20f3      	movs	r0, #243	; 0xf3
 8005f54:	f7ff fc70 	bl	8005838 <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x1D ); // clean end of frame MSB
 8005f58:	211d      	movs	r1, #29
 8005f5a:	20f2      	movs	r0, #242	; 0xf2
 8005f5c:	f7ff fc6c 	bl	8005838 <RadioWrite>
 8005f60:	e7e4      	b.n	8005f2c <RadioSend+0x158>
 8005f62:	bf00      	nop
 8005f64:	48000400 	.word	0x48000400
 8005f68:	20000508 	.word	0x20000508
 8005f6c:	20000564 	.word	0x20000564
 8005f70:	08008b9c 	.word	0x08008b9c
 8005f74:	200003ec 	.word	0x200003ec

08005f78 <RadioRandom>:
{
 8005f78:	b508      	push	{r3, lr}
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	461a      	mov	r2, r3
 8005f7e:	4619      	mov	r1, r3
 8005f80:	4618      	mov	r0, r3
 8005f82:	f001 f8b4 	bl	80070ee <SUBGRF_SetDioIrqParams>
    rnd = SUBGRF_GetRandom();
 8005f86:	f000 ff5b 	bl	8006e40 <SUBGRF_GetRandom>
}
 8005f8a:	bd08      	pop	{r3, pc}

08005f8c <RadioSetModem>:
{
 8005f8c:	b510      	push	{r4, lr}
 8005f8e:	4604      	mov	r4, r0
    SubgRf.Modem = modem;
 8005f90:	4b1c      	ldr	r3, [pc, #112]	; (8006004 <RadioSetModem+0x78>)
 8005f92:	7018      	strb	r0, [r3, #0]
    RFW_SetRadioModem( modem );
 8005f94:	f001 fc8f 	bl	80078b6 <RFW_SetRadioModem>
    switch( modem )
 8005f98:	2c05      	cmp	r4, #5
 8005f9a:	d804      	bhi.n	8005fa6 <RadioSetModem+0x1a>
 8005f9c:	e8df f004 	tbb	[pc, r4]
 8005fa0:	1d03110a 	.word	0x1d03110a
 8005fa4:	2b24      	.short	0x2b24
        SUBGRF_SetPacketType( PACKET_TYPE_GMSK );
 8005fa6:	2003      	movs	r0, #3
 8005fa8:	f001 f940 	bl	800722c <SUBGRF_SetPacketType>
        SubgRf.PublicNetwork.Current = false;
 8005fac:	4b15      	ldr	r3, [pc, #84]	; (8006004 <RadioSetModem+0x78>)
 8005fae:	2200      	movs	r2, #0
 8005fb0:	735a      	strb	r2, [r3, #13]
}
 8005fb2:	bd10      	pop	{r4, pc}
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 8005fb4:	2000      	movs	r0, #0
 8005fb6:	f001 f939 	bl	800722c <SUBGRF_SetPacketType>
        SubgRf.PublicNetwork.Current = false;
 8005fba:	4b12      	ldr	r3, [pc, #72]	; (8006004 <RadioSetModem+0x78>)
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	735a      	strb	r2, [r3, #13]
        break;
 8005fc0:	e7f7      	b.n	8005fb2 <RadioSetModem+0x26>
        SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 8005fc2:	2001      	movs	r0, #1
 8005fc4:	f001 f932 	bl	800722c <SUBGRF_SetPacketType>
        if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 8005fc8:	4b0e      	ldr	r3, [pc, #56]	; (8006004 <RadioSetModem+0x78>)
 8005fca:	7b5a      	ldrb	r2, [r3, #13]
 8005fcc:	7b18      	ldrb	r0, [r3, #12]
 8005fce:	4282      	cmp	r2, r0
 8005fd0:	d0ef      	beq.n	8005fb2 <RadioSetModem+0x26>
            SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 8005fd2:	7358      	strb	r0, [r3, #13]
            RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 8005fd4:	f000 fade 	bl	8006594 <RadioSetPublicNetwork>
 8005fd8:	e7eb      	b.n	8005fb2 <RadioSetModem+0x26>
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8005fda:	2002      	movs	r0, #2
 8005fdc:	f001 f926 	bl	800722c <SUBGRF_SetPacketType>
        SubgRf.PublicNetwork.Current = false;
 8005fe0:	4b08      	ldr	r3, [pc, #32]	; (8006004 <RadioSetModem+0x78>)
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	735a      	strb	r2, [r3, #13]
        break;
 8005fe6:	e7e4      	b.n	8005fb2 <RadioSetModem+0x26>
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8005fe8:	2002      	movs	r0, #2
 8005fea:	f001 f91f 	bl	800722c <SUBGRF_SetPacketType>
        SubgRf.PublicNetwork.Current = false;
 8005fee:	4b05      	ldr	r3, [pc, #20]	; (8006004 <RadioSetModem+0x78>)
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	735a      	strb	r2, [r3, #13]
        break;
 8005ff4:	e7dd      	b.n	8005fb2 <RadioSetModem+0x26>
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 8005ff6:	2000      	movs	r0, #0
 8005ff8:	f001 f918 	bl	800722c <SUBGRF_SetPacketType>
        SubgRf.PublicNetwork.Current = false;
 8005ffc:	4b01      	ldr	r3, [pc, #4]	; (8006004 <RadioSetModem+0x78>)
 8005ffe:	2200      	movs	r2, #0
 8006000:	735a      	strb	r2, [r3, #13]
}
 8006002:	e7d6      	b.n	8005fb2 <RadioSetModem+0x26>
 8006004:	20000508 	.word	0x20000508

08006008 <RadioSetTxGenericConfig>:
{
 8006008:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800600c:	b086      	sub	sp, #24
 800600e:	4605      	mov	r5, r0
 8006010:	460c      	mov	r4, r1
 8006012:	4617      	mov	r7, r2
 8006014:	461e      	mov	r6, r3
    uint8_t syncword[8] = {0};
 8006016:	2100      	movs	r1, #0
 8006018:	9104      	str	r1, [sp, #16]
 800601a:	9105      	str	r1, [sp, #20]
    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 800601c:	f001 fc3d 	bl	800789a <RFW_DeInit>
    switch( modem )
 8006020:	2d03      	cmp	r5, #3
 8006022:	f200 8156 	bhi.w	80062d2 <RadioSetTxGenericConfig+0x2ca>
 8006026:	e8df f015 	tbh	[pc, r5, lsl #1]
 800602a:	007a      	.short	0x007a
 800602c:	014000dd 	.word	0x014000dd
 8006030:	0004      	.short	0x0004
        if( config->msk.SyncWordLength > 8 )
 8006032:	7ca2      	ldrb	r2, [r4, #18]
 8006034:	2a08      	cmp	r2, #8
 8006036:	f200 8159 	bhi.w	80062ec <RadioSetTxGenericConfig+0x2e4>
            RADIO_MEMCPY8( syncword, config->msk.SyncWord, config->msk.SyncWordLength );
 800603a:	68a1      	ldr	r1, [r4, #8]
 800603c:	a804      	add	r0, sp, #16
 800603e:	f001 fe29 	bl	8007c94 <UTIL_MEM_cpy_8>
        if( ( config->msk.BitRate == 0 ) )
 8006042:	6823      	ldr	r3, [r4, #0]
 8006044:	2b00      	cmp	r3, #0
 8006046:	f000 8154 	beq.w	80062f2 <RadioSetTxGenericConfig+0x2ea>
        else if( config->msk.BitRate <= 10000 )
 800604a:	f242 7210 	movw	r2, #10000	; 0x2710
 800604e:	4293      	cmp	r3, r2
 8006050:	d823      	bhi.n	800609a <RadioSetTxGenericConfig+0x92>
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GMSK;
 8006052:	4bae      	ldr	r3, [pc, #696]	; (800630c <RadioSetTxGenericConfig+0x304>)
 8006054:	2203      	movs	r2, #3
 8006056:	739a      	strb	r2, [r3, #14]
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GMSK;
 8006058:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 800605c:	6822      	ldr	r2, [r4, #0]
 800605e:	63da      	str	r2, [r3, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 8006060:	7ce2      	ldrb	r2, [r4, #19]
 8006062:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            radio_modem = MODEM_MSK;
 8006066:	2502      	movs	r5, #2
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->msk.PreambleLen ) << 3; // convert byte into bit
 8006068:	6863      	ldr	r3, [r4, #4]
 800606a:	00da      	lsls	r2, r3, #3
 800606c:	4ba7      	ldr	r3, [pc, #668]	; (800630c <RadioSetTxGenericConfig+0x304>)
 800606e:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 8006070:	2204      	movs	r2, #4
 8006072:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->msk.SyncWordLength ) << 3; // convert byte into bit
 8006074:	7ca2      	ldrb	r2, [r4, #18]
 8006076:	00d2      	lsls	r2, r2, #3
 8006078:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 800607a:	2200      	movs	r2, #0
 800607c:	751a      	strb	r2, [r3, #20]
        if( ( config->msk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 800607e:	7da3      	ldrb	r3, [r4, #22]
 8006080:	2b02      	cmp	r3, #2
 8006082:	d018      	beq.n	80060b6 <RadioSetTxGenericConfig+0xae>
            || ( config->msk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 8006084:	7d23      	ldrb	r3, [r4, #20]
 8006086:	2b02      	cmp	r3, #2
 8006088:	d015      	beq.n	80060b6 <RadioSetTxGenericConfig+0xae>
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->msk.CrcLength;
 800608a:	7d62      	ldrb	r2, [r4, #21]
 800608c:	4b9f      	ldr	r3, [pc, #636]	; (800630c <RadioSetTxGenericConfig+0x304>)
 800608e:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->msk.Whitening;
 8006090:	7da2      	ldrb	r2, [r4, #22]
 8006092:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->msk.HeaderType;
 8006094:	7d22      	ldrb	r2, [r4, #20]
 8006096:	755a      	strb	r2, [r3, #21]
 8006098:	e026      	b.n	80060e8 <RadioSetTxGenericConfig+0xe0>
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800609a:	4b9c      	ldr	r3, [pc, #624]	; (800630c <RadioSetTxGenericConfig+0x304>)
 800609c:	2500      	movs	r5, #0
 800609e:	739d      	strb	r5, [r3, #14]
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80060a0:	f883 5038 	strb.w	r5, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 80060a4:	6822      	ldr	r2, [r4, #0]
 80060a6:	63da      	str	r2, [r3, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 80060a8:	7ce2      	ldrb	r2, [r4, #19]
 80060aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = config->msk.BitRate / 4;
 80060ae:	6822      	ldr	r2, [r4, #0]
 80060b0:	0892      	lsrs	r2, r2, #2
 80060b2:	641a      	str	r2, [r3, #64]	; 0x40
 80060b4:	e7d8      	b.n	8006068 <RadioSetTxGenericConfig+0x60>
            if( ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 80060b6:	7d62      	ldrb	r2, [r4, #21]
 80060b8:	f102 030f 	add.w	r3, r2, #15
 80060bc:	b2db      	uxtb	r3, r3
 80060be:	2b01      	cmp	r3, #1
 80060c0:	d901      	bls.n	80060c6 <RadioSetTxGenericConfig+0xbe>
                && ( config->msk.CrcLength != RADIO_FSK_CRC_OFF ) )
 80060c2:	2a01      	cmp	r2, #1
 80060c4:	d128      	bne.n	8006118 <RadioSetTxGenericConfig+0x110>
            ConfigGeneric.TxConfig = config;
 80060c6:	9401      	str	r4, [sp, #4]
            ConfigGeneric.rtx = CONFIG_TX;
 80060c8:	2301      	movs	r3, #1
 80060ca:	f88d 300c 	strb.w	r3, [sp, #12]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 80060ce:	4a90      	ldr	r2, [pc, #576]	; (8006310 <RadioSetTxGenericConfig+0x308>)
 80060d0:	4b90      	ldr	r3, [pc, #576]	; (8006314 <RadioSetTxGenericConfig+0x30c>)
 80060d2:	6819      	ldr	r1, [r3, #0]
 80060d4:	a801      	add	r0, sp, #4
 80060d6:	f001 fbdd 	bl	8007894 <RFW_Init>
 80060da:	b9e8      	cbnz	r0, 8006118 <RadioSetTxGenericConfig+0x110>
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 80060dc:	4b8b      	ldr	r3, [pc, #556]	; (800630c <RadioSetTxGenericConfig+0x304>)
 80060de:	2200      	movs	r2, #0
 80060e0:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 80060e2:	2101      	movs	r1, #1
 80060e4:	75d9      	strb	r1, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 80060e6:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 80060e8:	f7ff fc22 	bl	8005930 <RadioStandby>
        RadioSetModem( radio_modem );
 80060ec:	4628      	mov	r0, r5
 80060ee:	f7ff ff4d 	bl	8005f8c <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80060f2:	4d86      	ldr	r5, [pc, #536]	; (800630c <RadioSetTxGenericConfig+0x304>)
 80060f4:	f105 0038 	add.w	r0, r5, #56	; 0x38
 80060f8:	f001 f940 	bl	800737c <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80060fc:	f105 000e 	add.w	r0, r5, #14
 8006100:	f001 f9c4 	bl	800748c <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 8006104:	a804      	add	r0, sp, #16
 8006106:	f000 fdab 	bl	8006c60 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->msk.whiteSeed );
 800610a:	8a20      	ldrh	r0, [r4, #16]
 800610c:	f000 fd7f 	bl	8006c0e <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->msk.CrcPolynomial );
 8006110:	89a0      	ldrh	r0, [r4, #12]
 8006112:	f000 fdc2 	bl	8006c9a <SUBGRF_SetCrcPolynomial>
        break;
 8006116:	e0dc      	b.n	80062d2 <RadioSetTxGenericConfig+0x2ca>
                return -1;
 8006118:	f04f 30ff 	mov.w	r0, #4294967295
 800611c:	e0e3      	b.n	80062e6 <RadioSetTxGenericConfig+0x2de>
        if( config->fsk.BitRate == 0 )
 800611e:	6823      	ldr	r3, [r4, #0]
 8006120:	2b00      	cmp	r3, #0
 8006122:	f000 80e9 	beq.w	80062f8 <RadioSetTxGenericConfig+0x2f0>
        if( config->fsk.SyncWordLength > 8 )
 8006126:	7ca2      	ldrb	r2, [r4, #18]
 8006128:	2a08      	cmp	r2, #8
 800612a:	f200 80e8 	bhi.w	80062fe <RadioSetTxGenericConfig+0x2f6>
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 800612e:	68a1      	ldr	r1, [r4, #8]
 8006130:	a804      	add	r0, sp, #16
 8006132:	f001 fdaf 	bl	8007c94 <UTIL_MEM_cpy_8>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8006136:	4b75      	ldr	r3, [pc, #468]	; (800630c <RadioSetTxGenericConfig+0x304>)
 8006138:	2200      	movs	r2, #0
 800613a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 800613e:	6821      	ldr	r1, [r4, #0]
 8006140:	63d9      	str	r1, [r3, #60]	; 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 8006142:	7ce1      	ldrb	r1, [r4, #19]
 8006144:	f883 1044 	strb.w	r1, [r3, #68]	; 0x44
        SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 8006148:	69a1      	ldr	r1, [r4, #24]
 800614a:	6419      	str	r1, [r3, #64]	; 0x40
        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800614c:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3; // convert byte into bit
 800614e:	6861      	ldr	r1, [r4, #4]
 8006150:	00c9      	lsls	r1, r1, #3
 8006152:	8219      	strh	r1, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 8006154:	2104      	movs	r1, #4
 8006156:	7499      	strb	r1, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 8006158:	7ca1      	ldrb	r1, [r4, #18]
 800615a:	00c9      	lsls	r1, r1, #3
 800615c:	74d9      	strb	r1, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 800615e:	751a      	strb	r2, [r3, #20]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 8006160:	7da3      	ldrb	r3, [r4, #22]
 8006162:	2b02      	cmp	r3, #2
 8006164:	d00a      	beq.n	800617c <RadioSetTxGenericConfig+0x174>
            || ( config->fsk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 8006166:	7d23      	ldrb	r3, [r4, #20]
 8006168:	2b02      	cmp	r3, #2
 800616a:	d007      	beq.n	800617c <RadioSetTxGenericConfig+0x174>
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 800616c:	7d62      	ldrb	r2, [r4, #21]
 800616e:	4b67      	ldr	r3, [pc, #412]	; (800630c <RadioSetTxGenericConfig+0x304>)
 8006170:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 8006172:	7da2      	ldrb	r2, [r4, #22]
 8006174:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.HeaderType;
 8006176:	7d22      	ldrb	r2, [r4, #20]
 8006178:	755a      	strb	r2, [r3, #21]
 800617a:	e018      	b.n	80061ae <RadioSetTxGenericConfig+0x1a6>
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 800617c:	7d62      	ldrb	r2, [r4, #21]
 800617e:	f102 030f 	add.w	r3, r2, #15
 8006182:	b2db      	uxtb	r3, r3
 8006184:	2b01      	cmp	r3, #1
 8006186:	d901      	bls.n	800618c <RadioSetTxGenericConfig+0x184>
                && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 8006188:	2a01      	cmp	r2, #1
 800618a:	d128      	bne.n	80061de <RadioSetTxGenericConfig+0x1d6>
            ConfigGeneric.rtx = CONFIG_TX;
 800618c:	2301      	movs	r3, #1
 800618e:	f88d 300c 	strb.w	r3, [sp, #12]
            ConfigGeneric.TxConfig = config;
 8006192:	9401      	str	r4, [sp, #4]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 8006194:	4a5e      	ldr	r2, [pc, #376]	; (8006310 <RadioSetTxGenericConfig+0x308>)
 8006196:	4b5f      	ldr	r3, [pc, #380]	; (8006314 <RadioSetTxGenericConfig+0x30c>)
 8006198:	6819      	ldr	r1, [r3, #0]
 800619a:	a801      	add	r0, sp, #4
 800619c:	f001 fb7a 	bl	8007894 <RFW_Init>
 80061a0:	b9e8      	cbnz	r0, 80061de <RadioSetTxGenericConfig+0x1d6>
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 80061a2:	4b5a      	ldr	r3, [pc, #360]	; (800630c <RadioSetTxGenericConfig+0x304>)
 80061a4:	2200      	movs	r2, #0
 80061a6:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 80061a8:	2101      	movs	r1, #1
 80061aa:	75d9      	strb	r1, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 80061ac:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 80061ae:	f7ff fbbf 	bl	8005930 <RadioStandby>
        RadioSetModem( MODEM_FSK );
 80061b2:	2000      	movs	r0, #0
 80061b4:	f7ff feea 	bl	8005f8c <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80061b8:	4d54      	ldr	r5, [pc, #336]	; (800630c <RadioSetTxGenericConfig+0x304>)
 80061ba:	f105 0038 	add.w	r0, r5, #56	; 0x38
 80061be:	f001 f8dd 	bl	800737c <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80061c2:	f105 000e 	add.w	r0, r5, #14
 80061c6:	f001 f961 	bl	800748c <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 80061ca:	a804      	add	r0, sp, #16
 80061cc:	f000 fd48 	bl	8006c60 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 80061d0:	8a20      	ldrh	r0, [r4, #16]
 80061d2:	f000 fd1c 	bl	8006c0e <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 80061d6:	89a0      	ldrh	r0, [r4, #12]
 80061d8:	f000 fd5f 	bl	8006c9a <SUBGRF_SetCrcPolynomial>
        break;
 80061dc:	e079      	b.n	80062d2 <RadioSetTxGenericConfig+0x2ca>
                return -1;
 80061de:	f04f 30ff 	mov.w	r0, #4294967295
 80061e2:	e080      	b.n	80062e6 <RadioSetTxGenericConfig+0x2de>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 80061e4:	4b49      	ldr	r3, [pc, #292]	; (800630c <RadioSetTxGenericConfig+0x304>)
 80061e6:	2201      	movs	r2, #1
 80061e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 80061ec:	7822      	ldrb	r2, [r4, #0]
 80061ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 80061f2:	7862      	ldrb	r2, [r4, #1]
 80061f4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 80061f8:	78a2      	ldrb	r2, [r4, #2]
 80061fa:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        switch( config->lora.LowDatarateOptimize )
 80061fe:	78e3      	ldrb	r3, [r4, #3]
 8006200:	2b01      	cmp	r3, #1
 8006202:	d033      	beq.n	800626c <RadioSetTxGenericConfig+0x264>
 8006204:	2b02      	cmp	r3, #2
 8006206:	d036      	beq.n	8006276 <RadioSetTxGenericConfig+0x26e>
 8006208:	b35b      	cbz	r3, 8006262 <RadioSetTxGenericConfig+0x25a>
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 800620a:	4d40      	ldr	r5, [pc, #256]	; (800630c <RadioSetTxGenericConfig+0x304>)
 800620c:	f04f 0801 	mov.w	r8, #1
 8006210:	f885 800e 	strb.w	r8, [r5, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 8006214:	88a3      	ldrh	r3, [r4, #4]
 8006216:	83ab      	strh	r3, [r5, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 8006218:	79a3      	ldrb	r3, [r4, #6]
 800621a:	77ab      	strb	r3, [r5, #30]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 800621c:	79e3      	ldrb	r3, [r4, #7]
 800621e:	f885 3020 	strb.w	r3, [r5, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 8006222:	7a23      	ldrb	r3, [r4, #8]
 8006224:	f885 3021 	strb.w	r3, [r5, #33]	; 0x21
        RadioStandby( );
 8006228:	f7ff fb82 	bl	8005930 <RadioStandby>
        RadioSetModem( MODEM_LORA );
 800622c:	4640      	mov	r0, r8
 800622e:	f7ff fead 	bl	8005f8c <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8006232:	f105 0038 	add.w	r0, r5, #56	; 0x38
 8006236:	f001 f8a1 	bl	800737c <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800623a:	f105 000e 	add.w	r0, r5, #14
 800623e:	f001 f925 	bl	800748c <SUBGRF_SetPacketParams>
        if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 8006242:	f895 3051 	ldrb.w	r3, [r5, #81]	; 0x51
 8006246:	2b06      	cmp	r3, #6
 8006248:	d024      	beq.n	8006294 <RadioSetTxGenericConfig+0x28c>
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 800624a:	f640 0089 	movw	r0, #2185	; 0x889
 800624e:	f000 fcbb 	bl	8006bc8 <SUBGRF_ReadRegister>
 8006252:	f040 0104 	orr.w	r1, r0, #4
 8006256:	b2c9      	uxtb	r1, r1
 8006258:	f640 0089 	movw	r0, #2185	; 0x889
 800625c:	f000 fca4 	bl	8006ba8 <SUBGRF_WriteRegister>
 8006260:	e037      	b.n	80062d2 <RadioSetTxGenericConfig+0x2ca>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8006262:	4b2a      	ldr	r3, [pc, #168]	; (800630c <RadioSetTxGenericConfig+0x304>)
 8006264:	2200      	movs	r2, #0
 8006266:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 800626a:	e7ce      	b.n	800620a <RadioSetTxGenericConfig+0x202>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 800626c:	4b27      	ldr	r3, [pc, #156]	; (800630c <RadioSetTxGenericConfig+0x304>)
 800626e:	2201      	movs	r2, #1
 8006270:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 8006274:	e7c9      	b.n	800620a <RadioSetTxGenericConfig+0x202>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 8006276:	7823      	ldrb	r3, [r4, #0]
 8006278:	3b0b      	subs	r3, #11
 800627a:	b2db      	uxtb	r3, r3
 800627c:	2b01      	cmp	r3, #1
 800627e:	d904      	bls.n	800628a <RadioSetTxGenericConfig+0x282>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8006280:	4b22      	ldr	r3, [pc, #136]	; (800630c <RadioSetTxGenericConfig+0x304>)
 8006282:	2200      	movs	r2, #0
 8006284:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8006288:	e7bf      	b.n	800620a <RadioSetTxGenericConfig+0x202>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 800628a:	4b20      	ldr	r3, [pc, #128]	; (800630c <RadioSetTxGenericConfig+0x304>)
 800628c:	2201      	movs	r2, #1
 800628e:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8006292:	e7ba      	b.n	800620a <RadioSetTxGenericConfig+0x202>
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 8006294:	f640 0089 	movw	r0, #2185	; 0x889
 8006298:	f000 fc96 	bl	8006bc8 <SUBGRF_ReadRegister>
 800629c:	f000 01fb 	and.w	r1, r0, #251	; 0xfb
 80062a0:	f640 0089 	movw	r0, #2185	; 0x889
 80062a4:	f000 fc80 	bl	8006ba8 <SUBGRF_WriteRegister>
 80062a8:	e013      	b.n	80062d2 <RadioSetTxGenericConfig+0x2ca>
        if( ( config->bpsk.BitRate == 0 ) || ( config->bpsk.BitRate > 1000 ) )
 80062aa:	6823      	ldr	r3, [r4, #0]
 80062ac:	3b01      	subs	r3, #1
 80062ae:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80062b2:	d227      	bcs.n	8006304 <RadioSetTxGenericConfig+0x2fc>
        RadioSetModem( MODEM_BPSK );
 80062b4:	2003      	movs	r0, #3
 80062b6:	f7ff fe69 	bl	8005f8c <RadioSetModem>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 80062ba:	4814      	ldr	r0, [pc, #80]	; (800630c <RadioSetTxGenericConfig+0x304>)
 80062bc:	2302      	movs	r3, #2
 80062be:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
        SubgRf.ModulationParams.Params.Bpsk.BitRate = config->bpsk.BitRate;
 80062c2:	6823      	ldr	r3, [r4, #0]
 80062c4:	6483      	str	r3, [r0, #72]	; 0x48
        SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 80062c6:	2316      	movs	r3, #22
 80062c8:	f880 304c 	strb.w	r3, [r0, #76]	; 0x4c
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80062cc:	3038      	adds	r0, #56	; 0x38
 80062ce:	f001 f855 	bl	800737c <SUBGRF_SetModulationParams>
    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 80062d2:	4638      	mov	r0, r7
 80062d4:	f001 fa04 	bl	80076e0 <SUBGRF_SetRfTxPower>
 80062d8:	4c0c      	ldr	r4, [pc, #48]	; (800630c <RadioSetTxGenericConfig+0x304>)
 80062da:	f884 0056 	strb.w	r0, [r4, #86]	; 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 80062de:	f001 fae1 	bl	80078a4 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 80062e2:	6066      	str	r6, [r4, #4]
    return 0;
 80062e4:	2000      	movs	r0, #0
}
 80062e6:	b006      	add	sp, #24
 80062e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            return -1;
 80062ec:	f04f 30ff 	mov.w	r0, #4294967295
 80062f0:	e7f9      	b.n	80062e6 <RadioSetTxGenericConfig+0x2de>
            return -1;
 80062f2:	f04f 30ff 	mov.w	r0, #4294967295
 80062f6:	e7f6      	b.n	80062e6 <RadioSetTxGenericConfig+0x2de>
            return -1;
 80062f8:	f04f 30ff 	mov.w	r0, #4294967295
 80062fc:	e7f3      	b.n	80062e6 <RadioSetTxGenericConfig+0x2de>
            return -1;
 80062fe:	f04f 30ff 	mov.w	r0, #4294967295
 8006302:	e7f0      	b.n	80062e6 <RadioSetTxGenericConfig+0x2de>
            return -1;
 8006304:	f04f 30ff 	mov.w	r0, #4294967295
 8006308:	e7ed      	b.n	80062e6 <RadioSetTxGenericConfig+0x2de>
 800630a:	bf00      	nop
 800630c:	20000508 	.word	0x20000508
 8006310:	20000564 	.word	0x20000564
 8006314:	200004ec 	.word	0x200004ec

08006318 <RadioSetRxGenericConfig>:
{
 8006318:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800631c:	b086      	sub	sp, #24
 800631e:	4606      	mov	r6, r0
 8006320:	460c      	mov	r4, r1
 8006322:	4615      	mov	r5, r2
 8006324:	461f      	mov	r7, r3
    uint8_t syncword[8] = {0};
 8006326:	2300      	movs	r3, #0
 8006328:	9304      	str	r3, [sp, #16]
 800632a:	9305      	str	r3, [sp, #20]
    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 800632c:	f001 fab5 	bl	800789a <RFW_DeInit>
    if( rxContinuous != 0 )
 8006330:	b105      	cbz	r5, 8006334 <RadioSetRxGenericConfig+0x1c>
        symbTimeout = 0;
 8006332:	2700      	movs	r7, #0
    SubgRf.RxContinuous = ( rxContinuous == 0 ) ? false : true;
 8006334:	3d00      	subs	r5, #0
 8006336:	bf18      	it	ne
 8006338:	2501      	movne	r5, #1
 800633a:	4b93      	ldr	r3, [pc, #588]	; (8006588 <RadioSetRxGenericConfig+0x270>)
 800633c:	705d      	strb	r5, [r3, #1]
    switch( modem )
 800633e:	b136      	cbz	r6, 800634e <RadioSetRxGenericConfig+0x36>
 8006340:	2e01      	cmp	r6, #1
 8006342:	f000 808f 	beq.w	8006464 <RadioSetRxGenericConfig+0x14c>
 8006346:	2000      	movs	r0, #0
}
 8006348:	b006      	add	sp, #24
 800634a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if( ( config->fsk.BitRate == 0 ) || ( config->fsk.PreambleLen == 0 ) )
 800634e:	68a3      	ldr	r3, [r4, #8]
 8006350:	2b00      	cmp	r3, #0
 8006352:	f000 810d 	beq.w	8006570 <RadioSetRxGenericConfig+0x258>
 8006356:	68e3      	ldr	r3, [r4, #12]
 8006358:	2b00      	cmp	r3, #0
 800635a:	f000 810c 	beq.w	8006576 <RadioSetRxGenericConfig+0x25e>
        if( config->fsk.SyncWordLength > 8 )
 800635e:	7fa2      	ldrb	r2, [r4, #30]
 8006360:	2a08      	cmp	r2, #8
 8006362:	f200 810b 	bhi.w	800657c <RadioSetRxGenericConfig+0x264>
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 8006366:	6921      	ldr	r1, [r4, #16]
 8006368:	a804      	add	r0, sp, #16
 800636a:	f001 fc93 	bl	8007c94 <UTIL_MEM_cpy_8>
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->fsk.StopTimerOnPreambleDetect == 0 ) ? false : true );
 800636e:	6820      	ldr	r0, [r4, #0]
 8006370:	3800      	subs	r0, #0
 8006372:	bf18      	it	ne
 8006374:	2001      	movne	r0, #1
 8006376:	f000 fdf5 	bl	8006f64 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800637a:	4d83      	ldr	r5, [pc, #524]	; (8006588 <RadioSetRxGenericConfig+0x270>)
 800637c:	2600      	movs	r6, #0
 800637e:	f885 6038 	strb.w	r6, [r5, #56]	; 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 8006382:	68a3      	ldr	r3, [r4, #8]
 8006384:	63eb      	str	r3, [r5, #60]	; 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 8006386:	f894 3020 	ldrb.w	r3, [r4, #32]
 800638a:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
        SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( config->fsk.Bandwidth );
 800638e:	6860      	ldr	r0, [r4, #4]
 8006390:	f001 fa1e 	bl	80077d0 <SUBGRF_GetFskBandwidthRegValue>
 8006394:	f885 0045 	strb.w	r0, [r5, #69]	; 0x45
        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8006398:	73ae      	strb	r6, [r5, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3 ; // convert byte into bit
 800639a:	68e3      	ldr	r3, [r4, #12]
 800639c:	00db      	lsls	r3, r3, #3
 800639e:	822b      	strh	r3, [r5, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = ( RadioPreambleDetection_t ) config->fsk.PreambleMinDetect;
 80063a0:	7fe3      	ldrb	r3, [r4, #31]
 80063a2:	74ab      	strb	r3, [r5, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 80063a4:	7fa3      	ldrb	r3, [r4, #30]
 80063a6:	00db      	lsls	r3, r3, #3
 80063a8:	74eb      	strb	r3, [r5, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = ( RadioAddressComp_t ) config->fsk.AddrComp;
 80063aa:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
 80063ae:	752b      	strb	r3, [r5, #20]
        if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 80063b0:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
 80063b4:	b973      	cbnz	r3, 80063d4 <RadioSetRxGenericConfig+0xbc>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = config->fsk.MaxPayloadLength;
 80063b6:	6961      	ldr	r1, [r4, #20]
 80063b8:	75a9      	strb	r1, [r5, #22]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 80063ba:	f894 2024 	ldrb.w	r2, [r4, #36]	; 0x24
 80063be:	2a02      	cmp	r2, #2
 80063c0:	d012      	beq.n	80063e8 <RadioSetRxGenericConfig+0xd0>
            || ( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 80063c2:	2b02      	cmp	r3, #2
 80063c4:	d010      	beq.n	80063e8 <RadioSetRxGenericConfig+0xd0>
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 80063c6:	f894 0023 	ldrb.w	r0, [r4, #35]	; 0x23
 80063ca:	496f      	ldr	r1, [pc, #444]	; (8006588 <RadioSetRxGenericConfig+0x270>)
 80063cc:	75c8      	strb	r0, [r1, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 80063ce:	760a      	strb	r2, [r1, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.LengthMode;
 80063d0:	754b      	strb	r3, [r1, #21]
 80063d2:	e023      	b.n	800641c <RadioSetRxGenericConfig+0x104>
        else if( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH )
 80063d4:	2b02      	cmp	r3, #2
 80063d6:	d003      	beq.n	80063e0 <RadioSetRxGenericConfig+0xc8>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 80063d8:	4a6b      	ldr	r2, [pc, #428]	; (8006588 <RadioSetRxGenericConfig+0x270>)
 80063da:	21ff      	movs	r1, #255	; 0xff
 80063dc:	7591      	strb	r1, [r2, #22]
 80063de:	e7ec      	b.n	80063ba <RadioSetRxGenericConfig+0xa2>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 80063e0:	4a69      	ldr	r2, [pc, #420]	; (8006588 <RadioSetRxGenericConfig+0x270>)
 80063e2:	21ff      	movs	r1, #255	; 0xff
 80063e4:	7591      	strb	r1, [r2, #22]
 80063e6:	e7e8      	b.n	80063ba <RadioSetRxGenericConfig+0xa2>
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 80063e8:	f894 2023 	ldrb.w	r2, [r4, #35]	; 0x23
 80063ec:	f102 030f 	add.w	r3, r2, #15
 80063f0:	b2db      	uxtb	r3, r3
 80063f2:	2b01      	cmp	r3, #1
 80063f4:	d901      	bls.n	80063fa <RadioSetRxGenericConfig+0xe2>
                && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 80063f6:	2a01      	cmp	r2, #1
 80063f8:	d131      	bne.n	800645e <RadioSetRxGenericConfig+0x146>
            ConfigGeneric.rtx = CONFIG_RX;
 80063fa:	2300      	movs	r3, #0
 80063fc:	f88d 300c 	strb.w	r3, [sp, #12]
            ConfigGeneric.RxConfig = config;
 8006400:	9402      	str	r4, [sp, #8]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &RxTimeoutTimer ) )
 8006402:	4a62      	ldr	r2, [pc, #392]	; (800658c <RadioSetRxGenericConfig+0x274>)
 8006404:	4b62      	ldr	r3, [pc, #392]	; (8006590 <RadioSetRxGenericConfig+0x278>)
 8006406:	6819      	ldr	r1, [r3, #0]
 8006408:	a801      	add	r0, sp, #4
 800640a:	f001 fa43 	bl	8007894 <RFW_Init>
 800640e:	bb30      	cbnz	r0, 800645e <RadioSetRxGenericConfig+0x146>
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 8006410:	4b5d      	ldr	r3, [pc, #372]	; (8006588 <RadioSetRxGenericConfig+0x270>)
 8006412:	2200      	movs	r2, #0
 8006414:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 8006416:	2101      	movs	r1, #1
 8006418:	75d9      	strb	r1, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 800641a:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 800641c:	f7ff fa88 	bl	8005930 <RadioStandby>
        RadioSetModem( MODEM_FSK );
 8006420:	2000      	movs	r0, #0
 8006422:	f7ff fdb3 	bl	8005f8c <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8006426:	4d58      	ldr	r5, [pc, #352]	; (8006588 <RadioSetRxGenericConfig+0x270>)
 8006428:	f105 0038 	add.w	r0, r5, #56	; 0x38
 800642c:	f000 ffa6 	bl	800737c <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8006430:	f105 000e 	add.w	r0, r5, #14
 8006434:	f001 f82a 	bl	800748c <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 8006438:	a804      	add	r0, sp, #16
 800643a:	f000 fc11 	bl	8006c60 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 800643e:	8ba0      	ldrh	r0, [r4, #28]
 8006440:	f000 fbe5 	bl	8006c0e <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 8006444:	8b20      	ldrh	r0, [r4, #24]
 8006446:	f000 fc28 	bl	8006c9a <SUBGRF_SetCrcPolynomial>
        SubgRf.RxTimeout = ( uint32_t )( ( symbTimeout * 1000 * 8 ) / config->fsk.BitRate );
 800644a:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 800644e:	fb03 f707 	mul.w	r7, r3, r7
 8006452:	68a3      	ldr	r3, [r4, #8]
 8006454:	fbb7 f7f3 	udiv	r7, r7, r3
 8006458:	60af      	str	r7, [r5, #8]
    return status;
 800645a:	2000      	movs	r0, #0
        break;
 800645c:	e774      	b.n	8006348 <RadioSetRxGenericConfig+0x30>
                return -1;
 800645e:	f04f 30ff 	mov.w	r0, #4294967295
 8006462:	e771      	b.n	8006348 <RadioSetRxGenericConfig+0x30>
        if( config->lora.PreambleLen == 0 )
 8006464:	8e23      	ldrh	r3, [r4, #48]	; 0x30
 8006466:	2b00      	cmp	r3, #0
 8006468:	f000 808b 	beq.w	8006582 <RadioSetRxGenericConfig+0x26a>
        if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 800646c:	f894 3032 	ldrb.w	r3, [r4, #50]	; 0x32
 8006470:	2b01      	cmp	r3, #1
 8006472:	d055      	beq.n	8006520 <RadioSetRxGenericConfig+0x208>
            MaxPayloadLength = 0xFF;
 8006474:	f04f 08ff 	mov.w	r8, #255	; 0xff
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->lora.StopTimerOnPreambleDetect == 0 ) ? false : true );
 8006478:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800647a:	3800      	subs	r0, #0
 800647c:	bf18      	it	ne
 800647e:	2001      	movne	r0, #1
 8006480:	f000 fd70 	bl	8006f64 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 8006484:	b2f8      	uxtb	r0, r7
 8006486:	f000 fd7a 	bl	8006f7e <SUBGRF_SetLoRaSymbNumTimeout>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 800648a:	4b3f      	ldr	r3, [pc, #252]	; (8006588 <RadioSetRxGenericConfig+0x270>)
 800648c:	2201      	movs	r2, #1
 800648e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 8006492:	f894 202c 	ldrb.w	r2, [r4, #44]	; 0x2c
 8006496:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 800649a:	f894 202d 	ldrb.w	r2, [r4, #45]	; 0x2d
 800649e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 80064a2:	f894 202e 	ldrb.w	r2, [r4, #46]	; 0x2e
 80064a6:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        switch( config->lora.LowDatarateOptimize )
 80064aa:	f894 302f 	ldrb.w	r3, [r4, #47]	; 0x2f
 80064ae:	2b01      	cmp	r3, #1
 80064b0:	d03e      	beq.n	8006530 <RadioSetRxGenericConfig+0x218>
 80064b2:	2b02      	cmp	r3, #2
 80064b4:	d041      	beq.n	800653a <RadioSetRxGenericConfig+0x222>
 80064b6:	b3b3      	cbz	r3, 8006526 <RadioSetRxGenericConfig+0x20e>
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 80064b8:	4d33      	ldr	r5, [pc, #204]	; (8006588 <RadioSetRxGenericConfig+0x270>)
 80064ba:	2601      	movs	r6, #1
 80064bc:	73ae      	strb	r6, [r5, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 80064be:	8e23      	ldrh	r3, [r4, #48]	; 0x30
 80064c0:	83ab      	strh	r3, [r5, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 80064c2:	f894 3032 	ldrb.w	r3, [r4, #50]	; 0x32
 80064c6:	77ab      	strb	r3, [r5, #30]
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 80064c8:	f885 801f 	strb.w	r8, [r5, #31]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 80064cc:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 80064d0:	f885 3020 	strb.w	r3, [r5, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 80064d4:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 80064d8:	f885 3021 	strb.w	r3, [r5, #33]	; 0x21
        RadioStandby( );
 80064dc:	f7ff fa28 	bl	8005930 <RadioStandby>
        RadioSetModem( MODEM_LORA );
 80064e0:	4630      	mov	r0, r6
 80064e2:	f7ff fd53 	bl	8005f8c <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80064e6:	f105 0038 	add.w	r0, r5, #56	; 0x38
 80064ea:	f000 ff47 	bl	800737c <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80064ee:	f105 000e 	add.w	r0, r5, #14
 80064f2:	f000 ffcb 	bl	800748c <SUBGRF_SetPacketParams>
        if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 80064f6:	f895 3021 	ldrb.w	r3, [r5, #33]	; 0x21
 80064fa:	42b3      	cmp	r3, r6
 80064fc:	d02d      	beq.n	800655a <RadioSetRxGenericConfig+0x242>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 80064fe:	f240 7036 	movw	r0, #1846	; 0x736
 8006502:	f000 fb61 	bl	8006bc8 <SUBGRF_ReadRegister>
 8006506:	f040 0104 	orr.w	r1, r0, #4
 800650a:	b2c9      	uxtb	r1, r1
 800650c:	f240 7036 	movw	r0, #1846	; 0x736
 8006510:	f000 fb4a 	bl	8006ba8 <SUBGRF_WriteRegister>
        SubgRf.RxTimeout = 0xFFFF;
 8006514:	4b1c      	ldr	r3, [pc, #112]	; (8006588 <RadioSetRxGenericConfig+0x270>)
 8006516:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800651a:	609a      	str	r2, [r3, #8]
    return status;
 800651c:	2000      	movs	r0, #0
        break;
 800651e:	e713      	b.n	8006348 <RadioSetRxGenericConfig+0x30>
            MaxPayloadLength = config->fsk.MaxPayloadLength;
 8006520:	f894 8014 	ldrb.w	r8, [r4, #20]
 8006524:	e7a8      	b.n	8006478 <RadioSetRxGenericConfig+0x160>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8006526:	4b18      	ldr	r3, [pc, #96]	; (8006588 <RadioSetRxGenericConfig+0x270>)
 8006528:	2200      	movs	r2, #0
 800652a:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 800652e:	e7c3      	b.n	80064b8 <RadioSetRxGenericConfig+0x1a0>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8006530:	4b15      	ldr	r3, [pc, #84]	; (8006588 <RadioSetRxGenericConfig+0x270>)
 8006532:	2201      	movs	r2, #1
 8006534:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 8006538:	e7be      	b.n	80064b8 <RadioSetRxGenericConfig+0x1a0>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 800653a:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 800653e:	3b0b      	subs	r3, #11
 8006540:	b2db      	uxtb	r3, r3
 8006542:	2b01      	cmp	r3, #1
 8006544:	d904      	bls.n	8006550 <RadioSetRxGenericConfig+0x238>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8006546:	4b10      	ldr	r3, [pc, #64]	; (8006588 <RadioSetRxGenericConfig+0x270>)
 8006548:	2200      	movs	r2, #0
 800654a:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 800654e:	e7b3      	b.n	80064b8 <RadioSetRxGenericConfig+0x1a0>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8006550:	4b0d      	ldr	r3, [pc, #52]	; (8006588 <RadioSetRxGenericConfig+0x270>)
 8006552:	2201      	movs	r2, #1
 8006554:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8006558:	e7ae      	b.n	80064b8 <RadioSetRxGenericConfig+0x1a0>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 800655a:	f240 7036 	movw	r0, #1846	; 0x736
 800655e:	f000 fb33 	bl	8006bc8 <SUBGRF_ReadRegister>
 8006562:	f000 01fb 	and.w	r1, r0, #251	; 0xfb
 8006566:	f240 7036 	movw	r0, #1846	; 0x736
 800656a:	f000 fb1d 	bl	8006ba8 <SUBGRF_WriteRegister>
 800656e:	e7d1      	b.n	8006514 <RadioSetRxGenericConfig+0x1fc>
            return -1;
 8006570:	f04f 30ff 	mov.w	r0, #4294967295
 8006574:	e6e8      	b.n	8006348 <RadioSetRxGenericConfig+0x30>
 8006576:	f04f 30ff 	mov.w	r0, #4294967295
 800657a:	e6e5      	b.n	8006348 <RadioSetRxGenericConfig+0x30>
            return -1;
 800657c:	f04f 30ff 	mov.w	r0, #4294967295
 8006580:	e6e2      	b.n	8006348 <RadioSetRxGenericConfig+0x30>
            return -1;
 8006582:	f04f 30ff 	mov.w	r0, #4294967295
 8006586:	e6df      	b.n	8006348 <RadioSetRxGenericConfig+0x30>
 8006588:	20000508 	.word	0x20000508
 800658c:	200004f0 	.word	0x200004f0
 8006590:	200004ec 	.word	0x200004ec

08006594 <RadioSetPublicNetwork>:
{
 8006594:	b510      	push	{r4, lr}
 8006596:	4604      	mov	r4, r0
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 8006598:	4b0e      	ldr	r3, [pc, #56]	; (80065d4 <RadioSetPublicNetwork+0x40>)
 800659a:	7318      	strb	r0, [r3, #12]
 800659c:	7358      	strb	r0, [r3, #13]
    RadioSetModem( MODEM_LORA );
 800659e:	2001      	movs	r0, #1
 80065a0:	f7ff fcf4 	bl	8005f8c <RadioSetModem>
    if( enable == true )
 80065a4:	b154      	cbz	r4, 80065bc <RadioSetPublicNetwork+0x28>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 80065a6:	2134      	movs	r1, #52	; 0x34
 80065a8:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 80065ac:	f000 fafc 	bl	8006ba8 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 80065b0:	2144      	movs	r1, #68	; 0x44
 80065b2:	f240 7041 	movw	r0, #1857	; 0x741
 80065b6:	f000 faf7 	bl	8006ba8 <SUBGRF_WriteRegister>
}
 80065ba:	bd10      	pop	{r4, pc}
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 80065bc:	2114      	movs	r1, #20
 80065be:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 80065c2:	f000 faf1 	bl	8006ba8 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 80065c6:	2124      	movs	r1, #36	; 0x24
 80065c8:	f240 7041 	movw	r0, #1857	; 0x741
 80065cc:	f000 faec 	bl	8006ba8 <SUBGRF_WriteRegister>
}
 80065d0:	e7f3      	b.n	80065ba <RadioSetPublicNetwork+0x26>
 80065d2:	bf00      	nop
 80065d4:	20000508 	.word	0x20000508

080065d8 <RadioSetTxConfig>:
{
 80065d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065dc:	b083      	sub	sp, #12
 80065de:	4604      	mov	r4, r0
 80065e0:	460d      	mov	r5, r1
 80065e2:	4691      	mov	r9, r2
 80065e4:	461f      	mov	r7, r3
 80065e6:	f8bd 6038 	ldrh.w	r6, [sp, #56]	; 0x38
 80065ea:	f89d 803c 	ldrb.w	r8, [sp, #60]	; 0x3c
 80065ee:	f89d a040 	ldrb.w	sl, [sp, #64]	; 0x40
    RFW_DeInit();
 80065f2:	f001 f952 	bl	800789a <RFW_DeInit>
    switch( modem )
 80065f6:	2c01      	cmp	r4, #1
 80065f8:	d05d      	beq.n	80066b6 <RadioSetTxConfig+0xde>
 80065fa:	2c04      	cmp	r4, #4
 80065fc:	f000 80aa 	beq.w	8006754 <RadioSetTxConfig+0x17c>
 8006600:	b19c      	cbz	r4, 800662a <RadioSetTxConfig+0x52>
    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 8006602:	4628      	mov	r0, r5
 8006604:	f001 f86c 	bl	80076e0 <SUBGRF_SetRfTxPower>
 8006608:	4c5a      	ldr	r4, [pc, #360]	; (8006774 <RadioSetTxConfig+0x19c>)
 800660a:	f884 0056 	strb.w	r0, [r4, #86]	; 0x56
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 800660e:	210e      	movs	r1, #14
 8006610:	f640 101f 	movw	r0, #2335	; 0x91f
 8006614:	f000 fac8 	bl	8006ba8 <SUBGRF_WriteRegister>
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 8006618:	f894 0056 	ldrb.w	r0, [r4, #86]	; 0x56
 800661c:	f001 f942 	bl	80078a4 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 8006620:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006622:	6063      	str	r3, [r4, #4]
}
 8006624:	b003      	add	sp, #12
 8006626:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800662a:	4c52      	ldr	r4, [pc, #328]	; (8006774 <RadioSetTxConfig+0x19c>)
 800662c:	f04f 0b00 	mov.w	fp, #0
 8006630:	f884 b038 	strb.w	fp, [r4, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8006634:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006636:	63e3      	str	r3, [r4, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8006638:	230b      	movs	r3, #11
 800663a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 800663e:	4638      	mov	r0, r7
 8006640:	f001 f8c6 	bl	80077d0 <SUBGRF_GetFskBandwidthRegValue>
 8006644:	f884 0045 	strb.w	r0, [r4, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 8006648:	f8c4 9040 	str.w	r9, [r4, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800664c:	f884 b00e 	strb.w	fp, [r4, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8006650:	00f6      	lsls	r6, r6, #3
 8006652:	8226      	strh	r6, [r4, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8006654:	2304      	movs	r3, #4
 8006656:	74a3      	strb	r3, [r4, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 8006658:	2318      	movs	r3, #24
 800665a:	74e3      	strb	r3, [r4, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 800665c:	f884 b014 	strb.w	fp, [r4, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8006660:	f088 0801 	eor.w	r8, r8, #1
 8006664:	f884 8015 	strb.w	r8, [r4, #21]
            if( crcOn == true )
 8006668:	f1ba 0f00 	cmp.w	sl, #0
 800666c:	d01f      	beq.n	80066ae <RadioSetTxConfig+0xd6>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 800666e:	22f2      	movs	r2, #242	; 0xf2
 8006670:	75e2      	strb	r2, [r4, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 8006672:	4c40      	ldr	r4, [pc, #256]	; (8006774 <RadioSetTxConfig+0x19c>)
 8006674:	2301      	movs	r3, #1
 8006676:	7623      	strb	r3, [r4, #24]
            RadioStandby( );
 8006678:	f7ff f95a 	bl	8005930 <RadioStandby>
            RadioSetModem(  MODEM_FSK  );
 800667c:	2000      	movs	r0, #0
 800667e:	f7ff fc85 	bl	8005f8c <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8006682:	f104 0038 	add.w	r0, r4, #56	; 0x38
 8006686:	f000 fe79 	bl	800737c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800668a:	f104 000e 	add.w	r0, r4, #14
 800668e:	f000 fefd 	bl	800748c <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8006692:	4a39      	ldr	r2, [pc, #228]	; (8006778 <RadioSetTxConfig+0x1a0>)
 8006694:	466b      	mov	r3, sp
 8006696:	e892 0003 	ldmia.w	r2, {r0, r1}
 800669a:	e883 0003 	stmia.w	r3, {r0, r1}
 800669e:	4618      	mov	r0, r3
 80066a0:	f000 fade 	bl	8006c60 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 80066a4:	f240 10ff 	movw	r0, #511	; 0x1ff
 80066a8:	f000 fab1 	bl	8006c0e <SUBGRF_SetWhiteningSeed>
            break;
 80066ac:	e7a9      	b.n	8006602 <RadioSetTxConfig+0x2a>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 80066ae:	4b31      	ldr	r3, [pc, #196]	; (8006774 <RadioSetTxConfig+0x19c>)
 80066b0:	2201      	movs	r2, #1
 80066b2:	75da      	strb	r2, [r3, #23]
 80066b4:	e7dd      	b.n	8006672 <RadioSetTxConfig+0x9a>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 80066b6:	4a2f      	ldr	r2, [pc, #188]	; (8006774 <RadioSetTxConfig+0x19c>)
 80066b8:	2301      	movs	r3, #1
 80066ba:	f882 3038 	strb.w	r3, [r2, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 80066be:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80066c0:	b2db      	uxtb	r3, r3
 80066c2:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 80066c6:	492d      	ldr	r1, [pc, #180]	; (800677c <RadioSetTxConfig+0x1a4>)
 80066c8:	5dc9      	ldrb	r1, [r1, r7]
 80066ca:	f882 1051 	strb.w	r1, [r2, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 80066ce:	f89d 1034 	ldrb.w	r1, [sp, #52]	; 0x34
 80066d2:	f882 1052 	strb.w	r1, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80066d6:	b91f      	cbnz	r7, 80066e0 <RadioSetTxConfig+0x108>
 80066d8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80066da:	3a0b      	subs	r2, #11
 80066dc:	2a01      	cmp	r2, #1
 80066de:	d92b      	bls.n	8006738 <RadioSetTxConfig+0x160>
 80066e0:	2f01      	cmp	r7, #1
 80066e2:	d026      	beq.n	8006732 <RadioSetTxConfig+0x15a>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 80066e4:	4a23      	ldr	r2, [pc, #140]	; (8006774 <RadioSetTxConfig+0x19c>)
 80066e6:	2100      	movs	r1, #0
 80066e8:	f882 1053 	strb.w	r1, [r2, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 80066ec:	4a21      	ldr	r2, [pc, #132]	; (8006774 <RadioSetTxConfig+0x19c>)
 80066ee:	2101      	movs	r1, #1
 80066f0:	7391      	strb	r1, [r2, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80066f2:	3b05      	subs	r3, #5
 80066f4:	b2db      	uxtb	r3, r3
 80066f6:	428b      	cmp	r3, r1
 80066f8:	d923      	bls.n	8006742 <RadioSetTxConfig+0x16a>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80066fa:	4b1e      	ldr	r3, [pc, #120]	; (8006774 <RadioSetTxConfig+0x19c>)
 80066fc:	839e      	strh	r6, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 80066fe:	4c1d      	ldr	r4, [pc, #116]	; (8006774 <RadioSetTxConfig+0x19c>)
 8006700:	f884 801e 	strb.w	r8, [r4, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8006704:	4b1e      	ldr	r3, [pc, #120]	; (8006780 <RadioSetTxConfig+0x1a8>)
 8006706:	781b      	ldrb	r3, [r3, #0]
 8006708:	77e3      	strb	r3, [r4, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 800670a:	f884 a020 	strb.w	sl, [r4, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 800670e:	f89d 304c 	ldrb.w	r3, [sp, #76]	; 0x4c
 8006712:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
            RadioStandby( );
 8006716:	f7ff f90b 	bl	8005930 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 800671a:	2001      	movs	r0, #1
 800671c:	f7ff fc36 	bl	8005f8c <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8006720:	f104 0038 	add.w	r0, r4, #56	; 0x38
 8006724:	f000 fe2a 	bl	800737c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8006728:	f104 000e 	add.w	r0, r4, #14
 800672c:	f000 feae 	bl	800748c <SUBGRF_SetPacketParams>
            break;
 8006730:	e767      	b.n	8006602 <RadioSetTxConfig+0x2a>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8006732:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006734:	2a0c      	cmp	r2, #12
 8006736:	d1d5      	bne.n	80066e4 <RadioSetTxConfig+0x10c>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 8006738:	4a0e      	ldr	r2, [pc, #56]	; (8006774 <RadioSetTxConfig+0x19c>)
 800673a:	2101      	movs	r1, #1
 800673c:	f882 1053 	strb.w	r1, [r2, #83]	; 0x53
 8006740:	e7d4      	b.n	80066ec <RadioSetTxConfig+0x114>
                if( preambleLen < 12 )
 8006742:	2e0b      	cmp	r6, #11
 8006744:	d803      	bhi.n	800674e <RadioSetTxConfig+0x176>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 8006746:	4613      	mov	r3, r2
 8006748:	220c      	movs	r2, #12
 800674a:	839a      	strh	r2, [r3, #28]
 800674c:	e7d7      	b.n	80066fe <RadioSetTxConfig+0x126>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 800674e:	4b09      	ldr	r3, [pc, #36]	; (8006774 <RadioSetTxConfig+0x19c>)
 8006750:	839e      	strh	r6, [r3, #28]
 8006752:	e7d4      	b.n	80066fe <RadioSetTxConfig+0x126>
            RadioSetModem(MODEM_SIGFOX_TX);
 8006754:	2004      	movs	r0, #4
 8006756:	f7ff fc19 	bl	8005f8c <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 800675a:	4806      	ldr	r0, [pc, #24]	; (8006774 <RadioSetTxConfig+0x19c>)
 800675c:	2302      	movs	r3, #2
 800675e:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 8006762:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006764:	6483      	str	r3, [r0, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 8006766:	2316      	movs	r3, #22
 8006768:	f880 304c 	strb.w	r3, [r0, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800676c:	3038      	adds	r0, #56	; 0x38
 800676e:	f000 fe05 	bl	800737c <SUBGRF_SetModulationParams>
            break;
 8006772:	e746      	b.n	8006602 <RadioSetTxConfig+0x2a>
 8006774:	20000508 	.word	0x20000508
 8006778:	08008534 	.word	0x08008534
 800677c:	08008bb4 	.word	0x08008bb4
 8006780:	2000000c 	.word	0x2000000c

08006784 <RadioSetRxConfig>:
{
 8006784:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006788:	b087      	sub	sp, #28
 800678a:	4604      	mov	r4, r0
 800678c:	460e      	mov	r6, r1
 800678e:	4615      	mov	r5, r2
 8006790:	9301      	str	r3, [sp, #4]
 8006792:	f8bd 9044 	ldrh.w	r9, [sp, #68]	; 0x44
 8006796:	f8bd a048 	ldrh.w	sl, [sp, #72]	; 0x48
 800679a:	f89d 704c 	ldrb.w	r7, [sp, #76]	; 0x4c
 800679e:	f89d b054 	ldrb.w	fp, [sp, #84]	; 0x54
 80067a2:	f89d 8064 	ldrb.w	r8, [sp, #100]	; 0x64
    SubgRf.RxContinuous = rxContinuous;
 80067a6:	4bb0      	ldr	r3, [pc, #704]	; (8006a68 <RadioSetRxConfig+0x2e4>)
 80067a8:	f883 8001 	strb.w	r8, [r3, #1]
    RFW_DeInit();
 80067ac:	f001 f875 	bl	800789a <RFW_DeInit>
    if( rxContinuous == true )
 80067b0:	f1b8 0f00 	cmp.w	r8, #0
 80067b4:	d001      	beq.n	80067ba <RadioSetRxConfig+0x36>
        symbTimeout = 0;
 80067b6:	f04f 0a00 	mov.w	sl, #0
    if( fixLen == true )
 80067ba:	b16f      	cbz	r7, 80067d8 <RadioSetRxConfig+0x54>
        MaxPayloadLength = payloadLen;
 80067bc:	f89d 2050 	ldrb.w	r2, [sp, #80]	; 0x50
 80067c0:	4baa      	ldr	r3, [pc, #680]	; (8006a6c <RadioSetRxConfig+0x2e8>)
 80067c2:	701a      	strb	r2, [r3, #0]
    switch( modem )
 80067c4:	2c01      	cmp	r4, #1
 80067c6:	f000 80d2 	beq.w	800696e <RadioSetRxConfig+0x1ea>
 80067ca:	2c05      	cmp	r4, #5
 80067cc:	d008      	beq.n	80067e0 <RadioSetRxConfig+0x5c>
 80067ce:	2c00      	cmp	r4, #0
 80067d0:	d07c      	beq.n	80068cc <RadioSetRxConfig+0x148>
}
 80067d2:	b007      	add	sp, #28
 80067d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        MaxPayloadLength = 0xFF;
 80067d8:	4ba4      	ldr	r3, [pc, #656]	; (8006a6c <RadioSetRxConfig+0x2e8>)
 80067da:	22ff      	movs	r2, #255	; 0xff
 80067dc:	701a      	strb	r2, [r3, #0]
 80067de:	e7f1      	b.n	80067c4 <RadioSetRxConfig+0x40>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 80067e0:	2001      	movs	r0, #1
 80067e2:	f000 fbbf 	bl	8006f64 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80067e6:	4ca0      	ldr	r4, [pc, #640]	; (8006a68 <RadioSetRxConfig+0x2e4>)
 80067e8:	2700      	movs	r7, #0
 80067ea:	f884 7038 	strb.w	r7, [r4, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 80067ee:	63e5      	str	r5, [r4, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 80067f0:	2309      	movs	r3, #9
 80067f2:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 80067f6:	f44f 7348 	mov.w	r3, #800	; 0x320
 80067fa:	6423      	str	r3, [r4, #64]	; 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 80067fc:	4630      	mov	r0, r6
 80067fe:	f000 ffe7 	bl	80077d0 <SUBGRF_GetFskBandwidthRegValue>
 8006802:	f884 0045 	strb.w	r0, [r4, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8006806:	73a7      	strb	r7, [r4, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8006808:	ea4f 09c9 	mov.w	r9, r9, lsl #3
 800680c:	f8a4 9010 	strh.w	r9, [r4, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 8006810:	74a7      	strb	r7, [r4, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 8006812:	2310      	movs	r3, #16
 8006814:	74e3      	strb	r3, [r4, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8006816:	7527      	strb	r7, [r4, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 8006818:	7567      	strb	r7, [r4, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 800681a:	4b94      	ldr	r3, [pc, #592]	; (8006a6c <RadioSetRxConfig+0x2e8>)
 800681c:	781b      	ldrb	r3, [r3, #0]
 800681e:	75a3      	strb	r3, [r4, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8006820:	2301      	movs	r3, #1
 8006822:	75e3      	strb	r3, [r4, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 8006824:	7627      	strb	r7, [r4, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 8006826:	2005      	movs	r0, #5
 8006828:	f7ff fbb0 	bl	8005f8c <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800682c:	f104 0038 	add.w	r0, r4, #56	; 0x38
 8006830:	f000 fda4 	bl	800737c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8006834:	f104 000e 	add.w	r0, r4, #14
 8006838:	f000 fe28 	bl	800748c <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 800683c:	ab02      	add	r3, sp, #8
 800683e:	4a8c      	ldr	r2, [pc, #560]	; (8006a70 <RadioSetRxConfig+0x2ec>)
 8006840:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006844:	e883 0003 	stmia.w	r3, {r0, r1}
 8006848:	4618      	mov	r0, r3
 800684a:	f000 fa09 	bl	8006c60 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 800684e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006852:	f000 f9dc 	bl	8006c0e <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(SUBGHZ_AGCGFORSTCFGR);
 8006856:	f640 00b8 	movw	r0, #2232	; 0x8b8
 800685a:	f7fe ffe9 	bl	8005830 <RadioRead>
            RadioWrite(SUBGHZ_AGCGFORSTCFGR, modReg);
 800685e:	f000 01ef 	and.w	r1, r0, #239	; 0xef
 8006862:	f640 00b8 	movw	r0, #2232	; 0x8b8
 8006866:	f7fe ffe7 	bl	8005838 <RadioWrite>
            RadioWrite(SUBGHZ_AGCGFORSTPOWTHR, 0x4 );
 800686a:	2104      	movs	r1, #4
 800686c:	f640 00b9 	movw	r0, #2233	; 0x8b9
 8006870:	f7fe ffe2 	bl	8005838 <RadioWrite>
            modReg= RadioRead(SUBGHZ_AGCRSSICTL0R);
 8006874:	f640 009b 	movw	r0, #2203	; 0x89b
 8006878:	f7fe ffda 	bl	8005830 <RadioRead>
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 800687c:	f000 01e3 	and.w	r1, r0, #227	; 0xe3
            RadioWrite(SUBGHZ_AGCRSSICTL0R, (modReg| (0x1<<3) ) );
 8006880:	f041 0108 	orr.w	r1, r1, #8
 8006884:	f640 009b 	movw	r0, #2203	; 0x89b
 8006888:	f7fe ffd6 	bl	8005838 <RadioWrite>
            modReg= RadioRead(SUBGHZ_GAFCR);
 800688c:	f240 60d1 	movw	r0, #1745	; 0x6d1
 8006890:	f7fe ffce 	bl	8005830 <RadioRead>
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 8006894:	f000 01e7 	and.w	r1, r0, #231	; 0xe7
            RadioWrite(SUBGHZ_GAFCR, (modReg| (0x3<<3) ));
 8006898:	f041 0118 	orr.w	r1, r1, #24
 800689c:	f240 60d1 	movw	r0, #1745	; 0x6d1
 80068a0:	f7fe ffca 	bl	8005838 <RadioWrite>
            modReg= RadioRead(SUBGHZ_GBSYNCR);
 80068a4:	f240 60ac 	movw	r0, #1708	; 0x6ac
 80068a8:	f7fe ffc2 	bl	8005830 <RadioRead>
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 80068ac:	f000 018f 	and.w	r1, r0, #143	; 0x8f
            RadioWrite(SUBGHZ_GBSYNCR, (modReg| (0x5<<4) ));
 80068b0:	f041 0150 	orr.w	r1, r1, #80	; 0x50
 80068b4:	f240 60ac 	movw	r0, #1708	; 0x6ac
 80068b8:	f7fe ffbe 	bl	8005838 <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 80068bc:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 80068c0:	fb03 fa0a 	mul.w	sl, r3, sl
 80068c4:	fbba f5f5 	udiv	r5, sl, r5
 80068c8:	60a5      	str	r5, [r4, #8]
            break;
 80068ca:	e782      	b.n	80067d2 <RadioSetRxConfig+0x4e>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 80068cc:	2000      	movs	r0, #0
 80068ce:	f000 fb49 	bl	8006f64 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80068d2:	4c65      	ldr	r4, [pc, #404]	; (8006a68 <RadioSetRxConfig+0x2e4>)
 80068d4:	f04f 0800 	mov.w	r8, #0
 80068d8:	f884 8038 	strb.w	r8, [r4, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 80068dc:	63e5      	str	r5, [r4, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 80068de:	230b      	movs	r3, #11
 80068e0:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 80068e4:	4630      	mov	r0, r6
 80068e6:	f000 ff73 	bl	80077d0 <SUBGRF_GetFskBandwidthRegValue>
 80068ea:	f884 0045 	strb.w	r0, [r4, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 80068ee:	f884 800e 	strb.w	r8, [r4, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 80068f2:	ea4f 09c9 	mov.w	r9, r9, lsl #3
 80068f6:	f8a4 9010 	strh.w	r9, [r4, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 80068fa:	2304      	movs	r3, #4
 80068fc:	74a3      	strb	r3, [r4, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 80068fe:	2318      	movs	r3, #24
 8006900:	74e3      	strb	r3, [r4, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8006902:	f884 8014 	strb.w	r8, [r4, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8006906:	f087 0701 	eor.w	r7, r7, #1
 800690a:	7567      	strb	r7, [r4, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 800690c:	4b57      	ldr	r3, [pc, #348]	; (8006a6c <RadioSetRxConfig+0x2e8>)
 800690e:	781b      	ldrb	r3, [r3, #0]
 8006910:	75a3      	strb	r3, [r4, #22]
            if( crcOn == true )
 8006912:	f1bb 0f00 	cmp.w	fp, #0
 8006916:	d026      	beq.n	8006966 <RadioSetRxConfig+0x1e2>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 8006918:	22f2      	movs	r2, #242	; 0xf2
 800691a:	75e2      	strb	r2, [r4, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 800691c:	4c52      	ldr	r4, [pc, #328]	; (8006a68 <RadioSetRxConfig+0x2e4>)
 800691e:	2301      	movs	r3, #1
 8006920:	7623      	strb	r3, [r4, #24]
            RadioStandby( );
 8006922:	f7ff f805 	bl	8005930 <RadioStandby>
            RadioSetModem( MODEM_FSK );
 8006926:	2000      	movs	r0, #0
 8006928:	f7ff fb30 	bl	8005f8c <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800692c:	f104 0038 	add.w	r0, r4, #56	; 0x38
 8006930:	f000 fd24 	bl	800737c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8006934:	f104 000e 	add.w	r0, r4, #14
 8006938:	f000 fda8 	bl	800748c <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 800693c:	4a4d      	ldr	r2, [pc, #308]	; (8006a74 <RadioSetRxConfig+0x2f0>)
 800693e:	ab04      	add	r3, sp, #16
 8006940:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006944:	e883 0003 	stmia.w	r3, {r0, r1}
 8006948:	4618      	mov	r0, r3
 800694a:	f000 f989 	bl	8006c60 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 800694e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006952:	f000 f95c 	bl	8006c0e <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 8006956:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 800695a:	fb03 fa0a 	mul.w	sl, r3, sl
 800695e:	fbba f5f5 	udiv	r5, sl, r5
 8006962:	60a5      	str	r5, [r4, #8]
            break;
 8006964:	e735      	b.n	80067d2 <RadioSetRxConfig+0x4e>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8006966:	4b40      	ldr	r3, [pc, #256]	; (8006a68 <RadioSetRxConfig+0x2e4>)
 8006968:	2201      	movs	r2, #1
 800696a:	75da      	strb	r2, [r3, #23]
 800696c:	e7d6      	b.n	800691c <RadioSetRxConfig+0x198>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 800696e:	2000      	movs	r0, #0
 8006970:	f000 faf8 	bl	8006f64 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8006974:	4a3c      	ldr	r2, [pc, #240]	; (8006a68 <RadioSetRxConfig+0x2e4>)
 8006976:	2301      	movs	r3, #1
 8006978:	f882 3038 	strb.w	r3, [r2, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 800697c:	b2eb      	uxtb	r3, r5
 800697e:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 8006982:	493d      	ldr	r1, [pc, #244]	; (8006a78 <RadioSetRxConfig+0x2f4>)
 8006984:	5d89      	ldrb	r1, [r1, r6]
 8006986:	f882 1051 	strb.w	r1, [r2, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 800698a:	9901      	ldr	r1, [sp, #4]
 800698c:	f882 1052 	strb.w	r1, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8006990:	b91e      	cbnz	r6, 800699a <RadioSetRxConfig+0x216>
 8006992:	f1a5 020b 	sub.w	r2, r5, #11
 8006996:	2a01      	cmp	r2, #1
 8006998:	d94b      	bls.n	8006a32 <RadioSetRxConfig+0x2ae>
 800699a:	2e01      	cmp	r6, #1
 800699c:	d047      	beq.n	8006a2e <RadioSetRxConfig+0x2aa>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 800699e:	4a32      	ldr	r2, [pc, #200]	; (8006a68 <RadioSetRxConfig+0x2e4>)
 80069a0:	2100      	movs	r1, #0
 80069a2:	f882 1053 	strb.w	r1, [r2, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 80069a6:	4a30      	ldr	r2, [pc, #192]	; (8006a68 <RadioSetRxConfig+0x2e4>)
 80069a8:	2101      	movs	r1, #1
 80069aa:	7391      	strb	r1, [r2, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80069ac:	3b05      	subs	r3, #5
 80069ae:	b2db      	uxtb	r3, r3
 80069b0:	428b      	cmp	r3, r1
 80069b2:	d943      	bls.n	8006a3c <RadioSetRxConfig+0x2b8>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80069b4:	4b2c      	ldr	r3, [pc, #176]	; (8006a68 <RadioSetRxConfig+0x2e4>)
 80069b6:	f8a3 901c 	strh.w	r9, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 80069ba:	4c2b      	ldr	r4, [pc, #172]	; (8006a68 <RadioSetRxConfig+0x2e4>)
 80069bc:	77a7      	strb	r7, [r4, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 80069be:	4b2b      	ldr	r3, [pc, #172]	; (8006a6c <RadioSetRxConfig+0x2e8>)
 80069c0:	781b      	ldrb	r3, [r3, #0]
 80069c2:	77e3      	strb	r3, [r4, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 80069c4:	f884 b020 	strb.w	fp, [r4, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 80069c8:	f89d 3060 	ldrb.w	r3, [sp, #96]	; 0x60
 80069cc:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
            RadioStandby( );
 80069d0:	f7fe ffae 	bl	8005930 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 80069d4:	2001      	movs	r0, #1
 80069d6:	f7ff fad9 	bl	8005f8c <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80069da:	f104 0038 	add.w	r0, r4, #56	; 0x38
 80069de:	f000 fccd 	bl	800737c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80069e2:	f104 000e 	add.w	r0, r4, #14
 80069e6:	f000 fd51 	bl	800748c <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 80069ea:	fa5f f08a 	uxtb.w	r0, sl
 80069ee:	f000 fac6 	bl	8006f7e <SUBGRF_SetLoRaSymbNumTimeout>
            SUBGRF_WriteRegister(SUBGHZ_AGCCFG,SUBGRF_ReadRegister(SUBGHZ_AGCCFG)&0x1);
 80069f2:	f640 00a3 	movw	r0, #2211	; 0x8a3
 80069f6:	f000 f8e7 	bl	8006bc8 <SUBGRF_ReadRegister>
 80069fa:	f000 0101 	and.w	r1, r0, #1
 80069fe:	f640 00a3 	movw	r0, #2211	; 0x8a3
 8006a02:	f000 f8d1 	bl	8006ba8 <SUBGRF_WriteRegister>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 8006a06:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
 8006a0a:	2b01      	cmp	r3, #1
 8006a0c:	d021      	beq.n	8006a52 <RadioSetRxConfig+0x2ce>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 8006a0e:	f240 7036 	movw	r0, #1846	; 0x736
 8006a12:	f000 f8d9 	bl	8006bc8 <SUBGRF_ReadRegister>
 8006a16:	f040 0104 	orr.w	r1, r0, #4
 8006a1a:	b2c9      	uxtb	r1, r1
 8006a1c:	f240 7036 	movw	r0, #1846	; 0x736
 8006a20:	f000 f8c2 	bl	8006ba8 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 8006a24:	4b10      	ldr	r3, [pc, #64]	; (8006a68 <RadioSetRxConfig+0x2e4>)
 8006a26:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006a2a:	609a      	str	r2, [r3, #8]
}
 8006a2c:	e6d1      	b.n	80067d2 <RadioSetRxConfig+0x4e>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8006a2e:	2d0c      	cmp	r5, #12
 8006a30:	d1b5      	bne.n	800699e <RadioSetRxConfig+0x21a>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 8006a32:	4a0d      	ldr	r2, [pc, #52]	; (8006a68 <RadioSetRxConfig+0x2e4>)
 8006a34:	2101      	movs	r1, #1
 8006a36:	f882 1053 	strb.w	r1, [r2, #83]	; 0x53
 8006a3a:	e7b4      	b.n	80069a6 <RadioSetRxConfig+0x222>
                if( preambleLen < 12 )
 8006a3c:	f1b9 0f0b 	cmp.w	r9, #11
 8006a40:	d803      	bhi.n	8006a4a <RadioSetRxConfig+0x2c6>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 8006a42:	4613      	mov	r3, r2
 8006a44:	220c      	movs	r2, #12
 8006a46:	839a      	strh	r2, [r3, #28]
 8006a48:	e7b7      	b.n	80069ba <RadioSetRxConfig+0x236>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8006a4a:	4b07      	ldr	r3, [pc, #28]	; (8006a68 <RadioSetRxConfig+0x2e4>)
 8006a4c:	f8a3 901c 	strh.w	r9, [r3, #28]
 8006a50:	e7b3      	b.n	80069ba <RadioSetRxConfig+0x236>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 8006a52:	f240 7036 	movw	r0, #1846	; 0x736
 8006a56:	f000 f8b7 	bl	8006bc8 <SUBGRF_ReadRegister>
 8006a5a:	f000 01fb 	and.w	r1, r0, #251	; 0xfb
 8006a5e:	f240 7036 	movw	r0, #1846	; 0x736
 8006a62:	f000 f8a1 	bl	8006ba8 <SUBGRF_WriteRegister>
 8006a66:	e7dd      	b.n	8006a24 <RadioSetRxConfig+0x2a0>
 8006a68:	20000508 	.word	0x20000508
 8006a6c:	2000000c 	.word	0x2000000c
 8006a70:	0800853c 	.word	0x0800853c
 8006a74:	08008534 	.word	0x08008534
 8006a78:	08008bb4 	.word	0x08008bb4

08006a7c <RadioIsChannelFree>:
{
 8006a7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006a7e:	b08b      	sub	sp, #44	; 0x2c
 8006a80:	4604      	mov	r4, r0
 8006a82:	460f      	mov	r7, r1
 8006a84:	4616      	mov	r6, r2
 8006a86:	461d      	mov	r5, r3
    RadioStandby( );
 8006a88:	f7fe ff52 	bl	8005930 <RadioStandby>
    RadioSetModem( MODEM_FSK );
 8006a8c:	2000      	movs	r0, #0
 8006a8e:	f7ff fa7d 	bl	8005f8c <RadioSetModem>
    RadioSetChannel( freq );
 8006a92:	4620      	mov	r0, r4
 8006a94:	f7ff f944 	bl	8005d20 <RadioSetChannel>
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 8006a98:	2301      	movs	r3, #1
 8006a9a:	9309      	str	r3, [sp, #36]	; 0x24
 8006a9c:	2400      	movs	r4, #0
 8006a9e:	9408      	str	r4, [sp, #32]
 8006aa0:	9407      	str	r4, [sp, #28]
 8006aa2:	9406      	str	r4, [sp, #24]
 8006aa4:	9405      	str	r4, [sp, #20]
 8006aa6:	9404      	str	r4, [sp, #16]
 8006aa8:	9403      	str	r4, [sp, #12]
 8006aaa:	9402      	str	r4, [sp, #8]
 8006aac:	2303      	movs	r3, #3
 8006aae:	9301      	str	r3, [sp, #4]
 8006ab0:	9700      	str	r7, [sp, #0]
 8006ab2:	4623      	mov	r3, r4
 8006ab4:	f44f 7216 	mov.w	r2, #600	; 0x258
 8006ab8:	4639      	mov	r1, r7
 8006aba:	4620      	mov	r0, r4
 8006abc:	f7ff fe62 	bl	8006784 <RadioSetRxConfig>
    RadioRx( 0 );
 8006ac0:	4620      	mov	r0, r4
 8006ac2:	f7ff f945 	bl	8005d50 <RadioRx>
    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 8006ac6:	f7ff f8f7 	bl	8005cb8 <RadioGetWakeupTime>
 8006aca:	f7fa f909 	bl	8000ce0 <HAL_Delay>
    carrierSenseTime = TimerGetCurrentTime( );
 8006ace:	f001 fa3d 	bl	8007f4c <UTIL_TIMER_GetCurrentTime>
 8006ad2:	4604      	mov	r4, r0
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8006ad4:	4620      	mov	r0, r4
 8006ad6:	f001 fa43 	bl	8007f60 <UTIL_TIMER_GetElapsedTime>
 8006ada:	42a8      	cmp	r0, r5
 8006adc:	d206      	bcs.n	8006aec <RadioIsChannelFree+0x70>
        rssi = RadioRssi( MODEM_FSK );
 8006ade:	2000      	movs	r0, #0
 8006ae0:	f7ff f8f7 	bl	8005cd2 <RadioRssi>
        if( rssi > rssiThresh )
 8006ae4:	42b0      	cmp	r0, r6
 8006ae6:	ddf5      	ble.n	8006ad4 <RadioIsChannelFree+0x58>
            status = false;
 8006ae8:	2400      	movs	r4, #0
 8006aea:	e000      	b.n	8006aee <RadioIsChannelFree+0x72>
    bool status = true;
 8006aec:	2401      	movs	r4, #1
    RadioStandby( );
 8006aee:	f7fe ff1f 	bl	8005930 <RadioStandby>
}
 8006af2:	4620      	mov	r0, r4
 8006af4:	b00b      	add	sp, #44	; 0x2c
 8006af6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006af8 <RadioInit>:
{
 8006af8:	b570      	push	{r4, r5, r6, lr}
 8006afa:	b082      	sub	sp, #8
    RadioEvents = events;
 8006afc:	4b1d      	ldr	r3, [pc, #116]	; (8006b74 <RadioInit+0x7c>)
 8006afe:	6018      	str	r0, [r3, #0]
    SubgRf.RxContinuous = false;
 8006b00:	4d1d      	ldr	r5, [pc, #116]	; (8006b78 <RadioInit+0x80>)
 8006b02:	2400      	movs	r4, #0
 8006b04:	706c      	strb	r4, [r5, #1]
    SubgRf.TxTimeout = 0;
 8006b06:	606c      	str	r4, [r5, #4]
    SubgRf.RxTimeout = 0;
 8006b08:	60ac      	str	r4, [r5, #8]
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8006b0a:	65ac      	str	r4, [r5, #88]	; 0x58
    SUBGRF_Init( RadioOnDioIrq );
 8006b0c:	481b      	ldr	r0, [pc, #108]	; (8006b7c <RadioInit+0x84>)
 8006b0e:	f000 fb27 	bl	8007160 <SUBGRF_Init>
    SubgRf.PublicNetwork.Current = false;
 8006b12:	736c      	strb	r4, [r5, #13]
    SubgRf.PublicNetwork.Previous = false;
 8006b14:	732c      	strb	r4, [r5, #12]
    SUBGRF_SetRegulatorMode( );
 8006b16:	f000 fa53 	bl	8006fc0 <SUBGRF_SetRegulatorMode>
    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 8006b1a:	4621      	mov	r1, r4
 8006b1c:	4620      	mov	r0, r4
 8006b1e:	f000 fd27 	bl	8007570 <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams( RFO_LP, 0, RADIO_RAMP_200_US );
 8006b22:	2204      	movs	r2, #4
 8006b24:	4621      	mov	r1, r4
 8006b26:	2001      	movs	r0, #1
 8006b28:	f000 fb9a 	bl	8007260 <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8006b2c:	4623      	mov	r3, r4
 8006b2e:	4622      	mov	r2, r4
 8006b30:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8006b34:	4608      	mov	r0, r1
 8006b36:	f000 fada 	bl	80070ee <SUBGRF_SetDioIrqParams>
    RadioSleep();
 8006b3a:	f7ff f941 	bl	8005dc0 <RadioSleep>
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 8006b3e:	4e10      	ldr	r6, [pc, #64]	; (8006b80 <RadioInit+0x88>)
 8006b40:	9400      	str	r4, [sp, #0]
 8006b42:	4b10      	ldr	r3, [pc, #64]	; (8006b84 <RadioInit+0x8c>)
 8006b44:	4622      	mov	r2, r4
 8006b46:	f04f 31ff 	mov.w	r1, #4294967295
 8006b4a:	4630      	mov	r0, r6
 8006b4c:	f001 f9e0 	bl	8007f10 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 8006b50:	4d0d      	ldr	r5, [pc, #52]	; (8006b88 <RadioInit+0x90>)
 8006b52:	9400      	str	r4, [sp, #0]
 8006b54:	4b0d      	ldr	r3, [pc, #52]	; (8006b8c <RadioInit+0x94>)
 8006b56:	4622      	mov	r2, r4
 8006b58:	f04f 31ff 	mov.w	r1, #4294967295
 8006b5c:	4628      	mov	r0, r5
 8006b5e:	f001 f9d7 	bl	8007f10 <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 8006b62:	4630      	mov	r0, r6
 8006b64:	f001 fa32 	bl	8007fcc <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 8006b68:	4628      	mov	r0, r5
 8006b6a:	f001 fa2f 	bl	8007fcc <UTIL_TIMER_Stop>
}
 8006b6e:	b002      	add	sp, #8
 8006b70:	bd70      	pop	{r4, r5, r6, pc}
 8006b72:	bf00      	nop
 8006b74:	200004ec 	.word	0x200004ec
 8006b78:	20000508 	.word	0x20000508
 8006b7c:	08005ca5 	.word	0x08005ca5
 8006b80:	20000564 	.word	0x20000564
 8006b84:	08005711 	.word	0x08005711
 8006b88:	200004f0 	.word	0x200004f0
 8006b8c:	08005739 	.word	0x08005739

08006b90 <SUBGRF_GetOperatingMode>:
}

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
    return OperatingMode;
}
 8006b90:	4b01      	ldr	r3, [pc, #4]	; (8006b98 <SUBGRF_GetOperatingMode+0x8>)
 8006b92:	7818      	ldrb	r0, [r3, #0]
 8006b94:	4770      	bx	lr
 8006b96:	bf00      	nop
 8006b98:	20000582 	.word	0x20000582

08006b9c <SUBGRF_GetPacketType>:
}

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
    return PacketType;
}
 8006b9c:	4b01      	ldr	r3, [pc, #4]	; (8006ba4 <SUBGRF_GetPacketType+0x8>)
 8006b9e:	7818      	ldrb	r0, [r3, #0]
 8006ba0:	4770      	bx	lr
 8006ba2:	bf00      	nop
 8006ba4:	20000583 	.word	0x20000583

08006ba8 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 8006ba8:	b500      	push	{lr}
 8006baa:	b083      	sub	sp, #12
 8006bac:	f88d 1007 	strb.w	r1, [sp, #7]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 8006bb0:	2301      	movs	r3, #1
 8006bb2:	f10d 0207 	add.w	r2, sp, #7
 8006bb6:	4601      	mov	r1, r0
 8006bb8:	4802      	ldr	r0, [pc, #8]	; (8006bc4 <SUBGRF_WriteRegister+0x1c>)
 8006bba:	f7fd f8bd 	bl	8003d38 <HAL_SUBGHZ_WriteRegisters>
}
 8006bbe:	b003      	add	sp, #12
 8006bc0:	f85d fb04 	ldr.w	pc, [sp], #4
 8006bc4:	2000006c 	.word	0x2000006c

08006bc8 <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 8006bc8:	b500      	push	{lr}
 8006bca:	b083      	sub	sp, #12
 8006bcc:	4601      	mov	r1, r0
    uint8_t data;
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 8006bce:	2301      	movs	r3, #1
 8006bd0:	f10d 0207 	add.w	r2, sp, #7
 8006bd4:	4803      	ldr	r0, [pc, #12]	; (8006be4 <SUBGRF_ReadRegister+0x1c>)
 8006bd6:	f7fd f8ff 	bl	8003dd8 <HAL_SUBGHZ_ReadRegisters>
    return data;
}
 8006bda:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8006bde:	b003      	add	sp, #12
 8006be0:	f85d fb04 	ldr.w	pc, [sp], #4
 8006be4:	2000006c 	.word	0x2000006c

08006be8 <Radio_SMPS_Set>:
{
    RadioOnDioIrqCb( IRQ_LR_FHSS_HOP );
}

static void Radio_SMPS_Set(uint8_t level)
{
 8006be8:	b510      	push	{r4, lr}
 8006bea:	4604      	mov	r4, r0
  if ( 1U == RBI_IsDCDC() )
 8006bec:	f7fa ffce 	bl	8001b8c <RBI_IsDCDC>
 8006bf0:	2801      	cmp	r0, #1
 8006bf2:	d000      	beq.n	8006bf6 <Radio_SMPS_Set+0xe>
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
    modReg&= (~SMPS_DRV_MASK);
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
  }
}
 8006bf4:	bd10      	pop	{r4, pc}
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 8006bf6:	f640 1023 	movw	r0, #2339	; 0x923
 8006bfa:	f7ff ffe5 	bl	8006bc8 <SUBGRF_ReadRegister>
    modReg&= (~SMPS_DRV_MASK);
 8006bfe:	f000 01f9 	and.w	r1, r0, #249	; 0xf9
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 8006c02:	4321      	orrs	r1, r4
 8006c04:	f640 1023 	movw	r0, #2339	; 0x923
 8006c08:	f7ff ffce 	bl	8006ba8 <SUBGRF_WriteRegister>
}
 8006c0c:	e7f2      	b.n	8006bf4 <Radio_SMPS_Set+0xc>

08006c0e <SUBGRF_SetWhiteningSeed>:
{
 8006c0e:	b510      	push	{r4, lr}
 8006c10:	4604      	mov	r4, r0
    switch( SUBGRF_GetPacketType( ) )
 8006c12:	f7ff ffc3 	bl	8006b9c <SUBGRF_GetPacketType>
 8006c16:	b100      	cbz	r0, 8006c1a <SUBGRF_SetWhiteningSeed+0xc>
}
 8006c18:	bd10      	pop	{r4, pc}
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 8006c1a:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 8006c1e:	f7ff ffd3 	bl	8006bc8 <SUBGRF_ReadRegister>
 8006c22:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 8006c26:	f3c4 2100 	ubfx	r1, r4, #8, #1
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 8006c2a:	4301      	orrs	r1, r0
 8006c2c:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 8006c30:	f7ff ffba 	bl	8006ba8 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 8006c34:	b2e1      	uxtb	r1, r4
 8006c36:	f240 60b9 	movw	r0, #1721	; 0x6b9
 8006c3a:	f7ff ffb5 	bl	8006ba8 <SUBGRF_WriteRegister>
}
 8006c3e:	e7eb      	b.n	8006c18 <SUBGRF_SetWhiteningSeed+0xa>

08006c40 <SUBGRF_WriteRegisters>:
{
 8006c40:	b510      	push	{r4, lr}
 8006c42:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006c44:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8006c48:	b672      	cpsid	i
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 8006c4a:	460a      	mov	r2, r1
 8006c4c:	4601      	mov	r1, r0
 8006c4e:	4803      	ldr	r0, [pc, #12]	; (8006c5c <SUBGRF_WriteRegisters+0x1c>)
 8006c50:	f7fd f872 	bl	8003d38 <HAL_SUBGHZ_WriteRegisters>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c54:	f384 8810 	msr	PRIMASK, r4
}
 8006c58:	bd10      	pop	{r4, pc}
 8006c5a:	bf00      	nop
 8006c5c:	2000006c 	.word	0x2000006c

08006c60 <SUBGRF_SetSyncWord>:
{
 8006c60:	b508      	push	{r3, lr}
 8006c62:	4601      	mov	r1, r0
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 8006c64:	2208      	movs	r2, #8
 8006c66:	f44f 60d8 	mov.w	r0, #1728	; 0x6c0
 8006c6a:	f7ff ffe9 	bl	8006c40 <SUBGRF_WriteRegisters>
}
 8006c6e:	2000      	movs	r0, #0
 8006c70:	bd08      	pop	{r3, pc}

08006c72 <SUBGRF_SetCrcSeed>:
{
 8006c72:	b500      	push	{lr}
 8006c74:	b083      	sub	sp, #12
    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 8006c76:	0a03      	lsrs	r3, r0, #8
 8006c78:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[1] = ( uint8_t )( seed & 0xFF );
 8006c7c:	f88d 0005 	strb.w	r0, [sp, #5]
    switch( SUBGRF_GetPacketType( ) )
 8006c80:	f7ff ff8c 	bl	8006b9c <SUBGRF_GetPacketType>
 8006c84:	b110      	cbz	r0, 8006c8c <SUBGRF_SetCrcSeed+0x1a>
}
 8006c86:	b003      	add	sp, #12
 8006c88:	f85d fb04 	ldr.w	pc, [sp], #4
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 8006c8c:	2202      	movs	r2, #2
 8006c8e:	a901      	add	r1, sp, #4
 8006c90:	f240 60bc 	movw	r0, #1724	; 0x6bc
 8006c94:	f7ff ffd4 	bl	8006c40 <SUBGRF_WriteRegisters>
}
 8006c98:	e7f5      	b.n	8006c86 <SUBGRF_SetCrcSeed+0x14>

08006c9a <SUBGRF_SetCrcPolynomial>:
{
 8006c9a:	b500      	push	{lr}
 8006c9c:	b083      	sub	sp, #12
    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 8006c9e:	0a03      	lsrs	r3, r0, #8
 8006ca0:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 8006ca4:	f88d 0005 	strb.w	r0, [sp, #5]
    switch( SUBGRF_GetPacketType( ) )
 8006ca8:	f7ff ff78 	bl	8006b9c <SUBGRF_GetPacketType>
 8006cac:	b110      	cbz	r0, 8006cb4 <SUBGRF_SetCrcPolynomial+0x1a>
}
 8006cae:	b003      	add	sp, #12
 8006cb0:	f85d fb04 	ldr.w	pc, [sp], #4
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 8006cb4:	2202      	movs	r2, #2
 8006cb6:	a901      	add	r1, sp, #4
 8006cb8:	f240 60be 	movw	r0, #1726	; 0x6be
 8006cbc:	f7ff ffc0 	bl	8006c40 <SUBGRF_WriteRegisters>
}
 8006cc0:	e7f5      	b.n	8006cae <SUBGRF_SetCrcPolynomial+0x14>
	...

08006cc4 <SUBGRF_ReadRegisters>:
{
 8006cc4:	b510      	push	{r4, lr}
 8006cc6:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006cc8:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8006ccc:	b672      	cpsid	i
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 8006cce:	460a      	mov	r2, r1
 8006cd0:	4601      	mov	r1, r0
 8006cd2:	4803      	ldr	r0, [pc, #12]	; (8006ce0 <SUBGRF_ReadRegisters+0x1c>)
 8006cd4:	f7fd f880 	bl	8003dd8 <HAL_SUBGHZ_ReadRegisters>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006cd8:	f384 8810 	msr	PRIMASK, r4
}
 8006cdc:	bd10      	pop	{r4, pc}
 8006cde:	bf00      	nop
 8006ce0:	2000006c 	.word	0x2000006c

08006ce4 <SUBGRF_WriteBuffer>:
{
 8006ce4:	b510      	push	{r4, lr}
 8006ce6:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006ce8:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8006cec:	b672      	cpsid	i
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 8006cee:	460a      	mov	r2, r1
 8006cf0:	4601      	mov	r1, r0
 8006cf2:	4803      	ldr	r0, [pc, #12]	; (8006d00 <SUBGRF_WriteBuffer+0x1c>)
 8006cf4:	f7fd f9ce 	bl	8004094 <HAL_SUBGHZ_WriteBuffer>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006cf8:	f384 8810 	msr	PRIMASK, r4
}
 8006cfc:	bd10      	pop	{r4, pc}
 8006cfe:	bf00      	nop
 8006d00:	2000006c 	.word	0x2000006c

08006d04 <SUBGRF_SetPayload>:
{
 8006d04:	b508      	push	{r3, lr}
 8006d06:	460a      	mov	r2, r1
    SUBGRF_WriteBuffer( 0x00, payload, size );
 8006d08:	4601      	mov	r1, r0
 8006d0a:	2000      	movs	r0, #0
 8006d0c:	f7ff ffea 	bl	8006ce4 <SUBGRF_WriteBuffer>
}
 8006d10:	bd08      	pop	{r3, pc}
	...

08006d14 <SUBGRF_ReadBuffer>:
{
 8006d14:	b510      	push	{r4, lr}
 8006d16:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006d18:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8006d1c:	b672      	cpsid	i
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 8006d1e:	460a      	mov	r2, r1
 8006d20:	4601      	mov	r1, r0
 8006d22:	4803      	ldr	r0, [pc, #12]	; (8006d30 <SUBGRF_ReadBuffer+0x1c>)
 8006d24:	f7fd fa00 	bl	8004128 <HAL_SUBGHZ_ReadBuffer>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006d28:	f384 8810 	msr	PRIMASK, r4
}
 8006d2c:	bd10      	pop	{r4, pc}
 8006d2e:	bf00      	nop
 8006d30:	2000006c 	.word	0x2000006c

08006d34 <SUBGRF_WriteCommand>:
{
 8006d34:	b510      	push	{r4, lr}
 8006d36:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006d38:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8006d3c:	b672      	cpsid	i
    HAL_SUBGHZ_ExecSetCmd( &hsubghz, Command, pBuffer, Size );
 8006d3e:	460a      	mov	r2, r1
 8006d40:	4601      	mov	r1, r0
 8006d42:	4803      	ldr	r0, [pc, #12]	; (8006d50 <SUBGRF_WriteCommand+0x1c>)
 8006d44:	f7fd f89c 	bl	8003e80 <HAL_SUBGHZ_ExecSetCmd>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006d48:	f384 8810 	msr	PRIMASK, r4
}
 8006d4c:	bd10      	pop	{r4, pc}
 8006d4e:	bf00      	nop
 8006d50:	2000006c 	.word	0x2000006c

08006d54 <SUBGRF_SetSleep>:
{
 8006d54:	b510      	push	{r4, lr}
 8006d56:	b082      	sub	sp, #8
 8006d58:	4604      	mov	r4, r0
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 8006d5a:	2000      	movs	r0, #0
 8006d5c:	f7fa ff0a 	bl	8001b74 <RBI_ConfigRFSwitch>
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 8006d60:	2002      	movs	r0, #2
 8006d62:	f7ff ff41 	bl	8006be8 <Radio_SMPS_Set>
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8006d66:	f004 0004 	and.w	r0, r4, #4
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 8006d6a:	f004 0302 	and.w	r3, r4, #2
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8006d6e:	4318      	orrs	r0, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 8006d70:	f004 0401 	and.w	r4, r4, #1
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 8006d74:	4304      	orrs	r4, r0
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8006d76:	f88d 4007 	strb.w	r4, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 8006d7a:	2201      	movs	r2, #1
 8006d7c:	f10d 0107 	add.w	r1, sp, #7
 8006d80:	2084      	movs	r0, #132	; 0x84
 8006d82:	f7ff ffd7 	bl	8006d34 <SUBGRF_WriteCommand>
    OperatingMode = MODE_SLEEP;
 8006d86:	4b02      	ldr	r3, [pc, #8]	; (8006d90 <SUBGRF_SetSleep+0x3c>)
 8006d88:	2200      	movs	r2, #0
 8006d8a:	701a      	strb	r2, [r3, #0]
}
 8006d8c:	b002      	add	sp, #8
 8006d8e:	bd10      	pop	{r4, pc}
 8006d90:	20000582 	.word	0x20000582

08006d94 <SUBGRF_SetStandby>:
{
 8006d94:	b500      	push	{lr}
 8006d96:	b083      	sub	sp, #12
 8006d98:	f88d 0007 	strb.w	r0, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 8006d9c:	2201      	movs	r2, #1
 8006d9e:	f10d 0107 	add.w	r1, sp, #7
 8006da2:	2080      	movs	r0, #128	; 0x80
 8006da4:	f7ff ffc6 	bl	8006d34 <SUBGRF_WriteCommand>
    if( standbyConfig == STDBY_RC )
 8006da8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8006dac:	b92b      	cbnz	r3, 8006dba <SUBGRF_SetStandby+0x26>
        OperatingMode = MODE_STDBY_RC;
 8006dae:	4b05      	ldr	r3, [pc, #20]	; (8006dc4 <SUBGRF_SetStandby+0x30>)
 8006db0:	2201      	movs	r2, #1
 8006db2:	701a      	strb	r2, [r3, #0]
}
 8006db4:	b003      	add	sp, #12
 8006db6:	f85d fb04 	ldr.w	pc, [sp], #4
        OperatingMode = MODE_STDBY_XOSC;
 8006dba:	4b02      	ldr	r3, [pc, #8]	; (8006dc4 <SUBGRF_SetStandby+0x30>)
 8006dbc:	2202      	movs	r2, #2
 8006dbe:	701a      	strb	r2, [r3, #0]
}
 8006dc0:	e7f8      	b.n	8006db4 <SUBGRF_SetStandby+0x20>
 8006dc2:	bf00      	nop
 8006dc4:	20000582 	.word	0x20000582

08006dc8 <SUBGRF_SetTx>:
{
 8006dc8:	b500      	push	{lr}
 8006dca:	b083      	sub	sp, #12
    OperatingMode = MODE_TX;
 8006dcc:	4b0a      	ldr	r3, [pc, #40]	; (8006df8 <SUBGRF_SetTx+0x30>)
 8006dce:	2204      	movs	r2, #4
 8006dd0:	701a      	strb	r2, [r3, #0]
    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8006dd2:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8006dd6:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8006dda:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8006dde:	f88d 3005 	strb.w	r3, [sp, #5]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8006de2:	f88d 0006 	strb.w	r0, [sp, #6]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 8006de6:	2203      	movs	r2, #3
 8006de8:	a901      	add	r1, sp, #4
 8006dea:	2083      	movs	r0, #131	; 0x83
 8006dec:	f7ff ffa2 	bl	8006d34 <SUBGRF_WriteCommand>
}
 8006df0:	b003      	add	sp, #12
 8006df2:	f85d fb04 	ldr.w	pc, [sp], #4
 8006df6:	bf00      	nop
 8006df8:	20000582 	.word	0x20000582

08006dfc <SUBGRF_SendPayload>:
{
 8006dfc:	b510      	push	{r4, lr}
 8006dfe:	4614      	mov	r4, r2
    SUBGRF_SetPayload( payload, size );
 8006e00:	f7ff ff80 	bl	8006d04 <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 8006e04:	4620      	mov	r0, r4
 8006e06:	f7ff ffdf 	bl	8006dc8 <SUBGRF_SetTx>
}
 8006e0a:	bd10      	pop	{r4, pc}

08006e0c <SUBGRF_SetRx>:
{
 8006e0c:	b500      	push	{lr}
 8006e0e:	b083      	sub	sp, #12
    OperatingMode = MODE_RX;
 8006e10:	4b0a      	ldr	r3, [pc, #40]	; (8006e3c <SUBGRF_SetRx+0x30>)
 8006e12:	2205      	movs	r2, #5
 8006e14:	701a      	strb	r2, [r3, #0]
    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8006e16:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8006e1a:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8006e1e:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8006e22:	f88d 3005 	strb.w	r3, [sp, #5]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8006e26:	f88d 0006 	strb.w	r0, [sp, #6]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 8006e2a:	2203      	movs	r2, #3
 8006e2c:	a901      	add	r1, sp, #4
 8006e2e:	2082      	movs	r0, #130	; 0x82
 8006e30:	f7ff ff80 	bl	8006d34 <SUBGRF_WriteCommand>
}
 8006e34:	b003      	add	sp, #12
 8006e36:	f85d fb04 	ldr.w	pc, [sp], #4
 8006e3a:	bf00      	nop
 8006e3c:	20000582 	.word	0x20000582

08006e40 <SUBGRF_GetRandom>:
{
 8006e40:	b570      	push	{r4, r5, r6, lr}
 8006e42:	b082      	sub	sp, #8
    uint32_t number = 0;
 8006e44:	2600      	movs	r6, #0
 8006e46:	9601      	str	r6, [sp, #4]
    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 8006e48:	f640 00e2 	movw	r0, #2274	; 0x8e2
 8006e4c:	f7ff febc 	bl	8006bc8 <SUBGRF_ReadRegister>
 8006e50:	4605      	mov	r5, r0
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 8006e52:	f000 01fe 	and.w	r1, r0, #254	; 0xfe
 8006e56:	f640 00e2 	movw	r0, #2274	; 0x8e2
 8006e5a:	f7ff fea5 	bl	8006ba8 <SUBGRF_WriteRegister>
    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 8006e5e:	f640 00e5 	movw	r0, #2277	; 0x8e5
 8006e62:	f7ff feb1 	bl	8006bc8 <SUBGRF_ReadRegister>
 8006e66:	4604      	mov	r4, r0
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 8006e68:	f000 017f 	and.w	r1, r0, #127	; 0x7f
 8006e6c:	f640 00e5 	movw	r0, #2277	; 0x8e5
 8006e70:	f7ff fe9a 	bl	8006ba8 <SUBGRF_WriteRegister>
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8006e74:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8006e78:	f7ff ffc8 	bl	8006e0c <SUBGRF_SetRx>
    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 8006e7c:	2204      	movs	r2, #4
 8006e7e:	eb0d 0102 	add.w	r1, sp, r2
 8006e82:	f640 0019 	movw	r0, #2073	; 0x819
 8006e86:	f7ff ff1d 	bl	8006cc4 <SUBGRF_ReadRegisters>
    SUBGRF_SetStandby( STDBY_RC );
 8006e8a:	4630      	mov	r0, r6
 8006e8c:	f7ff ff82 	bl	8006d94 <SUBGRF_SetStandby>
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 8006e90:	4629      	mov	r1, r5
 8006e92:	f640 00e2 	movw	r0, #2274	; 0x8e2
 8006e96:	f7ff fe87 	bl	8006ba8 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 8006e9a:	4621      	mov	r1, r4
 8006e9c:	f640 00e5 	movw	r0, #2277	; 0x8e5
 8006ea0:	f7ff fe82 	bl	8006ba8 <SUBGRF_WriteRegister>
}
 8006ea4:	9801      	ldr	r0, [sp, #4]
 8006ea6:	b002      	add	sp, #8
 8006ea8:	bd70      	pop	{r4, r5, r6, pc}
	...

08006eac <SUBGRF_SetRxBoosted>:
{
 8006eac:	b510      	push	{r4, lr}
 8006eae:	b082      	sub	sp, #8
 8006eb0:	4604      	mov	r4, r0
    OperatingMode = MODE_RX;
 8006eb2:	4b0c      	ldr	r3, [pc, #48]	; (8006ee4 <SUBGRF_SetRxBoosted+0x38>)
 8006eb4:	2205      	movs	r2, #5
 8006eb6:	701a      	strb	r2, [r3, #0]
    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 8006eb8:	2197      	movs	r1, #151	; 0x97
 8006eba:	f640 00ac 	movw	r0, #2220	; 0x8ac
 8006ebe:	f7ff fe73 	bl	8006ba8 <SUBGRF_WriteRegister>
    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8006ec2:	f3c4 4307 	ubfx	r3, r4, #16, #8
 8006ec6:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8006eca:	f3c4 2307 	ubfx	r3, r4, #8, #8
 8006ece:	f88d 3005 	strb.w	r3, [sp, #5]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8006ed2:	f88d 4006 	strb.w	r4, [sp, #6]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 8006ed6:	2203      	movs	r2, #3
 8006ed8:	a901      	add	r1, sp, #4
 8006eda:	2082      	movs	r0, #130	; 0x82
 8006edc:	f7ff ff2a 	bl	8006d34 <SUBGRF_WriteCommand>
}
 8006ee0:	b002      	add	sp, #8
 8006ee2:	bd10      	pop	{r4, pc}
 8006ee4:	20000582 	.word	0x20000582

08006ee8 <SUBGRF_SetRxDutyCycle>:
{
 8006ee8:	b500      	push	{lr}
 8006eea:	b083      	sub	sp, #12
    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 8006eec:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8006ef0:	f88d 3000 	strb.w	r3, [sp]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 8006ef4:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8006ef8:	f88d 3001 	strb.w	r3, [sp, #1]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 8006efc:	f88d 0002 	strb.w	r0, [sp, #2]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 8006f00:	f3c1 4307 	ubfx	r3, r1, #16, #8
 8006f04:	f88d 3003 	strb.w	r3, [sp, #3]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 8006f08:	f3c1 2307 	ubfx	r3, r1, #8, #8
 8006f0c:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 8006f10:	f88d 1005 	strb.w	r1, [sp, #5]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 8006f14:	2206      	movs	r2, #6
 8006f16:	4669      	mov	r1, sp
 8006f18:	2094      	movs	r0, #148	; 0x94
 8006f1a:	f7ff ff0b 	bl	8006d34 <SUBGRF_WriteCommand>
    OperatingMode = MODE_RX_DC;
 8006f1e:	4b03      	ldr	r3, [pc, #12]	; (8006f2c <SUBGRF_SetRxDutyCycle+0x44>)
 8006f20:	2206      	movs	r2, #6
 8006f22:	701a      	strb	r2, [r3, #0]
}
 8006f24:	b003      	add	sp, #12
 8006f26:	f85d fb04 	ldr.w	pc, [sp], #4
 8006f2a:	bf00      	nop
 8006f2c:	20000582 	.word	0x20000582

08006f30 <SUBGRF_SetCad>:
{
 8006f30:	b508      	push	{r3, lr}
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 8006f32:	2200      	movs	r2, #0
 8006f34:	4611      	mov	r1, r2
 8006f36:	20c5      	movs	r0, #197	; 0xc5
 8006f38:	f7ff fefc 	bl	8006d34 <SUBGRF_WriteCommand>
    OperatingMode = MODE_CAD;
 8006f3c:	4b01      	ldr	r3, [pc, #4]	; (8006f44 <SUBGRF_SetCad+0x14>)
 8006f3e:	2207      	movs	r2, #7
 8006f40:	701a      	strb	r2, [r3, #0]
}
 8006f42:	bd08      	pop	{r3, pc}
 8006f44:	20000582 	.word	0x20000582

08006f48 <SUBGRF_SetTxContinuousWave>:
{
 8006f48:	b508      	push	{r3, lr}
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 8006f4a:	2200      	movs	r2, #0
 8006f4c:	4611      	mov	r1, r2
 8006f4e:	20d1      	movs	r0, #209	; 0xd1
 8006f50:	f7ff fef0 	bl	8006d34 <SUBGRF_WriteCommand>
}
 8006f54:	bd08      	pop	{r3, pc}

08006f56 <SUBGRF_SetTxInfinitePreamble>:
{
 8006f56:	b508      	push	{r3, lr}
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 8006f58:	2200      	movs	r2, #0
 8006f5a:	4611      	mov	r1, r2
 8006f5c:	20d2      	movs	r0, #210	; 0xd2
 8006f5e:	f7ff fee9 	bl	8006d34 <SUBGRF_WriteCommand>
}
 8006f62:	bd08      	pop	{r3, pc}

08006f64 <SUBGRF_SetStopRxTimerOnPreambleDetect>:
{
 8006f64:	b500      	push	{lr}
 8006f66:	b083      	sub	sp, #12
 8006f68:	f88d 0007 	strb.w	r0, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 8006f6c:	2201      	movs	r2, #1
 8006f6e:	f10d 0107 	add.w	r1, sp, #7
 8006f72:	209f      	movs	r0, #159	; 0x9f
 8006f74:	f7ff fede 	bl	8006d34 <SUBGRF_WriteCommand>
}
 8006f78:	b003      	add	sp, #12
 8006f7a:	f85d fb04 	ldr.w	pc, [sp], #4

08006f7e <SUBGRF_SetLoRaSymbNumTimeout>:
{
 8006f7e:	b500      	push	{lr}
 8006f80:	b083      	sub	sp, #12
 8006f82:	f88d 0007 	strb.w	r0, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 8006f86:	2201      	movs	r2, #1
 8006f88:	f10d 0107 	add.w	r1, sp, #7
 8006f8c:	20a0      	movs	r0, #160	; 0xa0
 8006f8e:	f7ff fed1 	bl	8006d34 <SUBGRF_WriteCommand>
    if( symbNum >= 64 )
 8006f92:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8006f96:	2b3f      	cmp	r3, #63	; 0x3f
 8006f98:	d90f      	bls.n	8006fba <SUBGRF_SetLoRaSymbNumTimeout+0x3c>
        uint8_t mant = symbNum >> 1;
 8006f9a:	085b      	lsrs	r3, r3, #1
        uint8_t exp  = 0;
 8006f9c:	2200      	movs	r2, #0
        while( mant > 31 )
 8006f9e:	e002      	b.n	8006fa6 <SUBGRF_SetLoRaSymbNumTimeout+0x28>
            mant >>= 2;
 8006fa0:	089b      	lsrs	r3, r3, #2
            exp++;
 8006fa2:	1c51      	adds	r1, r2, #1
 8006fa4:	b2ca      	uxtb	r2, r1
        while( mant > 31 )
 8006fa6:	2b1f      	cmp	r3, #31
 8006fa8:	d8fa      	bhi.n	8006fa0 <SUBGRF_SetLoRaSymbNumTimeout+0x22>
        reg = exp + ( mant << 3 );
 8006faa:	00d9      	lsls	r1, r3, #3
 8006fac:	b2c9      	uxtb	r1, r1
 8006fae:	4411      	add	r1, r2
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 8006fb0:	b2c9      	uxtb	r1, r1
 8006fb2:	f240 7006 	movw	r0, #1798	; 0x706
 8006fb6:	f7ff fdf7 	bl	8006ba8 <SUBGRF_WriteRegister>
}
 8006fba:	b003      	add	sp, #12
 8006fbc:	f85d fb04 	ldr.w	pc, [sp], #4

08006fc0 <SUBGRF_SetRegulatorMode>:
{
 8006fc0:	b500      	push	{lr}
 8006fc2:	b083      	sub	sp, #12
    if ( ( 1UL == RBI_IsDCDC() ) && ( 1UL == DCDC_ENABLE ) )
 8006fc4:	f7fa fde2 	bl	8001b8c <RBI_IsDCDC>
 8006fc8:	2801      	cmp	r0, #1
 8006fca:	d00b      	beq.n	8006fe4 <SUBGRF_SetRegulatorMode+0x24>
        mode = USE_LDO ;
 8006fcc:	2300      	movs	r3, #0
 8006fce:	f88d 3007 	strb.w	r3, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 8006fd2:	2201      	movs	r2, #1
 8006fd4:	f10d 0107 	add.w	r1, sp, #7
 8006fd8:	2096      	movs	r0, #150	; 0x96
 8006fda:	f7ff feab 	bl	8006d34 <SUBGRF_WriteCommand>
}
 8006fde:	b003      	add	sp, #12
 8006fe0:	f85d fb04 	ldr.w	pc, [sp], #4
        mode = USE_DCDC ;
 8006fe4:	2301      	movs	r3, #1
 8006fe6:	f88d 3007 	strb.w	r3, [sp, #7]
 8006fea:	e7f2      	b.n	8006fd2 <SUBGRF_SetRegulatorMode+0x12>

08006fec <SUBGRF_Calibrate>:
{
 8006fec:	b500      	push	{lr}
 8006fee:	b083      	sub	sp, #12
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8006ff0:	f000 0340 	and.w	r3, r0, #64	; 0x40
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 8006ff4:	f000 0220 	and.w	r2, r0, #32
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8006ff8:	4313      	orrs	r3, r2
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 8006ffa:	f000 0210 	and.w	r2, r0, #16
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 8006ffe:	4313      	orrs	r3, r2
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 8007000:	f000 0208 	and.w	r2, r0, #8
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 8007004:	4313      	orrs	r3, r2
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 8007006:	f000 0204 	and.w	r2, r0, #4
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 800700a:	4313      	orrs	r3, r2
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 800700c:	f000 0202 	and.w	r2, r0, #2
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 8007010:	4313      	orrs	r3, r2
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 8007012:	f000 0001 	and.w	r0, r0, #1
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 8007016:	4318      	orrs	r0, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8007018:	f88d 0007 	strb.w	r0, [sp, #7]
    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 800701c:	2201      	movs	r2, #1
 800701e:	f10d 0107 	add.w	r1, sp, #7
 8007022:	2089      	movs	r0, #137	; 0x89
 8007024:	f7ff fe86 	bl	8006d34 <SUBGRF_WriteCommand>
}
 8007028:	b003      	add	sp, #12
 800702a:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08007030 <SUBGRF_CalibrateImage>:
{
 8007030:	b500      	push	{lr}
 8007032:	b083      	sub	sp, #12
    if( freq > 900000000 )
 8007034:	4b1f      	ldr	r3, [pc, #124]	; (80070b4 <SUBGRF_CalibrateImage+0x84>)
 8007036:	4298      	cmp	r0, r3
 8007038:	d90d      	bls.n	8007056 <SUBGRF_CalibrateImage+0x26>
        calFreq[0] = 0xE1;
 800703a:	23e1      	movs	r3, #225	; 0xe1
 800703c:	f88d 3004 	strb.w	r3, [sp, #4]
        calFreq[1] = 0xE9;
 8007040:	23e9      	movs	r3, #233	; 0xe9
 8007042:	f88d 3005 	strb.w	r3, [sp, #5]
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 8007046:	2202      	movs	r2, #2
 8007048:	a901      	add	r1, sp, #4
 800704a:	2098      	movs	r0, #152	; 0x98
 800704c:	f7ff fe72 	bl	8006d34 <SUBGRF_WriteCommand>
}
 8007050:	b003      	add	sp, #12
 8007052:	f85d fb04 	ldr.w	pc, [sp], #4
    else if( freq > 850000000 )
 8007056:	4b18      	ldr	r3, [pc, #96]	; (80070b8 <SUBGRF_CalibrateImage+0x88>)
 8007058:	4298      	cmp	r0, r3
 800705a:	d906      	bls.n	800706a <SUBGRF_CalibrateImage+0x3a>
        calFreq[0] = 0xD7;
 800705c:	23d7      	movs	r3, #215	; 0xd7
 800705e:	f88d 3004 	strb.w	r3, [sp, #4]
        calFreq[1] = 0xDB;
 8007062:	23db      	movs	r3, #219	; 0xdb
 8007064:	f88d 3005 	strb.w	r3, [sp, #5]
 8007068:	e7ed      	b.n	8007046 <SUBGRF_CalibrateImage+0x16>
    else if( freq > 770000000 )
 800706a:	4b14      	ldr	r3, [pc, #80]	; (80070bc <SUBGRF_CalibrateImage+0x8c>)
 800706c:	4298      	cmp	r0, r3
 800706e:	d906      	bls.n	800707e <SUBGRF_CalibrateImage+0x4e>
        calFreq[0] = 0xC1;
 8007070:	23c1      	movs	r3, #193	; 0xc1
 8007072:	f88d 3004 	strb.w	r3, [sp, #4]
        calFreq[1] = 0xC5;
 8007076:	23c5      	movs	r3, #197	; 0xc5
 8007078:	f88d 3005 	strb.w	r3, [sp, #5]
 800707c:	e7e3      	b.n	8007046 <SUBGRF_CalibrateImage+0x16>
    else if( freq > 460000000 )
 800707e:	4b10      	ldr	r3, [pc, #64]	; (80070c0 <SUBGRF_CalibrateImage+0x90>)
 8007080:	4298      	cmp	r0, r3
 8007082:	d906      	bls.n	8007092 <SUBGRF_CalibrateImage+0x62>
        calFreq[0] = 0x75;
 8007084:	2375      	movs	r3, #117	; 0x75
 8007086:	f88d 3004 	strb.w	r3, [sp, #4]
        calFreq[1] = 0x81;
 800708a:	2381      	movs	r3, #129	; 0x81
 800708c:	f88d 3005 	strb.w	r3, [sp, #5]
 8007090:	e7d9      	b.n	8007046 <SUBGRF_CalibrateImage+0x16>
    else if( freq > 425000000 )
 8007092:	4b0c      	ldr	r3, [pc, #48]	; (80070c4 <SUBGRF_CalibrateImage+0x94>)
 8007094:	4298      	cmp	r0, r3
 8007096:	d906      	bls.n	80070a6 <SUBGRF_CalibrateImage+0x76>
        calFreq[0] = 0x6B;
 8007098:	236b      	movs	r3, #107	; 0x6b
 800709a:	f88d 3004 	strb.w	r3, [sp, #4]
        calFreq[1] = 0x6F;
 800709e:	236f      	movs	r3, #111	; 0x6f
 80070a0:	f88d 3005 	strb.w	r3, [sp, #5]
 80070a4:	e7cf      	b.n	8007046 <SUBGRF_CalibrateImage+0x16>
        calFreq[0] = 0x29;
 80070a6:	2329      	movs	r3, #41	; 0x29
 80070a8:	f88d 3004 	strb.w	r3, [sp, #4]
        calFreq[1] = 0x2B ;
 80070ac:	232b      	movs	r3, #43	; 0x2b
 80070ae:	f88d 3005 	strb.w	r3, [sp, #5]
 80070b2:	e7c8      	b.n	8007046 <SUBGRF_CalibrateImage+0x16>
 80070b4:	35a4e900 	.word	0x35a4e900
 80070b8:	32a9f880 	.word	0x32a9f880
 80070bc:	2de54480 	.word	0x2de54480
 80070c0:	1b6b0b00 	.word	0x1b6b0b00
 80070c4:	1954fc40 	.word	0x1954fc40

080070c8 <SUBGRF_SetPaConfig>:
{
 80070c8:	b500      	push	{lr}
 80070ca:	b083      	sub	sp, #12
    buf[0] = paDutyCycle;
 80070cc:	f88d 0004 	strb.w	r0, [sp, #4]
    buf[1] = hpMax;
 80070d0:	f88d 1005 	strb.w	r1, [sp, #5]
    buf[2] = deviceSel;
 80070d4:	f88d 2006 	strb.w	r2, [sp, #6]
    buf[3] = paLut;
 80070d8:	f88d 3007 	strb.w	r3, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 80070dc:	2204      	movs	r2, #4
 80070de:	eb0d 0102 	add.w	r1, sp, r2
 80070e2:	2095      	movs	r0, #149	; 0x95
 80070e4:	f7ff fe26 	bl	8006d34 <SUBGRF_WriteCommand>
}
 80070e8:	b003      	add	sp, #12
 80070ea:	f85d fb04 	ldr.w	pc, [sp], #4

080070ee <SUBGRF_SetDioIrqParams>:
{
 80070ee:	b500      	push	{lr}
 80070f0:	b083      	sub	sp, #12
    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 80070f2:	ea4f 2c10 	mov.w	ip, r0, lsr #8
 80070f6:	f88d c000 	strb.w	ip, [sp]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 80070fa:	f88d 0001 	strb.w	r0, [sp, #1]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 80070fe:	0a08      	lsrs	r0, r1, #8
 8007100:	f88d 0002 	strb.w	r0, [sp, #2]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 8007104:	f88d 1003 	strb.w	r1, [sp, #3]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 8007108:	0a11      	lsrs	r1, r2, #8
 800710a:	f88d 1004 	strb.w	r1, [sp, #4]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 800710e:	f88d 2005 	strb.w	r2, [sp, #5]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 8007112:	0a1a      	lsrs	r2, r3, #8
 8007114:	f88d 2006 	strb.w	r2, [sp, #6]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 8007118:	f88d 3007 	strb.w	r3, [sp, #7]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 800711c:	2208      	movs	r2, #8
 800711e:	4669      	mov	r1, sp
 8007120:	4610      	mov	r0, r2
 8007122:	f7ff fe07 	bl	8006d34 <SUBGRF_WriteCommand>
}
 8007126:	b003      	add	sp, #12
 8007128:	f85d fb04 	ldr.w	pc, [sp], #4

0800712c <SUBGRF_SetTcxoMode>:
{
 800712c:	b500      	push	{lr}
 800712e:	b083      	sub	sp, #12
    buf[0] = tcxoVoltage & 0x07;
 8007130:	f000 0007 	and.w	r0, r0, #7
 8007134:	f88d 0004 	strb.w	r0, [sp, #4]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8007138:	f3c1 4307 	ubfx	r3, r1, #16, #8
 800713c:	f88d 3005 	strb.w	r3, [sp, #5]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8007140:	f3c1 2307 	ubfx	r3, r1, #8, #8
 8007144:	f88d 3006 	strb.w	r3, [sp, #6]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 8007148:	f88d 1007 	strb.w	r1, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 800714c:	2204      	movs	r2, #4
 800714e:	eb0d 0102 	add.w	r1, sp, r2
 8007152:	2097      	movs	r0, #151	; 0x97
 8007154:	f7ff fdee 	bl	8006d34 <SUBGRF_WriteCommand>
}
 8007158:	b003      	add	sp, #12
 800715a:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08007160 <SUBGRF_Init>:
{
 8007160:	b508      	push	{r3, lr}
    if ( dioIrq != NULL)
 8007162:	b108      	cbz	r0, 8007168 <SUBGRF_Init+0x8>
        RadioOnDioIrqCb = dioIrq;
 8007164:	4a18      	ldr	r2, [pc, #96]	; (80071c8 <SUBGRF_Init+0x68>)
 8007166:	6010      	str	r0, [r2, #0]
    RADIO_INIT();
 8007168:	f7f9 fd2a 	bl	8000bc0 <MX_SUBGHZ_Init>
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 800716c:	2002      	movs	r0, #2
 800716e:	f7ff fd3b 	bl	8006be8 <Radio_SMPS_Set>
    ImageCalibrated = false;
 8007172:	2000      	movs	r0, #0
 8007174:	4b15      	ldr	r3, [pc, #84]	; (80071cc <SUBGRF_Init+0x6c>)
 8007176:	7018      	strb	r0, [r3, #0]
    SUBGRF_SetStandby( STDBY_RC );
 8007178:	f7ff fe0c 	bl	8006d94 <SUBGRF_SetStandby>
    if (1U == RBI_IsTCXO() )
 800717c:	f7fa fd02 	bl	8001b84 <RBI_IsTCXO>
 8007180:	2801      	cmp	r0, #1
 8007182:	d014      	beq.n	80071ae <SUBGRF_Init+0x4e>
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 8007184:	2120      	movs	r1, #32
 8007186:	f640 1011 	movw	r0, #2321	; 0x911
 800718a:	f7ff fd0d 	bl	8006ba8 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 800718e:	2120      	movs	r1, #32
 8007190:	f640 1012 	movw	r0, #2322	; 0x912
 8007194:	f7ff fd08 	bl	8006ba8 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 8007198:	210e      	movs	r1, #14
 800719a:	f640 101f 	movw	r0, #2335	; 0x91f
 800719e:	f7ff fd03 	bl	8006ba8 <SUBGRF_WriteRegister>
    RBI_Init();
 80071a2:	f7fa fce3 	bl	8001b6c <RBI_Init>
    OperatingMode = MODE_STDBY_RC;
 80071a6:	4b0a      	ldr	r3, [pc, #40]	; (80071d0 <SUBGRF_Init+0x70>)
 80071a8:	2201      	movs	r2, #1
 80071aa:	701a      	strb	r2, [r3, #0]
}
 80071ac:	bd08      	pop	{r3, pc}
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RF_WAKEUP_TIME << 6 );// 100 ms
 80071ae:	2140      	movs	r1, #64	; 0x40
 80071b0:	f7ff ffbc 	bl	800712c <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 80071b4:	2100      	movs	r1, #0
 80071b6:	f640 1011 	movw	r0, #2321	; 0x911
 80071ba:	f7ff fcf5 	bl	8006ba8 <SUBGRF_WriteRegister>
        SUBGRF_Calibrate( calibParam );
 80071be:	f04f 007f 	mov.w	r0, #127	; 0x7f
 80071c2:	f7ff ff13 	bl	8006fec <SUBGRF_Calibrate>
 80071c6:	e7e7      	b.n	8007198 <SUBGRF_Init+0x38>
 80071c8:	20000584 	.word	0x20000584
 80071cc:	20000580 	.word	0x20000580
 80071d0:	20000582 	.word	0x20000582

080071d4 <SUBGRF_SetRfFrequency>:
{
 80071d4:	b510      	push	{r4, lr}
 80071d6:	b082      	sub	sp, #8
 80071d8:	4604      	mov	r4, r0
    if( ImageCalibrated == false )
 80071da:	4b12      	ldr	r3, [pc, #72]	; (8007224 <SUBGRF_SetRfFrequency+0x50>)
 80071dc:	781b      	ldrb	r3, [r3, #0]
 80071de:	b1d3      	cbz	r3, 8007216 <SUBGRF_SetRfFrequency+0x42>
    SX_FREQ_TO_CHANNEL(chan, frequency);
 80071e0:	4a11      	ldr	r2, [pc, #68]	; (8007228 <SUBGRF_SetRfFrequency+0x54>)
 80071e2:	2300      	movs	r3, #0
 80071e4:	0660      	lsls	r0, r4, #25
 80071e6:	09e1      	lsrs	r1, r4, #7
 80071e8:	f7f9 f9b6 	bl	8000558 <__aeabi_uldivmod>
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 80071ec:	0e03      	lsrs	r3, r0, #24
 80071ee:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 80071f2:	f3c0 4307 	ubfx	r3, r0, #16, #8
 80071f6:	f88d 3005 	strb.w	r3, [sp, #5]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 80071fa:	f3c0 2307 	ubfx	r3, r0, #8, #8
 80071fe:	f88d 3006 	strb.w	r3, [sp, #6]
    buf[3] = ( uint8_t )( chan & 0xFF );
 8007202:	f88d 0007 	strb.w	r0, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 8007206:	2204      	movs	r2, #4
 8007208:	eb0d 0102 	add.w	r1, sp, r2
 800720c:	2086      	movs	r0, #134	; 0x86
 800720e:	f7ff fd91 	bl	8006d34 <SUBGRF_WriteCommand>
}
 8007212:	b002      	add	sp, #8
 8007214:	bd10      	pop	{r4, pc}
        SUBGRF_CalibrateImage( frequency );
 8007216:	f7ff ff0b 	bl	8007030 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 800721a:	4b02      	ldr	r3, [pc, #8]	; (8007224 <SUBGRF_SetRfFrequency+0x50>)
 800721c:	2201      	movs	r2, #1
 800721e:	701a      	strb	r2, [r3, #0]
 8007220:	e7de      	b.n	80071e0 <SUBGRF_SetRfFrequency+0xc>
 8007222:	bf00      	nop
 8007224:	20000580 	.word	0x20000580
 8007228:	01e84800 	.word	0x01e84800

0800722c <SUBGRF_SetPacketType>:
{
 800722c:	b500      	push	{lr}
 800722e:	b083      	sub	sp, #12
 8007230:	f88d 0007 	strb.w	r0, [sp, #7]
    PacketType = packetType;
 8007234:	b2c3      	uxtb	r3, r0
 8007236:	4a09      	ldr	r2, [pc, #36]	; (800725c <SUBGRF_SetPacketType+0x30>)
 8007238:	7013      	strb	r3, [r2, #0]
    if( packetType == PACKET_TYPE_GFSK )
 800723a:	b143      	cbz	r3, 800724e <SUBGRF_SetPacketType+0x22>
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 800723c:	2201      	movs	r2, #1
 800723e:	f10d 0107 	add.w	r1, sp, #7
 8007242:	208a      	movs	r0, #138	; 0x8a
 8007244:	f7ff fd76 	bl	8006d34 <SUBGRF_WriteCommand>
}
 8007248:	b003      	add	sp, #12
 800724a:	f85d fb04 	ldr.w	pc, [sp], #4
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 800724e:	2100      	movs	r1, #0
 8007250:	f240 60ac 	movw	r0, #1708	; 0x6ac
 8007254:	f7ff fca8 	bl	8006ba8 <SUBGRF_WriteRegister>
 8007258:	e7f0      	b.n	800723c <SUBGRF_SetPacketType+0x10>
 800725a:	bf00      	nop
 800725c:	20000583 	.word	0x20000583

08007260 <SUBGRF_SetTxParams>:
{
 8007260:	b570      	push	{r4, r5, r6, lr}
 8007262:	b082      	sub	sp, #8
 8007264:	460c      	mov	r4, r1
 8007266:	4616      	mov	r6, r2
    if (paSelect == RFO_LP)
 8007268:	2801      	cmp	r0, #1
 800726a:	d035      	beq.n	80072d8 <SUBGRF_SetTxParams+0x78>
        SUBGRF_WriteRegister(REG_TX_CLAMP, SUBGRF_ReadRegister(REG_TX_CLAMP) | (0x0F << 1));
 800726c:	f640 00d8 	movw	r0, #2264	; 0x8d8
 8007270:	f7ff fcaa 	bl	8006bc8 <SUBGRF_ReadRegister>
 8007274:	f040 011e 	orr.w	r1, r0, #30
 8007278:	b2c9      	uxtb	r1, r1
 800727a:	f640 00d8 	movw	r0, #2264	; 0x8d8
 800727e:	f7ff fc93 	bl	8006ba8 <SUBGRF_WriteRegister>
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_HP_MAXPOWER);
 8007282:	2001      	movs	r0, #1
 8007284:	f7fa fc86 	bl	8001b94 <RBI_GetRFOMaxPowerConfig>
 8007288:	4605      	mov	r5, r0
        if (power > max_power)
 800728a:	4284      	cmp	r4, r0
 800728c:	dd00      	ble.n	8007290 <SUBGRF_SetTxParams+0x30>
            power = max_power;
 800728e:	b244      	sxtb	r4, r0
        if (max_power == 20)
 8007290:	2d14      	cmp	r5, #20
 8007292:	d054      	beq.n	800733e <SUBGRF_SetTxParams+0xde>
        else if (max_power == 17)
 8007294:	2d11      	cmp	r5, #17
 8007296:	d05c      	beq.n	8007352 <SUBGRF_SetTxParams+0xf2>
        else if (max_power == 14)
 8007298:	2d0e      	cmp	r5, #14
 800729a:	d064      	beq.n	8007366 <SUBGRF_SetTxParams+0x106>
            SUBGRF_SetPaConfig(0x04, 0x07, 0x00, 0x01);
 800729c:	2301      	movs	r3, #1
 800729e:	2200      	movs	r2, #0
 80072a0:	2107      	movs	r1, #7
 80072a2:	2004      	movs	r0, #4
 80072a4:	f7ff ff10 	bl	80070c8 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 80072a8:	1b64      	subs	r4, r4, r5
 80072aa:	3416      	adds	r4, #22
 80072ac:	b264      	sxtb	r4, r4
        if (power < -9)
 80072ae:	f114 0f09 	cmn.w	r4, #9
 80072b2:	da01      	bge.n	80072b8 <SUBGRF_SetTxParams+0x58>
            power = -9;
 80072b4:	f06f 0408 	mvn.w	r4, #8
        SUBGRF_WriteRegister(REG_OCP, 0x38);   /*current max 160mA for the whole device*/
 80072b8:	2138      	movs	r1, #56	; 0x38
 80072ba:	f640 00e7 	movw	r0, #2279	; 0x8e7
 80072be:	f7ff fc73 	bl	8006ba8 <SUBGRF_WriteRegister>
    buf[0] = power;
 80072c2:	f88d 4004 	strb.w	r4, [sp, #4]
    buf[1] = (uint8_t)rampTime;
 80072c6:	f88d 6005 	strb.w	r6, [sp, #5]
    SUBGRF_WriteCommand(RADIO_SET_TXPARAMS, buf, 2);
 80072ca:	2202      	movs	r2, #2
 80072cc:	a901      	add	r1, sp, #4
 80072ce:	208e      	movs	r0, #142	; 0x8e
 80072d0:	f7ff fd30 	bl	8006d34 <SUBGRF_WriteCommand>
}
 80072d4:	b002      	add	sp, #8
 80072d6:	bd70      	pop	{r4, r5, r6, pc}
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_LP_MAXPOWER);
 80072d8:	2000      	movs	r0, #0
 80072da:	f7fa fc5b 	bl	8001b94 <RBI_GetRFOMaxPowerConfig>
 80072de:	4605      	mov	r5, r0
        if (power >  max_power)
 80072e0:	4284      	cmp	r4, r0
 80072e2:	dd00      	ble.n	80072e6 <SUBGRF_SetTxParams+0x86>
          power = max_power;
 80072e4:	b244      	sxtb	r4, r0
        if (max_power == 14)
 80072e6:	2d0e      	cmp	r5, #14
 80072e8:	d015      	beq.n	8007316 <SUBGRF_SetTxParams+0xb6>
        else if (max_power == 10)
 80072ea:	2d0a      	cmp	r5, #10
 80072ec:	d01d      	beq.n	800732a <SUBGRF_SetTxParams+0xca>
            SUBGRF_SetPaConfig(0x07, 0x00, 0x01, 0x01);
 80072ee:	2301      	movs	r3, #1
 80072f0:	461a      	mov	r2, r3
 80072f2:	2100      	movs	r1, #0
 80072f4:	2007      	movs	r0, #7
 80072f6:	f7ff fee7 	bl	80070c8 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 80072fa:	1b64      	subs	r4, r4, r5
 80072fc:	340e      	adds	r4, #14
 80072fe:	b264      	sxtb	r4, r4
        if (power < -17)
 8007300:	f114 0f11 	cmn.w	r4, #17
 8007304:	da01      	bge.n	800730a <SUBGRF_SetTxParams+0xaa>
            power = -17;
 8007306:	f06f 0410 	mvn.w	r4, #16
        SUBGRF_WriteRegister(REG_OCP, 0x18);   /* current max is 80 mA for the whole device*/
 800730a:	2118      	movs	r1, #24
 800730c:	f640 00e7 	movw	r0, #2279	; 0x8e7
 8007310:	f7ff fc4a 	bl	8006ba8 <SUBGRF_WriteRegister>
 8007314:	e7d5      	b.n	80072c2 <SUBGRF_SetTxParams+0x62>
            SUBGRF_SetPaConfig(0x04, 0x00, 0x01, 0x01);
 8007316:	2301      	movs	r3, #1
 8007318:	461a      	mov	r2, r3
 800731a:	2100      	movs	r1, #0
 800731c:	2004      	movs	r0, #4
 800731e:	f7ff fed3 	bl	80070c8 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 8007322:	1b64      	subs	r4, r4, r5
 8007324:	340e      	adds	r4, #14
 8007326:	b264      	sxtb	r4, r4
 8007328:	e7ea      	b.n	8007300 <SUBGRF_SetTxParams+0xa0>
            SUBGRF_SetPaConfig(0x01, 0x00, 0x01, 0x01);
 800732a:	2301      	movs	r3, #1
 800732c:	461a      	mov	r2, r3
 800732e:	2100      	movs	r1, #0
 8007330:	4618      	mov	r0, r3
 8007332:	f7ff fec9 	bl	80070c8 <SUBGRF_SetPaConfig>
            power = 0x0D - (max_power - power);
 8007336:	1b64      	subs	r4, r4, r5
 8007338:	340d      	adds	r4, #13
 800733a:	b264      	sxtb	r4, r4
 800733c:	e7e0      	b.n	8007300 <SUBGRF_SetTxParams+0xa0>
            SUBGRF_SetPaConfig(0x03, 0x05, 0x00, 0x01);
 800733e:	2301      	movs	r3, #1
 8007340:	2200      	movs	r2, #0
 8007342:	2105      	movs	r1, #5
 8007344:	2003      	movs	r0, #3
 8007346:	f7ff febf 	bl	80070c8 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 800734a:	1b64      	subs	r4, r4, r5
 800734c:	3416      	adds	r4, #22
 800734e:	b264      	sxtb	r4, r4
 8007350:	e7ad      	b.n	80072ae <SUBGRF_SetTxParams+0x4e>
            SUBGRF_SetPaConfig(0x02, 0x03, 0x00, 0x01);
 8007352:	2301      	movs	r3, #1
 8007354:	2200      	movs	r2, #0
 8007356:	2103      	movs	r1, #3
 8007358:	2002      	movs	r0, #2
 800735a:	f7ff feb5 	bl	80070c8 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 800735e:	1b64      	subs	r4, r4, r5
 8007360:	3416      	adds	r4, #22
 8007362:	b264      	sxtb	r4, r4
 8007364:	e7a3      	b.n	80072ae <SUBGRF_SetTxParams+0x4e>
            SUBGRF_SetPaConfig(0x02, 0x02, 0x00, 0x01);
 8007366:	2301      	movs	r3, #1
 8007368:	2200      	movs	r2, #0
 800736a:	2102      	movs	r1, #2
 800736c:	4608      	mov	r0, r1
 800736e:	f7ff feab 	bl	80070c8 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 8007372:	1b64      	subs	r4, r4, r5
 8007374:	340e      	adds	r4, #14
 8007376:	b264      	sxtb	r4, r4
 8007378:	e799      	b.n	80072ae <SUBGRF_SetTxParams+0x4e>
	...

0800737c <SUBGRF_SetModulationParams>:
{
 800737c:	b510      	push	{r4, lr}
 800737e:	b082      	sub	sp, #8
 8007380:	4604      	mov	r4, r0
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8007382:	4b3e      	ldr	r3, [pc, #248]	; (800747c <SUBGRF_SetModulationParams+0x100>)
 8007384:	e893 0003 	ldmia.w	r3, {r0, r1}
 8007388:	ab02      	add	r3, sp, #8
 800738a:	e903 0003 	stmdb	r3, {r0, r1}
    if( PacketType != modulationParams->PacketType )
 800738e:	7820      	ldrb	r0, [r4, #0]
 8007390:	4b3b      	ldr	r3, [pc, #236]	; (8007480 <SUBGRF_SetModulationParams+0x104>)
 8007392:	781b      	ldrb	r3, [r3, #0]
 8007394:	4298      	cmp	r0, r3
 8007396:	d106      	bne.n	80073a6 <SUBGRF_SetModulationParams+0x2a>
    switch( modulationParams->PacketType )
 8007398:	7823      	ldrb	r3, [r4, #0]
 800739a:	2b03      	cmp	r3, #3
 800739c:	d82c      	bhi.n	80073f8 <SUBGRF_SetModulationParams+0x7c>
 800739e:	e8df f003 	tbb	[pc, r3]
 80073a2:	4205      	.short	0x4205
 80073a4:	542d      	.short	0x542d
        SUBGRF_SetPacketType( modulationParams->PacketType );
 80073a6:	f7ff ff41 	bl	800722c <SUBGRF_SetPacketType>
 80073aa:	e7f5      	b.n	8007398 <SUBGRF_SetModulationParams+0x1c>
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 80073ac:	6862      	ldr	r2, [r4, #4]
 80073ae:	4b35      	ldr	r3, [pc, #212]	; (8007484 <SUBGRF_SetModulationParams+0x108>)
 80073b0:	fbb3 f3f2 	udiv	r3, r3, r2
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 80073b4:	0c1a      	lsrs	r2, r3, #16
 80073b6:	f88d 2000 	strb.w	r2, [sp]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 80073ba:	0a1a      	lsrs	r2, r3, #8
 80073bc:	f88d 2001 	strb.w	r2, [sp, #1]
        buf[2] = tempVal & 0xFF;
 80073c0:	f88d 3002 	strb.w	r3, [sp, #2]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 80073c4:	7b23      	ldrb	r3, [r4, #12]
 80073c6:	f88d 3003 	strb.w	r3, [sp, #3]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 80073ca:	7b63      	ldrb	r3, [r4, #13]
 80073cc:	f88d 3004 	strb.w	r3, [sp, #4]
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 80073d0:	68a1      	ldr	r1, [r4, #8]
 80073d2:	4a2d      	ldr	r2, [pc, #180]	; (8007488 <SUBGRF_SetModulationParams+0x10c>)
 80073d4:	2300      	movs	r3, #0
 80073d6:	0648      	lsls	r0, r1, #25
 80073d8:	09c9      	lsrs	r1, r1, #7
 80073da:	f7f9 f8bd 	bl	8000558 <__aeabi_uldivmod>
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 80073de:	0c03      	lsrs	r3, r0, #16
 80073e0:	f88d 3005 	strb.w	r3, [sp, #5]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 80073e4:	0a03      	lsrs	r3, r0, #8
 80073e6:	f88d 3006 	strb.w	r3, [sp, #6]
        buf[7] = ( tempVal& 0xFF );
 80073ea:	f88d 0007 	strb.w	r0, [sp, #7]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 80073ee:	2208      	movs	r2, #8
 80073f0:	4669      	mov	r1, sp
 80073f2:	208b      	movs	r0, #139	; 0x8b
 80073f4:	f7ff fc9e 	bl	8006d34 <SUBGRF_WriteCommand>
}
 80073f8:	b002      	add	sp, #8
 80073fa:	bd10      	pop	{r4, pc}
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 80073fc:	6922      	ldr	r2, [r4, #16]
 80073fe:	4b21      	ldr	r3, [pc, #132]	; (8007484 <SUBGRF_SetModulationParams+0x108>)
 8007400:	fbb3 f3f2 	udiv	r3, r3, r2
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8007404:	0c1a      	lsrs	r2, r3, #16
 8007406:	f88d 2000 	strb.w	r2, [sp]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 800740a:	0a1a      	lsrs	r2, r3, #8
 800740c:	f88d 2001 	strb.w	r2, [sp, #1]
        buf[2] = tempVal & 0xFF;
 8007410:	f88d 3002 	strb.w	r3, [sp, #2]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 8007414:	7d23      	ldrb	r3, [r4, #20]
 8007416:	f88d 3003 	strb.w	r3, [sp, #3]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800741a:	2204      	movs	r2, #4
 800741c:	4669      	mov	r1, sp
 800741e:	208b      	movs	r0, #139	; 0x8b
 8007420:	f7ff fc88 	bl	8006d34 <SUBGRF_WriteCommand>
        break;
 8007424:	e7e8      	b.n	80073f8 <SUBGRF_SetModulationParams+0x7c>
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 8007426:	7e23      	ldrb	r3, [r4, #24]
 8007428:	f88d 3000 	strb.w	r3, [sp]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 800742c:	7e63      	ldrb	r3, [r4, #25]
 800742e:	f88d 3001 	strb.w	r3, [sp, #1]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 8007432:	7ea3      	ldrb	r3, [r4, #26]
 8007434:	f88d 3002 	strb.w	r3, [sp, #2]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 8007438:	7ee3      	ldrb	r3, [r4, #27]
 800743a:	f88d 3003 	strb.w	r3, [sp, #3]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800743e:	2204      	movs	r2, #4
 8007440:	4669      	mov	r1, sp
 8007442:	208b      	movs	r0, #139	; 0x8b
 8007444:	f7ff fc76 	bl	8006d34 <SUBGRF_WriteCommand>
        break;
 8007448:	e7d6      	b.n	80073f8 <SUBGRF_SetModulationParams+0x7c>
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 800744a:	6862      	ldr	r2, [r4, #4]
 800744c:	4b0d      	ldr	r3, [pc, #52]	; (8007484 <SUBGRF_SetModulationParams+0x108>)
 800744e:	fbb3 f3f2 	udiv	r3, r3, r2
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8007452:	0c1a      	lsrs	r2, r3, #16
 8007454:	f88d 2000 	strb.w	r2, [sp]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8007458:	0a1a      	lsrs	r2, r3, #8
 800745a:	f88d 2001 	strb.w	r2, [sp, #1]
        buf[2] = tempVal & 0xFF;
 800745e:	f88d 3002 	strb.w	r3, [sp, #2]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8007462:	7b23      	ldrb	r3, [r4, #12]
 8007464:	f88d 3003 	strb.w	r3, [sp, #3]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8007468:	7b63      	ldrb	r3, [r4, #13]
 800746a:	f88d 3004 	strb.w	r3, [sp, #4]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800746e:	2205      	movs	r2, #5
 8007470:	4669      	mov	r1, sp
 8007472:	208b      	movs	r0, #139	; 0x8b
 8007474:	f7ff fc5e 	bl	8006d34 <SUBGRF_WriteCommand>
}
 8007478:	e7be      	b.n	80073f8 <SUBGRF_SetModulationParams+0x7c>
 800747a:	bf00      	nop
 800747c:	08008544 	.word	0x08008544
 8007480:	20000583 	.word	0x20000583
 8007484:	3d090000 	.word	0x3d090000
 8007488:	01e84800 	.word	0x01e84800

0800748c <SUBGRF_SetPacketParams>:
{
 800748c:	b510      	push	{r4, lr}
 800748e:	b084      	sub	sp, #16
 8007490:	4604      	mov	r4, r0
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8007492:	ab01      	add	r3, sp, #4
 8007494:	4a33      	ldr	r2, [pc, #204]	; (8007564 <SUBGRF_SetPacketParams+0xd8>)
 8007496:	ca07      	ldmia	r2, {r0, r1, r2}
 8007498:	c303      	stmia	r3!, {r0, r1}
 800749a:	701a      	strb	r2, [r3, #0]
    if( PacketType != packetParams->PacketType )
 800749c:	7820      	ldrb	r0, [r4, #0]
 800749e:	4b32      	ldr	r3, [pc, #200]	; (8007568 <SUBGRF_SetPacketParams+0xdc>)
 80074a0:	781b      	ldrb	r3, [r3, #0]
 80074a2:	4298      	cmp	r0, r3
 80074a4:	d106      	bne.n	80074b4 <SUBGRF_SetPacketParams+0x28>
    switch( packetParams->PacketType )
 80074a6:	7823      	ldrb	r3, [r4, #0]
 80074a8:	2b03      	cmp	r3, #3
 80074aa:	d82a      	bhi.n	8007502 <SUBGRF_SetPacketParams+0x76>
 80074ac:	e8df f003 	tbb	[pc, r3]
 80074b0:	053f4405 	.word	0x053f4405
        SUBGRF_SetPacketType( packetParams->PacketType );
 80074b4:	f7ff feba 	bl	800722c <SUBGRF_SetPacketType>
 80074b8:	e7f5      	b.n	80074a6 <SUBGRF_SetPacketParams+0x1a>
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 80074ba:	7a63      	ldrb	r3, [r4, #9]
 80074bc:	2bf1      	cmp	r3, #241	; 0xf1
 80074be:	d022      	beq.n	8007506 <SUBGRF_SetPacketParams+0x7a>
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 80074c0:	2bf2      	cmp	r3, #242	; 0xf2
 80074c2:	d02a      	beq.n	800751a <SUBGRF_SetPacketParams+0x8e>
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 80074c4:	8862      	ldrh	r2, [r4, #2]
 80074c6:	0a11      	lsrs	r1, r2, #8
 80074c8:	f88d 1004 	strb.w	r1, [sp, #4]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 80074cc:	f88d 2005 	strb.w	r2, [sp, #5]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 80074d0:	7922      	ldrb	r2, [r4, #4]
 80074d2:	f88d 2006 	strb.w	r2, [sp, #6]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 80074d6:	7962      	ldrb	r2, [r4, #5]
 80074d8:	f88d 2007 	strb.w	r2, [sp, #7]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 80074dc:	79a2      	ldrb	r2, [r4, #6]
 80074de:	f88d 2008 	strb.w	r2, [sp, #8]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 80074e2:	79e2      	ldrb	r2, [r4, #7]
 80074e4:	f88d 2009 	strb.w	r2, [sp, #9]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 80074e8:	7a22      	ldrb	r2, [r4, #8]
 80074ea:	f88d 200a 	strb.w	r2, [sp, #10]
        buf[7] = crcVal;
 80074ee:	f88d 300b 	strb.w	r3, [sp, #11]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 80074f2:	7aa3      	ldrb	r3, [r4, #10]
 80074f4:	f88d 300c 	strb.w	r3, [sp, #12]
        n = 9;
 80074f8:	2209      	movs	r2, #9
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 80074fa:	a901      	add	r1, sp, #4
 80074fc:	208c      	movs	r0, #140	; 0x8c
 80074fe:	f7ff fc19 	bl	8006d34 <SUBGRF_WriteCommand>
}
 8007502:	b004      	add	sp, #16
 8007504:	bd10      	pop	{r4, pc}
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 8007506:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800750a:	f7ff fbb2 	bl	8006c72 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 800750e:	f248 0005 	movw	r0, #32773	; 0x8005
 8007512:	f7ff fbc2 	bl	8006c9a <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 8007516:	2302      	movs	r3, #2
 8007518:	e7d4      	b.n	80074c4 <SUBGRF_SetPacketParams+0x38>
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 800751a:	f641 500f 	movw	r0, #7439	; 0x1d0f
 800751e:	f7ff fba8 	bl	8006c72 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 8007522:	f241 0021 	movw	r0, #4129	; 0x1021
 8007526:	f7ff fbb8 	bl	8006c9a <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 800752a:	2306      	movs	r3, #6
 800752c:	e7ca      	b.n	80074c4 <SUBGRF_SetPacketParams+0x38>
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 800752e:	7b23      	ldrb	r3, [r4, #12]
 8007530:	f88d 3004 	strb.w	r3, [sp, #4]
        n = 1;
 8007534:	2201      	movs	r2, #1
        break;
 8007536:	e7e0      	b.n	80074fa <SUBGRF_SetPacketParams+0x6e>
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 8007538:	89e3      	ldrh	r3, [r4, #14]
 800753a:	0a1a      	lsrs	r2, r3, #8
 800753c:	f88d 2004 	strb.w	r2, [sp, #4]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 8007540:	f88d 3005 	strb.w	r3, [sp, #5]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 8007544:	7c23      	ldrb	r3, [r4, #16]
 8007546:	4a09      	ldr	r2, [pc, #36]	; (800756c <SUBGRF_SetPacketParams+0xe0>)
 8007548:	7013      	strb	r3, [r2, #0]
 800754a:	f88d 3006 	strb.w	r3, [sp, #6]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 800754e:	7c63      	ldrb	r3, [r4, #17]
 8007550:	f88d 3007 	strb.w	r3, [sp, #7]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 8007554:	7ca3      	ldrb	r3, [r4, #18]
 8007556:	f88d 3008 	strb.w	r3, [sp, #8]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 800755a:	7ce3      	ldrb	r3, [r4, #19]
 800755c:	f88d 3009 	strb.w	r3, [sp, #9]
        n = 6;
 8007560:	2206      	movs	r2, #6
        break;
 8007562:	e7ca      	b.n	80074fa <SUBGRF_SetPacketParams+0x6e>
 8007564:	0800854c 	.word	0x0800854c
 8007568:	20000583 	.word	0x20000583
 800756c:	20000581 	.word	0x20000581

08007570 <SUBGRF_SetBufferBaseAddress>:
{
 8007570:	b500      	push	{lr}
 8007572:	b083      	sub	sp, #12
    buf[0] = txBaseAddress;
 8007574:	f88d 0004 	strb.w	r0, [sp, #4]
    buf[1] = rxBaseAddress;
 8007578:	f88d 1005 	strb.w	r1, [sp, #5]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 800757c:	2202      	movs	r2, #2
 800757e:	a901      	add	r1, sp, #4
 8007580:	208f      	movs	r0, #143	; 0x8f
 8007582:	f7ff fbd7 	bl	8006d34 <SUBGRF_WriteCommand>
}
 8007586:	b003      	add	sp, #12
 8007588:	f85d fb04 	ldr.w	pc, [sp], #4

0800758c <SUBGRF_ReadCommand>:
{
 800758c:	b510      	push	{r4, lr}
 800758e:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007590:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8007594:	b672      	cpsid	i
    HAL_SUBGHZ_ExecGetCmd( &hsubghz, Command, pBuffer, Size );
 8007596:	460a      	mov	r2, r1
 8007598:	4601      	mov	r1, r0
 800759a:	4803      	ldr	r0, [pc, #12]	; (80075a8 <SUBGRF_ReadCommand+0x1c>)
 800759c:	f7fc fcc6 	bl	8003f2c <HAL_SUBGHZ_ExecGetCmd>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075a0:	f384 8810 	msr	PRIMASK, r4
}
 80075a4:	bd10      	pop	{r4, pc}
 80075a6:	bf00      	nop
 80075a8:	2000006c 	.word	0x2000006c

080075ac <SUBGRF_GetRssiInst>:
{
 80075ac:	b500      	push	{lr}
 80075ae:	b083      	sub	sp, #12
    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 80075b0:	2201      	movs	r2, #1
 80075b2:	a901      	add	r1, sp, #4
 80075b4:	2015      	movs	r0, #21
 80075b6:	f7ff ffe9 	bl	800758c <SUBGRF_ReadCommand>
    rssi = -buf[0] >> 1;
 80075ba:	f89d 0004 	ldrb.w	r0, [sp, #4]
 80075be:	4240      	negs	r0, r0
}
 80075c0:	1040      	asrs	r0, r0, #1
 80075c2:	b003      	add	sp, #12
 80075c4:	f85d fb04 	ldr.w	pc, [sp], #4

080075c8 <SUBGRF_GetRxBufferStatus>:
{
 80075c8:	b530      	push	{r4, r5, lr}
 80075ca:	b083      	sub	sp, #12
 80075cc:	4605      	mov	r5, r0
 80075ce:	460c      	mov	r4, r1
    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 80075d0:	2202      	movs	r2, #2
 80075d2:	a901      	add	r1, sp, #4
 80075d4:	2013      	movs	r0, #19
 80075d6:	f7ff ffd9 	bl	800758c <SUBGRF_ReadCommand>
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 80075da:	f7ff fadf 	bl	8006b9c <SUBGRF_GetPacketType>
 80075de:	2801      	cmp	r0, #1
 80075e0:	d007      	beq.n	80075f2 <SUBGRF_GetRxBufferStatus+0x2a>
        *payloadLength = status[0];
 80075e2:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80075e6:	702b      	strb	r3, [r5, #0]
    *rxStartBufferPointer = status[1];
 80075e8:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80075ec:	7023      	strb	r3, [r4, #0]
}
 80075ee:	b003      	add	sp, #12
 80075f0:	bd30      	pop	{r4, r5, pc}
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 80075f2:	4b05      	ldr	r3, [pc, #20]	; (8007608 <SUBGRF_GetRxBufferStatus+0x40>)
 80075f4:	781b      	ldrb	r3, [r3, #0]
 80075f6:	b2db      	uxtb	r3, r3
 80075f8:	2b01      	cmp	r3, #1
 80075fa:	d1f2      	bne.n	80075e2 <SUBGRF_GetRxBufferStatus+0x1a>
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 80075fc:	f240 7002 	movw	r0, #1794	; 0x702
 8007600:	f7ff fae2 	bl	8006bc8 <SUBGRF_ReadRegister>
 8007604:	7028      	strb	r0, [r5, #0]
 8007606:	e7ef      	b.n	80075e8 <SUBGRF_GetRxBufferStatus+0x20>
 8007608:	20000581 	.word	0x20000581

0800760c <SUBGRF_GetPayload>:
{
 800760c:	b570      	push	{r4, r5, r6, lr}
 800760e:	b082      	sub	sp, #8
 8007610:	4606      	mov	r6, r0
 8007612:	460c      	mov	r4, r1
 8007614:	4615      	mov	r5, r2
    uint8_t offset = 0;
 8007616:	2300      	movs	r3, #0
 8007618:	f88d 3007 	strb.w	r3, [sp, #7]
    SUBGRF_GetRxBufferStatus( size, &offset );
 800761c:	f10d 0107 	add.w	r1, sp, #7
 8007620:	4620      	mov	r0, r4
 8007622:	f7ff ffd1 	bl	80075c8 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 8007626:	7822      	ldrb	r2, [r4, #0]
 8007628:	42aa      	cmp	r2, r5
 800762a:	d902      	bls.n	8007632 <SUBGRF_GetPayload+0x26>
        return 1;
 800762c:	2001      	movs	r0, #1
}
 800762e:	b002      	add	sp, #8
 8007630:	bd70      	pop	{r4, r5, r6, pc}
    SUBGRF_ReadBuffer( offset, buffer, *size );
 8007632:	4631      	mov	r1, r6
 8007634:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8007638:	f7ff fb6c 	bl	8006d14 <SUBGRF_ReadBuffer>
    return 0;
 800763c:	2000      	movs	r0, #0
 800763e:	e7f6      	b.n	800762e <SUBGRF_GetPayload+0x22>

08007640 <SUBGRF_GetPacketStatus>:
{
 8007640:	b510      	push	{r4, lr}
 8007642:	b082      	sub	sp, #8
 8007644:	4604      	mov	r4, r0
    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 8007646:	2203      	movs	r2, #3
 8007648:	a901      	add	r1, sp, #4
 800764a:	2014      	movs	r0, #20
 800764c:	f7ff ff9e 	bl	800758c <SUBGRF_ReadCommand>
    pktStatus->packetType = SUBGRF_GetPacketType( );
 8007650:	f7ff faa4 	bl	8006b9c <SUBGRF_GetPacketType>
 8007654:	7020      	strb	r0, [r4, #0]
    switch( pktStatus->packetType )
 8007656:	b148      	cbz	r0, 800766c <SUBGRF_GetPacketStatus+0x2c>
 8007658:	2801      	cmp	r0, #1
 800765a:	d018      	beq.n	800768e <SUBGRF_GetPacketStatus+0x4e>
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 800765c:	2214      	movs	r2, #20
 800765e:	2100      	movs	r1, #0
 8007660:	4620      	mov	r0, r4
 8007662:	f000 fb22 	bl	8007caa <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 8007666:	230f      	movs	r3, #15
 8007668:	7023      	strb	r3, [r4, #0]
}
 800766a:	e00e      	b.n	800768a <SUBGRF_GetPacketStatus+0x4a>
            pktStatus->Params.Gfsk.RxStatus = status[0];
 800766c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8007670:	7123      	strb	r3, [r4, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 8007672:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8007676:	425b      	negs	r3, r3
 8007678:	105b      	asrs	r3, r3, #1
 800767a:	71a3      	strb	r3, [r4, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 800767c:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8007680:	425b      	negs	r3, r3
 8007682:	105b      	asrs	r3, r3, #1
 8007684:	7163      	strb	r3, [r4, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 8007686:	2300      	movs	r3, #0
 8007688:	60a3      	str	r3, [r4, #8]
}
 800768a:	b002      	add	sp, #8
 800768c:	bd10      	pop	{r4, pc}
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 800768e:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8007692:	425b      	negs	r3, r3
 8007694:	105b      	asrs	r3, r3, #1
 8007696:	7323      	strb	r3, [r4, #12]
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 8007698:	f99d 3005 	ldrsb.w	r3, [sp, #5]
 800769c:	3302      	adds	r3, #2
 800769e:	109b      	asrs	r3, r3, #2
 80076a0:	7363      	strb	r3, [r4, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 80076a2:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80076a6:	425b      	negs	r3, r3
 80076a8:	105b      	asrs	r3, r3, #1
 80076aa:	73a3      	strb	r3, [r4, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 80076ac:	4b01      	ldr	r3, [pc, #4]	; (80076b4 <SUBGRF_GetPacketStatus+0x74>)
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	6123      	str	r3, [r4, #16]
            break;
 80076b2:	e7ea      	b.n	800768a <SUBGRF_GetPacketStatus+0x4a>
 80076b4:	2000057c 	.word	0x2000057c

080076b8 <SUBGRF_SetSwitch>:
{
 80076b8:	b510      	push	{r4, lr}
    if (rxtx == RFSWITCH_TX)
 80076ba:	2901      	cmp	r1, #1
 80076bc:	d003      	beq.n	80076c6 <SUBGRF_SetSwitch+0xe>
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 80076be:	2001      	movs	r0, #1
    RBI_ConfigRFSwitch(state);
 80076c0:	f7fa fa58 	bl	8001b74 <RBI_ConfigRFSwitch>
}
 80076c4:	bd10      	pop	{r4, pc}
 80076c6:	4604      	mov	r4, r0
 80076c8:	4608      	mov	r0, r1
        if (paSelect == RFO_LP)
 80076ca:	2c01      	cmp	r4, #1
 80076cc:	d003      	beq.n	80076d6 <SUBGRF_SetSwitch+0x1e>
        if (paSelect == RFO_HP)
 80076ce:	2c02      	cmp	r4, #2
 80076d0:	d1f6      	bne.n	80076c0 <SUBGRF_SetSwitch+0x8>
            state = RBI_SWITCH_RFO_HP;
 80076d2:	2003      	movs	r0, #3
 80076d4:	e7f4      	b.n	80076c0 <SUBGRF_SetSwitch+0x8>
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 80076d6:	2004      	movs	r0, #4
 80076d8:	f7ff fa86 	bl	8006be8 <Radio_SMPS_Set>
            state = RBI_SWITCH_RFO_LP;
 80076dc:	2002      	movs	r0, #2
 80076de:	e7f6      	b.n	80076ce <SUBGRF_SetSwitch+0x16>

080076e0 <SUBGRF_SetRfTxPower>:
{
 80076e0:	b538      	push	{r3, r4, r5, lr}
 80076e2:	4604      	mov	r4, r0
    int32_t TxConfig = RBI_GetTxConfig();
 80076e4:	f7fa fa4a 	bl	8001b7c <RBI_GetTxConfig>
    switch (TxConfig)
 80076e8:	b148      	cbz	r0, 80076fe <SUBGRF_SetRfTxPower+0x1e>
 80076ea:	2802      	cmp	r0, #2
 80076ec:	d10d      	bne.n	800770a <SUBGRF_SetRfTxPower+0x2a>
            paSelect = RFO_HP;
 80076ee:	2502      	movs	r5, #2
    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 80076f0:	2202      	movs	r2, #2
 80076f2:	4621      	mov	r1, r4
 80076f4:	4628      	mov	r0, r5
 80076f6:	f7ff fdb3 	bl	8007260 <SUBGRF_SetTxParams>
}
 80076fa:	4628      	mov	r0, r5
 80076fc:	bd38      	pop	{r3, r4, r5, pc}
            if (power > 15)
 80076fe:	2c0f      	cmp	r4, #15
 8007700:	dc01      	bgt.n	8007706 <SUBGRF_SetRfTxPower+0x26>
                paSelect = RFO_LP;
 8007702:	2501      	movs	r5, #1
 8007704:	e7f4      	b.n	80076f0 <SUBGRF_SetRfTxPower+0x10>
                paSelect = RFO_HP;
 8007706:	2502      	movs	r5, #2
 8007708:	e7f2      	b.n	80076f0 <SUBGRF_SetRfTxPower+0x10>
    switch (TxConfig)
 800770a:	2501      	movs	r5, #1
 800770c:	e7f0      	b.n	80076f0 <SUBGRF_SetRfTxPower+0x10>

0800770e <SUBGRF_GetRadioWakeUpTime>:
}
 800770e:	2001      	movs	r0, #1
 8007710:	4770      	bx	lr
	...

08007714 <HAL_SUBGHZ_TxCpltCallback>:
{
 8007714:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_TX_DONE );
 8007716:	4b02      	ldr	r3, [pc, #8]	; (8007720 <HAL_SUBGHZ_TxCpltCallback+0xc>)
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	2001      	movs	r0, #1
 800771c:	4798      	blx	r3
}
 800771e:	bd08      	pop	{r3, pc}
 8007720:	20000584 	.word	0x20000584

08007724 <HAL_SUBGHZ_RxCpltCallback>:
{
 8007724:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_RX_DONE );
 8007726:	4b02      	ldr	r3, [pc, #8]	; (8007730 <HAL_SUBGHZ_RxCpltCallback+0xc>)
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	2002      	movs	r0, #2
 800772c:	4798      	blx	r3
}
 800772e:	bd08      	pop	{r3, pc}
 8007730:	20000584 	.word	0x20000584

08007734 <HAL_SUBGHZ_CRCErrorCallback>:
{
 8007734:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 8007736:	4b02      	ldr	r3, [pc, #8]	; (8007740 <HAL_SUBGHZ_CRCErrorCallback+0xc>)
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	2040      	movs	r0, #64	; 0x40
 800773c:	4798      	blx	r3
}
 800773e:	bd08      	pop	{r3, pc}
 8007740:	20000584 	.word	0x20000584

08007744 <HAL_SUBGHZ_CADStatusCallback>:
{
 8007744:	b508      	push	{r3, lr}
    switch (cadstatus)
 8007746:	b111      	cbz	r1, 800774e <HAL_SUBGHZ_CADStatusCallback+0xa>
 8007748:	2901      	cmp	r1, #1
 800774a:	d005      	beq.n	8007758 <HAL_SUBGHZ_CADStatusCallback+0x14>
}
 800774c:	bd08      	pop	{r3, pc}
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 800774e:	4b05      	ldr	r3, [pc, #20]	; (8007764 <HAL_SUBGHZ_CADStatusCallback+0x20>)
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	2080      	movs	r0, #128	; 0x80
 8007754:	4798      	blx	r3
            break;
 8007756:	e7f9      	b.n	800774c <HAL_SUBGHZ_CADStatusCallback+0x8>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 8007758:	4b02      	ldr	r3, [pc, #8]	; (8007764 <HAL_SUBGHZ_CADStatusCallback+0x20>)
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8007760:	4798      	blx	r3
}
 8007762:	e7f3      	b.n	800774c <HAL_SUBGHZ_CADStatusCallback+0x8>
 8007764:	20000584 	.word	0x20000584

08007768 <HAL_SUBGHZ_RxTxTimeoutCallback>:
{
 8007768:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 800776a:	4b03      	ldr	r3, [pc, #12]	; (8007778 <HAL_SUBGHZ_RxTxTimeoutCallback+0x10>)
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8007772:	4798      	blx	r3
}
 8007774:	bd08      	pop	{r3, pc}
 8007776:	bf00      	nop
 8007778:	20000584 	.word	0x20000584

0800777c <HAL_SUBGHZ_HeaderErrorCallback>:
{
 800777c:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 800777e:	4b02      	ldr	r3, [pc, #8]	; (8007788 <HAL_SUBGHZ_HeaderErrorCallback+0xc>)
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	2020      	movs	r0, #32
 8007784:	4798      	blx	r3
}
 8007786:	bd08      	pop	{r3, pc}
 8007788:	20000584 	.word	0x20000584

0800778c <HAL_SUBGHZ_PreambleDetectedCallback>:
{
 800778c:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 800778e:	4b02      	ldr	r3, [pc, #8]	; (8007798 <HAL_SUBGHZ_PreambleDetectedCallback+0xc>)
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	2004      	movs	r0, #4
 8007794:	4798      	blx	r3
}
 8007796:	bd08      	pop	{r3, pc}
 8007798:	20000584 	.word	0x20000584

0800779c <HAL_SUBGHZ_SyncWordValidCallback>:
{
 800779c:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 800779e:	4b02      	ldr	r3, [pc, #8]	; (80077a8 <HAL_SUBGHZ_SyncWordValidCallback+0xc>)
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	2008      	movs	r0, #8
 80077a4:	4798      	blx	r3
}
 80077a6:	bd08      	pop	{r3, pc}
 80077a8:	20000584 	.word	0x20000584

080077ac <HAL_SUBGHZ_HeaderValidCallback>:
{
 80077ac:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 80077ae:	4b02      	ldr	r3, [pc, #8]	; (80077b8 <HAL_SUBGHZ_HeaderValidCallback+0xc>)
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	2010      	movs	r0, #16
 80077b4:	4798      	blx	r3
}
 80077b6:	bd08      	pop	{r3, pc}
 80077b8:	20000584 	.word	0x20000584

080077bc <HAL_SUBGHZ_LrFhssHopCallback>:
{
 80077bc:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_LR_FHSS_HOP );
 80077be:	4b03      	ldr	r3, [pc, #12]	; (80077cc <HAL_SUBGHZ_LrFhssHopCallback+0x10>)
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80077c6:	4798      	blx	r3
}
 80077c8:	bd08      	pop	{r3, pc}
 80077ca:	bf00      	nop
 80077cc:	20000584 	.word	0x20000584

080077d0 <SUBGRF_GetFskBandwidthRegValue>:

uint8_t SUBGRF_GetFskBandwidthRegValue( uint32_t bandwidth )
{
    uint8_t i;

    if( bandwidth == 0 )
 80077d0:	4601      	mov	r1, r0
 80077d2:	b188      	cbz	r0, 80077f8 <SUBGRF_GetFskBandwidthRegValue+0x28>
    {
        return( 0x1F );
    }

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 80077d4:	2300      	movs	r3, #0
 80077d6:	2b15      	cmp	r3, #21
 80077d8:	d80d      	bhi.n	80077f6 <SUBGRF_GetFskBandwidthRegValue+0x26>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 80077da:	4618      	mov	r0, r3
 80077dc:	4a07      	ldr	r2, [pc, #28]	; (80077fc <SUBGRF_GetFskBandwidthRegValue+0x2c>)
 80077de:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80077e2:	428a      	cmp	r2, r1
 80077e4:	d802      	bhi.n	80077ec <SUBGRF_GetFskBandwidthRegValue+0x1c>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 80077e6:	3301      	adds	r3, #1
 80077e8:	b2db      	uxtb	r3, r3
 80077ea:	e7f4      	b.n	80077d6 <SUBGRF_GetFskBandwidthRegValue+0x6>
        {
            return FskBandwidths[i].RegValue;
 80077ec:	4b03      	ldr	r3, [pc, #12]	; (80077fc <SUBGRF_GetFskBandwidthRegValue+0x2c>)
 80077ee:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 80077f2:	7900      	ldrb	r0, [r0, #4]
 80077f4:	4770      	bx	lr
        }
    }
    // ERROR: Value not found
    while( 1 );
 80077f6:	e7fe      	b.n	80077f6 <SUBGRF_GetFskBandwidthRegValue+0x26>
        return( 0x1F );
 80077f8:	201f      	movs	r0, #31
}
 80077fa:	4770      	bx	lr
 80077fc:	08008c44 	.word	0x08008c44

08007800 <SUBGRF_GetCFO>:
void SUBGRF_GetCFO( uint32_t bitRate, int32_t *cfo)
{
 8007800:	b570      	push	{r4, r5, r6, lr}
 8007802:	b082      	sub	sp, #8
 8007804:	4606      	mov	r6, r0
 8007806:	460c      	mov	r4, r1
  uint8_t BwMant[] = {4, 8, 10, 12};
 8007808:	4b1d      	ldr	r3, [pc, #116]	; (8007880 <SUBGRF_GetCFO+0x80>)
 800780a:	9301      	str	r3, [sp, #4]
  /* read demod bandwidth: mant bit4:3, exp bits 2:0 */
  uint8_t reg = (SUBGRF_ReadRegister( SUBGHZ_BWSELR ));
 800780c:	f640 0007 	movw	r0, #2055	; 0x807
 8007810:	f7ff f9da 	bl	8006bc8 <SUBGRF_ReadRegister>
  uint8_t bandwidth_mant = BwMant[( reg >> 3 ) & 0x3];
 8007814:	f3c0 03c1 	ubfx	r3, r0, #3, #2
 8007818:	3308      	adds	r3, #8
 800781a:	446b      	add	r3, sp
 800781c:	f813 5c04 	ldrb.w	r5, [r3, #-4]
  uint8_t bandwidth_exp = reg & 0x7;
 8007820:	f000 0307 	and.w	r3, r0, #7
  uint32_t cf_fs = XTAL_FREQ / ( bandwidth_mant * ( 1 << ( bandwidth_exp + 1 )));
 8007824:	3301      	adds	r3, #1
 8007826:	fa05 f303 	lsl.w	r3, r5, r3
 800782a:	4d16      	ldr	r5, [pc, #88]	; (8007884 <SUBGRF_GetCFO+0x84>)
 800782c:	fbb5 f5f3 	udiv	r5, r5, r3
  uint32_t cf_osr = cf_fs / bitRate;
 8007830:	fbb5 f2f6 	udiv	r2, r5, r6
  uint8_t interp = 1;
  /* calculate demod interpolation factor */
  if (cf_osr * interp < 8)
 8007834:	2a07      	cmp	r2, #7
 8007836:	d921      	bls.n	800787c <SUBGRF_GetCFO+0x7c>
  uint8_t interp = 1;
 8007838:	2001      	movs	r0, #1
  {
    interp = 2;
  }
  if (cf_osr * interp < 4)
 800783a:	fb00 f202 	mul.w	r2, r0, r2
 800783e:	2a03      	cmp	r2, #3
 8007840:	d800      	bhi.n	8007844 <SUBGRF_GetCFO+0x44>
  {
    interp = 4;
 8007842:	2004      	movs	r0, #4
  }
  /* calculate demod sampling frequency */
  uint32_t fs = cf_fs* interp;
 8007844:	fb00 f505 	mul.w	r5, r0, r5
  /* get the cfo registers */
  int32_t cfo_bin = ( SUBGRF_ReadRegister( SUBGHZ_GCFORH ) & 0xF ) << 8;
 8007848:	f44f 60d6 	mov.w	r0, #1712	; 0x6b0
 800784c:	f7ff f9bc 	bl	8006bc8 <SUBGRF_ReadRegister>
 8007850:	0200      	lsls	r0, r0, #8
 8007852:	f400 6670 	and.w	r6, r0, #3840	; 0xf00
  cfo_bin |= SUBGRF_ReadRegister( SUBGHZ_GCFORL );
 8007856:	f240 60b1 	movw	r0, #1713	; 0x6b1
 800785a:	f7ff f9b5 	bl	8006bc8 <SUBGRF_ReadRegister>
 800785e:	4330      	orrs	r0, r6
  /* negate if 12 bits sign bit is 1 */
  if (( cfo_bin & 0x800 ) == 0x800 )
 8007860:	f410 6f00 	tst.w	r0, #2048	; 0x800
 8007864:	d003      	beq.n	800786e <SUBGRF_GetCFO+0x6e>
  {
    cfo_bin |= 0xFFFFF000;
 8007866:	ea6f 5000 	mvn.w	r0, r0, lsl #20
 800786a:	ea6f 5010 	mvn.w	r0, r0, lsr #20
  }
  /* calculate cfo in Hz */
  /* shift by 5 first to not saturate, cfo_bin on 12bits */
  *cfo = ((int32_t)( cfo_bin * ( fs >> 5 ))) >> ( 12 - 5 );
 800786e:	096d      	lsrs	r5, r5, #5
 8007870:	fb05 f000 	mul.w	r0, r5, r0
 8007874:	11c0      	asrs	r0, r0, #7
 8007876:	6020      	str	r0, [r4, #0]
}
 8007878:	b002      	add	sp, #8
 800787a:	bd70      	pop	{r4, r5, r6, pc}
    interp = 2;
 800787c:	2002      	movs	r0, #2
 800787e:	e7dc      	b.n	800783a <SUBGRF_GetCFO+0x3a>
 8007880:	0c0a0804 	.word	0x0c0a0804
 8007884:	01e84800 	.word	0x01e84800

08007888 <RFW_TransmitLongPacket>:
    }
#else
    status = -1;
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
}
 8007888:	f04f 30ff 	mov.w	r0, #4294967295
 800788c:	4770      	bx	lr

0800788e <RFW_ReceiveLongPacket>:
    }
#else
    status = -1;
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
}
 800788e:	f04f 30ff 	mov.w	r0, #4294967295
 8007892:	4770      	bx	lr

08007894 <RFW_Init>:
    TimerInit( &RFWPacket.Timer, RFW_GetPayloadTimerEvent );
    return 0;
#else
    return -1;
#endif /* RFW_ENABLE == 1 */
}
 8007894:	f04f 30ff 	mov.w	r0, #4294967295
 8007898:	4770      	bx	lr

0800789a <RFW_DeInit>:
void RFW_DeInit( void )
{
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Enable = 0; /*Disable the RFWPacket decoding*/
#endif /* RFW_ENABLE == 1 */
}
 800789a:	4770      	bx	lr

0800789c <RFW_Is_Init>:
#if (RFW_ENABLE == 1 )
    return RFWPacket.Init.Enable;
#else
    return 0;
#endif /* RFW_ENABLE == 1 */
}
 800789c:	2000      	movs	r0, #0
 800789e:	4770      	bx	lr

080078a0 <RFW_Is_LongPacketModeEnabled>:
#if (RFW_ENABLE == 1 )
    return RFWPacket.LongPacketModeEnable;
#else
    return 0;
#endif /* RFW_ENABLE == 1 */
}
 80078a0:	2000      	movs	r0, #0
 80078a2:	4770      	bx	lr

080078a4 <RFW_SetAntSwitch>:
void RFW_SetAntSwitch( uint8_t AntSwitch )
{
#if (RFW_ENABLE == 1 )
    RFWPacket.AntSwitchPaSelect = AntSwitch;
#endif /* RFW_ENABLE == 1 */
}
 80078a4:	4770      	bx	lr

080078a6 <RFW_TransmitInit>:

        status = 0;
    }
#endif /* RFW_ENABLE == 1 */
    return status;
}
 80078a6:	f04f 30ff 	mov.w	r0, #4294967295
 80078aa:	4770      	bx	lr

080078ac <RFW_ReceiveInit>:
    RFWPacket.LongPacketModeEnable = 0;
    return 0;
#else
    return -1;
#endif /* RFW_ENABLE == 1 */
}
 80078ac:	f04f 30ff 	mov.w	r0, #4294967295
 80078b0:	4770      	bx	lr

080078b2 <RFW_DeInit_TxLongPacket>:
    /*long packet WA*/
    uint8_t reg = SUBGRF_ReadRegister( SUBGHZ_GPKTCTL1AR );
    SUBGRF_WriteRegister( SUBGHZ_GPKTCTL1AR, reg & ~0x02 ); /* clear infinite_sequence bit */
    SUBGRF_WriteRegister( SUBGHZ_GRTXPLDLEN, 0xFF ); /* RxTxPldLen: reset to 0xFF */
#endif /* RFW_LONGPACKET_ENABLE == 1 */
}
 80078b2:	4770      	bx	lr

080078b4 <RFW_ReceivePayload>:
        /*timeout*/
        SUBGRF_SetStandby( STDBY_RC );
        RFWPacket.Init.RadioEvents->RxTimeout( );
    }
#endif /* RFW_ENABLE == 1 */
}
 80078b4:	4770      	bx	lr

080078b6 <RFW_SetRadioModem>:
void RFW_SetRadioModem( RadioModems_t Modem )
{
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Modem = Modem;
#endif /* RFW_ENABLE == 1 */
}
 80078b6:	4770      	bx	lr

080078b8 <TRACE_AllocateBufer>:
 * @param  Size to allocate within fifo
 * @param  Pos position within the fifo
 * @retval write position inside the buffer is -1 no space available.
 */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 80078b8:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80078ba:	f3ef 8e10 	mrs	lr, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80078be:	b672      	cpsid	i
  uint16_t freesize;
  int16_t ret = -1;

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();

  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 80078c0:	4b1e      	ldr	r3, [pc, #120]	; (800793c <TRACE_AllocateBufer+0x84>)
 80078c2:	f8b3 c012 	ldrh.w	ip, [r3, #18]
 80078c6:	8a1a      	ldrh	r2, [r3, #16]
 80078c8:	4594      	cmp	ip, r2
 80078ca:	d011      	beq.n	80078f0 <TRACE_AllocateBufer+0x38>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 80078cc:	4594      	cmp	ip, r2
 80078ce:	d921      	bls.n	8007914 <TRACE_AllocateBufer+0x5c>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 80078d0:	f5cc 7300 	rsb	r3, ip, #512	; 0x200
 80078d4:	b29b      	uxth	r3, r3
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 80078d6:	4283      	cmp	r3, r0
 80078d8:	d81f      	bhi.n	800791a <TRACE_AllocateBufer+0x62>
 80078da:	4282      	cmp	r2, r0
 80078dc:	d91d      	bls.n	800791a <TRACE_AllocateBufer+0x62>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 80078de:	4b17      	ldr	r3, [pc, #92]	; (800793c <TRACE_AllocateBufer+0x84>)
 80078e0:	2401      	movs	r4, #1
 80078e2:	709c      	strb	r4, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 80078e4:	f8a3 c000 	strh.w	ip, [r3]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 80078e8:	2400      	movs	r4, #0
 80078ea:	825c      	strh	r4, [r3, #18]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
 80078ec:	4613      	mov	r3, r2
 80078ee:	e014      	b.n	800791a <TRACE_AllocateBufer+0x62>
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 80078f0:	f5cc 7300 	rsb	r3, ip, #512	; 0x200
 80078f4:	b29b      	uxth	r3, r3
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 80078f6:	4298      	cmp	r0, r3
 80078f8:	d30f      	bcc.n	800791a <TRACE_AllocateBufer+0x62>
 80078fa:	4282      	cmp	r2, r0
 80078fc:	d90d      	bls.n	800791a <TRACE_AllocateBufer+0x62>
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 80078fe:	4b0f      	ldr	r3, [pc, #60]	; (800793c <TRACE_AllocateBufer+0x84>)
 8007900:	2401      	movs	r4, #1
 8007902:	709c      	strb	r4, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 8007904:	f8a3 c000 	strh.w	ip, [r3]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 8007908:	f04f 0c00 	mov.w	ip, #0
 800790c:	f8a3 c012 	strh.w	ip, [r3, #18]
      freesize = ADV_TRACE_Ctx.TraceRdPtr;
 8007910:	4613      	mov	r3, r2
 8007912:	e002      	b.n	800791a <TRACE_AllocateBufer+0x62>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 8007914:	eba2 030c 	sub.w	r3, r2, ip
 8007918:	b29b      	uxth	r3, r3
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }

  if(freesize > Size)
 800791a:	4283      	cmp	r3, r0
 800791c:	d90a      	bls.n	8007934 <TRACE_AllocateBufer+0x7c>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 800791e:	4a07      	ldr	r2, [pc, #28]	; (800793c <TRACE_AllocateBufer+0x84>)
 8007920:	8a53      	ldrh	r3, [r2, #18]
 8007922:	800b      	strh	r3, [r1, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 8007924:	4403      	add	r3, r0
 8007926:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800792a:	8253      	strh	r3, [r2, #18]
    ret = 0;
 800792c:	2000      	movs	r0, #0
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800792e:	f38e 8810 	msr	PRIMASK, lr
  }
#endif

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  return ret;
}
 8007932:	bd10      	pop	{r4, pc}
  int16_t ret = -1;
 8007934:	f04f 30ff 	mov.w	r0, #4294967295
 8007938:	e7f9      	b.n	800792e <TRACE_AllocateBufer+0x76>
 800793a:	bf00      	nop
 800793c:	20000788 	.word	0x20000788

08007940 <TRACE_Lock>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007940:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8007944:	b672      	cpsid	i
 * @retval None.
 */
static void TRACE_Lock(void)
{
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
  ADV_TRACE_Ctx.TraceLock++;
 8007946:	4a03      	ldr	r2, [pc, #12]	; (8007954 <TRACE_Lock+0x14>)
 8007948:	8ad3      	ldrh	r3, [r2, #22]
 800794a:	3301      	adds	r3, #1
 800794c:	82d3      	strh	r3, [r2, #22]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800794e:	f381 8810 	msr	PRIMASK, r1
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 8007952:	4770      	bx	lr
 8007954:	20000788 	.word	0x20000788

08007958 <TRACE_UnLock>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007958:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800795c:	b672      	cpsid	i
 * @retval None.
 */
static void TRACE_UnLock(void)
{
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
  ADV_TRACE_Ctx.TraceLock--;
 800795e:	4a03      	ldr	r2, [pc, #12]	; (800796c <TRACE_UnLock+0x14>)
 8007960:	8ad3      	ldrh	r3, [r2, #22]
 8007962:	3b01      	subs	r3, #1
 8007964:	82d3      	strh	r3, [r2, #22]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007966:	f381 8810 	msr	PRIMASK, r1
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 800796a:	4770      	bx	lr
 800796c:	20000788 	.word	0x20000788

08007970 <TRACE_IsLocked>:
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static uint32_t TRACE_IsLocked(void)
{
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 8007970:	4b02      	ldr	r3, [pc, #8]	; (800797c <TRACE_IsLocked+0xc>)
 8007972:	8ad8      	ldrh	r0, [r3, #22]
}
 8007974:	3800      	subs	r0, #0
 8007976:	bf18      	it	ne
 8007978:	2001      	movne	r0, #1
 800797a:	4770      	bx	lr
 800797c:	20000788 	.word	0x20000788

08007980 <UTIL_ADV_TRACE_Init>:
{
 8007980:	b508      	push	{r3, lr}
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 8007982:	2218      	movs	r2, #24
 8007984:	2100      	movs	r1, #0
 8007986:	4807      	ldr	r0, [pc, #28]	; (80079a4 <UTIL_ADV_TRACE_Init+0x24>)
 8007988:	f000 f98f 	bl	8007caa <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 800798c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007990:	2100      	movs	r1, #0
 8007992:	4805      	ldr	r0, [pc, #20]	; (80079a8 <UTIL_ADV_TRACE_Init+0x28>)
 8007994:	f000 f989 	bl	8007caa <UTIL_MEM_set_8>
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 8007998:	4b04      	ldr	r3, [pc, #16]	; (80079ac <UTIL_ADV_TRACE_Init+0x2c>)
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	4804      	ldr	r0, [pc, #16]	; (80079b0 <UTIL_ADV_TRACE_Init+0x30>)
 800799e:	4798      	blx	r3
}
 80079a0:	bd08      	pop	{r3, pc}
 80079a2:	bf00      	nop
 80079a4:	20000788 	.word	0x20000788
 80079a8:	20000588 	.word	0x20000588
 80079ac:	080085bc 	.word	0x080085bc
 80079b0:	08007b35 	.word	0x08007b35

080079b4 <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
  ADV_TRACE_Ctx.timestamp_func = *cb;
 80079b4:	4b01      	ldr	r3, [pc, #4]	; (80079bc <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x8>)
 80079b6:	6058      	str	r0, [r3, #4]
}
 80079b8:	4770      	bx	lr
 80079ba:	bf00      	nop
 80079bc:	20000788 	.word	0x20000788

080079c0 <UTIL_ADV_TRACE_SetVerboseLevel>:
  ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 80079c0:	4b01      	ldr	r3, [pc, #4]	; (80079c8 <UTIL_ADV_TRACE_SetVerboseLevel+0x8>)
 80079c2:	7218      	strb	r0, [r3, #8]
}
 80079c4:	4770      	bx	lr
 80079c6:	bf00      	nop
 80079c8:	20000788 	.word	0x20000788

080079cc <TRACE_Send>:
{
 80079cc:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80079ce:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80079d2:	b672      	cpsid	i
  if(TRACE_IsLocked() == 0u)
 80079d4:	f7ff ffcc 	bl	8007970 <TRACE_IsLocked>
 80079d8:	b118      	cbz	r0, 80079e2 <TRACE_Send+0x16>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80079da:	f384 8810 	msr	PRIMASK, r4
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;
 80079de:	2000      	movs	r0, #0
}
 80079e0:	bd70      	pop	{r4, r5, r6, pc}
    TRACE_Lock();
 80079e2:	f7ff ffad 	bl	8007940 <TRACE_Lock>
    if(ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 80079e6:	4b1d      	ldr	r3, [pc, #116]	; (8007a5c <TRACE_Send+0x90>)
 80079e8:	8a1a      	ldrh	r2, [r3, #16]
 80079ea:	8a5b      	ldrh	r3, [r3, #18]
 80079ec:	429a      	cmp	r2, r3
 80079ee:	d02e      	beq.n	8007a4e <TRACE_Send+0x82>
      if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 80079f0:	491a      	ldr	r1, [pc, #104]	; (8007a5c <TRACE_Send+0x90>)
 80079f2:	7889      	ldrb	r1, [r1, #2]
 80079f4:	2901      	cmp	r1, #1
 80079f6:	d017      	beq.n	8007a28 <TRACE_Send+0x5c>
      if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 80079f8:	4a18      	ldr	r2, [pc, #96]	; (8007a5c <TRACE_Send+0x90>)
 80079fa:	7892      	ldrb	r2, [r2, #2]
 80079fc:	b932      	cbnz	r2, 8007a0c <TRACE_Send+0x40>
        if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 80079fe:	4a17      	ldr	r2, [pc, #92]	; (8007a5c <TRACE_Send+0x90>)
 8007a00:	8a12      	ldrh	r2, [r2, #16]
 8007a02:	4293      	cmp	r3, r2
 8007a04:	d91e      	bls.n	8007a44 <TRACE_Send+0x78>
          ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 8007a06:	1a9b      	subs	r3, r3, r2
 8007a08:	4a14      	ldr	r2, [pc, #80]	; (8007a5c <TRACE_Send+0x90>)
 8007a0a:	8293      	strh	r3, [r2, #20]
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 8007a0c:	4e13      	ldr	r6, [pc, #76]	; (8007a5c <TRACE_Send+0x90>)
 8007a0e:	8a33      	ldrh	r3, [r6, #16]
 8007a10:	4d13      	ldr	r5, [pc, #76]	; (8007a60 <TRACE_Send+0x94>)
 8007a12:	441d      	add	r5, r3
 8007a14:	f384 8810 	msr	PRIMASK, r4
      UTIL_ADV_TRACE_PreSendHook();
 8007a18:	f7f9 f948 	bl	8000cac <UTIL_ADV_TRACE_PreSendHook>
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 8007a1c:	4b11      	ldr	r3, [pc, #68]	; (8007a64 <TRACE_Send+0x98>)
 8007a1e:	68db      	ldr	r3, [r3, #12]
 8007a20:	8ab1      	ldrh	r1, [r6, #20]
 8007a22:	4628      	mov	r0, r5
 8007a24:	4798      	blx	r3
 8007a26:	e7db      	b.n	80079e0 <TRACE_Send+0x14>
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t) (ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 8007a28:	480c      	ldr	r0, [pc, #48]	; (8007a5c <TRACE_Send+0x90>)
 8007a2a:	8801      	ldrh	r1, [r0, #0]
 8007a2c:	1a8a      	subs	r2, r1, r2
 8007a2e:	b292      	uxth	r2, r2
 8007a30:	8282      	strh	r2, [r0, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 8007a32:	2102      	movs	r1, #2
 8007a34:	7081      	strb	r1, [r0, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 8007a36:	2100      	movs	r1, #0
 8007a38:	8001      	strh	r1, [r0, #0]
        if(0u == ADV_TRACE_Ctx.TraceSentSize)
 8007a3a:	2a00      	cmp	r2, #0
 8007a3c:	d1dc      	bne.n	80079f8 <TRACE_Send+0x2c>
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 8007a3e:	7081      	strb	r1, [r0, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 8007a40:	8201      	strh	r1, [r0, #16]
 8007a42:	e7d9      	b.n	80079f8 <TRACE_Send+0x2c>
          ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 8007a44:	f5c2 7300 	rsb	r3, r2, #512	; 0x200
 8007a48:	4a04      	ldr	r2, [pc, #16]	; (8007a5c <TRACE_Send+0x90>)
 8007a4a:	8293      	strh	r3, [r2, #20]
 8007a4c:	e7de      	b.n	8007a0c <TRACE_Send+0x40>
      TRACE_UnLock();
 8007a4e:	f7ff ff83 	bl	8007958 <TRACE_UnLock>
 8007a52:	f384 8810 	msr	PRIMASK, r4
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;
 8007a56:	2000      	movs	r0, #0
}
 8007a58:	e7c2      	b.n	80079e0 <TRACE_Send+0x14>
 8007a5a:	bf00      	nop
 8007a5c:	20000788 	.word	0x20000788
 8007a60:	20000588 	.word	0x20000588
 8007a64:	080085bc 	.word	0x080085bc

08007a68 <UTIL_ADV_TRACE_COND_FSend>:
{
 8007a68:	b408      	push	{r3}
 8007a6a:	b530      	push	{r4, r5, lr}
 8007a6c:	b086      	sub	sp, #24
 8007a6e:	9c09      	ldr	r4, [sp, #36]	; 0x24
  uint16_t timestamp_size = 0u;
 8007a70:	2300      	movs	r3, #0
 8007a72:	f8ad 3002 	strh.w	r3, [sp, #2]
  if(!(ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 8007a76:	4b2c      	ldr	r3, [pc, #176]	; (8007b28 <UTIL_ADV_TRACE_COND_FSend+0xc0>)
 8007a78:	7a1b      	ldrb	r3, [r3, #8]
 8007a7a:	4283      	cmp	r3, r0
 8007a7c:	d34d      	bcc.n	8007b1a <UTIL_ADV_TRACE_COND_FSend+0xb2>
  if((Region & ADV_TRACE_Ctx.RegionMask) != Region)
 8007a7e:	4b2a      	ldr	r3, [pc, #168]	; (8007b28 <UTIL_ADV_TRACE_COND_FSend+0xc0>)
 8007a80:	68db      	ldr	r3, [r3, #12]
 8007a82:	ea31 0303 	bics.w	r3, r1, r3
 8007a86:	d14b      	bne.n	8007b20 <UTIL_ADV_TRACE_COND_FSend+0xb8>
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 8007a88:	4b27      	ldr	r3, [pc, #156]	; (8007b28 <UTIL_ADV_TRACE_COND_FSend+0xc0>)
 8007a8a:	685b      	ldr	r3, [r3, #4]
 8007a8c:	b123      	cbz	r3, 8007a98 <UTIL_ADV_TRACE_COND_FSend+0x30>
 8007a8e:	b11a      	cbz	r2, 8007a98 <UTIL_ADV_TRACE_COND_FSend+0x30>
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 8007a90:	f10d 0102 	add.w	r1, sp, #2
 8007a94:	a801      	add	r0, sp, #4
 8007a96:	4798      	blx	r3
  va_start( vaArgs, strFormat);
 8007a98:	ab0a      	add	r3, sp, #40	; 0x28
 8007a9a:	9305      	str	r3, [sp, #20]
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 8007a9c:	4622      	mov	r2, r4
 8007a9e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8007aa2:	4822      	ldr	r0, [pc, #136]	; (8007b2c <UTIL_ADV_TRACE_COND_FSend+0xc4>)
 8007aa4:	f000 fc2e 	bl	8008304 <tiny_vsnprintf_like>
 8007aa8:	b285      	uxth	r5, r0
  TRACE_Lock();
 8007aaa:	f7ff ff49 	bl	8007940 <TRACE_Lock>
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 8007aae:	f8bd 0002 	ldrh.w	r0, [sp, #2]
 8007ab2:	4428      	add	r0, r5
 8007ab4:	4669      	mov	r1, sp
 8007ab6:	b280      	uxth	r0, r0
 8007ab8:	f7ff fefe 	bl	80078b8 <TRACE_AllocateBufer>
 8007abc:	f1b0 3fff 	cmp.w	r0, #4294967295
 8007ac0:	d026      	beq.n	8007b10 <UTIL_ADV_TRACE_COND_FSend+0xa8>
    for (idx = 0u; idx < timestamp_size; idx++)
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	e00d      	b.n	8007ae2 <UTIL_ADV_TRACE_COND_FSend+0x7a>
      ADV_TRACE_Buffer[writepos] = buf[idx];
 8007ac6:	f8bd 2000 	ldrh.w	r2, [sp]
 8007aca:	f103 0118 	add.w	r1, r3, #24
 8007ace:	4469      	add	r1, sp
 8007ad0:	f811 0c14 	ldrb.w	r0, [r1, #-20]
 8007ad4:	4916      	ldr	r1, [pc, #88]	; (8007b30 <UTIL_ADV_TRACE_COND_FSend+0xc8>)
 8007ad6:	5488      	strb	r0, [r1, r2]
      writepos = writepos + 1u;
 8007ad8:	3201      	adds	r2, #1
 8007ada:	f8ad 2000 	strh.w	r2, [sp]
    for (idx = 0u; idx < timestamp_size; idx++)
 8007ade:	3301      	adds	r3, #1
 8007ae0:	b29b      	uxth	r3, r3
 8007ae2:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8007ae6:	429a      	cmp	r2, r3
 8007ae8:	d8ed      	bhi.n	8007ac6 <UTIL_ADV_TRACE_COND_FSend+0x5e>
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 8007aea:	f8bd 0000 	ldrh.w	r0, [sp]
 8007aee:	9b05      	ldr	r3, [sp, #20]
 8007af0:	4622      	mov	r2, r4
 8007af2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8007af6:	4c0e      	ldr	r4, [pc, #56]	; (8007b30 <UTIL_ADV_TRACE_COND_FSend+0xc8>)
 8007af8:	4420      	add	r0, r4
 8007afa:	f000 fc03 	bl	8008304 <tiny_vsnprintf_like>
    TRACE_UnLock();
 8007afe:	f7ff ff2b 	bl	8007958 <TRACE_UnLock>
    return TRACE_Send();
 8007b02:	f7ff ff63 	bl	80079cc <TRACE_Send>
}
 8007b06:	b006      	add	sp, #24
 8007b08:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007b0c:	b001      	add	sp, #4
 8007b0e:	4770      	bx	lr
  TRACE_UnLock();
 8007b10:	f7ff ff22 	bl	8007958 <TRACE_UnLock>
  return UTIL_ADV_TRACE_MEM_FULL;
 8007b14:	f06f 0002 	mvn.w	r0, #2
 8007b18:	e7f5      	b.n	8007b06 <UTIL_ADV_TRACE_COND_FSend+0x9e>
    return UTIL_ADV_TRACE_GIVEUP;
 8007b1a:	f06f 0004 	mvn.w	r0, #4
 8007b1e:	e7f2      	b.n	8007b06 <UTIL_ADV_TRACE_COND_FSend+0x9e>
    return UTIL_ADV_TRACE_REGIONMASKED;
 8007b20:	f06f 0005 	mvn.w	r0, #5
 8007b24:	e7ef      	b.n	8007b06 <UTIL_ADV_TRACE_COND_FSend+0x9e>
 8007b26:	bf00      	nop
 8007b28:	20000788 	.word	0x20000788
 8007b2c:	200007a0 	.word	0x200007a0
 8007b30:	20000588 	.word	0x20000588

08007b34 <TRACE_TxCpltCallback>:
{
 8007b34:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007b36:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8007b3a:	b672      	cpsid	i
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 8007b3c:	4b25      	ldr	r3, [pc, #148]	; (8007bd4 <TRACE_TxCpltCallback+0xa0>)
 8007b3e:	789b      	ldrb	r3, [r3, #2]
 8007b40:	2b02      	cmp	r3, #2
 8007b42:	d016      	beq.n	8007b72 <TRACE_TxCpltCallback+0x3e>
    ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 8007b44:	4a23      	ldr	r2, [pc, #140]	; (8007bd4 <TRACE_TxCpltCallback+0xa0>)
 8007b46:	8a13      	ldrh	r3, [r2, #16]
 8007b48:	8a90      	ldrh	r0, [r2, #20]
 8007b4a:	4403      	add	r3, r0
 8007b4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b50:	8213      	strh	r3, [r2, #16]
  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 8007b52:	4b20      	ldr	r3, [pc, #128]	; (8007bd4 <TRACE_TxCpltCallback+0xa0>)
 8007b54:	8a1a      	ldrh	r2, [r3, #16]
 8007b56:	8a5b      	ldrh	r3, [r3, #18]
 8007b58:	429a      	cmp	r2, r3
 8007b5a:	d003      	beq.n	8007b64 <TRACE_TxCpltCallback+0x30>
 8007b5c:	481d      	ldr	r0, [pc, #116]	; (8007bd4 <TRACE_TxCpltCallback+0xa0>)
 8007b5e:	8ac0      	ldrh	r0, [r0, #22]
 8007b60:	2801      	cmp	r0, #1
 8007b62:	d00b      	beq.n	8007b7c <TRACE_TxCpltCallback+0x48>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b64:	f381 8810 	msr	PRIMASK, r1
    UTIL_ADV_TRACE_PostSendHook();
 8007b68:	f7f9 f8a6 	bl	8000cb8 <UTIL_ADV_TRACE_PostSendHook>
    TRACE_UnLock();
 8007b6c:	f7ff fef4 	bl	8007958 <TRACE_UnLock>
}
 8007b70:	bd10      	pop	{r4, pc}
    ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 8007b72:	4b18      	ldr	r3, [pc, #96]	; (8007bd4 <TRACE_TxCpltCallback+0xa0>)
 8007b74:	2200      	movs	r2, #0
 8007b76:	709a      	strb	r2, [r3, #2]
    ADV_TRACE_Ctx.TraceRdPtr = 0;
 8007b78:	821a      	strh	r2, [r3, #16]
    UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
 8007b7a:	e7ea      	b.n	8007b52 <TRACE_TxCpltCallback+0x1e>
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 8007b7c:	4815      	ldr	r0, [pc, #84]	; (8007bd4 <TRACE_TxCpltCallback+0xa0>)
 8007b7e:	7880      	ldrb	r0, [r0, #2]
 8007b80:	2801      	cmp	r0, #1
 8007b82:	d014      	beq.n	8007bae <TRACE_TxCpltCallback+0x7a>
    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 8007b84:	4a13      	ldr	r2, [pc, #76]	; (8007bd4 <TRACE_TxCpltCallback+0xa0>)
 8007b86:	7892      	ldrb	r2, [r2, #2]
 8007b88:	b932      	cbnz	r2, 8007b98 <TRACE_TxCpltCallback+0x64>
      if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 8007b8a:	4a12      	ldr	r2, [pc, #72]	; (8007bd4 <TRACE_TxCpltCallback+0xa0>)
 8007b8c:	8a12      	ldrh	r2, [r2, #16]
 8007b8e:	4293      	cmp	r3, r2
 8007b90:	d91b      	bls.n	8007bca <TRACE_TxCpltCallback+0x96>
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 8007b92:	1a9b      	subs	r3, r3, r2
 8007b94:	4a0f      	ldr	r2, [pc, #60]	; (8007bd4 <TRACE_TxCpltCallback+0xa0>)
 8007b96:	8293      	strh	r3, [r2, #20]
    ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 8007b98:	4b0e      	ldr	r3, [pc, #56]	; (8007bd4 <TRACE_TxCpltCallback+0xa0>)
 8007b9a:	8a1a      	ldrh	r2, [r3, #16]
 8007b9c:	480e      	ldr	r0, [pc, #56]	; (8007bd8 <TRACE_TxCpltCallback+0xa4>)
 8007b9e:	4410      	add	r0, r2
 8007ba0:	f381 8810 	msr	PRIMASK, r1
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 8007ba4:	4a0d      	ldr	r2, [pc, #52]	; (8007bdc <TRACE_TxCpltCallback+0xa8>)
 8007ba6:	68d2      	ldr	r2, [r2, #12]
 8007ba8:	8a99      	ldrh	r1, [r3, #20]
 8007baa:	4790      	blx	r2
 8007bac:	e7e0      	b.n	8007b70 <TRACE_TxCpltCallback+0x3c>
      ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 8007bae:	4c09      	ldr	r4, [pc, #36]	; (8007bd4 <TRACE_TxCpltCallback+0xa0>)
 8007bb0:	8820      	ldrh	r0, [r4, #0]
 8007bb2:	1a82      	subs	r2, r0, r2
 8007bb4:	b292      	uxth	r2, r2
 8007bb6:	82a2      	strh	r2, [r4, #20]
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 8007bb8:	2002      	movs	r0, #2
 8007bba:	70a0      	strb	r0, [r4, #2]
      ADV_TRACE_Ctx.unchunk_enabled = 0;
 8007bbc:	2000      	movs	r0, #0
 8007bbe:	8020      	strh	r0, [r4, #0]
      if(0u == ADV_TRACE_Ctx.TraceSentSize)
 8007bc0:	2a00      	cmp	r2, #0
 8007bc2:	d1df      	bne.n	8007b84 <TRACE_TxCpltCallback+0x50>
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 8007bc4:	70a0      	strb	r0, [r4, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 8007bc6:	8220      	strh	r0, [r4, #16]
 8007bc8:	e7dc      	b.n	8007b84 <TRACE_TxCpltCallback+0x50>
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 8007bca:	f5c2 7300 	rsb	r3, r2, #512	; 0x200
 8007bce:	4a01      	ldr	r2, [pc, #4]	; (8007bd4 <TRACE_TxCpltCallback+0xa0>)
 8007bd0:	8293      	strh	r3, [r2, #20]
 8007bd2:	e7e1      	b.n	8007b98 <TRACE_TxCpltCallback+0x64>
 8007bd4:	20000788 	.word	0x20000788
 8007bd8:	20000588 	.word	0x20000588
 8007bdc:	080085bc 	.word	0x080085bc

08007be0 <UTIL_LPM_Init>:
/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 8007be0:	2300      	movs	r3, #0
 8007be2:	4a02      	ldr	r2, [pc, #8]	; (8007bec <UTIL_LPM_Init+0xc>)
 8007be4:	6013      	str	r3, [r2, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 8007be6:	4a02      	ldr	r2, [pc, #8]	; (8007bf0 <UTIL_LPM_Init+0x10>)
 8007be8:	6013      	str	r3, [r2, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 8007bea:	4770      	bx	lr
 8007bec:	200008a4 	.word	0x200008a4
 8007bf0:	200008a0 	.word	0x200008a0

08007bf4 <UTIL_LPM_SetStopMode>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007bf4:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8007bf8:	b672      	cpsid	i

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
  
  switch( state )
 8007bfa:	b141      	cbz	r1, 8007c0e <UTIL_LPM_SetStopMode+0x1a>
 8007bfc:	2901      	cmp	r1, #1
 8007bfe:	d103      	bne.n	8007c08 <UTIL_LPM_SetStopMode+0x14>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 8007c00:	4906      	ldr	r1, [pc, #24]	; (8007c1c <UTIL_LPM_SetStopMode+0x28>)
 8007c02:	680a      	ldr	r2, [r1, #0]
 8007c04:	4310      	orrs	r0, r2
 8007c06:	6008      	str	r0, [r1, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007c08:	f383 8810 	msr	PRIMASK, r3
      break;
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8007c0c:	4770      	bx	lr
      StopModeDisable &= ( ~lpm_id_bm );
 8007c0e:	4903      	ldr	r1, [pc, #12]	; (8007c1c <UTIL_LPM_SetStopMode+0x28>)
 8007c10:	680a      	ldr	r2, [r1, #0]
 8007c12:	ea22 0000 	bic.w	r0, r2, r0
 8007c16:	6008      	str	r0, [r1, #0]
      break;
 8007c18:	e7f6      	b.n	8007c08 <UTIL_LPM_SetStopMode+0x14>
 8007c1a:	bf00      	nop
 8007c1c:	200008a4 	.word	0x200008a4

08007c20 <UTIL_LPM_SetOffMode>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007c20:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8007c24:	b672      	cpsid	i

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
  
  switch(state)
 8007c26:	b141      	cbz	r1, 8007c3a <UTIL_LPM_SetOffMode+0x1a>
 8007c28:	2901      	cmp	r1, #1
 8007c2a:	d103      	bne.n	8007c34 <UTIL_LPM_SetOffMode+0x14>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 8007c2c:	4906      	ldr	r1, [pc, #24]	; (8007c48 <UTIL_LPM_SetOffMode+0x28>)
 8007c2e:	680a      	ldr	r2, [r1, #0]
 8007c30:	4310      	orrs	r0, r2
 8007c32:	6008      	str	r0, [r1, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007c34:	f383 8810 	msr	PRIMASK, r3
      break;
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8007c38:	4770      	bx	lr
      OffModeDisable &= ( ~lpm_id_bm );
 8007c3a:	4903      	ldr	r1, [pc, #12]	; (8007c48 <UTIL_LPM_SetOffMode+0x28>)
 8007c3c:	680a      	ldr	r2, [r1, #0]
 8007c3e:	ea22 0000 	bic.w	r0, r2, r0
 8007c42:	6008      	str	r0, [r1, #0]
      break;
 8007c44:	e7f6      	b.n	8007c34 <UTIL_LPM_SetOffMode+0x14>
 8007c46:	bf00      	nop
 8007c48:	200008a0 	.word	0x200008a0

08007c4c <UTIL_LPM_EnterLowPower>:

  return mode_selected;
}

void UTIL_LPM_EnterLowPower( void )
{
 8007c4c:	b538      	push	{r3, r4, r5, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007c4e:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8007c52:	b672      	cpsid	i
  UTIL_LPM_ENTER_CRITICAL_SECTION_ELP( );

  if( StopModeDisable != UTIL_LPM_NO_BIT_SET )
 8007c54:	4b0c      	ldr	r3, [pc, #48]	; (8007c88 <UTIL_LPM_EnterLowPower+0x3c>)
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	b13b      	cbz	r3, 8007c6a <UTIL_LPM_EnterLowPower+0x1e>
  {
    /**
     * At least one user disallows Stop Mode
     * SLEEP mode is required
     */
      UTIL_PowerDriver.EnterSleepMode( );
 8007c5a:	4d0c      	ldr	r5, [pc, #48]	; (8007c8c <UTIL_LPM_EnterLowPower+0x40>)
 8007c5c:	682b      	ldr	r3, [r5, #0]
 8007c5e:	4798      	blx	r3
      UTIL_PowerDriver.ExitSleepMode( );
 8007c60:	686b      	ldr	r3, [r5, #4]
 8007c62:	4798      	blx	r3
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007c64:	f384 8810 	msr	PRIMASK, r4
      UTIL_PowerDriver.ExitOffMode( );
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION_ELP( );
}
 8007c68:	bd38      	pop	{r3, r4, r5, pc}
    if( OffModeDisable != UTIL_LPM_NO_BIT_SET )
 8007c6a:	4b09      	ldr	r3, [pc, #36]	; (8007c90 <UTIL_LPM_EnterLowPower+0x44>)
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	b12b      	cbz	r3, 8007c7c <UTIL_LPM_EnterLowPower+0x30>
        UTIL_PowerDriver.EnterStopMode( );
 8007c70:	4d06      	ldr	r5, [pc, #24]	; (8007c8c <UTIL_LPM_EnterLowPower+0x40>)
 8007c72:	68ab      	ldr	r3, [r5, #8]
 8007c74:	4798      	blx	r3
        UTIL_PowerDriver.ExitStopMode( );
 8007c76:	68eb      	ldr	r3, [r5, #12]
 8007c78:	4798      	blx	r3
 8007c7a:	e7f3      	b.n	8007c64 <UTIL_LPM_EnterLowPower+0x18>
      UTIL_PowerDriver.EnterOffMode( );
 8007c7c:	4d03      	ldr	r5, [pc, #12]	; (8007c8c <UTIL_LPM_EnterLowPower+0x40>)
 8007c7e:	692b      	ldr	r3, [r5, #16]
 8007c80:	4798      	blx	r3
      UTIL_PowerDriver.ExitOffMode( );
 8007c82:	696b      	ldr	r3, [r5, #20]
 8007c84:	4798      	blx	r3
 8007c86:	e7ed      	b.n	8007c64 <UTIL_LPM_EnterLowPower+0x18>
 8007c88:	200008a4 	.word	0x200008a4
 8007c8c:	08008558 	.word	0x08008558
 8007c90:	200008a0 	.word	0x200008a0

08007c94 <UTIL_MEM_cpy_8>:
void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
  uint8_t* dst8= (uint8_t *) dst;
  uint8_t* src8= (uint8_t *) src;

  while( size-- )
 8007c94:	e004      	b.n	8007ca0 <UTIL_MEM_cpy_8+0xc>
    {
        *dst8++ = *src8++;
 8007c96:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007c9a:	f800 2b01 	strb.w	r2, [r0], #1
  while( size-- )
 8007c9e:	461a      	mov	r2, r3
 8007ca0:	1e53      	subs	r3, r2, #1
 8007ca2:	b29b      	uxth	r3, r3
 8007ca4:	2a00      	cmp	r2, #0
 8007ca6:	d1f6      	bne.n	8007c96 <UTIL_MEM_cpy_8+0x2>
    }
}
 8007ca8:	4770      	bx	lr

08007caa <UTIL_MEM_set_8>:
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
  uint8_t* dst8= (uint8_t *) dst;
  while( size-- )
 8007caa:	e002      	b.n	8007cb2 <UTIL_MEM_set_8+0x8>
  {
    *dst8++ = value;
 8007cac:	f800 1b01 	strb.w	r1, [r0], #1
  while( size-- )
 8007cb0:	461a      	mov	r2, r3
 8007cb2:	1e53      	subs	r3, r2, #1
 8007cb4:	b29b      	uxth	r3, r3
 8007cb6:	2a00      	cmp	r2, #0
 8007cb8:	d1f8      	bne.n	8007cac <UTIL_MEM_set_8+0x2>
  }
}
 8007cba:	4770      	bx	lr

08007cbc <UTIL_SEQ_SetTask>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007cbc:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8007cc0:	b672      	cpsid	i

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );

  TaskSet |= TaskId_bm;
 8007cc2:	4a06      	ldr	r2, [pc, #24]	; (8007cdc <UTIL_SEQ_SetTask+0x20>)
 8007cc4:	6813      	ldr	r3, [r2, #0]
 8007cc6:	4303      	orrs	r3, r0
 8007cc8:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 8007cca:	4a05      	ldr	r2, [pc, #20]	; (8007ce0 <UTIL_SEQ_SetTask+0x24>)
 8007ccc:	f852 3031 	ldr.w	r3, [r2, r1, lsl #3]
 8007cd0:	4318      	orrs	r0, r3
 8007cd2:	f842 0031 	str.w	r0, [r2, r1, lsl #3]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007cd6:	f38c 8810 	msr	PRIMASK, ip

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
}
 8007cda:	4770      	bx	lr
 8007cdc:	200008c0 	.word	0x200008c0
 8007ce0:	200008b8 	.word	0x200008b8

08007ce4 <UTIL_SEQ_PreIdle>:
{
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
}
 8007ce4:	4770      	bx	lr

08007ce6 <UTIL_SEQ_PostIdle>:
{
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
}
 8007ce6:	4770      	bx	lr

08007ce8 <SEQ_BitPosition>:
uint8_t SEQ_BitPosition(uint32_t Value)
{
uint8_t n = 0U;
uint32_t lvalue = Value;

  if ((lvalue & 0xFFFF0000U) == 0U)  { n  = 16U; lvalue <<= 16U;  }
 8007ce8:	0c03      	lsrs	r3, r0, #16
 8007cea:	041b      	lsls	r3, r3, #16
 8007cec:	b9b3      	cbnz	r3, 8007d1c <SEQ_BitPosition+0x34>
 8007cee:	0400      	lsls	r0, r0, #16
 8007cf0:	2310      	movs	r3, #16
  if ((lvalue & 0xFF000000U) == 0U)  { n +=  8U; lvalue <<=  8U;  }
 8007cf2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007cf6:	d102      	bne.n	8007cfe <SEQ_BitPosition+0x16>
 8007cf8:	3308      	adds	r3, #8
 8007cfa:	b2db      	uxtb	r3, r3
 8007cfc:	0200      	lsls	r0, r0, #8
  if ((lvalue & 0xF0000000U) == 0U)  { n +=  4U; lvalue <<=  4U;  }
 8007cfe:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007d02:	d102      	bne.n	8007d0a <SEQ_BitPosition+0x22>
 8007d04:	3304      	adds	r3, #4
 8007d06:	b2db      	uxtb	r3, r3
 8007d08:	0100      	lsls	r0, r0, #4

  n += SEQ_clz_table_4bit[lvalue >> (32-4)];
 8007d0a:	0f00      	lsrs	r0, r0, #28
 8007d0c:	4a04      	ldr	r2, [pc, #16]	; (8007d20 <SEQ_BitPosition+0x38>)
 8007d0e:	5c10      	ldrb	r0, [r2, r0]
 8007d10:	4418      	add	r0, r3
 8007d12:	b2c0      	uxtb	r0, r0

  return (uint8_t)(31U-n);
 8007d14:	f1c0 001f 	rsb	r0, r0, #31
}
 8007d18:	b2c0      	uxtb	r0, r0
 8007d1a:	4770      	bx	lr
uint8_t n = 0U;
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	e7e8      	b.n	8007cf2 <SEQ_BitPosition+0xa>
 8007d20:	08008cf4 	.word	0x08008cf4

08007d24 <UTIL_SEQ_Run>:
{
 8007d24:	b538      	push	{r3, r4, r5, lr}
  super_mask_backup = SuperMask;
 8007d26:	4b43      	ldr	r3, [pc, #268]	; (8007e34 <UTIL_SEQ_Run+0x110>)
 8007d28:	681c      	ldr	r4, [r3, #0]
  SuperMask &= Mask_bm;
 8007d2a:	4020      	ands	r0, r4
 8007d2c:	6018      	str	r0, [r3, #0]
  local_taskset = TaskSet;
 8007d2e:	4b42      	ldr	r3, [pc, #264]	; (8007e38 <UTIL_SEQ_Run+0x114>)
 8007d30:	6819      	ldr	r1, [r3, #0]
  local_evtset = EvtSet;
 8007d32:	4b42      	ldr	r3, [pc, #264]	; (8007e3c <UTIL_SEQ_Run+0x118>)
 8007d34:	681b      	ldr	r3, [r3, #0]
  local_taskmask = TaskMask;
 8007d36:	4a42      	ldr	r2, [pc, #264]	; (8007e40 <UTIL_SEQ_Run+0x11c>)
 8007d38:	6810      	ldr	r0, [r2, #0]
  local_evtwaited =  EvtWaited;
 8007d3a:	4a42      	ldr	r2, [pc, #264]	; (8007e44 <UTIL_SEQ_Run+0x120>)
 8007d3c:	6812      	ldr	r2, [r2, #0]
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 8007d3e:	e030      	b.n	8007da2 <UTIL_SEQ_Run+0x7e>
      counter++;
 8007d40:	3301      	adds	r3, #1
 8007d42:	e035      	b.n	8007db0 <UTIL_SEQ_Run+0x8c>
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 8007d44:	4d40      	ldr	r5, [pc, #256]	; (8007e48 <UTIL_SEQ_Run+0x124>)
 8007d46:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8007d4a:	6868      	ldr	r0, [r5, #4]
 8007d4c:	4010      	ands	r0, r2
 8007d4e:	f7ff ffcb 	bl	8007ce8 <SEQ_BitPosition>
 8007d52:	493e      	ldr	r1, [pc, #248]	; (8007e4c <UTIL_SEQ_Run+0x128>)
 8007d54:	6008      	str	r0, [r1, #0]
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 8007d56:	686a      	ldr	r2, [r5, #4]
 8007d58:	2301      	movs	r3, #1
 8007d5a:	fa03 f000 	lsl.w	r0, r3, r0
 8007d5e:	ea22 0000 	bic.w	r0, r2, r0
 8007d62:	6068      	str	r0, [r5, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007d64:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8007d68:	b672      	cpsid	i
    TaskSet &= ~(1U << CurrentTaskIdx);
 8007d6a:	680a      	ldr	r2, [r1, #0]
 8007d6c:	fa03 f202 	lsl.w	r2, r3, r2
 8007d70:	ea6f 0c02 	mvn.w	ip, r2
 8007d74:	4830      	ldr	r0, [pc, #192]	; (8007e38 <UTIL_SEQ_Run+0x114>)
 8007d76:	6801      	ldr	r1, [r0, #0]
 8007d78:	ea21 0202 	bic.w	r2, r1, r2
 8007d7c:	6002      	str	r2, [r0, #0]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d12d      	bne.n	8007dde <UTIL_SEQ_Run+0xba>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007d82:	f385 8810 	msr	PRIMASK, r5
    TaskCb[CurrentTaskIdx]( );
 8007d86:	4b31      	ldr	r3, [pc, #196]	; (8007e4c <UTIL_SEQ_Run+0x128>)
 8007d88:	681a      	ldr	r2, [r3, #0]
 8007d8a:	4b31      	ldr	r3, [pc, #196]	; (8007e50 <UTIL_SEQ_Run+0x12c>)
 8007d8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d90:	4798      	blx	r3
    local_taskset = TaskSet;
 8007d92:	4b29      	ldr	r3, [pc, #164]	; (8007e38 <UTIL_SEQ_Run+0x114>)
 8007d94:	6819      	ldr	r1, [r3, #0]
    local_evtset = EvtSet;
 8007d96:	4b29      	ldr	r3, [pc, #164]	; (8007e3c <UTIL_SEQ_Run+0x118>)
 8007d98:	681b      	ldr	r3, [r3, #0]
    local_taskmask = TaskMask;
 8007d9a:	4a29      	ldr	r2, [pc, #164]	; (8007e40 <UTIL_SEQ_Run+0x11c>)
 8007d9c:	6810      	ldr	r0, [r2, #0]
    local_evtwaited = EvtWaited;
 8007d9e:	4a29      	ldr	r2, [pc, #164]	; (8007e44 <UTIL_SEQ_Run+0x120>)
 8007da0:	6812      	ldr	r2, [r2, #0]
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 8007da2:	4001      	ands	r1, r0
 8007da4:	4d23      	ldr	r5, [pc, #140]	; (8007e34 <UTIL_SEQ_Run+0x110>)
 8007da6:	682d      	ldr	r5, [r5, #0]
 8007da8:	4229      	tst	r1, r5
 8007daa:	d021      	beq.n	8007df0 <UTIL_SEQ_Run+0xcc>
 8007dac:	4013      	ands	r3, r2
 8007dae:	d11f      	bne.n	8007df0 <UTIL_SEQ_Run+0xcc>
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 8007db0:	4a25      	ldr	r2, [pc, #148]	; (8007e48 <UTIL_SEQ_Run+0x124>)
 8007db2:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8007db6:	4002      	ands	r2, r0
 8007db8:	422a      	tst	r2, r5
 8007dba:	d0c1      	beq.n	8007d40 <UTIL_SEQ_Run+0x1c>
    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 8007dbc:	4922      	ldr	r1, [pc, #136]	; (8007e48 <UTIL_SEQ_Run+0x124>)
 8007dbe:	f851 2033 	ldr.w	r2, [r1, r3, lsl #3]
 8007dc2:	4002      	ands	r2, r0
 8007dc4:	402a      	ands	r2, r5
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 8007dc6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007dca:	6849      	ldr	r1, [r1, #4]
 8007dcc:	4211      	tst	r1, r2
 8007dce:	d1b9      	bne.n	8007d44 <UTIL_SEQ_Run+0x20>
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 8007dd0:	491d      	ldr	r1, [pc, #116]	; (8007e48 <UTIL_SEQ_Run+0x124>)
 8007dd2:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007dd6:	f04f 30ff 	mov.w	r0, #4294967295
 8007dda:	6048      	str	r0, [r1, #4]
 8007ddc:	e7b2      	b.n	8007d44 <UTIL_SEQ_Run+0x20>
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 8007dde:	3b01      	subs	r3, #1
 8007de0:	4919      	ldr	r1, [pc, #100]	; (8007e48 <UTIL_SEQ_Run+0x124>)
 8007de2:	f851 2033 	ldr.w	r2, [r1, r3, lsl #3]
 8007de6:	ea0c 0202 	and.w	r2, ip, r2
 8007dea:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8007dee:	e7c6      	b.n	8007d7e <UTIL_SEQ_Run+0x5a>
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 8007df0:	4b16      	ldr	r3, [pc, #88]	; (8007e4c <UTIL_SEQ_Run+0x128>)
 8007df2:	f04f 32ff 	mov.w	r2, #4294967295
 8007df6:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 8007df8:	f7ff ff74 	bl	8007ce4 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007dfc:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8007e00:	b672      	cpsid	i
  local_taskset = TaskSet;
 8007e02:	4b0d      	ldr	r3, [pc, #52]	; (8007e38 <UTIL_SEQ_Run+0x114>)
 8007e04:	681b      	ldr	r3, [r3, #0]
  local_evtset = EvtSet;
 8007e06:	4a0d      	ldr	r2, [pc, #52]	; (8007e3c <UTIL_SEQ_Run+0x118>)
 8007e08:	6811      	ldr	r1, [r2, #0]
  local_taskmask = TaskMask;
 8007e0a:	4a0d      	ldr	r2, [pc, #52]	; (8007e40 <UTIL_SEQ_Run+0x11c>)
 8007e0c:	6812      	ldr	r2, [r2, #0]
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 8007e0e:	4013      	ands	r3, r2
 8007e10:	4a08      	ldr	r2, [pc, #32]	; (8007e34 <UTIL_SEQ_Run+0x110>)
 8007e12:	6812      	ldr	r2, [r2, #0]
 8007e14:	4213      	tst	r3, r2
 8007e16:	d103      	bne.n	8007e20 <UTIL_SEQ_Run+0xfc>
    if ((local_evtset & EvtWaited)== 0U)
 8007e18:	4b0a      	ldr	r3, [pc, #40]	; (8007e44 <UTIL_SEQ_Run+0x120>)
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	420b      	tst	r3, r1
 8007e1e:	d006      	beq.n	8007e2e <UTIL_SEQ_Run+0x10a>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e20:	f385 8810 	msr	PRIMASK, r5
  UTIL_SEQ_PostIdle( );
 8007e24:	f7ff ff5f 	bl	8007ce6 <UTIL_SEQ_PostIdle>
  SuperMask = super_mask_backup;
 8007e28:	4b02      	ldr	r3, [pc, #8]	; (8007e34 <UTIL_SEQ_Run+0x110>)
 8007e2a:	601c      	str	r4, [r3, #0]
}
 8007e2c:	bd38      	pop	{r3, r4, r5, pc}
      UTIL_SEQ_Idle( );
 8007e2e:	f7f8 ff39 	bl	8000ca4 <UTIL_SEQ_Idle>
 8007e32:	e7f5      	b.n	8007e20 <UTIL_SEQ_Run+0xfc>
 8007e34:	20000010 	.word	0x20000010
 8007e38:	200008c0 	.word	0x200008c0
 8007e3c:	200008ac 	.word	0x200008ac
 8007e40:	20000014 	.word	0x20000014
 8007e44:	200008b0 	.word	0x200008b0
 8007e48:	200008b8 	.word	0x200008b8
 8007e4c:	200008a8 	.word	0x200008a8
 8007e50:	200008b4 	.word	0x200008b4

08007e54 <UTIL_SEQ_RegTask>:
{
 8007e54:	b538      	push	{r3, r4, r5, lr}
 8007e56:	4614      	mov	r4, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007e58:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8007e5c:	b672      	cpsid	i
  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 8007e5e:	f7ff ff43 	bl	8007ce8 <SEQ_BitPosition>
 8007e62:	4b03      	ldr	r3, [pc, #12]	; (8007e70 <UTIL_SEQ_RegTask+0x1c>)
 8007e64:	f843 4020 	str.w	r4, [r3, r0, lsl #2]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e68:	f385 8810 	msr	PRIMASK, r5
}
 8007e6c:	bd38      	pop	{r3, r4, r5, pc}
 8007e6e:	bf00      	nop
 8007e70:	200008b4 	.word	0x200008b4

08007e74 <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 8007e74:	b082      	sub	sp, #8
 8007e76:	b082      	sub	sp, #8
 8007e78:	f10d 0c08 	add.w	ip, sp, #8
 8007e7c:	e90c 0006 	stmdb	ip, {r1, r2}
 8007e80:	9303      	str	r3, [sp, #12]
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };
 8007e82:	2200      	movs	r2, #0
 8007e84:	6002      	str	r2, [r0, #0]
 8007e86:	8082      	strh	r2, [r0, #4]

  c.Seconds = a.Seconds + b.Seconds;
 8007e88:	440b      	add	r3, r1
 8007e8a:	6003      	str	r3, [r0, #0]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 8007e8c:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 8007e90:	f8bd 1010 	ldrh.w	r1, [sp, #16]
 8007e94:	440a      	add	r2, r1
 8007e96:	b291      	uxth	r1, r2
 8007e98:	b212      	sxth	r2, r2
 8007e9a:	8082      	strh	r2, [r0, #4]
  if( c.SubSeconds >= 1000 )
 8007e9c:	f5b2 7f7a 	cmp.w	r2, #1000	; 0x3e8
 8007ea0:	db04      	blt.n	8007eac <SysTimeAdd+0x38>
  {
    c.Seconds++;
 8007ea2:	3301      	adds	r3, #1
 8007ea4:	6003      	str	r3, [r0, #0]
    c.SubSeconds -= 1000;
 8007ea6:	f5a1 717a 	sub.w	r1, r1, #1000	; 0x3e8
 8007eaa:	8081      	strh	r1, [r0, #4]
  }
  return c;
}
 8007eac:	b002      	add	sp, #8
 8007eae:	b002      	add	sp, #8
 8007eb0:	4770      	bx	lr
	...

08007eb4 <SysTimeGet>:
  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
}

SysTime_t SysTimeGet( void )
{
 8007eb4:	b530      	push	{r4, r5, lr}
 8007eb6:	b087      	sub	sp, #28
 8007eb8:	4604      	mov	r4, r0
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 8007eba:	2300      	movs	r3, #0
 8007ebc:	9304      	str	r3, [sp, #16]
 8007ebe:	f8ad 3014 	strh.w	r3, [sp, #20]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
 8007ec2:	6003      	str	r3, [r0, #0]
 8007ec4:	8083      	strh	r3, [r0, #4]
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 8007ec6:	4d0b      	ldr	r5, [pc, #44]	; (8007ef4 <SysTimeGet+0x40>)
 8007ec8:	692b      	ldr	r3, [r5, #16]
 8007eca:	a805      	add	r0, sp, #20
 8007ecc:	4798      	blx	r3
 8007ece:	9004      	str	r0, [sp, #16]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 8007ed0:	68eb      	ldr	r3, [r5, #12]
 8007ed2:	4798      	blx	r3
 8007ed4:	f8ad 000c 	strh.w	r0, [sp, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 8007ed8:	686b      	ldr	r3, [r5, #4]
 8007eda:	4798      	blx	r3
 8007edc:	9002      	str	r0, [sp, #8]

  sysTime = SysTimeAdd( DeltaTime, calendarTime );
 8007ede:	9b05      	ldr	r3, [sp, #20]
 8007ee0:	9300      	str	r3, [sp, #0]
 8007ee2:	9b04      	ldr	r3, [sp, #16]
 8007ee4:	aa02      	add	r2, sp, #8
 8007ee6:	ca06      	ldmia	r2, {r1, r2}
 8007ee8:	4620      	mov	r0, r4
 8007eea:	f7ff ffc3 	bl	8007e74 <SysTimeAdd>

  return sysTime;
}
 8007eee:	4620      	mov	r0, r4
 8007ef0:	b007      	add	sp, #28
 8007ef2:	bd30      	pop	{r4, r5, pc}
 8007ef4:	0800857c 	.word	0x0800857c

08007ef8 <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 8007ef8:	b508      	push	{r3, lr}
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 8007efa:	4b03      	ldr	r3, [pc, #12]	; (8007f08 <UTIL_TIMER_Init+0x10>)
 8007efc:	2200      	movs	r2, #0
 8007efe:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 8007f00:	4b02      	ldr	r3, [pc, #8]	; (8007f0c <UTIL_TIMER_Init+0x14>)
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	4798      	blx	r3
}
 8007f06:	bd08      	pop	{r3, pc}
 8007f08:	200008c4 	.word	0x200008c4
 8007f0c:	08008590 	.word	0x08008590

08007f10 <UTIL_TIMER_Create>:
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
  if((TimerObject != NULL) && (Callback != NULL))
 8007f10:	b1a8      	cbz	r0, 8007f3e <UTIL_TIMER_Create+0x2e>
{
 8007f12:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f14:	4617      	mov	r7, r2
 8007f16:	461e      	mov	r6, r3
 8007f18:	4604      	mov	r4, r0
  if((TimerObject != NULL) && (Callback != NULL))
 8007f1a:	b193      	cbz	r3, 8007f42 <UTIL_TIMER_Create+0x32>
  {
    TimerObject->Timestamp = 0U;
 8007f1c:	2500      	movs	r5, #0
 8007f1e:	6005      	str	r5, [r0, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 8007f20:	4b09      	ldr	r3, [pc, #36]	; (8007f48 <UTIL_TIMER_Create+0x38>)
 8007f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f24:	4608      	mov	r0, r1
 8007f26:	4798      	blx	r3
 8007f28:	6060      	str	r0, [r4, #4]
    TimerObject->IsPending = 0U;
 8007f2a:	7225      	strb	r5, [r4, #8]
    TimerObject->IsRunning = 0U;
 8007f2c:	7265      	strb	r5, [r4, #9]
    TimerObject->IsReloadStopped = 0U;
 8007f2e:	72a5      	strb	r5, [r4, #10]
    TimerObject->Callback = Callback;
 8007f30:	60e6      	str	r6, [r4, #12]
    TimerObject->argument = Argument;
 8007f32:	9b06      	ldr	r3, [sp, #24]
 8007f34:	6123      	str	r3, [r4, #16]
    TimerObject->Mode = Mode;
 8007f36:	72e7      	strb	r7, [r4, #11]
    TimerObject->Next = NULL;
 8007f38:	6165      	str	r5, [r4, #20]
    return UTIL_TIMER_OK;
 8007f3a:	4628      	mov	r0, r5
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
  }
}
 8007f3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return UTIL_TIMER_INVALID_PARAM;
 8007f3e:	2001      	movs	r0, #1
}
 8007f40:	4770      	bx	lr
    return UTIL_TIMER_INVALID_PARAM;
 8007f42:	2001      	movs	r0, #1
 8007f44:	e7fa      	b.n	8007f3c <UTIL_TIMER_Create+0x2c>
 8007f46:	bf00      	nop
 8007f48:	08008590 	.word	0x08008590

08007f4c <UTIL_TIMER_GetCurrentTime>:
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 8007f4c:	b510      	push	{r4, lr}
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 8007f4e:	4c03      	ldr	r4, [pc, #12]	; (8007f5c <UTIL_TIMER_GetCurrentTime+0x10>)
 8007f50:	69e3      	ldr	r3, [r4, #28]
 8007f52:	4798      	blx	r3
  return  UTIL_TimerDriver.Tick2ms(now);
 8007f54:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8007f56:	4798      	blx	r3
}
 8007f58:	bd10      	pop	{r4, pc}
 8007f5a:	bf00      	nop
 8007f5c:	08008590 	.word	0x08008590

08007f60 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 8007f60:	b570      	push	{r4, r5, r6, lr}
 8007f62:	4606      	mov	r6, r0
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 8007f64:	4d05      	ldr	r5, [pc, #20]	; (8007f7c <UTIL_TIMER_GetElapsedTime+0x1c>)
 8007f66:	69eb      	ldr	r3, [r5, #28]
 8007f68:	4798      	blx	r3
 8007f6a:	4604      	mov	r4, r0
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 8007f6c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007f6e:	4630      	mov	r0, r6
 8007f70:	4798      	blx	r3
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 8007f72:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8007f74:	1a20      	subs	r0, r4, r0
 8007f76:	4798      	blx	r3
}
 8007f78:	bd70      	pop	{r4, r5, r6, pc}
 8007f7a:	bf00      	nop
 8007f7c:	08008590 	.word	0x08008590

08007f80 <TimerExists>:
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8007f80:	4b05      	ldr	r3, [pc, #20]	; (8007f98 <TimerExists+0x18>)
 8007f82:	681b      	ldr	r3, [r3, #0]

  while( cur != NULL )
 8007f84:	e000      	b.n	8007f88 <TimerExists+0x8>
  {
    if( cur == TimerObject )
    {
      return true;
    }
    cur = cur->Next;
 8007f86:	695b      	ldr	r3, [r3, #20]
  while( cur != NULL )
 8007f88:	b11b      	cbz	r3, 8007f92 <TimerExists+0x12>
    if( cur == TimerObject )
 8007f8a:	4283      	cmp	r3, r0
 8007f8c:	d1fb      	bne.n	8007f86 <TimerExists+0x6>
      return true;
 8007f8e:	2001      	movs	r0, #1
  }
  return false;
}
 8007f90:	4770      	bx	lr
  return false;
 8007f92:	2000      	movs	r0, #0
 8007f94:	4770      	bx	lr
 8007f96:	bf00      	nop
 8007f98:	200008c4 	.word	0x200008c4

08007f9c <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 8007f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f9e:	4604      	mov	r4, r0
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 8007fa0:	4e09      	ldr	r6, [pc, #36]	; (8007fc8 <TimerSetTimeout+0x2c>)
 8007fa2:	6a33      	ldr	r3, [r6, #32]
 8007fa4:	4798      	blx	r3
 8007fa6:	4605      	mov	r5, r0
  TimerObject->IsPending = 1;
 8007fa8:	2301      	movs	r3, #1
 8007faa:	7223      	strb	r3, [r4, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 8007fac:	6827      	ldr	r7, [r4, #0]
 8007fae:	69b6      	ldr	r6, [r6, #24]
 8007fb0:	47b0      	blx	r6
 8007fb2:	4428      	add	r0, r5
 8007fb4:	4287      	cmp	r7, r0
 8007fb6:	d202      	bcs.n	8007fbe <TimerSetTimeout+0x22>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 8007fb8:	47b0      	blx	r6
 8007fba:	4405      	add	r5, r0
 8007fbc:	6025      	str	r5, [r4, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 8007fbe:	4b02      	ldr	r3, [pc, #8]	; (8007fc8 <TimerSetTimeout+0x2c>)
 8007fc0:	689b      	ldr	r3, [r3, #8]
 8007fc2:	6820      	ldr	r0, [r4, #0]
 8007fc4:	4798      	blx	r3
}
 8007fc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007fc8:	08008590 	.word	0x08008590

08007fcc <UTIL_TIMER_Stop>:
  if (NULL != TimerObject)
 8007fcc:	b368      	cbz	r0, 800802a <UTIL_TIMER_Stop+0x5e>
{
 8007fce:	b510      	push	{r4, lr}
 8007fd0:	4602      	mov	r2, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007fd2:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8007fd6:	b672      	cpsid	i
    UTIL_TIMER_Object_t* prev = TimerListHead;
 8007fd8:	4b15      	ldr	r3, [pc, #84]	; (8008030 <UTIL_TIMER_Stop+0x64>)
 8007fda:	6819      	ldr	r1, [r3, #0]
    TimerObject->IsReloadStopped = 1U;
 8007fdc:	2301      	movs	r3, #1
 8007fde:	7283      	strb	r3, [r0, #10]
    if(NULL != TimerListHead)
 8007fe0:	b1e1      	cbz	r1, 800801c <UTIL_TIMER_Stop+0x50>
      TimerObject->IsRunning = 0U;
 8007fe2:	2300      	movs	r3, #0
 8007fe4:	7243      	strb	r3, [r0, #9]
      if( TimerListHead == TimerObject ) /* Stop the Head */
 8007fe6:	4288      	cmp	r0, r1
 8007fe8:	d006      	beq.n	8007ff8 <UTIL_TIMER_Stop+0x2c>
    UTIL_TIMER_Object_t* cur = TimerListHead;
 8007fea:	460b      	mov	r3, r1
        while( cur != NULL )
 8007fec:	b1b3      	cbz	r3, 800801c <UTIL_TIMER_Stop+0x50>
          if( cur == TimerObject )
 8007fee:	4293      	cmp	r3, r2
 8007ff0:	d011      	beq.n	8008016 <UTIL_TIMER_Stop+0x4a>
            prev = cur;
 8007ff2:	4619      	mov	r1, r3
            cur = cur->Next;
 8007ff4:	695b      	ldr	r3, [r3, #20]
 8007ff6:	e7f9      	b.n	8007fec <UTIL_TIMER_Stop+0x20>
          TimerListHead->IsPending = 0;
 8007ff8:	720b      	strb	r3, [r1, #8]
          if( TimerListHead->Next != NULL )
 8007ffa:	6948      	ldr	r0, [r1, #20]
 8007ffc:	b120      	cbz	r0, 8008008 <UTIL_TIMER_Stop+0x3c>
            TimerListHead = TimerListHead->Next;
 8007ffe:	4b0c      	ldr	r3, [pc, #48]	; (8008030 <UTIL_TIMER_Stop+0x64>)
 8008000:	6018      	str	r0, [r3, #0]
            TimerSetTimeout( TimerListHead );
 8008002:	f7ff ffcb 	bl	8007f9c <TimerSetTimeout>
 8008006:	e009      	b.n	800801c <UTIL_TIMER_Stop+0x50>
            UTIL_TimerDriver.StopTimerEvt( );
 8008008:	4b0a      	ldr	r3, [pc, #40]	; (8008034 <UTIL_TIMER_Stop+0x68>)
 800800a:	68db      	ldr	r3, [r3, #12]
 800800c:	4798      	blx	r3
            TimerListHead = NULL;
 800800e:	4b08      	ldr	r3, [pc, #32]	; (8008030 <UTIL_TIMER_Stop+0x64>)
 8008010:	2200      	movs	r2, #0
 8008012:	601a      	str	r2, [r3, #0]
 8008014:	e002      	b.n	800801c <UTIL_TIMER_Stop+0x50>
            if( cur->Next != NULL )
 8008016:	695b      	ldr	r3, [r3, #20]
 8008018:	b123      	cbz	r3, 8008024 <UTIL_TIMER_Stop+0x58>
              prev->Next = cur;
 800801a:	614b      	str	r3, [r1, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800801c:	f384 8810 	msr	PRIMASK, r4
}
 8008020:	2000      	movs	r0, #0
}
 8008022:	bd10      	pop	{r4, pc}
              prev->Next = cur;
 8008024:	2300      	movs	r3, #0
 8008026:	614b      	str	r3, [r1, #20]
 8008028:	e7f8      	b.n	800801c <UTIL_TIMER_Stop+0x50>
    ret = UTIL_TIMER_INVALID_PARAM;
 800802a:	2001      	movs	r0, #1
}
 800802c:	4770      	bx	lr
 800802e:	bf00      	nop
 8008030:	200008c4 	.word	0x200008c4
 8008034:	08008590 	.word	0x08008590

08008038 <TimerInsertTimer>:
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8008038:	4b09      	ldr	r3, [pc, #36]	; (8008060 <TimerInsertTimer+0x28>)
 800803a:	681a      	ldr	r2, [r3, #0]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 800803c:	6953      	ldr	r3, [r2, #20]

  while (cur->Next != NULL )
 800803e:	e001      	b.n	8008044 <TimerInsertTimer+0xc>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
    {
        cur = next;
 8008040:	461a      	mov	r2, r3
        next = next->Next;
 8008042:	695b      	ldr	r3, [r3, #20]
  while (cur->Next != NULL )
 8008044:	6951      	ldr	r1, [r2, #20]
 8008046:	b139      	cbz	r1, 8008058 <TimerInsertTimer+0x20>
    if( TimerObject->Timestamp  > next->Timestamp )
 8008048:	6819      	ldr	r1, [r3, #0]
 800804a:	f8d0 c000 	ldr.w	ip, [r0]
 800804e:	458c      	cmp	ip, r1
 8008050:	d8f6      	bhi.n	8008040 <TimerInsertTimer+0x8>
    }
    else
    {
        cur->Next = TimerObject;
 8008052:	6150      	str	r0, [r2, #20]
        TimerObject->Next = next;
 8008054:	6143      	str	r3, [r0, #20]
        return;
 8008056:	4770      	bx	lr

    }
  }
  cur->Next = TimerObject;
 8008058:	6150      	str	r0, [r2, #20]
  TimerObject->Next = NULL;
 800805a:	2300      	movs	r3, #0
 800805c:	6143      	str	r3, [r0, #20]
}
 800805e:	4770      	bx	lr
 8008060:	200008c4 	.word	0x200008c4

08008064 <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 8008064:	b508      	push	{r3, lr}
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8008066:	4b05      	ldr	r3, [pc, #20]	; (800807c <TimerInsertNewHeadTimer+0x18>)
 8008068:	681b      	ldr	r3, [r3, #0]

  if( cur != NULL )
 800806a:	b10b      	cbz	r3, 8008070 <TimerInsertNewHeadTimer+0xc>
  {
    cur->IsPending = 0;
 800806c:	2200      	movs	r2, #0
 800806e:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 8008070:	6143      	str	r3, [r0, #20]
  TimerListHead = TimerObject;
 8008072:	4b02      	ldr	r3, [pc, #8]	; (800807c <TimerInsertNewHeadTimer+0x18>)
 8008074:	6018      	str	r0, [r3, #0]
  TimerSetTimeout( TimerListHead );
 8008076:	f7ff ff91 	bl	8007f9c <TimerSetTimeout>
}
 800807a:	bd08      	pop	{r3, pc}
 800807c:	200008c4 	.word	0x200008c4

08008080 <UTIL_TIMER_Start>:
{
 8008080:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 8008082:	2800      	cmp	r0, #0
 8008084:	d036      	beq.n	80080f4 <UTIL_TIMER_Start+0x74>
 8008086:	4604      	mov	r4, r0
 8008088:	f7ff ff7a 	bl	8007f80 <TimerExists>
 800808c:	2800      	cmp	r0, #0
 800808e:	d134      	bne.n	80080fa <UTIL_TIMER_Start+0x7a>
 8008090:	7a65      	ldrb	r5, [r4, #9]
 8008092:	2d00      	cmp	r5, #0
 8008094:	d133      	bne.n	80080fe <UTIL_TIMER_Start+0x7e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008096:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800809a:	b672      	cpsid	i
    ticks = TimerObject->ReloadValue;
 800809c:	6867      	ldr	r7, [r4, #4]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 800809e:	4b19      	ldr	r3, [pc, #100]	; (8008104 <UTIL_TIMER_Start+0x84>)
 80080a0:	6a1b      	ldr	r3, [r3, #32]
 80080a2:	4798      	blx	r3
    if( ticks < minValue )
 80080a4:	4287      	cmp	r7, r0
 80080a6:	d300      	bcc.n	80080aa <UTIL_TIMER_Start+0x2a>
    ticks = TimerObject->ReloadValue;
 80080a8:	4638      	mov	r0, r7
    TimerObject->Timestamp = ticks;
 80080aa:	6020      	str	r0, [r4, #0]
    TimerObject->IsPending = 0U;
 80080ac:	2300      	movs	r3, #0
 80080ae:	7223      	strb	r3, [r4, #8]
    TimerObject->IsRunning = 1U;
 80080b0:	2201      	movs	r2, #1
 80080b2:	7262      	strb	r2, [r4, #9]
    TimerObject->IsReloadStopped = 0U;
 80080b4:	72a3      	strb	r3, [r4, #10]
    if( TimerListHead == NULL )
 80080b6:	4b14      	ldr	r3, [pc, #80]	; (8008108 <UTIL_TIMER_Start+0x88>)
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	b183      	cbz	r3, 80080de <UTIL_TIMER_Start+0x5e>
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 80080bc:	4b11      	ldr	r3, [pc, #68]	; (8008104 <UTIL_TIMER_Start+0x84>)
 80080be:	699b      	ldr	r3, [r3, #24]
 80080c0:	4798      	blx	r3
      TimerObject->Timestamp += elapsedTime;
 80080c2:	6823      	ldr	r3, [r4, #0]
 80080c4:	4418      	add	r0, r3
 80080c6:	6020      	str	r0, [r4, #0]
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 80080c8:	4b0f      	ldr	r3, [pc, #60]	; (8008108 <UTIL_TIMER_Start+0x88>)
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	4298      	cmp	r0, r3
 80080d0:	d20c      	bcs.n	80080ec <UTIL_TIMER_Start+0x6c>
        TimerInsertNewHeadTimer( TimerObject);
 80080d2:	4620      	mov	r0, r4
 80080d4:	f7ff ffc6 	bl	8008064 <TimerInsertNewHeadTimer>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80080d8:	f386 8810 	msr	PRIMASK, r6
}
 80080dc:	e00b      	b.n	80080f6 <UTIL_TIMER_Start+0x76>
      UTIL_TimerDriver.SetTimerContext();
 80080de:	4b09      	ldr	r3, [pc, #36]	; (8008104 <UTIL_TIMER_Start+0x84>)
 80080e0:	691b      	ldr	r3, [r3, #16]
 80080e2:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 80080e4:	4620      	mov	r0, r4
 80080e6:	f7ff ffbd 	bl	8008064 <TimerInsertNewHeadTimer>
 80080ea:	e7f5      	b.n	80080d8 <UTIL_TIMER_Start+0x58>
        TimerInsertTimer( TimerObject);
 80080ec:	4620      	mov	r0, r4
 80080ee:	f7ff ffa3 	bl	8008038 <TimerInsertTimer>
 80080f2:	e7f1      	b.n	80080d8 <UTIL_TIMER_Start+0x58>
    ret =  UTIL_TIMER_INVALID_PARAM;
 80080f4:	2501      	movs	r5, #1
}
 80080f6:	4628      	mov	r0, r5
 80080f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ret =  UTIL_TIMER_INVALID_PARAM;
 80080fa:	2501      	movs	r5, #1
 80080fc:	e7fb      	b.n	80080f6 <UTIL_TIMER_Start+0x76>
 80080fe:	2501      	movs	r5, #1
 8008100:	e7f9      	b.n	80080f6 <UTIL_TIMER_Start+0x76>
 8008102:	bf00      	nop
 8008104:	08008590 	.word	0x08008590
 8008108:	200008c4 	.word	0x200008c4

0800810c <UTIL_TIMER_SetPeriod>:
  if(NULL == TimerObject)
 800810c:	b198      	cbz	r0, 8008136 <UTIL_TIMER_SetPeriod+0x2a>
{
 800810e:	b510      	push	{r4, lr}
 8008110:	4604      	mov	r4, r0
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 8008112:	4b0a      	ldr	r3, [pc, #40]	; (800813c <UTIL_TIMER_SetPeriod+0x30>)
 8008114:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008116:	4608      	mov	r0, r1
 8008118:	4798      	blx	r3
 800811a:	6060      	str	r0, [r4, #4]
    if(TimerExists(TimerObject))
 800811c:	4620      	mov	r0, r4
 800811e:	f7ff ff2f 	bl	8007f80 <TimerExists>
 8008122:	b908      	cbnz	r0, 8008128 <UTIL_TIMER_SetPeriod+0x1c>
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 8008124:	2000      	movs	r0, #0
}
 8008126:	bd10      	pop	{r4, pc}
      (void)UTIL_TIMER_Stop(TimerObject);
 8008128:	4620      	mov	r0, r4
 800812a:	f7ff ff4f 	bl	8007fcc <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 800812e:	4620      	mov	r0, r4
 8008130:	f7ff ffa6 	bl	8008080 <UTIL_TIMER_Start>
 8008134:	e7f7      	b.n	8008126 <UTIL_TIMER_SetPeriod+0x1a>
	  ret = UTIL_TIMER_INVALID_PARAM;
 8008136:	2001      	movs	r0, #1
}
 8008138:	4770      	bx	lr
 800813a:	bf00      	nop
 800813c:	08008590 	.word	0x08008590

08008140 <UTIL_TIMER_IRQ_Handler>:
{
 8008140:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008142:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8008146:	b672      	cpsid	i
  old  =  UTIL_TimerDriver.GetTimerContext( );
 8008148:	4c1e      	ldr	r4, [pc, #120]	; (80081c4 <UTIL_TIMER_IRQ_Handler+0x84>)
 800814a:	6963      	ldr	r3, [r4, #20]
 800814c:	4798      	blx	r3
 800814e:	4606      	mov	r6, r0
  now  =  UTIL_TimerDriver.SetTimerContext( );
 8008150:	6923      	ldr	r3, [r4, #16]
 8008152:	4798      	blx	r3
  DeltaContext = now  - old; /*intentional wrap around */
 8008154:	1b84      	subs	r4, r0, r6
  if ( TimerListHead != NULL )
 8008156:	4b1c      	ldr	r3, [pc, #112]	; (80081c8 <UTIL_TIMER_IRQ_Handler+0x88>)
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	b923      	cbnz	r3, 8008166 <UTIL_TIMER_IRQ_Handler+0x26>
 800815c:	e018      	b.n	8008190 <UTIL_TIMER_IRQ_Handler+0x50>
        cur->Timestamp = 0;
 800815e:	2200      	movs	r2, #0
 8008160:	601a      	str	r2, [r3, #0]
      cur = cur->Next;
 8008162:	695b      	ldr	r3, [r3, #20]
    } while(cur != NULL);
 8008164:	b1a3      	cbz	r3, 8008190 <UTIL_TIMER_IRQ_Handler+0x50>
      if (cur->Timestamp > DeltaContext)
 8008166:	681a      	ldr	r2, [r3, #0]
 8008168:	42a2      	cmp	r2, r4
 800816a:	d9f8      	bls.n	800815e <UTIL_TIMER_IRQ_Handler+0x1e>
        cur->Timestamp -= DeltaContext;
 800816c:	1a31      	subs	r1, r6, r0
 800816e:	440a      	add	r2, r1
 8008170:	601a      	str	r2, [r3, #0]
 8008172:	e7f6      	b.n	8008162 <UTIL_TIMER_IRQ_Handler+0x22>
      cur = TimerListHead;
 8008174:	4b14      	ldr	r3, [pc, #80]	; (80081c8 <UTIL_TIMER_IRQ_Handler+0x88>)
 8008176:	681c      	ldr	r4, [r3, #0]
      TimerListHead = TimerListHead->Next;
 8008178:	6962      	ldr	r2, [r4, #20]
 800817a:	601a      	str	r2, [r3, #0]
      cur->IsPending = 0;
 800817c:	2300      	movs	r3, #0
 800817e:	7223      	strb	r3, [r4, #8]
      cur->IsRunning = 0;
 8008180:	7263      	strb	r3, [r4, #9]
      cur->Callback(cur->argument);
 8008182:	68e3      	ldr	r3, [r4, #12]
 8008184:	6920      	ldr	r0, [r4, #16]
 8008186:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 8008188:	8963      	ldrh	r3, [r4, #10]
 800818a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800818e:	d012      	beq.n	80081b6 <UTIL_TIMER_IRQ_Handler+0x76>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 8008190:	4b0d      	ldr	r3, [pc, #52]	; (80081c8 <UTIL_TIMER_IRQ_Handler+0x88>)
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	b13b      	cbz	r3, 80081a6 <UTIL_TIMER_IRQ_Handler+0x66>
 8008196:	681c      	ldr	r4, [r3, #0]
 8008198:	2c00      	cmp	r4, #0
 800819a:	d0eb      	beq.n	8008174 <UTIL_TIMER_IRQ_Handler+0x34>
 800819c:	4b09      	ldr	r3, [pc, #36]	; (80081c4 <UTIL_TIMER_IRQ_Handler+0x84>)
 800819e:	699b      	ldr	r3, [r3, #24]
 80081a0:	4798      	blx	r3
 80081a2:	4284      	cmp	r4, r0
 80081a4:	d3e6      	bcc.n	8008174 <UTIL_TIMER_IRQ_Handler+0x34>
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 80081a6:	4b08      	ldr	r3, [pc, #32]	; (80081c8 <UTIL_TIMER_IRQ_Handler+0x88>)
 80081a8:	6818      	ldr	r0, [r3, #0]
 80081aa:	b108      	cbz	r0, 80081b0 <UTIL_TIMER_IRQ_Handler+0x70>
 80081ac:	7a03      	ldrb	r3, [r0, #8]
 80081ae:	b133      	cbz	r3, 80081be <UTIL_TIMER_IRQ_Handler+0x7e>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80081b0:	f385 8810 	msr	PRIMASK, r5
}
 80081b4:	bd70      	pop	{r4, r5, r6, pc}
        (void)UTIL_TIMER_Start(cur);
 80081b6:	4620      	mov	r0, r4
 80081b8:	f7ff ff62 	bl	8008080 <UTIL_TIMER_Start>
 80081bc:	e7e8      	b.n	8008190 <UTIL_TIMER_IRQ_Handler+0x50>
    TimerSetTimeout( TimerListHead );
 80081be:	f7ff feed 	bl	8007f9c <TimerSetTimeout>
 80081c2:	e7f5      	b.n	80081b0 <UTIL_TIMER_IRQ_Handler+0x70>
 80081c4:	08008590 	.word	0x08008590
 80081c8:	200008c4 	.word	0x200008c4

080081cc <ee_skip_atoi>:
  return sc - s;
}
#endif

static int ee_skip_atoi(const char **s)
{
 80081cc:	4601      	mov	r1, r0
  int i = 0;
 80081ce:	2000      	movs	r0, #0
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 80081d0:	e007      	b.n	80081e2 <ee_skip_atoi+0x16>
 80081d2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80081d6:	1c53      	adds	r3, r2, #1
 80081d8:	600b      	str	r3, [r1, #0]
 80081da:	7813      	ldrb	r3, [r2, #0]
 80081dc:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 80081e0:	3830      	subs	r0, #48	; 0x30
 80081e2:	680a      	ldr	r2, [r1, #0]
 80081e4:	7813      	ldrb	r3, [r2, #0]
 80081e6:	3b30      	subs	r3, #48	; 0x30
 80081e8:	b2db      	uxtb	r3, r3
 80081ea:	2b09      	cmp	r3, #9
 80081ec:	d9f1      	bls.n	80081d2 <ee_skip_atoi+0x6>
  return i;
}
 80081ee:	4770      	bx	lr

080081f0 <ee_number>:

#define ASSIGN_STR(_c)  do { *str++ = (_c); max_size--; if (max_size == 0) return str; } while (0)

static char *ee_number(char *str, int max_size, long num, int base, int size, int precision, int type)
{
 80081f0:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
 80081f4:	b093      	sub	sp, #76	; 0x4c
 80081f6:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 80081f8:	9e1c      	ldr	r6, [sp, #112]	; 0x70
  char c;
  char sign, tmp[66];
  char *dig = lower_digits;
  int i;

  if (type & UPPERCASE)  dig = upper_digits;
 80081fa:	f016 0f40 	tst.w	r6, #64	; 0x40
 80081fe:	d110      	bne.n	8008222 <ee_number+0x32>
  char *dig = lower_digits;
 8008200:	f8df a0f8 	ldr.w	sl, [pc, #248]	; 80082fc <ee_number+0x10c>
#ifdef TINY_PRINTF
#else
  if (type & LEFT) type &= ~ZEROPAD;
#endif
  if (base < 2 || base > 36) return 0;
 8008204:	1e9f      	subs	r7, r3, #2
 8008206:	2f22      	cmp	r7, #34	; 0x22
 8008208:	d875      	bhi.n	80082f6 <ee_number+0x106>

  c = (type & ZEROPAD) ? '0' : ' ';
 800820a:	f016 0401 	ands.w	r4, r6, #1
 800820e:	d00b      	beq.n	8008228 <ee_number+0x38>
 8008210:	f04f 0e30 	mov.w	lr, #48	; 0x30
  sign = 0;
  if (type & SIGN)
 8008214:	f016 0f02 	tst.w	r6, #2
 8008218:	d00f      	beq.n	800823a <ee_number+0x4a>
  {
    if (num < 0)
 800821a:	2a00      	cmp	r2, #0
 800821c:	db07      	blt.n	800822e <ee_number+0x3e>
  sign = 0;
 800821e:	2700      	movs	r7, #0
 8008220:	e00c      	b.n	800823c <ee_number+0x4c>
  if (type & UPPERCASE)  dig = upper_digits;
 8008222:	f8df a0dc 	ldr.w	sl, [pc, #220]	; 8008300 <ee_number+0x110>
 8008226:	e7ed      	b.n	8008204 <ee_number+0x14>
  c = (type & ZEROPAD) ? '0' : ' ';
 8008228:	f04f 0e20 	mov.w	lr, #32
 800822c:	e7f2      	b.n	8008214 <ee_number+0x24>
    {
      sign = '-';
      num = -num;
 800822e:	4252      	negs	r2, r2
      size--;
 8008230:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 8008232:	3e01      	subs	r6, #1
 8008234:	961a      	str	r6, [sp, #104]	; 0x68
      sign = '-';
 8008236:	272d      	movs	r7, #45	; 0x2d
 8008238:	e000      	b.n	800823c <ee_number+0x4c>
  sign = 0;
 800823a:	2700      	movs	r7, #0
  }
#endif

  i = 0;

  if (num == 0)
 800823c:	bb5a      	cbnz	r2, 8008296 <ee_number+0xa6>
    tmp[i++] = '0';
 800823e:	2330      	movs	r3, #48	; 0x30
 8008240:	f88d 3004 	strb.w	r3, [sp, #4]
 8008244:	f04f 0c01 	mov.w	ip, #1
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
      num = ((unsigned long) num) / (unsigned) base;
    }
  }

  if (i > precision) precision = i;
 8008248:	45ac      	cmp	ip, r5
 800824a:	dd00      	ble.n	800824e <ee_number+0x5e>
 800824c:	4665      	mov	r5, ip
  size -= precision;
 800824e:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8008250:	1b5b      	subs	r3, r3, r5
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 8008252:	b31c      	cbz	r4, 800829c <ee_number+0xac>
  if (sign) ASSIGN_STR(sign);
 8008254:	b11f      	cbz	r7, 800825e <ee_number+0x6e>
 8008256:	f800 7b01 	strb.w	r7, [r0], #1
 800825a:	3901      	subs	r1, #1
 800825c:	d007      	beq.n	800826e <ee_number+0x7e>
    }
  }
#endif

#ifdef TINY_PRINTF
  while (size-- > 0) ASSIGN_STR(c);
 800825e:	2b00      	cmp	r3, #0
 8008260:	f103 33ff 	add.w	r3, r3, #4294967295
 8008264:	dd24      	ble.n	80082b0 <ee_number+0xc0>
 8008266:	f800 eb01 	strb.w	lr, [r0], #1
 800826a:	3901      	subs	r1, #1
 800826c:	d1f7      	bne.n	800825e <ee_number+0x6e>
  while (i < precision--) ASSIGN_STR('0');
  while (i-- > 0) ASSIGN_STR(tmp[i]);
  while (size-- > 0) ASSIGN_STR(' ');

  return str;
}
 800826e:	b013      	add	sp, #76	; 0x4c
 8008270:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 8008274:	fbb2 f6f3 	udiv	r6, r2, r3
 8008278:	fb03 2216 	mls	r2, r3, r6, r2
 800827c:	f81a 8002 	ldrb.w	r8, [sl, r2]
 8008280:	f10c 0248 	add.w	r2, ip, #72	; 0x48
 8008284:	446a      	add	r2, sp
 8008286:	f802 8c44 	strb.w	r8, [r2, #-68]
      num = ((unsigned long) num) / (unsigned) base;
 800828a:	4632      	mov	r2, r6
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 800828c:	f10c 0c01 	add.w	ip, ip, #1
    while (num != 0)
 8008290:	2a00      	cmp	r2, #0
 8008292:	d1ef      	bne.n	8008274 <ee_number+0x84>
 8008294:	e7d8      	b.n	8008248 <ee_number+0x58>
  i = 0;
 8008296:	f04f 0c00 	mov.w	ip, #0
 800829a:	e7f9      	b.n	8008290 <ee_number+0xa0>
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 800829c:	2b00      	cmp	r3, #0
 800829e:	f103 33ff 	add.w	r3, r3, #4294967295
 80082a2:	ddd7      	ble.n	8008254 <ee_number+0x64>
 80082a4:	2220      	movs	r2, #32
 80082a6:	f800 2b01 	strb.w	r2, [r0], #1
 80082aa:	3901      	subs	r1, #1
 80082ac:	d1f6      	bne.n	800829c <ee_number+0xac>
 80082ae:	e7de      	b.n	800826e <ee_number+0x7e>
  while (i < precision--) ASSIGN_STR('0');
 80082b0:	4565      	cmp	r5, ip
 80082b2:	f105 35ff 	add.w	r5, r5, #4294967295
 80082b6:	dd05      	ble.n	80082c4 <ee_number+0xd4>
 80082b8:	2230      	movs	r2, #48	; 0x30
 80082ba:	f800 2b01 	strb.w	r2, [r0], #1
 80082be:	3901      	subs	r1, #1
 80082c0:	d1f6      	bne.n	80082b0 <ee_number+0xc0>
 80082c2:	e7d4      	b.n	800826e <ee_number+0x7e>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 80082c4:	4662      	mov	r2, ip
 80082c6:	2a00      	cmp	r2, #0
 80082c8:	f10c 3cff 	add.w	ip, ip, #4294967295
 80082cc:	dd09      	ble.n	80082e2 <ee_number+0xf2>
 80082ce:	f10c 0248 	add.w	r2, ip, #72	; 0x48
 80082d2:	446a      	add	r2, sp
 80082d4:	f812 2c44 	ldrb.w	r2, [r2, #-68]
 80082d8:	f800 2b01 	strb.w	r2, [r0], #1
 80082dc:	3901      	subs	r1, #1
 80082de:	d1f1      	bne.n	80082c4 <ee_number+0xd4>
 80082e0:	e7c5      	b.n	800826e <ee_number+0x7e>
  while (size-- > 0) ASSIGN_STR(' ');
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	f103 33ff 	add.w	r3, r3, #4294967295
 80082e8:	ddc1      	ble.n	800826e <ee_number+0x7e>
 80082ea:	2220      	movs	r2, #32
 80082ec:	f800 2b01 	strb.w	r2, [r0], #1
 80082f0:	3901      	subs	r1, #1
 80082f2:	d1f6      	bne.n	80082e2 <ee_number+0xf2>
 80082f4:	e7bb      	b.n	800826e <ee_number+0x7e>
  if (base < 2 || base > 36) return 0;
 80082f6:	2000      	movs	r0, #0
 80082f8:	e7b9      	b.n	800826e <ee_number+0x7e>
 80082fa:	bf00      	nop
 80082fc:	08008d2c 	.word	0x08008d2c
 8008300:	08008d04 	.word	0x08008d04

08008304 <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 8008304:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008308:	b087      	sub	sp, #28
 800830a:	9205      	str	r2, [sp, #20]
 800830c:	9304      	str	r3, [sp, #16]

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 800830e:	1e0f      	subs	r7, r1, #0
 8008310:	f340 80b8 	ble.w	8008484 <tiny_vsnprintf_like+0x180>
 8008314:	4606      	mov	r6, r0
  {
    return 0;
  }

  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 8008316:	4604      	mov	r4, r0
 8008318:	e004      	b.n	8008324 <tiny_vsnprintf_like+0x20>
  {
    CHECK_STR_SIZE(buf, str, size);

    if (*fmt != '%')
    {
      *str++ = *fmt;
 800831a:	f804 2b01 	strb.w	r2, [r4], #1
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 800831e:	9b05      	ldr	r3, [sp, #20]
 8008320:	3301      	adds	r3, #1
 8008322:	9305      	str	r3, [sp, #20]
 8008324:	9905      	ldr	r1, [sp, #20]
 8008326:	780a      	ldrb	r2, [r1, #0]
 8008328:	b922      	cbnz	r2, 8008334 <tiny_vsnprintf_like+0x30>
 800832a:	1ba3      	subs	r3, r4, r6
 800832c:	1e78      	subs	r0, r7, #1
 800832e:	4283      	cmp	r3, r0
 8008330:	f2c0 80a2 	blt.w	8008478 <tiny_vsnprintf_like+0x174>
    CHECK_STR_SIZE(buf, str, size);
 8008334:	1ba3      	subs	r3, r4, r6
 8008336:	f107 38ff 	add.w	r8, r7, #4294967295
 800833a:	4543      	cmp	r3, r8
 800833c:	f280 809c 	bge.w	8008478 <tiny_vsnprintf_like+0x174>
    if (*fmt != '%')
 8008340:	2a25      	cmp	r2, #37	; 0x25
 8008342:	d1ea      	bne.n	800831a <tiny_vsnprintf_like+0x16>

    // Process flags
    flags = 0;
#ifdef TINY_PRINTF
    /* Support %0, but not %-, %+, %space and %# */
    fmt++;
 8008344:	1c4b      	adds	r3, r1, #1
 8008346:	9305      	str	r3, [sp, #20]
    if (*fmt == '0')
 8008348:	784b      	ldrb	r3, [r1, #1]
 800834a:	2b30      	cmp	r3, #48	; 0x30
 800834c:	d020      	beq.n	8008390 <tiny_vsnprintf_like+0x8c>
    flags = 0;
 800834e:	f04f 0900 	mov.w	r9, #0
    }
#endif

    // Get field width
    field_width = -1;
    if (is_digit(*fmt))
 8008352:	3b30      	subs	r3, #48	; 0x30
 8008354:	b2db      	uxtb	r3, r3
 8008356:	2b09      	cmp	r3, #9
 8008358:	d91d      	bls.n	8008396 <tiny_vsnprintf_like+0x92>
    field_width = -1;
 800835a:	f04f 35ff 	mov.w	r5, #4294967295
#endif

    // Default base
    base = 10;

    switch (*fmt)
 800835e:	9b05      	ldr	r3, [sp, #20]
 8008360:	781a      	ldrb	r2, [r3, #0]
 8008362:	f1a2 0358 	sub.w	r3, r2, #88	; 0x58
 8008366:	2b20      	cmp	r3, #32
 8008368:	d867      	bhi.n	800843a <tiny_vsnprintf_like+0x136>
 800836a:	e8df f003 	tbb	[pc, r3]
 800836e:	664a      	.short	0x664a
 8008370:	66666666 	.word	0x66666666
 8008374:	66666666 	.word	0x66666666
 8008378:	66621e66 	.word	0x66621e66
 800837c:	62666666 	.word	0x62666666
 8008380:	66666666 	.word	0x66666666
 8008384:	66666666 	.word	0x66666666
 8008388:	19662866 	.word	0x19662866
 800838c:	6666      	.short	0x6666
 800838e:	7c          	.byte	0x7c
 800838f:	00          	.byte	0x00
      flags |= ZEROPAD;
 8008390:	f04f 0901 	mov.w	r9, #1
 8008394:	e7dd      	b.n	8008352 <tiny_vsnprintf_like+0x4e>
      field_width = ee_skip_atoi(&fmt);
 8008396:	a805      	add	r0, sp, #20
 8008398:	f7ff ff18 	bl	80081cc <ee_skip_atoi>
 800839c:	4605      	mov	r5, r0
 800839e:	e7de      	b.n	800835e <tiny_vsnprintf_like+0x5a>
    switch (*fmt)
 80083a0:	230a      	movs	r3, #10
 80083a2:	e031      	b.n	8008408 <tiny_vsnprintf_like+0x104>
      case 'c':
#ifdef TINY_PRINTF
#else
        if (!(flags & LEFT))
#endif
          while (--field_width > 0) *str++ = ' ';
 80083a4:	2320      	movs	r3, #32
 80083a6:	f804 3b01 	strb.w	r3, [r4], #1
 80083aa:	3d01      	subs	r5, #1
 80083ac:	2d00      	cmp	r5, #0
 80083ae:	dcf9      	bgt.n	80083a4 <tiny_vsnprintf_like+0xa0>
        *str++ = (unsigned char) va_arg(args, int);
 80083b0:	9b04      	ldr	r3, [sp, #16]
 80083b2:	1d1a      	adds	r2, r3, #4
 80083b4:	9204      	str	r2, [sp, #16]
 80083b6:	781b      	ldrb	r3, [r3, #0]
 80083b8:	f804 3b01 	strb.w	r3, [r4], #1
#ifdef TINY_PRINTF
#else
        while (--field_width > 0) *str++ = ' ';
#endif
        continue;
 80083bc:	e7af      	b.n	800831e <tiny_vsnprintf_like+0x1a>

      case 's':
        s = va_arg(args, char *);
 80083be:	9b04      	ldr	r3, [sp, #16]
 80083c0:	1d1a      	adds	r2, r3, #4
 80083c2:	9204      	str	r2, [sp, #16]
 80083c4:	f8d3 8000 	ldr.w	r8, [r3]
        if (!s) s = "<NULL>";
 80083c8:	f1b8 0f00 	cmp.w	r8, #0
 80083cc:	d003      	beq.n	80083d6 <tiny_vsnprintf_like+0xd2>
#ifdef TINY_PRINTF
        len = strlen(s);
 80083ce:	4640      	mov	r0, r8
 80083d0:	f7f7 fed2 	bl	8000178 <strlen>
#else
        len = strnlen(s, precision);
        if (!(flags & LEFT))
#endif
          while (len < field_width--) *str++ = ' ';
 80083d4:	e006      	b.n	80083e4 <tiny_vsnprintf_like+0xe0>
        if (!s) s = "<NULL>";
 80083d6:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 8008488 <tiny_vsnprintf_like+0x184>
 80083da:	e7f8      	b.n	80083ce <tiny_vsnprintf_like+0xca>
          while (len < field_width--) *str++ = ' ';
 80083dc:	2220      	movs	r2, #32
 80083de:	f804 2b01 	strb.w	r2, [r4], #1
 80083e2:	461d      	mov	r5, r3
 80083e4:	1e6b      	subs	r3, r5, #1
 80083e6:	4285      	cmp	r5, r0
 80083e8:	dcf8      	bgt.n	80083dc <tiny_vsnprintf_like+0xd8>
        for (i = 0; i < len; ++i) *str++ = *s++;
 80083ea:	2200      	movs	r2, #0
 80083ec:	e006      	b.n	80083fc <tiny_vsnprintf_like+0xf8>
 80083ee:	4643      	mov	r3, r8
 80083f0:	f813 1b01 	ldrb.w	r1, [r3], #1
 80083f4:	f804 1b01 	strb.w	r1, [r4], #1
 80083f8:	3201      	adds	r2, #1
 80083fa:	4698      	mov	r8, r3
 80083fc:	4282      	cmp	r2, r0
 80083fe:	dbf6      	blt.n	80083ee <tiny_vsnprintf_like+0xea>
 8008400:	e78d      	b.n	800831e <tiny_vsnprintf_like+0x1a>
        base = 8;
        break;
#endif

      case 'X':
        flags |= UPPERCASE;
 8008402:	f049 0940 	orr.w	r9, r9, #64	; 0x40

      case 'x':
        base = 16;
 8008406:	2310      	movs	r3, #16
        continue;
    }

    if (qualifier == 'l')
      num = va_arg(args, unsigned long);
    else if (flags & SIGN)
 8008408:	f019 0f02 	tst.w	r9, #2
 800840c:	d02f      	beq.n	800846e <tiny_vsnprintf_like+0x16a>
      num = va_arg(args, int);
 800840e:	9a04      	ldr	r2, [sp, #16]
 8008410:	1d11      	adds	r1, r2, #4
 8008412:	9104      	str	r1, [sp, #16]
 8008414:	6812      	ldr	r2, [r2, #0]
    else
      num = va_arg(args, unsigned int);

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 8008416:	1ba1      	subs	r1, r4, r6
 8008418:	f8cd 9008 	str.w	r9, [sp, #8]
 800841c:	f04f 30ff 	mov.w	r0, #4294967295
 8008420:	9001      	str	r0, [sp, #4]
 8008422:	9500      	str	r5, [sp, #0]
 8008424:	eba8 0101 	sub.w	r1, r8, r1
 8008428:	4620      	mov	r0, r4
 800842a:	f7ff fee1 	bl	80081f0 <ee_number>
 800842e:	4604      	mov	r4, r0
 8008430:	e775      	b.n	800831e <tiny_vsnprintf_like+0x1a>
        flags |= SIGN;
 8008432:	f049 0902 	orr.w	r9, r9, #2
    base = 10;
 8008436:	230a      	movs	r3, #10
 8008438:	e7e6      	b.n	8008408 <tiny_vsnprintf_like+0x104>
        if (*fmt != '%') *str++ = '%';
 800843a:	2a25      	cmp	r2, #37	; 0x25
 800843c:	d002      	beq.n	8008444 <tiny_vsnprintf_like+0x140>
 800843e:	2325      	movs	r3, #37	; 0x25
 8008440:	f804 3b01 	strb.w	r3, [r4], #1
        CHECK_STR_SIZE(buf, str, size);
 8008444:	1ba3      	subs	r3, r4, r6
 8008446:	4598      	cmp	r8, r3
 8008448:	dd0f      	ble.n	800846a <tiny_vsnprintf_like+0x166>
        if (*fmt)
 800844a:	9b05      	ldr	r3, [sp, #20]
 800844c:	781a      	ldrb	r2, [r3, #0]
 800844e:	b13a      	cbz	r2, 8008460 <tiny_vsnprintf_like+0x15c>
          *str++ = *fmt;
 8008450:	f804 2b01 	strb.w	r2, [r4], #1
        CHECK_STR_SIZE(buf, str, size);
 8008454:	1ba3      	subs	r3, r4, r6
 8008456:	4598      	cmp	r8, r3
 8008458:	f73f af61 	bgt.w	800831e <tiny_vsnprintf_like+0x1a>
    base = 10;
 800845c:	230a      	movs	r3, #10
    if (qualifier == 'l')
 800845e:	e7d3      	b.n	8008408 <tiny_vsnprintf_like+0x104>
          --fmt;
 8008460:	3b01      	subs	r3, #1
 8008462:	9305      	str	r3, [sp, #20]
 8008464:	e7f6      	b.n	8008454 <tiny_vsnprintf_like+0x150>
        base = 16;
 8008466:	2310      	movs	r3, #16
 8008468:	e7ce      	b.n	8008408 <tiny_vsnprintf_like+0x104>
    base = 10;
 800846a:	230a      	movs	r3, #10
 800846c:	e7cc      	b.n	8008408 <tiny_vsnprintf_like+0x104>
      num = va_arg(args, unsigned int);
 800846e:	9a04      	ldr	r2, [sp, #16]
 8008470:	1d11      	adds	r1, r2, #4
 8008472:	9104      	str	r1, [sp, #16]
 8008474:	6812      	ldr	r2, [r2, #0]
 8008476:	e7ce      	b.n	8008416 <tiny_vsnprintf_like+0x112>
  }

  *str = '\0';
 8008478:	2300      	movs	r3, #0
 800847a:	7023      	strb	r3, [r4, #0]
  return str - buf;
 800847c:	1ba0      	subs	r0, r4, r6
}
 800847e:	b007      	add	sp, #28
 8008480:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    return 0;
 8008484:	2000      	movs	r0, #0
 8008486:	e7fa      	b.n	800847e <tiny_vsnprintf_like+0x17a>
 8008488:	08008d54 	.word	0x08008d54

0800848c <__libc_init_array>:
 800848c:	b570      	push	{r4, r5, r6, lr}
 800848e:	4d0d      	ldr	r5, [pc, #52]	; (80084c4 <__libc_init_array+0x38>)
 8008490:	4c0d      	ldr	r4, [pc, #52]	; (80084c8 <__libc_init_array+0x3c>)
 8008492:	1b64      	subs	r4, r4, r5
 8008494:	10a4      	asrs	r4, r4, #2
 8008496:	2600      	movs	r6, #0
 8008498:	42a6      	cmp	r6, r4
 800849a:	d109      	bne.n	80084b0 <__libc_init_array+0x24>
 800849c:	4d0b      	ldr	r5, [pc, #44]	; (80084cc <__libc_init_array+0x40>)
 800849e:	4c0c      	ldr	r4, [pc, #48]	; (80084d0 <__libc_init_array+0x44>)
 80084a0:	f000 f82e 	bl	8008500 <_init>
 80084a4:	1b64      	subs	r4, r4, r5
 80084a6:	10a4      	asrs	r4, r4, #2
 80084a8:	2600      	movs	r6, #0
 80084aa:	42a6      	cmp	r6, r4
 80084ac:	d105      	bne.n	80084ba <__libc_init_array+0x2e>
 80084ae:	bd70      	pop	{r4, r5, r6, pc}
 80084b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80084b4:	4798      	blx	r3
 80084b6:	3601      	adds	r6, #1
 80084b8:	e7ee      	b.n	8008498 <__libc_init_array+0xc>
 80084ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80084be:	4798      	blx	r3
 80084c0:	3601      	adds	r6, #1
 80084c2:	e7f2      	b.n	80084aa <__libc_init_array+0x1e>
 80084c4:	08008d68 	.word	0x08008d68
 80084c8:	08008d68 	.word	0x08008d68
 80084cc:	08008d68 	.word	0x08008d68
 80084d0:	08008d6c 	.word	0x08008d6c

080084d4 <memcpy>:
 80084d4:	440a      	add	r2, r1
 80084d6:	4291      	cmp	r1, r2
 80084d8:	f100 33ff 	add.w	r3, r0, #4294967295
 80084dc:	d100      	bne.n	80084e0 <memcpy+0xc>
 80084de:	4770      	bx	lr
 80084e0:	b510      	push	{r4, lr}
 80084e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80084e6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80084ea:	4291      	cmp	r1, r2
 80084ec:	d1f9      	bne.n	80084e2 <memcpy+0xe>
 80084ee:	bd10      	pop	{r4, pc}

080084f0 <memset>:
 80084f0:	4402      	add	r2, r0
 80084f2:	4603      	mov	r3, r0
 80084f4:	4293      	cmp	r3, r2
 80084f6:	d100      	bne.n	80084fa <memset+0xa>
 80084f8:	4770      	bx	lr
 80084fa:	f803 1b01 	strb.w	r1, [r3], #1
 80084fe:	e7f9      	b.n	80084f4 <memset+0x4>

08008500 <_init>:
 8008500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008502:	bf00      	nop
 8008504:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008506:	bc08      	pop	{r3}
 8008508:	469e      	mov	lr, r3
 800850a:	4770      	bx	lr

0800850c <_fini>:
 800850c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800850e:	bf00      	nop
 8008510:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008512:	bc08      	pop	{r3}
 8008514:	469e      	mov	lr, r3
 8008516:	4770      	bx	lr
