avril 09 13:39:41 1712662781.903415 [HW]   # /dev/cpu_dma_latency set to 2 us
avril 09 13:39:41 [0m1712662781.920232 [ENB_APP]   nfapi running mode: VNF
avril 09 13:39:41 [0m1712662781.920243 [GNB_APP]   Getting GNBSParams
avril 09 13:39:42 [0m1712662782.920403 [ITTI]   Starting itti queue: TASK_UNKNOWN as task 0
avril 09 13:39:42 [0m1712662782.920454 [ITTI]   Starting itti queue: TASK_TIMER as task 1
avril 09 13:39:42 [0m1712662782.920458 [ITTI]   Starting itti queue: TASK_L2L1 as task 2
avril 09 13:39:42 [0m1712662782.920465 [ITTI]   Starting itti queue: TASK_BM as task 3
avril 09 13:39:42 [0m1712662782.920470 [ITTI]   Starting itti queue: TASK_PHY_ENB as task 4
avril 09 13:39:42 [0m1712662782.920473 [ITTI]   Starting itti queue: TASK_MAC_GNB as task 5
avril 09 13:39:42 [0m1712662782.920477 [ITTI]   Starting itti queue: TASK_RLC_ENB as task 6
avril 09 13:39:42 [0m1712662782.920480 [ITTI]   Starting itti queue: TASK_RRC_ENB_NB_IoT as task 7
avril 09 13:39:42 [0m1712662782.920483 [ITTI]   Starting itti queue: TASK_PDCP_ENB as task 8
avril 09 13:39:42 [0m1712662782.920486 [ITTI]   Starting itti queue: TASK_PDCP_GNB as task 9
avril 09 13:39:42 [0m1712662782.920491 [ITTI]   Starting itti queue: TASK_DATA_FORWARDING as task 10
avril 09 13:39:42 [0m1712662782.920495 [ITTI]   Starting itti queue: TASK_END_MARKER as task 11
avril 09 13:39:42 [0m1712662782.920498 [ITTI]   Starting itti queue: TASK_RRC_ENB as task 12
avril 09 13:39:42 [0m1712662782.920502 [ITTI]   Starting itti queue: TASK_RRC_GNB as task 13
avril 09 13:39:42 [0m1712662782.920506 [ITTI]   Starting itti queue: TASK_RAL_ENB as task 14
avril 09 13:39:42 [0m1712662782.920510 [ITTI]   Starting itti queue: TASK_S1AP as task 15
avril 09 13:39:42 [0m1712662782.920514 [ITTI]   Starting itti queue: TASK_NGAP as task 16
avril 09 13:39:42 [0m1712662782.920518 [ITTI]   Starting itti queue: TASK_X2AP as task 17
avril 09 13:39:42 [0m1712662782.920522 [ITTI]   Starting itti queue: TASK_M2AP_ENB as task 18
avril 09 13:39:42 [0m1712662782.920526 [ITTI]   Starting itti queue: TASK_M2AP_MCE as task 19
avril 09 13:39:42 [0m1712662782.920529 [ITTI]   Starting itti queue: TASK_M3AP as task 20
avril 09 13:39:42 [0m1712662782.920532 [ITTI]   Starting itti queue: TASK_M3AP_MME as task 21
avril 09 13:39:42 [0m1712662782.920536 [ITTI]   Starting itti queue: TASK_M3AP_MCE as task 22
avril 09 13:39:42 [0m1712662782.920539 [ITTI]   Starting itti queue: TASK_SCTP as task 23
avril 09 13:39:42 [0m1712662782.920542 [ITTI]   Starting itti queue: TASK_ENB_APP as task 24
avril 09 13:39:42 [0m1712662782.920546 [ITTI]   Starting itti queue: TASK_GNB_APP as task 25
avril 09 13:39:42 [0m1712662782.920550 [ITTI]   Starting itti queue: TASK_MCE_APP as task 26
avril 09 13:39:42 [0m1712662782.920553 [ITTI]   Starting itti queue: TASK_MME_APP as task 27
avril 09 13:39:42 [0m1712662782.920557 [ITTI]   Starting itti queue: TASK_PHY_UE as task 28
avril 09 13:39:42 [0m1712662782.920560 [ITTI]   Starting itti queue: TASK_MAC_UE as task 29
avril 09 13:39:42 [0m1712662782.920565 [ITTI]   Starting itti queue: TASK_RLC_UE as task 30
avril 09 13:39:42 [0m1712662782.920569 [ITTI]   Starting itti queue: TASK_PDCP_UE as task 31
avril 09 13:39:42 [0m1712662782.920572 [ITTI]   Starting itti queue: TASK_RRC_UE as task 32
avril 09 13:39:42 [0m1712662782.920575 [ITTI]   Starting itti queue: TASK_RRC_NRUE as task 33
avril 09 13:39:42 [0m1712662782.920580 [ITTI]   Starting itti queue: TASK_NAS_UE as task 34
avril 09 13:39:42 [0m1712662782.920584 [ITTI]   Starting itti queue: TASK_RAL_UE as task 35
avril 09 13:39:42 [0m1712662782.920587 [ITTI]   Starting itti queue: TASK_GTPV1_U as task 36
avril 09 13:39:42 [0m1712662782.920590 [ITTI]   Starting itti queue: TASK_CU_F1 as task 37
avril 09 13:39:42 [0m1712662782.920594 [ITTI]   Starting itti queue: TASK_DU_F1 as task 38
avril 09 13:39:42 [0m1712662782.920598 [ITTI]   Starting itti queue: TASK_CUCP_E1 as task 39
avril 09 13:39:42 [0m1712662782.920601 [ITTI]   Starting itti queue: TASK_CUUP_E1 as task 40
avril 09 13:39:42 [0m1712662782.920604 [ITTI]   Starting itti queue: TASK_RRC_UE_SIM as task 41
avril 09 13:39:42 [0m1712662782.920608 [ITTI]   Starting itti queue: TASK_RRC_GNB_SIM as task 42
avril 09 13:39:42 [0m1712662782.920613 [ITTI]   Starting itti queue: TASK_RRC_NSA_UE as task 43
avril 09 13:39:42 [0m1712662782.920616 [ITTI]   Starting itti queue: TASK_RRC_NSA_NRUE as task 44
avril 09 13:39:42 [0m1712662782.920620 [ITTI]   Starting itti queue: TASK_NAS_NRUE as task 45
avril 09 13:39:42 [0m1712662782.920640 [OPT]   OPT disabled
avril 09 13:39:42 [0m1712662782.920642 [HW]   Version: Branch: nfapi-fixes-NTUST Abrev. Hash: 6066156c98 Date: Tue Apr 9 11:08:52 2024 +0200
avril 09 13:39:42 [0m1712662782.920738 [PHY]   create_gNB_tasks() Task ready initialize structures
avril 09 13:39:42 [0m1712662782.920780 [NR_PHY]   RC.gNB = 0x55ed9f7f70e0
avril 09 13:39:42 [0m1712662782.920783 [PHY]   No prs_config configuration found..!!
avril 09 13:39:42 [0m1712662782.920864 [GNB_APP]   pdsch_AntennaPorts N1 1 N2 1 XP 1 pusch_AntennaPorts 1
avril 09 13:39:42 [0m1712662782.920866 [GNB_APP]   minTXRXTIME 6
avril 09 13:39:42 [0m1712662782.920867 [GNB_APP]   SIB1 TDA 1
avril 09 13:39:42 [0m1712662782.920868 [GNB_APP]   CSI-RS 0, SRS 0, 256 QAM may be on
avril 09 13:39:42 [0m1712662782.920994 [RRC]   Read in ServingCellConfigCommon (PhysCellId 0, ABSFREQSSB 641280, DLBand 78, ABSFREQPOINTA 640008, DLBW 106,RACH_TargetReceivedPower -96
avril 09 13:39:42 [0m1712662782.920997 [NR_MAC]   NR band duplex spacing is 0 KHz (nr_bandtable[37].band = 78)
avril 09 13:39:42 [0m1712662782.920999 [RRC]   absoluteFrequencySSB 641280 corresponds to 3619200000 Hz
avril 09 13:39:42 [0m1712662782.921001 [NR_MAC]   NR band duplex spacing is 0 KHz (nr_bandtable[37].band = 78)
avril 09 13:39:42 [0m1712662782.921002 [NR_MAC]   NR band 78, duplex mode TDD, duplex spacing = 0 KHz
avril 09 13:39:42 [0m1712662782.921004 [NR_MAC]   NR band duplex spacing is 0 KHz (nr_bandtable[37].band = 78)
avril 09 13:39:42 [0m1712662782.921005 [NR_MAC]   NR band 78, duplex mode TDD, duplex spacing = 0 KHz
avril 09 13:39:42 [0m1712662782.921154 [MAC]   [MAIN] Init function start:nb_nr_macrlc_inst=1
avril 09 13:39:42 [0m1712662782.921172 [UTIL]   Creating thread MAC_STATS with affinity -1 and priority 2
avril 09 13:39:42 [0m1712662782.922784 [UTIL]   threadCreate for MAC_STATS, affinity ffffffff, priority 2
avril 09 13:39:42 [0m1712662782.932680 [PHY]   Installing callbacks for IF_Module - UL_indication
avril 09 13:39:42 [0m1712662782.932693 [MAC]   Allocating shared L1/L2 interface structure for instance 0 @ 0x55ed9f8121a0
avril 09 13:39:42 [0m1712662782.932702 [NR_MAC]   Configuring common parameters from NR ServingCellConfig
avril 09 13:39:42 [0m1712662782.932704 [NR_MAC]   DL_Bandwidth:40
avril 09 13:39:42 [0m1712662782.932706 [NR_MAC]   NR band duplex spacing is 0 KHz (nr_bandtable[37].band = 78)
avril 09 13:39:42 [0m1712662782.932709 [NR_MAC]   DL_Bandwidth:40
avril 09 13:39:42 [0m1712662782.932710 [NR_MAC]   NR band duplex spacing is 0 KHz (nr_bandtable[37].band = 78)
avril 09 13:39:42 [0m1712662782.932711 [NR_MAC]   NR band duplex spacing is 0 KHz (nr_bandtable[37].band = 78)
avril 09 13:39:42 [0m1712662782.932712 [NR_MAC]   NR band 78, duplex mode TDD, duplex spacing = 0 KHz
avril 09 13:39:42 [0m1712662782.932715 [NR_MAC]   ssb_OffsetPointA 86, ssb_SubcarrierOffset 0
avril 09 13:39:42 [0m1712662782.932717 [NR_MAC]   Set RX antenna number to 1, Set TX antenna number to 1 (num ssb 1: 80000000,0)
avril 09 13:39:42 [0m1712662782.932718 [NR_MAC]   Setting TDD configuration period to 6
avril 09 13:39:42 [0m1712662782.932722 [NR_MAC]   TDD has been properly configurated
avril 09 13:39:42 [0m1712662782.932740 [NR_MAC]   PUSCH Target 200, PUCCH Target 150, PUCCH Failure 10, PUSCH Failure 10
avril 09 13:39:42 [0m1712662782.932744 [ENB_APP]   nfapi running mode: VNF
avril 09 13:39:42 [0mCMDLINE: "./nr-softmodem" "-O" "../../../targets/PROJECTS/GENERIC-LTE-EPC/CONF/rcc.band78.tm1.106PRB.nfapi.conf" "--nfapi" "VNF" "--sa" "--log_config.global_log_options" "wall_clock" "--emulate-l1" "--MACRLCs.[0].ulsch_max_frame_inactivity" "0" 
avril 09 13:39:42 [CONFIG] get parameters from libconfig ../../../targets/PROJECTS/GENERIC-LTE-EPC/CONF/rcc.band78.tm1.106PRB.nfapi.conf [LIBCONFIG] Path for include directive set to: ../../../targets/PROJECTS/GENERIC-LTE-EPC/CONF
avril 09 13:39:42 [CONFIG] function config_libconfig_init returned 0
avril 09 13:39:42 [CONFIG] config module libconfig loaded
avril 09 13:39:42 [LIBCONFIG] config: 2/2 parameters successfully set, (2 to default value)
avril 09 13:39:42 [CONFIG] debug flags: 0x00000000
avril 09 13:39:42 [LIBCONFIG] log_config: 3/3 parameters successfully set, (1 to default value)
avril 09 13:39:42 [LIBCONFIG] log_config: 53/53 parameters successfully set, (52 to default value)
avril 09 13:39:42 [LIBCONFIG] log_config: 53/53 parameters successfully set, (53 to default value)
avril 09 13:39:42 [LIBCONFIG] log_config: 16/16 parameters successfully set, (16 to default value)
avril 09 13:39:42 [LIBCONFIG] log_config: 16/16 parameters successfully set, (16 to default value)
avril 09 13:39:42 log init done
avril 09 13:39:42 Reading in command-line options
avril 09 13:39:42 [LIBCONFIG] (root): 40/40 parameters successfully set, (37 to default value)
avril 09 13:39:42 [LIBCONFIG] (root): 6/6 parameters successfully set, (5 to default value)
avril 09 13:39:42 [LIBCONFIG] (root): 2/2 parameters successfully set, (0 to default value)
avril 09 13:39:42 [LIBCONFIG] list L1s not found in config file ../../../targets/PROJECTS/GENERIC-LTE-EPC/CONF/rcc.band78.tm1.106PRB.nfapi.conf 
avril 09 13:39:42 [LIBCONFIG] list RUs not found in config file ../../../targets/PROJECTS/GENERIC-LTE-EPC/CONF/rcc.band78.tm1.106PRB.nfapi.conf 
avril 09 13:39:42 [LIBCONFIG] list THREAD_STRUCT not found in config file ../../../targets/PROJECTS/GENERIC-LTE-EPC/CONF/rcc.band78.tm1.106PRB.nfapi.conf 
avril 09 13:39:42 [CONFIG] parallel_conf is set to 2
avril 09 13:39:42 [CONFIG] worker_conf is set to 1
avril 09 13:39:42 Configuration: nb_rrc_inst 1, nb_nr_L1_inst 0, nb_ru 0
avril 09 13:39:42 [LIBCONFIG] TTracer: 3/3 parameters successfully set, (3 to default value)
avril 09 13:39:42 configuring for RAU/RRU
avril 09 13:39:42 [LIBCONFIG] opt: 3/3 parameters successfully set, (3 to default value)
avril 09 13:39:42 [LIBCONFIG] gNBs.[0]: 30/30 parameters successfully set, (20 to default value)
avril 09 13:39:42 [LIBCONFIG] MACRLCs.[0]: 34/34 parameters successfully set, (24 to default value)
avril 09 13:39:42 [LIBCONFIG] list gNBs.[0].E1_INTERFACE not found in config file ../../../targets/PROJECTS/GENERIC-LTE-EPC/CONF/rcc.band78.tm1.106PRB.nfapi.conf 
avril 09 13:39:42 [LIBCONFIG] (root): 2/2 parameters successfully set, (0 to default value)
avril 09 13:39:42 [LIBCONFIG] gNBs.[0]: 30/30 parameters successfully set, (20 to default value)
avril 09 13:39:42 [LIBCONFIG] list prs_config not found in config file ../../../targets/PROJECTS/GENERIC-LTE-EPC/CONF/rcc.band78.tm1.106PRB.nfapi.conf 
avril 09 13:39:42 [LIBCONFIG] (root): 2/2 parameters successfully set, (0 to default value)
avril 09 13:39:42 [LIBCONFIG] gNBs.[0]: 30/30 parameters successfully set, (20 to default value)
avril 09 13:39:42 [LIBCONFIG] MACRLCs.[0]: 34/34 parameters successfully set, (24 to default value)
avril 09 13:39:42 [LIBCONFIG] gNBs.[0].servingCellConfigCommon.[0]: 60/60 parameters successfully set, (9 to default value)
avril 09 13:39:42 [LIBCONFIG] list gNBs.[0].servingCellConfigDedicated not found in config file ../../../targets/PROJECTS/GENERIC-LTE-EPC/CONF/rcc.band78.tm1.106PRB.nfapi.conf 
avril 09 13:39:42 [LIBCONFIG] gNBs.[0]: 30/30 parameters successfully set, (20 to default value)
avril 09 13:39:42 [LIBCONFIG] MACRLCs.[0]: 34/34 parameters successfully set, (24 to default value)
avril 09 13:39:42 [LIBCONFIG] list gNBs.[0].E1_INTERFACE not found in config file ../../../targets/PROJECTS/GENERIC-LTE-EPC/CONF/rcc.band78.tm1.106PRB.nfapi.conf 
avril 09 13:39:42 [LIBCONFIG] gNBs.[0]: 30/30 parameters successfully set, (20 to default value)
avril 09 13:39:42 [LIBCONFIG] MACRLCs.[0]: 34/34 parameters successfully set, (24 to default value)
avril 09 13:39:42 [LIBCONFIG] list gNBs.[0].E1_INTERFACE not found in config file ../../../targets/PROJECTS/GENERIC-LTE-EPC/CONF/rcc.band78.tm1.106PRB.nfapi.conf 
avril 09 13:39:42 **************** vnf_port:50001
avril 09 13:39:42 13451712971 [I] 2378555392: nfapi_trace_init: NFAPI_TRACE_LEVEL='info'
avril 09 13:39:42 13451712980 [I] 2378555392: configure_nr_nfapi_vnf: [VNF] configure_nr_nfapi_vnf() vnf.p7_vnfs[0].config:0x55ed9f818520 VNF ADDRESS:127.0.0.1:50001
avril 09 13:39:42 13451712984 [I] 2378555392: configure_nr_nfapi_vnf: [VNF] Creating VNF NFAPI start thread configure_nr_nfapi_vnf
avril 09 13:39:42 13451715316 [I] 2378555392: configure_nr_nfapi_vnf: [VNF] Created VNF NFAPI start thread configure_nr_nfapi_vnf
avril 09 13:39:42 13451715323 [I] 2256520768: vnf_nr_start_thread: [VNF] VNF NFAPI thread - nfapi_vnf_start()vnf_nr_start_thread
avril 09 13:39:42 13451715336 [I] 2256520768: nfapi_nr_vnf_start: nfapi_nr_vnf_start()
avril 09 13:39:42 13451715338 [I] 2256520768: nfapi_nr_vnf_start: Starting P5 VNF connection on port 50001
avril 09 13:39:42 **************** RETURNED FROM configure_nfapi_vnf() vnf_port:50001
avril 09 13:39:42 [LIBCONFIG] (root): 2/2 parameters successfully set, (0 to default value)
avril 09 13:39:42 13451715360 [I] 2256520768: nfapi_nr_vnf_start: P5 socket created... 99
avril 09 13:39:42 13451715365 [N] 2256520768: nfapi_nr_vnf_start: VNF Setting the SCTP_INITMSG
avril 09 13:39:42 13451715367 [I] 2256520768: nfapi_nr_vnf_start: IPV4 binding to port 50001
avril 09 13:39:42 13451715372 [I] 2256520768: nfapi_nr_vnf_start: bind succeeded..99.
avril 09 13:39:42 [LIBCONFIG] gNBs.[0]: 30/30 parameters successfully set, (20 to default value)
avril 09 13:39:42 13451715393 [I] 2256520768: nfapi_nr_vnf_start: listen succeeded...
avril 09 13:39:42 [93m1712662782.935187 [GNB_APP]   no slices transported via F1 Setup Request!
avril 09 13:39:42 [0m1712662782.935193 [NR_RRC]   SIB1 freq: offsetToPointA 86
avril 09 13:39:42 [0m1712662782.935222 [NR_MAC]   NR band duplex spacing is 0 KHz (nr_bandtable[37].band = 78)
avril 09 13:39:42 [0m1712662782.935224 [NR_MAC]   NR band 78, duplex mode TDD, duplex spacing = 0 KHz
avril 09 13:39:42 [0m1712662782.935275 [GNB_APP]   F1AP: gNB idx 0 gNB_DU_id 3584, gNB_DU_name gNB-Eurecom-5GNRBox, TAC 1 MCC/MNC/length 1/1/2 cellID 12345678
avril 09 13:39:42 [0m1712662782.935278 [GNB_APP]   ngran_DU: Configuring Cell 0 for TDD
avril 09 13:39:42 [0m1712662782.935300 [PHY]   create_gNB_tasks() RC.nb_nr_L1_inst:0
avril 09 13:39:42 [0m1712662782.935302 [GNB_APP]   Allocating gNB_RRC_INST for 1 instances
avril 09 13:39:42 [0m1712662782.935431 [GNB_APP]   SDAP layer is disabled
avril 09 13:39:42 [0m1712662782.935433 [GNB_APP]   Data Radio Bearer count 1
avril 09 13:39:42 [0m1712662782.935498 [NR_RRC]   do_SIB23_NR, size 9 
avril 09 13:39:42  [0m1712662782.935734 [PDCP]   pdcp init,usegtp 
avril 09 13:39:42 [0m1712662782.935832 [GNB_APP]   default drx 0
avril 09 13:39:42 [0m1712662782.935838 [GNB_APP]   [gNB 0] gNB_app_register for instance 0
avril 09 13:39:42 [0m1712662782.935842 [UTIL]   Creating thread TASK_SCTP with affinity -1 and priority 50
avril 09 13:39:42 [0m1712662782.937658 [UTIL]   threadCreate for TASK_SCTP, affinity ffffffff, priority 50
avril 09 13:39:42 [0m1712662782.940171 [ITTI]   Created Posix thread TASK_SCTP
avril 09 13:39:42 [0m1712662782.940178 [X2AP]   X2AP is disabled.
avril 09 13:39:42 [0m1712662782.940210 [UTIL]   Creating thread TASK_NGAP with affinity -1 and priority 50
avril 09 13:39:42 [0m1712662782.941642 [UTIL]   threadCreate for TASK_NGAP, affinity ffffffff, priority 50
avril 09 13:39:42 [0m1712662782.944137 [ITTI]   Created Posix thread TASK_NGAP
avril 09 13:39:42 [0m1712662782.944144 [UTIL]   Creating thread TASK_GNB_APP with affinity -1 and priority 50
avril 09 13:39:42 [0m1712662782.944181 [NGAP]   Registered new gNB[0] and macro gNB id 3584
avril 09 13:39:42 [0m1712662782.944189 [NGAP]   [gNB 0] check the amf registration state
avril 09 13:39:42 [0m1712662782.944828 [NGAP]   3584 -> 0000e000
avril 09 13:39:42 [0m1712662782.945594 [UTIL]   threadCreate for TASK_GNB_APP, affinity ffffffff, priority 50
avril 09 13:39:42 [0m1712662782.947982 [ITTI]   Created Posix thread TASK_GNB_APP
avril 09 13:39:42 [0m1712662782.947990 [UTIL]   Creating thread TASK_RRC_GNB with affinity -1 and priority 50
avril 09 13:39:42 [0m1712662782.948107 [GNB_APP]   [gNB 0] Received NGAP_REGISTER_GNB_CNF: associated AMF 1
avril 09 13:39:42 [0m1712662782.949497 [UTIL]   threadCreate for TASK_RRC_GNB, affinity ffffffff, priority 50
avril 09 13:39:42 [0m1712662782.951687 [ITTI]   Created Posix thread TASK_RRC_GNB
avril 09 13:39:42 [0m1712662782.951759 [GTPU]   Configuring GTPu
avril 09 13:39:42 [0m1712662782.951765 [NR_RRC]   Entering main loop of NR_RRC message task
avril 09 13:39:42 [0m1712662782.951773 [NR_RRC]   Received F1 Setup Request from gNB_DU 3584 (gNB-Eurecom-5GNRBox) on assoc_id -1
avril 09 13:39:42 [0m1712662782.951801 [GTPU]   SA mode 
avril 09 13:39:42 [0m1712662782.951806 [GTPU]   Configuring GTPu address : 192.168.70.129, port : 2152
avril 09 13:39:42 [0m1712662782.951808 [GTPU]   Initializing UDP for local address 192.168.70.129 with port 2152
avril 09 13:39:42 [0m1712662782.951837 [GTPU]   Created gtpu instance id: 101
avril 09 13:39:42 [0m1712662782.951842 [UTIL]   Creating thread TASK_GTPV1_U with affinity -1 and priority 50
avril 09 13:39:42 [0m1712662782.951851 [RRC]   Accepting DU 3584 (gNB-Eurecom-5GNRBox), sending F1 Setup Response
avril 09 13:39:42 [0m1712662782.951853 [RRC]   DU uses RRC version 17.3.0
avril 09 13:39:42 [0m1712662782.951861 [MAC]   received F1 Setup Response from CU (null)
avril 09 13:39:42 [0m1712662782.951862 [MAC]   CU uses RRC version 17.3.0
avril 09 13:39:42 [0m1712662782.951865 [NR_RRC]   Accepting new CU-UP ID 3584 name gNB-Eurecom-5GNRBox (assoc_id -1)
avril 09 13:39:42 [0m1712662782.953504 [UTIL]   threadCreate for TASK_GTPV1_U, affinity ffffffff, priority 50
avril 09 13:39:42 [0m1712662782.955861 [ITTI]   Created Posix thread TASK_GTPV1_U
avril 09 13:39:44 [0m[LIBCONFIG] gNBs.[0].plmn_list.[0]: 3/3 parameters successfully set, (0 to default value)
avril 09 13:39:44 [LIBCONFIG] (root): 2/2 parameters successfully set, (0 to default value)
avril 09 13:39:44 [LIBCONFIG] gNBs.[0]: 30/30 parameters successfully set, (20 to default value)
avril 09 13:39:44 NRRRC 0: Southbound Transport local_mac
avril 09 13:39:44 [LIBCONFIG] gNBs.[0]: 30/30 parameters successfully set, (20 to default value)
avril 09 13:39:44 [LIBCONFIG] MACRLCs.[0]: 34/34 parameters successfully set, (24 to default value)
avril 09 13:39:44 [LIBCONFIG] list gNBs.[0].E1_INTERFACE not found in config file ../../../targets/PROJECTS/GENERIC-LTE-EPC/CONF/rcc.band78.tm1.106PRB.nfapi.conf 
avril 09 13:39:44 [LIBCONFIG] gNBs.[0].plmn_list.[0]: 3/3 parameters successfully set, (0 to default value)
avril 09 13:39:44 [LIBCONFIG] security: 4/4 parameters successfully set, (0 to default value)
avril 09 13:39:44 [LIBCONFIG] gNBs.[0]: 30/30 parameters successfully set, (20 to default value)
avril 09 13:39:44 [LIBCONFIG] MACRLCs.[0]: 34/34 parameters successfully set, (24 to default value)
avril 09 13:39:44 [LIBCONFIG] list gNBs.[0].E1_INTERFACE not found in config file ../../../targets/PROJECTS/GENERIC-LTE-EPC/CONF/rcc.band78.tm1.106PRB.nfapi.conf 
avril 09 13:39:44 [LIBCONFIG] gNBs.[0]: 30/30 parameters successfully set, (20 to default value)
avril 09 13:39:44 [LIBCONFIG] MACRLCs.[0]: 34/34 parameters successfully set, (24 to default value)
avril 09 13:39:44 [LIBCONFIG] list gNBs.[0].E1_INTERFACE not found in config file ../../../targets/PROJECTS/GENERIC-LTE-EPC/CONF/rcc.band78.tm1.106PRB.nfapi.conf 
avril 09 13:39:44 [LIBCONFIG] gNBs.[0]: 30/30 parameters successfully set, (20 to default value)
avril 09 13:39:44 [LIBCONFIG] MACRLCs.[0]: 34/34 parameters successfully set, (24 to default value)
avril 09 13:39:44 [LIBCONFIG] list gNBs.[0].E1_INTERFACE not found in config file ../../../targets/PROJECTS/GENERIC-LTE-EPC/CONF/rcc.band78.tm1.106PRB.nfapi.conf 
avril 09 13:39:44 [LIBCONFIG] eNBs.[0]: 1/1 parameters successfully set, (1 to default value)
avril 09 13:39:44 [LIBCONFIG] gNBs.[0]: 1/1 parameters successfully set, (1 to default value)
avril 09 13:39:44 [LIBCONFIG] (root): 2/2 parameters successfully set, (0 to default value)
avril 09 13:39:44 [LIBCONFIG] gNBs.[0]: 30/30 parameters successfully set, (20 to default value)
avril 09 13:39:44 [LIBCONFIG] gNBs.[0].plmn_list.[0]: 3/3 parameters successfully set, (0 to default value)
avril 09 13:39:44 [LIBCONFIG] gNBs.[0].plmn_list.[0].snssaiList.[0]: 2/2 parameters successfully set, (1 to default value)
avril 09 13:39:44 [LIBCONFIG] gNBs.[0].amf_ip_address.[0]: 4/4 parameters successfully set, (0 to default value)
avril 09 13:39:44 [LIBCONFIG] gNBs.[0].SCTP: 2/2 parameters successfully set, (0 to default value)
avril 09 13:39:44 [LIBCONFIG] gNBs.[0].NETWORK_INTERFACES: 10/10 parameters successfully set, (3 to default value)
avril 09 13:39:44 [LIBCONFIG] gNBs.[0].NETWORK_INTERFACES: 10/10 parameters successfully set, (3 to default value)
avril 09 13:39:44 [LIBCONFIG] gNBs.[0]: 30/30 parameters successfully set, (20 to default value)
avril 09 13:39:44 [LIBCONFIG] MACRLCs.[0]: 34/34 parameters successfully set, (24 to default value)
avril 09 13:39:44 [LIBCONFIG] list gNBs.[0].E1_INTERFACE not found in config file ../../../targets/PROJECTS/GENERIC-LTE-EPC/CONF/rcc.band78.tm1.106PRB.nfapi.conf 
avril 09 13:39:44 [LIBCONFIG] (root): 2/2 parameters successfully set, (0 to default value)
avril 09 13:39:44 [LIBCONFIG] gNBs.[0]: 30/30 parameters successfully set, (20 to default value)
avril 09 13:39:44 [LIBCONFIG] gNBs.[0].plmn_list.[0]: 3/3 parameters successfully set, (0 to default value)
avril 09 13:39:44 [LIBCONFIG] gNBs.[0].plmn_list.[0].snssaiList.[0]: 2/2 parameters successfully set, (1 to default value)
avril 09 13:39:44 [LIBCONFIG] (root): 2/2 parameters successfully set, (0 to default value)
avril 09 13:39:44 [LIBCONFIG] gNBs.[0].NETWORK_INTERFACES: 10/10 parameters successfully set, (3 to default value)
avril 09 13:39:44 NFAPI*** - mutex and cond created - will block shortly for completion of PNF connection
avril 09 13:39:44 START MAIN THREADS
avril 09 13:39:44 RC.nb_nr_L1_inst:0
avril 09 13:39:44 wait_gNBs()
avril 09 13:39:44 Waiting for gNB L1 instances to all get configured ... sleeping 50ms (nb_nr_sL1_inst 0)
avril 09 13:39:44 gNB L1 are configured
avril 09 13:39:44 About to Init RU threads RC.nb_RU:0
avril 09 13:39:44 Entering ITTI signals handler
avril 09 13:39:44 TYPE <CTRL-C> TO TERMINATE
avril 09 13:39:44 13453707842 [I] 2256520768: nfapi_nr_vnf_start: Accepting connection from PNF...
avril 09 13:39:44 13453707868 [I] 2256520768: nfapi_nr_vnf_start: PNF connection (fd:102) accepted from 127.0.0.1:40760 
avril 09 13:39:44 13453707943 [I] 2256520768: nfapi_nr_vnf_start: MALLOC nfapi_vnf_pnf_info_t for pnf_list pnf:0x7f1868000b70
avril 09 13:39:44 13453707946 [I] 2256520768: pnf_nr_connection_indication_cb: [VNF] pnf connection indication idx:0
avril 09 13:39:44 13453707947 [I] 2256520768: oai_create_gnb: oai_create_gnb() gNB is now configured
avril 09 13:39:44 13453707993 [I] 2256520768: nfapi_nr_vnf_start: VNF Association ID = 62
avril 09 13:39:44 13453707995 [I] 2256520768: nfapi_nr_vnf_start: VNF Receiver window size = 67108856
avril 09 13:39:44 13453707996 [I] 2256520768: nfapi_nr_vnf_start: VNF In Streams = 5
avril 09 13:39:44 13453707996 [I] 2256520768: nfapi_nr_vnf_start: VNF Out Streams = 5
avril 09 13:39:44 13453708036 [I] 2256520768: vnf_nr_handle_pnf_param_response: Received PNF_PARAM.reponse
avril 09 13:39:44 13453708039 [I] 2256520768: pnf_nr_param_resp_cb: [VNF] pnf param response idx:0 error:0
avril 09 13:39:44 13453708041 [I] 2256520768: pnf_nr_param_resp_cb: [VNF] (PHY:0) phy_config_idx:0
avril 09 13:39:44 13453708042 [I] 2256520768: nfapi_vnf_phy_info_list_add: Adding phy p5_idx:0 phy_id:1
avril 09 13:39:44 13453708042 [I] 2256520768: pnf_nr_param_resp_cb: [VNF] (PHY:0) (RF0) 0
avril 09 13:39:44 13453708043 [I] 2256520768: pnf_nr_param_resp_cb: [VNF] (PHY:0) (RF1) 0
avril 09 13:39:44 13453708044 [I] 2256520768: pnf_nr_param_resp_cb: Hard coded num phy rf to 2
avril 09 13:39:44 13453708089 [I] 2256520768: vnf_nr_handle_pnf_config_response: Received PNF_CONFIG_RESPONSE
avril 09 13:39:44 13453708091 [I] 2256520768: pnf_nr_config_resp_cb: [VNF] pnf config response idx:0 resp[header[phy_id:0 message_id:103 message_length:1]]
avril 09 13:39:44 13453708131 [I] 2256520768: vnf_nr_handle_pnf_start_response: Received PNF_START_RESPONSE
avril 09 13:39:44 13453708133 [I] 2256520768: pnf_nr_start_resp_cb: [VNF] pnf start response idx:0 config:0x55ed9f8186a0 user_data:0x55ed9ddf2e20 p7_vnf[config:0x55ed9f818520 thread_started:0]
avril 09 13:39:44 13453709984 [I] 2256520768: pnf_nr_start_resp_cb: [VNF] Sending NFAPI_VNF_PARAM_REQUEST phy_id:1
avril 09 13:39:44 Calling sched_setscheduler(79)
avril 09 13:39:44 13453710026 [I] 1996478016: vnf_nr_p7_thread_start: [VNF] Creating VNF NFAPI P7 start thread vnf_nr_p7_thread_start
avril 09 13:39:44 13453710081 [I] 2256520768: vnf_nr_handle_param_response: Received PARAM_RESPONSE
avril 09 13:39:44 13453710090 [I] 2256520768: vnf_nr_handle_param_response: PNF P7 IPv4 address: 127.0.0.1
avril 09 13:39:44 13453710092 [I] 2256520768: vnf_nr_handle_param_response: PNF P7 IPv6 address: ::
avril 09 13:39:44 13453710092 [I] 2256520768: vnf_nr_handle_param_response: PNF P7 Port: 23235
avril 09 13:39:44 13453710093 [I] 2256520768: nr_param_resp_cb: [VNF] Received NFAPI_PARAM_RESP idx:0 phy_id:1
avril 09 13:39:44 13453710095 [I] 2256520768: nr_param_resp_cb: [VNF] 0.1 pnf p7 127.0.0.1:23235 timing 30 1 0 1
avril 09 13:39:44 13453710096 [I] 2256520768: nfapi_vnf_p7_add_pnf: nfapi_vnf_p7_add_pnf(config:0x55ed9f818520 phy_id:1 pnf_addr:127.0.0.1 pnf_p7_port:23235)
avril 09 13:39:44 13453710098 [I] 2256520768: vnf_p7_connection_info_list_add: vnf_p7_connection_info_list_add()
avril 09 13:39:44 13453710100 [I] 2256520768: nr_param_resp_cb: [VNF] Send NFAPI_CONFIG_REQUEST
avril 09 13:39:44 13453710100 [I] 2256520768: nr_param_resp_cb: [VNF] Local_port:23491
avril 09 13:39:44 13453710101 [I] 2256520768: nr_param_resp_cb: [VNF] Local_addr:127.0.0.1
avril 09 13:39:44 13453710102 [I] 2256520768: nr_param_resp_cb: 
avril 09 13:39:44 [VNF]Timing window tag : 286 Timing window:30
avril 09 13:39:44 carrier_config
avril 09 13:39:44   bw t 4097 l 0 v 40
avril 09 13:39:44   freq t 4098 l 0 v 3600120
avril 09 13:39:44   dl_k0[0] t 0 l 0 v 0
avril 09 13:39:44   dl_k0[1] t 4099 l 0 v 0
avril 09 13:39:44   dl_k0[2] t 0 l 0 v 0
avril 09 13:39:44   dl_k0[3] t 0 l 0 v 0
avril 09 13:39:44   dl_k0[4] t 0 l 0 v 0
avril 09 13:39:44   dl_grid_size[0] t 0 l 0 v 0
avril 09 13:39:44   dl_grid_size[1] t 4100 l 0 v 106
avril 09 13:39:44   dl_grid_size[2] t 0 l 0 v 0
avril 09 13:39:44   dl_grid_size[3] t 0 l 0 v 0
avril 09 13:39:44   dl_grid_size[4] t 0 l 0 v 0
avril 09 13:39:44   num_tx_ant t 4101 l 0 v 1
avril 09 13:39:44   uplink_bandwidth t 4102 l 0 v 40
avril 09 13:39:44   uplink_frequency t 4103 l 0 v 3600120
avril 09 13:39:44   ul_k0[0] t 0 l 0 v 0
avril 09 13:39:44   ul_k0[1] t 4104 l 0 v 0
avril 09 13:39:44   ul_k0[2] t 0 l 0 v 0
avril 09 13:39:44   ul_k0[3] t 0 l 0 v 0
avril 09 13:39:44   ul_k0[4] t 0 l 0 v 0
avril 09 13:39:44   ul_grid_size[0] t 0 l 0 v 0
avril 09 13:39:44   ul_grid_size[1] t 4105 l 0 v 106
avril 09 13:39:44   ul_grid_size[2] t 0 l 0 v 0
avril 09 13:39:44   ul_grid_size[3] t 0 l 0 v 0
avril 09 13:39:44   ul_grid_size[4] t 0 l 0 v 0
avril 09 13:39:44   num_rx_ant t 4106 l 0 v 1
avril 09 13:39:44   frequency_shift_7p5khz t 0 l 0 v 0
avril 09 13:39:44 prach_config
avril 09 13:39:44   prach_sequence_length t 4113 l 0 v 1
avril 09 13:39:44   prach_sub_c_spacing t 4114 l 0 v 1
avril 09 13:39:44   restricted_set_config t 4115 l 0 v 0
avril 09 13:39:44   num_prach_fd_occasions t 4116 l 0 v 1
avril 09 13:39:44   prach_ConfigurationIndex t 4137 l 0 v 98
avril 09 13:39:44     prach_root_sequence_index t 4117 l 24281 v 1
avril 09 13:39:44     num_root_sequences t 4118 l 0 v 16
avril 09 13:39:44     k1 t 4119 l 0 v 0
avril 09 13:39:44     prach_zero_corr_conf t 4120 l 28524 v 13
avril 09 13:39:44     num_unused_root_sequences t 4121 l 26996 v 0
avril 09 13:39:44   ssb_per_rach t 4123 l 0 v 3
avril 09 13:39:44   prach_multiple_carriers_in_a_band t 0 l 0 v 0
avril 09 13:39:44 [VNF] Sent NFAPI_VNF_CONFIG_REQ num_tlv:127
avril 09 13:39:44 13453710561 [I] 2256520768: vnf_nr_handle_config_response: Received CONFIG_RESPONSE
avril 09 13:39:44 13453710564 [I] 2256520768: nr_config_resp_cb: [VNF] Received NFAPI_CONFIG_RESP idx:0 phy_id:1
avril 09 13:39:44 13453710565 [I] 2256520768: nr_config_resp_cb: [VNF] Calling oai_enb_init()
avril 09 13:39:44 13453711324 [I] 1988085312: vnf_nr_p7_start_thread: vnf_nr_p7_start_thread()
avril 09 13:39:44 13453711331 [I] 1988085312: nfapi_nr_vnf_p7_start: nfapi_nr_vnf_p7_start()
avril 09 13:39:44 13453711332 [I] 1988085312: nfapi_nr_vnf_p7_start: Initialising VNF P7 port:50011
avril 09 13:39:44 13453711345 [I] 1988085312: nfapi_nr_vnf_p7_start: VNF P7 socket created...
avril 09 13:39:44 13453711347 [I] 1988085312: nfapi_nr_vnf_p7_start: VNF P7 setsockopt succeeded...
avril 09 13:39:44 13453711349 [I] 1988085312: nfapi_nr_vnf_p7_start: VNF P7 binding too 0.0.0.0:50011
avril 09 13:39:44 13453711352 [I] 1988085312: nfapi_nr_vnf_p7_start: VNF P7 bind succeeded...
avril 09 13:39:50 13459263356 [I] 2256520768: vnf_nr_handle_start_response: Received START_RESPONSE
avril 09 13:39:50 13459263364 [I] 2256520768: nr_start_resp_cb: [VNF] Received NFAPI_START_RESP idx:0 phy_id:1
avril 09 13:39:50 13459263367 [I] 2256520768: nfapi_vnf_p7_add_pnf: nfapi_vnf_p7_add_pnf(config:0x55ed9f818520 phy_id:1 pnf_addr:127.0.0.1 pnf_p7_port:23235)
avril 09 13:39:50 13459263370 [I] 2256520768: vnf_p7_connection_info_list_add: vnf_p7_connection_info_list_add()
avril 09 13:39:50 13459266878 [N] 1988085312: vnf_nr_p7_read_dispatch_message: reallocing rx buffer 20
avril 09 13:39:50 13459276288 [N] 1988085312: vnf_nr_p7_read_dispatch_message: reallocing rx buffer 76
avril 09 13:39:50 1712662790.520743 [PHY]   pack_ul_tti_request SFN/Slot:1.19
avril 09 13:39:50 [0m1712662790.563183 [PHY]   pack_ul_tti_request SFN/Slot:3.19
avril 09 13:39:50 [0m1712662790.605896 [PHY]   pack_ul_tti_request SFN/Slot:5.19
avril 09 13:39:50 [0m1712662790.648832 [PHY]   pack_ul_tti_request SFN/Slot:7.19
avril 09 13:39:50 [0m1712662790.692144 [PHY]   pack_ul_tti_request SFN/Slot:9.19
avril 09 13:39:50 [0m1712662790.735314 [PHY]   pack_ul_tti_request SFN/Slot:11.19
avril 09 13:39:50 [0m1712662790.777635 [PHY]   pack_ul_tti_request SFN/Slot:13.19
avril 09 13:39:50 [0m1712662790.820517 [PHY]   pack_ul_tti_request SFN/Slot:15.19
avril 09 13:39:50 [0m1712662790.863051 [PHY]   pack_ul_tti_request SFN/Slot:17.19
avril 09 13:39:50 [0m1712662790.905188 [PHY]   pack_ul_tti_request SFN/Slot:19.19
avril 09 13:39:50 [0m1712662790.947919 [PHY]   pack_ul_tti_request SFN/Slot:21.19
avril 09 13:39:50 [0m1712662790.990820 [PHY]   pack_ul_tti_request SFN/Slot:23.19
avril 09 13:39:51 [0m1712662791.033697 [PHY]   pack_ul_tti_request SFN/Slot:25.19
avril 09 13:39:51 [0m1712662791.076141 [PHY]   pack_ul_tti_request SFN/Slot:27.19
avril 09 13:39:51 [0m1712662791.118593 [PHY]   pack_ul_tti_request SFN/Slot:29.19
avril 09 13:39:51 [0m1712662791.161207 [PHY]   pack_ul_tti_request SFN/Slot:31.19
avril 09 13:39:51 [0m1712662791.204102 [PHY]   pack_ul_tti_request SFN/Slot:33.19
avril 09 13:39:51 [0m1712662791.246367 [PHY]   pack_ul_tti_request SFN/Slot:35.19
avril 09 13:39:51 [0m1712662791.289631 [PHY]   pack_ul_tti_request SFN/Slot:37.19
avril 09 13:39:52 [0m1712662792.334930 [PHY]   pack_ul_tti_request SFN/Slot:39.19
avril 09 13:39:52 [0m1712662792.385115 [PHY]   pack_ul_tti_request SFN/Slot:41.19
avril 09 13:39:52 [0m1712662792.434876 [PHY]   pack_ul_tti_request SFN/Slot:43.19
avril 09 13:39:52 [0m1712662792.485041 [PHY]   pack_ul_tti_request SFN/Slot:45.19
avril 09 13:39:52 [0m1712662792.533790 [PHY]   pack_ul_tti_request SFN/Slot:47.19
avril 09 13:39:52 [0m1712662792.584809 [PHY]   pack_ul_tti_request SFN/Slot:49.19
avril 09 13:39:52 [0m1712662792.635878 [PHY]   pack_ul_tti_request SFN/Slot:51.19
avril 09 13:39:52 [0m1712662792.686071 [PHY]   pack_ul_tti_request SFN/Slot:53.19
avril 09 13:39:52 [0m1712662792.736634 [PHY]   pack_ul_tti_request SFN/Slot:55.19
avril 09 13:39:52 [0m1712662792.786954 [PHY]   pack_ul_tti_request SFN/Slot:57.19
avril 09 13:39:52 [0m1712662792.837891 [PHY]   pack_ul_tti_request SFN/Slot:59.19
avril 09 13:39:52 [0m1712662792.888954 [PHY]   pack_ul_tti_request SFN/Slot:61.19
avril 09 13:39:52 [0m1712662792.939476 [PHY]   pack_ul_tti_request SFN/Slot:63.19
avril 09 13:39:52 [0m1712662792.990516 [PHY]   pack_ul_tti_request SFN/Slot:65.19
avril 09 13:39:53 [0m1712662793.040898 [PHY]   pack_ul_tti_request SFN/Slot:67.19
avril 09 13:39:53 [0m1712662793.091867 [PHY]   pack_ul_tti_request SFN/Slot:69.19
avril 09 13:39:53 [0m1712662793.142079 [PHY]   pack_ul_tti_request SFN/Slot:71.19
avril 09 13:39:53 [0m1712662793.192628 [PHY]   pack_ul_tti_request SFN/Slot:73.19
avril 09 13:39:53 [0m1712662793.243194 [PHY]   pack_ul_tti_request SFN/Slot:75.19
avril 09 13:39:53 [0m1712662793.293990 [PHY]   pack_ul_tti_request SFN/Slot:77.19
avril 09 13:39:53 [0m1712662793.344363 [PHY]   pack_ul_tti_request SFN/Slot:79.19
avril 09 13:39:53 [0m1712662793.394205 [PHY]   pack_ul_tti_request SFN/Slot:81.19
avril 09 13:39:53 [0m1712662793.444648 [PHY]   pack_ul_tti_request SFN/Slot:83.19
avril 09 13:39:53 [0m1712662793.495292 [PHY]   pack_ul_tti_request SFN/Slot:85.19
avril 09 13:39:53 [0m1712662793.545661 [PHY]   pack_ul_tti_request SFN/Slot:87.19
avril 09 13:39:53 [0m1712662793.596294 [PHY]   pack_ul_tti_request SFN/Slot:89.19
avril 09 13:39:53 [0m1712662793.646615 [PHY]   pack_ul_tti_request SFN/Slot:91.19
avril 09 13:39:53 [0m1712662793.696628 [PHY]   pack_ul_tti_request SFN/Slot:93.19
avril 09 13:39:53 [0m1712662793.746903 [PHY]   pack_ul_tti_request SFN/Slot:95.19
avril 09 13:39:53 [0m1712662793.797113 [PHY]   pack_ul_tti_request SFN/Slot:97.19
avril 09 13:39:53 [0m1712662793.847707 [PHY]   pack_ul_tti_request SFN/Slot:99.19
avril 09 13:39:53 [0m1712662793.898068 [PHY]   pack_ul_tti_request SFN/Slot:101.19
avril 09 13:39:53 [0m1712662793.948721 [PHY]   pack_ul_tti_request SFN/Slot:103.19
avril 09 13:39:53 [0m1712662793.998730 [PHY]   pack_ul_tti_request SFN/Slot:105.19
avril 09 13:39:54 [0m1712662794.048524 [PHY]   pack_ul_tti_request SFN/Slot:107.19
avril 09 13:39:54 [0m1712662794.098237 [PHY]   pack_ul_tti_request SFN/Slot:109.19
avril 09 13:39:54 [0m1712662794.148210 [PHY]   pack_ul_tti_request SFN/Slot:111.19
avril 09 13:39:54 [0m1712662794.198503 [PHY]   pack_ul_tti_request SFN/Slot:113.19
avril 09 13:39:54 [0m1712662794.248309 [PHY]   pack_ul_tti_request SFN/Slot:115.19
avril 09 13:39:54 [0m1712662794.299204 [PHY]   pack_ul_tti_request SFN/Slot:117.19
avril 09 13:39:54 [0m1712662794.349878 [PHY]   pack_ul_tti_request SFN/Slot:119.19
avril 09 13:39:54 [0m1712662794.400017 [PHY]   pack_ul_tti_request SFN/Slot:121.19
avril 09 13:39:54 [0m1712662794.450310 [PHY]   pack_ul_tti_request SFN/Slot:123.19
avril 09 13:39:54 [0m1712662794.500442 [PHY]   pack_ul_tti_request SFN/Slot:125.19
avril 09 13:39:54 [0m1712662794.550767 [PHY]   pack_ul_tti_request SFN/Slot:127.19
avril 09 13:39:54 [0m1712662794.551883 [NR_MAC]   Frame.Slot 128.0
avril 09 13:39:54 
avril 09 13:39:54 [0m1712662794.602144 [PHY]   pack_ul_tti_request SFN/Slot:129.19
avril 09 13:39:54 [0m1712662794.653599 [PHY]   pack_ul_tti_request SFN/Slot:131.19
avril 09 13:39:54 [0m1712662794.705042 [PHY]   pack_ul_tti_request SFN/Slot:133.19
avril 09 13:39:54 [0m1712662794.755951 [PHY]   pack_ul_tti_request SFN/Slot:135.19
avril 09 13:39:54 [0m1712662794.807112 [PHY]   pack_ul_tti_request SFN/Slot:137.19
avril 09 13:39:54 [0m1712662794.858090 [PHY]   pack_ul_tti_request SFN/Slot:139.19
avril 09 13:39:54 [0m1712662794.908997 [PHY]   pack_ul_tti_request SFN/Slot:141.19
avril 09 13:39:54 [0m1712662794.959849 [PHY]   pack_ul_tti_request SFN/Slot:143.19
avril 09 13:39:55 [0m1712662795.011486 [PHY]   pack_ul_tti_request SFN/Slot:145.19
avril 09 13:39:55 [0m1712662795.062825 [PHY]   pack_ul_tti_request SFN/Slot:147.19
avril 09 13:39:55 [0m1712662795.113698 [PHY]   pack_ul_tti_request SFN/Slot:149.19
avril 09 13:39:55 [0m1712662795.165248 [PHY]   pack_ul_tti_request SFN/Slot:151.19
avril 09 13:39:55 [0m1712662795.217062 [PHY]   pack_ul_tti_request SFN/Slot:153.19
avril 09 13:39:55 [0m1712662795.267581 [PHY]   pack_ul_tti_request SFN/Slot:155.19
avril 09 13:39:55 [0m1712662795.318157 [PHY]   pack_ul_tti_request SFN/Slot:157.19
avril 09 13:39:55 [0m1712662795.369006 [PHY]   pack_ul_tti_request SFN/Slot:159.19
avril 09 13:39:55 [0m1712662795.419555 [PHY]   pack_ul_tti_request SFN/Slot:161.19
avril 09 13:39:55 [0m1712662795.470160 [PHY]   pack_ul_tti_request SFN/Slot:163.19
avril 09 13:39:55 [0m1712662795.521023 [PHY]   pack_ul_tti_request SFN/Slot:165.19
avril 09 13:39:55 [0m1712662795.571693 [PHY]   pack_ul_tti_request SFN/Slot:167.19
avril 09 13:39:55 [0m1712662795.622110 [PHY]   pack_ul_tti_request SFN/Slot:169.19
avril 09 13:39:55 [0m1712662795.672978 [PHY]   pack_ul_tti_request SFN/Slot:171.19
avril 09 13:39:55 [0m1712662795.724021 [PHY]   pack_ul_tti_request SFN/Slot:173.19
avril 09 13:39:55 [0m1712662795.774723 [PHY]   pack_ul_tti_request SFN/Slot:175.19
avril 09 13:39:55 [0m1712662795.825558 [PHY]   pack_ul_tti_request SFN/Slot:177.19
avril 09 13:39:55 [0m1712662795.876509 [PHY]   pack_ul_tti_request SFN/Slot:179.19
avril 09 13:39:55 [0m1712662795.927275 [PHY]   pack_ul_tti_request SFN/Slot:181.19
avril 09 13:39:55 [0m1712662795.977926 [PHY]   pack_ul_tti_request SFN/Slot:183.19
avril 09 13:39:55 [0m13464767280 [I] 1988085312: vnf_handle_nr_rach_indication: vnf_handle_nr_rach_indication: Handling RACH Indication
avril 09 13:39:55 1712662795.988044 [MAC]   UL_info[Frame 184, Slot 7] Calling initiate_ra_proc RACH:SFN/SLOT:183/19
avril 09 13:39:55 [0m1712662795.988103 [NR_MAC]   [gNB 0][RAPROC] CC_id 0 Frame 183 Activating Msg2 generation in frame 184, slot 7 using RA rnti 10b SSB, new rnti fabe index 0 RA index 0
avril 09 13:39:55 [0m[32m1712662795.988125 [NR_MAC]   [gNB 0][RAPROC] CC_id 0 Frame 184, slotP 7: Generating RA-Msg2 DCI, rnti 0x10b, state 1, CoreSetType 0
avril 09 13:39:55 [0m1712662795.988131 [NR_MAC]   [RAPROC] Msg3 slot 17: current slot 7 Msg3 frame 184 k2 7 Msg3_tda_id 3
avril 09 13:39:55 [0m1712662796.001618 [PHY]   pack_ul_tti_request SFN/Slot:184.17
avril 09 13:39:56 [0m1712662796.011827 [NR_MAC]   Adding new UE context with RNTI 0xfabe
avril 09 13:39:56 [0m1712662796.012522 [NR_MAC]   [gNB 0][RAPROC] PUSCH with TC_RNTI 0xfabe received correctly, adding UE MAC Context RNTI 0xfabe
avril 09 13:39:56 [0m[32m1712662796.012527 [NR_MAC]   [RAPROC] RA-Msg3 received (sdu_lenP 7)
avril 09 13:39:56 [0m1712662796.012545 [RLC]   activated srb0 for UE with RNTI 0xfabe
avril 09 13:39:56 [0m1712662796.012551 [RLC]   Added srb 1 to UE with RNTI 0xfabe
avril 09 13:39:56 [0m1712662796.012631 [NR_MAC]   Activating scheduling RA-Msg4 for TC_RNTI 0xfabe (state 2)
avril 09 13:39:56 [0m[93m1712662796.012633 [NR_MAC]   Unexpected ULSCH HARQ PID 0 (have -1) for RNTI 0xfabe (ignore this warning for RA)
avril 09 13:39:56 [0m1712662796.012668 [NR_RRC]   Decoding CCCH: RNTI fabe, payload_size 6
avril 09 13:39:56 [0m1712662796.012835 [NR_RRC]   Created new UE context: CU UE ID 1 DU UE ID 64190 (rnti: fabe, random ue id 7e14d290b1000000)
avril 09 13:39:56 [0m1712662796.012839 [RRC]   activate SRB 1 of UE 1
avril 09 13:39:56 [0m1712662796.012844 [NR_RRC]   rrc_gNB_generate_RRCSetup for RNTI fabe
avril 09 13:39:56 [0m1712662796.012854 [NR_MAC]   No CU UE ID stored for UE RNTI fabe, adding CU UE ID 1
avril 09 13:39:56 [0m1712662796.018617 [NR_MAC]   UE fabe Generate msg4: feedback at  185.17, payload 149 bytes, next state WAIT_Msg4_ACK
avril 09 13:39:56 [0m1712662796.027460 [NR_MAC]   pucch_acknack  185.17 Scheduling pucch reception in  185.17: bits SR 0, DAI 1, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.027471 [PHY]   pack_ul_tti_request SFN/Slot:185.17
avril 09 13:39:56 [0m1712662796.027473 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:39:56 [0m1712662796.030000 [PHY]   pack_ul_tti_request SFN/Slot:185.19
avril 09 13:39:56 [0m1712662796.038337 [NR_MAC]   (185/17)uci_01->pduBitmap:2
avril 09 13:39:56 [0m[32m1712662796.038355 [NR_MAC]   (UE RNTI 0xfabe) Received Ack of RA-Msg4. CBRA procedure succeeded!
avril 09 13:39:56 [0m1712662796.066877 [NR_MAC]     187. 7 Scheduling pucch reception in  187. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.066893 [PHY]   pack_ul_tti_request SFN/Slot:187.7
avril 09 13:39:56 [0m1712662796.066896 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.077967 [NR_MAC]   (187/7)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.080377 [NR_MAC]     187.17 Scheduling pucch reception in  187.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.080384 [PHY]   pack_ul_tti_request SFN/Slot:187.17
avril 09 13:39:56 [0m1712662796.080396 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.081540 [PHY]   pack_ul_tti_request SFN/Slot:187.18
avril 09 13:39:56 [0m1712662796.082713 [PHY]   pack_ul_tti_request SFN/Slot:187.19
avril 09 13:39:56 [0m1712662796.090721 [NR_MAC]   (187/17)uci_01->pduBitmap:1
avril 09 13:39:56 [0m13464871164 [N] 1988085312: vnf_nr_p7_read_dispatch_message: reallocing rx buffer 152
avril 09 13:39:56 1712662796.092055 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 188/6 
avril 09 13:39:56 [0m1712662796.092122 [NR_RRC]   5g_s_TMSI: 0x123456789ABC, amf_set_id: 0x48 (72), amf_pointer: 0x34 (52), 5g TMSI: 0x56789ABC 
avril 09 13:39:56 [0m[32m1712662796.092128 [NR_RRC]   UE 1 Processing NR_RRCSetupComplete from UE
avril 09 13:39:56 [0m1712662796.092132 [NR_RRC]   [FRAME 00000][gNB][MOD 00][RNTI 1] UE State = NR_RRC_CONNECTED 
avril 09 13:39:56 [0m1712662796.092142 [NGAP]   UE 1: Chose AMF 'OAI-AMF' (assoc_id 59) through selected PLMN Identity index 0 MCC 1 MNC 1
avril 09 13:39:56 [0m1712662796.093120 [NR_MAC]     188. 7 Scheduling pucch reception in  188. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.093129 [PHY]   pack_ul_tti_request SFN/Slot:188.7
avril 09 13:39:56 [0m1712662796.093132 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.104111 [NR_MAC]   (188/7)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.104139 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 188/15 
avril 09 13:39:56 [0m1712662796.106502 [NR_MAC]   pucch_acknack  188.17 Scheduling pucch reception in  188.17: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.106509 [PHY]   pack_ul_tti_request SFN/Slot:188.17
avril 09 13:39:56 [0m1712662796.106512 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.107635 [PHY]   pack_ul_tti_request SFN/Slot:188.18
avril 09 13:39:56 [0m1712662796.108839 [PHY]   pack_ul_tti_request SFN/Slot:188.19
avril 09 13:39:56 [0m1712662796.116670 [NR_MAC]   (188/17)uci_01->pduBitmap:3
avril 09 13:39:56 [0m1712662796.119134 [NR_MAC]   pucch_acknack  189. 7 Scheduling pucch reception in  189. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.119143 [PHY]   pack_ul_tti_request SFN/Slot:189.7
avril 09 13:39:56 [0m1712662796.119147 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.130290 [NR_MAC]   (189/7)uci_01->pduBitmap:3
avril 09 13:39:56 [0m1712662796.132947 [NR_MAC]     189.17 Scheduling pucch reception in  189.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.132956 [PHY]   pack_ul_tti_request SFN/Slot:189.17
avril 09 13:39:56 [0m1712662796.132963 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.134091 [PHY]   pack_ul_tti_request SFN/Slot:189.18
avril 09 13:39:56 [0m1712662796.135357 [PHY]   pack_ul_tti_request SFN/Slot:189.19
avril 09 13:39:56 [0m1712662796.143325 [NR_MAC]   (189/17)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.144915 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 190/6 
avril 09 13:39:56 [0m1712662796.145984 [NR_MAC]     190. 7 Scheduling pucch reception in  190. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.145991 [PHY]   pack_ul_tti_request SFN/Slot:190.7
avril 09 13:39:56 [0m1712662796.145994 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.154630 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 190/13 
avril 09 13:39:56 [0m1712662796.157381 [NR_MAC]   (190/7)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.159887 [NR_MAC]   pucch_acknack  190.17 Scheduling pucch reception in  190.17: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.159897 [PHY]   pack_ul_tti_request SFN/Slot:190.17
avril 09 13:39:56 [0m1712662796.159901 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.161024 [PHY]   pack_ul_tti_request SFN/Slot:190.18
avril 09 13:39:56 [0m1712662796.162235 [NR_MAC]   pucch_acknack  190.19 Scheduling pucch reception in  190.19: bits SR 0, DAI 1, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.162277 [PHY]   pack_ul_tti_request SFN/Slot:190.19
avril 09 13:39:56 [0m1712662796.162279 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:39:56 [0m1712662796.170038 [NR_MAC]   (190/17)uci_01->pduBitmap:3
avril 09 13:39:56 [0m1712662796.172621 [NR_MAC]   (190/19)uci_01->pduBitmap:2
avril 09 13:39:56 [0m1712662796.172675 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 191/7 
avril 09 13:39:56 [0m1712662796.172679 [NR_MAC]     191. 7 Scheduling pucch reception in  191. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.172705 [PHY]   pack_ul_tti_request SFN/Slot:191.7
avril 09 13:39:56 [0m1712662796.172709 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m[93m1712662796.177408 [NGAP]   could not find NGAP_ProtocolIE_ID_id_UEAggregateMaximumBitRate
avril 09 13:39:56 [0m1712662796.177428 [NR_RRC]   [gNB 0][UE 1] Selected security algorithms (0x7f1880004c7c): ciphering 0, integrity 2 (algorithms changed)
avril 09 13:39:56 [0m1712662796.177438 [NR_RRC]   [gNB 0][UE fabe] Saved security key 1FEC1C5956737E1591397AFC54E57C53A8AFEE6F307FDC16CE2A3485B57A41EB
avril 09 13:39:56 [0m1712662796.179829 [NR_RRC]   UE 1 Logical Channel DL-DCCH, Generate SecurityModeCommand (bytes 3)
avril 09 13:39:56 [0m1712662796.180652 [NR_MAC]   Number of DRBs = 0 and SRBs = 0
avril 09 13:39:56 [0m1712662796.181008 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 191/13 
avril 09 13:39:56 [0m1712662796.183825 [NR_MAC]   (191/7)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.186150 [NR_MAC]   pucch_acknack  191.17 Scheduling pucch reception in  191.17: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.186159 [PHY]   pack_ul_tti_request SFN/Slot:191.17
avril 09 13:39:56 [0m1712662796.186162 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.187318 [PHY]   pack_ul_tti_request SFN/Slot:191.18
avril 09 13:39:56 [0m1712662796.188679 [NR_MAC]   pucch_acknack  191.19 Scheduling pucch reception in  191.19: bits SR 0, DAI 1, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.188720 [PHY]   pack_ul_tti_request SFN/Slot:191.19
avril 09 13:39:56 [0m1712662796.188740 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:39:56 [0m1712662796.196429 [NR_MAC]   (191/17)uci_01->pduBitmap:3
avril 09 13:39:56 [0m1712662796.198895 [NR_MAC]   (191/19)uci_01->pduBitmap:2
avril 09 13:39:56 [0m1712662796.198924 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 192/7 
avril 09 13:39:56 [0m1712662796.198928 [NR_MAC]     192. 7 Scheduling pucch reception in  192. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.198954 [PHY]   pack_ul_tti_request SFN/Slot:192.7
avril 09 13:39:56 [0m1712662796.198957 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.198963 [NR_RRC]   [FRAME 00000][gNB][MOD 00][RNTI 1] received securityModeComplete on UL-DCCH 1 from UE
avril 09 13:39:56 [0m1712662796.201019 [NR_MAC]   NR band duplex spacing is 0 KHz (nr_bandtable[37].band = 78)
avril 09 13:39:56 [0m1712662796.201026 [NR_MAC]   Searching for nr band 78 DL Carrier frequency 3619200000 bw 40000000
avril 09 13:39:56 [0m1712662796.201025 [NR_MAC]     192. 8 Scheduling pucch reception in  192. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:39:56 [0m1712662796.201030 [PHY]   pack_ul_tti_request SFN/Slot:192.8
avril 09 13:39:56 [0m1712662796.201031 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:39:56 [0m1712662796.201141 [NR_RRC]   UE 1: Generate RRCReconfiguration (bytes 229, xid 1)
avril 09 13:39:56 [0m1712662796.203554 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 192/10 
avril 09 13:39:56 [0m1712662796.209963 [NR_MAC]   (192/7)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.212350 [NR_MAC]   pucch_acknack  192.17 Scheduling pucch reception in  192.17: bits SR 0, DAI 2, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.212357 [PHY]   pack_ul_tti_request SFN/Slot:192.17
avril 09 13:39:56 [0m1712662796.212359 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:39:56 [0m1712662796.222771 [NR_MAC]   (192/17)uci_01->pduBitmap:2
avril 09 13:39:56 [0m1712662796.239196 [NR_MAC]     193.17 Scheduling pucch reception in  193.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.239235 [PHY]   pack_ul_tti_request SFN/Slot:193.17
avril 09 13:39:56 [0m1712662796.239239 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.240481 [PHY]   pack_ul_tti_request SFN/Slot:193.18
avril 09 13:39:56 [0m1712662796.241686 [PHY]   pack_ul_tti_request SFN/Slot:193.19
avril 09 13:39:56 [0m1712662796.249808 [NR_MAC]   (193/17)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.249849 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 194/5 
avril 09 13:39:56 [0m1712662796.249886 [NR_RRC]   UE 1: Receive RRC Reconfiguration Complete message (xid 1)
avril 09 13:39:56 [0m1712662796.249946 [NR_RRC]   Send message to sctp: NGAP_InitialContextSetupResponse
avril 09 13:39:56 [0m1712662796.250113 [NR_RRC]   UE 1: Logical Channel DL-DCCH, Generate NR UECapabilityEnquiry (bytes 8, xid 2)
avril 09 13:39:56 [0m1712662796.251365 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 194/6 
avril 09 13:39:56 [0m1712662796.252534 [NR_MAC]     194. 7 Scheduling pucch reception in  194. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.252544 [PHY]   pack_ul_tti_request SFN/Slot:194.7
avril 09 13:39:56 [0m1712662796.252548 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.263945 [NR_MAC]   (194/7)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.266290 [NR_MAC]   pucch_acknack  194.17 Scheduling pucch reception in  194.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.266299 [PHY]   pack_ul_tti_request SFN/Slot:194.17
avril 09 13:39:56 [0m1712662796.266301 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.267396 [PHY]   pack_ul_tti_request SFN/Slot:194.18
avril 09 13:39:56 [0m1712662796.268645 [PHY]   pack_ul_tti_request SFN/Slot:194.19
avril 09 13:39:56 [0m1712662796.276302 [NR_MAC]   (194/17)uci_01->pduBitmap:3
avril 09 13:39:56 [0m1712662796.277807 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 195/6 
avril 09 13:39:56 [0m1712662796.277870 [NR_RRC]   UE 1: received UE capabilities (xid 2)
avril 09 13:39:56 [0m1712662796.277897 [NR_RRC]   Send message to ngap: NGAP_UE_CAPABILITIES_IND
avril 09 13:39:56 [0m1712662796.278879 [NR_MAC]     195. 7 Scheduling pucch reception in  195. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.278887 [PHY]   pack_ul_tti_request SFN/Slot:195.7
avril 09 13:39:56 [0m1712662796.278889 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.289876 [NR_MAC]   (195/7)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.292157 [NR_MAC]   pucch_acknack  195.17 Scheduling pucch reception in  195.17: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.292163 [PHY]   pack_ul_tti_request SFN/Slot:195.17
avril 09 13:39:56 [0m1712662796.292166 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.293309 [PHY]   pack_ul_tti_request SFN/Slot:195.18
avril 09 13:39:56 [0m1712662796.294551 [PHY]   pack_ul_tti_request SFN/Slot:195.19
avril 09 13:39:56 [0m1712662796.302742 [NR_MAC]   (195/17)uci_01->pduBitmap:3
avril 09 13:39:56 [0m1712662796.305160 [NR_MAC]     196. 7 Scheduling pucch reception in  196. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.305186 [PHY]   pack_ul_tti_request SFN/Slot:196.7
avril 09 13:39:56 [0m1712662796.305197 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.316210 [NR_MAC]   (196/7)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.318888 [NR_MAC]     196.17 Scheduling pucch reception in  196.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.318924 [PHY]   pack_ul_tti_request SFN/Slot:196.17
avril 09 13:39:56 [0m1712662796.318927 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.320023 [PHY]   pack_ul_tti_request SFN/Slot:196.18
avril 09 13:39:56 [0m1712662796.321137 [PHY]   pack_ul_tti_request SFN/Slot:196.19
avril 09 13:39:56 [0m1712662796.329287 [NR_MAC]   (196/17)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.331871 [NR_MAC]     197. 7 Scheduling pucch reception in  197. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.331879 [PHY]   pack_ul_tti_request SFN/Slot:197.7
avril 09 13:39:56 [0m1712662796.331882 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.342963 [NR_MAC]   (197/7)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.345288 [NR_MAC]     197.17 Scheduling pucch reception in  197.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.345295 [PHY]   pack_ul_tti_request SFN/Slot:197.17
avril 09 13:39:56 [0m1712662796.345296 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.346472 [PHY]   pack_ul_tti_request SFN/Slot:197.18
avril 09 13:39:56 [0m1712662796.347679 [PHY]   pack_ul_tti_request SFN/Slot:197.19
avril 09 13:39:56 [0m1712662796.355483 [NR_MAC]   (197/17)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.357958 [NR_MAC]     198. 7 Scheduling pucch reception in  198. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.357967 [PHY]   pack_ul_tti_request SFN/Slot:198.7
avril 09 13:39:56 [0m1712662796.357970 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.369080 [NR_MAC]   (198/7)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.371659 [NR_MAC]     198.17 Scheduling pucch reception in  198.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.371667 [PHY]   pack_ul_tti_request SFN/Slot:198.17
avril 09 13:39:56 [0m1712662796.371669 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.372837 [PHY]   pack_ul_tti_request SFN/Slot:198.18
avril 09 13:39:56 [0m1712662796.373994 [PHY]   pack_ul_tti_request SFN/Slot:198.19
avril 09 13:39:56 [0m1712662796.381958 [NR_MAC]   (198/17)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.384473 [NR_MAC]     199. 7 Scheduling pucch reception in  199. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.384482 [PHY]   pack_ul_tti_request SFN/Slot:199.7
avril 09 13:39:56 [0m1712662796.384485 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.395618 [NR_MAC]   (199/7)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.397950 [NR_MAC]     199.17 Scheduling pucch reception in  199.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.397958 [PHY]   pack_ul_tti_request SFN/Slot:199.17
avril 09 13:39:56 [0m1712662796.397960 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.399033 [PHY]   pack_ul_tti_request SFN/Slot:199.18
avril 09 13:39:56 [0m1712662796.400218 [PHY]   pack_ul_tti_request SFN/Slot:199.19
avril 09 13:39:56 [0m1712662796.408193 [NR_MAC]   (199/17)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.410735 [NR_MAC]     200. 7 Scheduling pucch reception in  200. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.410740 [PHY]   pack_ul_tti_request SFN/Slot:200.7
avril 09 13:39:56 [0m1712662796.410742 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.412887 [NR_MAC]     200. 8 Scheduling pucch reception in  200. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:39:56 [0m1712662796.412894 [PHY]   pack_ul_tti_request SFN/Slot:200.8
avril 09 13:39:56 [0m1712662796.412907 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:39:56 [0m1712662796.422163 [NR_MAC]   (200/7)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.424661 [NR_MAC]     200.17 Scheduling pucch reception in  200.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.424714 [PHY]   pack_ul_tti_request SFN/Slot:200.17
avril 09 13:39:56 [0m1712662796.424732 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.425948 [PHY]   pack_ul_tti_request SFN/Slot:200.18
avril 09 13:39:56 [0m1712662796.427116 [PHY]   pack_ul_tti_request SFN/Slot:200.19
avril 09 13:39:56 [0m1712662796.428431 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 201/0 
avril 09 13:39:56 [0m1712662796.434846 [NR_MAC]   (200/17)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.437117 [NR_MAC]   pucch_acknack  201. 7 Scheduling pucch reception in  201. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.437126 [PHY]   pack_ul_tti_request SFN/Slot:201.7
avril 09 13:39:56 [0m1712662796.437129 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.448448 [NR_MAC]   (201/7)uci_01->pduBitmap:3
avril 09 13:39:56 [0m1712662796.450919 [NR_MAC]     201.17 Scheduling pucch reception in  201.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.450925 [PHY]   pack_ul_tti_request SFN/Slot:201.17
avril 09 13:39:56 [0m1712662796.450928 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.451996 [PHY]   pack_ul_tti_request SFN/Slot:201.18
avril 09 13:39:56 [0m1712662796.453227 [PHY]   pack_ul_tti_request SFN/Slot:201.19
avril 09 13:39:56 [0m1712662796.461154 [NR_MAC]   (201/17)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.463866 [NR_MAC]     202. 7 Scheduling pucch reception in  202. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.463874 [PHY]   pack_ul_tti_request SFN/Slot:202.7
avril 09 13:39:56 [0m1712662796.463877 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.475051 [NR_MAC]   (202/7)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.477520 [NR_MAC]     202.17 Scheduling pucch reception in  202.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.477529 [PHY]   pack_ul_tti_request SFN/Slot:202.17
avril 09 13:39:56 [0m1712662796.477532 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.478687 [PHY]   pack_ul_tti_request SFN/Slot:202.18
avril 09 13:39:56 [0m1712662796.479949 [PHY]   pack_ul_tti_request SFN/Slot:202.19
avril 09 13:39:56 [0m1712662796.487744 [NR_MAC]   (202/17)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.490027 [NR_MAC]     203. 7 Scheduling pucch reception in  203. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.490037 [PHY]   pack_ul_tti_request SFN/Slot:203.7
avril 09 13:39:56 [0m1712662796.490040 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.501104 [NR_MAC]   (203/7)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.503540 [NR_MAC]     203.17 Scheduling pucch reception in  203.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.503574 [PHY]   pack_ul_tti_request SFN/Slot:203.17
avril 09 13:39:56 [0m1712662796.503589 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.504783 [PHY]   pack_ul_tti_request SFN/Slot:203.18
avril 09 13:39:56 [0m1712662796.506062 [PHY]   pack_ul_tti_request SFN/Slot:203.19
avril 09 13:39:56 [0m1712662796.513652 [NR_MAC]   (203/17)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.516008 [NR_MAC]     204. 7 Scheduling pucch reception in  204. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.516016 [PHY]   pack_ul_tti_request SFN/Slot:204.7
avril 09 13:39:56 [0m1712662796.516018 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.527128 [NR_MAC]   (204/7)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.529739 [NR_MAC]     204.17 Scheduling pucch reception in  204.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.529745 [PHY]   pack_ul_tti_request SFN/Slot:204.17
avril 09 13:39:56 [0m1712662796.529748 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.530851 [PHY]   pack_ul_tti_request SFN/Slot:204.18
avril 09 13:39:56 [0m1712662796.531914 [PHY]   pack_ul_tti_request SFN/Slot:204.19
avril 09 13:39:56 [0m1712662796.539232 [NR_MAC]   (204/17)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.541815 [NR_MAC]     205. 7 Scheduling pucch reception in  205. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.541851 [PHY]   pack_ul_tti_request SFN/Slot:205.7
avril 09 13:39:56 [0m1712662796.541854 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.553163 [NR_MAC]   (205/7)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.555745 [NR_MAC]     205.17 Scheduling pucch reception in  205.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.555810 [PHY]   pack_ul_tti_request SFN/Slot:205.17
avril 09 13:39:56 [0m1712662796.555825 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.556943 [PHY]   pack_ul_tti_request SFN/Slot:205.18
avril 09 13:39:56 [0m1712662796.558138 [PHY]   pack_ul_tti_request SFN/Slot:205.19
avril 09 13:39:56 [0m1712662796.565650 [NR_MAC]   (205/17)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.568306 [NR_MAC]     206. 7 Scheduling pucch reception in  206. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.568323 [PHY]   pack_ul_tti_request SFN/Slot:206.7
avril 09 13:39:56 [0m1712662796.568326 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.579251 [NR_MAC]   (206/7)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.581809 [NR_MAC]     206.17 Scheduling pucch reception in  206.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.581817 [PHY]   pack_ul_tti_request SFN/Slot:206.17
avril 09 13:39:56 [0m1712662796.581820 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.582920 [PHY]   pack_ul_tti_request SFN/Slot:206.18
avril 09 13:39:56 [0m1712662796.584143 [PHY]   pack_ul_tti_request SFN/Slot:206.19
avril 09 13:39:56 [0m1712662796.592103 [NR_MAC]   (206/17)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.594616 [NR_MAC]     207. 7 Scheduling pucch reception in  207. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.594651 [PHY]   pack_ul_tti_request SFN/Slot:207.7
avril 09 13:39:56 [0m1712662796.594653 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.605925 [NR_MAC]   (207/7)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.608134 [NR_MAC]     207.17 Scheduling pucch reception in  207.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.608139 [PHY]   pack_ul_tti_request SFN/Slot:207.17
avril 09 13:39:56 [0m1712662796.608141 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.609319 [PHY]   pack_ul_tti_request SFN/Slot:207.18
avril 09 13:39:56 [0m1712662796.610614 [PHY]   pack_ul_tti_request SFN/Slot:207.19
avril 09 13:39:56 [0m1712662796.618357 [NR_MAC]   (207/17)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.621059 [NR_MAC]     208. 7 Scheduling pucch reception in  208. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.621067 [PHY]   pack_ul_tti_request SFN/Slot:208.7
avril 09 13:39:56 [0m1712662796.621070 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.623038 [NR_MAC]     208. 8 Scheduling pucch reception in  208. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:39:56 [0m1712662796.623043 [PHY]   pack_ul_tti_request SFN/Slot:208.8
avril 09 13:39:56 [0m1712662796.623044 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:39:56 [0m1712662796.631915 [NR_MAC]   (208/7)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.634540 [NR_MAC]     208.17 Scheduling pucch reception in  208.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.634550 [PHY]   pack_ul_tti_request SFN/Slot:208.17
avril 09 13:39:56 [0m1712662796.634552 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.635699 [PHY]   pack_ul_tti_request SFN/Slot:208.18
avril 09 13:39:56 [0m1712662796.636888 [PHY]   pack_ul_tti_request SFN/Slot:208.19
avril 09 13:39:56 [0m1712662796.644545 [NR_MAC]   (208/17)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.646964 [NR_MAC]     209. 7 Scheduling pucch reception in  209. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.646971 [PHY]   pack_ul_tti_request SFN/Slot:209.7
avril 09 13:39:56 [0m1712662796.646973 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.658078 [NR_MAC]   (209/7)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.660541 [NR_MAC]     209.17 Scheduling pucch reception in  209.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.660548 [PHY]   pack_ul_tti_request SFN/Slot:209.17
avril 09 13:39:56 [0m1712662796.660551 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.661660 [PHY]   pack_ul_tti_request SFN/Slot:209.18
avril 09 13:39:56 [0m1712662796.662888 [PHY]   pack_ul_tti_request SFN/Slot:209.19
avril 09 13:39:56 [0m1712662796.670457 [NR_MAC]   (209/17)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.672952 [NR_MAC]     210. 7 Scheduling pucch reception in  210. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.672960 [PHY]   pack_ul_tti_request SFN/Slot:210.7
avril 09 13:39:56 [0m1712662796.672962 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.684489 [NR_MAC]   (210/7)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.686868 [NR_MAC]     210.17 Scheduling pucch reception in  210.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.686880 [PHY]   pack_ul_tti_request SFN/Slot:210.17
avril 09 13:39:56 [0m1712662796.686883 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.688074 [PHY]   pack_ul_tti_request SFN/Slot:210.18
avril 09 13:39:56 [0m1712662796.689181 [PHY]   pack_ul_tti_request SFN/Slot:210.19
avril 09 13:39:56 [0m1712662796.690471 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 211/0 
avril 09 13:39:56 [0m1712662796.696890 [NR_MAC]   (210/17)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.699361 [NR_MAC]   pucch_acknack  211. 7 Scheduling pucch reception in  211. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.699373 [PHY]   pack_ul_tti_request SFN/Slot:211.7
avril 09 13:39:56 [0m1712662796.699376 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.710819 [NR_MAC]   (211/7)uci_01->pduBitmap:3
avril 09 13:39:56 [0m1712662796.713131 [NR_MAC]     211.17 Scheduling pucch reception in  211.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.713143 [PHY]   pack_ul_tti_request SFN/Slot:211.17
avril 09 13:39:56 [0m1712662796.713145 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.714391 [PHY]   pack_ul_tti_request SFN/Slot:211.18
avril 09 13:39:56 [0m1712662796.715684 [PHY]   pack_ul_tti_request SFN/Slot:211.19
avril 09 13:39:56 [0m1712662796.723579 [NR_MAC]   (211/17)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.726084 [NR_MAC]     212. 7 Scheduling pucch reception in  212. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.726090 [PHY]   pack_ul_tti_request SFN/Slot:212.7
avril 09 13:39:56 [0m1712662796.726093 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.737010 [NR_MAC]   (212/7)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.739484 [NR_MAC]     212.17 Scheduling pucch reception in  212.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.739490 [PHY]   pack_ul_tti_request SFN/Slot:212.17
avril 09 13:39:56 [0m1712662796.739494 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.740572 [PHY]   pack_ul_tti_request SFN/Slot:212.18
avril 09 13:39:56 [0m1712662796.741805 [PHY]   pack_ul_tti_request SFN/Slot:212.19
avril 09 13:39:56 [0m1712662796.749335 [NR_MAC]   (212/17)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.751811 [NR_MAC]     213. 7 Scheduling pucch reception in  213. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.751822 [PHY]   pack_ul_tti_request SFN/Slot:213.7
avril 09 13:39:56 [0m1712662796.751825 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.763045 [NR_MAC]   (213/7)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.765653 [NR_MAC]     213.17 Scheduling pucch reception in  213.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.765665 [PHY]   pack_ul_tti_request SFN/Slot:213.17
avril 09 13:39:56 [0m1712662796.765667 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.766875 [PHY]   pack_ul_tti_request SFN/Slot:213.18
avril 09 13:39:56 [0m1712662796.768086 [PHY]   pack_ul_tti_request SFN/Slot:213.19
avril 09 13:39:56 [0m1712662796.775926 [NR_MAC]   (213/17)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.778373 [NR_MAC]     214. 7 Scheduling pucch reception in  214. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.778380 [PHY]   pack_ul_tti_request SFN/Slot:214.7
avril 09 13:39:56 [0m1712662796.778382 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.789662 [NR_MAC]   (214/7)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.791968 [NR_MAC]     214.17 Scheduling pucch reception in  214.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.791975 [PHY]   pack_ul_tti_request SFN/Slot:214.17
avril 09 13:39:56 [0m1712662796.791978 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.793054 [PHY]   pack_ul_tti_request SFN/Slot:214.18
avril 09 13:39:56 [0m1712662796.794382 [PHY]   pack_ul_tti_request SFN/Slot:214.19
avril 09 13:39:56 [0m1712662796.802296 [NR_MAC]   (214/17)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.804972 [NR_MAC]     215. 7 Scheduling pucch reception in  215. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.804979 [PHY]   pack_ul_tti_request SFN/Slot:215.7
avril 09 13:39:56 [0m1712662796.804981 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.816332 [NR_MAC]   (215/7)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.818826 [NR_MAC]     215.17 Scheduling pucch reception in  215.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.818834 [PHY]   pack_ul_tti_request SFN/Slot:215.17
avril 09 13:39:56 [0m1712662796.818837 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.819920 [PHY]   pack_ul_tti_request SFN/Slot:215.18
avril 09 13:39:56 [0m1712662796.821245 [PHY]   pack_ul_tti_request SFN/Slot:215.19
avril 09 13:39:56 [0m1712662796.829164 [NR_MAC]   (215/17)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.831813 [NR_MAC]     216. 7 Scheduling pucch reception in  216. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.831822 [PHY]   pack_ul_tti_request SFN/Slot:216.7
avril 09 13:39:56 [0m1712662796.831826 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.833955 [NR_MAC]     216. 8 Scheduling pucch reception in  216. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:39:56 [0m1712662796.833962 [PHY]   pack_ul_tti_request SFN/Slot:216.8
avril 09 13:39:56 [0m1712662796.833964 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:39:56 [0m1712662796.843040 [NR_MAC]   (216/7)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.845677 [NR_MAC]     216.17 Scheduling pucch reception in  216.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.845715 [PHY]   pack_ul_tti_request SFN/Slot:216.17
avril 09 13:39:56 [0m1712662796.845727 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.846916 [PHY]   pack_ul_tti_request SFN/Slot:216.18
avril 09 13:39:56 [0m1712662796.848034 [PHY]   pack_ul_tti_request SFN/Slot:216.19
avril 09 13:39:56 [0m1712662796.855880 [NR_MAC]   (216/17)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.858118 [NR_MAC]     217. 7 Scheduling pucch reception in  217. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.858126 [PHY]   pack_ul_tti_request SFN/Slot:217.7
avril 09 13:39:56 [0m1712662796.858129 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.869849 [NR_MAC]   (217/7)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.872340 [NR_MAC]     217.17 Scheduling pucch reception in  217.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.872348 [PHY]   pack_ul_tti_request SFN/Slot:217.17
avril 09 13:39:56 [0m1712662796.872351 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.873474 [PHY]   pack_ul_tti_request SFN/Slot:217.18
avril 09 13:39:56 [0m1712662796.874797 [PHY]   pack_ul_tti_request SFN/Slot:217.19
avril 09 13:39:56 [0m1712662796.882504 [NR_MAC]   (217/17)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.884992 [NR_MAC]     218. 7 Scheduling pucch reception in  218. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.885002 [PHY]   pack_ul_tti_request SFN/Slot:218.7
avril 09 13:39:56 [0m1712662796.885005 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.896151 [NR_MAC]   (218/7)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.898774 [NR_MAC]     218.17 Scheduling pucch reception in  218.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.898784 [PHY]   pack_ul_tti_request SFN/Slot:218.17
avril 09 13:39:56 [0m1712662796.898787 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.899909 [PHY]   pack_ul_tti_request SFN/Slot:218.18
avril 09 13:39:56 [0m1712662796.901151 [PHY]   pack_ul_tti_request SFN/Slot:218.19
avril 09 13:39:56 [0m1712662796.908915 [NR_MAC]   (218/17)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.911322 [NR_MAC]     219. 7 Scheduling pucch reception in  219. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.911329 [PHY]   pack_ul_tti_request SFN/Slot:219.7
avril 09 13:39:56 [0m1712662796.911332 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.922560 [NR_MAC]   (219/7)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.924882 [NR_MAC]     219.17 Scheduling pucch reception in  219.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.924894 [PHY]   pack_ul_tti_request SFN/Slot:219.17
avril 09 13:39:56 [0m1712662796.924897 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.926008 [PHY]   pack_ul_tti_request SFN/Slot:219.18
avril 09 13:39:56 [0m1712662796.927271 [PHY]   pack_ul_tti_request SFN/Slot:219.19
avril 09 13:39:56 [0m1712662796.935376 [NR_MAC]   (219/17)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.938001 [NR_MAC]     220. 7 Scheduling pucch reception in  220. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.938014 [PHY]   pack_ul_tti_request SFN/Slot:220.7
avril 09 13:39:56 [0m1712662796.938016 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.949508 [NR_MAC]   (220/7)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.951944 [NR_MAC]     220.17 Scheduling pucch reception in  220.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.951952 [PHY]   pack_ul_tti_request SFN/Slot:220.17
avril 09 13:39:56 [0m1712662796.951954 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.953071 [PHY]   pack_ul_tti_request SFN/Slot:220.18
avril 09 13:39:56 [0m1712662796.954287 [PHY]   pack_ul_tti_request SFN/Slot:220.19
avril 09 13:39:56 [0m1712662796.955576 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 221/0 
avril 09 13:39:56 [0m1712662796.962024 [NR_MAC]   (220/17)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.964466 [NR_MAC]   pucch_acknack  221. 7 Scheduling pucch reception in  221. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.964474 [PHY]   pack_ul_tti_request SFN/Slot:221.7
avril 09 13:39:56 [0m1712662796.964476 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.975870 [NR_MAC]   (221/7)uci_01->pduBitmap:3
avril 09 13:39:56 [0m1712662796.978112 [NR_MAC]     221.17 Scheduling pucch reception in  221.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.978120 [PHY]   pack_ul_tti_request SFN/Slot:221.17
avril 09 13:39:56 [0m1712662796.978122 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662796.979352 [PHY]   pack_ul_tti_request SFN/Slot:221.18
avril 09 13:39:56 [0m1712662796.980698 [PHY]   pack_ul_tti_request SFN/Slot:221.19
avril 09 13:39:56 [0m1712662796.988890 [NR_MAC]   (221/17)uci_01->pduBitmap:1
avril 09 13:39:56 [0m1712662796.991191 [NR_MAC]     222. 7 Scheduling pucch reception in  222. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:56 [0m1712662796.991198 [PHY]   pack_ul_tti_request SFN/Slot:222.7
avril 09 13:39:56 [0m1712662796.991201 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:56 [0m1712662797.002320 [NR_MAC]   (222/7)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.004971 [NR_MAC]     222.17 Scheduling pucch reception in  222.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.004978 [PHY]   pack_ul_tti_request SFN/Slot:222.17
avril 09 13:39:57 [0m1712662797.004981 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.006062 [PHY]   pack_ul_tti_request SFN/Slot:222.18
avril 09 13:39:57 [0m1712662797.007337 [PHY]   pack_ul_tti_request SFN/Slot:222.19
avril 09 13:39:57 [0m1712662797.015088 [NR_MAC]   (222/17)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.017698 [NR_MAC]     223. 7 Scheduling pucch reception in  223. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.017729 [PHY]   pack_ul_tti_request SFN/Slot:223.7
avril 09 13:39:57 [0m1712662797.017732 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.028919 [NR_MAC]   (223/7)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.031167 [NR_MAC]     223.17 Scheduling pucch reception in  223.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.031198 [PHY]   pack_ul_tti_request SFN/Slot:223.17
avril 09 13:39:57 [0m1712662797.031213 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.032384 [PHY]   pack_ul_tti_request SFN/Slot:223.18
avril 09 13:39:57 [0m1712662797.033682 [PHY]   pack_ul_tti_request SFN/Slot:223.19
avril 09 13:39:57 [0m1712662797.041640 [NR_MAC]   (223/17)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.044093 [NR_MAC]     224. 7 Scheduling pucch reception in  224. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.044099 [PHY]   pack_ul_tti_request SFN/Slot:224.7
avril 09 13:39:57 [0m1712662797.044101 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.046181 [NR_MAC]     224. 8 Scheduling pucch reception in  224. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:39:57 [0m1712662797.046184 [PHY]   pack_ul_tti_request SFN/Slot:224.8
avril 09 13:39:57 [0m1712662797.046185 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:39:57 [0m1712662797.055750 [NR_MAC]   (224/7)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.058114 [NR_MAC]     224.17 Scheduling pucch reception in  224.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.058122 [PHY]   pack_ul_tti_request SFN/Slot:224.17
avril 09 13:39:57 [0m1712662797.058125 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.059224 [PHY]   pack_ul_tti_request SFN/Slot:224.18
avril 09 13:39:57 [0m1712662797.060562 [PHY]   pack_ul_tti_request SFN/Slot:224.19
avril 09 13:39:57 [0m1712662797.068104 [NR_MAC]   (224/17)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.070971 [NR_MAC]     225. 7 Scheduling pucch reception in  225. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.070981 [PHY]   pack_ul_tti_request SFN/Slot:225.7
avril 09 13:39:57 [0m1712662797.070984 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.082136 [NR_MAC]   (225/7)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.084808 [NR_MAC]     225.17 Scheduling pucch reception in  225.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.084860 [PHY]   pack_ul_tti_request SFN/Slot:225.17
avril 09 13:39:57 [0m1712662797.084863 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.086047 [PHY]   pack_ul_tti_request SFN/Slot:225.18
avril 09 13:39:57 [0m1712662797.087414 [PHY]   pack_ul_tti_request SFN/Slot:225.19
avril 09 13:39:57 [0m1712662797.095467 [NR_MAC]   (225/17)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.097988 [NR_MAC]     226. 7 Scheduling pucch reception in  226. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.097994 [PHY]   pack_ul_tti_request SFN/Slot:226.7
avril 09 13:39:57 [0m1712662797.097997 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.109291 [NR_MAC]   (226/7)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.112000 [NR_MAC]     226.17 Scheduling pucch reception in  226.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.112008 [PHY]   pack_ul_tti_request SFN/Slot:226.17
avril 09 13:39:57 [0m1712662797.112011 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.113105 [PHY]   pack_ul_tti_request SFN/Slot:226.18
avril 09 13:39:57 [0m1712662797.114184 [PHY]   pack_ul_tti_request SFN/Slot:226.19
avril 09 13:39:57 [0m1712662797.121854 [NR_MAC]   (226/17)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.124147 [NR_MAC]     227. 7 Scheduling pucch reception in  227. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.124155 [PHY]   pack_ul_tti_request SFN/Slot:227.7
avril 09 13:39:57 [0m1712662797.124163 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.135288 [NR_MAC]   (227/7)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.137978 [NR_MAC]     227.17 Scheduling pucch reception in  227.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.137985 [PHY]   pack_ul_tti_request SFN/Slot:227.17
avril 09 13:39:57 [0m1712662797.137988 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.139036 [PHY]   pack_ul_tti_request SFN/Slot:227.18
avril 09 13:39:57 [0m1712662797.140291 [PHY]   pack_ul_tti_request SFN/Slot:227.19
avril 09 13:39:57 [0m1712662797.148313 [NR_MAC]   (227/17)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.150854 [NR_MAC]     228. 7 Scheduling pucch reception in  228. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.150862 [PHY]   pack_ul_tti_request SFN/Slot:228.7
avril 09 13:39:57 [0m1712662797.150866 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.162112 [NR_MAC]   (228/7)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.164787 [NR_MAC]     228.17 Scheduling pucch reception in  228.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.164793 [PHY]   pack_ul_tti_request SFN/Slot:228.17
avril 09 13:39:57 [0m1712662797.164795 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.165886 [PHY]   pack_ul_tti_request SFN/Slot:228.18
avril 09 13:39:57 [0m1712662797.167141 [PHY]   pack_ul_tti_request SFN/Slot:228.19
avril 09 13:39:57 [0m1712662797.174879 [NR_MAC]   (228/17)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.177125 [NR_MAC]     229. 7 Scheduling pucch reception in  229. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.177132 [PHY]   pack_ul_tti_request SFN/Slot:229.7
avril 09 13:39:57 [0m1712662797.177134 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.188586 [NR_MAC]   (229/7)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.191015 [NR_MAC]     229.17 Scheduling pucch reception in  229.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.191023 [PHY]   pack_ul_tti_request SFN/Slot:229.17
avril 09 13:39:57 [0m1712662797.191026 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.192082 [PHY]   pack_ul_tti_request SFN/Slot:229.18
avril 09 13:39:57 [0m1712662797.193224 [PHY]   pack_ul_tti_request SFN/Slot:229.19
avril 09 13:39:57 [0m1712662797.201079 [NR_MAC]   (229/17)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.203813 [NR_MAC]     230. 7 Scheduling pucch reception in  230. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.203820 [PHY]   pack_ul_tti_request SFN/Slot:230.7
avril 09 13:39:57 [0m1712662797.203822 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.215153 [NR_MAC]   (230/7)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.217610 [NR_MAC]     230.17 Scheduling pucch reception in  230.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.217620 [PHY]   pack_ul_tti_request SFN/Slot:230.17
avril 09 13:39:57 [0m1712662797.217622 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.218676 [PHY]   pack_ul_tti_request SFN/Slot:230.18
avril 09 13:39:57 [0m1712662797.219855 [PHY]   pack_ul_tti_request SFN/Slot:230.19
avril 09 13:39:57 [0m1712662797.220954 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 231/0 
avril 09 13:39:57 [0m1712662797.227554 [NR_MAC]   (230/17)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.229985 [NR_MAC]   pucch_acknack  231. 7 Scheduling pucch reception in  231. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.229996 [PHY]   pack_ul_tti_request SFN/Slot:231.7
avril 09 13:39:57 [0m1712662797.229999 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.241137 [NR_MAC]   (231/7)uci_01->pduBitmap:3
avril 09 13:39:57 [0m1712662797.243680 [NR_MAC]     231.17 Scheduling pucch reception in  231.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.243689 [PHY]   pack_ul_tti_request SFN/Slot:231.17
avril 09 13:39:57 [0m1712662797.243692 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.244968 [PHY]   pack_ul_tti_request SFN/Slot:231.18
avril 09 13:39:57 [0m1712662797.246101 [PHY]   pack_ul_tti_request SFN/Slot:231.19
avril 09 13:39:57 [0m1712662797.254128 [NR_MAC]   (231/17)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.255808 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 232/6 
avril 09 13:39:57 [0m1712662797.256908 [NR_MAC]     232. 7 Scheduling pucch reception in  232. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.256914 [PHY]   pack_ul_tti_request SFN/Slot:232.7
avril 09 13:39:57 [0m1712662797.256917 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.258940 [NR_MAC]     232. 8 Scheduling pucch reception in  232. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:39:57 [0m1712662797.258945 [PHY]   pack_ul_tti_request SFN/Slot:232.8
avril 09 13:39:57 [0m1712662797.258946 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:39:57 [0m1712662797.268181 [NR_MAC]   (232/7)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.270675 [NR_MAC]   pucch_acknack  232.17 Scheduling pucch reception in  232.17: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.270682 [PHY]   pack_ul_tti_request SFN/Slot:232.17
avril 09 13:39:57 [0m1712662797.270685 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.271746 [PHY]   pack_ul_tti_request SFN/Slot:232.18
avril 09 13:39:57 [0m1712662797.273007 [PHY]   pack_ul_tti_request SFN/Slot:232.19
avril 09 13:39:57 [0m1712662797.280858 [NR_MAC]   (232/17)uci_01->pduBitmap:3
avril 09 13:39:57 [0m1712662797.283079 [NR_MAC]     233. 7 Scheduling pucch reception in  233. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.283088 [PHY]   pack_ul_tti_request SFN/Slot:233.7
avril 09 13:39:57 [0m1712662797.283091 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.294655 [NR_MAC]   (233/7)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.296954 [NR_MAC]     233.17 Scheduling pucch reception in  233.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.296961 [PHY]   pack_ul_tti_request SFN/Slot:233.17
avril 09 13:39:57 [0m1712662797.296963 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.298079 [PHY]   pack_ul_tti_request SFN/Slot:233.18
avril 09 13:39:57 [0m1712662797.299340 [PHY]   pack_ul_tti_request SFN/Slot:233.19
avril 09 13:39:57 [0m1712662797.307534 [NR_MAC]   (233/17)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.310056 [NR_MAC]     234. 7 Scheduling pucch reception in  234. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.310062 [PHY]   pack_ul_tti_request SFN/Slot:234.7
avril 09 13:39:57 [0m1712662797.310065 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.321155 [NR_MAC]   (234/7)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.323624 [NR_MAC]     234.17 Scheduling pucch reception in  234.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.323629 [PHY]   pack_ul_tti_request SFN/Slot:234.17
avril 09 13:39:57 [0m1712662797.323631 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.324820 [PHY]   pack_ul_tti_request SFN/Slot:234.18
avril 09 13:39:57 [0m1712662797.325976 [PHY]   pack_ul_tti_request SFN/Slot:234.19
avril 09 13:39:57 [0m1712662797.333751 [NR_MAC]   (234/17)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.336146 [NR_MAC]     235. 7 Scheduling pucch reception in  235. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.336158 [PHY]   pack_ul_tti_request SFN/Slot:235.7
avril 09 13:39:57 [0m1712662797.336161 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.347826 [NR_MAC]   (235/7)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.350315 [NR_MAC]     235.17 Scheduling pucch reception in  235.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.350324 [PHY]   pack_ul_tti_request SFN/Slot:235.17
avril 09 13:39:57 [0m1712662797.350327 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.351502 [PHY]   pack_ul_tti_request SFN/Slot:235.18
avril 09 13:39:57 [0m1712662797.352808 [PHY]   pack_ul_tti_request SFN/Slot:235.19
avril 09 13:39:57 [0m1712662797.360175 [NR_MAC]   (235/17)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.362797 [NR_MAC]     236. 7 Scheduling pucch reception in  236. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.362804 [PHY]   pack_ul_tti_request SFN/Slot:236.7
avril 09 13:39:57 [0m1712662797.362806 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.373779 [NR_MAC]   (236/7)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.376071 [NR_MAC]     236.17 Scheduling pucch reception in  236.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.376075 [PHY]   pack_ul_tti_request SFN/Slot:236.17
avril 09 13:39:57 [0m1712662797.376077 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.377183 [PHY]   pack_ul_tti_request SFN/Slot:236.18
avril 09 13:39:57 [0m1712662797.378487 [PHY]   pack_ul_tti_request SFN/Slot:236.19
avril 09 13:39:57 [0m1712662797.386071 [NR_MAC]   (236/17)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.388815 [NR_MAC]     237. 7 Scheduling pucch reception in  237. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.388821 [PHY]   pack_ul_tti_request SFN/Slot:237.7
avril 09 13:39:57 [0m1712662797.388823 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.400075 [NR_MAC]   (237/7)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.402436 [NR_MAC]     237.17 Scheduling pucch reception in  237.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.402466 [PHY]   pack_ul_tti_request SFN/Slot:237.17
avril 09 13:39:57 [0m1712662797.402480 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.403758 [PHY]   pack_ul_tti_request SFN/Slot:237.18
avril 09 13:39:57 [0m1712662797.405060 [PHY]   pack_ul_tti_request SFN/Slot:237.19
avril 09 13:39:57 [0m1712662797.412969 [NR_MAC]   (237/17)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.415545 [NR_MAC]     238. 7 Scheduling pucch reception in  238. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.415552 [PHY]   pack_ul_tti_request SFN/Slot:238.7
avril 09 13:39:57 [0m1712662797.415554 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.426472 [NR_MAC]   (238/7)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.428832 [NR_MAC]     238.17 Scheduling pucch reception in  238.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.428836 [PHY]   pack_ul_tti_request SFN/Slot:238.17
avril 09 13:39:57 [0m1712662797.428838 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.430006 [PHY]   pack_ul_tti_request SFN/Slot:238.18
avril 09 13:39:57 [0m1712662797.431133 [PHY]   pack_ul_tti_request SFN/Slot:238.19
avril 09 13:39:57 [0m1712662797.438799 [NR_MAC]   (238/17)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.441076 [NR_MAC]     239. 7 Scheduling pucch reception in  239. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.441082 [PHY]   pack_ul_tti_request SFN/Slot:239.7
avril 09 13:39:57 [0m1712662797.441084 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.451841 [NR_MAC]   (239/7)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.454068 [NR_MAC]     239.17 Scheduling pucch reception in  239.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.454074 [PHY]   pack_ul_tti_request SFN/Slot:239.17
avril 09 13:39:57 [0m1712662797.454075 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.455219 [PHY]   pack_ul_tti_request SFN/Slot:239.18
avril 09 13:39:57 [0m1712662797.456511 [PHY]   pack_ul_tti_request SFN/Slot:239.19
avril 09 13:39:57 [0m1712662797.463860 [NGAP]   PDUSESSIONSetup initiating message
avril 09 13:39:57 [0m1712662797.463877 [NR_RRC]   [gNB 0] gNB_ue_ngap_id 1 
avril 09 13:39:57 [0m1712662797.463883 [NR_RRC]   Adding pdusession 10, total nb of sessions 1
avril 09 13:39:57 [0m1712662797.464061 [NR_MAC]   (239/17)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.464894 [NR_RRC]   UE 1: configure DRB ID 1 for PDU session ID 10
avril 09 13:39:57 [0m[32m1712662797.464899 [RRC]   selecting CU-UP ID 3584 based on exact NSSAI match (1:0xffffff)
avril 09 13:39:57 [0m1712662797.464901 [RRC]   UE 1 associating to CU-UP assoc_id -1 out of 1 CU-UPs
avril 09 13:39:57 [0m1712662797.464907 [GTPU]   [101] Created tunnel for UE ID 1, teid for incoming: 3c894878, teid for outgoing 1 to remote IPv4: 192.168.70.134, IPv6 ::
avril 09 13:39:57 [0m1712662797.464913 [PDCP]   added drb 1 to UE ID 1
avril 09 13:39:57 [0m1712662797.464925 [SDAP]   Default DRB for the created SDAP entity: 1 
avril 09 13:39:57 [0m1712662797.464932 [RRC]   activate SRB 2 of UE 1
avril 09 13:39:57 [0m1712662797.466117 [RLC]   Added srb 2 to UE with RNTI 0xfabe
avril 09 13:39:57 [0m1712662797.466125 [RLC]   /home/chen/openairinterface5g/openair2/LAYER2/nr_rlc/nr_rlc_oai_api.c:838:add_drb_am: added drb 1 to UE with RNTI 0xfabe
avril 09 13:39:57 [0m1712662797.466127 [RLC]   /home/chen/openairinterface5g/openair2/LAYER2/nr_rlc/nr_rlc_oai_api.c:nr_rlc_add_drb:908: added DRB to UE with RNTI 0xfabe
avril 09 13:39:57 [0m1712662797.466128 [NR_MAC]   UE fabe: received capabilities, updating CellGroupConfig
avril 09 13:39:57 [0m1712662797.466152 [NR_MAC]   Number of DRBs = 1 and SRBs = 1
avril 09 13:39:57 [0m1712662797.466153 [NR_MAC]   number of QOS flows mapped to DRB_id 1: 1
avril 09 13:39:57 [0m1712662797.466154 [NR_MAC]   Setting NSSAI sst: 1, sd: 16777215 for DRB: 1
avril 09 13:39:57 [0m1712662797.466162 [E1AP]   UE 1: updating PDU session ID 10 (1 bearers)
avril 09 13:39:57 [0m1712662797.466195 [RRC]   UE fabe replacing existing CellGroupConfig with new one received from DU
avril 09 13:39:57 [0m1712662797.466222 [NR_RRC]   UE 1: Generate RRCReconfiguration (bytes 368, xid 3)
avril 09 13:39:57 [0m1712662797.466237 [RRC]   UE 1: PDU session ID 10 modified 1 bearers
avril 09 13:39:57 [0m1712662797.466528 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 240/7 
avril 09 13:39:57 [0m1712662797.466553 [PHY]   pack_ul_tti_request SFN/Slot:240.7
avril 09 13:39:57 [0m1712662797.468940 [NR_MAC]     240. 8 Scheduling pucch reception in  240. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:39:57 [0m1712662797.468946 [PHY]   pack_ul_tti_request SFN/Slot:240.8
avril 09 13:39:57 [0m1712662797.468947 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:39:57 [0m1712662797.480449 [NR_MAC]   pucch_acknack  240.17 Scheduling pucch reception in  240.17: bits SR 0, DAI 1, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.480461 [PHY]   pack_ul_tti_request SFN/Slot:240.17
avril 09 13:39:57 [0m1712662797.480464 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:39:57 [0m1712662797.490741 [NR_MAC]   (240/17)uci_01->pduBitmap:2
avril 09 13:39:57 [0m1712662797.490775 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 241/5 
avril 09 13:39:57 [0m1712662797.493336 [NR_MAC]     241. 7 Scheduling pucch reception in  241. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.493347 [PHY]   pack_ul_tti_request SFN/Slot:241.7
avril 09 13:39:57 [0m1712662797.493351 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.504865 [NR_MAC]   (241/7)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.507294 [NR_MAC]   pucch_acknack  241.17 Scheduling pucch reception in  241.17: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.507302 [PHY]   pack_ul_tti_request SFN/Slot:241.17
avril 09 13:39:57 [0m1712662797.507314 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.508486 [PHY]   pack_ul_tti_request SFN/Slot:241.18
avril 09 13:39:57 [0m1712662797.509791 [PHY]   pack_ul_tti_request SFN/Slot:241.19
avril 09 13:39:57 [0m1712662797.518019 [NR_MAC]   (241/17)uci_01->pduBitmap:3
avril 09 13:39:57 [0m1712662797.518063 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 242/5 
avril 09 13:39:57 [0m1712662797.518091 [NR_RRC]   UE 1: Receive RRC Reconfiguration Complete message (xid 3)
avril 09 13:39:57 [0m1712662797.518107 [NR_RRC]   msg index 0, pdu_sessions index 0, status 2, xid 3): nb_of_pdusessions 1,  pdusession_id 10, teid: 1015629944 
avril 09 13:39:57  [0m1712662797.518108 [NR_RRC]   NGAP_PDUSESSION_SETUP_RESP: sending the message
avril 09 13:39:57 [0m1712662797.520622 [NR_MAC]     242. 7 Scheduling pucch reception in  242. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.520634 [PHY]   pack_ul_tti_request SFN/Slot:242.7
avril 09 13:39:57 [0m1712662797.520637 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.532111 [NR_MAC]   (242/7)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.534645 [NR_MAC]   pucch_acknack  242.17 Scheduling pucch reception in  242.17: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.534677 [PHY]   pack_ul_tti_request SFN/Slot:242.17
avril 09 13:39:57 [0m1712662797.534680 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.535817 [PHY]   pack_ul_tti_request SFN/Slot:242.18
avril 09 13:39:57 [0m1712662797.537084 [PHY]   pack_ul_tti_request SFN/Slot:242.19
avril 09 13:39:57 [0m1712662797.544988 [NR_MAC]   (242/17)uci_01->pduBitmap:3
avril 09 13:39:57 [0m1712662797.547429 [NR_MAC]     243. 7 Scheduling pucch reception in  243. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.547436 [PHY]   pack_ul_tti_request SFN/Slot:243.7
avril 09 13:39:57 [0m1712662797.547438 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.558824 [NR_MAC]   (243/7)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.561161 [NR_MAC]     243.17 Scheduling pucch reception in  243.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.561166 [PHY]   pack_ul_tti_request SFN/Slot:243.17
avril 09 13:39:57 [0m1712662797.561168 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.562393 [PHY]   pack_ul_tti_request SFN/Slot:243.18
avril 09 13:39:57 [0m1712662797.563659 [PHY]   pack_ul_tti_request SFN/Slot:243.19
avril 09 13:39:57 [0m1712662797.571152 [NR_MAC]   (243/17)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.573754 [NR_MAC]     244. 7 Scheduling pucch reception in  244. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.573760 [PHY]   pack_ul_tti_request SFN/Slot:244.7
avril 09 13:39:57 [0m1712662797.573762 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.585050 [NR_MAC]   (244/7)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.587521 [NR_MAC]     244.17 Scheduling pucch reception in  244.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.587568 [PHY]   pack_ul_tti_request SFN/Slot:244.17
avril 09 13:39:57 [0m1712662797.587570 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.588795 [PHY]   pack_ul_tti_request SFN/Slot:244.18
avril 09 13:39:57 [0m1712662797.590013 [PHY]   pack_ul_tti_request SFN/Slot:244.19
avril 09 13:39:57 [0m1712662797.598024 [NR_MAC]   (244/17)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.600546 [NR_MAC]     245. 7 Scheduling pucch reception in  245. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.600553 [PHY]   pack_ul_tti_request SFN/Slot:245.7
avril 09 13:39:57 [0m1712662797.600555 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.612196 [NR_MAC]   (245/7)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.614825 [NR_MAC]     245.17 Scheduling pucch reception in  245.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.614829 [PHY]   pack_ul_tti_request SFN/Slot:245.17
avril 09 13:39:57 [0m1712662797.614830 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.615907 [PHY]   pack_ul_tti_request SFN/Slot:245.18
avril 09 13:39:57 [0m1712662797.617145 [PHY]   pack_ul_tti_request SFN/Slot:245.19
avril 09 13:39:57 [0m1712662797.625142 [NR_MAC]   (245/17)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.627699 [NR_MAC]     246. 7 Scheduling pucch reception in  246. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.627704 [PHY]   pack_ul_tti_request SFN/Slot:246.7
avril 09 13:39:57 [0m1712662797.627706 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.638816 [NR_MAC]   (246/7)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.641098 [NR_MAC]     246.17 Scheduling pucch reception in  246.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.641107 [PHY]   pack_ul_tti_request SFN/Slot:246.17
avril 09 13:39:57 [0m1712662797.641110 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.642256 [PHY]   pack_ul_tti_request SFN/Slot:246.18
avril 09 13:39:57 [0m1712662797.643582 [PHY]   pack_ul_tti_request SFN/Slot:246.19
avril 09 13:39:57 [0m1712662797.651497 [NR_MAC]   (246/17)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.653978 [NR_MAC]     247. 7 Scheduling pucch reception in  247. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.653985 [PHY]   pack_ul_tti_request SFN/Slot:247.7
avril 09 13:39:57 [0m1712662797.653988 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.665526 [NR_MAC]   (247/7)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.667870 [NR_MAC]     247.17 Scheduling pucch reception in  247.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.667883 [PHY]   pack_ul_tti_request SFN/Slot:247.17
avril 09 13:39:57 [0m1712662797.667886 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.669050 [PHY]   pack_ul_tti_request SFN/Slot:247.18
avril 09 13:39:57 [0m1712662797.670409 [PHY]   pack_ul_tti_request SFN/Slot:247.19
avril 09 13:39:57 [0m1712662797.678827 [NR_MAC]   (247/17)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.681124 [NR_MAC]     248. 7 Scheduling pucch reception in  248. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.681130 [PHY]   pack_ul_tti_request SFN/Slot:248.7
avril 09 13:39:57 [0m1712662797.681132 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.683497 [NR_MAC]     248. 8 Scheduling pucch reception in  248. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:39:57 [0m1712662797.683520 [PHY]   pack_ul_tti_request SFN/Slot:248.8
avril 09 13:39:57 [0m1712662797.683521 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:39:57 [0m1712662797.692866 [NR_MAC]   (248/7)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.695387 [NR_MAC]     248.17 Scheduling pucch reception in  248.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.695405 [PHY]   pack_ul_tti_request SFN/Slot:248.17
avril 09 13:39:57 [0m1712662797.695406 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.696627 [PHY]   pack_ul_tti_request SFN/Slot:248.18
avril 09 13:39:57 [0m1712662797.697874 [PHY]   pack_ul_tti_request SFN/Slot:248.19
avril 09 13:39:57 [0m1712662797.699048 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 249/0 
avril 09 13:39:57 [0m1712662797.705870 [NR_MAC]   (248/17)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.708265 [NR_MAC]   pucch_acknack  249. 7 Scheduling pucch reception in  249. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.708304 [PHY]   pack_ul_tti_request SFN/Slot:249.7
avril 09 13:39:57 [0m1712662797.708308 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.719884 [NR_MAC]   (249/7)uci_01->pduBitmap:3
avril 09 13:39:57 [0m1712662797.722241 [NR_MAC]     249.17 Scheduling pucch reception in  249.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.722246 [PHY]   pack_ul_tti_request SFN/Slot:249.17
avril 09 13:39:57 [0m1712662797.722248 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.723562 [PHY]   pack_ul_tti_request SFN/Slot:249.18
avril 09 13:39:57 [0m1712662797.724802 [PHY]   pack_ul_tti_request SFN/Slot:249.19
avril 09 13:39:57 [0m1712662797.732671 [NR_MAC]   (249/17)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.735144 [NR_MAC]     250. 7 Scheduling pucch reception in  250. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.735156 [PHY]   pack_ul_tti_request SFN/Slot:250.7
avril 09 13:39:57 [0m1712662797.735160 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.746551 [NR_MAC]   (250/7)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.748936 [NR_MAC]     250.17 Scheduling pucch reception in  250.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.748945 [PHY]   pack_ul_tti_request SFN/Slot:250.17
avril 09 13:39:57 [0m1712662797.748948 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.750193 [PHY]   pack_ul_tti_request SFN/Slot:250.18
avril 09 13:39:57 [0m1712662797.751640 [PHY]   pack_ul_tti_request SFN/Slot:250.19
avril 09 13:39:57 [0m1712662797.759855 [NR_MAC]   (250/17)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.762116 [NR_MAC]     251. 7 Scheduling pucch reception in  251. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.762125 [PHY]   pack_ul_tti_request SFN/Slot:251.7
avril 09 13:39:57 [0m1712662797.762128 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.773871 [NR_MAC]   (251/7)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.776167 [NR_MAC]     251.17 Scheduling pucch reception in  251.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.776176 [PHY]   pack_ul_tti_request SFN/Slot:251.17
avril 09 13:39:57 [0m1712662797.776179 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.777555 [PHY]   pack_ul_tti_request SFN/Slot:251.18
avril 09 13:39:57 [0m1712662797.778750 [PHY]   pack_ul_tti_request SFN/Slot:251.19
avril 09 13:39:57 [0m1712662797.786395 [NR_MAC]   (251/17)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.789061 [NR_MAC]     252. 7 Scheduling pucch reception in  252. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.789071 [PHY]   pack_ul_tti_request SFN/Slot:252.7
avril 09 13:39:57 [0m1712662797.789073 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.800021 [NR_MAC]   (252/7)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.802799 [NR_MAC]     252.17 Scheduling pucch reception in  252.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.802812 [PHY]   pack_ul_tti_request SFN/Slot:252.17
avril 09 13:39:57 [0m1712662797.802815 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.803936 [PHY]   pack_ul_tti_request SFN/Slot:252.18
avril 09 13:39:57 [0m1712662797.805241 [PHY]   pack_ul_tti_request SFN/Slot:252.19
avril 09 13:39:57 [0m1712662797.813046 [NR_MAC]   (252/17)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.815700 [NR_MAC]     253. 7 Scheduling pucch reception in  253. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.815749 [PHY]   pack_ul_tti_request SFN/Slot:253.7
avril 09 13:39:57 [0m1712662797.815767 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.827121 [NR_MAC]   (253/7)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.829811 [NR_MAC]     253.17 Scheduling pucch reception in  253.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.829820 [PHY]   pack_ul_tti_request SFN/Slot:253.17
avril 09 13:39:57 [0m1712662797.829822 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.830881 [PHY]   pack_ul_tti_request SFN/Slot:253.18
avril 09 13:39:57 [0m1712662797.832033 [PHY]   pack_ul_tti_request SFN/Slot:253.19
avril 09 13:39:57 [0m1712662797.839908 [NR_MAC]   (253/17)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.842166 [NR_MAC]     254. 7 Scheduling pucch reception in  254. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.842173 [PHY]   pack_ul_tti_request SFN/Slot:254.7
avril 09 13:39:57 [0m1712662797.842175 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.853297 [NR_MAC]   (254/7)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.855822 [NR_MAC]     254.17 Scheduling pucch reception in  254.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.855829 [PHY]   pack_ul_tti_request SFN/Slot:254.17
avril 09 13:39:57 [0m1712662797.855831 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.856904 [PHY]   pack_ul_tti_request SFN/Slot:254.18
avril 09 13:39:57 [0m1712662797.858142 [PHY]   pack_ul_tti_request SFN/Slot:254.19
avril 09 13:39:57 [0m1712662797.865970 [NR_MAC]   (254/17)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.868458 [NR_MAC]     255. 7 Scheduling pucch reception in  255. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.868465 [PHY]   pack_ul_tti_request SFN/Slot:255.7
avril 09 13:39:57 [0m1712662797.868468 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.880124 [NR_MAC]   (255/7)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.882634 [NR_MAC]     255.17 Scheduling pucch reception in  255.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.882640 [PHY]   pack_ul_tti_request SFN/Slot:255.17
avril 09 13:39:57 [0m1712662797.882642 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.883854 [PHY]   pack_ul_tti_request SFN/Slot:255.18
avril 09 13:39:57 [0m1712662797.885068 [PHY]   pack_ul_tti_request SFN/Slot:255.19
avril 09 13:39:57 [0m1712662797.886304 [NR_MAC]   Frame.Slot 256.0
avril 09 13:39:57 UE RNTI fabe CU-UE-ID 1 in-sync PH 0 dB PCMAX 0 dBm, average RSRP -44 (8 meas)
avril 09 13:39:57 UE fabe: dlsch_rounds 20/1/0/0, dlsch_errors 0, pucch0_DTX 0, BLER 0.09238 MCS (0) 9
avril 09 13:39:57 UE fabe: ulsch_rounds 208/0/0/0, ulsch_errors 0, ulsch_DTX 0, BLER 0.05314 MCS (0) 9
avril 09 13:39:57 UE fabe: MAC:    TX           2676 RX          17088 bytes
avril 09 13:39:57 UE fabe: LCID 1: TX            966 RX            282 bytes
avril 09 13:39:57 UE fabe: LCID 2: TX              0 RX              0 bytes
avril 09 13:39:57 UE fabe: LCID 4: TX              0 RX              0 bytes
avril 09 13:39:57 
avril 09 13:39:57 [0m1712662797.892895 [NR_MAC]   (255/17)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.895309 [NR_MAC]     256. 7 Scheduling pucch reception in  256. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.895316 [PHY]   pack_ul_tti_request SFN/Slot:256.7
avril 09 13:39:57 [0m1712662797.895318 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.897472 [NR_MAC]     256. 8 Scheduling pucch reception in  256. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:39:57 [0m1712662797.897477 [PHY]   pack_ul_tti_request SFN/Slot:256.8
avril 09 13:39:57 [0m1712662797.897479 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:39:57 [0m1712662797.906744 [NR_MAC]   (256/7)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.909064 [NR_MAC]     256.17 Scheduling pucch reception in  256.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.909072 [PHY]   pack_ul_tti_request SFN/Slot:256.17
avril 09 13:39:57 [0m1712662797.909074 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.910278 [PHY]   pack_ul_tti_request SFN/Slot:256.18
avril 09 13:39:57 [0m1712662797.911502 [PHY]   pack_ul_tti_request SFN/Slot:256.19
avril 09 13:39:57 [0m1712662797.919440 [NR_MAC]   (256/17)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.920862 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 257/6 
avril 09 13:39:57 [0m1712662797.921940 [NR_MAC]     257. 7 Scheduling pucch reception in  257. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.921952 [PHY]   pack_ul_tti_request SFN/Slot:257.7
avril 09 13:39:57 [0m1712662797.921955 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.933232 [NR_MAC]   (257/7)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.935880 [NR_MAC]   pucch_acknack  257.17 Scheduling pucch reception in  257.17: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.935891 [PHY]   pack_ul_tti_request SFN/Slot:257.17
avril 09 13:39:57 [0m1712662797.935895 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.937068 [PHY]   pack_ul_tti_request SFN/Slot:257.18
avril 09 13:39:57 [0m1712662797.938265 [PHY]   pack_ul_tti_request SFN/Slot:257.19
avril 09 13:39:57 [0m1712662797.946215 [NR_MAC]   (257/17)uci_01->pduBitmap:3
avril 09 13:39:57 [0m1712662797.948959 [NR_MAC]     258. 7 Scheduling pucch reception in  258. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.948968 [PHY]   pack_ul_tti_request SFN/Slot:258.7
avril 09 13:39:57 [0m1712662797.948971 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.960424 [NR_MAC]   (258/7)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.962880 [NR_MAC]     258.17 Scheduling pucch reception in  258.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.962886 [PHY]   pack_ul_tti_request SFN/Slot:258.17
avril 09 13:39:57 [0m1712662797.962888 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.964007 [PHY]   pack_ul_tti_request SFN/Slot:258.18
avril 09 13:39:57 [0m1712662797.965237 [PHY]   pack_ul_tti_request SFN/Slot:258.19
avril 09 13:39:57 [0m1712662797.966380 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 259/0 
avril 09 13:39:57 [0m1712662797.973209 [NR_MAC]   (258/17)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662797.975837 [NR_MAC]   pucch_acknack  259. 7 Scheduling pucch reception in  259. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.975845 [PHY]   pack_ul_tti_request SFN/Slot:259.7
avril 09 13:39:57 [0m1712662797.975847 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.987151 [NR_MAC]   (259/7)uci_01->pduBitmap:3
avril 09 13:39:57 [0m1712662797.989664 [NR_MAC]     259.17 Scheduling pucch reception in  259.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662797.989670 [PHY]   pack_ul_tti_request SFN/Slot:259.17
avril 09 13:39:57 [0m1712662797.989673 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:57 [0m1712662797.990799 [PHY]   pack_ul_tti_request SFN/Slot:259.18
avril 09 13:39:57 [0m1712662797.991959 [PHY]   pack_ul_tti_request SFN/Slot:259.19
avril 09 13:39:57 [0m1712662797.999695 [NR_MAC]   (259/17)uci_01->pduBitmap:1
avril 09 13:39:57 [0m1712662798.002093 [NR_MAC]     260. 7 Scheduling pucch reception in  260. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:57 [0m1712662798.002102 [PHY]   pack_ul_tti_request SFN/Slot:260.7
avril 09 13:39:57 [0m1712662798.002105 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.013361 [NR_MAC]   (260/7)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.015921 [NR_MAC]     260.17 Scheduling pucch reception in  260.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.015930 [PHY]   pack_ul_tti_request SFN/Slot:260.17
avril 09 13:39:58 [0m1712662798.015933 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.017037 [PHY]   pack_ul_tti_request SFN/Slot:260.18
avril 09 13:39:58 [0m1712662798.018278 [PHY]   pack_ul_tti_request SFN/Slot:260.19
avril 09 13:39:58 [0m1712662798.026341 [NR_MAC]   (260/17)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.028868 [NR_MAC]     261. 7 Scheduling pucch reception in  261. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.028875 [PHY]   pack_ul_tti_request SFN/Slot:261.7
avril 09 13:39:58 [0m1712662798.028877 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.040067 [NR_MAC]   (261/7)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.042710 [NR_MAC]     261.17 Scheduling pucch reception in  261.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.042756 [PHY]   pack_ul_tti_request SFN/Slot:261.17
avril 09 13:39:58 [0m1712662798.042758 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.043903 [PHY]   pack_ul_tti_request SFN/Slot:261.18
avril 09 13:39:58 [0m1712662798.045193 [PHY]   pack_ul_tti_request SFN/Slot:261.19
avril 09 13:39:58 [0m1712662798.053028 [NR_MAC]   (261/17)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.055744 [NR_MAC]     262. 7 Scheduling pucch reception in  262. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.055762 [PHY]   pack_ul_tti_request SFN/Slot:262.7
avril 09 13:39:58 [0m1712662798.055766 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.066873 [NR_MAC]   (262/7)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.069442 [NR_MAC]     262.17 Scheduling pucch reception in  262.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.069450 [PHY]   pack_ul_tti_request SFN/Slot:262.17
avril 09 13:39:58 [0m1712662798.069452 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.070632 [PHY]   pack_ul_tti_request SFN/Slot:262.18
avril 09 13:39:58 [0m1712662798.071940 [PHY]   pack_ul_tti_request SFN/Slot:262.19
avril 09 13:39:58 [0m1712662798.079774 [NR_MAC]   (262/17)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.082112 [NR_MAC]     263. 7 Scheduling pucch reception in  263. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.082120 [PHY]   pack_ul_tti_request SFN/Slot:263.7
avril 09 13:39:58 [0m1712662798.082123 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.093174 [NR_MAC]   (263/7)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.095846 [NR_MAC]     263.17 Scheduling pucch reception in  263.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.095855 [PHY]   pack_ul_tti_request SFN/Slot:263.17
avril 09 13:39:58 [0m1712662798.095857 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.096893 [PHY]   pack_ul_tti_request SFN/Slot:263.18
avril 09 13:39:58 [0m1712662798.098053 [PHY]   pack_ul_tti_request SFN/Slot:263.19
avril 09 13:39:58 [0m1712662798.105899 [NR_MAC]   (263/17)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.108494 [NR_MAC]     264. 7 Scheduling pucch reception in  264. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.108524 [PHY]   pack_ul_tti_request SFN/Slot:264.7
avril 09 13:39:58 [0m1712662798.108539 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.110641 [NR_MAC]     264. 8 Scheduling pucch reception in  264. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:39:58 [0m1712662798.110655 [PHY]   pack_ul_tti_request SFN/Slot:264.8
avril 09 13:39:58 [0m1712662798.110656 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:39:58 [0m1712662798.119578 [NR_MAC]   (264/7)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.121936 [NR_MAC]     264.17 Scheduling pucch reception in  264.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.121945 [PHY]   pack_ul_tti_request SFN/Slot:264.17
avril 09 13:39:58 [0m1712662798.121947 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.123098 [PHY]   pack_ul_tti_request SFN/Slot:264.18
avril 09 13:39:58 [0m1712662798.124389 [PHY]   pack_ul_tti_request SFN/Slot:264.19
avril 09 13:39:58 [0m1712662798.132320 [NR_MAC]   (264/17)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.134897 [NR_MAC]     265. 7 Scheduling pucch reception in  265. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.134907 [PHY]   pack_ul_tti_request SFN/Slot:265.7
avril 09 13:39:58 [0m1712662798.134910 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.146438 [NR_MAC]   (265/7)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.148945 [NR_MAC]     265.17 Scheduling pucch reception in  265.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.148955 [PHY]   pack_ul_tti_request SFN/Slot:265.17
avril 09 13:39:58 [0m1712662798.148957 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.150045 [PHY]   pack_ul_tti_request SFN/Slot:265.18
avril 09 13:39:58 [0m1712662798.151442 [PHY]   pack_ul_tti_request SFN/Slot:265.19
avril 09 13:39:58 [0m1712662798.159362 [NR_MAC]   (265/17)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.161996 [NR_MAC]     266. 7 Scheduling pucch reception in  266. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.162004 [PHY]   pack_ul_tti_request SFN/Slot:266.7
avril 09 13:39:58 [0m1712662798.162008 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.173097 [NR_MAC]   (266/7)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.175771 [NR_MAC]     266.17 Scheduling pucch reception in  266.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.175793 [PHY]   pack_ul_tti_request SFN/Slot:266.17
avril 09 13:39:58 [0m1712662798.175796 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.176943 [PHY]   pack_ul_tti_request SFN/Slot:266.18
avril 09 13:39:58 [0m1712662798.178197 [PHY]   pack_ul_tti_request SFN/Slot:266.19
avril 09 13:39:58 [0m1712662798.185893 [NR_MAC]   (266/17)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.188374 [NR_MAC]     267. 7 Scheduling pucch reception in  267. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.188383 [PHY]   pack_ul_tti_request SFN/Slot:267.7
avril 09 13:39:58 [0m1712662798.188386 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.199359 [NR_MAC]   (267/7)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.201962 [NR_MAC]     267.17 Scheduling pucch reception in  267.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.201972 [PHY]   pack_ul_tti_request SFN/Slot:267.17
avril 09 13:39:58 [0m1712662798.201975 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.203198 [PHY]   pack_ul_tti_request SFN/Slot:267.18
avril 09 13:39:58 [0m1712662798.204398 [PHY]   pack_ul_tti_request SFN/Slot:267.19
avril 09 13:39:58 [0m1712662798.212122 [NR_MAC]   (267/17)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.214635 [NR_MAC]     268. 7 Scheduling pucch reception in  268. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.214643 [PHY]   pack_ul_tti_request SFN/Slot:268.7
avril 09 13:39:58 [0m1712662798.214645 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.226112 [NR_MAC]   (268/7)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.228778 [NR_MAC]     268.17 Scheduling pucch reception in  268.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.228786 [PHY]   pack_ul_tti_request SFN/Slot:268.17
avril 09 13:39:58 [0m1712662798.228788 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.229875 [PHY]   pack_ul_tti_request SFN/Slot:268.18
avril 09 13:39:58 [0m1712662798.231238 [PHY]   pack_ul_tti_request SFN/Slot:268.19
avril 09 13:39:58 [0m1712662798.232375 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 269/0 
avril 09 13:39:58 [0m1712662798.239300 [NR_MAC]   (268/17)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.241800 [NR_MAC]   pucch_acknack  269. 7 Scheduling pucch reception in  269. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.241811 [PHY]   pack_ul_tti_request SFN/Slot:269.7
avril 09 13:39:58 [0m1712662798.241815 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.253050 [NR_MAC]   (269/7)uci_01->pduBitmap:3
avril 09 13:39:58 [0m1712662798.255655 [NR_MAC]     269.17 Scheduling pucch reception in  269.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.255661 [PHY]   pack_ul_tti_request SFN/Slot:269.17
avril 09 13:39:58 [0m1712662798.255663 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.256820 [PHY]   pack_ul_tti_request SFN/Slot:269.18
avril 09 13:39:58 [0m1712662798.258022 [PHY]   pack_ul_tti_request SFN/Slot:269.19
avril 09 13:39:58 [0m1712662798.265795 [NR_MAC]   (269/17)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.268306 [NR_MAC]     270. 7 Scheduling pucch reception in  270. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.268315 [PHY]   pack_ul_tti_request SFN/Slot:270.7
avril 09 13:39:58 [0m1712662798.268317 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.279852 [NR_MAC]   (270/7)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.282201 [NR_MAC]     270.17 Scheduling pucch reception in  270.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.282207 [PHY]   pack_ul_tti_request SFN/Slot:270.17
avril 09 13:39:58 [0m1712662798.282209 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.283532 [PHY]   pack_ul_tti_request SFN/Slot:270.18
avril 09 13:39:58 [0m1712662798.284867 [PHY]   pack_ul_tti_request SFN/Slot:270.19
avril 09 13:39:58 [0m1712662798.292507 [NR_MAC]   (270/17)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.295044 [NR_MAC]     271. 7 Scheduling pucch reception in  271. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.295050 [PHY]   pack_ul_tti_request SFN/Slot:271.7
avril 09 13:39:58 [0m1712662798.295051 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.306095 [NR_MAC]   (271/7)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.308597 [NR_MAC]     271.17 Scheduling pucch reception in  271.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.308643 [PHY]   pack_ul_tti_request SFN/Slot:271.17
avril 09 13:39:58 [0m1712662798.308659 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.309847 [PHY]   pack_ul_tti_request SFN/Slot:271.18
avril 09 13:39:58 [0m1712662798.311057 [PHY]   pack_ul_tti_request SFN/Slot:271.19
avril 09 13:39:58 [0m1712662798.318717 [NR_MAC]   (271/17)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.320116 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 272/6 
avril 09 13:39:58 [0m1712662798.321277 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 272/7 
avril 09 13:39:58 [0m1712662798.321282 [NR_MAC]     272. 7 Scheduling pucch reception in  272. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.321292 [PHY]   pack_ul_tti_request SFN/Slot:272.7
avril 09 13:39:58 [0m1712662798.321295 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.323293 [NR_MAC]     272. 8 Scheduling pucch reception in  272. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:39:58 [0m1712662798.323302 [PHY]   pack_ul_tti_request SFN/Slot:272.8
avril 09 13:39:58 [0m1712662798.323304 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:39:58 [0m1712662798.332614 [NR_MAC]   (272/7)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.335087 [NR_MAC]   pucch_acknack  272.17 Scheduling pucch reception in  272.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.335097 [PHY]   pack_ul_tti_request SFN/Slot:272.17
avril 09 13:39:58 [0m1712662798.335100 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.336200 [PHY]   pack_ul_tti_request SFN/Slot:272.18
avril 09 13:39:58 [0m1712662798.337618 [PHY]   pack_ul_tti_request SFN/Slot:272.19
avril 09 13:39:58 [0m1712662798.345492 [NR_MAC]   (272/17)uci_01->pduBitmap:3
avril 09 13:39:58 [0m1712662798.347865 [NR_MAC]     273. 7 Scheduling pucch reception in  273. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.347872 [PHY]   pack_ul_tti_request SFN/Slot:273.7
avril 09 13:39:58 [0m1712662798.347875 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.359258 [NR_MAC]   (273/7)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.361763 [NR_MAC]     273.17 Scheduling pucch reception in  273.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.361773 [PHY]   pack_ul_tti_request SFN/Slot:273.17
avril 09 13:39:58 [0m1712662798.361776 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.362912 [PHY]   pack_ul_tti_request SFN/Slot:273.18
avril 09 13:39:58 [0m1712662798.364052 [PHY]   pack_ul_tti_request SFN/Slot:273.19
avril 09 13:39:58 [0m1712662798.372009 [NR_MAC]   (273/17)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.374556 [NR_MAC]     274. 7 Scheduling pucch reception in  274. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.374597 [PHY]   pack_ul_tti_request SFN/Slot:274.7
avril 09 13:39:58 [0m1712662798.374600 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.385837 [NR_MAC]   (274/7)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.387987 [NR_MAC]     274.17 Scheduling pucch reception in  274.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.387995 [PHY]   pack_ul_tti_request SFN/Slot:274.17
avril 09 13:39:58 [0m1712662798.387998 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.389200 [PHY]   pack_ul_tti_request SFN/Slot:274.18
avril 09 13:39:58 [0m1712662798.390518 [PHY]   pack_ul_tti_request SFN/Slot:274.19
avril 09 13:39:58 [0m1712662798.398795 [NR_MAC]   (274/17)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.401019 [NR_MAC]     275. 7 Scheduling pucch reception in  275. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.401033 [PHY]   pack_ul_tti_request SFN/Slot:275.7
avril 09 13:39:58 [0m1712662798.401036 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.412171 [NR_MAC]   (275/7)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.414891 [NR_MAC]     275.17 Scheduling pucch reception in  275.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.414904 [PHY]   pack_ul_tti_request SFN/Slot:275.17
avril 09 13:39:58 [0m1712662798.414907 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.415966 [PHY]   pack_ul_tti_request SFN/Slot:275.18
avril 09 13:39:58 [0m1712662798.417265 [PHY]   pack_ul_tti_request SFN/Slot:275.19
avril 09 13:39:58 [0m1712662798.425137 [NR_MAC]   (275/17)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.427769 [NR_MAC]     276. 7 Scheduling pucch reception in  276. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.427784 [PHY]   pack_ul_tti_request SFN/Slot:276.7
avril 09 13:39:58 [0m1712662798.427788 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.439033 [NR_MAC]   (276/7)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.441435 [NR_MAC]     276.17 Scheduling pucch reception in  276.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.441474 [PHY]   pack_ul_tti_request SFN/Slot:276.17
avril 09 13:39:58 [0m1712662798.441477 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.442672 [PHY]   pack_ul_tti_request SFN/Slot:276.18
avril 09 13:39:58 [0m1712662798.443954 [PHY]   pack_ul_tti_request SFN/Slot:276.19
avril 09 13:39:58 [0m1712662798.451861 [NR_MAC]   (276/17)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.454052 [NR_MAC]     277. 7 Scheduling pucch reception in  277. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.454061 [PHY]   pack_ul_tti_request SFN/Slot:277.7
avril 09 13:39:58 [0m1712662798.454064 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.465119 [NR_MAC]   (277/7)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.467711 [NR_MAC]     277.17 Scheduling pucch reception in  277.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.467763 [PHY]   pack_ul_tti_request SFN/Slot:277.17
avril 09 13:39:58 [0m1712662798.467765 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.468969 [PHY]   pack_ul_tti_request SFN/Slot:277.18
avril 09 13:39:58 [0m1712662798.470150 [PHY]   pack_ul_tti_request SFN/Slot:277.19
avril 09 13:39:58 [0m1712662798.478138 [NR_MAC]   (277/17)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.480858 [NR_MAC]     278. 7 Scheduling pucch reception in  278. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.480866 [PHY]   pack_ul_tti_request SFN/Slot:278.7
avril 09 13:39:58 [0m1712662798.480869 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.492028 [NR_MAC]   (278/7)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.494644 [NR_MAC]     278.17 Scheduling pucch reception in  278.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.494687 [PHY]   pack_ul_tti_request SFN/Slot:278.17
avril 09 13:39:58 [0m1712662798.494700 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.495892 [PHY]   pack_ul_tti_request SFN/Slot:278.18
avril 09 13:39:58 [0m1712662798.497103 [PHY]   pack_ul_tti_request SFN/Slot:278.19
avril 09 13:39:58 [0m1712662798.498428 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 279/0 
avril 09 13:39:58 [0m1712662798.504791 [NR_MAC]   (278/17)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.507300 [NR_MAC]   pucch_acknack  279. 7 Scheduling pucch reception in  279. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.507308 [PHY]   pack_ul_tti_request SFN/Slot:279.7
avril 09 13:39:58 [0m1712662798.507311 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.518555 [NR_MAC]   (279/7)uci_01->pduBitmap:3
avril 09 13:39:58 [0m1712662798.521023 [NR_MAC]     279.17 Scheduling pucch reception in  279.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.521034 [PHY]   pack_ul_tti_request SFN/Slot:279.17
avril 09 13:39:58 [0m1712662798.521037 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.522229 [PHY]   pack_ul_tti_request SFN/Slot:279.18
avril 09 13:39:58 [0m1712662798.523407 [PHY]   pack_ul_tti_request SFN/Slot:279.19
avril 09 13:39:58 [0m1712662798.531159 [NR_MAC]   (279/17)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.533766 [NR_MAC]     280. 7 Scheduling pucch reception in  280. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.533777 [PHY]   pack_ul_tti_request SFN/Slot:280.7
avril 09 13:39:58 [0m1712662798.533781 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.535882 [NR_MAC]     280. 8 Scheduling pucch reception in  280. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:39:58 [0m1712662798.535888 [PHY]   pack_ul_tti_request SFN/Slot:280.8
avril 09 13:39:58 [0m1712662798.535890 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:39:58 [0m1712662798.544968 [NR_MAC]   (280/7)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.547426 [NR_MAC]     280.17 Scheduling pucch reception in  280.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.547433 [PHY]   pack_ul_tti_request SFN/Slot:280.17
avril 09 13:39:58 [0m1712662798.547436 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.548654 [PHY]   pack_ul_tti_request SFN/Slot:280.18
avril 09 13:39:58 [0m1712662798.549986 [PHY]   pack_ul_tti_request SFN/Slot:280.19
avril 09 13:39:58 [0m1712662798.558171 [NR_MAC]   (280/17)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.560684 [NR_MAC]     281. 7 Scheduling pucch reception in  281. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.560738 [PHY]   pack_ul_tti_request SFN/Slot:281.7
avril 09 13:39:58 [0m1712662798.560756 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.571992 [NR_MAC]   (281/7)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.574652 [NR_MAC]     281.17 Scheduling pucch reception in  281.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.574675 [PHY]   pack_ul_tti_request SFN/Slot:281.17
avril 09 13:39:58 [0m1712662798.574677 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.575770 [PHY]   pack_ul_tti_request SFN/Slot:281.18
avril 09 13:39:58 [0m1712662798.577064 [PHY]   pack_ul_tti_request SFN/Slot:281.19
avril 09 13:39:58 [0m1712662798.584728 [NR_MAC]   (281/17)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.587244 [NR_MAC]     282. 7 Scheduling pucch reception in  282. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.587256 [PHY]   pack_ul_tti_request SFN/Slot:282.7
avril 09 13:39:58 [0m1712662798.587279 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.598537 [NR_MAC]   (282/7)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.601022 [NR_MAC]     282.17 Scheduling pucch reception in  282.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.601032 [PHY]   pack_ul_tti_request SFN/Slot:282.17
avril 09 13:39:58 [0m1712662798.601035 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.602171 [PHY]   pack_ul_tti_request SFN/Slot:282.18
avril 09 13:39:58 [0m1712662798.603484 [PHY]   pack_ul_tti_request SFN/Slot:282.19
avril 09 13:39:58 [0m1712662798.611473 [NR_MAC]   (282/17)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.613902 [NR_MAC]     283. 7 Scheduling pucch reception in  283. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.613911 [PHY]   pack_ul_tti_request SFN/Slot:283.7
avril 09 13:39:58 [0m1712662798.613914 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.624896 [NR_MAC]   (283/7)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.627184 [NR_MAC]     283.17 Scheduling pucch reception in  283.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.627192 [PHY]   pack_ul_tti_request SFN/Slot:283.17
avril 09 13:39:58 [0m1712662798.627195 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.628219 [PHY]   pack_ul_tti_request SFN/Slot:283.18
avril 09 13:39:58 [0m1712662798.629559 [PHY]   pack_ul_tti_request SFN/Slot:283.19
avril 09 13:39:58 [0m1712662798.636980 [NR_MAC]   (283/17)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.639601 [NR_MAC]     284. 7 Scheduling pucch reception in  284. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.639610 [PHY]   pack_ul_tti_request SFN/Slot:284.7
avril 09 13:39:58 [0m1712662798.639613 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.650590 [NR_MAC]   (284/7)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.653063 [NR_MAC]     284.17 Scheduling pucch reception in  284.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.653071 [PHY]   pack_ul_tti_request SFN/Slot:284.17
avril 09 13:39:58 [0m1712662798.653083 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.654247 [PHY]   pack_ul_tti_request SFN/Slot:284.18
avril 09 13:39:58 [0m1712662798.655603 [PHY]   pack_ul_tti_request SFN/Slot:284.19
avril 09 13:39:58 [0m1712662798.663289 [NR_MAC]   (284/17)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.665768 [NR_MAC]     285. 7 Scheduling pucch reception in  285. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.665776 [PHY]   pack_ul_tti_request SFN/Slot:285.7
avril 09 13:39:58 [0m1712662798.665782 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.676629 [NR_MAC]   (285/7)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.679051 [NR_MAC]     285.17 Scheduling pucch reception in  285.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.679059 [PHY]   pack_ul_tti_request SFN/Slot:285.17
avril 09 13:39:58 [0m1712662798.679061 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.680107 [PHY]   pack_ul_tti_request SFN/Slot:285.18
avril 09 13:39:58 [0m1712662798.681204 [PHY]   pack_ul_tti_request SFN/Slot:285.19
avril 09 13:39:58 [0m1712662798.689059 [NR_MAC]   (285/17)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.691786 [NR_MAC]     286. 7 Scheduling pucch reception in  286. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.691792 [PHY]   pack_ul_tti_request SFN/Slot:286.7
avril 09 13:39:58 [0m1712662798.691794 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.702837 [NR_MAC]   (286/7)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.705139 [NR_MAC]     286.17 Scheduling pucch reception in  286.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.705145 [PHY]   pack_ul_tti_request SFN/Slot:286.17
avril 09 13:39:58 [0m1712662798.705148 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.706347 [PHY]   pack_ul_tti_request SFN/Slot:286.18
avril 09 13:39:58 [0m1712662798.707735 [PHY]   pack_ul_tti_request SFN/Slot:286.19
avril 09 13:39:58 [0m1712662798.715353 [NR_MAC]   (286/17)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.717824 [NR_MAC]     287. 7 Scheduling pucch reception in  287. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.717835 [PHY]   pack_ul_tti_request SFN/Slot:287.7
avril 09 13:39:58 [0m1712662798.717838 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.728822 [NR_MAC]   (287/7)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.731112 [NR_MAC]     287.17 Scheduling pucch reception in  287.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.731117 [PHY]   pack_ul_tti_request SFN/Slot:287.17
avril 09 13:39:58 [0m1712662798.731119 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.732169 [PHY]   pack_ul_tti_request SFN/Slot:287.18
avril 09 13:39:58 [0m1712662798.733384 [PHY]   pack_ul_tti_request SFN/Slot:287.19
avril 09 13:39:58 [0m1712662798.740992 [NR_MAC]   (287/17)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.743553 [NR_MAC]     288. 7 Scheduling pucch reception in  288. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.743600 [PHY]   pack_ul_tti_request SFN/Slot:288.7
avril 09 13:39:58 [0m1712662798.743615 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.745917 [NR_MAC]     288. 8 Scheduling pucch reception in  288. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:39:58 [0m1712662798.745921 [PHY]   pack_ul_tti_request SFN/Slot:288.8
avril 09 13:39:58 [0m1712662798.745922 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:39:58 [0m1712662798.755361 [NR_MAC]   (288/7)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.757906 [NR_MAC]     288.17 Scheduling pucch reception in  288.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.757911 [PHY]   pack_ul_tti_request SFN/Slot:288.17
avril 09 13:39:58 [0m1712662798.757913 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.758983 [PHY]   pack_ul_tti_request SFN/Slot:288.18
avril 09 13:39:58 [0m1712662798.760160 [PHY]   pack_ul_tti_request SFN/Slot:288.19
avril 09 13:39:58 [0m1712662798.761569 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 289/0 
avril 09 13:39:58 [0m1712662798.768008 [NR_MAC]   (288/17)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.770692 [NR_MAC]   pucch_acknack  289. 7 Scheduling pucch reception in  289. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.770733 [PHY]   pack_ul_tti_request SFN/Slot:289.7
avril 09 13:39:58 [0m1712662798.770756 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.781958 [NR_MAC]   (289/7)uci_01->pduBitmap:3
avril 09 13:39:58 [0m1712662798.784569 [NR_MAC]     289.17 Scheduling pucch reception in  289.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.784578 [PHY]   pack_ul_tti_request SFN/Slot:289.17
avril 09 13:39:58 [0m1712662798.784581 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.785722 [PHY]   pack_ul_tti_request SFN/Slot:289.18
avril 09 13:39:58 [0m1712662798.786962 [PHY]   pack_ul_tti_request SFN/Slot:289.19
avril 09 13:39:58 [0m1712662798.794403 [NR_MAC]   (289/17)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.796985 [NR_MAC]     290. 7 Scheduling pucch reception in  290. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.796991 [PHY]   pack_ul_tti_request SFN/Slot:290.7
avril 09 13:39:58 [0m1712662798.796993 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.807988 [NR_MAC]   (290/7)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.810568 [NR_MAC]     290.17 Scheduling pucch reception in  290.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.810590 [PHY]   pack_ul_tti_request SFN/Slot:290.17
avril 09 13:39:58 [0m1712662798.810594 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.811737 [PHY]   pack_ul_tti_request SFN/Slot:290.18
avril 09 13:39:58 [0m1712662798.812881 [PHY]   pack_ul_tti_request SFN/Slot:290.19
avril 09 13:39:58 [0m1712662798.820634 [NR_MAC]   (290/17)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.822996 [NR_MAC]     291. 7 Scheduling pucch reception in  291. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.823009 [PHY]   pack_ul_tti_request SFN/Slot:291.7
avril 09 13:39:58 [0m1712662798.823012 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.833918 [NR_MAC]   (291/7)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.836305 [NR_MAC]     291.17 Scheduling pucch reception in  291.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.836315 [PHY]   pack_ul_tti_request SFN/Slot:291.17
avril 09 13:39:58 [0m1712662798.836318 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.837478 [PHY]   pack_ul_tti_request SFN/Slot:291.18
avril 09 13:39:58 [0m1712662798.838852 [PHY]   pack_ul_tti_request SFN/Slot:291.19
avril 09 13:39:58 [0m1712662798.846614 [NR_MAC]   (291/17)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.848955 [NR_MAC]     292. 7 Scheduling pucch reception in  292. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.848966 [PHY]   pack_ul_tti_request SFN/Slot:292.7
avril 09 13:39:58 [0m1712662798.848969 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.860288 [NR_MAC]   (292/7)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.862900 [NR_MAC]     292.17 Scheduling pucch reception in  292.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.862911 [PHY]   pack_ul_tti_request SFN/Slot:292.17
avril 09 13:39:58 [0m1712662798.862914 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.863990 [PHY]   pack_ul_tti_request SFN/Slot:292.18
avril 09 13:39:58 [0m1712662798.865281 [PHY]   pack_ul_tti_request SFN/Slot:292.19
avril 09 13:39:58 [0m1712662798.873087 [NR_MAC]   (292/17)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.875687 [NR_MAC]     293. 7 Scheduling pucch reception in  293. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.875694 [PHY]   pack_ul_tti_request SFN/Slot:293.7
avril 09 13:39:58 [0m1712662798.875697 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.886459 [NR_MAC]   (293/7)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.888937 [NR_MAC]     293.17 Scheduling pucch reception in  293.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.888946 [PHY]   pack_ul_tti_request SFN/Slot:293.17
avril 09 13:39:58 [0m1712662798.888948 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.890159 [PHY]   pack_ul_tti_request SFN/Slot:293.18
avril 09 13:39:58 [0m1712662798.891324 [PHY]   pack_ul_tti_request SFN/Slot:293.19
avril 09 13:39:58 [0m1712662798.899041 [NR_MAC]   (293/17)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.901749 [NR_MAC]     294. 7 Scheduling pucch reception in  294. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.901796 [PHY]   pack_ul_tti_request SFN/Slot:294.7
avril 09 13:39:58 [0m1712662798.901801 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.913069 [NR_MAC]   (294/7)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.915649 [NR_MAC]     294.17 Scheduling pucch reception in  294.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.915676 [PHY]   pack_ul_tti_request SFN/Slot:294.17
avril 09 13:39:58 [0m1712662798.915678 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.916833 [PHY]   pack_ul_tti_request SFN/Slot:294.18
avril 09 13:39:58 [0m1712662798.917966 [PHY]   pack_ul_tti_request SFN/Slot:294.19
avril 09 13:39:58 [0m1712662798.925845 [NR_MAC]   (294/17)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.928113 [NR_MAC]     295. 7 Scheduling pucch reception in  295. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.928119 [PHY]   pack_ul_tti_request SFN/Slot:295.7
avril 09 13:39:58 [0m1712662798.928122 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.939551 [NR_MAC]   (295/7)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.941876 [NR_MAC]     295.17 Scheduling pucch reception in  295.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.941881 [PHY]   pack_ul_tti_request SFN/Slot:295.17
avril 09 13:39:58 [0m1712662798.941883 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.943048 [PHY]   pack_ul_tti_request SFN/Slot:295.18
avril 09 13:39:58 [0m1712662798.944385 [PHY]   pack_ul_tti_request SFN/Slot:295.19
avril 09 13:39:58 [0m1712662798.951923 [NR_MAC]   (295/17)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.954411 [NR_MAC]     296. 7 Scheduling pucch reception in  296. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.954417 [PHY]   pack_ul_tti_request SFN/Slot:296.7
avril 09 13:39:58 [0m1712662798.954420 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.956733 [NR_MAC]     296. 8 Scheduling pucch reception in  296. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:39:58 [0m1712662798.956744 [PHY]   pack_ul_tti_request SFN/Slot:296.8
avril 09 13:39:58 [0m1712662798.956745 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:39:58 [0m1712662798.965857 [NR_MAC]   (296/7)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.968107 [NR_MAC]     296.17 Scheduling pucch reception in  296.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.968114 [PHY]   pack_ul_tti_request SFN/Slot:296.17
avril 09 13:39:58 [0m1712662798.968116 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.969404 [PHY]   pack_ul_tti_request SFN/Slot:296.18
avril 09 13:39:58 [0m1712662798.970543 [PHY]   pack_ul_tti_request SFN/Slot:296.19
avril 09 13:39:58 [0m1712662798.978116 [NR_MAC]   (296/17)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.980639 [NR_MAC]     297. 7 Scheduling pucch reception in  297. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.980668 [PHY]   pack_ul_tti_request SFN/Slot:297.7
avril 09 13:39:58 [0m1712662798.980687 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.991951 [NR_MAC]   (297/7)uci_01->pduBitmap:1
avril 09 13:39:58 [0m1712662798.994284 [NR_MAC]     297.17 Scheduling pucch reception in  297.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:58 [0m1712662798.994288 [PHY]   pack_ul_tti_request SFN/Slot:297.17
avril 09 13:39:58 [0m1712662798.994290 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:58 [0m1712662798.995534 [PHY]   pack_ul_tti_request SFN/Slot:297.18
avril 09 13:39:58 [0m1712662798.996748 [PHY]   pack_ul_tti_request SFN/Slot:297.19
avril 09 13:39:59 [0m1712662799.004785 [NR_MAC]   (297/17)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.007131 [NR_MAC]     298. 7 Scheduling pucch reception in  298. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.007136 [PHY]   pack_ul_tti_request SFN/Slot:298.7
avril 09 13:39:59 [0m1712662799.007139 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.018323 [NR_MAC]   (298/7)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.020964 [NR_MAC]     298.17 Scheduling pucch reception in  298.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.020969 [PHY]   pack_ul_tti_request SFN/Slot:298.17
avril 09 13:39:59 [0m1712662799.020971 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.022049 [PHY]   pack_ul_tti_request SFN/Slot:298.18
avril 09 13:39:59 [0m1712662799.023300 [PHY]   pack_ul_tti_request SFN/Slot:298.19
avril 09 13:39:59 [0m1712662799.024628 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 299/0 
avril 09 13:39:59 [0m1712662799.031185 [NR_MAC]   (298/17)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.033794 [NR_MAC]   pucch_acknack  299. 7 Scheduling pucch reception in  299. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.033801 [PHY]   pack_ul_tti_request SFN/Slot:299.7
avril 09 13:39:59 [0m1712662799.033803 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.045035 [NR_MAC]   (299/7)uci_01->pduBitmap:3
avril 09 13:39:59 [0m1712662799.047692 [NR_MAC]     299.17 Scheduling pucch reception in  299.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.047720 [PHY]   pack_ul_tti_request SFN/Slot:299.17
avril 09 13:39:59 [0m1712662799.047722 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.048833 [PHY]   pack_ul_tti_request SFN/Slot:299.18
avril 09 13:39:59 [0m1712662799.050072 [PHY]   pack_ul_tti_request SFN/Slot:299.19
avril 09 13:39:59 [0m1712662799.057824 [NR_MAC]   (299/17)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.060148 [NR_MAC]     300. 7 Scheduling pucch reception in  300. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.060160 [PHY]   pack_ul_tti_request SFN/Slot:300.7
avril 09 13:39:59 [0m1712662799.060162 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.071735 [NR_MAC]   (300/7)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.074040 [NR_MAC]     300.17 Scheduling pucch reception in  300.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.074045 [PHY]   pack_ul_tti_request SFN/Slot:300.17
avril 09 13:39:59 [0m1712662799.074047 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.075160 [PHY]   pack_ul_tti_request SFN/Slot:300.18
avril 09 13:39:59 [0m1712662799.076543 [PHY]   pack_ul_tti_request SFN/Slot:300.19
avril 09 13:39:59 [0m1712662799.084204 [NR_MAC]   (300/17)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.086750 [NR_MAC]     301. 7 Scheduling pucch reception in  301. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.086757 [PHY]   pack_ul_tti_request SFN/Slot:301.7
avril 09 13:39:59 [0m1712662799.086758 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.097792 [NR_MAC]   (301/7)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.100128 [NR_MAC]     301.17 Scheduling pucch reception in  301.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.100139 [PHY]   pack_ul_tti_request SFN/Slot:301.17
avril 09 13:39:59 [0m1712662799.100141 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.101311 [PHY]   pack_ul_tti_request SFN/Slot:301.18
avril 09 13:39:59 [0m1712662799.102739 [PHY]   pack_ul_tti_request SFN/Slot:301.19
avril 09 13:39:59 [0m1712662799.110425 [NR_MAC]   (301/17)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.112987 [NR_MAC]     302. 7 Scheduling pucch reception in  302. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.112997 [PHY]   pack_ul_tti_request SFN/Slot:302.7
avril 09 13:39:59 [0m1712662799.113000 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.124645 [NR_MAC]   (302/7)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.126917 [NR_MAC]     302.17 Scheduling pucch reception in  302.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.126925 [PHY]   pack_ul_tti_request SFN/Slot:302.17
avril 09 13:39:59 [0m1712662799.126927 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.128068 [PHY]   pack_ul_tti_request SFN/Slot:302.18
avril 09 13:39:59 [0m1712662799.129323 [PHY]   pack_ul_tti_request SFN/Slot:302.19
avril 09 13:39:59 [0m1712662799.137115 [NR_MAC]   (302/17)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.139788 [NR_MAC]     303. 7 Scheduling pucch reception in  303. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.139797 [PHY]   pack_ul_tti_request SFN/Slot:303.7
avril 09 13:39:59 [0m1712662799.139800 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.150898 [NR_MAC]   (303/7)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.153422 [NR_MAC]     303.17 Scheduling pucch reception in  303.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.153430 [PHY]   pack_ul_tti_request SFN/Slot:303.17
avril 09 13:39:59 [0m1712662799.153433 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.154551 [PHY]   pack_ul_tti_request SFN/Slot:303.18
avril 09 13:39:59 [0m1712662799.155777 [PHY]   pack_ul_tti_request SFN/Slot:303.19
avril 09 13:39:59 [0m1712662799.163535 [NR_MAC]   (303/17)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.166035 [NR_MAC]     304. 7 Scheduling pucch reception in  304. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.166047 [PHY]   pack_ul_tti_request SFN/Slot:304.7
avril 09 13:39:59 [0m1712662799.166051 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.168079 [NR_MAC]     304. 8 Scheduling pucch reception in  304. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:39:59 [0m1712662799.168086 [PHY]   pack_ul_tti_request SFN/Slot:304.8
avril 09 13:39:59 [0m1712662799.168088 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:39:59 [0m1712662799.177326 [NR_MAC]   (304/7)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.179913 [NR_MAC]     304.17 Scheduling pucch reception in  304.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.179920 [PHY]   pack_ul_tti_request SFN/Slot:304.17
avril 09 13:39:59 [0m1712662799.179923 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.181019 [PHY]   pack_ul_tti_request SFN/Slot:304.18
avril 09 13:39:59 [0m1712662799.182138 [PHY]   pack_ul_tti_request SFN/Slot:304.19
avril 09 13:39:59 [0m1712662799.190120 [NR_MAC]   (304/17)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.192566 [NR_MAC]     305. 7 Scheduling pucch reception in  305. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.192574 [PHY]   pack_ul_tti_request SFN/Slot:305.7
avril 09 13:39:59 [0m1712662799.192577 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.204000 [NR_MAC]   (305/7)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.206422 [NR_MAC]     305.17 Scheduling pucch reception in  305.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.206428 [PHY]   pack_ul_tti_request SFN/Slot:305.17
avril 09 13:39:59 [0m1712662799.206430 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.207643 [PHY]   pack_ul_tti_request SFN/Slot:305.18
avril 09 13:39:59 [0m1712662799.208912 [PHY]   pack_ul_tti_request SFN/Slot:305.19
avril 09 13:39:59 [0m1712662799.216469 [NR_MAC]   (305/17)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.219027 [NR_MAC]     306. 7 Scheduling pucch reception in  306. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.219037 [PHY]   pack_ul_tti_request SFN/Slot:306.7
avril 09 13:39:59 [0m1712662799.219040 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.230219 [NR_MAC]   (306/7)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.232758 [NR_MAC]     306.17 Scheduling pucch reception in  306.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.232774 [PHY]   pack_ul_tti_request SFN/Slot:306.17
avril 09 13:39:59 [0m1712662799.232776 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.233840 [PHY]   pack_ul_tti_request SFN/Slot:306.18
avril 09 13:39:59 [0m1712662799.235090 [PHY]   pack_ul_tti_request SFN/Slot:306.19
avril 09 13:39:59 [0m1712662799.243084 [NR_MAC]   (306/17)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.245456 [NR_MAC]     307. 7 Scheduling pucch reception in  307. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.245466 [PHY]   pack_ul_tti_request SFN/Slot:307.7
avril 09 13:39:59 [0m1712662799.245469 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.256243 [NR_MAC]   (307/7)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.258668 [NR_MAC]     307.17 Scheduling pucch reception in  307.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.258675 [PHY]   pack_ul_tti_request SFN/Slot:307.17
avril 09 13:39:59 [0m1712662799.258677 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.259841 [PHY]   pack_ul_tti_request SFN/Slot:307.18
avril 09 13:39:59 [0m1712662799.260964 [PHY]   pack_ul_tti_request SFN/Slot:307.19
avril 09 13:39:59 [0m1712662799.268728 [NR_MAC]   (307/17)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.271102 [NR_MAC]     308. 7 Scheduling pucch reception in  308. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.271112 [PHY]   pack_ul_tti_request SFN/Slot:308.7
avril 09 13:39:59 [0m1712662799.271116 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.282530 [NR_MAC]   (308/7)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.284950 [NR_MAC]     308.17 Scheduling pucch reception in  308.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.284960 [PHY]   pack_ul_tti_request SFN/Slot:308.17
avril 09 13:39:59 [0m1712662799.284963 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.286054 [PHY]   pack_ul_tti_request SFN/Slot:308.18
avril 09 13:39:59 [0m1712662799.287341 [PHY]   pack_ul_tti_request SFN/Slot:308.19
avril 09 13:39:59 [0m1712662799.288703 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 309/0 
avril 09 13:39:59 [0m1712662799.295063 [NR_MAC]   (308/17)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.297782 [NR_MAC]   pucch_acknack  309. 7 Scheduling pucch reception in  309. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.297810 [PHY]   pack_ul_tti_request SFN/Slot:309.7
avril 09 13:39:59 [0m1712662799.297815 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.309081 [NR_MAC]   (309/7)uci_01->pduBitmap:3
avril 09 13:39:59 [0m1712662799.311789 [NR_MAC]     309.17 Scheduling pucch reception in  309.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.311797 [PHY]   pack_ul_tti_request SFN/Slot:309.17
avril 09 13:39:59 [0m1712662799.311799 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.312863 [PHY]   pack_ul_tti_request SFN/Slot:309.18
avril 09 13:39:59 [0m1712662799.314064 [PHY]   pack_ul_tti_request SFN/Slot:309.19
avril 09 13:39:59 [0m1712662799.322076 [NR_MAC]   (309/17)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.323562 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 310/6 
avril 09 13:39:59 [0m1712662799.324757 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 310/7 
avril 09 13:39:59 [0m1712662799.324763 [NR_MAC]     310. 7 Scheduling pucch reception in  310. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.324776 [PHY]   pack_ul_tti_request SFN/Slot:310.7
avril 09 13:39:59 [0m1712662799.324779 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.335657 [NR_MAC]   (310/7)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.337991 [NR_MAC]   pucch_acknack  310.17 Scheduling pucch reception in  310.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.338000 [PHY]   pack_ul_tti_request SFN/Slot:310.17
avril 09 13:39:59 [0m1712662799.338003 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.339153 [PHY]   pack_ul_tti_request SFN/Slot:310.18
avril 09 13:39:59 [0m1712662799.340582 [PHY]   pack_ul_tti_request SFN/Slot:310.19
avril 09 13:39:59 [0m1712662799.348688 [NR_MAC]   (310/17)uci_01->pduBitmap:3
avril 09 13:39:59 [0m1712662799.350927 [NR_MAC]     311. 7 Scheduling pucch reception in  311. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.350947 [PHY]   pack_ul_tti_request SFN/Slot:311.7
avril 09 13:39:59 [0m1712662799.350950 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.362034 [NR_MAC]   (311/7)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.364420 [NR_MAC]     311.17 Scheduling pucch reception in  311.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.364430 [PHY]   pack_ul_tti_request SFN/Slot:311.17
avril 09 13:39:59 [0m1712662799.364434 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.365553 [PHY]   pack_ul_tti_request SFN/Slot:311.18
avril 09 13:39:59 [0m1712662799.366739 [PHY]   pack_ul_tti_request SFN/Slot:311.19
avril 09 13:39:59 [0m1712662799.374852 [NR_MAC]   (311/17)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.377128 [NR_MAC]     312. 7 Scheduling pucch reception in  312. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.377137 [PHY]   pack_ul_tti_request SFN/Slot:312.7
avril 09 13:39:59 [0m1712662799.377140 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.379554 [NR_MAC]     312. 8 Scheduling pucch reception in  312. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:39:59 [0m1712662799.379562 [PHY]   pack_ul_tti_request SFN/Slot:312.8
avril 09 13:39:59 [0m1712662799.379564 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:39:59 [0m1712662799.388652 [NR_MAC]   (312/7)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.390945 [NR_MAC]     312.17 Scheduling pucch reception in  312.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.390952 [PHY]   pack_ul_tti_request SFN/Slot:312.17
avril 09 13:39:59 [0m1712662799.390954 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.392033 [PHY]   pack_ul_tti_request SFN/Slot:312.18
avril 09 13:39:59 [0m1712662799.393297 [PHY]   pack_ul_tti_request SFN/Slot:312.19
avril 09 13:39:59 [0m1712662799.401021 [NR_MAC]   (312/17)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.403810 [NR_MAC]     313. 7 Scheduling pucch reception in  313. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.403816 [PHY]   pack_ul_tti_request SFN/Slot:313.7
avril 09 13:39:59 [0m1712662799.403818 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.415314 [NR_MAC]   (313/7)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.417634 [NR_MAC]     313.17 Scheduling pucch reception in  313.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.417692 [PHY]   pack_ul_tti_request SFN/Slot:313.17
avril 09 13:39:59 [0m1712662799.417694 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.419025 [PHY]   pack_ul_tti_request SFN/Slot:313.18
avril 09 13:39:59 [0m1712662799.420141 [PHY]   pack_ul_tti_request SFN/Slot:313.19
avril 09 13:39:59 [0m1712662799.428103 [NR_MAC]   (313/17)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.430654 [NR_MAC]     314. 7 Scheduling pucch reception in  314. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.430659 [PHY]   pack_ul_tti_request SFN/Slot:314.7
avril 09 13:39:59 [0m1712662799.430661 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.441715 [NR_MAC]   (314/7)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.444029 [NR_MAC]     314.17 Scheduling pucch reception in  314.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.444039 [PHY]   pack_ul_tti_request SFN/Slot:314.17
avril 09 13:39:59 [0m1712662799.444042 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.445083 [PHY]   pack_ul_tti_request SFN/Slot:314.18
avril 09 13:39:59 [0m1712662799.446258 [PHY]   pack_ul_tti_request SFN/Slot:314.19
avril 09 13:39:59 [0m1712662799.453808 [NR_MAC]   (314/17)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.456024 [NR_MAC]     315. 7 Scheduling pucch reception in  315. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.456034 [PHY]   pack_ul_tti_request SFN/Slot:315.7
avril 09 13:39:59 [0m1712662799.456037 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.467060 [NR_MAC]   (315/7)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.469437 [NR_MAC]     315.17 Scheduling pucch reception in  315.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.469446 [PHY]   pack_ul_tti_request SFN/Slot:315.17
avril 09 13:39:59 [0m1712662799.469449 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.470654 [PHY]   pack_ul_tti_request SFN/Slot:315.18
avril 09 13:39:59 [0m1712662799.471931 [PHY]   pack_ul_tti_request SFN/Slot:315.19
avril 09 13:39:59 [0m1712662799.479884 [NR_MAC]   (315/17)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.482197 [NR_MAC]     316. 7 Scheduling pucch reception in  316. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.482207 [PHY]   pack_ul_tti_request SFN/Slot:316.7
avril 09 13:39:59 [0m1712662799.482210 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.493348 [NR_MAC]   (316/7)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.495841 [NR_MAC]     316.17 Scheduling pucch reception in  316.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.495848 [PHY]   pack_ul_tti_request SFN/Slot:316.17
avril 09 13:39:59 [0m1712662799.495850 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.497010 [PHY]   pack_ul_tti_request SFN/Slot:316.18
avril 09 13:39:59 [0m1712662799.498143 [PHY]   pack_ul_tti_request SFN/Slot:316.19
avril 09 13:39:59 [0m1712662799.506061 [NR_MAC]   (316/17)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.508522 [NR_MAC]     317. 7 Scheduling pucch reception in  317. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.508539 [PHY]   pack_ul_tti_request SFN/Slot:317.7
avril 09 13:39:59 [0m1712662799.508542 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.519868 [NR_MAC]   (317/7)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.522142 [NR_MAC]     317.17 Scheduling pucch reception in  317.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.522148 [PHY]   pack_ul_tti_request SFN/Slot:317.17
avril 09 13:39:59 [0m1712662799.522150 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.523451 [PHY]   pack_ul_tti_request SFN/Slot:317.18
avril 09 13:39:59 [0m1712662799.524785 [PHY]   pack_ul_tti_request SFN/Slot:317.19
avril 09 13:39:59 [0m1712662799.532636 [NR_MAC]   (317/17)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.535062 [NR_MAC]     318. 7 Scheduling pucch reception in  318. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.535071 [PHY]   pack_ul_tti_request SFN/Slot:318.7
avril 09 13:39:59 [0m1712662799.535074 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.546278 [NR_MAC]   (318/7)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.548696 [NR_MAC]     318.17 Scheduling pucch reception in  318.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.548734 [PHY]   pack_ul_tti_request SFN/Slot:318.17
avril 09 13:39:59 [0m1712662799.548748 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.549937 [PHY]   pack_ul_tti_request SFN/Slot:318.18
avril 09 13:39:59 [0m1712662799.551209 [PHY]   pack_ul_tti_request SFN/Slot:318.19
avril 09 13:39:59 [0m1712662799.552479 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 319/0 
avril 09 13:39:59 [0m1712662799.559095 [NR_MAC]   (318/17)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.561613 [NR_MAC]   pucch_acknack  319. 7 Scheduling pucch reception in  319. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.561655 [PHY]   pack_ul_tti_request SFN/Slot:319.7
avril 09 13:39:59 [0m1712662799.561675 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.573168 [NR_MAC]   (319/7)uci_01->pduBitmap:3
avril 09 13:39:59 [0m1712662799.575603 [NR_MAC]     319.17 Scheduling pucch reception in  319.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.575610 [PHY]   pack_ul_tti_request SFN/Slot:319.17
avril 09 13:39:59 [0m1712662799.575613 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.576719 [PHY]   pack_ul_tti_request SFN/Slot:319.18
avril 09 13:39:59 [0m1712662799.577971 [PHY]   pack_ul_tti_request SFN/Slot:319.19
avril 09 13:39:59 [0m1712662799.585776 [NR_MAC]   (319/17)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.588117 [NR_MAC]     320. 7 Scheduling pucch reception in  320. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.588125 [PHY]   pack_ul_tti_request SFN/Slot:320.7
avril 09 13:39:59 [0m1712662799.588127 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.590391 [NR_MAC]     320. 8 Scheduling pucch reception in  320. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:39:59 [0m1712662799.590400 [PHY]   pack_ul_tti_request SFN/Slot:320.8
avril 09 13:39:59 [0m1712662799.590401 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:39:59 [0m1712662799.599552 [NR_MAC]   (320/7)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.601953 [NR_MAC]     320.17 Scheduling pucch reception in  320.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.601964 [PHY]   pack_ul_tti_request SFN/Slot:320.17
avril 09 13:39:59 [0m1712662799.601967 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.603056 [PHY]   pack_ul_tti_request SFN/Slot:320.18
avril 09 13:39:59 [0m1712662799.604230 [PHY]   pack_ul_tti_request SFN/Slot:320.19
avril 09 13:39:59 [0m1712662799.612011 [NR_MAC]   (320/17)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.614640 [NR_MAC]     321. 7 Scheduling pucch reception in  321. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.614686 [PHY]   pack_ul_tti_request SFN/Slot:321.7
avril 09 13:39:59 [0m1712662799.614705 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.625943 [NR_MAC]   (321/7)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.628501 [NR_MAC]     321.17 Scheduling pucch reception in  321.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.628545 [PHY]   pack_ul_tti_request SFN/Slot:321.17
avril 09 13:39:59 [0m1712662799.628550 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.629700 [PHY]   pack_ul_tti_request SFN/Slot:321.18
avril 09 13:39:59 [0m1712662799.630918 [PHY]   pack_ul_tti_request SFN/Slot:321.19
avril 09 13:39:59 [0m1712662799.638534 [NR_MAC]   (321/17)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.640982 [NR_MAC]     322. 7 Scheduling pucch reception in  322. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.640990 [PHY]   pack_ul_tti_request SFN/Slot:322.7
avril 09 13:39:59 [0m1712662799.640994 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.652155 [NR_MAC]   (322/7)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.654881 [NR_MAC]     322.17 Scheduling pucch reception in  322.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.654888 [PHY]   pack_ul_tti_request SFN/Slot:322.17
avril 09 13:39:59 [0m1712662799.654890 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.656038 [PHY]   pack_ul_tti_request SFN/Slot:322.18
avril 09 13:39:59 [0m1712662799.657292 [PHY]   pack_ul_tti_request SFN/Slot:322.19
avril 09 13:39:59 [0m1712662799.665201 [NR_MAC]   (322/17)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.667751 [NR_MAC]     323. 7 Scheduling pucch reception in  323. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.667765 [PHY]   pack_ul_tti_request SFN/Slot:323.7
avril 09 13:39:59 [0m1712662799.667768 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.679118 [NR_MAC]   (323/7)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.681857 [NR_MAC]     323.17 Scheduling pucch reception in  323.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.681867 [PHY]   pack_ul_tti_request SFN/Slot:323.17
avril 09 13:39:59 [0m1712662799.681869 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.682900 [PHY]   pack_ul_tti_request SFN/Slot:323.18
avril 09 13:39:59 [0m1712662799.684138 [PHY]   pack_ul_tti_request SFN/Slot:323.19
avril 09 13:39:59 [0m1712662799.691878 [NR_MAC]   (323/17)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.694391 [NR_MAC]     324. 7 Scheduling pucch reception in  324. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.694398 [PHY]   pack_ul_tti_request SFN/Slot:324.7
avril 09 13:39:59 [0m1712662799.694401 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.705512 [NR_MAC]   (324/7)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.707924 [NR_MAC]     324.17 Scheduling pucch reception in  324.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.707929 [PHY]   pack_ul_tti_request SFN/Slot:324.17
avril 09 13:39:59 [0m1712662799.707931 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.708998 [PHY]   pack_ul_tti_request SFN/Slot:324.18
avril 09 13:39:59 [0m1712662799.710293 [PHY]   pack_ul_tti_request SFN/Slot:324.19
avril 09 13:39:59 [0m1712662799.718006 [NR_MAC]   (324/17)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.720537 [NR_MAC]     325. 7 Scheduling pucch reception in  325. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.720550 [PHY]   pack_ul_tti_request SFN/Slot:325.7
avril 09 13:39:59 [0m1712662799.720552 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.731721 [NR_MAC]   (325/7)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.734165 [NR_MAC]     325.17 Scheduling pucch reception in  325.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.734177 [PHY]   pack_ul_tti_request SFN/Slot:325.17
avril 09 13:39:59 [0m1712662799.734181 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.735292 [PHY]   pack_ul_tti_request SFN/Slot:325.18
avril 09 13:39:59 [0m1712662799.736538 [PHY]   pack_ul_tti_request SFN/Slot:325.19
avril 09 13:39:59 [0m1712662799.744062 [NR_MAC]   (325/17)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.746823 [NR_MAC]     326. 7 Scheduling pucch reception in  326. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.746864 [PHY]   pack_ul_tti_request SFN/Slot:326.7
avril 09 13:39:59 [0m1712662799.746867 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.758018 [NR_MAC]   (326/7)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.760468 [NR_MAC]     326.17 Scheduling pucch reception in  326.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.760474 [PHY]   pack_ul_tti_request SFN/Slot:326.17
avril 09 13:39:59 [0m1712662799.760476 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.761656 [PHY]   pack_ul_tti_request SFN/Slot:326.18
avril 09 13:39:59 [0m1712662799.762895 [PHY]   pack_ul_tti_request SFN/Slot:326.19
avril 09 13:39:59 [0m1712662799.770654 [NR_MAC]   (326/17)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.773042 [NR_MAC]     327. 7 Scheduling pucch reception in  327. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.773051 [PHY]   pack_ul_tti_request SFN/Slot:327.7
avril 09 13:39:59 [0m1712662799.773054 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.783994 [NR_MAC]   (327/7)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.786560 [NR_MAC]     327.17 Scheduling pucch reception in  327.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.786570 [PHY]   pack_ul_tti_request SFN/Slot:327.17
avril 09 13:39:59 [0m1712662799.786573 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.787819 [PHY]   pack_ul_tti_request SFN/Slot:327.18
avril 09 13:39:59 [0m1712662799.789027 [PHY]   pack_ul_tti_request SFN/Slot:327.19
avril 09 13:39:59 [0m1712662799.796919 [NR_MAC]   (327/17)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.799391 [NR_MAC]     328. 7 Scheduling pucch reception in  328. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.799404 [PHY]   pack_ul_tti_request SFN/Slot:328.7
avril 09 13:39:59 [0m1712662799.799407 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.801668 [NR_MAC]     328. 8 Scheduling pucch reception in  328. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:39:59 [0m1712662799.801724 [PHY]   pack_ul_tti_request SFN/Slot:328.8
avril 09 13:39:59 [0m1712662799.801738 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:39:59 [0m1712662799.810736 [NR_MAC]   (328/7)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.813057 [NR_MAC]     328.17 Scheduling pucch reception in  328.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.813064 [PHY]   pack_ul_tti_request SFN/Slot:328.17
avril 09 13:39:59 [0m1712662799.813066 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.814187 [PHY]   pack_ul_tti_request SFN/Slot:328.18
avril 09 13:39:59 [0m1712662799.815407 [PHY]   pack_ul_tti_request SFN/Slot:328.19
avril 09 13:39:59 [0m1712662799.816719 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 329/0 
avril 09 13:39:59 [0m1712662799.823541 [NR_MAC]   (328/17)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.825961 [NR_MAC]   pucch_acknack  329. 7 Scheduling pucch reception in  329. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.825969 [PHY]   pack_ul_tti_request SFN/Slot:329.7
avril 09 13:39:59 [0m1712662799.825973 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.837165 [NR_MAC]   (329/7)uci_01->pduBitmap:3
avril 09 13:39:59 [0m1712662799.839797 [NR_MAC]     329.17 Scheduling pucch reception in  329.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.839804 [PHY]   pack_ul_tti_request SFN/Slot:329.17
avril 09 13:39:59 [0m1712662799.839806 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.840939 [PHY]   pack_ul_tti_request SFN/Slot:329.18
avril 09 13:39:59 [0m1712662799.842081 [PHY]   pack_ul_tti_request SFN/Slot:329.19
avril 09 13:39:59 [0m1712662799.849865 [NR_MAC]   (329/17)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.852423 [NR_MAC]     330. 7 Scheduling pucch reception in  330. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.852435 [PHY]   pack_ul_tti_request SFN/Slot:330.7
avril 09 13:39:59 [0m1712662799.852438 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.863969 [NR_MAC]   (330/7)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.866290 [NR_MAC]     330.17 Scheduling pucch reception in  330.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.866303 [PHY]   pack_ul_tti_request SFN/Slot:330.17
avril 09 13:39:59 [0m1712662799.866306 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.867457 [PHY]   pack_ul_tti_request SFN/Slot:330.18
avril 09 13:39:59 [0m1712662799.868720 [PHY]   pack_ul_tti_request SFN/Slot:330.19
avril 09 13:39:59 [0m1712662799.876495 [NR_MAC]   (330/17)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.878963 [NR_MAC]     331. 7 Scheduling pucch reception in  331. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.878970 [PHY]   pack_ul_tti_request SFN/Slot:331.7
avril 09 13:39:59 [0m1712662799.878973 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.890089 [NR_MAC]   (331/7)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.892753 [NR_MAC]     331.17 Scheduling pucch reception in  331.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.892764 [PHY]   pack_ul_tti_request SFN/Slot:331.17
avril 09 13:39:59 [0m1712662799.892767 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.893938 [PHY]   pack_ul_tti_request SFN/Slot:331.18
avril 09 13:39:59 [0m1712662799.895166 [PHY]   pack_ul_tti_request SFN/Slot:331.19
avril 09 13:39:59 [0m1712662799.903149 [NR_MAC]   (331/17)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.905801 [NR_MAC]     332. 7 Scheduling pucch reception in  332. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.905840 [PHY]   pack_ul_tti_request SFN/Slot:332.7
avril 09 13:39:59 [0m1712662799.905858 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.916850 [NR_MAC]   (332/7)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.919452 [NR_MAC]     332.17 Scheduling pucch reception in  332.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.919488 [PHY]   pack_ul_tti_request SFN/Slot:332.17
avril 09 13:39:59 [0m1712662799.919491 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.920693 [PHY]   pack_ul_tti_request SFN/Slot:332.18
avril 09 13:39:59 [0m1712662799.921978 [PHY]   pack_ul_tti_request SFN/Slot:332.19
avril 09 13:39:59 [0m1712662799.929917 [NR_MAC]   (332/17)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.932355 [NR_MAC]     333. 7 Scheduling pucch reception in  333. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.932390 [PHY]   pack_ul_tti_request SFN/Slot:333.7
avril 09 13:39:59 [0m1712662799.932403 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.943980 [NR_MAC]   (333/7)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.946297 [NR_MAC]     333.17 Scheduling pucch reception in  333.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.946302 [PHY]   pack_ul_tti_request SFN/Slot:333.17
avril 09 13:39:59 [0m1712662799.946304 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.947362 [PHY]   pack_ul_tti_request SFN/Slot:333.18
avril 09 13:39:59 [0m1712662799.948638 [PHY]   pack_ul_tti_request SFN/Slot:333.19
avril 09 13:39:59 [0m1712662799.956517 [NR_MAC]   (333/17)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.958966 [NR_MAC]     334. 7 Scheduling pucch reception in  334. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.958973 [PHY]   pack_ul_tti_request SFN/Slot:334.7
avril 09 13:39:59 [0m1712662799.958976 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.969959 [NR_MAC]   (334/7)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.972584 [NR_MAC]     334.17 Scheduling pucch reception in  334.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.972615 [PHY]   pack_ul_tti_request SFN/Slot:334.17
avril 09 13:39:59 [0m1712662799.972628 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.973902 [PHY]   pack_ul_tti_request SFN/Slot:334.18
avril 09 13:39:59 [0m1712662799.975088 [PHY]   pack_ul_tti_request SFN/Slot:334.19
avril 09 13:39:59 [0m1712662799.982943 [NR_MAC]   (334/17)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.985555 [NR_MAC]     335. 7 Scheduling pucch reception in  335. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.985561 [PHY]   pack_ul_tti_request SFN/Slot:335.7
avril 09 13:39:59 [0m1712662799.985564 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.996349 [NR_MAC]   (335/7)uci_01->pduBitmap:1
avril 09 13:39:59 [0m1712662799.998827 [NR_MAC]     335.17 Scheduling pucch reception in  335.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:39:59 [0m1712662799.998834 [PHY]   pack_ul_tti_request SFN/Slot:335.17
avril 09 13:39:59 [0m1712662799.998835 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:39:59 [0m1712662799.999918 [PHY]   pack_ul_tti_request SFN/Slot:335.18
avril 09 13:39:59 [0m1712662800.001228 [PHY]   pack_ul_tti_request SFN/Slot:335.19
avril 09 13:40:00 [0m1712662800.009096 [NR_MAC]   (335/17)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.011627 [NR_MAC]     336. 7 Scheduling pucch reception in  336. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.011634 [PHY]   pack_ul_tti_request SFN/Slot:336.7
avril 09 13:40:00 [0m1712662800.011636 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.013842 [NR_MAC]     336. 8 Scheduling pucch reception in  336. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:00 [0m1712662800.013849 [PHY]   pack_ul_tti_request SFN/Slot:336.8
avril 09 13:40:00 [0m1712662800.013850 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:00 [0m1712662800.022841 [NR_MAC]   (336/7)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.025069 [NR_MAC]     336.17 Scheduling pucch reception in  336.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.025074 [PHY]   pack_ul_tti_request SFN/Slot:336.17
avril 09 13:40:00 [0m1712662800.025076 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.026187 [PHY]   pack_ul_tti_request SFN/Slot:336.18
avril 09 13:40:00 [0m1712662800.027511 [PHY]   pack_ul_tti_request SFN/Slot:336.19
avril 09 13:40:00 [0m1712662800.035077 [NR_MAC]   (336/17)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.037838 [NR_MAC]     337. 7 Scheduling pucch reception in  337. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.037844 [PHY]   pack_ul_tti_request SFN/Slot:337.7
avril 09 13:40:00 [0m1712662800.037846 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.048955 [NR_MAC]   (337/7)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.051531 [NR_MAC]     337.17 Scheduling pucch reception in  337.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.051568 [PHY]   pack_ul_tti_request SFN/Slot:337.17
avril 09 13:40:00 [0m1712662800.051571 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.052892 [PHY]   pack_ul_tti_request SFN/Slot:337.18
avril 09 13:40:00 [0m1712662800.054052 [PHY]   pack_ul_tti_request SFN/Slot:337.19
avril 09 13:40:00 [0m1712662800.061947 [NR_MAC]   (337/17)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.064436 [NR_MAC]     338. 7 Scheduling pucch reception in  338. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.064462 [PHY]   pack_ul_tti_request SFN/Slot:338.7
avril 09 13:40:00 [0m1712662800.064473 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.075787 [NR_MAC]   (338/7)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.078066 [NR_MAC]     338.17 Scheduling pucch reception in  338.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.078072 [PHY]   pack_ul_tti_request SFN/Slot:338.17
avril 09 13:40:00 [0m1712662800.078074 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.079292 [PHY]   pack_ul_tti_request SFN/Slot:338.18
avril 09 13:40:00 [0m1712662800.080628 [PHY]   pack_ul_tti_request SFN/Slot:338.19
avril 09 13:40:00 [0m1712662800.081870 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 339/0 
avril 09 13:40:00 [0m1712662800.088541 [NR_MAC]   (338/17)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.090990 [NR_MAC]   pucch_acknack  339. 7 Scheduling pucch reception in  339. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.090996 [PHY]   pack_ul_tti_request SFN/Slot:339.7
avril 09 13:40:00 [0m1712662800.090999 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.102003 [NR_MAC]   (339/7)uci_01->pduBitmap:3
avril 09 13:40:00 [0m1712662800.104471 [NR_MAC]     339.17 Scheduling pucch reception in  339.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.104481 [PHY]   pack_ul_tti_request SFN/Slot:339.17
avril 09 13:40:00 [0m1712662800.104483 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.105625 [PHY]   pack_ul_tti_request SFN/Slot:339.18
avril 09 13:40:00 [0m1712662800.106933 [PHY]   pack_ul_tti_request SFN/Slot:339.19
avril 09 13:40:00 [0m1712662800.114570 [NR_MAC]   (339/17)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.117079 [NR_MAC]     340. 7 Scheduling pucch reception in  340. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.117092 [PHY]   pack_ul_tti_request SFN/Slot:340.7
avril 09 13:40:00 [0m1712662800.117095 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.128119 [NR_MAC]   (340/7)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.130701 [NR_MAC]     340.17 Scheduling pucch reception in  340.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.130729 [PHY]   pack_ul_tti_request SFN/Slot:340.17
avril 09 13:40:00 [0m1712662800.130745 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.131930 [PHY]   pack_ul_tti_request SFN/Slot:340.18
avril 09 13:40:00 [0m1712662800.133140 [PHY]   pack_ul_tti_request SFN/Slot:340.19
avril 09 13:40:00 [0m1712662800.141215 [NR_MAC]   (340/17)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.143865 [NR_MAC]     341. 7 Scheduling pucch reception in  341. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.143869 [PHY]   pack_ul_tti_request SFN/Slot:341.7
avril 09 13:40:00 [0m1712662800.143872 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.154616 [NR_MAC]   (341/7)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.156978 [NR_MAC]     341.17 Scheduling pucch reception in  341.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.156983 [PHY]   pack_ul_tti_request SFN/Slot:341.17
avril 09 13:40:00 [0m1712662800.156984 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.158128 [PHY]   pack_ul_tti_request SFN/Slot:341.18
avril 09 13:40:00 [0m1712662800.159354 [PHY]   pack_ul_tti_request SFN/Slot:341.19
avril 09 13:40:00 [0m1712662800.167242 [NR_MAC]   (341/17)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.169652 [NR_MAC]     342. 7 Scheduling pucch reception in  342. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.169691 [PHY]   pack_ul_tti_request SFN/Slot:342.7
avril 09 13:40:00 [0m1712662800.169708 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.181118 [NR_MAC]   (342/7)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.183706 [NR_MAC]     342.17 Scheduling pucch reception in  342.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.183717 [PHY]   pack_ul_tti_request SFN/Slot:342.17
avril 09 13:40:00 [0m1712662800.183719 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.184864 [PHY]   pack_ul_tti_request SFN/Slot:342.18
avril 09 13:40:00 [0m1712662800.186094 [PHY]   pack_ul_tti_request SFN/Slot:342.19
avril 09 13:40:00 [0m1712662800.193991 [NR_MAC]   (342/17)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.196550 [NR_MAC]     343. 7 Scheduling pucch reception in  343. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.196582 [PHY]   pack_ul_tti_request SFN/Slot:343.7
avril 09 13:40:00 [0m1712662800.196584 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.208041 [NR_MAC]   (343/7)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.210645 [NR_MAC]     343.17 Scheduling pucch reception in  343.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.210667 [PHY]   pack_ul_tti_request SFN/Slot:343.17
avril 09 13:40:00 [0m1712662800.210669 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.211851 [PHY]   pack_ul_tti_request SFN/Slot:343.18
avril 09 13:40:00 [0m1712662800.213083 [PHY]   pack_ul_tti_request SFN/Slot:343.19
avril 09 13:40:00 [0m1712662800.220958 [NR_MAC]   (343/17)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.223400 [NR_MAC]     344. 7 Scheduling pucch reception in  344. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.223407 [PHY]   pack_ul_tti_request SFN/Slot:344.7
avril 09 13:40:00 [0m1712662800.223409 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.225596 [NR_MAC]     344. 8 Scheduling pucch reception in  344. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:00 [0m1712662800.225602 [PHY]   pack_ul_tti_request SFN/Slot:344.8
avril 09 13:40:00 [0m1712662800.225603 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:00 [0m1712662800.234511 [NR_MAC]   (344/7)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.237012 [NR_MAC]     344.17 Scheduling pucch reception in  344.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.237023 [PHY]   pack_ul_tti_request SFN/Slot:344.17
avril 09 13:40:00 [0m1712662800.237025 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.238234 [PHY]   pack_ul_tti_request SFN/Slot:344.18
avril 09 13:40:00 [0m1712662800.239473 [PHY]   pack_ul_tti_request SFN/Slot:344.19
avril 09 13:40:00 [0m1712662800.247062 [NR_MAC]   (344/17)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.249517 [NR_MAC]     345. 7 Scheduling pucch reception in  345. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.249527 [PHY]   pack_ul_tti_request SFN/Slot:345.7
avril 09 13:40:00 [0m1712662800.249530 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.260819 [NR_MAC]   (345/7)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.263130 [NR_MAC]     345.17 Scheduling pucch reception in  345.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.263139 [PHY]   pack_ul_tti_request SFN/Slot:345.17
avril 09 13:40:00 [0m1712662800.263141 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.264322 [PHY]   pack_ul_tti_request SFN/Slot:345.18
avril 09 13:40:00 [0m1712662800.265543 [PHY]   pack_ul_tti_request SFN/Slot:345.19
avril 09 13:40:00 [0m1712662800.273432 [NR_MAC]   (345/17)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.276006 [NR_MAC]     346. 7 Scheduling pucch reception in  346. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.276011 [PHY]   pack_ul_tti_request SFN/Slot:346.7
avril 09 13:40:00 [0m1712662800.276013 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.287473 [NR_MAC]   (346/7)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.289928 [NR_MAC]     346.17 Scheduling pucch reception in  346.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.289933 [PHY]   pack_ul_tti_request SFN/Slot:346.17
avril 09 13:40:00 [0m1712662800.289935 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.291106 [PHY]   pack_ul_tti_request SFN/Slot:346.18
avril 09 13:40:00 [0m1712662800.292348 [PHY]   pack_ul_tti_request SFN/Slot:346.19
avril 09 13:40:00 [0m1712662800.300111 [NR_MAC]   (346/17)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.301602 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 347/6 
avril 09 13:40:00 [0m1712662800.302780 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 347/7 
avril 09 13:40:00 [0m1712662800.302794 [NR_MAC]     347. 7 Scheduling pucch reception in  347. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.302802 [PHY]   pack_ul_tti_request SFN/Slot:347.7
avril 09 13:40:00 [0m1712662800.302804 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.314157 [NR_MAC]   (347/7)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.316595 [NR_MAC]   pucch_acknack  347.17 Scheduling pucch reception in  347.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.316602 [PHY]   pack_ul_tti_request SFN/Slot:347.17
avril 09 13:40:00 [0m1712662800.316604 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.317791 [PHY]   pack_ul_tti_request SFN/Slot:347.18
avril 09 13:40:00 [0m1712662800.319043 [PHY]   pack_ul_tti_request SFN/Slot:347.19
avril 09 13:40:00 [0m1712662800.327220 [NR_MAC]   (347/17)uci_01->pduBitmap:3
avril 09 13:40:00 [0m1712662800.329851 [NR_MAC]     348. 7 Scheduling pucch reception in  348. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.329860 [PHY]   pack_ul_tti_request SFN/Slot:348.7
avril 09 13:40:00 [0m1712662800.329864 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.341159 [NR_MAC]   (348/7)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.343742 [NR_MAC]     348.17 Scheduling pucch reception in  348.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.343752 [PHY]   pack_ul_tti_request SFN/Slot:348.17
avril 09 13:40:00 [0m1712662800.343756 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.344917 [PHY]   pack_ul_tti_request SFN/Slot:348.18
avril 09 13:40:00 [0m1712662800.346132 [PHY]   pack_ul_tti_request SFN/Slot:348.19
avril 09 13:40:00 [0m1712662800.347349 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 349/0 
avril 09 13:40:00 [0m1712662800.354290 [NR_MAC]   (348/17)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.356905 [NR_MAC]   pucch_acknack  349. 7 Scheduling pucch reception in  349. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.356925 [PHY]   pack_ul_tti_request SFN/Slot:349.7
avril 09 13:40:00 [0m1712662800.356928 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.368115 [NR_MAC]   (349/7)uci_01->pduBitmap:3
avril 09 13:40:00 [0m1712662800.370813 [NR_MAC]     349.17 Scheduling pucch reception in  349.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.370840 [PHY]   pack_ul_tti_request SFN/Slot:349.17
avril 09 13:40:00 [0m1712662800.370842 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.371911 [PHY]   pack_ul_tti_request SFN/Slot:349.18
avril 09 13:40:00 [0m1712662800.373183 [PHY]   pack_ul_tti_request SFN/Slot:349.19
avril 09 13:40:00 [0m1712662800.381102 [NR_MAC]   (349/17)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.383665 [NR_MAC]     350. 7 Scheduling pucch reception in  350. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.383674 [PHY]   pack_ul_tti_request SFN/Slot:350.7
avril 09 13:40:00 [0m1712662800.383676 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.394969 [NR_MAC]   (350/7)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.397400 [NR_MAC]     350.17 Scheduling pucch reception in  350.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.397416 [PHY]   pack_ul_tti_request SFN/Slot:350.17
avril 09 13:40:00 [0m1712662800.397418 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.398609 [PHY]   pack_ul_tti_request SFN/Slot:350.18
avril 09 13:40:00 [0m1712662800.399790 [PHY]   pack_ul_tti_request SFN/Slot:350.19
avril 09 13:40:00 [0m1712662800.407845 [NR_MAC]   (350/17)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.410158 [NR_MAC]     351. 7 Scheduling pucch reception in  351. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.410165 [PHY]   pack_ul_tti_request SFN/Slot:351.7
avril 09 13:40:00 [0m1712662800.410168 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.421454 [NR_MAC]   (351/7)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.423952 [NR_MAC]     351.17 Scheduling pucch reception in  351.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.423957 [PHY]   pack_ul_tti_request SFN/Slot:351.17
avril 09 13:40:00 [0m1712662800.423959 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.425073 [PHY]   pack_ul_tti_request SFN/Slot:351.18
avril 09 13:40:00 [0m1712662800.426335 [PHY]   pack_ul_tti_request SFN/Slot:351.19
avril 09 13:40:00 [0m1712662800.434166 [NR_MAC]   (351/17)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.436943 [NR_MAC]     352. 7 Scheduling pucch reception in  352. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.436965 [PHY]   pack_ul_tti_request SFN/Slot:352.7
avril 09 13:40:00 [0m1712662800.436967 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.438950 [NR_MAC]     352. 8 Scheduling pucch reception in  352. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:00 [0m1712662800.438952 [PHY]   pack_ul_tti_request SFN/Slot:352.8
avril 09 13:40:00 [0m1712662800.438953 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:00 [0m1712662800.448104 [NR_MAC]   (352/7)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.450673 [NR_MAC]     352.17 Scheduling pucch reception in  352.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.450694 [PHY]   pack_ul_tti_request SFN/Slot:352.17
avril 09 13:40:00 [0m1712662800.450696 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.451712 [PHY]   pack_ul_tti_request SFN/Slot:352.18
avril 09 13:40:00 [0m1712662800.453010 [PHY]   pack_ul_tti_request SFN/Slot:352.19
avril 09 13:40:00 [0m1712662800.460876 [NR_MAC]   (352/17)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.463177 [NR_MAC]     353. 7 Scheduling pucch reception in  353. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.463183 [PHY]   pack_ul_tti_request SFN/Slot:353.7
avril 09 13:40:00 [0m1712662800.463185 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.474333 [NR_MAC]   (353/7)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.476824 [NR_MAC]     353.17 Scheduling pucch reception in  353.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.476829 [PHY]   pack_ul_tti_request SFN/Slot:353.17
avril 09 13:40:00 [0m1712662800.476831 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.478069 [PHY]   pack_ul_tti_request SFN/Slot:353.18
avril 09 13:40:00 [0m1712662800.479375 [PHY]   pack_ul_tti_request SFN/Slot:353.19
avril 09 13:40:00 [0m1712662800.487217 [NR_MAC]   (353/17)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.489992 [NR_MAC]     354. 7 Scheduling pucch reception in  354. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.489998 [PHY]   pack_ul_tti_request SFN/Slot:354.7
avril 09 13:40:00 [0m1712662800.490001 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.501012 [NR_MAC]   (354/7)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.503594 [NR_MAC]     354.17 Scheduling pucch reception in  354.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.503603 [PHY]   pack_ul_tti_request SFN/Slot:354.17
avril 09 13:40:00 [0m1712662800.503606 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.504721 [PHY]   pack_ul_tti_request SFN/Slot:354.18
avril 09 13:40:00 [0m1712662800.505960 [PHY]   pack_ul_tti_request SFN/Slot:354.19
avril 09 13:40:00 [0m1712662800.513711 [NR_MAC]   (354/17)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.516023 [NR_MAC]     355. 7 Scheduling pucch reception in  355. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.516032 [PHY]   pack_ul_tti_request SFN/Slot:355.7
avril 09 13:40:00 [0m1712662800.516036 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.527525 [NR_MAC]   (355/7)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.529903 [NR_MAC]     355.17 Scheduling pucch reception in  355.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.529909 [PHY]   pack_ul_tti_request SFN/Slot:355.17
avril 09 13:40:00 [0m1712662800.529912 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.531040 [PHY]   pack_ul_tti_request SFN/Slot:355.18
avril 09 13:40:00 [0m1712662800.532238 [PHY]   pack_ul_tti_request SFN/Slot:355.19
avril 09 13:40:00 [0m1712662800.540032 [NR_MAC]   (355/17)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.542760 [NR_MAC]     356. 7 Scheduling pucch reception in  356. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.542770 [PHY]   pack_ul_tti_request SFN/Slot:356.7
avril 09 13:40:00 [0m1712662800.542773 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.554230 [NR_MAC]   (356/7)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.556678 [NR_MAC]     356.17 Scheduling pucch reception in  356.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.556685 [PHY]   pack_ul_tti_request SFN/Slot:356.17
avril 09 13:40:00 [0m1712662800.556687 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.557890 [PHY]   pack_ul_tti_request SFN/Slot:356.18
avril 09 13:40:00 [0m1712662800.559103 [PHY]   pack_ul_tti_request SFN/Slot:356.19
avril 09 13:40:00 [0m1712662800.566980 [NR_MAC]   (356/17)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.569476 [NR_MAC]     357. 7 Scheduling pucch reception in  357. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.569483 [PHY]   pack_ul_tti_request SFN/Slot:357.7
avril 09 13:40:00 [0m1712662800.569486 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.581270 [NR_MAC]   (357/7)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.583583 [NR_MAC]     357.17 Scheduling pucch reception in  357.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.583590 [PHY]   pack_ul_tti_request SFN/Slot:357.17
avril 09 13:40:00 [0m1712662800.583602 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.584789 [PHY]   pack_ul_tti_request SFN/Slot:357.18
avril 09 13:40:00 [0m1712662800.586029 [PHY]   pack_ul_tti_request SFN/Slot:357.19
avril 09 13:40:00 [0m1712662800.593781 [NR_MAC]   (357/17)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.596308 [NR_MAC]     358. 7 Scheduling pucch reception in  358. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.596318 [PHY]   pack_ul_tti_request SFN/Slot:358.7
avril 09 13:40:00 [0m1712662800.596321 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.607877 [NR_MAC]   (358/7)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.610193 [NR_MAC]     358.17 Scheduling pucch reception in  358.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.610225 [PHY]   pack_ul_tti_request SFN/Slot:358.17
avril 09 13:40:00 [0m1712662800.610243 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.611468 [PHY]   pack_ul_tti_request SFN/Slot:358.18
avril 09 13:40:00 [0m1712662800.612665 [PHY]   pack_ul_tti_request SFN/Slot:358.19
avril 09 13:40:00 [0m1712662800.613828 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 359/0 
avril 09 13:40:00 [0m1712662800.620430 [NR_MAC]   (358/17)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.622983 [NR_MAC]   pucch_acknack  359. 7 Scheduling pucch reception in  359. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.622994 [PHY]   pack_ul_tti_request SFN/Slot:359.7
avril 09 13:40:00 [0m1712662800.622998 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.633986 [NR_MAC]   (359/7)uci_01->pduBitmap:3
avril 09 13:40:00 [0m1712662800.636680 [NR_MAC]     359.17 Scheduling pucch reception in  359.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.636688 [PHY]   pack_ul_tti_request SFN/Slot:359.17
avril 09 13:40:00 [0m1712662800.636690 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.637893 [PHY]   pack_ul_tti_request SFN/Slot:359.18
avril 09 13:40:00 [0m1712662800.639072 [PHY]   pack_ul_tti_request SFN/Slot:359.19
avril 09 13:40:00 [0m1712662800.646976 [NR_MAC]   (359/17)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.649365 [NR_MAC]     360. 7 Scheduling pucch reception in  360. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.649373 [PHY]   pack_ul_tti_request SFN/Slot:360.7
avril 09 13:40:00 [0m1712662800.649375 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.651701 [NR_MAC]     360. 8 Scheduling pucch reception in  360. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:00 [0m1712662800.651705 [PHY]   pack_ul_tti_request SFN/Slot:360.8
avril 09 13:40:00 [0m1712662800.651715 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:00 [0m1712662800.661182 [NR_MAC]   (360/7)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.663812 [NR_MAC]     360.17 Scheduling pucch reception in  360.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.663820 [PHY]   pack_ul_tti_request SFN/Slot:360.17
avril 09 13:40:00 [0m1712662800.663822 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.664933 [PHY]   pack_ul_tti_request SFN/Slot:360.18
avril 09 13:40:00 [0m1712662800.666220 [PHY]   pack_ul_tti_request SFN/Slot:360.19
avril 09 13:40:00 [0m1712662800.674170 [NR_MAC]   (360/17)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.676822 [NR_MAC]     361. 7 Scheduling pucch reception in  361. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.676849 [PHY]   pack_ul_tti_request SFN/Slot:361.7
avril 09 13:40:00 [0m1712662800.676851 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.688081 [NR_MAC]   (361/7)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.690677 [NR_MAC]     361.17 Scheduling pucch reception in  361.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.690684 [PHY]   pack_ul_tti_request SFN/Slot:361.17
avril 09 13:40:00 [0m1712662800.690687 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.691879 [PHY]   pack_ul_tti_request SFN/Slot:361.18
avril 09 13:40:00 [0m1712662800.693140 [PHY]   pack_ul_tti_request SFN/Slot:361.19
avril 09 13:40:00 [0m1712662800.700969 [NR_MAC]   (361/17)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.703468 [NR_MAC]     362. 7 Scheduling pucch reception in  362. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.703476 [PHY]   pack_ul_tti_request SFN/Slot:362.7
avril 09 13:40:00 [0m1712662800.703479 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.714657 [NR_MAC]   (362/7)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.716919 [NR_MAC]     362.17 Scheduling pucch reception in  362.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.716926 [PHY]   pack_ul_tti_request SFN/Slot:362.17
avril 09 13:40:00 [0m1712662800.716929 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.718058 [PHY]   pack_ul_tti_request SFN/Slot:362.18
avril 09 13:40:00 [0m1712662800.719352 [PHY]   pack_ul_tti_request SFN/Slot:362.19
avril 09 13:40:00 [0m1712662800.727205 [NR_MAC]   (362/17)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.729793 [NR_MAC]     363. 7 Scheduling pucch reception in  363. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.729799 [PHY]   pack_ul_tti_request SFN/Slot:363.7
avril 09 13:40:00 [0m1712662800.729802 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.740946 [NR_MAC]   (363/7)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.743244 [NR_MAC]     363.17 Scheduling pucch reception in  363.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.743249 [PHY]   pack_ul_tti_request SFN/Slot:363.17
avril 09 13:40:00 [0m1712662800.743251 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.744470 [PHY]   pack_ul_tti_request SFN/Slot:363.18
avril 09 13:40:00 [0m1712662800.745660 [PHY]   pack_ul_tti_request SFN/Slot:363.19
avril 09 13:40:00 [0m1712662800.753369 [NR_MAC]   (363/17)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.755871 [NR_MAC]     364. 7 Scheduling pucch reception in  364. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.755880 [PHY]   pack_ul_tti_request SFN/Slot:364.7
avril 09 13:40:00 [0m1712662800.755883 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.767067 [NR_MAC]   (364/7)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.769513 [NR_MAC]     364.17 Scheduling pucch reception in  364.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.769521 [PHY]   pack_ul_tti_request SFN/Slot:364.17
avril 09 13:40:00 [0m1712662800.769523 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.770748 [PHY]   pack_ul_tti_request SFN/Slot:364.18
avril 09 13:40:00 [0m1712662800.771950 [PHY]   pack_ul_tti_request SFN/Slot:364.19
avril 09 13:40:00 [0m1712662800.779745 [NR_MAC]   (364/17)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.782061 [NR_MAC]     365. 7 Scheduling pucch reception in  365. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.782069 [PHY]   pack_ul_tti_request SFN/Slot:365.7
avril 09 13:40:00 [0m1712662800.782072 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.793089 [NR_MAC]   (365/7)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.795410 [NR_MAC]     365.17 Scheduling pucch reception in  365.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.795418 [PHY]   pack_ul_tti_request SFN/Slot:365.17
avril 09 13:40:00 [0m1712662800.795420 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.796641 [PHY]   pack_ul_tti_request SFN/Slot:365.18
avril 09 13:40:00 [0m1712662800.797915 [PHY]   pack_ul_tti_request SFN/Slot:365.19
avril 09 13:40:00 [0m1712662800.805767 [NR_MAC]   (365/17)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.808022 [NR_MAC]     366. 7 Scheduling pucch reception in  366. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.808033 [PHY]   pack_ul_tti_request SFN/Slot:366.7
avril 09 13:40:00 [0m1712662800.808037 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.818987 [NR_MAC]   (366/7)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.821395 [NR_MAC]     366.17 Scheduling pucch reception in  366.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.821455 [PHY]   pack_ul_tti_request SFN/Slot:366.17
avril 09 13:40:00 [0m1712662800.821458 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.822639 [PHY]   pack_ul_tti_request SFN/Slot:366.18
avril 09 13:40:00 [0m1712662800.823806 [PHY]   pack_ul_tti_request SFN/Slot:366.19
avril 09 13:40:00 [0m1712662800.831848 [NR_MAC]   (366/17)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.834146 [NR_MAC]     367. 7 Scheduling pucch reception in  367. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.834157 [PHY]   pack_ul_tti_request SFN/Slot:367.7
avril 09 13:40:00 [0m1712662800.834160 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.845371 [NR_MAC]   (367/7)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.847705 [NR_MAC]     367.17 Scheduling pucch reception in  367.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.847712 [PHY]   pack_ul_tti_request SFN/Slot:367.17
avril 09 13:40:00 [0m1712662800.847715 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.848800 [PHY]   pack_ul_tti_request SFN/Slot:367.18
avril 09 13:40:00 [0m1712662800.850154 [PHY]   pack_ul_tti_request SFN/Slot:367.19
avril 09 13:40:00 [0m1712662800.857891 [NR_MAC]   (367/17)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.860340 [NR_MAC]     368. 7 Scheduling pucch reception in  368. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.860351 [PHY]   pack_ul_tti_request SFN/Slot:368.7
avril 09 13:40:00 [0m1712662800.860354 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.862472 [NR_MAC]     368. 8 Scheduling pucch reception in  368. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:00 [0m1712662800.862476 [PHY]   pack_ul_tti_request SFN/Slot:368.8
avril 09 13:40:00 [0m1712662800.862477 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:00 [0m1712662800.871613 [NR_MAC]   (368/7)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.874245 [NR_MAC]     368.17 Scheduling pucch reception in  368.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.874261 [PHY]   pack_ul_tti_request SFN/Slot:368.17
avril 09 13:40:00 [0m1712662800.874264 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.875348 [PHY]   pack_ul_tti_request SFN/Slot:368.18
avril 09 13:40:00 [0m1712662800.876446 [PHY]   pack_ul_tti_request SFN/Slot:368.19
avril 09 13:40:00 [0m1712662800.877727 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 369/0 
avril 09 13:40:00 [0m1712662800.884475 [NR_MAC]   (368/17)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.886782 [NR_MAC]   pucch_acknack  369. 7 Scheduling pucch reception in  369. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.886793 [PHY]   pack_ul_tti_request SFN/Slot:369.7
avril 09 13:40:00 [0m1712662800.886796 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.898251 [NR_MAC]   (369/7)uci_01->pduBitmap:3
avril 09 13:40:00 [0m1712662800.900885 [NR_MAC]     369.17 Scheduling pucch reception in  369.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.900902 [PHY]   pack_ul_tti_request SFN/Slot:369.17
avril 09 13:40:00 [0m1712662800.900905 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.901966 [PHY]   pack_ul_tti_request SFN/Slot:369.18
avril 09 13:40:00 [0m1712662800.903038 [PHY]   pack_ul_tti_request SFN/Slot:369.19
avril 09 13:40:00 [0m1712662800.910904 [NR_MAC]   (369/17)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.913226 [NR_MAC]     370. 7 Scheduling pucch reception in  370. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.913230 [PHY]   pack_ul_tti_request SFN/Slot:370.7
avril 09 13:40:00 [0m1712662800.913232 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.924435 [NR_MAC]   (370/7)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.926950 [NR_MAC]     370.17 Scheduling pucch reception in  370.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.926955 [PHY]   pack_ul_tti_request SFN/Slot:370.17
avril 09 13:40:00 [0m1712662800.926957 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.928077 [PHY]   pack_ul_tti_request SFN/Slot:370.18
avril 09 13:40:00 [0m1712662800.929286 [PHY]   pack_ul_tti_request SFN/Slot:370.19
avril 09 13:40:00 [0m1712662800.937051 [NR_MAC]   (370/17)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.939616 [NR_MAC]     371. 7 Scheduling pucch reception in  371. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.939627 [PHY]   pack_ul_tti_request SFN/Slot:371.7
avril 09 13:40:00 [0m1712662800.939630 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.950882 [NR_MAC]   (371/7)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.953161 [NR_MAC]     371.17 Scheduling pucch reception in  371.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.953170 [PHY]   pack_ul_tti_request SFN/Slot:371.17
avril 09 13:40:00 [0m1712662800.953172 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.954478 [PHY]   pack_ul_tti_request SFN/Slot:371.18
avril 09 13:40:00 [0m1712662800.955673 [PHY]   pack_ul_tti_request SFN/Slot:371.19
avril 09 13:40:00 [0m1712662800.963337 [NR_MAC]   (371/17)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.965934 [NR_MAC]     372. 7 Scheduling pucch reception in  372. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.965943 [PHY]   pack_ul_tti_request SFN/Slot:372.7
avril 09 13:40:00 [0m1712662800.965946 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.977075 [NR_MAC]   (372/7)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.979504 [NR_MAC]     372.17 Scheduling pucch reception in  372.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.979540 [PHY]   pack_ul_tti_request SFN/Slot:372.17
avril 09 13:40:00 [0m1712662800.979556 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662800.980660 [PHY]   pack_ul_tti_request SFN/Slot:372.18
avril 09 13:40:00 [0m1712662800.981868 [PHY]   pack_ul_tti_request SFN/Slot:372.19
avril 09 13:40:00 [0m1712662800.989312 [NR_MAC]   (372/17)uci_01->pduBitmap:1
avril 09 13:40:00 [0m1712662800.991665 [NR_MAC]     373. 7 Scheduling pucch reception in  373. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:00 [0m1712662800.991678 [PHY]   pack_ul_tti_request SFN/Slot:373.7
avril 09 13:40:00 [0m1712662800.991682 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:00 [0m1712662801.002806 [NR_MAC]   (373/7)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.005189 [NR_MAC]     373.17 Scheduling pucch reception in  373.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.005203 [PHY]   pack_ul_tti_request SFN/Slot:373.17
avril 09 13:40:01 [0m1712662801.005206 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.006538 [PHY]   pack_ul_tti_request SFN/Slot:373.18
avril 09 13:40:01 [0m1712662801.007744 [PHY]   pack_ul_tti_request SFN/Slot:373.19
avril 09 13:40:01 [0m1712662801.015525 [NR_MAC]   (373/17)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.017944 [NR_MAC]     374. 7 Scheduling pucch reception in  374. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.017954 [PHY]   pack_ul_tti_request SFN/Slot:374.7
avril 09 13:40:01 [0m1712662801.017958 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.029199 [NR_MAC]   (374/7)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.031537 [NR_MAC]     374.17 Scheduling pucch reception in  374.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.031543 [PHY]   pack_ul_tti_request SFN/Slot:374.17
avril 09 13:40:01 [0m1712662801.031545 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.032710 [PHY]   pack_ul_tti_request SFN/Slot:374.18
avril 09 13:40:01 [0m1712662801.034127 [PHY]   pack_ul_tti_request SFN/Slot:374.19
avril 09 13:40:01 [0m1712662801.042106 [NR_MAC]   (374/17)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.044649 [NR_MAC]     375. 7 Scheduling pucch reception in  375. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.044656 [PHY]   pack_ul_tti_request SFN/Slot:375.7
avril 09 13:40:01 [0m1712662801.044659 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.056046 [NR_MAC]   (375/7)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.058473 [NR_MAC]     375.17 Scheduling pucch reception in  375.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.058497 [PHY]   pack_ul_tti_request SFN/Slot:375.17
avril 09 13:40:01 [0m1712662801.058500 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.059587 [PHY]   pack_ul_tti_request SFN/Slot:375.18
avril 09 13:40:01 [0m1712662801.060815 [PHY]   pack_ul_tti_request SFN/Slot:375.19
avril 09 13:40:01 [0m1712662801.068568 [NR_MAC]   (375/17)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.071040 [NR_MAC]     376. 7 Scheduling pucch reception in  376. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.071051 [PHY]   pack_ul_tti_request SFN/Slot:376.7
avril 09 13:40:01 [0m1712662801.071054 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.073037 [NR_MAC]     376. 8 Scheduling pucch reception in  376. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:01 [0m1712662801.073046 [PHY]   pack_ul_tti_request SFN/Slot:376.8
avril 09 13:40:01 [0m1712662801.073048 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:01 [0m1712662801.082247 [NR_MAC]   (376/7)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.084693 [NR_MAC]     376.17 Scheduling pucch reception in  376.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.084699 [PHY]   pack_ul_tti_request SFN/Slot:376.17
avril 09 13:40:01 [0m1712662801.084700 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.085868 [PHY]   pack_ul_tti_request SFN/Slot:376.18
avril 09 13:40:01 [0m1712662801.087018 [PHY]   pack_ul_tti_request SFN/Slot:376.19
avril 09 13:40:01 [0m1712662801.094875 [NR_MAC]   (376/17)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.097111 [NR_MAC]     377. 7 Scheduling pucch reception in  377. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.097121 [PHY]   pack_ul_tti_request SFN/Slot:377.7
avril 09 13:40:01 [0m1712662801.097124 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.107975 [NR_MAC]   (377/7)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.110457 [NR_MAC]     377.17 Scheduling pucch reception in  377.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.110464 [PHY]   pack_ul_tti_request SFN/Slot:377.17
avril 09 13:40:01 [0m1712662801.110467 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.111683 [PHY]   pack_ul_tti_request SFN/Slot:377.18
avril 09 13:40:01 [0m1712662801.112891 [PHY]   pack_ul_tti_request SFN/Slot:377.19
avril 09 13:40:01 [0m1712662801.121003 [NR_MAC]   (377/17)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.123364 [NR_MAC]     378. 7 Scheduling pucch reception in  378. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.123373 [PHY]   pack_ul_tti_request SFN/Slot:378.7
avril 09 13:40:01 [0m1712662801.123375 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.134354 [NR_MAC]   (378/7)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.136782 [NR_MAC]     378.17 Scheduling pucch reception in  378.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.136793 [PHY]   pack_ul_tti_request SFN/Slot:378.17
avril 09 13:40:01 [0m1712662801.136795 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.138005 [PHY]   pack_ul_tti_request SFN/Slot:378.18
avril 09 13:40:01 [0m1712662801.139366 [PHY]   pack_ul_tti_request SFN/Slot:378.19
avril 09 13:40:01 [0m1712662801.140682 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 379/0 
avril 09 13:40:01 [0m1712662801.147351 [NR_MAC]   (378/17)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.149753 [NR_MAC]   pucch_acknack  379. 7 Scheduling pucch reception in  379. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.149760 [PHY]   pack_ul_tti_request SFN/Slot:379.7
avril 09 13:40:01 [0m1712662801.149763 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.161167 [NR_MAC]   (379/7)uci_01->pduBitmap:3
avril 09 13:40:01 [0m1712662801.163602 [NR_MAC]     379.17 Scheduling pucch reception in  379.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.163613 [PHY]   pack_ul_tti_request SFN/Slot:379.17
avril 09 13:40:01 [0m1712662801.163616 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.164631 [PHY]   pack_ul_tti_request SFN/Slot:379.18
avril 09 13:40:01 [0m1712662801.165776 [PHY]   pack_ul_tti_request SFN/Slot:379.19
avril 09 13:40:01 [0m1712662801.173438 [NR_MAC]   (379/17)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.175942 [NR_MAC]     380. 7 Scheduling pucch reception in  380. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.175952 [PHY]   pack_ul_tti_request SFN/Slot:380.7
avril 09 13:40:01 [0m1712662801.175955 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.186762 [NR_MAC]   (380/7)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.189048 [NR_MAC]     380.17 Scheduling pucch reception in  380.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.189058 [PHY]   pack_ul_tti_request SFN/Slot:380.17
avril 09 13:40:01 [0m1712662801.189061 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.190226 [PHY]   pack_ul_tti_request SFN/Slot:380.18
avril 09 13:40:01 [0m1712662801.191597 [PHY]   pack_ul_tti_request SFN/Slot:380.19
avril 09 13:40:01 [0m1712662801.199433 [NR_MAC]   (380/17)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.201776 [NR_MAC]     381. 7 Scheduling pucch reception in  381. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.201789 [PHY]   pack_ul_tti_request SFN/Slot:381.7
avril 09 13:40:01 [0m1712662801.201792 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.212793 [NR_MAC]   (381/7)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.215152 [NR_MAC]     381.17 Scheduling pucch reception in  381.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.215163 [PHY]   pack_ul_tti_request SFN/Slot:381.17
avril 09 13:40:01 [0m1712662801.215166 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.216322 [PHY]   pack_ul_tti_request SFN/Slot:381.18
avril 09 13:40:01 [0m1712662801.217592 [PHY]   pack_ul_tti_request SFN/Slot:381.19
avril 09 13:40:01 [0m1712662801.225132 [NR_MAC]   (381/17)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.227647 [NR_MAC]     382. 7 Scheduling pucch reception in  382. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.227691 [PHY]   pack_ul_tti_request SFN/Slot:382.7
avril 09 13:40:01 [0m1712662801.227709 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.239078 [NR_MAC]   (382/7)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.241354 [NR_MAC]     382.17 Scheduling pucch reception in  382.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.241402 [PHY]   pack_ul_tti_request SFN/Slot:382.17
avril 09 13:40:01 [0m1712662801.241405 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.242585 [PHY]   pack_ul_tti_request SFN/Slot:382.18
avril 09 13:40:01 [0m1712662801.243775 [PHY]   pack_ul_tti_request SFN/Slot:382.19
avril 09 13:40:01 [0m1712662801.251461 [NR_MAC]   (382/17)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.253716 [NR_MAC]     383. 7 Scheduling pucch reception in  383. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.253725 [PHY]   pack_ul_tti_request SFN/Slot:383.7
avril 09 13:40:01 [0m1712662801.253736 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.265036 [NR_MAC]   (383/7)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.267354 [NR_MAC]     383.17 Scheduling pucch reception in  383.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.267367 [PHY]   pack_ul_tti_request SFN/Slot:383.17
avril 09 13:40:01 [0m1712662801.267371 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.268503 [PHY]   pack_ul_tti_request SFN/Slot:383.18
avril 09 13:40:01 [0m1712662801.269748 [PHY]   pack_ul_tti_request SFN/Slot:383.19
avril 09 13:40:01 [0m1712662801.270988 [NR_MAC]   Frame.Slot 384.0
avril 09 13:40:01 UE RNTI fabe CU-UE-ID 1 in-sync PH 0 dB PCMAX 0 dBm, average RSRP -44 (16 meas)
avril 09 13:40:01 UE fabe: dlsch_rounds 40/1/0/0, dlsch_errors 0, pucch0_DTX 0, BLER 0.02348 MCS (0) 9
avril 09 13:40:01 UE fabe: ulsch_rounds 599/0/0/0, ulsch_errors 0, ulsch_DTX 0, BLER 0.01351 MCS (0) 9
avril 09 13:40:01 UE fabe: MAC:    TX           5100 RX          50024 bytes
avril 09 13:40:01 UE fabe: LCID 1: TX            966 RX            282 bytes
avril 09 13:40:01 UE fabe: LCID 2: TX              0 RX              0 bytes
avril 09 13:40:01 UE fabe: LCID 4: TX            282 RX            338 bytes
avril 09 13:40:01 
avril 09 13:40:01 [0m1712662801.277780 [NR_MAC]   (383/17)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.280081 [NR_MAC]     384. 7 Scheduling pucch reception in  384. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.280089 [PHY]   pack_ul_tti_request SFN/Slot:384.7
avril 09 13:40:01 [0m1712662801.280092 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.282184 [NR_MAC]     384. 8 Scheduling pucch reception in  384. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:01 [0m1712662801.282189 [PHY]   pack_ul_tti_request SFN/Slot:384.8
avril 09 13:40:01 [0m1712662801.282191 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:01 [0m1712662801.291149 [NR_MAC]   (384/7)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.293578 [NR_MAC]     384.17 Scheduling pucch reception in  384.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.293585 [PHY]   pack_ul_tti_request SFN/Slot:384.17
avril 09 13:40:01 [0m1712662801.293586 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.294787 [PHY]   pack_ul_tti_request SFN/Slot:384.18
avril 09 13:40:01 [0m1712662801.295928 [PHY]   pack_ul_tti_request SFN/Slot:384.19
avril 09 13:40:01 [0m1712662801.303870 [NR_MAC]   (384/17)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.305099 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 385/6 
avril 09 13:40:01 [0m1712662801.306154 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 385/7 
avril 09 13:40:01 [0m1712662801.306161 [NR_MAC]     385. 7 Scheduling pucch reception in  385. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.306175 [PHY]   pack_ul_tti_request SFN/Slot:385.7
avril 09 13:40:01 [0m1712662801.306178 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.317919 [NR_MAC]   (385/7)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.320327 [NR_MAC]   pucch_acknack  385.17 Scheduling pucch reception in  385.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.320338 [PHY]   pack_ul_tti_request SFN/Slot:385.17
avril 09 13:40:01 [0m1712662801.320341 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.321562 [PHY]   pack_ul_tti_request SFN/Slot:385.18
avril 09 13:40:01 [0m1712662801.322840 [PHY]   pack_ul_tti_request SFN/Slot:385.19
avril 09 13:40:01 [0m1712662801.330873 [NR_MAC]   (385/17)uci_01->pduBitmap:3
avril 09 13:40:01 [0m1712662801.333174 [NR_MAC]     386. 7 Scheduling pucch reception in  386. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.333182 [PHY]   pack_ul_tti_request SFN/Slot:386.7
avril 09 13:40:01 [0m1712662801.333185 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.344530 [NR_MAC]   (386/7)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.346897 [NR_MAC]     386.17 Scheduling pucch reception in  386.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.346903 [PHY]   pack_ul_tti_request SFN/Slot:386.17
avril 09 13:40:01 [0m1712662801.346906 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.348016 [PHY]   pack_ul_tti_request SFN/Slot:386.18
avril 09 13:40:01 [0m1712662801.349167 [PHY]   pack_ul_tti_request SFN/Slot:386.19
avril 09 13:40:01 [0m1712662801.357051 [NR_MAC]   (386/17)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.359637 [NR_MAC]     387. 7 Scheduling pucch reception in  387. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.359682 [PHY]   pack_ul_tti_request SFN/Slot:387.7
avril 09 13:40:01 [0m1712662801.359696 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.370993 [NR_MAC]   (387/7)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.373261 [NR_MAC]     387.17 Scheduling pucch reception in  387.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.373270 [PHY]   pack_ul_tti_request SFN/Slot:387.17
avril 09 13:40:01 [0m1712662801.373273 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.374569 [PHY]   pack_ul_tti_request SFN/Slot:387.18
avril 09 13:40:01 [0m1712662801.375836 [PHY]   pack_ul_tti_request SFN/Slot:387.19
avril 09 13:40:01 [0m1712662801.383250 [NR_MAC]   (387/17)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.385876 [NR_MAC]     388. 7 Scheduling pucch reception in  388. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.385886 [PHY]   pack_ul_tti_request SFN/Slot:388.7
avril 09 13:40:01 [0m1712662801.385889 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.397126 [NR_MAC]   (388/7)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.399642 [NR_MAC]     388.17 Scheduling pucch reception in  388.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.399683 [PHY]   pack_ul_tti_request SFN/Slot:388.17
avril 09 13:40:01 [0m1712662801.399700 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.400981 [PHY]   pack_ul_tti_request SFN/Slot:388.18
avril 09 13:40:01 [0m1712662801.402065 [PHY]   pack_ul_tti_request SFN/Slot:388.19
avril 09 13:40:01 [0m1712662801.403284 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 389/0 
avril 09 13:40:01 [0m1712662801.409935 [NR_MAC]   (388/17)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.412413 [NR_MAC]   pucch_acknack  389. 7 Scheduling pucch reception in  389. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.412430 [PHY]   pack_ul_tti_request SFN/Slot:389.7
avril 09 13:40:01 [0m1712662801.412434 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.423690 [NR_MAC]   (389/7)uci_01->pduBitmap:3
avril 09 13:40:01 [0m1712662801.426298 [NR_MAC]     389.17 Scheduling pucch reception in  389.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.426312 [PHY]   pack_ul_tti_request SFN/Slot:389.17
avril 09 13:40:01 [0m1712662801.426315 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.427362 [PHY]   pack_ul_tti_request SFN/Slot:389.18
avril 09 13:40:01 [0m1712662801.428862 [PHY]   pack_ul_tti_request SFN/Slot:389.19
avril 09 13:40:01 [0m1712662801.436855 [NR_MAC]   (389/17)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.439233 [NR_MAC]     390. 7 Scheduling pucch reception in  390. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.439240 [PHY]   pack_ul_tti_request SFN/Slot:390.7
avril 09 13:40:01 [0m1712662801.439242 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.450503 [NR_MAC]   (390/7)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.452896 [NR_MAC]     390.17 Scheduling pucch reception in  390.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.452900 [PHY]   pack_ul_tti_request SFN/Slot:390.17
avril 09 13:40:01 [0m1712662801.452902 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.454043 [PHY]   pack_ul_tti_request SFN/Slot:390.18
avril 09 13:40:01 [0m1712662801.455371 [PHY]   pack_ul_tti_request SFN/Slot:390.19
avril 09 13:40:01 [0m1712662801.463197 [NR_MAC]   (390/17)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.465852 [NR_MAC]     391. 7 Scheduling pucch reception in  391. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.465857 [PHY]   pack_ul_tti_request SFN/Slot:391.7
avril 09 13:40:01 [0m1712662801.465859 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.477167 [NR_MAC]   (391/7)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.479802 [NR_MAC]     391.17 Scheduling pucch reception in  391.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.479807 [PHY]   pack_ul_tti_request SFN/Slot:391.17
avril 09 13:40:01 [0m1712662801.479808 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.480912 [PHY]   pack_ul_tti_request SFN/Slot:391.18
avril 09 13:40:01 [0m1712662801.482084 [PHY]   pack_ul_tti_request SFN/Slot:391.19
avril 09 13:40:01 [0m1712662801.490133 [NR_MAC]   (391/17)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.492721 [NR_MAC]     392. 7 Scheduling pucch reception in  392. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.492764 [PHY]   pack_ul_tti_request SFN/Slot:392.7
avril 09 13:40:01 [0m1712662801.492775 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.494803 [NR_MAC]     392. 8 Scheduling pucch reception in  392. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:01 [0m1712662801.494806 [PHY]   pack_ul_tti_request SFN/Slot:392.8
avril 09 13:40:01 [0m1712662801.494807 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:01 [0m1712662801.503936 [NR_MAC]   (392/7)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.506655 [NR_MAC]     392.17 Scheduling pucch reception in  392.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.506758 [PHY]   pack_ul_tti_request SFN/Slot:392.17
avril 09 13:40:01 [0m1712662801.506761 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.507898 [PHY]   pack_ul_tti_request SFN/Slot:392.18
avril 09 13:40:01 [0m1712662801.509041 [PHY]   pack_ul_tti_request SFN/Slot:392.19
avril 09 13:40:01 [0m1712662801.516762 [NR_MAC]   (392/17)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.519085 [NR_MAC]     393. 7 Scheduling pucch reception in  393. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.519094 [PHY]   pack_ul_tti_request SFN/Slot:393.7
avril 09 13:40:01 [0m1712662801.519098 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.530394 [NR_MAC]   (393/7)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.532847 [NR_MAC]     393.17 Scheduling pucch reception in  393.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.532855 [PHY]   pack_ul_tti_request SFN/Slot:393.17
avril 09 13:40:01 [0m1712662801.532859 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.534020 [PHY]   pack_ul_tti_request SFN/Slot:393.18
avril 09 13:40:01 [0m1712662801.535131 [PHY]   pack_ul_tti_request SFN/Slot:393.19
avril 09 13:40:01 [0m1712662801.542618 [NR_MAC]   (393/17)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.545035 [NR_MAC]     394. 7 Scheduling pucch reception in  394. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.545047 [PHY]   pack_ul_tti_request SFN/Slot:394.7
avril 09 13:40:01 [0m1712662801.545050 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.556106 [NR_MAC]   (394/7)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.558712 [NR_MAC]     394.17 Scheduling pucch reception in  394.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.558730 [PHY]   pack_ul_tti_request SFN/Slot:394.17
avril 09 13:40:01 [0m1712662801.558732 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.559936 [PHY]   pack_ul_tti_request SFN/Slot:394.18
avril 09 13:40:01 [0m1712662801.561116 [PHY]   pack_ul_tti_request SFN/Slot:394.19
avril 09 13:40:01 [0m1712662801.569109 [NR_MAC]   (394/17)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.571897 [NR_MAC]     395. 7 Scheduling pucch reception in  395. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.571904 [PHY]   pack_ul_tti_request SFN/Slot:395.7
avril 09 13:40:01 [0m1712662801.571907 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.583447 [NR_MAC]   (395/7)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.585714 [NR_MAC]     395.17 Scheduling pucch reception in  395.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.585721 [PHY]   pack_ul_tti_request SFN/Slot:395.17
avril 09 13:40:01 [0m1712662801.585724 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.586915 [PHY]   pack_ul_tti_request SFN/Slot:395.18
avril 09 13:40:01 [0m1712662801.588109 [PHY]   pack_ul_tti_request SFN/Slot:395.19
avril 09 13:40:01 [0m1712662801.596032 [NR_MAC]   (395/17)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.598633 [NR_MAC]     396. 7 Scheduling pucch reception in  396. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.598643 [PHY]   pack_ul_tti_request SFN/Slot:396.7
avril 09 13:40:01 [0m1712662801.598645 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.609858 [NR_MAC]   (396/7)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.612285 [NR_MAC]     396.17 Scheduling pucch reception in  396.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.612298 [PHY]   pack_ul_tti_request SFN/Slot:396.17
avril 09 13:40:01 [0m1712662801.612301 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.613528 [PHY]   pack_ul_tti_request SFN/Slot:396.18
avril 09 13:40:01 [0m1712662801.614761 [PHY]   pack_ul_tti_request SFN/Slot:396.19
avril 09 13:40:01 [0m1712662801.623002 [NR_MAC]   (396/17)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.625320 [NR_MAC]     397. 7 Scheduling pucch reception in  397. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.625327 [PHY]   pack_ul_tti_request SFN/Slot:397.7
avril 09 13:40:01 [0m1712662801.625329 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.636268 [NR_MAC]   (397/7)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.638855 [NR_MAC]     397.17 Scheduling pucch reception in  397.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.638864 [PHY]   pack_ul_tti_request SFN/Slot:397.17
avril 09 13:40:01 [0m1712662801.638866 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.639904 [PHY]   pack_ul_tti_request SFN/Slot:397.18
avril 09 13:40:01 [0m1712662801.641121 [PHY]   pack_ul_tti_request SFN/Slot:397.19
avril 09 13:40:01 [0m1712662801.648887 [NR_MAC]   (397/17)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.651411 [NR_MAC]     398. 7 Scheduling pucch reception in  398. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.651420 [PHY]   pack_ul_tti_request SFN/Slot:398.7
avril 09 13:40:01 [0m1712662801.651423 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.663136 [NR_MAC]   (398/7)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.665886 [NR_MAC]     398.17 Scheduling pucch reception in  398.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.665896 [PHY]   pack_ul_tti_request SFN/Slot:398.17
avril 09 13:40:01 [0m1712662801.665899 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.666974 [PHY]   pack_ul_tti_request SFN/Slot:398.18
avril 09 13:40:01 [0m1712662801.668158 [PHY]   pack_ul_tti_request SFN/Slot:398.19
avril 09 13:40:01 [0m1712662801.669479 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 399/0 
avril 09 13:40:01 [0m1712662801.675991 [NR_MAC]   (398/17)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.678642 [NR_MAC]   pucch_acknack  399. 7 Scheduling pucch reception in  399. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.678681 [PHY]   pack_ul_tti_request SFN/Slot:399.7
avril 09 13:40:01 [0m1712662801.678704 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.690172 [NR_MAC]   (399/7)uci_01->pduBitmap:3
avril 09 13:40:01 [0m1712662801.692903 [NR_MAC]     399.17 Scheduling pucch reception in  399.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.692913 [PHY]   pack_ul_tti_request SFN/Slot:399.17
avril 09 13:40:01 [0m1712662801.692915 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.693987 [PHY]   pack_ul_tti_request SFN/Slot:399.18
avril 09 13:40:01 [0m1712662801.695219 [PHY]   pack_ul_tti_request SFN/Slot:399.19
avril 09 13:40:01 [0m1712662801.703185 [NR_MAC]   (399/17)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.705940 [NR_MAC]     400. 7 Scheduling pucch reception in  400. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.705948 [PHY]   pack_ul_tti_request SFN/Slot:400.7
avril 09 13:40:01 [0m1712662801.705951 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.708058 [NR_MAC]     400. 8 Scheduling pucch reception in  400. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:01 [0m1712662801.708064 [PHY]   pack_ul_tti_request SFN/Slot:400.8
avril 09 13:40:01 [0m1712662801.708065 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:01 [0m1712662801.717149 [NR_MAC]   (400/7)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.719825 [NR_MAC]     400.17 Scheduling pucch reception in  400.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.719832 [PHY]   pack_ul_tti_request SFN/Slot:400.17
avril 09 13:40:01 [0m1712662801.719834 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.720955 [PHY]   pack_ul_tti_request SFN/Slot:400.18
avril 09 13:40:01 [0m1712662801.722125 [PHY]   pack_ul_tti_request SFN/Slot:400.19
avril 09 13:40:01 [0m1712662801.729964 [NR_MAC]   (400/17)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.732518 [NR_MAC]     401. 7 Scheduling pucch reception in  401. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.732531 [PHY]   pack_ul_tti_request SFN/Slot:401.7
avril 09 13:40:01 [0m1712662801.732534 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.744010 [NR_MAC]   (401/7)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.746670 [NR_MAC]     401.17 Scheduling pucch reception in  401.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.746716 [PHY]   pack_ul_tti_request SFN/Slot:401.17
avril 09 13:40:01 [0m1712662801.746740 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.747895 [PHY]   pack_ul_tti_request SFN/Slot:401.18
avril 09 13:40:01 [0m1712662801.749147 [PHY]   pack_ul_tti_request SFN/Slot:401.19
avril 09 13:40:01 [0m1712662801.756991 [NR_MAC]   (401/17)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.759703 [NR_MAC]     402. 7 Scheduling pucch reception in  402. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.759709 [PHY]   pack_ul_tti_request SFN/Slot:402.7
avril 09 13:40:01 [0m1712662801.759711 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.770877 [NR_MAC]   (402/7)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.773555 [NR_MAC]     402.17 Scheduling pucch reception in  402.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.773568 [PHY]   pack_ul_tti_request SFN/Slot:402.17
avril 09 13:40:01 [0m1712662801.773571 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.774635 [PHY]   pack_ul_tti_request SFN/Slot:402.18
avril 09 13:40:01 [0m1712662801.775922 [PHY]   pack_ul_tti_request SFN/Slot:402.19
avril 09 13:40:01 [0m1712662801.783924 [NR_MAC]   (402/17)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.786485 [NR_MAC]     403. 7 Scheduling pucch reception in  403. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.786497 [PHY]   pack_ul_tti_request SFN/Slot:403.7
avril 09 13:40:01 [0m1712662801.786500 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.797623 [NR_MAC]   (403/7)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.800009 [NR_MAC]     403.17 Scheduling pucch reception in  403.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.800015 [PHY]   pack_ul_tti_request SFN/Slot:403.17
avril 09 13:40:01 [0m1712662801.800016 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.801193 [PHY]   pack_ul_tti_request SFN/Slot:403.18
avril 09 13:40:01 [0m1712662801.802438 [PHY]   pack_ul_tti_request SFN/Slot:403.19
avril 09 13:40:01 [0m1712662801.810516 [NR_MAC]   (403/17)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.812955 [NR_MAC]     404. 7 Scheduling pucch reception in  404. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.812961 [PHY]   pack_ul_tti_request SFN/Slot:404.7
avril 09 13:40:01 [0m1712662801.812963 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.823934 [NR_MAC]   (404/7)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.826893 [NR_MAC]     404.17 Scheduling pucch reception in  404.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.826899 [PHY]   pack_ul_tti_request SFN/Slot:404.17
avril 09 13:40:01 [0m1712662801.826901 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.827630 [PHY]   pack_ul_tti_request SFN/Slot:404.18
avril 09 13:40:01 [0m1712662801.828856 [PHY]   pack_ul_tti_request SFN/Slot:404.19
avril 09 13:40:01 [0m1712662801.836546 [NR_MAC]   (404/17)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.839016 [NR_MAC]     405. 7 Scheduling pucch reception in  405. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.839024 [PHY]   pack_ul_tti_request SFN/Slot:405.7
avril 09 13:40:01 [0m1712662801.839027 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.849905 [NR_MAC]   (405/7)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.852306 [NR_MAC]     405.17 Scheduling pucch reception in  405.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.852316 [PHY]   pack_ul_tti_request SFN/Slot:405.17
avril 09 13:40:01 [0m1712662801.852318 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.853551 [PHY]   pack_ul_tti_request SFN/Slot:405.18
avril 09 13:40:01 [0m1712662801.854672 [PHY]   pack_ul_tti_request SFN/Slot:405.19
avril 09 13:40:01 [0m1712662801.862828 [NR_MAC]   (405/17)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.865404 [NR_MAC]     406. 7 Scheduling pucch reception in  406. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.865415 [PHY]   pack_ul_tti_request SFN/Slot:406.7
avril 09 13:40:01 [0m1712662801.865417 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.876400 [NR_MAC]   (406/7)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.878984 [NR_MAC]     406.17 Scheduling pucch reception in  406.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.878998 [PHY]   pack_ul_tti_request SFN/Slot:406.17
avril 09 13:40:01 [0m1712662801.879001 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.880039 [PHY]   pack_ul_tti_request SFN/Slot:406.18
avril 09 13:40:01 [0m1712662801.881208 [PHY]   pack_ul_tti_request SFN/Slot:406.19
avril 09 13:40:01 [0m1712662801.890359 [NR_MAC]   (406/17)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.892055 [NR_MAC]     407. 7 Scheduling pucch reception in  407. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.892066 [PHY]   pack_ul_tti_request SFN/Slot:407.7
avril 09 13:40:01 [0m1712662801.892069 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.903021 [NR_MAC]   (407/7)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.905466 [NR_MAC]     407.17 Scheduling pucch reception in  407.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.905476 [PHY]   pack_ul_tti_request SFN/Slot:407.17
avril 09 13:40:01 [0m1712662801.905479 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.906532 [PHY]   pack_ul_tti_request SFN/Slot:407.18
avril 09 13:40:01 [0m1712662801.907678 [PHY]   pack_ul_tti_request SFN/Slot:407.19
avril 09 13:40:01 [0m1712662801.915481 [NR_MAC]   (407/17)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.917866 [NR_MAC]     408. 7 Scheduling pucch reception in  408. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.917875 [PHY]   pack_ul_tti_request SFN/Slot:408.7
avril 09 13:40:01 [0m1712662801.917878 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.919931 [NR_MAC]     408. 8 Scheduling pucch reception in  408. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:01 [0m1712662801.919942 [PHY]   pack_ul_tti_request SFN/Slot:408.8
avril 09 13:40:01 [0m1712662801.919945 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:01 [0m1712662801.929213 [NR_MAC]   (408/7)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.931722 [NR_MAC]     408.17 Scheduling pucch reception in  408.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.931728 [PHY]   pack_ul_tti_request SFN/Slot:408.17
avril 09 13:40:01 [0m1712662801.931731 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.932858 [PHY]   pack_ul_tti_request SFN/Slot:408.18
avril 09 13:40:01 [0m1712662801.934059 [PHY]   pack_ul_tti_request SFN/Slot:408.19
avril 09 13:40:01 [0m1712662801.935146 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 409/0 
avril 09 13:40:01 [0m1712662801.941795 [NR_MAC]   (408/17)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.943969 [NR_MAC]   pucch_acknack  409. 7 Scheduling pucch reception in  409. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.943975 [PHY]   pack_ul_tti_request SFN/Slot:409.7
avril 09 13:40:01 [0m1712662801.943977 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.955384 [NR_MAC]   (409/7)uci_01->pduBitmap:3
avril 09 13:40:01 [0m1712662801.957761 [NR_MAC]     409.17 Scheduling pucch reception in  409.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.957773 [PHY]   pack_ul_tti_request SFN/Slot:409.17
avril 09 13:40:01 [0m1712662801.957777 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.958918 [PHY]   pack_ul_tti_request SFN/Slot:409.18
avril 09 13:40:01 [0m1712662801.960047 [PHY]   pack_ul_tti_request SFN/Slot:409.19
avril 09 13:40:01 [0m1712662801.968037 [NR_MAC]   (409/17)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.970866 [NR_MAC]     410. 7 Scheduling pucch reception in  410. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.970876 [PHY]   pack_ul_tti_request SFN/Slot:410.7
avril 09 13:40:01 [0m1712662801.970880 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.981727 [NR_MAC]   (410/7)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.984080 [NR_MAC]     410.17 Scheduling pucch reception in  410.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.984086 [PHY]   pack_ul_tti_request SFN/Slot:410.17
avril 09 13:40:01 [0m1712662801.984088 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:01 [0m1712662801.985224 [PHY]   pack_ul_tti_request SFN/Slot:410.18
avril 09 13:40:01 [0m1712662801.986372 [PHY]   pack_ul_tti_request SFN/Slot:410.19
avril 09 13:40:01 [0m1712662801.994111 [NR_MAC]   (410/17)uci_01->pduBitmap:1
avril 09 13:40:01 [0m1712662801.996615 [NR_MAC]     411. 7 Scheduling pucch reception in  411. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:01 [0m1712662801.996632 [PHY]   pack_ul_tti_request SFN/Slot:411.7
avril 09 13:40:01 [0m1712662801.996634 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.007364 [NR_MAC]   (411/7)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.009832 [NR_MAC]     411.17 Scheduling pucch reception in  411.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.009840 [PHY]   pack_ul_tti_request SFN/Slot:411.17
avril 09 13:40:02 [0m1712662802.009843 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.010908 [PHY]   pack_ul_tti_request SFN/Slot:411.18
avril 09 13:40:02 [0m1712662802.012102 [PHY]   pack_ul_tti_request SFN/Slot:411.19
avril 09 13:40:02 [0m1712662802.019925 [NR_MAC]   (411/17)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.022330 [NR_MAC]     412. 7 Scheduling pucch reception in  412. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.022360 [PHY]   pack_ul_tti_request SFN/Slot:412.7
avril 09 13:40:02 [0m1712662802.022363 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.033072 [NR_MAC]   (412/7)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.035634 [NR_MAC]     412.17 Scheduling pucch reception in  412.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.035644 [PHY]   pack_ul_tti_request SFN/Slot:412.17
avril 09 13:40:02 [0m1712662802.035648 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.036585 [PHY]   pack_ul_tti_request SFN/Slot:412.18
avril 09 13:40:02 [0m1712662802.037684 [PHY]   pack_ul_tti_request SFN/Slot:412.19
avril 09 13:40:02 [0m1712662802.045405 [NR_MAC]   (412/17)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.047851 [NR_MAC]     413. 7 Scheduling pucch reception in  413. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.047864 [PHY]   pack_ul_tti_request SFN/Slot:413.7
avril 09 13:40:02 [0m1712662802.047868 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.059725 [NR_MAC]   (413/7)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.061904 [NR_MAC]     413.17 Scheduling pucch reception in  413.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.061914 [PHY]   pack_ul_tti_request SFN/Slot:413.17
avril 09 13:40:02 [0m1712662802.061918 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.063053 [PHY]   pack_ul_tti_request SFN/Slot:413.18
avril 09 13:40:02 [0m1712662802.064434 [PHY]   pack_ul_tti_request SFN/Slot:413.19
avril 09 13:40:02 [0m1712662802.072480 [NR_MAC]   (413/17)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.075045 [NR_MAC]     414. 7 Scheduling pucch reception in  414. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.075060 [PHY]   pack_ul_tti_request SFN/Slot:414.7
avril 09 13:40:02 [0m1712662802.075064 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.086084 [NR_MAC]   (414/7)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.088627 [NR_MAC]     414.17 Scheduling pucch reception in  414.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.088633 [PHY]   pack_ul_tti_request SFN/Slot:414.17
avril 09 13:40:02 [0m1712662802.088635 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.090088 [PHY]   pack_ul_tti_request SFN/Slot:414.18
avril 09 13:40:02 [0m1712662802.091041 [PHY]   pack_ul_tti_request SFN/Slot:414.19
avril 09 13:40:02 [0m1712662802.098959 [NR_MAC]   (414/17)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.101348 [NR_MAC]     415. 7 Scheduling pucch reception in  415. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.101355 [PHY]   pack_ul_tti_request SFN/Slot:415.7
avril 09 13:40:02 [0m1712662802.101358 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.112725 [NR_MAC]   (415/7)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.115069 [NR_MAC]     415.17 Scheduling pucch reception in  415.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.115075 [PHY]   pack_ul_tti_request SFN/Slot:415.17
avril 09 13:40:02 [0m1712662802.115079 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.116334 [PHY]   pack_ul_tti_request SFN/Slot:415.18
avril 09 13:40:02 [0m1712662802.117576 [PHY]   pack_ul_tti_request SFN/Slot:415.19
avril 09 13:40:02 [0m1712662802.125465 [NR_MAC]   (415/17)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.127942 [NR_MAC]     416. 7 Scheduling pucch reception in  416. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.127948 [PHY]   pack_ul_tti_request SFN/Slot:416.7
avril 09 13:40:02 [0m1712662802.127952 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.130222 [NR_MAC]     416. 8 Scheduling pucch reception in  416. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:02 [0m1712662802.130228 [PHY]   pack_ul_tti_request SFN/Slot:416.8
avril 09 13:40:02 [0m1712662802.130230 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:02 [0m1712662802.139311 [NR_MAC]   (416/7)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.142012 [NR_MAC]     416.17 Scheduling pucch reception in  416.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.142027 [PHY]   pack_ul_tti_request SFN/Slot:416.17
avril 09 13:40:02 [0m1712662802.142030 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.143051 [PHY]   pack_ul_tti_request SFN/Slot:416.18
avril 09 13:40:02 [0m1712662802.144726 [PHY]   pack_ul_tti_request SFN/Slot:416.19
avril 09 13:40:02 [0m1712662802.153965 [NR_MAC]   (416/17)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.156106 [NR_MAC]     417. 7 Scheduling pucch reception in  417. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.156113 [PHY]   pack_ul_tti_request SFN/Slot:417.7
avril 09 13:40:02 [0m1712662802.156116 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.167702 [NR_MAC]   (417/7)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.170083 [NR_MAC]     417.17 Scheduling pucch reception in  417.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.170091 [PHY]   pack_ul_tti_request SFN/Slot:417.17
avril 09 13:40:02 [0m1712662802.170093 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.171679 [PHY]   pack_ul_tti_request SFN/Slot:417.18
avril 09 13:40:02 [0m1712662802.172637 [PHY]   pack_ul_tti_request SFN/Slot:417.19
avril 09 13:40:02 [0m1712662802.180697 [NR_MAC]   (417/17)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.183144 [NR_MAC]     418. 7 Scheduling pucch reception in  418. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.183154 [PHY]   pack_ul_tti_request SFN/Slot:418.7
avril 09 13:40:02 [0m1712662802.183157 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.194297 [NR_MAC]   (418/7)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.196756 [NR_MAC]     418.17 Scheduling pucch reception in  418.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.196765 [PHY]   pack_ul_tti_request SFN/Slot:418.17
avril 09 13:40:02 [0m1712662802.196768 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.197959 [PHY]   pack_ul_tti_request SFN/Slot:418.18
avril 09 13:40:02 [0m1712662802.199732 [PHY]   pack_ul_tti_request SFN/Slot:418.19
avril 09 13:40:02 [0m1712662802.201302 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 419/0 
avril 09 13:40:02 [0m1712662802.207496 [NR_MAC]   (418/17)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.209862 [NR_MAC]   pucch_acknack  419. 7 Scheduling pucch reception in  419. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.209873 [PHY]   pack_ul_tti_request SFN/Slot:419.7
avril 09 13:40:02 [0m1712662802.209876 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.221136 [NR_MAC]   (419/7)uci_01->pduBitmap:3
avril 09 13:40:02 [0m1712662802.223707 [NR_MAC]     419.17 Scheduling pucch reception in  419.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.223720 [PHY]   pack_ul_tti_request SFN/Slot:419.17
avril 09 13:40:02 [0m1712662802.223722 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.225734 [PHY]   pack_ul_tti_request SFN/Slot:419.18
avril 09 13:40:02 [0m1712662802.226862 [PHY]   pack_ul_tti_request SFN/Slot:419.19
avril 09 13:40:02 [0m1712662802.234816 [NR_MAC]   (419/17)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.237295 [NR_MAC]     420. 7 Scheduling pucch reception in  420. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.237307 [PHY]   pack_ul_tti_request SFN/Slot:420.7
avril 09 13:40:02 [0m1712662802.237311 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.248526 [NR_MAC]   (420/7)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.250940 [NR_MAC]     420.17 Scheduling pucch reception in  420.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.250949 [PHY]   pack_ul_tti_request SFN/Slot:420.17
avril 09 13:40:02 [0m1712662802.250951 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.252081 [PHY]   pack_ul_tti_request SFN/Slot:420.18
avril 09 13:40:02 [0m1712662802.253587 [PHY]   pack_ul_tti_request SFN/Slot:420.19
avril 09 13:40:02 [0m1712662802.260956 [NR_MAC]   (420/17)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.263560 [NR_MAC]     421. 7 Scheduling pucch reception in  421. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.263572 [PHY]   pack_ul_tti_request SFN/Slot:421.7
avril 09 13:40:02 [0m1712662802.263576 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.275098 [NR_MAC]   (421/7)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.277585 [NR_MAC]     421.17 Scheduling pucch reception in  421.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.277606 [PHY]   pack_ul_tti_request SFN/Slot:421.17
avril 09 13:40:02 [0m1712662802.277612 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.278888 [PHY]   pack_ul_tti_request SFN/Slot:421.18
avril 09 13:40:02 [0m1712662802.279981 [PHY]   pack_ul_tti_request SFN/Slot:421.19
avril 09 13:40:02 [0m1712662802.288192 [NR_MAC]   (421/17)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.290512 [NR_MAC]     422. 7 Scheduling pucch reception in  422. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.290529 [PHY]   pack_ul_tti_request SFN/Slot:422.7
avril 09 13:40:02 [0m1712662802.290532 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.301814 [NR_MAC]   (422/7)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.304146 [NR_MAC]     422.17 Scheduling pucch reception in  422.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.304153 [PHY]   pack_ul_tti_request SFN/Slot:422.17
avril 09 13:40:02 [0m1712662802.304156 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.305453 [PHY]   pack_ul_tti_request SFN/Slot:422.18
avril 09 13:40:02 [0m1712662802.306647 [PHY]   pack_ul_tti_request SFN/Slot:422.19
avril 09 13:40:02 [0m1712662802.314548 [NR_MAC]   (422/17)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.316506 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 423/6 
avril 09 13:40:02 [0m1712662802.317104 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 423/7 
avril 09 13:40:02 [0m1712662802.317109 [NR_MAC]     423. 7 Scheduling pucch reception in  423. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.317124 [PHY]   pack_ul_tti_request SFN/Slot:423.7
avril 09 13:40:02 [0m1712662802.317127 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.328414 [NR_MAC]   (423/7)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.330907 [NR_MAC]   pucch_acknack  423.17 Scheduling pucch reception in  423.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.330917 [PHY]   pack_ul_tti_request SFN/Slot:423.17
avril 09 13:40:02 [0m1712662802.330921 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.332050 [PHY]   pack_ul_tti_request SFN/Slot:423.18
avril 09 13:40:02 [0m1712662802.333269 [PHY]   pack_ul_tti_request SFN/Slot:423.19
avril 09 13:40:02 [0m1712662802.341475 [NR_MAC]   (423/17)uci_01->pduBitmap:3
avril 09 13:40:02 [0m1712662802.343777 [NR_MAC]     424. 7 Scheduling pucch reception in  424. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.343791 [PHY]   pack_ul_tti_request SFN/Slot:424.7
avril 09 13:40:02 [0m1712662802.343795 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.345981 [NR_MAC]     424. 8 Scheduling pucch reception in  424. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:02 [0m1712662802.345987 [PHY]   pack_ul_tti_request SFN/Slot:424.8
avril 09 13:40:02 [0m1712662802.345989 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:02 [0m1712662802.355326 [NR_MAC]   (424/7)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.357567 [NR_MAC]     424.17 Scheduling pucch reception in  424.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.357576 [PHY]   pack_ul_tti_request SFN/Slot:424.17
avril 09 13:40:02 [0m1712662802.357580 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.358842 [PHY]   pack_ul_tti_request SFN/Slot:424.18
avril 09 13:40:02 [0m1712662802.360067 [PHY]   pack_ul_tti_request SFN/Slot:424.19
avril 09 13:40:02 [0m1712662802.361573 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 425/0 
avril 09 13:40:02 [0m1712662802.367956 [NR_MAC]   (424/17)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.370598 [NR_MAC]   pucch_acknack  425. 7 Scheduling pucch reception in  425. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.370606 [PHY]   pack_ul_tti_request SFN/Slot:425.7
avril 09 13:40:02 [0m1712662802.370609 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.381941 [NR_MAC]   (425/7)uci_01->pduBitmap:3
avril 09 13:40:02 [0m1712662802.384443 [NR_MAC]     425.17 Scheduling pucch reception in  425.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.384452 [PHY]   pack_ul_tti_request SFN/Slot:425.17
avril 09 13:40:02 [0m1712662802.384454 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.385606 [PHY]   pack_ul_tti_request SFN/Slot:425.18
avril 09 13:40:02 [0m1712662802.386893 [PHY]   pack_ul_tti_request SFN/Slot:425.19
avril 09 13:40:02 [0m1712662802.394512 [NR_MAC]   (425/17)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.396957 [NR_MAC]     426. 7 Scheduling pucch reception in  426. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.396965 [PHY]   pack_ul_tti_request SFN/Slot:426.7
avril 09 13:40:02 [0m1712662802.396969 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.407922 [NR_MAC]   (426/7)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.410558 [NR_MAC]     426.17 Scheduling pucch reception in  426.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.410567 [PHY]   pack_ul_tti_request SFN/Slot:426.17
avril 09 13:40:02 [0m1712662802.410570 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.411625 [PHY]   pack_ul_tti_request SFN/Slot:426.18
avril 09 13:40:02 [0m1712662802.412820 [PHY]   pack_ul_tti_request SFN/Slot:426.19
avril 09 13:40:02 [0m1712662802.420427 [NR_MAC]   (426/17)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.422777 [NR_MAC]     427. 7 Scheduling pucch reception in  427. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.422782 [PHY]   pack_ul_tti_request SFN/Slot:427.7
avril 09 13:40:02 [0m1712662802.422784 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.433878 [NR_MAC]   (427/7)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.436029 [NR_MAC]     427.17 Scheduling pucch reception in  427.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.436033 [PHY]   pack_ul_tti_request SFN/Slot:427.17
avril 09 13:40:02 [0m1712662802.436035 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.437284 [PHY]   pack_ul_tti_request SFN/Slot:427.18
avril 09 13:40:02 [0m1712662802.438476 [PHY]   pack_ul_tti_request SFN/Slot:427.19
avril 09 13:40:02 [0m1712662802.446082 [NR_MAC]   (427/17)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.448725 [NR_MAC]     428. 7 Scheduling pucch reception in  428. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.448756 [PHY]   pack_ul_tti_request SFN/Slot:428.7
avril 09 13:40:02 [0m1712662802.448766 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.459949 [NR_MAC]   (428/7)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.462460 [NR_MAC]     428.17 Scheduling pucch reception in  428.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.462486 [PHY]   pack_ul_tti_request SFN/Slot:428.17
avril 09 13:40:02 [0m1712662802.462489 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.463759 [PHY]   pack_ul_tti_request SFN/Slot:428.18
avril 09 13:40:02 [0m1712662802.464930 [PHY]   pack_ul_tti_request SFN/Slot:428.19
avril 09 13:40:02 [0m1712662802.466090 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 429/0 
avril 09 13:40:02 [0m1712662802.472624 [NR_MAC]   (428/17)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.475001 [NR_MAC]   pucch_acknack  429. 7 Scheduling pucch reception in  429. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.475009 [PHY]   pack_ul_tti_request SFN/Slot:429.7
avril 09 13:40:02 [0m1712662802.475012 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.486204 [NR_MAC]   (429/7)uci_01->pduBitmap:3
avril 09 13:40:02 [0m1712662802.488875 [NR_MAC]     429.17 Scheduling pucch reception in  429.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.488883 [PHY]   pack_ul_tti_request SFN/Slot:429.17
avril 09 13:40:02 [0m1712662802.488885 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.489968 [PHY]   pack_ul_tti_request SFN/Slot:429.18
avril 09 13:40:02 [0m1712662802.491160 [PHY]   pack_ul_tti_request SFN/Slot:429.19
avril 09 13:40:02 [0m1712662802.499143 [NR_MAC]   (429/17)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.501898 [NR_MAC]     430. 7 Scheduling pucch reception in  430. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.501908 [PHY]   pack_ul_tti_request SFN/Slot:430.7
avril 09 13:40:02 [0m1712662802.501911 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.513276 [NR_MAC]   (430/7)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.515923 [NR_MAC]     430.17 Scheduling pucch reception in  430.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.515932 [PHY]   pack_ul_tti_request SFN/Slot:430.17
avril 09 13:40:02 [0m1712662802.515935 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.517026 [PHY]   pack_ul_tti_request SFN/Slot:430.18
avril 09 13:40:02 [0m1712662802.518138 [PHY]   pack_ul_tti_request SFN/Slot:430.19
avril 09 13:40:02 [0m1712662802.526070 [NR_MAC]   (430/17)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.528656 [NR_MAC]     431. 7 Scheduling pucch reception in  431. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.528698 [PHY]   pack_ul_tti_request SFN/Slot:431.7
avril 09 13:40:02 [0m1712662802.528713 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.539627 [NR_MAC]   (431/7)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.541971 [NR_MAC]     431.17 Scheduling pucch reception in  431.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.541978 [PHY]   pack_ul_tti_request SFN/Slot:431.17
avril 09 13:40:02 [0m1712662802.541984 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.543078 [PHY]   pack_ul_tti_request SFN/Slot:431.18
avril 09 13:40:02 [0m1712662802.544237 [PHY]   pack_ul_tti_request SFN/Slot:431.19
avril 09 13:40:02 [0m1712662802.552154 [NR_MAC]   (431/17)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.554712 [NR_MAC]     432. 7 Scheduling pucch reception in  432. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.554720 [PHY]   pack_ul_tti_request SFN/Slot:432.7
avril 09 13:40:02 [0m1712662802.554724 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.556879 [NR_MAC]     432. 8 Scheduling pucch reception in  432. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:02 [0m1712662802.556886 [PHY]   pack_ul_tti_request SFN/Slot:432.8
avril 09 13:40:02 [0m1712662802.556887 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:02 [0m1712662802.566065 [NR_MAC]   (432/7)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.568195 [NR_MAC]     432.17 Scheduling pucch reception in  432.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.568208 [PHY]   pack_ul_tti_request SFN/Slot:432.17
avril 09 13:40:02 [0m1712662802.568210 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.569497 [PHY]   pack_ul_tti_request SFN/Slot:432.18
avril 09 13:40:02 [0m1712662802.570751 [PHY]   pack_ul_tti_request SFN/Slot:432.19
avril 09 13:40:02 [0m1712662802.578662 [NR_MAC]   (432/17)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.580945 [NR_MAC]     433. 7 Scheduling pucch reception in  433. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.580951 [PHY]   pack_ul_tti_request SFN/Slot:433.7
avril 09 13:40:02 [0m1712662802.580953 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.592567 [NR_MAC]   (433/7)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.594990 [NR_MAC]     433.17 Scheduling pucch reception in  433.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.594996 [PHY]   pack_ul_tti_request SFN/Slot:433.17
avril 09 13:40:02 [0m1712662802.594998 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.596052 [PHY]   pack_ul_tti_request SFN/Slot:433.18
avril 09 13:40:02 [0m1712662802.597205 [PHY]   pack_ul_tti_request SFN/Slot:433.19
avril 09 13:40:02 [0m1712662802.604871 [NR_MAC]   (433/17)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.607328 [NR_MAC]     434. 7 Scheduling pucch reception in  434. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.607333 [PHY]   pack_ul_tti_request SFN/Slot:434.7
avril 09 13:40:02 [0m1712662802.607335 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.618259 [NR_MAC]   (434/7)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.620831 [NR_MAC]     434.17 Scheduling pucch reception in  434.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.620839 [PHY]   pack_ul_tti_request SFN/Slot:434.17
avril 09 13:40:02 [0m1712662802.620845 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.621930 [PHY]   pack_ul_tti_request SFN/Slot:434.18
avril 09 13:40:02 [0m1712662802.623065 [PHY]   pack_ul_tti_request SFN/Slot:434.19
avril 09 13:40:02 [0m1712662802.630746 [NR_MAC]   (434/17)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.632964 [NR_MAC]     435. 7 Scheduling pucch reception in  435. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.632971 [PHY]   pack_ul_tti_request SFN/Slot:435.7
avril 09 13:40:02 [0m1712662802.632974 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.644140 [NR_MAC]   (435/7)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.646566 [NR_MAC]     435.17 Scheduling pucch reception in  435.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.646610 [PHY]   pack_ul_tti_request SFN/Slot:435.17
avril 09 13:40:02 [0m1712662802.646624 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.647803 [PHY]   pack_ul_tti_request SFN/Slot:435.18
avril 09 13:40:02 [0m1712662802.648923 [PHY]   pack_ul_tti_request SFN/Slot:435.19
avril 09 13:40:02 [0m1712662802.656829 [NR_MAC]   (435/17)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.659101 [NR_MAC]     436. 7 Scheduling pucch reception in  436. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.659108 [PHY]   pack_ul_tti_request SFN/Slot:436.7
avril 09 13:40:02 [0m1712662802.659111 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.670337 [NR_MAC]   (436/7)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.672666 [NR_MAC]     436.17 Scheduling pucch reception in  436.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.672674 [PHY]   pack_ul_tti_request SFN/Slot:436.17
avril 09 13:40:02 [0m1712662802.672677 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.673817 [PHY]   pack_ul_tti_request SFN/Slot:436.18
avril 09 13:40:02 [0m1712662802.674929 [PHY]   pack_ul_tti_request SFN/Slot:436.19
avril 09 13:40:02 [0m1712662802.682423 [NR_MAC]   (436/17)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.684895 [NR_MAC]     437. 7 Scheduling pucch reception in  437. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.684915 [PHY]   pack_ul_tti_request SFN/Slot:437.7
avril 09 13:40:02 [0m1712662802.684918 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.695841 [NR_MAC]   (437/7)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.698054 [NR_MAC]     437.17 Scheduling pucch reception in  437.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.698061 [PHY]   pack_ul_tti_request SFN/Slot:437.17
avril 09 13:40:02 [0m1712662802.698063 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.699153 [PHY]   pack_ul_tti_request SFN/Slot:437.18
avril 09 13:40:02 [0m1712662802.700438 [PHY]   pack_ul_tti_request SFN/Slot:437.19
avril 09 13:40:02 [0m1712662802.708203 [NR_MAC]   (437/17)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.710817 [NR_MAC]     438. 7 Scheduling pucch reception in  438. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.710824 [PHY]   pack_ul_tti_request SFN/Slot:438.7
avril 09 13:40:02 [0m1712662802.710827 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.721882 [NR_MAC]   (438/7)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.724330 [NR_MAC]     438.17 Scheduling pucch reception in  438.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.724336 [PHY]   pack_ul_tti_request SFN/Slot:438.17
avril 09 13:40:02 [0m1712662802.724339 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.725565 [PHY]   pack_ul_tti_request SFN/Slot:438.18
avril 09 13:40:02 [0m1712662802.726829 [PHY]   pack_ul_tti_request SFN/Slot:438.19
avril 09 13:40:02 [0m1712662802.727942 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 439/0 
avril 09 13:40:02 [0m1712662802.734590 [NR_MAC]   (438/17)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.736918 [NR_MAC]   pucch_acknack  439. 7 Scheduling pucch reception in  439. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.736927 [PHY]   pack_ul_tti_request SFN/Slot:439.7
avril 09 13:40:02 [0m1712662802.736931 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.748406 [NR_MAC]   (439/7)uci_01->pduBitmap:3
avril 09 13:40:02 [0m1712662802.750856 [NR_MAC]     439.17 Scheduling pucch reception in  439.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.750867 [PHY]   pack_ul_tti_request SFN/Slot:439.17
avril 09 13:40:02 [0m1712662802.750869 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.751990 [PHY]   pack_ul_tti_request SFN/Slot:439.18
avril 09 13:40:02 [0m1712662802.753206 [PHY]   pack_ul_tti_request SFN/Slot:439.19
avril 09 13:40:02 [0m1712662802.761135 [NR_MAC]   (439/17)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.763716 [NR_MAC]     440. 7 Scheduling pucch reception in  440. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.763724 [PHY]   pack_ul_tti_request SFN/Slot:440.7
avril 09 13:40:02 [0m1712662802.763727 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.765992 [NR_MAC]     440. 8 Scheduling pucch reception in  440. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:02 [0m1712662802.766003 [PHY]   pack_ul_tti_request SFN/Slot:440.8
avril 09 13:40:02 [0m1712662802.766005 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:02 [0m1712662802.775324 [NR_MAC]   (440/7)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.777876 [NR_MAC]     440.17 Scheduling pucch reception in  440.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.777884 [PHY]   pack_ul_tti_request SFN/Slot:440.17
avril 09 13:40:02 [0m1712662802.777886 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.778959 [PHY]   pack_ul_tti_request SFN/Slot:440.18
avril 09 13:40:02 [0m1712662802.780148 [PHY]   pack_ul_tti_request SFN/Slot:440.19
avril 09 13:40:02 [0m1712662802.788158 [NR_MAC]   (440/17)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.790793 [NR_MAC]     441. 7 Scheduling pucch reception in  441. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.790802 [PHY]   pack_ul_tti_request SFN/Slot:441.7
avril 09 13:40:02 [0m1712662802.790804 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.801992 [NR_MAC]   (441/7)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.804474 [NR_MAC]     441.17 Scheduling pucch reception in  441.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.804483 [PHY]   pack_ul_tti_request SFN/Slot:441.17
avril 09 13:40:02 [0m1712662802.804485 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.805697 [PHY]   pack_ul_tti_request SFN/Slot:441.18
avril 09 13:40:02 [0m1712662802.806911 [PHY]   pack_ul_tti_request SFN/Slot:441.19
avril 09 13:40:02 [0m1712662802.814614 [NR_MAC]   (441/17)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.817078 [NR_MAC]     442. 7 Scheduling pucch reception in  442. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.817091 [PHY]   pack_ul_tti_request SFN/Slot:442.7
avril 09 13:40:02 [0m1712662802.817095 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.828549 [NR_MAC]   (442/7)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.830895 [NR_MAC]     442.17 Scheduling pucch reception in  442.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.830901 [PHY]   pack_ul_tti_request SFN/Slot:442.17
avril 09 13:40:02 [0m1712662802.830903 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.832008 [PHY]   pack_ul_tti_request SFN/Slot:442.18
avril 09 13:40:02 [0m1712662802.833224 [PHY]   pack_ul_tti_request SFN/Slot:442.19
avril 09 13:40:02 [0m1712662802.841136 [NR_MAC]   (442/17)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.843551 [NR_MAC]     443. 7 Scheduling pucch reception in  443. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.843559 [PHY]   pack_ul_tti_request SFN/Slot:443.7
avril 09 13:40:02 [0m1712662802.843561 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.854721 [NR_MAC]   (443/7)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.857040 [NR_MAC]     443.17 Scheduling pucch reception in  443.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.857045 [PHY]   pack_ul_tti_request SFN/Slot:443.17
avril 09 13:40:02 [0m1712662802.857047 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.858172 [PHY]   pack_ul_tti_request SFN/Slot:443.18
avril 09 13:40:02 [0m1712662802.859567 [PHY]   pack_ul_tti_request SFN/Slot:443.19
avril 09 13:40:02 [0m1712662802.867009 [NR_MAC]   (443/17)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.869497 [NR_MAC]     444. 7 Scheduling pucch reception in  444. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.869503 [PHY]   pack_ul_tti_request SFN/Slot:444.7
avril 09 13:40:02 [0m1712662802.869505 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.880318 [NR_MAC]   (444/7)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.882878 [NR_MAC]     444.17 Scheduling pucch reception in  444.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.882883 [PHY]   pack_ul_tti_request SFN/Slot:444.17
avril 09 13:40:02 [0m1712662802.882884 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.883979 [PHY]   pack_ul_tti_request SFN/Slot:444.18
avril 09 13:40:02 [0m1712662802.885276 [PHY]   pack_ul_tti_request SFN/Slot:444.19
avril 09 13:40:02 [0m1712662802.893113 [NR_MAC]   (444/17)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.895552 [NR_MAC]     445. 7 Scheduling pucch reception in  445. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.895583 [PHY]   pack_ul_tti_request SFN/Slot:445.7
avril 09 13:40:02 [0m1712662802.895597 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.906839 [NR_MAC]   (445/7)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.909097 [NR_MAC]     445.17 Scheduling pucch reception in  445.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.909116 [PHY]   pack_ul_tti_request SFN/Slot:445.17
avril 09 13:40:02 [0m1712662802.909117 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.910165 [PHY]   pack_ul_tti_request SFN/Slot:445.18
avril 09 13:40:02 [0m1712662802.911499 [PHY]   pack_ul_tti_request SFN/Slot:445.19
avril 09 13:40:02 [0m1712662802.919006 [NR_MAC]   (445/17)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.921681 [NR_MAC]     446. 7 Scheduling pucch reception in  446. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.921697 [PHY]   pack_ul_tti_request SFN/Slot:446.7
avril 09 13:40:02 [0m1712662802.921699 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.932867 [NR_MAC]   (446/7)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.935175 [NR_MAC]     446.17 Scheduling pucch reception in  446.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.935208 [PHY]   pack_ul_tti_request SFN/Slot:446.17
avril 09 13:40:02 [0m1712662802.935221 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.936429 [PHY]   pack_ul_tti_request SFN/Slot:446.18
avril 09 13:40:02 [0m1712662802.937602 [PHY]   pack_ul_tti_request SFN/Slot:446.19
avril 09 13:40:02 [0m1712662802.945210 [NR_MAC]   (446/17)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.947871 [NR_MAC]     447. 7 Scheduling pucch reception in  447. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.947877 [PHY]   pack_ul_tti_request SFN/Slot:447.7
avril 09 13:40:02 [0m1712662802.947881 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.958933 [NR_MAC]   (447/7)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.961323 [NR_MAC]     447.17 Scheduling pucch reception in  447.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.961327 [PHY]   pack_ul_tti_request SFN/Slot:447.17
avril 09 13:40:02 [0m1712662802.961329 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.962517 [PHY]   pack_ul_tti_request SFN/Slot:447.18
avril 09 13:40:02 [0m1712662802.963724 [PHY]   pack_ul_tti_request SFN/Slot:447.19
avril 09 13:40:02 [0m1712662802.971545 [NR_MAC]   (447/17)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.974051 [NR_MAC]     448. 7 Scheduling pucch reception in  448. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.974068 [PHY]   pack_ul_tti_request SFN/Slot:448.7
avril 09 13:40:02 [0m1712662802.974070 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.976024 [NR_MAC]     448. 8 Scheduling pucch reception in  448. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:02 [0m1712662802.976027 [PHY]   pack_ul_tti_request SFN/Slot:448.8
avril 09 13:40:02 [0m1712662802.976028 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:02 [0m1712662802.985254 [NR_MAC]   (448/7)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662802.987923 [NR_MAC]     448.17 Scheduling pucch reception in  448.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:02 [0m1712662802.987928 [PHY]   pack_ul_tti_request SFN/Slot:448.17
avril 09 13:40:02 [0m1712662802.987929 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:02 [0m1712662802.989012 [PHY]   pack_ul_tti_request SFN/Slot:448.18
avril 09 13:40:02 [0m1712662802.990219 [PHY]   pack_ul_tti_request SFN/Slot:448.19
avril 09 13:40:02 [0m1712662802.991560 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 449/0 
avril 09 13:40:02 [0m1712662802.998185 [NR_MAC]   (448/17)uci_01->pduBitmap:1
avril 09 13:40:02 [0m1712662803.000909 [NR_MAC]   pucch_acknack  449. 7 Scheduling pucch reception in  449. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:02 [0m1712662803.000916 [PHY]   pack_ul_tti_request SFN/Slot:449.7
avril 09 13:40:02 [0m1712662803.000918 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.011986 [NR_MAC]   (449/7)uci_01->pduBitmap:3
avril 09 13:40:03 [0m1712662803.014465 [NR_MAC]     449.17 Scheduling pucch reception in  449.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.014490 [PHY]   pack_ul_tti_request SFN/Slot:449.17
avril 09 13:40:03 [0m1712662803.014494 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.015683 [PHY]   pack_ul_tti_request SFN/Slot:449.18
avril 09 13:40:03 [0m1712662803.016985 [PHY]   pack_ul_tti_request SFN/Slot:449.19
avril 09 13:40:03 [0m1712662803.025105 [NR_MAC]   (449/17)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.027669 [NR_MAC]     450. 7 Scheduling pucch reception in  450. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.027720 [PHY]   pack_ul_tti_request SFN/Slot:450.7
avril 09 13:40:03 [0m1712662803.027724 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.039038 [NR_MAC]   (450/7)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.041381 [NR_MAC]     450.17 Scheduling pucch reception in  450.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.041386 [PHY]   pack_ul_tti_request SFN/Slot:450.17
avril 09 13:40:03 [0m1712662803.041387 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.042648 [PHY]   pack_ul_tti_request SFN/Slot:450.18
avril 09 13:40:03 [0m1712662803.043943 [PHY]   pack_ul_tti_request SFN/Slot:450.19
avril 09 13:40:03 [0m1712662803.051945 [NR_MAC]   (450/17)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.054602 [NR_MAC]     451. 7 Scheduling pucch reception in  451. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.054608 [PHY]   pack_ul_tti_request SFN/Slot:451.7
avril 09 13:40:03 [0m1712662803.054610 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.065938 [NR_MAC]   (451/7)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.068603 [NR_MAC]     451.17 Scheduling pucch reception in  451.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.068627 [PHY]   pack_ul_tti_request SFN/Slot:451.17
avril 09 13:40:03 [0m1712662803.068645 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.069777 [PHY]   pack_ul_tti_request SFN/Slot:451.18
avril 09 13:40:03 [0m1712662803.071053 [PHY]   pack_ul_tti_request SFN/Slot:451.19
avril 09 13:40:03 [0m1712662803.078943 [NR_MAC]   (451/17)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.081451 [NR_MAC]     452. 7 Scheduling pucch reception in  452. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.081455 [PHY]   pack_ul_tti_request SFN/Slot:452.7
avril 09 13:40:03 [0m1712662803.081457 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.092910 [NR_MAC]   (452/7)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.095238 [NR_MAC]     452.17 Scheduling pucch reception in  452.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.095242 [PHY]   pack_ul_tti_request SFN/Slot:452.17
avril 09 13:40:03 [0m1712662803.095243 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.096530 [PHY]   pack_ul_tti_request SFN/Slot:452.18
avril 09 13:40:03 [0m1712662803.097748 [PHY]   pack_ul_tti_request SFN/Slot:452.19
avril 09 13:40:03 [0m1712662803.105291 [NR_MAC]   (452/17)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.107931 [NR_MAC]     453. 7 Scheduling pucch reception in  453. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.107937 [PHY]   pack_ul_tti_request SFN/Slot:453.7
avril 09 13:40:03 [0m1712662803.107940 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.119043 [NR_MAC]   (453/7)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.121626 [NR_MAC]     453.17 Scheduling pucch reception in  453.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.121636 [PHY]   pack_ul_tti_request SFN/Slot:453.17
avril 09 13:40:03 [0m1712662803.121638 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.122847 [PHY]   pack_ul_tti_request SFN/Slot:453.18
avril 09 13:40:03 [0m1712662803.124031 [PHY]   pack_ul_tti_request SFN/Slot:453.19
avril 09 13:40:03 [0m1712662803.131921 [NR_MAC]   (453/17)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.134605 [NR_MAC]     454. 7 Scheduling pucch reception in  454. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.134627 [PHY]   pack_ul_tti_request SFN/Slot:454.7
avril 09 13:40:03 [0m1712662803.134629 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.145833 [NR_MAC]   (454/7)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.148069 [NR_MAC]     454.17 Scheduling pucch reception in  454.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.148076 [PHY]   pack_ul_tti_request SFN/Slot:454.17
avril 09 13:40:03 [0m1712662803.148078 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.149173 [PHY]   pack_ul_tti_request SFN/Slot:454.18
avril 09 13:40:03 [0m1712662803.150551 [PHY]   pack_ul_tti_request SFN/Slot:454.19
avril 09 13:40:03 [0m1712662803.158206 [NR_MAC]   (454/17)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.160808 [NR_MAC]     455. 7 Scheduling pucch reception in  455. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.160813 [PHY]   pack_ul_tti_request SFN/Slot:455.7
avril 09 13:40:03 [0m1712662803.160815 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.171865 [NR_MAC]   (455/7)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.174158 [NR_MAC]     455.17 Scheduling pucch reception in  455.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.174162 [PHY]   pack_ul_tti_request SFN/Slot:455.17
avril 09 13:40:03 [0m1712662803.174163 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.175429 [PHY]   pack_ul_tti_request SFN/Slot:455.18
avril 09 13:40:03 [0m1712662803.176684 [PHY]   pack_ul_tti_request SFN/Slot:455.19
avril 09 13:40:03 [0m1712662803.184619 [NR_MAC]   (455/17)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.187081 [NR_MAC]     456. 7 Scheduling pucch reception in  456. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.187086 [PHY]   pack_ul_tti_request SFN/Slot:456.7
avril 09 13:40:03 [0m1712662803.187089 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.189140 [NR_MAC]     456. 8 Scheduling pucch reception in  456. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:03 [0m1712662803.189150 [PHY]   pack_ul_tti_request SFN/Slot:456.8
avril 09 13:40:03 [0m1712662803.189152 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:03 [0m1712662803.198215 [NR_MAC]   (456/7)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.200772 [NR_MAC]     456.17 Scheduling pucch reception in  456.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.200776 [PHY]   pack_ul_tti_request SFN/Slot:456.17
avril 09 13:40:03 [0m1712662803.200778 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.201870 [PHY]   pack_ul_tti_request SFN/Slot:456.18
avril 09 13:40:03 [0m1712662803.202941 [PHY]   pack_ul_tti_request SFN/Slot:456.19
avril 09 13:40:03 [0m1712662803.210876 [NR_MAC]   (456/17)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.213237 [NR_MAC]     457. 7 Scheduling pucch reception in  457. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.213241 [PHY]   pack_ul_tti_request SFN/Slot:457.7
avril 09 13:40:03 [0m1712662803.213248 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.224749 [NR_MAC]   (457/7)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.227055 [NR_MAC]     457.17 Scheduling pucch reception in  457.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.227062 [PHY]   pack_ul_tti_request SFN/Slot:457.17
avril 09 13:40:03 [0m1712662803.227064 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.228142 [PHY]   pack_ul_tti_request SFN/Slot:457.18
avril 09 13:40:03 [0m1712662803.229458 [PHY]   pack_ul_tti_request SFN/Slot:457.19
avril 09 13:40:03 [0m1712662803.237283 [NR_MAC]   (457/17)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.239863 [NR_MAC]     458. 7 Scheduling pucch reception in  458. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.239869 [PHY]   pack_ul_tti_request SFN/Slot:458.7
avril 09 13:40:03 [0m1712662803.239871 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.251597 [NR_MAC]   (458/7)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.253923 [NR_MAC]     458.17 Scheduling pucch reception in  458.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.253937 [PHY]   pack_ul_tti_request SFN/Slot:458.17
avril 09 13:40:03 [0m1712662803.253941 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.255075 [PHY]   pack_ul_tti_request SFN/Slot:458.18
avril 09 13:40:03 [0m1712662803.256296 [PHY]   pack_ul_tti_request SFN/Slot:458.19
avril 09 13:40:03 [0m1712662803.257579 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 459/0 
avril 09 13:40:03 [0m1712662803.264043 [NR_MAC]   (458/17)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.266604 [NR_MAC]   pucch_acknack  459. 7 Scheduling pucch reception in  459. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.266622 [PHY]   pack_ul_tti_request SFN/Slot:459.7
avril 09 13:40:03 [0m1712662803.266626 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.278283 [NR_MAC]   (459/7)uci_01->pduBitmap:3
avril 09 13:40:03 [0m1712662803.280771 [NR_MAC]     459.17 Scheduling pucch reception in  459.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.280779 [PHY]   pack_ul_tti_request SFN/Slot:459.17
avril 09 13:40:03 [0m1712662803.280781 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.281901 [PHY]   pack_ul_tti_request SFN/Slot:459.18
avril 09 13:40:03 [0m1712662803.283156 [PHY]   pack_ul_tti_request SFN/Slot:459.19
avril 09 13:40:03 [0m1712662803.290870 [NR_MAC]   (459/17)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.293107 [NR_MAC]     460. 7 Scheduling pucch reception in  460. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.293113 [PHY]   pack_ul_tti_request SFN/Slot:460.7
avril 09 13:40:03 [0m1712662803.293115 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.304229 [NR_MAC]   (460/7)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.306800 [NR_MAC]     460.17 Scheduling pucch reception in  460.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.306809 [PHY]   pack_ul_tti_request SFN/Slot:460.17
avril 09 13:40:03 [0m1712662803.306816 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.307895 [PHY]   pack_ul_tti_request SFN/Slot:460.18
avril 09 13:40:03 [0m1712662803.309051 [PHY]   pack_ul_tti_request SFN/Slot:460.19
avril 09 13:40:03 [0m1712662803.316692 [NR_MAC]   (460/17)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.317974 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 461/6 
avril 09 13:40:03 [0m1712662803.318985 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 461/7 
avril 09 13:40:03 [0m1712662803.318990 [NR_MAC]     461. 7 Scheduling pucch reception in  461. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.319004 [PHY]   pack_ul_tti_request SFN/Slot:461.7
avril 09 13:40:03 [0m1712662803.319007 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.339045 [NR_MAC]   (461/7)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.341510 [NR_MAC]   pucch_acknack  461.17 Scheduling pucch reception in  461.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.341515 [PHY]   pack_ul_tti_request SFN/Slot:461.17
avril 09 13:40:03 [0m1712662803.341516 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.342788 [PHY]   pack_ul_tti_request SFN/Slot:461.18
avril 09 13:40:03 [0m1712662803.343960 [PHY]   pack_ul_tti_request SFN/Slot:461.19
avril 09 13:40:03 [0m1712662803.351705 [NR_MAC]   (461/17)uci_01->pduBitmap:3
avril 09 13:40:03 [0m1712662803.354047 [NR_MAC]     462. 7 Scheduling pucch reception in  462. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.354056 [PHY]   pack_ul_tti_request SFN/Slot:462.7
avril 09 13:40:03 [0m1712662803.354059 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.365267 [NR_MAC]   (462/7)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.367796 [NR_MAC]     462.17 Scheduling pucch reception in  462.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.367809 [PHY]   pack_ul_tti_request SFN/Slot:462.17
avril 09 13:40:03 [0m1712662803.367812 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.368990 [PHY]   pack_ul_tti_request SFN/Slot:462.18
avril 09 13:40:03 [0m1712662803.370202 [PHY]   pack_ul_tti_request SFN/Slot:462.19
avril 09 13:40:03 [0m1712662803.378593 [NR_MAC]   (462/17)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.381000 [NR_MAC]     463. 7 Scheduling pucch reception in  463. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.381010 [PHY]   pack_ul_tti_request SFN/Slot:463.7
avril 09 13:40:03 [0m1712662803.381013 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.392088 [NR_MAC]   (463/7)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.394603 [NR_MAC]     463.17 Scheduling pucch reception in  463.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.394623 [PHY]   pack_ul_tti_request SFN/Slot:463.17
avril 09 13:40:03 [0m1712662803.394626 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.395801 [PHY]   pack_ul_tti_request SFN/Slot:463.18
avril 09 13:40:03 [0m1712662803.396932 [PHY]   pack_ul_tti_request SFN/Slot:463.19
avril 09 13:40:03 [0m1712662803.404593 [NR_MAC]   (463/17)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.406962 [NR_MAC]     464. 7 Scheduling pucch reception in  464. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.406974 [PHY]   pack_ul_tti_request SFN/Slot:464.7
avril 09 13:40:03 [0m1712662803.406976 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.409054 [NR_MAC]     464. 8 Scheduling pucch reception in  464. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:03 [0m1712662803.409059 [PHY]   pack_ul_tti_request SFN/Slot:464.8
avril 09 13:40:03 [0m1712662803.409060 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:03 [0m1712662803.418011 [NR_MAC]   (464/7)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.420678 [NR_MAC]     464.17 Scheduling pucch reception in  464.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.420715 [PHY]   pack_ul_tti_request SFN/Slot:464.17
avril 09 13:40:03 [0m1712662803.420725 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.421966 [PHY]   pack_ul_tti_request SFN/Slot:464.18
avril 09 13:40:03 [0m1712662803.423163 [PHY]   pack_ul_tti_request SFN/Slot:464.19
avril 09 13:40:03 [0m1712662803.430925 [NR_MAC]   (464/17)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.433369 [NR_MAC]     465. 7 Scheduling pucch reception in  465. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.433376 [PHY]   pack_ul_tti_request SFN/Slot:465.7
avril 09 13:40:03 [0m1712662803.433379 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.444554 [NR_MAC]   (465/7)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.446959 [NR_MAC]     465.17 Scheduling pucch reception in  465.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.446978 [PHY]   pack_ul_tti_request SFN/Slot:465.17
avril 09 13:40:03 [0m1712662803.446983 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.448076 [PHY]   pack_ul_tti_request SFN/Slot:465.18
avril 09 13:40:03 [0m1712662803.449305 [PHY]   pack_ul_tti_request SFN/Slot:465.19
avril 09 13:40:03 [0m1712662803.457234 [NR_MAC]   (465/17)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.459957 [NR_MAC]     466. 7 Scheduling pucch reception in  466. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.459962 [PHY]   pack_ul_tti_request SFN/Slot:466.7
avril 09 13:40:03 [0m1712662803.459964 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.471065 [NR_MAC]   (466/7)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.473576 [NR_MAC]     466.17 Scheduling pucch reception in  466.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.473580 [PHY]   pack_ul_tti_request SFN/Slot:466.17
avril 09 13:40:03 [0m1712662803.473582 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.474783 [PHY]   pack_ul_tti_request SFN/Slot:466.18
avril 09 13:40:03 [0m1712662803.476038 [PHY]   pack_ul_tti_request SFN/Slot:466.19
avril 09 13:40:03 [0m1712662803.483771 [NR_MAC]   (466/17)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.486181 [NR_MAC]     467. 7 Scheduling pucch reception in  467. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.486188 [PHY]   pack_ul_tti_request SFN/Slot:467.7
avril 09 13:40:03 [0m1712662803.486190 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.497265 [NR_MAC]   (467/7)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.499851 [NR_MAC]     467.17 Scheduling pucch reception in  467.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.499857 [PHY]   pack_ul_tti_request SFN/Slot:467.17
avril 09 13:40:03 [0m1712662803.499859 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.500907 [PHY]   pack_ul_tti_request SFN/Slot:467.18
avril 09 13:40:03 [0m1712662803.502007 [PHY]   pack_ul_tti_request SFN/Slot:467.19
avril 09 13:40:03 [0m1712662803.509866 [NR_MAC]   (467/17)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.512284 [NR_MAC]     468. 7 Scheduling pucch reception in  468. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.512291 [PHY]   pack_ul_tti_request SFN/Slot:468.7
avril 09 13:40:03 [0m1712662803.512294 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.523856 [NR_MAC]   (468/7)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.526161 [NR_MAC]     468.17 Scheduling pucch reception in  468.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.526168 [PHY]   pack_ul_tti_request SFN/Slot:468.17
avril 09 13:40:03 [0m1712662803.526171 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.527252 [PHY]   pack_ul_tti_request SFN/Slot:468.18
avril 09 13:40:03 [0m1712662803.528618 [PHY]   pack_ul_tti_request SFN/Slot:468.19
avril 09 13:40:03 [0m1712662803.529885 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 469/0 
avril 09 13:40:03 [0m1712662803.536175 [NR_MAC]   (468/17)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.538723 [NR_MAC]   pucch_acknack  469. 7 Scheduling pucch reception in  469. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.538731 [PHY]   pack_ul_tti_request SFN/Slot:469.7
avril 09 13:40:03 [0m1712662803.538735 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.550104 [NR_MAC]   (469/7)uci_01->pduBitmap:3
avril 09 13:40:03 [0m1712662803.552680 [NR_MAC]     469.17 Scheduling pucch reception in  469.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.552726 [PHY]   pack_ul_tti_request SFN/Slot:469.17
avril 09 13:40:03 [0m1712662803.552739 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.553860 [PHY]   pack_ul_tti_request SFN/Slot:469.18
avril 09 13:40:03 [0m1712662803.555131 [PHY]   pack_ul_tti_request SFN/Slot:469.19
avril 09 13:40:03 [0m1712662803.563154 [NR_MAC]   (469/17)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.565759 [NR_MAC]     470. 7 Scheduling pucch reception in  470. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.565766 [PHY]   pack_ul_tti_request SFN/Slot:470.7
avril 09 13:40:03 [0m1712662803.565769 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.577077 [NR_MAC]   (470/7)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.579520 [NR_MAC]     470.17 Scheduling pucch reception in  470.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.579553 [PHY]   pack_ul_tti_request SFN/Slot:470.17
avril 09 13:40:03 [0m1712662803.579556 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.580785 [PHY]   pack_ul_tti_request SFN/Slot:470.18
avril 09 13:40:03 [0m1712662803.581932 [PHY]   pack_ul_tti_request SFN/Slot:470.19
avril 09 13:40:03 [0m1712662803.589806 [NR_MAC]   (470/17)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.592074 [NR_MAC]     471. 7 Scheduling pucch reception in  471. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.592082 [PHY]   pack_ul_tti_request SFN/Slot:471.7
avril 09 13:40:03 [0m1712662803.592085 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.603546 [NR_MAC]   (471/7)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.605915 [NR_MAC]     471.17 Scheduling pucch reception in  471.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.605920 [PHY]   pack_ul_tti_request SFN/Slot:471.17
avril 09 13:40:03 [0m1712662803.605922 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.607078 [PHY]   pack_ul_tti_request SFN/Slot:471.18
avril 09 13:40:03 [0m1712662803.608357 [PHY]   pack_ul_tti_request SFN/Slot:471.19
avril 09 13:40:03 [0m1712662803.616260 [NR_MAC]   (471/17)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.619048 [NR_MAC]     472. 7 Scheduling pucch reception in  472. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.619059 [PHY]   pack_ul_tti_request SFN/Slot:472.7
avril 09 13:40:03 [0m1712662803.619061 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.621037 [NR_MAC]     472. 8 Scheduling pucch reception in  472. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:03 [0m1712662803.621042 [PHY]   pack_ul_tti_request SFN/Slot:472.8
avril 09 13:40:03 [0m1712662803.621043 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:03 [0m1712662803.630010 [NR_MAC]   (472/7)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.632644 [NR_MAC]     472.17 Scheduling pucch reception in  472.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.632651 [PHY]   pack_ul_tti_request SFN/Slot:472.17
avril 09 13:40:03 [0m1712662803.632652 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.633844 [PHY]   pack_ul_tti_request SFN/Slot:472.18
avril 09 13:40:03 [0m1712662803.634918 [PHY]   pack_ul_tti_request SFN/Slot:472.19
avril 09 13:40:03 [0m1712662803.642756 [NR_MAC]   (472/17)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.645043 [NR_MAC]     473. 7 Scheduling pucch reception in  473. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.645050 [PHY]   pack_ul_tti_request SFN/Slot:473.7
avril 09 13:40:03 [0m1712662803.645052 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.656123 [NR_MAC]   (473/7)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.658808 [NR_MAC]     473.17 Scheduling pucch reception in  473.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.658817 [PHY]   pack_ul_tti_request SFN/Slot:473.17
avril 09 13:40:03 [0m1712662803.658819 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.659923 [PHY]   pack_ul_tti_request SFN/Slot:473.18
avril 09 13:40:03 [0m1712662803.661041 [PHY]   pack_ul_tti_request SFN/Slot:473.19
avril 09 13:40:03 [0m1712662803.669224 [NR_MAC]   (473/17)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.671811 [NR_MAC]     474. 7 Scheduling pucch reception in  474. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.671819 [PHY]   pack_ul_tti_request SFN/Slot:474.7
avril 09 13:40:03 [0m1712662803.671822 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.683139 [NR_MAC]   (474/7)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.685828 [NR_MAC]     474.17 Scheduling pucch reception in  474.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.685834 [PHY]   pack_ul_tti_request SFN/Slot:474.17
avril 09 13:40:03 [0m1712662803.685836 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.686902 [PHY]   pack_ul_tti_request SFN/Slot:474.18
avril 09 13:40:03 [0m1712662803.688087 [PHY]   pack_ul_tti_request SFN/Slot:474.19
avril 09 13:40:03 [0m1712662803.696009 [NR_MAC]   (474/17)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.698503 [NR_MAC]     475. 7 Scheduling pucch reception in  475. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.698530 [PHY]   pack_ul_tti_request SFN/Slot:475.7
avril 09 13:40:03 [0m1712662803.698532 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.709980 [NR_MAC]   (475/7)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.712380 [NR_MAC]     475.17 Scheduling pucch reception in  475.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.712384 [PHY]   pack_ul_tti_request SFN/Slot:475.17
avril 09 13:40:03 [0m1712662803.712386 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.713594 [PHY]   pack_ul_tti_request SFN/Slot:475.18
avril 09 13:40:03 [0m1712662803.714934 [PHY]   pack_ul_tti_request SFN/Slot:475.19
avril 09 13:40:03 [0m1712662803.722889 [NR_MAC]   (475/17)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.725272 [NR_MAC]     476. 7 Scheduling pucch reception in  476. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.725279 [PHY]   pack_ul_tti_request SFN/Slot:476.7
avril 09 13:40:03 [0m1712662803.725281 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.736214 [NR_MAC]   (476/7)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.738890 [NR_MAC]     476.17 Scheduling pucch reception in  476.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.738896 [PHY]   pack_ul_tti_request SFN/Slot:476.17
avril 09 13:40:03 [0m1712662803.738898 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.739993 [PHY]   pack_ul_tti_request SFN/Slot:476.18
avril 09 13:40:03 [0m1712662803.741203 [PHY]   pack_ul_tti_request SFN/Slot:476.19
avril 09 13:40:03 [0m1712662803.749069 [NR_MAC]   (476/17)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.751679 [NR_MAC]     477. 7 Scheduling pucch reception in  477. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.751695 [PHY]   pack_ul_tti_request SFN/Slot:477.7
avril 09 13:40:03 [0m1712662803.751698 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.762846 [NR_MAC]   (477/7)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.765080 [NR_MAC]     477.17 Scheduling pucch reception in  477.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.765093 [PHY]   pack_ul_tti_request SFN/Slot:477.17
avril 09 13:40:03 [0m1712662803.765097 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.766300 [PHY]   pack_ul_tti_request SFN/Slot:477.18
avril 09 13:40:03 [0m1712662803.767528 [PHY]   pack_ul_tti_request SFN/Slot:477.19
avril 09 13:40:03 [0m1712662803.775537 [NR_MAC]   (477/17)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.777966 [NR_MAC]     478. 7 Scheduling pucch reception in  478. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.777974 [PHY]   pack_ul_tti_request SFN/Slot:478.7
avril 09 13:40:03 [0m1712662803.777977 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.789311 [NR_MAC]   (478/7)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.791796 [NR_MAC]     478.17 Scheduling pucch reception in  478.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.791803 [PHY]   pack_ul_tti_request SFN/Slot:478.17
avril 09 13:40:03 [0m1712662803.791805 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.792906 [PHY]   pack_ul_tti_request SFN/Slot:478.18
avril 09 13:40:03 [0m1712662803.794200 [PHY]   pack_ul_tti_request SFN/Slot:478.19
avril 09 13:40:03 [0m1712662803.795394 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 479/0 
avril 09 13:40:03 [0m1712662803.802230 [NR_MAC]   (478/17)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.804896 [NR_MAC]   pucch_acknack  479. 7 Scheduling pucch reception in  479. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.804903 [PHY]   pack_ul_tti_request SFN/Slot:479.7
avril 09 13:40:03 [0m1712662803.804905 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.816092 [NR_MAC]   (479/7)uci_01->pduBitmap:3
avril 09 13:40:03 [0m1712662803.818677 [NR_MAC]     479.17 Scheduling pucch reception in  479.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.818711 [PHY]   pack_ul_tti_request SFN/Slot:479.17
avril 09 13:40:03 [0m1712662803.818723 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.819866 [PHY]   pack_ul_tti_request SFN/Slot:479.18
avril 09 13:40:03 [0m1712662803.821082 [PHY]   pack_ul_tti_request SFN/Slot:479.19
avril 09 13:40:03 [0m1712662803.829168 [NR_MAC]   (479/17)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.831686 [NR_MAC]     480. 7 Scheduling pucch reception in  480. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.831703 [PHY]   pack_ul_tti_request SFN/Slot:480.7
avril 09 13:40:03 [0m1712662803.831706 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.833907 [NR_MAC]     480. 8 Scheduling pucch reception in  480. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:03 [0m1712662803.833916 [PHY]   pack_ul_tti_request SFN/Slot:480.8
avril 09 13:40:03 [0m1712662803.833918 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:03 [0m1712662803.843193 [NR_MAC]   (480/7)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.845616 [NR_MAC]     480.17 Scheduling pucch reception in  480.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.845649 [PHY]   pack_ul_tti_request SFN/Slot:480.17
avril 09 13:40:03 [0m1712662803.845660 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.846861 [PHY]   pack_ul_tti_request SFN/Slot:480.18
avril 09 13:40:03 [0m1712662803.848081 [PHY]   pack_ul_tti_request SFN/Slot:480.19
avril 09 13:40:03 [0m1712662803.855959 [NR_MAC]   (480/17)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.858447 [NR_MAC]     481. 7 Scheduling pucch reception in  481. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.858463 [PHY]   pack_ul_tti_request SFN/Slot:481.7
avril 09 13:40:03 [0m1712662803.858465 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.869822 [NR_MAC]   (481/7)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.871991 [NR_MAC]     481.17 Scheduling pucch reception in  481.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.871997 [PHY]   pack_ul_tti_request SFN/Slot:481.17
avril 09 13:40:03 [0m1712662803.871999 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.873136 [PHY]   pack_ul_tti_request SFN/Slot:481.18
avril 09 13:40:03 [0m1712662803.874343 [PHY]   pack_ul_tti_request SFN/Slot:481.19
avril 09 13:40:03 [0m1712662803.882157 [NR_MAC]   (481/17)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.884783 [NR_MAC]     482. 7 Scheduling pucch reception in  482. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.884790 [PHY]   pack_ul_tti_request SFN/Slot:482.7
avril 09 13:40:03 [0m1712662803.884793 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.896031 [NR_MAC]   (482/7)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.898643 [NR_MAC]     482.17 Scheduling pucch reception in  482.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.898695 [PHY]   pack_ul_tti_request SFN/Slot:482.17
avril 09 13:40:03 [0m1712662803.898713 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.899927 [PHY]   pack_ul_tti_request SFN/Slot:482.18
avril 09 13:40:03 [0m1712662803.901057 [PHY]   pack_ul_tti_request SFN/Slot:482.19
avril 09 13:40:03 [0m1712662803.908977 [NR_MAC]   (482/17)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.911432 [NR_MAC]     483. 7 Scheduling pucch reception in  483. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.911457 [PHY]   pack_ul_tti_request SFN/Slot:483.7
avril 09 13:40:03 [0m1712662803.911461 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.922985 [NR_MAC]   (483/7)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.925444 [NR_MAC]     483.17 Scheduling pucch reception in  483.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.925459 [PHY]   pack_ul_tti_request SFN/Slot:483.17
avril 09 13:40:03 [0m1712662803.925461 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.926720 [PHY]   pack_ul_tti_request SFN/Slot:483.18
avril 09 13:40:03 [0m1712662803.927932 [PHY]   pack_ul_tti_request SFN/Slot:483.19
avril 09 13:40:03 [0m1712662803.936023 [NR_MAC]   (483/17)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.938772 [NR_MAC]     484. 7 Scheduling pucch reception in  484. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.938781 [PHY]   pack_ul_tti_request SFN/Slot:484.7
avril 09 13:40:03 [0m1712662803.938784 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.950064 [NR_MAC]   (484/7)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.952781 [NR_MAC]     484.17 Scheduling pucch reception in  484.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.952810 [PHY]   pack_ul_tti_request SFN/Slot:484.17
avril 09 13:40:03 [0m1712662803.952812 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.953974 [PHY]   pack_ul_tti_request SFN/Slot:484.18
avril 09 13:40:03 [0m1712662803.955091 [PHY]   pack_ul_tti_request SFN/Slot:484.19
avril 09 13:40:03 [0m1712662803.962951 [NR_MAC]   (484/17)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.965599 [NR_MAC]     485. 7 Scheduling pucch reception in  485. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.965607 [PHY]   pack_ul_tti_request SFN/Slot:485.7
avril 09 13:40:03 [0m1712662803.965610 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.976846 [NR_MAC]   (485/7)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.979170 [NR_MAC]     485.17 Scheduling pucch reception in  485.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.979176 [PHY]   pack_ul_tti_request SFN/Slot:485.17
avril 09 13:40:03 [0m1712662803.979178 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662803.980236 [PHY]   pack_ul_tti_request SFN/Slot:485.18
avril 09 13:40:03 [0m1712662803.981622 [PHY]   pack_ul_tti_request SFN/Slot:485.19
avril 09 13:40:03 [0m1712662803.989379 [NR_MAC]   (485/17)uci_01->pduBitmap:1
avril 09 13:40:03 [0m1712662803.991838 [NR_MAC]     486. 7 Scheduling pucch reception in  486. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:03 [0m1712662803.991844 [PHY]   pack_ul_tti_request SFN/Slot:486.7
avril 09 13:40:03 [0m1712662803.991846 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:03 [0m1712662804.002953 [NR_MAC]   (486/7)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.005323 [NR_MAC]     486.17 Scheduling pucch reception in  486.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.005331 [PHY]   pack_ul_tti_request SFN/Slot:486.17
avril 09 13:40:04 [0m1712662804.005333 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.006589 [PHY]   pack_ul_tti_request SFN/Slot:486.18
avril 09 13:40:04 [0m1712662804.007922 [PHY]   pack_ul_tti_request SFN/Slot:486.19
avril 09 13:40:04 [0m1712662804.015360 [NR_MAC]   (486/17)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.017922 [NR_MAC]     487. 7 Scheduling pucch reception in  487. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.017930 [PHY]   pack_ul_tti_request SFN/Slot:487.7
avril 09 13:40:04 [0m1712662804.017932 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.029296 [NR_MAC]   (487/7)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.031932 [NR_MAC]     487.17 Scheduling pucch reception in  487.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.031938 [PHY]   pack_ul_tti_request SFN/Slot:487.17
avril 09 13:40:04 [0m1712662804.031940 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.033029 [PHY]   pack_ul_tti_request SFN/Slot:487.18
avril 09 13:40:04 [0m1712662804.034259 [PHY]   pack_ul_tti_request SFN/Slot:487.19
avril 09 13:40:04 [0m1712662804.042299 [NR_MAC]   (487/17)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.044994 [NR_MAC]     488. 7 Scheduling pucch reception in  488. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.045001 [PHY]   pack_ul_tti_request SFN/Slot:488.7
avril 09 13:40:04 [0m1712662804.045003 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.047038 [NR_MAC]     488. 8 Scheduling pucch reception in  488. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:04 [0m1712662804.047043 [PHY]   pack_ul_tti_request SFN/Slot:488.8
avril 09 13:40:04 [0m1712662804.047044 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:04 [0m1712662804.056138 [NR_MAC]   (488/7)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.058805 [NR_MAC]     488.17 Scheduling pucch reception in  488.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.058811 [PHY]   pack_ul_tti_request SFN/Slot:488.17
avril 09 13:40:04 [0m1712662804.058812 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.059907 [PHY]   pack_ul_tti_request SFN/Slot:488.18
avril 09 13:40:04 [0m1712662804.061094 [PHY]   pack_ul_tti_request SFN/Slot:488.19
avril 09 13:40:04 [0m1712662804.062378 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 489/0 
avril 09 13:40:04 [0m1712662804.068971 [NR_MAC]   (488/17)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.071319 [NR_MAC]   pucch_acknack  489. 7 Scheduling pucch reception in  489. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.071327 [PHY]   pack_ul_tti_request SFN/Slot:489.7
avril 09 13:40:04 [0m1712662804.071329 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.082854 [NR_MAC]   (489/7)uci_01->pduBitmap:3
avril 09 13:40:04 [0m1712662804.085084 [NR_MAC]     489.17 Scheduling pucch reception in  489.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.085089 [PHY]   pack_ul_tti_request SFN/Slot:489.17
avril 09 13:40:04 [0m1712662804.085092 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.086373 [PHY]   pack_ul_tti_request SFN/Slot:489.18
avril 09 13:40:04 [0m1712662804.087562 [PHY]   pack_ul_tti_request SFN/Slot:489.19
avril 09 13:40:04 [0m1712662804.095372 [NR_MAC]   (489/17)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.098079 [NR_MAC]     490. 7 Scheduling pucch reception in  490. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.098086 [PHY]   pack_ul_tti_request SFN/Slot:490.7
avril 09 13:40:04 [0m1712662804.098089 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.109148 [NR_MAC]   (490/7)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.111793 [NR_MAC]     490.17 Scheduling pucch reception in  490.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.111799 [PHY]   pack_ul_tti_request SFN/Slot:490.17
avril 09 13:40:04 [0m1712662804.111800 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.113004 [PHY]   pack_ul_tti_request SFN/Slot:490.18
avril 09 13:40:04 [0m1712662804.114113 [PHY]   pack_ul_tti_request SFN/Slot:490.19
avril 09 13:40:04 [0m1712662804.122169 [NR_MAC]   (490/17)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.124774 [NR_MAC]     491. 7 Scheduling pucch reception in  491. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.124789 [PHY]   pack_ul_tti_request SFN/Slot:491.7
avril 09 13:40:04 [0m1712662804.124791 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.135836 [NR_MAC]   (491/7)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.138199 [NR_MAC]     491.17 Scheduling pucch reception in  491.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.138227 [PHY]   pack_ul_tti_request SFN/Slot:491.17
avril 09 13:40:04 [0m1712662804.138241 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.139365 [PHY]   pack_ul_tti_request SFN/Slot:491.18
avril 09 13:40:04 [0m1712662804.140591 [PHY]   pack_ul_tti_request SFN/Slot:491.19
avril 09 13:40:04 [0m1712662804.148542 [NR_MAC]   (491/17)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.151094 [NR_MAC]     492. 7 Scheduling pucch reception in  492. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.151103 [PHY]   pack_ul_tti_request SFN/Slot:492.7
avril 09 13:40:04 [0m1712662804.151105 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.162489 [NR_MAC]   (492/7)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.165009 [NR_MAC]     492.17 Scheduling pucch reception in  492.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.165015 [PHY]   pack_ul_tti_request SFN/Slot:492.17
avril 09 13:40:04 [0m1712662804.165017 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.166067 [PHY]   pack_ul_tti_request SFN/Slot:492.18
avril 09 13:40:04 [0m1712662804.167329 [PHY]   pack_ul_tti_request SFN/Slot:492.19
avril 09 13:40:04 [0m1712662804.175300 [NR_MAC]   (492/17)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.177854 [NR_MAC]     493. 7 Scheduling pucch reception in  493. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.177868 [PHY]   pack_ul_tti_request SFN/Slot:493.7
avril 09 13:40:04 [0m1712662804.177870 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.189111 [NR_MAC]   (493/7)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.191762 [NR_MAC]     493.17 Scheduling pucch reception in  493.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.191772 [PHY]   pack_ul_tti_request SFN/Slot:493.17
avril 09 13:40:04 [0m1712662804.191774 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.192866 [PHY]   pack_ul_tti_request SFN/Slot:493.18
avril 09 13:40:04 [0m1712662804.194099 [PHY]   pack_ul_tti_request SFN/Slot:493.19
avril 09 13:40:04 [0m1712662804.201936 [NR_MAC]   (493/17)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.204420 [NR_MAC]     494. 7 Scheduling pucch reception in  494. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.204484 [PHY]   pack_ul_tti_request SFN/Slot:494.7
avril 09 13:40:04 [0m1712662804.204488 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.215594 [NR_MAC]   (494/7)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.218158 [NR_MAC]     494.17 Scheduling pucch reception in  494.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.218179 [PHY]   pack_ul_tti_request SFN/Slot:494.17
avril 09 13:40:04 [0m1712662804.218181 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.219444 [PHY]   pack_ul_tti_request SFN/Slot:494.18
avril 09 13:40:04 [0m1712662804.220609 [PHY]   pack_ul_tti_request SFN/Slot:494.19
avril 09 13:40:04 [0m1712662804.228680 [NR_MAC]   (494/17)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.231056 [NR_MAC]     495. 7 Scheduling pucch reception in  495. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.231064 [PHY]   pack_ul_tti_request SFN/Slot:495.7
avril 09 13:40:04 [0m1712662804.231066 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.242321 [NR_MAC]   (495/7)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.244821 [NR_MAC]     495.17 Scheduling pucch reception in  495.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.244834 [PHY]   pack_ul_tti_request SFN/Slot:495.17
avril 09 13:40:04 [0m1712662804.244836 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.245963 [PHY]   pack_ul_tti_request SFN/Slot:495.18
avril 09 13:40:04 [0m1712662804.247268 [PHY]   pack_ul_tti_request SFN/Slot:495.19
avril 09 13:40:04 [0m1712662804.255074 [NR_MAC]   (495/17)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.257632 [NR_MAC]     496. 7 Scheduling pucch reception in  496. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.257638 [PHY]   pack_ul_tti_request SFN/Slot:496.7
avril 09 13:40:04 [0m1712662804.257640 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.259809 [NR_MAC]     496. 8 Scheduling pucch reception in  496. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:04 [0m1712662804.259814 [PHY]   pack_ul_tti_request SFN/Slot:496.8
avril 09 13:40:04 [0m1712662804.259815 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:04 [0m1712662804.268845 [NR_MAC]   (496/7)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.271219 [NR_MAC]     496.17 Scheduling pucch reception in  496.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.271227 [PHY]   pack_ul_tti_request SFN/Slot:496.17
avril 09 13:40:04 [0m1712662804.271229 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.272311 [PHY]   pack_ul_tti_request SFN/Slot:496.18
avril 09 13:40:04 [0m1712662804.273576 [PHY]   pack_ul_tti_request SFN/Slot:496.19
avril 09 13:40:04 [0m1712662804.281762 [NR_MAC]   (496/17)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.283963 [NR_MAC]     497. 7 Scheduling pucch reception in  497. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.283969 [PHY]   pack_ul_tti_request SFN/Slot:497.7
avril 09 13:40:04 [0m1712662804.283971 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.295168 [NR_MAC]   (497/7)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.297831 [NR_MAC]     497.17 Scheduling pucch reception in  497.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.297846 [PHY]   pack_ul_tti_request SFN/Slot:497.17
avril 09 13:40:04 [0m1712662804.297849 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.298992 [PHY]   pack_ul_tti_request SFN/Slot:497.18
avril 09 13:40:04 [0m1712662804.300172 [PHY]   pack_ul_tti_request SFN/Slot:497.19
avril 09 13:40:04 [0m1712662804.308159 [NR_MAC]   (497/17)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.309680 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 498/6 
avril 09 13:40:04 [0m1712662804.310805 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 498/7 
avril 09 13:40:04 [0m1712662804.310809 [NR_MAC]     498. 7 Scheduling pucch reception in  498. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.310816 [PHY]   pack_ul_tti_request SFN/Slot:498.7
avril 09 13:40:04 [0m1712662804.310819 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.322589 [NR_MAC]   (498/7)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.324950 [NR_MAC]   pucch_acknack  498.17 Scheduling pucch reception in  498.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.324958 [PHY]   pack_ul_tti_request SFN/Slot:498.17
avril 09 13:40:04 [0m1712662804.324961 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.326062 [PHY]   pack_ul_tti_request SFN/Slot:498.18
avril 09 13:40:04 [0m1712662804.327350 [PHY]   pack_ul_tti_request SFN/Slot:498.19
avril 09 13:40:04 [0m1712662804.328625 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 499/0 
avril 09 13:40:04 [0m1712662804.335378 [NR_MAC]   (498/17)uci_01->pduBitmap:3
avril 09 13:40:04 [0m1712662804.337852 [NR_MAC]   pucch_acknack  499. 7 Scheduling pucch reception in  499. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.337867 [PHY]   pack_ul_tti_request SFN/Slot:499.7
avril 09 13:40:04 [0m1712662804.337871 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.348771 [NR_MAC]   (499/7)uci_01->pduBitmap:3
avril 09 13:40:04 [0m1712662804.351152 [NR_MAC]     499.17 Scheduling pucch reception in  499.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.351160 [PHY]   pack_ul_tti_request SFN/Slot:499.17
avril 09 13:40:04 [0m1712662804.351163 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.352423 [PHY]   pack_ul_tti_request SFN/Slot:499.18
avril 09 13:40:04 [0m1712662804.353573 [PHY]   pack_ul_tti_request SFN/Slot:499.19
avril 09 13:40:04 [0m1712662804.361512 [NR_MAC]   (499/17)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.363978 [NR_MAC]     500. 7 Scheduling pucch reception in  500. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.363986 [PHY]   pack_ul_tti_request SFN/Slot:500.7
avril 09 13:40:04 [0m1712662804.363989 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.375201 [NR_MAC]   (500/7)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.377880 [NR_MAC]     500.17 Scheduling pucch reception in  500.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.377890 [PHY]   pack_ul_tti_request SFN/Slot:500.17
avril 09 13:40:04 [0m1712662804.377893 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.378906 [PHY]   pack_ul_tti_request SFN/Slot:500.18
avril 09 13:40:04 [0m1712662804.380066 [PHY]   pack_ul_tti_request SFN/Slot:500.19
avril 09 13:40:04 [0m1712662804.387933 [NR_MAC]   (500/17)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.390468 [NR_MAC]     501. 7 Scheduling pucch reception in  501. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.390513 [PHY]   pack_ul_tti_request SFN/Slot:501.7
avril 09 13:40:04 [0m1712662804.390516 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.402238 [NR_MAC]   (501/7)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.404562 [NR_MAC]     501.17 Scheduling pucch reception in  501.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.404566 [PHY]   pack_ul_tti_request SFN/Slot:501.17
avril 09 13:40:04 [0m1712662804.404568 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.405734 [PHY]   pack_ul_tti_request SFN/Slot:501.18
avril 09 13:40:04 [0m1712662804.406959 [PHY]   pack_ul_tti_request SFN/Slot:501.19
avril 09 13:40:04 [0m1712662804.414966 [NR_MAC]   (501/17)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.417507 [NR_MAC]     502. 7 Scheduling pucch reception in  502. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.417532 [PHY]   pack_ul_tti_request SFN/Slot:502.7
avril 09 13:40:04 [0m1712662804.417533 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.428461 [NR_MAC]   (502/7)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.431029 [NR_MAC]     502.17 Scheduling pucch reception in  502.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.431037 [PHY]   pack_ul_tti_request SFN/Slot:502.17
avril 09 13:40:04 [0m1712662804.431039 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.432083 [PHY]   pack_ul_tti_request SFN/Slot:502.18
avril 09 13:40:04 [0m1712662804.433248 [PHY]   pack_ul_tti_request SFN/Slot:502.19
avril 09 13:40:04 [0m1712662804.441284 [NR_MAC]   (502/17)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.443977 [NR_MAC]     503. 7 Scheduling pucch reception in  503. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.443982 [PHY]   pack_ul_tti_request SFN/Slot:503.7
avril 09 13:40:04 [0m1712662804.443985 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.455020 [NR_MAC]   (503/7)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.457748 [NR_MAC]     503.17 Scheduling pucch reception in  503.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.457813 [PHY]   pack_ul_tti_request SFN/Slot:503.17
avril 09 13:40:04 [0m1712662804.457828 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.458943 [PHY]   pack_ul_tti_request SFN/Slot:503.18
avril 09 13:40:04 [0m1712662804.460155 [PHY]   pack_ul_tti_request SFN/Slot:503.19
avril 09 13:40:04 [0m1712662804.467947 [NR_MAC]   (503/17)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.470551 [NR_MAC]     504. 7 Scheduling pucch reception in  504. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.470563 [PHY]   pack_ul_tti_request SFN/Slot:504.7
avril 09 13:40:04 [0m1712662804.470566 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.472965 [NR_MAC]     504. 8 Scheduling pucch reception in  504. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:04 [0m1712662804.472971 [PHY]   pack_ul_tti_request SFN/Slot:504.8
avril 09 13:40:04 [0m1712662804.472972 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:04 [0m1712662804.482039 [NR_MAC]   (504/7)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.484434 [NR_MAC]     504.17 Scheduling pucch reception in  504.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.484439 [PHY]   pack_ul_tti_request SFN/Slot:504.17
avril 09 13:40:04 [0m1712662804.484440 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.485587 [PHY]   pack_ul_tti_request SFN/Slot:504.18
avril 09 13:40:04 [0m1712662804.486782 [PHY]   pack_ul_tti_request SFN/Slot:504.19
avril 09 13:40:04 [0m1712662804.494727 [NR_MAC]   (504/17)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.497078 [NR_MAC]     505. 7 Scheduling pucch reception in  505. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.497083 [PHY]   pack_ul_tti_request SFN/Slot:505.7
avril 09 13:40:04 [0m1712662804.497084 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.508324 [NR_MAC]   (505/7)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.510958 [NR_MAC]     505.17 Scheduling pucch reception in  505.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.510978 [PHY]   pack_ul_tti_request SFN/Slot:505.17
avril 09 13:40:04 [0m1712662804.510979 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.512033 [PHY]   pack_ul_tti_request SFN/Slot:505.18
avril 09 13:40:04 [0m1712662804.513148 [PHY]   pack_ul_tti_request SFN/Slot:505.19
avril 09 13:40:04 [0m1712662804.521203 [NR_MAC]   (505/17)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.523840 [NR_MAC]     506. 7 Scheduling pucch reception in  506. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.523863 [PHY]   pack_ul_tti_request SFN/Slot:506.7
avril 09 13:40:04 [0m1712662804.523865 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.535104 [NR_MAC]   (506/7)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.537783 [NR_MAC]     506.17 Scheduling pucch reception in  506.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.537810 [PHY]   pack_ul_tti_request SFN/Slot:506.17
avril 09 13:40:04 [0m1712662804.537824 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.538939 [PHY]   pack_ul_tti_request SFN/Slot:506.18
avril 09 13:40:04 [0m1712662804.540104 [PHY]   pack_ul_tti_request SFN/Slot:506.19
avril 09 13:40:04 [0m1712662804.548118 [NR_MAC]   (506/17)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.550925 [NR_MAC]     507. 7 Scheduling pucch reception in  507. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.550933 [PHY]   pack_ul_tti_request SFN/Slot:507.7
avril 09 13:40:04 [0m1712662804.550935 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.561960 [NR_MAC]   (507/7)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.564483 [NR_MAC]     507.17 Scheduling pucch reception in  507.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.564501 [PHY]   pack_ul_tti_request SFN/Slot:507.17
avril 09 13:40:04 [0m1712662804.564504 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.565547 [PHY]   pack_ul_tti_request SFN/Slot:507.18
avril 09 13:40:04 [0m1712662804.566799 [PHY]   pack_ul_tti_request SFN/Slot:507.19
avril 09 13:40:04 [0m1712662804.574750 [NR_MAC]   (507/17)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.577063 [NR_MAC]     508. 7 Scheduling pucch reception in  508. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.577068 [PHY]   pack_ul_tti_request SFN/Slot:508.7
avril 09 13:40:04 [0m1712662804.577070 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.588370 [NR_MAC]   (508/7)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.590961 [NR_MAC]     508.17 Scheduling pucch reception in  508.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.590969 [PHY]   pack_ul_tti_request SFN/Slot:508.17
avril 09 13:40:04 [0m1712662804.590972 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.592034 [PHY]   pack_ul_tti_request SFN/Slot:508.18
avril 09 13:40:04 [0m1712662804.593319 [PHY]   pack_ul_tti_request SFN/Slot:508.19
avril 09 13:40:04 [0m1712662804.594675 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 509/0 
avril 09 13:40:04 [0m1712662804.601168 [NR_MAC]   (508/17)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.603887 [NR_MAC]   pucch_acknack  509. 7 Scheduling pucch reception in  509. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.603897 [PHY]   pack_ul_tti_request SFN/Slot:509.7
avril 09 13:40:04 [0m1712662804.603900 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.615194 [NR_MAC]   (509/7)uci_01->pduBitmap:3
avril 09 13:40:04 [0m1712662804.617870 [NR_MAC]     509.17 Scheduling pucch reception in  509.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.617876 [PHY]   pack_ul_tti_request SFN/Slot:509.17
avril 09 13:40:04 [0m1712662804.617877 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.618996 [PHY]   pack_ul_tti_request SFN/Slot:509.18
avril 09 13:40:04 [0m1712662804.620276 [PHY]   pack_ul_tti_request SFN/Slot:509.19
avril 09 13:40:04 [0m1712662804.628089 [NR_MAC]   (509/17)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.630799 [NR_MAC]     510. 7 Scheduling pucch reception in  510. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.630804 [PHY]   pack_ul_tti_request SFN/Slot:510.7
avril 09 13:40:04 [0m1712662804.630806 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.642121 [NR_MAC]   (510/7)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.644724 [NR_MAC]     510.17 Scheduling pucch reception in  510.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.644752 [PHY]   pack_ul_tti_request SFN/Slot:510.17
avril 09 13:40:04 [0m1712662804.644754 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.645894 [PHY]   pack_ul_tti_request SFN/Slot:510.18
avril 09 13:40:04 [0m1712662804.647055 [PHY]   pack_ul_tti_request SFN/Slot:510.19
avril 09 13:40:04 [0m1712662804.654987 [NR_MAC]   (510/17)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.657491 [NR_MAC]     511. 7 Scheduling pucch reception in  511. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.657499 [PHY]   pack_ul_tti_request SFN/Slot:511.7
avril 09 13:40:04 [0m1712662804.657502 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.668583 [NR_MAC]   (511/7)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.670873 [NR_MAC]     511.17 Scheduling pucch reception in  511.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.670880 [PHY]   pack_ul_tti_request SFN/Slot:511.17
avril 09 13:40:04 [0m1712662804.670883 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.671966 [PHY]   pack_ul_tti_request SFN/Slot:511.18
avril 09 13:40:04 [0m1712662804.673274 [PHY]   pack_ul_tti_request SFN/Slot:511.19
avril 09 13:40:04 [0m1712662804.674566 [NR_MAC]   Frame.Slot 512.0
avril 09 13:40:04 UE RNTI fabe CU-UE-ID 1 in-sync PH 0 dB PCMAX 0 dBm, average RSRP -44 (16 meas)
avril 09 13:40:04 UE fabe: dlsch_rounds 62/1/0/0, dlsch_errors 0, pucch0_DTX 0, BLER 0.00597 MCS (0) 9
avril 09 13:40:04 UE fabe: ulsch_rounds 991/0/0/0, ulsch_errors 0, ulsch_DTX 0, BLER 0.00343 MCS (0) 9
avril 09 13:40:04 UE fabe: MAC:    TX           7758 RX          82984 bytes
avril 09 13:40:04 UE fabe: LCID 1: TX            966 RX            282 bytes
avril 09 13:40:04 UE fabe: LCID 2: TX              0 RX              0 bytes
avril 09 13:40:04 UE fabe: LCID 4: TX            657 RX            769 bytes
avril 09 13:40:04 
avril 09 13:40:04 [0m1712662804.681023 [NR_MAC]   (511/17)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.683798 [NR_MAC]     512. 7 Scheduling pucch reception in  512. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.683805 [PHY]   pack_ul_tti_request SFN/Slot:512.7
avril 09 13:40:04 [0m1712662804.683807 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.685892 [NR_MAC]     512. 8 Scheduling pucch reception in  512. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:04 [0m1712662804.685896 [PHY]   pack_ul_tti_request SFN/Slot:512.8
avril 09 13:40:04 [0m1712662804.685897 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:04 [0m1712662804.695056 [NR_MAC]   (512/7)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.697512 [NR_MAC]     512.17 Scheduling pucch reception in  512.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.697519 [PHY]   pack_ul_tti_request SFN/Slot:512.17
avril 09 13:40:04 [0m1712662804.697522 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.698652 [PHY]   pack_ul_tti_request SFN/Slot:512.18
avril 09 13:40:04 [0m1712662804.700029 [PHY]   pack_ul_tti_request SFN/Slot:512.19
avril 09 13:40:04 [0m1712662804.707792 [NR_MAC]   (512/17)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.710110 [NR_MAC]     513. 7 Scheduling pucch reception in  513. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.710127 [PHY]   pack_ul_tti_request SFN/Slot:513.7
avril 09 13:40:04 [0m1712662804.710130 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.721516 [NR_MAC]   (513/7)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.723902 [NR_MAC]     513.17 Scheduling pucch reception in  513.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.723910 [PHY]   pack_ul_tti_request SFN/Slot:513.17
avril 09 13:40:04 [0m1712662804.723912 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.725064 [PHY]   pack_ul_tti_request SFN/Slot:513.18
avril 09 13:40:04 [0m1712662804.726156 [PHY]   pack_ul_tti_request SFN/Slot:513.19
avril 09 13:40:04 [0m1712662804.733696 [NR_MAC]   (513/17)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.736083 [NR_MAC]     514. 7 Scheduling pucch reception in  514. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.736091 [PHY]   pack_ul_tti_request SFN/Slot:514.7
avril 09 13:40:04 [0m1712662804.736093 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.747018 [NR_MAC]   (514/7)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.749407 [NR_MAC]     514.17 Scheduling pucch reception in  514.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.749417 [PHY]   pack_ul_tti_request SFN/Slot:514.17
avril 09 13:40:04 [0m1712662804.749420 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.750619 [PHY]   pack_ul_tti_request SFN/Slot:514.18
avril 09 13:40:04 [0m1712662804.751854 [PHY]   pack_ul_tti_request SFN/Slot:514.19
avril 09 13:40:04 [0m1712662804.759501 [NR_MAC]   (514/17)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.761902 [NR_MAC]     515. 7 Scheduling pucch reception in  515. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.761911 [PHY]   pack_ul_tti_request SFN/Slot:515.7
avril 09 13:40:04 [0m1712662804.761913 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.773107 [NR_MAC]   (515/7)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.775752 [NR_MAC]     515.17 Scheduling pucch reception in  515.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.775758 [PHY]   pack_ul_tti_request SFN/Slot:515.17
avril 09 13:40:04 [0m1712662804.775760 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.776897 [PHY]   pack_ul_tti_request SFN/Slot:515.18
avril 09 13:40:04 [0m1712662804.778102 [PHY]   pack_ul_tti_request SFN/Slot:515.19
avril 09 13:40:04 [0m1712662804.786108 [NR_MAC]   (515/17)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.788687 [NR_MAC]     516. 7 Scheduling pucch reception in  516. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.788721 [PHY]   pack_ul_tti_request SFN/Slot:516.7
avril 09 13:40:04 [0m1712662804.788734 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.800034 [NR_MAC]   (516/7)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.802407 [NR_MAC]     516.17 Scheduling pucch reception in  516.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.802441 [PHY]   pack_ul_tti_request SFN/Slot:516.17
avril 09 13:40:04 [0m1712662804.802452 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.803760 [PHY]   pack_ul_tti_request SFN/Slot:516.18
avril 09 13:40:04 [0m1712662804.805085 [PHY]   pack_ul_tti_request SFN/Slot:516.19
avril 09 13:40:04 [0m1712662804.812643 [NR_MAC]   (516/17)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.814938 [NR_MAC]     517. 7 Scheduling pucch reception in  517. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.814944 [PHY]   pack_ul_tti_request SFN/Slot:517.7
avril 09 13:40:04 [0m1712662804.814946 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.826254 [NR_MAC]   (517/7)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.828755 [NR_MAC]     517.17 Scheduling pucch reception in  517.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.828761 [PHY]   pack_ul_tti_request SFN/Slot:517.17
avril 09 13:40:04 [0m1712662804.828762 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.829974 [PHY]   pack_ul_tti_request SFN/Slot:517.18
avril 09 13:40:04 [0m1712662804.831138 [PHY]   pack_ul_tti_request SFN/Slot:517.19
avril 09 13:40:04 [0m1712662804.838969 [NR_MAC]   (517/17)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.841461 [NR_MAC]     518. 7 Scheduling pucch reception in  518. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.841469 [PHY]   pack_ul_tti_request SFN/Slot:518.7
avril 09 13:40:04 [0m1712662804.841472 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.852893 [NR_MAC]   (518/7)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.855218 [NR_MAC]     518.17 Scheduling pucch reception in  518.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.855225 [PHY]   pack_ul_tti_request SFN/Slot:518.17
avril 09 13:40:04 [0m1712662804.855227 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.856408 [PHY]   pack_ul_tti_request SFN/Slot:518.18
avril 09 13:40:04 [0m1712662804.857670 [PHY]   pack_ul_tti_request SFN/Slot:518.19
avril 09 13:40:04 [0m1712662804.858873 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 519/0 
avril 09 13:40:04 [0m1712662804.865379 [NR_MAC]   (518/17)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.867901 [NR_MAC]   pucch_acknack  519. 7 Scheduling pucch reception in  519. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.867906 [PHY]   pack_ul_tti_request SFN/Slot:519.7
avril 09 13:40:04 [0m1712662804.867908 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.879529 [NR_MAC]   (519/7)uci_01->pduBitmap:3
avril 09 13:40:04 [0m1712662804.882024 [NR_MAC]     519.17 Scheduling pucch reception in  519.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.882032 [PHY]   pack_ul_tti_request SFN/Slot:519.17
avril 09 13:40:04 [0m1712662804.882035 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.883144 [PHY]   pack_ul_tti_request SFN/Slot:519.18
avril 09 13:40:04 [0m1712662804.884443 [PHY]   pack_ul_tti_request SFN/Slot:519.19
avril 09 13:40:04 [0m1712662804.892594 [NR_MAC]   (519/17)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.895013 [NR_MAC]     520. 7 Scheduling pucch reception in  520. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.895021 [PHY]   pack_ul_tti_request SFN/Slot:520.7
avril 09 13:40:04 [0m1712662804.895023 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.897008 [NR_MAC]     520. 8 Scheduling pucch reception in  520. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:04 [0m1712662804.897023 [PHY]   pack_ul_tti_request SFN/Slot:520.8
avril 09 13:40:04 [0m1712662804.897027 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:04 [0m1712662804.906311 [NR_MAC]   (520/7)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.908926 [NR_MAC]     520.17 Scheduling pucch reception in  520.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.908933 [PHY]   pack_ul_tti_request SFN/Slot:520.17
avril 09 13:40:04 [0m1712662804.908935 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.910045 [PHY]   pack_ul_tti_request SFN/Slot:520.18
avril 09 13:40:04 [0m1712662804.911278 [PHY]   pack_ul_tti_request SFN/Slot:520.19
avril 09 13:40:04 [0m1712662804.919100 [NR_MAC]   (520/17)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.921807 [NR_MAC]     521. 7 Scheduling pucch reception in  521. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.921837 [PHY]   pack_ul_tti_request SFN/Slot:521.7
avril 09 13:40:04 [0m1712662804.921839 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.932792 [NR_MAC]   (521/7)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.935050 [NR_MAC]     521.17 Scheduling pucch reception in  521.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.935057 [PHY]   pack_ul_tti_request SFN/Slot:521.17
avril 09 13:40:04 [0m1712662804.935059 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.936156 [PHY]   pack_ul_tti_request SFN/Slot:521.18
avril 09 13:40:04 [0m1712662804.937499 [PHY]   pack_ul_tti_request SFN/Slot:521.19
avril 09 13:40:04 [0m1712662804.945067 [NR_MAC]   (521/17)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.947732 [NR_MAC]     522. 7 Scheduling pucch reception in  522. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.947738 [PHY]   pack_ul_tti_request SFN/Slot:522.7
avril 09 13:40:04 [0m1712662804.947740 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.959237 [NR_MAC]   (522/7)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.961784 [NR_MAC]     522.17 Scheduling pucch reception in  522.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.961834 [PHY]   pack_ul_tti_request SFN/Slot:522.17
avril 09 13:40:04 [0m1712662804.961847 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.962963 [PHY]   pack_ul_tti_request SFN/Slot:522.18
avril 09 13:40:04 [0m1712662804.964228 [PHY]   pack_ul_tti_request SFN/Slot:522.19
avril 09 13:40:04 [0m1712662804.971921 [NR_MAC]   (522/17)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.974300 [NR_MAC]     523. 7 Scheduling pucch reception in  523. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.974309 [PHY]   pack_ul_tti_request SFN/Slot:523.7
avril 09 13:40:04 [0m1712662804.974311 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.985956 [NR_MAC]   (523/7)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662804.988319 [NR_MAC]     523.17 Scheduling pucch reception in  523.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662804.988326 [PHY]   pack_ul_tti_request SFN/Slot:523.17
avril 09 13:40:04 [0m1712662804.988328 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:04 [0m1712662804.989646 [PHY]   pack_ul_tti_request SFN/Slot:523.18
avril 09 13:40:04 [0m1712662804.990791 [PHY]   pack_ul_tti_request SFN/Slot:523.19
avril 09 13:40:04 [0m1712662804.998513 [NR_MAC]   (523/17)uci_01->pduBitmap:1
avril 09 13:40:04 [0m1712662805.001026 [NR_MAC]     524. 7 Scheduling pucch reception in  524. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:04 [0m1712662805.001035 [PHY]   pack_ul_tti_request SFN/Slot:524.7
avril 09 13:40:04 [0m1712662805.001038 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.012329 [NR_MAC]   (524/7)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.014937 [NR_MAC]     524.17 Scheduling pucch reception in  524.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.014945 [PHY]   pack_ul_tti_request SFN/Slot:524.17
avril 09 13:40:05 [0m1712662805.014948 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.016060 [PHY]   pack_ul_tti_request SFN/Slot:524.18
avril 09 13:40:05 [0m1712662805.017362 [PHY]   pack_ul_tti_request SFN/Slot:524.19
avril 09 13:40:05 [0m1712662805.024977 [NR_MAC]   (524/17)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.027596 [NR_MAC]     525. 7 Scheduling pucch reception in  525. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.027604 [PHY]   pack_ul_tti_request SFN/Slot:525.7
avril 09 13:40:05 [0m1712662805.027607 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.038879 [NR_MAC]   (525/7)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.041260 [NR_MAC]     525.17 Scheduling pucch reception in  525.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.041266 [PHY]   pack_ul_tti_request SFN/Slot:525.17
avril 09 13:40:05 [0m1712662805.041268 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.042455 [PHY]   pack_ul_tti_request SFN/Slot:525.18
avril 09 13:40:05 [0m1712662805.043728 [PHY]   pack_ul_tti_request SFN/Slot:525.19
avril 09 13:40:05 [0m1712662805.051314 [NR_MAC]   (525/17)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.054067 [NR_MAC]     526. 7 Scheduling pucch reception in  526. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.054073 [PHY]   pack_ul_tti_request SFN/Slot:526.7
avril 09 13:40:05 [0m1712662805.054075 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.065113 [NR_MAC]   (526/7)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.067802 [NR_MAC]     526.17 Scheduling pucch reception in  526.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.067808 [PHY]   pack_ul_tti_request SFN/Slot:526.17
avril 09 13:40:05 [0m1712662805.067809 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.069000 [PHY]   pack_ul_tti_request SFN/Slot:526.18
avril 09 13:40:05 [0m1712662805.070094 [PHY]   pack_ul_tti_request SFN/Slot:526.19
avril 09 13:40:05 [0m1712662805.078153 [NR_MAC]   (526/17)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.080759 [NR_MAC]     527. 7 Scheduling pucch reception in  527. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.080766 [PHY]   pack_ul_tti_request SFN/Slot:527.7
avril 09 13:40:05 [0m1712662805.080768 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.092053 [NR_MAC]   (527/7)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.094654 [NR_MAC]     527.17 Scheduling pucch reception in  527.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.094698 [PHY]   pack_ul_tti_request SFN/Slot:527.17
avril 09 13:40:05 [0m1712662805.094710 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.095897 [PHY]   pack_ul_tti_request SFN/Slot:527.18
avril 09 13:40:05 [0m1712662805.097079 [PHY]   pack_ul_tti_request SFN/Slot:527.19
avril 09 13:40:05 [0m1712662805.104645 [NR_MAC]   (527/17)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.107183 [NR_MAC]     528. 7 Scheduling pucch reception in  528. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.107191 [PHY]   pack_ul_tti_request SFN/Slot:528.7
avril 09 13:40:05 [0m1712662805.107204 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.109208 [NR_MAC]     528. 8 Scheduling pucch reception in  528. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:05 [0m1712662805.109214 [PHY]   pack_ul_tti_request SFN/Slot:528.8
avril 09 13:40:05 [0m1712662805.109215 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:05 [0m1712662805.118473 [NR_MAC]   (528/7)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.120907 [NR_MAC]     528.17 Scheduling pucch reception in  528.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.120915 [PHY]   pack_ul_tti_request SFN/Slot:528.17
avril 09 13:40:05 [0m1712662805.120917 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.122095 [PHY]   pack_ul_tti_request SFN/Slot:528.18
avril 09 13:40:05 [0m1712662805.123248 [PHY]   pack_ul_tti_request SFN/Slot:528.19
avril 09 13:40:05 [0m1712662805.124594 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 529/0 
avril 09 13:40:05 [0m1712662805.131026 [NR_MAC]   (528/17)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.133691 [NR_MAC]   pucch_acknack  529. 7 Scheduling pucch reception in  529. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.133736 [PHY]   pack_ul_tti_request SFN/Slot:529.7
avril 09 13:40:05 [0m1712662805.133739 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.145189 [NR_MAC]   (529/7)uci_01->pduBitmap:3
avril 09 13:40:05 [0m1712662805.147656 [NR_MAC]     529.17 Scheduling pucch reception in  529.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.147698 [PHY]   pack_ul_tti_request SFN/Slot:529.17
avril 09 13:40:05 [0m1712662805.147711 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.148889 [PHY]   pack_ul_tti_request SFN/Slot:529.18
avril 09 13:40:05 [0m1712662805.150007 [PHY]   pack_ul_tti_request SFN/Slot:529.19
avril 09 13:40:05 [0m1712662805.157870 [NR_MAC]   (529/17)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.160332 [NR_MAC]     530. 7 Scheduling pucch reception in  530. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.160340 [PHY]   pack_ul_tti_request SFN/Slot:530.7
avril 09 13:40:05 [0m1712662805.160342 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.171473 [NR_MAC]   (530/7)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.173817 [NR_MAC]     530.17 Scheduling pucch reception in  530.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.173825 [PHY]   pack_ul_tti_request SFN/Slot:530.17
avril 09 13:40:05 [0m1712662805.173827 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.174918 [PHY]   pack_ul_tti_request SFN/Slot:530.18
avril 09 13:40:05 [0m1712662805.176044 [PHY]   pack_ul_tti_request SFN/Slot:530.19
avril 09 13:40:05 [0m1712662805.183891 [NR_MAC]   (530/17)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.186316 [NR_MAC]     531. 7 Scheduling pucch reception in  531. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.186324 [PHY]   pack_ul_tti_request SFN/Slot:531.7
avril 09 13:40:05 [0m1712662805.186326 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.197091 [NR_MAC]   (531/7)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.199692 [NR_MAC]     531.17 Scheduling pucch reception in  531.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.199728 [PHY]   pack_ul_tti_request SFN/Slot:531.17
avril 09 13:40:05 [0m1712662805.199739 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.200926 [PHY]   pack_ul_tti_request SFN/Slot:531.18
avril 09 13:40:05 [0m1712662805.202009 [PHY]   pack_ul_tti_request SFN/Slot:531.19
avril 09 13:40:05 [0m1712662805.209875 [NR_MAC]   (531/17)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.212409 [NR_MAC]     532. 7 Scheduling pucch reception in  532. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.212416 [PHY]   pack_ul_tti_request SFN/Slot:532.7
avril 09 13:40:05 [0m1712662805.212418 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.223961 [NR_MAC]   (532/7)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.226532 [NR_MAC]     532.17 Scheduling pucch reception in  532.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.226541 [PHY]   pack_ul_tti_request SFN/Slot:532.17
avril 09 13:40:05 [0m1712662805.226544 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.227725 [PHY]   pack_ul_tti_request SFN/Slot:532.18
avril 09 13:40:05 [0m1712662805.228960 [PHY]   pack_ul_tti_request SFN/Slot:532.19
avril 09 13:40:05 [0m1712662805.236927 [NR_MAC]   (532/17)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.239165 [NR_MAC]     533. 7 Scheduling pucch reception in  533. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.239172 [PHY]   pack_ul_tti_request SFN/Slot:533.7
avril 09 13:40:05 [0m1712662805.239175 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.250538 [NR_MAC]   (533/7)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.252922 [NR_MAC]     533.17 Scheduling pucch reception in  533.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.252930 [PHY]   pack_ul_tti_request SFN/Slot:533.17
avril 09 13:40:05 [0m1712662805.252933 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.254017 [PHY]   pack_ul_tti_request SFN/Slot:533.18
avril 09 13:40:05 [0m1712662805.255302 [PHY]   pack_ul_tti_request SFN/Slot:533.19
avril 09 13:40:05 [0m1712662805.262934 [NR_MAC]   (533/17)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.265401 [NR_MAC]     534. 7 Scheduling pucch reception in  534. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.265409 [PHY]   pack_ul_tti_request SFN/Slot:534.7
avril 09 13:40:05 [0m1712662805.265410 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.276888 [NR_MAC]   (534/7)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.279270 [NR_MAC]     534.17 Scheduling pucch reception in  534.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.279278 [PHY]   pack_ul_tti_request SFN/Slot:534.17
avril 09 13:40:05 [0m1712662805.279281 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.280368 [PHY]   pack_ul_tti_request SFN/Slot:534.18
avril 09 13:40:05 [0m1712662805.281718 [PHY]   pack_ul_tti_request SFN/Slot:534.19
avril 09 13:40:05 [0m1712662805.289591 [NR_MAC]   (534/17)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.291946 [NR_MAC]     535. 7 Scheduling pucch reception in  535. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.291953 [PHY]   pack_ul_tti_request SFN/Slot:535.7
avril 09 13:40:05 [0m1712662805.291955 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.303138 [NR_MAC]   (535/7)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.305733 [NR_MAC]     535.17 Scheduling pucch reception in  535.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.305779 [PHY]   pack_ul_tti_request SFN/Slot:535.17
avril 09 13:40:05 [0m1712662805.305792 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.306924 [PHY]   pack_ul_tti_request SFN/Slot:535.18
avril 09 13:40:05 [0m1712662805.308108 [PHY]   pack_ul_tti_request SFN/Slot:535.19
avril 09 13:40:05 [0m1712662805.315910 [NR_MAC]   (535/17)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.317216 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 536/6 
avril 09 13:40:05 [0m1712662805.318365 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 536/7 
avril 09 13:40:05 [0m1712662805.318369 [NR_MAC]     536. 7 Scheduling pucch reception in  536. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.318384 [PHY]   pack_ul_tti_request SFN/Slot:536.7
avril 09 13:40:05 [0m1712662805.318385 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.320460 [NR_MAC]     536. 8 Scheduling pucch reception in  536. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:05 [0m1712662805.320466 [PHY]   pack_ul_tti_request SFN/Slot:536.8
avril 09 13:40:05 [0m1712662805.320467 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:05 [0m1712662805.329566 [NR_MAC]   (536/7)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.331976 [NR_MAC]   pucch_acknack  536.17 Scheduling pucch reception in  536.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.331984 [PHY]   pack_ul_tti_request SFN/Slot:536.17
avril 09 13:40:05 [0m1712662805.331988 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.333098 [PHY]   pack_ul_tti_request SFN/Slot:536.18
avril 09 13:40:05 [0m1712662805.334458 [PHY]   pack_ul_tti_request SFN/Slot:536.19
avril 09 13:40:05 [0m1712662805.342227 [NR_MAC]   (536/17)uci_01->pduBitmap:3
avril 09 13:40:05 [0m1712662805.344768 [NR_MAC]     537. 7 Scheduling pucch reception in  537. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.344776 [PHY]   pack_ul_tti_request SFN/Slot:537.7
avril 09 13:40:05 [0m1712662805.344780 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.355970 [NR_MAC]   (537/7)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.358564 [NR_MAC]     537.17 Scheduling pucch reception in  537.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.358571 [PHY]   pack_ul_tti_request SFN/Slot:537.17
avril 09 13:40:05 [0m1712662805.358574 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.359742 [PHY]   pack_ul_tti_request SFN/Slot:537.18
avril 09 13:40:05 [0m1712662805.360917 [PHY]   pack_ul_tti_request SFN/Slot:537.19
avril 09 13:40:05 [0m1712662805.368595 [NR_MAC]   (537/17)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.371227 [NR_MAC]     538. 7 Scheduling pucch reception in  538. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.371241 [PHY]   pack_ul_tti_request SFN/Slot:538.7
avril 09 13:40:05 [0m1712662805.371244 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.382872 [NR_MAC]   (538/7)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.385126 [NR_MAC]     538.17 Scheduling pucch reception in  538.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.385133 [PHY]   pack_ul_tti_request SFN/Slot:538.17
avril 09 13:40:05 [0m1712662805.385135 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.386241 [PHY]   pack_ul_tti_request SFN/Slot:538.18
avril 09 13:40:05 [0m1712662805.387572 [PHY]   pack_ul_tti_request SFN/Slot:538.19
avril 09 13:40:05 [0m1712662805.388829 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 539/0 
avril 09 13:40:05 [0m1712662805.395304 [NR_MAC]   (538/17)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.397717 [NR_MAC]   pucch_acknack  539. 7 Scheduling pucch reception in  539. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.397726 [PHY]   pack_ul_tti_request SFN/Slot:539.7
avril 09 13:40:05 [0m1712662805.397728 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.409078 [NR_MAC]   (539/7)uci_01->pduBitmap:3
avril 09 13:40:05 [0m1712662805.411514 [NR_MAC]     539.17 Scheduling pucch reception in  539.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.411520 [PHY]   pack_ul_tti_request SFN/Slot:539.17
avril 09 13:40:05 [0m1712662805.411522 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.412756 [PHY]   pack_ul_tti_request SFN/Slot:539.18
avril 09 13:40:05 [0m1712662805.413967 [PHY]   pack_ul_tti_request SFN/Slot:539.19
avril 09 13:40:05 [0m1712662805.422248 [NR_MAC]   (539/17)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.424869 [NR_MAC]     540. 7 Scheduling pucch reception in  540. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.424876 [PHY]   pack_ul_tti_request SFN/Slot:540.7
avril 09 13:40:05 [0m1712662805.424879 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.435997 [NR_MAC]   (540/7)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.438635 [NR_MAC]     540.17 Scheduling pucch reception in  540.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.438664 [PHY]   pack_ul_tti_request SFN/Slot:540.17
avril 09 13:40:05 [0m1712662805.438666 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.439896 [PHY]   pack_ul_tti_request SFN/Slot:540.18
avril 09 13:40:05 [0m1712662805.441033 [PHY]   pack_ul_tti_request SFN/Slot:540.19
avril 09 13:40:05 [0m1712662805.448924 [NR_MAC]   (540/17)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.451153 [NR_MAC]     541. 7 Scheduling pucch reception in  541. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.451161 [PHY]   pack_ul_tti_request SFN/Slot:541.7
avril 09 13:40:05 [0m1712662805.451163 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.462441 [NR_MAC]   (541/7)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.464871 [NR_MAC]     541.17 Scheduling pucch reception in  541.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.464908 [PHY]   pack_ul_tti_request SFN/Slot:541.17
avril 09 13:40:05 [0m1712662805.464910 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.465957 [PHY]   pack_ul_tti_request SFN/Slot:541.18
avril 09 13:40:05 [0m1712662805.467264 [PHY]   pack_ul_tti_request SFN/Slot:541.19
avril 09 13:40:05 [0m1712662805.475205 [NR_MAC]   (541/17)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.477780 [NR_MAC]     542. 7 Scheduling pucch reception in  542. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.477786 [PHY]   pack_ul_tti_request SFN/Slot:542.7
avril 09 13:40:05 [0m1712662805.477788 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.488819 [NR_MAC]   (542/7)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.491033 [NR_MAC]     542.17 Scheduling pucch reception in  542.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.491038 [PHY]   pack_ul_tti_request SFN/Slot:542.17
avril 09 13:40:05 [0m1712662805.491039 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.492238 [PHY]   pack_ul_tti_request SFN/Slot:542.18
avril 09 13:40:05 [0m1712662805.493482 [PHY]   pack_ul_tti_request SFN/Slot:542.19
avril 09 13:40:05 [0m1712662805.501125 [NR_MAC]   (542/17)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.503681 [NR_MAC]     543. 7 Scheduling pucch reception in  543. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.503690 [PHY]   pack_ul_tti_request SFN/Slot:543.7
avril 09 13:40:05 [0m1712662805.503694 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.514953 [NR_MAC]   (543/7)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.517545 [NR_MAC]     543.17 Scheduling pucch reception in  543.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.517581 [PHY]   pack_ul_tti_request SFN/Slot:543.17
avril 09 13:40:05 [0m1712662805.517584 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.518736 [PHY]   pack_ul_tti_request SFN/Slot:543.18
avril 09 13:40:05 [0m1712662805.519889 [PHY]   pack_ul_tti_request SFN/Slot:543.19
avril 09 13:40:05 [0m1712662805.527844 [NR_MAC]   (543/17)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.530077 [NR_MAC]     544. 7 Scheduling pucch reception in  544. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.530084 [PHY]   pack_ul_tti_request SFN/Slot:544.7
avril 09 13:40:05 [0m1712662805.530090 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.532341 [NR_MAC]     544. 8 Scheduling pucch reception in  544. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:05 [0m1712662805.532346 [PHY]   pack_ul_tti_request SFN/Slot:544.8
avril 09 13:40:05 [0m1712662805.532347 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:05 [0m1712662805.541107 [NR_MAC]   (544/7)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.543537 [NR_MAC]     544.17 Scheduling pucch reception in  544.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.543571 [PHY]   pack_ul_tti_request SFN/Slot:544.17
avril 09 13:40:05 [0m1712662805.543584 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.544746 [PHY]   pack_ul_tti_request SFN/Slot:544.18
avril 09 13:40:05 [0m1712662805.545984 [PHY]   pack_ul_tti_request SFN/Slot:544.19
avril 09 13:40:05 [0m1712662805.553834 [NR_MAC]   (544/17)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.556041 [NR_MAC]     545. 7 Scheduling pucch reception in  545. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.556048 [PHY]   pack_ul_tti_request SFN/Slot:545.7
avril 09 13:40:05 [0m1712662805.556050 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.567447 [NR_MAC]   (545/7)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.569926 [NR_MAC]     545.17 Scheduling pucch reception in  545.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.569933 [PHY]   pack_ul_tti_request SFN/Slot:545.17
avril 09 13:40:05 [0m1712662805.569936 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.571030 [PHY]   pack_ul_tti_request SFN/Slot:545.18
avril 09 13:40:05 [0m1712662805.572177 [PHY]   pack_ul_tti_request SFN/Slot:545.19
avril 09 13:40:05 [0m1712662805.580071 [NR_MAC]   (545/17)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.582479 [NR_MAC]     546. 7 Scheduling pucch reception in  546. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.582484 [PHY]   pack_ul_tti_request SFN/Slot:546.7
avril 09 13:40:05 [0m1712662805.582485 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.593874 [NR_MAC]   (546/7)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.596186 [NR_MAC]     546.17 Scheduling pucch reception in  546.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.596190 [PHY]   pack_ul_tti_request SFN/Slot:546.17
avril 09 13:40:05 [0m1712662805.596192 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.597516 [PHY]   pack_ul_tti_request SFN/Slot:546.18
avril 09 13:40:05 [0m1712662805.598753 [PHY]   pack_ul_tti_request SFN/Slot:546.19
avril 09 13:40:05 [0m1712662805.606625 [NR_MAC]   (546/17)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.608956 [NR_MAC]     547. 7 Scheduling pucch reception in  547. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.608962 [PHY]   pack_ul_tti_request SFN/Slot:547.7
avril 09 13:40:05 [0m1712662805.608965 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.620400 [NR_MAC]   (547/7)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.622944 [NR_MAC]     547.17 Scheduling pucch reception in  547.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.622951 [PHY]   pack_ul_tti_request SFN/Slot:547.17
avril 09 13:40:05 [0m1712662805.622973 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.623991 [PHY]   pack_ul_tti_request SFN/Slot:547.18
avril 09 13:40:05 [0m1712662805.625272 [PHY]   pack_ul_tti_request SFN/Slot:547.19
avril 09 13:40:05 [0m1712662805.632791 [NR_MAC]   (547/17)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.635274 [NR_MAC]     548. 7 Scheduling pucch reception in  548. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.635285 [PHY]   pack_ul_tti_request SFN/Slot:548.7
avril 09 13:40:05 [0m1712662805.635289 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.646501 [NR_MAC]   (548/7)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.648929 [NR_MAC]     548.17 Scheduling pucch reception in  548.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.648951 [PHY]   pack_ul_tti_request SFN/Slot:548.17
avril 09 13:40:05 [0m1712662805.648957 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.650063 [PHY]   pack_ul_tti_request SFN/Slot:548.18
avril 09 13:40:05 [0m1712662805.651345 [PHY]   pack_ul_tti_request SFN/Slot:548.19
avril 09 13:40:05 [0m1712662805.652459 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 549/0 
avril 09 13:40:05 [0m1712662805.659133 [NR_MAC]   (548/17)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.661754 [NR_MAC]   pucch_acknack  549. 7 Scheduling pucch reception in  549. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.661764 [PHY]   pack_ul_tti_request SFN/Slot:549.7
avril 09 13:40:05 [0m1712662805.661767 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.673218 [NR_MAC]   (549/7)uci_01->pduBitmap:3
avril 09 13:40:05 [0m1712662805.675887 [NR_MAC]     549.17 Scheduling pucch reception in  549.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.675893 [PHY]   pack_ul_tti_request SFN/Slot:549.17
avril 09 13:40:05 [0m1712662805.675896 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.677008 [PHY]   pack_ul_tti_request SFN/Slot:549.18
avril 09 13:40:05 [0m1712662805.678250 [PHY]   pack_ul_tti_request SFN/Slot:549.19
avril 09 13:40:05 [0m1712662805.686250 [NR_MAC]   (549/17)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.688743 [NR_MAC]     550. 7 Scheduling pucch reception in  550. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.688747 [PHY]   pack_ul_tti_request SFN/Slot:550.7
avril 09 13:40:05 [0m1712662805.688748 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.699898 [NR_MAC]   (550/7)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.702288 [NR_MAC]     550.17 Scheduling pucch reception in  550.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.702292 [PHY]   pack_ul_tti_request SFN/Slot:550.17
avril 09 13:40:05 [0m1712662805.702295 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.703472 [PHY]   pack_ul_tti_request SFN/Slot:550.18
avril 09 13:40:05 [0m1712662805.704738 [PHY]   pack_ul_tti_request SFN/Slot:550.19
avril 09 13:40:05 [0m1712662805.712482 [NR_MAC]   (550/17)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.714893 [NR_MAC]     551. 7 Scheduling pucch reception in  551. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.714901 [PHY]   pack_ul_tti_request SFN/Slot:551.7
avril 09 13:40:05 [0m1712662805.714903 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.726156 [NR_MAC]   (551/7)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.728520 [NR_MAC]     551.17 Scheduling pucch reception in  551.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.728527 [PHY]   pack_ul_tti_request SFN/Slot:551.17
avril 09 13:40:05 [0m1712662805.728529 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.729689 [PHY]   pack_ul_tti_request SFN/Slot:551.18
avril 09 13:40:05 [0m1712662805.730924 [PHY]   pack_ul_tti_request SFN/Slot:551.19
avril 09 13:40:05 [0m1712662805.738829 [NR_MAC]   (551/17)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.741104 [NR_MAC]     552. 7 Scheduling pucch reception in  552. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.741116 [PHY]   pack_ul_tti_request SFN/Slot:552.7
avril 09 13:40:05 [0m1712662805.741119 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.743309 [NR_MAC]     552. 8 Scheduling pucch reception in  552. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:05 [0m1712662805.743314 [PHY]   pack_ul_tti_request SFN/Slot:552.8
avril 09 13:40:05 [0m1712662805.743315 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:05 [0m1712662805.752347 [NR_MAC]   (552/7)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.754829 [NR_MAC]     552.17 Scheduling pucch reception in  552.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.754839 [PHY]   pack_ul_tti_request SFN/Slot:552.17
avril 09 13:40:05 [0m1712662805.754842 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.756034 [PHY]   pack_ul_tti_request SFN/Slot:552.18
avril 09 13:40:05 [0m1712662805.757289 [PHY]   pack_ul_tti_request SFN/Slot:552.19
avril 09 13:40:05 [0m1712662805.765124 [NR_MAC]   (552/17)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.767672 [NR_MAC]     553. 7 Scheduling pucch reception in  553. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.767679 [PHY]   pack_ul_tti_request SFN/Slot:553.7
avril 09 13:40:05 [0m1712662805.767681 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.779139 [NR_MAC]   (553/7)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.781762 [NR_MAC]     553.17 Scheduling pucch reception in  553.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.781768 [PHY]   pack_ul_tti_request SFN/Slot:553.17
avril 09 13:40:05 [0m1712662805.781769 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.782891 [PHY]   pack_ul_tti_request SFN/Slot:553.18
avril 09 13:40:05 [0m1712662805.784017 [PHY]   pack_ul_tti_request SFN/Slot:553.19
avril 09 13:40:05 [0m1712662805.791966 [NR_MAC]   (553/17)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.794432 [NR_MAC]     554. 7 Scheduling pucch reception in  554. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.794454 [PHY]   pack_ul_tti_request SFN/Slot:554.7
avril 09 13:40:05 [0m1712662805.794458 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.805848 [NR_MAC]   (554/7)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.808121 [NR_MAC]     554.17 Scheduling pucch reception in  554.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.808129 [PHY]   pack_ul_tti_request SFN/Slot:554.17
avril 09 13:40:05 [0m1712662805.808132 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.809301 [PHY]   pack_ul_tti_request SFN/Slot:554.18
avril 09 13:40:05 [0m1712662805.810572 [PHY]   pack_ul_tti_request SFN/Slot:554.19
avril 09 13:40:05 [0m1712662805.818081 [NR_MAC]   (554/17)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.820564 [NR_MAC]     555. 7 Scheduling pucch reception in  555. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.820575 [PHY]   pack_ul_tti_request SFN/Slot:555.7
avril 09 13:40:05 [0m1712662805.820578 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.832004 [NR_MAC]   (555/7)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.834513 [NR_MAC]     555.17 Scheduling pucch reception in  555.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.834520 [PHY]   pack_ul_tti_request SFN/Slot:555.17
avril 09 13:40:05 [0m1712662805.834522 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.835696 [PHY]   pack_ul_tti_request SFN/Slot:555.18
avril 09 13:40:05 [0m1712662805.836950 [PHY]   pack_ul_tti_request SFN/Slot:555.19
avril 09 13:40:05 [0m1712662805.844956 [NR_MAC]   (555/17)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.847614 [NR_MAC]     556. 7 Scheduling pucch reception in  556. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.847654 [PHY]   pack_ul_tti_request SFN/Slot:556.7
avril 09 13:40:05 [0m1712662805.847669 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.858819 [NR_MAC]   (556/7)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.861170 [NR_MAC]     556.17 Scheduling pucch reception in  556.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.861176 [PHY]   pack_ul_tti_request SFN/Slot:556.17
avril 09 13:40:05 [0m1712662805.861178 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.862466 [PHY]   pack_ul_tti_request SFN/Slot:556.18
avril 09 13:40:05 [0m1712662805.863775 [PHY]   pack_ul_tti_request SFN/Slot:556.19
avril 09 13:40:05 [0m1712662805.871405 [NR_MAC]   (556/17)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.873936 [NR_MAC]     557. 7 Scheduling pucch reception in  557. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.873946 [PHY]   pack_ul_tti_request SFN/Slot:557.7
avril 09 13:40:05 [0m1712662805.873948 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.885228 [NR_MAC]   (557/7)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.887754 [NR_MAC]     557.17 Scheduling pucch reception in  557.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.887765 [PHY]   pack_ul_tti_request SFN/Slot:557.17
avril 09 13:40:05 [0m1712662805.887768 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.888791 [PHY]   pack_ul_tti_request SFN/Slot:557.18
avril 09 13:40:05 [0m1712662805.890041 [PHY]   pack_ul_tti_request SFN/Slot:557.19
avril 09 13:40:05 [0m1712662805.897960 [NR_MAC]   (557/17)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.900611 [NR_MAC]     558. 7 Scheduling pucch reception in  558. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.900623 [PHY]   pack_ul_tti_request SFN/Slot:558.7
avril 09 13:40:05 [0m1712662805.900627 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.912017 [NR_MAC]   (558/7)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.914398 [NR_MAC]     558.17 Scheduling pucch reception in  558.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.914423 [PHY]   pack_ul_tti_request SFN/Slot:558.17
avril 09 13:40:05 [0m1712662805.914425 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.915542 [PHY]   pack_ul_tti_request SFN/Slot:558.18
avril 09 13:40:05 [0m1712662805.916713 [PHY]   pack_ul_tti_request SFN/Slot:558.19
avril 09 13:40:05 [0m1712662805.917859 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 559/0 
avril 09 13:40:05 [0m1712662805.924081 [NR_MAC]   (558/17)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.926396 [NR_MAC]   pucch_acknack  559. 7 Scheduling pucch reception in  559. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.926406 [PHY]   pack_ul_tti_request SFN/Slot:559.7
avril 09 13:40:05 [0m1712662805.926409 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.937713 [NR_MAC]   (559/7)uci_01->pduBitmap:3
avril 09 13:40:05 [0m1712662805.940017 [NR_MAC]     559.17 Scheduling pucch reception in  559.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.940027 [PHY]   pack_ul_tti_request SFN/Slot:559.17
avril 09 13:40:05 [0m1712662805.940029 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.941261 [PHY]   pack_ul_tti_request SFN/Slot:559.18
avril 09 13:40:05 [0m1712662805.942508 [PHY]   pack_ul_tti_request SFN/Slot:559.19
avril 09 13:40:05 [0m1712662805.950427 [NR_MAC]   (559/17)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.952959 [NR_MAC]     560. 7 Scheduling pucch reception in  560. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.952977 [PHY]   pack_ul_tti_request SFN/Slot:560.7
avril 09 13:40:05 [0m1712662805.952980 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.955073 [NR_MAC]     560. 8 Scheduling pucch reception in  560. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:05 [0m1712662805.955089 [PHY]   pack_ul_tti_request SFN/Slot:560.8
avril 09 13:40:05 [0m1712662805.955096 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:05 [0m1712662805.964306 [NR_MAC]   (560/7)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.966924 [NR_MAC]     560.17 Scheduling pucch reception in  560.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.966930 [PHY]   pack_ul_tti_request SFN/Slot:560.17
avril 09 13:40:05 [0m1712662805.966931 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.967978 [PHY]   pack_ul_tti_request SFN/Slot:560.18
avril 09 13:40:05 [0m1712662805.969299 [PHY]   pack_ul_tti_request SFN/Slot:560.19
avril 09 13:40:05 [0m1712662805.977383 [NR_MAC]   (560/17)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.979930 [NR_MAC]     561. 7 Scheduling pucch reception in  561. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.979936 [PHY]   pack_ul_tti_request SFN/Slot:561.7
avril 09 13:40:05 [0m1712662805.979938 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.991277 [NR_MAC]   (561/7)uci_01->pduBitmap:1
avril 09 13:40:05 [0m1712662805.993818 [NR_MAC]     561.17 Scheduling pucch reception in  561.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:05 [0m1712662805.993823 [PHY]   pack_ul_tti_request SFN/Slot:561.17
avril 09 13:40:05 [0m1712662805.993824 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:05 [0m1712662805.994979 [PHY]   pack_ul_tti_request SFN/Slot:561.18
avril 09 13:40:05 [0m1712662805.996135 [PHY]   pack_ul_tti_request SFN/Slot:561.19
avril 09 13:40:06 [0m1712662806.004143 [NR_MAC]   (561/17)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.006777 [NR_MAC]     562. 7 Scheduling pucch reception in  562. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.006784 [PHY]   pack_ul_tti_request SFN/Slot:562.7
avril 09 13:40:06 [0m1712662806.006786 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.018025 [NR_MAC]   (562/7)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.020594 [NR_MAC]     562.17 Scheduling pucch reception in  562.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.020622 [PHY]   pack_ul_tti_request SFN/Slot:562.17
avril 09 13:40:06 [0m1712662806.020624 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.021757 [PHY]   pack_ul_tti_request SFN/Slot:562.18
avril 09 13:40:06 [0m1712662806.023011 [PHY]   pack_ul_tti_request SFN/Slot:562.19
avril 09 13:40:06 [0m1712662806.030951 [NR_MAC]   (562/17)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.033337 [NR_MAC]     563. 7 Scheduling pucch reception in  563. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.033343 [PHY]   pack_ul_tti_request SFN/Slot:563.7
avril 09 13:40:06 [0m1712662806.033345 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.044833 [NR_MAC]   (563/7)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.047109 [NR_MAC]     563.17 Scheduling pucch reception in  563.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.047114 [PHY]   pack_ul_tti_request SFN/Slot:563.17
avril 09 13:40:06 [0m1712662806.047115 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.048283 [PHY]   pack_ul_tti_request SFN/Slot:563.18
avril 09 13:40:06 [0m1712662806.049555 [PHY]   pack_ul_tti_request SFN/Slot:563.19
avril 09 13:40:06 [0m1712662806.057785 [NR_MAC]   (563/17)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.060053 [NR_MAC]     564. 7 Scheduling pucch reception in  564. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.060060 [PHY]   pack_ul_tti_request SFN/Slot:564.7
avril 09 13:40:06 [0m1712662806.060064 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.071479 [NR_MAC]   (564/7)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.073926 [NR_MAC]     564.17 Scheduling pucch reception in  564.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.073931 [PHY]   pack_ul_tti_request SFN/Slot:564.17
avril 09 13:40:06 [0m1712662806.073932 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.075185 [PHY]   pack_ul_tti_request SFN/Slot:564.18
avril 09 13:40:06 [0m1712662806.076414 [PHY]   pack_ul_tti_request SFN/Slot:564.19
avril 09 13:40:06 [0m1712662806.084170 [NR_MAC]   (564/17)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.086945 [NR_MAC]     565. 7 Scheduling pucch reception in  565. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.086950 [PHY]   pack_ul_tti_request SFN/Slot:565.7
avril 09 13:40:06 [0m1712662806.086953 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.098306 [NR_MAC]   (565/7)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.100948 [NR_MAC]     565.17 Scheduling pucch reception in  565.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.100953 [PHY]   pack_ul_tti_request SFN/Slot:565.17
avril 09 13:40:06 [0m1712662806.100955 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.102059 [PHY]   pack_ul_tti_request SFN/Slot:565.18
avril 09 13:40:06 [0m1712662806.103262 [PHY]   pack_ul_tti_request SFN/Slot:565.19
avril 09 13:40:06 [0m1712662806.111047 [NR_MAC]   (565/17)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.113751 [NR_MAC]     566. 7 Scheduling pucch reception in  566. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.113779 [PHY]   pack_ul_tti_request SFN/Slot:566.7
avril 09 13:40:06 [0m1712662806.113782 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.124816 [NR_MAC]   (566/7)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.127196 [NR_MAC]     566.17 Scheduling pucch reception in  566.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.127200 [PHY]   pack_ul_tti_request SFN/Slot:566.17
avril 09 13:40:06 [0m1712662806.127202 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.128422 [PHY]   pack_ul_tti_request SFN/Slot:566.18
avril 09 13:40:06 [0m1712662806.129666 [PHY]   pack_ul_tti_request SFN/Slot:566.19
avril 09 13:40:06 [0m1712662806.137497 [NR_MAC]   (566/17)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.139948 [NR_MAC]     567. 7 Scheduling pucch reception in  567. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.139953 [PHY]   pack_ul_tti_request SFN/Slot:567.7
avril 09 13:40:06 [0m1712662806.139955 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.151120 [NR_MAC]   (567/7)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.153839 [NR_MAC]     567.17 Scheduling pucch reception in  567.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.153843 [PHY]   pack_ul_tti_request SFN/Slot:567.17
avril 09 13:40:06 [0m1712662806.153845 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.154971 [PHY]   pack_ul_tti_request SFN/Slot:567.18
avril 09 13:40:06 [0m1712662806.156171 [PHY]   pack_ul_tti_request SFN/Slot:567.19
avril 09 13:40:06 [0m1712662806.164299 [NR_MAC]   (567/17)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.166934 [NR_MAC]     568. 7 Scheduling pucch reception in  568. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.166940 [PHY]   pack_ul_tti_request SFN/Slot:568.7
avril 09 13:40:06 [0m1712662806.166942 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.169014 [NR_MAC]     568. 8 Scheduling pucch reception in  568. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:06 [0m1712662806.169021 [PHY]   pack_ul_tti_request SFN/Slot:568.8
avril 09 13:40:06 [0m1712662806.169022 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:06 [0m1712662806.178072 [NR_MAC]   (568/7)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.180727 [NR_MAC]     568.17 Scheduling pucch reception in  568.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.180765 [PHY]   pack_ul_tti_request SFN/Slot:568.17
avril 09 13:40:06 [0m1712662806.180767 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.181881 [PHY]   pack_ul_tti_request SFN/Slot:568.18
avril 09 13:40:06 [0m1712662806.183028 [PHY]   pack_ul_tti_request SFN/Slot:568.19
avril 09 13:40:06 [0m1712662806.184238 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 569/0 
avril 09 13:40:06 [0m1712662806.190845 [NR_MAC]   (568/17)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.193243 [NR_MAC]   pucch_acknack  569. 7 Scheduling pucch reception in  569. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.193247 [PHY]   pack_ul_tti_request SFN/Slot:569.7
avril 09 13:40:06 [0m1712662806.193249 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.204725 [NR_MAC]   (569/7)uci_01->pduBitmap:3
avril 09 13:40:06 [0m1712662806.207053 [NR_MAC]     569.17 Scheduling pucch reception in  569.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.207057 [PHY]   pack_ul_tti_request SFN/Slot:569.17
avril 09 13:40:06 [0m1712662806.207059 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.208142 [PHY]   pack_ul_tti_request SFN/Slot:569.18
avril 09 13:40:06 [0m1712662806.209404 [PHY]   pack_ul_tti_request SFN/Slot:569.19
avril 09 13:40:06 [0m1712662806.217136 [NR_MAC]   (569/17)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.219881 [NR_MAC]     570. 7 Scheduling pucch reception in  570. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.219888 [PHY]   pack_ul_tti_request SFN/Slot:570.7
avril 09 13:40:06 [0m1712662806.219891 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.231285 [NR_MAC]   (570/7)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.233948 [NR_MAC]     570.17 Scheduling pucch reception in  570.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.233956 [PHY]   pack_ul_tti_request SFN/Slot:570.17
avril 09 13:40:06 [0m1712662806.233959 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.235067 [PHY]   pack_ul_tti_request SFN/Slot:570.18
avril 09 13:40:06 [0m1712662806.236152 [PHY]   pack_ul_tti_request SFN/Slot:570.19
avril 09 13:40:06 [0m1712662806.244004 [NR_MAC]   (570/17)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.246564 [NR_MAC]     571. 7 Scheduling pucch reception in  571. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.246607 [PHY]   pack_ul_tti_request SFN/Slot:571.7
avril 09 13:40:06 [0m1712662806.246625 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.257774 [NR_MAC]   (571/7)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.260134 [NR_MAC]     571.17 Scheduling pucch reception in  571.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.260142 [PHY]   pack_ul_tti_request SFN/Slot:571.17
avril 09 13:40:06 [0m1712662806.260144 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.261467 [PHY]   pack_ul_tti_request SFN/Slot:571.18
avril 09 13:40:06 [0m1712662806.262615 [PHY]   pack_ul_tti_request SFN/Slot:571.19
avril 09 13:40:06 [0m1712662806.270269 [NR_MAC]   (571/17)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.272740 [NR_MAC]     572. 7 Scheduling pucch reception in  572. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.272759 [PHY]   pack_ul_tti_request SFN/Slot:572.7
avril 09 13:40:06 [0m1712662806.272762 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.283682 [NR_MAC]   (572/7)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.286012 [NR_MAC]     572.17 Scheduling pucch reception in  572.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.286020 [PHY]   pack_ul_tti_request SFN/Slot:572.17
avril 09 13:40:06 [0m1712662806.286022 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.287123 [PHY]   pack_ul_tti_request SFN/Slot:572.18
avril 09 13:40:06 [0m1712662806.288433 [PHY]   pack_ul_tti_request SFN/Slot:572.19
avril 09 13:40:06 [0m1712662806.296222 [NR_MAC]   (572/17)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.298787 [NR_MAC]     573. 7 Scheduling pucch reception in  573. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.298794 [PHY]   pack_ul_tti_request SFN/Slot:573.7
avril 09 13:40:06 [0m1712662806.298796 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.309920 [NR_MAC]   (573/7)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.312130 [NR_MAC]     573.17 Scheduling pucch reception in  573.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.312135 [PHY]   pack_ul_tti_request SFN/Slot:573.17
avril 09 13:40:06 [0m1712662806.312137 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.313232 [PHY]   pack_ul_tti_request SFN/Slot:573.18
avril 09 13:40:06 [0m1712662806.314539 [PHY]   pack_ul_tti_request SFN/Slot:573.19
avril 09 13:40:06 [0m1712662806.322002 [NR_MAC]   (573/17)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.323434 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 574/6 
avril 09 13:40:06 [0m1712662806.324631 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 574/7 
avril 09 13:40:06 [0m1712662806.324666 [NR_MAC]     574. 7 Scheduling pucch reception in  574. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.324751 [PHY]   pack_ul_tti_request SFN/Slot:574.7
avril 09 13:40:06 [0m1712662806.324774 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.336074 [NR_MAC]   (574/7)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.338696 [NR_MAC]   pucch_acknack  574.17 Scheduling pucch reception in  574.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.338702 [PHY]   pack_ul_tti_request SFN/Slot:574.17
avril 09 13:40:06 [0m1712662806.338704 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.339913 [PHY]   pack_ul_tti_request SFN/Slot:574.18
avril 09 13:40:06 [0m1712662806.341086 [PHY]   pack_ul_tti_request SFN/Slot:574.19
avril 09 13:40:06 [0m1712662806.349067 [NR_MAC]   (574/17)uci_01->pduBitmap:3
avril 09 13:40:06 [0m1712662806.351742 [NR_MAC]     575. 7 Scheduling pucch reception in  575. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.351773 [PHY]   pack_ul_tti_request SFN/Slot:575.7
avril 09 13:40:06 [0m1712662806.351776 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.363289 [NR_MAC]   (575/7)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.365673 [NR_MAC]     575.17 Scheduling pucch reception in  575.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.365704 [PHY]   pack_ul_tti_request SFN/Slot:575.17
avril 09 13:40:06 [0m1712662806.365718 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.366919 [PHY]   pack_ul_tti_request SFN/Slot:575.18
avril 09 13:40:06 [0m1712662806.368034 [PHY]   pack_ul_tti_request SFN/Slot:575.19
avril 09 13:40:06 [0m1712662806.375872 [NR_MAC]   (575/17)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.378120 [NR_MAC]     576. 7 Scheduling pucch reception in  576. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.378128 [PHY]   pack_ul_tti_request SFN/Slot:576.7
avril 09 13:40:06 [0m1712662806.378130 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.380495 [NR_MAC]     576. 8 Scheduling pucch reception in  576. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:06 [0m1712662806.380500 [PHY]   pack_ul_tti_request SFN/Slot:576.8
avril 09 13:40:06 [0m1712662806.380501 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:06 [0m1712662806.389392 [NR_MAC]   (576/7)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.391868 [NR_MAC]     576.17 Scheduling pucch reception in  576.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.391873 [PHY]   pack_ul_tti_request SFN/Slot:576.17
avril 09 13:40:06 [0m1712662806.391875 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.392954 [PHY]   pack_ul_tti_request SFN/Slot:576.18
avril 09 13:40:06 [0m1712662806.394119 [PHY]   pack_ul_tti_request SFN/Slot:576.19
avril 09 13:40:06 [0m1712662806.401802 [NR_MAC]   (576/17)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.404012 [NR_MAC]     577. 7 Scheduling pucch reception in  577. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.404019 [PHY]   pack_ul_tti_request SFN/Slot:577.7
avril 09 13:40:06 [0m1712662806.404021 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.415065 [NR_MAC]   (577/7)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.417429 [NR_MAC]     577.17 Scheduling pucch reception in  577.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.417463 [PHY]   pack_ul_tti_request SFN/Slot:577.17
avril 09 13:40:06 [0m1712662806.417482 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.418657 [PHY]   pack_ul_tti_request SFN/Slot:577.18
avril 09 13:40:06 [0m1712662806.419862 [PHY]   pack_ul_tti_request SFN/Slot:577.19
avril 09 13:40:06 [0m1712662806.427675 [NR_MAC]   (577/17)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.429984 [NR_MAC]     578. 7 Scheduling pucch reception in  578. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.429991 [PHY]   pack_ul_tti_request SFN/Slot:578.7
avril 09 13:40:06 [0m1712662806.429994 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.440950 [NR_MAC]   (578/7)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.443208 [NR_MAC]     578.17 Scheduling pucch reception in  578.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.443219 [PHY]   pack_ul_tti_request SFN/Slot:578.17
avril 09 13:40:06 [0m1712662806.443220 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.444359 [PHY]   pack_ul_tti_request SFN/Slot:578.18
avril 09 13:40:06 [0m1712662806.445635 [PHY]   pack_ul_tti_request SFN/Slot:578.19
avril 09 13:40:06 [0m1712662806.446982 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 579/0 
avril 09 13:40:06 [0m1712662806.453460 [NR_MAC]   (578/17)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.455927 [NR_MAC]   pucch_acknack  579. 7 Scheduling pucch reception in  579. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.455936 [PHY]   pack_ul_tti_request SFN/Slot:579.7
avril 09 13:40:06 [0m1712662806.455939 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.467046 [NR_MAC]   (579/7)uci_01->pduBitmap:3
avril 09 13:40:06 [0m1712662806.469553 [NR_MAC]     579.17 Scheduling pucch reception in  579.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.469560 [PHY]   pack_ul_tti_request SFN/Slot:579.17
avril 09 13:40:06 [0m1712662806.469571 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.470715 [PHY]   pack_ul_tti_request SFN/Slot:579.18
avril 09 13:40:06 [0m1712662806.471884 [PHY]   pack_ul_tti_request SFN/Slot:579.19
avril 09 13:40:06 [0m1712662806.479619 [NR_MAC]   (579/17)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.481911 [NR_MAC]     580. 7 Scheduling pucch reception in  580. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.481916 [PHY]   pack_ul_tti_request SFN/Slot:580.7
avril 09 13:40:06 [0m1712662806.481917 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.492902 [NR_MAC]   (580/7)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.495287 [NR_MAC]     580.17 Scheduling pucch reception in  580.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.495299 [PHY]   pack_ul_tti_request SFN/Slot:580.17
avril 09 13:40:06 [0m1712662806.495301 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.496494 [PHY]   pack_ul_tti_request SFN/Slot:580.18
avril 09 13:40:06 [0m1712662806.497734 [PHY]   pack_ul_tti_request SFN/Slot:580.19
avril 09 13:40:06 [0m1712662806.505187 [NR_MAC]   (580/17)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.507836 [NR_MAC]     581. 7 Scheduling pucch reception in  581. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.507842 [PHY]   pack_ul_tti_request SFN/Slot:581.7
avril 09 13:40:06 [0m1712662806.507844 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.518799 [NR_MAC]   (581/7)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.520989 [NR_MAC]     581.17 Scheduling pucch reception in  581.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.520995 [PHY]   pack_ul_tti_request SFN/Slot:581.17
avril 09 13:40:06 [0m1712662806.520997 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.522108 [PHY]   pack_ul_tti_request SFN/Slot:581.18
avril 09 13:40:06 [0m1712662806.523322 [PHY]   pack_ul_tti_request SFN/Slot:581.19
avril 09 13:40:06 [0m1712662806.531127 [NR_MAC]   (581/17)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.533705 [NR_MAC]     582. 7 Scheduling pucch reception in  582. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.533719 [PHY]   pack_ul_tti_request SFN/Slot:582.7
avril 09 13:40:06 [0m1712662806.533721 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.545115 [NR_MAC]   (582/7)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.547583 [NR_MAC]     582.17 Scheduling pucch reception in  582.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.547614 [PHY]   pack_ul_tti_request SFN/Slot:582.17
avril 09 13:40:06 [0m1712662806.547627 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.548929 [PHY]   pack_ul_tti_request SFN/Slot:582.18
avril 09 13:40:06 [0m1712662806.550165 [PHY]   pack_ul_tti_request SFN/Slot:582.19
avril 09 13:40:06 [0m1712662806.558035 [NR_MAC]   (582/17)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.560409 [NR_MAC]     583. 7 Scheduling pucch reception in  583. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.560413 [PHY]   pack_ul_tti_request SFN/Slot:583.7
avril 09 13:40:06 [0m1712662806.560415 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.571812 [NR_MAC]   (583/7)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.574170 [NR_MAC]     583.17 Scheduling pucch reception in  583.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.574189 [PHY]   pack_ul_tti_request SFN/Slot:583.17
avril 09 13:40:06 [0m1712662806.574192 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.575252 [PHY]   pack_ul_tti_request SFN/Slot:583.18
avril 09 13:40:06 [0m1712662806.576426 [PHY]   pack_ul_tti_request SFN/Slot:583.19
avril 09 13:40:06 [0m1712662806.584136 [NR_MAC]   (583/17)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.586690 [NR_MAC]     584. 7 Scheduling pucch reception in  584. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.586733 [PHY]   pack_ul_tti_request SFN/Slot:584.7
avril 09 13:40:06 [0m1712662806.586735 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.588818 [NR_MAC]     584. 8 Scheduling pucch reception in  584. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:06 [0m1712662806.588821 [PHY]   pack_ul_tti_request SFN/Slot:584.8
avril 09 13:40:06 [0m1712662806.588822 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:06 [0m1712662806.598164 [NR_MAC]   (584/7)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.600759 [NR_MAC]     584.17 Scheduling pucch reception in  584.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.600767 [PHY]   pack_ul_tti_request SFN/Slot:584.17
avril 09 13:40:06 [0m1712662806.600769 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.601918 [PHY]   pack_ul_tti_request SFN/Slot:584.18
avril 09 13:40:06 [0m1712662806.603108 [PHY]   pack_ul_tti_request SFN/Slot:584.19
avril 09 13:40:06 [0m1712662806.610955 [NR_MAC]   (584/17)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.613318 [NR_MAC]     585. 7 Scheduling pucch reception in  585. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.613336 [PHY]   pack_ul_tti_request SFN/Slot:585.7
avril 09 13:40:06 [0m1712662806.613339 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.624980 [NR_MAC]   (585/7)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.627546 [NR_MAC]     585.17 Scheduling pucch reception in  585.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.627555 [PHY]   pack_ul_tti_request SFN/Slot:585.17
avril 09 13:40:06 [0m1712662806.627558 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.628747 [PHY]   pack_ul_tti_request SFN/Slot:585.18
avril 09 13:40:06 [0m1712662806.629948 [PHY]   pack_ul_tti_request SFN/Slot:585.19
avril 09 13:40:06 [0m1712662806.637912 [NR_MAC]   (585/17)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.640142 [NR_MAC]     586. 7 Scheduling pucch reception in  586. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.640149 [PHY]   pack_ul_tti_request SFN/Slot:586.7
avril 09 13:40:06 [0m1712662806.640151 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.651492 [NR_MAC]   (586/7)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.653915 [NR_MAC]     586.17 Scheduling pucch reception in  586.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.653921 [PHY]   pack_ul_tti_request SFN/Slot:586.17
avril 09 13:40:06 [0m1712662806.653923 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.655064 [PHY]   pack_ul_tti_request SFN/Slot:586.18
avril 09 13:40:06 [0m1712662806.656317 [PHY]   pack_ul_tti_request SFN/Slot:586.19
avril 09 13:40:06 [0m1712662806.664143 [NR_MAC]   (586/17)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.666754 [NR_MAC]     587. 7 Scheduling pucch reception in  587. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.666760 [PHY]   pack_ul_tti_request SFN/Slot:587.7
avril 09 13:40:06 [0m1712662806.666761 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.678173 [NR_MAC]   (587/7)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.680890 [NR_MAC]     587.17 Scheduling pucch reception in  587.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.680896 [PHY]   pack_ul_tti_request SFN/Slot:587.17
avril 09 13:40:06 [0m1712662806.680897 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.682051 [PHY]   pack_ul_tti_request SFN/Slot:587.18
avril 09 13:40:06 [0m1712662806.683277 [PHY]   pack_ul_tti_request SFN/Slot:587.19
avril 09 13:40:06 [0m1712662806.691155 [NR_MAC]   (587/17)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.693867 [NR_MAC]     588. 7 Scheduling pucch reception in  588. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.693877 [PHY]   pack_ul_tti_request SFN/Slot:588.7
avril 09 13:40:06 [0m1712662806.693880 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.705327 [NR_MAC]   (588/7)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.707902 [NR_MAC]     588.17 Scheduling pucch reception in  588.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.707911 [PHY]   pack_ul_tti_request SFN/Slot:588.17
avril 09 13:40:06 [0m1712662806.707914 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.708998 [PHY]   pack_ul_tti_request SFN/Slot:588.18
avril 09 13:40:06 [0m1712662806.710222 [PHY]   pack_ul_tti_request SFN/Slot:588.19
avril 09 13:40:06 [0m1712662806.711526 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 589/0 
avril 09 13:40:06 [0m1712662806.718151 [NR_MAC]   (588/17)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.720822 [NR_MAC]   pucch_acknack  589. 7 Scheduling pucch reception in  589. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.720828 [PHY]   pack_ul_tti_request SFN/Slot:589.7
avril 09 13:40:06 [0m1712662806.720830 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.732011 [NR_MAC]   (589/7)uci_01->pduBitmap:3
avril 09 13:40:06 [0m1712662806.734698 [NR_MAC]     589.17 Scheduling pucch reception in  589.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.734739 [PHY]   pack_ul_tti_request SFN/Slot:589.17
avril 09 13:40:06 [0m1712662806.734741 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.735939 [PHY]   pack_ul_tti_request SFN/Slot:589.18
avril 09 13:40:06 [0m1712662806.737107 [PHY]   pack_ul_tti_request SFN/Slot:589.19
avril 09 13:40:06 [0m1712662806.745023 [NR_MAC]   (589/17)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.747721 [NR_MAC]     590. 7 Scheduling pucch reception in  590. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.747733 [PHY]   pack_ul_tti_request SFN/Slot:590.7
avril 09 13:40:06 [0m1712662806.747735 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.758621 [NR_MAC]   (590/7)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.760977 [NR_MAC]     590.17 Scheduling pucch reception in  590.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.760984 [PHY]   pack_ul_tti_request SFN/Slot:590.17
avril 09 13:40:06 [0m1712662806.760986 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.762097 [PHY]   pack_ul_tti_request SFN/Slot:590.18
avril 09 13:40:06 [0m1712662806.763307 [PHY]   pack_ul_tti_request SFN/Slot:590.19
avril 09 13:40:06 [0m1712662806.771546 [NR_MAC]   (590/17)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.773893 [NR_MAC]     591. 7 Scheduling pucch reception in  591. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.773898 [PHY]   pack_ul_tti_request SFN/Slot:591.7
avril 09 13:40:06 [0m1712662806.773900 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.785131 [NR_MAC]   (591/7)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.787640 [NR_MAC]     591.17 Scheduling pucch reception in  591.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.787646 [PHY]   pack_ul_tti_request SFN/Slot:591.17
avril 09 13:40:06 [0m1712662806.787648 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.788785 [PHY]   pack_ul_tti_request SFN/Slot:591.18
avril 09 13:40:06 [0m1712662806.790019 [PHY]   pack_ul_tti_request SFN/Slot:591.19
avril 09 13:40:06 [0m1712662806.798063 [NR_MAC]   (591/17)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.800486 [NR_MAC]     592. 7 Scheduling pucch reception in  592. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.800506 [PHY]   pack_ul_tti_request SFN/Slot:592.7
avril 09 13:40:06 [0m1712662806.800508 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.802639 [NR_MAC]     592. 8 Scheduling pucch reception in  592. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:06 [0m1712662806.802662 [PHY]   pack_ul_tti_request SFN/Slot:592.8
avril 09 13:40:06 [0m1712662806.802671 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:06 [0m1712662806.811705 [NR_MAC]   (592/7)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.814060 [NR_MAC]     592.17 Scheduling pucch reception in  592.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.814067 [PHY]   pack_ul_tti_request SFN/Slot:592.17
avril 09 13:40:06 [0m1712662806.814070 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.815170 [PHY]   pack_ul_tti_request SFN/Slot:592.18
avril 09 13:40:06 [0m1712662806.816529 [PHY]   pack_ul_tti_request SFN/Slot:592.19
avril 09 13:40:06 [0m1712662806.824411 [NR_MAC]   (592/17)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.826888 [NR_MAC]     593. 7 Scheduling pucch reception in  593. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.826899 [PHY]   pack_ul_tti_request SFN/Slot:593.7
avril 09 13:40:06 [0m1712662806.826902 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.838142 [NR_MAC]   (593/7)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.840760 [NR_MAC]     593.17 Scheduling pucch reception in  593.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.840767 [PHY]   pack_ul_tti_request SFN/Slot:593.17
avril 09 13:40:06 [0m1712662806.840770 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.841936 [PHY]   pack_ul_tti_request SFN/Slot:593.18
avril 09 13:40:06 [0m1712662806.843105 [PHY]   pack_ul_tti_request SFN/Slot:593.19
avril 09 13:40:06 [0m1712662806.851028 [NR_MAC]   (593/17)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.853656 [NR_MAC]     594. 7 Scheduling pucch reception in  594. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.853683 [PHY]   pack_ul_tti_request SFN/Slot:594.7
avril 09 13:40:06 [0m1712662806.853686 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.865139 [NR_MAC]   (594/7)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.867731 [NR_MAC]     594.17 Scheduling pucch reception in  594.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.867766 [PHY]   pack_ul_tti_request SFN/Slot:594.17
avril 09 13:40:06 [0m1712662806.867775 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.868928 [PHY]   pack_ul_tti_request SFN/Slot:594.18
avril 09 13:40:06 [0m1712662806.870178 [PHY]   pack_ul_tti_request SFN/Slot:594.19
avril 09 13:40:06 [0m1712662806.878109 [NR_MAC]   (594/17)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.880748 [NR_MAC]     595. 7 Scheduling pucch reception in  595. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.880812 [PHY]   pack_ul_tti_request SFN/Slot:595.7
avril 09 13:40:06 [0m1712662806.880816 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.892071 [NR_MAC]   (595/7)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.894480 [NR_MAC]     595.17 Scheduling pucch reception in  595.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.894488 [PHY]   pack_ul_tti_request SFN/Slot:595.17
avril 09 13:40:06 [0m1712662806.894491 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.895792 [PHY]   pack_ul_tti_request SFN/Slot:595.18
avril 09 13:40:06 [0m1712662806.896904 [PHY]   pack_ul_tti_request SFN/Slot:595.19
avril 09 13:40:06 [0m1712662806.904815 [NR_MAC]   (595/17)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.907046 [NR_MAC]     596. 7 Scheduling pucch reception in  596. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.907052 [PHY]   pack_ul_tti_request SFN/Slot:596.7
avril 09 13:40:06 [0m1712662806.907054 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.918465 [NR_MAC]   (596/7)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.920899 [NR_MAC]     596.17 Scheduling pucch reception in  596.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.920903 [PHY]   pack_ul_tti_request SFN/Slot:596.17
avril 09 13:40:06 [0m1712662806.920904 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.922002 [PHY]   pack_ul_tti_request SFN/Slot:596.18
avril 09 13:40:06 [0m1712662806.923270 [PHY]   pack_ul_tti_request SFN/Slot:596.19
avril 09 13:40:06 [0m1712662806.930985 [NR_MAC]   (596/17)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.933301 [NR_MAC]     597. 7 Scheduling pucch reception in  597. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.933307 [PHY]   pack_ul_tti_request SFN/Slot:597.7
avril 09 13:40:06 [0m1712662806.933309 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.944878 [NR_MAC]   (597/7)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.947201 [NR_MAC]     597.17 Scheduling pucch reception in  597.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.947258 [PHY]   pack_ul_tti_request SFN/Slot:597.17
avril 09 13:40:06 [0m1712662806.947273 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.948430 [PHY]   pack_ul_tti_request SFN/Slot:597.18
avril 09 13:40:06 [0m1712662806.949594 [PHY]   pack_ul_tti_request SFN/Slot:597.19
avril 09 13:40:06 [0m1712662806.957369 [NR_MAC]   (597/17)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.959760 [NR_MAC]     598. 7 Scheduling pucch reception in  598. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.959773 [PHY]   pack_ul_tti_request SFN/Slot:598.7
avril 09 13:40:06 [0m1712662806.959775 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.970960 [NR_MAC]   (598/7)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.973194 [NR_MAC]     598.17 Scheduling pucch reception in  598.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.973202 [PHY]   pack_ul_tti_request SFN/Slot:598.17
avril 09 13:40:06 [0m1712662806.973205 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.974448 [PHY]   pack_ul_tti_request SFN/Slot:598.18
avril 09 13:40:06 [0m1712662806.975709 [PHY]   pack_ul_tti_request SFN/Slot:598.19
avril 09 13:40:06 [0m1712662806.976915 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 599/0 
avril 09 13:40:06 [0m1712662806.983257 [NR_MAC]   (598/17)uci_01->pduBitmap:1
avril 09 13:40:06 [0m1712662806.985971 [NR_MAC]   pucch_acknack  599. 7 Scheduling pucch reception in  599. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.985980 [PHY]   pack_ul_tti_request SFN/Slot:599.7
avril 09 13:40:06 [0m1712662806.985982 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662806.996805 [NR_MAC]   (599/7)uci_01->pduBitmap:3
avril 09 13:40:06 [0m1712662806.999080 [NR_MAC]     599.17 Scheduling pucch reception in  599.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:06 [0m1712662806.999087 [PHY]   pack_ul_tti_request SFN/Slot:599.17
avril 09 13:40:06 [0m1712662806.999094 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:06 [0m1712662807.000162 [PHY]   pack_ul_tti_request SFN/Slot:599.18
avril 09 13:40:06 [0m1712662807.001561 [PHY]   pack_ul_tti_request SFN/Slot:599.19
avril 09 13:40:07 [0m1712662807.009363 [NR_MAC]   (599/17)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.011999 [NR_MAC]     600. 7 Scheduling pucch reception in  600. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.012006 [PHY]   pack_ul_tti_request SFN/Slot:600.7
avril 09 13:40:07 [0m1712662807.012008 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.014106 [NR_MAC]     600. 8 Scheduling pucch reception in  600. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:07 [0m1712662807.014116 [PHY]   pack_ul_tti_request SFN/Slot:600.8
avril 09 13:40:07 [0m1712662807.014118 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:07 [0m1712662807.023069 [NR_MAC]   (600/7)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.025556 [NR_MAC]     600.17 Scheduling pucch reception in  600.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.025589 [PHY]   pack_ul_tti_request SFN/Slot:600.17
avril 09 13:40:07 [0m1712662807.025601 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.026818 [PHY]   pack_ul_tti_request SFN/Slot:600.18
avril 09 13:40:07 [0m1712662807.027945 [PHY]   pack_ul_tti_request SFN/Slot:600.19
avril 09 13:40:07 [0m1712662807.035865 [NR_MAC]   (600/17)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.038196 [NR_MAC]     601. 7 Scheduling pucch reception in  601. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.038202 [PHY]   pack_ul_tti_request SFN/Slot:601.7
avril 09 13:40:07 [0m1712662807.038204 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.049565 [NR_MAC]   (601/7)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.051884 [NR_MAC]     601.17 Scheduling pucch reception in  601.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.051891 [PHY]   pack_ul_tti_request SFN/Slot:601.17
avril 09 13:40:07 [0m1712662807.051894 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.052997 [PHY]   pack_ul_tti_request SFN/Slot:601.18
avril 09 13:40:07 [0m1712662807.054288 [PHY]   pack_ul_tti_request SFN/Slot:601.19
avril 09 13:40:07 [0m1712662807.062081 [NR_MAC]   (601/17)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.064635 [NR_MAC]     602. 7 Scheduling pucch reception in  602. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.064641 [PHY]   pack_ul_tti_request SFN/Slot:602.7
avril 09 13:40:07 [0m1712662807.064643 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.075977 [NR_MAC]   (602/7)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.078467 [NR_MAC]     602.17 Scheduling pucch reception in  602.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.078474 [PHY]   pack_ul_tti_request SFN/Slot:602.17
avril 09 13:40:07 [0m1712662807.078477 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.079671 [PHY]   pack_ul_tti_request SFN/Slot:602.18
avril 09 13:40:07 [0m1712662807.081104 [PHY]   pack_ul_tti_request SFN/Slot:602.19
avril 09 13:40:07 [0m1712662807.088919 [NR_MAC]   (602/17)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.091243 [NR_MAC]     603. 7 Scheduling pucch reception in  603. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.091279 [PHY]   pack_ul_tti_request SFN/Slot:603.7
avril 09 13:40:07 [0m1712662807.091294 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.102421 [NR_MAC]   (603/7)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.104894 [NR_MAC]     603.17 Scheduling pucch reception in  603.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.104904 [PHY]   pack_ul_tti_request SFN/Slot:603.17
avril 09 13:40:07 [0m1712662807.104907 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.105953 [PHY]   pack_ul_tti_request SFN/Slot:603.18
avril 09 13:40:07 [0m1712662807.107289 [PHY]   pack_ul_tti_request SFN/Slot:603.19
avril 09 13:40:07 [0m1712662807.114867 [NR_MAC]   (603/17)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.117302 [NR_MAC]     604. 7 Scheduling pucch reception in  604. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.117317 [PHY]   pack_ul_tti_request SFN/Slot:604.7
avril 09 13:40:07 [0m1712662807.117319 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.128412 [NR_MAC]   (604/7)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.130968 [NR_MAC]     604.17 Scheduling pucch reception in  604.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.130976 [PHY]   pack_ul_tti_request SFN/Slot:604.17
avril 09 13:40:07 [0m1712662807.130980 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.132058 [PHY]   pack_ul_tti_request SFN/Slot:604.18
avril 09 13:40:07 [0m1712662807.133348 [PHY]   pack_ul_tti_request SFN/Slot:604.19
avril 09 13:40:07 [0m1712662807.141228 [NR_MAC]   (604/17)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.143850 [NR_MAC]     605. 7 Scheduling pucch reception in  605. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.143854 [PHY]   pack_ul_tti_request SFN/Slot:605.7
avril 09 13:40:07 [0m1712662807.143856 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.155144 [NR_MAC]   (605/7)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.157797 [NR_MAC]     605.17 Scheduling pucch reception in  605.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.157801 [PHY]   pack_ul_tti_request SFN/Slot:605.17
avril 09 13:40:07 [0m1712662807.157804 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.158957 [PHY]   pack_ul_tti_request SFN/Slot:605.18
avril 09 13:40:07 [0m1712662807.160052 [PHY]   pack_ul_tti_request SFN/Slot:605.19
avril 09 13:40:07 [0m1712662807.167882 [NR_MAC]   (605/17)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.170284 [NR_MAC]     606. 7 Scheduling pucch reception in  606. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.170292 [PHY]   pack_ul_tti_request SFN/Slot:606.7
avril 09 13:40:07 [0m1712662807.170296 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.181264 [NR_MAC]   (606/7)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.183886 [NR_MAC]     606.17 Scheduling pucch reception in  606.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.183893 [PHY]   pack_ul_tti_request SFN/Slot:606.17
avril 09 13:40:07 [0m1712662807.183895 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.185073 [PHY]   pack_ul_tti_request SFN/Slot:606.18
avril 09 13:40:07 [0m1712662807.186233 [PHY]   pack_ul_tti_request SFN/Slot:606.19
avril 09 13:40:07 [0m1712662807.194122 [NR_MAC]   (606/17)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.196729 [NR_MAC]     607. 7 Scheduling pucch reception in  607. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.196760 [PHY]   pack_ul_tti_request SFN/Slot:607.7
avril 09 13:40:07 [0m1712662807.196763 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.207702 [NR_MAC]   (607/7)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.210108 [NR_MAC]     607.17 Scheduling pucch reception in  607.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.210117 [PHY]   pack_ul_tti_request SFN/Slot:607.17
avril 09 13:40:07 [0m1712662807.210120 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.211274 [PHY]   pack_ul_tti_request SFN/Slot:607.18
avril 09 13:40:07 [0m1712662807.212519 [PHY]   pack_ul_tti_request SFN/Slot:607.19
avril 09 13:40:07 [0m1712662807.220089 [NR_MAC]   (607/17)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.222763 [NR_MAC]     608. 7 Scheduling pucch reception in  608. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.222810 [PHY]   pack_ul_tti_request SFN/Slot:608.7
avril 09 13:40:07 [0m1712662807.222813 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.224846 [NR_MAC]     608. 8 Scheduling pucch reception in  608. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:07 [0m1712662807.224851 [PHY]   pack_ul_tti_request SFN/Slot:608.8
avril 09 13:40:07 [0m1712662807.224852 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:07 [0m1712662807.233894 [NR_MAC]   (608/7)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.236331 [NR_MAC]     608.17 Scheduling pucch reception in  608.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.236342 [PHY]   pack_ul_tti_request SFN/Slot:608.17
avril 09 13:40:07 [0m1712662807.236344 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.237546 [PHY]   pack_ul_tti_request SFN/Slot:608.18
avril 09 13:40:07 [0m1712662807.238828 [PHY]   pack_ul_tti_request SFN/Slot:608.19
avril 09 13:40:07 [0m1712662807.239972 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 609/0 
avril 09 13:40:07 [0m1712662807.246650 [NR_MAC]   (608/17)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.249006 [NR_MAC]   pucch_acknack  609. 7 Scheduling pucch reception in  609. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.249020 [PHY]   pack_ul_tti_request SFN/Slot:609.7
avril 09 13:40:07 [0m1712662807.249023 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.260409 [NR_MAC]   (609/7)uci_01->pduBitmap:3
avril 09 13:40:07 [0m1712662807.262830 [NR_MAC]     609.17 Scheduling pucch reception in  609.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.262843 [PHY]   pack_ul_tti_request SFN/Slot:609.17
avril 09 13:40:07 [0m1712662807.262857 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.263861 [PHY]   pack_ul_tti_request SFN/Slot:609.18
avril 09 13:40:07 [0m1712662807.265084 [PHY]   pack_ul_tti_request SFN/Slot:609.19
avril 09 13:40:07 [0m1712662807.272806 [NR_MAC]   (609/17)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.275140 [NR_MAC]     610. 7 Scheduling pucch reception in  610. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.275149 [PHY]   pack_ul_tti_request SFN/Slot:610.7
avril 09 13:40:07 [0m1712662807.275152 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.286399 [NR_MAC]   (610/7)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.288970 [NR_MAC]     610.17 Scheduling pucch reception in  610.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.288975 [PHY]   pack_ul_tti_request SFN/Slot:610.17
avril 09 13:40:07 [0m1712662807.288977 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.290064 [PHY]   pack_ul_tti_request SFN/Slot:610.18
avril 09 13:40:07 [0m1712662807.291433 [PHY]   pack_ul_tti_request SFN/Slot:610.19
avril 09 13:40:07 [0m1712662807.299306 [NR_MAC]   (610/17)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.301927 [NR_MAC]     611. 7 Scheduling pucch reception in  611. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.301944 [PHY]   pack_ul_tti_request SFN/Slot:611.7
avril 09 13:40:07 [0m1712662807.301946 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.313283 [NR_MAC]   (611/7)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.315892 [NR_MAC]     611.17 Scheduling pucch reception in  611.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.315897 [PHY]   pack_ul_tti_request SFN/Slot:611.17
avril 09 13:40:07 [0m1712662807.315899 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.317056 [PHY]   pack_ul_tti_request SFN/Slot:611.18
avril 09 13:40:07 [0m1712662807.318314 [PHY]   pack_ul_tti_request SFN/Slot:611.19
avril 09 13:40:07 [0m1712662807.326344 [NR_MAC]   (611/17)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.327784 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 612/6 
avril 09 13:40:07 [0m1712662807.328913 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 612/7 
avril 09 13:40:07 [0m1712662807.328919 [NR_MAC]     612. 7 Scheduling pucch reception in  612. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.328931 [PHY]   pack_ul_tti_request SFN/Slot:612.7
avril 09 13:40:07 [0m1712662807.328933 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.340414 [NR_MAC]   (612/7)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.342930 [NR_MAC]   pucch_acknack  612.17 Scheduling pucch reception in  612.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.342959 [PHY]   pack_ul_tti_request SFN/Slot:612.17
avril 09 13:40:07 [0m1712662807.342962 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.344026 [PHY]   pack_ul_tti_request SFN/Slot:612.18
avril 09 13:40:07 [0m1712662807.345267 [PHY]   pack_ul_tti_request SFN/Slot:612.19
avril 09 13:40:07 [0m1712662807.353244 [NR_MAC]   (612/17)uci_01->pduBitmap:3
avril 09 13:40:07 [0m1712662807.355699 [NR_MAC]     613. 7 Scheduling pucch reception in  613. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.355724 [PHY]   pack_ul_tti_request SFN/Slot:613.7
avril 09 13:40:07 [0m1712662807.355735 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.366743 [NR_MAC]   (613/7)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.369190 [NR_MAC]     613.17 Scheduling pucch reception in  613.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.369214 [PHY]   pack_ul_tti_request SFN/Slot:613.17
avril 09 13:40:07 [0m1712662807.369233 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.370555 [PHY]   pack_ul_tti_request SFN/Slot:613.18
avril 09 13:40:07 [0m1712662807.371754 [PHY]   pack_ul_tti_request SFN/Slot:613.19
avril 09 13:40:07 [0m1712662807.379658 [NR_MAC]   (613/17)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.382168 [NR_MAC]     614. 7 Scheduling pucch reception in  614. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.382188 [PHY]   pack_ul_tti_request SFN/Slot:614.7
avril 09 13:40:07 [0m1712662807.382190 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.393513 [NR_MAC]   (614/7)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.395951 [NR_MAC]     614.17 Scheduling pucch reception in  614.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.395956 [PHY]   pack_ul_tti_request SFN/Slot:614.17
avril 09 13:40:07 [0m1712662807.395958 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.397086 [PHY]   pack_ul_tti_request SFN/Slot:614.18
avril 09 13:40:07 [0m1712662807.398337 [PHY]   pack_ul_tti_request SFN/Slot:614.19
avril 09 13:40:07 [0m1712662807.406299 [NR_MAC]   (614/17)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.408790 [NR_MAC]     615. 7 Scheduling pucch reception in  615. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.408807 [PHY]   pack_ul_tti_request SFN/Slot:615.7
avril 09 13:40:07 [0m1712662807.408809 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.420231 [NR_MAC]   (615/7)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.422852 [NR_MAC]     615.17 Scheduling pucch reception in  615.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.422860 [PHY]   pack_ul_tti_request SFN/Slot:615.17
avril 09 13:40:07 [0m1712662807.422862 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.423936 [PHY]   pack_ul_tti_request SFN/Slot:615.18
avril 09 13:40:07 [0m1712662807.425192 [PHY]   pack_ul_tti_request SFN/Slot:615.19
avril 09 13:40:07 [0m1712662807.433154 [NR_MAC]   (615/17)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.435799 [NR_MAC]     616. 7 Scheduling pucch reception in  616. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.435807 [PHY]   pack_ul_tti_request SFN/Slot:616.7
avril 09 13:40:07 [0m1712662807.435810 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.437886 [NR_MAC]     616. 8 Scheduling pucch reception in  616. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:07 [0m1712662807.437891 [PHY]   pack_ul_tti_request SFN/Slot:616.8
avril 09 13:40:07 [0m1712662807.437892 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:07 [0m1712662807.446796 [NR_MAC]   (616/7)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.449033 [NR_MAC]     616.17 Scheduling pucch reception in  616.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.449045 [PHY]   pack_ul_tti_request SFN/Slot:616.17
avril 09 13:40:07 [0m1712662807.449056 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.450263 [PHY]   pack_ul_tti_request SFN/Slot:616.18
avril 09 13:40:07 [0m1712662807.451514 [PHY]   pack_ul_tti_request SFN/Slot:616.19
avril 09 13:40:07 [0m1712662807.459075 [NR_MAC]   (616/17)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.461395 [NR_MAC]     617. 7 Scheduling pucch reception in  617. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.461407 [PHY]   pack_ul_tti_request SFN/Slot:617.7
avril 09 13:40:07 [0m1712662807.461410 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.472303 [NR_MAC]   (617/7)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.474913 [NR_MAC]     617.17 Scheduling pucch reception in  617.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.474919 [PHY]   pack_ul_tti_request SFN/Slot:617.17
avril 09 13:40:07 [0m1712662807.474920 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.475974 [PHY]   pack_ul_tti_request SFN/Slot:617.18
avril 09 13:40:07 [0m1712662807.477093 [PHY]   pack_ul_tti_request SFN/Slot:617.19
avril 09 13:40:07 [0m1712662807.484911 [NR_MAC]   (617/17)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.487205 [NR_MAC]     618. 7 Scheduling pucch reception in  618. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.487216 [PHY]   pack_ul_tti_request SFN/Slot:618.7
avril 09 13:40:07 [0m1712662807.487219 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.498297 [NR_MAC]   (618/7)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.500659 [NR_MAC]     618.17 Scheduling pucch reception in  618.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.500689 [PHY]   pack_ul_tti_request SFN/Slot:618.17
avril 09 13:40:07 [0m1712662807.500700 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.501891 [PHY]   pack_ul_tti_request SFN/Slot:618.18
avril 09 13:40:07 [0m1712662807.503103 [PHY]   pack_ul_tti_request SFN/Slot:618.19
avril 09 13:40:07 [0m1712662807.504206 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 619/0 
avril 09 13:40:07 [0m1712662807.510801 [NR_MAC]   (618/17)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.513031 [NR_MAC]   pucch_acknack  619. 7 Scheduling pucch reception in  619. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.513048 [PHY]   pack_ul_tti_request SFN/Slot:619.7
avril 09 13:40:07 [0m1712662807.513050 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.524160 [NR_MAC]   (619/7)uci_01->pduBitmap:3
avril 09 13:40:07 [0m1712662807.526632 [NR_MAC]     619.17 Scheduling pucch reception in  619.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.526641 [PHY]   pack_ul_tti_request SFN/Slot:619.17
avril 09 13:40:07 [0m1712662807.526644 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.527756 [PHY]   pack_ul_tti_request SFN/Slot:619.18
avril 09 13:40:07 [0m1712662807.529055 [PHY]   pack_ul_tti_request SFN/Slot:619.19
avril 09 13:40:07 [0m1712662807.536834 [NR_MAC]   (619/17)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.539171 [NR_MAC]     620. 7 Scheduling pucch reception in  620. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.539178 [PHY]   pack_ul_tti_request SFN/Slot:620.7
avril 09 13:40:07 [0m1712662807.539182 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.550227 [NR_MAC]   (620/7)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.552846 [NR_MAC]     620.17 Scheduling pucch reception in  620.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.552853 [PHY]   pack_ul_tti_request SFN/Slot:620.17
avril 09 13:40:07 [0m1712662807.552855 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.553958 [PHY]   pack_ul_tti_request SFN/Slot:620.18
avril 09 13:40:07 [0m1712662807.555249 [PHY]   pack_ul_tti_request SFN/Slot:620.19
avril 09 13:40:07 [0m1712662807.563113 [NR_MAC]   (620/17)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.565739 [NR_MAC]     621. 7 Scheduling pucch reception in  621. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.565782 [PHY]   pack_ul_tti_request SFN/Slot:621.7
avril 09 13:40:07 [0m1712662807.565799 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.576846 [NR_MAC]   (621/7)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.579065 [NR_MAC]     621.17 Scheduling pucch reception in  621.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.579074 [PHY]   pack_ul_tti_request SFN/Slot:621.17
avril 09 13:40:07 [0m1712662807.579077 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.580165 [PHY]   pack_ul_tti_request SFN/Slot:621.18
avril 09 13:40:07 [0m1712662807.581423 [PHY]   pack_ul_tti_request SFN/Slot:621.19
avril 09 13:40:07 [0m1712662807.589047 [NR_MAC]   (621/17)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.591633 [NR_MAC]     622. 7 Scheduling pucch reception in  622. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.591639 [PHY]   pack_ul_tti_request SFN/Slot:622.7
avril 09 13:40:07 [0m1712662807.591640 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.602687 [NR_MAC]   (622/7)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.604953 [NR_MAC]     622.17 Scheduling pucch reception in  622.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.604965 [PHY]   pack_ul_tti_request SFN/Slot:622.17
avril 09 13:40:07 [0m1712662807.604968 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.606004 [PHY]   pack_ul_tti_request SFN/Slot:622.18
avril 09 13:40:07 [0m1712662807.607315 [PHY]   pack_ul_tti_request SFN/Slot:622.19
avril 09 13:40:07 [0m1712662807.615091 [NR_MAC]   (622/17)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.617455 [NR_MAC]     623. 7 Scheduling pucch reception in  623. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.617464 [PHY]   pack_ul_tti_request SFN/Slot:623.7
avril 09 13:40:07 [0m1712662807.617467 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.628463 [NR_MAC]   (623/7)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.630801 [NR_MAC]     623.17 Scheduling pucch reception in  623.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.630810 [PHY]   pack_ul_tti_request SFN/Slot:623.17
avril 09 13:40:07 [0m1712662807.630812 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.631923 [PHY]   pack_ul_tti_request SFN/Slot:623.18
avril 09 13:40:07 [0m1712662807.633147 [PHY]   pack_ul_tti_request SFN/Slot:623.19
avril 09 13:40:07 [0m1712662807.640914 [NR_MAC]   (623/17)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.643203 [NR_MAC]     624. 7 Scheduling pucch reception in  624. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.643211 [PHY]   pack_ul_tti_request SFN/Slot:624.7
avril 09 13:40:07 [0m1712662807.643214 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.645439 [NR_MAC]     624. 8 Scheduling pucch reception in  624. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:07 [0m1712662807.645449 [PHY]   pack_ul_tti_request SFN/Slot:624.8
avril 09 13:40:07 [0m1712662807.645451 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:07 [0m1712662807.654241 [NR_MAC]   (624/7)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.656752 [NR_MAC]     624.17 Scheduling pucch reception in  624.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.656793 [PHY]   pack_ul_tti_request SFN/Slot:624.17
avril 09 13:40:07 [0m1712662807.656808 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.657940 [PHY]   pack_ul_tti_request SFN/Slot:624.18
avril 09 13:40:07 [0m1712662807.659119 [PHY]   pack_ul_tti_request SFN/Slot:624.19
avril 09 13:40:07 [0m1712662807.666873 [NR_MAC]   (624/17)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.669174 [NR_MAC]     625. 7 Scheduling pucch reception in  625. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.669181 [PHY]   pack_ul_tti_request SFN/Slot:625.7
avril 09 13:40:07 [0m1712662807.669184 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.680630 [NR_MAC]   (625/7)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.682960 [NR_MAC]     625.17 Scheduling pucch reception in  625.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.682966 [PHY]   pack_ul_tti_request SFN/Slot:625.17
avril 09 13:40:07 [0m1712662807.682969 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.684022 [PHY]   pack_ul_tti_request SFN/Slot:625.18
avril 09 13:40:07 [0m1712662807.685182 [PHY]   pack_ul_tti_request SFN/Slot:625.19
avril 09 13:40:07 [0m1712662807.693091 [NR_MAC]   (625/17)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.695837 [NR_MAC]     626. 7 Scheduling pucch reception in  626. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.695844 [PHY]   pack_ul_tti_request SFN/Slot:626.7
avril 09 13:40:07 [0m1712662807.695847 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.706807 [NR_MAC]   (626/7)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.709009 [NR_MAC]     626.17 Scheduling pucch reception in  626.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.709014 [PHY]   pack_ul_tti_request SFN/Slot:626.17
avril 09 13:40:07 [0m1712662807.709016 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.710139 [PHY]   pack_ul_tti_request SFN/Slot:626.18
avril 09 13:40:07 [0m1712662807.711443 [PHY]   pack_ul_tti_request SFN/Slot:626.19
avril 09 13:40:07 [0m1712662807.719351 [NR_MAC]   (626/17)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.721769 [NR_MAC]     627. 7 Scheduling pucch reception in  627. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.721813 [PHY]   pack_ul_tti_request SFN/Slot:627.7
avril 09 13:40:07 [0m1712662807.721816 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.733290 [NR_MAC]   (627/7)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.735865 [NR_MAC]     627.17 Scheduling pucch reception in  627.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.735872 [PHY]   pack_ul_tti_request SFN/Slot:627.17
avril 09 13:40:07 [0m1712662807.735874 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.736987 [PHY]   pack_ul_tti_request SFN/Slot:627.18
avril 09 13:40:07 [0m1712662807.738213 [PHY]   pack_ul_tti_request SFN/Slot:627.19
avril 09 13:40:07 [0m1712662807.746021 [NR_MAC]   (627/17)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.748718 [NR_MAC]     628. 7 Scheduling pucch reception in  628. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.748725 [PHY]   pack_ul_tti_request SFN/Slot:628.7
avril 09 13:40:07 [0m1712662807.748728 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.760030 [NR_MAC]   (628/7)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.762541 [NR_MAC]     628.17 Scheduling pucch reception in  628.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.762548 [PHY]   pack_ul_tti_request SFN/Slot:628.17
avril 09 13:40:07 [0m1712662807.762551 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.763811 [PHY]   pack_ul_tti_request SFN/Slot:628.18
avril 09 13:40:07 [0m1712662807.764998 [PHY]   pack_ul_tti_request SFN/Slot:628.19
avril 09 13:40:07 [0m1712662807.766141 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 629/0 
avril 09 13:40:07 [0m1712662807.772782 [NR_MAC]   (628/17)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.775058 [NR_MAC]   pucch_acknack  629. 7 Scheduling pucch reception in  629. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.775065 [PHY]   pack_ul_tti_request SFN/Slot:629.7
avril 09 13:40:07 [0m1712662807.775068 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.786415 [NR_MAC]   (629/7)uci_01->pduBitmap:3
avril 09 13:40:07 [0m1712662807.788804 [NR_MAC]     629.17 Scheduling pucch reception in  629.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.788867 [PHY]   pack_ul_tti_request SFN/Slot:629.17
avril 09 13:40:07 [0m1712662807.788869 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.789958 [PHY]   pack_ul_tti_request SFN/Slot:629.18
avril 09 13:40:07 [0m1712662807.791115 [PHY]   pack_ul_tti_request SFN/Slot:629.19
avril 09 13:40:07 [0m1712662807.799124 [NR_MAC]   (629/17)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.801787 [NR_MAC]     630. 7 Scheduling pucch reception in  630. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.801793 [PHY]   pack_ul_tti_request SFN/Slot:630.7
avril 09 13:40:07 [0m1712662807.801796 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.813257 [NR_MAC]   (630/7)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.815768 [NR_MAC]     630.17 Scheduling pucch reception in  630.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.815775 [PHY]   pack_ul_tti_request SFN/Slot:630.17
avril 09 13:40:07 [0m1712662807.815777 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.816954 [PHY]   pack_ul_tti_request SFN/Slot:630.18
avril 09 13:40:07 [0m1712662807.818061 [PHY]   pack_ul_tti_request SFN/Slot:630.19
avril 09 13:40:07 [0m1712662807.826009 [NR_MAC]   (630/17)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.828562 [NR_MAC]     631. 7 Scheduling pucch reception in  631. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.828617 [PHY]   pack_ul_tti_request SFN/Slot:631.7
avril 09 13:40:07 [0m1712662807.828634 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.840057 [NR_MAC]   (631/7)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.842590 [NR_MAC]     631.17 Scheduling pucch reception in  631.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.842650 [PHY]   pack_ul_tti_request SFN/Slot:631.17
avril 09 13:40:07 [0m1712662807.842653 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.843876 [PHY]   pack_ul_tti_request SFN/Slot:631.18
avril 09 13:40:07 [0m1712662807.845063 [PHY]   pack_ul_tti_request SFN/Slot:631.19
avril 09 13:40:07 [0m1712662807.852988 [NR_MAC]   (631/17)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.855556 [NR_MAC]     632. 7 Scheduling pucch reception in  632. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.855563 [PHY]   pack_ul_tti_request SFN/Slot:632.7
avril 09 13:40:07 [0m1712662807.855567 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.857767 [NR_MAC]     632. 8 Scheduling pucch reception in  632. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:07 [0m1712662807.857772 [PHY]   pack_ul_tti_request SFN/Slot:632.8
avril 09 13:40:07 [0m1712662807.857773 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:07 [0m1712662807.867031 [NR_MAC]   (632/7)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.869665 [NR_MAC]     632.17 Scheduling pucch reception in  632.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.869717 [PHY]   pack_ul_tti_request SFN/Slot:632.17
avril 09 13:40:07 [0m1712662807.869728 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.870859 [PHY]   pack_ul_tti_request SFN/Slot:632.18
avril 09 13:40:07 [0m1712662807.872052 [PHY]   pack_ul_tti_request SFN/Slot:632.19
avril 09 13:40:07 [0m1712662807.880111 [NR_MAC]   (632/17)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.882731 [NR_MAC]     633. 7 Scheduling pucch reception in  633. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.882785 [PHY]   pack_ul_tti_request SFN/Slot:633.7
avril 09 13:40:07 [0m1712662807.882806 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.893957 [NR_MAC]   (633/7)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.896500 [NR_MAC]     633.17 Scheduling pucch reception in  633.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.896530 [PHY]   pack_ul_tti_request SFN/Slot:633.17
avril 09 13:40:07 [0m1712662807.896533 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.897747 [PHY]   pack_ul_tti_request SFN/Slot:633.18
avril 09 13:40:07 [0m1712662807.899064 [PHY]   pack_ul_tti_request SFN/Slot:633.19
avril 09 13:40:07 [0m1712662807.906867 [NR_MAC]   (633/17)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.909368 [NR_MAC]     634. 7 Scheduling pucch reception in  634. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.909375 [PHY]   pack_ul_tti_request SFN/Slot:634.7
avril 09 13:40:07 [0m1712662807.909378 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.921056 [NR_MAC]   (634/7)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.923551 [NR_MAC]     634.17 Scheduling pucch reception in  634.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.923585 [PHY]   pack_ul_tti_request SFN/Slot:634.17
avril 09 13:40:07 [0m1712662807.923600 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.924750 [PHY]   pack_ul_tti_request SFN/Slot:634.18
avril 09 13:40:07 [0m1712662807.925897 [PHY]   pack_ul_tti_request SFN/Slot:634.19
avril 09 13:40:07 [0m1712662807.933814 [NR_MAC]   (634/17)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.936060 [NR_MAC]     635. 7 Scheduling pucch reception in  635. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.936066 [PHY]   pack_ul_tti_request SFN/Slot:635.7
avril 09 13:40:07 [0m1712662807.936069 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.947459 [NR_MAC]   (635/7)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.949850 [NR_MAC]     635.17 Scheduling pucch reception in  635.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.949868 [PHY]   pack_ul_tti_request SFN/Slot:635.17
avril 09 13:40:07 [0m1712662807.949870 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.950950 [PHY]   pack_ul_tti_request SFN/Slot:635.18
avril 09 13:40:07 [0m1712662807.952142 [PHY]   pack_ul_tti_request SFN/Slot:635.19
avril 09 13:40:07 [0m1712662807.959859 [NR_MAC]   (635/17)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.962176 [NR_MAC]     636. 7 Scheduling pucch reception in  636. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.962183 [PHY]   pack_ul_tti_request SFN/Slot:636.7
avril 09 13:40:07 [0m1712662807.962186 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.973437 [NR_MAC]   (636/7)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.975938 [NR_MAC]     636.17 Scheduling pucch reception in  636.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.975945 [PHY]   pack_ul_tti_request SFN/Slot:636.17
avril 09 13:40:07 [0m1712662807.975947 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662807.977084 [PHY]   pack_ul_tti_request SFN/Slot:636.18
avril 09 13:40:07 [0m1712662807.978421 [PHY]   pack_ul_tti_request SFN/Slot:636.19
avril 09 13:40:07 [0m1712662807.986407 [NR_MAC]   (636/17)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662807.988962 [NR_MAC]     637. 7 Scheduling pucch reception in  637. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662807.988973 [PHY]   pack_ul_tti_request SFN/Slot:637.7
avril 09 13:40:07 [0m1712662807.988976 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:07 [0m1712662808.000230 [NR_MAC]   (637/7)uci_01->pduBitmap:1
avril 09 13:40:07 [0m1712662808.002978 [NR_MAC]     637.17 Scheduling pucch reception in  637.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:07 [0m1712662808.002984 [PHY]   pack_ul_tti_request SFN/Slot:637.17
avril 09 13:40:07 [0m1712662808.002986 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.004047 [PHY]   pack_ul_tti_request SFN/Slot:637.18
avril 09 13:40:08 [0m1712662808.005271 [PHY]   pack_ul_tti_request SFN/Slot:637.19
avril 09 13:40:08 [0m1712662808.013397 [NR_MAC]   (637/17)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.015874 [NR_MAC]     638. 7 Scheduling pucch reception in  638. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.015880 [PHY]   pack_ul_tti_request SFN/Slot:638.7
avril 09 13:40:08 [0m1712662808.015882 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.027282 [NR_MAC]   (638/7)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.029879 [NR_MAC]     638.17 Scheduling pucch reception in  638.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.029887 [PHY]   pack_ul_tti_request SFN/Slot:638.17
avril 09 13:40:08 [0m1712662808.029890 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.031121 [PHY]   pack_ul_tti_request SFN/Slot:638.18
avril 09 13:40:08 [0m1712662808.032357 [PHY]   pack_ul_tti_request SFN/Slot:638.19
avril 09 13:40:08 [0m1712662808.033771 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 639/0 
avril 09 13:40:08 [0m1712662808.040195 [NR_MAC]   (638/17)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.042898 [NR_MAC]   pucch_acknack  639. 7 Scheduling pucch reception in  639. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.042909 [PHY]   pack_ul_tti_request SFN/Slot:639.7
avril 09 13:40:08 [0m1712662808.042912 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.054203 [NR_MAC]   (639/7)uci_01->pduBitmap:3
avril 09 13:40:08 [0m1712662808.056711 [NR_MAC]     639.17 Scheduling pucch reception in  639.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.056763 [PHY]   pack_ul_tti_request SFN/Slot:639.17
avril 09 13:40:08 [0m1712662808.056780 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.057925 [PHY]   pack_ul_tti_request SFN/Slot:639.18
avril 09 13:40:08 [0m1712662808.059126 [PHY]   pack_ul_tti_request SFN/Slot:639.19
avril 09 13:40:08 [0m1712662808.060285 [NR_MAC]   Frame.Slot 640.0
avril 09 13:40:08 UE RNTI fabe CU-UE-ID 1 in-sync PH 0 dB PCMAX 0 dBm, average RSRP -44 (16 meas)
avril 09 13:40:08 UE fabe: dlsch_rounds 81/1/0/0, dlsch_errors 0, pucch0_DTX 0, BLER 0.00152 MCS (0) 9
avril 09 13:40:08 UE fabe: ulsch_rounds 1381/0/0/0, ulsch_errors 0, ulsch_DTX 0, BLER 0.00087 MCS (0) 9
avril 09 13:40:08 UE fabe: MAC:    TX          10059 RX         115896 bytes
avril 09 13:40:08 UE fabe: LCID 1: TX            966 RX            282 bytes
avril 09 13:40:08 UE fabe: LCID 2: TX              0 RX              0 bytes
avril 09 13:40:08 UE fabe: LCID 4: TX            936 RX           1048 bytes
avril 09 13:40:08 
avril 09 13:40:08 [0m1712662808.067226 [NR_MAC]   (639/17)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.070005 [NR_MAC]     640. 7 Scheduling pucch reception in  640. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.070019 [PHY]   pack_ul_tti_request SFN/Slot:640.7
avril 09 13:40:08 [0m1712662808.070022 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.072015 [NR_MAC]     640. 8 Scheduling pucch reception in  640. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:08 [0m1712662808.072022 [PHY]   pack_ul_tti_request SFN/Slot:640.8
avril 09 13:40:08 [0m1712662808.072023 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:08 [0m1712662808.081301 [NR_MAC]   (640/7)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.083920 [NR_MAC]     640.17 Scheduling pucch reception in  640.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.083928 [PHY]   pack_ul_tti_request SFN/Slot:640.17
avril 09 13:40:08 [0m1712662808.083931 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.084967 [PHY]   pack_ul_tti_request SFN/Slot:640.18
avril 09 13:40:08 [0m1712662808.086119 [PHY]   pack_ul_tti_request SFN/Slot:640.19
avril 09 13:40:08 [0m1712662808.094114 [NR_MAC]   (640/17)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.096742 [NR_MAC]     641. 7 Scheduling pucch reception in  641. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.096766 [PHY]   pack_ul_tti_request SFN/Slot:641.7
avril 09 13:40:08 [0m1712662808.096768 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.107919 [NR_MAC]   (641/7)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.110260 [NR_MAC]     641.17 Scheduling pucch reception in  641.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.110285 [PHY]   pack_ul_tti_request SFN/Slot:641.17
avril 09 13:40:08 [0m1712662808.110287 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.111454 [PHY]   pack_ul_tti_request SFN/Slot:641.18
avril 09 13:40:08 [0m1712662808.112728 [PHY]   pack_ul_tti_request SFN/Slot:641.19
avril 09 13:40:08 [0m1712662808.120332 [NR_MAC]   (641/17)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.123008 [NR_MAC]     642. 7 Scheduling pucch reception in  642. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.123018 [PHY]   pack_ul_tti_request SFN/Slot:642.7
avril 09 13:40:08 [0m1712662808.123021 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.134619 [NR_MAC]   (642/7)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.136903 [NR_MAC]     642.17 Scheduling pucch reception in  642.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.136913 [PHY]   pack_ul_tti_request SFN/Slot:642.17
avril 09 13:40:08 [0m1712662808.136916 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.138106 [PHY]   pack_ul_tti_request SFN/Slot:642.18
avril 09 13:40:08 [0m1712662808.139372 [PHY]   pack_ul_tti_request SFN/Slot:642.19
avril 09 13:40:08 [0m1712662808.146965 [NR_MAC]   (642/17)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.149548 [NR_MAC]     643. 7 Scheduling pucch reception in  643. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.149557 [PHY]   pack_ul_tti_request SFN/Slot:643.7
avril 09 13:40:08 [0m1712662808.149560 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.160751 [NR_MAC]   (643/7)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.162979 [NR_MAC]     643.17 Scheduling pucch reception in  643.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.162986 [PHY]   pack_ul_tti_request SFN/Slot:643.17
avril 09 13:40:08 [0m1712662808.162991 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.164065 [PHY]   pack_ul_tti_request SFN/Slot:643.18
avril 09 13:40:08 [0m1712662808.165435 [PHY]   pack_ul_tti_request SFN/Slot:643.19
avril 09 13:40:08 [0m1712662808.173159 [NR_MAC]   (643/17)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.175841 [NR_MAC]     644. 7 Scheduling pucch reception in  644. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.175852 [PHY]   pack_ul_tti_request SFN/Slot:644.7
avril 09 13:40:08 [0m1712662808.175855 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.187021 [NR_MAC]   (644/7)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.189368 [NR_MAC]     644.17 Scheduling pucch reception in  644.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.189376 [PHY]   pack_ul_tti_request SFN/Slot:644.17
avril 09 13:40:08 [0m1712662808.189379 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.190543 [PHY]   pack_ul_tti_request SFN/Slot:644.18
avril 09 13:40:08 [0m1712662808.191802 [PHY]   pack_ul_tti_request SFN/Slot:644.19
avril 09 13:40:08 [0m1712662808.199211 [NR_MAC]   (644/17)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.201868 [NR_MAC]     645. 7 Scheduling pucch reception in  645. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.201912 [PHY]   pack_ul_tti_request SFN/Slot:645.7
avril 09 13:40:08 [0m1712662808.201915 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.212994 [NR_MAC]   (645/7)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.215522 [NR_MAC]     645.17 Scheduling pucch reception in  645.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.215543 [PHY]   pack_ul_tti_request SFN/Slot:645.17
avril 09 13:40:08 [0m1712662808.215545 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.216798 [PHY]   pack_ul_tti_request SFN/Slot:645.18
avril 09 13:40:08 [0m1712662808.217952 [PHY]   pack_ul_tti_request SFN/Slot:645.19
avril 09 13:40:08 [0m1712662808.225685 [NR_MAC]   (645/17)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.227972 [NR_MAC]     646. 7 Scheduling pucch reception in  646. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.227980 [PHY]   pack_ul_tti_request SFN/Slot:646.7
avril 09 13:40:08 [0m1712662808.227983 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.239210 [NR_MAC]   (646/7)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.241867 [NR_MAC]     646.17 Scheduling pucch reception in  646.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.241875 [PHY]   pack_ul_tti_request SFN/Slot:646.17
avril 09 13:40:08 [0m1712662808.241878 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.242948 [PHY]   pack_ul_tti_request SFN/Slot:646.18
avril 09 13:40:08 [0m1712662808.244157 [PHY]   pack_ul_tti_request SFN/Slot:646.19
avril 09 13:40:08 [0m1712662808.252029 [NR_MAC]   (646/17)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.254581 [NR_MAC]     647. 7 Scheduling pucch reception in  647. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.254588 [PHY]   pack_ul_tti_request SFN/Slot:647.7
avril 09 13:40:08 [0m1712662808.254591 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.265178 [NR_MAC]   (647/7)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.267539 [NR_MAC]     647.17 Scheduling pucch reception in  647.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.267549 [PHY]   pack_ul_tti_request SFN/Slot:647.17
avril 09 13:40:08 [0m1712662808.267552 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.268690 [PHY]   pack_ul_tti_request SFN/Slot:647.18
avril 09 13:40:08 [0m1712662808.269887 [PHY]   pack_ul_tti_request SFN/Slot:647.19
avril 09 13:40:08 [0m1712662808.277452 [NR_MAC]   (647/17)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.280006 [NR_MAC]     648. 7 Scheduling pucch reception in  648. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.280013 [PHY]   pack_ul_tti_request SFN/Slot:648.7
avril 09 13:40:08 [0m1712662808.280016 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.282080 [NR_MAC]     648. 8 Scheduling pucch reception in  648. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:08 [0m1712662808.282085 [PHY]   pack_ul_tti_request SFN/Slot:648.8
avril 09 13:40:08 [0m1712662808.282086 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:08 [0m1712662808.291267 [NR_MAC]   (648/7)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.293788 [NR_MAC]     648.17 Scheduling pucch reception in  648.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.293795 [PHY]   pack_ul_tti_request SFN/Slot:648.17
avril 09 13:40:08 [0m1712662808.293797 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.294873 [PHY]   pack_ul_tti_request SFN/Slot:648.18
avril 09 13:40:08 [0m1712662808.296070 [PHY]   pack_ul_tti_request SFN/Slot:648.19
avril 09 13:40:08 [0m1712662808.297420 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 649/0 
avril 09 13:40:08 [0m1712662808.303933 [NR_MAC]   (648/17)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.306547 [NR_MAC]   pucch_acknack  649. 7 Scheduling pucch reception in  649. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.306565 [PHY]   pack_ul_tti_request SFN/Slot:649.7
avril 09 13:40:08 [0m1712662808.306568 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.317740 [NR_MAC]   (649/7)uci_01->pduBitmap:3
avril 09 13:40:08 [0m1712662808.320072 [NR_MAC]     649.17 Scheduling pucch reception in  649.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.320078 [PHY]   pack_ul_tti_request SFN/Slot:649.17
avril 09 13:40:08 [0m1712662808.320080 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.321346 [PHY]   pack_ul_tti_request SFN/Slot:649.18
avril 09 13:40:08 [0m1712662808.322496 [PHY]   pack_ul_tti_request SFN/Slot:649.19
avril 09 13:40:08 [0m1712662808.330415 [NR_MAC]   (649/17)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.331910 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 650/6 
avril 09 13:40:08 [0m1712662808.332970 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 650/7 
avril 09 13:40:08 [0m1712662808.332973 [NR_MAC]     650. 7 Scheduling pucch reception in  650. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.332981 [PHY]   pack_ul_tti_request SFN/Slot:650.7
avril 09 13:40:08 [0m1712662808.332982 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.344483 [NR_MAC]   (650/7)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.347007 [NR_MAC]   pucch_acknack  650.17 Scheduling pucch reception in  650.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.347013 [PHY]   pack_ul_tti_request SFN/Slot:650.17
avril 09 13:40:08 [0m1712662808.347015 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.348071 [PHY]   pack_ul_tti_request SFN/Slot:650.18
avril 09 13:40:08 [0m1712662808.349326 [PHY]   pack_ul_tti_request SFN/Slot:650.19
avril 09 13:40:08 [0m1712662808.357189 [NR_MAC]   (650/17)uci_01->pduBitmap:3
avril 09 13:40:08 [0m1712662808.359843 [NR_MAC]     651. 7 Scheduling pucch reception in  651. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.359864 [PHY]   pack_ul_tti_request SFN/Slot:651.7
avril 09 13:40:08 [0m1712662808.359866 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.371410 [NR_MAC]   (651/7)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.373815 [NR_MAC]     651.17 Scheduling pucch reception in  651.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.373842 [PHY]   pack_ul_tti_request SFN/Slot:651.17
avril 09 13:40:08 [0m1712662808.373845 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.374903 [PHY]   pack_ul_tti_request SFN/Slot:651.18
avril 09 13:40:08 [0m1712662808.376114 [PHY]   pack_ul_tti_request SFN/Slot:651.19
avril 09 13:40:08 [0m1712662808.384118 [NR_MAC]   (651/17)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.386860 [NR_MAC]     652. 7 Scheduling pucch reception in  652. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.386866 [PHY]   pack_ul_tti_request SFN/Slot:652.7
avril 09 13:40:08 [0m1712662808.386869 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.398318 [NR_MAC]   (652/7)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.400937 [NR_MAC]     652.17 Scheduling pucch reception in  652.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.400944 [PHY]   pack_ul_tti_request SFN/Slot:652.17
avril 09 13:40:08 [0m1712662808.400947 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.401997 [PHY]   pack_ul_tti_request SFN/Slot:652.18
avril 09 13:40:08 [0m1712662808.403225 [PHY]   pack_ul_tti_request SFN/Slot:652.19
avril 09 13:40:08 [0m1712662808.411097 [NR_MAC]   (652/17)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.413792 [NR_MAC]     653. 7 Scheduling pucch reception in  653. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.413799 [PHY]   pack_ul_tti_request SFN/Slot:653.7
avril 09 13:40:08 [0m1712662808.413803 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.424978 [NR_MAC]   (653/7)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.427303 [NR_MAC]     653.17 Scheduling pucch reception in  653.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.427330 [PHY]   pack_ul_tti_request SFN/Slot:653.17
avril 09 13:40:08 [0m1712662808.427344 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.428553 [PHY]   pack_ul_tti_request SFN/Slot:653.18
avril 09 13:40:08 [0m1712662808.429859 [PHY]   pack_ul_tti_request SFN/Slot:653.19
avril 09 13:40:08 [0m1712662808.437688 [NR_MAC]   (653/17)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.440105 [NR_MAC]     654. 7 Scheduling pucch reception in  654. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.440110 [PHY]   pack_ul_tti_request SFN/Slot:654.7
avril 09 13:40:08 [0m1712662808.440113 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.451529 [NR_MAC]   (654/7)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.453918 [NR_MAC]     654.17 Scheduling pucch reception in  654.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.453925 [PHY]   pack_ul_tti_request SFN/Slot:654.17
avril 09 13:40:08 [0m1712662808.453928 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.455050 [PHY]   pack_ul_tti_request SFN/Slot:654.18
avril 09 13:40:08 [0m1712662808.456367 [PHY]   pack_ul_tti_request SFN/Slot:654.19
avril 09 13:40:08 [0m1712662808.464236 [NR_MAC]   (654/17)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.466796 [NR_MAC]     655. 7 Scheduling pucch reception in  655. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.466804 [PHY]   pack_ul_tti_request SFN/Slot:655.7
avril 09 13:40:08 [0m1712662808.466807 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.478109 [NR_MAC]   (655/7)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.480752 [NR_MAC]     655.17 Scheduling pucch reception in  655.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.480787 [PHY]   pack_ul_tti_request SFN/Slot:655.17
avril 09 13:40:08 [0m1712662808.480799 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.481913 [PHY]   pack_ul_tti_request SFN/Slot:655.18
avril 09 13:40:08 [0m1712662808.483161 [PHY]   pack_ul_tti_request SFN/Slot:655.19
avril 09 13:40:08 [0m1712662808.490916 [NR_MAC]   (655/17)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.493505 [NR_MAC]     656. 7 Scheduling pucch reception in  656. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.493511 [PHY]   pack_ul_tti_request SFN/Slot:656.7
avril 09 13:40:08 [0m1712662808.493514 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.495599 [NR_MAC]     656. 8 Scheduling pucch reception in  656. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:08 [0m1712662808.495619 [PHY]   pack_ul_tti_request SFN/Slot:656.8
avril 09 13:40:08 [0m1712662808.495633 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:08 [0m1712662808.504963 [NR_MAC]   (656/7)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.507337 [NR_MAC]     656.17 Scheduling pucch reception in  656.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.507364 [PHY]   pack_ul_tti_request SFN/Slot:656.17
avril 09 13:40:08 [0m1712662808.507379 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.508580 [PHY]   pack_ul_tti_request SFN/Slot:656.18
avril 09 13:40:08 [0m1712662808.509851 [PHY]   pack_ul_tti_request SFN/Slot:656.19
avril 09 13:40:08 [0m1712662808.517732 [NR_MAC]   (656/17)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.520029 [NR_MAC]     657. 7 Scheduling pucch reception in  657. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.520034 [PHY]   pack_ul_tti_request SFN/Slot:657.7
avril 09 13:40:08 [0m1712662808.520037 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.531326 [NR_MAC]   (657/7)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.533838 [NR_MAC]     657.17 Scheduling pucch reception in  657.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.533843 [PHY]   pack_ul_tti_request SFN/Slot:657.17
avril 09 13:40:08 [0m1712662808.533844 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.535003 [PHY]   pack_ul_tti_request SFN/Slot:657.18
avril 09 13:40:08 [0m1712662808.536115 [PHY]   pack_ul_tti_request SFN/Slot:657.19
avril 09 13:40:08 [0m1712662808.544108 [NR_MAC]   (657/17)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.546897 [NR_MAC]     658. 7 Scheduling pucch reception in  658. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.546901 [PHY]   pack_ul_tti_request SFN/Slot:658.7
avril 09 13:40:08 [0m1712662808.546904 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.558114 [NR_MAC]   (658/7)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.560638 [NR_MAC]     658.17 Scheduling pucch reception in  658.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.560659 [PHY]   pack_ul_tti_request SFN/Slot:658.17
avril 09 13:40:08 [0m1712662808.560662 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.561765 [PHY]   pack_ul_tti_request SFN/Slot:658.18
avril 09 13:40:08 [0m1712662808.562999 [PHY]   pack_ul_tti_request SFN/Slot:658.19
avril 09 13:40:08 [0m1712662808.564074 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 659/0 
avril 09 13:40:08 [0m1712662808.570919 [NR_MAC]   (658/17)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.573397 [NR_MAC]   pucch_acknack  659. 7 Scheduling pucch reception in  659. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.573405 [PHY]   pack_ul_tti_request SFN/Slot:659.7
avril 09 13:40:08 [0m1712662808.573409 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.584317 [NR_MAC]   (659/7)uci_01->pduBitmap:3
avril 09 13:40:08 [0m1712662808.586986 [NR_MAC]     659.17 Scheduling pucch reception in  659.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.586993 [PHY]   pack_ul_tti_request SFN/Slot:659.17
avril 09 13:40:08 [0m1712662808.586996 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.588019 [PHY]   pack_ul_tti_request SFN/Slot:659.18
avril 09 13:40:08 [0m1712662808.589322 [PHY]   pack_ul_tti_request SFN/Slot:659.19
avril 09 13:40:08 [0m1712662808.597062 [NR_MAC]   (659/17)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.599750 [NR_MAC]     660. 7 Scheduling pucch reception in  660. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.599764 [PHY]   pack_ul_tti_request SFN/Slot:660.7
avril 09 13:40:08 [0m1712662808.599767 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.611063 [NR_MAC]   (660/7)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.613792 [NR_MAC]     660.17 Scheduling pucch reception in  660.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.613802 [PHY]   pack_ul_tti_request SFN/Slot:660.17
avril 09 13:40:08 [0m1712662808.613805 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.614930 [PHY]   pack_ul_tti_request SFN/Slot:660.18
avril 09 13:40:08 [0m1712662808.616041 [PHY]   pack_ul_tti_request SFN/Slot:660.19
avril 09 13:40:08 [0m1712662808.623911 [NR_MAC]   (660/17)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.626412 [NR_MAC]     661. 7 Scheduling pucch reception in  661. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.626419 [PHY]   pack_ul_tti_request SFN/Slot:661.7
avril 09 13:40:08 [0m1712662808.626422 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.637309 [NR_MAC]   (661/7)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.639864 [NR_MAC]     661.17 Scheduling pucch reception in  661.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.639874 [PHY]   pack_ul_tti_request SFN/Slot:661.17
avril 09 13:40:08 [0m1712662808.639877 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.640995 [PHY]   pack_ul_tti_request SFN/Slot:661.18
avril 09 13:40:08 [0m1712662808.642247 [PHY]   pack_ul_tti_request SFN/Slot:661.19
avril 09 13:40:08 [0m1712662808.649902 [NR_MAC]   (661/17)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.652153 [NR_MAC]     662. 7 Scheduling pucch reception in  662. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.652160 [PHY]   pack_ul_tti_request SFN/Slot:662.7
avril 09 13:40:08 [0m1712662808.652163 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.663343 [NR_MAC]   (662/7)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.665910 [NR_MAC]     662.17 Scheduling pucch reception in  662.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.665916 [PHY]   pack_ul_tti_request SFN/Slot:662.17
avril 09 13:40:08 [0m1712662808.665918 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.667052 [PHY]   pack_ul_tti_request SFN/Slot:662.18
avril 09 13:40:08 [0m1712662808.668305 [PHY]   pack_ul_tti_request SFN/Slot:662.19
avril 09 13:40:08 [0m1712662808.676126 [NR_MAC]   (662/17)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.678767 [NR_MAC]     663. 7 Scheduling pucch reception in  663. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.678774 [PHY]   pack_ul_tti_request SFN/Slot:663.7
avril 09 13:40:08 [0m1712662808.678777 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.690117 [NR_MAC]   (663/7)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.692576 [NR_MAC]     663.17 Scheduling pucch reception in  663.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.692585 [PHY]   pack_ul_tti_request SFN/Slot:663.17
avril 09 13:40:08 [0m1712662808.692588 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.693805 [PHY]   pack_ul_tti_request SFN/Slot:663.18
avril 09 13:40:08 [0m1712662808.694898 [PHY]   pack_ul_tti_request SFN/Slot:663.19
avril 09 13:40:08 [0m1712662808.702745 [NR_MAC]   (663/17)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.705015 [NR_MAC]     664. 7 Scheduling pucch reception in  664. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.705023 [PHY]   pack_ul_tti_request SFN/Slot:664.7
avril 09 13:40:08 [0m1712662808.705026 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.707184 [NR_MAC]     664. 8 Scheduling pucch reception in  664. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:08 [0m1712662808.707212 [PHY]   pack_ul_tti_request SFN/Slot:664.8
avril 09 13:40:08 [0m1712662808.707221 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:08 [0m1712662808.716090 [NR_MAC]   (664/7)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.718677 [NR_MAC]     664.17 Scheduling pucch reception in  664.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.718683 [PHY]   pack_ul_tti_request SFN/Slot:664.17
avril 09 13:40:08 [0m1712662808.718685 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.719858 [PHY]   pack_ul_tti_request SFN/Slot:664.18
avril 09 13:40:08 [0m1712662808.720979 [PHY]   pack_ul_tti_request SFN/Slot:664.19
avril 09 13:40:08 [0m1712662808.729013 [NR_MAC]   (664/17)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.731576 [NR_MAC]     665. 7 Scheduling pucch reception in  665. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.731613 [PHY]   pack_ul_tti_request SFN/Slot:665.7
avril 09 13:40:08 [0m1712662808.731629 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.742799 [NR_MAC]   (665/7)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.745013 [NR_MAC]     665.17 Scheduling pucch reception in  665.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.745021 [PHY]   pack_ul_tti_request SFN/Slot:665.17
avril 09 13:40:08 [0m1712662808.745023 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.746145 [PHY]   pack_ul_tti_request SFN/Slot:665.18
avril 09 13:40:08 [0m1712662808.747636 [PHY]   pack_ul_tti_request SFN/Slot:665.19
avril 09 13:40:08 [0m1712662808.755383 [NR_MAC]   (665/17)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.757938 [NR_MAC]     666. 7 Scheduling pucch reception in  666. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.757947 [PHY]   pack_ul_tti_request SFN/Slot:666.7
avril 09 13:40:08 [0m1712662808.757950 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.769193 [NR_MAC]   (666/7)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.771731 [NR_MAC]     666.17 Scheduling pucch reception in  666.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.771743 [PHY]   pack_ul_tti_request SFN/Slot:666.17
avril 09 13:40:08 [0m1712662808.771745 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.772909 [PHY]   pack_ul_tti_request SFN/Slot:666.18
avril 09 13:40:08 [0m1712662808.774027 [PHY]   pack_ul_tti_request SFN/Slot:666.19
avril 09 13:40:08 [0m1712662808.781751 [NR_MAC]   (666/17)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.784033 [NR_MAC]     667. 7 Scheduling pucch reception in  667. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.784041 [PHY]   pack_ul_tti_request SFN/Slot:667.7
avril 09 13:40:08 [0m1712662808.784044 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.795360 [NR_MAC]   (667/7)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.797859 [NR_MAC]     667.17 Scheduling pucch reception in  667.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.797867 [PHY]   pack_ul_tti_request SFN/Slot:667.17
avril 09 13:40:08 [0m1712662808.797869 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.799044 [PHY]   pack_ul_tti_request SFN/Slot:667.18
avril 09 13:40:08 [0m1712662808.800165 [PHY]   pack_ul_tti_request SFN/Slot:667.19
avril 09 13:40:08 [0m1712662808.808104 [NR_MAC]   (667/17)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.810752 [NR_MAC]     668. 7 Scheduling pucch reception in  668. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.810770 [PHY]   pack_ul_tti_request SFN/Slot:668.7
avril 09 13:40:08 [0m1712662808.810773 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.822124 [NR_MAC]   (668/7)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.824854 [NR_MAC]     668.17 Scheduling pucch reception in  668.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.824862 [PHY]   pack_ul_tti_request SFN/Slot:668.17
avril 09 13:40:08 [0m1712662808.824865 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.825938 [PHY]   pack_ul_tti_request SFN/Slot:668.18
avril 09 13:40:08 [0m1712662808.827245 [PHY]   pack_ul_tti_request SFN/Slot:668.19
avril 09 13:40:08 [0m1712662808.828401 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 669/0 
avril 09 13:40:08 [0m1712662808.834950 [NR_MAC]   (668/17)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.837517 [NR_MAC]   pucch_acknack  669. 7 Scheduling pucch reception in  669. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.837523 [PHY]   pack_ul_tti_request SFN/Slot:669.7
avril 09 13:40:08 [0m1712662808.837525 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.849165 [NR_MAC]   (669/7)uci_01->pduBitmap:3
avril 09 13:40:08 [0m1712662808.851890 [NR_MAC]     669.17 Scheduling pucch reception in  669.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.851895 [PHY]   pack_ul_tti_request SFN/Slot:669.17
avril 09 13:40:08 [0m1712662808.851898 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.852966 [PHY]   pack_ul_tti_request SFN/Slot:669.18
avril 09 13:40:08 [0m1712662808.854149 [PHY]   pack_ul_tti_request SFN/Slot:669.19
avril 09 13:40:08 [0m1712662808.861924 [NR_MAC]   (669/17)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.864553 [NR_MAC]     670. 7 Scheduling pucch reception in  670. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.864603 [PHY]   pack_ul_tti_request SFN/Slot:670.7
avril 09 13:40:08 [0m1712662808.864606 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.875849 [NR_MAC]   (670/7)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.878147 [NR_MAC]     670.17 Scheduling pucch reception in  670.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.878152 [PHY]   pack_ul_tti_request SFN/Slot:670.17
avril 09 13:40:08 [0m1712662808.878154 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.879465 [PHY]   pack_ul_tti_request SFN/Slot:670.18
avril 09 13:40:08 [0m1712662808.880827 [PHY]   pack_ul_tti_request SFN/Slot:670.19
avril 09 13:40:08 [0m1712662808.888536 [NR_MAC]   (670/17)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.890904 [NR_MAC]     671. 7 Scheduling pucch reception in  671. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.890913 [PHY]   pack_ul_tti_request SFN/Slot:671.7
avril 09 13:40:08 [0m1712662808.890916 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.902249 [NR_MAC]   (671/7)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.904857 [NR_MAC]     671.17 Scheduling pucch reception in  671.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.904864 [PHY]   pack_ul_tti_request SFN/Slot:671.17
avril 09 13:40:08 [0m1712662808.904866 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.905989 [PHY]   pack_ul_tti_request SFN/Slot:671.18
avril 09 13:40:08 [0m1712662808.907206 [PHY]   pack_ul_tti_request SFN/Slot:671.19
avril 09 13:40:08 [0m1712662808.915050 [NR_MAC]   (671/17)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.917676 [NR_MAC]     672. 7 Scheduling pucch reception in  672. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.917739 [PHY]   pack_ul_tti_request SFN/Slot:672.7
avril 09 13:40:08 [0m1712662808.917742 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.919906 [NR_MAC]     672. 8 Scheduling pucch reception in  672. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:08 [0m1712662808.919909 [PHY]   pack_ul_tti_request SFN/Slot:672.8
avril 09 13:40:08 [0m1712662808.919910 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:08 [0m1712662808.928897 [NR_MAC]   (672/7)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.931129 [NR_MAC]     672.17 Scheduling pucch reception in  672.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.931134 [PHY]   pack_ul_tti_request SFN/Slot:672.17
avril 09 13:40:08 [0m1712662808.931135 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.932331 [PHY]   pack_ul_tti_request SFN/Slot:672.18
avril 09 13:40:08 [0m1712662808.933627 [PHY]   pack_ul_tti_request SFN/Slot:672.19
avril 09 13:40:08 [0m1712662808.941101 [NR_MAC]   (672/17)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.943735 [NR_MAC]     673. 7 Scheduling pucch reception in  673. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.943775 [PHY]   pack_ul_tti_request SFN/Slot:673.7
avril 09 13:40:08 [0m1712662808.943807 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.954725 [NR_MAC]   (673/7)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.957021 [NR_MAC]     673.17 Scheduling pucch reception in  673.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.957030 [PHY]   pack_ul_tti_request SFN/Slot:673.17
avril 09 13:40:08 [0m1712662808.957033 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.958188 [PHY]   pack_ul_tti_request SFN/Slot:673.18
avril 09 13:40:08 [0m1712662808.959442 [PHY]   pack_ul_tti_request SFN/Slot:673.19
avril 09 13:40:08 [0m1712662808.967295 [NR_MAC]   (673/17)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.969964 [NR_MAC]     674. 7 Scheduling pucch reception in  674. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.969977 [PHY]   pack_ul_tti_request SFN/Slot:674.7
avril 09 13:40:08 [0m1712662808.969983 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.981207 [NR_MAC]   (674/7)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.983849 [NR_MAC]     674.17 Scheduling pucch reception in  674.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.983856 [PHY]   pack_ul_tti_request SFN/Slot:674.17
avril 09 13:40:08 [0m1712662808.983858 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:08 [0m1712662808.985000 [PHY]   pack_ul_tti_request SFN/Slot:674.18
avril 09 13:40:08 [0m1712662808.986240 [PHY]   pack_ul_tti_request SFN/Slot:674.19
avril 09 13:40:08 [0m1712662808.993966 [NR_MAC]   (674/17)uci_01->pduBitmap:1
avril 09 13:40:08 [0m1712662808.996319 [NR_MAC]     675. 7 Scheduling pucch reception in  675. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:08 [0m1712662808.996326 [PHY]   pack_ul_tti_request SFN/Slot:675.7
avril 09 13:40:08 [0m1712662808.996329 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.007591 [NR_MAC]   (675/7)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.009916 [NR_MAC]     675.17 Scheduling pucch reception in  675.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.009923 [PHY]   pack_ul_tti_request SFN/Slot:675.17
avril 09 13:40:09 [0m1712662809.009926 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.011033 [PHY]   pack_ul_tti_request SFN/Slot:675.18
avril 09 13:40:09 [0m1712662809.012306 [PHY]   pack_ul_tti_request SFN/Slot:675.19
avril 09 13:40:09 [0m1712662809.020027 [NR_MAC]   (675/17)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.022672 [NR_MAC]     676. 7 Scheduling pucch reception in  676. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.022679 [PHY]   pack_ul_tti_request SFN/Slot:676.7
avril 09 13:40:09 [0m1712662809.022682 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.033664 [NR_MAC]   (676/7)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.035929 [NR_MAC]     676.17 Scheduling pucch reception in  676.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.035936 [PHY]   pack_ul_tti_request SFN/Slot:676.17
avril 09 13:40:09 [0m1712662809.035938 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.037048 [PHY]   pack_ul_tti_request SFN/Slot:676.18
avril 09 13:40:09 [0m1712662809.038274 [PHY]   pack_ul_tti_request SFN/Slot:676.19
avril 09 13:40:09 [0m1712662809.046066 [NR_MAC]   (676/17)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.048629 [NR_MAC]     677. 7 Scheduling pucch reception in  677. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.048667 [PHY]   pack_ul_tti_request SFN/Slot:677.7
avril 09 13:40:09 [0m1712662809.048681 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.059791 [NR_MAC]   (677/7)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.062069 [NR_MAC]     677.17 Scheduling pucch reception in  677.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.062078 [PHY]   pack_ul_tti_request SFN/Slot:677.17
avril 09 13:40:09 [0m1712662809.062080 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.063176 [PHY]   pack_ul_tti_request SFN/Slot:677.18
avril 09 13:40:09 [0m1712662809.064551 [PHY]   pack_ul_tti_request SFN/Slot:677.19
avril 09 13:40:09 [0m1712662809.072006 [NR_MAC]   (677/17)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.074615 [NR_MAC]     678. 7 Scheduling pucch reception in  678. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.074622 [PHY]   pack_ul_tti_request SFN/Slot:678.7
avril 09 13:40:09 [0m1712662809.074624 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.086068 [NR_MAC]   (678/7)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.088578 [NR_MAC]     678.17 Scheduling pucch reception in  678.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.088587 [PHY]   pack_ul_tti_request SFN/Slot:678.17
avril 09 13:40:09 [0m1712662809.088590 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.089689 [PHY]   pack_ul_tti_request SFN/Slot:678.18
avril 09 13:40:09 [0m1712662809.090888 [PHY]   pack_ul_tti_request SFN/Slot:678.19
avril 09 13:40:09 [0m1712662809.092053 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 679/0 
avril 09 13:40:09 [0m1712662809.098242 [NR_MAC]   (678/17)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.100889 [NR_MAC]   pucch_acknack  679. 7 Scheduling pucch reception in  679. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.100901 [PHY]   pack_ul_tti_request SFN/Slot:679.7
avril 09 13:40:09 [0m1712662809.100904 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.112054 [NR_MAC]   (679/7)uci_01->pduBitmap:3
avril 09 13:40:09 [0m1712662809.114664 [NR_MAC]     679.17 Scheduling pucch reception in  679.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.114680 [PHY]   pack_ul_tti_request SFN/Slot:679.17
avril 09 13:40:09 [0m1712662809.114682 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.115830 [PHY]   pack_ul_tti_request SFN/Slot:679.18
avril 09 13:40:09 [0m1712662809.117039 [PHY]   pack_ul_tti_request SFN/Slot:679.19
avril 09 13:40:09 [0m1712662809.124892 [NR_MAC]   (679/17)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.127261 [NR_MAC]     680. 7 Scheduling pucch reception in  680. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.127268 [PHY]   pack_ul_tti_request SFN/Slot:680.7
avril 09 13:40:09 [0m1712662809.127270 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.129280 [NR_MAC]     680. 8 Scheduling pucch reception in  680. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:09 [0m1712662809.129286 [PHY]   pack_ul_tti_request SFN/Slot:680.8
avril 09 13:40:09 [0m1712662809.129287 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:09 [0m1712662809.138248 [NR_MAC]   (680/7)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.140832 [NR_MAC]     680.17 Scheduling pucch reception in  680.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.140839 [PHY]   pack_ul_tti_request SFN/Slot:680.17
avril 09 13:40:09 [0m1712662809.140841 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.141913 [PHY]   pack_ul_tti_request SFN/Slot:680.18
avril 09 13:40:09 [0m1712662809.143068 [PHY]   pack_ul_tti_request SFN/Slot:680.19
avril 09 13:40:09 [0m1712662809.150705 [NR_MAC]   (680/17)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.153082 [NR_MAC]     681. 7 Scheduling pucch reception in  681. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.153089 [PHY]   pack_ul_tti_request SFN/Slot:681.7
avril 09 13:40:09 [0m1712662809.153091 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.164056 [NR_MAC]   (681/7)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.166746 [NR_MAC]     681.17 Scheduling pucch reception in  681.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.166774 [PHY]   pack_ul_tti_request SFN/Slot:681.17
avril 09 13:40:09 [0m1712662809.166803 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.167956 [PHY]   pack_ul_tti_request SFN/Slot:681.18
avril 09 13:40:09 [0m1712662809.169097 [PHY]   pack_ul_tti_request SFN/Slot:681.19
avril 09 13:40:09 [0m1712662809.176695 [NR_MAC]   (681/17)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.179058 [NR_MAC]     682. 7 Scheduling pucch reception in  682. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.179062 [PHY]   pack_ul_tti_request SFN/Slot:682.7
avril 09 13:40:09 [0m1712662809.179065 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.190603 [NR_MAC]   (682/7)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.192980 [NR_MAC]     682.17 Scheduling pucch reception in  682.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.192984 [PHY]   pack_ul_tti_request SFN/Slot:682.17
avril 09 13:40:09 [0m1712662809.192985 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.194143 [PHY]   pack_ul_tti_request SFN/Slot:682.18
avril 09 13:40:09 [0m1712662809.195395 [PHY]   pack_ul_tti_request SFN/Slot:682.19
avril 09 13:40:09 [0m1712662809.203031 [NR_MAC]   (682/17)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.205534 [NR_MAC]     683. 7 Scheduling pucch reception in  683. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.205567 [PHY]   pack_ul_tti_request SFN/Slot:683.7
avril 09 13:40:09 [0m1712662809.205569 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.216362 [NR_MAC]   (683/7)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.218976 [NR_MAC]     683.17 Scheduling pucch reception in  683.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.218981 [PHY]   pack_ul_tti_request SFN/Slot:683.17
avril 09 13:40:09 [0m1712662809.218983 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.220041 [PHY]   pack_ul_tti_request SFN/Slot:683.18
avril 09 13:40:09 [0m1712662809.221344 [PHY]   pack_ul_tti_request SFN/Slot:683.19
avril 09 13:40:09 [0m1712662809.228825 [NR_MAC]   (683/17)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.231307 [NR_MAC]     684. 7 Scheduling pucch reception in  684. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.231313 [PHY]   pack_ul_tti_request SFN/Slot:684.7
avril 09 13:40:09 [0m1712662809.231315 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.242352 [NR_MAC]   (684/7)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.244776 [NR_MAC]     684.17 Scheduling pucch reception in  684.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.244788 [PHY]   pack_ul_tti_request SFN/Slot:684.17
avril 09 13:40:09 [0m1712662809.244789 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.245891 [PHY]   pack_ul_tti_request SFN/Slot:684.18
avril 09 13:40:09 [0m1712662809.247210 [PHY]   pack_ul_tti_request SFN/Slot:684.19
avril 09 13:40:09 [0m1712662809.254854 [NR_MAC]   (684/17)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.257032 [NR_MAC]     685. 7 Scheduling pucch reception in  685. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.257043 [PHY]   pack_ul_tti_request SFN/Slot:685.7
avril 09 13:40:09 [0m1712662809.257046 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.268105 [NR_MAC]   (685/7)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.270616 [NR_MAC]     685.17 Scheduling pucch reception in  685.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.270629 [PHY]   pack_ul_tti_request SFN/Slot:685.17
avril 09 13:40:09 [0m1712662809.270631 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.271873 [PHY]   pack_ul_tti_request SFN/Slot:685.18
avril 09 13:40:09 [0m1712662809.273110 [PHY]   pack_ul_tti_request SFN/Slot:685.19
avril 09 13:40:09 [0m1712662809.280956 [NR_MAC]   (685/17)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.283552 [NR_MAC]     686. 7 Scheduling pucch reception in  686. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.283559 [PHY]   pack_ul_tti_request SFN/Slot:686.7
avril 09 13:40:09 [0m1712662809.283562 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.295113 [NR_MAC]   (686/7)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.297724 [NR_MAC]     686.17 Scheduling pucch reception in  686.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.297775 [PHY]   pack_ul_tti_request SFN/Slot:686.17
avril 09 13:40:09 [0m1712662809.297788 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.298936 [PHY]   pack_ul_tti_request SFN/Slot:686.18
avril 09 13:40:09 [0m1712662809.300147 [PHY]   pack_ul_tti_request SFN/Slot:686.19
avril 09 13:40:09 [0m1712662809.308341 [NR_MAC]   (686/17)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.310836 [NR_MAC]     687. 7 Scheduling pucch reception in  687. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.310845 [PHY]   pack_ul_tti_request SFN/Slot:687.7
avril 09 13:40:09 [0m1712662809.310849 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.322062 [NR_MAC]   (687/7)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.324561 [NR_MAC]     687.17 Scheduling pucch reception in  687.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.324569 [PHY]   pack_ul_tti_request SFN/Slot:687.17
avril 09 13:40:09 [0m1712662809.324572 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.325729 [PHY]   pack_ul_tti_request SFN/Slot:687.18
avril 09 13:40:09 [0m1712662809.326958 [PHY]   pack_ul_tti_request SFN/Slot:687.19
avril 09 13:40:09 [0m1712662809.334864 [NR_MAC]   (687/17)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.336120 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 688/6 
avril 09 13:40:09 [0m1712662809.337297 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 688/7 
avril 09 13:40:09 [0m1712662809.337302 [NR_MAC]     688. 7 Scheduling pucch reception in  688. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.337314 [PHY]   pack_ul_tti_request SFN/Slot:688.7
avril 09 13:40:09 [0m1712662809.337316 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.339560 [NR_MAC]     688. 8 Scheduling pucch reception in  688. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:09 [0m1712662809.339566 [PHY]   pack_ul_tti_request SFN/Slot:688.8
avril 09 13:40:09 [0m1712662809.339568 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:09 [0m1712662809.348852 [NR_MAC]   (688/7)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.351264 [NR_MAC]   pucch_acknack  688.17 Scheduling pucch reception in  688.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.351275 [PHY]   pack_ul_tti_request SFN/Slot:688.17
avril 09 13:40:09 [0m1712662809.351278 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.352480 [PHY]   pack_ul_tti_request SFN/Slot:688.18
avril 09 13:40:09 [0m1712662809.353766 [PHY]   pack_ul_tti_request SFN/Slot:688.19
avril 09 13:40:09 [0m1712662809.354956 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 689/0 
avril 09 13:40:09 [0m1712662809.361864 [NR_MAC]   (688/17)uci_01->pduBitmap:3
avril 09 13:40:09 [0m1712662809.364287 [NR_MAC]   pucch_acknack  689. 7 Scheduling pucch reception in  689. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.364296 [PHY]   pack_ul_tti_request SFN/Slot:689.7
avril 09 13:40:09 [0m1712662809.364299 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.375872 [NR_MAC]   (689/7)uci_01->pduBitmap:3
avril 09 13:40:09 [0m1712662809.378327 [NR_MAC]     689.17 Scheduling pucch reception in  689.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.378333 [PHY]   pack_ul_tti_request SFN/Slot:689.17
avril 09 13:40:09 [0m1712662809.378336 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.379557 [PHY]   pack_ul_tti_request SFN/Slot:689.18
avril 09 13:40:09 [0m1712662809.380843 [PHY]   pack_ul_tti_request SFN/Slot:689.19
avril 09 13:40:09 [0m1712662809.388918 [NR_MAC]   (689/17)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.391465 [NR_MAC]     690. 7 Scheduling pucch reception in  690. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.391472 [PHY]   pack_ul_tti_request SFN/Slot:690.7
avril 09 13:40:09 [0m1712662809.391474 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.402855 [NR_MAC]   (690/7)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.405130 [NR_MAC]     690.17 Scheduling pucch reception in  690.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.405137 [PHY]   pack_ul_tti_request SFN/Slot:690.17
avril 09 13:40:09 [0m1712662809.405139 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.406400 [PHY]   pack_ul_tti_request SFN/Slot:690.18
avril 09 13:40:09 [0m1712662809.407737 [PHY]   pack_ul_tti_request SFN/Slot:690.19
avril 09 13:40:09 [0m1712662809.415882 [NR_MAC]   (690/17)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.418282 [NR_MAC]     691. 7 Scheduling pucch reception in  691. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.418290 [PHY]   pack_ul_tti_request SFN/Slot:691.7
avril 09 13:40:09 [0m1712662809.418293 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.429830 [NR_MAC]   (691/7)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.432044 [NR_MAC]     691.17 Scheduling pucch reception in  691.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.432051 [PHY]   pack_ul_tti_request SFN/Slot:691.17
avril 09 13:40:09 [0m1712662809.432053 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.433165 [PHY]   pack_ul_tti_request SFN/Slot:691.18
avril 09 13:40:09 [0m1712662809.434513 [PHY]   pack_ul_tti_request SFN/Slot:691.19
avril 09 13:40:09 [0m1712662809.442333 [NR_MAC]   (691/17)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.444990 [NR_MAC]     692. 7 Scheduling pucch reception in  692. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.444998 [PHY]   pack_ul_tti_request SFN/Slot:692.7
avril 09 13:40:09 [0m1712662809.445001 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.456099 [NR_MAC]   (692/7)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.458706 [NR_MAC]     692.17 Scheduling pucch reception in  692.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.458733 [PHY]   pack_ul_tti_request SFN/Slot:692.17
avril 09 13:40:09 [0m1712662809.458744 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.459898 [PHY]   pack_ul_tti_request SFN/Slot:692.18
avril 09 13:40:09 [0m1712662809.461263 [PHY]   pack_ul_tti_request SFN/Slot:692.19
avril 09 13:40:09 [0m1712662809.468897 [NR_MAC]   (692/17)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.471411 [NR_MAC]     693. 7 Scheduling pucch reception in  693. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.471417 [PHY]   pack_ul_tti_request SFN/Slot:693.7
avril 09 13:40:09 [0m1712662809.471419 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.482974 [NR_MAC]   (693/7)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.485319 [NR_MAC]     693.17 Scheduling pucch reception in  693.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.485328 [PHY]   pack_ul_tti_request SFN/Slot:693.17
avril 09 13:40:09 [0m1712662809.485331 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.486528 [PHY]   pack_ul_tti_request SFN/Slot:693.18
avril 09 13:40:09 [0m1712662809.487807 [PHY]   pack_ul_tti_request SFN/Slot:693.19
avril 09 13:40:09 [0m1712662809.495318 [NR_MAC]   (693/17)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.497905 [NR_MAC]     694. 7 Scheduling pucch reception in  694. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.497913 [PHY]   pack_ul_tti_request SFN/Slot:694.7
avril 09 13:40:09 [0m1712662809.497916 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.509284 [NR_MAC]   (694/7)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.511796 [NR_MAC]     694.17 Scheduling pucch reception in  694.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.511806 [PHY]   pack_ul_tti_request SFN/Slot:694.17
avril 09 13:40:09 [0m1712662809.511809 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.512958 [PHY]   pack_ul_tti_request SFN/Slot:694.18
avril 09 13:40:09 [0m1712662809.514229 [PHY]   pack_ul_tti_request SFN/Slot:694.19
avril 09 13:40:09 [0m1712662809.522228 [NR_MAC]   (694/17)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.524669 [NR_MAC]     695. 7 Scheduling pucch reception in  695. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.524693 [PHY]   pack_ul_tti_request SFN/Slot:695.7
avril 09 13:40:09 [0m1712662809.524695 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.535991 [NR_MAC]   (695/7)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.538759 [NR_MAC]     695.17 Scheduling pucch reception in  695.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.538764 [PHY]   pack_ul_tti_request SFN/Slot:695.17
avril 09 13:40:09 [0m1712662809.538765 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.539940 [PHY]   pack_ul_tti_request SFN/Slot:695.18
avril 09 13:40:09 [0m1712662809.541130 [PHY]   pack_ul_tti_request SFN/Slot:695.19
avril 09 13:40:09 [0m1712662809.549016 [NR_MAC]   (695/17)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.551591 [NR_MAC]     696. 7 Scheduling pucch reception in  696. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.551599 [PHY]   pack_ul_tti_request SFN/Slot:696.7
avril 09 13:40:09 [0m1712662809.551602 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.553904 [NR_MAC]     696. 8 Scheduling pucch reception in  696. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:09 [0m1712662809.553912 [PHY]   pack_ul_tti_request SFN/Slot:696.8
avril 09 13:40:09 [0m1712662809.553914 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:09 [0m1712662809.563165 [NR_MAC]   (696/7)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.565903 [NR_MAC]     696.17 Scheduling pucch reception in  696.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.565912 [PHY]   pack_ul_tti_request SFN/Slot:696.17
avril 09 13:40:09 [0m1712662809.565915 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.566987 [PHY]   pack_ul_tti_request SFN/Slot:696.18
avril 09 13:40:09 [0m1712662809.568049 [PHY]   pack_ul_tti_request SFN/Slot:696.19
avril 09 13:40:09 [0m1712662809.575771 [NR_MAC]   (696/17)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.578112 [NR_MAC]     697. 7 Scheduling pucch reception in  697. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.578119 [PHY]   pack_ul_tti_request SFN/Slot:697.7
avril 09 13:40:09 [0m1712662809.578122 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.589143 [NR_MAC]   (697/7)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.591511 [NR_MAC]     697.17 Scheduling pucch reception in  697.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.591517 [PHY]   pack_ul_tti_request SFN/Slot:697.17
avril 09 13:40:09 [0m1712662809.591519 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.592806 [PHY]   pack_ul_tti_request SFN/Slot:697.18
avril 09 13:40:09 [0m1712662809.593931 [PHY]   pack_ul_tti_request SFN/Slot:697.19
avril 09 13:40:09 [0m1712662809.601457 [NR_MAC]   (697/17)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.603971 [NR_MAC]     698. 7 Scheduling pucch reception in  698. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.603978 [PHY]   pack_ul_tti_request SFN/Slot:698.7
avril 09 13:40:09 [0m1712662809.603981 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.615051 [NR_MAC]   (698/7)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.617742 [NR_MAC]     698.17 Scheduling pucch reception in  698.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.617776 [PHY]   pack_ul_tti_request SFN/Slot:698.17
avril 09 13:40:09 [0m1712662809.617790 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.618890 [PHY]   pack_ul_tti_request SFN/Slot:698.18
avril 09 13:40:09 [0m1712662809.620004 [PHY]   pack_ul_tti_request SFN/Slot:698.19
avril 09 13:40:09 [0m1712662809.621266 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 699/0 
avril 09 13:40:09 [0m1712662809.627827 [NR_MAC]   (698/17)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.630092 [NR_MAC]   pucch_acknack  699. 7 Scheduling pucch reception in  699. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.630099 [PHY]   pack_ul_tti_request SFN/Slot:699.7
avril 09 13:40:09 [0m1712662809.630102 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.641425 [NR_MAC]   (699/7)uci_01->pduBitmap:3
avril 09 13:40:09 [0m1712662809.643925 [NR_MAC]     699.17 Scheduling pucch reception in  699.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.643931 [PHY]   pack_ul_tti_request SFN/Slot:699.17
avril 09 13:40:09 [0m1712662809.643934 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.644999 [PHY]   pack_ul_tti_request SFN/Slot:699.18
avril 09 13:40:09 [0m1712662809.646272 [PHY]   pack_ul_tti_request SFN/Slot:699.19
avril 09 13:40:09 [0m1712662809.653969 [NR_MAC]   (699/17)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.656483 [NR_MAC]     700. 7 Scheduling pucch reception in  700. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.656489 [PHY]   pack_ul_tti_request SFN/Slot:700.7
avril 09 13:40:09 [0m1712662809.656491 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.667891 [NR_MAC]   (700/7)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.670191 [NR_MAC]     700.17 Scheduling pucch reception in  700.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.670199 [PHY]   pack_ul_tti_request SFN/Slot:700.17
avril 09 13:40:09 [0m1712662809.670201 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.671394 [PHY]   pack_ul_tti_request SFN/Slot:700.18
avril 09 13:40:09 [0m1712662809.672738 [PHY]   pack_ul_tti_request SFN/Slot:700.19
avril 09 13:40:09 [0m1712662809.680499 [NR_MAC]   (700/17)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.682998 [NR_MAC]     701. 7 Scheduling pucch reception in  701. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.683006 [PHY]   pack_ul_tti_request SFN/Slot:701.7
avril 09 13:40:09 [0m1712662809.683008 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.694055 [NR_MAC]   (701/7)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.696688 [NR_MAC]     701.17 Scheduling pucch reception in  701.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.696698 [PHY]   pack_ul_tti_request SFN/Slot:701.17
avril 09 13:40:09 [0m1712662809.696700 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.697850 [PHY]   pack_ul_tti_request SFN/Slot:701.18
avril 09 13:40:09 [0m1712662809.699017 [PHY]   pack_ul_tti_request SFN/Slot:701.19
avril 09 13:40:09 [0m1712662809.706876 [NR_MAC]   (701/17)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.709279 [NR_MAC]     702. 7 Scheduling pucch reception in  702. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.709286 [PHY]   pack_ul_tti_request SFN/Slot:702.7
avril 09 13:40:09 [0m1712662809.709289 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.720462 [NR_MAC]   (702/7)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.722903 [NR_MAC]     702.17 Scheduling pucch reception in  702.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.722911 [PHY]   pack_ul_tti_request SFN/Slot:702.17
avril 09 13:40:09 [0m1712662809.722912 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.724026 [PHY]   pack_ul_tti_request SFN/Slot:702.18
avril 09 13:40:09 [0m1712662809.725344 [PHY]   pack_ul_tti_request SFN/Slot:702.19
avril 09 13:40:09 [0m1712662809.732911 [NR_MAC]   (702/17)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.735586 [NR_MAC]     703. 7 Scheduling pucch reception in  703. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.735596 [PHY]   pack_ul_tti_request SFN/Slot:703.7
avril 09 13:40:09 [0m1712662809.735599 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.746733 [NR_MAC]   (703/7)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.749039 [NR_MAC]     703.17 Scheduling pucch reception in  703.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.749049 [PHY]   pack_ul_tti_request SFN/Slot:703.17
avril 09 13:40:09 [0m1712662809.749051 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.750258 [PHY]   pack_ul_tti_request SFN/Slot:703.18
avril 09 13:40:09 [0m1712662809.751563 [PHY]   pack_ul_tti_request SFN/Slot:703.19
avril 09 13:40:09 [0m1712662809.759294 [NR_MAC]   (703/17)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.761697 [NR_MAC]     704. 7 Scheduling pucch reception in  704. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.761709 [PHY]   pack_ul_tti_request SFN/Slot:704.7
avril 09 13:40:09 [0m1712662809.761712 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.763877 [NR_MAC]     704. 8 Scheduling pucch reception in  704. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:09 [0m1712662809.763894 [PHY]   pack_ul_tti_request SFN/Slot:704.8
avril 09 13:40:09 [0m1712662809.763895 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:09 [0m1712662809.772933 [NR_MAC]   (704/7)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.775346 [NR_MAC]     704.17 Scheduling pucch reception in  704.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.775353 [PHY]   pack_ul_tti_request SFN/Slot:704.17
avril 09 13:40:09 [0m1712662809.775355 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.776600 [PHY]   pack_ul_tti_request SFN/Slot:704.18
avril 09 13:40:09 [0m1712662809.777792 [PHY]   pack_ul_tti_request SFN/Slot:704.19
avril 09 13:40:09 [0m1712662809.785665 [NR_MAC]   (704/17)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.787915 [NR_MAC]     705. 7 Scheduling pucch reception in  705. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.787928 [PHY]   pack_ul_tti_request SFN/Slot:705.7
avril 09 13:40:09 [0m1712662809.787931 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.799207 [NR_MAC]   (705/7)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.801765 [NR_MAC]     705.17 Scheduling pucch reception in  705.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.801773 [PHY]   pack_ul_tti_request SFN/Slot:705.17
avril 09 13:40:09 [0m1712662809.801775 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.802927 [PHY]   pack_ul_tti_request SFN/Slot:705.18
avril 09 13:40:09 [0m1712662809.804125 [PHY]   pack_ul_tti_request SFN/Slot:705.19
avril 09 13:40:09 [0m1712662809.811928 [NR_MAC]   (705/17)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.814510 [NR_MAC]     706. 7 Scheduling pucch reception in  706. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.814536 [PHY]   pack_ul_tti_request SFN/Slot:706.7
avril 09 13:40:09 [0m1712662809.814539 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.825842 [NR_MAC]   (706/7)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.828227 [NR_MAC]     706.17 Scheduling pucch reception in  706.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.828240 [PHY]   pack_ul_tti_request SFN/Slot:706.17
avril 09 13:40:09 [0m1712662809.828242 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.829495 [PHY]   pack_ul_tti_request SFN/Slot:706.18
avril 09 13:40:09 [0m1712662809.830862 [PHY]   pack_ul_tti_request SFN/Slot:706.19
avril 09 13:40:09 [0m1712662809.838522 [NR_MAC]   (706/17)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.840951 [NR_MAC]     707. 7 Scheduling pucch reception in  707. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.840958 [PHY]   pack_ul_tti_request SFN/Slot:707.7
avril 09 13:40:09 [0m1712662809.840961 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.851968 [NR_MAC]   (707/7)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.854443 [NR_MAC]     707.17 Scheduling pucch reception in  707.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.854449 [PHY]   pack_ul_tti_request SFN/Slot:707.17
avril 09 13:40:09 [0m1712662809.854452 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.855566 [PHY]   pack_ul_tti_request SFN/Slot:707.18
avril 09 13:40:09 [0m1712662809.856792 [PHY]   pack_ul_tti_request SFN/Slot:707.19
avril 09 13:40:09 [0m1712662809.864388 [NR_MAC]   (707/17)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.867141 [NR_MAC]     708. 7 Scheduling pucch reception in  708. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.867148 [PHY]   pack_ul_tti_request SFN/Slot:708.7
avril 09 13:40:09 [0m1712662809.867151 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.877998 [NR_MAC]   (708/7)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.880446 [NR_MAC]     708.17 Scheduling pucch reception in  708.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.880482 [PHY]   pack_ul_tti_request SFN/Slot:708.17
avril 09 13:40:09 [0m1712662809.880484 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.881558 [PHY]   pack_ul_tti_request SFN/Slot:708.18
avril 09 13:40:09 [0m1712662809.882740 [PHY]   pack_ul_tti_request SFN/Slot:708.19
avril 09 13:40:09 [0m1712662809.883937 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 709/0 
avril 09 13:40:09 [0m1712662809.890470 [NR_MAC]   (708/17)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.892897 [NR_MAC]   pucch_acknack  709. 7 Scheduling pucch reception in  709. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.892903 [PHY]   pack_ul_tti_request SFN/Slot:709.7
avril 09 13:40:09 [0m1712662809.892905 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.903883 [NR_MAC]   (709/7)uci_01->pduBitmap:3
avril 09 13:40:09 [0m1712662809.906322 [NR_MAC]     709.17 Scheduling pucch reception in  709.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.906327 [PHY]   pack_ul_tti_request SFN/Slot:709.17
avril 09 13:40:09 [0m1712662809.906328 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.907561 [PHY]   pack_ul_tti_request SFN/Slot:709.18
avril 09 13:40:09 [0m1712662809.908889 [PHY]   pack_ul_tti_request SFN/Slot:709.19
avril 09 13:40:09 [0m1712662809.916872 [NR_MAC]   (709/17)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.919457 [NR_MAC]     710. 7 Scheduling pucch reception in  710. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.919490 [PHY]   pack_ul_tti_request SFN/Slot:710.7
avril 09 13:40:09 [0m1712662809.919503 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.930841 [NR_MAC]   (710/7)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.933062 [NR_MAC]     710.17 Scheduling pucch reception in  710.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.933069 [PHY]   pack_ul_tti_request SFN/Slot:710.17
avril 09 13:40:09 [0m1712662809.933072 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.934134 [PHY]   pack_ul_tti_request SFN/Slot:710.18
avril 09 13:40:09 [0m1712662809.935485 [PHY]   pack_ul_tti_request SFN/Slot:710.19
avril 09 13:40:09 [0m1712662809.943199 [NR_MAC]   (710/17)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.945942 [NR_MAC]     711. 7 Scheduling pucch reception in  711. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.945951 [PHY]   pack_ul_tti_request SFN/Slot:711.7
avril 09 13:40:09 [0m1712662809.945954 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.956851 [NR_MAC]   (711/7)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.959134 [NR_MAC]     711.17 Scheduling pucch reception in  711.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.959143 [PHY]   pack_ul_tti_request SFN/Slot:711.17
avril 09 13:40:09 [0m1712662809.959146 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.960188 [PHY]   pack_ul_tti_request SFN/Slot:711.18
avril 09 13:40:09 [0m1712662809.961513 [PHY]   pack_ul_tti_request SFN/Slot:711.19
avril 09 13:40:09 [0m1712662809.969176 [NR_MAC]   (711/17)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.971993 [NR_MAC]     712. 7 Scheduling pucch reception in  712. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.972001 [PHY]   pack_ul_tti_request SFN/Slot:712.7
avril 09 13:40:09 [0m1712662809.972003 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.973998 [NR_MAC]     712. 8 Scheduling pucch reception in  712. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:09 [0m1712662809.974003 [PHY]   pack_ul_tti_request SFN/Slot:712.8
avril 09 13:40:09 [0m1712662809.974004 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:09 [0m1712662809.983122 [NR_MAC]   (712/7)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.985685 [NR_MAC]     712.17 Scheduling pucch reception in  712.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.985692 [PHY]   pack_ul_tti_request SFN/Slot:712.17
avril 09 13:40:09 [0m1712662809.985694 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:09 [0m1712662809.986787 [PHY]   pack_ul_tti_request SFN/Slot:712.18
avril 09 13:40:09 [0m1712662809.987933 [PHY]   pack_ul_tti_request SFN/Slot:712.19
avril 09 13:40:09 [0m1712662809.995875 [NR_MAC]   (712/17)uci_01->pduBitmap:1
avril 09 13:40:09 [0m1712662809.998370 [NR_MAC]     713. 7 Scheduling pucch reception in  713. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:09 [0m1712662809.998377 [PHY]   pack_ul_tti_request SFN/Slot:713.7
avril 09 13:40:09 [0m1712662809.998380 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.009370 [NR_MAC]   (713/7)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.011966 [NR_MAC]     713.17 Scheduling pucch reception in  713.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.011974 [PHY]   pack_ul_tti_request SFN/Slot:713.17
avril 09 13:40:10 [0m1712662810.011977 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.013052 [PHY]   pack_ul_tti_request SFN/Slot:713.18
avril 09 13:40:10 [0m1712662810.014251 [PHY]   pack_ul_tti_request SFN/Slot:713.19
avril 09 13:40:10 [0m1712662810.022104 [NR_MAC]   (713/17)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.024852 [NR_MAC]     714. 7 Scheduling pucch reception in  714. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.024860 [PHY]   pack_ul_tti_request SFN/Slot:714.7
avril 09 13:40:10 [0m1712662810.024863 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.036370 [NR_MAC]   (714/7)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.038921 [NR_MAC]     714.17 Scheduling pucch reception in  714.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.038929 [PHY]   pack_ul_tti_request SFN/Slot:714.17
avril 09 13:40:10 [0m1712662810.038931 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.039983 [PHY]   pack_ul_tti_request SFN/Slot:714.18
avril 09 13:40:10 [0m1712662810.041185 [PHY]   pack_ul_tti_request SFN/Slot:714.19
avril 09 13:40:10 [0m1712662810.049135 [NR_MAC]   (714/17)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.051871 [NR_MAC]     715. 7 Scheduling pucch reception in  715. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.051886 [PHY]   pack_ul_tti_request SFN/Slot:715.7
avril 09 13:40:10 [0m1712662810.051889 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.062933 [NR_MAC]   (715/7)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.065402 [NR_MAC]     715.17 Scheduling pucch reception in  715.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.065411 [PHY]   pack_ul_tti_request SFN/Slot:715.17
avril 09 13:40:10 [0m1712662810.065414 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.066637 [PHY]   pack_ul_tti_request SFN/Slot:715.18
avril 09 13:40:10 [0m1712662810.067891 [PHY]   pack_ul_tti_request SFN/Slot:715.19
avril 09 13:40:10 [0m1712662810.075871 [NR_MAC]   (715/17)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.078179 [NR_MAC]     716. 7 Scheduling pucch reception in  716. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.078186 [PHY]   pack_ul_tti_request SFN/Slot:716.7
avril 09 13:40:10 [0m1712662810.078189 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.089055 [NR_MAC]   (716/7)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.091636 [NR_MAC]     716.17 Scheduling pucch reception in  716.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.091673 [PHY]   pack_ul_tti_request SFN/Slot:716.17
avril 09 13:40:10 [0m1712662810.091684 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.092912 [PHY]   pack_ul_tti_request SFN/Slot:716.18
avril 09 13:40:10 [0m1712662810.094087 [PHY]   pack_ul_tti_request SFN/Slot:716.19
avril 09 13:40:10 [0m1712662810.102073 [NR_MAC]   (716/17)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.104574 [NR_MAC]     717. 7 Scheduling pucch reception in  717. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.104582 [PHY]   pack_ul_tti_request SFN/Slot:717.7
avril 09 13:40:10 [0m1712662810.104585 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.116103 [NR_MAC]   (717/7)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.118698 [NR_MAC]     717.17 Scheduling pucch reception in  717.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.118753 [PHY]   pack_ul_tti_request SFN/Slot:717.17
avril 09 13:40:10 [0m1712662810.118763 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.119901 [PHY]   pack_ul_tti_request SFN/Slot:717.18
avril 09 13:40:10 [0m1712662810.121036 [PHY]   pack_ul_tti_request SFN/Slot:717.19
avril 09 13:40:10 [0m1712662810.129203 [NR_MAC]   (717/17)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.131852 [NR_MAC]     718. 7 Scheduling pucch reception in  718. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.131861 [PHY]   pack_ul_tti_request SFN/Slot:718.7
avril 09 13:40:10 [0m1712662810.131864 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.142869 [NR_MAC]   (718/7)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.145064 [NR_MAC]     718.17 Scheduling pucch reception in  718.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.145081 [PHY]   pack_ul_tti_request SFN/Slot:718.17
avril 09 13:40:10 [0m1712662810.145084 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.146119 [PHY]   pack_ul_tti_request SFN/Slot:718.18
avril 09 13:40:10 [0m1712662810.147391 [PHY]   pack_ul_tti_request SFN/Slot:718.19
avril 09 13:40:10 [0m1712662810.148667 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 719/0 
avril 09 13:40:10 [0m1712662810.155051 [NR_MAC]   (718/17)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.157752 [NR_MAC]   pucch_acknack  719. 7 Scheduling pucch reception in  719. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.157802 [PHY]   pack_ul_tti_request SFN/Slot:719.7
avril 09 13:40:10 [0m1712662810.157819 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.168858 [NR_MAC]   (719/7)uci_01->pduBitmap:3
avril 09 13:40:10 [0m1712662810.171215 [NR_MAC]     719.17 Scheduling pucch reception in  719.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.171223 [PHY]   pack_ul_tti_request SFN/Slot:719.17
avril 09 13:40:10 [0m1712662810.171225 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.172501 [PHY]   pack_ul_tti_request SFN/Slot:719.18
avril 09 13:40:10 [0m1712662810.173762 [PHY]   pack_ul_tti_request SFN/Slot:719.19
avril 09 13:40:10 [0m1712662810.181461 [NR_MAC]   (719/17)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.184051 [NR_MAC]     720. 7 Scheduling pucch reception in  720. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.184058 [PHY]   pack_ul_tti_request SFN/Slot:720.7
avril 09 13:40:10 [0m1712662810.184061 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.186139 [NR_MAC]     720. 8 Scheduling pucch reception in  720. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:10 [0m1712662810.186144 [PHY]   pack_ul_tti_request SFN/Slot:720.8
avril 09 13:40:10 [0m1712662810.186146 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:10 [0m1712662810.195517 [NR_MAC]   (720/7)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.197891 [NR_MAC]     720.17 Scheduling pucch reception in  720.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.197898 [PHY]   pack_ul_tti_request SFN/Slot:720.17
avril 09 13:40:10 [0m1712662810.197901 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.199019 [PHY]   pack_ul_tti_request SFN/Slot:720.18
avril 09 13:40:10 [0m1712662810.200242 [PHY]   pack_ul_tti_request SFN/Slot:720.19
avril 09 13:40:10 [0m1712662810.207965 [NR_MAC]   (720/17)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.210341 [NR_MAC]     721. 7 Scheduling pucch reception in  721. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.210347 [PHY]   pack_ul_tti_request SFN/Slot:721.7
avril 09 13:40:10 [0m1712662810.210350 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.221893 [NR_MAC]   (721/7)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.224093 [NR_MAC]     721.17 Scheduling pucch reception in  721.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.224101 [PHY]   pack_ul_tti_request SFN/Slot:721.17
avril 09 13:40:10 [0m1712662810.224103 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.225462 [PHY]   pack_ul_tti_request SFN/Slot:721.18
avril 09 13:40:10 [0m1712662810.226734 [PHY]   pack_ul_tti_request SFN/Slot:721.19
avril 09 13:40:10 [0m1712662810.234308 [NR_MAC]   (721/17)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.236802 [NR_MAC]     722. 7 Scheduling pucch reception in  722. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.236819 [PHY]   pack_ul_tti_request SFN/Slot:722.7
avril 09 13:40:10 [0m1712662810.236821 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.247630 [NR_MAC]   (722/7)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.250008 [NR_MAC]     722.17 Scheduling pucch reception in  722.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.250014 [PHY]   pack_ul_tti_request SFN/Slot:722.17
avril 09 13:40:10 [0m1712662810.250016 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.251124 [PHY]   pack_ul_tti_request SFN/Slot:722.18
avril 09 13:40:10 [0m1712662810.252605 [PHY]   pack_ul_tti_request SFN/Slot:722.19
avril 09 13:40:10 [0m1712662810.260127 [NR_MAC]   (722/17)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.262678 [NR_MAC]     723. 7 Scheduling pucch reception in  723. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.262686 [PHY]   pack_ul_tti_request SFN/Slot:723.7
avril 09 13:40:10 [0m1712662810.262689 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.273894 [NR_MAC]   (723/7)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.276323 [NR_MAC]     723.17 Scheduling pucch reception in  723.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.276332 [PHY]   pack_ul_tti_request SFN/Slot:723.17
avril 09 13:40:10 [0m1712662810.276334 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.277576 [PHY]   pack_ul_tti_request SFN/Slot:723.18
avril 09 13:40:10 [0m1712662810.278751 [PHY]   pack_ul_tti_request SFN/Slot:723.19
avril 09 13:40:10 [0m1712662810.286557 [NR_MAC]   (723/17)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.289041 [NR_MAC]     724. 7 Scheduling pucch reception in  724. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.289051 [PHY]   pack_ul_tti_request SFN/Slot:724.7
avril 09 13:40:10 [0m1712662810.289053 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.299984 [NR_MAC]   (724/7)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.302473 [NR_MAC]     724.17 Scheduling pucch reception in  724.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.302491 [PHY]   pack_ul_tti_request SFN/Slot:724.17
avril 09 13:40:10 [0m1712662810.302493 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.303704 [PHY]   pack_ul_tti_request SFN/Slot:724.18
avril 09 13:40:10 [0m1712662810.304943 [PHY]   pack_ul_tti_request SFN/Slot:724.19
avril 09 13:40:10 [0m1712662810.312662 [NR_MAC]   (724/17)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.313935 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 725/6 
avril 09 13:40:10 [0m1712662810.314975 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 725/7 
avril 09 13:40:10 [0m1712662810.314980 [NR_MAC]     725. 7 Scheduling pucch reception in  725. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.314992 [PHY]   pack_ul_tti_request SFN/Slot:725.7
avril 09 13:40:10 [0m1712662810.314995 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.326426 [NR_MAC]   (725/7)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.328933 [NR_MAC]   pucch_acknack  725.17 Scheduling pucch reception in  725.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.328941 [PHY]   pack_ul_tti_request SFN/Slot:725.17
avril 09 13:40:10 [0m1712662810.328944 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.330046 [PHY]   pack_ul_tti_request SFN/Slot:725.18
avril 09 13:40:10 [0m1712662810.331261 [PHY]   pack_ul_tti_request SFN/Slot:725.19
avril 09 13:40:10 [0m1712662810.339073 [NR_MAC]   (725/17)uci_01->pduBitmap:3
avril 09 13:40:10 [0m1712662810.341753 [NR_MAC]     726. 7 Scheduling pucch reception in  726. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.341760 [PHY]   pack_ul_tti_request SFN/Slot:726.7
avril 09 13:40:10 [0m1712662810.341763 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.353100 [NR_MAC]   (726/7)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.355584 [NR_MAC]     726.17 Scheduling pucch reception in  726.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.355590 [PHY]   pack_ul_tti_request SFN/Slot:726.17
avril 09 13:40:10 [0m1712662810.355594 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.356734 [PHY]   pack_ul_tti_request SFN/Slot:726.18
avril 09 13:40:10 [0m1712662810.357954 [PHY]   pack_ul_tti_request SFN/Slot:726.19
avril 09 13:40:10 [0m1712662810.365664 [NR_MAC]   (726/17)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.367886 [NR_MAC]     727. 7 Scheduling pucch reception in  727. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.367894 [PHY]   pack_ul_tti_request SFN/Slot:727.7
avril 09 13:40:10 [0m1712662810.367897 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.379460 [NR_MAC]   (727/7)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.381924 [NR_MAC]     727.17 Scheduling pucch reception in  727.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.381933 [PHY]   pack_ul_tti_request SFN/Slot:727.17
avril 09 13:40:10 [0m1712662810.381935 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.383038 [PHY]   pack_ul_tti_request SFN/Slot:727.18
avril 09 13:40:10 [0m1712662810.384315 [PHY]   pack_ul_tti_request SFN/Slot:727.19
avril 09 13:40:10 [0m1712662810.391962 [NR_MAC]   (727/17)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.394334 [NR_MAC]     728. 7 Scheduling pucch reception in  728. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.394341 [PHY]   pack_ul_tti_request SFN/Slot:728.7
avril 09 13:40:10 [0m1712662810.394344 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.396551 [NR_MAC]     728. 8 Scheduling pucch reception in  728. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:10 [0m1712662810.396589 [PHY]   pack_ul_tti_request SFN/Slot:728.8
avril 09 13:40:10 [0m1712662810.396600 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:10 [0m1712662810.405612 [NR_MAC]   (728/7)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.407893 [NR_MAC]     728.17 Scheduling pucch reception in  728.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.407899 [PHY]   pack_ul_tti_request SFN/Slot:728.17
avril 09 13:40:10 [0m1712662810.407902 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.409021 [PHY]   pack_ul_tti_request SFN/Slot:728.18
avril 09 13:40:10 [0m1712662810.410243 [PHY]   pack_ul_tti_request SFN/Slot:728.19
avril 09 13:40:10 [0m1712662810.411521 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 729/0 
avril 09 13:40:10 [0m1712662810.418137 [NR_MAC]   (728/17)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.420705 [NR_MAC]   pucch_acknack  729. 7 Scheduling pucch reception in  729. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.420796 [PHY]   pack_ul_tti_request SFN/Slot:729.7
avril 09 13:40:10 [0m1712662810.420799 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.432150 [NR_MAC]   (729/7)uci_01->pduBitmap:3
avril 09 13:40:10 [0m1712662810.434755 [NR_MAC]     729.17 Scheduling pucch reception in  729.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.434763 [PHY]   pack_ul_tti_request SFN/Slot:729.17
avril 09 13:40:10 [0m1712662810.434766 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.435926 [PHY]   pack_ul_tti_request SFN/Slot:729.18
avril 09 13:40:10 [0m1712662810.437132 [PHY]   pack_ul_tti_request SFN/Slot:729.19
avril 09 13:40:10 [0m1712662810.445053 [NR_MAC]   (729/17)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.447686 [NR_MAC]     730. 7 Scheduling pucch reception in  730. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.447694 [PHY]   pack_ul_tti_request SFN/Slot:730.7
avril 09 13:40:10 [0m1712662810.447697 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.458944 [NR_MAC]   (730/7)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.461172 [NR_MAC]     730.17 Scheduling pucch reception in  730.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.461180 [PHY]   pack_ul_tti_request SFN/Slot:730.17
avril 09 13:40:10 [0m1712662810.461182 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.462505 [PHY]   pack_ul_tti_request SFN/Slot:730.18
avril 09 13:40:10 [0m1712662810.463669 [PHY]   pack_ul_tti_request SFN/Slot:730.19
avril 09 13:40:10 [0m1712662810.471477 [NR_MAC]   (730/17)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.473899 [NR_MAC]     731. 7 Scheduling pucch reception in  731. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.473907 [PHY]   pack_ul_tti_request SFN/Slot:731.7
avril 09 13:40:10 [0m1712662810.473910 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.485108 [NR_MAC]   (731/7)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.487770 [NR_MAC]     731.17 Scheduling pucch reception in  731.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.487782 [PHY]   pack_ul_tti_request SFN/Slot:731.17
avril 09 13:40:10 [0m1712662810.487784 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.488887 [PHY]   pack_ul_tti_request SFN/Slot:731.18
avril 09 13:40:10 [0m1712662810.490046 [PHY]   pack_ul_tti_request SFN/Slot:731.19
avril 09 13:40:10 [0m1712662810.497860 [NR_MAC]   (731/17)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.500492 [NR_MAC]     732. 7 Scheduling pucch reception in  732. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.500517 [PHY]   pack_ul_tti_request SFN/Slot:732.7
avril 09 13:40:10 [0m1712662810.500520 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.511860 [NR_MAC]   (732/7)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.514060 [NR_MAC]     732.17 Scheduling pucch reception in  732.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.514068 [PHY]   pack_ul_tti_request SFN/Slot:732.17
avril 09 13:40:10 [0m1712662810.514070 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.515454 [PHY]   pack_ul_tti_request SFN/Slot:732.18
avril 09 13:40:10 [0m1712662810.516672 [PHY]   pack_ul_tti_request SFN/Slot:732.19
avril 09 13:40:10 [0m1712662810.524354 [NR_MAC]   (732/17)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.526952 [NR_MAC]     733. 7 Scheduling pucch reception in  733. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.526960 [PHY]   pack_ul_tti_request SFN/Slot:733.7
avril 09 13:40:10 [0m1712662810.526962 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.537992 [NR_MAC]   (733/7)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.540589 [NR_MAC]     733.17 Scheduling pucch reception in  733.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.540644 [PHY]   pack_ul_tti_request SFN/Slot:733.17
avril 09 13:40:10 [0m1712662810.540646 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.541840 [PHY]   pack_ul_tti_request SFN/Slot:733.18
avril 09 13:40:10 [0m1712662810.542989 [PHY]   pack_ul_tti_request SFN/Slot:733.19
avril 09 13:40:10 [0m1712662810.550844 [NR_MAC]   (733/17)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.553279 [NR_MAC]     734. 7 Scheduling pucch reception in  734. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.553287 [PHY]   pack_ul_tti_request SFN/Slot:734.7
avril 09 13:40:10 [0m1712662810.553293 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.564083 [NR_MAC]   (734/7)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.566705 [NR_MAC]     734.17 Scheduling pucch reception in  734.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.566753 [PHY]   pack_ul_tti_request SFN/Slot:734.17
avril 09 13:40:10 [0m1712662810.566763 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.567894 [PHY]   pack_ul_tti_request SFN/Slot:734.18
avril 09 13:40:10 [0m1712662810.569016 [PHY]   pack_ul_tti_request SFN/Slot:734.19
avril 09 13:40:10 [0m1712662810.576848 [NR_MAC]   (734/17)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.579113 [NR_MAC]     735. 7 Scheduling pucch reception in  735. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.579121 [PHY]   pack_ul_tti_request SFN/Slot:735.7
avril 09 13:40:10 [0m1712662810.579124 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.590067 [NR_MAC]   (735/7)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.592709 [NR_MAC]     735.17 Scheduling pucch reception in  735.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.592716 [PHY]   pack_ul_tti_request SFN/Slot:735.17
avril 09 13:40:10 [0m1712662810.592719 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.593858 [PHY]   pack_ul_tti_request SFN/Slot:735.18
avril 09 13:40:10 [0m1712662810.594994 [PHY]   pack_ul_tti_request SFN/Slot:735.19
avril 09 13:40:10 [0m1712662810.602462 [NR_MAC]   (735/17)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.605042 [NR_MAC]     736. 7 Scheduling pucch reception in  736. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.605054 [PHY]   pack_ul_tti_request SFN/Slot:736.7
avril 09 13:40:10 [0m1712662810.605057 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.606985 [NR_MAC]     736. 8 Scheduling pucch reception in  736. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:10 [0m1712662810.606990 [PHY]   pack_ul_tti_request SFN/Slot:736.8
avril 09 13:40:10 [0m1712662810.606992 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:10 [0m1712662810.615848 [NR_MAC]   (736/7)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.618117 [NR_MAC]     736.17 Scheduling pucch reception in  736.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.618123 [PHY]   pack_ul_tti_request SFN/Slot:736.17
avril 09 13:40:10 [0m1712662810.618126 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.619225 [PHY]   pack_ul_tti_request SFN/Slot:736.18
avril 09 13:40:10 [0m1712662810.620544 [PHY]   pack_ul_tti_request SFN/Slot:736.19
avril 09 13:40:10 [0m1712662810.628094 [NR_MAC]   (736/17)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.630754 [NR_MAC]     737. 7 Scheduling pucch reception in  737. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.630760 [PHY]   pack_ul_tti_request SFN/Slot:737.7
avril 09 13:40:10 [0m1712662810.630763 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.641905 [NR_MAC]   (737/7)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.644191 [NR_MAC]     737.17 Scheduling pucch reception in  737.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.644196 [PHY]   pack_ul_tti_request SFN/Slot:737.17
avril 09 13:40:10 [0m1712662810.644198 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.645403 [PHY]   pack_ul_tti_request SFN/Slot:737.18
avril 09 13:40:10 [0m1712662810.646535 [PHY]   pack_ul_tti_request SFN/Slot:737.19
avril 09 13:40:10 [0m1712662810.654103 [NR_MAC]   (737/17)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.656671 [NR_MAC]     738. 7 Scheduling pucch reception in  738. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.656683 [PHY]   pack_ul_tti_request SFN/Slot:738.7
avril 09 13:40:10 [0m1712662810.656686 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.667842 [NR_MAC]   (738/7)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.670151 [NR_MAC]     738.17 Scheduling pucch reception in  738.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.670160 [PHY]   pack_ul_tti_request SFN/Slot:738.17
avril 09 13:40:10 [0m1712662810.670163 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.671333 [PHY]   pack_ul_tti_request SFN/Slot:738.18
avril 09 13:40:10 [0m1712662810.672563 [PHY]   pack_ul_tti_request SFN/Slot:738.19
avril 09 13:40:10 [0m1712662810.673786 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 739/0 
avril 09 13:40:10 [0m1712662810.680296 [NR_MAC]   (738/17)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.682852 [NR_MAC]   pucch_acknack  739. 7 Scheduling pucch reception in  739. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.682872 [PHY]   pack_ul_tti_request SFN/Slot:739.7
avril 09 13:40:10 [0m1712662810.682875 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.694573 [NR_MAC]   (739/7)uci_01->pduBitmap:3
avril 09 13:40:10 [0m1712662810.696919 [NR_MAC]     739.17 Scheduling pucch reception in  739.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.696935 [PHY]   pack_ul_tti_request SFN/Slot:739.17
avril 09 13:40:10 [0m1712662810.696938 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.698086 [PHY]   pack_ul_tti_request SFN/Slot:739.18
avril 09 13:40:10 [0m1712662810.699400 [PHY]   pack_ul_tti_request SFN/Slot:739.19
avril 09 13:40:10 [0m1712662810.706982 [NR_MAC]   (739/17)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.709359 [NR_MAC]     740. 7 Scheduling pucch reception in  740. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.709366 [PHY]   pack_ul_tti_request SFN/Slot:740.7
avril 09 13:40:10 [0m1712662810.709369 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.720314 [NR_MAC]   (740/7)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.722842 [NR_MAC]     740.17 Scheduling pucch reception in  740.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.722857 [PHY]   pack_ul_tti_request SFN/Slot:740.17
avril 09 13:40:10 [0m1712662810.722859 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.723976 [PHY]   pack_ul_tti_request SFN/Slot:740.18
avril 09 13:40:10 [0m1712662810.725230 [PHY]   pack_ul_tti_request SFN/Slot:740.19
avril 09 13:40:10 [0m1712662810.733203 [NR_MAC]   (740/17)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.735676 [NR_MAC]     741. 7 Scheduling pucch reception in  741. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.735745 [PHY]   pack_ul_tti_request SFN/Slot:741.7
avril 09 13:40:10 [0m1712662810.735764 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.747183 [NR_MAC]   (741/7)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.749633 [NR_MAC]     741.17 Scheduling pucch reception in  741.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.749645 [PHY]   pack_ul_tti_request SFN/Slot:741.17
avril 09 13:40:10 [0m1712662810.749648 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.750699 [PHY]   pack_ul_tti_request SFN/Slot:741.18
avril 09 13:40:10 [0m1712662810.751914 [PHY]   pack_ul_tti_request SFN/Slot:741.19
avril 09 13:40:10 [0m1712662810.759902 [NR_MAC]   (741/17)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.762282 [NR_MAC]     742. 7 Scheduling pucch reception in  742. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.762292 [PHY]   pack_ul_tti_request SFN/Slot:742.7
avril 09 13:40:10 [0m1712662810.762295 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.773301 [NR_MAC]   (742/7)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.775762 [NR_MAC]     742.17 Scheduling pucch reception in  742.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.775770 [PHY]   pack_ul_tti_request SFN/Slot:742.17
avril 09 13:40:10 [0m1712662810.775773 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.776870 [PHY]   pack_ul_tti_request SFN/Slot:742.18
avril 09 13:40:10 [0m1712662810.777948 [PHY]   pack_ul_tti_request SFN/Slot:742.19
avril 09 13:40:10 [0m1712662810.785921 [NR_MAC]   (742/17)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.788163 [NR_MAC]     743. 7 Scheduling pucch reception in  743. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.788170 [PHY]   pack_ul_tti_request SFN/Slot:743.7
avril 09 13:40:10 [0m1712662810.788173 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.799336 [NR_MAC]   (743/7)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.801829 [NR_MAC]     743.17 Scheduling pucch reception in  743.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.801837 [PHY]   pack_ul_tti_request SFN/Slot:743.17
avril 09 13:40:10 [0m1712662810.801840 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.802893 [PHY]   pack_ul_tti_request SFN/Slot:743.18
avril 09 13:40:10 [0m1712662810.804075 [PHY]   pack_ul_tti_request SFN/Slot:743.19
avril 09 13:40:10 [0m1712662810.811854 [NR_MAC]   (743/17)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.814220 [NR_MAC]     744. 7 Scheduling pucch reception in  744. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.814236 [PHY]   pack_ul_tti_request SFN/Slot:744.7
avril 09 13:40:10 [0m1712662810.814239 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.816165 [NR_MAC]     744. 8 Scheduling pucch reception in  744. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:10 [0m1712662810.816170 [PHY]   pack_ul_tti_request SFN/Slot:744.8
avril 09 13:40:10 [0m1712662810.816172 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:10 [0m1712662810.825157 [NR_MAC]   (744/7)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.827659 [NR_MAC]     744.17 Scheduling pucch reception in  744.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.827691 [PHY]   pack_ul_tti_request SFN/Slot:744.17
avril 09 13:40:10 [0m1712662810.827702 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.828910 [PHY]   pack_ul_tti_request SFN/Slot:744.18
avril 09 13:40:10 [0m1712662810.830077 [PHY]   pack_ul_tti_request SFN/Slot:744.19
avril 09 13:40:10 [0m1712662810.837873 [NR_MAC]   (744/17)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.840096 [NR_MAC]     745. 7 Scheduling pucch reception in  745. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.840103 [PHY]   pack_ul_tti_request SFN/Slot:745.7
avril 09 13:40:10 [0m1712662810.840106 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.851342 [NR_MAC]   (745/7)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.853810 [NR_MAC]     745.17 Scheduling pucch reception in  745.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.853817 [PHY]   pack_ul_tti_request SFN/Slot:745.17
avril 09 13:40:10 [0m1712662810.853820 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.854913 [PHY]   pack_ul_tti_request SFN/Slot:745.18
avril 09 13:40:10 [0m1712662810.856114 [PHY]   pack_ul_tti_request SFN/Slot:745.19
avril 09 13:40:10 [0m1712662810.864131 [NR_MAC]   (745/17)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.866780 [NR_MAC]     746. 7 Scheduling pucch reception in  746. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.866787 [PHY]   pack_ul_tti_request SFN/Slot:746.7
avril 09 13:40:10 [0m1712662810.866799 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.878097 [NR_MAC]   (746/7)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.880452 [NR_MAC]     746.17 Scheduling pucch reception in  746.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.880458 [PHY]   pack_ul_tti_request SFN/Slot:746.17
avril 09 13:40:10 [0m1712662810.880459 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.881700 [PHY]   pack_ul_tti_request SFN/Slot:746.18
avril 09 13:40:10 [0m1712662810.882966 [PHY]   pack_ul_tti_request SFN/Slot:746.19
avril 09 13:40:10 [0m1712662810.890706 [NR_MAC]   (746/17)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.893074 [NR_MAC]     747. 7 Scheduling pucch reception in  747. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.893081 [PHY]   pack_ul_tti_request SFN/Slot:747.7
avril 09 13:40:10 [0m1712662810.893084 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.904695 [NR_MAC]   (747/7)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.906998 [NR_MAC]     747.17 Scheduling pucch reception in  747.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.907025 [PHY]   pack_ul_tti_request SFN/Slot:747.17
avril 09 13:40:10 [0m1712662810.907027 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.908058 [PHY]   pack_ul_tti_request SFN/Slot:747.18
avril 09 13:40:10 [0m1712662810.909181 [PHY]   pack_ul_tti_request SFN/Slot:747.19
avril 09 13:40:10 [0m1712662810.917245 [NR_MAC]   (747/17)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.919748 [NR_MAC]     748. 7 Scheduling pucch reception in  748. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.919755 [PHY]   pack_ul_tti_request SFN/Slot:748.7
avril 09 13:40:10 [0m1712662810.919758 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.930886 [NR_MAC]   (748/7)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.933182 [NR_MAC]     748.17 Scheduling pucch reception in  748.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.933195 [PHY]   pack_ul_tti_request SFN/Slot:748.17
avril 09 13:40:10 [0m1712662810.933198 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.934400 [PHY]   pack_ul_tti_request SFN/Slot:748.18
avril 09 13:40:10 [0m1712662810.935564 [PHY]   pack_ul_tti_request SFN/Slot:748.19
avril 09 13:40:10 [0m1712662810.936743 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 749/0 
avril 09 13:40:10 [0m1712662810.942957 [NR_MAC]   (748/17)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.945166 [NR_MAC]   pucch_acknack  749. 7 Scheduling pucch reception in  749. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.945175 [PHY]   pack_ul_tti_request SFN/Slot:749.7
avril 09 13:40:10 [0m1712662810.945179 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.956018 [NR_MAC]   (749/7)uci_01->pduBitmap:3
avril 09 13:40:10 [0m1712662810.958509 [NR_MAC]     749.17 Scheduling pucch reception in  749.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.958519 [PHY]   pack_ul_tti_request SFN/Slot:749.17
avril 09 13:40:10 [0m1712662810.958522 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.959664 [PHY]   pack_ul_tti_request SFN/Slot:749.18
avril 09 13:40:10 [0m1712662810.960752 [PHY]   pack_ul_tti_request SFN/Slot:749.19
avril 09 13:40:10 [0m1712662810.968328 [NR_MAC]   (749/17)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.971013 [NR_MAC]     750. 7 Scheduling pucch reception in  750. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.971019 [PHY]   pack_ul_tti_request SFN/Slot:750.7
avril 09 13:40:10 [0m1712662810.971022 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.982612 [NR_MAC]   (750/7)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.984967 [NR_MAC]     750.17 Scheduling pucch reception in  750.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.984978 [PHY]   pack_ul_tti_request SFN/Slot:750.17
avril 09 13:40:10 [0m1712662810.984983 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:10 [0m1712662810.986028 [PHY]   pack_ul_tti_request SFN/Slot:750.18
avril 09 13:40:10 [0m1712662810.987145 [PHY]   pack_ul_tti_request SFN/Slot:750.19
avril 09 13:40:10 [0m1712662810.994521 [NR_MAC]   (750/17)uci_01->pduBitmap:1
avril 09 13:40:10 [0m1712662810.996855 [NR_MAC]     751. 7 Scheduling pucch reception in  751. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:10 [0m1712662810.996867 [PHY]   pack_ul_tti_request SFN/Slot:751.7
avril 09 13:40:10 [0m1712662810.996870 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.008527 [NR_MAC]   (751/7)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.010775 [NR_MAC]     751.17 Scheduling pucch reception in  751.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.010785 [PHY]   pack_ul_tti_request SFN/Slot:751.17
avril 09 13:40:11 [0m1712662811.010790 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.011867 [PHY]   pack_ul_tti_request SFN/Slot:751.18
avril 09 13:40:11 [0m1712662811.013033 [PHY]   pack_ul_tti_request SFN/Slot:751.19
avril 09 13:40:11 [0m1712662811.020693 [NR_MAC]   (751/17)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.023123 [NR_MAC]     752. 7 Scheduling pucch reception in  752. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.023133 [PHY]   pack_ul_tti_request SFN/Slot:752.7
avril 09 13:40:11 [0m1712662811.023137 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.025129 [NR_MAC]     752. 8 Scheduling pucch reception in  752. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:11 [0m1712662811.025134 [PHY]   pack_ul_tti_request SFN/Slot:752.8
avril 09 13:40:11 [0m1712662811.025136 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:11 [0m1712662811.034011 [NR_MAC]   (752/7)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.036531 [NR_MAC]     752.17 Scheduling pucch reception in  752.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.036541 [PHY]   pack_ul_tti_request SFN/Slot:752.17
avril 09 13:40:11 [0m1712662811.036544 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.037551 [PHY]   pack_ul_tti_request SFN/Slot:752.18
avril 09 13:40:11 [0m1712662811.038784 [PHY]   pack_ul_tti_request SFN/Slot:752.19
avril 09 13:40:11 [0m1712662811.046543 [NR_MAC]   (752/17)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.047872 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 753/6 
avril 09 13:40:11 [0m1712662811.048974 [NR_MAC]     753. 7 Scheduling pucch reception in  753. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.048980 [PHY]   pack_ul_tti_request SFN/Slot:753.7
avril 09 13:40:11 [0m1712662811.048982 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.060083 [NR_MAC]   (753/7)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.062643 [NR_MAC]   pucch_acknack  753.17 Scheduling pucch reception in  753.17: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.062684 [PHY]   pack_ul_tti_request SFN/Slot:753.17
avril 09 13:40:11 [0m1712662811.062701 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.063822 [PHY]   pack_ul_tti_request SFN/Slot:753.18
avril 09 13:40:11 [0m1712662811.065058 [PHY]   pack_ul_tti_request SFN/Slot:753.19
avril 09 13:40:11 [0m1712662811.073115 [NR_MAC]   (753/17)uci_01->pduBitmap:3
avril 09 13:40:11 [0m1712662811.075679 [NR_MAC]     754. 7 Scheduling pucch reception in  754. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.075716 [PHY]   pack_ul_tti_request SFN/Slot:754.7
avril 09 13:40:11 [0m1712662811.075736 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.086912 [NR_MAC]   (754/7)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.089237 [NR_MAC]     754.17 Scheduling pucch reception in  754.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.089266 [PHY]   pack_ul_tti_request SFN/Slot:754.17
avril 09 13:40:11 [0m1712662811.089277 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.090550 [PHY]   pack_ul_tti_request SFN/Slot:754.18
avril 09 13:40:11 [0m1712662811.091820 [PHY]   pack_ul_tti_request SFN/Slot:754.19
avril 09 13:40:11 [0m1712662811.099879 [NR_MAC]   (754/17)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.102080 [NR_MAC]     755. 7 Scheduling pucch reception in  755. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.102086 [PHY]   pack_ul_tti_request SFN/Slot:755.7
avril 09 13:40:11 [0m1712662811.102089 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.113377 [NR_MAC]   (755/7)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.115804 [NR_MAC]     755.17 Scheduling pucch reception in  755.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.115810 [PHY]   pack_ul_tti_request SFN/Slot:755.17
avril 09 13:40:11 [0m1712662811.115812 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.116913 [PHY]   pack_ul_tti_request SFN/Slot:755.18
avril 09 13:40:11 [0m1712662811.118140 [PHY]   pack_ul_tti_request SFN/Slot:755.19
avril 09 13:40:11 [0m1712662811.126101 [NR_MAC]   (755/17)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.128582 [NR_MAC]     756. 7 Scheduling pucch reception in  756. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.128590 [PHY]   pack_ul_tti_request SFN/Slot:756.7
avril 09 13:40:11 [0m1712662811.128593 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.140122 [NR_MAC]   (756/7)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.142467 [NR_MAC]     756.17 Scheduling pucch reception in  756.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.142478 [PHY]   pack_ul_tti_request SFN/Slot:756.17
avril 09 13:40:11 [0m1712662811.142479 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.143758 [PHY]   pack_ul_tti_request SFN/Slot:756.18
avril 09 13:40:11 [0m1712662811.144892 [PHY]   pack_ul_tti_request SFN/Slot:756.19
avril 09 13:40:11 [0m1712662811.152807 [NR_MAC]   (756/17)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.155061 [NR_MAC]     757. 7 Scheduling pucch reception in  757. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.155067 [PHY]   pack_ul_tti_request SFN/Slot:757.7
avril 09 13:40:11 [0m1712662811.155069 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.166308 [NR_MAC]   (757/7)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.168944 [NR_MAC]     757.17 Scheduling pucch reception in  757.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.168959 [PHY]   pack_ul_tti_request SFN/Slot:757.17
avril 09 13:40:11 [0m1712662811.168961 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.170100 [PHY]   pack_ul_tti_request SFN/Slot:757.18
avril 09 13:40:11 [0m1712662811.171239 [PHY]   pack_ul_tti_request SFN/Slot:757.19
avril 09 13:40:11 [0m1712662811.179119 [NR_MAC]   (757/17)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.181691 [NR_MAC]     758. 7 Scheduling pucch reception in  758. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.181723 [PHY]   pack_ul_tti_request SFN/Slot:758.7
avril 09 13:40:11 [0m1712662811.181738 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.193143 [NR_MAC]   (758/7)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.195802 [NR_MAC]     758.17 Scheduling pucch reception in  758.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.195816 [PHY]   pack_ul_tti_request SFN/Slot:758.17
avril 09 13:40:11 [0m1712662811.195817 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.196937 [PHY]   pack_ul_tti_request SFN/Slot:758.18
avril 09 13:40:11 [0m1712662811.198118 [PHY]   pack_ul_tti_request SFN/Slot:758.19
avril 09 13:40:11 [0m1712662811.199280 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 759/0 
avril 09 13:40:11 [0m1712662811.206067 [NR_MAC]   (758/17)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.208617 [NR_MAC]   pucch_acknack  759. 7 Scheduling pucch reception in  759. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.208624 [PHY]   pack_ul_tti_request SFN/Slot:759.7
avril 09 13:40:11 [0m1712662811.208626 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.219962 [NR_MAC]   (759/7)uci_01->pduBitmap:3
avril 09 13:40:11 [0m1712662811.222238 [NR_MAC]     759.17 Scheduling pucch reception in  759.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.222248 [PHY]   pack_ul_tti_request SFN/Slot:759.17
avril 09 13:40:11 [0m1712662811.222251 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.223364 [PHY]   pack_ul_tti_request SFN/Slot:759.18
avril 09 13:40:11 [0m1712662811.224635 [PHY]   pack_ul_tti_request SFN/Slot:759.19
avril 09 13:40:11 [0m1712662811.232173 [NR_MAC]   (759/17)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.234707 [NR_MAC]     760. 7 Scheduling pucch reception in  760. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.234715 [PHY]   pack_ul_tti_request SFN/Slot:760.7
avril 09 13:40:11 [0m1712662811.234718 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.236765 [NR_MAC]     760. 8 Scheduling pucch reception in  760. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:11 [0m1712662811.236772 [PHY]   pack_ul_tti_request SFN/Slot:760.8
avril 09 13:40:11 [0m1712662811.236774 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:11 [0m1712662811.245691 [NR_MAC]   (760/7)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.247955 [NR_MAC]     760.17 Scheduling pucch reception in  760.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.247963 [PHY]   pack_ul_tti_request SFN/Slot:760.17
avril 09 13:40:11 [0m1712662811.247965 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.249153 [PHY]   pack_ul_tti_request SFN/Slot:760.18
avril 09 13:40:11 [0m1712662811.250404 [PHY]   pack_ul_tti_request SFN/Slot:760.19
avril 09 13:40:11 [0m1712662811.258004 [NR_MAC]   (760/17)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.260354 [NR_MAC]     761. 7 Scheduling pucch reception in  761. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.260362 [PHY]   pack_ul_tti_request SFN/Slot:761.7
avril 09 13:40:11 [0m1712662811.260365 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.271431 [NR_MAC]   (761/7)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.273857 [NR_MAC]     761.17 Scheduling pucch reception in  761.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.273871 [PHY]   pack_ul_tti_request SFN/Slot:761.17
avril 09 13:40:11 [0m1712662811.273874 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.274958 [PHY]   pack_ul_tti_request SFN/Slot:761.18
avril 09 13:40:11 [0m1712662811.276185 [PHY]   pack_ul_tti_request SFN/Slot:761.19
avril 09 13:40:11 [0m1712662811.283981 [NR_MAC]   (761/17)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.286295 [NR_MAC]     762. 7 Scheduling pucch reception in  762. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.286307 [PHY]   pack_ul_tti_request SFN/Slot:762.7
avril 09 13:40:11 [0m1712662811.286310 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.298249 [NR_MAC]   (762/7)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.300830 [NR_MAC]     762.17 Scheduling pucch reception in  762.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.300838 [PHY]   pack_ul_tti_request SFN/Slot:762.17
avril 09 13:40:11 [0m1712662811.300840 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.301969 [PHY]   pack_ul_tti_request SFN/Slot:762.18
avril 09 13:40:11 [0m1712662811.303113 [PHY]   pack_ul_tti_request SFN/Slot:762.19
avril 09 13:40:11 [0m1712662811.310909 [NR_MAC]   (762/17)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.313287 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 763/7 
avril 09 13:40:11 [0m1712662811.313292 [NR_MAC]     763. 7 Scheduling pucch reception in  763. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.313308 [PHY]   pack_ul_tti_request SFN/Slot:763.7
avril 09 13:40:11 [0m1712662811.313312 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.318084 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 763/10 
avril 09 13:40:11 [0m1712662811.324511 [NR_MAC]   (763/7)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.327013 [NR_MAC]   pucch_acknack  763.17 Scheduling pucch reception in  763.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.327022 [PHY]   pack_ul_tti_request SFN/Slot:763.17
avril 09 13:40:11 [0m1712662811.327033 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.328133 [PHY]   pack_ul_tti_request SFN/Slot:763.18
avril 09 13:40:11 [0m1712662811.329617 [PHY]   pack_ul_tti_request SFN/Slot:763.19
avril 09 13:40:11 [0m1712662811.337493 [NR_MAC]   (763/17)uci_01->pduBitmap:3
avril 09 13:40:11 [0m1712662811.340001 [NR_MAC]     764. 7 Scheduling pucch reception in  764. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.340009 [PHY]   pack_ul_tti_request SFN/Slot:764.7
avril 09 13:40:11 [0m1712662811.340012 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.351686 [NR_MAC]   (764/7)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.353933 [NR_MAC]     764.17 Scheduling pucch reception in  764.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.353939 [PHY]   pack_ul_tti_request SFN/Slot:764.17
avril 09 13:40:11 [0m1712662811.353941 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.355089 [PHY]   pack_ul_tti_request SFN/Slot:764.18
avril 09 13:40:11 [0m1712662811.356462 [PHY]   pack_ul_tti_request SFN/Slot:764.19
avril 09 13:40:11 [0m1712662811.364160 [NR_MAC]   (764/17)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.366777 [NR_MAC]     765. 7 Scheduling pucch reception in  765. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.366819 [PHY]   pack_ul_tti_request SFN/Slot:765.7
avril 09 13:40:11 [0m1712662811.366834 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.378367 [NR_MAC]   (765/7)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.380888 [NR_MAC]     765.17 Scheduling pucch reception in  765.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.380894 [PHY]   pack_ul_tti_request SFN/Slot:765.17
avril 09 13:40:11 [0m1712662811.380896 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.381998 [PHY]   pack_ul_tti_request SFN/Slot:765.18
avril 09 13:40:11 [0m1712662811.383267 [PHY]   pack_ul_tti_request SFN/Slot:765.19
avril 09 13:40:11 [0m1712662811.391167 [NR_MAC]   (765/17)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.393782 [NR_MAC]     766. 7 Scheduling pucch reception in  766. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.393787 [PHY]   pack_ul_tti_request SFN/Slot:766.7
avril 09 13:40:11 [0m1712662811.393789 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.405000 [NR_MAC]   (766/7)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.407586 [NR_MAC]     766.17 Scheduling pucch reception in  766.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.407594 [PHY]   pack_ul_tti_request SFN/Slot:766.17
avril 09 13:40:11 [0m1712662811.407597 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.408780 [PHY]   pack_ul_tti_request SFN/Slot:766.18
avril 09 13:40:11 [0m1712662811.410021 [PHY]   pack_ul_tti_request SFN/Slot:766.19
avril 09 13:40:11 [0m1712662811.418170 [NR_MAC]   (766/17)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.420772 [NR_MAC]     767. 7 Scheduling pucch reception in  767. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.420777 [PHY]   pack_ul_tti_request SFN/Slot:767.7
avril 09 13:40:11 [0m1712662811.420778 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.432009 [NR_MAC]   (767/7)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.434537 [NR_MAC]     767.17 Scheduling pucch reception in  767.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.434545 [PHY]   pack_ul_tti_request SFN/Slot:767.17
avril 09 13:40:11 [0m1712662811.434547 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.435698 [PHY]   pack_ul_tti_request SFN/Slot:767.18
avril 09 13:40:11 [0m1712662811.436981 [PHY]   pack_ul_tti_request SFN/Slot:767.19
avril 09 13:40:11 [0m1712662811.438231 [NR_MAC]   Frame.Slot 768.0
avril 09 13:40:11 UE RNTI fabe CU-UE-ID 1 in-sync PH 0 dB PCMAX 0 dBm, average RSRP -44 (16 meas)
avril 09 13:40:11 UE fabe: dlsch_rounds 102/1/0/0, dlsch_errors 0, pucch0_DTX 0, BLER 0.00043 MCS (0) 9
avril 09 13:40:11 UE fabe: ulsch_rounds 1773/0/0/0, ulsch_errors 0, ulsch_DTX 0, BLER 0.00022 MCS (0) 9
avril 09 13:40:11 UE fabe: MAC:    TX          12527 RX         148856 bytes
avril 09 13:40:11 UE fabe: LCID 1: TX            966 RX            282 bytes
avril 09 13:40:11 UE fabe: LCID 2: TX              0 RX              0 bytes
avril 09 13:40:11 UE fabe: LCID 4: TX           1311 RX           1479 bytes
avril 09 13:40:11 
avril 09 13:40:11 [0m1712662811.444797 [NR_MAC]   (767/17)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.447521 [NR_MAC]     768. 7 Scheduling pucch reception in  768. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.447528 [PHY]   pack_ul_tti_request SFN/Slot:768.7
avril 09 13:40:11 [0m1712662811.447531 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.449945 [NR_MAC]     768. 8 Scheduling pucch reception in  768. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:11 [0m1712662811.449951 [PHY]   pack_ul_tti_request SFN/Slot:768.8
avril 09 13:40:11 [0m1712662811.449953 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:11 [0m1712662811.459208 [NR_MAC]   (768/7)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.461821 [NR_MAC]     768.17 Scheduling pucch reception in  768.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.461835 [PHY]   pack_ul_tti_request SFN/Slot:768.17
avril 09 13:40:11 [0m1712662811.461837 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.462906 [PHY]   pack_ul_tti_request SFN/Slot:768.18
avril 09 13:40:11 [0m1712662811.464112 [PHY]   pack_ul_tti_request SFN/Slot:768.19
avril 09 13:40:11 [0m1712662811.465394 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 769/0 
avril 09 13:40:11 [0m1712662811.472075 [NR_MAC]   (768/17)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.474593 [NR_MAC]   pucch_acknack  769. 7 Scheduling pucch reception in  769. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.474598 [PHY]   pack_ul_tti_request SFN/Slot:769.7
avril 09 13:40:11 [0m1712662811.474600 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.485839 [NR_MAC]   (769/7)uci_01->pduBitmap:3
avril 09 13:40:11 [0m1712662811.488273 [NR_MAC]     769.17 Scheduling pucch reception in  769.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.488284 [PHY]   pack_ul_tti_request SFN/Slot:769.17
avril 09 13:40:11 [0m1712662811.488286 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.489508 [PHY]   pack_ul_tti_request SFN/Slot:769.18
avril 09 13:40:11 [0m1712662811.490741 [PHY]   pack_ul_tti_request SFN/Slot:769.19
avril 09 13:40:11 [0m1712662811.498467 [NR_MAC]   (769/17)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.500958 [NR_MAC]     770. 7 Scheduling pucch reception in  770. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.500968 [PHY]   pack_ul_tti_request SFN/Slot:770.7
avril 09 13:40:11 [0m1712662811.500971 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.511944 [NR_MAC]   (770/7)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.514500 [NR_MAC]     770.17 Scheduling pucch reception in  770.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.514509 [PHY]   pack_ul_tti_request SFN/Slot:770.17
avril 09 13:40:11 [0m1712662811.514512 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.515765 [PHY]   pack_ul_tti_request SFN/Slot:770.18
avril 09 13:40:11 [0m1712662811.516976 [PHY]   pack_ul_tti_request SFN/Slot:770.19
avril 09 13:40:11 [0m1712662811.524842 [NR_MAC]   (770/17)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.527244 [NR_MAC]     771. 7 Scheduling pucch reception in  771. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.527252 [PHY]   pack_ul_tti_request SFN/Slot:771.7
avril 09 13:40:11 [0m1712662811.527255 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.538432 [NR_MAC]   (771/7)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.540874 [NR_MAC]     771.17 Scheduling pucch reception in  771.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.540883 [PHY]   pack_ul_tti_request SFN/Slot:771.17
avril 09 13:40:11 [0m1712662811.540886 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.542024 [PHY]   pack_ul_tti_request SFN/Slot:771.18
avril 09 13:40:11 [0m1712662811.543314 [PHY]   pack_ul_tti_request SFN/Slot:771.19
avril 09 13:40:11 [0m1712662811.551005 [NR_MAC]   (771/17)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.553691 [NR_MAC]     772. 7 Scheduling pucch reception in  772. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.553698 [PHY]   pack_ul_tti_request SFN/Slot:772.7
avril 09 13:40:11 [0m1712662811.553701 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.565198 [NR_MAC]   (772/7)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.567699 [NR_MAC]     772.17 Scheduling pucch reception in  772.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.567706 [PHY]   pack_ul_tti_request SFN/Slot:772.17
avril 09 13:40:11 [0m1712662811.567710 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.568858 [PHY]   pack_ul_tti_request SFN/Slot:772.18
avril 09 13:40:11 [0m1712662811.569991 [PHY]   pack_ul_tti_request SFN/Slot:772.19
avril 09 13:40:11 [0m1712662811.578042 [NR_MAC]   (772/17)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.580595 [NR_MAC]     773. 7 Scheduling pucch reception in  773. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.580604 [PHY]   pack_ul_tti_request SFN/Slot:773.7
avril 09 13:40:11 [0m1712662811.580607 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.591818 [NR_MAC]   (773/7)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.594135 [NR_MAC]     773.17 Scheduling pucch reception in  773.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.594142 [PHY]   pack_ul_tti_request SFN/Slot:773.17
avril 09 13:40:11 [0m1712662811.594145 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.595227 [PHY]   pack_ul_tti_request SFN/Slot:773.18
avril 09 13:40:11 [0m1712662811.596399 [PHY]   pack_ul_tti_request SFN/Slot:773.19
avril 09 13:40:11 [0m1712662811.604148 [NR_MAC]   (773/17)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.606884 [NR_MAC]     774. 7 Scheduling pucch reception in  774. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.606891 [PHY]   pack_ul_tti_request SFN/Slot:774.7
avril 09 13:40:11 [0m1712662811.606894 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.618139 [NR_MAC]   (774/7)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.620561 [NR_MAC]     774.17 Scheduling pucch reception in  774.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.620569 [PHY]   pack_ul_tti_request SFN/Slot:774.17
avril 09 13:40:11 [0m1712662811.620572 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.621700 [PHY]   pack_ul_tti_request SFN/Slot:774.18
avril 09 13:40:11 [0m1712662811.622960 [PHY]   pack_ul_tti_request SFN/Slot:774.19
avril 09 13:40:11 [0m1712662811.630954 [NR_MAC]   (774/17)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.633505 [NR_MAC]     775. 7 Scheduling pucch reception in  775. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.633516 [PHY]   pack_ul_tti_request SFN/Slot:775.7
avril 09 13:40:11 [0m1712662811.633519 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.645421 [NR_MAC]   (775/7)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.647937 [NR_MAC]     775.17 Scheduling pucch reception in  775.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.647945 [PHY]   pack_ul_tti_request SFN/Slot:775.17
avril 09 13:40:11 [0m1712662811.647947 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.649120 [PHY]   pack_ul_tti_request SFN/Slot:775.18
avril 09 13:40:11 [0m1712662811.650551 [PHY]   pack_ul_tti_request SFN/Slot:775.19
avril 09 13:40:11 [0m1712662811.658530 [NR_MAC]   (775/17)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.660992 [NR_MAC]     776. 7 Scheduling pucch reception in  776. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.661003 [PHY]   pack_ul_tti_request SFN/Slot:776.7
avril 09 13:40:11 [0m1712662811.661007 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.663014 [NR_MAC]     776. 8 Scheduling pucch reception in  776. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:11 [0m1712662811.663020 [PHY]   pack_ul_tti_request SFN/Slot:776.8
avril 09 13:40:11 [0m1712662811.663022 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:11 [0m1712662811.672370 [NR_MAC]   (776/7)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.674759 [NR_MAC]     776.17 Scheduling pucch reception in  776.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.674771 [PHY]   pack_ul_tti_request SFN/Slot:776.17
avril 09 13:40:11 [0m1712662811.674774 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.676005 [PHY]   pack_ul_tti_request SFN/Slot:776.18
avril 09 13:40:11 [0m1712662811.677310 [PHY]   pack_ul_tti_request SFN/Slot:776.19
avril 09 13:40:11 [0m1712662811.685182 [NR_MAC]   (776/17)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.687788 [NR_MAC]     777. 7 Scheduling pucch reception in  777. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.687805 [PHY]   pack_ul_tti_request SFN/Slot:777.7
avril 09 13:40:11 [0m1712662811.687809 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.699054 [NR_MAC]   (777/7)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.701734 [NR_MAC]     777.17 Scheduling pucch reception in  777.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.701775 [PHY]   pack_ul_tti_request SFN/Slot:777.17
avril 09 13:40:11 [0m1712662811.701789 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.702951 [PHY]   pack_ul_tti_request SFN/Slot:777.18
avril 09 13:40:11 [0m1712662811.704103 [PHY]   pack_ul_tti_request SFN/Slot:777.19
avril 09 13:40:11 [0m1712662811.712260 [NR_MAC]   (777/17)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.714963 [NR_MAC]     778. 7 Scheduling pucch reception in  778. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.714975 [PHY]   pack_ul_tti_request SFN/Slot:778.7
avril 09 13:40:11 [0m1712662811.714979 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.726399 [NR_MAC]   (778/7)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.728961 [NR_MAC]     778.17 Scheduling pucch reception in  778.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.728969 [PHY]   pack_ul_tti_request SFN/Slot:778.17
avril 09 13:40:11 [0m1712662811.728972 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.730075 [PHY]   pack_ul_tti_request SFN/Slot:778.18
avril 09 13:40:11 [0m1712662811.731305 [PHY]   pack_ul_tti_request SFN/Slot:778.19
avril 09 13:40:11 [0m1712662811.732641 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 779/0 
avril 09 13:40:11 [0m1712662811.739181 [NR_MAC]   (778/17)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.741965 [NR_MAC]   pucch_acknack  779. 7 Scheduling pucch reception in  779. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.741974 [PHY]   pack_ul_tti_request SFN/Slot:779.7
avril 09 13:40:11 [0m1712662811.741977 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.753367 [NR_MAC]   (779/7)uci_01->pduBitmap:3
avril 09 13:40:11 [0m1712662811.755791 [NR_MAC]     779.17 Scheduling pucch reception in  779.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.755800 [PHY]   pack_ul_tti_request SFN/Slot:779.17
avril 09 13:40:11 [0m1712662811.755803 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.756942 [PHY]   pack_ul_tti_request SFN/Slot:779.18
avril 09 13:40:11 [0m1712662811.758245 [PHY]   pack_ul_tti_request SFN/Slot:779.19
avril 09 13:40:11 [0m1712662811.766314 [NR_MAC]   (779/17)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.768911 [NR_MAC]     780. 7 Scheduling pucch reception in  780. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.768922 [PHY]   pack_ul_tti_request SFN/Slot:780.7
avril 09 13:40:11 [0m1712662811.768925 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.780270 [NR_MAC]   (780/7)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.782702 [NR_MAC]     780.17 Scheduling pucch reception in  780.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.782719 [PHY]   pack_ul_tti_request SFN/Slot:780.17
avril 09 13:40:11 [0m1712662811.782723 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.783796 [PHY]   pack_ul_tti_request SFN/Slot:780.18
avril 09 13:40:11 [0m1712662811.785113 [PHY]   pack_ul_tti_request SFN/Slot:780.19
avril 09 13:40:11 [0m1712662811.793097 [NR_MAC]   (780/17)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.795690 [NR_MAC]     781. 7 Scheduling pucch reception in  781. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.795699 [PHY]   pack_ul_tti_request SFN/Slot:781.7
avril 09 13:40:11 [0m1712662811.795701 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.807101 [NR_MAC]   (781/7)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.809560 [NR_MAC]     781.17 Scheduling pucch reception in  781.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.809570 [PHY]   pack_ul_tti_request SFN/Slot:781.17
avril 09 13:40:11 [0m1712662811.809573 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.810747 [PHY]   pack_ul_tti_request SFN/Slot:781.18
avril 09 13:40:11 [0m1712662811.811881 [PHY]   pack_ul_tti_request SFN/Slot:781.19
avril 09 13:40:11 [0m1712662811.819846 [NR_MAC]   (781/17)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.822289 [NR_MAC]     782. 7 Scheduling pucch reception in  782. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.822295 [PHY]   pack_ul_tti_request SFN/Slot:782.7
avril 09 13:40:11 [0m1712662811.822298 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.833395 [NR_MAC]   (782/7)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.835852 [NR_MAC]     782.17 Scheduling pucch reception in  782.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.835862 [PHY]   pack_ul_tti_request SFN/Slot:782.17
avril 09 13:40:11 [0m1712662811.835865 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.836873 [PHY]   pack_ul_tti_request SFN/Slot:782.18
avril 09 13:40:11 [0m1712662811.838103 [PHY]   pack_ul_tti_request SFN/Slot:782.19
avril 09 13:40:11 [0m1712662811.845692 [NR_MAC]   (782/17)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.848363 [NR_MAC]     783. 7 Scheduling pucch reception in  783. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.848372 [PHY]   pack_ul_tti_request SFN/Slot:783.7
avril 09 13:40:11 [0m1712662811.848375 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.859851 [NR_MAC]   (783/7)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.862149 [NR_MAC]     783.17 Scheduling pucch reception in  783.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.862155 [PHY]   pack_ul_tti_request SFN/Slot:783.17
avril 09 13:40:11 [0m1712662811.862157 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.863501 [PHY]   pack_ul_tti_request SFN/Slot:783.18
avril 09 13:40:11 [0m1712662811.864729 [PHY]   pack_ul_tti_request SFN/Slot:783.19
avril 09 13:40:11 [0m1712662811.872586 [NR_MAC]   (783/17)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.874982 [NR_MAC]     784. 7 Scheduling pucch reception in  784. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.874995 [PHY]   pack_ul_tti_request SFN/Slot:784.7
avril 09 13:40:11 [0m1712662811.874999 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.877169 [NR_MAC]     784. 8 Scheduling pucch reception in  784. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:11 [0m1712662811.877186 [PHY]   pack_ul_tti_request SFN/Slot:784.8
avril 09 13:40:11 [0m1712662811.877188 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:11 [0m1712662811.885778 [NR_MAC]   (784/7)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.888063 [NR_MAC]     784.17 Scheduling pucch reception in  784.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.888072 [PHY]   pack_ul_tti_request SFN/Slot:784.17
avril 09 13:40:11 [0m1712662811.888075 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.889112 [PHY]   pack_ul_tti_request SFN/Slot:784.18
avril 09 13:40:11 [0m1712662811.890480 [PHY]   pack_ul_tti_request SFN/Slot:784.19
avril 09 13:40:11 [0m1712662811.897957 [NR_MAC]   (784/17)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.900147 [NR_MAC]     785. 7 Scheduling pucch reception in  785. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.900163 [PHY]   pack_ul_tti_request SFN/Slot:785.7
avril 09 13:40:11 [0m1712662811.900167 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.911170 [NR_MAC]   (785/7)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.913859 [NR_MAC]     785.17 Scheduling pucch reception in  785.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.913868 [PHY]   pack_ul_tti_request SFN/Slot:785.17
avril 09 13:40:11 [0m1712662811.913870 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.914882 [PHY]   pack_ul_tti_request SFN/Slot:785.18
avril 09 13:40:11 [0m1712662811.916132 [PHY]   pack_ul_tti_request SFN/Slot:785.19
avril 09 13:40:11 [0m1712662811.923889 [NR_MAC]   (785/17)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.926247 [NR_MAC]     786. 7 Scheduling pucch reception in  786. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.926258 [PHY]   pack_ul_tti_request SFN/Slot:786.7
avril 09 13:40:11 [0m1712662811.926262 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.937340 [NR_MAC]   (786/7)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.939856 [NR_MAC]     786.17 Scheduling pucch reception in  786.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.939866 [PHY]   pack_ul_tti_request SFN/Slot:786.17
avril 09 13:40:11 [0m1712662811.939869 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.941056 [PHY]   pack_ul_tti_request SFN/Slot:786.18
avril 09 13:40:11 [0m1712662811.942219 [PHY]   pack_ul_tti_request SFN/Slot:786.19
avril 09 13:40:11 [0m1712662811.949890 [NR_MAC]   (786/17)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.952144 [NR_MAC]     787. 7 Scheduling pucch reception in  787. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.952151 [PHY]   pack_ul_tti_request SFN/Slot:787.7
avril 09 13:40:11 [0m1712662811.952155 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.963477 [NR_MAC]   (787/7)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.965833 [NR_MAC]     787.17 Scheduling pucch reception in  787.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.965849 [PHY]   pack_ul_tti_request SFN/Slot:787.17
avril 09 13:40:11 [0m1712662811.965852 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.966953 [PHY]   pack_ul_tti_request SFN/Slot:787.18
avril 09 13:40:11 [0m1712662811.968107 [PHY]   pack_ul_tti_request SFN/Slot:787.19
avril 09 13:40:11 [0m1712662811.975864 [NR_MAC]   (787/17)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.978267 [NR_MAC]     788. 7 Scheduling pucch reception in  788. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.978274 [PHY]   pack_ul_tti_request SFN/Slot:788.7
avril 09 13:40:11 [0m1712662811.978276 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.989462 [NR_MAC]   (788/7)uci_01->pduBitmap:1
avril 09 13:40:11 [0m1712662811.991878 [NR_MAC]     788.17 Scheduling pucch reception in  788.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:11 [0m1712662811.991886 [PHY]   pack_ul_tti_request SFN/Slot:788.17
avril 09 13:40:11 [0m1712662811.991889 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:11 [0m1712662811.993165 [PHY]   pack_ul_tti_request SFN/Slot:788.18
avril 09 13:40:11 [0m1712662811.994432 [PHY]   pack_ul_tti_request SFN/Slot:788.19
avril 09 13:40:11 [0m1712662811.995701 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 789/0 
avril 09 13:40:11 [0m1712662812.002039 [NR_MAC]   (788/17)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.004584 [NR_MAC]   pucch_acknack  789. 7 Scheduling pucch reception in  789. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.004604 [PHY]   pack_ul_tti_request SFN/Slot:789.7
avril 09 13:40:12 [0m1712662812.004608 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.015774 [NR_MAC]   (789/7)uci_01->pduBitmap:3
avril 09 13:40:12 [0m1712662812.018182 [NR_MAC]     789.17 Scheduling pucch reception in  789.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.018190 [PHY]   pack_ul_tti_request SFN/Slot:789.17
avril 09 13:40:12 [0m1712662812.018192 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.019408 [PHY]   pack_ul_tti_request SFN/Slot:789.18
avril 09 13:40:12 [0m1712662812.020611 [PHY]   pack_ul_tti_request SFN/Slot:789.19
avril 09 13:40:12 [0m1712662812.028275 [NR_MAC]   (789/17)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.030820 [NR_MAC]     790. 7 Scheduling pucch reception in  790. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.030830 [PHY]   pack_ul_tti_request SFN/Slot:790.7
avril 09 13:40:12 [0m1712662812.030833 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.042180 [NR_MAC]   (790/7)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.044788 [NR_MAC]     790.17 Scheduling pucch reception in  790.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.044797 [PHY]   pack_ul_tti_request SFN/Slot:790.17
avril 09 13:40:12 [0m1712662812.044799 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.045928 [PHY]   pack_ul_tti_request SFN/Slot:790.18
avril 09 13:40:12 [0m1712662812.047144 [PHY]   pack_ul_tti_request SFN/Slot:790.19
avril 09 13:40:12 [0m1712662812.054884 [NR_MAC]   (790/17)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.057250 [NR_MAC]     791. 7 Scheduling pucch reception in  791. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.057257 [PHY]   pack_ul_tti_request SFN/Slot:791.7
avril 09 13:40:12 [0m1712662812.057259 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.068232 [NR_MAC]   (791/7)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.070766 [NR_MAC]     791.17 Scheduling pucch reception in  791.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.070792 [PHY]   pack_ul_tti_request SFN/Slot:791.17
avril 09 13:40:12 [0m1712662812.070794 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.071909 [PHY]   pack_ul_tti_request SFN/Slot:791.18
avril 09 13:40:12 [0m1712662812.073075 [PHY]   pack_ul_tti_request SFN/Slot:791.19
avril 09 13:40:12 [0m1712662812.080773 [NR_MAC]   (791/17)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.083119 [NR_MAC]     792. 7 Scheduling pucch reception in  792. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.083136 [PHY]   pack_ul_tti_request SFN/Slot:792.7
avril 09 13:40:12 [0m1712662812.083139 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.085399 [NR_MAC]     792. 8 Scheduling pucch reception in  792. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:12 [0m1712662812.085404 [PHY]   pack_ul_tti_request SFN/Slot:792.8
avril 09 13:40:12 [0m1712662812.085406 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:12 [0m1712662812.094217 [NR_MAC]   (792/7)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.096795 [NR_MAC]     792.17 Scheduling pucch reception in  792.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.096809 [PHY]   pack_ul_tti_request SFN/Slot:792.17
avril 09 13:40:12 [0m1712662812.096811 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.098020 [PHY]   pack_ul_tti_request SFN/Slot:792.18
avril 09 13:40:12 [0m1712662812.099144 [PHY]   pack_ul_tti_request SFN/Slot:792.19
avril 09 13:40:12 [0m1712662812.106878 [NR_MAC]   (792/17)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.109221 [NR_MAC]     793. 7 Scheduling pucch reception in  793. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.109232 [PHY]   pack_ul_tti_request SFN/Slot:793.7
avril 09 13:40:12 [0m1712662812.109235 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.120102 [NR_MAC]   (793/7)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.122809 [NR_MAC]     793.17 Scheduling pucch reception in  793.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.122818 [PHY]   pack_ul_tti_request SFN/Slot:793.17
avril 09 13:40:12 [0m1712662812.122821 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.123877 [PHY]   pack_ul_tti_request SFN/Slot:793.18
avril 09 13:40:12 [0m1712662812.125060 [PHY]   pack_ul_tti_request SFN/Slot:793.19
avril 09 13:40:12 [0m1712662812.132887 [NR_MAC]   (793/17)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.135188 [NR_MAC]     794. 7 Scheduling pucch reception in  794. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.135222 [PHY]   pack_ul_tti_request SFN/Slot:794.7
avril 09 13:40:12 [0m1712662812.135236 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.146491 [NR_MAC]   (794/7)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.148936 [NR_MAC]     794.17 Scheduling pucch reception in  794.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.148948 [PHY]   pack_ul_tti_request SFN/Slot:794.17
avril 09 13:40:12 [0m1712662812.148950 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.150003 [PHY]   pack_ul_tti_request SFN/Slot:794.18
avril 09 13:40:12 [0m1712662812.151282 [PHY]   pack_ul_tti_request SFN/Slot:794.19
avril 09 13:40:12 [0m1712662812.159008 [NR_MAC]   (794/17)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.161608 [NR_MAC]     795. 7 Scheduling pucch reception in  795. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.161633 [PHY]   pack_ul_tti_request SFN/Slot:795.7
avril 09 13:40:12 [0m1712662812.161634 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.172841 [NR_MAC]   (795/7)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.175167 [NR_MAC]     795.17 Scheduling pucch reception in  795.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.175197 [PHY]   pack_ul_tti_request SFN/Slot:795.17
avril 09 13:40:12 [0m1712662812.175208 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.176319 [PHY]   pack_ul_tti_request SFN/Slot:795.18
avril 09 13:40:12 [0m1712662812.177656 [PHY]   pack_ul_tti_request SFN/Slot:795.19
avril 09 13:40:12 [0m1712662812.185428 [NR_MAC]   (795/17)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.187907 [NR_MAC]     796. 7 Scheduling pucch reception in  796. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.187915 [PHY]   pack_ul_tti_request SFN/Slot:796.7
avril 09 13:40:12 [0m1712662812.187918 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.199029 [NR_MAC]   (796/7)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.201597 [NR_MAC]     796.17 Scheduling pucch reception in  796.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.201604 [PHY]   pack_ul_tti_request SFN/Slot:796.17
avril 09 13:40:12 [0m1712662812.201606 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.202812 [PHY]   pack_ul_tti_request SFN/Slot:796.18
avril 09 13:40:12 [0m1712662812.204004 [PHY]   pack_ul_tti_request SFN/Slot:796.19
avril 09 13:40:12 [0m1712662812.211471 [NR_MAC]   (796/17)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.213931 [NR_MAC]     797. 7 Scheduling pucch reception in  797. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.213941 [PHY]   pack_ul_tti_request SFN/Slot:797.7
avril 09 13:40:12 [0m1712662812.213944 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.225133 [NR_MAC]   (797/7)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.227736 [NR_MAC]     797.17 Scheduling pucch reception in  797.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.227742 [PHY]   pack_ul_tti_request SFN/Slot:797.17
avril 09 13:40:12 [0m1712662812.227744 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.228886 [PHY]   pack_ul_tti_request SFN/Slot:797.18
avril 09 13:40:12 [0m1712662812.230098 [PHY]   pack_ul_tti_request SFN/Slot:797.19
avril 09 13:40:12 [0m1712662812.237836 [NR_MAC]   (797/17)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.240135 [NR_MAC]     798. 7 Scheduling pucch reception in  798. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.240141 [PHY]   pack_ul_tti_request SFN/Slot:798.7
avril 09 13:40:12 [0m1712662812.240144 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.251603 [NR_MAC]   (798/7)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.253888 [NR_MAC]     798.17 Scheduling pucch reception in  798.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.253895 [PHY]   pack_ul_tti_request SFN/Slot:798.17
avril 09 13:40:12 [0m1712662812.253897 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.255076 [PHY]   pack_ul_tti_request SFN/Slot:798.18
avril 09 13:40:12 [0m1712662812.256337 [PHY]   pack_ul_tti_request SFN/Slot:798.19
avril 09 13:40:12 [0m1712662812.257644 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 799/0 
avril 09 13:40:12 [0m1712662812.263911 [NR_MAC]   (798/17)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.266407 [NR_MAC]   pucch_acknack  799. 7 Scheduling pucch reception in  799. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.266416 [PHY]   pack_ul_tti_request SFN/Slot:799.7
avril 09 13:40:12 [0m1712662812.266419 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.277472 [NR_MAC]   (799/7)uci_01->pduBitmap:3
avril 09 13:40:12 [0m1712662812.279869 [NR_MAC]     799.17 Scheduling pucch reception in  799.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.279879 [PHY]   pack_ul_tti_request SFN/Slot:799.17
avril 09 13:40:12 [0m1712662812.279882 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.281052 [PHY]   pack_ul_tti_request SFN/Slot:799.18
avril 09 13:40:12 [0m1712662812.282308 [PHY]   pack_ul_tti_request SFN/Slot:799.19
avril 09 13:40:12 [0m1712662812.290137 [NR_MAC]   (799/17)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.292805 [NR_MAC]     800. 7 Scheduling pucch reception in  800. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.292812 [PHY]   pack_ul_tti_request SFN/Slot:800.7
avril 09 13:40:12 [0m1712662812.292815 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.294871 [NR_MAC]     800. 8 Scheduling pucch reception in  800. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:12 [0m1712662812.294876 [PHY]   pack_ul_tti_request SFN/Slot:800.8
avril 09 13:40:12 [0m1712662812.294878 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:12 [0m1712662812.303882 [NR_MAC]   (800/7)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.306481 [NR_MAC]     800.17 Scheduling pucch reception in  800.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.306488 [PHY]   pack_ul_tti_request SFN/Slot:800.17
avril 09 13:40:12 [0m1712662812.306490 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.307749 [PHY]   pack_ul_tti_request SFN/Slot:800.18
avril 09 13:40:12 [0m1712662812.308968 [PHY]   pack_ul_tti_request SFN/Slot:800.19
avril 09 13:40:12 [0m1712662812.316816 [NR_MAC]   (800/17)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.318244 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 801/6 
avril 09 13:40:12 [0m1712662812.319366 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 801/7 
avril 09 13:40:12 [0m1712662812.319373 [NR_MAC]     801. 7 Scheduling pucch reception in  801. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.319388 [PHY]   pack_ul_tti_request SFN/Slot:801.7
avril 09 13:40:12 [0m1712662812.319392 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.330430 [NR_MAC]   (801/7)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.332826 [NR_MAC]   pucch_acknack  801.17 Scheduling pucch reception in  801.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.332844 [PHY]   pack_ul_tti_request SFN/Slot:801.17
avril 09 13:40:12 [0m1712662812.332849 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.333920 [PHY]   pack_ul_tti_request SFN/Slot:801.18
avril 09 13:40:12 [0m1712662812.335184 [PHY]   pack_ul_tti_request SFN/Slot:801.19
avril 09 13:40:12 [0m1712662812.342847 [NR_MAC]   (801/17)uci_01->pduBitmap:3
avril 09 13:40:12 [0m1712662812.345078 [NR_MAC]     802. 7 Scheduling pucch reception in  802. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.345085 [PHY]   pack_ul_tti_request SFN/Slot:802.7
avril 09 13:40:12 [0m1712662812.345087 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.356120 [NR_MAC]   (802/7)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.358664 [NR_MAC]     802.17 Scheduling pucch reception in  802.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.358672 [PHY]   pack_ul_tti_request SFN/Slot:802.17
avril 09 13:40:12 [0m1712662812.358676 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.359854 [PHY]   pack_ul_tti_request SFN/Slot:802.18
avril 09 13:40:12 [0m1712662812.361032 [PHY]   pack_ul_tti_request SFN/Slot:802.19
avril 09 13:40:12 [0m1712662812.368956 [NR_MAC]   (802/17)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.371329 [NR_MAC]     803. 7 Scheduling pucch reception in  803. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.371369 [PHY]   pack_ul_tti_request SFN/Slot:803.7
avril 09 13:40:12 [0m1712662812.371385 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.382492 [NR_MAC]   (803/7)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.384940 [NR_MAC]     803.17 Scheduling pucch reception in  803.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.384949 [PHY]   pack_ul_tti_request SFN/Slot:803.17
avril 09 13:40:12 [0m1712662812.384952 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.386067 [PHY]   pack_ul_tti_request SFN/Slot:803.18
avril 09 13:40:12 [0m1712662812.387356 [PHY]   pack_ul_tti_request SFN/Slot:803.19
avril 09 13:40:12 [0m1712662812.395222 [NR_MAC]   (803/17)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.397868 [NR_MAC]     804. 7 Scheduling pucch reception in  804. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.397877 [PHY]   pack_ul_tti_request SFN/Slot:804.7
avril 09 13:40:12 [0m1712662812.397881 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.408906 [NR_MAC]   (804/7)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.411126 [NR_MAC]     804.17 Scheduling pucch reception in  804.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.411132 [PHY]   pack_ul_tti_request SFN/Slot:804.17
avril 09 13:40:12 [0m1712662812.411134 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.412430 [PHY]   pack_ul_tti_request SFN/Slot:804.18
avril 09 13:40:12 [0m1712662812.413634 [PHY]   pack_ul_tti_request SFN/Slot:804.19
avril 09 13:40:12 [0m1712662812.421575 [NR_MAC]   (804/17)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.423900 [NR_MAC]     805. 7 Scheduling pucch reception in  805. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.423908 [PHY]   pack_ul_tti_request SFN/Slot:805.7
avril 09 13:40:12 [0m1712662812.423911 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.435315 [NR_MAC]   (805/7)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.437894 [NR_MAC]     805.17 Scheduling pucch reception in  805.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.437903 [PHY]   pack_ul_tti_request SFN/Slot:805.17
avril 09 13:40:12 [0m1712662812.437906 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.439072 [PHY]   pack_ul_tti_request SFN/Slot:805.18
avril 09 13:40:12 [0m1712662812.440308 [PHY]   pack_ul_tti_request SFN/Slot:805.19
avril 09 13:40:12 [0m1712662812.448160 [NR_MAC]   (805/17)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.450791 [NR_MAC]     806. 7 Scheduling pucch reception in  806. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.450810 [PHY]   pack_ul_tti_request SFN/Slot:806.7
avril 09 13:40:12 [0m1712662812.450813 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.462060 [NR_MAC]   (806/7)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.464369 [NR_MAC]     806.17 Scheduling pucch reception in  806.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.464399 [PHY]   pack_ul_tti_request SFN/Slot:806.17
avril 09 13:40:12 [0m1712662812.464409 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.465673 [PHY]   pack_ul_tti_request SFN/Slot:806.18
avril 09 13:40:12 [0m1712662812.466847 [PHY]   pack_ul_tti_request SFN/Slot:806.19
avril 09 13:40:12 [0m1712662812.474426 [NR_MAC]   (806/17)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.476947 [NR_MAC]     807. 7 Scheduling pucch reception in  807. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.476957 [PHY]   pack_ul_tti_request SFN/Slot:807.7
avril 09 13:40:12 [0m1712662812.476960 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.488443 [NR_MAC]   (807/7)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.490911 [NR_MAC]     807.17 Scheduling pucch reception in  807.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.490919 [PHY]   pack_ul_tti_request SFN/Slot:807.17
avril 09 13:40:12 [0m1712662812.490921 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.492113 [PHY]   pack_ul_tti_request SFN/Slot:807.18
avril 09 13:40:12 [0m1712662812.493311 [PHY]   pack_ul_tti_request SFN/Slot:807.19
avril 09 13:40:12 [0m1712662812.501144 [NR_MAC]   (807/17)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.503521 [NR_MAC]     808. 7 Scheduling pucch reception in  808. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.503529 [PHY]   pack_ul_tti_request SFN/Slot:808.7
avril 09 13:40:12 [0m1712662812.503532 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.505847 [NR_MAC]     808. 8 Scheduling pucch reception in  808. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:12 [0m1712662812.505853 [PHY]   pack_ul_tti_request SFN/Slot:808.8
avril 09 13:40:12 [0m1712662812.505854 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:12 [0m1712662812.514700 [NR_MAC]   (808/7)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.517043 [NR_MAC]     808.17 Scheduling pucch reception in  808.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.517055 [PHY]   pack_ul_tti_request SFN/Slot:808.17
avril 09 13:40:12 [0m1712662812.517058 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.518184 [PHY]   pack_ul_tti_request SFN/Slot:808.18
avril 09 13:40:12 [0m1712662812.519417 [PHY]   pack_ul_tti_request SFN/Slot:808.19
avril 09 13:40:12 [0m1712662812.520681 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 809/0 
avril 09 13:40:12 [0m1712662812.527460 [NR_MAC]   (808/17)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.529859 [NR_MAC]   pucch_acknack  809. 7 Scheduling pucch reception in  809. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.529875 [PHY]   pack_ul_tti_request SFN/Slot:809.7
avril 09 13:40:12 [0m1712662812.529878 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.541311 [NR_MAC]   (809/7)uci_01->pduBitmap:3
avril 09 13:40:12 [0m1712662812.543806 [NR_MAC]     809.17 Scheduling pucch reception in  809.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.543815 [PHY]   pack_ul_tti_request SFN/Slot:809.17
avril 09 13:40:12 [0m1712662812.543818 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.544970 [PHY]   pack_ul_tti_request SFN/Slot:809.18
avril 09 13:40:12 [0m1712662812.546149 [PHY]   pack_ul_tti_request SFN/Slot:809.19
avril 09 13:40:12 [0m1712662812.553867 [NR_MAC]   (809/17)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.556346 [NR_MAC]     810. 7 Scheduling pucch reception in  810. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.556353 [PHY]   pack_ul_tti_request SFN/Slot:810.7
avril 09 13:40:12 [0m1712662812.556357 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.567352 [NR_MAC]   (810/7)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.569781 [NR_MAC]     810.17 Scheduling pucch reception in  810.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.569789 [PHY]   pack_ul_tti_request SFN/Slot:810.17
avril 09 13:40:12 [0m1712662812.569791 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.570893 [PHY]   pack_ul_tti_request SFN/Slot:810.18
avril 09 13:40:12 [0m1712662812.572051 [PHY]   pack_ul_tti_request SFN/Slot:810.19
avril 09 13:40:12 [0m1712662812.580024 [NR_MAC]   (810/17)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.582283 [NR_MAC]     811. 7 Scheduling pucch reception in  811. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.582293 [PHY]   pack_ul_tti_request SFN/Slot:811.7
avril 09 13:40:12 [0m1712662812.582297 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.594024 [NR_MAC]   (811/7)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.596460 [NR_MAC]     811.17 Scheduling pucch reception in  811.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.596491 [PHY]   pack_ul_tti_request SFN/Slot:811.17
avril 09 13:40:12 [0m1712662812.596508 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.597667 [PHY]   pack_ul_tti_request SFN/Slot:811.18
avril 09 13:40:12 [0m1712662812.598944 [PHY]   pack_ul_tti_request SFN/Slot:811.19
avril 09 13:40:12 [0m1712662812.606807 [NR_MAC]   (811/17)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.609150 [NR_MAC]     812. 7 Scheduling pucch reception in  812. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.609183 [PHY]   pack_ul_tti_request SFN/Slot:812.7
avril 09 13:40:12 [0m1712662812.609206 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.620214 [NR_MAC]   (812/7)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.622714 [NR_MAC]     812.17 Scheduling pucch reception in  812.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.622719 [PHY]   pack_ul_tti_request SFN/Slot:812.17
avril 09 13:40:12 [0m1712662812.622721 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.623895 [PHY]   pack_ul_tti_request SFN/Slot:812.18
avril 09 13:40:12 [0m1712662812.625044 [PHY]   pack_ul_tti_request SFN/Slot:812.19
avril 09 13:40:12 [0m1712662812.632923 [NR_MAC]   (812/17)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.635377 [NR_MAC]     813. 7 Scheduling pucch reception in  813. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.635384 [PHY]   pack_ul_tti_request SFN/Slot:813.7
avril 09 13:40:12 [0m1712662812.635386 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.646750 [NR_MAC]   (813/7)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.649013 [NR_MAC]     813.17 Scheduling pucch reception in  813.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.649022 [PHY]   pack_ul_tti_request SFN/Slot:813.17
avril 09 13:40:12 [0m1712662812.649024 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.650109 [PHY]   pack_ul_tti_request SFN/Slot:813.18
avril 09 13:40:12 [0m1712662812.651464 [PHY]   pack_ul_tti_request SFN/Slot:813.19
avril 09 13:40:12 [0m1712662812.659380 [NR_MAC]   (813/17)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.662044 [NR_MAC]     814. 7 Scheduling pucch reception in  814. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.662051 [PHY]   pack_ul_tti_request SFN/Slot:814.7
avril 09 13:40:12 [0m1712662812.662053 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.673335 [NR_MAC]   (814/7)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.675995 [NR_MAC]     814.17 Scheduling pucch reception in  814.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.676001 [PHY]   pack_ul_tti_request SFN/Slot:814.17
avril 09 13:40:12 [0m1712662812.676004 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.677061 [PHY]   pack_ul_tti_request SFN/Slot:814.18
avril 09 13:40:12 [0m1712662812.678409 [PHY]   pack_ul_tti_request SFN/Slot:814.19
avril 09 13:40:12 [0m1712662812.686668 [NR_MAC]   (814/17)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.689015 [NR_MAC]     815. 7 Scheduling pucch reception in  815. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.689022 [PHY]   pack_ul_tti_request SFN/Slot:815.7
avril 09 13:40:12 [0m1712662812.689025 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.700013 [NR_MAC]   (815/7)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.702574 [NR_MAC]     815.17 Scheduling pucch reception in  815.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.702581 [PHY]   pack_ul_tti_request SFN/Slot:815.17
avril 09 13:40:12 [0m1712662812.702584 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.703700 [PHY]   pack_ul_tti_request SFN/Slot:815.18
avril 09 13:40:12 [0m1712662812.705023 [PHY]   pack_ul_tti_request SFN/Slot:815.19
avril 09 13:40:12 [0m1712662812.713069 [NR_MAC]   (815/17)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.715606 [NR_MAC]     816. 7 Scheduling pucch reception in  816. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.715615 [PHY]   pack_ul_tti_request SFN/Slot:816.7
avril 09 13:40:12 [0m1712662812.715618 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.717874 [NR_MAC]     816. 8 Scheduling pucch reception in  816. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:12 [0m1712662812.717887 [PHY]   pack_ul_tti_request SFN/Slot:816.8
avril 09 13:40:12 [0m1712662812.717889 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:12 [0m1712662812.727079 [NR_MAC]   (816/7)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.729689 [NR_MAC]     816.17 Scheduling pucch reception in  816.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.729725 [PHY]   pack_ul_tti_request SFN/Slot:816.17
avril 09 13:40:12 [0m1712662812.729740 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.730875 [PHY]   pack_ul_tti_request SFN/Slot:816.18
avril 09 13:40:12 [0m1712662812.732259 [PHY]   pack_ul_tti_request SFN/Slot:816.19
avril 09 13:40:12 [0m1712662812.739952 [NR_MAC]   (816/17)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.742250 [NR_MAC]     817. 7 Scheduling pucch reception in  817. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.742264 [PHY]   pack_ul_tti_request SFN/Slot:817.7
avril 09 13:40:12 [0m1712662812.742267 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.753205 [NR_MAC]   (817/7)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.755819 [NR_MAC]     817.17 Scheduling pucch reception in  817.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.755828 [PHY]   pack_ul_tti_request SFN/Slot:817.17
avril 09 13:40:12 [0m1712662812.755831 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.756954 [PHY]   pack_ul_tti_request SFN/Slot:817.18
avril 09 13:40:12 [0m1712662812.758096 [PHY]   pack_ul_tti_request SFN/Slot:817.19
avril 09 13:40:12 [0m1712662812.765806 [NR_MAC]   (817/17)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.768355 [NR_MAC]     818. 7 Scheduling pucch reception in  818. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.768365 [PHY]   pack_ul_tti_request SFN/Slot:818.7
avril 09 13:40:12 [0m1712662812.768368 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.778955 [NR_MAC]   (818/7)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.781378 [NR_MAC]     818.17 Scheduling pucch reception in  818.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.781389 [PHY]   pack_ul_tti_request SFN/Slot:818.17
avril 09 13:40:12 [0m1712662812.781392 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.782538 [PHY]   pack_ul_tti_request SFN/Slot:818.18
avril 09 13:40:12 [0m1712662812.783682 [PHY]   pack_ul_tti_request SFN/Slot:818.19
avril 09 13:40:12 [0m1712662812.784920 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 819/0 
avril 09 13:40:12 [0m1712662812.791693 [NR_MAC]   (818/17)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.794058 [NR_MAC]   pucch_acknack  819. 7 Scheduling pucch reception in  819. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.794068 [PHY]   pack_ul_tti_request SFN/Slot:819.7
avril 09 13:40:12 [0m1712662812.794071 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.805479 [NR_MAC]   (819/7)uci_01->pduBitmap:3
avril 09 13:40:12 [0m1712662812.807869 [NR_MAC]     819.17 Scheduling pucch reception in  819.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.807878 [PHY]   pack_ul_tti_request SFN/Slot:819.17
avril 09 13:40:12 [0m1712662812.807881 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.808953 [PHY]   pack_ul_tti_request SFN/Slot:819.18
avril 09 13:40:12 [0m1712662812.810116 [PHY]   pack_ul_tti_request SFN/Slot:819.19
avril 09 13:40:12 [0m1712662812.818163 [NR_MAC]   (819/17)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.820988 [NR_MAC]     820. 7 Scheduling pucch reception in  820. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.820996 [PHY]   pack_ul_tti_request SFN/Slot:820.7
avril 09 13:40:12 [0m1712662812.820999 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.831978 [NR_MAC]   (820/7)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.834424 [NR_MAC]     820.17 Scheduling pucch reception in  820.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.834435 [PHY]   pack_ul_tti_request SFN/Slot:820.17
avril 09 13:40:12 [0m1712662812.834437 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.835598 [PHY]   pack_ul_tti_request SFN/Slot:820.18
avril 09 13:40:12 [0m1712662812.836773 [PHY]   pack_ul_tti_request SFN/Slot:820.19
avril 09 13:40:12 [0m1712662812.844406 [NR_MAC]   (820/17)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.846854 [NR_MAC]     821. 7 Scheduling pucch reception in  821. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.846861 [PHY]   pack_ul_tti_request SFN/Slot:821.7
avril 09 13:40:12 [0m1712662812.846864 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.857909 [NR_MAC]   (821/7)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.860136 [NR_MAC]     821.17 Scheduling pucch reception in  821.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.860144 [PHY]   pack_ul_tti_request SFN/Slot:821.17
avril 09 13:40:12 [0m1712662812.860146 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.861358 [PHY]   pack_ul_tti_request SFN/Slot:821.18
avril 09 13:40:12 [0m1712662812.862592 [PHY]   pack_ul_tti_request SFN/Slot:821.19
avril 09 13:40:12 [0m1712662812.870349 [NR_MAC]   (821/17)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.872882 [NR_MAC]     822. 7 Scheduling pucch reception in  822. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.872890 [PHY]   pack_ul_tti_request SFN/Slot:822.7
avril 09 13:40:12 [0m1712662812.872893 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.883923 [NR_MAC]   (822/7)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.886171 [NR_MAC]     822.17 Scheduling pucch reception in  822.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.886222 [PHY]   pack_ul_tti_request SFN/Slot:822.17
avril 09 13:40:12 [0m1712662812.886239 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.887478 [PHY]   pack_ul_tti_request SFN/Slot:822.18
avril 09 13:40:12 [0m1712662812.888729 [PHY]   pack_ul_tti_request SFN/Slot:822.19
avril 09 13:40:12 [0m1712662812.896647 [NR_MAC]   (822/17)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.898986 [NR_MAC]     823. 7 Scheduling pucch reception in  823. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.898995 [PHY]   pack_ul_tti_request SFN/Slot:823.7
avril 09 13:40:12 [0m1712662812.898998 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.910195 [NR_MAC]   (823/7)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.912797 [NR_MAC]     823.17 Scheduling pucch reception in  823.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.912804 [PHY]   pack_ul_tti_request SFN/Slot:823.17
avril 09 13:40:12 [0m1712662812.912806 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.913870 [PHY]   pack_ul_tti_request SFN/Slot:823.18
avril 09 13:40:12 [0m1712662812.915089 [PHY]   pack_ul_tti_request SFN/Slot:823.19
avril 09 13:40:12 [0m1712662812.922781 [NR_MAC]   (823/17)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.925068 [NR_MAC]     824. 7 Scheduling pucch reception in  824. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.925076 [PHY]   pack_ul_tti_request SFN/Slot:824.7
avril 09 13:40:12 [0m1712662812.925078 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.927211 [NR_MAC]     824. 8 Scheduling pucch reception in  824. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:12 [0m1712662812.927216 [PHY]   pack_ul_tti_request SFN/Slot:824.8
avril 09 13:40:12 [0m1712662812.927218 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:12 [0m1712662812.936342 [NR_MAC]   (824/7)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.938836 [NR_MAC]     824.17 Scheduling pucch reception in  824.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.938842 [PHY]   pack_ul_tti_request SFN/Slot:824.17
avril 09 13:40:12 [0m1712662812.938845 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.939886 [PHY]   pack_ul_tti_request SFN/Slot:824.18
avril 09 13:40:12 [0m1712662812.941030 [PHY]   pack_ul_tti_request SFN/Slot:824.19
avril 09 13:40:12 [0m1712662812.948479 [NR_MAC]   (824/17)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.950986 [NR_MAC]     825. 7 Scheduling pucch reception in  825. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.950996 [PHY]   pack_ul_tti_request SFN/Slot:825.7
avril 09 13:40:12 [0m1712662812.950999 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.961951 [NR_MAC]   (825/7)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.964452 [NR_MAC]     825.17 Scheduling pucch reception in  825.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.964461 [PHY]   pack_ul_tti_request SFN/Slot:825.17
avril 09 13:40:12 [0m1712662812.964463 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.965501 [PHY]   pack_ul_tti_request SFN/Slot:825.18
avril 09 13:40:12 [0m1712662812.966692 [PHY]   pack_ul_tti_request SFN/Slot:825.19
avril 09 13:40:12 [0m1712662812.974278 [NR_MAC]   (825/17)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.976712 [NR_MAC]     826. 7 Scheduling pucch reception in  826. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.976755 [PHY]   pack_ul_tti_request SFN/Slot:826.7
avril 09 13:40:12 [0m1712662812.976771 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.987994 [NR_MAC]   (826/7)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662812.990291 [NR_MAC]     826.17 Scheduling pucch reception in  826.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662812.990297 [PHY]   pack_ul_tti_request SFN/Slot:826.17
avril 09 13:40:12 [0m1712662812.990300 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:12 [0m1712662812.991415 [PHY]   pack_ul_tti_request SFN/Slot:826.18
avril 09 13:40:12 [0m1712662812.992536 [PHY]   pack_ul_tti_request SFN/Slot:826.19
avril 09 13:40:12 [0m1712662812.999994 [NR_MAC]   (826/17)uci_01->pduBitmap:1
avril 09 13:40:12 [0m1712662813.002474 [NR_MAC]     827. 7 Scheduling pucch reception in  827. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:12 [0m1712662813.002481 [PHY]   pack_ul_tti_request SFN/Slot:827.7
avril 09 13:40:12 [0m1712662813.002485 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.013172 [NR_MAC]   (827/7)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.015574 [NR_MAC]     827.17 Scheduling pucch reception in  827.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.015580 [PHY]   pack_ul_tti_request SFN/Slot:827.17
avril 09 13:40:13 [0m1712662813.015583 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.016831 [PHY]   pack_ul_tti_request SFN/Slot:827.18
avril 09 13:40:13 [0m1712662813.017934 [PHY]   pack_ul_tti_request SFN/Slot:827.19
avril 09 13:40:13 [0m1712662813.025814 [NR_MAC]   (827/17)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.028072 [NR_MAC]     828. 7 Scheduling pucch reception in  828. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.028079 [PHY]   pack_ul_tti_request SFN/Slot:828.7
avril 09 13:40:13 [0m1712662813.028082 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.039313 [NR_MAC]   (828/7)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.041872 [NR_MAC]     828.17 Scheduling pucch reception in  828.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.041884 [PHY]   pack_ul_tti_request SFN/Slot:828.17
avril 09 13:40:13 [0m1712662813.041886 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.042984 [PHY]   pack_ul_tti_request SFN/Slot:828.18
avril 09 13:40:13 [0m1712662813.044183 [PHY]   pack_ul_tti_request SFN/Slot:828.19
avril 09 13:40:13 [0m1712662813.045562 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 829/0 
avril 09 13:40:13 [0m1712662813.052110 [NR_MAC]   (828/17)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.054747 [NR_MAC]   pucch_acknack  829. 7 Scheduling pucch reception in  829. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.054772 [PHY]   pack_ul_tti_request SFN/Slot:829.7
avril 09 13:40:13 [0m1712662813.054775 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.065826 [NR_MAC]   (829/7)uci_01->pduBitmap:3
avril 09 13:40:13 [0m1712662813.068007 [NR_MAC]     829.17 Scheduling pucch reception in  829.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.068013 [PHY]   pack_ul_tti_request SFN/Slot:829.17
avril 09 13:40:13 [0m1712662813.068016 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.069139 [PHY]   pack_ul_tti_request SFN/Slot:829.18
avril 09 13:40:13 [0m1712662813.070341 [PHY]   pack_ul_tti_request SFN/Slot:829.19
avril 09 13:40:13 [0m1712662813.077982 [NR_MAC]   (829/17)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.080600 [NR_MAC]     830. 7 Scheduling pucch reception in  830. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.080617 [PHY]   pack_ul_tti_request SFN/Slot:830.7
avril 09 13:40:13 [0m1712662813.080619 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.091853 [NR_MAC]   (830/7)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.094097 [NR_MAC]     830.17 Scheduling pucch reception in  830.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.094102 [PHY]   pack_ul_tti_request SFN/Slot:830.17
avril 09 13:40:13 [0m1712662813.094104 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.095331 [PHY]   pack_ul_tti_request SFN/Slot:830.18
avril 09 13:40:13 [0m1712662813.096634 [PHY]   pack_ul_tti_request SFN/Slot:830.19
avril 09 13:40:13 [0m1712662813.104317 [NR_MAC]   (830/17)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.106983 [NR_MAC]     831. 7 Scheduling pucch reception in  831. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.106989 [PHY]   pack_ul_tti_request SFN/Slot:831.7
avril 09 13:40:13 [0m1712662813.106992 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.118169 [NR_MAC]   (831/7)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.120760 [NR_MAC]     831.17 Scheduling pucch reception in  831.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.120767 [PHY]   pack_ul_tti_request SFN/Slot:831.17
avril 09 13:40:13 [0m1712662813.120769 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.121936 [PHY]   pack_ul_tti_request SFN/Slot:831.18
avril 09 13:40:13 [0m1712662813.123292 [PHY]   pack_ul_tti_request SFN/Slot:831.19
avril 09 13:40:13 [0m1712662813.131176 [NR_MAC]   (831/17)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.133855 [NR_MAC]     832. 7 Scheduling pucch reception in  832. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.133873 [PHY]   pack_ul_tti_request SFN/Slot:832.7
avril 09 13:40:13 [0m1712662813.133875 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.135890 [NR_MAC]     832. 8 Scheduling pucch reception in  832. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:13 [0m1712662813.135892 [PHY]   pack_ul_tti_request SFN/Slot:832.8
avril 09 13:40:13 [0m1712662813.135893 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:13 [0m1712662813.145115 [NR_MAC]   (832/7)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.147629 [NR_MAC]     832.17 Scheduling pucch reception in  832.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.147639 [PHY]   pack_ul_tti_request SFN/Slot:832.17
avril 09 13:40:13 [0m1712662813.147643 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.148825 [PHY]   pack_ul_tti_request SFN/Slot:832.18
avril 09 13:40:13 [0m1712662813.149958 [PHY]   pack_ul_tti_request SFN/Slot:832.19
avril 09 13:40:13 [0m1712662813.157852 [NR_MAC]   (832/17)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.160110 [NR_MAC]     833. 7 Scheduling pucch reception in  833. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.160115 [PHY]   pack_ul_tti_request SFN/Slot:833.7
avril 09 13:40:13 [0m1712662813.160118 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.171112 [NR_MAC]   (833/7)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.173708 [NR_MAC]     833.17 Scheduling pucch reception in  833.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.173743 [PHY]   pack_ul_tti_request SFN/Slot:833.17
avril 09 13:40:13 [0m1712662813.173760 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.174932 [PHY]   pack_ul_tti_request SFN/Slot:833.18
avril 09 13:40:13 [0m1712662813.176035 [PHY]   pack_ul_tti_request SFN/Slot:833.19
avril 09 13:40:13 [0m1712662813.183935 [NR_MAC]   (833/17)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.186350 [NR_MAC]     834. 7 Scheduling pucch reception in  834. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.186357 [PHY]   pack_ul_tti_request SFN/Slot:834.7
avril 09 13:40:13 [0m1712662813.186359 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.197885 [NR_MAC]   (834/7)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.200083 [NR_MAC]     834.17 Scheduling pucch reception in  834.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.200091 [PHY]   pack_ul_tti_request SFN/Slot:834.17
avril 09 13:40:13 [0m1712662813.200092 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.201251 [PHY]   pack_ul_tti_request SFN/Slot:834.18
avril 09 13:40:13 [0m1712662813.202587 [PHY]   pack_ul_tti_request SFN/Slot:834.19
avril 09 13:40:13 [0m1712662813.210692 [NR_MAC]   (834/17)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.212982 [NR_MAC]     835. 7 Scheduling pucch reception in  835. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.212990 [PHY]   pack_ul_tti_request SFN/Slot:835.7
avril 09 13:40:13 [0m1712662813.212993 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.223993 [NR_MAC]   (835/7)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.226717 [NR_MAC]     835.17 Scheduling pucch reception in  835.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.226769 [PHY]   pack_ul_tti_request SFN/Slot:835.17
avril 09 13:40:13 [0m1712662813.226780 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.227886 [PHY]   pack_ul_tti_request SFN/Slot:835.18
avril 09 13:40:13 [0m1712662813.229167 [PHY]   pack_ul_tti_request SFN/Slot:835.19
avril 09 13:40:13 [0m1712662813.237087 [NR_MAC]   (835/17)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.239742 [NR_MAC]     836. 7 Scheduling pucch reception in  836. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.239748 [PHY]   pack_ul_tti_request SFN/Slot:836.7
avril 09 13:40:13 [0m1712662813.239750 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.251196 [NR_MAC]   (836/7)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.253681 [NR_MAC]     836.17 Scheduling pucch reception in  836.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.253774 [PHY]   pack_ul_tti_request SFN/Slot:836.17
avril 09 13:40:13 [0m1712662813.253785 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.254966 [PHY]   pack_ul_tti_request SFN/Slot:836.18
avril 09 13:40:13 [0m1712662813.256149 [PHY]   pack_ul_tti_request SFN/Slot:836.19
avril 09 13:40:13 [0m1712662813.263840 [NR_MAC]   (836/17)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.266089 [NR_MAC]     837. 7 Scheduling pucch reception in  837. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.266100 [PHY]   pack_ul_tti_request SFN/Slot:837.7
avril 09 13:40:13 [0m1712662813.266103 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.277409 [NR_MAC]   (837/7)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.279939 [NR_MAC]     837.17 Scheduling pucch reception in  837.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.279949 [PHY]   pack_ul_tti_request SFN/Slot:837.17
avril 09 13:40:13 [0m1712662813.279952 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.281115 [PHY]   pack_ul_tti_request SFN/Slot:837.18
avril 09 13:40:13 [0m1712662813.282448 [PHY]   pack_ul_tti_request SFN/Slot:837.19
avril 09 13:40:13 [0m1712662813.290392 [NR_MAC]   (837/17)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.293045 [NR_MAC]     838. 7 Scheduling pucch reception in  838. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.293054 [PHY]   pack_ul_tti_request SFN/Slot:838.7
avril 09 13:40:13 [0m1712662813.293057 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.304102 [NR_MAC]   (838/7)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.306714 [NR_MAC]     838.17 Scheduling pucch reception in  838.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.306746 [PHY]   pack_ul_tti_request SFN/Slot:838.17
avril 09 13:40:13 [0m1712662813.306760 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.307859 [PHY]   pack_ul_tti_request SFN/Slot:838.18
avril 09 13:40:13 [0m1712662813.309015 [PHY]   pack_ul_tti_request SFN/Slot:838.19
avril 09 13:40:13 [0m1712662813.310215 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 839/0 
avril 09 13:40:13 [0m1712662813.317075 [NR_MAC]   (838/17)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.318454 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 839/6 
avril 09 13:40:13 [0m1712662813.319685 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 839/7 
avril 09 13:40:13 [0m1712662813.319715 [NR_MAC]   pucch_acknack  839. 7 Scheduling pucch reception in  839. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.319830 [PHY]   pack_ul_tti_request SFN/Slot:839.7
avril 09 13:40:13 [0m1712662813.319859 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.331194 [NR_MAC]   (839/7)uci_01->pduBitmap:3
avril 09 13:40:13 [0m1712662813.333853 [NR_MAC]   pucch_acknack  839.17 Scheduling pucch reception in  839.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.333863 [PHY]   pack_ul_tti_request SFN/Slot:839.17
avril 09 13:40:13 [0m1712662813.333867 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.335082 [PHY]   pack_ul_tti_request SFN/Slot:839.18
avril 09 13:40:13 [0m1712662813.336287 [PHY]   pack_ul_tti_request SFN/Slot:839.19
avril 09 13:40:13 [0m1712662813.344445 [NR_MAC]   (839/17)uci_01->pduBitmap:3
avril 09 13:40:13 [0m1712662813.346874 [NR_MAC]     840. 7 Scheduling pucch reception in  840. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.346884 [PHY]   pack_ul_tti_request SFN/Slot:840.7
avril 09 13:40:13 [0m1712662813.346887 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.348998 [NR_MAC]     840. 8 Scheduling pucch reception in  840. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:13 [0m1712662813.349006 [PHY]   pack_ul_tti_request SFN/Slot:840.8
avril 09 13:40:13 [0m1712662813.349007 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:13 [0m1712662813.358160 [NR_MAC]   (840/7)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.360888 [NR_MAC]     840.17 Scheduling pucch reception in  840.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.360895 [PHY]   pack_ul_tti_request SFN/Slot:840.17
avril 09 13:40:13 [0m1712662813.360898 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.362049 [PHY]   pack_ul_tti_request SFN/Slot:840.18
avril 09 13:40:13 [0m1712662813.363328 [PHY]   pack_ul_tti_request SFN/Slot:840.19
avril 09 13:40:13 [0m1712662813.371199 [NR_MAC]   (840/17)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.373772 [NR_MAC]     841. 7 Scheduling pucch reception in  841. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.373781 [PHY]   pack_ul_tti_request SFN/Slot:841.7
avril 09 13:40:13 [0m1712662813.373785 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.385316 [NR_MAC]   (841/7)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.387957 [NR_MAC]     841.17 Scheduling pucch reception in  841.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.387967 [PHY]   pack_ul_tti_request SFN/Slot:841.17
avril 09 13:40:13 [0m1712662813.387970 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.389046 [PHY]   pack_ul_tti_request SFN/Slot:841.18
avril 09 13:40:13 [0m1712662813.390201 [PHY]   pack_ul_tti_request SFN/Slot:841.19
avril 09 13:40:13 [0m1712662813.398065 [NR_MAC]   (841/17)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.400632 [NR_MAC]     842. 7 Scheduling pucch reception in  842. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.400643 [PHY]   pack_ul_tti_request SFN/Slot:842.7
avril 09 13:40:13 [0m1712662813.400646 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.411883 [NR_MAC]   (842/7)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.414235 [NR_MAC]     842.17 Scheduling pucch reception in  842.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.414245 [PHY]   pack_ul_tti_request SFN/Slot:842.17
avril 09 13:40:13 [0m1712662813.414248 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.415319 [PHY]   pack_ul_tti_request SFN/Slot:842.18
avril 09 13:40:13 [0m1712662813.416733 [PHY]   pack_ul_tti_request SFN/Slot:842.19
avril 09 13:40:13 [0m1712662813.424826 [NR_MAC]   (842/17)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.427319 [NR_MAC]     843. 7 Scheduling pucch reception in  843. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.427326 [PHY]   pack_ul_tti_request SFN/Slot:843.7
avril 09 13:40:13 [0m1712662813.427329 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.438711 [NR_MAC]   (843/7)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.441144 [NR_MAC]     843.17 Scheduling pucch reception in  843.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.441154 [PHY]   pack_ul_tti_request SFN/Slot:843.17
avril 09 13:40:13 [0m1712662813.441157 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.442264 [PHY]   pack_ul_tti_request SFN/Slot:843.18
avril 09 13:40:13 [0m1712662813.443593 [PHY]   pack_ul_tti_request SFN/Slot:843.19
avril 09 13:40:13 [0m1712662813.451598 [NR_MAC]   (843/17)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.454056 [NR_MAC]     844. 7 Scheduling pucch reception in  844. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.454064 [PHY]   pack_ul_tti_request SFN/Slot:844.7
avril 09 13:40:13 [0m1712662813.454068 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.465042 [NR_MAC]   (844/7)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.467630 [NR_MAC]     844.17 Scheduling pucch reception in  844.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.467642 [PHY]   pack_ul_tti_request SFN/Slot:844.17
avril 09 13:40:13 [0m1712662813.467645 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.468801 [PHY]   pack_ul_tti_request SFN/Slot:844.18
avril 09 13:40:13 [0m1712662813.470084 [PHY]   pack_ul_tti_request SFN/Slot:844.19
avril 09 13:40:13 [0m1712662813.478005 [NR_MAC]   (844/17)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.480371 [NR_MAC]     845. 7 Scheduling pucch reception in  845. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.480400 [PHY]   pack_ul_tti_request SFN/Slot:845.7
avril 09 13:40:13 [0m1712662813.480402 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.491979 [NR_MAC]   (845/7)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.494299 [NR_MAC]     845.17 Scheduling pucch reception in  845.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.494309 [PHY]   pack_ul_tti_request SFN/Slot:845.17
avril 09 13:40:13 [0m1712662813.494312 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.495588 [PHY]   pack_ul_tti_request SFN/Slot:845.18
avril 09 13:40:13 [0m1712662813.496921 [PHY]   pack_ul_tti_request SFN/Slot:845.19
avril 09 13:40:13 [0m1712662813.504841 [NR_MAC]   (845/17)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.507301 [NR_MAC]     846. 7 Scheduling pucch reception in  846. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.507308 [PHY]   pack_ul_tti_request SFN/Slot:846.7
avril 09 13:40:13 [0m1712662813.507311 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.518815 [NR_MAC]   (846/7)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.521056 [NR_MAC]     846.17 Scheduling pucch reception in  846.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.521062 [PHY]   pack_ul_tti_request SFN/Slot:846.17
avril 09 13:40:13 [0m1712662813.521068 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.522171 [PHY]   pack_ul_tti_request SFN/Slot:846.18
avril 09 13:40:13 [0m1712662813.523483 [PHY]   pack_ul_tti_request SFN/Slot:846.19
avril 09 13:40:13 [0m1712662813.531587 [NR_MAC]   (846/17)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.533971 [NR_MAC]     847. 7 Scheduling pucch reception in  847. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.533984 [PHY]   pack_ul_tti_request SFN/Slot:847.7
avril 09 13:40:13 [0m1712662813.533987 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.545311 [NR_MAC]   (847/7)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.547803 [NR_MAC]     847.17 Scheduling pucch reception in  847.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.547809 [PHY]   pack_ul_tti_request SFN/Slot:847.17
avril 09 13:40:13 [0m1712662813.547811 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.548920 [PHY]   pack_ul_tti_request SFN/Slot:847.18
avril 09 13:40:13 [0m1712662813.550113 [PHY]   pack_ul_tti_request SFN/Slot:847.19
avril 09 13:40:13 [0m1712662813.558299 [NR_MAC]   (847/17)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.560855 [NR_MAC]     848. 7 Scheduling pucch reception in  848. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.560863 [PHY]   pack_ul_tti_request SFN/Slot:848.7
avril 09 13:40:13 [0m1712662813.560865 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.562947 [NR_MAC]     848. 8 Scheduling pucch reception in  848. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:13 [0m1712662813.562955 [PHY]   pack_ul_tti_request SFN/Slot:848.8
avril 09 13:40:13 [0m1712662813.562956 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:13 [0m1712662813.571958 [NR_MAC]   (848/7)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.574199 [NR_MAC]     848.17 Scheduling pucch reception in  848.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.574204 [PHY]   pack_ul_tti_request SFN/Slot:848.17
avril 09 13:40:13 [0m1712662813.574206 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.575539 [PHY]   pack_ul_tti_request SFN/Slot:848.18
avril 09 13:40:13 [0m1712662813.576845 [PHY]   pack_ul_tti_request SFN/Slot:848.19
avril 09 13:40:13 [0m1712662813.578035 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 849/0 
avril 09 13:40:13 [0m1712662813.584793 [NR_MAC]   (848/17)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.587309 [NR_MAC]   pucch_acknack  849. 7 Scheduling pucch reception in  849. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.587319 [PHY]   pack_ul_tti_request SFN/Slot:849.7
avril 09 13:40:13 [0m1712662813.587323 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.599032 [NR_MAC]   (849/7)uci_01->pduBitmap:3
avril 09 13:40:13 [0m1712662813.601568 [NR_MAC]     849.17 Scheduling pucch reception in  849.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.601576 [PHY]   pack_ul_tti_request SFN/Slot:849.17
avril 09 13:40:13 [0m1712662813.601579 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.602748 [PHY]   pack_ul_tti_request SFN/Slot:849.18
avril 09 13:40:13 [0m1712662813.604016 [PHY]   pack_ul_tti_request SFN/Slot:849.19
avril 09 13:40:13 [0m1712662813.611905 [NR_MAC]   (849/17)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.614388 [NR_MAC]     850. 7 Scheduling pucch reception in  850. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.614419 [PHY]   pack_ul_tti_request SFN/Slot:850.7
avril 09 13:40:13 [0m1712662813.614422 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.625718 [NR_MAC]   (850/7)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.628008 [NR_MAC]     850.17 Scheduling pucch reception in  850.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.628013 [PHY]   pack_ul_tti_request SFN/Slot:850.17
avril 09 13:40:13 [0m1712662813.628015 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.629139 [PHY]   pack_ul_tti_request SFN/Slot:850.18
avril 09 13:40:13 [0m1712662813.630440 [PHY]   pack_ul_tti_request SFN/Slot:850.19
avril 09 13:40:13 [0m1712662813.638410 [NR_MAC]   (850/17)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.640882 [NR_MAC]     851. 7 Scheduling pucch reception in  851. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.640887 [PHY]   pack_ul_tti_request SFN/Slot:851.7
avril 09 13:40:13 [0m1712662813.640890 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.652743 [NR_MAC]   (851/7)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.654946 [NR_MAC]     851.17 Scheduling pucch reception in  851.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.654959 [PHY]   pack_ul_tti_request SFN/Slot:851.17
avril 09 13:40:13 [0m1712662813.654961 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.656098 [PHY]   pack_ul_tti_request SFN/Slot:851.18
avril 09 13:40:13 [0m1712662813.657418 [PHY]   pack_ul_tti_request SFN/Slot:851.19
avril 09 13:40:13 [0m1712662813.665196 [NR_MAC]   (851/17)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.667772 [NR_MAC]     852. 7 Scheduling pucch reception in  852. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.667785 [PHY]   pack_ul_tti_request SFN/Slot:852.7
avril 09 13:40:13 [0m1712662813.667792 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.679137 [NR_MAC]   (852/7)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.681572 [NR_MAC]     852.17 Scheduling pucch reception in  852.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.681583 [PHY]   pack_ul_tti_request SFN/Slot:852.17
avril 09 13:40:13 [0m1712662813.681586 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.682770 [PHY]   pack_ul_tti_request SFN/Slot:852.18
avril 09 13:40:13 [0m1712662813.683962 [PHY]   pack_ul_tti_request SFN/Slot:852.19
avril 09 13:40:13 [0m1712662813.691974 [NR_MAC]   (852/17)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.694454 [NR_MAC]     853. 7 Scheduling pucch reception in  853. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.694481 [PHY]   pack_ul_tti_request SFN/Slot:853.7
avril 09 13:40:13 [0m1712662813.694504 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.706106 [NR_MAC]   (853/7)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.708553 [NR_MAC]     853.17 Scheduling pucch reception in  853.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.708559 [PHY]   pack_ul_tti_request SFN/Slot:853.17
avril 09 13:40:13 [0m1712662813.708560 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.709735 [PHY]   pack_ul_tti_request SFN/Slot:853.18
avril 09 13:40:13 [0m1712662813.710983 [PHY]   pack_ul_tti_request SFN/Slot:853.19
avril 09 13:40:13 [0m1712662813.718765 [NR_MAC]   (853/17)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.721080 [NR_MAC]     854. 7 Scheduling pucch reception in  854. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.721086 [PHY]   pack_ul_tti_request SFN/Slot:854.7
avril 09 13:40:13 [0m1712662813.721088 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.732508 [NR_MAC]   (854/7)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.734995 [NR_MAC]     854.17 Scheduling pucch reception in  854.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.735001 [PHY]   pack_ul_tti_request SFN/Slot:854.17
avril 09 13:40:13 [0m1712662813.735003 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.736128 [PHY]   pack_ul_tti_request SFN/Slot:854.18
avril 09 13:40:13 [0m1712662813.737385 [PHY]   pack_ul_tti_request SFN/Slot:854.19
avril 09 13:40:13 [0m1712662813.745282 [NR_MAC]   (854/17)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.747793 [NR_MAC]     855. 7 Scheduling pucch reception in  855. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.747798 [PHY]   pack_ul_tti_request SFN/Slot:855.7
avril 09 13:40:13 [0m1712662813.747800 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.759355 [NR_MAC]   (855/7)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.761825 [NR_MAC]     855.17 Scheduling pucch reception in  855.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.761831 [PHY]   pack_ul_tti_request SFN/Slot:855.17
avril 09 13:40:13 [0m1712662813.761833 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.763055 [PHY]   pack_ul_tti_request SFN/Slot:855.18
avril 09 13:40:13 [0m1712662813.764344 [PHY]   pack_ul_tti_request SFN/Slot:855.19
avril 09 13:40:13 [0m1712662813.772085 [NR_MAC]   (855/17)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.774581 [NR_MAC]     856. 7 Scheduling pucch reception in  856. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.774589 [PHY]   pack_ul_tti_request SFN/Slot:856.7
avril 09 13:40:13 [0m1712662813.774591 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.776799 [NR_MAC]     856. 8 Scheduling pucch reception in  856. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:13 [0m1712662813.776832 [PHY]   pack_ul_tti_request SFN/Slot:856.8
avril 09 13:40:13 [0m1712662813.776845 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:13 [0m1712662813.786162 [NR_MAC]   (856/7)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.788763 [NR_MAC]     856.17 Scheduling pucch reception in  856.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.788772 [PHY]   pack_ul_tti_request SFN/Slot:856.17
avril 09 13:40:13 [0m1712662813.788775 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.789937 [PHY]   pack_ul_tti_request SFN/Slot:856.18
avril 09 13:40:13 [0m1712662813.791038 [PHY]   pack_ul_tti_request SFN/Slot:856.19
avril 09 13:40:13 [0m1712662813.798800 [NR_MAC]   (856/17)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.801188 [NR_MAC]     857. 7 Scheduling pucch reception in  857. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.801198 [PHY]   pack_ul_tti_request SFN/Slot:857.7
avril 09 13:40:13 [0m1712662813.801200 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.812499 [NR_MAC]   (857/7)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.814830 [NR_MAC]     857.17 Scheduling pucch reception in  857.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.814840 [PHY]   pack_ul_tti_request SFN/Slot:857.17
avril 09 13:40:13 [0m1712662813.814848 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.816075 [PHY]   pack_ul_tti_request SFN/Slot:857.18
avril 09 13:40:13 [0m1712662813.817179 [PHY]   pack_ul_tti_request SFN/Slot:857.19
avril 09 13:40:13 [0m1712662813.825011 [NR_MAC]   (857/17)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.827551 [NR_MAC]     858. 7 Scheduling pucch reception in  858. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.827575 [PHY]   pack_ul_tti_request SFN/Slot:858.7
avril 09 13:40:13 [0m1712662813.827579 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.839038 [NR_MAC]   (858/7)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.841595 [NR_MAC]     858.17 Scheduling pucch reception in  858.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.841604 [PHY]   pack_ul_tti_request SFN/Slot:858.17
avril 09 13:40:13 [0m1712662813.841607 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.842755 [PHY]   pack_ul_tti_request SFN/Slot:858.18
avril 09 13:40:13 [0m1712662813.843874 [PHY]   pack_ul_tti_request SFN/Slot:858.19
avril 09 13:40:13 [0m1712662813.845071 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 859/0 
avril 09 13:40:13 [0m1712662813.851592 [NR_MAC]   (858/17)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.854027 [NR_MAC]   pucch_acknack  859. 7 Scheduling pucch reception in  859. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.854045 [PHY]   pack_ul_tti_request SFN/Slot:859.7
avril 09 13:40:13 [0m1712662813.854047 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.865414 [NR_MAC]   (859/7)uci_01->pduBitmap:3
avril 09 13:40:13 [0m1712662813.867948 [NR_MAC]     859.17 Scheduling pucch reception in  859.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.867954 [PHY]   pack_ul_tti_request SFN/Slot:859.17
avril 09 13:40:13 [0m1712662813.867957 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.868997 [PHY]   pack_ul_tti_request SFN/Slot:859.18
avril 09 13:40:13 [0m1712662813.870241 [PHY]   pack_ul_tti_request SFN/Slot:859.19
avril 09 13:40:13 [0m1712662813.878122 [NR_MAC]   (859/17)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.880773 [NR_MAC]     860. 7 Scheduling pucch reception in  860. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.880812 [PHY]   pack_ul_tti_request SFN/Slot:860.7
avril 09 13:40:13 [0m1712662813.880830 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.892105 [NR_MAC]   (860/7)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.894699 [NR_MAC]     860.17 Scheduling pucch reception in  860.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.894722 [PHY]   pack_ul_tti_request SFN/Slot:860.17
avril 09 13:40:13 [0m1712662813.894724 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.895885 [PHY]   pack_ul_tti_request SFN/Slot:860.18
avril 09 13:40:13 [0m1712662813.896995 [PHY]   pack_ul_tti_request SFN/Slot:860.19
avril 09 13:40:13 [0m1712662813.905148 [NR_MAC]   (860/17)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.907877 [NR_MAC]     861. 7 Scheduling pucch reception in  861. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.907921 [PHY]   pack_ul_tti_request SFN/Slot:861.7
avril 09 13:40:13 [0m1712662813.907934 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.919114 [NR_MAC]   (861/7)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.921785 [NR_MAC]     861.17 Scheduling pucch reception in  861.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.921806 [PHY]   pack_ul_tti_request SFN/Slot:861.17
avril 09 13:40:13 [0m1712662813.921808 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.922936 [PHY]   pack_ul_tti_request SFN/Slot:861.18
avril 09 13:40:13 [0m1712662813.924181 [PHY]   pack_ul_tti_request SFN/Slot:861.19
avril 09 13:40:13 [0m1712662813.931840 [NR_MAC]   (861/17)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.934309 [NR_MAC]     862. 7 Scheduling pucch reception in  862. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.934315 [PHY]   pack_ul_tti_request SFN/Slot:862.7
avril 09 13:40:13 [0m1712662813.934317 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.945856 [NR_MAC]   (862/7)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.948029 [NR_MAC]     862.17 Scheduling pucch reception in  862.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.948055 [PHY]   pack_ul_tti_request SFN/Slot:862.17
avril 09 13:40:13 [0m1712662813.948058 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.949166 [PHY]   pack_ul_tti_request SFN/Slot:862.18
avril 09 13:40:13 [0m1712662813.950506 [PHY]   pack_ul_tti_request SFN/Slot:862.19
avril 09 13:40:13 [0m1712662813.958318 [NR_MAC]   (862/17)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.960700 [NR_MAC]     863. 7 Scheduling pucch reception in  863. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.960707 [PHY]   pack_ul_tti_request SFN/Slot:863.7
avril 09 13:40:13 [0m1712662813.960718 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.971901 [NR_MAC]   (863/7)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.974164 [NR_MAC]     863.17 Scheduling pucch reception in  863.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.974171 [PHY]   pack_ul_tti_request SFN/Slot:863.17
avril 09 13:40:13 [0m1712662813.974174 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.975431 [PHY]   pack_ul_tti_request SFN/Slot:863.18
avril 09 13:40:13 [0m1712662813.976684 [PHY]   pack_ul_tti_request SFN/Slot:863.19
avril 09 13:40:13 [0m1712662813.984846 [NR_MAC]   (863/17)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662813.987296 [NR_MAC]     864. 7 Scheduling pucch reception in  864. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662813.987305 [PHY]   pack_ul_tti_request SFN/Slot:864.7
avril 09 13:40:13 [0m1712662813.987309 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662813.989708 [NR_MAC]     864. 8 Scheduling pucch reception in  864. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:13 [0m1712662813.989744 [PHY]   pack_ul_tti_request SFN/Slot:864.8
avril 09 13:40:13 [0m1712662813.989745 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:13 [0m1712662813.998746 [NR_MAC]   (864/7)uci_01->pduBitmap:1
avril 09 13:40:13 [0m1712662814.001199 [NR_MAC]     864.17 Scheduling pucch reception in  864.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:13 [0m1712662814.001207 [PHY]   pack_ul_tti_request SFN/Slot:864.17
avril 09 13:40:13 [0m1712662814.001210 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:13 [0m1712662814.002377 [PHY]   pack_ul_tti_request SFN/Slot:864.18
avril 09 13:40:13 [0m1712662814.003694 [PHY]   pack_ul_tti_request SFN/Slot:864.19
avril 09 13:40:14 [0m1712662814.011905 [NR_MAC]   (864/17)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.014082 [NR_MAC]     865. 7 Scheduling pucch reception in  865. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.014089 [PHY]   pack_ul_tti_request SFN/Slot:865.7
avril 09 13:40:14 [0m1712662814.014092 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.025550 [NR_MAC]   (865/7)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.027917 [NR_MAC]     865.17 Scheduling pucch reception in  865.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.027924 [PHY]   pack_ul_tti_request SFN/Slot:865.17
avril 09 13:40:14 [0m1712662814.027927 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.029060 [PHY]   pack_ul_tti_request SFN/Slot:865.18
avril 09 13:40:14 [0m1712662814.030294 [PHY]   pack_ul_tti_request SFN/Slot:865.19
avril 09 13:40:14 [0m1712662814.038180 [NR_MAC]   (865/17)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.040771 [NR_MAC]     866. 7 Scheduling pucch reception in  866. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.040780 [PHY]   pack_ul_tti_request SFN/Slot:866.7
avril 09 13:40:14 [0m1712662814.040783 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.051936 [NR_MAC]   (866/7)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.054400 [NR_MAC]     866.17 Scheduling pucch reception in  866.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.054407 [PHY]   pack_ul_tti_request SFN/Slot:866.17
avril 09 13:40:14 [0m1712662814.054410 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.055627 [PHY]   pack_ul_tti_request SFN/Slot:866.18
avril 09 13:40:14 [0m1712662814.056851 [PHY]   pack_ul_tti_request SFN/Slot:866.19
avril 09 13:40:14 [0m1712662814.064670 [NR_MAC]   (866/17)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.066947 [NR_MAC]     867. 7 Scheduling pucch reception in  867. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.066957 [PHY]   pack_ul_tti_request SFN/Slot:867.7
avril 09 13:40:14 [0m1712662814.066959 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.078177 [NR_MAC]   (867/7)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.080677 [NR_MAC]     867.17 Scheduling pucch reception in  867.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.080686 [PHY]   pack_ul_tti_request SFN/Slot:867.17
avril 09 13:40:14 [0m1712662814.080688 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.081780 [PHY]   pack_ul_tti_request SFN/Slot:867.18
avril 09 13:40:14 [0m1712662814.083028 [PHY]   pack_ul_tti_request SFN/Slot:867.19
avril 09 13:40:14 [0m1712662814.091083 [NR_MAC]   (867/17)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.093424 [NR_MAC]     868. 7 Scheduling pucch reception in  868. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.093431 [PHY]   pack_ul_tti_request SFN/Slot:868.7
avril 09 13:40:14 [0m1712662814.093434 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.104625 [NR_MAC]   (868/7)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.106904 [NR_MAC]     868.17 Scheduling pucch reception in  868.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.106915 [PHY]   pack_ul_tti_request SFN/Slot:868.17
avril 09 13:40:14 [0m1712662814.106917 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.108111 [PHY]   pack_ul_tti_request SFN/Slot:868.18
avril 09 13:40:14 [0m1712662814.109330 [PHY]   pack_ul_tti_request SFN/Slot:868.19
avril 09 13:40:14 [0m1712662814.110640 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 869/0 
avril 09 13:40:14 [0m1712662814.117063 [NR_MAC]   (868/17)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.119671 [NR_MAC]   pucch_acknack  869. 7 Scheduling pucch reception in  869. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.119711 [PHY]   pack_ul_tti_request SFN/Slot:869.7
avril 09 13:40:14 [0m1712662814.119726 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.130710 [NR_MAC]   (869/7)uci_01->pduBitmap:3
avril 09 13:40:14 [0m1712662814.133073 [NR_MAC]     869.17 Scheduling pucch reception in  869.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.133089 [PHY]   pack_ul_tti_request SFN/Slot:869.17
avril 09 13:40:14 [0m1712662814.133092 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.134196 [PHY]   pack_ul_tti_request SFN/Slot:869.18
avril 09 13:40:14 [0m1712662814.135495 [PHY]   pack_ul_tti_request SFN/Slot:869.19
avril 09 13:40:14 [0m1712662814.143350 [NR_MAC]   (869/17)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.145859 [NR_MAC]     870. 7 Scheduling pucch reception in  870. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.145866 [PHY]   pack_ul_tti_request SFN/Slot:870.7
avril 09 13:40:14 [0m1712662814.145869 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.157180 [NR_MAC]   (870/7)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.159651 [NR_MAC]     870.17 Scheduling pucch reception in  870.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.159687 [PHY]   pack_ul_tti_request SFN/Slot:870.17
avril 09 13:40:14 [0m1712662814.159698 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.160941 [PHY]   pack_ul_tti_request SFN/Slot:870.18
avril 09 13:40:14 [0m1712662814.162091 [PHY]   pack_ul_tti_request SFN/Slot:870.19
avril 09 13:40:14 [0m1712662814.170315 [NR_MAC]   (870/17)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.172784 [NR_MAC]     871. 7 Scheduling pucch reception in  871. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.172792 [PHY]   pack_ul_tti_request SFN/Slot:871.7
avril 09 13:40:14 [0m1712662814.172796 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.183962 [NR_MAC]   (871/7)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.186210 [NR_MAC]     871.17 Scheduling pucch reception in  871.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.186217 [PHY]   pack_ul_tti_request SFN/Slot:871.17
avril 09 13:40:14 [0m1712662814.186219 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.187555 [PHY]   pack_ul_tti_request SFN/Slot:871.18
avril 09 13:40:14 [0m1712662814.188929 [PHY]   pack_ul_tti_request SFN/Slot:871.19
avril 09 13:40:14 [0m1712662814.196710 [NR_MAC]   (871/17)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.199081 [NR_MAC]     872. 7 Scheduling pucch reception in  872. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.199089 [PHY]   pack_ul_tti_request SFN/Slot:872.7
avril 09 13:40:14 [0m1712662814.199092 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.201066 [NR_MAC]     872. 8 Scheduling pucch reception in  872. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:14 [0m1712662814.201069 [PHY]   pack_ul_tti_request SFN/Slot:872.8
avril 09 13:40:14 [0m1712662814.201070 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:14 [0m1712662814.210539 [NR_MAC]   (872/7)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.212930 [NR_MAC]     872.17 Scheduling pucch reception in  872.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.212934 [PHY]   pack_ul_tti_request SFN/Slot:872.17
avril 09 13:40:14 [0m1712662814.212936 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.214022 [PHY]   pack_ul_tti_request SFN/Slot:872.18
avril 09 13:40:14 [0m1712662814.215215 [PHY]   pack_ul_tti_request SFN/Slot:872.19
avril 09 13:40:14 [0m1712662814.223343 [NR_MAC]   (872/17)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.225813 [NR_MAC]     873. 7 Scheduling pucch reception in  873. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.225838 [PHY]   pack_ul_tti_request SFN/Slot:873.7
avril 09 13:40:14 [0m1712662814.225841 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.237218 [NR_MAC]   (873/7)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.239847 [NR_MAC]     873.17 Scheduling pucch reception in  873.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.239854 [PHY]   pack_ul_tti_request SFN/Slot:873.17
avril 09 13:40:14 [0m1712662814.239856 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.241059 [PHY]   pack_ul_tti_request SFN/Slot:873.18
avril 09 13:40:14 [0m1712662814.242163 [PHY]   pack_ul_tti_request SFN/Slot:873.19
avril 09 13:40:14 [0m1712662814.249881 [NR_MAC]   (873/17)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.252173 [NR_MAC]     874. 7 Scheduling pucch reception in  874. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.252182 [PHY]   pack_ul_tti_request SFN/Slot:874.7
avril 09 13:40:14 [0m1712662814.252186 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.263472 [NR_MAC]   (874/7)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.266001 [NR_MAC]     874.17 Scheduling pucch reception in  874.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.266016 [PHY]   pack_ul_tti_request SFN/Slot:874.17
avril 09 13:40:14 [0m1712662814.266020 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.266986 [PHY]   pack_ul_tti_request SFN/Slot:874.18
avril 09 13:40:14 [0m1712662814.268327 [PHY]   pack_ul_tti_request SFN/Slot:874.19
avril 09 13:40:14 [0m1712662814.275918 [NR_MAC]   (874/17)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.278441 [NR_MAC]     875. 7 Scheduling pucch reception in  875. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.278451 [PHY]   pack_ul_tti_request SFN/Slot:875.7
avril 09 13:40:14 [0m1712662814.278455 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.289833 [NR_MAC]   (875/7)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.292111 [NR_MAC]     875.17 Scheduling pucch reception in  875.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.292121 [PHY]   pack_ul_tti_request SFN/Slot:875.17
avril 09 13:40:14 [0m1712662814.292124 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.293275 [PHY]   pack_ul_tti_request SFN/Slot:875.18
avril 09 13:40:14 [0m1712662814.294574 [PHY]   pack_ul_tti_request SFN/Slot:875.19
avril 09 13:40:14 [0m1712662814.302544 [NR_MAC]   (875/17)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.304933 [NR_MAC]     876. 7 Scheduling pucch reception in  876. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.304942 [PHY]   pack_ul_tti_request SFN/Slot:876.7
avril 09 13:40:14 [0m1712662814.304946 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.316100 [NR_MAC]   (876/7)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.318712 [NR_MAC]     876.17 Scheduling pucch reception in  876.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.318756 [PHY]   pack_ul_tti_request SFN/Slot:876.17
avril 09 13:40:14 [0m1712662814.318759 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.319881 [PHY]   pack_ul_tti_request SFN/Slot:876.18
avril 09 13:40:14 [0m1712662814.321066 [PHY]   pack_ul_tti_request SFN/Slot:876.19
avril 09 13:40:14 [0m1712662814.328799 [NR_MAC]   (876/17)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.330010 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 877/6 
avril 09 13:40:14 [0m1712662814.331179 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 877/7 
avril 09 13:40:14 [0m1712662814.331184 [NR_MAC]     877. 7 Scheduling pucch reception in  877. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.331198 [PHY]   pack_ul_tti_request SFN/Slot:877.7
avril 09 13:40:14 [0m1712662814.331201 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.342104 [NR_MAC]   (877/7)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.344460 [NR_MAC]   pucch_acknack  877.17 Scheduling pucch reception in  877.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.344468 [PHY]   pack_ul_tti_request SFN/Slot:877.17
avril 09 13:40:14 [0m1712662814.344471 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.345747 [PHY]   pack_ul_tti_request SFN/Slot:877.18
avril 09 13:40:14 [0m1712662814.346913 [PHY]   pack_ul_tti_request SFN/Slot:877.19
avril 09 13:40:14 [0m1712662814.354849 [NR_MAC]   (877/17)uci_01->pduBitmap:3
avril 09 13:40:14 [0m1712662814.357086 [NR_MAC]     878. 7 Scheduling pucch reception in  878. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.357093 [PHY]   pack_ul_tti_request SFN/Slot:878.7
avril 09 13:40:14 [0m1712662814.357096 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.368256 [NR_MAC]   (878/7)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.370854 [NR_MAC]     878.17 Scheduling pucch reception in  878.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.370860 [PHY]   pack_ul_tti_request SFN/Slot:878.17
avril 09 13:40:14 [0m1712662814.370863 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.372104 [PHY]   pack_ul_tti_request SFN/Slot:878.18
avril 09 13:40:14 [0m1712662814.373309 [PHY]   pack_ul_tti_request SFN/Slot:878.19
avril 09 13:40:14 [0m1712662814.374463 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 879/0 
avril 09 13:40:14 [0m1712662814.380863 [NR_MAC]   (878/17)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.383161 [NR_MAC]   pucch_acknack  879. 7 Scheduling pucch reception in  879. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.383173 [PHY]   pack_ul_tti_request SFN/Slot:879.7
avril 09 13:40:14 [0m1712662814.383176 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.394257 [NR_MAC]   (879/7)uci_01->pduBitmap:3
avril 09 13:40:14 [0m1712662814.396741 [NR_MAC]     879.17 Scheduling pucch reception in  879.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.396784 [PHY]   pack_ul_tti_request SFN/Slot:879.17
avril 09 13:40:14 [0m1712662814.396787 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.397870 [PHY]   pack_ul_tti_request SFN/Slot:879.18
avril 09 13:40:14 [0m1712662814.399089 [PHY]   pack_ul_tti_request SFN/Slot:879.19
avril 09 13:40:14 [0m1712662814.406433 [NR_MAC]   (879/17)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.408921 [NR_MAC]     880. 7 Scheduling pucch reception in  880. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.408927 [PHY]   pack_ul_tti_request SFN/Slot:880.7
avril 09 13:40:14 [0m1712662814.408930 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.411157 [NR_MAC]     880. 8 Scheduling pucch reception in  880. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:14 [0m1712662814.411161 [PHY]   pack_ul_tti_request SFN/Slot:880.8
avril 09 13:40:14 [0m1712662814.411162 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:14 [0m1712662814.420029 [NR_MAC]   (880/7)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.422533 [NR_MAC]     880.17 Scheduling pucch reception in  880.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.422538 [PHY]   pack_ul_tti_request SFN/Slot:880.17
avril 09 13:40:14 [0m1712662814.422540 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.423652 [PHY]   pack_ul_tti_request SFN/Slot:880.18
avril 09 13:40:14 [0m1712662814.424940 [PHY]   pack_ul_tti_request SFN/Slot:880.19
avril 09 13:40:14 [0m1712662814.432621 [NR_MAC]   (880/17)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.434988 [NR_MAC]     881. 7 Scheduling pucch reception in  881. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.434993 [PHY]   pack_ul_tti_request SFN/Slot:881.7
avril 09 13:40:14 [0m1712662814.434996 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.446084 [NR_MAC]   (881/7)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.448384 [NR_MAC]     881.17 Scheduling pucch reception in  881.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.448390 [PHY]   pack_ul_tti_request SFN/Slot:881.17
avril 09 13:40:14 [0m1712662814.448392 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.449691 [PHY]   pack_ul_tti_request SFN/Slot:881.18
avril 09 13:40:14 [0m1712662814.450903 [PHY]   pack_ul_tti_request SFN/Slot:881.19
avril 09 13:40:14 [0m1712662814.458860 [NR_MAC]   (881/17)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.461083 [NR_MAC]     882. 7 Scheduling pucch reception in  882. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.461090 [PHY]   pack_ul_tti_request SFN/Slot:882.7
avril 09 13:40:14 [0m1712662814.461096 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.472092 [NR_MAC]   (882/7)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.474700 [NR_MAC]     882.17 Scheduling pucch reception in  882.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.474731 [PHY]   pack_ul_tti_request SFN/Slot:882.17
avril 09 13:40:14 [0m1712662814.474755 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.475873 [PHY]   pack_ul_tti_request SFN/Slot:882.18
avril 09 13:40:14 [0m1712662814.477072 [PHY]   pack_ul_tti_request SFN/Slot:882.19
avril 09 13:40:14 [0m1712662814.485121 [NR_MAC]   (882/17)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.487750 [NR_MAC]     883. 7 Scheduling pucch reception in  883. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.487794 [PHY]   pack_ul_tti_request SFN/Slot:883.7
avril 09 13:40:14 [0m1712662814.487797 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.498676 [NR_MAC]   (883/7)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.501042 [NR_MAC]     883.17 Scheduling pucch reception in  883.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.501049 [PHY]   pack_ul_tti_request SFN/Slot:883.17
avril 09 13:40:14 [0m1712662814.501051 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.502327 [PHY]   pack_ul_tti_request SFN/Slot:883.18
avril 09 13:40:14 [0m1712662814.503538 [PHY]   pack_ul_tti_request SFN/Slot:883.19
avril 09 13:40:14 [0m1712662814.511470 [NR_MAC]   (883/17)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.513931 [NR_MAC]     884. 7 Scheduling pucch reception in  884. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.513938 [PHY]   pack_ul_tti_request SFN/Slot:884.7
avril 09 13:40:14 [0m1712662814.513941 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.525120 [NR_MAC]   (884/7)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.527720 [NR_MAC]     884.17 Scheduling pucch reception in  884.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.527740 [PHY]   pack_ul_tti_request SFN/Slot:884.17
avril 09 13:40:14 [0m1712662814.527743 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.528865 [PHY]   pack_ul_tti_request SFN/Slot:884.18
avril 09 13:40:14 [0m1712662814.530038 [PHY]   pack_ul_tti_request SFN/Slot:884.19
avril 09 13:40:14 [0m1712662814.537861 [NR_MAC]   (884/17)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.540319 [NR_MAC]     885. 7 Scheduling pucch reception in  885. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.540339 [PHY]   pack_ul_tti_request SFN/Slot:885.7
avril 09 13:40:14 [0m1712662814.540342 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.551306 [NR_MAC]   (885/7)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.553860 [NR_MAC]     885.17 Scheduling pucch reception in  885.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.553866 [PHY]   pack_ul_tti_request SFN/Slot:885.17
avril 09 13:40:14 [0m1712662814.553868 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.554977 [PHY]   pack_ul_tti_request SFN/Slot:885.18
avril 09 13:40:14 [0m1712662814.556191 [PHY]   pack_ul_tti_request SFN/Slot:885.19
avril 09 13:40:14 [0m1712662814.564031 [NR_MAC]   (885/17)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.566730 [NR_MAC]     886. 7 Scheduling pucch reception in  886. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.566738 [PHY]   pack_ul_tti_request SFN/Slot:886.7
avril 09 13:40:14 [0m1712662814.566741 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.577811 [NR_MAC]   (886/7)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.579987 [NR_MAC]     886.17 Scheduling pucch reception in  886.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.579991 [PHY]   pack_ul_tti_request SFN/Slot:886.17
avril 09 13:40:14 [0m1712662814.579993 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.581156 [PHY]   pack_ul_tti_request SFN/Slot:886.18
avril 09 13:40:14 [0m1712662814.582396 [PHY]   pack_ul_tti_request SFN/Slot:886.19
avril 09 13:40:14 [0m1712662814.589981 [NR_MAC]   (886/17)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.592515 [NR_MAC]     887. 7 Scheduling pucch reception in  887. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.592520 [PHY]   pack_ul_tti_request SFN/Slot:887.7
avril 09 13:40:14 [0m1712662814.592521 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.603408 [NR_MAC]   (887/7)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.605912 [NR_MAC]     887.17 Scheduling pucch reception in  887.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.605923 [PHY]   pack_ul_tti_request SFN/Slot:887.17
avril 09 13:40:14 [0m1712662814.605926 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.607004 [PHY]   pack_ul_tti_request SFN/Slot:887.18
avril 09 13:40:14 [0m1712662814.608079 [PHY]   pack_ul_tti_request SFN/Slot:887.19
avril 09 13:40:14 [0m1712662814.615643 [NR_MAC]   (887/17)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.618027 [NR_MAC]     888. 7 Scheduling pucch reception in  888. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.618034 [PHY]   pack_ul_tti_request SFN/Slot:888.7
avril 09 13:40:14 [0m1712662814.618037 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.620114 [NR_MAC]     888. 8 Scheduling pucch reception in  888. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:14 [0m1712662814.620120 [PHY]   pack_ul_tti_request SFN/Slot:888.8
avril 09 13:40:14 [0m1712662814.620122 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:14 [0m1712662814.628939 [NR_MAC]   (888/7)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.631155 [NR_MAC]     888.17 Scheduling pucch reception in  888.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.631161 [PHY]   pack_ul_tti_request SFN/Slot:888.17
avril 09 13:40:14 [0m1712662814.631163 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.632409 [PHY]   pack_ul_tti_request SFN/Slot:888.18
avril 09 13:40:14 [0m1712662814.633547 [PHY]   pack_ul_tti_request SFN/Slot:888.19
avril 09 13:40:14 [0m1712662814.634818 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 889/0 
avril 09 13:40:14 [0m1712662814.641050 [NR_MAC]   (888/17)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.643567 [NR_MAC]   pucch_acknack  889. 7 Scheduling pucch reception in  889. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.643575 [PHY]   pack_ul_tti_request SFN/Slot:889.7
avril 09 13:40:14 [0m1712662814.643578 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.654342 [NR_MAC]   (889/7)uci_01->pduBitmap:3
avril 09 13:40:14 [0m1712662814.656913 [NR_MAC]     889.17 Scheduling pucch reception in  889.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.656920 [PHY]   pack_ul_tti_request SFN/Slot:889.17
avril 09 13:40:14 [0m1712662814.656922 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.658047 [PHY]   pack_ul_tti_request SFN/Slot:889.18
avril 09 13:40:14 [0m1712662814.659302 [PHY]   pack_ul_tti_request SFN/Slot:889.19
avril 09 13:40:14 [0m1712662814.667139 [NR_MAC]   (889/17)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.669867 [NR_MAC]     890. 7 Scheduling pucch reception in  890. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.669875 [PHY]   pack_ul_tti_request SFN/Slot:890.7
avril 09 13:40:14 [0m1712662814.669878 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.681132 [NR_MAC]   (890/7)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.683687 [NR_MAC]     890.17 Scheduling pucch reception in  890.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.683767 [PHY]   pack_ul_tti_request SFN/Slot:890.17
avril 09 13:40:14 [0m1712662814.683808 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.685015 [PHY]   pack_ul_tti_request SFN/Slot:890.18
avril 09 13:40:14 [0m1712662814.686178 [PHY]   pack_ul_tti_request SFN/Slot:890.19
avril 09 13:40:14 [0m1712662814.693839 [NR_MAC]   (890/17)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.696042 [NR_MAC]     891. 7 Scheduling pucch reception in  891. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.696051 [PHY]   pack_ul_tti_request SFN/Slot:891.7
avril 09 13:40:14 [0m1712662814.696054 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.707027 [NR_MAC]   (891/7)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.709349 [NR_MAC]     891.17 Scheduling pucch reception in  891.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.709357 [PHY]   pack_ul_tti_request SFN/Slot:891.17
avril 09 13:40:14 [0m1712662814.709359 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.710429 [PHY]   pack_ul_tti_request SFN/Slot:891.18
avril 09 13:40:14 [0m1712662814.711693 [PHY]   pack_ul_tti_request SFN/Slot:891.19
avril 09 13:40:14 [0m1712662814.719414 [NR_MAC]   (891/17)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.721909 [NR_MAC]     892. 7 Scheduling pucch reception in  892. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.721917 [PHY]   pack_ul_tti_request SFN/Slot:892.7
avril 09 13:40:14 [0m1712662814.721920 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.732899 [NR_MAC]   (892/7)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.735251 [NR_MAC]     892.17 Scheduling pucch reception in  892.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.735259 [PHY]   pack_ul_tti_request SFN/Slot:892.17
avril 09 13:40:14 [0m1712662814.735262 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.736441 [PHY]   pack_ul_tti_request SFN/Slot:892.18
avril 09 13:40:14 [0m1712662814.737651 [PHY]   pack_ul_tti_request SFN/Slot:892.19
avril 09 13:40:14 [0m1712662814.745017 [NR_MAC]   (892/17)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.747555 [NR_MAC]     893. 7 Scheduling pucch reception in  893. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.747574 [PHY]   pack_ul_tti_request SFN/Slot:893.7
avril 09 13:40:14 [0m1712662814.747577 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.759008 [NR_MAC]   (893/7)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.761425 [NR_MAC]     893.17 Scheduling pucch reception in  893.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.761434 [PHY]   pack_ul_tti_request SFN/Slot:893.17
avril 09 13:40:14 [0m1712662814.761436 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.762633 [PHY]   pack_ul_tti_request SFN/Slot:893.18
avril 09 13:40:14 [0m1712662814.763904 [PHY]   pack_ul_tti_request SFN/Slot:893.19
avril 09 13:40:14 [0m1712662814.771280 [NR_MAC]   (893/17)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.773682 [NR_MAC]     894. 7 Scheduling pucch reception in  894. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.773689 [PHY]   pack_ul_tti_request SFN/Slot:894.7
avril 09 13:40:14 [0m1712662814.773692 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.785272 [NR_MAC]   (894/7)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.787627 [NR_MAC]     894.17 Scheduling pucch reception in  894.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.787663 [PHY]   pack_ul_tti_request SFN/Slot:894.17
avril 09 13:40:14 [0m1712662814.787664 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.788819 [PHY]   pack_ul_tti_request SFN/Slot:894.18
avril 09 13:40:14 [0m1712662814.790079 [PHY]   pack_ul_tti_request SFN/Slot:894.19
avril 09 13:40:14 [0m1712662814.798247 [NR_MAC]   (894/17)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.800845 [NR_MAC]     895. 7 Scheduling pucch reception in  895. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.800852 [PHY]   pack_ul_tti_request SFN/Slot:895.7
avril 09 13:40:14 [0m1712662814.800854 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.811922 [NR_MAC]   (895/7)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.814309 [NR_MAC]     895.17 Scheduling pucch reception in  895.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.814319 [PHY]   pack_ul_tti_request SFN/Slot:895.17
avril 09 13:40:14 [0m1712662814.814327 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.815579 [PHY]   pack_ul_tti_request SFN/Slot:895.18
avril 09 13:40:14 [0m1712662814.816827 [PHY]   pack_ul_tti_request SFN/Slot:895.19
avril 09 13:40:14 [0m1712662814.818059 [NR_MAC]   Frame.Slot 896.0
avril 09 13:40:14 UE RNTI fabe CU-UE-ID 1 in-sync PH 0 dB PCMAX 0 dBm, average RSRP -44 (16 meas)
avril 09 13:40:14 UE fabe: dlsch_rounds 121/1/0/0, dlsch_errors 0, pucch0_DTX 0, BLER 0.00011 MCS (0) 9
avril 09 13:40:14 UE fabe: ulsch_rounds 2163/0/0/0, ulsch_errors 0, ulsch_DTX 0, BLER 0.00006 MCS (0) 9
avril 09 13:40:14 UE fabe: MAC:    TX          14828 RX         181768 bytes
avril 09 13:40:14 UE fabe: LCID 1: TX            966 RX            282 bytes
avril 09 13:40:14 UE fabe: LCID 2: TX              0 RX              0 bytes
avril 09 13:40:14 UE fabe: LCID 4: TX           1590 RX           1758 bytes
avril 09 13:40:14 
avril 09 13:40:14 [0m1712662814.824542 [NR_MAC]   (895/17)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.826977 [NR_MAC]     896. 7 Scheduling pucch reception in  896. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.826984 [PHY]   pack_ul_tti_request SFN/Slot:896.7
avril 09 13:40:14 [0m1712662814.826987 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.829115 [NR_MAC]     896. 8 Scheduling pucch reception in  896. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:14 [0m1712662814.829121 [PHY]   pack_ul_tti_request SFN/Slot:896.8
avril 09 13:40:14 [0m1712662814.829123 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:14 [0m1712662814.838283 [NR_MAC]   (896/7)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.840973 [NR_MAC]     896.17 Scheduling pucch reception in  896.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.840980 [PHY]   pack_ul_tti_request SFN/Slot:896.17
avril 09 13:40:14 [0m1712662814.840983 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.842066 [PHY]   pack_ul_tti_request SFN/Slot:896.18
avril 09 13:40:14 [0m1712662814.843225 [PHY]   pack_ul_tti_request SFN/Slot:896.19
avril 09 13:40:14 [0m1712662814.850840 [NR_MAC]   (896/17)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.853100 [NR_MAC]     897. 7 Scheduling pucch reception in  897. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.853109 [PHY]   pack_ul_tti_request SFN/Slot:897.7
avril 09 13:40:14 [0m1712662814.853111 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.864689 [NR_MAC]   (897/7)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.867003 [NR_MAC]     897.17 Scheduling pucch reception in  897.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.867010 [PHY]   pack_ul_tti_request SFN/Slot:897.17
avril 09 13:40:14 [0m1712662814.867012 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.868107 [PHY]   pack_ul_tti_request SFN/Slot:897.18
avril 09 13:40:14 [0m1712662814.869456 [PHY]   pack_ul_tti_request SFN/Slot:897.19
avril 09 13:40:14 [0m1712662814.877221 [NR_MAC]   (897/17)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.879899 [NR_MAC]     898. 7 Scheduling pucch reception in  898. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.879908 [PHY]   pack_ul_tti_request SFN/Slot:898.7
avril 09 13:40:14 [0m1712662814.879912 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.891045 [NR_MAC]   (898/7)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.893522 [NR_MAC]     898.17 Scheduling pucch reception in  898.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.893528 [PHY]   pack_ul_tti_request SFN/Slot:898.17
avril 09 13:40:14 [0m1712662814.893531 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.894762 [PHY]   pack_ul_tti_request SFN/Slot:898.18
avril 09 13:40:14 [0m1712662814.895936 [PHY]   pack_ul_tti_request SFN/Slot:898.19
avril 09 13:40:14 [0m1712662814.897146 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 899/0 
avril 09 13:40:14 [0m1712662814.903587 [NR_MAC]   (898/17)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.906023 [NR_MAC]   pucch_acknack  899. 7 Scheduling pucch reception in  899. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.906031 [PHY]   pack_ul_tti_request SFN/Slot:899.7
avril 09 13:40:14 [0m1712662814.906035 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.917513 [NR_MAC]   (899/7)uci_01->pduBitmap:3
avril 09 13:40:14 [0m1712662814.919898 [NR_MAC]     899.17 Scheduling pucch reception in  899.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.919911 [PHY]   pack_ul_tti_request SFN/Slot:899.17
avril 09 13:40:14 [0m1712662814.919913 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.921107 [PHY]   pack_ul_tti_request SFN/Slot:899.18
avril 09 13:40:14 [0m1712662814.922303 [PHY]   pack_ul_tti_request SFN/Slot:899.19
avril 09 13:40:14 [0m1712662814.930098 [NR_MAC]   (899/17)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.932866 [NR_MAC]     900. 7 Scheduling pucch reception in  900. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.932905 [PHY]   pack_ul_tti_request SFN/Slot:900.7
avril 09 13:40:14 [0m1712662814.932907 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.943962 [NR_MAC]   (900/7)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.946664 [NR_MAC]     900.17 Scheduling pucch reception in  900.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.946685 [PHY]   pack_ul_tti_request SFN/Slot:900.17
avril 09 13:40:14 [0m1712662814.946686 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.947860 [PHY]   pack_ul_tti_request SFN/Slot:900.18
avril 09 13:40:14 [0m1712662814.949088 [PHY]   pack_ul_tti_request SFN/Slot:900.19
avril 09 13:40:14 [0m1712662814.956694 [NR_MAC]   (900/17)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.959271 [NR_MAC]     901. 7 Scheduling pucch reception in  901. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.959307 [PHY]   pack_ul_tti_request SFN/Slot:901.7
avril 09 13:40:14 [0m1712662814.959311 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.970574 [NR_MAC]   (901/7)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.972971 [NR_MAC]     901.17 Scheduling pucch reception in  901.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.972976 [PHY]   pack_ul_tti_request SFN/Slot:901.17
avril 09 13:40:14 [0m1712662814.972978 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.974134 [PHY]   pack_ul_tti_request SFN/Slot:901.18
avril 09 13:40:14 [0m1712662814.975389 [PHY]   pack_ul_tti_request SFN/Slot:901.19
avril 09 13:40:14 [0m1712662814.983685 [NR_MAC]   (901/17)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.986093 [NR_MAC]     902. 7 Scheduling pucch reception in  902. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.986103 [PHY]   pack_ul_tti_request SFN/Slot:902.7
avril 09 13:40:14 [0m1712662814.986105 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662814.997283 [NR_MAC]   (902/7)uci_01->pduBitmap:1
avril 09 13:40:14 [0m1712662814.999763 [NR_MAC]     902.17 Scheduling pucch reception in  902.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:14 [0m1712662814.999768 [PHY]   pack_ul_tti_request SFN/Slot:902.17
avril 09 13:40:14 [0m1712662814.999770 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:14 [0m1712662815.000964 [PHY]   pack_ul_tti_request SFN/Slot:902.18
avril 09 13:40:14 [0m1712662815.002197 [PHY]   pack_ul_tti_request SFN/Slot:902.19
avril 09 13:40:15 [0m1712662815.009983 [NR_MAC]   (902/17)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.012433 [NR_MAC]     903. 7 Scheduling pucch reception in  903. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.012447 [PHY]   pack_ul_tti_request SFN/Slot:903.7
avril 09 13:40:15 [0m1712662815.012449 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.023935 [NR_MAC]   (903/7)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.026152 [NR_MAC]     903.17 Scheduling pucch reception in  903.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.026161 [PHY]   pack_ul_tti_request SFN/Slot:903.17
avril 09 13:40:15 [0m1712662815.026164 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.027265 [PHY]   pack_ul_tti_request SFN/Slot:903.18
avril 09 13:40:15 [0m1712662815.028483 [PHY]   pack_ul_tti_request SFN/Slot:903.19
avril 09 13:40:15 [0m1712662815.036303 [NR_MAC]   (903/17)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.038929 [NR_MAC]     904. 7 Scheduling pucch reception in  904. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.038939 [PHY]   pack_ul_tti_request SFN/Slot:904.7
avril 09 13:40:15 [0m1712662815.038944 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.041074 [NR_MAC]     904. 8 Scheduling pucch reception in  904. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:15 [0m1712662815.041083 [PHY]   pack_ul_tti_request SFN/Slot:904.8
avril 09 13:40:15 [0m1712662815.041086 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:15 [0m1712662815.050391 [NR_MAC]   (904/7)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.052916 [NR_MAC]     904.17 Scheduling pucch reception in  904.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.052931 [PHY]   pack_ul_tti_request SFN/Slot:904.17
avril 09 13:40:15 [0m1712662815.052933 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.054087 [PHY]   pack_ul_tti_request SFN/Slot:904.18
avril 09 13:40:15 [0m1712662815.055359 [PHY]   pack_ul_tti_request SFN/Slot:904.19
avril 09 13:40:15 [0m1712662815.063277 [NR_MAC]   (904/17)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.065877 [NR_MAC]     905. 7 Scheduling pucch reception in  905. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.065884 [PHY]   pack_ul_tti_request SFN/Slot:905.7
avril 09 13:40:15 [0m1712662815.065888 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.077263 [NR_MAC]   (905/7)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.079964 [NR_MAC]     905.17 Scheduling pucch reception in  905.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.079970 [PHY]   pack_ul_tti_request SFN/Slot:905.17
avril 09 13:40:15 [0m1712662815.079972 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.081142 [PHY]   pack_ul_tti_request SFN/Slot:905.18
avril 09 13:40:15 [0m1712662815.082436 [PHY]   pack_ul_tti_request SFN/Slot:905.19
avril 09 13:40:15 [0m1712662815.090359 [NR_MAC]   (905/17)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.092931 [NR_MAC]     906. 7 Scheduling pucch reception in  906. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.092941 [PHY]   pack_ul_tti_request SFN/Slot:906.7
avril 09 13:40:15 [0m1712662815.092944 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.104215 [NR_MAC]   (906/7)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.106809 [NR_MAC]     906.17 Scheduling pucch reception in  906.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.106817 [PHY]   pack_ul_tti_request SFN/Slot:906.17
avril 09 13:40:15 [0m1712662815.106819 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.107874 [PHY]   pack_ul_tti_request SFN/Slot:906.18
avril 09 13:40:15 [0m1712662815.109107 [PHY]   pack_ul_tti_request SFN/Slot:906.19
avril 09 13:40:15 [0m1712662815.117296 [NR_MAC]   (906/17)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.119776 [NR_MAC]     907. 7 Scheduling pucch reception in  907. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.119790 [PHY]   pack_ul_tti_request SFN/Slot:907.7
avril 09 13:40:15 [0m1712662815.119792 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.131088 [NR_MAC]   (907/7)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.133876 [NR_MAC]     907.17 Scheduling pucch reception in  907.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.133884 [PHY]   pack_ul_tti_request SFN/Slot:907.17
avril 09 13:40:15 [0m1712662815.133886 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.134953 [PHY]   pack_ul_tti_request SFN/Slot:907.18
avril 09 13:40:15 [0m1712662815.136060 [PHY]   pack_ul_tti_request SFN/Slot:907.19
avril 09 13:40:15 [0m1712662815.144135 [NR_MAC]   (907/17)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.146938 [NR_MAC]     908. 7 Scheduling pucch reception in  908. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.146943 [PHY]   pack_ul_tti_request SFN/Slot:908.7
avril 09 13:40:15 [0m1712662815.146946 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.158324 [NR_MAC]   (908/7)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.160917 [NR_MAC]     908.17 Scheduling pucch reception in  908.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.160922 [PHY]   pack_ul_tti_request SFN/Slot:908.17
avril 09 13:40:15 [0m1712662815.160924 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.162044 [PHY]   pack_ul_tti_request SFN/Slot:908.18
avril 09 13:40:15 [0m1712662815.163153 [PHY]   pack_ul_tti_request SFN/Slot:908.19
avril 09 13:40:15 [0m1712662815.164495 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 909/0 
avril 09 13:40:15 [0m1712662815.171311 [NR_MAC]   (908/17)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.173863 [NR_MAC]   pucch_acknack  909. 7 Scheduling pucch reception in  909. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.173869 [PHY]   pack_ul_tti_request SFN/Slot:909.7
avril 09 13:40:15 [0m1712662815.173871 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.184942 [NR_MAC]   (909/7)uci_01->pduBitmap:3
avril 09 13:40:15 [0m1712662815.187540 [NR_MAC]     909.17 Scheduling pucch reception in  909.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.187551 [PHY]   pack_ul_tti_request SFN/Slot:909.17
avril 09 13:40:15 [0m1712662815.187554 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.188775 [PHY]   pack_ul_tti_request SFN/Slot:909.18
avril 09 13:40:15 [0m1712662815.189893 [PHY]   pack_ul_tti_request SFN/Slot:909.19
avril 09 13:40:15 [0m1712662815.197950 [NR_MAC]   (909/17)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.200533 [NR_MAC]     910. 7 Scheduling pucch reception in  910. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.200541 [PHY]   pack_ul_tti_request SFN/Slot:910.7
avril 09 13:40:15 [0m1712662815.200544 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.211665 [NR_MAC]   (910/7)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.213998 [NR_MAC]     910.17 Scheduling pucch reception in  910.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.214009 [PHY]   pack_ul_tti_request SFN/Slot:910.17
avril 09 13:40:15 [0m1712662815.214012 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.215094 [PHY]   pack_ul_tti_request SFN/Slot:910.18
avril 09 13:40:15 [0m1712662815.216428 [PHY]   pack_ul_tti_request SFN/Slot:910.19
avril 09 13:40:15 [0m1712662815.224079 [NR_MAC]   (910/17)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.226732 [NR_MAC]     911. 7 Scheduling pucch reception in  911. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.226775 [PHY]   pack_ul_tti_request SFN/Slot:911.7
avril 09 13:40:15 [0m1712662815.226798 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.237891 [NR_MAC]   (911/7)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.240133 [NR_MAC]     911.17 Scheduling pucch reception in  911.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.240141 [PHY]   pack_ul_tti_request SFN/Slot:911.17
avril 09 13:40:15 [0m1712662815.240144 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.241446 [PHY]   pack_ul_tti_request SFN/Slot:911.18
avril 09 13:40:15 [0m1712662815.242593 [PHY]   pack_ul_tti_request SFN/Slot:911.19
avril 09 13:40:15 [0m1712662815.250444 [NR_MAC]   (911/17)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.252863 [NR_MAC]     912. 7 Scheduling pucch reception in  912. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.252872 [PHY]   pack_ul_tti_request SFN/Slot:912.7
avril 09 13:40:15 [0m1712662815.252875 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.254990 [NR_MAC]     912. 8 Scheduling pucch reception in  912. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:15 [0m1712662815.254995 [PHY]   pack_ul_tti_request SFN/Slot:912.8
avril 09 13:40:15 [0m1712662815.254997 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:15 [0m1712662815.264318 [NR_MAC]   (912/7)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.266834 [NR_MAC]     912.17 Scheduling pucch reception in  912.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.266849 [PHY]   pack_ul_tti_request SFN/Slot:912.17
avril 09 13:40:15 [0m1712662815.266852 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.267960 [PHY]   pack_ul_tti_request SFN/Slot:912.18
avril 09 13:40:15 [0m1712662815.269310 [PHY]   pack_ul_tti_request SFN/Slot:912.19
avril 09 13:40:15 [0m1712662815.277111 [NR_MAC]   (912/17)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.279690 [NR_MAC]     913. 7 Scheduling pucch reception in  913. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.279700 [PHY]   pack_ul_tti_request SFN/Slot:913.7
avril 09 13:40:15 [0m1712662815.279704 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.290561 [NR_MAC]   (913/7)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.292938 [NR_MAC]     913.17 Scheduling pucch reception in  913.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.292945 [PHY]   pack_ul_tti_request SFN/Slot:913.17
avril 09 13:40:15 [0m1712662815.292956 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.294064 [PHY]   pack_ul_tti_request SFN/Slot:913.18
avril 09 13:40:15 [0m1712662815.295333 [PHY]   pack_ul_tti_request SFN/Slot:913.19
avril 09 13:40:15 [0m1712662815.303129 [NR_MAC]   (913/17)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.305745 [NR_MAC]     914. 7 Scheduling pucch reception in  914. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.305754 [PHY]   pack_ul_tti_request SFN/Slot:914.7
avril 09 13:40:15 [0m1712662815.305758 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.316910 [NR_MAC]   (914/7)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.319129 [NR_MAC]     914.17 Scheduling pucch reception in  914.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.319136 [PHY]   pack_ul_tti_request SFN/Slot:914.17
avril 09 13:40:15 [0m1712662815.319139 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.320218 [PHY]   pack_ul_tti_request SFN/Slot:914.18
avril 09 13:40:15 [0m1712662815.321627 [PHY]   pack_ul_tti_request SFN/Slot:914.19
avril 09 13:40:15 [0m1712662815.329438 [NR_MAC]   (914/17)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.330836 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 915/6 
avril 09 13:40:15 [0m1712662815.331886 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 915/7 
avril 09 13:40:15 [0m1712662815.331891 [NR_MAC]     915. 7 Scheduling pucch reception in  915. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.331903 [PHY]   pack_ul_tti_request SFN/Slot:915.7
avril 09 13:40:15 [0m1712662815.331905 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.343074 [NR_MAC]   (915/7)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.345530 [NR_MAC]   pucch_acknack  915.17 Scheduling pucch reception in  915.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.345579 [PHY]   pack_ul_tti_request SFN/Slot:915.17
avril 09 13:40:15 [0m1712662815.345598 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.346885 [PHY]   pack_ul_tti_request SFN/Slot:915.18
avril 09 13:40:15 [0m1712662815.347997 [PHY]   pack_ul_tti_request SFN/Slot:915.19
avril 09 13:40:15 [0m1712662815.355692 [NR_MAC]   (915/17)uci_01->pduBitmap:3
avril 09 13:40:15 [0m1712662815.358085 [NR_MAC]     916. 7 Scheduling pucch reception in  916. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.358104 [PHY]   pack_ul_tti_request SFN/Slot:916.7
avril 09 13:40:15 [0m1712662815.358106 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.368936 [NR_MAC]   (916/7)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.371226 [NR_MAC]     916.17 Scheduling pucch reception in  916.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.371255 [PHY]   pack_ul_tti_request SFN/Slot:916.17
avril 09 13:40:15 [0m1712662815.371266 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.372344 [PHY]   pack_ul_tti_request SFN/Slot:916.18
avril 09 13:40:15 [0m1712662815.373532 [PHY]   pack_ul_tti_request SFN/Slot:916.19
avril 09 13:40:15 [0m1712662815.381027 [NR_MAC]   (916/17)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.383576 [NR_MAC]     917. 7 Scheduling pucch reception in  917. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.383589 [PHY]   pack_ul_tti_request SFN/Slot:917.7
avril 09 13:40:15 [0m1712662815.383590 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.394364 [NR_MAC]   (917/7)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.396778 [NR_MAC]     917.17 Scheduling pucch reception in  917.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.396784 [PHY]   pack_ul_tti_request SFN/Slot:917.17
avril 09 13:40:15 [0m1712662815.396786 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.397923 [PHY]   pack_ul_tti_request SFN/Slot:917.18
avril 09 13:40:15 [0m1712662815.399049 [PHY]   pack_ul_tti_request SFN/Slot:917.19
avril 09 13:40:15 [0m1712662815.406686 [NR_MAC]   (917/17)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.409009 [NR_MAC]     918. 7 Scheduling pucch reception in  918. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.409016 [PHY]   pack_ul_tti_request SFN/Slot:918.7
avril 09 13:40:15 [0m1712662815.409018 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.420238 [NR_MAC]   (918/7)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.422828 [NR_MAC]     918.17 Scheduling pucch reception in  918.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.422833 [PHY]   pack_ul_tti_request SFN/Slot:918.17
avril 09 13:40:15 [0m1712662815.422835 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.423879 [PHY]   pack_ul_tti_request SFN/Slot:918.18
avril 09 13:40:15 [0m1712662815.425028 [PHY]   pack_ul_tti_request SFN/Slot:918.19
avril 09 13:40:15 [0m1712662815.426202 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 919/0 
avril 09 13:40:15 [0m1712662815.432910 [NR_MAC]   (918/17)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.435345 [NR_MAC]   pucch_acknack  919. 7 Scheduling pucch reception in  919. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.435351 [PHY]   pack_ul_tti_request SFN/Slot:919.7
avril 09 13:40:15 [0m1712662815.435353 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.446561 [NR_MAC]   (919/7)uci_01->pduBitmap:3
avril 09 13:40:15 [0m1712662815.448922 [NR_MAC]     919.17 Scheduling pucch reception in  919.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.448931 [PHY]   pack_ul_tti_request SFN/Slot:919.17
avril 09 13:40:15 [0m1712662815.448934 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.450031 [PHY]   pack_ul_tti_request SFN/Slot:919.18
avril 09 13:40:15 [0m1712662815.451364 [PHY]   pack_ul_tti_request SFN/Slot:919.19
avril 09 13:40:15 [0m1712662815.459137 [NR_MAC]   (919/17)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.461651 [NR_MAC]     920. 7 Scheduling pucch reception in  920. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.461691 [PHY]   pack_ul_tti_request SFN/Slot:920.7
avril 09 13:40:15 [0m1712662815.461704 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.463893 [NR_MAC]     920. 8 Scheduling pucch reception in  920. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:15 [0m1712662815.463896 [PHY]   pack_ul_tti_request SFN/Slot:920.8
avril 09 13:40:15 [0m1712662815.463897 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:15 [0m1712662815.473202 [NR_MAC]   (920/7)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.475654 [NR_MAC]     920.17 Scheduling pucch reception in  920.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.475691 [PHY]   pack_ul_tti_request SFN/Slot:920.17
avril 09 13:40:15 [0m1712662815.475702 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.476851 [PHY]   pack_ul_tti_request SFN/Slot:920.18
avril 09 13:40:15 [0m1712662815.478006 [PHY]   pack_ul_tti_request SFN/Slot:920.19
avril 09 13:40:15 [0m1712662815.485847 [NR_MAC]   (920/17)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.488296 [NR_MAC]     921. 7 Scheduling pucch reception in  921. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.488302 [PHY]   pack_ul_tti_request SFN/Slot:921.7
avril 09 13:40:15 [0m1712662815.488304 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.499642 [NR_MAC]   (921/7)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.501893 [NR_MAC]     921.17 Scheduling pucch reception in  921.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.501899 [PHY]   pack_ul_tti_request SFN/Slot:921.17
avril 09 13:40:15 [0m1712662815.501900 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.503030 [PHY]   pack_ul_tti_request SFN/Slot:921.18
avril 09 13:40:15 [0m1712662815.504249 [PHY]   pack_ul_tti_request SFN/Slot:921.19
avril 09 13:40:15 [0m1712662815.512103 [NR_MAC]   (921/17)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.514653 [NR_MAC]     922. 7 Scheduling pucch reception in  922. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.514658 [PHY]   pack_ul_tti_request SFN/Slot:922.7
avril 09 13:40:15 [0m1712662815.514660 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.525946 [NR_MAC]   (922/7)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.528373 [NR_MAC]     922.17 Scheduling pucch reception in  922.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.528380 [PHY]   pack_ul_tti_request SFN/Slot:922.17
avril 09 13:40:15 [0m1712662815.528381 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.529620 [PHY]   pack_ul_tti_request SFN/Slot:922.18
avril 09 13:40:15 [0m1712662815.530955 [PHY]   pack_ul_tti_request SFN/Slot:922.19
avril 09 13:40:15 [0m1712662815.538854 [NR_MAC]   (922/17)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.541119 [NR_MAC]     923. 7 Scheduling pucch reception in  923. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.541125 [PHY]   pack_ul_tti_request SFN/Slot:923.7
avril 09 13:40:15 [0m1712662815.541128 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.552517 [NR_MAC]   (923/7)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.554929 [NR_MAC]     923.17 Scheduling pucch reception in  923.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.554935 [PHY]   pack_ul_tti_request SFN/Slot:923.17
avril 09 13:40:15 [0m1712662815.554937 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.556025 [PHY]   pack_ul_tti_request SFN/Slot:923.18
avril 09 13:40:15 [0m1712662815.557250 [PHY]   pack_ul_tti_request SFN/Slot:923.19
avril 09 13:40:15 [0m1712662815.565309 [NR_MAC]   (923/17)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.567883 [NR_MAC]     924. 7 Scheduling pucch reception in  924. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.567891 [PHY]   pack_ul_tti_request SFN/Slot:924.7
avril 09 13:40:15 [0m1712662815.567894 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.579117 [NR_MAC]   (924/7)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.581710 [NR_MAC]     924.17 Scheduling pucch reception in  924.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.581720 [PHY]   pack_ul_tti_request SFN/Slot:924.17
avril 09 13:40:15 [0m1712662815.581721 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.582897 [PHY]   pack_ul_tti_request SFN/Slot:924.18
avril 09 13:40:15 [0m1712662815.584028 [PHY]   pack_ul_tti_request SFN/Slot:924.19
avril 09 13:40:15 [0m1712662815.592092 [NR_MAC]   (924/17)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.594720 [NR_MAC]     925. 7 Scheduling pucch reception in  925. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.594726 [PHY]   pack_ul_tti_request SFN/Slot:925.7
avril 09 13:40:15 [0m1712662815.594728 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.606110 [NR_MAC]   (925/7)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.608677 [NR_MAC]     925.17 Scheduling pucch reception in  925.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.608710 [PHY]   pack_ul_tti_request SFN/Slot:925.17
avril 09 13:40:15 [0m1712662815.608727 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.609968 [PHY]   pack_ul_tti_request SFN/Slot:925.18
avril 09 13:40:15 [0m1712662815.611087 [PHY]   pack_ul_tti_request SFN/Slot:925.19
avril 09 13:40:15 [0m1712662815.619045 [NR_MAC]   (925/17)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.621678 [NR_MAC]     926. 7 Scheduling pucch reception in  926. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.621718 [PHY]   pack_ul_tti_request SFN/Slot:926.7
avril 09 13:40:15 [0m1712662815.621721 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.633112 [NR_MAC]   (926/7)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.635699 [NR_MAC]     926.17 Scheduling pucch reception in  926.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.635729 [PHY]   pack_ul_tti_request SFN/Slot:926.17
avril 09 13:40:15 [0m1712662815.635741 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.636897 [PHY]   pack_ul_tti_request SFN/Slot:926.18
avril 09 13:40:15 [0m1712662815.638071 [PHY]   pack_ul_tti_request SFN/Slot:926.19
avril 09 13:40:15 [0m1712662815.646072 [NR_MAC]   (926/17)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.648802 [NR_MAC]     927. 7 Scheduling pucch reception in  927. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.648817 [PHY]   pack_ul_tti_request SFN/Slot:927.7
avril 09 13:40:15 [0m1712662815.648819 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.660143 [NR_MAC]   (927/7)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.662908 [NR_MAC]     927.17 Scheduling pucch reception in  927.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.662914 [PHY]   pack_ul_tti_request SFN/Slot:927.17
avril 09 13:40:15 [0m1712662815.662919 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.664023 [PHY]   pack_ul_tti_request SFN/Slot:927.18
avril 09 13:40:15 [0m1712662815.665159 [PHY]   pack_ul_tti_request SFN/Slot:927.19
avril 09 13:40:15 [0m1712662815.672948 [NR_MAC]   (927/17)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.675463 [NR_MAC]     928. 7 Scheduling pucch reception in  928. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.675496 [PHY]   pack_ul_tti_request SFN/Slot:928.7
avril 09 13:40:15 [0m1712662815.675498 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.677816 [NR_MAC]     928. 8 Scheduling pucch reception in  928. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:15 [0m1712662815.677839 [PHY]   pack_ul_tti_request SFN/Slot:928.8
avril 09 13:40:15 [0m1712662815.677840 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:15 [0m1712662815.687109 [NR_MAC]   (928/7)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.689677 [NR_MAC]     928.17 Scheduling pucch reception in  928.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.689707 [PHY]   pack_ul_tti_request SFN/Slot:928.17
avril 09 13:40:15 [0m1712662815.689719 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.690962 [PHY]   pack_ul_tti_request SFN/Slot:928.18
avril 09 13:40:15 [0m1712662815.692138 [PHY]   pack_ul_tti_request SFN/Slot:928.19
avril 09 13:40:15 [0m1712662815.693469 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 929/0 
avril 09 13:40:15 [0m1712662815.699965 [NR_MAC]   (928/17)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.702619 [NR_MAC]   pucch_acknack  929. 7 Scheduling pucch reception in  929. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.702655 [PHY]   pack_ul_tti_request SFN/Slot:929.7
avril 09 13:40:15 [0m1712662815.702667 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.713837 [NR_MAC]   (929/7)uci_01->pduBitmap:3
avril 09 13:40:15 [0m1712662815.716286 [NR_MAC]     929.17 Scheduling pucch reception in  929.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.716293 [PHY]   pack_ul_tti_request SFN/Slot:929.17
avril 09 13:40:15 [0m1712662815.716295 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.717467 [PHY]   pack_ul_tti_request SFN/Slot:929.18
avril 09 13:40:15 [0m1712662815.718591 [PHY]   pack_ul_tti_request SFN/Slot:929.19
avril 09 13:40:15 [0m1712662815.726345 [NR_MAC]   (929/17)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.728893 [NR_MAC]     930. 7 Scheduling pucch reception in  930. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.728901 [PHY]   pack_ul_tti_request SFN/Slot:930.7
avril 09 13:40:15 [0m1712662815.728904 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.740131 [NR_MAC]   (930/7)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.742770 [NR_MAC]     930.17 Scheduling pucch reception in  930.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.742777 [PHY]   pack_ul_tti_request SFN/Slot:930.17
avril 09 13:40:15 [0m1712662815.742779 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.743932 [PHY]   pack_ul_tti_request SFN/Slot:930.18
avril 09 13:40:15 [0m1712662815.745053 [PHY]   pack_ul_tti_request SFN/Slot:930.19
avril 09 13:40:15 [0m1712662815.752675 [NR_MAC]   (930/17)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.755078 [NR_MAC]     931. 7 Scheduling pucch reception in  931. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.755089 [PHY]   pack_ul_tti_request SFN/Slot:931.7
avril 09 13:40:15 [0m1712662815.755093 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.766154 [NR_MAC]   (931/7)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.768863 [NR_MAC]     931.17 Scheduling pucch reception in  931.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.768874 [PHY]   pack_ul_tti_request SFN/Slot:931.17
avril 09 13:40:15 [0m1712662815.768877 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.769993 [PHY]   pack_ul_tti_request SFN/Slot:931.18
avril 09 13:40:15 [0m1712662815.771271 [PHY]   pack_ul_tti_request SFN/Slot:931.19
avril 09 13:40:15 [0m1712662815.778754 [NR_MAC]   (931/17)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.781392 [NR_MAC]     932. 7 Scheduling pucch reception in  932. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.781420 [PHY]   pack_ul_tti_request SFN/Slot:932.7
avril 09 13:40:15 [0m1712662815.781423 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.792323 [NR_MAC]   (932/7)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.794720 [NR_MAC]     932.17 Scheduling pucch reception in  932.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.794728 [PHY]   pack_ul_tti_request SFN/Slot:932.17
avril 09 13:40:15 [0m1712662815.794740 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.795938 [PHY]   pack_ul_tti_request SFN/Slot:932.18
avril 09 13:40:15 [0m1712662815.797147 [PHY]   pack_ul_tti_request SFN/Slot:932.19
avril 09 13:40:15 [0m1712662815.805025 [NR_MAC]   (932/17)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.807631 [NR_MAC]     933. 7 Scheduling pucch reception in  933. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.807655 [PHY]   pack_ul_tti_request SFN/Slot:933.7
avril 09 13:40:15 [0m1712662815.807661 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.818847 [NR_MAC]   (933/7)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.821165 [NR_MAC]     933.17 Scheduling pucch reception in  933.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.821170 [PHY]   pack_ul_tti_request SFN/Slot:933.17
avril 09 13:40:15 [0m1712662815.821172 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.822258 [PHY]   pack_ul_tti_request SFN/Slot:933.18
avril 09 13:40:15 [0m1712662815.823498 [PHY]   pack_ul_tti_request SFN/Slot:933.19
avril 09 13:40:15 [0m1712662815.831440 [NR_MAC]   (933/17)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.834033 [NR_MAC]     934. 7 Scheduling pucch reception in  934. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.834038 [PHY]   pack_ul_tti_request SFN/Slot:934.7
avril 09 13:40:15 [0m1712662815.834040 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.845418 [NR_MAC]   (934/7)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.847878 [NR_MAC]     934.17 Scheduling pucch reception in  934.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.847883 [PHY]   pack_ul_tti_request SFN/Slot:934.17
avril 09 13:40:15 [0m1712662815.847885 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.848990 [PHY]   pack_ul_tti_request SFN/Slot:934.18
avril 09 13:40:15 [0m1712662815.850081 [PHY]   pack_ul_tti_request SFN/Slot:934.19
avril 09 13:40:15 [0m1712662815.857723 [NR_MAC]   (934/17)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.860072 [NR_MAC]     935. 7 Scheduling pucch reception in  935. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.860077 [PHY]   pack_ul_tti_request SFN/Slot:935.7
avril 09 13:40:15 [0m1712662815.860078 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.871418 [NR_MAC]   (935/7)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.873867 [NR_MAC]     935.17 Scheduling pucch reception in  935.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.873872 [PHY]   pack_ul_tti_request SFN/Slot:935.17
avril 09 13:40:15 [0m1712662815.873873 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.875018 [PHY]   pack_ul_tti_request SFN/Slot:935.18
avril 09 13:40:15 [0m1712662815.876192 [PHY]   pack_ul_tti_request SFN/Slot:935.19
avril 09 13:40:15 [0m1712662815.883843 [NR_MAC]   (935/17)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.886364 [NR_MAC]     936. 7 Scheduling pucch reception in  936. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.886388 [PHY]   pack_ul_tti_request SFN/Slot:936.7
avril 09 13:40:15 [0m1712662815.886390 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.888860 [NR_MAC]     936. 8 Scheduling pucch reception in  936. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:15 [0m1712662815.888864 [PHY]   pack_ul_tti_request SFN/Slot:936.8
avril 09 13:40:15 [0m1712662815.888865 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:15 [0m1712662815.897887 [NR_MAC]   (936/7)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.900308 [NR_MAC]     936.17 Scheduling pucch reception in  936.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.900314 [PHY]   pack_ul_tti_request SFN/Slot:936.17
avril 09 13:40:15 [0m1712662815.900316 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.901698 [PHY]   pack_ul_tti_request SFN/Slot:936.18
avril 09 13:40:15 [0m1712662815.902926 [PHY]   pack_ul_tti_request SFN/Slot:936.19
avril 09 13:40:15 [0m1712662815.910426 [NR_MAC]   (936/17)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.912939 [NR_MAC]     937. 7 Scheduling pucch reception in  937. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.912945 [PHY]   pack_ul_tti_request SFN/Slot:937.7
avril 09 13:40:15 [0m1712662815.912948 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.924109 [NR_MAC]   (937/7)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.926557 [NR_MAC]     937.17 Scheduling pucch reception in  937.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.926561 [PHY]   pack_ul_tti_request SFN/Slot:937.17
avril 09 13:40:15 [0m1712662815.926562 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.927661 [PHY]   pack_ul_tti_request SFN/Slot:937.18
avril 09 13:40:15 [0m1712662815.928922 [PHY]   pack_ul_tti_request SFN/Slot:937.19
avril 09 13:40:15 [0m1712662815.936671 [NR_MAC]   (937/17)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.939117 [NR_MAC]     938. 7 Scheduling pucch reception in  938. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.939122 [PHY]   pack_ul_tti_request SFN/Slot:938.7
avril 09 13:40:15 [0m1712662815.939124 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.950215 [NR_MAC]   (938/7)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.952718 [NR_MAC]     938.17 Scheduling pucch reception in  938.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.952723 [PHY]   pack_ul_tti_request SFN/Slot:938.17
avril 09 13:40:15 [0m1712662815.952726 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.953884 [PHY]   pack_ul_tti_request SFN/Slot:938.18
avril 09 13:40:15 [0m1712662815.955055 [PHY]   pack_ul_tti_request SFN/Slot:938.19
avril 09 13:40:15 [0m1712662815.956399 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 939/0 
avril 09 13:40:15 [0m1712662815.963021 [NR_MAC]   (938/17)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.965728 [NR_MAC]   pucch_acknack  939. 7 Scheduling pucch reception in  939. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.965755 [PHY]   pack_ul_tti_request SFN/Slot:939.7
avril 09 13:40:15 [0m1712662815.965772 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.977067 [NR_MAC]   (939/7)uci_01->pduBitmap:3
avril 09 13:40:15 [0m1712662815.979678 [NR_MAC]     939.17 Scheduling pucch reception in  939.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.979705 [PHY]   pack_ul_tti_request SFN/Slot:939.17
avril 09 13:40:15 [0m1712662815.979725 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:15 [0m1712662815.980862 [PHY]   pack_ul_tti_request SFN/Slot:939.18
avril 09 13:40:15 [0m1712662815.982083 [PHY]   pack_ul_tti_request SFN/Slot:939.19
avril 09 13:40:15 [0m1712662815.990012 [NR_MAC]   (939/17)uci_01->pduBitmap:1
avril 09 13:40:15 [0m1712662815.992520 [NR_MAC]     940. 7 Scheduling pucch reception in  940. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:15 [0m1712662815.992529 [PHY]   pack_ul_tti_request SFN/Slot:940.7
avril 09 13:40:15 [0m1712662815.992532 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.003790 [NR_MAC]   (940/7)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.006175 [NR_MAC]     940.17 Scheduling pucch reception in  940.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.006189 [PHY]   pack_ul_tti_request SFN/Slot:940.17
avril 09 13:40:16 [0m1712662816.006192 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.007481 [PHY]   pack_ul_tti_request SFN/Slot:940.18
avril 09 13:40:16 [0m1712662816.008776 [PHY]   pack_ul_tti_request SFN/Slot:940.19
avril 09 13:40:16 [0m1712662816.016533 [NR_MAC]   (940/17)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.018980 [NR_MAC]     941. 7 Scheduling pucch reception in  941. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.018989 [PHY]   pack_ul_tti_request SFN/Slot:941.7
avril 09 13:40:16 [0m1712662816.018993 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.030364 [NR_MAC]   (941/7)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.032962 [NR_MAC]     941.17 Scheduling pucch reception in  941.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.032975 [PHY]   pack_ul_tti_request SFN/Slot:941.17
avril 09 13:40:16 [0m1712662816.032978 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.034071 [PHY]   pack_ul_tti_request SFN/Slot:941.18
avril 09 13:40:16 [0m1712662816.035344 [PHY]   pack_ul_tti_request SFN/Slot:941.19
avril 09 13:40:16 [0m1712662816.043272 [NR_MAC]   (941/17)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.045836 [NR_MAC]     942. 7 Scheduling pucch reception in  942. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.045847 [PHY]   pack_ul_tti_request SFN/Slot:942.7
avril 09 13:40:16 [0m1712662816.045850 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.056939 [NR_MAC]   (942/7)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.059450 [NR_MAC]     942.17 Scheduling pucch reception in  942.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.059462 [PHY]   pack_ul_tti_request SFN/Slot:942.17
avril 09 13:40:16 [0m1712662816.059465 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.060698 [PHY]   pack_ul_tti_request SFN/Slot:942.18
avril 09 13:40:16 [0m1712662816.061980 [PHY]   pack_ul_tti_request SFN/Slot:942.19
avril 09 13:40:16 [0m1712662816.070107 [NR_MAC]   (942/17)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.072648 [NR_MAC]     943. 7 Scheduling pucch reception in  943. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.072658 [PHY]   pack_ul_tti_request SFN/Slot:943.7
avril 09 13:40:16 [0m1712662816.072661 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.083863 [NR_MAC]   (943/7)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.086086 [NR_MAC]     943.17 Scheduling pucch reception in  943.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.086092 [PHY]   pack_ul_tti_request SFN/Slot:943.17
avril 09 13:40:16 [0m1712662816.086123 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.087182 [PHY]   pack_ul_tti_request SFN/Slot:943.18
avril 09 13:40:16 [0m1712662816.088515 [PHY]   pack_ul_tti_request SFN/Slot:943.19
avril 09 13:40:16 [0m1712662816.096007 [NR_MAC]   (943/17)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.098521 [NR_MAC]     944. 7 Scheduling pucch reception in  944. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.098538 [PHY]   pack_ul_tti_request SFN/Slot:944.7
avril 09 13:40:16 [0m1712662816.098540 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.100907 [NR_MAC]     944. 8 Scheduling pucch reception in  944. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:16 [0m1712662816.100922 [PHY]   pack_ul_tti_request SFN/Slot:944.8
avril 09 13:40:16 [0m1712662816.100924 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:16 [0m1712662816.109945 [NR_MAC]   (944/7)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.112271 [NR_MAC]     944.17 Scheduling pucch reception in  944.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.112277 [PHY]   pack_ul_tti_request SFN/Slot:944.17
avril 09 13:40:16 [0m1712662816.112279 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.113539 [PHY]   pack_ul_tti_request SFN/Slot:944.18
avril 09 13:40:16 [0m1712662816.114769 [PHY]   pack_ul_tti_request SFN/Slot:944.19
avril 09 13:40:16 [0m1712662816.122298 [NR_MAC]   (944/17)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.124782 [NR_MAC]     945. 7 Scheduling pucch reception in  945. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.124790 [PHY]   pack_ul_tti_request SFN/Slot:945.7
avril 09 13:40:16 [0m1712662816.124793 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.135678 [NR_MAC]   (945/7)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.137979 [NR_MAC]     945.17 Scheduling pucch reception in  945.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.137984 [PHY]   pack_ul_tti_request SFN/Slot:945.17
avril 09 13:40:16 [0m1712662816.137986 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.138991 [PHY]   pack_ul_tti_request SFN/Slot:945.18
avril 09 13:40:16 [0m1712662816.140034 [PHY]   pack_ul_tti_request SFN/Slot:945.19
avril 09 13:40:16 [0m1712662816.147629 [NR_MAC]   (945/17)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.150068 [NR_MAC]     946. 7 Scheduling pucch reception in  946. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.150075 [PHY]   pack_ul_tti_request SFN/Slot:946.7
avril 09 13:40:16 [0m1712662816.150078 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.160600 [NR_MAC]   (946/7)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.162873 [NR_MAC]     946.17 Scheduling pucch reception in  946.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.162882 [PHY]   pack_ul_tti_request SFN/Slot:946.17
avril 09 13:40:16 [0m1712662816.162885 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.163950 [PHY]   pack_ul_tti_request SFN/Slot:946.18
avril 09 13:40:16 [0m1712662816.165138 [PHY]   pack_ul_tti_request SFN/Slot:946.19
avril 09 13:40:16 [0m1712662816.172453 [NR_MAC]   (946/17)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.174894 [NR_MAC]     947. 7 Scheduling pucch reception in  947. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.174905 [PHY]   pack_ul_tti_request SFN/Slot:947.7
avril 09 13:40:16 [0m1712662816.174908 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.185832 [NR_MAC]   (947/7)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.188134 [NR_MAC]     947.17 Scheduling pucch reception in  947.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.188143 [PHY]   pack_ul_tti_request SFN/Slot:947.17
avril 09 13:40:16 [0m1712662816.188145 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.189162 [PHY]   pack_ul_tti_request SFN/Slot:947.18
avril 09 13:40:16 [0m1712662816.190351 [PHY]   pack_ul_tti_request SFN/Slot:947.19
avril 09 13:40:16 [0m1712662816.197925 [NR_MAC]   (947/17)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.200359 [NR_MAC]     948. 7 Scheduling pucch reception in  948. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.200366 [PHY]   pack_ul_tti_request SFN/Slot:948.7
avril 09 13:40:16 [0m1712662816.200369 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.211089 [NR_MAC]   (948/7)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.213386 [NR_MAC]     948.17 Scheduling pucch reception in  948.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.213393 [PHY]   pack_ul_tti_request SFN/Slot:948.17
avril 09 13:40:16 [0m1712662816.213395 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.214467 [PHY]   pack_ul_tti_request SFN/Slot:948.18
avril 09 13:40:16 [0m1712662816.215622 [PHY]   pack_ul_tti_request SFN/Slot:948.19
avril 09 13:40:16 [0m1712662816.216878 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 949/0 
avril 09 13:40:16 [0m1712662816.222958 [NR_MAC]   (948/17)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.225489 [NR_MAC]   pucch_acknack  949. 7 Scheduling pucch reception in  949. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.225496 [PHY]   pack_ul_tti_request SFN/Slot:949.7
avril 09 13:40:16 [0m1712662816.225499 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.235977 [NR_MAC]   (949/7)uci_01->pduBitmap:3
avril 09 13:40:16 [0m1712662816.238163 [NR_MAC]     949.17 Scheduling pucch reception in  949.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.238168 [PHY]   pack_ul_tti_request SFN/Slot:949.17
avril 09 13:40:16 [0m1712662816.238170 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.239360 [PHY]   pack_ul_tti_request SFN/Slot:949.18
avril 09 13:40:16 [0m1712662816.240447 [PHY]   pack_ul_tti_request SFN/Slot:949.19
avril 09 13:40:16 [0m1712662816.247971 [NR_MAC]   (949/17)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.250447 [NR_MAC]     950. 7 Scheduling pucch reception in  950. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.250454 [PHY]   pack_ul_tti_request SFN/Slot:950.7
avril 09 13:40:16 [0m1712662816.250457 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.261692 [NR_MAC]   (950/7)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.264016 [NR_MAC]     950.17 Scheduling pucch reception in  950.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.264023 [PHY]   pack_ul_tti_request SFN/Slot:950.17
avril 09 13:40:16 [0m1712662816.264025 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.265309 [PHY]   pack_ul_tti_request SFN/Slot:950.18
avril 09 13:40:16 [0m1712662816.266507 [PHY]   pack_ul_tti_request SFN/Slot:950.19
avril 09 13:40:16 [0m1712662816.274169 [NR_MAC]   (950/17)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.276715 [NR_MAC]     951. 7 Scheduling pucch reception in  951. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.276734 [PHY]   pack_ul_tti_request SFN/Slot:951.7
avril 09 13:40:16 [0m1712662816.276738 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.287616 [NR_MAC]   (951/7)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.289908 [NR_MAC]     951.17 Scheduling pucch reception in  951.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.289913 [PHY]   pack_ul_tti_request SFN/Slot:951.17
avril 09 13:40:16 [0m1712662816.289916 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.291069 [PHY]   pack_ul_tti_request SFN/Slot:951.18
avril 09 13:40:16 [0m1712662816.292160 [PHY]   pack_ul_tti_request SFN/Slot:951.19
avril 09 13:40:16 [0m1712662816.299890 [NR_MAC]   (951/17)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.302101 [NR_MAC]     952. 7 Scheduling pucch reception in  952. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.302106 [PHY]   pack_ul_tti_request SFN/Slot:952.7
avril 09 13:40:16 [0m1712662816.302108 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.304394 [NR_MAC]     952. 8 Scheduling pucch reception in  952. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:16 [0m1712662816.304400 [PHY]   pack_ul_tti_request SFN/Slot:952.8
avril 09 13:40:16 [0m1712662816.304402 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:16 [0m1712662816.313020 [NR_MAC]   (952/7)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.315574 [NR_MAC]     952.17 Scheduling pucch reception in  952.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.315580 [PHY]   pack_ul_tti_request SFN/Slot:952.17
avril 09 13:40:16 [0m1712662816.315582 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.316642 [PHY]   pack_ul_tti_request SFN/Slot:952.18
avril 09 13:40:16 [0m1712662816.317998 [PHY]   pack_ul_tti_request SFN/Slot:952.19
avril 09 13:40:16 [0m1712662816.325545 [NR_MAC]   (952/17)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.326872 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 953/6 
avril 09 13:40:16 [0m1712662816.327922 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 953/7 
avril 09 13:40:16 [0m1712662816.327928 [NR_MAC]     953. 7 Scheduling pucch reception in  953. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.327938 [PHY]   pack_ul_tti_request SFN/Slot:953.7
avril 09 13:40:16 [0m1712662816.327940 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.339061 [NR_MAC]   (953/7)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.341656 [NR_MAC]   pucch_acknack  953.17 Scheduling pucch reception in  953.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.341688 [PHY]   pack_ul_tti_request SFN/Slot:953.17
avril 09 13:40:16 [0m1712662816.341701 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.342866 [PHY]   pack_ul_tti_request SFN/Slot:953.18
avril 09 13:40:16 [0m1712662816.343955 [PHY]   pack_ul_tti_request SFN/Slot:953.19
avril 09 13:40:16 [0m1712662816.351862 [NR_MAC]   (953/17)uci_01->pduBitmap:3
avril 09 13:40:16 [0m1712662816.354241 [NR_MAC]     954. 7 Scheduling pucch reception in  954. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.354248 [PHY]   pack_ul_tti_request SFN/Slot:954.7
avril 09 13:40:16 [0m1712662816.354251 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.365353 [NR_MAC]   (954/7)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.367890 [NR_MAC]     954.17 Scheduling pucch reception in  954.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.367900 [PHY]   pack_ul_tti_request SFN/Slot:954.17
avril 09 13:40:16 [0m1712662816.367902 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.368996 [PHY]   pack_ul_tti_request SFN/Slot:954.18
avril 09 13:40:16 [0m1712662816.370205 [PHY]   pack_ul_tti_request SFN/Slot:954.19
avril 09 13:40:16 [0m1712662816.377859 [NR_MAC]   (954/17)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.380140 [NR_MAC]     955. 7 Scheduling pucch reception in  955. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.380147 [PHY]   pack_ul_tti_request SFN/Slot:955.7
avril 09 13:40:16 [0m1712662816.380149 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.391399 [NR_MAC]   (955/7)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.393991 [NR_MAC]     955.17 Scheduling pucch reception in  955.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.394018 [PHY]   pack_ul_tti_request SFN/Slot:955.17
avril 09 13:40:16 [0m1712662816.394020 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.395203 [PHY]   pack_ul_tti_request SFN/Slot:955.18
avril 09 13:40:16 [0m1712662816.396539 [PHY]   pack_ul_tti_request SFN/Slot:955.19
avril 09 13:40:16 [0m1712662816.404205 [NR_MAC]   (955/17)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.406890 [NR_MAC]     956. 7 Scheduling pucch reception in  956. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.406897 [PHY]   pack_ul_tti_request SFN/Slot:956.7
avril 09 13:40:16 [0m1712662816.406901 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.417834 [NR_MAC]   (956/7)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.420042 [NR_MAC]     956.17 Scheduling pucch reception in  956.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.420048 [PHY]   pack_ul_tti_request SFN/Slot:956.17
avril 09 13:40:16 [0m1712662816.420050 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.421109 [PHY]   pack_ul_tti_request SFN/Slot:956.18
avril 09 13:40:16 [0m1712662816.422395 [PHY]   pack_ul_tti_request SFN/Slot:956.19
avril 09 13:40:16 [0m1712662816.430050 [NR_MAC]   (956/17)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.432507 [NR_MAC]     957. 7 Scheduling pucch reception in  957. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.432554 [PHY]   pack_ul_tti_request SFN/Slot:957.7
avril 09 13:40:16 [0m1712662816.432570 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.443845 [NR_MAC]   (957/7)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.446085 [NR_MAC]     957.17 Scheduling pucch reception in  957.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.446093 [PHY]   pack_ul_tti_request SFN/Slot:957.17
avril 09 13:40:16 [0m1712662816.446095 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.447186 [PHY]   pack_ul_tti_request SFN/Slot:957.18
avril 09 13:40:16 [0m1712662816.448572 [PHY]   pack_ul_tti_request SFN/Slot:957.19
avril 09 13:40:16 [0m1712662816.456227 [NR_MAC]   (957/17)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.458784 [NR_MAC]     958. 7 Scheduling pucch reception in  958. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.458792 [PHY]   pack_ul_tti_request SFN/Slot:958.7
avril 09 13:40:16 [0m1712662816.458794 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.469752 [NR_MAC]   (958/7)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.471994 [NR_MAC]     958.17 Scheduling pucch reception in  958.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.472001 [PHY]   pack_ul_tti_request SFN/Slot:958.17
avril 09 13:40:16 [0m1712662816.472004 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.473125 [PHY]   pack_ul_tti_request SFN/Slot:958.18
avril 09 13:40:16 [0m1712662816.474336 [PHY]   pack_ul_tti_request SFN/Slot:958.19
avril 09 13:40:16 [0m1712662816.475647 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 959/0 
avril 09 13:40:16 [0m1712662816.481987 [NR_MAC]   (958/17)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.484437 [NR_MAC]   pucch_acknack  959. 7 Scheduling pucch reception in  959. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.484443 [PHY]   pack_ul_tti_request SFN/Slot:959.7
avril 09 13:40:16 [0m1712662816.484446 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.495951 [NR_MAC]   (959/7)uci_01->pduBitmap:3
avril 09 13:40:16 [0m1712662816.498268 [NR_MAC]     959.17 Scheduling pucch reception in  959.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.498276 [PHY]   pack_ul_tti_request SFN/Slot:959.17
avril 09 13:40:16 [0m1712662816.498278 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.499495 [PHY]   pack_ul_tti_request SFN/Slot:959.18
avril 09 13:40:16 [0m1712662816.500772 [PHY]   pack_ul_tti_request SFN/Slot:959.19
avril 09 13:40:16 [0m1712662816.508658 [NR_MAC]   (959/17)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.510951 [NR_MAC]     960. 7 Scheduling pucch reception in  960. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.510963 [PHY]   pack_ul_tti_request SFN/Slot:960.7
avril 09 13:40:16 [0m1712662816.510965 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.513107 [NR_MAC]     960. 8 Scheduling pucch reception in  960. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:16 [0m1712662816.513115 [PHY]   pack_ul_tti_request SFN/Slot:960.8
avril 09 13:40:16 [0m1712662816.513117 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:16 [0m1712662816.522678 [NR_MAC]   (960/7)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.525012 [NR_MAC]     960.17 Scheduling pucch reception in  960.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.525019 [PHY]   pack_ul_tti_request SFN/Slot:960.17
avril 09 13:40:16 [0m1712662816.525021 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.526113 [PHY]   pack_ul_tti_request SFN/Slot:960.18
avril 09 13:40:16 [0m1712662816.527305 [PHY]   pack_ul_tti_request SFN/Slot:960.19
avril 09 13:40:16 [0m1712662816.535096 [NR_MAC]   (960/17)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.537456 [NR_MAC]     961. 7 Scheduling pucch reception in  961. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.537463 [PHY]   pack_ul_tti_request SFN/Slot:961.7
avril 09 13:40:16 [0m1712662816.537465 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.548961 [NR_MAC]   (961/7)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.551113 [NR_MAC]     961.17 Scheduling pucch reception in  961.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.551119 [PHY]   pack_ul_tti_request SFN/Slot:961.17
avril 09 13:40:16 [0m1712662816.551121 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.552155 [PHY]   pack_ul_tti_request SFN/Slot:961.18
avril 09 13:40:16 [0m1712662816.553431 [PHY]   pack_ul_tti_request SFN/Slot:961.19
avril 09 13:40:16 [0m1712662816.561071 [NR_MAC]   (961/17)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.563615 [NR_MAC]     962. 7 Scheduling pucch reception in  962. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.563653 [PHY]   pack_ul_tti_request SFN/Slot:962.7
avril 09 13:40:16 [0m1712662816.563667 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.574706 [NR_MAC]   (962/7)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.576972 [NR_MAC]     962.17 Scheduling pucch reception in  962.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.576979 [PHY]   pack_ul_tti_request SFN/Slot:962.17
avril 09 13:40:16 [0m1712662816.576981 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.578278 [PHY]   pack_ul_tti_request SFN/Slot:962.18
avril 09 13:40:16 [0m1712662816.579644 [PHY]   pack_ul_tti_request SFN/Slot:962.19
avril 09 13:40:16 [0m1712662816.587329 [NR_MAC]   (962/17)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.589899 [NR_MAC]     963. 7 Scheduling pucch reception in  963. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.589911 [PHY]   pack_ul_tti_request SFN/Slot:963.7
avril 09 13:40:16 [0m1712662816.589913 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.601014 [NR_MAC]   (963/7)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.603618 [NR_MAC]     963.17 Scheduling pucch reception in  963.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.603656 [PHY]   pack_ul_tti_request SFN/Slot:963.17
avril 09 13:40:16 [0m1712662816.603669 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.604838 [PHY]   pack_ul_tti_request SFN/Slot:963.18
avril 09 13:40:16 [0m1712662816.605973 [PHY]   pack_ul_tti_request SFN/Slot:963.19
avril 09 13:40:16 [0m1712662816.613766 [NR_MAC]   (963/17)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.616075 [NR_MAC]     964. 7 Scheduling pucch reception in  964. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.616082 [PHY]   pack_ul_tti_request SFN/Slot:964.7
avril 09 13:40:16 [0m1712662816.616085 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.627128 [NR_MAC]   (964/7)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.629560 [NR_MAC]     964.17 Scheduling pucch reception in  964.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.629566 [PHY]   pack_ul_tti_request SFN/Slot:964.17
avril 09 13:40:16 [0m1712662816.629568 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.630766 [PHY]   pack_ul_tti_request SFN/Slot:964.18
avril 09 13:40:16 [0m1712662816.631992 [PHY]   pack_ul_tti_request SFN/Slot:964.19
avril 09 13:40:16 [0m1712662816.639895 [NR_MAC]   (964/17)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.642189 [NR_MAC]     965. 7 Scheduling pucch reception in  965. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.642196 [PHY]   pack_ul_tti_request SFN/Slot:965.7
avril 09 13:40:16 [0m1712662816.642199 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.653491 [NR_MAC]   (965/7)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.655909 [NR_MAC]     965.17 Scheduling pucch reception in  965.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.655915 [PHY]   pack_ul_tti_request SFN/Slot:965.17
avril 09 13:40:16 [0m1712662816.655917 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.657112 [PHY]   pack_ul_tti_request SFN/Slot:965.18
avril 09 13:40:16 [0m1712662816.658307 [PHY]   pack_ul_tti_request SFN/Slot:965.19
avril 09 13:40:16 [0m1712662816.666158 [NR_MAC]   (965/17)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.668871 [NR_MAC]     966. 7 Scheduling pucch reception in  966. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.668878 [PHY]   pack_ul_tti_request SFN/Slot:966.7
avril 09 13:40:16 [0m1712662816.668881 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.679989 [NR_MAC]   (966/7)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.682307 [NR_MAC]     966.17 Scheduling pucch reception in  966.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.682313 [PHY]   pack_ul_tti_request SFN/Slot:966.17
avril 09 13:40:16 [0m1712662816.682315 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.683530 [PHY]   pack_ul_tti_request SFN/Slot:966.18
avril 09 13:40:16 [0m1712662816.684794 [PHY]   pack_ul_tti_request SFN/Slot:966.19
avril 09 13:40:16 [0m1712662816.692594 [NR_MAC]   (966/17)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.694900 [NR_MAC]     967. 7 Scheduling pucch reception in  967. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.694911 [PHY]   pack_ul_tti_request SFN/Slot:967.7
avril 09 13:40:16 [0m1712662816.694913 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.705820 [NR_MAC]   (967/7)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.708076 [NR_MAC]     967.17 Scheduling pucch reception in  967.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.708082 [PHY]   pack_ul_tti_request SFN/Slot:967.17
avril 09 13:40:16 [0m1712662816.708084 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.709199 [PHY]   pack_ul_tti_request SFN/Slot:967.18
avril 09 13:40:16 [0m1712662816.710497 [PHY]   pack_ul_tti_request SFN/Slot:967.19
avril 09 13:40:16 [0m1712662816.718260 [NR_MAC]   (967/17)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.720764 [NR_MAC]     968. 7 Scheduling pucch reception in  968. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.720771 [PHY]   pack_ul_tti_request SFN/Slot:968.7
avril 09 13:40:16 [0m1712662816.720773 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.722966 [NR_MAC]     968. 8 Scheduling pucch reception in  968. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:16 [0m1712662816.722972 [PHY]   pack_ul_tti_request SFN/Slot:968.8
avril 09 13:40:16 [0m1712662816.722973 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:16 [0m1712662816.731927 [NR_MAC]   (968/7)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.734279 [NR_MAC]     968.17 Scheduling pucch reception in  968.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.734286 [PHY]   pack_ul_tti_request SFN/Slot:968.17
avril 09 13:40:16 [0m1712662816.734287 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.735422 [PHY]   pack_ul_tti_request SFN/Slot:968.18
avril 09 13:40:16 [0m1712662816.736763 [PHY]   pack_ul_tti_request SFN/Slot:968.19
avril 09 13:40:16 [0m1712662816.738027 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 969/0 
avril 09 13:40:16 [0m1712662816.744603 [NR_MAC]   (968/17)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.746936 [NR_MAC]   pucch_acknack  969. 7 Scheduling pucch reception in  969. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.746944 [PHY]   pack_ul_tti_request SFN/Slot:969.7
avril 09 13:40:16 [0m1712662816.746951 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.757852 [NR_MAC]   (969/7)uci_01->pduBitmap:3
avril 09 13:40:16 [0m1712662816.760087 [NR_MAC]     969.17 Scheduling pucch reception in  969.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.760094 [PHY]   pack_ul_tti_request SFN/Slot:969.17
avril 09 13:40:16 [0m1712662816.760096 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.761272 [PHY]   pack_ul_tti_request SFN/Slot:969.18
avril 09 13:40:16 [0m1712662816.762595 [PHY]   pack_ul_tti_request SFN/Slot:969.19
avril 09 13:40:16 [0m1712662816.770158 [NR_MAC]   (969/17)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.772447 [NR_MAC]     970. 7 Scheduling pucch reception in  970. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.772456 [PHY]   pack_ul_tti_request SFN/Slot:970.7
avril 09 13:40:16 [0m1712662816.772459 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.783481 [NR_MAC]   (970/7)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.785867 [NR_MAC]     970.17 Scheduling pucch reception in  970.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.785877 [PHY]   pack_ul_tti_request SFN/Slot:970.17
avril 09 13:40:16 [0m1712662816.785880 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.787015 [PHY]   pack_ul_tti_request SFN/Slot:970.18
avril 09 13:40:16 [0m1712662816.788145 [PHY]   pack_ul_tti_request SFN/Slot:970.19
avril 09 13:40:16 [0m1712662816.795904 [NR_MAC]   (970/17)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.798161 [NR_MAC]     971. 7 Scheduling pucch reception in  971. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.798168 [PHY]   pack_ul_tti_request SFN/Slot:971.7
avril 09 13:40:16 [0m1712662816.798171 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.809106 [NR_MAC]   (971/7)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.811503 [NR_MAC]     971.17 Scheduling pucch reception in  971.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.811524 [PHY]   pack_ul_tti_request SFN/Slot:971.17
avril 09 13:40:16 [0m1712662816.811527 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.812613 [PHY]   pack_ul_tti_request SFN/Slot:971.18
avril 09 13:40:16 [0m1712662816.813900 [PHY]   pack_ul_tti_request SFN/Slot:971.19
avril 09 13:40:16 [0m1712662816.821553 [NR_MAC]   (971/17)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.823894 [NR_MAC]     972. 7 Scheduling pucch reception in  972. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.823904 [PHY]   pack_ul_tti_request SFN/Slot:972.7
avril 09 13:40:16 [0m1712662816.823908 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.835010 [NR_MAC]   (972/7)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.837643 [NR_MAC]     972.17 Scheduling pucch reception in  972.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.837667 [PHY]   pack_ul_tti_request SFN/Slot:972.17
avril 09 13:40:16 [0m1712662816.837669 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.838778 [PHY]   pack_ul_tti_request SFN/Slot:972.18
avril 09 13:40:16 [0m1712662816.839923 [PHY]   pack_ul_tti_request SFN/Slot:972.19
avril 09 13:40:16 [0m1712662816.847310 [NR_MAC]   (972/17)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.849901 [NR_MAC]     973. 7 Scheduling pucch reception in  973. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.849909 [PHY]   pack_ul_tti_request SFN/Slot:973.7
avril 09 13:40:16 [0m1712662816.849912 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.861046 [NR_MAC]   (973/7)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.863474 [NR_MAC]     973.17 Scheduling pucch reception in  973.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.863480 [PHY]   pack_ul_tti_request SFN/Slot:973.17
avril 09 13:40:16 [0m1712662816.863482 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.864730 [PHY]   pack_ul_tti_request SFN/Slot:973.18
avril 09 13:40:16 [0m1712662816.866029 [PHY]   pack_ul_tti_request SFN/Slot:973.19
avril 09 13:40:16 [0m1712662816.873760 [NR_MAC]   (973/17)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.875939 [NR_MAC]     974. 7 Scheduling pucch reception in  974. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.875946 [PHY]   pack_ul_tti_request SFN/Slot:974.7
avril 09 13:40:16 [0m1712662816.875949 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.887328 [NR_MAC]   (974/7)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.889769 [NR_MAC]     974.17 Scheduling pucch reception in  974.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.889775 [PHY]   pack_ul_tti_request SFN/Slot:974.17
avril 09 13:40:16 [0m1712662816.889777 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.890877 [PHY]   pack_ul_tti_request SFN/Slot:974.18
avril 09 13:40:16 [0m1712662816.892016 [PHY]   pack_ul_tti_request SFN/Slot:974.19
avril 09 13:40:16 [0m1712662816.900031 [NR_MAC]   (974/17)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.902326 [NR_MAC]     975. 7 Scheduling pucch reception in  975. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.902355 [PHY]   pack_ul_tti_request SFN/Slot:975.7
avril 09 13:40:16 [0m1712662816.902367 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.913266 [NR_MAC]   (975/7)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.915734 [NR_MAC]     975.17 Scheduling pucch reception in  975.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.915739 [PHY]   pack_ul_tti_request SFN/Slot:975.17
avril 09 13:40:16 [0m1712662816.915741 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.916883 [PHY]   pack_ul_tti_request SFN/Slot:975.18
avril 09 13:40:16 [0m1712662816.917988 [PHY]   pack_ul_tti_request SFN/Slot:975.19
avril 09 13:40:16 [0m1712662816.925818 [NR_MAC]   (975/17)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.928254 [NR_MAC]     976. 7 Scheduling pucch reception in  976. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.928267 [PHY]   pack_ul_tti_request SFN/Slot:976.7
avril 09 13:40:16 [0m1712662816.928270 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.930601 [NR_MAC]     976. 8 Scheduling pucch reception in  976. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:16 [0m1712662816.930647 [PHY]   pack_ul_tti_request SFN/Slot:976.8
avril 09 13:40:16 [0m1712662816.930660 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:16 [0m1712662816.939323 [NR_MAC]   (976/7)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.941859 [NR_MAC]     976.17 Scheduling pucch reception in  976.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.941883 [PHY]   pack_ul_tti_request SFN/Slot:976.17
avril 09 13:40:16 [0m1712662816.941885 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.942834 [PHY]   pack_ul_tti_request SFN/Slot:976.18
avril 09 13:40:16 [0m1712662816.944028 [PHY]   pack_ul_tti_request SFN/Slot:976.19
avril 09 13:40:16 [0m1712662816.951693 [NR_MAC]   (976/17)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.954008 [NR_MAC]     977. 7 Scheduling pucch reception in  977. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.954017 [PHY]   pack_ul_tti_request SFN/Slot:977.7
avril 09 13:40:16 [0m1712662816.954020 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.965079 [NR_MAC]   (977/7)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.967696 [NR_MAC]     977.17 Scheduling pucch reception in  977.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.967731 [PHY]   pack_ul_tti_request SFN/Slot:977.17
avril 09 13:40:16 [0m1712662816.967743 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.968912 [PHY]   pack_ul_tti_request SFN/Slot:977.18
avril 09 13:40:16 [0m1712662816.970036 [PHY]   pack_ul_tti_request SFN/Slot:977.19
avril 09 13:40:16 [0m1712662816.977857 [NR_MAC]   (977/17)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.980152 [NR_MAC]     978. 7 Scheduling pucch reception in  978. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.980160 [PHY]   pack_ul_tti_request SFN/Slot:978.7
avril 09 13:40:16 [0m1712662816.980163 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.991064 [NR_MAC]   (978/7)uci_01->pduBitmap:1
avril 09 13:40:16 [0m1712662816.993379 [NR_MAC]     978.17 Scheduling pucch reception in  978.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:16 [0m1712662816.993387 [PHY]   pack_ul_tti_request SFN/Slot:978.17
avril 09 13:40:16 [0m1712662816.993390 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:16 [0m1712662816.994591 [PHY]   pack_ul_tti_request SFN/Slot:978.18
avril 09 13:40:16 [0m1712662816.995897 [PHY]   pack_ul_tti_request SFN/Slot:978.19
avril 09 13:40:16 [0m1712662816.997023 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 979/0 
avril 09 13:40:16 [0m1712662817.003416 [NR_MAC]   (978/17)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.005828 [NR_MAC]   pucch_acknack  979. 7 Scheduling pucch reception in  979. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.005837 [PHY]   pack_ul_tti_request SFN/Slot:979.7
avril 09 13:40:17 [0m1712662817.005840 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.016878 [NR_MAC]   (979/7)uci_01->pduBitmap:3
avril 09 13:40:17 [0m1712662817.019103 [NR_MAC]     979.17 Scheduling pucch reception in  979.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.019115 [PHY]   pack_ul_tti_request SFN/Slot:979.17
avril 09 13:40:17 [0m1712662817.019118 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.020281 [PHY]   pack_ul_tti_request SFN/Slot:979.18
avril 09 13:40:17 [0m1712662817.021489 [PHY]   pack_ul_tti_request SFN/Slot:979.19
avril 09 13:40:17 [0m1712662817.029218 [NR_MAC]   (979/17)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.031867 [NR_MAC]     980. 7 Scheduling pucch reception in  980. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.031875 [PHY]   pack_ul_tti_request SFN/Slot:980.7
avril 09 13:40:17 [0m1712662817.031879 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.042380 [NR_MAC]   (980/7)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.044972 [NR_MAC]     980.17 Scheduling pucch reception in  980.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.044980 [PHY]   pack_ul_tti_request SFN/Slot:980.17
avril 09 13:40:17 [0m1712662817.044982 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.046112 [PHY]   pack_ul_tti_request SFN/Slot:980.18
avril 09 13:40:17 [0m1712662817.047301 [PHY]   pack_ul_tti_request SFN/Slot:980.19
avril 09 13:40:17 [0m1712662817.055168 [NR_MAC]   (980/17)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.057522 [NR_MAC]     981. 7 Scheduling pucch reception in  981. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.057533 [PHY]   pack_ul_tti_request SFN/Slot:981.7
avril 09 13:40:17 [0m1712662817.057536 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.068653 [NR_MAC]   (981/7)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.071007 [NR_MAC]     981.17 Scheduling pucch reception in  981.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.071015 [PHY]   pack_ul_tti_request SFN/Slot:981.17
avril 09 13:40:17 [0m1712662817.071018 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.072078 [PHY]   pack_ul_tti_request SFN/Slot:981.18
avril 09 13:40:17 [0m1712662817.073229 [PHY]   pack_ul_tti_request SFN/Slot:981.19
avril 09 13:40:17 [0m1712662817.081145 [NR_MAC]   (981/17)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.083625 [NR_MAC]     982. 7 Scheduling pucch reception in  982. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.083670 [PHY]   pack_ul_tti_request SFN/Slot:982.7
avril 09 13:40:17 [0m1712662817.083696 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.094394 [NR_MAC]   (982/7)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.096890 [NR_MAC]     982.17 Scheduling pucch reception in  982.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.096898 [PHY]   pack_ul_tti_request SFN/Slot:982.17
avril 09 13:40:17 [0m1712662817.096900 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.097966 [PHY]   pack_ul_tti_request SFN/Slot:982.18
avril 09 13:40:17 [0m1712662817.099086 [PHY]   pack_ul_tti_request SFN/Slot:982.19
avril 09 13:40:17 [0m1712662817.106597 [NR_MAC]   (982/17)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.108966 [NR_MAC]     983. 7 Scheduling pucch reception in  983. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.108975 [PHY]   pack_ul_tti_request SFN/Slot:983.7
avril 09 13:40:17 [0m1712662817.108977 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.119953 [NR_MAC]   (983/7)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.122437 [NR_MAC]     983.17 Scheduling pucch reception in  983.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.122441 [PHY]   pack_ul_tti_request SFN/Slot:983.17
avril 09 13:40:17 [0m1712662817.122442 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.123631 [PHY]   pack_ul_tti_request SFN/Slot:983.18
avril 09 13:40:17 [0m1712662817.124958 [PHY]   pack_ul_tti_request SFN/Slot:983.19
avril 09 13:40:17 [0m1712662817.132880 [NR_MAC]   (983/17)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.135251 [NR_MAC]     984. 7 Scheduling pucch reception in  984. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.135258 [PHY]   pack_ul_tti_request SFN/Slot:984.7
avril 09 13:40:17 [0m1712662817.135260 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.137624 [NR_MAC]     984. 8 Scheduling pucch reception in  984. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:17 [0m1712662817.137655 [PHY]   pack_ul_tti_request SFN/Slot:984.8
avril 09 13:40:17 [0m1712662817.137667 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:17 [0m1712662817.146540 [NR_MAC]   (984/7)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.148947 [NR_MAC]     984.17 Scheduling pucch reception in  984.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.148959 [PHY]   pack_ul_tti_request SFN/Slot:984.17
avril 09 13:40:17 [0m1712662817.148962 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.150002 [PHY]   pack_ul_tti_request SFN/Slot:984.18
avril 09 13:40:17 [0m1712662817.151158 [PHY]   pack_ul_tti_request SFN/Slot:984.19
avril 09 13:40:17 [0m1712662817.159121 [NR_MAC]   (984/17)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.161495 [NR_MAC]     985. 7 Scheduling pucch reception in  985. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.161511 [PHY]   pack_ul_tti_request SFN/Slot:985.7
avril 09 13:40:17 [0m1712662817.161513 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.172280 [NR_MAC]   (985/7)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.174889 [NR_MAC]     985.17 Scheduling pucch reception in  985.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.174903 [PHY]   pack_ul_tti_request SFN/Slot:985.17
avril 09 13:40:17 [0m1712662817.174906 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.175931 [PHY]   pack_ul_tti_request SFN/Slot:985.18
avril 09 13:40:17 [0m1712662817.177054 [PHY]   pack_ul_tti_request SFN/Slot:985.19
avril 09 13:40:17 [0m1712662817.184978 [NR_MAC]   (985/17)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.187455 [NR_MAC]     986. 7 Scheduling pucch reception in  986. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.187482 [PHY]   pack_ul_tti_request SFN/Slot:986.7
avril 09 13:40:17 [0m1712662817.187485 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.198476 [NR_MAC]   (986/7)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.200937 [NR_MAC]     986.17 Scheduling pucch reception in  986.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.200945 [PHY]   pack_ul_tti_request SFN/Slot:986.17
avril 09 13:40:17 [0m1712662817.200947 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.202042 [PHY]   pack_ul_tti_request SFN/Slot:986.18
avril 09 13:40:17 [0m1712662817.203155 [PHY]   pack_ul_tti_request SFN/Slot:986.19
avril 09 13:40:17 [0m1712662817.210926 [NR_MAC]   (986/17)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.213211 [NR_MAC]     987. 7 Scheduling pucch reception in  987. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.213241 [PHY]   pack_ul_tti_request SFN/Slot:987.7
avril 09 13:40:17 [0m1712662817.213244 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.224178 [NR_MAC]   (987/7)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.226839 [NR_MAC]     987.17 Scheduling pucch reception in  987.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.226869 [PHY]   pack_ul_tti_request SFN/Slot:987.17
avril 09 13:40:17 [0m1712662817.226872 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.227921 [PHY]   pack_ul_tti_request SFN/Slot:987.18
avril 09 13:40:17 [0m1712662817.229050 [PHY]   pack_ul_tti_request SFN/Slot:987.19
avril 09 13:40:17 [0m1712662817.236824 [NR_MAC]   (987/17)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.239160 [NR_MAC]     988. 7 Scheduling pucch reception in  988. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.239167 [PHY]   pack_ul_tti_request SFN/Slot:988.7
avril 09 13:40:17 [0m1712662817.239170 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.250352 [NR_MAC]   (988/7)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.252813 [NR_MAC]     988.17 Scheduling pucch reception in  988.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.252824 [PHY]   pack_ul_tti_request SFN/Slot:988.17
avril 09 13:40:17 [0m1712662817.252827 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.253908 [PHY]   pack_ul_tti_request SFN/Slot:988.18
avril 09 13:40:17 [0m1712662817.255226 [PHY]   pack_ul_tti_request SFN/Slot:988.19
avril 09 13:40:17 [0m1712662817.256485 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 989/0 
avril 09 13:40:17 [0m1712662817.263069 [NR_MAC]   (988/17)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.265570 [NR_MAC]   pucch_acknack  989. 7 Scheduling pucch reception in  989. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.265578 [PHY]   pack_ul_tti_request SFN/Slot:989.7
avril 09 13:40:17 [0m1712662817.265581 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.276081 [NR_MAC]   (989/7)uci_01->pduBitmap:3
avril 09 13:40:17 [0m1712662817.278535 [NR_MAC]     989.17 Scheduling pucch reception in  989.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.278551 [PHY]   pack_ul_tti_request SFN/Slot:989.17
avril 09 13:40:17 [0m1712662817.278554 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.279699 [PHY]   pack_ul_tti_request SFN/Slot:989.18
avril 09 13:40:17 [0m1712662817.280771 [PHY]   pack_ul_tti_request SFN/Slot:989.19
avril 09 13:40:17 [0m1712662817.288377 [NR_MAC]   (989/17)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.290836 [NR_MAC]     990. 7 Scheduling pucch reception in  990. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.290844 [PHY]   pack_ul_tti_request SFN/Slot:990.7
avril 09 13:40:17 [0m1712662817.290847 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.301969 [NR_MAC]   (990/7)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.304156 [NR_MAC]     990.17 Scheduling pucch reception in  990.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.304164 [PHY]   pack_ul_tti_request SFN/Slot:990.17
avril 09 13:40:17 [0m1712662817.304166 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.305408 [PHY]   pack_ul_tti_request SFN/Slot:990.18
avril 09 13:40:17 [0m1712662817.306593 [PHY]   pack_ul_tti_request SFN/Slot:990.19
avril 09 13:40:17 [0m1712662817.314316 [NR_MAC]   (990/17)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.316604 [NR_MAC]     991. 7 Scheduling pucch reception in  991. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.316611 [PHY]   pack_ul_tti_request SFN/Slot:991.7
avril 09 13:40:17 [0m1712662817.316613 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.327920 [NR_MAC]   (991/7)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.330259 [NR_MAC]     991.17 Scheduling pucch reception in  991.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.330265 [PHY]   pack_ul_tti_request SFN/Slot:991.17
avril 09 13:40:17 [0m1712662817.330267 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.331490 [PHY]   pack_ul_tti_request SFN/Slot:991.18
avril 09 13:40:17 [0m1712662817.332812 [PHY]   pack_ul_tti_request SFN/Slot:991.19
avril 09 13:40:17 [0m1712662817.340700 [NR_MAC]   (991/17)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.341995 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 992/6 
avril 09 13:40:17 [0m1712662817.343050 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 992/7 
avril 09 13:40:17 [0m1712662817.343056 [NR_MAC]     992. 7 Scheduling pucch reception in  992. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.343070 [PHY]   pack_ul_tti_request SFN/Slot:992.7
avril 09 13:40:17 [0m1712662817.343073 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.345107 [NR_MAC]     992. 8 Scheduling pucch reception in  992. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:17 [0m1712662817.345116 [PHY]   pack_ul_tti_request SFN/Slot:992.8
avril 09 13:40:17 [0m1712662817.345117 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:17 [0m1712662817.354118 [NR_MAC]   (992/7)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.356670 [NR_MAC]   pucch_acknack  992.17 Scheduling pucch reception in  992.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.356678 [PHY]   pack_ul_tti_request SFN/Slot:992.17
avril 09 13:40:17 [0m1712662817.356681 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.357878 [PHY]   pack_ul_tti_request SFN/Slot:992.18
avril 09 13:40:17 [0m1712662817.359041 [PHY]   pack_ul_tti_request SFN/Slot:992.19
avril 09 13:40:17 [0m1712662817.366711 [NR_MAC]   (992/17)uci_01->pduBitmap:3
avril 09 13:40:17 [0m1712662817.369088 [NR_MAC]     993. 7 Scheduling pucch reception in  993. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.369098 [PHY]   pack_ul_tti_request SFN/Slot:993.7
avril 09 13:40:17 [0m1712662817.369102 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.380566 [NR_MAC]   (993/7)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.382941 [NR_MAC]     993.17 Scheduling pucch reception in  993.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.382950 [PHY]   pack_ul_tti_request SFN/Slot:993.17
avril 09 13:40:17 [0m1712662817.382954 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.384027 [PHY]   pack_ul_tti_request SFN/Slot:993.18
avril 09 13:40:17 [0m1712662817.385163 [PHY]   pack_ul_tti_request SFN/Slot:993.19
avril 09 13:40:17 [0m1712662817.392934 [NR_MAC]   (993/17)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.395502 [NR_MAC]     994. 7 Scheduling pucch reception in  994. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.395510 [PHY]   pack_ul_tti_request SFN/Slot:994.7
avril 09 13:40:17 [0m1712662817.395513 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.406357 [NR_MAC]   (994/7)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.408897 [NR_MAC]     994.17 Scheduling pucch reception in  994.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.408904 [PHY]   pack_ul_tti_request SFN/Slot:994.17
avril 09 13:40:17 [0m1712662817.408906 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.410033 [PHY]   pack_ul_tti_request SFN/Slot:994.18
avril 09 13:40:17 [0m1712662817.411208 [PHY]   pack_ul_tti_request SFN/Slot:994.19
avril 09 13:40:17 [0m1712662817.419097 [NR_MAC]   (994/17)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.421495 [NR_MAC]     995. 7 Scheduling pucch reception in  995. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.421500 [PHY]   pack_ul_tti_request SFN/Slot:995.7
avril 09 13:40:17 [0m1712662817.421502 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.432864 [NR_MAC]   (995/7)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.435144 [NR_MAC]     995.17 Scheduling pucch reception in  995.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.435158 [PHY]   pack_ul_tti_request SFN/Slot:995.17
avril 09 13:40:17 [0m1712662817.435160 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.436277 [PHY]   pack_ul_tti_request SFN/Slot:995.18
avril 09 13:40:17 [0m1712662817.437555 [PHY]   pack_ul_tti_request SFN/Slot:995.19
avril 09 13:40:17 [0m1712662817.445264 [NR_MAC]   (995/17)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.447759 [NR_MAC]     996. 7 Scheduling pucch reception in  996. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.447764 [PHY]   pack_ul_tti_request SFN/Slot:996.7
avril 09 13:40:17 [0m1712662817.447766 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.459125 [NR_MAC]   (996/7)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.461518 [NR_MAC]     996.17 Scheduling pucch reception in  996.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.461545 [PHY]   pack_ul_tti_request SFN/Slot:996.17
avril 09 13:40:17 [0m1712662817.461556 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.462816 [PHY]   pack_ul_tti_request SFN/Slot:996.18
avril 09 13:40:17 [0m1712662817.463943 [PHY]   pack_ul_tti_request SFN/Slot:996.19
avril 09 13:40:17 [0m1712662817.471850 [NR_MAC]   (996/17)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.474079 [NR_MAC]     997. 7 Scheduling pucch reception in  997. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.474095 [PHY]   pack_ul_tti_request SFN/Slot:997.7
avril 09 13:40:17 [0m1712662817.474096 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.485124 [NR_MAC]   (997/7)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.487798 [NR_MAC]     997.17 Scheduling pucch reception in  997.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.487808 [PHY]   pack_ul_tti_request SFN/Slot:997.17
avril 09 13:40:17 [0m1712662817.487811 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.488917 [PHY]   pack_ul_tti_request SFN/Slot:997.18
avril 09 13:40:17 [0m1712662817.490076 [PHY]   pack_ul_tti_request SFN/Slot:997.19
avril 09 13:40:17 [0m1712662817.498066 [NR_MAC]   (997/17)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.500509 [NR_MAC]     998. 7 Scheduling pucch reception in  998. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.500518 [PHY]   pack_ul_tti_request SFN/Slot:998.7
avril 09 13:40:17 [0m1712662817.500520 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.511509 [NR_MAC]   (998/7)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.513891 [NR_MAC]     998.17 Scheduling pucch reception in  998.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.513898 [PHY]   pack_ul_tti_request SFN/Slot:998.17
avril 09 13:40:17 [0m1712662817.513901 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.515012 [PHY]   pack_ul_tti_request SFN/Slot:998.18
avril 09 13:40:17 [0m1712662817.516121 [PHY]   pack_ul_tti_request SFN/Slot:998.19
avril 09 13:40:17 [0m1712662817.517222 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 999/0 
avril 09 13:40:17 [0m1712662817.523981 [NR_MAC]   (998/17)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.526435 [NR_MAC]   pucch_acknack  999. 7 Scheduling pucch reception in  999. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.526443 [PHY]   pack_ul_tti_request SFN/Slot:999.7
avril 09 13:40:17 [0m1712662817.526453 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.538147 [NR_MAC]   (999/7)uci_01->pduBitmap:3
avril 09 13:40:17 [0m1712662817.540854 [NR_MAC]     999.17 Scheduling pucch reception in  999.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.540861 [PHY]   pack_ul_tti_request SFN/Slot:999.17
avril 09 13:40:17 [0m1712662817.540862 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.541919 [PHY]   pack_ul_tti_request SFN/Slot:999.18
avril 09 13:40:17 [0m1712662817.543108 [PHY]   pack_ul_tti_request SFN/Slot:999.19
avril 09 13:40:17 [0m1712662817.550997 [NR_MAC]   (999/17)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.553649 [NR_MAC]    1000. 7 Scheduling pucch reception in 1000. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.553656 [PHY]   pack_ul_tti_request SFN/Slot:1000.7
avril 09 13:40:17 [0m1712662817.553658 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.555819 [NR_MAC]    1000. 8 Scheduling pucch reception in 1000. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:17 [0m1712662817.555822 [PHY]   pack_ul_tti_request SFN/Slot:1000.8
avril 09 13:40:17 [0m1712662817.555823 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:17 [0m1712662817.565069 [NR_MAC]   (1000/7)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.567672 [NR_MAC]    1000.17 Scheduling pucch reception in 1000.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.567679 [PHY]   pack_ul_tti_request SFN/Slot:1000.17
avril 09 13:40:17 [0m1712662817.567681 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.568771 [PHY]   pack_ul_tti_request SFN/Slot:1000.18
avril 09 13:40:17 [0m1712662817.570017 [PHY]   pack_ul_tti_request SFN/Slot:1000.19
avril 09 13:40:17 [0m1712662817.577828 [NR_MAC]   (1000/17)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.580490 [NR_MAC]    1001. 7 Scheduling pucch reception in 1001. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.580494 [PHY]   pack_ul_tti_request SFN/Slot:1001.7
avril 09 13:40:17 [0m1712662817.580496 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.591307 [NR_MAC]   (1001/7)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.593944 [NR_MAC]    1001.17 Scheduling pucch reception in 1001.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.593952 [PHY]   pack_ul_tti_request SFN/Slot:1001.17
avril 09 13:40:17 [0m1712662817.593955 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.595041 [PHY]   pack_ul_tti_request SFN/Slot:1001.18
avril 09 13:40:17 [0m1712662817.596252 [PHY]   pack_ul_tti_request SFN/Slot:1001.19
avril 09 13:40:17 [0m1712662817.603925 [NR_MAC]   (1001/17)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.606124 [NR_MAC]    1002. 7 Scheduling pucch reception in 1002. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.606128 [PHY]   pack_ul_tti_request SFN/Slot:1002.7
avril 09 13:40:17 [0m1712662817.606130 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.617281 [NR_MAC]   (1002/7)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.619890 [NR_MAC]    1002.17 Scheduling pucch reception in 1002.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.619897 [PHY]   pack_ul_tti_request SFN/Slot:1002.17
avril 09 13:40:17 [0m1712662817.619899 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.620968 [PHY]   pack_ul_tti_request SFN/Slot:1002.18
avril 09 13:40:17 [0m1712662817.622211 [PHY]   pack_ul_tti_request SFN/Slot:1002.19
avril 09 13:40:17 [0m1712662817.630125 [NR_MAC]   (1002/17)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.632682 [NR_MAC]    1003. 7 Scheduling pucch reception in 1003. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.632711 [PHY]   pack_ul_tti_request SFN/Slot:1003.7
avril 09 13:40:17 [0m1712662817.632721 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.643861 [NR_MAC]   (1003/7)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.646053 [NR_MAC]    1003.17 Scheduling pucch reception in 1003.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.646094 [PHY]   pack_ul_tti_request SFN/Slot:1003.17
avril 09 13:40:17 [0m1712662817.646097 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.647283 [PHY]   pack_ul_tti_request SFN/Slot:1003.18
avril 09 13:40:17 [0m1712662817.648537 [PHY]   pack_ul_tti_request SFN/Slot:1003.19
avril 09 13:40:17 [0m1712662817.656110 [NR_MAC]   (1003/17)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.658701 [NR_MAC]    1004. 7 Scheduling pucch reception in 1004. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.658709 [PHY]   pack_ul_tti_request SFN/Slot:1004.7
avril 09 13:40:17 [0m1712662817.658712 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.670001 [NR_MAC]   (1004/7)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.672348 [NR_MAC]    1004.17 Scheduling pucch reception in 1004.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.672354 [PHY]   pack_ul_tti_request SFN/Slot:1004.17
avril 09 13:40:17 [0m1712662817.672356 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.673563 [PHY]   pack_ul_tti_request SFN/Slot:1004.18
avril 09 13:40:17 [0m1712662817.674886 [PHY]   pack_ul_tti_request SFN/Slot:1004.19
avril 09 13:40:17 [0m1712662817.682359 [NR_MAC]   (1004/17)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.684902 [NR_MAC]    1005. 7 Scheduling pucch reception in 1005. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.684908 [PHY]   pack_ul_tti_request SFN/Slot:1005.7
avril 09 13:40:17 [0m1712662817.684912 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.695942 [NR_MAC]   (1005/7)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.698265 [NR_MAC]    1005.17 Scheduling pucch reception in 1005.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.698271 [PHY]   pack_ul_tti_request SFN/Slot:1005.17
avril 09 13:40:17 [0m1712662817.698272 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.699416 [PHY]   pack_ul_tti_request SFN/Slot:1005.18
avril 09 13:40:17 [0m1712662817.700652 [PHY]   pack_ul_tti_request SFN/Slot:1005.19
avril 09 13:40:17 [0m1712662817.708035 [NR_MAC]   (1005/17)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.710610 [NR_MAC]    1006. 7 Scheduling pucch reception in 1006. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.710642 [PHY]   pack_ul_tti_request SFN/Slot:1006.7
avril 09 13:40:17 [0m1712662817.710644 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.722051 [NR_MAC]   (1006/7)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.724472 [NR_MAC]    1006.17 Scheduling pucch reception in 1006.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.724477 [PHY]   pack_ul_tti_request SFN/Slot:1006.17
avril 09 13:40:17 [0m1712662817.724478 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.725647 [PHY]   pack_ul_tti_request SFN/Slot:1006.18
avril 09 13:40:17 [0m1712662817.726904 [PHY]   pack_ul_tti_request SFN/Slot:1006.19
avril 09 13:40:17 [0m1712662817.734407 [NR_MAC]   (1006/17)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.736895 [NR_MAC]    1007. 7 Scheduling pucch reception in 1007. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.736899 [PHY]   pack_ul_tti_request SFN/Slot:1007.7
avril 09 13:40:17 [0m1712662817.736901 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.747957 [NR_MAC]   (1007/7)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.750447 [NR_MAC]    1007.17 Scheduling pucch reception in 1007.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.750454 [PHY]   pack_ul_tti_request SFN/Slot:1007.17
avril 09 13:40:17 [0m1712662817.750456 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.751616 [PHY]   pack_ul_tti_request SFN/Slot:1007.18
avril 09 13:40:17 [0m1712662817.752872 [PHY]   pack_ul_tti_request SFN/Slot:1007.19
avril 09 13:40:17 [0m1712662817.760440 [NR_MAC]   (1007/17)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.763035 [NR_MAC]    1008. 7 Scheduling pucch reception in 1008. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.763044 [PHY]   pack_ul_tti_request SFN/Slot:1008.7
avril 09 13:40:17 [0m1712662817.763048 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.765157 [NR_MAC]    1008. 8 Scheduling pucch reception in 1008. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:17 [0m1712662817.765165 [PHY]   pack_ul_tti_request SFN/Slot:1008.8
avril 09 13:40:17 [0m1712662817.765167 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:17 [0m1712662817.774077 [NR_MAC]   (1008/7)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.776479 [NR_MAC]    1008.17 Scheduling pucch reception in 1008.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.776505 [PHY]   pack_ul_tti_request SFN/Slot:1008.17
avril 09 13:40:17 [0m1712662817.776507 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.777719 [PHY]   pack_ul_tti_request SFN/Slot:1008.18
avril 09 13:40:17 [0m1712662817.778859 [PHY]   pack_ul_tti_request SFN/Slot:1008.19
avril 09 13:40:17 [0m1712662817.779964 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 1009/0 
avril 09 13:40:17 [0m1712662817.786504 [NR_MAC]   (1008/17)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.788946 [NR_MAC]   pucch_acknack 1009. 7 Scheduling pucch reception in 1009. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.788951 [PHY]   pack_ul_tti_request SFN/Slot:1009.7
avril 09 13:40:17 [0m1712662817.788954 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.800044 [NR_MAC]   (1009/7)uci_01->pduBitmap:3
avril 09 13:40:17 [0m1712662817.802527 [NR_MAC]    1009.17 Scheduling pucch reception in 1009.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.802533 [PHY]   pack_ul_tti_request SFN/Slot:1009.17
avril 09 13:40:17 [0m1712662817.802534 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.803750 [PHY]   pack_ul_tti_request SFN/Slot:1009.18
avril 09 13:40:17 [0m1712662817.804970 [PHY]   pack_ul_tti_request SFN/Slot:1009.19
avril 09 13:40:17 [0m1712662817.812977 [NR_MAC]   (1009/17)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.815420 [NR_MAC]    1010. 7 Scheduling pucch reception in 1010. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.815428 [PHY]   pack_ul_tti_request SFN/Slot:1010.7
avril 09 13:40:17 [0m1712662817.815432 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.826837 [NR_MAC]   (1010/7)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.829128 [NR_MAC]    1010.17 Scheduling pucch reception in 1010.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.829135 [PHY]   pack_ul_tti_request SFN/Slot:1010.17
avril 09 13:40:17 [0m1712662817.829137 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.830396 [PHY]   pack_ul_tti_request SFN/Slot:1010.18
avril 09 13:40:17 [0m1712662817.831643 [PHY]   pack_ul_tti_request SFN/Slot:1010.19
avril 09 13:40:17 [0m1712662817.839157 [NR_MAC]   (1010/17)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.841804 [NR_MAC]    1011. 7 Scheduling pucch reception in 1011. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.841851 [PHY]   pack_ul_tti_request SFN/Slot:1011.7
avril 09 13:40:17 [0m1712662817.841867 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.853111 [NR_MAC]   (1011/7)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.855650 [NR_MAC]    1011.17 Scheduling pucch reception in 1011.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.855683 [PHY]   pack_ul_tti_request SFN/Slot:1011.17
avril 09 13:40:17 [0m1712662817.855695 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.856900 [PHY]   pack_ul_tti_request SFN/Slot:1011.18
avril 09 13:40:17 [0m1712662817.858055 [PHY]   pack_ul_tti_request SFN/Slot:1011.19
avril 09 13:40:17 [0m1712662817.865967 [NR_MAC]   (1011/17)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.868418 [NR_MAC]    1012. 7 Scheduling pucch reception in 1012. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.868428 [PHY]   pack_ul_tti_request SFN/Slot:1012.7
avril 09 13:40:17 [0m1712662817.868431 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.879859 [NR_MAC]   (1012/7)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.882353 [NR_MAC]    1012.17 Scheduling pucch reception in 1012.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.882363 [PHY]   pack_ul_tti_request SFN/Slot:1012.17
avril 09 13:40:17 [0m1712662817.882365 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.883565 [PHY]   pack_ul_tti_request SFN/Slot:1012.18
avril 09 13:40:17 [0m1712662817.884867 [PHY]   pack_ul_tti_request SFN/Slot:1012.19
avril 09 13:40:17 [0m1712662817.892801 [NR_MAC]   (1012/17)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.895189 [NR_MAC]    1013. 7 Scheduling pucch reception in 1013. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.895236 [PHY]   pack_ul_tti_request SFN/Slot:1013.7
avril 09 13:40:17 [0m1712662817.895238 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.906501 [NR_MAC]   (1013/7)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.908841 [NR_MAC]    1013.17 Scheduling pucch reception in 1013.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.908849 [PHY]   pack_ul_tti_request SFN/Slot:1013.17
avril 09 13:40:17 [0m1712662817.908851 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.909942 [PHY]   pack_ul_tti_request SFN/Slot:1013.18
avril 09 13:40:17 [0m1712662817.911234 [PHY]   pack_ul_tti_request SFN/Slot:1013.19
avril 09 13:40:17 [0m1712662817.918848 [NR_MAC]   (1013/17)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.921161 [NR_MAC]    1014. 7 Scheduling pucch reception in 1014. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.921169 [PHY]   pack_ul_tti_request SFN/Slot:1014.7
avril 09 13:40:17 [0m1712662817.921173 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.932496 [NR_MAC]   (1014/7)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.934958 [NR_MAC]    1014.17 Scheduling pucch reception in 1014.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.934964 [PHY]   pack_ul_tti_request SFN/Slot:1014.17
avril 09 13:40:17 [0m1712662817.934994 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.936122 [PHY]   pack_ul_tti_request SFN/Slot:1014.18
avril 09 13:40:17 [0m1712662817.937425 [PHY]   pack_ul_tti_request SFN/Slot:1014.19
avril 09 13:40:17 [0m1712662817.945264 [NR_MAC]   (1014/17)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.947922 [NR_MAC]    1015. 7 Scheduling pucch reception in 1015. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.947932 [PHY]   pack_ul_tti_request SFN/Slot:1015.7
avril 09 13:40:17 [0m1712662817.947936 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.959073 [NR_MAC]   (1015/7)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.961478 [NR_MAC]    1015.17 Scheduling pucch reception in 1015.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.961488 [PHY]   pack_ul_tti_request SFN/Slot:1015.17
avril 09 13:40:17 [0m1712662817.961490 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.962706 [PHY]   pack_ul_tti_request SFN/Slot:1015.18
avril 09 13:40:17 [0m1712662817.963876 [PHY]   pack_ul_tti_request SFN/Slot:1015.19
avril 09 13:40:17 [0m1712662817.971849 [NR_MAC]   (1015/17)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.974192 [NR_MAC]    1016. 7 Scheduling pucch reception in 1016. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.974200 [PHY]   pack_ul_tti_request SFN/Slot:1016.7
avril 09 13:40:17 [0m1712662817.974203 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.976318 [NR_MAC]    1016. 8 Scheduling pucch reception in 1016. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:17 [0m1712662817.976324 [PHY]   pack_ul_tti_request SFN/Slot:1016.8
avril 09 13:40:17 [0m1712662817.976325 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:17 [0m1712662817.985604 [NR_MAC]   (1016/7)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662817.987957 [NR_MAC]    1016.17 Scheduling pucch reception in 1016.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662817.987966 [PHY]   pack_ul_tti_request SFN/Slot:1016.17
avril 09 13:40:17 [0m1712662817.987968 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:17 [0m1712662817.989038 [PHY]   pack_ul_tti_request SFN/Slot:1016.18
avril 09 13:40:17 [0m1712662817.990203 [PHY]   pack_ul_tti_request SFN/Slot:1016.19
avril 09 13:40:17 [0m1712662817.997921 [NR_MAC]   (1016/17)uci_01->pduBitmap:1
avril 09 13:40:17 [0m1712662818.000300 [NR_MAC]    1017. 7 Scheduling pucch reception in 1017. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:17 [0m1712662818.000308 [PHY]   pack_ul_tti_request SFN/Slot:1017.7
avril 09 13:40:17 [0m1712662818.000312 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.011892 [NR_MAC]   (1017/7)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.014215 [NR_MAC]    1017.17 Scheduling pucch reception in 1017.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.014225 [PHY]   pack_ul_tti_request SFN/Slot:1017.17
avril 09 13:40:18 [0m1712662818.014228 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.015439 [PHY]   pack_ul_tti_request SFN/Slot:1017.18
avril 09 13:40:18 [0m1712662818.016782 [PHY]   pack_ul_tti_request SFN/Slot:1017.19
avril 09 13:40:18 [0m1712662818.024550 [NR_MAC]   (1017/17)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.027119 [NR_MAC]    1018. 7 Scheduling pucch reception in 1018. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.027124 [PHY]   pack_ul_tti_request SFN/Slot:1018.7
avril 09 13:40:18 [0m1712662818.027127 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.038362 [NR_MAC]   (1018/7)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.040744 [NR_MAC]    1018.17 Scheduling pucch reception in 1018.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.040750 [PHY]   pack_ul_tti_request SFN/Slot:1018.17
avril 09 13:40:18 [0m1712662818.040753 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.041891 [PHY]   pack_ul_tti_request SFN/Slot:1018.18
avril 09 13:40:18 [0m1712662818.043128 [PHY]   pack_ul_tti_request SFN/Slot:1018.19
avril 09 13:40:18 [0m1712662818.044365 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 1019/0 
avril 09 13:40:18 [0m1712662818.051091 [NR_MAC]   (1018/17)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.053787 [NR_MAC]   pucch_acknack 1019. 7 Scheduling pucch reception in 1019. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.053806 [PHY]   pack_ul_tti_request SFN/Slot:1019.7
avril 09 13:40:18 [0m1712662818.053809 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.065080 [NR_MAC]   (1019/7)uci_01->pduBitmap:3
avril 09 13:40:18 [0m1712662818.067672 [NR_MAC]    1019.17 Scheduling pucch reception in 1019.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.067712 [PHY]   pack_ul_tti_request SFN/Slot:1019.17
avril 09 13:40:18 [0m1712662818.067730 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.068957 [PHY]   pack_ul_tti_request SFN/Slot:1019.18
avril 09 13:40:18 [0m1712662818.070111 [PHY]   pack_ul_tti_request SFN/Slot:1019.19
avril 09 13:40:18 [0m1712662818.078056 [NR_MAC]   (1019/17)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.080710 [NR_MAC]    1020. 7 Scheduling pucch reception in 1020. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.080721 [PHY]   pack_ul_tti_request SFN/Slot:1020.7
avril 09 13:40:18 [0m1712662818.080724 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.092158 [NR_MAC]   (1020/7)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.094812 [NR_MAC]    1020.17 Scheduling pucch reception in 1020.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.094821 [PHY]   pack_ul_tti_request SFN/Slot:1020.17
avril 09 13:40:18 [0m1712662818.094825 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.095923 [PHY]   pack_ul_tti_request SFN/Slot:1020.18
avril 09 13:40:18 [0m1712662818.097046 [PHY]   pack_ul_tti_request SFN/Slot:1020.19
avril 09 13:40:18 [0m1712662818.105002 [NR_MAC]   (1020/17)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.107481 [NR_MAC]    1021. 7 Scheduling pucch reception in 1021. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.107490 [PHY]   pack_ul_tti_request SFN/Slot:1021.7
avril 09 13:40:18 [0m1712662818.107493 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.118877 [NR_MAC]   (1021/7)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.121123 [NR_MAC]    1021.17 Scheduling pucch reception in 1021.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.121128 [PHY]   pack_ul_tti_request SFN/Slot:1021.17
avril 09 13:40:18 [0m1712662818.121130 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.122461 [PHY]   pack_ul_tti_request SFN/Slot:1021.18
avril 09 13:40:18 [0m1712662818.123736 [PHY]   pack_ul_tti_request SFN/Slot:1021.19
avril 09 13:40:18 [0m1712662818.131569 [NR_MAC]   (1021/17)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.134082 [NR_MAC]    1022. 7 Scheduling pucch reception in 1022. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.134088 [PHY]   pack_ul_tti_request SFN/Slot:1022.7
avril 09 13:40:18 [0m1712662818.134091 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.145328 [NR_MAC]   (1022/7)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.147853 [NR_MAC]    1022.17 Scheduling pucch reception in 1022.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.147866 [PHY]   pack_ul_tti_request SFN/Slot:1022.17
avril 09 13:40:18 [0m1712662818.147868 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.149024 [PHY]   pack_ul_tti_request SFN/Slot:1022.18
avril 09 13:40:18 [0m1712662818.150277 [PHY]   pack_ul_tti_request SFN/Slot:1022.19
avril 09 13:40:18 [0m1712662818.158061 [NR_MAC]   (1022/17)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.160607 [NR_MAC]    1023. 7 Scheduling pucch reception in 1023. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.160613 [PHY]   pack_ul_tti_request SFN/Slot:1023.7
avril 09 13:40:18 [0m1712662818.160614 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.171958 [NR_MAC]   (1023/7)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.174384 [NR_MAC]    1023.17 Scheduling pucch reception in 1023.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.174400 [PHY]   pack_ul_tti_request SFN/Slot:1023.17
avril 09 13:40:18 [0m1712662818.174401 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.175572 [PHY]   pack_ul_tti_request SFN/Slot:1023.18
avril 09 13:40:18 [0m1712662818.176875 [PHY]   pack_ul_tti_request SFN/Slot:1023.19
avril 09 13:40:18 [0m1712662818.178077 [NR_MAC]   Frame.Slot 0.0
avril 09 13:40:18 UE RNTI fabe CU-UE-ID 1 in-sync PH 0 dB PCMAX 0 dBm, average RSRP -44 (16 meas)
avril 09 13:40:18 UE fabe: dlsch_rounds 140/1/0/0, dlsch_errors 0, pucch0_DTX 0, BLER 0.00003 MCS (0) 9
avril 09 13:40:18 UE fabe: ulsch_rounds 2553/0/0/0, ulsch_errors 0, ulsch_DTX 0, BLER 0.00002 MCS (0) 9
avril 09 13:40:18 UE fabe: MAC:    TX          17129 RX         214680 bytes
avril 09 13:40:18 UE fabe: LCID 1: TX            966 RX            282 bytes
avril 09 13:40:18 UE fabe: LCID 2: TX              0 RX              0 bytes
avril 09 13:40:18 UE fabe: LCID 4: TX           1869 RX           2037 bytes
avril 09 13:40:18 
avril 09 13:40:18 [0m1712662818.184814 [NR_MAC]   (1023/17)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.187168 [NR_MAC]       0. 7 Scheduling pucch reception in    0. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.187177 [PHY]   pack_ul_tti_request SFN/Slot:0.7
avril 09 13:40:18 [0m1712662818.187178 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.189418 [NR_MAC]       0. 8 Scheduling pucch reception in    0. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:18 [0m1712662818.189439 [PHY]   pack_ul_tti_request SFN/Slot:0.8
avril 09 13:40:18 [0m1712662818.189454 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:18 [0m1712662818.198526 [NR_MAC]   (0/7)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.200910 [NR_MAC]       0.17 Scheduling pucch reception in    0.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.200915 [PHY]   pack_ul_tti_request SFN/Slot:0.17
avril 09 13:40:18 [0m1712662818.200917 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.202089 [PHY]   pack_ul_tti_request SFN/Slot:0.18
avril 09 13:40:18 [0m1712662818.203379 [PHY]   pack_ul_tti_request SFN/Slot:0.19
avril 09 13:40:18 [0m1712662818.211063 [NR_MAC]   (0/17)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.213642 [NR_MAC]       1. 7 Scheduling pucch reception in    1. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.213651 [PHY]   pack_ul_tti_request SFN/Slot:1.7
avril 09 13:40:18 [0m1712662818.213654 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.225045 [NR_MAC]   (1/7)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.227638 [NR_MAC]       1.17 Scheduling pucch reception in    1.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.227650 [PHY]   pack_ul_tti_request SFN/Slot:1.17
avril 09 13:40:18 [0m1712662818.227652 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.228743 [PHY]   pack_ul_tti_request SFN/Slot:1.18
avril 09 13:40:18 [0m1712662818.229889 [PHY]   pack_ul_tti_request SFN/Slot:1.19
avril 09 13:40:18 [0m1712662818.237714 [NR_MAC]   (1/17)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.240102 [NR_MAC]       2. 7 Scheduling pucch reception in    2. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.240110 [PHY]   pack_ul_tti_request SFN/Slot:2.7
avril 09 13:40:18 [0m1712662818.240114 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.251184 [NR_MAC]   (2/7)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.253772 [NR_MAC]       2.17 Scheduling pucch reception in    2.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.253781 [PHY]   pack_ul_tti_request SFN/Slot:2.17
avril 09 13:40:18 [0m1712662818.253783 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.254904 [PHY]   pack_ul_tti_request SFN/Slot:2.18
avril 09 13:40:18 [0m1712662818.256092 [PHY]   pack_ul_tti_request SFN/Slot:2.19
avril 09 13:40:18 [0m1712662818.263944 [NR_MAC]   (2/17)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.266433 [NR_MAC]       3. 7 Scheduling pucch reception in    3. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.266443 [PHY]   pack_ul_tti_request SFN/Slot:3.7
avril 09 13:40:18 [0m1712662818.266445 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.278007 [NR_MAC]   (3/7)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.280500 [NR_MAC]       3.17 Scheduling pucch reception in    3.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.280506 [PHY]   pack_ul_tti_request SFN/Slot:3.17
avril 09 13:40:18 [0m1712662818.280508 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.281679 [PHY]   pack_ul_tti_request SFN/Slot:3.18
avril 09 13:40:18 [0m1712662818.282981 [PHY]   pack_ul_tti_request SFN/Slot:3.19
avril 09 13:40:18 [0m1712662818.290933 [NR_MAC]   (3/17)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.293351 [NR_MAC]       4. 7 Scheduling pucch reception in    4. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.293356 [PHY]   pack_ul_tti_request SFN/Slot:4.7
avril 09 13:40:18 [0m1712662818.293358 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.304754 [NR_MAC]   (4/7)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.307027 [NR_MAC]       4.17 Scheduling pucch reception in    4.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.307034 [PHY]   pack_ul_tti_request SFN/Slot:4.17
avril 09 13:40:18 [0m1712662818.307036 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.308134 [PHY]   pack_ul_tti_request SFN/Slot:4.18
avril 09 13:40:18 [0m1712662818.309472 [PHY]   pack_ul_tti_request SFN/Slot:4.19
avril 09 13:40:18 [0m1712662818.310798 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 5/0 
avril 09 13:40:18 [0m1712662818.317283 [NR_MAC]   (4/17)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.319855 [NR_MAC]   pucch_acknack    5. 7 Scheduling pucch reception in    5. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.319864 [PHY]   pack_ul_tti_request SFN/Slot:5.7
avril 09 13:40:18 [0m1712662818.319868 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.331084 [NR_MAC]   (5/7)uci_01->pduBitmap:3
avril 09 13:40:18 [0m1712662818.333549 [NR_MAC]       5.17 Scheduling pucch reception in    5.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.333559 [PHY]   pack_ul_tti_request SFN/Slot:5.17
avril 09 13:40:18 [0m1712662818.333562 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.334749 [PHY]   pack_ul_tti_request SFN/Slot:5.18
avril 09 13:40:18 [0m1712662818.335891 [PHY]   pack_ul_tti_request SFN/Slot:5.19
avril 09 13:40:18 [0m1712662818.343589 [NR_MAC]   (5/17)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.344895 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 6/6 
avril 09 13:40:18 [0m1712662818.345957 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 6/7 
avril 09 13:40:18 [0m1712662818.345962 [NR_MAC]       6. 7 Scheduling pucch reception in    6. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.345971 [PHY]   pack_ul_tti_request SFN/Slot:6.7
avril 09 13:40:18 [0m1712662818.345972 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.357395 [NR_MAC]   (6/7)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.359911 [NR_MAC]   pucch_acknack    6.17 Scheduling pucch reception in    6.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.359916 [PHY]   pack_ul_tti_request SFN/Slot:6.17
avril 09 13:40:18 [0m1712662818.359919 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.361025 [PHY]   pack_ul_tti_request SFN/Slot:6.18
avril 09 13:40:18 [0m1712662818.362375 [PHY]   pack_ul_tti_request SFN/Slot:6.19
avril 09 13:40:18 [0m1712662818.370274 [NR_MAC]   (6/17)uci_01->pduBitmap:3
avril 09 13:40:18 [0m1712662818.372855 [NR_MAC]       7. 7 Scheduling pucch reception in    7. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.372863 [PHY]   pack_ul_tti_request SFN/Slot:7.7
avril 09 13:40:18 [0m1712662818.372865 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.384077 [NR_MAC]   (7/7)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.386838 [NR_MAC]       7.17 Scheduling pucch reception in    7.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.386845 [PHY]   pack_ul_tti_request SFN/Slot:7.17
avril 09 13:40:18 [0m1712662818.386848 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.387900 [PHY]   pack_ul_tti_request SFN/Slot:7.18
avril 09 13:40:18 [0m1712662818.389112 [PHY]   pack_ul_tti_request SFN/Slot:7.19
avril 09 13:40:18 [0m1712662818.397193 [NR_MAC]   (7/17)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.399873 [NR_MAC]       8. 7 Scheduling pucch reception in    8. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.399879 [PHY]   pack_ul_tti_request SFN/Slot:8.7
avril 09 13:40:18 [0m1712662818.399882 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.402059 [NR_MAC]       8. 8 Scheduling pucch reception in    8. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:18 [0m1712662818.402065 [PHY]   pack_ul_tti_request SFN/Slot:8.8
avril 09 13:40:18 [0m1712662818.402066 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:18 [0m1712662818.411343 [NR_MAC]   (8/7)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.413834 [NR_MAC]       8.17 Scheduling pucch reception in    8.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.413839 [PHY]   pack_ul_tti_request SFN/Slot:8.17
avril 09 13:40:18 [0m1712662818.413841 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.414918 [PHY]   pack_ul_tti_request SFN/Slot:8.18
avril 09 13:40:18 [0m1712662818.416100 [PHY]   pack_ul_tti_request SFN/Slot:8.19
avril 09 13:40:18 [0m1712662818.423943 [NR_MAC]   (8/17)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.426292 [NR_MAC]       9. 7 Scheduling pucch reception in    9. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.426315 [PHY]   pack_ul_tti_request SFN/Slot:9.7
avril 09 13:40:18 [0m1712662818.426316 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.437476 [NR_MAC]   (9/7)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.439927 [NR_MAC]       9.17 Scheduling pucch reception in    9.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.439932 [PHY]   pack_ul_tti_request SFN/Slot:9.17
avril 09 13:40:18 [0m1712662818.439933 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.441075 [PHY]   pack_ul_tti_request SFN/Slot:9.18
avril 09 13:40:18 [0m1712662818.442294 [PHY]   pack_ul_tti_request SFN/Slot:9.19
avril 09 13:40:18 [0m1712662818.449774 [NR_MAC]   (9/17)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.452169 [NR_MAC]      10. 7 Scheduling pucch reception in   10. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.452177 [PHY]   pack_ul_tti_request SFN/Slot:10.7
avril 09 13:40:18 [0m1712662818.452179 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.463125 [NR_MAC]   (10/7)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.465471 [NR_MAC]      10.17 Scheduling pucch reception in   10.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.465478 [PHY]   pack_ul_tti_request SFN/Slot:10.17
avril 09 13:40:18 [0m1712662818.465480 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.466609 [PHY]   pack_ul_tti_request SFN/Slot:10.18
avril 09 13:40:18 [0m1712662818.467799 [PHY]   pack_ul_tti_request SFN/Slot:10.19
avril 09 13:40:18 [0m1712662818.475267 [NR_MAC]   (10/17)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.477868 [NR_MAC]      11. 7 Scheduling pucch reception in   11. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.477875 [PHY]   pack_ul_tti_request SFN/Slot:11.7
avril 09 13:40:18 [0m1712662818.477887 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.489119 [NR_MAC]   (11/7)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.491510 [NR_MAC]      11.17 Scheduling pucch reception in   11.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.491519 [PHY]   pack_ul_tti_request SFN/Slot:11.17
avril 09 13:40:18 [0m1712662818.491521 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.492725 [PHY]   pack_ul_tti_request SFN/Slot:11.18
avril 09 13:40:18 [0m1712662818.493891 [PHY]   pack_ul_tti_request SFN/Slot:11.19
avril 09 13:40:18 [0m1712662818.501366 [NR_MAC]   (11/17)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.503985 [NR_MAC]      12. 7 Scheduling pucch reception in   12. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.503990 [PHY]   pack_ul_tti_request SFN/Slot:12.7
avril 09 13:40:18 [0m1712662818.503993 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.515484 [NR_MAC]   (12/7)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.517929 [NR_MAC]      12.17 Scheduling pucch reception in   12.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.517937 [PHY]   pack_ul_tti_request SFN/Slot:12.17
avril 09 13:40:18 [0m1712662818.517940 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.519036 [PHY]   pack_ul_tti_request SFN/Slot:12.18
avril 09 13:40:18 [0m1712662818.520109 [PHY]   pack_ul_tti_request SFN/Slot:12.19
avril 09 13:40:18 [0m1712662818.527906 [NR_MAC]   (12/17)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.530176 [NR_MAC]      13. 7 Scheduling pucch reception in   13. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.530181 [PHY]   pack_ul_tti_request SFN/Slot:13.7
avril 09 13:40:18 [0m1712662818.530183 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.541211 [NR_MAC]   (13/7)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.543587 [NR_MAC]      13.17 Scheduling pucch reception in   13.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.543613 [PHY]   pack_ul_tti_request SFN/Slot:13.17
avril 09 13:40:18 [0m1712662818.543623 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.544940 [PHY]   pack_ul_tti_request SFN/Slot:13.18
avril 09 13:40:18 [0m1712662818.546072 [PHY]   pack_ul_tti_request SFN/Slot:13.19
avril 09 13:40:18 [0m1712662818.553891 [NR_MAC]   (13/17)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.556334 [NR_MAC]      14. 7 Scheduling pucch reception in   14. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.556341 [PHY]   pack_ul_tti_request SFN/Slot:14.7
avril 09 13:40:18 [0m1712662818.556343 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.567954 [NR_MAC]   (14/7)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.570467 [NR_MAC]      14.17 Scheduling pucch reception in   14.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.570481 [PHY]   pack_ul_tti_request SFN/Slot:14.17
avril 09 13:40:18 [0m1712662818.570483 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.571645 [PHY]   pack_ul_tti_request SFN/Slot:14.18
avril 09 13:40:18 [0m1712662818.572887 [PHY]   pack_ul_tti_request SFN/Slot:14.19
avril 09 13:40:18 [0m1712662818.574031 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 15/0 
avril 09 13:40:18 [0m1712662818.580776 [NR_MAC]   (14/17)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.583116 [NR_MAC]   pucch_acknack   15. 7 Scheduling pucch reception in   15. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.583124 [PHY]   pack_ul_tti_request SFN/Slot:15.7
avril 09 13:40:18 [0m1712662818.583127 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.594718 [NR_MAC]   (15/7)uci_01->pduBitmap:3
avril 09 13:40:18 [0m1712662818.597129 [NR_MAC]      15.17 Scheduling pucch reception in   15.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.597134 [PHY]   pack_ul_tti_request SFN/Slot:15.17
avril 09 13:40:18 [0m1712662818.597136 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.598365 [PHY]   pack_ul_tti_request SFN/Slot:15.18
avril 09 13:40:18 [0m1712662818.599719 [PHY]   pack_ul_tti_request SFN/Slot:15.19
avril 09 13:40:18 [0m1712662818.607831 [NR_MAC]   (15/17)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.610234 [NR_MAC]      16. 7 Scheduling pucch reception in   16. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.610239 [PHY]   pack_ul_tti_request SFN/Slot:16.7
avril 09 13:40:18 [0m1712662818.610241 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.612420 [NR_MAC]      16. 8 Scheduling pucch reception in   16. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:18 [0m1712662818.612425 [PHY]   pack_ul_tti_request SFN/Slot:16.8
avril 09 13:40:18 [0m1712662818.612427 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:18 [0m1712662818.621643 [NR_MAC]   (16/7)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.623983 [NR_MAC]      16.17 Scheduling pucch reception in   16.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.623999 [PHY]   pack_ul_tti_request SFN/Slot:16.17
avril 09 13:40:18 [0m1712662818.624001 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.625024 [PHY]   pack_ul_tti_request SFN/Slot:16.18
avril 09 13:40:18 [0m1712662818.626357 [PHY]   pack_ul_tti_request SFN/Slot:16.19
avril 09 13:40:18 [0m1712662818.634043 [NR_MAC]   (16/17)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.636471 [NR_MAC]      17. 7 Scheduling pucch reception in   17. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.636477 [PHY]   pack_ul_tti_request SFN/Slot:17.7
avril 09 13:40:18 [0m1712662818.636478 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.647935 [NR_MAC]   (17/7)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.650379 [NR_MAC]      17.17 Scheduling pucch reception in   17.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.650392 [PHY]   pack_ul_tti_request SFN/Slot:17.17
avril 09 13:40:18 [0m1712662818.650393 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.651595 [PHY]   pack_ul_tti_request SFN/Slot:17.18
avril 09 13:40:18 [0m1712662818.652920 [PHY]   pack_ul_tti_request SFN/Slot:17.19
avril 09 13:40:18 [0m1712662818.660849 [NR_MAC]   (17/17)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.663249 [NR_MAC]      18. 7 Scheduling pucch reception in   18. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.663253 [PHY]   pack_ul_tti_request SFN/Slot:18.7
avril 09 13:40:18 [0m1712662818.663254 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.674639 [NR_MAC]   (18/7)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.677014 [NR_MAC]      18.17 Scheduling pucch reception in   18.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.677032 [PHY]   pack_ul_tti_request SFN/Slot:18.17
avril 09 13:40:18 [0m1712662818.677033 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.678228 [PHY]   pack_ul_tti_request SFN/Slot:18.18
avril 09 13:40:18 [0m1712662818.679569 [PHY]   pack_ul_tti_request SFN/Slot:18.19
avril 09 13:40:18 [0m1712662818.687237 [NR_MAC]   (18/17)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.689931 [NR_MAC]      19. 7 Scheduling pucch reception in   19. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.689942 [PHY]   pack_ul_tti_request SFN/Slot:19.7
avril 09 13:40:18 [0m1712662818.689945 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.701188 [NR_MAC]   (19/7)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.703707 [NR_MAC]      19.17 Scheduling pucch reception in   19.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.703729 [PHY]   pack_ul_tti_request SFN/Slot:19.17
avril 09 13:40:18 [0m1712662818.703731 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.704851 [PHY]   pack_ul_tti_request SFN/Slot:19.18
avril 09 13:40:18 [0m1712662818.706058 [PHY]   pack_ul_tti_request SFN/Slot:19.19
avril 09 13:40:18 [0m1712662818.713913 [NR_MAC]   (19/17)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.716523 [NR_MAC]      20. 7 Scheduling pucch reception in   20. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.716534 [PHY]   pack_ul_tti_request SFN/Slot:20.7
avril 09 13:40:18 [0m1712662818.716537 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.727969 [NR_MAC]   (20/7)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.730462 [NR_MAC]      20.17 Scheduling pucch reception in   20.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.730469 [PHY]   pack_ul_tti_request SFN/Slot:20.17
avril 09 13:40:18 [0m1712662818.730472 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.731733 [PHY]   pack_ul_tti_request SFN/Slot:20.18
avril 09 13:40:18 [0m1712662818.732953 [PHY]   pack_ul_tti_request SFN/Slot:20.19
avril 09 13:40:18 [0m1712662818.740822 [NR_MAC]   (20/17)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.743172 [NR_MAC]      21. 7 Scheduling pucch reception in   21. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.743178 [PHY]   pack_ul_tti_request SFN/Slot:21.7
avril 09 13:40:18 [0m1712662818.743180 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.754646 [NR_MAC]   (21/7)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.756887 [NR_MAC]      21.17 Scheduling pucch reception in   21.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.756894 [PHY]   pack_ul_tti_request SFN/Slot:21.17
avril 09 13:40:18 [0m1712662818.756897 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.758082 [PHY]   pack_ul_tti_request SFN/Slot:21.18
avril 09 13:40:18 [0m1712662818.759297 [PHY]   pack_ul_tti_request SFN/Slot:21.19
avril 09 13:40:18 [0m1712662818.767134 [NR_MAC]   (21/17)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.769718 [NR_MAC]      22. 7 Scheduling pucch reception in   22. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.769762 [PHY]   pack_ul_tti_request SFN/Slot:22.7
avril 09 13:40:18 [0m1712662818.769765 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.780888 [NR_MAC]   (22/7)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.783244 [NR_MAC]      22.17 Scheduling pucch reception in   22.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.783251 [PHY]   pack_ul_tti_request SFN/Slot:22.17
avril 09 13:40:18 [0m1712662818.783253 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.784576 [PHY]   pack_ul_tti_request SFN/Slot:22.18
avril 09 13:40:18 [0m1712662818.785716 [PHY]   pack_ul_tti_request SFN/Slot:22.19
avril 09 13:40:18 [0m1712662818.793449 [NR_MAC]   (22/17)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.795953 [NR_MAC]      23. 7 Scheduling pucch reception in   23. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.795962 [PHY]   pack_ul_tti_request SFN/Slot:23.7
avril 09 13:40:18 [0m1712662818.795964 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.807189 [NR_MAC]   (23/7)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.809677 [NR_MAC]      23.17 Scheduling pucch reception in   23.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.809726 [PHY]   pack_ul_tti_request SFN/Slot:23.17
avril 09 13:40:18 [0m1712662818.809748 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.810900 [PHY]   pack_ul_tti_request SFN/Slot:23.18
avril 09 13:40:18 [0m1712662818.812057 [PHY]   pack_ul_tti_request SFN/Slot:23.19
avril 09 13:40:18 [0m1712662818.819859 [NR_MAC]   (23/17)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.822364 [NR_MAC]      24. 7 Scheduling pucch reception in   24. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.822378 [PHY]   pack_ul_tti_request SFN/Slot:24.7
avril 09 13:40:18 [0m1712662818.822380 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.824292 [NR_MAC]      24. 8 Scheduling pucch reception in   24. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:18 [0m1712662818.824297 [PHY]   pack_ul_tti_request SFN/Slot:24.8
avril 09 13:40:18 [0m1712662818.824297 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:18 [0m1712662818.833108 [NR_MAC]   (24/7)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.835520 [NR_MAC]      24.17 Scheduling pucch reception in   24.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.835527 [PHY]   pack_ul_tti_request SFN/Slot:24.17
avril 09 13:40:18 [0m1712662818.835529 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.836601 [PHY]   pack_ul_tti_request SFN/Slot:24.18
avril 09 13:40:18 [0m1712662818.837825 [PHY]   pack_ul_tti_request SFN/Slot:24.19
avril 09 13:40:18 [0m1712662818.839401 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 25/0 
avril 09 13:40:18 [0m1712662818.845551 [NR_MAC]   (24/17)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.847904 [NR_MAC]   pucch_acknack   25. 7 Scheduling pucch reception in   25. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.847911 [PHY]   pack_ul_tti_request SFN/Slot:25.7
avril 09 13:40:18 [0m1712662818.847914 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.858924 [NR_MAC]   (25/7)uci_01->pduBitmap:3
avril 09 13:40:18 [0m1712662818.861432 [NR_MAC]      25.17 Scheduling pucch reception in   25.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.861439 [PHY]   pack_ul_tti_request SFN/Slot:25.17
avril 09 13:40:18 [0m1712662818.861441 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.862579 [PHY]   pack_ul_tti_request SFN/Slot:25.18
avril 09 13:40:18 [0m1712662818.863908 [PHY]   pack_ul_tti_request SFN/Slot:25.19
avril 09 13:40:18 [0m1712662818.871507 [NR_MAC]   (25/17)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.874067 [NR_MAC]      26. 7 Scheduling pucch reception in   26. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.874076 [PHY]   pack_ul_tti_request SFN/Slot:26.7
avril 09 13:40:18 [0m1712662818.874080 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.885171 [NR_MAC]   (26/7)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.887914 [NR_MAC]      26.17 Scheduling pucch reception in   26.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.887920 [PHY]   pack_ul_tti_request SFN/Slot:26.17
avril 09 13:40:18 [0m1712662818.887922 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.889018 [PHY]   pack_ul_tti_request SFN/Slot:26.18
avril 09 13:40:18 [0m1712662818.890229 [PHY]   pack_ul_tti_request SFN/Slot:26.19
avril 09 13:40:18 [0m1712662818.898126 [NR_MAC]   (26/17)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.900712 [NR_MAC]      27. 7 Scheduling pucch reception in   27. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.900716 [PHY]   pack_ul_tti_request SFN/Slot:27.7
avril 09 13:40:18 [0m1712662818.900718 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.911895 [NR_MAC]   (27/7)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.914142 [NR_MAC]      27.17 Scheduling pucch reception in   27.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.914148 [PHY]   pack_ul_tti_request SFN/Slot:27.17
avril 09 13:40:18 [0m1712662818.914150 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.915279 [PHY]   pack_ul_tti_request SFN/Slot:27.18
avril 09 13:40:18 [0m1712662818.916535 [PHY]   pack_ul_tti_request SFN/Slot:27.19
avril 09 13:40:18 [0m1712662818.924135 [NR_MAC]   (27/17)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.926840 [NR_MAC]      28. 7 Scheduling pucch reception in   28. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.926854 [PHY]   pack_ul_tti_request SFN/Slot:28.7
avril 09 13:40:18 [0m1712662818.926856 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.937928 [NR_MAC]   (28/7)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.940355 [NR_MAC]      28.17 Scheduling pucch reception in   28.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.940363 [PHY]   pack_ul_tti_request SFN/Slot:28.17
avril 09 13:40:18 [0m1712662818.940366 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.941507 [PHY]   pack_ul_tti_request SFN/Slot:28.18
avril 09 13:40:18 [0m1712662818.942691 [PHY]   pack_ul_tti_request SFN/Slot:28.19
avril 09 13:40:18 [0m1712662818.950282 [NR_MAC]   (28/17)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.952874 [NR_MAC]      29. 7 Scheduling pucch reception in   29. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.952882 [PHY]   pack_ul_tti_request SFN/Slot:29.7
avril 09 13:40:18 [0m1712662818.952886 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.963881 [NR_MAC]   (29/7)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.966209 [NR_MAC]      29.17 Scheduling pucch reception in   29.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.966216 [PHY]   pack_ul_tti_request SFN/Slot:29.17
avril 09 13:40:18 [0m1712662818.966218 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.967408 [PHY]   pack_ul_tti_request SFN/Slot:29.18
avril 09 13:40:18 [0m1712662818.968575 [PHY]   pack_ul_tti_request SFN/Slot:29.19
avril 09 13:40:18 [0m1712662818.976783 [NR_MAC]   (29/17)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.979201 [NR_MAC]      30. 7 Scheduling pucch reception in   30. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.979206 [PHY]   pack_ul_tti_request SFN/Slot:30.7
avril 09 13:40:18 [0m1712662818.979208 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.990351 [NR_MAC]   (30/7)uci_01->pduBitmap:1
avril 09 13:40:18 [0m1712662818.992948 [NR_MAC]      30.17 Scheduling pucch reception in   30.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:18 [0m1712662818.992954 [PHY]   pack_ul_tti_request SFN/Slot:30.17
avril 09 13:40:18 [0m1712662818.992956 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:18 [0m1712662818.994123 [PHY]   pack_ul_tti_request SFN/Slot:30.18
avril 09 13:40:18 [0m1712662818.995407 [PHY]   pack_ul_tti_request SFN/Slot:30.19
avril 09 13:40:18 [0m1712662819.003280 [NR_MAC]   (30/17)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.005809 [NR_MAC]      31. 7 Scheduling pucch reception in   31. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.005842 [PHY]   pack_ul_tti_request SFN/Slot:31.7
avril 09 13:40:19 [0m1712662819.005854 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.016861 [NR_MAC]   (31/7)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.019086 [NR_MAC]      31.17 Scheduling pucch reception in   31.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.019092 [PHY]   pack_ul_tti_request SFN/Slot:31.17
avril 09 13:40:19 [0m1712662819.019094 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.020135 [PHY]   pack_ul_tti_request SFN/Slot:31.18
avril 09 13:40:19 [0m1712662819.021454 [PHY]   pack_ul_tti_request SFN/Slot:31.19
avril 09 13:40:19 [0m1712662819.029163 [NR_MAC]   (31/17)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.031681 [NR_MAC]      32. 7 Scheduling pucch reception in   32. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.031688 [PHY]   pack_ul_tti_request SFN/Slot:32.7
avril 09 13:40:19 [0m1712662819.031690 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.033874 [NR_MAC]      32. 8 Scheduling pucch reception in   32. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:19 [0m1712662819.033886 [PHY]   pack_ul_tti_request SFN/Slot:32.8
avril 09 13:40:19 [0m1712662819.033887 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:19 [0m1712662819.043060 [NR_MAC]   (32/7)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.045693 [NR_MAC]      32.17 Scheduling pucch reception in   32.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.045723 [PHY]   pack_ul_tti_request SFN/Slot:32.17
avril 09 13:40:19 [0m1712662819.045725 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.046858 [PHY]   pack_ul_tti_request SFN/Slot:32.18
avril 09 13:40:19 [0m1712662819.047969 [PHY]   pack_ul_tti_request SFN/Slot:32.19
avril 09 13:40:19 [0m1712662819.055899 [NR_MAC]   (32/17)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.058108 [NR_MAC]      33. 7 Scheduling pucch reception in   33. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.058113 [PHY]   pack_ul_tti_request SFN/Slot:33.7
avril 09 13:40:19 [0m1712662819.058115 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.069144 [NR_MAC]   (33/7)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.071756 [NR_MAC]      33.17 Scheduling pucch reception in   33.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.071799 [PHY]   pack_ul_tti_request SFN/Slot:33.17
avril 09 13:40:19 [0m1712662819.071801 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.072882 [PHY]   pack_ul_tti_request SFN/Slot:33.18
avril 09 13:40:19 [0m1712662819.074206 [PHY]   pack_ul_tti_request SFN/Slot:33.19
avril 09 13:40:19 [0m1712662819.081912 [NR_MAC]   (33/17)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.084361 [NR_MAC]      34. 7 Scheduling pucch reception in   34. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.084387 [PHY]   pack_ul_tti_request SFN/Slot:34.7
avril 09 13:40:19 [0m1712662819.084388 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.095324 [NR_MAC]   (34/7)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.098004 [NR_MAC]      34.17 Scheduling pucch reception in   34.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.098011 [PHY]   pack_ul_tti_request SFN/Slot:34.17
avril 09 13:40:19 [0m1712662819.098014 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.099128 [PHY]   pack_ul_tti_request SFN/Slot:34.18
avril 09 13:40:19 [0m1712662819.100287 [PHY]   pack_ul_tti_request SFN/Slot:34.19
avril 09 13:40:19 [0m1712662819.101711 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 35/0 
avril 09 13:40:19 [0m1712662819.108098 [NR_MAC]   (34/17)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.110810 [NR_MAC]   pucch_acknack   35. 7 Scheduling pucch reception in   35. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.110834 [PHY]   pack_ul_tti_request SFN/Slot:35.7
avril 09 13:40:19 [0m1712662819.110836 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.122140 [NR_MAC]   (35/7)uci_01->pduBitmap:3
avril 09 13:40:19 [0m1712662819.124680 [NR_MAC]      35.17 Scheduling pucch reception in   35.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.124772 [PHY]   pack_ul_tti_request SFN/Slot:35.17
avril 09 13:40:19 [0m1712662819.124776 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.125915 [PHY]   pack_ul_tti_request SFN/Slot:35.18
avril 09 13:40:19 [0m1712662819.127163 [PHY]   pack_ul_tti_request SFN/Slot:35.19
avril 09 13:40:19 [0m1712662819.134864 [NR_MAC]   (35/17)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.137330 [NR_MAC]      36. 7 Scheduling pucch reception in   36. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.137339 [PHY]   pack_ul_tti_request SFN/Slot:36.7
avril 09 13:40:19 [0m1712662819.137342 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.148049 [NR_MAC]   (36/7)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.150548 [NR_MAC]      36.17 Scheduling pucch reception in   36.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.150555 [PHY]   pack_ul_tti_request SFN/Slot:36.17
avril 09 13:40:19 [0m1712662819.150558 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.151683 [PHY]   pack_ul_tti_request SFN/Slot:36.18
avril 09 13:40:19 [0m1712662819.152805 [PHY]   pack_ul_tti_request SFN/Slot:36.19
avril 09 13:40:19 [0m1712662819.160783 [NR_MAC]   (36/17)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.163017 [NR_MAC]      37. 7 Scheduling pucch reception in   37. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.163025 [PHY]   pack_ul_tti_request SFN/Slot:37.7
avril 09 13:40:19 [0m1712662819.163028 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.174120 [NR_MAC]   (37/7)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.176687 [NR_MAC]      37.17 Scheduling pucch reception in   37.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.176694 [PHY]   pack_ul_tti_request SFN/Slot:37.17
avril 09 13:40:19 [0m1712662819.176696 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.177848 [PHY]   pack_ul_tti_request SFN/Slot:37.18
avril 09 13:40:19 [0m1712662819.179110 [PHY]   pack_ul_tti_request SFN/Slot:37.19
avril 09 13:40:19 [0m1712662819.186852 [NR_MAC]   (37/17)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.189135 [NR_MAC]      38. 7 Scheduling pucch reception in   38. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.189141 [PHY]   pack_ul_tti_request SFN/Slot:38.7
avril 09 13:40:19 [0m1712662819.189143 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.200179 [NR_MAC]   (38/7)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.202805 [NR_MAC]      38.17 Scheduling pucch reception in   38.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.202812 [PHY]   pack_ul_tti_request SFN/Slot:38.17
avril 09 13:40:19 [0m1712662819.202815 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.203885 [PHY]   pack_ul_tti_request SFN/Slot:38.18
avril 09 13:40:19 [0m1712662819.205104 [PHY]   pack_ul_tti_request SFN/Slot:38.19
avril 09 13:40:19 [0m1712662819.212850 [NR_MAC]   (38/17)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.215147 [NR_MAC]      39. 7 Scheduling pucch reception in   39. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.215155 [PHY]   pack_ul_tti_request SFN/Slot:39.7
avril 09 13:40:19 [0m1712662819.215157 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.226045 [NR_MAC]   (39/7)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.228695 [NR_MAC]      39.17 Scheduling pucch reception in   39.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.228722 [PHY]   pack_ul_tti_request SFN/Slot:39.17
avril 09 13:40:19 [0m1712662819.228724 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.229853 [PHY]   pack_ul_tti_request SFN/Slot:39.18
avril 09 13:40:19 [0m1712662819.231085 [PHY]   pack_ul_tti_request SFN/Slot:39.19
avril 09 13:40:19 [0m1712662819.238886 [NR_MAC]   (39/17)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.241248 [NR_MAC]      40. 7 Scheduling pucch reception in   40. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.241255 [PHY]   pack_ul_tti_request SFN/Slot:40.7
avril 09 13:40:19 [0m1712662819.241257 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.243257 [NR_MAC]      40. 8 Scheduling pucch reception in   40. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:19 [0m1712662819.243263 [PHY]   pack_ul_tti_request SFN/Slot:40.8
avril 09 13:40:19 [0m1712662819.243264 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:19 [0m1712662819.252053 [NR_MAC]   (40/7)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.254668 [NR_MAC]      40.17 Scheduling pucch reception in   40.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.254676 [PHY]   pack_ul_tti_request SFN/Slot:40.17
avril 09 13:40:19 [0m1712662819.254677 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.255879 [PHY]   pack_ul_tti_request SFN/Slot:40.18
avril 09 13:40:19 [0m1712662819.257003 [PHY]   pack_ul_tti_request SFN/Slot:40.19
avril 09 13:40:19 [0m1712662819.264739 [NR_MAC]   (40/17)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.267252 [NR_MAC]      41. 7 Scheduling pucch reception in   41. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.267266 [PHY]   pack_ul_tti_request SFN/Slot:41.7
avril 09 13:40:19 [0m1712662819.267269 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.278237 [NR_MAC]   (41/7)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.280747 [NR_MAC]      41.17 Scheduling pucch reception in   41.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.280755 [PHY]   pack_ul_tti_request SFN/Slot:41.17
avril 09 13:40:19 [0m1712662819.280758 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.281807 [PHY]   pack_ul_tti_request SFN/Slot:41.18
avril 09 13:40:19 [0m1712662819.283052 [PHY]   pack_ul_tti_request SFN/Slot:41.19
avril 09 13:40:19 [0m1712662819.290317 [NR_MAC]   (41/17)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.292820 [NR_MAC]      42. 7 Scheduling pucch reception in   42. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.292840 [PHY]   pack_ul_tti_request SFN/Slot:42.7
avril 09 13:40:19 [0m1712662819.292842 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.303851 [NR_MAC]   (42/7)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.306141 [NR_MAC]      42.17 Scheduling pucch reception in   42.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.306147 [PHY]   pack_ul_tti_request SFN/Slot:42.17
avril 09 13:40:19 [0m1712662819.306148 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.307278 [PHY]   pack_ul_tti_request SFN/Slot:42.18
avril 09 13:40:19 [0m1712662819.308550 [PHY]   pack_ul_tti_request SFN/Slot:42.19
avril 09 13:40:19 [0m1712662819.316607 [NR_MAC]   (42/17)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.318914 [NR_MAC]      43. 7 Scheduling pucch reception in   43. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.318924 [PHY]   pack_ul_tti_request SFN/Slot:43.7
avril 09 13:40:19 [0m1712662819.318927 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.330217 [NR_MAC]   (43/7)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.332678 [NR_MAC]      43.17 Scheduling pucch reception in   43.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.332685 [PHY]   pack_ul_tti_request SFN/Slot:43.17
avril 09 13:40:19 [0m1712662819.332687 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.333904 [PHY]   pack_ul_tti_request SFN/Slot:43.18
avril 09 13:40:19 [0m1712662819.335103 [PHY]   pack_ul_tti_request SFN/Slot:43.19
avril 09 13:40:19 [0m1712662819.343126 [NR_MAC]   (43/17)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.344521 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 44/6 
avril 09 13:40:19 [0m1712662819.345768 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 44/7 
avril 09 13:40:19 [0m1712662819.345776 [NR_MAC]      44. 7 Scheduling pucch reception in   44. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.345789 [PHY]   pack_ul_tti_request SFN/Slot:44.7
avril 09 13:40:19 [0m1712662819.345792 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.357219 [NR_MAC]   (44/7)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.359678 [NR_MAC]   pucch_acknack   44.17 Scheduling pucch reception in   44.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.359695 [PHY]   pack_ul_tti_request SFN/Slot:44.17
avril 09 13:40:19 [0m1712662819.359700 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.360881 [PHY]   pack_ul_tti_request SFN/Slot:44.18
avril 09 13:40:19 [0m1712662819.362054 [PHY]   pack_ul_tti_request SFN/Slot:44.19
avril 09 13:40:19 [0m1712662819.363301 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 45/0 
avril 09 13:40:19 [0m1712662819.369791 [NR_MAC]   (44/17)uci_01->pduBitmap:3
avril 09 13:40:19 [0m1712662819.372129 [NR_MAC]   pucch_acknack   45. 7 Scheduling pucch reception in   45. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.372137 [PHY]   pack_ul_tti_request SFN/Slot:45.7
avril 09 13:40:19 [0m1712662819.372139 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.383566 [NR_MAC]   (45/7)uci_01->pduBitmap:3
avril 09 13:40:19 [0m1712662819.386056 [NR_MAC]      45.17 Scheduling pucch reception in   45.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.386087 [PHY]   pack_ul_tti_request SFN/Slot:45.17
avril 09 13:40:19 [0m1712662819.386101 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.387481 [PHY]   pack_ul_tti_request SFN/Slot:45.18
avril 09 13:40:19 [0m1712662819.388750 [PHY]   pack_ul_tti_request SFN/Slot:45.19
avril 09 13:40:19 [0m1712662819.396688 [NR_MAC]   (45/17)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.399119 [NR_MAC]      46. 7 Scheduling pucch reception in   46. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.399146 [PHY]   pack_ul_tti_request SFN/Slot:46.7
avril 09 13:40:19 [0m1712662819.399159 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.410037 [NR_MAC]   (46/7)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.412660 [NR_MAC]      46.17 Scheduling pucch reception in   46.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.412690 [PHY]   pack_ul_tti_request SFN/Slot:46.17
avril 09 13:40:19 [0m1712662819.412698 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.413882 [PHY]   pack_ul_tti_request SFN/Slot:46.18
avril 09 13:40:19 [0m1712662819.415177 [PHY]   pack_ul_tti_request SFN/Slot:46.19
avril 09 13:40:19 [0m1712662819.422963 [NR_MAC]   (46/17)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.425371 [NR_MAC]      47. 7 Scheduling pucch reception in   47. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.425393 [PHY]   pack_ul_tti_request SFN/Slot:47.7
avril 09 13:40:19 [0m1712662819.425395 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.436934 [NR_MAC]   (47/7)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.439318 [NR_MAC]      47.17 Scheduling pucch reception in   47.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.439324 [PHY]   pack_ul_tti_request SFN/Slot:47.17
avril 09 13:40:19 [0m1712662819.439330 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.440534 [PHY]   pack_ul_tti_request SFN/Slot:47.18
avril 09 13:40:19 [0m1712662819.441777 [PHY]   pack_ul_tti_request SFN/Slot:47.19
avril 09 13:40:19 [0m1712662819.449209 [NR_MAC]   (47/17)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.451790 [NR_MAC]      48. 7 Scheduling pucch reception in   48. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.451798 [PHY]   pack_ul_tti_request SFN/Slot:48.7
avril 09 13:40:19 [0m1712662819.451800 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.453820 [NR_MAC]      48. 8 Scheduling pucch reception in   48. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:19 [0m1712662819.453828 [PHY]   pack_ul_tti_request SFN/Slot:48.8
avril 09 13:40:19 [0m1712662819.453829 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:19 [0m1712662819.462924 [NR_MAC]   (48/7)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.465242 [NR_MAC]      48.17 Scheduling pucch reception in   48.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.465283 [PHY]   pack_ul_tti_request SFN/Slot:48.17
avril 09 13:40:19 [0m1712662819.465285 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.466452 [PHY]   pack_ul_tti_request SFN/Slot:48.18
avril 09 13:40:19 [0m1712662819.467668 [PHY]   pack_ul_tti_request SFN/Slot:48.19
avril 09 13:40:19 [0m1712662819.475553 [NR_MAC]   (48/17)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.477958 [NR_MAC]      49. 7 Scheduling pucch reception in   49. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.477975 [PHY]   pack_ul_tti_request SFN/Slot:49.7
avril 09 13:40:19 [0m1712662819.477977 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.489063 [NR_MAC]   (49/7)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.491544 [NR_MAC]      49.17 Scheduling pucch reception in   49.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.491549 [PHY]   pack_ul_tti_request SFN/Slot:49.17
avril 09 13:40:19 [0m1712662819.491550 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.492742 [PHY]   pack_ul_tti_request SFN/Slot:49.18
avril 09 13:40:19 [0m1712662819.493968 [PHY]   pack_ul_tti_request SFN/Slot:49.19
avril 09 13:40:19 [0m1712662819.501838 [NR_MAC]   (49/17)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.504282 [NR_MAC]      50. 7 Scheduling pucch reception in   50. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.504288 [PHY]   pack_ul_tti_request SFN/Slot:50.7
avril 09 13:40:19 [0m1712662819.504291 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.515361 [NR_MAC]   (50/7)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.517930 [NR_MAC]      50.17 Scheduling pucch reception in   50.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.517940 [PHY]   pack_ul_tti_request SFN/Slot:50.17
avril 09 13:40:19 [0m1712662819.517943 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.519031 [PHY]   pack_ul_tti_request SFN/Slot:50.18
avril 09 13:40:19 [0m1712662819.520125 [PHY]   pack_ul_tti_request SFN/Slot:50.19
avril 09 13:40:19 [0m1712662819.527980 [NR_MAC]   (50/17)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.530642 [NR_MAC]      51. 7 Scheduling pucch reception in   51. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.530699 [PHY]   pack_ul_tti_request SFN/Slot:51.7
avril 09 13:40:19 [0m1712662819.530718 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.542045 [NR_MAC]   (51/7)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.544610 [NR_MAC]      51.17 Scheduling pucch reception in   51.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.544616 [PHY]   pack_ul_tti_request SFN/Slot:51.17
avril 09 13:40:19 [0m1712662819.544618 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.545685 [PHY]   pack_ul_tti_request SFN/Slot:51.18
avril 09 13:40:19 [0m1712662819.546914 [PHY]   pack_ul_tti_request SFN/Slot:51.19
avril 09 13:40:19 [0m1712662819.554491 [NR_MAC]   (51/17)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.557056 [NR_MAC]      52. 7 Scheduling pucch reception in   52. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.557068 [PHY]   pack_ul_tti_request SFN/Slot:52.7
avril 09 13:40:19 [0m1712662819.557071 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.568109 [NR_MAC]   (52/7)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.570752 [NR_MAC]      52.17 Scheduling pucch reception in   52.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.570778 [PHY]   pack_ul_tti_request SFN/Slot:52.17
avril 09 13:40:19 [0m1712662819.570780 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.571913 [PHY]   pack_ul_tti_request SFN/Slot:52.18
avril 09 13:40:19 [0m1712662819.573089 [PHY]   pack_ul_tti_request SFN/Slot:52.19
avril 09 13:40:19 [0m1712662819.580959 [NR_MAC]   (52/17)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.583483 [NR_MAC]      53. 7 Scheduling pucch reception in   53. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.583494 [PHY]   pack_ul_tti_request SFN/Slot:53.7
avril 09 13:40:19 [0m1712662819.583497 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.595205 [NR_MAC]   (53/7)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.597745 [NR_MAC]      53.17 Scheduling pucch reception in   53.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.597751 [PHY]   pack_ul_tti_request SFN/Slot:53.17
avril 09 13:40:19 [0m1712662819.597753 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.598893 [PHY]   pack_ul_tti_request SFN/Slot:53.18
avril 09 13:40:19 [0m1712662819.599931 [PHY]   pack_ul_tti_request SFN/Slot:53.19
avril 09 13:40:19 [0m1712662819.607709 [NR_MAC]   (53/17)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.610058 [NR_MAC]      54. 7 Scheduling pucch reception in   54. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.610063 [PHY]   pack_ul_tti_request SFN/Slot:54.7
avril 09 13:40:19 [0m1712662819.610065 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.620995 [NR_MAC]   (54/7)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.623379 [NR_MAC]      54.17 Scheduling pucch reception in   54.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.623389 [PHY]   pack_ul_tti_request SFN/Slot:54.17
avril 09 13:40:19 [0m1712662819.623391 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.624533 [PHY]   pack_ul_tti_request SFN/Slot:54.18
avril 09 13:40:19 [0m1712662819.625947 [PHY]   pack_ul_tti_request SFN/Slot:54.19
avril 09 13:40:19 [0m1712662819.627028 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 55/0 
avril 09 13:40:19 [0m1712662819.633558 [NR_MAC]   (54/17)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.635937 [NR_MAC]   pucch_acknack   55. 7 Scheduling pucch reception in   55. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.635942 [PHY]   pack_ul_tti_request SFN/Slot:55.7
avril 09 13:40:19 [0m1712662819.635944 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.647034 [NR_MAC]   (55/7)uci_01->pduBitmap:3
avril 09 13:40:19 [0m1712662819.649447 [NR_MAC]      55.17 Scheduling pucch reception in   55.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.649454 [PHY]   pack_ul_tti_request SFN/Slot:55.17
avril 09 13:40:19 [0m1712662819.649457 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.650656 [PHY]   pack_ul_tti_request SFN/Slot:55.18
avril 09 13:40:19 [0m1712662819.651942 [PHY]   pack_ul_tti_request SFN/Slot:55.19
avril 09 13:40:19 [0m1712662819.659715 [NR_MAC]   (55/17)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.662052 [NR_MAC]      56. 7 Scheduling pucch reception in   56. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.662062 [PHY]   pack_ul_tti_request SFN/Slot:56.7
avril 09 13:40:19 [0m1712662819.662065 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.664203 [NR_MAC]      56. 8 Scheduling pucch reception in   56. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:19 [0m1712662819.664208 [PHY]   pack_ul_tti_request SFN/Slot:56.8
avril 09 13:40:19 [0m1712662819.664210 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:19 [0m1712662819.673491 [NR_MAC]   (56/7)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.675889 [NR_MAC]      56.17 Scheduling pucch reception in   56.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.675898 [PHY]   pack_ul_tti_request SFN/Slot:56.17
avril 09 13:40:19 [0m1712662819.675901 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.677041 [PHY]   pack_ul_tti_request SFN/Slot:56.18
avril 09 13:40:19 [0m1712662819.678152 [PHY]   pack_ul_tti_request SFN/Slot:56.19
avril 09 13:40:19 [0m1712662819.685803 [NR_MAC]   (56/17)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.688137 [NR_MAC]      57. 7 Scheduling pucch reception in   57. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.688145 [PHY]   pack_ul_tti_request SFN/Slot:57.7
avril 09 13:40:19 [0m1712662819.688149 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.699366 [NR_MAC]   (57/7)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.701982 [NR_MAC]      57.17 Scheduling pucch reception in   57.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.701988 [PHY]   pack_ul_tti_request SFN/Slot:57.17
avril 09 13:40:19 [0m1712662819.701991 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.703042 [PHY]   pack_ul_tti_request SFN/Slot:57.18
avril 09 13:40:19 [0m1712662819.704195 [PHY]   pack_ul_tti_request SFN/Slot:57.19
avril 09 13:40:19 [0m1712662819.711877 [NR_MAC]   (57/17)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.714187 [NR_MAC]      58. 7 Scheduling pucch reception in   58. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.714194 [PHY]   pack_ul_tti_request SFN/Slot:58.7
avril 09 13:40:19 [0m1712662819.714196 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.725252 [NR_MAC]   (58/7)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.727661 [NR_MAC]      58.17 Scheduling pucch reception in   58.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.727669 [PHY]   pack_ul_tti_request SFN/Slot:58.17
avril 09 13:40:19 [0m1712662819.727671 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.728724 [PHY]   pack_ul_tti_request SFN/Slot:58.18
avril 09 13:40:19 [0m1712662819.729985 [PHY]   pack_ul_tti_request SFN/Slot:58.19
avril 09 13:40:19 [0m1712662819.737668 [NR_MAC]   (58/17)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.740064 [NR_MAC]      59. 7 Scheduling pucch reception in   59. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.740073 [PHY]   pack_ul_tti_request SFN/Slot:59.7
avril 09 13:40:19 [0m1712662819.740076 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.750941 [NR_MAC]   (59/7)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.753406 [NR_MAC]      59.17 Scheduling pucch reception in   59.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.753412 [PHY]   pack_ul_tti_request SFN/Slot:59.17
avril 09 13:40:19 [0m1712662819.753414 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.754551 [PHY]   pack_ul_tti_request SFN/Slot:59.18
avril 09 13:40:19 [0m1712662819.755875 [PHY]   pack_ul_tti_request SFN/Slot:59.19
avril 09 13:40:19 [0m1712662819.763336 [NR_MAC]   (59/17)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.766065 [NR_MAC]      60. 7 Scheduling pucch reception in   60. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.766074 [PHY]   pack_ul_tti_request SFN/Slot:60.7
avril 09 13:40:19 [0m1712662819.766076 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.777265 [NR_MAC]   (60/7)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.779792 [NR_MAC]      60.17 Scheduling pucch reception in   60.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.779805 [PHY]   pack_ul_tti_request SFN/Slot:60.17
avril 09 13:40:19 [0m1712662819.779808 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.780992 [PHY]   pack_ul_tti_request SFN/Slot:60.18
avril 09 13:40:19 [0m1712662819.782316 [PHY]   pack_ul_tti_request SFN/Slot:60.19
avril 09 13:40:19 [0m1712662819.790054 [NR_MAC]   (60/17)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.792613 [NR_MAC]      61. 7 Scheduling pucch reception in   61. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.792649 [PHY]   pack_ul_tti_request SFN/Slot:61.7
avril 09 13:40:19 [0m1712662819.792670 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.803768 [NR_MAC]   (61/7)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.806151 [NR_MAC]      61.17 Scheduling pucch reception in   61.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.806157 [PHY]   pack_ul_tti_request SFN/Slot:61.17
avril 09 13:40:19 [0m1712662819.806160 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.807289 [PHY]   pack_ul_tti_request SFN/Slot:61.18
avril 09 13:40:19 [0m1712662819.808501 [PHY]   pack_ul_tti_request SFN/Slot:61.19
avril 09 13:40:19 [0m1712662819.816069 [NR_MAC]   (61/17)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.818716 [NR_MAC]      62. 7 Scheduling pucch reception in   62. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.818721 [PHY]   pack_ul_tti_request SFN/Slot:62.7
avril 09 13:40:19 [0m1712662819.818723 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.829889 [NR_MAC]   (62/7)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.832131 [NR_MAC]      62.17 Scheduling pucch reception in   62.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.832203 [PHY]   pack_ul_tti_request SFN/Slot:62.17
avril 09 13:40:19 [0m1712662819.832205 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.833324 [PHY]   pack_ul_tti_request SFN/Slot:62.18
avril 09 13:40:19 [0m1712662819.834540 [PHY]   pack_ul_tti_request SFN/Slot:62.19
avril 09 13:40:19 [0m1712662819.842018 [NR_MAC]   (62/17)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.844502 [NR_MAC]      63. 7 Scheduling pucch reception in   63. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.844541 [PHY]   pack_ul_tti_request SFN/Slot:63.7
avril 09 13:40:19 [0m1712662819.844552 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.855850 [NR_MAC]   (63/7)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.858221 [NR_MAC]      63.17 Scheduling pucch reception in   63.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.858230 [PHY]   pack_ul_tti_request SFN/Slot:63.17
avril 09 13:40:19 [0m1712662819.858233 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.859412 [PHY]   pack_ul_tti_request SFN/Slot:63.18
avril 09 13:40:19 [0m1712662819.860628 [PHY]   pack_ul_tti_request SFN/Slot:63.19
avril 09 13:40:19 [0m1712662819.868339 [NR_MAC]   (63/17)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.870983 [NR_MAC]      64. 7 Scheduling pucch reception in   64. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.871005 [PHY]   pack_ul_tti_request SFN/Slot:64.7
avril 09 13:40:19 [0m1712662819.871006 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.873100 [NR_MAC]      64. 8 Scheduling pucch reception in   64. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:19 [0m1712662819.873112 [PHY]   pack_ul_tti_request SFN/Slot:64.8
avril 09 13:40:19 [0m1712662819.873113 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:19 [0m1712662819.882275 [NR_MAC]   (64/7)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.884660 [NR_MAC]      64.17 Scheduling pucch reception in   64.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.884667 [PHY]   pack_ul_tti_request SFN/Slot:64.17
avril 09 13:40:19 [0m1712662819.884669 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.885805 [PHY]   pack_ul_tti_request SFN/Slot:64.18
avril 09 13:40:19 [0m1712662819.887007 [PHY]   pack_ul_tti_request SFN/Slot:64.19
avril 09 13:40:19 [0m1712662819.888109 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 65/0 
avril 09 13:40:19 [0m1712662819.894637 [NR_MAC]   (64/17)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.897086 [NR_MAC]   pucch_acknack   65. 7 Scheduling pucch reception in   65. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.897098 [PHY]   pack_ul_tti_request SFN/Slot:65.7
avril 09 13:40:19 [0m1712662819.897100 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.908107 [NR_MAC]   (65/7)uci_01->pduBitmap:3
avril 09 13:40:19 [0m1712662819.910769 [NR_MAC]      65.17 Scheduling pucch reception in   65.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.910779 [PHY]   pack_ul_tti_request SFN/Slot:65.17
avril 09 13:40:19 [0m1712662819.910783 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.911891 [PHY]   pack_ul_tti_request SFN/Slot:65.18
avril 09 13:40:19 [0m1712662819.913048 [PHY]   pack_ul_tti_request SFN/Slot:65.19
avril 09 13:40:19 [0m1712662819.921019 [NR_MAC]   (65/17)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.923618 [NR_MAC]      66. 7 Scheduling pucch reception in   66. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.923660 [PHY]   pack_ul_tti_request SFN/Slot:66.7
avril 09 13:40:19 [0m1712662819.923675 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.934739 [NR_MAC]   (66/7)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.937030 [NR_MAC]      66.17 Scheduling pucch reception in   66.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.937038 [PHY]   pack_ul_tti_request SFN/Slot:66.17
avril 09 13:40:19 [0m1712662819.937041 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.938088 [PHY]   pack_ul_tti_request SFN/Slot:66.18
avril 09 13:40:19 [0m1712662819.939437 [PHY]   pack_ul_tti_request SFN/Slot:66.19
avril 09 13:40:19 [0m1712662819.947016 [NR_MAC]   (66/17)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.949612 [NR_MAC]      67. 7 Scheduling pucch reception in   67. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.949652 [PHY]   pack_ul_tti_request SFN/Slot:67.7
avril 09 13:40:19 [0m1712662819.949655 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.960762 [NR_MAC]   (67/7)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.963269 [NR_MAC]      67.17 Scheduling pucch reception in   67.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.963276 [PHY]   pack_ul_tti_request SFN/Slot:67.17
avril 09 13:40:19 [0m1712662819.963278 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.964331 [PHY]   pack_ul_tti_request SFN/Slot:67.18
avril 09 13:40:19 [0m1712662819.965676 [PHY]   pack_ul_tti_request SFN/Slot:67.19
avril 09 13:40:19 [0m1712662819.973162 [NR_MAC]   (67/17)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.975720 [NR_MAC]      68. 7 Scheduling pucch reception in   68. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.975726 [PHY]   pack_ul_tti_request SFN/Slot:68.7
avril 09 13:40:19 [0m1712662819.975729 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.987020 [NR_MAC]   (68/7)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662819.989459 [NR_MAC]      68.17 Scheduling pucch reception in   68.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662819.989498 [PHY]   pack_ul_tti_request SFN/Slot:68.17
avril 09 13:40:19 [0m1712662819.989500 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:19 [0m1712662819.990688 [PHY]   pack_ul_tti_request SFN/Slot:68.18
avril 09 13:40:19 [0m1712662819.991876 [PHY]   pack_ul_tti_request SFN/Slot:68.19
avril 09 13:40:19 [0m1712662819.999511 [NR_MAC]   (68/17)uci_01->pduBitmap:1
avril 09 13:40:19 [0m1712662820.001847 [NR_MAC]      69. 7 Scheduling pucch reception in   69. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:19 [0m1712662820.001856 [PHY]   pack_ul_tti_request SFN/Slot:69.7
avril 09 13:40:19 [0m1712662820.001860 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.013004 [NR_MAC]   (69/7)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.015417 [NR_MAC]      69.17 Scheduling pucch reception in   69.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.015426 [PHY]   pack_ul_tti_request SFN/Slot:69.17
avril 09 13:40:20 [0m1712662820.015428 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.016595 [PHY]   pack_ul_tti_request SFN/Slot:69.18
avril 09 13:40:20 [0m1712662820.017888 [PHY]   pack_ul_tti_request SFN/Slot:69.19
avril 09 13:40:20 [0m1712662820.025387 [NR_MAC]   (69/17)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.027996 [NR_MAC]      70. 7 Scheduling pucch reception in   70. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.028004 [PHY]   pack_ul_tti_request SFN/Slot:70.7
avril 09 13:40:20 [0m1712662820.028007 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.039048 [NR_MAC]   (70/7)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.041310 [NR_MAC]      70.17 Scheduling pucch reception in   70.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.041320 [PHY]   pack_ul_tti_request SFN/Slot:70.17
avril 09 13:40:20 [0m1712662820.041322 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.042574 [PHY]   pack_ul_tti_request SFN/Slot:70.18
avril 09 13:40:20 [0m1712662820.043795 [PHY]   pack_ul_tti_request SFN/Slot:70.19
avril 09 13:40:20 [0m1712662820.051329 [NR_MAC]   (70/17)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.053889 [NR_MAC]      71. 7 Scheduling pucch reception in   71. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.053900 [PHY]   pack_ul_tti_request SFN/Slot:71.7
avril 09 13:40:20 [0m1712662820.053903 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.064860 [NR_MAC]   (71/7)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.067246 [NR_MAC]      71.17 Scheduling pucch reception in   71.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.067253 [PHY]   pack_ul_tti_request SFN/Slot:71.17
avril 09 13:40:20 [0m1712662820.067255 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.068418 [PHY]   pack_ul_tti_request SFN/Slot:71.18
avril 09 13:40:20 [0m1712662820.069539 [PHY]   pack_ul_tti_request SFN/Slot:71.19
avril 09 13:40:20 [0m1712662820.077303 [NR_MAC]   (71/17)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.079859 [NR_MAC]      72. 7 Scheduling pucch reception in   72. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.079869 [PHY]   pack_ul_tti_request SFN/Slot:72.7
avril 09 13:40:20 [0m1712662820.079871 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.082091 [NR_MAC]      72. 8 Scheduling pucch reception in   72. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:20 [0m1712662820.082096 [PHY]   pack_ul_tti_request SFN/Slot:72.8
avril 09 13:40:20 [0m1712662820.082097 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:20 [0m1712662820.091188 [NR_MAC]   (72/7)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.093805 [NR_MAC]      72.17 Scheduling pucch reception in   72.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.093818 [PHY]   pack_ul_tti_request SFN/Slot:72.17
avril 09 13:40:20 [0m1712662820.093821 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.094931 [PHY]   pack_ul_tti_request SFN/Slot:72.18
avril 09 13:40:20 [0m1712662820.096042 [PHY]   pack_ul_tti_request SFN/Slot:72.19
avril 09 13:40:20 [0m1712662820.103805 [NR_MAC]   (72/17)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.106097 [NR_MAC]      73. 7 Scheduling pucch reception in   73. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.106107 [PHY]   pack_ul_tti_request SFN/Slot:73.7
avril 09 13:40:20 [0m1712662820.106110 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.116903 [NR_MAC]   (73/7)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.119366 [NR_MAC]      73.17 Scheduling pucch reception in   73.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.119397 [PHY]   pack_ul_tti_request SFN/Slot:73.17
avril 09 13:40:20 [0m1712662820.119399 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.120700 [PHY]   pack_ul_tti_request SFN/Slot:73.18
avril 09 13:40:20 [0m1712662820.121964 [PHY]   pack_ul_tti_request SFN/Slot:73.19
avril 09 13:40:20 [0m1712662820.129373 [NR_MAC]   (73/17)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.131865 [NR_MAC]      74. 7 Scheduling pucch reception in   74. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.131875 [PHY]   pack_ul_tti_request SFN/Slot:74.7
avril 09 13:40:20 [0m1712662820.131878 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.143171 [NR_MAC]   (74/7)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.145645 [NR_MAC]      74.17 Scheduling pucch reception in   74.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.145660 [PHY]   pack_ul_tti_request SFN/Slot:74.17
avril 09 13:40:20 [0m1712662820.145662 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.146843 [PHY]   pack_ul_tti_request SFN/Slot:74.18
avril 09 13:40:20 [0m1712662820.147937 [PHY]   pack_ul_tti_request SFN/Slot:74.19
avril 09 13:40:20 [0m1712662820.149074 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 75/0 
avril 09 13:40:20 [0m1712662820.155365 [NR_MAC]   (74/17)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.158018 [NR_MAC]   pucch_acknack   75. 7 Scheduling pucch reception in   75. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.158030 [PHY]   pack_ul_tti_request SFN/Slot:75.7
avril 09 13:40:20 [0m1712662820.158033 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.169058 [NR_MAC]   (75/7)uci_01->pduBitmap:3
avril 09 13:40:20 [0m1712662820.171679 [NR_MAC]      75.17 Scheduling pucch reception in   75.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.171705 [PHY]   pack_ul_tti_request SFN/Slot:75.17
avril 09 13:40:20 [0m1712662820.171708 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.172854 [PHY]   pack_ul_tti_request SFN/Slot:75.18
avril 09 13:40:20 [0m1712662820.173975 [PHY]   pack_ul_tti_request SFN/Slot:75.19
avril 09 13:40:20 [0m1712662820.181850 [NR_MAC]   (75/17)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.184211 [NR_MAC]      76. 7 Scheduling pucch reception in   76. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.184220 [PHY]   pack_ul_tti_request SFN/Slot:76.7
avril 09 13:40:20 [0m1712662820.184223 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.195204 [NR_MAC]   (76/7)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.197915 [NR_MAC]      76.17 Scheduling pucch reception in   76.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.197921 [PHY]   pack_ul_tti_request SFN/Slot:76.17
avril 09 13:40:20 [0m1712662820.197922 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.198976 [PHY]   pack_ul_tti_request SFN/Slot:76.18
avril 09 13:40:20 [0m1712662820.200195 [PHY]   pack_ul_tti_request SFN/Slot:76.19
avril 09 13:40:20 [0m1712662820.207976 [NR_MAC]   (76/17)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.210501 [NR_MAC]      77. 7 Scheduling pucch reception in   77. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.210508 [PHY]   pack_ul_tti_request SFN/Slot:77.7
avril 09 13:40:20 [0m1712662820.210510 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.221640 [NR_MAC]   (77/7)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.224001 [NR_MAC]      77.17 Scheduling pucch reception in   77.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.224007 [PHY]   pack_ul_tti_request SFN/Slot:77.17
avril 09 13:40:20 [0m1712662820.224010 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.225089 [PHY]   pack_ul_tti_request SFN/Slot:77.18
avril 09 13:40:20 [0m1712662820.226340 [PHY]   pack_ul_tti_request SFN/Slot:77.19
avril 09 13:40:20 [0m1712662820.234235 [NR_MAC]   (77/17)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.236877 [NR_MAC]      78. 7 Scheduling pucch reception in   78. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.236883 [PHY]   pack_ul_tti_request SFN/Slot:78.7
avril 09 13:40:20 [0m1712662820.236886 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.247958 [NR_MAC]   (78/7)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.250449 [NR_MAC]      78.17 Scheduling pucch reception in   78.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.250454 [PHY]   pack_ul_tti_request SFN/Slot:78.17
avril 09 13:40:20 [0m1712662820.250456 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.251534 [PHY]   pack_ul_tti_request SFN/Slot:78.18
avril 09 13:40:20 [0m1712662820.252740 [PHY]   pack_ul_tti_request SFN/Slot:78.19
avril 09 13:40:20 [0m1712662820.260391 [NR_MAC]   (78/17)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.262857 [NR_MAC]      79. 7 Scheduling pucch reception in   79. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.262863 [PHY]   pack_ul_tti_request SFN/Slot:79.7
avril 09 13:40:20 [0m1712662820.262865 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.273877 [NR_MAC]   (79/7)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.276309 [NR_MAC]      79.17 Scheduling pucch reception in   79.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.276330 [PHY]   pack_ul_tti_request SFN/Slot:79.17
avril 09 13:40:20 [0m1712662820.276332 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.277420 [PHY]   pack_ul_tti_request SFN/Slot:79.18
avril 09 13:40:20 [0m1712662820.278727 [PHY]   pack_ul_tti_request SFN/Slot:79.19
avril 09 13:40:20 [0m1712662820.286383 [NR_MAC]   (79/17)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.288827 [NR_MAC]      80. 7 Scheduling pucch reception in   80. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.288834 [PHY]   pack_ul_tti_request SFN/Slot:80.7
avril 09 13:40:20 [0m1712662820.288842 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.290995 [NR_MAC]      80. 8 Scheduling pucch reception in   80. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:20 [0m1712662820.291000 [PHY]   pack_ul_tti_request SFN/Slot:80.8
avril 09 13:40:20 [0m1712662820.291001 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:20 [0m1712662820.300054 [NR_MAC]   (80/7)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.302654 [NR_MAC]      80.17 Scheduling pucch reception in   80.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.302683 [PHY]   pack_ul_tti_request SFN/Slot:80.17
avril 09 13:40:20 [0m1712662820.302694 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.303864 [PHY]   pack_ul_tti_request SFN/Slot:80.18
avril 09 13:40:20 [0m1712662820.305069 [PHY]   pack_ul_tti_request SFN/Slot:80.19
avril 09 13:40:20 [0m1712662820.312816 [NR_MAC]   (80/17)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.315082 [NR_MAC]      81. 7 Scheduling pucch reception in   81. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.315088 [PHY]   pack_ul_tti_request SFN/Slot:81.7
avril 09 13:40:20 [0m1712662820.315090 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.326350 [NR_MAC]   (81/7)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.328959 [NR_MAC]      81.17 Scheduling pucch reception in   81.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.328966 [PHY]   pack_ul_tti_request SFN/Slot:81.17
avril 09 13:40:20 [0m1712662820.328968 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.330049 [PHY]   pack_ul_tti_request SFN/Slot:81.18
avril 09 13:40:20 [0m1712662820.331220 [PHY]   pack_ul_tti_request SFN/Slot:81.19
avril 09 13:40:20 [0m1712662820.339038 [NR_MAC]   (81/17)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.340593 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 82/6 
avril 09 13:40:20 [0m1712662820.341640 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 82/7 
avril 09 13:40:20 [0m1712662820.341647 [NR_MAC]      82. 7 Scheduling pucch reception in   82. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.341662 [PHY]   pack_ul_tti_request SFN/Slot:82.7
avril 09 13:40:20 [0m1712662820.341665 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.352781 [NR_MAC]   (82/7)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.355114 [NR_MAC]   pucch_acknack   82.17 Scheduling pucch reception in   82.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.355121 [PHY]   pack_ul_tti_request SFN/Slot:82.17
avril 09 13:40:20 [0m1712662820.355124 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.356298 [PHY]   pack_ul_tti_request SFN/Slot:82.18
avril 09 13:40:20 [0m1712662820.357530 [PHY]   pack_ul_tti_request SFN/Slot:82.19
avril 09 13:40:20 [0m1712662820.365160 [NR_MAC]   (82/17)uci_01->pduBitmap:3
avril 09 13:40:20 [0m1712662820.367730 [NR_MAC]      83. 7 Scheduling pucch reception in   83. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.367784 [PHY]   pack_ul_tti_request SFN/Slot:83.7
avril 09 13:40:20 [0m1712662820.367788 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.379280 [NR_MAC]   (83/7)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.381892 [NR_MAC]      83.17 Scheduling pucch reception in   83.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.381898 [PHY]   pack_ul_tti_request SFN/Slot:83.17
avril 09 13:40:20 [0m1712662820.381901 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.382972 [PHY]   pack_ul_tti_request SFN/Slot:83.18
avril 09 13:40:20 [0m1712662820.384319 [PHY]   pack_ul_tti_request SFN/Slot:83.19
avril 09 13:40:20 [0m1712662820.392046 [NR_MAC]   (83/17)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.394702 [NR_MAC]      84. 7 Scheduling pucch reception in   84. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.394740 [PHY]   pack_ul_tti_request SFN/Slot:84.7
avril 09 13:40:20 [0m1712662820.394759 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.405833 [NR_MAC]   (84/7)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.408103 [NR_MAC]      84.17 Scheduling pucch reception in   84.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.408110 [PHY]   pack_ul_tti_request SFN/Slot:84.17
avril 09 13:40:20 [0m1712662820.408112 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.409391 [PHY]   pack_ul_tti_request SFN/Slot:84.18
avril 09 13:40:20 [0m1712662820.410538 [PHY]   pack_ul_tti_request SFN/Slot:84.19
avril 09 13:40:20 [0m1712662820.411789 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 85/0 
avril 09 13:40:20 [0m1712662820.418260 [NR_MAC]   (84/17)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.420816 [NR_MAC]   pucch_acknack   85. 7 Scheduling pucch reception in   85. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.420827 [PHY]   pack_ul_tti_request SFN/Slot:85.7
avril 09 13:40:20 [0m1712662820.420830 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.432108 [NR_MAC]   (85/7)uci_01->pduBitmap:3
avril 09 13:40:20 [0m1712662820.434808 [NR_MAC]      85.17 Scheduling pucch reception in   85.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.434818 [PHY]   pack_ul_tti_request SFN/Slot:85.17
avril 09 13:40:20 [0m1712662820.434821 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.435876 [PHY]   pack_ul_tti_request SFN/Slot:85.18
avril 09 13:40:20 [0m1712662820.437090 [PHY]   pack_ul_tti_request SFN/Slot:85.19
avril 09 13:40:20 [0m1712662820.445000 [NR_MAC]   (85/17)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.447509 [NR_MAC]      86. 7 Scheduling pucch reception in   86. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.447517 [PHY]   pack_ul_tti_request SFN/Slot:86.7
avril 09 13:40:20 [0m1712662820.447520 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.459026 [NR_MAC]   (86/7)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.461395 [NR_MAC]      86.17 Scheduling pucch reception in   86.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.461402 [PHY]   pack_ul_tti_request SFN/Slot:86.17
avril 09 13:40:20 [0m1712662820.461405 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.462625 [PHY]   pack_ul_tti_request SFN/Slot:86.18
avril 09 13:40:20 [0m1712662820.463809 [PHY]   pack_ul_tti_request SFN/Slot:86.19
avril 09 13:40:20 [0m1712662820.471515 [NR_MAC]   (86/17)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.473953 [NR_MAC]      87. 7 Scheduling pucch reception in   87. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.473960 [PHY]   pack_ul_tti_request SFN/Slot:87.7
avril 09 13:40:20 [0m1712662820.473962 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.485125 [NR_MAC]   (87/7)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.487679 [NR_MAC]      87.17 Scheduling pucch reception in   87.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.487712 [PHY]   pack_ul_tti_request SFN/Slot:87.17
avril 09 13:40:20 [0m1712662820.487723 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.488905 [PHY]   pack_ul_tti_request SFN/Slot:87.18
avril 09 13:40:20 [0m1712662820.490036 [PHY]   pack_ul_tti_request SFN/Slot:87.19
avril 09 13:40:20 [0m1712662820.498156 [NR_MAC]   (87/17)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.500777 [NR_MAC]      88. 7 Scheduling pucch reception in   88. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.500793 [PHY]   pack_ul_tti_request SFN/Slot:88.7
avril 09 13:40:20 [0m1712662820.500796 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.502860 [NR_MAC]      88. 8 Scheduling pucch reception in   88. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:20 [0m1712662820.502865 [PHY]   pack_ul_tti_request SFN/Slot:88.8
avril 09 13:40:20 [0m1712662820.502866 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:20 [0m1712662820.511890 [NR_MAC]   (88/7)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.514266 [NR_MAC]      88.17 Scheduling pucch reception in   88.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.514281 [PHY]   pack_ul_tti_request SFN/Slot:88.17
avril 09 13:40:20 [0m1712662820.514284 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.515433 [PHY]   pack_ul_tti_request SFN/Slot:88.18
avril 09 13:40:20 [0m1712662820.516687 [PHY]   pack_ul_tti_request SFN/Slot:88.19
avril 09 13:40:20 [0m1712662820.524746 [NR_MAC]   (88/17)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.527066 [NR_MAC]      89. 7 Scheduling pucch reception in   89. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.527073 [PHY]   pack_ul_tti_request SFN/Slot:89.7
avril 09 13:40:20 [0m1712662820.527076 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.538065 [NR_MAC]   (89/7)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.540747 [NR_MAC]      89.17 Scheduling pucch reception in   89.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.540768 [PHY]   pack_ul_tti_request SFN/Slot:89.17
avril 09 13:40:20 [0m1712662820.540770 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.541887 [PHY]   pack_ul_tti_request SFN/Slot:89.18
avril 09 13:40:20 [0m1712662820.543166 [PHY]   pack_ul_tti_request SFN/Slot:89.19
avril 09 13:40:20 [0m1712662820.551027 [NR_MAC]   (89/17)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.553702 [NR_MAC]      90. 7 Scheduling pucch reception in   90. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.553708 [PHY]   pack_ul_tti_request SFN/Slot:90.7
avril 09 13:40:20 [0m1712662820.553710 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.564545 [NR_MAC]   (90/7)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.566840 [NR_MAC]      90.17 Scheduling pucch reception in   90.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.566847 [PHY]   pack_ul_tti_request SFN/Slot:90.17
avril 09 13:40:20 [0m1712662820.566850 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.567963 [PHY]   pack_ul_tti_request SFN/Slot:90.18
avril 09 13:40:20 [0m1712662820.569243 [PHY]   pack_ul_tti_request SFN/Slot:90.19
avril 09 13:40:20 [0m1712662820.576998 [NR_MAC]   (90/17)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.579200 [NR_MAC]      91. 7 Scheduling pucch reception in   91. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.579207 [PHY]   pack_ul_tti_request SFN/Slot:91.7
avril 09 13:40:20 [0m1712662820.579209 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.590437 [NR_MAC]   (91/7)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.592955 [NR_MAC]      91.17 Scheduling pucch reception in   91.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.592972 [PHY]   pack_ul_tti_request SFN/Slot:91.17
avril 09 13:40:20 [0m1712662820.592974 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.594122 [PHY]   pack_ul_tti_request SFN/Slot:91.18
avril 09 13:40:20 [0m1712662820.595343 [PHY]   pack_ul_tti_request SFN/Slot:91.19
avril 09 13:40:20 [0m1712662820.603287 [NR_MAC]   (91/17)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.605877 [NR_MAC]      92. 7 Scheduling pucch reception in   92. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.605885 [PHY]   pack_ul_tti_request SFN/Slot:92.7
avril 09 13:40:20 [0m1712662820.605888 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.617079 [NR_MAC]   (92/7)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.619706 [NR_MAC]      92.17 Scheduling pucch reception in   92.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.619733 [PHY]   pack_ul_tti_request SFN/Slot:92.17
avril 09 13:40:20 [0m1712662820.619747 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.620929 [PHY]   pack_ul_tti_request SFN/Slot:92.18
avril 09 13:40:20 [0m1712662820.622140 [PHY]   pack_ul_tti_request SFN/Slot:92.19
avril 09 13:40:20 [0m1712662820.630092 [NR_MAC]   (92/17)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.632738 [NR_MAC]      93. 7 Scheduling pucch reception in   93. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.632771 [PHY]   pack_ul_tti_request SFN/Slot:93.7
avril 09 13:40:20 [0m1712662820.632803 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.644049 [NR_MAC]   (93/7)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.646647 [NR_MAC]      93.17 Scheduling pucch reception in   93.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.646667 [PHY]   pack_ul_tti_request SFN/Slot:93.17
avril 09 13:40:20 [0m1712662820.646670 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.647841 [PHY]   pack_ul_tti_request SFN/Slot:93.18
avril 09 13:40:20 [0m1712662820.648930 [PHY]   pack_ul_tti_request SFN/Slot:93.19
avril 09 13:40:20 [0m1712662820.656776 [NR_MAC]   (93/17)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.659120 [NR_MAC]      94. 7 Scheduling pucch reception in   94. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.659127 [PHY]   pack_ul_tti_request SFN/Slot:94.7
avril 09 13:40:20 [0m1712662820.659130 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.670478 [NR_MAC]   (94/7)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.672988 [NR_MAC]      94.17 Scheduling pucch reception in   94.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.672999 [PHY]   pack_ul_tti_request SFN/Slot:94.17
avril 09 13:40:20 [0m1712662820.673002 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.674289 [PHY]   pack_ul_tti_request SFN/Slot:94.18
avril 09 13:40:20 [0m1712662820.675483 [PHY]   pack_ul_tti_request SFN/Slot:94.19
avril 09 13:40:20 [0m1712662820.676841 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 95/0 
avril 09 13:40:20 [0m1712662820.683278 [NR_MAC]   (94/17)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.685765 [NR_MAC]   pucch_acknack   95. 7 Scheduling pucch reception in   95. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.685774 [PHY]   pack_ul_tti_request SFN/Slot:95.7
avril 09 13:40:20 [0m1712662820.685780 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.697072 [NR_MAC]   (95/7)uci_01->pduBitmap:3
avril 09 13:40:20 [0m1712662820.699519 [NR_MAC]      95.17 Scheduling pucch reception in   95.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.699526 [PHY]   pack_ul_tti_request SFN/Slot:95.17
avril 09 13:40:20 [0m1712662820.699528 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.700697 [PHY]   pack_ul_tti_request SFN/Slot:95.18
avril 09 13:40:20 [0m1712662820.701905 [PHY]   pack_ul_tti_request SFN/Slot:95.19
avril 09 13:40:20 [0m1712662820.709483 [NR_MAC]   (95/17)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.711863 [NR_MAC]      96. 7 Scheduling pucch reception in   96. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.711872 [PHY]   pack_ul_tti_request SFN/Slot:96.7
avril 09 13:40:20 [0m1712662820.711876 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.714012 [NR_MAC]      96. 8 Scheduling pucch reception in   96. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:20 [0m1712662820.714018 [PHY]   pack_ul_tti_request SFN/Slot:96.8
avril 09 13:40:20 [0m1712662820.714019 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:20 [0m1712662820.722783 [NR_MAC]   (96/7)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.725577 [NR_MAC]      96.17 Scheduling pucch reception in   96.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.725589 [PHY]   pack_ul_tti_request SFN/Slot:96.17
avril 09 13:40:20 [0m1712662820.725591 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.726618 [PHY]   pack_ul_tti_request SFN/Slot:96.18
avril 09 13:40:20 [0m1712662820.727749 [PHY]   pack_ul_tti_request SFN/Slot:96.19
avril 09 13:40:20 [0m1712662820.735482 [NR_MAC]   (96/17)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.738000 [NR_MAC]      97. 7 Scheduling pucch reception in   97. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.738006 [PHY]   pack_ul_tti_request SFN/Slot:97.7
avril 09 13:40:20 [0m1712662820.738008 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.749099 [NR_MAC]   (97/7)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.751700 [NR_MAC]      97.17 Scheduling pucch reception in   97.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.751737 [PHY]   pack_ul_tti_request SFN/Slot:97.17
avril 09 13:40:20 [0m1712662820.751750 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.752874 [PHY]   pack_ul_tti_request SFN/Slot:97.18
avril 09 13:40:20 [0m1712662820.754079 [PHY]   pack_ul_tti_request SFN/Slot:97.19
avril 09 13:40:20 [0m1712662820.761642 [NR_MAC]   (97/17)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.764058 [NR_MAC]      98. 7 Scheduling pucch reception in   98. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.764068 [PHY]   pack_ul_tti_request SFN/Slot:98.7
avril 09 13:40:20 [0m1712662820.764071 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.775336 [NR_MAC]   (98/7)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.777826 [NR_MAC]      98.17 Scheduling pucch reception in   98.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.777836 [PHY]   pack_ul_tti_request SFN/Slot:98.17
avril 09 13:40:20 [0m1712662820.777838 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.778953 [PHY]   pack_ul_tti_request SFN/Slot:98.18
avril 09 13:40:20 [0m1712662820.780152 [PHY]   pack_ul_tti_request SFN/Slot:98.19
avril 09 13:40:20 [0m1712662820.787920 [NR_MAC]   (98/17)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.790325 [NR_MAC]      99. 7 Scheduling pucch reception in   99. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.790332 [PHY]   pack_ul_tti_request SFN/Slot:99.7
avril 09 13:40:20 [0m1712662820.790335 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.801240 [NR_MAC]   (99/7)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.803594 [NR_MAC]      99.17 Scheduling pucch reception in   99.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.803610 [PHY]   pack_ul_tti_request SFN/Slot:99.17
avril 09 13:40:20 [0m1712662820.803614 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.804684 [PHY]   pack_ul_tti_request SFN/Slot:99.18
avril 09 13:40:20 [0m1712662820.805797 [PHY]   pack_ul_tti_request SFN/Slot:99.19
avril 09 13:40:20 [0m1712662820.813445 [NR_MAC]   (99/17)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.815913 [NR_MAC]     100. 7 Scheduling pucch reception in  100. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.815921 [PHY]   pack_ul_tti_request SFN/Slot:100.7
avril 09 13:40:20 [0m1712662820.815924 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.827059 [NR_MAC]   (100/7)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.829687 [NR_MAC]     100.17 Scheduling pucch reception in  100.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.829709 [PHY]   pack_ul_tti_request SFN/Slot:100.17
avril 09 13:40:20 [0m1712662820.829711 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.830854 [PHY]   pack_ul_tti_request SFN/Slot:100.18
avril 09 13:40:20 [0m1712662820.831964 [PHY]   pack_ul_tti_request SFN/Slot:100.19
avril 09 13:40:20 [0m1712662820.839724 [NR_MAC]   (100/17)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.842107 [NR_MAC]     101. 7 Scheduling pucch reception in  101. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.842116 [PHY]   pack_ul_tti_request SFN/Slot:101.7
avril 09 13:40:20 [0m1712662820.842119 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.853327 [NR_MAC]   (101/7)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.855807 [NR_MAC]     101.17 Scheduling pucch reception in  101.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.855815 [PHY]   pack_ul_tti_request SFN/Slot:101.17
avril 09 13:40:20 [0m1712662820.855818 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.856881 [PHY]   pack_ul_tti_request SFN/Slot:101.18
avril 09 13:40:20 [0m1712662820.858067 [PHY]   pack_ul_tti_request SFN/Slot:101.19
avril 09 13:40:20 [0m1712662820.865891 [NR_MAC]   (101/17)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.868347 [NR_MAC]     102. 7 Scheduling pucch reception in  102. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.868356 [PHY]   pack_ul_tti_request SFN/Slot:102.7
avril 09 13:40:20 [0m1712662820.868359 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.879458 [NR_MAC]   (102/7)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.881791 [NR_MAC]     102.17 Scheduling pucch reception in  102.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.881797 [PHY]   pack_ul_tti_request SFN/Slot:102.17
avril 09 13:40:20 [0m1712662820.881802 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.883019 [PHY]   pack_ul_tti_request SFN/Slot:102.18
avril 09 13:40:20 [0m1712662820.884324 [PHY]   pack_ul_tti_request SFN/Slot:102.19
avril 09 13:40:20 [0m1712662820.891852 [NR_MAC]   (102/17)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.894257 [NR_MAC]     103. 7 Scheduling pucch reception in  103. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.894272 [PHY]   pack_ul_tti_request SFN/Slot:103.7
avril 09 13:40:20 [0m1712662820.894275 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.905246 [NR_MAC]   (103/7)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.907731 [NR_MAC]     103.17 Scheduling pucch reception in  103.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.907738 [PHY]   pack_ul_tti_request SFN/Slot:103.17
avril 09 13:40:20 [0m1712662820.907740 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.908899 [PHY]   pack_ul_tti_request SFN/Slot:103.18
avril 09 13:40:20 [0m1712662820.910123 [PHY]   pack_ul_tti_request SFN/Slot:103.19
avril 09 13:40:20 [0m1712662820.917958 [NR_MAC]   (103/17)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.920546 [NR_MAC]     104. 7 Scheduling pucch reception in  104. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.920596 [PHY]   pack_ul_tti_request SFN/Slot:104.7
avril 09 13:40:20 [0m1712662820.920612 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.922921 [NR_MAC]     104. 8 Scheduling pucch reception in  104. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:20 [0m1712662820.922925 [PHY]   pack_ul_tti_request SFN/Slot:104.8
avril 09 13:40:20 [0m1712662820.922926 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:20 [0m1712662820.931951 [NR_MAC]   (104/7)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.934417 [NR_MAC]     104.17 Scheduling pucch reception in  104.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.934424 [PHY]   pack_ul_tti_request SFN/Slot:104.17
avril 09 13:40:20 [0m1712662820.934427 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.935716 [PHY]   pack_ul_tti_request SFN/Slot:104.18
avril 09 13:40:20 [0m1712662820.937000 [PHY]   pack_ul_tti_request SFN/Slot:104.19
avril 09 13:40:20 [0m1712662820.938245 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 105/0 
avril 09 13:40:20 [0m1712662820.944845 [NR_MAC]   (104/17)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.947060 [NR_MAC]   pucch_acknack  105. 7 Scheduling pucch reception in  105. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.947065 [PHY]   pack_ul_tti_request SFN/Slot:105.7
avril 09 13:40:20 [0m1712662820.947067 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.958318 [NR_MAC]   (105/7)uci_01->pduBitmap:3
avril 09 13:40:20 [0m1712662820.960956 [NR_MAC]     105.17 Scheduling pucch reception in  105.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.960963 [PHY]   pack_ul_tti_request SFN/Slot:105.17
avril 09 13:40:20 [0m1712662820.960965 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.962014 [PHY]   pack_ul_tti_request SFN/Slot:105.18
avril 09 13:40:20 [0m1712662820.963212 [PHY]   pack_ul_tti_request SFN/Slot:105.19
avril 09 13:40:20 [0m1712662820.971127 [NR_MAC]   (105/17)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.973935 [NR_MAC]     106. 7 Scheduling pucch reception in  106. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.973951 [PHY]   pack_ul_tti_request SFN/Slot:106.7
avril 09 13:40:20 [0m1712662820.973953 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.985158 [NR_MAC]   (106/7)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662820.987908 [NR_MAC]     106.17 Scheduling pucch reception in  106.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662820.987916 [PHY]   pack_ul_tti_request SFN/Slot:106.17
avril 09 13:40:20 [0m1712662820.987920 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:20 [0m1712662820.989013 [PHY]   pack_ul_tti_request SFN/Slot:106.18
avril 09 13:40:20 [0m1712662820.990284 [PHY]   pack_ul_tti_request SFN/Slot:106.19
avril 09 13:40:20 [0m1712662820.997958 [NR_MAC]   (106/17)uci_01->pduBitmap:1
avril 09 13:40:20 [0m1712662821.000425 [NR_MAC]     107. 7 Scheduling pucch reception in  107. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:20 [0m1712662821.000433 [PHY]   pack_ul_tti_request SFN/Slot:107.7
avril 09 13:40:20 [0m1712662821.000436 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.011707 [NR_MAC]   (107/7)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.014084 [NR_MAC]     107.17 Scheduling pucch reception in  107.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.014098 [PHY]   pack_ul_tti_request SFN/Slot:107.17
avril 09 13:40:21 [0m1712662821.014101 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.015201 [PHY]   pack_ul_tti_request SFN/Slot:107.18
avril 09 13:40:21 [0m1712662821.016571 [PHY]   pack_ul_tti_request SFN/Slot:107.19
avril 09 13:40:21 [0m1712662821.024137 [NR_MAC]   (107/17)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.026655 [NR_MAC]     108. 7 Scheduling pucch reception in  108. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.026663 [PHY]   pack_ul_tti_request SFN/Slot:108.7
avril 09 13:40:21 [0m1712662821.026670 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.037786 [NR_MAC]   (108/7)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.040042 [NR_MAC]     108.17 Scheduling pucch reception in  108.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.040050 [PHY]   pack_ul_tti_request SFN/Slot:108.17
avril 09 13:40:21 [0m1712662821.040053 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.041218 [PHY]   pack_ul_tti_request SFN/Slot:108.18
avril 09 13:40:21 [0m1712662821.042411 [PHY]   pack_ul_tti_request SFN/Slot:108.19
avril 09 13:40:21 [0m1712662821.050165 [NR_MAC]   (108/17)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.052618 [NR_MAC]     109. 7 Scheduling pucch reception in  109. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.052631 [PHY]   pack_ul_tti_request SFN/Slot:109.7
avril 09 13:40:21 [0m1712662821.052634 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.063362 [NR_MAC]   (109/7)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.065847 [NR_MAC]     109.17 Scheduling pucch reception in  109.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.065857 [PHY]   pack_ul_tti_request SFN/Slot:109.17
avril 09 13:40:21 [0m1712662821.065861 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.066978 [PHY]   pack_ul_tti_request SFN/Slot:109.18
avril 09 13:40:21 [0m1712662821.068238 [PHY]   pack_ul_tti_request SFN/Slot:109.19
avril 09 13:40:21 [0m1712662821.076071 [NR_MAC]   (109/17)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.078590 [NR_MAC]     110. 7 Scheduling pucch reception in  110. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.078601 [PHY]   pack_ul_tti_request SFN/Slot:110.7
avril 09 13:40:21 [0m1712662821.078605 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.089967 [NR_MAC]   (110/7)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.092447 [NR_MAC]     110.17 Scheduling pucch reception in  110.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.092461 [PHY]   pack_ul_tti_request SFN/Slot:110.17
avril 09 13:40:21 [0m1712662821.092464 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.093635 [PHY]   pack_ul_tti_request SFN/Slot:110.18
avril 09 13:40:21 [0m1712662821.095559 [PHY]   pack_ul_tti_request SFN/Slot:110.19
avril 09 13:40:21 [0m1712662821.102864 [NR_MAC]   (110/17)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.105306 [NR_MAC]     111. 7 Scheduling pucch reception in  111. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.105316 [PHY]   pack_ul_tti_request SFN/Slot:111.7
avril 09 13:40:21 [0m1712662821.105320 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.116881 [NR_MAC]   (111/7)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.119083 [NR_MAC]     111.17 Scheduling pucch reception in  111.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.119090 [PHY]   pack_ul_tti_request SFN/Slot:111.17
avril 09 13:40:21 [0m1712662821.119092 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.120218 [PHY]   pack_ul_tti_request SFN/Slot:111.18
avril 09 13:40:21 [0m1712662821.121555 [PHY]   pack_ul_tti_request SFN/Slot:111.19
avril 09 13:40:21 [0m1712662821.129646 [NR_MAC]   (111/17)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.132016 [NR_MAC]     112. 7 Scheduling pucch reception in  112. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.132024 [PHY]   pack_ul_tti_request SFN/Slot:112.7
avril 09 13:40:21 [0m1712662821.132027 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.134055 [NR_MAC]     112. 8 Scheduling pucch reception in  112. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:21 [0m1712662821.134059 [PHY]   pack_ul_tti_request SFN/Slot:112.8
avril 09 13:40:21 [0m1712662821.134060 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:21 [0m1712662821.143049 [NR_MAC]   (112/7)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.145532 [NR_MAC]     112.17 Scheduling pucch reception in  112.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.145548 [PHY]   pack_ul_tti_request SFN/Slot:112.17
avril 09 13:40:21 [0m1712662821.145551 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.146740 [PHY]   pack_ul_tti_request SFN/Slot:112.18
avril 09 13:40:21 [0m1712662821.147928 [PHY]   pack_ul_tti_request SFN/Slot:112.19
avril 09 13:40:21 [0m1712662821.155913 [NR_MAC]   (112/17)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.158260 [NR_MAC]     113. 7 Scheduling pucch reception in  113. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.158267 [PHY]   pack_ul_tti_request SFN/Slot:113.7
avril 09 13:40:21 [0m1712662821.158270 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.169786 [NR_MAC]   (113/7)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.172023 [NR_MAC]     113.17 Scheduling pucch reception in  113.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.172030 [PHY]   pack_ul_tti_request SFN/Slot:113.17
avril 09 13:40:21 [0m1712662821.172032 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.173142 [PHY]   pack_ul_tti_request SFN/Slot:113.18
avril 09 13:40:21 [0m1712662821.174508 [PHY]   pack_ul_tti_request SFN/Slot:113.19
avril 09 13:40:21 [0m1712662821.182539 [NR_MAC]   (113/17)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.185053 [NR_MAC]     114. 7 Scheduling pucch reception in  114. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.185061 [PHY]   pack_ul_tti_request SFN/Slot:114.7
avril 09 13:40:21 [0m1712662821.185063 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.196311 [NR_MAC]   (114/7)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.198902 [NR_MAC]     114.17 Scheduling pucch reception in  114.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.198909 [PHY]   pack_ul_tti_request SFN/Slot:114.17
avril 09 13:40:21 [0m1712662821.198915 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.199983 [PHY]   pack_ul_tti_request SFN/Slot:114.18
avril 09 13:40:21 [0m1712662821.201173 [PHY]   pack_ul_tti_request SFN/Slot:114.19
avril 09 13:40:21 [0m1712662821.202375 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 115/0 
avril 09 13:40:21 [0m1712662821.209014 [NR_MAC]   (114/17)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.211535 [NR_MAC]   pucch_acknack  115. 7 Scheduling pucch reception in  115. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.211543 [PHY]   pack_ul_tti_request SFN/Slot:115.7
avril 09 13:40:21 [0m1712662821.211546 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.223149 [NR_MAC]   (115/7)uci_01->pduBitmap:3
avril 09 13:40:21 [0m1712662821.225898 [NR_MAC]     115.17 Scheduling pucch reception in  115.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.225905 [PHY]   pack_ul_tti_request SFN/Slot:115.17
avril 09 13:40:21 [0m1712662821.225907 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.227012 [PHY]   pack_ul_tti_request SFN/Slot:115.18
avril 09 13:40:21 [0m1712662821.228271 [PHY]   pack_ul_tti_request SFN/Slot:115.19
avril 09 13:40:21 [0m1712662821.236400 [NR_MAC]   (115/17)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.239042 [NR_MAC]     116. 7 Scheduling pucch reception in  116. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.239048 [PHY]   pack_ul_tti_request SFN/Slot:116.7
avril 09 13:40:21 [0m1712662821.239051 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.250293 [NR_MAC]   (116/7)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.252864 [NR_MAC]     116.17 Scheduling pucch reception in  116.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.252875 [PHY]   pack_ul_tti_request SFN/Slot:116.17
avril 09 13:40:21 [0m1712662821.252878 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.253979 [PHY]   pack_ul_tti_request SFN/Slot:116.18
avril 09 13:40:21 [0m1712662821.255313 [PHY]   pack_ul_tti_request SFN/Slot:116.19
avril 09 13:40:21 [0m1712662821.263193 [NR_MAC]   (116/17)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.265930 [NR_MAC]     117. 7 Scheduling pucch reception in  117. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.265940 [PHY]   pack_ul_tti_request SFN/Slot:117.7
avril 09 13:40:21 [0m1712662821.265942 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.277284 [NR_MAC]   (117/7)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.279900 [NR_MAC]     117.17 Scheduling pucch reception in  117.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.279911 [PHY]   pack_ul_tti_request SFN/Slot:117.17
avril 09 13:40:21 [0m1712662821.279914 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.280968 [PHY]   pack_ul_tti_request SFN/Slot:117.18
avril 09 13:40:21 [0m1712662821.282225 [PHY]   pack_ul_tti_request SFN/Slot:117.19
avril 09 13:40:21 [0m1712662821.289981 [NR_MAC]   (117/17)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.292346 [NR_MAC]     118. 7 Scheduling pucch reception in  118. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.292356 [PHY]   pack_ul_tti_request SFN/Slot:118.7
avril 09 13:40:21 [0m1712662821.292360 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.303649 [NR_MAC]   (118/7)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.306140 [NR_MAC]     118.17 Scheduling pucch reception in  118.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.306149 [PHY]   pack_ul_tti_request SFN/Slot:118.17
avril 09 13:40:21 [0m1712662821.306152 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.307381 [PHY]   pack_ul_tti_request SFN/Slot:118.18
avril 09 13:40:21 [0m1712662821.308730 [PHY]   pack_ul_tti_request SFN/Slot:118.19
avril 09 13:40:21 [0m1712662821.316357 [NR_MAC]   (118/17)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.318942 [NR_MAC]     119. 7 Scheduling pucch reception in  119. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.318949 [PHY]   pack_ul_tti_request SFN/Slot:119.7
avril 09 13:40:21 [0m1712662821.318952 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.330033 [NR_MAC]   (119/7)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.332596 [NR_MAC]     119.17 Scheduling pucch reception in  119.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.332607 [PHY]   pack_ul_tti_request SFN/Slot:119.17
avril 09 13:40:21 [0m1712662821.332610 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.333704 [PHY]   pack_ul_tti_request SFN/Slot:119.18
avril 09 13:40:21 [0m1712662821.334904 [PHY]   pack_ul_tti_request SFN/Slot:119.19
avril 09 13:40:21 [0m1712662821.342637 [NR_MAC]   (119/17)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.344036 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 120/6 
avril 09 13:40:21 [0m1712662821.345070 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 120/7 
avril 09 13:40:21 [0m1712662821.345077 [NR_MAC]     120. 7 Scheduling pucch reception in  120. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.345092 [PHY]   pack_ul_tti_request SFN/Slot:120.7
avril 09 13:40:21 [0m1712662821.345096 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.347256 [NR_MAC]     120. 8 Scheduling pucch reception in  120. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:21 [0m1712662821.347264 [PHY]   pack_ul_tti_request SFN/Slot:120.8
avril 09 13:40:21 [0m1712662821.347266 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:21 [0m1712662821.356957 [NR_MAC]   (120/7)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.359241 [NR_MAC]   pucch_acknack  120.17 Scheduling pucch reception in  120.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.359249 [PHY]   pack_ul_tti_request SFN/Slot:120.17
avril 09 13:40:21 [0m1712662821.359251 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.360561 [PHY]   pack_ul_tti_request SFN/Slot:120.18
avril 09 13:40:21 [0m1712662821.361891 [PHY]   pack_ul_tti_request SFN/Slot:120.19
avril 09 13:40:21 [0m1712662821.369724 [NR_MAC]   (120/17)uci_01->pduBitmap:3
avril 09 13:40:21 [0m1712662821.372049 [NR_MAC]     121. 7 Scheduling pucch reception in  121. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.372059 [PHY]   pack_ul_tti_request SFN/Slot:121.7
avril 09 13:40:21 [0m1712662821.372061 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.383372 [NR_MAC]   (121/7)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.385886 [NR_MAC]     121.17 Scheduling pucch reception in  121.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.385894 [PHY]   pack_ul_tti_request SFN/Slot:121.17
avril 09 13:40:21 [0m1712662821.385897 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.387032 [PHY]   pack_ul_tti_request SFN/Slot:121.18
avril 09 13:40:21 [0m1712662821.388321 [PHY]   pack_ul_tti_request SFN/Slot:121.19
avril 09 13:40:21 [0m1712662821.395956 [NR_MAC]   (121/17)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.398515 [NR_MAC]     122. 7 Scheduling pucch reception in  122. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.398532 [PHY]   pack_ul_tti_request SFN/Slot:122.7
avril 09 13:40:21 [0m1712662821.398535 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.410081 [NR_MAC]   (122/7)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.412549 [NR_MAC]     122.17 Scheduling pucch reception in  122.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.412557 [PHY]   pack_ul_tti_request SFN/Slot:122.17
avril 09 13:40:21 [0m1712662821.412559 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.413713 [PHY]   pack_ul_tti_request SFN/Slot:122.18
avril 09 13:40:21 [0m1712662821.414962 [PHY]   pack_ul_tti_request SFN/Slot:122.19
avril 09 13:40:21 [0m1712662821.422812 [NR_MAC]   (122/17)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.425066 [NR_MAC]     123. 7 Scheduling pucch reception in  123. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.425075 [PHY]   pack_ul_tti_request SFN/Slot:123.7
avril 09 13:40:21 [0m1712662821.425078 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.436485 [NR_MAC]   (123/7)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.438973 [NR_MAC]     123.17 Scheduling pucch reception in  123.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.438978 [PHY]   pack_ul_tti_request SFN/Slot:123.17
avril 09 13:40:21 [0m1712662821.438981 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.440078 [PHY]   pack_ul_tti_request SFN/Slot:123.18
avril 09 13:40:21 [0m1712662821.441284 [PHY]   pack_ul_tti_request SFN/Slot:123.19
avril 09 13:40:21 [0m1712662821.449185 [NR_MAC]   (123/17)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.451909 [NR_MAC]     124. 7 Scheduling pucch reception in  124. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.451917 [PHY]   pack_ul_tti_request SFN/Slot:124.7
avril 09 13:40:21 [0m1712662821.451919 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.463085 [NR_MAC]   (124/7)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.465768 [NR_MAC]     124.17 Scheduling pucch reception in  124.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.465784 [PHY]   pack_ul_tti_request SFN/Slot:124.17
avril 09 13:40:21 [0m1712662821.465786 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.466910 [PHY]   pack_ul_tti_request SFN/Slot:124.18
avril 09 13:40:21 [0m1712662821.468019 [PHY]   pack_ul_tti_request SFN/Slot:124.19
avril 09 13:40:21 [0m1712662821.469216 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 125/0 
avril 09 13:40:21 [0m1712662821.475939 [NR_MAC]   (124/17)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.478500 [NR_MAC]   pucch_acknack  125. 7 Scheduling pucch reception in  125. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.478508 [PHY]   pack_ul_tti_request SFN/Slot:125.7
avril 09 13:40:21 [0m1712662821.478511 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.489962 [NR_MAC]   (125/7)uci_01->pduBitmap:3
avril 09 13:40:21 [0m1712662821.492245 [NR_MAC]     125.17 Scheduling pucch reception in  125.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.492254 [PHY]   pack_ul_tti_request SFN/Slot:125.17
avril 09 13:40:21 [0m1712662821.492256 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.493447 [PHY]   pack_ul_tti_request SFN/Slot:125.18
avril 09 13:40:21 [0m1712662821.494615 [PHY]   pack_ul_tti_request SFN/Slot:125.19
avril 09 13:40:21 [0m1712662821.502713 [NR_MAC]   (125/17)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.505144 [NR_MAC]     126. 7 Scheduling pucch reception in  126. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.505153 [PHY]   pack_ul_tti_request SFN/Slot:126.7
avril 09 13:40:21 [0m1712662821.505156 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.516501 [NR_MAC]   (126/7)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.518960 [NR_MAC]     126.17 Scheduling pucch reception in  126.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.518978 [PHY]   pack_ul_tti_request SFN/Slot:126.17
avril 09 13:40:21 [0m1712662821.518980 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.520108 [PHY]   pack_ul_tti_request SFN/Slot:126.18
avril 09 13:40:21 [0m1712662821.521322 [PHY]   pack_ul_tti_request SFN/Slot:126.19
avril 09 13:40:21 [0m1712662821.529334 [NR_MAC]   (126/17)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.531791 [NR_MAC]     127. 7 Scheduling pucch reception in  127. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.531801 [PHY]   pack_ul_tti_request SFN/Slot:127.7
avril 09 13:40:21 [0m1712662821.531804 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.543066 [NR_MAC]   (127/7)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.545602 [NR_MAC]     127.17 Scheduling pucch reception in  127.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.545614 [PHY]   pack_ul_tti_request SFN/Slot:127.17
avril 09 13:40:21 [0m1712662821.545616 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.546672 [PHY]   pack_ul_tti_request SFN/Slot:127.18
avril 09 13:40:21 [0m1712662821.547825 [PHY]   pack_ul_tti_request SFN/Slot:127.19
avril 09 13:40:21 [0m1712662821.549072 [NR_MAC]   Frame.Slot 128.0
avril 09 13:40:21 UE RNTI fabe CU-UE-ID 1 in-sync PH 0 dB PCMAX 0 dBm, average RSRP -44 (16 meas)
avril 09 13:40:21 UE fabe: dlsch_rounds 161/1/0/0, dlsch_errors 0, pucch0_DTX 0, BLER 0.00001 MCS (0) 9
avril 09 13:40:21 UE fabe: ulsch_rounds 2945/0/0/0, ulsch_errors 0, ulsch_DTX 0, BLER 0.00000 MCS (0) 9
avril 09 13:40:21 UE fabe: MAC:    TX          19664 RX         247640 bytes
avril 09 13:40:21 UE fabe: LCID 1: TX            966 RX            282 bytes
avril 09 13:40:21 UE fabe: LCID 2: TX              0 RX              0 bytes
avril 09 13:40:21 UE fabe: LCID 4: TX           2241 RX           2414 bytes
avril 09 13:40:21 
avril 09 13:40:21 [0m1712662821.555788 [NR_MAC]   (127/17)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.558776 [NR_MAC]     128. 7 Scheduling pucch reception in  128. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.558786 [PHY]   pack_ul_tti_request SFN/Slot:128.7
avril 09 13:40:21 [0m1712662821.558789 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.560433 [NR_MAC]     128. 8 Scheduling pucch reception in  128. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:21 [0m1712662821.560437 [PHY]   pack_ul_tti_request SFN/Slot:128.8
avril 09 13:40:21 [0m1712662821.560438 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:21 [0m1712662821.569348 [NR_MAC]   (128/7)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.571909 [NR_MAC]     128.17 Scheduling pucch reception in  128.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.571916 [PHY]   pack_ul_tti_request SFN/Slot:128.17
avril 09 13:40:21 [0m1712662821.571918 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.573053 [PHY]   pack_ul_tti_request SFN/Slot:128.18
avril 09 13:40:21 [0m1712662821.574225 [PHY]   pack_ul_tti_request SFN/Slot:128.19
avril 09 13:40:21 [0m1712662821.582079 [NR_MAC]   (128/17)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.584375 [NR_MAC]     129. 7 Scheduling pucch reception in  129. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.584386 [PHY]   pack_ul_tti_request SFN/Slot:129.7
avril 09 13:40:21 [0m1712662821.584389 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.595079 [NR_MAC]   (129/7)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.597598 [NR_MAC]     129.17 Scheduling pucch reception in  129.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.597609 [PHY]   pack_ul_tti_request SFN/Slot:129.17
avril 09 13:40:21 [0m1712662821.597613 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.598765 [PHY]   pack_ul_tti_request SFN/Slot:129.18
avril 09 13:40:21 [0m1712662821.599922 [PHY]   pack_ul_tti_request SFN/Slot:129.19
avril 09 13:40:21 [0m1712662821.607814 [NR_MAC]   (129/17)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.610357 [NR_MAC]     130. 7 Scheduling pucch reception in  130. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.610363 [PHY]   pack_ul_tti_request SFN/Slot:130.7
avril 09 13:40:21 [0m1712662821.610366 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.621470 [NR_MAC]   (130/7)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.623816 [NR_MAC]     130.17 Scheduling pucch reception in  130.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.623823 [PHY]   pack_ul_tti_request SFN/Slot:130.17
avril 09 13:40:21 [0m1712662821.623825 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.624999 [PHY]   pack_ul_tti_request SFN/Slot:130.18
avril 09 13:40:21 [0m1712662821.626179 [PHY]   pack_ul_tti_request SFN/Slot:130.19
avril 09 13:40:21 [0m1712662821.633950 [NR_MAC]   (130/17)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.636128 [NR_MAC]     131. 7 Scheduling pucch reception in  131. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.636134 [PHY]   pack_ul_tti_request SFN/Slot:131.7
avril 09 13:40:21 [0m1712662821.636137 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.647167 [NR_MAC]   (131/7)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.649777 [NR_MAC]     131.17 Scheduling pucch reception in  131.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.649794 [PHY]   pack_ul_tti_request SFN/Slot:131.17
avril 09 13:40:21 [0m1712662821.649796 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.650915 [PHY]   pack_ul_tti_request SFN/Slot:131.18
avril 09 13:40:21 [0m1712662821.652057 [PHY]   pack_ul_tti_request SFN/Slot:131.19
avril 09 13:40:21 [0m1712662821.659882 [NR_MAC]   (131/17)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.662187 [NR_MAC]     132. 7 Scheduling pucch reception in  132. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.662194 [PHY]   pack_ul_tti_request SFN/Slot:132.7
avril 09 13:40:21 [0m1712662821.662197 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.673272 [NR_MAC]   (132/7)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.675793 [NR_MAC]     132.17 Scheduling pucch reception in  132.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.675799 [PHY]   pack_ul_tti_request SFN/Slot:132.17
avril 09 13:40:21 [0m1712662821.675802 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.676937 [PHY]   pack_ul_tti_request SFN/Slot:132.18
avril 09 13:40:21 [0m1712662821.678055 [PHY]   pack_ul_tti_request SFN/Slot:132.19
avril 09 13:40:21 [0m1712662821.685701 [NR_MAC]   (132/17)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.687937 [NR_MAC]     133. 7 Scheduling pucch reception in  133. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.687944 [PHY]   pack_ul_tti_request SFN/Slot:133.7
avril 09 13:40:21 [0m1712662821.687947 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.698751 [NR_MAC]   (133/7)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.701082 [NR_MAC]     133.17 Scheduling pucch reception in  133.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.701088 [PHY]   pack_ul_tti_request SFN/Slot:133.17
avril 09 13:40:21 [0m1712662821.701091 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.702236 [PHY]   pack_ul_tti_request SFN/Slot:133.18
avril 09 13:40:21 [0m1712662821.703550 [PHY]   pack_ul_tti_request SFN/Slot:133.19
avril 09 13:40:21 [0m1712662821.711758 [NR_MAC]   (133/17)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.714218 [NR_MAC]     134. 7 Scheduling pucch reception in  134. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.714226 [PHY]   pack_ul_tti_request SFN/Slot:134.7
avril 09 13:40:21 [0m1712662821.714230 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.725488 [NR_MAC]   (134/7)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.727899 [NR_MAC]     134.17 Scheduling pucch reception in  134.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.727909 [PHY]   pack_ul_tti_request SFN/Slot:134.17
avril 09 13:40:21 [0m1712662821.727912 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.729031 [PHY]   pack_ul_tti_request SFN/Slot:134.18
avril 09 13:40:21 [0m1712662821.730203 [PHY]   pack_ul_tti_request SFN/Slot:134.19
avril 09 13:40:21 [0m1712662821.731500 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 135/0 
avril 09 13:40:21 [0m1712662821.737875 [NR_MAC]   (134/17)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.740417 [NR_MAC]   pucch_acknack  135. 7 Scheduling pucch reception in  135. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.740431 [PHY]   pack_ul_tti_request SFN/Slot:135.7
avril 09 13:40:21 [0m1712662821.740434 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.751686 [NR_MAC]   (135/7)uci_01->pduBitmap:3
avril 09 13:40:21 [0m1712662821.754100 [NR_MAC]     135.17 Scheduling pucch reception in  135.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.754112 [PHY]   pack_ul_tti_request SFN/Slot:135.17
avril 09 13:40:21 [0m1712662821.754115 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.755333 [PHY]   pack_ul_tti_request SFN/Slot:135.18
avril 09 13:40:21 [0m1712662821.756551 [PHY]   pack_ul_tti_request SFN/Slot:135.19
avril 09 13:40:21 [0m1712662821.764513 [NR_MAC]   (135/17)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.767150 [NR_MAC]     136. 7 Scheduling pucch reception in  136. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.767161 [PHY]   pack_ul_tti_request SFN/Slot:136.7
avril 09 13:40:21 [0m1712662821.767163 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.769555 [NR_MAC]     136. 8 Scheduling pucch reception in  136. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:21 [0m1712662821.769565 [PHY]   pack_ul_tti_request SFN/Slot:136.8
avril 09 13:40:21 [0m1712662821.769568 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:21 [0m1712662821.778700 [NR_MAC]   (136/7)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.781053 [NR_MAC]     136.17 Scheduling pucch reception in  136.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.781062 [PHY]   pack_ul_tti_request SFN/Slot:136.17
avril 09 13:40:21 [0m1712662821.781065 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.782303 [PHY]   pack_ul_tti_request SFN/Slot:136.18
avril 09 13:40:21 [0m1712662821.783499 [PHY]   pack_ul_tti_request SFN/Slot:136.19
avril 09 13:40:21 [0m1712662821.791077 [NR_MAC]   (136/17)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.793791 [NR_MAC]     137. 7 Scheduling pucch reception in  137. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.793800 [PHY]   pack_ul_tti_request SFN/Slot:137.7
avril 09 13:40:21 [0m1712662821.793803 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.805032 [NR_MAC]   (137/7)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.807601 [NR_MAC]     137.17 Scheduling pucch reception in  137.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.807608 [PHY]   pack_ul_tti_request SFN/Slot:137.17
avril 09 13:40:21 [0m1712662821.807611 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.808808 [PHY]   pack_ul_tti_request SFN/Slot:137.18
avril 09 13:40:21 [0m1712662821.810002 [PHY]   pack_ul_tti_request SFN/Slot:137.19
avril 09 13:40:21 [0m1712662821.817914 [NR_MAC]   (137/17)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.820364 [NR_MAC]     138. 7 Scheduling pucch reception in  138. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.820371 [PHY]   pack_ul_tti_request SFN/Slot:138.7
avril 09 13:40:21 [0m1712662821.820374 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.831850 [NR_MAC]   (138/7)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.834173 [NR_MAC]     138.17 Scheduling pucch reception in  138.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.834182 [PHY]   pack_ul_tti_request SFN/Slot:138.17
avril 09 13:40:21 [0m1712662821.834185 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.835378 [PHY]   pack_ul_tti_request SFN/Slot:138.18
avril 09 13:40:21 [0m1712662821.836694 [PHY]   pack_ul_tti_request SFN/Slot:138.19
avril 09 13:40:21 [0m1712662821.844796 [NR_MAC]   (138/17)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.847153 [NR_MAC]     139. 7 Scheduling pucch reception in  139. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.847164 [PHY]   pack_ul_tti_request SFN/Slot:139.7
avril 09 13:40:21 [0m1712662821.847167 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.858245 [NR_MAC]   (139/7)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.860792 [NR_MAC]     139.17 Scheduling pucch reception in  139.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.860803 [PHY]   pack_ul_tti_request SFN/Slot:139.17
avril 09 13:40:21 [0m1712662821.860805 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.861891 [PHY]   pack_ul_tti_request SFN/Slot:139.18
avril 09 13:40:21 [0m1712662821.863215 [PHY]   pack_ul_tti_request SFN/Slot:139.19
avril 09 13:40:21 [0m1712662821.871088 [NR_MAC]   (139/17)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.873751 [NR_MAC]     140. 7 Scheduling pucch reception in  140. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.873760 [PHY]   pack_ul_tti_request SFN/Slot:140.7
avril 09 13:40:21 [0m1712662821.873763 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.885262 [NR_MAC]   (140/7)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.887657 [NR_MAC]     140.17 Scheduling pucch reception in  140.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.887662 [PHY]   pack_ul_tti_request SFN/Slot:140.17
avril 09 13:40:21 [0m1712662821.887664 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.888837 [PHY]   pack_ul_tti_request SFN/Slot:140.18
avril 09 13:40:21 [0m1712662821.889978 [PHY]   pack_ul_tti_request SFN/Slot:140.19
avril 09 13:40:21 [0m1712662821.897877 [NR_MAC]   (140/17)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.900552 [NR_MAC]     141. 7 Scheduling pucch reception in  141. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.900602 [PHY]   pack_ul_tti_request SFN/Slot:141.7
avril 09 13:40:21 [0m1712662821.900604 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.911372 [NR_MAC]   (141/7)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.913885 [NR_MAC]     141.17 Scheduling pucch reception in  141.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.913895 [PHY]   pack_ul_tti_request SFN/Slot:141.17
avril 09 13:40:21 [0m1712662821.913898 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.915019 [PHY]   pack_ul_tti_request SFN/Slot:141.18
avril 09 13:40:21 [0m1712662821.916307 [PHY]   pack_ul_tti_request SFN/Slot:141.19
avril 09 13:40:21 [0m1712662821.924183 [NR_MAC]   (141/17)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.927031 [NR_MAC]     142. 7 Scheduling pucch reception in  142. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.927037 [PHY]   pack_ul_tti_request SFN/Slot:142.7
avril 09 13:40:21 [0m1712662821.927039 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.938131 [NR_MAC]   (142/7)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.940731 [NR_MAC]     142.17 Scheduling pucch reception in  142.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.940764 [PHY]   pack_ul_tti_request SFN/Slot:142.17
avril 09 13:40:21 [0m1712662821.940766 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.941934 [PHY]   pack_ul_tti_request SFN/Slot:142.18
avril 09 13:40:21 [0m1712662821.943092 [PHY]   pack_ul_tti_request SFN/Slot:142.19
avril 09 13:40:21 [0m1712662821.951209 [NR_MAC]   (142/17)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.953850 [NR_MAC]     143. 7 Scheduling pucch reception in  143. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.953858 [PHY]   pack_ul_tti_request SFN/Slot:143.7
avril 09 13:40:21 [0m1712662821.953862 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.965081 [NR_MAC]   (143/7)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.967475 [NR_MAC]     143.17 Scheduling pucch reception in  143.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.967483 [PHY]   pack_ul_tti_request SFN/Slot:143.17
avril 09 13:40:21 [0m1712662821.967486 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.968688 [PHY]   pack_ul_tti_request SFN/Slot:143.18
avril 09 13:40:21 [0m1712662821.970028 [PHY]   pack_ul_tti_request SFN/Slot:143.19
avril 09 13:40:21 [0m1712662821.977616 [NR_MAC]   (143/17)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.979996 [NR_MAC]     144. 7 Scheduling pucch reception in  144. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.980006 [PHY]   pack_ul_tti_request SFN/Slot:144.7
avril 09 13:40:21 [0m1712662821.980010 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.982035 [NR_MAC]     144. 8 Scheduling pucch reception in  144. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:21 [0m1712662821.982040 [PHY]   pack_ul_tti_request SFN/Slot:144.8
avril 09 13:40:21 [0m1712662821.982041 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:21 [0m1712662821.991092 [NR_MAC]   (144/7)uci_01->pduBitmap:1
avril 09 13:40:21 [0m1712662821.993534 [NR_MAC]     144.17 Scheduling pucch reception in  144.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:21 [0m1712662821.993553 [PHY]   pack_ul_tti_request SFN/Slot:144.17
avril 09 13:40:21 [0m1712662821.993556 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:21 [0m1712662821.994561 [PHY]   pack_ul_tti_request SFN/Slot:144.18
avril 09 13:40:21 [0m1712662821.995876 [PHY]   pack_ul_tti_request SFN/Slot:144.19
avril 09 13:40:21 [0m1712662821.996996 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 145/0 
avril 09 13:40:21 [0m1712662822.003555 [NR_MAC]   (144/17)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.005866 [NR_MAC]   pucch_acknack  145. 7 Scheduling pucch reception in  145. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.005876 [PHY]   pack_ul_tti_request SFN/Slot:145.7
avril 09 13:40:22 [0m1712662822.005879 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.016987 [NR_MAC]   (145/7)uci_01->pduBitmap:3
avril 09 13:40:22 [0m1712662822.019576 [NR_MAC]     145.17 Scheduling pucch reception in  145.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.019613 [PHY]   pack_ul_tti_request SFN/Slot:145.17
avril 09 13:40:22 [0m1712662822.019628 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.020897 [PHY]   pack_ul_tti_request SFN/Slot:145.18
avril 09 13:40:22 [0m1712662822.022083 [PHY]   pack_ul_tti_request SFN/Slot:145.19
avril 09 13:40:22 [0m1712662822.030018 [NR_MAC]   (145/17)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.032487 [NR_MAC]     146. 7 Scheduling pucch reception in  146. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.032496 [PHY]   pack_ul_tti_request SFN/Slot:146.7
avril 09 13:40:22 [0m1712662822.032500 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.043847 [NR_MAC]   (146/7)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.046418 [NR_MAC]     146.17 Scheduling pucch reception in  146.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.046436 [PHY]   pack_ul_tti_request SFN/Slot:146.17
avril 09 13:40:22 [0m1712662822.046439 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.047805 [PHY]   pack_ul_tti_request SFN/Slot:146.18
avril 09 13:40:22 [0m1712662822.049021 [PHY]   pack_ul_tti_request SFN/Slot:146.19
avril 09 13:40:22 [0m1712662822.056857 [NR_MAC]   (146/17)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.059143 [NR_MAC]     147. 7 Scheduling pucch reception in  147. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.059149 [PHY]   pack_ul_tti_request SFN/Slot:147.7
avril 09 13:40:22 [0m1712662822.059151 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.070306 [NR_MAC]   (147/7)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.072912 [NR_MAC]     147.17 Scheduling pucch reception in  147.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.072919 [PHY]   pack_ul_tti_request SFN/Slot:147.17
avril 09 13:40:22 [0m1712662822.072921 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.074045 [PHY]   pack_ul_tti_request SFN/Slot:147.18
avril 09 13:40:22 [0m1712662822.075174 [PHY]   pack_ul_tti_request SFN/Slot:147.19
avril 09 13:40:22 [0m1712662822.083008 [NR_MAC]   (147/17)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.085503 [NR_MAC]     148. 7 Scheduling pucch reception in  148. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.085523 [PHY]   pack_ul_tti_request SFN/Slot:148.7
avril 09 13:40:22 [0m1712662822.085526 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.096487 [NR_MAC]   (148/7)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.098919 [NR_MAC]     148.17 Scheduling pucch reception in  148.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.098925 [PHY]   pack_ul_tti_request SFN/Slot:148.17
avril 09 13:40:22 [0m1712662822.098928 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.100020 [PHY]   pack_ul_tti_request SFN/Slot:148.18
avril 09 13:40:22 [0m1712662822.101318 [PHY]   pack_ul_tti_request SFN/Slot:148.19
avril 09 13:40:22 [0m1712662822.109036 [NR_MAC]   (148/17)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.111564 [NR_MAC]     149. 7 Scheduling pucch reception in  149. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.111570 [PHY]   pack_ul_tti_request SFN/Slot:149.7
avril 09 13:40:22 [0m1712662822.111572 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.123115 [NR_MAC]   (149/7)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.125653 [NR_MAC]     149.17 Scheduling pucch reception in  149.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.125688 [PHY]   pack_ul_tti_request SFN/Slot:149.17
avril 09 13:40:22 [0m1712662822.125702 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.126891 [PHY]   pack_ul_tti_request SFN/Slot:149.18
avril 09 13:40:22 [0m1712662822.127968 [PHY]   pack_ul_tti_request SFN/Slot:149.19
avril 09 13:40:22 [0m1712662822.135590 [NR_MAC]   (149/17)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.138151 [NR_MAC]     150. 7 Scheduling pucch reception in  150. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.138157 [PHY]   pack_ul_tti_request SFN/Slot:150.7
avril 09 13:40:22 [0m1712662822.138158 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.149228 [NR_MAC]   (150/7)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.151790 [NR_MAC]     150.17 Scheduling pucch reception in  150.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.151795 [PHY]   pack_ul_tti_request SFN/Slot:150.17
avril 09 13:40:22 [0m1712662822.151797 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.152850 [PHY]   pack_ul_tti_request SFN/Slot:150.18
avril 09 13:40:22 [0m1712662822.154061 [PHY]   pack_ul_tti_request SFN/Slot:150.19
avril 09 13:40:22 [0m1712662822.161964 [NR_MAC]   (150/17)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.164065 [NR_MAC]     151. 7 Scheduling pucch reception in  151. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.164073 [PHY]   pack_ul_tti_request SFN/Slot:151.7
avril 09 13:40:22 [0m1712662822.164076 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.175229 [NR_MAC]   (151/7)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.177728 [NR_MAC]     151.17 Scheduling pucch reception in  151.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.177756 [PHY]   pack_ul_tti_request SFN/Slot:151.17
avril 09 13:40:22 [0m1712662822.177758 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.178906 [PHY]   pack_ul_tti_request SFN/Slot:151.18
avril 09 13:40:22 [0m1712662822.180027 [PHY]   pack_ul_tti_request SFN/Slot:151.19
avril 09 13:40:22 [0m1712662822.187873 [NR_MAC]   (151/17)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.190116 [NR_MAC]     152. 7 Scheduling pucch reception in  152. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.190123 [PHY]   pack_ul_tti_request SFN/Slot:152.7
avril 09 13:40:22 [0m1712662822.190125 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.192408 [NR_MAC]     152. 8 Scheduling pucch reception in  152. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:22 [0m1712662822.192418 [PHY]   pack_ul_tti_request SFN/Slot:152.8
avril 09 13:40:22 [0m1712662822.192419 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:22 [0m1712662822.201084 [NR_MAC]   (152/7)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.203470 [NR_MAC]     152.17 Scheduling pucch reception in  152.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.203478 [PHY]   pack_ul_tti_request SFN/Slot:152.17
avril 09 13:40:22 [0m1712662822.203480 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.204607 [PHY]   pack_ul_tti_request SFN/Slot:152.18
avril 09 13:40:22 [0m1712662822.205780 [PHY]   pack_ul_tti_request SFN/Slot:152.19
avril 09 13:40:22 [0m1712662822.213381 [NR_MAC]   (152/17)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.215895 [NR_MAC]     153. 7 Scheduling pucch reception in  153. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.215903 [PHY]   pack_ul_tti_request SFN/Slot:153.7
avril 09 13:40:22 [0m1712662822.215907 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.226933 [NR_MAC]   (153/7)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.229023 [NR_MAC]     153.17 Scheduling pucch reception in  153.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.229029 [PHY]   pack_ul_tti_request SFN/Slot:153.17
avril 09 13:40:22 [0m1712662822.229031 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.230111 [PHY]   pack_ul_tti_request SFN/Slot:153.18
avril 09 13:40:22 [0m1712662822.231401 [PHY]   pack_ul_tti_request SFN/Slot:153.19
avril 09 13:40:22 [0m1712662822.239178 [NR_MAC]   (153/17)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.241649 [NR_MAC]     154. 7 Scheduling pucch reception in  154. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.241654 [PHY]   pack_ul_tti_request SFN/Slot:154.7
avril 09 13:40:22 [0m1712662822.241657 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.252453 [NR_MAC]   (154/7)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.254843 [NR_MAC]     154.17 Scheduling pucch reception in  154.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.254849 [PHY]   pack_ul_tti_request SFN/Slot:154.17
avril 09 13:40:22 [0m1712662822.254852 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.255898 [PHY]   pack_ul_tti_request SFN/Slot:154.18
avril 09 13:40:22 [0m1712662822.257063 [PHY]   pack_ul_tti_request SFN/Slot:154.19
avril 09 13:40:22 [0m1712662822.258216 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 155/0 
avril 09 13:40:22 [0m1712662822.264875 [NR_MAC]   (154/17)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.267210 [NR_MAC]   pucch_acknack  155. 7 Scheduling pucch reception in  155. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.267217 [PHY]   pack_ul_tti_request SFN/Slot:155.7
avril 09 13:40:22 [0m1712662822.267221 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.278192 [NR_MAC]   (155/7)uci_01->pduBitmap:3
avril 09 13:40:22 [0m1712662822.280825 [NR_MAC]     155.17 Scheduling pucch reception in  155.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.280836 [PHY]   pack_ul_tti_request SFN/Slot:155.17
avril 09 13:40:22 [0m1712662822.280839 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.281970 [PHY]   pack_ul_tti_request SFN/Slot:155.18
avril 09 13:40:22 [0m1712662822.283284 [PHY]   pack_ul_tti_request SFN/Slot:155.19
avril 09 13:40:22 [0m1712662822.290998 [NR_MAC]   (155/17)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.293658 [NR_MAC]     156. 7 Scheduling pucch reception in  156. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.293693 [PHY]   pack_ul_tti_request SFN/Slot:156.7
avril 09 13:40:22 [0m1712662822.293710 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.305077 [NR_MAC]   (156/7)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.307606 [NR_MAC]     156.17 Scheduling pucch reception in  156.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.307637 [PHY]   pack_ul_tti_request SFN/Slot:156.17
avril 09 13:40:22 [0m1712662822.307649 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.308879 [PHY]   pack_ul_tti_request SFN/Slot:156.18
avril 09 13:40:22 [0m1712662822.310000 [PHY]   pack_ul_tti_request SFN/Slot:156.19
avril 09 13:40:22 [0m1712662822.317896 [NR_MAC]   (156/17)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.320422 [NR_MAC]     157. 7 Scheduling pucch reception in  157. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.320428 [PHY]   pack_ul_tti_request SFN/Slot:157.7
avril 09 13:40:22 [0m1712662822.320430 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.331706 [NR_MAC]   (157/7)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.333954 [NR_MAC]     157.17 Scheduling pucch reception in  157.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.333959 [PHY]   pack_ul_tti_request SFN/Slot:157.17
avril 09 13:40:22 [0m1712662822.333961 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.335063 [PHY]   pack_ul_tti_request SFN/Slot:157.18
avril 09 13:40:22 [0m1712662822.336363 [PHY]   pack_ul_tti_request SFN/Slot:157.19
avril 09 13:40:22 [0m1712662822.344200 [NR_MAC]   (157/17)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.345756 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 158/6 
avril 09 13:40:22 [0m1712662822.346846 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 158/7 
avril 09 13:40:22 [0m1712662822.346851 [NR_MAC]     158. 7 Scheduling pucch reception in  158. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.346857 [PHY]   pack_ul_tti_request SFN/Slot:158.7
avril 09 13:40:22 [0m1712662822.346859 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.358161 [NR_MAC]   (158/7)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.360696 [NR_MAC]   pucch_acknack  158.17 Scheduling pucch reception in  158.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.360705 [PHY]   pack_ul_tti_request SFN/Slot:158.17
avril 09 13:40:22 [0m1712662822.360708 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.361851 [PHY]   pack_ul_tti_request SFN/Slot:158.18
avril 09 13:40:22 [0m1712662822.363039 [PHY]   pack_ul_tti_request SFN/Slot:158.19
avril 09 13:40:22 [0m1712662822.371399 [NR_MAC]   (158/17)uci_01->pduBitmap:3
avril 09 13:40:22 [0m1712662822.373838 [NR_MAC]     159. 7 Scheduling pucch reception in  159. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.373850 [PHY]   pack_ul_tti_request SFN/Slot:159.7
avril 09 13:40:22 [0m1712662822.373853 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.385355 [NR_MAC]   (159/7)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.387887 [NR_MAC]     159.17 Scheduling pucch reception in  159.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.387897 [PHY]   pack_ul_tti_request SFN/Slot:159.17
avril 09 13:40:22 [0m1712662822.387901 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.388957 [PHY]   pack_ul_tti_request SFN/Slot:159.18
avril 09 13:40:22 [0m1712662822.390113 [PHY]   pack_ul_tti_request SFN/Slot:159.19
avril 09 13:40:22 [0m1712662822.398118 [NR_MAC]   (159/17)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.400672 [NR_MAC]     160. 7 Scheduling pucch reception in  160. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.400680 [PHY]   pack_ul_tti_request SFN/Slot:160.7
avril 09 13:40:22 [0m1712662822.400683 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.402826 [NR_MAC]     160. 8 Scheduling pucch reception in  160. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:22 [0m1712662822.402832 [PHY]   pack_ul_tti_request SFN/Slot:160.8
avril 09 13:40:22 [0m1712662822.402833 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:22 [0m1712662822.412047 [NR_MAC]   (160/7)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.414585 [NR_MAC]     160.17 Scheduling pucch reception in  160.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.414597 [PHY]   pack_ul_tti_request SFN/Slot:160.17
avril 09 13:40:22 [0m1712662822.414599 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.415774 [PHY]   pack_ul_tti_request SFN/Slot:160.18
avril 09 13:40:22 [0m1712662822.417019 [PHY]   pack_ul_tti_request SFN/Slot:160.19
avril 09 13:40:22 [0m1712662822.424909 [NR_MAC]   (160/17)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.427052 [NR_MAC]     161. 7 Scheduling pucch reception in  161. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.427060 [PHY]   pack_ul_tti_request SFN/Slot:161.7
avril 09 13:40:22 [0m1712662822.427063 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.438462 [NR_MAC]   (161/7)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.441219 [NR_MAC]     161.17 Scheduling pucch reception in  161.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.441231 [PHY]   pack_ul_tti_request SFN/Slot:161.17
avril 09 13:40:22 [0m1712662822.441234 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.442248 [PHY]   pack_ul_tti_request SFN/Slot:161.18
avril 09 13:40:22 [0m1712662822.443334 [PHY]   pack_ul_tti_request SFN/Slot:161.19
avril 09 13:40:22 [0m1712662822.451063 [NR_MAC]   (161/17)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.453553 [NR_MAC]     162. 7 Scheduling pucch reception in  162. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.453599 [PHY]   pack_ul_tti_request SFN/Slot:162.7
avril 09 13:40:22 [0m1712662822.453616 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.464747 [NR_MAC]   (162/7)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.467286 [NR_MAC]     162.17 Scheduling pucch reception in  162.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.467294 [PHY]   pack_ul_tti_request SFN/Slot:162.17
avril 09 13:40:22 [0m1712662822.467296 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.468410 [PHY]   pack_ul_tti_request SFN/Slot:162.18
avril 09 13:40:22 [0m1712662822.469735 [PHY]   pack_ul_tti_request SFN/Slot:162.19
avril 09 13:40:22 [0m1712662822.477253 [NR_MAC]   (162/17)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.479808 [NR_MAC]     163. 7 Scheduling pucch reception in  163. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.479817 [PHY]   pack_ul_tti_request SFN/Slot:163.7
avril 09 13:40:22 [0m1712662822.479820 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.490818 [NR_MAC]   (163/7)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.493075 [NR_MAC]     163.17 Scheduling pucch reception in  163.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.493081 [PHY]   pack_ul_tti_request SFN/Slot:163.17
avril 09 13:40:22 [0m1712662822.493084 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.494212 [PHY]   pack_ul_tti_request SFN/Slot:163.18
avril 09 13:40:22 [0m1712662822.495613 [PHY]   pack_ul_tti_request SFN/Slot:163.19
avril 09 13:40:22 [0m1712662822.503102 [NR_MAC]   (163/17)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.505697 [NR_MAC]     164. 7 Scheduling pucch reception in  164. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.505731 [PHY]   pack_ul_tti_request SFN/Slot:164.7
avril 09 13:40:22 [0m1712662822.505733 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.517004 [NR_MAC]   (164/7)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.519457 [NR_MAC]     164.17 Scheduling pucch reception in  164.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.519476 [PHY]   pack_ul_tti_request SFN/Slot:164.17
avril 09 13:40:22 [0m1712662822.519479 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.520693 [PHY]   pack_ul_tti_request SFN/Slot:164.18
avril 09 13:40:22 [0m1712662822.521938 [PHY]   pack_ul_tti_request SFN/Slot:164.19
avril 09 13:40:22 [0m1712662822.523209 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 165/0 
avril 09 13:40:22 [0m1712662822.530082 [NR_MAC]   (164/17)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.532579 [NR_MAC]   pucch_acknack  165. 7 Scheduling pucch reception in  165. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.532586 [PHY]   pack_ul_tti_request SFN/Slot:165.7
avril 09 13:40:22 [0m1712662822.532588 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.543912 [NR_MAC]   (165/7)uci_01->pduBitmap:3
avril 09 13:40:22 [0m1712662822.546332 [NR_MAC]     165.17 Scheduling pucch reception in  165.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.546337 [PHY]   pack_ul_tti_request SFN/Slot:165.17
avril 09 13:40:22 [0m1712662822.546339 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.547461 [PHY]   pack_ul_tti_request SFN/Slot:165.18
avril 09 13:40:22 [0m1712662822.548757 [PHY]   pack_ul_tti_request SFN/Slot:165.19
avril 09 13:40:22 [0m1712662822.556601 [NR_MAC]   (165/17)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.559084 [NR_MAC]     166. 7 Scheduling pucch reception in  166. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.559096 [PHY]   pack_ul_tti_request SFN/Slot:166.7
avril 09 13:40:22 [0m1712662822.559099 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.570069 [NR_MAC]   (166/7)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.572688 [NR_MAC]     166.17 Scheduling pucch reception in  166.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.572695 [PHY]   pack_ul_tti_request SFN/Slot:166.17
avril 09 13:40:22 [0m1712662822.572697 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.573799 [PHY]   pack_ul_tti_request SFN/Slot:166.18
avril 09 13:40:22 [0m1712662822.575066 [PHY]   pack_ul_tti_request SFN/Slot:166.19
avril 09 13:40:22 [0m1712662822.582928 [NR_MAC]   (166/17)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.585326 [NR_MAC]     167. 7 Scheduling pucch reception in  167. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.585332 [PHY]   pack_ul_tti_request SFN/Slot:167.7
avril 09 13:40:22 [0m1712662822.585335 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.596932 [NR_MAC]   (167/7)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.599182 [NR_MAC]     167.17 Scheduling pucch reception in  167.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.599188 [PHY]   pack_ul_tti_request SFN/Slot:167.17
avril 09 13:40:22 [0m1712662822.599190 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.600485 [PHY]   pack_ul_tti_request SFN/Slot:167.18
avril 09 13:40:22 [0m1712662822.601651 [PHY]   pack_ul_tti_request SFN/Slot:167.19
avril 09 13:40:22 [0m1712662822.609140 [NR_MAC]   (167/17)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.611763 [NR_MAC]     168. 7 Scheduling pucch reception in  168. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.611769 [PHY]   pack_ul_tti_request SFN/Slot:168.7
avril 09 13:40:22 [0m1712662822.611772 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.613792 [NR_MAC]     168. 8 Scheduling pucch reception in  168. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:22 [0m1712662822.613797 [PHY]   pack_ul_tti_request SFN/Slot:168.8
avril 09 13:40:22 [0m1712662822.613798 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:22 [0m1712662822.622536 [NR_MAC]   (168/7)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.624984 [NR_MAC]     168.17 Scheduling pucch reception in  168.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.624994 [PHY]   pack_ul_tti_request SFN/Slot:168.17
avril 09 13:40:22 [0m1712662822.624997 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.626107 [PHY]   pack_ul_tti_request SFN/Slot:168.18
avril 09 13:40:22 [0m1712662822.627450 [PHY]   pack_ul_tti_request SFN/Slot:168.19
avril 09 13:40:22 [0m1712662822.634925 [NR_MAC]   (168/17)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.637322 [NR_MAC]     169. 7 Scheduling pucch reception in  169. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.637330 [PHY]   pack_ul_tti_request SFN/Slot:169.7
avril 09 13:40:22 [0m1712662822.637333 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.648383 [NR_MAC]   (169/7)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.650770 [NR_MAC]     169.17 Scheduling pucch reception in  169.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.650779 [PHY]   pack_ul_tti_request SFN/Slot:169.17
avril 09 13:40:22 [0m1712662822.650782 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.651938 [PHY]   pack_ul_tti_request SFN/Slot:169.18
avril 09 13:40:22 [0m1712662822.653235 [PHY]   pack_ul_tti_request SFN/Slot:169.19
avril 09 13:40:22 [0m1712662822.660935 [NR_MAC]   (169/17)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.663499 [NR_MAC]     170. 7 Scheduling pucch reception in  170. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.663507 [PHY]   pack_ul_tti_request SFN/Slot:170.7
avril 09 13:40:22 [0m1712662822.663511 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.674311 [NR_MAC]   (170/7)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.676731 [NR_MAC]     170.17 Scheduling pucch reception in  170.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.676741 [PHY]   pack_ul_tti_request SFN/Slot:170.17
avril 09 13:40:22 [0m1712662822.676743 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.677946 [PHY]   pack_ul_tti_request SFN/Slot:170.18
avril 09 13:40:22 [0m1712662822.679212 [PHY]   pack_ul_tti_request SFN/Slot:170.19
avril 09 13:40:22 [0m1712662822.686919 [NR_MAC]   (170/17)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.689477 [NR_MAC]     171. 7 Scheduling pucch reception in  171. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.689489 [PHY]   pack_ul_tti_request SFN/Slot:171.7
avril 09 13:40:22 [0m1712662822.689493 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.700537 [NR_MAC]   (171/7)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.702875 [NR_MAC]     171.17 Scheduling pucch reception in  171.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.702884 [PHY]   pack_ul_tti_request SFN/Slot:171.17
avril 09 13:40:22 [0m1712662822.702887 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.704089 [PHY]   pack_ul_tti_request SFN/Slot:171.18
avril 09 13:40:22 [0m1712662822.705377 [PHY]   pack_ul_tti_request SFN/Slot:171.19
avril 09 13:40:22 [0m1712662822.713101 [NR_MAC]   (171/17)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.715795 [NR_MAC]     172. 7 Scheduling pucch reception in  172. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.715807 [PHY]   pack_ul_tti_request SFN/Slot:172.7
avril 09 13:40:22 [0m1712662822.715811 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.726850 [NR_MAC]   (172/7)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.729212 [NR_MAC]     172.17 Scheduling pucch reception in  172.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.729223 [PHY]   pack_ul_tti_request SFN/Slot:172.17
avril 09 13:40:22 [0m1712662822.729226 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.730399 [PHY]   pack_ul_tti_request SFN/Slot:172.18
avril 09 13:40:22 [0m1712662822.731598 [PHY]   pack_ul_tti_request SFN/Slot:172.19
avril 09 13:40:22 [0m1712662822.739254 [NR_MAC]   (172/17)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.741711 [NR_MAC]     173. 7 Scheduling pucch reception in  173. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.741720 [PHY]   pack_ul_tti_request SFN/Slot:173.7
avril 09 13:40:22 [0m1712662822.741723 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.752952 [NR_MAC]   (173/7)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.755444 [NR_MAC]     173.17 Scheduling pucch reception in  173.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.755488 [PHY]   pack_ul_tti_request SFN/Slot:173.17
avril 09 13:40:22 [0m1712662822.755501 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.756751 [PHY]   pack_ul_tti_request SFN/Slot:173.18
avril 09 13:40:22 [0m1712662822.757952 [PHY]   pack_ul_tti_request SFN/Slot:173.19
avril 09 13:40:22 [0m1712662822.765672 [NR_MAC]   (173/17)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.768117 [NR_MAC]     174. 7 Scheduling pucch reception in  174. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.768128 [PHY]   pack_ul_tti_request SFN/Slot:174.7
avril 09 13:40:22 [0m1712662822.768131 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.779344 [NR_MAC]   (174/7)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.781782 [NR_MAC]     174.17 Scheduling pucch reception in  174.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.781791 [PHY]   pack_ul_tti_request SFN/Slot:174.17
avril 09 13:40:22 [0m1712662822.781794 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.782838 [PHY]   pack_ul_tti_request SFN/Slot:174.18
avril 09 13:40:22 [0m1712662822.784067 [PHY]   pack_ul_tti_request SFN/Slot:174.19
avril 09 13:40:22 [0m1712662822.785181 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 175/0 
avril 09 13:40:22 [0m1712662822.791423 [NR_MAC]   (174/17)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.793965 [NR_MAC]   pucch_acknack  175. 7 Scheduling pucch reception in  175. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.793975 [PHY]   pack_ul_tti_request SFN/Slot:175.7
avril 09 13:40:22 [0m1712662822.793978 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.805156 [NR_MAC]   (175/7)uci_01->pduBitmap:3
avril 09 13:40:22 [0m1712662822.807849 [NR_MAC]     175.17 Scheduling pucch reception in  175.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.807865 [PHY]   pack_ul_tti_request SFN/Slot:175.17
avril 09 13:40:22 [0m1712662822.807868 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.808909 [PHY]   pack_ul_tti_request SFN/Slot:175.18
avril 09 13:40:22 [0m1712662822.810136 [PHY]   pack_ul_tti_request SFN/Slot:175.19
avril 09 13:40:22 [0m1712662822.818365 [NR_MAC]   (175/17)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.821029 [NR_MAC]     176. 7 Scheduling pucch reception in  176. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.821037 [PHY]   pack_ul_tti_request SFN/Slot:176.7
avril 09 13:40:22 [0m1712662822.821039 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.823013 [NR_MAC]     176. 8 Scheduling pucch reception in  176. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:22 [0m1712662822.823017 [PHY]   pack_ul_tti_request SFN/Slot:176.8
avril 09 13:40:22 [0m1712662822.823018 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:22 [0m1712662822.832275 [NR_MAC]   (176/7)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.834950 [NR_MAC]     176.17 Scheduling pucch reception in  176.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.834956 [PHY]   pack_ul_tti_request SFN/Slot:176.17
avril 09 13:40:22 [0m1712662822.834959 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.836046 [PHY]   pack_ul_tti_request SFN/Slot:176.18
avril 09 13:40:22 [0m1712662822.837446 [PHY]   pack_ul_tti_request SFN/Slot:176.19
avril 09 13:40:22 [0m1712662822.845227 [NR_MAC]   (176/17)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.847863 [NR_MAC]     177. 7 Scheduling pucch reception in  177. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.847871 [PHY]   pack_ul_tti_request SFN/Slot:177.7
avril 09 13:40:22 [0m1712662822.847874 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.859156 [NR_MAC]   (177/7)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.861806 [NR_MAC]     177.17 Scheduling pucch reception in  177.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.861812 [PHY]   pack_ul_tti_request SFN/Slot:177.17
avril 09 13:40:22 [0m1712662822.861814 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.862920 [PHY]   pack_ul_tti_request SFN/Slot:177.18
avril 09 13:40:22 [0m1712662822.864045 [PHY]   pack_ul_tti_request SFN/Slot:177.19
avril 09 13:40:22 [0m1712662822.872195 [NR_MAC]   (177/17)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.874914 [NR_MAC]     178. 7 Scheduling pucch reception in  178. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.874926 [PHY]   pack_ul_tti_request SFN/Slot:178.7
avril 09 13:40:22 [0m1712662822.874929 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.885890 [NR_MAC]   (178/7)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.888353 [NR_MAC]     178.17 Scheduling pucch reception in  178.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.888362 [PHY]   pack_ul_tti_request SFN/Slot:178.17
avril 09 13:40:22 [0m1712662822.888364 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.889451 [PHY]   pack_ul_tti_request SFN/Slot:178.18
avril 09 13:40:22 [0m1712662822.890637 [PHY]   pack_ul_tti_request SFN/Slot:178.19
avril 09 13:40:22 [0m1712662822.898654 [NR_MAC]   (178/17)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.901080 [NR_MAC]     179. 7 Scheduling pucch reception in  179. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.901088 [PHY]   pack_ul_tti_request SFN/Slot:179.7
avril 09 13:40:22 [0m1712662822.901092 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.912202 [NR_MAC]   (179/7)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.914752 [NR_MAC]     179.17 Scheduling pucch reception in  179.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.914758 [PHY]   pack_ul_tti_request SFN/Slot:179.17
avril 09 13:40:22 [0m1712662822.914761 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.915884 [PHY]   pack_ul_tti_request SFN/Slot:179.18
avril 09 13:40:22 [0m1712662822.917139 [PHY]   pack_ul_tti_request SFN/Slot:179.19
avril 09 13:40:22 [0m1712662822.925205 [NR_MAC]   (179/17)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.927871 [NR_MAC]     180. 7 Scheduling pucch reception in  180. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.927882 [PHY]   pack_ul_tti_request SFN/Slot:180.7
avril 09 13:40:22 [0m1712662822.927886 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.939400 [NR_MAC]   (180/7)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.941816 [NR_MAC]     180.17 Scheduling pucch reception in  180.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.941826 [PHY]   pack_ul_tti_request SFN/Slot:180.17
avril 09 13:40:22 [0m1712662822.941828 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.943000 [PHY]   pack_ul_tti_request SFN/Slot:180.18
avril 09 13:40:22 [0m1712662822.944216 [PHY]   pack_ul_tti_request SFN/Slot:180.19
avril 09 13:40:22 [0m1712662822.952055 [NR_MAC]   (180/17)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.954595 [NR_MAC]     181. 7 Scheduling pucch reception in  181. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.954603 [PHY]   pack_ul_tti_request SFN/Slot:181.7
avril 09 13:40:22 [0m1712662822.954607 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.965897 [NR_MAC]   (181/7)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.968163 [NR_MAC]     181.17 Scheduling pucch reception in  181.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.968171 [PHY]   pack_ul_tti_request SFN/Slot:181.17
avril 09 13:40:22 [0m1712662822.968174 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.969358 [PHY]   pack_ul_tti_request SFN/Slot:181.18
avril 09 13:40:22 [0m1712662822.970568 [PHY]   pack_ul_tti_request SFN/Slot:181.19
avril 09 13:40:22 [0m1712662822.978330 [NR_MAC]   (181/17)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.980770 [NR_MAC]     182. 7 Scheduling pucch reception in  182. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.980782 [PHY]   pack_ul_tti_request SFN/Slot:182.7
avril 09 13:40:22 [0m1712662822.980786 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.991957 [NR_MAC]   (182/7)uci_01->pduBitmap:1
avril 09 13:40:22 [0m1712662822.994376 [NR_MAC]     182.17 Scheduling pucch reception in  182.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:22 [0m1712662822.994382 [PHY]   pack_ul_tti_request SFN/Slot:182.17
avril 09 13:40:22 [0m1712662822.994384 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:22 [0m1712662822.995598 [PHY]   pack_ul_tti_request SFN/Slot:182.18
avril 09 13:40:22 [0m1712662822.996788 [PHY]   pack_ul_tti_request SFN/Slot:182.19
avril 09 13:40:23 [0m1712662823.004469 [NR_MAC]   (182/17)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.006876 [NR_MAC]     183. 7 Scheduling pucch reception in  183. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.006887 [PHY]   pack_ul_tti_request SFN/Slot:183.7
avril 09 13:40:23 [0m1712662823.006891 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.018118 [NR_MAC]   (183/7)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.020643 [NR_MAC]     183.17 Scheduling pucch reception in  183.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.020651 [PHY]   pack_ul_tti_request SFN/Slot:183.17
avril 09 13:40:23 [0m1712662823.020654 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.021774 [PHY]   pack_ul_tti_request SFN/Slot:183.18
avril 09 13:40:23 [0m1712662823.023168 [PHY]   pack_ul_tti_request SFN/Slot:183.19
avril 09 13:40:23 [0m1712662823.030622 [NR_MAC]   (183/17)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.033046 [NR_MAC]     184. 7 Scheduling pucch reception in  184. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.033055 [PHY]   pack_ul_tti_request SFN/Slot:184.7
avril 09 13:40:23 [0m1712662823.033059 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.035199 [NR_MAC]     184. 8 Scheduling pucch reception in  184. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:23 [0m1712662823.035206 [PHY]   pack_ul_tti_request SFN/Slot:184.8
avril 09 13:40:23 [0m1712662823.035208 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:23 [0m1712662823.044188 [NR_MAC]   (184/7)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.046732 [NR_MAC]     184.17 Scheduling pucch reception in  184.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.046739 [PHY]   pack_ul_tti_request SFN/Slot:184.17
avril 09 13:40:23 [0m1712662823.046742 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.047876 [PHY]   pack_ul_tti_request SFN/Slot:184.18
avril 09 13:40:23 [0m1712662823.049075 [PHY]   pack_ul_tti_request SFN/Slot:184.19
avril 09 13:40:23 [0m1712662823.050565 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 185/0 
avril 09 13:40:23 [0m1712662823.056942 [NR_MAC]   (184/17)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.059422 [NR_MAC]   pucch_acknack  185. 7 Scheduling pucch reception in  185. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.059441 [PHY]   pack_ul_tti_request SFN/Slot:185.7
avril 09 13:40:23 [0m1712662823.059444 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.070885 [NR_MAC]   (185/7)uci_01->pduBitmap:3
avril 09 13:40:23 [0m1712662823.073308 [NR_MAC]     185.17 Scheduling pucch reception in  185.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.073319 [PHY]   pack_ul_tti_request SFN/Slot:185.17
avril 09 13:40:23 [0m1712662823.073322 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.074412 [PHY]   pack_ul_tti_request SFN/Slot:185.18
avril 09 13:40:23 [0m1712662823.075568 [PHY]   pack_ul_tti_request SFN/Slot:185.19
avril 09 13:40:23 [0m1712662823.083490 [NR_MAC]   (185/17)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.085796 [NR_MAC]     186. 7 Scheduling pucch reception in  186. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.085805 [PHY]   pack_ul_tti_request SFN/Slot:186.7
avril 09 13:40:23 [0m1712662823.085808 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.096931 [NR_MAC]   (186/7)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.099439 [NR_MAC]     186.17 Scheduling pucch reception in  186.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.099479 [PHY]   pack_ul_tti_request SFN/Slot:186.17
avril 09 13:40:23 [0m1712662823.099497 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.100786 [PHY]   pack_ul_tti_request SFN/Slot:186.18
avril 09 13:40:23 [0m1712662823.102016 [PHY]   pack_ul_tti_request SFN/Slot:186.19
avril 09 13:40:23 [0m1712662823.109887 [NR_MAC]   (186/17)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.112511 [NR_MAC]     187. 7 Scheduling pucch reception in  187. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.112520 [PHY]   pack_ul_tti_request SFN/Slot:187.7
avril 09 13:40:23 [0m1712662823.112523 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.124005 [NR_MAC]   (187/7)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.126176 [NR_MAC]     187.17 Scheduling pucch reception in  187.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.126185 [PHY]   pack_ul_tti_request SFN/Slot:187.17
avril 09 13:40:23 [0m1712662823.126188 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.127240 [PHY]   pack_ul_tti_request SFN/Slot:187.18
avril 09 13:40:23 [0m1712662823.128306 [PHY]   pack_ul_tti_request SFN/Slot:187.19
avril 09 13:40:23 [0m1712662823.135963 [NR_MAC]   (187/17)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.138618 [NR_MAC]     188. 7 Scheduling pucch reception in  188. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.138627 [PHY]   pack_ul_tti_request SFN/Slot:188.7
avril 09 13:40:23 [0m1712662823.138630 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.149774 [NR_MAC]   (188/7)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.152084 [NR_MAC]     188.17 Scheduling pucch reception in  188.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.152092 [PHY]   pack_ul_tti_request SFN/Slot:188.17
avril 09 13:40:23 [0m1712662823.152094 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.153314 [PHY]   pack_ul_tti_request SFN/Slot:188.18
avril 09 13:40:23 [0m1712662823.154488 [PHY]   pack_ul_tti_request SFN/Slot:188.19
avril 09 13:40:23 [0m1712662823.162476 [NR_MAC]   (188/17)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.164933 [NR_MAC]     189. 7 Scheduling pucch reception in  189. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.164942 [PHY]   pack_ul_tti_request SFN/Slot:189.7
avril 09 13:40:23 [0m1712662823.164945 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.176049 [NR_MAC]   (189/7)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.178562 [NR_MAC]     189.17 Scheduling pucch reception in  189.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.178569 [PHY]   pack_ul_tti_request SFN/Slot:189.17
avril 09 13:40:23 [0m1712662823.178571 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.179772 [PHY]   pack_ul_tti_request SFN/Slot:189.18
avril 09 13:40:23 [0m1712662823.180902 [PHY]   pack_ul_tti_request SFN/Slot:189.19
avril 09 13:40:23 [0m1712662823.188833 [NR_MAC]   (189/17)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.191914 [NR_MAC]     190. 7 Scheduling pucch reception in  190. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.191929 [PHY]   pack_ul_tti_request SFN/Slot:190.7
avril 09 13:40:23 [0m1712662823.191933 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.203105 [NR_MAC]   (190/7)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.205327 [NR_MAC]     190.17 Scheduling pucch reception in  190.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.205338 [PHY]   pack_ul_tti_request SFN/Slot:190.17
avril 09 13:40:23 [0m1712662823.205341 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.206444 [PHY]   pack_ul_tti_request SFN/Slot:190.18
avril 09 13:40:23 [0m1712662823.207695 [PHY]   pack_ul_tti_request SFN/Slot:190.19
avril 09 13:40:23 [0m1712662823.215272 [NR_MAC]   (190/17)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.217862 [NR_MAC]     191. 7 Scheduling pucch reception in  191. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.217869 [PHY]   pack_ul_tti_request SFN/Slot:191.7
avril 09 13:40:23 [0m1712662823.217872 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.229077 [NR_MAC]   (191/7)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.231660 [NR_MAC]     191.17 Scheduling pucch reception in  191.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.231671 [PHY]   pack_ul_tti_request SFN/Slot:191.17
avril 09 13:40:23 [0m1712662823.231673 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.232755 [PHY]   pack_ul_tti_request SFN/Slot:191.18
avril 09 13:40:23 [0m1712662823.234027 [PHY]   pack_ul_tti_request SFN/Slot:191.19
avril 09 13:40:23 [0m1712662823.241965 [NR_MAC]   (191/17)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.244546 [NR_MAC]     192. 7 Scheduling pucch reception in  192. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.244554 [PHY]   pack_ul_tti_request SFN/Slot:192.7
avril 09 13:40:23 [0m1712662823.244556 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.246521 [NR_MAC]     192. 8 Scheduling pucch reception in  192. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:23 [0m1712662823.246529 [PHY]   pack_ul_tti_request SFN/Slot:192.8
avril 09 13:40:23 [0m1712662823.246530 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:23 [0m1712662823.255614 [NR_MAC]   (192/7)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.258035 [NR_MAC]     192.17 Scheduling pucch reception in  192.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.258040 [PHY]   pack_ul_tti_request SFN/Slot:192.17
avril 09 13:40:23 [0m1712662823.258043 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.259190 [PHY]   pack_ul_tti_request SFN/Slot:192.18
avril 09 13:40:23 [0m1712662823.260443 [PHY]   pack_ul_tti_request SFN/Slot:192.19
avril 09 13:40:23 [0m1712662823.268735 [NR_MAC]   (192/17)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.270929 [NR_MAC]     193. 7 Scheduling pucch reception in  193. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.270935 [PHY]   pack_ul_tti_request SFN/Slot:193.7
avril 09 13:40:23 [0m1712662823.270937 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.282165 [NR_MAC]   (193/7)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.284704 [NR_MAC]     193.17 Scheduling pucch reception in  193.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.284715 [PHY]   pack_ul_tti_request SFN/Slot:193.17
avril 09 13:40:23 [0m1712662823.284719 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.285817 [PHY]   pack_ul_tti_request SFN/Slot:193.18
avril 09 13:40:23 [0m1712662823.287470 [PHY]   pack_ul_tti_request SFN/Slot:193.19
avril 09 13:40:23 [0m1712662823.295054 [NR_MAC]   (193/17)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.297514 [NR_MAC]     194. 7 Scheduling pucch reception in  194. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.297568 [PHY]   pack_ul_tti_request SFN/Slot:194.7
avril 09 13:40:23 [0m1712662823.297571 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.308746 [NR_MAC]   (194/7)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.311027 [NR_MAC]     194.17 Scheduling pucch reception in  194.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.311033 [PHY]   pack_ul_tti_request SFN/Slot:194.17
avril 09 13:40:23 [0m1712662823.311035 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.312544 [PHY]   pack_ul_tti_request SFN/Slot:194.18
avril 09 13:40:23 [0m1712662823.313425 [PHY]   pack_ul_tti_request SFN/Slot:194.19
avril 09 13:40:23 [0m1712662823.314673 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 195/0 
avril 09 13:40:23 [0m1712662823.321097 [NR_MAC]   (194/17)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.323539 [NR_MAC]   pucch_acknack  195. 7 Scheduling pucch reception in  195. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.323548 [PHY]   pack_ul_tti_request SFN/Slot:195.7
avril 09 13:40:23 [0m1712662823.323551 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.334819 [NR_MAC]   (195/7)uci_01->pduBitmap:3
avril 09 13:40:23 [0m1712662823.337120 [NR_MAC]     195.17 Scheduling pucch reception in  195.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.337126 [PHY]   pack_ul_tti_request SFN/Slot:195.17
avril 09 13:40:23 [0m1712662823.337128 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.338272 [PHY]   pack_ul_tti_request SFN/Slot:195.18
avril 09 13:40:23 [0m1712662823.339560 [PHY]   pack_ul_tti_request SFN/Slot:195.19
avril 09 13:40:23 [0m1712662823.347442 [NR_MAC]   (195/17)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.348929 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 196/6 
avril 09 13:40:23 [0m1712662823.350046 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 196/7 
avril 09 13:40:23 [0m1712662823.350069 [NR_MAC]     196. 7 Scheduling pucch reception in  196. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.350079 [PHY]   pack_ul_tti_request SFN/Slot:196.7
avril 09 13:40:23 [0m1712662823.350082 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.360964 [NR_MAC]   (196/7)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.363571 [NR_MAC]   pucch_acknack  196.17 Scheduling pucch reception in  196.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.363587 [PHY]   pack_ul_tti_request SFN/Slot:196.17
avril 09 13:40:23 [0m1712662823.363589 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.364675 [PHY]   pack_ul_tti_request SFN/Slot:196.18
avril 09 13:40:23 [0m1712662823.366303 [PHY]   pack_ul_tti_request SFN/Slot:196.19
avril 09 13:40:23 [0m1712662823.374091 [NR_MAC]   (196/17)uci_01->pduBitmap:3
avril 09 13:40:23 [0m1712662823.376701 [NR_MAC]     197. 7 Scheduling pucch reception in  197. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.376710 [PHY]   pack_ul_tti_request SFN/Slot:197.7
avril 09 13:40:23 [0m1712662823.376714 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.387833 [NR_MAC]   (197/7)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.390157 [NR_MAC]     197.17 Scheduling pucch reception in  197.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.390162 [PHY]   pack_ul_tti_request SFN/Slot:197.17
avril 09 13:40:23 [0m1712662823.390170 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.391441 [PHY]   pack_ul_tti_request SFN/Slot:197.18
avril 09 13:40:23 [0m1712662823.392664 [PHY]   pack_ul_tti_request SFN/Slot:197.19
avril 09 13:40:23 [0m1712662823.400443 [NR_MAC]   (197/17)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.403496 [NR_MAC]     198. 7 Scheduling pucch reception in  198. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.403506 [PHY]   pack_ul_tti_request SFN/Slot:198.7
avril 09 13:40:23 [0m1712662823.403511 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.413935 [NR_MAC]   (198/7)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.416551 [NR_MAC]     198.17 Scheduling pucch reception in  198.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.416561 [PHY]   pack_ul_tti_request SFN/Slot:198.17
avril 09 13:40:23 [0m1712662823.416564 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.417701 [PHY]   pack_ul_tti_request SFN/Slot:198.18
avril 09 13:40:23 [0m1712662823.418944 [PHY]   pack_ul_tti_request SFN/Slot:198.19
avril 09 13:40:23 [0m1712662823.426562 [NR_MAC]   (198/17)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.428968 [NR_MAC]     199. 7 Scheduling pucch reception in  199. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.428977 [PHY]   pack_ul_tti_request SFN/Slot:199.7
avril 09 13:40:23 [0m1712662823.428980 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.440643 [NR_MAC]   (199/7)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.443016 [NR_MAC]     199.17 Scheduling pucch reception in  199.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.443028 [PHY]   pack_ul_tti_request SFN/Slot:199.17
avril 09 13:40:23 [0m1712662823.443032 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.444140 [PHY]   pack_ul_tti_request SFN/Slot:199.18
avril 09 13:40:23 [0m1712662823.445457 [PHY]   pack_ul_tti_request SFN/Slot:199.19
avril 09 13:40:23 [0m1712662823.453184 [NR_MAC]   (199/17)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.455916 [NR_MAC]     200. 7 Scheduling pucch reception in  200. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.455925 [PHY]   pack_ul_tti_request SFN/Slot:200.7
avril 09 13:40:23 [0m1712662823.455929 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.457731 [NR_MAC]     200. 8 Scheduling pucch reception in  200. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:23 [0m1712662823.457739 [PHY]   pack_ul_tti_request SFN/Slot:200.8
avril 09 13:40:23 [0m1712662823.457740 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:23 [0m1712662823.466948 [NR_MAC]   (200/7)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.469691 [NR_MAC]     200.17 Scheduling pucch reception in  200.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.469702 [PHY]   pack_ul_tti_request SFN/Slot:200.17
avril 09 13:40:23 [0m1712662823.469705 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.470820 [PHY]   pack_ul_tti_request SFN/Slot:200.18
avril 09 13:40:23 [0m1712662823.471940 [PHY]   pack_ul_tti_request SFN/Slot:200.19
avril 09 13:40:23 [0m1712662823.479054 [NR_MAC]   (200/17)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.481902 [NR_MAC]     201. 7 Scheduling pucch reception in  201. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.481910 [PHY]   pack_ul_tti_request SFN/Slot:201.7
avril 09 13:40:23 [0m1712662823.481914 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.492948 [NR_MAC]   (201/7)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.495155 [NR_MAC]     201.17 Scheduling pucch reception in  201.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.495164 [PHY]   pack_ul_tti_request SFN/Slot:201.17
avril 09 13:40:23 [0m1712662823.495167 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.496225 [PHY]   pack_ul_tti_request SFN/Slot:201.18
avril 09 13:40:23 [0m1712662823.497309 [PHY]   pack_ul_tti_request SFN/Slot:201.19
avril 09 13:40:23 [0m1712662823.504582 [NR_MAC]   (201/17)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.506986 [NR_MAC]     202. 7 Scheduling pucch reception in  202. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.506994 [PHY]   pack_ul_tti_request SFN/Slot:202.7
avril 09 13:40:23 [0m1712662823.506997 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.518153 [NR_MAC]   (202/7)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.520140 [NR_MAC]     202.17 Scheduling pucch reception in  202.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.520148 [PHY]   pack_ul_tti_request SFN/Slot:202.17
avril 09 13:40:23 [0m1712662823.520151 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.521394 [PHY]   pack_ul_tti_request SFN/Slot:202.18
avril 09 13:40:23 [0m1712662823.522530 [PHY]   pack_ul_tti_request SFN/Slot:202.19
avril 09 13:40:23 [0m1712662823.530312 [NR_MAC]   (202/17)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.532651 [NR_MAC]     203. 7 Scheduling pucch reception in  203. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.532658 [PHY]   pack_ul_tti_request SFN/Slot:203.7
avril 09 13:40:23 [0m1712662823.532661 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.543543 [NR_MAC]   (203/7)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.545849 [NR_MAC]     203.17 Scheduling pucch reception in  203.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.545857 [PHY]   pack_ul_tti_request SFN/Slot:203.17
avril 09 13:40:23 [0m1712662823.545860 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.546933 [PHY]   pack_ul_tti_request SFN/Slot:203.18
avril 09 13:40:23 [0m1712662823.548007 [PHY]   pack_ul_tti_request SFN/Slot:203.19
avril 09 13:40:23 [0m1712662823.555965 [NR_MAC]   (203/17)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.558660 [NR_MAC]     204. 7 Scheduling pucch reception in  204. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.558668 [PHY]   pack_ul_tti_request SFN/Slot:204.7
avril 09 13:40:23 [0m1712662823.558671 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.569943 [NR_MAC]   (204/7)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.572088 [NR_MAC]     204.17 Scheduling pucch reception in  204.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.572096 [PHY]   pack_ul_tti_request SFN/Slot:204.17
avril 09 13:40:23 [0m1712662823.572099 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.573170 [PHY]   pack_ul_tti_request SFN/Slot:204.18
avril 09 13:40:23 [0m1712662823.574284 [PHY]   pack_ul_tti_request SFN/Slot:204.19
avril 09 13:40:23 [0m1712662823.575518 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 205/0 
avril 09 13:40:23 [0m1712662823.582074 [NR_MAC]   (204/17)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.584436 [NR_MAC]   pucch_acknack  205. 7 Scheduling pucch reception in  205. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.584444 [PHY]   pack_ul_tti_request SFN/Slot:205.7
avril 09 13:40:23 [0m1712662823.584447 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.595613 [NR_MAC]   (205/7)uci_01->pduBitmap:3
avril 09 13:40:23 [0m1712662823.598012 [NR_MAC]     205.17 Scheduling pucch reception in  205.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.598022 [PHY]   pack_ul_tti_request SFN/Slot:205.17
avril 09 13:40:23 [0m1712662823.598025 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.599195 [PHY]   pack_ul_tti_request SFN/Slot:205.18
avril 09 13:40:23 [0m1712662823.600424 [PHY]   pack_ul_tti_request SFN/Slot:205.19
avril 09 13:40:23 [0m1712662823.607988 [NR_MAC]   (205/17)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.610364 [NR_MAC]     206. 7 Scheduling pucch reception in  206. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.610372 [PHY]   pack_ul_tti_request SFN/Slot:206.7
avril 09 13:40:23 [0m1712662823.610374 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.621502 [NR_MAC]   (206/7)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.623865 [NR_MAC]     206.17 Scheduling pucch reception in  206.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.623871 [PHY]   pack_ul_tti_request SFN/Slot:206.17
avril 09 13:40:23 [0m1712662823.623873 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.625019 [PHY]   pack_ul_tti_request SFN/Slot:206.18
avril 09 13:40:23 [0m1712662823.626257 [PHY]   pack_ul_tti_request SFN/Slot:206.19
avril 09 13:40:23 [0m1712662823.633992 [NR_MAC]   (206/17)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.636461 [NR_MAC]     207. 7 Scheduling pucch reception in  207. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.636470 [PHY]   pack_ul_tti_request SFN/Slot:207.7
avril 09 13:40:23 [0m1712662823.636473 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.647454 [NR_MAC]   (207/7)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.649760 [NR_MAC]     207.17 Scheduling pucch reception in  207.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.649766 [PHY]   pack_ul_tti_request SFN/Slot:207.17
avril 09 13:40:23 [0m1712662823.649771 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.650938 [PHY]   pack_ul_tti_request SFN/Slot:207.18
avril 09 13:40:23 [0m1712662823.652105 [PHY]   pack_ul_tti_request SFN/Slot:207.19
avril 09 13:40:23 [0m1712662823.659743 [NR_MAC]   (207/17)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.662253 [NR_MAC]     208. 7 Scheduling pucch reception in  208. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.662293 [PHY]   pack_ul_tti_request SFN/Slot:208.7
avril 09 13:40:23 [0m1712662823.662305 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.664238 [NR_MAC]     208. 8 Scheduling pucch reception in  208. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:23 [0m1712662823.664243 [PHY]   pack_ul_tti_request SFN/Slot:208.8
avril 09 13:40:23 [0m1712662823.664244 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:23 [0m1712662823.673774 [NR_MAC]   (208/7)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.675925 [NR_MAC]     208.17 Scheduling pucch reception in  208.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.675931 [PHY]   pack_ul_tti_request SFN/Slot:208.17
avril 09 13:40:23 [0m1712662823.675933 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.676992 [PHY]   pack_ul_tti_request SFN/Slot:208.18
avril 09 13:40:23 [0m1712662823.678322 [PHY]   pack_ul_tti_request SFN/Slot:208.19
avril 09 13:40:23 [0m1712662823.685938 [NR_MAC]   (208/17)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.688475 [NR_MAC]     209. 7 Scheduling pucch reception in  209. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.688492 [PHY]   pack_ul_tti_request SFN/Slot:209.7
avril 09 13:40:23 [0m1712662823.688494 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.699248 [NR_MAC]   (209/7)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.702060 [NR_MAC]     209.17 Scheduling pucch reception in  209.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.702066 [PHY]   pack_ul_tti_request SFN/Slot:209.17
avril 09 13:40:23 [0m1712662823.702070 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.703302 [PHY]   pack_ul_tti_request SFN/Slot:209.18
avril 09 13:40:23 [0m1712662823.704376 [PHY]   pack_ul_tti_request SFN/Slot:209.19
avril 09 13:40:23 [0m1712662823.711935 [NR_MAC]   (209/17)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.714258 [NR_MAC]     210. 7 Scheduling pucch reception in  210. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.714277 [PHY]   pack_ul_tti_request SFN/Slot:210.7
avril 09 13:40:23 [0m1712662823.714280 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.724935 [NR_MAC]   (210/7)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.727757 [NR_MAC]     210.17 Scheduling pucch reception in  210.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.727763 [PHY]   pack_ul_tti_request SFN/Slot:210.17
avril 09 13:40:23 [0m1712662823.727765 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.728800 [PHY]   pack_ul_tti_request SFN/Slot:210.18
avril 09 13:40:23 [0m1712662823.729865 [PHY]   pack_ul_tti_request SFN/Slot:210.19
avril 09 13:40:23 [0m1712662823.737653 [NR_MAC]   (210/17)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.739897 [NR_MAC]     211. 7 Scheduling pucch reception in  211. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.739904 [PHY]   pack_ul_tti_request SFN/Slot:211.7
avril 09 13:40:23 [0m1712662823.739906 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.750940 [NR_MAC]   (211/7)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.753087 [NR_MAC]     211.17 Scheduling pucch reception in  211.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.753097 [PHY]   pack_ul_tti_request SFN/Slot:211.17
avril 09 13:40:23 [0m1712662823.753100 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.754303 [PHY]   pack_ul_tti_request SFN/Slot:211.18
avril 09 13:40:23 [0m1712662823.755532 [PHY]   pack_ul_tti_request SFN/Slot:211.19
avril 09 13:40:23 [0m1712662823.763130 [NR_MAC]   (211/17)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.765730 [NR_MAC]     212. 7 Scheduling pucch reception in  212. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.765742 [PHY]   pack_ul_tti_request SFN/Slot:212.7
avril 09 13:40:23 [0m1712662823.765746 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.776873 [NR_MAC]   (212/7)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.779136 [NR_MAC]     212.17 Scheduling pucch reception in  212.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.779144 [PHY]   pack_ul_tti_request SFN/Slot:212.17
avril 09 13:40:23 [0m1712662823.779147 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.780262 [PHY]   pack_ul_tti_request SFN/Slot:212.18
avril 09 13:40:23 [0m1712662823.781567 [PHY]   pack_ul_tti_request SFN/Slot:212.19
avril 09 13:40:23 [0m1712662823.789444 [NR_MAC]   (212/17)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.791857 [NR_MAC]     213. 7 Scheduling pucch reception in  213. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.791868 [PHY]   pack_ul_tti_request SFN/Slot:213.7
avril 09 13:40:23 [0m1712662823.791871 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.802888 [NR_MAC]   (213/7)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.805325 [NR_MAC]     213.17 Scheduling pucch reception in  213.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.805332 [PHY]   pack_ul_tti_request SFN/Slot:213.17
avril 09 13:40:23 [0m1712662823.805335 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.806468 [PHY]   pack_ul_tti_request SFN/Slot:213.18
avril 09 13:40:23 [0m1712662823.807773 [PHY]   pack_ul_tti_request SFN/Slot:213.19
avril 09 13:40:23 [0m1712662823.815602 [NR_MAC]   (213/17)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.818010 [NR_MAC]     214. 7 Scheduling pucch reception in  214. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.818018 [PHY]   pack_ul_tti_request SFN/Slot:214.7
avril 09 13:40:23 [0m1712662823.818021 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.828949 [NR_MAC]   (214/7)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.831429 [NR_MAC]     214.17 Scheduling pucch reception in  214.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.831464 [PHY]   pack_ul_tti_request SFN/Slot:214.17
avril 09 13:40:23 [0m1712662823.831473 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.832555 [PHY]   pack_ul_tti_request SFN/Slot:214.18
avril 09 13:40:23 [0m1712662823.833789 [PHY]   pack_ul_tti_request SFN/Slot:214.19
avril 09 13:40:23 [0m1712662823.835069 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 215/0 
avril 09 13:40:23 [0m1712662823.841517 [NR_MAC]   (214/17)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.843831 [NR_MAC]   pucch_acknack  215. 7 Scheduling pucch reception in  215. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.843839 [PHY]   pack_ul_tti_request SFN/Slot:215.7
avril 09 13:40:23 [0m1712662823.843841 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.854946 [NR_MAC]   (215/7)uci_01->pduBitmap:3
avril 09 13:40:23 [0m1712662823.857326 [NR_MAC]     215.17 Scheduling pucch reception in  215.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.857333 [PHY]   pack_ul_tti_request SFN/Slot:215.17
avril 09 13:40:23 [0m1712662823.857336 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.858987 [PHY]   pack_ul_tti_request SFN/Slot:215.18
avril 09 13:40:23 [0m1712662823.860300 [PHY]   pack_ul_tti_request SFN/Slot:215.19
avril 09 13:40:23 [0m1712662823.867335 [NR_MAC]   (215/17)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.869818 [NR_MAC]     216. 7 Scheduling pucch reception in  216. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.869826 [PHY]   pack_ul_tti_request SFN/Slot:216.7
avril 09 13:40:23 [0m1712662823.869829 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.872433 [NR_MAC]     216. 8 Scheduling pucch reception in  216. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:23 [0m1712662823.872438 [PHY]   pack_ul_tti_request SFN/Slot:216.8
avril 09 13:40:23 [0m1712662823.872439 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:23 [0m1712662823.881159 [NR_MAC]   (216/7)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.883722 [NR_MAC]     216.17 Scheduling pucch reception in  216.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.883727 [PHY]   pack_ul_tti_request SFN/Slot:216.17
avril 09 13:40:23 [0m1712662823.883730 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.884871 [PHY]   pack_ul_tti_request SFN/Slot:216.18
avril 09 13:40:23 [0m1712662823.886087 [PHY]   pack_ul_tti_request SFN/Slot:216.19
avril 09 13:40:23 [0m1712662823.893617 [NR_MAC]   (216/17)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.895981 [NR_MAC]     217. 7 Scheduling pucch reception in  217. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.895988 [PHY]   pack_ul_tti_request SFN/Slot:217.7
avril 09 13:40:23 [0m1712662823.895991 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.907173 [NR_MAC]   (217/7)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.909706 [NR_MAC]     217.17 Scheduling pucch reception in  217.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.909713 [PHY]   pack_ul_tti_request SFN/Slot:217.17
avril 09 13:40:23 [0m1712662823.909716 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.910769 [PHY]   pack_ul_tti_request SFN/Slot:217.18
avril 09 13:40:23 [0m1712662823.911861 [PHY]   pack_ul_tti_request SFN/Slot:217.19
avril 09 13:40:23 [0m1712662823.919856 [NR_MAC]   (217/17)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.922191 [NR_MAC]     218. 7 Scheduling pucch reception in  218. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.922198 [PHY]   pack_ul_tti_request SFN/Slot:218.7
avril 09 13:40:23 [0m1712662823.922200 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.933357 [NR_MAC]   (218/7)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.935878 [NR_MAC]     218.17 Scheduling pucch reception in  218.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.935883 [PHY]   pack_ul_tti_request SFN/Slot:218.17
avril 09 13:40:23 [0m1712662823.935884 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.936984 [PHY]   pack_ul_tti_request SFN/Slot:218.18
avril 09 13:40:23 [0m1712662823.938189 [PHY]   pack_ul_tti_request SFN/Slot:218.19
avril 09 13:40:23 [0m1712662823.946096 [NR_MAC]   (218/17)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.948720 [NR_MAC]     219. 7 Scheduling pucch reception in  219. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.948726 [PHY]   pack_ul_tti_request SFN/Slot:219.7
avril 09 13:40:23 [0m1712662823.948728 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.959819 [NR_MAC]   (219/7)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.962155 [NR_MAC]     219.17 Scheduling pucch reception in  219.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.962192 [PHY]   pack_ul_tti_request SFN/Slot:219.17
avril 09 13:40:23 [0m1712662823.962208 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.963401 [PHY]   pack_ul_tti_request SFN/Slot:219.18
avril 09 13:40:23 [0m1712662823.964662 [PHY]   pack_ul_tti_request SFN/Slot:219.19
avril 09 13:40:23 [0m1712662823.972540 [NR_MAC]   (219/17)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.975028 [NR_MAC]     220. 7 Scheduling pucch reception in  220. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.975037 [PHY]   pack_ul_tti_request SFN/Slot:220.7
avril 09 13:40:23 [0m1712662823.975041 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.986562 [NR_MAC]   (220/7)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662823.988895 [NR_MAC]     220.17 Scheduling pucch reception in  220.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662823.988903 [PHY]   pack_ul_tti_request SFN/Slot:220.17
avril 09 13:40:23 [0m1712662823.988905 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:23 [0m1712662823.989974 [PHY]   pack_ul_tti_request SFN/Slot:220.18
avril 09 13:40:23 [0m1712662823.991305 [PHY]   pack_ul_tti_request SFN/Slot:220.19
avril 09 13:40:23 [0m1712662823.998912 [NR_MAC]   (220/17)uci_01->pduBitmap:1
avril 09 13:40:23 [0m1712662824.001311 [NR_MAC]     221. 7 Scheduling pucch reception in  221. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:23 [0m1712662824.001319 [PHY]   pack_ul_tti_request SFN/Slot:221.7
avril 09 13:40:23 [0m1712662824.001322 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.012805 [NR_MAC]   (221/7)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.015087 [NR_MAC]     221.17 Scheduling pucch reception in  221.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.015095 [PHY]   pack_ul_tti_request SFN/Slot:221.17
avril 09 13:40:24 [0m1712662824.015097 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.016380 [PHY]   pack_ul_tti_request SFN/Slot:221.18
avril 09 13:40:24 [0m1712662824.017587 [PHY]   pack_ul_tti_request SFN/Slot:221.19
avril 09 13:40:24 [0m1712662824.025206 [NR_MAC]   (221/17)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.027820 [NR_MAC]     222. 7 Scheduling pucch reception in  222. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.027827 [PHY]   pack_ul_tti_request SFN/Slot:222.7
avril 09 13:40:24 [0m1712662824.027829 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.038824 [NR_MAC]   (222/7)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.041064 [NR_MAC]     222.17 Scheduling pucch reception in  222.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.041069 [PHY]   pack_ul_tti_request SFN/Slot:222.17
avril 09 13:40:24 [0m1712662824.041071 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.042258 [PHY]   pack_ul_tti_request SFN/Slot:222.18
avril 09 13:40:24 [0m1712662824.043608 [PHY]   pack_ul_tti_request SFN/Slot:222.19
avril 09 13:40:24 [0m1712662824.051067 [NR_MAC]   (222/17)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.053572 [NR_MAC]     223. 7 Scheduling pucch reception in  223. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.053579 [PHY]   pack_ul_tti_request SFN/Slot:223.7
avril 09 13:40:24 [0m1712662824.053582 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.064796 [NR_MAC]   (223/7)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.067084 [NR_MAC]     223.17 Scheduling pucch reception in  223.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.067099 [PHY]   pack_ul_tti_request SFN/Slot:223.17
avril 09 13:40:24 [0m1712662824.067101 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.068284 [PHY]   pack_ul_tti_request SFN/Slot:223.18
avril 09 13:40:24 [0m1712662824.069629 [PHY]   pack_ul_tti_request SFN/Slot:223.19
avril 09 13:40:24 [0m1712662824.077537 [NR_MAC]   (223/17)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.080109 [NR_MAC]     224. 7 Scheduling pucch reception in  224. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.080116 [PHY]   pack_ul_tti_request SFN/Slot:224.7
avril 09 13:40:24 [0m1712662824.080119 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.082030 [NR_MAC]     224. 8 Scheduling pucch reception in  224. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:24 [0m1712662824.082034 [PHY]   pack_ul_tti_request SFN/Slot:224.8
avril 09 13:40:24 [0m1712662824.082035 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:24 [0m1712662824.091472 [NR_MAC]   (224/7)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.093847 [NR_MAC]     224.17 Scheduling pucch reception in  224.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.093854 [PHY]   pack_ul_tti_request SFN/Slot:224.17
avril 09 13:40:24 [0m1712662824.093856 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.094904 [PHY]   pack_ul_tti_request SFN/Slot:224.18
avril 09 13:40:24 [0m1712662824.096088 [PHY]   pack_ul_tti_request SFN/Slot:224.19
avril 09 13:40:24 [0m1712662824.097287 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 225/0 
avril 09 13:40:24 [0m1712662824.103862 [NR_MAC]   (224/17)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.106281 [NR_MAC]   pucch_acknack  225. 7 Scheduling pucch reception in  225. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.106291 [PHY]   pack_ul_tti_request SFN/Slot:225.7
avril 09 13:40:24 [0m1712662824.106294 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.117588 [NR_MAC]   (225/7)uci_01->pduBitmap:3
avril 09 13:40:24 [0m1712662824.119858 [NR_MAC]     225.17 Scheduling pucch reception in  225.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.119866 [PHY]   pack_ul_tti_request SFN/Slot:225.17
avril 09 13:40:24 [0m1712662824.119868 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.120944 [PHY]   pack_ul_tti_request SFN/Slot:225.18
avril 09 13:40:24 [0m1712662824.122159 [PHY]   pack_ul_tti_request SFN/Slot:225.19
avril 09 13:40:24 [0m1712662824.129881 [NR_MAC]   (225/17)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.132450 [NR_MAC]     226. 7 Scheduling pucch reception in  226. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.132459 [PHY]   pack_ul_tti_request SFN/Slot:226.7
avril 09 13:40:24 [0m1712662824.132462 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.143714 [NR_MAC]   (226/7)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.146025 [NR_MAC]     226.17 Scheduling pucch reception in  226.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.146034 [PHY]   pack_ul_tti_request SFN/Slot:226.17
avril 09 13:40:24 [0m1712662824.146037 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.147076 [PHY]   pack_ul_tti_request SFN/Slot:226.18
avril 09 13:40:24 [0m1712662824.148375 [PHY]   pack_ul_tti_request SFN/Slot:226.19
avril 09 13:40:24 [0m1712662824.156100 [NR_MAC]   (226/17)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.158813 [NR_MAC]     227. 7 Scheduling pucch reception in  227. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.158820 [PHY]   pack_ul_tti_request SFN/Slot:227.7
avril 09 13:40:24 [0m1712662824.158822 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.170083 [NR_MAC]   (227/7)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.172749 [NR_MAC]     227.17 Scheduling pucch reception in  227.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.172788 [PHY]   pack_ul_tti_request SFN/Slot:227.17
avril 09 13:40:24 [0m1712662824.172790 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.173897 [PHY]   pack_ul_tti_request SFN/Slot:227.18
avril 09 13:40:24 [0m1712662824.175142 [PHY]   pack_ul_tti_request SFN/Slot:227.19
avril 09 13:40:24 [0m1712662824.183158 [NR_MAC]   (227/17)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.185974 [NR_MAC]     228. 7 Scheduling pucch reception in  228. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.185980 [PHY]   pack_ul_tti_request SFN/Slot:228.7
avril 09 13:40:24 [0m1712662824.185983 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.197119 [NR_MAC]   (228/7)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.199735 [NR_MAC]     228.17 Scheduling pucch reception in  228.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.199763 [PHY]   pack_ul_tti_request SFN/Slot:228.17
avril 09 13:40:24 [0m1712662824.199765 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.200874 [PHY]   pack_ul_tti_request SFN/Slot:228.18
avril 09 13:40:24 [0m1712662824.202040 [PHY]   pack_ul_tti_request SFN/Slot:228.19
avril 09 13:40:24 [0m1712662824.209882 [NR_MAC]   (228/17)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.212140 [NR_MAC]     229. 7 Scheduling pucch reception in  229. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.212146 [PHY]   pack_ul_tti_request SFN/Slot:229.7
avril 09 13:40:24 [0m1712662824.212148 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.223353 [NR_MAC]   (229/7)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.225892 [NR_MAC]     229.17 Scheduling pucch reception in  229.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.225898 [PHY]   pack_ul_tti_request SFN/Slot:229.17
avril 09 13:40:24 [0m1712662824.225899 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.227058 [PHY]   pack_ul_tti_request SFN/Slot:229.18
avril 09 13:40:24 [0m1712662824.228387 [PHY]   pack_ul_tti_request SFN/Slot:229.19
avril 09 13:40:24 [0m1712662824.236111 [NR_MAC]   (229/17)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.238818 [NR_MAC]     230. 7 Scheduling pucch reception in  230. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.238823 [PHY]   pack_ul_tti_request SFN/Slot:230.7
avril 09 13:40:24 [0m1712662824.238824 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.250134 [NR_MAC]   (230/7)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.252743 [NR_MAC]     230.17 Scheduling pucch reception in  230.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.252782 [PHY]   pack_ul_tti_request SFN/Slot:230.17
avril 09 13:40:24 [0m1712662824.252798 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.253931 [PHY]   pack_ul_tti_request SFN/Slot:230.18
avril 09 13:40:24 [0m1712662824.255129 [PHY]   pack_ul_tti_request SFN/Slot:230.19
avril 09 13:40:24 [0m1712662824.263234 [NR_MAC]   (230/17)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.265949 [NR_MAC]     231. 7 Scheduling pucch reception in  231. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.265964 [PHY]   pack_ul_tti_request SFN/Slot:231.7
avril 09 13:40:24 [0m1712662824.265966 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.277145 [NR_MAC]   (231/7)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.279529 [NR_MAC]     231.17 Scheduling pucch reception in  231.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.279537 [PHY]   pack_ul_tti_request SFN/Slot:231.17
avril 09 13:40:24 [0m1712662824.279540 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.280716 [PHY]   pack_ul_tti_request SFN/Slot:231.18
avril 09 13:40:24 [0m1712662824.281955 [PHY]   pack_ul_tti_request SFN/Slot:231.19
avril 09 13:40:24 [0m1712662824.289653 [NR_MAC]   (231/17)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.292098 [NR_MAC]     232. 7 Scheduling pucch reception in  232. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.292108 [PHY]   pack_ul_tti_request SFN/Slot:232.7
avril 09 13:40:24 [0m1712662824.292111 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.294095 [NR_MAC]     232. 8 Scheduling pucch reception in  232. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:24 [0m1712662824.294103 [PHY]   pack_ul_tti_request SFN/Slot:232.8
avril 09 13:40:24 [0m1712662824.294115 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:24 [0m1712662824.303111 [NR_MAC]   (232/7)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.305687 [NR_MAC]     232.17 Scheduling pucch reception in  232.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.305729 [PHY]   pack_ul_tti_request SFN/Slot:232.17
avril 09 13:40:24 [0m1712662824.305741 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.306900 [PHY]   pack_ul_tti_request SFN/Slot:232.18
avril 09 13:40:24 [0m1712662824.308023 [PHY]   pack_ul_tti_request SFN/Slot:232.19
avril 09 13:40:24 [0m1712662824.315921 [NR_MAC]   (232/17)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.318278 [NR_MAC]     233. 7 Scheduling pucch reception in  233. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.318285 [PHY]   pack_ul_tti_request SFN/Slot:233.7
avril 09 13:40:24 [0m1712662824.318288 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.329675 [NR_MAC]   (233/7)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.331970 [NR_MAC]     233.17 Scheduling pucch reception in  233.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.331977 [PHY]   pack_ul_tti_request SFN/Slot:233.17
avril 09 13:40:24 [0m1712662824.331979 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.333123 [PHY]   pack_ul_tti_request SFN/Slot:233.18
avril 09 13:40:24 [0m1712662824.334308 [PHY]   pack_ul_tti_request SFN/Slot:233.19
avril 09 13:40:24 [0m1712662824.342027 [NR_MAC]   (233/17)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.343524 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 234/6 
avril 09 13:40:24 [0m1712662824.344643 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 234/7 
avril 09 13:40:24 [0m1712662824.344648 [NR_MAC]     234. 7 Scheduling pucch reception in  234. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.344661 [PHY]   pack_ul_tti_request SFN/Slot:234.7
avril 09 13:40:24 [0m1712662824.344664 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.355873 [NR_MAC]   (234/7)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.358235 [NR_MAC]   pucch_acknack  234.17 Scheduling pucch reception in  234.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.358249 [PHY]   pack_ul_tti_request SFN/Slot:234.17
avril 09 13:40:24 [0m1712662824.358252 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.359395 [PHY]   pack_ul_tti_request SFN/Slot:234.18
avril 09 13:40:24 [0m1712662824.360775 [PHY]   pack_ul_tti_request SFN/Slot:234.19
avril 09 13:40:24 [0m1712662824.361948 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 235/0 
avril 09 13:40:24 [0m1712662824.368547 [NR_MAC]   (234/17)uci_01->pduBitmap:3
avril 09 13:40:24 [0m1712662824.370946 [NR_MAC]   pucch_acknack  235. 7 Scheduling pucch reception in  235. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.370955 [PHY]   pack_ul_tti_request SFN/Slot:235.7
avril 09 13:40:24 [0m1712662824.370958 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.382055 [NR_MAC]   (235/7)uci_01->pduBitmap:3
avril 09 13:40:24 [0m1712662824.384632 [NR_MAC]     235.17 Scheduling pucch reception in  235.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.384642 [PHY]   pack_ul_tti_request SFN/Slot:235.17
avril 09 13:40:24 [0m1712662824.384645 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.385698 [PHY]   pack_ul_tti_request SFN/Slot:235.18
avril 09 13:40:24 [0m1712662824.386930 [PHY]   pack_ul_tti_request SFN/Slot:235.19
avril 09 13:40:24 [0m1712662824.394783 [NR_MAC]   (235/17)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.397153 [NR_MAC]     236. 7 Scheduling pucch reception in  236. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.397160 [PHY]   pack_ul_tti_request SFN/Slot:236.7
avril 09 13:40:24 [0m1712662824.397163 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.408381 [NR_MAC]   (236/7)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.410992 [NR_MAC]     236.17 Scheduling pucch reception in  236.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.411000 [PHY]   pack_ul_tti_request SFN/Slot:236.17
avril 09 13:40:24 [0m1712662824.411003 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.412056 [PHY]   pack_ul_tti_request SFN/Slot:236.18
avril 09 13:40:24 [0m1712662824.413392 [PHY]   pack_ul_tti_request SFN/Slot:236.19
avril 09 13:40:24 [0m1712662824.421131 [NR_MAC]   (236/17)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.423807 [NR_MAC]     237. 7 Scheduling pucch reception in  237. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.423816 [PHY]   pack_ul_tti_request SFN/Slot:237.7
avril 09 13:40:24 [0m1712662824.423819 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.434889 [NR_MAC]   (237/7)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.437175 [NR_MAC]     237.17 Scheduling pucch reception in  237.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.437184 [PHY]   pack_ul_tti_request SFN/Slot:237.17
avril 09 13:40:24 [0m1712662824.437187 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.438324 [PHY]   pack_ul_tti_request SFN/Slot:237.18
avril 09 13:40:24 [0m1712662824.439626 [PHY]   pack_ul_tti_request SFN/Slot:237.19
avril 09 13:40:24 [0m1712662824.447578 [NR_MAC]   (237/17)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.450073 [NR_MAC]     238. 7 Scheduling pucch reception in  238. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.450080 [PHY]   pack_ul_tti_request SFN/Slot:238.7
avril 09 13:40:24 [0m1712662824.450084 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.461130 [NR_MAC]   (238/7)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.463777 [NR_MAC]     238.17 Scheduling pucch reception in  238.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.463791 [PHY]   pack_ul_tti_request SFN/Slot:238.17
avril 09 13:40:24 [0m1712662824.463793 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.464905 [PHY]   pack_ul_tti_request SFN/Slot:238.18
avril 09 13:40:24 [0m1712662824.466244 [PHY]   pack_ul_tti_request SFN/Slot:238.19
avril 09 13:40:24 [0m1712662824.473964 [NR_MAC]   (238/17)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.476374 [NR_MAC]     239. 7 Scheduling pucch reception in  239. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.476381 [PHY]   pack_ul_tti_request SFN/Slot:239.7
avril 09 13:40:24 [0m1712662824.476385 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.487847 [NR_MAC]   (239/7)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.490196 [NR_MAC]     239.17 Scheduling pucch reception in  239.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.490204 [PHY]   pack_ul_tti_request SFN/Slot:239.17
avril 09 13:40:24 [0m1712662824.490207 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.491410 [PHY]   pack_ul_tti_request SFN/Slot:239.18
avril 09 13:40:24 [0m1712662824.492663 [PHY]   pack_ul_tti_request SFN/Slot:239.19
avril 09 13:40:24 [0m1712662824.500365 [NR_MAC]   (239/17)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.503018 [NR_MAC]     240. 7 Scheduling pucch reception in  240. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.503025 [PHY]   pack_ul_tti_request SFN/Slot:240.7
avril 09 13:40:24 [0m1712662824.503027 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.505139 [NR_MAC]     240. 8 Scheduling pucch reception in  240. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:24 [0m1712662824.505143 [PHY]   pack_ul_tti_request SFN/Slot:240.8
avril 09 13:40:24 [0m1712662824.505144 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:24 [0m1712662824.514085 [NR_MAC]   (240/7)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.516750 [NR_MAC]     240.17 Scheduling pucch reception in  240.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.516759 [PHY]   pack_ul_tti_request SFN/Slot:240.17
avril 09 13:40:24 [0m1712662824.516761 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.517941 [PHY]   pack_ul_tti_request SFN/Slot:240.18
avril 09 13:40:24 [0m1712662824.519121 [PHY]   pack_ul_tti_request SFN/Slot:240.19
avril 09 13:40:24 [0m1712662824.526978 [NR_MAC]   (240/17)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.529540 [NR_MAC]     241. 7 Scheduling pucch reception in  241. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.529569 [PHY]   pack_ul_tti_request SFN/Slot:241.7
avril 09 13:40:24 [0m1712662824.529572 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.540853 [NR_MAC]   (241/7)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.543169 [NR_MAC]     241.17 Scheduling pucch reception in  241.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.543175 [PHY]   pack_ul_tti_request SFN/Slot:241.17
avril 09 13:40:24 [0m1712662824.543178 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.544423 [PHY]   pack_ul_tti_request SFN/Slot:241.18
avril 09 13:40:24 [0m1712662824.545648 [PHY]   pack_ul_tti_request SFN/Slot:241.19
avril 09 13:40:24 [0m1712662824.553280 [NR_MAC]   (241/17)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.555775 [NR_MAC]     242. 7 Scheduling pucch reception in  242. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.555791 [PHY]   pack_ul_tti_request SFN/Slot:242.7
avril 09 13:40:24 [0m1712662824.555794 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.566995 [NR_MAC]   (242/7)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.569562 [NR_MAC]     242.17 Scheduling pucch reception in  242.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.569601 [PHY]   pack_ul_tti_request SFN/Slot:242.17
avril 09 13:40:24 [0m1712662824.569613 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.570911 [PHY]   pack_ul_tti_request SFN/Slot:242.18
avril 09 13:40:24 [0m1712662824.572067 [PHY]   pack_ul_tti_request SFN/Slot:242.19
avril 09 13:40:24 [0m1712662824.579847 [NR_MAC]   (242/17)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.582190 [NR_MAC]     243. 7 Scheduling pucch reception in  243. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.582198 [PHY]   pack_ul_tti_request SFN/Slot:243.7
avril 09 13:40:24 [0m1712662824.582200 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.593713 [NR_MAC]   (243/7)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.596012 [NR_MAC]     243.17 Scheduling pucch reception in  243.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.596020 [PHY]   pack_ul_tti_request SFN/Slot:243.17
avril 09 13:40:24 [0m1712662824.596023 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.597080 [PHY]   pack_ul_tti_request SFN/Slot:243.18
avril 09 13:40:24 [0m1712662824.598337 [PHY]   pack_ul_tti_request SFN/Slot:243.19
avril 09 13:40:24 [0m1712662824.606154 [NR_MAC]   (243/17)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.608890 [NR_MAC]     244. 7 Scheduling pucch reception in  244. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.608897 [PHY]   pack_ul_tti_request SFN/Slot:244.7
avril 09 13:40:24 [0m1712662824.608904 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.620078 [NR_MAC]   (244/7)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.622718 [NR_MAC]     244.17 Scheduling pucch reception in  244.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.622751 [PHY]   pack_ul_tti_request SFN/Slot:244.17
avril 09 13:40:24 [0m1712662824.622762 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.623881 [PHY]   pack_ul_tti_request SFN/Slot:244.18
avril 09 13:40:24 [0m1712662824.625033 [PHY]   pack_ul_tti_request SFN/Slot:244.19
avril 09 13:40:24 [0m1712662824.626241 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 245/0 
avril 09 13:40:24 [0m1712662824.632845 [NR_MAC]   (244/17)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.635183 [NR_MAC]   pucch_acknack  245. 7 Scheduling pucch reception in  245. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.635189 [PHY]   pack_ul_tti_request SFN/Slot:245.7
avril 09 13:40:24 [0m1712662824.635194 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.646481 [NR_MAC]   (245/7)uci_01->pduBitmap:3
avril 09 13:40:24 [0m1712662824.648941 [NR_MAC]     245.17 Scheduling pucch reception in  245.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.648946 [PHY]   pack_ul_tti_request SFN/Slot:245.17
avril 09 13:40:24 [0m1712662824.648948 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.650060 [PHY]   pack_ul_tti_request SFN/Slot:245.18
avril 09 13:40:24 [0m1712662824.651360 [PHY]   pack_ul_tti_request SFN/Slot:245.19
avril 09 13:40:24 [0m1712662824.659149 [NR_MAC]   (245/17)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.661870 [NR_MAC]     246. 7 Scheduling pucch reception in  246. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.661877 [PHY]   pack_ul_tti_request SFN/Slot:246.7
avril 09 13:40:24 [0m1712662824.661879 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.673114 [NR_MAC]   (246/7)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.675871 [NR_MAC]     246.17 Scheduling pucch reception in  246.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.675876 [PHY]   pack_ul_tti_request SFN/Slot:246.17
avril 09 13:40:24 [0m1712662824.675878 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.677027 [PHY]   pack_ul_tti_request SFN/Slot:246.18
avril 09 13:40:24 [0m1712662824.678160 [PHY]   pack_ul_tti_request SFN/Slot:246.19
avril 09 13:40:24 [0m1712662824.685987 [NR_MAC]   (246/17)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.688572 [NR_MAC]     247. 7 Scheduling pucch reception in  247. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.688592 [PHY]   pack_ul_tti_request SFN/Slot:247.7
avril 09 13:40:24 [0m1712662824.688595 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.699847 [NR_MAC]   (247/7)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.702117 [NR_MAC]     247.17 Scheduling pucch reception in  247.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.702125 [PHY]   pack_ul_tti_request SFN/Slot:247.17
avril 09 13:40:24 [0m1712662824.702127 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.703327 [PHY]   pack_ul_tti_request SFN/Slot:247.18
avril 09 13:40:24 [0m1712662824.704622 [PHY]   pack_ul_tti_request SFN/Slot:247.19
avril 09 13:40:24 [0m1712662824.712647 [NR_MAC]   (247/17)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.715084 [NR_MAC]     248. 7 Scheduling pucch reception in  248. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.715090 [PHY]   pack_ul_tti_request SFN/Slot:248.7
avril 09 13:40:24 [0m1712662824.715093 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.717083 [NR_MAC]     248. 8 Scheduling pucch reception in  248. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:24 [0m1712662824.717088 [PHY]   pack_ul_tti_request SFN/Slot:248.8
avril 09 13:40:24 [0m1712662824.717089 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:24 [0m1712662824.726288 [NR_MAC]   (248/7)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.728782 [NR_MAC]     248.17 Scheduling pucch reception in  248.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.728789 [PHY]   pack_ul_tti_request SFN/Slot:248.17
avril 09 13:40:24 [0m1712662824.728792 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.729944 [PHY]   pack_ul_tti_request SFN/Slot:248.18
avril 09 13:40:24 [0m1712662824.731141 [PHY]   pack_ul_tti_request SFN/Slot:248.19
avril 09 13:40:24 [0m1712662824.738946 [NR_MAC]   (248/17)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.741426 [NR_MAC]     249. 7 Scheduling pucch reception in  249. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.741445 [PHY]   pack_ul_tti_request SFN/Slot:249.7
avril 09 13:40:24 [0m1712662824.741447 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.752857 [NR_MAC]   (249/7)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.755302 [NR_MAC]     249.17 Scheduling pucch reception in  249.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.755309 [PHY]   pack_ul_tti_request SFN/Slot:249.17
avril 09 13:40:24 [0m1712662824.755311 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.756456 [PHY]   pack_ul_tti_request SFN/Slot:249.18
avril 09 13:40:24 [0m1712662824.757725 [PHY]   pack_ul_tti_request SFN/Slot:249.19
avril 09 13:40:24 [0m1712662824.765302 [NR_MAC]   (249/17)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.767936 [NR_MAC]     250. 7 Scheduling pucch reception in  250. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.767942 [PHY]   pack_ul_tti_request SFN/Slot:250.7
avril 09 13:40:24 [0m1712662824.767945 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.779391 [NR_MAC]   (250/7)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.781871 [NR_MAC]     250.17 Scheduling pucch reception in  250.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.781884 [PHY]   pack_ul_tti_request SFN/Slot:250.17
avril 09 13:40:24 [0m1712662824.781887 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.782997 [PHY]   pack_ul_tti_request SFN/Slot:250.18
avril 09 13:40:24 [0m1712662824.784296 [PHY]   pack_ul_tti_request SFN/Slot:250.19
avril 09 13:40:24 [0m1712662824.792056 [NR_MAC]   (250/17)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.794709 [NR_MAC]     251. 7 Scheduling pucch reception in  251. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.794718 [PHY]   pack_ul_tti_request SFN/Slot:251.7
avril 09 13:40:24 [0m1712662824.794721 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.806061 [NR_MAC]   (251/7)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.808742 [NR_MAC]     251.17 Scheduling pucch reception in  251.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.808748 [PHY]   pack_ul_tti_request SFN/Slot:251.17
avril 09 13:40:24 [0m1712662824.808750 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.809900 [PHY]   pack_ul_tti_request SFN/Slot:251.18
avril 09 13:40:24 [0m1712662824.811097 [PHY]   pack_ul_tti_request SFN/Slot:251.19
avril 09 13:40:24 [0m1712662824.818921 [NR_MAC]   (251/17)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.821458 [NR_MAC]     252. 7 Scheduling pucch reception in  252. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.821477 [PHY]   pack_ul_tti_request SFN/Slot:252.7
avril 09 13:40:24 [0m1712662824.821479 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.832839 [NR_MAC]   (252/7)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.835081 [NR_MAC]     252.17 Scheduling pucch reception in  252.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.835088 [PHY]   pack_ul_tti_request SFN/Slot:252.17
avril 09 13:40:24 [0m1712662824.835090 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.836372 [PHY]   pack_ul_tti_request SFN/Slot:252.18
avril 09 13:40:24 [0m1712662824.837720 [PHY]   pack_ul_tti_request SFN/Slot:252.19
avril 09 13:40:24 [0m1712662824.845405 [NR_MAC]   (252/17)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.847896 [NR_MAC]     253. 7 Scheduling pucch reception in  253. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.847903 [PHY]   pack_ul_tti_request SFN/Slot:253.7
avril 09 13:40:24 [0m1712662824.847907 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.859090 [NR_MAC]   (253/7)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.861727 [NR_MAC]     253.17 Scheduling pucch reception in  253.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.861758 [PHY]   pack_ul_tti_request SFN/Slot:253.17
avril 09 13:40:24 [0m1712662824.861770 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.862912 [PHY]   pack_ul_tti_request SFN/Slot:253.18
avril 09 13:40:24 [0m1712662824.864105 [PHY]   pack_ul_tti_request SFN/Slot:253.19
avril 09 13:40:24 [0m1712662824.872071 [NR_MAC]   (253/17)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.874631 [NR_MAC]     254. 7 Scheduling pucch reception in  254. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.874637 [PHY]   pack_ul_tti_request SFN/Slot:254.7
avril 09 13:40:24 [0m1712662824.874639 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.885965 [NR_MAC]   (254/7)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.888361 [NR_MAC]     254.17 Scheduling pucch reception in  254.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.888371 [PHY]   pack_ul_tti_request SFN/Slot:254.17
avril 09 13:40:24 [0m1712662824.888373 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.889498 [PHY]   pack_ul_tti_request SFN/Slot:254.18
avril 09 13:40:24 [0m1712662824.890750 [PHY]   pack_ul_tti_request SFN/Slot:254.19
avril 09 13:40:24 [0m1712662824.891921 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 255/0 
avril 09 13:40:24 [0m1712662824.898452 [NR_MAC]   (254/17)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.900922 [NR_MAC]   pucch_acknack  255. 7 Scheduling pucch reception in  255. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.900928 [PHY]   pack_ul_tti_request SFN/Slot:255.7
avril 09 13:40:24 [0m1712662824.900929 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.911931 [NR_MAC]   (255/7)uci_01->pduBitmap:3
avril 09 13:40:24 [0m1712662824.914230 [NR_MAC]     255.17 Scheduling pucch reception in  255.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.914235 [PHY]   pack_ul_tti_request SFN/Slot:255.17
avril 09 13:40:24 [0m1712662824.914236 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.915393 [PHY]   pack_ul_tti_request SFN/Slot:255.18
avril 09 13:40:24 [0m1712662824.916684 [PHY]   pack_ul_tti_request SFN/Slot:255.19
avril 09 13:40:24 [0m1712662824.918039 [NR_MAC]   Frame.Slot 256.0
avril 09 13:40:24 UE RNTI fabe CU-UE-ID 1 in-sync PH 0 dB PCMAX 0 dBm, average RSRP -44 (16 meas)
avril 09 13:40:24 UE fabe: dlsch_rounds 180/1/0/0, dlsch_errors 0, pucch0_DTX 0, BLER 0.00000 MCS (0) 9
avril 09 13:40:24 UE fabe: ulsch_rounds 3335/0/0/0, ulsch_errors 0, ulsch_DTX 0, BLER 0.00000 MCS (0) 9
avril 09 13:40:24 UE fabe: MAC:    TX          21965 RX         280552 bytes
avril 09 13:40:24 UE fabe: LCID 1: TX            966 RX            282 bytes
avril 09 13:40:24 UE fabe: LCID 2: TX              0 RX              0 bytes
avril 09 13:40:24 UE fabe: LCID 4: TX           2520 RX           2693 bytes
avril 09 13:40:24 
avril 09 13:40:24 [0m1712662824.924487 [NR_MAC]   (255/17)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.926961 [NR_MAC]     256. 7 Scheduling pucch reception in  256. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.926966 [PHY]   pack_ul_tti_request SFN/Slot:256.7
avril 09 13:40:24 [0m1712662824.926968 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.929189 [NR_MAC]     256. 8 Scheduling pucch reception in  256. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:24 [0m1712662824.929216 [PHY]   pack_ul_tti_request SFN/Slot:256.8
avril 09 13:40:24 [0m1712662824.929225 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:24 [0m1712662824.938364 [NR_MAC]   (256/7)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.940899 [NR_MAC]     256.17 Scheduling pucch reception in  256.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.940905 [PHY]   pack_ul_tti_request SFN/Slot:256.17
avril 09 13:40:24 [0m1712662824.940906 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.942020 [PHY]   pack_ul_tti_request SFN/Slot:256.18
avril 09 13:40:24 [0m1712662824.943277 [PHY]   pack_ul_tti_request SFN/Slot:256.19
avril 09 13:40:24 [0m1712662824.951144 [NR_MAC]   (256/17)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.953861 [NR_MAC]     257. 7 Scheduling pucch reception in  257. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.953869 [PHY]   pack_ul_tti_request SFN/Slot:257.7
avril 09 13:40:24 [0m1712662824.953872 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.965225 [NR_MAC]   (257/7)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.967854 [NR_MAC]     257.17 Scheduling pucch reception in  257.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.967861 [PHY]   pack_ul_tti_request SFN/Slot:257.17
avril 09 13:40:24 [0m1712662824.967864 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.968983 [PHY]   pack_ul_tti_request SFN/Slot:257.18
avril 09 13:40:24 [0m1712662824.970107 [PHY]   pack_ul_tti_request SFN/Slot:257.19
avril 09 13:40:24 [0m1712662824.977958 [NR_MAC]   (257/17)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.980653 [NR_MAC]     258. 7 Scheduling pucch reception in  258. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.980694 [PHY]   pack_ul_tti_request SFN/Slot:258.7
avril 09 13:40:24 [0m1712662824.980713 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.991923 [NR_MAC]   (258/7)uci_01->pduBitmap:1
avril 09 13:40:24 [0m1712662824.994420 [NR_MAC]     258.17 Scheduling pucch reception in  258.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:24 [0m1712662824.994427 [PHY]   pack_ul_tti_request SFN/Slot:258.17
avril 09 13:40:24 [0m1712662824.994428 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:24 [0m1712662824.995653 [PHY]   pack_ul_tti_request SFN/Slot:258.18
avril 09 13:40:24 [0m1712662824.997028 [PHY]   pack_ul_tti_request SFN/Slot:258.19
avril 09 13:40:25 [0m1712662825.004867 [NR_MAC]   (258/17)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.007500 [NR_MAC]     259. 7 Scheduling pucch reception in  259. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.007535 [PHY]   pack_ul_tti_request SFN/Slot:259.7
avril 09 13:40:25 [0m1712662825.007538 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.018900 [NR_MAC]   (259/7)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.021172 [NR_MAC]     259.17 Scheduling pucch reception in  259.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.021179 [PHY]   pack_ul_tti_request SFN/Slot:259.17
avril 09 13:40:25 [0m1712662825.021182 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.022409 [PHY]   pack_ul_tti_request SFN/Slot:259.18
avril 09 13:40:25 [0m1712662825.023646 [PHY]   pack_ul_tti_request SFN/Slot:259.19
avril 09 13:40:25 [0m1712662825.031786 [NR_MAC]   (259/17)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.034234 [NR_MAC]     260. 7 Scheduling pucch reception in  260. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.034240 [PHY]   pack_ul_tti_request SFN/Slot:260.7
avril 09 13:40:25 [0m1712662825.034243 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.045454 [NR_MAC]   (260/7)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.047877 [NR_MAC]     260.17 Scheduling pucch reception in  260.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.047883 [PHY]   pack_ul_tti_request SFN/Slot:260.17
avril 09 13:40:25 [0m1712662825.047886 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.048981 [PHY]   pack_ul_tti_request SFN/Slot:260.18
avril 09 13:40:25 [0m1712662825.050142 [PHY]   pack_ul_tti_request SFN/Slot:260.19
avril 09 13:40:25 [0m1712662825.058258 [NR_MAC]   (260/17)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.060660 [NR_MAC]     261. 7 Scheduling pucch reception in  261. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.060694 [PHY]   pack_ul_tti_request SFN/Slot:261.7
avril 09 13:40:25 [0m1712662825.060708 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.072060 [NR_MAC]   (261/7)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.074650 [NR_MAC]     261.17 Scheduling pucch reception in  261.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.074715 [PHY]   pack_ul_tti_request SFN/Slot:261.17
avril 09 13:40:25 [0m1712662825.074732 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.075894 [PHY]   pack_ul_tti_request SFN/Slot:261.18
avril 09 13:40:25 [0m1712662825.077057 [PHY]   pack_ul_tti_request SFN/Slot:261.19
avril 09 13:40:25 [0m1712662825.084849 [NR_MAC]   (261/17)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.087373 [NR_MAC]     262. 7 Scheduling pucch reception in  262. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.087399 [PHY]   pack_ul_tti_request SFN/Slot:262.7
avril 09 13:40:25 [0m1712662825.087408 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.098446 [NR_MAC]   (262/7)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.100946 [NR_MAC]     262.17 Scheduling pucch reception in  262.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.100962 [PHY]   pack_ul_tti_request SFN/Slot:262.17
avril 09 13:40:25 [0m1712662825.100965 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.102049 [PHY]   pack_ul_tti_request SFN/Slot:262.18
avril 09 13:40:25 [0m1712662825.103260 [PHY]   pack_ul_tti_request SFN/Slot:262.19
avril 09 13:40:25 [0m1712662825.111022 [NR_MAC]   (262/17)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.113629 [NR_MAC]     263. 7 Scheduling pucch reception in  263. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.113637 [PHY]   pack_ul_tti_request SFN/Slot:263.7
avril 09 13:40:25 [0m1712662825.113639 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.125031 [NR_MAC]   (263/7)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.127468 [NR_MAC]     263.17 Scheduling pucch reception in  263.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.127477 [PHY]   pack_ul_tti_request SFN/Slot:263.17
avril 09 13:40:25 [0m1712662825.127479 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.128764 [PHY]   pack_ul_tti_request SFN/Slot:263.18
avril 09 13:40:25 [0m1712662825.129948 [PHY]   pack_ul_tti_request SFN/Slot:263.19
avril 09 13:40:25 [0m1712662825.137891 [NR_MAC]   (263/17)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.140345 [NR_MAC]     264. 7 Scheduling pucch reception in  264. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.140353 [PHY]   pack_ul_tti_request SFN/Slot:264.7
avril 09 13:40:25 [0m1712662825.140357 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.142408 [NR_MAC]     264. 8 Scheduling pucch reception in  264. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:25 [0m1712662825.142413 [PHY]   pack_ul_tti_request SFN/Slot:264.8
avril 09 13:40:25 [0m1712662825.142414 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:25 [0m1712662825.151672 [NR_MAC]   (264/7)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.154018 [NR_MAC]     264.17 Scheduling pucch reception in  264.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.154025 [PHY]   pack_ul_tti_request SFN/Slot:264.17
avril 09 13:40:25 [0m1712662825.154027 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.155146 [PHY]   pack_ul_tti_request SFN/Slot:264.18
avril 09 13:40:25 [0m1712662825.156464 [PHY]   pack_ul_tti_request SFN/Slot:264.19
avril 09 13:40:25 [0m1712662825.157756 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 265/0 
avril 09 13:40:25 [0m1712662825.164288 [NR_MAC]   (264/17)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.166803 [NR_MAC]   pucch_acknack  265. 7 Scheduling pucch reception in  265. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.166809 [PHY]   pack_ul_tti_request SFN/Slot:265.7
avril 09 13:40:25 [0m1712662825.166812 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.177984 [NR_MAC]   (265/7)uci_01->pduBitmap:3
avril 09 13:40:25 [0m1712662825.180351 [NR_MAC]     265.17 Scheduling pucch reception in  265.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.180357 [PHY]   pack_ul_tti_request SFN/Slot:265.17
avril 09 13:40:25 [0m1712662825.180359 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.181579 [PHY]   pack_ul_tti_request SFN/Slot:265.18
avril 09 13:40:25 [0m1712662825.182928 [PHY]   pack_ul_tti_request SFN/Slot:265.19
avril 09 13:40:25 [0m1712662825.190769 [NR_MAC]   (265/17)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.193211 [NR_MAC]     266. 7 Scheduling pucch reception in  266. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.193257 [PHY]   pack_ul_tti_request SFN/Slot:266.7
avril 09 13:40:25 [0m1712662825.193278 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.204902 [NR_MAC]   (266/7)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.207108 [NR_MAC]     266.17 Scheduling pucch reception in  266.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.207132 [PHY]   pack_ul_tti_request SFN/Slot:266.17
avril 09 13:40:25 [0m1712662825.207134 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.208339 [PHY]   pack_ul_tti_request SFN/Slot:266.18
avril 09 13:40:25 [0m1712662825.209612 [PHY]   pack_ul_tti_request SFN/Slot:266.19
avril 09 13:40:25 [0m1712662825.217499 [NR_MAC]   (266/17)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.219956 [NR_MAC]     267. 7 Scheduling pucch reception in  267. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.219965 [PHY]   pack_ul_tti_request SFN/Slot:267.7
avril 09 13:40:25 [0m1712662825.219967 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.231715 [NR_MAC]   (267/7)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.233999 [NR_MAC]     267.17 Scheduling pucch reception in  267.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.234015 [PHY]   pack_ul_tti_request SFN/Slot:267.17
avril 09 13:40:25 [0m1712662825.234017 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.235145 [PHY]   pack_ul_tti_request SFN/Slot:267.18
avril 09 13:40:25 [0m1712662825.236445 [PHY]   pack_ul_tti_request SFN/Slot:267.19
avril 09 13:40:25 [0m1712662825.244212 [NR_MAC]   (267/17)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.246959 [NR_MAC]     268. 7 Scheduling pucch reception in  268. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.246964 [PHY]   pack_ul_tti_request SFN/Slot:268.7
avril 09 13:40:25 [0m1712662825.246966 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.258160 [NR_MAC]   (268/7)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.260832 [NR_MAC]     268.17 Scheduling pucch reception in  268.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.260846 [PHY]   pack_ul_tti_request SFN/Slot:268.17
avril 09 13:40:25 [0m1712662825.260848 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.262141 [PHY]   pack_ul_tti_request SFN/Slot:268.18
avril 09 13:40:25 [0m1712662825.263487 [PHY]   pack_ul_tti_request SFN/Slot:268.19
avril 09 13:40:25 [0m1712662825.271167 [NR_MAC]   (268/17)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.273859 [NR_MAC]     269. 7 Scheduling pucch reception in  269. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.273870 [PHY]   pack_ul_tti_request SFN/Slot:269.7
avril 09 13:40:25 [0m1712662825.273873 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.284701 [NR_MAC]   (269/7)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.287024 [NR_MAC]     269.17 Scheduling pucch reception in  269.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.287031 [PHY]   pack_ul_tti_request SFN/Slot:269.17
avril 09 13:40:25 [0m1712662825.287034 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.288147 [PHY]   pack_ul_tti_request SFN/Slot:269.18
avril 09 13:40:25 [0m1712662825.289379 [PHY]   pack_ul_tti_request SFN/Slot:269.19
avril 09 13:40:25 [0m1712662825.297143 [NR_MAC]   (269/17)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.299743 [NR_MAC]     270. 7 Scheduling pucch reception in  270. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.299792 [PHY]   pack_ul_tti_request SFN/Slot:270.7
avril 09 13:40:25 [0m1712662825.299796 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.310930 [NR_MAC]   (270/7)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.313344 [NR_MAC]     270.17 Scheduling pucch reception in  270.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.313353 [PHY]   pack_ul_tti_request SFN/Slot:270.17
avril 09 13:40:25 [0m1712662825.313356 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.314598 [PHY]   pack_ul_tti_request SFN/Slot:270.18
avril 09 13:40:25 [0m1712662825.315876 [PHY]   pack_ul_tti_request SFN/Slot:270.19
avril 09 13:40:25 [0m1712662825.323836 [NR_MAC]   (270/17)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.326082 [NR_MAC]     271. 7 Scheduling pucch reception in  271. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.326091 [PHY]   pack_ul_tti_request SFN/Slot:271.7
avril 09 13:40:25 [0m1712662825.326098 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.337595 [NR_MAC]   (271/7)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.339930 [NR_MAC]     271.17 Scheduling pucch reception in  271.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.339940 [PHY]   pack_ul_tti_request SFN/Slot:271.17
avril 09 13:40:25 [0m1712662825.339943 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.341049 [PHY]   pack_ul_tti_request SFN/Slot:271.18
avril 09 13:40:25 [0m1712662825.342293 [PHY]   pack_ul_tti_request SFN/Slot:271.19
avril 09 13:40:25 [0m1712662825.350019 [NR_MAC]   (271/17)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.351470 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 272/6 
avril 09 13:40:25 [0m1712662825.352543 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 272/7 
avril 09 13:40:25 [0m1712662825.352548 [NR_MAC]     272. 7 Scheduling pucch reception in  272. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.352568 [PHY]   pack_ul_tti_request SFN/Slot:272.7
avril 09 13:40:25 [0m1712662825.352571 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.354959 [NR_MAC]     272. 8 Scheduling pucch reception in  272. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:25 [0m1712662825.354964 [PHY]   pack_ul_tti_request SFN/Slot:272.8
avril 09 13:40:25 [0m1712662825.354966 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:25 [0m1712662825.364074 [NR_MAC]   (272/7)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.366776 [NR_MAC]   pucch_acknack  272.17 Scheduling pucch reception in  272.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.366787 [PHY]   pack_ul_tti_request SFN/Slot:272.17
avril 09 13:40:25 [0m1712662825.366792 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.367878 [PHY]   pack_ul_tti_request SFN/Slot:272.18
avril 09 13:40:25 [0m1712662825.369051 [PHY]   pack_ul_tti_request SFN/Slot:272.19
avril 09 13:40:25 [0m1712662825.377071 [NR_MAC]   (272/17)uci_01->pduBitmap:3
avril 09 13:40:25 [0m1712662825.379728 [NR_MAC]     273. 7 Scheduling pucch reception in  273. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.379767 [PHY]   pack_ul_tti_request SFN/Slot:273.7
avril 09 13:40:25 [0m1712662825.379771 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.391289 [NR_MAC]   (273/7)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.393772 [NR_MAC]     273.17 Scheduling pucch reception in  273.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.393785 [PHY]   pack_ul_tti_request SFN/Slot:273.17
avril 09 13:40:25 [0m1712662825.393788 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.394908 [PHY]   pack_ul_tti_request SFN/Slot:273.18
avril 09 13:40:25 [0m1712662825.396072 [PHY]   pack_ul_tti_request SFN/Slot:273.19
avril 09 13:40:25 [0m1712662825.404079 [NR_MAC]   (273/17)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.406582 [NR_MAC]     274. 7 Scheduling pucch reception in  274. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.406588 [PHY]   pack_ul_tti_request SFN/Slot:274.7
avril 09 13:40:25 [0m1712662825.406589 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.417965 [NR_MAC]   (274/7)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.420354 [NR_MAC]     274.17 Scheduling pucch reception in  274.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.420373 [PHY]   pack_ul_tti_request SFN/Slot:274.17
avril 09 13:40:25 [0m1712662825.420376 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.421522 [PHY]   pack_ul_tti_request SFN/Slot:274.18
avril 09 13:40:25 [0m1712662825.422748 [PHY]   pack_ul_tti_request SFN/Slot:274.19
avril 09 13:40:25 [0m1712662825.423938 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 275/0 
avril 09 13:40:25 [0m1712662825.430544 [NR_MAC]   (274/17)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.432915 [NR_MAC]   pucch_acknack  275. 7 Scheduling pucch reception in  275. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.432921 [PHY]   pack_ul_tti_request SFN/Slot:275.7
avril 09 13:40:25 [0m1712662825.432923 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.444167 [NR_MAC]   (275/7)uci_01->pduBitmap:3
avril 09 13:40:25 [0m1712662825.446756 [NR_MAC]     275.17 Scheduling pucch reception in  275.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.446762 [PHY]   pack_ul_tti_request SFN/Slot:275.17
avril 09 13:40:25 [0m1712662825.446764 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.447897 [PHY]   pack_ul_tti_request SFN/Slot:275.18
avril 09 13:40:25 [0m1712662825.449094 [PHY]   pack_ul_tti_request SFN/Slot:275.19
avril 09 13:40:25 [0m1712662825.457287 [NR_MAC]   (275/17)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.459948 [NR_MAC]     276. 7 Scheduling pucch reception in  276. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.459957 [PHY]   pack_ul_tti_request SFN/Slot:276.7
avril 09 13:40:25 [0m1712662825.459961 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.471188 [NR_MAC]   (276/7)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.473638 [NR_MAC]     276.17 Scheduling pucch reception in  276.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.473755 [PHY]   pack_ul_tti_request SFN/Slot:276.17
avril 09 13:40:25 [0m1712662825.473775 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.474964 [PHY]   pack_ul_tti_request SFN/Slot:276.18
avril 09 13:40:25 [0m1712662825.476136 [PHY]   pack_ul_tti_request SFN/Slot:276.19
avril 09 13:40:25 [0m1712662825.484061 [NR_MAC]   (276/17)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.486593 [NR_MAC]     277. 7 Scheduling pucch reception in  277. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.486634 [PHY]   pack_ul_tti_request SFN/Slot:277.7
avril 09 13:40:25 [0m1712662825.486650 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.498301 [NR_MAC]   (277/7)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.500881 [NR_MAC]     277.17 Scheduling pucch reception in  277.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.500893 [PHY]   pack_ul_tti_request SFN/Slot:277.17
avril 09 13:40:25 [0m1712662825.500897 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.502054 [PHY]   pack_ul_tti_request SFN/Slot:277.18
avril 09 13:40:25 [0m1712662825.503191 [PHY]   pack_ul_tti_request SFN/Slot:277.19
avril 09 13:40:25 [0m1712662825.511071 [NR_MAC]   (277/17)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.513621 [NR_MAC]     278. 7 Scheduling pucch reception in  278. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.513626 [PHY]   pack_ul_tti_request SFN/Slot:278.7
avril 09 13:40:25 [0m1712662825.513643 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.525311 [NR_MAC]   (278/7)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.527844 [NR_MAC]     278.17 Scheduling pucch reception in  278.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.527861 [PHY]   pack_ul_tti_request SFN/Slot:278.17
avril 09 13:40:25 [0m1712662825.527863 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.529013 [PHY]   pack_ul_tti_request SFN/Slot:278.18
avril 09 13:40:25 [0m1712662825.530274 [PHY]   pack_ul_tti_request SFN/Slot:278.19
avril 09 13:40:25 [0m1712662825.538394 [NR_MAC]   (278/17)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.540966 [NR_MAC]     279. 7 Scheduling pucch reception in  279. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.540971 [PHY]   pack_ul_tti_request SFN/Slot:279.7
avril 09 13:40:25 [0m1712662825.540974 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.552212 [NR_MAC]   (279/7)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.554753 [NR_MAC]     279.17 Scheduling pucch reception in  279.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.554788 [PHY]   pack_ul_tti_request SFN/Slot:279.17
avril 09 13:40:25 [0m1712662825.554791 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.555925 [PHY]   pack_ul_tti_request SFN/Slot:279.18
avril 09 13:40:25 [0m1712662825.557051 [PHY]   pack_ul_tti_request SFN/Slot:279.19
avril 09 13:40:25 [0m1712662825.564958 [NR_MAC]   (279/17)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.567415 [NR_MAC]     280. 7 Scheduling pucch reception in  280. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.567423 [PHY]   pack_ul_tti_request SFN/Slot:280.7
avril 09 13:40:25 [0m1712662825.567425 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.569740 [NR_MAC]     280. 8 Scheduling pucch reception in  280. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:25 [0m1712662825.569753 [PHY]   pack_ul_tti_request SFN/Slot:280.8
avril 09 13:40:25 [0m1712662825.569755 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:25 [0m1712662825.578800 [NR_MAC]   (280/7)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.581119 [NR_MAC]     280.17 Scheduling pucch reception in  280.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.581125 [PHY]   pack_ul_tti_request SFN/Slot:280.17
avril 09 13:40:25 [0m1712662825.581127 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.582312 [PHY]   pack_ul_tti_request SFN/Slot:280.18
avril 09 13:40:25 [0m1712662825.583551 [PHY]   pack_ul_tti_request SFN/Slot:280.19
avril 09 13:40:25 [0m1712662825.591443 [NR_MAC]   (280/17)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.594048 [NR_MAC]     281. 7 Scheduling pucch reception in  281. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.594057 [PHY]   pack_ul_tti_request SFN/Slot:281.7
avril 09 13:40:25 [0m1712662825.594061 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.605319 [NR_MAC]   (281/7)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.607867 [NR_MAC]     281.17 Scheduling pucch reception in  281.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.607874 [PHY]   pack_ul_tti_request SFN/Slot:281.17
avril 09 13:40:25 [0m1712662825.607876 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.608983 [PHY]   pack_ul_tti_request SFN/Slot:281.18
avril 09 13:40:25 [0m1712662825.610160 [PHY]   pack_ul_tti_request SFN/Slot:281.19
avril 09 13:40:25 [0m1712662825.618175 [NR_MAC]   (281/17)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.620832 [NR_MAC]     282. 7 Scheduling pucch reception in  282. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.620839 [PHY]   pack_ul_tti_request SFN/Slot:282.7
avril 09 13:40:25 [0m1712662825.620842 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.632151 [NR_MAC]   (282/7)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.634690 [NR_MAC]     282.17 Scheduling pucch reception in  282.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.634696 [PHY]   pack_ul_tti_request SFN/Slot:282.17
avril 09 13:40:25 [0m1712662825.634698 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.635925 [PHY]   pack_ul_tti_request SFN/Slot:282.18
avril 09 13:40:25 [0m1712662825.637047 [PHY]   pack_ul_tti_request SFN/Slot:282.19
avril 09 13:40:25 [0m1712662825.644950 [NR_MAC]   (282/17)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.647412 [NR_MAC]     283. 7 Scheduling pucch reception in  283. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.647420 [PHY]   pack_ul_tti_request SFN/Slot:283.7
avril 09 13:40:25 [0m1712662825.647423 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.658855 [NR_MAC]   (283/7)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.661139 [NR_MAC]     283.17 Scheduling pucch reception in  283.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.661158 [PHY]   pack_ul_tti_request SFN/Slot:283.17
avril 09 13:40:25 [0m1712662825.661161 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.662449 [PHY]   pack_ul_tti_request SFN/Slot:283.18
avril 09 13:40:25 [0m1712662825.663671 [PHY]   pack_ul_tti_request SFN/Slot:283.19
avril 09 13:40:25 [0m1712662825.671763 [NR_MAC]   (283/17)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.674142 [NR_MAC]     284. 7 Scheduling pucch reception in  284. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.674151 [PHY]   pack_ul_tti_request SFN/Slot:284.7
avril 09 13:40:25 [0m1712662825.674159 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.685786 [NR_MAC]   (284/7)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.688068 [NR_MAC]     284.17 Scheduling pucch reception in  284.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.688087 [PHY]   pack_ul_tti_request SFN/Slot:284.17
avril 09 13:40:25 [0m1712662825.688092 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.689196 [PHY]   pack_ul_tti_request SFN/Slot:284.18
avril 09 13:40:25 [0m1712662825.690640 [PHY]   pack_ul_tti_request SFN/Slot:284.19
avril 09 13:40:25 [0m1712662825.691903 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 285/0 
avril 09 13:40:25 [0m1712662825.698339 [NR_MAC]   (284/17)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.700937 [NR_MAC]   pucch_acknack  285. 7 Scheduling pucch reception in  285. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.700944 [PHY]   pack_ul_tti_request SFN/Slot:285.7
avril 09 13:40:25 [0m1712662825.700946 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.712121 [NR_MAC]   (285/7)uci_01->pduBitmap:3
avril 09 13:40:25 [0m1712662825.714797 [NR_MAC]     285.17 Scheduling pucch reception in  285.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.714804 [PHY]   pack_ul_tti_request SFN/Slot:285.17
avril 09 13:40:25 [0m1712662825.714805 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.715912 [PHY]   pack_ul_tti_request SFN/Slot:285.18
avril 09 13:40:25 [0m1712662825.717183 [PHY]   pack_ul_tti_request SFN/Slot:285.19
avril 09 13:40:25 [0m1712662825.724891 [NR_MAC]   (285/17)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.727587 [NR_MAC]     286. 7 Scheduling pucch reception in  286. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.727593 [PHY]   pack_ul_tti_request SFN/Slot:286.7
avril 09 13:40:25 [0m1712662825.727595 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.738674 [NR_MAC]   (286/7)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.741013 [NR_MAC]     286.17 Scheduling pucch reception in  286.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.741023 [PHY]   pack_ul_tti_request SFN/Slot:286.17
avril 09 13:40:25 [0m1712662825.741026 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.742181 [PHY]   pack_ul_tti_request SFN/Slot:286.18
avril 09 13:40:25 [0m1712662825.743519 [PHY]   pack_ul_tti_request SFN/Slot:286.19
avril 09 13:40:25 [0m1712662825.751326 [NR_MAC]   (286/17)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.753998 [NR_MAC]     287. 7 Scheduling pucch reception in  287. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.754006 [PHY]   pack_ul_tti_request SFN/Slot:287.7
avril 09 13:40:25 [0m1712662825.754009 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.765502 [NR_MAC]   (287/7)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.767908 [NR_MAC]     287.17 Scheduling pucch reception in  287.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.767914 [PHY]   pack_ul_tti_request SFN/Slot:287.17
avril 09 13:40:25 [0m1712662825.767916 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.769061 [PHY]   pack_ul_tti_request SFN/Slot:287.18
avril 09 13:40:25 [0m1712662825.770421 [PHY]   pack_ul_tti_request SFN/Slot:287.19
avril 09 13:40:25 [0m1712662825.778185 [NR_MAC]   (287/17)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.780720 [NR_MAC]     288. 7 Scheduling pucch reception in  288. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.780733 [PHY]   pack_ul_tti_request SFN/Slot:288.7
avril 09 13:40:25 [0m1712662825.780736 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.782852 [NR_MAC]     288. 8 Scheduling pucch reception in  288. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:25 [0m1712662825.782862 [PHY]   pack_ul_tti_request SFN/Slot:288.8
avril 09 13:40:25 [0m1712662825.782865 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:25 [0m1712662825.791936 [NR_MAC]   (288/7)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.794504 [NR_MAC]     288.17 Scheduling pucch reception in  288.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.794512 [PHY]   pack_ul_tti_request SFN/Slot:288.17
avril 09 13:40:25 [0m1712662825.794515 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.795614 [PHY]   pack_ul_tti_request SFN/Slot:288.18
avril 09 13:40:25 [0m1712662825.796858 [PHY]   pack_ul_tti_request SFN/Slot:288.19
avril 09 13:40:25 [0m1712662825.805003 [NR_MAC]   (288/17)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.807423 [NR_MAC]     289. 7 Scheduling pucch reception in  289. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.807433 [PHY]   pack_ul_tti_request SFN/Slot:289.7
avril 09 13:40:25 [0m1712662825.807436 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.818689 [NR_MAC]   (289/7)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.821169 [NR_MAC]     289.17 Scheduling pucch reception in  289.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.821180 [PHY]   pack_ul_tti_request SFN/Slot:289.17
avril 09 13:40:25 [0m1712662825.821182 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.822408 [PHY]   pack_ul_tti_request SFN/Slot:289.18
avril 09 13:40:25 [0m1712662825.823644 [PHY]   pack_ul_tti_request SFN/Slot:289.19
avril 09 13:40:25 [0m1712662825.831874 [NR_MAC]   (289/17)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.834302 [NR_MAC]     290. 7 Scheduling pucch reception in  290. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.834325 [PHY]   pack_ul_tti_request SFN/Slot:290.7
avril 09 13:40:25 [0m1712662825.834327 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.845265 [NR_MAC]   (290/7)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.847764 [NR_MAC]     290.17 Scheduling pucch reception in  290.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.847774 [PHY]   pack_ul_tti_request SFN/Slot:290.17
avril 09 13:40:25 [0m1712662825.847777 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.849029 [PHY]   pack_ul_tti_request SFN/Slot:290.18
avril 09 13:40:25 [0m1712662825.850267 [PHY]   pack_ul_tti_request SFN/Slot:290.19
avril 09 13:40:25 [0m1712662825.858336 [NR_MAC]   (290/17)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.860958 [NR_MAC]     291. 7 Scheduling pucch reception in  291. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.860966 [PHY]   pack_ul_tti_request SFN/Slot:291.7
avril 09 13:40:25 [0m1712662825.860969 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.872118 [NR_MAC]   (291/7)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.874798 [NR_MAC]     291.17 Scheduling pucch reception in  291.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.874806 [PHY]   pack_ul_tti_request SFN/Slot:291.17
avril 09 13:40:25 [0m1712662825.874808 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.875878 [PHY]   pack_ul_tti_request SFN/Slot:291.18
avril 09 13:40:25 [0m1712662825.877070 [PHY]   pack_ul_tti_request SFN/Slot:291.19
avril 09 13:40:25 [0m1712662825.885256 [NR_MAC]   (291/17)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.887973 [NR_MAC]     292. 7 Scheduling pucch reception in  292. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.887982 [PHY]   pack_ul_tti_request SFN/Slot:292.7
avril 09 13:40:25 [0m1712662825.887985 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.899421 [NR_MAC]   (292/7)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.901961 [NR_MAC]     292.17 Scheduling pucch reception in  292.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.901966 [PHY]   pack_ul_tti_request SFN/Slot:292.17
avril 09 13:40:25 [0m1712662825.901969 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.903096 [PHY]   pack_ul_tti_request SFN/Slot:292.18
avril 09 13:40:25 [0m1712662825.904379 [PHY]   pack_ul_tti_request SFN/Slot:292.19
avril 09 13:40:25 [0m1712662825.912304 [NR_MAC]   (292/17)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.914928 [NR_MAC]     293. 7 Scheduling pucch reception in  293. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.914936 [PHY]   pack_ul_tti_request SFN/Slot:293.7
avril 09 13:40:25 [0m1712662825.914939 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.926417 [NR_MAC]   (293/7)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.928946 [NR_MAC]     293.17 Scheduling pucch reception in  293.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.928978 [PHY]   pack_ul_tti_request SFN/Slot:293.17
avril 09 13:40:25 [0m1712662825.928987 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.930110 [PHY]   pack_ul_tti_request SFN/Slot:293.18
avril 09 13:40:25 [0m1712662825.931382 [PHY]   pack_ul_tti_request SFN/Slot:293.19
avril 09 13:40:25 [0m1712662825.939358 [NR_MAC]   (293/17)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.941914 [NR_MAC]     294. 7 Scheduling pucch reception in  294. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.941921 [PHY]   pack_ul_tti_request SFN/Slot:294.7
avril 09 13:40:25 [0m1712662825.941928 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.952932 [NR_MAC]   (294/7)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.955351 [NR_MAC]     294.17 Scheduling pucch reception in  294.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.955368 [PHY]   pack_ul_tti_request SFN/Slot:294.17
avril 09 13:40:25 [0m1712662825.955371 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.956587 [PHY]   pack_ul_tti_request SFN/Slot:294.18
avril 09 13:40:25 [0m1712662825.957878 [PHY]   pack_ul_tti_request SFN/Slot:294.19
avril 09 13:40:25 [0m1712662825.959032 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 295/0 
avril 09 13:40:25 [0m1712662825.965564 [NR_MAC]   (294/17)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.967919 [NR_MAC]   pucch_acknack  295. 7 Scheduling pucch reception in  295. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.967926 [PHY]   pack_ul_tti_request SFN/Slot:295.7
avril 09 13:40:25 [0m1712662825.967929 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.979630 [NR_MAC]   (295/7)uci_01->pduBitmap:3
avril 09 13:40:25 [0m1712662825.982043 [NR_MAC]     295.17 Scheduling pucch reception in  295.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.982054 [PHY]   pack_ul_tti_request SFN/Slot:295.17
avril 09 13:40:25 [0m1712662825.982057 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.983109 [PHY]   pack_ul_tti_request SFN/Slot:295.18
avril 09 13:40:25 [0m1712662825.984418 [PHY]   pack_ul_tti_request SFN/Slot:295.19
avril 09 13:40:25 [0m1712662825.992306 [NR_MAC]   (295/17)uci_01->pduBitmap:1
avril 09 13:40:25 [0m1712662825.995158 [NR_MAC]     296. 7 Scheduling pucch reception in  296. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:25 [0m1712662825.995176 [PHY]   pack_ul_tti_request SFN/Slot:296.7
avril 09 13:40:25 [0m1712662825.995179 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:25 [0m1712662825.997417 [NR_MAC]     296. 8 Scheduling pucch reception in  296. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:25 [0m1712662825.997422 [PHY]   pack_ul_tti_request SFN/Slot:296.8
avril 09 13:40:25 [0m1712662825.997423 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:26 [0m1712662826.006590 [NR_MAC]   (296/7)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.008983 [NR_MAC]     296.17 Scheduling pucch reception in  296.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.008991 [PHY]   pack_ul_tti_request SFN/Slot:296.17
avril 09 13:40:26 [0m1712662826.008993 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.010054 [PHY]   pack_ul_tti_request SFN/Slot:296.18
avril 09 13:40:26 [0m1712662826.011364 [PHY]   pack_ul_tti_request SFN/Slot:296.19
avril 09 13:40:26 [0m1712662826.019128 [NR_MAC]   (296/17)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.021817 [NR_MAC]     297. 7 Scheduling pucch reception in  297. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.021824 [PHY]   pack_ul_tti_request SFN/Slot:297.7
avril 09 13:40:26 [0m1712662826.021826 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.033180 [NR_MAC]   (297/7)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.035867 [NR_MAC]     297.17 Scheduling pucch reception in  297.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.035875 [PHY]   pack_ul_tti_request SFN/Slot:297.17
avril 09 13:40:26 [0m1712662826.035877 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.036963 [PHY]   pack_ul_tti_request SFN/Slot:297.18
avril 09 13:40:26 [0m1712662826.038118 [PHY]   pack_ul_tti_request SFN/Slot:297.19
avril 09 13:40:26 [0m1712662826.046144 [NR_MAC]   (297/17)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.048915 [NR_MAC]     298. 7 Scheduling pucch reception in  298. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.048924 [PHY]   pack_ul_tti_request SFN/Slot:298.7
avril 09 13:40:26 [0m1712662826.048927 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.060019 [NR_MAC]   (298/7)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.062488 [NR_MAC]     298.17 Scheduling pucch reception in  298.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.062496 [PHY]   pack_ul_tti_request SFN/Slot:298.17
avril 09 13:40:26 [0m1712662826.062499 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.063733 [PHY]   pack_ul_tti_request SFN/Slot:298.18
avril 09 13:40:26 [0m1712662826.064959 [PHY]   pack_ul_tti_request SFN/Slot:298.19
avril 09 13:40:26 [0m1712662826.072893 [NR_MAC]   (298/17)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.075140 [NR_MAC]     299. 7 Scheduling pucch reception in  299. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.075146 [PHY]   pack_ul_tti_request SFN/Slot:299.7
avril 09 13:40:26 [0m1712662826.075149 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.086277 [NR_MAC]   (299/7)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.088795 [NR_MAC]     299.17 Scheduling pucch reception in  299.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.088800 [PHY]   pack_ul_tti_request SFN/Slot:299.17
avril 09 13:40:26 [0m1712662826.088802 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.089957 [PHY]   pack_ul_tti_request SFN/Slot:299.18
avril 09 13:40:26 [0m1712662826.091127 [PHY]   pack_ul_tti_request SFN/Slot:299.19
avril 09 13:40:26 [0m1712662826.099119 [NR_MAC]   (299/17)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.101593 [NR_MAC]     300. 7 Scheduling pucch reception in  300. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.101601 [PHY]   pack_ul_tti_request SFN/Slot:300.7
avril 09 13:40:26 [0m1712662826.101603 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.112491 [NR_MAC]   (300/7)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.114860 [NR_MAC]     300.17 Scheduling pucch reception in  300.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.114869 [PHY]   pack_ul_tti_request SFN/Slot:300.17
avril 09 13:40:26 [0m1712662826.114871 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.115941 [PHY]   pack_ul_tti_request SFN/Slot:300.18
avril 09 13:40:26 [0m1712662826.117281 [PHY]   pack_ul_tti_request SFN/Slot:300.19
avril 09 13:40:26 [0m1712662826.124671 [NR_MAC]   (300/17)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.126965 [NR_MAC]     301. 7 Scheduling pucch reception in  301. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.126970 [PHY]   pack_ul_tti_request SFN/Slot:301.7
avril 09 13:40:26 [0m1712662826.126972 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.138139 [NR_MAC]   (301/7)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.140563 [NR_MAC]     301.17 Scheduling pucch reception in  301.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.140572 [PHY]   pack_ul_tti_request SFN/Slot:301.17
avril 09 13:40:26 [0m1712662826.140575 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.141638 [PHY]   pack_ul_tti_request SFN/Slot:301.18
avril 09 13:40:26 [0m1712662826.142773 [PHY]   pack_ul_tti_request SFN/Slot:301.19
avril 09 13:40:26 [0m1712662826.149907 [NR_MAC]   (301/17)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.152373 [NR_MAC]     302. 7 Scheduling pucch reception in  302. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.152382 [PHY]   pack_ul_tti_request SFN/Slot:302.7
avril 09 13:40:26 [0m1712662826.152385 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.163540 [NR_MAC]   (302/7)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.165875 [NR_MAC]     302.17 Scheduling pucch reception in  302.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.165887 [PHY]   pack_ul_tti_request SFN/Slot:302.17
avril 09 13:40:26 [0m1712662826.165890 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.166953 [PHY]   pack_ul_tti_request SFN/Slot:302.18
avril 09 13:40:26 [0m1712662826.168113 [PHY]   pack_ul_tti_request SFN/Slot:302.19
avril 09 13:40:26 [0m1712662826.175964 [NR_MAC]   (302/17)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.178225 [NR_MAC]     303. 7 Scheduling pucch reception in  303. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.178232 [PHY]   pack_ul_tti_request SFN/Slot:303.7
avril 09 13:40:26 [0m1712662826.178235 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.189019 [NR_MAC]   (303/7)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.191570 [NR_MAC]     303.17 Scheduling pucch reception in  303.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.191578 [PHY]   pack_ul_tti_request SFN/Slot:303.17
avril 09 13:40:26 [0m1712662826.191581 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.192755 [PHY]   pack_ul_tti_request SFN/Slot:303.18
avril 09 13:40:26 [0m1712662826.193875 [PHY]   pack_ul_tti_request SFN/Slot:303.19
avril 09 13:40:26 [0m1712662826.201337 [NR_MAC]   (303/17)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.203994 [NR_MAC]     304. 7 Scheduling pucch reception in  304. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.204005 [PHY]   pack_ul_tti_request SFN/Slot:304.7
avril 09 13:40:26 [0m1712662826.204009 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.205966 [NR_MAC]     304. 8 Scheduling pucch reception in  304. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:26 [0m1712662826.205972 [PHY]   pack_ul_tti_request SFN/Slot:304.8
avril 09 13:40:26 [0m1712662826.205973 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:26 [0m1712662826.215003 [NR_MAC]   (304/7)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.217446 [NR_MAC]     304.17 Scheduling pucch reception in  304.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.217453 [PHY]   pack_ul_tti_request SFN/Slot:304.17
avril 09 13:40:26 [0m1712662826.217456 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.218706 [PHY]   pack_ul_tti_request SFN/Slot:304.18
avril 09 13:40:26 [0m1712662826.219952 [PHY]   pack_ul_tti_request SFN/Slot:304.19
avril 09 13:40:26 [0m1712662826.221093 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 305/0 
avril 09 13:40:26 [0m1712662826.227913 [NR_MAC]   (304/17)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.230355 [NR_MAC]   pucch_acknack  305. 7 Scheduling pucch reception in  305. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.230365 [PHY]   pack_ul_tti_request SFN/Slot:305.7
avril 09 13:40:26 [0m1712662826.230369 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.241330 [NR_MAC]   (305/7)uci_01->pduBitmap:3
avril 09 13:40:26 [0m1712662826.243873 [NR_MAC]     305.17 Scheduling pucch reception in  305.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.243882 [PHY]   pack_ul_tti_request SFN/Slot:305.17
avril 09 13:40:26 [0m1712662826.243885 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.244980 [PHY]   pack_ul_tti_request SFN/Slot:305.18
avril 09 13:40:26 [0m1712662826.246178 [PHY]   pack_ul_tti_request SFN/Slot:305.19
avril 09 13:40:26 [0m1712662826.254290 [NR_MAC]   (305/17)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.256842 [NR_MAC]     306. 7 Scheduling pucch reception in  306. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.256849 [PHY]   pack_ul_tti_request SFN/Slot:306.7
avril 09 13:40:26 [0m1712662826.256852 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.267934 [NR_MAC]   (306/7)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.270426 [NR_MAC]     306.17 Scheduling pucch reception in  306.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.270435 [PHY]   pack_ul_tti_request SFN/Slot:306.17
avril 09 13:40:26 [0m1712662826.270438 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.271645 [PHY]   pack_ul_tti_request SFN/Slot:306.18
avril 09 13:40:26 [0m1712662826.272947 [PHY]   pack_ul_tti_request SFN/Slot:306.19
avril 09 13:40:26 [0m1712662826.280843 [NR_MAC]   (306/17)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.283300 [NR_MAC]     307. 7 Scheduling pucch reception in  307. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.283307 [PHY]   pack_ul_tti_request SFN/Slot:307.7
avril 09 13:40:26 [0m1712662826.283310 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.294223 [NR_MAC]   (307/7)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.296789 [NR_MAC]     307.17 Scheduling pucch reception in  307.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.296798 [PHY]   pack_ul_tti_request SFN/Slot:307.17
avril 09 13:40:26 [0m1712662826.296801 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.297912 [PHY]   pack_ul_tti_request SFN/Slot:307.18
avril 09 13:40:26 [0m1712662826.299108 [PHY]   pack_ul_tti_request SFN/Slot:307.19
avril 09 13:40:26 [0m1712662826.306917 [NR_MAC]   (307/17)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.309376 [NR_MAC]     308. 7 Scheduling pucch reception in  308. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.309385 [PHY]   pack_ul_tti_request SFN/Slot:308.7
avril 09 13:40:26 [0m1712662826.309387 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.320141 [NR_MAC]   (308/7)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.322560 [NR_MAC]     308.17 Scheduling pucch reception in  308.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.322568 [PHY]   pack_ul_tti_request SFN/Slot:308.17
avril 09 13:40:26 [0m1712662826.322571 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.323740 [PHY]   pack_ul_tti_request SFN/Slot:308.18
avril 09 13:40:26 [0m1712662826.324933 [PHY]   pack_ul_tti_request SFN/Slot:308.19
avril 09 13:40:26 [0m1712662826.332874 [NR_MAC]   (308/17)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.334295 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 309/6 
avril 09 13:40:26 [0m1712662826.335472 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 309/7 
avril 09 13:40:26 [0m1712662826.335476 [NR_MAC]     309. 7 Scheduling pucch reception in  309. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.335484 [PHY]   pack_ul_tti_request SFN/Slot:309.7
avril 09 13:40:26 [0m1712662826.335486 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.346598 [NR_MAC]   (309/7)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.349033 [NR_MAC]   pucch_acknack  309.17 Scheduling pucch reception in  309.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.349039 [PHY]   pack_ul_tti_request SFN/Slot:309.17
avril 09 13:40:26 [0m1712662826.349041 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.350186 [PHY]   pack_ul_tti_request SFN/Slot:309.18
avril 09 13:40:26 [0m1712662826.351522 [PHY]   pack_ul_tti_request SFN/Slot:309.19
avril 09 13:40:26 [0m1712662826.359522 [NR_MAC]   (309/17)uci_01->pduBitmap:3
avril 09 13:40:26 [0m1712662826.362014 [NR_MAC]     310. 7 Scheduling pucch reception in  310. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.362026 [PHY]   pack_ul_tti_request SFN/Slot:310.7
avril 09 13:40:26 [0m1712662826.362029 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.373336 [NR_MAC]   (310/7)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.375901 [NR_MAC]     310.17 Scheduling pucch reception in  310.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.375910 [PHY]   pack_ul_tti_request SFN/Slot:310.17
avril 09 13:40:26 [0m1712662826.375913 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.377088 [PHY]   pack_ul_tti_request SFN/Slot:310.18
avril 09 13:40:26 [0m1712662826.378253 [PHY]   pack_ul_tti_request SFN/Slot:310.19
avril 09 13:40:26 [0m1712662826.386174 [NR_MAC]   (310/17)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.388679 [NR_MAC]     311. 7 Scheduling pucch reception in  311. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.388687 [PHY]   pack_ul_tti_request SFN/Slot:311.7
avril 09 13:40:26 [0m1712662826.388689 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.399924 [NR_MAC]   (311/7)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.402368 [NR_MAC]     311.17 Scheduling pucch reception in  311.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.402376 [PHY]   pack_ul_tti_request SFN/Slot:311.17
avril 09 13:40:26 [0m1712662826.402382 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.403454 [PHY]   pack_ul_tti_request SFN/Slot:311.18
avril 09 13:40:26 [0m1712662826.404749 [PHY]   pack_ul_tti_request SFN/Slot:311.19
avril 09 13:40:26 [0m1712662826.412367 [NR_MAC]   (311/17)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.414885 [NR_MAC]     312. 7 Scheduling pucch reception in  312. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.414892 [PHY]   pack_ul_tti_request SFN/Slot:312.7
avril 09 13:40:26 [0m1712662826.414894 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.417010 [NR_MAC]     312. 8 Scheduling pucch reception in  312. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:26 [0m1712662826.417015 [PHY]   pack_ul_tti_request SFN/Slot:312.8
avril 09 13:40:26 [0m1712662826.417016 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:26 [0m1712662826.426057 [NR_MAC]   (312/7)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.428687 [NR_MAC]     312.17 Scheduling pucch reception in  312.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.428728 [PHY]   pack_ul_tti_request SFN/Slot:312.17
avril 09 13:40:26 [0m1712662826.428746 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.429889 [PHY]   pack_ul_tti_request SFN/Slot:312.18
avril 09 13:40:26 [0m1712662826.431122 [PHY]   pack_ul_tti_request SFN/Slot:312.19
avril 09 13:40:26 [0m1712662826.438826 [NR_MAC]   (312/17)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.441142 [NR_MAC]     313. 7 Scheduling pucch reception in  313. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.441149 [PHY]   pack_ul_tti_request SFN/Slot:313.7
avril 09 13:40:26 [0m1712662826.441151 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.452535 [NR_MAC]   (313/7)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.454888 [NR_MAC]     313.17 Scheduling pucch reception in  313.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.454894 [PHY]   pack_ul_tti_request SFN/Slot:313.17
avril 09 13:40:26 [0m1712662826.454895 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.455976 [PHY]   pack_ul_tti_request SFN/Slot:313.18
avril 09 13:40:26 [0m1712662826.457157 [PHY]   pack_ul_tti_request SFN/Slot:313.19
avril 09 13:40:26 [0m1712662826.465090 [NR_MAC]   (313/17)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.467775 [NR_MAC]     314. 7 Scheduling pucch reception in  314. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.467786 [PHY]   pack_ul_tti_request SFN/Slot:314.7
avril 09 13:40:26 [0m1712662826.467789 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.479018 [NR_MAC]   (314/7)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.481654 [NR_MAC]     314.17 Scheduling pucch reception in  314.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.481660 [PHY]   pack_ul_tti_request SFN/Slot:314.17
avril 09 13:40:26 [0m1712662826.481662 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.482849 [PHY]   pack_ul_tti_request SFN/Slot:314.18
avril 09 13:40:26 [0m1712662826.484018 [PHY]   pack_ul_tti_request SFN/Slot:314.19
avril 09 13:40:26 [0m1712662826.485167 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 315/0 
avril 09 13:40:26 [0m1712662826.491783 [NR_MAC]   (314/17)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.494110 [NR_MAC]   pucch_acknack  315. 7 Scheduling pucch reception in  315. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.494117 [PHY]   pack_ul_tti_request SFN/Slot:315.7
avril 09 13:40:26 [0m1712662826.494119 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.505361 [NR_MAC]   (315/7)uci_01->pduBitmap:3
avril 09 13:40:26 [0m1712662826.507895 [NR_MAC]     315.17 Scheduling pucch reception in  315.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.507919 [PHY]   pack_ul_tti_request SFN/Slot:315.17
avril 09 13:40:26 [0m1712662826.507923 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.508971 [PHY]   pack_ul_tti_request SFN/Slot:315.18
avril 09 13:40:26 [0m1712662826.510252 [PHY]   pack_ul_tti_request SFN/Slot:315.19
avril 09 13:40:26 [0m1712662826.518212 [NR_MAC]   (315/17)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.520817 [NR_MAC]     316. 7 Scheduling pucch reception in  316. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.520837 [PHY]   pack_ul_tti_request SFN/Slot:316.7
avril 09 13:40:26 [0m1712662826.520839 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.532135 [NR_MAC]   (316/7)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.534366 [NR_MAC]     316.17 Scheduling pucch reception in  316.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.534372 [PHY]   pack_ul_tti_request SFN/Slot:316.17
avril 09 13:40:26 [0m1712662826.534374 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.535761 [PHY]   pack_ul_tti_request SFN/Slot:316.18
avril 09 13:40:26 [0m1712662826.537007 [PHY]   pack_ul_tti_request SFN/Slot:316.19
avril 09 13:40:26 [0m1712662826.544886 [NR_MAC]   (316/17)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.547207 [NR_MAC]     317. 7 Scheduling pucch reception in  317. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.547216 [PHY]   pack_ul_tti_request SFN/Slot:317.7
avril 09 13:40:26 [0m1712662826.547220 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.558798 [NR_MAC]   (317/7)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.561145 [NR_MAC]     317.17 Scheduling pucch reception in  317.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.561172 [PHY]   pack_ul_tti_request SFN/Slot:317.17
avril 09 13:40:26 [0m1712662826.561174 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.562210 [PHY]   pack_ul_tti_request SFN/Slot:317.18
avril 09 13:40:26 [0m1712662826.563561 [PHY]   pack_ul_tti_request SFN/Slot:317.19
avril 09 13:40:26 [0m1712662826.571483 [NR_MAC]   (317/17)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.573980 [NR_MAC]     318. 7 Scheduling pucch reception in  318. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.573986 [PHY]   pack_ul_tti_request SFN/Slot:318.7
avril 09 13:40:26 [0m1712662826.573989 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.585321 [NR_MAC]   (318/7)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.587839 [NR_MAC]     318.17 Scheduling pucch reception in  318.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.587845 [PHY]   pack_ul_tti_request SFN/Slot:318.17
avril 09 13:40:26 [0m1712662826.587848 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.588922 [PHY]   pack_ul_tti_request SFN/Slot:318.18
avril 09 13:40:26 [0m1712662826.590200 [PHY]   pack_ul_tti_request SFN/Slot:318.19
avril 09 13:40:26 [0m1712662826.597920 [NR_MAC]   (318/17)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.600382 [NR_MAC]     319. 7 Scheduling pucch reception in  319. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.600402 [PHY]   pack_ul_tti_request SFN/Slot:319.7
avril 09 13:40:26 [0m1712662826.600404 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.611969 [NR_MAC]   (319/7)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.614315 [NR_MAC]     319.17 Scheduling pucch reception in  319.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.614324 [PHY]   pack_ul_tti_request SFN/Slot:319.17
avril 09 13:40:26 [0m1712662826.614327 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.615507 [PHY]   pack_ul_tti_request SFN/Slot:319.18
avril 09 13:40:26 [0m1712662826.616628 [PHY]   pack_ul_tti_request SFN/Slot:319.19
avril 09 13:40:26 [0m1712662826.624813 [NR_MAC]   (319/17)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.627136 [NR_MAC]     320. 7 Scheduling pucch reception in  320. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.627141 [PHY]   pack_ul_tti_request SFN/Slot:320.7
avril 09 13:40:26 [0m1712662826.627149 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.629220 [NR_MAC]     320. 8 Scheduling pucch reception in  320. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:26 [0m1712662826.629224 [PHY]   pack_ul_tti_request SFN/Slot:320.8
avril 09 13:40:26 [0m1712662826.629226 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:26 [0m1712662826.638855 [NR_MAC]   (320/7)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.641088 [NR_MAC]     320.17 Scheduling pucch reception in  320.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.641094 [PHY]   pack_ul_tti_request SFN/Slot:320.17
avril 09 13:40:26 [0m1712662826.641095 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.642310 [PHY]   pack_ul_tti_request SFN/Slot:320.18
avril 09 13:40:26 [0m1712662826.643575 [PHY]   pack_ul_tti_request SFN/Slot:320.19
avril 09 13:40:26 [0m1712662826.651339 [NR_MAC]   (320/17)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.653781 [NR_MAC]     321. 7 Scheduling pucch reception in  321. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.653812 [PHY]   pack_ul_tti_request SFN/Slot:321.7
avril 09 13:40:26 [0m1712662826.653815 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.664851 [NR_MAC]   (321/7)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.667217 [NR_MAC]     321.17 Scheduling pucch reception in  321.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.667226 [PHY]   pack_ul_tti_request SFN/Slot:321.17
avril 09 13:40:26 [0m1712662826.667228 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.668449 [PHY]   pack_ul_tti_request SFN/Slot:321.18
avril 09 13:40:26 [0m1712662826.669756 [PHY]   pack_ul_tti_request SFN/Slot:321.19
avril 09 13:40:26 [0m1712662826.677494 [NR_MAC]   (321/17)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.680004 [NR_MAC]     322. 7 Scheduling pucch reception in  322. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.680012 [PHY]   pack_ul_tti_request SFN/Slot:322.7
avril 09 13:40:26 [0m1712662826.680016 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.691776 [NR_MAC]   (322/7)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.694013 [NR_MAC]     322.17 Scheduling pucch reception in  322.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.694019 [PHY]   pack_ul_tti_request SFN/Slot:322.17
avril 09 13:40:26 [0m1712662826.694021 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.695231 [PHY]   pack_ul_tti_request SFN/Slot:322.18
avril 09 13:40:26 [0m1712662826.696529 [PHY]   pack_ul_tti_request SFN/Slot:322.19
avril 09 13:40:26 [0m1712662826.704112 [NR_MAC]   (322/17)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.706857 [NR_MAC]     323. 7 Scheduling pucch reception in  323. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.706862 [PHY]   pack_ul_tti_request SFN/Slot:323.7
avril 09 13:40:26 [0m1712662826.706865 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.718058 [NR_MAC]   (323/7)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.720490 [NR_MAC]     323.17 Scheduling pucch reception in  323.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.720499 [PHY]   pack_ul_tti_request SFN/Slot:323.17
avril 09 13:40:26 [0m1712662826.720502 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.721804 [PHY]   pack_ul_tti_request SFN/Slot:323.18
avril 09 13:40:26 [0m1712662826.723070 [PHY]   pack_ul_tti_request SFN/Slot:323.19
avril 09 13:40:26 [0m1712662826.730874 [NR_MAC]   (323/17)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.733422 [NR_MAC]     324. 7 Scheduling pucch reception in  324. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.733443 [PHY]   pack_ul_tti_request SFN/Slot:324.7
avril 09 13:40:26 [0m1712662826.733446 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.744523 [NR_MAC]   (324/7)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.746928 [NR_MAC]     324.17 Scheduling pucch reception in  324.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.746937 [PHY]   pack_ul_tti_request SFN/Slot:324.17
avril 09 13:40:26 [0m1712662826.746940 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.748035 [PHY]   pack_ul_tti_request SFN/Slot:324.18
avril 09 13:40:26 [0m1712662826.749311 [PHY]   pack_ul_tti_request SFN/Slot:324.19
avril 09 13:40:26 [0m1712662826.750632 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 325/0 
avril 09 13:40:26 [0m1712662826.757136 [NR_MAC]   (324/17)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.759789 [NR_MAC]   pucch_acknack  325. 7 Scheduling pucch reception in  325. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.759799 [PHY]   pack_ul_tti_request SFN/Slot:325.7
avril 09 13:40:26 [0m1712662826.759802 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.770732 [NR_MAC]   (325/7)uci_01->pduBitmap:3
avril 09 13:40:26 [0m1712662826.773029 [NR_MAC]     325.17 Scheduling pucch reception in  325.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.773035 [PHY]   pack_ul_tti_request SFN/Slot:325.17
avril 09 13:40:26 [0m1712662826.773037 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.774244 [PHY]   pack_ul_tti_request SFN/Slot:325.18
avril 09 13:40:26 [0m1712662826.775599 [PHY]   pack_ul_tti_request SFN/Slot:325.19
avril 09 13:40:26 [0m1712662826.783374 [NR_MAC]   (325/17)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.785900 [NR_MAC]     326. 7 Scheduling pucch reception in  326. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.785907 [PHY]   pack_ul_tti_request SFN/Slot:326.7
avril 09 13:40:26 [0m1712662826.785910 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.797302 [NR_MAC]   (326/7)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.799755 [NR_MAC]     326.17 Scheduling pucch reception in  326.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.799785 [PHY]   pack_ul_tti_request SFN/Slot:326.17
avril 09 13:40:26 [0m1712662826.799787 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.800917 [PHY]   pack_ul_tti_request SFN/Slot:326.18
avril 09 13:40:26 [0m1712662826.802155 [PHY]   pack_ul_tti_request SFN/Slot:326.19
avril 09 13:40:26 [0m1712662826.810101 [NR_MAC]   (326/17)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.812537 [NR_MAC]     327. 7 Scheduling pucch reception in  327. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.812547 [PHY]   pack_ul_tti_request SFN/Slot:327.7
avril 09 13:40:26 [0m1712662826.812551 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.823804 [NR_MAC]   (327/7)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.826050 [NR_MAC]     327.17 Scheduling pucch reception in  327.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.826063 [PHY]   pack_ul_tti_request SFN/Slot:327.17
avril 09 13:40:26 [0m1712662826.826066 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.827287 [PHY]   pack_ul_tti_request SFN/Slot:327.18
avril 09 13:40:26 [0m1712662826.828569 [PHY]   pack_ul_tti_request SFN/Slot:327.19
avril 09 13:40:26 [0m1712662826.836109 [NR_MAC]   (327/17)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.838682 [NR_MAC]     328. 7 Scheduling pucch reception in  328. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.838691 [PHY]   pack_ul_tti_request SFN/Slot:328.7
avril 09 13:40:26 [0m1712662826.838694 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.840678 [NR_MAC]     328. 8 Scheduling pucch reception in  328. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:26 [0m1712662826.840684 [PHY]   pack_ul_tti_request SFN/Slot:328.8
avril 09 13:40:26 [0m1712662826.840685 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:26 [0m1712662826.849856 [NR_MAC]   (328/7)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.852059 [NR_MAC]     328.17 Scheduling pucch reception in  328.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.852069 [PHY]   pack_ul_tti_request SFN/Slot:328.17
avril 09 13:40:26 [0m1712662826.852072 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.853254 [PHY]   pack_ul_tti_request SFN/Slot:328.18
avril 09 13:40:26 [0m1712662826.854683 [PHY]   pack_ul_tti_request SFN/Slot:328.19
avril 09 13:40:26 [0m1712662826.862392 [NR_MAC]   (328/17)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.864856 [NR_MAC]     329. 7 Scheduling pucch reception in  329. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.864866 [PHY]   pack_ul_tti_request SFN/Slot:329.7
avril 09 13:40:26 [0m1712662826.864870 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.876006 [NR_MAC]   (329/7)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.878417 [NR_MAC]     329.17 Scheduling pucch reception in  329.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.878425 [PHY]   pack_ul_tti_request SFN/Slot:329.17
avril 09 13:40:26 [0m1712662826.878427 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.879665 [PHY]   pack_ul_tti_request SFN/Slot:329.18
avril 09 13:40:26 [0m1712662826.881264 [PHY]   pack_ul_tti_request SFN/Slot:329.19
avril 09 13:40:26 [0m1712662826.888664 [NR_MAC]   (329/17)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.891042 [NR_MAC]     330. 7 Scheduling pucch reception in  330. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.891051 [PHY]   pack_ul_tti_request SFN/Slot:330.7
avril 09 13:40:26 [0m1712662826.891053 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.902213 [NR_MAC]   (330/7)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.904822 [NR_MAC]     330.17 Scheduling pucch reception in  330.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.904830 [PHY]   pack_ul_tti_request SFN/Slot:330.17
avril 09 13:40:26 [0m1712662826.904832 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.905867 [PHY]   pack_ul_tti_request SFN/Slot:330.18
avril 09 13:40:26 [0m1712662826.907139 [PHY]   pack_ul_tti_request SFN/Slot:330.19
avril 09 13:40:26 [0m1712662826.914831 [NR_MAC]   (330/17)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.917176 [NR_MAC]     331. 7 Scheduling pucch reception in  331. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.917222 [PHY]   pack_ul_tti_request SFN/Slot:331.7
avril 09 13:40:26 [0m1712662826.917225 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.928121 [NR_MAC]   (331/7)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.930625 [NR_MAC]     331.17 Scheduling pucch reception in  331.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.930655 [PHY]   pack_ul_tti_request SFN/Slot:331.17
avril 09 13:40:26 [0m1712662826.930658 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.931800 [PHY]   pack_ul_tti_request SFN/Slot:331.18
avril 09 13:40:26 [0m1712662826.933042 [PHY]   pack_ul_tti_request SFN/Slot:331.19
avril 09 13:40:26 [0m1712662826.940969 [NR_MAC]   (331/17)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.943380 [NR_MAC]     332. 7 Scheduling pucch reception in  332. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.943387 [PHY]   pack_ul_tti_request SFN/Slot:332.7
avril 09 13:40:26 [0m1712662826.943390 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.954901 [NR_MAC]   (332/7)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.957113 [NR_MAC]     332.17 Scheduling pucch reception in  332.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.957118 [PHY]   pack_ul_tti_request SFN/Slot:332.17
avril 09 13:40:26 [0m1712662826.957120 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.958298 [PHY]   pack_ul_tti_request SFN/Slot:332.18
avril 09 13:40:26 [0m1712662826.959524 [PHY]   pack_ul_tti_request SFN/Slot:332.19
avril 09 13:40:26 [0m1712662826.967157 [NR_MAC]   (332/17)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.969575 [NR_MAC]     333. 7 Scheduling pucch reception in  333. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.969586 [PHY]   pack_ul_tti_request SFN/Slot:333.7
avril 09 13:40:26 [0m1712662826.969589 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.980675 [NR_MAC]   (333/7)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.983036 [NR_MAC]     333.17 Scheduling pucch reception in  333.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.983047 [PHY]   pack_ul_tti_request SFN/Slot:333.17
avril 09 13:40:26 [0m1712662826.983050 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:26 [0m1712662826.984081 [PHY]   pack_ul_tti_request SFN/Slot:333.18
avril 09 13:40:26 [0m1712662826.985350 [PHY]   pack_ul_tti_request SFN/Slot:333.19
avril 09 13:40:26 [0m1712662826.993066 [NR_MAC]   (333/17)uci_01->pduBitmap:1
avril 09 13:40:26 [0m1712662826.995619 [NR_MAC]     334. 7 Scheduling pucch reception in  334. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:26 [0m1712662826.995628 [PHY]   pack_ul_tti_request SFN/Slot:334.7
avril 09 13:40:26 [0m1712662826.995631 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.006783 [NR_MAC]   (334/7)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.009091 [NR_MAC]     334.17 Scheduling pucch reception in  334.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.009097 [PHY]   pack_ul_tti_request SFN/Slot:334.17
avril 09 13:40:27 [0m1712662827.009100 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.010289 [PHY]   pack_ul_tti_request SFN/Slot:334.18
avril 09 13:40:27 [0m1712662827.011461 [PHY]   pack_ul_tti_request SFN/Slot:334.19
avril 09 13:40:27 [0m1712662827.012805 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 335/0 
avril 09 13:40:27 [0m1712662827.019139 [NR_MAC]   (334/17)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.021801 [NR_MAC]   pucch_acknack  335. 7 Scheduling pucch reception in  335. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.021810 [PHY]   pack_ul_tti_request SFN/Slot:335.7
avril 09 13:40:27 [0m1712662827.021814 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.033280 [NR_MAC]   (335/7)uci_01->pduBitmap:3
avril 09 13:40:27 [0m1712662827.035754 [NR_MAC]     335.17 Scheduling pucch reception in  335.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.035762 [PHY]   pack_ul_tti_request SFN/Slot:335.17
avril 09 13:40:27 [0m1712662827.035765 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.036990 [PHY]   pack_ul_tti_request SFN/Slot:335.18
avril 09 13:40:27 [0m1712662827.038162 [PHY]   pack_ul_tti_request SFN/Slot:335.19
avril 09 13:40:27 [0m1712662827.046134 [NR_MAC]   (335/17)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.048752 [NR_MAC]     336. 7 Scheduling pucch reception in  336. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.048762 [PHY]   pack_ul_tti_request SFN/Slot:336.7
avril 09 13:40:27 [0m1712662827.048765 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.050863 [NR_MAC]     336. 8 Scheduling pucch reception in  336. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:27 [0m1712662827.050868 [PHY]   pack_ul_tti_request SFN/Slot:336.8
avril 09 13:40:27 [0m1712662827.050870 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:27 [0m1712662827.059966 [NR_MAC]   (336/7)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.062530 [NR_MAC]     336.17 Scheduling pucch reception in  336.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.062540 [PHY]   pack_ul_tti_request SFN/Slot:336.17
avril 09 13:40:27 [0m1712662827.062542 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.063699 [PHY]   pack_ul_tti_request SFN/Slot:336.18
avril 09 13:40:27 [0m1712662827.064995 [PHY]   pack_ul_tti_request SFN/Slot:336.19
avril 09 13:40:27 [0m1712662827.072857 [NR_MAC]   (336/17)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.075239 [NR_MAC]     337. 7 Scheduling pucch reception in  337. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.075279 [PHY]   pack_ul_tti_request SFN/Slot:337.7
avril 09 13:40:27 [0m1712662827.075294 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.086224 [NR_MAC]   (337/7)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.088796 [NR_MAC]     337.17 Scheduling pucch reception in  337.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.088802 [PHY]   pack_ul_tti_request SFN/Slot:337.17
avril 09 13:40:27 [0m1712662827.088805 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.089970 [PHY]   pack_ul_tti_request SFN/Slot:337.18
avril 09 13:40:27 [0m1712662827.091105 [PHY]   pack_ul_tti_request SFN/Slot:337.19
avril 09 13:40:27 [0m1712662827.098830 [NR_MAC]   (337/17)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.101163 [NR_MAC]     338. 7 Scheduling pucch reception in  338. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.101171 [PHY]   pack_ul_tti_request SFN/Slot:338.7
avril 09 13:40:27 [0m1712662827.101175 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.112466 [NR_MAC]   (338/7)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.114812 [NR_MAC]     338.17 Scheduling pucch reception in  338.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.114821 [PHY]   pack_ul_tti_request SFN/Slot:338.17
avril 09 13:40:27 [0m1712662827.114823 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.116138 [PHY]   pack_ul_tti_request SFN/Slot:338.18
avril 09 13:40:27 [0m1712662827.117348 [PHY]   pack_ul_tti_request SFN/Slot:338.19
avril 09 13:40:27 [0m1712662827.124946 [NR_MAC]   (338/17)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.127457 [NR_MAC]     339. 7 Scheduling pucch reception in  339. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.127473 [PHY]   pack_ul_tti_request SFN/Slot:339.7
avril 09 13:40:27 [0m1712662827.127475 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.138608 [NR_MAC]   (339/7)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.140930 [NR_MAC]     339.17 Scheduling pucch reception in  339.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.140937 [PHY]   pack_ul_tti_request SFN/Slot:339.17
avril 09 13:40:27 [0m1712662827.140940 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.142059 [PHY]   pack_ul_tti_request SFN/Slot:339.18
avril 09 13:40:27 [0m1712662827.143369 [PHY]   pack_ul_tti_request SFN/Slot:339.19
avril 09 13:40:27 [0m1712662827.151117 [NR_MAC]   (339/17)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.153860 [NR_MAC]     340. 7 Scheduling pucch reception in  340. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.153870 [PHY]   pack_ul_tti_request SFN/Slot:340.7
avril 09 13:40:27 [0m1712662827.153873 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.164969 [NR_MAC]   (340/7)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.167447 [NR_MAC]     340.17 Scheduling pucch reception in  340.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.167455 [PHY]   pack_ul_tti_request SFN/Slot:340.17
avril 09 13:40:27 [0m1712662827.167458 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.168741 [PHY]   pack_ul_tti_request SFN/Slot:340.18
avril 09 13:40:27 [0m1712662827.169895 [PHY]   pack_ul_tti_request SFN/Slot:340.19
avril 09 13:40:27 [0m1712662827.177705 [NR_MAC]   (340/17)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.179933 [NR_MAC]     341. 7 Scheduling pucch reception in  341. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.179942 [PHY]   pack_ul_tti_request SFN/Slot:341.7
avril 09 13:40:27 [0m1712662827.179946 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.191074 [NR_MAC]   (341/7)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.193657 [NR_MAC]     341.17 Scheduling pucch reception in  341.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.193721 [PHY]   pack_ul_tti_request SFN/Slot:341.17
avril 09 13:40:27 [0m1712662827.193745 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.194987 [PHY]   pack_ul_tti_request SFN/Slot:341.18
avril 09 13:40:27 [0m1712662827.196076 [PHY]   pack_ul_tti_request SFN/Slot:341.19
avril 09 13:40:27 [0m1712662827.204005 [NR_MAC]   (341/17)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.206747 [NR_MAC]     342. 7 Scheduling pucch reception in  342. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.206753 [PHY]   pack_ul_tti_request SFN/Slot:342.7
avril 09 13:40:27 [0m1712662827.206756 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.217949 [NR_MAC]   (342/7)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.220454 [NR_MAC]     342.17 Scheduling pucch reception in  342.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.220460 [PHY]   pack_ul_tti_request SFN/Slot:342.17
avril 09 13:40:27 [0m1712662827.220463 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.221559 [PHY]   pack_ul_tti_request SFN/Slot:342.18
avril 09 13:40:27 [0m1712662827.222824 [PHY]   pack_ul_tti_request SFN/Slot:342.19
avril 09 13:40:27 [0m1712662827.230459 [NR_MAC]   (342/17)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.232920 [NR_MAC]     343. 7 Scheduling pucch reception in  343. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.232928 [PHY]   pack_ul_tti_request SFN/Slot:343.7
avril 09 13:40:27 [0m1712662827.232941 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.243990 [NR_MAC]   (343/7)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.246469 [NR_MAC]     343.17 Scheduling pucch reception in  343.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.246475 [PHY]   pack_ul_tti_request SFN/Slot:343.17
avril 09 13:40:27 [0m1712662827.246477 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.247628 [PHY]   pack_ul_tti_request SFN/Slot:343.18
avril 09 13:40:27 [0m1712662827.248922 [PHY]   pack_ul_tti_request SFN/Slot:343.19
avril 09 13:40:27 [0m1712662827.256618 [NR_MAC]   (343/17)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.258973 [NR_MAC]     344. 7 Scheduling pucch reception in  344. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.258981 [PHY]   pack_ul_tti_request SFN/Slot:344.7
avril 09 13:40:27 [0m1712662827.258984 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.261049 [NR_MAC]     344. 8 Scheduling pucch reception in  344. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:27 [0m1712662827.261054 [PHY]   pack_ul_tti_request SFN/Slot:344.8
avril 09 13:40:27 [0m1712662827.261056 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:27 [0m1712662827.270146 [NR_MAC]   (344/7)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.272461 [NR_MAC]     344.17 Scheduling pucch reception in  344.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.272475 [PHY]   pack_ul_tti_request SFN/Slot:344.17
avril 09 13:40:27 [0m1712662827.272478 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.273613 [PHY]   pack_ul_tti_request SFN/Slot:344.18
avril 09 13:40:27 [0m1712662827.274840 [PHY]   pack_ul_tti_request SFN/Slot:344.19
avril 09 13:40:27 [0m1712662827.275965 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 345/0 
avril 09 13:40:27 [0m1712662827.282422 [NR_MAC]   (344/17)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.284705 [NR_MAC]   pucch_acknack  345. 7 Scheduling pucch reception in  345. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.284714 [PHY]   pack_ul_tti_request SFN/Slot:345.7
avril 09 13:40:27 [0m1712662827.284717 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.295547 [NR_MAC]   (345/7)uci_01->pduBitmap:3
avril 09 13:40:27 [0m1712662827.297902 [NR_MAC]     345.17 Scheduling pucch reception in  345.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.297916 [PHY]   pack_ul_tti_request SFN/Slot:345.17
avril 09 13:40:27 [0m1712662827.297919 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.299011 [PHY]   pack_ul_tti_request SFN/Slot:345.18
avril 09 13:40:27 [0m1712662827.300361 [PHY]   pack_ul_tti_request SFN/Slot:345.19
avril 09 13:40:27 [0m1712662827.307874 [NR_MAC]   (345/17)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.310408 [NR_MAC]     346. 7 Scheduling pucch reception in  346. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.310415 [PHY]   pack_ul_tti_request SFN/Slot:346.7
avril 09 13:40:27 [0m1712662827.310418 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.321610 [NR_MAC]   (346/7)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.323963 [NR_MAC]     346.17 Scheduling pucch reception in  346.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.323973 [PHY]   pack_ul_tti_request SFN/Slot:346.17
avril 09 13:40:27 [0m1712662827.323976 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.325134 [PHY]   pack_ul_tti_request SFN/Slot:346.18
avril 09 13:40:27 [0m1712662827.326337 [PHY]   pack_ul_tti_request SFN/Slot:346.19
avril 09 13:40:27 [0m1712662827.334497 [NR_MAC]   (346/17)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.335914 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 347/6 
avril 09 13:40:27 [0m1712662827.337074 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 347/7 
avril 09 13:40:27 [0m1712662827.337081 [NR_MAC]     347. 7 Scheduling pucch reception in  347. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.337097 [PHY]   pack_ul_tti_request SFN/Slot:347.7
avril 09 13:40:27 [0m1712662827.337099 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.348237 [NR_MAC]   (347/7)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.350928 [NR_MAC]   pucch_acknack  347.17 Scheduling pucch reception in  347.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.350946 [PHY]   pack_ul_tti_request SFN/Slot:347.17
avril 09 13:40:27 [0m1712662827.350950 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.352004 [PHY]   pack_ul_tti_request SFN/Slot:347.18
avril 09 13:40:27 [0m1712662827.353336 [PHY]   pack_ul_tti_request SFN/Slot:347.19
avril 09 13:40:27 [0m1712662827.361069 [NR_MAC]   (347/17)uci_01->pduBitmap:3
avril 09 13:40:27 [0m1712662827.363615 [NR_MAC]     348. 7 Scheduling pucch reception in  348. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.363625 [PHY]   pack_ul_tti_request SFN/Slot:348.7
avril 09 13:40:27 [0m1712662827.363628 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.374841 [NR_MAC]   (348/7)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.377120 [NR_MAC]     348.17 Scheduling pucch reception in  348.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.377127 [PHY]   pack_ul_tti_request SFN/Slot:348.17
avril 09 13:40:27 [0m1712662827.377130 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.378302 [PHY]   pack_ul_tti_request SFN/Slot:348.18
avril 09 13:40:27 [0m1712662827.379559 [PHY]   pack_ul_tti_request SFN/Slot:348.19
avril 09 13:40:27 [0m1712662827.387425 [NR_MAC]   (348/17)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.389797 [NR_MAC]     349. 7 Scheduling pucch reception in  349. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.389814 [PHY]   pack_ul_tti_request SFN/Slot:349.7
avril 09 13:40:27 [0m1712662827.389817 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.401170 [NR_MAC]   (349/7)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.403570 [NR_MAC]     349.17 Scheduling pucch reception in  349.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.403577 [PHY]   pack_ul_tti_request SFN/Slot:349.17
avril 09 13:40:27 [0m1712662827.403579 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.404779 [PHY]   pack_ul_tti_request SFN/Slot:349.18
avril 09 13:40:27 [0m1712662827.405966 [PHY]   pack_ul_tti_request SFN/Slot:349.19
avril 09 13:40:27 [0m1712662827.413873 [NR_MAC]   (349/17)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.416456 [NR_MAC]     350. 7 Scheduling pucch reception in  350. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.416465 [PHY]   pack_ul_tti_request SFN/Slot:350.7
avril 09 13:40:27 [0m1712662827.416469 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.427626 [NR_MAC]   (350/7)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.430003 [NR_MAC]     350.17 Scheduling pucch reception in  350.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.430008 [PHY]   pack_ul_tti_request SFN/Slot:350.17
avril 09 13:40:27 [0m1712662827.430010 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.431227 [PHY]   pack_ul_tti_request SFN/Slot:350.18
avril 09 13:40:27 [0m1712662827.432665 [PHY]   pack_ul_tti_request SFN/Slot:350.19
avril 09 13:40:27 [0m1712662827.440349 [NR_MAC]   (350/17)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.442925 [NR_MAC]     351. 7 Scheduling pucch reception in  351. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.442932 [PHY]   pack_ul_tti_request SFN/Slot:351.7
avril 09 13:40:27 [0m1712662827.442935 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.453990 [NR_MAC]   (351/7)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.456252 [NR_MAC]     351.17 Scheduling pucch reception in  351.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.456264 [PHY]   pack_ul_tti_request SFN/Slot:351.17
avril 09 13:40:27 [0m1712662827.456267 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.457524 [PHY]   pack_ul_tti_request SFN/Slot:351.18
avril 09 13:40:27 [0m1712662827.458857 [PHY]   pack_ul_tti_request SFN/Slot:351.19
avril 09 13:40:27 [0m1712662827.466651 [NR_MAC]   (351/17)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.469166 [NR_MAC]     352. 7 Scheduling pucch reception in  352. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.469173 [PHY]   pack_ul_tti_request SFN/Slot:352.7
avril 09 13:40:27 [0m1712662827.469175 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.471280 [NR_MAC]     352. 8 Scheduling pucch reception in  352. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:27 [0m1712662827.471289 [PHY]   pack_ul_tti_request SFN/Slot:352.8
avril 09 13:40:27 [0m1712662827.471291 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:27 [0m1712662827.480494 [NR_MAC]   (352/7)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.482811 [NR_MAC]     352.17 Scheduling pucch reception in  352.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.482820 [PHY]   pack_ul_tti_request SFN/Slot:352.17
avril 09 13:40:27 [0m1712662827.482827 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.483991 [PHY]   pack_ul_tti_request SFN/Slot:352.18
avril 09 13:40:27 [0m1712662827.485292 [PHY]   pack_ul_tti_request SFN/Slot:352.19
avril 09 13:40:27 [0m1712662827.493180 [NR_MAC]   (352/17)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.495758 [NR_MAC]     353. 7 Scheduling pucch reception in  353. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.495765 [PHY]   pack_ul_tti_request SFN/Slot:353.7
avril 09 13:40:27 [0m1712662827.495768 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.507119 [NR_MAC]   (353/7)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.509743 [NR_MAC]     353.17 Scheduling pucch reception in  353.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.509749 [PHY]   pack_ul_tti_request SFN/Slot:353.17
avril 09 13:40:27 [0m1712662827.509752 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.510904 [PHY]   pack_ul_tti_request SFN/Slot:353.18
avril 09 13:40:27 [0m1712662827.512091 [PHY]   pack_ul_tti_request SFN/Slot:353.19
avril 09 13:40:27 [0m1712662827.519769 [NR_MAC]   (353/17)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.522116 [NR_MAC]     354. 7 Scheduling pucch reception in  354. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.522123 [PHY]   pack_ul_tti_request SFN/Slot:354.7
avril 09 13:40:27 [0m1712662827.522126 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.533221 [NR_MAC]   (354/7)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.535654 [NR_MAC]     354.17 Scheduling pucch reception in  354.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.535695 [PHY]   pack_ul_tti_request SFN/Slot:354.17
avril 09 13:40:27 [0m1712662827.535712 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.536847 [PHY]   pack_ul_tti_request SFN/Slot:354.18
avril 09 13:40:27 [0m1712662827.538056 [PHY]   pack_ul_tti_request SFN/Slot:354.19
avril 09 13:40:27 [0m1712662827.539112 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 355/0 
avril 09 13:40:27 [0m1712662827.545862 [NR_MAC]   (354/17)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.548097 [NR_MAC]   pucch_acknack  355. 7 Scheduling pucch reception in  355. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.548109 [PHY]   pack_ul_tti_request SFN/Slot:355.7
avril 09 13:40:27 [0m1712662827.548112 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.559326 [NR_MAC]   (355/7)uci_01->pduBitmap:3
avril 09 13:40:27 [0m1712662827.561943 [NR_MAC]     355.17 Scheduling pucch reception in  355.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.561950 [PHY]   pack_ul_tti_request SFN/Slot:355.17
avril 09 13:40:27 [0m1712662827.561952 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.562980 [PHY]   pack_ul_tti_request SFN/Slot:355.18
avril 09 13:40:27 [0m1712662827.564239 [PHY]   pack_ul_tti_request SFN/Slot:355.19
avril 09 13:40:27 [0m1712662827.571929 [NR_MAC]   (355/17)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.574218 [NR_MAC]     356. 7 Scheduling pucch reception in  356. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.574225 [PHY]   pack_ul_tti_request SFN/Slot:356.7
avril 09 13:40:27 [0m1712662827.574227 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.585819 [NR_MAC]   (356/7)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.588099 [NR_MAC]     356.17 Scheduling pucch reception in  356.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.588105 [PHY]   pack_ul_tti_request SFN/Slot:356.17
avril 09 13:40:27 [0m1712662827.588108 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.589239 [PHY]   pack_ul_tti_request SFN/Slot:356.18
avril 09 13:40:27 [0m1712662827.590509 [PHY]   pack_ul_tti_request SFN/Slot:356.19
avril 09 13:40:27 [0m1712662827.598628 [NR_MAC]   (356/17)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.600961 [NR_MAC]     357. 7 Scheduling pucch reception in  357. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.600972 [PHY]   pack_ul_tti_request SFN/Slot:357.7
avril 09 13:40:27 [0m1712662827.600975 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.612184 [NR_MAC]   (357/7)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.614637 [NR_MAC]     357.17 Scheduling pucch reception in  357.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.614645 [PHY]   pack_ul_tti_request SFN/Slot:357.17
avril 09 13:40:27 [0m1712662827.614648 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.615757 [PHY]   pack_ul_tti_request SFN/Slot:357.18
avril 09 13:40:27 [0m1712662827.617021 [PHY]   pack_ul_tti_request SFN/Slot:357.19
avril 09 13:40:27 [0m1712662827.624991 [NR_MAC]   (357/17)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.627390 [NR_MAC]     358. 7 Scheduling pucch reception in  358. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.627396 [PHY]   pack_ul_tti_request SFN/Slot:358.7
avril 09 13:40:27 [0m1712662827.627398 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.638169 [NR_MAC]   (358/7)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.640754 [NR_MAC]     358.17 Scheduling pucch reception in  358.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.640761 [PHY]   pack_ul_tti_request SFN/Slot:358.17
avril 09 13:40:27 [0m1712662827.640763 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.641956 [PHY]   pack_ul_tti_request SFN/Slot:358.18
avril 09 13:40:27 [0m1712662827.643031 [PHY]   pack_ul_tti_request SFN/Slot:358.19
avril 09 13:40:27 [0m1712662827.651025 [NR_MAC]   (358/17)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.653534 [NR_MAC]     359. 7 Scheduling pucch reception in  359. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.653542 [PHY]   pack_ul_tti_request SFN/Slot:359.7
avril 09 13:40:27 [0m1712662827.653545 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.664494 [NR_MAC]   (359/7)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.666920 [NR_MAC]     359.17 Scheduling pucch reception in  359.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.666928 [PHY]   pack_ul_tti_request SFN/Slot:359.17
avril 09 13:40:27 [0m1712662827.666931 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.667990 [PHY]   pack_ul_tti_request SFN/Slot:359.18
avril 09 13:40:27 [0m1712662827.669183 [PHY]   pack_ul_tti_request SFN/Slot:359.19
avril 09 13:40:27 [0m1712662827.677233 [NR_MAC]   (359/17)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.679663 [NR_MAC]     360. 7 Scheduling pucch reception in  360. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.679669 [PHY]   pack_ul_tti_request SFN/Slot:360.7
avril 09 13:40:27 [0m1712662827.679671 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.681718 [NR_MAC]     360. 8 Scheduling pucch reception in  360. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:27 [0m1712662827.681729 [PHY]   pack_ul_tti_request SFN/Slot:360.8
avril 09 13:40:27 [0m1712662827.681731 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:27 [0m1712662827.690860 [NR_MAC]   (360/7)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.693080 [NR_MAC]     360.17 Scheduling pucch reception in  360.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.693086 [PHY]   pack_ul_tti_request SFN/Slot:360.17
avril 09 13:40:27 [0m1712662827.693088 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.694194 [PHY]   pack_ul_tti_request SFN/Slot:360.18
avril 09 13:40:27 [0m1712662827.695482 [PHY]   pack_ul_tti_request SFN/Slot:360.19
avril 09 13:40:27 [0m1712662827.703365 [NR_MAC]   (360/17)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.705795 [NR_MAC]     361. 7 Scheduling pucch reception in  361. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.705802 [PHY]   pack_ul_tti_request SFN/Slot:361.7
avril 09 13:40:27 [0m1712662827.705804 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.716793 [NR_MAC]   (361/7)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.719133 [NR_MAC]     361.17 Scheduling pucch reception in  361.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.719140 [PHY]   pack_ul_tti_request SFN/Slot:361.17
avril 09 13:40:27 [0m1712662827.719143 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.720197 [PHY]   pack_ul_tti_request SFN/Slot:361.18
avril 09 13:40:27 [0m1712662827.721605 [PHY]   pack_ul_tti_request SFN/Slot:361.19
avril 09 13:40:27 [0m1712662827.729158 [NR_MAC]   (361/17)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.731611 [NR_MAC]     362. 7 Scheduling pucch reception in  362. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.731652 [PHY]   pack_ul_tti_request SFN/Slot:362.7
avril 09 13:40:27 [0m1712662827.731674 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.743218 [NR_MAC]   (362/7)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.745750 [NR_MAC]     362.17 Scheduling pucch reception in  362.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.745756 [PHY]   pack_ul_tti_request SFN/Slot:362.17
avril 09 13:40:27 [0m1712662827.745758 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.746883 [PHY]   pack_ul_tti_request SFN/Slot:362.18
avril 09 13:40:27 [0m1712662827.748018 [PHY]   pack_ul_tti_request SFN/Slot:362.19
avril 09 13:40:27 [0m1712662827.756036 [NR_MAC]   (362/17)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.758285 [NR_MAC]     363. 7 Scheduling pucch reception in  363. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.758290 [PHY]   pack_ul_tti_request SFN/Slot:363.7
avril 09 13:40:27 [0m1712662827.758293 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.769819 [NR_MAC]   (363/7)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.772113 [NR_MAC]     363.17 Scheduling pucch reception in  363.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.772119 [PHY]   pack_ul_tti_request SFN/Slot:363.17
avril 09 13:40:27 [0m1712662827.772121 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.773424 [PHY]   pack_ul_tti_request SFN/Slot:363.18
avril 09 13:40:27 [0m1712662827.774626 [PHY]   pack_ul_tti_request SFN/Slot:363.19
avril 09 13:40:27 [0m1712662827.782520 [NR_MAC]   (363/17)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.784899 [NR_MAC]     364. 7 Scheduling pucch reception in  364. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.784911 [PHY]   pack_ul_tti_request SFN/Slot:364.7
avril 09 13:40:27 [0m1712662827.784914 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.795960 [NR_MAC]   (364/7)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.798498 [NR_MAC]     364.17 Scheduling pucch reception in  364.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.798508 [PHY]   pack_ul_tti_request SFN/Slot:364.17
avril 09 13:40:27 [0m1712662827.798511 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.799728 [PHY]   pack_ul_tti_request SFN/Slot:364.18
avril 09 13:40:27 [0m1712662827.800984 [PHY]   pack_ul_tti_request SFN/Slot:364.19
avril 09 13:40:27 [0m1712662827.802122 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 365/0 
avril 09 13:40:27 [0m1712662827.809157 [NR_MAC]   (364/17)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.811789 [NR_MAC]   pucch_acknack  365. 7 Scheduling pucch reception in  365. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.811796 [PHY]   pack_ul_tti_request SFN/Slot:365.7
avril 09 13:40:27 [0m1712662827.811799 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.823186 [NR_MAC]   (365/7)uci_01->pduBitmap:3
avril 09 13:40:27 [0m1712662827.825761 [NR_MAC]     365.17 Scheduling pucch reception in  365.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.825767 [PHY]   pack_ul_tti_request SFN/Slot:365.17
avril 09 13:40:27 [0m1712662827.825770 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.826986 [PHY]   pack_ul_tti_request SFN/Slot:365.18
avril 09 13:40:27 [0m1712662827.828075 [PHY]   pack_ul_tti_request SFN/Slot:365.19
avril 09 13:40:27 [0m1712662827.835867 [NR_MAC]   (365/17)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.838260 [NR_MAC]     366. 7 Scheduling pucch reception in  366. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.838267 [PHY]   pack_ul_tti_request SFN/Slot:366.7
avril 09 13:40:27 [0m1712662827.838269 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.849563 [NR_MAC]   (366/7)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.852009 [NR_MAC]     366.17 Scheduling pucch reception in  366.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.852016 [PHY]   pack_ul_tti_request SFN/Slot:366.17
avril 09 13:40:27 [0m1712662827.852019 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.853125 [PHY]   pack_ul_tti_request SFN/Slot:366.18
avril 09 13:40:27 [0m1712662827.854515 [PHY]   pack_ul_tti_request SFN/Slot:366.19
avril 09 13:40:27 [0m1712662827.862354 [NR_MAC]   (366/17)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.864906 [NR_MAC]     367. 7 Scheduling pucch reception in  367. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.864916 [PHY]   pack_ul_tti_request SFN/Slot:367.7
avril 09 13:40:27 [0m1712662827.864919 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.876326 [NR_MAC]   (367/7)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.878756 [NR_MAC]     367.17 Scheduling pucch reception in  367.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.878762 [PHY]   pack_ul_tti_request SFN/Slot:367.17
avril 09 13:40:27 [0m1712662827.878764 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.879866 [PHY]   pack_ul_tti_request SFN/Slot:367.18
avril 09 13:40:27 [0m1712662827.881032 [PHY]   pack_ul_tti_request SFN/Slot:367.19
avril 09 13:40:27 [0m1712662827.889096 [NR_MAC]   (367/17)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.891603 [NR_MAC]     368. 7 Scheduling pucch reception in  368. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.891636 [PHY]   pack_ul_tti_request SFN/Slot:368.7
avril 09 13:40:27 [0m1712662827.891653 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.893821 [NR_MAC]     368. 8 Scheduling pucch reception in  368. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:27 [0m1712662827.893828 [PHY]   pack_ul_tti_request SFN/Slot:368.8
avril 09 13:40:27 [0m1712662827.893830 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:27 [0m1712662827.902874 [NR_MAC]   (368/7)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.905114 [NR_MAC]     368.17 Scheduling pucch reception in  368.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.905119 [PHY]   pack_ul_tti_request SFN/Slot:368.17
avril 09 13:40:27 [0m1712662827.905120 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.906212 [PHY]   pack_ul_tti_request SFN/Slot:368.18
avril 09 13:40:27 [0m1712662827.907493 [PHY]   pack_ul_tti_request SFN/Slot:368.19
avril 09 13:40:27 [0m1712662827.915090 [NR_MAC]   (368/17)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.917531 [NR_MAC]     369. 7 Scheduling pucch reception in  369. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.917572 [PHY]   pack_ul_tti_request SFN/Slot:369.7
avril 09 13:40:27 [0m1712662827.917587 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.928512 [NR_MAC]   (369/7)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.930849 [NR_MAC]     369.17 Scheduling pucch reception in  369.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.930857 [PHY]   pack_ul_tti_request SFN/Slot:369.17
avril 09 13:40:27 [0m1712662827.930860 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.932029 [PHY]   pack_ul_tti_request SFN/Slot:369.18
avril 09 13:40:27 [0m1712662827.933251 [PHY]   pack_ul_tti_request SFN/Slot:369.19
avril 09 13:40:27 [0m1712662827.941034 [NR_MAC]   (369/17)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.943526 [NR_MAC]     370. 7 Scheduling pucch reception in  370. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.943553 [PHY]   pack_ul_tti_request SFN/Slot:370.7
avril 09 13:40:27 [0m1712662827.943567 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.954879 [NR_MAC]   (370/7)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.957128 [NR_MAC]     370.17 Scheduling pucch reception in  370.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.957132 [PHY]   pack_ul_tti_request SFN/Slot:370.17
avril 09 13:40:27 [0m1712662827.957134 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.958274 [PHY]   pack_ul_tti_request SFN/Slot:370.18
avril 09 13:40:27 [0m1712662827.959525 [PHY]   pack_ul_tti_request SFN/Slot:370.19
avril 09 13:40:27 [0m1712662827.967370 [NR_MAC]   (370/17)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.969806 [NR_MAC]     371. 7 Scheduling pucch reception in  371. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.969813 [PHY]   pack_ul_tti_request SFN/Slot:371.7
avril 09 13:40:27 [0m1712662827.969815 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.980941 [NR_MAC]   (371/7)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.983431 [NR_MAC]     371.17 Scheduling pucch reception in  371.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.983472 [PHY]   pack_ul_tti_request SFN/Slot:371.17
avril 09 13:40:27 [0m1712662827.983474 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:27 [0m1712662827.984668 [PHY]   pack_ul_tti_request SFN/Slot:371.18
avril 09 13:40:27 [0m1712662827.986001 [PHY]   pack_ul_tti_request SFN/Slot:371.19
avril 09 13:40:27 [0m1712662827.993822 [NR_MAC]   (371/17)uci_01->pduBitmap:1
avril 09 13:40:27 [0m1712662827.996131 [NR_MAC]     372. 7 Scheduling pucch reception in  372. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:27 [0m1712662827.996136 [PHY]   pack_ul_tti_request SFN/Slot:372.7
avril 09 13:40:27 [0m1712662827.996139 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.007678 [NR_MAC]   (372/7)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.009966 [NR_MAC]     372.17 Scheduling pucch reception in  372.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.009971 [PHY]   pack_ul_tti_request SFN/Slot:372.17
avril 09 13:40:28 [0m1712662828.009972 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.011083 [PHY]   pack_ul_tti_request SFN/Slot:372.18
avril 09 13:40:28 [0m1712662828.012310 [PHY]   pack_ul_tti_request SFN/Slot:372.19
avril 09 13:40:28 [0m1712662828.020207 [NR_MAC]   (372/17)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.022758 [NR_MAC]     373. 7 Scheduling pucch reception in  373. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.022763 [PHY]   pack_ul_tti_request SFN/Slot:373.7
avril 09 13:40:28 [0m1712662828.022765 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.034194 [NR_MAC]   (373/7)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.036914 [NR_MAC]     373.17 Scheduling pucch reception in  373.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.036920 [PHY]   pack_ul_tti_request SFN/Slot:373.17
avril 09 13:40:28 [0m1712662828.036922 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.037933 [PHY]   pack_ul_tti_request SFN/Slot:373.18
avril 09 13:40:28 [0m1712662828.039094 [PHY]   pack_ul_tti_request SFN/Slot:373.19
avril 09 13:40:28 [0m1712662828.046795 [NR_MAC]   (373/17)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.049292 [NR_MAC]     374. 7 Scheduling pucch reception in  374. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.049302 [PHY]   pack_ul_tti_request SFN/Slot:374.7
avril 09 13:40:28 [0m1712662828.049304 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.060981 [NR_MAC]   (374/7)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.063380 [NR_MAC]     374.17 Scheduling pucch reception in  374.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.063386 [PHY]   pack_ul_tti_request SFN/Slot:374.17
avril 09 13:40:28 [0m1712662828.063388 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.064608 [PHY]   pack_ul_tti_request SFN/Slot:374.18
avril 09 13:40:28 [0m1712662828.065851 [PHY]   pack_ul_tti_request SFN/Slot:374.19
avril 09 13:40:28 [0m1712662828.066974 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 375/0 
avril 09 13:40:28 [0m1712662828.073633 [NR_MAC]   (374/17)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.075939 [NR_MAC]   pucch_acknack  375. 7 Scheduling pucch reception in  375. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.075947 [PHY]   pack_ul_tti_request SFN/Slot:375.7
avril 09 13:40:28 [0m1712662828.075949 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.087087 [NR_MAC]   (375/7)uci_01->pduBitmap:3
avril 09 13:40:28 [0m1712662828.089646 [NR_MAC]     375.17 Scheduling pucch reception in  375.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.089676 [PHY]   pack_ul_tti_request SFN/Slot:375.17
avril 09 13:40:28 [0m1712662828.089689 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.090977 [PHY]   pack_ul_tti_request SFN/Slot:375.18
avril 09 13:40:28 [0m1712662828.092088 [PHY]   pack_ul_tti_request SFN/Slot:375.19
avril 09 13:40:28 [0m1712662828.099919 [NR_MAC]   (375/17)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.102491 [NR_MAC]     376. 7 Scheduling pucch reception in  376. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.102531 [PHY]   pack_ul_tti_request SFN/Slot:376.7
avril 09 13:40:28 [0m1712662828.102551 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.104807 [NR_MAC]     376. 8 Scheduling pucch reception in  376. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:28 [0m1712662828.104812 [PHY]   pack_ul_tti_request SFN/Slot:376.8
avril 09 13:40:28 [0m1712662828.104812 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:28 [0m1712662828.113947 [NR_MAC]   (376/7)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.116405 [NR_MAC]     376.17 Scheduling pucch reception in  376.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.116413 [PHY]   pack_ul_tti_request SFN/Slot:376.17
avril 09 13:40:28 [0m1712662828.116415 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.117668 [PHY]   pack_ul_tti_request SFN/Slot:376.18
avril 09 13:40:28 [0m1712662828.118801 [PHY]   pack_ul_tti_request SFN/Slot:376.19
avril 09 13:40:28 [0m1712662828.126855 [NR_MAC]   (376/17)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.129057 [NR_MAC]     377. 7 Scheduling pucch reception in  377. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.129062 [PHY]   pack_ul_tti_request SFN/Slot:377.7
avril 09 13:40:28 [0m1712662828.129064 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.140494 [NR_MAC]   (377/7)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.142951 [NR_MAC]     377.17 Scheduling pucch reception in  377.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.142958 [PHY]   pack_ul_tti_request SFN/Slot:377.17
avril 09 13:40:28 [0m1712662828.142960 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.144051 [PHY]   pack_ul_tti_request SFN/Slot:377.18
avril 09 13:40:28 [0m1712662828.145262 [PHY]   pack_ul_tti_request SFN/Slot:377.19
avril 09 13:40:28 [0m1712662828.153171 [NR_MAC]   (377/17)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.155726 [NR_MAC]     378. 7 Scheduling pucch reception in  378. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.155753 [PHY]   pack_ul_tti_request SFN/Slot:378.7
avril 09 13:40:28 [0m1712662828.155755 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.166970 [NR_MAC]   (378/7)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.169602 [NR_MAC]     378.17 Scheduling pucch reception in  378.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.169632 [PHY]   pack_ul_tti_request SFN/Slot:378.17
avril 09 13:40:28 [0m1712662828.169643 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.170853 [PHY]   pack_ul_tti_request SFN/Slot:378.18
avril 09 13:40:28 [0m1712662828.172037 [PHY]   pack_ul_tti_request SFN/Slot:378.19
avril 09 13:40:28 [0m1712662828.180086 [NR_MAC]   (378/17)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.182750 [NR_MAC]     379. 7 Scheduling pucch reception in  379. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.182758 [PHY]   pack_ul_tti_request SFN/Slot:379.7
avril 09 13:40:28 [0m1712662828.182761 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.193984 [NR_MAC]   (379/7)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.196418 [NR_MAC]     379.17 Scheduling pucch reception in  379.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.196442 [PHY]   pack_ul_tti_request SFN/Slot:379.17
avril 09 13:40:28 [0m1712662828.196452 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.197670 [PHY]   pack_ul_tti_request SFN/Slot:379.18
avril 09 13:40:28 [0m1712662828.198930 [PHY]   pack_ul_tti_request SFN/Slot:379.19
avril 09 13:40:28 [0m1712662828.206562 [NR_MAC]   (379/17)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.208946 [NR_MAC]     380. 7 Scheduling pucch reception in  380. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.208952 [PHY]   pack_ul_tti_request SFN/Slot:380.7
avril 09 13:40:28 [0m1712662828.208955 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.220050 [NR_MAC]   (380/7)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.222611 [NR_MAC]     380.17 Scheduling pucch reception in  380.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.222637 [PHY]   pack_ul_tti_request SFN/Slot:380.17
avril 09 13:40:28 [0m1712662828.222650 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.223895 [PHY]   pack_ul_tti_request SFN/Slot:380.18
avril 09 13:40:28 [0m1712662828.225119 [PHY]   pack_ul_tti_request SFN/Slot:380.19
avril 09 13:40:28 [0m1712662828.232959 [NR_MAC]   (380/17)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.235550 [NR_MAC]     381. 7 Scheduling pucch reception in  381. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.235557 [PHY]   pack_ul_tti_request SFN/Slot:381.7
avril 09 13:40:28 [0m1712662828.235559 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.246651 [NR_MAC]   (381/7)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.249026 [NR_MAC]     381.17 Scheduling pucch reception in  381.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.249033 [PHY]   pack_ul_tti_request SFN/Slot:381.17
avril 09 13:40:28 [0m1712662828.249035 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.250240 [PHY]   pack_ul_tti_request SFN/Slot:381.18
avril 09 13:40:28 [0m1712662828.251516 [PHY]   pack_ul_tti_request SFN/Slot:381.19
avril 09 13:40:28 [0m1712662828.259295 [NR_MAC]   (381/17)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.262009 [NR_MAC]     382. 7 Scheduling pucch reception in  382. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.262015 [PHY]   pack_ul_tti_request SFN/Slot:382.7
avril 09 13:40:28 [0m1712662828.262018 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.273100 [NR_MAC]   (382/7)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.275636 [NR_MAC]     382.17 Scheduling pucch reception in  382.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.275673 [PHY]   pack_ul_tti_request SFN/Slot:382.17
avril 09 13:40:28 [0m1712662828.275684 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.276832 [PHY]   pack_ul_tti_request SFN/Slot:382.18
avril 09 13:40:28 [0m1712662828.278104 [PHY]   pack_ul_tti_request SFN/Slot:382.19
avril 09 13:40:28 [0m1712662828.285849 [NR_MAC]   (382/17)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.288103 [NR_MAC]     383. 7 Scheduling pucch reception in  383. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.288111 [PHY]   pack_ul_tti_request SFN/Slot:383.7
avril 09 13:40:28 [0m1712662828.288113 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.299306 [NR_MAC]   (383/7)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.301856 [NR_MAC]     383.17 Scheduling pucch reception in  383.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.301863 [PHY]   pack_ul_tti_request SFN/Slot:383.17
avril 09 13:40:28 [0m1712662828.301865 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.303069 [PHY]   pack_ul_tti_request SFN/Slot:383.18
avril 09 13:40:28 [0m1712662828.304292 [PHY]   pack_ul_tti_request SFN/Slot:383.19
avril 09 13:40:28 [0m1712662828.305607 [NR_MAC]   Frame.Slot 384.0
avril 09 13:40:28 UE RNTI fabe CU-UE-ID 1 in-sync PH 0 dB PCMAX 0 dBm, average RSRP -44 (16 meas)
avril 09 13:40:28 UE fabe: dlsch_rounds 198/1/0/0, dlsch_errors 0, pucch0_DTX 0, BLER 0.00000 MCS (0) 9
avril 09 13:40:28 UE fabe: ulsch_rounds 3725/0/0/0, ulsch_errors 0, ulsch_DTX 0, BLER 0.00000 MCS (0) 9
avril 09 13:40:28 UE fabe: MAC:    TX          24143 RX         313464 bytes
avril 09 13:40:28 UE fabe: LCID 1: TX            966 RX            282 bytes
avril 09 13:40:28 UE fabe: LCID 2: TX              0 RX              0 bytes
avril 09 13:40:28 UE fabe: LCID 4: TX           2799 RX           2972 bytes
avril 09 13:40:28 
avril 09 13:40:28 [0m1712662828.311970 [NR_MAC]   (383/17)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.314476 [NR_MAC]     384. 7 Scheduling pucch reception in  384. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.314488 [PHY]   pack_ul_tti_request SFN/Slot:384.7
avril 09 13:40:28 [0m1712662828.314491 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.316731 [NR_MAC]     384. 8 Scheduling pucch reception in  384. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:28 [0m1712662828.316736 [PHY]   pack_ul_tti_request SFN/Slot:384.8
avril 09 13:40:28 [0m1712662828.316737 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:28 [0m1712662828.325903 [NR_MAC]   (384/7)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.328238 [NR_MAC]     384.17 Scheduling pucch reception in  384.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.328253 [PHY]   pack_ul_tti_request SFN/Slot:384.17
avril 09 13:40:28 [0m1712662828.328255 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.329407 [PHY]   pack_ul_tti_request SFN/Slot:384.18
avril 09 13:40:28 [0m1712662828.330651 [PHY]   pack_ul_tti_request SFN/Slot:384.19
avril 09 13:40:28 [0m1712662828.331920 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 385/0 
avril 09 13:40:28 [0m1712662828.338588 [NR_MAC]   (384/17)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.339897 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 385/6 
avril 09 13:40:28 [0m1712662828.341024 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 385/7 
avril 09 13:40:28 [0m1712662828.341029 [NR_MAC]   pucch_acknack  385. 7 Scheduling pucch reception in  385. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.341042 [PHY]   pack_ul_tti_request SFN/Slot:385.7
avril 09 13:40:28 [0m1712662828.341046 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.352248 [NR_MAC]   (385/7)uci_01->pduBitmap:3
avril 09 13:40:28 [0m1712662828.354852 [NR_MAC]   pucch_acknack  385.17 Scheduling pucch reception in  385.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.354861 [PHY]   pack_ul_tti_request SFN/Slot:385.17
avril 09 13:40:28 [0m1712662828.354874 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.356000 [PHY]   pack_ul_tti_request SFN/Slot:385.18
avril 09 13:40:28 [0m1712662828.357284 [PHY]   pack_ul_tti_request SFN/Slot:385.19
avril 09 13:40:28 [0m1712662828.365210 [NR_MAC]   (385/17)uci_01->pduBitmap:3
avril 09 13:40:28 [0m1712662828.367805 [NR_MAC]     386. 7 Scheduling pucch reception in  386. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.367815 [PHY]   pack_ul_tti_request SFN/Slot:386.7
avril 09 13:40:28 [0m1712662828.367819 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.379123 [NR_MAC]   (386/7)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.381652 [NR_MAC]     386.17 Scheduling pucch reception in  386.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.381662 [PHY]   pack_ul_tti_request SFN/Slot:386.17
avril 09 13:40:28 [0m1712662828.381665 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.382798 [PHY]   pack_ul_tti_request SFN/Slot:386.18
avril 09 13:40:28 [0m1712662828.384035 [PHY]   pack_ul_tti_request SFN/Slot:386.19
avril 09 13:40:28 [0m1712662828.392025 [NR_MAC]   (386/17)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.394667 [NR_MAC]     387. 7 Scheduling pucch reception in  387. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.394676 [PHY]   pack_ul_tti_request SFN/Slot:387.7
avril 09 13:40:28 [0m1712662828.394680 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.406171 [NR_MAC]   (387/7)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.408779 [NR_MAC]     387.17 Scheduling pucch reception in  387.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.408789 [PHY]   pack_ul_tti_request SFN/Slot:387.17
avril 09 13:40:28 [0m1712662828.408793 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.409956 [PHY]   pack_ul_tti_request SFN/Slot:387.18
avril 09 13:40:28 [0m1712662828.411194 [PHY]   pack_ul_tti_request SFN/Slot:387.19
avril 09 13:40:28 [0m1712662828.418945 [NR_MAC]   (387/17)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.421377 [NR_MAC]     388. 7 Scheduling pucch reception in  388. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.421407 [PHY]   pack_ul_tti_request SFN/Slot:388.7
avril 09 13:40:28 [0m1712662828.421423 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.432870 [NR_MAC]   (388/7)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.435300 [NR_MAC]     388.17 Scheduling pucch reception in  388.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.435361 [PHY]   pack_ul_tti_request SFN/Slot:388.17
avril 09 13:40:28 [0m1712662828.435362 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.436549 [PHY]   pack_ul_tti_request SFN/Slot:388.18
avril 09 13:40:28 [0m1712662828.437916 [PHY]   pack_ul_tti_request SFN/Slot:388.19
avril 09 13:40:28 [0m1712662828.445480 [NR_MAC]   (388/17)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.447870 [NR_MAC]     389. 7 Scheduling pucch reception in  389. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.447916 [PHY]   pack_ul_tti_request SFN/Slot:389.7
avril 09 13:40:28 [0m1712662828.447929 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.459196 [NR_MAC]   (389/7)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.461635 [NR_MAC]     389.17 Scheduling pucch reception in  389.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.461641 [PHY]   pack_ul_tti_request SFN/Slot:389.17
avril 09 13:40:28 [0m1712662828.461643 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.462795 [PHY]   pack_ul_tti_request SFN/Slot:389.18
avril 09 13:40:28 [0m1712662828.464044 [PHY]   pack_ul_tti_request SFN/Slot:389.19
avril 09 13:40:28 [0m1712662828.471858 [NR_MAC]   (389/17)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.474163 [NR_MAC]     390. 7 Scheduling pucch reception in  390. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.474170 [PHY]   pack_ul_tti_request SFN/Slot:390.7
avril 09 13:40:28 [0m1712662828.474172 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.485787 [NR_MAC]   (390/7)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.488029 [NR_MAC]     390.17 Scheduling pucch reception in  390.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.488034 [PHY]   pack_ul_tti_request SFN/Slot:390.17
avril 09 13:40:28 [0m1712662828.488036 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.489274 [PHY]   pack_ul_tti_request SFN/Slot:390.18
avril 09 13:40:28 [0m1712662828.490461 [PHY]   pack_ul_tti_request SFN/Slot:390.19
avril 09 13:40:28 [0m1712662828.498241 [NR_MAC]   (390/17)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.500857 [NR_MAC]     391. 7 Scheduling pucch reception in  391. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.500870 [PHY]   pack_ul_tti_request SFN/Slot:391.7
avril 09 13:40:28 [0m1712662828.500873 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.512061 [NR_MAC]   (391/7)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.514602 [NR_MAC]     391.17 Scheduling pucch reception in  391.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.514616 [PHY]   pack_ul_tti_request SFN/Slot:391.17
avril 09 13:40:28 [0m1712662828.514620 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.515764 [PHY]   pack_ul_tti_request SFN/Slot:391.18
avril 09 13:40:28 [0m1712662828.517012 [PHY]   pack_ul_tti_request SFN/Slot:391.19
avril 09 13:40:28 [0m1712662828.524918 [NR_MAC]   (391/17)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.527423 [NR_MAC]     392. 7 Scheduling pucch reception in  392. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.527432 [PHY]   pack_ul_tti_request SFN/Slot:392.7
avril 09 13:40:28 [0m1712662828.527434 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.529745 [NR_MAC]     392. 8 Scheduling pucch reception in  392. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:28 [0m1712662828.529752 [PHY]   pack_ul_tti_request SFN/Slot:392.8
avril 09 13:40:28 [0m1712662828.529754 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:28 [0m1712662828.538963 [NR_MAC]   (392/7)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.541356 [NR_MAC]     392.17 Scheduling pucch reception in  392.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.541370 [PHY]   pack_ul_tti_request SFN/Slot:392.17
avril 09 13:40:28 [0m1712662828.541373 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.542487 [PHY]   pack_ul_tti_request SFN/Slot:392.18
avril 09 13:40:28 [0m1712662828.543712 [PHY]   pack_ul_tti_request SFN/Slot:392.19
avril 09 13:40:28 [0m1712662828.551135 [NR_MAC]   (392/17)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.553813 [NR_MAC]     393. 7 Scheduling pucch reception in  393. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.553819 [PHY]   pack_ul_tti_request SFN/Slot:393.7
avril 09 13:40:28 [0m1712662828.553821 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.564705 [NR_MAC]   (393/7)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.567133 [NR_MAC]     393.17 Scheduling pucch reception in  393.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.567142 [PHY]   pack_ul_tti_request SFN/Slot:393.17
avril 09 13:40:28 [0m1712662828.567145 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.568181 [PHY]   pack_ul_tti_request SFN/Slot:393.18
avril 09 13:40:28 [0m1712662828.569589 [PHY]   pack_ul_tti_request SFN/Slot:393.19
avril 09 13:40:28 [0m1712662828.577016 [NR_MAC]   (393/17)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.579490 [NR_MAC]     394. 7 Scheduling pucch reception in  394. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.579497 [PHY]   pack_ul_tti_request SFN/Slot:394.7
avril 09 13:40:28 [0m1712662828.579500 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.590528 [NR_MAC]   (394/7)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.592888 [NR_MAC]     394.17 Scheduling pucch reception in  394.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.592896 [PHY]   pack_ul_tti_request SFN/Slot:394.17
avril 09 13:40:28 [0m1712662828.592899 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.593944 [PHY]   pack_ul_tti_request SFN/Slot:394.18
avril 09 13:40:28 [0m1712662828.595072 [PHY]   pack_ul_tti_request SFN/Slot:394.19
avril 09 13:40:28 [0m1712662828.596273 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 395/0 
avril 09 13:40:28 [0m1712662828.602954 [NR_MAC]   (394/17)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.605273 [NR_MAC]   pucch_acknack  395. 7 Scheduling pucch reception in  395. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.605308 [PHY]   pack_ul_tti_request SFN/Slot:395.7
avril 09 13:40:28 [0m1712662828.605328 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.616539 [NR_MAC]   (395/7)uci_01->pduBitmap:3
avril 09 13:40:28 [0m1712662828.618987 [NR_MAC]     395.17 Scheduling pucch reception in  395.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.619002 [PHY]   pack_ul_tti_request SFN/Slot:395.17
avril 09 13:40:28 [0m1712662828.619004 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.620127 [PHY]   pack_ul_tti_request SFN/Slot:395.18
avril 09 13:40:28 [0m1712662828.621270 [PHY]   pack_ul_tti_request SFN/Slot:395.19
avril 09 13:40:28 [0m1712662828.629135 [NR_MAC]   (395/17)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.631619 [NR_MAC]     396. 7 Scheduling pucch reception in  396. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.631627 [PHY]   pack_ul_tti_request SFN/Slot:396.7
avril 09 13:40:28 [0m1712662828.631630 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.642907 [NR_MAC]   (396/7)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.645136 [NR_MAC]     396.17 Scheduling pucch reception in  396.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.645142 [PHY]   pack_ul_tti_request SFN/Slot:396.17
avril 09 13:40:28 [0m1712662828.645145 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.646293 [PHY]   pack_ul_tti_request SFN/Slot:396.18
avril 09 13:40:28 [0m1712662828.647501 [PHY]   pack_ul_tti_request SFN/Slot:396.19
avril 09 13:40:28 [0m1712662828.655118 [NR_MAC]   (396/17)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.657865 [NR_MAC]     397. 7 Scheduling pucch reception in  397. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.657876 [PHY]   pack_ul_tti_request SFN/Slot:397.7
avril 09 13:40:28 [0m1712662828.657879 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.669021 [NR_MAC]   (397/7)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.671438 [NR_MAC]     397.17 Scheduling pucch reception in  397.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.671472 [PHY]   pack_ul_tti_request SFN/Slot:397.17
avril 09 13:40:28 [0m1712662828.671484 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.672838 [PHY]   pack_ul_tti_request SFN/Slot:397.18
avril 09 13:40:28 [0m1712662828.673935 [PHY]   pack_ul_tti_request SFN/Slot:397.19
avril 09 13:40:28 [0m1712662828.681762 [NR_MAC]   (397/17)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.684349 [NR_MAC]     398. 7 Scheduling pucch reception in  398. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.684361 [PHY]   pack_ul_tti_request SFN/Slot:398.7
avril 09 13:40:28 [0m1712662828.684365 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.695730 [NR_MAC]   (398/7)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.698060 [NR_MAC]     398.17 Scheduling pucch reception in  398.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.698071 [PHY]   pack_ul_tti_request SFN/Slot:398.17
avril 09 13:40:28 [0m1712662828.698075 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.699159 [PHY]   pack_ul_tti_request SFN/Slot:398.18
avril 09 13:40:28 [0m1712662828.700494 [PHY]   pack_ul_tti_request SFN/Slot:398.19
avril 09 13:40:28 [0m1712662828.708138 [NR_MAC]   (398/17)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.710685 [NR_MAC]     399. 7 Scheduling pucch reception in  399. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.710721 [PHY]   pack_ul_tti_request SFN/Slot:399.7
avril 09 13:40:28 [0m1712662828.710740 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.721964 [NR_MAC]   (399/7)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.724211 [NR_MAC]     399.17 Scheduling pucch reception in  399.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.724216 [PHY]   pack_ul_tti_request SFN/Slot:399.17
avril 09 13:40:28 [0m1712662828.724218 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.725568 [PHY]   pack_ul_tti_request SFN/Slot:399.18
avril 09 13:40:28 [0m1712662828.726863 [PHY]   pack_ul_tti_request SFN/Slot:399.19
avril 09 13:40:28 [0m1712662828.734827 [NR_MAC]   (399/17)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.737138 [NR_MAC]     400. 7 Scheduling pucch reception in  400. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.737147 [PHY]   pack_ul_tti_request SFN/Slot:400.7
avril 09 13:40:28 [0m1712662828.737149 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.739221 [NR_MAC]     400. 8 Scheduling pucch reception in  400. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:28 [0m1712662828.739226 [PHY]   pack_ul_tti_request SFN/Slot:400.8
avril 09 13:40:28 [0m1712662828.739227 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:28 [0m1712662828.748827 [NR_MAC]   (400/7)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.751101 [NR_MAC]     400.17 Scheduling pucch reception in  400.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.751110 [PHY]   pack_ul_tti_request SFN/Slot:400.17
avril 09 13:40:28 [0m1712662828.751112 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.752216 [PHY]   pack_ul_tti_request SFN/Slot:400.18
avril 09 13:40:28 [0m1712662828.753538 [PHY]   pack_ul_tti_request SFN/Slot:400.19
avril 09 13:40:28 [0m1712662828.761668 [NR_MAC]   (400/17)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.764114 [NR_MAC]     401. 7 Scheduling pucch reception in  401. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.764122 [PHY]   pack_ul_tti_request SFN/Slot:401.7
avril 09 13:40:28 [0m1712662828.764125 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.775635 [NR_MAC]   (401/7)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.778004 [NR_MAC]     401.17 Scheduling pucch reception in  401.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.778012 [PHY]   pack_ul_tti_request SFN/Slot:401.17
avril 09 13:40:28 [0m1712662828.778015 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.779088 [PHY]   pack_ul_tti_request SFN/Slot:401.18
avril 09 13:40:28 [0m1712662828.780326 [PHY]   pack_ul_tti_request SFN/Slot:401.19
avril 09 13:40:28 [0m1712662828.788431 [NR_MAC]   (401/17)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.791004 [NR_MAC]     402. 7 Scheduling pucch reception in  402. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.791011 [PHY]   pack_ul_tti_request SFN/Slot:402.7
avril 09 13:40:28 [0m1712662828.791013 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.802554 [NR_MAC]   (402/7)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.804957 [NR_MAC]     402.17 Scheduling pucch reception in  402.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.804963 [PHY]   pack_ul_tti_request SFN/Slot:402.17
avril 09 13:40:28 [0m1712662828.804965 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.806107 [PHY]   pack_ul_tti_request SFN/Slot:402.18
avril 09 13:40:28 [0m1712662828.807358 [PHY]   pack_ul_tti_request SFN/Slot:402.19
avril 09 13:40:28 [0m1712662828.815525 [NR_MAC]   (402/17)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.817894 [NR_MAC]     403. 7 Scheduling pucch reception in  403. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.817900 [PHY]   pack_ul_tti_request SFN/Slot:403.7
avril 09 13:40:28 [0m1712662828.817903 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.829219 [NR_MAC]   (403/7)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.831626 [NR_MAC]     403.17 Scheduling pucch reception in  403.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.831636 [PHY]   pack_ul_tti_request SFN/Slot:403.17
avril 09 13:40:28 [0m1712662828.831639 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.832860 [PHY]   pack_ul_tti_request SFN/Slot:403.18
avril 09 13:40:28 [0m1712662828.834086 [PHY]   pack_ul_tti_request SFN/Slot:403.19
avril 09 13:40:28 [0m1712662828.842163 [NR_MAC]   (403/17)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.844899 [NR_MAC]     404. 7 Scheduling pucch reception in  404. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.844907 [PHY]   pack_ul_tti_request SFN/Slot:404.7
avril 09 13:40:28 [0m1712662828.844910 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.856501 [NR_MAC]   (404/7)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.858909 [NR_MAC]     404.17 Scheduling pucch reception in  404.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.858914 [PHY]   pack_ul_tti_request SFN/Slot:404.17
avril 09 13:40:28 [0m1712662828.858916 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.859998 [PHY]   pack_ul_tti_request SFN/Slot:404.18
avril 09 13:40:28 [0m1712662828.861232 [PHY]   pack_ul_tti_request SFN/Slot:404.19
avril 09 13:40:28 [0m1712662828.862591 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 405/0 
avril 09 13:40:28 [0m1712662828.869088 [NR_MAC]   (404/17)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.871723 [NR_MAC]   pucch_acknack  405. 7 Scheduling pucch reception in  405. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.871763 [PHY]   pack_ul_tti_request SFN/Slot:405.7
avril 09 13:40:28 [0m1712662828.871795 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.882996 [NR_MAC]   (405/7)uci_01->pduBitmap:3
avril 09 13:40:28 [0m1712662828.885483 [NR_MAC]     405.17 Scheduling pucch reception in  405.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.885510 [PHY]   pack_ul_tti_request SFN/Slot:405.17
avril 09 13:40:28 [0m1712662828.885522 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.886812 [PHY]   pack_ul_tti_request SFN/Slot:405.18
avril 09 13:40:28 [0m1712662828.887874 [PHY]   pack_ul_tti_request SFN/Slot:405.19
avril 09 13:40:28 [0m1712662828.895828 [NR_MAC]   (405/17)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.898205 [NR_MAC]     406. 7 Scheduling pucch reception in  406. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.898214 [PHY]   pack_ul_tti_request SFN/Slot:406.7
avril 09 13:40:28 [0m1712662828.898217 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.909835 [NR_MAC]   (406/7)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.912135 [NR_MAC]     406.17 Scheduling pucch reception in  406.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.912140 [PHY]   pack_ul_tti_request SFN/Slot:406.17
avril 09 13:40:28 [0m1712662828.912142 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.913345 [PHY]   pack_ul_tti_request SFN/Slot:406.18
avril 09 13:40:28 [0m1712662828.914626 [PHY]   pack_ul_tti_request SFN/Slot:406.19
avril 09 13:40:28 [0m1712662828.922507 [NR_MAC]   (406/17)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.924970 [NR_MAC]     407. 7 Scheduling pucch reception in  407. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.924976 [PHY]   pack_ul_tti_request SFN/Slot:407.7
avril 09 13:40:28 [0m1712662828.924978 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.936104 [NR_MAC]   (407/7)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.938746 [NR_MAC]     407.17 Scheduling pucch reception in  407.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.938751 [PHY]   pack_ul_tti_request SFN/Slot:407.17
avril 09 13:40:28 [0m1712662828.938752 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.939892 [PHY]   pack_ul_tti_request SFN/Slot:407.18
avril 09 13:40:28 [0m1712662828.941223 [PHY]   pack_ul_tti_request SFN/Slot:407.19
avril 09 13:40:28 [0m1712662828.948992 [NR_MAC]   (407/17)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.951669 [NR_MAC]     408. 7 Scheduling pucch reception in  408. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.951676 [PHY]   pack_ul_tti_request SFN/Slot:408.7
avril 09 13:40:28 [0m1712662828.951678 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.953796 [NR_MAC]     408. 8 Scheduling pucch reception in  408. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:28 [0m1712662828.953801 [PHY]   pack_ul_tti_request SFN/Slot:408.8
avril 09 13:40:28 [0m1712662828.953801 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:28 [0m1712662828.963300 [NR_MAC]   (408/7)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.965658 [NR_MAC]     408.17 Scheduling pucch reception in  408.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.965668 [PHY]   pack_ul_tti_request SFN/Slot:408.17
avril 09 13:40:28 [0m1712662828.965670 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.966805 [PHY]   pack_ul_tti_request SFN/Slot:408.18
avril 09 13:40:28 [0m1712662828.967991 [PHY]   pack_ul_tti_request SFN/Slot:408.19
avril 09 13:40:28 [0m1712662828.975848 [NR_MAC]   (408/17)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.977997 [NR_MAC]     409. 7 Scheduling pucch reception in  409. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.978003 [PHY]   pack_ul_tti_request SFN/Slot:409.7
avril 09 13:40:28 [0m1712662828.978005 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.989605 [NR_MAC]   (409/7)uci_01->pduBitmap:1
avril 09 13:40:28 [0m1712662828.991891 [NR_MAC]     409.17 Scheduling pucch reception in  409.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:28 [0m1712662828.991896 [PHY]   pack_ul_tti_request SFN/Slot:409.17
avril 09 13:40:28 [0m1712662828.991899 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:28 [0m1712662828.993110 [PHY]   pack_ul_tti_request SFN/Slot:409.18
avril 09 13:40:28 [0m1712662828.994191 [PHY]   pack_ul_tti_request SFN/Slot:409.19
avril 09 13:40:28 [0m1712662829.002220 [NR_MAC]   (409/17)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.004867 [NR_MAC]     410. 7 Scheduling pucch reception in  410. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.004907 [PHY]   pack_ul_tti_request SFN/Slot:410.7
avril 09 13:40:29 [0m1712662829.004910 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.016016 [NR_MAC]   (410/7)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.018675 [NR_MAC]     410.17 Scheduling pucch reception in  410.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.018705 [PHY]   pack_ul_tti_request SFN/Slot:410.17
avril 09 13:40:29 [0m1712662829.018717 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.019921 [PHY]   pack_ul_tti_request SFN/Slot:410.18
avril 09 13:40:29 [0m1712662829.021093 [PHY]   pack_ul_tti_request SFN/Slot:410.19
avril 09 13:40:29 [0m1712662829.029233 [NR_MAC]   (410/17)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.031770 [NR_MAC]     411. 7 Scheduling pucch reception in  411. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.031786 [PHY]   pack_ul_tti_request SFN/Slot:411.7
avril 09 13:40:29 [0m1712662829.031789 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.043474 [NR_MAC]   (411/7)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.046014 [NR_MAC]     411.17 Scheduling pucch reception in  411.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.046049 [PHY]   pack_ul_tti_request SFN/Slot:411.17
avril 09 13:40:29 [0m1712662829.046052 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.047053 [PHY]   pack_ul_tti_request SFN/Slot:411.18
avril 09 13:40:29 [0m1712662829.048260 [PHY]   pack_ul_tti_request SFN/Slot:411.19
avril 09 13:40:29 [0m1712662829.056266 [NR_MAC]   (411/17)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.058827 [NR_MAC]     412. 7 Scheduling pucch reception in  412. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.058833 [PHY]   pack_ul_tti_request SFN/Slot:412.7
avril 09 13:40:29 [0m1712662829.058836 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.070183 [NR_MAC]   (412/7)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.072937 [NR_MAC]     412.17 Scheduling pucch reception in  412.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.072943 [PHY]   pack_ul_tti_request SFN/Slot:412.17
avril 09 13:40:29 [0m1712662829.072945 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.074196 [PHY]   pack_ul_tti_request SFN/Slot:412.18
avril 09 13:40:29 [0m1712662829.075406 [PHY]   pack_ul_tti_request SFN/Slot:412.19
avril 09 13:40:29 [0m1712662829.083397 [NR_MAC]   (412/17)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.085910 [NR_MAC]     413. 7 Scheduling pucch reception in  413. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.085918 [PHY]   pack_ul_tti_request SFN/Slot:413.7
avril 09 13:40:29 [0m1712662829.085922 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.097465 [NR_MAC]   (413/7)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.099979 [NR_MAC]     413.17 Scheduling pucch reception in  413.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.099986 [PHY]   pack_ul_tti_request SFN/Slot:413.17
avril 09 13:40:29 [0m1712662829.099989 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.101245 [PHY]   pack_ul_tti_request SFN/Slot:413.18
avril 09 13:40:29 [0m1712662829.102500 [PHY]   pack_ul_tti_request SFN/Slot:413.19
avril 09 13:40:29 [0m1712662829.110310 [NR_MAC]   (413/17)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.112888 [NR_MAC]     414. 7 Scheduling pucch reception in  414. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.112935 [PHY]   pack_ul_tti_request SFN/Slot:414.7
avril 09 13:40:29 [0m1712662829.112957 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.124037 [NR_MAC]   (414/7)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.126439 [NR_MAC]     414.17 Scheduling pucch reception in  414.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.126481 [PHY]   pack_ul_tti_request SFN/Slot:414.17
avril 09 13:40:29 [0m1712662829.126483 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.127629 [PHY]   pack_ul_tti_request SFN/Slot:414.18
avril 09 13:40:29 [0m1712662829.128780 [PHY]   pack_ul_tti_request SFN/Slot:414.19
avril 09 13:40:29 [0m1712662829.130037 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 415/0 
avril 09 13:40:29 [0m1712662829.136951 [NR_MAC]   (414/17)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.139392 [NR_MAC]   pucch_acknack  415. 7 Scheduling pucch reception in  415. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.139414 [PHY]   pack_ul_tti_request SFN/Slot:415.7
avril 09 13:40:29 [0m1712662829.139416 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.150970 [NR_MAC]   (415/7)uci_01->pduBitmap:3
avril 09 13:40:29 [0m1712662829.153484 [NR_MAC]     415.17 Scheduling pucch reception in  415.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.153492 [PHY]   pack_ul_tti_request SFN/Slot:415.17
avril 09 13:40:29 [0m1712662829.153495 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.154731 [PHY]   pack_ul_tti_request SFN/Slot:415.18
avril 09 13:40:29 [0m1712662829.155954 [PHY]   pack_ul_tti_request SFN/Slot:415.19
avril 09 13:40:29 [0m1712662829.163943 [NR_MAC]   (415/17)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.166593 [NR_MAC]     416. 7 Scheduling pucch reception in  416. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.166602 [PHY]   pack_ul_tti_request SFN/Slot:416.7
avril 09 13:40:29 [0m1712662829.166604 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.168906 [NR_MAC]     416. 8 Scheduling pucch reception in  416. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:29 [0m1712662829.168923 [PHY]   pack_ul_tti_request SFN/Slot:416.8
avril 09 13:40:29 [0m1712662829.168924 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:29 [0m1712662829.178187 [NR_MAC]   (416/7)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.180601 [NR_MAC]     416.17 Scheduling pucch reception in  416.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.180606 [PHY]   pack_ul_tti_request SFN/Slot:416.17
avril 09 13:40:29 [0m1712662829.180608 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.181884 [PHY]   pack_ul_tti_request SFN/Slot:416.18
avril 09 13:40:29 [0m1712662829.183093 [PHY]   pack_ul_tti_request SFN/Slot:416.19
avril 09 13:40:29 [0m1712662829.190992 [NR_MAC]   (416/17)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.193672 [NR_MAC]     417. 7 Scheduling pucch reception in  417. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.193696 [PHY]   pack_ul_tti_request SFN/Slot:417.7
avril 09 13:40:29 [0m1712662829.193699 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.205156 [NR_MAC]   (417/7)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.207786 [NR_MAC]     417.17 Scheduling pucch reception in  417.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.207796 [PHY]   pack_ul_tti_request SFN/Slot:417.17
avril 09 13:40:29 [0m1712662829.207799 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.208969 [PHY]   pack_ul_tti_request SFN/Slot:417.18
avril 09 13:40:29 [0m1712662829.210164 [PHY]   pack_ul_tti_request SFN/Slot:417.19
avril 09 13:40:29 [0m1712662829.218234 [NR_MAC]   (417/17)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.220961 [NR_MAC]     418. 7 Scheduling pucch reception in  418. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.220967 [PHY]   pack_ul_tti_request SFN/Slot:418.7
avril 09 13:40:29 [0m1712662829.220969 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.232916 [NR_MAC]   (418/7)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.235171 [NR_MAC]     418.17 Scheduling pucch reception in  418.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.235209 [PHY]   pack_ul_tti_request SFN/Slot:418.17
avril 09 13:40:29 [0m1712662829.235211 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.236478 [PHY]   pack_ul_tti_request SFN/Slot:418.18
avril 09 13:40:29 [0m1712662829.237698 [PHY]   pack_ul_tti_request SFN/Slot:418.19
avril 09 13:40:29 [0m1712662829.245892 [NR_MAC]   (418/17)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.248161 [NR_MAC]     419. 7 Scheduling pucch reception in  419. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.248175 [PHY]   pack_ul_tti_request SFN/Slot:419.7
avril 09 13:40:29 [0m1712662829.248177 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.259973 [NR_MAC]   (419/7)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.262360 [NR_MAC]     419.17 Scheduling pucch reception in  419.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.262368 [PHY]   pack_ul_tti_request SFN/Slot:419.17
avril 09 13:40:29 [0m1712662829.262371 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.263544 [PHY]   pack_ul_tti_request SFN/Slot:419.18
avril 09 13:40:29 [0m1712662829.264830 [PHY]   pack_ul_tti_request SFN/Slot:419.19
avril 09 13:40:29 [0m1712662829.272845 [NR_MAC]   (419/17)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.275267 [NR_MAC]     420. 7 Scheduling pucch reception in  420. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.275315 [PHY]   pack_ul_tti_request SFN/Slot:420.7
avril 09 13:40:29 [0m1712662829.275333 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.286762 [NR_MAC]   (420/7)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.289039 [NR_MAC]     420.17 Scheduling pucch reception in  420.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.289048 [PHY]   pack_ul_tti_request SFN/Slot:420.17
avril 09 13:40:29 [0m1712662829.289050 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.290414 [PHY]   pack_ul_tti_request SFN/Slot:420.18
avril 09 13:40:29 [0m1712662829.291639 [PHY]   pack_ul_tti_request SFN/Slot:420.19
avril 09 13:40:29 [0m1712662829.299615 [NR_MAC]   (420/17)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.302147 [NR_MAC]     421. 7 Scheduling pucch reception in  421. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.302205 [PHY]   pack_ul_tti_request SFN/Slot:421.7
avril 09 13:40:29 [0m1712662829.302226 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.313453 [NR_MAC]   (421/7)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.315844 [NR_MAC]     421.17 Scheduling pucch reception in  421.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.315858 [PHY]   pack_ul_tti_request SFN/Slot:421.17
avril 09 13:40:29 [0m1712662829.315860 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.316994 [PHY]   pack_ul_tti_request SFN/Slot:421.18
avril 09 13:40:29 [0m1712662829.318281 [PHY]   pack_ul_tti_request SFN/Slot:421.19
avril 09 13:40:29 [0m1712662829.326067 [NR_MAC]   (421/17)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.328783 [NR_MAC]     422. 7 Scheduling pucch reception in  422. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.328818 [PHY]   pack_ul_tti_request SFN/Slot:422.7
avril 09 13:40:29 [0m1712662829.328835 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.340192 [NR_MAC]   (422/7)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.342754 [NR_MAC]     422.17 Scheduling pucch reception in  422.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.342778 [PHY]   pack_ul_tti_request SFN/Slot:422.17
avril 09 13:40:29 [0m1712662829.342780 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.343881 [PHY]   pack_ul_tti_request SFN/Slot:422.18
avril 09 13:40:29 [0m1712662829.345101 [PHY]   pack_ul_tti_request SFN/Slot:422.19
avril 09 13:40:29 [0m1712662829.353085 [NR_MAC]   (422/17)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.354499 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 423/6 
avril 09 13:40:29 [0m1712662829.355799 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 423/7 
avril 09 13:40:29 [0m1712662829.355806 [NR_MAC]     423. 7 Scheduling pucch reception in  423. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.355827 [PHY]   pack_ul_tti_request SFN/Slot:423.7
avril 09 13:40:29 [0m1712662829.355831 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.367080 [NR_MAC]   (423/7)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.369527 [NR_MAC]   pucch_acknack  423.17 Scheduling pucch reception in  423.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.369535 [PHY]   pack_ul_tti_request SFN/Slot:423.17
avril 09 13:40:29 [0m1712662829.369538 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.370812 [PHY]   pack_ul_tti_request SFN/Slot:423.18
avril 09 13:40:29 [0m1712662829.371995 [PHY]   pack_ul_tti_request SFN/Slot:423.19
avril 09 13:40:29 [0m1712662829.379717 [NR_MAC]   (423/17)uci_01->pduBitmap:3
avril 09 13:40:29 [0m1712662829.382146 [NR_MAC]     424. 7 Scheduling pucch reception in  424. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.382157 [PHY]   pack_ul_tti_request SFN/Slot:424.7
avril 09 13:40:29 [0m1712662829.382161 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.384181 [NR_MAC]     424. 8 Scheduling pucch reception in  424. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:29 [0m1712662829.384186 [PHY]   pack_ul_tti_request SFN/Slot:424.8
avril 09 13:40:29 [0m1712662829.384188 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:29 [0m1712662829.393674 [NR_MAC]   (424/7)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.395980 [NR_MAC]     424.17 Scheduling pucch reception in  424.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.395987 [PHY]   pack_ul_tti_request SFN/Slot:424.17
avril 09 13:40:29 [0m1712662829.395991 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.397123 [PHY]   pack_ul_tti_request SFN/Slot:424.18
avril 09 13:40:29 [0m1712662829.398474 [PHY]   pack_ul_tti_request SFN/Slot:424.19
avril 09 13:40:29 [0m1712662829.399625 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 425/0 
avril 09 13:40:29 [0m1712662829.406495 [NR_MAC]   (424/17)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.408965 [NR_MAC]   pucch_acknack  425. 7 Scheduling pucch reception in  425. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.408976 [PHY]   pack_ul_tti_request SFN/Slot:425.7
avril 09 13:40:29 [0m1712662829.408980 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.420359 [NR_MAC]   (425/7)uci_01->pduBitmap:3
avril 09 13:40:29 [0m1712662829.422943 [NR_MAC]     425.17 Scheduling pucch reception in  425.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.422960 [PHY]   pack_ul_tti_request SFN/Slot:425.17
avril 09 13:40:29 [0m1712662829.422964 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.424074 [PHY]   pack_ul_tti_request SFN/Slot:425.18
avril 09 13:40:29 [0m1712662829.425198 [PHY]   pack_ul_tti_request SFN/Slot:425.19
avril 09 13:40:29 [0m1712662829.433133 [NR_MAC]   (425/17)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.435518 [NR_MAC]     426. 7 Scheduling pucch reception in  426. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.435527 [PHY]   pack_ul_tti_request SFN/Slot:426.7
avril 09 13:40:29 [0m1712662829.435529 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.446981 [NR_MAC]   (426/7)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.449323 [NR_MAC]     426.17 Scheduling pucch reception in  426.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.449332 [PHY]   pack_ul_tti_request SFN/Slot:426.17
avril 09 13:40:29 [0m1712662829.449333 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.450594 [PHY]   pack_ul_tti_request SFN/Slot:426.18
avril 09 13:40:29 [0m1712662829.451882 [PHY]   pack_ul_tti_request SFN/Slot:426.19
avril 09 13:40:29 [0m1712662829.459860 [NR_MAC]   (426/17)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.462084 [NR_MAC]     427. 7 Scheduling pucch reception in  427. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.462089 [PHY]   pack_ul_tti_request SFN/Slot:427.7
avril 09 13:40:29 [0m1712662829.462092 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.473324 [NR_MAC]   (427/7)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.475970 [NR_MAC]     427.17 Scheduling pucch reception in  427.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.475977 [PHY]   pack_ul_tti_request SFN/Slot:427.17
avril 09 13:40:29 [0m1712662829.475979 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.477083 [PHY]   pack_ul_tti_request SFN/Slot:427.18
avril 09 13:40:29 [0m1712662829.478247 [PHY]   pack_ul_tti_request SFN/Slot:427.19
avril 09 13:40:29 [0m1712662829.485987 [NR_MAC]   (427/17)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.488309 [NR_MAC]     428. 7 Scheduling pucch reception in  428. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.488316 [PHY]   pack_ul_tti_request SFN/Slot:428.7
avril 09 13:40:29 [0m1712662829.488319 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.499813 [NR_MAC]   (428/7)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.502180 [NR_MAC]     428.17 Scheduling pucch reception in  428.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.502189 [PHY]   pack_ul_tti_request SFN/Slot:428.17
avril 09 13:40:29 [0m1712662829.502192 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.503341 [PHY]   pack_ul_tti_request SFN/Slot:428.18
avril 09 13:40:29 [0m1712662829.504723 [PHY]   pack_ul_tti_request SFN/Slot:428.19
avril 09 13:40:29 [0m1712662829.512959 [NR_MAC]   (428/17)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.515407 [NR_MAC]     429. 7 Scheduling pucch reception in  429. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.515418 [PHY]   pack_ul_tti_request SFN/Slot:429.7
avril 09 13:40:29 [0m1712662829.515421 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.526848 [NR_MAC]   (429/7)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.529170 [NR_MAC]     429.17 Scheduling pucch reception in  429.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.529177 [PHY]   pack_ul_tti_request SFN/Slot:429.17
avril 09 13:40:29 [0m1712662829.529179 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.530354 [PHY]   pack_ul_tti_request SFN/Slot:429.18
avril 09 13:40:29 [0m1712662829.531557 [PHY]   pack_ul_tti_request SFN/Slot:429.19
avril 09 13:40:29 [0m1712662829.539618 [NR_MAC]   (429/17)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.542010 [NR_MAC]     430. 7 Scheduling pucch reception in  430. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.542018 [PHY]   pack_ul_tti_request SFN/Slot:430.7
avril 09 13:40:29 [0m1712662829.542021 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.553197 [NR_MAC]   (430/7)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.555876 [NR_MAC]     430.17 Scheduling pucch reception in  430.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.555886 [PHY]   pack_ul_tti_request SFN/Slot:430.17
avril 09 13:40:29 [0m1712662829.555889 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.556959 [PHY]   pack_ul_tti_request SFN/Slot:430.18
avril 09 13:40:29 [0m1712662829.558107 [PHY]   pack_ul_tti_request SFN/Slot:430.19
avril 09 13:40:29 [0m1712662829.566039 [NR_MAC]   (430/17)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.568680 [NR_MAC]     431. 7 Scheduling pucch reception in  431. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.568690 [PHY]   pack_ul_tti_request SFN/Slot:431.7
avril 09 13:40:29 [0m1712662829.568694 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.580162 [NR_MAC]   (431/7)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.582574 [NR_MAC]     431.17 Scheduling pucch reception in  431.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.582608 [PHY]   pack_ul_tti_request SFN/Slot:431.17
avril 09 13:40:29 [0m1712662829.582610 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.583836 [PHY]   pack_ul_tti_request SFN/Slot:431.18
avril 09 13:40:29 [0m1712662829.584977 [PHY]   pack_ul_tti_request SFN/Slot:431.19
avril 09 13:40:29 [0m1712662829.593032 [NR_MAC]   (431/17)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.595498 [NR_MAC]     432. 7 Scheduling pucch reception in  432. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.595521 [PHY]   pack_ul_tti_request SFN/Slot:432.7
avril 09 13:40:29 [0m1712662829.595523 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.597430 [NR_MAC]     432. 8 Scheduling pucch reception in  432. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:29 [0m1712662829.597435 [PHY]   pack_ul_tti_request SFN/Slot:432.8
avril 09 13:40:29 [0m1712662829.597436 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:29 [0m1712662829.606622 [NR_MAC]   (432/7)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.609087 [NR_MAC]     432.17 Scheduling pucch reception in  432.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.609126 [PHY]   pack_ul_tti_request SFN/Slot:432.17
avril 09 13:40:29 [0m1712662829.609137 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.610320 [PHY]   pack_ul_tti_request SFN/Slot:432.18
avril 09 13:40:29 [0m1712662829.611562 [PHY]   pack_ul_tti_request SFN/Slot:432.19
avril 09 13:40:29 [0m1712662829.619370 [NR_MAC]   (432/17)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.621818 [NR_MAC]     433. 7 Scheduling pucch reception in  433. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.621824 [PHY]   pack_ul_tti_request SFN/Slot:433.7
avril 09 13:40:29 [0m1712662829.621826 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.633125 [NR_MAC]   (433/7)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.635803 [NR_MAC]     433.17 Scheduling pucch reception in  433.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.635811 [PHY]   pack_ul_tti_request SFN/Slot:433.17
avril 09 13:40:29 [0m1712662829.635813 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.636909 [PHY]   pack_ul_tti_request SFN/Slot:433.18
avril 09 13:40:29 [0m1712662829.638128 [PHY]   pack_ul_tti_request SFN/Slot:433.19
avril 09 13:40:29 [0m1712662829.645916 [NR_MAC]   (433/17)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.648474 [NR_MAC]     434. 7 Scheduling pucch reception in  434. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.648484 [PHY]   pack_ul_tti_request SFN/Slot:434.7
avril 09 13:40:29 [0m1712662829.648487 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.659940 [NR_MAC]   (434/7)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.662408 [NR_MAC]     434.17 Scheduling pucch reception in  434.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.662415 [PHY]   pack_ul_tti_request SFN/Slot:434.17
avril 09 13:40:29 [0m1712662829.662418 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.663458 [PHY]   pack_ul_tti_request SFN/Slot:434.18
avril 09 13:40:29 [0m1712662829.664647 [PHY]   pack_ul_tti_request SFN/Slot:434.19
avril 09 13:40:29 [0m1712662829.665866 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 435/0 
avril 09 13:40:29 [0m1712662829.672628 [NR_MAC]   (434/17)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.674885 [NR_MAC]   pucch_acknack  435. 7 Scheduling pucch reception in  435. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.674891 [PHY]   pack_ul_tti_request SFN/Slot:435.7
avril 09 13:40:29 [0m1712662829.674894 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.686077 [NR_MAC]   (435/7)uci_01->pduBitmap:3
avril 09 13:40:29 [0m1712662829.688728 [NR_MAC]     435.17 Scheduling pucch reception in  435.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.688753 [PHY]   pack_ul_tti_request SFN/Slot:435.17
avril 09 13:40:29 [0m1712662829.688755 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.689879 [PHY]   pack_ul_tti_request SFN/Slot:435.18
avril 09 13:40:29 [0m1712662829.691119 [PHY]   pack_ul_tti_request SFN/Slot:435.19
avril 09 13:40:29 [0m1712662829.699018 [NR_MAC]   (435/17)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.701463 [NR_MAC]     436. 7 Scheduling pucch reception in  436. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.701479 [PHY]   pack_ul_tti_request SFN/Slot:436.7
avril 09 13:40:29 [0m1712662829.701481 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.713079 [NR_MAC]   (436/7)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.715625 [NR_MAC]     436.17 Scheduling pucch reception in  436.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.715646 [PHY]   pack_ul_tti_request SFN/Slot:436.17
avril 09 13:40:29 [0m1712662829.715650 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.716863 [PHY]   pack_ul_tti_request SFN/Slot:436.18
avril 09 13:40:29 [0m1712662829.718045 [PHY]   pack_ul_tti_request SFN/Slot:436.19
avril 09 13:40:29 [0m1712662829.726120 [NR_MAC]   (436/17)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.728746 [NR_MAC]     437. 7 Scheduling pucch reception in  437. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.728758 [PHY]   pack_ul_tti_request SFN/Slot:437.7
avril 09 13:40:29 [0m1712662829.728760 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.739987 [NR_MAC]   (437/7)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.742579 [NR_MAC]     437.17 Scheduling pucch reception in  437.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.742588 [PHY]   pack_ul_tti_request SFN/Slot:437.17
avril 09 13:40:29 [0m1712662829.742591 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.743734 [PHY]   pack_ul_tti_request SFN/Slot:437.18
avril 09 13:40:29 [0m1712662829.745057 [PHY]   pack_ul_tti_request SFN/Slot:437.19
avril 09 13:40:29 [0m1712662829.753123 [NR_MAC]   (437/17)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.755848 [NR_MAC]     438. 7 Scheduling pucch reception in  438. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.755871 [PHY]   pack_ul_tti_request SFN/Slot:438.7
avril 09 13:40:29 [0m1712662829.755874 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.766927 [NR_MAC]   (438/7)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.769406 [NR_MAC]     438.17 Scheduling pucch reception in  438.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.769416 [PHY]   pack_ul_tti_request SFN/Slot:438.17
avril 09 13:40:29 [0m1712662829.769419 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.770699 [PHY]   pack_ul_tti_request SFN/Slot:438.18
avril 09 13:40:29 [0m1712662829.771939 [PHY]   pack_ul_tti_request SFN/Slot:438.19
avril 09 13:40:29 [0m1712662829.779726 [NR_MAC]   (438/17)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.782061 [NR_MAC]     439. 7 Scheduling pucch reception in  439. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.782073 [PHY]   pack_ul_tti_request SFN/Slot:439.7
avril 09 13:40:29 [0m1712662829.782077 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.793456 [NR_MAC]   (439/7)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.795970 [NR_MAC]     439.17 Scheduling pucch reception in  439.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.795983 [PHY]   pack_ul_tti_request SFN/Slot:439.17
avril 09 13:40:29 [0m1712662829.795986 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.797303 [PHY]   pack_ul_tti_request SFN/Slot:439.18
avril 09 13:40:29 [0m1712662829.798743 [PHY]   pack_ul_tti_request SFN/Slot:439.19
avril 09 13:40:29 [0m1712662829.806524 [NR_MAC]   (439/17)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.809078 [NR_MAC]     440. 7 Scheduling pucch reception in  440. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.809086 [PHY]   pack_ul_tti_request SFN/Slot:440.7
avril 09 13:40:29 [0m1712662829.809088 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.811054 [NR_MAC]     440. 8 Scheduling pucch reception in  440. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:29 [0m1712662829.811058 [PHY]   pack_ul_tti_request SFN/Slot:440.8
avril 09 13:40:29 [0m1712662829.811059 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:29 [0m1712662829.820116 [NR_MAC]   (440/7)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.822662 [NR_MAC]     440.17 Scheduling pucch reception in  440.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.822672 [PHY]   pack_ul_tti_request SFN/Slot:440.17
avril 09 13:40:29 [0m1712662829.822674 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.823850 [PHY]   pack_ul_tti_request SFN/Slot:440.18
avril 09 13:40:29 [0m1712662829.824970 [PHY]   pack_ul_tti_request SFN/Slot:440.19
avril 09 13:40:29 [0m1712662829.833314 [NR_MAC]   (440/17)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.835902 [NR_MAC]     441. 7 Scheduling pucch reception in  441. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.835907 [PHY]   pack_ul_tti_request SFN/Slot:441.7
avril 09 13:40:29 [0m1712662829.835909 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.847190 [NR_MAC]   (441/7)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.849855 [NR_MAC]     441.17 Scheduling pucch reception in  441.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.849863 [PHY]   pack_ul_tti_request SFN/Slot:441.17
avril 09 13:40:29 [0m1712662829.849864 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.851119 [PHY]   pack_ul_tti_request SFN/Slot:441.18
avril 09 13:40:29 [0m1712662829.852264 [PHY]   pack_ul_tti_request SFN/Slot:441.19
avril 09 13:40:29 [0m1712662829.860020 [NR_MAC]   (441/17)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.862716 [NR_MAC]     442. 7 Scheduling pucch reception in  442. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.862724 [PHY]   pack_ul_tti_request SFN/Slot:442.7
avril 09 13:40:29 [0m1712662829.862726 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.874104 [NR_MAC]   (442/7)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.876736 [NR_MAC]     442.17 Scheduling pucch reception in  442.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.876768 [PHY]   pack_ul_tti_request SFN/Slot:442.17
avril 09 13:40:29 [0m1712662829.876770 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.877933 [PHY]   pack_ul_tti_request SFN/Slot:442.18
avril 09 13:40:29 [0m1712662829.879095 [PHY]   pack_ul_tti_request SFN/Slot:442.19
avril 09 13:40:29 [0m1712662829.886851 [NR_MAC]   (442/17)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.889218 [NR_MAC]     443. 7 Scheduling pucch reception in  443. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.889227 [PHY]   pack_ul_tti_request SFN/Slot:443.7
avril 09 13:40:29 [0m1712662829.889231 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.900330 [NR_MAC]   (443/7)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.902936 [NR_MAC]     443.17 Scheduling pucch reception in  443.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.902955 [PHY]   pack_ul_tti_request SFN/Slot:443.17
avril 09 13:40:29 [0m1712662829.902959 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.903994 [PHY]   pack_ul_tti_request SFN/Slot:443.18
avril 09 13:40:29 [0m1712662829.905123 [PHY]   pack_ul_tti_request SFN/Slot:443.19
avril 09 13:40:29 [0m1712662829.913088 [NR_MAC]   (443/17)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.915668 [NR_MAC]     444. 7 Scheduling pucch reception in  444. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.915678 [PHY]   pack_ul_tti_request SFN/Slot:444.7
avril 09 13:40:29 [0m1712662829.915681 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.926491 [NR_MAC]   (444/7)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.928932 [NR_MAC]     444.17 Scheduling pucch reception in  444.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.928940 [PHY]   pack_ul_tti_request SFN/Slot:444.17
avril 09 13:40:29 [0m1712662829.928942 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.930008 [PHY]   pack_ul_tti_request SFN/Slot:444.18
avril 09 13:40:29 [0m1712662829.931158 [PHY]   pack_ul_tti_request SFN/Slot:444.19
avril 09 13:40:29 [0m1712662829.932469 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 445/0 
avril 09 13:40:29 [0m1712662829.938859 [NR_MAC]   (444/17)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.941107 [NR_MAC]   pucch_acknack  445. 7 Scheduling pucch reception in  445. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.941119 [PHY]   pack_ul_tti_request SFN/Slot:445.7
avril 09 13:40:29 [0m1712662829.941122 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.952329 [NR_MAC]   (445/7)uci_01->pduBitmap:3
avril 09 13:40:29 [0m1712662829.954815 [NR_MAC]     445.17 Scheduling pucch reception in  445.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.954833 [PHY]   pack_ul_tti_request SFN/Slot:445.17
avril 09 13:40:29 [0m1712662829.954839 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.955891 [PHY]   pack_ul_tti_request SFN/Slot:445.18
avril 09 13:40:29 [0m1712662829.957148 [PHY]   pack_ul_tti_request SFN/Slot:445.19
avril 09 13:40:29 [0m1712662829.965139 [NR_MAC]   (445/17)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.967678 [NR_MAC]     446. 7 Scheduling pucch reception in  446. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.967735 [PHY]   pack_ul_tti_request SFN/Slot:446.7
avril 09 13:40:29 [0m1712662829.967754 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.979121 [NR_MAC]   (446/7)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.981728 [NR_MAC]     446.17 Scheduling pucch reception in  446.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.981742 [PHY]   pack_ul_tti_request SFN/Slot:446.17
avril 09 13:40:29 [0m1712662829.981744 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:29 [0m1712662829.982885 [PHY]   pack_ul_tti_request SFN/Slot:446.18
avril 09 13:40:29 [0m1712662829.984134 [PHY]   pack_ul_tti_request SFN/Slot:446.19
avril 09 13:40:29 [0m1712662829.992041 [NR_MAC]   (446/17)uci_01->pduBitmap:1
avril 09 13:40:29 [0m1712662829.994593 [NR_MAC]     447. 7 Scheduling pucch reception in  447. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:29 [0m1712662829.994633 [PHY]   pack_ul_tti_request SFN/Slot:447.7
avril 09 13:40:29 [0m1712662829.994638 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.006325 [NR_MAC]   (447/7)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.008814 [NR_MAC]     447.17 Scheduling pucch reception in  447.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.008847 [PHY]   pack_ul_tti_request SFN/Slot:447.17
avril 09 13:40:30 [0m1712662830.008850 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.009999 [PHY]   pack_ul_tti_request SFN/Slot:447.18
avril 09 13:40:30 [0m1712662830.011271 [PHY]   pack_ul_tti_request SFN/Slot:447.19
avril 09 13:40:30 [0m1712662830.019178 [NR_MAC]   (447/17)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.021763 [NR_MAC]     448. 7 Scheduling pucch reception in  448. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.021769 [PHY]   pack_ul_tti_request SFN/Slot:448.7
avril 09 13:40:30 [0m1712662830.021771 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.023937 [NR_MAC]     448. 8 Scheduling pucch reception in  448. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:30 [0m1712662830.023941 [PHY]   pack_ul_tti_request SFN/Slot:448.8
avril 09 13:40:30 [0m1712662830.023942 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:30 [0m1712662830.032966 [NR_MAC]   (448/7)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.035459 [NR_MAC]     448.17 Scheduling pucch reception in  448.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.035466 [PHY]   pack_ul_tti_request SFN/Slot:448.17
avril 09 13:40:30 [0m1712662830.035468 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.036607 [PHY]   pack_ul_tti_request SFN/Slot:448.18
avril 09 13:40:30 [0m1712662830.037799 [PHY]   pack_ul_tti_request SFN/Slot:448.19
avril 09 13:40:30 [0m1712662830.045582 [NR_MAC]   (448/17)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.047922 [NR_MAC]     449. 7 Scheduling pucch reception in  449. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.047934 [PHY]   pack_ul_tti_request SFN/Slot:449.7
avril 09 13:40:30 [0m1712662830.047938 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.059147 [NR_MAC]   (449/7)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.061672 [NR_MAC]     449.17 Scheduling pucch reception in  449.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.061679 [PHY]   pack_ul_tti_request SFN/Slot:449.17
avril 09 13:40:30 [0m1712662830.061681 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.062790 [PHY]   pack_ul_tti_request SFN/Slot:449.18
avril 09 13:40:30 [0m1712662830.064066 [PHY]   pack_ul_tti_request SFN/Slot:449.19
avril 09 13:40:30 [0m1712662830.071986 [NR_MAC]   (449/17)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.074419 [NR_MAC]     450. 7 Scheduling pucch reception in  450. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.074427 [PHY]   pack_ul_tti_request SFN/Slot:450.7
avril 09 13:40:30 [0m1712662830.074429 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.085597 [NR_MAC]   (450/7)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.087999 [NR_MAC]     450.17 Scheduling pucch reception in  450.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.088007 [PHY]   pack_ul_tti_request SFN/Slot:450.17
avril 09 13:40:30 [0m1712662830.088010 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.089071 [PHY]   pack_ul_tti_request SFN/Slot:450.18
avril 09 13:40:30 [0m1712662830.090408 [PHY]   pack_ul_tti_request SFN/Slot:450.19
avril 09 13:40:30 [0m1712662830.098176 [NR_MAC]   (450/17)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.100798 [NR_MAC]     451. 7 Scheduling pucch reception in  451. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.100807 [PHY]   pack_ul_tti_request SFN/Slot:451.7
avril 09 13:40:30 [0m1712662830.100810 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.112119 [NR_MAC]   (451/7)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.114739 [NR_MAC]     451.17 Scheduling pucch reception in  451.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.114752 [PHY]   pack_ul_tti_request SFN/Slot:451.17
avril 09 13:40:30 [0m1712662830.114756 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.115906 [PHY]   pack_ul_tti_request SFN/Slot:451.18
avril 09 13:40:30 [0m1712662830.117126 [PHY]   pack_ul_tti_request SFN/Slot:451.19
avril 09 13:40:30 [0m1712662830.125185 [NR_MAC]   (451/17)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.127869 [NR_MAC]     452. 7 Scheduling pucch reception in  452. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.127876 [PHY]   pack_ul_tti_request SFN/Slot:452.7
avril 09 13:40:30 [0m1712662830.127879 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.139208 [NR_MAC]   (452/7)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.141897 [NR_MAC]     452.17 Scheduling pucch reception in  452.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.141906 [PHY]   pack_ul_tti_request SFN/Slot:452.17
avril 09 13:40:30 [0m1712662830.141911 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.142981 [PHY]   pack_ul_tti_request SFN/Slot:452.18
avril 09 13:40:30 [0m1712662830.144145 [PHY]   pack_ul_tti_request SFN/Slot:452.19
avril 09 13:40:30 [0m1712662830.152167 [NR_MAC]   (452/17)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.154776 [NR_MAC]     453. 7 Scheduling pucch reception in  453. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.154786 [PHY]   pack_ul_tti_request SFN/Slot:453.7
avril 09 13:40:30 [0m1712662830.154789 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.165962 [NR_MAC]   (453/7)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.168337 [NR_MAC]     453.17 Scheduling pucch reception in  453.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.168346 [PHY]   pack_ul_tti_request SFN/Slot:453.17
avril 09 13:40:30 [0m1712662830.168349 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.169529 [PHY]   pack_ul_tti_request SFN/Slot:453.18
avril 09 13:40:30 [0m1712662830.170631 [PHY]   pack_ul_tti_request SFN/Slot:453.19
avril 09 13:40:30 [0m1712662830.178282 [NR_MAC]   (453/17)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.180772 [NR_MAC]     454. 7 Scheduling pucch reception in  454. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.180783 [PHY]   pack_ul_tti_request SFN/Slot:454.7
avril 09 13:40:30 [0m1712662830.180786 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.191869 [NR_MAC]   (454/7)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.194144 [NR_MAC]     454.17 Scheduling pucch reception in  454.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.194151 [PHY]   pack_ul_tti_request SFN/Slot:454.17
avril 09 13:40:30 [0m1712662830.194154 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.195299 [PHY]   pack_ul_tti_request SFN/Slot:454.18
avril 09 13:40:30 [0m1712662830.196415 [PHY]   pack_ul_tti_request SFN/Slot:454.19
avril 09 13:40:30 [0m1712662830.197648 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 455/0 
avril 09 13:40:30 [0m1712662830.203923 [NR_MAC]   (454/17)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.206189 [NR_MAC]   pucch_acknack  455. 7 Scheduling pucch reception in  455. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.206196 [PHY]   pack_ul_tti_request SFN/Slot:455.7
avril 09 13:40:30 [0m1712662830.206199 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.217543 [NR_MAC]   (455/7)uci_01->pduBitmap:3
avril 09 13:40:30 [0m1712662830.219941 [NR_MAC]     455.17 Scheduling pucch reception in  455.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.219948 [PHY]   pack_ul_tti_request SFN/Slot:455.17
avril 09 13:40:30 [0m1712662830.219950 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.221068 [PHY]   pack_ul_tti_request SFN/Slot:455.18
avril 09 13:40:30 [0m1712662830.222326 [PHY]   pack_ul_tti_request SFN/Slot:455.19
avril 09 13:40:30 [0m1712662830.230218 [NR_MAC]   (455/17)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.233030 [NR_MAC]     456. 7 Scheduling pucch reception in  456. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.233040 [PHY]   pack_ul_tti_request SFN/Slot:456.7
avril 09 13:40:30 [0m1712662830.233043 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.235117 [NR_MAC]     456. 8 Scheduling pucch reception in  456. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:30 [0m1712662830.235122 [PHY]   pack_ul_tti_request SFN/Slot:456.8
avril 09 13:40:30 [0m1712662830.235123 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:30 [0m1712662830.244918 [NR_MAC]   (456/7)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.247098 [NR_MAC]     456.17 Scheduling pucch reception in  456.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.247106 [PHY]   pack_ul_tti_request SFN/Slot:456.17
avril 09 13:40:30 [0m1712662830.247109 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.248156 [PHY]   pack_ul_tti_request SFN/Slot:456.18
avril 09 13:40:30 [0m1712662830.249491 [PHY]   pack_ul_tti_request SFN/Slot:456.19
avril 09 13:40:30 [0m1712662830.257328 [NR_MAC]   (456/17)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.259922 [NR_MAC]     457. 7 Scheduling pucch reception in  457. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.259930 [PHY]   pack_ul_tti_request SFN/Slot:457.7
avril 09 13:40:30 [0m1712662830.259933 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.271137 [NR_MAC]   (457/7)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.273622 [NR_MAC]     457.17 Scheduling pucch reception in  457.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.273661 [PHY]   pack_ul_tti_request SFN/Slot:457.17
avril 09 13:40:30 [0m1712662830.273673 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.274937 [PHY]   pack_ul_tti_request SFN/Slot:457.18
avril 09 13:40:30 [0m1712662830.276083 [PHY]   pack_ul_tti_request SFN/Slot:457.19
avril 09 13:40:30 [0m1712662830.284107 [NR_MAC]   (457/17)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.286761 [NR_MAC]     458. 7 Scheduling pucch reception in  458. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.286771 [PHY]   pack_ul_tti_request SFN/Slot:458.7
avril 09 13:40:30 [0m1712662830.286775 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.297755 [NR_MAC]   (458/7)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.300187 [NR_MAC]     458.17 Scheduling pucch reception in  458.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.300197 [PHY]   pack_ul_tti_request SFN/Slot:458.17
avril 09 13:40:30 [0m1712662830.300200 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.301481 [PHY]   pack_ul_tti_request SFN/Slot:458.18
avril 09 13:40:30 [0m1712662830.302509 [PHY]   pack_ul_tti_request SFN/Slot:458.19
avril 09 13:40:30 [0m1712662830.309925 [NR_MAC]   (458/17)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.312399 [NR_MAC]     459. 7 Scheduling pucch reception in  459. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.312406 [PHY]   pack_ul_tti_request SFN/Slot:459.7
avril 09 13:40:30 [0m1712662830.312409 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.323168 [NR_MAC]   (459/7)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.325657 [NR_MAC]     459.17 Scheduling pucch reception in  459.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.325664 [PHY]   pack_ul_tti_request SFN/Slot:459.17
avril 09 13:40:30 [0m1712662830.325666 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.326815 [PHY]   pack_ul_tti_request SFN/Slot:459.18
avril 09 13:40:30 [0m1712662830.327890 [PHY]   pack_ul_tti_request SFN/Slot:459.19
avril 09 13:40:30 [0m1712662830.335316 [NR_MAC]   (459/17)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.337743 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 460/7 
avril 09 13:40:30 [0m1712662830.337775 [NR_MAC]     460. 7 Scheduling pucch reception in  460. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.337792 [PHY]   pack_ul_tti_request SFN/Slot:460.7
avril 09 13:40:30 [0m1712662830.337794 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.342384 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 460/10 
avril 09 13:40:30 [0m1712662830.348871 [NR_MAC]   (460/7)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.351270 [NR_MAC]   pucch_acknack  460.17 Scheduling pucch reception in  460.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.351286 [PHY]   pack_ul_tti_request SFN/Slot:460.17
avril 09 13:40:30 [0m1712662830.351288 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.352583 [PHY]   pack_ul_tti_request SFN/Slot:460.18
avril 09 13:40:30 [0m1712662830.353768 [PHY]   pack_ul_tti_request SFN/Slot:460.19
avril 09 13:40:30 [0m1712662830.361842 [NR_MAC]   (460/17)uci_01->pduBitmap:3
avril 09 13:40:30 [0m1712662830.364381 [NR_MAC]     461. 7 Scheduling pucch reception in  461. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.364394 [PHY]   pack_ul_tti_request SFN/Slot:461.7
avril 09 13:40:30 [0m1712662830.364397 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.375754 [NR_MAC]   (461/7)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.378261 [NR_MAC]     461.17 Scheduling pucch reception in  461.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.378270 [PHY]   pack_ul_tti_request SFN/Slot:461.17
avril 09 13:40:30 [0m1712662830.378273 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.379425 [PHY]   pack_ul_tti_request SFN/Slot:461.18
avril 09 13:40:30 [0m1712662830.380595 [PHY]   pack_ul_tti_request SFN/Slot:461.19
avril 09 13:40:30 [0m1712662830.388906 [NR_MAC]   (461/17)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.391149 [NR_MAC]     462. 7 Scheduling pucch reception in  462. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.391156 [PHY]   pack_ul_tti_request SFN/Slot:462.7
avril 09 13:40:30 [0m1712662830.391159 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.402527 [NR_MAC]   (462/7)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.404899 [NR_MAC]     462.17 Scheduling pucch reception in  462.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.404907 [PHY]   pack_ul_tti_request SFN/Slot:462.17
avril 09 13:40:30 [0m1712662830.404910 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.406082 [PHY]   pack_ul_tti_request SFN/Slot:462.18
avril 09 13:40:30 [0m1712662830.407313 [PHY]   pack_ul_tti_request SFN/Slot:462.19
avril 09 13:40:30 [0m1712662830.414940 [NR_MAC]   (462/17)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.417399 [NR_MAC]     463. 7 Scheduling pucch reception in  463. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.417406 [PHY]   pack_ul_tti_request SFN/Slot:463.7
avril 09 13:40:30 [0m1712662830.417409 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.429133 [NR_MAC]   (463/7)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.431760 [NR_MAC]     463.17 Scheduling pucch reception in  463.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.431776 [PHY]   pack_ul_tti_request SFN/Slot:463.17
avril 09 13:40:30 [0m1712662830.431784 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.432957 [PHY]   pack_ul_tti_request SFN/Slot:463.18
avril 09 13:40:30 [0m1712662830.434109 [PHY]   pack_ul_tti_request SFN/Slot:463.19
avril 09 13:40:30 [0m1712662830.442157 [NR_MAC]   (463/17)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.444877 [NR_MAC]     464. 7 Scheduling pucch reception in  464. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.444885 [PHY]   pack_ul_tti_request SFN/Slot:464.7
avril 09 13:40:30 [0m1712662830.444889 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.447054 [NR_MAC]     464. 8 Scheduling pucch reception in  464. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:30 [0m1712662830.447064 [PHY]   pack_ul_tti_request SFN/Slot:464.8
avril 09 13:40:30 [0m1712662830.447065 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:30 [0m1712662830.456183 [NR_MAC]   (464/7)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.458760 [NR_MAC]     464.17 Scheduling pucch reception in  464.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.458797 [PHY]   pack_ul_tti_request SFN/Slot:464.17
avril 09 13:40:30 [0m1712662830.458799 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.459921 [PHY]   pack_ul_tti_request SFN/Slot:464.18
avril 09 13:40:30 [0m1712662830.461095 [PHY]   pack_ul_tti_request SFN/Slot:464.19
avril 09 13:40:30 [0m1712662830.462356 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 465/0 
avril 09 13:40:30 [0m1712662830.468936 [NR_MAC]   (464/17)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.471441 [NR_MAC]   pucch_acknack  465. 7 Scheduling pucch reception in  465. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.471448 [PHY]   pack_ul_tti_request SFN/Slot:465.7
avril 09 13:40:30 [0m1712662830.471451 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.482964 [NR_MAC]   (465/7)uci_01->pduBitmap:3
avril 09 13:40:30 [0m1712662830.485404 [NR_MAC]     465.17 Scheduling pucch reception in  465.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.485425 [PHY]   pack_ul_tti_request SFN/Slot:465.17
avril 09 13:40:30 [0m1712662830.485427 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.486611 [PHY]   pack_ul_tti_request SFN/Slot:465.18
avril 09 13:40:30 [0m1712662830.487819 [PHY]   pack_ul_tti_request SFN/Slot:465.19
avril 09 13:40:30 [0m1712662830.495610 [NR_MAC]   (465/17)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.498078 [NR_MAC]     466. 7 Scheduling pucch reception in  466. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.498088 [PHY]   pack_ul_tti_request SFN/Slot:466.7
avril 09 13:40:30 [0m1712662830.498091 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.509464 [NR_MAC]   (466/7)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.511927 [NR_MAC]     466.17 Scheduling pucch reception in  466.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.511933 [PHY]   pack_ul_tti_request SFN/Slot:466.17
avril 09 13:40:30 [0m1712662830.511935 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.513104 [PHY]   pack_ul_tti_request SFN/Slot:466.18
avril 09 13:40:30 [0m1712662830.514340 [PHY]   pack_ul_tti_request SFN/Slot:466.19
avril 09 13:40:30 [0m1712662830.522244 [NR_MAC]   (466/17)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.524894 [NR_MAC]     467. 7 Scheduling pucch reception in  467. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.524902 [PHY]   pack_ul_tti_request SFN/Slot:467.7
avril 09 13:40:30 [0m1712662830.524904 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.536098 [NR_MAC]   (467/7)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.538732 [NR_MAC]     467.17 Scheduling pucch reception in  467.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.538769 [PHY]   pack_ul_tti_request SFN/Slot:467.17
avril 09 13:40:30 [0m1712662830.538772 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.539924 [PHY]   pack_ul_tti_request SFN/Slot:467.18
avril 09 13:40:30 [0m1712662830.541051 [PHY]   pack_ul_tti_request SFN/Slot:467.19
avril 09 13:40:30 [0m1712662830.549024 [NR_MAC]   (467/17)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.551853 [NR_MAC]     468. 7 Scheduling pucch reception in  468. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.551861 [PHY]   pack_ul_tti_request SFN/Slot:468.7
avril 09 13:40:30 [0m1712662830.551864 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.563086 [NR_MAC]   (468/7)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.565591 [NR_MAC]     468.17 Scheduling pucch reception in  468.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.565601 [PHY]   pack_ul_tti_request SFN/Slot:468.17
avril 09 13:40:30 [0m1712662830.565603 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.566756 [PHY]   pack_ul_tti_request SFN/Slot:468.18
avril 09 13:40:30 [0m1712662830.567910 [PHY]   pack_ul_tti_request SFN/Slot:468.19
avril 09 13:40:30 [0m1712662830.575915 [NR_MAC]   (468/17)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.578291 [NR_MAC]     469. 7 Scheduling pucch reception in  469. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.578299 [PHY]   pack_ul_tti_request SFN/Slot:469.7
avril 09 13:40:30 [0m1712662830.578301 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.589236 [NR_MAC]   (469/7)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.591932 [NR_MAC]     469.17 Scheduling pucch reception in  469.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.591939 [PHY]   pack_ul_tti_request SFN/Slot:469.17
avril 09 13:40:30 [0m1712662830.591941 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.593077 [PHY]   pack_ul_tti_request SFN/Slot:469.18
avril 09 13:40:30 [0m1712662830.594380 [PHY]   pack_ul_tti_request SFN/Slot:469.19
avril 09 13:40:30 [0m1712662830.602279 [NR_MAC]   (469/17)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.604867 [NR_MAC]     470. 7 Scheduling pucch reception in  470. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.604876 [PHY]   pack_ul_tti_request SFN/Slot:470.7
avril 09 13:40:30 [0m1712662830.604879 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.615954 [NR_MAC]   (470/7)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.618585 [NR_MAC]     470.17 Scheduling pucch reception in  470.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.618594 [PHY]   pack_ul_tti_request SFN/Slot:470.17
avril 09 13:40:30 [0m1712662830.618597 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.619787 [PHY]   pack_ul_tti_request SFN/Slot:470.18
avril 09 13:40:30 [0m1712662830.620914 [PHY]   pack_ul_tti_request SFN/Slot:470.19
avril 09 13:40:30 [0m1712662830.628711 [NR_MAC]   (470/17)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.631117 [NR_MAC]     471. 7 Scheduling pucch reception in  471. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.631125 [PHY]   pack_ul_tti_request SFN/Slot:471.7
avril 09 13:40:30 [0m1712662830.631128 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.642446 [NR_MAC]   (471/7)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.644989 [NR_MAC]     471.17 Scheduling pucch reception in  471.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.644997 [PHY]   pack_ul_tti_request SFN/Slot:471.17
avril 09 13:40:30 [0m1712662830.645004 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.646088 [PHY]   pack_ul_tti_request SFN/Slot:471.18
avril 09 13:40:30 [0m1712662830.647419 [PHY]   pack_ul_tti_request SFN/Slot:471.19
avril 09 13:40:30 [0m1712662830.655321 [NR_MAC]   (471/17)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.657788 [NR_MAC]     472. 7 Scheduling pucch reception in  472. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.657795 [PHY]   pack_ul_tti_request SFN/Slot:472.7
avril 09 13:40:30 [0m1712662830.657798 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.659885 [NR_MAC]     472. 8 Scheduling pucch reception in  472. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:30 [0m1712662830.659891 [PHY]   pack_ul_tti_request SFN/Slot:472.8
avril 09 13:40:30 [0m1712662830.659892 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:30 [0m1712662830.669334 [NR_MAC]   (472/7)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.671801 [NR_MAC]     472.17 Scheduling pucch reception in  472.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.671810 [PHY]   pack_ul_tti_request SFN/Slot:472.17
avril 09 13:40:30 [0m1712662830.671814 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.672878 [PHY]   pack_ul_tti_request SFN/Slot:472.18
avril 09 13:40:30 [0m1712662830.674098 [PHY]   pack_ul_tti_request SFN/Slot:472.19
avril 09 13:40:30 [0m1712662830.681931 [NR_MAC]   (472/17)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.684189 [NR_MAC]     473. 7 Scheduling pucch reception in  473. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.684204 [PHY]   pack_ul_tti_request SFN/Slot:473.7
avril 09 13:40:30 [0m1712662830.684207 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.695838 [NR_MAC]   (473/7)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.698097 [NR_MAC]     473.17 Scheduling pucch reception in  473.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.698106 [PHY]   pack_ul_tti_request SFN/Slot:473.17
avril 09 13:40:30 [0m1712662830.698108 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.699438 [PHY]   pack_ul_tti_request SFN/Slot:473.18
avril 09 13:40:30 [0m1712662830.700685 [PHY]   pack_ul_tti_request SFN/Slot:473.19
avril 09 13:40:30 [0m1712662830.708433 [NR_MAC]   (473/17)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.710947 [NR_MAC]     474. 7 Scheduling pucch reception in  474. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.710965 [PHY]   pack_ul_tti_request SFN/Slot:474.7
avril 09 13:40:30 [0m1712662830.710967 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.722087 [NR_MAC]   (474/7)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.724597 [NR_MAC]     474.17 Scheduling pucch reception in  474.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.724629 [PHY]   pack_ul_tti_request SFN/Slot:474.17
avril 09 13:40:30 [0m1712662830.724641 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.725805 [PHY]   pack_ul_tti_request SFN/Slot:474.18
avril 09 13:40:30 [0m1712662830.726927 [PHY]   pack_ul_tti_request SFN/Slot:474.19
avril 09 13:40:30 [0m1712662830.728055 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 475/0 
avril 09 13:40:30 [0m1712662830.734662 [NR_MAC]   (474/17)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.737168 [NR_MAC]   pucch_acknack  475. 7 Scheduling pucch reception in  475. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.737182 [PHY]   pack_ul_tti_request SFN/Slot:475.7
avril 09 13:40:30 [0m1712662830.737185 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.748247 [NR_MAC]   (475/7)uci_01->pduBitmap:3
avril 09 13:40:30 [0m1712662830.750710 [NR_MAC]     475.17 Scheduling pucch reception in  475.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.750718 [PHY]   pack_ul_tti_request SFN/Slot:475.17
avril 09 13:40:30 [0m1712662830.750721 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.751856 [PHY]   pack_ul_tti_request SFN/Slot:475.18
avril 09 13:40:30 [0m1712662830.753156 [PHY]   pack_ul_tti_request SFN/Slot:475.19
avril 09 13:40:30 [0m1712662830.761216 [NR_MAC]   (475/17)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.762860 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 476/6 
avril 09 13:40:30 [0m1712662830.763964 [NR_MAC]     476. 7 Scheduling pucch reception in  476. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.763970 [PHY]   pack_ul_tti_request SFN/Slot:476.7
avril 09 13:40:30 [0m1712662830.763972 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.775228 [NR_MAC]   (476/7)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.777677 [NR_MAC]   pucch_acknack  476.17 Scheduling pucch reception in  476.17: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.777684 [PHY]   pack_ul_tti_request SFN/Slot:476.17
avril 09 13:40:30 [0m1712662830.777687 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.778913 [PHY]   pack_ul_tti_request SFN/Slot:476.18
avril 09 13:40:30 [0m1712662830.780091 [PHY]   pack_ul_tti_request SFN/Slot:476.19
avril 09 13:40:30 [0m1712662830.788067 [NR_MAC]   (476/17)uci_01->pduBitmap:3
avril 09 13:40:30 [0m1712662830.790613 [NR_MAC]     477. 7 Scheduling pucch reception in  477. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.790624 [PHY]   pack_ul_tti_request SFN/Slot:477.7
avril 09 13:40:30 [0m1712662830.790628 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.802059 [NR_MAC]   (477/7)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.804572 [NR_MAC]     477.17 Scheduling pucch reception in  477.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.804580 [PHY]   pack_ul_tti_request SFN/Slot:477.17
avril 09 13:40:30 [0m1712662830.804582 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.805749 [PHY]   pack_ul_tti_request SFN/Slot:477.18
avril 09 13:40:30 [0m1712662830.806972 [PHY]   pack_ul_tti_request SFN/Slot:477.19
avril 09 13:40:30 [0m1712662830.814820 [NR_MAC]   (477/17)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.817244 [NR_MAC]     478. 7 Scheduling pucch reception in  478. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.817250 [PHY]   pack_ul_tti_request SFN/Slot:478.7
avril 09 13:40:30 [0m1712662830.817252 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.828625 [NR_MAC]   (478/7)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.831074 [NR_MAC]     478.17 Scheduling pucch reception in  478.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.831083 [PHY]   pack_ul_tti_request SFN/Slot:478.17
avril 09 13:40:30 [0m1712662830.831084 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.832150 [PHY]   pack_ul_tti_request SFN/Slot:478.18
avril 09 13:40:30 [0m1712662830.833583 [PHY]   pack_ul_tti_request SFN/Slot:478.19
avril 09 13:40:30 [0m1712662830.841705 [NR_MAC]   (478/17)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.844027 [NR_MAC]     479. 7 Scheduling pucch reception in  479. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.844032 [PHY]   pack_ul_tti_request SFN/Slot:479.7
avril 09 13:40:30 [0m1712662830.844034 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.855439 [NR_MAC]   (479/7)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.857975 [NR_MAC]     479.17 Scheduling pucch reception in  479.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.857984 [PHY]   pack_ul_tti_request SFN/Slot:479.17
avril 09 13:40:30 [0m1712662830.857987 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.859148 [PHY]   pack_ul_tti_request SFN/Slot:479.18
avril 09 13:40:30 [0m1712662830.860489 [PHY]   pack_ul_tti_request SFN/Slot:479.19
avril 09 13:40:30 [0m1712662830.868049 [NR_MAC]   (479/17)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.870732 [NR_MAC]     480. 7 Scheduling pucch reception in  480. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.870750 [PHY]   pack_ul_tti_request SFN/Slot:480.7
avril 09 13:40:30 [0m1712662830.870753 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.872859 [NR_MAC]     480. 8 Scheduling pucch reception in  480. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:30 [0m1712662830.872862 [PHY]   pack_ul_tti_request SFN/Slot:480.8
avril 09 13:40:30 [0m1712662830.872863 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:30 [0m1712662830.881917 [NR_MAC]   (480/7)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.884171 [NR_MAC]     480.17 Scheduling pucch reception in  480.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.884177 [PHY]   pack_ul_tti_request SFN/Slot:480.17
avril 09 13:40:30 [0m1712662830.884179 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.885339 [PHY]   pack_ul_tti_request SFN/Slot:480.18
avril 09 13:40:30 [0m1712662830.886725 [PHY]   pack_ul_tti_request SFN/Slot:480.19
avril 09 13:40:30 [0m1712662830.894458 [NR_MAC]   (480/17)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.896930 [NR_MAC]     481. 7 Scheduling pucch reception in  481. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.896938 [PHY]   pack_ul_tti_request SFN/Slot:481.7
avril 09 13:40:30 [0m1712662830.896940 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.908174 [NR_MAC]   (481/7)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.910826 [NR_MAC]     481.17 Scheduling pucch reception in  481.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.910835 [PHY]   pack_ul_tti_request SFN/Slot:481.17
avril 09 13:40:30 [0m1712662830.910838 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.911969 [PHY]   pack_ul_tti_request SFN/Slot:481.18
avril 09 13:40:30 [0m1712662830.913319 [PHY]   pack_ul_tti_request SFN/Slot:481.19
avril 09 13:40:30 [0m1712662830.920969 [NR_MAC]   (481/17)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.923409 [NR_MAC]     482. 7 Scheduling pucch reception in  482. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.923426 [PHY]   pack_ul_tti_request SFN/Slot:482.7
avril 09 13:40:30 [0m1712662830.923430 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.934103 [NR_MAC]   (482/7)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.936764 [NR_MAC]     482.17 Scheduling pucch reception in  482.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.936772 [PHY]   pack_ul_tti_request SFN/Slot:482.17
avril 09 13:40:30 [0m1712662830.936774 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.937856 [PHY]   pack_ul_tti_request SFN/Slot:482.18
avril 09 13:40:30 [0m1712662830.939048 [PHY]   pack_ul_tti_request SFN/Slot:482.19
avril 09 13:40:30 [0m1712662830.946717 [NR_MAC]   (482/17)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.949128 [NR_MAC]     483. 7 Scheduling pucch reception in  483. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.949136 [PHY]   pack_ul_tti_request SFN/Slot:483.7
avril 09 13:40:30 [0m1712662830.949138 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.960294 [NR_MAC]   (483/7)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.962971 [NR_MAC]     483.17 Scheduling pucch reception in  483.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.962981 [PHY]   pack_ul_tti_request SFN/Slot:483.17
avril 09 13:40:30 [0m1712662830.962983 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.963996 [PHY]   pack_ul_tti_request SFN/Slot:483.18
avril 09 13:40:30 [0m1712662830.965214 [PHY]   pack_ul_tti_request SFN/Slot:483.19
avril 09 13:40:30 [0m1712662830.972907 [NR_MAC]   (483/17)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.975234 [NR_MAC]     484. 7 Scheduling pucch reception in  484. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.975262 [PHY]   pack_ul_tti_request SFN/Slot:484.7
avril 09 13:40:30 [0m1712662830.975264 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.986299 [NR_MAC]   (484/7)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662830.988861 [NR_MAC]     484.17 Scheduling pucch reception in  484.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:30 [0m1712662830.988868 [PHY]   pack_ul_tti_request SFN/Slot:484.17
avril 09 13:40:30 [0m1712662830.988871 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:30 [0m1712662830.990008 [PHY]   pack_ul_tti_request SFN/Slot:484.18
avril 09 13:40:30 [0m1712662830.991263 [PHY]   pack_ul_tti_request SFN/Slot:484.19
avril 09 13:40:30 [0m1712662830.992512 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 485/0 
avril 09 13:40:30 [0m1712662830.998984 [NR_MAC]   (484/17)uci_01->pduBitmap:1
avril 09 13:40:30 [0m1712662831.001549 [NR_MAC]   pucch_acknack  485. 7 Scheduling pucch reception in  485. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:30 [0m1712662831.001558 [PHY]   pack_ul_tti_request SFN/Slot:485.7
avril 09 13:40:30 [0m1712662831.001561 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.013004 [NR_MAC]   (485/7)uci_01->pduBitmap:3
avril 09 13:40:31 [0m1712662831.015361 [NR_MAC]     485.17 Scheduling pucch reception in  485.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.015372 [PHY]   pack_ul_tti_request SFN/Slot:485.17
avril 09 13:40:31 [0m1712662831.015375 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.016549 [PHY]   pack_ul_tti_request SFN/Slot:485.18
avril 09 13:40:31 [0m1712662831.017792 [PHY]   pack_ul_tti_request SFN/Slot:485.19
avril 09 13:40:31 [0m1712662831.025288 [NR_MAC]   (485/17)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.027915 [NR_MAC]     486. 7 Scheduling pucch reception in  486. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.027922 [PHY]   pack_ul_tti_request SFN/Slot:486.7
avril 09 13:40:31 [0m1712662831.027925 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.039131 [NR_MAC]   (486/7)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.041699 [NR_MAC]     486.17 Scheduling pucch reception in  486.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.041706 [PHY]   pack_ul_tti_request SFN/Slot:486.17
avril 09 13:40:31 [0m1712662831.041708 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.042847 [PHY]   pack_ul_tti_request SFN/Slot:486.18
avril 09 13:40:31 [0m1712662831.044015 [PHY]   pack_ul_tti_request SFN/Slot:486.19
avril 09 13:40:31 [0m1712662831.051718 [NR_MAC]   (486/17)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.054104 [NR_MAC]     487. 7 Scheduling pucch reception in  487. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.054114 [PHY]   pack_ul_tti_request SFN/Slot:487.7
avril 09 13:40:31 [0m1712662831.054117 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.065181 [NR_MAC]   (487/7)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.067736 [NR_MAC]     487.17 Scheduling pucch reception in  487.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.067773 [PHY]   pack_ul_tti_request SFN/Slot:487.17
avril 09 13:40:31 [0m1712662831.067821 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.069025 [PHY]   pack_ul_tti_request SFN/Slot:487.18
avril 09 13:40:31 [0m1712662831.070111 [PHY]   pack_ul_tti_request SFN/Slot:487.19
avril 09 13:40:31 [0m1712662831.078005 [NR_MAC]   (487/17)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.080333 [NR_MAC]     488. 7 Scheduling pucch reception in  488. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.080340 [PHY]   pack_ul_tti_request SFN/Slot:488.7
avril 09 13:40:31 [0m1712662831.080342 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.082575 [NR_MAC]     488. 8 Scheduling pucch reception in  488. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:31 [0m1712662831.082580 [PHY]   pack_ul_tti_request SFN/Slot:488.8
avril 09 13:40:31 [0m1712662831.082582 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:31 [0m1712662831.091568 [NR_MAC]   (488/7)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.093936 [NR_MAC]     488.17 Scheduling pucch reception in  488.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.093941 [PHY]   pack_ul_tti_request SFN/Slot:488.17
avril 09 13:40:31 [0m1712662831.093943 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.095062 [PHY]   pack_ul_tti_request SFN/Slot:488.18
avril 09 13:40:31 [0m1712662831.096385 [PHY]   pack_ul_tti_request SFN/Slot:488.19
avril 09 13:40:31 [0m1712662831.103837 [NR_MAC]   (488/17)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.106433 [NR_MAC]     489. 7 Scheduling pucch reception in  489. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.106442 [PHY]   pack_ul_tti_request SFN/Slot:489.7
avril 09 13:40:31 [0m1712662831.106445 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.117634 [NR_MAC]   (489/7)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.119998 [NR_MAC]     489.17 Scheduling pucch reception in  489.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.120004 [PHY]   pack_ul_tti_request SFN/Slot:489.17
avril 09 13:40:31 [0m1712662831.120007 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.121102 [PHY]   pack_ul_tti_request SFN/Slot:489.18
avril 09 13:40:31 [0m1712662831.122458 [PHY]   pack_ul_tti_request SFN/Slot:489.19
avril 09 13:40:31 [0m1712662831.130359 [NR_MAC]   (489/17)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.132985 [NR_MAC]     490. 7 Scheduling pucch reception in  490. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.132992 [PHY]   pack_ul_tti_request SFN/Slot:490.7
avril 09 13:40:31 [0m1712662831.132995 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.143922 [NR_MAC]   (490/7)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.146415 [NR_MAC]     490.17 Scheduling pucch reception in  490.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.146432 [PHY]   pack_ul_tti_request SFN/Slot:490.17
avril 09 13:40:31 [0m1712662831.146435 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.147418 [PHY]   pack_ul_tti_request SFN/Slot:490.18
avril 09 13:40:31 [0m1712662831.148642 [PHY]   pack_ul_tti_request SFN/Slot:490.19
avril 09 13:40:31 [0m1712662831.156464 [NR_MAC]   (490/17)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.159029 [NR_MAC]     491. 7 Scheduling pucch reception in  491. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.159043 [PHY]   pack_ul_tti_request SFN/Slot:491.7
avril 09 13:40:31 [0m1712662831.159046 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.170233 [NR_MAC]   (491/7)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.172629 [NR_MAC]     491.17 Scheduling pucch reception in  491.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.172642 [PHY]   pack_ul_tti_request SFN/Slot:491.17
avril 09 13:40:31 [0m1712662831.172653 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.174244 [PHY]   pack_ul_tti_request SFN/Slot:491.18
avril 09 13:40:31 [0m1712662831.175092 [PHY]   pack_ul_tti_request SFN/Slot:491.19
avril 09 13:40:31 [0m1712662831.182847 [NR_MAC]   (491/17)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.185368 [NR_MAC]     492. 7 Scheduling pucch reception in  492. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.185377 [PHY]   pack_ul_tti_request SFN/Slot:492.7
avril 09 13:40:31 [0m1712662831.185381 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.196697 [NR_MAC]   (492/7)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.199040 [NR_MAC]     492.17 Scheduling pucch reception in  492.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.199048 [PHY]   pack_ul_tti_request SFN/Slot:492.17
avril 09 13:40:31 [0m1712662831.199051 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.200127 [PHY]   pack_ul_tti_request SFN/Slot:492.18
avril 09 13:40:31 [0m1712662831.201476 [PHY]   pack_ul_tti_request SFN/Slot:492.19
avril 09 13:40:31 [0m1712662831.209132 [NR_MAC]   (492/17)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.211750 [NR_MAC]     493. 7 Scheduling pucch reception in  493. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.211786 [PHY]   pack_ul_tti_request SFN/Slot:493.7
avril 09 13:40:31 [0m1712662831.211789 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.223078 [NR_MAC]   (493/7)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.225602 [NR_MAC]     493.17 Scheduling pucch reception in  493.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.225642 [PHY]   pack_ul_tti_request SFN/Slot:493.17
avril 09 13:40:31 [0m1712662831.225660 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.226870 [PHY]   pack_ul_tti_request SFN/Slot:493.18
avril 09 13:40:31 [0m1712662831.228079 [PHY]   pack_ul_tti_request SFN/Slot:493.19
avril 09 13:40:31 [0m1712662831.236069 [NR_MAC]   (493/17)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.238789 [NR_MAC]     494. 7 Scheduling pucch reception in  494. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.238797 [PHY]   pack_ul_tti_request SFN/Slot:494.7
avril 09 13:40:31 [0m1712662831.238800 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.250112 [NR_MAC]   (494/7)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.252563 [NR_MAC]     494.17 Scheduling pucch reception in  494.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.252570 [PHY]   pack_ul_tti_request SFN/Slot:494.17
avril 09 13:40:31 [0m1712662831.252572 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.253786 [PHY]   pack_ul_tti_request SFN/Slot:494.18
avril 09 13:40:31 [0m1712662831.254959 [PHY]   pack_ul_tti_request SFN/Slot:494.19
avril 09 13:40:31 [0m1712662831.256194 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 495/0 
avril 09 13:40:31 [0m1712662831.262559 [NR_MAC]   (494/17)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.265038 [NR_MAC]   pucch_acknack  495. 7 Scheduling pucch reception in  495. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.265045 [PHY]   pack_ul_tti_request SFN/Slot:495.7
avril 09 13:40:31 [0m1712662831.265047 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.276066 [NR_MAC]   (495/7)uci_01->pduBitmap:3
avril 09 13:40:31 [0m1712662831.278627 [NR_MAC]     495.17 Scheduling pucch reception in  495.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.278635 [PHY]   pack_ul_tti_request SFN/Slot:495.17
avril 09 13:40:31 [0m1712662831.278638 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.279759 [PHY]   pack_ul_tti_request SFN/Slot:495.18
avril 09 13:40:31 [0m1712662831.280979 [PHY]   pack_ul_tti_request SFN/Slot:495.19
avril 09 13:40:31 [0m1712662831.288679 [NR_MAC]   (495/17)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.291222 [NR_MAC]     496. 7 Scheduling pucch reception in  496. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.291230 [PHY]   pack_ul_tti_request SFN/Slot:496.7
avril 09 13:40:31 [0m1712662831.291233 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.293259 [NR_MAC]     496. 8 Scheduling pucch reception in  496. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:31 [0m1712662831.293266 [PHY]   pack_ul_tti_request SFN/Slot:496.8
avril 09 13:40:31 [0m1712662831.293267 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:31 [0m1712662831.301949 [NR_MAC]   (496/7)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.304413 [NR_MAC]     496.17 Scheduling pucch reception in  496.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.304450 [PHY]   pack_ul_tti_request SFN/Slot:496.17
avril 09 13:40:31 [0m1712662831.304460 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.305773 [PHY]   pack_ul_tti_request SFN/Slot:496.18
avril 09 13:40:31 [0m1712662831.306969 [PHY]   pack_ul_tti_request SFN/Slot:496.19
avril 09 13:40:31 [0m1712662831.314640 [NR_MAC]   (496/17)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.317204 [NR_MAC]     497. 7 Scheduling pucch reception in  497. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.317213 [PHY]   pack_ul_tti_request SFN/Slot:497.7
avril 09 13:40:31 [0m1712662831.317217 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.328564 [NR_MAC]   (497/7)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.330930 [NR_MAC]     497.17 Scheduling pucch reception in  497.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.330937 [PHY]   pack_ul_tti_request SFN/Slot:497.17
avril 09 13:40:31 [0m1712662831.330940 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.332017 [PHY]   pack_ul_tti_request SFN/Slot:497.18
avril 09 13:40:31 [0m1712662831.333248 [PHY]   pack_ul_tti_request SFN/Slot:497.19
avril 09 13:40:31 [0m1712662831.341102 [NR_MAC]   (497/17)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.342730 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 498/6 
avril 09 13:40:31 [0m1712662831.343865 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 498/7 
avril 09 13:40:31 [0m1712662831.343871 [NR_MAC]     498. 7 Scheduling pucch reception in  498. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.343887 [PHY]   pack_ul_tti_request SFN/Slot:498.7
avril 09 13:40:31 [0m1712662831.343890 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.354977 [NR_MAC]   (498/7)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.357485 [NR_MAC]   pucch_acknack  498.17 Scheduling pucch reception in  498.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.357496 [PHY]   pack_ul_tti_request SFN/Slot:498.17
avril 09 13:40:31 [0m1712662831.357501 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.358568 [PHY]   pack_ul_tti_request SFN/Slot:498.18
avril 09 13:40:31 [0m1712662831.359774 [PHY]   pack_ul_tti_request SFN/Slot:498.19
avril 09 13:40:31 [0m1712662831.367627 [NR_MAC]   (498/17)uci_01->pduBitmap:3
avril 09 13:40:31 [0m1712662831.369987 [NR_MAC]     499. 7 Scheduling pucch reception in  499. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.370001 [PHY]   pack_ul_tti_request SFN/Slot:499.7
avril 09 13:40:31 [0m1712662831.370003 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.380991 [NR_MAC]   (499/7)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.383351 [NR_MAC]     499.17 Scheduling pucch reception in  499.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.383358 [PHY]   pack_ul_tti_request SFN/Slot:499.17
avril 09 13:40:31 [0m1712662831.383362 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.384592 [PHY]   pack_ul_tti_request SFN/Slot:499.18
avril 09 13:40:31 [0m1712662831.385881 [PHY]   pack_ul_tti_request SFN/Slot:499.19
avril 09 13:40:31 [0m1712662831.393698 [NR_MAC]   (499/17)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.396166 [NR_MAC]     500. 7 Scheduling pucch reception in  500. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.396175 [PHY]   pack_ul_tti_request SFN/Slot:500.7
avril 09 13:40:31 [0m1712662831.396179 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.406944 [NR_MAC]   (500/7)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.409343 [NR_MAC]     500.17 Scheduling pucch reception in  500.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.409352 [PHY]   pack_ul_tti_request SFN/Slot:500.17
avril 09 13:40:31 [0m1712662831.409355 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.410466 [PHY]   pack_ul_tti_request SFN/Slot:500.18
avril 09 13:40:31 [0m1712662831.411816 [PHY]   pack_ul_tti_request SFN/Slot:500.19
avril 09 13:40:31 [0m1712662831.419596 [NR_MAC]   (500/17)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.422085 [NR_MAC]     501. 7 Scheduling pucch reception in  501. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.422100 [PHY]   pack_ul_tti_request SFN/Slot:501.7
avril 09 13:40:31 [0m1712662831.422105 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.433480 [NR_MAC]   (501/7)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.435905 [NR_MAC]     501.17 Scheduling pucch reception in  501.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.435911 [PHY]   pack_ul_tti_request SFN/Slot:501.17
avril 09 13:40:31 [0m1712662831.435913 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.437117 [PHY]   pack_ul_tti_request SFN/Slot:501.18
avril 09 13:40:31 [0m1712662831.438259 [PHY]   pack_ul_tti_request SFN/Slot:501.19
avril 09 13:40:31 [0m1712662831.446007 [NR_MAC]   (501/17)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.448691 [NR_MAC]     502. 7 Scheduling pucch reception in  502. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.448729 [PHY]   pack_ul_tti_request SFN/Slot:502.7
avril 09 13:40:31 [0m1712662831.448733 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.459809 [NR_MAC]   (502/7)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.462218 [NR_MAC]     502.17 Scheduling pucch reception in  502.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.462229 [PHY]   pack_ul_tti_request SFN/Slot:502.17
avril 09 13:40:31 [0m1712662831.462231 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.463355 [PHY]   pack_ul_tti_request SFN/Slot:502.18
avril 09 13:40:31 [0m1712662831.464499 [PHY]   pack_ul_tti_request SFN/Slot:502.19
avril 09 13:40:31 [0m1712662831.472194 [NR_MAC]   (502/17)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.474704 [NR_MAC]     503. 7 Scheduling pucch reception in  503. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.474723 [PHY]   pack_ul_tti_request SFN/Slot:503.7
avril 09 13:40:31 [0m1712662831.474727 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.485782 [NR_MAC]   (503/7)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.488069 [NR_MAC]     503.17 Scheduling pucch reception in  503.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.488073 [PHY]   pack_ul_tti_request SFN/Slot:503.17
avril 09 13:40:31 [0m1712662831.488075 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.489266 [PHY]   pack_ul_tti_request SFN/Slot:503.18
avril 09 13:40:31 [0m1712662831.490443 [PHY]   pack_ul_tti_request SFN/Slot:503.19
avril 09 13:40:31 [0m1712662831.498563 [NR_MAC]   (503/17)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.501183 [NR_MAC]     504. 7 Scheduling pucch reception in  504. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.501190 [PHY]   pack_ul_tti_request SFN/Slot:504.7
avril 09 13:40:31 [0m1712662831.501193 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.503259 [NR_MAC]     504. 8 Scheduling pucch reception in  504. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:31 [0m1712662831.503282 [PHY]   pack_ul_tti_request SFN/Slot:504.8
avril 09 13:40:31 [0m1712662831.503284 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:31 [0m1712662831.512076 [NR_MAC]   (504/7)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.514633 [NR_MAC]     504.17 Scheduling pucch reception in  504.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.514655 [PHY]   pack_ul_tti_request SFN/Slot:504.17
avril 09 13:40:31 [0m1712662831.514656 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.515875 [PHY]   pack_ul_tti_request SFN/Slot:504.18
avril 09 13:40:31 [0m1712662831.516922 [PHY]   pack_ul_tti_request SFN/Slot:504.19
avril 09 13:40:31 [0m1712662831.518083 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 505/0 
avril 09 13:40:31 [0m1712662831.524836 [NR_MAC]   (504/17)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.527167 [NR_MAC]   pucch_acknack  505. 7 Scheduling pucch reception in  505. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.527174 [PHY]   pack_ul_tti_request SFN/Slot:505.7
avril 09 13:40:31 [0m1712662831.527177 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.538022 [NR_MAC]   (505/7)uci_01->pduBitmap:3
avril 09 13:40:31 [0m1712662831.540239 [NR_MAC]     505.17 Scheduling pucch reception in  505.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.540247 [PHY]   pack_ul_tti_request SFN/Slot:505.17
avril 09 13:40:31 [0m1712662831.540250 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.541355 [PHY]   pack_ul_tti_request SFN/Slot:505.18
avril 09 13:40:31 [0m1712662831.542685 [PHY]   pack_ul_tti_request SFN/Slot:505.19
avril 09 13:40:31 [0m1712662831.550262 [NR_MAC]   (505/17)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.552936 [NR_MAC]     506. 7 Scheduling pucch reception in  506. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.552945 [PHY]   pack_ul_tti_request SFN/Slot:506.7
avril 09 13:40:31 [0m1712662831.552948 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.563763 [NR_MAC]   (506/7)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.566023 [NR_MAC]     506.17 Scheduling pucch reception in  506.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.566029 [PHY]   pack_ul_tti_request SFN/Slot:506.17
avril 09 13:40:31 [0m1712662831.566032 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.567142 [PHY]   pack_ul_tti_request SFN/Slot:506.18
avril 09 13:40:31 [0m1712662831.568445 [PHY]   pack_ul_tti_request SFN/Slot:506.19
avril 09 13:40:31 [0m1712662831.576091 [NR_MAC]   (506/17)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.578536 [NR_MAC]     507. 7 Scheduling pucch reception in  507. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.578541 [PHY]   pack_ul_tti_request SFN/Slot:507.7
avril 09 13:40:31 [0m1712662831.578543 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.589396 [NR_MAC]   (507/7)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.591720 [NR_MAC]     507.17 Scheduling pucch reception in  507.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.591733 [PHY]   pack_ul_tti_request SFN/Slot:507.17
avril 09 13:40:31 [0m1712662831.591735 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.592966 [PHY]   pack_ul_tti_request SFN/Slot:507.18
avril 09 13:40:31 [0m1712662831.594050 [PHY]   pack_ul_tti_request SFN/Slot:507.19
avril 09 13:40:31 [0m1712662831.601301 [NR_MAC]   (507/17)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.603824 [NR_MAC]     508. 7 Scheduling pucch reception in  508. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.603838 [PHY]   pack_ul_tti_request SFN/Slot:508.7
avril 09 13:40:31 [0m1712662831.603840 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.615064 [NR_MAC]   (508/7)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.617760 [NR_MAC]     508.17 Scheduling pucch reception in  508.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.617765 [PHY]   pack_ul_tti_request SFN/Slot:508.17
avril 09 13:40:31 [0m1712662831.617767 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.618931 [PHY]   pack_ul_tti_request SFN/Slot:508.18
avril 09 13:40:31 [0m1712662831.620099 [PHY]   pack_ul_tti_request SFN/Slot:508.19
avril 09 13:40:31 [0m1712662831.627946 [NR_MAC]   (508/17)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.630355 [NR_MAC]     509. 7 Scheduling pucch reception in  509. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.630360 [PHY]   pack_ul_tti_request SFN/Slot:509.7
avril 09 13:40:31 [0m1712662831.630361 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.641674 [NR_MAC]   (509/7)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.643954 [NR_MAC]     509.17 Scheduling pucch reception in  509.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.643962 [PHY]   pack_ul_tti_request SFN/Slot:509.17
avril 09 13:40:31 [0m1712662831.643964 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.645113 [PHY]   pack_ul_tti_request SFN/Slot:509.18
avril 09 13:40:31 [0m1712662831.646421 [PHY]   pack_ul_tti_request SFN/Slot:509.19
avril 09 13:40:31 [0m1712662831.654340 [NR_MAC]   (509/17)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.656890 [NR_MAC]     510. 7 Scheduling pucch reception in  510. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.656909 [PHY]   pack_ul_tti_request SFN/Slot:510.7
avril 09 13:40:31 [0m1712662831.656911 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.668162 [NR_MAC]   (510/7)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.670854 [NR_MAC]     510.17 Scheduling pucch reception in  510.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.670859 [PHY]   pack_ul_tti_request SFN/Slot:510.17
avril 09 13:40:31 [0m1712662831.670862 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.671951 [PHY]   pack_ul_tti_request SFN/Slot:510.18
avril 09 13:40:31 [0m1712662831.673205 [PHY]   pack_ul_tti_request SFN/Slot:510.19
avril 09 13:40:31 [0m1712662831.680894 [NR_MAC]   (510/17)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.683225 [NR_MAC]     511. 7 Scheduling pucch reception in  511. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.683244 [PHY]   pack_ul_tti_request SFN/Slot:511.7
avril 09 13:40:31 [0m1712662831.683246 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.694514 [NR_MAC]   (511/7)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.696993 [NR_MAC]     511.17 Scheduling pucch reception in  511.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.697033 [PHY]   pack_ul_tti_request SFN/Slot:511.17
avril 09 13:40:31 [0m1712662831.697036 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.698101 [PHY]   pack_ul_tti_request SFN/Slot:511.18
avril 09 13:40:31 [0m1712662831.699411 [PHY]   pack_ul_tti_request SFN/Slot:511.19
avril 09 13:40:31 [0m1712662831.700675 [NR_MAC]   Frame.Slot 512.0
avril 09 13:40:31 UE RNTI fabe CU-UE-ID 1 in-sync PH 0 dB PCMAX 0 dBm, average RSRP -44 (16 meas)
avril 09 13:40:31 UE fabe: dlsch_rounds 220/1/0/0, dlsch_errors 0, pucch0_DTX 0, BLER 0.00000 MCS (0) 9
avril 09 13:40:31 UE fabe: ulsch_rounds 4117/0/0/0, ulsch_errors 0, ulsch_DTX 0, BLER 0.00000 MCS (0) 9
avril 09 13:40:31 UE fabe: MAC:    TX          26734 RX         346424 bytes
avril 09 13:40:31 UE fabe: LCID 1: TX            966 RX            282 bytes
avril 09 13:40:31 UE fabe: LCID 2: TX              0 RX              0 bytes
avril 09 13:40:31 UE fabe: LCID 4: TX           3174 RX           3398 bytes
avril 09 13:40:31 
avril 09 13:40:31 [0m1712662831.707291 [NR_MAC]   (511/17)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.709828 [NR_MAC]     512. 7 Scheduling pucch reception in  512. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.709837 [PHY]   pack_ul_tti_request SFN/Slot:512.7
avril 09 13:40:31 [0m1712662831.709840 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.711931 [NR_MAC]     512. 8 Scheduling pucch reception in  512. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:31 [0m1712662831.711938 [PHY]   pack_ul_tti_request SFN/Slot:512.8
avril 09 13:40:31 [0m1712662831.711940 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:31 [0m1712662831.721336 [NR_MAC]   (512/7)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.723816 [NR_MAC]     512.17 Scheduling pucch reception in  512.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.723840 [PHY]   pack_ul_tti_request SFN/Slot:512.17
avril 09 13:40:31 [0m1712662831.723843 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.724980 [PHY]   pack_ul_tti_request SFN/Slot:512.18
avril 09 13:40:31 [0m1712662831.726218 [PHY]   pack_ul_tti_request SFN/Slot:512.19
avril 09 13:40:31 [0m1712662831.734162 [NR_MAC]   (512/17)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.736766 [NR_MAC]     513. 7 Scheduling pucch reception in  513. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.736772 [PHY]   pack_ul_tti_request SFN/Slot:513.7
avril 09 13:40:31 [0m1712662831.736774 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.747897 [NR_MAC]   (513/7)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.750312 [NR_MAC]     513.17 Scheduling pucch reception in  513.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.750325 [PHY]   pack_ul_tti_request SFN/Slot:513.17
avril 09 13:40:31 [0m1712662831.750327 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.751498 [PHY]   pack_ul_tti_request SFN/Slot:513.18
avril 09 13:40:31 [0m1712662831.752816 [PHY]   pack_ul_tti_request SFN/Slot:513.19
avril 09 13:40:31 [0m1712662831.760520 [NR_MAC]   (513/17)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.763112 [NR_MAC]     514. 7 Scheduling pucch reception in  514. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.763124 [PHY]   pack_ul_tti_request SFN/Slot:514.7
avril 09 13:40:31 [0m1712662831.763128 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.774130 [NR_MAC]   (514/7)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.776675 [NR_MAC]     514.17 Scheduling pucch reception in  514.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.776686 [PHY]   pack_ul_tti_request SFN/Slot:514.17
avril 09 13:40:31 [0m1712662831.776689 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.777830 [PHY]   pack_ul_tti_request SFN/Slot:514.18
avril 09 13:40:31 [0m1712662831.779070 [PHY]   pack_ul_tti_request SFN/Slot:514.19
avril 09 13:40:31 [0m1712662831.780261 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 515/0 
avril 09 13:40:31 [0m1712662831.787000 [NR_MAC]   (514/17)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.789540 [NR_MAC]   pucch_acknack  515. 7 Scheduling pucch reception in  515. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.789555 [PHY]   pack_ul_tti_request SFN/Slot:515.7
avril 09 13:40:31 [0m1712662831.789559 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.800692 [NR_MAC]   (515/7)uci_01->pduBitmap:3
avril 09 13:40:31 [0m1712662831.803180 [NR_MAC]     515.17 Scheduling pucch reception in  515.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.803188 [PHY]   pack_ul_tti_request SFN/Slot:515.17
avril 09 13:40:31 [0m1712662831.803191 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.804302 [PHY]   pack_ul_tti_request SFN/Slot:515.18
avril 09 13:40:31 [0m1712662831.805649 [PHY]   pack_ul_tti_request SFN/Slot:515.19
avril 09 13:40:31 [0m1712662831.813311 [NR_MAC]   (515/17)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.815887 [NR_MAC]     516. 7 Scheduling pucch reception in  516. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.815894 [PHY]   pack_ul_tti_request SFN/Slot:516.7
avril 09 13:40:31 [0m1712662831.815898 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.827095 [NR_MAC]   (516/7)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.829747 [NR_MAC]     516.17 Scheduling pucch reception in  516.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.829757 [PHY]   pack_ul_tti_request SFN/Slot:516.17
avril 09 13:40:31 [0m1712662831.829760 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.830847 [PHY]   pack_ul_tti_request SFN/Slot:516.18
avril 09 13:40:31 [0m1712662831.832069 [PHY]   pack_ul_tti_request SFN/Slot:516.19
avril 09 13:40:31 [0m1712662831.839988 [NR_MAC]   (516/17)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.842621 [NR_MAC]     517. 7 Scheduling pucch reception in  517. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.842662 [PHY]   pack_ul_tti_request SFN/Slot:517.7
avril 09 13:40:31 [0m1712662831.842677 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.854184 [NR_MAC]   (517/7)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.856876 [NR_MAC]     517.17 Scheduling pucch reception in  517.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.856884 [PHY]   pack_ul_tti_request SFN/Slot:517.17
avril 09 13:40:31 [0m1712662831.856886 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.857890 [PHY]   pack_ul_tti_request SFN/Slot:517.18
avril 09 13:40:31 [0m1712662831.859166 [PHY]   pack_ul_tti_request SFN/Slot:517.19
avril 09 13:40:31 [0m1712662831.867156 [NR_MAC]   (517/17)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.869856 [NR_MAC]     518. 7 Scheduling pucch reception in  518. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.869862 [PHY]   pack_ul_tti_request SFN/Slot:518.7
avril 09 13:40:31 [0m1712662831.869864 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.881136 [NR_MAC]   (518/7)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.883712 [NR_MAC]     518.17 Scheduling pucch reception in  518.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.883742 [PHY]   pack_ul_tti_request SFN/Slot:518.17
avril 09 13:40:31 [0m1712662831.883753 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.884985 [PHY]   pack_ul_tti_request SFN/Slot:518.18
avril 09 13:40:31 [0m1712662831.886125 [PHY]   pack_ul_tti_request SFN/Slot:518.19
avril 09 13:40:31 [0m1712662831.894100 [NR_MAC]   (518/17)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.896897 [NR_MAC]     519. 7 Scheduling pucch reception in  519. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.896901 [PHY]   pack_ul_tti_request SFN/Slot:519.7
avril 09 13:40:31 [0m1712662831.896904 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.908301 [NR_MAC]   (519/7)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.910683 [NR_MAC]     519.17 Scheduling pucch reception in  519.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.910689 [PHY]   pack_ul_tti_request SFN/Slot:519.17
avril 09 13:40:31 [0m1712662831.910691 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.911856 [PHY]   pack_ul_tti_request SFN/Slot:519.18
avril 09 13:40:31 [0m1712662831.913049 [PHY]   pack_ul_tti_request SFN/Slot:519.19
avril 09 13:40:31 [0m1712662831.921023 [NR_MAC]   (519/17)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.923476 [NR_MAC]     520. 7 Scheduling pucch reception in  520. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.923488 [PHY]   pack_ul_tti_request SFN/Slot:520.7
avril 09 13:40:31 [0m1712662831.923491 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.925639 [NR_MAC]     520. 8 Scheduling pucch reception in  520. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:31 [0m1712662831.925649 [PHY]   pack_ul_tti_request SFN/Slot:520.8
avril 09 13:40:31 [0m1712662831.925651 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:31 [0m1712662831.934797 [NR_MAC]   (520/7)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.937223 [NR_MAC]     520.17 Scheduling pucch reception in  520.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.937238 [PHY]   pack_ul_tti_request SFN/Slot:520.17
avril 09 13:40:31 [0m1712662831.937241 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.938416 [PHY]   pack_ul_tti_request SFN/Slot:520.18
avril 09 13:40:31 [0m1712662831.939727 [PHY]   pack_ul_tti_request SFN/Slot:520.19
avril 09 13:40:31 [0m1712662831.947462 [NR_MAC]   (520/17)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.950005 [NR_MAC]     521. 7 Scheduling pucch reception in  521. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.950012 [PHY]   pack_ul_tti_request SFN/Slot:521.7
avril 09 13:40:31 [0m1712662831.950015 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.961364 [NR_MAC]   (521/7)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.963963 [NR_MAC]     521.17 Scheduling pucch reception in  521.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.963971 [PHY]   pack_ul_tti_request SFN/Slot:521.17
avril 09 13:40:31 [0m1712662831.963973 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.965040 [PHY]   pack_ul_tti_request SFN/Slot:521.18
avril 09 13:40:31 [0m1712662831.966316 [PHY]   pack_ul_tti_request SFN/Slot:521.19
avril 09 13:40:31 [0m1712662831.974166 [NR_MAC]   (521/17)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.976683 [NR_MAC]     522. 7 Scheduling pucch reception in  522. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.976689 [PHY]   pack_ul_tti_request SFN/Slot:522.7
avril 09 13:40:31 [0m1712662831.976692 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.988197 [NR_MAC]   (522/7)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662831.990780 [NR_MAC]     522.17 Scheduling pucch reception in  522.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662831.990792 [PHY]   pack_ul_tti_request SFN/Slot:522.17
avril 09 13:40:31 [0m1712662831.990796 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:31 [0m1712662831.991920 [PHY]   pack_ul_tti_request SFN/Slot:522.18
avril 09 13:40:31 [0m1712662831.993272 [PHY]   pack_ul_tti_request SFN/Slot:522.19
avril 09 13:40:31 [0m1712662832.000998 [NR_MAC]   (522/17)uci_01->pduBitmap:1
avril 09 13:40:31 [0m1712662832.003660 [NR_MAC]     523. 7 Scheduling pucch reception in  523. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:31 [0m1712662832.003710 [PHY]   pack_ul_tti_request SFN/Slot:523.7
avril 09 13:40:32 [0m1712662832.003734 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.015054 [NR_MAC]   (523/7)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.017792 [NR_MAC]     523.17 Scheduling pucch reception in  523.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.017801 [PHY]   pack_ul_tti_request SFN/Slot:523.17
avril 09 13:40:32 [0m1712662832.017804 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.018987 [PHY]   pack_ul_tti_request SFN/Slot:523.18
avril 09 13:40:32 [0m1712662832.020155 [PHY]   pack_ul_tti_request SFN/Slot:523.19
avril 09 13:40:32 [0m1712662832.028228 [NR_MAC]   (523/17)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.030947 [NR_MAC]     524. 7 Scheduling pucch reception in  524. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.030956 [PHY]   pack_ul_tti_request SFN/Slot:524.7
avril 09 13:40:32 [0m1712662832.030960 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.042438 [NR_MAC]   (524/7)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.044912 [NR_MAC]     524.17 Scheduling pucch reception in  524.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.044922 [PHY]   pack_ul_tti_request SFN/Slot:524.17
avril 09 13:40:32 [0m1712662832.044924 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.046151 [PHY]   pack_ul_tti_request SFN/Slot:524.18
avril 09 13:40:32 [0m1712662832.047376 [PHY]   pack_ul_tti_request SFN/Slot:524.19
avril 09 13:40:32 [0m1712662832.048621 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 525/0 
avril 09 13:40:32 [0m1712662832.055535 [NR_MAC]   (524/17)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.057991 [NR_MAC]   pucch_acknack  525. 7 Scheduling pucch reception in  525. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.058002 [PHY]   pack_ul_tti_request SFN/Slot:525.7
avril 09 13:40:32 [0m1712662832.058005 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.069382 [NR_MAC]   (525/7)uci_01->pduBitmap:3
avril 09 13:40:32 [0m1712662832.071906 [NR_MAC]     525.17 Scheduling pucch reception in  525.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.071912 [PHY]   pack_ul_tti_request SFN/Slot:525.17
avril 09 13:40:32 [0m1712662832.071920 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.073069 [PHY]   pack_ul_tti_request SFN/Slot:525.18
avril 09 13:40:32 [0m1712662832.074389 [PHY]   pack_ul_tti_request SFN/Slot:525.19
avril 09 13:40:32 [0m1712662832.082426 [NR_MAC]   (525/17)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.084996 [NR_MAC]     526. 7 Scheduling pucch reception in  526. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.085009 [PHY]   pack_ul_tti_request SFN/Slot:526.7
avril 09 13:40:32 [0m1712662832.085012 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.096648 [NR_MAC]   (526/7)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.098968 [NR_MAC]     526.17 Scheduling pucch reception in  526.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.098975 [PHY]   pack_ul_tti_request SFN/Slot:526.17
avril 09 13:40:32 [0m1712662832.098977 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.100114 [PHY]   pack_ul_tti_request SFN/Slot:526.18
avril 09 13:40:32 [0m1712662832.101382 [PHY]   pack_ul_tti_request SFN/Slot:526.19
avril 09 13:40:32 [0m1712662832.109467 [NR_MAC]   (526/17)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.111943 [NR_MAC]     527. 7 Scheduling pucch reception in  527. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.111954 [PHY]   pack_ul_tti_request SFN/Slot:527.7
avril 09 13:40:32 [0m1712662832.111958 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.123399 [NR_MAC]   (527/7)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.125891 [NR_MAC]     527.17 Scheduling pucch reception in  527.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.125897 [PHY]   pack_ul_tti_request SFN/Slot:527.17
avril 09 13:40:32 [0m1712662832.125900 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.127073 [PHY]   pack_ul_tti_request SFN/Slot:527.18
avril 09 13:40:32 [0m1712662832.128319 [PHY]   pack_ul_tti_request SFN/Slot:527.19
avril 09 13:40:32 [0m1712662832.136148 [NR_MAC]   (527/17)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.138924 [NR_MAC]     528. 7 Scheduling pucch reception in  528. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.138932 [PHY]   pack_ul_tti_request SFN/Slot:528.7
avril 09 13:40:32 [0m1712662832.138939 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.140991 [NR_MAC]     528. 8 Scheduling pucch reception in  528. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:32 [0m1712662832.140998 [PHY]   pack_ul_tti_request SFN/Slot:528.8
avril 09 13:40:32 [0m1712662832.140999 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:32 [0m1712662832.150571 [NR_MAC]   (528/7)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.152959 [NR_MAC]     528.17 Scheduling pucch reception in  528.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.152978 [PHY]   pack_ul_tti_request SFN/Slot:528.17
avril 09 13:40:32 [0m1712662832.152982 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.154184 [PHY]   pack_ul_tti_request SFN/Slot:528.18
avril 09 13:40:32 [0m1712662832.155458 [PHY]   pack_ul_tti_request SFN/Slot:528.19
avril 09 13:40:32 [0m1712662832.163319 [NR_MAC]   (528/17)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.165876 [NR_MAC]     529. 7 Scheduling pucch reception in  529. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.165888 [PHY]   pack_ul_tti_request SFN/Slot:529.7
avril 09 13:40:32 [0m1712662832.165891 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.176997 [NR_MAC]   (529/7)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.179564 [NR_MAC]     529.17 Scheduling pucch reception in  529.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.179573 [PHY]   pack_ul_tti_request SFN/Slot:529.17
avril 09 13:40:32 [0m1712662832.179575 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.180839 [PHY]   pack_ul_tti_request SFN/Slot:529.18
avril 09 13:40:32 [0m1712662832.181907 [PHY]   pack_ul_tti_request SFN/Slot:529.19
avril 09 13:40:32 [0m1712662832.189804 [NR_MAC]   (529/17)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.192291 [NR_MAC]     530. 7 Scheduling pucch reception in  530. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.192297 [PHY]   pack_ul_tti_request SFN/Slot:530.7
avril 09 13:40:32 [0m1712662832.192299 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.203503 [NR_MAC]   (530/7)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.205978 [NR_MAC]     530.17 Scheduling pucch reception in  530.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.205982 [PHY]   pack_ul_tti_request SFN/Slot:530.17
avril 09 13:40:32 [0m1712662832.205984 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.207049 [PHY]   pack_ul_tti_request SFN/Slot:530.18
avril 09 13:40:32 [0m1712662832.208311 [PHY]   pack_ul_tti_request SFN/Slot:530.19
avril 09 13:40:32 [0m1712662832.216222 [NR_MAC]   (530/17)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.218919 [NR_MAC]     531. 7 Scheduling pucch reception in  531. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.218928 [PHY]   pack_ul_tti_request SFN/Slot:531.7
avril 09 13:40:32 [0m1712662832.218931 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.230145 [NR_MAC]   (531/7)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.232777 [NR_MAC]     531.17 Scheduling pucch reception in  531.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.232785 [PHY]   pack_ul_tti_request SFN/Slot:531.17
avril 09 13:40:32 [0m1712662832.232788 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.233883 [PHY]   pack_ul_tti_request SFN/Slot:531.18
avril 09 13:40:32 [0m1712662832.235014 [PHY]   pack_ul_tti_request SFN/Slot:531.19
avril 09 13:40:32 [0m1712662832.243037 [NR_MAC]   (531/17)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.245736 [NR_MAC]     532. 7 Scheduling pucch reception in  532. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.245743 [PHY]   pack_ul_tti_request SFN/Slot:532.7
avril 09 13:40:32 [0m1712662832.245746 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.256946 [NR_MAC]   (532/7)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.259227 [NR_MAC]     532.17 Scheduling pucch reception in  532.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.259241 [PHY]   pack_ul_tti_request SFN/Slot:532.17
avril 09 13:40:32 [0m1712662832.259243 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.260407 [PHY]   pack_ul_tti_request SFN/Slot:532.18
avril 09 13:40:32 [0m1712662832.261739 [PHY]   pack_ul_tti_request SFN/Slot:532.19
avril 09 13:40:32 [0m1712662832.269580 [NR_MAC]   (532/17)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.271985 [NR_MAC]     533. 7 Scheduling pucch reception in  533. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.271996 [PHY]   pack_ul_tti_request SFN/Slot:533.7
avril 09 13:40:32 [0m1712662832.271999 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.283522 [NR_MAC]   (533/7)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.285810 [NR_MAC]     533.17 Scheduling pucch reception in  533.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.285817 [PHY]   pack_ul_tti_request SFN/Slot:533.17
avril 09 13:40:32 [0m1712662832.285819 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.286985 [PHY]   pack_ul_tti_request SFN/Slot:533.18
avril 09 13:40:32 [0m1712662832.288247 [PHY]   pack_ul_tti_request SFN/Slot:533.19
avril 09 13:40:32 [0m1712662832.296143 [NR_MAC]   (533/17)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.298819 [NR_MAC]     534. 7 Scheduling pucch reception in  534. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.298829 [PHY]   pack_ul_tti_request SFN/Slot:534.7
avril 09 13:40:32 [0m1712662832.298833 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.309682 [NR_MAC]   (534/7)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.312129 [NR_MAC]     534.17 Scheduling pucch reception in  534.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.312140 [PHY]   pack_ul_tti_request SFN/Slot:534.17
avril 09 13:40:32 [0m1712662832.312144 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.313189 [PHY]   pack_ul_tti_request SFN/Slot:534.18
avril 09 13:40:32 [0m1712662832.314540 [PHY]   pack_ul_tti_request SFN/Slot:534.19
avril 09 13:40:32 [0m1712662832.315746 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 535/0 
avril 09 13:40:32 [0m1712662832.322415 [NR_MAC]   (534/17)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.324917 [NR_MAC]   pucch_acknack  535. 7 Scheduling pucch reception in  535. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.324924 [PHY]   pack_ul_tti_request SFN/Slot:535.7
avril 09 13:40:32 [0m1712662832.324927 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.335962 [NR_MAC]   (535/7)uci_01->pduBitmap:3
avril 09 13:40:32 [0m1712662832.338364 [NR_MAC]     535.17 Scheduling pucch reception in  535.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.338370 [PHY]   pack_ul_tti_request SFN/Slot:535.17
avril 09 13:40:32 [0m1712662832.338373 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.339535 [PHY]   pack_ul_tti_request SFN/Slot:535.18
avril 09 13:40:32 [0m1712662832.340838 [PHY]   pack_ul_tti_request SFN/Slot:535.19
avril 09 13:40:32 [0m1712662832.348832 [NR_MAC]   (535/17)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.350062 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 536/6 
avril 09 13:40:32 [0m1712662832.351153 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 536/7 
avril 09 13:40:32 [0m1712662832.351158 [NR_MAC]     536. 7 Scheduling pucch reception in  536. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.351173 [PHY]   pack_ul_tti_request SFN/Slot:536.7
avril 09 13:40:32 [0m1712662832.351176 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.353195 [NR_MAC]     536. 8 Scheduling pucch reception in  536. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:32 [0m1712662832.353200 [PHY]   pack_ul_tti_request SFN/Slot:536.8
avril 09 13:40:32 [0m1712662832.353201 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:32 [0m1712662832.362371 [NR_MAC]   (536/7)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.364854 [NR_MAC]   pucch_acknack  536.17 Scheduling pucch reception in  536.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.364861 [PHY]   pack_ul_tti_request SFN/Slot:536.17
avril 09 13:40:32 [0m1712662832.364864 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.365961 [PHY]   pack_ul_tti_request SFN/Slot:536.18
avril 09 13:40:32 [0m1712662832.367312 [PHY]   pack_ul_tti_request SFN/Slot:536.19
avril 09 13:40:32 [0m1712662832.375332 [NR_MAC]   (536/17)uci_01->pduBitmap:3
avril 09 13:40:32 [0m1712662832.377764 [NR_MAC]     537. 7 Scheduling pucch reception in  537. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.377803 [PHY]   pack_ul_tti_request SFN/Slot:537.7
avril 09 13:40:32 [0m1712662832.377806 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.389077 [NR_MAC]   (537/7)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.391557 [NR_MAC]     537.17 Scheduling pucch reception in  537.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.391563 [PHY]   pack_ul_tti_request SFN/Slot:537.17
avril 09 13:40:32 [0m1712662832.391566 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.392789 [PHY]   pack_ul_tti_request SFN/Slot:537.18
avril 09 13:40:32 [0m1712662832.393995 [PHY]   pack_ul_tti_request SFN/Slot:537.19
avril 09 13:40:32 [0m1712662832.402071 [NR_MAC]   (537/17)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.404601 [NR_MAC]     538. 7 Scheduling pucch reception in  538. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.404608 [PHY]   pack_ul_tti_request SFN/Slot:538.7
avril 09 13:40:32 [0m1712662832.404610 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.415830 [NR_MAC]   (538/7)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.418102 [NR_MAC]     538.17 Scheduling pucch reception in  538.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.418109 [PHY]   pack_ul_tti_request SFN/Slot:538.17
avril 09 13:40:32 [0m1712662832.418115 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.419291 [PHY]   pack_ul_tti_request SFN/Slot:538.18
avril 09 13:40:32 [0m1712662832.420596 [PHY]   pack_ul_tti_request SFN/Slot:538.19
avril 09 13:40:32 [0m1712662832.428143 [NR_MAC]   (538/17)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.430672 [NR_MAC]     539. 7 Scheduling pucch reception in  539. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.430679 [PHY]   pack_ul_tti_request SFN/Slot:539.7
avril 09 13:40:32 [0m1712662832.430681 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.442056 [NR_MAC]   (539/7)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.444736 [NR_MAC]     539.17 Scheduling pucch reception in  539.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.444768 [PHY]   pack_ul_tti_request SFN/Slot:539.17
avril 09 13:40:32 [0m1712662832.444781 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.445891 [PHY]   pack_ul_tti_request SFN/Slot:539.18
avril 09 13:40:32 [0m1712662832.447082 [PHY]   pack_ul_tti_request SFN/Slot:539.19
avril 09 13:40:32 [0m1712662832.455089 [NR_MAC]   (539/17)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.457800 [NR_MAC]     540. 7 Scheduling pucch reception in  540. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.457809 [PHY]   pack_ul_tti_request SFN/Slot:540.7
avril 09 13:40:32 [0m1712662832.457812 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.469162 [NR_MAC]   (540/7)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.471747 [NR_MAC]     540.17 Scheduling pucch reception in  540.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.471755 [PHY]   pack_ul_tti_request SFN/Slot:540.17
avril 09 13:40:32 [0m1712662832.471757 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.472874 [PHY]   pack_ul_tti_request SFN/Slot:540.18
avril 09 13:40:32 [0m1712662832.474136 [PHY]   pack_ul_tti_request SFN/Slot:540.19
avril 09 13:40:32 [0m1712662832.482409 [NR_MAC]   (540/17)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.484932 [NR_MAC]     541. 7 Scheduling pucch reception in  541. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.484939 [PHY]   pack_ul_tti_request SFN/Slot:541.7
avril 09 13:40:32 [0m1712662832.484941 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.496128 [NR_MAC]   (541/7)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.498813 [NR_MAC]     541.17 Scheduling pucch reception in  541.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.498819 [PHY]   pack_ul_tti_request SFN/Slot:541.17
avril 09 13:40:32 [0m1712662832.498821 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.499934 [PHY]   pack_ul_tti_request SFN/Slot:541.18
avril 09 13:40:32 [0m1712662832.501126 [PHY]   pack_ul_tti_request SFN/Slot:541.19
avril 09 13:40:32 [0m1712662832.509374 [NR_MAC]   (541/17)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.511752 [NR_MAC]     542. 7 Scheduling pucch reception in  542. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.511763 [PHY]   pack_ul_tti_request SFN/Slot:542.7
avril 09 13:40:32 [0m1712662832.511767 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.523053 [NR_MAC]   (542/7)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.525675 [NR_MAC]     542.17 Scheduling pucch reception in  542.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.525684 [PHY]   pack_ul_tti_request SFN/Slot:542.17
avril 09 13:40:32 [0m1712662832.525687 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.526785 [PHY]   pack_ul_tti_request SFN/Slot:542.18
avril 09 13:40:32 [0m1712662832.528061 [PHY]   pack_ul_tti_request SFN/Slot:542.19
avril 09 13:40:32 [0m1712662832.536081 [NR_MAC]   (542/17)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.538661 [NR_MAC]     543. 7 Scheduling pucch reception in  543. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.538670 [PHY]   pack_ul_tti_request SFN/Slot:543.7
avril 09 13:40:32 [0m1712662832.538673 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.550191 [NR_MAC]   (543/7)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.552733 [NR_MAC]     543.17 Scheduling pucch reception in  543.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.552771 [PHY]   pack_ul_tti_request SFN/Slot:543.17
avril 09 13:40:32 [0m1712662832.552774 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.553942 [PHY]   pack_ul_tti_request SFN/Slot:543.18
avril 09 13:40:32 [0m1712662832.555132 [PHY]   pack_ul_tti_request SFN/Slot:543.19
avril 09 13:40:32 [0m1712662832.562963 [NR_MAC]   (543/17)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.565545 [NR_MAC]     544. 7 Scheduling pucch reception in  544. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.565551 [PHY]   pack_ul_tti_request SFN/Slot:544.7
avril 09 13:40:32 [0m1712662832.565554 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.567822 [NR_MAC]     544. 8 Scheduling pucch reception in  544. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:32 [0m1712662832.567828 [PHY]   pack_ul_tti_request SFN/Slot:544.8
avril 09 13:40:32 [0m1712662832.567829 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:32 [0m1712662832.576783 [NR_MAC]   (544/7)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.579118 [NR_MAC]     544.17 Scheduling pucch reception in  544.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.579126 [PHY]   pack_ul_tti_request SFN/Slot:544.17
avril 09 13:40:32 [0m1712662832.579128 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.580493 [PHY]   pack_ul_tti_request SFN/Slot:544.18
avril 09 13:40:32 [0m1712662832.581812 [PHY]   pack_ul_tti_request SFN/Slot:544.19
avril 09 13:40:32 [0m1712662832.583034 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 545/0 
avril 09 13:40:32 [0m1712662832.589708 [NR_MAC]   (544/17)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.591994 [NR_MAC]   pucch_acknack  545. 7 Scheduling pucch reception in  545. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.592003 [PHY]   pack_ul_tti_request SFN/Slot:545.7
avril 09 13:40:32 [0m1712662832.592006 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.603068 [NR_MAC]   (545/7)uci_01->pduBitmap:3
avril 09 13:40:32 [0m1712662832.605621 [NR_MAC]     545.17 Scheduling pucch reception in  545.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.605662 [PHY]   pack_ul_tti_request SFN/Slot:545.17
avril 09 13:40:32 [0m1712662832.605675 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.606933 [PHY]   pack_ul_tti_request SFN/Slot:545.18
avril 09 13:40:32 [0m1712662832.608145 [PHY]   pack_ul_tti_request SFN/Slot:545.19
avril 09 13:40:32 [0m1712662832.615985 [NR_MAC]   (545/17)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.618486 [NR_MAC]     546. 7 Scheduling pucch reception in  546. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.618493 [PHY]   pack_ul_tti_request SFN/Slot:546.7
avril 09 13:40:32 [0m1712662832.618495 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.629574 [NR_MAC]   (546/7)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.631978 [NR_MAC]     546.17 Scheduling pucch reception in  546.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.631985 [PHY]   pack_ul_tti_request SFN/Slot:546.17
avril 09 13:40:32 [0m1712662832.631989 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.633046 [PHY]   pack_ul_tti_request SFN/Slot:546.18
avril 09 13:40:32 [0m1712662832.634124 [PHY]   pack_ul_tti_request SFN/Slot:546.19
avril 09 13:40:32 [0m1712662832.641852 [NR_MAC]   (546/17)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.644343 [NR_MAC]     547. 7 Scheduling pucch reception in  547. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.644358 [PHY]   pack_ul_tti_request SFN/Slot:547.7
avril 09 13:40:32 [0m1712662832.644361 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.655685 [NR_MAC]   (547/7)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.657933 [NR_MAC]     547.17 Scheduling pucch reception in  547.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.657938 [PHY]   pack_ul_tti_request SFN/Slot:547.17
avril 09 13:40:32 [0m1712662832.657940 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.659102 [PHY]   pack_ul_tti_request SFN/Slot:547.18
avril 09 13:40:32 [0m1712662832.660205 [PHY]   pack_ul_tti_request SFN/Slot:547.19
avril 09 13:40:32 [0m1712662832.667910 [NR_MAC]   (547/17)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.670346 [NR_MAC]     548. 7 Scheduling pucch reception in  548. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.670351 [PHY]   pack_ul_tti_request SFN/Slot:548.7
avril 09 13:40:32 [0m1712662832.670352 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.681443 [NR_MAC]   (548/7)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.683766 [NR_MAC]     548.17 Scheduling pucch reception in  548.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.683840 [PHY]   pack_ul_tti_request SFN/Slot:548.17
avril 09 13:40:32 [0m1712662832.683859 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.684957 [PHY]   pack_ul_tti_request SFN/Slot:548.18
avril 09 13:40:32 [0m1712662832.686188 [PHY]   pack_ul_tti_request SFN/Slot:548.19
avril 09 13:40:32 [0m1712662832.693914 [NR_MAC]   (548/17)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.696070 [NR_MAC]     549. 7 Scheduling pucch reception in  549. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.696077 [PHY]   pack_ul_tti_request SFN/Slot:549.7
avril 09 13:40:32 [0m1712662832.696079 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.707364 [NR_MAC]   (549/7)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.709972 [NR_MAC]     549.17 Scheduling pucch reception in  549.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.709980 [PHY]   pack_ul_tti_request SFN/Slot:549.17
avril 09 13:40:32 [0m1712662832.709981 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.711088 [PHY]   pack_ul_tti_request SFN/Slot:549.18
avril 09 13:40:32 [0m1712662832.712199 [PHY]   pack_ul_tti_request SFN/Slot:549.19
avril 09 13:40:32 [0m1712662832.720150 [NR_MAC]   (549/17)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.722822 [NR_MAC]     550. 7 Scheduling pucch reception in  550. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.722846 [PHY]   pack_ul_tti_request SFN/Slot:550.7
avril 09 13:40:32 [0m1712662832.722848 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.734084 [NR_MAC]   (550/7)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.736537 [NR_MAC]     550.17 Scheduling pucch reception in  550.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.736543 [PHY]   pack_ul_tti_request SFN/Slot:550.17
avril 09 13:40:32 [0m1712662832.736546 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.737733 [PHY]   pack_ul_tti_request SFN/Slot:550.18
avril 09 13:40:32 [0m1712662832.738973 [PHY]   pack_ul_tti_request SFN/Slot:550.19
avril 09 13:40:32 [0m1712662832.746809 [NR_MAC]   (550/17)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.749146 [NR_MAC]     551. 7 Scheduling pucch reception in  551. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.749155 [PHY]   pack_ul_tti_request SFN/Slot:551.7
avril 09 13:40:32 [0m1712662832.749158 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.760132 [NR_MAC]   (551/7)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.762725 [NR_MAC]     551.17 Scheduling pucch reception in  551.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.762744 [PHY]   pack_ul_tti_request SFN/Slot:551.17
avril 09 13:40:32 [0m1712662832.762746 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.763860 [PHY]   pack_ul_tti_request SFN/Slot:551.18
avril 09 13:40:32 [0m1712662832.765071 [PHY]   pack_ul_tti_request SFN/Slot:551.19
avril 09 13:40:32 [0m1712662832.773016 [NR_MAC]   (551/17)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.775459 [NR_MAC]     552. 7 Scheduling pucch reception in  552. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.775478 [PHY]   pack_ul_tti_request SFN/Slot:552.7
avril 09 13:40:32 [0m1712662832.775482 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.777707 [NR_MAC]     552. 8 Scheduling pucch reception in  552. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:32 [0m1712662832.777729 [PHY]   pack_ul_tti_request SFN/Slot:552.8
avril 09 13:40:32 [0m1712662832.777735 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:32 [0m1712662832.786722 [NR_MAC]   (552/7)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.789169 [NR_MAC]     552.17 Scheduling pucch reception in  552.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.789188 [PHY]   pack_ul_tti_request SFN/Slot:552.17
avril 09 13:40:32 [0m1712662832.789191 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.790254 [PHY]   pack_ul_tti_request SFN/Slot:552.18
avril 09 13:40:32 [0m1712662832.791476 [PHY]   pack_ul_tti_request SFN/Slot:552.19
avril 09 13:40:32 [0m1712662832.799175 [NR_MAC]   (552/17)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.801662 [NR_MAC]     553. 7 Scheduling pucch reception in  553. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.801671 [PHY]   pack_ul_tti_request SFN/Slot:553.7
avril 09 13:40:32 [0m1712662832.801674 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.812741 [NR_MAC]   (553/7)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.814935 [NR_MAC]     553.17 Scheduling pucch reception in  553.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.814943 [PHY]   pack_ul_tti_request SFN/Slot:553.17
avril 09 13:40:32 [0m1712662832.814945 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.816063 [PHY]   pack_ul_tti_request SFN/Slot:553.18
avril 09 13:40:32 [0m1712662832.817320 [PHY]   pack_ul_tti_request SFN/Slot:553.19
avril 09 13:40:32 [0m1712662832.825024 [NR_MAC]   (553/17)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.827474 [NR_MAC]     554. 7 Scheduling pucch reception in  554. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.827481 [PHY]   pack_ul_tti_request SFN/Slot:554.7
avril 09 13:40:32 [0m1712662832.827483 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.838929 [NR_MAC]   (554/7)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.841396 [NR_MAC]     554.17 Scheduling pucch reception in  554.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.841410 [PHY]   pack_ul_tti_request SFN/Slot:554.17
avril 09 13:40:32 [0m1712662832.841414 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.842696 [PHY]   pack_ul_tti_request SFN/Slot:554.18
avril 09 13:40:32 [0m1712662832.843860 [PHY]   pack_ul_tti_request SFN/Slot:554.19
avril 09 13:40:32 [0m1712662832.845076 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 555/0 
avril 09 13:40:32 [0m1712662832.851910 [NR_MAC]   (554/17)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.854246 [NR_MAC]   pucch_acknack  555. 7 Scheduling pucch reception in  555. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.854258 [PHY]   pack_ul_tti_request SFN/Slot:555.7
avril 09 13:40:32 [0m1712662832.854260 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.865387 [NR_MAC]   (555/7)uci_01->pduBitmap:3
avril 09 13:40:32 [0m1712662832.867928 [NR_MAC]     555.17 Scheduling pucch reception in  555.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.867936 [PHY]   pack_ul_tti_request SFN/Slot:555.17
avril 09 13:40:32 [0m1712662832.867941 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.869075 [PHY]   pack_ul_tti_request SFN/Slot:555.18
avril 09 13:40:32 [0m1712662832.870235 [PHY]   pack_ul_tti_request SFN/Slot:555.19
avril 09 13:40:32 [0m1712662832.878086 [NR_MAC]   (555/17)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.880946 [NR_MAC]     556. 7 Scheduling pucch reception in  556. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.880962 [PHY]   pack_ul_tti_request SFN/Slot:556.7
avril 09 13:40:32 [0m1712662832.880964 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.892078 [NR_MAC]   (556/7)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.894687 [NR_MAC]     556.17 Scheduling pucch reception in  556.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.894693 [PHY]   pack_ul_tti_request SFN/Slot:556.17
avril 09 13:40:32 [0m1712662832.894695 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.895861 [PHY]   pack_ul_tti_request SFN/Slot:556.18
avril 09 13:40:32 [0m1712662832.897062 [PHY]   pack_ul_tti_request SFN/Slot:556.19
avril 09 13:40:32 [0m1712662832.904978 [NR_MAC]   (556/17)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.907489 [NR_MAC]     557. 7 Scheduling pucch reception in  557. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.907517 [PHY]   pack_ul_tti_request SFN/Slot:557.7
avril 09 13:40:32 [0m1712662832.907532 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.918836 [NR_MAC]   (557/7)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.921063 [NR_MAC]     557.17 Scheduling pucch reception in  557.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.921074 [PHY]   pack_ul_tti_request SFN/Slot:557.17
avril 09 13:40:32 [0m1712662832.921077 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.922164 [PHY]   pack_ul_tti_request SFN/Slot:557.18
avril 09 13:40:32 [0m1712662832.923441 [PHY]   pack_ul_tti_request SFN/Slot:557.19
avril 09 13:40:32 [0m1712662832.931249 [NR_MAC]   (557/17)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.934028 [NR_MAC]     558. 7 Scheduling pucch reception in  558. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.934037 [PHY]   pack_ul_tti_request SFN/Slot:558.7
avril 09 13:40:32 [0m1712662832.934040 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.945189 [NR_MAC]   (558/7)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.947817 [NR_MAC]     558.17 Scheduling pucch reception in  558.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.947826 [PHY]   pack_ul_tti_request SFN/Slot:558.17
avril 09 13:40:32 [0m1712662832.947828 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.948973 [PHY]   pack_ul_tti_request SFN/Slot:558.18
avril 09 13:40:32 [0m1712662832.950195 [PHY]   pack_ul_tti_request SFN/Slot:558.19
avril 09 13:40:32 [0m1712662832.958200 [NR_MAC]   (558/17)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.960803 [NR_MAC]     559. 7 Scheduling pucch reception in  559. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.960812 [PHY]   pack_ul_tti_request SFN/Slot:559.7
avril 09 13:40:32 [0m1712662832.960815 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.971990 [NR_MAC]   (559/7)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.974492 [NR_MAC]     559.17 Scheduling pucch reception in  559.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.974499 [PHY]   pack_ul_tti_request SFN/Slot:559.17
avril 09 13:40:32 [0m1712662832.974500 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.975736 [PHY]   pack_ul_tti_request SFN/Slot:559.18
avril 09 13:40:32 [0m1712662832.976970 [PHY]   pack_ul_tti_request SFN/Slot:559.19
avril 09 13:40:32 [0m1712662832.984919 [NR_MAC]   (559/17)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662832.987574 [NR_MAC]     560. 7 Scheduling pucch reception in  560. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662832.987601 [PHY]   pack_ul_tti_request SFN/Slot:560.7
avril 09 13:40:32 [0m1712662832.987604 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662832.989951 [NR_MAC]     560. 8 Scheduling pucch reception in  560. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:32 [0m1712662832.989956 [PHY]   pack_ul_tti_request SFN/Slot:560.8
avril 09 13:40:32 [0m1712662832.989957 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:32 [0m1712662832.999060 [NR_MAC]   (560/7)uci_01->pduBitmap:1
avril 09 13:40:32 [0m1712662833.001697 [NR_MAC]     560.17 Scheduling pucch reception in  560.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:32 [0m1712662833.001745 [PHY]   pack_ul_tti_request SFN/Slot:560.17
avril 09 13:40:32 [0m1712662833.001755 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:32 [0m1712662833.002956 [PHY]   pack_ul_tti_request SFN/Slot:560.18
avril 09 13:40:33 [0m1712662833.004068 [PHY]   pack_ul_tti_request SFN/Slot:560.19
avril 09 13:40:33 [0m1712662833.012086 [NR_MAC]   (560/17)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.014634 [NR_MAC]     561. 7 Scheduling pucch reception in  561. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.014642 [PHY]   pack_ul_tti_request SFN/Slot:561.7
avril 09 13:40:33 [0m1712662833.014646 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.026226 [NR_MAC]   (561/7)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.028914 [NR_MAC]     561.17 Scheduling pucch reception in  561.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.028919 [PHY]   pack_ul_tti_request SFN/Slot:561.17
avril 09 13:40:33 [0m1712662833.028921 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.030099 [PHY]   pack_ul_tti_request SFN/Slot:561.18
avril 09 13:40:33 [0m1712662833.031336 [PHY]   pack_ul_tti_request SFN/Slot:561.19
avril 09 13:40:33 [0m1712662833.039324 [NR_MAC]   (561/17)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.041888 [NR_MAC]     562. 7 Scheduling pucch reception in  562. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.041893 [PHY]   pack_ul_tti_request SFN/Slot:562.7
avril 09 13:40:33 [0m1712662833.041895 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.052965 [NR_MAC]   (562/7)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.055426 [NR_MAC]     562.17 Scheduling pucch reception in  562.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.055431 [PHY]   pack_ul_tti_request SFN/Slot:562.17
avril 09 13:40:33 [0m1712662833.055432 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.056627 [PHY]   pack_ul_tti_request SFN/Slot:562.18
avril 09 13:40:33 [0m1712662833.057989 [PHY]   pack_ul_tti_request SFN/Slot:562.19
avril 09 13:40:33 [0m1712662833.066242 [NR_MAC]   (562/17)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.068946 [NR_MAC]     563. 7 Scheduling pucch reception in  563. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.068958 [PHY]   pack_ul_tti_request SFN/Slot:563.7
avril 09 13:40:33 [0m1712662833.068960 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.080462 [NR_MAC]   (563/7)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.082899 [NR_MAC]     563.17 Scheduling pucch reception in  563.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.082907 [PHY]   pack_ul_tti_request SFN/Slot:563.17
avril 09 13:40:33 [0m1712662833.082909 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.084007 [PHY]   pack_ul_tti_request SFN/Slot:563.18
avril 09 13:40:33 [0m1712662833.085262 [PHY]   pack_ul_tti_request SFN/Slot:563.19
avril 09 13:40:33 [0m1712662833.093259 [NR_MAC]   (563/17)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.095865 [NR_MAC]     564. 7 Scheduling pucch reception in  564. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.095871 [PHY]   pack_ul_tti_request SFN/Slot:564.7
avril 09 13:40:33 [0m1712662833.095873 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.106832 [NR_MAC]   (564/7)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.109266 [NR_MAC]     564.17 Scheduling pucch reception in  564.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.109286 [PHY]   pack_ul_tti_request SFN/Slot:564.17
avril 09 13:40:33 [0m1712662833.109288 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.110453 [PHY]   pack_ul_tti_request SFN/Slot:564.18
avril 09 13:40:33 [0m1712662833.111775 [PHY]   pack_ul_tti_request SFN/Slot:564.19
avril 09 13:40:33 [0m1712662833.113010 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 565/0 
avril 09 13:40:33 [0m1712662833.119813 [NR_MAC]   (564/17)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.122104 [NR_MAC]   pucch_acknack  565. 7 Scheduling pucch reception in  565. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.122109 [PHY]   pack_ul_tti_request SFN/Slot:565.7
avril 09 13:40:33 [0m1712662833.122112 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.133376 [NR_MAC]   (565/7)uci_01->pduBitmap:3
avril 09 13:40:33 [0m1712662833.135860 [NR_MAC]     565.17 Scheduling pucch reception in  565.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.135872 [PHY]   pack_ul_tti_request SFN/Slot:565.17
avril 09 13:40:33 [0m1712662833.135877 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.136963 [PHY]   pack_ul_tti_request SFN/Slot:565.18
avril 09 13:40:33 [0m1712662833.138163 [PHY]   pack_ul_tti_request SFN/Slot:565.19
avril 09 13:40:33 [0m1712662833.146105 [NR_MAC]   (565/17)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.148849 [NR_MAC]     566. 7 Scheduling pucch reception in  566. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.148857 [PHY]   pack_ul_tti_request SFN/Slot:566.7
avril 09 13:40:33 [0m1712662833.148859 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.159989 [NR_MAC]   (566/7)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.162532 [NR_MAC]     566.17 Scheduling pucch reception in  566.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.162538 [PHY]   pack_ul_tti_request SFN/Slot:566.17
avril 09 13:40:33 [0m1712662833.162539 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.163739 [PHY]   pack_ul_tti_request SFN/Slot:566.18
avril 09 13:40:33 [0m1712662833.164921 [PHY]   pack_ul_tti_request SFN/Slot:566.19
avril 09 13:40:33 [0m1712662833.172713 [NR_MAC]   (566/17)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.174983 [NR_MAC]     567. 7 Scheduling pucch reception in  567. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.174991 [PHY]   pack_ul_tti_request SFN/Slot:567.7
avril 09 13:40:33 [0m1712662833.174998 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.186114 [NR_MAC]   (567/7)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.188793 [NR_MAC]     567.17 Scheduling pucch reception in  567.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.188804 [PHY]   pack_ul_tti_request SFN/Slot:567.17
avril 09 13:40:33 [0m1712662833.188808 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.189887 [PHY]   pack_ul_tti_request SFN/Slot:567.18
avril 09 13:40:33 [0m1712662833.191047 [PHY]   pack_ul_tti_request SFN/Slot:567.19
avril 09 13:40:33 [0m1712662833.198993 [NR_MAC]   (567/17)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.201566 [NR_MAC]     568. 7 Scheduling pucch reception in  568. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.201594 [PHY]   pack_ul_tti_request SFN/Slot:568.7
avril 09 13:40:33 [0m1712662833.201597 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.203906 [NR_MAC]     568. 8 Scheduling pucch reception in  568. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:33 [0m1712662833.203912 [PHY]   pack_ul_tti_request SFN/Slot:568.8
avril 09 13:40:33 [0m1712662833.203916 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:33 [0m1712662833.212989 [NR_MAC]   (568/7)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.215462 [NR_MAC]     568.17 Scheduling pucch reception in  568.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.215469 [PHY]   pack_ul_tti_request SFN/Slot:568.17
avril 09 13:40:33 [0m1712662833.215471 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.216530 [PHY]   pack_ul_tti_request SFN/Slot:568.18
avril 09 13:40:33 [0m1712662833.217804 [PHY]   pack_ul_tti_request SFN/Slot:568.19
avril 09 13:40:33 [0m1712662833.225582 [NR_MAC]   (568/17)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.227964 [NR_MAC]     569. 7 Scheduling pucch reception in  569. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.227972 [PHY]   pack_ul_tti_request SFN/Slot:569.7
avril 09 13:40:33 [0m1712662833.227975 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.239023 [NR_MAC]   (569/7)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.241405 [NR_MAC]     569.17 Scheduling pucch reception in  569.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.241410 [PHY]   pack_ul_tti_request SFN/Slot:569.17
avril 09 13:40:33 [0m1712662833.241411 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.242673 [PHY]   pack_ul_tti_request SFN/Slot:569.18
avril 09 13:40:33 [0m1712662833.243949 [PHY]   pack_ul_tti_request SFN/Slot:569.19
avril 09 13:40:33 [0m1712662833.251818 [NR_MAC]   (569/17)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.254236 [NR_MAC]     570. 7 Scheduling pucch reception in  570. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.254240 [PHY]   pack_ul_tti_request SFN/Slot:570.7
avril 09 13:40:33 [0m1712662833.254242 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.265896 [NR_MAC]   (570/7)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.268203 [NR_MAC]     570.17 Scheduling pucch reception in  570.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.268210 [PHY]   pack_ul_tti_request SFN/Slot:570.17
avril 09 13:40:33 [0m1712662833.268213 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.269294 [PHY]   pack_ul_tti_request SFN/Slot:570.18
avril 09 13:40:33 [0m1712662833.270463 [PHY]   pack_ul_tti_request SFN/Slot:570.19
avril 09 13:40:33 [0m1712662833.278628 [NR_MAC]   (570/17)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.281032 [NR_MAC]     571. 7 Scheduling pucch reception in  571. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.281039 [PHY]   pack_ul_tti_request SFN/Slot:571.7
avril 09 13:40:33 [0m1712662833.281041 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.291864 [NR_MAC]   (571/7)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.294067 [NR_MAC]     571.17 Scheduling pucch reception in  571.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.294075 [PHY]   pack_ul_tti_request SFN/Slot:571.17
avril 09 13:40:33 [0m1712662833.294077 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.295319 [PHY]   pack_ul_tti_request SFN/Slot:571.18
avril 09 13:40:33 [0m1712662833.296551 [PHY]   pack_ul_tti_request SFN/Slot:571.19
avril 09 13:40:33 [0m1712662833.304054 [NR_MAC]   (571/17)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.306617 [NR_MAC]     572. 7 Scheduling pucch reception in  572. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.306625 [PHY]   pack_ul_tti_request SFN/Slot:572.7
avril 09 13:40:33 [0m1712662833.306628 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.317148 [NR_MAC]   (572/7)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.319624 [NR_MAC]     572.17 Scheduling pucch reception in  572.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.319658 [PHY]   pack_ul_tti_request SFN/Slot:572.17
avril 09 13:40:33 [0m1712662833.319675 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.320869 [PHY]   pack_ul_tti_request SFN/Slot:572.18
avril 09 13:40:33 [0m1712662833.322041 [PHY]   pack_ul_tti_request SFN/Slot:572.19
avril 09 13:40:33 [0m1712662833.329778 [NR_MAC]   (572/17)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.332042 [NR_MAC]     573. 7 Scheduling pucch reception in  573. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.332050 [PHY]   pack_ul_tti_request SFN/Slot:573.7
avril 09 13:40:33 [0m1712662833.332053 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.342808 [NR_MAC]   (573/7)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.345068 [NR_MAC]     573.17 Scheduling pucch reception in  573.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.345075 [PHY]   pack_ul_tti_request SFN/Slot:573.17
avril 09 13:40:33 [0m1712662833.345077 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.346137 [PHY]   pack_ul_tti_request SFN/Slot:573.18
avril 09 13:40:33 [0m1712662833.347391 [PHY]   pack_ul_tti_request SFN/Slot:573.19
avril 09 13:40:33 [0m1712662833.354924 [NR_MAC]   (573/17)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.356304 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 574/6 
avril 09 13:40:33 [0m1712662833.357382 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 574/7 
avril 09 13:40:33 [0m1712662833.357386 [NR_MAC]     574. 7 Scheduling pucch reception in  574. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.357406 [PHY]   pack_ul_tti_request SFN/Slot:574.7
avril 09 13:40:33 [0m1712662833.357409 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.368309 [NR_MAC]   (574/7)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.370884 [NR_MAC]   pucch_acknack  574.17 Scheduling pucch reception in  574.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.370890 [PHY]   pack_ul_tti_request SFN/Slot:574.17
avril 09 13:40:33 [0m1712662833.370893 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.371945 [PHY]   pack_ul_tti_request SFN/Slot:574.18
avril 09 13:40:33 [0m1712662833.373109 [PHY]   pack_ul_tti_request SFN/Slot:574.19
avril 09 13:40:33 [0m1712662833.374320 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 575/0 
avril 09 13:40:33 [0m1712662833.380906 [NR_MAC]   (574/17)uci_01->pduBitmap:3
avril 09 13:40:33 [0m1712662833.383178 [NR_MAC]   pucch_acknack  575. 7 Scheduling pucch reception in  575. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.383186 [PHY]   pack_ul_tti_request SFN/Slot:575.7
avril 09 13:40:33 [0m1712662833.383189 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.394796 [NR_MAC]   (575/7)uci_01->pduBitmap:3
avril 09 13:40:33 [0m1712662833.397001 [NR_MAC]     575.17 Scheduling pucch reception in  575.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.397011 [PHY]   pack_ul_tti_request SFN/Slot:575.17
avril 09 13:40:33 [0m1712662833.397014 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.398156 [PHY]   pack_ul_tti_request SFN/Slot:575.18
avril 09 13:40:33 [0m1712662833.399487 [PHY]   pack_ul_tti_request SFN/Slot:575.19
avril 09 13:40:33 [0m1712662833.407611 [NR_MAC]   (575/17)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.410087 [NR_MAC]     576. 7 Scheduling pucch reception in  576. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.410132 [PHY]   pack_ul_tti_request SFN/Slot:576.7
avril 09 13:40:33 [0m1712662833.410135 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.412245 [NR_MAC]     576. 8 Scheduling pucch reception in  576. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:33 [0m1712662833.412250 [PHY]   pack_ul_tti_request SFN/Slot:576.8
avril 09 13:40:33 [0m1712662833.412251 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:33 [0m1712662833.421564 [NR_MAC]   (576/7)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.424012 [NR_MAC]     576.17 Scheduling pucch reception in  576.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.424018 [PHY]   pack_ul_tti_request SFN/Slot:576.17
avril 09 13:40:33 [0m1712662833.424020 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.425074 [PHY]   pack_ul_tti_request SFN/Slot:576.18
avril 09 13:40:33 [0m1712662833.426186 [PHY]   pack_ul_tti_request SFN/Slot:576.19
avril 09 13:40:33 [0m1712662833.433896 [NR_MAC]   (576/17)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.436381 [NR_MAC]     577. 7 Scheduling pucch reception in  577. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.436385 [PHY]   pack_ul_tti_request SFN/Slot:577.7
avril 09 13:40:33 [0m1712662833.436387 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.447848 [NR_MAC]   (577/7)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.450104 [NR_MAC]     577.17 Scheduling pucch reception in  577.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.450110 [PHY]   pack_ul_tti_request SFN/Slot:577.17
avril 09 13:40:33 [0m1712662833.450111 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.451299 [PHY]   pack_ul_tti_request SFN/Slot:577.18
avril 09 13:40:33 [0m1712662833.452572 [PHY]   pack_ul_tti_request SFN/Slot:577.19
avril 09 13:40:33 [0m1712662833.460531 [NR_MAC]   (577/17)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.462967 [NR_MAC]     578. 7 Scheduling pucch reception in  578. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.462984 [PHY]   pack_ul_tti_request SFN/Slot:578.7
avril 09 13:40:33 [0m1712662833.462986 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.474355 [NR_MAC]   (578/7)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.476882 [NR_MAC]     578.17 Scheduling pucch reception in  578.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.476887 [PHY]   pack_ul_tti_request SFN/Slot:578.17
avril 09 13:40:33 [0m1712662833.476889 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.477939 [PHY]   pack_ul_tti_request SFN/Slot:578.18
avril 09 13:40:33 [0m1712662833.479170 [PHY]   pack_ul_tti_request SFN/Slot:578.19
avril 09 13:40:33 [0m1712662833.486925 [NR_MAC]   (578/17)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.489514 [NR_MAC]     579. 7 Scheduling pucch reception in  579. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.489534 [PHY]   pack_ul_tti_request SFN/Slot:579.7
avril 09 13:40:33 [0m1712662833.489549 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.500855 [NR_MAC]   (579/7)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.503259 [NR_MAC]     579.17 Scheduling pucch reception in  579.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.503266 [PHY]   pack_ul_tti_request SFN/Slot:579.17
avril 09 13:40:33 [0m1712662833.503268 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.504341 [PHY]   pack_ul_tti_request SFN/Slot:579.18
avril 09 13:40:33 [0m1712662833.505555 [PHY]   pack_ul_tti_request SFN/Slot:579.19
avril 09 13:40:33 [0m1712662833.513176 [NR_MAC]   (579/17)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.515866 [NR_MAC]     580. 7 Scheduling pucch reception in  580. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.515871 [PHY]   pack_ul_tti_request SFN/Slot:580.7
avril 09 13:40:33 [0m1712662833.515873 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.527189 [NR_MAC]   (580/7)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.529731 [NR_MAC]     580.17 Scheduling pucch reception in  580.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.529761 [PHY]   pack_ul_tti_request SFN/Slot:580.17
avril 09 13:40:33 [0m1712662833.529794 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.530984 [PHY]   pack_ul_tti_request SFN/Slot:580.18
avril 09 13:40:33 [0m1712662833.532149 [PHY]   pack_ul_tti_request SFN/Slot:580.19
avril 09 13:40:33 [0m1712662833.539863 [NR_MAC]   (580/17)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.542185 [NR_MAC]     581. 7 Scheduling pucch reception in  581. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.542203 [PHY]   pack_ul_tti_request SFN/Slot:581.7
avril 09 13:40:33 [0m1712662833.542206 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.553608 [NR_MAC]   (581/7)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.555946 [NR_MAC]     581.17 Scheduling pucch reception in  581.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.555959 [PHY]   pack_ul_tti_request SFN/Slot:581.17
avril 09 13:40:33 [0m1712662833.555962 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.557023 [PHY]   pack_ul_tti_request SFN/Slot:581.18
avril 09 13:40:33 [0m1712662833.558265 [PHY]   pack_ul_tti_request SFN/Slot:581.19
avril 09 13:40:33 [0m1712662833.566020 [NR_MAC]   (581/17)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.568422 [NR_MAC]     582. 7 Scheduling pucch reception in  582. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.568429 [PHY]   pack_ul_tti_request SFN/Slot:582.7
avril 09 13:40:33 [0m1712662833.568433 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.579633 [NR_MAC]   (582/7)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.581962 [NR_MAC]     582.17 Scheduling pucch reception in  582.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.581969 [PHY]   pack_ul_tti_request SFN/Slot:582.17
avril 09 13:40:33 [0m1712662833.581971 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.583126 [PHY]   pack_ul_tti_request SFN/Slot:582.18
avril 09 13:40:33 [0m1712662833.584450 [PHY]   pack_ul_tti_request SFN/Slot:582.19
avril 09 13:40:33 [0m1712662833.592173 [NR_MAC]   (582/17)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.594756 [NR_MAC]     583. 7 Scheduling pucch reception in  583. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.594762 [PHY]   pack_ul_tti_request SFN/Slot:583.7
avril 09 13:40:33 [0m1712662833.594765 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.606104 [NR_MAC]   (583/7)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.608585 [NR_MAC]     583.17 Scheduling pucch reception in  583.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.608591 [PHY]   pack_ul_tti_request SFN/Slot:583.17
avril 09 13:40:33 [0m1712662833.608593 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.609721 [PHY]   pack_ul_tti_request SFN/Slot:583.18
avril 09 13:40:33 [0m1712662833.610887 [PHY]   pack_ul_tti_request SFN/Slot:583.19
avril 09 13:40:33 [0m1712662833.618612 [NR_MAC]   (583/17)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.621064 [NR_MAC]     584. 7 Scheduling pucch reception in  584. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.621073 [PHY]   pack_ul_tti_request SFN/Slot:584.7
avril 09 13:40:33 [0m1712662833.621075 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.623246 [NR_MAC]     584. 8 Scheduling pucch reception in  584. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:33 [0m1712662833.623251 [PHY]   pack_ul_tti_request SFN/Slot:584.8
avril 09 13:40:33 [0m1712662833.623252 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:33 [0m1712662833.632217 [NR_MAC]   (584/7)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.634753 [NR_MAC]     584.17 Scheduling pucch reception in  584.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.634757 [PHY]   pack_ul_tti_request SFN/Slot:584.17
avril 09 13:40:33 [0m1712662833.634758 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.635891 [PHY]   pack_ul_tti_request SFN/Slot:584.18
avril 09 13:40:33 [0m1712662833.637132 [PHY]   pack_ul_tti_request SFN/Slot:584.19
avril 09 13:40:33 [0m1712662833.638251 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 585/0 
avril 09 13:40:33 [0m1712662833.644888 [NR_MAC]   (584/17)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.647156 [NR_MAC]   pucch_acknack  585. 7 Scheduling pucch reception in  585. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.647165 [PHY]   pack_ul_tti_request SFN/Slot:585.7
avril 09 13:40:33 [0m1712662833.647167 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.658628 [NR_MAC]   (585/7)uci_01->pduBitmap:3
avril 09 13:40:33 [0m1712662833.661021 [NR_MAC]     585.17 Scheduling pucch reception in  585.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.661032 [PHY]   pack_ul_tti_request SFN/Slot:585.17
avril 09 13:40:33 [0m1712662833.661035 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.662246 [PHY]   pack_ul_tti_request SFN/Slot:585.18
avril 09 13:40:33 [0m1712662833.663503 [PHY]   pack_ul_tti_request SFN/Slot:585.19
avril 09 13:40:33 [0m1712662833.671592 [NR_MAC]   (585/17)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.674024 [NR_MAC]     586. 7 Scheduling pucch reception in  586. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.674035 [PHY]   pack_ul_tti_request SFN/Slot:586.7
avril 09 13:40:33 [0m1712662833.674037 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.685115 [NR_MAC]   (586/7)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.687773 [NR_MAC]     586.17 Scheduling pucch reception in  586.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.687807 [PHY]   pack_ul_tti_request SFN/Slot:586.17
avril 09 13:40:33 [0m1712662833.687810 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.689013 [PHY]   pack_ul_tti_request SFN/Slot:586.18
avril 09 13:40:33 [0m1712662833.690113 [PHY]   pack_ul_tti_request SFN/Slot:586.19
avril 09 13:40:33 [0m1712662833.698129 [NR_MAC]   (586/17)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.700746 [NR_MAC]     587. 7 Scheduling pucch reception in  587. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.700784 [PHY]   pack_ul_tti_request SFN/Slot:587.7
avril 09 13:40:33 [0m1712662833.700787 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.711923 [NR_MAC]   (587/7)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.714250 [NR_MAC]     587.17 Scheduling pucch reception in  587.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.714259 [PHY]   pack_ul_tti_request SFN/Slot:587.17
avril 09 13:40:33 [0m1712662833.714262 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.715399 [PHY]   pack_ul_tti_request SFN/Slot:587.18
avril 09 13:40:33 [0m1712662833.716659 [PHY]   pack_ul_tti_request SFN/Slot:587.19
avril 09 13:40:33 [0m1712662833.724502 [NR_MAC]   (587/17)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.726972 [NR_MAC]     588. 7 Scheduling pucch reception in  588. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.726984 [PHY]   pack_ul_tti_request SFN/Slot:588.7
avril 09 13:40:33 [0m1712662833.726987 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.738110 [NR_MAC]   (588/7)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.740680 [NR_MAC]     588.17 Scheduling pucch reception in  588.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.740688 [PHY]   pack_ul_tti_request SFN/Slot:588.17
avril 09 13:40:33 [0m1712662833.740691 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.741834 [PHY]   pack_ul_tti_request SFN/Slot:588.18
avril 09 13:40:33 [0m1712662833.743089 [PHY]   pack_ul_tti_request SFN/Slot:588.19
avril 09 13:40:33 [0m1712662833.750727 [NR_MAC]   (588/17)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.753109 [NR_MAC]     589. 7 Scheduling pucch reception in  589. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.753113 [PHY]   pack_ul_tti_request SFN/Slot:589.7
avril 09 13:40:33 [0m1712662833.753116 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.764163 [NR_MAC]   (589/7)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.766790 [NR_MAC]     589.17 Scheduling pucch reception in  589.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.766839 [PHY]   pack_ul_tti_request SFN/Slot:589.17
avril 09 13:40:33 [0m1712662833.766841 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.767894 [PHY]   pack_ul_tti_request SFN/Slot:589.18
avril 09 13:40:33 [0m1712662833.769135 [PHY]   pack_ul_tti_request SFN/Slot:589.19
avril 09 13:40:33 [0m1712662833.776850 [NR_MAC]   (589/17)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.779161 [NR_MAC]     590. 7 Scheduling pucch reception in  590. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.779166 [PHY]   pack_ul_tti_request SFN/Slot:590.7
avril 09 13:40:33 [0m1712662833.779169 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.790372 [NR_MAC]   (590/7)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.792929 [NR_MAC]     590.17 Scheduling pucch reception in  590.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.792941 [PHY]   pack_ul_tti_request SFN/Slot:590.17
avril 09 13:40:33 [0m1712662833.792944 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.794055 [PHY]   pack_ul_tti_request SFN/Slot:590.18
avril 09 13:40:33 [0m1712662833.795353 [PHY]   pack_ul_tti_request SFN/Slot:590.19
avril 09 13:40:33 [0m1712662833.802921 [NR_MAC]   (590/17)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.805393 [NR_MAC]     591. 7 Scheduling pucch reception in  591. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.805401 [PHY]   pack_ul_tti_request SFN/Slot:591.7
avril 09 13:40:33 [0m1712662833.805404 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.816424 [NR_MAC]   (591/7)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.818963 [NR_MAC]     591.17 Scheduling pucch reception in  591.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.818973 [PHY]   pack_ul_tti_request SFN/Slot:591.17
avril 09 13:40:33 [0m1712662833.818976 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.820040 [PHY]   pack_ul_tti_request SFN/Slot:591.18
avril 09 13:40:33 [0m1712662833.821400 [PHY]   pack_ul_tti_request SFN/Slot:591.19
avril 09 13:40:33 [0m1712662833.829052 [NR_MAC]   (591/17)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.831711 [NR_MAC]     592. 7 Scheduling pucch reception in  592. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.831750 [PHY]   pack_ul_tti_request SFN/Slot:592.7
avril 09 13:40:33 [0m1712662833.831753 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.833902 [NR_MAC]     592. 8 Scheduling pucch reception in  592. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:33 [0m1712662833.833909 [PHY]   pack_ul_tti_request SFN/Slot:592.8
avril 09 13:40:33 [0m1712662833.833910 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:33 [0m1712662833.842992 [NR_MAC]   (592/7)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.845192 [NR_MAC]     592.17 Scheduling pucch reception in  592.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.845236 [PHY]   pack_ul_tti_request SFN/Slot:592.17
avril 09 13:40:33 [0m1712662833.845238 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.846510 [PHY]   pack_ul_tti_request SFN/Slot:592.18
avril 09 13:40:33 [0m1712662833.847834 [PHY]   pack_ul_tti_request SFN/Slot:592.19
avril 09 13:40:33 [0m1712662833.855261 [NR_MAC]   (592/17)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.857881 [NR_MAC]     593. 7 Scheduling pucch reception in  593. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.857889 [PHY]   pack_ul_tti_request SFN/Slot:593.7
avril 09 13:40:33 [0m1712662833.857893 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.868865 [NR_MAC]   (593/7)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.871056 [NR_MAC]     593.17 Scheduling pucch reception in  593.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.871075 [PHY]   pack_ul_tti_request SFN/Slot:593.17
avril 09 13:40:33 [0m1712662833.871084 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.872370 [PHY]   pack_ul_tti_request SFN/Slot:593.18
avril 09 13:40:33 [0m1712662833.873578 [PHY]   pack_ul_tti_request SFN/Slot:593.19
avril 09 13:40:33 [0m1712662833.881124 [NR_MAC]   (593/17)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.883681 [NR_MAC]     594. 7 Scheduling pucch reception in  594. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.883702 [PHY]   pack_ul_tti_request SFN/Slot:594.7
avril 09 13:40:33 [0m1712662833.883705 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.894665 [NR_MAC]   (594/7)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.896991 [NR_MAC]     594.17 Scheduling pucch reception in  594.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.897003 [PHY]   pack_ul_tti_request SFN/Slot:594.17
avril 09 13:40:33 [0m1712662833.897005 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.898062 [PHY]   pack_ul_tti_request SFN/Slot:594.18
avril 09 13:40:33 [0m1712662833.899420 [PHY]   pack_ul_tti_request SFN/Slot:594.19
avril 09 13:40:33 [0m1712662833.900591 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 595/0 
avril 09 13:40:33 [0m1712662833.906944 [NR_MAC]   (594/17)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.909284 [NR_MAC]   pucch_acknack  595. 7 Scheduling pucch reception in  595. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.909296 [PHY]   pack_ul_tti_request SFN/Slot:595.7
avril 09 13:40:33 [0m1712662833.909299 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.920378 [NR_MAC]   (595/7)uci_01->pduBitmap:3
avril 09 13:40:33 [0m1712662833.922815 [NR_MAC]     595.17 Scheduling pucch reception in  595.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.922851 [PHY]   pack_ul_tti_request SFN/Slot:595.17
avril 09 13:40:33 [0m1712662833.922863 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.923993 [PHY]   pack_ul_tti_request SFN/Slot:595.18
avril 09 13:40:33 [0m1712662833.925156 [PHY]   pack_ul_tti_request SFN/Slot:595.19
avril 09 13:40:33 [0m1712662833.932876 [NR_MAC]   (595/17)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.935351 [NR_MAC]     596. 7 Scheduling pucch reception in  596. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.935359 [PHY]   pack_ul_tti_request SFN/Slot:596.7
avril 09 13:40:33 [0m1712662833.935362 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.946677 [NR_MAC]   (596/7)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.949039 [NR_MAC]     596.17 Scheduling pucch reception in  596.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.949048 [PHY]   pack_ul_tti_request SFN/Slot:596.17
avril 09 13:40:33 [0m1712662833.949051 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.950263 [PHY]   pack_ul_tti_request SFN/Slot:596.18
avril 09 13:40:33 [0m1712662833.951353 [PHY]   pack_ul_tti_request SFN/Slot:596.19
avril 09 13:40:33 [0m1712662833.959172 [NR_MAC]   (596/17)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.961633 [NR_MAC]     597. 7 Scheduling pucch reception in  597. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.961645 [PHY]   pack_ul_tti_request SFN/Slot:597.7
avril 09 13:40:33 [0m1712662833.961648 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.972927 [NR_MAC]   (597/7)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.975352 [NR_MAC]     597.17 Scheduling pucch reception in  597.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.975359 [PHY]   pack_ul_tti_request SFN/Slot:597.17
avril 09 13:40:33 [0m1712662833.975362 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.976488 [PHY]   pack_ul_tti_request SFN/Slot:597.18
avril 09 13:40:33 [0m1712662833.977792 [PHY]   pack_ul_tti_request SFN/Slot:597.19
avril 09 13:40:33 [0m1712662833.985263 [NR_MAC]   (597/17)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662833.988082 [NR_MAC]     598. 7 Scheduling pucch reception in  598. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662833.988119 [PHY]   pack_ul_tti_request SFN/Slot:598.7
avril 09 13:40:33 [0m1712662833.988122 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662833.999319 [NR_MAC]   (598/7)uci_01->pduBitmap:1
avril 09 13:40:33 [0m1712662834.001793 [NR_MAC]     598.17 Scheduling pucch reception in  598.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:33 [0m1712662834.001800 [PHY]   pack_ul_tti_request SFN/Slot:598.17
avril 09 13:40:33 [0m1712662834.001802 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:33 [0m1712662834.002890 [PHY]   pack_ul_tti_request SFN/Slot:598.18
avril 09 13:40:34 [0m1712662834.004138 [PHY]   pack_ul_tti_request SFN/Slot:598.19
avril 09 13:40:34 [0m1712662834.011859 [NR_MAC]   (598/17)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.014237 [NR_MAC]     599. 7 Scheduling pucch reception in  599. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.014247 [PHY]   pack_ul_tti_request SFN/Slot:599.7
avril 09 13:40:34 [0m1712662834.014250 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.025945 [NR_MAC]   (599/7)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.028404 [NR_MAC]     599.17 Scheduling pucch reception in  599.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.028411 [PHY]   pack_ul_tti_request SFN/Slot:599.17
avril 09 13:40:34 [0m1712662834.028422 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.029597 [PHY]   pack_ul_tti_request SFN/Slot:599.18
avril 09 13:40:34 [0m1712662834.030888 [PHY]   pack_ul_tti_request SFN/Slot:599.19
avril 09 13:40:34 [0m1712662834.038755 [NR_MAC]   (599/17)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.041104 [NR_MAC]     600. 7 Scheduling pucch reception in  600. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.041113 [PHY]   pack_ul_tti_request SFN/Slot:600.7
avril 09 13:40:34 [0m1712662834.041116 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.043183 [NR_MAC]     600. 8 Scheduling pucch reception in  600. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:34 [0m1712662834.043191 [PHY]   pack_ul_tti_request SFN/Slot:600.8
avril 09 13:40:34 [0m1712662834.043202 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:34 [0m1712662834.052698 [NR_MAC]   (600/7)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.055051 [NR_MAC]     600.17 Scheduling pucch reception in  600.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.055058 [PHY]   pack_ul_tti_request SFN/Slot:600.17
avril 09 13:40:34 [0m1712662834.055060 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.056097 [PHY]   pack_ul_tti_request SFN/Slot:600.18
avril 09 13:40:34 [0m1712662834.057435 [PHY]   pack_ul_tti_request SFN/Slot:600.19
avril 09 13:40:34 [0m1712662834.065411 [NR_MAC]   (600/17)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.068022 [NR_MAC]     601. 7 Scheduling pucch reception in  601. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.068030 [PHY]   pack_ul_tti_request SFN/Slot:601.7
avril 09 13:40:34 [0m1712662834.068032 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.079352 [NR_MAC]   (601/7)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.081872 [NR_MAC]     601.17 Scheduling pucch reception in  601.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.081878 [PHY]   pack_ul_tti_request SFN/Slot:601.17
avril 09 13:40:34 [0m1712662834.081880 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.083010 [PHY]   pack_ul_tti_request SFN/Slot:601.18
avril 09 13:40:34 [0m1712662834.084168 [PHY]   pack_ul_tti_request SFN/Slot:601.19
avril 09 13:40:34 [0m1712662834.091892 [NR_MAC]   (601/17)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.094387 [NR_MAC]     602. 7 Scheduling pucch reception in  602. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.094395 [PHY]   pack_ul_tti_request SFN/Slot:602.7
avril 09 13:40:34 [0m1712662834.094398 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.105865 [NR_MAC]   (602/7)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.108232 [NR_MAC]     602.17 Scheduling pucch reception in  602.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.108241 [PHY]   pack_ul_tti_request SFN/Slot:602.17
avril 09 13:40:34 [0m1712662834.108244 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.109395 [PHY]   pack_ul_tti_request SFN/Slot:602.18
avril 09 13:40:34 [0m1712662834.110651 [PHY]   pack_ul_tti_request SFN/Slot:602.19
avril 09 13:40:34 [0m1712662834.118589 [NR_MAC]   (602/17)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.120983 [NR_MAC]     603. 7 Scheduling pucch reception in  603. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.120990 [PHY]   pack_ul_tti_request SFN/Slot:603.7
avril 09 13:40:34 [0m1712662834.120992 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.132162 [NR_MAC]   (603/7)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.134778 [NR_MAC]     603.17 Scheduling pucch reception in  603.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.134786 [PHY]   pack_ul_tti_request SFN/Slot:603.17
avril 09 13:40:34 [0m1712662834.134789 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.135916 [PHY]   pack_ul_tti_request SFN/Slot:603.18
avril 09 13:40:34 [0m1712662834.137073 [PHY]   pack_ul_tti_request SFN/Slot:603.19
avril 09 13:40:34 [0m1712662834.144869 [NR_MAC]   (603/17)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.147169 [NR_MAC]     604. 7 Scheduling pucch reception in  604. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.147175 [PHY]   pack_ul_tti_request SFN/Slot:604.7
avril 09 13:40:34 [0m1712662834.147177 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.158795 [NR_MAC]   (604/7)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.161007 [NR_MAC]     604.17 Scheduling pucch reception in  604.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.161020 [PHY]   pack_ul_tti_request SFN/Slot:604.17
avril 09 13:40:34 [0m1712662834.161022 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.162210 [PHY]   pack_ul_tti_request SFN/Slot:604.18
avril 09 13:40:34 [0m1712662834.163460 [PHY]   pack_ul_tti_request SFN/Slot:604.19
avril 09 13:40:34 [0m1712662834.164654 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 605/0 
avril 09 13:40:34 [0m1712662834.171339 [NR_MAC]   (604/17)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.173785 [NR_MAC]   pucch_acknack  605. 7 Scheduling pucch reception in  605. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.173789 [PHY]   pack_ul_tti_request SFN/Slot:605.7
avril 09 13:40:34 [0m1712662834.173791 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.185024 [NR_MAC]   (605/7)uci_01->pduBitmap:3
avril 09 13:40:34 [0m1712662834.187484 [NR_MAC]     605.17 Scheduling pucch reception in  605.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.187492 [PHY]   pack_ul_tti_request SFN/Slot:605.17
avril 09 13:40:34 [0m1712662834.187495 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.188766 [PHY]   pack_ul_tti_request SFN/Slot:605.18
avril 09 13:40:34 [0m1712662834.189946 [PHY]   pack_ul_tti_request SFN/Slot:605.19
avril 09 13:40:34 [0m1712662834.197857 [NR_MAC]   (605/17)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.200183 [NR_MAC]     606. 7 Scheduling pucch reception in  606. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.200192 [PHY]   pack_ul_tti_request SFN/Slot:606.7
avril 09 13:40:34 [0m1712662834.200196 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.211554 [NR_MAC]   (606/7)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.213961 [NR_MAC]     606.17 Scheduling pucch reception in  606.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.213972 [PHY]   pack_ul_tti_request SFN/Slot:606.17
avril 09 13:40:34 [0m1712662834.213975 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.215047 [PHY]   pack_ul_tti_request SFN/Slot:606.18
avril 09 13:40:34 [0m1712662834.216188 [PHY]   pack_ul_tti_request SFN/Slot:606.19
avril 09 13:40:34 [0m1712662834.224170 [NR_MAC]   (606/17)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.226775 [NR_MAC]     607. 7 Scheduling pucch reception in  607. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.226783 [PHY]   pack_ul_tti_request SFN/Slot:607.7
avril 09 13:40:34 [0m1712662834.226786 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.238131 [NR_MAC]   (607/7)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.240762 [NR_MAC]     607.17 Scheduling pucch reception in  607.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.240805 [PHY]   pack_ul_tti_request SFN/Slot:607.17
avril 09 13:40:34 [0m1712662834.240808 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.241920 [PHY]   pack_ul_tti_request SFN/Slot:607.18
avril 09 13:40:34 [0m1712662834.243117 [PHY]   pack_ul_tti_request SFN/Slot:607.19
avril 09 13:40:34 [0m1712662834.250987 [NR_MAC]   (607/17)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.253477 [NR_MAC]     608. 7 Scheduling pucch reception in  608. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.253491 [PHY]   pack_ul_tti_request SFN/Slot:608.7
avril 09 13:40:34 [0m1712662834.253494 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.255783 [NR_MAC]     608. 8 Scheduling pucch reception in  608. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:34 [0m1712662834.255789 [PHY]   pack_ul_tti_request SFN/Slot:608.8
avril 09 13:40:34 [0m1712662834.255791 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:34 [0m1712662834.264786 [NR_MAC]   (608/7)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.267161 [NR_MAC]     608.17 Scheduling pucch reception in  608.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.267168 [PHY]   pack_ul_tti_request SFN/Slot:608.17
avril 09 13:40:34 [0m1712662834.267170 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.268403 [PHY]   pack_ul_tti_request SFN/Slot:608.18
avril 09 13:40:34 [0m1712662834.269663 [PHY]   pack_ul_tti_request SFN/Slot:608.19
avril 09 13:40:34 [0m1712662834.277584 [NR_MAC]   (608/17)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.279908 [NR_MAC]     609. 7 Scheduling pucch reception in  609. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.279918 [PHY]   pack_ul_tti_request SFN/Slot:609.7
avril 09 13:40:34 [0m1712662834.279921 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.291175 [NR_MAC]   (609/7)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.293716 [NR_MAC]     609.17 Scheduling pucch reception in  609.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.293726 [PHY]   pack_ul_tti_request SFN/Slot:609.17
avril 09 13:40:34 [0m1712662834.293729 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.294905 [PHY]   pack_ul_tti_request SFN/Slot:609.18
avril 09 13:40:34 [0m1712662834.296073 [PHY]   pack_ul_tti_request SFN/Slot:609.19
avril 09 13:40:34 [0m1712662834.303813 [NR_MAC]   (609/17)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.306321 [NR_MAC]     610. 7 Scheduling pucch reception in  610. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.306329 [PHY]   pack_ul_tti_request SFN/Slot:610.7
avril 09 13:40:34 [0m1712662834.306333 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.317731 [NR_MAC]   (610/7)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.320005 [NR_MAC]     610.17 Scheduling pucch reception in  610.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.320013 [PHY]   pack_ul_tti_request SFN/Slot:610.17
avril 09 13:40:34 [0m1712662834.320016 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.321062 [PHY]   pack_ul_tti_request SFN/Slot:610.18
avril 09 13:40:34 [0m1712662834.322343 [PHY]   pack_ul_tti_request SFN/Slot:610.19
avril 09 13:40:34 [0m1712662834.330230 [NR_MAC]   (610/17)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.332839 [NR_MAC]     611. 7 Scheduling pucch reception in  611. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.332870 [PHY]   pack_ul_tti_request SFN/Slot:611.7
avril 09 13:40:34 [0m1712662834.332872 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.343876 [NR_MAC]   (611/7)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.346238 [NR_MAC]     611.17 Scheduling pucch reception in  611.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.346245 [PHY]   pack_ul_tti_request SFN/Slot:611.17
avril 09 13:40:34 [0m1712662834.346248 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.347421 [PHY]   pack_ul_tti_request SFN/Slot:611.18
avril 09 13:40:34 [0m1712662834.348715 [PHY]   pack_ul_tti_request SFN/Slot:611.19
avril 09 13:40:34 [0m1712662834.356735 [NR_MAC]   (611/17)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.358006 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 612/6 
avril 09 13:40:34 [0m1712662834.359030 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 612/7 
avril 09 13:40:34 [0m1712662834.359033 [NR_MAC]     612. 7 Scheduling pucch reception in  612. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.359042 [PHY]   pack_ul_tti_request SFN/Slot:612.7
avril 09 13:40:34 [0m1712662834.359043 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.370593 [NR_MAC]   (612/7)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.372945 [NR_MAC]   pucch_acknack  612.17 Scheduling pucch reception in  612.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.372951 [PHY]   pack_ul_tti_request SFN/Slot:612.17
avril 09 13:40:34 [0m1712662834.372953 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.374039 [PHY]   pack_ul_tti_request SFN/Slot:612.18
avril 09 13:40:34 [0m1712662834.375319 [PHY]   pack_ul_tti_request SFN/Slot:612.19
avril 09 13:40:34 [0m1712662834.383074 [NR_MAC]   (612/17)uci_01->pduBitmap:3
avril 09 13:40:34 [0m1712662834.385602 [NR_MAC]     613. 7 Scheduling pucch reception in  613. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.385607 [PHY]   pack_ul_tti_request SFN/Slot:613.7
avril 09 13:40:34 [0m1712662834.385608 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.396834 [NR_MAC]   (613/7)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.399066 [NR_MAC]     613.17 Scheduling pucch reception in  613.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.399071 [PHY]   pack_ul_tti_request SFN/Slot:613.17
avril 09 13:40:34 [0m1712662834.399073 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.400201 [PHY]   pack_ul_tti_request SFN/Slot:613.18
avril 09 13:40:34 [0m1712662834.401523 [PHY]   pack_ul_tti_request SFN/Slot:613.19
avril 09 13:40:34 [0m1712662834.409326 [NR_MAC]   (613/17)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.411908 [NR_MAC]     614. 7 Scheduling pucch reception in  614. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.411920 [PHY]   pack_ul_tti_request SFN/Slot:614.7
avril 09 13:40:34 [0m1712662834.411924 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.422946 [NR_MAC]   (614/7)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.425415 [NR_MAC]     614.17 Scheduling pucch reception in  614.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.425423 [PHY]   pack_ul_tti_request SFN/Slot:614.17
avril 09 13:40:34 [0m1712662834.425426 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.426689 [PHY]   pack_ul_tti_request SFN/Slot:614.18
avril 09 13:40:34 [0m1712662834.427887 [PHY]   pack_ul_tti_request SFN/Slot:614.19
avril 09 13:40:34 [0m1712662834.429195 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 615/0 
avril 09 13:40:34 [0m1712662834.435885 [NR_MAC]   (614/17)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.438316 [NR_MAC]   pucch_acknack  615. 7 Scheduling pucch reception in  615. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.438324 [PHY]   pack_ul_tti_request SFN/Slot:615.7
avril 09 13:40:34 [0m1712662834.438327 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.449855 [NR_MAC]   (615/7)uci_01->pduBitmap:3
avril 09 13:40:34 [0m1712662834.452482 [NR_MAC]     615.17 Scheduling pucch reception in  615.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.452490 [PHY]   pack_ul_tti_request SFN/Slot:615.17
avril 09 13:40:34 [0m1712662834.452493 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.453767 [PHY]   pack_ul_tti_request SFN/Slot:615.18
avril 09 13:40:34 [0m1712662834.454917 [PHY]   pack_ul_tti_request SFN/Slot:615.19
avril 09 13:40:34 [0m1712662834.462928 [NR_MAC]   (615/17)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.465335 [NR_MAC]     616. 7 Scheduling pucch reception in  616. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.465342 [PHY]   pack_ul_tti_request SFN/Slot:616.7
avril 09 13:40:34 [0m1712662834.465345 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.467576 [NR_MAC]     616. 8 Scheduling pucch reception in  616. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:34 [0m1712662834.467616 [PHY]   pack_ul_tti_request SFN/Slot:616.8
avril 09 13:40:34 [0m1712662834.467628 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:34 [0m1712662834.476864 [NR_MAC]   (616/7)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.479175 [NR_MAC]     616.17 Scheduling pucch reception in  616.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.479209 [PHY]   pack_ul_tti_request SFN/Slot:616.17
avril 09 13:40:34 [0m1712662834.479228 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.480422 [PHY]   pack_ul_tti_request SFN/Slot:616.18
avril 09 13:40:34 [0m1712662834.481709 [PHY]   pack_ul_tti_request SFN/Slot:616.19
avril 09 13:40:34 [0m1712662834.489847 [NR_MAC]   (616/17)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.492155 [NR_MAC]     617. 7 Scheduling pucch reception in  617. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.492163 [PHY]   pack_ul_tti_request SFN/Slot:617.7
avril 09 13:40:34 [0m1712662834.492166 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.503403 [NR_MAC]   (617/7)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.505857 [NR_MAC]     617.17 Scheduling pucch reception in  617.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.505880 [PHY]   pack_ul_tti_request SFN/Slot:617.17
avril 09 13:40:34 [0m1712662834.505882 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.506904 [PHY]   pack_ul_tti_request SFN/Slot:617.18
avril 09 13:40:34 [0m1712662834.508105 [PHY]   pack_ul_tti_request SFN/Slot:617.19
avril 09 13:40:34 [0m1712662834.515928 [NR_MAC]   (617/17)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.518464 [NR_MAC]     618. 7 Scheduling pucch reception in  618. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.518470 [PHY]   pack_ul_tti_request SFN/Slot:618.7
avril 09 13:40:34 [0m1712662834.518472 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.529680 [NR_MAC]   (618/7)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.532071 [NR_MAC]     618.17 Scheduling pucch reception in  618.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.532077 [PHY]   pack_ul_tti_request SFN/Slot:618.17
avril 09 13:40:34 [0m1712662834.532079 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.533258 [PHY]   pack_ul_tti_request SFN/Slot:618.18
avril 09 13:40:34 [0m1712662834.534528 [PHY]   pack_ul_tti_request SFN/Slot:618.19
avril 09 13:40:34 [0m1712662834.542330 [NR_MAC]   (618/17)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.545010 [NR_MAC]     619. 7 Scheduling pucch reception in  619. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.545029 [PHY]   pack_ul_tti_request SFN/Slot:619.7
avril 09 13:40:34 [0m1712662834.545031 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.556171 [NR_MAC]   (619/7)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.558847 [NR_MAC]     619.17 Scheduling pucch reception in  619.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.558851 [PHY]   pack_ul_tti_request SFN/Slot:619.17
avril 09 13:40:34 [0m1712662834.558853 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.559926 [PHY]   pack_ul_tti_request SFN/Slot:619.18
avril 09 13:40:34 [0m1712662834.561134 [PHY]   pack_ul_tti_request SFN/Slot:619.19
avril 09 13:40:34 [0m1712662834.569063 [NR_MAC]   (619/17)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.571683 [NR_MAC]     620. 7 Scheduling pucch reception in  620. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.571725 [PHY]   pack_ul_tti_request SFN/Slot:620.7
avril 09 13:40:34 [0m1712662834.571738 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.583029 [NR_MAC]   (620/7)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.585616 [NR_MAC]     620.17 Scheduling pucch reception in  620.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.585623 [PHY]   pack_ul_tti_request SFN/Slot:620.17
avril 09 13:40:34 [0m1712662834.585625 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.586819 [PHY]   pack_ul_tti_request SFN/Slot:620.18
avril 09 13:40:34 [0m1712662834.588054 [PHY]   pack_ul_tti_request SFN/Slot:620.19
avril 09 13:40:34 [0m1712662834.595621 [NR_MAC]   (620/17)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.598164 [NR_MAC]     621. 7 Scheduling pucch reception in  621. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.598173 [PHY]   pack_ul_tti_request SFN/Slot:621.7
avril 09 13:40:34 [0m1712662834.598176 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.609511 [NR_MAC]   (621/7)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.611970 [NR_MAC]     621.17 Scheduling pucch reception in  621.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.612018 [PHY]   pack_ul_tti_request SFN/Slot:621.17
avril 09 13:40:34 [0m1712662834.612030 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.613173 [PHY]   pack_ul_tti_request SFN/Slot:621.18
avril 09 13:40:34 [0m1712662834.614458 [PHY]   pack_ul_tti_request SFN/Slot:621.19
avril 09 13:40:34 [0m1712662834.622154 [NR_MAC]   (621/17)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.624733 [NR_MAC]     622. 7 Scheduling pucch reception in  622. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.624741 [PHY]   pack_ul_tti_request SFN/Slot:622.7
avril 09 13:40:34 [0m1712662834.624743 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.636037 [NR_MAC]   (622/7)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.638551 [NR_MAC]     622.17 Scheduling pucch reception in  622.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.638557 [PHY]   pack_ul_tti_request SFN/Slot:622.17
avril 09 13:40:34 [0m1712662834.638559 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.639760 [PHY]   pack_ul_tti_request SFN/Slot:622.18
avril 09 13:40:34 [0m1712662834.641010 [PHY]   pack_ul_tti_request SFN/Slot:622.19
avril 09 13:40:34 [0m1712662834.648745 [NR_MAC]   (622/17)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.650974 [NR_MAC]     623. 7 Scheduling pucch reception in  623. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.650981 [PHY]   pack_ul_tti_request SFN/Slot:623.7
avril 09 13:40:34 [0m1712662834.650983 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.662071 [NR_MAC]   (623/7)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.664628 [NR_MAC]     623.17 Scheduling pucch reception in  623.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.664634 [PHY]   pack_ul_tti_request SFN/Slot:623.17
avril 09 13:40:34 [0m1712662834.664636 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.665789 [PHY]   pack_ul_tti_request SFN/Slot:623.18
avril 09 13:40:34 [0m1712662834.666925 [PHY]   pack_ul_tti_request SFN/Slot:623.19
avril 09 13:40:34 [0m1712662834.674833 [NR_MAC]   (623/17)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.677337 [NR_MAC]     624. 7 Scheduling pucch reception in  624. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.677344 [PHY]   pack_ul_tti_request SFN/Slot:624.7
avril 09 13:40:34 [0m1712662834.677347 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.679392 [NR_MAC]     624. 8 Scheduling pucch reception in  624. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:34 [0m1712662834.679399 [PHY]   pack_ul_tti_request SFN/Slot:624.8
avril 09 13:40:34 [0m1712662834.679401 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:34 [0m1712662834.688255 [NR_MAC]   (624/7)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.690774 [NR_MAC]     624.17 Scheduling pucch reception in  624.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.690783 [PHY]   pack_ul_tti_request SFN/Slot:624.17
avril 09 13:40:34 [0m1712662834.690786 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.691933 [PHY]   pack_ul_tti_request SFN/Slot:624.18
avril 09 13:40:34 [0m1712662834.693086 [PHY]   pack_ul_tti_request SFN/Slot:624.19
avril 09 13:40:34 [0m1712662834.694361 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 625/0 
avril 09 13:40:34 [0m1712662834.700937 [NR_MAC]   (624/17)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.703413 [NR_MAC]   pucch_acknack  625. 7 Scheduling pucch reception in  625. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.703418 [PHY]   pack_ul_tti_request SFN/Slot:625.7
avril 09 13:40:34 [0m1712662834.703420 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.714812 [NR_MAC]   (625/7)uci_01->pduBitmap:3
avril 09 13:40:34 [0m1712662834.717086 [NR_MAC]     625.17 Scheduling pucch reception in  625.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.717092 [PHY]   pack_ul_tti_request SFN/Slot:625.17
avril 09 13:40:34 [0m1712662834.717094 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.718214 [PHY]   pack_ul_tti_request SFN/Slot:625.18
avril 09 13:40:34 [0m1712662834.719489 [PHY]   pack_ul_tti_request SFN/Slot:625.19
avril 09 13:40:34 [0m1712662834.727298 [NR_MAC]   (625/17)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.729894 [NR_MAC]     626. 7 Scheduling pucch reception in  626. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.729904 [PHY]   pack_ul_tti_request SFN/Slot:626.7
avril 09 13:40:34 [0m1712662834.729907 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.740960 [NR_MAC]   (626/7)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.743421 [NR_MAC]     626.17 Scheduling pucch reception in  626.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.743430 [PHY]   pack_ul_tti_request SFN/Slot:626.17
avril 09 13:40:34 [0m1712662834.743433 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.744629 [PHY]   pack_ul_tti_request SFN/Slot:626.18
avril 09 13:40:34 [0m1712662834.745896 [PHY]   pack_ul_tti_request SFN/Slot:626.19
avril 09 13:40:34 [0m1712662834.753999 [NR_MAC]   (626/17)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.756530 [NR_MAC]     627. 7 Scheduling pucch reception in  627. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.756538 [PHY]   pack_ul_tti_request SFN/Slot:627.7
avril 09 13:40:34 [0m1712662834.756541 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.767954 [NR_MAC]   (627/7)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.770485 [NR_MAC]     627.17 Scheduling pucch reception in  627.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.770493 [PHY]   pack_ul_tti_request SFN/Slot:627.17
avril 09 13:40:34 [0m1712662834.770495 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.771717 [PHY]   pack_ul_tti_request SFN/Slot:627.18
avril 09 13:40:34 [0m1712662834.773019 [PHY]   pack_ul_tti_request SFN/Slot:627.19
avril 09 13:40:34 [0m1712662834.780973 [NR_MAC]   (627/17)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.783408 [NR_MAC]     628. 7 Scheduling pucch reception in  628. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.783415 [PHY]   pack_ul_tti_request SFN/Slot:628.7
avril 09 13:40:34 [0m1712662834.783418 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.794704 [NR_MAC]   (628/7)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.797108 [NR_MAC]     628.17 Scheduling pucch reception in  628.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.797118 [PHY]   pack_ul_tti_request SFN/Slot:628.17
avril 09 13:40:34 [0m1712662834.797121 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.798172 [PHY]   pack_ul_tti_request SFN/Slot:628.18
avril 09 13:40:34 [0m1712662834.799459 [PHY]   pack_ul_tti_request SFN/Slot:628.19
avril 09 13:40:34 [0m1712662834.806960 [NR_MAC]   (628/17)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.809412 [NR_MAC]     629. 7 Scheduling pucch reception in  629. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.809422 [PHY]   pack_ul_tti_request SFN/Slot:629.7
avril 09 13:40:34 [0m1712662834.809425 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.820830 [NR_MAC]   (629/7)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.823096 [NR_MAC]     629.17 Scheduling pucch reception in  629.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.823102 [PHY]   pack_ul_tti_request SFN/Slot:629.17
avril 09 13:40:34 [0m1712662834.823104 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.824196 [PHY]   pack_ul_tti_request SFN/Slot:629.18
avril 09 13:40:34 [0m1712662834.825531 [PHY]   pack_ul_tti_request SFN/Slot:629.19
avril 09 13:40:34 [0m1712662834.833251 [NR_MAC]   (629/17)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.835753 [NR_MAC]     630. 7 Scheduling pucch reception in  630. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.835760 [PHY]   pack_ul_tti_request SFN/Slot:630.7
avril 09 13:40:34 [0m1712662834.835762 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.846813 [NR_MAC]   (630/7)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.849098 [NR_MAC]     630.17 Scheduling pucch reception in  630.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.849106 [PHY]   pack_ul_tti_request SFN/Slot:630.17
avril 09 13:40:34 [0m1712662834.849109 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.850193 [PHY]   pack_ul_tti_request SFN/Slot:630.18
avril 09 13:40:34 [0m1712662834.851557 [PHY]   pack_ul_tti_request SFN/Slot:630.19
avril 09 13:40:34 [0m1712662834.859420 [NR_MAC]   (630/17)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.861810 [NR_MAC]     631. 7 Scheduling pucch reception in  631. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.861819 [PHY]   pack_ul_tti_request SFN/Slot:631.7
avril 09 13:40:34 [0m1712662834.861821 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.872858 [NR_MAC]   (631/7)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.875167 [NR_MAC]     631.17 Scheduling pucch reception in  631.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.875173 [PHY]   pack_ul_tti_request SFN/Slot:631.17
avril 09 13:40:34 [0m1712662834.875176 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.876456 [PHY]   pack_ul_tti_request SFN/Slot:631.18
avril 09 13:40:34 [0m1712662834.877813 [PHY]   pack_ul_tti_request SFN/Slot:631.19
avril 09 13:40:34 [0m1712662834.885612 [NR_MAC]   (631/17)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.888005 [NR_MAC]     632. 7 Scheduling pucch reception in  632. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.888012 [PHY]   pack_ul_tti_request SFN/Slot:632.7
avril 09 13:40:34 [0m1712662834.888015 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.890088 [NR_MAC]     632. 8 Scheduling pucch reception in  632. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:34 [0m1712662834.890093 [PHY]   pack_ul_tti_request SFN/Slot:632.8
avril 09 13:40:34 [0m1712662834.890094 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:34 [0m1712662834.899229 [NR_MAC]   (632/7)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.901641 [NR_MAC]     632.17 Scheduling pucch reception in  632.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.901647 [PHY]   pack_ul_tti_request SFN/Slot:632.17
avril 09 13:40:34 [0m1712662834.901658 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.902792 [PHY]   pack_ul_tti_request SFN/Slot:632.18
avril 09 13:40:34 [0m1712662834.903976 [PHY]   pack_ul_tti_request SFN/Slot:632.19
avril 09 13:40:34 [0m1712662834.912084 [NR_MAC]   (632/17)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.914476 [NR_MAC]     633. 7 Scheduling pucch reception in  633. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.914483 [PHY]   pack_ul_tti_request SFN/Slot:633.7
avril 09 13:40:34 [0m1712662834.914486 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.925931 [NR_MAC]   (633/7)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.928183 [NR_MAC]     633.17 Scheduling pucch reception in  633.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.928193 [PHY]   pack_ul_tti_request SFN/Slot:633.17
avril 09 13:40:34 [0m1712662834.928195 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.929365 [PHY]   pack_ul_tti_request SFN/Slot:633.18
avril 09 13:40:34 [0m1712662834.930629 [PHY]   pack_ul_tti_request SFN/Slot:633.19
avril 09 13:40:34 [0m1712662834.938643 [NR_MAC]   (633/17)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.941062 [NR_MAC]     634. 7 Scheduling pucch reception in  634. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.941072 [PHY]   pack_ul_tti_request SFN/Slot:634.7
avril 09 13:40:34 [0m1712662834.941075 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.952561 [NR_MAC]   (634/7)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.954908 [NR_MAC]     634.17 Scheduling pucch reception in  634.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.954915 [PHY]   pack_ul_tti_request SFN/Slot:634.17
avril 09 13:40:34 [0m1712662834.954918 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.955971 [PHY]   pack_ul_tti_request SFN/Slot:634.18
avril 09 13:40:34 [0m1712662834.957128 [PHY]   pack_ul_tti_request SFN/Slot:634.19
avril 09 13:40:34 [0m1712662834.958414 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 635/0 
avril 09 13:40:34 [0m1712662834.965221 [NR_MAC]   (634/17)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.967732 [NR_MAC]   pucch_acknack  635. 7 Scheduling pucch reception in  635. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.967759 [PHY]   pack_ul_tti_request SFN/Slot:635.7
avril 09 13:40:34 [0m1712662834.967762 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.979184 [NR_MAC]   (635/7)uci_01->pduBitmap:3
avril 09 13:40:34 [0m1712662834.981712 [NR_MAC]     635.17 Scheduling pucch reception in  635.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.981741 [PHY]   pack_ul_tti_request SFN/Slot:635.17
avril 09 13:40:34 [0m1712662834.981743 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662834.982902 [PHY]   pack_ul_tti_request SFN/Slot:635.18
avril 09 13:40:34 [0m1712662834.984061 [PHY]   pack_ul_tti_request SFN/Slot:635.19
avril 09 13:40:34 [0m1712662834.992105 [NR_MAC]   (635/17)uci_01->pduBitmap:1
avril 09 13:40:34 [0m1712662834.994775 [NR_MAC]     636. 7 Scheduling pucch reception in  636. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:34 [0m1712662834.994784 [PHY]   pack_ul_tti_request SFN/Slot:636.7
avril 09 13:40:34 [0m1712662834.994787 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:34 [0m1712662835.006083 [NR_MAC]   (636/7)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.008592 [NR_MAC]     636.17 Scheduling pucch reception in  636.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.008617 [PHY]   pack_ul_tti_request SFN/Slot:636.17
avril 09 13:40:35 [0m1712662835.008619 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.009766 [PHY]   pack_ul_tti_request SFN/Slot:636.18
avril 09 13:40:35 [0m1712662835.010924 [PHY]   pack_ul_tti_request SFN/Slot:636.19
avril 09 13:40:35 [0m1712662835.018832 [NR_MAC]   (636/17)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.021109 [NR_MAC]     637. 7 Scheduling pucch reception in  637. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.021121 [PHY]   pack_ul_tti_request SFN/Slot:637.7
avril 09 13:40:35 [0m1712662835.021124 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.032622 [NR_MAC]   (637/7)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.034892 [NR_MAC]     637.17 Scheduling pucch reception in  637.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.034900 [PHY]   pack_ul_tti_request SFN/Slot:637.17
avril 09 13:40:35 [0m1712662835.034902 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.035994 [PHY]   pack_ul_tti_request SFN/Slot:637.18
avril 09 13:40:35 [0m1712662835.037181 [PHY]   pack_ul_tti_request SFN/Slot:637.19
avril 09 13:40:35 [0m1712662835.045053 [NR_MAC]   (637/17)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.047655 [NR_MAC]     638. 7 Scheduling pucch reception in  638. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.047665 [PHY]   pack_ul_tti_request SFN/Slot:638.7
avril 09 13:40:35 [0m1712662835.047668 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.059204 [NR_MAC]   (638/7)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.061651 [NR_MAC]     638.17 Scheduling pucch reception in  638.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.061686 [PHY]   pack_ul_tti_request SFN/Slot:638.17
avril 09 13:40:35 [0m1712662835.061690 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.062828 [PHY]   pack_ul_tti_request SFN/Slot:638.18
avril 09 13:40:35 [0m1712662835.063918 [PHY]   pack_ul_tti_request SFN/Slot:638.19
avril 09 13:40:35 [0m1712662835.071622 [NR_MAC]   (638/17)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.074055 [NR_MAC]     639. 7 Scheduling pucch reception in  639. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.074063 [PHY]   pack_ul_tti_request SFN/Slot:639.7
avril 09 13:40:35 [0m1712662835.074066 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.085466 [NR_MAC]   (639/7)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.087982 [NR_MAC]     639.17 Scheduling pucch reception in  639.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.087987 [PHY]   pack_ul_tti_request SFN/Slot:639.17
avril 09 13:40:35 [0m1712662835.087989 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.089138 [PHY]   pack_ul_tti_request SFN/Slot:639.18
avril 09 13:40:35 [0m1712662835.090478 [PHY]   pack_ul_tti_request SFN/Slot:639.19
avril 09 13:40:35 [0m1712662835.091883 [NR_MAC]   Frame.Slot 640.0
avril 09 13:40:35 UE RNTI fabe CU-UE-ID 1 in-sync PH 0 dB PCMAX 0 dBm, average RSRP -44 (16 meas)
avril 09 13:40:35 UE fabe: dlsch_rounds 239/1/0/0, dlsch_errors 0, pucch0_DTX 0, BLER 0.00000 MCS (0) 9
avril 09 13:40:35 UE fabe: ulsch_rounds 4507/0/0/0, ulsch_errors 0, ulsch_DTX 0, BLER 0.00000 MCS (0) 9
avril 09 13:40:35 UE fabe: MAC:    TX          29035 RX         379336 bytes
avril 09 13:40:35 UE fabe: LCID 1: TX            966 RX            282 bytes
avril 09 13:40:35 UE fabe: LCID 2: TX              0 RX              0 bytes
avril 09 13:40:35 UE fabe: LCID 4: TX           3453 RX           3677 bytes
avril 09 13:40:35 
avril 09 13:40:35 [0m1712662835.098369 [NR_MAC]   (639/17)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.100877 [NR_MAC]     640. 7 Scheduling pucch reception in  640. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.100882 [PHY]   pack_ul_tti_request SFN/Slot:640.7
avril 09 13:40:35 [0m1712662835.100884 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.102921 [NR_MAC]     640. 8 Scheduling pucch reception in  640. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:35 [0m1712662835.102925 [PHY]   pack_ul_tti_request SFN/Slot:640.8
avril 09 13:40:35 [0m1712662835.102926 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:35 [0m1712662835.111844 [NR_MAC]   (640/7)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.114249 [NR_MAC]     640.17 Scheduling pucch reception in  640.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.114254 [PHY]   pack_ul_tti_request SFN/Slot:640.17
avril 09 13:40:35 [0m1712662835.114256 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.115426 [PHY]   pack_ul_tti_request SFN/Slot:640.18
avril 09 13:40:35 [0m1712662835.116665 [PHY]   pack_ul_tti_request SFN/Slot:640.19
avril 09 13:40:35 [0m1712662835.124400 [NR_MAC]   (640/17)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.126921 [NR_MAC]     641. 7 Scheduling pucch reception in  641. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.126928 [PHY]   pack_ul_tti_request SFN/Slot:641.7
avril 09 13:40:35 [0m1712662835.126932 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.137861 [NR_MAC]   (641/7)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.140293 [NR_MAC]     641.17 Scheduling pucch reception in  641.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.140299 [PHY]   pack_ul_tti_request SFN/Slot:641.17
avril 09 13:40:35 [0m1712662835.140301 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.141509 [PHY]   pack_ul_tti_request SFN/Slot:641.18
avril 09 13:40:35 [0m1712662835.142740 [PHY]   pack_ul_tti_request SFN/Slot:641.19
avril 09 13:40:35 [0m1712662835.150643 [NR_MAC]   (641/17)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.153097 [NR_MAC]     642. 7 Scheduling pucch reception in  642. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.153107 [PHY]   pack_ul_tti_request SFN/Slot:642.7
avril 09 13:40:35 [0m1712662835.153110 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.164017 [NR_MAC]   (642/7)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.166534 [NR_MAC]     642.17 Scheduling pucch reception in  642.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.166541 [PHY]   pack_ul_tti_request SFN/Slot:642.17
avril 09 13:40:35 [0m1712662835.166543 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.167608 [PHY]   pack_ul_tti_request SFN/Slot:642.18
avril 09 13:40:35 [0m1712662835.168811 [PHY]   pack_ul_tti_request SFN/Slot:642.19
avril 09 13:40:35 [0m1712662835.176565 [NR_MAC]   (642/17)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.179142 [NR_MAC]     643. 7 Scheduling pucch reception in  643. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.179149 [PHY]   pack_ul_tti_request SFN/Slot:643.7
avril 09 13:40:35 [0m1712662835.179151 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.190257 [NR_MAC]   (643/7)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.192880 [NR_MAC]     643.17 Scheduling pucch reception in  643.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.192886 [PHY]   pack_ul_tti_request SFN/Slot:643.17
avril 09 13:40:35 [0m1712662835.192892 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.194049 [PHY]   pack_ul_tti_request SFN/Slot:643.18
avril 09 13:40:35 [0m1712662835.195178 [PHY]   pack_ul_tti_request SFN/Slot:643.19
avril 09 13:40:35 [0m1712662835.203078 [NR_MAC]   (643/17)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.205770 [NR_MAC]     644. 7 Scheduling pucch reception in  644. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.205777 [PHY]   pack_ul_tti_request SFN/Slot:644.7
avril 09 13:40:35 [0m1712662835.205780 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.217036 [NR_MAC]   (644/7)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.219721 [NR_MAC]     644.17 Scheduling pucch reception in  644.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.219752 [PHY]   pack_ul_tti_request SFN/Slot:644.17
avril 09 13:40:35 [0m1712662835.219771 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.220956 [PHY]   pack_ul_tti_request SFN/Slot:644.18
avril 09 13:40:35 [0m1712662835.222284 [PHY]   pack_ul_tti_request SFN/Slot:644.19
avril 09 13:40:35 [0m1712662835.223380 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 645/0 
avril 09 13:40:35 [0m1712662835.230138 [NR_MAC]   (644/17)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.232595 [NR_MAC]   pucch_acknack  645. 7 Scheduling pucch reception in  645. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.232613 [PHY]   pack_ul_tti_request SFN/Slot:645.7
avril 09 13:40:35 [0m1712662835.232616 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.243900 [NR_MAC]   (645/7)uci_01->pduBitmap:3
avril 09 13:40:35 [0m1712662835.246359 [NR_MAC]     645.17 Scheduling pucch reception in  645.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.246364 [PHY]   pack_ul_tti_request SFN/Slot:645.17
avril 09 13:40:35 [0m1712662835.246366 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.247469 [PHY]   pack_ul_tti_request SFN/Slot:645.18
avril 09 13:40:35 [0m1712662835.248675 [PHY]   pack_ul_tti_request SFN/Slot:645.19
avril 09 13:40:35 [0m1712662835.256624 [NR_MAC]   (645/17)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.259115 [NR_MAC]     646. 7 Scheduling pucch reception in  646. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.259121 [PHY]   pack_ul_tti_request SFN/Slot:646.7
avril 09 13:40:35 [0m1712662835.259124 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.270161 [NR_MAC]   (646/7)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.272785 [NR_MAC]     646.17 Scheduling pucch reception in  646.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.272793 [PHY]   pack_ul_tti_request SFN/Slot:646.17
avril 09 13:40:35 [0m1712662835.272796 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.273816 [PHY]   pack_ul_tti_request SFN/Slot:646.18
avril 09 13:40:35 [0m1712662835.275025 [PHY]   pack_ul_tti_request SFN/Slot:646.19
avril 09 13:40:35 [0m1712662835.282869 [NR_MAC]   (646/17)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.285270 [NR_MAC]     647. 7 Scheduling pucch reception in  647. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.285281 [PHY]   pack_ul_tti_request SFN/Slot:647.7
avril 09 13:40:35 [0m1712662835.285285 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.296710 [NR_MAC]   (647/7)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.299086 [NR_MAC]     647.17 Scheduling pucch reception in  647.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.299097 [PHY]   pack_ul_tti_request SFN/Slot:647.17
avril 09 13:40:35 [0m1712662835.299099 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.300144 [PHY]   pack_ul_tti_request SFN/Slot:647.18
avril 09 13:40:35 [0m1712662835.301494 [PHY]   pack_ul_tti_request SFN/Slot:647.19
avril 09 13:40:35 [0m1712662835.308943 [NR_MAC]   (647/17)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.311540 [NR_MAC]     648. 7 Scheduling pucch reception in  648. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.311550 [PHY]   pack_ul_tti_request SFN/Slot:648.7
avril 09 13:40:35 [0m1712662835.311552 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.313633 [NR_MAC]     648. 8 Scheduling pucch reception in  648. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:35 [0m1712662835.313638 [PHY]   pack_ul_tti_request SFN/Slot:648.8
avril 09 13:40:35 [0m1712662835.313640 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:35 [0m1712662835.322771 [NR_MAC]   (648/7)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.325058 [NR_MAC]     648.17 Scheduling pucch reception in  648.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.325064 [PHY]   pack_ul_tti_request SFN/Slot:648.17
avril 09 13:40:35 [0m1712662835.325066 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.326189 [PHY]   pack_ul_tti_request SFN/Slot:648.18
avril 09 13:40:35 [0m1712662835.327652 [PHY]   pack_ul_tti_request SFN/Slot:648.19
avril 09 13:40:35 [0m1712662835.335528 [NR_MAC]   (648/17)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.337879 [NR_MAC]     649. 7 Scheduling pucch reception in  649. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.337886 [PHY]   pack_ul_tti_request SFN/Slot:649.7
avril 09 13:40:35 [0m1712662835.337889 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.349136 [NR_MAC]   (649/7)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.351771 [NR_MAC]     649.17 Scheduling pucch reception in  649.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.351791 [PHY]   pack_ul_tti_request SFN/Slot:649.17
avril 09 13:40:35 [0m1712662835.351793 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.352869 [PHY]   pack_ul_tti_request SFN/Slot:649.18
avril 09 13:40:35 [0m1712662835.354222 [PHY]   pack_ul_tti_request SFN/Slot:649.19
avril 09 13:40:35 [0m1712662835.361797 [NR_MAC]   (649/17)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.363177 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 650/6 
avril 09 13:40:35 [0m1712662835.364332 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 650/7 
avril 09 13:40:35 [0m1712662835.364337 [NR_MAC]     650. 7 Scheduling pucch reception in  650. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.364350 [PHY]   pack_ul_tti_request SFN/Slot:650.7
avril 09 13:40:35 [0m1712662835.364353 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.375660 [NR_MAC]   (650/7)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.378050 [NR_MAC]   pucch_acknack  650.17 Scheduling pucch reception in  650.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.378057 [PHY]   pack_ul_tti_request SFN/Slot:650.17
avril 09 13:40:35 [0m1712662835.378060 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.379108 [PHY]   pack_ul_tti_request SFN/Slot:650.18
avril 09 13:40:35 [0m1712662835.380450 [PHY]   pack_ul_tti_request SFN/Slot:650.19
avril 09 13:40:35 [0m1712662835.388427 [NR_MAC]   (650/17)uci_01->pduBitmap:3
avril 09 13:40:35 [0m1712662835.390839 [NR_MAC]     651. 7 Scheduling pucch reception in  651. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.390846 [PHY]   pack_ul_tti_request SFN/Slot:651.7
avril 09 13:40:35 [0m1712662835.390849 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.402062 [NR_MAC]   (651/7)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.404614 [NR_MAC]     651.17 Scheduling pucch reception in  651.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.404647 [PHY]   pack_ul_tti_request SFN/Slot:651.17
avril 09 13:40:35 [0m1712662835.404662 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.405845 [PHY]   pack_ul_tti_request SFN/Slot:651.18
avril 09 13:40:35 [0m1712662835.407095 [PHY]   pack_ul_tti_request SFN/Slot:651.19
avril 09 13:40:35 [0m1712662835.414954 [NR_MAC]   (651/17)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.417398 [NR_MAC]     652. 7 Scheduling pucch reception in  652. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.417406 [PHY]   pack_ul_tti_request SFN/Slot:652.7
avril 09 13:40:35 [0m1712662835.417408 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.428908 [NR_MAC]   (652/7)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.431373 [NR_MAC]     652.17 Scheduling pucch reception in  652.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.431380 [PHY]   pack_ul_tti_request SFN/Slot:652.17
avril 09 13:40:35 [0m1712662835.431382 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.432582 [PHY]   pack_ul_tti_request SFN/Slot:652.18
avril 09 13:40:35 [0m1712662835.433825 [PHY]   pack_ul_tti_request SFN/Slot:652.19
avril 09 13:40:35 [0m1712662835.441350 [NR_MAC]   (652/17)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.443935 [NR_MAC]     653. 7 Scheduling pucch reception in  653. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.443942 [PHY]   pack_ul_tti_request SFN/Slot:653.7
avril 09 13:40:35 [0m1712662835.443945 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.455310 [NR_MAC]   (653/7)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.457851 [NR_MAC]     653.17 Scheduling pucch reception in  653.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.457858 [PHY]   pack_ul_tti_request SFN/Slot:653.17
avril 09 13:40:35 [0m1712662835.457860 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.458967 [PHY]   pack_ul_tti_request SFN/Slot:653.18
avril 09 13:40:35 [0m1712662835.460194 [PHY]   pack_ul_tti_request SFN/Slot:653.19
avril 09 13:40:35 [0m1712662835.467988 [NR_MAC]   (653/17)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.470519 [NR_MAC]     654. 7 Scheduling pucch reception in  654. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.470528 [PHY]   pack_ul_tti_request SFN/Slot:654.7
avril 09 13:40:35 [0m1712662835.470531 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.481927 [NR_MAC]   (654/7)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.484130 [NR_MAC]     654.17 Scheduling pucch reception in  654.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.484137 [PHY]   pack_ul_tti_request SFN/Slot:654.17
avril 09 13:40:35 [0m1712662835.484140 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.485344 [PHY]   pack_ul_tti_request SFN/Slot:654.18
avril 09 13:40:35 [0m1712662835.486623 [PHY]   pack_ul_tti_request SFN/Slot:654.19
avril 09 13:40:35 [0m1712662835.487919 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 655/0 
avril 09 13:40:35 [0m1712662835.494601 [NR_MAC]   (654/17)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.497068 [NR_MAC]   pucch_acknack  655. 7 Scheduling pucch reception in  655. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.497077 [PHY]   pack_ul_tti_request SFN/Slot:655.7
avril 09 13:40:35 [0m1712662835.497080 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.508163 [NR_MAC]   (655/7)uci_01->pduBitmap:3
avril 09 13:40:35 [0m1712662835.510932 [NR_MAC]     655.17 Scheduling pucch reception in  655.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.510941 [PHY]   pack_ul_tti_request SFN/Slot:655.17
avril 09 13:40:35 [0m1712662835.510944 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.511940 [PHY]   pack_ul_tti_request SFN/Slot:655.18
avril 09 13:40:35 [0m1712662835.513142 [PHY]   pack_ul_tti_request SFN/Slot:655.19
avril 09 13:40:35 [0m1712662835.520833 [NR_MAC]   (655/17)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.523178 [NR_MAC]     656. 7 Scheduling pucch reception in  656. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.523182 [PHY]   pack_ul_tti_request SFN/Slot:656.7
avril 09 13:40:35 [0m1712662835.523184 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.525442 [NR_MAC]     656. 8 Scheduling pucch reception in  656. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:35 [0m1712662835.525466 [PHY]   pack_ul_tti_request SFN/Slot:656.8
avril 09 13:40:35 [0m1712662835.525466 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:35 [0m1712662835.534374 [NR_MAC]   (656/7)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.536798 [NR_MAC]     656.17 Scheduling pucch reception in  656.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.536805 [PHY]   pack_ul_tti_request SFN/Slot:656.17
avril 09 13:40:35 [0m1712662835.536807 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.537936 [PHY]   pack_ul_tti_request SFN/Slot:656.18
avril 09 13:40:35 [0m1712662835.539261 [PHY]   pack_ul_tti_request SFN/Slot:656.19
avril 09 13:40:35 [0m1712662835.547099 [NR_MAC]   (656/17)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.549700 [NR_MAC]     657. 7 Scheduling pucch reception in  657. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.549729 [PHY]   pack_ul_tti_request SFN/Slot:657.7
avril 09 13:40:35 [0m1712662835.549731 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.560846 [NR_MAC]   (657/7)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.563170 [NR_MAC]     657.17 Scheduling pucch reception in  657.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.563211 [PHY]   pack_ul_tti_request SFN/Slot:657.17
avril 09 13:40:35 [0m1712662835.563214 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.564375 [PHY]   pack_ul_tti_request SFN/Slot:657.18
avril 09 13:40:35 [0m1712662835.565696 [PHY]   pack_ul_tti_request SFN/Slot:657.19
avril 09 13:40:35 [0m1712662835.573532 [NR_MAC]   (657/17)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.575991 [NR_MAC]     658. 7 Scheduling pucch reception in  658. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.576000 [PHY]   pack_ul_tti_request SFN/Slot:658.7
avril 09 13:40:35 [0m1712662835.576003 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.587465 [NR_MAC]   (658/7)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.589965 [NR_MAC]     658.17 Scheduling pucch reception in  658.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.589972 [PHY]   pack_ul_tti_request SFN/Slot:658.17
avril 09 13:40:35 [0m1712662835.589974 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.591052 [PHY]   pack_ul_tti_request SFN/Slot:658.18
avril 09 13:40:35 [0m1712662835.592250 [PHY]   pack_ul_tti_request SFN/Slot:658.19
avril 09 13:40:35 [0m1712662835.600143 [NR_MAC]   (658/17)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.602751 [NR_MAC]     659. 7 Scheduling pucch reception in  659. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.602759 [PHY]   pack_ul_tti_request SFN/Slot:659.7
avril 09 13:40:35 [0m1712662835.602771 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.613842 [NR_MAC]   (659/7)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.616140 [NR_MAC]     659.17 Scheduling pucch reception in  659.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.616146 [PHY]   pack_ul_tti_request SFN/Slot:659.17
avril 09 13:40:35 [0m1712662835.616149 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.617366 [PHY]   pack_ul_tti_request SFN/Slot:659.18
avril 09 13:40:35 [0m1712662835.618620 [PHY]   pack_ul_tti_request SFN/Slot:659.19
avril 09 13:40:35 [0m1712662835.626369 [NR_MAC]   (659/17)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.628961 [NR_MAC]     660. 7 Scheduling pucch reception in  660. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.628968 [PHY]   pack_ul_tti_request SFN/Slot:660.7
avril 09 13:40:35 [0m1712662835.628970 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.640043 [NR_MAC]   (660/7)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.642667 [NR_MAC]     660.17 Scheduling pucch reception in  660.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.642698 [PHY]   pack_ul_tti_request SFN/Slot:660.17
avril 09 13:40:35 [0m1712662835.642709 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.643887 [PHY]   pack_ul_tti_request SFN/Slot:660.18
avril 09 13:40:35 [0m1712662835.645040 [PHY]   pack_ul_tti_request SFN/Slot:660.19
avril 09 13:40:35 [0m1712662835.652864 [NR_MAC]   (660/17)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.655143 [NR_MAC]     661. 7 Scheduling pucch reception in  661. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.655148 [PHY]   pack_ul_tti_request SFN/Slot:661.7
avril 09 13:40:35 [0m1712662835.655150 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.666138 [NR_MAC]   (661/7)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.668662 [NR_MAC]     661.17 Scheduling pucch reception in  661.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.668692 [PHY]   pack_ul_tti_request SFN/Slot:661.17
avril 09 13:40:35 [0m1712662835.668701 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.669932 [PHY]   pack_ul_tti_request SFN/Slot:661.18
avril 09 13:40:35 [0m1712662835.671044 [PHY]   pack_ul_tti_request SFN/Slot:661.19
avril 09 13:40:35 [0m1712662835.678896 [NR_MAC]   (661/17)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.681204 [NR_MAC]     662. 7 Scheduling pucch reception in  662. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.681232 [PHY]   pack_ul_tti_request SFN/Slot:662.7
avril 09 13:40:35 [0m1712662835.681244 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.692047 [NR_MAC]   (662/7)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.694634 [NR_MAC]     662.17 Scheduling pucch reception in  662.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.694687 [PHY]   pack_ul_tti_request SFN/Slot:662.17
avril 09 13:40:35 [0m1712662835.694704 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.695857 [PHY]   pack_ul_tti_request SFN/Slot:662.18
avril 09 13:40:35 [0m1712662835.697003 [PHY]   pack_ul_tti_request SFN/Slot:662.19
avril 09 13:40:35 [0m1712662835.704853 [NR_MAC]   (662/17)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.707104 [NR_MAC]     663. 7 Scheduling pucch reception in  663. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.707124 [PHY]   pack_ul_tti_request SFN/Slot:663.7
avril 09 13:40:35 [0m1712662835.707126 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.718018 [NR_MAC]   (663/7)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.720568 [NR_MAC]     663.17 Scheduling pucch reception in  663.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.720575 [PHY]   pack_ul_tti_request SFN/Slot:663.17
avril 09 13:40:35 [0m1712662835.720578 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.721774 [PHY]   pack_ul_tti_request SFN/Slot:663.18
avril 09 13:40:35 [0m1712662835.722916 [PHY]   pack_ul_tti_request SFN/Slot:663.19
avril 09 13:40:35 [0m1712662835.730732 [NR_MAC]   (663/17)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.733147 [NR_MAC]     664. 7 Scheduling pucch reception in  664. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.733164 [PHY]   pack_ul_tti_request SFN/Slot:664.7
avril 09 13:40:35 [0m1712662835.733166 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.735224 [NR_MAC]     664. 8 Scheduling pucch reception in  664. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:35 [0m1712662835.735226 [PHY]   pack_ul_tti_request SFN/Slot:664.8
avril 09 13:40:35 [0m1712662835.735227 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:35 [0m1712662835.744049 [NR_MAC]   (664/7)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.746558 [NR_MAC]     664.17 Scheduling pucch reception in  664.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.746564 [PHY]   pack_ul_tti_request SFN/Slot:664.17
avril 09 13:40:35 [0m1712662835.746566 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.747656 [PHY]   pack_ul_tti_request SFN/Slot:664.18
avril 09 13:40:35 [0m1712662835.748912 [PHY]   pack_ul_tti_request SFN/Slot:664.19
avril 09 13:40:35 [0m1712662835.750044 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 665/0 
avril 09 13:40:35 [0m1712662835.756619 [NR_MAC]   (664/17)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.758964 [NR_MAC]   pucch_acknack  665. 7 Scheduling pucch reception in  665. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.758973 [PHY]   pack_ul_tti_request SFN/Slot:665.7
avril 09 13:40:35 [0m1712662835.758976 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.769972 [NR_MAC]   (665/7)uci_01->pduBitmap:3
avril 09 13:40:35 [0m1712662835.772300 [NR_MAC]     665.17 Scheduling pucch reception in  665.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.772306 [PHY]   pack_ul_tti_request SFN/Slot:665.17
avril 09 13:40:35 [0m1712662835.772308 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.773481 [PHY]   pack_ul_tti_request SFN/Slot:665.18
avril 09 13:40:35 [0m1712662835.774750 [PHY]   pack_ul_tti_request SFN/Slot:665.19
avril 09 13:40:35 [0m1712662835.782514 [NR_MAC]   (665/17)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.784924 [NR_MAC]     666. 7 Scheduling pucch reception in  666. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.784937 [PHY]   pack_ul_tti_request SFN/Slot:666.7
avril 09 13:40:35 [0m1712662835.784939 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.796055 [NR_MAC]   (666/7)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.798657 [NR_MAC]     666.17 Scheduling pucch reception in  666.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.798672 [PHY]   pack_ul_tti_request SFN/Slot:666.17
avril 09 13:40:35 [0m1712662835.798675 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.799769 [PHY]   pack_ul_tti_request SFN/Slot:666.18
avril 09 13:40:35 [0m1712662835.801072 [PHY]   pack_ul_tti_request SFN/Slot:666.19
avril 09 13:40:35 [0m1712662835.808540 [NR_MAC]   (666/17)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.810833 [NR_MAC]     667. 7 Scheduling pucch reception in  667. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.810842 [PHY]   pack_ul_tti_request SFN/Slot:667.7
avril 09 13:40:35 [0m1712662835.810855 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.821836 [NR_MAC]   (667/7)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.824330 [NR_MAC]     667.17 Scheduling pucch reception in  667.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.824340 [PHY]   pack_ul_tti_request SFN/Slot:667.17
avril 09 13:40:35 [0m1712662835.824346 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.825467 [PHY]   pack_ul_tti_request SFN/Slot:667.18
avril 09 13:40:35 [0m1712662835.826818 [PHY]   pack_ul_tti_request SFN/Slot:667.19
avril 09 13:40:35 [0m1712662835.834551 [NR_MAC]   (667/17)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.837081 [NR_MAC]     668. 7 Scheduling pucch reception in  668. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.837090 [PHY]   pack_ul_tti_request SFN/Slot:668.7
avril 09 13:40:35 [0m1712662835.837093 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.848517 [NR_MAC]   (668/7)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.850913 [NR_MAC]     668.17 Scheduling pucch reception in  668.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.850923 [PHY]   pack_ul_tti_request SFN/Slot:668.17
avril 09 13:40:35 [0m1712662835.850926 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.852024 [PHY]   pack_ul_tti_request SFN/Slot:668.18
avril 09 13:40:35 [0m1712662835.853209 [PHY]   pack_ul_tti_request SFN/Slot:668.19
avril 09 13:40:35 [0m1712662835.861142 [NR_MAC]   (668/17)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.863967 [NR_MAC]     669. 7 Scheduling pucch reception in  669. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.863973 [PHY]   pack_ul_tti_request SFN/Slot:669.7
avril 09 13:40:35 [0m1712662835.863975 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.875281 [NR_MAC]   (669/7)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.877663 [NR_MAC]     669.17 Scheduling pucch reception in  669.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.877668 [PHY]   pack_ul_tti_request SFN/Slot:669.17
avril 09 13:40:35 [0m1712662835.877671 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.878807 [PHY]   pack_ul_tti_request SFN/Slot:669.18
avril 09 13:40:35 [0m1712662835.879941 [PHY]   pack_ul_tti_request SFN/Slot:669.19
avril 09 13:40:35 [0m1712662835.887632 [NR_MAC]   (669/17)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.890169 [NR_MAC]     670. 7 Scheduling pucch reception in  670. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.890177 [PHY]   pack_ul_tti_request SFN/Slot:670.7
avril 09 13:40:35 [0m1712662835.890180 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.901443 [NR_MAC]   (670/7)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.903852 [NR_MAC]     670.17 Scheduling pucch reception in  670.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.903861 [PHY]   pack_ul_tti_request SFN/Slot:670.17
avril 09 13:40:35 [0m1712662835.903864 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.905037 [PHY]   pack_ul_tti_request SFN/Slot:670.18
avril 09 13:40:35 [0m1712662835.906140 [PHY]   pack_ul_tti_request SFN/Slot:670.19
avril 09 13:40:35 [0m1712662835.914028 [NR_MAC]   (670/17)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.916499 [NR_MAC]     671. 7 Scheduling pucch reception in  671. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.916509 [PHY]   pack_ul_tti_request SFN/Slot:671.7
avril 09 13:40:35 [0m1712662835.916512 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.927676 [NR_MAC]   (671/7)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.929986 [NR_MAC]     671.17 Scheduling pucch reception in  671.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.929993 [PHY]   pack_ul_tti_request SFN/Slot:671.17
avril 09 13:40:35 [0m1712662835.929998 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.931108 [PHY]   pack_ul_tti_request SFN/Slot:671.18
avril 09 13:40:35 [0m1712662835.932321 [PHY]   pack_ul_tti_request SFN/Slot:671.19
avril 09 13:40:35 [0m1712662835.940144 [NR_MAC]   (671/17)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.942878 [NR_MAC]     672. 7 Scheduling pucch reception in  672. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.942885 [PHY]   pack_ul_tti_request SFN/Slot:672.7
avril 09 13:40:35 [0m1712662835.942888 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.945046 [NR_MAC]     672. 8 Scheduling pucch reception in  672. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:35 [0m1712662835.945054 [PHY]   pack_ul_tti_request SFN/Slot:672.8
avril 09 13:40:35 [0m1712662835.945055 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:35 [0m1712662835.954294 [NR_MAC]   (672/7)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.956905 [NR_MAC]     672.17 Scheduling pucch reception in  672.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.956914 [PHY]   pack_ul_tti_request SFN/Slot:672.17
avril 09 13:40:35 [0m1712662835.956917 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.957969 [PHY]   pack_ul_tti_request SFN/Slot:672.18
avril 09 13:40:35 [0m1712662835.959144 [PHY]   pack_ul_tti_request SFN/Slot:672.19
avril 09 13:40:35 [0m1712662835.967021 [NR_MAC]   (672/17)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.969559 [NR_MAC]     673. 7 Scheduling pucch reception in  673. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.969567 [PHY]   pack_ul_tti_request SFN/Slot:673.7
avril 09 13:40:35 [0m1712662835.969570 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.981112 [NR_MAC]   (673/7)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.983713 [NR_MAC]     673.17 Scheduling pucch reception in  673.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.983745 [PHY]   pack_ul_tti_request SFN/Slot:673.17
avril 09 13:40:35 [0m1712662835.983755 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:35 [0m1712662835.984939 [PHY]   pack_ul_tti_request SFN/Slot:673.18
avril 09 13:40:35 [0m1712662835.986131 [PHY]   pack_ul_tti_request SFN/Slot:673.19
avril 09 13:40:35 [0m1712662835.993994 [NR_MAC]   (673/17)uci_01->pduBitmap:1
avril 09 13:40:35 [0m1712662835.996572 [NR_MAC]     674. 7 Scheduling pucch reception in  674. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:35 [0m1712662835.996580 [PHY]   pack_ul_tti_request SFN/Slot:674.7
avril 09 13:40:35 [0m1712662835.996582 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.008129 [NR_MAC]   (674/7)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.010762 [NR_MAC]     674.17 Scheduling pucch reception in  674.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.010772 [PHY]   pack_ul_tti_request SFN/Slot:674.17
avril 09 13:40:36 [0m1712662836.010774 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.011871 [PHY]   pack_ul_tti_request SFN/Slot:674.18
avril 09 13:40:36 [0m1712662836.013060 [PHY]   pack_ul_tti_request SFN/Slot:674.19
avril 09 13:40:36 [0m1712662836.014409 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 675/0 
avril 09 13:40:36 [0m1712662836.021116 [NR_MAC]   (674/17)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.023737 [NR_MAC]   pucch_acknack  675. 7 Scheduling pucch reception in  675. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.023745 [PHY]   pack_ul_tti_request SFN/Slot:675.7
avril 09 13:40:36 [0m1712662836.023748 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.035013 [NR_MAC]   (675/7)uci_01->pduBitmap:3
avril 09 13:40:36 [0m1712662836.037471 [NR_MAC]     675.17 Scheduling pucch reception in  675.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.037495 [PHY]   pack_ul_tti_request SFN/Slot:675.17
avril 09 13:40:36 [0m1712662836.037498 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.038758 [PHY]   pack_ul_tti_request SFN/Slot:675.18
avril 09 13:40:36 [0m1712662836.039900 [PHY]   pack_ul_tti_request SFN/Slot:675.19
avril 09 13:40:36 [0m1712662836.047858 [NR_MAC]   (675/17)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.050105 [NR_MAC]     676. 7 Scheduling pucch reception in  676. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.050112 [PHY]   pack_ul_tti_request SFN/Slot:676.7
avril 09 13:40:36 [0m1712662836.050114 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.061489 [NR_MAC]   (676/7)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.063911 [NR_MAC]     676.17 Scheduling pucch reception in  676.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.063916 [PHY]   pack_ul_tti_request SFN/Slot:676.17
avril 09 13:40:36 [0m1712662836.063919 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.065008 [PHY]   pack_ul_tti_request SFN/Slot:676.18
avril 09 13:40:36 [0m1712662836.066232 [PHY]   pack_ul_tti_request SFN/Slot:676.19
avril 09 13:40:36 [0m1712662836.074131 [NR_MAC]   (676/17)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.076714 [NR_MAC]     677. 7 Scheduling pucch reception in  677. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.076731 [PHY]   pack_ul_tti_request SFN/Slot:677.7
avril 09 13:40:36 [0m1712662836.076734 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.088100 [NR_MAC]   (677/7)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.090698 [NR_MAC]     677.17 Scheduling pucch reception in  677.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.090732 [PHY]   pack_ul_tti_request SFN/Slot:677.17
avril 09 13:40:36 [0m1712662836.090744 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.091951 [PHY]   pack_ul_tti_request SFN/Slot:677.18
avril 09 13:40:36 [0m1712662836.093061 [PHY]   pack_ul_tti_request SFN/Slot:677.19
avril 09 13:40:36 [0m1712662836.100832 [NR_MAC]   (677/17)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.103193 [NR_MAC]     678. 7 Scheduling pucch reception in  678. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.103201 [PHY]   pack_ul_tti_request SFN/Slot:678.7
avril 09 13:40:36 [0m1712662836.103204 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.114367 [NR_MAC]   (678/7)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.116929 [NR_MAC]     678.17 Scheduling pucch reception in  678.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.116935 [PHY]   pack_ul_tti_request SFN/Slot:678.17
avril 09 13:40:36 [0m1712662836.116938 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.118054 [PHY]   pack_ul_tti_request SFN/Slot:678.18
avril 09 13:40:36 [0m1712662836.119333 [PHY]   pack_ul_tti_request SFN/Slot:678.19
avril 09 13:40:36 [0m1712662836.127094 [NR_MAC]   (678/17)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.129600 [NR_MAC]     679. 7 Scheduling pucch reception in  679. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.129606 [PHY]   pack_ul_tti_request SFN/Slot:679.7
avril 09 13:40:36 [0m1712662836.129608 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.141040 [NR_MAC]   (679/7)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.143246 [NR_MAC]     679.17 Scheduling pucch reception in  679.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.143251 [PHY]   pack_ul_tti_request SFN/Slot:679.17
avril 09 13:40:36 [0m1712662836.143257 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.144456 [PHY]   pack_ul_tti_request SFN/Slot:679.18
avril 09 13:40:36 [0m1712662836.145702 [PHY]   pack_ul_tti_request SFN/Slot:679.19
avril 09 13:40:36 [0m1712662836.153561 [NR_MAC]   (679/17)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.155953 [NR_MAC]     680. 7 Scheduling pucch reception in  680. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.155962 [PHY]   pack_ul_tti_request SFN/Slot:680.7
avril 09 13:40:36 [0m1712662836.155965 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.157979 [NR_MAC]     680. 8 Scheduling pucch reception in  680. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:36 [0m1712662836.157983 [PHY]   pack_ul_tti_request SFN/Slot:680.8
avril 09 13:40:36 [0m1712662836.157985 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:36 [0m1712662836.167325 [NR_MAC]   (680/7)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.169610 [NR_MAC]     680.17 Scheduling pucch reception in  680.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.169616 [PHY]   pack_ul_tti_request SFN/Slot:680.17
avril 09 13:40:36 [0m1712662836.169617 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.170817 [PHY]   pack_ul_tti_request SFN/Slot:680.18
avril 09 13:40:36 [0m1712662836.171918 [PHY]   pack_ul_tti_request SFN/Slot:680.19
avril 09 13:40:36 [0m1712662836.179588 [NR_MAC]   (680/17)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.181936 [NR_MAC]     681. 7 Scheduling pucch reception in  681. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.181947 [PHY]   pack_ul_tti_request SFN/Slot:681.7
avril 09 13:40:36 [0m1712662836.181950 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.193107 [NR_MAC]   (681/7)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.195659 [NR_MAC]     681.17 Scheduling pucch reception in  681.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.195668 [PHY]   pack_ul_tti_request SFN/Slot:681.17
avril 09 13:40:36 [0m1712662836.195671 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.196747 [PHY]   pack_ul_tti_request SFN/Slot:681.18
avril 09 13:40:36 [0m1712662836.197984 [PHY]   pack_ul_tti_request SFN/Slot:681.19
avril 09 13:40:36 [0m1712662836.205752 [NR_MAC]   (681/17)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.207993 [NR_MAC]     682. 7 Scheduling pucch reception in  682. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.208004 [PHY]   pack_ul_tti_request SFN/Slot:682.7
avril 09 13:40:36 [0m1712662836.208007 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.219178 [NR_MAC]   (682/7)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.221626 [NR_MAC]     682.17 Scheduling pucch reception in  682.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.221634 [PHY]   pack_ul_tti_request SFN/Slot:682.17
avril 09 13:40:36 [0m1712662836.221645 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.222807 [PHY]   pack_ul_tti_request SFN/Slot:682.18
avril 09 13:40:36 [0m1712662836.224092 [PHY]   pack_ul_tti_request SFN/Slot:682.19
avril 09 13:40:36 [0m1712662836.231889 [NR_MAC]   (682/17)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.234347 [NR_MAC]     683. 7 Scheduling pucch reception in  683. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.234357 [PHY]   pack_ul_tti_request SFN/Slot:683.7
avril 09 13:40:36 [0m1712662836.234360 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.245284 [NR_MAC]   (683/7)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.247943 [NR_MAC]     683.17 Scheduling pucch reception in  683.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.247952 [PHY]   pack_ul_tti_request SFN/Slot:683.17
avril 09 13:40:36 [0m1712662836.247954 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.249135 [PHY]   pack_ul_tti_request SFN/Slot:683.18
avril 09 13:40:36 [0m1712662836.250511 [PHY]   pack_ul_tti_request SFN/Slot:683.19
avril 09 13:40:36 [0m1712662836.258533 [NR_MAC]   (683/17)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.260895 [NR_MAC]     684. 7 Scheduling pucch reception in  684. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.260904 [PHY]   pack_ul_tti_request SFN/Slot:684.7
avril 09 13:40:36 [0m1712662836.260906 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.271997 [NR_MAC]   (684/7)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.274442 [NR_MAC]     684.17 Scheduling pucch reception in  684.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.274449 [PHY]   pack_ul_tti_request SFN/Slot:684.17
avril 09 13:40:36 [0m1712662836.274452 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.275605 [PHY]   pack_ul_tti_request SFN/Slot:684.18
avril 09 13:40:36 [0m1712662836.276891 [PHY]   pack_ul_tti_request SFN/Slot:684.19
avril 09 13:40:36 [0m1712662836.278074 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 685/0 
avril 09 13:40:36 [0m1712662836.284644 [NR_MAC]   (684/17)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.287023 [NR_MAC]   pucch_acknack  685. 7 Scheduling pucch reception in  685. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.287035 [PHY]   pack_ul_tti_request SFN/Slot:685.7
avril 09 13:40:36 [0m1712662836.287038 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.298365 [NR_MAC]   (685/7)uci_01->pduBitmap:3
avril 09 13:40:36 [0m1712662836.300808 [NR_MAC]     685.17 Scheduling pucch reception in  685.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.300825 [PHY]   pack_ul_tti_request SFN/Slot:685.17
avril 09 13:40:36 [0m1712662836.300827 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.301970 [PHY]   pack_ul_tti_request SFN/Slot:685.18
avril 09 13:40:36 [0m1712662836.303161 [PHY]   pack_ul_tti_request SFN/Slot:685.19
avril 09 13:40:36 [0m1712662836.310938 [NR_MAC]   (685/17)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.313448 [NR_MAC]     686. 7 Scheduling pucch reception in  686. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.313466 [PHY]   pack_ul_tti_request SFN/Slot:686.7
avril 09 13:40:36 [0m1712662836.313469 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.325015 [NR_MAC]   (686/7)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.327344 [NR_MAC]     686.17 Scheduling pucch reception in  686.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.327351 [PHY]   pack_ul_tti_request SFN/Slot:686.17
avril 09 13:40:36 [0m1712662836.327354 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.328739 [PHY]   pack_ul_tti_request SFN/Slot:686.18
avril 09 13:40:36 [0m1712662836.329876 [PHY]   pack_ul_tti_request SFN/Slot:686.19
avril 09 13:40:36 [0m1712662836.337774 [NR_MAC]   (686/17)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.340149 [NR_MAC]     687. 7 Scheduling pucch reception in  687. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.340157 [PHY]   pack_ul_tti_request SFN/Slot:687.7
avril 09 13:40:36 [0m1712662836.340160 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.351548 [NR_MAC]   (687/7)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.353920 [NR_MAC]     687.17 Scheduling pucch reception in  687.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.353928 [PHY]   pack_ul_tti_request SFN/Slot:687.17
avril 09 13:40:36 [0m1712662836.353930 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.355066 [PHY]   pack_ul_tti_request SFN/Slot:687.18
avril 09 13:40:36 [0m1712662836.356325 [PHY]   pack_ul_tti_request SFN/Slot:687.19
avril 09 13:40:36 [0m1712662836.364401 [NR_MAC]   (687/17)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.365920 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 688/6 
avril 09 13:40:36 [0m1712662836.366948 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 688/7 
avril 09 13:40:36 [0m1712662836.366953 [NR_MAC]     688. 7 Scheduling pucch reception in  688. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.366969 [PHY]   pack_ul_tti_request SFN/Slot:688.7
avril 09 13:40:36 [0m1712662836.366972 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.369116 [NR_MAC]     688. 8 Scheduling pucch reception in  688. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:36 [0m1712662836.369122 [PHY]   pack_ul_tti_request SFN/Slot:688.8
avril 09 13:40:36 [0m1712662836.369124 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:36 [0m1712662836.378154 [NR_MAC]   (688/7)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.380690 [NR_MAC]   pucch_acknack  688.17 Scheduling pucch reception in  688.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.380733 [PHY]   pack_ul_tti_request SFN/Slot:688.17
avril 09 13:40:36 [0m1712662836.380737 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.381885 [PHY]   pack_ul_tti_request SFN/Slot:688.18
avril 09 13:40:36 [0m1712662836.383073 [PHY]   pack_ul_tti_request SFN/Slot:688.19
avril 09 13:40:36 [0m1712662836.391033 [NR_MAC]   (688/17)uci_01->pduBitmap:3
avril 09 13:40:36 [0m1712662836.393485 [NR_MAC]     689. 7 Scheduling pucch reception in  689. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.393495 [PHY]   pack_ul_tti_request SFN/Slot:689.7
avril 09 13:40:36 [0m1712662836.393498 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.404853 [NR_MAC]   (689/7)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.407083 [NR_MAC]     689.17 Scheduling pucch reception in  689.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.407091 [PHY]   pack_ul_tti_request SFN/Slot:689.17
avril 09 13:40:36 [0m1712662836.407111 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.408228 [PHY]   pack_ul_tti_request SFN/Slot:689.18
avril 09 13:40:36 [0m1712662836.409552 [PHY]   pack_ul_tti_request SFN/Slot:689.19
avril 09 13:40:36 [0m1712662836.417181 [NR_MAC]   (689/17)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.419773 [NR_MAC]     690. 7 Scheduling pucch reception in  690. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.419784 [PHY]   pack_ul_tti_request SFN/Slot:690.7
avril 09 13:40:36 [0m1712662836.419787 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.430884 [NR_MAC]   (690/7)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.433268 [NR_MAC]     690.17 Scheduling pucch reception in  690.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.433279 [PHY]   pack_ul_tti_request SFN/Slot:690.17
avril 09 13:40:36 [0m1712662836.433282 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.434389 [PHY]   pack_ul_tti_request SFN/Slot:690.18
avril 09 13:40:36 [0m1712662836.435686 [PHY]   pack_ul_tti_request SFN/Slot:690.19
avril 09 13:40:36 [0m1712662836.443416 [NR_MAC]   (690/17)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.445892 [NR_MAC]     691. 7 Scheduling pucch reception in  691. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.445900 [PHY]   pack_ul_tti_request SFN/Slot:691.7
avril 09 13:40:36 [0m1712662836.445902 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.456507 [NR_MAC]   (691/7)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.458904 [NR_MAC]     691.17 Scheduling pucch reception in  691.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.458912 [PHY]   pack_ul_tti_request SFN/Slot:691.17
avril 09 13:40:36 [0m1712662836.458914 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.459891 [PHY]   pack_ul_tti_request SFN/Slot:691.18
avril 09 13:40:36 [0m1712662836.461030 [PHY]   pack_ul_tti_request SFN/Slot:691.19
avril 09 13:40:36 [0m1712662836.468854 [NR_MAC]   (691/17)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.471203 [NR_MAC]     692. 7 Scheduling pucch reception in  692. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.471210 [PHY]   pack_ul_tti_request SFN/Slot:692.7
avril 09 13:40:36 [0m1712662836.471212 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.482137 [NR_MAC]   (692/7)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.484511 [NR_MAC]     692.17 Scheduling pucch reception in  692.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.484520 [PHY]   pack_ul_tti_request SFN/Slot:692.17
avril 09 13:40:36 [0m1712662836.484523 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.485633 [PHY]   pack_ul_tti_request SFN/Slot:692.18
avril 09 13:40:36 [0m1712662836.486829 [PHY]   pack_ul_tti_request SFN/Slot:692.19
avril 09 13:40:36 [0m1712662836.494100 [NR_MAC]   (692/17)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.496804 [NR_MAC]     693. 7 Scheduling pucch reception in  693. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.496810 [PHY]   pack_ul_tti_request SFN/Slot:693.7
avril 09 13:40:36 [0m1712662836.496812 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.507816 [NR_MAC]   (693/7)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.510074 [NR_MAC]     693.17 Scheduling pucch reception in  693.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.510083 [PHY]   pack_ul_tti_request SFN/Slot:693.17
avril 09 13:40:36 [0m1712662836.510087 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.511182 [PHY]   pack_ul_tti_request SFN/Slot:693.18
avril 09 13:40:36 [0m1712662836.512492 [PHY]   pack_ul_tti_request SFN/Slot:693.19
avril 09 13:40:36 [0m1712662836.519952 [NR_MAC]   (693/17)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.522320 [NR_MAC]     694. 7 Scheduling pucch reception in  694. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.522328 [PHY]   pack_ul_tti_request SFN/Slot:694.7
avril 09 13:40:36 [0m1712662836.522331 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.533123 [NR_MAC]   (694/7)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.535660 [NR_MAC]     694.17 Scheduling pucch reception in  694.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.535691 [PHY]   pack_ul_tti_request SFN/Slot:694.17
avril 09 13:40:36 [0m1712662836.535706 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.536980 [PHY]   pack_ul_tti_request SFN/Slot:694.18
avril 09 13:40:36 [0m1712662836.538216 [PHY]   pack_ul_tti_request SFN/Slot:694.19
avril 09 13:40:36 [0m1712662836.539290 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 695/0 
avril 09 13:40:36 [0m1712662836.545741 [NR_MAC]   (694/17)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.548096 [NR_MAC]   pucch_acknack  695. 7 Scheduling pucch reception in  695. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.548102 [PHY]   pack_ul_tti_request SFN/Slot:695.7
avril 09 13:40:36 [0m1712662836.548104 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.559028 [NR_MAC]   (695/7)uci_01->pduBitmap:3
avril 09 13:40:36 [0m1712662836.561642 [NR_MAC]     695.17 Scheduling pucch reception in  695.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.561681 [PHY]   pack_ul_tti_request SFN/Slot:695.17
avril 09 13:40:36 [0m1712662836.561698 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.562903 [PHY]   pack_ul_tti_request SFN/Slot:695.18
avril 09 13:40:36 [0m1712662836.563974 [PHY]   pack_ul_tti_request SFN/Slot:695.19
avril 09 13:40:36 [0m1712662836.571433 [NR_MAC]   (695/17)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.573994 [NR_MAC]     696. 7 Scheduling pucch reception in  696. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.574002 [PHY]   pack_ul_tti_request SFN/Slot:696.7
avril 09 13:40:36 [0m1712662836.574004 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.576083 [NR_MAC]     696. 8 Scheduling pucch reception in  696. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:36 [0m1712662836.576090 [PHY]   pack_ul_tti_request SFN/Slot:696.8
avril 09 13:40:36 [0m1712662836.576092 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:36 [0m1712662836.585094 [NR_MAC]   (696/7)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.587622 [NR_MAC]     696.17 Scheduling pucch reception in  696.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.587629 [PHY]   pack_ul_tti_request SFN/Slot:696.17
avril 09 13:40:36 [0m1712662836.587631 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.588752 [PHY]   pack_ul_tti_request SFN/Slot:696.18
avril 09 13:40:36 [0m1712662836.589929 [PHY]   pack_ul_tti_request SFN/Slot:696.19
avril 09 13:40:36 [0m1712662836.597303 [NR_MAC]   (696/17)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.599819 [NR_MAC]     697. 7 Scheduling pucch reception in  697. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.599827 [PHY]   pack_ul_tti_request SFN/Slot:697.7
avril 09 13:40:36 [0m1712662836.599830 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.611029 [NR_MAC]   (697/7)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.613338 [NR_MAC]     697.17 Scheduling pucch reception in  697.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.613345 [PHY]   pack_ul_tti_request SFN/Slot:697.17
avril 09 13:40:36 [0m1712662836.613348 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.614559 [PHY]   pack_ul_tti_request SFN/Slot:697.18
avril 09 13:40:36 [0m1712662836.615871 [PHY]   pack_ul_tti_request SFN/Slot:697.19
avril 09 13:40:36 [0m1712662836.623322 [NR_MAC]   (697/17)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.625907 [NR_MAC]     698. 7 Scheduling pucch reception in  698. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.625914 [PHY]   pack_ul_tti_request SFN/Slot:698.7
avril 09 13:40:36 [0m1712662836.625920 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.637040 [NR_MAC]   (698/7)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.639434 [NR_MAC]     698.17 Scheduling pucch reception in  698.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.639442 [PHY]   pack_ul_tti_request SFN/Slot:698.17
avril 09 13:40:36 [0m1712662836.639443 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.640653 [PHY]   pack_ul_tti_request SFN/Slot:698.18
avril 09 13:40:36 [0m1712662836.641864 [PHY]   pack_ul_tti_request SFN/Slot:698.19
avril 09 13:40:36 [0m1712662836.649124 [NR_MAC]   (698/17)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.651695 [NR_MAC]     699. 7 Scheduling pucch reception in  699. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.651741 [PHY]   pack_ul_tti_request SFN/Slot:699.7
avril 09 13:40:36 [0m1712662836.651757 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.662845 [NR_MAC]   (699/7)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.665055 [NR_MAC]     699.17 Scheduling pucch reception in  699.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.665060 [PHY]   pack_ul_tti_request SFN/Slot:699.17
avril 09 13:40:36 [0m1712662836.665061 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.666185 [PHY]   pack_ul_tti_request SFN/Slot:699.18
avril 09 13:40:36 [0m1712662836.667538 [PHY]   pack_ul_tti_request SFN/Slot:699.19
avril 09 13:40:36 [0m1712662836.674961 [NR_MAC]   (699/17)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.677588 [NR_MAC]     700. 7 Scheduling pucch reception in  700. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.677602 [PHY]   pack_ul_tti_request SFN/Slot:700.7
avril 09 13:40:36 [0m1712662836.677604 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.688959 [NR_MAC]   (700/7)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.691379 [NR_MAC]     700.17 Scheduling pucch reception in  700.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.691391 [PHY]   pack_ul_tti_request SFN/Slot:700.17
avril 09 13:40:36 [0m1712662836.691393 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.692571 [PHY]   pack_ul_tti_request SFN/Slot:700.18
avril 09 13:40:36 [0m1712662836.693872 [PHY]   pack_ul_tti_request SFN/Slot:700.19
avril 09 13:40:36 [0m1712662836.701505 [NR_MAC]   (700/17)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.703934 [NR_MAC]     701. 7 Scheduling pucch reception in  701. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.703940 [PHY]   pack_ul_tti_request SFN/Slot:701.7
avril 09 13:40:36 [0m1712662836.703942 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.715165 [NR_MAC]   (701/7)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.717688 [NR_MAC]     701.17 Scheduling pucch reception in  701.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.717719 [PHY]   pack_ul_tti_request SFN/Slot:701.17
avril 09 13:40:36 [0m1712662836.717728 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.718907 [PHY]   pack_ul_tti_request SFN/Slot:701.18
avril 09 13:40:36 [0m1712662836.719987 [PHY]   pack_ul_tti_request SFN/Slot:701.19
avril 09 13:40:36 [0m1712662836.727577 [NR_MAC]   (701/17)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.730036 [NR_MAC]     702. 7 Scheduling pucch reception in  702. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.730045 [PHY]   pack_ul_tti_request SFN/Slot:702.7
avril 09 13:40:36 [0m1712662836.730047 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.741026 [NR_MAC]   (702/7)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.743487 [NR_MAC]     702.17 Scheduling pucch reception in  702.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.743508 [PHY]   pack_ul_tti_request SFN/Slot:702.17
avril 09 13:40:36 [0m1712662836.743510 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.744645 [PHY]   pack_ul_tti_request SFN/Slot:702.18
avril 09 13:40:36 [0m1712662836.745888 [PHY]   pack_ul_tti_request SFN/Slot:702.19
avril 09 13:40:36 [0m1712662836.753373 [NR_MAC]   (702/17)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.755849 [NR_MAC]     703. 7 Scheduling pucch reception in  703. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.755854 [PHY]   pack_ul_tti_request SFN/Slot:703.7
avril 09 13:40:36 [0m1712662836.755856 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.766925 [NR_MAC]   (703/7)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.769218 [NR_MAC]     703.17 Scheduling pucch reception in  703.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.769223 [PHY]   pack_ul_tti_request SFN/Slot:703.17
avril 09 13:40:36 [0m1712662836.769225 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.770398 [PHY]   pack_ul_tti_request SFN/Slot:703.18
avril 09 13:40:36 [0m1712662836.771610 [PHY]   pack_ul_tti_request SFN/Slot:703.19
avril 09 13:40:36 [0m1712662836.779335 [NR_MAC]   (703/17)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.781792 [NR_MAC]     704. 7 Scheduling pucch reception in  704. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.781799 [PHY]   pack_ul_tti_request SFN/Slot:704.7
avril 09 13:40:36 [0m1712662836.781801 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.783948 [NR_MAC]     704. 8 Scheduling pucch reception in  704. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:36 [0m1712662836.783951 [PHY]   pack_ul_tti_request SFN/Slot:704.8
avril 09 13:40:36 [0m1712662836.783952 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:36 [0m1712662836.792829 [NR_MAC]   (704/7)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.794969 [NR_MAC]     704.17 Scheduling pucch reception in  704.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.794981 [PHY]   pack_ul_tti_request SFN/Slot:704.17
avril 09 13:40:36 [0m1712662836.794984 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.796102 [PHY]   pack_ul_tti_request SFN/Slot:704.18
avril 09 13:40:36 [0m1712662836.797346 [PHY]   pack_ul_tti_request SFN/Slot:704.19
avril 09 13:40:36 [0m1712662836.798628 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 705/0 
avril 09 13:40:36 [0m1712662836.804863 [NR_MAC]   (704/17)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.807081 [NR_MAC]   pucch_acknack  705. 7 Scheduling pucch reception in  705. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.807090 [PHY]   pack_ul_tti_request SFN/Slot:705.7
avril 09 13:40:36 [0m1712662836.807094 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.817694 [NR_MAC]   (705/7)uci_01->pduBitmap:3
avril 09 13:40:36 [0m1712662836.820060 [NR_MAC]     705.17 Scheduling pucch reception in  705.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.820068 [PHY]   pack_ul_tti_request SFN/Slot:705.17
avril 09 13:40:36 [0m1712662836.820071 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.821281 [PHY]   pack_ul_tti_request SFN/Slot:705.18
avril 09 13:40:36 [0m1712662836.822549 [PHY]   pack_ul_tti_request SFN/Slot:705.19
avril 09 13:40:36 [0m1712662836.829955 [NR_MAC]   (705/17)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.832461 [NR_MAC]     706. 7 Scheduling pucch reception in  706. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.832470 [PHY]   pack_ul_tti_request SFN/Slot:706.7
avril 09 13:40:36 [0m1712662836.832472 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.844191 [NR_MAC]   (706/7)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.846507 [NR_MAC]     706.17 Scheduling pucch reception in  706.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.846541 [PHY]   pack_ul_tti_request SFN/Slot:706.17
avril 09 13:40:36 [0m1712662836.846553 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.847793 [PHY]   pack_ul_tti_request SFN/Slot:706.18
avril 09 13:40:36 [0m1712662836.848932 [PHY]   pack_ul_tti_request SFN/Slot:706.19
avril 09 13:40:36 [0m1712662836.856726 [NR_MAC]   (706/17)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.859040 [NR_MAC]     707. 7 Scheduling pucch reception in  707. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.859047 [PHY]   pack_ul_tti_request SFN/Slot:707.7
avril 09 13:40:36 [0m1712662836.859049 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.870192 [NR_MAC]   (707/7)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.872745 [NR_MAC]     707.17 Scheduling pucch reception in  707.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.872750 [PHY]   pack_ul_tti_request SFN/Slot:707.17
avril 09 13:40:36 [0m1712662836.872752 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.873889 [PHY]   pack_ul_tti_request SFN/Slot:707.18
avril 09 13:40:36 [0m1712662836.875050 [PHY]   pack_ul_tti_request SFN/Slot:707.19
avril 09 13:40:36 [0m1712662836.882767 [NR_MAC]   (707/17)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.885078 [NR_MAC]     708. 7 Scheduling pucch reception in  708. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.885084 [PHY]   pack_ul_tti_request SFN/Slot:708.7
avril 09 13:40:36 [0m1712662836.885086 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.895927 [NR_MAC]   (708/7)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.898199 [NR_MAC]     708.17 Scheduling pucch reception in  708.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.898208 [PHY]   pack_ul_tti_request SFN/Slot:708.17
avril 09 13:40:36 [0m1712662836.898210 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.899431 [PHY]   pack_ul_tti_request SFN/Slot:708.18
avril 09 13:40:36 [0m1712662836.900624 [PHY]   pack_ul_tti_request SFN/Slot:708.19
avril 09 13:40:36 [0m1712662836.908650 [NR_MAC]   (708/17)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.910981 [NR_MAC]     709. 7 Scheduling pucch reception in  709. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.910988 [PHY]   pack_ul_tti_request SFN/Slot:709.7
avril 09 13:40:36 [0m1712662836.910991 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.922353 [NR_MAC]   (709/7)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.924932 [NR_MAC]     709.17 Scheduling pucch reception in  709.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.924940 [PHY]   pack_ul_tti_request SFN/Slot:709.17
avril 09 13:40:36 [0m1712662836.924942 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.926069 [PHY]   pack_ul_tti_request SFN/Slot:709.18
avril 09 13:40:36 [0m1712662836.927366 [PHY]   pack_ul_tti_request SFN/Slot:709.19
avril 09 13:40:36 [0m1712662836.935123 [NR_MAC]   (709/17)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.937711 [NR_MAC]     710. 7 Scheduling pucch reception in  710. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.937752 [PHY]   pack_ul_tti_request SFN/Slot:710.7
avril 09 13:40:36 [0m1712662836.937763 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.949053 [NR_MAC]   (710/7)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.951571 [NR_MAC]     710.17 Scheduling pucch reception in  710.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.951580 [PHY]   pack_ul_tti_request SFN/Slot:710.17
avril 09 13:40:36 [0m1712662836.951583 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.952820 [PHY]   pack_ul_tti_request SFN/Slot:710.18
avril 09 13:40:36 [0m1712662836.953944 [PHY]   pack_ul_tti_request SFN/Slot:710.19
avril 09 13:40:36 [0m1712662836.961887 [NR_MAC]   (710/17)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.964149 [NR_MAC]     711. 7 Scheduling pucch reception in  711. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.964158 [PHY]   pack_ul_tti_request SFN/Slot:711.7
avril 09 13:40:36 [0m1712662836.964161 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.975473 [NR_MAC]   (711/7)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.977819 [NR_MAC]     711.17 Scheduling pucch reception in  711.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.977826 [PHY]   pack_ul_tti_request SFN/Slot:711.17
avril 09 13:40:36 [0m1712662836.977829 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.978991 [PHY]   pack_ul_tti_request SFN/Slot:711.18
avril 09 13:40:36 [0m1712662836.980146 [PHY]   pack_ul_tti_request SFN/Slot:711.19
avril 09 13:40:36 [0m1712662836.987881 [NR_MAC]   (711/17)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662836.990289 [NR_MAC]     712. 7 Scheduling pucch reception in  712. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662836.990330 [PHY]   pack_ul_tti_request SFN/Slot:712.7
avril 09 13:40:36 [0m1712662836.990346 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662836.992545 [NR_MAC]     712. 8 Scheduling pucch reception in  712. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:36 [0m1712662836.992587 [PHY]   pack_ul_tti_request SFN/Slot:712.8
avril 09 13:40:36 [0m1712662836.992589 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:36 [0m1712662837.001513 [NR_MAC]   (712/7)uci_01->pduBitmap:1
avril 09 13:40:36 [0m1712662837.003874 [NR_MAC]     712.17 Scheduling pucch reception in  712.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:36 [0m1712662837.003881 [PHY]   pack_ul_tti_request SFN/Slot:712.17
avril 09 13:40:36 [0m1712662837.003883 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:36 [0m1712662837.004958 [PHY]   pack_ul_tti_request SFN/Slot:712.18
avril 09 13:40:36 [0m1712662837.006174 [PHY]   pack_ul_tti_request SFN/Slot:712.19
avril 09 13:40:37 [0m1712662837.014147 [NR_MAC]   (712/17)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.016691 [NR_MAC]     713. 7 Scheduling pucch reception in  713. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.016733 [PHY]   pack_ul_tti_request SFN/Slot:713.7
avril 09 13:40:37 [0m1712662837.016745 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.027867 [NR_MAC]   (713/7)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.030250 [NR_MAC]     713.17 Scheduling pucch reception in  713.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.030255 [PHY]   pack_ul_tti_request SFN/Slot:713.17
avril 09 13:40:37 [0m1712662837.030257 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.031466 [PHY]   pack_ul_tti_request SFN/Slot:713.18
avril 09 13:40:37 [0m1712662837.032722 [PHY]   pack_ul_tti_request SFN/Slot:713.19
avril 09 13:40:37 [0m1712662837.040620 [NR_MAC]   (713/17)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.042940 [NR_MAC]     714. 7 Scheduling pucch reception in  714. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.042945 [PHY]   pack_ul_tti_request SFN/Slot:714.7
avril 09 13:40:37 [0m1712662837.042947 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.054207 [NR_MAC]   (714/7)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.056762 [NR_MAC]     714.17 Scheduling pucch reception in  714.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.056767 [PHY]   pack_ul_tti_request SFN/Slot:714.17
avril 09 13:40:37 [0m1712662837.056768 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.057896 [PHY]   pack_ul_tti_request SFN/Slot:714.18
avril 09 13:40:37 [0m1712662837.059077 [PHY]   pack_ul_tti_request SFN/Slot:714.19
avril 09 13:40:37 [0m1712662837.060326 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 715/0 
avril 09 13:40:37 [0m1712662837.066809 [NR_MAC]   (714/17)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.069081 [NR_MAC]   pucch_acknack  715. 7 Scheduling pucch reception in  715. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.069086 [PHY]   pack_ul_tti_request SFN/Slot:715.7
avril 09 13:40:37 [0m1712662837.069087 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.080561 [NR_MAC]   (715/7)uci_01->pduBitmap:3
avril 09 13:40:37 [0m1712662837.082879 [NR_MAC]     715.17 Scheduling pucch reception in  715.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.082884 [PHY]   pack_ul_tti_request SFN/Slot:715.17
avril 09 13:40:37 [0m1712662837.082885 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.083976 [PHY]   pack_ul_tti_request SFN/Slot:715.18
avril 09 13:40:37 [0m1712662837.085166 [PHY]   pack_ul_tti_request SFN/Slot:715.19
avril 09 13:40:37 [0m1712662837.092937 [NR_MAC]   (715/17)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.095407 [NR_MAC]     716. 7 Scheduling pucch reception in  716. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.095413 [PHY]   pack_ul_tti_request SFN/Slot:716.7
avril 09 13:40:37 [0m1712662837.095415 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.106408 [NR_MAC]   (716/7)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.108831 [NR_MAC]     716.17 Scheduling pucch reception in  716.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.108854 [PHY]   pack_ul_tti_request SFN/Slot:716.17
avril 09 13:40:37 [0m1712662837.108856 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.109999 [PHY]   pack_ul_tti_request SFN/Slot:716.18
avril 09 13:40:37 [0m1712662837.111205 [PHY]   pack_ul_tti_request SFN/Slot:716.19
avril 09 13:40:37 [0m1712662837.118918 [NR_MAC]   (716/17)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.121326 [NR_MAC]     717. 7 Scheduling pucch reception in  717. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.121332 [PHY]   pack_ul_tti_request SFN/Slot:717.7
avril 09 13:40:37 [0m1712662837.121334 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.132678 [NR_MAC]   (717/7)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.134997 [NR_MAC]     717.17 Scheduling pucch reception in  717.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.135058 [PHY]   pack_ul_tti_request SFN/Slot:717.17
avril 09 13:40:37 [0m1712662837.135063 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.136149 [PHY]   pack_ul_tti_request SFN/Slot:717.18
avril 09 13:40:37 [0m1712662837.137462 [PHY]   pack_ul_tti_request SFN/Slot:717.19
avril 09 13:40:37 [0m1712662837.145098 [NR_MAC]   (717/17)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.147794 [NR_MAC]     718. 7 Scheduling pucch reception in  718. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.147807 [PHY]   pack_ul_tti_request SFN/Slot:718.7
avril 09 13:40:37 [0m1712662837.147811 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.159112 [NR_MAC]   (718/7)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.161848 [NR_MAC]     718.17 Scheduling pucch reception in  718.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.161856 [PHY]   pack_ul_tti_request SFN/Slot:718.17
avril 09 13:40:37 [0m1712662837.161858 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.162983 [PHY]   pack_ul_tti_request SFN/Slot:718.18
avril 09 13:40:37 [0m1712662837.164126 [PHY]   pack_ul_tti_request SFN/Slot:718.19
avril 09 13:40:37 [0m1712662837.172166 [NR_MAC]   (718/17)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.174739 [NR_MAC]     719. 7 Scheduling pucch reception in  719. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.174747 [PHY]   pack_ul_tti_request SFN/Slot:719.7
avril 09 13:40:37 [0m1712662837.174750 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.186022 [NR_MAC]   (719/7)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.188634 [NR_MAC]     719.17 Scheduling pucch reception in  719.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.188704 [PHY]   pack_ul_tti_request SFN/Slot:719.17
avril 09 13:40:37 [0m1712662837.188710 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.189883 [PHY]   pack_ul_tti_request SFN/Slot:719.18
avril 09 13:40:37 [0m1712662837.191106 [PHY]   pack_ul_tti_request SFN/Slot:719.19
avril 09 13:40:37 [0m1712662837.198622 [NR_MAC]   (719/17)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.201014 [NR_MAC]     720. 7 Scheduling pucch reception in  720. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.201019 [PHY]   pack_ul_tti_request SFN/Slot:720.7
avril 09 13:40:37 [0m1712662837.201022 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.203077 [NR_MAC]     720. 8 Scheduling pucch reception in  720. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:37 [0m1712662837.203081 [PHY]   pack_ul_tti_request SFN/Slot:720.8
avril 09 13:40:37 [0m1712662837.203082 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:37 [0m1712662837.212125 [NR_MAC]   (720/7)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.214661 [NR_MAC]     720.17 Scheduling pucch reception in  720.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.214670 [PHY]   pack_ul_tti_request SFN/Slot:720.17
avril 09 13:40:37 [0m1712662837.214673 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.215842 [PHY]   pack_ul_tti_request SFN/Slot:720.18
avril 09 13:40:37 [0m1712662837.216892 [PHY]   pack_ul_tti_request SFN/Slot:720.19
avril 09 13:40:37 [0m1712662837.224253 [NR_MAC]   (720/17)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.226781 [NR_MAC]     721. 7 Scheduling pucch reception in  721. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.226796 [PHY]   pack_ul_tti_request SFN/Slot:721.7
avril 09 13:40:37 [0m1712662837.226798 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.238059 [NR_MAC]   (721/7)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.240649 [NR_MAC]     721.17 Scheduling pucch reception in  721.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.240687 [PHY]   pack_ul_tti_request SFN/Slot:721.17
avril 09 13:40:37 [0m1712662837.240704 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.241841 [PHY]   pack_ul_tti_request SFN/Slot:721.18
avril 09 13:40:37 [0m1712662837.243081 [PHY]   pack_ul_tti_request SFN/Slot:721.19
avril 09 13:40:37 [0m1712662837.250845 [NR_MAC]   (721/17)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.253038 [NR_MAC]     722. 7 Scheduling pucch reception in  722. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.253046 [PHY]   pack_ul_tti_request SFN/Slot:722.7
avril 09 13:40:37 [0m1712662837.253049 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.264209 [NR_MAC]   (722/7)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.266735 [NR_MAC]     722.17 Scheduling pucch reception in  722.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.266770 [PHY]   pack_ul_tti_request SFN/Slot:722.17
avril 09 13:40:37 [0m1712662837.266773 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.267881 [PHY]   pack_ul_tti_request SFN/Slot:722.18
avril 09 13:40:37 [0m1712662837.268970 [PHY]   pack_ul_tti_request SFN/Slot:722.19
avril 09 13:40:37 [0m1712662837.276834 [NR_MAC]   (722/17)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.279035 [NR_MAC]     723. 7 Scheduling pucch reception in  723. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.279045 [PHY]   pack_ul_tti_request SFN/Slot:723.7
avril 09 13:40:37 [0m1712662837.279048 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.290438 [NR_MAC]   (723/7)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.292783 [NR_MAC]     723.17 Scheduling pucch reception in  723.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.292791 [PHY]   pack_ul_tti_request SFN/Slot:723.17
avril 09 13:40:37 [0m1712662837.292794 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.293858 [PHY]   pack_ul_tti_request SFN/Slot:723.18
avril 09 13:40:37 [0m1712662837.295104 [PHY]   pack_ul_tti_request SFN/Slot:723.19
avril 09 13:40:37 [0m1712662837.302681 [NR_MAC]   (723/17)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.304991 [NR_MAC]     724. 7 Scheduling pucch reception in  724. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.305000 [PHY]   pack_ul_tti_request SFN/Slot:724.7
avril 09 13:40:37 [0m1712662837.305003 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.315626 [NR_MAC]   (724/7)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.318049 [NR_MAC]     724.17 Scheduling pucch reception in  724.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.318056 [PHY]   pack_ul_tti_request SFN/Slot:724.17
avril 09 13:40:37 [0m1712662837.318059 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.319190 [PHY]   pack_ul_tti_request SFN/Slot:724.18
avril 09 13:40:37 [0m1712662837.320411 [PHY]   pack_ul_tti_request SFN/Slot:724.19
avril 09 13:40:37 [0m1712662837.321745 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 725/0 
avril 09 13:40:37 [0m1712662837.328087 [NR_MAC]   (724/17)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.330530 [NR_MAC]   pucch_acknack  725. 7 Scheduling pucch reception in  725. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.330539 [PHY]   pack_ul_tti_request SFN/Slot:725.7
avril 09 13:40:37 [0m1712662837.330542 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.341668 [NR_MAC]   (725/7)uci_01->pduBitmap:3
avril 09 13:40:37 [0m1712662837.343992 [NR_MAC]     725.17 Scheduling pucch reception in  725.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.344000 [PHY]   pack_ul_tti_request SFN/Slot:725.17
avril 09 13:40:37 [0m1712662837.344002 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.345051 [PHY]   pack_ul_tti_request SFN/Slot:725.18
avril 09 13:40:37 [0m1712662837.346298 [PHY]   pack_ul_tti_request SFN/Slot:725.19
avril 09 13:40:37 [0m1712662837.354421 [NR_MAC]   (725/17)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.355628 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 726/6 
avril 09 13:40:37 [0m1712662837.356676 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 726/7 
avril 09 13:40:37 [0m1712662837.356682 [NR_MAC]     726. 7 Scheduling pucch reception in  726. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.356696 [PHY]   pack_ul_tti_request SFN/Slot:726.7
avril 09 13:40:37 [0m1712662837.356699 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.367961 [NR_MAC]   (726/7)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.370139 [NR_MAC]   pucch_acknack  726.17 Scheduling pucch reception in  726.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.370154 [PHY]   pack_ul_tti_request SFN/Slot:726.17
avril 09 13:40:37 [0m1712662837.370157 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.371379 [PHY]   pack_ul_tti_request SFN/Slot:726.18
avril 09 13:40:37 [0m1712662837.372635 [PHY]   pack_ul_tti_request SFN/Slot:726.19
avril 09 13:40:37 [0m1712662837.380479 [NR_MAC]   (726/17)uci_01->pduBitmap:3
avril 09 13:40:37 [0m1712662837.382925 [NR_MAC]     727. 7 Scheduling pucch reception in  727. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.382933 [PHY]   pack_ul_tti_request SFN/Slot:727.7
avril 09 13:40:37 [0m1712662837.382936 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.394258 [NR_MAC]   (727/7)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.396717 [NR_MAC]     727.17 Scheduling pucch reception in  727.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.396729 [PHY]   pack_ul_tti_request SFN/Slot:727.17
avril 09 13:40:37 [0m1712662837.396733 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.397863 [PHY]   pack_ul_tti_request SFN/Slot:727.18
avril 09 13:40:37 [0m1712662837.398982 [PHY]   pack_ul_tti_request SFN/Slot:727.19
avril 09 13:40:37 [0m1712662837.406796 [NR_MAC]   (727/17)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.409439 [NR_MAC]     728. 7 Scheduling pucch reception in  728. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.409446 [PHY]   pack_ul_tti_request SFN/Slot:728.7
avril 09 13:40:37 [0m1712662837.409449 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.411538 [NR_MAC]     728. 8 Scheduling pucch reception in  728. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:37 [0m1712662837.411543 [PHY]   pack_ul_tti_request SFN/Slot:728.8
avril 09 13:40:37 [0m1712662837.411545 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:37 [0m1712662837.420484 [NR_MAC]   (728/7)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.422959 [NR_MAC]     728.17 Scheduling pucch reception in  728.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.422965 [PHY]   pack_ul_tti_request SFN/Slot:728.17
avril 09 13:40:37 [0m1712662837.422967 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.424039 [PHY]   pack_ul_tti_request SFN/Slot:728.18
avril 09 13:40:37 [0m1712662837.425235 [PHY]   pack_ul_tti_request SFN/Slot:728.19
avril 09 13:40:37 [0m1712662837.433025 [NR_MAC]   (728/17)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.435524 [NR_MAC]     729. 7 Scheduling pucch reception in  729. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.435531 [PHY]   pack_ul_tti_request SFN/Slot:729.7
avril 09 13:40:37 [0m1712662837.435533 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.446129 [NR_MAC]   (729/7)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.448759 [NR_MAC]     729.17 Scheduling pucch reception in  729.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.448765 [PHY]   pack_ul_tti_request SFN/Slot:729.17
avril 09 13:40:37 [0m1712662837.448766 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.449910 [PHY]   pack_ul_tti_request SFN/Slot:729.18
avril 09 13:40:37 [0m1712662837.451072 [PHY]   pack_ul_tti_request SFN/Slot:729.19
avril 09 13:40:37 [0m1712662837.458828 [NR_MAC]   (729/17)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.461277 [NR_MAC]     730. 7 Scheduling pucch reception in  730. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.461282 [PHY]   pack_ul_tti_request SFN/Slot:730.7
avril 09 13:40:37 [0m1712662837.461284 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.471835 [NR_MAC]   (730/7)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.474048 [NR_MAC]     730.17 Scheduling pucch reception in  730.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.474053 [PHY]   pack_ul_tti_request SFN/Slot:730.17
avril 09 13:40:37 [0m1712662837.474055 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.475233 [PHY]   pack_ul_tti_request SFN/Slot:730.18
avril 09 13:40:37 [0m1712662837.476548 [PHY]   pack_ul_tti_request SFN/Slot:730.19
avril 09 13:40:37 [0m1712662837.484052 [NR_MAC]   (730/17)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.486484 [NR_MAC]     731. 7 Scheduling pucch reception in  731. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.486492 [PHY]   pack_ul_tti_request SFN/Slot:731.7
avril 09 13:40:37 [0m1712662837.486494 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.497442 [NR_MAC]   (731/7)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.499930 [NR_MAC]     731.17 Scheduling pucch reception in  731.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.499937 [PHY]   pack_ul_tti_request SFN/Slot:731.17
avril 09 13:40:37 [0m1712662837.499939 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.500985 [PHY]   pack_ul_tti_request SFN/Slot:731.18
avril 09 13:40:37 [0m1712662837.502064 [PHY]   pack_ul_tti_request SFN/Slot:731.19
avril 09 13:40:37 [0m1712662837.509850 [NR_MAC]   (731/17)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.512212 [NR_MAC]     732. 7 Scheduling pucch reception in  732. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.512219 [PHY]   pack_ul_tti_request SFN/Slot:732.7
avril 09 13:40:37 [0m1712662837.512222 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.522814 [NR_MAC]   (732/7)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.525072 [NR_MAC]     732.17 Scheduling pucch reception in  732.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.525092 [PHY]   pack_ul_tti_request SFN/Slot:732.17
avril 09 13:40:37 [0m1712662837.525095 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.526165 [PHY]   pack_ul_tti_request SFN/Slot:732.18
avril 09 13:40:37 [0m1712662837.527400 [PHY]   pack_ul_tti_request SFN/Slot:732.19
avril 09 13:40:37 [0m1712662837.535086 [NR_MAC]   (732/17)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.537377 [NR_MAC]     733. 7 Scheduling pucch reception in  733. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.537393 [PHY]   pack_ul_tti_request SFN/Slot:733.7
avril 09 13:40:37 [0m1712662837.537395 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.547934 [NR_MAC]   (733/7)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.550133 [NR_MAC]     733.17 Scheduling pucch reception in  733.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.550138 [PHY]   pack_ul_tti_request SFN/Slot:733.17
avril 09 13:40:37 [0m1712662837.550140 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.551247 [PHY]   pack_ul_tti_request SFN/Slot:733.18
avril 09 13:40:37 [0m1712662837.552673 [PHY]   pack_ul_tti_request SFN/Slot:733.19
avril 09 13:40:37 [0m1712662837.560005 [NR_MAC]   (733/17)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.562390 [NR_MAC]     734. 7 Scheduling pucch reception in  734. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.562397 [PHY]   pack_ul_tti_request SFN/Slot:734.7
avril 09 13:40:37 [0m1712662837.562400 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.573796 [NR_MAC]   (734/7)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.575998 [NR_MAC]     734.17 Scheduling pucch reception in  734.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.576005 [PHY]   pack_ul_tti_request SFN/Slot:734.17
avril 09 13:40:37 [0m1712662837.576007 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.577103 [PHY]   pack_ul_tti_request SFN/Slot:734.18
avril 09 13:40:37 [0m1712662837.578406 [PHY]   pack_ul_tti_request SFN/Slot:734.19
avril 09 13:40:37 [0m1712662837.579629 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 735/0 
avril 09 13:40:37 [0m1712662837.585934 [NR_MAC]   (734/17)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.588093 [NR_MAC]   pucch_acknack  735. 7 Scheduling pucch reception in  735. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.588102 [PHY]   pack_ul_tti_request SFN/Slot:735.7
avril 09 13:40:37 [0m1712662837.588105 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.599011 [NR_MAC]   (735/7)uci_01->pduBitmap:3
avril 09 13:40:37 [0m1712662837.601312 [NR_MAC]     735.17 Scheduling pucch reception in  735.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.601318 [PHY]   pack_ul_tti_request SFN/Slot:735.17
avril 09 13:40:37 [0m1712662837.601321 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.602334 [PHY]   pack_ul_tti_request SFN/Slot:735.18
avril 09 13:40:37 [0m1712662837.603561 [PHY]   pack_ul_tti_request SFN/Slot:735.19
avril 09 13:40:37 [0m1712662837.610943 [NR_MAC]   (735/17)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.613488 [NR_MAC]     736. 7 Scheduling pucch reception in  736. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.613495 [PHY]   pack_ul_tti_request SFN/Slot:736.7
avril 09 13:40:37 [0m1712662837.613498 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.615496 [NR_MAC]     736. 8 Scheduling pucch reception in  736. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:37 [0m1712662837.615528 [PHY]   pack_ul_tti_request SFN/Slot:736.8
avril 09 13:40:37 [0m1712662837.615540 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:37 [0m1712662837.624118 [NR_MAC]   (736/7)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.626605 [NR_MAC]     736.17 Scheduling pucch reception in  736.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.626611 [PHY]   pack_ul_tti_request SFN/Slot:736.17
avril 09 13:40:37 [0m1712662837.626622 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.627711 [PHY]   pack_ul_tti_request SFN/Slot:736.18
avril 09 13:40:37 [0m1712662837.628872 [PHY]   pack_ul_tti_request SFN/Slot:736.19
avril 09 13:40:37 [0m1712662837.636913 [NR_MAC]   (736/17)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.639018 [NR_MAC]     737. 7 Scheduling pucch reception in  737. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.639025 [PHY]   pack_ul_tti_request SFN/Slot:737.7
avril 09 13:40:37 [0m1712662837.639027 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.650163 [NR_MAC]   (737/7)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.652761 [NR_MAC]     737.17 Scheduling pucch reception in  737.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.652769 [PHY]   pack_ul_tti_request SFN/Slot:737.17
avril 09 13:40:37 [0m1712662837.652772 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.653870 [PHY]   pack_ul_tti_request SFN/Slot:737.18
avril 09 13:40:37 [0m1712662837.654948 [PHY]   pack_ul_tti_request SFN/Slot:737.19
avril 09 13:40:37 [0m1712662837.662870 [NR_MAC]   (737/17)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.665164 [NR_MAC]     738. 7 Scheduling pucch reception in  738. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.665170 [PHY]   pack_ul_tti_request SFN/Slot:738.7
avril 09 13:40:37 [0m1712662837.665172 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.676146 [NR_MAC]   (738/7)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.678751 [NR_MAC]     738.17 Scheduling pucch reception in  738.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.678756 [PHY]   pack_ul_tti_request SFN/Slot:738.17
avril 09 13:40:37 [0m1712662837.678758 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.679881 [PHY]   pack_ul_tti_request SFN/Slot:738.18
avril 09 13:40:37 [0m1712662837.681014 [PHY]   pack_ul_tti_request SFN/Slot:738.19
avril 09 13:40:37 [0m1712662837.688749 [NR_MAC]   (738/17)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.691151 [NR_MAC]     739. 7 Scheduling pucch reception in  739. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.691169 [PHY]   pack_ul_tti_request SFN/Slot:739.7
avril 09 13:40:37 [0m1712662837.691171 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.702189 [NR_MAC]   (739/7)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.704690 [NR_MAC]     739.17 Scheduling pucch reception in  739.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.704723 [PHY]   pack_ul_tti_request SFN/Slot:739.17
avril 09 13:40:37 [0m1712662837.704735 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.705879 [PHY]   pack_ul_tti_request SFN/Slot:739.18
avril 09 13:40:37 [0m1712662837.707081 [PHY]   pack_ul_tti_request SFN/Slot:739.19
avril 09 13:40:37 [0m1712662837.715129 [NR_MAC]   (739/17)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.717646 [NR_MAC]     740. 7 Scheduling pucch reception in  740. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.717656 [PHY]   pack_ul_tti_request SFN/Slot:740.7
avril 09 13:40:37 [0m1712662837.717660 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.729023 [NR_MAC]   (740/7)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.731386 [NR_MAC]     740.17 Scheduling pucch reception in  740.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.731408 [PHY]   pack_ul_tti_request SFN/Slot:740.17
avril 09 13:40:37 [0m1712662837.731414 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.732512 [PHY]   pack_ul_tti_request SFN/Slot:740.18
avril 09 13:40:37 [0m1712662837.733767 [PHY]   pack_ul_tti_request SFN/Slot:740.19
avril 09 13:40:37 [0m1712662837.741716 [NR_MAC]   (740/17)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.743992 [NR_MAC]     741. 7 Scheduling pucch reception in  741. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.744000 [PHY]   pack_ul_tti_request SFN/Slot:741.7
avril 09 13:40:37 [0m1712662837.744003 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.755346 [NR_MAC]   (741/7)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.757782 [NR_MAC]     741.17 Scheduling pucch reception in  741.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.757789 [PHY]   pack_ul_tti_request SFN/Slot:741.17
avril 09 13:40:37 [0m1712662837.757792 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.758889 [PHY]   pack_ul_tti_request SFN/Slot:741.18
avril 09 13:40:37 [0m1712662837.760033 [PHY]   pack_ul_tti_request SFN/Slot:741.19
avril 09 13:40:37 [0m1712662837.768019 [NR_MAC]   (741/17)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.770642 [NR_MAC]     742. 7 Scheduling pucch reception in  742. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.770650 [PHY]   pack_ul_tti_request SFN/Slot:742.7
avril 09 13:40:37 [0m1712662837.770653 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.781602 [NR_MAC]   (742/7)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.783890 [NR_MAC]     742.17 Scheduling pucch reception in  742.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.783896 [PHY]   pack_ul_tti_request SFN/Slot:742.17
avril 09 13:40:37 [0m1712662837.783898 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.785039 [PHY]   pack_ul_tti_request SFN/Slot:742.18
avril 09 13:40:37 [0m1712662837.786223 [PHY]   pack_ul_tti_request SFN/Slot:742.19
avril 09 13:40:37 [0m1712662837.794139 [NR_MAC]   (742/17)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.796707 [NR_MAC]     743. 7 Scheduling pucch reception in  743. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.796724 [PHY]   pack_ul_tti_request SFN/Slot:743.7
avril 09 13:40:37 [0m1712662837.796728 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.807650 [NR_MAC]   (743/7)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.810010 [NR_MAC]     743.17 Scheduling pucch reception in  743.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.810018 [PHY]   pack_ul_tti_request SFN/Slot:743.17
avril 09 13:40:37 [0m1712662837.810021 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.811094 [PHY]   pack_ul_tti_request SFN/Slot:743.18
avril 09 13:40:37 [0m1712662837.812172 [PHY]   pack_ul_tti_request SFN/Slot:743.19
avril 09 13:40:37 [0m1712662837.819765 [NR_MAC]   (743/17)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.822044 [NR_MAC]     744. 7 Scheduling pucch reception in  744. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.822051 [PHY]   pack_ul_tti_request SFN/Slot:744.7
avril 09 13:40:37 [0m1712662837.822054 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.824115 [NR_MAC]     744. 8 Scheduling pucch reception in  744. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:37 [0m1712662837.824120 [PHY]   pack_ul_tti_request SFN/Slot:744.8
avril 09 13:40:37 [0m1712662837.824122 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:37 [0m1712662837.833166 [NR_MAC]   (744/7)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.835741 [NR_MAC]     744.17 Scheduling pucch reception in  744.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.835770 [PHY]   pack_ul_tti_request SFN/Slot:744.17
avril 09 13:40:37 [0m1712662837.835771 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.836952 [PHY]   pack_ul_tti_request SFN/Slot:744.18
avril 09 13:40:37 [0m1712662837.838054 [PHY]   pack_ul_tti_request SFN/Slot:744.19
avril 09 13:40:37 [0m1712662837.839185 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 745/0 
avril 09 13:40:37 [0m1712662837.845999 [NR_MAC]   (744/17)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.848600 [NR_MAC]   pucch_acknack  745. 7 Scheduling pucch reception in  745. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.848608 [PHY]   pack_ul_tti_request SFN/Slot:745.7
avril 09 13:40:37 [0m1712662837.848610 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.859862 [NR_MAC]   (745/7)uci_01->pduBitmap:3
avril 09 13:40:37 [0m1712662837.862192 [NR_MAC]     745.17 Scheduling pucch reception in  745.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.862200 [PHY]   pack_ul_tti_request SFN/Slot:745.17
avril 09 13:40:37 [0m1712662837.862202 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.863234 [PHY]   pack_ul_tti_request SFN/Slot:745.18
avril 09 13:40:37 [0m1712662837.864667 [PHY]   pack_ul_tti_request SFN/Slot:745.19
avril 09 13:40:37 [0m1712662837.872377 [NR_MAC]   (745/17)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.874922 [NR_MAC]     746. 7 Scheduling pucch reception in  746. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.874930 [PHY]   pack_ul_tti_request SFN/Slot:746.7
avril 09 13:40:37 [0m1712662837.874932 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.886180 [NR_MAC]   (746/7)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.888756 [NR_MAC]     746.17 Scheduling pucch reception in  746.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.888765 [PHY]   pack_ul_tti_request SFN/Slot:746.17
avril 09 13:40:37 [0m1712662837.888768 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.889896 [PHY]   pack_ul_tti_request SFN/Slot:746.18
avril 09 13:40:37 [0m1712662837.891129 [PHY]   pack_ul_tti_request SFN/Slot:746.19
avril 09 13:40:37 [0m1712662837.898607 [NR_MAC]   (746/17)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.901024 [NR_MAC]     747. 7 Scheduling pucch reception in  747. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.901032 [PHY]   pack_ul_tti_request SFN/Slot:747.7
avril 09 13:40:37 [0m1712662837.901039 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.912172 [NR_MAC]   (747/7)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.914741 [NR_MAC]     747.17 Scheduling pucch reception in  747.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.914784 [PHY]   pack_ul_tti_request SFN/Slot:747.17
avril 09 13:40:37 [0m1712662837.914799 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.915947 [PHY]   pack_ul_tti_request SFN/Slot:747.18
avril 09 13:40:37 [0m1712662837.917194 [PHY]   pack_ul_tti_request SFN/Slot:747.19
avril 09 13:40:37 [0m1712662837.925048 [NR_MAC]   (747/17)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.927416 [NR_MAC]     748. 7 Scheduling pucch reception in  748. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.927435 [PHY]   pack_ul_tti_request SFN/Slot:748.7
avril 09 13:40:37 [0m1712662837.927438 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.938781 [NR_MAC]   (748/7)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.941027 [NR_MAC]     748.17 Scheduling pucch reception in  748.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.941033 [PHY]   pack_ul_tti_request SFN/Slot:748.17
avril 09 13:40:37 [0m1712662837.941035 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.942131 [PHY]   pack_ul_tti_request SFN/Slot:748.18
avril 09 13:40:37 [0m1712662837.943538 [PHY]   pack_ul_tti_request SFN/Slot:748.19
avril 09 13:40:37 [0m1712662837.951284 [NR_MAC]   (748/17)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.953810 [NR_MAC]     749. 7 Scheduling pucch reception in  749. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.953820 [PHY]   pack_ul_tti_request SFN/Slot:749.7
avril 09 13:40:37 [0m1712662837.953823 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.965017 [NR_MAC]   (749/7)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.967489 [NR_MAC]     749.17 Scheduling pucch reception in  749.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.967497 [PHY]   pack_ul_tti_request SFN/Slot:749.17
avril 09 13:40:37 [0m1712662837.967499 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.968622 [PHY]   pack_ul_tti_request SFN/Slot:749.18
avril 09 13:40:37 [0m1712662837.969827 [PHY]   pack_ul_tti_request SFN/Slot:749.19
avril 09 13:40:37 [0m1712662837.977639 [NR_MAC]   (749/17)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.980071 [NR_MAC]     750. 7 Scheduling pucch reception in  750. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.980078 [PHY]   pack_ul_tti_request SFN/Slot:750.7
avril 09 13:40:37 [0m1712662837.980081 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.991094 [NR_MAC]   (750/7)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662837.993625 [NR_MAC]     750.17 Scheduling pucch reception in  750.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662837.993663 [PHY]   pack_ul_tti_request SFN/Slot:750.17
avril 09 13:40:37 [0m1712662837.993677 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:37 [0m1712662837.994916 [PHY]   pack_ul_tti_request SFN/Slot:750.18
avril 09 13:40:37 [0m1712662837.996001 [PHY]   pack_ul_tti_request SFN/Slot:750.19
avril 09 13:40:37 [0m1712662838.003856 [NR_MAC]   (750/17)uci_01->pduBitmap:1
avril 09 13:40:37 [0m1712662838.006127 [NR_MAC]     751. 7 Scheduling pucch reception in  751. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:37 [0m1712662838.006139 [PHY]   pack_ul_tti_request SFN/Slot:751.7
avril 09 13:40:37 [0m1712662838.006142 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.017765 [NR_MAC]   (751/7)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.019964 [NR_MAC]     751.17 Scheduling pucch reception in  751.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.019976 [PHY]   pack_ul_tti_request SFN/Slot:751.17
avril 09 13:40:38 [0m1712662838.019981 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.021133 [PHY]   pack_ul_tti_request SFN/Slot:751.18
avril 09 13:40:38 [0m1712662838.022482 [PHY]   pack_ul_tti_request SFN/Slot:751.19
avril 09 13:40:38 [0m1712662838.030285 [NR_MAC]   (751/17)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.032965 [NR_MAC]     752. 7 Scheduling pucch reception in  752. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.032972 [PHY]   pack_ul_tti_request SFN/Slot:752.7
avril 09 13:40:38 [0m1712662838.032975 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.035158 [NR_MAC]     752. 8 Scheduling pucch reception in  752. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:38 [0m1712662838.035166 [PHY]   pack_ul_tti_request SFN/Slot:752.8
avril 09 13:40:38 [0m1712662838.035168 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:38 [0m1712662838.044317 [NR_MAC]   (752/7)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.046999 [NR_MAC]     752.17 Scheduling pucch reception in  752.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.047012 [PHY]   pack_ul_tti_request SFN/Slot:752.17
avril 09 13:40:38 [0m1712662838.047015 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.048097 [PHY]   pack_ul_tti_request SFN/Slot:752.18
avril 09 13:40:38 [0m1712662838.049493 [PHY]   pack_ul_tti_request SFN/Slot:752.19
avril 09 13:40:38 [0m1712662838.057268 [NR_MAC]   (752/17)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.059862 [NR_MAC]     753. 7 Scheduling pucch reception in  753. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.059871 [PHY]   pack_ul_tti_request SFN/Slot:753.7
avril 09 13:40:38 [0m1712662838.059873 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.071180 [NR_MAC]   (753/7)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.073680 [NR_MAC]     753.17 Scheduling pucch reception in  753.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.073686 [PHY]   pack_ul_tti_request SFN/Slot:753.17
avril 09 13:40:38 [0m1712662838.073688 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.074867 [PHY]   pack_ul_tti_request SFN/Slot:753.18
avril 09 13:40:38 [0m1712662838.076001 [PHY]   pack_ul_tti_request SFN/Slot:753.19
avril 09 13:40:38 [0m1712662838.084010 [NR_MAC]   (753/17)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.086544 [NR_MAC]     754. 7 Scheduling pucch reception in  754. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.086551 [PHY]   pack_ul_tti_request SFN/Slot:754.7
avril 09 13:40:38 [0m1712662838.086555 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.098090 [NR_MAC]   (754/7)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.100570 [NR_MAC]     754.17 Scheduling pucch reception in  754.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.100580 [PHY]   pack_ul_tti_request SFN/Slot:754.17
avril 09 13:40:38 [0m1712662838.100582 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.101803 [PHY]   pack_ul_tti_request SFN/Slot:754.18
avril 09 13:40:38 [0m1712662838.102928 [PHY]   pack_ul_tti_request SFN/Slot:754.19
avril 09 13:40:38 [0m1712662838.104123 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 755/0 
avril 09 13:40:38 [0m1712662838.110716 [NR_MAC]   (754/17)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.113163 [NR_MAC]   pucch_acknack  755. 7 Scheduling pucch reception in  755. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.113171 [PHY]   pack_ul_tti_request SFN/Slot:755.7
avril 09 13:40:38 [0m1712662838.113173 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.124450 [NR_MAC]   (755/7)uci_01->pduBitmap:3
avril 09 13:40:38 [0m1712662838.126901 [NR_MAC]     755.17 Scheduling pucch reception in  755.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.126909 [PHY]   pack_ul_tti_request SFN/Slot:755.17
avril 09 13:40:38 [0m1712662838.126912 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.128021 [PHY]   pack_ul_tti_request SFN/Slot:755.18
avril 09 13:40:38 [0m1712662838.129282 [PHY]   pack_ul_tti_request SFN/Slot:755.19
avril 09 13:40:38 [0m1712662838.137121 [NR_MAC]   (755/17)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.139767 [NR_MAC]     756. 7 Scheduling pucch reception in  756. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.139781 [PHY]   pack_ul_tti_request SFN/Slot:756.7
avril 09 13:40:38 [0m1712662838.139785 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.151125 [NR_MAC]   (756/7)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.153731 [NR_MAC]     756.17 Scheduling pucch reception in  756.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.153750 [PHY]   pack_ul_tti_request SFN/Slot:756.17
avril 09 13:40:38 [0m1712662838.153753 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.154946 [PHY]   pack_ul_tti_request SFN/Slot:756.18
avril 09 13:40:38 [0m1712662838.156029 [PHY]   pack_ul_tti_request SFN/Slot:756.19
avril 09 13:40:38 [0m1712662838.164035 [NR_MAC]   (756/17)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.166802 [NR_MAC]     757. 7 Scheduling pucch reception in  757. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.166844 [PHY]   pack_ul_tti_request SFN/Slot:757.7
avril 09 13:40:38 [0m1712662838.166845 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.177876 [NR_MAC]   (757/7)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.180238 [NR_MAC]     757.17 Scheduling pucch reception in  757.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.180248 [PHY]   pack_ul_tti_request SFN/Slot:757.17
avril 09 13:40:38 [0m1712662838.180250 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.181376 [PHY]   pack_ul_tti_request SFN/Slot:757.18
avril 09 13:40:38 [0m1712662838.182751 [PHY]   pack_ul_tti_request SFN/Slot:757.19
avril 09 13:40:38 [0m1712662838.190539 [NR_MAC]   (757/17)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.193061 [NR_MAC]     758. 7 Scheduling pucch reception in  758. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.193069 [PHY]   pack_ul_tti_request SFN/Slot:758.7
avril 09 13:40:38 [0m1712662838.193073 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.204502 [NR_MAC]   (758/7)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.206990 [NR_MAC]     758.17 Scheduling pucch reception in  758.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.207003 [PHY]   pack_ul_tti_request SFN/Slot:758.17
avril 09 13:40:38 [0m1712662838.207006 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.208005 [PHY]   pack_ul_tti_request SFN/Slot:758.18
avril 09 13:40:38 [0m1712662838.209219 [PHY]   pack_ul_tti_request SFN/Slot:758.19
avril 09 13:40:38 [0m1712662838.217217 [NR_MAC]   (758/17)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.219877 [NR_MAC]     759. 7 Scheduling pucch reception in  759. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.219886 [PHY]   pack_ul_tti_request SFN/Slot:759.7
avril 09 13:40:38 [0m1712662838.219889 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.231345 [NR_MAC]   (759/7)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.233958 [NR_MAC]     759.17 Scheduling pucch reception in  759.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.233968 [PHY]   pack_ul_tti_request SFN/Slot:759.17
avril 09 13:40:38 [0m1712662838.233970 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.235025 [PHY]   pack_ul_tti_request SFN/Slot:759.18
avril 09 13:40:38 [0m1712662838.236192 [PHY]   pack_ul_tti_request SFN/Slot:759.19
avril 09 13:40:38 [0m1712662838.244247 [NR_MAC]   (759/17)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.247055 [NR_MAC]     760. 7 Scheduling pucch reception in  760. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.247063 [PHY]   pack_ul_tti_request SFN/Slot:760.7
avril 09 13:40:38 [0m1712662838.247070 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.249032 [NR_MAC]     760. 8 Scheduling pucch reception in  760. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:38 [0m1712662838.249038 [PHY]   pack_ul_tti_request SFN/Slot:760.8
avril 09 13:40:38 [0m1712662838.249039 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:38 [0m1712662838.258076 [NR_MAC]   (760/7)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.260509 [NR_MAC]     760.17 Scheduling pucch reception in  760.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.260515 [PHY]   pack_ul_tti_request SFN/Slot:760.17
avril 09 13:40:38 [0m1712662838.260517 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.261740 [PHY]   pack_ul_tti_request SFN/Slot:760.18
avril 09 13:40:38 [0m1712662838.262897 [PHY]   pack_ul_tti_request SFN/Slot:760.19
avril 09 13:40:38 [0m1712662838.270944 [NR_MAC]   (760/17)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.273151 [NR_MAC]     761. 7 Scheduling pucch reception in  761. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.273163 [PHY]   pack_ul_tti_request SFN/Slot:761.7
avril 09 13:40:38 [0m1712662838.273166 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.284710 [NR_MAC]   (761/7)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.286985 [NR_MAC]     761.17 Scheduling pucch reception in  761.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.286992 [PHY]   pack_ul_tti_request SFN/Slot:761.17
avril 09 13:40:38 [0m1712662838.286995 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.288060 [PHY]   pack_ul_tti_request SFN/Slot:761.18
avril 09 13:40:38 [0m1712662838.289254 [PHY]   pack_ul_tti_request SFN/Slot:761.19
avril 09 13:40:38 [0m1712662838.297345 [NR_MAC]   (761/17)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.299794 [NR_MAC]     762. 7 Scheduling pucch reception in  762. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.299805 [PHY]   pack_ul_tti_request SFN/Slot:762.7
avril 09 13:40:38 [0m1712662838.299809 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.311119 [NR_MAC]   (762/7)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.313487 [NR_MAC]     762.17 Scheduling pucch reception in  762.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.313497 [PHY]   pack_ul_tti_request SFN/Slot:762.17
avril 09 13:40:38 [0m1712662838.313500 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.314664 [PHY]   pack_ul_tti_request SFN/Slot:762.18
avril 09 13:40:38 [0m1712662838.315790 [PHY]   pack_ul_tti_request SFN/Slot:762.19
avril 09 13:40:38 [0m1712662838.323479 [NR_MAC]   (762/17)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.325892 [NR_MAC]     763. 7 Scheduling pucch reception in  763. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.325900 [PHY]   pack_ul_tti_request SFN/Slot:763.7
avril 09 13:40:38 [0m1712662838.325902 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.336876 [NR_MAC]   (763/7)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.339430 [NR_MAC]     763.17 Scheduling pucch reception in  763.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.339461 [PHY]   pack_ul_tti_request SFN/Slot:763.17
avril 09 13:40:38 [0m1712662838.339482 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.340743 [PHY]   pack_ul_tti_request SFN/Slot:763.18
avril 09 13:40:38 [0m1712662838.341982 [PHY]   pack_ul_tti_request SFN/Slot:763.19
avril 09 13:40:38 [0m1712662838.350032 [NR_MAC]   (763/17)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.351446 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 764/6 
avril 09 13:40:38 [0m1712662838.352566 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 764/7 
avril 09 13:40:38 [0m1712662838.352571 [NR_MAC]     764. 7 Scheduling pucch reception in  764. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.352594 [PHY]   pack_ul_tti_request SFN/Slot:764.7
avril 09 13:40:38 [0m1712662838.352597 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.363968 [NR_MAC]   (764/7)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.366460 [NR_MAC]   pucch_acknack  764.17 Scheduling pucch reception in  764.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.366467 [PHY]   pack_ul_tti_request SFN/Slot:764.17
avril 09 13:40:38 [0m1712662838.366471 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.367668 [PHY]   pack_ul_tti_request SFN/Slot:764.18
avril 09 13:40:38 [0m1712662838.368889 [PHY]   pack_ul_tti_request SFN/Slot:764.19
avril 09 13:40:38 [0m1712662838.370013 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 765/0 
avril 09 13:40:38 [0m1712662838.376809 [NR_MAC]   (764/17)uci_01->pduBitmap:3
avril 09 13:40:38 [0m1712662838.379003 [NR_MAC]   pucch_acknack  765. 7 Scheduling pucch reception in  765. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.379012 [PHY]   pack_ul_tti_request SFN/Slot:765.7
avril 09 13:40:38 [0m1712662838.379015 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.390385 [NR_MAC]   (765/7)uci_01->pduBitmap:3
avril 09 13:40:38 [0m1712662838.392900 [NR_MAC]     765.17 Scheduling pucch reception in  765.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.392909 [PHY]   pack_ul_tti_request SFN/Slot:765.17
avril 09 13:40:38 [0m1712662838.392914 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.393950 [PHY]   pack_ul_tti_request SFN/Slot:765.18
avril 09 13:40:38 [0m1712662838.395166 [PHY]   pack_ul_tti_request SFN/Slot:765.19
avril 09 13:40:38 [0m1712662838.402964 [NR_MAC]   (765/17)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.405516 [NR_MAC]     766. 7 Scheduling pucch reception in  766. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.405522 [PHY]   pack_ul_tti_request SFN/Slot:766.7
avril 09 13:40:38 [0m1712662838.405524 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.416861 [NR_MAC]   (766/7)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.418999 [NR_MAC]     766.17 Scheduling pucch reception in  766.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.419006 [PHY]   pack_ul_tti_request SFN/Slot:766.17
avril 09 13:40:38 [0m1712662838.419016 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.420088 [PHY]   pack_ul_tti_request SFN/Slot:766.18
avril 09 13:40:38 [0m1712662838.421358 [PHY]   pack_ul_tti_request SFN/Slot:766.19
avril 09 13:40:38 [0m1712662838.428833 [NR_MAC]   (766/17)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.431080 [NR_MAC]     767. 7 Scheduling pucch reception in  767. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.431087 [PHY]   pack_ul_tti_request SFN/Slot:767.7
avril 09 13:40:38 [0m1712662838.431091 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.442020 [NR_MAC]   (767/7)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.444485 [NR_MAC]     767.17 Scheduling pucch reception in  767.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.444492 [PHY]   pack_ul_tti_request SFN/Slot:767.17
avril 09 13:40:38 [0m1712662838.444495 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.445727 [PHY]   pack_ul_tti_request SFN/Slot:767.18
avril 09 13:40:38 [0m1712662838.446901 [PHY]   pack_ul_tti_request SFN/Slot:767.19
avril 09 13:40:38 [0m1712662838.448022 [NR_MAC]   Frame.Slot 768.0
avril 09 13:40:38 UE RNTI fabe CU-UE-ID 1 in-sync PH 0 dB PCMAX 0 dBm, average RSRP -44 (16 meas)
avril 09 13:40:38 UE fabe: dlsch_rounds 260/1/0/0, dlsch_errors 0, pucch0_DTX 0, BLER 0.00000 MCS (0) 9
avril 09 13:40:38 UE fabe: ulsch_rounds 4899/0/0/0, ulsch_errors 0, ulsch_DTX 0, BLER 0.00000 MCS (0) 9
avril 09 13:40:38 UE fabe: MAC:    TX          31570 RX         412296 bytes
avril 09 13:40:38 UE fabe: LCID 1: TX            966 RX            282 bytes
avril 09 13:40:38 UE fabe: LCID 2: TX              0 RX              0 bytes
avril 09 13:40:38 UE fabe: LCID 4: TX           3825 RX           4049 bytes
avril 09 13:40:38 
avril 09 13:40:38 [0m1712662838.454319 [NR_MAC]   (767/17)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.456908 [NR_MAC]     768. 7 Scheduling pucch reception in  768. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.456915 [PHY]   pack_ul_tti_request SFN/Slot:768.7
avril 09 13:40:38 [0m1712662838.456918 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.459163 [NR_MAC]     768. 8 Scheduling pucch reception in  768. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:38 [0m1712662838.459169 [PHY]   pack_ul_tti_request SFN/Slot:768.8
avril 09 13:40:38 [0m1712662838.459170 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:38 [0m1712662838.468183 [NR_MAC]   (768/7)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.470781 [NR_MAC]     768.17 Scheduling pucch reception in  768.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.470791 [PHY]   pack_ul_tti_request SFN/Slot:768.17
avril 09 13:40:38 [0m1712662838.470793 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.471845 [PHY]   pack_ul_tti_request SFN/Slot:768.18
avril 09 13:40:38 [0m1712662838.472990 [PHY]   pack_ul_tti_request SFN/Slot:768.19
avril 09 13:40:38 [0m1712662838.481066 [NR_MAC]   (768/17)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.483594 [NR_MAC]     769. 7 Scheduling pucch reception in  769. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.483600 [PHY]   pack_ul_tti_request SFN/Slot:769.7
avril 09 13:40:38 [0m1712662838.483603 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.494791 [NR_MAC]   (769/7)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.496996 [NR_MAC]     769.17 Scheduling pucch reception in  769.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.497002 [PHY]   pack_ul_tti_request SFN/Slot:769.17
avril 09 13:40:38 [0m1712662838.497004 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.498296 [PHY]   pack_ul_tti_request SFN/Slot:769.18
avril 09 13:40:38 [0m1712662838.499519 [PHY]   pack_ul_tti_request SFN/Slot:769.19
avril 09 13:40:38 [0m1712662838.507588 [NR_MAC]   (769/17)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.509849 [NR_MAC]     770. 7 Scheduling pucch reception in  770. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.509856 [PHY]   pack_ul_tti_request SFN/Slot:770.7
avril 09 13:40:38 [0m1712662838.509859 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.521019 [NR_MAC]   (770/7)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.523554 [NR_MAC]     770.17 Scheduling pucch reception in  770.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.523591 [PHY]   pack_ul_tti_request SFN/Slot:770.17
avril 09 13:40:38 [0m1712662838.523593 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.524769 [PHY]   pack_ul_tti_request SFN/Slot:770.18
avril 09 13:40:38 [0m1712662838.525924 [PHY]   pack_ul_tti_request SFN/Slot:770.19
avril 09 13:40:38 [0m1712662838.533903 [NR_MAC]   (770/17)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.536126 [NR_MAC]     771. 7 Scheduling pucch reception in  771. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.536133 [PHY]   pack_ul_tti_request SFN/Slot:771.7
avril 09 13:40:38 [0m1712662838.536136 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.547403 [NR_MAC]   (771/7)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.549834 [NR_MAC]     771.17 Scheduling pucch reception in  771.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.549840 [PHY]   pack_ul_tti_request SFN/Slot:771.17
avril 09 13:40:38 [0m1712662838.549842 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.550998 [PHY]   pack_ul_tti_request SFN/Slot:771.18
avril 09 13:40:38 [0m1712662838.552254 [PHY]   pack_ul_tti_request SFN/Slot:771.19
avril 09 13:40:38 [0m1712662838.559951 [NR_MAC]   (771/17)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.562522 [NR_MAC]     772. 7 Scheduling pucch reception in  772. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.562528 [PHY]   pack_ul_tti_request SFN/Slot:772.7
avril 09 13:40:38 [0m1712662838.562530 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.573842 [NR_MAC]   (772/7)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.576142 [NR_MAC]     772.17 Scheduling pucch reception in  772.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.576148 [PHY]   pack_ul_tti_request SFN/Slot:772.17
avril 09 13:40:38 [0m1712662838.576150 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.577397 [PHY]   pack_ul_tti_request SFN/Slot:772.18
avril 09 13:40:38 [0m1712662838.578716 [PHY]   pack_ul_tti_request SFN/Slot:772.19
avril 09 13:40:38 [0m1712662838.586568 [NR_MAC]   (772/17)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.588947 [NR_MAC]     773. 7 Scheduling pucch reception in  773. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.588954 [PHY]   pack_ul_tti_request SFN/Slot:773.7
avril 09 13:40:38 [0m1712662838.588957 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.600104 [NR_MAC]   (773/7)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.602776 [NR_MAC]     773.17 Scheduling pucch reception in  773.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.602780 [PHY]   pack_ul_tti_request SFN/Slot:773.17
avril 09 13:40:38 [0m1712662838.602781 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.603932 [PHY]   pack_ul_tti_request SFN/Slot:773.18
avril 09 13:40:38 [0m1712662838.605186 [PHY]   pack_ul_tti_request SFN/Slot:773.19
avril 09 13:40:38 [0m1712662838.613041 [NR_MAC]   (773/17)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.615762 [NR_MAC]     774. 7 Scheduling pucch reception in  774. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.615799 [PHY]   pack_ul_tti_request SFN/Slot:774.7
avril 09 13:40:38 [0m1712662838.615802 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.627137 [NR_MAC]   (774/7)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.629634 [NR_MAC]     774.17 Scheduling pucch reception in  774.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.629644 [PHY]   pack_ul_tti_request SFN/Slot:774.17
avril 09 13:40:38 [0m1712662838.629646 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.630852 [PHY]   pack_ul_tti_request SFN/Slot:774.18
avril 09 13:40:38 [0m1712662838.631963 [PHY]   pack_ul_tti_request SFN/Slot:774.19
avril 09 13:40:38 [0m1712662838.633140 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 775/0 
avril 09 13:40:38 [0m1712662838.639804 [NR_MAC]   (774/17)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.642020 [NR_MAC]   pucch_acknack  775. 7 Scheduling pucch reception in  775. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.642025 [PHY]   pack_ul_tti_request SFN/Slot:775.7
avril 09 13:40:38 [0m1712662838.642027 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.653424 [NR_MAC]   (775/7)uci_01->pduBitmap:3
avril 09 13:40:38 [0m1712662838.655813 [NR_MAC]     775.17 Scheduling pucch reception in  775.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.655821 [PHY]   pack_ul_tti_request SFN/Slot:775.17
avril 09 13:40:38 [0m1712662838.655823 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.656926 [PHY]   pack_ul_tti_request SFN/Slot:775.18
avril 09 13:40:38 [0m1712662838.658064 [PHY]   pack_ul_tti_request SFN/Slot:775.19
avril 09 13:40:38 [0m1712662838.666115 [NR_MAC]   (775/17)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.668813 [NR_MAC]     776. 7 Scheduling pucch reception in  776. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.668821 [PHY]   pack_ul_tti_request SFN/Slot:776.7
avril 09 13:40:38 [0m1712662838.668823 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.670980 [NR_MAC]     776. 8 Scheduling pucch reception in  776. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:38 [0m1712662838.670982 [PHY]   pack_ul_tti_request SFN/Slot:776.8
avril 09 13:40:38 [0m1712662838.670983 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:38 [0m1712662838.680040 [NR_MAC]   (776/7)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.682769 [NR_MAC]     776.17 Scheduling pucch reception in  776.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.682798 [PHY]   pack_ul_tti_request SFN/Slot:776.17
avril 09 13:40:38 [0m1712662838.682801 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.683894 [PHY]   pack_ul_tti_request SFN/Slot:776.18
avril 09 13:40:38 [0m1712662838.685084 [PHY]   pack_ul_tti_request SFN/Slot:776.19
avril 09 13:40:38 [0m1712662838.693010 [NR_MAC]   (776/17)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.695437 [NR_MAC]     777. 7 Scheduling pucch reception in  777. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.695445 [PHY]   pack_ul_tti_request SFN/Slot:777.7
avril 09 13:40:38 [0m1712662838.695448 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.706845 [NR_MAC]   (777/7)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.709088 [NR_MAC]     777.17 Scheduling pucch reception in  777.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.709096 [PHY]   pack_ul_tti_request SFN/Slot:777.17
avril 09 13:40:38 [0m1712662838.709098 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.710331 [PHY]   pack_ul_tti_request SFN/Slot:777.18
avril 09 13:40:38 [0m1712662838.711574 [PHY]   pack_ul_tti_request SFN/Slot:777.19
avril 09 13:40:38 [0m1712662838.719458 [NR_MAC]   (777/17)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.721924 [NR_MAC]     778. 7 Scheduling pucch reception in  778. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.721931 [PHY]   pack_ul_tti_request SFN/Slot:778.7
avril 09 13:40:38 [0m1712662838.721934 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.733274 [NR_MAC]   (778/7)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.735877 [NR_MAC]     778.17 Scheduling pucch reception in  778.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.735884 [PHY]   pack_ul_tti_request SFN/Slot:778.17
avril 09 13:40:38 [0m1712662838.735887 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.737001 [PHY]   pack_ul_tti_request SFN/Slot:778.18
avril 09 13:40:38 [0m1712662838.738231 [PHY]   pack_ul_tti_request SFN/Slot:778.19
avril 09 13:40:38 [0m1712662838.745710 [NR_MAC]   (778/17)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.748060 [NR_MAC]     779. 7 Scheduling pucch reception in  779. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.748070 [PHY]   pack_ul_tti_request SFN/Slot:779.7
avril 09 13:40:38 [0m1712662838.748073 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.759356 [NR_MAC]   (779/7)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.761899 [NR_MAC]     779.17 Scheduling pucch reception in  779.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.761906 [PHY]   pack_ul_tti_request SFN/Slot:779.17
avril 09 13:40:38 [0m1712662838.761909 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.763007 [PHY]   pack_ul_tti_request SFN/Slot:779.18
avril 09 13:40:38 [0m1712662838.764180 [PHY]   pack_ul_tti_request SFN/Slot:779.19
avril 09 13:40:38 [0m1712662838.772046 [NR_MAC]   (779/17)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.774694 [NR_MAC]     780. 7 Scheduling pucch reception in  780. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.774700 [PHY]   pack_ul_tti_request SFN/Slot:780.7
avril 09 13:40:38 [0m1712662838.774702 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.786098 [NR_MAC]   (780/7)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.788634 [NR_MAC]     780.17 Scheduling pucch reception in  780.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.788677 [PHY]   pack_ul_tti_request SFN/Slot:780.17
avril 09 13:40:38 [0m1712662838.788679 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.789875 [PHY]   pack_ul_tti_request SFN/Slot:780.18
avril 09 13:40:38 [0m1712662838.791056 [PHY]   pack_ul_tti_request SFN/Slot:780.19
avril 09 13:40:38 [0m1712662838.798944 [NR_MAC]   (780/17)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.801385 [NR_MAC]     781. 7 Scheduling pucch reception in  781. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.801397 [PHY]   pack_ul_tti_request SFN/Slot:781.7
avril 09 13:40:38 [0m1712662838.801401 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.812755 [NR_MAC]   (781/7)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.815106 [NR_MAC]     781.17 Scheduling pucch reception in  781.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.815115 [PHY]   pack_ul_tti_request SFN/Slot:781.17
avril 09 13:40:38 [0m1712662838.815118 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.816409 [PHY]   pack_ul_tti_request SFN/Slot:781.18
avril 09 13:40:38 [0m1712662838.817452 [PHY]   pack_ul_tti_request SFN/Slot:781.19
avril 09 13:40:38 [0m1712662838.824959 [NR_MAC]   (781/17)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.827589 [NR_MAC]     782. 7 Scheduling pucch reception in  782. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.827598 [PHY]   pack_ul_tti_request SFN/Slot:782.7
avril 09 13:40:38 [0m1712662838.827602 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.839083 [NR_MAC]   (782/7)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.841573 [NR_MAC]     782.17 Scheduling pucch reception in  782.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.841577 [PHY]   pack_ul_tti_request SFN/Slot:782.17
avril 09 13:40:38 [0m1712662838.841579 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.842786 [PHY]   pack_ul_tti_request SFN/Slot:782.18
avril 09 13:40:38 [0m1712662838.843934 [PHY]   pack_ul_tti_request SFN/Slot:782.19
avril 09 13:40:38 [0m1712662838.851753 [NR_MAC]   (782/17)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.854163 [NR_MAC]     783. 7 Scheduling pucch reception in  783. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.854202 [PHY]   pack_ul_tti_request SFN/Slot:783.7
avril 09 13:40:38 [0m1712662838.854214 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.865289 [NR_MAC]   (783/7)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.867930 [NR_MAC]     783.17 Scheduling pucch reception in  783.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.867937 [PHY]   pack_ul_tti_request SFN/Slot:783.17
avril 09 13:40:38 [0m1712662838.867940 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.869004 [PHY]   pack_ul_tti_request SFN/Slot:783.18
avril 09 13:40:38 [0m1712662838.870173 [PHY]   pack_ul_tti_request SFN/Slot:783.19
avril 09 13:40:38 [0m1712662838.877822 [NR_MAC]   (783/17)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.880143 [NR_MAC]     784. 7 Scheduling pucch reception in  784. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.880153 [PHY]   pack_ul_tti_request SFN/Slot:784.7
avril 09 13:40:38 [0m1712662838.880157 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.882202 [NR_MAC]     784. 8 Scheduling pucch reception in  784. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:38 [0m1712662838.882209 [PHY]   pack_ul_tti_request SFN/Slot:784.8
avril 09 13:40:38 [0m1712662838.882211 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:38 [0m1712662838.891171 [NR_MAC]   (784/7)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.893745 [NR_MAC]     784.17 Scheduling pucch reception in  784.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.893752 [PHY]   pack_ul_tti_request SFN/Slot:784.17
avril 09 13:40:38 [0m1712662838.893753 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.895026 [PHY]   pack_ul_tti_request SFN/Slot:784.18
avril 09 13:40:38 [0m1712662838.896089 [PHY]   pack_ul_tti_request SFN/Slot:784.19
avril 09 13:40:38 [0m1712662838.897344 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 785/0 
avril 09 13:40:38 [0m1712662838.904159 [NR_MAC]   (784/17)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.906895 [NR_MAC]   pucch_acknack  785. 7 Scheduling pucch reception in  785. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.906910 [PHY]   pack_ul_tti_request SFN/Slot:785.7
avril 09 13:40:38 [0m1712662838.906913 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.918079 [NR_MAC]   (785/7)uci_01->pduBitmap:3
avril 09 13:40:38 [0m1712662838.920620 [NR_MAC]     785.17 Scheduling pucch reception in  785.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.920660 [PHY]   pack_ul_tti_request SFN/Slot:785.17
avril 09 13:40:38 [0m1712662838.920676 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.921922 [PHY]   pack_ul_tti_request SFN/Slot:785.18
avril 09 13:40:38 [0m1712662838.923141 [PHY]   pack_ul_tti_request SFN/Slot:785.19
avril 09 13:40:38 [0m1712662838.930849 [NR_MAC]   (785/17)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.933132 [NR_MAC]     786. 7 Scheduling pucch reception in  786. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.933142 [PHY]   pack_ul_tti_request SFN/Slot:786.7
avril 09 13:40:38 [0m1712662838.933145 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.944569 [NR_MAC]   (786/7)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.946912 [NR_MAC]     786.17 Scheduling pucch reception in  786.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.946918 [PHY]   pack_ul_tti_request SFN/Slot:786.17
avril 09 13:40:38 [0m1712662838.946920 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.948083 [PHY]   pack_ul_tti_request SFN/Slot:786.18
avril 09 13:40:38 [0m1712662838.949325 [PHY]   pack_ul_tti_request SFN/Slot:786.19
avril 09 13:40:38 [0m1712662838.957046 [NR_MAC]   (786/17)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.959681 [NR_MAC]     787. 7 Scheduling pucch reception in  787. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.959725 [PHY]   pack_ul_tti_request SFN/Slot:787.7
avril 09 13:40:38 [0m1712662838.959749 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.970811 [NR_MAC]   (787/7)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.973074 [NR_MAC]     787.17 Scheduling pucch reception in  787.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.973082 [PHY]   pack_ul_tti_request SFN/Slot:787.17
avril 09 13:40:38 [0m1712662838.973084 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.974154 [PHY]   pack_ul_tti_request SFN/Slot:787.18
avril 09 13:40:38 [0m1712662838.975465 [PHY]   pack_ul_tti_request SFN/Slot:787.19
avril 09 13:40:38 [0m1712662838.983259 [NR_MAC]   (787/17)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.985822 [NR_MAC]     788. 7 Scheduling pucch reception in  788. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.985829 [PHY]   pack_ul_tti_request SFN/Slot:788.7
avril 09 13:40:38 [0m1712662838.985832 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662838.997093 [NR_MAC]   (788/7)uci_01->pduBitmap:1
avril 09 13:40:38 [0m1712662838.999490 [NR_MAC]     788.17 Scheduling pucch reception in  788.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:38 [0m1712662838.999498 [PHY]   pack_ul_tti_request SFN/Slot:788.17
avril 09 13:40:38 [0m1712662838.999500 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:38 [0m1712662839.000651 [PHY]   pack_ul_tti_request SFN/Slot:788.18
avril 09 13:40:38 [0m1712662839.001828 [PHY]   pack_ul_tti_request SFN/Slot:788.19
avril 09 13:40:39 [0m1712662839.009470 [NR_MAC]   (788/17)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.011961 [NR_MAC]     789. 7 Scheduling pucch reception in  789. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.011970 [PHY]   pack_ul_tti_request SFN/Slot:789.7
avril 09 13:40:39 [0m1712662839.011973 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.023056 [NR_MAC]   (789/7)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.025428 [NR_MAC]     789.17 Scheduling pucch reception in  789.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.025435 [PHY]   pack_ul_tti_request SFN/Slot:789.17
avril 09 13:40:39 [0m1712662839.025437 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.026617 [PHY]   pack_ul_tti_request SFN/Slot:789.18
avril 09 13:40:39 [0m1712662839.027820 [PHY]   pack_ul_tti_request SFN/Slot:789.19
avril 09 13:40:39 [0m1712662839.035196 [NR_MAC]   (789/17)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.037752 [NR_MAC]     790. 7 Scheduling pucch reception in  790. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.037759 [PHY]   pack_ul_tti_request SFN/Slot:790.7
avril 09 13:40:39 [0m1712662839.037762 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.048842 [NR_MAC]   (790/7)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.051195 [NR_MAC]     790.17 Scheduling pucch reception in  790.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.051214 [PHY]   pack_ul_tti_request SFN/Slot:790.17
avril 09 13:40:39 [0m1712662839.051217 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.052179 [PHY]   pack_ul_tti_request SFN/Slot:790.18
avril 09 13:40:39 [0m1712662839.053404 [PHY]   pack_ul_tti_request SFN/Slot:790.19
avril 09 13:40:39 [0m1712662839.061351 [NR_MAC]   (790/17)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.063766 [NR_MAC]     791. 7 Scheduling pucch reception in  791. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.063772 [PHY]   pack_ul_tti_request SFN/Slot:791.7
avril 09 13:40:39 [0m1712662839.063774 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.074954 [NR_MAC]   (791/7)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.077144 [NR_MAC]     791.17 Scheduling pucch reception in  791.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.077150 [PHY]   pack_ul_tti_request SFN/Slot:791.17
avril 09 13:40:39 [0m1712662839.077152 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.078261 [PHY]   pack_ul_tti_request SFN/Slot:791.18
avril 09 13:40:39 [0m1712662839.079519 [PHY]   pack_ul_tti_request SFN/Slot:791.19
avril 09 13:40:39 [0m1712662839.087167 [NR_MAC]   (791/17)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.089865 [NR_MAC]     792. 7 Scheduling pucch reception in  792. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.089871 [PHY]   pack_ul_tti_request SFN/Slot:792.7
avril 09 13:40:39 [0m1712662839.089873 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.091892 [NR_MAC]     792. 8 Scheduling pucch reception in  792. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:39 [0m1712662839.091896 [PHY]   pack_ul_tti_request SFN/Slot:792.8
avril 09 13:40:39 [0m1712662839.091898 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:39 [0m1712662839.101108 [NR_MAC]   (792/7)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.103542 [NR_MAC]     792.17 Scheduling pucch reception in  792.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.103575 [PHY]   pack_ul_tti_request SFN/Slot:792.17
avril 09 13:40:39 [0m1712662839.103587 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.104803 [PHY]   pack_ul_tti_request SFN/Slot:792.18
avril 09 13:40:39 [0m1712662839.106044 [PHY]   pack_ul_tti_request SFN/Slot:792.19
avril 09 13:40:39 [0m1712662839.113909 [NR_MAC]   (792/17)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.116121 [NR_MAC]     793. 7 Scheduling pucch reception in  793. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.116129 [PHY]   pack_ul_tti_request SFN/Slot:793.7
avril 09 13:40:39 [0m1712662839.116132 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.127047 [NR_MAC]   (793/7)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.129372 [NR_MAC]     793.17 Scheduling pucch reception in  793.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.129409 [PHY]   pack_ul_tti_request SFN/Slot:793.17
avril 09 13:40:39 [0m1712662839.129410 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.130575 [PHY]   pack_ul_tti_request SFN/Slot:793.18
avril 09 13:40:39 [0m1712662839.131842 [PHY]   pack_ul_tti_request SFN/Slot:793.19
avril 09 13:40:39 [0m1712662839.139081 [NR_MAC]   (793/17)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.141565 [NR_MAC]     794. 7 Scheduling pucch reception in  794. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.141603 [PHY]   pack_ul_tti_request SFN/Slot:794.7
avril 09 13:40:39 [0m1712662839.141622 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.152808 [NR_MAC]   (794/7)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.155105 [NR_MAC]     794.17 Scheduling pucch reception in  794.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.155109 [PHY]   pack_ul_tti_request SFN/Slot:794.17
avril 09 13:40:39 [0m1712662839.155111 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.156330 [PHY]   pack_ul_tti_request SFN/Slot:794.18
avril 09 13:40:39 [0m1712662839.157562 [PHY]   pack_ul_tti_request SFN/Slot:794.19
avril 09 13:40:39 [0m1712662839.158809 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 795/0 
avril 09 13:40:39 [0m1712662839.165159 [NR_MAC]   (794/17)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.167621 [NR_MAC]   pucch_acknack  795. 7 Scheduling pucch reception in  795. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.167644 [PHY]   pack_ul_tti_request SFN/Slot:795.7
avril 09 13:40:39 [0m1712662839.167647 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.179216 [NR_MAC]   (795/7)uci_01->pduBitmap:3
avril 09 13:40:39 [0m1712662839.181725 [NR_MAC]     795.17 Scheduling pucch reception in  795.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.181762 [PHY]   pack_ul_tti_request SFN/Slot:795.17
avril 09 13:40:39 [0m1712662839.181772 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.182935 [PHY]   pack_ul_tti_request SFN/Slot:795.18
avril 09 13:40:39 [0m1712662839.184048 [PHY]   pack_ul_tti_request SFN/Slot:795.19
avril 09 13:40:39 [0m1712662839.192017 [NR_MAC]   (795/17)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.194350 [NR_MAC]     796. 7 Scheduling pucch reception in  796. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.194376 [PHY]   pack_ul_tti_request SFN/Slot:796.7
avril 09 13:40:39 [0m1712662839.194379 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.205927 [NR_MAC]   (796/7)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.208143 [NR_MAC]     796.17 Scheduling pucch reception in  796.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.208149 [PHY]   pack_ul_tti_request SFN/Slot:796.17
avril 09 13:40:39 [0m1712662839.208151 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.209242 [PHY]   pack_ul_tti_request SFN/Slot:796.18
avril 09 13:40:39 [0m1712662839.210599 [PHY]   pack_ul_tti_request SFN/Slot:796.19
avril 09 13:40:39 [0m1712662839.218266 [NR_MAC]   (796/17)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.220860 [NR_MAC]     797. 7 Scheduling pucch reception in  797. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.220876 [PHY]   pack_ul_tti_request SFN/Slot:797.7
avril 09 13:40:39 [0m1712662839.220879 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.232189 [NR_MAC]   (797/7)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.234719 [NR_MAC]     797.17 Scheduling pucch reception in  797.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.234762 [PHY]   pack_ul_tti_request SFN/Slot:797.17
avril 09 13:40:39 [0m1712662839.234773 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.235946 [PHY]   pack_ul_tti_request SFN/Slot:797.18
avril 09 13:40:39 [0m1712662839.237035 [PHY]   pack_ul_tti_request SFN/Slot:797.19
avril 09 13:40:39 [0m1712662839.244947 [NR_MAC]   (797/17)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.247330 [NR_MAC]     798. 7 Scheduling pucch reception in  798. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.247336 [PHY]   pack_ul_tti_request SFN/Slot:798.7
avril 09 13:40:39 [0m1712662839.247338 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.258602 [NR_MAC]   (798/7)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.261075 [NR_MAC]     798.17 Scheduling pucch reception in  798.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.261086 [PHY]   pack_ul_tti_request SFN/Slot:798.17
avril 09 13:40:39 [0m1712662839.261088 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.262200 [PHY]   pack_ul_tti_request SFN/Slot:798.18
avril 09 13:40:39 [0m1712662839.263431 [PHY]   pack_ul_tti_request SFN/Slot:798.19
avril 09 13:40:39 [0m1712662839.271306 [NR_MAC]   (798/17)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.273935 [NR_MAC]     799. 7 Scheduling pucch reception in  799. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.273943 [PHY]   pack_ul_tti_request SFN/Slot:799.7
avril 09 13:40:39 [0m1712662839.273945 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.285209 [NR_MAC]   (799/7)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.287821 [NR_MAC]     799.17 Scheduling pucch reception in  799.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.287830 [PHY]   pack_ul_tti_request SFN/Slot:799.17
avril 09 13:40:39 [0m1712662839.287832 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.288953 [PHY]   pack_ul_tti_request SFN/Slot:799.18
avril 09 13:40:39 [0m1712662839.290187 [PHY]   pack_ul_tti_request SFN/Slot:799.19
avril 09 13:40:39 [0m1712662839.298105 [NR_MAC]   (799/17)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.300699 [NR_MAC]     800. 7 Scheduling pucch reception in  800. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.300708 [PHY]   pack_ul_tti_request SFN/Slot:800.7
avril 09 13:40:39 [0m1712662839.300711 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.302769 [NR_MAC]     800. 8 Scheduling pucch reception in  800. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:39 [0m1712662839.302775 [PHY]   pack_ul_tti_request SFN/Slot:800.8
avril 09 13:40:39 [0m1712662839.302776 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:39 [0m1712662839.311722 [NR_MAC]   (800/7)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.314103 [NR_MAC]     800.17 Scheduling pucch reception in  800.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.314109 [PHY]   pack_ul_tti_request SFN/Slot:800.17
avril 09 13:40:39 [0m1712662839.314112 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.315307 [PHY]   pack_ul_tti_request SFN/Slot:800.18
avril 09 13:40:39 [0m1712662839.316568 [PHY]   pack_ul_tti_request SFN/Slot:800.19
avril 09 13:40:39 [0m1712662839.324403 [NR_MAC]   (800/17)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.326870 [NR_MAC]     801. 7 Scheduling pucch reception in  801. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.326876 [PHY]   pack_ul_tti_request SFN/Slot:801.7
avril 09 13:40:39 [0m1712662839.326878 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.337951 [NR_MAC]   (801/7)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.340352 [NR_MAC]     801.17 Scheduling pucch reception in  801.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.340362 [PHY]   pack_ul_tti_request SFN/Slot:801.17
avril 09 13:40:39 [0m1712662839.340365 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.341518 [PHY]   pack_ul_tti_request SFN/Slot:801.18
avril 09 13:40:39 [0m1712662839.342737 [PHY]   pack_ul_tti_request SFN/Slot:801.19
avril 09 13:40:39 [0m1712662839.350547 [NR_MAC]   (801/17)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.352030 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 802/6 
avril 09 13:40:39 [0m1712662839.353099 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 802/7 
avril 09 13:40:39 [0m1712662839.353104 [NR_MAC]     802. 7 Scheduling pucch reception in  802. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.353118 [PHY]   pack_ul_tti_request SFN/Slot:802.7
avril 09 13:40:39 [0m1712662839.353122 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.364140 [NR_MAC]   (802/7)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.366756 [NR_MAC]   pucch_acknack  802.17 Scheduling pucch reception in  802.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.366782 [PHY]   pack_ul_tti_request SFN/Slot:802.17
avril 09 13:40:39 [0m1712662839.366785 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.367930 [PHY]   pack_ul_tti_request SFN/Slot:802.18
avril 09 13:40:39 [0m1712662839.369175 [PHY]   pack_ul_tti_request SFN/Slot:802.19
avril 09 13:40:39 [0m1712662839.376999 [NR_MAC]   (802/17)uci_01->pduBitmap:3
avril 09 13:40:39 [0m1712662839.379510 [NR_MAC]     803. 7 Scheduling pucch reception in  803. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.379519 [PHY]   pack_ul_tti_request SFN/Slot:803.7
avril 09 13:40:39 [0m1712662839.379522 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.390944 [NR_MAC]   (803/7)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.393221 [NR_MAC]     803.17 Scheduling pucch reception in  803.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.393229 [PHY]   pack_ul_tti_request SFN/Slot:803.17
avril 09 13:40:39 [0m1712662839.393232 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.394483 [PHY]   pack_ul_tti_request SFN/Slot:803.18
avril 09 13:40:39 [0m1712662839.395562 [PHY]   pack_ul_tti_request SFN/Slot:803.19
avril 09 13:40:39 [0m1712662839.403314 [NR_MAC]   (803/17)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.405848 [NR_MAC]     804. 7 Scheduling pucch reception in  804. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.405854 [PHY]   pack_ul_tti_request SFN/Slot:804.7
avril 09 13:40:39 [0m1712662839.405857 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.417060 [NR_MAC]   (804/7)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.419636 [NR_MAC]     804.17 Scheduling pucch reception in  804.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.419642 [PHY]   pack_ul_tti_request SFN/Slot:804.17
avril 09 13:40:39 [0m1712662839.419644 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.420810 [PHY]   pack_ul_tti_request SFN/Slot:804.18
avril 09 13:40:39 [0m1712662839.421981 [PHY]   pack_ul_tti_request SFN/Slot:804.19
avril 09 13:40:39 [0m1712662839.423159 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 805/0 
avril 09 13:40:39 [0m1712662839.429796 [NR_MAC]   (804/17)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.432372 [NR_MAC]   pucch_acknack  805. 7 Scheduling pucch reception in  805. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.432380 [PHY]   pack_ul_tti_request SFN/Slot:805.7
avril 09 13:40:39 [0m1712662839.432383 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.443865 [NR_MAC]   (805/7)uci_01->pduBitmap:3
avril 09 13:40:39 [0m1712662839.446229 [NR_MAC]     805.17 Scheduling pucch reception in  805.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.446251 [PHY]   pack_ul_tti_request SFN/Slot:805.17
avril 09 13:40:39 [0m1712662839.446253 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.447474 [PHY]   pack_ul_tti_request SFN/Slot:805.18
avril 09 13:40:39 [0m1712662839.448779 [PHY]   pack_ul_tti_request SFN/Slot:805.19
avril 09 13:40:39 [0m1712662839.456569 [NR_MAC]   (805/17)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.459001 [NR_MAC]     806. 7 Scheduling pucch reception in  806. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.459013 [PHY]   pack_ul_tti_request SFN/Slot:806.7
avril 09 13:40:39 [0m1712662839.459016 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.470209 [NR_MAC]   (806/7)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.472908 [NR_MAC]     806.17 Scheduling pucch reception in  806.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.472914 [PHY]   pack_ul_tti_request SFN/Slot:806.17
avril 09 13:40:39 [0m1712662839.472915 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.474015 [PHY]   pack_ul_tti_request SFN/Slot:806.18
avril 09 13:40:39 [0m1712662839.475298 [PHY]   pack_ul_tti_request SFN/Slot:806.19
avril 09 13:40:39 [0m1712662839.483162 [NR_MAC]   (806/17)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.485872 [NR_MAC]     807. 7 Scheduling pucch reception in  807. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.485879 [PHY]   pack_ul_tti_request SFN/Slot:807.7
avril 09 13:40:39 [0m1712662839.485882 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.497018 [NR_MAC]   (807/7)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.499630 [NR_MAC]     807.17 Scheduling pucch reception in  807.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.499664 [PHY]   pack_ul_tti_request SFN/Slot:807.17
avril 09 13:40:39 [0m1712662839.499675 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.501009 [PHY]   pack_ul_tti_request SFN/Slot:807.18
avril 09 13:40:39 [0m1712662839.502100 [PHY]   pack_ul_tti_request SFN/Slot:807.19
avril 09 13:40:39 [0m1712662839.510136 [NR_MAC]   (807/17)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.512807 [NR_MAC]     808. 7 Scheduling pucch reception in  808. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.512814 [PHY]   pack_ul_tti_request SFN/Slot:808.7
avril 09 13:40:39 [0m1712662839.512816 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.514973 [NR_MAC]     808. 8 Scheduling pucch reception in  808. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:39 [0m1712662839.514978 [PHY]   pack_ul_tti_request SFN/Slot:808.8
avril 09 13:40:39 [0m1712662839.514980 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:39 [0m1712662839.524081 [NR_MAC]   (808/7)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.526676 [NR_MAC]     808.17 Scheduling pucch reception in  808.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.526713 [PHY]   pack_ul_tti_request SFN/Slot:808.17
avril 09 13:40:39 [0m1712662839.526725 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.527927 [PHY]   pack_ul_tti_request SFN/Slot:808.18
avril 09 13:40:39 [0m1712662839.529068 [PHY]   pack_ul_tti_request SFN/Slot:808.19
avril 09 13:40:39 [0m1712662839.537164 [NR_MAC]   (808/17)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.539786 [NR_MAC]     809. 7 Scheduling pucch reception in  809. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.539792 [PHY]   pack_ul_tti_request SFN/Slot:809.7
avril 09 13:40:39 [0m1712662839.539795 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.551153 [NR_MAC]   (809/7)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.553869 [NR_MAC]     809.17 Scheduling pucch reception in  809.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.553877 [PHY]   pack_ul_tti_request SFN/Slot:809.17
avril 09 13:40:39 [0m1712662839.553880 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.554948 [PHY]   pack_ul_tti_request SFN/Slot:809.18
avril 09 13:40:39 [0m1712662839.556150 [PHY]   pack_ul_tti_request SFN/Slot:809.19
avril 09 13:40:39 [0m1712662839.563953 [NR_MAC]   (809/17)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.566456 [NR_MAC]     810. 7 Scheduling pucch reception in  810. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.566481 [PHY]   pack_ul_tti_request SFN/Slot:810.7
avril 09 13:40:39 [0m1712662839.566485 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.577747 [NR_MAC]   (810/7)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.580095 [NR_MAC]     810.17 Scheduling pucch reception in  810.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.580102 [PHY]   pack_ul_tti_request SFN/Slot:810.17
avril 09 13:40:39 [0m1712662839.580105 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.581327 [PHY]   pack_ul_tti_request SFN/Slot:810.18
avril 09 13:40:39 [0m1712662839.582557 [PHY]   pack_ul_tti_request SFN/Slot:810.19
avril 09 13:40:39 [0m1712662839.590762 [NR_MAC]   (810/17)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.593133 [NR_MAC]     811. 7 Scheduling pucch reception in  811. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.593143 [PHY]   pack_ul_tti_request SFN/Slot:811.7
avril 09 13:40:39 [0m1712662839.593146 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.604706 [NR_MAC]   (811/7)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.607024 [NR_MAC]     811.17 Scheduling pucch reception in  811.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.607037 [PHY]   pack_ul_tti_request SFN/Slot:811.17
avril 09 13:40:39 [0m1712662839.607040 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.608122 [PHY]   pack_ul_tti_request SFN/Slot:811.18
avril 09 13:40:39 [0m1712662839.609452 [PHY]   pack_ul_tti_request SFN/Slot:811.19
avril 09 13:40:39 [0m1712662839.617585 [NR_MAC]   (811/17)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.620107 [NR_MAC]     812. 7 Scheduling pucch reception in  812. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.620114 [PHY]   pack_ul_tti_request SFN/Slot:812.7
avril 09 13:40:39 [0m1712662839.620117 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.631474 [NR_MAC]   (812/7)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.634006 [NR_MAC]     812.17 Scheduling pucch reception in  812.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.634017 [PHY]   pack_ul_tti_request SFN/Slot:812.17
avril 09 13:40:39 [0m1712662839.634020 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.635139 [PHY]   pack_ul_tti_request SFN/Slot:812.18
avril 09 13:40:39 [0m1712662839.636388 [PHY]   pack_ul_tti_request SFN/Slot:812.19
avril 09 13:40:39 [0m1712662839.644333 [NR_MAC]   (812/17)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.646983 [NR_MAC]     813. 7 Scheduling pucch reception in  813. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.646988 [PHY]   pack_ul_tti_request SFN/Slot:813.7
avril 09 13:40:39 [0m1712662839.646990 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.658341 [NR_MAC]   (813/7)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.660919 [NR_MAC]     813.17 Scheduling pucch reception in  813.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.660926 [PHY]   pack_ul_tti_request SFN/Slot:813.17
avril 09 13:40:39 [0m1712662839.660928 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.661981 [PHY]   pack_ul_tti_request SFN/Slot:813.18
avril 09 13:40:39 [0m1712662839.663241 [PHY]   pack_ul_tti_request SFN/Slot:813.19
avril 09 13:40:39 [0m1712662839.671193 [NR_MAC]   (813/17)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.673831 [NR_MAC]     814. 7 Scheduling pucch reception in  814. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.673864 [PHY]   pack_ul_tti_request SFN/Slot:814.7
avril 09 13:40:39 [0m1712662839.673868 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.685114 [NR_MAC]   (814/7)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.687681 [NR_MAC]     814.17 Scheduling pucch reception in  814.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.687731 [PHY]   pack_ul_tti_request SFN/Slot:814.17
avril 09 13:40:39 [0m1712662839.687746 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.688908 [PHY]   pack_ul_tti_request SFN/Slot:814.18
avril 09 13:40:39 [0m1712662839.690075 [PHY]   pack_ul_tti_request SFN/Slot:814.19
avril 09 13:40:39 [0m1712662839.691327 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 815/0 
avril 09 13:40:39 [0m1712662839.698170 [NR_MAC]   (814/17)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.700810 [NR_MAC]   pucch_acknack  815. 7 Scheduling pucch reception in  815. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.700816 [PHY]   pack_ul_tti_request SFN/Slot:815.7
avril 09 13:40:39 [0m1712662839.700818 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.712194 [NR_MAC]   (815/7)uci_01->pduBitmap:3
avril 09 13:40:39 [0m1712662839.714882 [NR_MAC]     815.17 Scheduling pucch reception in  815.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.714886 [PHY]   pack_ul_tti_request SFN/Slot:815.17
avril 09 13:40:39 [0m1712662839.714888 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.715953 [PHY]   pack_ul_tti_request SFN/Slot:815.18
avril 09 13:40:39 [0m1712662839.717245 [PHY]   pack_ul_tti_request SFN/Slot:815.19
avril 09 13:40:39 [0m1712662839.725102 [NR_MAC]   (815/17)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.727767 [NR_MAC]     816. 7 Scheduling pucch reception in  816. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.727772 [PHY]   pack_ul_tti_request SFN/Slot:816.7
avril 09 13:40:39 [0m1712662839.727775 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.729889 [NR_MAC]     816. 8 Scheduling pucch reception in  816. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:39 [0m1712662839.729895 [PHY]   pack_ul_tti_request SFN/Slot:816.8
avril 09 13:40:39 [0m1712662839.729897 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:39 [0m1712662839.739155 [NR_MAC]   (816/7)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.741618 [NR_MAC]     816.17 Scheduling pucch reception in  816.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.741626 [PHY]   pack_ul_tti_request SFN/Slot:816.17
avril 09 13:40:39 [0m1712662839.741628 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.742877 [PHY]   pack_ul_tti_request SFN/Slot:816.18
avril 09 13:40:39 [0m1712662839.744105 [PHY]   pack_ul_tti_request SFN/Slot:816.19
avril 09 13:40:39 [0m1712662839.752128 [NR_MAC]   (816/17)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.754783 [NR_MAC]     817. 7 Scheduling pucch reception in  817. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.754791 [PHY]   pack_ul_tti_request SFN/Slot:817.7
avril 09 13:40:39 [0m1712662839.754793 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.766177 [NR_MAC]   (817/7)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.768796 [NR_MAC]     817.17 Scheduling pucch reception in  817.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.768805 [PHY]   pack_ul_tti_request SFN/Slot:817.17
avril 09 13:40:39 [0m1712662839.768807 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.769962 [PHY]   pack_ul_tti_request SFN/Slot:817.18
avril 09 13:40:39 [0m1712662839.771138 [PHY]   pack_ul_tti_request SFN/Slot:817.19
avril 09 13:40:39 [0m1712662839.778927 [NR_MAC]   (817/17)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.781417 [NR_MAC]     818. 7 Scheduling pucch reception in  818. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.781427 [PHY]   pack_ul_tti_request SFN/Slot:818.7
avril 09 13:40:39 [0m1712662839.781429 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.792876 [NR_MAC]   (818/7)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.795402 [NR_MAC]     818.17 Scheduling pucch reception in  818.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.795415 [PHY]   pack_ul_tti_request SFN/Slot:818.17
avril 09 13:40:39 [0m1712662839.795417 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.796637 [PHY]   pack_ul_tti_request SFN/Slot:818.18
avril 09 13:40:39 [0m1712662839.797922 [PHY]   pack_ul_tti_request SFN/Slot:818.19
avril 09 13:40:39 [0m1712662839.805862 [NR_MAC]   (818/17)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.808439 [NR_MAC]     819. 7 Scheduling pucch reception in  819. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.808450 [PHY]   pack_ul_tti_request SFN/Slot:819.7
avril 09 13:40:39 [0m1712662839.808453 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.819283 [NR_MAC]   (819/7)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.821706 [NR_MAC]     819.17 Scheduling pucch reception in  819.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.821719 [PHY]   pack_ul_tti_request SFN/Slot:819.17
avril 09 13:40:39 [0m1712662839.821722 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.822793 [PHY]   pack_ul_tti_request SFN/Slot:819.18
avril 09 13:40:39 [0m1712662839.824002 [PHY]   pack_ul_tti_request SFN/Slot:819.19
avril 09 13:40:39 [0m1712662839.831961 [NR_MAC]   (819/17)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.834561 [NR_MAC]     820. 7 Scheduling pucch reception in  820. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.834569 [PHY]   pack_ul_tti_request SFN/Slot:820.7
avril 09 13:40:39 [0m1712662839.834572 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.846091 [NR_MAC]   (820/7)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.848594 [NR_MAC]     820.17 Scheduling pucch reception in  820.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.848600 [PHY]   pack_ul_tti_request SFN/Slot:820.17
avril 09 13:40:39 [0m1712662839.848603 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.849807 [PHY]   pack_ul_tti_request SFN/Slot:820.18
avril 09 13:40:39 [0m1712662839.851002 [PHY]   pack_ul_tti_request SFN/Slot:820.19
avril 09 13:40:39 [0m1712662839.858851 [NR_MAC]   (820/17)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.861162 [NR_MAC]     821. 7 Scheduling pucch reception in  821. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.861171 [PHY]   pack_ul_tti_request SFN/Slot:821.7
avril 09 13:40:39 [0m1712662839.861173 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.872676 [NR_MAC]   (821/7)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.874973 [NR_MAC]     821.17 Scheduling pucch reception in  821.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.874981 [PHY]   pack_ul_tti_request SFN/Slot:821.17
avril 09 13:40:39 [0m1712662839.874983 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.876122 [PHY]   pack_ul_tti_request SFN/Slot:821.18
avril 09 13:40:39 [0m1712662839.877332 [PHY]   pack_ul_tti_request SFN/Slot:821.19
avril 09 13:40:39 [0m1712662839.885154 [NR_MAC]   (821/17)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.887854 [NR_MAC]     822. 7 Scheduling pucch reception in  822. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.887861 [PHY]   pack_ul_tti_request SFN/Slot:822.7
avril 09 13:40:39 [0m1712662839.887863 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.899029 [NR_MAC]   (822/7)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.901565 [NR_MAC]     822.17 Scheduling pucch reception in  822.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.901571 [PHY]   pack_ul_tti_request SFN/Slot:822.17
avril 09 13:40:39 [0m1712662839.901573 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.902828 [PHY]   pack_ul_tti_request SFN/Slot:822.18
avril 09 13:40:39 [0m1712662839.903952 [PHY]   pack_ul_tti_request SFN/Slot:822.19
avril 09 13:40:39 [0m1712662839.911867 [NR_MAC]   (822/17)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.914111 [NR_MAC]     823. 7 Scheduling pucch reception in  823. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.914121 [PHY]   pack_ul_tti_request SFN/Slot:823.7
avril 09 13:40:39 [0m1712662839.914124 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.925107 [NR_MAC]   (823/7)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.927713 [NR_MAC]     823.17 Scheduling pucch reception in  823.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.927760 [PHY]   pack_ul_tti_request SFN/Slot:823.17
avril 09 13:40:39 [0m1712662839.927822 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.929033 [PHY]   pack_ul_tti_request SFN/Slot:823.18
avril 09 13:40:39 [0m1712662839.930136 [PHY]   pack_ul_tti_request SFN/Slot:823.19
avril 09 13:40:39 [0m1712662839.938168 [NR_MAC]   (823/17)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.940829 [NR_MAC]     824. 7 Scheduling pucch reception in  824. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.940837 [PHY]   pack_ul_tti_request SFN/Slot:824.7
avril 09 13:40:39 [0m1712662839.940840 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.942877 [NR_MAC]     824. 8 Scheduling pucch reception in  824. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:39 [0m1712662839.942885 [PHY]   pack_ul_tti_request SFN/Slot:824.8
avril 09 13:40:39 [0m1712662839.942887 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:39 [0m1712662839.952016 [NR_MAC]   (824/7)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.954627 [NR_MAC]     824.17 Scheduling pucch reception in  824.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.954636 [PHY]   pack_ul_tti_request SFN/Slot:824.17
avril 09 13:40:39 [0m1712662839.954639 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.955898 [PHY]   pack_ul_tti_request SFN/Slot:824.18
avril 09 13:40:39 [0m1712662839.957079 [PHY]   pack_ul_tti_request SFN/Slot:824.19
avril 09 13:40:39 [0m1712662839.958373 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 825/0 
avril 09 13:40:39 [0m1712662839.965208 [NR_MAC]   (824/17)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.967969 [NR_MAC]   pucch_acknack  825. 7 Scheduling pucch reception in  825. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.967978 [PHY]   pack_ul_tti_request SFN/Slot:825.7
avril 09 13:40:39 [0m1712662839.967981 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.979305 [NR_MAC]   (825/7)uci_01->pduBitmap:3
avril 09 13:40:39 [0m1712662839.981872 [NR_MAC]     825.17 Scheduling pucch reception in  825.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.981879 [PHY]   pack_ul_tti_request SFN/Slot:825.17
avril 09 13:40:39 [0m1712662839.981882 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662839.982992 [PHY]   pack_ul_tti_request SFN/Slot:825.18
avril 09 13:40:39 [0m1712662839.984141 [PHY]   pack_ul_tti_request SFN/Slot:825.19
avril 09 13:40:39 [0m1712662839.991951 [NR_MAC]   (825/17)uci_01->pduBitmap:1
avril 09 13:40:39 [0m1712662839.994566 [NR_MAC]     826. 7 Scheduling pucch reception in  826. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:39 [0m1712662839.994574 [PHY]   pack_ul_tti_request SFN/Slot:826.7
avril 09 13:40:39 [0m1712662839.994588 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:39 [0m1712662840.005849 [NR_MAC]   (826/7)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.008141 [NR_MAC]     826.17 Scheduling pucch reception in  826.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.008146 [PHY]   pack_ul_tti_request SFN/Slot:826.17
avril 09 13:40:40 [0m1712662840.008149 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.009276 [PHY]   pack_ul_tti_request SFN/Slot:826.18
avril 09 13:40:40 [0m1712662840.010436 [PHY]   pack_ul_tti_request SFN/Slot:826.19
avril 09 13:40:40 [0m1712662840.018280 [NR_MAC]   (826/17)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.020931 [NR_MAC]     827. 7 Scheduling pucch reception in  827. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.020942 [PHY]   pack_ul_tti_request SFN/Slot:827.7
avril 09 13:40:40 [0m1712662840.020947 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.032030 [NR_MAC]   (827/7)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.034747 [NR_MAC]     827.17 Scheduling pucch reception in  827.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.034753 [PHY]   pack_ul_tti_request SFN/Slot:827.17
avril 09 13:40:40 [0m1712662840.034756 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.035899 [PHY]   pack_ul_tti_request SFN/Slot:827.18
avril 09 13:40:40 [0m1712662840.037116 [PHY]   pack_ul_tti_request SFN/Slot:827.19
avril 09 13:40:40 [0m1712662840.045092 [NR_MAC]   (827/17)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.047645 [NR_MAC]     828. 7 Scheduling pucch reception in  828. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.047686 [PHY]   pack_ul_tti_request SFN/Slot:828.7
avril 09 13:40:40 [0m1712662840.047688 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.059247 [NR_MAC]   (828/7)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.061823 [NR_MAC]     828.17 Scheduling pucch reception in  828.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.061832 [PHY]   pack_ul_tti_request SFN/Slot:828.17
avril 09 13:40:40 [0m1712662840.061834 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.062996 [PHY]   pack_ul_tti_request SFN/Slot:828.18
avril 09 13:40:40 [0m1712662840.064048 [PHY]   pack_ul_tti_request SFN/Slot:828.19
avril 09 13:40:40 [0m1712662840.071980 [NR_MAC]   (828/17)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.074524 [NR_MAC]     829. 7 Scheduling pucch reception in  829. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.074541 [PHY]   pack_ul_tti_request SFN/Slot:829.7
avril 09 13:40:40 [0m1712662840.074544 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.085840 [NR_MAC]   (829/7)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.088289 [NR_MAC]     829.17 Scheduling pucch reception in  829.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.088297 [PHY]   pack_ul_tti_request SFN/Slot:829.17
avril 09 13:40:40 [0m1712662840.088299 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.089578 [PHY]   pack_ul_tti_request SFN/Slot:829.18
avril 09 13:40:40 [0m1712662840.090749 [PHY]   pack_ul_tti_request SFN/Slot:829.19
avril 09 13:40:40 [0m1712662840.098682 [NR_MAC]   (829/17)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.101075 [NR_MAC]     830. 7 Scheduling pucch reception in  830. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.101084 [PHY]   pack_ul_tti_request SFN/Slot:830.7
avril 09 13:40:40 [0m1712662840.101088 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.112267 [NR_MAC]   (830/7)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.114915 [NR_MAC]     830.17 Scheduling pucch reception in  830.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.114929 [PHY]   pack_ul_tti_request SFN/Slot:830.17
avril 09 13:40:40 [0m1712662840.114932 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.116059 [PHY]   pack_ul_tti_request SFN/Slot:830.18
avril 09 13:40:40 [0m1712662840.117244 [PHY]   pack_ul_tti_request SFN/Slot:830.19
avril 09 13:40:40 [0m1712662840.125276 [NR_MAC]   (830/17)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.127992 [NR_MAC]     831. 7 Scheduling pucch reception in  831. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.128000 [PHY]   pack_ul_tti_request SFN/Slot:831.7
avril 09 13:40:40 [0m1712662840.128003 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.139133 [NR_MAC]   (831/7)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.141785 [NR_MAC]     831.17 Scheduling pucch reception in  831.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.141791 [PHY]   pack_ul_tti_request SFN/Slot:831.17
avril 09 13:40:40 [0m1712662840.141793 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.142922 [PHY]   pack_ul_tti_request SFN/Slot:831.18
avril 09 13:40:40 [0m1712662840.144036 [PHY]   pack_ul_tti_request SFN/Slot:831.19
avril 09 13:40:40 [0m1712662840.151744 [NR_MAC]   (831/17)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.154123 [NR_MAC]     832. 7 Scheduling pucch reception in  832. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.154132 [PHY]   pack_ul_tti_request SFN/Slot:832.7
avril 09 13:40:40 [0m1712662840.154135 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.156124 [NR_MAC]     832. 8 Scheduling pucch reception in  832. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:40 [0m1712662840.156130 [PHY]   pack_ul_tti_request SFN/Slot:832.8
avril 09 13:40:40 [0m1712662840.156131 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:40 [0m1712662840.165399 [NR_MAC]   (832/7)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.167909 [NR_MAC]     832.17 Scheduling pucch reception in  832.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.167916 [PHY]   pack_ul_tti_request SFN/Slot:832.17
avril 09 13:40:40 [0m1712662840.167918 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.169108 [PHY]   pack_ul_tti_request SFN/Slot:832.18
avril 09 13:40:40 [0m1712662840.170271 [PHY]   pack_ul_tti_request SFN/Slot:832.19
avril 09 13:40:40 [0m1712662840.178374 [NR_MAC]   (832/17)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.180964 [NR_MAC]     833. 7 Scheduling pucch reception in  833. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.180972 [PHY]   pack_ul_tti_request SFN/Slot:833.7
avril 09 13:40:40 [0m1712662840.180975 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.192153 [NR_MAC]   (833/7)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.194803 [NR_MAC]     833.17 Scheduling pucch reception in  833.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.194809 [PHY]   pack_ul_tti_request SFN/Slot:833.17
avril 09 13:40:40 [0m1712662840.194811 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.195933 [PHY]   pack_ul_tti_request SFN/Slot:833.18
avril 09 13:40:40 [0m1712662840.197186 [PHY]   pack_ul_tti_request SFN/Slot:833.19
avril 09 13:40:40 [0m1712662840.205093 [NR_MAC]   (833/17)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.207821 [NR_MAC]     834. 7 Scheduling pucch reception in  834. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.207828 [PHY]   pack_ul_tti_request SFN/Slot:834.7
avril 09 13:40:40 [0m1712662840.207831 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.218925 [NR_MAC]   (834/7)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.221208 [NR_MAC]     834.17 Scheduling pucch reception in  834.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.221215 [PHY]   pack_ul_tti_request SFN/Slot:834.17
avril 09 13:40:40 [0m1712662840.221217 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.222368 [PHY]   pack_ul_tti_request SFN/Slot:834.18
avril 09 13:40:40 [0m1712662840.223735 [PHY]   pack_ul_tti_request SFN/Slot:834.19
avril 09 13:40:40 [0m1712662840.224905 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 835/0 
avril 09 13:40:40 [0m1712662840.231417 [NR_MAC]   (834/17)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.233978 [NR_MAC]   pucch_acknack  835. 7 Scheduling pucch reception in  835. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.233986 [PHY]   pack_ul_tti_request SFN/Slot:835.7
avril 09 13:40:40 [0m1712662840.233988 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.245116 [NR_MAC]   (835/7)uci_01->pduBitmap:3
avril 09 13:40:40 [0m1712662840.247563 [NR_MAC]     835.17 Scheduling pucch reception in  835.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.247569 [PHY]   pack_ul_tti_request SFN/Slot:835.17
avril 09 13:40:40 [0m1712662840.247575 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.248787 [PHY]   pack_ul_tti_request SFN/Slot:835.18
avril 09 13:40:40 [0m1712662840.249915 [PHY]   pack_ul_tti_request SFN/Slot:835.19
avril 09 13:40:40 [0m1712662840.257260 [NR_MAC]   (835/17)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.259890 [NR_MAC]     836. 7 Scheduling pucch reception in  836. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.259899 [PHY]   pack_ul_tti_request SFN/Slot:836.7
avril 09 13:40:40 [0m1712662840.259902 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.271562 [NR_MAC]   (836/7)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.273924 [NR_MAC]     836.17 Scheduling pucch reception in  836.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.273934 [PHY]   pack_ul_tti_request SFN/Slot:836.17
avril 09 13:40:40 [0m1712662840.273936 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.274966 [PHY]   pack_ul_tti_request SFN/Slot:836.18
avril 09 13:40:40 [0m1712662840.276208 [PHY]   pack_ul_tti_request SFN/Slot:836.19
avril 09 13:40:40 [0m1712662840.283704 [NR_MAC]   (836/17)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.286082 [NR_MAC]     837. 7 Scheduling pucch reception in  837. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.286100 [PHY]   pack_ul_tti_request SFN/Slot:837.7
avril 09 13:40:40 [0m1712662840.286103 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.296971 [NR_MAC]   (837/7)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.299218 [NR_MAC]     837.17 Scheduling pucch reception in  837.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.299230 [PHY]   pack_ul_tti_request SFN/Slot:837.17
avril 09 13:40:40 [0m1712662840.299233 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.300503 [PHY]   pack_ul_tti_request SFN/Slot:837.18
avril 09 13:40:40 [0m1712662840.301713 [PHY]   pack_ul_tti_request SFN/Slot:837.19
avril 09 13:40:40 [0m1712662840.309160 [NR_MAC]   (837/17)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.311878 [NR_MAC]     838. 7 Scheduling pucch reception in  838. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.311889 [PHY]   pack_ul_tti_request SFN/Slot:838.7
avril 09 13:40:40 [0m1712662840.311893 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.322843 [NR_MAC]   (838/7)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.325140 [NR_MAC]     838.17 Scheduling pucch reception in  838.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.325149 [PHY]   pack_ul_tti_request SFN/Slot:838.17
avril 09 13:40:40 [0m1712662840.325152 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.326259 [PHY]   pack_ul_tti_request SFN/Slot:838.18
avril 09 13:40:40 [0m1712662840.327401 [PHY]   pack_ul_tti_request SFN/Slot:838.19
avril 09 13:40:40 [0m1712662840.334728 [NR_MAC]   (838/17)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.337066 [NR_MAC]     839. 7 Scheduling pucch reception in  839. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.337073 [PHY]   pack_ul_tti_request SFN/Slot:839.7
avril 09 13:40:40 [0m1712662840.337076 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.347947 [NR_MAC]   (839/7)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.350353 [NR_MAC]     839.17 Scheduling pucch reception in  839.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.350370 [PHY]   pack_ul_tti_request SFN/Slot:839.17
avril 09 13:40:40 [0m1712662840.350371 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.351585 [PHY]   pack_ul_tti_request SFN/Slot:839.18
avril 09 13:40:40 [0m1712662840.352937 [PHY]   pack_ul_tti_request SFN/Slot:839.19
avril 09 13:40:40 [0m1712662840.360533 [NR_MAC]   (839/17)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.361870 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 840/6 
avril 09 13:40:40 [0m1712662840.362966 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 840/7 
avril 09 13:40:40 [0m1712662840.362972 [NR_MAC]     840. 7 Scheduling pucch reception in  840. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.362988 [PHY]   pack_ul_tti_request SFN/Slot:840.7
avril 09 13:40:40 [0m1712662840.362991 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.364907 [NR_MAC]     840. 8 Scheduling pucch reception in  840. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:40 [0m1712662840.364915 [PHY]   pack_ul_tti_request SFN/Slot:840.8
avril 09 13:40:40 [0m1712662840.364917 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:40 [0m1712662840.373864 [NR_MAC]   (840/7)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.376189 [NR_MAC]   pucch_acknack  840.17 Scheduling pucch reception in  840.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.376199 [PHY]   pack_ul_tti_request SFN/Slot:840.17
avril 09 13:40:40 [0m1712662840.376209 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.377529 [PHY]   pack_ul_tti_request SFN/Slot:840.18
avril 09 13:40:40 [0m1712662840.378686 [PHY]   pack_ul_tti_request SFN/Slot:840.19
avril 09 13:40:40 [0m1712662840.386300 [NR_MAC]   (840/17)uci_01->pduBitmap:3
avril 09 13:40:40 [0m1712662840.388954 [NR_MAC]     841. 7 Scheduling pucch reception in  841. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.388962 [PHY]   pack_ul_tti_request SFN/Slot:841.7
avril 09 13:40:40 [0m1712662840.388965 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.400432 [NR_MAC]   (841/7)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.402850 [NR_MAC]     841.17 Scheduling pucch reception in  841.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.402856 [PHY]   pack_ul_tti_request SFN/Slot:841.17
avril 09 13:40:40 [0m1712662840.402859 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.403941 [PHY]   pack_ul_tti_request SFN/Slot:841.18
avril 09 13:40:40 [0m1712662840.405049 [PHY]   pack_ul_tti_request SFN/Slot:841.19
avril 09 13:40:40 [0m1712662840.413244 [NR_MAC]   (841/17)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.415876 [NR_MAC]     842. 7 Scheduling pucch reception in  842. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.415884 [PHY]   pack_ul_tti_request SFN/Slot:842.7
avril 09 13:40:40 [0m1712662840.415887 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.427261 [NR_MAC]   (842/7)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.429741 [NR_MAC]     842.17 Scheduling pucch reception in  842.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.429748 [PHY]   pack_ul_tti_request SFN/Slot:842.17
avril 09 13:40:40 [0m1712662840.429760 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.430880 [PHY]   pack_ul_tti_request SFN/Slot:842.18
avril 09 13:40:40 [0m1712662840.432055 [PHY]   pack_ul_tti_request SFN/Slot:842.19
avril 09 13:40:40 [0m1712662840.439950 [NR_MAC]   (842/17)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.442219 [NR_MAC]     843. 7 Scheduling pucch reception in  843. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.442249 [PHY]   pack_ul_tti_request SFN/Slot:843.7
avril 09 13:40:40 [0m1712662840.442251 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.453197 [NR_MAC]   (843/7)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.455646 [NR_MAC]     843.17 Scheduling pucch reception in  843.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.455653 [PHY]   pack_ul_tti_request SFN/Slot:843.17
avril 09 13:40:40 [0m1712662840.455656 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.456723 [PHY]   pack_ul_tti_request SFN/Slot:843.18
avril 09 13:40:40 [0m1712662840.457967 [PHY]   pack_ul_tti_request SFN/Slot:843.19
avril 09 13:40:40 [0m1712662840.465474 [NR_MAC]   (843/17)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.468011 [NR_MAC]     844. 7 Scheduling pucch reception in  844. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.468020 [PHY]   pack_ul_tti_request SFN/Slot:844.7
avril 09 13:40:40 [0m1712662840.468024 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.479144 [NR_MAC]   (844/7)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.481502 [NR_MAC]     844.17 Scheduling pucch reception in  844.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.481510 [PHY]   pack_ul_tti_request SFN/Slot:844.17
avril 09 13:40:40 [0m1712662840.481512 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.482653 [PHY]   pack_ul_tti_request SFN/Slot:844.18
avril 09 13:40:40 [0m1712662840.483865 [PHY]   pack_ul_tti_request SFN/Slot:844.19
avril 09 13:40:40 [0m1712662840.484997 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 845/0 
avril 09 13:40:40 [0m1712662840.491686 [NR_MAC]   (844/17)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.494074 [NR_MAC]   pucch_acknack  845. 7 Scheduling pucch reception in  845. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.494082 [PHY]   pack_ul_tti_request SFN/Slot:845.7
avril 09 13:40:40 [0m1712662840.494086 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.505051 [NR_MAC]   (845/7)uci_01->pduBitmap:3
avril 09 13:40:40 [0m1712662840.507877 [NR_MAC]     845.17 Scheduling pucch reception in  845.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.507884 [PHY]   pack_ul_tti_request SFN/Slot:845.17
avril 09 13:40:40 [0m1712662840.507887 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.508919 [PHY]   pack_ul_tti_request SFN/Slot:845.18
avril 09 13:40:40 [0m1712662840.510100 [PHY]   pack_ul_tti_request SFN/Slot:845.19
avril 09 13:40:40 [0m1712662840.517825 [NR_MAC]   (845/17)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.520274 [NR_MAC]     846. 7 Scheduling pucch reception in  846. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.520281 [PHY]   pack_ul_tti_request SFN/Slot:846.7
avril 09 13:40:40 [0m1712662840.520284 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.531310 [NR_MAC]   (846/7)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.533859 [NR_MAC]     846.17 Scheduling pucch reception in  846.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.533877 [PHY]   pack_ul_tti_request SFN/Slot:846.17
avril 09 13:40:40 [0m1712662840.533879 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.534950 [PHY]   pack_ul_tti_request SFN/Slot:846.18
avril 09 13:40:40 [0m1712662840.536073 [PHY]   pack_ul_tti_request SFN/Slot:846.19
avril 09 13:40:40 [0m1712662840.543723 [NR_MAC]   (846/17)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.546081 [NR_MAC]     847. 7 Scheduling pucch reception in  847. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.546087 [PHY]   pack_ul_tti_request SFN/Slot:847.7
avril 09 13:40:40 [0m1712662840.546090 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.557351 [NR_MAC]   (847/7)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.559859 [NR_MAC]     847.17 Scheduling pucch reception in  847.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.559866 [PHY]   pack_ul_tti_request SFN/Slot:847.17
avril 09 13:40:40 [0m1712662840.559868 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.560960 [PHY]   pack_ul_tti_request SFN/Slot:847.18
avril 09 13:40:40 [0m1712662840.562075 [PHY]   pack_ul_tti_request SFN/Slot:847.19
avril 09 13:40:40 [0m1712662840.570044 [NR_MAC]   (847/17)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.572697 [NR_MAC]     848. 7 Scheduling pucch reception in  848. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.572704 [PHY]   pack_ul_tti_request SFN/Slot:848.7
avril 09 13:40:40 [0m1712662840.572707 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.574962 [NR_MAC]     848. 8 Scheduling pucch reception in  848. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:40 [0m1712662840.574967 [PHY]   pack_ul_tti_request SFN/Slot:848.8
avril 09 13:40:40 [0m1712662840.574968 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:40 [0m1712662840.583905 [NR_MAC]   (848/7)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.586145 [NR_MAC]     848.17 Scheduling pucch reception in  848.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.586151 [PHY]   pack_ul_tti_request SFN/Slot:848.17
avril 09 13:40:40 [0m1712662840.586153 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.587312 [PHY]   pack_ul_tti_request SFN/Slot:848.18
avril 09 13:40:40 [0m1712662840.588583 [PHY]   pack_ul_tti_request SFN/Slot:848.19
avril 09 13:40:40 [0m1712662840.596193 [NR_MAC]   (848/17)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.598908 [NR_MAC]     849. 7 Scheduling pucch reception in  849. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.598926 [PHY]   pack_ul_tti_request SFN/Slot:849.7
avril 09 13:40:40 [0m1712662840.598928 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.609633 [NR_MAC]   (849/7)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.611977 [NR_MAC]     849.17 Scheduling pucch reception in  849.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.611985 [PHY]   pack_ul_tti_request SFN/Slot:849.17
avril 09 13:40:40 [0m1712662840.611987 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.613048 [PHY]   pack_ul_tti_request SFN/Slot:849.18
avril 09 13:40:40 [0m1712662840.614220 [PHY]   pack_ul_tti_request SFN/Slot:849.19
avril 09 13:40:40 [0m1712662840.622229 [NR_MAC]   (849/17)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.624858 [NR_MAC]     850. 7 Scheduling pucch reception in  850. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.624864 [PHY]   pack_ul_tti_request SFN/Slot:850.7
avril 09 13:40:40 [0m1712662840.624867 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.636147 [NR_MAC]   (850/7)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.638605 [NR_MAC]     850.17 Scheduling pucch reception in  850.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.638653 [PHY]   pack_ul_tti_request SFN/Slot:850.17
avril 09 13:40:40 [0m1712662840.638656 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.639814 [PHY]   pack_ul_tti_request SFN/Slot:850.18
avril 09 13:40:40 [0m1712662840.640908 [PHY]   pack_ul_tti_request SFN/Slot:850.19
avril 09 13:40:40 [0m1712662840.648793 [NR_MAC]   (850/17)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.651055 [NR_MAC]     851. 7 Scheduling pucch reception in  851. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.651060 [PHY]   pack_ul_tti_request SFN/Slot:851.7
avril 09 13:40:40 [0m1712662840.651061 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.662433 [NR_MAC]   (851/7)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.664943 [NR_MAC]     851.17 Scheduling pucch reception in  851.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.664970 [PHY]   pack_ul_tti_request SFN/Slot:851.17
avril 09 13:40:40 [0m1712662840.664973 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.666076 [PHY]   pack_ul_tti_request SFN/Slot:851.18
avril 09 13:40:40 [0m1712662840.667153 [PHY]   pack_ul_tti_request SFN/Slot:851.19
avril 09 13:40:40 [0m1712662840.674849 [NR_MAC]   (851/17)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.677235 [NR_MAC]     852. 7 Scheduling pucch reception in  852. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.677255 [PHY]   pack_ul_tti_request SFN/Slot:852.7
avril 09 13:40:40 [0m1712662840.677257 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.688204 [NR_MAC]   (852/7)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.690667 [NR_MAC]     852.17 Scheduling pucch reception in  852.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.690697 [PHY]   pack_ul_tti_request SFN/Slot:852.17
avril 09 13:40:40 [0m1712662840.690700 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.691840 [PHY]   pack_ul_tti_request SFN/Slot:852.18
avril 09 13:40:40 [0m1712662840.692896 [PHY]   pack_ul_tti_request SFN/Slot:852.19
avril 09 13:40:40 [0m1712662840.700537 [NR_MAC]   (852/17)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.702937 [NR_MAC]     853. 7 Scheduling pucch reception in  853. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.702968 [PHY]   pack_ul_tti_request SFN/Slot:853.7
avril 09 13:40:40 [0m1712662840.702971 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.713761 [NR_MAC]   (853/7)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.716169 [NR_MAC]     853.17 Scheduling pucch reception in  853.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.716174 [PHY]   pack_ul_tti_request SFN/Slot:853.17
avril 09 13:40:40 [0m1712662840.716177 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.717405 [PHY]   pack_ul_tti_request SFN/Slot:853.18
avril 09 13:40:40 [0m1712662840.718576 [PHY]   pack_ul_tti_request SFN/Slot:853.19
avril 09 13:40:40 [0m1712662840.726318 [NR_MAC]   (853/17)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.728969 [NR_MAC]     854. 7 Scheduling pucch reception in  854. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.728976 [PHY]   pack_ul_tti_request SFN/Slot:854.7
avril 09 13:40:40 [0m1712662840.728978 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.739992 [NR_MAC]   (854/7)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.742380 [NR_MAC]     854.17 Scheduling pucch reception in  854.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.742422 [PHY]   pack_ul_tti_request SFN/Slot:854.17
avril 09 13:40:40 [0m1712662840.742435 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.743587 [PHY]   pack_ul_tti_request SFN/Slot:854.18
avril 09 13:40:40 [0m1712662840.744725 [PHY]   pack_ul_tti_request SFN/Slot:854.19
avril 09 13:40:40 [0m1712662840.745923 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 855/0 
avril 09 13:40:40 [0m1712662840.752575 [NR_MAC]   (854/17)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.754911 [NR_MAC]   pucch_acknack  855. 7 Scheduling pucch reception in  855. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.754919 [PHY]   pack_ul_tti_request SFN/Slot:855.7
avril 09 13:40:40 [0m1712662840.754923 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.766547 [NR_MAC]   (855/7)uci_01->pduBitmap:3
avril 09 13:40:40 [0m1712662840.769019 [NR_MAC]     855.17 Scheduling pucch reception in  855.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.769038 [PHY]   pack_ul_tti_request SFN/Slot:855.17
avril 09 13:40:40 [0m1712662840.769040 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.770341 [PHY]   pack_ul_tti_request SFN/Slot:855.18
avril 09 13:40:40 [0m1712662840.771662 [PHY]   pack_ul_tti_request SFN/Slot:855.19
avril 09 13:40:40 [0m1712662840.779600 [NR_MAC]   (855/17)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.782162 [NR_MAC]     856. 7 Scheduling pucch reception in  856. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.782169 [PHY]   pack_ul_tti_request SFN/Slot:856.7
avril 09 13:40:40 [0m1712662840.782171 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.784150 [NR_MAC]     856. 8 Scheduling pucch reception in  856. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:40 [0m1712662840.784153 [PHY]   pack_ul_tti_request SFN/Slot:856.8
avril 09 13:40:40 [0m1712662840.784154 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:40 [0m1712662840.793358 [NR_MAC]   (856/7)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.795824 [NR_MAC]     856.17 Scheduling pucch reception in  856.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.795835 [PHY]   pack_ul_tti_request SFN/Slot:856.17
avril 09 13:40:40 [0m1712662840.795838 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.796988 [PHY]   pack_ul_tti_request SFN/Slot:856.18
avril 09 13:40:40 [0m1712662840.798247 [PHY]   pack_ul_tti_request SFN/Slot:856.19
avril 09 13:40:40 [0m1712662840.806049 [NR_MAC]   (856/17)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.808649 [NR_MAC]     857. 7 Scheduling pucch reception in  857. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.808660 [PHY]   pack_ul_tti_request SFN/Slot:857.7
avril 09 13:40:40 [0m1712662840.808664 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.819615 [NR_MAC]   (857/7)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.822042 [NR_MAC]     857.17 Scheduling pucch reception in  857.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.822051 [PHY]   pack_ul_tti_request SFN/Slot:857.17
avril 09 13:40:40 [0m1712662840.822053 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.823135 [PHY]   pack_ul_tti_request SFN/Slot:857.18
avril 09 13:40:40 [0m1712662840.824344 [PHY]   pack_ul_tti_request SFN/Slot:857.19
avril 09 13:40:40 [0m1712662840.831958 [NR_MAC]   (857/17)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.834556 [NR_MAC]     858. 7 Scheduling pucch reception in  858. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.834568 [PHY]   pack_ul_tti_request SFN/Slot:858.7
avril 09 13:40:40 [0m1712662840.834571 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.845576 [NR_MAC]   (858/7)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.848058 [NR_MAC]     858.17 Scheduling pucch reception in  858.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.848078 [PHY]   pack_ul_tti_request SFN/Slot:858.17
avril 09 13:40:40 [0m1712662840.848081 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.849299 [PHY]   pack_ul_tti_request SFN/Slot:858.18
avril 09 13:40:40 [0m1712662840.850624 [PHY]   pack_ul_tti_request SFN/Slot:858.19
avril 09 13:40:40 [0m1712662840.858847 [NR_MAC]   (858/17)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.861082 [NR_MAC]     859. 7 Scheduling pucch reception in  859. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.861090 [PHY]   pack_ul_tti_request SFN/Slot:859.7
avril 09 13:40:40 [0m1712662840.861093 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.872878 [NR_MAC]   (859/7)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.875126 [NR_MAC]     859.17 Scheduling pucch reception in  859.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.875138 [PHY]   pack_ul_tti_request SFN/Slot:859.17
avril 09 13:40:40 [0m1712662840.875140 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.876238 [PHY]   pack_ul_tti_request SFN/Slot:859.18
avril 09 13:40:40 [0m1712662840.877476 [PHY]   pack_ul_tti_request SFN/Slot:859.19
avril 09 13:40:40 [0m1712662840.885383 [NR_MAC]   (859/17)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.888008 [NR_MAC]     860. 7 Scheduling pucch reception in  860. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.888015 [PHY]   pack_ul_tti_request SFN/Slot:860.7
avril 09 13:40:40 [0m1712662840.888018 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.899478 [NR_MAC]   (860/7)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.901953 [NR_MAC]     860.17 Scheduling pucch reception in  860.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.901961 [PHY]   pack_ul_tti_request SFN/Slot:860.17
avril 09 13:40:40 [0m1712662840.901964 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.903014 [PHY]   pack_ul_tti_request SFN/Slot:860.18
avril 09 13:40:40 [0m1712662840.904229 [PHY]   pack_ul_tti_request SFN/Slot:860.19
avril 09 13:40:40 [0m1712662840.912080 [NR_MAC]   (860/17)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.914670 [NR_MAC]     861. 7 Scheduling pucch reception in  861. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.914677 [PHY]   pack_ul_tti_request SFN/Slot:861.7
avril 09 13:40:40 [0m1712662840.914680 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.925803 [NR_MAC]   (861/7)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.928226 [NR_MAC]     861.17 Scheduling pucch reception in  861.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.928237 [PHY]   pack_ul_tti_request SFN/Slot:861.17
avril 09 13:40:40 [0m1712662840.928240 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.929367 [PHY]   pack_ul_tti_request SFN/Slot:861.18
avril 09 13:40:40 [0m1712662840.930574 [PHY]   pack_ul_tti_request SFN/Slot:861.19
avril 09 13:40:40 [0m1712662840.938489 [NR_MAC]   (861/17)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.941004 [NR_MAC]     862. 7 Scheduling pucch reception in  862. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.941016 [PHY]   pack_ul_tti_request SFN/Slot:862.7
avril 09 13:40:40 [0m1712662840.941019 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.952249 [NR_MAC]   (862/7)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.954863 [NR_MAC]     862.17 Scheduling pucch reception in  862.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.954871 [PHY]   pack_ul_tti_request SFN/Slot:862.17
avril 09 13:40:40 [0m1712662840.954873 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.955952 [PHY]   pack_ul_tti_request SFN/Slot:862.18
avril 09 13:40:40 [0m1712662840.957081 [PHY]   pack_ul_tti_request SFN/Slot:862.19
avril 09 13:40:40 [0m1712662840.964717 [NR_MAC]   (862/17)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.967011 [NR_MAC]     863. 7 Scheduling pucch reception in  863. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.967019 [PHY]   pack_ul_tti_request SFN/Slot:863.7
avril 09 13:40:40 [0m1712662840.967021 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.978392 [NR_MAC]   (863/7)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.980881 [NR_MAC]     863.17 Scheduling pucch reception in  863.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.980886 [PHY]   pack_ul_tti_request SFN/Slot:863.17
avril 09 13:40:40 [0m1712662840.980888 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.981957 [PHY]   pack_ul_tti_request SFN/Slot:863.18
avril 09 13:40:40 [0m1712662840.983152 [PHY]   pack_ul_tti_request SFN/Slot:863.19
avril 09 13:40:40 [0m1712662840.991028 [NR_MAC]   (863/17)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662840.993608 [NR_MAC]     864. 7 Scheduling pucch reception in  864. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:40 [0m1712662840.993625 [PHY]   pack_ul_tti_request SFN/Slot:864.7
avril 09 13:40:40 [0m1712662840.993628 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:40 [0m1712662840.995881 [NR_MAC]     864. 8 Scheduling pucch reception in  864. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:40 [0m1712662840.995885 [PHY]   pack_ul_tti_request SFN/Slot:864.8
avril 09 13:40:40 [0m1712662840.995887 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:40 [0m1712662841.005232 [NR_MAC]   (864/7)uci_01->pduBitmap:1
avril 09 13:40:40 [0m1712662841.007703 [NR_MAC]     864.17 Scheduling pucch reception in  864.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.007732 [PHY]   pack_ul_tti_request SFN/Slot:864.17
avril 09 13:40:41 [0m1712662841.007734 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.008878 [PHY]   pack_ul_tti_request SFN/Slot:864.18
avril 09 13:40:41 [0m1712662841.009961 [PHY]   pack_ul_tti_request SFN/Slot:864.19
avril 09 13:40:41 [0m1712662841.011088 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 865/0 
avril 09 13:40:41 [0m1712662841.017593 [NR_MAC]   (864/17)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.019942 [NR_MAC]   pucch_acknack  865. 7 Scheduling pucch reception in  865. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.019949 [PHY]   pack_ul_tti_request SFN/Slot:865.7
avril 09 13:40:41 [0m1712662841.019952 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.030987 [NR_MAC]   (865/7)uci_01->pduBitmap:3
avril 09 13:40:41 [0m1712662841.033389 [NR_MAC]     865.17 Scheduling pucch reception in  865.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.033409 [PHY]   pack_ul_tti_request SFN/Slot:865.17
avril 09 13:40:41 [0m1712662841.033411 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.034539 [PHY]   pack_ul_tti_request SFN/Slot:865.18
avril 09 13:40:41 [0m1712662841.035653 [PHY]   pack_ul_tti_request SFN/Slot:865.19
avril 09 13:40:41 [0m1712662841.043469 [NR_MAC]   (865/17)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.045992 [NR_MAC]     866. 7 Scheduling pucch reception in  866. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.045998 [PHY]   pack_ul_tti_request SFN/Slot:866.7
avril 09 13:40:41 [0m1712662841.046000 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.057033 [NR_MAC]   (866/7)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.059622 [NR_MAC]     866.17 Scheduling pucch reception in  866.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.059652 [PHY]   pack_ul_tti_request SFN/Slot:866.17
avril 09 13:40:41 [0m1712662841.059666 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.060898 [PHY]   pack_ul_tti_request SFN/Slot:866.18
avril 09 13:40:41 [0m1712662841.062078 [PHY]   pack_ul_tti_request SFN/Slot:866.19
avril 09 13:40:41 [0m1712662841.069878 [NR_MAC]   (866/17)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.072254 [NR_MAC]     867. 7 Scheduling pucch reception in  867. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.072261 [PHY]   pack_ul_tti_request SFN/Slot:867.7
avril 09 13:40:41 [0m1712662841.072264 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.083406 [NR_MAC]   (867/7)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.085897 [NR_MAC]     867.17 Scheduling pucch reception in  867.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.085901 [PHY]   pack_ul_tti_request SFN/Slot:867.17
avril 09 13:40:41 [0m1712662841.085902 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.087006 [PHY]   pack_ul_tti_request SFN/Slot:867.18
avril 09 13:40:41 [0m1712662841.088240 [PHY]   pack_ul_tti_request SFN/Slot:867.19
avril 09 13:40:41 [0m1712662841.096124 [NR_MAC]   (867/17)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.098785 [NR_MAC]     868. 7 Scheduling pucch reception in  868. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.098794 [PHY]   pack_ul_tti_request SFN/Slot:868.7
avril 09 13:40:41 [0m1712662841.098797 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.110055 [NR_MAC]   (868/7)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.112698 [NR_MAC]     868.17 Scheduling pucch reception in  868.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.112754 [PHY]   pack_ul_tti_request SFN/Slot:868.17
avril 09 13:40:41 [0m1712662841.112767 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.113907 [PHY]   pack_ul_tti_request SFN/Slot:868.18
avril 09 13:40:41 [0m1712662841.115063 [PHY]   pack_ul_tti_request SFN/Slot:868.19
avril 09 13:40:41 [0m1712662841.122950 [NR_MAC]   (868/17)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.125428 [NR_MAC]     869. 7 Scheduling pucch reception in  869. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.125433 [PHY]   pack_ul_tti_request SFN/Slot:869.7
avril 09 13:40:41 [0m1712662841.125435 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.136497 [NR_MAC]   (869/7)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.138952 [NR_MAC]     869.17 Scheduling pucch reception in  869.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.138958 [PHY]   pack_ul_tti_request SFN/Slot:869.17
avril 09 13:40:41 [0m1712662841.138960 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.140072 [PHY]   pack_ul_tti_request SFN/Slot:869.18
avril 09 13:40:41 [0m1712662841.141417 [PHY]   pack_ul_tti_request SFN/Slot:869.19
avril 09 13:40:41 [0m1712662841.149212 [NR_MAC]   (869/17)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.151943 [NR_MAC]     870. 7 Scheduling pucch reception in  870. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.151952 [PHY]   pack_ul_tti_request SFN/Slot:870.7
avril 09 13:40:41 [0m1712662841.151955 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.163011 [NR_MAC]   (870/7)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.165525 [NR_MAC]     870.17 Scheduling pucch reception in  870.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.165540 [PHY]   pack_ul_tti_request SFN/Slot:870.17
avril 09 13:40:41 [0m1712662841.165543 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.166570 [PHY]   pack_ul_tti_request SFN/Slot:870.18
avril 09 13:40:41 [0m1712662841.167829 [PHY]   pack_ul_tti_request SFN/Slot:870.19
avril 09 13:40:41 [0m1712662841.175690 [NR_MAC]   (870/17)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.178113 [NR_MAC]     871. 7 Scheduling pucch reception in  871. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.178121 [PHY]   pack_ul_tti_request SFN/Slot:871.7
avril 09 13:40:41 [0m1712662841.178123 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.188924 [NR_MAC]   (871/7)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.191438 [NR_MAC]     871.17 Scheduling pucch reception in  871.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.191443 [PHY]   pack_ul_tti_request SFN/Slot:871.17
avril 09 13:40:41 [0m1712662841.191444 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.192666 [PHY]   pack_ul_tti_request SFN/Slot:871.18
avril 09 13:40:41 [0m1712662841.193890 [PHY]   pack_ul_tti_request SFN/Slot:871.19
avril 09 13:40:41 [0m1712662841.201837 [NR_MAC]   (871/17)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.204328 [NR_MAC]     872. 7 Scheduling pucch reception in  872. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.204336 [PHY]   pack_ul_tti_request SFN/Slot:872.7
avril 09 13:40:41 [0m1712662841.204338 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.206657 [NR_MAC]     872. 8 Scheduling pucch reception in  872. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:41 [0m1712662841.206681 [PHY]   pack_ul_tti_request SFN/Slot:872.8
avril 09 13:40:41 [0m1712662841.206688 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:41 [0m1712662841.215649 [NR_MAC]   (872/7)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.218072 [NR_MAC]     872.17 Scheduling pucch reception in  872.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.218081 [PHY]   pack_ul_tti_request SFN/Slot:872.17
avril 09 13:40:41 [0m1712662841.218084 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.219292 [PHY]   pack_ul_tti_request SFN/Slot:872.18
avril 09 13:40:41 [0m1712662841.220535 [PHY]   pack_ul_tti_request SFN/Slot:872.19
avril 09 13:40:41 [0m1712662841.228472 [NR_MAC]   (872/17)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.230977 [NR_MAC]     873. 7 Scheduling pucch reception in  873. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.230990 [PHY]   pack_ul_tti_request SFN/Slot:873.7
avril 09 13:40:41 [0m1712662841.230994 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.242217 [NR_MAC]   (873/7)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.244714 [NR_MAC]     873.17 Scheduling pucch reception in  873.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.244724 [PHY]   pack_ul_tti_request SFN/Slot:873.17
avril 09 13:40:41 [0m1712662841.244727 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.245925 [PHY]   pack_ul_tti_request SFN/Slot:873.18
avril 09 13:40:41 [0m1712662841.247135 [PHY]   pack_ul_tti_request SFN/Slot:873.19
avril 09 13:40:41 [0m1712662841.254961 [NR_MAC]   (873/17)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.257593 [NR_MAC]     874. 7 Scheduling pucch reception in  874. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.257601 [PHY]   pack_ul_tti_request SFN/Slot:874.7
avril 09 13:40:41 [0m1712662841.257604 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.268895 [NR_MAC]   (874/7)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.271224 [NR_MAC]     874.17 Scheduling pucch reception in  874.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.271249 [PHY]   pack_ul_tti_request SFN/Slot:874.17
avril 09 13:40:41 [0m1712662841.271260 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.272389 [PHY]   pack_ul_tti_request SFN/Slot:874.18
avril 09 13:40:41 [0m1712662841.273648 [PHY]   pack_ul_tti_request SFN/Slot:874.19
avril 09 13:40:41 [0m1712662841.274840 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 875/0 
avril 09 13:40:41 [0m1712662841.281255 [NR_MAC]   (874/17)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.283805 [NR_MAC]   pucch_acknack  875. 7 Scheduling pucch reception in  875. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.283819 [PHY]   pack_ul_tti_request SFN/Slot:875.7
avril 09 13:40:41 [0m1712662841.283822 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.294883 [NR_MAC]   (875/7)uci_01->pduBitmap:3
avril 09 13:40:41 [0m1712662841.297372 [NR_MAC]     875.17 Scheduling pucch reception in  875.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.297393 [PHY]   pack_ul_tti_request SFN/Slot:875.17
avril 09 13:40:41 [0m1712662841.297397 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.298629 [PHY]   pack_ul_tti_request SFN/Slot:875.18
avril 09 13:40:41 [0m1712662841.299882 [PHY]   pack_ul_tti_request SFN/Slot:875.19
avril 09 13:40:41 [0m1712662841.307750 [NR_MAC]   (875/17)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.310285 [NR_MAC]     876. 7 Scheduling pucch reception in  876. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.310326 [PHY]   pack_ul_tti_request SFN/Slot:876.7
avril 09 13:40:41 [0m1712662841.310346 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.321224 [NR_MAC]   (876/7)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.323702 [NR_MAC]     876.17 Scheduling pucch reception in  876.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.323709 [PHY]   pack_ul_tti_request SFN/Slot:876.17
avril 09 13:40:41 [0m1712662841.323711 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.324843 [PHY]   pack_ul_tti_request SFN/Slot:876.18
avril 09 13:40:41 [0m1712662841.325992 [PHY]   pack_ul_tti_request SFN/Slot:876.19
avril 09 13:40:41 [0m1712662841.333844 [NR_MAC]   (876/17)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.336425 [NR_MAC]     877. 7 Scheduling pucch reception in  877. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.336489 [PHY]   pack_ul_tti_request SFN/Slot:877.7
avril 09 13:40:41 [0m1712662841.336492 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.347958 [NR_MAC]   (877/7)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.350446 [NR_MAC]     877.17 Scheduling pucch reception in  877.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.350459 [PHY]   pack_ul_tti_request SFN/Slot:877.17
avril 09 13:40:41 [0m1712662841.350462 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.351699 [PHY]   pack_ul_tti_request SFN/Slot:877.18
avril 09 13:40:41 [0m1712662841.352960 [PHY]   pack_ul_tti_request SFN/Slot:877.19
avril 09 13:40:41 [0m1712662841.360899 [NR_MAC]   (877/17)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.362274 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 878/6 
avril 09 13:40:41 [0m1712662841.363323 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 878/7 
avril 09 13:40:41 [0m1712662841.363327 [NR_MAC]     878. 7 Scheduling pucch reception in  878. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.363336 [PHY]   pack_ul_tti_request SFN/Slot:878.7
avril 09 13:40:41 [0m1712662841.363338 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.374742 [NR_MAC]   (878/7)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.377109 [NR_MAC]   pucch_acknack  878.17 Scheduling pucch reception in  878.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.377114 [PHY]   pack_ul_tti_request SFN/Slot:878.17
avril 09 13:40:41 [0m1712662841.377117 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.378312 [PHY]   pack_ul_tti_request SFN/Slot:878.18
avril 09 13:40:41 [0m1712662841.379645 [PHY]   pack_ul_tti_request SFN/Slot:878.19
avril 09 13:40:41 [0m1712662841.387791 [NR_MAC]   (878/17)uci_01->pduBitmap:3
avril 09 13:40:41 [0m1712662841.390161 [NR_MAC]     879. 7 Scheduling pucch reception in  879. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.390169 [PHY]   pack_ul_tti_request SFN/Slot:879.7
avril 09 13:40:41 [0m1712662841.390172 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.401561 [NR_MAC]   (879/7)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.403881 [NR_MAC]     879.17 Scheduling pucch reception in  879.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.403888 [PHY]   pack_ul_tti_request SFN/Slot:879.17
avril 09 13:40:41 [0m1712662841.403891 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.405036 [PHY]   pack_ul_tti_request SFN/Slot:879.18
avril 09 13:40:41 [0m1712662841.406283 [PHY]   pack_ul_tti_request SFN/Slot:879.19
avril 09 13:40:41 [0m1712662841.414230 [NR_MAC]   (879/17)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.416847 [NR_MAC]     880. 7 Scheduling pucch reception in  880. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.416856 [PHY]   pack_ul_tti_request SFN/Slot:880.7
avril 09 13:40:41 [0m1712662841.416858 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.418982 [NR_MAC]     880. 8 Scheduling pucch reception in  880. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:41 [0m1712662841.418987 [PHY]   pack_ul_tti_request SFN/Slot:880.8
avril 09 13:40:41 [0m1712662841.418988 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:41 [0m1712662841.427767 [NR_MAC]   (880/7)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.430256 [NR_MAC]     880.17 Scheduling pucch reception in  880.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.430267 [PHY]   pack_ul_tti_request SFN/Slot:880.17
avril 09 13:40:41 [0m1712662841.430271 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.431525 [PHY]   pack_ul_tti_request SFN/Slot:880.18
avril 09 13:40:41 [0m1712662841.432770 [PHY]   pack_ul_tti_request SFN/Slot:880.19
avril 09 13:40:41 [0m1712662841.440822 [NR_MAC]   (880/17)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.443186 [NR_MAC]     881. 7 Scheduling pucch reception in  881. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.443195 [PHY]   pack_ul_tti_request SFN/Slot:881.7
avril 09 13:40:41 [0m1712662841.443198 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.454655 [NR_MAC]   (881/7)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.456963 [NR_MAC]     881.17 Scheduling pucch reception in  881.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.456971 [PHY]   pack_ul_tti_request SFN/Slot:881.17
avril 09 13:40:41 [0m1712662841.456974 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.458182 [PHY]   pack_ul_tti_request SFN/Slot:881.18
avril 09 13:40:41 [0m1712662841.459305 [PHY]   pack_ul_tti_request SFN/Slot:881.19
avril 09 13:40:41 [0m1712662841.466962 [NR_MAC]   (881/17)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.469518 [NR_MAC]     882. 7 Scheduling pucch reception in  882. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.469526 [PHY]   pack_ul_tti_request SFN/Slot:882.7
avril 09 13:40:41 [0m1712662841.469529 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.480760 [NR_MAC]   (882/7)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.483131 [NR_MAC]     882.17 Scheduling pucch reception in  882.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.483141 [PHY]   pack_ul_tti_request SFN/Slot:882.17
avril 09 13:40:41 [0m1712662841.483144 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.484406 [PHY]   pack_ul_tti_request SFN/Slot:882.18
avril 09 13:40:41 [0m1712662841.485704 [PHY]   pack_ul_tti_request SFN/Slot:882.19
avril 09 13:40:41 [0m1712662841.493810 [NR_MAC]   (882/17)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.496171 [NR_MAC]     883. 7 Scheduling pucch reception in  883. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.496180 [PHY]   pack_ul_tti_request SFN/Slot:883.7
avril 09 13:40:41 [0m1712662841.496183 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.507351 [NR_MAC]   (883/7)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.509924 [NR_MAC]     883.17 Scheduling pucch reception in  883.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.509932 [PHY]   pack_ul_tti_request SFN/Slot:883.17
avril 09 13:40:41 [0m1712662841.509934 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.511045 [PHY]   pack_ul_tti_request SFN/Slot:883.18
avril 09 13:40:41 [0m1712662841.512321 [PHY]   pack_ul_tti_request SFN/Slot:883.19
avril 09 13:40:41 [0m1712662841.520549 [NR_MAC]   (883/17)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.522980 [NR_MAC]     884. 7 Scheduling pucch reception in  884. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.522988 [PHY]   pack_ul_tti_request SFN/Slot:884.7
avril 09 13:40:41 [0m1712662841.522990 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.533999 [NR_MAC]   (884/7)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.536736 [NR_MAC]     884.17 Scheduling pucch reception in  884.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.536794 [PHY]   pack_ul_tti_request SFN/Slot:884.17
avril 09 13:40:41 [0m1712662841.536808 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.537977 [PHY]   pack_ul_tti_request SFN/Slot:884.18
avril 09 13:40:41 [0m1712662841.539272 [PHY]   pack_ul_tti_request SFN/Slot:884.19
avril 09 13:40:41 [0m1712662841.540401 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 885/0 
avril 09 13:40:41 [0m1712662841.547157 [NR_MAC]   (884/17)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.549937 [NR_MAC]   pucch_acknack  885. 7 Scheduling pucch reception in  885. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.549948 [PHY]   pack_ul_tti_request SFN/Slot:885.7
avril 09 13:40:41 [0m1712662841.549951 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.561176 [NR_MAC]   (885/7)uci_01->pduBitmap:3
avril 09 13:40:41 [0m1712662841.563689 [NR_MAC]     885.17 Scheduling pucch reception in  885.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.563707 [PHY]   pack_ul_tti_request SFN/Slot:885.17
avril 09 13:40:41 [0m1712662841.563709 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.565041 [PHY]   pack_ul_tti_request SFN/Slot:885.18
avril 09 13:40:41 [0m1712662841.566158 [PHY]   pack_ul_tti_request SFN/Slot:885.19
avril 09 13:40:41 [0m1712662841.574262 [NR_MAC]   (885/17)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.576732 [NR_MAC]     886. 7 Scheduling pucch reception in  886. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.576739 [PHY]   pack_ul_tti_request SFN/Slot:886.7
avril 09 13:40:41 [0m1712662841.576742 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.588513 [NR_MAC]   (886/7)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.590960 [NR_MAC]     886.17 Scheduling pucch reception in  886.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.590969 [PHY]   pack_ul_tti_request SFN/Slot:886.17
avril 09 13:40:41 [0m1712662841.590972 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.591999 [PHY]   pack_ul_tti_request SFN/Slot:886.18
avril 09 13:40:41 [0m1712662841.593215 [PHY]   pack_ul_tti_request SFN/Slot:886.19
avril 09 13:40:41 [0m1712662841.600954 [NR_MAC]   (886/17)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.603511 [NR_MAC]     887. 7 Scheduling pucch reception in  887. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.603519 [PHY]   pack_ul_tti_request SFN/Slot:887.7
avril 09 13:40:41 [0m1712662841.603522 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.614874 [NR_MAC]   (887/7)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.617397 [NR_MAC]     887.17 Scheduling pucch reception in  887.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.617408 [PHY]   pack_ul_tti_request SFN/Slot:887.17
avril 09 13:40:41 [0m1712662841.617410 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.618633 [PHY]   pack_ul_tti_request SFN/Slot:887.18
avril 09 13:40:41 [0m1712662841.619938 [PHY]   pack_ul_tti_request SFN/Slot:887.19
avril 09 13:40:41 [0m1712662841.627767 [NR_MAC]   (887/17)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.630083 [NR_MAC]     888. 7 Scheduling pucch reception in  888. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.630096 [PHY]   pack_ul_tti_request SFN/Slot:888.7
avril 09 13:40:41 [0m1712662841.630099 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.632202 [NR_MAC]     888. 8 Scheduling pucch reception in  888. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:41 [0m1712662841.632215 [PHY]   pack_ul_tti_request SFN/Slot:888.8
avril 09 13:40:41 [0m1712662841.632216 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:41 [0m1712662841.641572 [NR_MAC]   (888/7)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.643882 [NR_MAC]     888.17 Scheduling pucch reception in  888.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.643888 [PHY]   pack_ul_tti_request SFN/Slot:888.17
avril 09 13:40:41 [0m1712662841.643890 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.645076 [PHY]   pack_ul_tti_request SFN/Slot:888.18
avril 09 13:40:41 [0m1712662841.646225 [PHY]   pack_ul_tti_request SFN/Slot:888.19
avril 09 13:40:41 [0m1712662841.654071 [NR_MAC]   (888/17)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.656620 [NR_MAC]     889. 7 Scheduling pucch reception in  889. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.656630 [PHY]   pack_ul_tti_request SFN/Slot:889.7
avril 09 13:40:41 [0m1712662841.656632 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.667910 [NR_MAC]   (889/7)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.670382 [NR_MAC]     889.17 Scheduling pucch reception in  889.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.670393 [PHY]   pack_ul_tti_request SFN/Slot:889.17
avril 09 13:40:41 [0m1712662841.670404 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.671653 [PHY]   pack_ul_tti_request SFN/Slot:889.18
avril 09 13:40:41 [0m1712662841.672932 [PHY]   pack_ul_tti_request SFN/Slot:889.19
avril 09 13:40:41 [0m1712662841.680894 [NR_MAC]   (889/17)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.683290 [NR_MAC]     890. 7 Scheduling pucch reception in  890. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.683353 [PHY]   pack_ul_tti_request SFN/Slot:890.7
avril 09 13:40:41 [0m1712662841.683357 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.694851 [NR_MAC]   (890/7)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.697132 [NR_MAC]     890.17 Scheduling pucch reception in  890.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.697141 [PHY]   pack_ul_tti_request SFN/Slot:890.17
avril 09 13:40:41 [0m1712662841.697143 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.698459 [PHY]   pack_ul_tti_request SFN/Slot:890.18
avril 09 13:40:41 [0m1712662841.699833 [PHY]   pack_ul_tti_request SFN/Slot:890.19
avril 09 13:40:41 [0m1712662841.707816 [NR_MAC]   (890/17)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.710104 [NR_MAC]     891. 7 Scheduling pucch reception in  891. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.710112 [PHY]   pack_ul_tti_request SFN/Slot:891.7
avril 09 13:40:41 [0m1712662841.710115 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.721765 [NR_MAC]   (891/7)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.724057 [NR_MAC]     891.17 Scheduling pucch reception in  891.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.724065 [PHY]   pack_ul_tti_request SFN/Slot:891.17
avril 09 13:40:41 [0m1712662841.724069 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.725264 [PHY]   pack_ul_tti_request SFN/Slot:891.18
avril 09 13:40:41 [0m1712662841.726540 [PHY]   pack_ul_tti_request SFN/Slot:891.19
avril 09 13:40:41 [0m1712662841.734461 [NR_MAC]   (891/17)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.736884 [NR_MAC]     892. 7 Scheduling pucch reception in  892. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.736893 [PHY]   pack_ul_tti_request SFN/Slot:892.7
avril 09 13:40:41 [0m1712662841.736896 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.748112 [NR_MAC]   (892/7)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.750882 [NR_MAC]     892.17 Scheduling pucch reception in  892.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.750892 [PHY]   pack_ul_tti_request SFN/Slot:892.17
avril 09 13:40:41 [0m1712662841.750895 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.751981 [PHY]   pack_ul_tti_request SFN/Slot:892.18
avril 09 13:40:41 [0m1712662841.753204 [PHY]   pack_ul_tti_request SFN/Slot:892.19
avril 09 13:40:41 [0m1712662841.761108 [NR_MAC]   (892/17)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.763677 [NR_MAC]     893. 7 Scheduling pucch reception in  893. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.763687 [PHY]   pack_ul_tti_request SFN/Slot:893.7
avril 09 13:40:41 [0m1712662841.763690 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.775828 [NR_MAC]   (893/7)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.778070 [NR_MAC]     893.17 Scheduling pucch reception in  893.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.778076 [PHY]   pack_ul_tti_request SFN/Slot:893.17
avril 09 13:40:41 [0m1712662841.778078 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.779279 [PHY]   pack_ul_tti_request SFN/Slot:893.18
avril 09 13:40:41 [0m1712662841.780582 [PHY]   pack_ul_tti_request SFN/Slot:893.19
avril 09 13:40:41 [0m1712662841.788541 [NR_MAC]   (893/17)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.791102 [NR_MAC]     894. 7 Scheduling pucch reception in  894. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.791107 [PHY]   pack_ul_tti_request SFN/Slot:894.7
avril 09 13:40:41 [0m1712662841.791109 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.802415 [NR_MAC]   (894/7)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.804823 [NR_MAC]     894.17 Scheduling pucch reception in  894.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.804830 [PHY]   pack_ul_tti_request SFN/Slot:894.17
avril 09 13:40:41 [0m1712662841.804832 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.806070 [PHY]   pack_ul_tti_request SFN/Slot:894.18
avril 09 13:40:41 [0m1712662841.807229 [PHY]   pack_ul_tti_request SFN/Slot:894.19
avril 09 13:40:41 [0m1712662841.808640 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 895/0 
avril 09 13:40:41 [0m1712662841.815435 [NR_MAC]   (894/17)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.817978 [NR_MAC]   pucch_acknack  895. 7 Scheduling pucch reception in  895. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.818001 [PHY]   pack_ul_tti_request SFN/Slot:895.7
avril 09 13:40:41 [0m1712662841.818004 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.829492 [NR_MAC]   (895/7)uci_01->pduBitmap:3
avril 09 13:40:41 [0m1712662841.831867 [NR_MAC]     895.17 Scheduling pucch reception in  895.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.831880 [PHY]   pack_ul_tti_request SFN/Slot:895.17
avril 09 13:40:41 [0m1712662841.831884 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.833011 [PHY]   pack_ul_tti_request SFN/Slot:895.18
avril 09 13:40:41 [0m1712662841.834291 [PHY]   pack_ul_tti_request SFN/Slot:895.19
avril 09 13:40:41 [0m1712662841.835589 [NR_MAC]   Frame.Slot 896.0
avril 09 13:40:41 UE RNTI fabe CU-UE-ID 1 in-sync PH 0 dB PCMAX 0 dBm, average RSRP -44 (16 meas)
avril 09 13:40:41 UE fabe: dlsch_rounds 279/1/0/0, dlsch_errors 0, pucch0_DTX 0, BLER 0.00000 MCS (0) 9
avril 09 13:40:41 UE fabe: ulsch_rounds 5289/0/0/0, ulsch_errors 0, ulsch_DTX 0, BLER 0.00000 MCS (0) 9
avril 09 13:40:41 UE fabe: MAC:    TX          33871 RX         445208 bytes
avril 09 13:40:41 UE fabe: LCID 1: TX            966 RX            282 bytes
avril 09 13:40:41 UE fabe: LCID 2: TX              0 RX              0 bytes
avril 09 13:40:41 UE fabe: LCID 4: TX           4104 RX           4328 bytes
avril 09 13:40:41 
avril 09 13:40:41 [0m1712662841.842097 [NR_MAC]   (895/17)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.844566 [NR_MAC]     896. 7 Scheduling pucch reception in  896. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.844574 [PHY]   pack_ul_tti_request SFN/Slot:896.7
avril 09 13:40:41 [0m1712662841.844577 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.846817 [NR_MAC]     896. 8 Scheduling pucch reception in  896. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:41 [0m1712662841.846830 [PHY]   pack_ul_tti_request SFN/Slot:896.8
avril 09 13:40:41 [0m1712662841.846833 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:41 [0m1712662841.856218 [NR_MAC]   (896/7)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.858838 [NR_MAC]     896.17 Scheduling pucch reception in  896.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.858866 [PHY]   pack_ul_tti_request SFN/Slot:896.17
avril 09 13:40:41 [0m1712662841.858867 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.860055 [PHY]   pack_ul_tti_request SFN/Slot:896.18
avril 09 13:40:41 [0m1712662841.861238 [PHY]   pack_ul_tti_request SFN/Slot:896.19
avril 09 13:40:41 [0m1712662841.868858 [NR_MAC]   (896/17)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.871460 [NR_MAC]     897. 7 Scheduling pucch reception in  897. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.871470 [PHY]   pack_ul_tti_request SFN/Slot:897.7
avril 09 13:40:41 [0m1712662841.871472 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.882872 [NR_MAC]   (897/7)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.885364 [NR_MAC]     897.17 Scheduling pucch reception in  897.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.885400 [PHY]   pack_ul_tti_request SFN/Slot:897.17
avril 09 13:40:41 [0m1712662841.885402 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.886559 [PHY]   pack_ul_tti_request SFN/Slot:897.18
avril 09 13:40:41 [0m1712662841.887837 [PHY]   pack_ul_tti_request SFN/Slot:897.19
avril 09 13:40:41 [0m1712662841.895708 [NR_MAC]   (897/17)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.898033 [NR_MAC]     898. 7 Scheduling pucch reception in  898. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.898043 [PHY]   pack_ul_tti_request SFN/Slot:898.7
avril 09 13:40:41 [0m1712662841.898046 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.909353 [NR_MAC]   (898/7)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.911796 [NR_MAC]     898.17 Scheduling pucch reception in  898.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.911807 [PHY]   pack_ul_tti_request SFN/Slot:898.17
avril 09 13:40:41 [0m1712662841.911809 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.912912 [PHY]   pack_ul_tti_request SFN/Slot:898.18
avril 09 13:40:41 [0m1712662841.914183 [PHY]   pack_ul_tti_request SFN/Slot:898.19
avril 09 13:40:41 [0m1712662841.922054 [NR_MAC]   (898/17)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.924481 [NR_MAC]     899. 7 Scheduling pucch reception in  899. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.924495 [PHY]   pack_ul_tti_request SFN/Slot:899.7
avril 09 13:40:41 [0m1712662841.924498 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.935936 [NR_MAC]   (899/7)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.938528 [NR_MAC]     899.17 Scheduling pucch reception in  899.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.938538 [PHY]   pack_ul_tti_request SFN/Slot:899.17
avril 09 13:40:41 [0m1712662841.938542 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.939670 [PHY]   pack_ul_tti_request SFN/Slot:899.18
avril 09 13:40:41 [0m1712662841.940864 [PHY]   pack_ul_tti_request SFN/Slot:899.19
avril 09 13:40:41 [0m1712662841.948682 [NR_MAC]   (899/17)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.951157 [NR_MAC]     900. 7 Scheduling pucch reception in  900. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.951164 [PHY]   pack_ul_tti_request SFN/Slot:900.7
avril 09 13:40:41 [0m1712662841.951167 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.962060 [NR_MAC]   (900/7)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.964557 [NR_MAC]     900.17 Scheduling pucch reception in  900.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.964568 [PHY]   pack_ul_tti_request SFN/Slot:900.17
avril 09 13:40:41 [0m1712662841.964571 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.965709 [PHY]   pack_ul_tti_request SFN/Slot:900.18
avril 09 13:40:41 [0m1712662841.966997 [PHY]   pack_ul_tti_request SFN/Slot:900.19
avril 09 13:40:41 [0m1712662841.974818 [NR_MAC]   (900/17)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.977140 [NR_MAC]     901. 7 Scheduling pucch reception in  901. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.977147 [PHY]   pack_ul_tti_request SFN/Slot:901.7
avril 09 13:40:41 [0m1712662841.977149 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.988319 [NR_MAC]   (901/7)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662841.990659 [NR_MAC]     901.17 Scheduling pucch reception in  901.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662841.990667 [PHY]   pack_ul_tti_request SFN/Slot:901.17
avril 09 13:40:41 [0m1712662841.990669 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:41 [0m1712662841.991847 [PHY]   pack_ul_tti_request SFN/Slot:901.18
avril 09 13:40:41 [0m1712662841.993008 [PHY]   pack_ul_tti_request SFN/Slot:901.19
avril 09 13:40:41 [0m1712662842.000953 [NR_MAC]   (901/17)uci_01->pduBitmap:1
avril 09 13:40:41 [0m1712662842.003739 [NR_MAC]     902. 7 Scheduling pucch reception in  902. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:41 [0m1712662842.003748 [PHY]   pack_ul_tti_request SFN/Slot:902.7
avril 09 13:40:41 [0m1712662842.003751 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.015029 [NR_MAC]   (902/7)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.017668 [NR_MAC]     902.17 Scheduling pucch reception in  902.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.017674 [PHY]   pack_ul_tti_request SFN/Slot:902.17
avril 09 13:40:42 [0m1712662842.017677 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.018884 [PHY]   pack_ul_tti_request SFN/Slot:902.18
avril 09 13:40:42 [0m1712662842.020017 [PHY]   pack_ul_tti_request SFN/Slot:902.19
avril 09 13:40:42 [0m1712662842.027769 [NR_MAC]   (902/17)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.030497 [NR_MAC]     903. 7 Scheduling pucch reception in  903. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.030507 [PHY]   pack_ul_tti_request SFN/Slot:903.7
avril 09 13:40:42 [0m1712662842.030511 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.041893 [NR_MAC]   (903/7)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.044273 [NR_MAC]     903.17 Scheduling pucch reception in  903.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.044282 [PHY]   pack_ul_tti_request SFN/Slot:903.17
avril 09 13:40:42 [0m1712662842.044283 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.045398 [PHY]   pack_ul_tti_request SFN/Slot:903.18
avril 09 13:40:42 [0m1712662842.046736 [PHY]   pack_ul_tti_request SFN/Slot:903.19
avril 09 13:40:42 [0m1712662842.054464 [NR_MAC]   (903/17)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.056844 [NR_MAC]     904. 7 Scheduling pucch reception in  904. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.056851 [PHY]   pack_ul_tti_request SFN/Slot:904.7
avril 09 13:40:42 [0m1712662842.056853 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.058994 [NR_MAC]     904. 8 Scheduling pucch reception in  904. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:42 [0m1712662842.058996 [PHY]   pack_ul_tti_request SFN/Slot:904.8
avril 09 13:40:42 [0m1712662842.058997 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:42 [0m1712662842.067721 [NR_MAC]   (904/7)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.070217 [NR_MAC]     904.17 Scheduling pucch reception in  904.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.070229 [PHY]   pack_ul_tti_request SFN/Slot:904.17
avril 09 13:40:42 [0m1712662842.070233 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.071405 [PHY]   pack_ul_tti_request SFN/Slot:904.18
avril 09 13:40:42 [0m1712662842.072757 [PHY]   pack_ul_tti_request SFN/Slot:904.19
avril 09 13:40:42 [0m1712662842.073933 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 905/0 
avril 09 13:40:42 [0m1712662842.080734 [NR_MAC]   (904/17)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.083087 [NR_MAC]   pucch_acknack  905. 7 Scheduling pucch reception in  905. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.083092 [PHY]   pack_ul_tti_request SFN/Slot:905.7
avril 09 13:40:42 [0m1712662842.083094 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.093904 [NR_MAC]   (905/7)uci_01->pduBitmap:3
avril 09 13:40:42 [0m1712662842.096417 [NR_MAC]     905.17 Scheduling pucch reception in  905.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.096428 [PHY]   pack_ul_tti_request SFN/Slot:905.17
avril 09 13:40:42 [0m1712662842.096431 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.097681 [PHY]   pack_ul_tti_request SFN/Slot:905.18
avril 09 13:40:42 [0m1712662842.098875 [PHY]   pack_ul_tti_request SFN/Slot:905.19
avril 09 13:40:42 [0m1712662842.106607 [NR_MAC]   (905/17)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.109074 [NR_MAC]     906. 7 Scheduling pucch reception in  906. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.109078 [PHY]   pack_ul_tti_request SFN/Slot:906.7
avril 09 13:40:42 [0m1712662842.109080 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.120721 [NR_MAC]   (906/7)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.123032 [NR_MAC]     906.17 Scheduling pucch reception in  906.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.123039 [PHY]   pack_ul_tti_request SFN/Slot:906.17
avril 09 13:40:42 [0m1712662842.123041 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.124073 [PHY]   pack_ul_tti_request SFN/Slot:906.18
avril 09 13:40:42 [0m1712662842.125314 [PHY]   pack_ul_tti_request SFN/Slot:906.19
avril 09 13:40:42 [0m1712662842.133127 [NR_MAC]   (906/17)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.135668 [NR_MAC]     907. 7 Scheduling pucch reception in  907. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.135678 [PHY]   pack_ul_tti_request SFN/Slot:907.7
avril 09 13:40:42 [0m1712662842.135681 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.147244 [NR_MAC]   (907/7)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.149807 [NR_MAC]     907.17 Scheduling pucch reception in  907.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.149836 [PHY]   pack_ul_tti_request SFN/Slot:907.17
avril 09 13:40:42 [0m1712662842.149849 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.151019 [PHY]   pack_ul_tti_request SFN/Slot:907.18
avril 09 13:40:42 [0m1712662842.152309 [PHY]   pack_ul_tti_request SFN/Slot:907.19
avril 09 13:40:42 [0m1712662842.160410 [NR_MAC]   (907/17)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.163092 [NR_MAC]     908. 7 Scheduling pucch reception in  908. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.163102 [PHY]   pack_ul_tti_request SFN/Slot:908.7
avril 09 13:40:42 [0m1712662842.163105 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.174659 [NR_MAC]   (908/7)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.176971 [NR_MAC]     908.17 Scheduling pucch reception in  908.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.176987 [PHY]   pack_ul_tti_request SFN/Slot:908.17
avril 09 13:40:42 [0m1712662842.176993 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.178077 [PHY]   pack_ul_tti_request SFN/Slot:908.18
avril 09 13:40:42 [0m1712662842.179320 [PHY]   pack_ul_tti_request SFN/Slot:908.19
avril 09 13:40:42 [0m1712662842.187001 [NR_MAC]   (908/17)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.189633 [NR_MAC]     909. 7 Scheduling pucch reception in  909. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.189641 [PHY]   pack_ul_tti_request SFN/Slot:909.7
avril 09 13:40:42 [0m1712662842.189644 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.200828 [NR_MAC]   (909/7)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.203264 [NR_MAC]     909.17 Scheduling pucch reception in  909.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.203270 [PHY]   pack_ul_tti_request SFN/Slot:909.17
avril 09 13:40:42 [0m1712662842.203273 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.204482 [PHY]   pack_ul_tti_request SFN/Slot:909.18
avril 09 13:40:42 [0m1712662842.205837 [PHY]   pack_ul_tti_request SFN/Slot:909.19
avril 09 13:40:42 [0m1712662842.213580 [NR_MAC]   (909/17)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.216038 [NR_MAC]     910. 7 Scheduling pucch reception in  910. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.216044 [PHY]   pack_ul_tti_request SFN/Slot:910.7
avril 09 13:40:42 [0m1712662842.216046 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.227137 [NR_MAC]   (910/7)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.229619 [NR_MAC]     910.17 Scheduling pucch reception in  910.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.229629 [PHY]   pack_ul_tti_request SFN/Slot:910.17
avril 09 13:40:42 [0m1712662842.229632 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.230753 [PHY]   pack_ul_tti_request SFN/Slot:910.18
avril 09 13:40:42 [0m1712662842.232037 [PHY]   pack_ul_tti_request SFN/Slot:910.19
avril 09 13:40:42 [0m1712662842.239989 [NR_MAC]   (910/17)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.242486 [NR_MAC]     911. 7 Scheduling pucch reception in  911. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.242497 [PHY]   pack_ul_tti_request SFN/Slot:911.7
avril 09 13:40:42 [0m1712662842.242498 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.254097 [NR_MAC]   (911/7)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.256772 [NR_MAC]     911.17 Scheduling pucch reception in  911.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.256782 [PHY]   pack_ul_tti_request SFN/Slot:911.17
avril 09 13:40:42 [0m1712662842.256784 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.257902 [PHY]   pack_ul_tti_request SFN/Slot:911.18
avril 09 13:40:42 [0m1712662842.259047 [PHY]   pack_ul_tti_request SFN/Slot:911.19
avril 09 13:40:42 [0m1712662842.266431 [NR_MAC]   (911/17)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.268946 [NR_MAC]     912. 7 Scheduling pucch reception in  912. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.268955 [PHY]   pack_ul_tti_request SFN/Slot:912.7
avril 09 13:40:42 [0m1712662842.268958 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.270954 [NR_MAC]     912. 8 Scheduling pucch reception in  912. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:42 [0m1712662842.270960 [PHY]   pack_ul_tti_request SFN/Slot:912.8
avril 09 13:40:42 [0m1712662842.270961 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:42 [0m1712662842.279837 [NR_MAC]   (912/7)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.282128 [NR_MAC]     912.17 Scheduling pucch reception in  912.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.282138 [PHY]   pack_ul_tti_request SFN/Slot:912.17
avril 09 13:40:42 [0m1712662842.282140 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.283196 [PHY]   pack_ul_tti_request SFN/Slot:912.18
avril 09 13:40:42 [0m1712662842.284506 [PHY]   pack_ul_tti_request SFN/Slot:912.19
avril 09 13:40:42 [0m1712662842.292124 [NR_MAC]   (912/17)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.294762 [NR_MAC]     913. 7 Scheduling pucch reception in  913. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.294771 [PHY]   pack_ul_tti_request SFN/Slot:913.7
avril 09 13:40:42 [0m1712662842.294773 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.305483 [NR_MAC]   (913/7)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.307943 [NR_MAC]     913.17 Scheduling pucch reception in  913.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.307953 [PHY]   pack_ul_tti_request SFN/Slot:913.17
avril 09 13:40:42 [0m1712662842.307956 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.309083 [PHY]   pack_ul_tti_request SFN/Slot:913.18
avril 09 13:40:42 [0m1712662842.310384 [PHY]   pack_ul_tti_request SFN/Slot:913.19
avril 09 13:40:42 [0m1712662842.318186 [NR_MAC]   (913/17)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.320840 [NR_MAC]     914. 7 Scheduling pucch reception in  914. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.320846 [PHY]   pack_ul_tti_request SFN/Slot:914.7
avril 09 13:40:42 [0m1712662842.320848 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.331847 [NR_MAC]   (914/7)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.334153 [NR_MAC]     914.17 Scheduling pucch reception in  914.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.334159 [PHY]   pack_ul_tti_request SFN/Slot:914.17
avril 09 13:40:42 [0m1712662842.334161 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.335427 [PHY]   pack_ul_tti_request SFN/Slot:914.18
avril 09 13:40:42 [0m1712662842.336701 [PHY]   pack_ul_tti_request SFN/Slot:914.19
avril 09 13:40:42 [0m1712662842.337906 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 915/0 
avril 09 13:40:42 [0m1712662842.344594 [NR_MAC]   (914/17)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.346948 [NR_MAC]   pucch_acknack  915. 7 Scheduling pucch reception in  915. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.346955 [PHY]   pack_ul_tti_request SFN/Slot:915.7
avril 09 13:40:42 [0m1712662842.346957 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.357876 [NR_MAC]   (915/7)uci_01->pduBitmap:3
avril 09 13:40:42 [0m1712662842.360207 [NR_MAC]     915.17 Scheduling pucch reception in  915.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.360212 [PHY]   pack_ul_tti_request SFN/Slot:915.17
avril 09 13:40:42 [0m1712662842.360214 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.361324 [PHY]   pack_ul_tti_request SFN/Slot:915.18
avril 09 13:40:42 [0m1712662842.362471 [PHY]   pack_ul_tti_request SFN/Slot:915.19
avril 09 13:40:42 [0m1712662842.370135 [NR_MAC]   (915/17)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.371704 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 916/6 
avril 09 13:40:42 [0m1712662842.372811 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 916/7 
avril 09 13:40:42 [0m1712662842.372814 [NR_MAC]     916. 7 Scheduling pucch reception in  916. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.372821 [PHY]   pack_ul_tti_request SFN/Slot:916.7
avril 09 13:40:42 [0m1712662842.372823 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.383864 [NR_MAC]   (916/7)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.386311 [NR_MAC]   pucch_acknack  916.17 Scheduling pucch reception in  916.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.386320 [PHY]   pack_ul_tti_request SFN/Slot:916.17
avril 09 13:40:42 [0m1712662842.386324 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.387371 [PHY]   pack_ul_tti_request SFN/Slot:916.18
avril 09 13:40:42 [0m1712662842.388662 [PHY]   pack_ul_tti_request SFN/Slot:916.19
avril 09 13:40:42 [0m1712662842.396099 [NR_MAC]   (916/17)uci_01->pduBitmap:3
avril 09 13:40:42 [0m1712662842.398510 [NR_MAC]     917. 7 Scheduling pucch reception in  917. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.398519 [PHY]   pack_ul_tti_request SFN/Slot:917.7
avril 09 13:40:42 [0m1712662842.398523 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.409897 [NR_MAC]   (917/7)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.412281 [NR_MAC]     917.17 Scheduling pucch reception in  917.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.412290 [PHY]   pack_ul_tti_request SFN/Slot:917.17
avril 09 13:40:42 [0m1712662842.412294 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.413421 [PHY]   pack_ul_tti_request SFN/Slot:917.18
avril 09 13:40:42 [0m1712662842.414484 [PHY]   pack_ul_tti_request SFN/Slot:917.19
avril 09 13:40:42 [0m1712662842.422584 [NR_MAC]   (917/17)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.425029 [NR_MAC]     918. 7 Scheduling pucch reception in  918. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.425037 [PHY]   pack_ul_tti_request SFN/Slot:918.7
avril 09 13:40:42 [0m1712662842.425040 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.435944 [NR_MAC]   (918/7)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.438375 [NR_MAC]     918.17 Scheduling pucch reception in  918.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.438397 [PHY]   pack_ul_tti_request SFN/Slot:918.17
avril 09 13:40:42 [0m1712662842.438399 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.439385 [PHY]   pack_ul_tti_request SFN/Slot:918.18
avril 09 13:40:42 [0m1712662842.440711 [PHY]   pack_ul_tti_request SFN/Slot:918.19
avril 09 13:40:42 [0m1712662842.448060 [NR_MAC]   (918/17)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.450749 [NR_MAC]     919. 7 Scheduling pucch reception in  919. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.450765 [PHY]   pack_ul_tti_request SFN/Slot:919.7
avril 09 13:40:42 [0m1712662842.450768 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.461625 [NR_MAC]   (919/7)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.464078 [NR_MAC]     919.17 Scheduling pucch reception in  919.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.464090 [PHY]   pack_ul_tti_request SFN/Slot:919.17
avril 09 13:40:42 [0m1712662842.464093 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.465164 [PHY]   pack_ul_tti_request SFN/Slot:919.18
avril 09 13:40:42 [0m1712662842.466467 [PHY]   pack_ul_tti_request SFN/Slot:919.19
avril 09 13:40:42 [0m1712662842.474080 [NR_MAC]   (919/17)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.476616 [NR_MAC]     920. 7 Scheduling pucch reception in  920. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.476634 [PHY]   pack_ul_tti_request SFN/Slot:920.7
avril 09 13:40:42 [0m1712662842.476637 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.478616 [NR_MAC]     920. 8 Scheduling pucch reception in  920. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:42 [0m1712662842.478621 [PHY]   pack_ul_tti_request SFN/Slot:920.8
avril 09 13:40:42 [0m1712662842.478623 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:42 [0m1712662842.487259 [NR_MAC]   (920/7)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.489689 [NR_MAC]     920.17 Scheduling pucch reception in  920.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.489698 [PHY]   pack_ul_tti_request SFN/Slot:920.17
avril 09 13:40:42 [0m1712662842.489700 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.490680 [PHY]   pack_ul_tti_request SFN/Slot:920.18
avril 09 13:40:42 [0m1712662842.491865 [PHY]   pack_ul_tti_request SFN/Slot:920.19
avril 09 13:40:42 [0m1712662842.499209 [NR_MAC]   (920/17)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.501808 [NR_MAC]     921. 7 Scheduling pucch reception in  921. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.501821 [PHY]   pack_ul_tti_request SFN/Slot:921.7
avril 09 13:40:42 [0m1712662842.501824 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.512936 [NR_MAC]   (921/7)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.515308 [NR_MAC]     921.17 Scheduling pucch reception in  921.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.515316 [PHY]   pack_ul_tti_request SFN/Slot:921.17
avril 09 13:40:42 [0m1712662842.515318 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.516650 [PHY]   pack_ul_tti_request SFN/Slot:921.18
avril 09 13:40:42 [0m1712662842.517920 [PHY]   pack_ul_tti_request SFN/Slot:921.19
avril 09 13:40:42 [0m1712662842.525323 [NR_MAC]   (921/17)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.527975 [NR_MAC]     922. 7 Scheduling pucch reception in  922. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.527983 [PHY]   pack_ul_tti_request SFN/Slot:922.7
avril 09 13:40:42 [0m1712662842.527986 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.539524 [NR_MAC]   (922/7)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.541800 [NR_MAC]     922.17 Scheduling pucch reception in  922.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.541807 [PHY]   pack_ul_tti_request SFN/Slot:922.17
avril 09 13:40:42 [0m1712662842.541809 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.542948 [PHY]   pack_ul_tti_request SFN/Slot:922.18
avril 09 13:40:42 [0m1712662842.544059 [PHY]   pack_ul_tti_request SFN/Slot:922.19
avril 09 13:40:42 [0m1712662842.552053 [NR_MAC]   (922/17)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.554675 [NR_MAC]     923. 7 Scheduling pucch reception in  923. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.554727 [PHY]   pack_ul_tti_request SFN/Slot:923.7
avril 09 13:40:42 [0m1712662842.554757 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.566199 [NR_MAC]   (923/7)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.568888 [NR_MAC]     923.17 Scheduling pucch reception in  923.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.568895 [PHY]   pack_ul_tti_request SFN/Slot:923.17
avril 09 13:40:42 [0m1712662842.568897 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.569977 [PHY]   pack_ul_tti_request SFN/Slot:923.18
avril 09 13:40:42 [0m1712662842.571167 [PHY]   pack_ul_tti_request SFN/Slot:923.19
avril 09 13:40:42 [0m1712662842.579085 [NR_MAC]   (923/17)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.581409 [NR_MAC]     924. 7 Scheduling pucch reception in  924. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.581418 [PHY]   pack_ul_tti_request SFN/Slot:924.7
avril 09 13:40:42 [0m1712662842.581423 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.592567 [NR_MAC]   (924/7)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.594893 [NR_MAC]     924.17 Scheduling pucch reception in  924.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.594898 [PHY]   pack_ul_tti_request SFN/Slot:924.17
avril 09 13:40:42 [0m1712662842.594900 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.596063 [PHY]   pack_ul_tti_request SFN/Slot:924.18
avril 09 13:40:42 [0m1712662842.597253 [PHY]   pack_ul_tti_request SFN/Slot:924.19
avril 09 13:40:42 [0m1712662842.598604 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 925/0 
avril 09 13:40:42 [0m1712662842.605253 [NR_MAC]   (924/17)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.607784 [NR_MAC]   pucch_acknack  925. 7 Scheduling pucch reception in  925. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.607791 [PHY]   pack_ul_tti_request SFN/Slot:925.7
avril 09 13:40:42 [0m1712662842.607794 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.618938 [NR_MAC]   (925/7)uci_01->pduBitmap:3
avril 09 13:40:42 [0m1712662842.621107 [NR_MAC]     925.17 Scheduling pucch reception in  925.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.621114 [PHY]   pack_ul_tti_request SFN/Slot:925.17
avril 09 13:40:42 [0m1712662842.621116 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.622243 [PHY]   pack_ul_tti_request SFN/Slot:925.18
avril 09 13:40:42 [0m1712662842.623512 [PHY]   pack_ul_tti_request SFN/Slot:925.19
avril 09 13:40:42 [0m1712662842.631039 [NR_MAC]   (925/17)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.633479 [NR_MAC]     926. 7 Scheduling pucch reception in  926. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.633488 [PHY]   pack_ul_tti_request SFN/Slot:926.7
avril 09 13:40:42 [0m1712662842.633490 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.644594 [NR_MAC]   (926/7)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.646976 [NR_MAC]     926.17 Scheduling pucch reception in  926.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.646986 [PHY]   pack_ul_tti_request SFN/Slot:926.17
avril 09 13:40:42 [0m1712662842.646989 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.648047 [PHY]   pack_ul_tti_request SFN/Slot:926.18
avril 09 13:40:42 [0m1712662842.649449 [PHY]   pack_ul_tti_request SFN/Slot:926.19
avril 09 13:40:42 [0m1712662842.657135 [NR_MAC]   (926/17)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.659842 [NR_MAC]     927. 7 Scheduling pucch reception in  927. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.659850 [PHY]   pack_ul_tti_request SFN/Slot:927.7
avril 09 13:40:42 [0m1712662842.659852 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.670837 [NR_MAC]   (927/7)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.672992 [NR_MAC]     927.17 Scheduling pucch reception in  927.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.673000 [PHY]   pack_ul_tti_request SFN/Slot:927.17
avril 09 13:40:42 [0m1712662842.673002 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.674112 [PHY]   pack_ul_tti_request SFN/Slot:927.18
avril 09 13:40:42 [0m1712662842.675538 [PHY]   pack_ul_tti_request SFN/Slot:927.19
avril 09 13:40:42 [0m1712662842.683537 [NR_MAC]   (927/17)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.685876 [NR_MAC]     928. 7 Scheduling pucch reception in  928. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.685884 [PHY]   pack_ul_tti_request SFN/Slot:928.7
avril 09 13:40:42 [0m1712662842.685886 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.688059 [NR_MAC]     928. 8 Scheduling pucch reception in  928. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:42 [0m1712662842.688064 [PHY]   pack_ul_tti_request SFN/Slot:928.8
avril 09 13:40:42 [0m1712662842.688065 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:42 [0m1712662842.697243 [NR_MAC]   (928/7)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.699686 [NR_MAC]     928.17 Scheduling pucch reception in  928.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.699720 [PHY]   pack_ul_tti_request SFN/Slot:928.17
avril 09 13:40:42 [0m1712662842.699731 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.700867 [PHY]   pack_ul_tti_request SFN/Slot:928.18
avril 09 13:40:42 [0m1712662842.702132 [PHY]   pack_ul_tti_request SFN/Slot:928.19
avril 09 13:40:42 [0m1712662842.709983 [NR_MAC]   (928/17)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.712386 [NR_MAC]     929. 7 Scheduling pucch reception in  929. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.712393 [PHY]   pack_ul_tti_request SFN/Slot:929.7
avril 09 13:40:42 [0m1712662842.712396 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.723513 [NR_MAC]   (929/7)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.725898 [NR_MAC]     929.17 Scheduling pucch reception in  929.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.725904 [PHY]   pack_ul_tti_request SFN/Slot:929.17
avril 09 13:40:42 [0m1712662842.725907 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.726990 [PHY]   pack_ul_tti_request SFN/Slot:929.18
avril 09 13:40:42 [0m1712662842.728187 [PHY]   pack_ul_tti_request SFN/Slot:929.19
avril 09 13:40:42 [0m1712662842.736064 [NR_MAC]   (929/17)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.738631 [NR_MAC]     930. 7 Scheduling pucch reception in  930. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.738670 [PHY]   pack_ul_tti_request SFN/Slot:930.7
avril 09 13:40:42 [0m1712662842.738685 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.749887 [NR_MAC]   (930/7)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.752137 [NR_MAC]     930.17 Scheduling pucch reception in  930.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.752148 [PHY]   pack_ul_tti_request SFN/Slot:930.17
avril 09 13:40:42 [0m1712662842.752151 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.753450 [PHY]   pack_ul_tti_request SFN/Slot:930.18
avril 09 13:40:42 [0m1712662842.754668 [PHY]   pack_ul_tti_request SFN/Slot:930.19
avril 09 13:40:42 [0m1712662842.762348 [NR_MAC]   (930/17)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.764800 [NR_MAC]     931. 7 Scheduling pucch reception in  931. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.764809 [PHY]   pack_ul_tti_request SFN/Slot:931.7
avril 09 13:40:42 [0m1712662842.764812 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.776069 [NR_MAC]   (931/7)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.778545 [NR_MAC]     931.17 Scheduling pucch reception in  931.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.778551 [PHY]   pack_ul_tti_request SFN/Slot:931.17
avril 09 13:40:42 [0m1712662842.778553 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.779636 [PHY]   pack_ul_tti_request SFN/Slot:931.18
avril 09 13:40:42 [0m1712662842.780942 [PHY]   pack_ul_tti_request SFN/Slot:931.19
avril 09 13:40:42 [0m1712662842.788877 [NR_MAC]   (931/17)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.791156 [NR_MAC]     932. 7 Scheduling pucch reception in  932. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.791163 [PHY]   pack_ul_tti_request SFN/Slot:932.7
avril 09 13:40:42 [0m1712662842.791166 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.802378 [NR_MAC]   (932/7)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.804906 [NR_MAC]     932.17 Scheduling pucch reception in  932.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.804912 [PHY]   pack_ul_tti_request SFN/Slot:932.17
avril 09 13:40:42 [0m1712662842.804914 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.806008 [PHY]   pack_ul_tti_request SFN/Slot:932.18
avril 09 13:40:42 [0m1712662842.807249 [PHY]   pack_ul_tti_request SFN/Slot:932.19
avril 09 13:40:42 [0m1712662842.815308 [NR_MAC]   (932/17)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.818029 [NR_MAC]     933. 7 Scheduling pucch reception in  933. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.818036 [PHY]   pack_ul_tti_request SFN/Slot:933.7
avril 09 13:40:42 [0m1712662842.818039 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.829417 [NR_MAC]   (933/7)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.831851 [NR_MAC]     933.17 Scheduling pucch reception in  933.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.831862 [PHY]   pack_ul_tti_request SFN/Slot:933.17
avril 09 13:40:42 [0m1712662842.831865 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.832971 [PHY]   pack_ul_tti_request SFN/Slot:933.18
avril 09 13:40:42 [0m1712662842.834172 [PHY]   pack_ul_tti_request SFN/Slot:933.19
avril 09 13:40:42 [0m1712662842.841861 [NR_MAC]   (933/17)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.844347 [NR_MAC]     934. 7 Scheduling pucch reception in  934. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.844357 [PHY]   pack_ul_tti_request SFN/Slot:934.7
avril 09 13:40:42 [0m1712662842.844359 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.855857 [NR_MAC]   (934/7)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.858239 [NR_MAC]     934.17 Scheduling pucch reception in  934.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.858250 [PHY]   pack_ul_tti_request SFN/Slot:934.17
avril 09 13:40:42 [0m1712662842.858253 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.859331 [PHY]   pack_ul_tti_request SFN/Slot:934.18
avril 09 13:40:42 [0m1712662842.860545 [PHY]   pack_ul_tti_request SFN/Slot:934.19
avril 09 13:40:42 [0m1712662842.861902 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 935/0 
avril 09 13:40:42 [0m1712662842.868858 [NR_MAC]   (934/17)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.871326 [NR_MAC]   pucch_acknack  935. 7 Scheduling pucch reception in  935. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.871337 [PHY]   pack_ul_tti_request SFN/Slot:935.7
avril 09 13:40:42 [0m1712662842.871341 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.882068 [NR_MAC]   (935/7)uci_01->pduBitmap:3
avril 09 13:40:42 [0m1712662842.884570 [NR_MAC]     935.17 Scheduling pucch reception in  935.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.884582 [PHY]   pack_ul_tti_request SFN/Slot:935.17
avril 09 13:40:42 [0m1712662842.884585 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.885680 [PHY]   pack_ul_tti_request SFN/Slot:935.18
avril 09 13:40:42 [0m1712662842.886811 [PHY]   pack_ul_tti_request SFN/Slot:935.19
avril 09 13:40:42 [0m1712662842.894610 [NR_MAC]   (935/17)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.897101 [NR_MAC]     936. 7 Scheduling pucch reception in  936. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.897113 [PHY]   pack_ul_tti_request SFN/Slot:936.7
avril 09 13:40:42 [0m1712662842.897117 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.899175 [NR_MAC]     936. 8 Scheduling pucch reception in  936. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:42 [0m1712662842.899183 [PHY]   pack_ul_tti_request SFN/Slot:936.8
avril 09 13:40:42 [0m1712662842.899185 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:42 [0m1712662842.908875 [NR_MAC]   (936/7)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.911101 [NR_MAC]     936.17 Scheduling pucch reception in  936.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.911106 [PHY]   pack_ul_tti_request SFN/Slot:936.17
avril 09 13:40:42 [0m1712662842.911108 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.912466 [PHY]   pack_ul_tti_request SFN/Slot:936.18
avril 09 13:40:42 [0m1712662842.913427 [PHY]   pack_ul_tti_request SFN/Slot:936.19
avril 09 13:40:42 [0m1712662842.921242 [NR_MAC]   (936/17)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.923580 [NR_MAC]     937. 7 Scheduling pucch reception in  937. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.923591 [PHY]   pack_ul_tti_request SFN/Slot:937.7
avril 09 13:40:42 [0m1712662842.923593 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.934654 [NR_MAC]   (937/7)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.937048 [NR_MAC]     937.17 Scheduling pucch reception in  937.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.937057 [PHY]   pack_ul_tti_request SFN/Slot:937.17
avril 09 13:40:42 [0m1712662842.937060 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.938230 [PHY]   pack_ul_tti_request SFN/Slot:937.18
avril 09 13:40:42 [0m1712662842.939488 [PHY]   pack_ul_tti_request SFN/Slot:937.19
avril 09 13:40:42 [0m1712662842.947494 [NR_MAC]   (937/17)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.950032 [NR_MAC]     938. 7 Scheduling pucch reception in  938. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.950042 [PHY]   pack_ul_tti_request SFN/Slot:938.7
avril 09 13:40:42 [0m1712662842.950045 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.961304 [NR_MAC]   (938/7)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.963722 [NR_MAC]     938.17 Scheduling pucch reception in  938.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.963733 [PHY]   pack_ul_tti_request SFN/Slot:938.17
avril 09 13:40:42 [0m1712662842.963736 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.964867 [PHY]   pack_ul_tti_request SFN/Slot:938.18
avril 09 13:40:42 [0m1712662842.966078 [PHY]   pack_ul_tti_request SFN/Slot:938.19
avril 09 13:40:42 [0m1712662842.973885 [NR_MAC]   (938/17)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.976237 [NR_MAC]     939. 7 Scheduling pucch reception in  939. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.976278 [PHY]   pack_ul_tti_request SFN/Slot:939.7
avril 09 13:40:42 [0m1712662842.976291 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.987550 [NR_MAC]   (939/7)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662842.989946 [NR_MAC]     939.17 Scheduling pucch reception in  939.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662842.989953 [PHY]   pack_ul_tti_request SFN/Slot:939.17
avril 09 13:40:42 [0m1712662842.989955 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:42 [0m1712662842.991087 [PHY]   pack_ul_tti_request SFN/Slot:939.18
avril 09 13:40:42 [0m1712662842.992402 [PHY]   pack_ul_tti_request SFN/Slot:939.19
avril 09 13:40:42 [0m1712662843.000112 [NR_MAC]   (939/17)uci_01->pduBitmap:1
avril 09 13:40:42 [0m1712662843.002819 [NR_MAC]     940. 7 Scheduling pucch reception in  940. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:42 [0m1712662843.002828 [PHY]   pack_ul_tti_request SFN/Slot:940.7
avril 09 13:40:42 [0m1712662843.002831 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.014055 [NR_MAC]   (940/7)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.016446 [NR_MAC]     940.17 Scheduling pucch reception in  940.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.016455 [PHY]   pack_ul_tti_request SFN/Slot:940.17
avril 09 13:40:43 [0m1712662843.016458 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.017537 [PHY]   pack_ul_tti_request SFN/Slot:940.18
avril 09 13:40:43 [0m1712662843.018795 [PHY]   pack_ul_tti_request SFN/Slot:940.19
avril 09 13:40:43 [0m1712662843.026424 [NR_MAC]   (940/17)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.028992 [NR_MAC]     941. 7 Scheduling pucch reception in  941. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.029002 [PHY]   pack_ul_tti_request SFN/Slot:941.7
avril 09 13:40:43 [0m1712662843.029005 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.040436 [NR_MAC]   (941/7)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.042880 [NR_MAC]     941.17 Scheduling pucch reception in  941.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.042886 [PHY]   pack_ul_tti_request SFN/Slot:941.17
avril 09 13:40:43 [0m1712662843.042888 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.044038 [PHY]   pack_ul_tti_request SFN/Slot:941.18
avril 09 13:40:43 [0m1712662843.045229 [PHY]   pack_ul_tti_request SFN/Slot:941.19
avril 09 13:40:43 [0m1712662843.053018 [NR_MAC]   (941/17)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.055628 [NR_MAC]     942. 7 Scheduling pucch reception in  942. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.055668 [PHY]   pack_ul_tti_request SFN/Slot:942.7
avril 09 13:40:43 [0m1712662843.055683 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.066344 [NR_MAC]   (942/7)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.068817 [NR_MAC]     942.17 Scheduling pucch reception in  942.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.068823 [PHY]   pack_ul_tti_request SFN/Slot:942.17
avril 09 13:40:43 [0m1712662843.068825 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.069897 [PHY]   pack_ul_tti_request SFN/Slot:942.18
avril 09 13:40:43 [0m1712662843.071113 [PHY]   pack_ul_tti_request SFN/Slot:942.19
avril 09 13:40:43 [0m1712662843.079069 [NR_MAC]   (942/17)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.081339 [NR_MAC]     943. 7 Scheduling pucch reception in  943. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.081358 [PHY]   pack_ul_tti_request SFN/Slot:943.7
avril 09 13:40:43 [0m1712662843.081360 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.092549 [NR_MAC]   (943/7)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.094902 [NR_MAC]     943.17 Scheduling pucch reception in  943.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.094908 [PHY]   pack_ul_tti_request SFN/Slot:943.17
avril 09 13:40:43 [0m1712662843.094910 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.096152 [PHY]   pack_ul_tti_request SFN/Slot:943.18
avril 09 13:40:43 [0m1712662843.097390 [PHY]   pack_ul_tti_request SFN/Slot:943.19
avril 09 13:40:43 [0m1712662843.105136 [NR_MAC]   (943/17)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.107855 [NR_MAC]     944. 7 Scheduling pucch reception in  944. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.107862 [PHY]   pack_ul_tti_request SFN/Slot:944.7
avril 09 13:40:43 [0m1712662843.107865 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.109951 [NR_MAC]     944. 8 Scheduling pucch reception in  944. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:43 [0m1712662843.109956 [PHY]   pack_ul_tti_request SFN/Slot:944.8
avril 09 13:40:43 [0m1712662843.109957 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:43 [0m1712662843.118812 [NR_MAC]   (944/7)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.121142 [NR_MAC]     944.17 Scheduling pucch reception in  944.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.121147 [PHY]   pack_ul_tti_request SFN/Slot:944.17
avril 09 13:40:43 [0m1712662843.121150 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.122271 [PHY]   pack_ul_tti_request SFN/Slot:944.18
avril 09 13:40:43 [0m1712662843.123594 [PHY]   pack_ul_tti_request SFN/Slot:944.19
avril 09 13:40:43 [0m1712662843.124877 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 945/0 
avril 09 13:40:43 [0m1712662843.131416 [NR_MAC]   (944/17)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.133849 [NR_MAC]   pucch_acknack  945. 7 Scheduling pucch reception in  945. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.133887 [PHY]   pack_ul_tti_request SFN/Slot:945.7
avril 09 13:40:43 [0m1712662843.133900 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.145158 [NR_MAC]   (945/7)uci_01->pduBitmap:3
avril 09 13:40:43 [0m1712662843.147769 [NR_MAC]     945.17 Scheduling pucch reception in  945.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.147782 [PHY]   pack_ul_tti_request SFN/Slot:945.17
avril 09 13:40:43 [0m1712662843.147785 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.148880 [PHY]   pack_ul_tti_request SFN/Slot:945.18
avril 09 13:40:43 [0m1712662843.150134 [PHY]   pack_ul_tti_request SFN/Slot:945.19
avril 09 13:40:43 [0m1712662843.158230 [NR_MAC]   (945/17)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.160699 [NR_MAC]     946. 7 Scheduling pucch reception in  946. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.160707 [PHY]   pack_ul_tti_request SFN/Slot:946.7
avril 09 13:40:43 [0m1712662843.160709 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.171929 [NR_MAC]   (946/7)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.174327 [NR_MAC]     946.17 Scheduling pucch reception in  946.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.174360 [PHY]   pack_ul_tti_request SFN/Slot:946.17
avril 09 13:40:43 [0m1712662843.174376 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.175585 [PHY]   pack_ul_tti_request SFN/Slot:946.18
avril 09 13:40:43 [0m1712662843.176871 [PHY]   pack_ul_tti_request SFN/Slot:946.19
avril 09 13:40:43 [0m1712662843.184870 [NR_MAC]   (946/17)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.187312 [NR_MAC]     947. 7 Scheduling pucch reception in  947. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.187321 [PHY]   pack_ul_tti_request SFN/Slot:947.7
avril 09 13:40:43 [0m1712662843.187323 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.198512 [NR_MAC]   (947/7)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.201001 [NR_MAC]     947.17 Scheduling pucch reception in  947.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.201009 [PHY]   pack_ul_tti_request SFN/Slot:947.17
avril 09 13:40:43 [0m1712662843.201012 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.202044 [PHY]   pack_ul_tti_request SFN/Slot:947.18
avril 09 13:40:43 [0m1712662843.203309 [PHY]   pack_ul_tti_request SFN/Slot:947.19
avril 09 13:40:43 [0m1712662843.211054 [NR_MAC]   (947/17)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.213682 [NR_MAC]     948. 7 Scheduling pucch reception in  948. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.213692 [PHY]   pack_ul_tti_request SFN/Slot:948.7
avril 09 13:40:43 [0m1712662843.213695 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.225130 [NR_MAC]   (948/7)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.227722 [NR_MAC]     948.17 Scheduling pucch reception in  948.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.227730 [PHY]   pack_ul_tti_request SFN/Slot:948.17
avril 09 13:40:43 [0m1712662843.227732 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.228953 [PHY]   pack_ul_tti_request SFN/Slot:948.18
avril 09 13:40:43 [0m1712662843.230079 [PHY]   pack_ul_tti_request SFN/Slot:948.19
avril 09 13:40:43 [0m1712662843.238031 [NR_MAC]   (948/17)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.240608 [NR_MAC]     949. 7 Scheduling pucch reception in  949. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.240659 [PHY]   pack_ul_tti_request SFN/Slot:949.7
avril 09 13:40:43 [0m1712662843.240662 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.251567 [NR_MAC]   (949/7)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.253972 [NR_MAC]     949.17 Scheduling pucch reception in  949.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.253980 [PHY]   pack_ul_tti_request SFN/Slot:949.17
avril 09 13:40:43 [0m1712662843.253983 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.255045 [PHY]   pack_ul_tti_request SFN/Slot:949.18
avril 09 13:40:43 [0m1712662843.256397 [PHY]   pack_ul_tti_request SFN/Slot:949.19
avril 09 13:40:43 [0m1712662843.264107 [NR_MAC]   (949/17)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.266652 [NR_MAC]     950. 7 Scheduling pucch reception in  950. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.266661 [PHY]   pack_ul_tti_request SFN/Slot:950.7
avril 09 13:40:43 [0m1712662843.266664 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.277606 [NR_MAC]   (950/7)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.280088 [NR_MAC]     950.17 Scheduling pucch reception in  950.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.280101 [PHY]   pack_ul_tti_request SFN/Slot:950.17
avril 09 13:40:43 [0m1712662843.280103 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.281142 [PHY]   pack_ul_tti_request SFN/Slot:950.18
avril 09 13:40:43 [0m1712662843.282472 [PHY]   pack_ul_tti_request SFN/Slot:950.19
avril 09 13:40:43 [0m1712662843.290667 [NR_MAC]   (950/17)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.292956 [NR_MAC]     951. 7 Scheduling pucch reception in  951. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.292973 [PHY]   pack_ul_tti_request SFN/Slot:951.7
avril 09 13:40:43 [0m1712662843.292975 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.304166 [NR_MAC]   (951/7)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.306771 [NR_MAC]     951.17 Scheduling pucch reception in  951.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.306779 [PHY]   pack_ul_tti_request SFN/Slot:951.17
avril 09 13:40:43 [0m1712662843.306781 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.307916 [PHY]   pack_ul_tti_request SFN/Slot:951.18
avril 09 13:40:43 [0m1712662843.308998 [PHY]   pack_ul_tti_request SFN/Slot:951.19
avril 09 13:40:43 [0m1712662843.316901 [NR_MAC]   (951/17)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.319253 [NR_MAC]     952. 7 Scheduling pucch reception in  952. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.319266 [PHY]   pack_ul_tti_request SFN/Slot:952.7
avril 09 13:40:43 [0m1712662843.319269 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.321413 [NR_MAC]     952. 8 Scheduling pucch reception in  952. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:43 [0m1712662843.321419 [PHY]   pack_ul_tti_request SFN/Slot:952.8
avril 09 13:40:43 [0m1712662843.321421 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:43 [0m1712662843.330704 [NR_MAC]   (952/7)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.333044 [NR_MAC]     952.17 Scheduling pucch reception in  952.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.333053 [PHY]   pack_ul_tti_request SFN/Slot:952.17
avril 09 13:40:43 [0m1712662843.333056 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.334210 [PHY]   pack_ul_tti_request SFN/Slot:952.18
avril 09 13:40:43 [0m1712662843.335455 [PHY]   pack_ul_tti_request SFN/Slot:952.19
avril 09 13:40:43 [0m1712662843.343286 [NR_MAC]   (952/17)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.345957 [NR_MAC]     953. 7 Scheduling pucch reception in  953. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.345968 [PHY]   pack_ul_tti_request SFN/Slot:953.7
avril 09 13:40:43 [0m1712662843.345971 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.356986 [NR_MAC]   (953/7)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.359692 [NR_MAC]     953.17 Scheduling pucch reception in  953.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.359741 [PHY]   pack_ul_tti_request SFN/Slot:953.17
avril 09 13:40:43 [0m1712662843.359763 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.360942 [PHY]   pack_ul_tti_request SFN/Slot:953.18
avril 09 13:40:43 [0m1712662843.362081 [PHY]   pack_ul_tti_request SFN/Slot:953.19
avril 09 13:40:43 [0m1712662843.370171 [NR_MAC]   (953/17)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.371761 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 954/6 
avril 09 13:40:43 [0m1712662843.372882 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 954/7 
avril 09 13:40:43 [0m1712662843.372890 [NR_MAC]     954. 7 Scheduling pucch reception in  954. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.372908 [PHY]   pack_ul_tti_request SFN/Slot:954.7
avril 09 13:40:43 [0m1712662843.372912 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.383862 [NR_MAC]   (954/7)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.386326 [NR_MAC]   pucch_acknack  954.17 Scheduling pucch reception in  954.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.386353 [PHY]   pack_ul_tti_request SFN/Slot:954.17
avril 09 13:40:43 [0m1712662843.386360 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.387442 [PHY]   pack_ul_tti_request SFN/Slot:954.18
avril 09 13:40:43 [0m1712662843.388847 [PHY]   pack_ul_tti_request SFN/Slot:954.19
avril 09 13:40:43 [0m1712662843.390027 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 955/0 
avril 09 13:40:43 [0m1712662843.396695 [NR_MAC]   (954/17)uci_01->pduBitmap:3
avril 09 13:40:43 [0m1712662843.399047 [NR_MAC]   pucch_acknack  955. 7 Scheduling pucch reception in  955. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.399054 [PHY]   pack_ul_tti_request SFN/Slot:955.7
avril 09 13:40:43 [0m1712662843.399057 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.410385 [NR_MAC]   (955/7)uci_01->pduBitmap:3
avril 09 13:40:43 [0m1712662843.412804 [NR_MAC]     955.17 Scheduling pucch reception in  955.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.412810 [PHY]   pack_ul_tti_request SFN/Slot:955.17
avril 09 13:40:43 [0m1712662843.412812 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.413945 [PHY]   pack_ul_tti_request SFN/Slot:955.18
avril 09 13:40:43 [0m1712662843.415260 [PHY]   pack_ul_tti_request SFN/Slot:955.19
avril 09 13:40:43 [0m1712662843.423223 [NR_MAC]   (955/17)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.426006 [NR_MAC]     956. 7 Scheduling pucch reception in  956. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.426010 [PHY]   pack_ul_tti_request SFN/Slot:956.7
avril 09 13:40:43 [0m1712662843.426012 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.437292 [NR_MAC]   (956/7)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.439884 [NR_MAC]     956.17 Scheduling pucch reception in  956.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.439892 [PHY]   pack_ul_tti_request SFN/Slot:956.17
avril 09 13:40:43 [0m1712662843.439894 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.441015 [PHY]   pack_ul_tti_request SFN/Slot:956.18
avril 09 13:40:43 [0m1712662843.442240 [PHY]   pack_ul_tti_request SFN/Slot:956.19
avril 09 13:40:43 [0m1712662843.450327 [NR_MAC]   (956/17)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.452849 [NR_MAC]     957. 7 Scheduling pucch reception in  957. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.452881 [PHY]   pack_ul_tti_request SFN/Slot:957.7
avril 09 13:40:43 [0m1712662843.452883 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.464176 [NR_MAC]   (957/7)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.466556 [NR_MAC]     957.17 Scheduling pucch reception in  957.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.466563 [PHY]   pack_ul_tti_request SFN/Slot:957.17
avril 09 13:40:43 [0m1712662843.466565 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.467860 [PHY]   pack_ul_tti_request SFN/Slot:957.18
avril 09 13:40:43 [0m1712662843.469001 [PHY]   pack_ul_tti_request SFN/Slot:957.19
avril 09 13:40:43 [0m1712662843.477044 [NR_MAC]   (957/17)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.479520 [NR_MAC]     958. 7 Scheduling pucch reception in  958. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.479526 [PHY]   pack_ul_tti_request SFN/Slot:958.7
avril 09 13:40:43 [0m1712662843.479529 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.491143 [NR_MAC]   (958/7)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.493766 [NR_MAC]     958.17 Scheduling pucch reception in  958.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.493824 [PHY]   pack_ul_tti_request SFN/Slot:958.17
avril 09 13:40:43 [0m1712662843.493840 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.494956 [PHY]   pack_ul_tti_request SFN/Slot:958.18
avril 09 13:40:43 [0m1712662843.496118 [PHY]   pack_ul_tti_request SFN/Slot:958.19
avril 09 13:40:43 [0m1712662843.503937 [NR_MAC]   (958/17)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.506445 [NR_MAC]     959. 7 Scheduling pucch reception in  959. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.506450 [PHY]   pack_ul_tti_request SFN/Slot:959.7
avril 09 13:40:43 [0m1712662843.506453 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.517874 [NR_MAC]   (959/7)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.520388 [NR_MAC]     959.17 Scheduling pucch reception in  959.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.520393 [PHY]   pack_ul_tti_request SFN/Slot:959.17
avril 09 13:40:43 [0m1712662843.520395 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.521614 [PHY]   pack_ul_tti_request SFN/Slot:959.18
avril 09 13:40:43 [0m1712662843.522892 [PHY]   pack_ul_tti_request SFN/Slot:959.19
avril 09 13:40:43 [0m1712662843.530864 [NR_MAC]   (959/17)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.533472 [NR_MAC]     960. 7 Scheduling pucch reception in  960. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.533491 [PHY]   pack_ul_tti_request SFN/Slot:960.7
avril 09 13:40:43 [0m1712662843.533493 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.535735 [NR_MAC]     960. 8 Scheduling pucch reception in  960. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:43 [0m1712662843.535762 [PHY]   pack_ul_tti_request SFN/Slot:960.8
avril 09 13:40:43 [0m1712662843.535769 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:43 [0m1712662843.545030 [NR_MAC]   (960/7)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.547474 [NR_MAC]     960.17 Scheduling pucch reception in  960.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.547483 [PHY]   pack_ul_tti_request SFN/Slot:960.17
avril 09 13:40:43 [0m1712662843.547486 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.548638 [PHY]   pack_ul_tti_request SFN/Slot:960.18
avril 09 13:40:43 [0m1712662843.549947 [PHY]   pack_ul_tti_request SFN/Slot:960.19
avril 09 13:40:43 [0m1712662843.557791 [NR_MAC]   (960/17)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.560293 [NR_MAC]     961. 7 Scheduling pucch reception in  961. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.560297 [PHY]   pack_ul_tti_request SFN/Slot:961.7
avril 09 13:40:43 [0m1712662843.560299 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.571854 [NR_MAC]   (961/7)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.574312 [NR_MAC]     961.17 Scheduling pucch reception in  961.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.574321 [PHY]   pack_ul_tti_request SFN/Slot:961.17
avril 09 13:40:43 [0m1712662843.574324 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.575563 [PHY]   pack_ul_tti_request SFN/Slot:961.18
avril 09 13:40:43 [0m1712662843.576871 [PHY]   pack_ul_tti_request SFN/Slot:961.19
avril 09 13:40:43 [0m1712662843.584742 [NR_MAC]   (961/17)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.587115 [NR_MAC]     962. 7 Scheduling pucch reception in  962. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.587121 [PHY]   pack_ul_tti_request SFN/Slot:962.7
avril 09 13:40:43 [0m1712662843.587123 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.598561 [NR_MAC]   (962/7)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.601026 [NR_MAC]     962.17 Scheduling pucch reception in  962.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.601033 [PHY]   pack_ul_tti_request SFN/Slot:962.17
avril 09 13:40:43 [0m1712662843.601034 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.602243 [PHY]   pack_ul_tti_request SFN/Slot:962.18
avril 09 13:40:43 [0m1712662843.603649 [PHY]   pack_ul_tti_request SFN/Slot:962.19
avril 09 13:40:43 [0m1712662843.611480 [NR_MAC]   (962/17)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.613978 [NR_MAC]     963. 7 Scheduling pucch reception in  963. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.613995 [PHY]   pack_ul_tti_request SFN/Slot:963.7
avril 09 13:40:43 [0m1712662843.613997 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.625390 [NR_MAC]   (963/7)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.627998 [NR_MAC]     963.17 Scheduling pucch reception in  963.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.628005 [PHY]   pack_ul_tti_request SFN/Slot:963.17
avril 09 13:40:43 [0m1712662843.628008 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.629079 [PHY]   pack_ul_tti_request SFN/Slot:963.18
avril 09 13:40:43 [0m1712662843.630259 [PHY]   pack_ul_tti_request SFN/Slot:963.19
avril 09 13:40:43 [0m1712662843.638287 [NR_MAC]   (963/17)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.641043 [NR_MAC]     964. 7 Scheduling pucch reception in  964. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.641048 [PHY]   pack_ul_tti_request SFN/Slot:964.7
avril 09 13:40:43 [0m1712662843.641050 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.652325 [NR_MAC]   (964/7)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.654972 [NR_MAC]     964.17 Scheduling pucch reception in  964.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.654983 [PHY]   pack_ul_tti_request SFN/Slot:964.17
avril 09 13:40:43 [0m1712662843.654984 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.656009 [PHY]   pack_ul_tti_request SFN/Slot:964.18
avril 09 13:40:43 [0m1712662843.657348 [PHY]   pack_ul_tti_request SFN/Slot:964.19
avril 09 13:40:43 [0m1712662843.658623 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 965/0 
avril 09 13:40:43 [0m1712662843.665319 [NR_MAC]   (964/17)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.667901 [NR_MAC]   pucch_acknack  965. 7 Scheduling pucch reception in  965. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.667908 [PHY]   pack_ul_tti_request SFN/Slot:965.7
avril 09 13:40:43 [0m1712662843.667912 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.679152 [NR_MAC]   (965/7)uci_01->pduBitmap:3
avril 09 13:40:43 [0m1712662843.681746 [NR_MAC]     965.17 Scheduling pucch reception in  965.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.681778 [PHY]   pack_ul_tti_request SFN/Slot:965.17
avril 09 13:40:43 [0m1712662843.681784 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.682971 [PHY]   pack_ul_tti_request SFN/Slot:965.18
avril 09 13:40:43 [0m1712662843.684117 [PHY]   pack_ul_tti_request SFN/Slot:965.19
avril 09 13:40:43 [0m1712662843.692093 [NR_MAC]   (965/17)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.694754 [NR_MAC]     966. 7 Scheduling pucch reception in  966. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.694763 [PHY]   pack_ul_tti_request SFN/Slot:966.7
avril 09 13:40:43 [0m1712662843.694766 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.706150 [NR_MAC]   (966/7)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.708898 [NR_MAC]     966.17 Scheduling pucch reception in  966.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.708906 [PHY]   pack_ul_tti_request SFN/Slot:966.17
avril 09 13:40:43 [0m1712662843.708909 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.709965 [PHY]   pack_ul_tti_request SFN/Slot:966.18
avril 09 13:40:43 [0m1712662843.711121 [PHY]   pack_ul_tti_request SFN/Slot:966.19
avril 09 13:40:43 [0m1712662843.718972 [NR_MAC]   (966/17)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.721636 [NR_MAC]     967. 7 Scheduling pucch reception in  967. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.721666 [PHY]   pack_ul_tti_request SFN/Slot:967.7
avril 09 13:40:43 [0m1712662843.721668 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.732725 [NR_MAC]   (967/7)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.734898 [NR_MAC]     967.17 Scheduling pucch reception in  967.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.734903 [PHY]   pack_ul_tti_request SFN/Slot:967.17
avril 09 13:40:43 [0m1712662843.734905 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.736028 [PHY]   pack_ul_tti_request SFN/Slot:967.18
avril 09 13:40:43 [0m1712662843.737298 [PHY]   pack_ul_tti_request SFN/Slot:967.19
avril 09 13:40:43 [0m1712662843.745106 [NR_MAC]   (967/17)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.747675 [NR_MAC]     968. 7 Scheduling pucch reception in  968. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.747684 [PHY]   pack_ul_tti_request SFN/Slot:968.7
avril 09 13:40:43 [0m1712662843.747686 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.749946 [NR_MAC]     968. 8 Scheduling pucch reception in  968. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:43 [0m1712662843.749951 [PHY]   pack_ul_tti_request SFN/Slot:968.8
avril 09 13:40:43 [0m1712662843.749952 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:43 [0m1712662843.759384 [NR_MAC]   (968/7)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.761978 [NR_MAC]     968.17 Scheduling pucch reception in  968.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.761983 [PHY]   pack_ul_tti_request SFN/Slot:968.17
avril 09 13:40:43 [0m1712662843.761984 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.763205 [PHY]   pack_ul_tti_request SFN/Slot:968.18
avril 09 13:40:43 [0m1712662843.764601 [PHY]   pack_ul_tti_request SFN/Slot:968.19
avril 09 13:40:43 [0m1712662843.772700 [NR_MAC]   (968/17)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.775066 [NR_MAC]     969. 7 Scheduling pucch reception in  969. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.775075 [PHY]   pack_ul_tti_request SFN/Slot:969.7
avril 09 13:40:43 [0m1712662843.775076 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.786078 [NR_MAC]   (969/7)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.788725 [NR_MAC]     969.17 Scheduling pucch reception in  969.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.788753 [PHY]   pack_ul_tti_request SFN/Slot:969.17
avril 09 13:40:43 [0m1712662843.788755 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.789846 [PHY]   pack_ul_tti_request SFN/Slot:969.18
avril 09 13:40:43 [0m1712662843.790938 [PHY]   pack_ul_tti_request SFN/Slot:969.19
avril 09 13:40:43 [0m1712662843.798902 [NR_MAC]   (969/17)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.801630 [NR_MAC]     970. 7 Scheduling pucch reception in  970. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.801648 [PHY]   pack_ul_tti_request SFN/Slot:970.7
avril 09 13:40:43 [0m1712662843.801650 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.812801 [NR_MAC]   (970/7)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.815015 [NR_MAC]     970.17 Scheduling pucch reception in  970.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.815021 [PHY]   pack_ul_tti_request SFN/Slot:970.17
avril 09 13:40:43 [0m1712662843.815023 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.816130 [PHY]   pack_ul_tti_request SFN/Slot:970.18
avril 09 13:40:43 [0m1712662843.817478 [PHY]   pack_ul_tti_request SFN/Slot:970.19
avril 09 13:40:43 [0m1712662843.825271 [NR_MAC]   (970/17)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.827954 [NR_MAC]     971. 7 Scheduling pucch reception in  971. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.827960 [PHY]   pack_ul_tti_request SFN/Slot:971.7
avril 09 13:40:43 [0m1712662843.827962 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.839192 [NR_MAC]   (971/7)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.841779 [NR_MAC]     971.17 Scheduling pucch reception in  971.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.841806 [PHY]   pack_ul_tti_request SFN/Slot:971.17
avril 09 13:40:43 [0m1712662843.841810 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.843035 [PHY]   pack_ul_tti_request SFN/Slot:971.18
avril 09 13:40:43 [0m1712662843.844065 [PHY]   pack_ul_tti_request SFN/Slot:971.19
avril 09 13:40:43 [0m1712662843.851849 [NR_MAC]   (971/17)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.854510 [NR_MAC]     972. 7 Scheduling pucch reception in  972. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.854517 [PHY]   pack_ul_tti_request SFN/Slot:972.7
avril 09 13:40:43 [0m1712662843.854519 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.865381 [NR_MAC]   (972/7)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.867852 [NR_MAC]     972.17 Scheduling pucch reception in  972.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.867858 [PHY]   pack_ul_tti_request SFN/Slot:972.17
avril 09 13:40:43 [0m1712662843.867862 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.868944 [PHY]   pack_ul_tti_request SFN/Slot:972.18
avril 09 13:40:43 [0m1712662843.870181 [PHY]   pack_ul_tti_request SFN/Slot:972.19
avril 09 13:40:43 [0m1712662843.878213 [NR_MAC]   (972/17)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.880745 [NR_MAC]     973. 7 Scheduling pucch reception in  973. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.880762 [PHY]   pack_ul_tti_request SFN/Slot:973.7
avril 09 13:40:43 [0m1712662843.880765 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.891917 [NR_MAC]   (973/7)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.894368 [NR_MAC]     973.17 Scheduling pucch reception in  973.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.894376 [PHY]   pack_ul_tti_request SFN/Slot:973.17
avril 09 13:40:43 [0m1712662843.894379 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.895422 [PHY]   pack_ul_tti_request SFN/Slot:973.18
avril 09 13:40:43 [0m1712662843.896706 [PHY]   pack_ul_tti_request SFN/Slot:973.19
avril 09 13:40:43 [0m1712662843.904820 [NR_MAC]   (973/17)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.907163 [NR_MAC]     974. 7 Scheduling pucch reception in  974. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.907168 [PHY]   pack_ul_tti_request SFN/Slot:974.7
avril 09 13:40:43 [0m1712662843.907171 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.918802 [NR_MAC]   (974/7)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.921051 [NR_MAC]     974.17 Scheduling pucch reception in  974.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.921071 [PHY]   pack_ul_tti_request SFN/Slot:974.17
avril 09 13:40:43 [0m1712662843.921075 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.922109 [PHY]   pack_ul_tti_request SFN/Slot:974.18
avril 09 13:40:43 [0m1712662843.923415 [PHY]   pack_ul_tti_request SFN/Slot:974.19
avril 09 13:40:43 [0m1712662843.924644 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 975/0 
avril 09 13:40:43 [0m1712662843.931205 [NR_MAC]   (974/17)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.933668 [NR_MAC]   pucch_acknack  975. 7 Scheduling pucch reception in  975. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.933674 [PHY]   pack_ul_tti_request SFN/Slot:975.7
avril 09 13:40:43 [0m1712662843.933676 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.945023 [NR_MAC]   (975/7)uci_01->pduBitmap:3
avril 09 13:40:43 [0m1712662843.947474 [NR_MAC]     975.17 Scheduling pucch reception in  975.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.947484 [PHY]   pack_ul_tti_request SFN/Slot:975.17
avril 09 13:40:43 [0m1712662843.947486 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.948790 [PHY]   pack_ul_tti_request SFN/Slot:975.18
avril 09 13:40:43 [0m1712662843.949944 [PHY]   pack_ul_tti_request SFN/Slot:975.19
avril 09 13:40:43 [0m1712662843.957869 [NR_MAC]   (975/17)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.960323 [NR_MAC]     976. 7 Scheduling pucch reception in  976. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.960331 [PHY]   pack_ul_tti_request SFN/Slot:976.7
avril 09 13:40:43 [0m1712662843.960334 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.962444 [NR_MAC]     976. 8 Scheduling pucch reception in  976. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:43 [0m1712662843.962453 [PHY]   pack_ul_tti_request SFN/Slot:976.8
avril 09 13:40:43 [0m1712662843.962455 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:43 [0m1712662843.971732 [NR_MAC]   (976/7)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.974063 [NR_MAC]     976.17 Scheduling pucch reception in  976.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.974070 [PHY]   pack_ul_tti_request SFN/Slot:976.17
avril 09 13:40:43 [0m1712662843.974073 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.975230 [PHY]   pack_ul_tti_request SFN/Slot:976.18
avril 09 13:40:43 [0m1712662843.976520 [PHY]   pack_ul_tti_request SFN/Slot:976.19
avril 09 13:40:43 [0m1712662843.984147 [NR_MAC]   (976/17)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662843.986775 [NR_MAC]     977. 7 Scheduling pucch reception in  977. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662843.986782 [PHY]   pack_ul_tti_request SFN/Slot:977.7
avril 09 13:40:43 [0m1712662843.986784 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662843.997908 [NR_MAC]   (977/7)uci_01->pduBitmap:1
avril 09 13:40:43 [0m1712662844.000683 [NR_MAC]     977.17 Scheduling pucch reception in  977.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:43 [0m1712662844.000696 [PHY]   pack_ul_tti_request SFN/Slot:977.17
avril 09 13:40:43 [0m1712662844.000698 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:43 [0m1712662844.001912 [PHY]   pack_ul_tti_request SFN/Slot:977.18
avril 09 13:40:43 [0m1712662844.003104 [PHY]   pack_ul_tti_request SFN/Slot:977.19
avril 09 13:40:44 [0m1712662844.010963 [NR_MAC]   (977/17)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.013475 [NR_MAC]     978. 7 Scheduling pucch reception in  978. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.013493 [PHY]   pack_ul_tti_request SFN/Slot:978.7
avril 09 13:40:44 [0m1712662844.013495 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.024962 [NR_MAC]   (978/7)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.027616 [NR_MAC]     978.17 Scheduling pucch reception in  978.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.027625 [PHY]   pack_ul_tti_request SFN/Slot:978.17
avril 09 13:40:44 [0m1712662844.027628 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.028954 [PHY]   pack_ul_tti_request SFN/Slot:978.18
avril 09 13:40:44 [0m1712662844.029939 [PHY]   pack_ul_tti_request SFN/Slot:978.19
avril 09 13:40:44 [0m1712662844.037850 [NR_MAC]   (978/17)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.040287 [NR_MAC]     979. 7 Scheduling pucch reception in  979. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.040296 [PHY]   pack_ul_tti_request SFN/Slot:979.7
avril 09 13:40:44 [0m1712662844.040300 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.051568 [NR_MAC]   (979/7)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.053929 [NR_MAC]     979.17 Scheduling pucch reception in  979.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.053940 [PHY]   pack_ul_tti_request SFN/Slot:979.17
avril 09 13:40:44 [0m1712662844.053943 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.055052 [PHY]   pack_ul_tti_request SFN/Slot:979.18
avril 09 13:40:44 [0m1712662844.056263 [PHY]   pack_ul_tti_request SFN/Slot:979.19
avril 09 13:40:44 [0m1712662844.064263 [NR_MAC]   (979/17)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.066867 [NR_MAC]     980. 7 Scheduling pucch reception in  980. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.066875 [PHY]   pack_ul_tti_request SFN/Slot:980.7
avril 09 13:40:44 [0m1712662844.066881 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.078139 [NR_MAC]   (980/7)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.080735 [NR_MAC]     980.17 Scheduling pucch reception in  980.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.080787 [PHY]   pack_ul_tti_request SFN/Slot:980.17
avril 09 13:40:44 [0m1712662844.080806 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.081935 [PHY]   pack_ul_tti_request SFN/Slot:980.18
avril 09 13:40:44 [0m1712662844.083144 [PHY]   pack_ul_tti_request SFN/Slot:980.19
avril 09 13:40:44 [0m1712662844.091073 [NR_MAC]   (980/17)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.093672 [NR_MAC]     981. 7 Scheduling pucch reception in  981. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.093719 [PHY]   pack_ul_tti_request SFN/Slot:981.7
avril 09 13:40:44 [0m1712662844.093739 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.105130 [NR_MAC]   (981/7)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.107671 [NR_MAC]     981.17 Scheduling pucch reception in  981.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.107713 [PHY]   pack_ul_tti_request SFN/Slot:981.17
avril 09 13:40:44 [0m1712662844.107733 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.108900 [PHY]   pack_ul_tti_request SFN/Slot:981.18
avril 09 13:40:44 [0m1712662844.110105 [PHY]   pack_ul_tti_request SFN/Slot:981.19
avril 09 13:40:44 [0m1712662844.117991 [NR_MAC]   (981/17)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.120627 [NR_MAC]     982. 7 Scheduling pucch reception in  982. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.120644 [PHY]   pack_ul_tti_request SFN/Slot:982.7
avril 09 13:40:44 [0m1712662844.120648 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.132064 [NR_MAC]   (982/7)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.134644 [NR_MAC]     982.17 Scheduling pucch reception in  982.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.134693 [PHY]   pack_ul_tti_request SFN/Slot:982.17
avril 09 13:40:44 [0m1712662844.134711 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.135968 [PHY]   pack_ul_tti_request SFN/Slot:982.18
avril 09 13:40:44 [0m1712662844.137125 [PHY]   pack_ul_tti_request SFN/Slot:982.19
avril 09 13:40:44 [0m1712662844.145114 [NR_MAC]   (982/17)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.147792 [NR_MAC]     983. 7 Scheduling pucch reception in  983. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.147804 [PHY]   pack_ul_tti_request SFN/Slot:983.7
avril 09 13:40:44 [0m1712662844.147808 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.159053 [NR_MAC]   (983/7)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.161608 [NR_MAC]     983.17 Scheduling pucch reception in  983.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.161633 [PHY]   pack_ul_tti_request SFN/Slot:983.17
avril 09 13:40:44 [0m1712662844.161635 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.162869 [PHY]   pack_ul_tti_request SFN/Slot:983.18
avril 09 13:40:44 [0m1712662844.164033 [PHY]   pack_ul_tti_request SFN/Slot:983.19
avril 09 13:40:44 [0m1712662844.172046 [NR_MAC]   (983/17)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.174648 [NR_MAC]     984. 7 Scheduling pucch reception in  984. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.174656 [PHY]   pack_ul_tti_request SFN/Slot:984.7
avril 09 13:40:44 [0m1712662844.174658 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.176774 [NR_MAC]     984. 8 Scheduling pucch reception in  984. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:44 [0m1712662844.176781 [PHY]   pack_ul_tti_request SFN/Slot:984.8
avril 09 13:40:44 [0m1712662844.176782 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:44 [0m1712662844.186040 [NR_MAC]   (984/7)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.188643 [NR_MAC]     984.17 Scheduling pucch reception in  984.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.188683 [PHY]   pack_ul_tti_request SFN/Slot:984.17
avril 09 13:40:44 [0m1712662844.188697 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.189915 [PHY]   pack_ul_tti_request SFN/Slot:984.18
avril 09 13:40:44 [0m1712662844.191084 [PHY]   pack_ul_tti_request SFN/Slot:984.19
avril 09 13:40:44 [0m1712662844.192397 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 985/0 
avril 09 13:40:44 [0m1712662844.199234 [NR_MAC]   (984/17)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.201912 [NR_MAC]   pucch_acknack  985. 7 Scheduling pucch reception in  985. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.201920 [PHY]   pack_ul_tti_request SFN/Slot:985.7
avril 09 13:40:44 [0m1712662844.201923 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.213119 [NR_MAC]   (985/7)uci_01->pduBitmap:3
avril 09 13:40:44 [0m1712662844.215600 [NR_MAC]     985.17 Scheduling pucch reception in  985.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.215609 [PHY]   pack_ul_tti_request SFN/Slot:985.17
avril 09 13:40:44 [0m1712662844.215611 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.216815 [PHY]   pack_ul_tti_request SFN/Slot:985.18
avril 09 13:40:44 [0m1712662844.218034 [PHY]   pack_ul_tti_request SFN/Slot:985.19
avril 09 13:40:44 [0m1712662844.226096 [NR_MAC]   (985/17)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.228836 [NR_MAC]     986. 7 Scheduling pucch reception in  986. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.228844 [PHY]   pack_ul_tti_request SFN/Slot:986.7
avril 09 13:40:44 [0m1712662844.228847 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.240082 [NR_MAC]   (986/7)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.242648 [NR_MAC]     986.17 Scheduling pucch reception in  986.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.242696 [PHY]   pack_ul_tti_request SFN/Slot:986.17
avril 09 13:40:44 [0m1712662844.242698 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.243920 [PHY]   pack_ul_tti_request SFN/Slot:986.18
avril 09 13:40:44 [0m1712662844.245110 [PHY]   pack_ul_tti_request SFN/Slot:986.19
avril 09 13:40:44 [0m1712662844.252854 [NR_MAC]   (986/17)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.255353 [NR_MAC]     987. 7 Scheduling pucch reception in  987. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.255374 [PHY]   pack_ul_tti_request SFN/Slot:987.7
avril 09 13:40:44 [0m1712662844.255377 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.266819 [NR_MAC]   (987/7)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.269207 [NR_MAC]     987.17 Scheduling pucch reception in  987.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.269215 [PHY]   pack_ul_tti_request SFN/Slot:987.17
avril 09 13:40:44 [0m1712662844.269219 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.270467 [PHY]   pack_ul_tti_request SFN/Slot:987.18
avril 09 13:40:44 [0m1712662844.271743 [PHY]   pack_ul_tti_request SFN/Slot:987.19
avril 09 13:40:44 [0m1712662844.279551 [NR_MAC]   (987/17)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.282053 [NR_MAC]     988. 7 Scheduling pucch reception in  988. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.282066 [PHY]   pack_ul_tti_request SFN/Slot:988.7
avril 09 13:40:44 [0m1712662844.282069 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.293113 [NR_MAC]   (988/7)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.295594 [NR_MAC]     988.17 Scheduling pucch reception in  988.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.295609 [PHY]   pack_ul_tti_request SFN/Slot:988.17
avril 09 13:40:44 [0m1712662844.295613 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.296888 [PHY]   pack_ul_tti_request SFN/Slot:988.18
avril 09 13:40:44 [0m1712662844.298286 [PHY]   pack_ul_tti_request SFN/Slot:988.19
avril 09 13:40:44 [0m1712662844.307056 [NR_MAC]   (988/17)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.309580 [NR_MAC]     989. 7 Scheduling pucch reception in  989. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.309599 [PHY]   pack_ul_tti_request SFN/Slot:989.7
avril 09 13:40:44 [0m1712662844.309603 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.320774 [NR_MAC]   (989/7)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.323282 [NR_MAC]     989.17 Scheduling pucch reception in  989.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.323292 [PHY]   pack_ul_tti_request SFN/Slot:989.17
avril 09 13:40:44 [0m1712662844.323295 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.324567 [PHY]   pack_ul_tti_request SFN/Slot:989.18
avril 09 13:40:44 [0m1712662844.325735 [PHY]   pack_ul_tti_request SFN/Slot:989.19
avril 09 13:40:44 [0m1712662844.333732 [NR_MAC]   (989/17)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.336164 [NR_MAC]     990. 7 Scheduling pucch reception in  990. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.336174 [PHY]   pack_ul_tti_request SFN/Slot:990.7
avril 09 13:40:44 [0m1712662844.336178 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.347857 [NR_MAC]   (990/7)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.350247 [NR_MAC]     990.17 Scheduling pucch reception in  990.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.350273 [PHY]   pack_ul_tti_request SFN/Slot:990.17
avril 09 13:40:44 [0m1712662844.350285 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.351632 [PHY]   pack_ul_tti_request SFN/Slot:990.18
avril 09 13:40:44 [0m1712662844.352743 [PHY]   pack_ul_tti_request SFN/Slot:990.19
avril 09 13:40:44 [0m1712662844.360651 [NR_MAC]   (990/17)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.362310 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 991/6 
avril 09 13:40:44 [0m1712662844.363327 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 991/7 
avril 09 13:40:44 [0m1712662844.363334 [NR_MAC]     991. 7 Scheduling pucch reception in  991. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.363349 [PHY]   pack_ul_tti_request SFN/Slot:991.7
avril 09 13:40:44 [0m1712662844.363352 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.374903 [NR_MAC]   (991/7)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.377227 [NR_MAC]   pucch_acknack  991.17 Scheduling pucch reception in  991.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.377233 [PHY]   pack_ul_tti_request SFN/Slot:991.17
avril 09 13:40:44 [0m1712662844.377235 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.378458 [PHY]   pack_ul_tti_request SFN/Slot:991.18
avril 09 13:40:44 [0m1712662844.379768 [PHY]   pack_ul_tti_request SFN/Slot:991.19
avril 09 13:40:44 [0m1712662844.388137 [NR_MAC]   (991/17)uci_01->pduBitmap:3
avril 09 13:40:44 [0m1712662844.390755 [NR_MAC]     992. 7 Scheduling pucch reception in  992. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.390761 [PHY]   pack_ul_tti_request SFN/Slot:992.7
avril 09 13:40:44 [0m1712662844.390763 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.393006 [NR_MAC]     992. 8 Scheduling pucch reception in  992. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:44 [0m1712662844.393011 [PHY]   pack_ul_tti_request SFN/Slot:992.8
avril 09 13:40:44 [0m1712662844.393012 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:44 [0m1712662844.402429 [NR_MAC]   (992/7)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.404859 [NR_MAC]     992.17 Scheduling pucch reception in  992.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.404866 [PHY]   pack_ul_tti_request SFN/Slot:992.17
avril 09 13:40:44 [0m1712662844.404868 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.406075 [PHY]   pack_ul_tti_request SFN/Slot:992.18
avril 09 13:40:44 [0m1712662844.407950 [PHY]   pack_ul_tti_request SFN/Slot:992.19
avril 09 13:40:44 [0m1712662844.415376 [NR_MAC]   (992/17)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.418395 [NR_MAC]     993. 7 Scheduling pucch reception in  993. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.418405 [PHY]   pack_ul_tti_request SFN/Slot:993.7
avril 09 13:40:44 [0m1712662844.418409 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.429261 [NR_MAC]   (993/7)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.431480 [NR_MAC]     993.17 Scheduling pucch reception in  993.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.431492 [PHY]   pack_ul_tti_request SFN/Slot:993.17
avril 09 13:40:44 [0m1712662844.431494 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.432672 [PHY]   pack_ul_tti_request SFN/Slot:993.18
avril 09 13:40:44 [0m1712662844.434271 [PHY]   pack_ul_tti_request SFN/Slot:993.19
avril 09 13:40:44 [0m1712662844.441701 [NR_MAC]   (993/17)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.444087 [NR_MAC]     994. 7 Scheduling pucch reception in  994. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.444095 [PHY]   pack_ul_tti_request SFN/Slot:994.7
avril 09 13:40:44 [0m1712662844.444097 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.455401 [NR_MAC]   (994/7)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.457866 [NR_MAC]     994.17 Scheduling pucch reception in  994.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.457881 [PHY]   pack_ul_tti_request SFN/Slot:994.17
avril 09 13:40:44 [0m1712662844.457884 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.459072 [PHY]   pack_ul_tti_request SFN/Slot:994.18
avril 09 13:40:44 [0m1712662844.460309 [PHY]   pack_ul_tti_request SFN/Slot:994.19
avril 09 13:40:44 [0m1712662844.461696 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 995/0 
avril 09 13:40:44 [0m1712662844.468032 [NR_MAC]   (994/17)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.470550 [NR_MAC]   pucch_acknack  995. 7 Scheduling pucch reception in  995. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.470559 [PHY]   pack_ul_tti_request SFN/Slot:995.7
avril 09 13:40:44 [0m1712662844.470562 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.481818 [NR_MAC]   (995/7)uci_01->pduBitmap:3
avril 09 13:40:44 [0m1712662844.484247 [NR_MAC]     995.17 Scheduling pucch reception in  995.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.484256 [PHY]   pack_ul_tti_request SFN/Slot:995.17
avril 09 13:40:44 [0m1712662844.484259 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.485429 [PHY]   pack_ul_tti_request SFN/Slot:995.18
avril 09 13:40:44 [0m1712662844.486702 [PHY]   pack_ul_tti_request SFN/Slot:995.19
avril 09 13:40:44 [0m1712662844.494677 [NR_MAC]   (995/17)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.497125 [NR_MAC]     996. 7 Scheduling pucch reception in  996. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.497138 [PHY]   pack_ul_tti_request SFN/Slot:996.7
avril 09 13:40:44 [0m1712662844.497142 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.508651 [NR_MAC]   (996/7)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.511019 [NR_MAC]     996.17 Scheduling pucch reception in  996.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.511034 [PHY]   pack_ul_tti_request SFN/Slot:996.17
avril 09 13:40:44 [0m1712662844.511040 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.512450 [PHY]   pack_ul_tti_request SFN/Slot:996.18
avril 09 13:40:44 [0m1712662844.513442 [PHY]   pack_ul_tti_request SFN/Slot:996.19
avril 09 13:40:44 [0m1712662844.521408 [NR_MAC]   (996/17)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.523801 [NR_MAC]     997. 7 Scheduling pucch reception in  997. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.523809 [PHY]   pack_ul_tti_request SFN/Slot:997.7
avril 09 13:40:44 [0m1712662844.523813 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.535212 [NR_MAC]   (997/7)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.537997 [NR_MAC]     997.17 Scheduling pucch reception in  997.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.538009 [PHY]   pack_ul_tti_request SFN/Slot:997.17
avril 09 13:40:44 [0m1712662844.538012 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.539028 [PHY]   pack_ul_tti_request SFN/Slot:997.18
avril 09 13:40:44 [0m1712662844.540059 [PHY]   pack_ul_tti_request SFN/Slot:997.19
avril 09 13:40:44 [0m1712662844.547573 [NR_MAC]   (997/17)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.549967 [NR_MAC]     998. 7 Scheduling pucch reception in  998. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.549975 [PHY]   pack_ul_tti_request SFN/Slot:998.7
avril 09 13:40:44 [0m1712662844.549978 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.561135 [NR_MAC]   (998/7)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.563614 [NR_MAC]     998.17 Scheduling pucch reception in  998.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.563621 [PHY]   pack_ul_tti_request SFN/Slot:998.17
avril 09 13:40:44 [0m1712662844.563623 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.564867 [PHY]   pack_ul_tti_request SFN/Slot:998.18
avril 09 13:40:44 [0m1712662844.566048 [PHY]   pack_ul_tti_request SFN/Slot:998.19
avril 09 13:40:44 [0m1712662844.574559 [NR_MAC]   (998/17)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.576659 [NR_MAC]     999. 7 Scheduling pucch reception in  999. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.576665 [PHY]   pack_ul_tti_request SFN/Slot:999.7
avril 09 13:40:44 [0m1712662844.576668 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.587663 [NR_MAC]   (999/7)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.589901 [NR_MAC]     999.17 Scheduling pucch reception in  999.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.589910 [PHY]   pack_ul_tti_request SFN/Slot:999.17
avril 09 13:40:44 [0m1712662844.589913 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.591067 [PHY]   pack_ul_tti_request SFN/Slot:999.18
avril 09 13:40:44 [0m1712662844.592469 [PHY]   pack_ul_tti_request SFN/Slot:999.19
avril 09 13:40:44 [0m1712662844.600657 [NR_MAC]   (999/17)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.602898 [NR_MAC]    1000. 7 Scheduling pucch reception in 1000. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.602933 [PHY]   pack_ul_tti_request SFN/Slot:1000.7
avril 09 13:40:44 [0m1712662844.602936 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.604789 [NR_MAC]    1000. 8 Scheduling pucch reception in 1000. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:44 [0m1712662844.604799 [PHY]   pack_ul_tti_request SFN/Slot:1000.8
avril 09 13:40:44 [0m1712662844.604801 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:44 [0m1712662844.614036 [NR_MAC]   (1000/7)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.616598 [NR_MAC]    1000.17 Scheduling pucch reception in 1000.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.616607 [PHY]   pack_ul_tti_request SFN/Slot:1000.17
avril 09 13:40:44 [0m1712662844.616609 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.617753 [PHY]   pack_ul_tti_request SFN/Slot:1000.18
avril 09 13:40:44 [0m1712662844.619020 [PHY]   pack_ul_tti_request SFN/Slot:1000.19
avril 09 13:40:44 [0m1712662844.626661 [NR_MAC]   (1000/17)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.629079 [NR_MAC]    1001. 7 Scheduling pucch reception in 1001. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.629089 [PHY]   pack_ul_tti_request SFN/Slot:1001.7
avril 09 13:40:44 [0m1712662844.629096 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.640199 [NR_MAC]   (1001/7)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.642697 [NR_MAC]    1001.17 Scheduling pucch reception in 1001.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.642705 [PHY]   pack_ul_tti_request SFN/Slot:1001.17
avril 09 13:40:44 [0m1712662844.642708 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.643847 [PHY]   pack_ul_tti_request SFN/Slot:1001.18
avril 09 13:40:44 [0m1712662844.645060 [PHY]   pack_ul_tti_request SFN/Slot:1001.19
avril 09 13:40:44 [0m1712662844.652715 [NR_MAC]   (1001/17)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.655135 [NR_MAC]    1002. 7 Scheduling pucch reception in 1002. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.655143 [PHY]   pack_ul_tti_request SFN/Slot:1002.7
avril 09 13:40:44 [0m1712662844.655145 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.666580 [NR_MAC]   (1002/7)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.669261 [NR_MAC]    1002.17 Scheduling pucch reception in 1002.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.669273 [PHY]   pack_ul_tti_request SFN/Slot:1002.17
avril 09 13:40:44 [0m1712662844.669277 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.670425 [PHY]   pack_ul_tti_request SFN/Slot:1002.18
avril 09 13:40:44 [0m1712662844.671491 [PHY]   pack_ul_tti_request SFN/Slot:1002.19
avril 09 13:40:44 [0m1712662844.679190 [NR_MAC]   (1002/17)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.681854 [NR_MAC]    1003. 7 Scheduling pucch reception in 1003. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.681865 [PHY]   pack_ul_tti_request SFN/Slot:1003.7
avril 09 13:40:44 [0m1712662844.681869 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.692466 [NR_MAC]   (1003/7)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.694902 [NR_MAC]    1003.17 Scheduling pucch reception in 1003.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.694909 [PHY]   pack_ul_tti_request SFN/Slot:1003.17
avril 09 13:40:44 [0m1712662844.694912 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.696067 [PHY]   pack_ul_tti_request SFN/Slot:1003.18
avril 09 13:40:44 [0m1712662844.697268 [PHY]   pack_ul_tti_request SFN/Slot:1003.19
avril 09 13:40:44 [0m1712662844.704932 [NR_MAC]   (1003/17)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.707479 [NR_MAC]    1004. 7 Scheduling pucch reception in 1004. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.707487 [PHY]   pack_ul_tti_request SFN/Slot:1004.7
avril 09 13:40:44 [0m1712662844.707491 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.718557 [NR_MAC]   (1004/7)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.720919 [NR_MAC]    1004.17 Scheduling pucch reception in 1004.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.720932 [PHY]   pack_ul_tti_request SFN/Slot:1004.17
avril 09 13:40:44 [0m1712662844.720934 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.722051 [PHY]   pack_ul_tti_request SFN/Slot:1004.18
avril 09 13:40:44 [0m1712662844.723289 [PHY]   pack_ul_tti_request SFN/Slot:1004.19
avril 09 13:40:44 [0m1712662844.724391 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 1005/0 
avril 09 13:40:44 [0m1712662844.731050 [NR_MAC]   (1004/17)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.733594 [NR_MAC]   pucch_acknack 1005. 7 Scheduling pucch reception in 1005. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.733607 [PHY]   pack_ul_tti_request SFN/Slot:1005.7
avril 09 13:40:44 [0m1712662844.733611 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.744884 [NR_MAC]   (1005/7)uci_01->pduBitmap:3
avril 09 13:40:44 [0m1712662844.747228 [NR_MAC]    1005.17 Scheduling pucch reception in 1005.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.747242 [PHY]   pack_ul_tti_request SFN/Slot:1005.17
avril 09 13:40:44 [0m1712662844.747246 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.748533 [PHY]   pack_ul_tti_request SFN/Slot:1005.18
avril 09 13:40:44 [0m1712662844.749902 [PHY]   pack_ul_tti_request SFN/Slot:1005.19
avril 09 13:40:44 [0m1712662844.757586 [NR_MAC]   (1005/17)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.760177 [NR_MAC]    1006. 7 Scheduling pucch reception in 1006. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.760187 [PHY]   pack_ul_tti_request SFN/Slot:1006.7
avril 09 13:40:44 [0m1712662844.760191 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.771385 [NR_MAC]   (1006/7)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.773752 [NR_MAC]    1006.17 Scheduling pucch reception in 1006.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.773758 [PHY]   pack_ul_tti_request SFN/Slot:1006.17
avril 09 13:40:44 [0m1712662844.773761 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.774829 [PHY]   pack_ul_tti_request SFN/Slot:1006.18
avril 09 13:40:44 [0m1712662844.776025 [PHY]   pack_ul_tti_request SFN/Slot:1006.19
avril 09 13:40:44 [0m1712662844.783823 [NR_MAC]   (1006/17)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.786228 [NR_MAC]    1007. 7 Scheduling pucch reception in 1007. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.786237 [PHY]   pack_ul_tti_request SFN/Slot:1007.7
avril 09 13:40:44 [0m1712662844.786241 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.797978 [NR_MAC]   (1007/7)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.800437 [NR_MAC]    1007.17 Scheduling pucch reception in 1007.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.800447 [PHY]   pack_ul_tti_request SFN/Slot:1007.17
avril 09 13:40:44 [0m1712662844.800450 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.801559 [PHY]   pack_ul_tti_request SFN/Slot:1007.18
avril 09 13:40:44 [0m1712662844.803219 [PHY]   pack_ul_tti_request SFN/Slot:1007.19
avril 09 13:40:44 [0m1712662844.810451 [NR_MAC]   (1007/17)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.812947 [NR_MAC]    1008. 7 Scheduling pucch reception in 1008. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.812959 [PHY]   pack_ul_tti_request SFN/Slot:1008.7
avril 09 13:40:44 [0m1712662844.812963 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.815373 [NR_MAC]    1008. 8 Scheduling pucch reception in 1008. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:44 [0m1712662844.815383 [PHY]   pack_ul_tti_request SFN/Slot:1008.8
avril 09 13:40:44 [0m1712662844.815385 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:44 [0m1712662844.824630 [NR_MAC]   (1008/7)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.826787 [NR_MAC]    1008.17 Scheduling pucch reception in 1008.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.826794 [PHY]   pack_ul_tti_request SFN/Slot:1008.17
avril 09 13:40:44 [0m1712662844.826796 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.827939 [PHY]   pack_ul_tti_request SFN/Slot:1008.18
avril 09 13:40:44 [0m1712662844.829030 [PHY]   pack_ul_tti_request SFN/Slot:1008.19
avril 09 13:40:44 [0m1712662844.837655 [NR_MAC]   (1008/17)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.839826 [NR_MAC]    1009. 7 Scheduling pucch reception in 1009. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.839834 [PHY]   pack_ul_tti_request SFN/Slot:1009.7
avril 09 13:40:44 [0m1712662844.839837 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.851020 [NR_MAC]   (1009/7)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.853559 [NR_MAC]    1009.17 Scheduling pucch reception in 1009.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.853568 [PHY]   pack_ul_tti_request SFN/Slot:1009.17
avril 09 13:40:44 [0m1712662844.853570 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.854715 [PHY]   pack_ul_tti_request SFN/Slot:1009.18
avril 09 13:40:44 [0m1712662844.855945 [PHY]   pack_ul_tti_request SFN/Slot:1009.19
avril 09 13:40:44 [0m1712662844.863653 [NR_MAC]   (1009/17)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.866231 [NR_MAC]    1010. 7 Scheduling pucch reception in 1010. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.866240 [PHY]   pack_ul_tti_request SFN/Slot:1010.7
avril 09 13:40:44 [0m1712662844.866243 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.878091 [NR_MAC]   (1010/7)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.879918 [NR_MAC]    1010.17 Scheduling pucch reception in 1010.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.879930 [PHY]   pack_ul_tti_request SFN/Slot:1010.17
avril 09 13:40:44 [0m1712662844.879935 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.881075 [PHY]   pack_ul_tti_request SFN/Slot:1010.18
avril 09 13:40:44 [0m1712662844.882399 [PHY]   pack_ul_tti_request SFN/Slot:1010.19
avril 09 13:40:44 [0m1712662844.890116 [NR_MAC]   (1010/17)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.892719 [NR_MAC]    1011. 7 Scheduling pucch reception in 1011. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.892732 [PHY]   pack_ul_tti_request SFN/Slot:1011.7
avril 09 13:40:44 [0m1712662844.892735 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.903932 [NR_MAC]   (1011/7)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.906330 [NR_MAC]    1011.17 Scheduling pucch reception in 1011.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.906339 [PHY]   pack_ul_tti_request SFN/Slot:1011.17
avril 09 13:40:44 [0m1712662844.906343 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.907417 [PHY]   pack_ul_tti_request SFN/Slot:1011.18
avril 09 13:40:44 [0m1712662844.908740 [PHY]   pack_ul_tti_request SFN/Slot:1011.19
avril 09 13:40:44 [0m1712662844.916404 [NR_MAC]   (1011/17)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.918999 [NR_MAC]    1012. 7 Scheduling pucch reception in 1012. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.919008 [PHY]   pack_ul_tti_request SFN/Slot:1012.7
avril 09 13:40:44 [0m1712662844.919010 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.930044 [NR_MAC]   (1012/7)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.932571 [NR_MAC]    1012.17 Scheduling pucch reception in 1012.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.932581 [PHY]   pack_ul_tti_request SFN/Slot:1012.17
avril 09 13:40:44 [0m1712662844.932611 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.933857 [PHY]   pack_ul_tti_request SFN/Slot:1012.18
avril 09 13:40:44 [0m1712662844.934956 [PHY]   pack_ul_tti_request SFN/Slot:1012.19
avril 09 13:40:44 [0m1712662844.942639 [NR_MAC]   (1012/17)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.945068 [NR_MAC]    1013. 7 Scheduling pucch reception in 1013. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.945080 [PHY]   pack_ul_tti_request SFN/Slot:1013.7
avril 09 13:40:44 [0m1712662844.945084 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.956172 [NR_MAC]   (1013/7)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.959211 [NR_MAC]    1013.17 Scheduling pucch reception in 1013.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.959220 [PHY]   pack_ul_tti_request SFN/Slot:1013.17
avril 09 13:40:44 [0m1712662844.959223 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.959958 [PHY]   pack_ul_tti_request SFN/Slot:1013.18
avril 09 13:40:44 [0m1712662844.961235 [PHY]   pack_ul_tti_request SFN/Slot:1013.19
avril 09 13:40:44 [0m1712662844.969020 [NR_MAC]   (1013/17)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.971544 [NR_MAC]    1014. 7 Scheduling pucch reception in 1014. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.971552 [PHY]   pack_ul_tti_request SFN/Slot:1014.7
avril 09 13:40:44 [0m1712662844.971555 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.983055 [NR_MAC]   (1014/7)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.985607 [NR_MAC]    1014.17 Scheduling pucch reception in 1014.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.985620 [PHY]   pack_ul_tti_request SFN/Slot:1014.17
avril 09 13:40:44 [0m1712662844.985623 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:44 [0m1712662844.986802 [PHY]   pack_ul_tti_request SFN/Slot:1014.18
avril 09 13:40:44 [0m1712662844.987996 [PHY]   pack_ul_tti_request SFN/Slot:1014.19
avril 09 13:40:44 [0m1712662844.989077 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 1015/0 
avril 09 13:40:44 [0m1712662844.995716 [NR_MAC]   (1014/17)uci_01->pduBitmap:1
avril 09 13:40:44 [0m1712662844.998042 [NR_MAC]   pucch_acknack 1015. 7 Scheduling pucch reception in 1015. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:44 [0m1712662844.998055 [PHY]   pack_ul_tti_request SFN/Slot:1015.7
avril 09 13:40:44 [0m1712662844.998059 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.009212 [NR_MAC]   (1015/7)uci_01->pduBitmap:3
avril 09 13:40:45 [0m1712662845.011747 [NR_MAC]    1015.17 Scheduling pucch reception in 1015.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.011763 [PHY]   pack_ul_tti_request SFN/Slot:1015.17
avril 09 13:40:45 [0m1712662845.011766 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.012887 [PHY]   pack_ul_tti_request SFN/Slot:1015.18
avril 09 13:40:45 [0m1712662845.014098 [PHY]   pack_ul_tti_request SFN/Slot:1015.19
avril 09 13:40:45 [0m1712662845.021845 [NR_MAC]   (1015/17)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.024404 [NR_MAC]    1016. 7 Scheduling pucch reception in 1016. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.024418 [PHY]   pack_ul_tti_request SFN/Slot:1016.7
avril 09 13:40:45 [0m1712662845.024422 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.026620 [NR_MAC]    1016. 8 Scheduling pucch reception in 1016. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:45 [0m1712662845.026627 [PHY]   pack_ul_tti_request SFN/Slot:1016.8
avril 09 13:40:45 [0m1712662845.026628 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:45 [0m1712662845.035923 [NR_MAC]   (1016/7)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.038460 [NR_MAC]    1016.17 Scheduling pucch reception in 1016.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.038469 [PHY]   pack_ul_tti_request SFN/Slot:1016.17
avril 09 13:40:45 [0m1712662845.038472 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.039612 [PHY]   pack_ul_tti_request SFN/Slot:1016.18
avril 09 13:40:45 [0m1712662845.040892 [PHY]   pack_ul_tti_request SFN/Slot:1016.19
avril 09 13:40:45 [0m1712662845.048545 [NR_MAC]   (1016/17)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.051076 [NR_MAC]    1017. 7 Scheduling pucch reception in 1017. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.051085 [PHY]   pack_ul_tti_request SFN/Slot:1017.7
avril 09 13:40:45 [0m1712662845.051088 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.062613 [NR_MAC]   (1017/7)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.065034 [NR_MAC]    1017.17 Scheduling pucch reception in 1017.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.065047 [PHY]   pack_ul_tti_request SFN/Slot:1017.17
avril 09 13:40:45 [0m1712662845.065051 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.066208 [PHY]   pack_ul_tti_request SFN/Slot:1017.18
avril 09 13:40:45 [0m1712662845.067598 [PHY]   pack_ul_tti_request SFN/Slot:1017.19
avril 09 13:40:45 [0m1712662845.075803 [NR_MAC]   (1017/17)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.078027 [NR_MAC]    1018. 7 Scheduling pucch reception in 1018. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.078035 [PHY]   pack_ul_tti_request SFN/Slot:1018.7
avril 09 13:40:45 [0m1712662845.078037 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.089459 [NR_MAC]   (1018/7)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.091871 [NR_MAC]    1018.17 Scheduling pucch reception in 1018.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.091885 [PHY]   pack_ul_tti_request SFN/Slot:1018.17
avril 09 13:40:45 [0m1712662845.091888 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.093063 [PHY]   pack_ul_tti_request SFN/Slot:1018.18
avril 09 13:40:45 [0m1712662845.094386 [PHY]   pack_ul_tti_request SFN/Slot:1018.19
avril 09 13:40:45 [0m1712662845.102258 [NR_MAC]   (1018/17)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.104809 [NR_MAC]    1019. 7 Scheduling pucch reception in 1019. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.104820 [PHY]   pack_ul_tti_request SFN/Slot:1019.7
avril 09 13:40:45 [0m1712662845.104824 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.116375 [NR_MAC]   (1019/7)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.118850 [NR_MAC]    1019.17 Scheduling pucch reception in 1019.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.118857 [PHY]   pack_ul_tti_request SFN/Slot:1019.17
avril 09 13:40:45 [0m1712662845.118860 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.119966 [PHY]   pack_ul_tti_request SFN/Slot:1019.18
avril 09 13:40:45 [0m1712662845.121196 [PHY]   pack_ul_tti_request SFN/Slot:1019.19
avril 09 13:40:45 [0m1712662845.129057 [NR_MAC]   (1019/17)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.131741 [NR_MAC]    1020. 7 Scheduling pucch reception in 1020. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.131768 [PHY]   pack_ul_tti_request SFN/Slot:1020.7
avril 09 13:40:45 [0m1712662845.131772 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.143408 [NR_MAC]   (1020/7)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.145784 [NR_MAC]    1020.17 Scheduling pucch reception in 1020.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.145791 [PHY]   pack_ul_tti_request SFN/Slot:1020.17
avril 09 13:40:45 [0m1712662845.145794 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.146952 [PHY]   pack_ul_tti_request SFN/Slot:1020.18
avril 09 13:40:45 [0m1712662845.148268 [PHY]   pack_ul_tti_request SFN/Slot:1020.19
avril 09 13:40:45 [0m1712662845.155887 [NR_MAC]   (1020/17)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.158383 [NR_MAC]    1021. 7 Scheduling pucch reception in 1021. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.158757 [PHY]   pack_ul_tti_request SFN/Slot:1021.7
avril 09 13:40:45 [0m1712662845.158760 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.170266 [NR_MAC]   (1021/7)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.172409 [NR_MAC]    1021.17 Scheduling pucch reception in 1021.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.172416 [PHY]   pack_ul_tti_request SFN/Slot:1021.17
avril 09 13:40:45 [0m1712662845.172428 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.173597 [PHY]   pack_ul_tti_request SFN/Slot:1021.18
avril 09 13:40:45 [0m1712662845.174880 [PHY]   pack_ul_tti_request SFN/Slot:1021.19
avril 09 13:40:45 [0m1712662845.182639 [NR_MAC]   (1021/17)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.185107 [NR_MAC]    1022. 7 Scheduling pucch reception in 1022. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.185118 [PHY]   pack_ul_tti_request SFN/Slot:1022.7
avril 09 13:40:45 [0m1712662845.185122 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.196563 [NR_MAC]   (1022/7)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.199009 [NR_MAC]    1022.17 Scheduling pucch reception in 1022.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.199017 [PHY]   pack_ul_tti_request SFN/Slot:1022.17
avril 09 13:40:45 [0m1712662845.199019 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.200155 [PHY]   pack_ul_tti_request SFN/Slot:1022.18
avril 09 13:40:45 [0m1712662845.201463 [PHY]   pack_ul_tti_request SFN/Slot:1022.19
avril 09 13:40:45 [0m1712662845.209385 [NR_MAC]   (1022/17)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.211952 [NR_MAC]    1023. 7 Scheduling pucch reception in 1023. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.211961 [PHY]   pack_ul_tti_request SFN/Slot:1023.7
avril 09 13:40:45 [0m1712662845.211965 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.223736 [NR_MAC]   (1023/7)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.226077 [NR_MAC]    1023.17 Scheduling pucch reception in 1023.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.226084 [PHY]   pack_ul_tti_request SFN/Slot:1023.17
avril 09 13:40:45 [0m1712662845.226086 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.227262 [PHY]   pack_ul_tti_request SFN/Slot:1023.18
avril 09 13:40:45 [0m1712662845.228611 [PHY]   pack_ul_tti_request SFN/Slot:1023.19
avril 09 13:40:45 [0m1712662845.229772 [NR_MAC]   Frame.Slot 0.0
avril 09 13:40:45 UE RNTI fabe CU-UE-ID 1 in-sync PH 0 dB PCMAX 0 dBm, average RSRP -44 (16 meas)
avril 09 13:40:45 UE fabe: dlsch_rounds 297/1/0/0, dlsch_errors 0, pucch0_DTX 0, BLER 0.00000 MCS (0) 9
avril 09 13:40:45 UE fabe: ulsch_rounds 5679/0/0/0, ulsch_errors 0, ulsch_DTX 0, BLER 0.00000 MCS (0) 9
avril 09 13:40:45 UE fabe: MAC:    TX          36049 RX         478120 bytes
avril 09 13:40:45 UE fabe: LCID 1: TX            966 RX            282 bytes
avril 09 13:40:45 UE fabe: LCID 2: TX              0 RX              0 bytes
avril 09 13:40:45 UE fabe: LCID 4: TX           4383 RX           4607 bytes
avril 09 13:40:45 
avril 09 13:40:45 [0m1712662845.236611 [NR_MAC]   (1023/17)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.239034 [NR_MAC]       0. 7 Scheduling pucch reception in    0. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.239043 [PHY]   pack_ul_tti_request SFN/Slot:0.7
avril 09 13:40:45 [0m1712662845.239046 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.241105 [NR_MAC]       0. 8 Scheduling pucch reception in    0. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:45 [0m1712662845.241111 [PHY]   pack_ul_tti_request SFN/Slot:0.8
avril 09 13:40:45 [0m1712662845.241112 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:45 [0m1712662845.250578 [NR_MAC]   (0/7)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.252950 [NR_MAC]       0.17 Scheduling pucch reception in    0.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.252957 [PHY]   pack_ul_tti_request SFN/Slot:0.17
avril 09 13:40:45 [0m1712662845.252960 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.254092 [PHY]   pack_ul_tti_request SFN/Slot:0.18
avril 09 13:40:45 [0m1712662845.255350 [PHY]   pack_ul_tti_request SFN/Slot:0.19
avril 09 13:40:45 [0m1712662845.256715 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 1/0 
avril 09 13:40:45 [0m1712662845.263177 [NR_MAC]   (0/17)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.265751 [NR_MAC]   pucch_acknack    1. 7 Scheduling pucch reception in    1. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.265770 [PHY]   pack_ul_tti_request SFN/Slot:1.7
avril 09 13:40:45 [0m1712662845.265773 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.277232 [NR_MAC]   (1/7)uci_01->pduBitmap:3
avril 09 13:40:45 [0m1712662845.279714 [NR_MAC]       1.17 Scheduling pucch reception in    1.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.279723 [PHY]   pack_ul_tti_request SFN/Slot:1.17
avril 09 13:40:45 [0m1712662845.279727 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.280870 [PHY]   pack_ul_tti_request SFN/Slot:1.18
avril 09 13:40:45 [0m1712662845.282113 [PHY]   pack_ul_tti_request SFN/Slot:1.19
avril 09 13:40:45 [0m1712662845.289981 [NR_MAC]   (1/17)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.292666 [NR_MAC]       2. 7 Scheduling pucch reception in    2. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.292686 [PHY]   pack_ul_tti_request SFN/Slot:2.7
avril 09 13:40:45 [0m1712662845.292689 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.304010 [NR_MAC]   (2/7)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.306422 [NR_MAC]       2.17 Scheduling pucch reception in    2.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.306448 [PHY]   pack_ul_tti_request SFN/Slot:2.17
avril 09 13:40:45 [0m1712662845.306451 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.307625 [PHY]   pack_ul_tti_request SFN/Slot:2.18
avril 09 13:40:45 [0m1712662845.308925 [PHY]   pack_ul_tti_request SFN/Slot:2.19
avril 09 13:40:45 [0m1712662845.316984 [NR_MAC]   (2/17)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.319507 [NR_MAC]       3. 7 Scheduling pucch reception in    3. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.319517 [PHY]   pack_ul_tti_request SFN/Slot:3.7
avril 09 13:40:45 [0m1712662845.319535 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.330880 [NR_MAC]   (3/7)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.333184 [NR_MAC]       3.17 Scheduling pucch reception in    3.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.333193 [PHY]   pack_ul_tti_request SFN/Slot:3.17
avril 09 13:40:45 [0m1712662845.333195 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.334394 [PHY]   pack_ul_tti_request SFN/Slot:3.18
avril 09 13:40:45 [0m1712662845.335670 [PHY]   pack_ul_tti_request SFN/Slot:3.19
avril 09 13:40:45 [0m1712662845.343276 [NR_MAC]   (3/17)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.345678 [NR_MAC]       4. 7 Scheduling pucch reception in    4. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.345690 [PHY]   pack_ul_tti_request SFN/Slot:4.7
avril 09 13:40:45 [0m1712662845.345692 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.357446 [NR_MAC]   (4/7)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.359905 [NR_MAC]       4.17 Scheduling pucch reception in    4.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.359913 [PHY]   pack_ul_tti_request SFN/Slot:4.17
avril 09 13:40:45 [0m1712662845.359915 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.361024 [PHY]   pack_ul_tti_request SFN/Slot:4.18
avril 09 13:40:45 [0m1712662845.362248 [PHY]   pack_ul_tti_request SFN/Slot:4.19
avril 09 13:40:45 [0m1712662845.370119 [NR_MAC]   (4/17)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.371761 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 5/6 
avril 09 13:40:45 [0m1712662845.372911 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 5/7 
avril 09 13:40:45 [0m1712662845.372930 [NR_MAC]       5. 7 Scheduling pucch reception in    5. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.372943 [PHY]   pack_ul_tti_request SFN/Slot:5.7
avril 09 13:40:45 [0m1712662845.372946 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.384015 [NR_MAC]   (5/7)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.386618 [NR_MAC]   pucch_acknack    5.17 Scheduling pucch reception in    5.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.386654 [PHY]   pack_ul_tti_request SFN/Slot:5.17
avril 09 13:40:45 [0m1712662845.386670 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.387897 [PHY]   pack_ul_tti_request SFN/Slot:5.18
avril 09 13:40:45 [0m1712662845.389146 [PHY]   pack_ul_tti_request SFN/Slot:5.19
avril 09 13:40:45 [0m1712662845.397655 [NR_MAC]   (5/17)uci_01->pduBitmap:3
avril 09 13:40:45 [0m1712662845.400106 [NR_MAC]       6. 7 Scheduling pucch reception in    6. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.400116 [PHY]   pack_ul_tti_request SFN/Slot:6.7
avril 09 13:40:45 [0m1712662845.400120 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.411267 [NR_MAC]   (6/7)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.413800 [NR_MAC]       6.17 Scheduling pucch reception in    6.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.413809 [PHY]   pack_ul_tti_request SFN/Slot:6.17
avril 09 13:40:45 [0m1712662845.413813 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.415012 [PHY]   pack_ul_tti_request SFN/Slot:6.18
avril 09 13:40:45 [0m1712662845.416289 [PHY]   pack_ul_tti_request SFN/Slot:6.19
avril 09 13:40:45 [0m1712662845.424589 [NR_MAC]   (6/17)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.426989 [NR_MAC]       7. 7 Scheduling pucch reception in    7. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.426996 [PHY]   pack_ul_tti_request SFN/Slot:7.7
avril 09 13:40:45 [0m1712662845.426999 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.438521 [NR_MAC]   (7/7)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.440925 [NR_MAC]       7.17 Scheduling pucch reception in    7.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.440930 [PHY]   pack_ul_tti_request SFN/Slot:7.17
avril 09 13:40:45 [0m1712662845.440936 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.441984 [PHY]   pack_ul_tti_request SFN/Slot:7.18
avril 09 13:40:45 [0m1712662845.443204 [PHY]   pack_ul_tti_request SFN/Slot:7.19
avril 09 13:40:45 [0m1712662845.451230 [NR_MAC]   (7/17)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.453888 [NR_MAC]       8. 7 Scheduling pucch reception in    8. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.453895 [PHY]   pack_ul_tti_request SFN/Slot:8.7
avril 09 13:40:45 [0m1712662845.453898 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.455971 [NR_MAC]       8. 8 Scheduling pucch reception in    8. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:45 [0m1712662845.455975 [PHY]   pack_ul_tti_request SFN/Slot:8.8
avril 09 13:40:45 [0m1712662845.455976 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:45 [0m1712662845.465246 [NR_MAC]   (8/7)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.467848 [NR_MAC]       8.17 Scheduling pucch reception in    8.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.467854 [PHY]   pack_ul_tti_request SFN/Slot:8.17
avril 09 13:40:45 [0m1712662845.467856 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.468897 [PHY]   pack_ul_tti_request SFN/Slot:8.18
avril 09 13:40:45 [0m1712662845.470038 [PHY]   pack_ul_tti_request SFN/Slot:8.19
avril 09 13:40:45 [0m1712662845.478045 [NR_MAC]   (8/17)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.480662 [NR_MAC]       9. 7 Scheduling pucch reception in    9. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.480699 [PHY]   pack_ul_tti_request SFN/Slot:9.7
avril 09 13:40:45 [0m1712662845.480702 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.491706 [NR_MAC]   (9/7)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.493934 [NR_MAC]       9.17 Scheduling pucch reception in    9.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.493940 [PHY]   pack_ul_tti_request SFN/Slot:9.17
avril 09 13:40:45 [0m1712662845.493942 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.495095 [PHY]   pack_ul_tti_request SFN/Slot:9.18
avril 09 13:40:45 [0m1712662845.496373 [PHY]   pack_ul_tti_request SFN/Slot:9.19
avril 09 13:40:45 [0m1712662845.504186 [NR_MAC]   (9/17)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.506997 [NR_MAC]      10. 7 Scheduling pucch reception in   10. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.507005 [PHY]   pack_ul_tti_request SFN/Slot:10.7
avril 09 13:40:45 [0m1712662845.507008 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.518377 [NR_MAC]   (10/7)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.520862 [NR_MAC]      10.17 Scheduling pucch reception in   10.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.520869 [PHY]   pack_ul_tti_request SFN/Slot:10.17
avril 09 13:40:45 [0m1712662845.520872 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.521987 [PHY]   pack_ul_tti_request SFN/Slot:10.18
avril 09 13:40:45 [0m1712662845.523150 [PHY]   pack_ul_tti_request SFN/Slot:10.19
avril 09 13:40:45 [0m1712662845.524455 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 11/0 
avril 09 13:40:45 [0m1712662845.531108 [NR_MAC]   (10/17)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.533655 [NR_MAC]   pucch_acknack   11. 7 Scheduling pucch reception in   11. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.533700 [PHY]   pack_ul_tti_request SFN/Slot:11.7
avril 09 13:40:45 [0m1712662845.533716 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.544970 [NR_MAC]   (11/7)uci_01->pduBitmap:3
avril 09 13:40:45 [0m1712662845.547532 [NR_MAC]      11.17 Scheduling pucch reception in   11.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.547542 [PHY]   pack_ul_tti_request SFN/Slot:11.17
avril 09 13:40:45 [0m1712662845.547545 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.548597 [PHY]   pack_ul_tti_request SFN/Slot:11.18
avril 09 13:40:45 [0m1712662845.549856 [PHY]   pack_ul_tti_request SFN/Slot:11.19
avril 09 13:40:45 [0m1712662845.557849 [NR_MAC]   (11/17)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.560116 [NR_MAC]      12. 7 Scheduling pucch reception in   12. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.560123 [PHY]   pack_ul_tti_request SFN/Slot:12.7
avril 09 13:40:45 [0m1712662845.560125 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.571813 [NR_MAC]   (12/7)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.574072 [NR_MAC]      12.17 Scheduling pucch reception in   12.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.574078 [PHY]   pack_ul_tti_request SFN/Slot:12.17
avril 09 13:40:45 [0m1712662845.574080 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.575297 [PHY]   pack_ul_tti_request SFN/Slot:12.18
avril 09 13:40:45 [0m1712662845.576621 [PHY]   pack_ul_tti_request SFN/Slot:12.19
avril 09 13:40:45 [0m1712662845.584542 [NR_MAC]   (12/17)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.587050 [NR_MAC]      13. 7 Scheduling pucch reception in   13. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.587060 [PHY]   pack_ul_tti_request SFN/Slot:13.7
avril 09 13:40:45 [0m1712662845.587063 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.598470 [NR_MAC]   (13/7)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.601023 [NR_MAC]      13.17 Scheduling pucch reception in   13.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.601029 [PHY]   pack_ul_tti_request SFN/Slot:13.17
avril 09 13:40:45 [0m1712662845.601036 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.602095 [PHY]   pack_ul_tti_request SFN/Slot:13.18
avril 09 13:40:45 [0m1712662845.603425 [PHY]   pack_ul_tti_request SFN/Slot:13.19
avril 09 13:40:45 [0m1712662845.611540 [NR_MAC]   (13/17)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.614038 [NR_MAC]      14. 7 Scheduling pucch reception in   14. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.614048 [PHY]   pack_ul_tti_request SFN/Slot:14.7
avril 09 13:40:45 [0m1712662845.614051 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.625302 [NR_MAC]   (14/7)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.627821 [NR_MAC]      14.17 Scheduling pucch reception in   14.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.627829 [PHY]   pack_ul_tti_request SFN/Slot:14.17
avril 09 13:40:45 [0m1712662845.627830 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.629029 [PHY]   pack_ul_tti_request SFN/Slot:14.18
avril 09 13:40:45 [0m1712662845.630298 [PHY]   pack_ul_tti_request SFN/Slot:14.19
avril 09 13:40:45 [0m1712662845.637834 [NR_MAC]   (14/17)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.640258 [NR_MAC]      15. 7 Scheduling pucch reception in   15. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.640282 [PHY]   pack_ul_tti_request SFN/Slot:15.7
avril 09 13:40:45 [0m1712662845.640301 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.651611 [NR_MAC]   (15/7)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.653952 [NR_MAC]      15.17 Scheduling pucch reception in   15.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.653978 [PHY]   pack_ul_tti_request SFN/Slot:15.17
avril 09 13:40:45 [0m1712662845.653981 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.655132 [PHY]   pack_ul_tti_request SFN/Slot:15.18
avril 09 13:40:45 [0m1712662845.656473 [PHY]   pack_ul_tti_request SFN/Slot:15.19
avril 09 13:40:45 [0m1712662845.664475 [NR_MAC]   (15/17)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.666972 [NR_MAC]      16. 7 Scheduling pucch reception in   16. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.666978 [PHY]   pack_ul_tti_request SFN/Slot:16.7
avril 09 13:40:45 [0m1712662845.666981 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.669095 [NR_MAC]      16. 8 Scheduling pucch reception in   16. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:45 [0m1712662845.669100 [PHY]   pack_ul_tti_request SFN/Slot:16.8
avril 09 13:40:45 [0m1712662845.669102 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:45 [0m1712662845.678311 [NR_MAC]   (16/7)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.680838 [NR_MAC]      16.17 Scheduling pucch reception in   16.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.680852 [PHY]   pack_ul_tti_request SFN/Slot:16.17
avril 09 13:40:45 [0m1712662845.680855 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.681922 [PHY]   pack_ul_tti_request SFN/Slot:16.18
avril 09 13:40:45 [0m1712662845.683139 [PHY]   pack_ul_tti_request SFN/Slot:16.19
avril 09 13:40:45 [0m1712662845.691186 [NR_MAC]   (16/17)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.693854 [NR_MAC]      17. 7 Scheduling pucch reception in   17. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.693873 [PHY]   pack_ul_tti_request SFN/Slot:17.7
avril 09 13:40:45 [0m1712662845.693876 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.704985 [NR_MAC]   (17/7)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.707498 [NR_MAC]      17.17 Scheduling pucch reception in   17.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.707508 [PHY]   pack_ul_tti_request SFN/Slot:17.17
avril 09 13:40:45 [0m1712662845.707510 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.708646 [PHY]   pack_ul_tti_request SFN/Slot:17.18
avril 09 13:40:45 [0m1712662845.709906 [PHY]   pack_ul_tti_request SFN/Slot:17.19
avril 09 13:40:45 [0m1712662845.717813 [NR_MAC]   (17/17)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.720212 [NR_MAC]      18. 7 Scheduling pucch reception in   18. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.720220 [PHY]   pack_ul_tti_request SFN/Slot:18.7
avril 09 13:40:45 [0m1712662845.720223 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.731044 [NR_MAC]   (18/7)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.733577 [NR_MAC]      18.17 Scheduling pucch reception in   18.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.733584 [PHY]   pack_ul_tti_request SFN/Slot:18.17
avril 09 13:40:45 [0m1712662845.733587 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.734679 [PHY]   pack_ul_tti_request SFN/Slot:18.18
avril 09 13:40:45 [0m1712662845.735947 [PHY]   pack_ul_tti_request SFN/Slot:18.19
avril 09 13:40:45 [0m1712662845.743713 [NR_MAC]   (18/17)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.746199 [NR_MAC]      19. 7 Scheduling pucch reception in   19. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.746208 [PHY]   pack_ul_tti_request SFN/Slot:19.7
avril 09 13:40:45 [0m1712662845.746211 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.757443 [NR_MAC]   (19/7)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.759863 [NR_MAC]      19.17 Scheduling pucch reception in   19.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.759871 [PHY]   pack_ul_tti_request SFN/Slot:19.17
avril 09 13:40:45 [0m1712662845.759874 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.760942 [PHY]   pack_ul_tti_request SFN/Slot:19.18
avril 09 13:40:45 [0m1712662845.762002 [PHY]   pack_ul_tti_request SFN/Slot:19.19
avril 09 13:40:45 [0m1712662845.769928 [NR_MAC]   (19/17)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.772387 [NR_MAC]      20. 7 Scheduling pucch reception in   20. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.772394 [PHY]   pack_ul_tti_request SFN/Slot:20.7
avril 09 13:40:45 [0m1712662845.772396 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.783847 [NR_MAC]   (20/7)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.786134 [NR_MAC]      20.17 Scheduling pucch reception in   20.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.786140 [PHY]   pack_ul_tti_request SFN/Slot:20.17
avril 09 13:40:45 [0m1712662845.786143 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.787309 [PHY]   pack_ul_tti_request SFN/Slot:20.18
avril 09 13:40:45 [0m1712662845.788670 [PHY]   pack_ul_tti_request SFN/Slot:20.19
avril 09 13:40:45 [0m1712662845.789940 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 21/0 
avril 09 13:40:45 [0m1712662845.796486 [NR_MAC]   (20/17)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.798967 [NR_MAC]   pucch_acknack   21. 7 Scheduling pucch reception in   21. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.798979 [PHY]   pack_ul_tti_request SFN/Slot:21.7
avril 09 13:40:45 [0m1712662845.798982 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.810398 [NR_MAC]   (21/7)uci_01->pduBitmap:3
avril 09 13:40:45 [0m1712662845.812802 [NR_MAC]      21.17 Scheduling pucch reception in   21.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.812814 [PHY]   pack_ul_tti_request SFN/Slot:21.17
avril 09 13:40:45 [0m1712662845.812817 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.814127 [PHY]   pack_ul_tti_request SFN/Slot:21.18
avril 09 13:40:45 [0m1712662845.815417 [PHY]   pack_ul_tti_request SFN/Slot:21.19
avril 09 13:40:45 [0m1712662845.823067 [NR_MAC]   (21/17)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.825705 [NR_MAC]      22. 7 Scheduling pucch reception in   22. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.825714 [PHY]   pack_ul_tti_request SFN/Slot:22.7
avril 09 13:40:45 [0m1712662845.825717 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.836557 [NR_MAC]   (22/7)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.838980 [NR_MAC]      22.17 Scheduling pucch reception in   22.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.838988 [PHY]   pack_ul_tti_request SFN/Slot:22.17
avril 09 13:40:45 [0m1712662845.838991 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.840027 [PHY]   pack_ul_tti_request SFN/Slot:22.18
avril 09 13:40:45 [0m1712662845.841306 [PHY]   pack_ul_tti_request SFN/Slot:22.19
avril 09 13:40:45 [0m1712662845.848809 [NR_MAC]   (22/17)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.851259 [NR_MAC]      23. 7 Scheduling pucch reception in   23. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.851267 [PHY]   pack_ul_tti_request SFN/Slot:23.7
avril 09 13:40:45 [0m1712662845.851271 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.862483 [NR_MAC]   (23/7)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.864718 [NR_MAC]      23.17 Scheduling pucch reception in   23.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.864728 [PHY]   pack_ul_tti_request SFN/Slot:23.17
avril 09 13:40:45 [0m1712662845.864731 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.865855 [PHY]   pack_ul_tti_request SFN/Slot:23.18
avril 09 13:40:45 [0m1712662845.866942 [PHY]   pack_ul_tti_request SFN/Slot:23.19
avril 09 13:40:45 [0m1712662845.874464 [NR_MAC]   (23/17)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.877015 [NR_MAC]      24. 7 Scheduling pucch reception in   24. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.877022 [PHY]   pack_ul_tti_request SFN/Slot:24.7
avril 09 13:40:45 [0m1712662845.877025 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.879088 [NR_MAC]      24. 8 Scheduling pucch reception in   24. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:45 [0m1712662845.879094 [PHY]   pack_ul_tti_request SFN/Slot:24.8
avril 09 13:40:45 [0m1712662845.879095 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:45 [0m1712662845.888631 [NR_MAC]   (24/7)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.891012 [NR_MAC]      24.17 Scheduling pucch reception in   24.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.891020 [PHY]   pack_ul_tti_request SFN/Slot:24.17
avril 09 13:40:45 [0m1712662845.891023 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.892098 [PHY]   pack_ul_tti_request SFN/Slot:24.18
avril 09 13:40:45 [0m1712662845.893350 [PHY]   pack_ul_tti_request SFN/Slot:24.19
avril 09 13:40:45 [0m1712662845.900920 [NR_MAC]   (24/17)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.903294 [NR_MAC]      25. 7 Scheduling pucch reception in   25. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.903302 [PHY]   pack_ul_tti_request SFN/Slot:25.7
avril 09 13:40:45 [0m1712662845.903306 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.914444 [NR_MAC]   (25/7)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.916906 [NR_MAC]      25.17 Scheduling pucch reception in   25.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.916914 [PHY]   pack_ul_tti_request SFN/Slot:25.17
avril 09 13:40:45 [0m1712662845.916916 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.918046 [PHY]   pack_ul_tti_request SFN/Slot:25.18
avril 09 13:40:45 [0m1712662845.919314 [PHY]   pack_ul_tti_request SFN/Slot:25.19
avril 09 13:40:45 [0m1712662845.927348 [NR_MAC]   (25/17)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.930044 [NR_MAC]      26. 7 Scheduling pucch reception in   26. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.930051 [PHY]   pack_ul_tti_request SFN/Slot:26.7
avril 09 13:40:45 [0m1712662845.930054 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.941124 [NR_MAC]   (26/7)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.943696 [NR_MAC]      26.17 Scheduling pucch reception in   26.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.943733 [PHY]   pack_ul_tti_request SFN/Slot:26.17
avril 09 13:40:45 [0m1712662845.943748 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.944893 [PHY]   pack_ul_tti_request SFN/Slot:26.18
avril 09 13:40:45 [0m1712662845.946095 [PHY]   pack_ul_tti_request SFN/Slot:26.19
avril 09 13:40:45 [0m1712662845.954042 [NR_MAC]   (26/17)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.956536 [NR_MAC]      27. 7 Scheduling pucch reception in   27. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.956543 [PHY]   pack_ul_tti_request SFN/Slot:27.7
avril 09 13:40:45 [0m1712662845.956546 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.967826 [NR_MAC]   (27/7)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.970196 [NR_MAC]      27.17 Scheduling pucch reception in   27.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.970204 [PHY]   pack_ul_tti_request SFN/Slot:27.17
avril 09 13:40:45 [0m1712662845.970207 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.971405 [PHY]   pack_ul_tti_request SFN/Slot:27.18
avril 09 13:40:45 [0m1712662845.972731 [PHY]   pack_ul_tti_request SFN/Slot:27.19
avril 09 13:40:45 [0m1712662845.980434 [NR_MAC]   (27/17)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.983042 [NR_MAC]      28. 7 Scheduling pucch reception in   28. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.983053 [PHY]   pack_ul_tti_request SFN/Slot:28.7
avril 09 13:40:45 [0m1712662845.983056 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.994111 [NR_MAC]   (28/7)uci_01->pduBitmap:1
avril 09 13:40:45 [0m1712662845.996608 [NR_MAC]      28.17 Scheduling pucch reception in   28.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:45 [0m1712662845.996620 [PHY]   pack_ul_tti_request SFN/Slot:28.17
avril 09 13:40:45 [0m1712662845.996622 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:45 [0m1712662845.997748 [PHY]   pack_ul_tti_request SFN/Slot:28.18
avril 09 13:40:45 [0m1712662845.999051 [PHY]   pack_ul_tti_request SFN/Slot:28.19
avril 09 13:40:46 [0m1712662846.006865 [NR_MAC]   (28/17)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.009103 [NR_MAC]      29. 7 Scheduling pucch reception in   29. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.009110 [PHY]   pack_ul_tti_request SFN/Slot:29.7
avril 09 13:40:46 [0m1712662846.009113 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.020097 [NR_MAC]   (29/7)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.022517 [NR_MAC]      29.17 Scheduling pucch reception in   29.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.022531 [PHY]   pack_ul_tti_request SFN/Slot:29.17
avril 09 13:40:46 [0m1712662846.022535 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.023765 [PHY]   pack_ul_tti_request SFN/Slot:29.18
avril 09 13:40:46 [0m1712662846.024991 [PHY]   pack_ul_tti_request SFN/Slot:29.19
avril 09 13:40:46 [0m1712662846.032794 [NR_MAC]   (29/17)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.035271 [NR_MAC]      30. 7 Scheduling pucch reception in   30. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.035279 [PHY]   pack_ul_tti_request SFN/Slot:30.7
avril 09 13:40:46 [0m1712662846.035282 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.046557 [NR_MAC]   (30/7)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.048949 [NR_MAC]      30.17 Scheduling pucch reception in   30.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.048959 [PHY]   pack_ul_tti_request SFN/Slot:30.17
avril 09 13:40:46 [0m1712662846.048962 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.050203 [PHY]   pack_ul_tti_request SFN/Slot:30.18
avril 09 13:40:46 [0m1712662846.051496 [PHY]   pack_ul_tti_request SFN/Slot:30.19
avril 09 13:40:46 [0m1712662846.052698 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 31/0 
avril 09 13:40:46 [0m1712662846.059296 [NR_MAC]   (30/17)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.061755 [NR_MAC]   pucch_acknack   31. 7 Scheduling pucch reception in   31. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.061765 [PHY]   pack_ul_tti_request SFN/Slot:31.7
avril 09 13:40:46 [0m1712662846.061768 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.073106 [NR_MAC]   (31/7)uci_01->pduBitmap:3
avril 09 13:40:46 [0m1712662846.075676 [NR_MAC]      31.17 Scheduling pucch reception in   31.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.075719 [PHY]   pack_ul_tti_request SFN/Slot:31.17
avril 09 13:40:46 [0m1712662846.075731 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.077002 [PHY]   pack_ul_tti_request SFN/Slot:31.18
avril 09 13:40:46 [0m1712662846.078158 [PHY]   pack_ul_tti_request SFN/Slot:31.19
avril 09 13:40:46 [0m1712662846.086226 [NR_MAC]   (31/17)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.088778 [NR_MAC]      32. 7 Scheduling pucch reception in   32. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.088785 [PHY]   pack_ul_tti_request SFN/Slot:32.7
avril 09 13:40:46 [0m1712662846.088787 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.091055 [NR_MAC]      32. 8 Scheduling pucch reception in   32. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:46 [0m1712662846.091060 [PHY]   pack_ul_tti_request SFN/Slot:32.8
avril 09 13:40:46 [0m1712662846.091062 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:46 [0m1712662846.099997 [NR_MAC]   (32/7)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.102485 [NR_MAC]      32.17 Scheduling pucch reception in   32.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.102493 [PHY]   pack_ul_tti_request SFN/Slot:32.17
avril 09 13:40:46 [0m1712662846.102495 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.103641 [PHY]   pack_ul_tti_request SFN/Slot:32.18
avril 09 13:40:46 [0m1712662846.104817 [PHY]   pack_ul_tti_request SFN/Slot:32.19
avril 09 13:40:46 [0m1712662846.112817 [NR_MAC]   (32/17)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.115082 [NR_MAC]      33. 7 Scheduling pucch reception in   33. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.115088 [PHY]   pack_ul_tti_request SFN/Slot:33.7
avril 09 13:40:46 [0m1712662846.115091 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.126273 [NR_MAC]   (33/7)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.128992 [NR_MAC]      33.17 Scheduling pucch reception in   33.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.129000 [PHY]   pack_ul_tti_request SFN/Slot:33.17
avril 09 13:40:46 [0m1712662846.129002 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.130103 [PHY]   pack_ul_tti_request SFN/Slot:33.18
avril 09 13:40:46 [0m1712662846.131376 [PHY]   pack_ul_tti_request SFN/Slot:33.19
avril 09 13:40:46 [0m1712662846.139325 [NR_MAC]   (33/17)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.141897 [NR_MAC]      34. 7 Scheduling pucch reception in   34. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.141903 [PHY]   pack_ul_tti_request SFN/Slot:34.7
avril 09 13:40:46 [0m1712662846.141904 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.153052 [NR_MAC]   (34/7)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.155725 [NR_MAC]      34.17 Scheduling pucch reception in   34.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.155806 [PHY]   pack_ul_tti_request SFN/Slot:34.17
avril 09 13:40:46 [0m1712662846.155810 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.156919 [PHY]   pack_ul_tti_request SFN/Slot:34.18
avril 09 13:40:46 [0m1712662846.158151 [PHY]   pack_ul_tti_request SFN/Slot:34.19
avril 09 13:40:46 [0m1712662846.165677 [NR_MAC]   (34/17)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.168090 [NR_MAC]      35. 7 Scheduling pucch reception in   35. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.168097 [PHY]   pack_ul_tti_request SFN/Slot:35.7
avril 09 13:40:46 [0m1712662846.168100 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.179198 [NR_MAC]   (35/7)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.181780 [NR_MAC]      35.17 Scheduling pucch reception in   35.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.181787 [PHY]   pack_ul_tti_request SFN/Slot:35.17
avril 09 13:40:46 [0m1712662846.181790 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.183003 [PHY]   pack_ul_tti_request SFN/Slot:35.18
avril 09 13:40:46 [0m1712662846.184177 [PHY]   pack_ul_tti_request SFN/Slot:35.19
avril 09 13:40:46 [0m1712662846.191845 [NR_MAC]   (35/17)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.194291 [NR_MAC]      36. 7 Scheduling pucch reception in   36. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.194299 [PHY]   pack_ul_tti_request SFN/Slot:36.7
avril 09 13:40:46 [0m1712662846.194301 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.205152 [NR_MAC]   (36/7)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.207705 [NR_MAC]      36.17 Scheduling pucch reception in   36.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.207773 [PHY]   pack_ul_tti_request SFN/Slot:36.17
avril 09 13:40:46 [0m1712662846.207776 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.208980 [PHY]   pack_ul_tti_request SFN/Slot:36.18
avril 09 13:40:46 [0m1712662846.210087 [PHY]   pack_ul_tti_request SFN/Slot:36.19
avril 09 13:40:46 [0m1712662846.217989 [NR_MAC]   (36/17)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.220147 [NR_MAC]      37. 7 Scheduling pucch reception in   37. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.220155 [PHY]   pack_ul_tti_request SFN/Slot:37.7
avril 09 13:40:46 [0m1712662846.220158 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.231509 [NR_MAC]   (37/7)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.233784 [NR_MAC]      37.17 Scheduling pucch reception in   37.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.233792 [PHY]   pack_ul_tti_request SFN/Slot:37.17
avril 09 13:40:46 [0m1712662846.233793 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.234931 [PHY]   pack_ul_tti_request SFN/Slot:37.18
avril 09 13:40:46 [0m1712662846.236140 [PHY]   pack_ul_tti_request SFN/Slot:37.19
avril 09 13:40:46 [0m1712662846.243917 [NR_MAC]   (37/17)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.246221 [NR_MAC]      38. 7 Scheduling pucch reception in   38. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.246228 [PHY]   pack_ul_tti_request SFN/Slot:38.7
avril 09 13:40:46 [0m1712662846.246232 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.257189 [NR_MAC]   (38/7)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.259643 [NR_MAC]      38.17 Scheduling pucch reception in   38.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.259654 [PHY]   pack_ul_tti_request SFN/Slot:38.17
avril 09 13:40:46 [0m1712662846.259656 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.260784 [PHY]   pack_ul_tti_request SFN/Slot:38.18
avril 09 13:40:46 [0m1712662846.261868 [PHY]   pack_ul_tti_request SFN/Slot:38.19
avril 09 13:40:46 [0m1712662846.269253 [NR_MAC]   (38/17)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.271718 [NR_MAC]      39. 7 Scheduling pucch reception in   39. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.271724 [PHY]   pack_ul_tti_request SFN/Slot:39.7
avril 09 13:40:46 [0m1712662846.271727 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.282608 [NR_MAC]   (39/7)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.284957 [NR_MAC]      39.17 Scheduling pucch reception in   39.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.284963 [PHY]   pack_ul_tti_request SFN/Slot:39.17
avril 09 13:40:46 [0m1712662846.284965 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.286080 [PHY]   pack_ul_tti_request SFN/Slot:39.18
avril 09 13:40:46 [0m1712662846.287305 [PHY]   pack_ul_tti_request SFN/Slot:39.19
avril 09 13:40:46 [0m1712662846.295038 [NR_MAC]   (39/17)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.297544 [NR_MAC]      40. 7 Scheduling pucch reception in   40. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.297561 [PHY]   pack_ul_tti_request SFN/Slot:40.7
avril 09 13:40:46 [0m1712662846.297565 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.299688 [NR_MAC]      40. 8 Scheduling pucch reception in   40. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:46 [0m1712662846.299695 [PHY]   pack_ul_tti_request SFN/Slot:40.8
avril 09 13:40:46 [0m1712662846.299697 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:46 [0m1712662846.308730 [NR_MAC]   (40/7)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.311207 [NR_MAC]      40.17 Scheduling pucch reception in   40.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.311221 [PHY]   pack_ul_tti_request SFN/Slot:40.17
avril 09 13:40:46 [0m1712662846.311225 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.312329 [PHY]   pack_ul_tti_request SFN/Slot:40.18
avril 09 13:40:46 [0m1712662846.313634 [PHY]   pack_ul_tti_request SFN/Slot:40.19
avril 09 13:40:46 [0m1712662846.314851 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 41/0 
avril 09 13:40:46 [0m1712662846.321506 [NR_MAC]   (40/17)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.323938 [NR_MAC]   pucch_acknack   41. 7 Scheduling pucch reception in   41. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.323947 [PHY]   pack_ul_tti_request SFN/Slot:41.7
avril 09 13:40:46 [0m1712662846.323950 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.335053 [NR_MAC]   (41/7)uci_01->pduBitmap:3
avril 09 13:40:46 [0m1712662846.337355 [NR_MAC]      41.17 Scheduling pucch reception in   41.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.337364 [PHY]   pack_ul_tti_request SFN/Slot:41.17
avril 09 13:40:46 [0m1712662846.337367 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.338490 [PHY]   pack_ul_tti_request SFN/Slot:41.18
avril 09 13:40:46 [0m1712662846.339754 [PHY]   pack_ul_tti_request SFN/Slot:41.19
avril 09 13:40:46 [0m1712662846.347651 [NR_MAC]   (41/17)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.349982 [NR_MAC]      42. 7 Scheduling pucch reception in   42. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.349994 [PHY]   pack_ul_tti_request SFN/Slot:42.7
avril 09 13:40:46 [0m1712662846.349997 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.361202 [NR_MAC]   (42/7)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.363590 [NR_MAC]      42.17 Scheduling pucch reception in   42.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.363598 [PHY]   pack_ul_tti_request SFN/Slot:42.17
avril 09 13:40:46 [0m1712662846.363601 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.364849 [PHY]   pack_ul_tti_request SFN/Slot:42.18
avril 09 13:40:46 [0m1712662846.365910 [PHY]   pack_ul_tti_request SFN/Slot:42.19
avril 09 13:40:46 [0m1712662846.374130 [NR_MAC]   (42/17)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.375394 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 43/6 
avril 09 13:40:46 [0m1712662846.376608 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 43/7 
avril 09 13:40:46 [0m1712662846.376614 [NR_MAC]      43. 7 Scheduling pucch reception in   43. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.376628 [PHY]   pack_ul_tti_request SFN/Slot:43.7
avril 09 13:40:46 [0m1712662846.376631 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.388126 [NR_MAC]   (43/7)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.390638 [NR_MAC]   pucch_acknack   43.17 Scheduling pucch reception in   43.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.390682 [PHY]   pack_ul_tti_request SFN/Slot:43.17
avril 09 13:40:46 [0m1712662846.390698 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.391927 [PHY]   pack_ul_tti_request SFN/Slot:43.18
avril 09 13:40:46 [0m1712662846.393056 [PHY]   pack_ul_tti_request SFN/Slot:43.19
avril 09 13:40:46 [0m1712662846.400897 [NR_MAC]   (43/17)uci_01->pduBitmap:3
avril 09 13:40:46 [0m1712662846.403300 [NR_MAC]      44. 7 Scheduling pucch reception in   44. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.403308 [PHY]   pack_ul_tti_request SFN/Slot:44.7
avril 09 13:40:46 [0m1712662846.403312 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.414773 [NR_MAC]   (44/7)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.417003 [NR_MAC]      44.17 Scheduling pucch reception in   44.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.417010 [PHY]   pack_ul_tti_request SFN/Slot:44.17
avril 09 13:40:46 [0m1712662846.417012 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.418333 [PHY]   pack_ul_tti_request SFN/Slot:44.18
avril 09 13:40:46 [0m1712662846.419626 [PHY]   pack_ul_tti_request SFN/Slot:44.19
avril 09 13:40:46 [0m1712662846.427854 [NR_MAC]   (44/17)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.430114 [NR_MAC]      45. 7 Scheduling pucch reception in   45. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.430125 [PHY]   pack_ul_tti_request SFN/Slot:45.7
avril 09 13:40:46 [0m1712662846.430129 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.441374 [NR_MAC]   (45/7)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.443893 [NR_MAC]      45.17 Scheduling pucch reception in   45.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.443900 [PHY]   pack_ul_tti_request SFN/Slot:45.17
avril 09 13:40:46 [0m1712662846.443902 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.445012 [PHY]   pack_ul_tti_request SFN/Slot:45.18
avril 09 13:40:46 [0m1712662846.446133 [PHY]   pack_ul_tti_request SFN/Slot:45.19
avril 09 13:40:46 [0m1712662846.454199 [NR_MAC]   (45/17)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.456732 [NR_MAC]      46. 7 Scheduling pucch reception in   46. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.456796 [PHY]   pack_ul_tti_request SFN/Slot:46.7
avril 09 13:40:46 [0m1712662846.456799 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.468259 [NR_MAC]   (46/7)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.470931 [NR_MAC]      46.17 Scheduling pucch reception in   46.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.470942 [PHY]   pack_ul_tti_request SFN/Slot:46.17
avril 09 13:40:46 [0m1712662846.470944 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.471988 [PHY]   pack_ul_tti_request SFN/Slot:46.18
avril 09 13:40:46 [0m1712662846.473193 [PHY]   pack_ul_tti_request SFN/Slot:46.19
avril 09 13:40:46 [0m1712662846.481114 [NR_MAC]   (46/17)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.483584 [NR_MAC]      47. 7 Scheduling pucch reception in   47. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.483626 [PHY]   pack_ul_tti_request SFN/Slot:47.7
avril 09 13:40:46 [0m1712662846.483645 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.495002 [NR_MAC]   (47/7)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.497655 [NR_MAC]      47.17 Scheduling pucch reception in   47.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.497703 [PHY]   pack_ul_tti_request SFN/Slot:47.17
avril 09 13:40:46 [0m1712662846.497716 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.498887 [PHY]   pack_ul_tti_request SFN/Slot:47.18
avril 09 13:40:46 [0m1712662846.500074 [PHY]   pack_ul_tti_request SFN/Slot:47.19
avril 09 13:40:46 [0m1712662846.508122 [NR_MAC]   (47/17)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.510829 [NR_MAC]      48. 7 Scheduling pucch reception in   48. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.510866 [PHY]   pack_ul_tti_request SFN/Slot:48.7
avril 09 13:40:46 [0m1712662846.510869 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.512933 [NR_MAC]      48. 8 Scheduling pucch reception in   48. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:46 [0m1712662846.512938 [PHY]   pack_ul_tti_request SFN/Slot:48.8
avril 09 13:40:46 [0m1712662846.512939 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:46 [0m1712662846.522045 [NR_MAC]   (48/7)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.524662 [NR_MAC]      48.17 Scheduling pucch reception in   48.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.524700 [PHY]   pack_ul_tti_request SFN/Slot:48.17
avril 09 13:40:46 [0m1712662846.524715 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.525974 [PHY]   pack_ul_tti_request SFN/Slot:48.18
avril 09 13:40:46 [0m1712662846.527063 [PHY]   pack_ul_tti_request SFN/Slot:48.19
avril 09 13:40:46 [0m1712662846.534979 [NR_MAC]   (48/17)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.537542 [NR_MAC]      49. 7 Scheduling pucch reception in   49. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.537559 [PHY]   pack_ul_tti_request SFN/Slot:49.7
avril 09 13:40:46 [0m1712662846.537562 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.549146 [NR_MAC]   (49/7)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.551897 [NR_MAC]      49.17 Scheduling pucch reception in   49.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.551904 [PHY]   pack_ul_tti_request SFN/Slot:49.17
avril 09 13:40:46 [0m1712662846.551906 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.553014 [PHY]   pack_ul_tti_request SFN/Slot:49.18
avril 09 13:40:46 [0m1712662846.554182 [PHY]   pack_ul_tti_request SFN/Slot:49.19
avril 09 13:40:46 [0m1712662846.562388 [NR_MAC]   (49/17)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.564986 [NR_MAC]      50. 7 Scheduling pucch reception in   50. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.564992 [PHY]   pack_ul_tti_request SFN/Slot:50.7
avril 09 13:40:46 [0m1712662846.564995 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.576492 [NR_MAC]   (50/7)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.578935 [NR_MAC]      50.17 Scheduling pucch reception in   50.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.578940 [PHY]   pack_ul_tti_request SFN/Slot:50.17
avril 09 13:40:46 [0m1712662846.578941 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.580024 [PHY]   pack_ul_tti_request SFN/Slot:50.18
avril 09 13:40:46 [0m1712662846.581384 [PHY]   pack_ul_tti_request SFN/Slot:50.19
avril 09 13:40:46 [0m1712662846.582785 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 51/0 
avril 09 13:40:46 [0m1712662846.589287 [NR_MAC]   (50/17)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.591936 [NR_MAC]   pucch_acknack   51. 7 Scheduling pucch reception in   51. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.591941 [PHY]   pack_ul_tti_request SFN/Slot:51.7
avril 09 13:40:46 [0m1712662846.591943 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.603277 [NR_MAC]   (51/7)uci_01->pduBitmap:3
avril 09 13:40:46 [0m1712662846.605800 [NR_MAC]      51.17 Scheduling pucch reception in   51.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.605804 [PHY]   pack_ul_tti_request SFN/Slot:51.17
avril 09 13:40:46 [0m1712662846.605806 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.607053 [PHY]   pack_ul_tti_request SFN/Slot:51.18
avril 09 13:40:46 [0m1712662846.608233 [PHY]   pack_ul_tti_request SFN/Slot:51.19
avril 09 13:40:46 [0m1712662846.616138 [NR_MAC]   (51/17)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.618807 [NR_MAC]      52. 7 Scheduling pucch reception in   52. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.618825 [PHY]   pack_ul_tti_request SFN/Slot:52.7
avril 09 13:40:46 [0m1712662846.618827 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.630322 [NR_MAC]   (52/7)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.632875 [NR_MAC]      52.17 Scheduling pucch reception in   52.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.632879 [PHY]   pack_ul_tti_request SFN/Slot:52.17
avril 09 13:40:46 [0m1712662846.632880 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.634020 [PHY]   pack_ul_tti_request SFN/Slot:52.18
avril 09 13:40:46 [0m1712662846.635286 [PHY]   pack_ul_tti_request SFN/Slot:52.19
avril 09 13:40:46 [0m1712662846.643308 [NR_MAC]   (52/17)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.646019 [NR_MAC]      53. 7 Scheduling pucch reception in   53. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.646029 [PHY]   pack_ul_tti_request SFN/Slot:53.7
avril 09 13:40:46 [0m1712662846.646030 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.657300 [NR_MAC]   (53/7)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.659862 [NR_MAC]      53.17 Scheduling pucch reception in   53.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.659867 [PHY]   pack_ul_tti_request SFN/Slot:53.17
avril 09 13:40:46 [0m1712662846.659868 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.661028 [PHY]   pack_ul_tti_request SFN/Slot:53.18
avril 09 13:40:46 [0m1712662846.662209 [PHY]   pack_ul_tti_request SFN/Slot:53.19
avril 09 13:40:46 [0m1712662846.670123 [NR_MAC]   (53/17)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.672762 [NR_MAC]      54. 7 Scheduling pucch reception in   54. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.672789 [PHY]   pack_ul_tti_request SFN/Slot:54.7
avril 09 13:40:46 [0m1712662846.672803 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.683988 [NR_MAC]   (54/7)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.686539 [NR_MAC]      54.17 Scheduling pucch reception in   54.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.686567 [PHY]   pack_ul_tti_request SFN/Slot:54.17
avril 09 13:40:46 [0m1712662846.686576 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.687760 [PHY]   pack_ul_tti_request SFN/Slot:54.18
avril 09 13:40:46 [0m1712662846.688944 [PHY]   pack_ul_tti_request SFN/Slot:54.19
avril 09 13:40:46 [0m1712662846.696523 [NR_MAC]   (54/17)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.699041 [NR_MAC]      55. 7 Scheduling pucch reception in   55. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.699047 [PHY]   pack_ul_tti_request SFN/Slot:55.7
avril 09 13:40:46 [0m1712662846.699050 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.710132 [NR_MAC]   (55/7)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.712747 [NR_MAC]      55.17 Scheduling pucch reception in   55.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.712750 [PHY]   pack_ul_tti_request SFN/Slot:55.17
avril 09 13:40:46 [0m1712662846.712752 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.713846 [PHY]   pack_ul_tti_request SFN/Slot:55.18
avril 09 13:40:46 [0m1712662846.715051 [PHY]   pack_ul_tti_request SFN/Slot:55.19
avril 09 13:40:46 [0m1712662846.723058 [NR_MAC]   (55/17)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.725565 [NR_MAC]      56. 7 Scheduling pucch reception in   56. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.725573 [PHY]   pack_ul_tti_request SFN/Slot:56.7
avril 09 13:40:46 [0m1712662846.725577 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.727868 [NR_MAC]      56. 8 Scheduling pucch reception in   56. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:46 [0m1712662846.727874 [PHY]   pack_ul_tti_request SFN/Slot:56.8
avril 09 13:40:46 [0m1712662846.727876 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:46 [0m1712662846.736870 [NR_MAC]   (56/7)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.739178 [NR_MAC]      56.17 Scheduling pucch reception in   56.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.739221 [PHY]   pack_ul_tti_request SFN/Slot:56.17
avril 09 13:40:46 [0m1712662846.739238 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.740335 [PHY]   pack_ul_tti_request SFN/Slot:56.18
avril 09 13:40:46 [0m1712662846.741638 [PHY]   pack_ul_tti_request SFN/Slot:56.19
avril 09 13:40:46 [0m1712662846.749638 [NR_MAC]   (56/17)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.752034 [NR_MAC]      57. 7 Scheduling pucch reception in   57. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.752039 [PHY]   pack_ul_tti_request SFN/Slot:57.7
avril 09 13:40:46 [0m1712662846.752041 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.763420 [NR_MAC]   (57/7)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.765926 [NR_MAC]      57.17 Scheduling pucch reception in   57.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.765950 [PHY]   pack_ul_tti_request SFN/Slot:57.17
avril 09 13:40:46 [0m1712662846.765952 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.767015 [PHY]   pack_ul_tti_request SFN/Slot:57.18
avril 09 13:40:46 [0m1712662846.768276 [PHY]   pack_ul_tti_request SFN/Slot:57.19
avril 09 13:40:46 [0m1712662846.776029 [NR_MAC]   (57/17)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.778648 [NR_MAC]      58. 7 Scheduling pucch reception in   58. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.778654 [PHY]   pack_ul_tti_request SFN/Slot:58.7
avril 09 13:40:46 [0m1712662846.778657 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.790218 [NR_MAC]   (58/7)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.792814 [NR_MAC]      58.17 Scheduling pucch reception in   58.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.792824 [PHY]   pack_ul_tti_request SFN/Slot:58.17
avril 09 13:40:46 [0m1712662846.792828 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.793941 [PHY]   pack_ul_tti_request SFN/Slot:58.18
avril 09 13:40:46 [0m1712662846.795172 [PHY]   pack_ul_tti_request SFN/Slot:58.19
avril 09 13:40:46 [0m1712662846.802858 [NR_MAC]   (58/17)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.805333 [NR_MAC]      59. 7 Scheduling pucch reception in   59. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.805364 [PHY]   pack_ul_tti_request SFN/Slot:59.7
avril 09 13:40:46 [0m1712662846.805378 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.816746 [NR_MAC]   (59/7)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.819161 [NR_MAC]      59.17 Scheduling pucch reception in   59.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.819168 [PHY]   pack_ul_tti_request SFN/Slot:59.17
avril 09 13:40:46 [0m1712662846.819172 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.820359 [PHY]   pack_ul_tti_request SFN/Slot:59.18
avril 09 13:40:46 [0m1712662846.821494 [PHY]   pack_ul_tti_request SFN/Slot:59.19
avril 09 13:40:46 [0m1712662846.829348 [NR_MAC]   (59/17)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.831862 [NR_MAC]      60. 7 Scheduling pucch reception in   60. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.831868 [PHY]   pack_ul_tti_request SFN/Slot:60.7
avril 09 13:40:46 [0m1712662846.831871 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.843117 [NR_MAC]   (60/7)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.845697 [NR_MAC]      60.17 Scheduling pucch reception in   60.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.845721 [PHY]   pack_ul_tti_request SFN/Slot:60.17
avril 09 13:40:46 [0m1712662846.845731 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.846966 [PHY]   pack_ul_tti_request SFN/Slot:60.18
avril 09 13:40:46 [0m1712662846.848159 [PHY]   pack_ul_tti_request SFN/Slot:60.19
avril 09 13:40:46 [0m1712662846.849523 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 61/0 
avril 09 13:40:46 [0m1712662846.856199 [NR_MAC]   (60/17)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.858896 [NR_MAC]   pucch_acknack   61. 7 Scheduling pucch reception in   61. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.858906 [PHY]   pack_ul_tti_request SFN/Slot:61.7
avril 09 13:40:46 [0m1712662846.858909 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.870187 [NR_MAC]   (61/7)uci_01->pduBitmap:3
avril 09 13:40:46 [0m1712662846.872722 [NR_MAC]      61.17 Scheduling pucch reception in   61.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.872757 [PHY]   pack_ul_tti_request SFN/Slot:61.17
avril 09 13:40:46 [0m1712662846.872761 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.873901 [PHY]   pack_ul_tti_request SFN/Slot:61.18
avril 09 13:40:46 [0m1712662846.875109 [PHY]   pack_ul_tti_request SFN/Slot:61.19
avril 09 13:40:46 [0m1712662846.882910 [NR_MAC]   (61/17)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.885309 [NR_MAC]      62. 7 Scheduling pucch reception in   62. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.885347 [PHY]   pack_ul_tti_request SFN/Slot:62.7
avril 09 13:40:46 [0m1712662846.885360 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.896955 [NR_MAC]   (62/7)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.899114 [NR_MAC]      62.17 Scheduling pucch reception in   62.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.899135 [PHY]   pack_ul_tti_request SFN/Slot:62.17
avril 09 13:40:46 [0m1712662846.899137 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.900360 [PHY]   pack_ul_tti_request SFN/Slot:62.18
avril 09 13:40:46 [0m1712662846.901545 [PHY]   pack_ul_tti_request SFN/Slot:62.19
avril 09 13:40:46 [0m1712662846.909514 [NR_MAC]   (62/17)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.911951 [NR_MAC]      63. 7 Scheduling pucch reception in   63. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.911966 [PHY]   pack_ul_tti_request SFN/Slot:63.7
avril 09 13:40:46 [0m1712662846.911968 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.923200 [NR_MAC]   (63/7)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.925847 [NR_MAC]      63.17 Scheduling pucch reception in   63.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.925855 [PHY]   pack_ul_tti_request SFN/Slot:63.17
avril 09 13:40:46 [0m1712662846.925857 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.926955 [PHY]   pack_ul_tti_request SFN/Slot:63.18
avril 09 13:40:46 [0m1712662846.928105 [PHY]   pack_ul_tti_request SFN/Slot:63.19
avril 09 13:40:46 [0m1712662846.936113 [NR_MAC]   (63/17)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.938803 [NR_MAC]      64. 7 Scheduling pucch reception in   64. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.938809 [PHY]   pack_ul_tti_request SFN/Slot:64.7
avril 09 13:40:46 [0m1712662846.938811 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.940922 [NR_MAC]      64. 8 Scheduling pucch reception in   64. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:46 [0m1712662846.940934 [PHY]   pack_ul_tti_request SFN/Slot:64.8
avril 09 13:40:46 [0m1712662846.940938 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:46 [0m1712662846.950426 [NR_MAC]   (64/7)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.952802 [NR_MAC]      64.17 Scheduling pucch reception in   64.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.952815 [PHY]   pack_ul_tti_request SFN/Slot:64.17
avril 09 13:40:46 [0m1712662846.952817 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.953883 [PHY]   pack_ul_tti_request SFN/Slot:64.18
avril 09 13:40:46 [0m1712662846.955159 [PHY]   pack_ul_tti_request SFN/Slot:64.19
avril 09 13:40:46 [0m1712662846.963211 [NR_MAC]   (64/17)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.965800 [NR_MAC]      65. 7 Scheduling pucch reception in   65. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.965809 [PHY]   pack_ul_tti_request SFN/Slot:65.7
avril 09 13:40:46 [0m1712662846.965813 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.976954 [NR_MAC]   (65/7)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.979227 [NR_MAC]      65.17 Scheduling pucch reception in   65.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.979255 [PHY]   pack_ul_tti_request SFN/Slot:65.17
avril 09 13:40:46 [0m1712662846.979265 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662846.980459 [PHY]   pack_ul_tti_request SFN/Slot:65.18
avril 09 13:40:46 [0m1712662846.981747 [PHY]   pack_ul_tti_request SFN/Slot:65.19
avril 09 13:40:46 [0m1712662846.989840 [NR_MAC]   (65/17)uci_01->pduBitmap:1
avril 09 13:40:46 [0m1712662846.992289 [NR_MAC]      66. 7 Scheduling pucch reception in   66. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:46 [0m1712662846.992312 [PHY]   pack_ul_tti_request SFN/Slot:66.7
avril 09 13:40:46 [0m1712662846.992313 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:46 [0m1712662847.003570 [NR_MAC]   (66/7)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.005963 [NR_MAC]      66.17 Scheduling pucch reception in   66.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.005977 [PHY]   pack_ul_tti_request SFN/Slot:66.17
avril 09 13:40:47 [0m1712662847.005979 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.007081 [PHY]   pack_ul_tti_request SFN/Slot:66.18
avril 09 13:40:47 [0m1712662847.008329 [PHY]   pack_ul_tti_request SFN/Slot:66.19
avril 09 13:40:47 [0m1712662847.016476 [NR_MAC]   (66/17)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.018983 [NR_MAC]      67. 7 Scheduling pucch reception in   67. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.018989 [PHY]   pack_ul_tti_request SFN/Slot:67.7
avril 09 13:40:47 [0m1712662847.018991 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.030585 [NR_MAC]   (67/7)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.032957 [NR_MAC]      67.17 Scheduling pucch reception in   67.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.032961 [PHY]   pack_ul_tti_request SFN/Slot:67.17
avril 09 13:40:47 [0m1712662847.032962 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.034076 [PHY]   pack_ul_tti_request SFN/Slot:67.18
avril 09 13:40:47 [0m1712662847.035424 [PHY]   pack_ul_tti_request SFN/Slot:67.19
avril 09 13:40:47 [0m1712662847.043417 [NR_MAC]   (67/17)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.045983 [NR_MAC]      68. 7 Scheduling pucch reception in   68. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.045992 [PHY]   pack_ul_tti_request SFN/Slot:68.7
avril 09 13:40:47 [0m1712662847.045996 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.057253 [NR_MAC]   (68/7)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.059873 [NR_MAC]      68.17 Scheduling pucch reception in   68.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.059879 [PHY]   pack_ul_tti_request SFN/Slot:68.17
avril 09 13:40:47 [0m1712662847.059881 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.061009 [PHY]   pack_ul_tti_request SFN/Slot:68.18
avril 09 13:40:47 [0m1712662847.062229 [PHY]   pack_ul_tti_request SFN/Slot:68.19
avril 09 13:40:47 [0m1712662847.070343 [NR_MAC]   (68/17)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.072770 [NR_MAC]      69. 7 Scheduling pucch reception in   69. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.072776 [PHY]   pack_ul_tti_request SFN/Slot:69.7
avril 09 13:40:47 [0m1712662847.072778 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.084070 [NR_MAC]   (69/7)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.086799 [NR_MAC]      69.17 Scheduling pucch reception in   69.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.086806 [PHY]   pack_ul_tti_request SFN/Slot:69.17
avril 09 13:40:47 [0m1712662847.086808 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.087895 [PHY]   pack_ul_tti_request SFN/Slot:69.18
avril 09 13:40:47 [0m1712662847.089108 [PHY]   pack_ul_tti_request SFN/Slot:69.19
avril 09 13:40:47 [0m1712662847.097009 [NR_MAC]   (69/17)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.099595 [NR_MAC]      70. 7 Scheduling pucch reception in   70. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.099602 [PHY]   pack_ul_tti_request SFN/Slot:70.7
avril 09 13:40:47 [0m1712662847.099605 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.111145 [NR_MAC]   (70/7)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.113811 [NR_MAC]      70.17 Scheduling pucch reception in   70.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.113818 [PHY]   pack_ul_tti_request SFN/Slot:70.17
avril 09 13:40:47 [0m1712662847.113820 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.114948 [PHY]   pack_ul_tti_request SFN/Slot:70.18
avril 09 13:40:47 [0m1712662847.116149 [PHY]   pack_ul_tti_request SFN/Slot:70.19
avril 09 13:40:47 [0m1712662847.117470 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 71/0 
avril 09 13:40:47 [0m1712662847.124181 [NR_MAC]   (70/17)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.126788 [NR_MAC]   pucch_acknack   71. 7 Scheduling pucch reception in   71. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.126796 [PHY]   pack_ul_tti_request SFN/Slot:71.7
avril 09 13:40:47 [0m1712662847.126799 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.138232 [NR_MAC]   (71/7)uci_01->pduBitmap:3
avril 09 13:40:47 [0m1712662847.140787 [NR_MAC]      71.17 Scheduling pucch reception in   71.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.140808 [PHY]   pack_ul_tti_request SFN/Slot:71.17
avril 09 13:40:47 [0m1712662847.140811 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.141944 [PHY]   pack_ul_tti_request SFN/Slot:71.18
avril 09 13:40:47 [0m1712662847.143115 [PHY]   pack_ul_tti_request SFN/Slot:71.19
avril 09 13:40:47 [0m1712662847.151062 [NR_MAC]   (71/17)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.153667 [NR_MAC]      72. 7 Scheduling pucch reception in   72. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.153679 [PHY]   pack_ul_tti_request SFN/Slot:72.7
avril 09 13:40:47 [0m1712662847.153682 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.155903 [NR_MAC]      72. 8 Scheduling pucch reception in   72. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:47 [0m1712662847.155909 [PHY]   pack_ul_tti_request SFN/Slot:72.8
avril 09 13:40:47 [0m1712662847.155911 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:47 [0m1712662847.165055 [NR_MAC]   (72/7)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.167591 [NR_MAC]      72.17 Scheduling pucch reception in   72.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.167631 [PHY]   pack_ul_tti_request SFN/Slot:72.17
avril 09 13:40:47 [0m1712662847.167643 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.168858 [PHY]   pack_ul_tti_request SFN/Slot:72.18
avril 09 13:40:47 [0m1712662847.170057 [PHY]   pack_ul_tti_request SFN/Slot:72.19
avril 09 13:40:47 [0m1712662847.178092 [NR_MAC]   (72/17)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.180633 [NR_MAC]      73. 7 Scheduling pucch reception in   73. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.180681 [PHY]   pack_ul_tti_request SFN/Slot:73.7
avril 09 13:40:47 [0m1712662847.180683 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.191963 [NR_MAC]   (73/7)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.194504 [NR_MAC]      73.17 Scheduling pucch reception in   73.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.194511 [PHY]   pack_ul_tti_request SFN/Slot:73.17
avril 09 13:40:47 [0m1712662847.194513 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.195792 [PHY]   pack_ul_tti_request SFN/Slot:73.18
avril 09 13:40:47 [0m1712662847.196967 [PHY]   pack_ul_tti_request SFN/Slot:73.19
avril 09 13:40:47 [0m1712662847.204908 [NR_MAC]   (73/17)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.207081 [NR_MAC]      74. 7 Scheduling pucch reception in   74. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.207089 [PHY]   pack_ul_tti_request SFN/Slot:74.7
avril 09 13:40:47 [0m1712662847.207091 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.218502 [NR_MAC]   (74/7)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.220924 [NR_MAC]      74.17 Scheduling pucch reception in   74.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.220932 [PHY]   pack_ul_tti_request SFN/Slot:74.17
avril 09 13:40:47 [0m1712662847.220935 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.222002 [PHY]   pack_ul_tti_request SFN/Slot:74.18
avril 09 13:40:47 [0m1712662847.223282 [PHY]   pack_ul_tti_request SFN/Slot:74.19
avril 09 13:40:47 [0m1712662847.231305 [NR_MAC]   (74/17)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.233907 [NR_MAC]      75. 7 Scheduling pucch reception in   75. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.233936 [PHY]   pack_ul_tti_request SFN/Slot:75.7
avril 09 13:40:47 [0m1712662847.233943 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.245301 [NR_MAC]   (75/7)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.247937 [NR_MAC]      75.17 Scheduling pucch reception in   75.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.247943 [PHY]   pack_ul_tti_request SFN/Slot:75.17
avril 09 13:40:47 [0m1712662847.247946 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.249015 [PHY]   pack_ul_tti_request SFN/Slot:75.18
avril 09 13:40:47 [0m1712662847.250327 [PHY]   pack_ul_tti_request SFN/Slot:75.19
avril 09 13:40:47 [0m1712662847.258306 [NR_MAC]   (75/17)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.260712 [NR_MAC]      76. 7 Scheduling pucch reception in   76. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.260756 [PHY]   pack_ul_tti_request SFN/Slot:76.7
avril 09 13:40:47 [0m1712662847.260768 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.272010 [NR_MAC]   (76/7)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.274339 [NR_MAC]      76.17 Scheduling pucch reception in   76.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.274344 [PHY]   pack_ul_tti_request SFN/Slot:76.17
avril 09 13:40:47 [0m1712662847.274352 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.275594 [PHY]   pack_ul_tti_request SFN/Slot:76.18
avril 09 13:40:47 [0m1712662847.276887 [PHY]   pack_ul_tti_request SFN/Slot:76.19
avril 09 13:40:47 [0m1712662847.284421 [NR_MAC]   (76/17)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.286981 [NR_MAC]      77. 7 Scheduling pucch reception in   77. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.286991 [PHY]   pack_ul_tti_request SFN/Slot:77.7
avril 09 13:40:47 [0m1712662847.286994 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.298039 [NR_MAC]   (77/7)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.300540 [NR_MAC]      77.17 Scheduling pucch reception in   77.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.300556 [PHY]   pack_ul_tti_request SFN/Slot:77.17
avril 09 13:40:47 [0m1712662847.300559 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.301851 [PHY]   pack_ul_tti_request SFN/Slot:77.18
avril 09 13:40:47 [0m1712662847.303075 [PHY]   pack_ul_tti_request SFN/Slot:77.19
avril 09 13:40:47 [0m1712662847.310724 [NR_MAC]   (77/17)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.313272 [NR_MAC]      78. 7 Scheduling pucch reception in   78. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.313282 [PHY]   pack_ul_tti_request SFN/Slot:78.7
avril 09 13:40:47 [0m1712662847.313285 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.324036 [NR_MAC]   (78/7)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.326470 [NR_MAC]      78.17 Scheduling pucch reception in   78.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.326478 [PHY]   pack_ul_tti_request SFN/Slot:78.17
avril 09 13:40:47 [0m1712662847.326480 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.327581 [PHY]   pack_ul_tti_request SFN/Slot:78.18
avril 09 13:40:47 [0m1712662847.328842 [PHY]   pack_ul_tti_request SFN/Slot:78.19
avril 09 13:40:47 [0m1712662847.336377 [NR_MAC]   (78/17)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.338942 [NR_MAC]      79. 7 Scheduling pucch reception in   79. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.338951 [PHY]   pack_ul_tti_request SFN/Slot:79.7
avril 09 13:40:47 [0m1712662847.338954 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.350119 [NR_MAC]   (79/7)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.352735 [NR_MAC]      79.17 Scheduling pucch reception in   79.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.352756 [PHY]   pack_ul_tti_request SFN/Slot:79.17
avril 09 13:40:47 [0m1712662847.352765 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.353875 [PHY]   pack_ul_tti_request SFN/Slot:79.18
avril 09 13:40:47 [0m1712662847.354996 [PHY]   pack_ul_tti_request SFN/Slot:79.19
avril 09 13:40:47 [0m1712662847.362526 [NR_MAC]   (79/17)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.363920 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 80/6 
avril 09 13:40:47 [0m1712662847.365003 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 80/7 
avril 09 13:40:47 [0m1712662847.365007 [NR_MAC]      80. 7 Scheduling pucch reception in   80. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.365015 [PHY]   pack_ul_tti_request SFN/Slot:80.7
avril 09 13:40:47 [0m1712662847.365018 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.367111 [NR_MAC]      80. 8 Scheduling pucch reception in   80. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:47 [0m1712662847.367132 [PHY]   pack_ul_tti_request SFN/Slot:80.8
avril 09 13:40:47 [0m1712662847.367142 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:47 [0m1712662847.376454 [NR_MAC]   (80/7)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.378930 [NR_MAC]   pucch_acknack   80.17 Scheduling pucch reception in   80.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.378941 [PHY]   pack_ul_tti_request SFN/Slot:80.17
avril 09 13:40:47 [0m1712662847.378945 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.380043 [PHY]   pack_ul_tti_request SFN/Slot:80.18
avril 09 13:40:47 [0m1712662847.381328 [PHY]   pack_ul_tti_request SFN/Slot:80.19
avril 09 13:40:47 [0m1712662847.382426 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 81/0 
avril 09 13:40:47 [0m1712662847.389046 [NR_MAC]   (80/17)uci_01->pduBitmap:3
avril 09 13:40:47 [0m1712662847.391638 [NR_MAC]   pucch_acknack   81. 7 Scheduling pucch reception in   81. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.391688 [PHY]   pack_ul_tti_request SFN/Slot:81.7
avril 09 13:40:47 [0m1712662847.391707 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.402991 [NR_MAC]   (81/7)uci_01->pduBitmap:3
avril 09 13:40:47 [0m1712662847.405458 [NR_MAC]      81.17 Scheduling pucch reception in   81.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.405467 [PHY]   pack_ul_tti_request SFN/Slot:81.17
avril 09 13:40:47 [0m1712662847.405470 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.406646 [PHY]   pack_ul_tti_request SFN/Slot:81.18
avril 09 13:40:47 [0m1712662847.407856 [PHY]   pack_ul_tti_request SFN/Slot:81.19
avril 09 13:40:47 [0m1712662847.415694 [NR_MAC]   (81/17)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.418146 [NR_MAC]      82. 7 Scheduling pucch reception in   82. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.418151 [PHY]   pack_ul_tti_request SFN/Slot:82.7
avril 09 13:40:47 [0m1712662847.418154 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.429494 [NR_MAC]   (82/7)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.431874 [NR_MAC]      82.17 Scheduling pucch reception in   82.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.431879 [PHY]   pack_ul_tti_request SFN/Slot:82.17
avril 09 13:40:47 [0m1712662847.431882 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.433062 [PHY]   pack_ul_tti_request SFN/Slot:82.18
avril 09 13:40:47 [0m1712662847.434250 [PHY]   pack_ul_tti_request SFN/Slot:82.19
avril 09 13:40:47 [0m1712662847.442094 [NR_MAC]   (82/17)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.444778 [NR_MAC]      83. 7 Scheduling pucch reception in   83. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.444800 [PHY]   pack_ul_tti_request SFN/Slot:83.7
avril 09 13:40:47 [0m1712662847.444803 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.456009 [NR_MAC]   (83/7)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.458705 [NR_MAC]      83.17 Scheduling pucch reception in   83.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.458762 [PHY]   pack_ul_tti_request SFN/Slot:83.17
avril 09 13:40:47 [0m1712662847.458778 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.459918 [PHY]   pack_ul_tti_request SFN/Slot:83.18
avril 09 13:40:47 [0m1712662847.461140 [PHY]   pack_ul_tti_request SFN/Slot:83.19
avril 09 13:40:47 [0m1712662847.468985 [NR_MAC]   (83/17)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.471627 [NR_MAC]      84. 7 Scheduling pucch reception in   84. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.471669 [PHY]   pack_ul_tti_request SFN/Slot:84.7
avril 09 13:40:47 [0m1712662847.471672 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.483004 [NR_MAC]   (84/7)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.485497 [NR_MAC]      84.17 Scheduling pucch reception in   84.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.485504 [PHY]   pack_ul_tti_request SFN/Slot:84.17
avril 09 13:40:47 [0m1712662847.485507 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.486683 [PHY]   pack_ul_tti_request SFN/Slot:84.18
avril 09 13:40:47 [0m1712662847.487895 [PHY]   pack_ul_tti_request SFN/Slot:84.19
avril 09 13:40:47 [0m1712662847.495737 [NR_MAC]   (84/17)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.497985 [NR_MAC]      85. 7 Scheduling pucch reception in   85. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.497992 [PHY]   pack_ul_tti_request SFN/Slot:85.7
avril 09 13:40:47 [0m1712662847.497995 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.509141 [NR_MAC]   (85/7)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.511731 [NR_MAC]      85.17 Scheduling pucch reception in   85.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.511766 [PHY]   pack_ul_tti_request SFN/Slot:85.17
avril 09 13:40:47 [0m1712662847.511799 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.512921 [PHY]   pack_ul_tti_request SFN/Slot:85.18
avril 09 13:40:47 [0m1712662847.514180 [PHY]   pack_ul_tti_request SFN/Slot:85.19
avril 09 13:40:47 [0m1712662847.522022 [NR_MAC]   (85/17)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.524687 [NR_MAC]      86. 7 Scheduling pucch reception in   86. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.524728 [PHY]   pack_ul_tti_request SFN/Slot:86.7
avril 09 13:40:47 [0m1712662847.524744 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.536030 [NR_MAC]   (86/7)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.538612 [NR_MAC]      86.17 Scheduling pucch reception in   86.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.538644 [PHY]   pack_ul_tti_request SFN/Slot:86.17
avril 09 13:40:47 [0m1712662847.538663 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.539822 [PHY]   pack_ul_tti_request SFN/Slot:86.18
avril 09 13:40:47 [0m1712662847.540932 [PHY]   pack_ul_tti_request SFN/Slot:86.19
avril 09 13:40:47 [0m1712662847.548870 [NR_MAC]   (86/17)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.551121 [NR_MAC]      87. 7 Scheduling pucch reception in   87. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.551127 [PHY]   pack_ul_tti_request SFN/Slot:87.7
avril 09 13:40:47 [0m1712662847.551129 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.562393 [NR_MAC]   (87/7)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.564863 [NR_MAC]      87.17 Scheduling pucch reception in   87.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.564868 [PHY]   pack_ul_tti_request SFN/Slot:87.17
avril 09 13:40:47 [0m1712662847.564870 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.565981 [PHY]   pack_ul_tti_request SFN/Slot:87.18
avril 09 13:40:47 [0m1712662847.567325 [PHY]   pack_ul_tti_request SFN/Slot:87.19
avril 09 13:40:47 [0m1712662847.575296 [NR_MAC]   (87/17)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.577537 [NR_MAC]      88. 7 Scheduling pucch reception in   88. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.577551 [PHY]   pack_ul_tti_request SFN/Slot:88.7
avril 09 13:40:47 [0m1712662847.577552 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.579878 [NR_MAC]      88. 8 Scheduling pucch reception in   88. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:47 [0m1712662847.579881 [PHY]   pack_ul_tti_request SFN/Slot:88.8
avril 09 13:40:47 [0m1712662847.579882 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:47 [0m1712662847.588985 [NR_MAC]   (88/7)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.591412 [NR_MAC]      88.17 Scheduling pucch reception in   88.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.591415 [PHY]   pack_ul_tti_request SFN/Slot:88.17
avril 09 13:40:47 [0m1712662847.591417 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.592590 [PHY]   pack_ul_tti_request SFN/Slot:88.18
avril 09 13:40:47 [0m1712662847.593922 [PHY]   pack_ul_tti_request SFN/Slot:88.19
avril 09 13:40:47 [0m1712662847.601554 [NR_MAC]   (88/17)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.603868 [NR_MAC]      89. 7 Scheduling pucch reception in   89. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.603882 [PHY]   pack_ul_tti_request SFN/Slot:89.7
avril 09 13:40:47 [0m1712662847.603885 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.615120 [NR_MAC]   (89/7)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.617539 [NR_MAC]      89.17 Scheduling pucch reception in   89.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.617578 [PHY]   pack_ul_tti_request SFN/Slot:89.17
avril 09 13:40:47 [0m1712662847.617591 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.618761 [PHY]   pack_ul_tti_request SFN/Slot:89.18
avril 09 13:40:47 [0m1712662847.619886 [PHY]   pack_ul_tti_request SFN/Slot:89.19
avril 09 13:40:47 [0m1712662847.627861 [NR_MAC]   (89/17)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.630327 [NR_MAC]      90. 7 Scheduling pucch reception in   90. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.630332 [PHY]   pack_ul_tti_request SFN/Slot:90.7
avril 09 13:40:47 [0m1712662847.630334 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.641809 [NR_MAC]   (90/7)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.644054 [NR_MAC]      90.17 Scheduling pucch reception in   90.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.644059 [PHY]   pack_ul_tti_request SFN/Slot:90.17
avril 09 13:40:47 [0m1712662847.644061 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.645179 [PHY]   pack_ul_tti_request SFN/Slot:90.18
avril 09 13:40:47 [0m1712662847.646467 [PHY]   pack_ul_tti_request SFN/Slot:90.19
avril 09 13:40:47 [0m1712662847.647706 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 91/0 
avril 09 13:40:47 [0m1712662847.654362 [NR_MAC]   (90/17)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.656901 [NR_MAC]   pucch_acknack   91. 7 Scheduling pucch reception in   91. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.656908 [PHY]   pack_ul_tti_request SFN/Slot:91.7
avril 09 13:40:47 [0m1712662847.656910 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.667980 [NR_MAC]   (91/7)uci_01->pduBitmap:3
avril 09 13:40:47 [0m1712662847.670628 [NR_MAC]      91.17 Scheduling pucch reception in   91.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.670678 [PHY]   pack_ul_tti_request SFN/Slot:91.17
avril 09 13:40:47 [0m1712662847.670696 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.671906 [PHY]   pack_ul_tti_request SFN/Slot:91.18
avril 09 13:40:47 [0m1712662847.673027 [PHY]   pack_ul_tti_request SFN/Slot:91.19
avril 09 13:40:47 [0m1712662847.681088 [NR_MAC]   (91/17)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.683708 [NR_MAC]      92. 7 Scheduling pucch reception in   92. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.683736 [PHY]   pack_ul_tti_request SFN/Slot:92.7
avril 09 13:40:47 [0m1712662847.683738 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.694776 [NR_MAC]   (92/7)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.697152 [NR_MAC]      92.17 Scheduling pucch reception in   92.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.697157 [PHY]   pack_ul_tti_request SFN/Slot:92.17
avril 09 13:40:47 [0m1712662847.697158 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.698240 [PHY]   pack_ul_tti_request SFN/Slot:92.18
avril 09 13:40:47 [0m1712662847.699522 [PHY]   pack_ul_tti_request SFN/Slot:92.19
avril 09 13:40:47 [0m1712662847.707160 [NR_MAC]   (92/17)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.709882 [NR_MAC]      93. 7 Scheduling pucch reception in   93. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.709888 [PHY]   pack_ul_tti_request SFN/Slot:93.7
avril 09 13:40:47 [0m1712662847.709890 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.721128 [NR_MAC]   (93/7)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.723757 [NR_MAC]      93.17 Scheduling pucch reception in   93.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.723806 [PHY]   pack_ul_tti_request SFN/Slot:93.17
avril 09 13:40:47 [0m1712662847.723808 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.724990 [PHY]   pack_ul_tti_request SFN/Slot:93.18
avril 09 13:40:47 [0m1712662847.726105 [PHY]   pack_ul_tti_request SFN/Slot:93.19
avril 09 13:40:47 [0m1712662847.734092 [NR_MAC]   (93/17)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.736764 [NR_MAC]      94. 7 Scheduling pucch reception in   94. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.736773 [PHY]   pack_ul_tti_request SFN/Slot:94.7
avril 09 13:40:47 [0m1712662847.736777 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.747968 [NR_MAC]   (94/7)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.750596 [NR_MAC]      94.17 Scheduling pucch reception in   94.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.750631 [PHY]   pack_ul_tti_request SFN/Slot:94.17
avril 09 13:40:47 [0m1712662847.750644 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.751932 [PHY]   pack_ul_tti_request SFN/Slot:94.18
avril 09 13:40:47 [0m1712662847.753094 [PHY]   pack_ul_tti_request SFN/Slot:94.19
avril 09 13:40:47 [0m1712662847.760872 [NR_MAC]   (94/17)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.763125 [NR_MAC]      95. 7 Scheduling pucch reception in   95. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.763131 [PHY]   pack_ul_tti_request SFN/Slot:95.7
avril 09 13:40:47 [0m1712662847.763134 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.774309 [NR_MAC]   (95/7)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.776812 [NR_MAC]      95.17 Scheduling pucch reception in   95.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.776820 [PHY]   pack_ul_tti_request SFN/Slot:95.17
avril 09 13:40:47 [0m1712662847.776821 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.777975 [PHY]   pack_ul_tti_request SFN/Slot:95.18
avril 09 13:40:47 [0m1712662847.779076 [PHY]   pack_ul_tti_request SFN/Slot:95.19
avril 09 13:40:47 [0m1712662847.786725 [NR_MAC]   (95/17)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.789069 [NR_MAC]      96. 7 Scheduling pucch reception in   96. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.789077 [PHY]   pack_ul_tti_request SFN/Slot:96.7
avril 09 13:40:47 [0m1712662847.789080 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.791141 [NR_MAC]      96. 8 Scheduling pucch reception in   96. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:47 [0m1712662847.791146 [PHY]   pack_ul_tti_request SFN/Slot:96.8
avril 09 13:40:47 [0m1712662847.791147 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:47 [0m1712662847.800076 [NR_MAC]   (96/7)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.802753 [NR_MAC]      96.17 Scheduling pucch reception in   96.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.802758 [PHY]   pack_ul_tti_request SFN/Slot:96.17
avril 09 13:40:47 [0m1712662847.802760 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.803928 [PHY]   pack_ul_tti_request SFN/Slot:96.18
avril 09 13:40:47 [0m1712662847.805190 [PHY]   pack_ul_tti_request SFN/Slot:96.19
avril 09 13:40:47 [0m1712662847.813080 [NR_MAC]   (96/17)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.815717 [NR_MAC]      97. 7 Scheduling pucch reception in   97. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.815756 [PHY]   pack_ul_tti_request SFN/Slot:97.7
avril 09 13:40:47 [0m1712662847.815773 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.827016 [NR_MAC]   (97/7)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.829552 [NR_MAC]      97.17 Scheduling pucch reception in   97.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.829595 [PHY]   pack_ul_tti_request SFN/Slot:97.17
avril 09 13:40:47 [0m1712662847.829609 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.830822 [PHY]   pack_ul_tti_request SFN/Slot:97.18
avril 09 13:40:47 [0m1712662847.831959 [PHY]   pack_ul_tti_request SFN/Slot:97.19
avril 09 13:40:47 [0m1712662847.839885 [NR_MAC]   (97/17)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.842518 [NR_MAC]      98. 7 Scheduling pucch reception in   98. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.842527 [PHY]   pack_ul_tti_request SFN/Slot:98.7
avril 09 13:40:47 [0m1712662847.842530 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.853729 [NR_MAC]   (98/7)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.856110 [NR_MAC]      98.17 Scheduling pucch reception in   98.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.856118 [PHY]   pack_ul_tti_request SFN/Slot:98.17
avril 09 13:40:47 [0m1712662847.856121 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.857451 [PHY]   pack_ul_tti_request SFN/Slot:98.18
avril 09 13:40:47 [0m1712662847.858656 [PHY]   pack_ul_tti_request SFN/Slot:98.19
avril 09 13:40:47 [0m1712662847.866159 [NR_MAC]   (98/17)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.868727 [NR_MAC]      99. 7 Scheduling pucch reception in   99. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.868735 [PHY]   pack_ul_tti_request SFN/Slot:99.7
avril 09 13:40:47 [0m1712662847.868738 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.879866 [NR_MAC]   (99/7)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.882203 [NR_MAC]      99.17 Scheduling pucch reception in   99.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.882219 [PHY]   pack_ul_tti_request SFN/Slot:99.17
avril 09 13:40:47 [0m1712662847.882221 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.883450 [PHY]   pack_ul_tti_request SFN/Slot:99.18
avril 09 13:40:47 [0m1712662847.884711 [PHY]   pack_ul_tti_request SFN/Slot:99.19
avril 09 13:40:47 [0m1712662847.892504 [NR_MAC]   (99/17)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.895157 [NR_MAC]     100. 7 Scheduling pucch reception in  100. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.895172 [PHY]   pack_ul_tti_request SFN/Slot:100.7
avril 09 13:40:47 [0m1712662847.895174 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.906632 [NR_MAC]   (100/7)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.909032 [NR_MAC]     100.17 Scheduling pucch reception in  100.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.909038 [PHY]   pack_ul_tti_request SFN/Slot:100.17
avril 09 13:40:47 [0m1712662847.909040 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.910201 [PHY]   pack_ul_tti_request SFN/Slot:100.18
avril 09 13:40:47 [0m1712662847.911451 [PHY]   pack_ul_tti_request SFN/Slot:100.19
avril 09 13:40:47 [0m1712662847.912765 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 101/0 
avril 09 13:40:47 [0m1712662847.919726 [NR_MAC]   (100/17)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.922111 [NR_MAC]   pucch_acknack  101. 7 Scheduling pucch reception in  101. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.922117 [PHY]   pack_ul_tti_request SFN/Slot:101.7
avril 09 13:40:47 [0m1712662847.922120 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.933365 [NR_MAC]   (101/7)uci_01->pduBitmap:3
avril 09 13:40:47 [0m1712662847.935908 [NR_MAC]     101.17 Scheduling pucch reception in  101.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.935916 [PHY]   pack_ul_tti_request SFN/Slot:101.17
avril 09 13:40:47 [0m1712662847.935919 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.937089 [PHY]   pack_ul_tti_request SFN/Slot:101.18
avril 09 13:40:47 [0m1712662847.938289 [PHY]   pack_ul_tti_request SFN/Slot:101.19
avril 09 13:40:47 [0m1712662847.946172 [NR_MAC]   (101/17)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.948869 [NR_MAC]     102. 7 Scheduling pucch reception in  102. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.948882 [PHY]   pack_ul_tti_request SFN/Slot:102.7
avril 09 13:40:47 [0m1712662847.948885 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.960066 [NR_MAC]   (102/7)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.962632 [NR_MAC]     102.17 Scheduling pucch reception in  102.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.962640 [PHY]   pack_ul_tti_request SFN/Slot:102.17
avril 09 13:40:47 [0m1712662847.962642 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.963806 [PHY]   pack_ul_tti_request SFN/Slot:102.18
avril 09 13:40:47 [0m1712662847.965100 [PHY]   pack_ul_tti_request SFN/Slot:102.19
avril 09 13:40:47 [0m1712662847.972982 [NR_MAC]   (102/17)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.975655 [NR_MAC]     103. 7 Scheduling pucch reception in  103. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.975701 [PHY]   pack_ul_tti_request SFN/Slot:103.7
avril 09 13:40:47 [0m1712662847.975718 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.987117 [NR_MAC]   (103/7)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662847.989592 [NR_MAC]     103.17 Scheduling pucch reception in  103.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662847.989601 [PHY]   pack_ul_tti_request SFN/Slot:103.17
avril 09 13:40:47 [0m1712662847.989604 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:47 [0m1712662847.990763 [PHY]   pack_ul_tti_request SFN/Slot:103.18
avril 09 13:40:47 [0m1712662847.991979 [PHY]   pack_ul_tti_request SFN/Slot:103.19
avril 09 13:40:47 [0m1712662847.999829 [NR_MAC]   (103/17)uci_01->pduBitmap:1
avril 09 13:40:47 [0m1712662848.002325 [NR_MAC]     104. 7 Scheduling pucch reception in  104. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:47 [0m1712662848.002333 [PHY]   pack_ul_tti_request SFN/Slot:104.7
avril 09 13:40:47 [0m1712662848.002335 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.004703 [NR_MAC]     104. 8 Scheduling pucch reception in  104. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:48 [0m1712662848.004773 [PHY]   pack_ul_tti_request SFN/Slot:104.8
avril 09 13:40:48 [0m1712662848.004776 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:48 [0m1712662848.013916 [NR_MAC]   (104/7)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.016187 [NR_MAC]     104.17 Scheduling pucch reception in  104.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.016200 [PHY]   pack_ul_tti_request SFN/Slot:104.17
avril 09 13:40:48 [0m1712662848.016203 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.017506 [PHY]   pack_ul_tti_request SFN/Slot:104.18
avril 09 13:40:48 [0m1712662848.018778 [PHY]   pack_ul_tti_request SFN/Slot:104.19
avril 09 13:40:48 [0m1712662848.026413 [NR_MAC]   (104/17)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.028931 [NR_MAC]     105. 7 Scheduling pucch reception in  105. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.028943 [PHY]   pack_ul_tti_request SFN/Slot:105.7
avril 09 13:40:48 [0m1712662848.028947 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.040120 [NR_MAC]   (105/7)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.042783 [NR_MAC]     105.17 Scheduling pucch reception in  105.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.042792 [PHY]   pack_ul_tti_request SFN/Slot:105.17
avril 09 13:40:48 [0m1712662848.042794 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.043863 [PHY]   pack_ul_tti_request SFN/Slot:105.18
avril 09 13:40:48 [0m1712662848.045049 [PHY]   pack_ul_tti_request SFN/Slot:105.19
avril 09 13:40:48 [0m1712662848.052877 [NR_MAC]   (105/17)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.055331 [NR_MAC]     106. 7 Scheduling pucch reception in  106. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.055344 [PHY]   pack_ul_tti_request SFN/Slot:106.7
avril 09 13:40:48 [0m1712662848.055347 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.067057 [NR_MAC]   (106/7)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.069599 [NR_MAC]     106.17 Scheduling pucch reception in  106.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.069643 [PHY]   pack_ul_tti_request SFN/Slot:106.17
avril 09 13:40:48 [0m1712662848.069659 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.070832 [PHY]   pack_ul_tti_request SFN/Slot:106.18
avril 09 13:40:48 [0m1712662848.071956 [PHY]   pack_ul_tti_request SFN/Slot:106.19
avril 09 13:40:48 [0m1712662848.079995 [NR_MAC]   (106/17)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.082555 [NR_MAC]     107. 7 Scheduling pucch reception in  107. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.082608 [PHY]   pack_ul_tti_request SFN/Slot:107.7
avril 09 13:40:48 [0m1712662848.082630 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.094159 [NR_MAC]   (107/7)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.096594 [NR_MAC]     107.17 Scheduling pucch reception in  107.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.096634 [PHY]   pack_ul_tti_request SFN/Slot:107.17
avril 09 13:40:48 [0m1712662848.096656 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.097907 [PHY]   pack_ul_tti_request SFN/Slot:107.18
avril 09 13:40:48 [0m1712662848.099083 [PHY]   pack_ul_tti_request SFN/Slot:107.19
avril 09 13:40:48 [0m1712662848.106881 [NR_MAC]   (107/17)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.109263 [NR_MAC]     108. 7 Scheduling pucch reception in  108. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.109269 [PHY]   pack_ul_tti_request SFN/Slot:108.7
avril 09 13:40:48 [0m1712662848.109271 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.120674 [NR_MAC]   (108/7)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.123106 [NR_MAC]     108.17 Scheduling pucch reception in  108.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.123120 [PHY]   pack_ul_tti_request SFN/Slot:108.17
avril 09 13:40:48 [0m1712662848.123123 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.124162 [PHY]   pack_ul_tti_request SFN/Slot:108.18
avril 09 13:40:48 [0m1712662848.125517 [PHY]   pack_ul_tti_request SFN/Slot:108.19
avril 09 13:40:48 [0m1712662848.133299 [NR_MAC]   (108/17)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.135932 [NR_MAC]     109. 7 Scheduling pucch reception in  109. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.135941 [PHY]   pack_ul_tti_request SFN/Slot:109.7
avril 09 13:40:48 [0m1712662848.135944 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.147298 [NR_MAC]   (109/7)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.149789 [NR_MAC]     109.17 Scheduling pucch reception in  109.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.149795 [PHY]   pack_ul_tti_request SFN/Slot:109.17
avril 09 13:40:48 [0m1712662848.149797 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.150989 [PHY]   pack_ul_tti_request SFN/Slot:109.18
avril 09 13:40:48 [0m1712662848.152152 [PHY]   pack_ul_tti_request SFN/Slot:109.19
avril 09 13:40:48 [0m1712662848.159997 [NR_MAC]   (109/17)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.162649 [NR_MAC]     110. 7 Scheduling pucch reception in  110. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.162653 [PHY]   pack_ul_tti_request SFN/Slot:110.7
avril 09 13:40:48 [0m1712662848.162655 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.174293 [NR_MAC]   (110/7)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.176758 [NR_MAC]     110.17 Scheduling pucch reception in  110.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.176763 [PHY]   pack_ul_tti_request SFN/Slot:110.17
avril 09 13:40:48 [0m1712662848.176764 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.177944 [PHY]   pack_ul_tti_request SFN/Slot:110.18
avril 09 13:40:48 [0m1712662848.179124 [PHY]   pack_ul_tti_request SFN/Slot:110.19
avril 09 13:40:48 [0m1712662848.180438 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 111/0 
avril 09 13:40:48 [0m1712662848.187135 [NR_MAC]   (110/17)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.189961 [NR_MAC]   pucch_acknack  111. 7 Scheduling pucch reception in  111. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.189989 [PHY]   pack_ul_tti_request SFN/Slot:111.7
avril 09 13:40:48 [0m1712662848.190002 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.201118 [NR_MAC]   (111/7)uci_01->pduBitmap:3
avril 09 13:40:48 [0m1712662848.203690 [NR_MAC]     111.17 Scheduling pucch reception in  111.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.203723 [PHY]   pack_ul_tti_request SFN/Slot:111.17
avril 09 13:40:48 [0m1712662848.203736 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.205033 [PHY]   pack_ul_tti_request SFN/Slot:111.18
avril 09 13:40:48 [0m1712662848.206175 [PHY]   pack_ul_tti_request SFN/Slot:111.19
avril 09 13:40:48 [0m1712662848.214298 [NR_MAC]   (111/17)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.217030 [NR_MAC]     112. 7 Scheduling pucch reception in  112. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.217036 [PHY]   pack_ul_tti_request SFN/Slot:112.7
avril 09 13:40:48 [0m1712662848.217038 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.219038 [NR_MAC]     112. 8 Scheduling pucch reception in  112. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:48 [0m1712662848.219041 [PHY]   pack_ul_tti_request SFN/Slot:112.8
avril 09 13:40:48 [0m1712662848.219042 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:48 [0m1712662848.228031 [NR_MAC]   (112/7)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.230713 [NR_MAC]     112.17 Scheduling pucch reception in  112.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.230778 [PHY]   pack_ul_tti_request SFN/Slot:112.17
avril 09 13:40:48 [0m1712662848.230795 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.231896 [PHY]   pack_ul_tti_request SFN/Slot:112.18
avril 09 13:40:48 [0m1712662848.233166 [PHY]   pack_ul_tti_request SFN/Slot:112.19
avril 09 13:40:48 [0m1712662848.241146 [NR_MAC]   (112/17)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.243821 [NR_MAC]     113. 7 Scheduling pucch reception in  113. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.243829 [PHY]   pack_ul_tti_request SFN/Slot:113.7
avril 09 13:40:48 [0m1712662848.243833 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.255219 [NR_MAC]   (113/7)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.257739 [NR_MAC]     113.17 Scheduling pucch reception in  113.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.257804 [PHY]   pack_ul_tti_request SFN/Slot:113.17
avril 09 13:40:48 [0m1712662848.257806 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.258996 [PHY]   pack_ul_tti_request SFN/Slot:113.18
avril 09 13:40:48 [0m1712662848.260058 [PHY]   pack_ul_tti_request SFN/Slot:113.19
avril 09 13:40:48 [0m1712662848.268060 [NR_MAC]   (113/17)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.270761 [NR_MAC]     114. 7 Scheduling pucch reception in  114. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.270769 [PHY]   pack_ul_tti_request SFN/Slot:114.7
avril 09 13:40:48 [0m1712662848.270772 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.281940 [NR_MAC]   (114/7)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.284565 [NR_MAC]     114.17 Scheduling pucch reception in  114.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.284616 [PHY]   pack_ul_tti_request SFN/Slot:114.17
avril 09 13:40:48 [0m1712662848.284632 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.285759 [PHY]   pack_ul_tti_request SFN/Slot:114.18
avril 09 13:40:48 [0m1712662848.287008 [PHY]   pack_ul_tti_request SFN/Slot:114.19
avril 09 13:40:48 [0m1712662848.295090 [NR_MAC]   (114/17)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.297688 [NR_MAC]     115. 7 Scheduling pucch reception in  115. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.297733 [PHY]   pack_ul_tti_request SFN/Slot:115.7
avril 09 13:40:48 [0m1712662848.297758 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.309163 [NR_MAC]   (115/7)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.311700 [NR_MAC]     115.17 Scheduling pucch reception in  115.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.311718 [PHY]   pack_ul_tti_request SFN/Slot:115.17
avril 09 13:40:48 [0m1712662848.311721 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.312890 [PHY]   pack_ul_tti_request SFN/Slot:115.18
avril 09 13:40:48 [0m1712662848.314087 [PHY]   pack_ul_tti_request SFN/Slot:115.19
avril 09 13:40:48 [0m1712662848.321863 [NR_MAC]   (115/17)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.324473 [NR_MAC]     116. 7 Scheduling pucch reception in  116. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.324483 [PHY]   pack_ul_tti_request SFN/Slot:116.7
avril 09 13:40:48 [0m1712662848.324486 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.335511 [NR_MAC]   (116/7)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.338002 [NR_MAC]     116.17 Scheduling pucch reception in  116.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.338013 [PHY]   pack_ul_tti_request SFN/Slot:116.17
avril 09 13:40:48 [0m1712662848.338016 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.339038 [PHY]   pack_ul_tti_request SFN/Slot:116.18
avril 09 13:40:48 [0m1712662848.340216 [PHY]   pack_ul_tti_request SFN/Slot:116.19
avril 09 13:40:48 [0m1712662848.348076 [NR_MAC]   (116/17)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.350701 [NR_MAC]     117. 7 Scheduling pucch reception in  117. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.350709 [PHY]   pack_ul_tti_request SFN/Slot:117.7
avril 09 13:40:48 [0m1712662848.350711 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.361891 [NR_MAC]   (117/7)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.364096 [NR_MAC]     117.17 Scheduling pucch reception in  117.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.364102 [PHY]   pack_ul_tti_request SFN/Slot:117.17
avril 09 13:40:48 [0m1712662848.364104 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.365443 [PHY]   pack_ul_tti_request SFN/Slot:117.18
avril 09 13:40:48 [0m1712662848.366616 [PHY]   pack_ul_tti_request SFN/Slot:117.19
avril 09 13:40:48 [0m1712662848.374363 [NR_MAC]   (117/17)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.375975 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 118/6 
avril 09 13:40:48 [0m1712662848.377060 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 118/7 
avril 09 13:40:48 [0m1712662848.377064 [NR_MAC]     118. 7 Scheduling pucch reception in  118. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.377074 [PHY]   pack_ul_tti_request SFN/Slot:118.7
avril 09 13:40:48 [0m1712662848.377077 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.388117 [NR_MAC]   (118/7)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.390819 [NR_MAC]   pucch_acknack  118.17 Scheduling pucch reception in  118.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.390827 [PHY]   pack_ul_tti_request SFN/Slot:118.17
avril 09 13:40:48 [0m1712662848.390830 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.391919 [PHY]   pack_ul_tti_request SFN/Slot:118.18
avril 09 13:40:48 [0m1712662848.393158 [PHY]   pack_ul_tti_request SFN/Slot:118.19
avril 09 13:40:48 [0m1712662848.401152 [NR_MAC]   (118/17)uci_01->pduBitmap:3
avril 09 13:40:48 [0m1712662848.403706 [NR_MAC]     119. 7 Scheduling pucch reception in  119. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.403725 [PHY]   pack_ul_tti_request SFN/Slot:119.7
avril 09 13:40:48 [0m1712662848.403728 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.414997 [NR_MAC]   (119/7)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.417607 [NR_MAC]     119.17 Scheduling pucch reception in  119.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.417669 [PHY]   pack_ul_tti_request SFN/Slot:119.17
avril 09 13:40:48 [0m1712662848.417674 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.418867 [PHY]   pack_ul_tti_request SFN/Slot:119.18
avril 09 13:40:48 [0m1712662848.420036 [PHY]   pack_ul_tti_request SFN/Slot:119.19
avril 09 13:40:48 [0m1712662848.427814 [NR_MAC]   (119/17)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.430244 [NR_MAC]     120. 7 Scheduling pucch reception in  120. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.430281 [PHY]   pack_ul_tti_request SFN/Slot:120.7
avril 09 13:40:48 [0m1712662848.430284 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.432330 [NR_MAC]     120. 8 Scheduling pucch reception in  120. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:48 [0m1712662848.432356 [PHY]   pack_ul_tti_request SFN/Slot:120.8
avril 09 13:40:48 [0m1712662848.432360 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:48 [0m1712662848.441470 [NR_MAC]   (120/7)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.443898 [NR_MAC]     120.17 Scheduling pucch reception in  120.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.443906 [PHY]   pack_ul_tti_request SFN/Slot:120.17
avril 09 13:40:48 [0m1712662848.443916 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.445007 [PHY]   pack_ul_tti_request SFN/Slot:120.18
avril 09 13:40:48 [0m1712662848.446294 [PHY]   pack_ul_tti_request SFN/Slot:120.19
avril 09 13:40:48 [0m1712662848.447600 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 121/0 
avril 09 13:40:48 [0m1712662848.454234 [NR_MAC]   (120/17)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.456701 [NR_MAC]   pucch_acknack  121. 7 Scheduling pucch reception in  121. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.456710 [PHY]   pack_ul_tti_request SFN/Slot:121.7
avril 09 13:40:48 [0m1712662848.456712 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.467808 [NR_MAC]   (121/7)uci_01->pduBitmap:3
avril 09 13:40:48 [0m1712662848.470138 [NR_MAC]     121.17 Scheduling pucch reception in  121.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.470143 [PHY]   pack_ul_tti_request SFN/Slot:121.17
avril 09 13:40:48 [0m1712662848.470145 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.471446 [PHY]   pack_ul_tti_request SFN/Slot:121.18
avril 09 13:40:48 [0m1712662848.472706 [PHY]   pack_ul_tti_request SFN/Slot:121.19
avril 09 13:40:48 [0m1712662848.480751 [NR_MAC]   (121/17)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.483114 [NR_MAC]     122. 7 Scheduling pucch reception in  122. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.483122 [PHY]   pack_ul_tti_request SFN/Slot:122.7
avril 09 13:40:48 [0m1712662848.483126 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.494393 [NR_MAC]   (122/7)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.496830 [NR_MAC]     122.17 Scheduling pucch reception in  122.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.496838 [PHY]   pack_ul_tti_request SFN/Slot:122.17
avril 09 13:40:48 [0m1712662848.496840 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.498066 [PHY]   pack_ul_tti_request SFN/Slot:122.18
avril 09 13:40:48 [0m1712662848.499187 [PHY]   pack_ul_tti_request SFN/Slot:122.19
avril 09 13:40:48 [0m1712662848.506968 [NR_MAC]   (122/17)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.509521 [NR_MAC]     123. 7 Scheduling pucch reception in  123. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.509530 [PHY]   pack_ul_tti_request SFN/Slot:123.7
avril 09 13:40:48 [0m1712662848.509532 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.521063 [NR_MAC]   (123/7)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.523475 [NR_MAC]     123.17 Scheduling pucch reception in  123.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.523510 [PHY]   pack_ul_tti_request SFN/Slot:123.17
avril 09 13:40:48 [0m1712662848.523514 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.524804 [PHY]   pack_ul_tti_request SFN/Slot:123.18
avril 09 13:40:48 [0m1712662848.525951 [PHY]   pack_ul_tti_request SFN/Slot:123.19
avril 09 13:40:48 [0m1712662848.534023 [NR_MAC]   (123/17)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.536554 [NR_MAC]     124. 7 Scheduling pucch reception in  124. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.536560 [PHY]   pack_ul_tti_request SFN/Slot:124.7
avril 09 13:40:48 [0m1712662848.536563 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.547601 [NR_MAC]   (124/7)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.549955 [NR_MAC]     124.17 Scheduling pucch reception in  124.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.549983 [PHY]   pack_ul_tti_request SFN/Slot:124.17
avril 09 13:40:48 [0m1712662848.549985 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.551155 [PHY]   pack_ul_tti_request SFN/Slot:124.18
avril 09 13:40:48 [0m1712662848.552308 [PHY]   pack_ul_tti_request SFN/Slot:124.19
avril 09 13:40:48 [0m1712662848.560522 [NR_MAC]   (124/17)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.562957 [NR_MAC]     125. 7 Scheduling pucch reception in  125. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.562965 [PHY]   pack_ul_tti_request SFN/Slot:125.7
avril 09 13:40:48 [0m1712662848.562968 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.574049 [NR_MAC]   (125/7)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.576609 [NR_MAC]     125.17 Scheduling pucch reception in  125.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.576657 [PHY]   pack_ul_tti_request SFN/Slot:125.17
avril 09 13:40:48 [0m1712662848.576680 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.577921 [PHY]   pack_ul_tti_request SFN/Slot:125.18
avril 09 13:40:48 [0m1712662848.579041 [PHY]   pack_ul_tti_request SFN/Slot:125.19
avril 09 13:40:48 [0m1712662848.586709 [NR_MAC]   (125/17)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.589112 [NR_MAC]     126. 7 Scheduling pucch reception in  126. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.589118 [PHY]   pack_ul_tti_request SFN/Slot:126.7
avril 09 13:40:48 [0m1712662848.589120 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.600135 [NR_MAC]   (126/7)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.602779 [NR_MAC]     126.17 Scheduling pucch reception in  126.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.602787 [PHY]   pack_ul_tti_request SFN/Slot:126.17
avril 09 13:40:48 [0m1712662848.602791 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.603902 [PHY]   pack_ul_tti_request SFN/Slot:126.18
avril 09 13:40:48 [0m1712662848.605060 [PHY]   pack_ul_tti_request SFN/Slot:126.19
avril 09 13:40:48 [0m1712662848.613229 [NR_MAC]   (126/17)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.615630 [NR_MAC]     127. 7 Scheduling pucch reception in  127. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.615660 [PHY]   pack_ul_tti_request SFN/Slot:127.7
avril 09 13:40:48 [0m1712662848.615670 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.627166 [NR_MAC]   (127/7)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.629862 [NR_MAC]     127.17 Scheduling pucch reception in  127.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.629869 [PHY]   pack_ul_tti_request SFN/Slot:127.17
avril 09 13:40:48 [0m1712662848.629871 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.631068 [PHY]   pack_ul_tti_request SFN/Slot:127.18
avril 09 13:40:48 [0m1712662848.632376 [PHY]   pack_ul_tti_request SFN/Slot:127.19
avril 09 13:40:48 [0m1712662848.633750 [NR_MAC]   Frame.Slot 128.0
avril 09 13:40:48 UE RNTI fabe CU-UE-ID 1 in-sync PH 0 dB PCMAX 0 dBm, average RSRP -44 (16 meas)
avril 09 13:40:48 UE fabe: dlsch_rounds 318/1/0/0, dlsch_errors 0, pucch0_DTX 0, BLER 0.00000 MCS (0) 9
avril 09 13:40:48 UE fabe: ulsch_rounds 6071/0/0/0, ulsch_errors 0, ulsch_DTX 0, BLER 0.00000 MCS (0) 9
avril 09 13:40:48 UE fabe: MAC:    TX          38584 RX         511080 bytes
avril 09 13:40:48 UE fabe: LCID 1: TX            966 RX            282 bytes
avril 09 13:40:48 UE fabe: LCID 2: TX              0 RX              0 bytes
avril 09 13:40:48 UE fabe: LCID 4: TX           4755 RX           4979 bytes
avril 09 13:40:48 
avril 09 13:40:48 [0m1712662848.640116 [NR_MAC]   (127/17)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.642779 [NR_MAC]     128. 7 Scheduling pucch reception in  128. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.642788 [PHY]   pack_ul_tti_request SFN/Slot:128.7
avril 09 13:40:48 [0m1712662848.642791 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.644910 [NR_MAC]     128. 8 Scheduling pucch reception in  128. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:48 [0m1712662848.644916 [PHY]   pack_ul_tti_request SFN/Slot:128.8
avril 09 13:40:48 [0m1712662848.644917 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:48 [0m1712662848.654208 [NR_MAC]   (128/7)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.656856 [NR_MAC]     128.17 Scheduling pucch reception in  128.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.656865 [PHY]   pack_ul_tti_request SFN/Slot:128.17
avril 09 13:40:48 [0m1712662848.656868 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.657979 [PHY]   pack_ul_tti_request SFN/Slot:128.18
avril 09 13:40:48 [0m1712662848.659190 [PHY]   pack_ul_tti_request SFN/Slot:128.19
avril 09 13:40:48 [0m1712662848.667082 [NR_MAC]   (128/17)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.669715 [NR_MAC]     129. 7 Scheduling pucch reception in  129. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.669773 [PHY]   pack_ul_tti_request SFN/Slot:129.7
avril 09 13:40:48 [0m1712662848.669779 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.681037 [NR_MAC]   (129/7)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.683588 [NR_MAC]     129.17 Scheduling pucch reception in  129.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.683595 [PHY]   pack_ul_tti_request SFN/Slot:129.17
avril 09 13:40:48 [0m1712662848.683597 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.684636 [PHY]   pack_ul_tti_request SFN/Slot:129.18
avril 09 13:40:48 [0m1712662848.685879 [PHY]   pack_ul_tti_request SFN/Slot:129.19
avril 09 13:40:48 [0m1712662848.693390 [NR_MAC]   (129/17)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.695912 [NR_MAC]     130. 7 Scheduling pucch reception in  130. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.695918 [PHY]   pack_ul_tti_request SFN/Slot:130.7
avril 09 13:40:48 [0m1712662848.695920 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.707164 [NR_MAC]   (130/7)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.709688 [NR_MAC]     130.17 Scheduling pucch reception in  130.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.709719 [PHY]   pack_ul_tti_request SFN/Slot:130.17
avril 09 13:40:48 [0m1712662848.709729 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.710973 [PHY]   pack_ul_tti_request SFN/Slot:130.18
avril 09 13:40:48 [0m1712662848.712084 [PHY]   pack_ul_tti_request SFN/Slot:130.19
avril 09 13:40:48 [0m1712662848.713382 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 131/0 
avril 09 13:40:48 [0m1712662848.719884 [NR_MAC]   (130/17)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.722157 [NR_MAC]   pucch_acknack  131. 7 Scheduling pucch reception in  131. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.722167 [PHY]   pack_ul_tti_request SFN/Slot:131.7
avril 09 13:40:48 [0m1712662848.722170 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.733221 [NR_MAC]   (131/7)uci_01->pduBitmap:3
avril 09 13:40:48 [0m1712662848.735869 [NR_MAC]     131.17 Scheduling pucch reception in  131.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.735877 [PHY]   pack_ul_tti_request SFN/Slot:131.17
avril 09 13:40:48 [0m1712662848.735879 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.737102 [PHY]   pack_ul_tti_request SFN/Slot:131.18
avril 09 13:40:48 [0m1712662848.738235 [PHY]   pack_ul_tti_request SFN/Slot:131.19
avril 09 13:40:48 [0m1712662848.745977 [NR_MAC]   (131/17)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.748533 [NR_MAC]     132. 7 Scheduling pucch reception in  132. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.748541 [PHY]   pack_ul_tti_request SFN/Slot:132.7
avril 09 13:40:48 [0m1712662848.748544 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.759695 [NR_MAC]   (132/7)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.762063 [NR_MAC]     132.17 Scheduling pucch reception in  132.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.762069 [PHY]   pack_ul_tti_request SFN/Slot:132.17
avril 09 13:40:48 [0m1712662848.762071 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.763173 [PHY]   pack_ul_tti_request SFN/Slot:132.18
avril 09 13:40:48 [0m1712662848.764409 [PHY]   pack_ul_tti_request SFN/Slot:132.19
avril 09 13:40:48 [0m1712662848.772130 [NR_MAC]   (132/17)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.774817 [NR_MAC]     133. 7 Scheduling pucch reception in  133. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.774851 [PHY]   pack_ul_tti_request SFN/Slot:133.7
avril 09 13:40:48 [0m1712662848.774866 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.786272 [NR_MAC]   (133/7)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.788858 [NR_MAC]     133.17 Scheduling pucch reception in  133.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.788870 [PHY]   pack_ul_tti_request SFN/Slot:133.17
avril 09 13:40:48 [0m1712662848.788872 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.789974 [PHY]   pack_ul_tti_request SFN/Slot:133.18
avril 09 13:40:48 [0m1712662848.791252 [PHY]   pack_ul_tti_request SFN/Slot:133.19
avril 09 13:40:48 [0m1712662848.799116 [NR_MAC]   (133/17)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.801826 [NR_MAC]     134. 7 Scheduling pucch reception in  134. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.801836 [PHY]   pack_ul_tti_request SFN/Slot:134.7
avril 09 13:40:48 [0m1712662848.801839 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.812840 [NR_MAC]   (134/7)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.815310 [NR_MAC]     134.17 Scheduling pucch reception in  134.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.815324 [PHY]   pack_ul_tti_request SFN/Slot:134.17
avril 09 13:40:48 [0m1712662848.815326 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.816608 [PHY]   pack_ul_tti_request SFN/Slot:134.18
avril 09 13:40:48 [0m1712662848.817834 [PHY]   pack_ul_tti_request SFN/Slot:134.19
avril 09 13:40:48 [0m1712662848.825386 [NR_MAC]   (134/17)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.827805 [NR_MAC]     135. 7 Scheduling pucch reception in  135. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.827816 [PHY]   pack_ul_tti_request SFN/Slot:135.7
avril 09 13:40:48 [0m1712662848.827819 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.838848 [NR_MAC]   (135/7)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.841156 [NR_MAC]     135.17 Scheduling pucch reception in  135.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.841165 [PHY]   pack_ul_tti_request SFN/Slot:135.17
avril 09 13:40:48 [0m1712662848.841167 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.842345 [PHY]   pack_ul_tti_request SFN/Slot:135.18
avril 09 13:40:48 [0m1712662848.843601 [PHY]   pack_ul_tti_request SFN/Slot:135.19
avril 09 13:40:48 [0m1712662848.850973 [NR_MAC]   (135/17)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.853687 [NR_MAC]     136. 7 Scheduling pucch reception in  136. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.853694 [PHY]   pack_ul_tti_request SFN/Slot:136.7
avril 09 13:40:48 [0m1712662848.853697 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.855841 [NR_MAC]     136. 8 Scheduling pucch reception in  136. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:48 [0m1712662848.855844 [PHY]   pack_ul_tti_request SFN/Slot:136.8
avril 09 13:40:48 [0m1712662848.855845 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:48 [0m1712662848.865079 [NR_MAC]   (136/7)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.867561 [NR_MAC]     136.17 Scheduling pucch reception in  136.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.867574 [PHY]   pack_ul_tti_request SFN/Slot:136.17
avril 09 13:40:48 [0m1712662848.867577 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.868748 [PHY]   pack_ul_tti_request SFN/Slot:136.18
avril 09 13:40:48 [0m1712662848.869913 [PHY]   pack_ul_tti_request SFN/Slot:136.19
avril 09 13:40:48 [0m1712662848.877587 [NR_MAC]   (136/17)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.879927 [NR_MAC]     137. 7 Scheduling pucch reception in  137. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.879935 [PHY]   pack_ul_tti_request SFN/Slot:137.7
avril 09 13:40:48 [0m1712662848.879939 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.891105 [NR_MAC]   (137/7)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.893723 [NR_MAC]     137.17 Scheduling pucch reception in  137.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.893732 [PHY]   pack_ul_tti_request SFN/Slot:137.17
avril 09 13:40:48 [0m1712662848.893735 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.894869 [PHY]   pack_ul_tti_request SFN/Slot:137.18
avril 09 13:40:48 [0m1712662848.895984 [PHY]   pack_ul_tti_request SFN/Slot:137.19
avril 09 13:40:48 [0m1712662848.903672 [NR_MAC]   (137/17)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.906041 [NR_MAC]     138. 7 Scheduling pucch reception in  138. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.906049 [PHY]   pack_ul_tti_request SFN/Slot:138.7
avril 09 13:40:48 [0m1712662848.906052 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.917178 [NR_MAC]   (138/7)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.919824 [NR_MAC]     138.17 Scheduling pucch reception in  138.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.919830 [PHY]   pack_ul_tti_request SFN/Slot:138.17
avril 09 13:40:48 [0m1712662848.919833 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.920934 [PHY]   pack_ul_tti_request SFN/Slot:138.18
avril 09 13:40:48 [0m1712662848.922162 [PHY]   pack_ul_tti_request SFN/Slot:138.19
avril 09 13:40:48 [0m1712662848.929908 [NR_MAC]   (138/17)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.932290 [NR_MAC]     139. 7 Scheduling pucch reception in  139. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.932298 [PHY]   pack_ul_tti_request SFN/Slot:139.7
avril 09 13:40:48 [0m1712662848.932301 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.943454 [NR_MAC]   (139/7)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.945857 [NR_MAC]     139.17 Scheduling pucch reception in  139.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.945864 [PHY]   pack_ul_tti_request SFN/Slot:139.17
avril 09 13:40:48 [0m1712662848.945866 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.946973 [PHY]   pack_ul_tti_request SFN/Slot:139.18
avril 09 13:40:48 [0m1712662848.948134 [PHY]   pack_ul_tti_request SFN/Slot:139.19
avril 09 13:40:48 [0m1712662848.956089 [NR_MAC]   (139/17)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.958561 [NR_MAC]     140. 7 Scheduling pucch reception in  140. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.958569 [PHY]   pack_ul_tti_request SFN/Slot:140.7
avril 09 13:40:48 [0m1712662848.958572 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.969530 [NR_MAC]   (140/7)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.971951 [NR_MAC]     140.17 Scheduling pucch reception in  140.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.971958 [PHY]   pack_ul_tti_request SFN/Slot:140.17
avril 09 13:40:48 [0m1712662848.971961 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.973073 [PHY]   pack_ul_tti_request SFN/Slot:140.18
avril 09 13:40:48 [0m1712662848.974311 [PHY]   pack_ul_tti_request SFN/Slot:140.19
avril 09 13:40:48 [0m1712662848.975683 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 141/0 
avril 09 13:40:48 [0m1712662848.982267 [NR_MAC]   (140/17)uci_01->pduBitmap:1
avril 09 13:40:48 [0m1712662848.984878 [NR_MAC]   pucch_acknack  141. 7 Scheduling pucch reception in  141. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.984884 [PHY]   pack_ul_tti_request SFN/Slot:141.7
avril 09 13:40:48 [0m1712662848.984886 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.996071 [NR_MAC]   (141/7)uci_01->pduBitmap:3
avril 09 13:40:48 [0m1712662848.998820 [NR_MAC]     141.17 Scheduling pucch reception in  141.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:48 [0m1712662848.998852 [PHY]   pack_ul_tti_request SFN/Slot:141.17
avril 09 13:40:48 [0m1712662848.998855 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:48 [0m1712662848.999959 [PHY]   pack_ul_tti_request SFN/Slot:141.18
avril 09 13:40:48 [0m1712662849.001254 [PHY]   pack_ul_tti_request SFN/Slot:141.19
avril 09 13:40:49 [0m1712662849.009272 [NR_MAC]   (141/17)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.011836 [NR_MAC]     142. 7 Scheduling pucch reception in  142. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.011847 [PHY]   pack_ul_tti_request SFN/Slot:142.7
avril 09 13:40:49 [0m1712662849.011850 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.023664 [NR_MAC]   (142/7)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.025976 [NR_MAC]     142.17 Scheduling pucch reception in  142.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.025993 [PHY]   pack_ul_tti_request SFN/Slot:142.17
avril 09 13:40:49 [0m1712662849.025995 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.027132 [PHY]   pack_ul_tti_request SFN/Slot:142.18
avril 09 13:40:49 [0m1712662849.028407 [PHY]   pack_ul_tti_request SFN/Slot:142.19
avril 09 13:40:49 [0m1712662849.036249 [NR_MAC]   (142/17)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.038954 [NR_MAC]     143. 7 Scheduling pucch reception in  143. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.038960 [PHY]   pack_ul_tti_request SFN/Slot:143.7
avril 09 13:40:49 [0m1712662849.038963 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.050213 [NR_MAC]   (143/7)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.052773 [NR_MAC]     143.17 Scheduling pucch reception in  143.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.052790 [PHY]   pack_ul_tti_request SFN/Slot:143.17
avril 09 13:40:49 [0m1712662849.052792 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.053902 [PHY]   pack_ul_tti_request SFN/Slot:143.18
avril 09 13:40:49 [0m1712662849.055160 [PHY]   pack_ul_tti_request SFN/Slot:143.19
avril 09 13:40:49 [0m1712662849.063264 [NR_MAC]   (143/17)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.065939 [NR_MAC]     144. 7 Scheduling pucch reception in  144. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.065943 [PHY]   pack_ul_tti_request SFN/Slot:144.7
avril 09 13:40:49 [0m1712662849.065945 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.068245 [NR_MAC]     144. 8 Scheduling pucch reception in  144. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:49 [0m1712662849.068258 [PHY]   pack_ul_tti_request SFN/Slot:144.8
avril 09 13:40:49 [0m1712662849.068259 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:49 [0m1712662849.077405 [NR_MAC]   (144/7)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.079936 [NR_MAC]     144.17 Scheduling pucch reception in  144.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.079947 [PHY]   pack_ul_tti_request SFN/Slot:144.17
avril 09 13:40:49 [0m1712662849.079950 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.081011 [PHY]   pack_ul_tti_request SFN/Slot:144.18
avril 09 13:40:49 [0m1712662849.082313 [PHY]   pack_ul_tti_request SFN/Slot:144.19
avril 09 13:40:49 [0m1712662849.090371 [NR_MAC]   (144/17)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.092890 [NR_MAC]     145. 7 Scheduling pucch reception in  145. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.092899 [PHY]   pack_ul_tti_request SFN/Slot:145.7
avril 09 13:40:49 [0m1712662849.092903 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.104081 [NR_MAC]   (145/7)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.106754 [NR_MAC]     145.17 Scheduling pucch reception in  145.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.106760 [PHY]   pack_ul_tti_request SFN/Slot:145.17
avril 09 13:40:49 [0m1712662849.106762 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.107849 [PHY]   pack_ul_tti_request SFN/Slot:145.18
avril 09 13:40:49 [0m1712662849.109072 [PHY]   pack_ul_tti_request SFN/Slot:145.19
avril 09 13:40:49 [0m1712662849.116968 [NR_MAC]   (145/17)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.119591 [NR_MAC]     146. 7 Scheduling pucch reception in  146. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.119608 [PHY]   pack_ul_tti_request SFN/Slot:146.7
avril 09 13:40:49 [0m1712662849.119611 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.131063 [NR_MAC]   (146/7)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.133686 [NR_MAC]     146.17 Scheduling pucch reception in  146.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.133740 [PHY]   pack_ul_tti_request SFN/Slot:146.17
avril 09 13:40:49 [0m1712662849.133756 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.134995 [PHY]   pack_ul_tti_request SFN/Slot:146.18
avril 09 13:40:49 [0m1712662849.136167 [PHY]   pack_ul_tti_request SFN/Slot:146.19
avril 09 13:40:49 [0m1712662849.144109 [NR_MAC]   (146/17)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.146770 [NR_MAC]     147. 7 Scheduling pucch reception in  147. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.146777 [PHY]   pack_ul_tti_request SFN/Slot:147.7
avril 09 13:40:49 [0m1712662849.146780 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.158273 [NR_MAC]   (147/7)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.160949 [NR_MAC]     147.17 Scheduling pucch reception in  147.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.160956 [PHY]   pack_ul_tti_request SFN/Slot:147.17
avril 09 13:40:49 [0m1712662849.160958 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.162062 [PHY]   pack_ul_tti_request SFN/Slot:147.18
avril 09 13:40:49 [0m1712662849.163248 [PHY]   pack_ul_tti_request SFN/Slot:147.19
avril 09 13:40:49 [0m1712662849.171047 [NR_MAC]   (147/17)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.173645 [NR_MAC]     148. 7 Scheduling pucch reception in  148. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.173659 [PHY]   pack_ul_tti_request SFN/Slot:148.7
avril 09 13:40:49 [0m1712662849.173662 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.185171 [NR_MAC]   (148/7)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.187671 [NR_MAC]     148.17 Scheduling pucch reception in  148.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.187677 [PHY]   pack_ul_tti_request SFN/Slot:148.17
avril 09 13:40:49 [0m1712662849.187679 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.188895 [PHY]   pack_ul_tti_request SFN/Slot:148.18
avril 09 13:40:49 [0m1712662849.190048 [PHY]   pack_ul_tti_request SFN/Slot:148.19
avril 09 13:40:49 [0m1712662849.198106 [NR_MAC]   (148/17)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.200767 [NR_MAC]     149. 7 Scheduling pucch reception in  149. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.200774 [PHY]   pack_ul_tti_request SFN/Slot:149.7
avril 09 13:40:49 [0m1712662849.200777 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.212023 [NR_MAC]   (149/7)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.214719 [NR_MAC]     149.17 Scheduling pucch reception in  149.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.214763 [PHY]   pack_ul_tti_request SFN/Slot:149.17
avril 09 13:40:49 [0m1712662849.214765 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.215899 [PHY]   pack_ul_tti_request SFN/Slot:149.18
avril 09 13:40:49 [0m1712662849.217122 [PHY]   pack_ul_tti_request SFN/Slot:149.19
avril 09 13:40:49 [0m1712662849.224934 [NR_MAC]   (149/17)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.227398 [NR_MAC]     150. 7 Scheduling pucch reception in  150. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.227404 [PHY]   pack_ul_tti_request SFN/Slot:150.7
avril 09 13:40:49 [0m1712662849.227410 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.238805 [NR_MAC]   (150/7)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.241142 [NR_MAC]     150.17 Scheduling pucch reception in  150.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.241166 [PHY]   pack_ul_tti_request SFN/Slot:150.17
avril 09 13:40:49 [0m1712662849.241169 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.242327 [PHY]   pack_ul_tti_request SFN/Slot:150.18
avril 09 13:40:49 [0m1712662849.243546 [PHY]   pack_ul_tti_request SFN/Slot:150.19
avril 09 13:40:49 [0m1712662849.244911 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 151/0 
avril 09 13:40:49 [0m1712662849.251781 [NR_MAC]   (150/17)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.254019 [NR_MAC]   pucch_acknack  151. 7 Scheduling pucch reception in  151. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.254028 [PHY]   pack_ul_tti_request SFN/Slot:151.7
avril 09 13:40:49 [0m1712662849.254030 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.265847 [NR_MAC]   (151/7)uci_01->pduBitmap:3
avril 09 13:40:49 [0m1712662849.268077 [NR_MAC]     151.17 Scheduling pucch reception in  151.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.268082 [PHY]   pack_ul_tti_request SFN/Slot:151.17
avril 09 13:40:49 [0m1712662849.268085 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.269334 [PHY]   pack_ul_tti_request SFN/Slot:151.18
avril 09 13:40:49 [0m1712662849.270640 [PHY]   pack_ul_tti_request SFN/Slot:151.19
avril 09 13:40:49 [0m1712662849.278789 [NR_MAC]   (151/17)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.281082 [NR_MAC]     152. 7 Scheduling pucch reception in  152. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.281090 [PHY]   pack_ul_tti_request SFN/Slot:152.7
avril 09 13:40:49 [0m1712662849.281093 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.283219 [NR_MAC]     152. 8 Scheduling pucch reception in  152. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:49 [0m1712662849.283224 [PHY]   pack_ul_tti_request SFN/Slot:152.8
avril 09 13:40:49 [0m1712662849.283225 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:49 [0m1712662849.292368 [NR_MAC]   (152/7)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.294861 [NR_MAC]     152.17 Scheduling pucch reception in  152.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.294870 [PHY]   pack_ul_tti_request SFN/Slot:152.17
avril 09 13:40:49 [0m1712662849.294872 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.295936 [PHY]   pack_ul_tti_request SFN/Slot:152.18
avril 09 13:40:49 [0m1712662849.297116 [PHY]   pack_ul_tti_request SFN/Slot:152.19
avril 09 13:40:49 [0m1712662849.305067 [NR_MAC]   (152/17)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.307510 [NR_MAC]     153. 7 Scheduling pucch reception in  153. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.307523 [PHY]   pack_ul_tti_request SFN/Slot:153.7
avril 09 13:40:49 [0m1712662849.307527 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.318945 [NR_MAC]   (153/7)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.321307 [NR_MAC]     153.17 Scheduling pucch reception in  153.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.321315 [PHY]   pack_ul_tti_request SFN/Slot:153.17
avril 09 13:40:49 [0m1712662849.321318 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.322414 [PHY]   pack_ul_tti_request SFN/Slot:153.18
avril 09 13:40:49 [0m1712662849.323707 [PHY]   pack_ul_tti_request SFN/Slot:153.19
avril 09 13:40:49 [0m1712662849.331349 [NR_MAC]   (153/17)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.333883 [NR_MAC]     154. 7 Scheduling pucch reception in  154. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.333895 [PHY]   pack_ul_tti_request SFN/Slot:154.7
avril 09 13:40:49 [0m1712662849.333898 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.344981 [NR_MAC]   (154/7)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.347535 [NR_MAC]     154.17 Scheduling pucch reception in  154.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.347544 [PHY]   pack_ul_tti_request SFN/Slot:154.17
avril 09 13:40:49 [0m1712662849.347547 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.348794 [PHY]   pack_ul_tti_request SFN/Slot:154.18
avril 09 13:40:49 [0m1712662849.349974 [PHY]   pack_ul_tti_request SFN/Slot:154.19
avril 09 13:40:49 [0m1712662849.357781 [NR_MAC]   (154/17)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.360108 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 155/7 
avril 09 13:40:49 [0m1712662849.360115 [NR_MAC]     155. 7 Scheduling pucch reception in  155. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.360135 [PHY]   pack_ul_tti_request SFN/Slot:155.7
avril 09 13:40:49 [0m1712662849.360138 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.364978 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 155/10 
avril 09 13:40:49 [0m1712662849.371420 [NR_MAC]   (155/7)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.373951 [NR_MAC]   pucch_acknack  155.17 Scheduling pucch reception in  155.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.373958 [PHY]   pack_ul_tti_request SFN/Slot:155.17
avril 09 13:40:49 [0m1712662849.373960 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.375075 [PHY]   pack_ul_tti_request SFN/Slot:155.18
avril 09 13:40:49 [0m1712662849.376411 [PHY]   pack_ul_tti_request SFN/Slot:155.19
avril 09 13:40:49 [0m1712662849.383957 [NR_MAC]   (155/17)uci_01->pduBitmap:3
avril 09 13:40:49 [0m1712662849.386519 [NR_MAC]     156. 7 Scheduling pucch reception in  156. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.386529 [PHY]   pack_ul_tti_request SFN/Slot:156.7
avril 09 13:40:49 [0m1712662849.386532 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.398158 [NR_MAC]   (156/7)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.400677 [NR_MAC]     156.17 Scheduling pucch reception in  156.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.400708 [PHY]   pack_ul_tti_request SFN/Slot:156.17
avril 09 13:40:49 [0m1712662849.400723 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.401953 [PHY]   pack_ul_tti_request SFN/Slot:156.18
avril 09 13:40:49 [0m1712662849.403082 [PHY]   pack_ul_tti_request SFN/Slot:156.19
avril 09 13:40:49 [0m1712662849.410934 [NR_MAC]   (156/17)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.413192 [NR_MAC]     157. 7 Scheduling pucch reception in  157. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.413214 [PHY]   pack_ul_tti_request SFN/Slot:157.7
avril 09 13:40:49 [0m1712662849.413216 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.424558 [NR_MAC]   (157/7)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.426980 [NR_MAC]     157.17 Scheduling pucch reception in  157.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.426986 [PHY]   pack_ul_tti_request SFN/Slot:157.17
avril 09 13:40:49 [0m1712662849.426987 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.428086 [PHY]   pack_ul_tti_request SFN/Slot:157.18
avril 09 13:40:49 [0m1712662849.429372 [PHY]   pack_ul_tti_request SFN/Slot:157.19
avril 09 13:40:49 [0m1712662849.437136 [NR_MAC]   (157/17)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.439685 [NR_MAC]     158. 7 Scheduling pucch reception in  158. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.439693 [PHY]   pack_ul_tti_request SFN/Slot:158.7
avril 09 13:40:49 [0m1712662849.439696 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.451103 [NR_MAC]   (158/7)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.453585 [NR_MAC]     158.17 Scheduling pucch reception in  158.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.453593 [PHY]   pack_ul_tti_request SFN/Slot:158.17
avril 09 13:40:49 [0m1712662849.453596 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.454839 [PHY]   pack_ul_tti_request SFN/Slot:158.18
avril 09 13:40:49 [0m1712662849.455999 [PHY]   pack_ul_tti_request SFN/Slot:158.19
avril 09 13:40:49 [0m1712662849.463870 [NR_MAC]   (158/17)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.466177 [NR_MAC]     159. 7 Scheduling pucch reception in  159. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.466181 [PHY]   pack_ul_tti_request SFN/Slot:159.7
avril 09 13:40:49 [0m1712662849.466183 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.477224 [NR_MAC]   (159/7)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.479770 [NR_MAC]     159.17 Scheduling pucch reception in  159.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.479843 [PHY]   pack_ul_tti_request SFN/Slot:159.17
avril 09 13:40:49 [0m1712662849.479844 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.481035 [PHY]   pack_ul_tti_request SFN/Slot:159.18
avril 09 13:40:49 [0m1712662849.482297 [PHY]   pack_ul_tti_request SFN/Slot:159.19
avril 09 13:40:49 [0m1712662849.490081 [NR_MAC]   (159/17)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.492643 [NR_MAC]     160. 7 Scheduling pucch reception in  160. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.492655 [PHY]   pack_ul_tti_request SFN/Slot:160.7
avril 09 13:40:49 [0m1712662849.492658 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.494886 [NR_MAC]     160. 8 Scheduling pucch reception in  160. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:49 [0m1712662849.494910 [PHY]   pack_ul_tti_request SFN/Slot:160.8
avril 09 13:40:49 [0m1712662849.494911 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:49 [0m1712662849.504158 [NR_MAC]   (160/7)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.506830 [NR_MAC]     160.17 Scheduling pucch reception in  160.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.506871 [PHY]   pack_ul_tti_request SFN/Slot:160.17
avril 09 13:40:49 [0m1712662849.506873 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.507882 [PHY]   pack_ul_tti_request SFN/Slot:160.18
avril 09 13:40:49 [0m1712662849.509120 [PHY]   pack_ul_tti_request SFN/Slot:160.19
avril 09 13:40:49 [0m1712662849.510307 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 161/0 
avril 09 13:40:49 [0m1712662849.517144 [NR_MAC]   (160/17)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.519763 [NR_MAC]   pucch_acknack  161. 7 Scheduling pucch reception in  161. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.519771 [PHY]   pack_ul_tti_request SFN/Slot:161.7
avril 09 13:40:49 [0m1712662849.519774 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.530726 [NR_MAC]   (161/7)uci_01->pduBitmap:3
avril 09 13:40:49 [0m1712662849.533155 [NR_MAC]     161.17 Scheduling pucch reception in  161.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.533163 [PHY]   pack_ul_tti_request SFN/Slot:161.17
avril 09 13:40:49 [0m1712662849.533165 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.534392 [PHY]   pack_ul_tti_request SFN/Slot:161.18
avril 09 13:40:49 [0m1712662849.535647 [PHY]   pack_ul_tti_request SFN/Slot:161.19
avril 09 13:40:49 [0m1712662849.543823 [NR_MAC]   (161/17)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.546244 [NR_MAC]     162. 7 Scheduling pucch reception in  162. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.546251 [PHY]   pack_ul_tti_request SFN/Slot:162.7
avril 09 13:40:49 [0m1712662849.546254 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.557187 [NR_MAC]   (162/7)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.559828 [NR_MAC]     162.17 Scheduling pucch reception in  162.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.559850 [PHY]   pack_ul_tti_request SFN/Slot:162.17
avril 09 13:40:49 [0m1712662849.559853 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.560953 [PHY]   pack_ul_tti_request SFN/Slot:162.18
avril 09 13:40:49 [0m1712662849.562127 [PHY]   pack_ul_tti_request SFN/Slot:162.19
avril 09 13:40:49 [0m1712662849.570249 [NR_MAC]   (162/17)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.572846 [NR_MAC]     163. 7 Scheduling pucch reception in  163. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.572872 [PHY]   pack_ul_tti_request SFN/Slot:163.7
avril 09 13:40:49 [0m1712662849.572875 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.584128 [NR_MAC]   (163/7)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.586786 [NR_MAC]     163.17 Scheduling pucch reception in  163.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.586794 [PHY]   pack_ul_tti_request SFN/Slot:163.17
avril 09 13:40:49 [0m1712662849.586797 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.587915 [PHY]   pack_ul_tti_request SFN/Slot:163.18
avril 09 13:40:49 [0m1712662849.589038 [PHY]   pack_ul_tti_request SFN/Slot:163.19
avril 09 13:40:49 [0m1712662849.596710 [NR_MAC]   (163/17)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.599107 [NR_MAC]     164. 7 Scheduling pucch reception in  164. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.599114 [PHY]   pack_ul_tti_request SFN/Slot:164.7
avril 09 13:40:49 [0m1712662849.599116 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.610180 [NR_MAC]   (164/7)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.612777 [NR_MAC]     164.17 Scheduling pucch reception in  164.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.612787 [PHY]   pack_ul_tti_request SFN/Slot:164.17
avril 09 13:40:49 [0m1712662849.612789 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.613859 [PHY]   pack_ul_tti_request SFN/Slot:164.18
avril 09 13:40:49 [0m1712662849.615008 [PHY]   pack_ul_tti_request SFN/Slot:164.19
avril 09 13:40:49 [0m1712662849.622904 [NR_MAC]   (164/17)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.625220 [NR_MAC]     165. 7 Scheduling pucch reception in  165. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.625254 [PHY]   pack_ul_tti_request SFN/Slot:165.7
avril 09 13:40:49 [0m1712662849.625256 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.636519 [NR_MAC]   (165/7)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.638907 [NR_MAC]     165.17 Scheduling pucch reception in  165.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.638913 [PHY]   pack_ul_tti_request SFN/Slot:165.17
avril 09 13:40:49 [0m1712662849.638915 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.640014 [PHY]   pack_ul_tti_request SFN/Slot:165.18
avril 09 13:40:49 [0m1712662849.641202 [PHY]   pack_ul_tti_request SFN/Slot:165.19
avril 09 13:40:49 [0m1712662849.649152 [NR_MAC]   (165/17)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.651905 [NR_MAC]     166. 7 Scheduling pucch reception in  166. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.651914 [PHY]   pack_ul_tti_request SFN/Slot:166.7
avril 09 13:40:49 [0m1712662849.651917 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.663116 [NR_MAC]   (166/7)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.665765 [NR_MAC]     166.17 Scheduling pucch reception in  166.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.665775 [PHY]   pack_ul_tti_request SFN/Slot:166.17
avril 09 13:40:49 [0m1712662849.665778 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.666933 [PHY]   pack_ul_tti_request SFN/Slot:166.18
avril 09 13:40:49 [0m1712662849.668224 [PHY]   pack_ul_tti_request SFN/Slot:166.19
avril 09 13:40:49 [0m1712662849.676187 [NR_MAC]   (166/17)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.678881 [NR_MAC]     167. 7 Scheduling pucch reception in  167. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.678886 [PHY]   pack_ul_tti_request SFN/Slot:167.7
avril 09 13:40:49 [0m1712662849.678888 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.690062 [NR_MAC]   (167/7)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.692535 [NR_MAC]     167.17 Scheduling pucch reception in  167.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.692544 [PHY]   pack_ul_tti_request SFN/Slot:167.17
avril 09 13:40:49 [0m1712662849.692546 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.693745 [PHY]   pack_ul_tti_request SFN/Slot:167.18
avril 09 13:40:49 [0m1712662849.694930 [PHY]   pack_ul_tti_request SFN/Slot:167.19
avril 09 13:40:49 [0m1712662849.702784 [NR_MAC]   (167/17)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.705177 [NR_MAC]     168. 7 Scheduling pucch reception in  168. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.705184 [PHY]   pack_ul_tti_request SFN/Slot:168.7
avril 09 13:40:49 [0m1712662849.705186 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.707260 [NR_MAC]     168. 8 Scheduling pucch reception in  168. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:49 [0m1712662849.707305 [PHY]   pack_ul_tti_request SFN/Slot:168.8
avril 09 13:40:49 [0m1712662849.707318 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:49 [0m1712662849.716180 [NR_MAC]   (168/7)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.718884 [NR_MAC]     168.17 Scheduling pucch reception in  168.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.718889 [PHY]   pack_ul_tti_request SFN/Slot:168.17
avril 09 13:40:49 [0m1712662849.718891 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.719986 [PHY]   pack_ul_tti_request SFN/Slot:168.18
avril 09 13:40:49 [0m1712662849.721263 [PHY]   pack_ul_tti_request SFN/Slot:168.19
avril 09 13:40:49 [0m1712662849.728953 [NR_MAC]   (168/17)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.731433 [NR_MAC]     169. 7 Scheduling pucch reception in  169. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.731444 [PHY]   pack_ul_tti_request SFN/Slot:169.7
avril 09 13:40:49 [0m1712662849.731447 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.742255 [NR_MAC]   (169/7)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.744796 [NR_MAC]     169.17 Scheduling pucch reception in  169.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.744808 [PHY]   pack_ul_tti_request SFN/Slot:169.17
avril 09 13:40:49 [0m1712662849.744811 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.745973 [PHY]   pack_ul_tti_request SFN/Slot:169.18
avril 09 13:40:49 [0m1712662849.747190 [PHY]   pack_ul_tti_request SFN/Slot:169.19
avril 09 13:40:49 [0m1712662849.755108 [NR_MAC]   (169/17)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.757718 [NR_MAC]     170. 7 Scheduling pucch reception in  170. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.757728 [PHY]   pack_ul_tti_request SFN/Slot:170.7
avril 09 13:40:49 [0m1712662849.757731 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.768856 [NR_MAC]   (170/7)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.771145 [NR_MAC]     170.17 Scheduling pucch reception in  170.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.771150 [PHY]   pack_ul_tti_request SFN/Slot:170.17
avril 09 13:40:49 [0m1712662849.771151 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.772304 [PHY]   pack_ul_tti_request SFN/Slot:170.18
avril 09 13:40:49 [0m1712662849.773509 [PHY]   pack_ul_tti_request SFN/Slot:170.19
avril 09 13:40:49 [0m1712662849.774747 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 171/0 
avril 09 13:40:49 [0m1712662849.780975 [NR_MAC]   (170/17)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.783293 [NR_MAC]   pucch_acknack  171. 7 Scheduling pucch reception in  171. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.783300 [PHY]   pack_ul_tti_request SFN/Slot:171.7
avril 09 13:40:49 [0m1712662849.783302 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.794352 [NR_MAC]   (171/7)uci_01->pduBitmap:3
avril 09 13:40:49 [0m1712662849.796806 [NR_MAC]     171.17 Scheduling pucch reception in  171.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.796812 [PHY]   pack_ul_tti_request SFN/Slot:171.17
avril 09 13:40:49 [0m1712662849.796815 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.797935 [PHY]   pack_ul_tti_request SFN/Slot:171.18
avril 09 13:40:49 [0m1712662849.799132 [PHY]   pack_ul_tti_request SFN/Slot:171.19
avril 09 13:40:49 [0m1712662849.806706 [NR_MAC]   (171/17)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.809122 [NR_MAC]     172. 7 Scheduling pucch reception in  172. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.809128 [PHY]   pack_ul_tti_request SFN/Slot:172.7
avril 09 13:40:49 [0m1712662849.809130 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.820521 [NR_MAC]   (172/7)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.822854 [NR_MAC]     172.17 Scheduling pucch reception in  172.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.822860 [PHY]   pack_ul_tti_request SFN/Slot:172.17
avril 09 13:40:49 [0m1712662849.822863 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.824065 [PHY]   pack_ul_tti_request SFN/Slot:172.18
avril 09 13:40:49 [0m1712662849.825365 [PHY]   pack_ul_tti_request SFN/Slot:172.19
avril 09 13:40:49 [0m1712662849.833033 [NR_MAC]   (172/17)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.835585 [NR_MAC]     173. 7 Scheduling pucch reception in  173. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.835606 [PHY]   pack_ul_tti_request SFN/Slot:173.7
avril 09 13:40:49 [0m1712662849.835609 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.846041 [NR_MAC]   (173/7)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.848452 [NR_MAC]     173.17 Scheduling pucch reception in  173.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.848461 [PHY]   pack_ul_tti_request SFN/Slot:173.17
avril 09 13:40:49 [0m1712662849.848463 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.849584 [PHY]   pack_ul_tti_request SFN/Slot:173.18
avril 09 13:40:49 [0m1712662849.850740 [PHY]   pack_ul_tti_request SFN/Slot:173.19
avril 09 13:40:49 [0m1712662849.858441 [NR_MAC]   (173/17)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.861062 [NR_MAC]     174. 7 Scheduling pucch reception in  174. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.861069 [PHY]   pack_ul_tti_request SFN/Slot:174.7
avril 09 13:40:49 [0m1712662849.861072 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.872342 [NR_MAC]   (174/7)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.874875 [NR_MAC]     174.17 Scheduling pucch reception in  174.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.874885 [PHY]   pack_ul_tti_request SFN/Slot:174.17
avril 09 13:40:49 [0m1712662849.874888 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.875969 [PHY]   pack_ul_tti_request SFN/Slot:174.18
avril 09 13:40:49 [0m1712662849.877229 [PHY]   pack_ul_tti_request SFN/Slot:174.19
avril 09 13:40:49 [0m1712662849.885140 [NR_MAC]   (174/17)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.887905 [NR_MAC]     175. 7 Scheduling pucch reception in  175. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.887911 [PHY]   pack_ul_tti_request SFN/Slot:175.7
avril 09 13:40:49 [0m1712662849.887913 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.899194 [NR_MAC]   (175/7)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.901887 [NR_MAC]     175.17 Scheduling pucch reception in  175.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.901895 [PHY]   pack_ul_tti_request SFN/Slot:175.17
avril 09 13:40:49 [0m1712662849.901898 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.902970 [PHY]   pack_ul_tti_request SFN/Slot:175.18
avril 09 13:40:49 [0m1712662849.904166 [PHY]   pack_ul_tti_request SFN/Slot:175.19
avril 09 13:40:49 [0m1712662849.912099 [NR_MAC]   (175/17)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.914678 [NR_MAC]     176. 7 Scheduling pucch reception in  176. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.914710 [PHY]   pack_ul_tti_request SFN/Slot:176.7
avril 09 13:40:49 [0m1712662849.914722 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.916790 [NR_MAC]     176. 8 Scheduling pucch reception in  176. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:49 [0m1712662849.916811 [PHY]   pack_ul_tti_request SFN/Slot:176.8
avril 09 13:40:49 [0m1712662849.916823 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:49 [0m1712662849.926008 [NR_MAC]   (176/7)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.928399 [NR_MAC]     176.17 Scheduling pucch reception in  176.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.928427 [PHY]   pack_ul_tti_request SFN/Slot:176.17
avril 09 13:40:49 [0m1712662849.928436 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.929549 [PHY]   pack_ul_tti_request SFN/Slot:176.18
avril 09 13:40:49 [0m1712662849.930773 [PHY]   pack_ul_tti_request SFN/Slot:176.19
avril 09 13:40:49 [0m1712662849.938498 [NR_MAC]   (176/17)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.941073 [NR_MAC]     177. 7 Scheduling pucch reception in  177. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.941078 [PHY]   pack_ul_tti_request SFN/Slot:177.7
avril 09 13:40:49 [0m1712662849.941079 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.952183 [NR_MAC]   (177/7)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.954710 [NR_MAC]     177.17 Scheduling pucch reception in  177.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.954776 [PHY]   pack_ul_tti_request SFN/Slot:177.17
avril 09 13:40:49 [0m1712662849.954793 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.955897 [PHY]   pack_ul_tti_request SFN/Slot:177.18
avril 09 13:40:49 [0m1712662849.957093 [PHY]   pack_ul_tti_request SFN/Slot:177.19
avril 09 13:40:49 [0m1712662849.965149 [NR_MAC]   (177/17)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.967672 [NR_MAC]     178. 7 Scheduling pucch reception in  178. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.967677 [PHY]   pack_ul_tti_request SFN/Slot:178.7
avril 09 13:40:49 [0m1712662849.967680 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.978620 [NR_MAC]   (178/7)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.980959 [NR_MAC]     178.17 Scheduling pucch reception in  178.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.980963 [PHY]   pack_ul_tti_request SFN/Slot:178.17
avril 09 13:40:49 [0m1712662849.980965 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:49 [0m1712662849.982124 [PHY]   pack_ul_tti_request SFN/Slot:178.18
avril 09 13:40:49 [0m1712662849.983357 [PHY]   pack_ul_tti_request SFN/Slot:178.19
avril 09 13:40:49 [0m1712662849.991173 [NR_MAC]   (178/17)uci_01->pduBitmap:1
avril 09 13:40:49 [0m1712662849.993779 [NR_MAC]     179. 7 Scheduling pucch reception in  179. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:49 [0m1712662849.993787 [PHY]   pack_ul_tti_request SFN/Slot:179.7
avril 09 13:40:49 [0m1712662849.993789 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.005052 [NR_MAC]   (179/7)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.007336 [NR_MAC]     179.17 Scheduling pucch reception in  179.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.007344 [PHY]   pack_ul_tti_request SFN/Slot:179.17
avril 09 13:40:50 [0m1712662850.007346 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.008535 [PHY]   pack_ul_tti_request SFN/Slot:179.18
avril 09 13:40:50 [0m1712662850.009763 [PHY]   pack_ul_tti_request SFN/Slot:179.19
avril 09 13:40:50 [0m1712662850.017373 [NR_MAC]   (179/17)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.020025 [NR_MAC]     180. 7 Scheduling pucch reception in  180. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.020031 [PHY]   pack_ul_tti_request SFN/Slot:180.7
avril 09 13:40:50 [0m1712662850.020033 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.031235 [NR_MAC]   (180/7)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.033701 [NR_MAC]     180.17 Scheduling pucch reception in  180.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.033708 [PHY]   pack_ul_tti_request SFN/Slot:180.17
avril 09 13:40:50 [0m1712662850.033710 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.034904 [PHY]   pack_ul_tti_request SFN/Slot:180.18
avril 09 13:40:50 [0m1712662850.036031 [PHY]   pack_ul_tti_request SFN/Slot:180.19
avril 09 13:40:50 [0m1712662850.037249 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 181/0 
avril 09 13:40:50 [0m1712662850.044093 [NR_MAC]   (180/17)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.046795 [NR_MAC]   pucch_acknack  181. 7 Scheduling pucch reception in  181. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.046819 [PHY]   pack_ul_tti_request SFN/Slot:181.7
avril 09 13:40:50 [0m1712662850.046822 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.058301 [NR_MAC]   (181/7)uci_01->pduBitmap:3
avril 09 13:40:50 [0m1712662850.060854 [NR_MAC]     181.17 Scheduling pucch reception in  181.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.060861 [PHY]   pack_ul_tti_request SFN/Slot:181.17
avril 09 13:40:50 [0m1712662850.060863 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.062033 [PHY]   pack_ul_tti_request SFN/Slot:181.18
avril 09 13:40:50 [0m1712662850.063243 [PHY]   pack_ul_tti_request SFN/Slot:181.19
avril 09 13:40:50 [0m1712662850.071136 [NR_MAC]   (181/17)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.073800 [NR_MAC]     182. 7 Scheduling pucch reception in  182. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.073807 [PHY]   pack_ul_tti_request SFN/Slot:182.7
avril 09 13:40:50 [0m1712662850.073809 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.084685 [NR_MAC]   (182/7)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.087115 [NR_MAC]     182.17 Scheduling pucch reception in  182.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.087120 [PHY]   pack_ul_tti_request SFN/Slot:182.17
avril 09 13:40:50 [0m1712662850.087124 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.088355 [PHY]   pack_ul_tti_request SFN/Slot:182.18
avril 09 13:40:50 [0m1712662850.089582 [PHY]   pack_ul_tti_request SFN/Slot:182.19
avril 09 13:40:50 [0m1712662850.097266 [NR_MAC]   (182/17)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.099947 [NR_MAC]     183. 7 Scheduling pucch reception in  183. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.099954 [PHY]   pack_ul_tti_request SFN/Slot:183.7
avril 09 13:40:50 [0m1712662850.099957 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.111288 [NR_MAC]   (183/7)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.113862 [NR_MAC]     183.17 Scheduling pucch reception in  183.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.113868 [PHY]   pack_ul_tti_request SFN/Slot:183.17
avril 09 13:40:50 [0m1712662850.113870 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.114945 [PHY]   pack_ul_tti_request SFN/Slot:183.18
avril 09 13:40:50 [0m1712662850.116126 [PHY]   pack_ul_tti_request SFN/Slot:183.19
avril 09 13:40:50 [0m1712662850.123936 [NR_MAC]   (183/17)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.126434 [NR_MAC]     184. 7 Scheduling pucch reception in  184. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.126441 [PHY]   pack_ul_tti_request SFN/Slot:184.7
avril 09 13:40:50 [0m1712662850.126443 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.128868 [NR_MAC]     184. 8 Scheduling pucch reception in  184. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:50 [0m1712662850.128874 [PHY]   pack_ul_tti_request SFN/Slot:184.8
avril 09 13:40:50 [0m1712662850.128875 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:50 [0m1712662850.137704 [NR_MAC]   (184/7)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.140021 [NR_MAC]     184.17 Scheduling pucch reception in  184.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.140026 [PHY]   pack_ul_tti_request SFN/Slot:184.17
avril 09 13:40:50 [0m1712662850.140028 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.141133 [PHY]   pack_ul_tti_request SFN/Slot:184.18
avril 09 13:40:50 [0m1712662850.142465 [PHY]   pack_ul_tti_request SFN/Slot:184.19
avril 09 13:40:50 [0m1712662850.150418 [NR_MAC]   (184/17)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.152932 [NR_MAC]     185. 7 Scheduling pucch reception in  185. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.152938 [PHY]   pack_ul_tti_request SFN/Slot:185.7
avril 09 13:40:50 [0m1712662850.152940 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.164015 [NR_MAC]   (185/7)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.166496 [NR_MAC]     185.17 Scheduling pucch reception in  185.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.166531 [PHY]   pack_ul_tti_request SFN/Slot:185.17
avril 09 13:40:50 [0m1712662850.166532 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.167726 [PHY]   pack_ul_tti_request SFN/Slot:185.18
avril 09 13:40:50 [0m1712662850.169019 [PHY]   pack_ul_tti_request SFN/Slot:185.19
avril 09 13:40:50 [0m1712662850.176894 [NR_MAC]   (185/17)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.179285 [NR_MAC]     186. 7 Scheduling pucch reception in  186. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.179302 [PHY]   pack_ul_tti_request SFN/Slot:186.7
avril 09 13:40:50 [0m1712662850.179304 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.190765 [NR_MAC]   (186/7)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.193105 [NR_MAC]     186.17 Scheduling pucch reception in  186.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.193111 [PHY]   pack_ul_tti_request SFN/Slot:186.17
avril 09 13:40:50 [0m1712662850.193113 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.194276 [PHY]   pack_ul_tti_request SFN/Slot:186.18
avril 09 13:40:50 [0m1712662850.195496 [PHY]   pack_ul_tti_request SFN/Slot:186.19
avril 09 13:40:50 [0m1712662850.203436 [NR_MAC]   (186/17)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.206070 [NR_MAC]     187. 7 Scheduling pucch reception in  187. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.206094 [PHY]   pack_ul_tti_request SFN/Slot:187.7
avril 09 13:40:50 [0m1712662850.206096 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.217436 [NR_MAC]   (187/7)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.219940 [NR_MAC]     187.17 Scheduling pucch reception in  187.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.219946 [PHY]   pack_ul_tti_request SFN/Slot:187.17
avril 09 13:40:50 [0m1712662850.219947 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.221045 [PHY]   pack_ul_tti_request SFN/Slot:187.18
avril 09 13:40:50 [0m1712662850.222199 [PHY]   pack_ul_tti_request SFN/Slot:187.19
avril 09 13:40:50 [0m1712662850.230254 [NR_MAC]   (187/17)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.232870 [NR_MAC]     188. 7 Scheduling pucch reception in  188. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.232876 [PHY]   pack_ul_tti_request SFN/Slot:188.7
avril 09 13:40:50 [0m1712662850.232878 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.244122 [NR_MAC]   (188/7)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.246601 [NR_MAC]     188.17 Scheduling pucch reception in  188.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.246607 [PHY]   pack_ul_tti_request SFN/Slot:188.17
avril 09 13:40:50 [0m1712662850.246609 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.247769 [PHY]   pack_ul_tti_request SFN/Slot:188.18
avril 09 13:40:50 [0m1712662850.248928 [PHY]   pack_ul_tti_request SFN/Slot:188.19
avril 09 13:40:50 [0m1712662850.256869 [NR_MAC]   (188/17)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.259134 [NR_MAC]     189. 7 Scheduling pucch reception in  189. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.259140 [PHY]   pack_ul_tti_request SFN/Slot:189.7
avril 09 13:40:50 [0m1712662850.259147 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.270294 [NR_MAC]   (189/7)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.272905 [NR_MAC]     189.17 Scheduling pucch reception in  189.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.272910 [PHY]   pack_ul_tti_request SFN/Slot:189.17
avril 09 13:40:50 [0m1712662850.272912 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.274052 [PHY]   pack_ul_tti_request SFN/Slot:189.18
avril 09 13:40:50 [0m1712662850.275213 [PHY]   pack_ul_tti_request SFN/Slot:189.19
avril 09 13:40:50 [0m1712662850.282979 [NR_MAC]   (189/17)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.285610 [NR_MAC]     190. 7 Scheduling pucch reception in  190. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.285651 [PHY]   pack_ul_tti_request SFN/Slot:190.7
avril 09 13:40:50 [0m1712662850.285654 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.296815 [NR_MAC]   (190/7)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.299148 [NR_MAC]     190.17 Scheduling pucch reception in  190.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.299172 [PHY]   pack_ul_tti_request SFN/Slot:190.17
avril 09 13:40:50 [0m1712662850.299181 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.300302 [PHY]   pack_ul_tti_request SFN/Slot:190.18
avril 09 13:40:50 [0m1712662850.301501 [PHY]   pack_ul_tti_request SFN/Slot:190.19
avril 09 13:40:50 [0m1712662850.302796 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 191/0 
avril 09 13:40:50 [0m1712662850.309287 [NR_MAC]   (190/17)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.311836 [NR_MAC]   pucch_acknack  191. 7 Scheduling pucch reception in  191. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.311844 [PHY]   pack_ul_tti_request SFN/Slot:191.7
avril 09 13:40:50 [0m1712662850.311847 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.322695 [NR_MAC]   (191/7)uci_01->pduBitmap:3
avril 09 13:40:50 [0m1712662850.325150 [NR_MAC]     191.17 Scheduling pucch reception in  191.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.325160 [PHY]   pack_ul_tti_request SFN/Slot:191.17
avril 09 13:40:50 [0m1712662850.325163 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.326249 [PHY]   pack_ul_tti_request SFN/Slot:191.18
avril 09 13:40:50 [0m1712662850.327454 [PHY]   pack_ul_tti_request SFN/Slot:191.19
avril 09 13:40:50 [0m1712662850.335150 [NR_MAC]   (191/17)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.337753 [NR_MAC]     192. 7 Scheduling pucch reception in  192. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.337797 [PHY]   pack_ul_tti_request SFN/Slot:192.7
avril 09 13:40:50 [0m1712662850.337801 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.339868 [NR_MAC]     192. 8 Scheduling pucch reception in  192. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:50 [0m1712662850.339873 [PHY]   pack_ul_tti_request SFN/Slot:192.8
avril 09 13:40:50 [0m1712662850.339874 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:50 [0m1712662850.349259 [NR_MAC]   (192/7)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.351753 [NR_MAC]     192.17 Scheduling pucch reception in  192.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.351762 [PHY]   pack_ul_tti_request SFN/Slot:192.17
avril 09 13:40:50 [0m1712662850.351764 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.352881 [PHY]   pack_ul_tti_request SFN/Slot:192.18
avril 09 13:40:50 [0m1712662850.354212 [PHY]   pack_ul_tti_request SFN/Slot:192.19
avril 09 13:40:50 [0m1712662850.361977 [NR_MAC]   (192/17)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.363168 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 193/6 
avril 09 13:40:50 [0m1712662850.364269 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 193/7 
avril 09 13:40:50 [0m1712662850.364275 [NR_MAC]     193. 7 Scheduling pucch reception in  193. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.364287 [PHY]   pack_ul_tti_request SFN/Slot:193.7
avril 09 13:40:50 [0m1712662850.364289 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.375555 [NR_MAC]   (193/7)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.377969 [NR_MAC]   pucch_acknack  193.17 Scheduling pucch reception in  193.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.377979 [PHY]   pack_ul_tti_request SFN/Slot:193.17
avril 09 13:40:50 [0m1712662850.377981 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.379061 [PHY]   pack_ul_tti_request SFN/Slot:193.18
avril 09 13:40:50 [0m1712662850.380423 [PHY]   pack_ul_tti_request SFN/Slot:193.19
avril 09 13:40:50 [0m1712662850.388006 [NR_MAC]   (193/17)uci_01->pduBitmap:3
avril 09 13:40:50 [0m1712662850.390678 [NR_MAC]     194. 7 Scheduling pucch reception in  194. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.390689 [PHY]   pack_ul_tti_request SFN/Slot:194.7
avril 09 13:40:50 [0m1712662850.390691 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.401781 [NR_MAC]   (194/7)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.404116 [NR_MAC]     194.17 Scheduling pucch reception in  194.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.404124 [PHY]   pack_ul_tti_request SFN/Slot:194.17
avril 09 13:40:50 [0m1712662850.404127 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.405174 [PHY]   pack_ul_tti_request SFN/Slot:194.18
avril 09 13:40:50 [0m1712662850.406357 [PHY]   pack_ul_tti_request SFN/Slot:194.19
avril 09 13:40:50 [0m1712662850.414077 [NR_MAC]   (194/17)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.416640 [NR_MAC]     195. 7 Scheduling pucch reception in  195. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.416647 [PHY]   pack_ul_tti_request SFN/Slot:195.7
avril 09 13:40:50 [0m1712662850.416649 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.427439 [NR_MAC]   (195/7)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.429960 [NR_MAC]     195.17 Scheduling pucch reception in  195.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.429968 [PHY]   pack_ul_tti_request SFN/Slot:195.17
avril 09 13:40:50 [0m1712662850.429971 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.431090 [PHY]   pack_ul_tti_request SFN/Slot:195.18
avril 09 13:40:50 [0m1712662850.432386 [PHY]   pack_ul_tti_request SFN/Slot:195.19
avril 09 13:40:50 [0m1712662850.439994 [NR_MAC]   (195/17)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.442698 [NR_MAC]     196. 7 Scheduling pucch reception in  196. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.442737 [PHY]   pack_ul_tti_request SFN/Slot:196.7
avril 09 13:40:50 [0m1712662850.442740 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.453874 [NR_MAC]   (196/7)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.456120 [NR_MAC]     196.17 Scheduling pucch reception in  196.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.456125 [PHY]   pack_ul_tti_request SFN/Slot:196.17
avril 09 13:40:50 [0m1712662850.456127 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.457192 [PHY]   pack_ul_tti_request SFN/Slot:196.18
avril 09 13:40:50 [0m1712662850.458534 [PHY]   pack_ul_tti_request SFN/Slot:196.19
avril 09 13:40:50 [0m1712662850.466285 [NR_MAC]   (196/17)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.468865 [NR_MAC]     197. 7 Scheduling pucch reception in  197. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.468872 [PHY]   pack_ul_tti_request SFN/Slot:197.7
avril 09 13:40:50 [0m1712662850.468874 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.479720 [NR_MAC]   (197/7)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.482010 [NR_MAC]     197.17 Scheduling pucch reception in  197.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.482015 [PHY]   pack_ul_tti_request SFN/Slot:197.17
avril 09 13:40:50 [0m1712662850.482017 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.483123 [PHY]   pack_ul_tti_request SFN/Slot:197.18
avril 09 13:40:50 [0m1712662850.484329 [PHY]   pack_ul_tti_request SFN/Slot:197.19
avril 09 13:40:50 [0m1712662850.491868 [NR_MAC]   (197/17)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.494186 [NR_MAC]     198. 7 Scheduling pucch reception in  198. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.494192 [PHY]   pack_ul_tti_request SFN/Slot:198.7
avril 09 13:40:50 [0m1712662850.494194 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.504727 [NR_MAC]   (198/7)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.507036 [NR_MAC]     198.17 Scheduling pucch reception in  198.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.507041 [PHY]   pack_ul_tti_request SFN/Slot:198.17
avril 09 13:40:50 [0m1712662850.507043 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.508110 [PHY]   pack_ul_tti_request SFN/Slot:198.18
avril 09 13:40:50 [0m1712662850.509335 [PHY]   pack_ul_tti_request SFN/Slot:198.19
avril 09 13:40:50 [0m1712662850.516786 [NR_MAC]   (198/17)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.519152 [NR_MAC]     199. 7 Scheduling pucch reception in  199. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.519170 [PHY]   pack_ul_tti_request SFN/Slot:199.7
avril 09 13:40:50 [0m1712662850.519188 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.529675 [NR_MAC]   (199/7)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.531933 [NR_MAC]     199.17 Scheduling pucch reception in  199.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.531938 [PHY]   pack_ul_tti_request SFN/Slot:199.17
avril 09 13:40:50 [0m1712662850.531939 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.532987 [PHY]   pack_ul_tti_request SFN/Slot:199.18
avril 09 13:40:50 [0m1712662850.534132 [PHY]   pack_ul_tti_request SFN/Slot:199.19
avril 09 13:40:50 [0m1712662850.541417 [NR_MAC]   (199/17)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.543849 [NR_MAC]     200. 7 Scheduling pucch reception in  200. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.543856 [PHY]   pack_ul_tti_request SFN/Slot:200.7
avril 09 13:40:50 [0m1712662850.543858 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.545929 [NR_MAC]     200. 8 Scheduling pucch reception in  200. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:50 [0m1712662850.545934 [PHY]   pack_ul_tti_request SFN/Slot:200.8
avril 09 13:40:50 [0m1712662850.545935 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:50 [0m1712662850.554561 [NR_MAC]   (200/7)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.557001 [NR_MAC]     200.17 Scheduling pucch reception in  200.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.557005 [PHY]   pack_ul_tti_request SFN/Slot:200.17
avril 09 13:40:50 [0m1712662850.557007 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.558110 [PHY]   pack_ul_tti_request SFN/Slot:200.18
avril 09 13:40:50 [0m1712662850.559337 [PHY]   pack_ul_tti_request SFN/Slot:200.19
avril 09 13:40:50 [0m1712662850.560687 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 201/0 
avril 09 13:40:50 [0m1712662850.567051 [NR_MAC]   (200/17)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.569534 [NR_MAC]   pucch_acknack  201. 7 Scheduling pucch reception in  201. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.569555 [PHY]   pack_ul_tti_request SFN/Slot:201.7
avril 09 13:40:50 [0m1712662850.569557 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.580191 [NR_MAC]   (201/7)uci_01->pduBitmap:3
avril 09 13:40:50 [0m1712662850.582833 [NR_MAC]     201.17 Scheduling pucch reception in  201.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.582861 [PHY]   pack_ul_tti_request SFN/Slot:201.17
avril 09 13:40:50 [0m1712662850.582870 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.583909 [PHY]   pack_ul_tti_request SFN/Slot:201.18
avril 09 13:40:50 [0m1712662850.585065 [PHY]   pack_ul_tti_request SFN/Slot:201.19
avril 09 13:40:50 [0m1712662850.592628 [NR_MAC]   (201/17)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.595055 [NR_MAC]     202. 7 Scheduling pucch reception in  202. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.595060 [PHY]   pack_ul_tti_request SFN/Slot:202.7
avril 09 13:40:50 [0m1712662850.595062 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.605750 [NR_MAC]   (202/7)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.608004 [NR_MAC]     202.17 Scheduling pucch reception in  202.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.608009 [PHY]   pack_ul_tti_request SFN/Slot:202.17
avril 09 13:40:50 [0m1712662850.608011 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.609101 [PHY]   pack_ul_tti_request SFN/Slot:202.18
avril 09 13:40:50 [0m1712662850.610342 [PHY]   pack_ul_tti_request SFN/Slot:202.19
avril 09 13:40:50 [0m1712662850.617801 [NR_MAC]   (202/17)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.620079 [NR_MAC]     203. 7 Scheduling pucch reception in  203. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.620084 [PHY]   pack_ul_tti_request SFN/Slot:203.7
avril 09 13:40:50 [0m1712662850.620087 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.630907 [NR_MAC]   (203/7)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.633129 [NR_MAC]     203.17 Scheduling pucch reception in  203.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.633133 [PHY]   pack_ul_tti_request SFN/Slot:203.17
avril 09 13:40:50 [0m1712662850.633135 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.634261 [PHY]   pack_ul_tti_request SFN/Slot:203.18
avril 09 13:40:50 [0m1712662850.635323 [PHY]   pack_ul_tti_request SFN/Slot:203.19
avril 09 13:40:50 [0m1712662850.642873 [NR_MAC]   (203/17)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.645262 [NR_MAC]     204. 7 Scheduling pucch reception in  204. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.645279 [PHY]   pack_ul_tti_request SFN/Slot:204.7
avril 09 13:40:50 [0m1712662850.645281 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.655866 [NR_MAC]   (204/7)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.658135 [NR_MAC]     204.17 Scheduling pucch reception in  204.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.658140 [PHY]   pack_ul_tti_request SFN/Slot:204.17
avril 09 13:40:50 [0m1712662850.658142 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.659240 [PHY]   pack_ul_tti_request SFN/Slot:204.18
avril 09 13:40:50 [0m1712662850.660421 [PHY]   pack_ul_tti_request SFN/Slot:204.19
avril 09 13:40:50 [0m1712662850.667871 [NR_MAC]   (204/17)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.670196 [NR_MAC]     205. 7 Scheduling pucch reception in  205. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.670202 [PHY]   pack_ul_tti_request SFN/Slot:205.7
avril 09 13:40:50 [0m1712662850.670206 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.680910 [NR_MAC]   (205/7)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.683131 [NR_MAC]     205.17 Scheduling pucch reception in  205.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.683140 [PHY]   pack_ul_tti_request SFN/Slot:205.17
avril 09 13:40:50 [0m1712662850.683142 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.684153 [PHY]   pack_ul_tti_request SFN/Slot:205.18
avril 09 13:40:50 [0m1712662850.685328 [PHY]   pack_ul_tti_request SFN/Slot:205.19
avril 09 13:40:50 [0m1712662850.692867 [NR_MAC]   (205/17)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.695348 [NR_MAC]     206. 7 Scheduling pucch reception in  206. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.695366 [PHY]   pack_ul_tti_request SFN/Slot:206.7
avril 09 13:40:50 [0m1712662850.695368 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.705988 [NR_MAC]   (206/7)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.708415 [NR_MAC]     206.17 Scheduling pucch reception in  206.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.708434 [PHY]   pack_ul_tti_request SFN/Slot:206.17
avril 09 13:40:50 [0m1712662850.708436 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.709475 [PHY]   pack_ul_tti_request SFN/Slot:206.18
avril 09 13:40:50 [0m1712662850.710585 [PHY]   pack_ul_tti_request SFN/Slot:206.19
avril 09 13:40:50 [0m1712662850.717950 [NR_MAC]   (206/17)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.720444 [NR_MAC]     207. 7 Scheduling pucch reception in  207. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.720450 [PHY]   pack_ul_tti_request SFN/Slot:207.7
avril 09 13:40:50 [0m1712662850.720452 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.731520 [NR_MAC]   (207/7)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.733867 [NR_MAC]     207.17 Scheduling pucch reception in  207.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.733875 [PHY]   pack_ul_tti_request SFN/Slot:207.17
avril 09 13:40:50 [0m1712662850.733877 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.734992 [PHY]   pack_ul_tti_request SFN/Slot:207.18
avril 09 13:40:50 [0m1712662850.736115 [PHY]   pack_ul_tti_request SFN/Slot:207.19
avril 09 13:40:50 [0m1712662850.743903 [NR_MAC]   (207/17)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.746373 [NR_MAC]     208. 7 Scheduling pucch reception in  208. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.746381 [PHY]   pack_ul_tti_request SFN/Slot:208.7
avril 09 13:40:50 [0m1712662850.746384 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.748526 [NR_MAC]     208. 8 Scheduling pucch reception in  208. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:50 [0m1712662850.748532 [PHY]   pack_ul_tti_request SFN/Slot:208.8
avril 09 13:40:50 [0m1712662850.748534 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:50 [0m1712662850.757486 [NR_MAC]   (208/7)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.759943 [NR_MAC]     208.17 Scheduling pucch reception in  208.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.759950 [PHY]   pack_ul_tti_request SFN/Slot:208.17
avril 09 13:40:50 [0m1712662850.759952 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.761115 [PHY]   pack_ul_tti_request SFN/Slot:208.18
avril 09 13:40:50 [0m1712662850.762312 [PHY]   pack_ul_tti_request SFN/Slot:208.19
avril 09 13:40:50 [0m1712662850.770132 [NR_MAC]   (208/17)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.772562 [NR_MAC]     209. 7 Scheduling pucch reception in  209. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.772570 [PHY]   pack_ul_tti_request SFN/Slot:209.7
avril 09 13:40:50 [0m1712662850.772572 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.784047 [NR_MAC]   (209/7)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.786606 [NR_MAC]     209.17 Scheduling pucch reception in  209.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.786614 [PHY]   pack_ul_tti_request SFN/Slot:209.17
avril 09 13:40:50 [0m1712662850.786617 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.787865 [PHY]   pack_ul_tti_request SFN/Slot:209.18
avril 09 13:40:50 [0m1712662850.789016 [PHY]   pack_ul_tti_request SFN/Slot:209.19
avril 09 13:40:50 [0m1712662850.796486 [NR_MAC]   (209/17)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.799027 [NR_MAC]     210. 7 Scheduling pucch reception in  210. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.799037 [PHY]   pack_ul_tti_request SFN/Slot:210.7
avril 09 13:40:50 [0m1712662850.799040 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.810042 [NR_MAC]   (210/7)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.812459 [NR_MAC]     210.17 Scheduling pucch reception in  210.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.812476 [PHY]   pack_ul_tti_request SFN/Slot:210.17
avril 09 13:40:50 [0m1712662850.812479 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.813554 [PHY]   pack_ul_tti_request SFN/Slot:210.18
avril 09 13:40:50 [0m1712662850.814886 [PHY]   pack_ul_tti_request SFN/Slot:210.19
avril 09 13:40:50 [0m1712662850.816099 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 211/0 
avril 09 13:40:50 [0m1712662850.822457 [NR_MAC]   (210/17)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.824912 [NR_MAC]   pucch_acknack  211. 7 Scheduling pucch reception in  211. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.824923 [PHY]   pack_ul_tti_request SFN/Slot:211.7
avril 09 13:40:50 [0m1712662850.824926 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.835801 [NR_MAC]   (211/7)uci_01->pduBitmap:3
avril 09 13:40:50 [0m1712662850.838228 [NR_MAC]     211.17 Scheduling pucch reception in  211.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.838236 [PHY]   pack_ul_tti_request SFN/Slot:211.17
avril 09 13:40:50 [0m1712662850.838238 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.839486 [PHY]   pack_ul_tti_request SFN/Slot:211.18
avril 09 13:40:50 [0m1712662850.840750 [PHY]   pack_ul_tti_request SFN/Slot:211.19
avril 09 13:40:50 [0m1712662850.848313 [NR_MAC]   (211/17)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.850936 [NR_MAC]     212. 7 Scheduling pucch reception in  212. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.850952 [PHY]   pack_ul_tti_request SFN/Slot:212.7
avril 09 13:40:50 [0m1712662850.850955 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.862124 [NR_MAC]   (212/7)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.864750 [NR_MAC]     212.17 Scheduling pucch reception in  212.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.864773 [PHY]   pack_ul_tti_request SFN/Slot:212.17
avril 09 13:40:50 [0m1712662850.864776 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.865935 [PHY]   pack_ul_tti_request SFN/Slot:212.18
avril 09 13:40:50 [0m1712662850.867100 [PHY]   pack_ul_tti_request SFN/Slot:212.19
avril 09 13:40:50 [0m1712662850.874818 [NR_MAC]   (212/17)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.877124 [NR_MAC]     213. 7 Scheduling pucch reception in  213. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.877132 [PHY]   pack_ul_tti_request SFN/Slot:213.7
avril 09 13:40:50 [0m1712662850.877135 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.888074 [NR_MAC]   (213/7)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.890574 [NR_MAC]     213.17 Scheduling pucch reception in  213.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.890590 [PHY]   pack_ul_tti_request SFN/Slot:213.17
avril 09 13:40:50 [0m1712662850.890593 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.891679 [PHY]   pack_ul_tti_request SFN/Slot:213.18
avril 09 13:40:50 [0m1712662850.892897 [PHY]   pack_ul_tti_request SFN/Slot:213.19
avril 09 13:40:50 [0m1712662850.900530 [NR_MAC]   (213/17)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.903149 [NR_MAC]     214. 7 Scheduling pucch reception in  214. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.903160 [PHY]   pack_ul_tti_request SFN/Slot:214.7
avril 09 13:40:50 [0m1712662850.903163 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.914842 [NR_MAC]   (214/7)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.917052 [NR_MAC]     214.17 Scheduling pucch reception in  214.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.917061 [PHY]   pack_ul_tti_request SFN/Slot:214.17
avril 09 13:40:50 [0m1712662850.917064 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.918158 [PHY]   pack_ul_tti_request SFN/Slot:214.18
avril 09 13:40:50 [0m1712662850.919494 [PHY]   pack_ul_tti_request SFN/Slot:214.19
avril 09 13:40:50 [0m1712662850.927077 [NR_MAC]   (214/17)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.929608 [NR_MAC]     215. 7 Scheduling pucch reception in  215. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.929618 [PHY]   pack_ul_tti_request SFN/Slot:215.7
avril 09 13:40:50 [0m1712662850.929621 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.940752 [NR_MAC]   (215/7)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.943077 [NR_MAC]     215.17 Scheduling pucch reception in  215.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.943084 [PHY]   pack_ul_tti_request SFN/Slot:215.17
avril 09 13:40:50 [0m1712662850.943086 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.944134 [PHY]   pack_ul_tti_request SFN/Slot:215.18
avril 09 13:40:50 [0m1712662850.945481 [PHY]   pack_ul_tti_request SFN/Slot:215.19
avril 09 13:40:50 [0m1712662850.953233 [NR_MAC]   (215/17)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.955784 [NR_MAC]     216. 7 Scheduling pucch reception in  216. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.955792 [PHY]   pack_ul_tti_request SFN/Slot:216.7
avril 09 13:40:50 [0m1712662850.955795 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.957925 [NR_MAC]     216. 8 Scheduling pucch reception in  216. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:50 [0m1712662850.957930 [PHY]   pack_ul_tti_request SFN/Slot:216.8
avril 09 13:40:50 [0m1712662850.957931 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:50 [0m1712662850.966719 [NR_MAC]   (216/7)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.969108 [NR_MAC]     216.17 Scheduling pucch reception in  216.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.969113 [PHY]   pack_ul_tti_request SFN/Slot:216.17
avril 09 13:40:50 [0m1712662850.969115 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.970334 [PHY]   pack_ul_tti_request SFN/Slot:216.18
avril 09 13:40:50 [0m1712662850.971586 [PHY]   pack_ul_tti_request SFN/Slot:216.19
avril 09 13:40:50 [0m1712662850.979045 [NR_MAC]   (216/17)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.981633 [NR_MAC]     217. 7 Scheduling pucch reception in  217. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.981673 [PHY]   pack_ul_tti_request SFN/Slot:217.7
avril 09 13:40:50 [0m1712662850.981689 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.992828 [NR_MAC]   (217/7)uci_01->pduBitmap:1
avril 09 13:40:50 [0m1712662850.995090 [NR_MAC]     217.17 Scheduling pucch reception in  217.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:50 [0m1712662850.995096 [PHY]   pack_ul_tti_request SFN/Slot:217.17
avril 09 13:40:50 [0m1712662850.995098 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:50 [0m1712662850.996342 [PHY]   pack_ul_tti_request SFN/Slot:217.18
avril 09 13:40:50 [0m1712662850.997598 [PHY]   pack_ul_tti_request SFN/Slot:217.19
avril 09 13:40:51 [0m1712662851.005391 [NR_MAC]   (217/17)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.008039 [NR_MAC]     218. 7 Scheduling pucch reception in  218. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.008057 [PHY]   pack_ul_tti_request SFN/Slot:218.7
avril 09 13:40:51 [0m1712662851.008060 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.018887 [NR_MAC]   (218/7)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.021150 [NR_MAC]     218.17 Scheduling pucch reception in  218.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.021157 [PHY]   pack_ul_tti_request SFN/Slot:218.17
avril 09 13:40:51 [0m1712662851.021159 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.022268 [PHY]   pack_ul_tti_request SFN/Slot:218.18
avril 09 13:40:51 [0m1712662851.023445 [PHY]   pack_ul_tti_request SFN/Slot:218.19
avril 09 13:40:51 [0m1712662851.031009 [NR_MAC]   (218/17)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.033554 [NR_MAC]     219. 7 Scheduling pucch reception in  219. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.033564 [PHY]   pack_ul_tti_request SFN/Slot:219.7
avril 09 13:40:51 [0m1712662851.033567 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.044499 [NR_MAC]   (219/7)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.046849 [NR_MAC]     219.17 Scheduling pucch reception in  219.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.046856 [PHY]   pack_ul_tti_request SFN/Slot:219.17
avril 09 13:40:51 [0m1712662851.046859 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.047967 [PHY]   pack_ul_tti_request SFN/Slot:219.18
avril 09 13:40:51 [0m1712662851.049145 [PHY]   pack_ul_tti_request SFN/Slot:219.19
avril 09 13:40:51 [0m1712662851.056977 [NR_MAC]   (219/17)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.059508 [NR_MAC]     220. 7 Scheduling pucch reception in  220. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.059515 [PHY]   pack_ul_tti_request SFN/Slot:220.7
avril 09 13:40:51 [0m1712662851.059517 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.070676 [NR_MAC]   (220/7)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.073034 [NR_MAC]     220.17 Scheduling pucch reception in  220.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.073042 [PHY]   pack_ul_tti_request SFN/Slot:220.17
avril 09 13:40:51 [0m1712662851.073045 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.074089 [PHY]   pack_ul_tti_request SFN/Slot:220.18
avril 09 13:40:51 [0m1712662851.075390 [PHY]   pack_ul_tti_request SFN/Slot:220.19
avril 09 13:40:51 [0m1712662851.076623 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 221/0 
avril 09 13:40:51 [0m1712662851.083015 [NR_MAC]   (220/17)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.085454 [NR_MAC]   pucch_acknack  221. 7 Scheduling pucch reception in  221. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.085461 [PHY]   pack_ul_tti_request SFN/Slot:221.7
avril 09 13:40:51 [0m1712662851.085464 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.096858 [NR_MAC]   (221/7)uci_01->pduBitmap:3
avril 09 13:40:51 [0m1712662851.099272 [NR_MAC]     221.17 Scheduling pucch reception in  221.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.099281 [PHY]   pack_ul_tti_request SFN/Slot:221.17
avril 09 13:40:51 [0m1712662851.099284 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.100435 [PHY]   pack_ul_tti_request SFN/Slot:221.18
avril 09 13:40:51 [0m1712662851.101644 [PHY]   pack_ul_tti_request SFN/Slot:221.19
avril 09 13:40:51 [0m1712662851.109129 [NR_MAC]   (221/17)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.111681 [NR_MAC]     222. 7 Scheduling pucch reception in  222. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.111689 [PHY]   pack_ul_tti_request SFN/Slot:222.7
avril 09 13:40:51 [0m1712662851.111692 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.123077 [NR_MAC]   (222/7)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.125724 [NR_MAC]     222.17 Scheduling pucch reception in  222.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.125759 [PHY]   pack_ul_tti_request SFN/Slot:222.17
avril 09 13:40:51 [0m1712662851.125772 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.126929 [PHY]   pack_ul_tti_request SFN/Slot:222.18
avril 09 13:40:51 [0m1712662851.128100 [PHY]   pack_ul_tti_request SFN/Slot:222.19
avril 09 13:40:51 [0m1712662851.135881 [NR_MAC]   (222/17)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.138379 [NR_MAC]     223. 7 Scheduling pucch reception in  223. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.138386 [PHY]   pack_ul_tti_request SFN/Slot:223.7
avril 09 13:40:51 [0m1712662851.138388 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.149402 [NR_MAC]   (223/7)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.151903 [NR_MAC]     223.17 Scheduling pucch reception in  223.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.151910 [PHY]   pack_ul_tti_request SFN/Slot:223.17
avril 09 13:40:51 [0m1712662851.151912 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.152965 [PHY]   pack_ul_tti_request SFN/Slot:223.18
avril 09 13:40:51 [0m1712662851.154176 [PHY]   pack_ul_tti_request SFN/Slot:223.19
avril 09 13:40:51 [0m1712662851.162088 [NR_MAC]   (223/17)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.164835 [NR_MAC]     224. 7 Scheduling pucch reception in  224. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.164842 [PHY]   pack_ul_tti_request SFN/Slot:224.7
avril 09 13:40:51 [0m1712662851.164845 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.166919 [NR_MAC]     224. 8 Scheduling pucch reception in  224. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:51 [0m1712662851.166922 [PHY]   pack_ul_tti_request SFN/Slot:224.8
avril 09 13:40:51 [0m1712662851.166924 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:51 [0m1712662851.176214 [NR_MAC]   (224/7)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.178770 [NR_MAC]     224.17 Scheduling pucch reception in  224.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.178814 [PHY]   pack_ul_tti_request SFN/Slot:224.17
avril 09 13:40:51 [0m1712662851.178825 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.179924 [PHY]   pack_ul_tti_request SFN/Slot:224.18
avril 09 13:40:51 [0m1712662851.181113 [PHY]   pack_ul_tti_request SFN/Slot:224.19
avril 09 13:40:51 [0m1712662851.188751 [NR_MAC]   (224/17)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.191108 [NR_MAC]     225. 7 Scheduling pucch reception in  225. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.191114 [PHY]   pack_ul_tti_request SFN/Slot:225.7
avril 09 13:40:51 [0m1712662851.191117 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.202456 [NR_MAC]   (225/7)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.204874 [NR_MAC]     225.17 Scheduling pucch reception in  225.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.204879 [PHY]   pack_ul_tti_request SFN/Slot:225.17
avril 09 13:40:51 [0m1712662851.204881 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.206102 [PHY]   pack_ul_tti_request SFN/Slot:225.18
avril 09 13:40:51 [0m1712662851.207433 [PHY]   pack_ul_tti_request SFN/Slot:225.19
avril 09 13:40:51 [0m1712662851.215148 [NR_MAC]   (225/17)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.217856 [NR_MAC]     226. 7 Scheduling pucch reception in  226. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.217863 [PHY]   pack_ul_tti_request SFN/Slot:226.7
avril 09 13:40:51 [0m1712662851.217865 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.229072 [NR_MAC]   (226/7)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.231567 [NR_MAC]     226.17 Scheduling pucch reception in  226.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.231573 [PHY]   pack_ul_tti_request SFN/Slot:226.17
avril 09 13:40:51 [0m1712662851.231575 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.232717 [PHY]   pack_ul_tti_request SFN/Slot:226.18
avril 09 13:40:51 [0m1712662851.233918 [PHY]   pack_ul_tti_request SFN/Slot:226.19
avril 09 13:40:51 [0m1712662851.241531 [NR_MAC]   (226/17)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.243968 [NR_MAC]     227. 7 Scheduling pucch reception in  227. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.243979 [PHY]   pack_ul_tti_request SFN/Slot:227.7
avril 09 13:40:51 [0m1712662851.243982 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.255256 [NR_MAC]   (227/7)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.257770 [NR_MAC]     227.17 Scheduling pucch reception in  227.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.257806 [PHY]   pack_ul_tti_request SFN/Slot:227.17
avril 09 13:40:51 [0m1712662851.257808 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.258870 [PHY]   pack_ul_tti_request SFN/Slot:227.18
avril 09 13:40:51 [0m1712662851.260050 [PHY]   pack_ul_tti_request SFN/Slot:227.19
avril 09 13:40:51 [0m1712662851.267597 [NR_MAC]   (227/17)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.269950 [NR_MAC]     228. 7 Scheduling pucch reception in  228. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.269962 [PHY]   pack_ul_tti_request SFN/Slot:228.7
avril 09 13:40:51 [0m1712662851.269964 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.280828 [NR_MAC]   (228/7)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.283209 [NR_MAC]     228.17 Scheduling pucch reception in  228.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.283221 [PHY]   pack_ul_tti_request SFN/Slot:228.17
avril 09 13:40:51 [0m1712662851.283223 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.284336 [PHY]   pack_ul_tti_request SFN/Slot:228.18
avril 09 13:40:51 [0m1712662851.285675 [PHY]   pack_ul_tti_request SFN/Slot:228.19
avril 09 13:40:51 [0m1712662851.293236 [NR_MAC]   (228/17)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.295715 [NR_MAC]     229. 7 Scheduling pucch reception in  229. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.295729 [PHY]   pack_ul_tti_request SFN/Slot:229.7
avril 09 13:40:51 [0m1712662851.295732 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.307163 [NR_MAC]   (229/7)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.309570 [NR_MAC]     229.17 Scheduling pucch reception in  229.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.309590 [PHY]   pack_ul_tti_request SFN/Slot:229.17
avril 09 13:40:51 [0m1712662851.309592 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.310787 [PHY]   pack_ul_tti_request SFN/Slot:229.18
avril 09 13:40:51 [0m1712662851.311940 [PHY]   pack_ul_tti_request SFN/Slot:229.19
avril 09 13:40:51 [0m1712662851.319628 [NR_MAC]   (229/17)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.321983 [NR_MAC]     230. 7 Scheduling pucch reception in  230. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.321990 [PHY]   pack_ul_tti_request SFN/Slot:230.7
avril 09 13:40:51 [0m1712662851.321993 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.333005 [NR_MAC]   (230/7)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.335387 [NR_MAC]     230.17 Scheduling pucch reception in  230.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.335394 [PHY]   pack_ul_tti_request SFN/Slot:230.17
avril 09 13:40:51 [0m1712662851.335397 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.336471 [PHY]   pack_ul_tti_request SFN/Slot:230.18
avril 09 13:40:51 [0m1712662851.337778 [PHY]   pack_ul_tti_request SFN/Slot:230.19
avril 09 13:40:51 [0m1712662851.338889 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 231/0 
avril 09 13:40:51 [0m1712662851.345209 [NR_MAC]   (230/17)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.347645 [NR_MAC]   pucch_acknack  231. 7 Scheduling pucch reception in  231. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.347655 [PHY]   pack_ul_tti_request SFN/Slot:231.7
avril 09 13:40:51 [0m1712662851.347658 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.358842 [NR_MAC]   (231/7)uci_01->pduBitmap:3
avril 09 13:40:51 [0m1712662851.361309 [NR_MAC]     231.17 Scheduling pucch reception in  231.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.361319 [PHY]   pack_ul_tti_request SFN/Slot:231.17
avril 09 13:40:51 [0m1712662851.361322 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.362366 [PHY]   pack_ul_tti_request SFN/Slot:231.18
avril 09 13:40:51 [0m1712662851.363586 [PHY]   pack_ul_tti_request SFN/Slot:231.19
avril 09 13:40:51 [0m1712662851.371381 [NR_MAC]   (231/17)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.372818 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 232/6 
avril 09 13:40:51 [0m1712662851.373876 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 232/7 
avril 09 13:40:51 [0m1712662851.373879 [NR_MAC]     232. 7 Scheduling pucch reception in  232. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.373887 [PHY]   pack_ul_tti_request SFN/Slot:232.7
avril 09 13:40:51 [0m1712662851.373888 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.375969 [NR_MAC]     232. 8 Scheduling pucch reception in  232. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:51 [0m1712662851.375971 [PHY]   pack_ul_tti_request SFN/Slot:232.8
avril 09 13:40:51 [0m1712662851.375973 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:51 [0m1712662851.385071 [NR_MAC]   (232/7)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.387622 [NR_MAC]   pucch_acknack  232.17 Scheduling pucch reception in  232.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.387631 [PHY]   pack_ul_tti_request SFN/Slot:232.17
avril 09 13:40:51 [0m1712662851.387635 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.388698 [PHY]   pack_ul_tti_request SFN/Slot:232.18
avril 09 13:40:51 [0m1712662851.389909 [PHY]   pack_ul_tti_request SFN/Slot:232.19
avril 09 13:40:51 [0m1712662851.397806 [NR_MAC]   (232/17)uci_01->pduBitmap:3
avril 09 13:40:51 [0m1712662851.400074 [NR_MAC]     233. 7 Scheduling pucch reception in  233. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.400084 [PHY]   pack_ul_tti_request SFN/Slot:233.7
avril 09 13:40:51 [0m1712662851.400088 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.411183 [NR_MAC]   (233/7)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.413859 [NR_MAC]     233.17 Scheduling pucch reception in  233.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.413868 [PHY]   pack_ul_tti_request SFN/Slot:233.17
avril 09 13:40:51 [0m1712662851.413871 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.414942 [PHY]   pack_ul_tti_request SFN/Slot:233.18
avril 09 13:40:51 [0m1712662851.416100 [PHY]   pack_ul_tti_request SFN/Slot:233.19
avril 09 13:40:51 [0m1712662851.424032 [NR_MAC]   (233/17)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.426767 [NR_MAC]     234. 7 Scheduling pucch reception in  234. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.426774 [PHY]   pack_ul_tti_request SFN/Slot:234.7
avril 09 13:40:51 [0m1712662851.426777 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.437884 [NR_MAC]   (234/7)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.440163 [NR_MAC]     234.17 Scheduling pucch reception in  234.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.440171 [PHY]   pack_ul_tti_request SFN/Slot:234.17
avril 09 13:40:51 [0m1712662851.440187 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.441491 [PHY]   pack_ul_tti_request SFN/Slot:234.18
avril 09 13:40:51 [0m1712662851.442882 [PHY]   pack_ul_tti_request SFN/Slot:234.19
avril 09 13:40:51 [0m1712662851.450819 [NR_MAC]   (234/17)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.452991 [NR_MAC]     235. 7 Scheduling pucch reception in  235. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.452999 [PHY]   pack_ul_tti_request SFN/Slot:235.7
avril 09 13:40:51 [0m1712662851.453002 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.464090 [NR_MAC]   (235/7)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.466771 [NR_MAC]     235.17 Scheduling pucch reception in  235.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.466788 [PHY]   pack_ul_tti_request SFN/Slot:235.17
avril 09 13:40:51 [0m1712662851.466790 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.467909 [PHY]   pack_ul_tti_request SFN/Slot:235.18
avril 09 13:40:51 [0m1712662851.469110 [PHY]   pack_ul_tti_request SFN/Slot:235.19
avril 09 13:40:51 [0m1712662851.476935 [NR_MAC]   (235/17)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.479314 [NR_MAC]     236. 7 Scheduling pucch reception in  236. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.479322 [PHY]   pack_ul_tti_request SFN/Slot:236.7
avril 09 13:40:51 [0m1712662851.479325 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.490388 [NR_MAC]   (236/7)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.492821 [NR_MAC]     236.17 Scheduling pucch reception in  236.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.492832 [PHY]   pack_ul_tti_request SFN/Slot:236.17
avril 09 13:40:51 [0m1712662851.492835 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.493905 [PHY]   pack_ul_tti_request SFN/Slot:236.18
avril 09 13:40:51 [0m1712662851.495138 [PHY]   pack_ul_tti_request SFN/Slot:236.19
avril 09 13:40:51 [0m1712662851.502827 [NR_MAC]   (236/17)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.505223 [NR_MAC]     237. 7 Scheduling pucch reception in  237. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.505232 [PHY]   pack_ul_tti_request SFN/Slot:237.7
avril 09 13:40:51 [0m1712662851.505235 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.516415 [NR_MAC]   (237/7)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.519017 [NR_MAC]     237.17 Scheduling pucch reception in  237.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.519025 [PHY]   pack_ul_tti_request SFN/Slot:237.17
avril 09 13:40:51 [0m1712662851.519028 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.520078 [PHY]   pack_ul_tti_request SFN/Slot:237.18
avril 09 13:40:51 [0m1712662851.521406 [PHY]   pack_ul_tti_request SFN/Slot:237.19
avril 09 13:40:51 [0m1712662851.529168 [NR_MAC]   (237/17)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.531540 [NR_MAC]     238. 7 Scheduling pucch reception in  238. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.531550 [PHY]   pack_ul_tti_request SFN/Slot:238.7
avril 09 13:40:51 [0m1712662851.531553 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.542416 [NR_MAC]   (238/7)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.544765 [NR_MAC]     238.17 Scheduling pucch reception in  238.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.544781 [PHY]   pack_ul_tti_request SFN/Slot:238.17
avril 09 13:40:51 [0m1712662851.544784 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.545915 [PHY]   pack_ul_tti_request SFN/Slot:238.18
avril 09 13:40:51 [0m1712662851.546983 [PHY]   pack_ul_tti_request SFN/Slot:238.19
avril 09 13:40:51 [0m1712662851.554696 [NR_MAC]   (238/17)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.557120 [NR_MAC]     239. 7 Scheduling pucch reception in  239. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.557128 [PHY]   pack_ul_tti_request SFN/Slot:239.7
avril 09 13:40:51 [0m1712662851.557132 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.568134 [NR_MAC]   (239/7)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.570524 [NR_MAC]     239.17 Scheduling pucch reception in  239.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.570531 [PHY]   pack_ul_tti_request SFN/Slot:239.17
avril 09 13:40:51 [0m1712662851.570534 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.571740 [PHY]   pack_ul_tti_request SFN/Slot:239.18
avril 09 13:40:51 [0m1712662851.572918 [PHY]   pack_ul_tti_request SFN/Slot:239.19
avril 09 13:40:51 [0m1712662851.580576 [NR_MAC]   (239/17)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.583003 [NR_MAC]     240. 7 Scheduling pucch reception in  240. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.583010 [PHY]   pack_ul_tti_request SFN/Slot:240.7
avril 09 13:40:51 [0m1712662851.583013 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.585115 [NR_MAC]     240. 8 Scheduling pucch reception in  240. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:51 [0m1712662851.585120 [PHY]   pack_ul_tti_request SFN/Slot:240.8
avril 09 13:40:51 [0m1712662851.585121 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:51 [0m1712662851.594017 [NR_MAC]   (240/7)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.596407 [NR_MAC]     240.17 Scheduling pucch reception in  240.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.596414 [PHY]   pack_ul_tti_request SFN/Slot:240.17
avril 09 13:40:51 [0m1712662851.596416 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.597598 [PHY]   pack_ul_tti_request SFN/Slot:240.18
avril 09 13:40:51 [0m1712662851.598877 [PHY]   pack_ul_tti_request SFN/Slot:240.19
avril 09 13:40:51 [0m1712662851.599977 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 241/0 
avril 09 13:40:51 [0m1712662851.606410 [NR_MAC]   (240/17)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.609004 [NR_MAC]   pucch_acknack  241. 7 Scheduling pucch reception in  241. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.609011 [PHY]   pack_ul_tti_request SFN/Slot:241.7
avril 09 13:40:51 [0m1712662851.609013 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.619788 [NR_MAC]   (241/7)uci_01->pduBitmap:3
avril 09 13:40:51 [0m1712662851.622257 [NR_MAC]     241.17 Scheduling pucch reception in  241.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.622266 [PHY]   pack_ul_tti_request SFN/Slot:241.17
avril 09 13:40:51 [0m1712662851.622269 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.623450 [PHY]   pack_ul_tti_request SFN/Slot:241.18
avril 09 13:40:51 [0m1712662851.624727 [PHY]   pack_ul_tti_request SFN/Slot:241.19
avril 09 13:40:51 [0m1712662851.632276 [NR_MAC]   (241/17)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.634949 [NR_MAC]     242. 7 Scheduling pucch reception in  242. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.634956 [PHY]   pack_ul_tti_request SFN/Slot:242.7
avril 09 13:40:51 [0m1712662851.634959 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.645730 [NR_MAC]   (242/7)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.648150 [NR_MAC]     242.17 Scheduling pucch reception in  242.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.648157 [PHY]   pack_ul_tti_request SFN/Slot:242.17
avril 09 13:40:51 [0m1712662851.648158 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.649266 [PHY]   pack_ul_tti_request SFN/Slot:242.18
avril 09 13:40:51 [0m1712662851.650488 [PHY]   pack_ul_tti_request SFN/Slot:242.19
avril 09 13:40:51 [0m1712662851.658050 [NR_MAC]   (242/17)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.660405 [NR_MAC]     243. 7 Scheduling pucch reception in  243. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.660431 [PHY]   pack_ul_tti_request SFN/Slot:243.7
avril 09 13:40:51 [0m1712662851.660432 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.671395 [NR_MAC]   (243/7)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.673900 [NR_MAC]     243.17 Scheduling pucch reception in  243.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.673913 [PHY]   pack_ul_tti_request SFN/Slot:243.17
avril 09 13:40:51 [0m1712662851.673916 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.674918 [PHY]   pack_ul_tti_request SFN/Slot:243.18
avril 09 13:40:51 [0m1712662851.676074 [PHY]   pack_ul_tti_request SFN/Slot:243.19
avril 09 13:40:51 [0m1712662851.683518 [NR_MAC]   (243/17)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.685898 [NR_MAC]     244. 7 Scheduling pucch reception in  244. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.685907 [PHY]   pack_ul_tti_request SFN/Slot:244.7
avril 09 13:40:51 [0m1712662851.685909 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.696807 [NR_MAC]   (244/7)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.699114 [NR_MAC]     244.17 Scheduling pucch reception in  244.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.699120 [PHY]   pack_ul_tti_request SFN/Slot:244.17
avril 09 13:40:51 [0m1712662851.699122 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.700304 [PHY]   pack_ul_tti_request SFN/Slot:244.18
avril 09 13:40:51 [0m1712662851.701647 [PHY]   pack_ul_tti_request SFN/Slot:244.19
avril 09 13:40:51 [0m1712662851.709264 [NR_MAC]   (244/17)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.711847 [NR_MAC]     245. 7 Scheduling pucch reception in  245. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.711853 [PHY]   pack_ul_tti_request SFN/Slot:245.7
avril 09 13:40:51 [0m1712662851.711855 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.722664 [NR_MAC]   (245/7)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.725104 [NR_MAC]     245.17 Scheduling pucch reception in  245.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.725112 [PHY]   pack_ul_tti_request SFN/Slot:245.17
avril 09 13:40:51 [0m1712662851.725115 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.726181 [PHY]   pack_ul_tti_request SFN/Slot:245.18
avril 09 13:40:51 [0m1712662851.727466 [PHY]   pack_ul_tti_request SFN/Slot:245.19
avril 09 13:40:51 [0m1712662851.735269 [NR_MAC]   (245/17)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.737967 [NR_MAC]     246. 7 Scheduling pucch reception in  246. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.737976 [PHY]   pack_ul_tti_request SFN/Slot:246.7
avril 09 13:40:51 [0m1712662851.737978 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.749044 [NR_MAC]   (246/7)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.751679 [NR_MAC]     246.17 Scheduling pucch reception in  246.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.751725 [PHY]   pack_ul_tti_request SFN/Slot:246.17
avril 09 13:40:51 [0m1712662851.751726 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.752890 [PHY]   pack_ul_tti_request SFN/Slot:246.18
avril 09 13:40:51 [0m1712662851.754066 [PHY]   pack_ul_tti_request SFN/Slot:246.19
avril 09 13:40:51 [0m1712662851.761897 [NR_MAC]   (246/17)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.764200 [NR_MAC]     247. 7 Scheduling pucch reception in  247. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.764205 [PHY]   pack_ul_tti_request SFN/Slot:247.7
avril 09 13:40:51 [0m1712662851.764207 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.775500 [NR_MAC]   (247/7)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.777931 [NR_MAC]     247.17 Scheduling pucch reception in  247.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.777938 [PHY]   pack_ul_tti_request SFN/Slot:247.17
avril 09 13:40:51 [0m1712662851.777940 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.778970 [PHY]   pack_ul_tti_request SFN/Slot:247.18
avril 09 13:40:51 [0m1712662851.780141 [PHY]   pack_ul_tti_request SFN/Slot:247.19
avril 09 13:40:51 [0m1712662851.787871 [NR_MAC]   (247/17)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.790274 [NR_MAC]     248. 7 Scheduling pucch reception in  248. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.790296 [PHY]   pack_ul_tti_request SFN/Slot:248.7
avril 09 13:40:51 [0m1712662851.790298 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.792390 [NR_MAC]     248. 8 Scheduling pucch reception in  248. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:51 [0m1712662851.792413 [PHY]   pack_ul_tti_request SFN/Slot:248.8
avril 09 13:40:51 [0m1712662851.792421 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:51 [0m1712662851.801151 [NR_MAC]   (248/7)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.803688 [NR_MAC]     248.17 Scheduling pucch reception in  248.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.803715 [PHY]   pack_ul_tti_request SFN/Slot:248.17
avril 09 13:40:51 [0m1712662851.803725 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.804940 [PHY]   pack_ul_tti_request SFN/Slot:248.18
avril 09 13:40:51 [0m1712662851.806099 [PHY]   pack_ul_tti_request SFN/Slot:248.19
avril 09 13:40:51 [0m1712662851.814048 [NR_MAC]   (248/17)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.816467 [NR_MAC]     249. 7 Scheduling pucch reception in  249. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.816482 [PHY]   pack_ul_tti_request SFN/Slot:249.7
avril 09 13:40:51 [0m1712662851.816484 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.827320 [NR_MAC]   (249/7)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.829567 [NR_MAC]     249.17 Scheduling pucch reception in  249.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.829577 [PHY]   pack_ul_tti_request SFN/Slot:249.17
avril 09 13:40:51 [0m1712662851.829580 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.830652 [PHY]   pack_ul_tti_request SFN/Slot:249.18
avril 09 13:40:51 [0m1712662851.831866 [PHY]   pack_ul_tti_request SFN/Slot:249.19
avril 09 13:40:51 [0m1712662851.839146 [NR_MAC]   (249/17)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.841689 [NR_MAC]     250. 7 Scheduling pucch reception in  250. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.841699 [PHY]   pack_ul_tti_request SFN/Slot:250.7
avril 09 13:40:51 [0m1712662851.841702 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.852902 [NR_MAC]   (250/7)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.855130 [NR_MAC]     250.17 Scheduling pucch reception in  250.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.855140 [PHY]   pack_ul_tti_request SFN/Slot:250.17
avril 09 13:40:51 [0m1712662851.855143 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.856523 [PHY]   pack_ul_tti_request SFN/Slot:250.18
avril 09 13:40:51 [0m1712662851.857707 [PHY]   pack_ul_tti_request SFN/Slot:250.19
avril 09 13:40:51 [0m1712662851.858918 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 251/0 
avril 09 13:40:51 [0m1712662851.865452 [NR_MAC]   (250/17)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.867906 [NR_MAC]   pucch_acknack  251. 7 Scheduling pucch reception in  251. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.867915 [PHY]   pack_ul_tti_request SFN/Slot:251.7
avril 09 13:40:51 [0m1712662851.867918 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.879660 [NR_MAC]   (251/7)uci_01->pduBitmap:3
avril 09 13:40:51 [0m1712662851.881945 [NR_MAC]     251.17 Scheduling pucch reception in  251.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.881953 [PHY]   pack_ul_tti_request SFN/Slot:251.17
avril 09 13:40:51 [0m1712662851.881955 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.883074 [PHY]   pack_ul_tti_request SFN/Slot:251.18
avril 09 13:40:51 [0m1712662851.884321 [PHY]   pack_ul_tti_request SFN/Slot:251.19
avril 09 13:40:51 [0m1712662851.892330 [NR_MAC]   (251/17)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.894934 [NR_MAC]     252. 7 Scheduling pucch reception in  252. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.894941 [PHY]   pack_ul_tti_request SFN/Slot:252.7
avril 09 13:40:51 [0m1712662851.894944 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.906130 [NR_MAC]   (252/7)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.908626 [NR_MAC]     252.17 Scheduling pucch reception in  252.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.908674 [PHY]   pack_ul_tti_request SFN/Slot:252.17
avril 09 13:40:51 [0m1712662851.908689 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.909933 [PHY]   pack_ul_tti_request SFN/Slot:252.18
avril 09 13:40:51 [0m1712662851.911090 [PHY]   pack_ul_tti_request SFN/Slot:252.19
avril 09 13:40:51 [0m1712662851.918918 [NR_MAC]   (252/17)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.921105 [NR_MAC]     253. 7 Scheduling pucch reception in  253. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.921116 [PHY]   pack_ul_tti_request SFN/Slot:253.7
avril 09 13:40:51 [0m1712662851.921119 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.932312 [NR_MAC]   (253/7)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.934773 [NR_MAC]     253.17 Scheduling pucch reception in  253.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.934787 [PHY]   pack_ul_tti_request SFN/Slot:253.17
avril 09 13:40:51 [0m1712662851.934790 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.935972 [PHY]   pack_ul_tti_request SFN/Slot:253.18
avril 09 13:40:51 [0m1712662851.937204 [PHY]   pack_ul_tti_request SFN/Slot:253.19
avril 09 13:40:51 [0m1712662851.945010 [NR_MAC]   (253/17)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.947518 [NR_MAC]     254. 7 Scheduling pucch reception in  254. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.947529 [PHY]   pack_ul_tti_request SFN/Slot:254.7
avril 09 13:40:51 [0m1712662851.947532 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.958869 [NR_MAC]   (254/7)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.961099 [NR_MAC]     254.17 Scheduling pucch reception in  254.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.961110 [PHY]   pack_ul_tti_request SFN/Slot:254.17
avril 09 13:40:51 [0m1712662851.961112 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.962294 [PHY]   pack_ul_tti_request SFN/Slot:254.18
avril 09 13:40:51 [0m1712662851.963544 [PHY]   pack_ul_tti_request SFN/Slot:254.19
avril 09 13:40:51 [0m1712662851.971115 [NR_MAC]   (254/17)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.973638 [NR_MAC]     255. 7 Scheduling pucch reception in  255. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.973650 [PHY]   pack_ul_tti_request SFN/Slot:255.7
avril 09 13:40:51 [0m1712662851.973654 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.984283 [NR_MAC]   (255/7)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.986615 [NR_MAC]     255.17 Scheduling pucch reception in  255.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.986628 [PHY]   pack_ul_tti_request SFN/Slot:255.17
avril 09 13:40:51 [0m1712662851.986631 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662851.987729 [PHY]   pack_ul_tti_request SFN/Slot:255.18
avril 09 13:40:51 [0m1712662851.988923 [PHY]   pack_ul_tti_request SFN/Slot:255.19
avril 09 13:40:51 [0m1712662851.990116 [NR_MAC]   Frame.Slot 256.0
avril 09 13:40:51 UE RNTI fabe CU-UE-ID 1 in-sync PH 0 dB PCMAX 0 dBm, average RSRP -44 (16 meas)
avril 09 13:40:51 UE fabe: dlsch_rounds 337/1/0/0, dlsch_errors 0, pucch0_DTX 0, BLER 0.00000 MCS (0) 9
avril 09 13:40:51 UE fabe: ulsch_rounds 6460/0/0/0, ulsch_errors 0, ulsch_DTX 0, BLER 0.00000 MCS (0) 9
avril 09 13:40:51 UE fabe: MAC:    TX          40818 RX         543968 bytes
avril 09 13:40:51 UE fabe: LCID 1: TX            966 RX            282 bytes
avril 09 13:40:51 UE fabe: LCID 2: TX              0 RX              0 bytes
avril 09 13:40:51 UE fabe: LCID 4: TX           5034 RX           5258 bytes
avril 09 13:40:51 
avril 09 13:40:51 [0m1712662851.996621 [NR_MAC]   (255/17)uci_01->pduBitmap:1
avril 09 13:40:51 [0m1712662851.999081 [NR_MAC]     256. 7 Scheduling pucch reception in  256. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:51 [0m1712662851.999092 [PHY]   pack_ul_tti_request SFN/Slot:256.7
avril 09 13:40:51 [0m1712662851.999095 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:51 [0m1712662852.001149 [NR_MAC]     256. 8 Scheduling pucch reception in  256. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:51 [0m1712662852.001159 [PHY]   pack_ul_tti_request SFN/Slot:256.8
avril 09 13:40:51 [0m1712662852.001161 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:52 [0m1712662852.010667 [NR_MAC]   (256/7)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.013086 [NR_MAC]     256.17 Scheduling pucch reception in  256.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.013095 [PHY]   pack_ul_tti_request SFN/Slot:256.17
avril 09 13:40:52 [0m1712662852.013098 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.014226 [PHY]   pack_ul_tti_request SFN/Slot:256.18
avril 09 13:40:52 [0m1712662852.015469 [PHY]   pack_ul_tti_request SFN/Slot:256.19
avril 09 13:40:52 [0m1712662852.023298 [NR_MAC]   (256/17)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.025802 [NR_MAC]     257. 7 Scheduling pucch reception in  257. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.025811 [PHY]   pack_ul_tti_request SFN/Slot:257.7
avril 09 13:40:52 [0m1712662852.025814 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.037264 [NR_MAC]   (257/7)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.039479 [NR_MAC]     257.17 Scheduling pucch reception in  257.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.039485 [PHY]   pack_ul_tti_request SFN/Slot:257.17
avril 09 13:40:52 [0m1712662852.039487 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.040671 [PHY]   pack_ul_tti_request SFN/Slot:257.18
avril 09 13:40:52 [0m1712662852.041953 [PHY]   pack_ul_tti_request SFN/Slot:257.19
avril 09 13:40:52 [0m1712662852.049505 [NR_MAC]   (257/17)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.051962 [NR_MAC]     258. 7 Scheduling pucch reception in  258. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.051973 [PHY]   pack_ul_tti_request SFN/Slot:258.7
avril 09 13:40:52 [0m1712662852.051976 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.062946 [NR_MAC]   (258/7)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.065330 [NR_MAC]     258.17 Scheduling pucch reception in  258.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.065337 [PHY]   pack_ul_tti_request SFN/Slot:258.17
avril 09 13:40:52 [0m1712662852.065339 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.066533 [PHY]   pack_ul_tti_request SFN/Slot:258.18
avril 09 13:40:52 [0m1712662852.067816 [PHY]   pack_ul_tti_request SFN/Slot:258.19
avril 09 13:40:52 [0m1712662852.075897 [NR_MAC]   (258/17)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.078283 [NR_MAC]     259. 7 Scheduling pucch reception in  259. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.078290 [PHY]   pack_ul_tti_request SFN/Slot:259.7
avril 09 13:40:52 [0m1712662852.078293 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.089554 [NR_MAC]   (259/7)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.091914 [NR_MAC]     259.17 Scheduling pucch reception in  259.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.091921 [PHY]   pack_ul_tti_request SFN/Slot:259.17
avril 09 13:40:52 [0m1712662852.091924 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.093051 [PHY]   pack_ul_tti_request SFN/Slot:259.18
avril 09 13:40:52 [0m1712662852.094156 [PHY]   pack_ul_tti_request SFN/Slot:259.19
avril 09 13:40:52 [0m1712662852.101863 [NR_MAC]   (259/17)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.104319 [NR_MAC]     260. 7 Scheduling pucch reception in  260. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.104341 [PHY]   pack_ul_tti_request SFN/Slot:260.7
avril 09 13:40:52 [0m1712662852.104344 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.115404 [NR_MAC]   (260/7)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.118079 [NR_MAC]     260.17 Scheduling pucch reception in  260.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.118085 [PHY]   pack_ul_tti_request SFN/Slot:260.17
avril 09 13:40:52 [0m1712662852.118087 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.119284 [PHY]   pack_ul_tti_request SFN/Slot:260.18
avril 09 13:40:52 [0m1712662852.120622 [PHY]   pack_ul_tti_request SFN/Slot:260.19
avril 09 13:40:52 [0m1712662852.121965 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 261/0 
avril 09 13:40:52 [0m1712662852.128843 [NR_MAC]   (260/17)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.131165 [NR_MAC]   pucch_acknack  261. 7 Scheduling pucch reception in  261. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.131172 [PHY]   pack_ul_tti_request SFN/Slot:261.7
avril 09 13:40:52 [0m1712662852.131174 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.142662 [NR_MAC]   (261/7)uci_01->pduBitmap:3
avril 09 13:40:52 [0m1712662852.145054 [NR_MAC]     261.17 Scheduling pucch reception in  261.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.145066 [PHY]   pack_ul_tti_request SFN/Slot:261.17
avril 09 13:40:52 [0m1712662852.145069 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.146271 [PHY]   pack_ul_tti_request SFN/Slot:261.18
avril 09 13:40:52 [0m1712662852.147599 [PHY]   pack_ul_tti_request SFN/Slot:261.19
avril 09 13:40:52 [0m1712662852.155514 [NR_MAC]   (261/17)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.158029 [NR_MAC]     262. 7 Scheduling pucch reception in  262. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.158036 [PHY]   pack_ul_tti_request SFN/Slot:262.7
avril 09 13:40:52 [0m1712662852.158039 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.169466 [NR_MAC]   (262/7)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.171910 [NR_MAC]     262.17 Scheduling pucch reception in  262.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.171915 [PHY]   pack_ul_tti_request SFN/Slot:262.17
avril 09 13:40:52 [0m1712662852.171916 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.173066 [PHY]   pack_ul_tti_request SFN/Slot:262.18
avril 09 13:40:52 [0m1712662852.174268 [PHY]   pack_ul_tti_request SFN/Slot:262.19
avril 09 13:40:52 [0m1712662852.182211 [NR_MAC]   (262/17)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.184919 [NR_MAC]     263. 7 Scheduling pucch reception in  263. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.184931 [PHY]   pack_ul_tti_request SFN/Slot:263.7
avril 09 13:40:52 [0m1712662852.184933 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.196223 [NR_MAC]   (263/7)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.198898 [NR_MAC]     263.17 Scheduling pucch reception in  263.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.198905 [PHY]   pack_ul_tti_request SFN/Slot:263.17
avril 09 13:40:52 [0m1712662852.198907 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.200016 [PHY]   pack_ul_tti_request SFN/Slot:263.18
avril 09 13:40:52 [0m1712662852.201304 [PHY]   pack_ul_tti_request SFN/Slot:263.19
avril 09 13:40:52 [0m1712662852.209259 [NR_MAC]   (263/17)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.211880 [NR_MAC]     264. 7 Scheduling pucch reception in  264. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.211886 [PHY]   pack_ul_tti_request SFN/Slot:264.7
avril 09 13:40:52 [0m1712662852.211889 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.214035 [NR_MAC]     264. 8 Scheduling pucch reception in  264. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:52 [0m1712662852.214042 [PHY]   pack_ul_tti_request SFN/Slot:264.8
avril 09 13:40:52 [0m1712662852.214044 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:52 [0m1712662852.223416 [NR_MAC]   (264/7)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.225861 [NR_MAC]     264.17 Scheduling pucch reception in  264.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.225866 [PHY]   pack_ul_tti_request SFN/Slot:264.17
avril 09 13:40:52 [0m1712662852.225868 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.226997 [PHY]   pack_ul_tti_request SFN/Slot:264.18
avril 09 13:40:52 [0m1712662852.228273 [PHY]   pack_ul_tti_request SFN/Slot:264.19
avril 09 13:40:52 [0m1712662852.236228 [NR_MAC]   (264/17)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.238888 [NR_MAC]     265. 7 Scheduling pucch reception in  265. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.238893 [PHY]   pack_ul_tti_request SFN/Slot:265.7
avril 09 13:40:52 [0m1712662852.238895 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.250099 [NR_MAC]   (265/7)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.252731 [NR_MAC]     265.17 Scheduling pucch reception in  265.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.252740 [PHY]   pack_ul_tti_request SFN/Slot:265.17
avril 09 13:40:52 [0m1712662852.252743 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.253888 [PHY]   pack_ul_tti_request SFN/Slot:265.18
avril 09 13:40:52 [0m1712662852.255033 [PHY]   pack_ul_tti_request SFN/Slot:265.19
avril 09 13:40:52 [0m1712662852.263165 [NR_MAC]   (265/17)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.265721 [NR_MAC]     266. 7 Scheduling pucch reception in  266. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.265726 [PHY]   pack_ul_tti_request SFN/Slot:266.7
avril 09 13:40:52 [0m1712662852.265727 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.277101 [NR_MAC]   (266/7)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.279648 [NR_MAC]     266.17 Scheduling pucch reception in  266.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.279666 [PHY]   pack_ul_tti_request SFN/Slot:266.17
avril 09 13:40:52 [0m1712662852.279669 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.280818 [PHY]   pack_ul_tti_request SFN/Slot:266.18
avril 09 13:40:52 [0m1712662852.281990 [PHY]   pack_ul_tti_request SFN/Slot:266.19
avril 09 13:40:52 [0m1712662852.289965 [NR_MAC]   (266/17)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.292553 [NR_MAC]     267. 7 Scheduling pucch reception in  267. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.292562 [PHY]   pack_ul_tti_request SFN/Slot:267.7
avril 09 13:40:52 [0m1712662852.292565 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.303866 [NR_MAC]   (267/7)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.306336 [NR_MAC]     267.17 Scheduling pucch reception in  267.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.306351 [PHY]   pack_ul_tti_request SFN/Slot:267.17
avril 09 13:40:52 [0m1712662852.306354 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.307632 [PHY]   pack_ul_tti_request SFN/Slot:267.18
avril 09 13:40:52 [0m1712662852.308824 [PHY]   pack_ul_tti_request SFN/Slot:267.19
avril 09 13:40:52 [0m1712662852.316877 [NR_MAC]   (267/17)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.319412 [NR_MAC]     268. 7 Scheduling pucch reception in  268. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.319420 [PHY]   pack_ul_tti_request SFN/Slot:268.7
avril 09 13:40:52 [0m1712662852.319424 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.330409 [NR_MAC]   (268/7)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.332954 [NR_MAC]     268.17 Scheduling pucch reception in  268.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.332961 [PHY]   pack_ul_tti_request SFN/Slot:268.17
avril 09 13:40:52 [0m1712662852.332965 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.334054 [PHY]   pack_ul_tti_request SFN/Slot:268.18
avril 09 13:40:52 [0m1712662852.335176 [PHY]   pack_ul_tti_request SFN/Slot:268.19
avril 09 13:40:52 [0m1712662852.343117 [NR_MAC]   (268/17)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.345722 [NR_MAC]     269. 7 Scheduling pucch reception in  269. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.345728 [PHY]   pack_ul_tti_request SFN/Slot:269.7
avril 09 13:40:52 [0m1712662852.345731 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.356592 [NR_MAC]   (269/7)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.359021 [NR_MAC]     269.17 Scheduling pucch reception in  269.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.359057 [PHY]   pack_ul_tti_request SFN/Slot:269.17
avril 09 13:40:52 [0m1712662852.359059 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.360266 [PHY]   pack_ul_tti_request SFN/Slot:269.18
avril 09 13:40:52 [0m1712662852.361521 [PHY]   pack_ul_tti_request SFN/Slot:269.19
avril 09 13:40:52 [0m1712662852.369195 [NR_MAC]   (269/17)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.370700 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 270/6 
avril 09 13:40:52 [0m1712662852.371797 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 270/7 
avril 09 13:40:52 [0m1712662852.371802 [NR_MAC]     270. 7 Scheduling pucch reception in  270. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.371814 [PHY]   pack_ul_tti_request SFN/Slot:270.7
avril 09 13:40:52 [0m1712662852.371818 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.383064 [NR_MAC]   (270/7)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.385696 [NR_MAC]   pucch_acknack  270.17 Scheduling pucch reception in  270.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.385735 [PHY]   pack_ul_tti_request SFN/Slot:270.17
avril 09 13:40:52 [0m1712662852.385755 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.386937 [PHY]   pack_ul_tti_request SFN/Slot:270.18
avril 09 13:40:52 [0m1712662852.388104 [PHY]   pack_ul_tti_request SFN/Slot:270.19
avril 09 13:40:52 [0m1712662852.389432 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 271/0 
avril 09 13:40:52 [0m1712662852.396103 [NR_MAC]   (270/17)uci_01->pduBitmap:3
avril 09 13:40:52 [0m1712662852.398849 [NR_MAC]   pucch_acknack  271. 7 Scheduling pucch reception in  271. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.398907 [PHY]   pack_ul_tti_request SFN/Slot:271.7
avril 09 13:40:52 [0m1712662852.398928 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.409889 [NR_MAC]   (271/7)uci_01->pduBitmap:3
avril 09 13:40:52 [0m1712662852.412414 [NR_MAC]     271.17 Scheduling pucch reception in  271.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.412423 [PHY]   pack_ul_tti_request SFN/Slot:271.17
avril 09 13:40:52 [0m1712662852.412426 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.413607 [PHY]   pack_ul_tti_request SFN/Slot:271.18
avril 09 13:40:52 [0m1712662852.414841 [PHY]   pack_ul_tti_request SFN/Slot:271.19
avril 09 13:40:52 [0m1712662852.422462 [NR_MAC]   (271/17)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.424909 [NR_MAC]     272. 7 Scheduling pucch reception in  272. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.424916 [PHY]   pack_ul_tti_request SFN/Slot:272.7
avril 09 13:40:52 [0m1712662852.424924 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.427103 [NR_MAC]     272. 8 Scheduling pucch reception in  272. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:52 [0m1712662852.427109 [PHY]   pack_ul_tti_request SFN/Slot:272.8
avril 09 13:40:52 [0m1712662852.427110 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:52 [0m1712662852.436398 [NR_MAC]   (272/7)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.438913 [NR_MAC]     272.17 Scheduling pucch reception in  272.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.438918 [PHY]   pack_ul_tti_request SFN/Slot:272.17
avril 09 13:40:52 [0m1712662852.438920 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.439994 [PHY]   pack_ul_tti_request SFN/Slot:272.18
avril 09 13:40:52 [0m1712662852.441202 [PHY]   pack_ul_tti_request SFN/Slot:272.19
avril 09 13:40:52 [0m1712662852.448987 [NR_MAC]   (272/17)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.451430 [NR_MAC]     273. 7 Scheduling pucch reception in  273. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.451451 [PHY]   pack_ul_tti_request SFN/Slot:273.7
avril 09 13:40:52 [0m1712662852.451453 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.462819 [NR_MAC]   (273/7)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.465148 [NR_MAC]     273.17 Scheduling pucch reception in  273.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.465156 [PHY]   pack_ul_tti_request SFN/Slot:273.17
avril 09 13:40:52 [0m1712662852.465158 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.466308 [PHY]   pack_ul_tti_request SFN/Slot:273.18
avril 09 13:40:52 [0m1712662852.467595 [PHY]   pack_ul_tti_request SFN/Slot:273.19
avril 09 13:40:52 [0m1712662852.475560 [NR_MAC]   (273/17)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.478098 [NR_MAC]     274. 7 Scheduling pucch reception in  274. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.478108 [PHY]   pack_ul_tti_request SFN/Slot:274.7
avril 09 13:40:52 [0m1712662852.478112 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.489209 [NR_MAC]   (274/7)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.491733 [NR_MAC]     274.17 Scheduling pucch reception in  274.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.491743 [PHY]   pack_ul_tti_request SFN/Slot:274.17
avril 09 13:40:52 [0m1712662852.491746 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.492899 [PHY]   pack_ul_tti_request SFN/Slot:274.18
avril 09 13:40:52 [0m1712662852.494072 [PHY]   pack_ul_tti_request SFN/Slot:274.19
avril 09 13:40:52 [0m1712662852.501784 [NR_MAC]   (274/17)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.504131 [NR_MAC]     275. 7 Scheduling pucch reception in  275. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.504140 [PHY]   pack_ul_tti_request SFN/Slot:275.7
avril 09 13:40:52 [0m1712662852.504144 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.515438 [NR_MAC]   (275/7)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.517920 [NR_MAC]     275.17 Scheduling pucch reception in  275.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.517928 [PHY]   pack_ul_tti_request SFN/Slot:275.17
avril 09 13:40:52 [0m1712662852.517931 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.519020 [PHY]   pack_ul_tti_request SFN/Slot:275.18
avril 09 13:40:52 [0m1712662852.520183 [PHY]   pack_ul_tti_request SFN/Slot:275.19
avril 09 13:40:52 [0m1712662852.528100 [NR_MAC]   (275/17)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.530700 [NR_MAC]     276. 7 Scheduling pucch reception in  276. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.530707 [PHY]   pack_ul_tti_request SFN/Slot:276.7
avril 09 13:40:52 [0m1712662852.530709 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.542021 [NR_MAC]   (276/7)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.544551 [NR_MAC]     276.17 Scheduling pucch reception in  276.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.544558 [PHY]   pack_ul_tti_request SFN/Slot:276.17
avril 09 13:40:52 [0m1712662852.544560 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.545753 [PHY]   pack_ul_tti_request SFN/Slot:276.18
avril 09 13:40:52 [0m1712662852.546914 [PHY]   pack_ul_tti_request SFN/Slot:276.19
avril 09 13:40:52 [0m1712662852.554867 [NR_MAC]   (276/17)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.557236 [NR_MAC]     277. 7 Scheduling pucch reception in  277. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.557242 [PHY]   pack_ul_tti_request SFN/Slot:277.7
avril 09 13:40:52 [0m1712662852.557244 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.568734 [NR_MAC]   (277/7)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.570942 [NR_MAC]     277.17 Scheduling pucch reception in  277.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.570948 [PHY]   pack_ul_tti_request SFN/Slot:277.17
avril 09 13:40:52 [0m1712662852.570949 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.572057 [PHY]   pack_ul_tti_request SFN/Slot:277.18
avril 09 13:40:52 [0m1712662852.573348 [PHY]   pack_ul_tti_request SFN/Slot:277.19
avril 09 13:40:52 [0m1712662852.581228 [NR_MAC]   (277/17)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.583866 [NR_MAC]     278. 7 Scheduling pucch reception in  278. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.583871 [PHY]   pack_ul_tti_request SFN/Slot:278.7
avril 09 13:40:52 [0m1712662852.583873 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.595032 [NR_MAC]   (278/7)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.597513 [NR_MAC]     278.17 Scheduling pucch reception in  278.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.597543 [PHY]   pack_ul_tti_request SFN/Slot:278.17
avril 09 13:40:52 [0m1712662852.597549 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.598744 [PHY]   pack_ul_tti_request SFN/Slot:278.18
avril 09 13:40:52 [0m1712662852.599896 [PHY]   pack_ul_tti_request SFN/Slot:278.19
avril 09 13:40:52 [0m1712662852.607872 [NR_MAC]   (278/17)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.610356 [NR_MAC]     279. 7 Scheduling pucch reception in  279. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.610362 [PHY]   pack_ul_tti_request SFN/Slot:279.7
avril 09 13:40:52 [0m1712662852.610364 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.621486 [NR_MAC]   (279/7)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.623878 [NR_MAC]     279.17 Scheduling pucch reception in  279.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.623896 [PHY]   pack_ul_tti_request SFN/Slot:279.17
avril 09 13:40:52 [0m1712662852.623899 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.625031 [PHY]   pack_ul_tti_request SFN/Slot:279.18
avril 09 13:40:52 [0m1712662852.626217 [PHY]   pack_ul_tti_request SFN/Slot:279.19
avril 09 13:40:52 [0m1712662852.633945 [NR_MAC]   (279/17)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.636473 [NR_MAC]     280. 7 Scheduling pucch reception in  280. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.636481 [PHY]   pack_ul_tti_request SFN/Slot:280.7
avril 09 13:40:52 [0m1712662852.636484 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.638819 [NR_MAC]     280. 8 Scheduling pucch reception in  280. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:52 [0m1712662852.638824 [PHY]   pack_ul_tti_request SFN/Slot:280.8
avril 09 13:40:52 [0m1712662852.638826 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:52 [0m1712662852.647877 [NR_MAC]   (280/7)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.650255 [NR_MAC]     280.17 Scheduling pucch reception in  280.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.650261 [PHY]   pack_ul_tti_request SFN/Slot:280.17
avril 09 13:40:52 [0m1712662852.650263 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.651425 [PHY]   pack_ul_tti_request SFN/Slot:280.18
avril 09 13:40:52 [0m1712662852.652613 [PHY]   pack_ul_tti_request SFN/Slot:280.19
avril 09 13:40:52 [0m1712662852.653841 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 281/0 
avril 09 13:40:52 [0m1712662852.660257 [NR_MAC]   (280/17)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.662830 [NR_MAC]   pucch_acknack  281. 7 Scheduling pucch reception in  281. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.662839 [PHY]   pack_ul_tti_request SFN/Slot:281.7
avril 09 13:40:52 [0m1712662852.662842 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.674103 [NR_MAC]   (281/7)uci_01->pduBitmap:3
avril 09 13:40:52 [0m1712662852.676761 [NR_MAC]     281.17 Scheduling pucch reception in  281.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.676768 [PHY]   pack_ul_tti_request SFN/Slot:281.17
avril 09 13:40:52 [0m1712662852.676771 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.677904 [PHY]   pack_ul_tti_request SFN/Slot:281.18
avril 09 13:40:52 [0m1712662852.679138 [PHY]   pack_ul_tti_request SFN/Slot:281.19
avril 09 13:40:52 [0m1712662852.687142 [NR_MAC]   (281/17)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.689805 [NR_MAC]     282. 7 Scheduling pucch reception in  282. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.689812 [PHY]   pack_ul_tti_request SFN/Slot:282.7
avril 09 13:40:52 [0m1712662852.689815 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.701082 [NR_MAC]   (282/7)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.703612 [NR_MAC]     282.17 Scheduling pucch reception in  282.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.703621 [PHY]   pack_ul_tti_request SFN/Slot:282.17
avril 09 13:40:52 [0m1712662852.703624 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.704765 [PHY]   pack_ul_tti_request SFN/Slot:282.18
avril 09 13:40:52 [0m1712662852.706007 [PHY]   pack_ul_tti_request SFN/Slot:282.19
avril 09 13:40:52 [0m1712662852.713876 [NR_MAC]   (282/17)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.716213 [NR_MAC]     283. 7 Scheduling pucch reception in  283. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.716221 [PHY]   pack_ul_tti_request SFN/Slot:283.7
avril 09 13:40:52 [0m1712662852.716224 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.727564 [NR_MAC]   (283/7)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.729885 [NR_MAC]     283.17 Scheduling pucch reception in  283.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.729893 [PHY]   pack_ul_tti_request SFN/Slot:283.17
avril 09 13:40:52 [0m1712662852.729896 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.731087 [PHY]   pack_ul_tti_request SFN/Slot:283.18
avril 09 13:40:52 [0m1712662852.732191 [PHY]   pack_ul_tti_request SFN/Slot:283.19
avril 09 13:40:52 [0m1712662852.740123 [NR_MAC]   (283/17)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.742800 [NR_MAC]     284. 7 Scheduling pucch reception in  284. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.742807 [PHY]   pack_ul_tti_request SFN/Slot:284.7
avril 09 13:40:52 [0m1712662852.742810 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.754257 [NR_MAC]   (284/7)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.756822 [NR_MAC]     284.17 Scheduling pucch reception in  284.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.756828 [PHY]   pack_ul_tti_request SFN/Slot:284.17
avril 09 13:40:52 [0m1712662852.756830 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.757966 [PHY]   pack_ul_tti_request SFN/Slot:284.18
avril 09 13:40:52 [0m1712662852.759265 [PHY]   pack_ul_tti_request SFN/Slot:284.19
avril 09 13:40:52 [0m1712662852.767254 [NR_MAC]   (284/17)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.769772 [NR_MAC]     285. 7 Scheduling pucch reception in  285. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.769782 [PHY]   pack_ul_tti_request SFN/Slot:285.7
avril 09 13:40:52 [0m1712662852.769785 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.781068 [NR_MAC]   (285/7)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.783648 [NR_MAC]     285.17 Scheduling pucch reception in  285.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.783654 [PHY]   pack_ul_tti_request SFN/Slot:285.17
avril 09 13:40:52 [0m1712662852.783656 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.784915 [PHY]   pack_ul_tti_request SFN/Slot:285.18
avril 09 13:40:52 [0m1712662852.786110 [PHY]   pack_ul_tti_request SFN/Slot:285.19
avril 09 13:40:52 [0m1712662852.794036 [NR_MAC]   (285/17)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.796662 [NR_MAC]     286. 7 Scheduling pucch reception in  286. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.796671 [PHY]   pack_ul_tti_request SFN/Slot:286.7
avril 09 13:40:52 [0m1712662852.796674 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.807976 [NR_MAC]   (286/7)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.810406 [NR_MAC]     286.17 Scheduling pucch reception in  286.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.810413 [PHY]   pack_ul_tti_request SFN/Slot:286.17
avril 09 13:40:52 [0m1712662852.810415 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.811548 [PHY]   pack_ul_tti_request SFN/Slot:286.18
avril 09 13:40:52 [0m1712662852.812970 [PHY]   pack_ul_tti_request SFN/Slot:286.19
avril 09 13:40:52 [0m1712662852.821023 [NR_MAC]   (286/17)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.823469 [NR_MAC]     287. 7 Scheduling pucch reception in  287. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.823482 [PHY]   pack_ul_tti_request SFN/Slot:287.7
avril 09 13:40:52 [0m1712662852.823485 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.834709 [NR_MAC]   (287/7)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.837000 [NR_MAC]     287.17 Scheduling pucch reception in  287.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.837008 [PHY]   pack_ul_tti_request SFN/Slot:287.17
avril 09 13:40:52 [0m1712662852.837011 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.838113 [PHY]   pack_ul_tti_request SFN/Slot:287.18
avril 09 13:40:52 [0m1712662852.839430 [PHY]   pack_ul_tti_request SFN/Slot:287.19
avril 09 13:40:52 [0m1712662852.846810 [NR_MAC]   (287/17)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.849318 [NR_MAC]     288. 7 Scheduling pucch reception in  288. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.849337 [PHY]   pack_ul_tti_request SFN/Slot:288.7
avril 09 13:40:52 [0m1712662852.849339 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.851638 [NR_MAC]     288. 8 Scheduling pucch reception in  288. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:52 [0m1712662852.851640 [PHY]   pack_ul_tti_request SFN/Slot:288.8
avril 09 13:40:52 [0m1712662852.851642 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:52 [0m1712662852.860673 [NR_MAC]   (288/7)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.863069 [NR_MAC]     288.17 Scheduling pucch reception in  288.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.863074 [PHY]   pack_ul_tti_request SFN/Slot:288.17
avril 09 13:40:52 [0m1712662852.863077 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.864159 [PHY]   pack_ul_tti_request SFN/Slot:288.18
avril 09 13:40:52 [0m1712662852.865505 [PHY]   pack_ul_tti_request SFN/Slot:288.19
avril 09 13:40:52 [0m1712662852.873276 [NR_MAC]   (288/17)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.875873 [NR_MAC]     289. 7 Scheduling pucch reception in  289. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.875879 [PHY]   pack_ul_tti_request SFN/Slot:289.7
avril 09 13:40:52 [0m1712662852.875882 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.886923 [NR_MAC]   (289/7)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.889145 [NR_MAC]     289.17 Scheduling pucch reception in  289.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.889150 [PHY]   pack_ul_tti_request SFN/Slot:289.17
avril 09 13:40:52 [0m1712662852.889151 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.890281 [PHY]   pack_ul_tti_request SFN/Slot:289.18
avril 09 13:40:52 [0m1712662852.891618 [PHY]   pack_ul_tti_request SFN/Slot:289.19
avril 09 13:40:52 [0m1712662852.899804 [NR_MAC]   (289/17)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.902216 [NR_MAC]     290. 7 Scheduling pucch reception in  290. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.902221 [PHY]   pack_ul_tti_request SFN/Slot:290.7
avril 09 13:40:52 [0m1712662852.902223 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.913566 [NR_MAC]   (290/7)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.915960 [NR_MAC]     290.17 Scheduling pucch reception in  290.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.915968 [PHY]   pack_ul_tti_request SFN/Slot:290.17
avril 09 13:40:52 [0m1712662852.915970 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.917019 [PHY]   pack_ul_tti_request SFN/Slot:290.18
avril 09 13:40:52 [0m1712662852.918329 [PHY]   pack_ul_tti_request SFN/Slot:290.19
avril 09 13:40:52 [0m1712662852.919474 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 291/0 
avril 09 13:40:52 [0m1712662852.926201 [NR_MAC]   (290/17)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.928833 [NR_MAC]   pucch_acknack  291. 7 Scheduling pucch reception in  291. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.928843 [PHY]   pack_ul_tti_request SFN/Slot:291.7
avril 09 13:40:52 [0m1712662852.928847 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.940219 [NR_MAC]   (291/7)uci_01->pduBitmap:3
avril 09 13:40:52 [0m1712662852.942906 [NR_MAC]     291.17 Scheduling pucch reception in  291.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.942915 [PHY]   pack_ul_tti_request SFN/Slot:291.17
avril 09 13:40:52 [0m1712662852.942917 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.944027 [PHY]   pack_ul_tti_request SFN/Slot:291.18
avril 09 13:40:52 [0m1712662852.945353 [PHY]   pack_ul_tti_request SFN/Slot:291.19
avril 09 13:40:52 [0m1712662852.953139 [NR_MAC]   (291/17)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.955907 [NR_MAC]     292. 7 Scheduling pucch reception in  292. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.955915 [PHY]   pack_ul_tti_request SFN/Slot:292.7
avril 09 13:40:52 [0m1712662852.955919 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.967278 [NR_MAC]   (292/7)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.969832 [NR_MAC]     292.17 Scheduling pucch reception in  292.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.969863 [PHY]   pack_ul_tti_request SFN/Slot:292.17
avril 09 13:40:52 [0m1712662852.969865 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.971023 [PHY]   pack_ul_tti_request SFN/Slot:292.18
avril 09 13:40:52 [0m1712662852.972093 [PHY]   pack_ul_tti_request SFN/Slot:292.19
avril 09 13:40:52 [0m1712662852.980084 [NR_MAC]   (292/17)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.982773 [NR_MAC]     293. 7 Scheduling pucch reception in  293. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.982780 [PHY]   pack_ul_tti_request SFN/Slot:293.7
avril 09 13:40:52 [0m1712662852.982782 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.993850 [NR_MAC]   (293/7)uci_01->pduBitmap:1
avril 09 13:40:52 [0m1712662852.996338 [NR_MAC]     293.17 Scheduling pucch reception in  293.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:52 [0m1712662852.996350 [PHY]   pack_ul_tti_request SFN/Slot:293.17
avril 09 13:40:52 [0m1712662852.996353 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:52 [0m1712662852.997587 [PHY]   pack_ul_tti_request SFN/Slot:293.18
avril 09 13:40:52 [0m1712662852.998773 [PHY]   pack_ul_tti_request SFN/Slot:293.19
avril 09 13:40:53 [0m1712662853.006731 [NR_MAC]   (293/17)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.009161 [NR_MAC]     294. 7 Scheduling pucch reception in  294. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.009167 [PHY]   pack_ul_tti_request SFN/Slot:294.7
avril 09 13:40:53 [0m1712662853.009170 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.020532 [NR_MAC]   (294/7)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.023034 [NR_MAC]     294.17 Scheduling pucch reception in  294.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.023046 [PHY]   pack_ul_tti_request SFN/Slot:294.17
avril 09 13:40:53 [0m1712662853.023048 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.024083 [PHY]   pack_ul_tti_request SFN/Slot:294.18
avril 09 13:40:53 [0m1712662853.025378 [PHY]   pack_ul_tti_request SFN/Slot:294.19
avril 09 13:40:53 [0m1712662853.033066 [NR_MAC]   (294/17)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.035701 [NR_MAC]     295. 7 Scheduling pucch reception in  295. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.035706 [PHY]   pack_ul_tti_request SFN/Slot:295.7
avril 09 13:40:53 [0m1712662853.035708 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.047021 [NR_MAC]   (295/7)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.049258 [NR_MAC]     295.17 Scheduling pucch reception in  295.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.049264 [PHY]   pack_ul_tti_request SFN/Slot:295.17
avril 09 13:40:53 [0m1712662853.049266 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.050434 [PHY]   pack_ul_tti_request SFN/Slot:295.18
avril 09 13:40:53 [0m1712662853.051758 [PHY]   pack_ul_tti_request SFN/Slot:295.19
avril 09 13:40:53 [0m1712662853.059559 [NR_MAC]   (295/17)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.062022 [NR_MAC]     296. 7 Scheduling pucch reception in  296. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.062030 [PHY]   pack_ul_tti_request SFN/Slot:296.7
avril 09 13:40:53 [0m1712662853.062034 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.064065 [NR_MAC]     296. 8 Scheduling pucch reception in  296. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:53 [0m1712662853.064072 [PHY]   pack_ul_tti_request SFN/Slot:296.8
avril 09 13:40:53 [0m1712662853.064073 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:53 [0m1712662853.073345 [NR_MAC]   (296/7)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.075799 [NR_MAC]     296.17 Scheduling pucch reception in  296.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.075810 [PHY]   pack_ul_tti_request SFN/Slot:296.17
avril 09 13:40:53 [0m1712662853.075813 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.076861 [PHY]   pack_ul_tti_request SFN/Slot:296.18
avril 09 13:40:53 [0m1712662853.078086 [PHY]   pack_ul_tti_request SFN/Slot:296.19
avril 09 13:40:53 [0m1712662853.086149 [NR_MAC]   (296/17)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.088596 [NR_MAC]     297. 7 Scheduling pucch reception in  297. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.088605 [PHY]   pack_ul_tti_request SFN/Slot:297.7
avril 09 13:40:53 [0m1712662853.088609 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.099848 [NR_MAC]   (297/7)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.102059 [NR_MAC]     297.17 Scheduling pucch reception in  297.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.102067 [PHY]   pack_ul_tti_request SFN/Slot:297.17
avril 09 13:40:53 [0m1712662853.102070 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.103380 [PHY]   pack_ul_tti_request SFN/Slot:297.18
avril 09 13:40:53 [0m1712662853.104601 [PHY]   pack_ul_tti_request SFN/Slot:297.19
avril 09 13:40:53 [0m1712662853.112575 [NR_MAC]   (297/17)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.115003 [NR_MAC]     298. 7 Scheduling pucch reception in  298. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.115011 [PHY]   pack_ul_tti_request SFN/Slot:298.7
avril 09 13:40:53 [0m1712662853.115014 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.126133 [NR_MAC]   (298/7)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.128466 [NR_MAC]     298.17 Scheduling pucch reception in  298.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.128473 [PHY]   pack_ul_tti_request SFN/Slot:298.17
avril 09 13:40:53 [0m1712662853.128475 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.129627 [PHY]   pack_ul_tti_request SFN/Slot:298.18
avril 09 13:40:53 [0m1712662853.130871 [PHY]   pack_ul_tti_request SFN/Slot:298.19
avril 09 13:40:53 [0m1712662853.138440 [NR_MAC]   (298/17)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.140794 [NR_MAC]     299. 7 Scheduling pucch reception in  299. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.140801 [PHY]   pack_ul_tti_request SFN/Slot:299.7
avril 09 13:40:53 [0m1712662853.140811 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.151942 [NR_MAC]   (299/7)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.154147 [NR_MAC]     299.17 Scheduling pucch reception in  299.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.154154 [PHY]   pack_ul_tti_request SFN/Slot:299.17
avril 09 13:40:53 [0m1712662853.154156 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.155438 [PHY]   pack_ul_tti_request SFN/Slot:299.18
avril 09 13:40:53 [0m1712662853.156651 [PHY]   pack_ul_tti_request SFN/Slot:299.19
avril 09 13:40:53 [0m1712662853.164282 [NR_MAC]   (299/17)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.166817 [NR_MAC]     300. 7 Scheduling pucch reception in  300. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.166823 [PHY]   pack_ul_tti_request SFN/Slot:300.7
avril 09 13:40:53 [0m1712662853.166826 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.178010 [NR_MAC]   (300/7)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.180387 [NR_MAC]     300.17 Scheduling pucch reception in  300.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.180394 [PHY]   pack_ul_tti_request SFN/Slot:300.17
avril 09 13:40:53 [0m1712662853.180396 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.181603 [PHY]   pack_ul_tti_request SFN/Slot:300.18
avril 09 13:40:53 [0m1712662853.182905 [PHY]   pack_ul_tti_request SFN/Slot:300.19
avril 09 13:40:53 [0m1712662853.183914 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 301/0 
avril 09 13:40:53 [0m1712662853.190324 [NR_MAC]   (300/17)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.192819 [NR_MAC]   pucch_acknack  301. 7 Scheduling pucch reception in  301. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.192867 [PHY]   pack_ul_tti_request SFN/Slot:301.7
avril 09 13:40:53 [0m1712662853.192882 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.204354 [NR_MAC]   (301/7)uci_01->pduBitmap:3
avril 09 13:40:53 [0m1712662853.206815 [NR_MAC]     301.17 Scheduling pucch reception in  301.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.206821 [PHY]   pack_ul_tti_request SFN/Slot:301.17
avril 09 13:40:53 [0m1712662853.206823 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.207877 [PHY]   pack_ul_tti_request SFN/Slot:301.18
avril 09 13:40:53 [0m1712662853.209108 [PHY]   pack_ul_tti_request SFN/Slot:301.19
avril 09 13:40:53 [0m1712662853.217074 [NR_MAC]   (301/17)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.219644 [NR_MAC]     302. 7 Scheduling pucch reception in  302. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.219664 [PHY]   pack_ul_tti_request SFN/Slot:302.7
avril 09 13:40:53 [0m1712662853.219666 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.231182 [NR_MAC]   (302/7)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.233649 [NR_MAC]     302.17 Scheduling pucch reception in  302.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.233683 [PHY]   pack_ul_tti_request SFN/Slot:302.17
avril 09 13:40:53 [0m1712662853.233686 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.234885 [PHY]   pack_ul_tti_request SFN/Slot:302.18
avril 09 13:40:53 [0m1712662853.235969 [PHY]   pack_ul_tti_request SFN/Slot:302.19
avril 09 13:40:53 [0m1712662853.244142 [NR_MAC]   (302/17)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.246735 [NR_MAC]     303. 7 Scheduling pucch reception in  303. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.246756 [PHY]   pack_ul_tti_request SFN/Slot:303.7
avril 09 13:40:53 [0m1712662853.246757 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.258142 [NR_MAC]   (303/7)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.260631 [NR_MAC]     303.17 Scheduling pucch reception in  303.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.260638 [PHY]   pack_ul_tti_request SFN/Slot:303.17
avril 09 13:40:53 [0m1712662853.260641 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.261816 [PHY]   pack_ul_tti_request SFN/Slot:303.18
avril 09 13:40:53 [0m1712662853.262938 [PHY]   pack_ul_tti_request SFN/Slot:303.19
avril 09 13:40:53 [0m1712662853.270628 [NR_MAC]   (303/17)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.273042 [NR_MAC]     304. 7 Scheduling pucch reception in  304. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.273047 [PHY]   pack_ul_tti_request SFN/Slot:304.7
avril 09 13:40:53 [0m1712662853.273049 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.275131 [NR_MAC]     304. 8 Scheduling pucch reception in  304. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:53 [0m1712662853.275135 [PHY]   pack_ul_tti_request SFN/Slot:304.8
avril 09 13:40:53 [0m1712662853.275136 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:53 [0m1712662853.284136 [NR_MAC]   (304/7)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.286370 [NR_MAC]     304.17 Scheduling pucch reception in  304.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.286375 [PHY]   pack_ul_tti_request SFN/Slot:304.17
avril 09 13:40:53 [0m1712662853.286377 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.287462 [PHY]   pack_ul_tti_request SFN/Slot:304.18
avril 09 13:40:53 [0m1712662853.288694 [PHY]   pack_ul_tti_request SFN/Slot:304.19
avril 09 13:40:53 [0m1712662853.296282 [NR_MAC]   (304/17)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.298766 [NR_MAC]     305. 7 Scheduling pucch reception in  305. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.298772 [PHY]   pack_ul_tti_request SFN/Slot:305.7
avril 09 13:40:53 [0m1712662853.298774 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.309392 [NR_MAC]   (305/7)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.311815 [NR_MAC]     305.17 Scheduling pucch reception in  305.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.311832 [PHY]   pack_ul_tti_request SFN/Slot:305.17
avril 09 13:40:53 [0m1712662853.311835 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.313024 [PHY]   pack_ul_tti_request SFN/Slot:305.18
avril 09 13:40:53 [0m1712662853.314288 [PHY]   pack_ul_tti_request SFN/Slot:305.19
avril 09 13:40:53 [0m1712662853.322043 [NR_MAC]   (305/17)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.324604 [NR_MAC]     306. 7 Scheduling pucch reception in  306. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.324614 [PHY]   pack_ul_tti_request SFN/Slot:306.7
avril 09 13:40:53 [0m1712662853.324617 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.335836 [NR_MAC]   (306/7)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.338209 [NR_MAC]     306.17 Scheduling pucch reception in  306.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.338219 [PHY]   pack_ul_tti_request SFN/Slot:306.17
avril 09 13:40:53 [0m1712662853.338221 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.339412 [PHY]   pack_ul_tti_request SFN/Slot:306.18
avril 09 13:40:53 [0m1712662853.340623 [PHY]   pack_ul_tti_request SFN/Slot:306.19
avril 09 13:40:53 [0m1712662853.348478 [NR_MAC]   (306/17)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.350851 [NR_MAC]     307. 7 Scheduling pucch reception in  307. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.350905 [PHY]   pack_ul_tti_request SFN/Slot:307.7
avril 09 13:40:53 [0m1712662853.350923 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.362396 [NR_MAC]   (307/7)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.364829 [NR_MAC]     307.17 Scheduling pucch reception in  307.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.364837 [PHY]   pack_ul_tti_request SFN/Slot:307.17
avril 09 13:40:53 [0m1712662853.364840 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.366038 [PHY]   pack_ul_tti_request SFN/Slot:307.18
avril 09 13:40:53 [0m1712662853.367294 [PHY]   pack_ul_tti_request SFN/Slot:307.19
avril 09 13:40:53 [0m1712662853.375182 [NR_MAC]   (307/17)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.376757 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 308/6 
avril 09 13:40:53 [0m1712662853.377781 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 308/7 
avril 09 13:40:53 [0m1712662853.377785 [NR_MAC]     308. 7 Scheduling pucch reception in  308. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.377792 [PHY]   pack_ul_tti_request SFN/Slot:308.7
avril 09 13:40:53 [0m1712662853.377793 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.389101 [NR_MAC]   (308/7)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.391654 [NR_MAC]   pucch_acknack  308.17 Scheduling pucch reception in  308.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.391677 [PHY]   pack_ul_tti_request SFN/Slot:308.17
avril 09 13:40:53 [0m1712662853.391681 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.392815 [PHY]   pack_ul_tti_request SFN/Slot:308.18
avril 09 13:40:53 [0m1712662853.393918 [PHY]   pack_ul_tti_request SFN/Slot:308.19
avril 09 13:40:53 [0m1712662853.401650 [NR_MAC]   (308/17)uci_01->pduBitmap:3
avril 09 13:40:53 [0m1712662853.403944 [NR_MAC]     309. 7 Scheduling pucch reception in  309. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.403952 [PHY]   pack_ul_tti_request SFN/Slot:309.7
avril 09 13:40:53 [0m1712662853.403955 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.415150 [NR_MAC]   (309/7)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.417695 [NR_MAC]     309.17 Scheduling pucch reception in  309.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.417719 [PHY]   pack_ul_tti_request SFN/Slot:309.17
avril 09 13:40:53 [0m1712662853.417722 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.418883 [PHY]   pack_ul_tti_request SFN/Slot:309.18
avril 09 13:40:53 [0m1712662853.419969 [PHY]   pack_ul_tti_request SFN/Slot:309.19
avril 09 13:40:53 [0m1712662853.427807 [NR_MAC]   (309/17)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.430087 [NR_MAC]     310. 7 Scheduling pucch reception in  310. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.430096 [PHY]   pack_ul_tti_request SFN/Slot:310.7
avril 09 13:40:53 [0m1712662853.430099 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.440986 [NR_MAC]   (310/7)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.443377 [NR_MAC]     310.17 Scheduling pucch reception in  310.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.443383 [PHY]   pack_ul_tti_request SFN/Slot:310.17
avril 09 13:40:53 [0m1712662853.443385 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.444528 [PHY]   pack_ul_tti_request SFN/Slot:310.18
avril 09 13:40:53 [0m1712662853.445702 [PHY]   pack_ul_tti_request SFN/Slot:310.19
avril 09 13:40:53 [0m1712662853.446780 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 311/0 
avril 09 13:40:53 [0m1712662853.453248 [NR_MAC]   (310/17)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.455578 [NR_MAC]   pucch_acknack  311. 7 Scheduling pucch reception in  311. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.455620 [PHY]   pack_ul_tti_request SFN/Slot:311.7
avril 09 13:40:53 [0m1712662853.455623 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.466217 [NR_MAC]   (311/7)uci_01->pduBitmap:3
avril 09 13:40:53 [0m1712662853.468729 [NR_MAC]     311.17 Scheduling pucch reception in  311.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.468737 [PHY]   pack_ul_tti_request SFN/Slot:311.17
avril 09 13:40:53 [0m1712662853.468740 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.469855 [PHY]   pack_ul_tti_request SFN/Slot:311.18
avril 09 13:40:53 [0m1712662853.470922 [PHY]   pack_ul_tti_request SFN/Slot:311.19
avril 09 13:40:53 [0m1712662853.478699 [NR_MAC]   (311/17)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.481070 [NR_MAC]     312. 7 Scheduling pucch reception in  312. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.481076 [PHY]   pack_ul_tti_request SFN/Slot:312.7
avril 09 13:40:53 [0m1712662853.481078 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.483125 [NR_MAC]     312. 8 Scheduling pucch reception in  312. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:53 [0m1712662853.483128 [PHY]   pack_ul_tti_request SFN/Slot:312.8
avril 09 13:40:53 [0m1712662853.483129 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:53 [0m1712662853.491848 [NR_MAC]   (312/7)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.494263 [NR_MAC]     312.17 Scheduling pucch reception in  312.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.494269 [PHY]   pack_ul_tti_request SFN/Slot:312.17
avril 09 13:40:53 [0m1712662853.494270 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.495587 [PHY]   pack_ul_tti_request SFN/Slot:312.18
avril 09 13:40:53 [0m1712662853.496780 [PHY]   pack_ul_tti_request SFN/Slot:312.19
avril 09 13:40:53 [0m1712662853.504723 [NR_MAC]   (312/17)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.507037 [NR_MAC]     313. 7 Scheduling pucch reception in  313. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.507046 [PHY]   pack_ul_tti_request SFN/Slot:313.7
avril 09 13:40:53 [0m1712662853.507050 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.518184 [NR_MAC]   (313/7)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.520767 [NR_MAC]     313.17 Scheduling pucch reception in  313.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.520778 [PHY]   pack_ul_tti_request SFN/Slot:313.17
avril 09 13:40:53 [0m1712662853.520780 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.521921 [PHY]   pack_ul_tti_request SFN/Slot:313.18
avril 09 13:40:53 [0m1712662853.523081 [PHY]   pack_ul_tti_request SFN/Slot:313.19
avril 09 13:40:53 [0m1712662853.530820 [NR_MAC]   (313/17)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.533064 [NR_MAC]     314. 7 Scheduling pucch reception in  314. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.533070 [PHY]   pack_ul_tti_request SFN/Slot:314.7
avril 09 13:40:53 [0m1712662853.533072 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.544198 [NR_MAC]   (314/7)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.546880 [NR_MAC]     314.17 Scheduling pucch reception in  314.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.546885 [PHY]   pack_ul_tti_request SFN/Slot:314.17
avril 09 13:40:53 [0m1712662853.546886 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.548028 [PHY]   pack_ul_tti_request SFN/Slot:314.18
avril 09 13:40:53 [0m1712662853.549171 [PHY]   pack_ul_tti_request SFN/Slot:314.19
avril 09 13:40:53 [0m1712662853.556925 [NR_MAC]   (314/17)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.559201 [NR_MAC]     315. 7 Scheduling pucch reception in  315. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.559206 [PHY]   pack_ul_tti_request SFN/Slot:315.7
avril 09 13:40:53 [0m1712662853.559208 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.570229 [NR_MAC]   (315/7)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.572855 [NR_MAC]     315.17 Scheduling pucch reception in  315.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.572863 [PHY]   pack_ul_tti_request SFN/Slot:315.17
avril 09 13:40:53 [0m1712662853.572866 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.573947 [PHY]   pack_ul_tti_request SFN/Slot:315.18
avril 09 13:40:53 [0m1712662853.575166 [PHY]   pack_ul_tti_request SFN/Slot:315.19
avril 09 13:40:53 [0m1712662853.582930 [NR_MAC]   (315/17)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.585134 [NR_MAC]     316. 7 Scheduling pucch reception in  316. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.585141 [PHY]   pack_ul_tti_request SFN/Slot:316.7
avril 09 13:40:53 [0m1712662853.585143 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.596037 [NR_MAC]   (316/7)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.598512 [NR_MAC]     316.17 Scheduling pucch reception in  316.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.598519 [PHY]   pack_ul_tti_request SFN/Slot:316.17
avril 09 13:40:53 [0m1712662853.598522 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.599657 [PHY]   pack_ul_tti_request SFN/Slot:316.18
avril 09 13:40:53 [0m1712662853.600852 [PHY]   pack_ul_tti_request SFN/Slot:316.19
avril 09 13:40:53 [0m1712662853.608228 [NR_MAC]   (316/17)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.610680 [NR_MAC]     317. 7 Scheduling pucch reception in  317. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.610689 [PHY]   pack_ul_tti_request SFN/Slot:317.7
avril 09 13:40:53 [0m1712662853.610691 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.622141 [NR_MAC]   (317/7)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.624656 [NR_MAC]     317.17 Scheduling pucch reception in  317.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.624697 [PHY]   pack_ul_tti_request SFN/Slot:317.17
avril 09 13:40:53 [0m1712662853.624699 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.625839 [PHY]   pack_ul_tti_request SFN/Slot:317.18
avril 09 13:40:53 [0m1712662853.627021 [PHY]   pack_ul_tti_request SFN/Slot:317.19
avril 09 13:40:53 [0m1712662853.634852 [NR_MAC]   (317/17)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.637106 [NR_MAC]     318. 7 Scheduling pucch reception in  318. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.637112 [PHY]   pack_ul_tti_request SFN/Slot:318.7
avril 09 13:40:53 [0m1712662853.637118 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.648120 [NR_MAC]   (318/7)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.650755 [NR_MAC]     318.17 Scheduling pucch reception in  318.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.650761 [PHY]   pack_ul_tti_request SFN/Slot:318.17
avril 09 13:40:53 [0m1712662853.650763 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.651909 [PHY]   pack_ul_tti_request SFN/Slot:318.18
avril 09 13:40:53 [0m1712662853.653103 [PHY]   pack_ul_tti_request SFN/Slot:318.19
avril 09 13:40:53 [0m1712662853.661210 [NR_MAC]   (318/17)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.663712 [NR_MAC]     319. 7 Scheduling pucch reception in  319. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.663718 [PHY]   pack_ul_tti_request SFN/Slot:319.7
avril 09 13:40:53 [0m1712662853.663720 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.675211 [NR_MAC]   (319/7)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.677727 [NR_MAC]     319.17 Scheduling pucch reception in  319.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.677733 [PHY]   pack_ul_tti_request SFN/Slot:319.17
avril 09 13:40:53 [0m1712662853.677734 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.678928 [PHY]   pack_ul_tti_request SFN/Slot:319.18
avril 09 13:40:53 [0m1712662853.680038 [PHY]   pack_ul_tti_request SFN/Slot:319.19
avril 09 13:40:53 [0m1712662853.687947 [NR_MAC]   (319/17)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.690544 [NR_MAC]     320. 7 Scheduling pucch reception in  320. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.690550 [PHY]   pack_ul_tti_request SFN/Slot:320.7
avril 09 13:40:53 [0m1712662853.690552 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.692755 [NR_MAC]     320. 8 Scheduling pucch reception in  320. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:53 [0m1712662853.692761 [PHY]   pack_ul_tti_request SFN/Slot:320.8
avril 09 13:40:53 [0m1712662853.692762 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:53 [0m1712662853.701739 [NR_MAC]   (320/7)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.704031 [NR_MAC]     320.17 Scheduling pucch reception in  320.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.704037 [PHY]   pack_ul_tti_request SFN/Slot:320.17
avril 09 13:40:53 [0m1712662853.704039 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.705286 [PHY]   pack_ul_tti_request SFN/Slot:320.18
avril 09 13:40:53 [0m1712662853.706501 [PHY]   pack_ul_tti_request SFN/Slot:320.19
avril 09 13:40:53 [0m1712662853.707856 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 321/0 
avril 09 13:40:53 [0m1712662853.714253 [NR_MAC]   (320/17)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.716760 [NR_MAC]   pucch_acknack  321. 7 Scheduling pucch reception in  321. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.716780 [PHY]   pack_ul_tti_request SFN/Slot:321.7
avril 09 13:40:53 [0m1712662853.716782 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.727966 [NR_MAC]   (321/7)uci_01->pduBitmap:3
avril 09 13:40:53 [0m1712662853.730475 [NR_MAC]     321.17 Scheduling pucch reception in  321.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.730481 [PHY]   pack_ul_tti_request SFN/Slot:321.17
avril 09 13:40:53 [0m1712662853.730482 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.731645 [PHY]   pack_ul_tti_request SFN/Slot:321.18
avril 09 13:40:53 [0m1712662853.732993 [PHY]   pack_ul_tti_request SFN/Slot:321.19
avril 09 13:40:53 [0m1712662853.741043 [NR_MAC]   (321/17)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.743667 [NR_MAC]     322. 7 Scheduling pucch reception in  322. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.743697 [PHY]   pack_ul_tti_request SFN/Slot:322.7
avril 09 13:40:53 [0m1712662853.743700 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.755196 [NR_MAC]   (322/7)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.757841 [NR_MAC]     322.17 Scheduling pucch reception in  322.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.757869 [PHY]   pack_ul_tti_request SFN/Slot:322.17
avril 09 13:40:53 [0m1712662853.757887 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.758884 [PHY]   pack_ul_tti_request SFN/Slot:322.18
avril 09 13:40:53 [0m1712662853.760089 [PHY]   pack_ul_tti_request SFN/Slot:322.19
avril 09 13:40:53 [0m1712662853.768106 [NR_MAC]   (322/17)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.770691 [NR_MAC]     323. 7 Scheduling pucch reception in  323. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.770697 [PHY]   pack_ul_tti_request SFN/Slot:323.7
avril 09 13:40:53 [0m1712662853.770699 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.781929 [NR_MAC]   (323/7)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.784419 [NR_MAC]     323.17 Scheduling pucch reception in  323.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.784427 [PHY]   pack_ul_tti_request SFN/Slot:323.17
avril 09 13:40:53 [0m1712662853.784429 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.785569 [PHY]   pack_ul_tti_request SFN/Slot:323.18
avril 09 13:40:53 [0m1712662853.786848 [PHY]   pack_ul_tti_request SFN/Slot:323.19
avril 09 13:40:53 [0m1712662853.794543 [NR_MAC]   (323/17)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.797049 [NR_MAC]     324. 7 Scheduling pucch reception in  324. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.797056 [PHY]   pack_ul_tti_request SFN/Slot:324.7
avril 09 13:40:53 [0m1712662853.797059 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.808149 [NR_MAC]   (324/7)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.810762 [NR_MAC]     324.17 Scheduling pucch reception in  324.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.810770 [PHY]   pack_ul_tti_request SFN/Slot:324.17
avril 09 13:40:53 [0m1712662853.810772 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.811876 [PHY]   pack_ul_tti_request SFN/Slot:324.18
avril 09 13:40:53 [0m1712662853.813123 [PHY]   pack_ul_tti_request SFN/Slot:324.19
avril 09 13:40:53 [0m1712662853.820935 [NR_MAC]   (324/17)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.823489 [NR_MAC]     325. 7 Scheduling pucch reception in  325. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.823501 [PHY]   pack_ul_tti_request SFN/Slot:325.7
avril 09 13:40:53 [0m1712662853.823504 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.834732 [NR_MAC]   (325/7)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.837141 [NR_MAC]     325.17 Scheduling pucch reception in  325.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.837150 [PHY]   pack_ul_tti_request SFN/Slot:325.17
avril 09 13:40:53 [0m1712662853.837152 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.838423 [PHY]   pack_ul_tti_request SFN/Slot:325.18
avril 09 13:40:53 [0m1712662853.839603 [PHY]   pack_ul_tti_request SFN/Slot:325.19
avril 09 13:40:53 [0m1712662853.847367 [NR_MAC]   (325/17)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.849920 [NR_MAC]     326. 7 Scheduling pucch reception in  326. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.849929 [PHY]   pack_ul_tti_request SFN/Slot:326.7
avril 09 13:40:53 [0m1712662853.849940 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.861079 [NR_MAC]   (326/7)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.863697 [NR_MAC]     326.17 Scheduling pucch reception in  326.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.863757 [PHY]   pack_ul_tti_request SFN/Slot:326.17
avril 09 13:40:53 [0m1712662853.863761 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.864955 [PHY]   pack_ul_tti_request SFN/Slot:326.18
avril 09 13:40:53 [0m1712662853.866045 [PHY]   pack_ul_tti_request SFN/Slot:326.19
avril 09 13:40:53 [0m1712662853.873955 [NR_MAC]   (326/17)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.876575 [NR_MAC]     327. 7 Scheduling pucch reception in  327. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.876623 [PHY]   pack_ul_tti_request SFN/Slot:327.7
avril 09 13:40:53 [0m1712662853.876643 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.887872 [NR_MAC]   (327/7)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.890015 [NR_MAC]     327.17 Scheduling pucch reception in  327.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.890021 [PHY]   pack_ul_tti_request SFN/Slot:327.17
avril 09 13:40:53 [0m1712662853.890023 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.891132 [PHY]   pack_ul_tti_request SFN/Slot:327.18
avril 09 13:40:53 [0m1712662853.892398 [PHY]   pack_ul_tti_request SFN/Slot:327.19
avril 09 13:40:53 [0m1712662853.899975 [NR_MAC]   (327/17)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.902223 [NR_MAC]     328. 7 Scheduling pucch reception in  328. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.902228 [PHY]   pack_ul_tti_request SFN/Slot:328.7
avril 09 13:40:53 [0m1712662853.902230 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.904610 [NR_MAC]     328. 8 Scheduling pucch reception in  328. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:53 [0m1712662853.904619 [PHY]   pack_ul_tti_request SFN/Slot:328.8
avril 09 13:40:53 [0m1712662853.904621 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:53 [0m1712662853.913281 [NR_MAC]   (328/7)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.915738 [NR_MAC]     328.17 Scheduling pucch reception in  328.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.915746 [PHY]   pack_ul_tti_request SFN/Slot:328.17
avril 09 13:40:53 [0m1712662853.915748 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.916894 [PHY]   pack_ul_tti_request SFN/Slot:328.18
avril 09 13:40:53 [0m1712662853.918018 [PHY]   pack_ul_tti_request SFN/Slot:328.19
avril 09 13:40:53 [0m1712662853.925735 [NR_MAC]   (328/17)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.927975 [NR_MAC]     329. 7 Scheduling pucch reception in  329. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.927983 [PHY]   pack_ul_tti_request SFN/Slot:329.7
avril 09 13:40:53 [0m1712662853.927986 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.939150 [NR_MAC]   (329/7)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.941755 [NR_MAC]     329.17 Scheduling pucch reception in  329.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.941763 [PHY]   pack_ul_tti_request SFN/Slot:329.17
avril 09 13:40:53 [0m1712662853.941765 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.942913 [PHY]   pack_ul_tti_request SFN/Slot:329.18
avril 09 13:40:53 [0m1712662853.944121 [PHY]   pack_ul_tti_request SFN/Slot:329.19
avril 09 13:40:53 [0m1712662853.952033 [NR_MAC]   (329/17)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.954761 [NR_MAC]     330. 7 Scheduling pucch reception in  330. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.954768 [PHY]   pack_ul_tti_request SFN/Slot:330.7
avril 09 13:40:53 [0m1712662853.954770 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.966085 [NR_MAC]   (330/7)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.968755 [NR_MAC]     330.17 Scheduling pucch reception in  330.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.968779 [PHY]   pack_ul_tti_request SFN/Slot:330.17
avril 09 13:40:53 [0m1712662853.968782 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.969933 [PHY]   pack_ul_tti_request SFN/Slot:330.18
avril 09 13:40:53 [0m1712662853.971173 [PHY]   pack_ul_tti_request SFN/Slot:330.19
avril 09 13:40:53 [0m1712662853.972324 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 331/0 
avril 09 13:40:53 [0m1712662853.979158 [NR_MAC]   (330/17)uci_01->pduBitmap:1
avril 09 13:40:53 [0m1712662853.981867 [NR_MAC]   pucch_acknack  331. 7 Scheduling pucch reception in  331. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.981877 [PHY]   pack_ul_tti_request SFN/Slot:331.7
avril 09 13:40:53 [0m1712662853.981880 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.993178 [NR_MAC]   (331/7)uci_01->pduBitmap:3
avril 09 13:40:53 [0m1712662853.995736 [NR_MAC]     331.17 Scheduling pucch reception in  331.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:53 [0m1712662853.995753 [PHY]   pack_ul_tti_request SFN/Slot:331.17
avril 09 13:40:53 [0m1712662853.995755 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:53 [0m1712662853.996897 [PHY]   pack_ul_tti_request SFN/Slot:331.18
avril 09 13:40:53 [0m1712662853.998097 [PHY]   pack_ul_tti_request SFN/Slot:331.19
avril 09 13:40:54 [0m1712662854.006121 [NR_MAC]   (331/17)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.008558 [NR_MAC]     332. 7 Scheduling pucch reception in  332. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.008600 [PHY]   pack_ul_tti_request SFN/Slot:332.7
avril 09 13:40:54 [0m1712662854.008616 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.020077 [NR_MAC]   (332/7)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.022577 [NR_MAC]     332.17 Scheduling pucch reception in  332.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.022583 [PHY]   pack_ul_tti_request SFN/Slot:332.17
avril 09 13:40:54 [0m1712662854.022585 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.023757 [PHY]   pack_ul_tti_request SFN/Slot:332.18
avril 09 13:40:54 [0m1712662854.025067 [PHY]   pack_ul_tti_request SFN/Slot:332.19
avril 09 13:40:54 [0m1712662854.033054 [NR_MAC]   (332/17)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.035391 [NR_MAC]     333. 7 Scheduling pucch reception in  333. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.035426 [PHY]   pack_ul_tti_request SFN/Slot:333.7
avril 09 13:40:54 [0m1712662854.035428 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.046640 [NR_MAC]   (333/7)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.048905 [NR_MAC]     333.17 Scheduling pucch reception in  333.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.048911 [PHY]   pack_ul_tti_request SFN/Slot:333.17
avril 09 13:40:54 [0m1712662854.048913 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.050086 [PHY]   pack_ul_tti_request SFN/Slot:333.18
avril 09 13:40:54 [0m1712662854.051398 [PHY]   pack_ul_tti_request SFN/Slot:333.19
avril 09 13:40:54 [0m1712662854.059217 [NR_MAC]   (333/17)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.061743 [NR_MAC]     334. 7 Scheduling pucch reception in  334. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.061781 [PHY]   pack_ul_tti_request SFN/Slot:334.7
avril 09 13:40:54 [0m1712662854.061794 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.073097 [NR_MAC]   (334/7)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.075646 [NR_MAC]     334.17 Scheduling pucch reception in  334.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.075674 [PHY]   pack_ul_tti_request SFN/Slot:334.17
avril 09 13:40:54 [0m1712662854.075687 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.076877 [PHY]   pack_ul_tti_request SFN/Slot:334.18
avril 09 13:40:54 [0m1712662854.078017 [PHY]   pack_ul_tti_request SFN/Slot:334.19
avril 09 13:40:54 [0m1712662854.086146 [NR_MAC]   (334/17)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.088512 [NR_MAC]     335. 7 Scheduling pucch reception in  335. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.088519 [PHY]   pack_ul_tti_request SFN/Slot:335.7
avril 09 13:40:54 [0m1712662854.088521 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.099693 [NR_MAC]   (335/7)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.101912 [NR_MAC]     335.17 Scheduling pucch reception in  335.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.101918 [PHY]   pack_ul_tti_request SFN/Slot:335.17
avril 09 13:40:54 [0m1712662854.101919 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.103120 [PHY]   pack_ul_tti_request SFN/Slot:335.18
avril 09 13:40:54 [0m1712662854.104305 [PHY]   pack_ul_tti_request SFN/Slot:335.19
avril 09 13:40:54 [0m1712662854.112135 [NR_MAC]   (335/17)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.114797 [NR_MAC]     336. 7 Scheduling pucch reception in  336. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.114804 [PHY]   pack_ul_tti_request SFN/Slot:336.7
avril 09 13:40:54 [0m1712662854.114806 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.116860 [NR_MAC]     336. 8 Scheduling pucch reception in  336. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:54 [0m1712662854.116864 [PHY]   pack_ul_tti_request SFN/Slot:336.8
avril 09 13:40:54 [0m1712662854.116865 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:54 [0m1712662854.125977 [NR_MAC]   (336/7)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.128421 [NR_MAC]     336.17 Scheduling pucch reception in  336.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.128442 [PHY]   pack_ul_tti_request SFN/Slot:336.17
avril 09 13:40:54 [0m1712662854.128443 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.129571 [PHY]   pack_ul_tti_request SFN/Slot:336.18
avril 09 13:40:54 [0m1712662854.130899 [PHY]   pack_ul_tti_request SFN/Slot:336.19
avril 09 13:40:54 [0m1712662854.138492 [NR_MAC]   (336/17)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.140918 [NR_MAC]     337. 7 Scheduling pucch reception in  337. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.140924 [PHY]   pack_ul_tti_request SFN/Slot:337.7
avril 09 13:40:54 [0m1712662854.140926 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.151847 [NR_MAC]   (337/7)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.154093 [NR_MAC]     337.17 Scheduling pucch reception in  337.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.154097 [PHY]   pack_ul_tti_request SFN/Slot:337.17
avril 09 13:40:54 [0m1712662854.154099 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.155296 [PHY]   pack_ul_tti_request SFN/Slot:337.18
avril 09 13:40:54 [0m1712662854.156559 [PHY]   pack_ul_tti_request SFN/Slot:337.19
avril 09 13:40:54 [0m1712662854.164128 [NR_MAC]   (337/17)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.166905 [NR_MAC]     338. 7 Scheduling pucch reception in  338. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.166911 [PHY]   pack_ul_tti_request SFN/Slot:338.7
avril 09 13:40:54 [0m1712662854.166913 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.178103 [NR_MAC]   (338/7)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.180655 [NR_MAC]     338.17 Scheduling pucch reception in  338.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.180683 [PHY]   pack_ul_tti_request SFN/Slot:338.17
avril 09 13:40:54 [0m1712662854.180693 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.181956 [PHY]   pack_ul_tti_request SFN/Slot:338.18
avril 09 13:40:54 [0m1712662854.183160 [PHY]   pack_ul_tti_request SFN/Slot:338.19
avril 09 13:40:54 [0m1712662854.191145 [NR_MAC]   (338/17)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.193606 [NR_MAC]     339. 7 Scheduling pucch reception in  339. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.193616 [PHY]   pack_ul_tti_request SFN/Slot:339.7
avril 09 13:40:54 [0m1712662854.193618 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.204997 [NR_MAC]   (339/7)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.207579 [NR_MAC]     339.17 Scheduling pucch reception in  339.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.207617 [PHY]   pack_ul_tti_request SFN/Slot:339.17
avril 09 13:40:54 [0m1712662854.207637 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.208805 [PHY]   pack_ul_tti_request SFN/Slot:339.18
avril 09 13:40:54 [0m1712662854.210084 [PHY]   pack_ul_tti_request SFN/Slot:339.19
avril 09 13:40:54 [0m1712662854.218035 [NR_MAC]   (339/17)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.220566 [NR_MAC]     340. 7 Scheduling pucch reception in  340. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.220575 [PHY]   pack_ul_tti_request SFN/Slot:340.7
avril 09 13:40:54 [0m1712662854.220578 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.232104 [NR_MAC]   (340/7)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.234755 [NR_MAC]     340.17 Scheduling pucch reception in  340.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.234791 [PHY]   pack_ul_tti_request SFN/Slot:340.17
avril 09 13:40:54 [0m1712662854.234793 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.235874 [PHY]   pack_ul_tti_request SFN/Slot:340.18
avril 09 13:40:54 [0m1712662854.237074 [PHY]   pack_ul_tti_request SFN/Slot:340.19
avril 09 13:40:54 [0m1712662854.238274 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 341/0 
avril 09 13:40:54 [0m1712662854.244974 [NR_MAC]   (340/17)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.247305 [NR_MAC]   pucch_acknack  341. 7 Scheduling pucch reception in  341. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.247313 [PHY]   pack_ul_tti_request SFN/Slot:341.7
avril 09 13:40:54 [0m1712662854.247315 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.258501 [NR_MAC]   (341/7)uci_01->pduBitmap:3
avril 09 13:40:54 [0m1712662854.260920 [NR_MAC]     341.17 Scheduling pucch reception in  341.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.260927 [PHY]   pack_ul_tti_request SFN/Slot:341.17
avril 09 13:40:54 [0m1712662854.260929 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.262072 [PHY]   pack_ul_tti_request SFN/Slot:341.18
avril 09 13:40:54 [0m1712662854.263373 [PHY]   pack_ul_tti_request SFN/Slot:341.19
avril 09 13:40:54 [0m1712662854.271474 [NR_MAC]   (341/17)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.273954 [NR_MAC]     342. 7 Scheduling pucch reception in  342. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.273965 [PHY]   pack_ul_tti_request SFN/Slot:342.7
avril 09 13:40:54 [0m1712662854.273967 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.285299 [NR_MAC]   (342/7)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.287952 [NR_MAC]     342.17 Scheduling pucch reception in  342.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.287971 [PHY]   pack_ul_tti_request SFN/Slot:342.17
avril 09 13:40:54 [0m1712662854.287973 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.289083 [PHY]   pack_ul_tti_request SFN/Slot:342.18
avril 09 13:40:54 [0m1712662854.290380 [PHY]   pack_ul_tti_request SFN/Slot:342.19
avril 09 13:40:54 [0m1712662854.298423 [NR_MAC]   (342/17)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.300932 [NR_MAC]     343. 7 Scheduling pucch reception in  343. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.300943 [PHY]   pack_ul_tti_request SFN/Slot:343.7
avril 09 13:40:54 [0m1712662854.300946 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.312505 [NR_MAC]   (343/7)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.314895 [NR_MAC]     343.17 Scheduling pucch reception in  343.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.314910 [PHY]   pack_ul_tti_request SFN/Slot:343.17
avril 09 13:40:54 [0m1712662854.314913 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.316079 [PHY]   pack_ul_tti_request SFN/Slot:343.18
avril 09 13:40:54 [0m1712662854.317459 [PHY]   pack_ul_tti_request SFN/Slot:343.19
avril 09 13:40:54 [0m1712662854.325510 [NR_MAC]   (343/17)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.327899 [NR_MAC]     344. 7 Scheduling pucch reception in  344. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.327910 [PHY]   pack_ul_tti_request SFN/Slot:344.7
avril 09 13:40:54 [0m1712662854.327913 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.330077 [NR_MAC]     344. 8 Scheduling pucch reception in  344. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:54 [0m1712662854.330084 [PHY]   pack_ul_tti_request SFN/Slot:344.8
avril 09 13:40:54 [0m1712662854.330085 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:54 [0m1712662854.339247 [NR_MAC]   (344/7)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.341644 [NR_MAC]     344.17 Scheduling pucch reception in  344.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.341651 [PHY]   pack_ul_tti_request SFN/Slot:344.17
avril 09 13:40:54 [0m1712662854.341654 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.342892 [PHY]   pack_ul_tti_request SFN/Slot:344.18
avril 09 13:40:54 [0m1712662854.344034 [PHY]   pack_ul_tti_request SFN/Slot:344.19
avril 09 13:40:54 [0m1712662854.351858 [NR_MAC]   (344/17)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.354471 [NR_MAC]     345. 7 Scheduling pucch reception in  345. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.354478 [PHY]   pack_ul_tti_request SFN/Slot:345.7
avril 09 13:40:54 [0m1712662854.354481 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.366055 [NR_MAC]   (345/7)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.368588 [NR_MAC]     345.17 Scheduling pucch reception in  345.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.368597 [PHY]   pack_ul_tti_request SFN/Slot:345.17
avril 09 13:40:54 [0m1712662854.368599 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.369730 [PHY]   pack_ul_tti_request SFN/Slot:345.18
avril 09 13:40:54 [0m1712662854.370931 [PHY]   pack_ul_tti_request SFN/Slot:345.19
avril 09 13:40:54 [0m1712662854.378823 [NR_MAC]   (345/17)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.380119 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 346/6 
avril 09 13:40:54 [0m1712662854.381182 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 346/7 
avril 09 13:40:54 [0m1712662854.381201 [NR_MAC]     346. 7 Scheduling pucch reception in  346. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.381255 [PHY]   pack_ul_tti_request SFN/Slot:346.7
avril 09 13:40:54 [0m1712662854.381259 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.393011 [NR_MAC]   (346/7)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.395454 [NR_MAC]   pucch_acknack  346.17 Scheduling pucch reception in  346.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.395463 [PHY]   pack_ul_tti_request SFN/Slot:346.17
avril 09 13:40:54 [0m1712662854.395466 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.396767 [PHY]   pack_ul_tti_request SFN/Slot:346.18
avril 09 13:40:54 [0m1712662854.397959 [PHY]   pack_ul_tti_request SFN/Slot:346.19
avril 09 13:40:54 [0m1712662854.406018 [NR_MAC]   (346/17)uci_01->pduBitmap:3
avril 09 13:40:54 [0m1712662854.408631 [NR_MAC]     347. 7 Scheduling pucch reception in  347. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.408676 [PHY]   pack_ul_tti_request SFN/Slot:347.7
avril 09 13:40:54 [0m1712662854.408695 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.420089 [NR_MAC]   (347/7)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.422771 [NR_MAC]     347.17 Scheduling pucch reception in  347.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.422804 [PHY]   pack_ul_tti_request SFN/Slot:347.17
avril 09 13:40:54 [0m1712662854.422819 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.423921 [PHY]   pack_ul_tti_request SFN/Slot:347.18
avril 09 13:40:54 [0m1712662854.425116 [PHY]   pack_ul_tti_request SFN/Slot:347.19
avril 09 13:40:54 [0m1712662854.433134 [NR_MAC]   (347/17)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.435747 [NR_MAC]     348. 7 Scheduling pucch reception in  348. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.435762 [PHY]   pack_ul_tti_request SFN/Slot:348.7
avril 09 13:40:54 [0m1712662854.435764 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.447060 [NR_MAC]   (348/7)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.449551 [NR_MAC]     348.17 Scheduling pucch reception in  348.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.449590 [PHY]   pack_ul_tti_request SFN/Slot:348.17
avril 09 13:40:54 [0m1712662854.449601 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.450839 [PHY]   pack_ul_tti_request SFN/Slot:348.18
avril 09 13:40:54 [0m1712662854.451985 [PHY]   pack_ul_tti_request SFN/Slot:348.19
avril 09 13:40:54 [0m1712662854.460035 [NR_MAC]   (348/17)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.462343 [NR_MAC]     349. 7 Scheduling pucch reception in  349. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.462349 [PHY]   pack_ul_tti_request SFN/Slot:349.7
avril 09 13:40:54 [0m1712662854.462351 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.473875 [NR_MAC]   (349/7)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.476149 [NR_MAC]     349.17 Scheduling pucch reception in  349.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.476158 [PHY]   pack_ul_tti_request SFN/Slot:349.17
avril 09 13:40:54 [0m1712662854.476161 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.477559 [PHY]   pack_ul_tti_request SFN/Slot:349.18
avril 09 13:40:54 [0m1712662854.478801 [PHY]   pack_ul_tti_request SFN/Slot:349.19
avril 09 13:40:54 [0m1712662854.486473 [NR_MAC]   (349/17)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.489061 [NR_MAC]     350. 7 Scheduling pucch reception in  350. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.489072 [PHY]   pack_ul_tti_request SFN/Slot:350.7
avril 09 13:40:54 [0m1712662854.489076 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.500181 [NR_MAC]   (350/7)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.502966 [NR_MAC]     350.17 Scheduling pucch reception in  350.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.502973 [PHY]   pack_ul_tti_request SFN/Slot:350.17
avril 09 13:40:54 [0m1712662854.502976 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.504060 [PHY]   pack_ul_tti_request SFN/Slot:350.18
avril 09 13:40:54 [0m1712662854.505298 [PHY]   pack_ul_tti_request SFN/Slot:350.19
avril 09 13:40:54 [0m1712662854.506671 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 351/0 
avril 09 13:40:54 [0m1712662854.513241 [NR_MAC]   (350/17)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.515925 [NR_MAC]   pucch_acknack  351. 7 Scheduling pucch reception in  351. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.515933 [PHY]   pack_ul_tti_request SFN/Slot:351.7
avril 09 13:40:54 [0m1712662854.515937 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.527070 [NR_MAC]   (351/7)uci_01->pduBitmap:3
avril 09 13:40:54 [0m1712662854.529702 [NR_MAC]     351.17 Scheduling pucch reception in  351.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.529763 [PHY]   pack_ul_tti_request SFN/Slot:351.17
avril 09 13:40:54 [0m1712662854.529774 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.530872 [PHY]   pack_ul_tti_request SFN/Slot:351.18
avril 09 13:40:54 [0m1712662854.532090 [PHY]   pack_ul_tti_request SFN/Slot:351.19
avril 09 13:40:54 [0m1712662854.539901 [NR_MAC]   (351/17)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.542397 [NR_MAC]     352. 7 Scheduling pucch reception in  352. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.542406 [PHY]   pack_ul_tti_request SFN/Slot:352.7
avril 09 13:40:54 [0m1712662854.542408 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.544463 [NR_MAC]     352. 8 Scheduling pucch reception in  352. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:54 [0m1712662854.544469 [PHY]   pack_ul_tti_request SFN/Slot:352.8
avril 09 13:40:54 [0m1712662854.544470 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:54 [0m1712662854.553314 [NR_MAC]   (352/7)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.555896 [NR_MAC]     352.17 Scheduling pucch reception in  352.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.555902 [PHY]   pack_ul_tti_request SFN/Slot:352.17
avril 09 13:40:54 [0m1712662854.555904 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.557026 [PHY]   pack_ul_tti_request SFN/Slot:352.18
avril 09 13:40:54 [0m1712662854.558302 [PHY]   pack_ul_tti_request SFN/Slot:352.19
avril 09 13:40:54 [0m1712662854.566056 [NR_MAC]   (352/17)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.568704 [NR_MAC]     353. 7 Scheduling pucch reception in  353. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.568745 [PHY]   pack_ul_tti_request SFN/Slot:353.7
avril 09 13:40:54 [0m1712662854.568771 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.579758 [NR_MAC]   (353/7)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.582141 [NR_MAC]     353.17 Scheduling pucch reception in  353.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.582149 [PHY]   pack_ul_tti_request SFN/Slot:353.17
avril 09 13:40:54 [0m1712662854.582151 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.583350 [PHY]   pack_ul_tti_request SFN/Slot:353.18
avril 09 13:40:54 [0m1712662854.584586 [PHY]   pack_ul_tti_request SFN/Slot:353.19
avril 09 13:40:54 [0m1712662854.592103 [NR_MAC]   (353/17)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.594716 [NR_MAC]     354. 7 Scheduling pucch reception in  354. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.594758 [PHY]   pack_ul_tti_request SFN/Slot:354.7
avril 09 13:40:54 [0m1712662854.594776 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.605424 [NR_MAC]   (354/7)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.607901 [NR_MAC]     354.17 Scheduling pucch reception in  354.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.607909 [PHY]   pack_ul_tti_request SFN/Slot:354.17
avril 09 13:40:54 [0m1712662854.607912 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.609054 [PHY]   pack_ul_tti_request SFN/Slot:354.18
avril 09 13:40:54 [0m1712662854.610349 [PHY]   pack_ul_tti_request SFN/Slot:354.19
avril 09 13:40:54 [0m1712662854.618041 [NR_MAC]   (354/17)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.620574 [NR_MAC]     355. 7 Scheduling pucch reception in  355. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.620597 [PHY]   pack_ul_tti_request SFN/Slot:355.7
avril 09 13:40:54 [0m1712662854.620600 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.631814 [NR_MAC]   (355/7)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.634066 [NR_MAC]     355.17 Scheduling pucch reception in  355.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.634073 [PHY]   pack_ul_tti_request SFN/Slot:355.17
avril 09 13:40:54 [0m1712662854.634075 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.635209 [PHY]   pack_ul_tti_request SFN/Slot:355.18
avril 09 13:40:54 [0m1712662854.636467 [PHY]   pack_ul_tti_request SFN/Slot:355.19
avril 09 13:40:54 [0m1712662854.644068 [NR_MAC]   (355/17)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.646637 [NR_MAC]     356. 7 Scheduling pucch reception in  356. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.646691 [PHY]   pack_ul_tti_request SFN/Slot:356.7
avril 09 13:40:54 [0m1712662854.646708 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.657812 [NR_MAC]   (356/7)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.660227 [NR_MAC]     356.17 Scheduling pucch reception in  356.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.660265 [PHY]   pack_ul_tti_request SFN/Slot:356.17
avril 09 13:40:54 [0m1712662854.660268 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.661460 [PHY]   pack_ul_tti_request SFN/Slot:356.18
avril 09 13:40:54 [0m1712662854.662740 [PHY]   pack_ul_tti_request SFN/Slot:356.19
avril 09 13:40:54 [0m1712662854.670427 [NR_MAC]   (356/17)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.672883 [NR_MAC]     357. 7 Scheduling pucch reception in  357. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.672893 [PHY]   pack_ul_tti_request SFN/Slot:357.7
avril 09 13:40:54 [0m1712662854.672896 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.683990 [NR_MAC]   (357/7)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.686525 [NR_MAC]     357.17 Scheduling pucch reception in  357.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.686532 [PHY]   pack_ul_tti_request SFN/Slot:357.17
avril 09 13:40:54 [0m1712662854.686534 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.687728 [PHY]   pack_ul_tti_request SFN/Slot:357.18
avril 09 13:40:54 [0m1712662854.689021 [PHY]   pack_ul_tti_request SFN/Slot:357.19
avril 09 13:40:54 [0m1712662854.696544 [NR_MAC]   (357/17)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.699005 [NR_MAC]     358. 7 Scheduling pucch reception in  358. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.699011 [PHY]   pack_ul_tti_request SFN/Slot:358.7
avril 09 13:40:54 [0m1712662854.699014 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.710111 [NR_MAC]   (358/7)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.712672 [NR_MAC]     358.17 Scheduling pucch reception in  358.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.712677 [PHY]   pack_ul_tti_request SFN/Slot:358.17
avril 09 13:40:54 [0m1712662854.712679 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.713797 [PHY]   pack_ul_tti_request SFN/Slot:358.18
avril 09 13:40:54 [0m1712662854.714992 [PHY]   pack_ul_tti_request SFN/Slot:358.19
avril 09 13:40:54 [0m1712662854.722659 [NR_MAC]   (358/17)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.725053 [NR_MAC]     359. 7 Scheduling pucch reception in  359. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.725060 [PHY]   pack_ul_tti_request SFN/Slot:359.7
avril 09 13:40:54 [0m1712662854.725063 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.736120 [NR_MAC]   (359/7)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.738677 [NR_MAC]     359.17 Scheduling pucch reception in  359.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.738719 [PHY]   pack_ul_tti_request SFN/Slot:359.17
avril 09 13:40:54 [0m1712662854.738721 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.739773 [PHY]   pack_ul_tti_request SFN/Slot:359.18
avril 09 13:40:54 [0m1712662854.740911 [PHY]   pack_ul_tti_request SFN/Slot:359.19
avril 09 13:40:54 [0m1712662854.749005 [NR_MAC]   (359/17)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.751548 [NR_MAC]     360. 7 Scheduling pucch reception in  360. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.751583 [PHY]   pack_ul_tti_request SFN/Slot:360.7
avril 09 13:40:54 [0m1712662854.751585 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.753785 [NR_MAC]     360. 8 Scheduling pucch reception in  360. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:54 [0m1712662854.753790 [PHY]   pack_ul_tti_request SFN/Slot:360.8
avril 09 13:40:54 [0m1712662854.753792 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:54 [0m1712662854.762857 [NR_MAC]   (360/7)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.765158 [NR_MAC]     360.17 Scheduling pucch reception in  360.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.765163 [PHY]   pack_ul_tti_request SFN/Slot:360.17
avril 09 13:40:54 [0m1712662854.765164 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.766338 [PHY]   pack_ul_tti_request SFN/Slot:360.18
avril 09 13:40:54 [0m1712662854.767577 [PHY]   pack_ul_tti_request SFN/Slot:360.19
avril 09 13:40:54 [0m1712662854.768767 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 361/0 
avril 09 13:40:54 [0m1712662854.775104 [NR_MAC]   (360/17)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.777641 [NR_MAC]   pucch_acknack  361. 7 Scheduling pucch reception in  361. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.777659 [PHY]   pack_ul_tti_request SFN/Slot:361.7
avril 09 13:40:54 [0m1712662854.777662 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.789294 [NR_MAC]   (361/7)uci_01->pduBitmap:3
avril 09 13:40:54 [0m1712662854.791899 [NR_MAC]     361.17 Scheduling pucch reception in  361.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.791905 [PHY]   pack_ul_tti_request SFN/Slot:361.17
avril 09 13:40:54 [0m1712662854.791907 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.792975 [PHY]   pack_ul_tti_request SFN/Slot:361.18
avril 09 13:40:54 [0m1712662854.794248 [PHY]   pack_ul_tti_request SFN/Slot:361.19
avril 09 13:40:54 [0m1712662854.802097 [NR_MAC]   (361/17)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.804793 [NR_MAC]     362. 7 Scheduling pucch reception in  362. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.804805 [PHY]   pack_ul_tti_request SFN/Slot:362.7
avril 09 13:40:54 [0m1712662854.804808 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.816005 [NR_MAC]   (362/7)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.818539 [NR_MAC]     362.17 Scheduling pucch reception in  362.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.818554 [PHY]   pack_ul_tti_request SFN/Slot:362.17
avril 09 13:40:54 [0m1712662854.818558 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.819693 [PHY]   pack_ul_tti_request SFN/Slot:362.18
avril 09 13:40:54 [0m1712662854.820907 [PHY]   pack_ul_tti_request SFN/Slot:362.19
avril 09 13:40:54 [0m1712662854.828857 [NR_MAC]   (362/17)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.831283 [NR_MAC]     363. 7 Scheduling pucch reception in  363. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.831293 [PHY]   pack_ul_tti_request SFN/Slot:363.7
avril 09 13:40:54 [0m1712662854.831296 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.842260 [NR_MAC]   (363/7)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.844769 [NR_MAC]     363.17 Scheduling pucch reception in  363.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.844775 [PHY]   pack_ul_tti_request SFN/Slot:363.17
avril 09 13:40:54 [0m1712662854.844784 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.845804 [PHY]   pack_ul_tti_request SFN/Slot:363.18
avril 09 13:40:54 [0m1712662854.847043 [PHY]   pack_ul_tti_request SFN/Slot:363.19
avril 09 13:40:54 [0m1712662854.854702 [NR_MAC]   (363/17)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.857099 [NR_MAC]     364. 7 Scheduling pucch reception in  364. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.857107 [PHY]   pack_ul_tti_request SFN/Slot:364.7
avril 09 13:40:54 [0m1712662854.857113 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.868265 [NR_MAC]   (364/7)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.870881 [NR_MAC]     364.17 Scheduling pucch reception in  364.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.870886 [PHY]   pack_ul_tti_request SFN/Slot:364.17
avril 09 13:40:54 [0m1712662854.870888 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.871979 [PHY]   pack_ul_tti_request SFN/Slot:364.18
avril 09 13:40:54 [0m1712662854.873141 [PHY]   pack_ul_tti_request SFN/Slot:364.19
avril 09 13:40:54 [0m1712662854.881025 [NR_MAC]   (364/17)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.883605 [NR_MAC]     365. 7 Scheduling pucch reception in  365. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.883645 [PHY]   pack_ul_tti_request SFN/Slot:365.7
avril 09 13:40:54 [0m1712662854.883666 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.894886 [NR_MAC]   (365/7)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.897133 [NR_MAC]     365.17 Scheduling pucch reception in  365.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.897140 [PHY]   pack_ul_tti_request SFN/Slot:365.17
avril 09 13:40:54 [0m1712662854.897142 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.898347 [PHY]   pack_ul_tti_request SFN/Slot:365.18
avril 09 13:40:54 [0m1712662854.899623 [PHY]   pack_ul_tti_request SFN/Slot:365.19
avril 09 13:40:54 [0m1712662854.907485 [NR_MAC]   (365/17)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.910020 [NR_MAC]     366. 7 Scheduling pucch reception in  366. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.910064 [PHY]   pack_ul_tti_request SFN/Slot:366.7
avril 09 13:40:54 [0m1712662854.910084 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.921172 [NR_MAC]   (366/7)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.923797 [NR_MAC]     366.17 Scheduling pucch reception in  366.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.923805 [PHY]   pack_ul_tti_request SFN/Slot:366.17
avril 09 13:40:54 [0m1712662854.923807 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.924924 [PHY]   pack_ul_tti_request SFN/Slot:366.18
avril 09 13:40:54 [0m1712662854.926141 [PHY]   pack_ul_tti_request SFN/Slot:366.19
avril 09 13:40:54 [0m1712662854.933995 [NR_MAC]   (366/17)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.936657 [NR_MAC]     367. 7 Scheduling pucch reception in  367. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.936711 [PHY]   pack_ul_tti_request SFN/Slot:367.7
avril 09 13:40:54 [0m1712662854.936728 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.947893 [NR_MAC]   (367/7)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.950333 [NR_MAC]     367.17 Scheduling pucch reception in  367.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.950339 [PHY]   pack_ul_tti_request SFN/Slot:367.17
avril 09 13:40:54 [0m1712662854.950342 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.951510 [PHY]   pack_ul_tti_request SFN/Slot:367.18
avril 09 13:40:54 [0m1712662854.952846 [PHY]   pack_ul_tti_request SFN/Slot:367.19
avril 09 13:40:54 [0m1712662854.960809 [NR_MAC]   (367/17)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.963092 [NR_MAC]     368. 7 Scheduling pucch reception in  368. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.963099 [PHY]   pack_ul_tti_request SFN/Slot:368.7
avril 09 13:40:54 [0m1712662854.963102 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.965114 [NR_MAC]     368. 8 Scheduling pucch reception in  368. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:54 [0m1712662854.965120 [PHY]   pack_ul_tti_request SFN/Slot:368.8
avril 09 13:40:54 [0m1712662854.965121 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:54 [0m1712662854.974698 [NR_MAC]   (368/7)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.976971 [NR_MAC]     368.17 Scheduling pucch reception in  368.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.976978 [PHY]   pack_ul_tti_request SFN/Slot:368.17
avril 09 13:40:54 [0m1712662854.976980 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662854.978083 [PHY]   pack_ul_tti_request SFN/Slot:368.18
avril 09 13:40:54 [0m1712662854.979359 [PHY]   pack_ul_tti_request SFN/Slot:368.19
avril 09 13:40:54 [0m1712662854.987245 [NR_MAC]   (368/17)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662854.989917 [NR_MAC]     369. 7 Scheduling pucch reception in  369. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662854.989928 [PHY]   pack_ul_tti_request SFN/Slot:369.7
avril 09 13:40:54 [0m1712662854.989930 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:54 [0m1712662855.001075 [NR_MAC]   (369/7)uci_01->pduBitmap:1
avril 09 13:40:54 [0m1712662855.003521 [NR_MAC]     369.17 Scheduling pucch reception in  369.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:54 [0m1712662855.003530 [PHY]   pack_ul_tti_request SFN/Slot:369.17
avril 09 13:40:54 [0m1712662855.003532 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.004626 [PHY]   pack_ul_tti_request SFN/Slot:369.18
avril 09 13:40:55 [0m1712662855.005863 [PHY]   pack_ul_tti_request SFN/Slot:369.19
avril 09 13:40:55 [0m1712662855.013584 [NR_MAC]   (369/17)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.015896 [NR_MAC]     370. 7 Scheduling pucch reception in  370. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.015904 [PHY]   pack_ul_tti_request SFN/Slot:370.7
avril 09 13:40:55 [0m1712662855.015907 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.027252 [NR_MAC]   (370/7)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.029738 [NR_MAC]     370.17 Scheduling pucch reception in  370.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.029745 [PHY]   pack_ul_tti_request SFN/Slot:370.17
avril 09 13:40:55 [0m1712662855.029747 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.030865 [PHY]   pack_ul_tti_request SFN/Slot:370.18
avril 09 13:40:55 [0m1712662855.032097 [PHY]   pack_ul_tti_request SFN/Slot:370.19
avril 09 13:40:55 [0m1712662855.033293 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 371/0 
avril 09 13:40:55 [0m1712662855.040063 [NR_MAC]   (370/17)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.042779 [NR_MAC]   pucch_acknack  371. 7 Scheduling pucch reception in  371. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.042788 [PHY]   pack_ul_tti_request SFN/Slot:371.7
avril 09 13:40:55 [0m1712662855.042790 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.053832 [NR_MAC]   (371/7)uci_01->pduBitmap:3
avril 09 13:40:55 [0m1712662855.056090 [NR_MAC]     371.17 Scheduling pucch reception in  371.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.056097 [PHY]   pack_ul_tti_request SFN/Slot:371.17
avril 09 13:40:55 [0m1712662855.056099 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.057174 [PHY]   pack_ul_tti_request SFN/Slot:371.18
avril 09 13:40:55 [0m1712662855.058549 [PHY]   pack_ul_tti_request SFN/Slot:371.19
avril 09 13:40:55 [0m1712662855.066174 [NR_MAC]   (371/17)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.068697 [NR_MAC]     372. 7 Scheduling pucch reception in  372. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.068736 [PHY]   pack_ul_tti_request SFN/Slot:372.7
avril 09 13:40:55 [0m1712662855.068749 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.079666 [NR_MAC]   (372/7)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.081915 [NR_MAC]     372.17 Scheduling pucch reception in  372.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.081922 [PHY]   pack_ul_tti_request SFN/Slot:372.17
avril 09 13:40:55 [0m1712662855.081923 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.082982 [PHY]   pack_ul_tti_request SFN/Slot:372.18
avril 09 13:40:55 [0m1712662855.084137 [PHY]   pack_ul_tti_request SFN/Slot:372.19
avril 09 13:40:55 [0m1712662855.091863 [NR_MAC]   (372/17)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.094171 [NR_MAC]     373. 7 Scheduling pucch reception in  373. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.094177 [PHY]   pack_ul_tti_request SFN/Slot:373.7
avril 09 13:40:55 [0m1712662855.094179 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.105574 [NR_MAC]   (373/7)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.107924 [NR_MAC]     373.17 Scheduling pucch reception in  373.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.107930 [PHY]   pack_ul_tti_request SFN/Slot:373.17
avril 09 13:40:55 [0m1712662855.107933 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.109053 [PHY]   pack_ul_tti_request SFN/Slot:373.18
avril 09 13:40:55 [0m1712662855.110219 [PHY]   pack_ul_tti_request SFN/Slot:373.19
avril 09 13:40:55 [0m1712662855.117905 [NR_MAC]   (373/17)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.120381 [NR_MAC]     374. 7 Scheduling pucch reception in  374. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.120397 [PHY]   pack_ul_tti_request SFN/Slot:374.7
avril 09 13:40:55 [0m1712662855.120399 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.131466 [NR_MAC]   (374/7)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.133867 [NR_MAC]     374.17 Scheduling pucch reception in  374.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.133873 [PHY]   pack_ul_tti_request SFN/Slot:374.17
avril 09 13:40:55 [0m1712662855.133874 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.134912 [PHY]   pack_ul_tti_request SFN/Slot:374.18
avril 09 13:40:55 [0m1712662855.136044 [PHY]   pack_ul_tti_request SFN/Slot:374.19
avril 09 13:40:55 [0m1712662855.143818 [NR_MAC]   (374/17)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.146097 [NR_MAC]     375. 7 Scheduling pucch reception in  375. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.146103 [PHY]   pack_ul_tti_request SFN/Slot:375.7
avril 09 13:40:55 [0m1712662855.146105 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.157589 [NR_MAC]   (375/7)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.159933 [NR_MAC]     375.17 Scheduling pucch reception in  375.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.159940 [PHY]   pack_ul_tti_request SFN/Slot:375.17
avril 09 13:40:55 [0m1712662855.159942 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.161082 [PHY]   pack_ul_tti_request SFN/Slot:375.18
avril 09 13:40:55 [0m1712662855.162269 [PHY]   pack_ul_tti_request SFN/Slot:375.19
avril 09 13:40:55 [0m1712662855.170134 [NR_MAC]   (375/17)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.172828 [NR_MAC]     376. 7 Scheduling pucch reception in  376. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.172846 [PHY]   pack_ul_tti_request SFN/Slot:376.7
avril 09 13:40:55 [0m1712662855.172859 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.174953 [NR_MAC]     376. 8 Scheduling pucch reception in  376. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:55 [0m1712662855.174959 [PHY]   pack_ul_tti_request SFN/Slot:376.8
avril 09 13:40:55 [0m1712662855.174961 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:55 [0m1712662855.184210 [NR_MAC]   (376/7)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.186678 [NR_MAC]     376.17 Scheduling pucch reception in  376.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.186683 [PHY]   pack_ul_tti_request SFN/Slot:376.17
avril 09 13:40:55 [0m1712662855.186685 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.187921 [PHY]   pack_ul_tti_request SFN/Slot:376.18
avril 09 13:40:55 [0m1712662855.189049 [PHY]   pack_ul_tti_request SFN/Slot:376.19
avril 09 13:40:55 [0m1712662855.196836 [NR_MAC]   (376/17)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.199185 [NR_MAC]     377. 7 Scheduling pucch reception in  377. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.199189 [PHY]   pack_ul_tti_request SFN/Slot:377.7
avril 09 13:40:55 [0m1712662855.199191 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.210523 [NR_MAC]   (377/7)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.212956 [NR_MAC]     377.17 Scheduling pucch reception in  377.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.212983 [PHY]   pack_ul_tti_request SFN/Slot:377.17
avril 09 13:40:55 [0m1712662855.212984 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.214086 [PHY]   pack_ul_tti_request SFN/Slot:377.18
avril 09 13:40:55 [0m1712662855.215223 [PHY]   pack_ul_tti_request SFN/Slot:377.19
avril 09 13:40:55 [0m1712662855.223221 [NR_MAC]   (377/17)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.225947 [NR_MAC]     378. 7 Scheduling pucch reception in  378. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.225962 [PHY]   pack_ul_tti_request SFN/Slot:378.7
avril 09 13:40:55 [0m1712662855.225965 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.237269 [NR_MAC]   (378/7)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.239868 [NR_MAC]     378.17 Scheduling pucch reception in  378.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.239874 [PHY]   pack_ul_tti_request SFN/Slot:378.17
avril 09 13:40:55 [0m1712662855.239875 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.240989 [PHY]   pack_ul_tti_request SFN/Slot:378.18
avril 09 13:40:55 [0m1712662855.242138 [PHY]   pack_ul_tti_request SFN/Slot:378.19
avril 09 13:40:55 [0m1712662855.250106 [NR_MAC]   (378/17)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.252755 [NR_MAC]     379. 7 Scheduling pucch reception in  379. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.252760 [PHY]   pack_ul_tti_request SFN/Slot:379.7
avril 09 13:40:55 [0m1712662855.252762 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.264089 [NR_MAC]   (379/7)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.266713 [NR_MAC]     379.17 Scheduling pucch reception in  379.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.266743 [PHY]   pack_ul_tti_request SFN/Slot:379.17
avril 09 13:40:55 [0m1712662855.266755 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.267913 [PHY]   pack_ul_tti_request SFN/Slot:379.18
avril 09 13:40:55 [0m1712662855.269147 [PHY]   pack_ul_tti_request SFN/Slot:379.19
avril 09 13:40:55 [0m1712662855.277253 [NR_MAC]   (379/17)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.279901 [NR_MAC]     380. 7 Scheduling pucch reception in  380. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.279906 [PHY]   pack_ul_tti_request SFN/Slot:380.7
avril 09 13:40:55 [0m1712662855.279909 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.291624 [NR_MAC]   (380/7)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.294063 [NR_MAC]     380.17 Scheduling pucch reception in  380.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.294068 [PHY]   pack_ul_tti_request SFN/Slot:380.17
avril 09 13:40:55 [0m1712662855.294070 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.295131 [PHY]   pack_ul_tti_request SFN/Slot:380.18
avril 09 13:40:55 [0m1712662855.296497 [PHY]   pack_ul_tti_request SFN/Slot:380.19
avril 09 13:40:55 [0m1712662855.297718 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 381/0 
avril 09 13:40:55 [0m1712662855.304385 [NR_MAC]   (380/17)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.306822 [NR_MAC]   pucch_acknack  381. 7 Scheduling pucch reception in  381. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.306838 [PHY]   pack_ul_tti_request SFN/Slot:381.7
avril 09 13:40:55 [0m1712662855.306842 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.318407 [NR_MAC]   (381/7)uci_01->pduBitmap:3
avril 09 13:40:55 [0m1712662855.320949 [NR_MAC]     381.17 Scheduling pucch reception in  381.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.320962 [PHY]   pack_ul_tti_request SFN/Slot:381.17
avril 09 13:40:55 [0m1712662855.320965 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.322107 [PHY]   pack_ul_tti_request SFN/Slot:381.18
avril 09 13:40:55 [0m1712662855.323376 [PHY]   pack_ul_tti_request SFN/Slot:381.19
avril 09 13:40:55 [0m1712662855.331289 [NR_MAC]   (381/17)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.333854 [NR_MAC]     382. 7 Scheduling pucch reception in  382. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.333865 [PHY]   pack_ul_tti_request SFN/Slot:382.7
avril 09 13:40:55 [0m1712662855.333868 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.345001 [NR_MAC]   (382/7)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.347401 [NR_MAC]     382.17 Scheduling pucch reception in  382.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.347407 [PHY]   pack_ul_tti_request SFN/Slot:382.17
avril 09 13:40:55 [0m1712662855.347410 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.348610 [PHY]   pack_ul_tti_request SFN/Slot:382.18
avril 09 13:40:55 [0m1712662855.349875 [PHY]   pack_ul_tti_request SFN/Slot:382.19
avril 09 13:40:55 [0m1712662855.357584 [NR_MAC]   (382/17)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.360013 [NR_MAC]     383. 7 Scheduling pucch reception in  383. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.360020 [PHY]   pack_ul_tti_request SFN/Slot:383.7
avril 09 13:40:55 [0m1712662855.360023 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.371783 [NR_MAC]   (383/7)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.374239 [NR_MAC]     383.17 Scheduling pucch reception in  383.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.374275 [PHY]   pack_ul_tti_request SFN/Slot:383.17
avril 09 13:40:55 [0m1712662855.374278 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.375400 [PHY]   pack_ul_tti_request SFN/Slot:383.18
avril 09 13:40:55 [0m1712662855.376635 [PHY]   pack_ul_tti_request SFN/Slot:383.19
avril 09 13:40:55 [0m1712662855.377923 [NR_MAC]   Frame.Slot 384.0
avril 09 13:40:55 UE RNTI fabe CU-UE-ID 1 in-sync PH 0 dB PCMAX 0 dBm, average RSRP -44 (16 meas)
avril 09 13:40:55 UE fabe: dlsch_rounds 356/1/0/0, dlsch_errors 0, pucch0_DTX 0, BLER 0.00000 MCS (0) 9
avril 09 13:40:55 UE fabe: ulsch_rounds 6850/0/0/0, ulsch_errors 0, ulsch_DTX 0, BLER 0.00000 MCS (0) 9
avril 09 13:40:55 UE fabe: MAC:    TX          43119 RX         576880 bytes
avril 09 13:40:55 UE fabe: LCID 1: TX            966 RX            282 bytes
avril 09 13:40:55 UE fabe: LCID 2: TX              0 RX              0 bytes
avril 09 13:40:55 UE fabe: LCID 4: TX           5313 RX           5537 bytes
avril 09 13:40:55 
avril 09 13:40:55 [0m1712662855.384843 [NR_MAC]   (383/17)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.386093 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 384/6 
avril 09 13:40:55 [0m1712662855.387197 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 384/7 
avril 09 13:40:55 [0m1712662855.387203 [NR_MAC]     384. 7 Scheduling pucch reception in  384. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.387216 [PHY]   pack_ul_tti_request SFN/Slot:384.7
avril 09 13:40:55 [0m1712662855.387227 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.389538 [NR_MAC]     384. 8 Scheduling pucch reception in  384. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:55 [0m1712662855.389544 [PHY]   pack_ul_tti_request SFN/Slot:384.8
avril 09 13:40:55 [0m1712662855.389545 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:55 [0m1712662855.398818 [NR_MAC]   (384/7)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.401053 [NR_MAC]   pucch_acknack  384.17 Scheduling pucch reception in  384.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.401059 [PHY]   pack_ul_tti_request SFN/Slot:384.17
avril 09 13:40:55 [0m1712662855.401062 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.402380 [PHY]   pack_ul_tti_request SFN/Slot:384.18
avril 09 13:40:55 [0m1712662855.403600 [PHY]   pack_ul_tti_request SFN/Slot:384.19
avril 09 13:40:55 [0m1712662855.411595 [NR_MAC]   (384/17)uci_01->pduBitmap:3
avril 09 13:40:55 [0m1712662855.414092 [NR_MAC]     385. 7 Scheduling pucch reception in  385. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.414099 [PHY]   pack_ul_tti_request SFN/Slot:385.7
avril 09 13:40:55 [0m1712662855.414102 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.425517 [NR_MAC]   (385/7)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.427916 [NR_MAC]     385.17 Scheduling pucch reception in  385.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.427930 [PHY]   pack_ul_tti_request SFN/Slot:385.17
avril 09 13:40:55 [0m1712662855.427933 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.429067 [PHY]   pack_ul_tti_request SFN/Slot:385.18
avril 09 13:40:55 [0m1712662855.430237 [PHY]   pack_ul_tti_request SFN/Slot:385.19
avril 09 13:40:55 [0m1712662855.438306 [NR_MAC]   (385/17)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.440997 [NR_MAC]     386. 7 Scheduling pucch reception in  386. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.441004 [PHY]   pack_ul_tti_request SFN/Slot:386.7
avril 09 13:40:55 [0m1712662855.441007 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.452217 [NR_MAC]   (386/7)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.454878 [NR_MAC]     386.17 Scheduling pucch reception in  386.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.454885 [PHY]   pack_ul_tti_request SFN/Slot:386.17
avril 09 13:40:55 [0m1712662855.454888 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.455970 [PHY]   pack_ul_tti_request SFN/Slot:386.18
avril 09 13:40:55 [0m1712662855.457189 [PHY]   pack_ul_tti_request SFN/Slot:386.19
avril 09 13:40:55 [0m1712662855.465113 [NR_MAC]   (386/17)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.467803 [NR_MAC]     387. 7 Scheduling pucch reception in  387. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.467809 [PHY]   pack_ul_tti_request SFN/Slot:387.7
avril 09 13:40:55 [0m1712662855.467812 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.479076 [NR_MAC]   (387/7)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.481706 [NR_MAC]     387.17 Scheduling pucch reception in  387.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.481743 [PHY]   pack_ul_tti_request SFN/Slot:387.17
avril 09 13:40:55 [0m1712662855.481753 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.482866 [PHY]   pack_ul_tti_request SFN/Slot:387.18
avril 09 13:40:55 [0m1712662855.484070 [PHY]   pack_ul_tti_request SFN/Slot:387.19
avril 09 13:40:55 [0m1712662855.491832 [NR_MAC]   (387/17)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.494326 [NR_MAC]     388. 7 Scheduling pucch reception in  388. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.494332 [PHY]   pack_ul_tti_request SFN/Slot:388.7
avril 09 13:40:55 [0m1712662855.494335 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.505289 [NR_MAC]   (388/7)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.507746 [NR_MAC]     388.17 Scheduling pucch reception in  388.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.507752 [PHY]   pack_ul_tti_request SFN/Slot:388.17
avril 09 13:40:55 [0m1712662855.507754 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.508986 [PHY]   pack_ul_tti_request SFN/Slot:388.18
avril 09 13:40:55 [0m1712662855.510089 [PHY]   pack_ul_tti_request SFN/Slot:388.19
avril 09 13:40:55 [0m1712662855.518055 [NR_MAC]   (388/17)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.520541 [NR_MAC]     389. 7 Scheduling pucch reception in  389. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.520547 [PHY]   pack_ul_tti_request SFN/Slot:389.7
avril 09 13:40:55 [0m1712662855.520549 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.531710 [NR_MAC]   (389/7)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.533983 [NR_MAC]     389.17 Scheduling pucch reception in  389.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.533988 [PHY]   pack_ul_tti_request SFN/Slot:389.17
avril 09 13:40:55 [0m1712662855.533990 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.535195 [PHY]   pack_ul_tti_request SFN/Slot:389.18
avril 09 13:40:55 [0m1712662855.536528 [PHY]   pack_ul_tti_request SFN/Slot:389.19
avril 09 13:40:55 [0m1712662855.544203 [NR_MAC]   (389/17)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.546756 [NR_MAC]     390. 7 Scheduling pucch reception in  390. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.546796 [PHY]   pack_ul_tti_request SFN/Slot:390.7
avril 09 13:40:55 [0m1712662855.546799 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.558007 [NR_MAC]   (390/7)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.560338 [NR_MAC]     390.17 Scheduling pucch reception in  390.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.560343 [PHY]   pack_ul_tti_request SFN/Slot:390.17
avril 09 13:40:55 [0m1712662855.560345 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.561529 [PHY]   pack_ul_tti_request SFN/Slot:390.18
avril 09 13:40:55 [0m1712662855.562921 [PHY]   pack_ul_tti_request SFN/Slot:390.19
avril 09 13:40:55 [0m1712662855.563993 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 391/0 
avril 09 13:40:55 [0m1712662855.570831 [NR_MAC]   (390/17)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.573006 [NR_MAC]   pucch_acknack  391. 7 Scheduling pucch reception in  391. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.573013 [PHY]   pack_ul_tti_request SFN/Slot:391.7
avril 09 13:40:55 [0m1712662855.573015 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.584653 [NR_MAC]   (391/7)uci_01->pduBitmap:3
avril 09 13:40:55 [0m1712662855.587060 [NR_MAC]     391.17 Scheduling pucch reception in  391.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.587067 [PHY]   pack_ul_tti_request SFN/Slot:391.17
avril 09 13:40:55 [0m1712662855.587070 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.588047 [PHY]   pack_ul_tti_request SFN/Slot:391.18
avril 09 13:40:55 [0m1712662855.589241 [PHY]   pack_ul_tti_request SFN/Slot:391.19
avril 09 13:40:55 [0m1712662855.597142 [NR_MAC]   (391/17)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.599488 [NR_MAC]     392. 7 Scheduling pucch reception in  392. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.599495 [PHY]   pack_ul_tti_request SFN/Slot:392.7
avril 09 13:40:55 [0m1712662855.599498 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.601799 [NR_MAC]     392. 8 Scheduling pucch reception in  392. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:55 [0m1712662855.601804 [PHY]   pack_ul_tti_request SFN/Slot:392.8
avril 09 13:40:55 [0m1712662855.601806 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:55 [0m1712662855.611026 [NR_MAC]   (392/7)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.613278 [NR_MAC]     392.17 Scheduling pucch reception in  392.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.613283 [PHY]   pack_ul_tti_request SFN/Slot:392.17
avril 09 13:40:55 [0m1712662855.613285 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.614495 [PHY]   pack_ul_tti_request SFN/Slot:392.18
avril 09 13:40:55 [0m1712662855.615833 [PHY]   pack_ul_tti_request SFN/Slot:392.19
avril 09 13:40:55 [0m1712662855.623663 [NR_MAC]   (392/17)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.626058 [NR_MAC]     393. 7 Scheduling pucch reception in  393. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.626067 [PHY]   pack_ul_tti_request SFN/Slot:393.7
avril 09 13:40:55 [0m1712662855.626070 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.637363 [NR_MAC]   (393/7)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.639820 [NR_MAC]     393.17 Scheduling pucch reception in  393.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.639875 [PHY]   pack_ul_tti_request SFN/Slot:393.17
avril 09 13:40:55 [0m1712662855.639877 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.641006 [PHY]   pack_ul_tti_request SFN/Slot:393.18
avril 09 13:40:55 [0m1712662855.642232 [PHY]   pack_ul_tti_request SFN/Slot:393.19
avril 09 13:40:55 [0m1712662855.650257 [NR_MAC]   (393/17)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.652741 [NR_MAC]     394. 7 Scheduling pucch reception in  394. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.652748 [PHY]   pack_ul_tti_request SFN/Slot:394.7
avril 09 13:40:55 [0m1712662855.652766 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.664124 [NR_MAC]   (394/7)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.666651 [NR_MAC]     394.17 Scheduling pucch reception in  394.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.666693 [PHY]   pack_ul_tti_request SFN/Slot:394.17
avril 09 13:40:55 [0m1712662855.666698 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.667875 [PHY]   pack_ul_tti_request SFN/Slot:394.18
avril 09 13:40:55 [0m1712662855.669054 [PHY]   pack_ul_tti_request SFN/Slot:394.19
avril 09 13:40:55 [0m1712662855.677160 [NR_MAC]   (394/17)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.679713 [NR_MAC]     395. 7 Scheduling pucch reception in  395. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.679754 [PHY]   pack_ul_tti_request SFN/Slot:395.7
avril 09 13:40:55 [0m1712662855.679757 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.691150 [NR_MAC]   (395/7)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.693471 [NR_MAC]     395.17 Scheduling pucch reception in  395.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.693477 [PHY]   pack_ul_tti_request SFN/Slot:395.17
avril 09 13:40:55 [0m1712662855.693480 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.694686 [PHY]   pack_ul_tti_request SFN/Slot:395.18
avril 09 13:40:55 [0m1712662855.696054 [PHY]   pack_ul_tti_request SFN/Slot:395.19
avril 09 13:40:55 [0m1712662855.703940 [NR_MAC]   (395/17)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.706351 [NR_MAC]     396. 7 Scheduling pucch reception in  396. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.706392 [PHY]   pack_ul_tti_request SFN/Slot:396.7
avril 09 13:40:55 [0m1712662855.706413 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.717948 [NR_MAC]   (396/7)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.720306 [NR_MAC]     396.17 Scheduling pucch reception in  396.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.720313 [PHY]   pack_ul_tti_request SFN/Slot:396.17
avril 09 13:40:55 [0m1712662855.720315 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.721375 [PHY]   pack_ul_tti_request SFN/Slot:396.18
avril 09 13:40:55 [0m1712662855.722761 [PHY]   pack_ul_tti_request SFN/Slot:396.19
avril 09 13:40:55 [0m1712662855.730670 [NR_MAC]   (396/17)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.732964 [NR_MAC]     397. 7 Scheduling pucch reception in  397. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.732973 [PHY]   pack_ul_tti_request SFN/Slot:397.7
avril 09 13:40:55 [0m1712662855.732976 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.744229 [NR_MAC]   (397/7)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.746673 [NR_MAC]     397.17 Scheduling pucch reception in  397.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.746680 [PHY]   pack_ul_tti_request SFN/Slot:397.17
avril 09 13:40:55 [0m1712662855.746682 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.747923 [PHY]   pack_ul_tti_request SFN/Slot:397.18
avril 09 13:40:55 [0m1712662855.749172 [PHY]   pack_ul_tti_request SFN/Slot:397.19
avril 09 13:40:55 [0m1712662855.757157 [NR_MAC]   (397/17)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.759842 [NR_MAC]     398. 7 Scheduling pucch reception in  398. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.759847 [PHY]   pack_ul_tti_request SFN/Slot:398.7
avril 09 13:40:55 [0m1712662855.759849 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.770961 [NR_MAC]   (398/7)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.773331 [NR_MAC]     398.17 Scheduling pucch reception in  398.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.773358 [PHY]   pack_ul_tti_request SFN/Slot:398.17
avril 09 13:40:55 [0m1712662855.773359 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.774504 [PHY]   pack_ul_tti_request SFN/Slot:398.18
avril 09 13:40:55 [0m1712662855.775923 [PHY]   pack_ul_tti_request SFN/Slot:398.19
avril 09 13:40:55 [0m1712662855.783722 [NR_MAC]   (398/17)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.786046 [NR_MAC]     399. 7 Scheduling pucch reception in  399. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.786053 [PHY]   pack_ul_tti_request SFN/Slot:399.7
avril 09 13:40:55 [0m1712662855.786055 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.797357 [NR_MAC]   (399/7)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.799866 [NR_MAC]     399.17 Scheduling pucch reception in  399.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.799902 [PHY]   pack_ul_tti_request SFN/Slot:399.17
avril 09 13:40:55 [0m1712662855.799914 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.801025 [PHY]   pack_ul_tti_request SFN/Slot:399.18
avril 09 13:40:55 [0m1712662855.802347 [PHY]   pack_ul_tti_request SFN/Slot:399.19
avril 09 13:40:55 [0m1712662855.810234 [NR_MAC]   (399/17)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.812760 [NR_MAC]     400. 7 Scheduling pucch reception in  400. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.812769 [PHY]   pack_ul_tti_request SFN/Slot:400.7
avril 09 13:40:55 [0m1712662855.812772 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.814955 [NR_MAC]     400. 8 Scheduling pucch reception in  400. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:55 [0m1712662855.814960 [PHY]   pack_ul_tti_request SFN/Slot:400.8
avril 09 13:40:55 [0m1712662855.814962 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:55 [0m1712662855.824034 [NR_MAC]   (400/7)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.826517 [NR_MAC]     400.17 Scheduling pucch reception in  400.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.826558 [PHY]   pack_ul_tti_request SFN/Slot:400.17
avril 09 13:40:55 [0m1712662855.826571 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.827817 [PHY]   pack_ul_tti_request SFN/Slot:400.18
avril 09 13:40:55 [0m1712662855.828962 [PHY]   pack_ul_tti_request SFN/Slot:400.19
avril 09 13:40:55 [0m1712662855.830112 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 401/0 
avril 09 13:40:55 [0m1712662855.836617 [NR_MAC]   (400/17)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.838908 [NR_MAC]   pucch_acknack  401. 7 Scheduling pucch reception in  401. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.838923 [PHY]   pack_ul_tti_request SFN/Slot:401.7
avril 09 13:40:55 [0m1712662855.838927 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.849849 [NR_MAC]   (401/7)uci_01->pduBitmap:3
avril 09 13:40:55 [0m1712662855.852152 [NR_MAC]     401.17 Scheduling pucch reception in  401.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.852161 [PHY]   pack_ul_tti_request SFN/Slot:401.17
avril 09 13:40:55 [0m1712662855.852163 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.853392 [PHY]   pack_ul_tti_request SFN/Slot:401.18
avril 09 13:40:55 [0m1712662855.854573 [PHY]   pack_ul_tti_request SFN/Slot:401.19
avril 09 13:40:55 [0m1712662855.861852 [NR_MAC]   (401/17)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.864383 [NR_MAC]     402. 7 Scheduling pucch reception in  402. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.864391 [PHY]   pack_ul_tti_request SFN/Slot:402.7
avril 09 13:40:55 [0m1712662855.864394 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.875499 [NR_MAC]   (402/7)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.878020 [NR_MAC]     402.17 Scheduling pucch reception in  402.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.878038 [PHY]   pack_ul_tti_request SFN/Slot:402.17
avril 09 13:40:55 [0m1712662855.878051 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.879036 [PHY]   pack_ul_tti_request SFN/Slot:402.18
avril 09 13:40:55 [0m1712662855.880335 [PHY]   pack_ul_tti_request SFN/Slot:402.19
avril 09 13:40:55 [0m1712662855.888193 [NR_MAC]   (402/17)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.890983 [NR_MAC]     403. 7 Scheduling pucch reception in  403. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.890991 [PHY]   pack_ul_tti_request SFN/Slot:403.7
avril 09 13:40:55 [0m1712662855.890994 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.902085 [NR_MAC]   (403/7)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.904553 [NR_MAC]     403.17 Scheduling pucch reception in  403.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.904560 [PHY]   pack_ul_tti_request SFN/Slot:403.17
avril 09 13:40:55 [0m1712662855.904561 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.905690 [PHY]   pack_ul_tti_request SFN/Slot:403.18
avril 09 13:40:55 [0m1712662855.906906 [PHY]   pack_ul_tti_request SFN/Slot:403.19
avril 09 13:40:55 [0m1712662855.914766 [NR_MAC]   (403/17)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.917006 [NR_MAC]     404. 7 Scheduling pucch reception in  404. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.917011 [PHY]   pack_ul_tti_request SFN/Slot:404.7
avril 09 13:40:55 [0m1712662855.917013 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.928114 [NR_MAC]   (404/7)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.930623 [NR_MAC]     404.17 Scheduling pucch reception in  404.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.930627 [PHY]   pack_ul_tti_request SFN/Slot:404.17
avril 09 13:40:55 [0m1712662855.930628 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.931834 [PHY]   pack_ul_tti_request SFN/Slot:404.18
avril 09 13:40:55 [0m1712662855.933036 [PHY]   pack_ul_tti_request SFN/Slot:404.19
avril 09 13:40:55 [0m1712662855.940858 [NR_MAC]   (404/17)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.943152 [NR_MAC]     405. 7 Scheduling pucch reception in  405. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.943159 [PHY]   pack_ul_tti_request SFN/Slot:405.7
avril 09 13:40:55 [0m1712662855.943163 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.954141 [NR_MAC]   (405/7)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.956778 [NR_MAC]     405.17 Scheduling pucch reception in  405.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.956787 [PHY]   pack_ul_tti_request SFN/Slot:405.17
avril 09 13:40:55 [0m1712662855.956789 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.957885 [PHY]   pack_ul_tti_request SFN/Slot:405.18
avril 09 13:40:55 [0m1712662855.959087 [PHY]   pack_ul_tti_request SFN/Slot:405.19
avril 09 13:40:55 [0m1712662855.966728 [NR_MAC]   (405/17)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.969039 [NR_MAC]     406. 7 Scheduling pucch reception in  406. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.969051 [PHY]   pack_ul_tti_request SFN/Slot:406.7
avril 09 13:40:55 [0m1712662855.969054 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.980123 [NR_MAC]   (406/7)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.982708 [NR_MAC]     406.17 Scheduling pucch reception in  406.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.982736 [PHY]   pack_ul_tti_request SFN/Slot:406.17
avril 09 13:40:55 [0m1712662855.982738 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:55 [0m1712662855.983874 [PHY]   pack_ul_tti_request SFN/Slot:406.18
avril 09 13:40:55 [0m1712662855.985002 [PHY]   pack_ul_tti_request SFN/Slot:406.19
avril 09 13:40:55 [0m1712662855.992838 [NR_MAC]   (406/17)uci_01->pduBitmap:1
avril 09 13:40:55 [0m1712662855.995184 [NR_MAC]     407. 7 Scheduling pucch reception in  407. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:55 [0m1712662855.995192 [PHY]   pack_ul_tti_request SFN/Slot:407.7
avril 09 13:40:55 [0m1712662855.995195 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.006307 [NR_MAC]   (407/7)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.008792 [NR_MAC]     407.17 Scheduling pucch reception in  407.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.008799 [PHY]   pack_ul_tti_request SFN/Slot:407.17
avril 09 13:40:56 [0m1712662856.008801 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.009871 [PHY]   pack_ul_tti_request SFN/Slot:407.18
avril 09 13:40:56 [0m1712662856.010982 [PHY]   pack_ul_tti_request SFN/Slot:407.19
avril 09 13:40:56 [0m1712662856.018834 [NR_MAC]   (407/17)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.021118 [NR_MAC]     408. 7 Scheduling pucch reception in  408. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.021126 [PHY]   pack_ul_tti_request SFN/Slot:408.7
avril 09 13:40:56 [0m1712662856.021129 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.023293 [NR_MAC]     408. 8 Scheduling pucch reception in  408. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:56 [0m1712662856.023310 [PHY]   pack_ul_tti_request SFN/Slot:408.8
avril 09 13:40:56 [0m1712662856.023311 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:56 [0m1712662856.032495 [NR_MAC]   (408/7)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.034968 [NR_MAC]     408.17 Scheduling pucch reception in  408.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.034978 [PHY]   pack_ul_tti_request SFN/Slot:408.17
avril 09 13:40:56 [0m1712662856.034981 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.035969 [PHY]   pack_ul_tti_request SFN/Slot:408.18
avril 09 13:40:56 [0m1712662856.037244 [PHY]   pack_ul_tti_request SFN/Slot:408.19
avril 09 13:40:56 [0m1712662856.045143 [NR_MAC]   (408/17)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.047777 [NR_MAC]     409. 7 Scheduling pucch reception in  409. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.047804 [PHY]   pack_ul_tti_request SFN/Slot:409.7
avril 09 13:40:56 [0m1712662856.047807 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.058968 [NR_MAC]   (409/7)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.061337 [NR_MAC]     409.17 Scheduling pucch reception in  409.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.061345 [PHY]   pack_ul_tti_request SFN/Slot:409.17
avril 09 13:40:56 [0m1712662856.061348 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.062626 [PHY]   pack_ul_tti_request SFN/Slot:409.18
avril 09 13:40:56 [0m1712662856.063932 [PHY]   pack_ul_tti_request SFN/Slot:409.19
avril 09 13:40:56 [0m1712662856.071565 [NR_MAC]   (409/17)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.074105 [NR_MAC]     410. 7 Scheduling pucch reception in  410. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.074116 [PHY]   pack_ul_tti_request SFN/Slot:410.7
avril 09 13:40:56 [0m1712662856.074120 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.085297 [NR_MAC]   (410/7)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.087824 [NR_MAC]     410.17 Scheduling pucch reception in  410.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.087833 [PHY]   pack_ul_tti_request SFN/Slot:410.17
avril 09 13:40:56 [0m1712662856.087835 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.089034 [PHY]   pack_ul_tti_request SFN/Slot:410.18
avril 09 13:40:56 [0m1712662856.090117 [PHY]   pack_ul_tti_request SFN/Slot:410.19
avril 09 13:40:56 [0m1712662856.091400 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 411/0 
avril 09 13:40:56 [0m1712662856.097923 [NR_MAC]   (410/17)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.100486 [NR_MAC]   pucch_acknack  411. 7 Scheduling pucch reception in  411. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.100494 [PHY]   pack_ul_tti_request SFN/Slot:411.7
avril 09 13:40:56 [0m1712662856.100497 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.111747 [NR_MAC]   (411/7)uci_01->pduBitmap:3
avril 09 13:40:56 [0m1712662856.114172 [NR_MAC]     411.17 Scheduling pucch reception in  411.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.114180 [PHY]   pack_ul_tti_request SFN/Slot:411.17
avril 09 13:40:56 [0m1712662856.114182 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.115647 [PHY]   pack_ul_tti_request SFN/Slot:411.18
avril 09 13:40:56 [0m1712662856.116825 [PHY]   pack_ul_tti_request SFN/Slot:411.19
avril 09 13:40:56 [0m1712662856.124842 [NR_MAC]   (411/17)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.127183 [NR_MAC]     412. 7 Scheduling pucch reception in  412. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.127188 [PHY]   pack_ul_tti_request SFN/Slot:412.7
avril 09 13:40:56 [0m1712662856.127190 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.138649 [NR_MAC]   (412/7)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.141016 [NR_MAC]     412.17 Scheduling pucch reception in  412.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.141025 [PHY]   pack_ul_tti_request SFN/Slot:412.17
avril 09 13:40:56 [0m1712662856.141028 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.142187 [PHY]   pack_ul_tti_request SFN/Slot:412.18
avril 09 13:40:56 [0m1712662856.143380 [PHY]   pack_ul_tti_request SFN/Slot:412.19
avril 09 13:40:56 [0m1712662856.151200 [NR_MAC]   (412/17)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.153836 [NR_MAC]     413. 7 Scheduling pucch reception in  413. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.153845 [PHY]   pack_ul_tti_request SFN/Slot:413.7
avril 09 13:40:56 [0m1712662856.153848 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.165179 [NR_MAC]   (413/7)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.167783 [NR_MAC]     413.17 Scheduling pucch reception in  413.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.167792 [PHY]   pack_ul_tti_request SFN/Slot:413.17
avril 09 13:40:56 [0m1712662856.167794 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.168950 [PHY]   pack_ul_tti_request SFN/Slot:413.18
avril 09 13:40:56 [0m1712662856.170163 [PHY]   pack_ul_tti_request SFN/Slot:413.19
avril 09 13:40:56 [0m1712662856.178234 [NR_MAC]   (413/17)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.181011 [NR_MAC]     414. 7 Scheduling pucch reception in  414. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.181021 [PHY]   pack_ul_tti_request SFN/Slot:414.7
avril 09 13:40:56 [0m1712662856.181024 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.192372 [NR_MAC]   (414/7)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.194907 [NR_MAC]     414.17 Scheduling pucch reception in  414.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.194916 [PHY]   pack_ul_tti_request SFN/Slot:414.17
avril 09 13:40:56 [0m1712662856.194918 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.195996 [PHY]   pack_ul_tti_request SFN/Slot:414.18
avril 09 13:40:56 [0m1712662856.197278 [PHY]   pack_ul_tti_request SFN/Slot:414.19
avril 09 13:40:56 [0m1712662856.205285 [NR_MAC]   (414/17)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.207883 [NR_MAC]     415. 7 Scheduling pucch reception in  415. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.207890 [PHY]   pack_ul_tti_request SFN/Slot:415.7
avril 09 13:40:56 [0m1712662856.207893 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.219090 [NR_MAC]   (415/7)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.221575 [NR_MAC]     415.17 Scheduling pucch reception in  415.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.221617 [PHY]   pack_ul_tti_request SFN/Slot:415.17
avril 09 13:40:56 [0m1712662856.221633 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.222856 [PHY]   pack_ul_tti_request SFN/Slot:415.18
avril 09 13:40:56 [0m1712662856.224052 [PHY]   pack_ul_tti_request SFN/Slot:415.19
avril 09 13:40:56 [0m1712662856.231863 [NR_MAC]   (415/17)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.234228 [NR_MAC]     416. 7 Scheduling pucch reception in  416. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.234234 [PHY]   pack_ul_tti_request SFN/Slot:416.7
avril 09 13:40:56 [0m1712662856.234244 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.236485 [NR_MAC]     416. 8 Scheduling pucch reception in  416. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:56 [0m1712662856.236488 [PHY]   pack_ul_tti_request SFN/Slot:416.8
avril 09 13:40:56 [0m1712662856.236490 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:56 [0m1712662856.245715 [NR_MAC]   (416/7)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.248008 [NR_MAC]     416.17 Scheduling pucch reception in  416.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.248012 [PHY]   pack_ul_tti_request SFN/Slot:416.17
avril 09 13:40:56 [0m1712662856.248014 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.249114 [PHY]   pack_ul_tti_request SFN/Slot:416.18
avril 09 13:40:56 [0m1712662856.250518 [PHY]   pack_ul_tti_request SFN/Slot:416.19
avril 09 13:40:56 [0m1712662856.258136 [NR_MAC]   (416/17)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.260782 [NR_MAC]     417. 7 Scheduling pucch reception in  417. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.260788 [PHY]   pack_ul_tti_request SFN/Slot:417.7
avril 09 13:40:56 [0m1712662856.260790 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.272103 [NR_MAC]   (417/7)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.274731 [NR_MAC]     417.17 Scheduling pucch reception in  417.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.274748 [PHY]   pack_ul_tti_request SFN/Slot:417.17
avril 09 13:40:56 [0m1712662856.274750 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.275919 [PHY]   pack_ul_tti_request SFN/Slot:417.18
avril 09 13:40:56 [0m1712662856.277182 [PHY]   pack_ul_tti_request SFN/Slot:417.19
avril 09 13:40:56 [0m1712662856.285001 [NR_MAC]   (417/17)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.287596 [NR_MAC]     418. 7 Scheduling pucch reception in  418. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.287620 [PHY]   pack_ul_tti_request SFN/Slot:418.7
avril 09 13:40:56 [0m1712662856.287632 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.299132 [NR_MAC]   (418/7)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.301611 [NR_MAC]     418.17 Scheduling pucch reception in  418.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.301634 [PHY]   pack_ul_tti_request SFN/Slot:418.17
avril 09 13:40:56 [0m1712662856.301636 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.302824 [PHY]   pack_ul_tti_request SFN/Slot:418.18
avril 09 13:40:56 [0m1712662856.304049 [PHY]   pack_ul_tti_request SFN/Slot:418.19
avril 09 13:40:56 [0m1712662856.311825 [NR_MAC]   (418/17)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.314264 [NR_MAC]     419. 7 Scheduling pucch reception in  419. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.314272 [PHY]   pack_ul_tti_request SFN/Slot:419.7
avril 09 13:40:56 [0m1712662856.314275 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.325532 [NR_MAC]   (419/7)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.327896 [NR_MAC]     419.17 Scheduling pucch reception in  419.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.327903 [PHY]   pack_ul_tti_request SFN/Slot:419.17
avril 09 13:40:56 [0m1712662856.327906 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.329076 [PHY]   pack_ul_tti_request SFN/Slot:419.18
avril 09 13:40:56 [0m1712662856.330303 [PHY]   pack_ul_tti_request SFN/Slot:419.19
avril 09 13:40:56 [0m1712662856.337872 [NR_MAC]   (419/17)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.340334 [NR_MAC]     420. 7 Scheduling pucch reception in  420. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.340342 [PHY]   pack_ul_tti_request SFN/Slot:420.7
avril 09 13:40:56 [0m1712662856.340345 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.351644 [NR_MAC]   (420/7)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.353976 [NR_MAC]     420.17 Scheduling pucch reception in  420.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.353984 [PHY]   pack_ul_tti_request SFN/Slot:420.17
avril 09 13:40:56 [0m1712662856.353986 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.355115 [PHY]   pack_ul_tti_request SFN/Slot:420.18
avril 09 13:40:56 [0m1712662856.356452 [PHY]   pack_ul_tti_request SFN/Slot:420.19
avril 09 13:40:56 [0m1712662856.357657 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 421/0 
avril 09 13:40:56 [0m1712662856.364040 [NR_MAC]   (420/17)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.366709 [NR_MAC]   pucch_acknack  421. 7 Scheduling pucch reception in  421. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.366766 [PHY]   pack_ul_tti_request SFN/Slot:421.7
avril 09 13:40:56 [0m1712662856.366769 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.378117 [NR_MAC]   (421/7)uci_01->pduBitmap:3
avril 09 13:40:56 [0m1712662856.380758 [NR_MAC]     421.17 Scheduling pucch reception in  421.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.380765 [PHY]   pack_ul_tti_request SFN/Slot:421.17
avril 09 13:40:56 [0m1712662856.380768 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.381960 [PHY]   pack_ul_tti_request SFN/Slot:421.18
avril 09 13:40:56 [0m1712662856.383186 [PHY]   pack_ul_tti_request SFN/Slot:421.19
avril 09 13:40:56 [0m1712662856.391104 [NR_MAC]   (421/17)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.392749 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 422/6 
avril 09 13:40:56 [0m1712662856.393830 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 422/7 
avril 09 13:40:56 [0m1712662856.393835 [NR_MAC]     422. 7 Scheduling pucch reception in  422. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.393847 [PHY]   pack_ul_tti_request SFN/Slot:422.7
avril 09 13:40:56 [0m1712662856.393854 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.405079 [NR_MAC]   (422/7)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.407592 [NR_MAC]   pucch_acknack  422.17 Scheduling pucch reception in  422.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.407609 [PHY]   pack_ul_tti_request SFN/Slot:422.17
avril 09 13:40:56 [0m1712662856.407612 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.408731 [PHY]   pack_ul_tti_request SFN/Slot:422.18
avril 09 13:40:56 [0m1712662856.410019 [PHY]   pack_ul_tti_request SFN/Slot:422.19
avril 09 13:40:56 [0m1712662856.417770 [NR_MAC]   (422/17)uci_01->pduBitmap:3
avril 09 13:40:56 [0m1712662856.420343 [NR_MAC]     423. 7 Scheduling pucch reception in  423. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.420360 [PHY]   pack_ul_tti_request SFN/Slot:423.7
avril 09 13:40:56 [0m1712662856.420363 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.431686 [NR_MAC]   (423/7)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.433986 [NR_MAC]     423.17 Scheduling pucch reception in  423.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.433993 [PHY]   pack_ul_tti_request SFN/Slot:423.17
avril 09 13:40:56 [0m1712662856.433996 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.435179 [PHY]   pack_ul_tti_request SFN/Slot:423.18
avril 09 13:40:56 [0m1712662856.436370 [PHY]   pack_ul_tti_request SFN/Slot:423.19
avril 09 13:40:56 [0m1712662856.443938 [NR_MAC]   (423/17)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.446423 [NR_MAC]     424. 7 Scheduling pucch reception in  424. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.446437 [PHY]   pack_ul_tti_request SFN/Slot:424.7
avril 09 13:40:56 [0m1712662856.446442 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.448622 [NR_MAC]     424. 8 Scheduling pucch reception in  424. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:56 [0m1712662856.448636 [PHY]   pack_ul_tti_request SFN/Slot:424.8
avril 09 13:40:56 [0m1712662856.448638 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:56 [0m1712662856.457761 [NR_MAC]   (424/7)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.460089 [NR_MAC]     424.17 Scheduling pucch reception in  424.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.460099 [PHY]   pack_ul_tti_request SFN/Slot:424.17
avril 09 13:40:56 [0m1712662856.460102 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.461404 [PHY]   pack_ul_tti_request SFN/Slot:424.18
avril 09 13:40:56 [0m1712662856.462583 [PHY]   pack_ul_tti_request SFN/Slot:424.19
avril 09 13:40:56 [0m1712662856.470413 [NR_MAC]   (424/17)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.472997 [NR_MAC]     425. 7 Scheduling pucch reception in  425. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.473005 [PHY]   pack_ul_tti_request SFN/Slot:425.7
avril 09 13:40:56 [0m1712662856.473008 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.484086 [NR_MAC]   (425/7)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.486519 [NR_MAC]     425.17 Scheduling pucch reception in  425.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.486531 [PHY]   pack_ul_tti_request SFN/Slot:425.17
avril 09 13:40:56 [0m1712662856.486534 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.487774 [PHY]   pack_ul_tti_request SFN/Slot:425.18
avril 09 13:40:56 [0m1712662856.488981 [PHY]   pack_ul_tti_request SFN/Slot:425.19
avril 09 13:40:56 [0m1712662856.496802 [NR_MAC]   (425/17)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.499195 [NR_MAC]     426. 7 Scheduling pucch reception in  426. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.499202 [PHY]   pack_ul_tti_request SFN/Slot:426.7
avril 09 13:40:56 [0m1712662856.499205 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.510359 [NR_MAC]   (426/7)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.512902 [NR_MAC]     426.17 Scheduling pucch reception in  426.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.512909 [PHY]   pack_ul_tti_request SFN/Slot:426.17
avril 09 13:40:56 [0m1712662856.512911 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.513992 [PHY]   pack_ul_tti_request SFN/Slot:426.18
avril 09 13:40:56 [0m1712662856.515163 [PHY]   pack_ul_tti_request SFN/Slot:426.19
avril 09 13:40:56 [0m1712662856.523066 [NR_MAC]   (426/17)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.525736 [NR_MAC]     427. 7 Scheduling pucch reception in  427. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.525744 [PHY]   pack_ul_tti_request SFN/Slot:427.7
avril 09 13:40:56 [0m1712662856.525747 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.536992 [NR_MAC]   (427/7)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.539487 [NR_MAC]     427.17 Scheduling pucch reception in  427.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.539505 [PHY]   pack_ul_tti_request SFN/Slot:427.17
avril 09 13:40:56 [0m1712662856.539507 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.540533 [PHY]   pack_ul_tti_request SFN/Slot:427.18
avril 09 13:40:56 [0m1712662856.541862 [PHY]   pack_ul_tti_request SFN/Slot:427.19
avril 09 13:40:56 [0m1712662856.549627 [NR_MAC]   (427/17)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.552072 [NR_MAC]     428. 7 Scheduling pucch reception in  428. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.552080 [PHY]   pack_ul_tti_request SFN/Slot:428.7
avril 09 13:40:56 [0m1712662856.552083 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.563152 [NR_MAC]   (428/7)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.565748 [NR_MAC]     428.17 Scheduling pucch reception in  428.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.565798 [PHY]   pack_ul_tti_request SFN/Slot:428.17
avril 09 13:40:56 [0m1712662856.565803 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.566944 [PHY]   pack_ul_tti_request SFN/Slot:428.18
avril 09 13:40:56 [0m1712662856.568200 [PHY]   pack_ul_tti_request SFN/Slot:428.19
avril 09 13:40:56 [0m1712662856.576091 [NR_MAC]   (428/17)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.578756 [NR_MAC]     429. 7 Scheduling pucch reception in  429. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.578764 [PHY]   pack_ul_tti_request SFN/Slot:429.7
avril 09 13:40:56 [0m1712662856.578766 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.590043 [NR_MAC]   (429/7)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.592539 [NR_MAC]     429.17 Scheduling pucch reception in  429.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.592545 [PHY]   pack_ul_tti_request SFN/Slot:429.17
avril 09 13:40:56 [0m1712662856.592546 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.593623 [PHY]   pack_ul_tti_request SFN/Slot:429.18
avril 09 13:40:56 [0m1712662856.594850 [PHY]   pack_ul_tti_request SFN/Slot:429.19
avril 09 13:40:56 [0m1712662856.602844 [NR_MAC]   (429/17)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.605200 [NR_MAC]     430. 7 Scheduling pucch reception in  430. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.605208 [PHY]   pack_ul_tti_request SFN/Slot:430.7
avril 09 13:40:56 [0m1712662856.605211 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.616497 [NR_MAC]   (430/7)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.618907 [NR_MAC]     430.17 Scheduling pucch reception in  430.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.618914 [PHY]   pack_ul_tti_request SFN/Slot:430.17
avril 09 13:40:56 [0m1712662856.618916 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.620057 [PHY]   pack_ul_tti_request SFN/Slot:430.18
avril 09 13:40:56 [0m1712662856.621217 [PHY]   pack_ul_tti_request SFN/Slot:430.19
avril 09 13:40:56 [0m1712662856.622540 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 431/0 
avril 09 13:40:56 [0m1712662856.628975 [NR_MAC]   (430/17)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.631456 [NR_MAC]   pucch_acknack  431. 7 Scheduling pucch reception in  431. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.631464 [PHY]   pack_ul_tti_request SFN/Slot:431.7
avril 09 13:40:56 [0m1712662856.631467 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.642764 [NR_MAC]   (431/7)uci_01->pduBitmap:3
avril 09 13:40:56 [0m1712662856.645075 [NR_MAC]     431.17 Scheduling pucch reception in  431.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.645155 [PHY]   pack_ul_tti_request SFN/Slot:431.17
avril 09 13:40:56 [0m1712662856.645158 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.646345 [PHY]   pack_ul_tti_request SFN/Slot:431.18
avril 09 13:40:56 [0m1712662856.647567 [PHY]   pack_ul_tti_request SFN/Slot:431.19
avril 09 13:40:56 [0m1712662856.655403 [NR_MAC]   (431/17)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.658027 [NR_MAC]     432. 7 Scheduling pucch reception in  432. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.658035 [PHY]   pack_ul_tti_request SFN/Slot:432.7
avril 09 13:40:56 [0m1712662856.658038 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.660036 [NR_MAC]     432. 8 Scheduling pucch reception in  432. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:56 [0m1712662856.660047 [PHY]   pack_ul_tti_request SFN/Slot:432.8
avril 09 13:40:56 [0m1712662856.660049 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:56 [0m1712662856.669042 [NR_MAC]   (432/7)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.671693 [NR_MAC]     432.17 Scheduling pucch reception in  432.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.671705 [PHY]   pack_ul_tti_request SFN/Slot:432.17
avril 09 13:40:56 [0m1712662856.671708 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.672861 [PHY]   pack_ul_tti_request SFN/Slot:432.18
avril 09 13:40:56 [0m1712662856.674052 [PHY]   pack_ul_tti_request SFN/Slot:432.19
avril 09 13:40:56 [0m1712662856.681787 [NR_MAC]   (432/17)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.684225 [NR_MAC]     433. 7 Scheduling pucch reception in  433. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.684234 [PHY]   pack_ul_tti_request SFN/Slot:433.7
avril 09 13:40:56 [0m1712662856.684236 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.695368 [NR_MAC]   (433/7)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.697956 [NR_MAC]     433.17 Scheduling pucch reception in  433.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.697971 [PHY]   pack_ul_tti_request SFN/Slot:433.17
avril 09 13:40:56 [0m1712662856.697973 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.699049 [PHY]   pack_ul_tti_request SFN/Slot:433.18
avril 09 13:40:56 [0m1712662856.700353 [PHY]   pack_ul_tti_request SFN/Slot:433.19
avril 09 13:40:56 [0m1712662856.708113 [NR_MAC]   (433/17)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.710851 [NR_MAC]     434. 7 Scheduling pucch reception in  434. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.710858 [PHY]   pack_ul_tti_request SFN/Slot:434.7
avril 09 13:40:56 [0m1712662856.710861 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.722221 [NR_MAC]   (434/7)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.724767 [NR_MAC]     434.17 Scheduling pucch reception in  434.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.724773 [PHY]   pack_ul_tti_request SFN/Slot:434.17
avril 09 13:40:56 [0m1712662856.724775 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.725893 [PHY]   pack_ul_tti_request SFN/Slot:434.18
avril 09 13:40:56 [0m1712662856.727086 [PHY]   pack_ul_tti_request SFN/Slot:434.19
avril 09 13:40:56 [0m1712662856.734911 [NR_MAC]   (434/17)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.737309 [NR_MAC]     435. 7 Scheduling pucch reception in  435. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.737334 [PHY]   pack_ul_tti_request SFN/Slot:435.7
avril 09 13:40:56 [0m1712662856.737337 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.748873 [NR_MAC]   (435/7)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.751232 [NR_MAC]     435.17 Scheduling pucch reception in  435.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.751238 [PHY]   pack_ul_tti_request SFN/Slot:435.17
avril 09 13:40:56 [0m1712662856.751241 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.752466 [PHY]   pack_ul_tti_request SFN/Slot:435.18
avril 09 13:40:56 [0m1712662856.753769 [PHY]   pack_ul_tti_request SFN/Slot:435.19
avril 09 13:40:56 [0m1712662856.761364 [NR_MAC]   (435/17)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.763850 [NR_MAC]     436. 7 Scheduling pucch reception in  436. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.763861 [PHY]   pack_ul_tti_request SFN/Slot:436.7
avril 09 13:40:56 [0m1712662856.763865 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.775073 [NR_MAC]   (436/7)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.777721 [NR_MAC]     436.17 Scheduling pucch reception in  436.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.777734 [PHY]   pack_ul_tti_request SFN/Slot:436.17
avril 09 13:40:56 [0m1712662856.777736 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.778760 [PHY]   pack_ul_tti_request SFN/Slot:436.18
avril 09 13:40:56 [0m1712662856.779960 [PHY]   pack_ul_tti_request SFN/Slot:436.19
avril 09 13:40:56 [0m1712662856.787873 [NR_MAC]   (436/17)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.790264 [NR_MAC]     437. 7 Scheduling pucch reception in  437. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.790270 [PHY]   pack_ul_tti_request SFN/Slot:437.7
avril 09 13:40:56 [0m1712662856.790273 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.801551 [NR_MAC]   (437/7)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.803956 [NR_MAC]     437.17 Scheduling pucch reception in  437.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.803961 [PHY]   pack_ul_tti_request SFN/Slot:437.17
avril 09 13:40:56 [0m1712662856.803963 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.805068 [PHY]   pack_ul_tti_request SFN/Slot:437.18
avril 09 13:40:56 [0m1712662856.806194 [PHY]   pack_ul_tti_request SFN/Slot:437.19
avril 09 13:40:56 [0m1712662856.813895 [NR_MAC]   (437/17)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.816461 [NR_MAC]     438. 7 Scheduling pucch reception in  438. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.816478 [PHY]   pack_ul_tti_request SFN/Slot:438.7
avril 09 13:40:56 [0m1712662856.816482 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.827640 [NR_MAC]   (438/7)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.830087 [NR_MAC]     438.17 Scheduling pucch reception in  438.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.830098 [PHY]   pack_ul_tti_request SFN/Slot:438.17
avril 09 13:40:56 [0m1712662856.830101 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.831232 [PHY]   pack_ul_tti_request SFN/Slot:438.18
avril 09 13:40:56 [0m1712662856.832524 [PHY]   pack_ul_tti_request SFN/Slot:438.19
avril 09 13:40:56 [0m1712662856.840051 [NR_MAC]   (438/17)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.842594 [NR_MAC]     439. 7 Scheduling pucch reception in  439. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.842602 [PHY]   pack_ul_tti_request SFN/Slot:439.7
avril 09 13:40:56 [0m1712662856.842605 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.853374 [NR_MAC]   (439/7)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.855909 [NR_MAC]     439.17 Scheduling pucch reception in  439.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.855915 [PHY]   pack_ul_tti_request SFN/Slot:439.17
avril 09 13:40:56 [0m1712662856.855918 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.857035 [PHY]   pack_ul_tti_request SFN/Slot:439.18
avril 09 13:40:56 [0m1712662856.858308 [PHY]   pack_ul_tti_request SFN/Slot:439.19
avril 09 13:40:56 [0m1712662856.866078 [NR_MAC]   (439/17)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.868646 [NR_MAC]     440. 7 Scheduling pucch reception in  440. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.868672 [PHY]   pack_ul_tti_request SFN/Slot:440.7
avril 09 13:40:56 [0m1712662856.868674 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.870917 [NR_MAC]     440. 8 Scheduling pucch reception in  440. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:56 [0m1712662856.870925 [PHY]   pack_ul_tti_request SFN/Slot:440.8
avril 09 13:40:56 [0m1712662856.870927 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:56 [0m1712662856.880012 [NR_MAC]   (440/7)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.882510 [NR_MAC]     440.17 Scheduling pucch reception in  440.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.882533 [PHY]   pack_ul_tti_request SFN/Slot:440.17
avril 09 13:40:56 [0m1712662856.882536 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.883759 [PHY]   pack_ul_tti_request SFN/Slot:440.18
avril 09 13:40:56 [0m1712662856.884992 [PHY]   pack_ul_tti_request SFN/Slot:440.19
avril 09 13:40:56 [0m1712662856.886229 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 441/0 
avril 09 13:40:56 [0m1712662856.893028 [NR_MAC]   (440/17)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.895458 [NR_MAC]   pucch_acknack  441. 7 Scheduling pucch reception in  441. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.895471 [PHY]   pack_ul_tti_request SFN/Slot:441.7
avril 09 13:40:56 [0m1712662856.895475 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.906890 [NR_MAC]   (441/7)uci_01->pduBitmap:3
avril 09 13:40:56 [0m1712662856.909114 [NR_MAC]     441.17 Scheduling pucch reception in  441.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.909121 [PHY]   pack_ul_tti_request SFN/Slot:441.17
avril 09 13:40:56 [0m1712662856.909123 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.910302 [PHY]   pack_ul_tti_request SFN/Slot:441.18
avril 09 13:40:56 [0m1712662856.911591 [PHY]   pack_ul_tti_request SFN/Slot:441.19
avril 09 13:40:56 [0m1712662856.919386 [NR_MAC]   (441/17)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.921832 [NR_MAC]     442. 7 Scheduling pucch reception in  442. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.921853 [PHY]   pack_ul_tti_request SFN/Slot:442.7
avril 09 13:40:56 [0m1712662856.921856 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.933180 [NR_MAC]   (442/7)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.935847 [NR_MAC]     442.17 Scheduling pucch reception in  442.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.935853 [PHY]   pack_ul_tti_request SFN/Slot:442.17
avril 09 13:40:56 [0m1712662856.935855 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.936990 [PHY]   pack_ul_tti_request SFN/Slot:442.18
avril 09 13:40:56 [0m1712662856.938214 [PHY]   pack_ul_tti_request SFN/Slot:442.19
avril 09 13:40:56 [0m1712662856.946006 [NR_MAC]   (442/17)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.948579 [NR_MAC]     443. 7 Scheduling pucch reception in  443. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.948611 [PHY]   pack_ul_tti_request SFN/Slot:443.7
avril 09 13:40:56 [0m1712662856.948613 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.959863 [NR_MAC]   (443/7)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.962121 [NR_MAC]     443.17 Scheduling pucch reception in  443.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.962135 [PHY]   pack_ul_tti_request SFN/Slot:443.17
avril 09 13:40:56 [0m1712662856.962137 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.963371 [PHY]   pack_ul_tti_request SFN/Slot:443.18
avril 09 13:40:56 [0m1712662856.964540 [PHY]   pack_ul_tti_request SFN/Slot:443.19
avril 09 13:40:56 [0m1712662856.972124 [NR_MAC]   (443/17)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.974779 [NR_MAC]     444. 7 Scheduling pucch reception in  444. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.974785 [PHY]   pack_ul_tti_request SFN/Slot:444.7
avril 09 13:40:56 [0m1712662856.974788 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.985894 [NR_MAC]   (444/7)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662856.988160 [NR_MAC]     444.17 Scheduling pucch reception in  444.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662856.988166 [PHY]   pack_ul_tti_request SFN/Slot:444.17
avril 09 13:40:56 [0m1712662856.988168 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:56 [0m1712662856.989358 [PHY]   pack_ul_tti_request SFN/Slot:444.18
avril 09 13:40:56 [0m1712662856.990640 [PHY]   pack_ul_tti_request SFN/Slot:444.19
avril 09 13:40:56 [0m1712662856.998337 [NR_MAC]   (444/17)uci_01->pduBitmap:1
avril 09 13:40:56 [0m1712662857.001054 [NR_MAC]     445. 7 Scheduling pucch reception in  445. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:56 [0m1712662857.001062 [PHY]   pack_ul_tti_request SFN/Slot:445.7
avril 09 13:40:56 [0m1712662857.001065 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.012263 [NR_MAC]   (445/7)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.014551 [NR_MAC]     445.17 Scheduling pucch reception in  445.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.014560 [PHY]   pack_ul_tti_request SFN/Slot:445.17
avril 09 13:40:57 [0m1712662857.014562 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.015796 [PHY]   pack_ul_tti_request SFN/Slot:445.18
avril 09 13:40:57 [0m1712662857.016924 [PHY]   pack_ul_tti_request SFN/Slot:445.19
avril 09 13:40:57 [0m1712662857.024324 [NR_MAC]   (445/17)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.026901 [NR_MAC]     446. 7 Scheduling pucch reception in  446. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.026910 [PHY]   pack_ul_tti_request SFN/Slot:446.7
avril 09 13:40:57 [0m1712662857.026913 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.038228 [NR_MAC]   (446/7)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.040875 [NR_MAC]     446.17 Scheduling pucch reception in  446.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.040884 [PHY]   pack_ul_tti_request SFN/Slot:446.17
avril 09 13:40:57 [0m1712662857.040888 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.041967 [PHY]   pack_ul_tti_request SFN/Slot:446.18
avril 09 13:40:57 [0m1712662857.043064 [PHY]   pack_ul_tti_request SFN/Slot:446.19
avril 09 13:40:57 [0m1712662857.050783 [NR_MAC]   (446/17)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.053130 [NR_MAC]     447. 7 Scheduling pucch reception in  447. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.053138 [PHY]   pack_ul_tti_request SFN/Slot:447.7
avril 09 13:40:57 [0m1712662857.053141 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.064057 [NR_MAC]   (447/7)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.066701 [NR_MAC]     447.17 Scheduling pucch reception in  447.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.066738 [PHY]   pack_ul_tti_request SFN/Slot:447.17
avril 09 13:40:57 [0m1712662857.066756 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.067924 [PHY]   pack_ul_tti_request SFN/Slot:447.18
avril 09 13:40:57 [0m1712662857.069092 [PHY]   pack_ul_tti_request SFN/Slot:447.19
avril 09 13:40:57 [0m1712662857.076859 [NR_MAC]   (447/17)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.079199 [NR_MAC]     448. 7 Scheduling pucch reception in  448. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.079211 [PHY]   pack_ul_tti_request SFN/Slot:448.7
avril 09 13:40:57 [0m1712662857.079215 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.081431 [NR_MAC]     448. 8 Scheduling pucch reception in  448. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:57 [0m1712662857.081437 [PHY]   pack_ul_tti_request SFN/Slot:448.8
avril 09 13:40:57 [0m1712662857.081439 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:57 [0m1712662857.090348 [NR_MAC]   (448/7)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.092994 [NR_MAC]     448.17 Scheduling pucch reception in  448.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.093002 [PHY]   pack_ul_tti_request SFN/Slot:448.17
avril 09 13:40:57 [0m1712662857.093004 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.094063 [PHY]   pack_ul_tti_request SFN/Slot:448.18
avril 09 13:40:57 [0m1712662857.095224 [PHY]   pack_ul_tti_request SFN/Slot:448.19
avril 09 13:40:57 [0m1712662857.102957 [NR_MAC]   (448/17)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.105299 [NR_MAC]     449. 7 Scheduling pucch reception in  449. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.105307 [PHY]   pack_ul_tti_request SFN/Slot:449.7
avril 09 13:40:57 [0m1712662857.105310 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.116172 [NR_MAC]   (449/7)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.118787 [NR_MAC]     449.17 Scheduling pucch reception in  449.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.118794 [PHY]   pack_ul_tti_request SFN/Slot:449.17
avril 09 13:40:57 [0m1712662857.118797 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.119924 [PHY]   pack_ul_tti_request SFN/Slot:449.18
avril 09 13:40:57 [0m1712662857.121079 [PHY]   pack_ul_tti_request SFN/Slot:449.19
avril 09 13:40:57 [0m1712662857.128672 [NR_MAC]   (449/17)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.131080 [NR_MAC]     450. 7 Scheduling pucch reception in  450. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.131091 [PHY]   pack_ul_tti_request SFN/Slot:450.7
avril 09 13:40:57 [0m1712662857.131095 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.142189 [NR_MAC]   (450/7)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.144687 [NR_MAC]     450.17 Scheduling pucch reception in  450.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.144696 [PHY]   pack_ul_tti_request SFN/Slot:450.17
avril 09 13:40:57 [0m1712662857.144699 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.145865 [PHY]   pack_ul_tti_request SFN/Slot:450.18
avril 09 13:40:57 [0m1712662857.147035 [PHY]   pack_ul_tti_request SFN/Slot:450.19
avril 09 13:40:57 [0m1712662857.148178 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 451/0 
avril 09 13:40:57 [0m1712662857.154658 [NR_MAC]   (450/17)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.156926 [NR_MAC]   pucch_acknack  451. 7 Scheduling pucch reception in  451. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.156937 [PHY]   pack_ul_tti_request SFN/Slot:451.7
avril 09 13:40:57 [0m1712662857.156939 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.167877 [NR_MAC]   (451/7)uci_01->pduBitmap:3
avril 09 13:40:57 [0m1712662857.170111 [NR_MAC]     451.17 Scheduling pucch reception in  451.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.170117 [PHY]   pack_ul_tti_request SFN/Slot:451.17
avril 09 13:40:57 [0m1712662857.170119 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.171259 [PHY]   pack_ul_tti_request SFN/Slot:451.18
avril 09 13:40:57 [0m1712662857.172477 [PHY]   pack_ul_tti_request SFN/Slot:451.19
avril 09 13:40:57 [0m1712662857.179928 [NR_MAC]   (451/17)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.182351 [NR_MAC]     452. 7 Scheduling pucch reception in  452. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.182358 [PHY]   pack_ul_tti_request SFN/Slot:452.7
avril 09 13:40:57 [0m1712662857.182360 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.193775 [NR_MAC]   (452/7)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.196007 [NR_MAC]     452.17 Scheduling pucch reception in  452.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.196016 [PHY]   pack_ul_tti_request SFN/Slot:452.17
avril 09 13:40:57 [0m1712662857.196019 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.197188 [PHY]   pack_ul_tti_request SFN/Slot:452.18
avril 09 13:40:57 [0m1712662857.198369 [PHY]   pack_ul_tti_request SFN/Slot:452.19
avril 09 13:40:57 [0m1712662857.205962 [NR_MAC]   (452/17)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.208381 [NR_MAC]     453. 7 Scheduling pucch reception in  453. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.208389 [PHY]   pack_ul_tti_request SFN/Slot:453.7
avril 09 13:40:57 [0m1712662857.208391 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.219419 [NR_MAC]   (453/7)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.221910 [NR_MAC]     453.17 Scheduling pucch reception in  453.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.221916 [PHY]   pack_ul_tti_request SFN/Slot:453.17
avril 09 13:40:57 [0m1712662857.221918 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.223038 [PHY]   pack_ul_tti_request SFN/Slot:453.18
avril 09 13:40:57 [0m1712662857.224152 [PHY]   pack_ul_tti_request SFN/Slot:453.19
avril 09 13:40:57 [0m1712662857.232026 [NR_MAC]   (453/17)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.234636 [NR_MAC]     454. 7 Scheduling pucch reception in  454. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.234644 [PHY]   pack_ul_tti_request SFN/Slot:454.7
avril 09 13:40:57 [0m1712662857.234646 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.245903 [NR_MAC]   (454/7)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.248451 [NR_MAC]     454.17 Scheduling pucch reception in  454.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.248458 [PHY]   pack_ul_tti_request SFN/Slot:454.17
avril 09 13:40:57 [0m1712662857.248461 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.249623 [PHY]   pack_ul_tti_request SFN/Slot:454.18
avril 09 13:40:57 [0m1712662857.250845 [PHY]   pack_ul_tti_request SFN/Slot:454.19
avril 09 13:40:57 [0m1712662857.258591 [NR_MAC]   (454/17)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.261007 [NR_MAC]     455. 7 Scheduling pucch reception in  455. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.261015 [PHY]   pack_ul_tti_request SFN/Slot:455.7
avril 09 13:40:57 [0m1712662857.261017 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.272123 [NR_MAC]   (455/7)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.274779 [NR_MAC]     455.17 Scheduling pucch reception in  455.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.274795 [PHY]   pack_ul_tti_request SFN/Slot:455.17
avril 09 13:40:57 [0m1712662857.274798 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.275889 [PHY]   pack_ul_tti_request SFN/Slot:455.18
avril 09 13:40:57 [0m1712662857.277046 [PHY]   pack_ul_tti_request SFN/Slot:455.19
avril 09 13:40:57 [0m1712662857.284940 [NR_MAC]   (455/17)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.287630 [NR_MAC]     456. 7 Scheduling pucch reception in  456. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.287660 [PHY]   pack_ul_tti_request SFN/Slot:456.7
avril 09 13:40:57 [0m1712662857.287662 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.289717 [NR_MAC]     456. 8 Scheduling pucch reception in  456. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:57 [0m1712662857.289720 [PHY]   pack_ul_tti_request SFN/Slot:456.8
avril 09 13:40:57 [0m1712662857.289720 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:57 [0m1712662857.298672 [NR_MAC]   (456/7)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.301130 [NR_MAC]     456.17 Scheduling pucch reception in  456.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.301140 [PHY]   pack_ul_tti_request SFN/Slot:456.17
avril 09 13:40:57 [0m1712662857.301142 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.302287 [PHY]   pack_ul_tti_request SFN/Slot:456.18
avril 09 13:40:57 [0m1712662857.303582 [PHY]   pack_ul_tti_request SFN/Slot:456.19
avril 09 13:40:57 [0m1712662857.311479 [NR_MAC]   (456/17)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.313971 [NR_MAC]     457. 7 Scheduling pucch reception in  457. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.313981 [PHY]   pack_ul_tti_request SFN/Slot:457.7
avril 09 13:40:57 [0m1712662857.313983 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.325112 [NR_MAC]   (457/7)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.327633 [NR_MAC]     457.17 Scheduling pucch reception in  457.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.327644 [PHY]   pack_ul_tti_request SFN/Slot:457.17
avril 09 13:40:57 [0m1712662857.327646 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.328835 [PHY]   pack_ul_tti_request SFN/Slot:457.18
avril 09 13:40:57 [0m1712662857.330182 [PHY]   pack_ul_tti_request SFN/Slot:457.19
avril 09 13:40:57 [0m1712662857.338036 [NR_MAC]   (457/17)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.340642 [NR_MAC]     458. 7 Scheduling pucch reception in  458. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.340655 [PHY]   pack_ul_tti_request SFN/Slot:458.7
avril 09 13:40:57 [0m1712662857.340657 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.351760 [NR_MAC]   (458/7)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.354125 [NR_MAC]     458.17 Scheduling pucch reception in  458.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.354132 [PHY]   pack_ul_tti_request SFN/Slot:458.17
avril 09 13:40:57 [0m1712662857.354134 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.355234 [PHY]   pack_ul_tti_request SFN/Slot:458.18
avril 09 13:40:57 [0m1712662857.356287 [PHY]   pack_ul_tti_request SFN/Slot:458.19
avril 09 13:40:57 [0m1712662857.366193 [NR_MAC]   (458/17)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.368895 [NR_MAC]     459. 7 Scheduling pucch reception in  459. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.368902 [PHY]   pack_ul_tti_request SFN/Slot:459.7
avril 09 13:40:57 [0m1712662857.368904 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.380305 [NR_MAC]   (459/7)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.382785 [NR_MAC]     459.17 Scheduling pucch reception in  459.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.382793 [PHY]   pack_ul_tti_request SFN/Slot:459.17
avril 09 13:40:57 [0m1712662857.382796 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.383876 [PHY]   pack_ul_tti_request SFN/Slot:459.18
avril 09 13:40:57 [0m1712662857.385042 [PHY]   pack_ul_tti_request SFN/Slot:459.19
avril 09 13:40:57 [0m1712662857.392807 [NR_MAC]   (459/17)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.394030 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 460/6 
avril 09 13:40:57 [0m1712662857.395099 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 460/7 
avril 09 13:40:57 [0m1712662857.395105 [NR_MAC]     460. 7 Scheduling pucch reception in  460. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.395119 [PHY]   pack_ul_tti_request SFN/Slot:460.7
avril 09 13:40:57 [0m1712662857.395122 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.406346 [NR_MAC]   (460/7)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.408809 [NR_MAC]   pucch_acknack  460.17 Scheduling pucch reception in  460.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.408821 [PHY]   pack_ul_tti_request SFN/Slot:460.17
avril 09 13:40:57 [0m1712662857.408824 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.409869 [PHY]   pack_ul_tti_request SFN/Slot:460.18
avril 09 13:40:57 [0m1712662857.411090 [PHY]   pack_ul_tti_request SFN/Slot:460.19
avril 09 13:40:57 [0m1712662857.412291 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 461/0 
avril 09 13:40:57 [0m1712662857.418927 [NR_MAC]   (460/17)uci_01->pduBitmap:3
avril 09 13:40:57 [0m1712662857.421560 [NR_MAC]   pucch_acknack  461. 7 Scheduling pucch reception in  461. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.421570 [PHY]   pack_ul_tti_request SFN/Slot:461.7
avril 09 13:40:57 [0m1712662857.421573 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.433090 [NR_MAC]   (461/7)uci_01->pduBitmap:3
avril 09 13:40:57 [0m1712662857.435800 [NR_MAC]     461.17 Scheduling pucch reception in  461.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.435807 [PHY]   pack_ul_tti_request SFN/Slot:461.17
avril 09 13:40:57 [0m1712662857.435809 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.436958 [PHY]   pack_ul_tti_request SFN/Slot:461.18
avril 09 13:40:57 [0m1712662857.438112 [PHY]   pack_ul_tti_request SFN/Slot:461.19
avril 09 13:40:57 [0m1712662857.446145 [NR_MAC]   (461/17)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.448784 [NR_MAC]     462. 7 Scheduling pucch reception in  462. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.448801 [PHY]   pack_ul_tti_request SFN/Slot:462.7
avril 09 13:40:57 [0m1712662857.448803 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.460242 [NR_MAC]   (462/7)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.462791 [NR_MAC]     462.17 Scheduling pucch reception in  462.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.462803 [PHY]   pack_ul_tti_request SFN/Slot:462.17
avril 09 13:40:57 [0m1712662857.462806 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.463851 [PHY]   pack_ul_tti_request SFN/Slot:462.18
avril 09 13:40:57 [0m1712662857.465079 [PHY]   pack_ul_tti_request SFN/Slot:462.19
avril 09 13:40:57 [0m1712662857.472972 [NR_MAC]   (462/17)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.475253 [NR_MAC]     463. 7 Scheduling pucch reception in  463. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.475261 [PHY]   pack_ul_tti_request SFN/Slot:463.7
avril 09 13:40:57 [0m1712662857.475264 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.486369 [NR_MAC]   (463/7)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.488872 [NR_MAC]     463.17 Scheduling pucch reception in  463.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.488877 [PHY]   pack_ul_tti_request SFN/Slot:463.17
avril 09 13:40:57 [0m1712662857.488880 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.490048 [PHY]   pack_ul_tti_request SFN/Slot:463.18
avril 09 13:40:57 [0m1712662857.491233 [PHY]   pack_ul_tti_request SFN/Slot:463.19
avril 09 13:40:57 [0m1712662857.499124 [NR_MAC]   (463/17)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.501749 [NR_MAC]     464. 7 Scheduling pucch reception in  464. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.501757 [PHY]   pack_ul_tti_request SFN/Slot:464.7
avril 09 13:40:57 [0m1712662857.501760 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.503923 [NR_MAC]     464. 8 Scheduling pucch reception in  464. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:57 [0m1712662857.503927 [PHY]   pack_ul_tti_request SFN/Slot:464.8
avril 09 13:40:57 [0m1712662857.503928 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:57 [0m1712662857.512703 [NR_MAC]   (464/7)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.515121 [NR_MAC]     464.17 Scheduling pucch reception in  464.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.515129 [PHY]   pack_ul_tti_request SFN/Slot:464.17
avril 09 13:40:57 [0m1712662857.515132 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.516148 [PHY]   pack_ul_tti_request SFN/Slot:464.18
avril 09 13:40:57 [0m1712662857.517496 [PHY]   pack_ul_tti_request SFN/Slot:464.19
avril 09 13:40:57 [0m1712662857.525013 [NR_MAC]   (464/17)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.527615 [NR_MAC]     465. 7 Scheduling pucch reception in  465. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.527648 [PHY]   pack_ul_tti_request SFN/Slot:465.7
avril 09 13:40:57 [0m1712662857.527663 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.538530 [NR_MAC]   (465/7)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.540991 [NR_MAC]     465.17 Scheduling pucch reception in  465.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.540997 [PHY]   pack_ul_tti_request SFN/Slot:465.17
avril 09 13:40:57 [0m1712662857.541003 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.542183 [PHY]   pack_ul_tti_request SFN/Slot:465.18
avril 09 13:40:57 [0m1712662857.543477 [PHY]   pack_ul_tti_request SFN/Slot:465.19
avril 09 13:40:57 [0m1712662857.551076 [NR_MAC]   (465/17)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.553752 [NR_MAC]     466. 7 Scheduling pucch reception in  466. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.553760 [PHY]   pack_ul_tti_request SFN/Slot:466.7
avril 09 13:40:57 [0m1712662857.553763 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.564890 [NR_MAC]   (466/7)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.567423 [NR_MAC]     466.17 Scheduling pucch reception in  466.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.567431 [PHY]   pack_ul_tti_request SFN/Slot:466.17
avril 09 13:40:57 [0m1712662857.567434 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.568675 [PHY]   pack_ul_tti_request SFN/Slot:466.18
avril 09 13:40:57 [0m1712662857.569895 [PHY]   pack_ul_tti_request SFN/Slot:466.19
avril 09 13:40:57 [0m1712662857.577343 [NR_MAC]   (466/17)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.579825 [NR_MAC]     467. 7 Scheduling pucch reception in  467. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.579837 [PHY]   pack_ul_tti_request SFN/Slot:467.7
avril 09 13:40:57 [0m1712662857.579844 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.590997 [NR_MAC]   (467/7)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.593488 [NR_MAC]     467.17 Scheduling pucch reception in  467.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.593515 [PHY]   pack_ul_tti_request SFN/Slot:467.17
avril 09 13:40:57 [0m1712662857.593518 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.594574 [PHY]   pack_ul_tti_request SFN/Slot:467.18
avril 09 13:40:57 [0m1712662857.595710 [PHY]   pack_ul_tti_request SFN/Slot:467.19
avril 09 13:40:57 [0m1712662857.603695 [NR_MAC]   (467/17)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.606023 [NR_MAC]     468. 7 Scheduling pucch reception in  468. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.606028 [PHY]   pack_ul_tti_request SFN/Slot:468.7
avril 09 13:40:57 [0m1712662857.606030 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.617309 [NR_MAC]   (468/7)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.619806 [NR_MAC]     468.17 Scheduling pucch reception in  468.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.619816 [PHY]   pack_ul_tti_request SFN/Slot:468.17
avril 09 13:40:57 [0m1712662857.619819 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.620953 [PHY]   pack_ul_tti_request SFN/Slot:468.18
avril 09 13:40:57 [0m1712662857.622132 [PHY]   pack_ul_tti_request SFN/Slot:468.19
avril 09 13:40:57 [0m1712662857.629906 [NR_MAC]   (468/17)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.632115 [NR_MAC]     469. 7 Scheduling pucch reception in  469. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.632122 [PHY]   pack_ul_tti_request SFN/Slot:469.7
avril 09 13:40:57 [0m1712662857.632124 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.643233 [NR_MAC]   (469/7)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.645702 [NR_MAC]     469.17 Scheduling pucch reception in  469.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.645711 [PHY]   pack_ul_tti_request SFN/Slot:469.17
avril 09 13:40:57 [0m1712662857.645713 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.647228 [PHY]   pack_ul_tti_request SFN/Slot:469.18
avril 09 13:40:57 [0m1712662857.648575 [PHY]   pack_ul_tti_request SFN/Slot:469.19
avril 09 13:40:57 [0m1712662857.656154 [NR_MAC]   (469/17)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.658716 [NR_MAC]     470. 7 Scheduling pucch reception in  470. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.658757 [PHY]   pack_ul_tti_request SFN/Slot:470.7
avril 09 13:40:57 [0m1712662857.658773 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.669913 [NR_MAC]   (470/7)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.672168 [NR_MAC]     470.17 Scheduling pucch reception in  470.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.672178 [PHY]   pack_ul_tti_request SFN/Slot:470.17
avril 09 13:40:57 [0m1712662857.672181 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.673318 [PHY]   pack_ul_tti_request SFN/Slot:470.18
avril 09 13:40:57 [0m1712662857.674613 [PHY]   pack_ul_tti_request SFN/Slot:470.19
avril 09 13:40:57 [0m1712662857.675893 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 471/0 
avril 09 13:40:57 [0m1712662857.682106 [NR_MAC]   (470/17)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.684499 [NR_MAC]   pucch_acknack  471. 7 Scheduling pucch reception in  471. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.684504 [PHY]   pack_ul_tti_request SFN/Slot:471.7
avril 09 13:40:57 [0m1712662857.684506 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.695933 [NR_MAC]   (471/7)uci_01->pduBitmap:3
avril 09 13:40:57 [0m1712662857.698367 [NR_MAC]     471.17 Scheduling pucch reception in  471.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.698375 [PHY]   pack_ul_tti_request SFN/Slot:471.17
avril 09 13:40:57 [0m1712662857.698378 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.699574 [PHY]   pack_ul_tti_request SFN/Slot:471.18
avril 09 13:40:57 [0m1712662857.700885 [PHY]   pack_ul_tti_request SFN/Slot:471.19
avril 09 13:40:57 [0m1712662857.708580 [NR_MAC]   (471/17)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.710948 [NR_MAC]     472. 7 Scheduling pucch reception in  472. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.710956 [PHY]   pack_ul_tti_request SFN/Slot:472.7
avril 09 13:40:57 [0m1712662857.710960 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.713069 [NR_MAC]     472. 8 Scheduling pucch reception in  472. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:57 [0m1712662857.713079 [PHY]   pack_ul_tti_request SFN/Slot:472.8
avril 09 13:40:57 [0m1712662857.713081 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:57 [0m1712662857.722185 [NR_MAC]   (472/7)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.724718 [NR_MAC]     472.17 Scheduling pucch reception in  472.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.724747 [PHY]   pack_ul_tti_request SFN/Slot:472.17
avril 09 13:40:57 [0m1712662857.724763 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.726007 [PHY]   pack_ul_tti_request SFN/Slot:472.18
avril 09 13:40:57 [0m1712662857.727168 [PHY]   pack_ul_tti_request SFN/Slot:472.19
avril 09 13:40:57 [0m1712662857.734774 [NR_MAC]   (472/17)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.737086 [NR_MAC]     473. 7 Scheduling pucch reception in  473. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.737092 [PHY]   pack_ul_tti_request SFN/Slot:473.7
avril 09 13:40:57 [0m1712662857.737094 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.747938 [NR_MAC]   (473/7)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.750177 [NR_MAC]     473.17 Scheduling pucch reception in  473.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.750186 [PHY]   pack_ul_tti_request SFN/Slot:473.17
avril 09 13:40:57 [0m1712662857.750189 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.751482 [PHY]   pack_ul_tti_request SFN/Slot:473.18
avril 09 13:40:57 [0m1712662857.752694 [PHY]   pack_ul_tti_request SFN/Slot:473.19
avril 09 13:40:57 [0m1712662857.760010 [NR_MAC]   (473/17)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.762582 [NR_MAC]     474. 7 Scheduling pucch reception in  474. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.762590 [PHY]   pack_ul_tti_request SFN/Slot:474.7
avril 09 13:40:57 [0m1712662857.762594 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.773295 [NR_MAC]   (474/7)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.775719 [NR_MAC]     474.17 Scheduling pucch reception in  474.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.775754 [PHY]   pack_ul_tti_request SFN/Slot:474.17
avril 09 13:40:57 [0m1712662857.775767 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.776906 [PHY]   pack_ul_tti_request SFN/Slot:474.18
avril 09 13:40:57 [0m1712662857.778100 [PHY]   pack_ul_tti_request SFN/Slot:474.19
avril 09 13:40:57 [0m1712662857.785732 [NR_MAC]   (474/17)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.788040 [NR_MAC]     475. 7 Scheduling pucch reception in  475. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.788046 [PHY]   pack_ul_tti_request SFN/Slot:475.7
avril 09 13:40:57 [0m1712662857.788048 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.799179 [NR_MAC]   (475/7)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.801492 [NR_MAC]     475.17 Scheduling pucch reception in  475.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.801511 [PHY]   pack_ul_tti_request SFN/Slot:475.17
avril 09 13:40:57 [0m1712662857.801514 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.802783 [PHY]   pack_ul_tti_request SFN/Slot:475.18
avril 09 13:40:57 [0m1712662857.803953 [PHY]   pack_ul_tti_request SFN/Slot:475.19
avril 09 13:40:57 [0m1712662857.811614 [NR_MAC]   (475/17)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.813986 [NR_MAC]     476. 7 Scheduling pucch reception in  476. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.813996 [PHY]   pack_ul_tti_request SFN/Slot:476.7
avril 09 13:40:57 [0m1712662857.814000 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.824593 [NR_MAC]   (476/7)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.827126 [NR_MAC]     476.17 Scheduling pucch reception in  476.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.827136 [PHY]   pack_ul_tti_request SFN/Slot:476.17
avril 09 13:40:57 [0m1712662857.827140 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.828180 [PHY]   pack_ul_tti_request SFN/Slot:476.18
avril 09 13:40:57 [0m1712662857.829255 [PHY]   pack_ul_tti_request SFN/Slot:476.19
avril 09 13:40:57 [0m1712662857.836593 [NR_MAC]   (476/17)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.838947 [NR_MAC]     477. 7 Scheduling pucch reception in  477. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.838958 [PHY]   pack_ul_tti_request SFN/Slot:477.7
avril 09 13:40:57 [0m1712662857.838962 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.849753 [NR_MAC]   (477/7)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.852018 [NR_MAC]     477.17 Scheduling pucch reception in  477.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.852027 [PHY]   pack_ul_tti_request SFN/Slot:477.17
avril 09 13:40:57 [0m1712662857.852030 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.853203 [PHY]   pack_ul_tti_request SFN/Slot:477.18
avril 09 13:40:57 [0m1712662857.854264 [PHY]   pack_ul_tti_request SFN/Slot:477.19
avril 09 13:40:57 [0m1712662857.861437 [NR_MAC]   (477/17)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.863879 [NR_MAC]     478. 7 Scheduling pucch reception in  478. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.863890 [PHY]   pack_ul_tti_request SFN/Slot:478.7
avril 09 13:40:57 [0m1712662857.863893 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.874823 [NR_MAC]   (478/7)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.877078 [NR_MAC]     478.17 Scheduling pucch reception in  478.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.877084 [PHY]   pack_ul_tti_request SFN/Slot:478.17
avril 09 13:40:57 [0m1712662857.877086 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.878211 [PHY]   pack_ul_tti_request SFN/Slot:478.18
avril 09 13:40:57 [0m1712662857.879463 [PHY]   pack_ul_tti_request SFN/Slot:478.19
avril 09 13:40:57 [0m1712662857.887014 [NR_MAC]   (478/17)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.889670 [NR_MAC]     479. 7 Scheduling pucch reception in  479. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.889676 [PHY]   pack_ul_tti_request SFN/Slot:479.7
avril 09 13:40:57 [0m1712662857.889678 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.900856 [NR_MAC]   (479/7)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.903070 [NR_MAC]     479.17 Scheduling pucch reception in  479.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.903075 [PHY]   pack_ul_tti_request SFN/Slot:479.17
avril 09 13:40:57 [0m1712662857.903076 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.904137 [PHY]   pack_ul_tti_request SFN/Slot:479.18
avril 09 13:40:57 [0m1712662857.905320 [PHY]   pack_ul_tti_request SFN/Slot:479.19
avril 09 13:40:57 [0m1712662857.912843 [NR_MAC]   (479/17)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.915418 [NR_MAC]     480. 7 Scheduling pucch reception in  480. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.915426 [PHY]   pack_ul_tti_request SFN/Slot:480.7
avril 09 13:40:57 [0m1712662857.915428 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.917438 [NR_MAC]     480. 8 Scheduling pucch reception in  480. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:57 [0m1712662857.917445 [PHY]   pack_ul_tti_request SFN/Slot:480.8
avril 09 13:40:57 [0m1712662857.917446 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:57 [0m1712662857.926449 [NR_MAC]   (480/7)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.928837 [NR_MAC]     480.17 Scheduling pucch reception in  480.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.928846 [PHY]   pack_ul_tti_request SFN/Slot:480.17
avril 09 13:40:57 [0m1712662857.928848 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.929906 [PHY]   pack_ul_tti_request SFN/Slot:480.18
avril 09 13:40:57 [0m1712662857.931151 [PHY]   pack_ul_tti_request SFN/Slot:480.19
avril 09 13:40:57 [0m1712662857.932335 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 481/0 
avril 09 13:40:57 [0m1712662857.938605 [NR_MAC]   (480/17)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.940992 [NR_MAC]   pucch_acknack  481. 7 Scheduling pucch reception in  481. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.940997 [PHY]   pack_ul_tti_request SFN/Slot:481.7
avril 09 13:40:57 [0m1712662857.940999 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.952698 [NR_MAC]   (481/7)uci_01->pduBitmap:3
avril 09 13:40:57 [0m1712662857.954948 [NR_MAC]     481.17 Scheduling pucch reception in  481.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.954955 [PHY]   pack_ul_tti_request SFN/Slot:481.17
avril 09 13:40:57 [0m1712662857.954957 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.956066 [PHY]   pack_ul_tti_request SFN/Slot:481.18
avril 09 13:40:57 [0m1712662857.957229 [PHY]   pack_ul_tti_request SFN/Slot:481.19
avril 09 13:40:57 [0m1712662857.964652 [NR_MAC]   (481/17)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.967094 [NR_MAC]     482. 7 Scheduling pucch reception in  482. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.967103 [PHY]   pack_ul_tti_request SFN/Slot:482.7
avril 09 13:40:57 [0m1712662857.967106 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.977847 [NR_MAC]   (482/7)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.980058 [NR_MAC]     482.17 Scheduling pucch reception in  482.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.980067 [PHY]   pack_ul_tti_request SFN/Slot:482.17
avril 09 13:40:57 [0m1712662857.980070 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662857.981153 [PHY]   pack_ul_tti_request SFN/Slot:482.18
avril 09 13:40:57 [0m1712662857.982394 [PHY]   pack_ul_tti_request SFN/Slot:482.19
avril 09 13:40:57 [0m1712662857.989823 [NR_MAC]   (482/17)uci_01->pduBitmap:1
avril 09 13:40:57 [0m1712662857.992289 [NR_MAC]     483. 7 Scheduling pucch reception in  483. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:57 [0m1712662857.992297 [PHY]   pack_ul_tti_request SFN/Slot:483.7
avril 09 13:40:57 [0m1712662857.992300 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:57 [0m1712662858.002925 [NR_MAC]   (483/7)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.005297 [NR_MAC]     483.17 Scheduling pucch reception in  483.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.005304 [PHY]   pack_ul_tti_request SFN/Slot:483.17
avril 09 13:40:58 [0m1712662858.005307 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.006514 [PHY]   pack_ul_tti_request SFN/Slot:483.18
avril 09 13:40:58 [0m1712662858.007848 [PHY]   pack_ul_tti_request SFN/Slot:483.19
avril 09 13:40:58 [0m1712662858.015064 [NR_MAC]   (483/17)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.017727 [NR_MAC]     484. 7 Scheduling pucch reception in  484. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.017737 [PHY]   pack_ul_tti_request SFN/Slot:484.7
avril 09 13:40:58 [0m1712662858.017740 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.028718 [NR_MAC]   (484/7)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.031286 [NR_MAC]     484.17 Scheduling pucch reception in  484.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.031297 [PHY]   pack_ul_tti_request SFN/Slot:484.17
avril 09 13:40:58 [0m1712662858.031299 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.032152 [PHY]   pack_ul_tti_request SFN/Slot:484.18
avril 09 13:40:58 [0m1712662858.033500 [PHY]   pack_ul_tti_request SFN/Slot:484.19
avril 09 13:40:58 [0m1712662858.041054 [NR_MAC]   (484/17)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.043462 [NR_MAC]     485. 7 Scheduling pucch reception in  485. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.043478 [PHY]   pack_ul_tti_request SFN/Slot:485.7
avril 09 13:40:58 [0m1712662858.043481 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.054270 [NR_MAC]   (485/7)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.056809 [NR_MAC]     485.17 Scheduling pucch reception in  485.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.056818 [PHY]   pack_ul_tti_request SFN/Slot:485.17
avril 09 13:40:58 [0m1712662858.056821 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.057941 [PHY]   pack_ul_tti_request SFN/Slot:485.18
avril 09 13:40:58 [0m1712662858.059077 [PHY]   pack_ul_tti_request SFN/Slot:485.19
avril 09 13:40:58 [0m1712662858.066872 [NR_MAC]   (485/17)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.069177 [NR_MAC]     486. 7 Scheduling pucch reception in  486. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.069221 [PHY]   pack_ul_tti_request SFN/Slot:486.7
avril 09 13:40:58 [0m1712662858.069224 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.080119 [NR_MAC]   (486/7)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.082460 [NR_MAC]     486.17 Scheduling pucch reception in  486.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.082468 [PHY]   pack_ul_tti_request SFN/Slot:486.17
avril 09 13:40:58 [0m1712662858.082471 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.083727 [PHY]   pack_ul_tti_request SFN/Slot:486.18
avril 09 13:40:58 [0m1712662858.084961 [PHY]   pack_ul_tti_request SFN/Slot:486.19
avril 09 13:40:58 [0m1712662858.092845 [NR_MAC]   (486/17)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.095035 [NR_MAC]     487. 7 Scheduling pucch reception in  487. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.095043 [PHY]   pack_ul_tti_request SFN/Slot:487.7
avril 09 13:40:58 [0m1712662858.095046 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.106032 [NR_MAC]   (487/7)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.108550 [NR_MAC]     487.17 Scheduling pucch reception in  487.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.108571 [PHY]   pack_ul_tti_request SFN/Slot:487.17
avril 09 13:40:58 [0m1712662858.108574 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.109765 [PHY]   pack_ul_tti_request SFN/Slot:487.18
avril 09 13:40:58 [0m1712662858.110911 [PHY]   pack_ul_tti_request SFN/Slot:487.19
avril 09 13:40:58 [0m1712662858.118767 [NR_MAC]   (487/17)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.121094 [NR_MAC]     488. 7 Scheduling pucch reception in  488. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.121101 [PHY]   pack_ul_tti_request SFN/Slot:488.7
avril 09 13:40:58 [0m1712662858.121104 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.123133 [NR_MAC]     488. 8 Scheduling pucch reception in  488. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:58 [0m1712662858.123138 [PHY]   pack_ul_tti_request SFN/Slot:488.8
avril 09 13:40:58 [0m1712662858.123140 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:58 [0m1712662858.131946 [NR_MAC]   (488/7)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.134312 [NR_MAC]     488.17 Scheduling pucch reception in  488.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.134322 [PHY]   pack_ul_tti_request SFN/Slot:488.17
avril 09 13:40:58 [0m1712662858.134324 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.135651 [PHY]   pack_ul_tti_request SFN/Slot:488.18
avril 09 13:40:58 [0m1712662858.136855 [PHY]   pack_ul_tti_request SFN/Slot:488.19
avril 09 13:40:58 [0m1712662858.144422 [NR_MAC]   (488/17)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.146873 [NR_MAC]     489. 7 Scheduling pucch reception in  489. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.146881 [PHY]   pack_ul_tti_request SFN/Slot:489.7
avril 09 13:40:58 [0m1712662858.146885 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.158102 [NR_MAC]   (489/7)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.160525 [NR_MAC]     489.17 Scheduling pucch reception in  489.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.160572 [PHY]   pack_ul_tti_request SFN/Slot:489.17
avril 09 13:40:58 [0m1712662858.160574 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.161809 [PHY]   pack_ul_tti_request SFN/Slot:489.18
avril 09 13:40:58 [0m1712662858.162952 [PHY]   pack_ul_tti_request SFN/Slot:489.19
avril 09 13:40:58 [0m1712662858.170785 [NR_MAC]   (489/17)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.173176 [NR_MAC]     490. 7 Scheduling pucch reception in  490. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.173186 [PHY]   pack_ul_tti_request SFN/Slot:490.7
avril 09 13:40:58 [0m1712662858.173190 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.184143 [NR_MAC]   (490/7)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.186532 [NR_MAC]     490.17 Scheduling pucch reception in  490.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.186542 [PHY]   pack_ul_tti_request SFN/Slot:490.17
avril 09 13:40:58 [0m1712662858.186545 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.187770 [PHY]   pack_ul_tti_request SFN/Slot:490.18
avril 09 13:40:58 [0m1712662858.189037 [PHY]   pack_ul_tti_request SFN/Slot:490.19
avril 09 13:40:58 [0m1712662858.190263 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 491/0 
avril 09 13:40:58 [0m1712662858.196811 [NR_MAC]   (490/17)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.199155 [NR_MAC]   pucch_acknack  491. 7 Scheduling pucch reception in  491. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.199162 [PHY]   pack_ul_tti_request SFN/Slot:491.7
avril 09 13:40:58 [0m1712662858.199164 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.210530 [NR_MAC]   (491/7)uci_01->pduBitmap:3
avril 09 13:40:58 [0m1712662858.212891 [NR_MAC]     491.17 Scheduling pucch reception in  491.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.212899 [PHY]   pack_ul_tti_request SFN/Slot:491.17
avril 09 13:40:58 [0m1712662858.212901 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.214048 [PHY]   pack_ul_tti_request SFN/Slot:491.18
avril 09 13:40:58 [0m1712662858.215305 [PHY]   pack_ul_tti_request SFN/Slot:491.19
avril 09 13:40:58 [0m1712662858.223537 [NR_MAC]   (491/17)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.225976 [NR_MAC]     492. 7 Scheduling pucch reception in  492. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.225985 [PHY]   pack_ul_tti_request SFN/Slot:492.7
avril 09 13:40:58 [0m1712662858.225988 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.237611 [NR_MAC]   (492/7)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.239902 [NR_MAC]     492.17 Scheduling pucch reception in  492.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.239911 [PHY]   pack_ul_tti_request SFN/Slot:492.17
avril 09 13:40:58 [0m1712662858.239914 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.241167 [PHY]   pack_ul_tti_request SFN/Slot:492.18
avril 09 13:40:58 [0m1712662858.242432 [PHY]   pack_ul_tti_request SFN/Slot:492.19
avril 09 13:40:58 [0m1712662858.250602 [NR_MAC]   (492/17)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.253076 [NR_MAC]     493. 7 Scheduling pucch reception in  493. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.253083 [PHY]   pack_ul_tti_request SFN/Slot:493.7
avril 09 13:40:58 [0m1712662858.253085 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.264811 [NR_MAC]   (493/7)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.267114 [NR_MAC]     493.17 Scheduling pucch reception in  493.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.267123 [PHY]   pack_ul_tti_request SFN/Slot:493.17
avril 09 13:40:58 [0m1712662858.267126 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.268198 [PHY]   pack_ul_tti_request SFN/Slot:493.18
avril 09 13:40:58 [0m1712662858.269605 [PHY]   pack_ul_tti_request SFN/Slot:493.19
avril 09 13:40:58 [0m1712662858.277882 [NR_MAC]   (493/17)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.280373 [NR_MAC]     494. 7 Scheduling pucch reception in  494. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.280390 [PHY]   pack_ul_tti_request SFN/Slot:494.7
avril 09 13:40:58 [0m1712662858.280392 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.291577 [NR_MAC]   (494/7)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.293980 [NR_MAC]     494.17 Scheduling pucch reception in  494.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.293986 [PHY]   pack_ul_tti_request SFN/Slot:494.17
avril 09 13:40:58 [0m1712662858.293988 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.295100 [PHY]   pack_ul_tti_request SFN/Slot:494.18
avril 09 13:40:58 [0m1712662858.296367 [PHY]   pack_ul_tti_request SFN/Slot:494.19
avril 09 13:40:58 [0m1712662858.304166 [NR_MAC]   (494/17)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.306762 [NR_MAC]     495. 7 Scheduling pucch reception in  495. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.306769 [PHY]   pack_ul_tti_request SFN/Slot:495.7
avril 09 13:40:58 [0m1712662858.306770 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.317806 [NR_MAC]   (495/7)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.320087 [NR_MAC]     495.17 Scheduling pucch reception in  495.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.320093 [PHY]   pack_ul_tti_request SFN/Slot:495.17
avril 09 13:40:58 [0m1712662858.320096 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.321141 [PHY]   pack_ul_tti_request SFN/Slot:495.18
avril 09 13:40:58 [0m1712662858.322426 [PHY]   pack_ul_tti_request SFN/Slot:495.19
avril 09 13:40:58 [0m1712662858.330343 [NR_MAC]   (495/17)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.332945 [NR_MAC]     496. 7 Scheduling pucch reception in  496. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.332954 [PHY]   pack_ul_tti_request SFN/Slot:496.7
avril 09 13:40:58 [0m1712662858.332957 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.335032 [NR_MAC]     496. 8 Scheduling pucch reception in  496. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:58 [0m1712662858.335044 [PHY]   pack_ul_tti_request SFN/Slot:496.8
avril 09 13:40:58 [0m1712662858.335045 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:58 [0m1712662858.343988 [NR_MAC]   (496/7)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.346466 [NR_MAC]     496.17 Scheduling pucch reception in  496.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.346474 [PHY]   pack_ul_tti_request SFN/Slot:496.17
avril 09 13:40:58 [0m1712662858.346476 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.347777 [PHY]   pack_ul_tti_request SFN/Slot:496.18
avril 09 13:40:58 [0m1712662858.349087 [PHY]   pack_ul_tti_request SFN/Slot:496.19
avril 09 13:40:58 [0m1712662858.356729 [NR_MAC]   (496/17)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.359056 [NR_MAC]     497. 7 Scheduling pucch reception in  497. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.359065 [PHY]   pack_ul_tti_request SFN/Slot:497.7
avril 09 13:40:58 [0m1712662858.359068 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.370269 [NR_MAC]   (497/7)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.372526 [NR_MAC]     497.17 Scheduling pucch reception in  497.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.372534 [PHY]   pack_ul_tti_request SFN/Slot:497.17
avril 09 13:40:58 [0m1712662858.372536 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.373676 [PHY]   pack_ul_tti_request SFN/Slot:497.18
avril 09 13:40:58 [0m1712662858.374881 [PHY]   pack_ul_tti_request SFN/Slot:497.19
avril 09 13:40:58 [0m1712662858.382673 [NR_MAC]   (497/17)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.384322 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 498/6 
avril 09 13:40:58 [0m1712662858.385468 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 498/7 
avril 09 13:40:58 [0m1712662858.385476 [NR_MAC]     498. 7 Scheduling pucch reception in  498. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.385495 [PHY]   pack_ul_tti_request SFN/Slot:498.7
avril 09 13:40:58 [0m1712662858.385499 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.396885 [NR_MAC]   (498/7)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.399402 [NR_MAC]   pucch_acknack  498.17 Scheduling pucch reception in  498.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.399412 [PHY]   pack_ul_tti_request SFN/Slot:498.17
avril 09 13:40:58 [0m1712662858.399415 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.400545 [PHY]   pack_ul_tti_request SFN/Slot:498.18
avril 09 13:40:58 [0m1712662858.401764 [PHY]   pack_ul_tti_request SFN/Slot:498.19
avril 09 13:40:58 [0m1712662858.409563 [NR_MAC]   (498/17)uci_01->pduBitmap:3
avril 09 13:40:58 [0m1712662858.412058 [NR_MAC]     499. 7 Scheduling pucch reception in  499. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.412068 [PHY]   pack_ul_tti_request SFN/Slot:499.7
avril 09 13:40:58 [0m1712662858.412071 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.423369 [NR_MAC]   (499/7)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.425926 [NR_MAC]     499.17 Scheduling pucch reception in  499.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.425935 [PHY]   pack_ul_tti_request SFN/Slot:499.17
avril 09 13:40:58 [0m1712662858.425939 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.427010 [PHY]   pack_ul_tti_request SFN/Slot:499.18
avril 09 13:40:58 [0m1712662858.428162 [PHY]   pack_ul_tti_request SFN/Slot:499.19
avril 09 13:40:58 [0m1712662858.436040 [NR_MAC]   (499/17)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.438804 [NR_MAC]     500. 7 Scheduling pucch reception in  500. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.438812 [PHY]   pack_ul_tti_request SFN/Slot:500.7
avril 09 13:40:58 [0m1712662858.438816 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.450083 [NR_MAC]   (500/7)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.452701 [NR_MAC]     500.17 Scheduling pucch reception in  500.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.452760 [PHY]   pack_ul_tti_request SFN/Slot:500.17
avril 09 13:40:58 [0m1712662858.452779 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.453922 [PHY]   pack_ul_tti_request SFN/Slot:500.18
avril 09 13:40:58 [0m1712662858.455098 [PHY]   pack_ul_tti_request SFN/Slot:500.19
avril 09 13:40:58 [0m1712662858.456315 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 501/0 
avril 09 13:40:58 [0m1712662858.462953 [NR_MAC]   (500/17)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.465352 [NR_MAC]   pucch_acknack  501. 7 Scheduling pucch reception in  501. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.465364 [PHY]   pack_ul_tti_request SFN/Slot:501.7
avril 09 13:40:58 [0m1712662858.465368 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.476865 [NR_MAC]   (501/7)uci_01->pduBitmap:3
avril 09 13:40:58 [0m1712662858.479222 [NR_MAC]     501.17 Scheduling pucch reception in  501.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.479229 [PHY]   pack_ul_tti_request SFN/Slot:501.17
avril 09 13:40:58 [0m1712662858.479231 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.480376 [PHY]   pack_ul_tti_request SFN/Slot:501.18
avril 09 13:40:58 [0m1712662858.481608 [PHY]   pack_ul_tti_request SFN/Slot:501.19
avril 09 13:40:58 [0m1712662858.489843 [NR_MAC]   (501/17)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.492168 [NR_MAC]     502. 7 Scheduling pucch reception in  502. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.492196 [PHY]   pack_ul_tti_request SFN/Slot:502.7
avril 09 13:40:58 [0m1712662858.492211 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.503391 [NR_MAC]   (502/7)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.505957 [NR_MAC]     502.17 Scheduling pucch reception in  502.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.505964 [PHY]   pack_ul_tti_request SFN/Slot:502.17
avril 09 13:40:58 [0m1712662858.505968 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.507012 [PHY]   pack_ul_tti_request SFN/Slot:502.18
avril 09 13:40:58 [0m1712662858.508234 [PHY]   pack_ul_tti_request SFN/Slot:502.19
avril 09 13:40:58 [0m1712662858.516026 [NR_MAC]   (502/17)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.518700 [NR_MAC]     503. 7 Scheduling pucch reception in  503. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.518708 [PHY]   pack_ul_tti_request SFN/Slot:503.7
avril 09 13:40:58 [0m1712662858.518712 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.529955 [NR_MAC]   (503/7)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.532678 [NR_MAC]     503.17 Scheduling pucch reception in  503.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.532728 [PHY]   pack_ul_tti_request SFN/Slot:503.17
avril 09 13:40:58 [0m1712662858.532739 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.533952 [PHY]   pack_ul_tti_request SFN/Slot:503.18
avril 09 13:40:58 [0m1712662858.535231 [PHY]   pack_ul_tti_request SFN/Slot:503.19
avril 09 13:40:58 [0m1712662858.542988 [NR_MAC]   (503/17)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.545659 [NR_MAC]     504. 7 Scheduling pucch reception in  504. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.545679 [PHY]   pack_ul_tti_request SFN/Slot:504.7
avril 09 13:40:58 [0m1712662858.545682 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.547719 [NR_MAC]     504. 8 Scheduling pucch reception in  504. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:58 [0m1712662858.547726 [PHY]   pack_ul_tti_request SFN/Slot:504.8
avril 09 13:40:58 [0m1712662858.547727 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:58 [0m1712662858.556971 [NR_MAC]   (504/7)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.559300 [NR_MAC]     504.17 Scheduling pucch reception in  504.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.559306 [PHY]   pack_ul_tti_request SFN/Slot:504.17
avril 09 13:40:58 [0m1712662858.559308 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.560655 [PHY]   pack_ul_tti_request SFN/Slot:504.18
avril 09 13:40:58 [0m1712662858.561898 [PHY]   pack_ul_tti_request SFN/Slot:504.19
avril 09 13:40:58 [0m1712662858.569939 [NR_MAC]   (504/17)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.572399 [NR_MAC]     505. 7 Scheduling pucch reception in  505. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.572444 [PHY]   pack_ul_tti_request SFN/Slot:505.7
avril 09 13:40:58 [0m1712662858.572481 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.583837 [NR_MAC]   (505/7)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.586242 [NR_MAC]     505.17 Scheduling pucch reception in  505.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.586250 [PHY]   pack_ul_tti_request SFN/Slot:505.17
avril 09 13:40:58 [0m1712662858.586253 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.587425 [PHY]   pack_ul_tti_request SFN/Slot:505.18
avril 09 13:40:58 [0m1712662858.588717 [PHY]   pack_ul_tti_request SFN/Slot:505.19
avril 09 13:40:58 [0m1712662858.596536 [NR_MAC]   (505/17)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.599067 [NR_MAC]     506. 7 Scheduling pucch reception in  506. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.599095 [PHY]   pack_ul_tti_request SFN/Slot:506.7
avril 09 13:40:58 [0m1712662858.599098 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.610140 [NR_MAC]   (506/7)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.612619 [NR_MAC]     506.17 Scheduling pucch reception in  506.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.612626 [PHY]   pack_ul_tti_request SFN/Slot:506.17
avril 09 13:40:58 [0m1712662858.612629 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.613848 [PHY]   pack_ul_tti_request SFN/Slot:506.18
avril 09 13:40:58 [0m1712662858.615056 [PHY]   pack_ul_tti_request SFN/Slot:506.19
avril 09 13:40:58 [0m1712662858.623159 [NR_MAC]   (506/17)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.625777 [NR_MAC]     507. 7 Scheduling pucch reception in  507. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.625785 [PHY]   pack_ul_tti_request SFN/Slot:507.7
avril 09 13:40:58 [0m1712662858.625788 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.636892 [NR_MAC]   (507/7)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.639241 [NR_MAC]     507.17 Scheduling pucch reception in  507.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.639247 [PHY]   pack_ul_tti_request SFN/Slot:507.17
avril 09 13:40:58 [0m1712662858.639249 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.640489 [PHY]   pack_ul_tti_request SFN/Slot:507.18
avril 09 13:40:58 [0m1712662858.641938 [PHY]   pack_ul_tti_request SFN/Slot:507.19
avril 09 13:40:58 [0m1712662858.649746 [NR_MAC]   (507/17)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.652124 [NR_MAC]     508. 7 Scheduling pucch reception in  508. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.652131 [PHY]   pack_ul_tti_request SFN/Slot:508.7
avril 09 13:40:58 [0m1712662858.652133 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.663320 [NR_MAC]   (508/7)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.665814 [NR_MAC]     508.17 Scheduling pucch reception in  508.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.665824 [PHY]   pack_ul_tti_request SFN/Slot:508.17
avril 09 13:40:58 [0m1712662858.665827 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.666964 [PHY]   pack_ul_tti_request SFN/Slot:508.18
avril 09 13:40:58 [0m1712662858.668164 [PHY]   pack_ul_tti_request SFN/Slot:508.19
avril 09 13:40:58 [0m1712662858.675977 [NR_MAC]   (508/17)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.678441 [NR_MAC]     509. 7 Scheduling pucch reception in  509. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.678446 [PHY]   pack_ul_tti_request SFN/Slot:509.7
avril 09 13:40:58 [0m1712662858.678448 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.689878 [NR_MAC]   (509/7)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.692132 [NR_MAC]     509.17 Scheduling pucch reception in  509.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.692140 [PHY]   pack_ul_tti_request SFN/Slot:509.17
avril 09 13:40:58 [0m1712662858.692142 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.693307 [PHY]   pack_ul_tti_request SFN/Slot:509.18
avril 09 13:40:58 [0m1712662858.694588 [PHY]   pack_ul_tti_request SFN/Slot:509.19
avril 09 13:40:58 [0m1712662858.702839 [NR_MAC]   (509/17)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.705122 [NR_MAC]     510. 7 Scheduling pucch reception in  510. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.705128 [PHY]   pack_ul_tti_request SFN/Slot:510.7
avril 09 13:40:58 [0m1712662858.705130 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.716165 [NR_MAC]   (510/7)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.718757 [NR_MAC]     510.17 Scheduling pucch reception in  510.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.718800 [PHY]   pack_ul_tti_request SFN/Slot:510.17
avril 09 13:40:58 [0m1712662858.718807 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.719886 [PHY]   pack_ul_tti_request SFN/Slot:510.18
avril 09 13:40:58 [0m1712662858.721014 [PHY]   pack_ul_tti_request SFN/Slot:510.19
avril 09 13:40:58 [0m1712662858.722253 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 511/0 
avril 09 13:40:58 [0m1712662858.729031 [NR_MAC]   (510/17)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.731519 [NR_MAC]   pucch_acknack  511. 7 Scheduling pucch reception in  511. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.731527 [PHY]   pack_ul_tti_request SFN/Slot:511.7
avril 09 13:40:58 [0m1712662858.731531 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.742832 [NR_MAC]   (511/7)uci_01->pduBitmap:3
avril 09 13:40:58 [0m1712662858.745118 [NR_MAC]     511.17 Scheduling pucch reception in  511.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.745127 [PHY]   pack_ul_tti_request SFN/Slot:511.17
avril 09 13:40:58 [0m1712662858.745130 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.746425 [PHY]   pack_ul_tti_request SFN/Slot:511.18
avril 09 13:40:58 [0m1712662858.747562 [PHY]   pack_ul_tti_request SFN/Slot:511.19
avril 09 13:40:58 [0m1712662858.748934 [NR_MAC]   Frame.Slot 512.0
avril 09 13:40:58 UE RNTI fabe CU-UE-ID 1 in-sync PH 0 dB PCMAX 0 dBm, average RSRP -44 (16 meas)
avril 09 13:40:58 UE fabe: dlsch_rounds 377/1/0/0, dlsch_errors 0, pucch0_DTX 0, BLER 0.00000 MCS (0) 9
avril 09 13:40:58 UE fabe: ulsch_rounds 7242/0/0/0, ulsch_errors 0, ulsch_DTX 0, BLER 0.00000 MCS (0) 9
avril 09 13:40:58 UE fabe: MAC:    TX          45654 RX         609840 bytes
avril 09 13:40:58 UE fabe: LCID 1: TX            966 RX            282 bytes
avril 09 13:40:58 UE fabe: LCID 2: TX              0 RX              0 bytes
avril 09 13:40:58 UE fabe: LCID 4: TX           5685 RX           5914 bytes
avril 09 13:40:58 
avril 09 13:40:58 [0m1712662858.755426 [NR_MAC]   (511/17)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.758144 [NR_MAC]     512. 7 Scheduling pucch reception in  512. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.758178 [PHY]   pack_ul_tti_request SFN/Slot:512.7
avril 09 13:40:58 [0m1712662858.758181 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.760007 [NR_MAC]     512. 8 Scheduling pucch reception in  512. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:58 [0m1712662858.760012 [PHY]   pack_ul_tti_request SFN/Slot:512.8
avril 09 13:40:58 [0m1712662858.760013 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:58 [0m1712662858.769268 [NR_MAC]   (512/7)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.771795 [NR_MAC]     512.17 Scheduling pucch reception in  512.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.771802 [PHY]   pack_ul_tti_request SFN/Slot:512.17
avril 09 13:40:58 [0m1712662858.771804 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.772875 [PHY]   pack_ul_tti_request SFN/Slot:512.18
avril 09 13:40:58 [0m1712662858.774143 [PHY]   pack_ul_tti_request SFN/Slot:512.19
avril 09 13:40:58 [0m1712662858.781928 [NR_MAC]   (512/17)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.784554 [NR_MAC]     513. 7 Scheduling pucch reception in  513. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.784560 [PHY]   pack_ul_tti_request SFN/Slot:513.7
avril 09 13:40:58 [0m1712662858.784563 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.795914 [NR_MAC]   (513/7)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.798508 [NR_MAC]     513.17 Scheduling pucch reception in  513.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.798523 [PHY]   pack_ul_tti_request SFN/Slot:513.17
avril 09 13:40:58 [0m1712662858.798531 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.799754 [PHY]   pack_ul_tti_request SFN/Slot:513.18
avril 09 13:40:58 [0m1712662858.801032 [PHY]   pack_ul_tti_request SFN/Slot:513.19
avril 09 13:40:58 [0m1712662858.808835 [NR_MAC]   (513/17)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.811243 [NR_MAC]     514. 7 Scheduling pucch reception in  514. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.811253 [PHY]   pack_ul_tti_request SFN/Slot:514.7
avril 09 13:40:58 [0m1712662858.811257 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.822786 [NR_MAC]   (514/7)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.825165 [NR_MAC]     514.17 Scheduling pucch reception in  514.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.825181 [PHY]   pack_ul_tti_request SFN/Slot:514.17
avril 09 13:40:58 [0m1712662858.825185 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.826438 [PHY]   pack_ul_tti_request SFN/Slot:514.18
avril 09 13:40:58 [0m1712662858.827607 [PHY]   pack_ul_tti_request SFN/Slot:514.19
avril 09 13:40:58 [0m1712662858.835503 [NR_MAC]   (514/17)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.837946 [NR_MAC]     515. 7 Scheduling pucch reception in  515. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.837957 [PHY]   pack_ul_tti_request SFN/Slot:515.7
avril 09 13:40:58 [0m1712662858.837960 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.849087 [NR_MAC]   (515/7)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.851451 [NR_MAC]     515.17 Scheduling pucch reception in  515.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.851460 [PHY]   pack_ul_tti_request SFN/Slot:515.17
avril 09 13:40:58 [0m1712662858.851463 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.852582 [PHY]   pack_ul_tti_request SFN/Slot:515.18
avril 09 13:40:58 [0m1712662858.853876 [PHY]   pack_ul_tti_request SFN/Slot:515.19
avril 09 13:40:58 [0m1712662858.861543 [NR_MAC]   (515/17)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.863961 [NR_MAC]     516. 7 Scheduling pucch reception in  516. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.863990 [PHY]   pack_ul_tti_request SFN/Slot:516.7
avril 09 13:40:58 [0m1712662858.863996 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.875147 [NR_MAC]   (516/7)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.877786 [NR_MAC]     516.17 Scheduling pucch reception in  516.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.877827 [PHY]   pack_ul_tti_request SFN/Slot:516.17
avril 09 13:40:58 [0m1712662858.877830 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.878987 [PHY]   pack_ul_tti_request SFN/Slot:516.18
avril 09 13:40:58 [0m1712662858.880274 [PHY]   pack_ul_tti_request SFN/Slot:516.19
avril 09 13:40:58 [0m1712662858.888095 [NR_MAC]   (516/17)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.890722 [NR_MAC]     517. 7 Scheduling pucch reception in  517. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.890729 [PHY]   pack_ul_tti_request SFN/Slot:517.7
avril 09 13:40:58 [0m1712662858.890731 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.902081 [NR_MAC]   (517/7)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.904590 [NR_MAC]     517.17 Scheduling pucch reception in  517.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.904613 [PHY]   pack_ul_tti_request SFN/Slot:517.17
avril 09 13:40:58 [0m1712662858.904616 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.905730 [PHY]   pack_ul_tti_request SFN/Slot:517.18
avril 09 13:40:58 [0m1712662858.907001 [PHY]   pack_ul_tti_request SFN/Slot:517.19
avril 09 13:40:58 [0m1712662858.914712 [NR_MAC]   (517/17)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.917113 [NR_MAC]     518. 7 Scheduling pucch reception in  518. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.917119 [PHY]   pack_ul_tti_request SFN/Slot:518.7
avril 09 13:40:58 [0m1712662858.917122 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.928452 [NR_MAC]   (518/7)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.930744 [NR_MAC]     518.17 Scheduling pucch reception in  518.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.930755 [PHY]   pack_ul_tti_request SFN/Slot:518.17
avril 09 13:40:58 [0m1712662858.930757 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.931959 [PHY]   pack_ul_tti_request SFN/Slot:518.18
avril 09 13:40:58 [0m1712662858.933113 [PHY]   pack_ul_tti_request SFN/Slot:518.19
avril 09 13:40:58 [0m1712662858.940864 [NR_MAC]   (518/17)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.943079 [NR_MAC]     519. 7 Scheduling pucch reception in  519. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.943086 [PHY]   pack_ul_tti_request SFN/Slot:519.7
avril 09 13:40:58 [0m1712662858.943088 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.954046 [NR_MAC]   (519/7)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.956500 [NR_MAC]     519.17 Scheduling pucch reception in  519.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.956505 [PHY]   pack_ul_tti_request SFN/Slot:519.17
avril 09 13:40:58 [0m1712662858.956508 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.957768 [PHY]   pack_ul_tti_request SFN/Slot:519.18
avril 09 13:40:58 [0m1712662858.958884 [PHY]   pack_ul_tti_request SFN/Slot:519.19
avril 09 13:40:58 [0m1712662858.966523 [NR_MAC]   (519/17)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.969149 [NR_MAC]     520. 7 Scheduling pucch reception in  520. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.969156 [PHY]   pack_ul_tti_request SFN/Slot:520.7
avril 09 13:40:58 [0m1712662858.969159 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.971166 [NR_MAC]     520. 8 Scheduling pucch reception in  520. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:58 [0m1712662858.971170 [PHY]   pack_ul_tti_request SFN/Slot:520.8
avril 09 13:40:58 [0m1712662858.971171 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:58 [0m1712662858.980414 [NR_MAC]   (520/7)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.982820 [NR_MAC]     520.17 Scheduling pucch reception in  520.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.982828 [PHY]   pack_ul_tti_request SFN/Slot:520.17
avril 09 13:40:58 [0m1712662858.982830 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:58 [0m1712662858.983935 [PHY]   pack_ul_tti_request SFN/Slot:520.18
avril 09 13:40:58 [0m1712662858.985075 [PHY]   pack_ul_tti_request SFN/Slot:520.19
avril 09 13:40:58 [0m1712662858.986254 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 521/0 
avril 09 13:40:58 [0m1712662858.993041 [NR_MAC]   (520/17)uci_01->pduBitmap:1
avril 09 13:40:58 [0m1712662858.995527 [NR_MAC]   pucch_acknack  521. 7 Scheduling pucch reception in  521. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:58 [0m1712662858.995536 [PHY]   pack_ul_tti_request SFN/Slot:521.7
avril 09 13:40:58 [0m1712662858.995540 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.006977 [NR_MAC]   (521/7)uci_01->pduBitmap:3
avril 09 13:40:59 [0m1712662859.009423 [NR_MAC]     521.17 Scheduling pucch reception in  521.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.009429 [PHY]   pack_ul_tti_request SFN/Slot:521.17
avril 09 13:40:59 [0m1712662859.009431 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.010589 [PHY]   pack_ul_tti_request SFN/Slot:521.18
avril 09 13:40:59 [0m1712662859.011907 [PHY]   pack_ul_tti_request SFN/Slot:521.19
avril 09 13:40:59 [0m1712662859.019609 [NR_MAC]   (521/17)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.022026 [NR_MAC]     522. 7 Scheduling pucch reception in  522. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.022033 [PHY]   pack_ul_tti_request SFN/Slot:522.7
avril 09 13:40:59 [0m1712662859.022036 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.032954 [NR_MAC]   (522/7)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.035354 [NR_MAC]     522.17 Scheduling pucch reception in  522.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.035365 [PHY]   pack_ul_tti_request SFN/Slot:522.17
avril 09 13:40:59 [0m1712662859.035367 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.036556 [PHY]   pack_ul_tti_request SFN/Slot:522.18
avril 09 13:40:59 [0m1712662859.037818 [PHY]   pack_ul_tti_request SFN/Slot:522.19
avril 09 13:40:59 [0m1712662859.045785 [NR_MAC]   (522/17)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.048092 [NR_MAC]     523. 7 Scheduling pucch reception in  523. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.048101 [PHY]   pack_ul_tti_request SFN/Slot:523.7
avril 09 13:40:59 [0m1712662859.048104 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.059474 [NR_MAC]   (523/7)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.061897 [NR_MAC]     523.17 Scheduling pucch reception in  523.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.061903 [PHY]   pack_ul_tti_request SFN/Slot:523.17
avril 09 13:40:59 [0m1712662859.061905 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.063036 [PHY]   pack_ul_tti_request SFN/Slot:523.18
avril 09 13:40:59 [0m1712662859.064344 [PHY]   pack_ul_tti_request SFN/Slot:523.19
avril 09 13:40:59 [0m1712662859.072001 [NR_MAC]   (523/17)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.074818 [NR_MAC]     524. 7 Scheduling pucch reception in  524. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.074829 [PHY]   pack_ul_tti_request SFN/Slot:524.7
avril 09 13:40:59 [0m1712662859.074831 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.086088 [NR_MAC]   (524/7)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.088693 [NR_MAC]     524.17 Scheduling pucch reception in  524.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.088712 [PHY]   pack_ul_tti_request SFN/Slot:524.17
avril 09 13:40:59 [0m1712662859.088715 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.089867 [PHY]   pack_ul_tti_request SFN/Slot:524.18
avril 09 13:40:59 [0m1712662859.091106 [PHY]   pack_ul_tti_request SFN/Slot:524.19
avril 09 13:40:59 [0m1712662859.099038 [NR_MAC]   (524/17)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.101567 [NR_MAC]     525. 7 Scheduling pucch reception in  525. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.101585 [PHY]   pack_ul_tti_request SFN/Slot:525.7
avril 09 13:40:59 [0m1712662859.101587 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.112933 [NR_MAC]   (525/7)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.115551 [NR_MAC]     525.17 Scheduling pucch reception in  525.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.115579 [PHY]   pack_ul_tti_request SFN/Slot:525.17
avril 09 13:40:59 [0m1712662859.115580 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.116903 [PHY]   pack_ul_tti_request SFN/Slot:525.18
avril 09 13:40:59 [0m1712662859.118064 [PHY]   pack_ul_tti_request SFN/Slot:525.19
avril 09 13:40:59 [0m1712662859.126136 [NR_MAC]   (525/17)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.128693 [NR_MAC]     526. 7 Scheduling pucch reception in  526. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.128712 [PHY]   pack_ul_tti_request SFN/Slot:526.7
avril 09 13:40:59 [0m1712662859.128715 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.140084 [NR_MAC]   (526/7)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.142629 [NR_MAC]     526.17 Scheduling pucch reception in  526.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.142662 [PHY]   pack_ul_tti_request SFN/Slot:526.17
avril 09 13:40:59 [0m1712662859.142664 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.143767 [PHY]   pack_ul_tti_request SFN/Slot:526.18
avril 09 13:40:59 [0m1712662859.144948 [PHY]   pack_ul_tti_request SFN/Slot:526.19
avril 09 13:40:59 [0m1712662859.152714 [NR_MAC]   (526/17)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.155013 [NR_MAC]     527. 7 Scheduling pucch reception in  527. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.155019 [PHY]   pack_ul_tti_request SFN/Slot:527.7
avril 09 13:40:59 [0m1712662859.155021 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.166277 [NR_MAC]   (527/7)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.168904 [NR_MAC]     527.17 Scheduling pucch reception in  527.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.168939 [PHY]   pack_ul_tti_request SFN/Slot:527.17
avril 09 13:40:59 [0m1712662859.168953 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.170181 [PHY]   pack_ul_tti_request SFN/Slot:527.18
avril 09 13:40:59 [0m1712662859.171514 [PHY]   pack_ul_tti_request SFN/Slot:527.19
avril 09 13:40:59 [0m1712662859.179297 [NR_MAC]   (527/17)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.181987 [NR_MAC]     528. 7 Scheduling pucch reception in  528. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.181994 [PHY]   pack_ul_tti_request SFN/Slot:528.7
avril 09 13:40:59 [0m1712662859.181996 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.184121 [NR_MAC]     528. 8 Scheduling pucch reception in  528. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:59 [0m1712662859.184126 [PHY]   pack_ul_tti_request SFN/Slot:528.8
avril 09 13:40:59 [0m1712662859.184127 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:59 [0m1712662859.193167 [NR_MAC]   (528/7)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.195555 [NR_MAC]     528.17 Scheduling pucch reception in  528.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.195583 [PHY]   pack_ul_tti_request SFN/Slot:528.17
avril 09 13:40:59 [0m1712662859.195585 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.196768 [PHY]   pack_ul_tti_request SFN/Slot:528.18
avril 09 13:40:59 [0m1712662859.197946 [PHY]   pack_ul_tti_request SFN/Slot:528.19
avril 09 13:40:59 [0m1712662859.205719 [NR_MAC]   (528/17)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.208039 [NR_MAC]     529. 7 Scheduling pucch reception in  529. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.208045 [PHY]   pack_ul_tti_request SFN/Slot:529.7
avril 09 13:40:59 [0m1712662859.208047 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.219076 [NR_MAC]   (529/7)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.221444 [NR_MAC]     529.17 Scheduling pucch reception in  529.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.221448 [PHY]   pack_ul_tti_request SFN/Slot:529.17
avril 09 13:40:59 [0m1712662859.221450 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.222799 [PHY]   pack_ul_tti_request SFN/Slot:529.18
avril 09 13:40:59 [0m1712662859.223908 [PHY]   pack_ul_tti_request SFN/Slot:529.19
avril 09 13:40:59 [0m1712662859.231817 [NR_MAC]   (529/17)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.234131 [NR_MAC]     530. 7 Scheduling pucch reception in  530. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.234136 [PHY]   pack_ul_tti_request SFN/Slot:530.7
avril 09 13:40:59 [0m1712662859.234138 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.245116 [NR_MAC]   (530/7)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.247528 [NR_MAC]     530.17 Scheduling pucch reception in  530.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.247536 [PHY]   pack_ul_tti_request SFN/Slot:530.17
avril 09 13:40:59 [0m1712662859.247537 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.248703 [PHY]   pack_ul_tti_request SFN/Slot:530.18
avril 09 13:40:59 [0m1712662859.249969 [PHY]   pack_ul_tti_request SFN/Slot:530.19
avril 09 13:40:59 [0m1712662859.251088 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 531/0 
avril 09 13:40:59 [0m1712662859.257872 [NR_MAC]   (530/17)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.260116 [NR_MAC]   pucch_acknack  531. 7 Scheduling pucch reception in  531. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.260122 [PHY]   pack_ul_tti_request SFN/Slot:531.7
avril 09 13:40:59 [0m1712662859.260124 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.270892 [NR_MAC]   (531/7)uci_01->pduBitmap:3
avril 09 13:40:59 [0m1712662859.273103 [NR_MAC]     531.17 Scheduling pucch reception in  531.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.273110 [PHY]   pack_ul_tti_request SFN/Slot:531.17
avril 09 13:40:59 [0m1712662859.273113 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.274244 [PHY]   pack_ul_tti_request SFN/Slot:531.18
avril 09 13:40:59 [0m1712662859.275556 [PHY]   pack_ul_tti_request SFN/Slot:531.19
avril 09 13:40:59 [0m1712662859.283340 [NR_MAC]   (531/17)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.285975 [NR_MAC]     532. 7 Scheduling pucch reception in  532. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.285981 [PHY]   pack_ul_tti_request SFN/Slot:532.7
avril 09 13:40:59 [0m1712662859.285984 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.297122 [NR_MAC]   (532/7)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.299504 [NR_MAC]     532.17 Scheduling pucch reception in  532.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.299513 [PHY]   pack_ul_tti_request SFN/Slot:532.17
avril 09 13:40:59 [0m1712662859.299516 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.300883 [PHY]   pack_ul_tti_request SFN/Slot:532.18
avril 09 13:40:59 [0m1712662859.301989 [PHY]   pack_ul_tti_request SFN/Slot:532.19
avril 09 13:40:59 [0m1712662859.309846 [NR_MAC]   (532/17)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.312177 [NR_MAC]     533. 7 Scheduling pucch reception in  533. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.312187 [PHY]   pack_ul_tti_request SFN/Slot:533.7
avril 09 13:40:59 [0m1712662859.312190 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.323344 [NR_MAC]   (533/7)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.325681 [NR_MAC]     533.17 Scheduling pucch reception in  533.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.325694 [PHY]   pack_ul_tti_request SFN/Slot:533.17
avril 09 13:40:59 [0m1712662859.325696 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.326948 [PHY]   pack_ul_tti_request SFN/Slot:533.18
avril 09 13:40:59 [0m1712662859.328152 [PHY]   pack_ul_tti_request SFN/Slot:533.19
avril 09 13:40:59 [0m1712662859.336092 [NR_MAC]   (533/17)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.338565 [NR_MAC]     534. 7 Scheduling pucch reception in  534. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.338575 [PHY]   pack_ul_tti_request SFN/Slot:534.7
avril 09 13:40:59 [0m1712662859.338579 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.349642 [NR_MAC]   (534/7)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.352002 [NR_MAC]     534.17 Scheduling pucch reception in  534.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.352011 [PHY]   pack_ul_tti_request SFN/Slot:534.17
avril 09 13:40:59 [0m1712662859.352014 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.353237 [PHY]   pack_ul_tti_request SFN/Slot:534.18
avril 09 13:40:59 [0m1712662859.354494 [PHY]   pack_ul_tti_request SFN/Slot:534.19
avril 09 13:40:59 [0m1712662859.362157 [NR_MAC]   (534/17)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.364814 [NR_MAC]     535. 7 Scheduling pucch reception in  535. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.364828 [PHY]   pack_ul_tti_request SFN/Slot:535.7
avril 09 13:40:59 [0m1712662859.364832 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.376271 [NR_MAC]   (535/7)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.378727 [NR_MAC]     535.17 Scheduling pucch reception in  535.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.378735 [PHY]   pack_ul_tti_request SFN/Slot:535.17
avril 09 13:40:59 [0m1712662859.378739 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.379677 [PHY]   pack_ul_tti_request SFN/Slot:535.18
avril 09 13:40:59 [0m1712662859.380920 [PHY]   pack_ul_tti_request SFN/Slot:535.19
avril 09 13:40:59 [0m1712662859.388820 [NR_MAC]   (535/17)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.390099 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 536/6 
avril 09 13:40:59 [0m1712662859.391122 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 536/7 
avril 09 13:40:59 [0m1712662859.391127 [NR_MAC]     536. 7 Scheduling pucch reception in  536. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.391165 [PHY]   pack_ul_tti_request SFN/Slot:536.7
avril 09 13:40:59 [0m1712662859.391182 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.393235 [NR_MAC]     536. 8 Scheduling pucch reception in  536. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:59 [0m1712662859.393245 [PHY]   pack_ul_tti_request SFN/Slot:536.8
avril 09 13:40:59 [0m1712662859.393247 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:59 [0m1712662859.402285 [NR_MAC]   (536/7)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.404673 [NR_MAC]   pucch_acknack  536.17 Scheduling pucch reception in  536.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.404722 [PHY]   pack_ul_tti_request SFN/Slot:536.17
avril 09 13:40:59 [0m1712662859.404743 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.405891 [PHY]   pack_ul_tti_request SFN/Slot:536.18
avril 09 13:40:59 [0m1712662859.407133 [PHY]   pack_ul_tti_request SFN/Slot:536.19
avril 09 13:40:59 [0m1712662859.414588 [NR_MAC]   (536/17)uci_01->pduBitmap:3
avril 09 13:40:59 [0m1712662859.417037 [NR_MAC]     537. 7 Scheduling pucch reception in  537. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.417054 [PHY]   pack_ul_tti_request SFN/Slot:537.7
avril 09 13:40:59 [0m1712662859.417057 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.428063 [NR_MAC]   (537/7)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.430624 [NR_MAC]     537.17 Scheduling pucch reception in  537.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.430634 [PHY]   pack_ul_tti_request SFN/Slot:537.17
avril 09 13:40:59 [0m1712662859.430638 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.431816 [PHY]   pack_ul_tti_request SFN/Slot:537.18
avril 09 13:40:59 [0m1712662859.432912 [PHY]   pack_ul_tti_request SFN/Slot:537.19
avril 09 13:40:59 [0m1712662859.441149 [NR_MAC]   (537/17)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.443691 [NR_MAC]     538. 7 Scheduling pucch reception in  538. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.443700 [PHY]   pack_ul_tti_request SFN/Slot:538.7
avril 09 13:40:59 [0m1712662859.443703 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.454919 [NR_MAC]   (538/7)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.457259 [NR_MAC]     538.17 Scheduling pucch reception in  538.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.457266 [PHY]   pack_ul_tti_request SFN/Slot:538.17
avril 09 13:40:59 [0m1712662859.457269 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.458446 [PHY]   pack_ul_tti_request SFN/Slot:538.18
avril 09 13:40:59 [0m1712662859.459802 [PHY]   pack_ul_tti_request SFN/Slot:538.19
avril 09 13:40:59 [0m1712662859.467379 [NR_MAC]   (538/17)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.469927 [NR_MAC]     539. 7 Scheduling pucch reception in  539. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.469940 [PHY]   pack_ul_tti_request SFN/Slot:539.7
avril 09 13:40:59 [0m1712662859.469944 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.480788 [NR_MAC]   (539/7)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.483066 [NR_MAC]     539.17 Scheduling pucch reception in  539.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.483073 [PHY]   pack_ul_tti_request SFN/Slot:539.17
avril 09 13:40:59 [0m1712662859.483075 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.484209 [PHY]   pack_ul_tti_request SFN/Slot:539.18
avril 09 13:40:59 [0m1712662859.485553 [PHY]   pack_ul_tti_request SFN/Slot:539.19
avril 09 13:40:59 [0m1712662859.493140 [NR_MAC]   (539/17)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.495860 [NR_MAC]     540. 7 Scheduling pucch reception in  540. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.495868 [PHY]   pack_ul_tti_request SFN/Slot:540.7
avril 09 13:40:59 [0m1712662859.495871 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.506634 [NR_MAC]   (540/7)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.508931 [NR_MAC]     540.17 Scheduling pucch reception in  540.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.508938 [PHY]   pack_ul_tti_request SFN/Slot:540.17
avril 09 13:40:59 [0m1712662859.508945 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.510024 [PHY]   pack_ul_tti_request SFN/Slot:540.18
avril 09 13:40:59 [0m1712662859.511166 [PHY]   pack_ul_tti_request SFN/Slot:540.19
avril 09 13:40:59 [0m1712662859.512506 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 541/0 
avril 09 13:40:59 [0m1712662859.519171 [NR_MAC]   (540/17)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.521634 [NR_MAC]   pucch_acknack  541. 7 Scheduling pucch reception in  541. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.521639 [PHY]   pack_ul_tti_request SFN/Slot:541.7
avril 09 13:40:59 [0m1712662859.521641 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.533026 [NR_MAC]   (541/7)uci_01->pduBitmap:3
avril 09 13:40:59 [0m1712662859.535280 [NR_MAC]     541.17 Scheduling pucch reception in  541.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.535313 [PHY]   pack_ul_tti_request SFN/Slot:541.17
avril 09 13:40:59 [0m1712662859.535321 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.536579 [PHY]   pack_ul_tti_request SFN/Slot:541.18
avril 09 13:40:59 [0m1712662859.537928 [PHY]   pack_ul_tti_request SFN/Slot:541.19
avril 09 13:40:59 [0m1712662859.545689 [NR_MAC]   (541/17)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.548095 [NR_MAC]     542. 7 Scheduling pucch reception in  542. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.548104 [PHY]   pack_ul_tti_request SFN/Slot:542.7
avril 09 13:40:59 [0m1712662859.548107 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.559517 [NR_MAC]   (542/7)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.561811 [NR_MAC]     542.17 Scheduling pucch reception in  542.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.561816 [PHY]   pack_ul_tti_request SFN/Slot:542.17
avril 09 13:40:59 [0m1712662859.561818 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.562940 [PHY]   pack_ul_tti_request SFN/Slot:542.18
avril 09 13:40:59 [0m1712662859.564218 [PHY]   pack_ul_tti_request SFN/Slot:542.19
avril 09 13:40:59 [0m1712662859.571949 [NR_MAC]   (542/17)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.574234 [NR_MAC]     543. 7 Scheduling pucch reception in  543. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.574268 [PHY]   pack_ul_tti_request SFN/Slot:543.7
avril 09 13:40:59 [0m1712662859.574279 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.585864 [NR_MAC]   (543/7)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.588063 [NR_MAC]     543.17 Scheduling pucch reception in  543.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.588067 [PHY]   pack_ul_tti_request SFN/Slot:543.17
avril 09 13:40:59 [0m1712662859.588069 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.589253 [PHY]   pack_ul_tti_request SFN/Slot:543.18
avril 09 13:40:59 [0m1712662859.590497 [PHY]   pack_ul_tti_request SFN/Slot:543.19
avril 09 13:40:59 [0m1712662859.598013 [NR_MAC]   (543/17)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.600376 [NR_MAC]     544. 7 Scheduling pucch reception in  544. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.600388 [PHY]   pack_ul_tti_request SFN/Slot:544.7
avril 09 13:40:59 [0m1712662859.600391 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.602819 [NR_MAC]     544. 8 Scheduling pucch reception in  544. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:59 [0m1712662859.602824 [PHY]   pack_ul_tti_request SFN/Slot:544.8
avril 09 13:40:59 [0m1712662859.602825 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:59 [0m1712662859.611595 [NR_MAC]   (544/7)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.613930 [NR_MAC]     544.17 Scheduling pucch reception in  544.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.613938 [PHY]   pack_ul_tti_request SFN/Slot:544.17
avril 09 13:40:59 [0m1712662859.613940 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.615057 [PHY]   pack_ul_tti_request SFN/Slot:544.18
avril 09 13:40:59 [0m1712662859.616351 [PHY]   pack_ul_tti_request SFN/Slot:544.19
avril 09 13:40:59 [0m1712662859.623912 [NR_MAC]   (544/17)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.626061 [NR_MAC]     545. 7 Scheduling pucch reception in  545. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.626066 [PHY]   pack_ul_tti_request SFN/Slot:545.7
avril 09 13:40:59 [0m1712662859.626068 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.637229 [NR_MAC]   (545/7)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.639740 [NR_MAC]     545.17 Scheduling pucch reception in  545.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.639848 [PHY]   pack_ul_tti_request SFN/Slot:545.17
avril 09 13:40:59 [0m1712662859.639862 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.641008 [PHY]   pack_ul_tti_request SFN/Slot:545.18
avril 09 13:40:59 [0m1712662859.642174 [PHY]   pack_ul_tti_request SFN/Slot:545.19
avril 09 13:40:59 [0m1712662859.649849 [NR_MAC]   (545/17)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.652290 [NR_MAC]     546. 7 Scheduling pucch reception in  546. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.652331 [PHY]   pack_ul_tti_request SFN/Slot:546.7
avril 09 13:40:59 [0m1712662859.652334 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.663131 [NR_MAC]   (546/7)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.665518 [NR_MAC]     546.17 Scheduling pucch reception in  546.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.665526 [PHY]   pack_ul_tti_request SFN/Slot:546.17
avril 09 13:40:59 [0m1712662859.665527 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.666712 [PHY]   pack_ul_tti_request SFN/Slot:546.18
avril 09 13:40:59 [0m1712662859.667872 [PHY]   pack_ul_tti_request SFN/Slot:546.19
avril 09 13:40:59 [0m1712662859.675581 [NR_MAC]   (546/17)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.677893 [NR_MAC]     547. 7 Scheduling pucch reception in  547. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.677900 [PHY]   pack_ul_tti_request SFN/Slot:547.7
avril 09 13:40:59 [0m1712662859.677903 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.689104 [NR_MAC]   (547/7)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.691531 [NR_MAC]     547.17 Scheduling pucch reception in  547.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.691537 [PHY]   pack_ul_tti_request SFN/Slot:547.17
avril 09 13:40:59 [0m1712662859.691539 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.692821 [PHY]   pack_ul_tti_request SFN/Slot:547.18
avril 09 13:40:59 [0m1712662859.693980 [PHY]   pack_ul_tti_request SFN/Slot:547.19
avril 09 13:40:59 [0m1712662859.701387 [NR_MAC]   (547/17)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.703929 [NR_MAC]     548. 7 Scheduling pucch reception in  548. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.703935 [PHY]   pack_ul_tti_request SFN/Slot:548.7
avril 09 13:40:59 [0m1712662859.703937 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.714898 [NR_MAC]   (548/7)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.717059 [NR_MAC]     548.17 Scheduling pucch reception in  548.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.717079 [PHY]   pack_ul_tti_request SFN/Slot:548.17
avril 09 13:40:59 [0m1712662859.717088 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.718264 [PHY]   pack_ul_tti_request SFN/Slot:548.18
avril 09 13:40:59 [0m1712662859.719382 [PHY]   pack_ul_tti_request SFN/Slot:548.19
avril 09 13:40:59 [0m1712662859.726928 [NR_MAC]   (548/17)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.729370 [NR_MAC]     549. 7 Scheduling pucch reception in  549. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.729379 [PHY]   pack_ul_tti_request SFN/Slot:549.7
avril 09 13:40:59 [0m1712662859.729382 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.740110 [NR_MAC]   (549/7)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.742570 [NR_MAC]     549.17 Scheduling pucch reception in  549.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.742580 [PHY]   pack_ul_tti_request SFN/Slot:549.17
avril 09 13:40:59 [0m1712662859.742582 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.743727 [PHY]   pack_ul_tti_request SFN/Slot:549.18
avril 09 13:40:59 [0m1712662859.744932 [PHY]   pack_ul_tti_request SFN/Slot:549.19
avril 09 13:40:59 [0m1712662859.752236 [NR_MAC]   (549/17)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.754709 [NR_MAC]     550. 7 Scheduling pucch reception in  550. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.754715 [PHY]   pack_ul_tti_request SFN/Slot:550.7
avril 09 13:40:59 [0m1712662859.754718 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.765793 [NR_MAC]   (550/7)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.768043 [NR_MAC]     550.17 Scheduling pucch reception in  550.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.768048 [PHY]   pack_ul_tti_request SFN/Slot:550.17
avril 09 13:40:59 [0m1712662859.768050 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.769264 [PHY]   pack_ul_tti_request SFN/Slot:550.18
avril 09 13:40:59 [0m1712662859.770415 [PHY]   pack_ul_tti_request SFN/Slot:550.19
avril 09 13:40:59 [0m1712662859.771705 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 551/0 
avril 09 13:40:59 [0m1712662859.777978 [NR_MAC]   (550/17)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.780445 [NR_MAC]   pucch_acknack  551. 7 Scheduling pucch reception in  551. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.780453 [PHY]   pack_ul_tti_request SFN/Slot:551.7
avril 09 13:40:59 [0m1712662859.780455 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.791641 [NR_MAC]   (551/7)uci_01->pduBitmap:3
avril 09 13:40:59 [0m1712662859.794074 [NR_MAC]     551.17 Scheduling pucch reception in  551.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.794085 [PHY]   pack_ul_tti_request SFN/Slot:551.17
avril 09 13:40:59 [0m1712662859.794088 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.795148 [PHY]   pack_ul_tti_request SFN/Slot:551.18
avril 09 13:40:59 [0m1712662859.796400 [PHY]   pack_ul_tti_request SFN/Slot:551.19
avril 09 13:40:59 [0m1712662859.803974 [NR_MAC]   (551/17)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.806603 [NR_MAC]     552. 7 Scheduling pucch reception in  552. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.806644 [PHY]   pack_ul_tti_request SFN/Slot:552.7
avril 09 13:40:59 [0m1712662859.806660 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.808818 [NR_MAC]     552. 8 Scheduling pucch reception in  552. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:40:59 [0m1712662859.808828 [PHY]   pack_ul_tti_request SFN/Slot:552.8
avril 09 13:40:59 [0m1712662859.808831 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:40:59 [0m1712662859.817578 [NR_MAC]   (552/7)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.819953 [NR_MAC]     552.17 Scheduling pucch reception in  552.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.819964 [PHY]   pack_ul_tti_request SFN/Slot:552.17
avril 09 13:40:59 [0m1712662859.819967 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.821048 [PHY]   pack_ul_tti_request SFN/Slot:552.18
avril 09 13:40:59 [0m1712662859.822287 [PHY]   pack_ul_tti_request SFN/Slot:552.19
avril 09 13:40:59 [0m1712662859.830032 [NR_MAC]   (552/17)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.832324 [NR_MAC]     553. 7 Scheduling pucch reception in  553. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.832340 [PHY]   pack_ul_tti_request SFN/Slot:553.7
avril 09 13:40:59 [0m1712662859.832344 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.843465 [NR_MAC]   (553/7)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.845895 [NR_MAC]     553.17 Scheduling pucch reception in  553.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.845902 [PHY]   pack_ul_tti_request SFN/Slot:553.17
avril 09 13:40:59 [0m1712662859.845905 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.846945 [PHY]   pack_ul_tti_request SFN/Slot:553.18
avril 09 13:40:59 [0m1712662859.848155 [PHY]   pack_ul_tti_request SFN/Slot:553.19
avril 09 13:40:59 [0m1712662859.855562 [NR_MAC]   (553/17)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.858138 [NR_MAC]     554. 7 Scheduling pucch reception in  554. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.858146 [PHY]   pack_ul_tti_request SFN/Slot:554.7
avril 09 13:40:59 [0m1712662859.858148 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.869076 [NR_MAC]   (554/7)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.871568 [NR_MAC]     554.17 Scheduling pucch reception in  554.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.871575 [PHY]   pack_ul_tti_request SFN/Slot:554.17
avril 09 13:40:59 [0m1712662859.871578 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.872690 [PHY]   pack_ul_tti_request SFN/Slot:554.18
avril 09 13:40:59 [0m1712662859.873862 [PHY]   pack_ul_tti_request SFN/Slot:554.19
avril 09 13:40:59 [0m1712662859.881406 [NR_MAC]   (554/17)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.883866 [NR_MAC]     555. 7 Scheduling pucch reception in  555. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.883874 [PHY]   pack_ul_tti_request SFN/Slot:555.7
avril 09 13:40:59 [0m1712662859.883877 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.895026 [NR_MAC]   (555/7)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.897453 [NR_MAC]     555.17 Scheduling pucch reception in  555.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.897474 [PHY]   pack_ul_tti_request SFN/Slot:555.17
avril 09 13:40:59 [0m1712662859.897477 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.898660 [PHY]   pack_ul_tti_request SFN/Slot:555.18
avril 09 13:40:59 [0m1712662859.899856 [PHY]   pack_ul_tti_request SFN/Slot:555.19
avril 09 13:40:59 [0m1712662859.907830 [NR_MAC]   (555/17)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.910140 [NR_MAC]     556. 7 Scheduling pucch reception in  556. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.910145 [PHY]   pack_ul_tti_request SFN/Slot:556.7
avril 09 13:40:59 [0m1712662859.910147 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.921587 [NR_MAC]   (556/7)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.923940 [NR_MAC]     556.17 Scheduling pucch reception in  556.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.923947 [PHY]   pack_ul_tti_request SFN/Slot:556.17
avril 09 13:40:59 [0m1712662859.923949 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.925019 [PHY]   pack_ul_tti_request SFN/Slot:556.18
avril 09 13:40:59 [0m1712662859.926337 [PHY]   pack_ul_tti_request SFN/Slot:556.19
avril 09 13:40:59 [0m1712662859.934165 [NR_MAC]   (556/17)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.936741 [NR_MAC]     557. 7 Scheduling pucch reception in  557. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.936803 [PHY]   pack_ul_tti_request SFN/Slot:557.7
avril 09 13:40:59 [0m1712662859.936805 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.947754 [NR_MAC]   (557/7)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.950311 [NR_MAC]     557.17 Scheduling pucch reception in  557.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.950317 [PHY]   pack_ul_tti_request SFN/Slot:557.17
avril 09 13:40:59 [0m1712662859.950319 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.951379 [PHY]   pack_ul_tti_request SFN/Slot:557.18
avril 09 13:40:59 [0m1712662859.952625 [PHY]   pack_ul_tti_request SFN/Slot:557.19
avril 09 13:40:59 [0m1712662859.960126 [NR_MAC]   (557/17)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.962850 [NR_MAC]     558. 7 Scheduling pucch reception in  558. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.962858 [PHY]   pack_ul_tti_request SFN/Slot:558.7
avril 09 13:40:59 [0m1712662859.962861 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.974484 [NR_MAC]   (558/7)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.976897 [NR_MAC]     558.17 Scheduling pucch reception in  558.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.976906 [PHY]   pack_ul_tti_request SFN/Slot:558.17
avril 09 13:40:59 [0m1712662859.976907 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662859.978022 [PHY]   pack_ul_tti_request SFN/Slot:558.18
avril 09 13:40:59 [0m1712662859.979298 [PHY]   pack_ul_tti_request SFN/Slot:558.19
avril 09 13:40:59 [0m1712662859.987321 [NR_MAC]   (558/17)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662859.989929 [NR_MAC]     559. 7 Scheduling pucch reception in  559. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662859.989940 [PHY]   pack_ul_tti_request SFN/Slot:559.7
avril 09 13:40:59 [0m1712662859.989943 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:40:59 [0m1712662860.001075 [NR_MAC]   (559/7)uci_01->pduBitmap:1
avril 09 13:40:59 [0m1712662860.003721 [NR_MAC]     559.17 Scheduling pucch reception in  559.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:40:59 [0m1712662860.003728 [PHY]   pack_ul_tti_request SFN/Slot:559.17
avril 09 13:40:59 [0m1712662860.003731 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.004961 [PHY]   pack_ul_tti_request SFN/Slot:559.18
avril 09 13:41:00 [0m1712662860.006078 [PHY]   pack_ul_tti_request SFN/Slot:559.19
avril 09 13:41:00 [0m1712662860.014139 [NR_MAC]   (559/17)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.016901 [NR_MAC]     560. 7 Scheduling pucch reception in  560. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.016912 [PHY]   pack_ul_tti_request SFN/Slot:560.7
avril 09 13:41:00 [0m1712662860.016915 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.019153 [NR_MAC]     560. 8 Scheduling pucch reception in  560. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:00 [0m1712662860.019159 [PHY]   pack_ul_tti_request SFN/Slot:560.8
avril 09 13:41:00 [0m1712662860.019161 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:00 [0m1712662860.028412 [NR_MAC]   (560/7)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.030804 [NR_MAC]     560.17 Scheduling pucch reception in  560.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.030817 [PHY]   pack_ul_tti_request SFN/Slot:560.17
avril 09 13:41:00 [0m1712662860.030820 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.031864 [PHY]   pack_ul_tti_request SFN/Slot:560.18
avril 09 13:41:00 [0m1712662860.033070 [PHY]   pack_ul_tti_request SFN/Slot:560.19
avril 09 13:41:00 [0m1712662860.034296 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 561/0 
avril 09 13:41:00 [0m1712662860.041051 [NR_MAC]   (560/17)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.043474 [NR_MAC]   pucch_acknack  561. 7 Scheduling pucch reception in  561. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.043482 [PHY]   pack_ul_tti_request SFN/Slot:561.7
avril 09 13:41:00 [0m1712662860.043484 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.055044 [NR_MAC]   (561/7)uci_01->pduBitmap:3
avril 09 13:41:00 [0m1712662860.057508 [NR_MAC]     561.17 Scheduling pucch reception in  561.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.057515 [PHY]   pack_ul_tti_request SFN/Slot:561.17
avril 09 13:41:00 [0m1712662860.057518 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.058739 [PHY]   pack_ul_tti_request SFN/Slot:561.18
avril 09 13:41:00 [0m1712662860.059928 [PHY]   pack_ul_tti_request SFN/Slot:561.19
avril 09 13:41:00 [0m1712662860.067749 [NR_MAC]   (561/17)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.070056 [NR_MAC]     562. 7 Scheduling pucch reception in  562. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.070067 [PHY]   pack_ul_tti_request SFN/Slot:562.7
avril 09 13:41:00 [0m1712662860.070070 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.081171 [NR_MAC]   (562/7)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.083768 [NR_MAC]     562.17 Scheduling pucch reception in  562.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.083776 [PHY]   pack_ul_tti_request SFN/Slot:562.17
avril 09 13:41:00 [0m1712662860.083786 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.084925 [PHY]   pack_ul_tti_request SFN/Slot:562.18
avril 09 13:41:00 [0m1712662860.086125 [PHY]   pack_ul_tti_request SFN/Slot:562.19
avril 09 13:41:00 [0m1712662860.094050 [NR_MAC]   (562/17)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.096577 [NR_MAC]     563. 7 Scheduling pucch reception in  563. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.096593 [PHY]   pack_ul_tti_request SFN/Slot:563.7
avril 09 13:41:00 [0m1712662860.096596 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.107977 [NR_MAC]   (563/7)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.110482 [NR_MAC]     563.17 Scheduling pucch reception in  563.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.110523 [PHY]   pack_ul_tti_request SFN/Slot:563.17
avril 09 13:41:00 [0m1712662860.110537 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.111846 [PHY]   pack_ul_tti_request SFN/Slot:563.18
avril 09 13:41:00 [0m1712662860.112989 [PHY]   pack_ul_tti_request SFN/Slot:563.19
avril 09 13:41:00 [0m1712662860.121016 [NR_MAC]   (563/17)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.123600 [NR_MAC]     564. 7 Scheduling pucch reception in  564. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.123607 [PHY]   pack_ul_tti_request SFN/Slot:564.7
avril 09 13:41:00 [0m1712662860.123610 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.134820 [NR_MAC]   (564/7)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.137089 [NR_MAC]     564.17 Scheduling pucch reception in  564.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.137097 [PHY]   pack_ul_tti_request SFN/Slot:564.17
avril 09 13:41:00 [0m1712662860.137099 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.138558 [PHY]   pack_ul_tti_request SFN/Slot:564.18
avril 09 13:41:00 [0m1712662860.139812 [PHY]   pack_ul_tti_request SFN/Slot:564.19
avril 09 13:41:00 [0m1712662860.147363 [NR_MAC]   (564/17)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.149990 [NR_MAC]     565. 7 Scheduling pucch reception in  565. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.150002 [PHY]   pack_ul_tti_request SFN/Slot:565.7
avril 09 13:41:00 [0m1712662860.150005 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.161142 [NR_MAC]   (565/7)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.163683 [NR_MAC]     565.17 Scheduling pucch reception in  565.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.163692 [PHY]   pack_ul_tti_request SFN/Slot:565.17
avril 09 13:41:00 [0m1712662860.163694 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.164756 [PHY]   pack_ul_tti_request SFN/Slot:565.18
avril 09 13:41:00 [0m1712662860.166058 [PHY]   pack_ul_tti_request SFN/Slot:565.19
avril 09 13:41:00 [0m1712662860.174145 [NR_MAC]   (565/17)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.176959 [NR_MAC]     566. 7 Scheduling pucch reception in  566. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.176984 [PHY]   pack_ul_tti_request SFN/Slot:566.7
avril 09 13:41:00 [0m1712662860.176987 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.188402 [NR_MAC]   (566/7)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.190926 [NR_MAC]     566.17 Scheduling pucch reception in  566.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.190946 [PHY]   pack_ul_tti_request SFN/Slot:566.17
avril 09 13:41:00 [0m1712662860.190948 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.191993 [PHY]   pack_ul_tti_request SFN/Slot:566.18
avril 09 13:41:00 [0m1712662860.193362 [PHY]   pack_ul_tti_request SFN/Slot:566.19
avril 09 13:41:00 [0m1712662860.201147 [NR_MAC]   (566/17)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.203937 [NR_MAC]     567. 7 Scheduling pucch reception in  567. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.203943 [PHY]   pack_ul_tti_request SFN/Slot:567.7
avril 09 13:41:00 [0m1712662860.203945 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.215265 [NR_MAC]   (567/7)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.217916 [NR_MAC]     567.17 Scheduling pucch reception in  567.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.217923 [PHY]   pack_ul_tti_request SFN/Slot:567.17
avril 09 13:41:00 [0m1712662860.217925 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.219051 [PHY]   pack_ul_tti_request SFN/Slot:567.18
avril 09 13:41:00 [0m1712662860.220398 [PHY]   pack_ul_tti_request SFN/Slot:567.19
avril 09 13:41:00 [0m1712662860.228324 [NR_MAC]   (567/17)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.230791 [NR_MAC]     568. 7 Scheduling pucch reception in  568. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.230800 [PHY]   pack_ul_tti_request SFN/Slot:568.7
avril 09 13:41:00 [0m1712662860.230803 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.232977 [NR_MAC]     568. 8 Scheduling pucch reception in  568. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:00 [0m1712662860.232991 [PHY]   pack_ul_tti_request SFN/Slot:568.8
avril 09 13:41:00 [0m1712662860.232993 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:00 [0m1712662860.242310 [NR_MAC]   (568/7)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.244949 [NR_MAC]     568.17 Scheduling pucch reception in  568.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.244953 [PHY]   pack_ul_tti_request SFN/Slot:568.17
avril 09 13:41:00 [0m1712662860.244955 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.246041 [PHY]   pack_ul_tti_request SFN/Slot:568.18
avril 09 13:41:00 [0m1712662860.247357 [PHY]   pack_ul_tti_request SFN/Slot:568.19
avril 09 13:41:00 [0m1712662860.255210 [NR_MAC]   (568/17)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.257925 [NR_MAC]     569. 7 Scheduling pucch reception in  569. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.257951 [PHY]   pack_ul_tti_request SFN/Slot:569.7
avril 09 13:41:00 [0m1712662860.257954 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.269420 [NR_MAC]   (569/7)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.271928 [NR_MAC]     569.17 Scheduling pucch reception in  569.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.271933 [PHY]   pack_ul_tti_request SFN/Slot:569.17
avril 09 13:41:00 [0m1712662860.271935 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.273051 [PHY]   pack_ul_tti_request SFN/Slot:569.18
avril 09 13:41:00 [0m1712662860.274373 [PHY]   pack_ul_tti_request SFN/Slot:569.19
avril 09 13:41:00 [0m1712662860.282103 [NR_MAC]   (569/17)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.284731 [NR_MAC]     570. 7 Scheduling pucch reception in  570. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.284739 [PHY]   pack_ul_tti_request SFN/Slot:570.7
avril 09 13:41:00 [0m1712662860.284741 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.295972 [NR_MAC]   (570/7)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.298600 [NR_MAC]     570.17 Scheduling pucch reception in  570.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.298615 [PHY]   pack_ul_tti_request SFN/Slot:570.17
avril 09 13:41:00 [0m1712662860.298618 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.299813 [PHY]   pack_ul_tti_request SFN/Slot:570.18
avril 09 13:41:00 [0m1712662860.300999 [PHY]   pack_ul_tti_request SFN/Slot:570.19
avril 09 13:41:00 [0m1712662860.302204 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 571/0 
avril 09 13:41:00 [0m1712662860.308928 [NR_MAC]   (570/17)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.311525 [NR_MAC]   pucch_acknack  571. 7 Scheduling pucch reception in  571. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.311557 [PHY]   pack_ul_tti_request SFN/Slot:571.7
avril 09 13:41:00 [0m1712662860.311571 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.322916 [NR_MAC]   (571/7)uci_01->pduBitmap:3
avril 09 13:41:00 [0m1712662860.325086 [NR_MAC]     571.17 Scheduling pucch reception in  571.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.325106 [PHY]   pack_ul_tti_request SFN/Slot:571.17
avril 09 13:41:00 [0m1712662860.325110 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.326293 [PHY]   pack_ul_tti_request SFN/Slot:571.18
avril 09 13:41:00 [0m1712662860.327437 [PHY]   pack_ul_tti_request SFN/Slot:571.19
avril 09 13:41:00 [0m1712662860.335155 [NR_MAC]   (571/17)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.337724 [NR_MAC]     572. 7 Scheduling pucch reception in  572. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.337745 [PHY]   pack_ul_tti_request SFN/Slot:572.7
avril 09 13:41:00 [0m1712662860.337748 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.348717 [NR_MAC]   (572/7)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.351132 [NR_MAC]     572.17 Scheduling pucch reception in  572.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.351140 [PHY]   pack_ul_tti_request SFN/Slot:572.17
avril 09 13:41:00 [0m1712662860.351143 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.352334 [PHY]   pack_ul_tti_request SFN/Slot:572.18
avril 09 13:41:00 [0m1712662860.353703 [PHY]   pack_ul_tti_request SFN/Slot:572.19
avril 09 13:41:00 [0m1712662860.361096 [NR_MAC]   (572/17)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.363632 [NR_MAC]     573. 7 Scheduling pucch reception in  573. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.363641 [PHY]   pack_ul_tti_request SFN/Slot:573.7
avril 09 13:41:00 [0m1712662860.363644 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.374800 [NR_MAC]   (573/7)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.377217 [NR_MAC]     573.17 Scheduling pucch reception in  573.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.377223 [PHY]   pack_ul_tti_request SFN/Slot:573.17
avril 09 13:41:00 [0m1712662860.377225 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.378284 [PHY]   pack_ul_tti_request SFN/Slot:573.18
avril 09 13:41:00 [0m1712662860.379542 [PHY]   pack_ul_tti_request SFN/Slot:573.19
avril 09 13:41:00 [0m1712662860.387397 [NR_MAC]   (573/17)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.388913 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 574/6 
avril 09 13:41:00 [0m1712662860.389990 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 574/7 
avril 09 13:41:00 [0m1712662860.389995 [NR_MAC]     574. 7 Scheduling pucch reception in  574. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.390007 [PHY]   pack_ul_tti_request SFN/Slot:574.7
avril 09 13:41:00 [0m1712662860.390010 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.401510 [NR_MAC]   (574/7)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.403894 [NR_MAC]   pucch_acknack  574.17 Scheduling pucch reception in  574.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.403900 [PHY]   pack_ul_tti_request SFN/Slot:574.17
avril 09 13:41:00 [0m1712662860.403902 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.405054 [PHY]   pack_ul_tti_request SFN/Slot:574.18
avril 09 13:41:00 [0m1712662860.406297 [PHY]   pack_ul_tti_request SFN/Slot:574.19
avril 09 13:41:00 [0m1712662860.414173 [NR_MAC]   (574/17)uci_01->pduBitmap:3
avril 09 13:41:00 [0m1712662860.416894 [NR_MAC]     575. 7 Scheduling pucch reception in  575. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.416900 [PHY]   pack_ul_tti_request SFN/Slot:575.7
avril 09 13:41:00 [0m1712662860.416903 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.428292 [NR_MAC]   (575/7)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.430797 [NR_MAC]     575.17 Scheduling pucch reception in  575.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.430808 [PHY]   pack_ul_tti_request SFN/Slot:575.17
avril 09 13:41:00 [0m1712662860.430811 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.431899 [PHY]   pack_ul_tti_request SFN/Slot:575.18
avril 09 13:41:00 [0m1712662860.433185 [PHY]   pack_ul_tti_request SFN/Slot:575.19
avril 09 13:41:00 [0m1712662860.441096 [NR_MAC]   (575/17)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.443819 [NR_MAC]     576. 7 Scheduling pucch reception in  576. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.443833 [PHY]   pack_ul_tti_request SFN/Slot:576.7
avril 09 13:41:00 [0m1712662860.443835 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.445864 [NR_MAC]     576. 8 Scheduling pucch reception in  576. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:00 [0m1712662860.445869 [PHY]   pack_ul_tti_request SFN/Slot:576.8
avril 09 13:41:00 [0m1712662860.445871 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:00 [0m1712662860.455167 [NR_MAC]   (576/7)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.457760 [NR_MAC]     576.17 Scheduling pucch reception in  576.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.457804 [PHY]   pack_ul_tti_request SFN/Slot:576.17
avril 09 13:41:00 [0m1712662860.457815 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.458955 [PHY]   pack_ul_tti_request SFN/Slot:576.18
avril 09 13:41:00 [0m1712662860.460229 [PHY]   pack_ul_tti_request SFN/Slot:576.19
avril 09 13:41:00 [0m1712662860.468056 [NR_MAC]   (576/17)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.470643 [NR_MAC]     577. 7 Scheduling pucch reception in  577. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.470649 [PHY]   pack_ul_tti_request SFN/Slot:577.7
avril 09 13:41:00 [0m1712662860.470652 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.482342 [NR_MAC]   (577/7)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.484692 [NR_MAC]     577.17 Scheduling pucch reception in  577.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.484699 [PHY]   pack_ul_tti_request SFN/Slot:577.17
avril 09 13:41:00 [0m1712662860.484702 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.485876 [PHY]   pack_ul_tti_request SFN/Slot:577.18
avril 09 13:41:00 [0m1712662860.487016 [PHY]   pack_ul_tti_request SFN/Slot:577.19
avril 09 13:41:00 [0m1712662860.494850 [NR_MAC]   (577/17)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.497247 [NR_MAC]     578. 7 Scheduling pucch reception in  578. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.497255 [PHY]   pack_ul_tti_request SFN/Slot:578.7
avril 09 13:41:00 [0m1712662860.497258 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.508537 [NR_MAC]   (578/7)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.510940 [NR_MAC]     578.17 Scheduling pucch reception in  578.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.510950 [PHY]   pack_ul_tti_request SFN/Slot:578.17
avril 09 13:41:00 [0m1712662860.510953 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.512288 [PHY]   pack_ul_tti_request SFN/Slot:578.18
avril 09 13:41:00 [0m1712662860.513549 [PHY]   pack_ul_tti_request SFN/Slot:578.19
avril 09 13:41:00 [0m1712662860.521197 [NR_MAC]   (578/17)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.523861 [NR_MAC]     579. 7 Scheduling pucch reception in  579. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.523869 [PHY]   pack_ul_tti_request SFN/Slot:579.7
avril 09 13:41:00 [0m1712662860.523871 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.534883 [NR_MAC]   (579/7)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.537273 [NR_MAC]     579.17 Scheduling pucch reception in  579.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.537281 [PHY]   pack_ul_tti_request SFN/Slot:579.17
avril 09 13:41:00 [0m1712662860.537283 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.538348 [PHY]   pack_ul_tti_request SFN/Slot:579.18
avril 09 13:41:00 [0m1712662860.539604 [PHY]   pack_ul_tti_request SFN/Slot:579.19
avril 09 13:41:00 [0m1712662860.547142 [NR_MAC]   (579/17)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.549795 [NR_MAC]     580. 7 Scheduling pucch reception in  580. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.549803 [PHY]   pack_ul_tti_request SFN/Slot:580.7
avril 09 13:41:00 [0m1712662860.549805 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.560998 [NR_MAC]   (580/7)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.563293 [NR_MAC]     580.17 Scheduling pucch reception in  580.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.563307 [PHY]   pack_ul_tti_request SFN/Slot:580.17
avril 09 13:41:00 [0m1712662860.563311 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.564302 [PHY]   pack_ul_tti_request SFN/Slot:580.18
avril 09 13:41:00 [0m1712662860.565650 [PHY]   pack_ul_tti_request SFN/Slot:580.19
avril 09 13:41:00 [0m1712662860.566924 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 581/0 
avril 09 13:41:00 [0m1712662860.573086 [NR_MAC]   (580/17)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.575606 [NR_MAC]   pucch_acknack  581. 7 Scheduling pucch reception in  581. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.575653 [PHY]   pack_ul_tti_request SFN/Slot:581.7
avril 09 13:41:00 [0m1712662860.575667 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.586854 [NR_MAC]   (581/7)uci_01->pduBitmap:3
avril 09 13:41:00 [0m1712662860.589021 [NR_MAC]     581.17 Scheduling pucch reception in  581.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.589028 [PHY]   pack_ul_tti_request SFN/Slot:581.17
avril 09 13:41:00 [0m1712662860.589030 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.590144 [PHY]   pack_ul_tti_request SFN/Slot:581.18
avril 09 13:41:00 [0m1712662860.591555 [PHY]   pack_ul_tti_request SFN/Slot:581.19
avril 09 13:41:00 [0m1712662860.598994 [NR_MAC]   (581/17)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.601550 [NR_MAC]     582. 7 Scheduling pucch reception in  582. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.601558 [PHY]   pack_ul_tti_request SFN/Slot:582.7
avril 09 13:41:00 [0m1712662860.601561 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.612624 [NR_MAC]   (582/7)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.614879 [NR_MAC]     582.17 Scheduling pucch reception in  582.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.614901 [PHY]   pack_ul_tti_request SFN/Slot:582.17
avril 09 13:41:00 [0m1712662860.614904 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.615989 [PHY]   pack_ul_tti_request SFN/Slot:582.18
avril 09 13:41:00 [0m1712662860.617264 [PHY]   pack_ul_tti_request SFN/Slot:582.19
avril 09 13:41:00 [0m1712662860.624879 [NR_MAC]   (582/17)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.627185 [NR_MAC]     583. 7 Scheduling pucch reception in  583. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.627258 [PHY]   pack_ul_tti_request SFN/Slot:583.7
avril 09 13:41:00 [0m1712662860.627271 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.638846 [NR_MAC]   (583/7)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.641010 [NR_MAC]     583.17 Scheduling pucch reception in  583.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.641019 [PHY]   pack_ul_tti_request SFN/Slot:583.17
avril 09 13:41:00 [0m1712662860.641021 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.642095 [PHY]   pack_ul_tti_request SFN/Slot:583.18
avril 09 13:41:00 [0m1712662860.643310 [PHY]   pack_ul_tti_request SFN/Slot:583.19
avril 09 13:41:00 [0m1712662860.650852 [NR_MAC]   (583/17)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.653088 [NR_MAC]     584. 7 Scheduling pucch reception in  584. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.653093 [PHY]   pack_ul_tti_request SFN/Slot:584.7
avril 09 13:41:00 [0m1712662860.653096 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.655159 [NR_MAC]     584. 8 Scheduling pucch reception in  584. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:00 [0m1712662860.655185 [PHY]   pack_ul_tti_request SFN/Slot:584.8
avril 09 13:41:00 [0m1712662860.655197 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:00 [0m1712662860.664338 [NR_MAC]   (584/7)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.666961 [NR_MAC]     584.17 Scheduling pucch reception in  584.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.666968 [PHY]   pack_ul_tti_request SFN/Slot:584.17
avril 09 13:41:00 [0m1712662860.666971 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.668015 [PHY]   pack_ul_tti_request SFN/Slot:584.18
avril 09 13:41:00 [0m1712662860.669321 [PHY]   pack_ul_tti_request SFN/Slot:584.19
avril 09 13:41:00 [0m1712662860.677158 [NR_MAC]   (584/17)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.679481 [NR_MAC]     585. 7 Scheduling pucch reception in  585. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.679490 [PHY]   pack_ul_tti_request SFN/Slot:585.7
avril 09 13:41:00 [0m1712662860.679492 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.691304 [NR_MAC]   (585/7)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.693758 [NR_MAC]     585.17 Scheduling pucch reception in  585.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.693803 [PHY]   pack_ul_tti_request SFN/Slot:585.17
avril 09 13:41:00 [0m1712662860.693805 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.694996 [PHY]   pack_ul_tti_request SFN/Slot:585.18
avril 09 13:41:00 [0m1712662860.696098 [PHY]   pack_ul_tti_request SFN/Slot:585.19
avril 09 13:41:00 [0m1712662860.703846 [NR_MAC]   (585/17)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.706088 [NR_MAC]     586. 7 Scheduling pucch reception in  586. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.706095 [PHY]   pack_ul_tti_request SFN/Slot:586.7
avril 09 13:41:00 [0m1712662860.706097 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.716849 [NR_MAC]   (586/7)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.719190 [NR_MAC]     586.17 Scheduling pucch reception in  586.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.719211 [PHY]   pack_ul_tti_request SFN/Slot:586.17
avril 09 13:41:00 [0m1712662860.719214 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.720451 [PHY]   pack_ul_tti_request SFN/Slot:586.18
avril 09 13:41:00 [0m1712662860.721719 [PHY]   pack_ul_tti_request SFN/Slot:586.19
avril 09 13:41:00 [0m1712662860.729281 [NR_MAC]   (586/17)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.731920 [NR_MAC]     587. 7 Scheduling pucch reception in  587. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.731929 [PHY]   pack_ul_tti_request SFN/Slot:587.7
avril 09 13:41:00 [0m1712662860.731931 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.742966 [NR_MAC]   (587/7)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.745377 [NR_MAC]     587.17 Scheduling pucch reception in  587.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.745384 [PHY]   pack_ul_tti_request SFN/Slot:587.17
avril 09 13:41:00 [0m1712662860.745386 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.746483 [PHY]   pack_ul_tti_request SFN/Slot:587.18
avril 09 13:41:00 [0m1712662860.747655 [PHY]   pack_ul_tti_request SFN/Slot:587.19
avril 09 13:41:00 [0m1712662860.755192 [NR_MAC]   (587/17)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.757864 [NR_MAC]     588. 7 Scheduling pucch reception in  588. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.757870 [PHY]   pack_ul_tti_request SFN/Slot:588.7
avril 09 13:41:00 [0m1712662860.757872 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.768838 [NR_MAC]   (588/7)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.771113 [NR_MAC]     588.17 Scheduling pucch reception in  588.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.771118 [PHY]   pack_ul_tti_request SFN/Slot:588.17
avril 09 13:41:00 [0m1712662860.771120 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.772186 [PHY]   pack_ul_tti_request SFN/Slot:588.18
avril 09 13:41:00 [0m1712662860.773245 [PHY]   pack_ul_tti_request SFN/Slot:588.19
avril 09 13:41:00 [0m1712662860.780848 [NR_MAC]   (588/17)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.783160 [NR_MAC]     589. 7 Scheduling pucch reception in  589. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.783165 [PHY]   pack_ul_tti_request SFN/Slot:589.7
avril 09 13:41:00 [0m1712662860.783168 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.794125 [NR_MAC]   (589/7)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.796555 [NR_MAC]     589.17 Scheduling pucch reception in  589.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.796564 [PHY]   pack_ul_tti_request SFN/Slot:589.17
avril 09 13:41:00 [0m1712662860.796566 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.797643 [PHY]   pack_ul_tti_request SFN/Slot:589.18
avril 09 13:41:00 [0m1712662860.798827 [PHY]   pack_ul_tti_request SFN/Slot:589.19
avril 09 13:41:00 [0m1712662860.806245 [NR_MAC]   (589/17)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.808762 [NR_MAC]     590. 7 Scheduling pucch reception in  590. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.808768 [PHY]   pack_ul_tti_request SFN/Slot:590.7
avril 09 13:41:00 [0m1712662860.808770 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.819407 [NR_MAC]   (590/7)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.821920 [NR_MAC]     590.17 Scheduling pucch reception in  590.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.821928 [PHY]   pack_ul_tti_request SFN/Slot:590.17
avril 09 13:41:00 [0m1712662860.821931 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.823017 [PHY]   pack_ul_tti_request SFN/Slot:590.18
avril 09 13:41:00 [0m1712662860.824190 [PHY]   pack_ul_tti_request SFN/Slot:590.19
avril 09 13:41:00 [0m1712662860.825471 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 591/0 
avril 09 13:41:00 [0m1712662860.831685 [NR_MAC]   (590/17)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.834117 [NR_MAC]   pucch_acknack  591. 7 Scheduling pucch reception in  591. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.834133 [PHY]   pack_ul_tti_request SFN/Slot:591.7
avril 09 13:41:00 [0m1712662860.834137 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.845051 [NR_MAC]   (591/7)uci_01->pduBitmap:3
avril 09 13:41:00 [0m1712662860.847343 [NR_MAC]     591.17 Scheduling pucch reception in  591.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.847356 [PHY]   pack_ul_tti_request SFN/Slot:591.17
avril 09 13:41:00 [0m1712662860.847359 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.848591 [PHY]   pack_ul_tti_request SFN/Slot:591.18
avril 09 13:41:00 [0m1712662860.849775 [PHY]   pack_ul_tti_request SFN/Slot:591.19
avril 09 13:41:00 [0m1712662860.857559 [NR_MAC]   (591/17)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.859913 [NR_MAC]     592. 7 Scheduling pucch reception in  592. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.859922 [PHY]   pack_ul_tti_request SFN/Slot:592.7
avril 09 13:41:00 [0m1712662860.859925 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.862048 [NR_MAC]     592. 8 Scheduling pucch reception in  592. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:00 [0m1712662860.862054 [PHY]   pack_ul_tti_request SFN/Slot:592.8
avril 09 13:41:00 [0m1712662860.862055 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:00 [0m1712662860.870974 [NR_MAC]   (592/7)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.873469 [NR_MAC]     592.17 Scheduling pucch reception in  592.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.873475 [PHY]   pack_ul_tti_request SFN/Slot:592.17
avril 09 13:41:00 [0m1712662860.873478 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.874704 [PHY]   pack_ul_tti_request SFN/Slot:592.18
avril 09 13:41:00 [0m1712662860.875922 [PHY]   pack_ul_tti_request SFN/Slot:592.19
avril 09 13:41:00 [0m1712662860.883722 [NR_MAC]   (592/17)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.886135 [NR_MAC]     593. 7 Scheduling pucch reception in  593. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.886142 [PHY]   pack_ul_tti_request SFN/Slot:593.7
avril 09 13:41:00 [0m1712662860.886144 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.897804 [NR_MAC]   (593/7)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.900016 [NR_MAC]     593.17 Scheduling pucch reception in  593.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.900022 [PHY]   pack_ul_tti_request SFN/Slot:593.17
avril 09 13:41:00 [0m1712662860.900024 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.901253 [PHY]   pack_ul_tti_request SFN/Slot:593.18
avril 09 13:41:00 [0m1712662860.902518 [PHY]   pack_ul_tti_request SFN/Slot:593.19
avril 09 13:41:00 [0m1712662860.910161 [NR_MAC]   (593/17)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.912830 [NR_MAC]     594. 7 Scheduling pucch reception in  594. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.912847 [PHY]   pack_ul_tti_request SFN/Slot:594.7
avril 09 13:41:00 [0m1712662860.912851 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.924061 [NR_MAC]   (594/7)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.926610 [NR_MAC]     594.17 Scheduling pucch reception in  594.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.926624 [PHY]   pack_ul_tti_request SFN/Slot:594.17
avril 09 13:41:00 [0m1712662860.926626 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.927765 [PHY]   pack_ul_tti_request SFN/Slot:594.18
avril 09 13:41:00 [0m1712662860.929045 [PHY]   pack_ul_tti_request SFN/Slot:594.19
avril 09 13:41:00 [0m1712662860.936719 [NR_MAC]   (594/17)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.939090 [NR_MAC]     595. 7 Scheduling pucch reception in  595. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.939101 [PHY]   pack_ul_tti_request SFN/Slot:595.7
avril 09 13:41:00 [0m1712662860.939104 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.950242 [NR_MAC]   (595/7)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.952746 [NR_MAC]     595.17 Scheduling pucch reception in  595.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.952754 [PHY]   pack_ul_tti_request SFN/Slot:595.17
avril 09 13:41:00 [0m1712662860.952757 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.953851 [PHY]   pack_ul_tti_request SFN/Slot:595.18
avril 09 13:41:00 [0m1712662860.955650 [PHY]   pack_ul_tti_request SFN/Slot:595.19
avril 09 13:41:00 [0m1712662860.963398 [NR_MAC]   (595/17)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.966098 [NR_MAC]     596. 7 Scheduling pucch reception in  596. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.966111 [PHY]   pack_ul_tti_request SFN/Slot:596.7
avril 09 13:41:00 [0m1712662860.966114 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.977756 [NR_MAC]   (596/7)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.980123 [NR_MAC]     596.17 Scheduling pucch reception in  596.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.980136 [PHY]   pack_ul_tti_request SFN/Slot:596.17
avril 09 13:41:00 [0m1712662860.980138 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:00 [0m1712662860.981172 [PHY]   pack_ul_tti_request SFN/Slot:596.18
avril 09 13:41:00 [0m1712662860.982604 [PHY]   pack_ul_tti_request SFN/Slot:596.19
avril 09 13:41:00 [0m1712662860.990465 [NR_MAC]   (596/17)uci_01->pduBitmap:1
avril 09 13:41:00 [0m1712662860.992947 [NR_MAC]     597. 7 Scheduling pucch reception in  597. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:00 [0m1712662860.992953 [PHY]   pack_ul_tti_request SFN/Slot:597.7
avril 09 13:41:00 [0m1712662860.992955 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.004146 [NR_MAC]   (597/7)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.006737 [NR_MAC]     597.17 Scheduling pucch reception in  597.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.006786 [PHY]   pack_ul_tti_request SFN/Slot:597.17
avril 09 13:41:01 [0m1712662861.006788 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.007896 [PHY]   pack_ul_tti_request SFN/Slot:597.18
avril 09 13:41:01 [0m1712662861.009101 [PHY]   pack_ul_tti_request SFN/Slot:597.19
avril 09 13:41:01 [0m1712662861.017293 [NR_MAC]   (597/17)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.019954 [NR_MAC]     598. 7 Scheduling pucch reception in  598. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.019963 [PHY]   pack_ul_tti_request SFN/Slot:598.7
avril 09 13:41:01 [0m1712662861.019967 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.031101 [NR_MAC]   (598/7)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.033608 [NR_MAC]     598.17 Scheduling pucch reception in  598.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.033637 [PHY]   pack_ul_tti_request SFN/Slot:598.17
avril 09 13:41:01 [0m1712662861.033641 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.034796 [PHY]   pack_ul_tti_request SFN/Slot:598.18
avril 09 13:41:01 [0m1712662861.035918 [PHY]   pack_ul_tti_request SFN/Slot:598.19
avril 09 13:41:01 [0m1712662861.043815 [NR_MAC]   (598/17)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.046064 [NR_MAC]     599. 7 Scheduling pucch reception in  599. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.046072 [PHY]   pack_ul_tti_request SFN/Slot:599.7
avril 09 13:41:01 [0m1712662861.046074 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.057404 [NR_MAC]   (599/7)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.059874 [NR_MAC]     599.17 Scheduling pucch reception in  599.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.059879 [PHY]   pack_ul_tti_request SFN/Slot:599.17
avril 09 13:41:01 [0m1712662861.059880 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.060978 [PHY]   pack_ul_tti_request SFN/Slot:599.18
avril 09 13:41:01 [0m1712662861.062341 [PHY]   pack_ul_tti_request SFN/Slot:599.19
avril 09 13:41:01 [0m1712662861.070130 [NR_MAC]   (599/17)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.072751 [NR_MAC]     600. 7 Scheduling pucch reception in  600. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.072766 [PHY]   pack_ul_tti_request SFN/Slot:600.7
avril 09 13:41:01 [0m1712662861.072768 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.074908 [NR_MAC]     600. 8 Scheduling pucch reception in  600. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:01 [0m1712662861.074921 [PHY]   pack_ul_tti_request SFN/Slot:600.8
avril 09 13:41:01 [0m1712662861.074922 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:01 [0m1712662861.083987 [NR_MAC]   (600/7)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.086442 [NR_MAC]     600.17 Scheduling pucch reception in  600.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.086455 [PHY]   pack_ul_tti_request SFN/Slot:600.17
avril 09 13:41:01 [0m1712662861.086456 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.087635 [PHY]   pack_ul_tti_request SFN/Slot:600.18
avril 09 13:41:01 [0m1712662861.088897 [PHY]   pack_ul_tti_request SFN/Slot:600.19
avril 09 13:41:01 [0m1712662861.090089 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 601/0 
avril 09 13:41:01 [0m1712662861.096809 [NR_MAC]   (600/17)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.099049 [NR_MAC]   pucch_acknack  601. 7 Scheduling pucch reception in  601. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.099053 [PHY]   pack_ul_tti_request SFN/Slot:601.7
avril 09 13:41:01 [0m1712662861.099055 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.110328 [NR_MAC]   (601/7)uci_01->pduBitmap:3
avril 09 13:41:01 [0m1712662861.112832 [NR_MAC]     601.17 Scheduling pucch reception in  601.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.112841 [PHY]   pack_ul_tti_request SFN/Slot:601.17
avril 09 13:41:01 [0m1712662861.112844 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.113914 [PHY]   pack_ul_tti_request SFN/Slot:601.18
avril 09 13:41:01 [0m1712662861.115198 [PHY]   pack_ul_tti_request SFN/Slot:601.19
avril 09 13:41:01 [0m1712662861.123117 [NR_MAC]   (601/17)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.125708 [NR_MAC]     602. 7 Scheduling pucch reception in  602. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.125715 [PHY]   pack_ul_tti_request SFN/Slot:602.7
avril 09 13:41:01 [0m1712662861.125718 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.137107 [NR_MAC]   (602/7)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.139732 [NR_MAC]     602.17 Scheduling pucch reception in  602.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.139740 [PHY]   pack_ul_tti_request SFN/Slot:602.17
avril 09 13:41:01 [0m1712662861.139742 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.140907 [PHY]   pack_ul_tti_request SFN/Slot:602.18
avril 09 13:41:01 [0m1712662861.142161 [PHY]   pack_ul_tti_request SFN/Slot:602.19
avril 09 13:41:01 [0m1712662861.149888 [NR_MAC]   (602/17)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.152279 [NR_MAC]     603. 7 Scheduling pucch reception in  603. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.152286 [PHY]   pack_ul_tti_request SFN/Slot:603.7
avril 09 13:41:01 [0m1712662861.152288 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.163532 [NR_MAC]   (603/7)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.165944 [NR_MAC]     603.17 Scheduling pucch reception in  603.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.165951 [PHY]   pack_ul_tti_request SFN/Slot:603.17
avril 09 13:41:01 [0m1712662861.165953 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.167022 [PHY]   pack_ul_tti_request SFN/Slot:603.18
avril 09 13:41:01 [0m1712662861.168321 [PHY]   pack_ul_tti_request SFN/Slot:603.19
avril 09 13:41:01 [0m1712662861.176017 [NR_MAC]   (603/17)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.178588 [NR_MAC]     604. 7 Scheduling pucch reception in  604. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.178595 [PHY]   pack_ul_tti_request SFN/Slot:604.7
avril 09 13:41:01 [0m1712662861.178598 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.189983 [NR_MAC]   (604/7)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.192489 [NR_MAC]     604.17 Scheduling pucch reception in  604.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.192494 [PHY]   pack_ul_tti_request SFN/Slot:604.17
avril 09 13:41:01 [0m1712662861.192496 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.193637 [PHY]   pack_ul_tti_request SFN/Slot:604.18
avril 09 13:41:01 [0m1712662861.194982 [PHY]   pack_ul_tti_request SFN/Slot:604.19
avril 09 13:41:01 [0m1712662861.202506 [NR_MAC]   (604/17)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.204925 [NR_MAC]     605. 7 Scheduling pucch reception in  605. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.204943 [PHY]   pack_ul_tti_request SFN/Slot:605.7
avril 09 13:41:01 [0m1712662861.204945 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.215987 [NR_MAC]   (605/7)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.218621 [NR_MAC]     605.17 Scheduling pucch reception in  605.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.218646 [PHY]   pack_ul_tti_request SFN/Slot:605.17
avril 09 13:41:01 [0m1712662861.218655 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.219862 [PHY]   pack_ul_tti_request SFN/Slot:605.18
avril 09 13:41:01 [0m1712662861.221117 [PHY]   pack_ul_tti_request SFN/Slot:605.19
avril 09 13:41:01 [0m1712662861.228874 [NR_MAC]   (605/17)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.231255 [NR_MAC]     606. 7 Scheduling pucch reception in  606. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.231286 [PHY]   pack_ul_tti_request SFN/Slot:606.7
avril 09 13:41:01 [0m1712662861.231298 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.242508 [NR_MAC]   (606/7)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.244910 [NR_MAC]     606.17 Scheduling pucch reception in  606.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.244927 [PHY]   pack_ul_tti_request SFN/Slot:606.17
avril 09 13:41:01 [0m1712662861.244929 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.245950 [PHY]   pack_ul_tti_request SFN/Slot:606.18
avril 09 13:41:01 [0m1712662861.247159 [PHY]   pack_ul_tti_request SFN/Slot:606.19
avril 09 13:41:01 [0m1712662861.254892 [NR_MAC]   (606/17)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.257270 [NR_MAC]     607. 7 Scheduling pucch reception in  607. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.257303 [PHY]   pack_ul_tti_request SFN/Slot:607.7
avril 09 13:41:01 [0m1712662861.257315 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.268911 [NR_MAC]   (607/7)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.271115 [NR_MAC]     607.17 Scheduling pucch reception in  607.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.271130 [PHY]   pack_ul_tti_request SFN/Slot:607.17
avril 09 13:41:01 [0m1712662861.271132 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.272395 [PHY]   pack_ul_tti_request SFN/Slot:607.18
avril 09 13:41:01 [0m1712662861.273696 [PHY]   pack_ul_tti_request SFN/Slot:607.19
avril 09 13:41:01 [0m1712662861.281476 [NR_MAC]   (607/17)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.284000 [NR_MAC]     608. 7 Scheduling pucch reception in  608. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.284006 [PHY]   pack_ul_tti_request SFN/Slot:608.7
avril 09 13:41:01 [0m1712662861.284007 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.286083 [NR_MAC]     608. 8 Scheduling pucch reception in  608. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:01 [0m1712662861.286087 [PHY]   pack_ul_tti_request SFN/Slot:608.8
avril 09 13:41:01 [0m1712662861.286089 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:01 [0m1712662861.295178 [NR_MAC]   (608/7)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.297685 [NR_MAC]     608.17 Scheduling pucch reception in  608.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.297695 [PHY]   pack_ul_tti_request SFN/Slot:608.17
avril 09 13:41:01 [0m1712662861.297697 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.298774 [PHY]   pack_ul_tti_request SFN/Slot:608.18
avril 09 13:41:01 [0m1712662861.300062 [PHY]   pack_ul_tti_request SFN/Slot:608.19
avril 09 13:41:01 [0m1712662861.307845 [NR_MAC]   (608/17)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.310429 [NR_MAC]     609. 7 Scheduling pucch reception in  609. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.310435 [PHY]   pack_ul_tti_request SFN/Slot:609.7
avril 09 13:41:01 [0m1712662861.310438 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.321977 [NR_MAC]   (609/7)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.324377 [NR_MAC]     609.17 Scheduling pucch reception in  609.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.324386 [PHY]   pack_ul_tti_request SFN/Slot:609.17
avril 09 13:41:01 [0m1712662861.324388 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.325593 [PHY]   pack_ul_tti_request SFN/Slot:609.18
avril 09 13:41:01 [0m1712662861.326812 [PHY]   pack_ul_tti_request SFN/Slot:609.19
avril 09 13:41:01 [0m1712662861.334539 [NR_MAC]   (609/17)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.337014 [NR_MAC]     610. 7 Scheduling pucch reception in  610. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.337022 [PHY]   pack_ul_tti_request SFN/Slot:610.7
avril 09 13:41:01 [0m1712662861.337026 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.348294 [NR_MAC]   (610/7)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.350834 [NR_MAC]     610.17 Scheduling pucch reception in  610.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.350842 [PHY]   pack_ul_tti_request SFN/Slot:610.17
avril 09 13:41:01 [0m1712662861.350845 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.351879 [PHY]   pack_ul_tti_request SFN/Slot:610.18
avril 09 13:41:01 [0m1712662861.353100 [PHY]   pack_ul_tti_request SFN/Slot:610.19
avril 09 13:41:01 [0m1712662861.354276 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 611/0 
avril 09 13:41:01 [0m1712662861.360855 [NR_MAC]   (610/17)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.363465 [NR_MAC]   pucch_acknack  611. 7 Scheduling pucch reception in  611. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.363470 [PHY]   pack_ul_tti_request SFN/Slot:611.7
avril 09 13:41:01 [0m1712662861.363473 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.375035 [NR_MAC]   (611/7)uci_01->pduBitmap:3
avril 09 13:41:01 [0m1712662861.377376 [NR_MAC]     611.17 Scheduling pucch reception in  611.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.377383 [PHY]   pack_ul_tti_request SFN/Slot:611.17
avril 09 13:41:01 [0m1712662861.377386 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.378646 [PHY]   pack_ul_tti_request SFN/Slot:611.18
avril 09 13:41:01 [0m1712662861.379934 [PHY]   pack_ul_tti_request SFN/Slot:611.19
avril 09 13:41:01 [0m1712662861.387991 [NR_MAC]   (611/17)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.389759 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 612/6 
avril 09 13:41:01 [0m1712662861.390793 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 612/7 
avril 09 13:41:01 [0m1712662861.390800 [NR_MAC]     612. 7 Scheduling pucch reception in  612. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.390818 [PHY]   pack_ul_tti_request SFN/Slot:612.7
avril 09 13:41:01 [0m1712662861.390822 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.401958 [NR_MAC]   (612/7)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.404406 [NR_MAC]   pucch_acknack  612.17 Scheduling pucch reception in  612.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.404412 [PHY]   pack_ul_tti_request SFN/Slot:612.17
avril 09 13:41:01 [0m1712662861.404415 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.405609 [PHY]   pack_ul_tti_request SFN/Slot:612.18
avril 09 13:41:01 [0m1712662861.406776 [PHY]   pack_ul_tti_request SFN/Slot:612.19
avril 09 13:41:01 [0m1712662861.414500 [NR_MAC]   (612/17)uci_01->pduBitmap:3
avril 09 13:41:01 [0m1712662861.416943 [NR_MAC]     613. 7 Scheduling pucch reception in  613. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.416951 [PHY]   pack_ul_tti_request SFN/Slot:613.7
avril 09 13:41:01 [0m1712662861.416953 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.428094 [NR_MAC]   (613/7)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.430758 [NR_MAC]     613.17 Scheduling pucch reception in  613.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.430766 [PHY]   pack_ul_tti_request SFN/Slot:613.17
avril 09 13:41:01 [0m1712662861.430769 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.431854 [PHY]   pack_ul_tti_request SFN/Slot:613.18
avril 09 13:41:01 [0m1712662861.433052 [PHY]   pack_ul_tti_request SFN/Slot:613.19
avril 09 13:41:01 [0m1712662861.440935 [NR_MAC]   (613/17)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.443409 [NR_MAC]     614. 7 Scheduling pucch reception in  614. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.443415 [PHY]   pack_ul_tti_request SFN/Slot:614.7
avril 09 13:41:01 [0m1712662861.443417 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.454474 [NR_MAC]   (614/7)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.456851 [NR_MAC]     614.17 Scheduling pucch reception in  614.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.456860 [PHY]   pack_ul_tti_request SFN/Slot:614.17
avril 09 13:41:01 [0m1712662861.456863 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.458086 [PHY]   pack_ul_tti_request SFN/Slot:614.18
avril 09 13:41:01 [0m1712662861.459235 [PHY]   pack_ul_tti_request SFN/Slot:614.19
avril 09 13:41:01 [0m1712662861.466911 [NR_MAC]   (614/17)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.469338 [NR_MAC]     615. 7 Scheduling pucch reception in  615. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.469348 [PHY]   pack_ul_tti_request SFN/Slot:615.7
avril 09 13:41:01 [0m1712662861.469351 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.480219 [NR_MAC]   (615/7)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.482718 [NR_MAC]     615.17 Scheduling pucch reception in  615.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.482727 [PHY]   pack_ul_tti_request SFN/Slot:615.17
avril 09 13:41:01 [0m1712662861.482730 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.483870 [PHY]   pack_ul_tti_request SFN/Slot:615.18
avril 09 13:41:01 [0m1712662861.485008 [PHY]   pack_ul_tti_request SFN/Slot:615.19
avril 09 13:41:01 [0m1712662861.492793 [NR_MAC]   (615/17)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.495124 [NR_MAC]     616. 7 Scheduling pucch reception in  616. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.495131 [PHY]   pack_ul_tti_request SFN/Slot:616.7
avril 09 13:41:01 [0m1712662861.495134 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.497298 [NR_MAC]     616. 8 Scheduling pucch reception in  616. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:01 [0m1712662861.497304 [PHY]   pack_ul_tti_request SFN/Slot:616.8
avril 09 13:41:01 [0m1712662861.497306 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:01 [0m1712662861.506167 [NR_MAC]   (616/7)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.508662 [NR_MAC]     616.17 Scheduling pucch reception in  616.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.508671 [PHY]   pack_ul_tti_request SFN/Slot:616.17
avril 09 13:41:01 [0m1712662861.508673 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.509699 [PHY]   pack_ul_tti_request SFN/Slot:616.18
avril 09 13:41:01 [0m1712662861.510907 [PHY]   pack_ul_tti_request SFN/Slot:616.19
avril 09 13:41:01 [0m1712662861.518705 [NR_MAC]   (616/17)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.521135 [NR_MAC]     617. 7 Scheduling pucch reception in  617. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.521145 [PHY]   pack_ul_tti_request SFN/Slot:617.7
avril 09 13:41:01 [0m1712662861.521148 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.532226 [NR_MAC]   (617/7)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.534893 [NR_MAC]     617.17 Scheduling pucch reception in  617.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.534900 [PHY]   pack_ul_tti_request SFN/Slot:617.17
avril 09 13:41:01 [0m1712662861.534903 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.535988 [PHY]   pack_ul_tti_request SFN/Slot:617.18
avril 09 13:41:01 [0m1712662861.537214 [PHY]   pack_ul_tti_request SFN/Slot:617.19
avril 09 13:41:01 [0m1712662861.545064 [NR_MAC]   (617/17)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.547653 [NR_MAC]     618. 7 Scheduling pucch reception in  618. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.547696 [PHY]   pack_ul_tti_request SFN/Slot:618.7
avril 09 13:41:01 [0m1712662861.547699 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.558451 [NR_MAC]   (618/7)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.560956 [NR_MAC]     618.17 Scheduling pucch reception in  618.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.560969 [PHY]   pack_ul_tti_request SFN/Slot:618.17
avril 09 13:41:01 [0m1712662861.560972 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.562100 [PHY]   pack_ul_tti_request SFN/Slot:618.18
avril 09 13:41:01 [0m1712662861.563390 [PHY]   pack_ul_tti_request SFN/Slot:618.19
avril 09 13:41:01 [0m1712662861.571068 [NR_MAC]   (618/17)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.573861 [NR_MAC]     619. 7 Scheduling pucch reception in  619. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.573869 [PHY]   pack_ul_tti_request SFN/Slot:619.7
avril 09 13:41:01 [0m1712662861.573876 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.585273 [NR_MAC]   (619/7)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.587788 [NR_MAC]     619.17 Scheduling pucch reception in  619.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.587796 [PHY]   pack_ul_tti_request SFN/Slot:619.17
avril 09 13:41:01 [0m1712662861.587798 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.588982 [PHY]   pack_ul_tti_request SFN/Slot:619.18
avril 09 13:41:01 [0m1712662861.590161 [PHY]   pack_ul_tti_request SFN/Slot:619.19
avril 09 13:41:01 [0m1712662861.597988 [NR_MAC]   (619/17)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.600547 [NR_MAC]     620. 7 Scheduling pucch reception in  620. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.600559 [PHY]   pack_ul_tti_request SFN/Slot:620.7
avril 09 13:41:01 [0m1712662861.600562 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.611301 [NR_MAC]   (620/7)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.613885 [NR_MAC]     620.17 Scheduling pucch reception in  620.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.613897 [PHY]   pack_ul_tti_request SFN/Slot:620.17
avril 09 13:41:01 [0m1712662861.613899 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.614975 [PHY]   pack_ul_tti_request SFN/Slot:620.18
avril 09 13:41:01 [0m1712662861.616289 [PHY]   pack_ul_tti_request SFN/Slot:620.19
avril 09 13:41:01 [0m1712662861.617498 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 621/0 
avril 09 13:41:01 [0m1712662861.624137 [NR_MAC]   (620/17)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.626704 [NR_MAC]   pucch_acknack  621. 7 Scheduling pucch reception in  621. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.626758 [PHY]   pack_ul_tti_request SFN/Slot:621.7
avril 09 13:41:01 [0m1712662861.626774 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.637615 [NR_MAC]   (621/7)uci_01->pduBitmap:3
avril 09 13:41:01 [0m1712662861.640224 [NR_MAC]     621.17 Scheduling pucch reception in  621.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.640235 [PHY]   pack_ul_tti_request SFN/Slot:621.17
avril 09 13:41:01 [0m1712662861.640237 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.641340 [PHY]   pack_ul_tti_request SFN/Slot:621.18
avril 09 13:41:01 [0m1712662861.642445 [PHY]   pack_ul_tti_request SFN/Slot:621.19
avril 09 13:41:01 [0m1712662861.650083 [NR_MAC]   (621/17)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.652585 [NR_MAC]     622. 7 Scheduling pucch reception in  622. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.652593 [PHY]   pack_ul_tti_request SFN/Slot:622.7
avril 09 13:41:01 [0m1712662861.652595 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.663960 [NR_MAC]   (622/7)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.666333 [NR_MAC]     622.17 Scheduling pucch reception in  622.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.666342 [PHY]   pack_ul_tti_request SFN/Slot:622.17
avril 09 13:41:01 [0m1712662861.666344 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.667552 [PHY]   pack_ul_tti_request SFN/Slot:622.18
avril 09 13:41:01 [0m1712662861.668810 [PHY]   pack_ul_tti_request SFN/Slot:622.19
avril 09 13:41:01 [0m1712662861.676860 [NR_MAC]   (622/17)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.679067 [NR_MAC]     623. 7 Scheduling pucch reception in  623. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.679075 [PHY]   pack_ul_tti_request SFN/Slot:623.7
avril 09 13:41:01 [0m1712662861.679078 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.690338 [NR_MAC]   (623/7)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.692881 [NR_MAC]     623.17 Scheduling pucch reception in  623.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.692889 [PHY]   pack_ul_tti_request SFN/Slot:623.17
avril 09 13:41:01 [0m1712662861.692892 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.693902 [PHY]   pack_ul_tti_request SFN/Slot:623.18
avril 09 13:41:01 [0m1712662861.695106 [PHY]   pack_ul_tti_request SFN/Slot:623.19
avril 09 13:41:01 [0m1712662861.703243 [NR_MAC]   (623/17)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.705881 [NR_MAC]     624. 7 Scheduling pucch reception in  624. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.705891 [PHY]   pack_ul_tti_request SFN/Slot:624.7
avril 09 13:41:01 [0m1712662861.705894 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.707978 [NR_MAC]     624. 8 Scheduling pucch reception in  624. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:01 [0m1712662861.707984 [PHY]   pack_ul_tti_request SFN/Slot:624.8
avril 09 13:41:01 [0m1712662861.707986 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:01 [0m1712662861.716948 [NR_MAC]   (624/7)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.719238 [NR_MAC]     624.17 Scheduling pucch reception in  624.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.719247 [PHY]   pack_ul_tti_request SFN/Slot:624.17
avril 09 13:41:01 [0m1712662861.719249 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.720392 [PHY]   pack_ul_tti_request SFN/Slot:624.18
avril 09 13:41:01 [0m1712662861.721721 [PHY]   pack_ul_tti_request SFN/Slot:624.19
avril 09 13:41:01 [0m1712662861.729217 [NR_MAC]   (624/17)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.731699 [NR_MAC]     625. 7 Scheduling pucch reception in  625. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.731708 [PHY]   pack_ul_tti_request SFN/Slot:625.7
avril 09 13:41:01 [0m1712662861.731710 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.742614 [NR_MAC]   (625/7)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.744937 [NR_MAC]     625.17 Scheduling pucch reception in  625.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.744949 [PHY]   pack_ul_tti_request SFN/Slot:625.17
avril 09 13:41:01 [0m1712662861.744952 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.746008 [PHY]   pack_ul_tti_request SFN/Slot:625.18
avril 09 13:41:01 [0m1712662861.747253 [PHY]   pack_ul_tti_request SFN/Slot:625.19
avril 09 13:41:01 [0m1712662861.754836 [NR_MAC]   (625/17)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.757315 [NR_MAC]     626. 7 Scheduling pucch reception in  626. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.757322 [PHY]   pack_ul_tti_request SFN/Slot:626.7
avril 09 13:41:01 [0m1712662861.757324 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.768297 [NR_MAC]   (626/7)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.770626 [NR_MAC]     626.17 Scheduling pucch reception in  626.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.770672 [PHY]   pack_ul_tti_request SFN/Slot:626.17
avril 09 13:41:01 [0m1712662861.770691 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.771949 [PHY]   pack_ul_tti_request SFN/Slot:626.18
avril 09 13:41:01 [0m1712662861.773093 [PHY]   pack_ul_tti_request SFN/Slot:626.19
avril 09 13:41:01 [0m1712662861.780408 [NR_MAC]   (626/17)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.782910 [NR_MAC]     627. 7 Scheduling pucch reception in  627. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.782922 [PHY]   pack_ul_tti_request SFN/Slot:627.7
avril 09 13:41:01 [0m1712662861.782925 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.794774 [NR_MAC]   (627/7)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.797219 [NR_MAC]     627.17 Scheduling pucch reception in  627.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.797234 [PHY]   pack_ul_tti_request SFN/Slot:627.17
avril 09 13:41:01 [0m1712662861.797241 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.798596 [PHY]   pack_ul_tti_request SFN/Slot:627.18
avril 09 13:41:01 [0m1712662861.799888 [PHY]   pack_ul_tti_request SFN/Slot:627.19
avril 09 13:41:01 [0m1712662861.807883 [NR_MAC]   (627/17)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.810255 [NR_MAC]     628. 7 Scheduling pucch reception in  628. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.810262 [PHY]   pack_ul_tti_request SFN/Slot:628.7
avril 09 13:41:01 [0m1712662861.810264 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.821975 [NR_MAC]   (628/7)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.824372 [NR_MAC]     628.17 Scheduling pucch reception in  628.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.824378 [PHY]   pack_ul_tti_request SFN/Slot:628.17
avril 09 13:41:01 [0m1712662861.824380 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.825655 [PHY]   pack_ul_tti_request SFN/Slot:628.18
avril 09 13:41:01 [0m1712662861.826940 [PHY]   pack_ul_tti_request SFN/Slot:628.19
avril 09 13:41:01 [0m1712662861.834772 [NR_MAC]   (628/17)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.837310 [NR_MAC]     629. 7 Scheduling pucch reception in  629. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.837319 [PHY]   pack_ul_tti_request SFN/Slot:629.7
avril 09 13:41:01 [0m1712662861.837322 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.848303 [NR_MAC]   (629/7)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.850631 [NR_MAC]     629.17 Scheduling pucch reception in  629.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.850639 [PHY]   pack_ul_tti_request SFN/Slot:629.17
avril 09 13:41:01 [0m1712662861.850642 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.851813 [PHY]   pack_ul_tti_request SFN/Slot:629.18
avril 09 13:41:01 [0m1712662861.853048 [PHY]   pack_ul_tti_request SFN/Slot:629.19
avril 09 13:41:01 [0m1712662861.860663 [NR_MAC]   (629/17)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.863025 [NR_MAC]     630. 7 Scheduling pucch reception in  630. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.863032 [PHY]   pack_ul_tti_request SFN/Slot:630.7
avril 09 13:41:01 [0m1712662861.863036 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.874322 [NR_MAC]   (630/7)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.876846 [NR_MAC]     630.17 Scheduling pucch reception in  630.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.876854 [PHY]   pack_ul_tti_request SFN/Slot:630.17
avril 09 13:41:01 [0m1712662861.876856 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.877975 [PHY]   pack_ul_tti_request SFN/Slot:630.18
avril 09 13:41:01 [0m1712662861.879136 [PHY]   pack_ul_tti_request SFN/Slot:630.19
avril 09 13:41:01 [0m1712662861.880413 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 631/0 
avril 09 13:41:01 [0m1712662861.886914 [NR_MAC]   (630/17)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.889243 [NR_MAC]   pucch_acknack  631. 7 Scheduling pucch reception in  631. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.889251 [PHY]   pack_ul_tti_request SFN/Slot:631.7
avril 09 13:41:01 [0m1712662861.889254 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.900921 [NR_MAC]   (631/7)uci_01->pduBitmap:3
avril 09 13:41:01 [0m1712662861.903136 [NR_MAC]     631.17 Scheduling pucch reception in  631.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.903143 [PHY]   pack_ul_tti_request SFN/Slot:631.17
avril 09 13:41:01 [0m1712662861.903146 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.904297 [PHY]   pack_ul_tti_request SFN/Slot:631.18
avril 09 13:41:01 [0m1712662861.905630 [PHY]   pack_ul_tti_request SFN/Slot:631.19
avril 09 13:41:01 [0m1712662861.913346 [NR_MAC]   (631/17)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.916006 [NR_MAC]     632. 7 Scheduling pucch reception in  632. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.916014 [PHY]   pack_ul_tti_request SFN/Slot:632.7
avril 09 13:41:01 [0m1712662861.916017 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.918083 [NR_MAC]     632. 8 Scheduling pucch reception in  632. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:01 [0m1712662861.918089 [PHY]   pack_ul_tti_request SFN/Slot:632.8
avril 09 13:41:01 [0m1712662861.918090 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:01 [0m1712662861.927396 [NR_MAC]   (632/7)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.929936 [NR_MAC]     632.17 Scheduling pucch reception in  632.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.929945 [PHY]   pack_ul_tti_request SFN/Slot:632.17
avril 09 13:41:01 [0m1712662861.929947 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.931279 [PHY]   pack_ul_tti_request SFN/Slot:632.18
avril 09 13:41:01 [0m1712662861.932224 [PHY]   pack_ul_tti_request SFN/Slot:632.19
avril 09 13:41:01 [0m1712662861.939953 [NR_MAC]   (632/17)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.942349 [NR_MAC]     633. 7 Scheduling pucch reception in  633. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.942359 [PHY]   pack_ul_tti_request SFN/Slot:633.7
avril 09 13:41:01 [0m1712662861.942362 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.954072 [NR_MAC]   (633/7)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.956736 [NR_MAC]     633.17 Scheduling pucch reception in  633.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.956743 [PHY]   pack_ul_tti_request SFN/Slot:633.17
avril 09 13:41:01 [0m1712662861.956745 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.957831 [PHY]   pack_ul_tti_request SFN/Slot:633.18
avril 09 13:41:01 [0m1712662861.959013 [PHY]   pack_ul_tti_request SFN/Slot:633.19
avril 09 13:41:01 [0m1712662861.966761 [NR_MAC]   (633/17)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.969249 [NR_MAC]     634. 7 Scheduling pucch reception in  634. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.969257 [PHY]   pack_ul_tti_request SFN/Slot:634.7
avril 09 13:41:01 [0m1712662861.969260 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.980899 [NR_MAC]   (634/7)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.983429 [NR_MAC]     634.17 Scheduling pucch reception in  634.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.983437 [PHY]   pack_ul_tti_request SFN/Slot:634.17
avril 09 13:41:01 [0m1712662861.983439 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:01 [0m1712662861.984667 [PHY]   pack_ul_tti_request SFN/Slot:634.18
avril 09 13:41:01 [0m1712662861.986051 [PHY]   pack_ul_tti_request SFN/Slot:634.19
avril 09 13:41:01 [0m1712662861.993859 [NR_MAC]   (634/17)uci_01->pduBitmap:1
avril 09 13:41:01 [0m1712662861.996235 [NR_MAC]     635. 7 Scheduling pucch reception in  635. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:01 [0m1712662861.996247 [PHY]   pack_ul_tti_request SFN/Slot:635.7
avril 09 13:41:01 [0m1712662861.996249 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.007777 [NR_MAC]   (635/7)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.010230 [NR_MAC]     635.17 Scheduling pucch reception in  635.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.010242 [PHY]   pack_ul_tti_request SFN/Slot:635.17
avril 09 13:41:02 [0m1712662862.010245 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.011464 [PHY]   pack_ul_tti_request SFN/Slot:635.18
avril 09 13:41:02 [0m1712662862.012758 [PHY]   pack_ul_tti_request SFN/Slot:635.19
avril 09 13:41:02 [0m1712662862.020708 [NR_MAC]   (635/17)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.023085 [NR_MAC]     636. 7 Scheduling pucch reception in  636. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.023093 [PHY]   pack_ul_tti_request SFN/Slot:636.7
avril 09 13:41:02 [0m1712662862.023096 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.034377 [NR_MAC]   (636/7)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.036902 [NR_MAC]     636.17 Scheduling pucch reception in  636.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.036909 [PHY]   pack_ul_tti_request SFN/Slot:636.17
avril 09 13:41:02 [0m1712662862.036911 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.038082 [PHY]   pack_ul_tti_request SFN/Slot:636.18
avril 09 13:41:02 [0m1712662862.039253 [PHY]   pack_ul_tti_request SFN/Slot:636.19
avril 09 13:41:02 [0m1712662862.046934 [NR_MAC]   (636/17)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.049512 [NR_MAC]     637. 7 Scheduling pucch reception in  637. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.049520 [PHY]   pack_ul_tti_request SFN/Slot:637.7
avril 09 13:41:02 [0m1712662862.049523 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.060647 [NR_MAC]   (637/7)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.062912 [NR_MAC]     637.17 Scheduling pucch reception in  637.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.062920 [PHY]   pack_ul_tti_request SFN/Slot:637.17
avril 09 13:41:02 [0m1712662862.062922 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.064150 [PHY]   pack_ul_tti_request SFN/Slot:637.18
avril 09 13:41:02 [0m1712662862.065318 [PHY]   pack_ul_tti_request SFN/Slot:637.19
avril 09 13:41:02 [0m1712662862.073180 [NR_MAC]   (637/17)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.075686 [NR_MAC]     638. 7 Scheduling pucch reception in  638. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.075730 [PHY]   pack_ul_tti_request SFN/Slot:638.7
avril 09 13:41:02 [0m1712662862.075755 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.087218 [NR_MAC]   (638/7)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.089669 [NR_MAC]     638.17 Scheduling pucch reception in  638.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.089706 [PHY]   pack_ul_tti_request SFN/Slot:638.17
avril 09 13:41:02 [0m1712662862.089718 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.090904 [PHY]   pack_ul_tti_request SFN/Slot:638.18
avril 09 13:41:02 [0m1712662862.092032 [PHY]   pack_ul_tti_request SFN/Slot:638.19
avril 09 13:41:02 [0m1712662862.099570 [NR_MAC]   (638/17)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.101906 [NR_MAC]     639. 7 Scheduling pucch reception in  639. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.101916 [PHY]   pack_ul_tti_request SFN/Slot:639.7
avril 09 13:41:02 [0m1712662862.101919 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.112977 [NR_MAC]   (639/7)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.115207 [NR_MAC]     639.17 Scheduling pucch reception in  639.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.115217 [PHY]   pack_ul_tti_request SFN/Slot:639.17
avril 09 13:41:02 [0m1712662862.115221 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.116476 [PHY]   pack_ul_tti_request SFN/Slot:639.18
avril 09 13:41:02 [0m1712662862.117653 [PHY]   pack_ul_tti_request SFN/Slot:639.19
avril 09 13:41:02 [0m1712662862.118845 [NR_MAC]   Frame.Slot 640.0
avril 09 13:41:02 UE RNTI fabe CU-UE-ID 1 in-sync PH 0 dB PCMAX 0 dBm, average RSRP -44 (16 meas)
avril 09 13:41:02 UE fabe: dlsch_rounds 395/1/0/0, dlsch_errors 0, pucch0_DTX 0, BLER 0.00000 MCS (0) 9
avril 09 13:41:02 UE fabe: ulsch_rounds 7632/0/0/0, ulsch_errors 0, ulsch_DTX 0, BLER 0.00000 MCS (0) 9
avril 09 13:41:02 UE fabe: MAC:    TX          47832 RX         642752 bytes
avril 09 13:41:02 UE fabe: LCID 1: TX            966 RX            282 bytes
avril 09 13:41:02 UE fabe: LCID 2: TX              0 RX              0 bytes
avril 09 13:41:02 UE fabe: LCID 4: TX           5964 RX           6193 bytes
avril 09 13:41:02 
avril 09 13:41:02 [0m1712662862.124962 [NR_MAC]   (639/17)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.127511 [NR_MAC]     640. 7 Scheduling pucch reception in  640. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.127519 [PHY]   pack_ul_tti_request SFN/Slot:640.7
avril 09 13:41:02 [0m1712662862.127522 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.129583 [NR_MAC]     640. 8 Scheduling pucch reception in  640. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:02 [0m1712662862.129590 [PHY]   pack_ul_tti_request SFN/Slot:640.8
avril 09 13:41:02 [0m1712662862.129593 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:02 [0m1712662862.138688 [NR_MAC]   (640/7)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.141052 [NR_MAC]     640.17 Scheduling pucch reception in  640.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.141059 [PHY]   pack_ul_tti_request SFN/Slot:640.17
avril 09 13:41:02 [0m1712662862.141061 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.142087 [PHY]   pack_ul_tti_request SFN/Slot:640.18
avril 09 13:41:02 [0m1712662862.143342 [PHY]   pack_ul_tti_request SFN/Slot:640.19
avril 09 13:41:02 [0m1712662862.144733 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 641/0 
avril 09 13:41:02 [0m1712662862.151268 [NR_MAC]   (640/17)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.153594 [NR_MAC]   pucch_acknack  641. 7 Scheduling pucch reception in  641. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.153602 [PHY]   pack_ul_tti_request SFN/Slot:641.7
avril 09 13:41:02 [0m1712662862.153605 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.164452 [NR_MAC]   (641/7)uci_01->pduBitmap:3
avril 09 13:41:02 [0m1712662862.166816 [NR_MAC]     641.17 Scheduling pucch reception in  641.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.166824 [PHY]   pack_ul_tti_request SFN/Slot:641.17
avril 09 13:41:02 [0m1712662862.166827 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.167941 [PHY]   pack_ul_tti_request SFN/Slot:641.18
avril 09 13:41:02 [0m1712662862.169180 [PHY]   pack_ul_tti_request SFN/Slot:641.19
avril 09 13:41:02 [0m1712662862.177020 [NR_MAC]   (641/17)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.179552 [NR_MAC]     642. 7 Scheduling pucch reception in  642. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.179600 [PHY]   pack_ul_tti_request SFN/Slot:642.7
avril 09 13:41:02 [0m1712662862.179617 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.190844 [NR_MAC]   (642/7)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.193168 [NR_MAC]     642.17 Scheduling pucch reception in  642.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.193177 [PHY]   pack_ul_tti_request SFN/Slot:642.17
avril 09 13:41:02 [0m1712662862.193179 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.194312 [PHY]   pack_ul_tti_request SFN/Slot:642.18
avril 09 13:41:02 [0m1712662862.195605 [PHY]   pack_ul_tti_request SFN/Slot:642.19
avril 09 13:41:02 [0m1712662862.203511 [NR_MAC]   (642/17)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.206011 [NR_MAC]     643. 7 Scheduling pucch reception in  643. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.206023 [PHY]   pack_ul_tti_request SFN/Slot:643.7
avril 09 13:41:02 [0m1712662862.206041 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.217222 [NR_MAC]   (643/7)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.219870 [NR_MAC]     643.17 Scheduling pucch reception in  643.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.219877 [PHY]   pack_ul_tti_request SFN/Slot:643.17
avril 09 13:41:02 [0m1712662862.219879 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.221044 [PHY]   pack_ul_tti_request SFN/Slot:643.18
avril 09 13:41:02 [0m1712662862.222387 [PHY]   pack_ul_tti_request SFN/Slot:643.19
avril 09 13:41:02 [0m1712662862.230180 [NR_MAC]   (643/17)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.232752 [NR_MAC]     644. 7 Scheduling pucch reception in  644. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.232759 [PHY]   pack_ul_tti_request SFN/Slot:644.7
avril 09 13:41:02 [0m1712662862.232761 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.244144 [NR_MAC]   (644/7)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.246665 [NR_MAC]     644.17 Scheduling pucch reception in  644.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.246671 [PHY]   pack_ul_tti_request SFN/Slot:644.17
avril 09 13:41:02 [0m1712662862.246673 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.247775 [PHY]   pack_ul_tti_request SFN/Slot:644.18
avril 09 13:41:02 [0m1712662862.249034 [PHY]   pack_ul_tti_request SFN/Slot:644.19
avril 09 13:41:02 [0m1712662862.256816 [NR_MAC]   (644/17)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.259154 [NR_MAC]     645. 7 Scheduling pucch reception in  645. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.259162 [PHY]   pack_ul_tti_request SFN/Slot:645.7
avril 09 13:41:02 [0m1712662862.259164 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.270661 [NR_MAC]   (645/7)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.272962 [NR_MAC]     645.17 Scheduling pucch reception in  645.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.272972 [PHY]   pack_ul_tti_request SFN/Slot:645.17
avril 09 13:41:02 [0m1712662862.272974 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.274189 [PHY]   pack_ul_tti_request SFN/Slot:645.18
avril 09 13:41:02 [0m1712662862.275364 [PHY]   pack_ul_tti_request SFN/Slot:645.19
avril 09 13:41:02 [0m1712662862.283066 [NR_MAC]   (645/17)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.285709 [NR_MAC]     646. 7 Scheduling pucch reception in  646. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.285754 [PHY]   pack_ul_tti_request SFN/Slot:646.7
avril 09 13:41:02 [0m1712662862.285757 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.297008 [NR_MAC]   (646/7)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.299487 [NR_MAC]     646.17 Scheduling pucch reception in  646.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.299493 [PHY]   pack_ul_tti_request SFN/Slot:646.17
avril 09 13:41:02 [0m1712662862.299495 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.300649 [PHY]   pack_ul_tti_request SFN/Slot:646.18
avril 09 13:41:02 [0m1712662862.302011 [PHY]   pack_ul_tti_request SFN/Slot:646.19
avril 09 13:41:02 [0m1712662862.309413 [NR_MAC]   (646/17)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.311877 [NR_MAC]     647. 7 Scheduling pucch reception in  647. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.311887 [PHY]   pack_ul_tti_request SFN/Slot:647.7
avril 09 13:41:02 [0m1712662862.311890 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.323197 [NR_MAC]   (647/7)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.325747 [NR_MAC]     647.17 Scheduling pucch reception in  647.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.325757 [PHY]   pack_ul_tti_request SFN/Slot:647.17
avril 09 13:41:02 [0m1712662862.325759 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.326882 [PHY]   pack_ul_tti_request SFN/Slot:647.18
avril 09 13:41:02 [0m1712662862.328154 [PHY]   pack_ul_tti_request SFN/Slot:647.19
avril 09 13:41:02 [0m1712662862.335952 [NR_MAC]   (647/17)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.338435 [NR_MAC]     648. 7 Scheduling pucch reception in  648. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.338444 [PHY]   pack_ul_tti_request SFN/Slot:648.7
avril 09 13:41:02 [0m1712662862.338446 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.340501 [NR_MAC]     648. 8 Scheduling pucch reception in  648. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:02 [0m1712662862.340510 [PHY]   pack_ul_tti_request SFN/Slot:648.8
avril 09 13:41:02 [0m1712662862.340513 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:02 [0m1712662862.348910 [NR_MAC]   (648/7)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.351184 [NR_MAC]     648.17 Scheduling pucch reception in  648.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.351194 [PHY]   pack_ul_tti_request SFN/Slot:648.17
avril 09 13:41:02 [0m1712662862.351196 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.352363 [PHY]   pack_ul_tti_request SFN/Slot:648.18
avril 09 13:41:02 [0m1712662862.353639 [PHY]   pack_ul_tti_request SFN/Slot:648.19
avril 09 13:41:02 [0m1712662862.361147 [NR_MAC]   (648/17)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.363740 [NR_MAC]     649. 7 Scheduling pucch reception in  649. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.363749 [PHY]   pack_ul_tti_request SFN/Slot:649.7
avril 09 13:41:02 [0m1712662862.363753 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.375205 [NR_MAC]   (649/7)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.377727 [NR_MAC]     649.17 Scheduling pucch reception in  649.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.377736 [PHY]   pack_ul_tti_request SFN/Slot:649.17
avril 09 13:41:02 [0m1712662862.377739 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.378933 [PHY]   pack_ul_tti_request SFN/Slot:649.18
avril 09 13:41:02 [0m1712662862.380082 [PHY]   pack_ul_tti_request SFN/Slot:649.19
avril 09 13:41:02 [0m1712662862.387951 [NR_MAC]   (649/17)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.389358 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 650/6 
avril 09 13:41:02 [0m1712662862.390505 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 650/7 
avril 09 13:41:02 [0m1712662862.390510 [NR_MAC]     650. 7 Scheduling pucch reception in  650. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.390522 [PHY]   pack_ul_tti_request SFN/Slot:650.7
avril 09 13:41:02 [0m1712662862.390526 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.401886 [NR_MAC]   (650/7)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.404109 [NR_MAC]   pucch_acknack  650.17 Scheduling pucch reception in  650.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.404116 [PHY]   pack_ul_tti_request SFN/Slot:650.17
avril 09 13:41:02 [0m1712662862.404119 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.405378 [PHY]   pack_ul_tti_request SFN/Slot:650.18
avril 09 13:41:02 [0m1712662862.406563 [PHY]   pack_ul_tti_request SFN/Slot:650.19
avril 09 13:41:02 [0m1712662862.407810 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 651/0 
avril 09 13:41:02 [0m1712662862.414469 [NR_MAC]   (650/17)uci_01->pduBitmap:3
avril 09 13:41:02 [0m1712662862.416935 [NR_MAC]   pucch_acknack  651. 7 Scheduling pucch reception in  651. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.416970 [PHY]   pack_ul_tti_request SFN/Slot:651.7
avril 09 13:41:02 [0m1712662862.416972 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.428084 [NR_MAC]   (651/7)uci_01->pduBitmap:3
avril 09 13:41:02 [0m1712662862.430579 [NR_MAC]     651.17 Scheduling pucch reception in  651.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.430587 [PHY]   pack_ul_tti_request SFN/Slot:651.17
avril 09 13:41:02 [0m1712662862.430589 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.431797 [PHY]   pack_ul_tti_request SFN/Slot:651.18
avril 09 13:41:02 [0m1712662862.432982 [PHY]   pack_ul_tti_request SFN/Slot:651.19
avril 09 13:41:02 [0m1712662862.441000 [NR_MAC]   (651/17)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.443394 [NR_MAC]     652. 7 Scheduling pucch reception in  652. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.443405 [PHY]   pack_ul_tti_request SFN/Slot:652.7
avril 09 13:41:02 [0m1712662862.443408 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.454848 [NR_MAC]   (652/7)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.457107 [NR_MAC]     652.17 Scheduling pucch reception in  652.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.457114 [PHY]   pack_ul_tti_request SFN/Slot:652.17
avril 09 13:41:02 [0m1712662862.457116 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.458253 [PHY]   pack_ul_tti_request SFN/Slot:652.18
avril 09 13:41:02 [0m1712662862.459479 [PHY]   pack_ul_tti_request SFN/Slot:652.19
avril 09 13:41:02 [0m1712662862.467275 [NR_MAC]   (652/17)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.469925 [NR_MAC]     653. 7 Scheduling pucch reception in  653. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.469932 [PHY]   pack_ul_tti_request SFN/Slot:653.7
avril 09 13:41:02 [0m1712662862.469935 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.481111 [NR_MAC]   (653/7)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.483772 [NR_MAC]     653.17 Scheduling pucch reception in  653.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.483801 [PHY]   pack_ul_tti_request SFN/Slot:653.17
avril 09 13:41:02 [0m1712662862.483803 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.484910 [PHY]   pack_ul_tti_request SFN/Slot:653.18
avril 09 13:41:02 [0m1712662862.486108 [PHY]   pack_ul_tti_request SFN/Slot:653.19
avril 09 13:41:02 [0m1712662862.494040 [NR_MAC]   (653/17)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.496615 [NR_MAC]     654. 7 Scheduling pucch reception in  654. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.496622 [PHY]   pack_ul_tti_request SFN/Slot:654.7
avril 09 13:41:02 [0m1712662862.496625 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.507848 [NR_MAC]   (654/7)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.510125 [NR_MAC]     654.17 Scheduling pucch reception in  654.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.510132 [PHY]   pack_ul_tti_request SFN/Slot:654.17
avril 09 13:41:02 [0m1712662862.510145 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.511386 [PHY]   pack_ul_tti_request SFN/Slot:654.18
avril 09 13:41:02 [0m1712662862.512623 [PHY]   pack_ul_tti_request SFN/Slot:654.19
avril 09 13:41:02 [0m1712662862.520127 [NR_MAC]   (654/17)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.522768 [NR_MAC]     655. 7 Scheduling pucch reception in  655. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.522774 [PHY]   pack_ul_tti_request SFN/Slot:655.7
avril 09 13:41:02 [0m1712662862.522777 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.534132 [NR_MAC]   (655/7)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.536713 [NR_MAC]     655.17 Scheduling pucch reception in  655.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.536750 [PHY]   pack_ul_tti_request SFN/Slot:655.17
avril 09 13:41:02 [0m1712662862.536752 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.537944 [PHY]   pack_ul_tti_request SFN/Slot:655.18
avril 09 13:41:02 [0m1712662862.539089 [PHY]   pack_ul_tti_request SFN/Slot:655.19
avril 09 13:41:02 [0m1712662862.546848 [NR_MAC]   (655/17)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.549444 [NR_MAC]     656. 7 Scheduling pucch reception in  656. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.549452 [PHY]   pack_ul_tti_request SFN/Slot:656.7
avril 09 13:41:02 [0m1712662862.549455 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.551407 [NR_MAC]     656. 8 Scheduling pucch reception in  656. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:02 [0m1712662862.551412 [PHY]   pack_ul_tti_request SFN/Slot:656.8
avril 09 13:41:02 [0m1712662862.551414 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:02 [0m1712662862.560525 [NR_MAC]   (656/7)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.562916 [NR_MAC]     656.17 Scheduling pucch reception in  656.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.562923 [PHY]   pack_ul_tti_request SFN/Slot:656.17
avril 09 13:41:02 [0m1712662862.562925 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.564047 [PHY]   pack_ul_tti_request SFN/Slot:656.18
avril 09 13:41:02 [0m1712662862.565432 [PHY]   pack_ul_tti_request SFN/Slot:656.19
avril 09 13:41:02 [0m1712662862.573125 [NR_MAC]   (656/17)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.575707 [NR_MAC]     657. 7 Scheduling pucch reception in  657. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.575760 [PHY]   pack_ul_tti_request SFN/Slot:657.7
avril 09 13:41:02 [0m1712662862.575774 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.586944 [NR_MAC]   (657/7)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.589425 [NR_MAC]     657.17 Scheduling pucch reception in  657.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.589434 [PHY]   pack_ul_tti_request SFN/Slot:657.17
avril 09 13:41:02 [0m1712662862.589437 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.590661 [PHY]   pack_ul_tti_request SFN/Slot:657.18
avril 09 13:41:02 [0m1712662862.591912 [PHY]   pack_ul_tti_request SFN/Slot:657.19
avril 09 13:41:02 [0m1712662862.599878 [NR_MAC]   (657/17)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.602242 [NR_MAC]     658. 7 Scheduling pucch reception in  658. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.602249 [PHY]   pack_ul_tti_request SFN/Slot:658.7
avril 09 13:41:02 [0m1712662862.602252 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.613627 [NR_MAC]   (658/7)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.615974 [NR_MAC]     658.17 Scheduling pucch reception in  658.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.615980 [PHY]   pack_ul_tti_request SFN/Slot:658.17
avril 09 13:41:02 [0m1712662862.615983 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.617107 [PHY]   pack_ul_tti_request SFN/Slot:658.18
avril 09 13:41:02 [0m1712662862.618262 [PHY]   pack_ul_tti_request SFN/Slot:658.19
avril 09 13:41:02 [0m1712662862.626019 [NR_MAC]   (658/17)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.628603 [NR_MAC]     659. 7 Scheduling pucch reception in  659. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.628630 [PHY]   pack_ul_tti_request SFN/Slot:659.7
avril 09 13:41:02 [0m1712662862.628642 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.639935 [NR_MAC]   (659/7)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.642176 [NR_MAC]     659.17 Scheduling pucch reception in  659.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.642180 [PHY]   pack_ul_tti_request SFN/Slot:659.17
avril 09 13:41:02 [0m1712662862.642182 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.643457 [PHY]   pack_ul_tti_request SFN/Slot:659.18
avril 09 13:41:02 [0m1712662862.644783 [PHY]   pack_ul_tti_request SFN/Slot:659.19
avril 09 13:41:02 [0m1712662862.652499 [NR_MAC]   (659/17)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.655071 [NR_MAC]     660. 7 Scheduling pucch reception in  660. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.655076 [PHY]   pack_ul_tti_request SFN/Slot:660.7
avril 09 13:41:02 [0m1712662862.655078 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.666221 [NR_MAC]   (660/7)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.668777 [NR_MAC]     660.17 Scheduling pucch reception in  660.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.668782 [PHY]   pack_ul_tti_request SFN/Slot:660.17
avril 09 13:41:02 [0m1712662862.668784 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.669963 [PHY]   pack_ul_tti_request SFN/Slot:660.18
avril 09 13:41:02 [0m1712662862.671106 [PHY]   pack_ul_tti_request SFN/Slot:660.19
avril 09 13:41:02 [0m1712662862.672411 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 661/0 
avril 09 13:41:02 [0m1712662862.678982 [NR_MAC]   (660/17)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.681306 [NR_MAC]   pucch_acknack  661. 7 Scheduling pucch reception in  661. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.681311 [PHY]   pack_ul_tti_request SFN/Slot:661.7
avril 09 13:41:02 [0m1712662862.681312 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.693151 [NR_MAC]   (661/7)uci_01->pduBitmap:3
avril 09 13:41:02 [0m1712662862.695751 [NR_MAC]     661.17 Scheduling pucch reception in  661.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.695795 [PHY]   pack_ul_tti_request SFN/Slot:661.17
avril 09 13:41:02 [0m1712662862.695797 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.696869 [PHY]   pack_ul_tti_request SFN/Slot:661.18
avril 09 13:41:02 [0m1712662862.698143 [PHY]   pack_ul_tti_request SFN/Slot:661.19
avril 09 13:41:02 [0m1712662862.705944 [NR_MAC]   (661/17)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.708732 [NR_MAC]     662. 7 Scheduling pucch reception in  662. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.708738 [PHY]   pack_ul_tti_request SFN/Slot:662.7
avril 09 13:41:02 [0m1712662862.708740 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.719993 [NR_MAC]   (662/7)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.722611 [NR_MAC]     662.17 Scheduling pucch reception in  662.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.722620 [PHY]   pack_ul_tti_request SFN/Slot:662.17
avril 09 13:41:02 [0m1712662862.722623 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.723858 [PHY]   pack_ul_tti_request SFN/Slot:662.18
avril 09 13:41:02 [0m1712662862.725037 [PHY]   pack_ul_tti_request SFN/Slot:662.19
avril 09 13:41:02 [0m1712662862.733024 [NR_MAC]   (662/17)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.735693 [NR_MAC]     663. 7 Scheduling pucch reception in  663. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.735700 [PHY]   pack_ul_tti_request SFN/Slot:663.7
avril 09 13:41:02 [0m1712662862.735703 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.746901 [NR_MAC]   (663/7)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.749291 [NR_MAC]     663.17 Scheduling pucch reception in  663.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.749326 [PHY]   pack_ul_tti_request SFN/Slot:663.17
avril 09 13:41:02 [0m1712662862.749328 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.750472 [PHY]   pack_ul_tti_request SFN/Slot:663.18
avril 09 13:41:02 [0m1712662862.751784 [PHY]   pack_ul_tti_request SFN/Slot:663.19
avril 09 13:41:02 [0m1712662862.759764 [NR_MAC]   (663/17)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.762072 [NR_MAC]     664. 7 Scheduling pucch reception in  664. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.762079 [PHY]   pack_ul_tti_request SFN/Slot:664.7
avril 09 13:41:02 [0m1712662862.762082 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.764184 [NR_MAC]     664. 8 Scheduling pucch reception in  664. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:02 [0m1712662862.764189 [PHY]   pack_ul_tti_request SFN/Slot:664.8
avril 09 13:41:02 [0m1712662862.764190 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:02 [0m1712662862.773527 [NR_MAC]   (664/7)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.775929 [NR_MAC]     664.17 Scheduling pucch reception in  664.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.775937 [PHY]   pack_ul_tti_request SFN/Slot:664.17
avril 09 13:41:02 [0m1712662862.775939 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.777084 [PHY]   pack_ul_tti_request SFN/Slot:664.18
avril 09 13:41:02 [0m1712662862.778329 [PHY]   pack_ul_tti_request SFN/Slot:664.19
avril 09 13:41:02 [0m1712662862.786368 [NR_MAC]   (664/17)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.788854 [NR_MAC]     665. 7 Scheduling pucch reception in  665. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.788861 [PHY]   pack_ul_tti_request SFN/Slot:665.7
avril 09 13:41:02 [0m1712662862.788863 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.800131 [NR_MAC]   (665/7)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.802747 [NR_MAC]     665.17 Scheduling pucch reception in  665.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.802754 [PHY]   pack_ul_tti_request SFN/Slot:665.17
avril 09 13:41:02 [0m1712662862.802756 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.803894 [PHY]   pack_ul_tti_request SFN/Slot:665.18
avril 09 13:41:02 [0m1712662862.805104 [PHY]   pack_ul_tti_request SFN/Slot:665.19
avril 09 13:41:02 [0m1712662862.813135 [NR_MAC]   (665/17)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.815964 [NR_MAC]     666. 7 Scheduling pucch reception in  666. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.815975 [PHY]   pack_ul_tti_request SFN/Slot:666.7
avril 09 13:41:02 [0m1712662862.815977 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.827435 [NR_MAC]   (666/7)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.829912 [NR_MAC]     666.17 Scheduling pucch reception in  666.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.829924 [PHY]   pack_ul_tti_request SFN/Slot:666.17
avril 09 13:41:02 [0m1712662862.829927 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.831125 [PHY]   pack_ul_tti_request SFN/Slot:666.18
avril 09 13:41:02 [0m1712662862.832446 [PHY]   pack_ul_tti_request SFN/Slot:666.19
avril 09 13:41:02 [0m1712662862.840160 [NR_MAC]   (666/17)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.842732 [NR_MAC]     667. 7 Scheduling pucch reception in  667. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.842741 [PHY]   pack_ul_tti_request SFN/Slot:667.7
avril 09 13:41:02 [0m1712662862.842749 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.853802 [NR_MAC]   (667/7)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.856422 [NR_MAC]     667.17 Scheduling pucch reception in  667.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.856429 [PHY]   pack_ul_tti_request SFN/Slot:667.17
avril 09 13:41:02 [0m1712662862.856431 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.857449 [PHY]   pack_ul_tti_request SFN/Slot:667.18
avril 09 13:41:02 [0m1712662862.858671 [PHY]   pack_ul_tti_request SFN/Slot:667.19
avril 09 13:41:02 [0m1712662862.866342 [NR_MAC]   (667/17)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.868835 [NR_MAC]     668. 7 Scheduling pucch reception in  668. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.868871 [PHY]   pack_ul_tti_request SFN/Slot:668.7
avril 09 13:41:02 [0m1712662862.868886 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.879915 [NR_MAC]   (668/7)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.882333 [NR_MAC]     668.17 Scheduling pucch reception in  668.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.882339 [PHY]   pack_ul_tti_request SFN/Slot:668.17
avril 09 13:41:02 [0m1712662862.882342 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.883609 [PHY]   pack_ul_tti_request SFN/Slot:668.18
avril 09 13:41:02 [0m1712662862.884972 [PHY]   pack_ul_tti_request SFN/Slot:668.19
avril 09 13:41:02 [0m1712662862.892866 [NR_MAC]   (668/17)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.895308 [NR_MAC]     669. 7 Scheduling pucch reception in  669. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.895316 [PHY]   pack_ul_tti_request SFN/Slot:669.7
avril 09 13:41:02 [0m1712662862.895319 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.906655 [NR_MAC]   (669/7)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.909022 [NR_MAC]     669.17 Scheduling pucch reception in  669.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.909029 [PHY]   pack_ul_tti_request SFN/Slot:669.17
avril 09 13:41:02 [0m1712662862.909032 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.910145 [PHY]   pack_ul_tti_request SFN/Slot:669.18
avril 09 13:41:02 [0m1712662862.911464 [PHY]   pack_ul_tti_request SFN/Slot:669.19
avril 09 13:41:02 [0m1712662862.919454 [NR_MAC]   (669/17)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.922019 [NR_MAC]     670. 7 Scheduling pucch reception in  670. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.922027 [PHY]   pack_ul_tti_request SFN/Slot:670.7
avril 09 13:41:02 [0m1712662862.922030 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.933151 [NR_MAC]   (670/7)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.935801 [NR_MAC]     670.17 Scheduling pucch reception in  670.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.935808 [PHY]   pack_ul_tti_request SFN/Slot:670.17
avril 09 13:41:02 [0m1712662862.935810 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.936958 [PHY]   pack_ul_tti_request SFN/Slot:670.18
avril 09 13:41:02 [0m1712662862.938116 [PHY]   pack_ul_tti_request SFN/Slot:670.19
avril 09 13:41:02 [0m1712662862.939427 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 671/0 
avril 09 13:41:02 [0m1712662862.946043 [NR_MAC]   (670/17)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.948537 [NR_MAC]   pucch_acknack  671. 7 Scheduling pucch reception in  671. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.948555 [PHY]   pack_ul_tti_request SFN/Slot:671.7
avril 09 13:41:02 [0m1712662862.948558 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.959846 [NR_MAC]   (671/7)uci_01->pduBitmap:3
avril 09 13:41:02 [0m1712662862.962410 [NR_MAC]     671.17 Scheduling pucch reception in  671.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.962427 [PHY]   pack_ul_tti_request SFN/Slot:671.17
avril 09 13:41:02 [0m1712662862.962429 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.963563 [PHY]   pack_ul_tti_request SFN/Slot:671.18
avril 09 13:41:02 [0m1712662862.964744 [PHY]   pack_ul_tti_request SFN/Slot:671.19
avril 09 13:41:02 [0m1712662862.972853 [NR_MAC]   (671/17)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.975274 [NR_MAC]     672. 7 Scheduling pucch reception in  672. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.975281 [PHY]   pack_ul_tti_request SFN/Slot:672.7
avril 09 13:41:02 [0m1712662862.975284 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.977427 [NR_MAC]     672. 8 Scheduling pucch reception in  672. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:02 [0m1712662862.977444 [PHY]   pack_ul_tti_request SFN/Slot:672.8
avril 09 13:41:02 [0m1712662862.977445 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:02 [0m1712662862.986774 [NR_MAC]   (672/7)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662862.988974 [NR_MAC]     672.17 Scheduling pucch reception in  672.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662862.988981 [PHY]   pack_ul_tti_request SFN/Slot:672.17
avril 09 13:41:02 [0m1712662862.988983 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:02 [0m1712662862.990074 [PHY]   pack_ul_tti_request SFN/Slot:672.18
avril 09 13:41:02 [0m1712662862.991359 [PHY]   pack_ul_tti_request SFN/Slot:672.19
avril 09 13:41:02 [0m1712662862.999293 [NR_MAC]   (672/17)uci_01->pduBitmap:1
avril 09 13:41:02 [0m1712662863.001673 [NR_MAC]     673. 7 Scheduling pucch reception in  673. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:02 [0m1712662863.001683 [PHY]   pack_ul_tti_request SFN/Slot:673.7
avril 09 13:41:02 [0m1712662863.001687 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.013004 [NR_MAC]   (673/7)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.015565 [NR_MAC]     673.17 Scheduling pucch reception in  673.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.015574 [PHY]   pack_ul_tti_request SFN/Slot:673.17
avril 09 13:41:03 [0m1712662863.015576 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.016590 [PHY]   pack_ul_tti_request SFN/Slot:673.18
avril 09 13:41:03 [0m1712662863.017931 [PHY]   pack_ul_tti_request SFN/Slot:673.19
avril 09 13:41:03 [0m1712662863.025927 [NR_MAC]   (673/17)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.028525 [NR_MAC]     674. 7 Scheduling pucch reception in  674. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.028533 [PHY]   pack_ul_tti_request SFN/Slot:674.7
avril 09 13:41:03 [0m1712662863.028537 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.039576 [NR_MAC]   (674/7)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.041968 [NR_MAC]     674.17 Scheduling pucch reception in  674.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.041978 [PHY]   pack_ul_tti_request SFN/Slot:674.17
avril 09 13:41:03 [0m1712662863.041980 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.043086 [PHY]   pack_ul_tti_request SFN/Slot:674.18
avril 09 13:41:03 [0m1712662863.044469 [PHY]   pack_ul_tti_request SFN/Slot:674.19
avril 09 13:41:03 [0m1712662863.052130 [NR_MAC]   (674/17)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.054832 [NR_MAC]     675. 7 Scheduling pucch reception in  675. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.054840 [PHY]   pack_ul_tti_request SFN/Slot:675.7
avril 09 13:41:03 [0m1712662863.054843 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.066126 [NR_MAC]   (675/7)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.068822 [NR_MAC]     675.17 Scheduling pucch reception in  675.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.068838 [PHY]   pack_ul_tti_request SFN/Slot:675.17
avril 09 13:41:03 [0m1712662863.068840 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.069885 [PHY]   pack_ul_tti_request SFN/Slot:675.18
avril 09 13:41:03 [0m1712662863.071101 [PHY]   pack_ul_tti_request SFN/Slot:675.19
avril 09 13:41:03 [0m1712662863.078868 [NR_MAC]   (675/17)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.081218 [NR_MAC]     676. 7 Scheduling pucch reception in  676. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.081225 [PHY]   pack_ul_tti_request SFN/Slot:676.7
avril 09 13:41:03 [0m1712662863.081228 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.092853 [NR_MAC]   (676/7)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.095069 [NR_MAC]     676.17 Scheduling pucch reception in  676.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.095076 [PHY]   pack_ul_tti_request SFN/Slot:676.17
avril 09 13:41:03 [0m1712662863.095078 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.096415 [PHY]   pack_ul_tti_request SFN/Slot:676.18
avril 09 13:41:03 [0m1712662863.097667 [PHY]   pack_ul_tti_request SFN/Slot:676.19
avril 09 13:41:03 [0m1712662863.105739 [NR_MAC]   (676/17)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.108082 [NR_MAC]     677. 7 Scheduling pucch reception in  677. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.108089 [PHY]   pack_ul_tti_request SFN/Slot:677.7
avril 09 13:41:03 [0m1712662863.108092 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.119312 [NR_MAC]   (677/7)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.121905 [NR_MAC]     677.17 Scheduling pucch reception in  677.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.121913 [PHY]   pack_ul_tti_request SFN/Slot:677.17
avril 09 13:41:03 [0m1712662863.121915 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.123009 [PHY]   pack_ul_tti_request SFN/Slot:677.18
avril 09 13:41:03 [0m1712662863.124217 [PHY]   pack_ul_tti_request SFN/Slot:677.19
avril 09 13:41:03 [0m1712662863.131916 [NR_MAC]   (677/17)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.134450 [NR_MAC]     678. 7 Scheduling pucch reception in  678. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.134459 [PHY]   pack_ul_tti_request SFN/Slot:678.7
avril 09 13:41:03 [0m1712662863.134462 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.145426 [NR_MAC]   (678/7)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.147834 [NR_MAC]     678.17 Scheduling pucch reception in  678.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.147871 [PHY]   pack_ul_tti_request SFN/Slot:678.17
avril 09 13:41:03 [0m1712662863.147874 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.148954 [PHY]   pack_ul_tti_request SFN/Slot:678.18
avril 09 13:41:03 [0m1712662863.150047 [PHY]   pack_ul_tti_request SFN/Slot:678.19
avril 09 13:41:03 [0m1712662863.157842 [NR_MAC]   (678/17)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.160055 [NR_MAC]     679. 7 Scheduling pucch reception in  679. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.160064 [PHY]   pack_ul_tti_request SFN/Slot:679.7
avril 09 13:41:03 [0m1712662863.160067 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.171176 [NR_MAC]   (679/7)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.173725 [NR_MAC]     679.17 Scheduling pucch reception in  679.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.173778 [PHY]   pack_ul_tti_request SFN/Slot:679.17
avril 09 13:41:03 [0m1712662863.173798 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.174926 [PHY]   pack_ul_tti_request SFN/Slot:679.18
avril 09 13:41:03 [0m1712662863.176070 [PHY]   pack_ul_tti_request SFN/Slot:679.19
avril 09 13:41:03 [0m1712662863.183856 [NR_MAC]   (679/17)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.186176 [NR_MAC]     680. 7 Scheduling pucch reception in  680. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.186181 [PHY]   pack_ul_tti_request SFN/Slot:680.7
avril 09 13:41:03 [0m1712662863.186183 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.188165 [NR_MAC]     680. 8 Scheduling pucch reception in  680. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:03 [0m1712662863.188169 [PHY]   pack_ul_tti_request SFN/Slot:680.8
avril 09 13:41:03 [0m1712662863.188170 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:03 [0m1712662863.196970 [NR_MAC]   (680/7)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.199381 [NR_MAC]     680.17 Scheduling pucch reception in  680.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.199390 [PHY]   pack_ul_tti_request SFN/Slot:680.17
avril 09 13:41:03 [0m1712662863.199393 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.200539 [PHY]   pack_ul_tti_request SFN/Slot:680.18
avril 09 13:41:03 [0m1712662863.201778 [PHY]   pack_ul_tti_request SFN/Slot:680.19
avril 09 13:41:03 [0m1712662863.202922 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 681/0 
avril 09 13:41:03 [0m1712662863.209192 [NR_MAC]   (680/17)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.211726 [NR_MAC]   pucch_acknack  681. 7 Scheduling pucch reception in  681. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.211734 [PHY]   pack_ul_tti_request SFN/Slot:681.7
avril 09 13:41:03 [0m1712662863.211737 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.222663 [NR_MAC]   (681/7)uci_01->pduBitmap:3
avril 09 13:41:03 [0m1712662863.224883 [NR_MAC]     681.17 Scheduling pucch reception in  681.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.224895 [PHY]   pack_ul_tti_request SFN/Slot:681.17
avril 09 13:41:03 [0m1712662863.224897 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.226025 [PHY]   pack_ul_tti_request SFN/Slot:681.18
avril 09 13:41:03 [0m1712662863.227166 [PHY]   pack_ul_tti_request SFN/Slot:681.19
avril 09 13:41:03 [0m1712662863.235110 [NR_MAC]   (681/17)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.237619 [NR_MAC]     682. 7 Scheduling pucch reception in  682. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.237626 [PHY]   pack_ul_tti_request SFN/Slot:682.7
avril 09 13:41:03 [0m1712662863.237629 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.249096 [NR_MAC]   (682/7)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.251406 [NR_MAC]     682.17 Scheduling pucch reception in  682.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.251412 [PHY]   pack_ul_tti_request SFN/Slot:682.17
avril 09 13:41:03 [0m1712662863.251414 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.252655 [PHY]   pack_ul_tti_request SFN/Slot:682.18
avril 09 13:41:03 [0m1712662863.253980 [PHY]   pack_ul_tti_request SFN/Slot:682.19
avril 09 13:41:03 [0m1712662863.261540 [NR_MAC]   (682/17)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.263887 [NR_MAC]     683. 7 Scheduling pucch reception in  683. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.263895 [PHY]   pack_ul_tti_request SFN/Slot:683.7
avril 09 13:41:03 [0m1712662863.263898 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.275012 [NR_MAC]   (683/7)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.277331 [NR_MAC]     683.17 Scheduling pucch reception in  683.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.277338 [PHY]   pack_ul_tti_request SFN/Slot:683.17
avril 09 13:41:03 [0m1712662863.277340 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.278388 [PHY]   pack_ul_tti_request SFN/Slot:683.18
avril 09 13:41:03 [0m1712662863.279406 [PHY]   pack_ul_tti_request SFN/Slot:683.19
avril 09 13:41:03 [0m1712662863.287017 [NR_MAC]   (683/17)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.289306 [NR_MAC]     684. 7 Scheduling pucch reception in  684. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.289313 [PHY]   pack_ul_tti_request SFN/Slot:684.7
avril 09 13:41:03 [0m1712662863.289315 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.300102 [NR_MAC]   (684/7)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.302582 [NR_MAC]     684.17 Scheduling pucch reception in  684.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.302604 [PHY]   pack_ul_tti_request SFN/Slot:684.17
avril 09 13:41:03 [0m1712662863.302606 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.303764 [PHY]   pack_ul_tti_request SFN/Slot:684.18
avril 09 13:41:03 [0m1712662863.305000 [PHY]   pack_ul_tti_request SFN/Slot:684.19
avril 09 13:41:03 [0m1712662863.312742 [NR_MAC]   (684/17)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.314967 [NR_MAC]     685. 7 Scheduling pucch reception in  685. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.314974 [PHY]   pack_ul_tti_request SFN/Slot:685.7
avril 09 13:41:03 [0m1712662863.314980 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.326144 [NR_MAC]   (685/7)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.328573 [NR_MAC]     685.17 Scheduling pucch reception in  685.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.328590 [PHY]   pack_ul_tti_request SFN/Slot:685.17
avril 09 13:41:03 [0m1712662863.328592 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.329649 [PHY]   pack_ul_tti_request SFN/Slot:685.18
avril 09 13:41:03 [0m1712662863.330916 [PHY]   pack_ul_tti_request SFN/Slot:685.19
avril 09 13:41:03 [0m1712662863.338450 [NR_MAC]   (685/17)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.340789 [NR_MAC]     686. 7 Scheduling pucch reception in  686. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.340797 [PHY]   pack_ul_tti_request SFN/Slot:686.7
avril 09 13:41:03 [0m1712662863.340805 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.351059 [NR_MAC]   (686/7)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.353374 [NR_MAC]     686.17 Scheduling pucch reception in  686.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.353382 [PHY]   pack_ul_tti_request SFN/Slot:686.17
avril 09 13:41:03 [0m1712662863.353385 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.354644 [PHY]   pack_ul_tti_request SFN/Slot:686.18
avril 09 13:41:03 [0m1712662863.355748 [PHY]   pack_ul_tti_request SFN/Slot:686.19
avril 09 13:41:03 [0m1712662863.362848 [NR_MAC]   (686/17)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.365090 [NR_MAC]     687. 7 Scheduling pucch reception in  687. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.365099 [PHY]   pack_ul_tti_request SFN/Slot:687.7
avril 09 13:41:03 [0m1712662863.365102 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.375877 [NR_MAC]   (687/7)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.378012 [NR_MAC]     687.17 Scheduling pucch reception in  687.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.378020 [PHY]   pack_ul_tti_request SFN/Slot:687.17
avril 09 13:41:03 [0m1712662863.378023 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.379222 [PHY]   pack_ul_tti_request SFN/Slot:687.18
avril 09 13:41:03 [0m1712662863.380491 [PHY]   pack_ul_tti_request SFN/Slot:687.19
avril 09 13:41:03 [0m1712662863.387879 [NR_MAC]   (687/17)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.389037 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 688/6 
avril 09 13:41:03 [0m1712662863.390090 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 688/7 
avril 09 13:41:03 [0m1712662863.390095 [NR_MAC]     688. 7 Scheduling pucch reception in  688. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.390107 [PHY]   pack_ul_tti_request SFN/Slot:688.7
avril 09 13:41:03 [0m1712662863.390110 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.392536 [NR_MAC]     688. 8 Scheduling pucch reception in  688. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:03 [0m1712662863.392542 [PHY]   pack_ul_tti_request SFN/Slot:688.8
avril 09 13:41:03 [0m1712662863.392543 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:03 [0m1712662863.400955 [NR_MAC]   (688/7)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.403526 [NR_MAC]   pucch_acknack  688.17 Scheduling pucch reception in  688.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.403534 [PHY]   pack_ul_tti_request SFN/Slot:688.17
avril 09 13:41:03 [0m1712662863.403537 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.404756 [PHY]   pack_ul_tti_request SFN/Slot:688.18
avril 09 13:41:03 [0m1712662863.406074 [PHY]   pack_ul_tti_request SFN/Slot:688.19
avril 09 13:41:03 [0m1712662863.413997 [NR_MAC]   (688/17)uci_01->pduBitmap:3
avril 09 13:41:03 [0m1712662863.416481 [NR_MAC]     689. 7 Scheduling pucch reception in  689. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.416487 [PHY]   pack_ul_tti_request SFN/Slot:689.7
avril 09 13:41:03 [0m1712662863.416490 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.427693 [NR_MAC]   (689/7)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.430052 [NR_MAC]     689.17 Scheduling pucch reception in  689.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.430059 [PHY]   pack_ul_tti_request SFN/Slot:689.17
avril 09 13:41:03 [0m1712662863.430062 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.431263 [PHY]   pack_ul_tti_request SFN/Slot:689.18
avril 09 13:41:03 [0m1712662863.432519 [PHY]   pack_ul_tti_request SFN/Slot:689.19
avril 09 13:41:03 [0m1712662863.440516 [NR_MAC]   (689/17)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.442927 [NR_MAC]     690. 7 Scheduling pucch reception in  690. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.442935 [PHY]   pack_ul_tti_request SFN/Slot:690.7
avril 09 13:41:03 [0m1712662863.442938 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.454165 [NR_MAC]   (690/7)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.456738 [NR_MAC]     690.17 Scheduling pucch reception in  690.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.456746 [PHY]   pack_ul_tti_request SFN/Slot:690.17
avril 09 13:41:03 [0m1712662863.456748 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.457955 [PHY]   pack_ul_tti_request SFN/Slot:690.18
avril 09 13:41:03 [0m1712662863.459143 [PHY]   pack_ul_tti_request SFN/Slot:690.19
avril 09 13:41:03 [0m1712662863.460456 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 691/0 
avril 09 13:41:03 [0m1712662863.467172 [NR_MAC]   (690/17)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.469740 [NR_MAC]   pucch_acknack  691. 7 Scheduling pucch reception in  691. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.469747 [PHY]   pack_ul_tti_request SFN/Slot:691.7
avril 09 13:41:03 [0m1712662863.469750 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.481168 [NR_MAC]   (691/7)uci_01->pduBitmap:3
avril 09 13:41:03 [0m1712662863.483812 [NR_MAC]     691.17 Scheduling pucch reception in  691.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.483818 [PHY]   pack_ul_tti_request SFN/Slot:691.17
avril 09 13:41:03 [0m1712662863.483820 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.484938 [PHY]   pack_ul_tti_request SFN/Slot:691.18
avril 09 13:41:03 [0m1712662863.486147 [PHY]   pack_ul_tti_request SFN/Slot:691.19
avril 09 13:41:03 [0m1712662863.494169 [NR_MAC]   (691/17)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.496776 [NR_MAC]     692. 7 Scheduling pucch reception in  692. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.496782 [PHY]   pack_ul_tti_request SFN/Slot:692.7
avril 09 13:41:03 [0m1712662863.496785 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.508196 [NR_MAC]   (692/7)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.510927 [NR_MAC]     692.17 Scheduling pucch reception in  692.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.510933 [PHY]   pack_ul_tti_request SFN/Slot:692.17
avril 09 13:41:03 [0m1712662863.510935 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.512017 [PHY]   pack_ul_tti_request SFN/Slot:692.18
avril 09 13:41:03 [0m1712662863.513300 [PHY]   pack_ul_tti_request SFN/Slot:692.19
avril 09 13:41:03 [0m1712662863.520859 [NR_MAC]   (692/17)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.523147 [NR_MAC]     693. 7 Scheduling pucch reception in  693. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.523153 [PHY]   pack_ul_tti_request SFN/Slot:693.7
avril 09 13:41:03 [0m1712662863.523155 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.534686 [NR_MAC]   (693/7)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.537468 [NR_MAC]     693.17 Scheduling pucch reception in  693.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.537475 [PHY]   pack_ul_tti_request SFN/Slot:693.17
avril 09 13:41:03 [0m1712662863.537478 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.538113 [PHY]   pack_ul_tti_request SFN/Slot:693.18
avril 09 13:41:03 [0m1712662863.539349 [PHY]   pack_ul_tti_request SFN/Slot:693.19
avril 09 13:41:03 [0m1712662863.547129 [NR_MAC]   (693/17)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.549668 [NR_MAC]     694. 7 Scheduling pucch reception in  694. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.549679 [PHY]   pack_ul_tti_request SFN/Slot:694.7
avril 09 13:41:03 [0m1712662863.549683 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.561299 [NR_MAC]   (694/7)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.563930 [NR_MAC]     694.17 Scheduling pucch reception in  694.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.563937 [PHY]   pack_ul_tti_request SFN/Slot:694.17
avril 09 13:41:03 [0m1712662863.563939 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.565077 [PHY]   pack_ul_tti_request SFN/Slot:694.18
avril 09 13:41:03 [0m1712662863.566292 [PHY]   pack_ul_tti_request SFN/Slot:694.19
avril 09 13:41:03 [0m1712662863.574253 [NR_MAC]   (694/17)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.576817 [NR_MAC]     695. 7 Scheduling pucch reception in  695. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.576826 [PHY]   pack_ul_tti_request SFN/Slot:695.7
avril 09 13:41:03 [0m1712662863.576829 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.588208 [NR_MAC]   (695/7)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.590864 [NR_MAC]     695.17 Scheduling pucch reception in  695.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.590870 [PHY]   pack_ul_tti_request SFN/Slot:695.17
avril 09 13:41:03 [0m1712662863.590873 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.591953 [PHY]   pack_ul_tti_request SFN/Slot:695.18
avril 09 13:41:03 [0m1712662863.593142 [PHY]   pack_ul_tti_request SFN/Slot:695.19
avril 09 13:41:03 [0m1712662863.601270 [NR_MAC]   (695/17)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.603929 [NR_MAC]     696. 7 Scheduling pucch reception in  696. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.603936 [PHY]   pack_ul_tti_request SFN/Slot:696.7
avril 09 13:41:03 [0m1712662863.603939 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.606065 [NR_MAC]     696. 8 Scheduling pucch reception in  696. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:03 [0m1712662863.606070 [PHY]   pack_ul_tti_request SFN/Slot:696.8
avril 09 13:41:03 [0m1712662863.606071 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:03 [0m1712662863.615358 [NR_MAC]   (696/7)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.617927 [NR_MAC]     696.17 Scheduling pucch reception in  696.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.617933 [PHY]   pack_ul_tti_request SFN/Slot:696.17
avril 09 13:41:03 [0m1712662863.617935 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.619063 [PHY]   pack_ul_tti_request SFN/Slot:696.18
avril 09 13:41:03 [0m1712662863.620204 [PHY]   pack_ul_tti_request SFN/Slot:696.19
avril 09 13:41:03 [0m1712662863.628146 [NR_MAC]   (696/17)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.630768 [NR_MAC]     697. 7 Scheduling pucch reception in  697. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.630787 [PHY]   pack_ul_tti_request SFN/Slot:697.7
avril 09 13:41:03 [0m1712662863.630791 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.642316 [NR_MAC]   (697/7)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.644760 [NR_MAC]     697.17 Scheduling pucch reception in  697.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.644766 [PHY]   pack_ul_tti_request SFN/Slot:697.17
avril 09 13:41:03 [0m1712662863.644768 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.645897 [PHY]   pack_ul_tti_request SFN/Slot:697.18
avril 09 13:41:03 [0m1712662863.647060 [PHY]   pack_ul_tti_request SFN/Slot:697.19
avril 09 13:41:03 [0m1712662863.655120 [NR_MAC]   (697/17)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.657849 [NR_MAC]     698. 7 Scheduling pucch reception in  698. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.657855 [PHY]   pack_ul_tti_request SFN/Slot:698.7
avril 09 13:41:03 [0m1712662863.657857 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.669212 [NR_MAC]   (698/7)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.671926 [NR_MAC]     698.17 Scheduling pucch reception in  698.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.671933 [PHY]   pack_ul_tti_request SFN/Slot:698.17
avril 09 13:41:03 [0m1712662863.671935 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.673135 [PHY]   pack_ul_tti_request SFN/Slot:698.18
avril 09 13:41:03 [0m1712662863.674410 [PHY]   pack_ul_tti_request SFN/Slot:698.19
avril 09 13:41:03 [0m1712662863.682293 [NR_MAC]   (698/17)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.684936 [NR_MAC]     699. 7 Scheduling pucch reception in  699. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.684948 [PHY]   pack_ul_tti_request SFN/Slot:699.7
avril 09 13:41:03 [0m1712662863.684951 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.696162 [NR_MAC]   (699/7)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.698906 [NR_MAC]     699.17 Scheduling pucch reception in  699.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.698911 [PHY]   pack_ul_tti_request SFN/Slot:699.17
avril 09 13:41:03 [0m1712662863.698914 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.700008 [PHY]   pack_ul_tti_request SFN/Slot:699.18
avril 09 13:41:03 [0m1712662863.701313 [PHY]   pack_ul_tti_request SFN/Slot:699.19
avril 09 13:41:03 [0m1712662863.709233 [NR_MAC]   (699/17)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.711899 [NR_MAC]     700. 7 Scheduling pucch reception in  700. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.711909 [PHY]   pack_ul_tti_request SFN/Slot:700.7
avril 09 13:41:03 [0m1712662863.711915 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.723420 [NR_MAC]   (700/7)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.725946 [NR_MAC]     700.17 Scheduling pucch reception in  700.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.725971 [PHY]   pack_ul_tti_request SFN/Slot:700.17
avril 09 13:41:03 [0m1712662863.725973 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.727123 [PHY]   pack_ul_tti_request SFN/Slot:700.18
avril 09 13:41:03 [0m1712662863.728360 [PHY]   pack_ul_tti_request SFN/Slot:700.19
avril 09 13:41:03 [0m1712662863.729678 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 701/0 
avril 09 13:41:03 [0m1712662863.736534 [NR_MAC]   (700/17)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.738868 [NR_MAC]   pucch_acknack  701. 7 Scheduling pucch reception in  701. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.738876 [PHY]   pack_ul_tti_request SFN/Slot:701.7
avril 09 13:41:03 [0m1712662863.738879 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.750114 [NR_MAC]   (701/7)uci_01->pduBitmap:3
avril 09 13:41:03 [0m1712662863.752571 [NR_MAC]     701.17 Scheduling pucch reception in  701.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.752598 [PHY]   pack_ul_tti_request SFN/Slot:701.17
avril 09 13:41:03 [0m1712662863.752601 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.753763 [PHY]   pack_ul_tti_request SFN/Slot:701.18
avril 09 13:41:03 [0m1712662863.754959 [PHY]   pack_ul_tti_request SFN/Slot:701.19
avril 09 13:41:03 [0m1712662863.762866 [NR_MAC]   (701/17)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.765322 [NR_MAC]     702. 7 Scheduling pucch reception in  702. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.765328 [PHY]   pack_ul_tti_request SFN/Slot:702.7
avril 09 13:41:03 [0m1712662863.765331 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.776966 [NR_MAC]   (702/7)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.779505 [NR_MAC]     702.17 Scheduling pucch reception in  702.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.779515 [PHY]   pack_ul_tti_request SFN/Slot:702.17
avril 09 13:41:03 [0m1712662863.779517 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.780750 [PHY]   pack_ul_tti_request SFN/Slot:702.18
avril 09 13:41:03 [0m1712662863.781908 [PHY]   pack_ul_tti_request SFN/Slot:702.19
avril 09 13:41:03 [0m1712662863.789890 [NR_MAC]   (702/17)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.792247 [NR_MAC]     703. 7 Scheduling pucch reception in  703. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.792254 [PHY]   pack_ul_tti_request SFN/Slot:703.7
avril 09 13:41:03 [0m1712662863.792260 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.803947 [NR_MAC]   (703/7)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.806588 [NR_MAC]     703.17 Scheduling pucch reception in  703.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.806622 [PHY]   pack_ul_tti_request SFN/Slot:703.17
avril 09 13:41:03 [0m1712662863.806637 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.807868 [PHY]   pack_ul_tti_request SFN/Slot:703.18
avril 09 13:41:03 [0m1712662863.809054 [PHY]   pack_ul_tti_request SFN/Slot:703.19
avril 09 13:41:03 [0m1712662863.817243 [NR_MAC]   (703/17)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.819832 [NR_MAC]     704. 7 Scheduling pucch reception in  704. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.819839 [PHY]   pack_ul_tti_request SFN/Slot:704.7
avril 09 13:41:03 [0m1712662863.819842 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.821901 [NR_MAC]     704. 8 Scheduling pucch reception in  704. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:03 [0m1712662863.821904 [PHY]   pack_ul_tti_request SFN/Slot:704.8
avril 09 13:41:03 [0m1712662863.821906 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:03 [0m1712662863.831110 [NR_MAC]   (704/7)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.833680 [NR_MAC]     704.17 Scheduling pucch reception in  704.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.833690 [PHY]   pack_ul_tti_request SFN/Slot:704.17
avril 09 13:41:03 [0m1712662863.833692 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.834847 [PHY]   pack_ul_tti_request SFN/Slot:704.18
avril 09 13:41:03 [0m1712662863.836127 [PHY]   pack_ul_tti_request SFN/Slot:704.19
avril 09 13:41:03 [0m1712662863.844094 [NR_MAC]   (704/17)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.846630 [NR_MAC]     705. 7 Scheduling pucch reception in  705. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.846644 [PHY]   pack_ul_tti_request SFN/Slot:705.7
avril 09 13:41:03 [0m1712662863.846648 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.857691 [NR_MAC]   (705/7)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.860101 [NR_MAC]     705.17 Scheduling pucch reception in  705.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.860117 [PHY]   pack_ul_tti_request SFN/Slot:705.17
avril 09 13:41:03 [0m1712662863.860122 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.861227 [PHY]   pack_ul_tti_request SFN/Slot:705.18
avril 09 13:41:03 [0m1712662863.862404 [PHY]   pack_ul_tti_request SFN/Slot:705.19
avril 09 13:41:03 [0m1712662863.870163 [NR_MAC]   (705/17)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.872821 [NR_MAC]     706. 7 Scheduling pucch reception in  706. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.872828 [PHY]   pack_ul_tti_request SFN/Slot:706.7
avril 09 13:41:03 [0m1712662863.872830 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.884109 [NR_MAC]   (706/7)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.886777 [NR_MAC]     706.17 Scheduling pucch reception in  706.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.886791 [PHY]   pack_ul_tti_request SFN/Slot:706.17
avril 09 13:41:03 [0m1712662863.886793 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.887897 [PHY]   pack_ul_tti_request SFN/Slot:706.18
avril 09 13:41:03 [0m1712662863.889046 [PHY]   pack_ul_tti_request SFN/Slot:706.19
avril 09 13:41:03 [0m1712662863.897167 [NR_MAC]   (706/17)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.899783 [NR_MAC]     707. 7 Scheduling pucch reception in  707. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.899792 [PHY]   pack_ul_tti_request SFN/Slot:707.7
avril 09 13:41:03 [0m1712662863.899793 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.910743 [NR_MAC]   (707/7)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.913058 [NR_MAC]     707.17 Scheduling pucch reception in  707.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.913067 [PHY]   pack_ul_tti_request SFN/Slot:707.17
avril 09 13:41:03 [0m1712662863.913069 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.914202 [PHY]   pack_ul_tti_request SFN/Slot:707.18
avril 09 13:41:03 [0m1712662863.915694 [PHY]   pack_ul_tti_request SFN/Slot:707.19
avril 09 13:41:03 [0m1712662863.923651 [NR_MAC]   (707/17)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.925928 [NR_MAC]     708. 7 Scheduling pucch reception in  708. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.925937 [PHY]   pack_ul_tti_request SFN/Slot:708.7
avril 09 13:41:03 [0m1712662863.925941 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.937169 [NR_MAC]   (708/7)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.939800 [NR_MAC]     708.17 Scheduling pucch reception in  708.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.939808 [PHY]   pack_ul_tti_request SFN/Slot:708.17
avril 09 13:41:03 [0m1712662863.939811 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.940897 [PHY]   pack_ul_tti_request SFN/Slot:708.18
avril 09 13:41:03 [0m1712662863.942123 [PHY]   pack_ul_tti_request SFN/Slot:708.19
avril 09 13:41:03 [0m1712662863.950150 [NR_MAC]   (708/17)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.952662 [NR_MAC]     709. 7 Scheduling pucch reception in  709. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.952674 [PHY]   pack_ul_tti_request SFN/Slot:709.7
avril 09 13:41:03 [0m1712662863.952678 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.963640 [NR_MAC]   (709/7)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.966061 [NR_MAC]     709.17 Scheduling pucch reception in  709.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.966069 [PHY]   pack_ul_tti_request SFN/Slot:709.17
avril 09 13:41:03 [0m1712662863.966072 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.967177 [PHY]   pack_ul_tti_request SFN/Slot:709.18
avril 09 13:41:03 [0m1712662863.968407 [PHY]   pack_ul_tti_request SFN/Slot:709.19
avril 09 13:41:03 [0m1712662863.976479 [NR_MAC]   (709/17)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.978941 [NR_MAC]     710. 7 Scheduling pucch reception in  710. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.978949 [PHY]   pack_ul_tti_request SFN/Slot:710.7
avril 09 13:41:03 [0m1712662863.978951 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.990148 [NR_MAC]   (710/7)uci_01->pduBitmap:1
avril 09 13:41:03 [0m1712662863.992808 [NR_MAC]     710.17 Scheduling pucch reception in  710.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:03 [0m1712662863.992816 [PHY]   pack_ul_tti_request SFN/Slot:710.17
avril 09 13:41:03 [0m1712662863.992819 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:03 [0m1712662863.993936 [PHY]   pack_ul_tti_request SFN/Slot:710.18
avril 09 13:41:03 [0m1712662863.995150 [PHY]   pack_ul_tti_request SFN/Slot:710.19
avril 09 13:41:03 [0m1712662863.996460 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 711/0 
avril 09 13:41:03 [0m1712662864.003094 [NR_MAC]   (710/17)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.005549 [NR_MAC]   pucch_acknack  711. 7 Scheduling pucch reception in  711. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.005557 [PHY]   pack_ul_tti_request SFN/Slot:711.7
avril 09 13:41:04 [0m1712662864.005559 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.016651 [NR_MAC]   (711/7)uci_01->pduBitmap:3
avril 09 13:41:04 [0m1712662864.019022 [NR_MAC]     711.17 Scheduling pucch reception in  711.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.019030 [PHY]   pack_ul_tti_request SFN/Slot:711.17
avril 09 13:41:04 [0m1712662864.019032 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.020042 [PHY]   pack_ul_tti_request SFN/Slot:711.18
avril 09 13:41:04 [0m1712662864.021220 [PHY]   pack_ul_tti_request SFN/Slot:711.19
avril 09 13:41:04 [0m1712662864.028792 [NR_MAC]   (711/17)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.031371 [NR_MAC]     712. 7 Scheduling pucch reception in  712. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.031377 [PHY]   pack_ul_tti_request SFN/Slot:712.7
avril 09 13:41:04 [0m1712662864.031380 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.033778 [NR_MAC]     712. 8 Scheduling pucch reception in  712. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:04 [0m1712662864.033799 [PHY]   pack_ul_tti_request SFN/Slot:712.8
avril 09 13:41:04 [0m1712662864.033800 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:04 [0m1712662864.042373 [NR_MAC]   (712/7)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.044785 [NR_MAC]     712.17 Scheduling pucch reception in  712.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.044790 [PHY]   pack_ul_tti_request SFN/Slot:712.17
avril 09 13:41:04 [0m1712662864.044793 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.045926 [PHY]   pack_ul_tti_request SFN/Slot:712.18
avril 09 13:41:04 [0m1712662864.047102 [PHY]   pack_ul_tti_request SFN/Slot:712.19
avril 09 13:41:04 [0m1712662864.054803 [NR_MAC]   (712/17)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.057051 [NR_MAC]     713. 7 Scheduling pucch reception in  713. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.057055 [PHY]   pack_ul_tti_request SFN/Slot:713.7
avril 09 13:41:04 [0m1712662864.057058 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.068524 [NR_MAC]   (713/7)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.070977 [NR_MAC]     713.17 Scheduling pucch reception in  713.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.070980 [PHY]   pack_ul_tti_request SFN/Slot:713.17
avril 09 13:41:04 [0m1712662864.070982 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.072046 [PHY]   pack_ul_tti_request SFN/Slot:713.18
avril 09 13:41:04 [0m1712662864.073302 [PHY]   pack_ul_tti_request SFN/Slot:713.19
avril 09 13:41:04 [0m1712662864.081204 [NR_MAC]   (713/17)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.083974 [NR_MAC]     714. 7 Scheduling pucch reception in  714. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.083980 [PHY]   pack_ul_tti_request SFN/Slot:714.7
avril 09 13:41:04 [0m1712662864.083983 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.095083 [NR_MAC]   (714/7)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.097614 [NR_MAC]     714.17 Scheduling pucch reception in  714.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.097651 [PHY]   pack_ul_tti_request SFN/Slot:714.17
avril 09 13:41:04 [0m1712662864.097672 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.098932 [PHY]   pack_ul_tti_request SFN/Slot:714.18
avril 09 13:41:04 [0m1712662864.100013 [PHY]   pack_ul_tti_request SFN/Slot:714.19
avril 09 13:41:04 [0m1712662864.107955 [NR_MAC]   (714/17)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.110468 [NR_MAC]     715. 7 Scheduling pucch reception in  715. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.110486 [PHY]   pack_ul_tti_request SFN/Slot:715.7
avril 09 13:41:04 [0m1712662864.110489 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.121340 [NR_MAC]   (715/7)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.123865 [NR_MAC]     715.17 Scheduling pucch reception in  715.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.123872 [PHY]   pack_ul_tti_request SFN/Slot:715.17
avril 09 13:41:04 [0m1712662864.123874 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.125011 [PHY]   pack_ul_tti_request SFN/Slot:715.18
avril 09 13:41:04 [0m1712662864.126277 [PHY]   pack_ul_tti_request SFN/Slot:715.19
avril 09 13:41:04 [0m1712662864.134066 [NR_MAC]   (715/17)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.136699 [NR_MAC]     716. 7 Scheduling pucch reception in  716. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.136714 [PHY]   pack_ul_tti_request SFN/Slot:716.7
avril 09 13:41:04 [0m1712662864.136717 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.147832 [NR_MAC]   (716/7)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.150154 [NR_MAC]     716.17 Scheduling pucch reception in  716.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.150160 [PHY]   pack_ul_tti_request SFN/Slot:716.17
avril 09 13:41:04 [0m1712662864.150162 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.151311 [PHY]   pack_ul_tti_request SFN/Slot:716.18
avril 09 13:41:04 [0m1712662864.152457 [PHY]   pack_ul_tti_request SFN/Slot:716.19
avril 09 13:41:04 [0m1712662864.160327 [NR_MAC]   (716/17)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.162760 [NR_MAC]     717. 7 Scheduling pucch reception in  717. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.162766 [PHY]   pack_ul_tti_request SFN/Slot:717.7
avril 09 13:41:04 [0m1712662864.162769 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.173862 [NR_MAC]   (717/7)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.176163 [NR_MAC]     717.17 Scheduling pucch reception in  717.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.176173 [PHY]   pack_ul_tti_request SFN/Slot:717.17
avril 09 13:41:04 [0m1712662864.176176 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.177356 [PHY]   pack_ul_tti_request SFN/Slot:717.18
avril 09 13:41:04 [0m1712662864.178662 [PHY]   pack_ul_tti_request SFN/Slot:717.19
avril 09 13:41:04 [0m1712662864.186124 [NR_MAC]   (717/17)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.188765 [NR_MAC]     718. 7 Scheduling pucch reception in  718. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.188792 [PHY]   pack_ul_tti_request SFN/Slot:718.7
avril 09 13:41:04 [0m1712662864.188794 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.200135 [NR_MAC]   (718/7)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.202672 [NR_MAC]     718.17 Scheduling pucch reception in  718.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.202677 [PHY]   pack_ul_tti_request SFN/Slot:718.17
avril 09 13:41:04 [0m1712662864.202679 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.203884 [PHY]   pack_ul_tti_request SFN/Slot:718.18
avril 09 13:41:04 [0m1712662864.205048 [PHY]   pack_ul_tti_request SFN/Slot:718.19
avril 09 13:41:04 [0m1712662864.212941 [NR_MAC]   (718/17)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.215361 [NR_MAC]     719. 7 Scheduling pucch reception in  719. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.215386 [PHY]   pack_ul_tti_request SFN/Slot:719.7
avril 09 13:41:04 [0m1712662864.215402 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.226550 [NR_MAC]   (719/7)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.228932 [NR_MAC]     719.17 Scheduling pucch reception in  719.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.228963 [PHY]   pack_ul_tti_request SFN/Slot:719.17
avril 09 13:41:04 [0m1712662864.228965 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.230143 [PHY]   pack_ul_tti_request SFN/Slot:719.18
avril 09 13:41:04 [0m1712662864.231386 [PHY]   pack_ul_tti_request SFN/Slot:719.19
avril 09 13:41:04 [0m1712662864.239162 [NR_MAC]   (719/17)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.241797 [NR_MAC]     720. 7 Scheduling pucch reception in  720. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.241819 [PHY]   pack_ul_tti_request SFN/Slot:720.7
avril 09 13:41:04 [0m1712662864.241832 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.243892 [NR_MAC]     720. 8 Scheduling pucch reception in  720. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:04 [0m1712662864.243895 [PHY]   pack_ul_tti_request SFN/Slot:720.8
avril 09 13:41:04 [0m1712662864.243896 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:04 [0m1712662864.253143 [NR_MAC]   (720/7)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.255522 [NR_MAC]     720.17 Scheduling pucch reception in  720.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.255552 [PHY]   pack_ul_tti_request SFN/Slot:720.17
avril 09 13:41:04 [0m1712662864.255555 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.256755 [PHY]   pack_ul_tti_request SFN/Slot:720.18
avril 09 13:41:04 [0m1712662864.257985 [PHY]   pack_ul_tti_request SFN/Slot:720.19
avril 09 13:41:04 [0m1712662864.259091 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 721/0 
avril 09 13:41:04 [0m1712662864.265755 [NR_MAC]   (720/17)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.268011 [NR_MAC]   pucch_acknack  721. 7 Scheduling pucch reception in  721. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.268017 [PHY]   pack_ul_tti_request SFN/Slot:721.7
avril 09 13:41:04 [0m1712662864.268019 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.279341 [NR_MAC]   (721/7)uci_01->pduBitmap:3
avril 09 13:41:04 [0m1712662864.282021 [NR_MAC]     721.17 Scheduling pucch reception in  721.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.282026 [PHY]   pack_ul_tti_request SFN/Slot:721.17
avril 09 13:41:04 [0m1712662864.282036 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.283152 [PHY]   pack_ul_tti_request SFN/Slot:721.18
avril 09 13:41:04 [0m1712662864.284426 [PHY]   pack_ul_tti_request SFN/Slot:721.19
avril 09 13:41:04 [0m1712662864.292099 [NR_MAC]   (721/17)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.294763 [NR_MAC]     722. 7 Scheduling pucch reception in  722. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.294786 [PHY]   pack_ul_tti_request SFN/Slot:722.7
avril 09 13:41:04 [0m1712662864.294788 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.305801 [NR_MAC]   (722/7)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.308068 [NR_MAC]     722.17 Scheduling pucch reception in  722.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.308074 [PHY]   pack_ul_tti_request SFN/Slot:722.17
avril 09 13:41:04 [0m1712662864.308077 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.309255 [PHY]   pack_ul_tti_request SFN/Slot:722.18
avril 09 13:41:04 [0m1712662864.310529 [PHY]   pack_ul_tti_request SFN/Slot:722.19
avril 09 13:41:04 [0m1712662864.318044 [NR_MAC]   (722/17)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.320674 [NR_MAC]     723. 7 Scheduling pucch reception in  723. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.320707 [PHY]   pack_ul_tti_request SFN/Slot:723.7
avril 09 13:41:04 [0m1712662864.320723 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.331879 [NR_MAC]   (723/7)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.334324 [NR_MAC]     723.17 Scheduling pucch reception in  723.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.334332 [PHY]   pack_ul_tti_request SFN/Slot:723.17
avril 09 13:41:04 [0m1712662864.334334 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.335457 [PHY]   pack_ul_tti_request SFN/Slot:723.18
avril 09 13:41:04 [0m1712662864.336786 [PHY]   pack_ul_tti_request SFN/Slot:723.19
avril 09 13:41:04 [0m1712662864.344272 [NR_MAC]   (723/17)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.346852 [NR_MAC]     724. 7 Scheduling pucch reception in  724. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.346861 [PHY]   pack_ul_tti_request SFN/Slot:724.7
avril 09 13:41:04 [0m1712662864.346868 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.357806 [NR_MAC]   (724/7)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.360115 [NR_MAC]     724.17 Scheduling pucch reception in  724.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.360124 [PHY]   pack_ul_tti_request SFN/Slot:724.17
avril 09 13:41:04 [0m1712662864.360127 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.361389 [PHY]   pack_ul_tti_request SFN/Slot:724.18
avril 09 13:41:04 [0m1712662864.362564 [PHY]   pack_ul_tti_request SFN/Slot:724.19
avril 09 13:41:04 [0m1712662864.370541 [NR_MAC]   (724/17)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.372945 [NR_MAC]     725. 7 Scheduling pucch reception in  725. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.372957 [PHY]   pack_ul_tti_request SFN/Slot:725.7
avril 09 13:41:04 [0m1712662864.372959 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.383698 [NR_MAC]   (725/7)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.386065 [NR_MAC]     725.17 Scheduling pucch reception in  725.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.386071 [PHY]   pack_ul_tti_request SFN/Slot:725.17
avril 09 13:41:04 [0m1712662864.386073 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.387236 [PHY]   pack_ul_tti_request SFN/Slot:725.18
avril 09 13:41:04 [0m1712662864.388241 [PHY]   pack_ul_tti_request SFN/Slot:725.19
avril 09 13:41:04 [0m1712662864.395538 [NR_MAC]   (725/17)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.397012 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 726/6 
avril 09 13:41:04 [0m1712662864.398044 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 726/7 
avril 09 13:41:04 [0m1712662864.398050 [NR_MAC]     726. 7 Scheduling pucch reception in  726. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.398065 [PHY]   pack_ul_tti_request SFN/Slot:726.7
avril 09 13:41:04 [0m1712662864.398069 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.409558 [NR_MAC]   (726/7)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.412000 [NR_MAC]   pucch_acknack  726.17 Scheduling pucch reception in  726.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.412009 [PHY]   pack_ul_tti_request SFN/Slot:726.17
avril 09 13:41:04 [0m1712662864.412012 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.413114 [PHY]   pack_ul_tti_request SFN/Slot:726.18
avril 09 13:41:04 [0m1712662864.414354 [PHY]   pack_ul_tti_request SFN/Slot:726.19
avril 09 13:41:04 [0m1712662864.422267 [NR_MAC]   (726/17)uci_01->pduBitmap:3
avril 09 13:41:04 [0m1712662864.424791 [NR_MAC]     727. 7 Scheduling pucch reception in  727. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.424799 [PHY]   pack_ul_tti_request SFN/Slot:727.7
avril 09 13:41:04 [0m1712662864.424803 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.436127 [NR_MAC]   (727/7)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.438784 [NR_MAC]     727.17 Scheduling pucch reception in  727.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.438791 [PHY]   pack_ul_tti_request SFN/Slot:727.17
avril 09 13:41:04 [0m1712662864.438793 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.439915 [PHY]   pack_ul_tti_request SFN/Slot:727.18
avril 09 13:41:04 [0m1712662864.441141 [PHY]   pack_ul_tti_request SFN/Slot:727.19
avril 09 13:41:04 [0m1712662864.449115 [NR_MAC]   (727/17)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.451767 [NR_MAC]     728. 7 Scheduling pucch reception in  728. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.451777 [PHY]   pack_ul_tti_request SFN/Slot:728.7
avril 09 13:41:04 [0m1712662864.451785 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.453870 [NR_MAC]     728. 8 Scheduling pucch reception in  728. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:04 [0m1712662864.453876 [PHY]   pack_ul_tti_request SFN/Slot:728.8
avril 09 13:41:04 [0m1712662864.453878 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:04 [0m1712662864.463017 [NR_MAC]   (728/7)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.465570 [NR_MAC]     728.17 Scheduling pucch reception in  728.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.465628 [PHY]   pack_ul_tti_request SFN/Slot:728.17
avril 09 13:41:04 [0m1712662864.465644 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.466771 [PHY]   pack_ul_tti_request SFN/Slot:728.18
avril 09 13:41:04 [0m1712662864.467937 [PHY]   pack_ul_tti_request SFN/Slot:728.19
avril 09 13:41:04 [0m1712662864.475379 [NR_MAC]   (728/17)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.477753 [NR_MAC]     729. 7 Scheduling pucch reception in  729. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.477763 [PHY]   pack_ul_tti_request SFN/Slot:729.7
avril 09 13:41:04 [0m1712662864.477766 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.488451 [NR_MAC]   (729/7)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.490888 [NR_MAC]     729.17 Scheduling pucch reception in  729.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.490894 [PHY]   pack_ul_tti_request SFN/Slot:729.17
avril 09 13:41:04 [0m1712662864.490896 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.491940 [PHY]   pack_ul_tti_request SFN/Slot:729.18
avril 09 13:41:04 [0m1712662864.493113 [PHY]   pack_ul_tti_request SFN/Slot:729.19
avril 09 13:41:04 [0m1712662864.500878 [NR_MAC]   (729/17)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.503247 [NR_MAC]     730. 7 Scheduling pucch reception in  730. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.503255 [PHY]   pack_ul_tti_request SFN/Slot:730.7
avril 09 13:41:04 [0m1712662864.503257 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.514067 [NR_MAC]   (730/7)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.516325 [NR_MAC]     730.17 Scheduling pucch reception in  730.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.516332 [PHY]   pack_ul_tti_request SFN/Slot:730.17
avril 09 13:41:04 [0m1712662864.516333 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.517613 [PHY]   pack_ul_tti_request SFN/Slot:730.18
avril 09 13:41:04 [0m1712662864.518864 [PHY]   pack_ul_tti_request SFN/Slot:730.19
avril 09 13:41:04 [0m1712662864.520035 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 731/0 
avril 09 13:41:04 [0m1712662864.526438 [NR_MAC]   (730/17)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.528758 [NR_MAC]   pucch_acknack  731. 7 Scheduling pucch reception in  731. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.528765 [PHY]   pack_ul_tti_request SFN/Slot:731.7
avril 09 13:41:04 [0m1712662864.528768 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.539564 [NR_MAC]   (731/7)uci_01->pduBitmap:3
avril 09 13:41:04 [0m1712662864.541933 [NR_MAC]     731.17 Scheduling pucch reception in  731.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.541941 [PHY]   pack_ul_tti_request SFN/Slot:731.17
avril 09 13:41:04 [0m1712662864.541943 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.543037 [PHY]   pack_ul_tti_request SFN/Slot:731.18
avril 09 13:41:04 [0m1712662864.544289 [PHY]   pack_ul_tti_request SFN/Slot:731.19
avril 09 13:41:04 [0m1712662864.552066 [NR_MAC]   (731/17)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.554684 [NR_MAC]     732. 7 Scheduling pucch reception in  732. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.554691 [PHY]   pack_ul_tti_request SFN/Slot:732.7
avril 09 13:41:04 [0m1712662864.554694 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.565306 [NR_MAC]   (732/7)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.567869 [NR_MAC]     732.17 Scheduling pucch reception in  732.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.567877 [PHY]   pack_ul_tti_request SFN/Slot:732.17
avril 09 13:41:04 [0m1712662864.567879 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.568944 [PHY]   pack_ul_tti_request SFN/Slot:732.18
avril 09 13:41:04 [0m1712662864.570139 [PHY]   pack_ul_tti_request SFN/Slot:732.19
avril 09 13:41:04 [0m1712662864.578111 [NR_MAC]   (732/17)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.580663 [NR_MAC]     733. 7 Scheduling pucch reception in  733. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.580670 [PHY]   pack_ul_tti_request SFN/Slot:733.7
avril 09 13:41:04 [0m1712662864.580673 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.591760 [NR_MAC]   (733/7)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.594168 [NR_MAC]     733.17 Scheduling pucch reception in  733.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.594174 [PHY]   pack_ul_tti_request SFN/Slot:733.17
avril 09 13:41:04 [0m1712662864.594176 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.595357 [PHY]   pack_ul_tti_request SFN/Slot:733.18
avril 09 13:41:04 [0m1712662864.596567 [PHY]   pack_ul_tti_request SFN/Slot:733.19
avril 09 13:41:04 [0m1712662864.604522 [NR_MAC]   (733/17)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.606949 [NR_MAC]     734. 7 Scheduling pucch reception in  734. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.606956 [PHY]   pack_ul_tti_request SFN/Slot:734.7
avril 09 13:41:04 [0m1712662864.606958 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.618090 [NR_MAC]   (734/7)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.620590 [NR_MAC]     734.17 Scheduling pucch reception in  734.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.620599 [PHY]   pack_ul_tti_request SFN/Slot:734.17
avril 09 13:41:04 [0m1712662864.620601 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.621852 [PHY]   pack_ul_tti_request SFN/Slot:734.18
avril 09 13:41:04 [0m1712662864.623048 [PHY]   pack_ul_tti_request SFN/Slot:734.19
avril 09 13:41:04 [0m1712662864.630807 [NR_MAC]   (734/17)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.633125 [NR_MAC]     735. 7 Scheduling pucch reception in  735. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.633132 [PHY]   pack_ul_tti_request SFN/Slot:735.7
avril 09 13:41:04 [0m1712662864.633136 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.644322 [NR_MAC]   (735/7)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.646938 [NR_MAC]     735.17 Scheduling pucch reception in  735.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.646945 [PHY]   pack_ul_tti_request SFN/Slot:735.17
avril 09 13:41:04 [0m1712662864.646948 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.647935 [PHY]   pack_ul_tti_request SFN/Slot:735.18
avril 09 13:41:04 [0m1712662864.649156 [PHY]   pack_ul_tti_request SFN/Slot:735.19
avril 09 13:41:04 [0m1712662864.656959 [NR_MAC]   (735/17)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.659604 [NR_MAC]     736. 7 Scheduling pucch reception in  736. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.659643 [PHY]   pack_ul_tti_request SFN/Slot:736.7
avril 09 13:41:04 [0m1712662864.659646 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.661861 [NR_MAC]     736. 8 Scheduling pucch reception in  736. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:04 [0m1712662864.661866 [PHY]   pack_ul_tti_request SFN/Slot:736.8
avril 09 13:41:04 [0m1712662864.661867 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:04 [0m1712662864.670927 [NR_MAC]   (736/7)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.673309 [NR_MAC]     736.17 Scheduling pucch reception in  736.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.673318 [PHY]   pack_ul_tti_request SFN/Slot:736.17
avril 09 13:41:04 [0m1712662864.673320 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.674526 [PHY]   pack_ul_tti_request SFN/Slot:736.18
avril 09 13:41:04 [0m1712662864.675878 [PHY]   pack_ul_tti_request SFN/Slot:736.19
avril 09 13:41:04 [0m1712662864.683848 [NR_MAC]   (736/17)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.686067 [NR_MAC]     737. 7 Scheduling pucch reception in  737. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.686075 [PHY]   pack_ul_tti_request SFN/Slot:737.7
avril 09 13:41:04 [0m1712662864.686077 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.697102 [NR_MAC]   (737/7)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.699739 [NR_MAC]     737.17 Scheduling pucch reception in  737.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.699805 [PHY]   pack_ul_tti_request SFN/Slot:737.17
avril 09 13:41:04 [0m1712662864.699819 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.700924 [PHY]   pack_ul_tti_request SFN/Slot:737.18
avril 09 13:41:04 [0m1712662864.702131 [PHY]   pack_ul_tti_request SFN/Slot:737.19
avril 09 13:41:04 [0m1712662864.709918 [NR_MAC]   (737/17)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.712237 [NR_MAC]     738. 7 Scheduling pucch reception in  738. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.712244 [PHY]   pack_ul_tti_request SFN/Slot:738.7
avril 09 13:41:04 [0m1712662864.712247 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.723174 [NR_MAC]   (738/7)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.725705 [NR_MAC]     738.17 Scheduling pucch reception in  738.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.725713 [PHY]   pack_ul_tti_request SFN/Slot:738.17
avril 09 13:41:04 [0m1712662864.725716 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.726830 [PHY]   pack_ul_tti_request SFN/Slot:738.18
avril 09 13:41:04 [0m1712662864.727948 [PHY]   pack_ul_tti_request SFN/Slot:738.19
avril 09 13:41:04 [0m1712662864.735673 [NR_MAC]   (738/17)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.738052 [NR_MAC]     739. 7 Scheduling pucch reception in  739. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.738062 [PHY]   pack_ul_tti_request SFN/Slot:739.7
avril 09 13:41:04 [0m1712662864.738065 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.749131 [NR_MAC]   (739/7)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.751747 [NR_MAC]     739.17 Scheduling pucch reception in  739.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.751755 [PHY]   pack_ul_tti_request SFN/Slot:739.17
avril 09 13:41:04 [0m1712662864.751757 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.752869 [PHY]   pack_ul_tti_request SFN/Slot:739.18
avril 09 13:41:04 [0m1712662864.754088 [PHY]   pack_ul_tti_request SFN/Slot:739.19
avril 09 13:41:04 [0m1712662864.761769 [NR_MAC]   (739/17)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.764154 [NR_MAC]     740. 7 Scheduling pucch reception in  740. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.764168 [PHY]   pack_ul_tti_request SFN/Slot:740.7
avril 09 13:41:04 [0m1712662864.764171 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.775162 [NR_MAC]   (740/7)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.777753 [NR_MAC]     740.17 Scheduling pucch reception in  740.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.777758 [PHY]   pack_ul_tti_request SFN/Slot:740.17
avril 09 13:41:04 [0m1712662864.777760 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.778898 [PHY]   pack_ul_tti_request SFN/Slot:740.18
avril 09 13:41:04 [0m1712662864.780037 [PHY]   pack_ul_tti_request SFN/Slot:740.19
avril 09 13:41:04 [0m1712662864.781269 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 741/0 
avril 09 13:41:04 [0m1712662864.787862 [NR_MAC]   (740/17)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.790155 [NR_MAC]   pucch_acknack  741. 7 Scheduling pucch reception in  741. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.790163 [PHY]   pack_ul_tti_request SFN/Slot:741.7
avril 09 13:41:04 [0m1712662864.790166 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.801062 [NR_MAC]   (741/7)uci_01->pduBitmap:3
avril 09 13:41:04 [0m1712662864.803628 [NR_MAC]     741.17 Scheduling pucch reception in  741.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.803636 [PHY]   pack_ul_tti_request SFN/Slot:741.17
avril 09 13:41:04 [0m1712662864.803639 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.804821 [PHY]   pack_ul_tti_request SFN/Slot:741.18
avril 09 13:41:04 [0m1712662864.805923 [PHY]   pack_ul_tti_request SFN/Slot:741.19
avril 09 13:41:04 [0m1712662864.813856 [NR_MAC]   (741/17)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.816297 [NR_MAC]     742. 7 Scheduling pucch reception in  742. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.816304 [PHY]   pack_ul_tti_request SFN/Slot:742.7
avril 09 13:41:04 [0m1712662864.816306 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.827317 [NR_MAC]   (742/7)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.829878 [NR_MAC]     742.17 Scheduling pucch reception in  742.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.829886 [PHY]   pack_ul_tti_request SFN/Slot:742.17
avril 09 13:41:04 [0m1712662864.829888 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.830975 [PHY]   pack_ul_tti_request SFN/Slot:742.18
avril 09 13:41:04 [0m1712662864.832220 [PHY]   pack_ul_tti_request SFN/Slot:742.19
avril 09 13:41:04 [0m1712662864.840102 [NR_MAC]   (742/17)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.842617 [NR_MAC]     743. 7 Scheduling pucch reception in  743. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.842626 [PHY]   pack_ul_tti_request SFN/Slot:743.7
avril 09 13:41:04 [0m1712662864.842629 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.853269 [NR_MAC]   (743/7)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.855768 [NR_MAC]     743.17 Scheduling pucch reception in  743.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.855781 [PHY]   pack_ul_tti_request SFN/Slot:743.17
avril 09 13:41:04 [0m1712662864.855784 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.856858 [PHY]   pack_ul_tti_request SFN/Slot:743.18
avril 09 13:41:04 [0m1712662864.858026 [PHY]   pack_ul_tti_request SFN/Slot:743.19
avril 09 13:41:04 [0m1712662864.865850 [NR_MAC]   (743/17)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.868399 [NR_MAC]     744. 7 Scheduling pucch reception in  744. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.868410 [PHY]   pack_ul_tti_request SFN/Slot:744.7
avril 09 13:41:04 [0m1712662864.868413 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.870499 [NR_MAC]     744. 8 Scheduling pucch reception in  744. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:04 [0m1712662864.870507 [PHY]   pack_ul_tti_request SFN/Slot:744.8
avril 09 13:41:04 [0m1712662864.870509 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:04 [0m1712662864.879701 [NR_MAC]   (744/7)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.882040 [NR_MAC]     744.17 Scheduling pucch reception in  744.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.882047 [PHY]   pack_ul_tti_request SFN/Slot:744.17
avril 09 13:41:04 [0m1712662864.882049 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.883298 [PHY]   pack_ul_tti_request SFN/Slot:744.18
avril 09 13:41:04 [0m1712662864.884578 [PHY]   pack_ul_tti_request SFN/Slot:744.19
avril 09 13:41:04 [0m1712662864.892685 [NR_MAC]   (744/17)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.894985 [NR_MAC]     745. 7 Scheduling pucch reception in  745. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.894997 [PHY]   pack_ul_tti_request SFN/Slot:745.7
avril 09 13:41:04 [0m1712662864.894999 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.906505 [NR_MAC]   (745/7)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.908927 [NR_MAC]     745.17 Scheduling pucch reception in  745.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.908963 [PHY]   pack_ul_tti_request SFN/Slot:745.17
avril 09 13:41:04 [0m1712662864.908973 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.910198 [PHY]   pack_ul_tti_request SFN/Slot:745.18
avril 09 13:41:04 [0m1712662864.911440 [PHY]   pack_ul_tti_request SFN/Slot:745.19
avril 09 13:41:04 [0m1712662864.919339 [NR_MAC]   (745/17)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.921840 [NR_MAC]     746. 7 Scheduling pucch reception in  746. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.921885 [PHY]   pack_ul_tti_request SFN/Slot:746.7
avril 09 13:41:04 [0m1712662864.921889 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.933051 [NR_MAC]   (746/7)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.935584 [NR_MAC]     746.17 Scheduling pucch reception in  746.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.935600 [PHY]   pack_ul_tti_request SFN/Slot:746.17
avril 09 13:41:04 [0m1712662864.935602 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.936841 [PHY]   pack_ul_tti_request SFN/Slot:746.18
avril 09 13:41:04 [0m1712662864.938009 [PHY]   pack_ul_tti_request SFN/Slot:746.19
avril 09 13:41:04 [0m1712662864.945976 [NR_MAC]   (746/17)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.948523 [NR_MAC]     747. 7 Scheduling pucch reception in  747. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.948532 [PHY]   pack_ul_tti_request SFN/Slot:747.7
avril 09 13:41:04 [0m1712662864.948534 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.959826 [NR_MAC]   (747/7)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.962107 [NR_MAC]     747.17 Scheduling pucch reception in  747.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.962114 [PHY]   pack_ul_tti_request SFN/Slot:747.17
avril 09 13:41:04 [0m1712662864.962117 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.963191 [PHY]   pack_ul_tti_request SFN/Slot:747.18
avril 09 13:41:04 [0m1712662864.964602 [PHY]   pack_ul_tti_request SFN/Slot:747.19
avril 09 13:41:04 [0m1712662864.972431 [NR_MAC]   (747/17)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.974886 [NR_MAC]     748. 7 Scheduling pucch reception in  748. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.974893 [PHY]   pack_ul_tti_request SFN/Slot:748.7
avril 09 13:41:04 [0m1712662864.974896 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.985941 [NR_MAC]   (748/7)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662864.988382 [NR_MAC]     748.17 Scheduling pucch reception in  748.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662864.988388 [PHY]   pack_ul_tti_request SFN/Slot:748.17
avril 09 13:41:04 [0m1712662864.988390 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:04 [0m1712662864.989646 [PHY]   pack_ul_tti_request SFN/Slot:748.18
avril 09 13:41:04 [0m1712662864.990890 [PHY]   pack_ul_tti_request SFN/Slot:748.19
avril 09 13:41:04 [0m1712662864.998583 [NR_MAC]   (748/17)uci_01->pduBitmap:1
avril 09 13:41:04 [0m1712662865.001040 [NR_MAC]     749. 7 Scheduling pucch reception in  749. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:04 [0m1712662865.001048 [PHY]   pack_ul_tti_request SFN/Slot:749.7
avril 09 13:41:04 [0m1712662865.001051 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.012269 [NR_MAC]   (749/7)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.014828 [NR_MAC]     749.17 Scheduling pucch reception in  749.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.014837 [PHY]   pack_ul_tti_request SFN/Slot:749.17
avril 09 13:41:05 [0m1712662865.014839 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.015910 [PHY]   pack_ul_tti_request SFN/Slot:749.18
avril 09 13:41:05 [0m1712662865.017045 [PHY]   pack_ul_tti_request SFN/Slot:749.19
avril 09 13:41:05 [0m1712662865.024890 [NR_MAC]   (749/17)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.027356 [NR_MAC]     750. 7 Scheduling pucch reception in  750. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.027364 [PHY]   pack_ul_tti_request SFN/Slot:750.7
avril 09 13:41:05 [0m1712662865.027367 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.038524 [NR_MAC]   (750/7)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.040899 [NR_MAC]     750.17 Scheduling pucch reception in  750.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.040909 [PHY]   pack_ul_tti_request SFN/Slot:750.17
avril 09 13:41:05 [0m1712662865.040912 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.041991 [PHY]   pack_ul_tti_request SFN/Slot:750.18
avril 09 13:41:05 [0m1712662865.043217 [PHY]   pack_ul_tti_request SFN/Slot:750.19
avril 09 13:41:05 [0m1712662865.044487 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 751/0 
avril 09 13:41:05 [0m1712662865.050842 [NR_MAC]   (750/17)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.053354 [NR_MAC]   pucch_acknack  751. 7 Scheduling pucch reception in  751. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.053362 [PHY]   pack_ul_tti_request SFN/Slot:751.7
avril 09 13:41:05 [0m1712662865.053365 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.064674 [NR_MAC]   (751/7)uci_01->pduBitmap:3
avril 09 13:41:05 [0m1712662865.066966 [NR_MAC]     751.17 Scheduling pucch reception in  751.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.066973 [PHY]   pack_ul_tti_request SFN/Slot:751.17
avril 09 13:41:05 [0m1712662865.066975 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.068178 [PHY]   pack_ul_tti_request SFN/Slot:751.18
avril 09 13:41:05 [0m1712662865.069378 [PHY]   pack_ul_tti_request SFN/Slot:751.19
avril 09 13:41:05 [0m1712662865.079773 [NR_MAC]   (751/17)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.085062 [NR_MAC]     752. 7 Scheduling pucch reception in  752. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.085070 [PHY]   pack_ul_tti_request SFN/Slot:752.7
avril 09 13:41:05 [0m1712662865.085073 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.086298 [NR_MAC]     752. 8 Scheduling pucch reception in  752. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:05 [0m1712662865.086302 [PHY]   pack_ul_tti_request SFN/Slot:752.8
avril 09 13:41:05 [0m1712662865.086303 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:05 [0m1712662865.095500 [NR_MAC]   (752/7)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.097701 [NR_MAC]     752.17 Scheduling pucch reception in  752.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.097708 [PHY]   pack_ul_tti_request SFN/Slot:752.17
avril 09 13:41:05 [0m1712662865.097710 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.098907 [PHY]   pack_ul_tti_request SFN/Slot:752.18
avril 09 13:41:05 [0m1712662865.100120 [PHY]   pack_ul_tti_request SFN/Slot:752.19
avril 09 13:41:05 [0m1712662865.107942 [NR_MAC]   (752/17)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.110516 [NR_MAC]     753. 7 Scheduling pucch reception in  753. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.110525 [PHY]   pack_ul_tti_request SFN/Slot:753.7
avril 09 13:41:05 [0m1712662865.110528 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.121957 [NR_MAC]   (753/7)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.124523 [NR_MAC]     753.17 Scheduling pucch reception in  753.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.124532 [PHY]   pack_ul_tti_request SFN/Slot:753.17
avril 09 13:41:05 [0m1712662865.124535 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.125746 [PHY]   pack_ul_tti_request SFN/Slot:753.18
avril 09 13:41:05 [0m1712662865.126959 [PHY]   pack_ul_tti_request SFN/Slot:753.19
avril 09 13:41:05 [0m1712662865.134871 [NR_MAC]   (753/17)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.137414 [NR_MAC]     754. 7 Scheduling pucch reception in  754. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.137423 [PHY]   pack_ul_tti_request SFN/Slot:754.7
avril 09 13:41:05 [0m1712662865.137426 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.149146 [NR_MAC]   (754/7)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.151882 [NR_MAC]     754.17 Scheduling pucch reception in  754.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.151892 [PHY]   pack_ul_tti_request SFN/Slot:754.17
avril 09 13:41:05 [0m1712662865.151895 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.152916 [PHY]   pack_ul_tti_request SFN/Slot:754.18
avril 09 13:41:05 [0m1712662865.154136 [PHY]   pack_ul_tti_request SFN/Slot:754.19
avril 09 13:41:05 [0m1712662865.162091 [NR_MAC]   (754/17)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.164663 [NR_MAC]     755. 7 Scheduling pucch reception in  755. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.164676 [PHY]   pack_ul_tti_request SFN/Slot:755.7
avril 09 13:41:05 [0m1712662865.164679 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.175923 [NR_MAC]   (755/7)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.178565 [NR_MAC]     755.17 Scheduling pucch reception in  755.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.178569 [PHY]   pack_ul_tti_request SFN/Slot:755.17
avril 09 13:41:05 [0m1712662865.178571 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.179677 [PHY]   pack_ul_tti_request SFN/Slot:755.18
avril 09 13:41:05 [0m1712662865.180938 [PHY]   pack_ul_tti_request SFN/Slot:755.19
avril 09 13:41:05 [0m1712662865.188855 [NR_MAC]   (755/17)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.191207 [NR_MAC]     756. 7 Scheduling pucch reception in  756. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.191242 [PHY]   pack_ul_tti_request SFN/Slot:756.7
avril 09 13:41:05 [0m1712662865.191245 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.202428 [NR_MAC]   (756/7)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.204973 [NR_MAC]     756.17 Scheduling pucch reception in  756.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.204977 [PHY]   pack_ul_tti_request SFN/Slot:756.17
avril 09 13:41:05 [0m1712662865.204978 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.206116 [PHY]   pack_ul_tti_request SFN/Slot:756.18
avril 09 13:41:05 [0m1712662865.207325 [PHY]   pack_ul_tti_request SFN/Slot:756.19
avril 09 13:41:05 [0m1712662865.215301 [NR_MAC]   (756/17)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.217888 [NR_MAC]     757. 7 Scheduling pucch reception in  757. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.217894 [PHY]   pack_ul_tti_request SFN/Slot:757.7
avril 09 13:41:05 [0m1712662865.217896 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.229048 [NR_MAC]   (757/7)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.231526 [NR_MAC]     757.17 Scheduling pucch reception in  757.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.231538 [PHY]   pack_ul_tti_request SFN/Slot:757.17
avril 09 13:41:05 [0m1712662865.231540 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.232717 [PHY]   pack_ul_tti_request SFN/Slot:757.18
avril 09 13:41:05 [0m1712662865.234006 [PHY]   pack_ul_tti_request SFN/Slot:757.19
avril 09 13:41:05 [0m1712662865.241800 [NR_MAC]   (757/17)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.244241 [NR_MAC]     758. 7 Scheduling pucch reception in  758. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.244249 [PHY]   pack_ul_tti_request SFN/Slot:758.7
avril 09 13:41:05 [0m1712662865.244251 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.255390 [NR_MAC]   (758/7)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.257896 [NR_MAC]     758.17 Scheduling pucch reception in  758.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.257902 [PHY]   pack_ul_tti_request SFN/Slot:758.17
avril 09 13:41:05 [0m1712662865.257904 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.259019 [PHY]   pack_ul_tti_request SFN/Slot:758.18
avril 09 13:41:05 [0m1712662865.260286 [PHY]   pack_ul_tti_request SFN/Slot:758.19
avril 09 13:41:05 [0m1712662865.268129 [NR_MAC]   (758/17)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.270802 [NR_MAC]     759. 7 Scheduling pucch reception in  759. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.270809 [PHY]   pack_ul_tti_request SFN/Slot:759.7
avril 09 13:41:05 [0m1712662865.270812 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.282001 [NR_MAC]   (759/7)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.284481 [NR_MAC]     759.17 Scheduling pucch reception in  759.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.284486 [PHY]   pack_ul_tti_request SFN/Slot:759.17
avril 09 13:41:05 [0m1712662865.284488 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.285750 [PHY]   pack_ul_tti_request SFN/Slot:759.18
avril 09 13:41:05 [0m1712662865.286922 [PHY]   pack_ul_tti_request SFN/Slot:759.19
avril 09 13:41:05 [0m1712662865.294786 [NR_MAC]   (759/17)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.297187 [NR_MAC]     760. 7 Scheduling pucch reception in  760. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.297194 [PHY]   pack_ul_tti_request SFN/Slot:760.7
avril 09 13:41:05 [0m1712662865.297196 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.299161 [NR_MAC]     760. 8 Scheduling pucch reception in  760. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:05 [0m1712662865.299166 [PHY]   pack_ul_tti_request SFN/Slot:760.8
avril 09 13:41:05 [0m1712662865.299167 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:05 [0m1712662865.308229 [NR_MAC]   (760/7)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.310909 [NR_MAC]     760.17 Scheduling pucch reception in  760.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.310916 [PHY]   pack_ul_tti_request SFN/Slot:760.17
avril 09 13:41:05 [0m1712662865.310918 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.312008 [PHY]   pack_ul_tti_request SFN/Slot:760.18
avril 09 13:41:05 [0m1712662865.313264 [PHY]   pack_ul_tti_request SFN/Slot:760.19
avril 09 13:41:05 [0m1712662865.314556 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 761/0 
avril 09 13:41:05 [0m1712662865.320972 [NR_MAC]   (760/17)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.323402 [NR_MAC]   pucch_acknack  761. 7 Scheduling pucch reception in  761. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.323410 [PHY]   pack_ul_tti_request SFN/Slot:761.7
avril 09 13:41:05 [0m1712662865.323413 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.334697 [NR_MAC]   (761/7)uci_01->pduBitmap:3
avril 09 13:41:05 [0m1712662865.337135 [NR_MAC]     761.17 Scheduling pucch reception in  761.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.337147 [PHY]   pack_ul_tti_request SFN/Slot:761.17
avril 09 13:41:05 [0m1712662865.337150 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.338381 [PHY]   pack_ul_tti_request SFN/Slot:761.18
avril 09 13:41:05 [0m1712662865.339675 [PHY]   pack_ul_tti_request SFN/Slot:761.19
avril 09 13:41:05 [0m1712662865.347486 [NR_MAC]   (761/17)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.349978 [NR_MAC]     762. 7 Scheduling pucch reception in  762. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.349987 [PHY]   pack_ul_tti_request SFN/Slot:762.7
avril 09 13:41:05 [0m1712662865.349990 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.360869 [NR_MAC]   (762/7)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.363336 [NR_MAC]     762.17 Scheduling pucch reception in  762.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.363342 [PHY]   pack_ul_tti_request SFN/Slot:762.17
avril 09 13:41:05 [0m1712662865.363345 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.364585 [PHY]   pack_ul_tti_request SFN/Slot:762.18
avril 09 13:41:05 [0m1712662865.365768 [PHY]   pack_ul_tti_request SFN/Slot:762.19
avril 09 13:41:05 [0m1712662865.373857 [NR_MAC]   (762/17)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.376055 [NR_MAC]     763. 7 Scheduling pucch reception in  763. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.376064 [PHY]   pack_ul_tti_request SFN/Slot:763.7
avril 09 13:41:05 [0m1712662865.376068 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.387279 [NR_MAC]   (763/7)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.389805 [NR_MAC]     763.17 Scheduling pucch reception in  763.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.389818 [PHY]   pack_ul_tti_request SFN/Slot:763.17
avril 09 13:41:05 [0m1712662865.389822 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.390903 [PHY]   pack_ul_tti_request SFN/Slot:763.18
avril 09 13:41:05 [0m1712662865.392046 [PHY]   pack_ul_tti_request SFN/Slot:763.19
avril 09 13:41:05 [0m1712662865.400218 [NR_MAC]   (763/17)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.401945 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 764/6 
avril 09 13:41:05 [0m1712662865.403081 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 764/7 
avril 09 13:41:05 [0m1712662865.403086 [NR_MAC]     764. 7 Scheduling pucch reception in  764. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.403097 [PHY]   pack_ul_tti_request SFN/Slot:764.7
avril 09 13:41:05 [0m1712662865.403099 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.414329 [NR_MAC]   (764/7)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.416950 [NR_MAC]   pucch_acknack  764.17 Scheduling pucch reception in  764.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.416955 [PHY]   pack_ul_tti_request SFN/Slot:764.17
avril 09 13:41:05 [0m1712662865.416957 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.418050 [PHY]   pack_ul_tti_request SFN/Slot:764.18
avril 09 13:41:05 [0m1712662865.419384 [PHY]   pack_ul_tti_request SFN/Slot:764.19
avril 09 13:41:05 [0m1712662865.427048 [NR_MAC]   (764/17)uci_01->pduBitmap:3
avril 09 13:41:05 [0m1712662865.429623 [NR_MAC]     765. 7 Scheduling pucch reception in  765. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.429672 [PHY]   pack_ul_tti_request SFN/Slot:765.7
avril 09 13:41:05 [0m1712662865.429687 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.441145 [NR_MAC]   (765/7)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.443867 [NR_MAC]     765.17 Scheduling pucch reception in  765.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.443874 [PHY]   pack_ul_tti_request SFN/Slot:765.17
avril 09 13:41:05 [0m1712662865.443876 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.445030 [PHY]   pack_ul_tti_request SFN/Slot:765.18
avril 09 13:41:05 [0m1712662865.446215 [PHY]   pack_ul_tti_request SFN/Slot:765.19
avril 09 13:41:05 [0m1712662865.454255 [NR_MAC]   (765/17)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.456989 [NR_MAC]     766. 7 Scheduling pucch reception in  766. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.456999 [PHY]   pack_ul_tti_request SFN/Slot:766.7
avril 09 13:41:05 [0m1712662865.457003 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.468166 [NR_MAC]   (766/7)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.470873 [NR_MAC]     766.17 Scheduling pucch reception in  766.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.470880 [PHY]   pack_ul_tti_request SFN/Slot:766.17
avril 09 13:41:05 [0m1712662865.470882 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.471971 [PHY]   pack_ul_tti_request SFN/Slot:766.18
avril 09 13:41:05 [0m1712662865.473152 [PHY]   pack_ul_tti_request SFN/Slot:766.19
avril 09 13:41:05 [0m1712662865.481251 [NR_MAC]   (766/17)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.483873 [NR_MAC]     767. 7 Scheduling pucch reception in  767. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.483880 [PHY]   pack_ul_tti_request SFN/Slot:767.7
avril 09 13:41:05 [0m1712662865.483882 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.495071 [NR_MAC]   (767/7)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.497758 [NR_MAC]     767.17 Scheduling pucch reception in  767.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.497839 [PHY]   pack_ul_tti_request SFN/Slot:767.17
avril 09 13:41:05 [0m1712662865.497858 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.499000 [PHY]   pack_ul_tti_request SFN/Slot:767.18
avril 09 13:41:05 [0m1712662865.500116 [PHY]   pack_ul_tti_request SFN/Slot:767.19
avril 09 13:41:05 [0m1712662865.501468 [NR_MAC]   Frame.Slot 768.0
avril 09 13:41:05 UE RNTI fabe CU-UE-ID 1 in-sync PH 0 dB PCMAX 0 dBm, average RSRP -44 (16 meas)
avril 09 13:41:05 UE fabe: dlsch_rounds 416/1/0/0, dlsch_errors 0, pucch0_DTX 0, BLER 0.00000 MCS (0) 9
avril 09 13:41:05 UE fabe: ulsch_rounds 8024/0/0/0, ulsch_errors 0, ulsch_DTX 0, BLER 0.00000 MCS (0) 9
avril 09 13:41:05 UE fabe: MAC:    TX          50367 RX         675712 bytes
avril 09 13:41:05 UE fabe: LCID 1: TX            966 RX            282 bytes
avril 09 13:41:05 UE fabe: LCID 2: TX              0 RX              0 bytes
avril 09 13:41:05 UE fabe: LCID 4: TX           6336 RX           6565 bytes
avril 09 13:41:05 
avril 09 13:41:05 [0m1712662865.507936 [NR_MAC]   (767/17)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.510575 [NR_MAC]     768. 7 Scheduling pucch reception in  768. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.510630 [PHY]   pack_ul_tti_request SFN/Slot:768.7
avril 09 13:41:05 [0m1712662865.510650 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.512867 [NR_MAC]     768. 8 Scheduling pucch reception in  768. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:05 [0m1712662865.512874 [PHY]   pack_ul_tti_request SFN/Slot:768.8
avril 09 13:41:05 [0m1712662865.512875 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:05 [0m1712662865.522136 [NR_MAC]   (768/7)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.524830 [NR_MAC]     768.17 Scheduling pucch reception in  768.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.524838 [PHY]   pack_ul_tti_request SFN/Slot:768.17
avril 09 13:41:05 [0m1712662865.524840 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.525997 [PHY]   pack_ul_tti_request SFN/Slot:768.18
avril 09 13:41:05 [0m1712662865.527168 [PHY]   pack_ul_tti_request SFN/Slot:768.19
avril 09 13:41:05 [0m1712662865.535098 [NR_MAC]   (768/17)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.537744 [NR_MAC]     769. 7 Scheduling pucch reception in  769. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.537795 [PHY]   pack_ul_tti_request SFN/Slot:769.7
avril 09 13:41:05 [0m1712662865.537808 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.549171 [NR_MAC]   (769/7)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.551850 [NR_MAC]     769.17 Scheduling pucch reception in  769.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.551858 [PHY]   pack_ul_tti_request SFN/Slot:769.17
avril 09 13:41:05 [0m1712662865.551861 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.553023 [PHY]   pack_ul_tti_request SFN/Slot:769.18
avril 09 13:41:05 [0m1712662865.554160 [PHY]   pack_ul_tti_request SFN/Slot:769.19
avril 09 13:41:05 [0m1712662865.561978 [NR_MAC]   (769/17)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.564579 [NR_MAC]     770. 7 Scheduling pucch reception in  770. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.564585 [PHY]   pack_ul_tti_request SFN/Slot:770.7
avril 09 13:41:05 [0m1712662865.564587 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.575996 [NR_MAC]   (770/7)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.578477 [NR_MAC]     770.17 Scheduling pucch reception in  770.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.578484 [PHY]   pack_ul_tti_request SFN/Slot:770.17
avril 09 13:41:05 [0m1712662865.578486 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.579572 [PHY]   pack_ul_tti_request SFN/Slot:770.18
avril 09 13:41:05 [0m1712662865.580778 [PHY]   pack_ul_tti_request SFN/Slot:770.19
avril 09 13:41:05 [0m1712662865.582030 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 771/0 
avril 09 13:41:05 [0m1712662865.588659 [NR_MAC]   (770/17)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.591021 [NR_MAC]   pucch_acknack  771. 7 Scheduling pucch reception in  771. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.591029 [PHY]   pack_ul_tti_request SFN/Slot:771.7
avril 09 13:41:05 [0m1712662865.591032 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.602518 [NR_MAC]   (771/7)uci_01->pduBitmap:3
avril 09 13:41:05 [0m1712662865.605020 [NR_MAC]     771.17 Scheduling pucch reception in  771.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.605029 [PHY]   pack_ul_tti_request SFN/Slot:771.17
avril 09 13:41:05 [0m1712662865.605032 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.606149 [PHY]   pack_ul_tti_request SFN/Slot:771.18
avril 09 13:41:05 [0m1712662865.607444 [PHY]   pack_ul_tti_request SFN/Slot:771.19
avril 09 13:41:05 [0m1712662865.615098 [NR_MAC]   (771/17)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.617736 [NR_MAC]     772. 7 Scheduling pucch reception in  772. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.617757 [PHY]   pack_ul_tti_request SFN/Slot:772.7
avril 09 13:41:05 [0m1712662865.617761 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.629238 [NR_MAC]   (772/7)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.631857 [NR_MAC]     772.17 Scheduling pucch reception in  772.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.631865 [PHY]   pack_ul_tti_request SFN/Slot:772.17
avril 09 13:41:05 [0m1712662865.631867 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.632948 [PHY]   pack_ul_tti_request SFN/Slot:772.18
avril 09 13:41:05 [0m1712662865.634174 [PHY]   pack_ul_tti_request SFN/Slot:772.19
avril 09 13:41:05 [0m1712662865.642042 [NR_MAC]   (772/17)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.644727 [NR_MAC]     773. 7 Scheduling pucch reception in  773. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.644757 [PHY]   pack_ul_tti_request SFN/Slot:773.7
avril 09 13:41:05 [0m1712662865.644767 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.655921 [NR_MAC]   (773/7)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.658476 [NR_MAC]     773.17 Scheduling pucch reception in  773.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.658481 [PHY]   pack_ul_tti_request SFN/Slot:773.17
avril 09 13:41:05 [0m1712662865.658482 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.659657 [PHY]   pack_ul_tti_request SFN/Slot:773.18
avril 09 13:41:05 [0m1712662865.660877 [PHY]   pack_ul_tti_request SFN/Slot:773.19
avril 09 13:41:05 [0m1712662865.668518 [NR_MAC]   (773/17)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.670963 [NR_MAC]     774. 7 Scheduling pucch reception in  774. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.670971 [PHY]   pack_ul_tti_request SFN/Slot:774.7
avril 09 13:41:05 [0m1712662865.670975 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.682052 [NR_MAC]   (774/7)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.684502 [NR_MAC]     774.17 Scheduling pucch reception in  774.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.684508 [PHY]   pack_ul_tti_request SFN/Slot:774.17
avril 09 13:41:05 [0m1712662865.684510 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.685757 [PHY]   pack_ul_tti_request SFN/Slot:774.18
avril 09 13:41:05 [0m1712662865.686972 [PHY]   pack_ul_tti_request SFN/Slot:774.19
avril 09 13:41:05 [0m1712662865.694764 [NR_MAC]   (774/17)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.697038 [NR_MAC]     775. 7 Scheduling pucch reception in  775. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.697042 [PHY]   pack_ul_tti_request SFN/Slot:775.7
avril 09 13:41:05 [0m1712662865.697044 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.708074 [NR_MAC]   (775/7)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.710698 [NR_MAC]     775.17 Scheduling pucch reception in  775.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.710728 [PHY]   pack_ul_tti_request SFN/Slot:775.17
avril 09 13:41:05 [0m1712662865.710739 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.711905 [PHY]   pack_ul_tti_request SFN/Slot:775.18
avril 09 13:41:05 [0m1712662865.713010 [PHY]   pack_ul_tti_request SFN/Slot:775.19
avril 09 13:41:05 [0m1712662865.721132 [NR_MAC]   (775/17)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.723612 [NR_MAC]     776. 7 Scheduling pucch reception in  776. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.723617 [PHY]   pack_ul_tti_request SFN/Slot:776.7
avril 09 13:41:05 [0m1712662865.723619 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.725934 [NR_MAC]     776. 8 Scheduling pucch reception in  776. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:05 [0m1712662865.725940 [PHY]   pack_ul_tti_request SFN/Slot:776.8
avril 09 13:41:05 [0m1712662865.725941 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:05 [0m1712662865.734928 [NR_MAC]   (776/7)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.737145 [NR_MAC]     776.17 Scheduling pucch reception in  776.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.737166 [PHY]   pack_ul_tti_request SFN/Slot:776.17
avril 09 13:41:05 [0m1712662865.737176 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.738333 [PHY]   pack_ul_tti_request SFN/Slot:776.18
avril 09 13:41:05 [0m1712662865.739608 [PHY]   pack_ul_tti_request SFN/Slot:776.19
avril 09 13:41:05 [0m1712662865.747383 [NR_MAC]   (776/17)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.749884 [NR_MAC]     777. 7 Scheduling pucch reception in  777. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.749890 [PHY]   pack_ul_tti_request SFN/Slot:777.7
avril 09 13:41:05 [0m1712662865.749893 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.761186 [NR_MAC]   (777/7)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.763591 [NR_MAC]     777.17 Scheduling pucch reception in  777.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.763597 [PHY]   pack_ul_tti_request SFN/Slot:777.17
avril 09 13:41:05 [0m1712662865.763599 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.764856 [PHY]   pack_ul_tti_request SFN/Slot:777.18
avril 09 13:41:05 [0m1712662865.766018 [PHY]   pack_ul_tti_request SFN/Slot:777.19
avril 09 13:41:05 [0m1712662865.773925 [NR_MAC]   (777/17)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.776274 [NR_MAC]     778. 7 Scheduling pucch reception in  778. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.776281 [PHY]   pack_ul_tti_request SFN/Slot:778.7
avril 09 13:41:05 [0m1712662865.776283 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.787352 [NR_MAC]   (778/7)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.789918 [NR_MAC]     778.17 Scheduling pucch reception in  778.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.789923 [PHY]   pack_ul_tti_request SFN/Slot:778.17
avril 09 13:41:05 [0m1712662865.789925 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.791101 [PHY]   pack_ul_tti_request SFN/Slot:778.18
avril 09 13:41:05 [0m1712662865.792166 [PHY]   pack_ul_tti_request SFN/Slot:778.19
avril 09 13:41:05 [0m1712662865.800184 [NR_MAC]   (778/17)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.802895 [NR_MAC]     779. 7 Scheduling pucch reception in  779. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.802902 [PHY]   pack_ul_tti_request SFN/Slot:779.7
avril 09 13:41:05 [0m1712662865.802905 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.814075 [NR_MAC]   (779/7)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.816758 [NR_MAC]     779.17 Scheduling pucch reception in  779.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.816777 [PHY]   pack_ul_tti_request SFN/Slot:779.17
avril 09 13:41:05 [0m1712662865.816780 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.817943 [PHY]   pack_ul_tti_request SFN/Slot:779.18
avril 09 13:41:05 [0m1712662865.819178 [PHY]   pack_ul_tti_request SFN/Slot:779.19
avril 09 13:41:05 [0m1712662865.826990 [NR_MAC]   (779/17)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.829621 [NR_MAC]     780. 7 Scheduling pucch reception in  780. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.829636 [PHY]   pack_ul_tti_request SFN/Slot:780.7
avril 09 13:41:05 [0m1712662865.829641 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.841172 [NR_MAC]   (780/7)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.843678 [NR_MAC]     780.17 Scheduling pucch reception in  780.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.843687 [PHY]   pack_ul_tti_request SFN/Slot:780.17
avril 09 13:41:05 [0m1712662865.843689 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.844880 [PHY]   pack_ul_tti_request SFN/Slot:780.18
avril 09 13:41:05 [0m1712662865.846148 [PHY]   pack_ul_tti_request SFN/Slot:780.19
avril 09 13:41:05 [0m1712662865.847432 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 781/0 
avril 09 13:41:05 [0m1712662865.853892 [NR_MAC]   (780/17)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.856556 [NR_MAC]   pucch_acknack  781. 7 Scheduling pucch reception in  781. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.856577 [PHY]   pack_ul_tti_request SFN/Slot:781.7
avril 09 13:41:05 [0m1712662865.856580 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.867665 [NR_MAC]   (781/7)uci_01->pduBitmap:3
avril 09 13:41:05 [0m1712662865.870039 [NR_MAC]     781.17 Scheduling pucch reception in  781.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.870047 [PHY]   pack_ul_tti_request SFN/Slot:781.17
avril 09 13:41:05 [0m1712662865.870050 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.871287 [PHY]   pack_ul_tti_request SFN/Slot:781.18
avril 09 13:41:05 [0m1712662865.872536 [PHY]   pack_ul_tti_request SFN/Slot:781.19
avril 09 13:41:05 [0m1712662865.880474 [NR_MAC]   (781/17)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.882976 [NR_MAC]     782. 7 Scheduling pucch reception in  782. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.882984 [PHY]   pack_ul_tti_request SFN/Slot:782.7
avril 09 13:41:05 [0m1712662865.882988 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.894164 [NR_MAC]   (782/7)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.896652 [NR_MAC]     782.17 Scheduling pucch reception in  782.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.896712 [PHY]   pack_ul_tti_request SFN/Slot:782.17
avril 09 13:41:05 [0m1712662865.896730 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.897933 [PHY]   pack_ul_tti_request SFN/Slot:782.18
avril 09 13:41:05 [0m1712662865.899095 [PHY]   pack_ul_tti_request SFN/Slot:782.19
avril 09 13:41:05 [0m1712662865.907137 [NR_MAC]   (782/17)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.909884 [NR_MAC]     783. 7 Scheduling pucch reception in  783. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.909893 [PHY]   pack_ul_tti_request SFN/Slot:783.7
avril 09 13:41:05 [0m1712662865.909896 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.921290 [NR_MAC]   (783/7)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.923907 [NR_MAC]     783.17 Scheduling pucch reception in  783.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.923913 [PHY]   pack_ul_tti_request SFN/Slot:783.17
avril 09 13:41:05 [0m1712662865.923914 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.925098 [PHY]   pack_ul_tti_request SFN/Slot:783.18
avril 09 13:41:05 [0m1712662865.926345 [PHY]   pack_ul_tti_request SFN/Slot:783.19
avril 09 13:41:05 [0m1712662865.934860 [NR_MAC]   (783/17)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.937248 [NR_MAC]     784. 7 Scheduling pucch reception in  784. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.937263 [PHY]   pack_ul_tti_request SFN/Slot:784.7
avril 09 13:41:05 [0m1712662865.937265 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.939290 [NR_MAC]     784. 8 Scheduling pucch reception in  784. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:05 [0m1712662865.939293 [PHY]   pack_ul_tti_request SFN/Slot:784.8
avril 09 13:41:05 [0m1712662865.939294 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:05 [0m1712662865.948470 [NR_MAC]   (784/7)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.950990 [NR_MAC]     784.17 Scheduling pucch reception in  784.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.950996 [PHY]   pack_ul_tti_request SFN/Slot:784.17
avril 09 13:41:05 [0m1712662865.950998 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.952145 [PHY]   pack_ul_tti_request SFN/Slot:784.18
avril 09 13:41:05 [0m1712662865.953435 [PHY]   pack_ul_tti_request SFN/Slot:784.19
avril 09 13:41:05 [0m1712662865.961400 [NR_MAC]   (784/17)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.963844 [NR_MAC]     785. 7 Scheduling pucch reception in  785. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.963853 [PHY]   pack_ul_tti_request SFN/Slot:785.7
avril 09 13:41:05 [0m1712662865.963856 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.975200 [NR_MAC]   (785/7)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.977905 [NR_MAC]     785.17 Scheduling pucch reception in  785.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.977916 [PHY]   pack_ul_tti_request SFN/Slot:785.17
avril 09 13:41:05 [0m1712662865.977919 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662865.979101 [PHY]   pack_ul_tti_request SFN/Slot:785.18
avril 09 13:41:05 [0m1712662865.980374 [PHY]   pack_ul_tti_request SFN/Slot:785.19
avril 09 13:41:05 [0m1712662865.988049 [NR_MAC]   (785/17)uci_01->pduBitmap:1
avril 09 13:41:05 [0m1712662865.990645 [NR_MAC]     786. 7 Scheduling pucch reception in  786. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:05 [0m1712662865.990653 [PHY]   pack_ul_tti_request SFN/Slot:786.7
avril 09 13:41:05 [0m1712662865.990655 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:05 [0m1712662866.001920 [NR_MAC]   (786/7)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.004636 [NR_MAC]     786.17 Scheduling pucch reception in  786.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.004643 [PHY]   pack_ul_tti_request SFN/Slot:786.17
avril 09 13:41:06 [0m1712662866.004645 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.005585 [PHY]   pack_ul_tti_request SFN/Slot:786.18
avril 09 13:41:06 [0m1712662866.006811 [PHY]   pack_ul_tti_request SFN/Slot:786.19
avril 09 13:41:06 [0m1712662866.014750 [NR_MAC]   (786/17)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.017050 [NR_MAC]     787. 7 Scheduling pucch reception in  787. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.017058 [PHY]   pack_ul_tti_request SFN/Slot:787.7
avril 09 13:41:06 [0m1712662866.017062 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.027970 [NR_MAC]   (787/7)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.030379 [NR_MAC]     787.17 Scheduling pucch reception in  787.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.030384 [PHY]   pack_ul_tti_request SFN/Slot:787.17
avril 09 13:41:06 [0m1712662866.030386 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.031610 [PHY]   pack_ul_tti_request SFN/Slot:787.18
avril 09 13:41:06 [0m1712662866.033010 [PHY]   pack_ul_tti_request SFN/Slot:787.19
avril 09 13:41:06 [0m1712662866.040460 [NR_MAC]   (787/17)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.043092 [NR_MAC]     788. 7 Scheduling pucch reception in  788. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.043100 [PHY]   pack_ul_tti_request SFN/Slot:788.7
avril 09 13:41:06 [0m1712662866.043103 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.054262 [NR_MAC]   (788/7)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.056832 [NR_MAC]     788.17 Scheduling pucch reception in  788.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.056845 [PHY]   pack_ul_tti_request SFN/Slot:788.17
avril 09 13:41:06 [0m1712662866.056850 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.057895 [PHY]   pack_ul_tti_request SFN/Slot:788.18
avril 09 13:41:06 [0m1712662866.059125 [PHY]   pack_ul_tti_request SFN/Slot:788.19
avril 09 13:41:06 [0m1712662866.067131 [NR_MAC]   (788/17)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.069649 [NR_MAC]     789. 7 Scheduling pucch reception in  789. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.069655 [PHY]   pack_ul_tti_request SFN/Slot:789.7
avril 09 13:41:06 [0m1712662866.069658 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.081213 [NR_MAC]   (789/7)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.083812 [NR_MAC]     789.17 Scheduling pucch reception in  789.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.083821 [PHY]   pack_ul_tti_request SFN/Slot:789.17
avril 09 13:41:06 [0m1712662866.083824 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.084931 [PHY]   pack_ul_tti_request SFN/Slot:789.18
avril 09 13:41:06 [0m1712662866.086084 [PHY]   pack_ul_tti_request SFN/Slot:789.19
avril 09 13:41:06 [0m1712662866.094049 [NR_MAC]   (789/17)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.096751 [NR_MAC]     790. 7 Scheduling pucch reception in  790. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.096760 [PHY]   pack_ul_tti_request SFN/Slot:790.7
avril 09 13:41:06 [0m1712662866.096765 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.108028 [NR_MAC]   (790/7)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.110525 [NR_MAC]     790.17 Scheduling pucch reception in  790.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.110539 [PHY]   pack_ul_tti_request SFN/Slot:790.17
avril 09 13:41:06 [0m1712662866.110543 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.111946 [PHY]   pack_ul_tti_request SFN/Slot:790.18
avril 09 13:41:06 [0m1712662866.113139 [PHY]   pack_ul_tti_request SFN/Slot:790.19
avril 09 13:41:06 [0m1712662866.114342 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 791/0 
avril 09 13:41:06 [0m1712662866.120859 [NR_MAC]   (790/17)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.123677 [NR_MAC]   pucch_acknack  791. 7 Scheduling pucch reception in  791. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.123687 [PHY]   pack_ul_tti_request SFN/Slot:791.7
avril 09 13:41:06 [0m1712662866.123689 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.135046 [NR_MAC]   (791/7)uci_01->pduBitmap:3
avril 09 13:41:06 [0m1712662866.137530 [NR_MAC]     791.17 Scheduling pucch reception in  791.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.137541 [PHY]   pack_ul_tti_request SFN/Slot:791.17
avril 09 13:41:06 [0m1712662866.137544 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.138700 [PHY]   pack_ul_tti_request SFN/Slot:791.18
avril 09 13:41:06 [0m1712662866.139846 [PHY]   pack_ul_tti_request SFN/Slot:791.19
avril 09 13:41:06 [0m1712662866.148094 [NR_MAC]   (791/17)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.150347 [NR_MAC]     792. 7 Scheduling pucch reception in  792. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.150355 [PHY]   pack_ul_tti_request SFN/Slot:792.7
avril 09 13:41:06 [0m1712662866.150358 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.152617 [NR_MAC]     792. 8 Scheduling pucch reception in  792. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:06 [0m1712662866.152635 [PHY]   pack_ul_tti_request SFN/Slot:792.8
avril 09 13:41:06 [0m1712662866.152636 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:06 [0m1712662866.162061 [NR_MAC]   (792/7)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.164500 [NR_MAC]     792.17 Scheduling pucch reception in  792.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.164511 [PHY]   pack_ul_tti_request SFN/Slot:792.17
avril 09 13:41:06 [0m1712662866.164514 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.165708 [PHY]   pack_ul_tti_request SFN/Slot:792.18
avril 09 13:41:06 [0m1712662866.167253 [PHY]   pack_ul_tti_request SFN/Slot:792.19
avril 09 13:41:06 [0m1712662866.174889 [NR_MAC]   (792/17)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.177250 [NR_MAC]     793. 7 Scheduling pucch reception in  793. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.177296 [PHY]   pack_ul_tti_request SFN/Slot:793.7
avril 09 13:41:06 [0m1712662866.177314 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.188505 [NR_MAC]   (793/7)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.191417 [NR_MAC]     793.17 Scheduling pucch reception in  793.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.191450 [PHY]   pack_ul_tti_request SFN/Slot:793.17
avril 09 13:41:06 [0m1712662866.191461 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.192457 [PHY]   pack_ul_tti_request SFN/Slot:793.18
avril 09 13:41:06 [0m1712662866.193478 [PHY]   pack_ul_tti_request SFN/Slot:793.19
avril 09 13:41:06 [0m1712662866.202085 [NR_MAC]   (793/17)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.204409 [NR_MAC]     794. 7 Scheduling pucch reception in  794. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.204418 [PHY]   pack_ul_tti_request SFN/Slot:794.7
avril 09 13:41:06 [0m1712662866.204421 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.214970 [NR_MAC]   (794/7)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.217347 [NR_MAC]     794.17 Scheduling pucch reception in  794.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.217355 [PHY]   pack_ul_tti_request SFN/Slot:794.17
avril 09 13:41:06 [0m1712662866.217358 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.218798 [PHY]   pack_ul_tti_request SFN/Slot:794.18
avril 09 13:41:06 [0m1712662866.219759 [PHY]   pack_ul_tti_request SFN/Slot:794.19
avril 09 13:41:06 [0m1712662866.227458 [NR_MAC]   (794/17)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.229795 [NR_MAC]     795. 7 Scheduling pucch reception in  795. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.229801 [PHY]   pack_ul_tti_request SFN/Slot:795.7
avril 09 13:41:06 [0m1712662866.229804 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.240945 [NR_MAC]   (795/7)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.243515 [NR_MAC]     795.17 Scheduling pucch reception in  795.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.243546 [PHY]   pack_ul_tti_request SFN/Slot:795.17
avril 09 13:41:06 [0m1712662866.243548 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.244641 [PHY]   pack_ul_tti_request SFN/Slot:795.18
avril 09 13:41:06 [0m1712662866.245881 [PHY]   pack_ul_tti_request SFN/Slot:795.19
avril 09 13:41:06 [0m1712662866.253622 [NR_MAC]   (795/17)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.256057 [NR_MAC]     796. 7 Scheduling pucch reception in  796. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.256069 [PHY]   pack_ul_tti_request SFN/Slot:796.7
avril 09 13:41:06 [0m1712662866.256072 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.267306 [NR_MAC]   (796/7)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.269794 [NR_MAC]     796.17 Scheduling pucch reception in  796.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.269803 [PHY]   pack_ul_tti_request SFN/Slot:796.17
avril 09 13:41:06 [0m1712662866.269806 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.270892 [PHY]   pack_ul_tti_request SFN/Slot:796.18
avril 09 13:41:06 [0m1712662866.272084 [PHY]   pack_ul_tti_request SFN/Slot:796.19
avril 09 13:41:06 [0m1712662866.280009 [NR_MAC]   (796/17)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.282562 [NR_MAC]     797. 7 Scheduling pucch reception in  797. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.282600 [PHY]   pack_ul_tti_request SFN/Slot:797.7
avril 09 13:41:06 [0m1712662866.282603 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.293625 [NR_MAC]   (797/7)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.295997 [NR_MAC]     797.17 Scheduling pucch reception in  797.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.296004 [PHY]   pack_ul_tti_request SFN/Slot:797.17
avril 09 13:41:06 [0m1712662866.296008 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.297100 [PHY]   pack_ul_tti_request SFN/Slot:797.18
avril 09 13:41:06 [0m1712662866.298361 [PHY]   pack_ul_tti_request SFN/Slot:797.19
avril 09 13:41:06 [0m1712662866.306086 [NR_MAC]   (797/17)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.308618 [NR_MAC]     798. 7 Scheduling pucch reception in  798. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.308634 [PHY]   pack_ul_tti_request SFN/Slot:798.7
avril 09 13:41:06 [0m1712662866.308638 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.319885 [NR_MAC]   (798/7)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.322347 [NR_MAC]     798.17 Scheduling pucch reception in  798.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.322354 [PHY]   pack_ul_tti_request SFN/Slot:798.17
avril 09 13:41:06 [0m1712662866.322356 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.323578 [PHY]   pack_ul_tti_request SFN/Slot:798.18
avril 09 13:41:06 [0m1712662866.324788 [PHY]   pack_ul_tti_request SFN/Slot:798.19
avril 09 13:41:06 [0m1712662866.332629 [NR_MAC]   (798/17)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.334866 [NR_MAC]     799. 7 Scheduling pucch reception in  799. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.334876 [PHY]   pack_ul_tti_request SFN/Slot:799.7
avril 09 13:41:06 [0m1712662866.334880 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.346600 [NR_MAC]   (799/7)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.349273 [NR_MAC]     799.17 Scheduling pucch reception in  799.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.349284 [PHY]   pack_ul_tti_request SFN/Slot:799.17
avril 09 13:41:06 [0m1712662866.349287 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.350461 [PHY]   pack_ul_tti_request SFN/Slot:799.18
avril 09 13:41:06 [0m1712662866.352639 [PHY]   pack_ul_tti_request SFN/Slot:799.19
avril 09 13:41:06 [0m1712662866.360239 [NR_MAC]   (799/17)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.362992 [NR_MAC]     800. 7 Scheduling pucch reception in  800. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.363002 [PHY]   pack_ul_tti_request SFN/Slot:800.7
avril 09 13:41:06 [0m1712662866.363005 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.364752 [NR_MAC]     800. 8 Scheduling pucch reception in  800. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:06 [0m1712662866.364757 [PHY]   pack_ul_tti_request SFN/Slot:800.8
avril 09 13:41:06 [0m1712662866.364758 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:06 [0m1712662866.374452 [NR_MAC]   (800/7)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.376765 [NR_MAC]     800.17 Scheduling pucch reception in  800.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.376791 [PHY]   pack_ul_tti_request SFN/Slot:800.17
avril 09 13:41:06 [0m1712662866.376793 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.377821 [PHY]   pack_ul_tti_request SFN/Slot:800.18
avril 09 13:41:06 [0m1712662866.378863 [PHY]   pack_ul_tti_request SFN/Slot:800.19
avril 09 13:41:06 [0m1712662866.379853 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 801/0 
avril 09 13:41:06 [0m1712662866.386399 [NR_MAC]   (800/17)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.387529 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 801/6 
avril 09 13:41:06 [0m1712662866.388616 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 801/7 
avril 09 13:41:06 [0m1712662866.388621 [NR_MAC]   pucch_acknack  801. 7 Scheduling pucch reception in  801. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.388630 [PHY]   pack_ul_tti_request SFN/Slot:801.7
avril 09 13:41:06 [0m1712662866.388631 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.399426 [NR_MAC]   (801/7)uci_01->pduBitmap:3
avril 09 13:41:06 [0m1712662866.401823 [NR_MAC]   pucch_acknack  801.17 Scheduling pucch reception in  801.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.401835 [PHY]   pack_ul_tti_request SFN/Slot:801.17
avril 09 13:41:06 [0m1712662866.401839 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.402883 [PHY]   pack_ul_tti_request SFN/Slot:801.18
avril 09 13:41:06 [0m1712662866.404114 [PHY]   pack_ul_tti_request SFN/Slot:801.19
avril 09 13:41:06 [0m1712662866.411869 [NR_MAC]   (801/17)uci_01->pduBitmap:3
avril 09 13:41:06 [0m1712662866.414392 [NR_MAC]     802. 7 Scheduling pucch reception in  802. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.414398 [PHY]   pack_ul_tti_request SFN/Slot:802.7
avril 09 13:41:06 [0m1712662866.414400 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.425534 [NR_MAC]   (802/7)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.427883 [NR_MAC]     802.17 Scheduling pucch reception in  802.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.427889 [PHY]   pack_ul_tti_request SFN/Slot:802.17
avril 09 13:41:06 [0m1712662866.427891 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.429006 [PHY]   pack_ul_tti_request SFN/Slot:802.18
avril 09 13:41:06 [0m1712662866.430256 [PHY]   pack_ul_tti_request SFN/Slot:802.19
avril 09 13:41:06 [0m1712662866.438062 [NR_MAC]   (802/17)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.440549 [NR_MAC]     803. 7 Scheduling pucch reception in  803. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.440558 [PHY]   pack_ul_tti_request SFN/Slot:803.7
avril 09 13:41:06 [0m1712662866.440561 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.451751 [NR_MAC]   (803/7)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.454050 [NR_MAC]     803.17 Scheduling pucch reception in  803.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.454057 [PHY]   pack_ul_tti_request SFN/Slot:803.17
avril 09 13:41:06 [0m1712662866.454059 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.455299 [PHY]   pack_ul_tti_request SFN/Slot:803.18
avril 09 13:41:06 [0m1712662866.456631 [PHY]   pack_ul_tti_request SFN/Slot:803.19
avril 09 13:41:06 [0m1712662866.464950 [NR_MAC]   (803/17)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.467553 [NR_MAC]     804. 7 Scheduling pucch reception in  804. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.467560 [PHY]   pack_ul_tti_request SFN/Slot:804.7
avril 09 13:41:06 [0m1712662866.467562 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.479488 [NR_MAC]   (804/7)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.481881 [NR_MAC]     804.17 Scheduling pucch reception in  804.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.481888 [PHY]   pack_ul_tti_request SFN/Slot:804.17
avril 09 13:41:06 [0m1712662866.481890 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.483013 [PHY]   pack_ul_tti_request SFN/Slot:804.18
avril 09 13:41:06 [0m1712662866.484270 [PHY]   pack_ul_tti_request SFN/Slot:804.19
avril 09 13:41:06 [0m1712662866.491933 [NR_MAC]   (804/17)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.494555 [NR_MAC]     805. 7 Scheduling pucch reception in  805. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.494561 [PHY]   pack_ul_tti_request SFN/Slot:805.7
avril 09 13:41:06 [0m1712662866.494565 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.505844 [NR_MAC]   (805/7)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.508335 [NR_MAC]     805.17 Scheduling pucch reception in  805.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.508344 [PHY]   pack_ul_tti_request SFN/Slot:805.17
avril 09 13:41:06 [0m1712662866.508347 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.509424 [PHY]   pack_ul_tti_request SFN/Slot:805.18
avril 09 13:41:06 [0m1712662866.510745 [PHY]   pack_ul_tti_request SFN/Slot:805.19
avril 09 13:41:06 [0m1712662866.518397 [NR_MAC]   (805/17)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.521106 [NR_MAC]     806. 7 Scheduling pucch reception in  806. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.521116 [PHY]   pack_ul_tti_request SFN/Slot:806.7
avril 09 13:41:06 [0m1712662866.521120 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.532263 [NR_MAC]   (806/7)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.534755 [NR_MAC]     806.17 Scheduling pucch reception in  806.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.534765 [PHY]   pack_ul_tti_request SFN/Slot:806.17
avril 09 13:41:06 [0m1712662866.534767 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.535824 [PHY]   pack_ul_tti_request SFN/Slot:806.18
avril 09 13:41:06 [0m1712662866.536963 [PHY]   pack_ul_tti_request SFN/Slot:806.19
avril 09 13:41:06 [0m1712662866.544774 [NR_MAC]   (806/17)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.547201 [NR_MAC]     807. 7 Scheduling pucch reception in  807. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.547209 [PHY]   pack_ul_tti_request SFN/Slot:807.7
avril 09 13:41:06 [0m1712662866.547212 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.557976 [NR_MAC]   (807/7)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.560372 [NR_MAC]     807.17 Scheduling pucch reception in  807.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.560380 [PHY]   pack_ul_tti_request SFN/Slot:807.17
avril 09 13:41:06 [0m1712662866.560383 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.561562 [PHY]   pack_ul_tti_request SFN/Slot:807.18
avril 09 13:41:06 [0m1712662866.562670 [PHY]   pack_ul_tti_request SFN/Slot:807.19
avril 09 13:41:06 [0m1712662866.570584 [NR_MAC]   (807/17)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.573166 [NR_MAC]     808. 7 Scheduling pucch reception in  808. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.573179 [PHY]   pack_ul_tti_request SFN/Slot:808.7
avril 09 13:41:06 [0m1712662866.573183 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.575049 [NR_MAC]     808. 8 Scheduling pucch reception in  808. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:06 [0m1712662866.575054 [PHY]   pack_ul_tti_request SFN/Slot:808.8
avril 09 13:41:06 [0m1712662866.575056 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:06 [0m1712662866.583885 [NR_MAC]   (808/7)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.586326 [NR_MAC]     808.17 Scheduling pucch reception in  808.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.586337 [PHY]   pack_ul_tti_request SFN/Slot:808.17
avril 09 13:41:06 [0m1712662866.586340 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.587504 [PHY]   pack_ul_tti_request SFN/Slot:808.18
avril 09 13:41:06 [0m1712662866.588781 [PHY]   pack_ul_tti_request SFN/Slot:808.19
avril 09 13:41:06 [0m1712662866.596227 [NR_MAC]   (808/17)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.598773 [NR_MAC]     809. 7 Scheduling pucch reception in  809. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.598784 [PHY]   pack_ul_tti_request SFN/Slot:809.7
avril 09 13:41:06 [0m1712662866.598787 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.610094 [NR_MAC]   (809/7)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.612514 [NR_MAC]     809.17 Scheduling pucch reception in  809.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.612523 [PHY]   pack_ul_tti_request SFN/Slot:809.17
avril 09 13:41:06 [0m1712662866.612526 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.613678 [PHY]   pack_ul_tti_request SFN/Slot:809.18
avril 09 13:41:06 [0m1712662866.614856 [PHY]   pack_ul_tti_request SFN/Slot:809.19
avril 09 13:41:06 [0m1712662866.622916 [NR_MAC]   (809/17)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.625303 [NR_MAC]     810. 7 Scheduling pucch reception in  810. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.625314 [PHY]   pack_ul_tti_request SFN/Slot:810.7
avril 09 13:41:06 [0m1712662866.625317 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.636535 [NR_MAC]   (810/7)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.638923 [NR_MAC]     810.17 Scheduling pucch reception in  810.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.638930 [PHY]   pack_ul_tti_request SFN/Slot:810.17
avril 09 13:41:06 [0m1712662866.638933 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.640035 [PHY]   pack_ul_tti_request SFN/Slot:810.18
avril 09 13:41:06 [0m1712662866.641284 [PHY]   pack_ul_tti_request SFN/Slot:810.19
avril 09 13:41:06 [0m1712662866.642496 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 811/0 
avril 09 13:41:06 [0m1712662866.648902 [NR_MAC]   (810/17)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.651134 [NR_MAC]   pucch_acknack  811. 7 Scheduling pucch reception in  811. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.651142 [PHY]   pack_ul_tti_request SFN/Slot:811.7
avril 09 13:41:06 [0m1712662866.651145 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.662165 [NR_MAC]   (811/7)uci_01->pduBitmap:3
avril 09 13:41:06 [0m1712662866.664520 [NR_MAC]     811.17 Scheduling pucch reception in  811.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.664555 [PHY]   pack_ul_tti_request SFN/Slot:811.17
avril 09 13:41:06 [0m1712662866.664558 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.665713 [PHY]   pack_ul_tti_request SFN/Slot:811.18
avril 09 13:41:06 [0m1712662866.666864 [PHY]   pack_ul_tti_request SFN/Slot:811.19
avril 09 13:41:06 [0m1712662866.674506 [NR_MAC]   (811/17)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.676908 [NR_MAC]     812. 7 Scheduling pucch reception in  812. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.676920 [PHY]   pack_ul_tti_request SFN/Slot:812.7
avril 09 13:41:06 [0m1712662866.676922 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.687706 [NR_MAC]   (812/7)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.689975 [NR_MAC]     812.17 Scheduling pucch reception in  812.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.689984 [PHY]   pack_ul_tti_request SFN/Slot:812.17
avril 09 13:41:06 [0m1712662866.689987 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.691057 [PHY]   pack_ul_tti_request SFN/Slot:812.18
avril 09 13:41:06 [0m1712662866.692306 [PHY]   pack_ul_tti_request SFN/Slot:812.19
avril 09 13:41:06 [0m1712662866.699852 [NR_MAC]   (812/17)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.701987 [NR_MAC]     813. 7 Scheduling pucch reception in  813. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.701996 [PHY]   pack_ul_tti_request SFN/Slot:813.7
avril 09 13:41:06 [0m1712662866.701999 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.712699 [NR_MAC]   (813/7)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.715004 [NR_MAC]     813.17 Scheduling pucch reception in  813.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.715012 [PHY]   pack_ul_tti_request SFN/Slot:813.17
avril 09 13:41:06 [0m1712662866.715015 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.716114 [PHY]   pack_ul_tti_request SFN/Slot:813.18
avril 09 13:41:06 [0m1712662866.717518 [PHY]   pack_ul_tti_request SFN/Slot:813.19
avril 09 13:41:06 [0m1712662866.725182 [NR_MAC]   (813/17)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.727729 [NR_MAC]     814. 7 Scheduling pucch reception in  814. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.727738 [PHY]   pack_ul_tti_request SFN/Slot:814.7
avril 09 13:41:06 [0m1712662866.727741 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.738595 [NR_MAC]   (814/7)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.740958 [NR_MAC]     814.17 Scheduling pucch reception in  814.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.740972 [PHY]   pack_ul_tti_request SFN/Slot:814.17
avril 09 13:41:06 [0m1712662866.740976 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.742049 [PHY]   pack_ul_tti_request SFN/Slot:814.18
avril 09 13:41:06 [0m1712662866.743160 [PHY]   pack_ul_tti_request SFN/Slot:814.19
avril 09 13:41:06 [0m1712662866.751048 [NR_MAC]   (814/17)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.753268 [NR_MAC]     815. 7 Scheduling pucch reception in  815. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.753276 [PHY]   pack_ul_tti_request SFN/Slot:815.7
avril 09 13:41:06 [0m1712662866.753279 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.763904 [NR_MAC]   (815/7)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.766135 [NR_MAC]     815.17 Scheduling pucch reception in  815.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.766142 [PHY]   pack_ul_tti_request SFN/Slot:815.17
avril 09 13:41:06 [0m1712662866.766144 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.767385 [PHY]   pack_ul_tti_request SFN/Slot:815.18
avril 09 13:41:06 [0m1712662866.768627 [PHY]   pack_ul_tti_request SFN/Slot:815.19
avril 09 13:41:06 [0m1712662866.776123 [NR_MAC]   (815/17)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.778682 [NR_MAC]     816. 7 Scheduling pucch reception in  816. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.778688 [PHY]   pack_ul_tti_request SFN/Slot:816.7
avril 09 13:41:06 [0m1712662866.778691 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.781129 [NR_MAC]     816. 8 Scheduling pucch reception in  816. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:06 [0m1712662866.781146 [PHY]   pack_ul_tti_request SFN/Slot:816.8
avril 09 13:41:06 [0m1712662866.781155 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:06 [0m1712662866.790567 [NR_MAC]   (816/7)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.792958 [NR_MAC]     816.17 Scheduling pucch reception in  816.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.792966 [PHY]   pack_ul_tti_request SFN/Slot:816.17
avril 09 13:41:06 [0m1712662866.792969 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.794010 [PHY]   pack_ul_tti_request SFN/Slot:816.18
avril 09 13:41:06 [0m1712662866.795282 [PHY]   pack_ul_tti_request SFN/Slot:816.19
avril 09 13:41:06 [0m1712662866.803128 [NR_MAC]   (816/17)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.805571 [NR_MAC]     817. 7 Scheduling pucch reception in  817. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.805577 [PHY]   pack_ul_tti_request SFN/Slot:817.7
avril 09 13:41:06 [0m1712662866.805580 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.817431 [NR_MAC]   (817/7)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.819651 [NR_MAC]     817.17 Scheduling pucch reception in  817.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.819667 [PHY]   pack_ul_tti_request SFN/Slot:817.17
avril 09 13:41:06 [0m1712662866.819669 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.820887 [PHY]   pack_ul_tti_request SFN/Slot:817.18
avril 09 13:41:06 [0m1712662866.822014 [PHY]   pack_ul_tti_request SFN/Slot:817.19
avril 09 13:41:06 [0m1712662866.829802 [NR_MAC]   (817/17)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.832448 [NR_MAC]     818. 7 Scheduling pucch reception in  818. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.832462 [PHY]   pack_ul_tti_request SFN/Slot:818.7
avril 09 13:41:06 [0m1712662866.832465 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.843686 [NR_MAC]   (818/7)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.846028 [NR_MAC]     818.17 Scheduling pucch reception in  818.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.846037 [PHY]   pack_ul_tti_request SFN/Slot:818.17
avril 09 13:41:06 [0m1712662866.846039 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.847417 [PHY]   pack_ul_tti_request SFN/Slot:818.18
avril 09 13:41:06 [0m1712662866.848491 [PHY]   pack_ul_tti_request SFN/Slot:818.19
avril 09 13:41:06 [0m1712662866.855863 [NR_MAC]   (818/17)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.858285 [NR_MAC]     819. 7 Scheduling pucch reception in  819. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.858295 [PHY]   pack_ul_tti_request SFN/Slot:819.7
avril 09 13:41:06 [0m1712662866.858299 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.869058 [NR_MAC]   (819/7)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.871610 [NR_MAC]     819.17 Scheduling pucch reception in  819.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.871618 [PHY]   pack_ul_tti_request SFN/Slot:819.17
avril 09 13:41:06 [0m1712662866.871620 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.872711 [PHY]   pack_ul_tti_request SFN/Slot:819.18
avril 09 13:41:06 [0m1712662866.873801 [PHY]   pack_ul_tti_request SFN/Slot:819.19
avril 09 13:41:06 [0m1712662866.881273 [NR_MAC]   (819/17)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.883771 [NR_MAC]     820. 7 Scheduling pucch reception in  820. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.883785 [PHY]   pack_ul_tti_request SFN/Slot:820.7
avril 09 13:41:06 [0m1712662866.883788 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.894715 [NR_MAC]   (820/7)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.897075 [NR_MAC]     820.17 Scheduling pucch reception in  820.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.897081 [PHY]   pack_ul_tti_request SFN/Slot:820.17
avril 09 13:41:06 [0m1712662866.897083 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.898306 [PHY]   pack_ul_tti_request SFN/Slot:820.18
avril 09 13:41:06 [0m1712662866.899630 [PHY]   pack_ul_tti_request SFN/Slot:820.19
avril 09 13:41:06 [0m1712662866.900854 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 821/0 
avril 09 13:41:06 [0m1712662866.907315 [NR_MAC]   (820/17)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.909906 [NR_MAC]   pucch_acknack  821. 7 Scheduling pucch reception in  821. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.909915 [PHY]   pack_ul_tti_request SFN/Slot:821.7
avril 09 13:41:06 [0m1712662866.909918 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.921470 [NR_MAC]   (821/7)uci_01->pduBitmap:3
avril 09 13:41:06 [0m1712662866.923859 [NR_MAC]     821.17 Scheduling pucch reception in  821.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.923867 [PHY]   pack_ul_tti_request SFN/Slot:821.17
avril 09 13:41:06 [0m1712662866.923870 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.925008 [PHY]   pack_ul_tti_request SFN/Slot:821.18
avril 09 13:41:06 [0m1712662866.926308 [PHY]   pack_ul_tti_request SFN/Slot:821.19
avril 09 13:41:06 [0m1712662866.934315 [NR_MAC]   (821/17)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.936813 [NR_MAC]     822. 7 Scheduling pucch reception in  822. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.936824 [PHY]   pack_ul_tti_request SFN/Slot:822.7
avril 09 13:41:06 [0m1712662866.936827 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.947863 [NR_MAC]   (822/7)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.950426 [NR_MAC]     822.17 Scheduling pucch reception in  822.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.950448 [PHY]   pack_ul_tti_request SFN/Slot:822.17
avril 09 13:41:06 [0m1712662866.950450 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.951565 [PHY]   pack_ul_tti_request SFN/Slot:822.18
avril 09 13:41:06 [0m1712662866.952781 [PHY]   pack_ul_tti_request SFN/Slot:822.19
avril 09 13:41:06 [0m1712662866.960848 [NR_MAC]   (822/17)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.963132 [NR_MAC]     823. 7 Scheduling pucch reception in  823. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.963141 [PHY]   pack_ul_tti_request SFN/Slot:823.7
avril 09 13:41:06 [0m1712662866.963145 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.974150 [NR_MAC]   (823/7)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.976873 [NR_MAC]     823.17 Scheduling pucch reception in  823.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.976879 [PHY]   pack_ul_tti_request SFN/Slot:823.17
avril 09 13:41:06 [0m1712662866.976881 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.977978 [PHY]   pack_ul_tti_request SFN/Slot:823.18
avril 09 13:41:06 [0m1712662866.979277 [PHY]   pack_ul_tti_request SFN/Slot:823.19
avril 09 13:41:06 [0m1712662866.986864 [NR_MAC]   (823/17)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662866.989373 [NR_MAC]     824. 7 Scheduling pucch reception in  824. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662866.989387 [PHY]   pack_ul_tti_request SFN/Slot:824.7
avril 09 13:41:06 [0m1712662866.989389 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:06 [0m1712662866.991591 [NR_MAC]     824. 8 Scheduling pucch reception in  824. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:06 [0m1712662866.991606 [PHY]   pack_ul_tti_request SFN/Slot:824.8
avril 09 13:41:06 [0m1712662866.991608 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:06 [0m1712662867.000573 [NR_MAC]   (824/7)uci_01->pduBitmap:1
avril 09 13:41:06 [0m1712662867.003049 [NR_MAC]     824.17 Scheduling pucch reception in  824.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:06 [0m1712662867.003057 [PHY]   pack_ul_tti_request SFN/Slot:824.17
avril 09 13:41:06 [0m1712662867.003059 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.004147 [PHY]   pack_ul_tti_request SFN/Slot:824.18
avril 09 13:41:07 [0m1712662867.005493 [PHY]   pack_ul_tti_request SFN/Slot:824.19
avril 09 13:41:07 [0m1712662867.013437 [NR_MAC]   (824/17)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.016032 [NR_MAC]     825. 7 Scheduling pucch reception in  825. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.016041 [PHY]   pack_ul_tti_request SFN/Slot:825.7
avril 09 13:41:07 [0m1712662867.016044 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.027091 [NR_MAC]   (825/7)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.029691 [NR_MAC]     825.17 Scheduling pucch reception in  825.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.029737 [PHY]   pack_ul_tti_request SFN/Slot:825.17
avril 09 13:41:07 [0m1712662867.029752 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.030907 [PHY]   pack_ul_tti_request SFN/Slot:825.18
avril 09 13:41:07 [0m1712662867.032088 [PHY]   pack_ul_tti_request SFN/Slot:825.19
avril 09 13:41:07 [0m1712662867.040055 [NR_MAC]   (825/17)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.042708 [NR_MAC]     826. 7 Scheduling pucch reception in  826. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.042717 [PHY]   pack_ul_tti_request SFN/Slot:826.7
avril 09 13:41:07 [0m1712662867.042721 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.053742 [NR_MAC]   (826/7)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.056186 [NR_MAC]     826.17 Scheduling pucch reception in  826.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.056194 [PHY]   pack_ul_tti_request SFN/Slot:826.17
avril 09 13:41:07 [0m1712662867.056196 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.057360 [PHY]   pack_ul_tti_request SFN/Slot:826.18
avril 09 13:41:07 [0m1712662867.058634 [PHY]   pack_ul_tti_request SFN/Slot:826.19
avril 09 13:41:07 [0m1712662867.066310 [NR_MAC]   (826/17)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.069086 [NR_MAC]     827. 7 Scheduling pucch reception in  827. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.069130 [PHY]   pack_ul_tti_request SFN/Slot:827.7
avril 09 13:41:07 [0m1712662867.069133 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.080130 [NR_MAC]   (827/7)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.082794 [NR_MAC]     827.17 Scheduling pucch reception in  827.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.082805 [PHY]   pack_ul_tti_request SFN/Slot:827.17
avril 09 13:41:07 [0m1712662867.082808 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.083871 [PHY]   pack_ul_tti_request SFN/Slot:827.18
avril 09 13:41:07 [0m1712662867.085110 [PHY]   pack_ul_tti_request SFN/Slot:827.19
avril 09 13:41:07 [0m1712662867.092864 [NR_MAC]   (827/17)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.095496 [NR_MAC]     828. 7 Scheduling pucch reception in  828. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.095516 [PHY]   pack_ul_tti_request SFN/Slot:828.7
avril 09 13:41:07 [0m1712662867.095518 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.106860 [NR_MAC]   (828/7)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.109284 [NR_MAC]     828.17 Scheduling pucch reception in  828.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.109324 [PHY]   pack_ul_tti_request SFN/Slot:828.17
avril 09 13:41:07 [0m1712662867.109327 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.110496 [PHY]   pack_ul_tti_request SFN/Slot:828.18
avril 09 13:41:07 [0m1712662867.111767 [PHY]   pack_ul_tti_request SFN/Slot:828.19
avril 09 13:41:07 [0m1712662867.119843 [NR_MAC]   (828/17)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.122258 [NR_MAC]     829. 7 Scheduling pucch reception in  829. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.122265 [PHY]   pack_ul_tti_request SFN/Slot:829.7
avril 09 13:41:07 [0m1712662867.122268 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.133381 [NR_MAC]   (829/7)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.135929 [NR_MAC]     829.17 Scheduling pucch reception in  829.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.135937 [PHY]   pack_ul_tti_request SFN/Slot:829.17
avril 09 13:41:07 [0m1712662867.135939 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.137031 [PHY]   pack_ul_tti_request SFN/Slot:829.18
avril 09 13:41:07 [0m1712662867.138227 [PHY]   pack_ul_tti_request SFN/Slot:829.19
avril 09 13:41:07 [0m1712662867.145979 [NR_MAC]   (829/17)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.148586 [NR_MAC]     830. 7 Scheduling pucch reception in  830. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.148604 [PHY]   pack_ul_tti_request SFN/Slot:830.7
avril 09 13:41:07 [0m1712662867.148608 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.159919 [NR_MAC]   (830/7)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.162558 [NR_MAC]     830.17 Scheduling pucch reception in  830.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.162567 [PHY]   pack_ul_tti_request SFN/Slot:830.17
avril 09 13:41:07 [0m1712662867.162569 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.163697 [PHY]   pack_ul_tti_request SFN/Slot:830.18
avril 09 13:41:07 [0m1712662867.164765 [PHY]   pack_ul_tti_request SFN/Slot:830.19
avril 09 13:41:07 [0m1712662867.166034 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 831/0 
avril 09 13:41:07 [0m1712662867.172827 [NR_MAC]   (830/17)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.175095 [NR_MAC]   pucch_acknack  831. 7 Scheduling pucch reception in  831. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.175101 [PHY]   pack_ul_tti_request SFN/Slot:831.7
avril 09 13:41:07 [0m1712662867.175104 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.186344 [NR_MAC]   (831/7)uci_01->pduBitmap:3
avril 09 13:41:07 [0m1712662867.189014 [NR_MAC]     831.17 Scheduling pucch reception in  831.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.189023 [PHY]   pack_ul_tti_request SFN/Slot:831.17
avril 09 13:41:07 [0m1712662867.189026 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.190060 [PHY]   pack_ul_tti_request SFN/Slot:831.18
avril 09 13:41:07 [0m1712662867.191308 [PHY]   pack_ul_tti_request SFN/Slot:831.19
avril 09 13:41:07 [0m1712662867.199358 [NR_MAC]   (831/17)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.201772 [NR_MAC]     832. 7 Scheduling pucch reception in  832. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.201780 [PHY]   pack_ul_tti_request SFN/Slot:832.7
avril 09 13:41:07 [0m1712662867.201783 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.203972 [NR_MAC]     832. 8 Scheduling pucch reception in  832. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:07 [0m1712662867.203979 [PHY]   pack_ul_tti_request SFN/Slot:832.8
avril 09 13:41:07 [0m1712662867.203981 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:07 [0m1712662867.213097 [NR_MAC]   (832/7)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.215686 [NR_MAC]     832.17 Scheduling pucch reception in  832.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.215727 [PHY]   pack_ul_tti_request SFN/Slot:832.17
avril 09 13:41:07 [0m1712662867.215740 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.216883 [PHY]   pack_ul_tti_request SFN/Slot:832.18
avril 09 13:41:07 [0m1712662867.218058 [PHY]   pack_ul_tti_request SFN/Slot:832.19
avril 09 13:41:07 [0m1712662867.225923 [NR_MAC]   (832/17)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.228468 [NR_MAC]     833. 7 Scheduling pucch reception in  833. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.228476 [PHY]   pack_ul_tti_request SFN/Slot:833.7
avril 09 13:41:07 [0m1712662867.228478 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.239930 [NR_MAC]   (833/7)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.242168 [NR_MAC]     833.17 Scheduling pucch reception in  833.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.242180 [PHY]   pack_ul_tti_request SFN/Slot:833.17
avril 09 13:41:07 [0m1712662867.242182 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.243516 [PHY]   pack_ul_tti_request SFN/Slot:833.18
avril 09 13:41:07 [0m1712662867.244789 [PHY]   pack_ul_tti_request SFN/Slot:833.19
avril 09 13:41:07 [0m1712662867.252688 [NR_MAC]   (833/17)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.255095 [NR_MAC]     834. 7 Scheduling pucch reception in  834. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.255102 [PHY]   pack_ul_tti_request SFN/Slot:834.7
avril 09 13:41:07 [0m1712662867.255105 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.266176 [NR_MAC]   (834/7)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.268765 [NR_MAC]     834.17 Scheduling pucch reception in  834.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.268774 [PHY]   pack_ul_tti_request SFN/Slot:834.17
avril 09 13:41:07 [0m1712662867.268776 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.269859 [PHY]   pack_ul_tti_request SFN/Slot:834.18
avril 09 13:41:07 [0m1712662867.271030 [PHY]   pack_ul_tti_request SFN/Slot:834.19
avril 09 13:41:07 [0m1712662867.278573 [NR_MAC]   (834/17)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.280927 [NR_MAC]     835. 7 Scheduling pucch reception in  835. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.280934 [PHY]   pack_ul_tti_request SFN/Slot:835.7
avril 09 13:41:07 [0m1712662867.280937 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.291960 [NR_MAC]   (835/7)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.294263 [NR_MAC]     835.17 Scheduling pucch reception in  835.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.294270 [PHY]   pack_ul_tti_request SFN/Slot:835.17
avril 09 13:41:07 [0m1712662867.294272 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.295460 [PHY]   pack_ul_tti_request SFN/Slot:835.18
avril 09 13:41:07 [0m1712662867.296733 [PHY]   pack_ul_tti_request SFN/Slot:835.19
avril 09 13:41:07 [0m1712662867.304462 [NR_MAC]   (835/17)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.307071 [NR_MAC]     836. 7 Scheduling pucch reception in  836. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.307078 [PHY]   pack_ul_tti_request SFN/Slot:836.7
avril 09 13:41:07 [0m1712662867.307081 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.318106 [NR_MAC]   (836/7)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.320687 [NR_MAC]     836.17 Scheduling pucch reception in  836.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.320734 [PHY]   pack_ul_tti_request SFN/Slot:836.17
avril 09 13:41:07 [0m1712662867.320754 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.321919 [PHY]   pack_ul_tti_request SFN/Slot:836.18
avril 09 13:41:07 [0m1712662867.323172 [PHY]   pack_ul_tti_request SFN/Slot:836.19
avril 09 13:41:07 [0m1712662867.331325 [NR_MAC]   (836/17)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.334036 [NR_MAC]     837. 7 Scheduling pucch reception in  837. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.334055 [PHY]   pack_ul_tti_request SFN/Slot:837.7
avril 09 13:41:07 [0m1712662867.334058 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.345950 [NR_MAC]   (837/7)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.348388 [NR_MAC]     837.17 Scheduling pucch reception in  837.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.348404 [PHY]   pack_ul_tti_request SFN/Slot:837.17
avril 09 13:41:07 [0m1712662867.348408 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.349456 [PHY]   pack_ul_tti_request SFN/Slot:837.18
avril 09 13:41:07 [0m1712662867.350755 [PHY]   pack_ul_tti_request SFN/Slot:837.19
avril 09 13:41:07 [0m1712662867.358350 [NR_MAC]   (837/17)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.360834 [NR_MAC]     838. 7 Scheduling pucch reception in  838. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.360841 [PHY]   pack_ul_tti_request SFN/Slot:838.7
avril 09 13:41:07 [0m1712662867.360844 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.371725 [NR_MAC]   (838/7)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.374047 [NR_MAC]     838.17 Scheduling pucch reception in  838.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.374053 [PHY]   pack_ul_tti_request SFN/Slot:838.17
avril 09 13:41:07 [0m1712662867.374055 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.375065 [PHY]   pack_ul_tti_request SFN/Slot:838.18
avril 09 13:41:07 [0m1712662867.376303 [PHY]   pack_ul_tti_request SFN/Slot:838.19
avril 09 13:41:07 [0m1712662867.384018 [NR_MAC]   (838/17)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.385774 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 839/6 
avril 09 13:41:07 [0m1712662867.386845 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 839/7 
avril 09 13:41:07 [0m1712662867.386849 [NR_MAC]     839. 7 Scheduling pucch reception in  839. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.386855 [PHY]   pack_ul_tti_request SFN/Slot:839.7
avril 09 13:41:07 [0m1712662867.386857 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.397986 [NR_MAC]   (839/7)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.400476 [NR_MAC]   pucch_acknack  839.17 Scheduling pucch reception in  839.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.400485 [PHY]   pack_ul_tti_request SFN/Slot:839.17
avril 09 13:41:07 [0m1712662867.400487 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.401616 [PHY]   pack_ul_tti_request SFN/Slot:839.18
avril 09 13:41:07 [0m1712662867.402876 [PHY]   pack_ul_tti_request SFN/Slot:839.19
avril 09 13:41:07 [0m1712662867.410852 [NR_MAC]   (839/17)uci_01->pduBitmap:3
avril 09 13:41:07 [0m1712662867.413055 [NR_MAC]     840. 7 Scheduling pucch reception in  840. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.413060 [PHY]   pack_ul_tti_request SFN/Slot:840.7
avril 09 13:41:07 [0m1712662867.413062 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.415361 [NR_MAC]     840. 8 Scheduling pucch reception in  840. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:07 [0m1712662867.415366 [PHY]   pack_ul_tti_request SFN/Slot:840.8
avril 09 13:41:07 [0m1712662867.415367 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:07 [0m1712662867.424146 [NR_MAC]   (840/7)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.426745 [NR_MAC]     840.17 Scheduling pucch reception in  840.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.426752 [PHY]   pack_ul_tti_request SFN/Slot:840.17
avril 09 13:41:07 [0m1712662867.426754 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.427894 [PHY]   pack_ul_tti_request SFN/Slot:840.18
avril 09 13:41:07 [0m1712662867.429046 [PHY]   pack_ul_tti_request SFN/Slot:840.19
avril 09 13:41:07 [0m1712662867.430277 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 841/0 
avril 09 13:41:07 [0m1712662867.436938 [NR_MAC]   (840/17)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.439394 [NR_MAC]   pucch_acknack  841. 7 Scheduling pucch reception in  841. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.439399 [PHY]   pack_ul_tti_request SFN/Slot:841.7
avril 09 13:41:07 [0m1712662867.439400 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.450954 [NR_MAC]   (841/7)uci_01->pduBitmap:3
avril 09 13:41:07 [0m1712662867.453464 [NR_MAC]     841.17 Scheduling pucch reception in  841.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.453483 [PHY]   pack_ul_tti_request SFN/Slot:841.17
avril 09 13:41:07 [0m1712662867.453485 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.454700 [PHY]   pack_ul_tti_request SFN/Slot:841.18
avril 09 13:41:07 [0m1712662867.455952 [PHY]   pack_ul_tti_request SFN/Slot:841.19
avril 09 13:41:07 [0m1712662867.463916 [NR_MAC]   (841/17)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.466500 [NR_MAC]     842. 7 Scheduling pucch reception in  842. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.466561 [PHY]   pack_ul_tti_request SFN/Slot:842.7
avril 09 13:41:07 [0m1712662867.466581 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.477775 [NR_MAC]   (842/7)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.480151 [NR_MAC]     842.17 Scheduling pucch reception in  842.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.480164 [PHY]   pack_ul_tti_request SFN/Slot:842.17
avril 09 13:41:07 [0m1712662867.480167 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.481484 [PHY]   pack_ul_tti_request SFN/Slot:842.18
avril 09 13:41:07 [0m1712662867.482742 [PHY]   pack_ul_tti_request SFN/Slot:842.19
avril 09 13:41:07 [0m1712662867.490292 [NR_MAC]   (842/17)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.493061 [NR_MAC]     843. 7 Scheduling pucch reception in  843. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.493070 [PHY]   pack_ul_tti_request SFN/Slot:843.7
avril 09 13:41:07 [0m1712662867.493073 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.503989 [NR_MAC]   (843/7)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.506268 [NR_MAC]     843.17 Scheduling pucch reception in  843.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.506274 [PHY]   pack_ul_tti_request SFN/Slot:843.17
avril 09 13:41:07 [0m1712662867.506276 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.507524 [PHY]   pack_ul_tti_request SFN/Slot:843.18
avril 09 13:41:07 [0m1712662867.508780 [PHY]   pack_ul_tti_request SFN/Slot:843.19
avril 09 13:41:07 [0m1712662867.516645 [NR_MAC]   (843/17)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.519167 [NR_MAC]     844. 7 Scheduling pucch reception in  844. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.519176 [PHY]   pack_ul_tti_request SFN/Slot:844.7
avril 09 13:41:07 [0m1712662867.519179 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.530177 [NR_MAC]   (844/7)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.532781 [NR_MAC]     844.17 Scheduling pucch reception in  844.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.532788 [PHY]   pack_ul_tti_request SFN/Slot:844.17
avril 09 13:41:07 [0m1712662867.532791 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.533868 [PHY]   pack_ul_tti_request SFN/Slot:844.18
avril 09 13:41:07 [0m1712662867.535083 [PHY]   pack_ul_tti_request SFN/Slot:844.19
avril 09 13:41:07 [0m1712662867.542831 [NR_MAC]   (844/17)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.545170 [NR_MAC]     845. 7 Scheduling pucch reception in  845. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.545178 [PHY]   pack_ul_tti_request SFN/Slot:845.7
avril 09 13:41:07 [0m1712662867.545180 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.556010 [NR_MAC]   (845/7)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.558527 [NR_MAC]     845.17 Scheduling pucch reception in  845.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.558534 [PHY]   pack_ul_tti_request SFN/Slot:845.17
avril 09 13:41:07 [0m1712662867.558536 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.559745 [PHY]   pack_ul_tti_request SFN/Slot:845.18
avril 09 13:41:07 [0m1712662867.561028 [PHY]   pack_ul_tti_request SFN/Slot:845.19
avril 09 13:41:07 [0m1712662867.568915 [NR_MAC]   (845/17)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.571163 [NR_MAC]     846. 7 Scheduling pucch reception in  846. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.571169 [PHY]   pack_ul_tti_request SFN/Slot:846.7
avril 09 13:41:07 [0m1712662867.571171 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.582398 [NR_MAC]   (846/7)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.584893 [NR_MAC]     846.17 Scheduling pucch reception in  846.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.584899 [PHY]   pack_ul_tti_request SFN/Slot:846.17
avril 09 13:41:07 [0m1712662867.584901 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.586028 [PHY]   pack_ul_tti_request SFN/Slot:846.18
avril 09 13:41:07 [0m1712662867.587329 [PHY]   pack_ul_tti_request SFN/Slot:846.19
avril 09 13:41:07 [0m1712662867.595101 [NR_MAC]   (846/17)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.597670 [NR_MAC]     847. 7 Scheduling pucch reception in  847. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.597706 [PHY]   pack_ul_tti_request SFN/Slot:847.7
avril 09 13:41:07 [0m1712662867.597721 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.609070 [NR_MAC]   (847/7)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.611347 [NR_MAC]     847.17 Scheduling pucch reception in  847.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.611357 [PHY]   pack_ul_tti_request SFN/Slot:847.17
avril 09 13:41:07 [0m1712662867.611361 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.612557 [PHY]   pack_ul_tti_request SFN/Slot:847.18
avril 09 13:41:07 [0m1712662867.613899 [PHY]   pack_ul_tti_request SFN/Slot:847.19
avril 09 13:41:07 [0m1712662867.621817 [NR_MAC]   (847/17)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.624300 [NR_MAC]     848. 7 Scheduling pucch reception in  848. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.624315 [PHY]   pack_ul_tti_request SFN/Slot:848.7
avril 09 13:41:07 [0m1712662867.624318 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.626260 [NR_MAC]     848. 8 Scheduling pucch reception in  848. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:07 [0m1712662867.626264 [PHY]   pack_ul_tti_request SFN/Slot:848.8
avril 09 13:41:07 [0m1712662867.626265 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:07 [0m1712662867.635536 [NR_MAC]   (848/7)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.637887 [NR_MAC]     848.17 Scheduling pucch reception in  848.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.637891 [PHY]   pack_ul_tti_request SFN/Slot:848.17
avril 09 13:41:07 [0m1712662867.637893 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.638990 [PHY]   pack_ul_tti_request SFN/Slot:848.18
avril 09 13:41:07 [0m1712662867.640256 [PHY]   pack_ul_tti_request SFN/Slot:848.19
avril 09 13:41:07 [0m1712662867.648125 [NR_MAC]   (848/17)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.650677 [NR_MAC]     849. 7 Scheduling pucch reception in  849. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.650710 [PHY]   pack_ul_tti_request SFN/Slot:849.7
avril 09 13:41:07 [0m1712662867.650724 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.661849 [NR_MAC]   (849/7)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.664137 [NR_MAC]     849.17 Scheduling pucch reception in  849.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.664143 [PHY]   pack_ul_tti_request SFN/Slot:849.17
avril 09 13:41:07 [0m1712662867.664150 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.665255 [PHY]   pack_ul_tti_request SFN/Slot:849.18
avril 09 13:41:07 [0m1712662867.666645 [PHY]   pack_ul_tti_request SFN/Slot:849.19
avril 09 13:41:07 [0m1712662867.674396 [NR_MAC]   (849/17)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.676837 [NR_MAC]     850. 7 Scheduling pucch reception in  850. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.676842 [PHY]   pack_ul_tti_request SFN/Slot:850.7
avril 09 13:41:07 [0m1712662867.676845 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.688096 [NR_MAC]   (850/7)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.690699 [NR_MAC]     850.17 Scheduling pucch reception in  850.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.690727 [PHY]   pack_ul_tti_request SFN/Slot:850.17
avril 09 13:41:07 [0m1712662867.690733 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.691873 [PHY]   pack_ul_tti_request SFN/Slot:850.18
avril 09 13:41:07 [0m1712662867.692976 [PHY]   pack_ul_tti_request SFN/Slot:850.19
avril 09 13:41:07 [0m1712662867.694291 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 851/0 
avril 09 13:41:07 [0m1712662867.700863 [NR_MAC]   (850/17)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.703106 [NR_MAC]   pucch_acknack  851. 7 Scheduling pucch reception in  851. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.703111 [PHY]   pack_ul_tti_request SFN/Slot:851.7
avril 09 13:41:07 [0m1712662867.703113 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.714277 [NR_MAC]   (851/7)uci_01->pduBitmap:3
avril 09 13:41:07 [0m1712662867.716853 [NR_MAC]     851.17 Scheduling pucch reception in  851.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.716886 [PHY]   pack_ul_tti_request SFN/Slot:851.17
avril 09 13:41:07 [0m1712662867.716899 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.717976 [PHY]   pack_ul_tti_request SFN/Slot:851.18
avril 09 13:41:07 [0m1712662867.719132 [PHY]   pack_ul_tti_request SFN/Slot:851.19
avril 09 13:41:07 [0m1712662867.726881 [NR_MAC]   (851/17)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.729229 [NR_MAC]     852. 7 Scheduling pucch reception in  852. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.729235 [PHY]   pack_ul_tti_request SFN/Slot:852.7
avril 09 13:41:07 [0m1712662867.729237 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.740523 [NR_MAC]   (852/7)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.742980 [NR_MAC]     852.17 Scheduling pucch reception in  852.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.742986 [PHY]   pack_ul_tti_request SFN/Slot:852.17
avril 09 13:41:07 [0m1712662867.742988 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.744042 [PHY]   pack_ul_tti_request SFN/Slot:852.18
avril 09 13:41:07 [0m1712662867.745349 [PHY]   pack_ul_tti_request SFN/Slot:852.19
avril 09 13:41:07 [0m1712662867.753197 [NR_MAC]   (852/17)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.755725 [NR_MAC]     853. 7 Scheduling pucch reception in  853. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.755763 [PHY]   pack_ul_tti_request SFN/Slot:853.7
avril 09 13:41:07 [0m1712662867.755765 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.767365 [NR_MAC]   (853/7)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.769869 [NR_MAC]     853.17 Scheduling pucch reception in  853.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.769874 [PHY]   pack_ul_tti_request SFN/Slot:853.17
avril 09 13:41:07 [0m1712662867.769876 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.770971 [PHY]   pack_ul_tti_request SFN/Slot:853.18
avril 09 13:41:07 [0m1712662867.772152 [PHY]   pack_ul_tti_request SFN/Slot:853.19
avril 09 13:41:07 [0m1712662867.780174 [NR_MAC]   (853/17)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.783057 [NR_MAC]     854. 7 Scheduling pucch reception in  854. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.783063 [PHY]   pack_ul_tti_request SFN/Slot:854.7
avril 09 13:41:07 [0m1712662867.783064 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.794087 [NR_MAC]   (854/7)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.796775 [NR_MAC]     854.17 Scheduling pucch reception in  854.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.796810 [PHY]   pack_ul_tti_request SFN/Slot:854.17
avril 09 13:41:07 [0m1712662867.796813 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.797903 [PHY]   pack_ul_tti_request SFN/Slot:854.18
avril 09 13:41:07 [0m1712662867.799131 [PHY]   pack_ul_tti_request SFN/Slot:854.19
avril 09 13:41:07 [0m1712662867.807280 [NR_MAC]   (854/17)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.809794 [NR_MAC]     855. 7 Scheduling pucch reception in  855. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.809842 [PHY]   pack_ul_tti_request SFN/Slot:855.7
avril 09 13:41:07 [0m1712662867.809857 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.820856 [NR_MAC]   (855/7)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.823172 [NR_MAC]     855.17 Scheduling pucch reception in  855.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.823182 [PHY]   pack_ul_tti_request SFN/Slot:855.17
avril 09 13:41:07 [0m1712662867.823185 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.824299 [PHY]   pack_ul_tti_request SFN/Slot:855.18
avril 09 13:41:07 [0m1712662867.825635 [PHY]   pack_ul_tti_request SFN/Slot:855.19
avril 09 13:41:07 [0m1712662867.833689 [NR_MAC]   (855/17)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.836071 [NR_MAC]     856. 7 Scheduling pucch reception in  856. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.836085 [PHY]   pack_ul_tti_request SFN/Slot:856.7
avril 09 13:41:07 [0m1712662867.836089 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.838195 [NR_MAC]     856. 8 Scheduling pucch reception in  856. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:07 [0m1712662867.838210 [PHY]   pack_ul_tti_request SFN/Slot:856.8
avril 09 13:41:07 [0m1712662867.838212 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:07 [0m1712662867.847620 [NR_MAC]   (856/7)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.850097 [NR_MAC]     856.17 Scheduling pucch reception in  856.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.850107 [PHY]   pack_ul_tti_request SFN/Slot:856.17
avril 09 13:41:07 [0m1712662867.850110 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.851213 [PHY]   pack_ul_tti_request SFN/Slot:856.18
avril 09 13:41:07 [0m1712662867.852322 [PHY]   pack_ul_tti_request SFN/Slot:856.19
avril 09 13:41:07 [0m1712662867.859886 [NR_MAC]   (856/17)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.862277 [NR_MAC]     857. 7 Scheduling pucch reception in  857. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.862285 [PHY]   pack_ul_tti_request SFN/Slot:857.7
avril 09 13:41:07 [0m1712662867.862289 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.873167 [NR_MAC]   (857/7)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.875627 [NR_MAC]     857.17 Scheduling pucch reception in  857.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.875638 [PHY]   pack_ul_tti_request SFN/Slot:857.17
avril 09 13:41:07 [0m1712662867.875641 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.876756 [PHY]   pack_ul_tti_request SFN/Slot:857.18
avril 09 13:41:07 [0m1712662867.877965 [PHY]   pack_ul_tti_request SFN/Slot:857.19
avril 09 13:41:07 [0m1712662867.885871 [NR_MAC]   (857/17)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.888366 [NR_MAC]     858. 7 Scheduling pucch reception in  858. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.888378 [PHY]   pack_ul_tti_request SFN/Slot:858.7
avril 09 13:41:07 [0m1712662867.888381 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.899771 [NR_MAC]   (858/7)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.902086 [NR_MAC]     858.17 Scheduling pucch reception in  858.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.902094 [PHY]   pack_ul_tti_request SFN/Slot:858.17
avril 09 13:41:07 [0m1712662867.902096 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.903242 [PHY]   pack_ul_tti_request SFN/Slot:858.18
avril 09 13:41:07 [0m1712662867.904533 [PHY]   pack_ul_tti_request SFN/Slot:858.19
avril 09 13:41:07 [0m1712662867.912723 [NR_MAC]   (858/17)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.915088 [NR_MAC]     859. 7 Scheduling pucch reception in  859. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.915096 [PHY]   pack_ul_tti_request SFN/Slot:859.7
avril 09 13:41:07 [0m1712662867.915099 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.926456 [NR_MAC]   (859/7)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.928929 [NR_MAC]     859.17 Scheduling pucch reception in  859.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.928937 [PHY]   pack_ul_tti_request SFN/Slot:859.17
avril 09 13:41:07 [0m1712662867.928939 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.930028 [PHY]   pack_ul_tti_request SFN/Slot:859.18
avril 09 13:41:07 [0m1712662867.931351 [PHY]   pack_ul_tti_request SFN/Slot:859.19
avril 09 13:41:07 [0m1712662867.938911 [NR_MAC]   (859/17)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.941509 [NR_MAC]     860. 7 Scheduling pucch reception in  860. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.941516 [PHY]   pack_ul_tti_request SFN/Slot:860.7
avril 09 13:41:07 [0m1712662867.941519 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.952972 [NR_MAC]   (860/7)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.955353 [NR_MAC]     860.17 Scheduling pucch reception in  860.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.955361 [PHY]   pack_ul_tti_request SFN/Slot:860.17
avril 09 13:41:07 [0m1712662867.955364 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.956562 [PHY]   pack_ul_tti_request SFN/Slot:860.18
avril 09 13:41:07 [0m1712662867.957767 [PHY]   pack_ul_tti_request SFN/Slot:860.19
avril 09 13:41:07 [0m1712662867.958907 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 861/0 
avril 09 13:41:07 [0m1712662867.965107 [NR_MAC]   (860/17)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.967771 [NR_MAC]   pucch_acknack  861. 7 Scheduling pucch reception in  861. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.967781 [PHY]   pack_ul_tti_request SFN/Slot:861.7
avril 09 13:41:07 [0m1712662867.967784 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.978550 [NR_MAC]   (861/7)uci_01->pduBitmap:3
avril 09 13:41:07 [0m1712662867.980935 [NR_MAC]     861.17 Scheduling pucch reception in  861.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.980944 [PHY]   pack_ul_tti_request SFN/Slot:861.17
avril 09 13:41:07 [0m1712662867.980947 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:07 [0m1712662867.982002 [PHY]   pack_ul_tti_request SFN/Slot:861.18
avril 09 13:41:07 [0m1712662867.983318 [PHY]   pack_ul_tti_request SFN/Slot:861.19
avril 09 13:41:07 [0m1712662867.990923 [NR_MAC]   (861/17)uci_01->pduBitmap:1
avril 09 13:41:07 [0m1712662867.993385 [NR_MAC]     862. 7 Scheduling pucch reception in  862. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:07 [0m1712662867.993393 [PHY]   pack_ul_tti_request SFN/Slot:862.7
avril 09 13:41:07 [0m1712662867.993396 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.004526 [NR_MAC]   (862/7)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.006932 [NR_MAC]     862.17 Scheduling pucch reception in  862.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.006939 [PHY]   pack_ul_tti_request SFN/Slot:862.17
avril 09 13:41:08 [0m1712662868.006943 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.007985 [PHY]   pack_ul_tti_request SFN/Slot:862.18
avril 09 13:41:08 [0m1712662868.009258 [PHY]   pack_ul_tti_request SFN/Slot:862.19
avril 09 13:41:08 [0m1712662868.016824 [NR_MAC]   (862/17)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.019275 [NR_MAC]     863. 7 Scheduling pucch reception in  863. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.019283 [PHY]   pack_ul_tti_request SFN/Slot:863.7
avril 09 13:41:08 [0m1712662868.019285 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.030487 [NR_MAC]   (863/7)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.032943 [NR_MAC]     863.17 Scheduling pucch reception in  863.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.032951 [PHY]   pack_ul_tti_request SFN/Slot:863.17
avril 09 13:41:08 [0m1712662868.032953 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.033990 [PHY]   pack_ul_tti_request SFN/Slot:863.18
avril 09 13:41:08 [0m1712662868.035279 [PHY]   pack_ul_tti_request SFN/Slot:863.19
avril 09 13:41:08 [0m1712662868.042845 [NR_MAC]   (863/17)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.045362 [NR_MAC]     864. 7 Scheduling pucch reception in  864. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.045369 [PHY]   pack_ul_tti_request SFN/Slot:864.7
avril 09 13:41:08 [0m1712662868.045372 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.047318 [NR_MAC]     864. 8 Scheduling pucch reception in  864. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:08 [0m1712662868.047323 [PHY]   pack_ul_tti_request SFN/Slot:864.8
avril 09 13:41:08 [0m1712662868.047324 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:08 [0m1712662868.056251 [NR_MAC]   (864/7)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.058867 [NR_MAC]     864.17 Scheduling pucch reception in  864.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.058875 [PHY]   pack_ul_tti_request SFN/Slot:864.17
avril 09 13:41:08 [0m1712662868.058885 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.060004 [PHY]   pack_ul_tti_request SFN/Slot:864.18
avril 09 13:41:08 [0m1712662868.061292 [PHY]   pack_ul_tti_request SFN/Slot:864.19
avril 09 13:41:08 [0m1712662868.069104 [NR_MAC]   (864/17)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.071617 [NR_MAC]     865. 7 Scheduling pucch reception in  865. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.071626 [PHY]   pack_ul_tti_request SFN/Slot:865.7
avril 09 13:41:08 [0m1712662868.071628 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.083096 [NR_MAC]   (865/7)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.085675 [NR_MAC]     865.17 Scheduling pucch reception in  865.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.085771 [PHY]   pack_ul_tti_request SFN/Slot:865.17
avril 09 13:41:08 [0m1712662868.085775 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.086915 [PHY]   pack_ul_tti_request SFN/Slot:865.18
avril 09 13:41:08 [0m1712662868.088054 [PHY]   pack_ul_tti_request SFN/Slot:865.19
avril 09 13:41:08 [0m1712662868.095956 [NR_MAC]   (865/17)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.098439 [NR_MAC]     866. 7 Scheduling pucch reception in  866. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.098446 [PHY]   pack_ul_tti_request SFN/Slot:866.7
avril 09 13:41:08 [0m1712662868.098449 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.109678 [NR_MAC]   (866/7)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.112047 [NR_MAC]     866.17 Scheduling pucch reception in  866.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.112054 [PHY]   pack_ul_tti_request SFN/Slot:866.17
avril 09 13:41:08 [0m1712662868.112057 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.113151 [PHY]   pack_ul_tti_request SFN/Slot:866.18
avril 09 13:41:08 [0m1712662868.114452 [PHY]   pack_ul_tti_request SFN/Slot:866.19
avril 09 13:41:08 [0m1712662868.122150 [NR_MAC]   (866/17)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.124794 [NR_MAC]     867. 7 Scheduling pucch reception in  867. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.124802 [PHY]   pack_ul_tti_request SFN/Slot:867.7
avril 09 13:41:08 [0m1712662868.124805 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.135844 [NR_MAC]   (867/7)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.138067 [NR_MAC]     867.17 Scheduling pucch reception in  867.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.138075 [PHY]   pack_ul_tti_request SFN/Slot:867.17
avril 09 13:41:08 [0m1712662868.138077 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.139119 [PHY]   pack_ul_tti_request SFN/Slot:867.18
avril 09 13:41:08 [0m1712662868.140291 [PHY]   pack_ul_tti_request SFN/Slot:867.19
avril 09 13:41:08 [0m1712662868.148002 [NR_MAC]   (867/17)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.150491 [NR_MAC]     868. 7 Scheduling pucch reception in  868. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.150498 [PHY]   pack_ul_tti_request SFN/Slot:868.7
avril 09 13:41:08 [0m1712662868.150501 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.161758 [NR_MAC]   (868/7)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.164066 [NR_MAC]     868.17 Scheduling pucch reception in  868.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.164073 [PHY]   pack_ul_tti_request SFN/Slot:868.17
avril 09 13:41:08 [0m1712662868.164075 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.165141 [PHY]   pack_ul_tti_request SFN/Slot:868.18
avril 09 13:41:08 [0m1712662868.166391 [PHY]   pack_ul_tti_request SFN/Slot:868.19
avril 09 13:41:08 [0m1712662868.174101 [NR_MAC]   (868/17)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.176745 [NR_MAC]     869. 7 Scheduling pucch reception in  869. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.176753 [PHY]   pack_ul_tti_request SFN/Slot:869.7
avril 09 13:41:08 [0m1712662868.176757 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.187887 [NR_MAC]   (869/7)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.190219 [NR_MAC]     869.17 Scheduling pucch reception in  869.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.190262 [PHY]   pack_ul_tti_request SFN/Slot:869.17
avril 09 13:41:08 [0m1712662868.190278 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.191355 [PHY]   pack_ul_tti_request SFN/Slot:869.18
avril 09 13:41:08 [0m1712662868.192602 [PHY]   pack_ul_tti_request SFN/Slot:869.19
avril 09 13:41:08 [0m1712662868.200403 [NR_MAC]   (869/17)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.202971 [NR_MAC]     870. 7 Scheduling pucch reception in  870. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.202977 [PHY]   pack_ul_tti_request SFN/Slot:870.7
avril 09 13:41:08 [0m1712662868.202980 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.214180 [NR_MAC]   (870/7)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.216752 [NR_MAC]     870.17 Scheduling pucch reception in  870.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.216786 [PHY]   pack_ul_tti_request SFN/Slot:870.17
avril 09 13:41:08 [0m1712662868.216790 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.217927 [PHY]   pack_ul_tti_request SFN/Slot:870.18
avril 09 13:41:08 [0m1712662868.219081 [PHY]   pack_ul_tti_request SFN/Slot:870.19
avril 09 13:41:08 [0m1712662868.220313 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 871/0 
avril 09 13:41:08 [0m1712662868.226876 [NR_MAC]   (870/17)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.229192 [NR_MAC]   pucch_acknack  871. 7 Scheduling pucch reception in  871. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.229201 [PHY]   pack_ul_tti_request SFN/Slot:871.7
avril 09 13:41:08 [0m1712662868.229205 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.240681 [NR_MAC]   (871/7)uci_01->pduBitmap:3
avril 09 13:41:08 [0m1712662868.242992 [NR_MAC]     871.17 Scheduling pucch reception in  871.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.243000 [PHY]   pack_ul_tti_request SFN/Slot:871.17
avril 09 13:41:08 [0m1712662868.243002 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.244154 [PHY]   pack_ul_tti_request SFN/Slot:871.18
avril 09 13:41:08 [0m1712662868.245589 [PHY]   pack_ul_tti_request SFN/Slot:871.19
avril 09 13:41:08 [0m1712662868.253166 [NR_MAC]   (871/17)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.255745 [NR_MAC]     872. 7 Scheduling pucch reception in  872. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.255749 [PHY]   pack_ul_tti_request SFN/Slot:872.7
avril 09 13:41:08 [0m1712662868.255751 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.257813 [NR_MAC]     872. 8 Scheduling pucch reception in  872. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:08 [0m1712662868.257818 [PHY]   pack_ul_tti_request SFN/Slot:872.8
avril 09 13:41:08 [0m1712662868.257819 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:08 [0m1712662868.266949 [NR_MAC]   (872/7)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.269313 [NR_MAC]     872.17 Scheduling pucch reception in  872.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.269317 [PHY]   pack_ul_tti_request SFN/Slot:872.17
avril 09 13:41:08 [0m1712662868.269319 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.270467 [PHY]   pack_ul_tti_request SFN/Slot:872.18
avril 09 13:41:08 [0m1712662868.271628 [PHY]   pack_ul_tti_request SFN/Slot:872.19
avril 09 13:41:08 [0m1712662868.279523 [NR_MAC]   (872/17)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.282028 [NR_MAC]     873. 7 Scheduling pucch reception in  873. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.282040 [PHY]   pack_ul_tti_request SFN/Slot:873.7
avril 09 13:41:08 [0m1712662868.282044 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.293150 [NR_MAC]   (873/7)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.295694 [NR_MAC]     873.17 Scheduling pucch reception in  873.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.295742 [PHY]   pack_ul_tti_request SFN/Slot:873.17
avril 09 13:41:08 [0m1712662868.295745 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.296957 [PHY]   pack_ul_tti_request SFN/Slot:873.18
avril 09 13:41:08 [0m1712662868.298082 [PHY]   pack_ul_tti_request SFN/Slot:873.19
avril 09 13:41:08 [0m1712662868.305900 [NR_MAC]   (873/17)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.308318 [NR_MAC]     874. 7 Scheduling pucch reception in  874. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.308326 [PHY]   pack_ul_tti_request SFN/Slot:874.7
avril 09 13:41:08 [0m1712662868.308342 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.319600 [NR_MAC]   (874/7)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.322018 [NR_MAC]     874.17 Scheduling pucch reception in  874.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.322024 [PHY]   pack_ul_tti_request SFN/Slot:874.17
avril 09 13:41:08 [0m1712662868.322026 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.323099 [PHY]   pack_ul_tti_request SFN/Slot:874.18
avril 09 13:41:08 [0m1712662868.324279 [PHY]   pack_ul_tti_request SFN/Slot:874.19
avril 09 13:41:08 [0m1712662868.331816 [NR_MAC]   (874/17)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.334348 [NR_MAC]     875. 7 Scheduling pucch reception in  875. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.334355 [PHY]   pack_ul_tti_request SFN/Slot:875.7
avril 09 13:41:08 [0m1712662868.334358 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.345230 [NR_MAC]   (875/7)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.347880 [NR_MAC]     875.17 Scheduling pucch reception in  875.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.347912 [PHY]   pack_ul_tti_request SFN/Slot:875.17
avril 09 13:41:08 [0m1712662868.347913 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.349125 [PHY]   pack_ul_tti_request SFN/Slot:875.18
avril 09 13:41:08 [0m1712662868.350367 [PHY]   pack_ul_tti_request SFN/Slot:875.19
avril 09 13:41:08 [0m1712662868.357921 [NR_MAC]   (875/17)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.360492 [NR_MAC]     876. 7 Scheduling pucch reception in  876. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.360503 [PHY]   pack_ul_tti_request SFN/Slot:876.7
avril 09 13:41:08 [0m1712662868.360507 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.371239 [NR_MAC]   (876/7)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.373717 [NR_MAC]     876.17 Scheduling pucch reception in  876.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.373725 [PHY]   pack_ul_tti_request SFN/Slot:876.17
avril 09 13:41:08 [0m1712662868.373728 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.374795 [PHY]   pack_ul_tti_request SFN/Slot:876.18
avril 09 13:41:08 [0m1712662868.375970 [PHY]   pack_ul_tti_request SFN/Slot:876.19
avril 09 13:41:08 [0m1712662868.383501 [NR_MAC]   (876/17)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.384886 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 877/6 
avril 09 13:41:08 [0m1712662868.385983 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 877/7 
avril 09 13:41:08 [0m1712662868.385988 [NR_MAC]     877. 7 Scheduling pucch reception in  877. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.385997 [PHY]   pack_ul_tti_request SFN/Slot:877.7
avril 09 13:41:08 [0m1712662868.385999 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.396220 [NR_MAC]   (877/7)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.398830 [NR_MAC]   pucch_acknack  877.17 Scheduling pucch reception in  877.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.398844 [PHY]   pack_ul_tti_request SFN/Slot:877.17
avril 09 13:41:08 [0m1712662868.398847 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.399905 [PHY]   pack_ul_tti_request SFN/Slot:877.18
avril 09 13:41:08 [0m1712662868.401098 [PHY]   pack_ul_tti_request SFN/Slot:877.19
avril 09 13:41:08 [0m1712662868.408443 [NR_MAC]   (877/17)uci_01->pduBitmap:3
avril 09 13:41:08 [0m1712662868.411013 [NR_MAC]     878. 7 Scheduling pucch reception in  878. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.411018 [PHY]   pack_ul_tti_request SFN/Slot:878.7
avril 09 13:41:08 [0m1712662868.411020 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.422032 [NR_MAC]   (878/7)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.424409 [NR_MAC]     878.17 Scheduling pucch reception in  878.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.424416 [PHY]   pack_ul_tti_request SFN/Slot:878.17
avril 09 13:41:08 [0m1712662868.424418 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.425683 [PHY]   pack_ul_tti_request SFN/Slot:878.18
avril 09 13:41:08 [0m1712662868.426924 [PHY]   pack_ul_tti_request SFN/Slot:878.19
avril 09 13:41:08 [0m1712662868.434325 [NR_MAC]   (878/17)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.436813 [NR_MAC]     879. 7 Scheduling pucch reception in  879. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.436821 [PHY]   pack_ul_tti_request SFN/Slot:879.7
avril 09 13:41:08 [0m1712662868.436824 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.447992 [NR_MAC]   (879/7)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.450442 [NR_MAC]     879.17 Scheduling pucch reception in  879.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.450451 [PHY]   pack_ul_tti_request SFN/Slot:879.17
avril 09 13:41:08 [0m1712662868.450454 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.451624 [PHY]   pack_ul_tti_request SFN/Slot:879.18
avril 09 13:41:08 [0m1712662868.452869 [PHY]   pack_ul_tti_request SFN/Slot:879.19
avril 09 13:41:08 [0m1712662868.460473 [NR_MAC]   (879/17)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.463073 [NR_MAC]     880. 7 Scheduling pucch reception in  880. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.463083 [PHY]   pack_ul_tti_request SFN/Slot:880.7
avril 09 13:41:08 [0m1712662868.463087 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.465080 [NR_MAC]     880. 8 Scheduling pucch reception in  880. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:08 [0m1712662868.465089 [PHY]   pack_ul_tti_request SFN/Slot:880.8
avril 09 13:41:08 [0m1712662868.465090 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:08 [0m1712662868.474208 [NR_MAC]   (880/7)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.476801 [NR_MAC]     880.17 Scheduling pucch reception in  880.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.476813 [PHY]   pack_ul_tti_request SFN/Slot:880.17
avril 09 13:41:08 [0m1712662868.476816 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.477966 [PHY]   pack_ul_tti_request SFN/Slot:880.18
avril 09 13:41:08 [0m1712662868.479219 [PHY]   pack_ul_tti_request SFN/Slot:880.19
avril 09 13:41:08 [0m1712662868.480423 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 881/0 
avril 09 13:41:08 [0m1712662868.486848 [NR_MAC]   (880/17)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.489232 [NR_MAC]   pucch_acknack  881. 7 Scheduling pucch reception in  881. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.489237 [PHY]   pack_ul_tti_request SFN/Slot:881.7
avril 09 13:41:08 [0m1712662868.489239 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.500570 [NR_MAC]   (881/7)uci_01->pduBitmap:3
avril 09 13:41:08 [0m1712662868.502859 [NR_MAC]     881.17 Scheduling pucch reception in  881.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.502868 [PHY]   pack_ul_tti_request SFN/Slot:881.17
avril 09 13:41:08 [0m1712662868.502870 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.503948 [PHY]   pack_ul_tti_request SFN/Slot:881.18
avril 09 13:41:08 [0m1712662868.505124 [PHY]   pack_ul_tti_request SFN/Slot:881.19
avril 09 13:41:08 [0m1712662868.512865 [NR_MAC]   (881/17)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.515365 [NR_MAC]     882. 7 Scheduling pucch reception in  882. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.515406 [PHY]   pack_ul_tti_request SFN/Slot:882.7
avril 09 13:41:08 [0m1712662868.515428 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.526124 [NR_MAC]   (882/7)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.528526 [NR_MAC]     882.17 Scheduling pucch reception in  882.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.528532 [PHY]   pack_ul_tti_request SFN/Slot:882.17
avril 09 13:41:08 [0m1712662868.528534 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.529670 [PHY]   pack_ul_tti_request SFN/Slot:882.18
avril 09 13:41:08 [0m1712662868.530944 [PHY]   pack_ul_tti_request SFN/Slot:882.19
avril 09 13:41:08 [0m1712662868.538037 [NR_MAC]   (882/17)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.540539 [NR_MAC]     883. 7 Scheduling pucch reception in  883. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.540548 [PHY]   pack_ul_tti_request SFN/Slot:883.7
avril 09 13:41:08 [0m1712662868.540552 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.551916 [NR_MAC]   (883/7)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.554115 [NR_MAC]     883.17 Scheduling pucch reception in  883.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.554121 [PHY]   pack_ul_tti_request SFN/Slot:883.17
avril 09 13:41:08 [0m1712662868.554123 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.555168 [PHY]   pack_ul_tti_request SFN/Slot:883.18
avril 09 13:41:08 [0m1712662868.556569 [PHY]   pack_ul_tti_request SFN/Slot:883.19
avril 09 13:41:08 [0m1712662868.564144 [NR_MAC]   (883/17)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.566724 [NR_MAC]     884. 7 Scheduling pucch reception in  884. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.566730 [PHY]   pack_ul_tti_request SFN/Slot:884.7
avril 09 13:41:08 [0m1712662868.566732 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.577812 [NR_MAC]   (884/7)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.580093 [NR_MAC]     884.17 Scheduling pucch reception in  884.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.580099 [PHY]   pack_ul_tti_request SFN/Slot:884.17
avril 09 13:41:08 [0m1712662868.580101 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.581195 [PHY]   pack_ul_tti_request SFN/Slot:884.18
avril 09 13:41:08 [0m1712662868.582312 [PHY]   pack_ul_tti_request SFN/Slot:884.19
avril 09 13:41:08 [0m1712662868.589743 [NR_MAC]   (884/17)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.592013 [NR_MAC]     885. 7 Scheduling pucch reception in  885. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.592018 [PHY]   pack_ul_tti_request SFN/Slot:885.7
avril 09 13:41:08 [0m1712662868.592019 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.602920 [NR_MAC]   (885/7)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.605108 [NR_MAC]     885.17 Scheduling pucch reception in  885.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.605114 [PHY]   pack_ul_tti_request SFN/Slot:885.17
avril 09 13:41:08 [0m1712662868.605116 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.606173 [PHY]   pack_ul_tti_request SFN/Slot:885.18
avril 09 13:41:08 [0m1712662868.607310 [PHY]   pack_ul_tti_request SFN/Slot:885.19
avril 09 13:41:08 [0m1712662868.614852 [NR_MAC]   (885/17)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.617135 [NR_MAC]     886. 7 Scheduling pucch reception in  886. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.617143 [PHY]   pack_ul_tti_request SFN/Slot:886.7
avril 09 13:41:08 [0m1712662868.617147 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.627974 [NR_MAC]   (886/7)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.630340 [NR_MAC]     886.17 Scheduling pucch reception in  886.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.630348 [PHY]   pack_ul_tti_request SFN/Slot:886.17
avril 09 13:41:08 [0m1712662868.630351 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.631579 [PHY]   pack_ul_tti_request SFN/Slot:886.18
avril 09 13:41:08 [0m1712662868.632770 [PHY]   pack_ul_tti_request SFN/Slot:886.19
avril 09 13:41:08 [0m1712662868.640542 [NR_MAC]   (886/17)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.642928 [NR_MAC]     887. 7 Scheduling pucch reception in  887. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.642935 [PHY]   pack_ul_tti_request SFN/Slot:887.7
avril 09 13:41:08 [0m1712662868.642938 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.654101 [NR_MAC]   (887/7)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.656610 [NR_MAC]     887.17 Scheduling pucch reception in  887.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.656619 [PHY]   pack_ul_tti_request SFN/Slot:887.17
avril 09 13:41:08 [0m1712662868.656630 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.657771 [PHY]   pack_ul_tti_request SFN/Slot:887.18
avril 09 13:41:08 [0m1712662868.658914 [PHY]   pack_ul_tti_request SFN/Slot:887.19
avril 09 13:41:08 [0m1712662868.666291 [NR_MAC]   (887/17)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.668948 [NR_MAC]     888. 7 Scheduling pucch reception in  888. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.668958 [PHY]   pack_ul_tti_request SFN/Slot:888.7
avril 09 13:41:08 [0m1712662868.668961 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.670874 [NR_MAC]     888. 8 Scheduling pucch reception in  888. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:08 [0m1712662868.670880 [PHY]   pack_ul_tti_request SFN/Slot:888.8
avril 09 13:41:08 [0m1712662868.670883 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:08 [0m1712662868.679728 [NR_MAC]   (888/7)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.682016 [NR_MAC]     888.17 Scheduling pucch reception in  888.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.682024 [PHY]   pack_ul_tti_request SFN/Slot:888.17
avril 09 13:41:08 [0m1712662868.682027 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.683146 [PHY]   pack_ul_tti_request SFN/Slot:888.18
avril 09 13:41:08 [0m1712662868.684384 [PHY]   pack_ul_tti_request SFN/Slot:888.19
avril 09 13:41:08 [0m1712662868.692157 [NR_MAC]   (888/17)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.694720 [NR_MAC]     889. 7 Scheduling pucch reception in  889. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.694752 [PHY]   pack_ul_tti_request SFN/Slot:889.7
avril 09 13:41:08 [0m1712662868.694754 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.705934 [NR_MAC]   (889/7)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.708148 [NR_MAC]     889.17 Scheduling pucch reception in  889.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.708155 [PHY]   pack_ul_tti_request SFN/Slot:889.17
avril 09 13:41:08 [0m1712662868.708158 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.709206 [PHY]   pack_ul_tti_request SFN/Slot:889.18
avril 09 13:41:08 [0m1712662868.710589 [PHY]   pack_ul_tti_request SFN/Slot:889.19
avril 09 13:41:08 [0m1712662868.718153 [NR_MAC]   (889/17)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.720614 [NR_MAC]     890. 7 Scheduling pucch reception in  890. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.720623 [PHY]   pack_ul_tti_request SFN/Slot:890.7
avril 09 13:41:08 [0m1712662868.720626 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.731720 [NR_MAC]   (890/7)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.733988 [NR_MAC]     890.17 Scheduling pucch reception in  890.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.733996 [PHY]   pack_ul_tti_request SFN/Slot:890.17
avril 09 13:41:08 [0m1712662868.733998 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.735053 [PHY]   pack_ul_tti_request SFN/Slot:890.18
avril 09 13:41:08 [0m1712662868.736148 [PHY]   pack_ul_tti_request SFN/Slot:890.19
avril 09 13:41:08 [0m1712662868.737385 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 891/0 
avril 09 13:41:08 [0m1712662868.743817 [NR_MAC]   (890/17)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.746018 [NR_MAC]   pucch_acknack  891. 7 Scheduling pucch reception in  891. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.746028 [PHY]   pack_ul_tti_request SFN/Slot:891.7
avril 09 13:41:08 [0m1712662868.746031 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.756955 [NR_MAC]   (891/7)uci_01->pduBitmap:3
avril 09 13:41:08 [0m1712662868.759414 [NR_MAC]     891.17 Scheduling pucch reception in  891.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.759421 [PHY]   pack_ul_tti_request SFN/Slot:891.17
avril 09 13:41:08 [0m1712662868.759423 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.760500 [PHY]   pack_ul_tti_request SFN/Slot:891.18
avril 09 13:41:08 [0m1712662868.761640 [PHY]   pack_ul_tti_request SFN/Slot:891.19
avril 09 13:41:08 [0m1712662868.769088 [NR_MAC]   (891/17)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.771591 [NR_MAC]     892. 7 Scheduling pucch reception in  892. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.771597 [PHY]   pack_ul_tti_request SFN/Slot:892.7
avril 09 13:41:08 [0m1712662868.771599 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.782434 [NR_MAC]   (892/7)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.784904 [NR_MAC]     892.17 Scheduling pucch reception in  892.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.784914 [PHY]   pack_ul_tti_request SFN/Slot:892.17
avril 09 13:41:08 [0m1712662868.784917 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.785994 [PHY]   pack_ul_tti_request SFN/Slot:892.18
avril 09 13:41:08 [0m1712662868.787103 [PHY]   pack_ul_tti_request SFN/Slot:892.19
avril 09 13:41:08 [0m1712662868.794862 [NR_MAC]   (892/17)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.797095 [NR_MAC]     893. 7 Scheduling pucch reception in  893. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.797106 [PHY]   pack_ul_tti_request SFN/Slot:893.7
avril 09 13:41:08 [0m1712662868.797108 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.807816 [NR_MAC]   (893/7)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.810083 [NR_MAC]     893.17 Scheduling pucch reception in  893.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.810089 [PHY]   pack_ul_tti_request SFN/Slot:893.17
avril 09 13:41:08 [0m1712662868.810090 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.811445 [PHY]   pack_ul_tti_request SFN/Slot:893.18
avril 09 13:41:08 [0m1712662868.812643 [PHY]   pack_ul_tti_request SFN/Slot:893.19
avril 09 13:41:08 [0m1712662868.820516 [NR_MAC]   (893/17)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.823116 [NR_MAC]     894. 7 Scheduling pucch reception in  894. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.823148 [PHY]   pack_ul_tti_request SFN/Slot:894.7
avril 09 13:41:08 [0m1712662868.823169 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.834006 [NR_MAC]   (894/7)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.836753 [NR_MAC]     894.17 Scheduling pucch reception in  894.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.836764 [PHY]   pack_ul_tti_request SFN/Slot:894.17
avril 09 13:41:08 [0m1712662868.836767 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.837867 [PHY]   pack_ul_tti_request SFN/Slot:894.18
avril 09 13:41:08 [0m1712662868.839092 [PHY]   pack_ul_tti_request SFN/Slot:894.19
avril 09 13:41:08 [0m1712662868.846931 [NR_MAC]   (894/17)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.849407 [NR_MAC]     895. 7 Scheduling pucch reception in  895. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.849416 [PHY]   pack_ul_tti_request SFN/Slot:895.7
avril 09 13:41:08 [0m1712662868.849419 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.860322 [NR_MAC]   (895/7)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.862782 [NR_MAC]     895.17 Scheduling pucch reception in  895.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.862793 [PHY]   pack_ul_tti_request SFN/Slot:895.17
avril 09 13:41:08 [0m1712662868.862796 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.863824 [PHY]   pack_ul_tti_request SFN/Slot:895.18
avril 09 13:41:08 [0m1712662868.864967 [PHY]   pack_ul_tti_request SFN/Slot:895.19
avril 09 13:41:08 [0m1712662868.866124 [NR_MAC]   Frame.Slot 896.0
avril 09 13:41:08 UE RNTI fabe CU-UE-ID 1 in-sync PH 0 dB PCMAX 0 dBm, average RSRP -44 (16 meas)
avril 09 13:41:08 UE fabe: dlsch_rounds 435/1/0/0, dlsch_errors 0, pucch0_DTX 0, BLER 0.00000 MCS (0) 9
avril 09 13:41:08 UE fabe: ulsch_rounds 8414/0/0/0, ulsch_errors 0, ulsch_DTX 0, BLER 0.00000 MCS (0) 9
avril 09 13:41:08 UE fabe: MAC:    TX          52668 RX         708624 bytes
avril 09 13:41:08 UE fabe: LCID 1: TX            966 RX            282 bytes
avril 09 13:41:08 UE fabe: LCID 2: TX              0 RX              0 bytes
avril 09 13:41:08 UE fabe: LCID 4: TX           6615 RX           6844 bytes
avril 09 13:41:08 
avril 09 13:41:08 [0m1712662868.872643 [NR_MAC]   (895/17)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.875122 [NR_MAC]     896. 7 Scheduling pucch reception in  896. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.875136 [PHY]   pack_ul_tti_request SFN/Slot:896.7
avril 09 13:41:08 [0m1712662868.875150 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.877084 [NR_MAC]     896. 8 Scheduling pucch reception in  896. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:08 [0m1712662868.877090 [PHY]   pack_ul_tti_request SFN/Slot:896.8
avril 09 13:41:08 [0m1712662868.877092 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:08 [0m1712662868.886248 [NR_MAC]   (896/7)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.888680 [NR_MAC]     896.17 Scheduling pucch reception in  896.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.888689 [PHY]   pack_ul_tti_request SFN/Slot:896.17
avril 09 13:41:08 [0m1712662868.888692 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.889738 [PHY]   pack_ul_tti_request SFN/Slot:896.18
avril 09 13:41:08 [0m1712662868.891019 [PHY]   pack_ul_tti_request SFN/Slot:896.19
avril 09 13:41:08 [0m1712662868.898680 [NR_MAC]   (896/17)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.900976 [NR_MAC]     897. 7 Scheduling pucch reception in  897. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.900986 [PHY]   pack_ul_tti_request SFN/Slot:897.7
avril 09 13:41:08 [0m1712662868.900989 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.911865 [NR_MAC]   (897/7)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.914276 [NR_MAC]     897.17 Scheduling pucch reception in  897.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.914284 [PHY]   pack_ul_tti_request SFN/Slot:897.17
avril 09 13:41:08 [0m1712662868.914287 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.915507 [PHY]   pack_ul_tti_request SFN/Slot:897.18
avril 09 13:41:08 [0m1712662868.916790 [PHY]   pack_ul_tti_request SFN/Slot:897.19
avril 09 13:41:08 [0m1712662868.924514 [NR_MAC]   (897/17)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.927007 [NR_MAC]     898. 7 Scheduling pucch reception in  898. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.927014 [PHY]   pack_ul_tti_request SFN/Slot:898.7
avril 09 13:41:08 [0m1712662868.927017 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.938441 [NR_MAC]   (898/7)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.940974 [NR_MAC]     898.17 Scheduling pucch reception in  898.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.940980 [PHY]   pack_ul_tti_request SFN/Slot:898.17
avril 09 13:41:08 [0m1712662868.940982 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.942077 [PHY]   pack_ul_tti_request SFN/Slot:898.18
avril 09 13:41:08 [0m1712662868.943391 [PHY]   pack_ul_tti_request SFN/Slot:898.19
avril 09 13:41:08 [0m1712662868.951348 [NR_MAC]   (898/17)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.953883 [NR_MAC]     899. 7 Scheduling pucch reception in  899. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.953891 [PHY]   pack_ul_tti_request SFN/Slot:899.7
avril 09 13:41:08 [0m1712662868.953894 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.965113 [NR_MAC]   (899/7)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.967735 [NR_MAC]     899.17 Scheduling pucch reception in  899.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.967741 [PHY]   pack_ul_tti_request SFN/Slot:899.17
avril 09 13:41:08 [0m1712662868.967743 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.968869 [PHY]   pack_ul_tti_request SFN/Slot:899.18
avril 09 13:41:08 [0m1712662868.970096 [PHY]   pack_ul_tti_request SFN/Slot:899.19
avril 09 13:41:08 [0m1712662868.977933 [NR_MAC]   (899/17)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.980499 [NR_MAC]     900. 7 Scheduling pucch reception in  900. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.980509 [PHY]   pack_ul_tti_request SFN/Slot:900.7
avril 09 13:41:08 [0m1712662868.980520 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.991925 [NR_MAC]   (900/7)uci_01->pduBitmap:1
avril 09 13:41:08 [0m1712662868.994292 [NR_MAC]     900.17 Scheduling pucch reception in  900.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:08 [0m1712662868.994301 [PHY]   pack_ul_tti_request SFN/Slot:900.17
avril 09 13:41:08 [0m1712662868.994307 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:08 [0m1712662868.995395 [PHY]   pack_ul_tti_request SFN/Slot:900.18
avril 09 13:41:08 [0m1712662868.996641 [PHY]   pack_ul_tti_request SFN/Slot:900.19
avril 09 13:41:08 [0m1712662868.997877 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 901/0 
avril 09 13:41:09 [0m1712662869.004351 [NR_MAC]   (900/17)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.006960 [NR_MAC]   pucch_acknack  901. 7 Scheduling pucch reception in  901. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.006972 [PHY]   pack_ul_tti_request SFN/Slot:901.7
avril 09 13:41:09 [0m1712662869.006975 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.018323 [NR_MAC]   (901/7)uci_01->pduBitmap:3
avril 09 13:41:09 [0m1712662869.020770 [NR_MAC]     901.17 Scheduling pucch reception in  901.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.020778 [PHY]   pack_ul_tti_request SFN/Slot:901.17
avril 09 13:41:09 [0m1712662869.020780 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.022028 [PHY]   pack_ul_tti_request SFN/Slot:901.18
avril 09 13:41:09 [0m1712662869.023190 [PHY]   pack_ul_tti_request SFN/Slot:901.19
avril 09 13:41:09 [0m1712662869.030927 [NR_MAC]   (901/17)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.033409 [NR_MAC]     902. 7 Scheduling pucch reception in  902. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.033417 [PHY]   pack_ul_tti_request SFN/Slot:902.7
avril 09 13:41:09 [0m1712662869.033419 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.044516 [NR_MAC]   (902/7)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.046977 [NR_MAC]     902.17 Scheduling pucch reception in  902.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.046985 [PHY]   pack_ul_tti_request SFN/Slot:902.17
avril 09 13:41:09 [0m1712662869.046988 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.048109 [PHY]   pack_ul_tti_request SFN/Slot:902.18
avril 09 13:41:09 [0m1712662869.049368 [PHY]   pack_ul_tti_request SFN/Slot:902.19
avril 09 13:41:09 [0m1712662869.056902 [NR_MAC]   (902/17)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.060115 [NR_MAC]     903. 7 Scheduling pucch reception in  903. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.060123 [PHY]   pack_ul_tti_request SFN/Slot:903.7
avril 09 13:41:09 [0m1712662869.060126 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.071361 [NR_MAC]   (903/7)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.077038 [NR_MAC]     903.17 Scheduling pucch reception in  903.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.077047 [PHY]   pack_ul_tti_request SFN/Slot:903.17
avril 09 13:41:09 [0m1712662869.077049 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.078099 [PHY]   pack_ul_tti_request SFN/Slot:903.18
avril 09 13:41:09 [0m1712662869.079053 [PHY]   pack_ul_tti_request SFN/Slot:903.19
avril 09 13:41:09 [0m1712662869.090355 [NR_MAC]   (903/17)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.092943 [NR_MAC]     904. 7 Scheduling pucch reception in  904. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.092953 [PHY]   pack_ul_tti_request SFN/Slot:904.7
avril 09 13:41:09 [0m1712662869.092956 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.097454 [NR_MAC]     904. 8 Scheduling pucch reception in  904. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:09 [0m1712662869.097460 [PHY]   pack_ul_tti_request SFN/Slot:904.8
avril 09 13:41:09 [0m1712662869.097461 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:09 [0m1712662869.106368 [NR_MAC]   (904/7)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.108825 [NR_MAC]     904.17 Scheduling pucch reception in  904.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.108834 [PHY]   pack_ul_tti_request SFN/Slot:904.17
avril 09 13:41:09 [0m1712662869.108836 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.109872 [PHY]   pack_ul_tti_request SFN/Slot:904.18
avril 09 13:41:09 [0m1712662869.111060 [PHY]   pack_ul_tti_request SFN/Slot:904.19
avril 09 13:41:09 [0m1712662869.118859 [NR_MAC]   (904/17)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.121072 [NR_MAC]     905. 7 Scheduling pucch reception in  905. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.121082 [PHY]   pack_ul_tti_request SFN/Slot:905.7
avril 09 13:41:09 [0m1712662869.121085 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.132059 [NR_MAC]   (905/7)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.134652 [NR_MAC]     905.17 Scheduling pucch reception in  905.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.134658 [PHY]   pack_ul_tti_request SFN/Slot:905.17
avril 09 13:41:09 [0m1712662869.134660 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.135868 [PHY]   pack_ul_tti_request SFN/Slot:905.18
avril 09 13:41:09 [0m1712662869.136976 [PHY]   pack_ul_tti_request SFN/Slot:905.19
avril 09 13:41:09 [0m1712662869.144774 [NR_MAC]   (905/17)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.147143 [NR_MAC]     906. 7 Scheduling pucch reception in  906. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.147150 [PHY]   pack_ul_tti_request SFN/Slot:906.7
avril 09 13:41:09 [0m1712662869.147152 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.158060 [NR_MAC]   (906/7)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.160618 [NR_MAC]     906.17 Scheduling pucch reception in  906.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.160658 [PHY]   pack_ul_tti_request SFN/Slot:906.17
avril 09 13:41:09 [0m1712662869.160671 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.161885 [PHY]   pack_ul_tti_request SFN/Slot:906.18
avril 09 13:41:09 [0m1712662869.163067 [PHY]   pack_ul_tti_request SFN/Slot:906.19
avril 09 13:41:09 [0m1712662869.171024 [NR_MAC]   (906/17)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.173365 [NR_MAC]     907. 7 Scheduling pucch reception in  907. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.173373 [PHY]   pack_ul_tti_request SFN/Slot:907.7
avril 09 13:41:09 [0m1712662869.173375 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.184429 [NR_MAC]   (907/7)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.186917 [NR_MAC]     907.17 Scheduling pucch reception in  907.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.186923 [PHY]   pack_ul_tti_request SFN/Slot:907.17
avril 09 13:41:09 [0m1712662869.186925 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.188028 [PHY]   pack_ul_tti_request SFN/Slot:907.18
avril 09 13:41:09 [0m1712662869.189248 [PHY]   pack_ul_tti_request SFN/Slot:907.19
avril 09 13:41:09 [0m1712662869.196911 [NR_MAC]   (907/17)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.199437 [NR_MAC]     908. 7 Scheduling pucch reception in  908. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.199443 [PHY]   pack_ul_tti_request SFN/Slot:908.7
avril 09 13:41:09 [0m1712662869.199446 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.210872 [NR_MAC]   (908/7)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.213098 [NR_MAC]     908.17 Scheduling pucch reception in  908.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.213105 [PHY]   pack_ul_tti_request SFN/Slot:908.17
avril 09 13:41:09 [0m1712662869.213107 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.214283 [PHY]   pack_ul_tti_request SFN/Slot:908.18
avril 09 13:41:09 [0m1712662869.215520 [PHY]   pack_ul_tti_request SFN/Slot:908.19
avril 09 13:41:09 [0m1712662869.223302 [NR_MAC]   (908/17)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.225942 [NR_MAC]     909. 7 Scheduling pucch reception in  909. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.225948 [PHY]   pack_ul_tti_request SFN/Slot:909.7
avril 09 13:41:09 [0m1712662869.225955 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.237137 [NR_MAC]   (909/7)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.239626 [NR_MAC]     909.17 Scheduling pucch reception in  909.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.239668 [PHY]   pack_ul_tti_request SFN/Slot:909.17
avril 09 13:41:09 [0m1712662869.239681 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.240928 [PHY]   pack_ul_tti_request SFN/Slot:909.18
avril 09 13:41:09 [0m1712662869.242110 [PHY]   pack_ul_tti_request SFN/Slot:909.19
avril 09 13:41:09 [0m1712662869.250262 [NR_MAC]   (909/17)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.253014 [NR_MAC]     910. 7 Scheduling pucch reception in  910. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.253022 [PHY]   pack_ul_tti_request SFN/Slot:910.7
avril 09 13:41:09 [0m1712662869.253025 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.264200 [NR_MAC]   (910/7)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.266776 [NR_MAC]     910.17 Scheduling pucch reception in  910.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.266787 [PHY]   pack_ul_tti_request SFN/Slot:910.17
avril 09 13:41:09 [0m1712662869.266789 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.267901 [PHY]   pack_ul_tti_request SFN/Slot:910.18
avril 09 13:41:09 [0m1712662869.269085 [PHY]   pack_ul_tti_request SFN/Slot:910.19
avril 09 13:41:09 [0m1712662869.270329 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 911/0 
avril 09 13:41:09 [0m1712662869.276875 [NR_MAC]   (910/17)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.279338 [NR_MAC]   pucch_acknack  911. 7 Scheduling pucch reception in  911. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.279373 [PHY]   pack_ul_tti_request SFN/Slot:911.7
avril 09 13:41:09 [0m1712662869.279387 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.290403 [NR_MAC]   (911/7)uci_01->pduBitmap:3
avril 09 13:41:09 [0m1712662869.292936 [NR_MAC]     911.17 Scheduling pucch reception in  911.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.292942 [PHY]   pack_ul_tti_request SFN/Slot:911.17
avril 09 13:41:09 [0m1712662869.292944 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.294009 [PHY]   pack_ul_tti_request SFN/Slot:911.18
avril 09 13:41:09 [0m1712662869.295307 [PHY]   pack_ul_tti_request SFN/Slot:911.19
avril 09 13:41:09 [0m1712662869.303207 [NR_MAC]   (911/17)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.305817 [NR_MAC]     912. 7 Scheduling pucch reception in  912. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.305836 [PHY]   pack_ul_tti_request SFN/Slot:912.7
avril 09 13:41:09 [0m1712662869.305838 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.307921 [NR_MAC]     912. 8 Scheduling pucch reception in  912. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:09 [0m1712662869.307926 [PHY]   pack_ul_tti_request SFN/Slot:912.8
avril 09 13:41:09 [0m1712662869.307927 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:09 [0m1712662869.317101 [NR_MAC]   (912/7)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.319581 [NR_MAC]     912.17 Scheduling pucch reception in  912.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.319618 [PHY]   pack_ul_tti_request SFN/Slot:912.17
avril 09 13:41:09 [0m1712662869.319629 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.320786 [PHY]   pack_ul_tti_request SFN/Slot:912.18
avril 09 13:41:09 [0m1712662869.322038 [PHY]   pack_ul_tti_request SFN/Slot:912.19
avril 09 13:41:09 [0m1712662869.329639 [NR_MAC]   (912/17)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.332016 [NR_MAC]     913. 7 Scheduling pucch reception in  913. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.332023 [PHY]   pack_ul_tti_request SFN/Slot:913.7
avril 09 13:41:09 [0m1712662869.332026 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.343385 [NR_MAC]   (913/7)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.345760 [NR_MAC]     913.17 Scheduling pucch reception in  913.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.345799 [PHY]   pack_ul_tti_request SFN/Slot:913.17
avril 09 13:41:09 [0m1712662869.345816 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.346909 [PHY]   pack_ul_tti_request SFN/Slot:913.18
avril 09 13:41:09 [0m1712662869.348101 [PHY]   pack_ul_tti_request SFN/Slot:913.19
avril 09 13:41:09 [0m1712662869.355925 [NR_MAC]   (913/17)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.358436 [NR_MAC]     914. 7 Scheduling pucch reception in  914. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.358444 [PHY]   pack_ul_tti_request SFN/Slot:914.7
avril 09 13:41:09 [0m1712662869.358447 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.369619 [NR_MAC]   (914/7)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.371996 [NR_MAC]     914.17 Scheduling pucch reception in  914.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.372004 [PHY]   pack_ul_tti_request SFN/Slot:914.17
avril 09 13:41:09 [0m1712662869.372006 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.373147 [PHY]   pack_ul_tti_request SFN/Slot:914.18
avril 09 13:41:09 [0m1712662869.374466 [PHY]   pack_ul_tti_request SFN/Slot:914.19
avril 09 13:41:09 [0m1712662869.382354 [NR_MAC]   (914/17)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.384909 [NR_MAC]     915. 7 Scheduling pucch reception in  915. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.384915 [PHY]   pack_ul_tti_request SFN/Slot:915.7
avril 09 13:41:09 [0m1712662869.384918 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.396097 [NR_MAC]   (915/7)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.398795 [NR_MAC]     915.17 Scheduling pucch reception in  915.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.398803 [PHY]   pack_ul_tti_request SFN/Slot:915.17
avril 09 13:41:09 [0m1712662869.398805 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.399905 [PHY]   pack_ul_tti_request SFN/Slot:915.18
avril 09 13:41:09 [0m1712662869.401227 [PHY]   pack_ul_tti_request SFN/Slot:915.19
avril 09 13:41:09 [0m1712662869.409162 [NR_MAC]   (915/17)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.410912 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 916/6 
avril 09 13:41:09 [0m1712662869.412010 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 916/7 
avril 09 13:41:09 [0m1712662869.412017 [NR_MAC]     916. 7 Scheduling pucch reception in  916. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.412032 [PHY]   pack_ul_tti_request SFN/Slot:916.7
avril 09 13:41:09 [0m1712662869.412035 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.423123 [NR_MAC]   (916/7)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.425747 [NR_MAC]   pucch_acknack  916.17 Scheduling pucch reception in  916.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.425757 [PHY]   pack_ul_tti_request SFN/Slot:916.17
avril 09 13:41:09 [0m1712662869.425760 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.426907 [PHY]   pack_ul_tti_request SFN/Slot:916.18
avril 09 13:41:09 [0m1712662869.428132 [PHY]   pack_ul_tti_request SFN/Slot:916.19
avril 09 13:41:09 [0m1712662869.436119 [NR_MAC]   (916/17)uci_01->pduBitmap:3
avril 09 13:41:09 [0m1712662869.438770 [NR_MAC]     917. 7 Scheduling pucch reception in  917. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.438819 [PHY]   pack_ul_tti_request SFN/Slot:917.7
avril 09 13:41:09 [0m1712662869.438822 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.449999 [NR_MAC]   (917/7)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.452563 [NR_MAC]     917.17 Scheduling pucch reception in  917.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.452616 [PHY]   pack_ul_tti_request SFN/Slot:917.17
avril 09 13:41:09 [0m1712662869.452619 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.453800 [PHY]   pack_ul_tti_request SFN/Slot:917.18
avril 09 13:41:09 [0m1712662869.455033 [PHY]   pack_ul_tti_request SFN/Slot:917.19
avril 09 13:41:09 [0m1712662869.463023 [NR_MAC]   (917/17)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.465625 [NR_MAC]     918. 7 Scheduling pucch reception in  918. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.465646 [PHY]   pack_ul_tti_request SFN/Slot:918.7
avril 09 13:41:09 [0m1712662869.465650 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.477142 [NR_MAC]   (918/7)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.479576 [NR_MAC]     918.17 Scheduling pucch reception in  918.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.479585 [PHY]   pack_ul_tti_request SFN/Slot:918.17
avril 09 13:41:09 [0m1712662869.479588 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.480757 [PHY]   pack_ul_tti_request SFN/Slot:918.18
avril 09 13:41:09 [0m1712662869.481915 [PHY]   pack_ul_tti_request SFN/Slot:918.19
avril 09 13:41:09 [0m1712662869.489932 [NR_MAC]   (918/17)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.492575 [NR_MAC]     919. 7 Scheduling pucch reception in  919. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.492634 [PHY]   pack_ul_tti_request SFN/Slot:919.7
avril 09 13:41:09 [0m1712662869.492637 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.504098 [NR_MAC]   (919/7)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.506864 [NR_MAC]     919.17 Scheduling pucch reception in  919.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.506873 [PHY]   pack_ul_tti_request SFN/Slot:919.17
avril 09 13:41:09 [0m1712662869.506875 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.507901 [PHY]   pack_ul_tti_request SFN/Slot:919.18
avril 09 13:41:09 [0m1712662869.509229 [PHY]   pack_ul_tti_request SFN/Slot:919.19
avril 09 13:41:09 [0m1712662869.517268 [NR_MAC]   (919/17)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.519954 [NR_MAC]     920. 7 Scheduling pucch reception in  920. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.519959 [PHY]   pack_ul_tti_request SFN/Slot:920.7
avril 09 13:41:09 [0m1712662869.519962 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.522042 [NR_MAC]     920. 8 Scheduling pucch reception in  920. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:09 [0m1712662869.522046 [PHY]   pack_ul_tti_request SFN/Slot:920.8
avril 09 13:41:09 [0m1712662869.522047 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:09 [0m1712662869.531313 [NR_MAC]   (920/7)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.533867 [NR_MAC]     920.17 Scheduling pucch reception in  920.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.533871 [PHY]   pack_ul_tti_request SFN/Slot:920.17
avril 09 13:41:09 [0m1712662869.533873 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.535000 [PHY]   pack_ul_tti_request SFN/Slot:920.18
avril 09 13:41:09 [0m1712662869.536274 [PHY]   pack_ul_tti_request SFN/Slot:920.19
avril 09 13:41:09 [0m1712662869.537470 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 921/0 
avril 09 13:41:09 [0m1712662869.543992 [NR_MAC]   (920/17)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.546567 [NR_MAC]   pucch_acknack  921. 7 Scheduling pucch reception in  921. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.546574 [PHY]   pack_ul_tti_request SFN/Slot:921.7
avril 09 13:41:09 [0m1712662869.546575 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.558036 [NR_MAC]   (921/7)uci_01->pduBitmap:3
avril 09 13:41:09 [0m1712662869.560531 [NR_MAC]     921.17 Scheduling pucch reception in  921.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.560557 [PHY]   pack_ul_tti_request SFN/Slot:921.17
avril 09 13:41:09 [0m1712662869.560567 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.561785 [PHY]   pack_ul_tti_request SFN/Slot:921.18
avril 09 13:41:09 [0m1712662869.562933 [PHY]   pack_ul_tti_request SFN/Slot:921.19
avril 09 13:41:09 [0m1712662869.570823 [NR_MAC]   (921/17)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.573152 [NR_MAC]     922. 7 Scheduling pucch reception in  922. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.573157 [PHY]   pack_ul_tti_request SFN/Slot:922.7
avril 09 13:41:09 [0m1712662869.573160 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.584556 [NR_MAC]   (922/7)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.586908 [NR_MAC]     922.17 Scheduling pucch reception in  922.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.586920 [PHY]   pack_ul_tti_request SFN/Slot:922.17
avril 09 13:41:09 [0m1712662869.586923 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.588018 [PHY]   pack_ul_tti_request SFN/Slot:922.18
avril 09 13:41:09 [0m1712662869.589206 [PHY]   pack_ul_tti_request SFN/Slot:922.19
avril 09 13:41:09 [0m1712662869.596947 [NR_MAC]   (922/17)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.599486 [NR_MAC]     923. 7 Scheduling pucch reception in  923. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.599494 [PHY]   pack_ul_tti_request SFN/Slot:923.7
avril 09 13:41:09 [0m1712662869.599496 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.610646 [NR_MAC]   (923/7)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.613061 [NR_MAC]     923.17 Scheduling pucch reception in  923.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.613069 [PHY]   pack_ul_tti_request SFN/Slot:923.17
avril 09 13:41:09 [0m1712662869.613072 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.614161 [PHY]   pack_ul_tti_request SFN/Slot:923.18
avril 09 13:41:09 [0m1712662869.615523 [PHY]   pack_ul_tti_request SFN/Slot:923.19
avril 09 13:41:09 [0m1712662869.623355 [NR_MAC]   (923/17)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.626050 [NR_MAC]     924. 7 Scheduling pucch reception in  924. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.626059 [PHY]   pack_ul_tti_request SFN/Slot:924.7
avril 09 13:41:09 [0m1712662869.626062 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.637306 [NR_MAC]   (924/7)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.639910 [NR_MAC]     924.17 Scheduling pucch reception in  924.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.639919 [PHY]   pack_ul_tti_request SFN/Slot:924.17
avril 09 13:41:09 [0m1712662869.639922 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.641003 [PHY]   pack_ul_tti_request SFN/Slot:924.18
avril 09 13:41:09 [0m1712662869.642190 [PHY]   pack_ul_tti_request SFN/Slot:924.19
avril 09 13:41:09 [0m1712662869.650074 [NR_MAC]   (924/17)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.652735 [NR_MAC]     925. 7 Scheduling pucch reception in  925. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.652773 [PHY]   pack_ul_tti_request SFN/Slot:925.7
avril 09 13:41:09 [0m1712662869.652777 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.664132 [NR_MAC]   (925/7)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.666750 [NR_MAC]     925.17 Scheduling pucch reception in  925.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.666792 [PHY]   pack_ul_tti_request SFN/Slot:925.17
avril 09 13:41:09 [0m1712662869.666795 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.667879 [PHY]   pack_ul_tti_request SFN/Slot:925.18
avril 09 13:41:09 [0m1712662869.669065 [PHY]   pack_ul_tti_request SFN/Slot:925.19
avril 09 13:41:09 [0m1712662869.677314 [NR_MAC]   (925/17)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.678897 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 926/6 
avril 09 13:41:09 [0m1712662869.679902 [NR_MAC]     926. 7 Scheduling pucch reception in  926. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.679909 [PHY]   pack_ul_tti_request SFN/Slot:926.7
avril 09 13:41:09 [0m1712662869.679912 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.691091 [NR_MAC]   (926/7)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.693719 [NR_MAC]   pucch_acknack  926.17 Scheduling pucch reception in  926.17: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.693729 [PHY]   pack_ul_tti_request SFN/Slot:926.17
avril 09 13:41:09 [0m1712662869.693732 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.694795 [PHY]   pack_ul_tti_request SFN/Slot:926.18
avril 09 13:41:09 [0m1712662869.696055 [PHY]   pack_ul_tti_request SFN/Slot:926.19
avril 09 13:41:09 [0m1712662869.704140 [NR_MAC]   (926/17)uci_01->pduBitmap:3
avril 09 13:41:09 [0m1712662869.706833 [NR_MAC]     927. 7 Scheduling pucch reception in  927. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.706877 [PHY]   pack_ul_tti_request SFN/Slot:927.7
avril 09 13:41:09 [0m1712662869.706880 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.717781 [NR_MAC]   (927/7)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.720053 [NR_MAC]     927.17 Scheduling pucch reception in  927.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.720061 [PHY]   pack_ul_tti_request SFN/Slot:927.17
avril 09 13:41:09 [0m1712662869.720064 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.721120 [PHY]   pack_ul_tti_request SFN/Slot:927.18
avril 09 13:41:09 [0m1712662869.722426 [PHY]   pack_ul_tti_request SFN/Slot:927.19
avril 09 13:41:09 [0m1712662869.730214 [NR_MAC]   (927/17)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.732766 [NR_MAC]     928. 7 Scheduling pucch reception in  928. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.732775 [PHY]   pack_ul_tti_request SFN/Slot:928.7
avril 09 13:41:09 [0m1712662869.732782 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.734988 [NR_MAC]     928. 8 Scheduling pucch reception in  928. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:09 [0m1712662869.734995 [PHY]   pack_ul_tti_request SFN/Slot:928.8
avril 09 13:41:09 [0m1712662869.734997 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:09 [0m1712662869.743940 [NR_MAC]   (928/7)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.746733 [NR_MAC]     928.17 Scheduling pucch reception in  928.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.746742 [PHY]   pack_ul_tti_request SFN/Slot:928.17
avril 09 13:41:09 [0m1712662869.746744 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.747923 [PHY]   pack_ul_tti_request SFN/Slot:928.18
avril 09 13:41:09 [0m1712662869.749111 [PHY]   pack_ul_tti_request SFN/Slot:928.19
avril 09 13:41:09 [0m1712662869.757080 [NR_MAC]   (928/17)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.759603 [NR_MAC]     929. 7 Scheduling pucch reception in  929. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.759629 [PHY]   pack_ul_tti_request SFN/Slot:929.7
avril 09 13:41:09 [0m1712662869.759632 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.770828 [NR_MAC]   (929/7)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.773156 [NR_MAC]     929.17 Scheduling pucch reception in  929.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.773163 [PHY]   pack_ul_tti_request SFN/Slot:929.17
avril 09 13:41:09 [0m1712662869.773165 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.774393 [PHY]   pack_ul_tti_request SFN/Slot:929.18
avril 09 13:41:09 [0m1712662869.775699 [PHY]   pack_ul_tti_request SFN/Slot:929.19
avril 09 13:41:09 [0m1712662869.783525 [NR_MAC]   (929/17)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.786096 [NR_MAC]     930. 7 Scheduling pucch reception in  930. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.786104 [PHY]   pack_ul_tti_request SFN/Slot:930.7
avril 09 13:41:09 [0m1712662869.786107 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.797762 [NR_MAC]   (930/7)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.800004 [NR_MAC]     930.17 Scheduling pucch reception in  930.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.800011 [PHY]   pack_ul_tti_request SFN/Slot:930.17
avril 09 13:41:09 [0m1712662869.800013 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.801125 [PHY]   pack_ul_tti_request SFN/Slot:930.18
avril 09 13:41:09 [0m1712662869.802455 [PHY]   pack_ul_tti_request SFN/Slot:930.19
avril 09 13:41:09 [0m1712662869.803767 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 931/0 
avril 09 13:41:09 [0m1712662869.810541 [NR_MAC]   (930/17)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.812947 [NR_MAC]   pucch_acknack  931. 7 Scheduling pucch reception in  931. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.812959 [PHY]   pack_ul_tti_request SFN/Slot:931.7
avril 09 13:41:09 [0m1712662869.812962 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.824247 [NR_MAC]   (931/7)uci_01->pduBitmap:3
avril 09 13:41:09 [0m1712662869.826884 [NR_MAC]     931.17 Scheduling pucch reception in  931.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.826892 [PHY]   pack_ul_tti_request SFN/Slot:931.17
avril 09 13:41:09 [0m1712662869.826894 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.827988 [PHY]   pack_ul_tti_request SFN/Slot:931.18
avril 09 13:41:09 [0m1712662869.829222 [PHY]   pack_ul_tti_request SFN/Slot:931.19
avril 09 13:41:09 [0m1712662869.836932 [NR_MAC]   (931/17)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.839438 [NR_MAC]     932. 7 Scheduling pucch reception in  932. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.839451 [PHY]   pack_ul_tti_request SFN/Slot:932.7
avril 09 13:41:09 [0m1712662869.839454 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.850701 [NR_MAC]   (932/7)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.853097 [NR_MAC]     932.17 Scheduling pucch reception in  932.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.853107 [PHY]   pack_ul_tti_request SFN/Slot:932.17
avril 09 13:41:09 [0m1712662869.853110 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.854187 [PHY]   pack_ul_tti_request SFN/Slot:932.18
avril 09 13:41:09 [0m1712662869.855515 [PHY]   pack_ul_tti_request SFN/Slot:932.19
avril 09 13:41:09 [0m1712662869.862944 [NR_MAC]   (932/17)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.865350 [NR_MAC]     933. 7 Scheduling pucch reception in  933. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.865359 [PHY]   pack_ul_tti_request SFN/Slot:933.7
avril 09 13:41:09 [0m1712662869.865363 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.876172 [NR_MAC]   (933/7)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.878740 [NR_MAC]     933.17 Scheduling pucch reception in  933.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.878782 [PHY]   pack_ul_tti_request SFN/Slot:933.17
avril 09 13:41:09 [0m1712662869.878802 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.879962 [PHY]   pack_ul_tti_request SFN/Slot:933.18
avril 09 13:41:09 [0m1712662869.881143 [PHY]   pack_ul_tti_request SFN/Slot:933.19
avril 09 13:41:09 [0m1712662869.889080 [NR_MAC]   (933/17)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.891491 [NR_MAC]     934. 7 Scheduling pucch reception in  934. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.891499 [PHY]   pack_ul_tti_request SFN/Slot:934.7
avril 09 13:41:09 [0m1712662869.891503 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.903171 [NR_MAC]   (934/7)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.905816 [NR_MAC]     934.17 Scheduling pucch reception in  934.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.905825 [PHY]   pack_ul_tti_request SFN/Slot:934.17
avril 09 13:41:09 [0m1712662869.905829 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.906929 [PHY]   pack_ul_tti_request SFN/Slot:934.18
avril 09 13:41:09 [0m1712662869.908076 [PHY]   pack_ul_tti_request SFN/Slot:934.19
avril 09 13:41:09 [0m1712662869.915881 [NR_MAC]   (934/17)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.918410 [NR_MAC]     935. 7 Scheduling pucch reception in  935. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.918419 [PHY]   pack_ul_tti_request SFN/Slot:935.7
avril 09 13:41:09 [0m1712662869.918422 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.929696 [NR_MAC]   (935/7)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.932059 [NR_MAC]     935.17 Scheduling pucch reception in  935.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.932067 [PHY]   pack_ul_tti_request SFN/Slot:935.17
avril 09 13:41:09 [0m1712662869.932070 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.933282 [PHY]   pack_ul_tti_request SFN/Slot:935.18
avril 09 13:41:09 [0m1712662869.934437 [PHY]   pack_ul_tti_request SFN/Slot:935.19
avril 09 13:41:09 [0m1712662869.942247 [NR_MAC]   (935/17)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.944910 [NR_MAC]     936. 7 Scheduling pucch reception in  936. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.944918 [PHY]   pack_ul_tti_request SFN/Slot:936.7
avril 09 13:41:09 [0m1712662869.944922 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.946986 [NR_MAC]     936. 8 Scheduling pucch reception in  936. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:09 [0m1712662869.946994 [PHY]   pack_ul_tti_request SFN/Slot:936.8
avril 09 13:41:09 [0m1712662869.946995 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:09 [0m1712662869.956153 [NR_MAC]   (936/7)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.958712 [NR_MAC]     936.17 Scheduling pucch reception in  936.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.958719 [PHY]   pack_ul_tti_request SFN/Slot:936.17
avril 09 13:41:09 [0m1712662869.958722 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.959865 [PHY]   pack_ul_tti_request SFN/Slot:936.18
avril 09 13:41:09 [0m1712662869.961018 [PHY]   pack_ul_tti_request SFN/Slot:936.19
avril 09 13:41:09 [0m1712662869.968761 [NR_MAC]   (936/17)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.971066 [NR_MAC]     937. 7 Scheduling pucch reception in  937. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.971074 [PHY]   pack_ul_tti_request SFN/Slot:937.7
avril 09 13:41:09 [0m1712662869.971077 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.981999 [NR_MAC]   (937/7)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.984524 [NR_MAC]     937.17 Scheduling pucch reception in  937.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.984533 [PHY]   pack_ul_tti_request SFN/Slot:937.17
avril 09 13:41:09 [0m1712662869.984536 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:09 [0m1712662869.985702 [PHY]   pack_ul_tti_request SFN/Slot:937.18
avril 09 13:41:09 [0m1712662869.986873 [PHY]   pack_ul_tti_request SFN/Slot:937.19
avril 09 13:41:09 [0m1712662869.994351 [NR_MAC]   (937/17)uci_01->pduBitmap:1
avril 09 13:41:09 [0m1712662869.996869 [NR_MAC]     938. 7 Scheduling pucch reception in  938. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:09 [0m1712662869.996876 [PHY]   pack_ul_tti_request SFN/Slot:938.7
avril 09 13:41:09 [0m1712662869.996879 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.007955 [NR_MAC]   (938/7)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.010349 [NR_MAC]     938.17 Scheduling pucch reception in  938.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.010357 [PHY]   pack_ul_tti_request SFN/Slot:938.17
avril 09 13:41:10 [0m1712662870.010360 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.011584 [PHY]   pack_ul_tti_request SFN/Slot:938.18
avril 09 13:41:10 [0m1712662870.012835 [PHY]   pack_ul_tti_request SFN/Slot:938.19
avril 09 13:41:10 [0m1712662870.020420 [NR_MAC]   (938/17)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.022880 [NR_MAC]     939. 7 Scheduling pucch reception in  939. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.022887 [PHY]   pack_ul_tti_request SFN/Slot:939.7
avril 09 13:41:10 [0m1712662870.022890 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.034153 [NR_MAC]   (939/7)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.036676 [NR_MAC]     939.17 Scheduling pucch reception in  939.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.036715 [PHY]   pack_ul_tti_request SFN/Slot:939.17
avril 09 13:41:10 [0m1712662870.036729 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.037973 [PHY]   pack_ul_tti_request SFN/Slot:939.18
avril 09 13:41:10 [0m1712662870.039160 [PHY]   pack_ul_tti_request SFN/Slot:939.19
avril 09 13:41:10 [0m1712662870.046881 [NR_MAC]   (939/17)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.049338 [NR_MAC]     940. 7 Scheduling pucch reception in  940. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.049347 [PHY]   pack_ul_tti_request SFN/Slot:940.7
avril 09 13:41:10 [0m1712662870.049349 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.060995 [NR_MAC]   (940/7)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.063474 [NR_MAC]     940.17 Scheduling pucch reception in  940.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.063481 [PHY]   pack_ul_tti_request SFN/Slot:940.17
avril 09 13:41:10 [0m1712662870.063483 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.064656 [PHY]   pack_ul_tti_request SFN/Slot:940.18
avril 09 13:41:10 [0m1712662870.065875 [PHY]   pack_ul_tti_request SFN/Slot:940.19
avril 09 13:41:10 [0m1712662870.067039 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 941/0 
avril 09 13:41:10 [0m1712662870.073462 [NR_MAC]   (940/17)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.075963 [NR_MAC]   pucch_acknack  941. 7 Scheduling pucch reception in  941. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.075978 [PHY]   pack_ul_tti_request SFN/Slot:941.7
avril 09 13:41:10 [0m1712662870.075981 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.086914 [NR_MAC]   (941/7)uci_01->pduBitmap:3
avril 09 13:41:10 [0m1712662870.089300 [NR_MAC]     941.17 Scheduling pucch reception in  941.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.089306 [PHY]   pack_ul_tti_request SFN/Slot:941.17
avril 09 13:41:10 [0m1712662870.089308 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.090443 [PHY]   pack_ul_tti_request SFN/Slot:941.18
avril 09 13:41:10 [0m1712662870.091744 [PHY]   pack_ul_tti_request SFN/Slot:941.19
avril 09 13:41:10 [0m1712662870.099924 [NR_MAC]   (941/17)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.102289 [NR_MAC]     942. 7 Scheduling pucch reception in  942. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.102317 [PHY]   pack_ul_tti_request SFN/Slot:942.7
avril 09 13:41:10 [0m1712662870.102329 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.113317 [NR_MAC]   (942/7)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.115896 [NR_MAC]     942.17 Scheduling pucch reception in  942.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.115902 [PHY]   pack_ul_tti_request SFN/Slot:942.17
avril 09 13:41:10 [0m1712662870.115905 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.116983 [PHY]   pack_ul_tti_request SFN/Slot:942.18
avril 09 13:41:10 [0m1712662870.118185 [PHY]   pack_ul_tti_request SFN/Slot:942.19
avril 09 13:41:10 [0m1712662870.125918 [NR_MAC]   (942/17)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.128142 [NR_MAC]     943. 7 Scheduling pucch reception in  943. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.128148 [PHY]   pack_ul_tti_request SFN/Slot:943.7
avril 09 13:41:10 [0m1712662870.128151 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.139372 [NR_MAC]   (943/7)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.141930 [NR_MAC]     943.17 Scheduling pucch reception in  943.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.141934 [PHY]   pack_ul_tti_request SFN/Slot:943.17
avril 09 13:41:10 [0m1712662870.141936 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.143107 [PHY]   pack_ul_tti_request SFN/Slot:943.18
avril 09 13:41:10 [0m1712662870.144169 [PHY]   pack_ul_tti_request SFN/Slot:943.19
avril 09 13:41:10 [0m1712662870.151869 [NR_MAC]   (943/17)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.154296 [NR_MAC]     944. 7 Scheduling pucch reception in  944. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.154322 [PHY]   pack_ul_tti_request SFN/Slot:944.7
avril 09 13:41:10 [0m1712662870.154333 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.156191 [NR_MAC]     944. 8 Scheduling pucch reception in  944. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:10 [0m1712662870.156194 [PHY]   pack_ul_tti_request SFN/Slot:944.8
avril 09 13:41:10 [0m1712662870.156195 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:10 [0m1712662870.165193 [NR_MAC]   (944/7)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.167719 [NR_MAC]     944.17 Scheduling pucch reception in  944.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.167751 [PHY]   pack_ul_tti_request SFN/Slot:944.17
avril 09 13:41:10 [0m1712662870.167765 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.168990 [PHY]   pack_ul_tti_request SFN/Slot:944.18
avril 09 13:41:10 [0m1712662870.170202 [PHY]   pack_ul_tti_request SFN/Slot:944.19
avril 09 13:41:10 [0m1712662870.177887 [NR_MAC]   (944/17)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.180220 [NR_MAC]     945. 7 Scheduling pucch reception in  945. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.180237 [PHY]   pack_ul_tti_request SFN/Slot:945.7
avril 09 13:41:10 [0m1712662870.180239 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.191339 [NR_MAC]   (945/7)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.193876 [NR_MAC]     945.17 Scheduling pucch reception in  945.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.193884 [PHY]   pack_ul_tti_request SFN/Slot:945.17
avril 09 13:41:10 [0m1712662870.193896 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.194992 [PHY]   pack_ul_tti_request SFN/Slot:945.18
avril 09 13:41:10 [0m1712662870.196103 [PHY]   pack_ul_tti_request SFN/Slot:945.19
avril 09 13:41:10 [0m1712662870.203989 [NR_MAC]   (945/17)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.206653 [NR_MAC]     946. 7 Scheduling pucch reception in  946. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.206659 [PHY]   pack_ul_tti_request SFN/Slot:946.7
avril 09 13:41:10 [0m1712662870.206661 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.217889 [NR_MAC]   (946/7)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.220337 [NR_MAC]     946.17 Scheduling pucch reception in  946.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.220344 [PHY]   pack_ul_tti_request SFN/Slot:946.17
avril 09 13:41:10 [0m1712662870.220346 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.221591 [PHY]   pack_ul_tti_request SFN/Slot:946.18
avril 09 13:41:10 [0m1712662870.222850 [PHY]   pack_ul_tti_request SFN/Slot:946.19
avril 09 13:41:10 [0m1712662870.230486 [NR_MAC]   (946/17)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.232892 [NR_MAC]     947. 7 Scheduling pucch reception in  947. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.232906 [PHY]   pack_ul_tti_request SFN/Slot:947.7
avril 09 13:41:10 [0m1712662870.232908 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.243887 [NR_MAC]   (947/7)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.246324 [NR_MAC]     947.17 Scheduling pucch reception in  947.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.246335 [PHY]   pack_ul_tti_request SFN/Slot:947.17
avril 09 13:41:10 [0m1712662870.246337 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.247433 [PHY]   pack_ul_tti_request SFN/Slot:947.18
avril 09 13:41:10 [0m1712662870.248651 [PHY]   pack_ul_tti_request SFN/Slot:947.19
avril 09 13:41:10 [0m1712662870.256285 [NR_MAC]   (947/17)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.258911 [NR_MAC]     948. 7 Scheduling pucch reception in  948. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.258919 [PHY]   pack_ul_tti_request SFN/Slot:948.7
avril 09 13:41:10 [0m1712662870.258922 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.269855 [NR_MAC]   (948/7)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.272115 [NR_MAC]     948.17 Scheduling pucch reception in  948.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.272123 [PHY]   pack_ul_tti_request SFN/Slot:948.17
avril 09 13:41:10 [0m1712662870.272125 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.273261 [PHY]   pack_ul_tti_request SFN/Slot:948.18
avril 09 13:41:10 [0m1712662870.274620 [PHY]   pack_ul_tti_request SFN/Slot:948.19
avril 09 13:41:10 [0m1712662870.282455 [NR_MAC]   (948/17)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.284938 [NR_MAC]     949. 7 Scheduling pucch reception in  949. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.284945 [PHY]   pack_ul_tti_request SFN/Slot:949.7
avril 09 13:41:10 [0m1712662870.284947 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.296052 [NR_MAC]   (949/7)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.298678 [NR_MAC]     949.17 Scheduling pucch reception in  949.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.298694 [PHY]   pack_ul_tti_request SFN/Slot:949.17
avril 09 13:41:10 [0m1712662870.298696 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.299813 [PHY]   pack_ul_tti_request SFN/Slot:949.18
avril 09 13:41:10 [0m1712662870.300974 [PHY]   pack_ul_tti_request SFN/Slot:949.19
avril 09 13:41:10 [0m1712662870.308856 [NR_MAC]   (949/17)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.311216 [NR_MAC]     950. 7 Scheduling pucch reception in  950. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.311222 [PHY]   pack_ul_tti_request SFN/Slot:950.7
avril 09 13:41:10 [0m1712662870.311225 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.322292 [NR_MAC]   (950/7)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.324890 [NR_MAC]     950.17 Scheduling pucch reception in  950.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.324906 [PHY]   pack_ul_tti_request SFN/Slot:950.17
avril 09 13:41:10 [0m1712662870.324909 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.325975 [PHY]   pack_ul_tti_request SFN/Slot:950.18
avril 09 13:41:10 [0m1712662870.327251 [PHY]   pack_ul_tti_request SFN/Slot:950.19
avril 09 13:41:10 [0m1712662870.328454 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 951/0 
avril 09 13:41:10 [0m1712662870.334818 [NR_MAC]   (950/17)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.337210 [NR_MAC]   pucch_acknack  951. 7 Scheduling pucch reception in  951. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.337226 [PHY]   pack_ul_tti_request SFN/Slot:951.7
avril 09 13:41:10 [0m1712662870.337230 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.348360 [NR_MAC]   (951/7)uci_01->pduBitmap:3
avril 09 13:41:10 [0m1712662870.350927 [NR_MAC]     951.17 Scheduling pucch reception in  951.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.350937 [PHY]   pack_ul_tti_request SFN/Slot:951.17
avril 09 13:41:10 [0m1712662870.350939 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.351908 [PHY]   pack_ul_tti_request SFN/Slot:951.18
avril 09 13:41:10 [0m1712662870.353153 [PHY]   pack_ul_tti_request SFN/Slot:951.19
avril 09 13:41:10 [0m1712662870.360868 [NR_MAC]   (951/17)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.363372 [NR_MAC]     952. 7 Scheduling pucch reception in  952. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.363383 [PHY]   pack_ul_tti_request SFN/Slot:952.7
avril 09 13:41:10 [0m1712662870.363386 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.365516 [NR_MAC]     952. 8 Scheduling pucch reception in  952. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:10 [0m1712662870.365524 [PHY]   pack_ul_tti_request SFN/Slot:952.8
avril 09 13:41:10 [0m1712662870.365526 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:10 [0m1712662870.373926 [NR_MAC]   (952/7)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.376314 [NR_MAC]     952.17 Scheduling pucch reception in  952.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.376327 [PHY]   pack_ul_tti_request SFN/Slot:952.17
avril 09 13:41:10 [0m1712662870.376330 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.377398 [PHY]   pack_ul_tti_request SFN/Slot:952.18
avril 09 13:41:10 [0m1712662870.378627 [PHY]   pack_ul_tti_request SFN/Slot:952.19
avril 09 13:41:10 [0m1712662870.386333 [NR_MAC]   (952/17)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.387835 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 953/6 
avril 09 13:41:10 [0m1712662870.388894 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 953/7 
avril 09 13:41:10 [0m1712662870.388899 [NR_MAC]     953. 7 Scheduling pucch reception in  953. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.388913 [PHY]   pack_ul_tti_request SFN/Slot:953.7
avril 09 13:41:10 [0m1712662870.388917 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.399932 [NR_MAC]   (953/7)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.402149 [NR_MAC]   pucch_acknack  953.17 Scheduling pucch reception in  953.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.402156 [PHY]   pack_ul_tti_request SFN/Slot:953.17
avril 09 13:41:10 [0m1712662870.402159 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.403320 [PHY]   pack_ul_tti_request SFN/Slot:953.18
avril 09 13:41:10 [0m1712662870.404666 [PHY]   pack_ul_tti_request SFN/Slot:953.19
avril 09 13:41:10 [0m1712662870.412746 [NR_MAC]   (953/17)uci_01->pduBitmap:3
avril 09 13:41:10 [0m1712662870.415115 [NR_MAC]     954. 7 Scheduling pucch reception in  954. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.415121 [PHY]   pack_ul_tti_request SFN/Slot:954.7
avril 09 13:41:10 [0m1712662870.415124 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.426204 [NR_MAC]   (954/7)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.428840 [NR_MAC]     954.17 Scheduling pucch reception in  954.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.428846 [PHY]   pack_ul_tti_request SFN/Slot:954.17
avril 09 13:41:10 [0m1712662870.428849 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.429865 [PHY]   pack_ul_tti_request SFN/Slot:954.18
avril 09 13:41:10 [0m1712662870.431069 [PHY]   pack_ul_tti_request SFN/Slot:954.19
avril 09 13:41:10 [0m1712662870.439107 [NR_MAC]   (954/17)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.441666 [NR_MAC]     955. 7 Scheduling pucch reception in  955. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.441704 [PHY]   pack_ul_tti_request SFN/Slot:955.7
avril 09 13:41:10 [0m1712662870.441722 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.452554 [NR_MAC]   (955/7)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.454977 [NR_MAC]     955.17 Scheduling pucch reception in  955.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.454984 [PHY]   pack_ul_tti_request SFN/Slot:955.17
avril 09 13:41:10 [0m1712662870.454986 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.456054 [PHY]   pack_ul_tti_request SFN/Slot:955.18
avril 09 13:41:10 [0m1712662870.457323 [PHY]   pack_ul_tti_request SFN/Slot:955.19
avril 09 13:41:10 [0m1712662870.465290 [NR_MAC]   (955/17)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.467803 [NR_MAC]     956. 7 Scheduling pucch reception in  956. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.467809 [PHY]   pack_ul_tti_request SFN/Slot:956.7
avril 09 13:41:10 [0m1712662870.467812 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.478685 [NR_MAC]   (956/7)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.480970 [NR_MAC]     956.17 Scheduling pucch reception in  956.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.480976 [PHY]   pack_ul_tti_request SFN/Slot:956.17
avril 09 13:41:10 [0m1712662870.480979 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.482088 [PHY]   pack_ul_tti_request SFN/Slot:956.18
avril 09 13:41:10 [0m1712662870.483385 [PHY]   pack_ul_tti_request SFN/Slot:956.19
avril 09 13:41:10 [0m1712662870.491131 [NR_MAC]   (956/17)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.493654 [NR_MAC]     957. 7 Scheduling pucch reception in  957. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.493690 [PHY]   pack_ul_tti_request SFN/Slot:957.7
avril 09 13:41:10 [0m1712662870.493709 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.504768 [NR_MAC]   (957/7)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.507065 [NR_MAC]     957.17 Scheduling pucch reception in  957.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.507071 [PHY]   pack_ul_tti_request SFN/Slot:957.17
avril 09 13:41:10 [0m1712662870.507074 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.508117 [PHY]   pack_ul_tti_request SFN/Slot:957.18
avril 09 13:41:10 [0m1712662870.509454 [PHY]   pack_ul_tti_request SFN/Slot:957.19
avril 09 13:41:10 [0m1712662870.517220 [NR_MAC]   (957/17)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.519773 [NR_MAC]     958. 7 Scheduling pucch reception in  958. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.519783 [PHY]   pack_ul_tti_request SFN/Slot:958.7
avril 09 13:41:10 [0m1712662870.519786 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.530938 [NR_MAC]   (958/7)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.533243 [NR_MAC]     958.17 Scheduling pucch reception in  958.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.533280 [PHY]   pack_ul_tti_request SFN/Slot:958.17
avril 09 13:41:10 [0m1712662870.533282 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.534422 [PHY]   pack_ul_tti_request SFN/Slot:958.18
avril 09 13:41:10 [0m1712662870.535673 [PHY]   pack_ul_tti_request SFN/Slot:958.19
avril 09 13:41:10 [0m1712662870.543555 [NR_MAC]   (958/17)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.545872 [NR_MAC]     959. 7 Scheduling pucch reception in  959. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.545878 [PHY]   pack_ul_tti_request SFN/Slot:959.7
avril 09 13:41:10 [0m1712662870.545880 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.556810 [NR_MAC]   (959/7)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.559038 [NR_MAC]     959.17 Scheduling pucch reception in  959.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.559044 [PHY]   pack_ul_tti_request SFN/Slot:959.17
avril 09 13:41:10 [0m1712662870.559046 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.560114 [PHY]   pack_ul_tti_request SFN/Slot:959.18
avril 09 13:41:10 [0m1712662870.561214 [PHY]   pack_ul_tti_request SFN/Slot:959.19
avril 09 13:41:10 [0m1712662870.569250 [NR_MAC]   (959/17)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.571763 [NR_MAC]     960. 7 Scheduling pucch reception in  960. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.571770 [PHY]   pack_ul_tti_request SFN/Slot:960.7
avril 09 13:41:10 [0m1712662870.571772 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.573908 [NR_MAC]     960. 8 Scheduling pucch reception in  960. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:10 [0m1712662870.573913 [PHY]   pack_ul_tti_request SFN/Slot:960.8
avril 09 13:41:10 [0m1712662870.573914 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:10 [0m1712662870.582720 [NR_MAC]   (960/7)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.585019 [NR_MAC]     960.17 Scheduling pucch reception in  960.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.585025 [PHY]   pack_ul_tti_request SFN/Slot:960.17
avril 09 13:41:10 [0m1712662870.585027 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.586102 [PHY]   pack_ul_tti_request SFN/Slot:960.18
avril 09 13:41:10 [0m1712662870.587423 [PHY]   pack_ul_tti_request SFN/Slot:960.19
avril 09 13:41:10 [0m1712662870.588767 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 961/0 
avril 09 13:41:10 [0m1712662870.595250 [NR_MAC]   (960/17)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.597663 [NR_MAC]   pucch_acknack  961. 7 Scheduling pucch reception in  961. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.597674 [PHY]   pack_ul_tti_request SFN/Slot:961.7
avril 09 13:41:10 [0m1712662870.597676 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.609015 [NR_MAC]   (961/7)uci_01->pduBitmap:3
avril 09 13:41:10 [0m1712662870.611443 [NR_MAC]     961.17 Scheduling pucch reception in  961.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.611482 [PHY]   pack_ul_tti_request SFN/Slot:961.17
avril 09 13:41:10 [0m1712662870.611494 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.612757 [PHY]   pack_ul_tti_request SFN/Slot:961.18
avril 09 13:41:10 [0m1712662870.613911 [PHY]   pack_ul_tti_request SFN/Slot:961.19
avril 09 13:41:10 [0m1712662870.621983 [NR_MAC]   (961/17)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.624394 [NR_MAC]     962. 7 Scheduling pucch reception in  962. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.624401 [PHY]   pack_ul_tti_request SFN/Slot:962.7
avril 09 13:41:10 [0m1712662870.624403 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.635666 [NR_MAC]   (962/7)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.637994 [NR_MAC]     962.17 Scheduling pucch reception in  962.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.638000 [PHY]   pack_ul_tti_request SFN/Slot:962.17
avril 09 13:41:10 [0m1712662870.638001 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.639178 [PHY]   pack_ul_tti_request SFN/Slot:962.18
avril 09 13:41:10 [0m1712662870.640477 [PHY]   pack_ul_tti_request SFN/Slot:962.19
avril 09 13:41:10 [0m1712662870.648187 [NR_MAC]   (962/17)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.650781 [NR_MAC]     963. 7 Scheduling pucch reception in  963. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.650805 [PHY]   pack_ul_tti_request SFN/Slot:963.7
avril 09 13:41:10 [0m1712662870.650808 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.661838 [NR_MAC]   (963/7)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.664104 [NR_MAC]     963.17 Scheduling pucch reception in  963.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.664110 [PHY]   pack_ul_tti_request SFN/Slot:963.17
avril 09 13:41:10 [0m1712662870.664112 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.665324 [PHY]   pack_ul_tti_request SFN/Slot:963.18
avril 09 13:41:10 [0m1712662870.666589 [PHY]   pack_ul_tti_request SFN/Slot:963.19
avril 09 13:41:10 [0m1712662870.674264 [NR_MAC]   (963/17)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.676776 [NR_MAC]     964. 7 Scheduling pucch reception in  964. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.676784 [PHY]   pack_ul_tti_request SFN/Slot:964.7
avril 09 13:41:10 [0m1712662870.676786 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.688074 [NR_MAC]   (964/7)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.690611 [NR_MAC]     964.17 Scheduling pucch reception in  964.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.690642 [PHY]   pack_ul_tti_request SFN/Slot:964.17
avril 09 13:41:10 [0m1712662870.690653 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.691840 [PHY]   pack_ul_tti_request SFN/Slot:964.18
avril 09 13:41:10 [0m1712662870.692973 [PHY]   pack_ul_tti_request SFN/Slot:964.19
avril 09 13:41:10 [0m1712662870.700921 [NR_MAC]   (964/17)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.703214 [NR_MAC]     965. 7 Scheduling pucch reception in  965. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.703240 [PHY]   pack_ul_tti_request SFN/Slot:965.7
avril 09 13:41:10 [0m1712662870.703243 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.714444 [NR_MAC]   (965/7)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.716912 [NR_MAC]     965.17 Scheduling pucch reception in  965.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.716918 [PHY]   pack_ul_tti_request SFN/Slot:965.17
avril 09 13:41:10 [0m1712662870.716920 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.718013 [PHY]   pack_ul_tti_request SFN/Slot:965.18
avril 09 13:41:10 [0m1712662870.719253 [PHY]   pack_ul_tti_request SFN/Slot:965.19
avril 09 13:41:10 [0m1712662870.727135 [NR_MAC]   (965/17)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.729700 [NR_MAC]     966. 7 Scheduling pucch reception in  966. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.729707 [PHY]   pack_ul_tti_request SFN/Slot:966.7
avril 09 13:41:10 [0m1712662870.729709 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.740858 [NR_MAC]   (966/7)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.743061 [NR_MAC]     966.17 Scheduling pucch reception in  966.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.743067 [PHY]   pack_ul_tti_request SFN/Slot:966.17
avril 09 13:41:10 [0m1712662870.743069 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.744074 [PHY]   pack_ul_tti_request SFN/Slot:966.18
avril 09 13:41:10 [0m1712662870.745397 [PHY]   pack_ul_tti_request SFN/Slot:966.19
avril 09 13:41:10 [0m1712662870.752907 [NR_MAC]   (966/17)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.755109 [NR_MAC]     967. 7 Scheduling pucch reception in  967. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.755115 [PHY]   pack_ul_tti_request SFN/Slot:967.7
avril 09 13:41:10 [0m1712662870.755117 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.766325 [NR_MAC]   (967/7)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.768749 [NR_MAC]     967.17 Scheduling pucch reception in  967.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.768756 [PHY]   pack_ul_tti_request SFN/Slot:967.17
avril 09 13:41:10 [0m1712662870.768759 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.769950 [PHY]   pack_ul_tti_request SFN/Slot:967.18
avril 09 13:41:10 [0m1712662870.771023 [PHY]   pack_ul_tti_request SFN/Slot:967.19
avril 09 13:41:10 [0m1712662870.778476 [NR_MAC]   (967/17)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.780975 [NR_MAC]     968. 7 Scheduling pucch reception in  968. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.780983 [PHY]   pack_ul_tti_request SFN/Slot:968.7
avril 09 13:41:10 [0m1712662870.780986 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.783053 [NR_MAC]     968. 8 Scheduling pucch reception in  968. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:10 [0m1712662870.783070 [PHY]   pack_ul_tti_request SFN/Slot:968.8
avril 09 13:41:10 [0m1712662870.783071 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:10 [0m1712662870.791885 [NR_MAC]   (968/7)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.794024 [NR_MAC]     968.17 Scheduling pucch reception in  968.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.794030 [PHY]   pack_ul_tti_request SFN/Slot:968.17
avril 09 13:41:10 [0m1712662870.794031 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.795120 [PHY]   pack_ul_tti_request SFN/Slot:968.18
avril 09 13:41:10 [0m1712662870.796536 [PHY]   pack_ul_tti_request SFN/Slot:968.19
avril 09 13:41:10 [0m1712662870.804092 [NR_MAC]   (968/17)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.806622 [NR_MAC]     969. 7 Scheduling pucch reception in  969. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.806659 [PHY]   pack_ul_tti_request SFN/Slot:969.7
avril 09 13:41:10 [0m1712662870.806671 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.818166 [NR_MAC]   (969/7)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.820642 [NR_MAC]     969.17 Scheduling pucch reception in  969.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.820649 [PHY]   pack_ul_tti_request SFN/Slot:969.17
avril 09 13:41:10 [0m1712662870.820651 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.821811 [PHY]   pack_ul_tti_request SFN/Slot:969.18
avril 09 13:41:10 [0m1712662870.822993 [PHY]   pack_ul_tti_request SFN/Slot:969.19
avril 09 13:41:10 [0m1712662870.830459 [NR_MAC]   (969/17)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.833093 [NR_MAC]     970. 7 Scheduling pucch reception in  970. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.833127 [PHY]   pack_ul_tti_request SFN/Slot:970.7
avril 09 13:41:10 [0m1712662870.833130 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.844554 [NR_MAC]   (970/7)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.846954 [NR_MAC]     970.17 Scheduling pucch reception in  970.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.846963 [PHY]   pack_ul_tti_request SFN/Slot:970.17
avril 09 13:41:10 [0m1712662870.846965 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.848042 [PHY]   pack_ul_tti_request SFN/Slot:970.18
avril 09 13:41:10 [0m1712662870.849102 [PHY]   pack_ul_tti_request SFN/Slot:970.19
avril 09 13:41:10 [0m1712662870.850366 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 971/0 
avril 09 13:41:10 [0m1712662870.856695 [NR_MAC]   (970/17)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.859172 [NR_MAC]   pucch_acknack  971. 7 Scheduling pucch reception in  971. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.859180 [PHY]   pack_ul_tti_request SFN/Slot:971.7
avril 09 13:41:10 [0m1712662870.859183 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.870021 [NR_MAC]   (971/7)uci_01->pduBitmap:3
avril 09 13:41:10 [0m1712662870.872451 [NR_MAC]     971.17 Scheduling pucch reception in  971.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.872458 [PHY]   pack_ul_tti_request SFN/Slot:971.17
avril 09 13:41:10 [0m1712662870.872461 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.873543 [PHY]   pack_ul_tti_request SFN/Slot:971.18
avril 09 13:41:10 [0m1712662870.874777 [PHY]   pack_ul_tti_request SFN/Slot:971.19
avril 09 13:41:10 [0m1712662870.882448 [NR_MAC]   (971/17)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.885036 [NR_MAC]     972. 7 Scheduling pucch reception in  972. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.885043 [PHY]   pack_ul_tti_request SFN/Slot:972.7
avril 09 13:41:10 [0m1712662870.885045 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.896274 [NR_MAC]   (972/7)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.898803 [NR_MAC]     972.17 Scheduling pucch reception in  972.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.898809 [PHY]   pack_ul_tti_request SFN/Slot:972.17
avril 09 13:41:10 [0m1712662870.898812 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.899889 [PHY]   pack_ul_tti_request SFN/Slot:972.18
avril 09 13:41:10 [0m1712662870.901021 [PHY]   pack_ul_tti_request SFN/Slot:972.19
avril 09 13:41:10 [0m1712662870.908969 [NR_MAC]   (972/17)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.911508 [NR_MAC]     973. 7 Scheduling pucch reception in  973. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.911515 [PHY]   pack_ul_tti_request SFN/Slot:973.7
avril 09 13:41:10 [0m1712662870.911517 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.922495 [NR_MAC]   (973/7)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.924932 [NR_MAC]     973.17 Scheduling pucch reception in  973.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.924939 [PHY]   pack_ul_tti_request SFN/Slot:973.17
avril 09 13:41:10 [0m1712662870.924941 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.926048 [PHY]   pack_ul_tti_request SFN/Slot:973.18
avril 09 13:41:10 [0m1712662870.927353 [PHY]   pack_ul_tti_request SFN/Slot:973.19
avril 09 13:41:10 [0m1712662870.935026 [NR_MAC]   (973/17)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.937838 [NR_MAC]     974. 7 Scheduling pucch reception in  974. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.937865 [PHY]   pack_ul_tti_request SFN/Slot:974.7
avril 09 13:41:10 [0m1712662870.937868 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.949031 [NR_MAC]   (974/7)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.951474 [NR_MAC]     974.17 Scheduling pucch reception in  974.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.951480 [PHY]   pack_ul_tti_request SFN/Slot:974.17
avril 09 13:41:10 [0m1712662870.951482 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.952706 [PHY]   pack_ul_tti_request SFN/Slot:974.18
avril 09 13:41:10 [0m1712662870.953888 [PHY]   pack_ul_tti_request SFN/Slot:974.19
avril 09 13:41:10 [0m1712662870.961506 [NR_MAC]   (974/17)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.963909 [NR_MAC]     975. 7 Scheduling pucch reception in  975. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.963917 [PHY]   pack_ul_tti_request SFN/Slot:975.7
avril 09 13:41:10 [0m1712662870.963920 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.974751 [NR_MAC]   (975/7)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.977246 [NR_MAC]     975.17 Scheduling pucch reception in  975.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.977256 [PHY]   pack_ul_tti_request SFN/Slot:975.17
avril 09 13:41:10 [0m1712662870.977259 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.978417 [PHY]   pack_ul_tti_request SFN/Slot:975.18
avril 09 13:41:10 [0m1712662870.979635 [PHY]   pack_ul_tti_request SFN/Slot:975.19
avril 09 13:41:10 [0m1712662870.987129 [NR_MAC]   (975/17)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662870.989886 [NR_MAC]     976. 7 Scheduling pucch reception in  976. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662870.989894 [PHY]   pack_ul_tti_request SFN/Slot:976.7
avril 09 13:41:10 [0m1712662870.989897 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:10 [0m1712662870.991935 [NR_MAC]     976. 8 Scheduling pucch reception in  976. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:10 [0m1712662870.991939 [PHY]   pack_ul_tti_request SFN/Slot:976.8
avril 09 13:41:10 [0m1712662870.991940 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:10 [0m1712662871.001164 [NR_MAC]   (976/7)uci_01->pduBitmap:1
avril 09 13:41:10 [0m1712662871.003604 [NR_MAC]     976.17 Scheduling pucch reception in  976.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:10 [0m1712662871.003612 [PHY]   pack_ul_tti_request SFN/Slot:976.17
avril 09 13:41:10 [0m1712662871.003614 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.004740 [PHY]   pack_ul_tti_request SFN/Slot:976.18
avril 09 13:41:11 [0m1712662871.005971 [PHY]   pack_ul_tti_request SFN/Slot:976.19
avril 09 13:41:11 [0m1712662871.013574 [NR_MAC]   (976/17)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.016046 [NR_MAC]     977. 7 Scheduling pucch reception in  977. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.016056 [PHY]   pack_ul_tti_request SFN/Slot:977.7
avril 09 13:41:11 [0m1712662871.016060 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.027618 [NR_MAC]   (977/7)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.030001 [NR_MAC]     977.17 Scheduling pucch reception in  977.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.030007 [PHY]   pack_ul_tti_request SFN/Slot:977.17
avril 09 13:41:11 [0m1712662871.030010 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.031084 [PHY]   pack_ul_tti_request SFN/Slot:977.18
avril 09 13:41:11 [0m1712662871.032421 [PHY]   pack_ul_tti_request SFN/Slot:977.19
avril 09 13:41:11 [0m1712662871.040204 [NR_MAC]   (977/17)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.042997 [NR_MAC]     978. 7 Scheduling pucch reception in  978. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.043006 [PHY]   pack_ul_tti_request SFN/Slot:978.7
avril 09 13:41:11 [0m1712662871.043009 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.054114 [NR_MAC]   (978/7)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.056679 [NR_MAC]     978.17 Scheduling pucch reception in  978.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.056685 [PHY]   pack_ul_tti_request SFN/Slot:978.17
avril 09 13:41:11 [0m1712662871.056687 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.057765 [PHY]   pack_ul_tti_request SFN/Slot:978.18
avril 09 13:41:11 [0m1712662871.058936 [PHY]   pack_ul_tti_request SFN/Slot:978.19
avril 09 13:41:11 [0m1712662871.066487 [NR_MAC]   (978/17)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.071678 [NR_MAC]     979. 7 Scheduling pucch reception in  979. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.071685 [PHY]   pack_ul_tti_request SFN/Slot:979.7
avril 09 13:41:11 [0m1712662871.071688 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.086710 [NR_MAC]   (979/7)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.089067 [NR_MAC]     979.17 Scheduling pucch reception in  979.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.089073 [PHY]   pack_ul_tti_request SFN/Slot:979.17
avril 09 13:41:11 [0m1712662871.089076 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.090144 [PHY]   pack_ul_tti_request SFN/Slot:979.18
avril 09 13:41:11 [0m1712662871.091480 [PHY]   pack_ul_tti_request SFN/Slot:979.19
avril 09 13:41:11 [0m1712662871.104281 [NR_MAC]   (979/17)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.109489 [NR_MAC]     980. 7 Scheduling pucch reception in  980. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.109497 [PHY]   pack_ul_tti_request SFN/Slot:980.7
avril 09 13:41:11 [0m1712662871.109500 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.120384 [NR_MAC]   (980/7)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.122884 [NR_MAC]     980.17 Scheduling pucch reception in  980.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.122890 [PHY]   pack_ul_tti_request SFN/Slot:980.17
avril 09 13:41:11 [0m1712662871.122892 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.123946 [PHY]   pack_ul_tti_request SFN/Slot:980.18
avril 09 13:41:11 [0m1712662871.125006 [PHY]   pack_ul_tti_request SFN/Slot:980.19
avril 09 13:41:11 [0m1712662871.126186 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 981/0 
avril 09 13:41:11 [0m1712662871.132801 [NR_MAC]   (980/17)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.135052 [NR_MAC]   pucch_acknack  981. 7 Scheduling pucch reception in  981. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.135059 [PHY]   pack_ul_tti_request SFN/Slot:981.7
avril 09 13:41:11 [0m1712662871.135061 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.146077 [NR_MAC]   (981/7)uci_01->pduBitmap:3
avril 09 13:41:11 [0m1712662871.148727 [NR_MAC]     981.17 Scheduling pucch reception in  981.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.148757 [PHY]   pack_ul_tti_request SFN/Slot:981.17
avril 09 13:41:11 [0m1712662871.148759 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.149888 [PHY]   pack_ul_tti_request SFN/Slot:981.18
avril 09 13:41:11 [0m1712662871.151167 [PHY]   pack_ul_tti_request SFN/Slot:981.19
avril 09 13:41:11 [0m1712662871.158902 [NR_MAC]   (981/17)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.161425 [NR_MAC]     982. 7 Scheduling pucch reception in  982. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.161432 [PHY]   pack_ul_tti_request SFN/Slot:982.7
avril 09 13:41:11 [0m1712662871.161435 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.172674 [NR_MAC]   (982/7)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.175123 [NR_MAC]     982.17 Scheduling pucch reception in  982.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.175130 [PHY]   pack_ul_tti_request SFN/Slot:982.17
avril 09 13:41:11 [0m1712662871.175131 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.176305 [PHY]   pack_ul_tti_request SFN/Slot:982.18
avril 09 13:41:11 [0m1712662871.177614 [PHY]   pack_ul_tti_request SFN/Slot:982.19
avril 09 13:41:11 [0m1712662871.185217 [NR_MAC]   (982/17)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.187738 [NR_MAC]     983. 7 Scheduling pucch reception in  983. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.187746 [PHY]   pack_ul_tti_request SFN/Slot:983.7
avril 09 13:41:11 [0m1712662871.187749 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.199073 [NR_MAC]   (983/7)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.201757 [NR_MAC]     983.17 Scheduling pucch reception in  983.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.201763 [PHY]   pack_ul_tti_request SFN/Slot:983.17
avril 09 13:41:11 [0m1712662871.201765 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.202922 [PHY]   pack_ul_tti_request SFN/Slot:983.18
avril 09 13:41:11 [0m1712662871.204092 [PHY]   pack_ul_tti_request SFN/Slot:983.19
avril 09 13:41:11 [0m1712662871.211994 [NR_MAC]   (983/17)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.214673 [NR_MAC]     984. 7 Scheduling pucch reception in  984. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.214683 [PHY]   pack_ul_tti_request SFN/Slot:984.7
avril 09 13:41:11 [0m1712662871.214686 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.216732 [NR_MAC]     984. 8 Scheduling pucch reception in  984. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:11 [0m1712662871.216738 [PHY]   pack_ul_tti_request SFN/Slot:984.8
avril 09 13:41:11 [0m1712662871.216739 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:11 [0m1712662871.225708 [NR_MAC]   (984/7)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.228115 [NR_MAC]     984.17 Scheduling pucch reception in  984.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.228125 [PHY]   pack_ul_tti_request SFN/Slot:984.17
avril 09 13:41:11 [0m1712662871.228128 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.229308 [PHY]   pack_ul_tti_request SFN/Slot:984.18
avril 09 13:41:11 [0m1712662871.230574 [PHY]   pack_ul_tti_request SFN/Slot:984.19
avril 09 13:41:11 [0m1712662871.238326 [NR_MAC]   (984/17)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.240901 [NR_MAC]     985. 7 Scheduling pucch reception in  985. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.240908 [PHY]   pack_ul_tti_request SFN/Slot:985.7
avril 09 13:41:11 [0m1712662871.240911 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.252064 [NR_MAC]   (985/7)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.254622 [NR_MAC]     985.17 Scheduling pucch reception in  985.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.254661 [PHY]   pack_ul_tti_request SFN/Slot:985.17
avril 09 13:41:11 [0m1712662871.254680 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.255832 [PHY]   pack_ul_tti_request SFN/Slot:985.18
avril 09 13:41:11 [0m1712662871.257002 [PHY]   pack_ul_tti_request SFN/Slot:985.19
avril 09 13:41:11 [0m1712662871.264864 [NR_MAC]   (985/17)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.267109 [NR_MAC]     986. 7 Scheduling pucch reception in  986. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.267117 [PHY]   pack_ul_tti_request SFN/Slot:986.7
avril 09 13:41:11 [0m1712662871.267120 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.278428 [NR_MAC]   (986/7)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.281131 [NR_MAC]     986.17 Scheduling pucch reception in  986.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.281137 [PHY]   pack_ul_tti_request SFN/Slot:986.17
avril 09 13:41:11 [0m1712662871.281139 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.282357 [PHY]   pack_ul_tti_request SFN/Slot:986.18
avril 09 13:41:11 [0m1712662871.283548 [PHY]   pack_ul_tti_request SFN/Slot:986.19
avril 09 13:41:11 [0m1712662871.291231 [NR_MAC]   (986/17)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.293639 [NR_MAC]     987. 7 Scheduling pucch reception in  987. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.293679 [PHY]   pack_ul_tti_request SFN/Slot:987.7
avril 09 13:41:11 [0m1712662871.293694 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.304916 [NR_MAC]   (987/7)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.307400 [NR_MAC]     987.17 Scheduling pucch reception in  987.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.307406 [PHY]   pack_ul_tti_request SFN/Slot:987.17
avril 09 13:41:11 [0m1712662871.307408 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.308554 [PHY]   pack_ul_tti_request SFN/Slot:987.18
avril 09 13:41:11 [0m1712662871.309787 [PHY]   pack_ul_tti_request SFN/Slot:987.19
avril 09 13:41:11 [0m1712662871.317522 [NR_MAC]   (987/17)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.319981 [NR_MAC]     988. 7 Scheduling pucch reception in  988. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.319989 [PHY]   pack_ul_tti_request SFN/Slot:988.7
avril 09 13:41:11 [0m1712662871.319992 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.331219 [NR_MAC]   (988/7)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.333765 [NR_MAC]     988.17 Scheduling pucch reception in  988.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.333771 [PHY]   pack_ul_tti_request SFN/Slot:988.17
avril 09 13:41:11 [0m1712662871.333774 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.334989 [PHY]   pack_ul_tti_request SFN/Slot:988.18
avril 09 13:41:11 [0m1712662871.336208 [PHY]   pack_ul_tti_request SFN/Slot:988.19
avril 09 13:41:11 [0m1712662871.344196 [NR_MAC]   (988/17)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.346823 [NR_MAC]     989. 7 Scheduling pucch reception in  989. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.346830 [PHY]   pack_ul_tti_request SFN/Slot:989.7
avril 09 13:41:11 [0m1712662871.346833 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.358468 [NR_MAC]   (989/7)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.360941 [NR_MAC]     989.17 Scheduling pucch reception in  989.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.360947 [PHY]   pack_ul_tti_request SFN/Slot:989.17
avril 09 13:41:11 [0m1712662871.360950 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.362039 [PHY]   pack_ul_tti_request SFN/Slot:989.18
avril 09 13:41:11 [0m1712662871.363215 [PHY]   pack_ul_tti_request SFN/Slot:989.19
avril 09 13:41:11 [0m1712662871.371040 [NR_MAC]   (989/17)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.373588 [NR_MAC]     990. 7 Scheduling pucch reception in  990. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.373596 [PHY]   pack_ul_tti_request SFN/Slot:990.7
avril 09 13:41:11 [0m1712662871.373599 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.384650 [NR_MAC]   (990/7)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.387005 [NR_MAC]     990.17 Scheduling pucch reception in  990.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.387013 [PHY]   pack_ul_tti_request SFN/Slot:990.17
avril 09 13:41:11 [0m1712662871.387016 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.388102 [PHY]   pack_ul_tti_request SFN/Slot:990.18
avril 09 13:41:11 [0m1712662871.389469 [PHY]   pack_ul_tti_request SFN/Slot:990.19
avril 09 13:41:11 [0m1712662871.390721 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 991/0 
avril 09 13:41:11 [0m1712662871.397251 [NR_MAC]   (990/17)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.398831 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 991/6 
avril 09 13:41:11 [0m1712662871.399941 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 991/7 
avril 09 13:41:11 [0m1712662871.399947 [NR_MAC]   pucch_acknack  991. 7 Scheduling pucch reception in  991. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.399960 [PHY]   pack_ul_tti_request SFN/Slot:991.7
avril 09 13:41:11 [0m1712662871.399963 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.410899 [NR_MAC]   (991/7)uci_01->pduBitmap:3
avril 09 13:41:11 [0m1712662871.413562 [NR_MAC]   pucch_acknack  991.17 Scheduling pucch reception in  991.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.413573 [PHY]   pack_ul_tti_request SFN/Slot:991.17
avril 09 13:41:11 [0m1712662871.413577 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.414553 [PHY]   pack_ul_tti_request SFN/Slot:991.18
avril 09 13:41:11 [0m1712662871.415814 [PHY]   pack_ul_tti_request SFN/Slot:991.19
avril 09 13:41:11 [0m1712662871.423765 [NR_MAC]   (991/17)uci_01->pduBitmap:3
avril 09 13:41:11 [0m1712662871.426150 [NR_MAC]     992. 7 Scheduling pucch reception in  992. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.426160 [PHY]   pack_ul_tti_request SFN/Slot:992.7
avril 09 13:41:11 [0m1712662871.426162 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.428172 [NR_MAC]     992. 8 Scheduling pucch reception in  992. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:11 [0m1712662871.428177 [PHY]   pack_ul_tti_request SFN/Slot:992.8
avril 09 13:41:11 [0m1712662871.428179 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:11 [0m1712662871.437651 [NR_MAC]   (992/7)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.440098 [NR_MAC]     992.17 Scheduling pucch reception in  992.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.440110 [PHY]   pack_ul_tti_request SFN/Slot:992.17
avril 09 13:41:11 [0m1712662871.440113 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.441354 [PHY]   pack_ul_tti_request SFN/Slot:992.18
avril 09 13:41:11 [0m1712662871.442604 [PHY]   pack_ul_tti_request SFN/Slot:992.19
avril 09 13:41:11 [0m1712662871.450370 [NR_MAC]   (992/17)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.452726 [NR_MAC]     993. 7 Scheduling pucch reception in  993. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.452736 [PHY]   pack_ul_tti_request SFN/Slot:993.7
avril 09 13:41:11 [0m1712662871.452739 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.463369 [NR_MAC]   (993/7)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.465577 [NR_MAC]     993.17 Scheduling pucch reception in  993.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.465584 [PHY]   pack_ul_tti_request SFN/Slot:993.17
avril 09 13:41:11 [0m1712662871.465586 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.466827 [PHY]   pack_ul_tti_request SFN/Slot:993.18
avril 09 13:41:11 [0m1712662871.468067 [PHY]   pack_ul_tti_request SFN/Slot:993.19
avril 09 13:41:11 [0m1712662871.475791 [NR_MAC]   (993/17)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.478095 [NR_MAC]     994. 7 Scheduling pucch reception in  994. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.478105 [PHY]   pack_ul_tti_request SFN/Slot:994.7
avril 09 13:41:11 [0m1712662871.478109 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.489140 [NR_MAC]   (994/7)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.491842 [NR_MAC]     994.17 Scheduling pucch reception in  994.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.491850 [PHY]   pack_ul_tti_request SFN/Slot:994.17
avril 09 13:41:11 [0m1712662871.491852 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.493030 [PHY]   pack_ul_tti_request SFN/Slot:994.18
avril 09 13:41:11 [0m1712662871.494204 [PHY]   pack_ul_tti_request SFN/Slot:994.19
avril 09 13:41:11 [0m1712662871.502113 [NR_MAC]   (994/17)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.504554 [NR_MAC]     995. 7 Scheduling pucch reception in  995. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.504563 [PHY]   pack_ul_tti_request SFN/Slot:995.7
avril 09 13:41:11 [0m1712662871.504566 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.515886 [NR_MAC]   (995/7)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.518393 [NR_MAC]     995.17 Scheduling pucch reception in  995.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.518401 [PHY]   pack_ul_tti_request SFN/Slot:995.17
avril 09 13:41:11 [0m1712662871.518403 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.519433 [PHY]   pack_ul_tti_request SFN/Slot:995.18
avril 09 13:41:11 [0m1712662871.520724 [PHY]   pack_ul_tti_request SFN/Slot:995.19
avril 09 13:41:11 [0m1712662871.528362 [NR_MAC]   (995/17)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.530911 [NR_MAC]     996. 7 Scheduling pucch reception in  996. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.530919 [PHY]   pack_ul_tti_request SFN/Slot:996.7
avril 09 13:41:11 [0m1712662871.530921 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.542016 [NR_MAC]   (996/7)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.544575 [NR_MAC]     996.17 Scheduling pucch reception in  996.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.544596 [PHY]   pack_ul_tti_request SFN/Slot:996.17
avril 09 13:41:11 [0m1712662871.544599 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.545833 [PHY]   pack_ul_tti_request SFN/Slot:996.18
avril 09 13:41:11 [0m1712662871.546993 [PHY]   pack_ul_tti_request SFN/Slot:996.19
avril 09 13:41:11 [0m1712662871.554879 [NR_MAC]   (996/17)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.557279 [NR_MAC]     997. 7 Scheduling pucch reception in  997. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.557290 [PHY]   pack_ul_tti_request SFN/Slot:997.7
avril 09 13:41:11 [0m1712662871.557293 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.568788 [NR_MAC]   (997/7)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.570948 [NR_MAC]     997.17 Scheduling pucch reception in  997.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.570957 [PHY]   pack_ul_tti_request SFN/Slot:997.17
avril 09 13:41:11 [0m1712662871.570960 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.572096 [PHY]   pack_ul_tti_request SFN/Slot:997.18
avril 09 13:41:11 [0m1712662871.573367 [PHY]   pack_ul_tti_request SFN/Slot:997.19
avril 09 13:41:11 [0m1712662871.581302 [NR_MAC]   (997/17)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.583856 [NR_MAC]     998. 7 Scheduling pucch reception in  998. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.583868 [PHY]   pack_ul_tti_request SFN/Slot:998.7
avril 09 13:41:11 [0m1712662871.583871 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.595217 [NR_MAC]   (998/7)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.597794 [NR_MAC]     998.17 Scheduling pucch reception in  998.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.597804 [PHY]   pack_ul_tti_request SFN/Slot:998.17
avril 09 13:41:11 [0m1712662871.597808 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.598925 [PHY]   pack_ul_tti_request SFN/Slot:998.18
avril 09 13:41:11 [0m1712662871.600152 [PHY]   pack_ul_tti_request SFN/Slot:998.19
avril 09 13:41:11 [0m1712662871.608007 [NR_MAC]   (998/17)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.610638 [NR_MAC]     999. 7 Scheduling pucch reception in  999. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.610646 [PHY]   pack_ul_tti_request SFN/Slot:999.7
avril 09 13:41:11 [0m1712662871.610648 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.621539 [NR_MAC]   (999/7)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.623968 [NR_MAC]     999.17 Scheduling pucch reception in  999.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.623981 [PHY]   pack_ul_tti_request SFN/Slot:999.17
avril 09 13:41:11 [0m1712662871.623984 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.625196 [PHY]   pack_ul_tti_request SFN/Slot:999.18
avril 09 13:41:11 [0m1712662871.626420 [PHY]   pack_ul_tti_request SFN/Slot:999.19
avril 09 13:41:11 [0m1712662871.634620 [NR_MAC]   (999/17)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.637012 [NR_MAC]    1000. 7 Scheduling pucch reception in 1000. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.637023 [PHY]   pack_ul_tti_request SFN/Slot:1000.7
avril 09 13:41:11 [0m1712662871.637027 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.639265 [NR_MAC]    1000. 8 Scheduling pucch reception in 1000. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:11 [0m1712662871.639272 [PHY]   pack_ul_tti_request SFN/Slot:1000.8
avril 09 13:41:11 [0m1712662871.639274 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:11 [0m1712662871.648601 [NR_MAC]   (1000/7)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.650968 [NR_MAC]    1000.17 Scheduling pucch reception in 1000.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.650978 [PHY]   pack_ul_tti_request SFN/Slot:1000.17
avril 09 13:41:11 [0m1712662871.650981 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.652253 [PHY]   pack_ul_tti_request SFN/Slot:1000.18
avril 09 13:41:11 [0m1712662871.653516 [PHY]   pack_ul_tti_request SFN/Slot:1000.19
avril 09 13:41:11 [0m1712662871.654825 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 1001/0 
avril 09 13:41:11 [0m1712662871.661396 [NR_MAC]   (1000/17)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.663905 [NR_MAC]   pucch_acknack 1001. 7 Scheduling pucch reception in 1001. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.663917 [PHY]   pack_ul_tti_request SFN/Slot:1001.7
avril 09 13:41:11 [0m1712662871.663920 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.675157 [NR_MAC]   (1001/7)uci_01->pduBitmap:3
avril 09 13:41:11 [0m1712662871.677587 [NR_MAC]    1001.17 Scheduling pucch reception in 1001.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.677598 [PHY]   pack_ul_tti_request SFN/Slot:1001.17
avril 09 13:41:11 [0m1712662871.677601 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.678669 [PHY]   pack_ul_tti_request SFN/Slot:1001.18
avril 09 13:41:11 [0m1712662871.679925 [PHY]   pack_ul_tti_request SFN/Slot:1001.19
avril 09 13:41:11 [0m1712662871.687877 [NR_MAC]   (1001/17)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.690290 [NR_MAC]    1002. 7 Scheduling pucch reception in 1002. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.690299 [PHY]   pack_ul_tti_request SFN/Slot:1002.7
avril 09 13:41:11 [0m1712662871.690302 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.701894 [NR_MAC]   (1002/7)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.704149 [NR_MAC]    1002.17 Scheduling pucch reception in 1002.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.704156 [PHY]   pack_ul_tti_request SFN/Slot:1002.17
avril 09 13:41:11 [0m1712662871.704158 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.705359 [PHY]   pack_ul_tti_request SFN/Slot:1002.18
avril 09 13:41:11 [0m1712662871.706644 [PHY]   pack_ul_tti_request SFN/Slot:1002.19
avril 09 13:41:11 [0m1712662871.714469 [NR_MAC]   (1002/17)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.717024 [NR_MAC]    1003. 7 Scheduling pucch reception in 1003. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.717032 [PHY]   pack_ul_tti_request SFN/Slot:1003.7
avril 09 13:41:11 [0m1712662871.717035 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.728202 [NR_MAC]   (1003/7)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.730746 [NR_MAC]    1003.17 Scheduling pucch reception in 1003.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.730754 [PHY]   pack_ul_tti_request SFN/Slot:1003.17
avril 09 13:41:11 [0m1712662871.730757 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.731879 [PHY]   pack_ul_tti_request SFN/Slot:1003.18
avril 09 13:41:11 [0m1712662871.733124 [PHY]   pack_ul_tti_request SFN/Slot:1003.19
avril 09 13:41:11 [0m1712662871.740989 [NR_MAC]   (1003/17)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.743739 [NR_MAC]    1004. 7 Scheduling pucch reception in 1004. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.743747 [PHY]   pack_ul_tti_request SFN/Slot:1004.7
avril 09 13:41:11 [0m1712662871.743750 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.754964 [NR_MAC]   (1004/7)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.757350 [NR_MAC]    1004.17 Scheduling pucch reception in 1004.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.757357 [PHY]   pack_ul_tti_request SFN/Slot:1004.17
avril 09 13:41:11 [0m1712662871.757360 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.758572 [PHY]   pack_ul_tti_request SFN/Slot:1004.18
avril 09 13:41:11 [0m1712662871.759814 [PHY]   pack_ul_tti_request SFN/Slot:1004.19
avril 09 13:41:11 [0m1712662871.767809 [NR_MAC]   (1004/17)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.770086 [NR_MAC]    1005. 7 Scheduling pucch reception in 1005. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.770106 [PHY]   pack_ul_tti_request SFN/Slot:1005.7
avril 09 13:41:11 [0m1712662871.770108 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.781338 [NR_MAC]   (1005/7)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.784054 [NR_MAC]    1005.17 Scheduling pucch reception in 1005.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.784060 [PHY]   pack_ul_tti_request SFN/Slot:1005.17
avril 09 13:41:11 [0m1712662871.784062 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.785205 [PHY]   pack_ul_tti_request SFN/Slot:1005.18
avril 09 13:41:11 [0m1712662871.786535 [PHY]   pack_ul_tti_request SFN/Slot:1005.19
avril 09 13:41:11 [0m1712662871.794211 [NR_MAC]   (1005/17)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.796969 [NR_MAC]    1006. 7 Scheduling pucch reception in 1006. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.796977 [PHY]   pack_ul_tti_request SFN/Slot:1006.7
avril 09 13:41:11 [0m1712662871.796979 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.808052 [NR_MAC]   (1006/7)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.810629 [NR_MAC]    1006.17 Scheduling pucch reception in 1006.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.810639 [PHY]   pack_ul_tti_request SFN/Slot:1006.17
avril 09 13:41:11 [0m1712662871.810641 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.811709 [PHY]   pack_ul_tti_request SFN/Slot:1006.18
avril 09 13:41:11 [0m1712662871.813023 [PHY]   pack_ul_tti_request SFN/Slot:1006.19
avril 09 13:41:11 [0m1712662871.820968 [NR_MAC]   (1006/17)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.823485 [NR_MAC]    1007. 7 Scheduling pucch reception in 1007. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.823533 [PHY]   pack_ul_tti_request SFN/Slot:1007.7
avril 09 13:41:11 [0m1712662871.823551 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.834512 [NR_MAC]   (1007/7)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.836991 [NR_MAC]    1007.17 Scheduling pucch reception in 1007.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.837000 [PHY]   pack_ul_tti_request SFN/Slot:1007.17
avril 09 13:41:11 [0m1712662871.837003 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.838085 [PHY]   pack_ul_tti_request SFN/Slot:1007.18
avril 09 13:41:11 [0m1712662871.839416 [PHY]   pack_ul_tti_request SFN/Slot:1007.19
avril 09 13:41:11 [0m1712662871.847178 [NR_MAC]   (1007/17)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.849874 [NR_MAC]    1008. 7 Scheduling pucch reception in 1008. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.849884 [PHY]   pack_ul_tti_request SFN/Slot:1008.7
avril 09 13:41:11 [0m1712662871.849887 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.851972 [NR_MAC]    1008. 8 Scheduling pucch reception in 1008. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:11 [0m1712662871.851979 [PHY]   pack_ul_tti_request SFN/Slot:1008.8
avril 09 13:41:11 [0m1712662871.851980 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:11 [0m1712662871.861134 [NR_MAC]   (1008/7)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.863677 [NR_MAC]    1008.17 Scheduling pucch reception in 1008.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.863689 [PHY]   pack_ul_tti_request SFN/Slot:1008.17
avril 09 13:41:11 [0m1712662871.863692 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.864813 [PHY]   pack_ul_tti_request SFN/Slot:1008.18
avril 09 13:41:11 [0m1712662871.866114 [PHY]   pack_ul_tti_request SFN/Slot:1008.19
avril 09 13:41:11 [0m1712662871.873949 [NR_MAC]   (1008/17)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.876508 [NR_MAC]    1009. 7 Scheduling pucch reception in 1009. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.876516 [PHY]   pack_ul_tti_request SFN/Slot:1009.7
avril 09 13:41:11 [0m1712662871.876520 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.888076 [NR_MAC]   (1009/7)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.890534 [NR_MAC]    1009.17 Scheduling pucch reception in 1009.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.890542 [PHY]   pack_ul_tti_request SFN/Slot:1009.17
avril 09 13:41:11 [0m1712662871.890545 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.891614 [PHY]   pack_ul_tti_request SFN/Slot:1009.18
avril 09 13:41:11 [0m1712662871.892872 [PHY]   pack_ul_tti_request SFN/Slot:1009.19
avril 09 13:41:11 [0m1712662871.900798 [NR_MAC]   (1009/17)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.903341 [NR_MAC]    1010. 7 Scheduling pucch reception in 1010. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.903357 [PHY]   pack_ul_tti_request SFN/Slot:1010.7
avril 09 13:41:11 [0m1712662871.903361 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.914491 [NR_MAC]   (1010/7)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.916904 [NR_MAC]    1010.17 Scheduling pucch reception in 1010.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.916914 [PHY]   pack_ul_tti_request SFN/Slot:1010.17
avril 09 13:41:11 [0m1712662871.916916 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.917972 [PHY]   pack_ul_tti_request SFN/Slot:1010.18
avril 09 13:41:11 [0m1712662871.919204 [PHY]   pack_ul_tti_request SFN/Slot:1010.19
avril 09 13:41:11 [0m1712662871.920466 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 1011/0 
avril 09 13:41:11 [0m1712662871.926926 [NR_MAC]   (1010/17)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.929434 [NR_MAC]   pucch_acknack 1011. 7 Scheduling pucch reception in 1011. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.929446 [PHY]   pack_ul_tti_request SFN/Slot:1011.7
avril 09 13:41:11 [0m1712662871.929449 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.940385 [NR_MAC]   (1011/7)uci_01->pduBitmap:3
avril 09 13:41:11 [0m1712662871.942813 [NR_MAC]    1011.17 Scheduling pucch reception in 1011.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.942821 [PHY]   pack_ul_tti_request SFN/Slot:1011.17
avril 09 13:41:11 [0m1712662871.942824 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.944008 [PHY]   pack_ul_tti_request SFN/Slot:1011.18
avril 09 13:41:11 [0m1712662871.945196 [PHY]   pack_ul_tti_request SFN/Slot:1011.19
avril 09 13:41:11 [0m1712662871.953213 [NR_MAC]   (1011/17)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.955875 [NR_MAC]    1012. 7 Scheduling pucch reception in 1012. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.955885 [PHY]   pack_ul_tti_request SFN/Slot:1012.7
avril 09 13:41:11 [0m1712662871.955888 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.967123 [NR_MAC]   (1012/7)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.969567 [NR_MAC]    1012.17 Scheduling pucch reception in 1012.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.969574 [PHY]   pack_ul_tti_request SFN/Slot:1012.17
avril 09 13:41:11 [0m1712662871.969577 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.970754 [PHY]   pack_ul_tti_request SFN/Slot:1012.18
avril 09 13:41:11 [0m1712662871.971885 [PHY]   pack_ul_tti_request SFN/Slot:1012.19
avril 09 13:41:11 [0m1712662871.979722 [NR_MAC]   (1012/17)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.982198 [NR_MAC]    1013. 7 Scheduling pucch reception in 1013. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.982211 [PHY]   pack_ul_tti_request SFN/Slot:1013.7
avril 09 13:41:11 [0m1712662871.982214 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.993168 [NR_MAC]   (1013/7)uci_01->pduBitmap:1
avril 09 13:41:11 [0m1712662871.995788 [NR_MAC]    1013.17 Scheduling pucch reception in 1013.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:11 [0m1712662871.995798 [PHY]   pack_ul_tti_request SFN/Slot:1013.17
avril 09 13:41:11 [0m1712662871.995801 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:11 [0m1712662871.996880 [PHY]   pack_ul_tti_request SFN/Slot:1013.18
avril 09 13:41:11 [0m1712662871.998191 [PHY]   pack_ul_tti_request SFN/Slot:1013.19
avril 09 13:41:12 [0m1712662872.005808 [NR_MAC]   (1013/17)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.008176 [NR_MAC]    1014. 7 Scheduling pucch reception in 1014. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.008218 [PHY]   pack_ul_tti_request SFN/Slot:1014.7
avril 09 13:41:12 [0m1712662872.008220 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.018956 [NR_MAC]   (1014/7)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.021327 [NR_MAC]    1014.17 Scheduling pucch reception in 1014.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.021336 [PHY]   pack_ul_tti_request SFN/Slot:1014.17
avril 09 13:41:12 [0m1712662872.021338 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.022547 [PHY]   pack_ul_tti_request SFN/Slot:1014.18
avril 09 13:41:12 [0m1712662872.023931 [PHY]   pack_ul_tti_request SFN/Slot:1014.19
avril 09 13:41:12 [0m1712662872.031623 [NR_MAC]   (1014/17)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.034136 [NR_MAC]    1015. 7 Scheduling pucch reception in 1015. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.034145 [PHY]   pack_ul_tti_request SFN/Slot:1015.7
avril 09 13:41:12 [0m1712662872.034149 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.045129 [NR_MAC]   (1015/7)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.047738 [NR_MAC]    1015.17 Scheduling pucch reception in 1015.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.047749 [PHY]   pack_ul_tti_request SFN/Slot:1015.17
avril 09 13:41:12 [0m1712662872.047752 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.048934 [PHY]   pack_ul_tti_request SFN/Slot:1015.18
avril 09 13:41:12 [0m1712662872.050097 [PHY]   pack_ul_tti_request SFN/Slot:1015.19
avril 09 13:41:12 [0m1712662872.057862 [NR_MAC]   (1015/17)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.060414 [NR_MAC]    1016. 7 Scheduling pucch reception in 1016. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.060446 [PHY]   pack_ul_tti_request SFN/Slot:1016.7
avril 09 13:41:12 [0m1712662872.060448 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.062427 [NR_MAC]    1016. 8 Scheduling pucch reception in 1016. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:12 [0m1712662872.062431 [PHY]   pack_ul_tti_request SFN/Slot:1016.8
avril 09 13:41:12 [0m1712662872.062432 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:12 [0m1712662872.071343 [NR_MAC]   (1016/7)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.073746 [NR_MAC]    1016.17 Scheduling pucch reception in 1016.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.073755 [PHY]   pack_ul_tti_request SFN/Slot:1016.17
avril 09 13:41:12 [0m1712662872.073758 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.074835 [PHY]   pack_ul_tti_request SFN/Slot:1016.18
avril 09 13:41:12 [0m1712662872.075943 [PHY]   pack_ul_tti_request SFN/Slot:1016.19
avril 09 13:41:12 [0m1712662872.083724 [NR_MAC]   (1016/17)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.086119 [NR_MAC]    1017. 7 Scheduling pucch reception in 1017. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.086124 [PHY]   pack_ul_tti_request SFN/Slot:1017.7
avril 09 13:41:12 [0m1712662872.086127 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.097032 [NR_MAC]   (1017/7)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.099540 [NR_MAC]    1017.17 Scheduling pucch reception in 1017.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.099577 [PHY]   pack_ul_tti_request SFN/Slot:1017.17
avril 09 13:41:12 [0m1712662872.099580 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.100719 [PHY]   pack_ul_tti_request SFN/Slot:1017.18
avril 09 13:41:12 [0m1712662872.101922 [PHY]   pack_ul_tti_request SFN/Slot:1017.19
avril 09 13:41:12 [0m1712662872.109306 [NR_MAC]   (1017/17)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.111765 [NR_MAC]    1018. 7 Scheduling pucch reception in 1018. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.111773 [PHY]   pack_ul_tti_request SFN/Slot:1018.7
avril 09 13:41:12 [0m1712662872.111775 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.122747 [NR_MAC]   (1018/7)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.125216 [NR_MAC]    1018.17 Scheduling pucch reception in 1018.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.125225 [PHY]   pack_ul_tti_request SFN/Slot:1018.17
avril 09 13:41:12 [0m1712662872.125228 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.126407 [PHY]   pack_ul_tti_request SFN/Slot:1018.18
avril 09 13:41:12 [0m1712662872.127622 [PHY]   pack_ul_tti_request SFN/Slot:1018.19
avril 09 13:41:12 [0m1712662872.135393 [NR_MAC]   (1018/17)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.137821 [NR_MAC]    1019. 7 Scheduling pucch reception in 1019. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.137847 [PHY]   pack_ul_tti_request SFN/Slot:1019.7
avril 09 13:41:12 [0m1712662872.137851 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.149058 [NR_MAC]   (1019/7)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.151579 [NR_MAC]    1019.17 Scheduling pucch reception in 1019.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.151588 [PHY]   pack_ul_tti_request SFN/Slot:1019.17
avril 09 13:41:12 [0m1712662872.151591 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.152665 [PHY]   pack_ul_tti_request SFN/Slot:1019.18
avril 09 13:41:12 [0m1712662872.153873 [PHY]   pack_ul_tti_request SFN/Slot:1019.19
avril 09 13:41:12 [0m1712662872.161340 [NR_MAC]   (1019/17)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.163744 [NR_MAC]    1020. 7 Scheduling pucch reception in 1020. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.163752 [PHY]   pack_ul_tti_request SFN/Slot:1020.7
avril 09 13:41:12 [0m1712662872.163754 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.174643 [NR_MAC]   (1020/7)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.177088 [NR_MAC]    1020.17 Scheduling pucch reception in 1020.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.177101 [PHY]   pack_ul_tti_request SFN/Slot:1020.17
avril 09 13:41:12 [0m1712662872.177103 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.178346 [PHY]   pack_ul_tti_request SFN/Slot:1020.18
avril 09 13:41:12 [0m1712662872.179532 [PHY]   pack_ul_tti_request SFN/Slot:1020.19
avril 09 13:41:12 [0m1712662872.180702 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 1021/0 
avril 09 13:41:12 [0m1712662872.187396 [NR_MAC]   (1020/17)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.189822 [NR_MAC]   pucch_acknack 1021. 7 Scheduling pucch reception in 1021. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.189833 [PHY]   pack_ul_tti_request SFN/Slot:1021.7
avril 09 13:41:12 [0m1712662872.189837 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.201091 [NR_MAC]   (1021/7)uci_01->pduBitmap:3
avril 09 13:41:12 [0m1712662872.203524 [NR_MAC]    1021.17 Scheduling pucch reception in 1021.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.203532 [PHY]   pack_ul_tti_request SFN/Slot:1021.17
avril 09 13:41:12 [0m1712662872.203535 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.204706 [PHY]   pack_ul_tti_request SFN/Slot:1021.18
avril 09 13:41:12 [0m1712662872.205972 [PHY]   pack_ul_tti_request SFN/Slot:1021.19
avril 09 13:41:12 [0m1712662872.213686 [NR_MAC]   (1021/17)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.216119 [NR_MAC]    1022. 7 Scheduling pucch reception in 1022. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.216132 [PHY]   pack_ul_tti_request SFN/Slot:1022.7
avril 09 13:41:12 [0m1712662872.216135 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.227173 [NR_MAC]   (1022/7)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.229706 [NR_MAC]    1022.17 Scheduling pucch reception in 1022.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.229722 [PHY]   pack_ul_tti_request SFN/Slot:1022.17
avril 09 13:41:12 [0m1712662872.229725 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.231059 [PHY]   pack_ul_tti_request SFN/Slot:1022.18
avril 09 13:41:12 [0m1712662872.232203 [PHY]   pack_ul_tti_request SFN/Slot:1022.19
avril 09 13:41:12 [0m1712662872.240147 [NR_MAC]   (1022/17)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.242609 [NR_MAC]    1023. 7 Scheduling pucch reception in 1023. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.242617 [PHY]   pack_ul_tti_request SFN/Slot:1023.7
avril 09 13:41:12 [0m1712662872.242621 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.253943 [NR_MAC]   (1023/7)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.256490 [NR_MAC]    1023.17 Scheduling pucch reception in 1023.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.256496 [PHY]   pack_ul_tti_request SFN/Slot:1023.17
avril 09 13:41:12 [0m1712662872.256499 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.257762 [PHY]   pack_ul_tti_request SFN/Slot:1023.18
avril 09 13:41:12 [0m1712662872.258943 [PHY]   pack_ul_tti_request SFN/Slot:1023.19
avril 09 13:41:12 [0m1712662872.260089 [NR_MAC]   Frame.Slot 0.0
avril 09 13:41:12 UE RNTI fabe CU-UE-ID 1 in-sync PH 0 dB PCMAX 0 dBm, average RSRP -44 (16 meas)
avril 09 13:41:12 UE fabe: dlsch_rounds 455/1/0/0, dlsch_errors 0, pucch0_DTX 0, BLER 0.00000 MCS (0) 9
avril 09 13:41:12 UE fabe: ulsch_rounds 8805/0/0/0, ulsch_errors 0, ulsch_DTX 0, BLER 0.00000 MCS (0) 9
avril 09 13:41:12 UE fabe: MAC:    TX          55092 RX         741560 bytes
avril 09 13:41:12 UE fabe: LCID 1: TX            966 RX            282 bytes
avril 09 13:41:12 UE fabe: LCID 2: TX              0 RX              0 bytes
avril 09 13:41:12 UE fabe: LCID 4: TX           6897 RX           7187 bytes
avril 09 13:41:12 
avril 09 13:41:12 [0m1712662872.266930 [NR_MAC]   (1023/17)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.269175 [NR_MAC]       0. 7 Scheduling pucch reception in    0. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.269186 [PHY]   pack_ul_tti_request SFN/Slot:0.7
avril 09 13:41:12 [0m1712662872.269189 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.271525 [NR_MAC]       0. 8 Scheduling pucch reception in    0. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:12 [0m1712662872.271539 [PHY]   pack_ul_tti_request SFN/Slot:0.8
avril 09 13:41:12 [0m1712662872.271540 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:12 [0m1712662872.280216 [NR_MAC]   (0/7)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.282914 [NR_MAC]       0.17 Scheduling pucch reception in    0.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.282921 [PHY]   pack_ul_tti_request SFN/Slot:0.17
avril 09 13:41:12 [0m1712662872.282924 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.283993 [PHY]   pack_ul_tti_request SFN/Slot:0.18
avril 09 13:41:12 [0m1712662872.285238 [PHY]   pack_ul_tti_request SFN/Slot:0.19
avril 09 13:41:12 [0m1712662872.292848 [NR_MAC]   (0/17)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.295043 [NR_MAC]       1. 7 Scheduling pucch reception in    1. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.295057 [PHY]   pack_ul_tti_request SFN/Slot:1.7
avril 09 13:41:12 [0m1712662872.295061 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.306247 [NR_MAC]   (1/7)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.308762 [NR_MAC]       1.17 Scheduling pucch reception in    1.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.308770 [PHY]   pack_ul_tti_request SFN/Slot:1.17
avril 09 13:41:12 [0m1712662872.308772 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.309864 [PHY]   pack_ul_tti_request SFN/Slot:1.18
avril 09 13:41:12 [0m1712662872.311181 [PHY]   pack_ul_tti_request SFN/Slot:1.19
avril 09 13:41:12 [0m1712662872.318816 [NR_MAC]   (1/17)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.321040 [NR_MAC]       2. 7 Scheduling pucch reception in    2. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.321050 [PHY]   pack_ul_tti_request SFN/Slot:2.7
avril 09 13:41:12 [0m1712662872.321053 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.332299 [NR_MAC]   (2/7)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.334782 [NR_MAC]       2.17 Scheduling pucch reception in    2.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.334789 [PHY]   pack_ul_tti_request SFN/Slot:2.17
avril 09 13:41:12 [0m1712662872.334791 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.336071 [PHY]   pack_ul_tti_request SFN/Slot:2.18
avril 09 13:41:12 [0m1712662872.337294 [PHY]   pack_ul_tti_request SFN/Slot:2.19
avril 09 13:41:12 [0m1712662872.344932 [NR_MAC]   (2/17)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.347157 [NR_MAC]       3. 7 Scheduling pucch reception in    3. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.347165 [PHY]   pack_ul_tti_request SFN/Slot:3.7
avril 09 13:41:12 [0m1712662872.347168 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.358634 [NR_MAC]   (3/7)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.360948 [NR_MAC]       3.17 Scheduling pucch reception in    3.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.360957 [PHY]   pack_ul_tti_request SFN/Slot:3.17
avril 09 13:41:12 [0m1712662872.360960 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.362064 [PHY]   pack_ul_tti_request SFN/Slot:3.18
avril 09 13:41:12 [0m1712662872.363304 [PHY]   pack_ul_tti_request SFN/Slot:3.19
avril 09 13:41:12 [0m1712662872.370947 [NR_MAC]   (3/17)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.373312 [NR_MAC]       4. 7 Scheduling pucch reception in    4. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.373319 [PHY]   pack_ul_tti_request SFN/Slot:4.7
avril 09 13:41:12 [0m1712662872.373322 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.383998 [NR_MAC]   (4/7)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.386581 [NR_MAC]       4.17 Scheduling pucch reception in    4.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.386609 [PHY]   pack_ul_tti_request SFN/Slot:4.17
avril 09 13:41:12 [0m1712662872.386612 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.387722 [PHY]   pack_ul_tti_request SFN/Slot:4.18
avril 09 13:41:12 [0m1712662872.389055 [PHY]   pack_ul_tti_request SFN/Slot:4.19
avril 09 13:41:12 [0m1712662872.396808 [NR_MAC]   (4/17)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.398065 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 5/6 
avril 09 13:41:12 [0m1712662872.399166 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 5/7 
avril 09 13:41:12 [0m1712662872.399171 [NR_MAC]       5. 7 Scheduling pucch reception in    5. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.399187 [PHY]   pack_ul_tti_request SFN/Slot:5.7
avril 09 13:41:12 [0m1712662872.399190 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.410250 [NR_MAC]   (5/7)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.412717 [NR_MAC]   pucch_acknack    5.17 Scheduling pucch reception in    5.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.412760 [PHY]   pack_ul_tti_request SFN/Slot:5.17
avril 09 13:41:12 [0m1712662872.412774 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.413910 [PHY]   pack_ul_tti_request SFN/Slot:5.18
avril 09 13:41:12 [0m1712662872.415171 [PHY]   pack_ul_tti_request SFN/Slot:5.19
avril 09 13:41:12 [0m1712662872.423148 [NR_MAC]   (5/17)uci_01->pduBitmap:3
avril 09 13:41:12 [0m1712662872.425905 [NR_MAC]       6. 7 Scheduling pucch reception in    6. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.425912 [PHY]   pack_ul_tti_request SFN/Slot:6.7
avril 09 13:41:12 [0m1712662872.425915 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.437119 [NR_MAC]   (6/7)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.439871 [NR_MAC]       6.17 Scheduling pucch reception in    6.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.439885 [PHY]   pack_ul_tti_request SFN/Slot:6.17
avril 09 13:41:12 [0m1712662872.439888 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.440913 [PHY]   pack_ul_tti_request SFN/Slot:6.18
avril 09 13:41:12 [0m1712662872.442143 [PHY]   pack_ul_tti_request SFN/Slot:6.19
avril 09 13:41:12 [0m1712662872.443445 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 7/0 
avril 09 13:41:12 [0m1712662872.449960 [NR_MAC]   (6/17)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.452517 [NR_MAC]   pucch_acknack    7. 7 Scheduling pucch reception in    7. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.452543 [PHY]   pack_ul_tti_request SFN/Slot:7.7
avril 09 13:41:12 [0m1712662872.452546 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.463620 [NR_MAC]   (7/7)uci_01->pduBitmap:3
avril 09 13:41:12 [0m1712662872.466136 [NR_MAC]       7.17 Scheduling pucch reception in    7.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.466142 [PHY]   pack_ul_tti_request SFN/Slot:7.17
avril 09 13:41:12 [0m1712662872.466144 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.467247 [PHY]   pack_ul_tti_request SFN/Slot:7.18
avril 09 13:41:12 [0m1712662872.468482 [PHY]   pack_ul_tti_request SFN/Slot:7.19
avril 09 13:41:12 [0m1712662872.475963 [NR_MAC]   (7/17)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.478501 [NR_MAC]       8. 7 Scheduling pucch reception in    8. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.478510 [PHY]   pack_ul_tti_request SFN/Slot:8.7
avril 09 13:41:12 [0m1712662872.478516 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.480867 [NR_MAC]       8. 8 Scheduling pucch reception in    8. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:12 [0m1712662872.480872 [PHY]   pack_ul_tti_request SFN/Slot:8.8
avril 09 13:41:12 [0m1712662872.480873 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:12 [0m1712662872.489966 [NR_MAC]   (8/7)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.492318 [NR_MAC]       8.17 Scheduling pucch reception in    8.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.492322 [PHY]   pack_ul_tti_request SFN/Slot:8.17
avril 09 13:41:12 [0m1712662872.492323 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.493521 [PHY]   pack_ul_tti_request SFN/Slot:8.18
avril 09 13:41:12 [0m1712662872.494776 [PHY]   pack_ul_tti_request SFN/Slot:8.19
avril 09 13:41:12 [0m1712662872.502590 [NR_MAC]   (8/17)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.505011 [NR_MAC]       9. 7 Scheduling pucch reception in    9. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.505020 [PHY]   pack_ul_tti_request SFN/Slot:9.7
avril 09 13:41:12 [0m1712662872.505022 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.515991 [NR_MAC]   (9/7)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.518576 [NR_MAC]       9.17 Scheduling pucch reception in    9.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.518611 [PHY]   pack_ul_tti_request SFN/Slot:9.17
avril 09 13:41:12 [0m1712662872.518623 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.519752 [PHY]   pack_ul_tti_request SFN/Slot:9.18
avril 09 13:41:12 [0m1712662872.521072 [PHY]   pack_ul_tti_request SFN/Slot:9.19
avril 09 13:41:12 [0m1712662872.528755 [NR_MAC]   (9/17)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.531265 [NR_MAC]      10. 7 Scheduling pucch reception in   10. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.531272 [PHY]   pack_ul_tti_request SFN/Slot:10.7
avril 09 13:41:12 [0m1712662872.531275 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.542587 [NR_MAC]   (10/7)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.545002 [NR_MAC]      10.17 Scheduling pucch reception in   10.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.545022 [PHY]   pack_ul_tti_request SFN/Slot:10.17
avril 09 13:41:12 [0m1712662872.545025 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.546164 [PHY]   pack_ul_tti_request SFN/Slot:10.18
avril 09 13:41:12 [0m1712662872.547523 [PHY]   pack_ul_tti_request SFN/Slot:10.19
avril 09 13:41:12 [0m1712662872.555140 [NR_MAC]   (10/17)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.557658 [NR_MAC]      11. 7 Scheduling pucch reception in   11. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.557666 [PHY]   pack_ul_tti_request SFN/Slot:11.7
avril 09 13:41:12 [0m1712662872.557669 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.568570 [NR_MAC]   (11/7)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.570944 [NR_MAC]      11.17 Scheduling pucch reception in   11.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.570951 [PHY]   pack_ul_tti_request SFN/Slot:11.17
avril 09 13:41:12 [0m1712662872.570953 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.571998 [PHY]   pack_ul_tti_request SFN/Slot:11.18
avril 09 13:41:12 [0m1712662872.573155 [PHY]   pack_ul_tti_request SFN/Slot:11.19
avril 09 13:41:12 [0m1712662872.580819 [NR_MAC]   (11/17)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.583365 [NR_MAC]      12. 7 Scheduling pucch reception in   12. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.583371 [PHY]   pack_ul_tti_request SFN/Slot:12.7
avril 09 13:41:12 [0m1712662872.583373 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.594218 [NR_MAC]   (12/7)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.596825 [NR_MAC]      12.17 Scheduling pucch reception in   12.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.596836 [PHY]   pack_ul_tti_request SFN/Slot:12.17
avril 09 13:41:12 [0m1712662872.596839 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.597943 [PHY]   pack_ul_tti_request SFN/Slot:12.18
avril 09 13:41:12 [0m1712662872.599164 [PHY]   pack_ul_tti_request SFN/Slot:12.19
avril 09 13:41:12 [0m1712662872.606930 [NR_MAC]   (12/17)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.609171 [NR_MAC]      13. 7 Scheduling pucch reception in   13. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.609178 [PHY]   pack_ul_tti_request SFN/Slot:13.7
avril 09 13:41:12 [0m1712662872.609180 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.620499 [NR_MAC]   (13/7)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.622905 [NR_MAC]      13.17 Scheduling pucch reception in   13.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.622911 [PHY]   pack_ul_tti_request SFN/Slot:13.17
avril 09 13:41:12 [0m1712662872.622913 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.624008 [PHY]   pack_ul_tti_request SFN/Slot:13.18
avril 09 13:41:12 [0m1712662872.625148 [PHY]   pack_ul_tti_request SFN/Slot:13.19
avril 09 13:41:12 [0m1712662872.632848 [NR_MAC]   (13/17)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.635181 [NR_MAC]      14. 7 Scheduling pucch reception in   14. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.635188 [PHY]   pack_ul_tti_request SFN/Slot:14.7
avril 09 13:41:12 [0m1712662872.635191 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.645958 [NR_MAC]   (14/7)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.648320 [NR_MAC]      14.17 Scheduling pucch reception in   14.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.648327 [PHY]   pack_ul_tti_request SFN/Slot:14.17
avril 09 13:41:12 [0m1712662872.648330 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.649473 [PHY]   pack_ul_tti_request SFN/Slot:14.18
avril 09 13:41:12 [0m1712662872.650655 [PHY]   pack_ul_tti_request SFN/Slot:14.19
avril 09 13:41:12 [0m1712662872.658058 [NR_MAC]   (14/17)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.660579 [NR_MAC]      15. 7 Scheduling pucch reception in   15. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.660586 [PHY]   pack_ul_tti_request SFN/Slot:15.7
avril 09 13:41:12 [0m1712662872.660589 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.671832 [NR_MAC]   (15/7)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.674111 [NR_MAC]      15.17 Scheduling pucch reception in   15.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.674119 [PHY]   pack_ul_tti_request SFN/Slot:15.17
avril 09 13:41:12 [0m1712662872.674121 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.675169 [PHY]   pack_ul_tti_request SFN/Slot:15.18
avril 09 13:41:12 [0m1712662872.676375 [PHY]   pack_ul_tti_request SFN/Slot:15.19
avril 09 13:41:12 [0m1712662872.684276 [NR_MAC]   (15/17)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.686902 [NR_MAC]      16. 7 Scheduling pucch reception in   16. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.686910 [PHY]   pack_ul_tti_request SFN/Slot:16.7
avril 09 13:41:12 [0m1712662872.686913 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.688997 [NR_MAC]      16. 8 Scheduling pucch reception in   16. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:12 [0m1712662872.689004 [PHY]   pack_ul_tti_request SFN/Slot:16.8
avril 09 13:41:12 [0m1712662872.689005 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:12 [0m1712662872.698248 [NR_MAC]   (16/7)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.700795 [NR_MAC]      16.17 Scheduling pucch reception in   16.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.700803 [PHY]   pack_ul_tti_request SFN/Slot:16.17
avril 09 13:41:12 [0m1712662872.700805 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.701924 [PHY]   pack_ul_tti_request SFN/Slot:16.18
avril 09 13:41:12 [0m1712662872.703146 [PHY]   pack_ul_tti_request SFN/Slot:16.19
avril 09 13:41:12 [0m1712662872.704319 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 17/0 
avril 09 13:41:12 [0m1712662872.710962 [NR_MAC]   (16/17)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.713489 [NR_MAC]   pucch_acknack   17. 7 Scheduling pucch reception in   17. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.713499 [PHY]   pack_ul_tti_request SFN/Slot:17.7
avril 09 13:41:12 [0m1712662872.713502 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.724966 [NR_MAC]   (17/7)uci_01->pduBitmap:3
avril 09 13:41:12 [0m1712662872.727319 [NR_MAC]      17.17 Scheduling pucch reception in   17.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.727328 [PHY]   pack_ul_tti_request SFN/Slot:17.17
avril 09 13:41:12 [0m1712662872.727330 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.728382 [PHY]   pack_ul_tti_request SFN/Slot:17.18
avril 09 13:41:12 [0m1712662872.729750 [PHY]   pack_ul_tti_request SFN/Slot:17.19
avril 09 13:41:12 [0m1712662872.737680 [NR_MAC]   (17/17)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.740075 [NR_MAC]      18. 7 Scheduling pucch reception in   18. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.740082 [PHY]   pack_ul_tti_request SFN/Slot:18.7
avril 09 13:41:12 [0m1712662872.740084 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.751352 [NR_MAC]   (18/7)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.753903 [NR_MAC]      18.17 Scheduling pucch reception in   18.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.753912 [PHY]   pack_ul_tti_request SFN/Slot:18.17
avril 09 13:41:12 [0m1712662872.753915 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.755020 [PHY]   pack_ul_tti_request SFN/Slot:18.18
avril 09 13:41:12 [0m1712662872.756199 [PHY]   pack_ul_tti_request SFN/Slot:18.19
avril 09 13:41:12 [0m1712662872.764060 [NR_MAC]   (18/17)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.766437 [NR_MAC]      19. 7 Scheduling pucch reception in   19. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.766446 [PHY]   pack_ul_tti_request SFN/Slot:19.7
avril 09 13:41:12 [0m1712662872.766452 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.777598 [NR_MAC]   (19/7)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.780014 [NR_MAC]      19.17 Scheduling pucch reception in   19.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.780023 [PHY]   pack_ul_tti_request SFN/Slot:19.17
avril 09 13:41:12 [0m1712662872.780026 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.781101 [PHY]   pack_ul_tti_request SFN/Slot:19.18
avril 09 13:41:12 [0m1712662872.782522 [PHY]   pack_ul_tti_request SFN/Slot:19.19
avril 09 13:41:12 [0m1712662872.790107 [NR_MAC]   (19/17)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.792550 [NR_MAC]      20. 7 Scheduling pucch reception in   20. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.792557 [PHY]   pack_ul_tti_request SFN/Slot:20.7
avril 09 13:41:12 [0m1712662872.792560 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.803749 [NR_MAC]   (20/7)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.806178 [NR_MAC]      20.17 Scheduling pucch reception in   20.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.806185 [PHY]   pack_ul_tti_request SFN/Slot:20.17
avril 09 13:41:12 [0m1712662872.806187 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.807437 [PHY]   pack_ul_tti_request SFN/Slot:20.18
avril 09 13:41:12 [0m1712662872.808847 [PHY]   pack_ul_tti_request SFN/Slot:20.19
avril 09 13:41:12 [0m1712662872.816529 [NR_MAC]   (20/17)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.818978 [NR_MAC]      21. 7 Scheduling pucch reception in   21. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.818985 [PHY]   pack_ul_tti_request SFN/Slot:21.7
avril 09 13:41:12 [0m1712662872.818988 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.830191 [NR_MAC]   (21/7)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.832781 [NR_MAC]      21.17 Scheduling pucch reception in   21.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.832790 [PHY]   pack_ul_tti_request SFN/Slot:21.17
avril 09 13:41:12 [0m1712662872.832792 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.833863 [PHY]   pack_ul_tti_request SFN/Slot:21.18
avril 09 13:41:12 [0m1712662872.834989 [PHY]   pack_ul_tti_request SFN/Slot:21.19
avril 09 13:41:12 [0m1712662872.842969 [NR_MAC]   (21/17)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.845372 [NR_MAC]      22. 7 Scheduling pucch reception in   22. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.845395 [PHY]   pack_ul_tti_request SFN/Slot:22.7
avril 09 13:41:12 [0m1712662872.845397 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.857122 [NR_MAC]   (22/7)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.859704 [NR_MAC]      22.17 Scheduling pucch reception in   22.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.859758 [PHY]   pack_ul_tti_request SFN/Slot:22.17
avril 09 13:41:12 [0m1712662872.859811 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.860912 [PHY]   pack_ul_tti_request SFN/Slot:22.18
avril 09 13:41:12 [0m1712662872.862259 [PHY]   pack_ul_tti_request SFN/Slot:22.19
avril 09 13:41:12 [0m1712662872.870251 [NR_MAC]   (22/17)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.872912 [NR_MAC]      23. 7 Scheduling pucch reception in   23. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.872920 [PHY]   pack_ul_tti_request SFN/Slot:23.7
avril 09 13:41:12 [0m1712662872.872923 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.884042 [NR_MAC]   (23/7)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.886676 [NR_MAC]      23.17 Scheduling pucch reception in   23.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.886687 [PHY]   pack_ul_tti_request SFN/Slot:23.17
avril 09 13:41:12 [0m1712662872.886690 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.887830 [PHY]   pack_ul_tti_request SFN/Slot:23.18
avril 09 13:41:12 [0m1712662872.888947 [PHY]   pack_ul_tti_request SFN/Slot:23.19
avril 09 13:41:12 [0m1712662872.896891 [NR_MAC]   (23/17)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.899491 [NR_MAC]      24. 7 Scheduling pucch reception in   24. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.899501 [PHY]   pack_ul_tti_request SFN/Slot:24.7
avril 09 13:41:12 [0m1712662872.899505 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.901836 [NR_MAC]      24. 8 Scheduling pucch reception in   24. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:12 [0m1712662872.901841 [PHY]   pack_ul_tti_request SFN/Slot:24.8
avril 09 13:41:12 [0m1712662872.901843 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:12 [0m1712662872.910870 [NR_MAC]   (24/7)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.913211 [NR_MAC]      24.17 Scheduling pucch reception in   24.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.913224 [PHY]   pack_ul_tti_request SFN/Slot:24.17
avril 09 13:41:12 [0m1712662872.913227 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.914356 [PHY]   pack_ul_tti_request SFN/Slot:24.18
avril 09 13:41:12 [0m1712662872.915713 [PHY]   pack_ul_tti_request SFN/Slot:24.19
avril 09 13:41:12 [0m1712662872.923695 [NR_MAC]   (24/17)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.926074 [NR_MAC]      25. 7 Scheduling pucch reception in   25. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.926082 [PHY]   pack_ul_tti_request SFN/Slot:25.7
avril 09 13:41:12 [0m1712662872.926085 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.937196 [NR_MAC]   (25/7)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.939711 [NR_MAC]      25.17 Scheduling pucch reception in   25.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.939722 [PHY]   pack_ul_tti_request SFN/Slot:25.17
avril 09 13:41:12 [0m1712662872.939724 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.940874 [PHY]   pack_ul_tti_request SFN/Slot:25.18
avril 09 13:41:12 [0m1712662872.942088 [PHY]   pack_ul_tti_request SFN/Slot:25.19
avril 09 13:41:12 [0m1712662872.949781 [NR_MAC]   (25/17)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.952305 [NR_MAC]      26. 7 Scheduling pucch reception in   26. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.952316 [PHY]   pack_ul_tti_request SFN/Slot:26.7
avril 09 13:41:12 [0m1712662872.952319 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.963225 [NR_MAC]   (26/7)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.965760 [NR_MAC]      26.17 Scheduling pucch reception in   26.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.965769 [PHY]   pack_ul_tti_request SFN/Slot:26.17
avril 09 13:41:12 [0m1712662872.965772 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.966861 [PHY]   pack_ul_tti_request SFN/Slot:26.18
avril 09 13:41:12 [0m1712662872.968040 [PHY]   pack_ul_tti_request SFN/Slot:26.19
avril 09 13:41:12 [0m1712662872.969279 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 27/0 
avril 09 13:41:12 [0m1712662872.975837 [NR_MAC]   (26/17)uci_01->pduBitmap:1
avril 09 13:41:12 [0m1712662872.978164 [NR_MAC]   pucch_acknack   27. 7 Scheduling pucch reception in   27. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.978175 [PHY]   pack_ul_tti_request SFN/Slot:27.7
avril 09 13:41:12 [0m1712662872.978178 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.989149 [NR_MAC]   (27/7)uci_01->pduBitmap:3
avril 09 13:41:12 [0m1712662872.991661 [NR_MAC]      27.17 Scheduling pucch reception in   27.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:12 [0m1712662872.991699 [PHY]   pack_ul_tti_request SFN/Slot:27.17
avril 09 13:41:12 [0m1712662872.991712 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:12 [0m1712662872.992898 [PHY]   pack_ul_tti_request SFN/Slot:27.18
avril 09 13:41:12 [0m1712662872.994110 [PHY]   pack_ul_tti_request SFN/Slot:27.19
avril 09 13:41:12 [0m1712662873.001866 [NR_MAC]   (27/17)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.004328 [NR_MAC]      28. 7 Scheduling pucch reception in   28. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.004335 [PHY]   pack_ul_tti_request SFN/Slot:28.7
avril 09 13:41:13 [0m1712662873.004338 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.015382 [NR_MAC]   (28/7)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.017777 [NR_MAC]      28.17 Scheduling pucch reception in   28.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.017785 [PHY]   pack_ul_tti_request SFN/Slot:28.17
avril 09 13:41:13 [0m1712662873.017787 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.018984 [PHY]   pack_ul_tti_request SFN/Slot:28.18
avril 09 13:41:13 [0m1712662873.020105 [PHY]   pack_ul_tti_request SFN/Slot:28.19
avril 09 13:41:13 [0m1712662873.028165 [NR_MAC]   (28/17)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.030869 [NR_MAC]      29. 7 Scheduling pucch reception in   29. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.030878 [PHY]   pack_ul_tti_request SFN/Slot:29.7
avril 09 13:41:13 [0m1712662873.030881 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.042229 [NR_MAC]   (29/7)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.044629 [NR_MAC]      29.17 Scheduling pucch reception in   29.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.044638 [PHY]   pack_ul_tti_request SFN/Slot:29.17
avril 09 13:41:13 [0m1712662873.044641 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.045835 [PHY]   pack_ul_tti_request SFN/Slot:29.18
avril 09 13:41:13 [0m1712662873.047054 [PHY]   pack_ul_tti_request SFN/Slot:29.19
avril 09 13:41:13 [0m1712662873.058897 [NR_MAC]   (29/17)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.061398 [NR_MAC]      30. 7 Scheduling pucch reception in   30. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.061409 [PHY]   pack_ul_tti_request SFN/Slot:30.7
avril 09 13:41:13 [0m1712662873.061412 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.076293 [NR_MAC]   (30/7)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.078675 [NR_MAC]      30.17 Scheduling pucch reception in   30.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.078685 [PHY]   pack_ul_tti_request SFN/Slot:30.17
avril 09 13:41:13 [0m1712662873.078687 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.079853 [PHY]   pack_ul_tti_request SFN/Slot:30.18
avril 09 13:41:13 [0m1712662873.083112 [PHY]   pack_ul_tti_request SFN/Slot:30.19
avril 09 13:41:13 [0m1712662873.093628 [NR_MAC]   (30/17)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.095881 [NR_MAC]      31. 7 Scheduling pucch reception in   31. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.095895 [PHY]   pack_ul_tti_request SFN/Slot:31.7
avril 09 13:41:13 [0m1712662873.095899 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.111169 [NR_MAC]   (31/7)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.113702 [NR_MAC]      31.17 Scheduling pucch reception in   31.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.113712 [PHY]   pack_ul_tti_request SFN/Slot:31.17
avril 09 13:41:13 [0m1712662873.113715 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.114884 [PHY]   pack_ul_tti_request SFN/Slot:31.18
avril 09 13:41:13 [0m1712662873.115992 [PHY]   pack_ul_tti_request SFN/Slot:31.19
avril 09 13:41:13 [0m1712662873.123941 [NR_MAC]   (31/17)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.126422 [NR_MAC]      32. 7 Scheduling pucch reception in   32. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.126433 [PHY]   pack_ul_tti_request SFN/Slot:32.7
avril 09 13:41:13 [0m1712662873.126436 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.128693 [NR_MAC]      32. 8 Scheduling pucch reception in   32. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:13 [0m1712662873.128701 [PHY]   pack_ul_tti_request SFN/Slot:32.8
avril 09 13:41:13 [0m1712662873.128703 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:13 [0m1712662873.137820 [NR_MAC]   (32/7)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.140139 [NR_MAC]      32.17 Scheduling pucch reception in   32.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.140146 [PHY]   pack_ul_tti_request SFN/Slot:32.17
avril 09 13:41:13 [0m1712662873.140149 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.141459 [PHY]   pack_ul_tti_request SFN/Slot:32.18
avril 09 13:41:13 [0m1712662873.142709 [PHY]   pack_ul_tti_request SFN/Slot:32.19
avril 09 13:41:13 [0m1712662873.150565 [NR_MAC]   (32/17)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.153015 [NR_MAC]      33. 7 Scheduling pucch reception in   33. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.153026 [PHY]   pack_ul_tti_request SFN/Slot:33.7
avril 09 13:41:13 [0m1712662873.153028 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.164040 [NR_MAC]   (33/7)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.166602 [NR_MAC]      33.17 Scheduling pucch reception in   33.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.166636 [PHY]   pack_ul_tti_request SFN/Slot:33.17
avril 09 13:41:13 [0m1712662873.166647 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.167929 [PHY]   pack_ul_tti_request SFN/Slot:33.18
avril 09 13:41:13 [0m1712662873.169184 [PHY]   pack_ul_tti_request SFN/Slot:33.19
avril 09 13:41:13 [0m1712662873.177164 [NR_MAC]   (33/17)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.179687 [NR_MAC]      34. 7 Scheduling pucch reception in   34. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.179698 [PHY]   pack_ul_tti_request SFN/Slot:34.7
avril 09 13:41:13 [0m1712662873.179701 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.191082 [NR_MAC]   (34/7)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.193540 [NR_MAC]      34.17 Scheduling pucch reception in   34.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.193547 [PHY]   pack_ul_tti_request SFN/Slot:34.17
avril 09 13:41:13 [0m1712662873.193549 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.194815 [PHY]   pack_ul_tti_request SFN/Slot:34.18
avril 09 13:41:13 [0m1712662873.196058 [PHY]   pack_ul_tti_request SFN/Slot:34.19
avril 09 13:41:13 [0m1712662873.204392 [NR_MAC]   (34/17)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.207070 [NR_MAC]      35. 7 Scheduling pucch reception in   35. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.207079 [PHY]   pack_ul_tti_request SFN/Slot:35.7
avril 09 13:41:13 [0m1712662873.207081 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.217992 [NR_MAC]   (35/7)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.220487 [NR_MAC]      35.17 Scheduling pucch reception in   35.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.220530 [PHY]   pack_ul_tti_request SFN/Slot:35.17
avril 09 13:41:13 [0m1712662873.220545 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.221735 [PHY]   pack_ul_tti_request SFN/Slot:35.18
avril 09 13:41:13 [0m1712662873.222985 [PHY]   pack_ul_tti_request SFN/Slot:35.19
avril 09 13:41:13 [0m1712662873.230805 [NR_MAC]   (35/17)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.233242 [NR_MAC]      36. 7 Scheduling pucch reception in   36. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.233251 [PHY]   pack_ul_tti_request SFN/Slot:36.7
avril 09 13:41:13 [0m1712662873.233254 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.244366 [NR_MAC]   (36/7)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.246811 [NR_MAC]      36.17 Scheduling pucch reception in   36.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.246822 [PHY]   pack_ul_tti_request SFN/Slot:36.17
avril 09 13:41:13 [0m1712662873.246826 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.248028 [PHY]   pack_ul_tti_request SFN/Slot:36.18
avril 09 13:41:13 [0m1712662873.249201 [PHY]   pack_ul_tti_request SFN/Slot:36.19
avril 09 13:41:13 [0m1712662873.250506 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 37/0 
avril 09 13:41:13 [0m1712662873.256893 [NR_MAC]   (36/17)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.259245 [NR_MAC]   pucch_acknack   37. 7 Scheduling pucch reception in   37. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.259251 [PHY]   pack_ul_tti_request SFN/Slot:37.7
avril 09 13:41:13 [0m1712662873.259254 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.270420 [NR_MAC]   (37/7)uci_01->pduBitmap:3
avril 09 13:41:13 [0m1712662873.272926 [NR_MAC]      37.17 Scheduling pucch reception in   37.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.272934 [PHY]   pack_ul_tti_request SFN/Slot:37.17
avril 09 13:41:13 [0m1712662873.272937 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.273999 [PHY]   pack_ul_tti_request SFN/Slot:37.18
avril 09 13:41:13 [0m1712662873.275167 [PHY]   pack_ul_tti_request SFN/Slot:37.19
avril 09 13:41:13 [0m1712662873.282974 [NR_MAC]   (37/17)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.285760 [NR_MAC]      38. 7 Scheduling pucch reception in   38. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.285780 [PHY]   pack_ul_tti_request SFN/Slot:38.7
avril 09 13:41:13 [0m1712662873.285783 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.297115 [NR_MAC]   (38/7)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.299658 [NR_MAC]      38.17 Scheduling pucch reception in   38.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.299667 [PHY]   pack_ul_tti_request SFN/Slot:38.17
avril 09 13:41:13 [0m1712662873.299669 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.300886 [PHY]   pack_ul_tti_request SFN/Slot:38.18
avril 09 13:41:13 [0m1712662873.301972 [PHY]   pack_ul_tti_request SFN/Slot:38.19
avril 09 13:41:13 [0m1712662873.309893 [NR_MAC]   (38/17)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.312358 [NR_MAC]      39. 7 Scheduling pucch reception in   39. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.312367 [PHY]   pack_ul_tti_request SFN/Slot:39.7
avril 09 13:41:13 [0m1712662873.312370 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.323722 [NR_MAC]   (39/7)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.326064 [NR_MAC]      39.17 Scheduling pucch reception in   39.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.326074 [PHY]   pack_ul_tti_request SFN/Slot:39.17
avril 09 13:41:13 [0m1712662873.326077 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.327160 [PHY]   pack_ul_tti_request SFN/Slot:39.18
avril 09 13:41:13 [0m1712662873.328499 [PHY]   pack_ul_tti_request SFN/Slot:39.19
avril 09 13:41:13 [0m1712662873.336097 [NR_MAC]   (39/17)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.338670 [NR_MAC]      40. 7 Scheduling pucch reception in   40. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.338677 [PHY]   pack_ul_tti_request SFN/Slot:40.7
avril 09 13:41:13 [0m1712662873.338680 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.340783 [NR_MAC]      40. 8 Scheduling pucch reception in   40. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:13 [0m1712662873.340795 [PHY]   pack_ul_tti_request SFN/Slot:40.8
avril 09 13:41:13 [0m1712662873.340797 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:13 [0m1712662873.350018 [NR_MAC]   (40/7)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.352588 [NR_MAC]      40.17 Scheduling pucch reception in   40.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.352598 [PHY]   pack_ul_tti_request SFN/Slot:40.17
avril 09 13:41:13 [0m1712662873.352600 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.353779 [PHY]   pack_ul_tti_request SFN/Slot:40.18
avril 09 13:41:13 [0m1712662873.354985 [PHY]   pack_ul_tti_request SFN/Slot:40.19
avril 09 13:41:13 [0m1712662873.362766 [NR_MAC]   (40/17)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.365116 [NR_MAC]      41. 7 Scheduling pucch reception in   41. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.365126 [PHY]   pack_ul_tti_request SFN/Slot:41.7
avril 09 13:41:13 [0m1712662873.365129 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.376159 [NR_MAC]   (41/7)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.378696 [NR_MAC]      41.17 Scheduling pucch reception in   41.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.378708 [PHY]   pack_ul_tti_request SFN/Slot:41.17
avril 09 13:41:13 [0m1712662873.378711 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.379910 [PHY]   pack_ul_tti_request SFN/Slot:41.18
avril 09 13:41:13 [0m1712662873.381148 [PHY]   pack_ul_tti_request SFN/Slot:41.19
avril 09 13:41:13 [0m1712662873.389039 [NR_MAC]   (41/17)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.390448 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 42/6 
avril 09 13:41:13 [0m1712662873.391615 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 42/7 
avril 09 13:41:13 [0m1712662873.391621 [NR_MAC]      42. 7 Scheduling pucch reception in   42. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.391635 [PHY]   pack_ul_tti_request SFN/Slot:42.7
avril 09 13:41:13 [0m1712662873.391638 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.403193 [NR_MAC]   (42/7)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.405740 [NR_MAC]   pucch_acknack   42.17 Scheduling pucch reception in   42.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.405775 [PHY]   pack_ul_tti_request SFN/Slot:42.17
avril 09 13:41:13 [0m1712662873.405779 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.406894 [PHY]   pack_ul_tti_request SFN/Slot:42.18
avril 09 13:41:13 [0m1712662873.408070 [PHY]   pack_ul_tti_request SFN/Slot:42.19
avril 09 13:41:13 [0m1712662873.415925 [NR_MAC]   (42/17)uci_01->pduBitmap:3
avril 09 13:41:13 [0m1712662873.418424 [NR_MAC]      43. 7 Scheduling pucch reception in   43. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.418432 [PHY]   pack_ul_tti_request SFN/Slot:43.7
avril 09 13:41:13 [0m1712662873.418434 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.429857 [NR_MAC]   (43/7)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.432159 [NR_MAC]      43.17 Scheduling pucch reception in   43.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.432165 [PHY]   pack_ul_tti_request SFN/Slot:43.17
avril 09 13:41:13 [0m1712662873.432168 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.433550 [PHY]   pack_ul_tti_request SFN/Slot:43.18
avril 09 13:41:13 [0m1712662873.434812 [PHY]   pack_ul_tti_request SFN/Slot:43.19
avril 09 13:41:13 [0m1712662873.442617 [NR_MAC]   (43/17)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.445056 [NR_MAC]      44. 7 Scheduling pucch reception in   44. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.445065 [PHY]   pack_ul_tti_request SFN/Slot:44.7
avril 09 13:41:13 [0m1712662873.445068 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.456189 [NR_MAC]   (44/7)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.458864 [NR_MAC]      44.17 Scheduling pucch reception in   44.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.458871 [PHY]   pack_ul_tti_request SFN/Slot:44.17
avril 09 13:41:13 [0m1712662873.458874 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.459958 [PHY]   pack_ul_tti_request SFN/Slot:44.18
avril 09 13:41:13 [0m1712662873.461159 [PHY]   pack_ul_tti_request SFN/Slot:44.19
avril 09 13:41:13 [0m1712662873.469006 [NR_MAC]   (44/17)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.471480 [NR_MAC]      45. 7 Scheduling pucch reception in   45. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.471496 [PHY]   pack_ul_tti_request SFN/Slot:45.7
avril 09 13:41:13 [0m1712662873.471499 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.482604 [NR_MAC]   (45/7)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.484974 [NR_MAC]      45.17 Scheduling pucch reception in   45.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.484982 [PHY]   pack_ul_tti_request SFN/Slot:45.17
avril 09 13:41:13 [0m1712662873.484984 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.486116 [PHY]   pack_ul_tti_request SFN/Slot:45.18
avril 09 13:41:13 [0m1712662873.487486 [PHY]   pack_ul_tti_request SFN/Slot:45.19
avril 09 13:41:13 [0m1712662873.495357 [NR_MAC]   (45/17)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.498070 [NR_MAC]      46. 7 Scheduling pucch reception in   46. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.498076 [PHY]   pack_ul_tti_request SFN/Slot:46.7
avril 09 13:41:13 [0m1712662873.498078 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.509222 [NR_MAC]   (46/7)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.511765 [NR_MAC]      46.17 Scheduling pucch reception in   46.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.511775 [PHY]   pack_ul_tti_request SFN/Slot:46.17
avril 09 13:41:13 [0m1712662873.511787 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.512872 [PHY]   pack_ul_tti_request SFN/Slot:46.18
avril 09 13:41:13 [0m1712662873.514109 [PHY]   pack_ul_tti_request SFN/Slot:46.19
avril 09 13:41:13 [0m1712662873.515312 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 47/0 
avril 09 13:41:13 [0m1712662873.522039 [NR_MAC]   (46/17)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.524400 [NR_MAC]   pucch_acknack   47. 7 Scheduling pucch reception in   47. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.524409 [PHY]   pack_ul_tti_request SFN/Slot:47.7
avril 09 13:41:13 [0m1712662873.524410 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.535364 [NR_MAC]   (47/7)uci_01->pduBitmap:3
avril 09 13:41:13 [0m1712662873.538031 [NR_MAC]      47.17 Scheduling pucch reception in   47.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.538039 [PHY]   pack_ul_tti_request SFN/Slot:47.17
avril 09 13:41:13 [0m1712662873.538041 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.539181 [PHY]   pack_ul_tti_request SFN/Slot:47.18
avril 09 13:41:13 [0m1712662873.540292 [PHY]   pack_ul_tti_request SFN/Slot:47.19
avril 09 13:41:13 [0m1712662873.548155 [NR_MAC]   (47/17)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.551011 [NR_MAC]      48. 7 Scheduling pucch reception in   48. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.551024 [PHY]   pack_ul_tti_request SFN/Slot:48.7
avril 09 13:41:13 [0m1712662873.551026 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.553077 [NR_MAC]      48. 8 Scheduling pucch reception in   48. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:13 [0m1712662873.553081 [PHY]   pack_ul_tti_request SFN/Slot:48.8
avril 09 13:41:13 [0m1712662873.553083 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:13 [0m1712662873.562389 [NR_MAC]   (48/7)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.564892 [NR_MAC]      48.17 Scheduling pucch reception in   48.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.564897 [PHY]   pack_ul_tti_request SFN/Slot:48.17
avril 09 13:41:13 [0m1712662873.564899 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.566134 [PHY]   pack_ul_tti_request SFN/Slot:48.18
avril 09 13:41:13 [0m1712662873.567189 [PHY]   pack_ul_tti_request SFN/Slot:48.19
avril 09 13:41:13 [0m1712662873.574931 [NR_MAC]   (48/17)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.577266 [NR_MAC]      49. 7 Scheduling pucch reception in   49. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.577273 [PHY]   pack_ul_tti_request SFN/Slot:49.7
avril 09 13:41:13 [0m1712662873.577275 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.588430 [NR_MAC]   (49/7)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.590982 [NR_MAC]      49.17 Scheduling pucch reception in   49.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.590990 [PHY]   pack_ul_tti_request SFN/Slot:49.17
avril 09 13:41:13 [0m1712662873.590993 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.592051 [PHY]   pack_ul_tti_request SFN/Slot:49.18
avril 09 13:41:13 [0m1712662873.593272 [PHY]   pack_ul_tti_request SFN/Slot:49.19
avril 09 13:41:13 [0m1712662873.601189 [NR_MAC]   (49/17)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.603915 [NR_MAC]      50. 7 Scheduling pucch reception in   50. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.603924 [PHY]   pack_ul_tti_request SFN/Slot:50.7
avril 09 13:41:13 [0m1712662873.603926 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.615339 [NR_MAC]   (50/7)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.617841 [NR_MAC]      50.17 Scheduling pucch reception in   50.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.617849 [PHY]   pack_ul_tti_request SFN/Slot:50.17
avril 09 13:41:13 [0m1712662873.617851 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.618954 [PHY]   pack_ul_tti_request SFN/Slot:50.18
avril 09 13:41:13 [0m1712662873.620071 [PHY]   pack_ul_tti_request SFN/Slot:50.19
avril 09 13:41:13 [0m1712662873.628066 [NR_MAC]   (50/17)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.630383 [NR_MAC]      51. 7 Scheduling pucch reception in   51. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.630410 [PHY]   pack_ul_tti_request SFN/Slot:51.7
avril 09 13:41:13 [0m1712662873.630413 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.641962 [NR_MAC]   (51/7)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.644286 [NR_MAC]      51.17 Scheduling pucch reception in   51.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.644294 [PHY]   pack_ul_tti_request SFN/Slot:51.17
avril 09 13:41:13 [0m1712662873.644297 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.645516 [PHY]   pack_ul_tti_request SFN/Slot:51.18
avril 09 13:41:13 [0m1712662873.646787 [PHY]   pack_ul_tti_request SFN/Slot:51.19
avril 09 13:41:13 [0m1712662873.654849 [NR_MAC]   (51/17)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.657100 [NR_MAC]      52. 7 Scheduling pucch reception in   52. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.657107 [PHY]   pack_ul_tti_request SFN/Slot:52.7
avril 09 13:41:13 [0m1712662873.657110 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.668035 [NR_MAC]   (52/7)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.670798 [NR_MAC]      52.17 Scheduling pucch reception in   52.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.670804 [PHY]   pack_ul_tti_request SFN/Slot:52.17
avril 09 13:41:13 [0m1712662873.670806 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.671914 [PHY]   pack_ul_tti_request SFN/Slot:52.18
avril 09 13:41:13 [0m1712662873.673080 [PHY]   pack_ul_tti_request SFN/Slot:52.19
avril 09 13:41:13 [0m1712662873.681337 [NR_MAC]   (52/17)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.683898 [NR_MAC]      53. 7 Scheduling pucch reception in   53. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.683904 [PHY]   pack_ul_tti_request SFN/Slot:53.7
avril 09 13:41:13 [0m1712662873.683906 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.694899 [NR_MAC]   (53/7)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.697539 [NR_MAC]      53.17 Scheduling pucch reception in   53.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.697584 [PHY]   pack_ul_tti_request SFN/Slot:53.17
avril 09 13:41:13 [0m1712662873.697596 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.698866 [PHY]   pack_ul_tti_request SFN/Slot:53.18
avril 09 13:41:13 [0m1712662873.700084 [PHY]   pack_ul_tti_request SFN/Slot:53.19
avril 09 13:41:13 [0m1712662873.707851 [NR_MAC]   (53/17)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.710413 [NR_MAC]      54. 7 Scheduling pucch reception in   54. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.710421 [PHY]   pack_ul_tti_request SFN/Slot:54.7
avril 09 13:41:13 [0m1712662873.710423 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.721617 [NR_MAC]   (54/7)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.723907 [NR_MAC]      54.17 Scheduling pucch reception in   54.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.723914 [PHY]   pack_ul_tti_request SFN/Slot:54.17
avril 09 13:41:13 [0m1712662873.723917 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.725197 [PHY]   pack_ul_tti_request SFN/Slot:54.18
avril 09 13:41:13 [0m1712662873.726325 [PHY]   pack_ul_tti_request SFN/Slot:54.19
avril 09 13:41:13 [0m1712662873.734228 [NR_MAC]   (54/17)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.736927 [NR_MAC]      55. 7 Scheduling pucch reception in   55. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.736935 [PHY]   pack_ul_tti_request SFN/Slot:55.7
avril 09 13:41:13 [0m1712662873.736938 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.747980 [NR_MAC]   (55/7)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.750579 [NR_MAC]      55.17 Scheduling pucch reception in   55.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.750585 [PHY]   pack_ul_tti_request SFN/Slot:55.17
avril 09 13:41:13 [0m1712662873.750587 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.751811 [PHY]   pack_ul_tti_request SFN/Slot:55.18
avril 09 13:41:13 [0m1712662873.752946 [PHY]   pack_ul_tti_request SFN/Slot:55.19
avril 09 13:41:13 [0m1712662873.760949 [NR_MAC]   (55/17)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.763552 [NR_MAC]      56. 7 Scheduling pucch reception in   56. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.763560 [PHY]   pack_ul_tti_request SFN/Slot:56.7
avril 09 13:41:13 [0m1712662873.763563 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.765748 [NR_MAC]      56. 8 Scheduling pucch reception in   56. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:13 [0m1712662873.765795 [PHY]   pack_ul_tti_request SFN/Slot:56.8
avril 09 13:41:13 [0m1712662873.765801 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:13 [0m1712662873.774845 [NR_MAC]   (56/7)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.777113 [NR_MAC]      56.17 Scheduling pucch reception in   56.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.777121 [PHY]   pack_ul_tti_request SFN/Slot:56.17
avril 09 13:41:13 [0m1712662873.777124 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.778474 [PHY]   pack_ul_tti_request SFN/Slot:56.18
avril 09 13:41:13 [0m1712662873.779651 [PHY]   pack_ul_tti_request SFN/Slot:56.19
avril 09 13:41:13 [0m1712662873.780940 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 57/0 
avril 09 13:41:13 [0m1712662873.787742 [NR_MAC]   (56/17)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.790015 [NR_MAC]   pucch_acknack   57. 7 Scheduling pucch reception in   57. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.790022 [PHY]   pack_ul_tti_request SFN/Slot:57.7
avril 09 13:41:13 [0m1712662873.790025 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.801200 [NR_MAC]   (57/7)uci_01->pduBitmap:3
avril 09 13:41:13 [0m1712662873.803726 [NR_MAC]      57.17 Scheduling pucch reception in   57.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.803732 [PHY]   pack_ul_tti_request SFN/Slot:57.17
avril 09 13:41:13 [0m1712662873.803735 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.804944 [PHY]   pack_ul_tti_request SFN/Slot:57.18
avril 09 13:41:13 [0m1712662873.806073 [PHY]   pack_ul_tti_request SFN/Slot:57.19
avril 09 13:41:13 [0m1712662873.813951 [NR_MAC]   (57/17)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.816554 [NR_MAC]      58. 7 Scheduling pucch reception in   58. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.816562 [PHY]   pack_ul_tti_request SFN/Slot:58.7
avril 09 13:41:13 [0m1712662873.816565 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.827909 [NR_MAC]   (58/7)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.830560 [NR_MAC]      58.17 Scheduling pucch reception in   58.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.830600 [PHY]   pack_ul_tti_request SFN/Slot:58.17
avril 09 13:41:13 [0m1712662873.830619 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.831842 [PHY]   pack_ul_tti_request SFN/Slot:58.18
avril 09 13:41:13 [0m1712662873.832991 [PHY]   pack_ul_tti_request SFN/Slot:58.19
avril 09 13:41:13 [0m1712662873.840922 [NR_MAC]   (58/17)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.843270 [NR_MAC]      59. 7 Scheduling pucch reception in   59. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.843278 [PHY]   pack_ul_tti_request SFN/Slot:59.7
avril 09 13:41:13 [0m1712662873.843281 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.854628 [NR_MAC]   (59/7)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.856967 [NR_MAC]      59.17 Scheduling pucch reception in   59.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.856972 [PHY]   pack_ul_tti_request SFN/Slot:59.17
avril 09 13:41:13 [0m1712662873.856974 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.858142 [PHY]   pack_ul_tti_request SFN/Slot:59.18
avril 09 13:41:13 [0m1712662873.859590 [PHY]   pack_ul_tti_request SFN/Slot:59.19
avril 09 13:41:13 [0m1712662873.867521 [NR_MAC]   (59/17)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.870007 [NR_MAC]      60. 7 Scheduling pucch reception in   60. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.870016 [PHY]   pack_ul_tti_request SFN/Slot:60.7
avril 09 13:41:13 [0m1712662873.870019 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.881379 [NR_MAC]   (60/7)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.883902 [NR_MAC]      60.17 Scheduling pucch reception in   60.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.883910 [PHY]   pack_ul_tti_request SFN/Slot:60.17
avril 09 13:41:13 [0m1712662873.883913 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.885037 [PHY]   pack_ul_tti_request SFN/Slot:60.18
avril 09 13:41:13 [0m1712662873.886255 [PHY]   pack_ul_tti_request SFN/Slot:60.19
avril 09 13:41:13 [0m1712662873.894113 [NR_MAC]   (60/17)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.896712 [NR_MAC]      61. 7 Scheduling pucch reception in   61. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.896723 [PHY]   pack_ul_tti_request SFN/Slot:61.7
avril 09 13:41:13 [0m1712662873.896726 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.908010 [NR_MAC]   (61/7)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.910462 [NR_MAC]      61.17 Scheduling pucch reception in   61.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.910473 [PHY]   pack_ul_tti_request SFN/Slot:61.17
avril 09 13:41:13 [0m1712662873.910476 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.911536 [PHY]   pack_ul_tti_request SFN/Slot:61.18
avril 09 13:41:13 [0m1712662873.912868 [PHY]   pack_ul_tti_request SFN/Slot:61.19
avril 09 13:41:13 [0m1712662873.920610 [NR_MAC]   (61/17)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.923051 [NR_MAC]      62. 7 Scheduling pucch reception in   62. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.923058 [PHY]   pack_ul_tti_request SFN/Slot:62.7
avril 09 13:41:13 [0m1712662873.923061 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.934217 [NR_MAC]   (62/7)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.936801 [NR_MAC]      62.17 Scheduling pucch reception in   62.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.936810 [PHY]   pack_ul_tti_request SFN/Slot:62.17
avril 09 13:41:13 [0m1712662873.936812 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.937873 [PHY]   pack_ul_tti_request SFN/Slot:62.18
avril 09 13:41:13 [0m1712662873.939092 [PHY]   pack_ul_tti_request SFN/Slot:62.19
avril 09 13:41:13 [0m1712662873.946988 [NR_MAC]   (62/17)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.949315 [NR_MAC]      63. 7 Scheduling pucch reception in   63. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.949326 [PHY]   pack_ul_tti_request SFN/Slot:63.7
avril 09 13:41:13 [0m1712662873.949328 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.960686 [NR_MAC]   (63/7)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.963089 [NR_MAC]      63.17 Scheduling pucch reception in   63.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.963101 [PHY]   pack_ul_tti_request SFN/Slot:63.17
avril 09 13:41:13 [0m1712662873.963104 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.964266 [PHY]   pack_ul_tti_request SFN/Slot:63.18
avril 09 13:41:13 [0m1712662873.965586 [PHY]   pack_ul_tti_request SFN/Slot:63.19
avril 09 13:41:13 [0m1712662873.973087 [NR_MAC]   (63/17)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.975530 [NR_MAC]      64. 7 Scheduling pucch reception in   64. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.975536 [PHY]   pack_ul_tti_request SFN/Slot:64.7
avril 09 13:41:13 [0m1712662873.975538 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.977689 [NR_MAC]      64. 8 Scheduling pucch reception in   64. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:13 [0m1712662873.977697 [PHY]   pack_ul_tti_request SFN/Slot:64.8
avril 09 13:41:13 [0m1712662873.977698 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:13 [0m1712662873.986689 [NR_MAC]   (64/7)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662873.989077 [NR_MAC]      64.17 Scheduling pucch reception in   64.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662873.989085 [PHY]   pack_ul_tti_request SFN/Slot:64.17
avril 09 13:41:13 [0m1712662873.989087 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:13 [0m1712662873.990104 [PHY]   pack_ul_tti_request SFN/Slot:64.18
avril 09 13:41:13 [0m1712662873.991321 [PHY]   pack_ul_tti_request SFN/Slot:64.19
avril 09 13:41:13 [0m1712662873.998859 [NR_MAC]   (64/17)uci_01->pduBitmap:1
avril 09 13:41:13 [0m1712662874.001259 [NR_MAC]      65. 7 Scheduling pucch reception in   65. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:13 [0m1712662874.001267 [PHY]   pack_ul_tti_request SFN/Slot:65.7
avril 09 13:41:13 [0m1712662874.001271 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.012826 [NR_MAC]   (65/7)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.015073 [NR_MAC]      65.17 Scheduling pucch reception in   65.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.015080 [PHY]   pack_ul_tti_request SFN/Slot:65.17
avril 09 13:41:14 [0m1712662874.015083 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.016411 [PHY]   pack_ul_tti_request SFN/Slot:65.18
avril 09 13:41:14 [0m1712662874.017645 [PHY]   pack_ul_tti_request SFN/Slot:65.19
avril 09 13:41:14 [0m1712662874.025504 [NR_MAC]   (65/17)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.028187 [NR_MAC]      66. 7 Scheduling pucch reception in   66. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.028198 [PHY]   pack_ul_tti_request SFN/Slot:66.7
avril 09 13:41:14 [0m1712662874.028201 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.039815 [NR_MAC]   (66/7)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.042169 [NR_MAC]      66.17 Scheduling pucch reception in   66.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.042176 [PHY]   pack_ul_tti_request SFN/Slot:66.17
avril 09 13:41:14 [0m1712662874.042179 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.043331 [PHY]   pack_ul_tti_request SFN/Slot:66.18
avril 09 13:41:14 [0m1712662874.044444 [PHY]   pack_ul_tti_request SFN/Slot:66.19
avril 09 13:41:14 [0m1712662874.045748 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 67/0 
avril 09 13:41:14 [0m1712662874.052300 [NR_MAC]   (66/17)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.054997 [NR_MAC]   pucch_acknack   67. 7 Scheduling pucch reception in   67. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.055004 [PHY]   pack_ul_tti_request SFN/Slot:67.7
avril 09 13:41:14 [0m1712662874.055006 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.066446 [NR_MAC]   (67/7)uci_01->pduBitmap:3
avril 09 13:41:14 [0m1712662874.068936 [NR_MAC]      67.17 Scheduling pucch reception in   67.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.068955 [PHY]   pack_ul_tti_request SFN/Slot:67.17
avril 09 13:41:14 [0m1712662874.068957 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.070066 [PHY]   pack_ul_tti_request SFN/Slot:67.18
avril 09 13:41:14 [0m1712662874.071361 [PHY]   pack_ul_tti_request SFN/Slot:67.19
avril 09 13:41:14 [0m1712662874.079157 [NR_MAC]   (67/17)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.081820 [NR_MAC]      68. 7 Scheduling pucch reception in   68. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.081830 [PHY]   pack_ul_tti_request SFN/Slot:68.7
avril 09 13:41:14 [0m1712662874.081834 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.093148 [NR_MAC]   (68/7)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.095696 [NR_MAC]      68.17 Scheduling pucch reception in   68.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.095704 [PHY]   pack_ul_tti_request SFN/Slot:68.17
avril 09 13:41:14 [0m1712662874.095706 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.096868 [PHY]   pack_ul_tti_request SFN/Slot:68.18
avril 09 13:41:14 [0m1712662874.098134 [PHY]   pack_ul_tti_request SFN/Slot:68.19
avril 09 13:41:14 [0m1712662874.106236 [NR_MAC]   (68/17)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.108822 [NR_MAC]      69. 7 Scheduling pucch reception in   69. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.108830 [PHY]   pack_ul_tti_request SFN/Slot:69.7
avril 09 13:41:14 [0m1712662874.108834 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.119891 [NR_MAC]   (69/7)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.122328 [NR_MAC]      69.17 Scheduling pucch reception in   69.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.122333 [PHY]   pack_ul_tti_request SFN/Slot:69.17
avril 09 13:41:14 [0m1712662874.122336 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.123553 [PHY]   pack_ul_tti_request SFN/Slot:69.18
avril 09 13:41:14 [0m1712662874.124860 [PHY]   pack_ul_tti_request SFN/Slot:69.19
avril 09 13:41:14 [0m1712662874.132604 [NR_MAC]   (69/17)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.135093 [NR_MAC]      70. 7 Scheduling pucch reception in   70. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.135100 [PHY]   pack_ul_tti_request SFN/Slot:70.7
avril 09 13:41:14 [0m1712662874.135103 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.146472 [NR_MAC]   (70/7)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.148871 [NR_MAC]      70.17 Scheduling pucch reception in   70.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.148878 [PHY]   pack_ul_tti_request SFN/Slot:70.17
avril 09 13:41:14 [0m1712662874.148881 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.150052 [PHY]   pack_ul_tti_request SFN/Slot:70.18
avril 09 13:41:14 [0m1712662874.151371 [PHY]   pack_ul_tti_request SFN/Slot:70.19
avril 09 13:41:14 [0m1712662874.159432 [NR_MAC]   (70/17)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.161848 [NR_MAC]      71. 7 Scheduling pucch reception in   71. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.161857 [PHY]   pack_ul_tti_request SFN/Slot:71.7
avril 09 13:41:14 [0m1712662874.161860 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.173219 [NR_MAC]   (71/7)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.175743 [NR_MAC]      71.17 Scheduling pucch reception in   71.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.175793 [PHY]   pack_ul_tti_request SFN/Slot:71.17
avril 09 13:41:14 [0m1712662874.175796 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.177041 [PHY]   pack_ul_tti_request SFN/Slot:71.18
avril 09 13:41:14 [0m1712662874.178124 [PHY]   pack_ul_tti_request SFN/Slot:71.19
avril 09 13:41:14 [0m1712662874.186387 [NR_MAC]   (71/17)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.188948 [NR_MAC]      72. 7 Scheduling pucch reception in   72. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.188956 [PHY]   pack_ul_tti_request SFN/Slot:72.7
avril 09 13:41:14 [0m1712662874.188958 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.190964 [NR_MAC]      72. 8 Scheduling pucch reception in   72. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:14 [0m1712662874.190969 [PHY]   pack_ul_tti_request SFN/Slot:72.8
avril 09 13:41:14 [0m1712662874.190970 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:14 [0m1712662874.200106 [NR_MAC]   (72/7)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.202782 [NR_MAC]      72.17 Scheduling pucch reception in   72.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.202801 [PHY]   pack_ul_tti_request SFN/Slot:72.17
avril 09 13:41:14 [0m1712662874.202802 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.203934 [PHY]   pack_ul_tti_request SFN/Slot:72.18
avril 09 13:41:14 [0m1712662874.205070 [PHY]   pack_ul_tti_request SFN/Slot:72.19
avril 09 13:41:14 [0m1712662874.213189 [NR_MAC]   (72/17)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.215671 [NR_MAC]      73. 7 Scheduling pucch reception in   73. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.215718 [PHY]   pack_ul_tti_request SFN/Slot:73.7
avril 09 13:41:14 [0m1712662874.215735 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.226713 [NR_MAC]   (73/7)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.229077 [NR_MAC]      73.17 Scheduling pucch reception in   73.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.229118 [PHY]   pack_ul_tti_request SFN/Slot:73.17
avril 09 13:41:14 [0m1712662874.229139 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.230423 [PHY]   pack_ul_tti_request SFN/Slot:73.18
avril 09 13:41:14 [0m1712662874.231733 [PHY]   pack_ul_tti_request SFN/Slot:73.19
avril 09 13:41:14 [0m1712662874.239841 [NR_MAC]   (73/17)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.242346 [NR_MAC]      74. 7 Scheduling pucch reception in   74. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.242354 [PHY]   pack_ul_tti_request SFN/Slot:74.7
avril 09 13:41:14 [0m1712662874.242357 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.253668 [NR_MAC]   (74/7)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.256012 [NR_MAC]      74.17 Scheduling pucch reception in   74.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.256021 [PHY]   pack_ul_tti_request SFN/Slot:74.17
avril 09 13:41:14 [0m1712662874.256033 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.257077 [PHY]   pack_ul_tti_request SFN/Slot:74.18
avril 09 13:41:14 [0m1712662874.258438 [PHY]   pack_ul_tti_request SFN/Slot:74.19
avril 09 13:41:14 [0m1712662874.266499 [NR_MAC]   (74/17)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.268973 [NR_MAC]      75. 7 Scheduling pucch reception in   75. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.268995 [PHY]   pack_ul_tti_request SFN/Slot:75.7
avril 09 13:41:14 [0m1712662874.268997 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.279915 [NR_MAC]   (75/7)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.282324 [NR_MAC]      75.17 Scheduling pucch reception in   75.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.282327 [PHY]   pack_ul_tti_request SFN/Slot:75.17
avril 09 13:41:14 [0m1712662874.282328 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.283559 [PHY]   pack_ul_tti_request SFN/Slot:75.18
avril 09 13:41:14 [0m1712662874.284866 [PHY]   pack_ul_tti_request SFN/Slot:75.19
avril 09 13:41:14 [0m1712662874.292537 [NR_MAC]   (75/17)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.294853 [NR_MAC]      76. 7 Scheduling pucch reception in   76. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.294860 [PHY]   pack_ul_tti_request SFN/Slot:76.7
avril 09 13:41:14 [0m1712662874.294862 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.306510 [NR_MAC]   (76/7)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.308864 [NR_MAC]      76.17 Scheduling pucch reception in   76.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.308867 [PHY]   pack_ul_tti_request SFN/Slot:76.17
avril 09 13:41:14 [0m1712662874.308868 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.309975 [PHY]   pack_ul_tti_request SFN/Slot:76.18
avril 09 13:41:14 [0m1712662874.311261 [PHY]   pack_ul_tti_request SFN/Slot:76.19
avril 09 13:41:14 [0m1712662874.312554 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 77/0 
avril 09 13:41:14 [0m1712662874.318960 [NR_MAC]   (76/17)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.321355 [NR_MAC]   pucch_acknack   77. 7 Scheduling pucch reception in   77. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.321362 [PHY]   pack_ul_tti_request SFN/Slot:77.7
avril 09 13:41:14 [0m1712662874.321364 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.332597 [NR_MAC]   (77/7)uci_01->pduBitmap:3
avril 09 13:41:14 [0m1712662874.334983 [NR_MAC]      77.17 Scheduling pucch reception in   77.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.334986 [PHY]   pack_ul_tti_request SFN/Slot:77.17
avril 09 13:41:14 [0m1712662874.334987 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.336119 [PHY]   pack_ul_tti_request SFN/Slot:77.18
avril 09 13:41:14 [0m1712662874.337478 [PHY]   pack_ul_tti_request SFN/Slot:77.19
avril 09 13:41:14 [0m1712662874.345189 [NR_MAC]   (77/17)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.347771 [NR_MAC]      78. 7 Scheduling pucch reception in   78. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.347786 [PHY]   pack_ul_tti_request SFN/Slot:78.7
avril 09 13:41:14 [0m1712662874.347790 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.358835 [NR_MAC]   (78/7)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.361255 [NR_MAC]      78.17 Scheduling pucch reception in   78.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.361265 [PHY]   pack_ul_tti_request SFN/Slot:78.17
avril 09 13:41:14 [0m1712662874.361269 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.362396 [PHY]   pack_ul_tti_request SFN/Slot:78.18
avril 09 13:41:14 [0m1712662874.363654 [PHY]   pack_ul_tti_request SFN/Slot:78.19
avril 09 13:41:14 [0m1712662874.371060 [NR_MAC]   (78/17)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.373537 [NR_MAC]      79. 7 Scheduling pucch reception in   79. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.373555 [PHY]   pack_ul_tti_request SFN/Slot:79.7
avril 09 13:41:14 [0m1712662874.373557 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.384606 [NR_MAC]   (79/7)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.387005 [NR_MAC]      79.17 Scheduling pucch reception in   79.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.387010 [PHY]   pack_ul_tti_request SFN/Slot:79.17
avril 09 13:41:14 [0m1712662874.387012 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.388079 [PHY]   pack_ul_tti_request SFN/Slot:79.18
avril 09 13:41:14 [0m1712662874.389453 [PHY]   pack_ul_tti_request SFN/Slot:79.19
avril 09 13:41:14 [0m1712662874.397326 [NR_MAC]   (79/17)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.398666 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 80/6 
avril 09 13:41:14 [0m1712662874.399820 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 80/7 
avril 09 13:41:14 [0m1712662874.399827 [NR_MAC]      80. 7 Scheduling pucch reception in   80. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.399835 [PHY]   pack_ul_tti_request SFN/Slot:80.7
avril 09 13:41:14 [0m1712662874.399836 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.401942 [NR_MAC]      80. 8 Scheduling pucch reception in   80. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:14 [0m1712662874.401945 [PHY]   pack_ul_tti_request SFN/Slot:80.8
avril 09 13:41:14 [0m1712662874.401946 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:14 [0m1712662874.411138 [NR_MAC]   (80/7)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.413701 [NR_MAC]   pucch_acknack   80.17 Scheduling pucch reception in   80.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.413708 [PHY]   pack_ul_tti_request SFN/Slot:80.17
avril 09 13:41:14 [0m1712662874.413711 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.414960 [PHY]   pack_ul_tti_request SFN/Slot:80.18
avril 09 13:41:14 [0m1712662874.416155 [PHY]   pack_ul_tti_request SFN/Slot:80.19
avril 09 13:41:14 [0m1712662874.423894 [NR_MAC]   (80/17)uci_01->pduBitmap:3
avril 09 13:41:14 [0m1712662874.426113 [NR_MAC]      81. 7 Scheduling pucch reception in   81. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.426124 [PHY]   pack_ul_tti_request SFN/Slot:81.7
avril 09 13:41:14 [0m1712662874.426127 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.437354 [NR_MAC]   (81/7)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.439808 [NR_MAC]      81.17 Scheduling pucch reception in   81.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.439818 [PHY]   pack_ul_tti_request SFN/Slot:81.17
avril 09 13:41:14 [0m1712662874.439822 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.440901 [PHY]   pack_ul_tti_request SFN/Slot:81.18
avril 09 13:41:14 [0m1712662874.442087 [PHY]   pack_ul_tti_request SFN/Slot:81.19
avril 09 13:41:14 [0m1712662874.449967 [NR_MAC]   (81/17)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.452544 [NR_MAC]      82. 7 Scheduling pucch reception in   82. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.452553 [PHY]   pack_ul_tti_request SFN/Slot:82.7
avril 09 13:41:14 [0m1712662874.452556 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.463695 [NR_MAC]   (82/7)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.465968 [NR_MAC]      82.17 Scheduling pucch reception in   82.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.465975 [PHY]   pack_ul_tti_request SFN/Slot:82.17
avril 09 13:41:14 [0m1712662874.465977 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.467111 [PHY]   pack_ul_tti_request SFN/Slot:82.18
avril 09 13:41:14 [0m1712662874.468427 [PHY]   pack_ul_tti_request SFN/Slot:82.19
avril 09 13:41:14 [0m1712662874.476122 [NR_MAC]   (82/17)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.478695 [NR_MAC]      83. 7 Scheduling pucch reception in   83. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.478740 [PHY]   pack_ul_tti_request SFN/Slot:83.7
avril 09 13:41:14 [0m1712662874.478744 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.490039 [NR_MAC]   (83/7)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.492564 [NR_MAC]      83.17 Scheduling pucch reception in   83.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.492572 [PHY]   pack_ul_tti_request SFN/Slot:83.17
avril 09 13:41:14 [0m1712662874.492575 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.493733 [PHY]   pack_ul_tti_request SFN/Slot:83.18
avril 09 13:41:14 [0m1712662874.494811 [PHY]   pack_ul_tti_request SFN/Slot:83.19
avril 09 13:41:14 [0m1712662874.502513 [NR_MAC]   (83/17)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.505051 [NR_MAC]      84. 7 Scheduling pucch reception in   84. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.505071 [PHY]   pack_ul_tti_request SFN/Slot:84.7
avril 09 13:41:14 [0m1712662874.505074 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.516061 [NR_MAC]   (84/7)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.518586 [NR_MAC]      84.17 Scheduling pucch reception in   84.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.518595 [PHY]   pack_ul_tti_request SFN/Slot:84.17
avril 09 13:41:14 [0m1712662874.518597 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.519763 [PHY]   pack_ul_tti_request SFN/Slot:84.18
avril 09 13:41:14 [0m1712662874.521093 [PHY]   pack_ul_tti_request SFN/Slot:84.19
avril 09 13:41:14 [0m1712662874.528883 [NR_MAC]   (84/17)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.531224 [NR_MAC]      85. 7 Scheduling pucch reception in   85. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.531246 [PHY]   pack_ul_tti_request SFN/Slot:85.7
avril 09 13:41:14 [0m1712662874.531248 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.542842 [NR_MAC]   (85/7)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.545169 [NR_MAC]      85.17 Scheduling pucch reception in   85.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.545179 [PHY]   pack_ul_tti_request SFN/Slot:85.17
avril 09 13:41:14 [0m1712662874.545182 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.546397 [PHY]   pack_ul_tti_request SFN/Slot:85.18
avril 09 13:41:14 [0m1712662874.547735 [PHY]   pack_ul_tti_request SFN/Slot:85.19
avril 09 13:41:14 [0m1712662874.555636 [NR_MAC]   (85/17)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.558108 [NR_MAC]      86. 7 Scheduling pucch reception in   86. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.558134 [PHY]   pack_ul_tti_request SFN/Slot:86.7
avril 09 13:41:14 [0m1712662874.558146 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.569279 [NR_MAC]   (86/7)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.571651 [NR_MAC]      86.17 Scheduling pucch reception in   86.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.571708 [PHY]   pack_ul_tti_request SFN/Slot:86.17
avril 09 13:41:14 [0m1712662874.571728 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.572931 [PHY]   pack_ul_tti_request SFN/Slot:86.18
avril 09 13:41:14 [0m1712662874.574150 [PHY]   pack_ul_tti_request SFN/Slot:86.19
avril 09 13:41:14 [0m1712662874.575322 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 87/0 
avril 09 13:41:14 [0m1712662874.581971 [NR_MAC]   (86/17)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.584429 [NR_MAC]   pucch_acknack   87. 7 Scheduling pucch reception in   87. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.584439 [PHY]   pack_ul_tti_request SFN/Slot:87.7
avril 09 13:41:14 [0m1712662874.584443 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.595848 [NR_MAC]   (87/7)uci_01->pduBitmap:3
avril 09 13:41:14 [0m1712662874.598119 [NR_MAC]      87.17 Scheduling pucch reception in   87.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.598128 [PHY]   pack_ul_tti_request SFN/Slot:87.17
avril 09 13:41:14 [0m1712662874.598130 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.599329 [PHY]   pack_ul_tti_request SFN/Slot:87.18
avril 09 13:41:14 [0m1712662874.600679 [PHY]   pack_ul_tti_request SFN/Slot:87.19
avril 09 13:41:14 [0m1712662874.608467 [NR_MAC]   (87/17)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.611005 [NR_MAC]      88. 7 Scheduling pucch reception in   88. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.611015 [PHY]   pack_ul_tti_request SFN/Slot:88.7
avril 09 13:41:14 [0m1712662874.611019 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.613068 [NR_MAC]      88. 8 Scheduling pucch reception in   88. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:14 [0m1712662874.613075 [PHY]   pack_ul_tti_request SFN/Slot:88.8
avril 09 13:41:14 [0m1712662874.613076 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:14 [0m1712662874.622327 [NR_MAC]   (88/7)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.624869 [NR_MAC]      88.17 Scheduling pucch reception in   88.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.624876 [PHY]   pack_ul_tti_request SFN/Slot:88.17
avril 09 13:41:14 [0m1712662874.624878 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.625948 [PHY]   pack_ul_tti_request SFN/Slot:88.18
avril 09 13:41:14 [0m1712662874.627089 [PHY]   pack_ul_tti_request SFN/Slot:88.19
avril 09 13:41:14 [0m1712662874.634800 [NR_MAC]   (88/17)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.637073 [NR_MAC]      89. 7 Scheduling pucch reception in   89. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.637083 [PHY]   pack_ul_tti_request SFN/Slot:89.7
avril 09 13:41:14 [0m1712662874.637086 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.648257 [NR_MAC]   (89/7)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.650970 [NR_MAC]      89.17 Scheduling pucch reception in   89.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.650988 [PHY]   pack_ul_tti_request SFN/Slot:89.17
avril 09 13:41:14 [0m1712662874.650996 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.652072 [PHY]   pack_ul_tti_request SFN/Slot:89.18
avril 09 13:41:14 [0m1712662874.653454 [PHY]   pack_ul_tti_request SFN/Slot:89.19
avril 09 13:41:14 [0m1712662874.661086 [NR_MAC]   (89/17)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.663810 [NR_MAC]      90. 7 Scheduling pucch reception in   90. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.663821 [PHY]   pack_ul_tti_request SFN/Slot:90.7
avril 09 13:41:14 [0m1712662874.663824 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.675101 [NR_MAC]   (90/7)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.677619 [NR_MAC]      90.17 Scheduling pucch reception in   90.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.677631 [PHY]   pack_ul_tti_request SFN/Slot:90.17
avril 09 13:41:14 [0m1712662874.677633 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.678880 [PHY]   pack_ul_tti_request SFN/Slot:90.18
avril 09 13:41:14 [0m1712662874.679975 [PHY]   pack_ul_tti_request SFN/Slot:90.19
avril 09 13:41:14 [0m1712662874.688005 [NR_MAC]   (90/17)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.690531 [NR_MAC]      91. 7 Scheduling pucch reception in   91. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.690540 [PHY]   pack_ul_tti_request SFN/Slot:91.7
avril 09 13:41:14 [0m1712662874.690542 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.701611 [NR_MAC]   (91/7)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.704090 [NR_MAC]      91.17 Scheduling pucch reception in   91.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.704099 [PHY]   pack_ul_tti_request SFN/Slot:91.17
avril 09 13:41:14 [0m1712662874.704101 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.705229 [PHY]   pack_ul_tti_request SFN/Slot:91.18
avril 09 13:41:14 [0m1712662874.706379 [PHY]   pack_ul_tti_request SFN/Slot:91.19
avril 09 13:41:14 [0m1712662874.714156 [NR_MAC]   (91/17)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.716771 [NR_MAC]      92. 7 Scheduling pucch reception in   92. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.716779 [PHY]   pack_ul_tti_request SFN/Slot:92.7
avril 09 13:41:14 [0m1712662874.716781 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.727863 [NR_MAC]   (92/7)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.730364 [NR_MAC]      92.17 Scheduling pucch reception in   92.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.730378 [PHY]   pack_ul_tti_request SFN/Slot:92.17
avril 09 13:41:14 [0m1712662874.730381 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.731501 [PHY]   pack_ul_tti_request SFN/Slot:92.18
avril 09 13:41:14 [0m1712662874.732882 [PHY]   pack_ul_tti_request SFN/Slot:92.19
avril 09 13:41:14 [0m1712662874.740709 [NR_MAC]   (92/17)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.742992 [NR_MAC]      93. 7 Scheduling pucch reception in   93. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.743002 [PHY]   pack_ul_tti_request SFN/Slot:93.7
avril 09 13:41:14 [0m1712662874.743006 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.754390 [NR_MAC]   (93/7)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.756886 [NR_MAC]      93.17 Scheduling pucch reception in   93.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.756893 [PHY]   pack_ul_tti_request SFN/Slot:93.17
avril 09 13:41:14 [0m1712662874.756895 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.758019 [PHY]   pack_ul_tti_request SFN/Slot:93.18
avril 09 13:41:14 [0m1712662874.759175 [PHY]   pack_ul_tti_request SFN/Slot:93.19
avril 09 13:41:14 [0m1712662874.766855 [NR_MAC]   (93/17)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.769368 [NR_MAC]      94. 7 Scheduling pucch reception in   94. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.769376 [PHY]   pack_ul_tti_request SFN/Slot:94.7
avril 09 13:41:14 [0m1712662874.769378 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.780825 [NR_MAC]   (94/7)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.783078 [NR_MAC]      94.17 Scheduling pucch reception in   94.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.783084 [PHY]   pack_ul_tti_request SFN/Slot:94.17
avril 09 13:41:14 [0m1712662874.783086 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.784426 [PHY]   pack_ul_tti_request SFN/Slot:94.18
avril 09 13:41:14 [0m1712662874.785737 [PHY]   pack_ul_tti_request SFN/Slot:94.19
avril 09 13:41:14 [0m1712662874.793585 [NR_MAC]   (94/17)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.795977 [NR_MAC]      95. 7 Scheduling pucch reception in   95. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.795986 [PHY]   pack_ul_tti_request SFN/Slot:95.7
avril 09 13:41:14 [0m1712662874.795989 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.807127 [NR_MAC]   (95/7)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.809646 [NR_MAC]      95.17 Scheduling pucch reception in   95.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.809684 [PHY]   pack_ul_tti_request SFN/Slot:95.17
avril 09 13:41:14 [0m1712662874.809694 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.810840 [PHY]   pack_ul_tti_request SFN/Slot:95.18
avril 09 13:41:14 [0m1712662874.811961 [PHY]   pack_ul_tti_request SFN/Slot:95.19
avril 09 13:41:14 [0m1712662874.819615 [NR_MAC]   (95/17)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.822062 [NR_MAC]      96. 7 Scheduling pucch reception in   96. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.822069 [PHY]   pack_ul_tti_request SFN/Slot:96.7
avril 09 13:41:14 [0m1712662874.822072 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.824160 [NR_MAC]      96. 8 Scheduling pucch reception in   96. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:14 [0m1712662874.824167 [PHY]   pack_ul_tti_request SFN/Slot:96.8
avril 09 13:41:14 [0m1712662874.824168 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:14 [0m1712662874.832858 [NR_MAC]   (96/7)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.835317 [NR_MAC]      96.17 Scheduling pucch reception in   96.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.835325 [PHY]   pack_ul_tti_request SFN/Slot:96.17
avril 09 13:41:14 [0m1712662874.835328 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.836451 [PHY]   pack_ul_tti_request SFN/Slot:96.18
avril 09 13:41:14 [0m1712662874.837591 [PHY]   pack_ul_tti_request SFN/Slot:96.19
avril 09 13:41:14 [0m1712662874.838885 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 97/0 
avril 09 13:41:14 [0m1712662874.845350 [NR_MAC]   (96/17)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.847917 [NR_MAC]   pucch_acknack   97. 7 Scheduling pucch reception in   97. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.847925 [PHY]   pack_ul_tti_request SFN/Slot:97.7
avril 09 13:41:14 [0m1712662874.847928 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.858889 [NR_MAC]   (97/7)uci_01->pduBitmap:3
avril 09 13:41:14 [0m1712662874.861194 [NR_MAC]      97.17 Scheduling pucch reception in   97.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.861206 [PHY]   pack_ul_tti_request SFN/Slot:97.17
avril 09 13:41:14 [0m1712662874.861210 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.862346 [PHY]   pack_ul_tti_request SFN/Slot:97.18
avril 09 13:41:14 [0m1712662874.863489 [PHY]   pack_ul_tti_request SFN/Slot:97.19
avril 09 13:41:14 [0m1712662874.871498 [NR_MAC]   (97/17)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.874061 [NR_MAC]      98. 7 Scheduling pucch reception in   98. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.874075 [PHY]   pack_ul_tti_request SFN/Slot:98.7
avril 09 13:41:14 [0m1712662874.874079 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.884915 [NR_MAC]   (98/7)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.887429 [NR_MAC]      98.17 Scheduling pucch reception in   98.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.887451 [PHY]   pack_ul_tti_request SFN/Slot:98.17
avril 09 13:41:14 [0m1712662874.887453 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.888595 [PHY]   pack_ul_tti_request SFN/Slot:98.18
avril 09 13:41:14 [0m1712662874.889781 [PHY]   pack_ul_tti_request SFN/Slot:98.19
avril 09 13:41:14 [0m1712662874.897710 [NR_MAC]   (98/17)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.900238 [NR_MAC]      99. 7 Scheduling pucch reception in   99. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.900249 [PHY]   pack_ul_tti_request SFN/Slot:99.7
avril 09 13:41:14 [0m1712662874.900252 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.911576 [NR_MAC]   (99/7)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.913999 [NR_MAC]      99.17 Scheduling pucch reception in   99.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.914008 [PHY]   pack_ul_tti_request SFN/Slot:99.17
avril 09 13:41:14 [0m1712662874.914011 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.915178 [PHY]   pack_ul_tti_request SFN/Slot:99.18
avril 09 13:41:14 [0m1712662874.916564 [PHY]   pack_ul_tti_request SFN/Slot:99.19
avril 09 13:41:14 [0m1712662874.924730 [NR_MAC]   (99/17)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.927097 [NR_MAC]     100. 7 Scheduling pucch reception in  100. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.927106 [PHY]   pack_ul_tti_request SFN/Slot:100.7
avril 09 13:41:14 [0m1712662874.927109 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.938826 [NR_MAC]   (100/7)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.941171 [NR_MAC]     100.17 Scheduling pucch reception in  100.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.941180 [PHY]   pack_ul_tti_request SFN/Slot:100.17
avril 09 13:41:14 [0m1712662874.941181 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.942326 [PHY]   pack_ul_tti_request SFN/Slot:100.18
avril 09 13:41:14 [0m1712662874.943661 [PHY]   pack_ul_tti_request SFN/Slot:100.19
avril 09 13:41:14 [0m1712662874.951400 [NR_MAC]   (100/17)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.953895 [NR_MAC]     101. 7 Scheduling pucch reception in  101. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.953902 [PHY]   pack_ul_tti_request SFN/Slot:101.7
avril 09 13:41:14 [0m1712662874.953904 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.965161 [NR_MAC]   (101/7)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.967929 [NR_MAC]     101.17 Scheduling pucch reception in  101.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.967937 [PHY]   pack_ul_tti_request SFN/Slot:101.17
avril 09 13:41:14 [0m1712662874.967939 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.968923 [PHY]   pack_ul_tti_request SFN/Slot:101.18
avril 09 13:41:14 [0m1712662874.970041 [PHY]   pack_ul_tti_request SFN/Slot:101.19
avril 09 13:41:14 [0m1712662874.977839 [NR_MAC]   (101/17)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.980487 [NR_MAC]     102. 7 Scheduling pucch reception in  102. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.980498 [PHY]   pack_ul_tti_request SFN/Slot:102.7
avril 09 13:41:14 [0m1712662874.980501 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.992010 [NR_MAC]   (102/7)uci_01->pduBitmap:1
avril 09 13:41:14 [0m1712662874.994603 [NR_MAC]     102.17 Scheduling pucch reception in  102.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:14 [0m1712662874.994612 [PHY]   pack_ul_tti_request SFN/Slot:102.17
avril 09 13:41:14 [0m1712662874.994616 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:14 [0m1712662874.995657 [PHY]   pack_ul_tti_request SFN/Slot:102.18
avril 09 13:41:14 [0m1712662874.996883 [PHY]   pack_ul_tti_request SFN/Slot:102.19
avril 09 13:41:15 [0m1712662875.005089 [NR_MAC]   (102/17)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.007433 [NR_MAC]     103. 7 Scheduling pucch reception in  103. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.007439 [PHY]   pack_ul_tti_request SFN/Slot:103.7
avril 09 13:41:15 [0m1712662875.007441 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.018872 [NR_MAC]   (103/7)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.021394 [NR_MAC]     103.17 Scheduling pucch reception in  103.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.021440 [PHY]   pack_ul_tti_request SFN/Slot:103.17
avril 09 13:41:15 [0m1712662875.021454 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.022707 [PHY]   pack_ul_tti_request SFN/Slot:103.18
avril 09 13:41:15 [0m1712662875.024063 [PHY]   pack_ul_tti_request SFN/Slot:103.19
avril 09 13:41:15 [0m1712662875.032147 [NR_MAC]   (103/17)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.034831 [NR_MAC]     104. 7 Scheduling pucch reception in  104. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.034839 [PHY]   pack_ul_tti_request SFN/Slot:104.7
avril 09 13:41:15 [0m1712662875.034842 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.036988 [NR_MAC]     104. 8 Scheduling pucch reception in  104. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:15 [0m1712662875.036993 [PHY]   pack_ul_tti_request SFN/Slot:104.8
avril 09 13:41:15 [0m1712662875.036994 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:15 [0m1712662875.046028 [NR_MAC]   (104/7)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.048614 [NR_MAC]     104.17 Scheduling pucch reception in  104.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.048621 [PHY]   pack_ul_tti_request SFN/Slot:104.17
avril 09 13:41:15 [0m1712662875.048623 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.049809 [PHY]   pack_ul_tti_request SFN/Slot:104.18
avril 09 13:41:15 [0m1712662875.050929 [PHY]   pack_ul_tti_request SFN/Slot:104.19
avril 09 13:41:15 [0m1712662875.058837 [NR_MAC]   (104/17)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.061144 [NR_MAC]     105. 7 Scheduling pucch reception in  105. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.061155 [PHY]   pack_ul_tti_request SFN/Slot:105.7
avril 09 13:41:15 [0m1712662875.061159 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.072743 [NR_MAC]   (105/7)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.075077 [NR_MAC]     105.17 Scheduling pucch reception in  105.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.075083 [PHY]   pack_ul_tti_request SFN/Slot:105.17
avril 09 13:41:15 [0m1712662875.075086 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.076200 [PHY]   pack_ul_tti_request SFN/Slot:105.18
avril 09 13:41:15 [0m1712662875.077470 [PHY]   pack_ul_tti_request SFN/Slot:105.19
avril 09 13:41:15 [0m1712662875.090089 [NR_MAC]   (105/17)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.096554 [NR_MAC]     106. 7 Scheduling pucch reception in  106. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.096567 [PHY]   pack_ul_tti_request SFN/Slot:106.7
avril 09 13:41:15 [0m1712662875.096570 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.125191 [NR_MAC]   (106/7)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.130539 [NR_MAC]     106.17 Scheduling pucch reception in  106.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.130551 [PHY]   pack_ul_tti_request SFN/Slot:106.17
avril 09 13:41:15 [0m1712662875.130553 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.131673 [PHY]   pack_ul_tti_request SFN/Slot:106.18
avril 09 13:41:15 [0m1712662875.135836 [PHY]   pack_ul_tti_request SFN/Slot:106.19
avril 09 13:41:15 [0m1712662875.137024 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 107/0 
avril 09 13:41:15 [0m1712662875.149320 [NR_MAC]   (106/17)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.152189 [NR_MAC]   pucch_acknack  107. 7 Scheduling pucch reception in  107. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.152197 [PHY]   pack_ul_tti_request SFN/Slot:107.7
avril 09 13:41:15 [0m1712662875.152200 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.163508 [NR_MAC]   (107/7)uci_01->pduBitmap:3
avril 09 13:41:15 [0m1712662875.165937 [NR_MAC]     107.17 Scheduling pucch reception in  107.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.165943 [PHY]   pack_ul_tti_request SFN/Slot:107.17
avril 09 13:41:15 [0m1712662875.165946 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.167048 [PHY]   pack_ul_tti_request SFN/Slot:107.18
avril 09 13:41:15 [0m1712662875.168286 [PHY]   pack_ul_tti_request SFN/Slot:107.19
avril 09 13:41:15 [0m1712662875.175975 [NR_MAC]   (107/17)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.178303 [NR_MAC]     108. 7 Scheduling pucch reception in  108. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.178313 [PHY]   pack_ul_tti_request SFN/Slot:108.7
avril 09 13:41:15 [0m1712662875.178316 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.189919 [NR_MAC]   (108/7)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.192197 [NR_MAC]     108.17 Scheduling pucch reception in  108.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.192203 [PHY]   pack_ul_tti_request SFN/Slot:108.17
avril 09 13:41:15 [0m1712662875.192205 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.193419 [PHY]   pack_ul_tti_request SFN/Slot:108.18
avril 09 13:41:15 [0m1712662875.194762 [PHY]   pack_ul_tti_request SFN/Slot:108.19
avril 09 13:41:15 [0m1712662875.202438 [NR_MAC]   (108/17)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.204969 [NR_MAC]     109. 7 Scheduling pucch reception in  109. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.204978 [PHY]   pack_ul_tti_request SFN/Slot:109.7
avril 09 13:41:15 [0m1712662875.204980 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.215942 [NR_MAC]   (109/7)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.218157 [NR_MAC]     109.17 Scheduling pucch reception in  109.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.218163 [PHY]   pack_ul_tti_request SFN/Slot:109.17
avril 09 13:41:15 [0m1712662875.218165 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.219407 [PHY]   pack_ul_tti_request SFN/Slot:109.18
avril 09 13:41:15 [0m1712662875.220638 [PHY]   pack_ul_tti_request SFN/Slot:109.19
avril 09 13:41:15 [0m1712662875.228226 [NR_MAC]   (109/17)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.230872 [NR_MAC]     110. 7 Scheduling pucch reception in  110. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.230880 [PHY]   pack_ul_tti_request SFN/Slot:110.7
avril 09 13:41:15 [0m1712662875.230883 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.241932 [NR_MAC]   (110/7)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.244243 [NR_MAC]     110.17 Scheduling pucch reception in  110.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.244252 [PHY]   pack_ul_tti_request SFN/Slot:110.17
avril 09 13:41:15 [0m1712662875.244255 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.245388 [PHY]   pack_ul_tti_request SFN/Slot:110.18
avril 09 13:41:15 [0m1712662875.246674 [PHY]   pack_ul_tti_request SFN/Slot:110.19
avril 09 13:41:15 [0m1712662875.254357 [NR_MAC]   (110/17)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.256926 [NR_MAC]     111. 7 Scheduling pucch reception in  111. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.256935 [PHY]   pack_ul_tti_request SFN/Slot:111.7
avril 09 13:41:15 [0m1712662875.256938 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.268148 [NR_MAC]   (111/7)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.270540 [NR_MAC]     111.17 Scheduling pucch reception in  111.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.270546 [PHY]   pack_ul_tti_request SFN/Slot:111.17
avril 09 13:41:15 [0m1712662875.270549 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.271753 [PHY]   pack_ul_tti_request SFN/Slot:111.18
avril 09 13:41:15 [0m1712662875.272877 [PHY]   pack_ul_tti_request SFN/Slot:111.19
avril 09 13:41:15 [0m1712662875.280294 [NR_MAC]   (111/17)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.283049 [NR_MAC]     112. 7 Scheduling pucch reception in  112. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.283056 [PHY]   pack_ul_tti_request SFN/Slot:112.7
avril 09 13:41:15 [0m1712662875.283059 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.285055 [NR_MAC]     112. 8 Scheduling pucch reception in  112. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:15 [0m1712662875.285059 [PHY]   pack_ul_tti_request SFN/Slot:112.8
avril 09 13:41:15 [0m1712662875.285060 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:15 [0m1712662875.294002 [NR_MAC]   (112/7)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.296439 [NR_MAC]     112.17 Scheduling pucch reception in  112.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.296449 [PHY]   pack_ul_tti_request SFN/Slot:112.17
avril 09 13:41:15 [0m1712662875.296452 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.297651 [PHY]   pack_ul_tti_request SFN/Slot:112.18
avril 09 13:41:15 [0m1712662875.298869 [PHY]   pack_ul_tti_request SFN/Slot:112.19
avril 09 13:41:15 [0m1712662875.306540 [NR_MAC]   (112/17)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.308901 [NR_MAC]     113. 7 Scheduling pucch reception in  113. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.308907 [PHY]   pack_ul_tti_request SFN/Slot:113.7
avril 09 13:41:15 [0m1712662875.308910 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.319843 [NR_MAC]   (113/7)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.322070 [NR_MAC]     113.17 Scheduling pucch reception in  113.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.322077 [PHY]   pack_ul_tti_request SFN/Slot:113.17
avril 09 13:41:15 [0m1712662875.322079 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.323261 [PHY]   pack_ul_tti_request SFN/Slot:113.18
avril 09 13:41:15 [0m1712662875.324424 [PHY]   pack_ul_tti_request SFN/Slot:113.19
avril 09 13:41:15 [0m1712662875.331937 [NR_MAC]   (113/17)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.334409 [NR_MAC]     114. 7 Scheduling pucch reception in  114. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.334418 [PHY]   pack_ul_tti_request SFN/Slot:114.7
avril 09 13:41:15 [0m1712662875.334420 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.345449 [NR_MAC]   (114/7)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.348002 [NR_MAC]     114.17 Scheduling pucch reception in  114.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.348018 [PHY]   pack_ul_tti_request SFN/Slot:114.17
avril 09 13:41:15 [0m1712662875.348021 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.349287 [PHY]   pack_ul_tti_request SFN/Slot:114.18
avril 09 13:41:15 [0m1712662875.350514 [PHY]   pack_ul_tti_request SFN/Slot:114.19
avril 09 13:41:15 [0m1712662875.358566 [NR_MAC]   (114/17)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.361040 [NR_MAC]     115. 7 Scheduling pucch reception in  115. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.361051 [PHY]   pack_ul_tti_request SFN/Slot:115.7
avril 09 13:41:15 [0m1712662875.361053 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.371963 [NR_MAC]   (115/7)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.374404 [NR_MAC]     115.17 Scheduling pucch reception in  115.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.374412 [PHY]   pack_ul_tti_request SFN/Slot:115.17
avril 09 13:41:15 [0m1712662875.374415 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.375603 [PHY]   pack_ul_tti_request SFN/Slot:115.18
avril 09 13:41:15 [0m1712662875.376958 [PHY]   pack_ul_tti_request SFN/Slot:115.19
avril 09 13:41:15 [0m1712662875.384610 [NR_MAC]   (115/17)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.387060 [NR_MAC]     116. 7 Scheduling pucch reception in  116. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.387069 [PHY]   pack_ul_tti_request SFN/Slot:116.7
avril 09 13:41:15 [0m1712662875.387072 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.398162 [NR_MAC]   (116/7)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.400741 [NR_MAC]     116.17 Scheduling pucch reception in  116.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.400785 [PHY]   pack_ul_tti_request SFN/Slot:116.17
avril 09 13:41:15 [0m1712662875.400788 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.401925 [PHY]   pack_ul_tti_request SFN/Slot:116.18
avril 09 13:41:15 [0m1712662875.403126 [PHY]   pack_ul_tti_request SFN/Slot:116.19
avril 09 13:41:15 [0m1712662875.404288 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 117/0 
avril 09 13:41:15 [0m1712662875.411038 [NR_MAC]   (116/17)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.412439 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 117/6 
avril 09 13:41:15 [0m1712662875.413726 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 117/7 
avril 09 13:41:15 [0m1712662875.413729 [NR_MAC]   pucch_acknack  117. 7 Scheduling pucch reception in  117. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.413741 [PHY]   pack_ul_tti_request SFN/Slot:117.7
avril 09 13:41:15 [0m1712662875.413743 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.424916 [NR_MAC]   (117/7)uci_01->pduBitmap:3
avril 09 13:41:15 [0m1712662875.427350 [NR_MAC]   pucch_acknack  117.17 Scheduling pucch reception in  117.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.427359 [PHY]   pack_ul_tti_request SFN/Slot:117.17
avril 09 13:41:15 [0m1712662875.427362 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.428528 [PHY]   pack_ul_tti_request SFN/Slot:117.18
avril 09 13:41:15 [0m1712662875.429711 [PHY]   pack_ul_tti_request SFN/Slot:117.19
avril 09 13:41:15 [0m1712662875.437444 [NR_MAC]   (117/17)uci_01->pduBitmap:3
avril 09 13:41:15 [0m1712662875.439922 [NR_MAC]     118. 7 Scheduling pucch reception in  118. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.439929 [PHY]   pack_ul_tti_request SFN/Slot:118.7
avril 09 13:41:15 [0m1712662875.439931 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.451080 [NR_MAC]   (118/7)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.453469 [NR_MAC]     118.17 Scheduling pucch reception in  118.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.453479 [PHY]   pack_ul_tti_request SFN/Slot:118.17
avril 09 13:41:15 [0m1712662875.453482 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.454666 [PHY]   pack_ul_tti_request SFN/Slot:118.18
avril 09 13:41:15 [0m1712662875.455888 [PHY]   pack_ul_tti_request SFN/Slot:118.19
avril 09 13:41:15 [0m1712662875.463775 [NR_MAC]   (118/17)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.466137 [NR_MAC]     119. 7 Scheduling pucch reception in  119. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.466158 [PHY]   pack_ul_tti_request SFN/Slot:119.7
avril 09 13:41:15 [0m1712662875.466161 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.477113 [NR_MAC]   (119/7)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.479678 [NR_MAC]     119.17 Scheduling pucch reception in  119.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.479728 [PHY]   pack_ul_tti_request SFN/Slot:119.17
avril 09 13:41:15 [0m1712662875.479732 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.480901 [PHY]   pack_ul_tti_request SFN/Slot:119.18
avril 09 13:41:15 [0m1712662875.482103 [PHY]   pack_ul_tti_request SFN/Slot:119.19
avril 09 13:41:15 [0m1712662875.489695 [NR_MAC]   (119/17)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.492121 [NR_MAC]     120. 7 Scheduling pucch reception in  120. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.492130 [PHY]   pack_ul_tti_request SFN/Slot:120.7
avril 09 13:41:15 [0m1712662875.492140 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.494209 [NR_MAC]     120. 8 Scheduling pucch reception in  120. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:15 [0m1712662875.494223 [PHY]   pack_ul_tti_request SFN/Slot:120.8
avril 09 13:41:15 [0m1712662875.494224 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:15 [0m1712662875.503332 [NR_MAC]   (120/7)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.505820 [NR_MAC]     120.17 Scheduling pucch reception in  120.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.505827 [PHY]   pack_ul_tti_request SFN/Slot:120.17
avril 09 13:41:15 [0m1712662875.505829 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.506921 [PHY]   pack_ul_tti_request SFN/Slot:120.18
avril 09 13:41:15 [0m1712662875.508021 [PHY]   pack_ul_tti_request SFN/Slot:120.19
avril 09 13:41:15 [0m1712662875.515663 [NR_MAC]   (120/17)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.518007 [NR_MAC]     121. 7 Scheduling pucch reception in  121. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.518016 [PHY]   pack_ul_tti_request SFN/Slot:121.7
avril 09 13:41:15 [0m1712662875.518019 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.529177 [NR_MAC]   (121/7)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.531756 [NR_MAC]     121.17 Scheduling pucch reception in  121.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.531763 [PHY]   pack_ul_tti_request SFN/Slot:121.17
avril 09 13:41:15 [0m1712662875.531766 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.532975 [PHY]   pack_ul_tti_request SFN/Slot:121.18
avril 09 13:41:15 [0m1712662875.534259 [PHY]   pack_ul_tti_request SFN/Slot:121.19
avril 09 13:41:15 [0m1712662875.542169 [NR_MAC]   (121/17)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.544866 [NR_MAC]     122. 7 Scheduling pucch reception in  122. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.544877 [PHY]   pack_ul_tti_request SFN/Slot:122.7
avril 09 13:41:15 [0m1712662875.544881 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.556070 [NR_MAC]   (122/7)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.558548 [NR_MAC]     122.17 Scheduling pucch reception in  122.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.558556 [PHY]   pack_ul_tti_request SFN/Slot:122.17
avril 09 13:41:15 [0m1712662875.558559 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.559759 [PHY]   pack_ul_tti_request SFN/Slot:122.18
avril 09 13:41:15 [0m1712662875.560879 [PHY]   pack_ul_tti_request SFN/Slot:122.19
avril 09 13:41:15 [0m1712662875.568493 [NR_MAC]   (122/17)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.570877 [NR_MAC]     123. 7 Scheduling pucch reception in  123. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.570885 [PHY]   pack_ul_tti_request SFN/Slot:123.7
avril 09 13:41:15 [0m1712662875.570888 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.581792 [NR_MAC]   (123/7)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.584211 [NR_MAC]     123.17 Scheduling pucch reception in  123.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.584219 [PHY]   pack_ul_tti_request SFN/Slot:123.17
avril 09 13:41:15 [0m1712662875.584222 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.585501 [PHY]   pack_ul_tti_request SFN/Slot:123.18
avril 09 13:41:15 [0m1712662875.586783 [PHY]   pack_ul_tti_request SFN/Slot:123.19
avril 09 13:41:15 [0m1712662875.594410 [NR_MAC]   (123/17)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.596924 [NR_MAC]     124. 7 Scheduling pucch reception in  124. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.596930 [PHY]   pack_ul_tti_request SFN/Slot:124.7
avril 09 13:41:15 [0m1712662875.596933 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.608006 [NR_MAC]   (124/7)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.610684 [NR_MAC]     124.17 Scheduling pucch reception in  124.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.610711 [PHY]   pack_ul_tti_request SFN/Slot:124.17
avril 09 13:41:15 [0m1712662875.610719 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.611871 [PHY]   pack_ul_tti_request SFN/Slot:124.18
avril 09 13:41:15 [0m1712662875.613064 [PHY]   pack_ul_tti_request SFN/Slot:124.19
avril 09 13:41:15 [0m1712662875.620788 [NR_MAC]   (124/17)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.623233 [NR_MAC]     125. 7 Scheduling pucch reception in  125. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.623252 [PHY]   pack_ul_tti_request SFN/Slot:125.7
avril 09 13:41:15 [0m1712662875.623254 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.634283 [NR_MAC]   (125/7)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.636818 [NR_MAC]     125.17 Scheduling pucch reception in  125.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.636823 [PHY]   pack_ul_tti_request SFN/Slot:125.17
avril 09 13:41:15 [0m1712662875.636825 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.637878 [PHY]   pack_ul_tti_request SFN/Slot:125.18
avril 09 13:41:15 [0m1712662875.639050 [PHY]   pack_ul_tti_request SFN/Slot:125.19
avril 09 13:41:15 [0m1712662875.646676 [NR_MAC]   (125/17)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.649118 [NR_MAC]     126. 7 Scheduling pucch reception in  126. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.649122 [PHY]   pack_ul_tti_request SFN/Slot:126.7
avril 09 13:41:15 [0m1712662875.649124 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.660102 [NR_MAC]   (126/7)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.662602 [NR_MAC]     126.17 Scheduling pucch reception in  126.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.662622 [PHY]   pack_ul_tti_request SFN/Slot:126.17
avril 09 13:41:15 [0m1712662875.662631 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.663901 [PHY]   pack_ul_tti_request SFN/Slot:126.18
avril 09 13:41:15 [0m1712662875.665102 [PHY]   pack_ul_tti_request SFN/Slot:126.19
avril 09 13:41:15 [0m1712662875.666492 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 127/0 
avril 09 13:41:15 [0m1712662875.673038 [NR_MAC]   (126/17)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.675536 [NR_MAC]   pucch_acknack  127. 7 Scheduling pucch reception in  127. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.675561 [PHY]   pack_ul_tti_request SFN/Slot:127.7
avril 09 13:41:15 [0m1712662875.675562 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.687008 [NR_MAC]   (127/7)uci_01->pduBitmap:3
avril 09 13:41:15 [0m1712662875.689465 [NR_MAC]     127.17 Scheduling pucch reception in  127.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.689483 [PHY]   pack_ul_tti_request SFN/Slot:127.17
avril 09 13:41:15 [0m1712662875.689484 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.690675 [PHY]   pack_ul_tti_request SFN/Slot:127.18
avril 09 13:41:15 [0m1712662875.691877 [PHY]   pack_ul_tti_request SFN/Slot:127.19
avril 09 13:41:15 [0m1712662875.693113 [NR_MAC]   Frame.Slot 128.0
avril 09 13:41:15 UE RNTI fabe CU-UE-ID 1 in-sync PH 0 dB PCMAX 0 dBm, average RSRP -44 (16 meas)
avril 09 13:41:15 UE fabe: dlsch_rounds 476/1/0/0, dlsch_errors 0, pucch0_DTX 0, BLER 0.00000 MCS (0) 9
avril 09 13:41:15 UE fabe: ulsch_rounds 9197/0/0/0, ulsch_errors 0, ulsch_DTX 0, BLER 0.00000 MCS (0) 9
avril 09 13:41:15 UE fabe: MAC:    TX          57627 RX         774520 bytes
avril 09 13:41:15 UE fabe: LCID 1: TX            966 RX            282 bytes
avril 09 13:41:15 UE fabe: LCID 2: TX              0 RX              0 bytes
avril 09 13:41:15 UE fabe: LCID 4: TX           7269 RX           7559 bytes
avril 09 13:41:15 
avril 09 13:41:15 [0m1712662875.699465 [NR_MAC]   (127/17)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.701939 [NR_MAC]     128. 7 Scheduling pucch reception in  128. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.701944 [PHY]   pack_ul_tti_request SFN/Slot:128.7
avril 09 13:41:15 [0m1712662875.701951 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.704043 [NR_MAC]     128. 8 Scheduling pucch reception in  128. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:15 [0m1712662875.704047 [PHY]   pack_ul_tti_request SFN/Slot:128.8
avril 09 13:41:15 [0m1712662875.704048 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:15 [0m1712662875.713078 [NR_MAC]   (128/7)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.715606 [NR_MAC]     128.17 Scheduling pucch reception in  128.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.715611 [PHY]   pack_ul_tti_request SFN/Slot:128.17
avril 09 13:41:15 [0m1712662875.715612 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.716777 [PHY]   pack_ul_tti_request SFN/Slot:128.18
avril 09 13:41:15 [0m1712662875.718065 [PHY]   pack_ul_tti_request SFN/Slot:128.19
avril 09 13:41:15 [0m1712662875.725832 [NR_MAC]   (128/17)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.728049 [NR_MAC]     129. 7 Scheduling pucch reception in  129. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.728054 [PHY]   pack_ul_tti_request SFN/Slot:129.7
avril 09 13:41:15 [0m1712662875.728056 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.739618 [NR_MAC]   (129/7)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.741918 [NR_MAC]     129.17 Scheduling pucch reception in  129.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.741921 [PHY]   pack_ul_tti_request SFN/Slot:129.17
avril 09 13:41:15 [0m1712662875.741923 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.743052 [PHY]   pack_ul_tti_request SFN/Slot:129.18
avril 09 13:41:15 [0m1712662875.744272 [PHY]   pack_ul_tti_request SFN/Slot:129.19
avril 09 13:41:15 [0m1712662875.752060 [NR_MAC]   (129/17)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.754645 [NR_MAC]     130. 7 Scheduling pucch reception in  130. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.754686 [PHY]   pack_ul_tti_request SFN/Slot:130.7
avril 09 13:41:15 [0m1712662875.754700 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.766193 [NR_MAC]   (130/7)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.768584 [NR_MAC]     130.17 Scheduling pucch reception in  130.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.768609 [PHY]   pack_ul_tti_request SFN/Slot:130.17
avril 09 13:41:15 [0m1712662875.768619 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.769942 [PHY]   pack_ul_tti_request SFN/Slot:130.18
avril 09 13:41:15 [0m1712662875.771211 [PHY]   pack_ul_tti_request SFN/Slot:130.19
avril 09 13:41:15 [0m1712662875.778991 [NR_MAC]   (130/17)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.781513 [NR_MAC]     131. 7 Scheduling pucch reception in  131. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.781539 [PHY]   pack_ul_tti_request SFN/Slot:131.7
avril 09 13:41:15 [0m1712662875.781550 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.793063 [NR_MAC]   (131/7)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.795648 [NR_MAC]     131.17 Scheduling pucch reception in  131.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.795661 [PHY]   pack_ul_tti_request SFN/Slot:131.17
avril 09 13:41:15 [0m1712662875.795663 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.796779 [PHY]   pack_ul_tti_request SFN/Slot:131.18
avril 09 13:41:15 [0m1712662875.798114 [PHY]   pack_ul_tti_request SFN/Slot:131.19
avril 09 13:41:15 [0m1712662875.806078 [NR_MAC]   (131/17)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.808713 [NR_MAC]     132. 7 Scheduling pucch reception in  132. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.808757 [PHY]   pack_ul_tti_request SFN/Slot:132.7
avril 09 13:41:15 [0m1712662875.808760 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.819863 [NR_MAC]   (132/7)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.822487 [NR_MAC]     132.17 Scheduling pucch reception in  132.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.822510 [PHY]   pack_ul_tti_request SFN/Slot:132.17
avril 09 13:41:15 [0m1712662875.822520 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.823750 [PHY]   pack_ul_tti_request SFN/Slot:132.18
avril 09 13:41:15 [0m1712662875.824985 [PHY]   pack_ul_tti_request SFN/Slot:132.19
avril 09 13:41:15 [0m1712662875.832626 [NR_MAC]   (132/17)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.834996 [NR_MAC]     133. 7 Scheduling pucch reception in  133. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.835000 [PHY]   pack_ul_tti_request SFN/Slot:133.7
avril 09 13:41:15 [0m1712662875.835002 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.846360 [NR_MAC]   (133/7)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.848922 [NR_MAC]     133.17 Scheduling pucch reception in  133.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.848940 [PHY]   pack_ul_tti_request SFN/Slot:133.17
avril 09 13:41:15 [0m1712662875.848943 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.850130 [PHY]   pack_ul_tti_request SFN/Slot:133.18
avril 09 13:41:15 [0m1712662875.851544 [PHY]   pack_ul_tti_request SFN/Slot:133.19
avril 09 13:41:15 [0m1712662875.859370 [NR_MAC]   (133/17)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.861840 [NR_MAC]     134. 7 Scheduling pucch reception in  134. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.861848 [PHY]   pack_ul_tti_request SFN/Slot:134.7
avril 09 13:41:15 [0m1712662875.861851 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.872746 [NR_MAC]   (134/7)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.875250 [NR_MAC]     134.17 Scheduling pucch reception in  134.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.875254 [PHY]   pack_ul_tti_request SFN/Slot:134.17
avril 09 13:41:15 [0m1712662875.875257 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.876468 [PHY]   pack_ul_tti_request SFN/Slot:134.18
avril 09 13:41:15 [0m1712662875.877673 [PHY]   pack_ul_tti_request SFN/Slot:134.19
avril 09 13:41:15 [0m1712662875.885064 [NR_MAC]   (134/17)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.887567 [NR_MAC]     135. 7 Scheduling pucch reception in  135. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.887583 [PHY]   pack_ul_tti_request SFN/Slot:135.7
avril 09 13:41:15 [0m1712662875.887587 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.898914 [NR_MAC]   (135/7)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.901362 [NR_MAC]     135.17 Scheduling pucch reception in  135.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.901399 [PHY]   pack_ul_tti_request SFN/Slot:135.17
avril 09 13:41:15 [0m1712662875.901402 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.902558 [PHY]   pack_ul_tti_request SFN/Slot:135.18
avril 09 13:41:15 [0m1712662875.903869 [PHY]   pack_ul_tti_request SFN/Slot:135.19
avril 09 13:41:15 [0m1712662875.911718 [NR_MAC]   (135/17)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.914336 [NR_MAC]     136. 7 Scheduling pucch reception in  136. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.914371 [PHY]   pack_ul_tti_request SFN/Slot:136.7
avril 09 13:41:15 [0m1712662875.914391 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.916585 [NR_MAC]     136. 8 Scheduling pucch reception in  136. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:15 [0m1712662875.916602 [PHY]   pack_ul_tti_request SFN/Slot:136.8
avril 09 13:41:15 [0m1712662875.916608 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:15 [0m1712662875.925811 [NR_MAC]   (136/7)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.928143 [NR_MAC]     136.17 Scheduling pucch reception in  136.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.928147 [PHY]   pack_ul_tti_request SFN/Slot:136.17
avril 09 13:41:15 [0m1712662875.928148 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.929319 [PHY]   pack_ul_tti_request SFN/Slot:136.18
avril 09 13:41:15 [0m1712662875.930663 [PHY]   pack_ul_tti_request SFN/Slot:136.19
avril 09 13:41:15 [0m1712662875.931960 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 137/0 
avril 09 13:41:15 [0m1712662875.938368 [NR_MAC]   (136/17)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.940946 [NR_MAC]   pucch_acknack  137. 7 Scheduling pucch reception in  137. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.940950 [PHY]   pack_ul_tti_request SFN/Slot:137.7
avril 09 13:41:15 [0m1712662875.940951 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.952691 [NR_MAC]   (137/7)uci_01->pduBitmap:3
avril 09 13:41:15 [0m1712662875.955116 [NR_MAC]     137.17 Scheduling pucch reception in  137.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.955125 [PHY]   pack_ul_tti_request SFN/Slot:137.17
avril 09 13:41:15 [0m1712662875.955128 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.956159 [PHY]   pack_ul_tti_request SFN/Slot:137.18
avril 09 13:41:15 [0m1712662875.957499 [PHY]   pack_ul_tti_request SFN/Slot:137.19
avril 09 13:41:15 [0m1712662875.965266 [NR_MAC]   (137/17)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.967927 [NR_MAC]     138. 7 Scheduling pucch reception in  138. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.967933 [PHY]   pack_ul_tti_request SFN/Slot:138.7
avril 09 13:41:15 [0m1712662875.967935 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.979265 [NR_MAC]   (138/7)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.981898 [NR_MAC]     138.17 Scheduling pucch reception in  138.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.981903 [PHY]   pack_ul_tti_request SFN/Slot:138.17
avril 09 13:41:15 [0m1712662875.981905 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:15 [0m1712662875.983090 [PHY]   pack_ul_tti_request SFN/Slot:138.18
avril 09 13:41:15 [0m1712662875.984341 [PHY]   pack_ul_tti_request SFN/Slot:138.19
avril 09 13:41:15 [0m1712662875.992358 [NR_MAC]   (138/17)uci_01->pduBitmap:1
avril 09 13:41:15 [0m1712662875.994981 [NR_MAC]     139. 7 Scheduling pucch reception in  139. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:15 [0m1712662875.994989 [PHY]   pack_ul_tti_request SFN/Slot:139.7
avril 09 13:41:15 [0m1712662875.994992 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.006265 [NR_MAC]   (139/7)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.008814 [NR_MAC]     139.17 Scheduling pucch reception in  139.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.008820 [PHY]   pack_ul_tti_request SFN/Slot:139.17
avril 09 13:41:16 [0m1712662876.008823 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.010006 [PHY]   pack_ul_tti_request SFN/Slot:139.18
avril 09 13:41:16 [0m1712662876.011173 [PHY]   pack_ul_tti_request SFN/Slot:139.19
avril 09 13:41:16 [0m1712662876.019065 [NR_MAC]   (139/17)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.021743 [NR_MAC]     140. 7 Scheduling pucch reception in  140. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.021749 [PHY]   pack_ul_tti_request SFN/Slot:140.7
avril 09 13:41:16 [0m1712662876.021751 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.032848 [NR_MAC]   (140/7)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.035136 [NR_MAC]     140.17 Scheduling pucch reception in  140.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.035140 [PHY]   pack_ul_tti_request SFN/Slot:140.17
avril 09 13:41:16 [0m1712662876.035142 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.036456 [PHY]   pack_ul_tti_request SFN/Slot:140.18
avril 09 13:41:16 [0m1712662876.037610 [PHY]   pack_ul_tti_request SFN/Slot:140.19
avril 09 13:41:16 [0m1712662876.045351 [NR_MAC]   (140/17)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.047761 [NR_MAC]     141. 7 Scheduling pucch reception in  141. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.047772 [PHY]   pack_ul_tti_request SFN/Slot:141.7
avril 09 13:41:16 [0m1712662876.047776 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.059197 [NR_MAC]   (141/7)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.061587 [NR_MAC]     141.17 Scheduling pucch reception in  141.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.061595 [PHY]   pack_ul_tti_request SFN/Slot:141.17
avril 09 13:41:16 [0m1712662876.061598 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.062946 [PHY]   pack_ul_tti_request SFN/Slot:141.18
avril 09 13:41:16 [0m1712662876.064292 [PHY]   pack_ul_tti_request SFN/Slot:141.19
avril 09 13:41:16 [0m1712662876.072060 [NR_MAC]   (141/17)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.074646 [NR_MAC]     142. 7 Scheduling pucch reception in  142. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.074694 [PHY]   pack_ul_tti_request SFN/Slot:142.7
avril 09 13:41:16 [0m1712662876.074726 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.085908 [NR_MAC]   (142/7)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.088187 [NR_MAC]     142.17 Scheduling pucch reception in  142.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.088195 [PHY]   pack_ul_tti_request SFN/Slot:142.17
avril 09 13:41:16 [0m1712662876.088197 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.089517 [PHY]   pack_ul_tti_request SFN/Slot:142.18
avril 09 13:41:16 [0m1712662876.090763 [PHY]   pack_ul_tti_request SFN/Slot:142.19
avril 09 13:41:16 [0m1712662876.098793 [NR_MAC]   (142/17)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.101027 [NR_MAC]     143. 7 Scheduling pucch reception in  143. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.101036 [PHY]   pack_ul_tti_request SFN/Slot:143.7
avril 09 13:41:16 [0m1712662876.101039 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.112419 [NR_MAC]   (143/7)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.114746 [NR_MAC]     143.17 Scheduling pucch reception in  143.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.114754 [PHY]   pack_ul_tti_request SFN/Slot:143.17
avril 09 13:41:16 [0m1712662876.114757 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.115898 [PHY]   pack_ul_tti_request SFN/Slot:143.18
avril 09 13:41:16 [0m1712662876.117091 [PHY]   pack_ul_tti_request SFN/Slot:143.19
avril 09 13:41:16 [0m1712662876.124984 [NR_MAC]   (143/17)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.127628 [NR_MAC]     144. 7 Scheduling pucch reception in  144. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.127681 [PHY]   pack_ul_tti_request SFN/Slot:144.7
avril 09 13:41:16 [0m1712662876.127684 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.129965 [NR_MAC]     144. 8 Scheduling pucch reception in  144. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:16 [0m1712662876.129973 [PHY]   pack_ul_tti_request SFN/Slot:144.8
avril 09 13:41:16 [0m1712662876.129975 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:16 [0m1712662876.139292 [NR_MAC]   (144/7)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.141925 [NR_MAC]     144.17 Scheduling pucch reception in  144.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.141934 [PHY]   pack_ul_tti_request SFN/Slot:144.17
avril 09 13:41:16 [0m1712662876.141937 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.143009 [PHY]   pack_ul_tti_request SFN/Slot:144.18
avril 09 13:41:16 [0m1712662876.144188 [PHY]   pack_ul_tti_request SFN/Slot:144.19
avril 09 13:41:16 [0m1712662876.151996 [NR_MAC]   (144/17)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.154548 [NR_MAC]     145. 7 Scheduling pucch reception in  145. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.154555 [PHY]   pack_ul_tti_request SFN/Slot:145.7
avril 09 13:41:16 [0m1712662876.154558 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.165887 [NR_MAC]   (145/7)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.168110 [NR_MAC]     145.17 Scheduling pucch reception in  145.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.168118 [PHY]   pack_ul_tti_request SFN/Slot:145.17
avril 09 13:41:16 [0m1712662876.168120 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.169312 [PHY]   pack_ul_tti_request SFN/Slot:145.18
avril 09 13:41:16 [0m1712662876.170481 [PHY]   pack_ul_tti_request SFN/Slot:145.19
avril 09 13:41:16 [0m1712662876.178635 [NR_MAC]   (145/17)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.180962 [NR_MAC]     146. 7 Scheduling pucch reception in  146. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.180974 [PHY]   pack_ul_tti_request SFN/Slot:146.7
avril 09 13:41:16 [0m1712662876.180977 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.192093 [NR_MAC]   (146/7)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.194638 [NR_MAC]     146.17 Scheduling pucch reception in  146.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.194645 [PHY]   pack_ul_tti_request SFN/Slot:146.17
avril 09 13:41:16 [0m1712662876.194648 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.195790 [PHY]   pack_ul_tti_request SFN/Slot:146.18
avril 09 13:41:16 [0m1712662876.197001 [PHY]   pack_ul_tti_request SFN/Slot:146.19
avril 09 13:41:16 [0m1712662876.198130 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 147/0 
avril 09 13:41:16 [0m1712662876.204832 [NR_MAC]   (146/17)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.207285 [NR_MAC]   pucch_acknack  147. 7 Scheduling pucch reception in  147. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.207291 [PHY]   pack_ul_tti_request SFN/Slot:147.7
avril 09 13:41:16 [0m1712662876.207294 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.218756 [NR_MAC]   (147/7)uci_01->pduBitmap:3
avril 09 13:41:16 [0m1712662876.221103 [NR_MAC]     147.17 Scheduling pucch reception in  147.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.221122 [PHY]   pack_ul_tti_request SFN/Slot:147.17
avril 09 13:41:16 [0m1712662876.221125 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.222285 [PHY]   pack_ul_tti_request SFN/Slot:147.18
avril 09 13:41:16 [0m1712662876.223678 [PHY]   pack_ul_tti_request SFN/Slot:147.19
avril 09 13:41:16 [0m1712662876.231689 [NR_MAC]   (147/17)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.234058 [NR_MAC]     148. 7 Scheduling pucch reception in  148. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.234066 [PHY]   pack_ul_tti_request SFN/Slot:148.7
avril 09 13:41:16 [0m1712662876.234069 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.245499 [NR_MAC]   (148/7)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.247911 [NR_MAC]     148.17 Scheduling pucch reception in  148.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.247918 [PHY]   pack_ul_tti_request SFN/Slot:148.17
avril 09 13:41:16 [0m1712662876.247921 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.249143 [PHY]   pack_ul_tti_request SFN/Slot:148.18
avril 09 13:41:16 [0m1712662876.250294 [PHY]   pack_ul_tti_request SFN/Slot:148.19
avril 09 13:41:16 [0m1712662876.258189 [NR_MAC]   (148/17)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.260667 [NR_MAC]     149. 7 Scheduling pucch reception in  149. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.260677 [PHY]   pack_ul_tti_request SFN/Slot:149.7
avril 09 13:41:16 [0m1712662876.260680 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.271788 [NR_MAC]   (149/7)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.274290 [NR_MAC]     149.17 Scheduling pucch reception in  149.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.274310 [PHY]   pack_ul_tti_request SFN/Slot:149.17
avril 09 13:41:16 [0m1712662876.274316 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.275444 [PHY]   pack_ul_tti_request SFN/Slot:149.18
avril 09 13:41:16 [0m1712662876.276621 [PHY]   pack_ul_tti_request SFN/Slot:149.19
avril 09 13:41:16 [0m1712662876.284687 [NR_MAC]   (149/17)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.286983 [NR_MAC]     150. 7 Scheduling pucch reception in  150. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.286989 [PHY]   pack_ul_tti_request SFN/Slot:150.7
avril 09 13:41:16 [0m1712662876.286991 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.298345 [NR_MAC]   (150/7)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.301021 [NR_MAC]     150.17 Scheduling pucch reception in  150.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.301055 [PHY]   pack_ul_tti_request SFN/Slot:150.17
avril 09 13:41:16 [0m1712662876.301062 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.302165 [PHY]   pack_ul_tti_request SFN/Slot:150.18
avril 09 13:41:16 [0m1712662876.303554 [PHY]   pack_ul_tti_request SFN/Slot:150.19
avril 09 13:41:16 [0m1712662876.311381 [NR_MAC]   (150/17)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.313916 [NR_MAC]     151. 7 Scheduling pucch reception in  151. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.313924 [PHY]   pack_ul_tti_request SFN/Slot:151.7
avril 09 13:41:16 [0m1712662876.313927 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.325263 [NR_MAC]   (151/7)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.327751 [NR_MAC]     151.17 Scheduling pucch reception in  151.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.327759 [PHY]   pack_ul_tti_request SFN/Slot:151.17
avril 09 13:41:16 [0m1712662876.327762 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.328880 [PHY]   pack_ul_tti_request SFN/Slot:151.18
avril 09 13:41:16 [0m1712662876.330112 [PHY]   pack_ul_tti_request SFN/Slot:151.19
avril 09 13:41:16 [0m1712662876.338039 [NR_MAC]   (151/17)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.340504 [NR_MAC]     152. 7 Scheduling pucch reception in  152. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.340514 [PHY]   pack_ul_tti_request SFN/Slot:152.7
avril 09 13:41:16 [0m1712662876.340518 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.342833 [NR_MAC]     152. 8 Scheduling pucch reception in  152. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:16 [0m1712662876.342847 [PHY]   pack_ul_tti_request SFN/Slot:152.8
avril 09 13:41:16 [0m1712662876.342850 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:16 [0m1712662876.352000 [NR_MAC]   (152/7)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.354386 [NR_MAC]     152.17 Scheduling pucch reception in  152.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.354393 [PHY]   pack_ul_tti_request SFN/Slot:152.17
avril 09 13:41:16 [0m1712662876.354395 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.355614 [PHY]   pack_ul_tti_request SFN/Slot:152.18
avril 09 13:41:16 [0m1712662876.356814 [PHY]   pack_ul_tti_request SFN/Slot:152.19
avril 09 13:41:16 [0m1712662876.364508 [NR_MAC]   (152/17)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.366909 [NR_MAC]     153. 7 Scheduling pucch reception in  153. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.366918 [PHY]   pack_ul_tti_request SFN/Slot:153.7
avril 09 13:41:16 [0m1712662876.366921 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.377855 [NR_MAC]   (153/7)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.380160 [NR_MAC]     153.17 Scheduling pucch reception in  153.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.380167 [PHY]   pack_ul_tti_request SFN/Slot:153.17
avril 09 13:41:16 [0m1712662876.380169 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.381456 [PHY]   pack_ul_tti_request SFN/Slot:153.18
avril 09 13:41:16 [0m1712662876.382676 [PHY]   pack_ul_tti_request SFN/Slot:153.19
avril 09 13:41:16 [0m1712662876.390330 [NR_MAC]   (153/17)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.392926 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 154/7 
avril 09 13:41:16 [0m1712662876.392932 [NR_MAC]     154. 7 Scheduling pucch reception in  154. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.392951 [PHY]   pack_ul_tti_request SFN/Slot:154.7
avril 09 13:41:16 [0m1712662876.392954 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.397756 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 154/10 
avril 09 13:41:16 [0m1712662876.404103 [NR_MAC]   (154/7)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.406748 [NR_MAC]   pucch_acknack  154.17 Scheduling pucch reception in  154.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.406773 [PHY]   pack_ul_tti_request SFN/Slot:154.17
avril 09 13:41:16 [0m1712662876.406776 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.407893 [PHY]   pack_ul_tti_request SFN/Slot:154.18
avril 09 13:41:16 [0m1712662876.409095 [PHY]   pack_ul_tti_request SFN/Slot:154.19
avril 09 13:41:16 [0m1712662876.417055 [NR_MAC]   (154/17)uci_01->pduBitmap:3
avril 09 13:41:16 [0m1712662876.419685 [NR_MAC]     155. 7 Scheduling pucch reception in  155. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.419725 [PHY]   pack_ul_tti_request SFN/Slot:155.7
avril 09 13:41:16 [0m1712662876.419740 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.431003 [NR_MAC]   (155/7)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.433462 [NR_MAC]     155.17 Scheduling pucch reception in  155.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.433468 [PHY]   pack_ul_tti_request SFN/Slot:155.17
avril 09 13:41:16 [0m1712662876.433471 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.434671 [PHY]   pack_ul_tti_request SFN/Slot:155.18
avril 09 13:41:16 [0m1712662876.435973 [PHY]   pack_ul_tti_request SFN/Slot:155.19
avril 09 13:41:16 [0m1712662876.443888 [NR_MAC]   (155/17)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.446321 [NR_MAC]     156. 7 Scheduling pucch reception in  156. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.446328 [PHY]   pack_ul_tti_request SFN/Slot:156.7
avril 09 13:41:16 [0m1712662876.446330 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.457806 [NR_MAC]   (156/7)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.460135 [NR_MAC]     156.17 Scheduling pucch reception in  156.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.460140 [PHY]   pack_ul_tti_request SFN/Slot:156.17
avril 09 13:41:16 [0m1712662876.460142 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.461318 [PHY]   pack_ul_tti_request SFN/Slot:156.18
avril 09 13:41:16 [0m1712662876.462649 [PHY]   pack_ul_tti_request SFN/Slot:156.19
avril 09 13:41:16 [0m1712662876.463943 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 157/0 
avril 09 13:41:16 [0m1712662876.470785 [NR_MAC]   (156/17)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.473123 [NR_MAC]   pucch_acknack  157. 7 Scheduling pucch reception in  157. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.473131 [PHY]   pack_ul_tti_request SFN/Slot:157.7
avril 09 13:41:16 [0m1712662876.473153 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.484362 [NR_MAC]   (157/7)uci_01->pduBitmap:3
avril 09 13:41:16 [0m1712662876.486987 [NR_MAC]     157.17 Scheduling pucch reception in  157.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.486995 [PHY]   pack_ul_tti_request SFN/Slot:157.17
avril 09 13:41:16 [0m1712662876.486998 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.488032 [PHY]   pack_ul_tti_request SFN/Slot:157.18
avril 09 13:41:16 [0m1712662876.489296 [PHY]   pack_ul_tti_request SFN/Slot:157.19
avril 09 13:41:16 [0m1712662876.497368 [NR_MAC]   (157/17)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.499864 [NR_MAC]     158. 7 Scheduling pucch reception in  158. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.499872 [PHY]   pack_ul_tti_request SFN/Slot:158.7
avril 09 13:41:16 [0m1712662876.499876 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.511181 [NR_MAC]   (158/7)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.513777 [NR_MAC]     158.17 Scheduling pucch reception in  158.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.513787 [PHY]   pack_ul_tti_request SFN/Slot:158.17
avril 09 13:41:16 [0m1712662876.513790 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.515015 [PHY]   pack_ul_tti_request SFN/Slot:158.18
avril 09 13:41:16 [0m1712662876.516080 [PHY]   pack_ul_tti_request SFN/Slot:158.19
avril 09 13:41:16 [0m1712662876.523944 [NR_MAC]   (158/17)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.526340 [NR_MAC]     159. 7 Scheduling pucch reception in  159. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.526348 [PHY]   pack_ul_tti_request SFN/Slot:159.7
avril 09 13:41:16 [0m1712662876.526351 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.537787 [NR_MAC]   (159/7)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.540005 [NR_MAC]     159.17 Scheduling pucch reception in  159.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.540011 [PHY]   pack_ul_tti_request SFN/Slot:159.17
avril 09 13:41:16 [0m1712662876.540013 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.541269 [PHY]   pack_ul_tti_request SFN/Slot:159.18
avril 09 13:41:16 [0m1712662876.542507 [PHY]   pack_ul_tti_request SFN/Slot:159.19
avril 09 13:41:16 [0m1712662876.550306 [NR_MAC]   (159/17)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.552983 [NR_MAC]     160. 7 Scheduling pucch reception in  160. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.552991 [PHY]   pack_ul_tti_request SFN/Slot:160.7
avril 09 13:41:16 [0m1712662876.552998 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.555128 [NR_MAC]     160. 8 Scheduling pucch reception in  160. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:16 [0m1712662876.555133 [PHY]   pack_ul_tti_request SFN/Slot:160.8
avril 09 13:41:16 [0m1712662876.555134 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:16 [0m1712662876.564694 [NR_MAC]   (160/7)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.566994 [NR_MAC]     160.17 Scheduling pucch reception in  160.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.567004 [PHY]   pack_ul_tti_request SFN/Slot:160.17
avril 09 13:41:16 [0m1712662876.567006 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.568139 [PHY]   pack_ul_tti_request SFN/Slot:160.18
avril 09 13:41:16 [0m1712662876.569446 [PHY]   pack_ul_tti_request SFN/Slot:160.19
avril 09 13:41:16 [0m1712662876.577234 [NR_MAC]   (160/17)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.579870 [NR_MAC]     161. 7 Scheduling pucch reception in  161. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.579877 [PHY]   pack_ul_tti_request SFN/Slot:161.7
avril 09 13:41:16 [0m1712662876.579878 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.591586 [NR_MAC]   (161/7)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.594009 [NR_MAC]     161.17 Scheduling pucch reception in  161.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.594014 [PHY]   pack_ul_tti_request SFN/Slot:161.17
avril 09 13:41:16 [0m1712662876.594016 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.595215 [PHY]   pack_ul_tti_request SFN/Slot:161.18
avril 09 13:41:16 [0m1712662876.596481 [PHY]   pack_ul_tti_request SFN/Slot:161.19
avril 09 13:41:16 [0m1712662876.604152 [NR_MAC]   (161/17)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.606853 [NR_MAC]     162. 7 Scheduling pucch reception in  162. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.606859 [PHY]   pack_ul_tti_request SFN/Slot:162.7
avril 09 13:41:16 [0m1712662876.606861 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.618600 [NR_MAC]   (162/7)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.621007 [NR_MAC]     162.17 Scheduling pucch reception in  162.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.621012 [PHY]   pack_ul_tti_request SFN/Slot:162.17
avril 09 13:41:16 [0m1712662876.621014 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.622128 [PHY]   pack_ul_tti_request SFN/Slot:162.18
avril 09 13:41:16 [0m1712662876.623438 [PHY]   pack_ul_tti_request SFN/Slot:162.19
avril 09 13:41:16 [0m1712662876.631323 [NR_MAC]   (162/17)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.633725 [NR_MAC]     163. 7 Scheduling pucch reception in  163. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.633735 [PHY]   pack_ul_tti_request SFN/Slot:163.7
avril 09 13:41:16 [0m1712662876.633737 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.645320 [NR_MAC]   (163/7)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.647733 [NR_MAC]     163.17 Scheduling pucch reception in  163.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.647756 [PHY]   pack_ul_tti_request SFN/Slot:163.17
avril 09 13:41:16 [0m1712662876.647757 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.649025 [PHY]   pack_ul_tti_request SFN/Slot:163.18
avril 09 13:41:16 [0m1712662876.650168 [PHY]   pack_ul_tti_request SFN/Slot:163.19
avril 09 13:41:16 [0m1712662876.658051 [NR_MAC]   (163/17)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.660576 [NR_MAC]     164. 7 Scheduling pucch reception in  164. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.660585 [PHY]   pack_ul_tti_request SFN/Slot:164.7
avril 09 13:41:16 [0m1712662876.660587 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.671945 [NR_MAC]   (164/7)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.674384 [NR_MAC]     164.17 Scheduling pucch reception in  164.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.674391 [PHY]   pack_ul_tti_request SFN/Slot:164.17
avril 09 13:41:16 [0m1712662876.674394 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.675565 [PHY]   pack_ul_tti_request SFN/Slot:164.18
avril 09 13:41:16 [0m1712662876.676791 [PHY]   pack_ul_tti_request SFN/Slot:164.19
avril 09 13:41:16 [0m1712662876.684764 [NR_MAC]   (164/17)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.687145 [NR_MAC]     165. 7 Scheduling pucch reception in  165. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.687159 [PHY]   pack_ul_tti_request SFN/Slot:165.7
avril 09 13:41:16 [0m1712662876.687166 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.698356 [NR_MAC]   (165/7)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.700707 [NR_MAC]     165.17 Scheduling pucch reception in  165.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.700716 [PHY]   pack_ul_tti_request SFN/Slot:165.17
avril 09 13:41:16 [0m1712662876.700718 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.701989 [PHY]   pack_ul_tti_request SFN/Slot:165.18
avril 09 13:41:16 [0m1712662876.703271 [PHY]   pack_ul_tti_request SFN/Slot:165.19
avril 09 13:41:16 [0m1712662876.711263 [NR_MAC]   (165/17)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.714119 [NR_MAC]     166. 7 Scheduling pucch reception in  166. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.714125 [PHY]   pack_ul_tti_request SFN/Slot:166.7
avril 09 13:41:16 [0m1712662876.714126 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.725253 [NR_MAC]   (166/7)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.727731 [NR_MAC]     166.17 Scheduling pucch reception in  166.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.727761 [PHY]   pack_ul_tti_request SFN/Slot:166.17
avril 09 13:41:16 [0m1712662876.727770 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.728959 [PHY]   pack_ul_tti_request SFN/Slot:166.18
avril 09 13:41:16 [0m1712662876.730133 [PHY]   pack_ul_tti_request SFN/Slot:166.19
avril 09 13:41:16 [0m1712662876.731347 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 167/0 
avril 09 13:41:16 [0m1712662876.737983 [NR_MAC]   (166/17)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.740400 [NR_MAC]   pucch_acknack  167. 7 Scheduling pucch reception in  167. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.740421 [PHY]   pack_ul_tti_request SFN/Slot:167.7
avril 09 13:41:16 [0m1712662876.740430 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.751870 [NR_MAC]   (167/7)uci_01->pduBitmap:3
avril 09 13:41:16 [0m1712662876.754166 [NR_MAC]     167.17 Scheduling pucch reception in  167.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.754213 [PHY]   pack_ul_tti_request SFN/Slot:167.17
avril 09 13:41:16 [0m1712662876.754225 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.755361 [PHY]   pack_ul_tti_request SFN/Slot:167.18
avril 09 13:41:16 [0m1712662876.756506 [PHY]   pack_ul_tti_request SFN/Slot:167.19
avril 09 13:41:16 [0m1712662876.764492 [NR_MAC]   (167/17)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.767006 [NR_MAC]     168. 7 Scheduling pucch reception in  168. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.767010 [PHY]   pack_ul_tti_request SFN/Slot:168.7
avril 09 13:41:16 [0m1712662876.767012 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.769030 [NR_MAC]     168. 8 Scheduling pucch reception in  168. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:16 [0m1712662876.769043 [PHY]   pack_ul_tti_request SFN/Slot:168.8
avril 09 13:41:16 [0m1712662876.769045 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:16 [0m1712662876.778278 [NR_MAC]   (168/7)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.780900 [NR_MAC]     168.17 Scheduling pucch reception in  168.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.780905 [PHY]   pack_ul_tti_request SFN/Slot:168.17
avril 09 13:41:16 [0m1712662876.780906 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.781998 [PHY]   pack_ul_tti_request SFN/Slot:168.18
avril 09 13:41:16 [0m1712662876.783277 [PHY]   pack_ul_tti_request SFN/Slot:168.19
avril 09 13:41:16 [0m1712662876.791100 [NR_MAC]   (168/17)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.793653 [NR_MAC]     169. 7 Scheduling pucch reception in  169. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.793690 [PHY]   pack_ul_tti_request SFN/Slot:169.7
avril 09 13:41:16 [0m1712662876.793691 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.804921 [NR_MAC]   (169/7)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.807183 [NR_MAC]     169.17 Scheduling pucch reception in  169.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.807188 [PHY]   pack_ul_tti_request SFN/Slot:169.17
avril 09 13:41:16 [0m1712662876.807190 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.808387 [PHY]   pack_ul_tti_request SFN/Slot:169.18
avril 09 13:41:16 [0m1712662876.809770 [PHY]   pack_ul_tti_request SFN/Slot:169.19
avril 09 13:41:16 [0m1712662876.817548 [NR_MAC]   (169/17)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.819969 [NR_MAC]     170. 7 Scheduling pucch reception in  170. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.819974 [PHY]   pack_ul_tti_request SFN/Slot:170.7
avril 09 13:41:16 [0m1712662876.819977 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.831385 [NR_MAC]   (170/7)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.833919 [NR_MAC]     170.17 Scheduling pucch reception in  170.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.833929 [PHY]   pack_ul_tti_request SFN/Slot:170.17
avril 09 13:41:16 [0m1712662876.833931 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.835070 [PHY]   pack_ul_tti_request SFN/Slot:170.18
avril 09 13:41:16 [0m1712662876.836214 [PHY]   pack_ul_tti_request SFN/Slot:170.19
avril 09 13:41:16 [0m1712662876.843981 [NR_MAC]   (170/17)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.846552 [NR_MAC]     171. 7 Scheduling pucch reception in  171. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.846570 [PHY]   pack_ul_tti_request SFN/Slot:171.7
avril 09 13:41:16 [0m1712662876.846574 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.857761 [NR_MAC]   (171/7)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.860104 [NR_MAC]     171.17 Scheduling pucch reception in  171.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.860111 [PHY]   pack_ul_tti_request SFN/Slot:171.17
avril 09 13:41:16 [0m1712662876.860115 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.861357 [PHY]   pack_ul_tti_request SFN/Slot:171.18
avril 09 13:41:16 [0m1712662876.862521 [PHY]   pack_ul_tti_request SFN/Slot:171.19
avril 09 13:41:16 [0m1712662876.869996 [NR_MAC]   (171/17)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.872529 [NR_MAC]     172. 7 Scheduling pucch reception in  172. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.872541 [PHY]   pack_ul_tti_request SFN/Slot:172.7
avril 09 13:41:16 [0m1712662876.872545 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.883198 [NR_MAC]   (172/7)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.885728 [NR_MAC]     172.17 Scheduling pucch reception in  172.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.885737 [PHY]   pack_ul_tti_request SFN/Slot:172.17
avril 09 13:41:16 [0m1712662876.885739 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.886991 [PHY]   pack_ul_tti_request SFN/Slot:172.18
avril 09 13:41:16 [0m1712662876.888265 [PHY]   pack_ul_tti_request SFN/Slot:172.19
avril 09 13:41:16 [0m1712662876.895895 [NR_MAC]   (172/17)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.898107 [NR_MAC]     173. 7 Scheduling pucch reception in  173. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.898117 [PHY]   pack_ul_tti_request SFN/Slot:173.7
avril 09 13:41:16 [0m1712662876.898121 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.909136 [NR_MAC]   (173/7)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.911702 [NR_MAC]     173.17 Scheduling pucch reception in  173.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.911748 [PHY]   pack_ul_tti_request SFN/Slot:173.17
avril 09 13:41:16 [0m1712662876.911764 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.913025 [PHY]   pack_ul_tti_request SFN/Slot:173.18
avril 09 13:41:16 [0m1712662876.914255 [PHY]   pack_ul_tti_request SFN/Slot:173.19
avril 09 13:41:16 [0m1712662876.922402 [NR_MAC]   (173/17)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.924993 [NR_MAC]     174. 7 Scheduling pucch reception in  174. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.925005 [PHY]   pack_ul_tti_request SFN/Slot:174.7
avril 09 13:41:16 [0m1712662876.925008 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.936530 [NR_MAC]   (174/7)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.938972 [NR_MAC]     174.17 Scheduling pucch reception in  174.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.938980 [PHY]   pack_ul_tti_request SFN/Slot:174.17
avril 09 13:41:16 [0m1712662876.938982 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.940107 [PHY]   pack_ul_tti_request SFN/Slot:174.18
avril 09 13:41:16 [0m1712662876.941271 [PHY]   pack_ul_tti_request SFN/Slot:174.19
avril 09 13:41:16 [0m1712662876.949062 [NR_MAC]   (174/17)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.951406 [NR_MAC]     175. 7 Scheduling pucch reception in  175. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.951417 [PHY]   pack_ul_tti_request SFN/Slot:175.7
avril 09 13:41:16 [0m1712662876.951420 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.962424 [NR_MAC]   (175/7)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.964888 [NR_MAC]     175.17 Scheduling pucch reception in  175.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.964896 [PHY]   pack_ul_tti_request SFN/Slot:175.17
avril 09 13:41:16 [0m1712662876.964899 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.966060 [PHY]   pack_ul_tti_request SFN/Slot:175.18
avril 09 13:41:16 [0m1712662876.967332 [PHY]   pack_ul_tti_request SFN/Slot:175.19
avril 09 13:41:16 [0m1712662876.975303 [NR_MAC]   (175/17)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.977761 [NR_MAC]     176. 7 Scheduling pucch reception in  176. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.977768 [PHY]   pack_ul_tti_request SFN/Slot:176.7
avril 09 13:41:16 [0m1712662876.977770 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.979885 [NR_MAC]     176. 8 Scheduling pucch reception in  176. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:16 [0m1712662876.979892 [PHY]   pack_ul_tti_request SFN/Slot:176.8
avril 09 13:41:16 [0m1712662876.979894 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:16 [0m1712662876.989067 [NR_MAC]   (176/7)uci_01->pduBitmap:1
avril 09 13:41:16 [0m1712662876.991373 [NR_MAC]     176.17 Scheduling pucch reception in  176.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:16 [0m1712662876.991381 [PHY]   pack_ul_tti_request SFN/Slot:176.17
avril 09 13:41:16 [0m1712662876.991383 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:16 [0m1712662876.992590 [PHY]   pack_ul_tti_request SFN/Slot:176.18
avril 09 13:41:16 [0m1712662876.993854 [PHY]   pack_ul_tti_request SFN/Slot:176.19
avril 09 13:41:16 [0m1712662876.994978 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 177/0 
avril 09 13:41:16 [0m1712662877.001894 [NR_MAC]   (176/17)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.004413 [NR_MAC]   pucch_acknack  177. 7 Scheduling pucch reception in  177. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.004425 [PHY]   pack_ul_tti_request SFN/Slot:177.7
avril 09 13:41:17 [0m1712662877.004437 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.015990 [NR_MAC]   (177/7)uci_01->pduBitmap:3
avril 09 13:41:17 [0m1712662877.018971 [NR_MAC]     177.17 Scheduling pucch reception in  177.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.018991 [PHY]   pack_ul_tti_request SFN/Slot:177.17
avril 09 13:41:17 [0m1712662877.018993 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.022020 [PHY]   pack_ul_tti_request SFN/Slot:177.18
avril 09 13:41:17 [0m1712662877.023154 [PHY]   pack_ul_tti_request SFN/Slot:177.19
avril 09 13:41:17 [0m1712662877.031280 [NR_MAC]   (177/17)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.033766 [NR_MAC]     178. 7 Scheduling pucch reception in  178. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.033779 [PHY]   pack_ul_tti_request SFN/Slot:178.7
avril 09 13:41:17 [0m1712662877.033783 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.045255 [NR_MAC]   (178/7)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.047948 [NR_MAC]     178.17 Scheduling pucch reception in  178.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.047956 [PHY]   pack_ul_tti_request SFN/Slot:178.17
avril 09 13:41:17 [0m1712662877.047958 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.048975 [PHY]   pack_ul_tti_request SFN/Slot:178.18
avril 09 13:41:17 [0m1712662877.050214 [PHY]   pack_ul_tti_request SFN/Slot:178.19
avril 09 13:41:17 [0m1712662877.058125 [NR_MAC]   (178/17)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.060661 [NR_MAC]     179. 7 Scheduling pucch reception in  179. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.060699 [PHY]   pack_ul_tti_request SFN/Slot:179.7
avril 09 13:41:17 [0m1712662877.060714 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.071899 [NR_MAC]   (179/7)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.074093 [NR_MAC]     179.17 Scheduling pucch reception in  179.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.074098 [PHY]   pack_ul_tti_request SFN/Slot:179.17
avril 09 13:41:17 [0m1712662877.074099 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.075409 [PHY]   pack_ul_tti_request SFN/Slot:179.18
avril 09 13:41:17 [0m1712662877.076685 [PHY]   pack_ul_tti_request SFN/Slot:179.19
avril 09 13:41:17 [0m1712662877.084595 [NR_MAC]   (179/17)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.086941 [NR_MAC]     180. 7 Scheduling pucch reception in  180. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.086948 [PHY]   pack_ul_tti_request SFN/Slot:180.7
avril 09 13:41:17 [0m1712662877.086950 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.098556 [NR_MAC]   (180/7)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.100867 [NR_MAC]     180.17 Scheduling pucch reception in  180.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.100874 [PHY]   pack_ul_tti_request SFN/Slot:180.17
avril 09 13:41:17 [0m1712662877.100876 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.101984 [PHY]   pack_ul_tti_request SFN/Slot:180.18
avril 09 13:41:17 [0m1712662877.103360 [PHY]   pack_ul_tti_request SFN/Slot:180.19
avril 09 13:41:17 [0m1712662877.111080 [NR_MAC]   (180/17)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.113515 [NR_MAC]     181. 7 Scheduling pucch reception in  181. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.113524 [PHY]   pack_ul_tti_request SFN/Slot:181.7
avril 09 13:41:17 [0m1712662877.113527 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.124695 [NR_MAC]   (181/7)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.127002 [NR_MAC]     181.17 Scheduling pucch reception in  181.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.127010 [PHY]   pack_ul_tti_request SFN/Slot:181.17
avril 09 13:41:17 [0m1712662877.127012 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.128076 [PHY]   pack_ul_tti_request SFN/Slot:181.18
avril 09 13:41:17 [0m1712662877.129262 [PHY]   pack_ul_tti_request SFN/Slot:181.19
avril 09 13:41:17 [0m1712662877.143560 [NR_MAC]   (181/17)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.149204 [NR_MAC]     182. 7 Scheduling pucch reception in  182. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.149215 [PHY]   pack_ul_tti_request SFN/Slot:182.7
avril 09 13:41:17 [0m1712662877.149218 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.167387 [NR_MAC]   (182/7)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.169714 [NR_MAC]     182.17 Scheduling pucch reception in  182.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.169725 [PHY]   pack_ul_tti_request SFN/Slot:182.17
avril 09 13:41:17 [0m1712662877.169728 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.173869 [PHY]   pack_ul_tti_request SFN/Slot:182.18
avril 09 13:41:17 [0m1712662877.174937 [PHY]   pack_ul_tti_request SFN/Slot:182.19
avril 09 13:41:17 [0m1712662877.187051 [NR_MAC]   (182/17)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.192447 [NR_MAC]     183. 7 Scheduling pucch reception in  183. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.192456 [PHY]   pack_ul_tti_request SFN/Slot:183.7
avril 09 13:41:17 [0m1712662877.192458 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.202291 [NR_MAC]   (183/7)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.204546 [NR_MAC]     183.17 Scheduling pucch reception in  183.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.204551 [PHY]   pack_ul_tti_request SFN/Slot:183.17
avril 09 13:41:17 [0m1712662877.204552 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.205671 [PHY]   pack_ul_tti_request SFN/Slot:183.18
avril 09 13:41:17 [0m1712662877.206776 [PHY]   pack_ul_tti_request SFN/Slot:183.19
avril 09 13:41:17 [0m1712662877.213138 [NR_MAC]   (183/17)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.215389 [NR_MAC]     184. 7 Scheduling pucch reception in  184. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.215408 [PHY]   pack_ul_tti_request SFN/Slot:184.7
avril 09 13:41:17 [0m1712662877.215410 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.217503 [NR_MAC]     184. 8 Scheduling pucch reception in  184. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:17 [0m1712662877.217508 [PHY]   pack_ul_tti_request SFN/Slot:184.8
avril 09 13:41:17 [0m1712662877.217509 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:17 [0m1712662877.226311 [NR_MAC]   (184/7)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.228841 [NR_MAC]     184.17 Scheduling pucch reception in  184.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.228855 [PHY]   pack_ul_tti_request SFN/Slot:184.17
avril 09 13:41:17 [0m1712662877.228867 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.229937 [PHY]   pack_ul_tti_request SFN/Slot:184.18
avril 09 13:41:17 [0m1712662877.231368 [PHY]   pack_ul_tti_request SFN/Slot:184.19
avril 09 13:41:17 [0m1712662877.239224 [NR_MAC]   (184/17)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.241899 [NR_MAC]     185. 7 Scheduling pucch reception in  185. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.241909 [PHY]   pack_ul_tti_request SFN/Slot:185.7
avril 09 13:41:17 [0m1712662877.241911 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.253235 [NR_MAC]   (185/7)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.255792 [NR_MAC]     185.17 Scheduling pucch reception in  185.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.255800 [PHY]   pack_ul_tti_request SFN/Slot:185.17
avril 09 13:41:17 [0m1712662877.255803 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.256973 [PHY]   pack_ul_tti_request SFN/Slot:185.18
avril 09 13:41:17 [0m1712662877.258158 [PHY]   pack_ul_tti_request SFN/Slot:185.19
avril 09 13:41:17 [0m1712662877.266215 [NR_MAC]   (185/17)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.268769 [NR_MAC]     186. 7 Scheduling pucch reception in  186. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.268781 [PHY]   pack_ul_tti_request SFN/Slot:186.7
avril 09 13:41:17 [0m1712662877.268783 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.279982 [NR_MAC]   (186/7)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.282601 [NR_MAC]     186.17 Scheduling pucch reception in  186.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.282610 [PHY]   pack_ul_tti_request SFN/Slot:186.17
avril 09 13:41:17 [0m1712662877.282613 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.283769 [PHY]   pack_ul_tti_request SFN/Slot:186.18
avril 09 13:41:17 [0m1712662877.284962 [PHY]   pack_ul_tti_request SFN/Slot:186.19
avril 09 13:41:17 [0m1712662877.286135 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 187/0 
avril 09 13:41:17 [0m1712662877.292884 [NR_MAC]   (186/17)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.295057 [NR_MAC]   pucch_acknack  187. 7 Scheduling pucch reception in  187. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.295067 [PHY]   pack_ul_tti_request SFN/Slot:187.7
avril 09 13:41:17 [0m1712662877.295070 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.306008 [NR_MAC]   (187/7)uci_01->pduBitmap:3
avril 09 13:41:17 [0m1712662877.308524 [NR_MAC]     187.17 Scheduling pucch reception in  187.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.308533 [PHY]   pack_ul_tti_request SFN/Slot:187.17
avril 09 13:41:17 [0m1712662877.308536 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.309775 [PHY]   pack_ul_tti_request SFN/Slot:187.18
avril 09 13:41:17 [0m1712662877.311124 [PHY]   pack_ul_tti_request SFN/Slot:187.19
avril 09 13:41:17 [0m1712662877.319052 [NR_MAC]   (187/17)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.321660 [NR_MAC]     188. 7 Scheduling pucch reception in  188. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.321669 [PHY]   pack_ul_tti_request SFN/Slot:188.7
avril 09 13:41:17 [0m1712662877.321672 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.332718 [NR_MAC]   (188/7)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.335027 [NR_MAC]     188.17 Scheduling pucch reception in  188.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.335035 [PHY]   pack_ul_tti_request SFN/Slot:188.17
avril 09 13:41:17 [0m1712662877.335037 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.336151 [PHY]   pack_ul_tti_request SFN/Slot:188.18
avril 09 13:41:17 [0m1712662877.337557 [PHY]   pack_ul_tti_request SFN/Slot:188.19
avril 09 13:41:17 [0m1712662877.345122 [NR_MAC]   (188/17)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.347617 [NR_MAC]     189. 7 Scheduling pucch reception in  189. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.347633 [PHY]   pack_ul_tti_request SFN/Slot:189.7
avril 09 13:41:17 [0m1712662877.347638 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.358840 [NR_MAC]   (189/7)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.361267 [NR_MAC]     189.17 Scheduling pucch reception in  189.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.361275 [PHY]   pack_ul_tti_request SFN/Slot:189.17
avril 09 13:41:17 [0m1712662877.361277 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.362516 [PHY]   pack_ul_tti_request SFN/Slot:189.18
avril 09 13:41:17 [0m1712662877.363643 [PHY]   pack_ul_tti_request SFN/Slot:189.19
avril 09 13:41:17 [0m1712662877.371136 [NR_MAC]   (189/17)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.373732 [NR_MAC]     190. 7 Scheduling pucch reception in  190. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.373741 [PHY]   pack_ul_tti_request SFN/Slot:190.7
avril 09 13:41:17 [0m1712662877.373744 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.384578 [NR_MAC]   (190/7)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.386980 [NR_MAC]     190.17 Scheduling pucch reception in  190.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.386987 [PHY]   pack_ul_tti_request SFN/Slot:190.17
avril 09 13:41:17 [0m1712662877.386990 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.388017 [PHY]   pack_ul_tti_request SFN/Slot:190.18
avril 09 13:41:17 [0m1712662877.389146 [PHY]   pack_ul_tti_request SFN/Slot:190.19
avril 09 13:41:17 [0m1712662877.396853 [NR_MAC]   (190/17)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.398218 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 191/6 
avril 09 13:41:17 [0m1712662877.399225 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 191/7 
avril 09 13:41:17 [0m1712662877.399240 [NR_MAC]     191. 7 Scheduling pucch reception in  191. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.399254 [PHY]   pack_ul_tti_request SFN/Slot:191.7
avril 09 13:41:17 [0m1712662877.399257 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.410515 [NR_MAC]   (191/7)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.412987 [NR_MAC]   pucch_acknack  191.17 Scheduling pucch reception in  191.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.412995 [PHY]   pack_ul_tti_request SFN/Slot:191.17
avril 09 13:41:17 [0m1712662877.412999 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.414225 [PHY]   pack_ul_tti_request SFN/Slot:191.18
avril 09 13:41:17 [0m1712662877.415324 [PHY]   pack_ul_tti_request SFN/Slot:191.19
avril 09 13:41:17 [0m1712662877.423142 [NR_MAC]   (191/17)uci_01->pduBitmap:3
avril 09 13:41:17 [0m1712662877.425545 [NR_MAC]     192. 7 Scheduling pucch reception in  192. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.425572 [PHY]   pack_ul_tti_request SFN/Slot:192.7
avril 09 13:41:17 [0m1712662877.425576 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.427889 [NR_MAC]     192. 8 Scheduling pucch reception in  192. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:17 [0m1712662877.427895 [PHY]   pack_ul_tti_request SFN/Slot:192.8
avril 09 13:41:17 [0m1712662877.427897 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:17 [0m1712662877.436896 [NR_MAC]   (192/7)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.439186 [NR_MAC]     192.17 Scheduling pucch reception in  192.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.439195 [PHY]   pack_ul_tti_request SFN/Slot:192.17
avril 09 13:41:17 [0m1712662877.439197 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.440173 [PHY]   pack_ul_tti_request SFN/Slot:192.18
avril 09 13:41:17 [0m1712662877.441421 [PHY]   pack_ul_tti_request SFN/Slot:192.19
avril 09 13:41:17 [0m1712662877.449369 [NR_MAC]   (192/17)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.451946 [NR_MAC]     193. 7 Scheduling pucch reception in  193. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.451955 [PHY]   pack_ul_tti_request SFN/Slot:193.7
avril 09 13:41:17 [0m1712662877.451959 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.462796 [NR_MAC]   (193/7)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.465056 [NR_MAC]     193.17 Scheduling pucch reception in  193.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.465062 [PHY]   pack_ul_tti_request SFN/Slot:193.17
avril 09 13:41:17 [0m1712662877.465064 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.466156 [PHY]   pack_ul_tti_request SFN/Slot:193.18
avril 09 13:41:17 [0m1712662877.467512 [PHY]   pack_ul_tti_request SFN/Slot:193.19
avril 09 13:41:17 [0m1712662877.475191 [NR_MAC]   (193/17)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.477731 [NR_MAC]     194. 7 Scheduling pucch reception in  194. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.477749 [PHY]   pack_ul_tti_request SFN/Slot:194.7
avril 09 13:41:17 [0m1712662877.477752 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.488755 [NR_MAC]   (194/7)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.490938 [NR_MAC]     194.17 Scheduling pucch reception in  194.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.490946 [PHY]   pack_ul_tti_request SFN/Slot:194.17
avril 09 13:41:17 [0m1712662877.490948 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.492048 [PHY]   pack_ul_tti_request SFN/Slot:194.18
avril 09 13:41:17 [0m1712662877.493312 [PHY]   pack_ul_tti_request SFN/Slot:194.19
avril 09 13:41:17 [0m1712662877.501121 [NR_MAC]   (194/17)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.503625 [NR_MAC]     195. 7 Scheduling pucch reception in  195. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.503640 [PHY]   pack_ul_tti_request SFN/Slot:195.7
avril 09 13:41:17 [0m1712662877.503643 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.514563 [NR_MAC]   (195/7)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.516908 [NR_MAC]     195.17 Scheduling pucch reception in  195.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.516919 [PHY]   pack_ul_tti_request SFN/Slot:195.17
avril 09 13:41:17 [0m1712662877.516921 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.517976 [PHY]   pack_ul_tti_request SFN/Slot:195.18
avril 09 13:41:17 [0m1712662877.519189 [PHY]   pack_ul_tti_request SFN/Slot:195.19
avril 09 13:41:17 [0m1712662877.527083 [NR_MAC]   (195/17)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.529508 [NR_MAC]     196. 7 Scheduling pucch reception in  196. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.529516 [PHY]   pack_ul_tti_request SFN/Slot:196.7
avril 09 13:41:17 [0m1712662877.529518 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.540414 [NR_MAC]   (196/7)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.542899 [NR_MAC]     196.17 Scheduling pucch reception in  196.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.542905 [PHY]   pack_ul_tti_request SFN/Slot:196.17
avril 09 13:41:17 [0m1712662877.542906 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.543948 [PHY]   pack_ul_tti_request SFN/Slot:196.18
avril 09 13:41:17 [0m1712662877.545192 [PHY]   pack_ul_tti_request SFN/Slot:196.19
avril 09 13:41:17 [0m1712662877.546570 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 197/0 
avril 09 13:41:17 [0m1712662877.553142 [NR_MAC]   (196/17)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.555640 [NR_MAC]   pucch_acknack  197. 7 Scheduling pucch reception in  197. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.555681 [PHY]   pack_ul_tti_request SFN/Slot:197.7
avril 09 13:41:17 [0m1712662877.555699 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.566821 [NR_MAC]   (197/7)uci_01->pduBitmap:3
avril 09 13:41:17 [0m1712662877.569024 [NR_MAC]     197.17 Scheduling pucch reception in  197.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.569031 [PHY]   pack_ul_tti_request SFN/Slot:197.17
avril 09 13:41:17 [0m1712662877.569037 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.570161 [PHY]   pack_ul_tti_request SFN/Slot:197.18
avril 09 13:41:17 [0m1712662877.571423 [PHY]   pack_ul_tti_request SFN/Slot:197.19
avril 09 13:41:17 [0m1712662877.579161 [NR_MAC]   (197/17)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.581698 [NR_MAC]     198. 7 Scheduling pucch reception in  198. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.581748 [PHY]   pack_ul_tti_request SFN/Slot:198.7
avril 09 13:41:17 [0m1712662877.581764 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.592813 [NR_MAC]   (198/7)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.594981 [NR_MAC]     198.17 Scheduling pucch reception in  198.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.594988 [PHY]   pack_ul_tti_request SFN/Slot:198.17
avril 09 13:41:17 [0m1712662877.594990 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.596085 [PHY]   pack_ul_tti_request SFN/Slot:198.18
avril 09 13:41:17 [0m1712662877.597408 [PHY]   pack_ul_tti_request SFN/Slot:198.19
avril 09 13:41:17 [0m1712662877.604929 [NR_MAC]   (198/17)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.607258 [NR_MAC]     199. 7 Scheduling pucch reception in  199. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.607281 [PHY]   pack_ul_tti_request SFN/Slot:199.7
avril 09 13:41:17 [0m1712662877.607284 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.618868 [NR_MAC]   (199/7)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.621049 [NR_MAC]     199.17 Scheduling pucch reception in  199.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.621054 [PHY]   pack_ul_tti_request SFN/Slot:199.17
avril 09 13:41:17 [0m1712662877.621055 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.622138 [PHY]   pack_ul_tti_request SFN/Slot:199.18
avril 09 13:41:17 [0m1712662877.623442 [PHY]   pack_ul_tti_request SFN/Slot:199.19
avril 09 13:41:17 [0m1712662877.631042 [NR_MAC]   (199/17)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.633447 [NR_MAC]     200. 7 Scheduling pucch reception in  200. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.633455 [PHY]   pack_ul_tti_request SFN/Slot:200.7
avril 09 13:41:17 [0m1712662877.633458 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.635833 [NR_MAC]     200. 8 Scheduling pucch reception in  200. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:17 [0m1712662877.635837 [PHY]   pack_ul_tti_request SFN/Slot:200.8
avril 09 13:41:17 [0m1712662877.635839 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:17 [0m1712662877.644933 [NR_MAC]   (200/7)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.647406 [NR_MAC]     200.17 Scheduling pucch reception in  200.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.647428 [PHY]   pack_ul_tti_request SFN/Slot:200.17
avril 09 13:41:17 [0m1712662877.647430 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.648641 [PHY]   pack_ul_tti_request SFN/Slot:200.18
avril 09 13:41:17 [0m1712662877.649975 [PHY]   pack_ul_tti_request SFN/Slot:200.19
avril 09 13:41:17 [0m1712662877.657651 [NR_MAC]   (200/17)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.660068 [NR_MAC]     201. 7 Scheduling pucch reception in  201. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.660078 [PHY]   pack_ul_tti_request SFN/Slot:201.7
avril 09 13:41:17 [0m1712662877.660089 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.671343 [NR_MAC]   (201/7)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.673909 [NR_MAC]     201.17 Scheduling pucch reception in  201.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.673917 [PHY]   pack_ul_tti_request SFN/Slot:201.17
avril 09 13:41:17 [0m1712662877.673919 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.674946 [PHY]   pack_ul_tti_request SFN/Slot:201.18
avril 09 13:41:17 [0m1712662877.676185 [PHY]   pack_ul_tti_request SFN/Slot:201.19
avril 09 13:41:17 [0m1712662877.684046 [NR_MAC]   (201/17)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.686688 [NR_MAC]     202. 7 Scheduling pucch reception in  202. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.686693 [PHY]   pack_ul_tti_request SFN/Slot:202.7
avril 09 13:41:17 [0m1712662877.686695 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.697969 [NR_MAC]   (202/7)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.700125 [NR_MAC]     202.17 Scheduling pucch reception in  202.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.700130 [PHY]   pack_ul_tti_request SFN/Slot:202.17
avril 09 13:41:17 [0m1712662877.700131 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.701215 [PHY]   pack_ul_tti_request SFN/Slot:202.18
avril 09 13:41:17 [0m1712662877.702526 [PHY]   pack_ul_tti_request SFN/Slot:202.19
avril 09 13:41:17 [0m1712662877.710244 [NR_MAC]   (202/17)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.712777 [NR_MAC]     203. 7 Scheduling pucch reception in  203. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.712800 [PHY]   pack_ul_tti_request SFN/Slot:203.7
avril 09 13:41:17 [0m1712662877.712801 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.723379 [NR_MAC]   (203/7)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.725933 [NR_MAC]     203.17 Scheduling pucch reception in  203.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.725940 [PHY]   pack_ul_tti_request SFN/Slot:203.17
avril 09 13:41:17 [0m1712662877.725943 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.727000 [PHY]   pack_ul_tti_request SFN/Slot:203.18
avril 09 13:41:17 [0m1712662877.728137 [PHY]   pack_ul_tti_request SFN/Slot:203.19
avril 09 13:41:17 [0m1712662877.735734 [NR_MAC]   (203/17)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.737988 [NR_MAC]     204. 7 Scheduling pucch reception in  204. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.737998 [PHY]   pack_ul_tti_request SFN/Slot:204.7
avril 09 13:41:17 [0m1712662877.738002 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.749340 [NR_MAC]   (204/7)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.751603 [NR_MAC]     204.17 Scheduling pucch reception in  204.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.751611 [PHY]   pack_ul_tti_request SFN/Slot:204.17
avril 09 13:41:17 [0m1712662877.751613 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.752864 [PHY]   pack_ul_tti_request SFN/Slot:204.18
avril 09 13:41:17 [0m1712662877.754088 [PHY]   pack_ul_tti_request SFN/Slot:204.19
avril 09 13:41:17 [0m1712662877.762281 [NR_MAC]   (204/17)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.764717 [NR_MAC]     205. 7 Scheduling pucch reception in  205. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.764733 [PHY]   pack_ul_tti_request SFN/Slot:205.7
avril 09 13:41:17 [0m1712662877.764736 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.775772 [NR_MAC]   (205/7)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.778076 [NR_MAC]     205.17 Scheduling pucch reception in  205.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.778084 [PHY]   pack_ul_tti_request SFN/Slot:205.17
avril 09 13:41:17 [0m1712662877.778086 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.779203 [PHY]   pack_ul_tti_request SFN/Slot:205.18
avril 09 13:41:17 [0m1712662877.780513 [PHY]   pack_ul_tti_request SFN/Slot:205.19
avril 09 13:41:17 [0m1712662877.788055 [NR_MAC]   (205/17)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.790690 [NR_MAC]     206. 7 Scheduling pucch reception in  206. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.790697 [PHY]   pack_ul_tti_request SFN/Slot:206.7
avril 09 13:41:17 [0m1712662877.790700 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.802077 [NR_MAC]   (206/7)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.804615 [NR_MAC]     206.17 Scheduling pucch reception in  206.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.804623 [PHY]   pack_ul_tti_request SFN/Slot:206.17
avril 09 13:41:17 [0m1712662877.804625 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.805808 [PHY]   pack_ul_tti_request SFN/Slot:206.18
avril 09 13:41:17 [0m1712662877.806993 [PHY]   pack_ul_tti_request SFN/Slot:206.19
avril 09 13:41:17 [0m1712662877.808102 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 207/0 
avril 09 13:41:17 [0m1712662877.814795 [NR_MAC]   (206/17)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.817046 [NR_MAC]   pucch_acknack  207. 7 Scheduling pucch reception in  207. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.817054 [PHY]   pack_ul_tti_request SFN/Slot:207.7
avril 09 13:41:17 [0m1712662877.817057 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.828364 [NR_MAC]   (207/7)uci_01->pduBitmap:3
avril 09 13:41:17 [0m1712662877.830939 [NR_MAC]     207.17 Scheduling pucch reception in  207.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.830947 [PHY]   pack_ul_tti_request SFN/Slot:207.17
avril 09 13:41:17 [0m1712662877.830949 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.832021 [PHY]   pack_ul_tti_request SFN/Slot:207.18
avril 09 13:41:17 [0m1712662877.833202 [PHY]   pack_ul_tti_request SFN/Slot:207.19
avril 09 13:41:17 [0m1712662877.841282 [NR_MAC]   (207/17)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.843821 [NR_MAC]     208. 7 Scheduling pucch reception in  208. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.843830 [PHY]   pack_ul_tti_request SFN/Slot:208.7
avril 09 13:41:17 [0m1712662877.843833 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.845891 [NR_MAC]     208. 8 Scheduling pucch reception in  208. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:17 [0m1712662877.845916 [PHY]   pack_ul_tti_request SFN/Slot:208.8
avril 09 13:41:17 [0m1712662877.845920 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:17 [0m1712662877.855216 [NR_MAC]   (208/7)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.857663 [NR_MAC]     208.17 Scheduling pucch reception in  208.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.857674 [PHY]   pack_ul_tti_request SFN/Slot:208.17
avril 09 13:41:17 [0m1712662877.857677 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.858830 [PHY]   pack_ul_tti_request SFN/Slot:208.18
avril 09 13:41:17 [0m1712662877.859995 [PHY]   pack_ul_tti_request SFN/Slot:208.19
avril 09 13:41:17 [0m1712662877.867613 [NR_MAC]   (208/17)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.870013 [NR_MAC]     209. 7 Scheduling pucch reception in  209. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.870022 [PHY]   pack_ul_tti_request SFN/Slot:209.7
avril 09 13:41:17 [0m1712662877.870025 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.881131 [NR_MAC]   (209/7)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.883609 [NR_MAC]     209.17 Scheduling pucch reception in  209.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.883616 [PHY]   pack_ul_tti_request SFN/Slot:209.17
avril 09 13:41:17 [0m1712662877.883618 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.884673 [PHY]   pack_ul_tti_request SFN/Slot:209.18
avril 09 13:41:17 [0m1712662877.885915 [PHY]   pack_ul_tti_request SFN/Slot:209.19
avril 09 13:41:17 [0m1712662877.893882 [NR_MAC]   (209/17)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.896136 [NR_MAC]     210. 7 Scheduling pucch reception in  210. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.896142 [PHY]   pack_ul_tti_request SFN/Slot:210.7
avril 09 13:41:17 [0m1712662877.896143 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.907347 [NR_MAC]   (210/7)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.909892 [NR_MAC]     210.17 Scheduling pucch reception in  210.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.909909 [PHY]   pack_ul_tti_request SFN/Slot:210.17
avril 09 13:41:17 [0m1712662877.909918 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.911041 [PHY]   pack_ul_tti_request SFN/Slot:210.18
avril 09 13:41:17 [0m1712662877.912231 [PHY]   pack_ul_tti_request SFN/Slot:210.19
avril 09 13:41:17 [0m1712662877.919977 [NR_MAC]   (210/17)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.922287 [NR_MAC]     211. 7 Scheduling pucch reception in  211. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.922291 [PHY]   pack_ul_tti_request SFN/Slot:211.7
avril 09 13:41:17 [0m1712662877.922293 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.933653 [NR_MAC]   (211/7)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.936068 [NR_MAC]     211.17 Scheduling pucch reception in  211.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.936087 [PHY]   pack_ul_tti_request SFN/Slot:211.17
avril 09 13:41:17 [0m1712662877.936091 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.937113 [PHY]   pack_ul_tti_request SFN/Slot:211.18
avril 09 13:41:17 [0m1712662877.938340 [PHY]   pack_ul_tti_request SFN/Slot:211.19
avril 09 13:41:17 [0m1712662877.946185 [NR_MAC]   (211/17)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.948828 [NR_MAC]     212. 7 Scheduling pucch reception in  212. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.948832 [PHY]   pack_ul_tti_request SFN/Slot:212.7
avril 09 13:41:17 [0m1712662877.948834 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.959801 [NR_MAC]   (212/7)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.962078 [NR_MAC]     212.17 Scheduling pucch reception in  212.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.962088 [PHY]   pack_ul_tti_request SFN/Slot:212.17
avril 09 13:41:17 [0m1712662877.962091 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.963121 [PHY]   pack_ul_tti_request SFN/Slot:212.18
avril 09 13:41:17 [0m1712662877.964291 [PHY]   pack_ul_tti_request SFN/Slot:212.19
avril 09 13:41:17 [0m1712662877.972040 [NR_MAC]   (212/17)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.974492 [NR_MAC]     213. 7 Scheduling pucch reception in  213. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.974496 [PHY]   pack_ul_tti_request SFN/Slot:213.7
avril 09 13:41:17 [0m1712662877.974497 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.985908 [NR_MAC]   (213/7)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662877.988240 [NR_MAC]     213.17 Scheduling pucch reception in  213.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662877.988245 [PHY]   pack_ul_tti_request SFN/Slot:213.17
avril 09 13:41:17 [0m1712662877.988247 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:17 [0m1712662877.989424 [PHY]   pack_ul_tti_request SFN/Slot:213.18
avril 09 13:41:17 [0m1712662877.990668 [PHY]   pack_ul_tti_request SFN/Slot:213.19
avril 09 13:41:17 [0m1712662877.998161 [NR_MAC]   (213/17)uci_01->pduBitmap:1
avril 09 13:41:17 [0m1712662878.000741 [NR_MAC]     214. 7 Scheduling pucch reception in  214. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:17 [0m1712662878.000746 [PHY]   pack_ul_tti_request SFN/Slot:214.7
avril 09 13:41:17 [0m1712662878.000747 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.011841 [NR_MAC]   (214/7)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.014088 [NR_MAC]     214.17 Scheduling pucch reception in  214.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.014101 [PHY]   pack_ul_tti_request SFN/Slot:214.17
avril 09 13:41:18 [0m1712662878.014105 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.015175 [PHY]   pack_ul_tti_request SFN/Slot:214.18
avril 09 13:41:18 [0m1712662878.016422 [PHY]   pack_ul_tti_request SFN/Slot:214.19
avril 09 13:41:18 [0m1712662878.024167 [NR_MAC]   (214/17)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.026776 [NR_MAC]     215. 7 Scheduling pucch reception in  215. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.026780 [PHY]   pack_ul_tti_request SFN/Slot:215.7
avril 09 13:41:18 [0m1712662878.026782 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.037961 [NR_MAC]   (215/7)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.040238 [NR_MAC]     215.17 Scheduling pucch reception in  215.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.040242 [PHY]   pack_ul_tti_request SFN/Slot:215.17
avril 09 13:41:18 [0m1712662878.040243 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.041325 [PHY]   pack_ul_tti_request SFN/Slot:215.18
avril 09 13:41:18 [0m1712662878.042451 [PHY]   pack_ul_tti_request SFN/Slot:215.19
avril 09 13:41:18 [0m1712662878.049989 [NR_MAC]   (215/17)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.052353 [NR_MAC]     216. 7 Scheduling pucch reception in  216. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.052358 [PHY]   pack_ul_tti_request SFN/Slot:216.7
avril 09 13:41:18 [0m1712662878.052360 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.054643 [NR_MAC]     216. 8 Scheduling pucch reception in  216. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:18 [0m1712662878.054649 [PHY]   pack_ul_tti_request SFN/Slot:216.8
avril 09 13:41:18 [0m1712662878.054651 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:18 [0m1712662878.063522 [NR_MAC]   (216/7)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.065781 [NR_MAC]     216.17 Scheduling pucch reception in  216.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.065786 [PHY]   pack_ul_tti_request SFN/Slot:216.17
avril 09 13:41:18 [0m1712662878.065787 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.066913 [PHY]   pack_ul_tti_request SFN/Slot:216.18
avril 09 13:41:18 [0m1712662878.068049 [PHY]   pack_ul_tti_request SFN/Slot:216.19
avril 09 13:41:18 [0m1712662878.069281 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 217/0 
avril 09 13:41:18 [0m1712662878.075851 [NR_MAC]   (216/17)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.078164 [NR_MAC]   pucch_acknack  217. 7 Scheduling pucch reception in  217. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.078169 [PHY]   pack_ul_tti_request SFN/Slot:217.7
avril 09 13:41:18 [0m1712662878.078170 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.089137 [NR_MAC]   (217/7)uci_01->pduBitmap:3
avril 09 13:41:18 [0m1712662878.091606 [NR_MAC]     217.17 Scheduling pucch reception in  217.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.091610 [PHY]   pack_ul_tti_request SFN/Slot:217.17
avril 09 13:41:18 [0m1712662878.091612 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.092774 [PHY]   pack_ul_tti_request SFN/Slot:217.18
avril 09 13:41:18 [0m1712662878.093931 [PHY]   pack_ul_tti_request SFN/Slot:217.19
avril 09 13:41:18 [0m1712662878.101436 [NR_MAC]   (217/17)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.103954 [NR_MAC]     218. 7 Scheduling pucch reception in  218. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.103959 [PHY]   pack_ul_tti_request SFN/Slot:218.7
avril 09 13:41:18 [0m1712662878.103961 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.115184 [NR_MAC]   (218/7)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.117562 [NR_MAC]     218.17 Scheduling pucch reception in  218.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.117588 [PHY]   pack_ul_tti_request SFN/Slot:218.17
avril 09 13:41:18 [0m1712662878.117596 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.118775 [PHY]   pack_ul_tti_request SFN/Slot:218.18
avril 09 13:41:18 [0m1712662878.119920 [PHY]   pack_ul_tti_request SFN/Slot:218.19
avril 09 13:41:18 [0m1712662878.127515 [NR_MAC]   (218/17)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.129943 [NR_MAC]     219. 7 Scheduling pucch reception in  219. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.129952 [PHY]   pack_ul_tti_request SFN/Slot:219.7
avril 09 13:41:18 [0m1712662878.129954 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.141047 [NR_MAC]   (219/7)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.143392 [NR_MAC]     219.17 Scheduling pucch reception in  219.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.143413 [PHY]   pack_ul_tti_request SFN/Slot:219.17
avril 09 13:41:18 [0m1712662878.143415 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.144552 [PHY]   pack_ul_tti_request SFN/Slot:219.18
avril 09 13:41:18 [0m1712662878.145743 [PHY]   pack_ul_tti_request SFN/Slot:219.19
avril 09 13:41:18 [0m1712662878.153444 [NR_MAC]   (219/17)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.155866 [NR_MAC]     220. 7 Scheduling pucch reception in  220. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.155871 [PHY]   pack_ul_tti_request SFN/Slot:220.7
avril 09 13:41:18 [0m1712662878.155872 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.166807 [NR_MAC]   (220/7)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.169028 [NR_MAC]     220.17 Scheduling pucch reception in  220.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.169031 [PHY]   pack_ul_tti_request SFN/Slot:220.17
avril 09 13:41:18 [0m1712662878.169033 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.170205 [PHY]   pack_ul_tti_request SFN/Slot:220.18
avril 09 13:41:18 [0m1712662878.171431 [PHY]   pack_ul_tti_request SFN/Slot:220.19
avril 09 13:41:18 [0m1712662878.179169 [NR_MAC]   (220/17)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.181801 [NR_MAC]     221. 7 Scheduling pucch reception in  221. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.181805 [PHY]   pack_ul_tti_request SFN/Slot:221.7
avril 09 13:41:18 [0m1712662878.181807 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.192841 [NR_MAC]   (221/7)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.195047 [NR_MAC]     221.17 Scheduling pucch reception in  221.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.195051 [PHY]   pack_ul_tti_request SFN/Slot:221.17
avril 09 13:41:18 [0m1712662878.195052 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.196281 [PHY]   pack_ul_tti_request SFN/Slot:221.18
avril 09 13:41:18 [0m1712662878.197610 [PHY]   pack_ul_tti_request SFN/Slot:221.19
avril 09 13:41:18 [0m1712662878.205267 [NR_MAC]   (221/17)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.208015 [NR_MAC]     222. 7 Scheduling pucch reception in  222. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.208021 [PHY]   pack_ul_tti_request SFN/Slot:222.7
avril 09 13:41:18 [0m1712662878.208023 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.218960 [NR_MAC]   (222/7)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.221249 [NR_MAC]     222.17 Scheduling pucch reception in  222.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.221253 [PHY]   pack_ul_tti_request SFN/Slot:222.17
avril 09 13:41:18 [0m1712662878.221254 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.222460 [PHY]   pack_ul_tti_request SFN/Slot:222.18
avril 09 13:41:18 [0m1712662878.223672 [PHY]   pack_ul_tti_request SFN/Slot:222.19
avril 09 13:41:18 [0m1712662878.231404 [NR_MAC]   (222/17)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.233911 [NR_MAC]     223. 7 Scheduling pucch reception in  223. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.233919 [PHY]   pack_ul_tti_request SFN/Slot:223.7
avril 09 13:41:18 [0m1712662878.233921 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.245104 [NR_MAC]   (223/7)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.247662 [NR_MAC]     223.17 Scheduling pucch reception in  223.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.247676 [PHY]   pack_ul_tti_request SFN/Slot:223.17
avril 09 13:41:18 [0m1712662878.247679 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.248743 [PHY]   pack_ul_tti_request SFN/Slot:223.18
avril 09 13:41:18 [0m1712662878.249975 [PHY]   pack_ul_tti_request SFN/Slot:223.19
avril 09 13:41:18 [0m1712662878.257949 [NR_MAC]   (223/17)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.260335 [NR_MAC]     224. 7 Scheduling pucch reception in  224. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.260339 [PHY]   pack_ul_tti_request SFN/Slot:224.7
avril 09 13:41:18 [0m1712662878.260341 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.262396 [NR_MAC]     224. 8 Scheduling pucch reception in  224. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:18 [0m1712662878.262401 [PHY]   pack_ul_tti_request SFN/Slot:224.8
avril 09 13:41:18 [0m1712662878.262402 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:18 [0m1712662878.271425 [NR_MAC]   (224/7)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.273916 [NR_MAC]     224.17 Scheduling pucch reception in  224.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.273921 [PHY]   pack_ul_tti_request SFN/Slot:224.17
avril 09 13:41:18 [0m1712662878.273926 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.274995 [PHY]   pack_ul_tti_request SFN/Slot:224.18
avril 09 13:41:18 [0m1712662878.276196 [PHY]   pack_ul_tti_request SFN/Slot:224.19
avril 09 13:41:18 [0m1712662878.283928 [NR_MAC]   (224/17)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.286161 [NR_MAC]     225. 7 Scheduling pucch reception in  225. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.286194 [PHY]   pack_ul_tti_request SFN/Slot:225.7
avril 09 13:41:18 [0m1712662878.286226 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.297342 [NR_MAC]   (225/7)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.299760 [NR_MAC]     225.17 Scheduling pucch reception in  225.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.299776 [PHY]   pack_ul_tti_request SFN/Slot:225.17
avril 09 13:41:18 [0m1712662878.299799 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.300951 [PHY]   pack_ul_tti_request SFN/Slot:225.18
avril 09 13:41:18 [0m1712662878.302179 [PHY]   pack_ul_tti_request SFN/Slot:225.19
avril 09 13:41:18 [0m1712662878.309865 [NR_MAC]   (225/17)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.312273 [NR_MAC]     226. 7 Scheduling pucch reception in  226. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.312276 [PHY]   pack_ul_tti_request SFN/Slot:226.7
avril 09 13:41:18 [0m1712662878.312278 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.323282 [NR_MAC]   (226/7)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.325623 [NR_MAC]     226.17 Scheduling pucch reception in  226.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.325628 [PHY]   pack_ul_tti_request SFN/Slot:226.17
avril 09 13:41:18 [0m1712662878.325629 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.326782 [PHY]   pack_ul_tti_request SFN/Slot:226.18
avril 09 13:41:18 [0m1712662878.327939 [PHY]   pack_ul_tti_request SFN/Slot:226.19
avril 09 13:41:18 [0m1712662878.329112 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 227/0 
avril 09 13:41:18 [0m1712662878.335435 [NR_MAC]   (226/17)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.337944 [NR_MAC]   pucch_acknack  227. 7 Scheduling pucch reception in  227. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.337948 [PHY]   pack_ul_tti_request SFN/Slot:227.7
avril 09 13:41:18 [0m1712662878.337950 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.349140 [NR_MAC]   (227/7)uci_01->pduBitmap:3
avril 09 13:41:18 [0m1712662878.351618 [NR_MAC]     227.17 Scheduling pucch reception in  227.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.351650 [PHY]   pack_ul_tti_request SFN/Slot:227.17
avril 09 13:41:18 [0m1712662878.351667 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.352938 [PHY]   pack_ul_tti_request SFN/Slot:227.18
avril 09 13:41:18 [0m1712662878.354110 [PHY]   pack_ul_tti_request SFN/Slot:227.19
avril 09 13:41:18 [0m1712662878.362222 [NR_MAC]   (227/17)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.364805 [NR_MAC]     228. 7 Scheduling pucch reception in  228. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.364812 [PHY]   pack_ul_tti_request SFN/Slot:228.7
avril 09 13:41:18 [0m1712662878.364814 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.376084 [NR_MAC]   (228/7)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.378552 [NR_MAC]     228.17 Scheduling pucch reception in  228.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.378561 [PHY]   pack_ul_tti_request SFN/Slot:228.17
avril 09 13:41:18 [0m1712662878.378564 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.379825 [PHY]   pack_ul_tti_request SFN/Slot:228.18
avril 09 13:41:18 [0m1712662878.381076 [PHY]   pack_ul_tti_request SFN/Slot:228.19
avril 09 13:41:18 [0m1712662878.388935 [NR_MAC]   (228/17)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.391313 [NR_MAC]     229. 7 Scheduling pucch reception in  229. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.391320 [PHY]   pack_ul_tti_request SFN/Slot:229.7
avril 09 13:41:18 [0m1712662878.391322 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.402312 [NR_MAC]   (229/7)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.404874 [NR_MAC]     229.17 Scheduling pucch reception in  229.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.404892 [PHY]   pack_ul_tti_request SFN/Slot:229.17
avril 09 13:41:18 [0m1712662878.404895 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.405948 [PHY]   pack_ul_tti_request SFN/Slot:229.18
avril 09 13:41:18 [0m1712662878.407075 [PHY]   pack_ul_tti_request SFN/Slot:229.19
avril 09 13:41:18 [0m1712662878.414809 [NR_MAC]   (229/17)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.416243 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 230/6 
avril 09 13:41:18 [0m1712662878.417257 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 230/7 
avril 09 13:41:18 [0m1712662878.417268 [NR_MAC]     230. 7 Scheduling pucch reception in  230. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.417288 [PHY]   pack_ul_tti_request SFN/Slot:230.7
avril 09 13:41:18 [0m1712662878.417292 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.428351 [NR_MAC]   (230/7)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.430795 [NR_MAC]   pucch_acknack  230.17 Scheduling pucch reception in  230.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.430804 [PHY]   pack_ul_tti_request SFN/Slot:230.17
avril 09 13:41:18 [0m1712662878.430808 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.431894 [PHY]   pack_ul_tti_request SFN/Slot:230.18
avril 09 13:41:18 [0m1712662878.433092 [PHY]   pack_ul_tti_request SFN/Slot:230.19
avril 09 13:41:18 [0m1712662878.440626 [NR_MAC]   (230/17)uci_01->pduBitmap:3
avril 09 13:41:18 [0m1712662878.442922 [NR_MAC]     231. 7 Scheduling pucch reception in  231. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.442929 [PHY]   pack_ul_tti_request SFN/Slot:231.7
avril 09 13:41:18 [0m1712662878.442931 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.453906 [NR_MAC]   (231/7)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.456140 [NR_MAC]     231.17 Scheduling pucch reception in  231.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.456148 [PHY]   pack_ul_tti_request SFN/Slot:231.17
avril 09 13:41:18 [0m1712662878.456152 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.457290 [PHY]   pack_ul_tti_request SFN/Slot:231.18
avril 09 13:41:18 [0m1712662878.458502 [PHY]   pack_ul_tti_request SFN/Slot:231.19
avril 09 13:41:18 [0m1712662878.465761 [NR_MAC]   (231/17)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.468240 [NR_MAC]     232. 7 Scheduling pucch reception in  232. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.468247 [PHY]   pack_ul_tti_request SFN/Slot:232.7
avril 09 13:41:18 [0m1712662878.468250 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.470245 [NR_MAC]     232. 8 Scheduling pucch reception in  232. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:18 [0m1712662878.470251 [PHY]   pack_ul_tti_request SFN/Slot:232.8
avril 09 13:41:18 [0m1712662878.470252 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:18 [0m1712662878.479525 [NR_MAC]   (232/7)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.481915 [NR_MAC]     232.17 Scheduling pucch reception in  232.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.481922 [PHY]   pack_ul_tti_request SFN/Slot:232.17
avril 09 13:41:18 [0m1712662878.481924 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.483003 [PHY]   pack_ul_tti_request SFN/Slot:232.18
avril 09 13:41:18 [0m1712662878.484335 [PHY]   pack_ul_tti_request SFN/Slot:232.19
avril 09 13:41:18 [0m1712662878.491862 [NR_MAC]   (232/17)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.494246 [NR_MAC]     233. 7 Scheduling pucch reception in  233. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.494252 [PHY]   pack_ul_tti_request SFN/Slot:233.7
avril 09 13:41:18 [0m1712662878.494255 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.505505 [NR_MAC]   (233/7)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.507920 [NR_MAC]     233.17 Scheduling pucch reception in  233.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.507931 [PHY]   pack_ul_tti_request SFN/Slot:233.17
avril 09 13:41:18 [0m1712662878.507933 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.509020 [PHY]   pack_ul_tti_request SFN/Slot:233.18
avril 09 13:41:18 [0m1712662878.510183 [PHY]   pack_ul_tti_request SFN/Slot:233.19
avril 09 13:41:18 [0m1712662878.518072 [NR_MAC]   (233/17)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.520483 [NR_MAC]     234. 7 Scheduling pucch reception in  234. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.520491 [PHY]   pack_ul_tti_request SFN/Slot:234.7
avril 09 13:41:18 [0m1712662878.520494 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.531709 [NR_MAC]   (234/7)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.533947 [NR_MAC]     234.17 Scheduling pucch reception in  234.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.533954 [PHY]   pack_ul_tti_request SFN/Slot:234.17
avril 09 13:41:18 [0m1712662878.533956 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.535149 [PHY]   pack_ul_tti_request SFN/Slot:234.18
avril 09 13:41:18 [0m1712662878.536388 [PHY]   pack_ul_tti_request SFN/Slot:234.19
avril 09 13:41:18 [0m1712662878.543930 [NR_MAC]   (234/17)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.546145 [NR_MAC]     235. 7 Scheduling pucch reception in  235. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.546152 [PHY]   pack_ul_tti_request SFN/Slot:235.7
avril 09 13:41:18 [0m1712662878.546155 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.557315 [NR_MAC]   (235/7)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.559796 [NR_MAC]     235.17 Scheduling pucch reception in  235.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.559805 [PHY]   pack_ul_tti_request SFN/Slot:235.17
avril 09 13:41:18 [0m1712662878.559808 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.560923 [PHY]   pack_ul_tti_request SFN/Slot:235.18
avril 09 13:41:18 [0m1712662878.562143 [PHY]   pack_ul_tti_request SFN/Slot:235.19
avril 09 13:41:18 [0m1712662878.570062 [NR_MAC]   (235/17)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.572651 [NR_MAC]     236. 7 Scheduling pucch reception in  236. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.572666 [PHY]   pack_ul_tti_request SFN/Slot:236.7
avril 09 13:41:18 [0m1712662878.572669 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.583864 [NR_MAC]   (236/7)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.586177 [NR_MAC]     236.17 Scheduling pucch reception in  236.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.586183 [PHY]   pack_ul_tti_request SFN/Slot:236.17
avril 09 13:41:18 [0m1712662878.586185 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.587357 [PHY]   pack_ul_tti_request SFN/Slot:236.18
avril 09 13:41:18 [0m1712662878.588556 [PHY]   pack_ul_tti_request SFN/Slot:236.19
avril 09 13:41:18 [0m1712662878.589815 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 237/0 
avril 09 13:41:18 [0m1712662878.596213 [NR_MAC]   (236/17)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.598654 [NR_MAC]   pucch_acknack  237. 7 Scheduling pucch reception in  237. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.598660 [PHY]   pack_ul_tti_request SFN/Slot:237.7
avril 09 13:41:18 [0m1712662878.598663 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.610037 [NR_MAC]   (237/7)uci_01->pduBitmap:3
avril 09 13:41:18 [0m1712662878.612414 [NR_MAC]     237.17 Scheduling pucch reception in  237.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.612419 [PHY]   pack_ul_tti_request SFN/Slot:237.17
avril 09 13:41:18 [0m1712662878.612420 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.613714 [PHY]   pack_ul_tti_request SFN/Slot:237.18
avril 09 13:41:18 [0m1712662878.614956 [PHY]   pack_ul_tti_request SFN/Slot:237.19
avril 09 13:41:18 [0m1712662878.622719 [NR_MAC]   (237/17)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.625030 [NR_MAC]     238. 7 Scheduling pucch reception in  238. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.625037 [PHY]   pack_ul_tti_request SFN/Slot:238.7
avril 09 13:41:18 [0m1712662878.625040 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.636133 [NR_MAC]   (238/7)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.638672 [NR_MAC]     238.17 Scheduling pucch reception in  238.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.638711 [PHY]   pack_ul_tti_request SFN/Slot:238.17
avril 09 13:41:18 [0m1712662878.638713 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.639812 [PHY]   pack_ul_tti_request SFN/Slot:238.18
avril 09 13:41:18 [0m1712662878.640946 [PHY]   pack_ul_tti_request SFN/Slot:238.19
avril 09 13:41:18 [0m1712662878.648787 [NR_MAC]   (238/17)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.651111 [NR_MAC]     239. 7 Scheduling pucch reception in  239. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.651117 [PHY]   pack_ul_tti_request SFN/Slot:239.7
avril 09 13:41:18 [0m1712662878.651119 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.662336 [NR_MAC]   (239/7)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.664772 [NR_MAC]     239.17 Scheduling pucch reception in  239.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.664782 [PHY]   pack_ul_tti_request SFN/Slot:239.17
avril 09 13:41:18 [0m1712662878.664785 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.665969 [PHY]   pack_ul_tti_request SFN/Slot:239.18
avril 09 13:41:18 [0m1712662878.667164 [PHY]   pack_ul_tti_request SFN/Slot:239.19
avril 09 13:41:18 [0m1712662878.674967 [NR_MAC]   (239/17)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.677416 [NR_MAC]     240. 7 Scheduling pucch reception in  240. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.677425 [PHY]   pack_ul_tti_request SFN/Slot:240.7
avril 09 13:41:18 [0m1712662878.677428 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.679625 [NR_MAC]     240. 8 Scheduling pucch reception in  240. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:18 [0m1712662878.679630 [PHY]   pack_ul_tti_request SFN/Slot:240.8
avril 09 13:41:18 [0m1712662878.679632 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:18 [0m1712662878.688480 [NR_MAC]   (240/7)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.690732 [NR_MAC]     240.17 Scheduling pucch reception in  240.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.690739 [PHY]   pack_ul_tti_request SFN/Slot:240.17
avril 09 13:41:18 [0m1712662878.690741 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.691894 [PHY]   pack_ul_tti_request SFN/Slot:240.18
avril 09 13:41:18 [0m1712662878.693070 [PHY]   pack_ul_tti_request SFN/Slot:240.19
avril 09 13:41:18 [0m1712662878.700864 [NR_MAC]   (240/17)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.703105 [NR_MAC]     241. 7 Scheduling pucch reception in  241. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.703115 [PHY]   pack_ul_tti_request SFN/Slot:241.7
avril 09 13:41:18 [0m1712662878.703117 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.714084 [NR_MAC]   (241/7)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.716467 [NR_MAC]     241.17 Scheduling pucch reception in  241.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.716499 [PHY]   pack_ul_tti_request SFN/Slot:241.17
avril 09 13:41:18 [0m1712662878.716510 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.717729 [PHY]   pack_ul_tti_request SFN/Slot:241.18
avril 09 13:41:18 [0m1712662878.718963 [PHY]   pack_ul_tti_request SFN/Slot:241.19
avril 09 13:41:18 [0m1712662878.726914 [NR_MAC]   (241/17)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.729263 [NR_MAC]     242. 7 Scheduling pucch reception in  242. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.729269 [PHY]   pack_ul_tti_request SFN/Slot:242.7
avril 09 13:41:18 [0m1712662878.729272 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.740199 [NR_MAC]   (242/7)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.742812 [NR_MAC]     242.17 Scheduling pucch reception in  242.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.742836 [PHY]   pack_ul_tti_request SFN/Slot:242.17
avril 09 13:41:18 [0m1712662878.742838 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.743930 [PHY]   pack_ul_tti_request SFN/Slot:242.18
avril 09 13:41:18 [0m1712662878.745049 [PHY]   pack_ul_tti_request SFN/Slot:242.19
avril 09 13:41:18 [0m1712662878.752621 [NR_MAC]   (242/17)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.754951 [NR_MAC]     243. 7 Scheduling pucch reception in  243. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.754957 [PHY]   pack_ul_tti_request SFN/Slot:243.7
avril 09 13:41:18 [0m1712662878.754959 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.766052 [NR_MAC]   (243/7)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.768270 [NR_MAC]     243.17 Scheduling pucch reception in  243.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.768276 [PHY]   pack_ul_tti_request SFN/Slot:243.17
avril 09 13:41:18 [0m1712662878.768278 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.769511 [PHY]   pack_ul_tti_request SFN/Slot:243.18
avril 09 13:41:18 [0m1712662878.770795 [PHY]   pack_ul_tti_request SFN/Slot:243.19
avril 09 13:41:18 [0m1712662878.778806 [NR_MAC]   (243/17)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.781074 [NR_MAC]     244. 7 Scheduling pucch reception in  244. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.781081 [PHY]   pack_ul_tti_request SFN/Slot:244.7
avril 09 13:41:18 [0m1712662878.781084 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.792486 [NR_MAC]   (244/7)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.794970 [NR_MAC]     244.17 Scheduling pucch reception in  244.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.794975 [PHY]   pack_ul_tti_request SFN/Slot:244.17
avril 09 13:41:18 [0m1712662878.794977 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.796036 [PHY]   pack_ul_tti_request SFN/Slot:244.18
avril 09 13:41:18 [0m1712662878.797272 [PHY]   pack_ul_tti_request SFN/Slot:244.19
avril 09 13:41:18 [0m1712662878.805120 [NR_MAC]   (244/17)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.807649 [NR_MAC]     245. 7 Scheduling pucch reception in  245. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.807685 [PHY]   pack_ul_tti_request SFN/Slot:245.7
avril 09 13:41:18 [0m1712662878.807703 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.819030 [NR_MAC]   (245/7)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.821281 [NR_MAC]     245.17 Scheduling pucch reception in  245.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.821288 [PHY]   pack_ul_tti_request SFN/Slot:245.17
avril 09 13:41:18 [0m1712662878.821290 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.822430 [PHY]   pack_ul_tti_request SFN/Slot:245.18
avril 09 13:41:18 [0m1712662878.823683 [PHY]   pack_ul_tti_request SFN/Slot:245.19
avril 09 13:41:18 [0m1712662878.831417 [NR_MAC]   (245/17)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.833884 [NR_MAC]     246. 7 Scheduling pucch reception in  246. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.833892 [PHY]   pack_ul_tti_request SFN/Slot:246.7
avril 09 13:41:18 [0m1712662878.833896 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.845101 [NR_MAC]   (246/7)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.847497 [NR_MAC]     246.17 Scheduling pucch reception in  246.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.847533 [PHY]   pack_ul_tti_request SFN/Slot:246.17
avril 09 13:41:18 [0m1712662878.847535 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.848726 [PHY]   pack_ul_tti_request SFN/Slot:246.18
avril 09 13:41:18 [0m1712662878.849918 [PHY]   pack_ul_tti_request SFN/Slot:246.19
avril 09 13:41:18 [0m1712662878.851067 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 247/0 
avril 09 13:41:18 [0m1712662878.857650 [NR_MAC]   (246/17)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.859900 [NR_MAC]   pucch_acknack  247. 7 Scheduling pucch reception in  247. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.859907 [PHY]   pack_ul_tti_request SFN/Slot:247.7
avril 09 13:41:18 [0m1712662878.859909 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.871030 [NR_MAC]   (247/7)uci_01->pduBitmap:3
avril 09 13:41:18 [0m1712662878.873469 [NR_MAC]     247.17 Scheduling pucch reception in  247.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.873492 [PHY]   pack_ul_tti_request SFN/Slot:247.17
avril 09 13:41:18 [0m1712662878.873495 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.874684 [PHY]   pack_ul_tti_request SFN/Slot:247.18
avril 09 13:41:18 [0m1712662878.875869 [PHY]   pack_ul_tti_request SFN/Slot:247.19
avril 09 13:41:18 [0m1712662878.883234 [NR_MAC]   (247/17)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.885558 [NR_MAC]     248. 7 Scheduling pucch reception in  248. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.885567 [PHY]   pack_ul_tti_request SFN/Slot:248.7
avril 09 13:41:18 [0m1712662878.885569 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.887632 [NR_MAC]     248. 8 Scheduling pucch reception in  248. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:18 [0m1712662878.887638 [PHY]   pack_ul_tti_request SFN/Slot:248.8
avril 09 13:41:18 [0m1712662878.887643 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:18 [0m1712662878.896450 [NR_MAC]   (248/7)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.898794 [NR_MAC]     248.17 Scheduling pucch reception in  248.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.898799 [PHY]   pack_ul_tti_request SFN/Slot:248.17
avril 09 13:41:18 [0m1712662878.898801 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.899988 [PHY]   pack_ul_tti_request SFN/Slot:248.18
avril 09 13:41:18 [0m1712662878.901220 [PHY]   pack_ul_tti_request SFN/Slot:248.19
avril 09 13:41:18 [0m1712662878.908934 [NR_MAC]   (248/17)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.911426 [NR_MAC]     249. 7 Scheduling pucch reception in  249. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.911434 [PHY]   pack_ul_tti_request SFN/Slot:249.7
avril 09 13:41:18 [0m1712662878.911437 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.922832 [NR_MAC]   (249/7)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.925048 [NR_MAC]     249.17 Scheduling pucch reception in  249.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.925067 [PHY]   pack_ul_tti_request SFN/Slot:249.17
avril 09 13:41:18 [0m1712662878.925073 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.926139 [PHY]   pack_ul_tti_request SFN/Slot:249.18
avril 09 13:41:18 [0m1712662878.927436 [PHY]   pack_ul_tti_request SFN/Slot:249.19
avril 09 13:41:18 [0m1712662878.935307 [NR_MAC]   (249/17)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.938030 [NR_MAC]     250. 7 Scheduling pucch reception in  250. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.938083 [PHY]   pack_ul_tti_request SFN/Slot:250.7
avril 09 13:41:18 [0m1712662878.938086 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.949080 [NR_MAC]   (250/7)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.951546 [NR_MAC]     250.17 Scheduling pucch reception in  250.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.951553 [PHY]   pack_ul_tti_request SFN/Slot:250.17
avril 09 13:41:18 [0m1712662878.951555 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.952779 [PHY]   pack_ul_tti_request SFN/Slot:250.18
avril 09 13:41:18 [0m1712662878.953899 [PHY]   pack_ul_tti_request SFN/Slot:250.19
avril 09 13:41:18 [0m1712662878.961599 [NR_MAC]   (250/17)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.964051 [NR_MAC]     251. 7 Scheduling pucch reception in  251. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.964059 [PHY]   pack_ul_tti_request SFN/Slot:251.7
avril 09 13:41:18 [0m1712662878.964061 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.975042 [NR_MAC]   (251/7)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.977574 [NR_MAC]     251.17 Scheduling pucch reception in  251.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.977619 [PHY]   pack_ul_tti_request SFN/Slot:251.17
avril 09 13:41:18 [0m1712662878.977632 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662878.978902 [PHY]   pack_ul_tti_request SFN/Slot:251.18
avril 09 13:41:18 [0m1712662878.980038 [PHY]   pack_ul_tti_request SFN/Slot:251.19
avril 09 13:41:18 [0m1712662878.988008 [NR_MAC]   (251/17)uci_01->pduBitmap:1
avril 09 13:41:18 [0m1712662878.990466 [NR_MAC]     252. 7 Scheduling pucch reception in  252. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:18 [0m1712662878.990474 [PHY]   pack_ul_tti_request SFN/Slot:252.7
avril 09 13:41:18 [0m1712662878.990477 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:18 [0m1712662879.001299 [NR_MAC]   (252/7)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.003752 [NR_MAC]     252.17 Scheduling pucch reception in  252.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.003795 [PHY]   pack_ul_tti_request SFN/Slot:252.17
avril 09 13:41:19 [0m1712662879.003798 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.004975 [PHY]   pack_ul_tti_request SFN/Slot:252.18
avril 09 13:41:19 [0m1712662879.006126 [PHY]   pack_ul_tti_request SFN/Slot:252.19
avril 09 13:41:19 [0m1712662879.013964 [NR_MAC]   (252/17)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.016625 [NR_MAC]     253. 7 Scheduling pucch reception in  253. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.016634 [PHY]   pack_ul_tti_request SFN/Slot:253.7
avril 09 13:41:19 [0m1712662879.016638 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.027971 [NR_MAC]   (253/7)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.030281 [NR_MAC]     253.17 Scheduling pucch reception in  253.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.030306 [PHY]   pack_ul_tti_request SFN/Slot:253.17
avril 09 13:41:19 [0m1712662879.030316 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.031512 [PHY]   pack_ul_tti_request SFN/Slot:253.18
avril 09 13:41:19 [0m1712662879.032946 [PHY]   pack_ul_tti_request SFN/Slot:253.19
avril 09 13:41:19 [0m1712662879.040952 [NR_MAC]   (253/17)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.043251 [NR_MAC]     254. 7 Scheduling pucch reception in  254. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.043284 [PHY]   pack_ul_tti_request SFN/Slot:254.7
avril 09 13:41:19 [0m1712662879.043296 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.054411 [NR_MAC]   (254/7)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.056946 [NR_MAC]     254.17 Scheduling pucch reception in  254.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.056958 [PHY]   pack_ul_tti_request SFN/Slot:254.17
avril 09 13:41:19 [0m1712662879.056960 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.058042 [PHY]   pack_ul_tti_request SFN/Slot:254.18
avril 09 13:41:19 [0m1712662879.059296 [PHY]   pack_ul_tti_request SFN/Slot:254.19
avril 09 13:41:19 [0m1712662879.067072 [NR_MAC]   (254/17)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.069647 [NR_MAC]     255. 7 Scheduling pucch reception in  255. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.069655 [PHY]   pack_ul_tti_request SFN/Slot:255.7
avril 09 13:41:19 [0m1712662879.069657 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.082371 [NR_MAC]   (255/7)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.084870 [NR_MAC]     255.17 Scheduling pucch reception in  255.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.084918 [PHY]   pack_ul_tti_request SFN/Slot:255.17
avril 09 13:41:19 [0m1712662879.084923 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.086469 [PHY]   pack_ul_tti_request SFN/Slot:255.18
avril 09 13:41:19 [0m1712662879.090023 [PHY]   pack_ul_tti_request SFN/Slot:255.19
avril 09 13:41:19 [0m1712662879.091715 [NR_MAC]   Frame.Slot 256.0
avril 09 13:41:19 UE RNTI fabe CU-UE-ID 1 in-sync PH 0 dB PCMAX 0 dBm, average RSRP -44 (16 meas)
avril 09 13:41:19 UE fabe: dlsch_rounds 494/1/0/0, dlsch_errors 0, pucch0_DTX 0, BLER 0.00000 MCS (0) 9
avril 09 13:41:19 UE fabe: ulsch_rounds 9586/0/0/0, ulsch_errors 0, ulsch_DTX 0, BLER 0.00000 MCS (0) 9
avril 09 13:41:19 UE fabe: MAC:    TX          59738 RX         807408 bytes
avril 09 13:41:19 UE fabe: LCID 1: TX            966 RX            282 bytes
avril 09 13:41:19 UE fabe: LCID 2: TX              0 RX              0 bytes
avril 09 13:41:19 UE fabe: LCID 4: TX           7548 RX           7838 bytes
avril 09 13:41:19 
avril 09 13:41:19 [0m1712662879.100469 [NR_MAC]   (255/17)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.105440 [NR_MAC]     256. 7 Scheduling pucch reception in  256. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.105445 [PHY]   pack_ul_tti_request SFN/Slot:256.7
avril 09 13:41:19 [0m1712662879.105448 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.110270 [NR_MAC]     256. 8 Scheduling pucch reception in  256. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:19 [0m1712662879.110274 [PHY]   pack_ul_tti_request SFN/Slot:256.8
avril 09 13:41:19 [0m1712662879.110275 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:19 [0m1712662879.121551 [NR_MAC]   (256/7)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.124042 [NR_MAC]     256.17 Scheduling pucch reception in  256.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.124049 [PHY]   pack_ul_tti_request SFN/Slot:256.17
avril 09 13:41:19 [0m1712662879.124051 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.125284 [PHY]   pack_ul_tti_request SFN/Slot:256.18
avril 09 13:41:19 [0m1712662879.126472 [PHY]   pack_ul_tti_request SFN/Slot:256.19
avril 09 13:41:19 [0m1712662879.127635 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 257/0 
avril 09 13:41:19 [0m1712662879.134113 [NR_MAC]   (256/17)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.136585 [NR_MAC]   pucch_acknack  257. 7 Scheduling pucch reception in  257. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.136591 [PHY]   pack_ul_tti_request SFN/Slot:257.7
avril 09 13:41:19 [0m1712662879.136593 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.148043 [NR_MAC]   (257/7)uci_01->pduBitmap:3
avril 09 13:41:19 [0m1712662879.150671 [NR_MAC]     257.17 Scheduling pucch reception in  257.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.150736 [PHY]   pack_ul_tti_request SFN/Slot:257.17
avril 09 13:41:19 [0m1712662879.150753 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.151937 [PHY]   pack_ul_tti_request SFN/Slot:257.18
avril 09 13:41:19 [0m1712662879.153036 [PHY]   pack_ul_tti_request SFN/Slot:257.19
avril 09 13:41:19 [0m1712662879.161213 [NR_MAC]   (257/17)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.163972 [NR_MAC]     258. 7 Scheduling pucch reception in  258. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.163977 [PHY]   pack_ul_tti_request SFN/Slot:258.7
avril 09 13:41:19 [0m1712662879.163979 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.175207 [NR_MAC]   (258/7)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.177820 [NR_MAC]     258.17 Scheduling pucch reception in  258.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.177826 [PHY]   pack_ul_tti_request SFN/Slot:258.17
avril 09 13:41:19 [0m1712662879.177829 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.178944 [PHY]   pack_ul_tti_request SFN/Slot:258.18
avril 09 13:41:19 [0m1712662879.180109 [PHY]   pack_ul_tti_request SFN/Slot:258.19
avril 09 13:41:19 [0m1712662879.187920 [NR_MAC]   (258/17)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.190379 [NR_MAC]     259. 7 Scheduling pucch reception in  259. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.190399 [PHY]   pack_ul_tti_request SFN/Slot:259.7
avril 09 13:41:19 [0m1712662879.190401 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.201362 [NR_MAC]   (259/7)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.203868 [NR_MAC]     259.17 Scheduling pucch reception in  259.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.203877 [PHY]   pack_ul_tti_request SFN/Slot:259.17
avril 09 13:41:19 [0m1712662879.203880 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.204984 [PHY]   pack_ul_tti_request SFN/Slot:259.18
avril 09 13:41:19 [0m1712662879.206269 [PHY]   pack_ul_tti_request SFN/Slot:259.19
avril 09 13:41:19 [0m1712662879.214161 [NR_MAC]   (259/17)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.216788 [NR_MAC]     260. 7 Scheduling pucch reception in  260. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.216795 [PHY]   pack_ul_tti_request SFN/Slot:260.7
avril 09 13:41:19 [0m1712662879.216798 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.227813 [NR_MAC]   (260/7)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.230089 [NR_MAC]     260.17 Scheduling pucch reception in  260.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.230095 [PHY]   pack_ul_tti_request SFN/Slot:260.17
avril 09 13:41:19 [0m1712662879.230097 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.231359 [PHY]   pack_ul_tti_request SFN/Slot:260.18
avril 09 13:41:19 [0m1712662879.232684 [PHY]   pack_ul_tti_request SFN/Slot:260.19
avril 09 13:41:19 [0m1712662879.240318 [NR_MAC]   (260/17)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.242943 [NR_MAC]     261. 7 Scheduling pucch reception in  261. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.242951 [PHY]   pack_ul_tti_request SFN/Slot:261.7
avril 09 13:41:19 [0m1712662879.242954 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.253901 [NR_MAC]   (261/7)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.256177 [NR_MAC]     261.17 Scheduling pucch reception in  261.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.256183 [PHY]   pack_ul_tti_request SFN/Slot:261.17
avril 09 13:41:19 [0m1712662879.256186 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.257382 [PHY]   pack_ul_tti_request SFN/Slot:261.18
avril 09 13:41:19 [0m1712662879.258671 [PHY]   pack_ul_tti_request SFN/Slot:261.19
avril 09 13:41:19 [0m1712662879.266498 [NR_MAC]   (261/17)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.269032 [NR_MAC]     262. 7 Scheduling pucch reception in  262. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.269042 [PHY]   pack_ul_tti_request SFN/Slot:262.7
avril 09 13:41:19 [0m1712662879.269045 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.280134 [NR_MAC]   (262/7)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.282725 [NR_MAC]     262.17 Scheduling pucch reception in  262.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.282733 [PHY]   pack_ul_tti_request SFN/Slot:262.17
avril 09 13:41:19 [0m1712662879.282735 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.283846 [PHY]   pack_ul_tti_request SFN/Slot:262.18
avril 09 13:41:19 [0m1712662879.284966 [PHY]   pack_ul_tti_request SFN/Slot:262.19
avril 09 13:41:19 [0m1712662879.292842 [NR_MAC]   (262/17)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.295355 [NR_MAC]     263. 7 Scheduling pucch reception in  263. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.295397 [PHY]   pack_ul_tti_request SFN/Slot:263.7
avril 09 13:41:19 [0m1712662879.295414 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.306544 [NR_MAC]   (263/7)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.308926 [NR_MAC]     263.17 Scheduling pucch reception in  263.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.308933 [PHY]   pack_ul_tti_request SFN/Slot:263.17
avril 09 13:41:19 [0m1712662879.308935 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.310042 [PHY]   pack_ul_tti_request SFN/Slot:263.18
avril 09 13:41:19 [0m1712662879.311343 [PHY]   pack_ul_tti_request SFN/Slot:263.19
avril 09 13:41:19 [0m1712662879.319544 [NR_MAC]   (263/17)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.321962 [NR_MAC]     264. 7 Scheduling pucch reception in  264. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.321970 [PHY]   pack_ul_tti_request SFN/Slot:264.7
avril 09 13:41:19 [0m1712662879.321973 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.324217 [NR_MAC]     264. 8 Scheduling pucch reception in  264. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:19 [0m1712662879.324221 [PHY]   pack_ul_tti_request SFN/Slot:264.8
avril 09 13:41:19 [0m1712662879.324223 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:19 [0m1712662879.333049 [NR_MAC]   (264/7)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.335517 [NR_MAC]     264.17 Scheduling pucch reception in  264.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.335530 [PHY]   pack_ul_tti_request SFN/Slot:264.17
avril 09 13:41:19 [0m1712662879.335533 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.336758 [PHY]   pack_ul_tti_request SFN/Slot:264.18
avril 09 13:41:19 [0m1712662879.337998 [PHY]   pack_ul_tti_request SFN/Slot:264.19
avril 09 13:41:19 [0m1712662879.346078 [NR_MAC]   (264/17)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.348640 [NR_MAC]     265. 7 Scheduling pucch reception in  265. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.348657 [PHY]   pack_ul_tti_request SFN/Slot:265.7
avril 09 13:41:19 [0m1712662879.348661 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.359816 [NR_MAC]   (265/7)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.362148 [NR_MAC]     265.17 Scheduling pucch reception in  265.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.362156 [PHY]   pack_ul_tti_request SFN/Slot:265.17
avril 09 13:41:19 [0m1712662879.362159 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.363314 [PHY]   pack_ul_tti_request SFN/Slot:265.18
avril 09 13:41:19 [0m1712662879.364593 [PHY]   pack_ul_tti_request SFN/Slot:265.19
avril 09 13:41:19 [0m1712662879.372410 [NR_MAC]   (265/17)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.374890 [NR_MAC]     266. 7 Scheduling pucch reception in  266. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.374897 [PHY]   pack_ul_tti_request SFN/Slot:266.7
avril 09 13:41:19 [0m1712662879.374900 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.385444 [NR_MAC]   (266/7)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.387723 [NR_MAC]     266.17 Scheduling pucch reception in  266.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.387732 [PHY]   pack_ul_tti_request SFN/Slot:266.17
avril 09 13:41:19 [0m1712662879.387734 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.388865 [PHY]   pack_ul_tti_request SFN/Slot:266.18
avril 09 13:41:19 [0m1712662879.390085 [PHY]   pack_ul_tti_request SFN/Slot:266.19
avril 09 13:41:19 [0m1712662879.391294 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 267/0 
avril 09 13:41:19 [0m1712662879.397918 [NR_MAC]   (266/17)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.399143 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 267/6 
avril 09 13:41:19 [0m1712662879.400295 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 267/7 
avril 09 13:41:19 [0m1712662879.400301 [NR_MAC]   pucch_acknack  267. 7 Scheduling pucch reception in  267. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.400320 [PHY]   pack_ul_tti_request SFN/Slot:267.7
avril 09 13:41:19 [0m1712662879.400323 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.411726 [NR_MAC]   (267/7)uci_01->pduBitmap:3
avril 09 13:41:19 [0m1712662879.414055 [NR_MAC]   pucch_acknack  267.17 Scheduling pucch reception in  267.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.414068 [PHY]   pack_ul_tti_request SFN/Slot:267.17
avril 09 13:41:19 [0m1712662879.414072 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.415174 [PHY]   pack_ul_tti_request SFN/Slot:267.18
avril 09 13:41:19 [0m1712662879.416682 [PHY]   pack_ul_tti_request SFN/Slot:267.19
avril 09 13:41:19 [0m1712662879.424848 [NR_MAC]   (267/17)uci_01->pduBitmap:3
avril 09 13:41:19 [0m1712662879.427185 [NR_MAC]     268. 7 Scheduling pucch reception in  268. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.427190 [PHY]   pack_ul_tti_request SFN/Slot:268.7
avril 09 13:41:19 [0m1712662879.427192 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.438612 [NR_MAC]   (268/7)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.440956 [NR_MAC]     268.17 Scheduling pucch reception in  268.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.440966 [PHY]   pack_ul_tti_request SFN/Slot:268.17
avril 09 13:41:19 [0m1712662879.440970 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.442038 [PHY]   pack_ul_tti_request SFN/Slot:268.18
avril 09 13:41:19 [0m1712662879.443136 [PHY]   pack_ul_tti_request SFN/Slot:268.19
avril 09 13:41:19 [0m1712662879.450868 [NR_MAC]   (268/17)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.453175 [NR_MAC]     269. 7 Scheduling pucch reception in  269. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.453184 [PHY]   pack_ul_tti_request SFN/Slot:269.7
avril 09 13:41:19 [0m1712662879.453187 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.464138 [NR_MAC]   (269/7)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.466723 [NR_MAC]     269.17 Scheduling pucch reception in  269.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.466760 [PHY]   pack_ul_tti_request SFN/Slot:269.17
avril 09 13:41:19 [0m1712662879.466762 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.467865 [PHY]   pack_ul_tti_request SFN/Slot:269.18
avril 09 13:41:19 [0m1712662879.469049 [PHY]   pack_ul_tti_request SFN/Slot:269.19
avril 09 13:41:19 [0m1712662879.476700 [NR_MAC]   (269/17)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.479038 [NR_MAC]     270. 7 Scheduling pucch reception in  270. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.479050 [PHY]   pack_ul_tti_request SFN/Slot:270.7
avril 09 13:41:19 [0m1712662879.479053 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.490165 [NR_MAC]   (270/7)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.492794 [NR_MAC]     270.17 Scheduling pucch reception in  270.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.492801 [PHY]   pack_ul_tti_request SFN/Slot:270.17
avril 09 13:41:19 [0m1712662879.492804 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.493885 [PHY]   pack_ul_tti_request SFN/Slot:270.18
avril 09 13:41:19 [0m1712662879.495080 [PHY]   pack_ul_tti_request SFN/Slot:270.19
avril 09 13:41:19 [0m1712662879.502862 [NR_MAC]   (270/17)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.505043 [NR_MAC]     271. 7 Scheduling pucch reception in  271. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.505052 [PHY]   pack_ul_tti_request SFN/Slot:271.7
avril 09 13:41:19 [0m1712662879.505055 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.516394 [NR_MAC]   (271/7)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.518966 [NR_MAC]     271.17 Scheduling pucch reception in  271.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.518972 [PHY]   pack_ul_tti_request SFN/Slot:271.17
avril 09 13:41:19 [0m1712662879.518974 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.520007 [PHY]   pack_ul_tti_request SFN/Slot:271.18
avril 09 13:41:19 [0m1712662879.521190 [PHY]   pack_ul_tti_request SFN/Slot:271.19
avril 09 13:41:19 [0m1712662879.528904 [NR_MAC]   (271/17)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.531366 [NR_MAC]     272. 7 Scheduling pucch reception in  272. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.531373 [PHY]   pack_ul_tti_request SFN/Slot:272.7
avril 09 13:41:19 [0m1712662879.531375 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.533655 [NR_MAC]     272. 8 Scheduling pucch reception in  272. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:19 [0m1712662879.533700 [PHY]   pack_ul_tti_request SFN/Slot:272.8
avril 09 13:41:19 [0m1712662879.533716 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:19 [0m1712662879.542832 [NR_MAC]   (272/7)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.545066 [NR_MAC]     272.17 Scheduling pucch reception in  272.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.545073 [PHY]   pack_ul_tti_request SFN/Slot:272.17
avril 09 13:41:19 [0m1712662879.545079 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.546233 [PHY]   pack_ul_tti_request SFN/Slot:272.18
avril 09 13:41:19 [0m1712662879.547530 [PHY]   pack_ul_tti_request SFN/Slot:272.19
avril 09 13:41:19 [0m1712662879.555084 [NR_MAC]   (272/17)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.557701 [NR_MAC]     273. 7 Scheduling pucch reception in  273. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.557709 [PHY]   pack_ul_tti_request SFN/Slot:273.7
avril 09 13:41:19 [0m1712662879.557711 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.569056 [NR_MAC]   (273/7)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.571569 [NR_MAC]     273.17 Scheduling pucch reception in  273.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.571576 [PHY]   pack_ul_tti_request SFN/Slot:273.17
avril 09 13:41:19 [0m1712662879.571578 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.572777 [PHY]   pack_ul_tti_request SFN/Slot:273.18
avril 09 13:41:19 [0m1712662879.573952 [PHY]   pack_ul_tti_request SFN/Slot:273.19
avril 09 13:41:19 [0m1712662879.581790 [NR_MAC]   (273/17)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.584033 [NR_MAC]     274. 7 Scheduling pucch reception in  274. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.584041 [PHY]   pack_ul_tti_request SFN/Slot:274.7
avril 09 13:41:19 [0m1712662879.584044 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.595273 [NR_MAC]   (274/7)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.597909 [NR_MAC]     274.17 Scheduling pucch reception in  274.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.597916 [PHY]   pack_ul_tti_request SFN/Slot:274.17
avril 09 13:41:19 [0m1712662879.597918 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.598989 [PHY]   pack_ul_tti_request SFN/Slot:274.18
avril 09 13:41:19 [0m1712662879.600112 [PHY]   pack_ul_tti_request SFN/Slot:274.19
avril 09 13:41:19 [0m1712662879.608041 [NR_MAC]   (274/17)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.610673 [NR_MAC]     275. 7 Scheduling pucch reception in  275. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.610715 [PHY]   pack_ul_tti_request SFN/Slot:275.7
avril 09 13:41:19 [0m1712662879.610729 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.621692 [NR_MAC]   (275/7)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.624010 [NR_MAC]     275.17 Scheduling pucch reception in  275.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.624020 [PHY]   pack_ul_tti_request SFN/Slot:275.17
avril 09 13:41:19 [0m1712662879.624022 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.625078 [PHY]   pack_ul_tti_request SFN/Slot:275.18
avril 09 13:41:19 [0m1712662879.626340 [PHY]   pack_ul_tti_request SFN/Slot:275.19
avril 09 13:41:19 [0m1712662879.633995 [NR_MAC]   (275/17)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.636570 [NR_MAC]     276. 7 Scheduling pucch reception in  276. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.636578 [PHY]   pack_ul_tti_request SFN/Slot:276.7
avril 09 13:41:19 [0m1712662879.636581 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.648054 [NR_MAC]   (276/7)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.650583 [NR_MAC]     276.17 Scheduling pucch reception in  276.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.650592 [PHY]   pack_ul_tti_request SFN/Slot:276.17
avril 09 13:41:19 [0m1712662879.650594 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.651729 [PHY]   pack_ul_tti_request SFN/Slot:276.18
avril 09 13:41:19 [0m1712662879.652908 [PHY]   pack_ul_tti_request SFN/Slot:276.19
avril 09 13:41:19 [0m1712662879.654037 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 277/0 
avril 09 13:41:19 [0m1712662879.660678 [NR_MAC]   (276/17)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.663169 [NR_MAC]   pucch_acknack  277. 7 Scheduling pucch reception in  277. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.663175 [PHY]   pack_ul_tti_request SFN/Slot:277.7
avril 09 13:41:19 [0m1712662879.663178 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.674291 [NR_MAC]   (277/7)uci_01->pduBitmap:3
avril 09 13:41:19 [0m1712662879.676816 [NR_MAC]     277.17 Scheduling pucch reception in  277.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.676823 [PHY]   pack_ul_tti_request SFN/Slot:277.17
avril 09 13:41:19 [0m1712662879.676825 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.678020 [PHY]   pack_ul_tti_request SFN/Slot:277.18
avril 09 13:41:19 [0m1712662879.679269 [PHY]   pack_ul_tti_request SFN/Slot:277.19
avril 09 13:41:19 [0m1712662879.687204 [NR_MAC]   (277/17)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.689983 [NR_MAC]     278. 7 Scheduling pucch reception in  278. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.689989 [PHY]   pack_ul_tti_request SFN/Slot:278.7
avril 09 13:41:19 [0m1712662879.689990 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.701132 [NR_MAC]   (278/7)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.703765 [NR_MAC]     278.17 Scheduling pucch reception in  278.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.703770 [PHY]   pack_ul_tti_request SFN/Slot:278.17
avril 09 13:41:19 [0m1712662879.703772 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.704888 [PHY]   pack_ul_tti_request SFN/Slot:278.18
avril 09 13:41:19 [0m1712662879.706042 [PHY]   pack_ul_tti_request SFN/Slot:278.19
avril 09 13:41:19 [0m1712662879.713843 [NR_MAC]   (278/17)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.716139 [NR_MAC]     279. 7 Scheduling pucch reception in  279. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.716144 [PHY]   pack_ul_tti_request SFN/Slot:279.7
avril 09 13:41:19 [0m1712662879.716146 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.727722 [NR_MAC]   (279/7)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.730048 [NR_MAC]     279.17 Scheduling pucch reception in  279.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.730059 [PHY]   pack_ul_tti_request SFN/Slot:279.17
avril 09 13:41:19 [0m1712662879.730062 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.731118 [PHY]   pack_ul_tti_request SFN/Slot:279.18
avril 09 13:41:19 [0m1712662879.732363 [PHY]   pack_ul_tti_request SFN/Slot:279.19
avril 09 13:41:19 [0m1712662879.739974 [NR_MAC]   (279/17)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.742408 [NR_MAC]     280. 7 Scheduling pucch reception in  280. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.742415 [PHY]   pack_ul_tti_request SFN/Slot:280.7
avril 09 13:41:19 [0m1712662879.742417 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.744583 [NR_MAC]     280. 8 Scheduling pucch reception in  280. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:19 [0m1712662879.744589 [PHY]   pack_ul_tti_request SFN/Slot:280.8
avril 09 13:41:19 [0m1712662879.744590 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:19 [0m1712662879.753566 [NR_MAC]   (280/7)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.755865 [NR_MAC]     280.17 Scheduling pucch reception in  280.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.755870 [PHY]   pack_ul_tti_request SFN/Slot:280.17
avril 09 13:41:19 [0m1712662879.755872 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.757016 [PHY]   pack_ul_tti_request SFN/Slot:280.18
avril 09 13:41:19 [0m1712662879.758289 [PHY]   pack_ul_tti_request SFN/Slot:280.19
avril 09 13:41:19 [0m1712662879.766242 [NR_MAC]   (280/17)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.768765 [NR_MAC]     281. 7 Scheduling pucch reception in  281. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.768782 [PHY]   pack_ul_tti_request SFN/Slot:281.7
avril 09 13:41:19 [0m1712662879.768796 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.779937 [NR_MAC]   (281/7)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.782310 [NR_MAC]     281.17 Scheduling pucch reception in  281.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.782315 [PHY]   pack_ul_tti_request SFN/Slot:281.17
avril 09 13:41:19 [0m1712662879.782317 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.783509 [PHY]   pack_ul_tti_request SFN/Slot:281.18
avril 09 13:41:19 [0m1712662879.784847 [PHY]   pack_ul_tti_request SFN/Slot:281.19
avril 09 13:41:19 [0m1712662879.792843 [NR_MAC]   (281/17)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.795216 [NR_MAC]     282. 7 Scheduling pucch reception in  282. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.795245 [PHY]   pack_ul_tti_request SFN/Slot:282.7
avril 09 13:41:19 [0m1712662879.795247 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.806540 [NR_MAC]   (282/7)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.808968 [NR_MAC]     282.17 Scheduling pucch reception in  282.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.808981 [PHY]   pack_ul_tti_request SFN/Slot:282.17
avril 09 13:41:19 [0m1712662879.808982 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.810068 [PHY]   pack_ul_tti_request SFN/Slot:282.18
avril 09 13:41:19 [0m1712662879.811293 [PHY]   pack_ul_tti_request SFN/Slot:282.19
avril 09 13:41:19 [0m1712662879.819321 [NR_MAC]   (282/17)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.821754 [NR_MAC]     283. 7 Scheduling pucch reception in  283. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.821769 [PHY]   pack_ul_tti_request SFN/Slot:283.7
avril 09 13:41:19 [0m1712662879.821771 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.832915 [NR_MAC]   (283/7)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.835191 [NR_MAC]     283.17 Scheduling pucch reception in  283.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.835195 [PHY]   pack_ul_tti_request SFN/Slot:283.17
avril 09 13:41:19 [0m1712662879.835197 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.836416 [PHY]   pack_ul_tti_request SFN/Slot:283.18
avril 09 13:41:19 [0m1712662879.837672 [PHY]   pack_ul_tti_request SFN/Slot:283.19
avril 09 13:41:19 [0m1712662879.845516 [NR_MAC]   (283/17)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.847931 [NR_MAC]     284. 7 Scheduling pucch reception in  284. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.847936 [PHY]   pack_ul_tti_request SFN/Slot:284.7
avril 09 13:41:19 [0m1712662879.847938 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.858973 [NR_MAC]   (284/7)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.861469 [NR_MAC]     284.17 Scheduling pucch reception in  284.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.861475 [PHY]   pack_ul_tti_request SFN/Slot:284.17
avril 09 13:41:19 [0m1712662879.861477 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.862526 [PHY]   pack_ul_tti_request SFN/Slot:284.18
avril 09 13:41:19 [0m1712662879.863738 [PHY]   pack_ul_tti_request SFN/Slot:284.19
avril 09 13:41:19 [0m1712662879.871234 [NR_MAC]   (284/17)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.873658 [NR_MAC]     285. 7 Scheduling pucch reception in  285. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.873673 [PHY]   pack_ul_tti_request SFN/Slot:285.7
avril 09 13:41:19 [0m1712662879.873676 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.884564 [NR_MAC]   (285/7)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.886895 [NR_MAC]     285.17 Scheduling pucch reception in  285.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.886899 [PHY]   pack_ul_tti_request SFN/Slot:285.17
avril 09 13:41:19 [0m1712662879.886900 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.888018 [PHY]   pack_ul_tti_request SFN/Slot:285.18
avril 09 13:41:19 [0m1712662879.889315 [PHY]   pack_ul_tti_request SFN/Slot:285.19
avril 09 13:41:19 [0m1712662879.896856 [NR_MAC]   (285/17)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.899442 [NR_MAC]     286. 7 Scheduling pucch reception in  286. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.899448 [PHY]   pack_ul_tti_request SFN/Slot:286.7
avril 09 13:41:19 [0m1712662879.899453 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.910268 [NR_MAC]   (286/7)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.912796 [NR_MAC]     286.17 Scheduling pucch reception in  286.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.912801 [PHY]   pack_ul_tti_request SFN/Slot:286.17
avril 09 13:41:19 [0m1712662879.912803 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.913868 [PHY]   pack_ul_tti_request SFN/Slot:286.18
avril 09 13:41:19 [0m1712662879.915064 [PHY]   pack_ul_tti_request SFN/Slot:286.19
avril 09 13:41:19 [0m1712662879.916255 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 287/0 
avril 09 13:41:19 [0m1712662879.922809 [NR_MAC]   (286/17)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.925200 [NR_MAC]   pucch_acknack  287. 7 Scheduling pucch reception in  287. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.925242 [PHY]   pack_ul_tti_request SFN/Slot:287.7
avril 09 13:41:19 [0m1712662879.925258 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.936062 [NR_MAC]   (287/7)uci_01->pduBitmap:3
avril 09 13:41:19 [0m1712662879.938454 [NR_MAC]     287.17 Scheduling pucch reception in  287.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.938470 [PHY]   pack_ul_tti_request SFN/Slot:287.17
avril 09 13:41:19 [0m1712662879.938473 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.939732 [PHY]   pack_ul_tti_request SFN/Slot:287.18
avril 09 13:41:19 [0m1712662879.940990 [PHY]   pack_ul_tti_request SFN/Slot:287.19
avril 09 13:41:19 [0m1712662879.948791 [NR_MAC]   (287/17)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.951205 [NR_MAC]     288. 7 Scheduling pucch reception in  288. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.951214 [PHY]   pack_ul_tti_request SFN/Slot:288.7
avril 09 13:41:19 [0m1712662879.951217 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.953276 [NR_MAC]     288. 8 Scheduling pucch reception in  288. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:19 [0m1712662879.953282 [PHY]   pack_ul_tti_request SFN/Slot:288.8
avril 09 13:41:19 [0m1712662879.953283 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:19 [0m1712662879.962304 [NR_MAC]   (288/7)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.964931 [NR_MAC]     288.17 Scheduling pucch reception in  288.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.964939 [PHY]   pack_ul_tti_request SFN/Slot:288.17
avril 09 13:41:19 [0m1712662879.964942 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.965971 [PHY]   pack_ul_tti_request SFN/Slot:288.18
avril 09 13:41:19 [0m1712662879.967161 [PHY]   pack_ul_tti_request SFN/Slot:288.19
avril 09 13:41:19 [0m1712662879.974877 [NR_MAC]   (288/17)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.977147 [NR_MAC]     289. 7 Scheduling pucch reception in  289. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.977154 [PHY]   pack_ul_tti_request SFN/Slot:289.7
avril 09 13:41:19 [0m1712662879.977157 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.988414 [NR_MAC]   (289/7)uci_01->pduBitmap:1
avril 09 13:41:19 [0m1712662879.990998 [NR_MAC]     289.17 Scheduling pucch reception in  289.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:19 [0m1712662879.991008 [PHY]   pack_ul_tti_request SFN/Slot:289.17
avril 09 13:41:19 [0m1712662879.991010 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:19 [0m1712662879.992046 [PHY]   pack_ul_tti_request SFN/Slot:289.18
avril 09 13:41:19 [0m1712662879.993148 [PHY]   pack_ul_tti_request SFN/Slot:289.19
avril 09 13:41:19 [0m1712662880.001241 [NR_MAC]   (289/17)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.003809 [NR_MAC]     290. 7 Scheduling pucch reception in  290. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.003820 [PHY]   pack_ul_tti_request SFN/Slot:290.7
avril 09 13:41:20 [0m1712662880.003824 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.015194 [NR_MAC]   (290/7)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.017764 [NR_MAC]     290.17 Scheduling pucch reception in  290.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.017773 [PHY]   pack_ul_tti_request SFN/Slot:290.17
avril 09 13:41:20 [0m1712662880.017776 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.018902 [PHY]   pack_ul_tti_request SFN/Slot:290.18
avril 09 13:41:20 [0m1712662880.020076 [PHY]   pack_ul_tti_request SFN/Slot:290.19
avril 09 13:41:20 [0m1712662880.028096 [NR_MAC]   (290/17)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.030602 [NR_MAC]     291. 7 Scheduling pucch reception in  291. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.030634 [PHY]   pack_ul_tti_request SFN/Slot:291.7
avril 09 13:41:20 [0m1712662880.030657 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.041998 [NR_MAC]   (291/7)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.044512 [NR_MAC]     291.17 Scheduling pucch reception in  291.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.044538 [PHY]   pack_ul_tti_request SFN/Slot:291.17
avril 09 13:41:20 [0m1712662880.044592 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.045763 [PHY]   pack_ul_tti_request SFN/Slot:291.18
avril 09 13:41:20 [0m1712662880.046996 [PHY]   pack_ul_tti_request SFN/Slot:291.19
avril 09 13:41:20 [0m1712662880.054948 [NR_MAC]   (291/17)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.057492 [NR_MAC]     292. 7 Scheduling pucch reception in  292. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.057525 [PHY]   pack_ul_tti_request SFN/Slot:292.7
avril 09 13:41:20 [0m1712662880.057529 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.068537 [NR_MAC]   (292/7)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.070921 [NR_MAC]     292.17 Scheduling pucch reception in  292.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.070938 [PHY]   pack_ul_tti_request SFN/Slot:292.17
avril 09 13:41:20 [0m1712662880.070941 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.072025 [PHY]   pack_ul_tti_request SFN/Slot:292.18
avril 09 13:41:20 [0m1712662880.073185 [PHY]   pack_ul_tti_request SFN/Slot:292.19
avril 09 13:41:20 [0m1712662880.081065 [NR_MAC]   (292/17)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.083602 [NR_MAC]     293. 7 Scheduling pucch reception in  293. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.083609 [PHY]   pack_ul_tti_request SFN/Slot:293.7
avril 09 13:41:20 [0m1712662880.083612 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.094819 [NR_MAC]   (293/7)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.097122 [NR_MAC]     293.17 Scheduling pucch reception in  293.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.097128 [PHY]   pack_ul_tti_request SFN/Slot:293.17
avril 09 13:41:20 [0m1712662880.097130 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.098244 [PHY]   pack_ul_tti_request SFN/Slot:293.18
avril 09 13:41:20 [0m1712662880.099642 [PHY]   pack_ul_tti_request SFN/Slot:293.19
avril 09 13:41:20 [0m1712662880.107407 [NR_MAC]   (293/17)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.109945 [NR_MAC]     294. 7 Scheduling pucch reception in  294. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.109951 [PHY]   pack_ul_tti_request SFN/Slot:294.7
avril 09 13:41:20 [0m1712662880.109953 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.121173 [NR_MAC]   (294/7)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.123832 [NR_MAC]     294.17 Scheduling pucch reception in  294.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.123842 [PHY]   pack_ul_tti_request SFN/Slot:294.17
avril 09 13:41:20 [0m1712662880.123845 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.125059 [PHY]   pack_ul_tti_request SFN/Slot:294.18
avril 09 13:41:20 [0m1712662880.126171 [PHY]   pack_ul_tti_request SFN/Slot:294.19
avril 09 13:41:20 [0m1712662880.133954 [NR_MAC]   (294/17)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.136638 [NR_MAC]     295. 7 Scheduling pucch reception in  295. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.136682 [PHY]   pack_ul_tti_request SFN/Slot:295.7
avril 09 13:41:20 [0m1712662880.136699 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.147890 [NR_MAC]   (295/7)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.150204 [NR_MAC]     295.17 Scheduling pucch reception in  295.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.150214 [PHY]   pack_ul_tti_request SFN/Slot:295.17
avril 09 13:41:20 [0m1712662880.150216 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.151309 [PHY]   pack_ul_tti_request SFN/Slot:295.18
avril 09 13:41:20 [0m1712662880.152649 [PHY]   pack_ul_tti_request SFN/Slot:295.19
avril 09 13:41:20 [0m1712662880.160619 [NR_MAC]   (295/17)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.163033 [NR_MAC]     296. 7 Scheduling pucch reception in  296. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.163040 [PHY]   pack_ul_tti_request SFN/Slot:296.7
avril 09 13:41:20 [0m1712662880.163043 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.165045 [NR_MAC]     296. 8 Scheduling pucch reception in  296. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:20 [0m1712662880.165050 [PHY]   pack_ul_tti_request SFN/Slot:296.8
avril 09 13:41:20 [0m1712662880.165051 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:20 [0m1712662880.174282 [NR_MAC]   (296/7)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.176987 [NR_MAC]     296.17 Scheduling pucch reception in  296.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.176994 [PHY]   pack_ul_tti_request SFN/Slot:296.17
avril 09 13:41:20 [0m1712662880.176997 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.178069 [PHY]   pack_ul_tti_request SFN/Slot:296.18
avril 09 13:41:20 [0m1712662880.179375 [PHY]   pack_ul_tti_request SFN/Slot:296.19
avril 09 13:41:20 [0m1712662880.180701 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 297/0 
avril 09 13:41:20 [0m1712662880.187387 [NR_MAC]   (296/17)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.189930 [NR_MAC]   pucch_acknack  297. 7 Scheduling pucch reception in  297. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.189937 [PHY]   pack_ul_tti_request SFN/Slot:297.7
avril 09 13:41:20 [0m1712662880.189940 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.201154 [NR_MAC]   (297/7)uci_01->pduBitmap:3
avril 09 13:41:20 [0m1712662880.203756 [NR_MAC]     297.17 Scheduling pucch reception in  297.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.203765 [PHY]   pack_ul_tti_request SFN/Slot:297.17
avril 09 13:41:20 [0m1712662880.203767 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.204940 [PHY]   pack_ul_tti_request SFN/Slot:297.18
avril 09 13:41:20 [0m1712662880.206147 [PHY]   pack_ul_tti_request SFN/Slot:297.19
avril 09 13:41:20 [0m1712662880.213967 [NR_MAC]   (297/17)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.216612 [NR_MAC]     298. 7 Scheduling pucch reception in  298. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.216646 [PHY]   pack_ul_tti_request SFN/Slot:298.7
avril 09 13:41:20 [0m1712662880.216663 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.227997 [NR_MAC]   (298/7)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.230548 [NR_MAC]     298.17 Scheduling pucch reception in  298.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.230558 [PHY]   pack_ul_tti_request SFN/Slot:298.17
avril 09 13:41:20 [0m1712662880.230560 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.231747 [PHY]   pack_ul_tti_request SFN/Slot:298.18
avril 09 13:41:20 [0m1712662880.232882 [PHY]   pack_ul_tti_request SFN/Slot:298.19
avril 09 13:41:20 [0m1712662880.240836 [NR_MAC]   (298/17)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.243143 [NR_MAC]     299. 7 Scheduling pucch reception in  299. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.243149 [PHY]   pack_ul_tti_request SFN/Slot:299.7
avril 09 13:41:20 [0m1712662880.243152 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.253970 [NR_MAC]   (299/7)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.256513 [NR_MAC]     299.17 Scheduling pucch reception in  299.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.256534 [PHY]   pack_ul_tti_request SFN/Slot:299.17
avril 09 13:41:20 [0m1712662880.256537 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.257709 [PHY]   pack_ul_tti_request SFN/Slot:299.18
avril 09 13:41:20 [0m1712662880.258936 [PHY]   pack_ul_tti_request SFN/Slot:299.19
avril 09 13:41:20 [0m1712662880.266842 [NR_MAC]   (299/17)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.269171 [NR_MAC]     300. 7 Scheduling pucch reception in  300. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.269179 [PHY]   pack_ul_tti_request SFN/Slot:300.7
avril 09 13:41:20 [0m1712662880.269182 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.280524 [NR_MAC]   (300/7)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.282935 [NR_MAC]     300.17 Scheduling pucch reception in  300.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.282940 [PHY]   pack_ul_tti_request SFN/Slot:300.17
avril 09 13:41:20 [0m1712662880.282942 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.284077 [PHY]   pack_ul_tti_request SFN/Slot:300.18
avril 09 13:41:20 [0m1712662880.285439 [PHY]   pack_ul_tti_request SFN/Slot:300.19
avril 09 13:41:20 [0m1712662880.293158 [NR_MAC]   (300/17)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.295883 [NR_MAC]     301. 7 Scheduling pucch reception in  301. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.295899 [PHY]   pack_ul_tti_request SFN/Slot:301.7
avril 09 13:41:20 [0m1712662880.295902 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.307021 [NR_MAC]   (301/7)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.309507 [NR_MAC]     301.17 Scheduling pucch reception in  301.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.309556 [PHY]   pack_ul_tti_request SFN/Slot:301.17
avril 09 13:41:20 [0m1712662880.309570 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.310770 [PHY]   pack_ul_tti_request SFN/Slot:301.18
avril 09 13:41:20 [0m1712662880.311900 [PHY]   pack_ul_tti_request SFN/Slot:301.19
avril 09 13:41:20 [0m1712662880.319708 [NR_MAC]   (301/17)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.322071 [NR_MAC]     302. 7 Scheduling pucch reception in  302. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.322079 [PHY]   pack_ul_tti_request SFN/Slot:302.7
avril 09 13:41:20 [0m1712662880.322082 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.333239 [NR_MAC]   (302/7)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.335891 [NR_MAC]     302.17 Scheduling pucch reception in  302.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.335898 [PHY]   pack_ul_tti_request SFN/Slot:302.17
avril 09 13:41:20 [0m1712662880.335901 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.337046 [PHY]   pack_ul_tti_request SFN/Slot:302.18
avril 09 13:41:20 [0m1712662880.338320 [PHY]   pack_ul_tti_request SFN/Slot:302.19
avril 09 13:41:20 [0m1712662880.346213 [NR_MAC]   (302/17)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.348961 [NR_MAC]     303. 7 Scheduling pucch reception in  303. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.348974 [PHY]   pack_ul_tti_request SFN/Slot:303.7
avril 09 13:41:20 [0m1712662880.348977 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.360139 [NR_MAC]   (303/7)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.362592 [NR_MAC]     303.17 Scheduling pucch reception in  303.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.362605 [PHY]   pack_ul_tti_request SFN/Slot:303.17
avril 09 13:41:20 [0m1712662880.362609 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.363679 [PHY]   pack_ul_tti_request SFN/Slot:303.18
avril 09 13:41:20 [0m1712662880.364847 [PHY]   pack_ul_tti_request SFN/Slot:303.19
avril 09 13:41:20 [0m1712662880.372769 [NR_MAC]   (303/17)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.375171 [NR_MAC]     304. 7 Scheduling pucch reception in  304. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.375177 [PHY]   pack_ul_tti_request SFN/Slot:304.7
avril 09 13:41:20 [0m1712662880.375179 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.377213 [NR_MAC]     304. 8 Scheduling pucch reception in  304. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:20 [0m1712662880.377217 [PHY]   pack_ul_tti_request SFN/Slot:304.8
avril 09 13:41:20 [0m1712662880.377219 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:20 [0m1712662880.385984 [NR_MAC]   (304/7)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.388391 [NR_MAC]     304.17 Scheduling pucch reception in  304.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.388396 [PHY]   pack_ul_tti_request SFN/Slot:304.17
avril 09 13:41:20 [0m1712662880.388397 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.389530 [PHY]   pack_ul_tti_request SFN/Slot:304.18
avril 09 13:41:20 [0m1712662880.390762 [PHY]   pack_ul_tti_request SFN/Slot:304.19
avril 09 13:41:20 [0m1712662880.397980 [NR_MAC]   (304/17)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.399282 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 305/6 
avril 09 13:41:20 [0m1712662880.400309 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 305/7 
avril 09 13:41:20 [0m1712662880.400319 [NR_MAC]     305. 7 Scheduling pucch reception in  305. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.400358 [PHY]   pack_ul_tti_request SFN/Slot:305.7
avril 09 13:41:20 [0m1712662880.400359 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.411076 [NR_MAC]   (305/7)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.413491 [NR_MAC]   pucch_acknack  305.17 Scheduling pucch reception in  305.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.413502 [PHY]   pack_ul_tti_request SFN/Slot:305.17
avril 09 13:41:20 [0m1712662880.413505 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.414678 [PHY]   pack_ul_tti_request SFN/Slot:305.18
avril 09 13:41:20 [0m1712662880.415883 [PHY]   pack_ul_tti_request SFN/Slot:305.19
avril 09 13:41:20 [0m1712662880.423740 [NR_MAC]   (305/17)uci_01->pduBitmap:3
avril 09 13:41:20 [0m1712662880.426105 [NR_MAC]     306. 7 Scheduling pucch reception in  306. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.426110 [PHY]   pack_ul_tti_request SFN/Slot:306.7
avril 09 13:41:20 [0m1712662880.426112 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.437264 [NR_MAC]   (306/7)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.439753 [NR_MAC]     306.17 Scheduling pucch reception in  306.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.439757 [PHY]   pack_ul_tti_request SFN/Slot:306.17
avril 09 13:41:20 [0m1712662880.439759 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.440869 [PHY]   pack_ul_tti_request SFN/Slot:306.18
avril 09 13:41:20 [0m1712662880.442009 [PHY]   pack_ul_tti_request SFN/Slot:306.19
avril 09 13:41:20 [0m1712662880.443155 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 307/0 
avril 09 13:41:20 [0m1712662880.449901 [NR_MAC]   (306/17)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.452088 [NR_MAC]   pucch_acknack  307. 7 Scheduling pucch reception in  307. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.452099 [PHY]   pack_ul_tti_request SFN/Slot:307.7
avril 09 13:41:20 [0m1712662880.452111 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.463373 [NR_MAC]   (307/7)uci_01->pduBitmap:3
avril 09 13:41:20 [0m1712662880.465954 [NR_MAC]     307.17 Scheduling pucch reception in  307.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.465963 [PHY]   pack_ul_tti_request SFN/Slot:307.17
avril 09 13:41:20 [0m1712662880.465965 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.467031 [PHY]   pack_ul_tti_request SFN/Slot:307.18
avril 09 13:41:20 [0m1712662880.468276 [PHY]   pack_ul_tti_request SFN/Slot:307.19
avril 09 13:41:20 [0m1712662880.476120 [NR_MAC]   (307/17)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.478701 [NR_MAC]     308. 7 Scheduling pucch reception in  308. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.478714 [PHY]   pack_ul_tti_request SFN/Slot:308.7
avril 09 13:41:20 [0m1712662880.478718 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.489838 [NR_MAC]   (308/7)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.492063 [NR_MAC]     308.17 Scheduling pucch reception in  308.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.492070 [PHY]   pack_ul_tti_request SFN/Slot:308.17
avril 09 13:41:20 [0m1712662880.492074 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.493149 [PHY]   pack_ul_tti_request SFN/Slot:308.18
avril 09 13:41:20 [0m1712662880.494494 [PHY]   pack_ul_tti_request SFN/Slot:308.19
avril 09 13:41:20 [0m1712662880.502114 [NR_MAC]   (308/17)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.504866 [NR_MAC]     309. 7 Scheduling pucch reception in  309. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.504874 [PHY]   pack_ul_tti_request SFN/Slot:309.7
avril 09 13:41:20 [0m1712662880.504877 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.516335 [NR_MAC]   (309/7)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.518876 [NR_MAC]     309.17 Scheduling pucch reception in  309.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.518884 [PHY]   pack_ul_tti_request SFN/Slot:309.17
avril 09 13:41:20 [0m1712662880.518887 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.520057 [PHY]   pack_ul_tti_request SFN/Slot:309.18
avril 09 13:41:20 [0m1712662880.521274 [PHY]   pack_ul_tti_request SFN/Slot:309.19
avril 09 13:41:20 [0m1712662880.529143 [NR_MAC]   (309/17)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.531821 [NR_MAC]     310. 7 Scheduling pucch reception in  310. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.531830 [PHY]   pack_ul_tti_request SFN/Slot:310.7
avril 09 13:41:20 [0m1712662880.531833 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.542838 [NR_MAC]   (310/7)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.545125 [NR_MAC]     310.17 Scheduling pucch reception in  310.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.545134 [PHY]   pack_ul_tti_request SFN/Slot:310.17
avril 09 13:41:20 [0m1712662880.545137 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.546276 [PHY]   pack_ul_tti_request SFN/Slot:310.18
avril 09 13:41:20 [0m1712662880.547615 [PHY]   pack_ul_tti_request SFN/Slot:310.19
avril 09 13:41:20 [0m1712662880.555022 [NR_MAC]   (310/17)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.557630 [NR_MAC]     311. 7 Scheduling pucch reception in  311. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.557637 [PHY]   pack_ul_tti_request SFN/Slot:311.7
avril 09 13:41:20 [0m1712662880.557639 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.568910 [NR_MAC]   (311/7)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.571131 [NR_MAC]     311.17 Scheduling pucch reception in  311.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.571137 [PHY]   pack_ul_tti_request SFN/Slot:311.17
avril 09 13:41:20 [0m1712662880.571139 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.572302 [PHY]   pack_ul_tti_request SFN/Slot:311.18
avril 09 13:41:20 [0m1712662880.573551 [PHY]   pack_ul_tti_request SFN/Slot:311.19
avril 09 13:41:20 [0m1712662880.581200 [NR_MAC]   (311/17)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.583809 [NR_MAC]     312. 7 Scheduling pucch reception in  312. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.583817 [PHY]   pack_ul_tti_request SFN/Slot:312.7
avril 09 13:41:20 [0m1712662880.583820 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.585937 [NR_MAC]     312. 8 Scheduling pucch reception in  312. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:20 [0m1712662880.585942 [PHY]   pack_ul_tti_request SFN/Slot:312.8
avril 09 13:41:20 [0m1712662880.585943 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:20 [0m1712662880.595082 [NR_MAC]   (312/7)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.597638 [NR_MAC]     312.17 Scheduling pucch reception in  312.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.597644 [PHY]   pack_ul_tti_request SFN/Slot:312.17
avril 09 13:41:20 [0m1712662880.597647 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.598859 [PHY]   pack_ul_tti_request SFN/Slot:312.18
avril 09 13:41:20 [0m1712662880.599988 [PHY]   pack_ul_tti_request SFN/Slot:312.19
avril 09 13:41:20 [0m1712662880.608087 [NR_MAC]   (312/17)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.610776 [NR_MAC]     313. 7 Scheduling pucch reception in  313. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.610785 [PHY]   pack_ul_tti_request SFN/Slot:313.7
avril 09 13:41:20 [0m1712662880.610788 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.621852 [NR_MAC]   (313/7)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.624091 [NR_MAC]     313.17 Scheduling pucch reception in  313.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.624098 [PHY]   pack_ul_tti_request SFN/Slot:313.17
avril 09 13:41:20 [0m1712662880.624100 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.625165 [PHY]   pack_ul_tti_request SFN/Slot:313.18
avril 09 13:41:20 [0m1712662880.626496 [PHY]   pack_ul_tti_request SFN/Slot:313.19
avril 09 13:41:20 [0m1712662880.634112 [NR_MAC]   (313/17)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.636770 [NR_MAC]     314. 7 Scheduling pucch reception in  314. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.636781 [PHY]   pack_ul_tti_request SFN/Slot:314.7
avril 09 13:41:20 [0m1712662880.636784 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.647979 [NR_MAC]   (314/7)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.650442 [NR_MAC]     314.17 Scheduling pucch reception in  314.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.650448 [PHY]   pack_ul_tti_request SFN/Slot:314.17
avril 09 13:41:20 [0m1712662880.650451 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.651664 [PHY]   pack_ul_tti_request SFN/Slot:314.18
avril 09 13:41:20 [0m1712662880.652930 [PHY]   pack_ul_tti_request SFN/Slot:314.19
avril 09 13:41:20 [0m1712662880.660644 [NR_MAC]   (314/17)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.662991 [NR_MAC]     315. 7 Scheduling pucch reception in  315. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.662999 [PHY]   pack_ul_tti_request SFN/Slot:315.7
avril 09 13:41:20 [0m1712662880.663002 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.674113 [NR_MAC]   (315/7)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.676778 [NR_MAC]     315.17 Scheduling pucch reception in  315.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.676786 [PHY]   pack_ul_tti_request SFN/Slot:315.17
avril 09 13:41:20 [0m1712662880.676789 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.677879 [PHY]   pack_ul_tti_request SFN/Slot:315.18
avril 09 13:41:20 [0m1712662880.679103 [PHY]   pack_ul_tti_request SFN/Slot:315.19
avril 09 13:41:20 [0m1712662880.686924 [NR_MAC]   (315/17)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.689351 [NR_MAC]     316. 7 Scheduling pucch reception in  316. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.689358 [PHY]   pack_ul_tti_request SFN/Slot:316.7
avril 09 13:41:20 [0m1712662880.689361 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.700385 [NR_MAC]   (316/7)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.702982 [NR_MAC]     316.17 Scheduling pucch reception in  316.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.702987 [PHY]   pack_ul_tti_request SFN/Slot:316.17
avril 09 13:41:20 [0m1712662880.702990 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.704053 [PHY]   pack_ul_tti_request SFN/Slot:316.18
avril 09 13:41:20 [0m1712662880.705274 [PHY]   pack_ul_tti_request SFN/Slot:316.19
avril 09 13:41:20 [0m1712662880.706500 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 317/0 
avril 09 13:41:20 [0m1712662880.713132 [NR_MAC]   (316/17)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.715643 [NR_MAC]   pucch_acknack  317. 7 Scheduling pucch reception in  317. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.715686 [PHY]   pack_ul_tti_request SFN/Slot:317.7
avril 09 13:41:20 [0m1712662880.715701 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.726720 [NR_MAC]   (317/7)uci_01->pduBitmap:3
avril 09 13:41:20 [0m1712662880.729059 [NR_MAC]     317.17 Scheduling pucch reception in  317.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.729068 [PHY]   pack_ul_tti_request SFN/Slot:317.17
avril 09 13:41:20 [0m1712662880.729070 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.730216 [PHY]   pack_ul_tti_request SFN/Slot:317.18
avril 09 13:41:20 [0m1712662880.731370 [PHY]   pack_ul_tti_request SFN/Slot:317.19
avril 09 13:41:20 [0m1712662880.738876 [NR_MAC]   (317/17)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.741402 [NR_MAC]     318. 7 Scheduling pucch reception in  318. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.741409 [PHY]   pack_ul_tti_request SFN/Slot:318.7
avril 09 13:41:20 [0m1712662880.741422 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.752408 [NR_MAC]   (318/7)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.754972 [NR_MAC]     318.17 Scheduling pucch reception in  318.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.754982 [PHY]   pack_ul_tti_request SFN/Slot:318.17
avril 09 13:41:20 [0m1712662880.754985 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.756024 [PHY]   pack_ul_tti_request SFN/Slot:318.18
avril 09 13:41:20 [0m1712662880.757229 [PHY]   pack_ul_tti_request SFN/Slot:318.19
avril 09 13:41:20 [0m1712662880.765019 [NR_MAC]   (318/17)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.767665 [NR_MAC]     319. 7 Scheduling pucch reception in  319. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.767715 [PHY]   pack_ul_tti_request SFN/Slot:319.7
avril 09 13:41:20 [0m1712662880.767730 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.778670 [NR_MAC]   (319/7)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.781021 [NR_MAC]     319.17 Scheduling pucch reception in  319.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.781028 [PHY]   pack_ul_tti_request SFN/Slot:319.17
avril 09 13:41:20 [0m1712662880.781030 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.782100 [PHY]   pack_ul_tti_request SFN/Slot:319.18
avril 09 13:41:20 [0m1712662880.783300 [PHY]   pack_ul_tti_request SFN/Slot:319.19
avril 09 13:41:20 [0m1712662880.791044 [NR_MAC]   (319/17)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.793722 [NR_MAC]     320. 7 Scheduling pucch reception in  320. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.793729 [PHY]   pack_ul_tti_request SFN/Slot:320.7
avril 09 13:41:20 [0m1712662880.793733 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.795866 [NR_MAC]     320. 8 Scheduling pucch reception in  320. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:20 [0m1712662880.795872 [PHY]   pack_ul_tti_request SFN/Slot:320.8
avril 09 13:41:20 [0m1712662880.795874 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:20 [0m1712662880.804898 [NR_MAC]   (320/7)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.807354 [NR_MAC]     320.17 Scheduling pucch reception in  320.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.807361 [PHY]   pack_ul_tti_request SFN/Slot:320.17
avril 09 13:41:20 [0m1712662880.807363 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.808541 [PHY]   pack_ul_tti_request SFN/Slot:320.18
avril 09 13:41:20 [0m1712662880.809817 [PHY]   pack_ul_tti_request SFN/Slot:320.19
avril 09 13:41:20 [0m1712662880.817606 [NR_MAC]   (320/17)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.819985 [NR_MAC]     321. 7 Scheduling pucch reception in  321. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.819992 [PHY]   pack_ul_tti_request SFN/Slot:321.7
avril 09 13:41:20 [0m1712662880.819994 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.831049 [NR_MAC]   (321/7)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.833395 [NR_MAC]     321.17 Scheduling pucch reception in  321.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.833443 [PHY]   pack_ul_tti_request SFN/Slot:321.17
avril 09 13:41:20 [0m1712662880.833446 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.834569 [PHY]   pack_ul_tti_request SFN/Slot:321.18
avril 09 13:41:20 [0m1712662880.835860 [PHY]   pack_ul_tti_request SFN/Slot:321.19
avril 09 13:41:20 [0m1712662880.843550 [NR_MAC]   (321/17)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.846063 [NR_MAC]     322. 7 Scheduling pucch reception in  322. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.846079 [PHY]   pack_ul_tti_request SFN/Slot:322.7
avril 09 13:41:20 [0m1712662880.846083 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.857399 [NR_MAC]   (322/7)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.859950 [NR_MAC]     322.17 Scheduling pucch reception in  322.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.859962 [PHY]   pack_ul_tti_request SFN/Slot:322.17
avril 09 13:41:20 [0m1712662880.859965 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.861012 [PHY]   pack_ul_tti_request SFN/Slot:322.18
avril 09 13:41:20 [0m1712662880.862293 [PHY]   pack_ul_tti_request SFN/Slot:322.19
avril 09 13:41:20 [0m1712662880.869826 [NR_MAC]   (322/17)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.872178 [NR_MAC]     323. 7 Scheduling pucch reception in  323. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.872188 [PHY]   pack_ul_tti_request SFN/Slot:323.7
avril 09 13:41:20 [0m1712662880.872200 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.882951 [NR_MAC]   (323/7)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.885517 [NR_MAC]     323.17 Scheduling pucch reception in  323.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.885529 [PHY]   pack_ul_tti_request SFN/Slot:323.17
avril 09 13:41:20 [0m1712662880.885533 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.886629 [PHY]   pack_ul_tti_request SFN/Slot:323.18
avril 09 13:41:20 [0m1712662880.887868 [PHY]   pack_ul_tti_request SFN/Slot:323.19
avril 09 13:41:20 [0m1712662880.895511 [NR_MAC]   (323/17)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.898058 [NR_MAC]     324. 7 Scheduling pucch reception in  324. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.898068 [PHY]   pack_ul_tti_request SFN/Slot:324.7
avril 09 13:41:20 [0m1712662880.898071 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.909165 [NR_MAC]   (324/7)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.911874 [NR_MAC]     324.17 Scheduling pucch reception in  324.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.911883 [PHY]   pack_ul_tti_request SFN/Slot:324.17
avril 09 13:41:20 [0m1712662880.911886 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.913010 [PHY]   pack_ul_tti_request SFN/Slot:324.18
avril 09 13:41:20 [0m1712662880.914222 [PHY]   pack_ul_tti_request SFN/Slot:324.19
avril 09 13:41:20 [0m1712662880.922186 [NR_MAC]   (324/17)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.924760 [NR_MAC]     325. 7 Scheduling pucch reception in  325. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.924766 [PHY]   pack_ul_tti_request SFN/Slot:325.7
avril 09 13:41:20 [0m1712662880.924768 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.935810 [NR_MAC]   (325/7)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.938029 [NR_MAC]     325.17 Scheduling pucch reception in  325.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.938037 [PHY]   pack_ul_tti_request SFN/Slot:325.17
avril 09 13:41:20 [0m1712662880.938039 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.939098 [PHY]   pack_ul_tti_request SFN/Slot:325.18
avril 09 13:41:20 [0m1712662880.940216 [PHY]   pack_ul_tti_request SFN/Slot:325.19
avril 09 13:41:20 [0m1712662880.947990 [NR_MAC]   (325/17)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.950573 [NR_MAC]     326. 7 Scheduling pucch reception in  326. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.950581 [PHY]   pack_ul_tti_request SFN/Slot:326.7
avril 09 13:41:20 [0m1712662880.950588 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.961827 [NR_MAC]   (326/7)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.964067 [NR_MAC]     326.17 Scheduling pucch reception in  326.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.964077 [PHY]   pack_ul_tti_request SFN/Slot:326.17
avril 09 13:41:20 [0m1712662880.964080 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.965162 [PHY]   pack_ul_tti_request SFN/Slot:326.18
avril 09 13:41:20 [0m1712662880.966366 [PHY]   pack_ul_tti_request SFN/Slot:326.19
avril 09 13:41:20 [0m1712662880.967674 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 327/0 
avril 09 13:41:20 [0m1712662880.974044 [NR_MAC]   (326/17)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662880.976427 [NR_MAC]   pucch_acknack  327. 7 Scheduling pucch reception in  327. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.976436 [PHY]   pack_ul_tti_request SFN/Slot:327.7
avril 09 13:41:20 [0m1712662880.976439 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.988020 [NR_MAC]   (327/7)uci_01->pduBitmap:3
avril 09 13:41:20 [0m1712662880.990225 [NR_MAC]     327.17 Scheduling pucch reception in  327.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662880.990234 [PHY]   pack_ul_tti_request SFN/Slot:327.17
avril 09 13:41:20 [0m1712662880.990245 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:20 [0m1712662880.991321 [PHY]   pack_ul_tti_request SFN/Slot:327.18
avril 09 13:41:20 [0m1712662880.992573 [PHY]   pack_ul_tti_request SFN/Slot:327.19
avril 09 13:41:20 [0m1712662881.000662 [NR_MAC]   (327/17)uci_01->pduBitmap:1
avril 09 13:41:20 [0m1712662881.003268 [NR_MAC]     328. 7 Scheduling pucch reception in  328. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:20 [0m1712662881.003277 [PHY]   pack_ul_tti_request SFN/Slot:328.7
avril 09 13:41:20 [0m1712662881.003280 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.005294 [NR_MAC]     328. 8 Scheduling pucch reception in  328. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:21 [0m1712662881.005332 [PHY]   pack_ul_tti_request SFN/Slot:328.8
avril 09 13:41:21 [0m1712662881.005344 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:21 [0m1712662881.014155 [NR_MAC]   (328/7)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.016539 [NR_MAC]     328.17 Scheduling pucch reception in  328.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.016549 [PHY]   pack_ul_tti_request SFN/Slot:328.17
avril 09 13:41:21 [0m1712662881.016561 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.017762 [PHY]   pack_ul_tti_request SFN/Slot:328.18
avril 09 13:41:21 [0m1712662881.018929 [PHY]   pack_ul_tti_request SFN/Slot:328.19
avril 09 13:41:21 [0m1712662881.026502 [NR_MAC]   (328/17)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.028852 [NR_MAC]     329. 7 Scheduling pucch reception in  329. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.028861 [PHY]   pack_ul_tti_request SFN/Slot:329.7
avril 09 13:41:21 [0m1712662881.028863 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.039965 [NR_MAC]   (329/7)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.042536 [NR_MAC]     329.17 Scheduling pucch reception in  329.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.042543 [PHY]   pack_ul_tti_request SFN/Slot:329.17
avril 09 13:41:21 [0m1712662881.042546 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.043718 [PHY]   pack_ul_tti_request SFN/Slot:329.18
avril 09 13:41:21 [0m1712662881.044909 [PHY]   pack_ul_tti_request SFN/Slot:329.19
avril 09 13:41:21 [0m1712662881.052824 [NR_MAC]   (329/17)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.055045 [NR_MAC]     330. 7 Scheduling pucch reception in  330. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.055053 [PHY]   pack_ul_tti_request SFN/Slot:330.7
avril 09 13:41:21 [0m1712662881.055056 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.066495 [NR_MAC]   (330/7)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.069050 [NR_MAC]     330.17 Scheduling pucch reception in  330.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.069058 [PHY]   pack_ul_tti_request SFN/Slot:330.17
avril 09 13:41:21 [0m1712662881.069061 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.070085 [PHY]   pack_ul_tti_request SFN/Slot:330.18
avril 09 13:41:21 [0m1712662881.071139 [PHY]   pack_ul_tti_request SFN/Slot:330.19
avril 09 13:41:21 [0m1712662881.078761 [NR_MAC]   (330/17)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.084708 [NR_MAC]     331. 7 Scheduling pucch reception in  331. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.084720 [PHY]   pack_ul_tti_request SFN/Slot:331.7
avril 09 13:41:21 [0m1712662881.084724 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.099358 [NR_MAC]   (331/7)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.101894 [NR_MAC]     331.17 Scheduling pucch reception in  331.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.101907 [PHY]   pack_ul_tti_request SFN/Slot:331.17
avril 09 13:41:21 [0m1712662881.101909 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.103008 [PHY]   pack_ul_tti_request SFN/Slot:331.18
avril 09 13:41:21 [0m1712662881.104349 [PHY]   pack_ul_tti_request SFN/Slot:331.19
avril 09 13:41:21 [0m1712662881.117063 [NR_MAC]   (331/17)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.121633 [NR_MAC]     332. 7 Scheduling pucch reception in  332. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.121643 [PHY]   pack_ul_tti_request SFN/Slot:332.7
avril 09 13:41:21 [0m1712662881.121646 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.133907 [NR_MAC]   (332/7)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.136088 [NR_MAC]     332.17 Scheduling pucch reception in  332.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.136096 [PHY]   pack_ul_tti_request SFN/Slot:332.17
avril 09 13:41:21 [0m1712662881.136098 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.137116 [PHY]   pack_ul_tti_request SFN/Slot:332.18
avril 09 13:41:21 [0m1712662881.138159 [PHY]   pack_ul_tti_request SFN/Slot:332.19
avril 09 13:41:21 [0m1712662881.145412 [NR_MAC]   (332/17)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.147892 [NR_MAC]     333. 7 Scheduling pucch reception in  333. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.147900 [PHY]   pack_ul_tti_request SFN/Slot:333.7
avril 09 13:41:21 [0m1712662881.147902 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.159125 [NR_MAC]   (333/7)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.161782 [NR_MAC]     333.17 Scheduling pucch reception in  333.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.161806 [PHY]   pack_ul_tti_request SFN/Slot:333.17
avril 09 13:41:21 [0m1712662881.161808 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.162891 [PHY]   pack_ul_tti_request SFN/Slot:333.18
avril 09 13:41:21 [0m1712662881.164074 [PHY]   pack_ul_tti_request SFN/Slot:333.19
avril 09 13:41:21 [0m1712662881.171985 [NR_MAC]   (333/17)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.174686 [NR_MAC]     334. 7 Scheduling pucch reception in  334. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.174726 [PHY]   pack_ul_tti_request SFN/Slot:334.7
avril 09 13:41:21 [0m1712662881.174747 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.186164 [NR_MAC]   (334/7)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.188909 [NR_MAC]     334.17 Scheduling pucch reception in  334.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.188915 [PHY]   pack_ul_tti_request SFN/Slot:334.17
avril 09 13:41:21 [0m1712662881.188918 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.190015 [PHY]   pack_ul_tti_request SFN/Slot:334.18
avril 09 13:41:21 [0m1712662881.191363 [PHY]   pack_ul_tti_request SFN/Slot:334.19
avril 09 13:41:21 [0m1712662881.199431 [NR_MAC]   (334/17)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.201965 [NR_MAC]     335. 7 Scheduling pucch reception in  335. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.201972 [PHY]   pack_ul_tti_request SFN/Slot:335.7
avril 09 13:41:21 [0m1712662881.201975 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.213476 [NR_MAC]   (335/7)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.215944 [NR_MAC]     335.17 Scheduling pucch reception in  335.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.215951 [PHY]   pack_ul_tti_request SFN/Slot:335.17
avril 09 13:41:21 [0m1712662881.215954 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.217114 [PHY]   pack_ul_tti_request SFN/Slot:335.18
avril 09 13:41:21 [0m1712662881.218382 [PHY]   pack_ul_tti_request SFN/Slot:335.19
avril 09 13:41:21 [0m1712662881.226048 [NR_MAC]   (335/17)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.228561 [NR_MAC]     336. 7 Scheduling pucch reception in  336. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.228569 [PHY]   pack_ul_tti_request SFN/Slot:336.7
avril 09 13:41:21 [0m1712662881.228571 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.230879 [NR_MAC]     336. 8 Scheduling pucch reception in  336. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:21 [0m1712662881.230885 [PHY]   pack_ul_tti_request SFN/Slot:336.8
avril 09 13:41:21 [0m1712662881.230890 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:21 [0m1712662881.239990 [NR_MAC]   (336/7)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.242619 [NR_MAC]     336.17 Scheduling pucch reception in  336.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.242657 [PHY]   pack_ul_tti_request SFN/Slot:336.17
avril 09 13:41:21 [0m1712662881.242671 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.243882 [PHY]   pack_ul_tti_request SFN/Slot:336.18
avril 09 13:41:21 [0m1712662881.245039 [PHY]   pack_ul_tti_request SFN/Slot:336.19
avril 09 13:41:21 [0m1712662881.246246 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 337/0 
avril 09 13:41:21 [0m1712662881.252974 [NR_MAC]   (336/17)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.255315 [NR_MAC]   pucch_acknack  337. 7 Scheduling pucch reception in  337. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.255343 [PHY]   pack_ul_tti_request SFN/Slot:337.7
avril 09 13:41:21 [0m1712662881.255346 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.266877 [NR_MAC]   (337/7)uci_01->pduBitmap:3
avril 09 13:41:21 [0m1712662881.269115 [NR_MAC]     337.17 Scheduling pucch reception in  337.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.269121 [PHY]   pack_ul_tti_request SFN/Slot:337.17
avril 09 13:41:21 [0m1712662881.269124 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.270356 [PHY]   pack_ul_tti_request SFN/Slot:337.18
avril 09 13:41:21 [0m1712662881.271567 [PHY]   pack_ul_tti_request SFN/Slot:337.19
avril 09 13:41:21 [0m1712662881.279404 [NR_MAC]   (337/17)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.281900 [NR_MAC]     338. 7 Scheduling pucch reception in  338. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.281907 [PHY]   pack_ul_tti_request SFN/Slot:338.7
avril 09 13:41:21 [0m1712662881.281909 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.293259 [NR_MAC]   (338/7)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.295786 [NR_MAC]     338.17 Scheduling pucch reception in  338.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.295800 [PHY]   pack_ul_tti_request SFN/Slot:338.17
avril 09 13:41:21 [0m1712662881.295803 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.296979 [PHY]   pack_ul_tti_request SFN/Slot:338.18
avril 09 13:41:21 [0m1712662881.298103 [PHY]   pack_ul_tti_request SFN/Slot:338.19
avril 09 13:41:21 [0m1712662881.305959 [NR_MAC]   (338/17)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.308561 [NR_MAC]     339. 7 Scheduling pucch reception in  339. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.308571 [PHY]   pack_ul_tti_request SFN/Slot:339.7
avril 09 13:41:21 [0m1712662881.308575 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.319987 [NR_MAC]   (339/7)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.322595 [NR_MAC]     339.17 Scheduling pucch reception in  339.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.322626 [PHY]   pack_ul_tti_request SFN/Slot:339.17
avril 09 13:41:21 [0m1712662881.322637 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.323898 [PHY]   pack_ul_tti_request SFN/Slot:339.18
avril 09 13:41:21 [0m1712662881.325115 [PHY]   pack_ul_tti_request SFN/Slot:339.19
avril 09 13:41:21 [0m1712662881.333108 [NR_MAC]   (339/17)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.335764 [NR_MAC]     340. 7 Scheduling pucch reception in  340. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.335815 [PHY]   pack_ul_tti_request SFN/Slot:340.7
avril 09 13:41:21 [0m1712662881.335822 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.347062 [NR_MAC]   (340/7)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.349600 [NR_MAC]     340.17 Scheduling pucch reception in  340.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.349613 [PHY]   pack_ul_tti_request SFN/Slot:340.17
avril 09 13:41:21 [0m1712662881.349616 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.350914 [PHY]   pack_ul_tti_request SFN/Slot:340.18
avril 09 13:41:21 [0m1712662881.352043 [PHY]   pack_ul_tti_request SFN/Slot:340.19
avril 09 13:41:21 [0m1712662881.360125 [NR_MAC]   (340/17)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.362766 [NR_MAC]     341. 7 Scheduling pucch reception in  341. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.362774 [PHY]   pack_ul_tti_request SFN/Slot:341.7
avril 09 13:41:21 [0m1712662881.362777 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.373843 [NR_MAC]   (341/7)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.376224 [NR_MAC]     341.17 Scheduling pucch reception in  341.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.376249 [PHY]   pack_ul_tti_request SFN/Slot:341.17
avril 09 13:41:21 [0m1712662881.376250 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.377386 [PHY]   pack_ul_tti_request SFN/Slot:341.18
avril 09 13:41:21 [0m1712662881.378554 [PHY]   pack_ul_tti_request SFN/Slot:341.19
avril 09 13:41:21 [0m1712662881.386166 [NR_MAC]   (341/17)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.388717 [NR_MAC]     342. 7 Scheduling pucch reception in  342. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.388733 [PHY]   pack_ul_tti_request SFN/Slot:342.7
avril 09 13:41:21 [0m1712662881.388735 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.399719 [NR_MAC]   (342/7)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.402093 [NR_MAC]     342.17 Scheduling pucch reception in  342.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.402103 [PHY]   pack_ul_tti_request SFN/Slot:342.17
avril 09 13:41:21 [0m1712662881.402104 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.403184 [PHY]   pack_ul_tti_request SFN/Slot:342.18
avril 09 13:41:21 [0m1712662881.404416 [PHY]   pack_ul_tti_request SFN/Slot:342.19
avril 09 13:41:21 [0m1712662881.411982 [NR_MAC]   (342/17)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.413496 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 343/6 
avril 09 13:41:21 [0m1712662881.414674 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 343/7 
avril 09 13:41:21 [0m1712662881.414695 [NR_MAC]     343. 7 Scheduling pucch reception in  343. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.414760 [PHY]   pack_ul_tti_request SFN/Slot:343.7
avril 09 13:41:21 [0m1712662881.414770 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.425910 [NR_MAC]   (343/7)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.428364 [NR_MAC]   pucch_acknack  343.17 Scheduling pucch reception in  343.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.428373 [PHY]   pack_ul_tti_request SFN/Slot:343.17
avril 09 13:41:21 [0m1712662881.428376 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.429489 [PHY]   pack_ul_tti_request SFN/Slot:343.18
avril 09 13:41:21 [0m1712662881.430740 [PHY]   pack_ul_tti_request SFN/Slot:343.19
avril 09 13:41:21 [0m1712662881.438830 [NR_MAC]   (343/17)uci_01->pduBitmap:3
avril 09 13:41:21 [0m1712662881.441310 [NR_MAC]     344. 7 Scheduling pucch reception in  344. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.441318 [PHY]   pack_ul_tti_request SFN/Slot:344.7
avril 09 13:41:21 [0m1712662881.441321 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.443468 [NR_MAC]     344. 8 Scheduling pucch reception in  344. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:21 [0m1712662881.443471 [PHY]   pack_ul_tti_request SFN/Slot:344.8
avril 09 13:41:21 [0m1712662881.443473 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:21 [0m1712662881.452463 [NR_MAC]   (344/7)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.454982 [NR_MAC]     344.17 Scheduling pucch reception in  344.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.455026 [PHY]   pack_ul_tti_request SFN/Slot:344.17
avril 09 13:41:21 [0m1712662881.455029 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.456090 [PHY]   pack_ul_tti_request SFN/Slot:344.18
avril 09 13:41:21 [0m1712662881.457361 [PHY]   pack_ul_tti_request SFN/Slot:344.19
avril 09 13:41:21 [0m1712662881.465553 [NR_MAC]   (344/17)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.467964 [NR_MAC]     345. 7 Scheduling pucch reception in  345. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.467972 [PHY]   pack_ul_tti_request SFN/Slot:345.7
avril 09 13:41:21 [0m1712662881.467974 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.479069 [NR_MAC]   (345/7)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.481632 [NR_MAC]     345.17 Scheduling pucch reception in  345.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.481645 [PHY]   pack_ul_tti_request SFN/Slot:345.17
avril 09 13:41:21 [0m1712662881.481648 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.482829 [PHY]   pack_ul_tti_request SFN/Slot:345.18
avril 09 13:41:21 [0m1712662881.484074 [PHY]   pack_ul_tti_request SFN/Slot:345.19
avril 09 13:41:21 [0m1712662881.491906 [NR_MAC]   (345/17)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.494755 [NR_MAC]     346. 7 Scheduling pucch reception in  346. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.494808 [PHY]   pack_ul_tti_request SFN/Slot:346.7
avril 09 13:41:21 [0m1712662881.494831 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.506065 [NR_MAC]   (346/7)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.508508 [NR_MAC]     346.17 Scheduling pucch reception in  346.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.508516 [PHY]   pack_ul_tti_request SFN/Slot:346.17
avril 09 13:41:21 [0m1712662881.508518 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.509751 [PHY]   pack_ul_tti_request SFN/Slot:346.18
avril 09 13:41:21 [0m1712662881.510885 [PHY]   pack_ul_tti_request SFN/Slot:346.19
avril 09 13:41:21 [0m1712662881.512102 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 347/0 
avril 09 13:41:21 [0m1712662881.518791 [NR_MAC]   (346/17)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.521197 [NR_MAC]   pucch_acknack  347. 7 Scheduling pucch reception in  347. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.521205 [PHY]   pack_ul_tti_request SFN/Slot:347.7
avril 09 13:41:21 [0m1712662881.521208 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.532827 [NR_MAC]   (347/7)uci_01->pduBitmap:3
avril 09 13:41:21 [0m1712662881.535137 [NR_MAC]     347.17 Scheduling pucch reception in  347.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.535145 [PHY]   pack_ul_tti_request SFN/Slot:347.17
avril 09 13:41:21 [0m1712662881.535147 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.536301 [PHY]   pack_ul_tti_request SFN/Slot:347.18
avril 09 13:41:21 [0m1712662881.537638 [PHY]   pack_ul_tti_request SFN/Slot:347.19
avril 09 13:41:21 [0m1712662881.545495 [NR_MAC]   (347/17)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.548173 [NR_MAC]     348. 7 Scheduling pucch reception in  348. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.548180 [PHY]   pack_ul_tti_request SFN/Slot:348.7
avril 09 13:41:21 [0m1712662881.548183 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.559450 [NR_MAC]   (348/7)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.561961 [NR_MAC]     348.17 Scheduling pucch reception in  348.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.561968 [PHY]   pack_ul_tti_request SFN/Slot:348.17
avril 09 13:41:21 [0m1712662881.561971 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.563128 [PHY]   pack_ul_tti_request SFN/Slot:348.18
avril 09 13:41:21 [0m1712662881.564446 [PHY]   pack_ul_tti_request SFN/Slot:348.19
avril 09 13:41:21 [0m1712662881.572492 [NR_MAC]   (348/17)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.574901 [NR_MAC]     349. 7 Scheduling pucch reception in  349. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.574908 [PHY]   pack_ul_tti_request SFN/Slot:349.7
avril 09 13:41:21 [0m1712662881.574910 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.586171 [NR_MAC]   (349/7)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.588889 [NR_MAC]     349.17 Scheduling pucch reception in  349.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.588898 [PHY]   pack_ul_tti_request SFN/Slot:349.17
avril 09 13:41:21 [0m1712662881.588900 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.589963 [PHY]   pack_ul_tti_request SFN/Slot:349.18
avril 09 13:41:21 [0m1712662881.591138 [PHY]   pack_ul_tti_request SFN/Slot:349.19
avril 09 13:41:21 [0m1712662881.599098 [NR_MAC]   (349/17)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.601891 [NR_MAC]     350. 7 Scheduling pucch reception in  350. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.601899 [PHY]   pack_ul_tti_request SFN/Slot:350.7
avril 09 13:41:21 [0m1712662881.601901 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.613351 [NR_MAC]   (350/7)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.615881 [NR_MAC]     350.17 Scheduling pucch reception in  350.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.615888 [PHY]   pack_ul_tti_request SFN/Slot:350.17
avril 09 13:41:21 [0m1712662881.615891 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.617034 [PHY]   pack_ul_tti_request SFN/Slot:350.18
avril 09 13:41:21 [0m1712662881.618278 [PHY]   pack_ul_tti_request SFN/Slot:350.19
avril 09 13:41:21 [0m1712662881.626300 [NR_MAC]   (350/17)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.628930 [NR_MAC]     351. 7 Scheduling pucch reception in  351. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.628938 [PHY]   pack_ul_tti_request SFN/Slot:351.7
avril 09 13:41:21 [0m1712662881.628941 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.640194 [NR_MAC]   (351/7)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.642943 [NR_MAC]     351.17 Scheduling pucch reception in  351.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.642949 [PHY]   pack_ul_tti_request SFN/Slot:351.17
avril 09 13:41:21 [0m1712662881.642951 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.644053 [PHY]   pack_ul_tti_request SFN/Slot:351.18
avril 09 13:41:21 [0m1712662881.645310 [PHY]   pack_ul_tti_request SFN/Slot:351.19
avril 09 13:41:21 [0m1712662881.653361 [NR_MAC]   (351/17)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.655942 [NR_MAC]     352. 7 Scheduling pucch reception in  352. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.655950 [PHY]   pack_ul_tti_request SFN/Slot:352.7
avril 09 13:41:21 [0m1712662881.655952 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.658094 [NR_MAC]     352. 8 Scheduling pucch reception in  352. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:21 [0m1712662881.658100 [PHY]   pack_ul_tti_request SFN/Slot:352.8
avril 09 13:41:21 [0m1712662881.658102 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:21 [0m1712662881.667246 [NR_MAC]   (352/7)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.669871 [NR_MAC]     352.17 Scheduling pucch reception in  352.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.669880 [PHY]   pack_ul_tti_request SFN/Slot:352.17
avril 09 13:41:21 [0m1712662881.669882 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.670975 [PHY]   pack_ul_tti_request SFN/Slot:352.18
avril 09 13:41:21 [0m1712662881.672196 [PHY]   pack_ul_tti_request SFN/Slot:352.19
avril 09 13:41:21 [0m1712662881.679936 [NR_MAC]   (352/17)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.682572 [NR_MAC]     353. 7 Scheduling pucch reception in  353. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.682621 [PHY]   pack_ul_tti_request SFN/Slot:353.7
avril 09 13:41:21 [0m1712662881.682623 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.693837 [NR_MAC]   (353/7)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.696360 [NR_MAC]     353.17 Scheduling pucch reception in  353.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.696371 [PHY]   pack_ul_tti_request SFN/Slot:353.17
avril 09 13:41:21 [0m1712662881.696373 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.697624 [PHY]   pack_ul_tti_request SFN/Slot:353.18
avril 09 13:41:21 [0m1712662881.698882 [PHY]   pack_ul_tti_request SFN/Slot:353.19
avril 09 13:41:21 [0m1712662881.706709 [NR_MAC]   (353/17)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.709307 [NR_MAC]     354. 7 Scheduling pucch reception in  354. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.709317 [PHY]   pack_ul_tti_request SFN/Slot:354.7
avril 09 13:41:21 [0m1712662881.709320 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.720647 [NR_MAC]   (354/7)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.723139 [NR_MAC]     354.17 Scheduling pucch reception in  354.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.723155 [PHY]   pack_ul_tti_request SFN/Slot:354.17
avril 09 13:41:21 [0m1712662881.723158 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.724457 [PHY]   pack_ul_tti_request SFN/Slot:354.18
avril 09 13:41:21 [0m1712662881.725678 [PHY]   pack_ul_tti_request SFN/Slot:354.19
avril 09 13:41:21 [0m1712662881.733995 [NR_MAC]   (354/17)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.736667 [NR_MAC]     355. 7 Scheduling pucch reception in  355. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.736678 [PHY]   pack_ul_tti_request SFN/Slot:355.7
avril 09 13:41:21 [0m1712662881.736681 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.748026 [NR_MAC]   (355/7)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.750552 [NR_MAC]     355.17 Scheduling pucch reception in  355.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.750564 [PHY]   pack_ul_tti_request SFN/Slot:355.17
avril 09 13:41:21 [0m1712662881.750567 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.751897 [PHY]   pack_ul_tti_request SFN/Slot:355.18
avril 09 13:41:21 [0m1712662881.753087 [PHY]   pack_ul_tti_request SFN/Slot:355.19
avril 09 13:41:21 [0m1712662881.761020 [NR_MAC]   (355/17)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.763757 [NR_MAC]     356. 7 Scheduling pucch reception in  356. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.763784 [PHY]   pack_ul_tti_request SFN/Slot:356.7
avril 09 13:41:21 [0m1712662881.763787 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.775202 [NR_MAC]   (356/7)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.777763 [NR_MAC]     356.17 Scheduling pucch reception in  356.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.777771 [PHY]   pack_ul_tti_request SFN/Slot:356.17
avril 09 13:41:21 [0m1712662881.777774 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.778982 [PHY]   pack_ul_tti_request SFN/Slot:356.18
avril 09 13:41:21 [0m1712662881.780137 [PHY]   pack_ul_tti_request SFN/Slot:356.19
avril 09 13:41:21 [0m1712662881.781440 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 357/0 
avril 09 13:41:21 [0m1712662881.788161 [NR_MAC]   (356/17)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.790831 [NR_MAC]   pucch_acknack  357. 7 Scheduling pucch reception in  357. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.790838 [PHY]   pack_ul_tti_request SFN/Slot:357.7
avril 09 13:41:21 [0m1712662881.790850 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.802283 [NR_MAC]   (357/7)uci_01->pduBitmap:3
avril 09 13:41:21 [0m1712662881.804934 [NR_MAC]     357.17 Scheduling pucch reception in  357.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.804945 [PHY]   pack_ul_tti_request SFN/Slot:357.17
avril 09 13:41:21 [0m1712662881.804948 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.806075 [PHY]   pack_ul_tti_request SFN/Slot:357.18
avril 09 13:41:21 [0m1712662881.807339 [PHY]   pack_ul_tti_request SFN/Slot:357.19
avril 09 13:41:21 [0m1712662881.815319 [NR_MAC]   (357/17)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.818009 [NR_MAC]     358. 7 Scheduling pucch reception in  358. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.818017 [PHY]   pack_ul_tti_request SFN/Slot:358.7
avril 09 13:41:21 [0m1712662881.818019 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.829322 [NR_MAC]   (358/7)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.831711 [NR_MAC]     358.17 Scheduling pucch reception in  358.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.831719 [PHY]   pack_ul_tti_request SFN/Slot:358.17
avril 09 13:41:21 [0m1712662881.831721 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.832838 [PHY]   pack_ul_tti_request SFN/Slot:358.18
avril 09 13:41:21 [0m1712662881.834068 [PHY]   pack_ul_tti_request SFN/Slot:358.19
avril 09 13:41:21 [0m1712662881.841789 [NR_MAC]   (358/17)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.844052 [NR_MAC]     359. 7 Scheduling pucch reception in  359. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.844062 [PHY]   pack_ul_tti_request SFN/Slot:359.7
avril 09 13:41:21 [0m1712662881.844065 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.855317 [NR_MAC]   (359/7)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.857799 [NR_MAC]     359.17 Scheduling pucch reception in  359.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.857813 [PHY]   pack_ul_tti_request SFN/Slot:359.17
avril 09 13:41:21 [0m1712662881.857816 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.858935 [PHY]   pack_ul_tti_request SFN/Slot:359.18
avril 09 13:41:21 [0m1712662881.860267 [PHY]   pack_ul_tti_request SFN/Slot:359.19
avril 09 13:41:21 [0m1712662881.867928 [NR_MAC]   (359/17)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.870403 [NR_MAC]     360. 7 Scheduling pucch reception in  360. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.870417 [PHY]   pack_ul_tti_request SFN/Slot:360.7
avril 09 13:41:21 [0m1712662881.870420 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.872500 [NR_MAC]     360. 8 Scheduling pucch reception in  360. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:21 [0m1712662881.872509 [PHY]   pack_ul_tti_request SFN/Slot:360.8
avril 09 13:41:21 [0m1712662881.872511 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:21 [0m1712662881.881511 [NR_MAC]   (360/7)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.883887 [NR_MAC]     360.17 Scheduling pucch reception in  360.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.883896 [PHY]   pack_ul_tti_request SFN/Slot:360.17
avril 09 13:41:21 [0m1712662881.883898 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.885162 [PHY]   pack_ul_tti_request SFN/Slot:360.18
avril 09 13:41:21 [0m1712662881.886432 [PHY]   pack_ul_tti_request SFN/Slot:360.19
avril 09 13:41:21 [0m1712662881.893939 [NR_MAC]   (360/17)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.896315 [NR_MAC]     361. 7 Scheduling pucch reception in  361. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.896323 [PHY]   pack_ul_tti_request SFN/Slot:361.7
avril 09 13:41:21 [0m1712662881.896330 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.907187 [NR_MAC]   (361/7)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.909599 [NR_MAC]     361.17 Scheduling pucch reception in  361.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.909606 [PHY]   pack_ul_tti_request SFN/Slot:361.17
avril 09 13:41:21 [0m1712662881.909613 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.910746 [PHY]   pack_ul_tti_request SFN/Slot:361.18
avril 09 13:41:21 [0m1712662881.911971 [PHY]   pack_ul_tti_request SFN/Slot:361.19
avril 09 13:41:21 [0m1712662881.919545 [NR_MAC]   (361/17)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.921859 [NR_MAC]     362. 7 Scheduling pucch reception in  362. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.921868 [PHY]   pack_ul_tti_request SFN/Slot:362.7
avril 09 13:41:21 [0m1712662881.921871 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.932708 [NR_MAC]   (362/7)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.935064 [NR_MAC]     362.17 Scheduling pucch reception in  362.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.935073 [PHY]   pack_ul_tti_request SFN/Slot:362.17
avril 09 13:41:21 [0m1712662881.935075 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.936180 [PHY]   pack_ul_tti_request SFN/Slot:362.18
avril 09 13:41:21 [0m1712662881.937551 [PHY]   pack_ul_tti_request SFN/Slot:362.19
avril 09 13:41:21 [0m1712662881.945091 [NR_MAC]   (362/17)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.947703 [NR_MAC]     363. 7 Scheduling pucch reception in  363. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.947738 [PHY]   pack_ul_tti_request SFN/Slot:363.7
avril 09 13:41:21 [0m1712662881.947741 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.958792 [NR_MAC]   (363/7)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.961000 [NR_MAC]     363.17 Scheduling pucch reception in  363.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.961007 [PHY]   pack_ul_tti_request SFN/Slot:363.17
avril 09 13:41:21 [0m1712662881.961009 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.962108 [PHY]   pack_ul_tti_request SFN/Slot:363.18
avril 09 13:41:21 [0m1712662881.963473 [PHY]   pack_ul_tti_request SFN/Slot:363.19
avril 09 13:41:21 [0m1712662881.971091 [NR_MAC]   (363/17)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.973781 [NR_MAC]     364. 7 Scheduling pucch reception in  364. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.973790 [PHY]   pack_ul_tti_request SFN/Slot:364.7
avril 09 13:41:21 [0m1712662881.973793 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.984833 [NR_MAC]   (364/7)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.987107 [NR_MAC]     364.17 Scheduling pucch reception in  364.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.987117 [PHY]   pack_ul_tti_request SFN/Slot:364.17
avril 09 13:41:21 [0m1712662881.987119 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:21 [0m1712662881.988202 [PHY]   pack_ul_tti_request SFN/Slot:364.18
avril 09 13:41:21 [0m1712662881.989579 [PHY]   pack_ul_tti_request SFN/Slot:364.19
avril 09 13:41:21 [0m1712662881.997157 [NR_MAC]   (364/17)uci_01->pduBitmap:1
avril 09 13:41:21 [0m1712662881.999852 [NR_MAC]     365. 7 Scheduling pucch reception in  365. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:21 [0m1712662881.999858 [PHY]   pack_ul_tti_request SFN/Slot:365.7
avril 09 13:41:21 [0m1712662881.999861 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.010869 [NR_MAC]   (365/7)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.013415 [NR_MAC]     365.17 Scheduling pucch reception in  365.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.013447 [PHY]   pack_ul_tti_request SFN/Slot:365.17
avril 09 13:41:22 [0m1712662882.013468 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.014684 [PHY]   pack_ul_tti_request SFN/Slot:365.18
avril 09 13:41:22 [0m1712662882.015908 [PHY]   pack_ul_tti_request SFN/Slot:365.19
avril 09 13:41:22 [0m1712662882.024013 [NR_MAC]   (365/17)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.026451 [NR_MAC]     366. 7 Scheduling pucch reception in  366. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.026460 [PHY]   pack_ul_tti_request SFN/Slot:366.7
avril 09 13:41:22 [0m1712662882.026463 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.037760 [NR_MAC]   (366/7)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.040058 [NR_MAC]     366.17 Scheduling pucch reception in  366.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.040066 [PHY]   pack_ul_tti_request SFN/Slot:366.17
avril 09 13:41:22 [0m1712662882.040069 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.041128 [PHY]   pack_ul_tti_request SFN/Slot:366.18
avril 09 13:41:22 [0m1712662882.042443 [PHY]   pack_ul_tti_request SFN/Slot:366.19
avril 09 13:41:22 [0m1712662882.043764 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 367/0 
avril 09 13:41:22 [0m1712662882.050330 [NR_MAC]   (366/17)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.052764 [NR_MAC]   pucch_acknack  367. 7 Scheduling pucch reception in  367. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.052773 [PHY]   pack_ul_tti_request SFN/Slot:367.7
avril 09 13:41:22 [0m1712662882.052777 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.064132 [NR_MAC]   (367/7)uci_01->pduBitmap:3
avril 09 13:41:22 [0m1712662882.066826 [NR_MAC]     367.17 Scheduling pucch reception in  367.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.066855 [PHY]   pack_ul_tti_request SFN/Slot:367.17
avril 09 13:41:22 [0m1712662882.066858 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.067937 [PHY]   pack_ul_tti_request SFN/Slot:367.18
avril 09 13:41:22 [0m1712662882.069142 [PHY]   pack_ul_tti_request SFN/Slot:367.19
avril 09 13:41:22 [0m1712662882.076932 [NR_MAC]   (367/17)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.079343 [NR_MAC]     368. 7 Scheduling pucch reception in  368. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.079350 [PHY]   pack_ul_tti_request SFN/Slot:368.7
avril 09 13:41:22 [0m1712662882.079352 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.081459 [NR_MAC]     368. 8 Scheduling pucch reception in  368. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:22 [0m1712662882.081470 [PHY]   pack_ul_tti_request SFN/Slot:368.8
avril 09 13:41:22 [0m1712662882.081473 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:22 [0m1712662882.090281 [NR_MAC]   (368/7)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.092772 [NR_MAC]     368.17 Scheduling pucch reception in  368.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.092779 [PHY]   pack_ul_tti_request SFN/Slot:368.17
avril 09 13:41:22 [0m1712662882.092781 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.093878 [PHY]   pack_ul_tti_request SFN/Slot:368.18
avril 09 13:41:22 [0m1712662882.095021 [PHY]   pack_ul_tti_request SFN/Slot:368.19
avril 09 13:41:22 [0m1712662882.102699 [NR_MAC]   (368/17)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.104989 [NR_MAC]     369. 7 Scheduling pucch reception in  369. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.104997 [PHY]   pack_ul_tti_request SFN/Slot:369.7
avril 09 13:41:22 [0m1712662882.104999 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.116170 [NR_MAC]   (369/7)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.118749 [NR_MAC]     369.17 Scheduling pucch reception in  369.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.118759 [PHY]   pack_ul_tti_request SFN/Slot:369.17
avril 09 13:41:22 [0m1712662882.118762 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.119874 [PHY]   pack_ul_tti_request SFN/Slot:369.18
avril 09 13:41:22 [0m1712662882.121073 [PHY]   pack_ul_tti_request SFN/Slot:369.19
avril 09 13:41:22 [0m1712662882.128856 [NR_MAC]   (369/17)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.131437 [NR_MAC]     370. 7 Scheduling pucch reception in  370. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.131455 [PHY]   pack_ul_tti_request SFN/Slot:370.7
avril 09 13:41:22 [0m1712662882.131457 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.142660 [NR_MAC]   (370/7)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.145120 [NR_MAC]     370.17 Scheduling pucch reception in  370.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.145128 [PHY]   pack_ul_tti_request SFN/Slot:370.17
avril 09 13:41:22 [0m1712662882.145129 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.146181 [PHY]   pack_ul_tti_request SFN/Slot:370.18
avril 09 13:41:22 [0m1712662882.147487 [PHY]   pack_ul_tti_request SFN/Slot:370.19
avril 09 13:41:22 [0m1712662882.155225 [NR_MAC]   (370/17)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.157698 [NR_MAC]     371. 7 Scheduling pucch reception in  371. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.157731 [PHY]   pack_ul_tti_request SFN/Slot:371.7
avril 09 13:41:22 [0m1712662882.157733 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.168628 [NR_MAC]   (371/7)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.170940 [NR_MAC]     371.17 Scheduling pucch reception in  371.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.170945 [PHY]   pack_ul_tti_request SFN/Slot:371.17
avril 09 13:41:22 [0m1712662882.170947 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.172047 [PHY]   pack_ul_tti_request SFN/Slot:371.18
avril 09 13:41:22 [0m1712662882.173332 [PHY]   pack_ul_tti_request SFN/Slot:371.19
avril 09 13:41:22 [0m1712662882.181139 [NR_MAC]   (371/17)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.183794 [NR_MAC]     372. 7 Scheduling pucch reception in  372. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.183803 [PHY]   pack_ul_tti_request SFN/Slot:372.7
avril 09 13:41:22 [0m1712662882.183806 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.194643 [NR_MAC]   (372/7)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.197083 [NR_MAC]     372.17 Scheduling pucch reception in  372.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.197089 [PHY]   pack_ul_tti_request SFN/Slot:372.17
avril 09 13:41:22 [0m1712662882.197090 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.198327 [PHY]   pack_ul_tti_request SFN/Slot:372.18
avril 09 13:41:22 [0m1712662882.199514 [PHY]   pack_ul_tti_request SFN/Slot:372.19
avril 09 13:41:22 [0m1712662882.207261 [NR_MAC]   (372/17)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.209763 [NR_MAC]     373. 7 Scheduling pucch reception in  373. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.209772 [PHY]   pack_ul_tti_request SFN/Slot:373.7
avril 09 13:41:22 [0m1712662882.209774 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.221150 [NR_MAC]   (373/7)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.223738 [NR_MAC]     373.17 Scheduling pucch reception in  373.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.223771 [PHY]   pack_ul_tti_request SFN/Slot:373.17
avril 09 13:41:22 [0m1712662882.223801 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.224908 [PHY]   pack_ul_tti_request SFN/Slot:373.18
avril 09 13:41:22 [0m1712662882.226020 [PHY]   pack_ul_tti_request SFN/Slot:373.19
avril 09 13:41:22 [0m1712662882.233973 [NR_MAC]   (373/17)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.236506 [NR_MAC]     374. 7 Scheduling pucch reception in  374. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.236514 [PHY]   pack_ul_tti_request SFN/Slot:374.7
avril 09 13:41:22 [0m1712662882.236517 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.247634 [NR_MAC]   (374/7)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.250149 [NR_MAC]     374.17 Scheduling pucch reception in  374.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.250159 [PHY]   pack_ul_tti_request SFN/Slot:374.17
avril 09 13:41:22 [0m1712662882.250161 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.251222 [PHY]   pack_ul_tti_request SFN/Slot:374.18
avril 09 13:41:22 [0m1712662882.252477 [PHY]   pack_ul_tti_request SFN/Slot:374.19
avril 09 13:41:22 [0m1712662882.259922 [NR_MAC]   (374/17)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.262413 [NR_MAC]     375. 7 Scheduling pucch reception in  375. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.262419 [PHY]   pack_ul_tti_request SFN/Slot:375.7
avril 09 13:41:22 [0m1712662882.262422 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.273412 [NR_MAC]   (375/7)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.275955 [NR_MAC]     375.17 Scheduling pucch reception in  375.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.275959 [PHY]   pack_ul_tti_request SFN/Slot:375.17
avril 09 13:41:22 [0m1712662882.275961 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.277062 [PHY]   pack_ul_tti_request SFN/Slot:375.18
avril 09 13:41:22 [0m1712662882.278216 [PHY]   pack_ul_tti_request SFN/Slot:375.19
avril 09 13:41:22 [0m1712662882.285882 [NR_MAC]   (375/17)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.288431 [NR_MAC]     376. 7 Scheduling pucch reception in  376. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.288443 [PHY]   pack_ul_tti_request SFN/Slot:376.7
avril 09 13:41:22 [0m1712662882.288446 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.290492 [NR_MAC]     376. 8 Scheduling pucch reception in  376. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:22 [0m1712662882.290499 [PHY]   pack_ul_tti_request SFN/Slot:376.8
avril 09 13:41:22 [0m1712662882.290501 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:22 [0m1712662882.299332 [NR_MAC]   (376/7)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.301899 [NR_MAC]     376.17 Scheduling pucch reception in  376.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.301909 [PHY]   pack_ul_tti_request SFN/Slot:376.17
avril 09 13:41:22 [0m1712662882.301911 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.303003 [PHY]   pack_ul_tti_request SFN/Slot:376.18
avril 09 13:41:22 [0m1712662882.304242 [PHY]   pack_ul_tti_request SFN/Slot:376.19
avril 09 13:41:22 [0m1712662882.305592 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 377/0 
avril 09 13:41:22 [0m1712662882.312155 [NR_MAC]   (376/17)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.314711 [NR_MAC]   pucch_acknack  377. 7 Scheduling pucch reception in  377. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.314715 [PHY]   pack_ul_tti_request SFN/Slot:377.7
avril 09 13:41:22 [0m1712662882.314726 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.326062 [NR_MAC]   (377/7)uci_01->pduBitmap:3
avril 09 13:41:22 [0m1712662882.328758 [NR_MAC]     377.17 Scheduling pucch reception in  377.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.328770 [PHY]   pack_ul_tti_request SFN/Slot:377.17
avril 09 13:41:22 [0m1712662882.328773 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.329898 [PHY]   pack_ul_tti_request SFN/Slot:377.18
avril 09 13:41:22 [0m1712662882.331013 [PHY]   pack_ul_tti_request SFN/Slot:377.19
avril 09 13:41:22 [0m1712662882.338834 [NR_MAC]   (377/17)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.341042 [NR_MAC]     378. 7 Scheduling pucch reception in  378. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.341050 [PHY]   pack_ul_tti_request SFN/Slot:378.7
avril 09 13:41:22 [0m1712662882.341054 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.352358 [NR_MAC]   (378/7)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.354852 [NR_MAC]     378.17 Scheduling pucch reception in  378.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.354861 [PHY]   pack_ul_tti_request SFN/Slot:378.17
avril 09 13:41:22 [0m1712662882.354864 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.355995 [PHY]   pack_ul_tti_request SFN/Slot:378.18
avril 09 13:41:22 [0m1712662882.357361 [PHY]   pack_ul_tti_request SFN/Slot:378.19
avril 09 13:41:22 [0m1712662882.364865 [NR_MAC]   (378/17)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.367350 [NR_MAC]     379. 7 Scheduling pucch reception in  379. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.367356 [PHY]   pack_ul_tti_request SFN/Slot:379.7
avril 09 13:41:22 [0m1712662882.367359 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.378194 [NR_MAC]   (379/7)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.380654 [NR_MAC]     379.17 Scheduling pucch reception in  379.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.380666 [PHY]   pack_ul_tti_request SFN/Slot:379.17
avril 09 13:41:22 [0m1712662882.380670 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.381755 [PHY]   pack_ul_tti_request SFN/Slot:379.18
avril 09 13:41:22 [0m1712662882.382872 [PHY]   pack_ul_tti_request SFN/Slot:379.19
avril 09 13:41:22 [0m1712662882.390424 [NR_MAC]   (379/17)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.392762 [NR_MAC]     380. 7 Scheduling pucch reception in  380. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.392771 [PHY]   pack_ul_tti_request SFN/Slot:380.7
avril 09 13:41:22 [0m1712662882.392774 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.403657 [NR_MAC]   (380/7)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.406022 [NR_MAC]     380.17 Scheduling pucch reception in  380.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.406030 [PHY]   pack_ul_tti_request SFN/Slot:380.17
avril 09 13:41:22 [0m1712662882.406033 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.407071 [PHY]   pack_ul_tti_request SFN/Slot:380.18
avril 09 13:41:22 [0m1712662882.408367 [PHY]   pack_ul_tti_request SFN/Slot:380.19
avril 09 13:41:22 [0m1712662882.415784 [NR_MAC]   (380/17)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.417144 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 381/6 
avril 09 13:41:22 [0m1712662882.418208 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 381/7 
avril 09 13:41:22 [0m1712662882.418214 [NR_MAC]     381. 7 Scheduling pucch reception in  381. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.418228 [PHY]   pack_ul_tti_request SFN/Slot:381.7
avril 09 13:41:22 [0m1712662882.418232 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.429089 [NR_MAC]   (381/7)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.431653 [NR_MAC]   pucch_acknack  381.17 Scheduling pucch reception in  381.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.431694 [PHY]   pack_ul_tti_request SFN/Slot:381.17
avril 09 13:41:22 [0m1712662882.431709 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.432970 [PHY]   pack_ul_tti_request SFN/Slot:381.18
avril 09 13:41:22 [0m1712662882.434098 [PHY]   pack_ul_tti_request SFN/Slot:381.19
avril 09 13:41:22 [0m1712662882.441975 [NR_MAC]   (381/17)uci_01->pduBitmap:3
avril 09 13:41:22 [0m1712662882.444409 [NR_MAC]     382. 7 Scheduling pucch reception in  382. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.444416 [PHY]   pack_ul_tti_request SFN/Slot:382.7
avril 09 13:41:22 [0m1712662882.444419 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.455807 [NR_MAC]   (382/7)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.458087 [NR_MAC]     382.17 Scheduling pucch reception in  382.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.458094 [PHY]   pack_ul_tti_request SFN/Slot:382.17
avril 09 13:41:22 [0m1712662882.458097 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.459130 [PHY]   pack_ul_tti_request SFN/Slot:382.18
avril 09 13:41:22 [0m1712662882.460490 [PHY]   pack_ul_tti_request SFN/Slot:382.19
avril 09 13:41:22 [0m1712662882.468119 [NR_MAC]   (382/17)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.470692 [NR_MAC]     383. 7 Scheduling pucch reception in  383. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.470721 [PHY]   pack_ul_tti_request SFN/Slot:383.7
avril 09 13:41:22 [0m1712662882.470735 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.481835 [NR_MAC]   (383/7)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.484132 [NR_MAC]     383.17 Scheduling pucch reception in  383.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.484136 [PHY]   pack_ul_tti_request SFN/Slot:383.17
avril 09 13:41:22 [0m1712662882.484137 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.485419 [PHY]   pack_ul_tti_request SFN/Slot:383.18
avril 09 13:41:22 [0m1712662882.486719 [PHY]   pack_ul_tti_request SFN/Slot:383.19
avril 09 13:41:22 [0m1712662882.487887 [NR_MAC]   Frame.Slot 384.0
avril 09 13:41:22 UE RNTI fabe CU-UE-ID 1 in-sync PH 0 dB PCMAX 0 dBm, average RSRP -44 (16 meas)
avril 09 13:41:22 UE fabe: dlsch_rounds 515/1/0/0, dlsch_errors 0, pucch0_DTX 0, BLER 0.00000 MCS (0) 9
avril 09 13:41:22 UE fabe: ulsch_rounds 9978/0/0/0, ulsch_errors 0, ulsch_DTX 0, BLER 0.00000 MCS (0) 9
avril 09 13:41:22 UE fabe: MAC:    TX          62273 RX         840368 bytes
avril 09 13:41:22 UE fabe: LCID 1: TX            966 RX            282 bytes
avril 09 13:41:22 UE fabe: LCID 2: TX              0 RX              0 bytes
avril 09 13:41:22 UE fabe: LCID 4: TX           7920 RX           8210 bytes
avril 09 13:41:22 
avril 09 13:41:22 [0m1712662882.494412 [NR_MAC]   (383/17)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.497038 [NR_MAC]     384. 7 Scheduling pucch reception in  384. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.497044 [PHY]   pack_ul_tti_request SFN/Slot:384.7
avril 09 13:41:22 [0m1712662882.497046 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.499206 [NR_MAC]     384. 8 Scheduling pucch reception in  384. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:22 [0m1712662882.499233 [PHY]   pack_ul_tti_request SFN/Slot:384.8
avril 09 13:41:22 [0m1712662882.499234 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:22 [0m1712662882.508460 [NR_MAC]   (384/7)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.510926 [NR_MAC]     384.17 Scheduling pucch reception in  384.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.510934 [PHY]   pack_ul_tti_request SFN/Slot:384.17
avril 09 13:41:22 [0m1712662882.510937 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.511980 [PHY]   pack_ul_tti_request SFN/Slot:384.18
avril 09 13:41:22 [0m1712662882.513183 [PHY]   pack_ul_tti_request SFN/Slot:384.19
avril 09 13:41:22 [0m1712662882.521133 [NR_MAC]   (384/17)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.523775 [NR_MAC]     385. 7 Scheduling pucch reception in  385. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.523822 [PHY]   pack_ul_tti_request SFN/Slot:385.7
avril 09 13:41:22 [0m1712662882.523825 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.535034 [NR_MAC]   (385/7)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.537650 [NR_MAC]     385.17 Scheduling pucch reception in  385.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.537696 [PHY]   pack_ul_tti_request SFN/Slot:385.17
avril 09 13:41:22 [0m1712662882.537710 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.538902 [PHY]   pack_ul_tti_request SFN/Slot:385.18
avril 09 13:41:22 [0m1712662882.540095 [PHY]   pack_ul_tti_request SFN/Slot:385.19
avril 09 13:41:22 [0m1712662882.547929 [NR_MAC]   (385/17)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.550123 [NR_MAC]     386. 7 Scheduling pucch reception in  386. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.550131 [PHY]   pack_ul_tti_request SFN/Slot:386.7
avril 09 13:41:22 [0m1712662882.550134 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.561207 [NR_MAC]   (386/7)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.563907 [NR_MAC]     386.17 Scheduling pucch reception in  386.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.563914 [PHY]   pack_ul_tti_request SFN/Slot:386.17
avril 09 13:41:22 [0m1712662882.563917 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.564974 [PHY]   pack_ul_tti_request SFN/Slot:386.18
avril 09 13:41:22 [0m1712662882.566268 [PHY]   pack_ul_tti_request SFN/Slot:386.19
avril 09 13:41:22 [0m1712662882.567570 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 387/0 
avril 09 13:41:22 [0m1712662882.574037 [NR_MAC]   (386/17)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.576585 [NR_MAC]   pucch_acknack  387. 7 Scheduling pucch reception in  387. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.576594 [PHY]   pack_ul_tti_request SFN/Slot:387.7
avril 09 13:41:22 [0m1712662882.576597 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.587945 [NR_MAC]   (387/7)uci_01->pduBitmap:3
avril 09 13:41:22 [0m1712662882.590451 [NR_MAC]     387.17 Scheduling pucch reception in  387.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.590459 [PHY]   pack_ul_tti_request SFN/Slot:387.17
avril 09 13:41:22 [0m1712662882.590463 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.591609 [PHY]   pack_ul_tti_request SFN/Slot:387.18
avril 09 13:41:22 [0m1712662882.593001 [PHY]   pack_ul_tti_request SFN/Slot:387.19
avril 09 13:41:22 [0m1712662882.600948 [NR_MAC]   (387/17)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.603344 [NR_MAC]     388. 7 Scheduling pucch reception in  388. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.603371 [PHY]   pack_ul_tti_request SFN/Slot:388.7
avril 09 13:41:22 [0m1712662882.603385 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.614349 [NR_MAC]   (388/7)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.616923 [NR_MAC]     388.17 Scheduling pucch reception in  388.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.616931 [PHY]   pack_ul_tti_request SFN/Slot:388.17
avril 09 13:41:22 [0m1712662882.616933 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.617977 [PHY]   pack_ul_tti_request SFN/Slot:388.18
avril 09 13:41:22 [0m1712662882.619151 [PHY]   pack_ul_tti_request SFN/Slot:388.19
avril 09 13:41:22 [0m1712662882.627133 [NR_MAC]   (388/17)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.629748 [NR_MAC]     389. 7 Scheduling pucch reception in  389. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.629754 [PHY]   pack_ul_tti_request SFN/Slot:389.7
avril 09 13:41:22 [0m1712662882.629756 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.640655 [NR_MAC]   (389/7)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.643049 [NR_MAC]     389.17 Scheduling pucch reception in  389.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.643056 [PHY]   pack_ul_tti_request SFN/Slot:389.17
avril 09 13:41:22 [0m1712662882.643059 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.644129 [PHY]   pack_ul_tti_request SFN/Slot:389.18
avril 09 13:41:22 [0m1712662882.645512 [PHY]   pack_ul_tti_request SFN/Slot:389.19
avril 09 13:41:22 [0m1712662882.653301 [NR_MAC]   (389/17)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.655950 [NR_MAC]     390. 7 Scheduling pucch reception in  390. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.655958 [PHY]   pack_ul_tti_request SFN/Slot:390.7
avril 09 13:41:22 [0m1712662882.655961 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.667213 [NR_MAC]   (390/7)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.669806 [NR_MAC]     390.17 Scheduling pucch reception in  390.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.669814 [PHY]   pack_ul_tti_request SFN/Slot:390.17
avril 09 13:41:22 [0m1712662882.669817 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.670924 [PHY]   pack_ul_tti_request SFN/Slot:390.18
avril 09 13:41:22 [0m1712662882.672049 [PHY]   pack_ul_tti_request SFN/Slot:390.19
avril 09 13:41:22 [0m1712662882.680082 [NR_MAC]   (390/17)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.682757 [NR_MAC]     391. 7 Scheduling pucch reception in  391. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.682764 [PHY]   pack_ul_tti_request SFN/Slot:391.7
avril 09 13:41:22 [0m1712662882.682768 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.694272 [NR_MAC]   (391/7)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.696804 [NR_MAC]     391.17 Scheduling pucch reception in  391.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.696812 [PHY]   pack_ul_tti_request SFN/Slot:391.17
avril 09 13:41:22 [0m1712662882.696814 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.697904 [PHY]   pack_ul_tti_request SFN/Slot:391.18
avril 09 13:41:22 [0m1712662882.699054 [PHY]   pack_ul_tti_request SFN/Slot:391.19
avril 09 13:41:22 [0m1712662882.706688 [NR_MAC]   (391/17)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.709002 [NR_MAC]     392. 7 Scheduling pucch reception in  392. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.709009 [PHY]   pack_ul_tti_request SFN/Slot:392.7
avril 09 13:41:22 [0m1712662882.709012 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.711120 [NR_MAC]     392. 8 Scheduling pucch reception in  392. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:22 [0m1712662882.711124 [PHY]   pack_ul_tti_request SFN/Slot:392.8
avril 09 13:41:22 [0m1712662882.711126 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:22 [0m1712662882.720356 [NR_MAC]   (392/7)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.722827 [NR_MAC]     392.17 Scheduling pucch reception in  392.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.722842 [PHY]   pack_ul_tti_request SFN/Slot:392.17
avril 09 13:41:22 [0m1712662882.722844 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.723936 [PHY]   pack_ul_tti_request SFN/Slot:392.18
avril 09 13:41:22 [0m1712662882.725210 [PHY]   pack_ul_tti_request SFN/Slot:392.19
avril 09 13:41:22 [0m1712662882.732968 [NR_MAC]   (392/17)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.735503 [NR_MAC]     393. 7 Scheduling pucch reception in  393. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.735509 [PHY]   pack_ul_tti_request SFN/Slot:393.7
avril 09 13:41:22 [0m1712662882.735512 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.746929 [NR_MAC]   (393/7)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.749457 [NR_MAC]     393.17 Scheduling pucch reception in  393.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.749467 [PHY]   pack_ul_tti_request SFN/Slot:393.17
avril 09 13:41:22 [0m1712662882.749469 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.750602 [PHY]   pack_ul_tti_request SFN/Slot:393.18
avril 09 13:41:22 [0m1712662882.751861 [PHY]   pack_ul_tti_request SFN/Slot:393.19
avril 09 13:41:22 [0m1712662882.759883 [NR_MAC]   (393/17)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.762272 [NR_MAC]     394. 7 Scheduling pucch reception in  394. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.762279 [PHY]   pack_ul_tti_request SFN/Slot:394.7
avril 09 13:41:22 [0m1712662882.762281 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.773707 [NR_MAC]   (394/7)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.776051 [NR_MAC]     394.17 Scheduling pucch reception in  394.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.776056 [PHY]   pack_ul_tti_request SFN/Slot:394.17
avril 09 13:41:22 [0m1712662882.776057 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.777195 [PHY]   pack_ul_tti_request SFN/Slot:394.18
avril 09 13:41:22 [0m1712662882.778504 [PHY]   pack_ul_tti_request SFN/Slot:394.19
avril 09 13:41:22 [0m1712662882.786748 [NR_MAC]   (394/17)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.789011 [NR_MAC]     395. 7 Scheduling pucch reception in  395. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.789019 [PHY]   pack_ul_tti_request SFN/Slot:395.7
avril 09 13:41:22 [0m1712662882.789032 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.800357 [NR_MAC]   (395/7)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.802946 [NR_MAC]     395.17 Scheduling pucch reception in  395.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.802953 [PHY]   pack_ul_tti_request SFN/Slot:395.17
avril 09 13:41:22 [0m1712662882.802956 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.803995 [PHY]   pack_ul_tti_request SFN/Slot:395.18
avril 09 13:41:22 [0m1712662882.805315 [PHY]   pack_ul_tti_request SFN/Slot:395.19
avril 09 13:41:22 [0m1712662882.813412 [NR_MAC]   (395/17)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.816001 [NR_MAC]     396. 7 Scheduling pucch reception in  396. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.816008 [PHY]   pack_ul_tti_request SFN/Slot:396.7
avril 09 13:41:22 [0m1712662882.816012 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.827521 [NR_MAC]   (396/7)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.829946 [NR_MAC]     396.17 Scheduling pucch reception in  396.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.829954 [PHY]   pack_ul_tti_request SFN/Slot:396.17
avril 09 13:41:22 [0m1712662882.829957 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.831017 [PHY]   pack_ul_tti_request SFN/Slot:396.18
avril 09 13:41:22 [0m1712662882.832216 [PHY]   pack_ul_tti_request SFN/Slot:396.19
avril 09 13:41:22 [0m1712662882.833616 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 397/0 
avril 09 13:41:22 [0m1712662882.840149 [NR_MAC]   (396/17)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.842769 [NR_MAC]   pucch_acknack  397. 7 Scheduling pucch reception in  397. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.842780 [PHY]   pack_ul_tti_request SFN/Slot:397.7
avril 09 13:41:22 [0m1712662882.842784 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.853812 [NR_MAC]   (397/7)uci_01->pduBitmap:3
avril 09 13:41:22 [0m1712662882.856464 [NR_MAC]     397.17 Scheduling pucch reception in  397.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.856492 [PHY]   pack_ul_tti_request SFN/Slot:397.17
avril 09 13:41:22 [0m1712662882.856495 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.857610 [PHY]   pack_ul_tti_request SFN/Slot:397.18
avril 09 13:41:22 [0m1712662882.858787 [PHY]   pack_ul_tti_request SFN/Slot:397.19
avril 09 13:41:22 [0m1712662882.866463 [NR_MAC]   (397/17)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.868999 [NR_MAC]     398. 7 Scheduling pucch reception in  398. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.869007 [PHY]   pack_ul_tti_request SFN/Slot:398.7
avril 09 13:41:22 [0m1712662882.869010 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.880006 [NR_MAC]   (398/7)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.882527 [NR_MAC]     398.17 Scheduling pucch reception in  398.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.882535 [PHY]   pack_ul_tti_request SFN/Slot:398.17
avril 09 13:41:22 [0m1712662882.882539 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.883612 [PHY]   pack_ul_tti_request SFN/Slot:398.18
avril 09 13:41:22 [0m1712662882.884806 [PHY]   pack_ul_tti_request SFN/Slot:398.19
avril 09 13:41:22 [0m1712662882.892612 [NR_MAC]   (398/17)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.895167 [NR_MAC]     399. 7 Scheduling pucch reception in  399. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.895175 [PHY]   pack_ul_tti_request SFN/Slot:399.7
avril 09 13:41:22 [0m1712662882.895179 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.906137 [NR_MAC]   (399/7)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.908697 [NR_MAC]     399.17 Scheduling pucch reception in  399.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.908707 [PHY]   pack_ul_tti_request SFN/Slot:399.17
avril 09 13:41:22 [0m1712662882.908710 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.909744 [PHY]   pack_ul_tti_request SFN/Slot:399.18
avril 09 13:41:22 [0m1712662882.910865 [PHY]   pack_ul_tti_request SFN/Slot:399.19
avril 09 13:41:22 [0m1712662882.918857 [NR_MAC]   (399/17)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.921336 [NR_MAC]     400. 7 Scheduling pucch reception in  400. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.921343 [PHY]   pack_ul_tti_request SFN/Slot:400.7
avril 09 13:41:22 [0m1712662882.921346 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.923521 [NR_MAC]     400. 8 Scheduling pucch reception in  400. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:22 [0m1712662882.923527 [PHY]   pack_ul_tti_request SFN/Slot:400.8
avril 09 13:41:22 [0m1712662882.923529 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:22 [0m1712662882.932596 [NR_MAC]   (400/7)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.934924 [NR_MAC]     400.17 Scheduling pucch reception in  400.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.934932 [PHY]   pack_ul_tti_request SFN/Slot:400.17
avril 09 13:41:22 [0m1712662882.934934 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.935983 [PHY]   pack_ul_tti_request SFN/Slot:400.18
avril 09 13:41:22 [0m1712662882.937252 [PHY]   pack_ul_tti_request SFN/Slot:400.19
avril 09 13:41:22 [0m1712662882.945350 [NR_MAC]   (400/17)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.947933 [NR_MAC]     401. 7 Scheduling pucch reception in  401. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.947940 [PHY]   pack_ul_tti_request SFN/Slot:401.7
avril 09 13:41:22 [0m1712662882.947943 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.958997 [NR_MAC]   (401/7)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.961430 [NR_MAC]     401.17 Scheduling pucch reception in  401.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.961437 [PHY]   pack_ul_tti_request SFN/Slot:401.17
avril 09 13:41:22 [0m1712662882.961439 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.962610 [PHY]   pack_ul_tti_request SFN/Slot:401.18
avril 09 13:41:22 [0m1712662882.963850 [PHY]   pack_ul_tti_request SFN/Slot:401.19
avril 09 13:41:22 [0m1712662882.971486 [NR_MAC]   (401/17)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.974059 [NR_MAC]     402. 7 Scheduling pucch reception in  402. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.974066 [PHY]   pack_ul_tti_request SFN/Slot:402.7
avril 09 13:41:22 [0m1712662882.974069 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.984850 [NR_MAC]   (402/7)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.987072 [NR_MAC]     402.17 Scheduling pucch reception in  402.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.987079 [PHY]   pack_ul_tti_request SFN/Slot:402.17
avril 09 13:41:22 [0m1712662882.987081 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:22 [0m1712662882.988125 [PHY]   pack_ul_tti_request SFN/Slot:402.18
avril 09 13:41:22 [0m1712662882.989273 [PHY]   pack_ul_tti_request SFN/Slot:402.19
avril 09 13:41:22 [0m1712662882.997022 [NR_MAC]   (402/17)uci_01->pduBitmap:1
avril 09 13:41:22 [0m1712662882.999521 [NR_MAC]     403. 7 Scheduling pucch reception in  403. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:22 [0m1712662882.999539 [PHY]   pack_ul_tti_request SFN/Slot:403.7
avril 09 13:41:22 [0m1712662882.999542 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.010037 [NR_MAC]   (403/7)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.012381 [NR_MAC]     403.17 Scheduling pucch reception in  403.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.012388 [PHY]   pack_ul_tti_request SFN/Slot:403.17
avril 09 13:41:23 [0m1712662883.012390 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.013437 [PHY]   pack_ul_tti_request SFN/Slot:403.18
avril 09 13:41:23 [0m1712662883.014624 [PHY]   pack_ul_tti_request SFN/Slot:403.19
avril 09 13:41:23 [0m1712662883.022127 [NR_MAC]   (403/17)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.024565 [NR_MAC]     404. 7 Scheduling pucch reception in  404. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.024581 [PHY]   pack_ul_tti_request SFN/Slot:404.7
avril 09 13:41:23 [0m1712662883.024584 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.035137 [NR_MAC]   (404/7)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.037466 [NR_MAC]     404.17 Scheduling pucch reception in  404.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.037474 [PHY]   pack_ul_tti_request SFN/Slot:404.17
avril 09 13:41:23 [0m1712662883.037476 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.038913 [PHY]   pack_ul_tti_request SFN/Slot:404.18
avril 09 13:41:23 [0m1712662883.039794 [PHY]   pack_ul_tti_request SFN/Slot:404.19
avril 09 13:41:23 [0m1712662883.047282 [NR_MAC]   (404/17)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.049811 [NR_MAC]     405. 7 Scheduling pucch reception in  405. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.049832 [PHY]   pack_ul_tti_request SFN/Slot:405.7
avril 09 13:41:23 [0m1712662883.049835 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.062736 [NR_MAC]   (405/7)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.067990 [NR_MAC]     405.17 Scheduling pucch reception in  405.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.067998 [PHY]   pack_ul_tti_request SFN/Slot:405.17
avril 09 13:41:23 [0m1712662883.068000 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.068449 [PHY]   pack_ul_tti_request SFN/Slot:405.18
avril 09 13:41:23 [0m1712662883.069749 [PHY]   pack_ul_tti_request SFN/Slot:405.19
avril 09 13:41:23 [0m1712662883.079499 [NR_MAC]   (405/17)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.084029 [NR_MAC]     406. 7 Scheduling pucch reception in  406. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.084039 [PHY]   pack_ul_tti_request SFN/Slot:406.7
avril 09 13:41:23 [0m1712662883.084044 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.100982 [NR_MAC]   (406/7)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.103487 [NR_MAC]     406.17 Scheduling pucch reception in  406.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.103513 [PHY]   pack_ul_tti_request SFN/Slot:406.17
avril 09 13:41:23 [0m1712662883.103515 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.104626 [PHY]   pack_ul_tti_request SFN/Slot:406.18
avril 09 13:41:23 [0m1712662883.105679 [PHY]   pack_ul_tti_request SFN/Slot:406.19
avril 09 13:41:23 [0m1712662883.106828 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 407/0 
avril 09 13:41:23 [0m1712662883.112351 [NR_MAC]   (406/17)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.114878 [NR_MAC]   pucch_acknack  407. 7 Scheduling pucch reception in  407. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.114892 [PHY]   pack_ul_tti_request SFN/Slot:407.7
avril 09 13:41:23 [0m1712662883.114894 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.126158 [NR_MAC]   (407/7)uci_01->pduBitmap:3
avril 09 13:41:23 [0m1712662883.128791 [NR_MAC]     407.17 Scheduling pucch reception in  407.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.128799 [PHY]   pack_ul_tti_request SFN/Slot:407.17
avril 09 13:41:23 [0m1712662883.128802 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.129954 [PHY]   pack_ul_tti_request SFN/Slot:407.18
avril 09 13:41:23 [0m1712662883.131180 [PHY]   pack_ul_tti_request SFN/Slot:407.19
avril 09 13:41:23 [0m1712662883.139094 [NR_MAC]   (407/17)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.141698 [NR_MAC]     408. 7 Scheduling pucch reception in  408. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.141707 [PHY]   pack_ul_tti_request SFN/Slot:408.7
avril 09 13:41:23 [0m1712662883.141710 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.143938 [NR_MAC]     408. 8 Scheduling pucch reception in  408. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:23 [0m1712662883.143944 [PHY]   pack_ul_tti_request SFN/Slot:408.8
avril 09 13:41:23 [0m1712662883.143945 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:23 [0m1712662883.153046 [NR_MAC]   (408/7)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.155709 [NR_MAC]     408.17 Scheduling pucch reception in  408.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.155758 [PHY]   pack_ul_tti_request SFN/Slot:408.17
avril 09 13:41:23 [0m1712662883.155770 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.156872 [PHY]   pack_ul_tti_request SFN/Slot:408.18
avril 09 13:41:23 [0m1712662883.158099 [PHY]   pack_ul_tti_request SFN/Slot:408.19
avril 09 13:41:23 [0m1712662883.165903 [NR_MAC]   (408/17)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.168374 [NR_MAC]     409. 7 Scheduling pucch reception in  409. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.168382 [PHY]   pack_ul_tti_request SFN/Slot:409.7
avril 09 13:41:23 [0m1712662883.168384 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.179813 [NR_MAC]   (409/7)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.182094 [NR_MAC]     409.17 Scheduling pucch reception in  409.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.182106 [PHY]   pack_ul_tti_request SFN/Slot:409.17
avril 09 13:41:23 [0m1712662883.182108 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.183177 [PHY]   pack_ul_tti_request SFN/Slot:409.18
avril 09 13:41:23 [0m1712662883.184514 [PHY]   pack_ul_tti_request SFN/Slot:409.19
avril 09 13:41:23 [0m1712662883.192141 [NR_MAC]   (409/17)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.194818 [NR_MAC]     410. 7 Scheduling pucch reception in  410. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.194823 [PHY]   pack_ul_tti_request SFN/Slot:410.7
avril 09 13:41:23 [0m1712662883.194824 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.205898 [NR_MAC]   (410/7)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.208367 [NR_MAC]     410.17 Scheduling pucch reception in  410.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.208385 [PHY]   pack_ul_tti_request SFN/Slot:410.17
avril 09 13:41:23 [0m1712662883.208394 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.209526 [PHY]   pack_ul_tti_request SFN/Slot:410.18
avril 09 13:41:23 [0m1712662883.210749 [PHY]   pack_ul_tti_request SFN/Slot:410.19
avril 09 13:41:23 [0m1712662883.218635 [NR_MAC]   (410/17)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.220960 [NR_MAC]     411. 7 Scheduling pucch reception in  411. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.220967 [PHY]   pack_ul_tti_request SFN/Slot:411.7
avril 09 13:41:23 [0m1712662883.220969 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.232418 [NR_MAC]   (411/7)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.234914 [NR_MAC]     411.17 Scheduling pucch reception in  411.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.234937 [PHY]   pack_ul_tti_request SFN/Slot:411.17
avril 09 13:41:23 [0m1712662883.234939 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.235948 [PHY]   pack_ul_tti_request SFN/Slot:411.18
avril 09 13:41:23 [0m1712662883.237184 [PHY]   pack_ul_tti_request SFN/Slot:411.19
avril 09 13:41:23 [0m1712662883.245191 [NR_MAC]   (411/17)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.248028 [NR_MAC]     412. 7 Scheduling pucch reception in  412. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.248033 [PHY]   pack_ul_tti_request SFN/Slot:412.7
avril 09 13:41:23 [0m1712662883.248035 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.258989 [NR_MAC]   (412/7)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.261462 [NR_MAC]     412.17 Scheduling pucch reception in  412.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.261470 [PHY]   pack_ul_tti_request SFN/Slot:412.17
avril 09 13:41:23 [0m1712662883.261471 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.262681 [PHY]   pack_ul_tti_request SFN/Slot:412.18
avril 09 13:41:23 [0m1712662883.263924 [PHY]   pack_ul_tti_request SFN/Slot:412.19
avril 09 13:41:23 [0m1712662883.272005 [NR_MAC]   (412/17)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.274545 [NR_MAC]     413. 7 Scheduling pucch reception in  413. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.274554 [PHY]   pack_ul_tti_request SFN/Slot:413.7
avril 09 13:41:23 [0m1712662883.274556 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.285726 [NR_MAC]   (413/7)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.288066 [NR_MAC]     413.17 Scheduling pucch reception in  413.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.288070 [PHY]   pack_ul_tti_request SFN/Slot:413.17
avril 09 13:41:23 [0m1712662883.288071 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.289124 [PHY]   pack_ul_tti_request SFN/Slot:413.18
avril 09 13:41:23 [0m1712662883.290216 [PHY]   pack_ul_tti_request SFN/Slot:413.19
avril 09 13:41:23 [0m1712662883.298119 [NR_MAC]   (413/17)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.300748 [NR_MAC]     414. 7 Scheduling pucch reception in  414. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.300770 [PHY]   pack_ul_tti_request SFN/Slot:414.7
avril 09 13:41:23 [0m1712662883.300787 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.311885 [NR_MAC]   (414/7)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.314228 [NR_MAC]     414.17 Scheduling pucch reception in  414.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.314232 [PHY]   pack_ul_tti_request SFN/Slot:414.17
avril 09 13:41:23 [0m1712662883.314233 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.315346 [PHY]   pack_ul_tti_request SFN/Slot:414.18
avril 09 13:41:23 [0m1712662883.316507 [PHY]   pack_ul_tti_request SFN/Slot:414.19
avril 09 13:41:23 [0m1712662883.324164 [NR_MAC]   (414/17)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.326957 [NR_MAC]     415. 7 Scheduling pucch reception in  415. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.326965 [PHY]   pack_ul_tti_request SFN/Slot:415.7
avril 09 13:41:23 [0m1712662883.326967 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.338139 [NR_MAC]   (415/7)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.340750 [NR_MAC]     415.17 Scheduling pucch reception in  415.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.340797 [PHY]   pack_ul_tti_request SFN/Slot:415.17
avril 09 13:41:23 [0m1712662883.340798 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.341878 [PHY]   pack_ul_tti_request SFN/Slot:415.18
avril 09 13:41:23 [0m1712662883.343035 [PHY]   pack_ul_tti_request SFN/Slot:415.19
avril 09 13:41:23 [0m1712662883.351012 [NR_MAC]   (415/17)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.353544 [NR_MAC]     416. 7 Scheduling pucch reception in  416. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.353565 [PHY]   pack_ul_tti_request SFN/Slot:416.7
avril 09 13:41:23 [0m1712662883.353567 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.355689 [NR_MAC]     416. 8 Scheduling pucch reception in  416. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:23 [0m1712662883.355698 [PHY]   pack_ul_tti_request SFN/Slot:416.8
avril 09 13:41:23 [0m1712662883.355700 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:23 [0m1712662883.364954 [NR_MAC]   (416/7)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.367195 [NR_MAC]     416.17 Scheduling pucch reception in  416.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.367200 [PHY]   pack_ul_tti_request SFN/Slot:416.17
avril 09 13:41:23 [0m1712662883.367202 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.368480 [PHY]   pack_ul_tti_request SFN/Slot:416.18
avril 09 13:41:23 [0m1712662883.370133 [PHY]   pack_ul_tti_request SFN/Slot:416.19
avril 09 13:41:23 [0m1712662883.371365 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 417/0 
avril 09 13:41:23 [0m1712662883.378222 [NR_MAC]   (416/17)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.380689 [NR_MAC]   pucch_acknack  417. 7 Scheduling pucch reception in  417. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.380698 [PHY]   pack_ul_tti_request SFN/Slot:417.7
avril 09 13:41:23 [0m1712662883.380701 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.391660 [NR_MAC]   (417/7)uci_01->pduBitmap:3
avril 09 13:41:23 [0m1712662883.394017 [NR_MAC]     417.17 Scheduling pucch reception in  417.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.394030 [PHY]   pack_ul_tti_request SFN/Slot:417.17
avril 09 13:41:23 [0m1712662883.394033 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.395134 [PHY]   pack_ul_tti_request SFN/Slot:417.18
avril 09 13:41:23 [0m1712662883.396421 [PHY]   pack_ul_tti_request SFN/Slot:417.19
avril 09 13:41:23 [0m1712662883.404005 [NR_MAC]   (417/17)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.405553 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 418/6 
avril 09 13:41:23 [0m1712662883.406627 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 418/7 
avril 09 13:41:23 [0m1712662883.406632 [NR_MAC]     418. 7 Scheduling pucch reception in  418. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.406646 [PHY]   pack_ul_tti_request SFN/Slot:418.7
avril 09 13:41:23 [0m1712662883.406649 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.417561 [NR_MAC]   (418/7)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.420000 [NR_MAC]   pucch_acknack  418.17 Scheduling pucch reception in  418.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.420012 [PHY]   pack_ul_tti_request SFN/Slot:418.17
avril 09 13:41:23 [0m1712662883.420016 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.421054 [PHY]   pack_ul_tti_request SFN/Slot:418.18
avril 09 13:41:23 [0m1712662883.422350 [PHY]   pack_ul_tti_request SFN/Slot:418.19
avril 09 13:41:23 [0m1712662883.429937 [NR_MAC]   (418/17)uci_01->pduBitmap:3
avril 09 13:41:23 [0m1712662883.432360 [NR_MAC]     419. 7 Scheduling pucch reception in  419. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.432368 [PHY]   pack_ul_tti_request SFN/Slot:419.7
avril 09 13:41:23 [0m1712662883.432371 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.443695 [NR_MAC]   (419/7)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.446018 [NR_MAC]     419.17 Scheduling pucch reception in  419.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.446025 [PHY]   pack_ul_tti_request SFN/Slot:419.17
avril 09 13:41:23 [0m1712662883.446028 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.447300 [PHY]   pack_ul_tti_request SFN/Slot:419.18
avril 09 13:41:23 [0m1712662883.448591 [PHY]   pack_ul_tti_request SFN/Slot:419.19
avril 09 13:41:23 [0m1712662883.456316 [NR_MAC]   (419/17)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.459044 [NR_MAC]     420. 7 Scheduling pucch reception in  420. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.459054 [PHY]   pack_ul_tti_request SFN/Slot:420.7
avril 09 13:41:23 [0m1712662883.459057 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.470134 [NR_MAC]   (420/7)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.472742 [NR_MAC]     420.17 Scheduling pucch reception in  420.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.472751 [PHY]   pack_ul_tti_request SFN/Slot:420.17
avril 09 13:41:23 [0m1712662883.472755 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.473844 [PHY]   pack_ul_tti_request SFN/Slot:420.18
avril 09 13:41:23 [0m1712662883.475016 [PHY]   pack_ul_tti_request SFN/Slot:420.19
avril 09 13:41:23 [0m1712662883.482895 [NR_MAC]   (420/17)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.485365 [NR_MAC]     421. 7 Scheduling pucch reception in  421. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.485373 [PHY]   pack_ul_tti_request SFN/Slot:421.7
avril 09 13:41:23 [0m1712662883.485375 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.496547 [NR_MAC]   (421/7)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.499028 [NR_MAC]     421.17 Scheduling pucch reception in  421.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.499035 [PHY]   pack_ul_tti_request SFN/Slot:421.17
avril 09 13:41:23 [0m1712662883.499037 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.500075 [PHY]   pack_ul_tti_request SFN/Slot:421.18
avril 09 13:41:23 [0m1712662883.501289 [PHY]   pack_ul_tti_request SFN/Slot:421.19
avril 09 13:41:23 [0m1712662883.509260 [NR_MAC]   (421/17)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.511941 [NR_MAC]     422. 7 Scheduling pucch reception in  422. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.511956 [PHY]   pack_ul_tti_request SFN/Slot:422.7
avril 09 13:41:23 [0m1712662883.511958 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.523156 [NR_MAC]   (422/7)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.525793 [NR_MAC]     422.17 Scheduling pucch reception in  422.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.525798 [PHY]   pack_ul_tti_request SFN/Slot:422.17
avril 09 13:41:23 [0m1712662883.525801 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.526936 [PHY]   pack_ul_tti_request SFN/Slot:422.18
avril 09 13:41:23 [0m1712662883.528118 [PHY]   pack_ul_tti_request SFN/Slot:422.19
avril 09 13:41:23 [0m1712662883.536110 [NR_MAC]   (422/17)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.538786 [NR_MAC]     423. 7 Scheduling pucch reception in  423. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.538805 [PHY]   pack_ul_tti_request SFN/Slot:423.7
avril 09 13:41:23 [0m1712662883.538808 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.550159 [NR_MAC]   (423/7)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.552667 [NR_MAC]     423.17 Scheduling pucch reception in  423.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.552698 [PHY]   pack_ul_tti_request SFN/Slot:423.17
avril 09 13:41:23 [0m1712662883.552711 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.553850 [PHY]   pack_ul_tti_request SFN/Slot:423.18
avril 09 13:41:23 [0m1712662883.555099 [PHY]   pack_ul_tti_request SFN/Slot:423.19
avril 09 13:41:23 [0m1712662883.562852 [NR_MAC]   (423/17)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.565193 [NR_MAC]     424. 7 Scheduling pucch reception in  424. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.565199 [PHY]   pack_ul_tti_request SFN/Slot:424.7
avril 09 13:41:23 [0m1712662883.565201 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.567121 [NR_MAC]     424. 8 Scheduling pucch reception in  424. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:23 [0m1712662883.567129 [PHY]   pack_ul_tti_request SFN/Slot:424.8
avril 09 13:41:23 [0m1712662883.567131 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:23 [0m1712662883.576013 [NR_MAC]   (424/7)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.578456 [NR_MAC]     424.17 Scheduling pucch reception in  424.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.578464 [PHY]   pack_ul_tti_request SFN/Slot:424.17
avril 09 13:41:23 [0m1712662883.578466 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.579629 [PHY]   pack_ul_tti_request SFN/Slot:424.18
avril 09 13:41:23 [0m1712662883.580952 [PHY]   pack_ul_tti_request SFN/Slot:424.19
avril 09 13:41:23 [0m1712662883.588864 [NR_MAC]   (424/17)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.591139 [NR_MAC]     425. 7 Scheduling pucch reception in  425. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.591153 [PHY]   pack_ul_tti_request SFN/Slot:425.7
avril 09 13:41:23 [0m1712662883.591157 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.602793 [NR_MAC]   (425/7)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.605104 [NR_MAC]     425.17 Scheduling pucch reception in  425.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.605113 [PHY]   pack_ul_tti_request SFN/Slot:425.17
avril 09 13:41:23 [0m1712662883.605116 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.606247 [PHY]   pack_ul_tti_request SFN/Slot:425.18
avril 09 13:41:23 [0m1712662883.607539 [PHY]   pack_ul_tti_request SFN/Slot:425.19
avril 09 13:41:23 [0m1712662883.615232 [NR_MAC]   (425/17)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.618042 [NR_MAC]     426. 7 Scheduling pucch reception in  426. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.618050 [PHY]   pack_ul_tti_request SFN/Slot:426.7
avril 09 13:41:23 [0m1712662883.618053 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.629156 [NR_MAC]   (426/7)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.631712 [NR_MAC]     426.17 Scheduling pucch reception in  426.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.631751 [PHY]   pack_ul_tti_request SFN/Slot:426.17
avril 09 13:41:23 [0m1712662883.631753 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.632915 [PHY]   pack_ul_tti_request SFN/Slot:426.18
avril 09 13:41:23 [0m1712662883.634068 [PHY]   pack_ul_tti_request SFN/Slot:426.19
avril 09 13:41:23 [0m1712662883.635385 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 427/0 
avril 09 13:41:23 [0m1712662883.641949 [NR_MAC]   (426/17)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.644455 [NR_MAC]   pucch_acknack  427. 7 Scheduling pucch reception in  427. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.644493 [PHY]   pack_ul_tti_request SFN/Slot:427.7
avril 09 13:41:23 [0m1712662883.644507 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.655634 [NR_MAC]   (427/7)uci_01->pduBitmap:3
avril 09 13:41:23 [0m1712662883.658001 [NR_MAC]     427.17 Scheduling pucch reception in  427.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.658022 [PHY]   pack_ul_tti_request SFN/Slot:427.17
avril 09 13:41:23 [0m1712662883.658024 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.659096 [PHY]   pack_ul_tti_request SFN/Slot:427.18
avril 09 13:41:23 [0m1712662883.660400 [PHY]   pack_ul_tti_request SFN/Slot:427.19
avril 09 13:41:23 [0m1712662883.668387 [NR_MAC]   (427/17)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.671155 [NR_MAC]     428. 7 Scheduling pucch reception in  428. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.671163 [PHY]   pack_ul_tti_request SFN/Slot:428.7
avril 09 13:41:23 [0m1712662883.671166 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.682910 [NR_MAC]   (428/7)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.685233 [NR_MAC]     428.17 Scheduling pucch reception in  428.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.685273 [PHY]   pack_ul_tti_request SFN/Slot:428.17
avril 09 13:41:23 [0m1712662883.685294 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.686495 [PHY]   pack_ul_tti_request SFN/Slot:428.18
avril 09 13:41:23 [0m1712662883.687584 [PHY]   pack_ul_tti_request SFN/Slot:428.19
avril 09 13:41:23 [0m1712662883.695534 [NR_MAC]   (428/17)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.697938 [NR_MAC]     429. 7 Scheduling pucch reception in  429. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.697943 [PHY]   pack_ul_tti_request SFN/Slot:429.7
avril 09 13:41:23 [0m1712662883.697945 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.709293 [NR_MAC]   (429/7)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.711765 [NR_MAC]     429.17 Scheduling pucch reception in  429.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.711769 [PHY]   pack_ul_tti_request SFN/Slot:429.17
avril 09 13:41:23 [0m1712662883.711770 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.712903 [PHY]   pack_ul_tti_request SFN/Slot:429.18
avril 09 13:41:23 [0m1712662883.714062 [PHY]   pack_ul_tti_request SFN/Slot:429.19
avril 09 13:41:23 [0m1712662883.722054 [NR_MAC]   (429/17)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.724663 [NR_MAC]     430. 7 Scheduling pucch reception in  430. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.724668 [PHY]   pack_ul_tti_request SFN/Slot:430.7
avril 09 13:41:23 [0m1712662883.724671 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.735879 [NR_MAC]   (430/7)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.738119 [NR_MAC]     430.17 Scheduling pucch reception in  430.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.738125 [PHY]   pack_ul_tti_request SFN/Slot:430.17
avril 09 13:41:23 [0m1712662883.738127 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.739373 [PHY]   pack_ul_tti_request SFN/Slot:430.18
avril 09 13:41:23 [0m1712662883.740632 [PHY]   pack_ul_tti_request SFN/Slot:430.19
avril 09 13:41:23 [0m1712662883.748407 [NR_MAC]   (430/17)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.750870 [NR_MAC]     431. 7 Scheduling pucch reception in  431. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.750881 [PHY]   pack_ul_tti_request SFN/Slot:431.7
avril 09 13:41:23 [0m1712662883.750884 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.761903 [NR_MAC]   (431/7)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.764131 [NR_MAC]     431.17 Scheduling pucch reception in  431.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.764135 [PHY]   pack_ul_tti_request SFN/Slot:431.17
avril 09 13:41:23 [0m1712662883.764146 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.765348 [PHY]   pack_ul_tti_request SFN/Slot:431.18
avril 09 13:41:23 [0m1712662883.766582 [PHY]   pack_ul_tti_request SFN/Slot:431.19
avril 09 13:41:23 [0m1712662883.774740 [NR_MAC]   (431/17)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.777104 [NR_MAC]     432. 7 Scheduling pucch reception in  432. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.777123 [PHY]   pack_ul_tti_request SFN/Slot:432.7
avril 09 13:41:23 [0m1712662883.777125 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.779261 [NR_MAC]     432. 8 Scheduling pucch reception in  432. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:23 [0m1712662883.779277 [PHY]   pack_ul_tti_request SFN/Slot:432.8
avril 09 13:41:23 [0m1712662883.779286 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:23 [0m1712662883.788255 [NR_MAC]   (432/7)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.790763 [NR_MAC]     432.17 Scheduling pucch reception in  432.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.790789 [PHY]   pack_ul_tti_request SFN/Slot:432.17
avril 09 13:41:23 [0m1712662883.790805 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.791934 [PHY]   pack_ul_tti_request SFN/Slot:432.18
avril 09 13:41:23 [0m1712662883.793068 [PHY]   pack_ul_tti_request SFN/Slot:432.19
avril 09 13:41:23 [0m1712662883.801222 [NR_MAC]   (432/17)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.803837 [NR_MAC]     433. 7 Scheduling pucch reception in  433. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.803840 [PHY]   pack_ul_tti_request SFN/Slot:433.7
avril 09 13:41:23 [0m1712662883.803842 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.815036 [NR_MAC]   (433/7)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.817312 [NR_MAC]     433.17 Scheduling pucch reception in  433.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.817316 [PHY]   pack_ul_tti_request SFN/Slot:433.17
avril 09 13:41:23 [0m1712662883.817318 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.818444 [PHY]   pack_ul_tti_request SFN/Slot:433.18
avril 09 13:41:23 [0m1712662883.819659 [PHY]   pack_ul_tti_request SFN/Slot:433.19
avril 09 13:41:23 [0m1712662883.827491 [NR_MAC]   (433/17)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.829994 [NR_MAC]     434. 7 Scheduling pucch reception in  434. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.830017 [PHY]   pack_ul_tti_request SFN/Slot:434.7
avril 09 13:41:23 [0m1712662883.830019 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.841181 [NR_MAC]   (434/7)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.843741 [NR_MAC]     434.17 Scheduling pucch reception in  434.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.843814 [PHY]   pack_ul_tti_request SFN/Slot:434.17
avril 09 13:41:23 [0m1712662883.843818 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.844876 [PHY]   pack_ul_tti_request SFN/Slot:434.18
avril 09 13:41:23 [0m1712662883.846043 [PHY]   pack_ul_tti_request SFN/Slot:434.19
avril 09 13:41:23 [0m1712662883.853873 [NR_MAC]   (434/17)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.856318 [NR_MAC]     435. 7 Scheduling pucch reception in  435. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.856336 [PHY]   pack_ul_tti_request SFN/Slot:435.7
avril 09 13:41:23 [0m1712662883.856350 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.867832 [NR_MAC]   (435/7)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.870275 [NR_MAC]     435.17 Scheduling pucch reception in  435.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.870287 [PHY]   pack_ul_tti_request SFN/Slot:435.17
avril 09 13:41:23 [0m1712662883.870289 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.871370 [PHY]   pack_ul_tti_request SFN/Slot:435.18
avril 09 13:41:23 [0m1712662883.872666 [PHY]   pack_ul_tti_request SFN/Slot:435.19
avril 09 13:41:23 [0m1712662883.880413 [NR_MAC]   (435/17)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.882950 [NR_MAC]     436. 7 Scheduling pucch reception in  436. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.882955 [PHY]   pack_ul_tti_request SFN/Slot:436.7
avril 09 13:41:23 [0m1712662883.882956 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.893974 [NR_MAC]   (436/7)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.896345 [NR_MAC]     436.17 Scheduling pucch reception in  436.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.896378 [PHY]   pack_ul_tti_request SFN/Slot:436.17
avril 09 13:41:23 [0m1712662883.896381 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.897470 [PHY]   pack_ul_tti_request SFN/Slot:436.18
avril 09 13:41:23 [0m1712662883.898730 [PHY]   pack_ul_tti_request SFN/Slot:436.19
avril 09 13:41:23 [0m1712662883.899845 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 437/0 
avril 09 13:41:23 [0m1712662883.906437 [NR_MAC]   (436/17)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.908911 [NR_MAC]   pucch_acknack  437. 7 Scheduling pucch reception in  437. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.908925 [PHY]   pack_ul_tti_request SFN/Slot:437.7
avril 09 13:41:23 [0m1712662883.908927 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.919751 [NR_MAC]   (437/7)uci_01->pduBitmap:3
avril 09 13:41:23 [0m1712662883.921973 [NR_MAC]     437.17 Scheduling pucch reception in  437.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.921976 [PHY]   pack_ul_tti_request SFN/Slot:437.17
avril 09 13:41:23 [0m1712662883.921978 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.923110 [PHY]   pack_ul_tti_request SFN/Slot:437.18
avril 09 13:41:23 [0m1712662883.924492 [PHY]   pack_ul_tti_request SFN/Slot:437.19
avril 09 13:41:23 [0m1712662883.932049 [NR_MAC]   (437/17)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.934633 [NR_MAC]     438. 7 Scheduling pucch reception in  438. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.934670 [PHY]   pack_ul_tti_request SFN/Slot:438.7
avril 09 13:41:23 [0m1712662883.934672 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.946095 [NR_MAC]   (438/7)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.948460 [NR_MAC]     438.17 Scheduling pucch reception in  438.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.948467 [PHY]   pack_ul_tti_request SFN/Slot:438.17
avril 09 13:41:23 [0m1712662883.948469 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.949696 [PHY]   pack_ul_tti_request SFN/Slot:438.18
avril 09 13:41:23 [0m1712662883.950872 [PHY]   pack_ul_tti_request SFN/Slot:438.19
avril 09 13:41:23 [0m1712662883.958518 [NR_MAC]   (438/17)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.960812 [NR_MAC]     439. 7 Scheduling pucch reception in  439. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.960817 [PHY]   pack_ul_tti_request SFN/Slot:439.7
avril 09 13:41:23 [0m1712662883.960819 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.971924 [NR_MAC]   (439/7)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.974248 [NR_MAC]     439.17 Scheduling pucch reception in  439.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.974253 [PHY]   pack_ul_tti_request SFN/Slot:439.17
avril 09 13:41:23 [0m1712662883.974255 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.975486 [PHY]   pack_ul_tti_request SFN/Slot:439.18
avril 09 13:41:23 [0m1712662883.976921 [PHY]   pack_ul_tti_request SFN/Slot:439.19
avril 09 13:41:23 [0m1712662883.985073 [NR_MAC]   (439/17)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662883.987600 [NR_MAC]     440. 7 Scheduling pucch reception in  440. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662883.987620 [PHY]   pack_ul_tti_request SFN/Slot:440.7
avril 09 13:41:23 [0m1712662883.987623 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662883.989809 [NR_MAC]     440. 8 Scheduling pucch reception in  440. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:23 [0m1712662883.989813 [PHY]   pack_ul_tti_request SFN/Slot:440.8
avril 09 13:41:23 [0m1712662883.989814 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:23 [0m1712662883.999011 [NR_MAC]   (440/7)uci_01->pduBitmap:1
avril 09 13:41:23 [0m1712662884.001334 [NR_MAC]     440.17 Scheduling pucch reception in  440.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:23 [0m1712662884.001343 [PHY]   pack_ul_tti_request SFN/Slot:440.17
avril 09 13:41:23 [0m1712662884.001345 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:23 [0m1712662884.002510 [PHY]   pack_ul_tti_request SFN/Slot:440.18
avril 09 13:41:24 [0m1712662884.003829 [PHY]   pack_ul_tti_request SFN/Slot:440.19
avril 09 13:41:24 [0m1712662884.011659 [NR_MAC]   (440/17)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.013891 [NR_MAC]     441. 7 Scheduling pucch reception in  441. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.013898 [PHY]   pack_ul_tti_request SFN/Slot:441.7
avril 09 13:41:24 [0m1712662884.013901 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.025182 [NR_MAC]   (441/7)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.027633 [NR_MAC]     441.17 Scheduling pucch reception in  441.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.027640 [PHY]   pack_ul_tti_request SFN/Slot:441.17
avril 09 13:41:24 [0m1712662884.027642 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.028771 [PHY]   pack_ul_tti_request SFN/Slot:441.18
avril 09 13:41:24 [0m1712662884.029975 [PHY]   pack_ul_tti_request SFN/Slot:441.19
avril 09 13:41:24 [0m1712662884.038135 [NR_MAC]   (441/17)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.040792 [NR_MAC]     442. 7 Scheduling pucch reception in  442. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.040818 [PHY]   pack_ul_tti_request SFN/Slot:442.7
avril 09 13:41:24 [0m1712662884.040821 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.051920 [NR_MAC]   (442/7)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.054113 [NR_MAC]     442.17 Scheduling pucch reception in  442.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.054119 [PHY]   pack_ul_tti_request SFN/Slot:442.17
avril 09 13:41:24 [0m1712662884.054122 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.055189 [PHY]   pack_ul_tti_request SFN/Slot:442.18
avril 09 13:41:24 [0m1712662884.056631 [PHY]   pack_ul_tti_request SFN/Slot:442.19
avril 09 13:41:24 [0m1712662884.064118 [NR_MAC]   (442/17)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.066709 [NR_MAC]     443. 7 Scheduling pucch reception in  443. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.066750 [PHY]   pack_ul_tti_request SFN/Slot:443.7
avril 09 13:41:24 [0m1712662884.066784 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.077722 [NR_MAC]   (443/7)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.079888 [NR_MAC]     443.17 Scheduling pucch reception in  443.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.079895 [PHY]   pack_ul_tti_request SFN/Slot:443.17
avril 09 13:41:24 [0m1712662884.079898 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.081027 [PHY]   pack_ul_tti_request SFN/Slot:443.18
avril 09 13:41:24 [0m1712662884.082294 [PHY]   pack_ul_tti_request SFN/Slot:443.19
avril 09 13:41:24 [0m1712662884.090170 [NR_MAC]   (443/17)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.092641 [NR_MAC]     444. 7 Scheduling pucch reception in  444. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.092649 [PHY]   pack_ul_tti_request SFN/Slot:444.7
avril 09 13:41:24 [0m1712662884.092651 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.104042 [NR_MAC]   (444/7)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.106481 [NR_MAC]     444.17 Scheduling pucch reception in  444.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.106488 [PHY]   pack_ul_tti_request SFN/Slot:444.17
avril 09 13:41:24 [0m1712662884.106490 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.107636 [PHY]   pack_ul_tti_request SFN/Slot:444.18
avril 09 13:41:24 [0m1712662884.108828 [PHY]   pack_ul_tti_request SFN/Slot:444.19
avril 09 13:41:24 [0m1712662884.116727 [NR_MAC]   (444/17)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.118997 [NR_MAC]     445. 7 Scheduling pucch reception in  445. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.119005 [PHY]   pack_ul_tti_request SFN/Slot:445.7
avril 09 13:41:24 [0m1712662884.119007 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.129969 [NR_MAC]   (445/7)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.132205 [NR_MAC]     445.17 Scheduling pucch reception in  445.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.132211 [PHY]   pack_ul_tti_request SFN/Slot:445.17
avril 09 13:41:24 [0m1712662884.132214 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.133414 [PHY]   pack_ul_tti_request SFN/Slot:445.18
avril 09 13:41:24 [0m1712662884.134730 [PHY]   pack_ul_tti_request SFN/Slot:445.19
avril 09 13:41:24 [0m1712662884.142557 [NR_MAC]   (445/17)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.144996 [NR_MAC]     446. 7 Scheduling pucch reception in  446. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.145003 [PHY]   pack_ul_tti_request SFN/Slot:446.7
avril 09 13:41:24 [0m1712662884.145006 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.156101 [NR_MAC]   (446/7)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.158681 [NR_MAC]     446.17 Scheduling pucch reception in  446.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.158688 [PHY]   pack_ul_tti_request SFN/Slot:446.17
avril 09 13:41:24 [0m1712662884.158690 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.159858 [PHY]   pack_ul_tti_request SFN/Slot:446.18
avril 09 13:41:24 [0m1712662884.161054 [PHY]   pack_ul_tti_request SFN/Slot:446.19
avril 09 13:41:24 [0m1712662884.162165 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 447/0 
avril 09 13:41:24 [0m1712662884.168879 [NR_MAC]   (446/17)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.171157 [NR_MAC]   pucch_acknack  447. 7 Scheduling pucch reception in  447. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.171165 [PHY]   pack_ul_tti_request SFN/Slot:447.7
avril 09 13:41:24 [0m1712662884.171167 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.182706 [NR_MAC]   (447/7)uci_01->pduBitmap:3
avril 09 13:41:24 [0m1712662884.184965 [NR_MAC]     447.17 Scheduling pucch reception in  447.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.184973 [PHY]   pack_ul_tti_request SFN/Slot:447.17
avril 09 13:41:24 [0m1712662884.184976 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.186014 [PHY]   pack_ul_tti_request SFN/Slot:447.18
avril 09 13:41:24 [0m1712662884.187183 [PHY]   pack_ul_tti_request SFN/Slot:447.19
avril 09 13:41:24 [0m1712662884.194968 [NR_MAC]   (447/17)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.197345 [NR_MAC]     448. 7 Scheduling pucch reception in  448. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.197351 [PHY]   pack_ul_tti_request SFN/Slot:448.7
avril 09 13:41:24 [0m1712662884.197354 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.199441 [NR_MAC]     448. 8 Scheduling pucch reception in  448. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:24 [0m1712662884.199445 [PHY]   pack_ul_tti_request SFN/Slot:448.8
avril 09 13:41:24 [0m1712662884.199446 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:24 [0m1712662884.208098 [NR_MAC]   (448/7)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.210782 [NR_MAC]     448.17 Scheduling pucch reception in  448.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.210786 [PHY]   pack_ul_tti_request SFN/Slot:448.17
avril 09 13:41:24 [0m1712662884.210788 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.211935 [PHY]   pack_ul_tti_request SFN/Slot:448.18
avril 09 13:41:24 [0m1712662884.213057 [PHY]   pack_ul_tti_request SFN/Slot:448.19
avril 09 13:41:24 [0m1712662884.220948 [NR_MAC]   (448/17)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.223282 [NR_MAC]     449. 7 Scheduling pucch reception in  449. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.223289 [PHY]   pack_ul_tti_request SFN/Slot:449.7
avril 09 13:41:24 [0m1712662884.223292 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.234085 [NR_MAC]   (449/7)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.236490 [NR_MAC]     449.17 Scheduling pucch reception in  449.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.236497 [PHY]   pack_ul_tti_request SFN/Slot:449.17
avril 09 13:41:24 [0m1712662884.236499 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.237659 [PHY]   pack_ul_tti_request SFN/Slot:449.18
avril 09 13:41:24 [0m1712662884.238881 [PHY]   pack_ul_tti_request SFN/Slot:449.19
avril 09 13:41:24 [0m1712662884.246012 [NR_MAC]   (449/17)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.248401 [NR_MAC]     450. 7 Scheduling pucch reception in  450. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.248408 [PHY]   pack_ul_tti_request SFN/Slot:450.7
avril 09 13:41:24 [0m1712662884.248410 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.259281 [NR_MAC]   (450/7)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.261575 [NR_MAC]     450.17 Scheduling pucch reception in  450.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.261583 [PHY]   pack_ul_tti_request SFN/Slot:450.17
avril 09 13:41:24 [0m1712662884.261586 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.262738 [PHY]   pack_ul_tti_request SFN/Slot:450.18
avril 09 13:41:24 [0m1712662884.263920 [PHY]   pack_ul_tti_request SFN/Slot:450.19
avril 09 13:41:24 [0m1712662884.271037 [NR_MAC]   (450/17)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.273422 [NR_MAC]     451. 7 Scheduling pucch reception in  451. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.273428 [PHY]   pack_ul_tti_request SFN/Slot:451.7
avril 09 13:41:24 [0m1712662884.273431 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.283999 [NR_MAC]   (451/7)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.286332 [NR_MAC]     451.17 Scheduling pucch reception in  451.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.286338 [PHY]   pack_ul_tti_request SFN/Slot:451.17
avril 09 13:41:24 [0m1712662884.286341 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.287501 [PHY]   pack_ul_tti_request SFN/Slot:451.18
avril 09 13:41:24 [0m1712662884.288634 [PHY]   pack_ul_tti_request SFN/Slot:451.19
avril 09 13:41:24 [0m1712662884.295883 [NR_MAC]   (451/17)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.298469 [NR_MAC]     452. 7 Scheduling pucch reception in  452. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.298476 [PHY]   pack_ul_tti_request SFN/Slot:452.7
avril 09 13:41:24 [0m1712662884.298479 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.309545 [NR_MAC]   (452/7)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.311889 [NR_MAC]     452.17 Scheduling pucch reception in  452.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.311894 [PHY]   pack_ul_tti_request SFN/Slot:452.17
avril 09 13:41:24 [0m1712662884.311896 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.313000 [PHY]   pack_ul_tti_request SFN/Slot:452.18
avril 09 13:41:24 [0m1712662884.314264 [PHY]   pack_ul_tti_request SFN/Slot:452.19
avril 09 13:41:24 [0m1712662884.322110 [NR_MAC]   (452/17)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.324544 [NR_MAC]     453. 7 Scheduling pucch reception in  453. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.324552 [PHY]   pack_ul_tti_request SFN/Slot:453.7
avril 09 13:41:24 [0m1712662884.324554 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.336008 [NR_MAC]   (453/7)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.338544 [NR_MAC]     453.17 Scheduling pucch reception in  453.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.338566 [PHY]   pack_ul_tti_request SFN/Slot:453.17
avril 09 13:41:24 [0m1712662884.338569 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.339752 [PHY]   pack_ul_tti_request SFN/Slot:453.18
avril 09 13:41:24 [0m1712662884.341007 [PHY]   pack_ul_tti_request SFN/Slot:453.19
avril 09 13:41:24 [0m1712662884.348801 [NR_MAC]   (453/17)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.351016 [NR_MAC]     454. 7 Scheduling pucch reception in  454. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.351023 [PHY]   pack_ul_tti_request SFN/Slot:454.7
avril 09 13:41:24 [0m1712662884.351030 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.362281 [NR_MAC]   (454/7)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.364692 [NR_MAC]     454.17 Scheduling pucch reception in  454.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.364705 [PHY]   pack_ul_tti_request SFN/Slot:454.17
avril 09 13:41:24 [0m1712662884.364708 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.365925 [PHY]   pack_ul_tti_request SFN/Slot:454.18
avril 09 13:41:24 [0m1712662884.367046 [PHY]   pack_ul_tti_request SFN/Slot:454.19
avril 09 13:41:24 [0m1712662884.374735 [NR_MAC]   (454/17)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.377082 [NR_MAC]     455. 7 Scheduling pucch reception in  455. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.377091 [PHY]   pack_ul_tti_request SFN/Slot:455.7
avril 09 13:41:24 [0m1712662884.377094 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.387847 [NR_MAC]   (455/7)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.390066 [NR_MAC]     455.17 Scheduling pucch reception in  455.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.390075 [PHY]   pack_ul_tti_request SFN/Slot:455.17
avril 09 13:41:24 [0m1712662884.390077 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.391234 [PHY]   pack_ul_tti_request SFN/Slot:455.18
avril 09 13:41:24 [0m1712662884.392423 [PHY]   pack_ul_tti_request SFN/Slot:455.19
avril 09 13:41:24 [0m1712662884.399979 [NR_MAC]   (455/17)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.402382 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 456/7 
avril 09 13:41:24 [0m1712662884.402388 [NR_MAC]     456. 7 Scheduling pucch reception in  456. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.402405 [PHY]   pack_ul_tti_request SFN/Slot:456.7
avril 09 13:41:24 [0m1712662884.402413 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.404480 [NR_MAC]     456. 8 Scheduling pucch reception in  456. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:24 [0m1712662884.404488 [PHY]   pack_ul_tti_request SFN/Slot:456.8
avril 09 13:41:24 [0m1712662884.404490 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:24 [0m1712662884.406864 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 456/10 
avril 09 13:41:24 [0m1712662884.413278 [NR_MAC]   (456/7)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.415665 [NR_MAC]   pucch_acknack  456.17 Scheduling pucch reception in  456.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.415674 [PHY]   pack_ul_tti_request SFN/Slot:456.17
avril 09 13:41:24 [0m1712662884.415677 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.416804 [PHY]   pack_ul_tti_request SFN/Slot:456.18
avril 09 13:41:24 [0m1712662884.417968 [PHY]   pack_ul_tti_request SFN/Slot:456.19
avril 09 13:41:24 [0m1712662884.419184 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 457/0 
avril 09 13:41:24 [0m1712662884.425662 [NR_MAC]   (456/17)uci_01->pduBitmap:3
avril 09 13:41:24 [0m1712662884.428014 [NR_MAC]   pucch_acknack  457. 7 Scheduling pucch reception in  457. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.428027 [PHY]   pack_ul_tti_request SFN/Slot:457.7
avril 09 13:41:24 [0m1712662884.428030 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.439154 [NR_MAC]   (457/7)uci_01->pduBitmap:3
avril 09 13:41:24 [0m1712662884.441816 [NR_MAC]     457.17 Scheduling pucch reception in  457.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.441826 [PHY]   pack_ul_tti_request SFN/Slot:457.17
avril 09 13:41:24 [0m1712662884.441829 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.442881 [PHY]   pack_ul_tti_request SFN/Slot:457.18
avril 09 13:41:24 [0m1712662884.444005 [PHY]   pack_ul_tti_request SFN/Slot:457.19
avril 09 13:41:24 [0m1712662884.451910 [NR_MAC]   (457/17)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.454289 [NR_MAC]     458. 7 Scheduling pucch reception in  458. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.454297 [PHY]   pack_ul_tti_request SFN/Slot:458.7
avril 09 13:41:24 [0m1712662884.454305 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.465451 [NR_MAC]   (458/7)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.467820 [NR_MAC]     458.17 Scheduling pucch reception in  458.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.467827 [PHY]   pack_ul_tti_request SFN/Slot:458.17
avril 09 13:41:24 [0m1712662884.467830 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.468931 [PHY]   pack_ul_tti_request SFN/Slot:458.18
avril 09 13:41:24 [0m1712662884.470065 [PHY]   pack_ul_tti_request SFN/Slot:458.19
avril 09 13:41:24 [0m1712662884.477944 [NR_MAC]   (458/17)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.480153 [NR_MAC]     459. 7 Scheduling pucch reception in  459. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.480157 [PHY]   pack_ul_tti_request SFN/Slot:459.7
avril 09 13:41:24 [0m1712662884.480160 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.491186 [NR_MAC]   (459/7)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.493898 [NR_MAC]     459.17 Scheduling pucch reception in  459.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.493907 [PHY]   pack_ul_tti_request SFN/Slot:459.17
avril 09 13:41:24 [0m1712662884.493910 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.495062 [PHY]   pack_ul_tti_request SFN/Slot:459.18
avril 09 13:41:24 [0m1712662884.496214 [PHY]   pack_ul_tti_request SFN/Slot:459.19
avril 09 13:41:24 [0m1712662884.504046 [NR_MAC]   (459/17)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.506521 [NR_MAC]     460. 7 Scheduling pucch reception in  460. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.506564 [PHY]   pack_ul_tti_request SFN/Slot:460.7
avril 09 13:41:24 [0m1712662884.506582 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.517496 [NR_MAC]   (460/7)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.519929 [NR_MAC]     460.17 Scheduling pucch reception in  460.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.519936 [PHY]   pack_ul_tti_request SFN/Slot:460.17
avril 09 13:41:24 [0m1712662884.519939 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.521168 [PHY]   pack_ul_tti_request SFN/Slot:460.18
avril 09 13:41:24 [0m1712662884.522504 [PHY]   pack_ul_tti_request SFN/Slot:460.19
avril 09 13:41:24 [0m1712662884.530132 [NR_MAC]   (460/17)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.532530 [NR_MAC]     461. 7 Scheduling pucch reception in  461. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.532537 [PHY]   pack_ul_tti_request SFN/Slot:461.7
avril 09 13:41:24 [0m1712662884.532539 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.543858 [NR_MAC]   (461/7)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.546083 [NR_MAC]     461.17 Scheduling pucch reception in  461.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.546088 [PHY]   pack_ul_tti_request SFN/Slot:461.17
avril 09 13:41:24 [0m1712662884.546089 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.547332 [PHY]   pack_ul_tti_request SFN/Slot:461.18
avril 09 13:41:24 [0m1712662884.548617 [PHY]   pack_ul_tti_request SFN/Slot:461.19
avril 09 13:41:24 [0m1712662884.556302 [NR_MAC]   (461/17)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.558992 [NR_MAC]     462. 7 Scheduling pucch reception in  462. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.558997 [PHY]   pack_ul_tti_request SFN/Slot:462.7
avril 09 13:41:24 [0m1712662884.558999 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.570546 [NR_MAC]   (462/7)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.572886 [NR_MAC]     462.17 Scheduling pucch reception in  462.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.572899 [PHY]   pack_ul_tti_request SFN/Slot:462.17
avril 09 13:41:24 [0m1712662884.572901 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.573997 [PHY]   pack_ul_tti_request SFN/Slot:462.18
avril 09 13:41:24 [0m1712662884.575250 [PHY]   pack_ul_tti_request SFN/Slot:462.19
avril 09 13:41:24 [0m1712662884.583183 [NR_MAC]   (462/17)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.585462 [NR_MAC]     463. 7 Scheduling pucch reception in  463. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.585494 [PHY]   pack_ul_tti_request SFN/Slot:463.7
avril 09 13:41:24 [0m1712662884.585497 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.596562 [NR_MAC]   (463/7)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.598927 [NR_MAC]     463.17 Scheduling pucch reception in  463.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.598954 [PHY]   pack_ul_tti_request SFN/Slot:463.17
avril 09 13:41:24 [0m1712662884.598956 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.600035 [PHY]   pack_ul_tti_request SFN/Slot:463.18
avril 09 13:41:24 [0m1712662884.601321 [PHY]   pack_ul_tti_request SFN/Slot:463.19
avril 09 13:41:24 [0m1712662884.609152 [NR_MAC]   (463/17)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.611707 [NR_MAC]     464. 7 Scheduling pucch reception in  464. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.611745 [PHY]   pack_ul_tti_request SFN/Slot:464.7
avril 09 13:41:24 [0m1712662884.611747 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.613858 [NR_MAC]     464. 8 Scheduling pucch reception in  464. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:24 [0m1712662884.613861 [PHY]   pack_ul_tti_request SFN/Slot:464.8
avril 09 13:41:24 [0m1712662884.613862 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:24 [0m1712662884.623068 [NR_MAC]   (464/7)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.625531 [NR_MAC]     464.17 Scheduling pucch reception in  464.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.625549 [PHY]   pack_ul_tti_request SFN/Slot:464.17
avril 09 13:41:24 [0m1712662884.625551 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.626764 [PHY]   pack_ul_tti_request SFN/Slot:464.18
avril 09 13:41:24 [0m1712662884.627995 [PHY]   pack_ul_tti_request SFN/Slot:464.19
avril 09 13:41:24 [0m1712662884.635851 [NR_MAC]   (464/17)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.638068 [NR_MAC]     465. 7 Scheduling pucch reception in  465. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.638072 [PHY]   pack_ul_tti_request SFN/Slot:465.7
avril 09 13:41:24 [0m1712662884.638074 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.649296 [NR_MAC]   (465/7)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.651735 [NR_MAC]     465.17 Scheduling pucch reception in  465.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.651745 [PHY]   pack_ul_tti_request SFN/Slot:465.17
avril 09 13:41:24 [0m1712662884.651747 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.652895 [PHY]   pack_ul_tti_request SFN/Slot:465.18
avril 09 13:41:24 [0m1712662884.654020 [PHY]   pack_ul_tti_request SFN/Slot:465.19
avril 09 13:41:24 [0m1712662884.661868 [NR_MAC]   (465/17)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.664161 [NR_MAC]     466. 7 Scheduling pucch reception in  466. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.664165 [PHY]   pack_ul_tti_request SFN/Slot:466.7
avril 09 13:41:24 [0m1712662884.664167 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.675513 [NR_MAC]   (466/7)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.677932 [NR_MAC]     466.17 Scheduling pucch reception in  466.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.677945 [PHY]   pack_ul_tti_request SFN/Slot:466.17
avril 09 13:41:24 [0m1712662884.677947 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.679036 [PHY]   pack_ul_tti_request SFN/Slot:466.18
avril 09 13:41:24 [0m1712662884.680165 [PHY]   pack_ul_tti_request SFN/Slot:466.19
avril 09 13:41:24 [0m1712662884.681450 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 467/0 
avril 09 13:41:24 [0m1712662884.688140 [NR_MAC]   (466/17)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.690584 [NR_MAC]   pucch_acknack  467. 7 Scheduling pucch reception in  467. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.690610 [PHY]   pack_ul_tti_request SFN/Slot:467.7
avril 09 13:41:24 [0m1712662884.690632 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.701874 [NR_MAC]   (467/7)uci_01->pduBitmap:3
avril 09 13:41:24 [0m1712662884.704076 [NR_MAC]     467.17 Scheduling pucch reception in  467.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.704080 [PHY]   pack_ul_tti_request SFN/Slot:467.17
avril 09 13:41:24 [0m1712662884.704081 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.705289 [PHY]   pack_ul_tti_request SFN/Slot:467.18
avril 09 13:41:24 [0m1712662884.706527 [PHY]   pack_ul_tti_request SFN/Slot:467.19
avril 09 13:41:24 [0m1712662884.714188 [NR_MAC]   (467/17)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.716744 [NR_MAC]     468. 7 Scheduling pucch reception in  468. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.716750 [PHY]   pack_ul_tti_request SFN/Slot:468.7
avril 09 13:41:24 [0m1712662884.716752 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.727937 [NR_MAC]   (468/7)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.730467 [NR_MAC]     468.17 Scheduling pucch reception in  468.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.730475 [PHY]   pack_ul_tti_request SFN/Slot:468.17
avril 09 13:41:24 [0m1712662884.730478 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.731737 [PHY]   pack_ul_tti_request SFN/Slot:468.18
avril 09 13:41:24 [0m1712662884.732959 [PHY]   pack_ul_tti_request SFN/Slot:468.19
avril 09 13:41:24 [0m1712662884.740927 [NR_MAC]   (468/17)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.743512 [NR_MAC]     469. 7 Scheduling pucch reception in  469. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.743521 [PHY]   pack_ul_tti_request SFN/Slot:469.7
avril 09 13:41:24 [0m1712662884.743523 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.755174 [NR_MAC]   (469/7)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.757702 [NR_MAC]     469.17 Scheduling pucch reception in  469.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.757707 [PHY]   pack_ul_tti_request SFN/Slot:469.17
avril 09 13:41:24 [0m1712662884.757709 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.758843 [PHY]   pack_ul_tti_request SFN/Slot:469.18
avril 09 13:41:24 [0m1712662884.760027 [PHY]   pack_ul_tti_request SFN/Slot:469.19
avril 09 13:41:24 [0m1712662884.768095 [NR_MAC]   (469/17)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.770672 [NR_MAC]     470. 7 Scheduling pucch reception in  470. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.770677 [PHY]   pack_ul_tti_request SFN/Slot:470.7
avril 09 13:41:24 [0m1712662884.770678 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.781741 [NR_MAC]   (470/7)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.784055 [NR_MAC]     470.17 Scheduling pucch reception in  470.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.784058 [PHY]   pack_ul_tti_request SFN/Slot:470.17
avril 09 13:41:24 [0m1712662884.784060 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.785274 [PHY]   pack_ul_tti_request SFN/Slot:470.18
avril 09 13:41:24 [0m1712662884.786481 [PHY]   pack_ul_tti_request SFN/Slot:470.19
avril 09 13:41:24 [0m1712662884.794099 [NR_MAC]   (470/17)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.796782 [NR_MAC]     471. 7 Scheduling pucch reception in  471. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.796822 [PHY]   pack_ul_tti_request SFN/Slot:471.7
avril 09 13:41:24 [0m1712662884.796832 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.807962 [NR_MAC]   (471/7)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.810551 [NR_MAC]     471.17 Scheduling pucch reception in  471.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.810569 [PHY]   pack_ul_tti_request SFN/Slot:471.17
avril 09 13:41:24 [0m1712662884.810572 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.811766 [PHY]   pack_ul_tti_request SFN/Slot:471.18
avril 09 13:41:24 [0m1712662884.812946 [PHY]   pack_ul_tti_request SFN/Slot:471.19
avril 09 13:41:24 [0m1712662884.820878 [NR_MAC]   (471/17)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.823405 [NR_MAC]     472. 7 Scheduling pucch reception in  472. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.823413 [PHY]   pack_ul_tti_request SFN/Slot:472.7
avril 09 13:41:24 [0m1712662884.823416 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.825683 [NR_MAC]     472. 8 Scheduling pucch reception in  472. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:24 [0m1712662884.825726 [PHY]   pack_ul_tti_request SFN/Slot:472.8
avril 09 13:41:24 [0m1712662884.825739 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:24 [0m1712662884.834924 [NR_MAC]   (472/7)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.837369 [NR_MAC]     472.17 Scheduling pucch reception in  472.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.837378 [PHY]   pack_ul_tti_request SFN/Slot:472.17
avril 09 13:41:24 [0m1712662884.837381 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.838523 [PHY]   pack_ul_tti_request SFN/Slot:472.18
avril 09 13:41:24 [0m1712662884.839684 [PHY]   pack_ul_tti_request SFN/Slot:472.19
avril 09 13:41:24 [0m1712662884.847751 [NR_MAC]   (472/17)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.850003 [NR_MAC]     473. 7 Scheduling pucch reception in  473. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.850016 [PHY]   pack_ul_tti_request SFN/Slot:473.7
avril 09 13:41:24 [0m1712662884.850020 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.861507 [NR_MAC]   (473/7)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.863902 [NR_MAC]     473.17 Scheduling pucch reception in  473.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.863912 [PHY]   pack_ul_tti_request SFN/Slot:473.17
avril 09 13:41:24 [0m1712662884.863916 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.865092 [PHY]   pack_ul_tti_request SFN/Slot:473.18
avril 09 13:41:24 [0m1712662884.866410 [PHY]   pack_ul_tti_request SFN/Slot:473.19
avril 09 13:41:24 [0m1712662884.874089 [NR_MAC]   (473/17)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.876589 [NR_MAC]     474. 7 Scheduling pucch reception in  474. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.876596 [PHY]   pack_ul_tti_request SFN/Slot:474.7
avril 09 13:41:24 [0m1712662884.876598 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.887548 [NR_MAC]   (474/7)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.890322 [NR_MAC]     474.17 Scheduling pucch reception in  474.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.890328 [PHY]   pack_ul_tti_request SFN/Slot:474.17
avril 09 13:41:24 [0m1712662884.890330 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.891352 [PHY]   pack_ul_tti_request SFN/Slot:474.18
avril 09 13:41:24 [0m1712662884.892417 [PHY]   pack_ul_tti_request SFN/Slot:474.19
avril 09 13:41:24 [0m1712662884.899955 [NR_MAC]   (474/17)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.902431 [NR_MAC]     475. 7 Scheduling pucch reception in  475. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.902436 [PHY]   pack_ul_tti_request SFN/Slot:475.7
avril 09 13:41:24 [0m1712662884.902439 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.913782 [NR_MAC]   (475/7)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.916037 [NR_MAC]     475.17 Scheduling pucch reception in  475.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.916044 [PHY]   pack_ul_tti_request SFN/Slot:475.17
avril 09 13:41:24 [0m1712662884.916045 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.917222 [PHY]   pack_ul_tti_request SFN/Slot:475.18
avril 09 13:41:24 [0m1712662884.918521 [PHY]   pack_ul_tti_request SFN/Slot:475.19
avril 09 13:41:24 [0m1712662884.926584 [NR_MAC]   (475/17)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.928998 [NR_MAC]     476. 7 Scheduling pucch reception in  476. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.929003 [PHY]   pack_ul_tti_request SFN/Slot:476.7
avril 09 13:41:24 [0m1712662884.929005 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.939925 [NR_MAC]   (476/7)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.942287 [NR_MAC]     476.17 Scheduling pucch reception in  476.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.942305 [PHY]   pack_ul_tti_request SFN/Slot:476.17
avril 09 13:41:24 [0m1712662884.942307 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.943442 [PHY]   pack_ul_tti_request SFN/Slot:476.18
avril 09 13:41:24 [0m1712662884.944847 [PHY]   pack_ul_tti_request SFN/Slot:476.19
avril 09 13:41:24 [0m1712662884.946022 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 477/0 
avril 09 13:41:24 [0m1712662884.952799 [NR_MAC]   (476/17)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.955079 [NR_MAC]   pucch_acknack  477. 7 Scheduling pucch reception in  477. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.955087 [PHY]   pack_ul_tti_request SFN/Slot:477.7
avril 09 13:41:24 [0m1712662884.955090 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.966602 [NR_MAC]   (477/7)uci_01->pduBitmap:3
avril 09 13:41:24 [0m1712662884.969012 [NR_MAC]     477.17 Scheduling pucch reception in  477.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.969020 [PHY]   pack_ul_tti_request SFN/Slot:477.17
avril 09 13:41:24 [0m1712662884.969022 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.970117 [PHY]   pack_ul_tti_request SFN/Slot:477.18
avril 09 13:41:24 [0m1712662884.971408 [PHY]   pack_ul_tti_request SFN/Slot:477.19
avril 09 13:41:24 [0m1712662884.979619 [NR_MAC]   (477/17)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.982110 [NR_MAC]     478. 7 Scheduling pucch reception in  478. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.982169 [PHY]   pack_ul_tti_request SFN/Slot:478.7
avril 09 13:41:24 [0m1712662884.982172 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.993173 [NR_MAC]   (478/7)uci_01->pduBitmap:1
avril 09 13:41:24 [0m1712662884.995888 [NR_MAC]     478.17 Scheduling pucch reception in  478.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:24 [0m1712662884.995895 [PHY]   pack_ul_tti_request SFN/Slot:478.17
avril 09 13:41:24 [0m1712662884.995897 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:24 [0m1712662884.996943 [PHY]   pack_ul_tti_request SFN/Slot:478.18
avril 09 13:41:24 [0m1712662884.998151 [PHY]   pack_ul_tti_request SFN/Slot:478.19
avril 09 13:41:25 [0m1712662885.005950 [NR_MAC]   (478/17)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.008444 [NR_MAC]     479. 7 Scheduling pucch reception in  479. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.008453 [PHY]   pack_ul_tti_request SFN/Slot:479.7
avril 09 13:41:25 [0m1712662885.008457 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.019738 [NR_MAC]   (479/7)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.022195 [NR_MAC]     479.17 Scheduling pucch reception in  479.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.022204 [PHY]   pack_ul_tti_request SFN/Slot:479.17
avril 09 13:41:25 [0m1712662885.022207 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.023260 [PHY]   pack_ul_tti_request SFN/Slot:479.18
avril 09 13:41:25 [0m1712662885.024585 [PHY]   pack_ul_tti_request SFN/Slot:479.19
avril 09 13:41:25 [0m1712662885.032311 [NR_MAC]   (479/17)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.034965 [NR_MAC]     480. 7 Scheduling pucch reception in  480. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.034973 [PHY]   pack_ul_tti_request SFN/Slot:480.7
avril 09 13:41:25 [0m1712662885.034976 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.037039 [NR_MAC]     480. 8 Scheduling pucch reception in  480. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:25 [0m1712662885.037050 [PHY]   pack_ul_tti_request SFN/Slot:480.8
avril 09 13:41:25 [0m1712662885.037051 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:25 [0m1712662885.046183 [NR_MAC]   (480/7)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.048807 [NR_MAC]     480.17 Scheduling pucch reception in  480.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.048842 [PHY]   pack_ul_tti_request SFN/Slot:480.17
avril 09 13:41:25 [0m1712662885.048844 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.050018 [PHY]   pack_ul_tti_request SFN/Slot:480.18
avril 09 13:41:25 [0m1712662885.051227 [PHY]   pack_ul_tti_request SFN/Slot:480.19
avril 09 13:41:25 [0m1712662885.059130 [NR_MAC]   (480/17)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.062436 [NR_MAC]     481. 7 Scheduling pucch reception in  481. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.062463 [PHY]   pack_ul_tti_request SFN/Slot:481.7
avril 09 13:41:25 [0m1712662885.062474 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.076273 [NR_MAC]   (481/7)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.079764 [NR_MAC]     481.17 Scheduling pucch reception in  481.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.079770 [PHY]   pack_ul_tti_request SFN/Slot:481.17
avril 09 13:41:25 [0m1712662885.079771 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.081810 [PHY]   pack_ul_tti_request SFN/Slot:481.18
avril 09 13:41:25 [0m1712662885.081998 [PHY]   pack_ul_tti_request SFN/Slot:481.19
avril 09 13:41:25 [0m1712662885.094001 [NR_MAC]   (481/17)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.096327 [NR_MAC]     482. 7 Scheduling pucch reception in  482. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.096333 [PHY]   pack_ul_tti_request SFN/Slot:482.7
avril 09 13:41:25 [0m1712662885.096335 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.116737 [NR_MAC]   (482/7)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.117045 [NR_MAC]     482.17 Scheduling pucch reception in  482.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.117053 [PHY]   pack_ul_tti_request SFN/Slot:482.17
avril 09 13:41:25 [0m1712662885.117054 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.118100 [PHY]   pack_ul_tti_request SFN/Slot:482.18
avril 09 13:41:25 [0m1712662885.119163 [PHY]   pack_ul_tti_request SFN/Slot:482.19
avril 09 13:41:25 [0m1712662885.128697 [NR_MAC]   (482/17)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.131639 [NR_MAC]     483. 7 Scheduling pucch reception in  483. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.131647 [PHY]   pack_ul_tti_request SFN/Slot:483.7
avril 09 13:41:25 [0m1712662885.131649 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.139988 [NR_MAC]   (483/7)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.142568 [NR_MAC]     483.17 Scheduling pucch reception in  483.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.142581 [PHY]   pack_ul_tti_request SFN/Slot:483.17
avril 09 13:41:25 [0m1712662885.142583 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.143748 [PHY]   pack_ul_tti_request SFN/Slot:483.18
avril 09 13:41:25 [0m1712662885.144943 [PHY]   pack_ul_tti_request SFN/Slot:483.19
avril 09 13:41:25 [0m1712662885.152883 [NR_MAC]   (483/17)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.155242 [NR_MAC]     484. 7 Scheduling pucch reception in  484. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.155249 [PHY]   pack_ul_tti_request SFN/Slot:484.7
avril 09 13:41:25 [0m1712662885.155251 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.166840 [NR_MAC]   (484/7)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.169102 [NR_MAC]     484.17 Scheduling pucch reception in  484.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.169108 [PHY]   pack_ul_tti_request SFN/Slot:484.17
avril 09 13:41:25 [0m1712662885.169110 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.170313 [PHY]   pack_ul_tti_request SFN/Slot:484.18
avril 09 13:41:25 [0m1712662885.171647 [PHY]   pack_ul_tti_request SFN/Slot:484.19
avril 09 13:41:25 [0m1712662885.179443 [NR_MAC]   (484/17)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.181897 [NR_MAC]     485. 7 Scheduling pucch reception in  485. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.181903 [PHY]   pack_ul_tti_request SFN/Slot:485.7
avril 09 13:41:25 [0m1712662885.181905 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.193080 [NR_MAC]   (485/7)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.195477 [NR_MAC]     485.17 Scheduling pucch reception in  485.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.195484 [PHY]   pack_ul_tti_request SFN/Slot:485.17
avril 09 13:41:25 [0m1712662885.195486 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.196632 [PHY]   pack_ul_tti_request SFN/Slot:485.18
avril 09 13:41:25 [0m1712662885.197779 [PHY]   pack_ul_tti_request SFN/Slot:485.19
avril 09 13:41:25 [0m1712662885.205365 [NR_MAC]   (485/17)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.207787 [NR_MAC]     486. 7 Scheduling pucch reception in  486. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.207793 [PHY]   pack_ul_tti_request SFN/Slot:486.7
avril 09 13:41:25 [0m1712662885.207794 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.219168 [NR_MAC]   (486/7)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.221787 [NR_MAC]     486.17 Scheduling pucch reception in  486.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.221826 [PHY]   pack_ul_tti_request SFN/Slot:486.17
avril 09 13:41:25 [0m1712662885.221837 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.223017 [PHY]   pack_ul_tti_request SFN/Slot:486.18
avril 09 13:41:25 [0m1712662885.224156 [PHY]   pack_ul_tti_request SFN/Slot:486.19
avril 09 13:41:25 [0m1712662885.225337 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 487/0 
avril 09 13:41:25 [0m1712662885.232023 [NR_MAC]   (486/17)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.234670 [NR_MAC]   pucch_acknack  487. 7 Scheduling pucch reception in  487. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.234703 [PHY]   pack_ul_tti_request SFN/Slot:487.7
avril 09 13:41:25 [0m1712662885.234719 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.245991 [NR_MAC]   (487/7)uci_01->pduBitmap:3
avril 09 13:41:25 [0m1712662885.248393 [NR_MAC]     487.17 Scheduling pucch reception in  487.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.248410 [PHY]   pack_ul_tti_request SFN/Slot:487.17
avril 09 13:41:25 [0m1712662885.248412 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.249611 [PHY]   pack_ul_tti_request SFN/Slot:487.18
avril 09 13:41:25 [0m1712662885.250903 [PHY]   pack_ul_tti_request SFN/Slot:487.19
avril 09 13:41:25 [0m1712662885.258388 [NR_MAC]   (487/17)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.260978 [NR_MAC]     488. 7 Scheduling pucch reception in  488. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.260986 [PHY]   pack_ul_tti_request SFN/Slot:488.7
avril 09 13:41:25 [0m1712662885.260989 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.263728 [NR_MAC]     488. 8 Scheduling pucch reception in  488. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:25 [0m1712662885.263733 [PHY]   pack_ul_tti_request SFN/Slot:488.8
avril 09 13:41:25 [0m1712662885.263734 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:25 [0m1712662885.272534 [NR_MAC]   (488/7)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.274947 [NR_MAC]     488.17 Scheduling pucch reception in  488.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.274954 [PHY]   pack_ul_tti_request SFN/Slot:488.17
avril 09 13:41:25 [0m1712662885.274956 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.276373 [PHY]   pack_ul_tti_request SFN/Slot:488.18
avril 09 13:41:25 [0m1712662885.277690 [PHY]   pack_ul_tti_request SFN/Slot:488.19
avril 09 13:41:25 [0m1712662885.285264 [NR_MAC]   (488/17)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.287753 [NR_MAC]     489. 7 Scheduling pucch reception in  489. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.287758 [PHY]   pack_ul_tti_request SFN/Slot:489.7
avril 09 13:41:25 [0m1712662885.287761 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.298918 [NR_MAC]   (489/7)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.301131 [NR_MAC]     489.17 Scheduling pucch reception in  489.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.301139 [PHY]   pack_ul_tti_request SFN/Slot:489.17
avril 09 13:41:25 [0m1712662885.301141 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.302336 [PHY]   pack_ul_tti_request SFN/Slot:489.18
avril 09 13:41:25 [0m1712662885.303639 [PHY]   pack_ul_tti_request SFN/Slot:489.19
avril 09 13:41:25 [0m1712662885.311482 [NR_MAC]   (489/17)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.313949 [NR_MAC]     490. 7 Scheduling pucch reception in  490. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.313955 [PHY]   pack_ul_tti_request SFN/Slot:490.7
avril 09 13:41:25 [0m1712662885.313957 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.325058 [NR_MAC]   (490/7)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.327572 [NR_MAC]     490.17 Scheduling pucch reception in  490.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.327580 [PHY]   pack_ul_tti_request SFN/Slot:490.17
avril 09 13:41:25 [0m1712662885.327583 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.328807 [PHY]   pack_ul_tti_request SFN/Slot:490.18
avril 09 13:41:25 [0m1712662885.329965 [PHY]   pack_ul_tti_request SFN/Slot:490.19
avril 09 13:41:25 [0m1712662885.337837 [NR_MAC]   (490/17)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.340302 [NR_MAC]     491. 7 Scheduling pucch reception in  491. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.340311 [PHY]   pack_ul_tti_request SFN/Slot:491.7
avril 09 13:41:25 [0m1712662885.340314 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.351351 [NR_MAC]   (491/7)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.353852 [NR_MAC]     491.17 Scheduling pucch reception in  491.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.353859 [PHY]   pack_ul_tti_request SFN/Slot:491.17
avril 09 13:41:25 [0m1712662885.353861 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.355005 [PHY]   pack_ul_tti_request SFN/Slot:491.18
avril 09 13:41:25 [0m1712662885.356362 [PHY]   pack_ul_tti_request SFN/Slot:491.19
avril 09 13:41:25 [0m1712662885.364086 [NR_MAC]   (491/17)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.366636 [NR_MAC]     492. 7 Scheduling pucch reception in  492. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.366643 [PHY]   pack_ul_tti_request SFN/Slot:492.7
avril 09 13:41:25 [0m1712662885.366645 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.377612 [NR_MAC]   (492/7)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.380031 [NR_MAC]     492.17 Scheduling pucch reception in  492.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.380041 [PHY]   pack_ul_tti_request SFN/Slot:492.17
avril 09 13:41:25 [0m1712662885.380044 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.381068 [PHY]   pack_ul_tti_request SFN/Slot:492.18
avril 09 13:41:25 [0m1712662885.382309 [PHY]   pack_ul_tti_request SFN/Slot:492.19
avril 09 13:41:25 [0m1712662885.389707 [NR_MAC]   (492/17)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.392173 [NR_MAC]     493. 7 Scheduling pucch reception in  493. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.392181 [PHY]   pack_ul_tti_request SFN/Slot:493.7
avril 09 13:41:25 [0m1712662885.392184 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.403144 [NR_MAC]   (493/7)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.405611 [NR_MAC]     493.17 Scheduling pucch reception in  493.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.405625 [PHY]   pack_ul_tti_request SFN/Slot:493.17
avril 09 13:41:25 [0m1712662885.405627 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.406724 [PHY]   pack_ul_tti_request SFN/Slot:493.18
avril 09 13:41:25 [0m1712662885.407936 [PHY]   pack_ul_tti_request SFN/Slot:493.19
avril 09 13:41:25 [0m1712662885.415229 [NR_MAC]   (493/17)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.416737 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 494/6 
avril 09 13:41:25 [0m1712662885.417811 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 494/7 
avril 09 13:41:25 [0m1712662885.417816 [NR_MAC]     494. 7 Scheduling pucch reception in  494. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.417832 [PHY]   pack_ul_tti_request SFN/Slot:494.7
avril 09 13:41:25 [0m1712662885.417835 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.428795 [NR_MAC]   (494/7)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.431182 [NR_MAC]   pucch_acknack  494.17 Scheduling pucch reception in  494.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.431189 [PHY]   pack_ul_tti_request SFN/Slot:494.17
avril 09 13:41:25 [0m1712662885.431193 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.432307 [PHY]   pack_ul_tti_request SFN/Slot:494.18
avril 09 13:41:25 [0m1712662885.433684 [PHY]   pack_ul_tti_request SFN/Slot:494.19
avril 09 13:41:25 [0m1712662885.441380 [NR_MAC]   (494/17)uci_01->pduBitmap:3
avril 09 13:41:25 [0m1712662885.443981 [NR_MAC]     495. 7 Scheduling pucch reception in  495. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.443990 [PHY]   pack_ul_tti_request SFN/Slot:495.7
avril 09 13:41:25 [0m1712662885.443993 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.455013 [NR_MAC]   (495/7)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.457513 [NR_MAC]     495.17 Scheduling pucch reception in  495.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.457519 [PHY]   pack_ul_tti_request SFN/Slot:495.17
avril 09 13:41:25 [0m1712662885.457522 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.458620 [PHY]   pack_ul_tti_request SFN/Slot:495.18
avril 09 13:41:25 [0m1712662885.459864 [PHY]   pack_ul_tti_request SFN/Slot:495.19
avril 09 13:41:25 [0m1712662885.467559 [NR_MAC]   (495/17)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.470059 [NR_MAC]     496. 7 Scheduling pucch reception in  496. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.470068 [PHY]   pack_ul_tti_request SFN/Slot:496.7
avril 09 13:41:25 [0m1712662885.470071 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.472030 [NR_MAC]     496. 8 Scheduling pucch reception in  496. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:25 [0m1712662885.472036 [PHY]   pack_ul_tti_request SFN/Slot:496.8
avril 09 13:41:25 [0m1712662885.472037 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:25 [0m1712662885.481356 [NR_MAC]   (496/7)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.483886 [NR_MAC]     496.17 Scheduling pucch reception in  496.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.483891 [PHY]   pack_ul_tti_request SFN/Slot:496.17
avril 09 13:41:25 [0m1712662885.483893 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.485069 [PHY]   pack_ul_tti_request SFN/Slot:496.18
avril 09 13:41:25 [0m1712662885.486312 [PHY]   pack_ul_tti_request SFN/Slot:496.19
avril 09 13:41:25 [0m1712662885.487539 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 497/0 
avril 09 13:41:25 [0m1712662885.493847 [NR_MAC]   (496/17)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.496230 [NR_MAC]   pucch_acknack  497. 7 Scheduling pucch reception in  497. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.496259 [PHY]   pack_ul_tti_request SFN/Slot:497.7
avril 09 13:41:25 [0m1712662885.496261 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.507440 [NR_MAC]   (497/7)uci_01->pduBitmap:3
avril 09 13:41:25 [0m1712662885.509960 [NR_MAC]     497.17 Scheduling pucch reception in  497.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.509963 [PHY]   pack_ul_tti_request SFN/Slot:497.17
avril 09 13:41:25 [0m1712662885.509964 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.511161 [PHY]   pack_ul_tti_request SFN/Slot:497.18
avril 09 13:41:25 [0m1712662885.512345 [PHY]   pack_ul_tti_request SFN/Slot:497.19
avril 09 13:41:25 [0m1712662885.520191 [NR_MAC]   (497/17)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.522939 [NR_MAC]     498. 7 Scheduling pucch reception in  498. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.522945 [PHY]   pack_ul_tti_request SFN/Slot:498.7
avril 09 13:41:25 [0m1712662885.522947 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.533883 [NR_MAC]   (498/7)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.536258 [NR_MAC]     498.17 Scheduling pucch reception in  498.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.536265 [PHY]   pack_ul_tti_request SFN/Slot:498.17
avril 09 13:41:25 [0m1712662885.536268 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.537513 [PHY]   pack_ul_tti_request SFN/Slot:498.18
avril 09 13:41:25 [0m1712662885.538825 [PHY]   pack_ul_tti_request SFN/Slot:498.19
avril 09 13:41:25 [0m1712662885.546520 [NR_MAC]   (498/17)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.548928 [NR_MAC]     499. 7 Scheduling pucch reception in  499. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.548934 [PHY]   pack_ul_tti_request SFN/Slot:499.7
avril 09 13:41:25 [0m1712662885.548937 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.560035 [NR_MAC]   (499/7)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.562688 [NR_MAC]     499.17 Scheduling pucch reception in  499.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.562712 [PHY]   pack_ul_tti_request SFN/Slot:499.17
avril 09 13:41:25 [0m1712662885.562729 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.563876 [PHY]   pack_ul_tti_request SFN/Slot:499.18
avril 09 13:41:25 [0m1712662885.565103 [PHY]   pack_ul_tti_request SFN/Slot:499.19
avril 09 13:41:25 [0m1712662885.572865 [NR_MAC]   (499/17)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.575319 [NR_MAC]     500. 7 Scheduling pucch reception in  500. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.575325 [PHY]   pack_ul_tti_request SFN/Slot:500.7
avril 09 13:41:25 [0m1712662885.575328 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.586431 [NR_MAC]   (500/7)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.588941 [NR_MAC]     500.17 Scheduling pucch reception in  500.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.588946 [PHY]   pack_ul_tti_request SFN/Slot:500.17
avril 09 13:41:25 [0m1712662885.588948 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.590011 [PHY]   pack_ul_tti_request SFN/Slot:500.18
avril 09 13:41:25 [0m1712662885.591329 [PHY]   pack_ul_tti_request SFN/Slot:500.19
avril 09 13:41:25 [0m1712662885.599134 [NR_MAC]   (500/17)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.601709 [NR_MAC]     501. 7 Scheduling pucch reception in  501. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.601757 [PHY]   pack_ul_tti_request SFN/Slot:501.7
avril 09 13:41:25 [0m1712662885.601770 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.613140 [NR_MAC]   (501/7)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.615726 [NR_MAC]     501.17 Scheduling pucch reception in  501.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.615799 [PHY]   pack_ul_tti_request SFN/Slot:501.17
avril 09 13:41:25 [0m1712662885.615803 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.616895 [PHY]   pack_ul_tti_request SFN/Slot:501.18
avril 09 13:41:25 [0m1712662885.618102 [PHY]   pack_ul_tti_request SFN/Slot:501.19
avril 09 13:41:25 [0m1712662885.625966 [NR_MAC]   (501/17)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.628351 [NR_MAC]     502. 7 Scheduling pucch reception in  502. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.628358 [PHY]   pack_ul_tti_request SFN/Slot:502.7
avril 09 13:41:25 [0m1712662885.628361 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.639246 [NR_MAC]   (502/7)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.641852 [NR_MAC]     502.17 Scheduling pucch reception in  502.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.641859 [PHY]   pack_ul_tti_request SFN/Slot:502.17
avril 09 13:41:25 [0m1712662885.641862 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.642997 [PHY]   pack_ul_tti_request SFN/Slot:502.18
avril 09 13:41:25 [0m1712662885.644188 [PHY]   pack_ul_tti_request SFN/Slot:502.19
avril 09 13:41:25 [0m1712662885.651962 [NR_MAC]   (502/17)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.654295 [NR_MAC]     503. 7 Scheduling pucch reception in  503. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.654301 [PHY]   pack_ul_tti_request SFN/Slot:503.7
avril 09 13:41:25 [0m1712662885.654303 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.665539 [NR_MAC]   (503/7)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.667770 [NR_MAC]     503.17 Scheduling pucch reception in  503.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.667775 [PHY]   pack_ul_tti_request SFN/Slot:503.17
avril 09 13:41:25 [0m1712662885.667776 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.668893 [PHY]   pack_ul_tti_request SFN/Slot:503.18
avril 09 13:41:25 [0m1712662885.670019 [PHY]   pack_ul_tti_request SFN/Slot:503.19
avril 09 13:41:25 [0m1712662885.677361 [NR_MAC]   (503/17)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.679830 [NR_MAC]     504. 7 Scheduling pucch reception in  504. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.679837 [PHY]   pack_ul_tti_request SFN/Slot:504.7
avril 09 13:41:25 [0m1712662885.679840 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.681918 [NR_MAC]     504. 8 Scheduling pucch reception in  504. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:25 [0m1712662885.681923 [PHY]   pack_ul_tti_request SFN/Slot:504.8
avril 09 13:41:25 [0m1712662885.681924 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:25 [0m1712662885.690668 [NR_MAC]   (504/7)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.692975 [NR_MAC]     504.17 Scheduling pucch reception in  504.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.692980 [PHY]   pack_ul_tti_request SFN/Slot:504.17
avril 09 13:41:25 [0m1712662885.692982 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.694143 [PHY]   pack_ul_tti_request SFN/Slot:504.18
avril 09 13:41:25 [0m1712662885.695412 [PHY]   pack_ul_tti_request SFN/Slot:504.19
avril 09 13:41:25 [0m1712662885.703133 [NR_MAC]   (504/17)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.705621 [NR_MAC]     505. 7 Scheduling pucch reception in  505. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.705640 [PHY]   pack_ul_tti_request SFN/Slot:505.7
avril 09 13:41:25 [0m1712662885.705641 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.717120 [NR_MAC]   (505/7)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.719512 [NR_MAC]     505.17 Scheduling pucch reception in  505.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.719518 [PHY]   pack_ul_tti_request SFN/Slot:505.17
avril 09 13:41:25 [0m1712662885.719520 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.720592 [PHY]   pack_ul_tti_request SFN/Slot:505.18
avril 09 13:41:25 [0m1712662885.721807 [PHY]   pack_ul_tti_request SFN/Slot:505.19
avril 09 13:41:25 [0m1712662885.729266 [NR_MAC]   (505/17)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.731725 [NR_MAC]     506. 7 Scheduling pucch reception in  506. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.731729 [PHY]   pack_ul_tti_request SFN/Slot:506.7
avril 09 13:41:25 [0m1712662885.731731 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.743069 [NR_MAC]   (506/7)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.745449 [NR_MAC]     506.17 Scheduling pucch reception in  506.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.745458 [PHY]   pack_ul_tti_request SFN/Slot:506.17
avril 09 13:41:25 [0m1712662885.745460 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.746439 [PHY]   pack_ul_tti_request SFN/Slot:506.18
avril 09 13:41:25 [0m1712662885.747717 [PHY]   pack_ul_tti_request SFN/Slot:506.19
avril 09 13:41:25 [0m1712662885.748855 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 507/0 
avril 09 13:41:25 [0m1712662885.755313 [NR_MAC]   (506/17)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.757953 [NR_MAC]   pucch_acknack  507. 7 Scheduling pucch reception in  507. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.757984 [PHY]   pack_ul_tti_request SFN/Slot:507.7
avril 09 13:41:25 [0m1712662885.758007 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.769108 [NR_MAC]   (507/7)uci_01->pduBitmap:3
avril 09 13:41:25 [0m1712662885.771630 [NR_MAC]     507.17 Scheduling pucch reception in  507.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.771639 [PHY]   pack_ul_tti_request SFN/Slot:507.17
avril 09 13:41:25 [0m1712662885.771641 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.772804 [PHY]   pack_ul_tti_request SFN/Slot:507.18
avril 09 13:41:25 [0m1712662885.774002 [PHY]   pack_ul_tti_request SFN/Slot:507.19
avril 09 13:41:25 [0m1712662885.782054 [NR_MAC]   (507/17)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.784447 [NR_MAC]     508. 7 Scheduling pucch reception in  508. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.784451 [PHY]   pack_ul_tti_request SFN/Slot:508.7
avril 09 13:41:25 [0m1712662885.784453 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.795530 [NR_MAC]   (508/7)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.797928 [NR_MAC]     508.17 Scheduling pucch reception in  508.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.797932 [PHY]   pack_ul_tti_request SFN/Slot:508.17
avril 09 13:41:25 [0m1712662885.797934 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.798976 [PHY]   pack_ul_tti_request SFN/Slot:508.18
avril 09 13:41:25 [0m1712662885.800108 [PHY]   pack_ul_tti_request SFN/Slot:508.19
avril 09 13:41:25 [0m1712662885.807927 [NR_MAC]   (508/17)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.810183 [NR_MAC]     509. 7 Scheduling pucch reception in  509. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.810212 [PHY]   pack_ul_tti_request SFN/Slot:509.7
avril 09 13:41:25 [0m1712662885.810223 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.821355 [NR_MAC]   (509/7)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.823902 [NR_MAC]     509.17 Scheduling pucch reception in  509.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.823909 [PHY]   pack_ul_tti_request SFN/Slot:509.17
avril 09 13:41:25 [0m1712662885.823912 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.824996 [PHY]   pack_ul_tti_request SFN/Slot:509.18
avril 09 13:41:25 [0m1712662885.826226 [PHY]   pack_ul_tti_request SFN/Slot:509.19
avril 09 13:41:25 [0m1712662885.834105 [NR_MAC]   (509/17)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.836609 [NR_MAC]     510. 7 Scheduling pucch reception in  510. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.836616 [PHY]   pack_ul_tti_request SFN/Slot:510.7
avril 09 13:41:25 [0m1712662885.836618 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.847926 [NR_MAC]   (510/7)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.850232 [NR_MAC]     510.17 Scheduling pucch reception in  510.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.850239 [PHY]   pack_ul_tti_request SFN/Slot:510.17
avril 09 13:41:25 [0m1712662885.850241 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.851365 [PHY]   pack_ul_tti_request SFN/Slot:510.18
avril 09 13:41:25 [0m1712662885.852614 [PHY]   pack_ul_tti_request SFN/Slot:510.19
avril 09 13:41:25 [0m1712662885.860131 [NR_MAC]   (510/17)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.862497 [NR_MAC]     511. 7 Scheduling pucch reception in  511. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.862505 [PHY]   pack_ul_tti_request SFN/Slot:511.7
avril 09 13:41:25 [0m1712662885.862508 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.873531 [NR_MAC]   (511/7)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.875856 [NR_MAC]     511.17 Scheduling pucch reception in  511.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.875868 [PHY]   pack_ul_tti_request SFN/Slot:511.17
avril 09 13:41:25 [0m1712662885.875872 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.877093 [PHY]   pack_ul_tti_request SFN/Slot:511.18
avril 09 13:41:25 [0m1712662885.878174 [PHY]   pack_ul_tti_request SFN/Slot:511.19
avril 09 13:41:25 [0m1712662885.879433 [NR_MAC]   Frame.Slot 512.0
avril 09 13:41:25 UE RNTI fabe CU-UE-ID 1 in-sync PH 0 dB PCMAX 0 dBm, average RSRP -44 (16 meas)
avril 09 13:41:25 UE fabe: dlsch_rounds 534/1/0/0, dlsch_errors 0, pucch0_DTX 0, BLER 0.00000 MCS (0) 9
avril 09 13:41:25 UE fabe: ulsch_rounds 10367/0/0/0, ulsch_errors 0, ulsch_DTX 0, BLER 0.00000 MCS (0) 9
avril 09 13:41:25 UE fabe: MAC:    TX          64507 RX         873256 bytes
avril 09 13:41:25 UE fabe: LCID 1: TX            966 RX            282 bytes
avril 09 13:41:25 UE fabe: LCID 2: TX              0 RX              0 bytes
avril 09 13:41:25 UE fabe: LCID 4: TX           8199 RX           8489 bytes
avril 09 13:41:25 
avril 09 13:41:25 [0m1712662885.885810 [NR_MAC]   (511/17)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.888303 [NR_MAC]     512. 7 Scheduling pucch reception in  512. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.888311 [PHY]   pack_ul_tti_request SFN/Slot:512.7
avril 09 13:41:25 [0m1712662885.888315 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.890295 [NR_MAC]     512. 8 Scheduling pucch reception in  512. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:25 [0m1712662885.890297 [PHY]   pack_ul_tti_request SFN/Slot:512.8
avril 09 13:41:25 [0m1712662885.890298 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:25 [0m1712662885.899204 [NR_MAC]   (512/7)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.901568 [NR_MAC]     512.17 Scheduling pucch reception in  512.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.901577 [PHY]   pack_ul_tti_request SFN/Slot:512.17
avril 09 13:41:25 [0m1712662885.901579 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.902712 [PHY]   pack_ul_tti_request SFN/Slot:512.18
avril 09 13:41:25 [0m1712662885.903885 [PHY]   pack_ul_tti_request SFN/Slot:512.19
avril 09 13:41:25 [0m1712662885.911689 [NR_MAC]   (512/17)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.914032 [NR_MAC]     513. 7 Scheduling pucch reception in  513. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.914041 [PHY]   pack_ul_tti_request SFN/Slot:513.7
avril 09 13:41:25 [0m1712662885.914044 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.925370 [NR_MAC]   (513/7)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.927827 [NR_MAC]     513.17 Scheduling pucch reception in  513.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.927846 [PHY]   pack_ul_tti_request SFN/Slot:513.17
avril 09 13:41:25 [0m1712662885.927848 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.929014 [PHY]   pack_ul_tti_request SFN/Slot:513.18
avril 09 13:41:25 [0m1712662885.930181 [PHY]   pack_ul_tti_request SFN/Slot:513.19
avril 09 13:41:25 [0m1712662885.938050 [NR_MAC]   (513/17)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.940558 [NR_MAC]     514. 7 Scheduling pucch reception in  514. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.940566 [PHY]   pack_ul_tti_request SFN/Slot:514.7
avril 09 13:41:25 [0m1712662885.940569 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.951977 [NR_MAC]   (514/7)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.954405 [NR_MAC]     514.17 Scheduling pucch reception in  514.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.954439 [PHY]   pack_ul_tti_request SFN/Slot:514.17
avril 09 13:41:25 [0m1712662885.954441 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.955672 [PHY]   pack_ul_tti_request SFN/Slot:514.18
avril 09 13:41:25 [0m1712662885.956964 [PHY]   pack_ul_tti_request SFN/Slot:514.19
avril 09 13:41:25 [0m1712662885.965090 [NR_MAC]   (514/17)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.967588 [NR_MAC]     515. 7 Scheduling pucch reception in  515. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.967629 [PHY]   pack_ul_tti_request SFN/Slot:515.7
avril 09 13:41:25 [0m1712662885.967649 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.978568 [NR_MAC]   (515/7)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.981052 [NR_MAC]     515.17 Scheduling pucch reception in  515.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.981060 [PHY]   pack_ul_tti_request SFN/Slot:515.17
avril 09 13:41:25 [0m1712662885.981062 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:25 [0m1712662885.982162 [PHY]   pack_ul_tti_request SFN/Slot:515.18
avril 09 13:41:25 [0m1712662885.983429 [PHY]   pack_ul_tti_request SFN/Slot:515.19
avril 09 13:41:25 [0m1712662885.991401 [NR_MAC]   (515/17)uci_01->pduBitmap:1
avril 09 13:41:25 [0m1712662885.993839 [NR_MAC]     516. 7 Scheduling pucch reception in  516. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:25 [0m1712662885.993844 [PHY]   pack_ul_tti_request SFN/Slot:516.7
avril 09 13:41:25 [0m1712662885.993846 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.005138 [NR_MAC]   (516/7)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.007531 [NR_MAC]     516.17 Scheduling pucch reception in  516.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.007563 [PHY]   pack_ul_tti_request SFN/Slot:516.17
avril 09 13:41:26 [0m1712662886.007587 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.008795 [PHY]   pack_ul_tti_request SFN/Slot:516.18
avril 09 13:41:26 [0m1712662886.010003 [PHY]   pack_ul_tti_request SFN/Slot:516.19
avril 09 13:41:26 [0m1712662886.011258 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 517/0 
avril 09 13:41:26 [0m1712662886.017973 [NR_MAC]   (516/17)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.020149 [NR_MAC]   pucch_acknack  517. 7 Scheduling pucch reception in  517. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.020154 [PHY]   pack_ul_tti_request SFN/Slot:517.7
avril 09 13:41:26 [0m1712662886.020156 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.031656 [NR_MAC]   (517/7)uci_01->pduBitmap:3
avril 09 13:41:26 [0m1712662886.033912 [NR_MAC]     517.17 Scheduling pucch reception in  517.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.033919 [PHY]   pack_ul_tti_request SFN/Slot:517.17
avril 09 13:41:26 [0m1712662886.033921 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.035107 [PHY]   pack_ul_tti_request SFN/Slot:517.18
avril 09 13:41:26 [0m1712662886.036336 [PHY]   pack_ul_tti_request SFN/Slot:517.19
avril 09 13:41:26 [0m1712662886.044182 [NR_MAC]   (517/17)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.046876 [NR_MAC]     518. 7 Scheduling pucch reception in  518. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.046889 [PHY]   pack_ul_tti_request SFN/Slot:518.7
avril 09 13:41:26 [0m1712662886.046892 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.058182 [NR_MAC]   (518/7)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.060658 [NR_MAC]     518.17 Scheduling pucch reception in  518.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.060712 [PHY]   pack_ul_tti_request SFN/Slot:518.17
avril 09 13:41:26 [0m1712662886.060730 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.061953 [PHY]   pack_ul_tti_request SFN/Slot:518.18
avril 09 13:41:26 [0m1712662886.063100 [PHY]   pack_ul_tti_request SFN/Slot:518.19
avril 09 13:41:26 [0m1712662886.071254 [NR_MAC]   (518/17)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.073743 [NR_MAC]     519. 7 Scheduling pucch reception in  519. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.073787 [PHY]   pack_ul_tti_request SFN/Slot:519.7
avril 09 13:41:26 [0m1712662886.073791 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.085272 [NR_MAC]   (519/7)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.087817 [NR_MAC]     519.17 Scheduling pucch reception in  519.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.087823 [PHY]   pack_ul_tti_request SFN/Slot:519.17
avril 09 13:41:26 [0m1712662886.087825 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.089016 [PHY]   pack_ul_tti_request SFN/Slot:519.18
avril 09 13:41:26 [0m1712662886.090141 [PHY]   pack_ul_tti_request SFN/Slot:519.19
avril 09 13:41:26 [0m1712662886.098004 [NR_MAC]   (519/17)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.100533 [NR_MAC]     520. 7 Scheduling pucch reception in  520. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.100538 [PHY]   pack_ul_tti_request SFN/Slot:520.7
avril 09 13:41:26 [0m1712662886.100540 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.102573 [NR_MAC]     520. 8 Scheduling pucch reception in  520. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:26 [0m1712662886.102576 [PHY]   pack_ul_tti_request SFN/Slot:520.8
avril 09 13:41:26 [0m1712662886.102577 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:26 [0m1712662886.111710 [NR_MAC]   (520/7)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.114110 [NR_MAC]     520.17 Scheduling pucch reception in  520.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.114120 [PHY]   pack_ul_tti_request SFN/Slot:520.17
avril 09 13:41:26 [0m1712662886.114123 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.115343 [PHY]   pack_ul_tti_request SFN/Slot:520.18
avril 09 13:41:26 [0m1712662886.116609 [PHY]   pack_ul_tti_request SFN/Slot:520.19
avril 09 13:41:26 [0m1712662886.124385 [NR_MAC]   (520/17)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.126903 [NR_MAC]     521. 7 Scheduling pucch reception in  521. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.126909 [PHY]   pack_ul_tti_request SFN/Slot:521.7
avril 09 13:41:26 [0m1712662886.126912 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.138763 [NR_MAC]   (521/7)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.141000 [NR_MAC]     521.17 Scheduling pucch reception in  521.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.141009 [PHY]   pack_ul_tti_request SFN/Slot:521.17
avril 09 13:41:26 [0m1712662886.141011 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.142219 [PHY]   pack_ul_tti_request SFN/Slot:521.18
avril 09 13:41:26 [0m1712662886.143524 [PHY]   pack_ul_tti_request SFN/Slot:521.19
avril 09 13:41:26 [0m1712662886.151540 [NR_MAC]   (521/17)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.153950 [NR_MAC]     522. 7 Scheduling pucch reception in  522. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.153958 [PHY]   pack_ul_tti_request SFN/Slot:522.7
avril 09 13:41:26 [0m1712662886.153961 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.165354 [NR_MAC]   (522/7)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.167852 [NR_MAC]     522.17 Scheduling pucch reception in  522.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.167860 [PHY]   pack_ul_tti_request SFN/Slot:522.17
avril 09 13:41:26 [0m1712662886.167863 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.168982 [PHY]   pack_ul_tti_request SFN/Slot:522.18
avril 09 13:41:26 [0m1712662886.170143 [PHY]   pack_ul_tti_request SFN/Slot:522.19
avril 09 13:41:26 [0m1712662886.178335 [NR_MAC]   (522/17)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.180867 [NR_MAC]     523. 7 Scheduling pucch reception in  523. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.180875 [PHY]   pack_ul_tti_request SFN/Slot:523.7
avril 09 13:41:26 [0m1712662886.180878 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.192136 [NR_MAC]   (523/7)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.194662 [NR_MAC]     523.17 Scheduling pucch reception in  523.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.194673 [PHY]   pack_ul_tti_request SFN/Slot:523.17
avril 09 13:41:26 [0m1712662886.194676 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.195775 [PHY]   pack_ul_tti_request SFN/Slot:523.18
avril 09 13:41:26 [0m1712662886.196893 [PHY]   pack_ul_tti_request SFN/Slot:523.19
avril 09 13:41:26 [0m1712662886.204946 [NR_MAC]   (523/17)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.207439 [NR_MAC]     524. 7 Scheduling pucch reception in  524. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.207463 [PHY]   pack_ul_tti_request SFN/Slot:524.7
avril 09 13:41:26 [0m1712662886.207466 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.218588 [NR_MAC]   (524/7)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.220972 [NR_MAC]     524.17 Scheduling pucch reception in  524.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.220979 [PHY]   pack_ul_tti_request SFN/Slot:524.17
avril 09 13:41:26 [0m1712662886.220982 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.222072 [PHY]   pack_ul_tti_request SFN/Slot:524.18
avril 09 13:41:26 [0m1712662886.223333 [PHY]   pack_ul_tti_request SFN/Slot:524.19
avril 09 13:41:26 [0m1712662886.231083 [NR_MAC]   (524/17)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.233725 [NR_MAC]     525. 7 Scheduling pucch reception in  525. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.233773 [PHY]   pack_ul_tti_request SFN/Slot:525.7
avril 09 13:41:26 [0m1712662886.233777 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.244936 [NR_MAC]   (525/7)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.247255 [NR_MAC]     525.17 Scheduling pucch reception in  525.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.247263 [PHY]   pack_ul_tti_request SFN/Slot:525.17
avril 09 13:41:26 [0m1712662886.247266 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.248425 [PHY]   pack_ul_tti_request SFN/Slot:525.18
avril 09 13:41:26 [0m1712662886.249603 [PHY]   pack_ul_tti_request SFN/Slot:525.19
avril 09 13:41:26 [0m1712662886.257348 [NR_MAC]   (525/17)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.259924 [NR_MAC]     526. 7 Scheduling pucch reception in  526. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.259930 [PHY]   pack_ul_tti_request SFN/Slot:526.7
avril 09 13:41:26 [0m1712662886.259938 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.271139 [NR_MAC]   (526/7)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.273689 [NR_MAC]     526.17 Scheduling pucch reception in  526.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.273716 [PHY]   pack_ul_tti_request SFN/Slot:526.17
avril 09 13:41:26 [0m1712662886.273718 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.274858 [PHY]   pack_ul_tti_request SFN/Slot:526.18
avril 09 13:41:26 [0m1712662886.276014 [PHY]   pack_ul_tti_request SFN/Slot:526.19
avril 09 13:41:26 [0m1712662886.277159 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 527/0 
avril 09 13:41:26 [0m1712662886.283947 [NR_MAC]   (526/17)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.286292 [NR_MAC]   pucch_acknack  527. 7 Scheduling pucch reception in  527. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.286301 [PHY]   pack_ul_tti_request SFN/Slot:527.7
avril 09 13:41:26 [0m1712662886.286304 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.297473 [NR_MAC]   (527/7)uci_01->pduBitmap:3
avril 09 13:41:26 [0m1712662886.299955 [NR_MAC]     527.17 Scheduling pucch reception in  527.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.299965 [PHY]   pack_ul_tti_request SFN/Slot:527.17
avril 09 13:41:26 [0m1712662886.299968 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.301038 [PHY]   pack_ul_tti_request SFN/Slot:527.18
avril 09 13:41:26 [0m1712662886.302309 [PHY]   pack_ul_tti_request SFN/Slot:527.19
avril 09 13:41:26 [0m1712662886.310253 [NR_MAC]   (527/17)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.312733 [NR_MAC]     528. 7 Scheduling pucch reception in  528. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.312755 [PHY]   pack_ul_tti_request SFN/Slot:528.7
avril 09 13:41:26 [0m1712662886.312757 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.314939 [NR_MAC]     528. 8 Scheduling pucch reception in  528. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:26 [0m1712662886.314945 [PHY]   pack_ul_tti_request SFN/Slot:528.8
avril 09 13:41:26 [0m1712662886.314947 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:26 [0m1712662886.324164 [NR_MAC]   (528/7)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.326559 [NR_MAC]     528.17 Scheduling pucch reception in  528.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.326565 [PHY]   pack_ul_tti_request SFN/Slot:528.17
avril 09 13:41:26 [0m1712662886.326568 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.327783 [PHY]   pack_ul_tti_request SFN/Slot:528.18
avril 09 13:41:26 [0m1712662886.328883 [PHY]   pack_ul_tti_request SFN/Slot:528.19
avril 09 13:41:26 [0m1712662886.336673 [NR_MAC]   (528/17)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.339054 [NR_MAC]     529. 7 Scheduling pucch reception in  529. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.339067 [PHY]   pack_ul_tti_request SFN/Slot:529.7
avril 09 13:41:26 [0m1712662886.339070 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.350175 [NR_MAC]   (529/7)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.352584 [NR_MAC]     529.17 Scheduling pucch reception in  529.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.352598 [PHY]   pack_ul_tti_request SFN/Slot:529.17
avril 09 13:41:26 [0m1712662886.352601 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.353750 [PHY]   pack_ul_tti_request SFN/Slot:529.18
avril 09 13:41:26 [0m1712662886.354990 [PHY]   pack_ul_tti_request SFN/Slot:529.19
avril 09 13:41:26 [0m1712662886.362880 [NR_MAC]   (529/17)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.365373 [NR_MAC]     530. 7 Scheduling pucch reception in  530. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.365384 [PHY]   pack_ul_tti_request SFN/Slot:530.7
avril 09 13:41:26 [0m1712662886.365387 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.376263 [NR_MAC]   (530/7)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.378676 [NR_MAC]     530.17 Scheduling pucch reception in  530.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.378682 [PHY]   pack_ul_tti_request SFN/Slot:530.17
avril 09 13:41:26 [0m1712662886.378685 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.379802 [PHY]   pack_ul_tti_request SFN/Slot:530.18
avril 09 13:41:26 [0m1712662886.381029 [PHY]   pack_ul_tti_request SFN/Slot:530.19
avril 09 13:41:26 [0m1712662886.388664 [NR_MAC]   (530/17)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.390928 [NR_MAC]     531. 7 Scheduling pucch reception in  531. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.390936 [PHY]   pack_ul_tti_request SFN/Slot:531.7
avril 09 13:41:26 [0m1712662886.390939 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.401975 [NR_MAC]   (531/7)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.404472 [NR_MAC]     531.17 Scheduling pucch reception in  531.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.404479 [PHY]   pack_ul_tti_request SFN/Slot:531.17
avril 09 13:41:26 [0m1712662886.404482 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.405555 [PHY]   pack_ul_tti_request SFN/Slot:531.18
avril 09 13:41:26 [0m1712662886.406746 [PHY]   pack_ul_tti_request SFN/Slot:531.19
avril 09 13:41:26 [0m1712662886.414446 [NR_MAC]   (531/17)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.415912 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 532/6 
avril 09 13:41:26 [0m1712662886.416956 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 532/7 
avril 09 13:41:26 [0m1712662886.416961 [NR_MAC]     532. 7 Scheduling pucch reception in  532. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.416979 [PHY]   pack_ul_tti_request SFN/Slot:532.7
avril 09 13:41:26 [0m1712662886.416982 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.428473 [NR_MAC]   (532/7)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.430949 [NR_MAC]   pucch_acknack  532.17 Scheduling pucch reception in  532.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.430959 [PHY]   pack_ul_tti_request SFN/Slot:532.17
avril 09 13:41:26 [0m1712662886.430963 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.431994 [PHY]   pack_ul_tti_request SFN/Slot:532.18
avril 09 13:41:26 [0m1712662886.433190 [PHY]   pack_ul_tti_request SFN/Slot:532.19
avril 09 13:41:26 [0m1712662886.441258 [NR_MAC]   (532/17)uci_01->pduBitmap:3
avril 09 13:41:26 [0m1712662886.443769 [NR_MAC]     533. 7 Scheduling pucch reception in  533. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.443777 [PHY]   pack_ul_tti_request SFN/Slot:533.7
avril 09 13:41:26 [0m1712662886.443784 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.455093 [NR_MAC]   (533/7)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.457539 [NR_MAC]     533.17 Scheduling pucch reception in  533.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.457546 [PHY]   pack_ul_tti_request SFN/Slot:533.17
avril 09 13:41:26 [0m1712662886.457549 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.458691 [PHY]   pack_ul_tti_request SFN/Slot:533.18
avril 09 13:41:26 [0m1712662886.459951 [PHY]   pack_ul_tti_request SFN/Slot:533.19
avril 09 13:41:26 [0m1712662886.467824 [NR_MAC]   (533/17)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.470148 [NR_MAC]     534. 7 Scheduling pucch reception in  534. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.470161 [PHY]   pack_ul_tti_request SFN/Slot:534.7
avril 09 13:41:26 [0m1712662886.470164 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.481398 [NR_MAC]   (534/7)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.483903 [NR_MAC]     534.17 Scheduling pucch reception in  534.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.483911 [PHY]   pack_ul_tti_request SFN/Slot:534.17
avril 09 13:41:26 [0m1712662886.483913 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.485005 [PHY]   pack_ul_tti_request SFN/Slot:534.18
avril 09 13:41:26 [0m1712662886.486242 [PHY]   pack_ul_tti_request SFN/Slot:534.19
avril 09 13:41:26 [0m1712662886.494285 [NR_MAC]   (534/17)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.496673 [NR_MAC]     535. 7 Scheduling pucch reception in  535. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.496683 [PHY]   pack_ul_tti_request SFN/Slot:535.7
avril 09 13:41:26 [0m1712662886.496686 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.507907 [NR_MAC]   (535/7)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.510164 [NR_MAC]     535.17 Scheduling pucch reception in  535.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.510171 [PHY]   pack_ul_tti_request SFN/Slot:535.17
avril 09 13:41:26 [0m1712662886.510178 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.511381 [PHY]   pack_ul_tti_request SFN/Slot:535.18
avril 09 13:41:26 [0m1712662886.512727 [PHY]   pack_ul_tti_request SFN/Slot:535.19
avril 09 13:41:26 [0m1712662886.520755 [NR_MAC]   (535/17)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.523072 [NR_MAC]     536. 7 Scheduling pucch reception in  536. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.523081 [PHY]   pack_ul_tti_request SFN/Slot:536.7
avril 09 13:41:26 [0m1712662886.523084 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.525089 [NR_MAC]     536. 8 Scheduling pucch reception in  536. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:26 [0m1712662886.525094 [PHY]   pack_ul_tti_request SFN/Slot:536.8
avril 09 13:41:26 [0m1712662886.525095 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:26 [0m1712662886.534508 [NR_MAC]   (536/7)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.536887 [NR_MAC]     536.17 Scheduling pucch reception in  536.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.536895 [PHY]   pack_ul_tti_request SFN/Slot:536.17
avril 09 13:41:26 [0m1712662886.536898 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.538051 [PHY]   pack_ul_tti_request SFN/Slot:536.18
avril 09 13:41:26 [0m1712662886.539299 [PHY]   pack_ul_tti_request SFN/Slot:536.19
avril 09 13:41:26 [0m1712662886.540489 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 537/0 
avril 09 13:41:26 [0m1712662886.547224 [NR_MAC]   (536/17)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.549780 [NR_MAC]   pucch_acknack  537. 7 Scheduling pucch reception in  537. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.549788 [PHY]   pack_ul_tti_request SFN/Slot:537.7
avril 09 13:41:26 [0m1712662886.549794 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.561038 [NR_MAC]   (537/7)uci_01->pduBitmap:3
avril 09 13:41:26 [0m1712662886.563474 [NR_MAC]     537.17 Scheduling pucch reception in  537.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.563483 [PHY]   pack_ul_tti_request SFN/Slot:537.17
avril 09 13:41:26 [0m1712662886.563486 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.564683 [PHY]   pack_ul_tti_request SFN/Slot:537.18
avril 09 13:41:26 [0m1712662886.565967 [PHY]   pack_ul_tti_request SFN/Slot:537.19
avril 09 13:41:26 [0m1712662886.573908 [NR_MAC]   (537/17)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.576224 [NR_MAC]     538. 7 Scheduling pucch reception in  538. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.576233 [PHY]   pack_ul_tti_request SFN/Slot:538.7
avril 09 13:41:26 [0m1712662886.576236 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.588086 [NR_MAC]   (538/7)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.590317 [NR_MAC]     538.17 Scheduling pucch reception in  538.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.590326 [PHY]   pack_ul_tti_request SFN/Slot:538.17
avril 09 13:41:26 [0m1712662886.590328 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.591446 [PHY]   pack_ul_tti_request SFN/Slot:538.18
avril 09 13:41:26 [0m1712662886.592520 [PHY]   pack_ul_tti_request SFN/Slot:538.19
avril 09 13:41:26 [0m1712662886.600699 [NR_MAC]   (538/17)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.603038 [NR_MAC]     539. 7 Scheduling pucch reception in  539. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.603045 [PHY]   pack_ul_tti_request SFN/Slot:539.7
avril 09 13:41:26 [0m1712662886.603052 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.614287 [NR_MAC]   (539/7)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.616715 [NR_MAC]     539.17 Scheduling pucch reception in  539.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.616752 [PHY]   pack_ul_tti_request SFN/Slot:539.17
avril 09 13:41:26 [0m1712662886.616755 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.617878 [PHY]   pack_ul_tti_request SFN/Slot:539.18
avril 09 13:41:26 [0m1712662886.619070 [PHY]   pack_ul_tti_request SFN/Slot:539.19
avril 09 13:41:26 [0m1712662886.626876 [NR_MAC]   (539/17)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.629208 [NR_MAC]     540. 7 Scheduling pucch reception in  540. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.629217 [PHY]   pack_ul_tti_request SFN/Slot:540.7
avril 09 13:41:26 [0m1712662886.629220 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.640142 [NR_MAC]   (540/7)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.642446 [NR_MAC]     540.17 Scheduling pucch reception in  540.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.642457 [PHY]   pack_ul_tti_request SFN/Slot:540.17
avril 09 13:41:26 [0m1712662886.642460 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.643748 [PHY]   pack_ul_tti_request SFN/Slot:540.18
avril 09 13:41:26 [0m1712662886.644893 [PHY]   pack_ul_tti_request SFN/Slot:540.19
avril 09 13:41:26 [0m1712662886.652848 [NR_MAC]   (540/17)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.655073 [NR_MAC]     541. 7 Scheduling pucch reception in  541. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.655079 [PHY]   pack_ul_tti_request SFN/Slot:541.7
avril 09 13:41:26 [0m1712662886.655082 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.666533 [NR_MAC]   (541/7)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.668904 [NR_MAC]     541.17 Scheduling pucch reception in  541.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.668911 [PHY]   pack_ul_tti_request SFN/Slot:541.17
avril 09 13:41:26 [0m1712662886.668913 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.670113 [PHY]   pack_ul_tti_request SFN/Slot:541.18
avril 09 13:41:26 [0m1712662886.671454 [PHY]   pack_ul_tti_request SFN/Slot:541.19
avril 09 13:41:26 [0m1712662886.679139 [NR_MAC]   (541/17)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.681726 [NR_MAC]     542. 7 Scheduling pucch reception in  542. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.681733 [PHY]   pack_ul_tti_request SFN/Slot:542.7
avril 09 13:41:26 [0m1712662886.681736 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.692944 [NR_MAC]   (542/7)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.695409 [NR_MAC]     542.17 Scheduling pucch reception in  542.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.695418 [PHY]   pack_ul_tti_request SFN/Slot:542.17
avril 09 13:41:26 [0m1712662886.695420 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.696490 [PHY]   pack_ul_tti_request SFN/Slot:542.18
avril 09 13:41:26 [0m1712662886.697782 [PHY]   pack_ul_tti_request SFN/Slot:542.19
avril 09 13:41:26 [0m1712662886.705751 [NR_MAC]   (542/17)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.708018 [NR_MAC]     543. 7 Scheduling pucch reception in  543. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.708025 [PHY]   pack_ul_tti_request SFN/Slot:543.7
avril 09 13:41:26 [0m1712662886.708028 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.719059 [NR_MAC]   (543/7)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.721379 [NR_MAC]     543.17 Scheduling pucch reception in  543.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.721386 [PHY]   pack_ul_tti_request SFN/Slot:543.17
avril 09 13:41:26 [0m1712662886.721389 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.722499 [PHY]   pack_ul_tti_request SFN/Slot:543.18
avril 09 13:41:26 [0m1712662886.723823 [PHY]   pack_ul_tti_request SFN/Slot:543.19
avril 09 13:41:26 [0m1712662886.731492 [NR_MAC]   (543/17)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.733865 [NR_MAC]     544. 7 Scheduling pucch reception in  544. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.733875 [PHY]   pack_ul_tti_request SFN/Slot:544.7
avril 09 13:41:26 [0m1712662886.733879 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.736052 [NR_MAC]     544. 8 Scheduling pucch reception in  544. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:26 [0m1712662886.736057 [PHY]   pack_ul_tti_request SFN/Slot:544.8
avril 09 13:41:26 [0m1712662886.736058 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:26 [0m1712662886.745050 [NR_MAC]   (544/7)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.747527 [NR_MAC]     544.17 Scheduling pucch reception in  544.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.747560 [PHY]   pack_ul_tti_request SFN/Slot:544.17
avril 09 13:41:26 [0m1712662886.747572 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.748663 [PHY]   pack_ul_tti_request SFN/Slot:544.18
avril 09 13:41:26 [0m1712662886.749944 [PHY]   pack_ul_tti_request SFN/Slot:544.19
avril 09 13:41:26 [0m1712662886.757612 [NR_MAC]   (544/17)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.760020 [NR_MAC]     545. 7 Scheduling pucch reception in  545. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.760034 [PHY]   pack_ul_tti_request SFN/Slot:545.7
avril 09 13:41:26 [0m1712662886.760038 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.771089 [NR_MAC]   (545/7)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.773494 [NR_MAC]     545.17 Scheduling pucch reception in  545.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.773512 [PHY]   pack_ul_tti_request SFN/Slot:545.17
avril 09 13:41:26 [0m1712662886.773516 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.774648 [PHY]   pack_ul_tti_request SFN/Slot:545.18
avril 09 13:41:26 [0m1712662886.776092 [PHY]   pack_ul_tti_request SFN/Slot:545.19
avril 09 13:41:26 [0m1712662886.783785 [NR_MAC]   (545/17)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.786244 [NR_MAC]     546. 7 Scheduling pucch reception in  546. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.786259 [PHY]   pack_ul_tti_request SFN/Slot:546.7
avril 09 13:41:26 [0m1712662886.786263 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.797396 [NR_MAC]   (546/7)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.799806 [NR_MAC]     546.17 Scheduling pucch reception in  546.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.799818 [PHY]   pack_ul_tti_request SFN/Slot:546.17
avril 09 13:41:26 [0m1712662886.799821 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.800927 [PHY]   pack_ul_tti_request SFN/Slot:546.18
avril 09 13:41:26 [0m1712662886.802189 [PHY]   pack_ul_tti_request SFN/Slot:546.19
avril 09 13:41:26 [0m1712662886.803566 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 547/0 
avril 09 13:41:26 [0m1712662886.810273 [NR_MAC]   (546/17)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.812697 [NR_MAC]   pucch_acknack  547. 7 Scheduling pucch reception in  547. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.812707 [PHY]   pack_ul_tti_request SFN/Slot:547.7
avril 09 13:41:26 [0m1712662886.812709 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.823931 [NR_MAC]   (547/7)uci_01->pduBitmap:3
avril 09 13:41:26 [0m1712662886.826313 [NR_MAC]     547.17 Scheduling pucch reception in  547.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.826321 [PHY]   pack_ul_tti_request SFN/Slot:547.17
avril 09 13:41:26 [0m1712662886.826324 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.827404 [PHY]   pack_ul_tti_request SFN/Slot:547.18
avril 09 13:41:26 [0m1712662886.828674 [PHY]   pack_ul_tti_request SFN/Slot:547.19
avril 09 13:41:26 [0m1712662886.836716 [NR_MAC]   (547/17)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.839023 [NR_MAC]     548. 7 Scheduling pucch reception in  548. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.839035 [PHY]   pack_ul_tti_request SFN/Slot:548.7
avril 09 13:41:26 [0m1712662886.839038 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.850241 [NR_MAC]   (548/7)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.852831 [NR_MAC]     548.17 Scheduling pucch reception in  548.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.852840 [PHY]   pack_ul_tti_request SFN/Slot:548.17
avril 09 13:41:26 [0m1712662886.852843 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.853934 [PHY]   pack_ul_tti_request SFN/Slot:548.18
avril 09 13:41:26 [0m1712662886.855097 [PHY]   pack_ul_tti_request SFN/Slot:548.19
avril 09 13:41:26 [0m1712662886.862978 [NR_MAC]   (548/17)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.865369 [NR_MAC]     549. 7 Scheduling pucch reception in  549. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.865391 [PHY]   pack_ul_tti_request SFN/Slot:549.7
avril 09 13:41:26 [0m1712662886.865396 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.876714 [NR_MAC]   (549/7)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.879105 [NR_MAC]     549.17 Scheduling pucch reception in  549.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.879112 [PHY]   pack_ul_tti_request SFN/Slot:549.17
avril 09 13:41:26 [0m1712662886.879114 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.880156 [PHY]   pack_ul_tti_request SFN/Slot:549.18
avril 09 13:41:26 [0m1712662886.881405 [PHY]   pack_ul_tti_request SFN/Slot:549.19
avril 09 13:41:26 [0m1712662886.888971 [NR_MAC]   (549/17)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.891179 [NR_MAC]     550. 7 Scheduling pucch reception in  550. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.891186 [PHY]   pack_ul_tti_request SFN/Slot:550.7
avril 09 13:41:26 [0m1712662886.891188 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.902176 [NR_MAC]   (550/7)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.904646 [NR_MAC]     550.17 Scheduling pucch reception in  550.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.904657 [PHY]   pack_ul_tti_request SFN/Slot:550.17
avril 09 13:41:26 [0m1712662886.904660 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.905864 [PHY]   pack_ul_tti_request SFN/Slot:550.18
avril 09 13:41:26 [0m1712662886.907033 [PHY]   pack_ul_tti_request SFN/Slot:550.19
avril 09 13:41:26 [0m1712662886.914766 [NR_MAC]   (550/17)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.917030 [NR_MAC]     551. 7 Scheduling pucch reception in  551. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.917039 [PHY]   pack_ul_tti_request SFN/Slot:551.7
avril 09 13:41:26 [0m1712662886.917042 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.927952 [NR_MAC]   (551/7)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.930270 [NR_MAC]     551.17 Scheduling pucch reception in  551.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.930283 [PHY]   pack_ul_tti_request SFN/Slot:551.17
avril 09 13:41:26 [0m1712662886.930285 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.931586 [PHY]   pack_ul_tti_request SFN/Slot:551.18
avril 09 13:41:26 [0m1712662886.932817 [PHY]   pack_ul_tti_request SFN/Slot:551.19
avril 09 13:41:26 [0m1712662886.940780 [NR_MAC]   (551/17)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.943032 [NR_MAC]     552. 7 Scheduling pucch reception in  552. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.943046 [PHY]   pack_ul_tti_request SFN/Slot:552.7
avril 09 13:41:26 [0m1712662886.943050 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.945206 [NR_MAC]     552. 8 Scheduling pucch reception in  552. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:26 [0m1712662886.945213 [PHY]   pack_ul_tti_request SFN/Slot:552.8
avril 09 13:41:26 [0m1712662886.945214 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:26 [0m1712662886.954526 [NR_MAC]   (552/7)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.956918 [NR_MAC]     552.17 Scheduling pucch reception in  552.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.956931 [PHY]   pack_ul_tti_request SFN/Slot:552.17
avril 09 13:41:26 [0m1712662886.956933 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.958017 [PHY]   pack_ul_tti_request SFN/Slot:552.18
avril 09 13:41:26 [0m1712662886.959127 [PHY]   pack_ul_tti_request SFN/Slot:552.19
avril 09 13:41:26 [0m1712662886.967274 [NR_MAC]   (552/17)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.969890 [NR_MAC]     553. 7 Scheduling pucch reception in  553. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.969898 [PHY]   pack_ul_tti_request SFN/Slot:553.7
avril 09 13:41:26 [0m1712662886.969900 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.982141 [NR_MAC]   (553/7)uci_01->pduBitmap:1
avril 09 13:41:26 [0m1712662886.988022 [NR_MAC]     553.17 Scheduling pucch reception in  553.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:26 [0m1712662886.988031 [PHY]   pack_ul_tti_request SFN/Slot:553.17
avril 09 13:41:26 [0m1712662886.988034 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:26 [0m1712662886.989416 [PHY]   pack_ul_tti_request SFN/Slot:553.18
avril 09 13:41:26 [0m1712662886.990903 [PHY]   pack_ul_tti_request SFN/Slot:553.19
avril 09 13:41:27 [0m1712662887.004863 [NR_MAC]   (553/17)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.007282 [NR_MAC]     554. 7 Scheduling pucch reception in  554. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.007288 [PHY]   pack_ul_tti_request SFN/Slot:554.7
avril 09 13:41:27 [0m1712662887.007291 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.026636 [NR_MAC]   (554/7)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.028988 [NR_MAC]     554.17 Scheduling pucch reception in  554.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.029000 [PHY]   pack_ul_tti_request SFN/Slot:554.17
avril 09 13:41:27 [0m1712662887.029003 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.029971 [PHY]   pack_ul_tti_request SFN/Slot:554.18
avril 09 13:41:27 [0m1712662887.031578 [PHY]   pack_ul_tti_request SFN/Slot:554.19
avril 09 13:41:27 [0m1712662887.040226 [NR_MAC]   (554/17)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.043174 [NR_MAC]     555. 7 Scheduling pucch reception in  555. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.043185 [PHY]   pack_ul_tti_request SFN/Slot:555.7
avril 09 13:41:27 [0m1712662887.043188 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.054349 [NR_MAC]   (555/7)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.056846 [NR_MAC]     555.17 Scheduling pucch reception in  555.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.056852 [PHY]   pack_ul_tti_request SFN/Slot:555.17
avril 09 13:41:27 [0m1712662887.056855 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.057941 [PHY]   pack_ul_tti_request SFN/Slot:555.18
avril 09 13:41:27 [0m1712662887.059116 [PHY]   pack_ul_tti_request SFN/Slot:555.19
avril 09 13:41:27 [0m1712662887.067416 [NR_MAC]   (555/17)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.070063 [NR_MAC]     556. 7 Scheduling pucch reception in  556. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.070072 [PHY]   pack_ul_tti_request SFN/Slot:556.7
avril 09 13:41:27 [0m1712662887.070075 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.081531 [NR_MAC]   (556/7)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.083925 [NR_MAC]     556.17 Scheduling pucch reception in  556.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.083933 [PHY]   pack_ul_tti_request SFN/Slot:556.17
avril 09 13:41:27 [0m1712662887.083936 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.085030 [PHY]   pack_ul_tti_request SFN/Slot:556.18
avril 09 13:41:27 [0m1712662887.086402 [PHY]   pack_ul_tti_request SFN/Slot:556.19
avril 09 13:41:27 [0m1712662887.087720 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 557/0 
avril 09 13:41:27 [0m1712662887.094424 [NR_MAC]   (556/17)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.096988 [NR_MAC]   pucch_acknack  557. 7 Scheduling pucch reception in  557. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.097000 [PHY]   pack_ul_tti_request SFN/Slot:557.7
avril 09 13:41:27 [0m1712662887.097003 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.108339 [NR_MAC]   (557/7)uci_01->pduBitmap:3
avril 09 13:41:27 [0m1712662887.110820 [NR_MAC]     557.17 Scheduling pucch reception in  557.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.110832 [PHY]   pack_ul_tti_request SFN/Slot:557.17
avril 09 13:41:27 [0m1712662887.110834 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.111935 [PHY]   pack_ul_tti_request SFN/Slot:557.18
avril 09 13:41:27 [0m1712662887.113304 [PHY]   pack_ul_tti_request SFN/Slot:557.19
avril 09 13:41:27 [0m1712662887.121166 [NR_MAC]   (557/17)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.123750 [NR_MAC]     558. 7 Scheduling pucch reception in  558. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.123757 [PHY]   pack_ul_tti_request SFN/Slot:558.7
avril 09 13:41:27 [0m1712662887.123760 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.136413 [NR_MAC]   (558/7)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.138848 [NR_MAC]     558.17 Scheduling pucch reception in  558.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.138864 [PHY]   pack_ul_tti_request SFN/Slot:558.17
avril 09 13:41:27 [0m1712662887.138867 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.139968 [PHY]   pack_ul_tti_request SFN/Slot:558.18
avril 09 13:41:27 [0m1712662887.141269 [PHY]   pack_ul_tti_request SFN/Slot:558.19
avril 09 13:41:27 [0m1712662887.149249 [NR_MAC]   (558/17)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.151869 [NR_MAC]     559. 7 Scheduling pucch reception in  559. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.151877 [PHY]   pack_ul_tti_request SFN/Slot:559.7
avril 09 13:41:27 [0m1712662887.151880 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.163280 [NR_MAC]   (559/7)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.165684 [NR_MAC]     559.17 Scheduling pucch reception in  559.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.165730 [PHY]   pack_ul_tti_request SFN/Slot:559.17
avril 09 13:41:27 [0m1712662887.165746 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.166902 [PHY]   pack_ul_tti_request SFN/Slot:559.18
avril 09 13:41:27 [0m1712662887.168064 [PHY]   pack_ul_tti_request SFN/Slot:559.19
avril 09 13:41:27 [0m1712662887.175848 [NR_MAC]   (559/17)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.178146 [NR_MAC]     560. 7 Scheduling pucch reception in  560. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.178157 [PHY]   pack_ul_tti_request SFN/Slot:560.7
avril 09 13:41:27 [0m1712662887.178160 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.180356 [NR_MAC]     560. 8 Scheduling pucch reception in  560. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:27 [0m1712662887.180361 [PHY]   pack_ul_tti_request SFN/Slot:560.8
avril 09 13:41:27 [0m1712662887.180362 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:27 [0m1712662887.189366 [NR_MAC]   (560/7)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.191940 [NR_MAC]     560.17 Scheduling pucch reception in  560.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.191947 [PHY]   pack_ul_tti_request SFN/Slot:560.17
avril 09 13:41:27 [0m1712662887.191949 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.193094 [PHY]   pack_ul_tti_request SFN/Slot:560.18
avril 09 13:41:27 [0m1712662887.194327 [PHY]   pack_ul_tti_request SFN/Slot:560.19
avril 09 13:41:27 [0m1712662887.202486 [NR_MAC]   (560/17)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.204863 [NR_MAC]     561. 7 Scheduling pucch reception in  561. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.204870 [PHY]   pack_ul_tti_request SFN/Slot:561.7
avril 09 13:41:27 [0m1712662887.204873 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.216138 [NR_MAC]   (561/7)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.218658 [NR_MAC]     561.17 Scheduling pucch reception in  561.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.218693 [PHY]   pack_ul_tti_request SFN/Slot:561.17
avril 09 13:41:27 [0m1712662887.218710 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.219877 [PHY]   pack_ul_tti_request SFN/Slot:561.18
avril 09 13:41:27 [0m1712662887.221028 [PHY]   pack_ul_tti_request SFN/Slot:561.19
avril 09 13:41:27 [0m1712662887.228997 [NR_MAC]   (561/17)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.231631 [NR_MAC]     562. 7 Scheduling pucch reception in  562. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.231676 [PHY]   pack_ul_tti_request SFN/Slot:562.7
avril 09 13:41:27 [0m1712662887.231691 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.242846 [NR_MAC]   (562/7)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.245107 [NR_MAC]     562.17 Scheduling pucch reception in  562.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.245113 [PHY]   pack_ul_tti_request SFN/Slot:562.17
avril 09 13:41:27 [0m1712662887.245115 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.246414 [PHY]   pack_ul_tti_request SFN/Slot:562.18
avril 09 13:41:27 [0m1712662887.247630 [PHY]   pack_ul_tti_request SFN/Slot:562.19
avril 09 13:41:27 [0m1712662887.255875 [NR_MAC]   (562/17)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.258044 [NR_MAC]     563. 7 Scheduling pucch reception in  563. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.258051 [PHY]   pack_ul_tti_request SFN/Slot:563.7
avril 09 13:41:27 [0m1712662887.258054 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.269291 [NR_MAC]   (563/7)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.271641 [NR_MAC]     563.17 Scheduling pucch reception in  563.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.271679 [PHY]   pack_ul_tti_request SFN/Slot:563.17
avril 09 13:41:27 [0m1712662887.271691 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.272984 [PHY]   pack_ul_tti_request SFN/Slot:563.18
avril 09 13:41:27 [0m1712662887.274087 [PHY]   pack_ul_tti_request SFN/Slot:563.19
avril 09 13:41:27 [0m1712662887.282344 [NR_MAC]   (563/17)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.284774 [NR_MAC]     564. 7 Scheduling pucch reception in  564. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.284783 [PHY]   pack_ul_tti_request SFN/Slot:564.7
avril 09 13:41:27 [0m1712662887.284786 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.295960 [NR_MAC]   (564/7)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.298443 [NR_MAC]     564.17 Scheduling pucch reception in  564.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.298450 [PHY]   pack_ul_tti_request SFN/Slot:564.17
avril 09 13:41:27 [0m1712662887.298453 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.299701 [PHY]   pack_ul_tti_request SFN/Slot:564.18
avril 09 13:41:27 [0m1712662887.300914 [PHY]   pack_ul_tti_request SFN/Slot:564.19
avril 09 13:41:27 [0m1712662887.309071 [NR_MAC]   (564/17)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.311537 [NR_MAC]     565. 7 Scheduling pucch reception in  565. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.311547 [PHY]   pack_ul_tti_request SFN/Slot:565.7
avril 09 13:41:27 [0m1712662887.311550 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.323130 [NR_MAC]   (565/7)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.325562 [NR_MAC]     565.17 Scheduling pucch reception in  565.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.325602 [PHY]   pack_ul_tti_request SFN/Slot:565.17
avril 09 13:41:27 [0m1712662887.325613 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.326770 [PHY]   pack_ul_tti_request SFN/Slot:565.18
avril 09 13:41:27 [0m1712662887.327904 [PHY]   pack_ul_tti_request SFN/Slot:565.19
avril 09 13:41:27 [0m1712662887.335650 [NR_MAC]   (565/17)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.338154 [NR_MAC]     566. 7 Scheduling pucch reception in  566. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.338161 [PHY]   pack_ul_tti_request SFN/Slot:566.7
avril 09 13:41:27 [0m1712662887.338164 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.349241 [NR_MAC]   (566/7)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.351750 [NR_MAC]     566.17 Scheduling pucch reception in  566.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.351757 [PHY]   pack_ul_tti_request SFN/Slot:566.17
avril 09 13:41:27 [0m1712662887.351760 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.352900 [PHY]   pack_ul_tti_request SFN/Slot:566.18
avril 09 13:41:27 [0m1712662887.354136 [PHY]   pack_ul_tti_request SFN/Slot:566.19
avril 09 13:41:27 [0m1712662887.355355 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 567/0 
avril 09 13:41:27 [0m1712662887.362022 [NR_MAC]   (566/17)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.364487 [NR_MAC]   pucch_acknack  567. 7 Scheduling pucch reception in  567. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.364495 [PHY]   pack_ul_tti_request SFN/Slot:567.7
avril 09 13:41:27 [0m1712662887.364497 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.376132 [NR_MAC]   (567/7)uci_01->pduBitmap:3
avril 09 13:41:27 [0m1712662887.378693 [NR_MAC]     567.17 Scheduling pucch reception in  567.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.378700 [PHY]   pack_ul_tti_request SFN/Slot:567.17
avril 09 13:41:27 [0m1712662887.378702 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.379898 [PHY]   pack_ul_tti_request SFN/Slot:567.18
avril 09 13:41:27 [0m1712662887.381114 [PHY]   pack_ul_tti_request SFN/Slot:567.19
avril 09 13:41:27 [0m1712662887.389223 [NR_MAC]   (567/17)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.391905 [NR_MAC]     568. 7 Scheduling pucch reception in  568. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.391912 [PHY]   pack_ul_tti_request SFN/Slot:568.7
avril 09 13:41:27 [0m1712662887.391915 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.394064 [NR_MAC]     568. 8 Scheduling pucch reception in  568. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:27 [0m1712662887.394070 [PHY]   pack_ul_tti_request SFN/Slot:568.8
avril 09 13:41:27 [0m1712662887.394071 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:27 [0m1712662887.403194 [NR_MAC]   (568/7)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.405798 [NR_MAC]     568.17 Scheduling pucch reception in  568.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.405804 [PHY]   pack_ul_tti_request SFN/Slot:568.17
avril 09 13:41:27 [0m1712662887.405805 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.407035 [PHY]   pack_ul_tti_request SFN/Slot:568.18
avril 09 13:41:27 [0m1712662887.408156 [PHY]   pack_ul_tti_request SFN/Slot:568.19
avril 09 13:41:27 [0m1712662887.416340 [NR_MAC]   (568/17)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.417834 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 569/6 
avril 09 13:41:27 [0m1712662887.418905 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 569/7 
avril 09 13:41:27 [0m1712662887.418911 [NR_MAC]     569. 7 Scheduling pucch reception in  569. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.418923 [PHY]   pack_ul_tti_request SFN/Slot:569.7
avril 09 13:41:27 [0m1712662887.418926 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.430093 [NR_MAC]   (569/7)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.432693 [NR_MAC]   pucch_acknack  569.17 Scheduling pucch reception in  569.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.432703 [PHY]   pack_ul_tti_request SFN/Slot:569.17
avril 09 13:41:27 [0m1712662887.432706 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.433872 [PHY]   pack_ul_tti_request SFN/Slot:569.18
avril 09 13:41:27 [0m1712662887.435208 [PHY]   pack_ul_tti_request SFN/Slot:569.19
avril 09 13:41:27 [0m1712662887.443137 [NR_MAC]   (569/17)uci_01->pduBitmap:3
avril 09 13:41:27 [0m1712662887.445679 [NR_MAC]     570. 7 Scheduling pucch reception in  570. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.445696 [PHY]   pack_ul_tti_request SFN/Slot:570.7
avril 09 13:41:27 [0m1712662887.445700 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.457307 [NR_MAC]   (570/7)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.459658 [NR_MAC]     570.17 Scheduling pucch reception in  570.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.459691 [PHY]   pack_ul_tti_request SFN/Slot:570.17
avril 09 13:41:27 [0m1712662887.459695 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.460878 [PHY]   pack_ul_tti_request SFN/Slot:570.18
avril 09 13:41:27 [0m1712662887.462132 [PHY]   pack_ul_tti_request SFN/Slot:570.19
avril 09 13:41:27 [0m1712662887.470140 [NR_MAC]   (570/17)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.472656 [NR_MAC]     571. 7 Scheduling pucch reception in  571. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.472669 [PHY]   pack_ul_tti_request SFN/Slot:571.7
avril 09 13:41:27 [0m1712662887.472677 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.484052 [NR_MAC]   (571/7)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.486471 [NR_MAC]     571.17 Scheduling pucch reception in  571.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.486507 [PHY]   pack_ul_tti_request SFN/Slot:571.17
avril 09 13:41:27 [0m1712662887.486515 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.487743 [PHY]   pack_ul_tti_request SFN/Slot:571.18
avril 09 13:41:27 [0m1712662887.488914 [PHY]   pack_ul_tti_request SFN/Slot:571.19
avril 09 13:41:27 [0m1712662887.496956 [NR_MAC]   (571/17)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.499411 [NR_MAC]     572. 7 Scheduling pucch reception in  572. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.499422 [PHY]   pack_ul_tti_request SFN/Slot:572.7
avril 09 13:41:27 [0m1712662887.499430 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.510494 [NR_MAC]   (572/7)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.512942 [NR_MAC]     572.17 Scheduling pucch reception in  572.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.512956 [PHY]   pack_ul_tti_request SFN/Slot:572.17
avril 09 13:41:27 [0m1712662887.512959 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.514203 [PHY]   pack_ul_tti_request SFN/Slot:572.18
avril 09 13:41:27 [0m1712662887.515469 [PHY]   pack_ul_tti_request SFN/Slot:572.19
avril 09 13:41:27 [0m1712662887.523430 [NR_MAC]   (572/17)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.525798 [NR_MAC]     573. 7 Scheduling pucch reception in  573. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.525807 [PHY]   pack_ul_tti_request SFN/Slot:573.7
avril 09 13:41:27 [0m1712662887.525811 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.537146 [NR_MAC]   (573/7)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.539240 [NR_MAC]     573.17 Scheduling pucch reception in  573.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.539249 [PHY]   pack_ul_tti_request SFN/Slot:573.17
avril 09 13:41:27 [0m1712662887.539273 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.540436 [PHY]   pack_ul_tti_request SFN/Slot:573.18
avril 09 13:41:27 [0m1712662887.541615 [PHY]   pack_ul_tti_request SFN/Slot:573.19
avril 09 13:41:27 [0m1712662887.549354 [NR_MAC]   (573/17)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.552069 [NR_MAC]     574. 7 Scheduling pucch reception in  574. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.552075 [PHY]   pack_ul_tti_request SFN/Slot:574.7
avril 09 13:41:27 [0m1712662887.552078 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.562896 [NR_MAC]   (574/7)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.565271 [NR_MAC]     574.17 Scheduling pucch reception in  574.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.565321 [PHY]   pack_ul_tti_request SFN/Slot:574.17
avril 09 13:41:27 [0m1712662887.565323 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.566480 [PHY]   pack_ul_tti_request SFN/Slot:574.18
avril 09 13:41:27 [0m1712662887.567738 [PHY]   pack_ul_tti_request SFN/Slot:574.19
avril 09 13:41:27 [0m1712662887.575486 [NR_MAC]   (574/17)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.577729 [NR_MAC]     575. 7 Scheduling pucch reception in  575. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.577740 [PHY]   pack_ul_tti_request SFN/Slot:575.7
avril 09 13:41:27 [0m1712662887.577743 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.589082 [NR_MAC]   (575/7)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.591649 [NR_MAC]     575.17 Scheduling pucch reception in  575.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.591660 [PHY]   pack_ul_tti_request SFN/Slot:575.17
avril 09 13:41:27 [0m1712662887.591662 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.592811 [PHY]   pack_ul_tti_request SFN/Slot:575.18
avril 09 13:41:27 [0m1712662887.594059 [PHY]   pack_ul_tti_request SFN/Slot:575.19
avril 09 13:41:27 [0m1712662887.601974 [NR_MAC]   (575/17)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.604540 [NR_MAC]     576. 7 Scheduling pucch reception in  576. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.604551 [PHY]   pack_ul_tti_request SFN/Slot:576.7
avril 09 13:41:27 [0m1712662887.604554 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.606665 [NR_MAC]     576. 8 Scheduling pucch reception in  576. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:27 [0m1712662887.606674 [PHY]   pack_ul_tti_request SFN/Slot:576.8
avril 09 13:41:27 [0m1712662887.606675 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:27 [0m1712662887.616820 [NR_MAC]   (576/7)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.619165 [NR_MAC]     576.17 Scheduling pucch reception in  576.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.619172 [PHY]   pack_ul_tti_request SFN/Slot:576.17
avril 09 13:41:27 [0m1712662887.619175 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.620473 [PHY]   pack_ul_tti_request SFN/Slot:576.18
avril 09 13:41:27 [0m1712662887.621575 [PHY]   pack_ul_tti_request SFN/Slot:576.19
avril 09 13:41:27 [0m1712662887.622763 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 577/0 
avril 09 13:41:27 [0m1712662887.629931 [NR_MAC]   (576/17)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.632461 [NR_MAC]   pucch_acknack  577. 7 Scheduling pucch reception in  577. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.632471 [PHY]   pack_ul_tti_request SFN/Slot:577.7
avril 09 13:41:27 [0m1712662887.632474 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.643394 [NR_MAC]   (577/7)uci_01->pduBitmap:3
avril 09 13:41:27 [0m1712662887.645878 [NR_MAC]     577.17 Scheduling pucch reception in  577.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.645891 [PHY]   pack_ul_tti_request SFN/Slot:577.17
avril 09 13:41:27 [0m1712662887.645894 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.647099 [PHY]   pack_ul_tti_request SFN/Slot:577.18
avril 09 13:41:27 [0m1712662887.648300 [PHY]   pack_ul_tti_request SFN/Slot:577.19
avril 09 13:41:27 [0m1712662887.655950 [NR_MAC]   (577/17)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.658469 [NR_MAC]     578. 7 Scheduling pucch reception in  578. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.658478 [PHY]   pack_ul_tti_request SFN/Slot:578.7
avril 09 13:41:27 [0m1712662887.658483 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.669959 [NR_MAC]   (578/7)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.672425 [NR_MAC]     578.17 Scheduling pucch reception in  578.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.672433 [PHY]   pack_ul_tti_request SFN/Slot:578.17
avril 09 13:41:27 [0m1712662887.672436 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.673705 [PHY]   pack_ul_tti_request SFN/Slot:578.18
avril 09 13:41:27 [0m1712662887.674922 [PHY]   pack_ul_tti_request SFN/Slot:578.19
avril 09 13:41:27 [0m1712662887.682866 [NR_MAC]   (578/17)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.685316 [NR_MAC]     579. 7 Scheduling pucch reception in  579. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.685359 [PHY]   pack_ul_tti_request SFN/Slot:579.7
avril 09 13:41:27 [0m1712662887.685363 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.696607 [NR_MAC]   (579/7)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.699149 [NR_MAC]     579.17 Scheduling pucch reception in  579.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.699159 [PHY]   pack_ul_tti_request SFN/Slot:579.17
avril 09 13:41:27 [0m1712662887.699162 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.700441 [PHY]   pack_ul_tti_request SFN/Slot:579.18
avril 09 13:41:27 [0m1712662887.701686 [PHY]   pack_ul_tti_request SFN/Slot:579.19
avril 09 13:41:27 [0m1712662887.709577 [NR_MAC]   (579/17)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.711974 [NR_MAC]     580. 7 Scheduling pucch reception in  580. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.711987 [PHY]   pack_ul_tti_request SFN/Slot:580.7
avril 09 13:41:27 [0m1712662887.711991 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.723610 [NR_MAC]   (580/7)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.726016 [NR_MAC]     580.17 Scheduling pucch reception in  580.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.726026 [PHY]   pack_ul_tti_request SFN/Slot:580.17
avril 09 13:41:27 [0m1712662887.726028 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.727225 [PHY]   pack_ul_tti_request SFN/Slot:580.18
avril 09 13:41:27 [0m1712662887.728543 [PHY]   pack_ul_tti_request SFN/Slot:580.19
avril 09 13:41:27 [0m1712662887.736388 [NR_MAC]   (580/17)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.738887 [NR_MAC]     581. 7 Scheduling pucch reception in  581. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.738902 [PHY]   pack_ul_tti_request SFN/Slot:581.7
avril 09 13:41:27 [0m1712662887.738905 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.750084 [NR_MAC]   (581/7)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.752620 [NR_MAC]     581.17 Scheduling pucch reception in  581.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.752629 [PHY]   pack_ul_tti_request SFN/Slot:581.17
avril 09 13:41:27 [0m1712662887.752632 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.753864 [PHY]   pack_ul_tti_request SFN/Slot:581.18
avril 09 13:41:27 [0m1712662887.755121 [PHY]   pack_ul_tti_request SFN/Slot:581.19
avril 09 13:41:27 [0m1712662887.762886 [NR_MAC]   (581/17)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.765345 [NR_MAC]     582. 7 Scheduling pucch reception in  582. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.765355 [PHY]   pack_ul_tti_request SFN/Slot:582.7
avril 09 13:41:27 [0m1712662887.765359 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.776936 [NR_MAC]   (582/7)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.779391 [NR_MAC]     582.17 Scheduling pucch reception in  582.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.779401 [PHY]   pack_ul_tti_request SFN/Slot:582.17
avril 09 13:41:27 [0m1712662887.779404 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.780586 [PHY]   pack_ul_tti_request SFN/Slot:582.18
avril 09 13:41:27 [0m1712662887.781864 [PHY]   pack_ul_tti_request SFN/Slot:582.19
avril 09 13:41:27 [0m1712662887.789733 [NR_MAC]   (582/17)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.792081 [NR_MAC]     583. 7 Scheduling pucch reception in  583. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.792091 [PHY]   pack_ul_tti_request SFN/Slot:583.7
avril 09 13:41:27 [0m1712662887.792094 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.803425 [NR_MAC]   (583/7)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.805855 [NR_MAC]     583.17 Scheduling pucch reception in  583.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.805865 [PHY]   pack_ul_tti_request SFN/Slot:583.17
avril 09 13:41:27 [0m1712662887.805868 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.806998 [PHY]   pack_ul_tti_request SFN/Slot:583.18
avril 09 13:41:27 [0m1712662887.808298 [PHY]   pack_ul_tti_request SFN/Slot:583.19
avril 09 13:41:27 [0m1712662887.816172 [NR_MAC]   (583/17)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.818772 [NR_MAC]     584. 7 Scheduling pucch reception in  584. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.818782 [PHY]   pack_ul_tti_request SFN/Slot:584.7
avril 09 13:41:27 [0m1712662887.818785 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.820981 [NR_MAC]     584. 8 Scheduling pucch reception in  584. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:27 [0m1712662887.820989 [PHY]   pack_ul_tti_request SFN/Slot:584.8
avril 09 13:41:27 [0m1712662887.820990 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:27 [0m1712662887.830303 [NR_MAC]   (584/7)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.832778 [NR_MAC]     584.17 Scheduling pucch reception in  584.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.832802 [PHY]   pack_ul_tti_request SFN/Slot:584.17
avril 09 13:41:27 [0m1712662887.832804 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.833979 [PHY]   pack_ul_tti_request SFN/Slot:584.18
avril 09 13:41:27 [0m1712662887.835174 [PHY]   pack_ul_tti_request SFN/Slot:584.19
avril 09 13:41:27 [0m1712662887.842996 [NR_MAC]   (584/17)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.845641 [NR_MAC]     585. 7 Scheduling pucch reception in  585. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.845655 [PHY]   pack_ul_tti_request SFN/Slot:585.7
avril 09 13:41:27 [0m1712662887.845659 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.856955 [NR_MAC]   (585/7)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.859962 [NR_MAC]     585.17 Scheduling pucch reception in  585.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.859972 [PHY]   pack_ul_tti_request SFN/Slot:585.17
avril 09 13:41:27 [0m1712662887.859975 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.861050 [PHY]   pack_ul_tti_request SFN/Slot:585.18
avril 09 13:41:27 [0m1712662887.862402 [PHY]   pack_ul_tti_request SFN/Slot:585.19
avril 09 13:41:27 [0m1712662887.870318 [NR_MAC]   (585/17)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.872969 [NR_MAC]     586. 7 Scheduling pucch reception in  586. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.872981 [PHY]   pack_ul_tti_request SFN/Slot:586.7
avril 09 13:41:27 [0m1712662887.872985 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.884552 [NR_MAC]   (586/7)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.886909 [NR_MAC]     586.17 Scheduling pucch reception in  586.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.886924 [PHY]   pack_ul_tti_request SFN/Slot:586.17
avril 09 13:41:27 [0m1712662887.886928 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.888245 [PHY]   pack_ul_tti_request SFN/Slot:586.18
avril 09 13:41:27 [0m1712662887.889538 [PHY]   pack_ul_tti_request SFN/Slot:586.19
avril 09 13:41:27 [0m1712662887.890834 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 587/0 
avril 09 13:41:27 [0m1712662887.897850 [NR_MAC]   (586/17)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.900400 [NR_MAC]   pucch_acknack  587. 7 Scheduling pucch reception in  587. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.900411 [PHY]   pack_ul_tti_request SFN/Slot:587.7
avril 09 13:41:27 [0m1712662887.900414 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.911688 [NR_MAC]   (587/7)uci_01->pduBitmap:3
avril 09 13:41:27 [0m1712662887.914284 [NR_MAC]     587.17 Scheduling pucch reception in  587.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.914297 [PHY]   pack_ul_tti_request SFN/Slot:587.17
avril 09 13:41:27 [0m1712662887.914300 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.915910 [PHY]   pack_ul_tti_request SFN/Slot:587.18
avril 09 13:41:27 [0m1712662887.917151 [PHY]   pack_ul_tti_request SFN/Slot:587.19
avril 09 13:41:27 [0m1712662887.926003 [NR_MAC]   (587/17)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.929180 [NR_MAC]     588. 7 Scheduling pucch reception in  588. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.929190 [PHY]   pack_ul_tti_request SFN/Slot:588.7
avril 09 13:41:27 [0m1712662887.929200 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.941441 [NR_MAC]   (588/7)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.944016 [NR_MAC]     588.17 Scheduling pucch reception in  588.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.944025 [PHY]   pack_ul_tti_request SFN/Slot:588.17
avril 09 13:41:27 [0m1712662887.944027 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.945144 [PHY]   pack_ul_tti_request SFN/Slot:588.18
avril 09 13:41:27 [0m1712662887.946212 [PHY]   pack_ul_tti_request SFN/Slot:588.19
avril 09 13:41:27 [0m1712662887.953989 [NR_MAC]   (588/17)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.956538 [NR_MAC]     589. 7 Scheduling pucch reception in  589. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.956548 [PHY]   pack_ul_tti_request SFN/Slot:589.7
avril 09 13:41:27 [0m1712662887.956551 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.967498 [NR_MAC]   (589/7)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.969957 [NR_MAC]     589.17 Scheduling pucch reception in  589.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.969962 [PHY]   pack_ul_tti_request SFN/Slot:589.17
avril 09 13:41:27 [0m1712662887.969964 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.971020 [PHY]   pack_ul_tti_request SFN/Slot:589.18
avril 09 13:41:27 [0m1712662887.972327 [PHY]   pack_ul_tti_request SFN/Slot:589.19
avril 09 13:41:27 [0m1712662887.980075 [NR_MAC]   (589/17)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.982604 [NR_MAC]     590. 7 Scheduling pucch reception in  590. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.982614 [PHY]   pack_ul_tti_request SFN/Slot:590.7
avril 09 13:41:27 [0m1712662887.982616 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.993736 [NR_MAC]   (590/7)uci_01->pduBitmap:1
avril 09 13:41:27 [0m1712662887.996147 [NR_MAC]     590.17 Scheduling pucch reception in  590.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:27 [0m1712662887.996153 [PHY]   pack_ul_tti_request SFN/Slot:590.17
avril 09 13:41:27 [0m1712662887.996155 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:27 [0m1712662887.997303 [PHY]   pack_ul_tti_request SFN/Slot:590.18
avril 09 13:41:27 [0m1712662887.998377 [PHY]   pack_ul_tti_request SFN/Slot:590.19
avril 09 13:41:28 [0m1712662888.006066 [NR_MAC]   (590/17)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.008666 [NR_MAC]     591. 7 Scheduling pucch reception in  591. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.008677 [PHY]   pack_ul_tti_request SFN/Slot:591.7
avril 09 13:41:28 [0m1712662888.008679 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.019749 [NR_MAC]   (591/7)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.022063 [NR_MAC]     591.17 Scheduling pucch reception in  591.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.022072 [PHY]   pack_ul_tti_request SFN/Slot:591.17
avril 09 13:41:28 [0m1712662888.022076 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.023117 [PHY]   pack_ul_tti_request SFN/Slot:591.18
avril 09 13:41:28 [0m1712662888.024348 [PHY]   pack_ul_tti_request SFN/Slot:591.19
avril 09 13:41:28 [0m1712662888.032217 [NR_MAC]   (591/17)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.034823 [NR_MAC]     592. 7 Scheduling pucch reception in  592. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.034835 [PHY]   pack_ul_tti_request SFN/Slot:592.7
avril 09 13:41:28 [0m1712662888.034839 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.036788 [NR_MAC]     592. 8 Scheduling pucch reception in  592. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:28 [0m1712662888.036793 [PHY]   pack_ul_tti_request SFN/Slot:592.8
avril 09 13:41:28 [0m1712662888.036795 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:28 [0m1712662888.045680 [NR_MAC]   (592/7)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.048170 [NR_MAC]     592.17 Scheduling pucch reception in  592.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.048180 [PHY]   pack_ul_tti_request SFN/Slot:592.17
avril 09 13:41:28 [0m1712662888.048183 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.049228 [PHY]   pack_ul_tti_request SFN/Slot:592.18
avril 09 13:41:28 [0m1712662888.050382 [PHY]   pack_ul_tti_request SFN/Slot:592.19
avril 09 13:41:28 [0m1712662888.058492 [NR_MAC]   (592/17)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.060963 [NR_MAC]     593. 7 Scheduling pucch reception in  593. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.060977 [PHY]   pack_ul_tti_request SFN/Slot:593.7
avril 09 13:41:28 [0m1712662888.060981 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.071497 [NR_MAC]   (593/7)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.073864 [NR_MAC]     593.17 Scheduling pucch reception in  593.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.073871 [PHY]   pack_ul_tti_request SFN/Slot:593.17
avril 09 13:41:28 [0m1712662888.073873 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.075058 [PHY]   pack_ul_tti_request SFN/Slot:593.18
avril 09 13:41:28 [0m1712662888.076396 [PHY]   pack_ul_tti_request SFN/Slot:593.19
avril 09 13:41:28 [0m1712662888.083936 [NR_MAC]   (593/17)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.086490 [NR_MAC]     594. 7 Scheduling pucch reception in  594. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.086499 [PHY]   pack_ul_tti_request SFN/Slot:594.7
avril 09 13:41:28 [0m1712662888.086503 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.097663 [NR_MAC]   (594/7)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.100019 [NR_MAC]     594.17 Scheduling pucch reception in  594.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.100026 [PHY]   pack_ul_tti_request SFN/Slot:594.17
avril 09 13:41:28 [0m1712662888.100029 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.101107 [PHY]   pack_ul_tti_request SFN/Slot:594.18
avril 09 13:41:28 [0m1712662888.102368 [PHY]   pack_ul_tti_request SFN/Slot:594.19
avril 09 13:41:28 [0m1712662888.110111 [NR_MAC]   (594/17)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.112737 [NR_MAC]     595. 7 Scheduling pucch reception in  595. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.112747 [PHY]   pack_ul_tti_request SFN/Slot:595.7
avril 09 13:41:28 [0m1712662888.112750 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.123942 [NR_MAC]   (595/7)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.126337 [NR_MAC]     595.17 Scheduling pucch reception in  595.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.126363 [PHY]   pack_ul_tti_request SFN/Slot:595.17
avril 09 13:41:28 [0m1712662888.126367 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.127558 [PHY]   pack_ul_tti_request SFN/Slot:595.18
avril 09 13:41:28 [0m1712662888.128810 [PHY]   pack_ul_tti_request SFN/Slot:595.19
avril 09 13:41:28 [0m1712662888.136600 [NR_MAC]   (595/17)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.138989 [NR_MAC]     596. 7 Scheduling pucch reception in  596. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.138999 [PHY]   pack_ul_tti_request SFN/Slot:596.7
avril 09 13:41:28 [0m1712662888.139002 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.150025 [NR_MAC]   (596/7)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.152555 [NR_MAC]     596.17 Scheduling pucch reception in  596.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.152563 [PHY]   pack_ul_tti_request SFN/Slot:596.17
avril 09 13:41:28 [0m1712662888.152567 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.153722 [PHY]   pack_ul_tti_request SFN/Slot:596.18
avril 09 13:41:28 [0m1712662888.154920 [PHY]   pack_ul_tti_request SFN/Slot:596.19
avril 09 13:41:28 [0m1712662888.156161 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 597/0 
avril 09 13:41:28 [0m1712662888.162910 [NR_MAC]   (596/17)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.165466 [NR_MAC]   pucch_acknack  597. 7 Scheduling pucch reception in  597. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.165475 [PHY]   pack_ul_tti_request SFN/Slot:597.7
avril 09 13:41:28 [0m1712662888.165478 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.176881 [NR_MAC]   (597/7)uci_01->pduBitmap:3
avril 09 13:41:28 [0m1712662888.179325 [NR_MAC]     597.17 Scheduling pucch reception in  597.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.179336 [PHY]   pack_ul_tti_request SFN/Slot:597.17
avril 09 13:41:28 [0m1712662888.179339 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.180542 [PHY]   pack_ul_tti_request SFN/Slot:597.18
avril 09 13:41:28 [0m1712662888.181855 [PHY]   pack_ul_tti_request SFN/Slot:597.19
avril 09 13:41:28 [0m1712662888.189698 [NR_MAC]   (597/17)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.192235 [NR_MAC]     598. 7 Scheduling pucch reception in  598. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.192244 [PHY]   pack_ul_tti_request SFN/Slot:598.7
avril 09 13:41:28 [0m1712662888.192248 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.203442 [NR_MAC]   (598/7)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.205792 [NR_MAC]     598.17 Scheduling pucch reception in  598.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.205809 [PHY]   pack_ul_tti_request SFN/Slot:598.17
avril 09 13:41:28 [0m1712662888.205812 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.207047 [PHY]   pack_ul_tti_request SFN/Slot:598.18
avril 09 13:41:28 [0m1712662888.208239 [PHY]   pack_ul_tti_request SFN/Slot:598.19
avril 09 13:41:28 [0m1712662888.216055 [NR_MAC]   (598/17)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.218606 [NR_MAC]     599. 7 Scheduling pucch reception in  599. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.218614 [PHY]   pack_ul_tti_request SFN/Slot:599.7
avril 09 13:41:28 [0m1712662888.218627 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.229918 [NR_MAC]   (599/7)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.232335 [NR_MAC]     599.17 Scheduling pucch reception in  599.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.232354 [PHY]   pack_ul_tti_request SFN/Slot:599.17
avril 09 13:41:28 [0m1712662888.232357 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.233515 [PHY]   pack_ul_tti_request SFN/Slot:599.18
avril 09 13:41:28 [0m1712662888.234687 [PHY]   pack_ul_tti_request SFN/Slot:599.19
avril 09 13:41:28 [0m1712662888.242578 [NR_MAC]   (599/17)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.245107 [NR_MAC]     600. 7 Scheduling pucch reception in  600. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.245120 [PHY]   pack_ul_tti_request SFN/Slot:600.7
avril 09 13:41:28 [0m1712662888.245124 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.247342 [NR_MAC]     600. 8 Scheduling pucch reception in  600. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:28 [0m1712662888.247348 [PHY]   pack_ul_tti_request SFN/Slot:600.8
avril 09 13:41:28 [0m1712662888.247349 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:28 [0m1712662888.256496 [NR_MAC]   (600/7)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.258907 [NR_MAC]     600.17 Scheduling pucch reception in  600.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.258914 [PHY]   pack_ul_tti_request SFN/Slot:600.17
avril 09 13:41:28 [0m1712662888.258917 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.260101 [PHY]   pack_ul_tti_request SFN/Slot:600.18
avril 09 13:41:28 [0m1712662888.261353 [PHY]   pack_ul_tti_request SFN/Slot:600.19
avril 09 13:41:28 [0m1712662888.269654 [NR_MAC]   (600/17)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.271887 [NR_MAC]     601. 7 Scheduling pucch reception in  601. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.271896 [PHY]   pack_ul_tti_request SFN/Slot:601.7
avril 09 13:41:28 [0m1712662888.271899 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.283272 [NR_MAC]   (601/7)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.285776 [NR_MAC]     601.17 Scheduling pucch reception in  601.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.285784 [PHY]   pack_ul_tti_request SFN/Slot:601.17
avril 09 13:41:28 [0m1712662888.285787 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.286905 [PHY]   pack_ul_tti_request SFN/Slot:601.18
avril 09 13:41:28 [0m1712662888.288133 [PHY]   pack_ul_tti_request SFN/Slot:601.19
avril 09 13:41:28 [0m1712662888.295910 [NR_MAC]   (601/17)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.298817 [NR_MAC]     602. 7 Scheduling pucch reception in  602. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.298843 [PHY]   pack_ul_tti_request SFN/Slot:602.7
avril 09 13:41:28 [0m1712662888.298856 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.309666 [NR_MAC]   (602/7)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.312098 [NR_MAC]     602.17 Scheduling pucch reception in  602.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.312107 [PHY]   pack_ul_tti_request SFN/Slot:602.17
avril 09 13:41:28 [0m1712662888.312109 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.313454 [PHY]   pack_ul_tti_request SFN/Slot:602.18
avril 09 13:41:28 [0m1712662888.314706 [PHY]   pack_ul_tti_request SFN/Slot:602.19
avril 09 13:41:28 [0m1712662888.322444 [NR_MAC]   (602/17)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.324904 [NR_MAC]     603. 7 Scheduling pucch reception in  603. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.324911 [PHY]   pack_ul_tti_request SFN/Slot:603.7
avril 09 13:41:28 [0m1712662888.324913 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.336073 [NR_MAC]   (603/7)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.338371 [NR_MAC]     603.17 Scheduling pucch reception in  603.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.338379 [PHY]   pack_ul_tti_request SFN/Slot:603.17
avril 09 13:41:28 [0m1712662888.338382 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.339619 [PHY]   pack_ul_tti_request SFN/Slot:603.18
avril 09 13:41:28 [0m1712662888.341383 [PHY]   pack_ul_tti_request SFN/Slot:603.19
avril 09 13:41:28 [0m1712662888.348450 [NR_MAC]   (603/17)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.351051 [NR_MAC]     604. 7 Scheduling pucch reception in  604. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.351059 [PHY]   pack_ul_tti_request SFN/Slot:604.7
avril 09 13:41:28 [0m1712662888.351070 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.361649 [NR_MAC]   (604/7)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.364135 [NR_MAC]     604.17 Scheduling pucch reception in  604.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.364141 [PHY]   pack_ul_tti_request SFN/Slot:604.17
avril 09 13:41:28 [0m1712662888.364143 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.365465 [PHY]   pack_ul_tti_request SFN/Slot:604.18
avril 09 13:41:28 [0m1712662888.366703 [PHY]   pack_ul_tti_request SFN/Slot:604.19
avril 09 13:41:28 [0m1712662888.374539 [NR_MAC]   (604/17)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.376808 [NR_MAC]     605. 7 Scheduling pucch reception in  605. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.376821 [PHY]   pack_ul_tti_request SFN/Slot:605.7
avril 09 13:41:28 [0m1712662888.376824 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.387932 [NR_MAC]   (605/7)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.390448 [NR_MAC]     605.17 Scheduling pucch reception in  605.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.390457 [PHY]   pack_ul_tti_request SFN/Slot:605.17
avril 09 13:41:28 [0m1712662888.390460 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.391594 [PHY]   pack_ul_tti_request SFN/Slot:605.18
avril 09 13:41:28 [0m1712662888.392770 [PHY]   pack_ul_tti_request SFN/Slot:605.19
avril 09 13:41:28 [0m1712662888.400670 [NR_MAC]   (605/17)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.403118 [NR_MAC]     606. 7 Scheduling pucch reception in  606. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.403128 [PHY]   pack_ul_tti_request SFN/Slot:606.7
avril 09 13:41:28 [0m1712662888.403132 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.414621 [NR_MAC]   (606/7)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.417069 [NR_MAC]     606.17 Scheduling pucch reception in  606.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.417082 [PHY]   pack_ul_tti_request SFN/Slot:606.17
avril 09 13:41:28 [0m1712662888.417085 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.418123 [PHY]   pack_ul_tti_request SFN/Slot:606.18
avril 09 13:41:28 [0m1712662888.419365 [PHY]   pack_ul_tti_request SFN/Slot:606.19
avril 09 13:41:28 [0m1712662888.420824 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 607/0 
avril 09 13:41:28 [0m1712662888.427427 [NR_MAC]   (606/17)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.428931 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 607/6 
avril 09 13:41:28 [0m1712662888.430022 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 607/7 
avril 09 13:41:28 [0m1712662888.430028 [NR_MAC]   pucch_acknack  607. 7 Scheduling pucch reception in  607. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.430050 [PHY]   pack_ul_tti_request SFN/Slot:607.7
avril 09 13:41:28 [0m1712662888.430054 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.441260 [NR_MAC]   (607/7)uci_01->pduBitmap:3
avril 09 13:41:28 [0m1712662888.443792 [NR_MAC]   pucch_acknack  607.17 Scheduling pucch reception in  607.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.443800 [PHY]   pack_ul_tti_request SFN/Slot:607.17
avril 09 13:41:28 [0m1712662888.443803 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.444938 [PHY]   pack_ul_tti_request SFN/Slot:607.18
avril 09 13:41:28 [0m1712662888.446060 [PHY]   pack_ul_tti_request SFN/Slot:607.19
avril 09 13:41:28 [0m1712662888.454155 [NR_MAC]   (607/17)uci_01->pduBitmap:3
avril 09 13:41:28 [0m1712662888.456781 [NR_MAC]     608. 7 Scheduling pucch reception in  608. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.456797 [PHY]   pack_ul_tti_request SFN/Slot:608.7
avril 09 13:41:28 [0m1712662888.456800 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.458855 [NR_MAC]     608. 8 Scheduling pucch reception in  608. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:28 [0m1712662888.458872 [PHY]   pack_ul_tti_request SFN/Slot:608.8
avril 09 13:41:28 [0m1712662888.458873 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:28 [0m1712662888.468087 [NR_MAC]   (608/7)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.470746 [NR_MAC]     608.17 Scheduling pucch reception in  608.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.470752 [PHY]   pack_ul_tti_request SFN/Slot:608.17
avril 09 13:41:28 [0m1712662888.470755 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.471872 [PHY]   pack_ul_tti_request SFN/Slot:608.18
avril 09 13:41:28 [0m1712662888.473097 [PHY]   pack_ul_tti_request SFN/Slot:608.19
avril 09 13:41:28 [0m1712662888.481407 [NR_MAC]   (608/17)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.483891 [NR_MAC]     609. 7 Scheduling pucch reception in  609. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.483902 [PHY]   pack_ul_tti_request SFN/Slot:609.7
avril 09 13:41:28 [0m1712662888.483905 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.495062 [NR_MAC]   (609/7)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.497724 [NR_MAC]     609.17 Scheduling pucch reception in  609.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.497748 [PHY]   pack_ul_tti_request SFN/Slot:609.17
avril 09 13:41:28 [0m1712662888.497751 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.498775 [PHY]   pack_ul_tti_request SFN/Slot:609.18
avril 09 13:41:28 [0m1712662888.500061 [PHY]   pack_ul_tti_request SFN/Slot:609.19
avril 09 13:41:28 [0m1712662888.507811 [NR_MAC]   (609/17)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.510428 [NR_MAC]     610. 7 Scheduling pucch reception in  610. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.510437 [PHY]   pack_ul_tti_request SFN/Slot:610.7
avril 09 13:41:28 [0m1712662888.510440 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.521638 [NR_MAC]   (610/7)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.524060 [NR_MAC]     610.17 Scheduling pucch reception in  610.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.524069 [PHY]   pack_ul_tti_request SFN/Slot:610.17
avril 09 13:41:28 [0m1712662888.524072 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.525216 [PHY]   pack_ul_tti_request SFN/Slot:610.18
avril 09 13:41:28 [0m1712662888.526493 [PHY]   pack_ul_tti_request SFN/Slot:610.19
avril 09 13:41:28 [0m1712662888.533847 [NR_MAC]   (610/17)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.536442 [NR_MAC]     611. 7 Scheduling pucch reception in  611. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.536451 [PHY]   pack_ul_tti_request SFN/Slot:611.7
avril 09 13:41:28 [0m1712662888.536454 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.547825 [NR_MAC]   (611/7)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.550099 [NR_MAC]     611.17 Scheduling pucch reception in  611.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.550109 [PHY]   pack_ul_tti_request SFN/Slot:611.17
avril 09 13:41:28 [0m1712662888.550112 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.551266 [PHY]   pack_ul_tti_request SFN/Slot:611.18
avril 09 13:41:28 [0m1712662888.552574 [PHY]   pack_ul_tti_request SFN/Slot:611.19
avril 09 13:41:28 [0m1712662888.560385 [NR_MAC]   (611/17)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.562903 [NR_MAC]     612. 7 Scheduling pucch reception in  612. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.562917 [PHY]   pack_ul_tti_request SFN/Slot:612.7
avril 09 13:41:28 [0m1712662888.562921 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.574210 [NR_MAC]   (612/7)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.576833 [NR_MAC]     612.17 Scheduling pucch reception in  612.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.576841 [PHY]   pack_ul_tti_request SFN/Slot:612.17
avril 09 13:41:28 [0m1712662888.576844 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.577902 [PHY]   pack_ul_tti_request SFN/Slot:612.18
avril 09 13:41:28 [0m1712662888.579109 [PHY]   pack_ul_tti_request SFN/Slot:612.19
avril 09 13:41:28 [0m1712662888.587037 [NR_MAC]   (612/17)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.589617 [NR_MAC]     613. 7 Scheduling pucch reception in  613. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.589624 [PHY]   pack_ul_tti_request SFN/Slot:613.7
avril 09 13:41:28 [0m1712662888.589626 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.600868 [NR_MAC]   (613/7)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.603200 [NR_MAC]     613.17 Scheduling pucch reception in  613.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.603204 [PHY]   pack_ul_tti_request SFN/Slot:613.17
avril 09 13:41:28 [0m1712662888.603206 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.604292 [PHY]   pack_ul_tti_request SFN/Slot:613.18
avril 09 13:41:28 [0m1712662888.605571 [PHY]   pack_ul_tti_request SFN/Slot:613.19
avril 09 13:41:28 [0m1712662888.613187 [NR_MAC]   (613/17)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.615788 [NR_MAC]     614. 7 Scheduling pucch reception in  614. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.615793 [PHY]   pack_ul_tti_request SFN/Slot:614.7
avril 09 13:41:28 [0m1712662888.615795 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.627089 [NR_MAC]   (614/7)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.629568 [NR_MAC]     614.17 Scheduling pucch reception in  614.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.629573 [PHY]   pack_ul_tti_request SFN/Slot:614.17
avril 09 13:41:28 [0m1712662888.629575 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.630711 [PHY]   pack_ul_tti_request SFN/Slot:614.18
avril 09 13:41:28 [0m1712662888.631932 [PHY]   pack_ul_tti_request SFN/Slot:614.19
avril 09 13:41:28 [0m1712662888.639728 [NR_MAC]   (614/17)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.642046 [NR_MAC]     615. 7 Scheduling pucch reception in  615. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.642053 [PHY]   pack_ul_tti_request SFN/Slot:615.7
avril 09 13:41:28 [0m1712662888.642055 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.653490 [NR_MAC]   (615/7)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.655796 [NR_MAC]     615.17 Scheduling pucch reception in  615.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.655800 [PHY]   pack_ul_tti_request SFN/Slot:615.17
avril 09 13:41:28 [0m1712662888.655802 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.657056 [PHY]   pack_ul_tti_request SFN/Slot:615.18
avril 09 13:41:28 [0m1712662888.658096 [PHY]   pack_ul_tti_request SFN/Slot:615.19
avril 09 13:41:28 [0m1712662888.665931 [NR_MAC]   (615/17)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.668371 [NR_MAC]     616. 7 Scheduling pucch reception in  616. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.668376 [PHY]   pack_ul_tti_request SFN/Slot:616.7
avril 09 13:41:28 [0m1712662888.668378 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.670396 [NR_MAC]     616. 8 Scheduling pucch reception in  616. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:28 [0m1712662888.670401 [PHY]   pack_ul_tti_request SFN/Slot:616.8
avril 09 13:41:28 [0m1712662888.670402 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:28 [0m1712662888.679175 [NR_MAC]   (616/7)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.681626 [NR_MAC]     616.17 Scheduling pucch reception in  616.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.681641 [PHY]   pack_ul_tti_request SFN/Slot:616.17
avril 09 13:41:28 [0m1712662888.681644 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.682675 [PHY]   pack_ul_tti_request SFN/Slot:616.18
avril 09 13:41:28 [0m1712662888.683907 [PHY]   pack_ul_tti_request SFN/Slot:616.19
avril 09 13:41:28 [0m1712662888.685089 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 617/0 
avril 09 13:41:28 [0m1712662888.691661 [NR_MAC]   (616/17)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.693940 [NR_MAC]   pucch_acknack  617. 7 Scheduling pucch reception in  617. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.693945 [PHY]   pack_ul_tti_request SFN/Slot:617.7
avril 09 13:41:28 [0m1712662888.693947 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.705046 [NR_MAC]   (617/7)uci_01->pduBitmap:3
avril 09 13:41:28 [0m1712662888.707360 [NR_MAC]     617.17 Scheduling pucch reception in  617.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.707369 [PHY]   pack_ul_tti_request SFN/Slot:617.17
avril 09 13:41:28 [0m1712662888.707372 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.708723 [PHY]   pack_ul_tti_request SFN/Slot:617.18
avril 09 13:41:28 [0m1712662888.709881 [PHY]   pack_ul_tti_request SFN/Slot:617.19
avril 09 13:41:28 [0m1712662888.717392 [NR_MAC]   (617/17)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.719899 [NR_MAC]     618. 7 Scheduling pucch reception in  618. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.719907 [PHY]   pack_ul_tti_request SFN/Slot:618.7
avril 09 13:41:28 [0m1712662888.719910 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.730829 [NR_MAC]   (618/7)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.733052 [NR_MAC]     618.17 Scheduling pucch reception in  618.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.733063 [PHY]   pack_ul_tti_request SFN/Slot:618.17
avril 09 13:41:28 [0m1712662888.733066 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.734127 [PHY]   pack_ul_tti_request SFN/Slot:618.18
avril 09 13:41:28 [0m1712662888.735485 [PHY]   pack_ul_tti_request SFN/Slot:618.19
avril 09 13:41:28 [0m1712662888.743138 [NR_MAC]   (618/17)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.745652 [NR_MAC]     619. 7 Scheduling pucch reception in  619. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.745669 [PHY]   pack_ul_tti_request SFN/Slot:619.7
avril 09 13:41:28 [0m1712662888.745671 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.756864 [NR_MAC]   (619/7)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.759155 [NR_MAC]     619.17 Scheduling pucch reception in  619.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.759160 [PHY]   pack_ul_tti_request SFN/Slot:619.17
avril 09 13:41:28 [0m1712662888.759162 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.760369 [PHY]   pack_ul_tti_request SFN/Slot:619.18
avril 09 13:41:28 [0m1712662888.761575 [PHY]   pack_ul_tti_request SFN/Slot:619.19
avril 09 13:41:28 [0m1712662888.769137 [NR_MAC]   (619/17)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.771867 [NR_MAC]     620. 7 Scheduling pucch reception in  620. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.771872 [PHY]   pack_ul_tti_request SFN/Slot:620.7
avril 09 13:41:28 [0m1712662888.771875 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.782593 [NR_MAC]   (620/7)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.784945 [NR_MAC]     620.17 Scheduling pucch reception in  620.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.784952 [PHY]   pack_ul_tti_request SFN/Slot:620.17
avril 09 13:41:28 [0m1712662888.784953 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.786022 [PHY]   pack_ul_tti_request SFN/Slot:620.18
avril 09 13:41:28 [0m1712662888.787300 [PHY]   pack_ul_tti_request SFN/Slot:620.19
avril 09 13:41:28 [0m1712662888.794925 [NR_MAC]   (620/17)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.797371 [NR_MAC]     621. 7 Scheduling pucch reception in  621. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.797377 [PHY]   pack_ul_tti_request SFN/Slot:621.7
avril 09 13:41:28 [0m1712662888.797379 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.809009 [NR_MAC]   (621/7)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.811570 [NR_MAC]     621.17 Scheduling pucch reception in  621.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.811578 [PHY]   pack_ul_tti_request SFN/Slot:621.17
avril 09 13:41:28 [0m1712662888.811580 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.812635 [PHY]   pack_ul_tti_request SFN/Slot:621.18
avril 09 13:41:28 [0m1712662888.813870 [PHY]   pack_ul_tti_request SFN/Slot:621.19
avril 09 13:41:28 [0m1712662888.821856 [NR_MAC]   (621/17)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.824296 [NR_MAC]     622. 7 Scheduling pucch reception in  622. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.824305 [PHY]   pack_ul_tti_request SFN/Slot:622.7
avril 09 13:41:28 [0m1712662888.824307 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.835292 [NR_MAC]   (622/7)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.837872 [NR_MAC]     622.17 Scheduling pucch reception in  622.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.837884 [PHY]   pack_ul_tti_request SFN/Slot:622.17
avril 09 13:41:28 [0m1712662888.837886 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.838950 [PHY]   pack_ul_tti_request SFN/Slot:622.18
avril 09 13:41:28 [0m1712662888.840024 [PHY]   pack_ul_tti_request SFN/Slot:622.19
avril 09 13:41:28 [0m1712662888.847388 [NR_MAC]   (622/17)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.849913 [NR_MAC]     623. 7 Scheduling pucch reception in  623. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.849923 [PHY]   pack_ul_tti_request SFN/Slot:623.7
avril 09 13:41:28 [0m1712662888.849926 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.861068 [NR_MAC]   (623/7)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.863598 [NR_MAC]     623.17 Scheduling pucch reception in  623.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.863636 [PHY]   pack_ul_tti_request SFN/Slot:623.17
avril 09 13:41:28 [0m1712662888.863639 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.864858 [PHY]   pack_ul_tti_request SFN/Slot:623.18
avril 09 13:41:28 [0m1712662888.865899 [PHY]   pack_ul_tti_request SFN/Slot:623.19
avril 09 13:41:28 [0m1712662888.873402 [NR_MAC]   (623/17)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.875938 [NR_MAC]     624. 7 Scheduling pucch reception in  624. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.875946 [PHY]   pack_ul_tti_request SFN/Slot:624.7
avril 09 13:41:28 [0m1712662888.875948 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.878101 [NR_MAC]     624. 8 Scheduling pucch reception in  624. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:28 [0m1712662888.878110 [PHY]   pack_ul_tti_request SFN/Slot:624.8
avril 09 13:41:28 [0m1712662888.878112 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:28 [0m1712662888.886694 [NR_MAC]   (624/7)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.888911 [NR_MAC]     624.17 Scheduling pucch reception in  624.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.888919 [PHY]   pack_ul_tti_request SFN/Slot:624.17
avril 09 13:41:28 [0m1712662888.888922 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.890106 [PHY]   pack_ul_tti_request SFN/Slot:624.18
avril 09 13:41:28 [0m1712662888.891220 [PHY]   pack_ul_tti_request SFN/Slot:624.19
avril 09 13:41:28 [0m1712662888.898975 [NR_MAC]   (624/17)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.901421 [NR_MAC]     625. 7 Scheduling pucch reception in  625. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.901436 [PHY]   pack_ul_tti_request SFN/Slot:625.7
avril 09 13:41:28 [0m1712662888.901440 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.912543 [NR_MAC]   (625/7)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.914861 [NR_MAC]     625.17 Scheduling pucch reception in  625.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.914869 [PHY]   pack_ul_tti_request SFN/Slot:625.17
avril 09 13:41:28 [0m1712662888.914872 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.915917 [PHY]   pack_ul_tti_request SFN/Slot:625.18
avril 09 13:41:28 [0m1712662888.917121 [PHY]   pack_ul_tti_request SFN/Slot:625.19
avril 09 13:41:28 [0m1712662888.924485 [NR_MAC]   (625/17)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.926934 [NR_MAC]     626. 7 Scheduling pucch reception in  626. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.926942 [PHY]   pack_ul_tti_request SFN/Slot:626.7
avril 09 13:41:28 [0m1712662888.926944 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.937869 [NR_MAC]   (626/7)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.940165 [NR_MAC]     626.17 Scheduling pucch reception in  626.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.940173 [PHY]   pack_ul_tti_request SFN/Slot:626.17
avril 09 13:41:28 [0m1712662888.940176 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.941385 [PHY]   pack_ul_tti_request SFN/Slot:626.18
avril 09 13:41:28 [0m1712662888.942612 [PHY]   pack_ul_tti_request SFN/Slot:626.19
avril 09 13:41:28 [0m1712662888.943836 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 627/0 
avril 09 13:41:28 [0m1712662888.949880 [NR_MAC]   (626/17)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.952212 [NR_MAC]   pucch_acknack  627. 7 Scheduling pucch reception in  627. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.952225 [PHY]   pack_ul_tti_request SFN/Slot:627.7
avril 09 13:41:28 [0m1712662888.952228 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.963321 [NR_MAC]   (627/7)uci_01->pduBitmap:3
avril 09 13:41:28 [0m1712662888.965800 [NR_MAC]     627.17 Scheduling pucch reception in  627.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.965809 [PHY]   pack_ul_tti_request SFN/Slot:627.17
avril 09 13:41:28 [0m1712662888.965812 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.966895 [PHY]   pack_ul_tti_request SFN/Slot:627.18
avril 09 13:41:28 [0m1712662888.968043 [PHY]   pack_ul_tti_request SFN/Slot:627.19
avril 09 13:41:28 [0m1712662888.975826 [NR_MAC]   (627/17)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.978138 [NR_MAC]     628. 7 Scheduling pucch reception in  628. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.978149 [PHY]   pack_ul_tti_request SFN/Slot:628.7
avril 09 13:41:28 [0m1712662888.978153 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.989232 [NR_MAC]   (628/7)uci_01->pduBitmap:1
avril 09 13:41:28 [0m1712662888.991636 [NR_MAC]     628.17 Scheduling pucch reception in  628.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:28 [0m1712662888.991644 [PHY]   pack_ul_tti_request SFN/Slot:628.17
avril 09 13:41:28 [0m1712662888.991647 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:28 [0m1712662888.992789 [PHY]   pack_ul_tti_request SFN/Slot:628.18
avril 09 13:41:28 [0m1712662888.994014 [PHY]   pack_ul_tti_request SFN/Slot:628.19
avril 09 13:41:28 [0m1712662889.001859 [NR_MAC]   (628/17)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.004090 [NR_MAC]     629. 7 Scheduling pucch reception in  629. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.004096 [PHY]   pack_ul_tti_request SFN/Slot:629.7
avril 09 13:41:29 [0m1712662889.004099 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.020674 [NR_MAC]   (629/7)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.024503 [NR_MAC]     629.17 Scheduling pucch reception in  629.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.024535 [PHY]   pack_ul_tti_request SFN/Slot:629.17
avril 09 13:41:29 [0m1712662889.024537 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.026512 [PHY]   pack_ul_tti_request SFN/Slot:629.18
avril 09 13:41:29 [0m1712662889.028655 [PHY]   pack_ul_tti_request SFN/Slot:629.19
avril 09 13:41:29 [0m1712662889.035614 [NR_MAC]   (629/17)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.041554 [NR_MAC]     630. 7 Scheduling pucch reception in  630. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.041563 [PHY]   pack_ul_tti_request SFN/Slot:630.7
avril 09 13:41:29 [0m1712662889.041567 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.060993 [NR_MAC]   (630/7)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.063687 [NR_MAC]     630.17 Scheduling pucch reception in  630.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.063700 [PHY]   pack_ul_tti_request SFN/Slot:630.17
avril 09 13:41:29 [0m1712662889.063703 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.064437 [PHY]   pack_ul_tti_request SFN/Slot:630.18
avril 09 13:41:29 [0m1712662889.067706 [PHY]   pack_ul_tti_request SFN/Slot:630.19
avril 09 13:41:29 [0m1712662889.077285 [NR_MAC]   (630/17)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.079802 [NR_MAC]     631. 7 Scheduling pucch reception in  631. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.079813 [PHY]   pack_ul_tti_request SFN/Slot:631.7
avril 09 13:41:29 [0m1712662889.079817 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.090038 [NR_MAC]   (631/7)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.092435 [NR_MAC]     631.17 Scheduling pucch reception in  631.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.092441 [PHY]   pack_ul_tti_request SFN/Slot:631.17
avril 09 13:41:29 [0m1712662889.092444 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.093580 [PHY]   pack_ul_tti_request SFN/Slot:631.18
avril 09 13:41:29 [0m1712662889.094787 [PHY]   pack_ul_tti_request SFN/Slot:631.19
avril 09 13:41:29 [0m1712662889.102740 [NR_MAC]   (631/17)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.105173 [NR_MAC]     632. 7 Scheduling pucch reception in  632. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.105180 [PHY]   pack_ul_tti_request SFN/Slot:632.7
avril 09 13:41:29 [0m1712662889.105183 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.107138 [NR_MAC]     632. 8 Scheduling pucch reception in  632. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:29 [0m1712662889.107143 [PHY]   pack_ul_tti_request SFN/Slot:632.8
avril 09 13:41:29 [0m1712662889.107144 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:29 [0m1712662889.116377 [NR_MAC]   (632/7)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.118932 [NR_MAC]     632.17 Scheduling pucch reception in  632.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.118940 [PHY]   pack_ul_tti_request SFN/Slot:632.17
avril 09 13:41:29 [0m1712662889.118942 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.120031 [PHY]   pack_ul_tti_request SFN/Slot:632.18
avril 09 13:41:29 [0m1712662889.121258 [PHY]   pack_ul_tti_request SFN/Slot:632.19
avril 09 13:41:29 [0m1712662889.129046 [NR_MAC]   (632/17)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.131607 [NR_MAC]     633. 7 Scheduling pucch reception in  633. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.131613 [PHY]   pack_ul_tti_request SFN/Slot:633.7
avril 09 13:41:29 [0m1712662889.131615 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.142744 [NR_MAC]   (633/7)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.145174 [NR_MAC]     633.17 Scheduling pucch reception in  633.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.145180 [PHY]   pack_ul_tti_request SFN/Slot:633.17
avril 09 13:41:29 [0m1712662889.145182 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.146303 [PHY]   pack_ul_tti_request SFN/Slot:633.18
avril 09 13:41:29 [0m1712662889.147585 [PHY]   pack_ul_tti_request SFN/Slot:633.19
avril 09 13:41:29 [0m1712662889.155358 [NR_MAC]   (633/17)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.157962 [NR_MAC]     634. 7 Scheduling pucch reception in  634. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.157969 [PHY]   pack_ul_tti_request SFN/Slot:634.7
avril 09 13:41:29 [0m1712662889.157971 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.169399 [NR_MAC]   (634/7)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.171957 [NR_MAC]     634.17 Scheduling pucch reception in  634.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.171962 [PHY]   pack_ul_tti_request SFN/Slot:634.17
avril 09 13:41:29 [0m1712662889.171963 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.173078 [PHY]   pack_ul_tti_request SFN/Slot:634.18
avril 09 13:41:29 [0m1712662889.174290 [PHY]   pack_ul_tti_request SFN/Slot:634.19
avril 09 13:41:29 [0m1712662889.182119 [NR_MAC]   (634/17)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.184613 [NR_MAC]     635. 7 Scheduling pucch reception in  635. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.184635 [PHY]   pack_ul_tti_request SFN/Slot:635.7
avril 09 13:41:29 [0m1712662889.184637 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.195824 [NR_MAC]   (635/7)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.198219 [NR_MAC]     635.17 Scheduling pucch reception in  635.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.198229 [PHY]   pack_ul_tti_request SFN/Slot:635.17
avril 09 13:41:29 [0m1712662889.198231 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.199445 [PHY]   pack_ul_tti_request SFN/Slot:635.18
avril 09 13:41:29 [0m1712662889.200674 [PHY]   pack_ul_tti_request SFN/Slot:635.19
avril 09 13:41:29 [0m1712662889.208817 [NR_MAC]   (635/17)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.211237 [NR_MAC]     636. 7 Scheduling pucch reception in  636. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.211258 [PHY]   pack_ul_tti_request SFN/Slot:636.7
avril 09 13:41:29 [0m1712662889.211260 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.222619 [NR_MAC]   (636/7)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.225032 [NR_MAC]     636.17 Scheduling pucch reception in  636.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.225036 [PHY]   pack_ul_tti_request SFN/Slot:636.17
avril 09 13:41:29 [0m1712662889.225037 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.226093 [PHY]   pack_ul_tti_request SFN/Slot:636.18
avril 09 13:41:29 [0m1712662889.227389 [PHY]   pack_ul_tti_request SFN/Slot:636.19
avril 09 13:41:29 [0m1712662889.228673 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 637/0 
avril 09 13:41:29 [0m1712662889.235202 [NR_MAC]   (636/17)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.237942 [NR_MAC]   pucch_acknack  637. 7 Scheduling pucch reception in  637. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.237952 [PHY]   pack_ul_tti_request SFN/Slot:637.7
avril 09 13:41:29 [0m1712662889.237954 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.249384 [NR_MAC]   (637/7)uci_01->pduBitmap:3
avril 09 13:41:29 [0m1712662889.251892 [NR_MAC]     637.17 Scheduling pucch reception in  637.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.251902 [PHY]   pack_ul_tti_request SFN/Slot:637.17
avril 09 13:41:29 [0m1712662889.251905 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.253128 [PHY]   pack_ul_tti_request SFN/Slot:637.18
avril 09 13:41:29 [0m1712662889.254338 [PHY]   pack_ul_tti_request SFN/Slot:637.19
avril 09 13:41:29 [0m1712662889.262201 [NR_MAC]   (637/17)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.264973 [NR_MAC]     638. 7 Scheduling pucch reception in  638. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.264981 [PHY]   pack_ul_tti_request SFN/Slot:638.7
avril 09 13:41:29 [0m1712662889.264984 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.276495 [NR_MAC]   (638/7)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.278881 [NR_MAC]     638.17 Scheduling pucch reception in  638.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.278887 [PHY]   pack_ul_tti_request SFN/Slot:638.17
avril 09 13:41:29 [0m1712662889.278889 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.279995 [PHY]   pack_ul_tti_request SFN/Slot:638.18
avril 09 13:41:29 [0m1712662889.281235 [PHY]   pack_ul_tti_request SFN/Slot:638.19
avril 09 13:41:29 [0m1712662889.289468 [NR_MAC]   (638/17)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.291932 [NR_MAC]     639. 7 Scheduling pucch reception in  639. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.291936 [PHY]   pack_ul_tti_request SFN/Slot:639.7
avril 09 13:41:29 [0m1712662889.291938 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.303477 [NR_MAC]   (639/7)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.305999 [NR_MAC]     639.17 Scheduling pucch reception in  639.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.306026 [PHY]   pack_ul_tti_request SFN/Slot:639.17
avril 09 13:41:29 [0m1712662889.306028 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.307168 [PHY]   pack_ul_tti_request SFN/Slot:639.18
avril 09 13:41:29 [0m1712662889.308398 [PHY]   pack_ul_tti_request SFN/Slot:639.19
avril 09 13:41:29 [0m1712662889.309703 [NR_MAC]   Frame.Slot 640.0
avril 09 13:41:29 UE RNTI fabe CU-UE-ID 1 in-sync PH 0 dB PCMAX 0 dBm, average RSRP -44 (16 meas)
avril 09 13:41:29 UE fabe: dlsch_rounds 553/1/0/0, dlsch_errors 0, pucch0_DTX 0, BLER 0.00000 MCS (0) 9
avril 09 13:41:29 UE fabe: ulsch_rounds 10757/0/0/0, ulsch_errors 0, ulsch_DTX 0, BLER 0.00000 MCS (0) 9
avril 09 13:41:29 UE fabe: MAC:    TX          66808 RX         906168 bytes
avril 09 13:41:29 UE fabe: LCID 1: TX            966 RX            282 bytes
avril 09 13:41:29 UE fabe: LCID 2: TX              0 RX              0 bytes
avril 09 13:41:29 UE fabe: LCID 4: TX           8478 RX           8768 bytes
avril 09 13:41:29 
avril 09 13:41:29 [0m1712662889.316223 [NR_MAC]   (639/17)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.318839 [NR_MAC]     640. 7 Scheduling pucch reception in  640. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.318873 [PHY]   pack_ul_tti_request SFN/Slot:640.7
avril 09 13:41:29 [0m1712662889.318883 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.321077 [NR_MAC]     640. 8 Scheduling pucch reception in  640. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:29 [0m1712662889.321090 [PHY]   pack_ul_tti_request SFN/Slot:640.8
avril 09 13:41:29 [0m1712662889.321090 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:29 [0m1712662889.330106 [NR_MAC]   (640/7)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.332810 [NR_MAC]     640.17 Scheduling pucch reception in  640.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.332815 [PHY]   pack_ul_tti_request SFN/Slot:640.17
avril 09 13:41:29 [0m1712662889.332817 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.333902 [PHY]   pack_ul_tti_request SFN/Slot:640.18
avril 09 13:41:29 [0m1712662889.335054 [PHY]   pack_ul_tti_request SFN/Slot:640.19
avril 09 13:41:29 [0m1712662889.343198 [NR_MAC]   (640/17)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.345747 [NR_MAC]     641. 7 Scheduling pucch reception in  641. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.345756 [PHY]   pack_ul_tti_request SFN/Slot:641.7
avril 09 13:41:29 [0m1712662889.345759 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.357201 [NR_MAC]   (641/7)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.359839 [NR_MAC]     641.17 Scheduling pucch reception in  641.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.359848 [PHY]   pack_ul_tti_request SFN/Slot:641.17
avril 09 13:41:29 [0m1712662889.359850 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.361009 [PHY]   pack_ul_tti_request SFN/Slot:641.18
avril 09 13:41:29 [0m1712662889.362359 [PHY]   pack_ul_tti_request SFN/Slot:641.19
avril 09 13:41:29 [0m1712662889.370473 [NR_MAC]   (641/17)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.373013 [NR_MAC]     642. 7 Scheduling pucch reception in  642. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.373027 [PHY]   pack_ul_tti_request SFN/Slot:642.7
avril 09 13:41:29 [0m1712662889.373030 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.384025 [NR_MAC]   (642/7)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.386384 [NR_MAC]     642.17 Scheduling pucch reception in  642.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.386395 [PHY]   pack_ul_tti_request SFN/Slot:642.17
avril 09 13:41:29 [0m1712662889.386397 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.387522 [PHY]   pack_ul_tti_request SFN/Slot:642.18
avril 09 13:41:29 [0m1712662889.388719 [PHY]   pack_ul_tti_request SFN/Slot:642.19
avril 09 13:41:29 [0m1712662889.396450 [NR_MAC]   (642/17)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.398842 [NR_MAC]     643. 7 Scheduling pucch reception in  643. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.398849 [PHY]   pack_ul_tti_request SFN/Slot:643.7
avril 09 13:41:29 [0m1712662889.398852 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.410016 [NR_MAC]   (643/7)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.412401 [NR_MAC]     643.17 Scheduling pucch reception in  643.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.412414 [PHY]   pack_ul_tti_request SFN/Slot:643.17
avril 09 13:41:29 [0m1712662889.412416 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.413693 [PHY]   pack_ul_tti_request SFN/Slot:643.18
avril 09 13:41:29 [0m1712662889.414976 [PHY]   pack_ul_tti_request SFN/Slot:643.19
avril 09 13:41:29 [0m1712662889.422850 [NR_MAC]   (643/17)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.424075 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 644/6 
avril 09 13:41:29 [0m1712662889.425165 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 644/7 
avril 09 13:41:29 [0m1712662889.425167 [NR_MAC]     644. 7 Scheduling pucch reception in  644. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.425174 [PHY]   pack_ul_tti_request SFN/Slot:644.7
avril 09 13:41:29 [0m1712662889.425176 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.436846 [NR_MAC]   (644/7)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.439201 [NR_MAC]   pucch_acknack  644.17 Scheduling pucch reception in  644.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.439205 [PHY]   pack_ul_tti_request SFN/Slot:644.17
avril 09 13:41:29 [0m1712662889.439207 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.440412 [PHY]   pack_ul_tti_request SFN/Slot:644.18
avril 09 13:41:29 [0m1712662889.441691 [PHY]   pack_ul_tti_request SFN/Slot:644.19
avril 09 13:41:29 [0m1712662889.449555 [NR_MAC]   (644/17)uci_01->pduBitmap:3
avril 09 13:41:29 [0m1712662889.451967 [NR_MAC]     645. 7 Scheduling pucch reception in  645. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.451974 [PHY]   pack_ul_tti_request SFN/Slot:645.7
avril 09 13:41:29 [0m1712662889.451976 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.463121 [NR_MAC]   (645/7)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.465707 [NR_MAC]     645.17 Scheduling pucch reception in  645.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.465773 [PHY]   pack_ul_tti_request SFN/Slot:645.17
avril 09 13:41:29 [0m1712662889.465787 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.466917 [PHY]   pack_ul_tti_request SFN/Slot:645.18
avril 09 13:41:29 [0m1712662889.468087 [PHY]   pack_ul_tti_request SFN/Slot:645.19
avril 09 13:41:29 [0m1712662889.476121 [NR_MAC]   (645/17)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.478696 [NR_MAC]     646. 7 Scheduling pucch reception in  646. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.478729 [PHY]   pack_ul_tti_request SFN/Slot:646.7
avril 09 13:41:29 [0m1712662889.478739 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.489783 [NR_MAC]   (646/7)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.492034 [NR_MAC]     646.17 Scheduling pucch reception in  646.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.492038 [PHY]   pack_ul_tti_request SFN/Slot:646.17
avril 09 13:41:29 [0m1712662889.492040 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.493234 [PHY]   pack_ul_tti_request SFN/Slot:646.18
avril 09 13:41:29 [0m1712662889.494473 [PHY]   pack_ul_tti_request SFN/Slot:646.19
avril 09 13:41:29 [0m1712662889.495656 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 647/0 
avril 09 13:41:29 [0m1712662889.502073 [NR_MAC]   (646/17)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.504644 [NR_MAC]   pucch_acknack  647. 7 Scheduling pucch reception in  647. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.504654 [PHY]   pack_ul_tti_request SFN/Slot:647.7
avril 09 13:41:29 [0m1712662889.504657 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.515353 [NR_MAC]   (647/7)uci_01->pduBitmap:3
avril 09 13:41:29 [0m1712662889.517884 [NR_MAC]     647.17 Scheduling pucch reception in  647.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.517889 [PHY]   pack_ul_tti_request SFN/Slot:647.17
avril 09 13:41:29 [0m1712662889.517891 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.518977 [PHY]   pack_ul_tti_request SFN/Slot:647.18
avril 09 13:41:29 [0m1712662889.520170 [PHY]   pack_ul_tti_request SFN/Slot:647.19
avril 09 13:41:29 [0m1712662889.527982 [NR_MAC]   (647/17)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.530638 [NR_MAC]     648. 7 Scheduling pucch reception in  648. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.530676 [PHY]   pack_ul_tti_request SFN/Slot:648.7
avril 09 13:41:29 [0m1712662889.530678 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.532956 [NR_MAC]     648. 8 Scheduling pucch reception in  648. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:29 [0m1712662889.532961 [PHY]   pack_ul_tti_request SFN/Slot:648.8
avril 09 13:41:29 [0m1712662889.532962 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:29 [0m1712662889.541986 [NR_MAC]   (648/7)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.544502 [NR_MAC]     648.17 Scheduling pucch reception in  648.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.544514 [PHY]   pack_ul_tti_request SFN/Slot:648.17
avril 09 13:41:29 [0m1712662889.544517 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.545670 [PHY]   pack_ul_tti_request SFN/Slot:648.18
avril 09 13:41:29 [0m1712662889.546915 [PHY]   pack_ul_tti_request SFN/Slot:648.19
avril 09 13:41:29 [0m1712662889.554917 [NR_MAC]   (648/17)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.557375 [NR_MAC]     649. 7 Scheduling pucch reception in  649. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.557402 [PHY]   pack_ul_tti_request SFN/Slot:649.7
avril 09 13:41:29 [0m1712662889.557414 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.568869 [NR_MAC]   (649/7)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.571125 [NR_MAC]     649.17 Scheduling pucch reception in  649.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.571145 [PHY]   pack_ul_tti_request SFN/Slot:649.17
avril 09 13:41:29 [0m1712662889.571154 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.572438 [PHY]   pack_ul_tti_request SFN/Slot:649.18
avril 09 13:41:29 [0m1712662889.573637 [PHY]   pack_ul_tti_request SFN/Slot:649.19
avril 09 13:41:29 [0m1712662889.581752 [NR_MAC]   (649/17)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.584135 [NR_MAC]     650. 7 Scheduling pucch reception in  650. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.584140 [PHY]   pack_ul_tti_request SFN/Slot:650.7
avril 09 13:41:29 [0m1712662889.584142 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.595368 [NR_MAC]   (650/7)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.597898 [NR_MAC]     650.17 Scheduling pucch reception in  650.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.597923 [PHY]   pack_ul_tti_request SFN/Slot:650.17
avril 09 13:41:29 [0m1712662889.597925 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.599049 [PHY]   pack_ul_tti_request SFN/Slot:650.18
avril 09 13:41:29 [0m1712662889.600167 [PHY]   pack_ul_tti_request SFN/Slot:650.19
avril 09 13:41:29 [0m1712662889.608011 [NR_MAC]   (650/17)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.610581 [NR_MAC]     651. 7 Scheduling pucch reception in  651. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.610587 [PHY]   pack_ul_tti_request SFN/Slot:651.7
avril 09 13:41:29 [0m1712662889.610590 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.621899 [NR_MAC]   (651/7)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.624325 [NR_MAC]     651.17 Scheduling pucch reception in  651.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.624330 [PHY]   pack_ul_tti_request SFN/Slot:651.17
avril 09 13:41:29 [0m1712662889.624332 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.625420 [PHY]   pack_ul_tti_request SFN/Slot:651.18
avril 09 13:41:29 [0m1712662889.626617 [PHY]   pack_ul_tti_request SFN/Slot:651.19
avril 09 13:41:29 [0m1712662889.634706 [NR_MAC]   (651/17)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.637097 [NR_MAC]     652. 7 Scheduling pucch reception in  652. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.637104 [PHY]   pack_ul_tti_request SFN/Slot:652.7
avril 09 13:41:29 [0m1712662889.637107 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.648211 [NR_MAC]   (652/7)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.650905 [NR_MAC]     652.17 Scheduling pucch reception in  652.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.650913 [PHY]   pack_ul_tti_request SFN/Slot:652.17
avril 09 13:41:29 [0m1712662889.650916 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.652030 [PHY]   pack_ul_tti_request SFN/Slot:652.18
avril 09 13:41:29 [0m1712662889.653171 [PHY]   pack_ul_tti_request SFN/Slot:652.19
avril 09 13:41:29 [0m1712662889.661177 [NR_MAC]   (652/17)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.663733 [NR_MAC]     653. 7 Scheduling pucch reception in  653. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.663809 [PHY]   pack_ul_tti_request SFN/Slot:653.7
avril 09 13:41:29 [0m1712662889.663813 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.675130 [NR_MAC]   (653/7)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.677732 [NR_MAC]     653.17 Scheduling pucch reception in  653.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.677743 [PHY]   pack_ul_tti_request SFN/Slot:653.17
avril 09 13:41:29 [0m1712662889.677747 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.679004 [PHY]   pack_ul_tti_request SFN/Slot:653.18
avril 09 13:41:29 [0m1712662889.680073 [PHY]   pack_ul_tti_request SFN/Slot:653.19
avril 09 13:41:29 [0m1712662889.688185 [NR_MAC]   (653/17)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.690943 [NR_MAC]     654. 7 Scheduling pucch reception in  654. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.690951 [PHY]   pack_ul_tti_request SFN/Slot:654.7
avril 09 13:41:29 [0m1712662889.690954 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.702110 [NR_MAC]   (654/7)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.704798 [NR_MAC]     654.17 Scheduling pucch reception in  654.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.704811 [PHY]   pack_ul_tti_request SFN/Slot:654.17
avril 09 13:41:29 [0m1712662889.704813 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.705921 [PHY]   pack_ul_tti_request SFN/Slot:654.18
avril 09 13:41:29 [0m1712662889.707086 [PHY]   pack_ul_tti_request SFN/Slot:654.19
avril 09 13:41:29 [0m1712662889.715167 [NR_MAC]   (654/17)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.717893 [NR_MAC]     655. 7 Scheduling pucch reception in  655. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.717901 [PHY]   pack_ul_tti_request SFN/Slot:655.7
avril 09 13:41:29 [0m1712662889.717904 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.728961 [NR_MAC]   (655/7)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.731542 [NR_MAC]     655.17 Scheduling pucch reception in  655.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.731552 [PHY]   pack_ul_tti_request SFN/Slot:655.17
avril 09 13:41:29 [0m1712662889.731554 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.732684 [PHY]   pack_ul_tti_request SFN/Slot:655.18
avril 09 13:41:29 [0m1712662889.733964 [PHY]   pack_ul_tti_request SFN/Slot:655.19
avril 09 13:41:29 [0m1712662889.741892 [NR_MAC]   (655/17)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.744296 [NR_MAC]     656. 7 Scheduling pucch reception in  656. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.744306 [PHY]   pack_ul_tti_request SFN/Slot:656.7
avril 09 13:41:29 [0m1712662889.744309 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.746638 [NR_MAC]     656. 8 Scheduling pucch reception in  656. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:29 [0m1712662889.746656 [PHY]   pack_ul_tti_request SFN/Slot:656.8
avril 09 13:41:29 [0m1712662889.746658 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:29 [0m1712662889.755839 [NR_MAC]   (656/7)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.758153 [NR_MAC]     656.17 Scheduling pucch reception in  656.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.758160 [PHY]   pack_ul_tti_request SFN/Slot:656.17
avril 09 13:41:29 [0m1712662889.758162 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.759278 [PHY]   pack_ul_tti_request SFN/Slot:656.18
avril 09 13:41:29 [0m1712662889.760570 [PHY]   pack_ul_tti_request SFN/Slot:656.19
avril 09 13:41:29 [0m1712662889.761803 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 657/0 
avril 09 13:41:29 [0m1712662889.768736 [NR_MAC]   (656/17)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.770973 [NR_MAC]   pucch_acknack  657. 7 Scheduling pucch reception in  657. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.770982 [PHY]   pack_ul_tti_request SFN/Slot:657.7
avril 09 13:41:29 [0m1712662889.770985 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.782678 [NR_MAC]   (657/7)uci_01->pduBitmap:3
avril 09 13:41:29 [0m1712662889.785085 [NR_MAC]     657.17 Scheduling pucch reception in  657.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.785093 [PHY]   pack_ul_tti_request SFN/Slot:657.17
avril 09 13:41:29 [0m1712662889.785095 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.786141 [PHY]   pack_ul_tti_request SFN/Slot:657.18
avril 09 13:41:29 [0m1712662889.787441 [PHY]   pack_ul_tti_request SFN/Slot:657.19
avril 09 13:41:29 [0m1712662889.795880 [NR_MAC]   (657/17)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.798010 [NR_MAC]     658. 7 Scheduling pucch reception in  658. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.798018 [PHY]   pack_ul_tti_request SFN/Slot:658.7
avril 09 13:41:29 [0m1712662889.798021 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.809342 [NR_MAC]   (658/7)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.811811 [NR_MAC]     658.17 Scheduling pucch reception in  658.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.811823 [PHY]   pack_ul_tti_request SFN/Slot:658.17
avril 09 13:41:29 [0m1712662889.811826 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.812897 [PHY]   pack_ul_tti_request SFN/Slot:658.18
avril 09 13:41:29 [0m1712662889.814068 [PHY]   pack_ul_tti_request SFN/Slot:658.19
avril 09 13:41:29 [0m1712662889.822235 [NR_MAC]   (658/17)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.824989 [NR_MAC]     659. 7 Scheduling pucch reception in  659. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.824997 [PHY]   pack_ul_tti_request SFN/Slot:659.7
avril 09 13:41:29 [0m1712662889.825000 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.836396 [NR_MAC]   (659/7)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.838967 [NR_MAC]     659.17 Scheduling pucch reception in  659.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.838976 [PHY]   pack_ul_tti_request SFN/Slot:659.17
avril 09 13:41:29 [0m1712662889.838978 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.840057 [PHY]   pack_ul_tti_request SFN/Slot:659.18
avril 09 13:41:29 [0m1712662889.841242 [PHY]   pack_ul_tti_request SFN/Slot:659.19
avril 09 13:41:29 [0m1712662889.849358 [NR_MAC]   (659/17)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.851920 [NR_MAC]     660. 7 Scheduling pucch reception in  660. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.851930 [PHY]   pack_ul_tti_request SFN/Slot:660.7
avril 09 13:41:29 [0m1712662889.851933 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.863189 [NR_MAC]   (660/7)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.865796 [NR_MAC]     660.17 Scheduling pucch reception in  660.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.865816 [PHY]   pack_ul_tti_request SFN/Slot:660.17
avril 09 13:41:29 [0m1712662889.865819 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.866901 [PHY]   pack_ul_tti_request SFN/Slot:660.18
avril 09 13:41:29 [0m1712662889.868156 [PHY]   pack_ul_tti_request SFN/Slot:660.19
avril 09 13:41:29 [0m1712662889.876149 [NR_MAC]   (660/17)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.878757 [NR_MAC]     661. 7 Scheduling pucch reception in  661. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.878770 [PHY]   pack_ul_tti_request SFN/Slot:661.7
avril 09 13:41:29 [0m1712662889.878773 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.889954 [NR_MAC]   (661/7)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.892147 [NR_MAC]     661.17 Scheduling pucch reception in  661.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.892154 [PHY]   pack_ul_tti_request SFN/Slot:661.17
avril 09 13:41:29 [0m1712662889.892157 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.893433 [PHY]   pack_ul_tti_request SFN/Slot:661.18
avril 09 13:41:29 [0m1712662889.894666 [PHY]   pack_ul_tti_request SFN/Slot:661.19
avril 09 13:41:29 [0m1712662889.902175 [NR_MAC]   (661/17)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.904887 [NR_MAC]     662. 7 Scheduling pucch reception in  662. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.904894 [PHY]   pack_ul_tti_request SFN/Slot:662.7
avril 09 13:41:29 [0m1712662889.904897 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.915908 [NR_MAC]   (662/7)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.918188 [NR_MAC]     662.17 Scheduling pucch reception in  662.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.918195 [PHY]   pack_ul_tti_request SFN/Slot:662.17
avril 09 13:41:29 [0m1712662889.918197 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.919413 [PHY]   pack_ul_tti_request SFN/Slot:662.18
avril 09 13:41:29 [0m1712662889.920750 [PHY]   pack_ul_tti_request SFN/Slot:662.19
avril 09 13:41:29 [0m1712662889.928571 [NR_MAC]   (662/17)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.930936 [NR_MAC]     663. 7 Scheduling pucch reception in  663. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.930949 [PHY]   pack_ul_tti_request SFN/Slot:663.7
avril 09 13:41:29 [0m1712662889.930952 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.942147 [NR_MAC]   (663/7)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.944564 [NR_MAC]     663.17 Scheduling pucch reception in  663.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.944577 [PHY]   pack_ul_tti_request SFN/Slot:663.17
avril 09 13:41:29 [0m1712662889.944579 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.945791 [PHY]   pack_ul_tti_request SFN/Slot:663.18
avril 09 13:41:29 [0m1712662889.946983 [PHY]   pack_ul_tti_request SFN/Slot:663.19
avril 09 13:41:29 [0m1712662889.954615 [NR_MAC]   (663/17)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.957248 [NR_MAC]     664. 7 Scheduling pucch reception in  664. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.957254 [PHY]   pack_ul_tti_request SFN/Slot:664.7
avril 09 13:41:29 [0m1712662889.957256 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.959168 [NR_MAC]     664. 8 Scheduling pucch reception in  664. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:29 [0m1712662889.959180 [PHY]   pack_ul_tti_request SFN/Slot:664.8
avril 09 13:41:29 [0m1712662889.959182 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:29 [0m1712662889.967923 [NR_MAC]   (664/7)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.970242 [NR_MAC]     664.17 Scheduling pucch reception in  664.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.970255 [PHY]   pack_ul_tti_request SFN/Slot:664.17
avril 09 13:41:29 [0m1712662889.970258 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.971523 [PHY]   pack_ul_tti_request SFN/Slot:664.18
avril 09 13:41:29 [0m1712662889.972626 [PHY]   pack_ul_tti_request SFN/Slot:664.19
avril 09 13:41:29 [0m1712662889.980548 [NR_MAC]   (664/17)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.982981 [NR_MAC]     665. 7 Scheduling pucch reception in  665. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.982992 [PHY]   pack_ul_tti_request SFN/Slot:665.7
avril 09 13:41:29 [0m1712662889.983065 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.994056 [NR_MAC]   (665/7)uci_01->pduBitmap:1
avril 09 13:41:29 [0m1712662889.996496 [NR_MAC]     665.17 Scheduling pucch reception in  665.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:29 [0m1712662889.996506 [PHY]   pack_ul_tti_request SFN/Slot:665.17
avril 09 13:41:29 [0m1712662889.996509 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:29 [0m1712662889.997626 [PHY]   pack_ul_tti_request SFN/Slot:665.18
avril 09 13:41:29 [0m1712662889.998788 [PHY]   pack_ul_tti_request SFN/Slot:665.19
avril 09 13:41:30 [0m1712662890.006501 [NR_MAC]   (665/17)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.009021 [NR_MAC]     666. 7 Scheduling pucch reception in  666. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.009072 [PHY]   pack_ul_tti_request SFN/Slot:666.7
avril 09 13:41:30 [0m1712662890.009090 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.020106 [NR_MAC]   (666/7)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.022688 [NR_MAC]     666.17 Scheduling pucch reception in  666.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.022733 [PHY]   pack_ul_tti_request SFN/Slot:666.17
avril 09 13:41:30 [0m1712662890.022749 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.023920 [PHY]   pack_ul_tti_request SFN/Slot:666.18
avril 09 13:41:30 [0m1712662890.025048 [PHY]   pack_ul_tti_request SFN/Slot:666.19
avril 09 13:41:30 [0m1712662890.026150 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 667/0 
avril 09 13:41:30 [0m1712662890.032824 [NR_MAC]   (666/17)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.035061 [NR_MAC]   pucch_acknack  667. 7 Scheduling pucch reception in  667. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.035075 [PHY]   pack_ul_tti_request SFN/Slot:667.7
avril 09 13:41:30 [0m1712662890.035079 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.046538 [NR_MAC]   (667/7)uci_01->pduBitmap:3
avril 09 13:41:30 [0m1712662890.048949 [NR_MAC]     667.17 Scheduling pucch reception in  667.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.048957 [PHY]   pack_ul_tti_request SFN/Slot:667.17
avril 09 13:41:30 [0m1712662890.048961 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.050000 [PHY]   pack_ul_tti_request SFN/Slot:667.18
avril 09 13:41:30 [0m1712662890.051214 [PHY]   pack_ul_tti_request SFN/Slot:667.19
avril 09 13:41:30 [0m1712662890.058945 [NR_MAC]   (667/17)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.061141 [NR_MAC]     668. 7 Scheduling pucch reception in  668. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.061154 [PHY]   pack_ul_tti_request SFN/Slot:668.7
avril 09 13:41:30 [0m1712662890.061158 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.072273 [NR_MAC]   (668/7)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.074853 [NR_MAC]     668.17 Scheduling pucch reception in  668.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.074861 [PHY]   pack_ul_tti_request SFN/Slot:668.17
avril 09 13:41:30 [0m1712662890.074864 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.075926 [PHY]   pack_ul_tti_request SFN/Slot:668.18
avril 09 13:41:30 [0m1712662890.077130 [PHY]   pack_ul_tti_request SFN/Slot:668.19
avril 09 13:41:30 [0m1712662890.084943 [NR_MAC]   (668/17)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.087141 [NR_MAC]     669. 7 Scheduling pucch reception in  669. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.087148 [PHY]   pack_ul_tti_request SFN/Slot:669.7
avril 09 13:41:30 [0m1712662890.087151 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.098238 [NR_MAC]   (669/7)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.100793 [NR_MAC]     669.17 Scheduling pucch reception in  669.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.100801 [PHY]   pack_ul_tti_request SFN/Slot:669.17
avril 09 13:41:30 [0m1712662890.100804 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.101979 [PHY]   pack_ul_tti_request SFN/Slot:669.18
avril 09 13:41:30 [0m1712662890.103161 [PHY]   pack_ul_tti_request SFN/Slot:669.19
avril 09 13:41:30 [0m1712662890.111148 [NR_MAC]   (669/17)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.113730 [NR_MAC]     670. 7 Scheduling pucch reception in  670. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.113740 [PHY]   pack_ul_tti_request SFN/Slot:670.7
avril 09 13:41:30 [0m1712662890.113743 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.124898 [NR_MAC]   (670/7)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.127194 [NR_MAC]     670.17 Scheduling pucch reception in  670.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.127210 [PHY]   pack_ul_tti_request SFN/Slot:670.17
avril 09 13:41:30 [0m1712662890.127212 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.128181 [PHY]   pack_ul_tti_request SFN/Slot:670.18
avril 09 13:41:30 [0m1712662890.129414 [PHY]   pack_ul_tti_request SFN/Slot:670.19
avril 09 13:41:30 [0m1712662890.137101 [NR_MAC]   (670/17)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.139412 [NR_MAC]     671. 7 Scheduling pucch reception in  671. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.139426 [PHY]   pack_ul_tti_request SFN/Slot:671.7
avril 09 13:41:30 [0m1712662890.139428 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.150821 [NR_MAC]   (671/7)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.153052 [NR_MAC]     671.17 Scheduling pucch reception in  671.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.153057 [PHY]   pack_ul_tti_request SFN/Slot:671.17
avril 09 13:41:30 [0m1712662890.153059 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.154279 [PHY]   pack_ul_tti_request SFN/Slot:671.18
avril 09 13:41:30 [0m1712662890.155454 [PHY]   pack_ul_tti_request SFN/Slot:671.19
avril 09 13:41:30 [0m1712662890.163386 [NR_MAC]   (671/17)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.165941 [NR_MAC]     672. 7 Scheduling pucch reception in  672. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.165947 [PHY]   pack_ul_tti_request SFN/Slot:672.7
avril 09 13:41:30 [0m1712662890.165949 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.168079 [NR_MAC]     672. 8 Scheduling pucch reception in  672. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:30 [0m1712662890.168083 [PHY]   pack_ul_tti_request SFN/Slot:672.8
avril 09 13:41:30 [0m1712662890.168084 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:30 [0m1712662890.177236 [NR_MAC]   (672/7)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.179676 [NR_MAC]     672.17 Scheduling pucch reception in  672.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.179720 [PHY]   pack_ul_tti_request SFN/Slot:672.17
avril 09 13:41:30 [0m1712662890.179736 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.180969 [PHY]   pack_ul_tti_request SFN/Slot:672.18
avril 09 13:41:30 [0m1712662890.182059 [PHY]   pack_ul_tti_request SFN/Slot:672.19
avril 09 13:41:30 [0m1712662890.189972 [NR_MAC]   (672/17)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.192337 [NR_MAC]     673. 7 Scheduling pucch reception in  673. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.192347 [PHY]   pack_ul_tti_request SFN/Slot:673.7
avril 09 13:41:30 [0m1712662890.192349 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.203280 [NR_MAC]   (673/7)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.205850 [NR_MAC]     673.17 Scheduling pucch reception in  673.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.205855 [PHY]   pack_ul_tti_request SFN/Slot:673.17
avril 09 13:41:30 [0m1712662890.205857 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.206954 [PHY]   pack_ul_tti_request SFN/Slot:673.18
avril 09 13:41:30 [0m1712662890.208080 [PHY]   pack_ul_tti_request SFN/Slot:673.19
avril 09 13:41:30 [0m1712662890.216077 [NR_MAC]   (673/17)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.218520 [NR_MAC]     674. 7 Scheduling pucch reception in  674. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.218525 [PHY]   pack_ul_tti_request SFN/Slot:674.7
avril 09 13:41:30 [0m1712662890.218527 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.229884 [NR_MAC]   (674/7)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.232181 [NR_MAC]     674.17 Scheduling pucch reception in  674.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.232186 [PHY]   pack_ul_tti_request SFN/Slot:674.17
avril 09 13:41:30 [0m1712662890.232188 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.233458 [PHY]   pack_ul_tti_request SFN/Slot:674.18
avril 09 13:41:30 [0m1712662890.234717 [PHY]   pack_ul_tti_request SFN/Slot:674.19
avril 09 13:41:30 [0m1712662890.242843 [NR_MAC]   (674/17)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.245209 [NR_MAC]     675. 7 Scheduling pucch reception in  675. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.245238 [PHY]   pack_ul_tti_request SFN/Slot:675.7
avril 09 13:41:30 [0m1712662890.245242 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.256212 [NR_MAC]   (675/7)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.258760 [NR_MAC]     675.17 Scheduling pucch reception in  675.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.258767 [PHY]   pack_ul_tti_request SFN/Slot:675.17
avril 09 13:41:30 [0m1712662890.258780 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.259857 [PHY]   pack_ul_tti_request SFN/Slot:675.18
avril 09 13:41:30 [0m1712662890.261074 [PHY]   pack_ul_tti_request SFN/Slot:675.19
avril 09 13:41:30 [0m1712662890.269141 [NR_MAC]   (675/17)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.271864 [NR_MAC]     676. 7 Scheduling pucch reception in  676. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.271870 [PHY]   pack_ul_tti_request SFN/Slot:676.7
avril 09 13:41:30 [0m1712662890.271873 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.282845 [NR_MAC]   (676/7)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.285099 [NR_MAC]     676.17 Scheduling pucch reception in  676.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.285114 [PHY]   pack_ul_tti_request SFN/Slot:676.17
avril 09 13:41:30 [0m1712662890.285118 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.286151 [PHY]   pack_ul_tti_request SFN/Slot:676.18
avril 09 13:41:30 [0m1712662890.287476 [PHY]   pack_ul_tti_request SFN/Slot:676.19
avril 09 13:41:30 [0m1712662890.288611 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 677/0 
avril 09 13:41:30 [0m1712662890.295002 [NR_MAC]   (676/17)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.297505 [NR_MAC]   pucch_acknack  677. 7 Scheduling pucch reception in  677. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.297514 [PHY]   pack_ul_tti_request SFN/Slot:677.7
avril 09 13:41:30 [0m1712662890.297517 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.308945 [NR_MAC]   (677/7)uci_01->pduBitmap:3
avril 09 13:41:30 [0m1712662890.311452 [NR_MAC]     677.17 Scheduling pucch reception in  677.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.311462 [PHY]   pack_ul_tti_request SFN/Slot:677.17
avril 09 13:41:30 [0m1712662890.311464 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.312463 [PHY]   pack_ul_tti_request SFN/Slot:677.18
avril 09 13:41:30 [0m1712662890.313667 [PHY]   pack_ul_tti_request SFN/Slot:677.19
avril 09 13:41:30 [0m1712662890.321451 [NR_MAC]   (677/17)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.323759 [NR_MAC]     678. 7 Scheduling pucch reception in  678. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.323785 [PHY]   pack_ul_tti_request SFN/Slot:678.7
avril 09 13:41:30 [0m1712662890.323789 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.335098 [NR_MAC]   (678/7)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.337436 [NR_MAC]     678.17 Scheduling pucch reception in  678.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.337466 [PHY]   pack_ul_tti_request SFN/Slot:678.17
avril 09 13:41:30 [0m1712662890.337469 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.338618 [PHY]   pack_ul_tti_request SFN/Slot:678.18
avril 09 13:41:30 [0m1712662890.339860 [PHY]   pack_ul_tti_request SFN/Slot:678.19
avril 09 13:41:30 [0m1712662890.347398 [NR_MAC]   (678/17)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.349743 [NR_MAC]     679. 7 Scheduling pucch reception in  679. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.349774 [PHY]   pack_ul_tti_request SFN/Slot:679.7
avril 09 13:41:30 [0m1712662890.349798 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.361070 [NR_MAC]   (679/7)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.363499 [NR_MAC]     679.17 Scheduling pucch reception in  679.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.363514 [PHY]   pack_ul_tti_request SFN/Slot:679.17
avril 09 13:41:30 [0m1712662890.363517 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.364699 [PHY]   pack_ul_tti_request SFN/Slot:679.18
avril 09 13:41:30 [0m1712662890.365955 [PHY]   pack_ul_tti_request SFN/Slot:679.19
avril 09 13:41:30 [0m1712662890.373848 [NR_MAC]   (679/17)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.376170 [NR_MAC]     680. 7 Scheduling pucch reception in  680. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.376178 [PHY]   pack_ul_tti_request SFN/Slot:680.7
avril 09 13:41:30 [0m1712662890.376182 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.378258 [NR_MAC]     680. 8 Scheduling pucch reception in  680. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:30 [0m1712662890.378266 [PHY]   pack_ul_tti_request SFN/Slot:680.8
avril 09 13:41:30 [0m1712662890.378268 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:30 [0m1712662890.387005 [NR_MAC]   (680/7)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.389459 [NR_MAC]     680.17 Scheduling pucch reception in  680.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.389467 [PHY]   pack_ul_tti_request SFN/Slot:680.17
avril 09 13:41:30 [0m1712662890.389470 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.390514 [PHY]   pack_ul_tti_request SFN/Slot:680.18
avril 09 13:41:30 [0m1712662890.391717 [PHY]   pack_ul_tti_request SFN/Slot:680.19
avril 09 13:41:30 [0m1712662890.399321 [NR_MAC]   (680/17)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.401693 [NR_MAC]     681. 7 Scheduling pucch reception in  681. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.401702 [PHY]   pack_ul_tti_request SFN/Slot:681.7
avril 09 13:41:30 [0m1712662890.401705 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.412961 [NR_MAC]   (681/7)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.415483 [NR_MAC]     681.17 Scheduling pucch reception in  681.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.415496 [PHY]   pack_ul_tti_request SFN/Slot:681.17
avril 09 13:41:30 [0m1712662890.415499 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.416565 [PHY]   pack_ul_tti_request SFN/Slot:681.18
avril 09 13:41:30 [0m1712662890.417849 [PHY]   pack_ul_tti_request SFN/Slot:681.19
avril 09 13:41:30 [0m1712662890.425646 [NR_MAC]   (681/17)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.427047 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 682/6 
avril 09 13:41:30 [0m1712662890.428096 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 682/7 
avril 09 13:41:30 [0m1712662890.428103 [NR_MAC]     682. 7 Scheduling pucch reception in  682. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.428119 [PHY]   pack_ul_tti_request SFN/Slot:682.7
avril 09 13:41:30 [0m1712662890.428122 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.439838 [NR_MAC]   (682/7)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.442067 [NR_MAC]   pucch_acknack  682.17 Scheduling pucch reception in  682.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.442075 [PHY]   pack_ul_tti_request SFN/Slot:682.17
avril 09 13:41:30 [0m1712662890.442079 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.443256 [PHY]   pack_ul_tti_request SFN/Slot:682.18
avril 09 13:41:30 [0m1712662890.444545 [PHY]   pack_ul_tti_request SFN/Slot:682.19
avril 09 13:41:30 [0m1712662890.452525 [NR_MAC]   (682/17)uci_01->pduBitmap:3
avril 09 13:41:30 [0m1712662890.454880 [NR_MAC]     683. 7 Scheduling pucch reception in  683. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.454888 [PHY]   pack_ul_tti_request SFN/Slot:683.7
avril 09 13:41:30 [0m1712662890.454890 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.466655 [NR_MAC]   (683/7)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.468988 [NR_MAC]     683.17 Scheduling pucch reception in  683.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.468994 [PHY]   pack_ul_tti_request SFN/Slot:683.17
avril 09 13:41:30 [0m1712662890.468997 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.470110 [PHY]   pack_ul_tti_request SFN/Slot:683.18
avril 09 13:41:30 [0m1712662890.471459 [PHY]   pack_ul_tti_request SFN/Slot:683.19
avril 09 13:41:30 [0m1712662890.479387 [NR_MAC]   (683/17)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.481937 [NR_MAC]     684. 7 Scheduling pucch reception in  684. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.481944 [PHY]   pack_ul_tti_request SFN/Slot:684.7
avril 09 13:41:30 [0m1712662890.481946 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.493189 [NR_MAC]   (684/7)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.495585 [NR_MAC]     684.17 Scheduling pucch reception in  684.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.495594 [PHY]   pack_ul_tti_request SFN/Slot:684.17
avril 09 13:41:30 [0m1712662890.495596 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.496841 [PHY]   pack_ul_tti_request SFN/Slot:684.18
avril 09 13:41:30 [0m1712662890.497980 [PHY]   pack_ul_tti_request SFN/Slot:684.19
avril 09 13:41:30 [0m1712662890.505904 [NR_MAC]   (684/17)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.508093 [NR_MAC]     685. 7 Scheduling pucch reception in  685. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.508100 [PHY]   pack_ul_tti_request SFN/Slot:685.7
avril 09 13:41:30 [0m1712662890.508102 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.519390 [NR_MAC]   (685/7)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.521901 [NR_MAC]     685.17 Scheduling pucch reception in  685.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.521907 [PHY]   pack_ul_tti_request SFN/Slot:685.17
avril 09 13:41:30 [0m1712662890.521909 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.523103 [PHY]   pack_ul_tti_request SFN/Slot:685.18
avril 09 13:41:30 [0m1712662890.524252 [PHY]   pack_ul_tti_request SFN/Slot:685.19
avril 09 13:41:30 [0m1712662890.532157 [NR_MAC]   (685/17)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.534590 [NR_MAC]     686. 7 Scheduling pucch reception in  686. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.534601 [PHY]   pack_ul_tti_request SFN/Slot:686.7
avril 09 13:41:30 [0m1712662890.534605 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.545594 [NR_MAC]   (686/7)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.548009 [NR_MAC]     686.17 Scheduling pucch reception in  686.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.548017 [PHY]   pack_ul_tti_request SFN/Slot:686.17
avril 09 13:41:30 [0m1712662890.548019 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.549218 [PHY]   pack_ul_tti_request SFN/Slot:686.18
avril 09 13:41:30 [0m1712662890.550480 [PHY]   pack_ul_tti_request SFN/Slot:686.19
avril 09 13:41:30 [0m1712662890.551907 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 687/0 
avril 09 13:41:30 [0m1712662890.558789 [NR_MAC]   (686/17)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.561148 [NR_MAC]   pucch_acknack  687. 7 Scheduling pucch reception in  687. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.561155 [PHY]   pack_ul_tti_request SFN/Slot:687.7
avril 09 13:41:30 [0m1712662890.561157 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.572846 [NR_MAC]   (687/7)uci_01->pduBitmap:3
avril 09 13:41:30 [0m1712662890.575156 [NR_MAC]     687.17 Scheduling pucch reception in  687.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.575161 [PHY]   pack_ul_tti_request SFN/Slot:687.17
avril 09 13:41:30 [0m1712662890.575163 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.576384 [PHY]   pack_ul_tti_request SFN/Slot:687.18
avril 09 13:41:30 [0m1712662890.577737 [PHY]   pack_ul_tti_request SFN/Slot:687.19
avril 09 13:41:30 [0m1712662890.585729 [NR_MAC]   (687/17)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.587990 [NR_MAC]     688. 7 Scheduling pucch reception in  688. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.587998 [PHY]   pack_ul_tti_request SFN/Slot:688.7
avril 09 13:41:30 [0m1712662890.588001 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.590147 [NR_MAC]     688. 8 Scheduling pucch reception in  688. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:30 [0m1712662890.590151 [PHY]   pack_ul_tti_request SFN/Slot:688.8
avril 09 13:41:30 [0m1712662890.590153 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:30 [0m1712662890.599443 [NR_MAC]   (688/7)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.601911 [NR_MAC]     688.17 Scheduling pucch reception in  688.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.601919 [PHY]   pack_ul_tti_request SFN/Slot:688.17
avril 09 13:41:30 [0m1712662890.601921 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.603030 [PHY]   pack_ul_tti_request SFN/Slot:688.18
avril 09 13:41:30 [0m1712662890.604270 [PHY]   pack_ul_tti_request SFN/Slot:688.19
avril 09 13:41:30 [0m1712662890.612402 [NR_MAC]   (688/17)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.614700 [NR_MAC]     689. 7 Scheduling pucch reception in  689. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.614732 [PHY]   pack_ul_tti_request SFN/Slot:689.7
avril 09 13:41:30 [0m1712662890.614753 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.626134 [NR_MAC]   (689/7)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.628835 [NR_MAC]     689.17 Scheduling pucch reception in  689.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.628840 [PHY]   pack_ul_tti_request SFN/Slot:689.17
avril 09 13:41:30 [0m1712662890.628841 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.630001 [PHY]   pack_ul_tti_request SFN/Slot:689.18
avril 09 13:41:30 [0m1712662890.631530 [PHY]   pack_ul_tti_request SFN/Slot:689.19
avril 09 13:41:30 [0m1712662890.639627 [NR_MAC]   (689/17)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.642134 [NR_MAC]     690. 7 Scheduling pucch reception in  690. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.642139 [PHY]   pack_ul_tti_request SFN/Slot:690.7
avril 09 13:41:30 [0m1712662890.642141 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.653509 [NR_MAC]   (690/7)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.655849 [NR_MAC]     690.17 Scheduling pucch reception in  690.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.655854 [PHY]   pack_ul_tti_request SFN/Slot:690.17
avril 09 13:41:30 [0m1712662890.655855 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.657016 [PHY]   pack_ul_tti_request SFN/Slot:690.18
avril 09 13:41:30 [0m1712662890.658256 [PHY]   pack_ul_tti_request SFN/Slot:690.19
avril 09 13:41:30 [0m1712662890.666183 [NR_MAC]   (690/17)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.668751 [NR_MAC]     691. 7 Scheduling pucch reception in  691. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.668768 [PHY]   pack_ul_tti_request SFN/Slot:691.7
avril 09 13:41:30 [0m1712662890.668777 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.679810 [NR_MAC]   (691/7)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.682153 [NR_MAC]     691.17 Scheduling pucch reception in  691.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.682164 [PHY]   pack_ul_tti_request SFN/Slot:691.17
avril 09 13:41:30 [0m1712662890.682167 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.683432 [PHY]   pack_ul_tti_request SFN/Slot:691.18
avril 09 13:41:30 [0m1712662890.684776 [PHY]   pack_ul_tti_request SFN/Slot:691.19
avril 09 13:41:30 [0m1712662890.692520 [NR_MAC]   (691/17)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.695047 [NR_MAC]     692. 7 Scheduling pucch reception in  692. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.695056 [PHY]   pack_ul_tti_request SFN/Slot:692.7
avril 09 13:41:30 [0m1712662890.695059 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.706331 [NR_MAC]   (692/7)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.708816 [NR_MAC]     692.17 Scheduling pucch reception in  692.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.708823 [PHY]   pack_ul_tti_request SFN/Slot:692.17
avril 09 13:41:30 [0m1712662890.708825 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.710006 [PHY]   pack_ul_tti_request SFN/Slot:692.18
avril 09 13:41:30 [0m1712662890.711260 [PHY]   pack_ul_tti_request SFN/Slot:692.19
avril 09 13:41:30 [0m1712662890.719241 [NR_MAC]   (692/17)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.721919 [NR_MAC]     693. 7 Scheduling pucch reception in  693. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.721938 [PHY]   pack_ul_tti_request SFN/Slot:693.7
avril 09 13:41:30 [0m1712662890.721946 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.733185 [NR_MAC]   (693/7)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.735863 [NR_MAC]     693.17 Scheduling pucch reception in  693.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.735868 [PHY]   pack_ul_tti_request SFN/Slot:693.17
avril 09 13:41:30 [0m1712662890.735870 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.737114 [PHY]   pack_ul_tti_request SFN/Slot:693.18
avril 09 13:41:30 [0m1712662890.738468 [PHY]   pack_ul_tti_request SFN/Slot:693.19
avril 09 13:41:30 [0m1712662890.746065 [NR_MAC]   (693/17)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.748559 [NR_MAC]     694. 7 Scheduling pucch reception in  694. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.748567 [PHY]   pack_ul_tti_request SFN/Slot:694.7
avril 09 13:41:30 [0m1712662890.748570 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.760126 [NR_MAC]   (694/7)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.762684 [NR_MAC]     694.17 Scheduling pucch reception in  694.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.762695 [PHY]   pack_ul_tti_request SFN/Slot:694.17
avril 09 13:41:30 [0m1712662890.762698 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.763742 [PHY]   pack_ul_tti_request SFN/Slot:694.18
avril 09 13:41:30 [0m1712662890.764918 [PHY]   pack_ul_tti_request SFN/Slot:694.19
avril 09 13:41:30 [0m1712662890.772829 [NR_MAC]   (694/17)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.775267 [NR_MAC]     695. 7 Scheduling pucch reception in  695. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.775276 [PHY]   pack_ul_tti_request SFN/Slot:695.7
avril 09 13:41:30 [0m1712662890.775279 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.786427 [NR_MAC]   (695/7)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.788873 [NR_MAC]     695.17 Scheduling pucch reception in  695.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.788882 [PHY]   pack_ul_tti_request SFN/Slot:695.17
avril 09 13:41:30 [0m1712662890.788885 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.789961 [PHY]   pack_ul_tti_request SFN/Slot:695.18
avril 09 13:41:30 [0m1712662890.791180 [PHY]   pack_ul_tti_request SFN/Slot:695.19
avril 09 13:41:30 [0m1712662890.798885 [NR_MAC]   (695/17)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.801356 [NR_MAC]     696. 7 Scheduling pucch reception in  696. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.801364 [PHY]   pack_ul_tti_request SFN/Slot:696.7
avril 09 13:41:30 [0m1712662890.801367 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.803516 [NR_MAC]     696. 8 Scheduling pucch reception in  696. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:30 [0m1712662890.803520 [PHY]   pack_ul_tti_request SFN/Slot:696.8
avril 09 13:41:30 [0m1712662890.803522 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:30 [0m1712662890.812420 [NR_MAC]   (696/7)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.814973 [NR_MAC]     696.17 Scheduling pucch reception in  696.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.814979 [PHY]   pack_ul_tti_request SFN/Slot:696.17
avril 09 13:41:30 [0m1712662890.814981 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.816103 [PHY]   pack_ul_tti_request SFN/Slot:696.18
avril 09 13:41:30 [0m1712662890.817392 [PHY]   pack_ul_tti_request SFN/Slot:696.19
avril 09 13:41:30 [0m1712662890.818776 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 697/0 
avril 09 13:41:30 [0m1712662890.825171 [NR_MAC]   (696/17)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.827711 [NR_MAC]   pucch_acknack  697. 7 Scheduling pucch reception in  697. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.827720 [PHY]   pack_ul_tti_request SFN/Slot:697.7
avril 09 13:41:30 [0m1712662890.827724 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.839088 [NR_MAC]   (697/7)uci_01->pduBitmap:3
avril 09 13:41:30 [0m1712662890.841704 [NR_MAC]     697.17 Scheduling pucch reception in  697.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.841724 [PHY]   pack_ul_tti_request SFN/Slot:697.17
avril 09 13:41:30 [0m1712662890.841726 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.842911 [PHY]   pack_ul_tti_request SFN/Slot:697.18
avril 09 13:41:30 [0m1712662890.844075 [PHY]   pack_ul_tti_request SFN/Slot:697.19
avril 09 13:41:30 [0m1712662890.851836 [NR_MAC]   (697/17)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.854516 [NR_MAC]     698. 7 Scheduling pucch reception in  698. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.854524 [PHY]   pack_ul_tti_request SFN/Slot:698.7
avril 09 13:41:30 [0m1712662890.854526 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.865453 [NR_MAC]   (698/7)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.868055 [NR_MAC]     698.17 Scheduling pucch reception in  698.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.868071 [PHY]   pack_ul_tti_request SFN/Slot:698.17
avril 09 13:41:30 [0m1712662890.868074 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.869130 [PHY]   pack_ul_tti_request SFN/Slot:698.18
avril 09 13:41:30 [0m1712662890.870380 [PHY]   pack_ul_tti_request SFN/Slot:698.19
avril 09 13:41:30 [0m1712662890.877990 [NR_MAC]   (698/17)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.880478 [NR_MAC]     699. 7 Scheduling pucch reception in  699. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.880490 [PHY]   pack_ul_tti_request SFN/Slot:699.7
avril 09 13:41:30 [0m1712662890.880493 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.891401 [NR_MAC]   (699/7)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.893910 [NR_MAC]     699.17 Scheduling pucch reception in  699.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.893928 [PHY]   pack_ul_tti_request SFN/Slot:699.17
avril 09 13:41:30 [0m1712662890.893931 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.895041 [PHY]   pack_ul_tti_request SFN/Slot:699.18
avril 09 13:41:30 [0m1712662890.896275 [PHY]   pack_ul_tti_request SFN/Slot:699.19
avril 09 13:41:30 [0m1712662890.903927 [NR_MAC]   (699/17)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.906452 [NR_MAC]     700. 7 Scheduling pucch reception in  700. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.906463 [PHY]   pack_ul_tti_request SFN/Slot:700.7
avril 09 13:41:30 [0m1712662890.906468 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.917516 [NR_MAC]   (700/7)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.920058 [NR_MAC]     700.17 Scheduling pucch reception in  700.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.920065 [PHY]   pack_ul_tti_request SFN/Slot:700.17
avril 09 13:41:30 [0m1712662890.920067 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.921177 [PHY]   pack_ul_tti_request SFN/Slot:700.18
avril 09 13:41:30 [0m1712662890.922299 [PHY]   pack_ul_tti_request SFN/Slot:700.19
avril 09 13:41:30 [0m1712662890.930136 [NR_MAC]   (700/17)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.932610 [NR_MAC]     701. 7 Scheduling pucch reception in  701. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.932629 [PHY]   pack_ul_tti_request SFN/Slot:701.7
avril 09 13:41:30 [0m1712662890.932632 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.945777 [NR_MAC]   (701/7)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.946786 [NR_MAC]     701.17 Scheduling pucch reception in  701.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.946798 [PHY]   pack_ul_tti_request SFN/Slot:701.17
avril 09 13:41:30 [0m1712662890.946801 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.947872 [PHY]   pack_ul_tti_request SFN/Slot:701.18
avril 09 13:41:30 [0m1712662890.949063 [PHY]   pack_ul_tti_request SFN/Slot:701.19
avril 09 13:41:30 [0m1712662890.956822 [NR_MAC]   (701/17)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.959260 [NR_MAC]     702. 7 Scheduling pucch reception in  702. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.959268 [PHY]   pack_ul_tti_request SFN/Slot:702.7
avril 09 13:41:30 [0m1712662890.959271 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.970598 [NR_MAC]   (702/7)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.973004 [NR_MAC]     702.17 Scheduling pucch reception in  702.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.973012 [PHY]   pack_ul_tti_request SFN/Slot:702.17
avril 09 13:41:30 [0m1712662890.973015 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.974091 [PHY]   pack_ul_tti_request SFN/Slot:702.18
avril 09 13:41:30 [0m1712662890.975282 [PHY]   pack_ul_tti_request SFN/Slot:702.19
avril 09 13:41:30 [0m1712662890.982856 [NR_MAC]   (702/17)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.985190 [NR_MAC]     703. 7 Scheduling pucch reception in  703. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.985220 [PHY]   pack_ul_tti_request SFN/Slot:703.7
avril 09 13:41:30 [0m1712662890.985236 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662890.996491 [NR_MAC]   (703/7)uci_01->pduBitmap:1
avril 09 13:41:30 [0m1712662890.998919 [NR_MAC]     703.17 Scheduling pucch reception in  703.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:30 [0m1712662890.998938 [PHY]   pack_ul_tti_request SFN/Slot:703.17
avril 09 13:41:30 [0m1712662890.998944 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:30 [0m1712662891.000082 [PHY]   pack_ul_tti_request SFN/Slot:703.18
avril 09 13:41:30 [0m1712662891.001423 [PHY]   pack_ul_tti_request SFN/Slot:703.19
avril 09 13:41:31 [0m1712662891.018246 [NR_MAC]   (703/17)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.020738 [NR_MAC]     704. 7 Scheduling pucch reception in  704. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.020747 [PHY]   pack_ul_tti_request SFN/Slot:704.7
avril 09 13:41:31 [0m1712662891.020751 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.024407 [NR_MAC]     704. 8 Scheduling pucch reception in  704. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:31 [0m1712662891.024414 [PHY]   pack_ul_tti_request SFN/Slot:704.8
avril 09 13:41:31 [0m1712662891.024417 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:31 [0m1712662891.033809 [NR_MAC]   (704/7)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.036189 [NR_MAC]     704.17 Scheduling pucch reception in  704.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.036196 [PHY]   pack_ul_tti_request SFN/Slot:704.17
avril 09 13:41:31 [0m1712662891.036199 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.039732 [PHY]   pack_ul_tti_request SFN/Slot:704.18
avril 09 13:41:31 [0m1712662891.040947 [PHY]   pack_ul_tti_request SFN/Slot:704.19
avril 09 13:41:31 [0m1712662891.050386 [NR_MAC]   (704/17)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.055349 [NR_MAC]     705. 7 Scheduling pucch reception in  705. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.055358 [PHY]   pack_ul_tti_request SFN/Slot:705.7
avril 09 13:41:31 [0m1712662891.055362 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.063928 [NR_MAC]   (705/7)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.066346 [NR_MAC]     705.17 Scheduling pucch reception in  705.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.066354 [PHY]   pack_ul_tti_request SFN/Slot:705.17
avril 09 13:41:31 [0m1712662891.066357 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.067454 [PHY]   pack_ul_tti_request SFN/Slot:705.18
avril 09 13:41:31 [0m1712662891.068742 [PHY]   pack_ul_tti_request SFN/Slot:705.19
avril 09 13:41:31 [0m1712662891.076773 [NR_MAC]   (705/17)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.079115 [NR_MAC]     706. 7 Scheduling pucch reception in  706. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.079124 [PHY]   pack_ul_tti_request SFN/Slot:706.7
avril 09 13:41:31 [0m1712662891.079127 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.090201 [NR_MAC]   (706/7)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.092962 [NR_MAC]     706.17 Scheduling pucch reception in  706.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.092969 [PHY]   pack_ul_tti_request SFN/Slot:706.17
avril 09 13:41:31 [0m1712662891.092973 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.094045 [PHY]   pack_ul_tti_request SFN/Slot:706.18
avril 09 13:41:31 [0m1712662891.095231 [PHY]   pack_ul_tti_request SFN/Slot:706.19
avril 09 13:41:31 [0m1712662891.096674 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 707/0 
avril 09 13:41:31 [0m1712662891.103068 [NR_MAC]   (706/17)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.105532 [NR_MAC]   pucch_acknack  707. 7 Scheduling pucch reception in  707. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.105544 [PHY]   pack_ul_tti_request SFN/Slot:707.7
avril 09 13:41:31 [0m1712662891.105547 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.116637 [NR_MAC]   (707/7)uci_01->pduBitmap:3
avril 09 13:41:31 [0m1712662891.119099 [NR_MAC]     707.17 Scheduling pucch reception in  707.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.119107 [PHY]   pack_ul_tti_request SFN/Slot:707.17
avril 09 13:41:31 [0m1712662891.119110 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.120166 [PHY]   pack_ul_tti_request SFN/Slot:707.18
avril 09 13:41:31 [0m1712662891.121272 [PHY]   pack_ul_tti_request SFN/Slot:707.19
avril 09 13:41:31 [0m1712662891.128972 [NR_MAC]   (707/17)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.131445 [NR_MAC]     708. 7 Scheduling pucch reception in  708. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.131455 [PHY]   pack_ul_tti_request SFN/Slot:708.7
avril 09 13:41:31 [0m1712662891.131457 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.142131 [NR_MAC]   (708/7)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.144685 [NR_MAC]     708.17 Scheduling pucch reception in  708.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.144693 [PHY]   pack_ul_tti_request SFN/Slot:708.17
avril 09 13:41:31 [0m1712662891.144695 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.145777 [PHY]   pack_ul_tti_request SFN/Slot:708.18
avril 09 13:41:31 [0m1712662891.146912 [PHY]   pack_ul_tti_request SFN/Slot:708.19
avril 09 13:41:31 [0m1712662891.154334 [NR_MAC]   (708/17)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.156703 [NR_MAC]     709. 7 Scheduling pucch reception in  709. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.156714 [PHY]   pack_ul_tti_request SFN/Slot:709.7
avril 09 13:41:31 [0m1712662891.156717 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.167858 [NR_MAC]   (709/7)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.170092 [NR_MAC]     709.17 Scheduling pucch reception in  709.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.170098 [PHY]   pack_ul_tti_request SFN/Slot:709.17
avril 09 13:41:31 [0m1712662891.170100 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.171290 [PHY]   pack_ul_tti_request SFN/Slot:709.18
avril 09 13:41:31 [0m1712662891.172448 [PHY]   pack_ul_tti_request SFN/Slot:709.19
avril 09 13:41:31 [0m1712662891.180080 [NR_MAC]   (709/17)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.182736 [NR_MAC]     710. 7 Scheduling pucch reception in  710. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.182762 [PHY]   pack_ul_tti_request SFN/Slot:710.7
avril 09 13:41:31 [0m1712662891.182765 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.193865 [NR_MAC]   (710/7)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.196118 [NR_MAC]     710.17 Scheduling pucch reception in  710.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.196123 [PHY]   pack_ul_tti_request SFN/Slot:710.17
avril 09 13:41:31 [0m1712662891.196125 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.197338 [PHY]   pack_ul_tti_request SFN/Slot:710.18
avril 09 13:41:31 [0m1712662891.198540 [PHY]   pack_ul_tti_request SFN/Slot:710.19
avril 09 13:41:31 [0m1712662891.206315 [NR_MAC]   (710/17)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.208901 [NR_MAC]     711. 7 Scheduling pucch reception in  711. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.208907 [PHY]   pack_ul_tti_request SFN/Slot:711.7
avril 09 13:41:31 [0m1712662891.208909 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.220119 [NR_MAC]   (711/7)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.222758 [NR_MAC]     711.17 Scheduling pucch reception in  711.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.222799 [PHY]   pack_ul_tti_request SFN/Slot:711.17
avril 09 13:41:31 [0m1712662891.222801 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.223912 [PHY]   pack_ul_tti_request SFN/Slot:711.18
avril 09 13:41:31 [0m1712662891.225058 [PHY]   pack_ul_tti_request SFN/Slot:711.19
avril 09 13:41:31 [0m1712662891.232883 [NR_MAC]   (711/17)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.235372 [NR_MAC]     712. 7 Scheduling pucch reception in  712. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.235394 [PHY]   pack_ul_tti_request SFN/Slot:712.7
avril 09 13:41:31 [0m1712662891.235397 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.237441 [NR_MAC]     712. 8 Scheduling pucch reception in  712. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:31 [0m1712662891.237478 [PHY]   pack_ul_tti_request SFN/Slot:712.8
avril 09 13:41:31 [0m1712662891.237488 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:31 [0m1712662891.246391 [NR_MAC]   (712/7)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.248964 [NR_MAC]     712.17 Scheduling pucch reception in  712.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.248971 [PHY]   pack_ul_tti_request SFN/Slot:712.17
avril 09 13:41:31 [0m1712662891.248973 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.250067 [PHY]   pack_ul_tti_request SFN/Slot:712.18
avril 09 13:41:31 [0m1712662891.251276 [PHY]   pack_ul_tti_request SFN/Slot:712.19
avril 09 13:41:31 [0m1712662891.259037 [NR_MAC]   (712/17)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.261491 [NR_MAC]     713. 7 Scheduling pucch reception in  713. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.261502 [PHY]   pack_ul_tti_request SFN/Slot:713.7
avril 09 13:41:31 [0m1712662891.261504 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.272813 [NR_MAC]   (713/7)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.275099 [NR_MAC]     713.17 Scheduling pucch reception in  713.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.275105 [PHY]   pack_ul_tti_request SFN/Slot:713.17
avril 09 13:41:31 [0m1712662891.275107 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.276169 [PHY]   pack_ul_tti_request SFN/Slot:713.18
avril 09 13:41:31 [0m1712662891.277494 [PHY]   pack_ul_tti_request SFN/Slot:713.19
avril 09 13:41:31 [0m1712662891.285119 [NR_MAC]   (713/17)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.287766 [NR_MAC]     714. 7 Scheduling pucch reception in  714. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.287771 [PHY]   pack_ul_tti_request SFN/Slot:714.7
avril 09 13:41:31 [0m1712662891.287773 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.299036 [NR_MAC]   (714/7)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.301742 [NR_MAC]     714.17 Scheduling pucch reception in  714.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.301767 [PHY]   pack_ul_tti_request SFN/Slot:714.17
avril 09 13:41:31 [0m1712662891.301769 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.302914 [PHY]   pack_ul_tti_request SFN/Slot:714.18
avril 09 13:41:31 [0m1712662891.304130 [PHY]   pack_ul_tti_request SFN/Slot:714.19
avril 09 13:41:31 [0m1712662891.311849 [NR_MAC]   (714/17)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.314115 [NR_MAC]     715. 7 Scheduling pucch reception in  715. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.314122 [PHY]   pack_ul_tti_request SFN/Slot:715.7
avril 09 13:41:31 [0m1712662891.314125 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.325123 [NR_MAC]   (715/7)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.327776 [NR_MAC]     715.17 Scheduling pucch reception in  715.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.327789 [PHY]   pack_ul_tti_request SFN/Slot:715.17
avril 09 13:41:31 [0m1712662891.327791 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.328905 [PHY]   pack_ul_tti_request SFN/Slot:715.18
avril 09 13:41:31 [0m1712662891.330042 [PHY]   pack_ul_tti_request SFN/Slot:715.19
avril 09 13:41:31 [0m1712662891.337546 [NR_MAC]   (715/17)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.340006 [NR_MAC]     716. 7 Scheduling pucch reception in  716. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.340015 [PHY]   pack_ul_tti_request SFN/Slot:716.7
avril 09 13:41:31 [0m1712662891.340017 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.351086 [NR_MAC]   (716/7)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.353683 [NR_MAC]     716.17 Scheduling pucch reception in  716.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.353690 [PHY]   pack_ul_tti_request SFN/Slot:716.17
avril 09 13:41:31 [0m1712662891.353692 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.354804 [PHY]   pack_ul_tti_request SFN/Slot:716.18
avril 09 13:41:31 [0m1712662891.356047 [PHY]   pack_ul_tti_request SFN/Slot:716.19
avril 09 13:41:31 [0m1712662891.357301 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 717/0 
avril 09 13:41:31 [0m1712662891.363741 [NR_MAC]   (716/17)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.366343 [NR_MAC]   pucch_acknack  717. 7 Scheduling pucch reception in  717. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.366354 [PHY]   pack_ul_tti_request SFN/Slot:717.7
avril 09 13:41:31 [0m1712662891.366361 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.377128 [NR_MAC]   (717/7)uci_01->pduBitmap:3
avril 09 13:41:31 [0m1712662891.379603 [NR_MAC]     717.17 Scheduling pucch reception in  717.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.379611 [PHY]   pack_ul_tti_request SFN/Slot:717.17
avril 09 13:41:31 [0m1712662891.379614 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.380693 [PHY]   pack_ul_tti_request SFN/Slot:717.18
avril 09 13:41:31 [0m1712662891.381898 [PHY]   pack_ul_tti_request SFN/Slot:717.19
avril 09 13:41:31 [0m1712662891.389215 [NR_MAC]   (717/17)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.391745 [NR_MAC]     718. 7 Scheduling pucch reception in  718. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.391752 [PHY]   pack_ul_tti_request SFN/Slot:718.7
avril 09 13:41:31 [0m1712662891.391755 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.402298 [NR_MAC]   (718/7)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.404705 [NR_MAC]     718.17 Scheduling pucch reception in  718.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.404715 [PHY]   pack_ul_tti_request SFN/Slot:718.17
avril 09 13:41:31 [0m1712662891.404718 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.405776 [PHY]   pack_ul_tti_request SFN/Slot:718.18
avril 09 13:41:31 [0m1712662891.406993 [PHY]   pack_ul_tti_request SFN/Slot:718.19
avril 09 13:41:31 [0m1712662891.414567 [NR_MAC]   (718/17)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.415868 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 719/6 
avril 09 13:41:31 [0m1712662891.416913 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 719/7 
avril 09 13:41:31 [0m1712662891.416919 [NR_MAC]     719. 7 Scheduling pucch reception in  719. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.416936 [PHY]   pack_ul_tti_request SFN/Slot:719.7
avril 09 13:41:31 [0m1712662891.416939 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.427413 [NR_MAC]   (719/7)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.430013 [NR_MAC]   pucch_acknack  719.17 Scheduling pucch reception in  719.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.430022 [PHY]   pack_ul_tti_request SFN/Slot:719.17
avril 09 13:41:31 [0m1712662891.430030 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.431223 [PHY]   pack_ul_tti_request SFN/Slot:719.18
avril 09 13:41:31 [0m1712662891.432583 [PHY]   pack_ul_tti_request SFN/Slot:719.19
avril 09 13:41:31 [0m1712662891.440195 [NR_MAC]   (719/17)uci_01->pduBitmap:3
avril 09 13:41:31 [0m1712662891.442628 [NR_MAC]     720. 7 Scheduling pucch reception in  720. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.442637 [PHY]   pack_ul_tti_request SFN/Slot:720.7
avril 09 13:41:31 [0m1712662891.442639 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.444970 [NR_MAC]     720. 8 Scheduling pucch reception in  720. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:31 [0m1712662891.444993 [PHY]   pack_ul_tti_request SFN/Slot:720.8
avril 09 13:41:31 [0m1712662891.444994 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:31 [0m1712662891.454396 [NR_MAC]   (720/7)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.456909 [NR_MAC]     720.17 Scheduling pucch reception in  720.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.456922 [PHY]   pack_ul_tti_request SFN/Slot:720.17
avril 09 13:41:31 [0m1712662891.456926 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.458070 [PHY]   pack_ul_tti_request SFN/Slot:720.18
avril 09 13:41:31 [0m1712662891.459265 [PHY]   pack_ul_tti_request SFN/Slot:720.19
avril 09 13:41:31 [0m1712662891.467166 [NR_MAC]   (720/17)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.469783 [NR_MAC]     721. 7 Scheduling pucch reception in  721. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.469792 [PHY]   pack_ul_tti_request SFN/Slot:721.7
avril 09 13:41:31 [0m1712662891.469796 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.480577 [NR_MAC]   (721/7)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.482930 [NR_MAC]     721.17 Scheduling pucch reception in  721.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.482938 [PHY]   pack_ul_tti_request SFN/Slot:721.17
avril 09 13:41:31 [0m1712662891.482940 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.484008 [PHY]   pack_ul_tti_request SFN/Slot:721.18
avril 09 13:41:31 [0m1712662891.485208 [PHY]   pack_ul_tti_request SFN/Slot:721.19
avril 09 13:41:31 [0m1712662891.492528 [NR_MAC]   (721/17)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.495083 [NR_MAC]     722. 7 Scheduling pucch reception in  722. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.495095 [PHY]   pack_ul_tti_request SFN/Slot:722.7
avril 09 13:41:31 [0m1712662891.495099 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.506054 [NR_MAC]   (722/7)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.508490 [NR_MAC]     722.17 Scheduling pucch reception in  722.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.508498 [PHY]   pack_ul_tti_request SFN/Slot:722.17
avril 09 13:41:31 [0m1712662891.508500 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.509604 [PHY]   pack_ul_tti_request SFN/Slot:722.18
avril 09 13:41:31 [0m1712662891.510865 [PHY]   pack_ul_tti_request SFN/Slot:722.19
avril 09 13:41:31 [0m1712662891.518441 [NR_MAC]   (722/17)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.520893 [NR_MAC]     723. 7 Scheduling pucch reception in  723. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.520901 [PHY]   pack_ul_tti_request SFN/Slot:723.7
avril 09 13:41:31 [0m1712662891.520913 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.532066 [NR_MAC]   (723/7)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.534583 [NR_MAC]     723.17 Scheduling pucch reception in  723.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.534626 [PHY]   pack_ul_tti_request SFN/Slot:723.17
avril 09 13:41:31 [0m1712662891.534639 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.535867 [PHY]   pack_ul_tti_request SFN/Slot:723.18
avril 09 13:41:31 [0m1712662891.536990 [PHY]   pack_ul_tti_request SFN/Slot:723.19
avril 09 13:41:31 [0m1712662891.544540 [NR_MAC]   (723/17)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.546990 [NR_MAC]     724. 7 Scheduling pucch reception in  724. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.546998 [PHY]   pack_ul_tti_request SFN/Slot:724.7
avril 09 13:41:31 [0m1712662891.547000 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.557939 [NR_MAC]   (724/7)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.560404 [NR_MAC]     724.17 Scheduling pucch reception in  724.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.560419 [PHY]   pack_ul_tti_request SFN/Slot:724.17
avril 09 13:41:31 [0m1712662891.560422 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.561527 [PHY]   pack_ul_tti_request SFN/Slot:724.18
avril 09 13:41:31 [0m1712662891.562843 [PHY]   pack_ul_tti_request SFN/Slot:724.19
avril 09 13:41:31 [0m1712662891.570477 [NR_MAC]   (724/17)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.572988 [NR_MAC]     725. 7 Scheduling pucch reception in  725. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.573000 [PHY]   pack_ul_tti_request SFN/Slot:725.7
avril 09 13:41:31 [0m1712662891.573004 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.584030 [NR_MAC]   (725/7)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.586672 [NR_MAC]     725.17 Scheduling pucch reception in  725.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.586679 [PHY]   pack_ul_tti_request SFN/Slot:725.17
avril 09 13:41:31 [0m1712662891.586682 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.587887 [PHY]   pack_ul_tti_request SFN/Slot:725.18
avril 09 13:41:31 [0m1712662891.589091 [PHY]   pack_ul_tti_request SFN/Slot:725.19
avril 09 13:41:31 [0m1712662891.596865 [NR_MAC]   (725/17)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.599259 [NR_MAC]     726. 7 Scheduling pucch reception in  726. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.599266 [PHY]   pack_ul_tti_request SFN/Slot:726.7
avril 09 13:41:31 [0m1712662891.599269 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.610407 [NR_MAC]   (726/7)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.612904 [NR_MAC]     726.17 Scheduling pucch reception in  726.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.612915 [PHY]   pack_ul_tti_request SFN/Slot:726.17
avril 09 13:41:31 [0m1712662891.612917 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.613990 [PHY]   pack_ul_tti_request SFN/Slot:726.18
avril 09 13:41:31 [0m1712662891.615243 [PHY]   pack_ul_tti_request SFN/Slot:726.19
avril 09 13:41:31 [0m1712662891.616457 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 727/0 
avril 09 13:41:31 [0m1712662891.622981 [NR_MAC]   (726/17)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.625555 [NR_MAC]   pucch_acknack  727. 7 Scheduling pucch reception in  727. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.625561 [PHY]   pack_ul_tti_request SFN/Slot:727.7
avril 09 13:41:31 [0m1712662891.625564 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.636717 [NR_MAC]   (727/7)uci_01->pduBitmap:3
avril 09 13:41:31 [0m1712662891.639023 [NR_MAC]     727.17 Scheduling pucch reception in  727.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.639031 [PHY]   pack_ul_tti_request SFN/Slot:727.17
avril 09 13:41:31 [0m1712662891.639033 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.640079 [PHY]   pack_ul_tti_request SFN/Slot:727.18
avril 09 13:41:31 [0m1712662891.641374 [PHY]   pack_ul_tti_request SFN/Slot:727.19
avril 09 13:41:31 [0m1712662891.649315 [NR_MAC]   (727/17)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.651891 [NR_MAC]     728. 7 Scheduling pucch reception in  728. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.651899 [PHY]   pack_ul_tti_request SFN/Slot:728.7
avril 09 13:41:31 [0m1712662891.651902 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.653955 [NR_MAC]     728. 8 Scheduling pucch reception in  728. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:31 [0m1712662891.653960 [PHY]   pack_ul_tti_request SFN/Slot:728.8
avril 09 13:41:31 [0m1712662891.653961 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:31 [0m1712662891.663034 [NR_MAC]   (728/7)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.665703 [NR_MAC]     728.17 Scheduling pucch reception in  728.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.665754 [PHY]   pack_ul_tti_request SFN/Slot:728.17
avril 09 13:41:31 [0m1712662891.665766 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.666982 [PHY]   pack_ul_tti_request SFN/Slot:728.18
avril 09 13:41:31 [0m1712662891.668173 [PHY]   pack_ul_tti_request SFN/Slot:728.19
avril 09 13:41:31 [0m1712662891.675939 [NR_MAC]   (728/17)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.678282 [NR_MAC]     729. 7 Scheduling pucch reception in  729. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.678289 [PHY]   pack_ul_tti_request SFN/Slot:729.7
avril 09 13:41:31 [0m1712662891.678291 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.689706 [NR_MAC]   (729/7)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.692016 [NR_MAC]     729.17 Scheduling pucch reception in  729.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.692024 [PHY]   pack_ul_tti_request SFN/Slot:729.17
avril 09 13:41:31 [0m1712662891.692026 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.693085 [PHY]   pack_ul_tti_request SFN/Slot:729.18
avril 09 13:41:31 [0m1712662891.694243 [PHY]   pack_ul_tti_request SFN/Slot:729.19
avril 09 13:41:31 [0m1712662891.702088 [NR_MAC]   (729/17)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.704678 [NR_MAC]     730. 7 Scheduling pucch reception in  730. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.704685 [PHY]   pack_ul_tti_request SFN/Slot:730.7
avril 09 13:41:31 [0m1712662891.704688 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.715893 [NR_MAC]   (730/7)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.718109 [NR_MAC]     730.17 Scheduling pucch reception in  730.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.718115 [PHY]   pack_ul_tti_request SFN/Slot:730.17
avril 09 13:41:31 [0m1712662891.718118 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.719307 [PHY]   pack_ul_tti_request SFN/Slot:730.18
avril 09 13:41:31 [0m1712662891.720535 [PHY]   pack_ul_tti_request SFN/Slot:730.19
avril 09 13:41:31 [0m1712662891.728230 [NR_MAC]   (730/17)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.730961 [NR_MAC]     731. 7 Scheduling pucch reception in  731. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.730967 [PHY]   pack_ul_tti_request SFN/Slot:731.7
avril 09 13:41:31 [0m1712662891.730970 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.741693 [NR_MAC]   (731/7)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.744109 [NR_MAC]     731.17 Scheduling pucch reception in  731.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.744121 [PHY]   pack_ul_tti_request SFN/Slot:731.17
avril 09 13:41:31 [0m1712662891.744124 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.745345 [PHY]   pack_ul_tti_request SFN/Slot:731.18
avril 09 13:41:31 [0m1712662891.746648 [PHY]   pack_ul_tti_request SFN/Slot:731.19
avril 09 13:41:31 [0m1712662891.754317 [NR_MAC]   (731/17)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.756776 [NR_MAC]     732. 7 Scheduling pucch reception in  732. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.756784 [PHY]   pack_ul_tti_request SFN/Slot:732.7
avril 09 13:41:31 [0m1712662891.756787 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.768032 [NR_MAC]   (732/7)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.770624 [NR_MAC]     732.17 Scheduling pucch reception in  732.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.770633 [PHY]   pack_ul_tti_request SFN/Slot:732.17
avril 09 13:41:31 [0m1712662891.770635 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.771856 [PHY]   pack_ul_tti_request SFN/Slot:732.18
avril 09 13:41:31 [0m1712662891.773005 [PHY]   pack_ul_tti_request SFN/Slot:732.19
avril 09 13:41:31 [0m1712662891.780570 [NR_MAC]   (732/17)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.782949 [NR_MAC]     733. 7 Scheduling pucch reception in  733. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.782961 [PHY]   pack_ul_tti_request SFN/Slot:733.7
avril 09 13:41:31 [0m1712662891.782964 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.793939 [NR_MAC]   (733/7)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.796409 [NR_MAC]     733.17 Scheduling pucch reception in  733.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.796420 [PHY]   pack_ul_tti_request SFN/Slot:733.17
avril 09 13:41:31 [0m1712662891.796425 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.797988 [PHY]   pack_ul_tti_request SFN/Slot:733.18
avril 09 13:41:31 [0m1712662891.799310 [PHY]   pack_ul_tti_request SFN/Slot:733.19
avril 09 13:41:31 [0m1712662891.806979 [NR_MAC]   (733/17)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.809484 [NR_MAC]     734. 7 Scheduling pucch reception in  734. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.809495 [PHY]   pack_ul_tti_request SFN/Slot:734.7
avril 09 13:41:31 [0m1712662891.809499 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.820604 [NR_MAC]   (734/7)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.822986 [NR_MAC]     734.17 Scheduling pucch reception in  734.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.822996 [PHY]   pack_ul_tti_request SFN/Slot:734.17
avril 09 13:41:31 [0m1712662891.822999 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.824261 [PHY]   pack_ul_tti_request SFN/Slot:734.18
avril 09 13:41:31 [0m1712662891.825423 [PHY]   pack_ul_tti_request SFN/Slot:734.19
avril 09 13:41:31 [0m1712662891.832922 [NR_MAC]   (734/17)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.835477 [NR_MAC]     735. 7 Scheduling pucch reception in  735. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.835489 [PHY]   pack_ul_tti_request SFN/Slot:735.7
avril 09 13:41:31 [0m1712662891.835493 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.846379 [NR_MAC]   (735/7)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.848932 [NR_MAC]     735.17 Scheduling pucch reception in  735.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.848942 [PHY]   pack_ul_tti_request SFN/Slot:735.17
avril 09 13:41:31 [0m1712662891.848944 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.850057 [PHY]   pack_ul_tti_request SFN/Slot:735.18
avril 09 13:41:31 [0m1712662891.851186 [PHY]   pack_ul_tti_request SFN/Slot:735.19
avril 09 13:41:31 [0m1712662891.858851 [NR_MAC]   (735/17)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.861409 [NR_MAC]     736. 7 Scheduling pucch reception in  736. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.861424 [PHY]   pack_ul_tti_request SFN/Slot:736.7
avril 09 13:41:31 [0m1712662891.861429 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.863554 [NR_MAC]     736. 8 Scheduling pucch reception in  736. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:31 [0m1712662891.863568 [PHY]   pack_ul_tti_request SFN/Slot:736.8
avril 09 13:41:31 [0m1712662891.863571 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:31 [0m1712662891.872702 [NR_MAC]   (736/7)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.875078 [NR_MAC]     736.17 Scheduling pucch reception in  736.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.875088 [PHY]   pack_ul_tti_request SFN/Slot:736.17
avril 09 13:41:31 [0m1712662891.875091 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.876193 [PHY]   pack_ul_tti_request SFN/Slot:736.18
avril 09 13:41:31 [0m1712662891.877377 [PHY]   pack_ul_tti_request SFN/Slot:736.19
avril 09 13:41:31 [0m1712662891.878594 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 737/0 
avril 09 13:41:31 [0m1712662891.885015 [NR_MAC]   (736/17)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.887544 [NR_MAC]   pucch_acknack  737. 7 Scheduling pucch reception in  737. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.887552 [PHY]   pack_ul_tti_request SFN/Slot:737.7
avril 09 13:41:31 [0m1712662891.887555 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.898522 [NR_MAC]   (737/7)uci_01->pduBitmap:3
avril 09 13:41:31 [0m1712662891.900982 [NR_MAC]     737.17 Scheduling pucch reception in  737.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.900995 [PHY]   pack_ul_tti_request SFN/Slot:737.17
avril 09 13:41:31 [0m1712662891.900997 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.902166 [PHY]   pack_ul_tti_request SFN/Slot:737.18
avril 09 13:41:31 [0m1712662891.903435 [PHY]   pack_ul_tti_request SFN/Slot:737.19
avril 09 13:41:31 [0m1712662891.911214 [NR_MAC]   (737/17)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.913755 [NR_MAC]     738. 7 Scheduling pucch reception in  738. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.913761 [PHY]   pack_ul_tti_request SFN/Slot:738.7
avril 09 13:41:31 [0m1712662891.913763 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.924781 [NR_MAC]   (738/7)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.927125 [NR_MAC]     738.17 Scheduling pucch reception in  738.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.927131 [PHY]   pack_ul_tti_request SFN/Slot:738.17
avril 09 13:41:31 [0m1712662891.927134 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.928433 [PHY]   pack_ul_tti_request SFN/Slot:738.18
avril 09 13:41:31 [0m1712662891.929563 [PHY]   pack_ul_tti_request SFN/Slot:738.19
avril 09 13:41:31 [0m1712662891.937214 [NR_MAC]   (738/17)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.939937 [NR_MAC]     739. 7 Scheduling pucch reception in  739. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.939945 [PHY]   pack_ul_tti_request SFN/Slot:739.7
avril 09 13:41:31 [0m1712662891.939949 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.950827 [NR_MAC]   (739/7)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.953209 [NR_MAC]     739.17 Scheduling pucch reception in  739.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.953217 [PHY]   pack_ul_tti_request SFN/Slot:739.17
avril 09 13:41:31 [0m1712662891.953219 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.954483 [PHY]   pack_ul_tti_request SFN/Slot:739.18
avril 09 13:41:31 [0m1712662891.955757 [PHY]   pack_ul_tti_request SFN/Slot:739.19
avril 09 13:41:31 [0m1712662891.963423 [NR_MAC]   (739/17)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.966045 [NR_MAC]     740. 7 Scheduling pucch reception in  740. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.966051 [PHY]   pack_ul_tti_request SFN/Slot:740.7
avril 09 13:41:31 [0m1712662891.966054 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.977299 [NR_MAC]   (740/7)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.979730 [NR_MAC]     740.17 Scheduling pucch reception in  740.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.979756 [PHY]   pack_ul_tti_request SFN/Slot:740.17
avril 09 13:41:31 [0m1712662891.979759 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662891.981025 [PHY]   pack_ul_tti_request SFN/Slot:740.18
avril 09 13:41:31 [0m1712662891.982075 [PHY]   pack_ul_tti_request SFN/Slot:740.19
avril 09 13:41:31 [0m1712662891.989849 [NR_MAC]   (740/17)uci_01->pduBitmap:1
avril 09 13:41:31 [0m1712662891.992246 [NR_MAC]     741. 7 Scheduling pucch reception in  741. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:31 [0m1712662891.992256 [PHY]   pack_ul_tti_request SFN/Slot:741.7
avril 09 13:41:31 [0m1712662891.992272 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:31 [0m1712662892.003631 [NR_MAC]   (741/7)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.005966 [NR_MAC]     741.17 Scheduling pucch reception in  741.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.005975 [PHY]   pack_ul_tti_request SFN/Slot:741.17
avril 09 13:41:32 [0m1712662892.005978 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.007198 [PHY]   pack_ul_tti_request SFN/Slot:741.18
avril 09 13:41:32 [0m1712662892.008445 [PHY]   pack_ul_tti_request SFN/Slot:741.19
avril 09 13:41:32 [0m1712662892.016084 [NR_MAC]   (741/17)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.018679 [NR_MAC]     742. 7 Scheduling pucch reception in  742. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.018689 [PHY]   pack_ul_tti_request SFN/Slot:742.7
avril 09 13:41:32 [0m1712662892.018692 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.030030 [NR_MAC]   (742/7)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.032563 [NR_MAC]     742.17 Scheduling pucch reception in  742.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.032575 [PHY]   pack_ul_tti_request SFN/Slot:742.17
avril 09 13:41:32 [0m1712662892.032578 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.033618 [PHY]   pack_ul_tti_request SFN/Slot:742.18
avril 09 13:41:32 [0m1712662892.034953 [PHY]   pack_ul_tti_request SFN/Slot:742.19
avril 09 13:41:32 [0m1712662892.042819 [NR_MAC]   (742/17)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.045082 [NR_MAC]     743. 7 Scheduling pucch reception in  743. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.045086 [PHY]   pack_ul_tti_request SFN/Slot:743.7
avril 09 13:41:32 [0m1712662892.045088 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.056545 [NR_MAC]   (743/7)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.058899 [NR_MAC]     743.17 Scheduling pucch reception in  743.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.058918 [PHY]   pack_ul_tti_request SFN/Slot:743.17
avril 09 13:41:32 [0m1712662892.058920 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.060085 [PHY]   pack_ul_tti_request SFN/Slot:743.18
avril 09 13:41:32 [0m1712662892.061303 [PHY]   pack_ul_tti_request SFN/Slot:743.19
avril 09 13:41:32 [0m1712662892.069150 [NR_MAC]   (743/17)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.071743 [NR_MAC]     744. 7 Scheduling pucch reception in  744. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.071748 [PHY]   pack_ul_tti_request SFN/Slot:744.7
avril 09 13:41:32 [0m1712662892.071750 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.073968 [NR_MAC]     744. 8 Scheduling pucch reception in  744. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:32 [0m1712662892.073989 [PHY]   pack_ul_tti_request SFN/Slot:744.8
avril 09 13:41:32 [0m1712662892.073990 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:32 [0m1712662892.083041 [NR_MAC]   (744/7)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.085636 [NR_MAC]     744.17 Scheduling pucch reception in  744.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.085671 [PHY]   pack_ul_tti_request SFN/Slot:744.17
avril 09 13:41:32 [0m1712662892.085680 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.086873 [PHY]   pack_ul_tti_request SFN/Slot:744.18
avril 09 13:41:32 [0m1712662892.088072 [PHY]   pack_ul_tti_request SFN/Slot:744.19
avril 09 13:41:32 [0m1712662892.095823 [NR_MAC]   (744/17)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.098316 [NR_MAC]     745. 7 Scheduling pucch reception in  745. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.098320 [PHY]   pack_ul_tti_request SFN/Slot:745.7
avril 09 13:41:32 [0m1712662892.098322 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.109223 [NR_MAC]   (745/7)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.111681 [NR_MAC]     745.17 Scheduling pucch reception in  745.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.111686 [PHY]   pack_ul_tti_request SFN/Slot:745.17
avril 09 13:41:32 [0m1712662892.111688 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.112932 [PHY]   pack_ul_tti_request SFN/Slot:745.18
avril 09 13:41:32 [0m1712662892.114040 [PHY]   pack_ul_tti_request SFN/Slot:745.19
avril 09 13:41:32 [0m1712662892.121911 [NR_MAC]   (745/17)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.124287 [NR_MAC]     746. 7 Scheduling pucch reception in  746. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.124296 [PHY]   pack_ul_tti_request SFN/Slot:746.7
avril 09 13:41:32 [0m1712662892.124299 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.135336 [NR_MAC]   (746/7)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.137879 [NR_MAC]     746.17 Scheduling pucch reception in  746.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.137889 [PHY]   pack_ul_tti_request SFN/Slot:746.17
avril 09 13:41:32 [0m1712662892.137891 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.138986 [PHY]   pack_ul_tti_request SFN/Slot:746.18
avril 09 13:41:32 [0m1712662892.140198 [PHY]   pack_ul_tti_request SFN/Slot:746.19
avril 09 13:41:32 [0m1712662892.141374 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 747/0 
avril 09 13:41:32 [0m1712662892.147881 [NR_MAC]   (746/17)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.150259 [NR_MAC]   pucch_acknack  747. 7 Scheduling pucch reception in  747. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.150267 [PHY]   pack_ul_tti_request SFN/Slot:747.7
avril 09 13:41:32 [0m1712662892.150269 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.161465 [NR_MAC]   (747/7)uci_01->pduBitmap:3
avril 09 13:41:32 [0m1712662892.163914 [NR_MAC]     747.17 Scheduling pucch reception in  747.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.163920 [PHY]   pack_ul_tti_request SFN/Slot:747.17
avril 09 13:41:32 [0m1712662892.163923 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.165007 [PHY]   pack_ul_tti_request SFN/Slot:747.18
avril 09 13:41:32 [0m1712662892.166234 [PHY]   pack_ul_tti_request SFN/Slot:747.19
avril 09 13:41:32 [0m1712662892.174081 [NR_MAC]   (747/17)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.176655 [NR_MAC]     748. 7 Scheduling pucch reception in  748. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.176662 [PHY]   pack_ul_tti_request SFN/Slot:748.7
avril 09 13:41:32 [0m1712662892.176664 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.187224 [NR_MAC]   (748/7)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.189745 [NR_MAC]     748.17 Scheduling pucch reception in  748.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.189772 [PHY]   pack_ul_tti_request SFN/Slot:748.17
avril 09 13:41:32 [0m1712662892.189774 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.190877 [PHY]   pack_ul_tti_request SFN/Slot:748.18
avril 09 13:41:32 [0m1712662892.192082 [PHY]   pack_ul_tti_request SFN/Slot:748.19
avril 09 13:41:32 [0m1712662892.200036 [NR_MAC]   (748/17)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.202549 [NR_MAC]     749. 7 Scheduling pucch reception in  749. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.202555 [PHY]   pack_ul_tti_request SFN/Slot:749.7
avril 09 13:41:32 [0m1712662892.202558 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.213620 [NR_MAC]   (749/7)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.215952 [NR_MAC]     749.17 Scheduling pucch reception in  749.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.215964 [PHY]   pack_ul_tti_request SFN/Slot:749.17
avril 09 13:41:32 [0m1712662892.215980 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.217279 [PHY]   pack_ul_tti_request SFN/Slot:749.18
avril 09 13:41:32 [0m1712662892.218406 [PHY]   pack_ul_tti_request SFN/Slot:749.19
avril 09 13:41:32 [0m1712662892.226027 [NR_MAC]   (749/17)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.228456 [NR_MAC]     750. 7 Scheduling pucch reception in  750. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.228465 [PHY]   pack_ul_tti_request SFN/Slot:750.7
avril 09 13:41:32 [0m1712662892.228480 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.239541 [NR_MAC]   (750/7)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.241915 [NR_MAC]     750.17 Scheduling pucch reception in  750.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.241924 [PHY]   pack_ul_tti_request SFN/Slot:750.17
avril 09 13:41:32 [0m1712662892.241927 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.243071 [PHY]   pack_ul_tti_request SFN/Slot:750.18
avril 09 13:41:32 [0m1712662892.244268 [PHY]   pack_ul_tti_request SFN/Slot:750.19
avril 09 13:41:32 [0m1712662892.252123 [NR_MAC]   (750/17)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.254554 [NR_MAC]     751. 7 Scheduling pucch reception in  751. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.254560 [PHY]   pack_ul_tti_request SFN/Slot:751.7
avril 09 13:41:32 [0m1712662892.254562 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.265314 [NR_MAC]   (751/7)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.267725 [NR_MAC]     751.17 Scheduling pucch reception in  751.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.267743 [PHY]   pack_ul_tti_request SFN/Slot:751.17
avril 09 13:41:32 [0m1712662892.267747 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.268886 [PHY]   pack_ul_tti_request SFN/Slot:751.18
avril 09 13:41:32 [0m1712662892.270010 [PHY]   pack_ul_tti_request SFN/Slot:751.19
avril 09 13:41:32 [0m1712662892.277906 [NR_MAC]   (751/17)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.280316 [NR_MAC]     752. 7 Scheduling pucch reception in  752. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.280326 [PHY]   pack_ul_tti_request SFN/Slot:752.7
avril 09 13:41:32 [0m1712662892.280329 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.282412 [NR_MAC]     752. 8 Scheduling pucch reception in  752. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:32 [0m1712662892.282421 [PHY]   pack_ul_tti_request SFN/Slot:752.8
avril 09 13:41:32 [0m1712662892.282423 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:32 [0m1712662892.291391 [NR_MAC]   (752/7)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.293841 [NR_MAC]     752.17 Scheduling pucch reception in  752.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.293857 [PHY]   pack_ul_tti_request SFN/Slot:752.17
avril 09 13:41:32 [0m1712662892.293861 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.294879 [PHY]   pack_ul_tti_request SFN/Slot:752.18
avril 09 13:41:32 [0m1712662892.296065 [PHY]   pack_ul_tti_request SFN/Slot:752.19
avril 09 13:41:32 [0m1712662892.303709 [NR_MAC]   (752/17)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.306055 [NR_MAC]     753. 7 Scheduling pucch reception in  753. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.306063 [PHY]   pack_ul_tti_request SFN/Slot:753.7
avril 09 13:41:32 [0m1712662892.306066 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.317284 [NR_MAC]   (753/7)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.319804 [NR_MAC]     753.17 Scheduling pucch reception in  753.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.319810 [PHY]   pack_ul_tti_request SFN/Slot:753.17
avril 09 13:41:32 [0m1712662892.319812 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.320931 [PHY]   pack_ul_tti_request SFN/Slot:753.18
avril 09 13:41:32 [0m1712662892.322045 [PHY]   pack_ul_tti_request SFN/Slot:753.19
avril 09 13:41:32 [0m1712662892.329847 [NR_MAC]   (753/17)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.332180 [NR_MAC]     754. 7 Scheduling pucch reception in  754. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.332185 [PHY]   pack_ul_tti_request SFN/Slot:754.7
avril 09 13:41:32 [0m1712662892.332188 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.343392 [NR_MAC]   (754/7)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.345930 [NR_MAC]     754.17 Scheduling pucch reception in  754.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.345940 [PHY]   pack_ul_tti_request SFN/Slot:754.17
avril 09 13:41:32 [0m1712662892.345941 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.347194 [PHY]   pack_ul_tti_request SFN/Slot:754.18
avril 09 13:41:32 [0m1712662892.348424 [PHY]   pack_ul_tti_request SFN/Slot:754.19
avril 09 13:41:32 [0m1712662892.356256 [NR_MAC]   (754/17)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.358763 [NR_MAC]     755. 7 Scheduling pucch reception in  755. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.358772 [PHY]   pack_ul_tti_request SFN/Slot:755.7
avril 09 13:41:32 [0m1712662892.358774 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.370497 [NR_MAC]   (755/7)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.372881 [NR_MAC]     755.17 Scheduling pucch reception in  755.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.372888 [PHY]   pack_ul_tti_request SFN/Slot:755.17
avril 09 13:41:32 [0m1712662892.372890 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.374056 [PHY]   pack_ul_tti_request SFN/Slot:755.18
avril 09 13:41:32 [0m1712662892.375218 [PHY]   pack_ul_tti_request SFN/Slot:755.19
avril 09 13:41:32 [0m1712662892.382993 [NR_MAC]   (755/17)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.385372 [NR_MAC]     756. 7 Scheduling pucch reception in  756. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.385378 [PHY]   pack_ul_tti_request SFN/Slot:756.7
avril 09 13:41:32 [0m1712662892.385380 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.396558 [NR_MAC]   (756/7)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.398917 [NR_MAC]     756.17 Scheduling pucch reception in  756.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.398928 [PHY]   pack_ul_tti_request SFN/Slot:756.17
avril 09 13:41:32 [0m1712662892.398931 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.399978 [PHY]   pack_ul_tti_request SFN/Slot:756.18
avril 09 13:41:32 [0m1712662892.401161 [PHY]   pack_ul_tti_request SFN/Slot:756.19
avril 09 13:41:32 [0m1712662892.402500 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 757/0 
avril 09 13:41:32 [0m1712662892.408775 [NR_MAC]   (756/17)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.411156 [NR_MAC]   pucch_acknack  757. 7 Scheduling pucch reception in  757. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.411165 [PHY]   pack_ul_tti_request SFN/Slot:757.7
avril 09 13:41:32 [0m1712662892.411169 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.422268 [NR_MAC]   (757/7)uci_01->pduBitmap:3
avril 09 13:41:32 [0m1712662892.424725 [NR_MAC]     757.17 Scheduling pucch reception in  757.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.424735 [PHY]   pack_ul_tti_request SFN/Slot:757.17
avril 09 13:41:32 [0m1712662892.424737 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.425883 [PHY]   pack_ul_tti_request SFN/Slot:757.18
avril 09 13:41:32 [0m1712662892.427098 [PHY]   pack_ul_tti_request SFN/Slot:757.19
avril 09 13:41:32 [0m1712662892.434811 [NR_MAC]   (757/17)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.436282 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 758/6 
avril 09 13:41:32 [0m1712662892.437355 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 758/7 
avril 09 13:41:32 [0m1712662892.437361 [NR_MAC]     758. 7 Scheduling pucch reception in  758. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.437374 [PHY]   pack_ul_tti_request SFN/Slot:758.7
avril 09 13:41:32 [0m1712662892.437379 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.448697 [NR_MAC]   (758/7)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.451052 [NR_MAC]   pucch_acknack  758.17 Scheduling pucch reception in  758.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.451057 [PHY]   pack_ul_tti_request SFN/Slot:758.17
avril 09 13:41:32 [0m1712662892.451059 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.452337 [PHY]   pack_ul_tti_request SFN/Slot:758.18
avril 09 13:41:32 [0m1712662892.453646 [PHY]   pack_ul_tti_request SFN/Slot:758.19
avril 09 13:41:32 [0m1712662892.461288 [NR_MAC]   (758/17)uci_01->pduBitmap:3
avril 09 13:41:32 [0m1712662892.463966 [NR_MAC]     759. 7 Scheduling pucch reception in  759. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.463972 [PHY]   pack_ul_tti_request SFN/Slot:759.7
avril 09 13:41:32 [0m1712662892.463974 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.475161 [NR_MAC]   (759/7)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.477744 [NR_MAC]     759.17 Scheduling pucch reception in  759.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.477773 [PHY]   pack_ul_tti_request SFN/Slot:759.17
avril 09 13:41:32 [0m1712662892.477783 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.478949 [PHY]   pack_ul_tti_request SFN/Slot:759.18
avril 09 13:41:32 [0m1712662892.480094 [PHY]   pack_ul_tti_request SFN/Slot:759.19
avril 09 13:41:32 [0m1712662892.488184 [NR_MAC]   (759/17)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.490842 [NR_MAC]     760. 7 Scheduling pucch reception in  760. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.490850 [PHY]   pack_ul_tti_request SFN/Slot:760.7
avril 09 13:41:32 [0m1712662892.490854 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.493060 [NR_MAC]     760. 8 Scheduling pucch reception in  760. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:32 [0m1712662892.493066 [PHY]   pack_ul_tti_request SFN/Slot:760.8
avril 09 13:41:32 [0m1712662892.493067 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:32 [0m1712662892.502153 [NR_MAC]   (760/7)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.504762 [NR_MAC]     760.17 Scheduling pucch reception in  760.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.504769 [PHY]   pack_ul_tti_request SFN/Slot:760.17
avril 09 13:41:32 [0m1712662892.504771 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.505916 [PHY]   pack_ul_tti_request SFN/Slot:760.18
avril 09 13:41:32 [0m1712662892.507116 [PHY]   pack_ul_tti_request SFN/Slot:760.19
avril 09 13:41:32 [0m1712662892.515158 [NR_MAC]   (760/17)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.517736 [NR_MAC]     761. 7 Scheduling pucch reception in  761. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.517750 [PHY]   pack_ul_tti_request SFN/Slot:761.7
avril 09 13:41:32 [0m1712662892.517754 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.528905 [NR_MAC]   (761/7)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.531344 [NR_MAC]     761.17 Scheduling pucch reception in  761.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.531356 [PHY]   pack_ul_tti_request SFN/Slot:761.17
avril 09 13:41:32 [0m1712662892.531358 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.532612 [PHY]   pack_ul_tti_request SFN/Slot:761.18
avril 09 13:41:32 [0m1712662892.533745 [PHY]   pack_ul_tti_request SFN/Slot:761.19
avril 09 13:41:32 [0m1712662892.541350 [NR_MAC]   (761/17)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.543761 [NR_MAC]     762. 7 Scheduling pucch reception in  762. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.543771 [PHY]   pack_ul_tti_request SFN/Slot:762.7
avril 09 13:41:32 [0m1712662892.543775 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.554623 [NR_MAC]   (762/7)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.556928 [NR_MAC]     762.17 Scheduling pucch reception in  762.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.556937 [PHY]   pack_ul_tti_request SFN/Slot:762.17
avril 09 13:41:32 [0m1712662892.556940 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.558086 [PHY]   pack_ul_tti_request SFN/Slot:762.18
avril 09 13:41:32 [0m1712662892.559298 [PHY]   pack_ul_tti_request SFN/Slot:762.19
avril 09 13:41:32 [0m1712662892.567122 [NR_MAC]   (762/17)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.569710 [NR_MAC]     763. 7 Scheduling pucch reception in  763. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.569744 [PHY]   pack_ul_tti_request SFN/Slot:763.7
avril 09 13:41:32 [0m1712662892.569747 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.580640 [NR_MAC]   (763/7)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.582957 [NR_MAC]     763.17 Scheduling pucch reception in  763.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.582968 [PHY]   pack_ul_tti_request SFN/Slot:763.17
avril 09 13:41:32 [0m1712662892.582971 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.584036 [PHY]   pack_ul_tti_request SFN/Slot:763.18
avril 09 13:41:32 [0m1712662892.585225 [PHY]   pack_ul_tti_request SFN/Slot:763.19
avril 09 13:41:32 [0m1712662892.592912 [NR_MAC]   (763/17)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.595268 [NR_MAC]     764. 7 Scheduling pucch reception in  764. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.595285 [PHY]   pack_ul_tti_request SFN/Slot:764.7
avril 09 13:41:32 [0m1712662892.595288 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.606244 [NR_MAC]   (764/7)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.608680 [NR_MAC]     764.17 Scheduling pucch reception in  764.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.608731 [PHY]   pack_ul_tti_request SFN/Slot:764.17
avril 09 13:41:32 [0m1712662892.608750 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.609892 [PHY]   pack_ul_tti_request SFN/Slot:764.18
avril 09 13:41:32 [0m1712662892.611018 [PHY]   pack_ul_tti_request SFN/Slot:764.19
avril 09 13:41:32 [0m1712662892.618828 [NR_MAC]   (764/17)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.621109 [NR_MAC]     765. 7 Scheduling pucch reception in  765. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.621116 [PHY]   pack_ul_tti_request SFN/Slot:765.7
avril 09 13:41:32 [0m1712662892.621120 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.631978 [NR_MAC]   (765/7)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.634214 [NR_MAC]     765.17 Scheduling pucch reception in  765.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.634222 [PHY]   pack_ul_tti_request SFN/Slot:765.17
avril 09 13:41:32 [0m1712662892.634225 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.635374 [PHY]   pack_ul_tti_request SFN/Slot:765.18
avril 09 13:41:32 [0m1712662892.636646 [PHY]   pack_ul_tti_request SFN/Slot:765.19
avril 09 13:41:32 [0m1712662892.644534 [NR_MAC]   (765/17)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.647005 [NR_MAC]     766. 7 Scheduling pucch reception in  766. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.647012 [PHY]   pack_ul_tti_request SFN/Slot:766.7
avril 09 13:41:32 [0m1712662892.647015 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.657825 [NR_MAC]   (766/7)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.660050 [NR_MAC]     766.17 Scheduling pucch reception in  766.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.660060 [PHY]   pack_ul_tti_request SFN/Slot:766.17
avril 09 13:41:32 [0m1712662892.660063 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.661119 [PHY]   pack_ul_tti_request SFN/Slot:766.18
avril 09 13:41:32 [0m1712662892.662410 [PHY]   pack_ul_tti_request SFN/Slot:766.19
avril 09 13:41:32 [0m1712662892.663721 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 767/0 
avril 09 13:41:32 [0m1712662892.670128 [NR_MAC]   (766/17)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.672704 [NR_MAC]   pucch_acknack  767. 7 Scheduling pucch reception in  767. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.672712 [PHY]   pack_ul_tti_request SFN/Slot:767.7
avril 09 13:41:32 [0m1712662892.672715 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.684097 [NR_MAC]   (767/7)uci_01->pduBitmap:3
avril 09 13:41:32 [0m1712662892.686715 [NR_MAC]     767.17 Scheduling pucch reception in  767.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.686725 [PHY]   pack_ul_tti_request SFN/Slot:767.17
avril 09 13:41:32 [0m1712662892.686728 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.687939 [PHY]   pack_ul_tti_request SFN/Slot:767.18
avril 09 13:41:32 [0m1712662892.689086 [PHY]   pack_ul_tti_request SFN/Slot:767.19
avril 09 13:41:32 [0m1712662892.690447 [NR_MAC]   Frame.Slot 768.0
avril 09 13:41:32 UE RNTI fabe CU-UE-ID 1 in-sync PH 0 dB PCMAX 0 dBm, average RSRP -44 (16 meas)
avril 09 13:41:32 UE fabe: dlsch_rounds 574/1/0/0, dlsch_errors 0, pucch0_DTX 0, BLER 0.00000 MCS (0) 9
avril 09 13:41:32 UE fabe: ulsch_rounds 11149/0/0/0, ulsch_errors 0, ulsch_DTX 0, BLER 0.00000 MCS (0) 9
avril 09 13:41:32 UE fabe: MAC:    TX          69343 RX         939128 bytes
avril 09 13:41:32 UE fabe: LCID 1: TX            966 RX            282 bytes
avril 09 13:41:32 UE fabe: LCID 2: TX              0 RX              0 bytes
avril 09 13:41:32 UE fabe: LCID 4: TX           8850 RX           9140 bytes
avril 09 13:41:32 
avril 09 13:41:32 [0m1712662892.697031 [NR_MAC]   (767/17)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.699654 [NR_MAC]     768. 7 Scheduling pucch reception in  768. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.699661 [PHY]   pack_ul_tti_request SFN/Slot:768.7
avril 09 13:41:32 [0m1712662892.699664 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.701995 [NR_MAC]     768. 8 Scheduling pucch reception in  768. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:32 [0m1712662892.701999 [PHY]   pack_ul_tti_request SFN/Slot:768.8
avril 09 13:41:32 [0m1712662892.702001 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:32 [0m1712662892.711134 [NR_MAC]   (768/7)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.713734 [NR_MAC]     768.17 Scheduling pucch reception in  768.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.713767 [PHY]   pack_ul_tti_request SFN/Slot:768.17
avril 09 13:41:32 [0m1712662892.713782 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.714985 [PHY]   pack_ul_tti_request SFN/Slot:768.18
avril 09 13:41:32 [0m1712662892.716123 [PHY]   pack_ul_tti_request SFN/Slot:768.19
avril 09 13:41:32 [0m1712662892.724148 [NR_MAC]   (768/17)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.726762 [NR_MAC]     769. 7 Scheduling pucch reception in  769. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.726768 [PHY]   pack_ul_tti_request SFN/Slot:769.7
avril 09 13:41:32 [0m1712662892.726770 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.738104 [NR_MAC]   (769/7)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.740741 [NR_MAC]     769.17 Scheduling pucch reception in  769.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.740746 [PHY]   pack_ul_tti_request SFN/Slot:769.17
avril 09 13:41:32 [0m1712662892.740747 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.741911 [PHY]   pack_ul_tti_request SFN/Slot:769.18
avril 09 13:41:32 [0m1712662892.743081 [PHY]   pack_ul_tti_request SFN/Slot:769.19
avril 09 13:41:32 [0m1712662892.751030 [NR_MAC]   (769/17)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.753647 [NR_MAC]     770. 7 Scheduling pucch reception in  770. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.753654 [PHY]   pack_ul_tti_request SFN/Slot:770.7
avril 09 13:41:32 [0m1712662892.753656 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.764999 [NR_MAC]   (770/7)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.767561 [NR_MAC]     770.17 Scheduling pucch reception in  770.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.767582 [PHY]   pack_ul_tti_request SFN/Slot:770.17
avril 09 13:41:32 [0m1712662892.767584 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.768719 [PHY]   pack_ul_tti_request SFN/Slot:770.18
avril 09 13:41:32 [0m1712662892.769959 [PHY]   pack_ul_tti_request SFN/Slot:770.19
avril 09 13:41:32 [0m1712662892.777968 [NR_MAC]   (770/17)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.780177 [NR_MAC]     771. 7 Scheduling pucch reception in  771. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.780186 [PHY]   pack_ul_tti_request SFN/Slot:771.7
avril 09 13:41:32 [0m1712662892.780190 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.791660 [NR_MAC]   (771/7)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.794036 [NR_MAC]     771.17 Scheduling pucch reception in  771.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.794043 [PHY]   pack_ul_tti_request SFN/Slot:771.17
avril 09 13:41:32 [0m1712662892.794044 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.795247 [PHY]   pack_ul_tti_request SFN/Slot:771.18
avril 09 13:41:32 [0m1712662892.796450 [PHY]   pack_ul_tti_request SFN/Slot:771.19
avril 09 13:41:32 [0m1712662892.803998 [NR_MAC]   (771/17)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.806717 [NR_MAC]     772. 7 Scheduling pucch reception in  772. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.806775 [PHY]   pack_ul_tti_request SFN/Slot:772.7
avril 09 13:41:32 [0m1712662892.806778 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.817687 [NR_MAC]   (772/7)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.820009 [NR_MAC]     772.17 Scheduling pucch reception in  772.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.820016 [PHY]   pack_ul_tti_request SFN/Slot:772.17
avril 09 13:41:32 [0m1712662892.820018 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.821223 [PHY]   pack_ul_tti_request SFN/Slot:772.18
avril 09 13:41:32 [0m1712662892.822438 [PHY]   pack_ul_tti_request SFN/Slot:772.19
avril 09 13:41:32 [0m1712662892.830164 [NR_MAC]   (772/17)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.832721 [NR_MAC]     773. 7 Scheduling pucch reception in  773. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.832761 [PHY]   pack_ul_tti_request SFN/Slot:773.7
avril 09 13:41:32 [0m1712662892.832781 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.844091 [NR_MAC]   (773/7)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.846800 [NR_MAC]     773.17 Scheduling pucch reception in  773.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.846841 [PHY]   pack_ul_tti_request SFN/Slot:773.17
avril 09 13:41:32 [0m1712662892.846863 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.847948 [PHY]   pack_ul_tti_request SFN/Slot:773.18
avril 09 13:41:32 [0m1712662892.849238 [PHY]   pack_ul_tti_request SFN/Slot:773.19
avril 09 13:41:32 [0m1712662892.857162 [NR_MAC]   (773/17)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.859823 [NR_MAC]     774. 7 Scheduling pucch reception in  774. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.859830 [PHY]   pack_ul_tti_request SFN/Slot:774.7
avril 09 13:41:32 [0m1712662892.859833 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.871098 [NR_MAC]   (774/7)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.873555 [NR_MAC]     774.17 Scheduling pucch reception in  774.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.873563 [PHY]   pack_ul_tti_request SFN/Slot:774.17
avril 09 13:41:32 [0m1712662892.873565 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.874764 [PHY]   pack_ul_tti_request SFN/Slot:774.18
avril 09 13:41:32 [0m1712662892.875926 [PHY]   pack_ul_tti_request SFN/Slot:774.19
avril 09 13:41:32 [0m1712662892.883826 [NR_MAC]   (774/17)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.886022 [NR_MAC]     775. 7 Scheduling pucch reception in  775. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.886029 [PHY]   pack_ul_tti_request SFN/Slot:775.7
avril 09 13:41:32 [0m1712662892.886031 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.897299 [NR_MAC]   (775/7)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.899651 [NR_MAC]     775.17 Scheduling pucch reception in  775.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.899685 [PHY]   pack_ul_tti_request SFN/Slot:775.17
avril 09 13:41:32 [0m1712662892.899696 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.900886 [PHY]   pack_ul_tti_request SFN/Slot:775.18
avril 09 13:41:32 [0m1712662892.902133 [PHY]   pack_ul_tti_request SFN/Slot:775.19
avril 09 13:41:32 [0m1712662892.909870 [NR_MAC]   (775/17)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.912343 [NR_MAC]     776. 7 Scheduling pucch reception in  776. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.912351 [PHY]   pack_ul_tti_request SFN/Slot:776.7
avril 09 13:41:32 [0m1712662892.912354 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.914473 [NR_MAC]     776. 8 Scheduling pucch reception in  776. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:32 [0m1712662892.914479 [PHY]   pack_ul_tti_request SFN/Slot:776.8
avril 09 13:41:32 [0m1712662892.914481 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:32 [0m1712662892.923330 [NR_MAC]   (776/7)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.925726 [NR_MAC]     776.17 Scheduling pucch reception in  776.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.925775 [PHY]   pack_ul_tti_request SFN/Slot:776.17
avril 09 13:41:32 [0m1712662892.925779 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.926874 [PHY]   pack_ul_tti_request SFN/Slot:776.18
avril 09 13:41:32 [0m1712662892.928059 [PHY]   pack_ul_tti_request SFN/Slot:776.19
avril 09 13:41:32 [0m1712662892.929756 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 777/0 
avril 09 13:41:32 [0m1712662892.938947 [NR_MAC]   (776/17)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.941121 [NR_MAC]   pucch_acknack  777. 7 Scheduling pucch reception in  777. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.941138 [PHY]   pack_ul_tti_request SFN/Slot:777.7
avril 09 13:41:32 [0m1712662892.941142 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.963114 [NR_MAC]   (777/7)uci_01->pduBitmap:3
avril 09 13:41:32 [0m1712662892.970679 [NR_MAC]     777.17 Scheduling pucch reception in  777.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.970687 [PHY]   pack_ul_tti_request SFN/Slot:777.17
avril 09 13:41:32 [0m1712662892.970690 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:32 [0m1712662892.972776 [PHY]   pack_ul_tti_request SFN/Slot:777.18
avril 09 13:41:32 [0m1712662892.976930 [PHY]   pack_ul_tti_request SFN/Slot:777.19
avril 09 13:41:32 [0m1712662892.990585 [NR_MAC]   (777/17)uci_01->pduBitmap:1
avril 09 13:41:32 [0m1712662892.992905 [NR_MAC]     778. 7 Scheduling pucch reception in  778. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:32 [0m1712662892.992913 [PHY]   pack_ul_tti_request SFN/Slot:778.7
avril 09 13:41:32 [0m1712662892.992917 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.007162 [NR_MAC]   (778/7)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.009378 [NR_MAC]     778.17 Scheduling pucch reception in  778.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.009386 [PHY]   pack_ul_tti_request SFN/Slot:778.17
avril 09 13:41:33 [0m1712662893.009389 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.010520 [PHY]   pack_ul_tti_request SFN/Slot:778.18
avril 09 13:41:33 [0m1712662893.011640 [PHY]   pack_ul_tti_request SFN/Slot:778.19
avril 09 13:41:33 [0m1712662893.018217 [NR_MAC]   (778/17)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.020439 [NR_MAC]     779. 7 Scheduling pucch reception in  779. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.020447 [PHY]   pack_ul_tti_request SFN/Slot:779.7
avril 09 13:41:33 [0m1712662893.020450 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.030585 [NR_MAC]   (779/7)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.032989 [NR_MAC]     779.17 Scheduling pucch reception in  779.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.032997 [PHY]   pack_ul_tti_request SFN/Slot:779.17
avril 09 13:41:33 [0m1712662893.033000 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.034078 [PHY]   pack_ul_tti_request SFN/Slot:779.18
avril 09 13:41:33 [0m1712662893.035361 [PHY]   pack_ul_tti_request SFN/Slot:779.19
avril 09 13:41:33 [0m1712662893.043080 [NR_MAC]   (779/17)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.045508 [NR_MAC]     780. 7 Scheduling pucch reception in  780. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.045516 [PHY]   pack_ul_tti_request SFN/Slot:780.7
avril 09 13:41:33 [0m1712662893.045519 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.056882 [NR_MAC]   (780/7)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.059013 [NR_MAC]     780.17 Scheduling pucch reception in  780.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.059020 [PHY]   pack_ul_tti_request SFN/Slot:780.17
avril 09 13:41:33 [0m1712662893.059023 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.060216 [PHY]   pack_ul_tti_request SFN/Slot:780.18
avril 09 13:41:33 [0m1712662893.061471 [PHY]   pack_ul_tti_request SFN/Slot:780.19
avril 09 13:41:33 [0m1712662893.069160 [NR_MAC]   (780/17)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.071787 [NR_MAC]     781. 7 Scheduling pucch reception in  781. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.071798 [PHY]   pack_ul_tti_request SFN/Slot:781.7
avril 09 13:41:33 [0m1712662893.071801 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.082685 [NR_MAC]   (781/7)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.084986 [NR_MAC]     781.17 Scheduling pucch reception in  781.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.084994 [PHY]   pack_ul_tti_request SFN/Slot:781.17
avril 09 13:41:33 [0m1712662893.084997 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.086045 [PHY]   pack_ul_tti_request SFN/Slot:781.18
avril 09 13:41:33 [0m1712662893.087148 [PHY]   pack_ul_tti_request SFN/Slot:781.19
avril 09 13:41:33 [0m1712662893.094948 [NR_MAC]   (781/17)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.097236 [NR_MAC]     782. 7 Scheduling pucch reception in  782. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.097243 [PHY]   pack_ul_tti_request SFN/Slot:782.7
avril 09 13:41:33 [0m1712662893.097246 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.108079 [NR_MAC]   (782/7)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.110474 [NR_MAC]     782.17 Scheduling pucch reception in  782.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.110481 [PHY]   pack_ul_tti_request SFN/Slot:782.17
avril 09 13:41:33 [0m1712662893.110484 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.111587 [PHY]   pack_ul_tti_request SFN/Slot:782.18
avril 09 13:41:33 [0m1712662893.112852 [PHY]   pack_ul_tti_request SFN/Slot:782.19
avril 09 13:41:33 [0m1712662893.120322 [NR_MAC]   (782/17)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.122885 [NR_MAC]     783. 7 Scheduling pucch reception in  783. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.122893 [PHY]   pack_ul_tti_request SFN/Slot:783.7
avril 09 13:41:33 [0m1712662893.122896 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.134203 [NR_MAC]   (783/7)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.136688 [NR_MAC]     783.17 Scheduling pucch reception in  783.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.136726 [PHY]   pack_ul_tti_request SFN/Slot:783.17
avril 09 13:41:33 [0m1712662893.136739 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.137955 [PHY]   pack_ul_tti_request SFN/Slot:783.18
avril 09 13:41:33 [0m1712662893.139106 [PHY]   pack_ul_tti_request SFN/Slot:783.19
avril 09 13:41:33 [0m1712662893.146731 [NR_MAC]   (783/17)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.149126 [NR_MAC]     784. 7 Scheduling pucch reception in  784. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.149134 [PHY]   pack_ul_tti_request SFN/Slot:784.7
avril 09 13:41:33 [0m1712662893.149136 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.151205 [NR_MAC]     784. 8 Scheduling pucch reception in  784. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:33 [0m1712662893.151213 [PHY]   pack_ul_tti_request SFN/Slot:784.8
avril 09 13:41:33 [0m1712662893.151214 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:33 [0m1712662893.160535 [NR_MAC]   (784/7)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.162977 [NR_MAC]     784.17 Scheduling pucch reception in  784.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.162985 [PHY]   pack_ul_tti_request SFN/Slot:784.17
avril 09 13:41:33 [0m1712662893.162987 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.164090 [PHY]   pack_ul_tti_request SFN/Slot:784.18
avril 09 13:41:33 [0m1712662893.165462 [PHY]   pack_ul_tti_request SFN/Slot:784.19
avril 09 13:41:33 [0m1712662893.173454 [NR_MAC]   (784/17)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.175874 [NR_MAC]     785. 7 Scheduling pucch reception in  785. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.175881 [PHY]   pack_ul_tti_request SFN/Slot:785.7
avril 09 13:41:33 [0m1712662893.175884 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.186835 [NR_MAC]   (785/7)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.189127 [NR_MAC]     785.17 Scheduling pucch reception in  785.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.189134 [PHY]   pack_ul_tti_request SFN/Slot:785.17
avril 09 13:41:33 [0m1712662893.189136 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.190297 [PHY]   pack_ul_tti_request SFN/Slot:785.18
avril 09 13:41:33 [0m1712662893.191595 [PHY]   pack_ul_tti_request SFN/Slot:785.19
avril 09 13:41:33 [0m1712662893.199500 [NR_MAC]   (785/17)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.202049 [NR_MAC]     786. 7 Scheduling pucch reception in  786. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.202056 [PHY]   pack_ul_tti_request SFN/Slot:786.7
avril 09 13:41:33 [0m1712662893.202059 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.213061 [NR_MAC]   (786/7)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.215668 [NR_MAC]     786.17 Scheduling pucch reception in  786.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.215678 [PHY]   pack_ul_tti_request SFN/Slot:786.17
avril 09 13:41:33 [0m1712662893.215681 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.216802 [PHY]   pack_ul_tti_request SFN/Slot:786.18
avril 09 13:41:33 [0m1712662893.217959 [PHY]   pack_ul_tti_request SFN/Slot:786.19
avril 09 13:41:33 [0m1712662893.219102 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 787/0 
avril 09 13:41:33 [0m1712662893.225700 [NR_MAC]   (786/17)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.228161 [NR_MAC]   pucch_acknack  787. 7 Scheduling pucch reception in  787. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.228168 [PHY]   pack_ul_tti_request SFN/Slot:787.7
avril 09 13:41:33 [0m1712662893.228171 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.239101 [NR_MAC]   (787/7)uci_01->pduBitmap:3
avril 09 13:41:33 [0m1712662893.241653 [NR_MAC]     787.17 Scheduling pucch reception in  787.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.241659 [PHY]   pack_ul_tti_request SFN/Slot:787.17
avril 09 13:41:33 [0m1712662893.241662 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.242847 [PHY]   pack_ul_tti_request SFN/Slot:787.18
avril 09 13:41:33 [0m1712662893.243951 [PHY]   pack_ul_tti_request SFN/Slot:787.19
avril 09 13:41:33 [0m1712662893.251551 [NR_MAC]   (787/17)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.254220 [NR_MAC]     788. 7 Scheduling pucch reception in  788. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.254239 [PHY]   pack_ul_tti_request SFN/Slot:788.7
avril 09 13:41:33 [0m1712662893.254242 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.265348 [NR_MAC]   (788/7)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.267758 [NR_MAC]     788.17 Scheduling pucch reception in  788.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.267764 [PHY]   pack_ul_tti_request SFN/Slot:788.17
avril 09 13:41:33 [0m1712662893.267765 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.268917 [PHY]   pack_ul_tti_request SFN/Slot:788.18
avril 09 13:41:33 [0m1712662893.270101 [PHY]   pack_ul_tti_request SFN/Slot:788.19
avril 09 13:41:33 [0m1712662893.277557 [NR_MAC]   (788/17)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.279941 [NR_MAC]     789. 7 Scheduling pucch reception in  789. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.279949 [PHY]   pack_ul_tti_request SFN/Slot:789.7
avril 09 13:41:33 [0m1712662893.279952 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.291358 [NR_MAC]   (789/7)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.293567 [NR_MAC]     789.17 Scheduling pucch reception in  789.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.293571 [PHY]   pack_ul_tti_request SFN/Slot:789.17
avril 09 13:41:33 [0m1712662893.293573 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.294790 [PHY]   pack_ul_tti_request SFN/Slot:789.18
avril 09 13:41:33 [0m1712662893.295890 [PHY]   pack_ul_tti_request SFN/Slot:789.19
avril 09 13:41:33 [0m1712662893.303425 [NR_MAC]   (789/17)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.306133 [NR_MAC]     790. 7 Scheduling pucch reception in  790. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.306137 [PHY]   pack_ul_tti_request SFN/Slot:790.7
avril 09 13:41:33 [0m1712662893.306139 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.317129 [NR_MAC]   (790/7)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.319567 [NR_MAC]     790.17 Scheduling pucch reception in  790.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.319605 [PHY]   pack_ul_tti_request SFN/Slot:790.17
avril 09 13:41:33 [0m1712662893.319608 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.320761 [PHY]   pack_ul_tti_request SFN/Slot:790.18
avril 09 13:41:33 [0m1712662893.322099 [PHY]   pack_ul_tti_request SFN/Slot:790.19
avril 09 13:41:33 [0m1712662893.329882 [NR_MAC]   (790/17)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.332076 [NR_MAC]     791. 7 Scheduling pucch reception in  791. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.332083 [PHY]   pack_ul_tti_request SFN/Slot:791.7
avril 09 13:41:33 [0m1712662893.332086 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.343263 [NR_MAC]   (791/7)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.345841 [NR_MAC]     791.17 Scheduling pucch reception in  791.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.345848 [PHY]   pack_ul_tti_request SFN/Slot:791.17
avril 09 13:41:33 [0m1712662893.345850 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.347025 [PHY]   pack_ul_tti_request SFN/Slot:791.18
avril 09 13:41:33 [0m1712662893.348107 [PHY]   pack_ul_tti_request SFN/Slot:791.19
avril 09 13:41:33 [0m1712662893.355862 [NR_MAC]   (791/17)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.358241 [NR_MAC]     792. 7 Scheduling pucch reception in  792. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.358249 [PHY]   pack_ul_tti_request SFN/Slot:792.7
avril 09 13:41:33 [0m1712662893.358252 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.360492 [NR_MAC]     792. 8 Scheduling pucch reception in  792. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:33 [0m1712662893.360498 [PHY]   pack_ul_tti_request SFN/Slot:792.8
avril 09 13:41:33 [0m1712662893.360499 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:33 [0m1712662893.369460 [NR_MAC]   (792/7)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.371879 [NR_MAC]     792.17 Scheduling pucch reception in  792.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.371892 [PHY]   pack_ul_tti_request SFN/Slot:792.17
avril 09 13:41:33 [0m1712662893.371895 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.373086 [PHY]   pack_ul_tti_request SFN/Slot:792.18
avril 09 13:41:33 [0m1712662893.374340 [PHY]   pack_ul_tti_request SFN/Slot:792.19
avril 09 13:41:33 [0m1712662893.381878 [NR_MAC]   (792/17)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.384029 [NR_MAC]     793. 7 Scheduling pucch reception in  793. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.384037 [PHY]   pack_ul_tti_request SFN/Slot:793.7
avril 09 13:41:33 [0m1712662893.384040 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.394640 [NR_MAC]   (793/7)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.396931 [NR_MAC]     793.17 Scheduling pucch reception in  793.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.396939 [PHY]   pack_ul_tti_request SFN/Slot:793.17
avril 09 13:41:33 [0m1712662893.396955 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.398046 [PHY]   pack_ul_tti_request SFN/Slot:793.18
avril 09 13:41:33 [0m1712662893.399163 [PHY]   pack_ul_tti_request SFN/Slot:793.19
avril 09 13:41:33 [0m1712662893.406512 [NR_MAC]   (793/17)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.408889 [NR_MAC]     794. 7 Scheduling pucch reception in  794. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.408895 [PHY]   pack_ul_tti_request SFN/Slot:794.7
avril 09 13:41:33 [0m1712662893.408898 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.419854 [NR_MAC]   (794/7)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.422311 [NR_MAC]     794.17 Scheduling pucch reception in  794.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.422318 [PHY]   pack_ul_tti_request SFN/Slot:794.17
avril 09 13:41:33 [0m1712662893.422319 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.423353 [PHY]   pack_ul_tti_request SFN/Slot:794.18
avril 09 13:41:33 [0m1712662893.424627 [PHY]   pack_ul_tti_request SFN/Slot:794.19
avril 09 13:41:33 [0m1712662893.431969 [NR_MAC]   (794/17)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.433321 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 795/6 
avril 09 13:41:33 [0m1712662893.434428 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 795/7 
avril 09 13:41:33 [0m1712662893.434433 [NR_MAC]     795. 7 Scheduling pucch reception in  795. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.434443 [PHY]   pack_ul_tti_request SFN/Slot:795.7
avril 09 13:41:33 [0m1712662893.434445 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.445444 [NR_MAC]   (795/7)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.447864 [NR_MAC]   pucch_acknack  795.17 Scheduling pucch reception in  795.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.447868 [PHY]   pack_ul_tti_request SFN/Slot:795.17
avril 09 13:41:33 [0m1712662893.447871 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.449086 [PHY]   pack_ul_tti_request SFN/Slot:795.18
avril 09 13:41:33 [0m1712662893.450218 [PHY]   pack_ul_tti_request SFN/Slot:795.19
avril 09 13:41:33 [0m1712662893.457818 [NR_MAC]   (795/17)uci_01->pduBitmap:3
avril 09 13:41:33 [0m1712662893.460401 [NR_MAC]     796. 7 Scheduling pucch reception in  796. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.460417 [PHY]   pack_ul_tti_request SFN/Slot:796.7
avril 09 13:41:33 [0m1712662893.460419 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.471476 [NR_MAC]   (796/7)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.473882 [NR_MAC]     796.17 Scheduling pucch reception in  796.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.473886 [PHY]   pack_ul_tti_request SFN/Slot:796.17
avril 09 13:41:33 [0m1712662893.473889 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.474982 [PHY]   pack_ul_tti_request SFN/Slot:796.18
avril 09 13:41:33 [0m1712662893.476090 [PHY]   pack_ul_tti_request SFN/Slot:796.19
avril 09 13:41:33 [0m1712662893.477393 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 797/0 
avril 09 13:41:33 [0m1712662893.484051 [NR_MAC]   (796/17)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.486694 [NR_MAC]   pucch_acknack  797. 7 Scheduling pucch reception in  797. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.486721 [PHY]   pack_ul_tti_request SFN/Slot:797.7
avril 09 13:41:33 [0m1712662893.486732 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.497825 [NR_MAC]   (797/7)uci_01->pduBitmap:3
avril 09 13:41:33 [0m1712662893.500159 [NR_MAC]     797.17 Scheduling pucch reception in  797.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.500163 [PHY]   pack_ul_tti_request SFN/Slot:797.17
avril 09 13:41:33 [0m1712662893.500165 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.501302 [PHY]   pack_ul_tti_request SFN/Slot:797.18
avril 09 13:41:33 [0m1712662893.502662 [PHY]   pack_ul_tti_request SFN/Slot:797.19
avril 09 13:41:33 [0m1712662893.510402 [NR_MAC]   (797/17)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.513036 [NR_MAC]     798. 7 Scheduling pucch reception in  798. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.513041 [PHY]   pack_ul_tti_request SFN/Slot:798.7
avril 09 13:41:33 [0m1712662893.513043 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.524100 [NR_MAC]   (798/7)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.526732 [NR_MAC]     798.17 Scheduling pucch reception in  798.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.526736 [PHY]   pack_ul_tti_request SFN/Slot:798.17
avril 09 13:41:33 [0m1712662893.526737 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.527910 [PHY]   pack_ul_tti_request SFN/Slot:798.18
avril 09 13:41:33 [0m1712662893.529025 [PHY]   pack_ul_tti_request SFN/Slot:798.19
avril 09 13:41:33 [0m1712662893.536798 [NR_MAC]   (798/17)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.539155 [NR_MAC]     799. 7 Scheduling pucch reception in  799. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.539159 [PHY]   pack_ul_tti_request SFN/Slot:799.7
avril 09 13:41:33 [0m1712662893.539161 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.550039 [NR_MAC]   (799/7)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.552562 [NR_MAC]     799.17 Scheduling pucch reception in  799.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.552568 [PHY]   pack_ul_tti_request SFN/Slot:799.17
avril 09 13:41:33 [0m1712662893.552570 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.553711 [PHY]   pack_ul_tti_request SFN/Slot:799.18
avril 09 13:41:33 [0m1712662893.554872 [PHY]   pack_ul_tti_request SFN/Slot:799.19
avril 09 13:41:33 [0m1712662893.562175 [NR_MAC]   (799/17)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.564850 [NR_MAC]     800. 7 Scheduling pucch reception in  800. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.564866 [PHY]   pack_ul_tti_request SFN/Slot:800.7
avril 09 13:41:33 [0m1712662893.564868 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.566943 [NR_MAC]     800. 8 Scheduling pucch reception in  800. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:33 [0m1712662893.566965 [PHY]   pack_ul_tti_request SFN/Slot:800.8
avril 09 13:41:33 [0m1712662893.566976 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:33 [0m1712662893.575989 [NR_MAC]   (800/7)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.578368 [NR_MAC]     800.17 Scheduling pucch reception in  800.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.578384 [PHY]   pack_ul_tti_request SFN/Slot:800.17
avril 09 13:41:33 [0m1712662893.578386 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.579658 [PHY]   pack_ul_tti_request SFN/Slot:800.18
avril 09 13:41:33 [0m1712662893.580891 [PHY]   pack_ul_tti_request SFN/Slot:800.19
avril 09 13:41:33 [0m1712662893.588555 [NR_MAC]   (800/17)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.590960 [NR_MAC]     801. 7 Scheduling pucch reception in  801. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.590964 [PHY]   pack_ul_tti_request SFN/Slot:801.7
avril 09 13:41:33 [0m1712662893.590966 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.602038 [NR_MAC]   (801/7)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.604698 [NR_MAC]     801.17 Scheduling pucch reception in  801.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.604755 [PHY]   pack_ul_tti_request SFN/Slot:801.17
avril 09 13:41:33 [0m1712662893.604772 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.605968 [PHY]   pack_ul_tti_request SFN/Slot:801.18
avril 09 13:41:33 [0m1712662893.607175 [PHY]   pack_ul_tti_request SFN/Slot:801.19
avril 09 13:41:33 [0m1712662893.615045 [NR_MAC]   (801/17)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.617627 [NR_MAC]     802. 7 Scheduling pucch reception in  802. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.617644 [PHY]   pack_ul_tti_request SFN/Slot:802.7
avril 09 13:41:33 [0m1712662893.617647 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.628852 [NR_MAC]   (802/7)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.631208 [NR_MAC]     802.17 Scheduling pucch reception in  802.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.631214 [PHY]   pack_ul_tti_request SFN/Slot:802.17
avril 09 13:41:33 [0m1712662893.631216 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.632268 [PHY]   pack_ul_tti_request SFN/Slot:802.18
avril 09 13:41:33 [0m1712662893.633620 [PHY]   pack_ul_tti_request SFN/Slot:802.19
avril 09 13:41:33 [0m1712662893.640919 [NR_MAC]   (802/17)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.643409 [NR_MAC]     803. 7 Scheduling pucch reception in  803. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.643416 [PHY]   pack_ul_tti_request SFN/Slot:803.7
avril 09 13:41:33 [0m1712662893.643418 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.654532 [NR_MAC]   (803/7)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.656949 [NR_MAC]     803.17 Scheduling pucch reception in  803.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.656957 [PHY]   pack_ul_tti_request SFN/Slot:803.17
avril 09 13:41:33 [0m1712662893.656960 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.658092 [PHY]   pack_ul_tti_request SFN/Slot:803.18
avril 09 13:41:33 [0m1712662893.659328 [PHY]   pack_ul_tti_request SFN/Slot:803.19
avril 09 13:41:33 [0m1712662893.667138 [NR_MAC]   (803/17)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.669778 [NR_MAC]     804. 7 Scheduling pucch reception in  804. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.669786 [PHY]   pack_ul_tti_request SFN/Slot:804.7
avril 09 13:41:33 [0m1712662893.669789 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.681059 [NR_MAC]   (804/7)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.683633 [NR_MAC]     804.17 Scheduling pucch reception in  804.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.683655 [PHY]   pack_ul_tti_request SFN/Slot:804.17
avril 09 13:41:33 [0m1712662893.683658 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.684798 [PHY]   pack_ul_tti_request SFN/Slot:804.18
avril 09 13:41:33 [0m1712662893.685981 [PHY]   pack_ul_tti_request SFN/Slot:804.19
avril 09 13:41:33 [0m1712662893.693257 [NR_MAC]   (804/17)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.695895 [NR_MAC]     805. 7 Scheduling pucch reception in  805. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.695901 [PHY]   pack_ul_tti_request SFN/Slot:805.7
avril 09 13:41:33 [0m1712662893.695903 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.707513 [NR_MAC]   (805/7)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.709990 [NR_MAC]     805.17 Scheduling pucch reception in  805.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.709997 [PHY]   pack_ul_tti_request SFN/Slot:805.17
avril 09 13:41:33 [0m1712662893.710000 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.711057 [PHY]   pack_ul_tti_request SFN/Slot:805.18
avril 09 13:41:33 [0m1712662893.712337 [PHY]   pack_ul_tti_request SFN/Slot:805.19
avril 09 13:41:33 [0m1712662893.720021 [NR_MAC]   (805/17)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.722528 [NR_MAC]     806. 7 Scheduling pucch reception in  806. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.722536 [PHY]   pack_ul_tti_request SFN/Slot:806.7
avril 09 13:41:33 [0m1712662893.722539 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.733863 [NR_MAC]   (806/7)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.736091 [NR_MAC]     806.17 Scheduling pucch reception in  806.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.736101 [PHY]   pack_ul_tti_request SFN/Slot:806.17
avril 09 13:41:33 [0m1712662893.736103 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.737147 [PHY]   pack_ul_tti_request SFN/Slot:806.18
avril 09 13:41:33 [0m1712662893.738357 [PHY]   pack_ul_tti_request SFN/Slot:806.19
avril 09 13:41:33 [0m1712662893.739761 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 807/0 
avril 09 13:41:33 [0m1712662893.745958 [NR_MAC]   (806/17)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.748557 [NR_MAC]   pucch_acknack  807. 7 Scheduling pucch reception in  807. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.748565 [PHY]   pack_ul_tti_request SFN/Slot:807.7
avril 09 13:41:33 [0m1712662893.748567 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.759858 [NR_MAC]   (807/7)uci_01->pduBitmap:3
avril 09 13:41:33 [0m1712662893.762059 [NR_MAC]     807.17 Scheduling pucch reception in  807.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.762066 [PHY]   pack_ul_tti_request SFN/Slot:807.17
avril 09 13:41:33 [0m1712662893.762068 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.763326 [PHY]   pack_ul_tti_request SFN/Slot:807.18
avril 09 13:41:33 [0m1712662893.764535 [PHY]   pack_ul_tti_request SFN/Slot:807.19
avril 09 13:41:33 [0m1712662893.772156 [NR_MAC]   (807/17)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.775007 [NR_MAC]     808. 7 Scheduling pucch reception in  808. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.775015 [PHY]   pack_ul_tti_request SFN/Slot:808.7
avril 09 13:41:33 [0m1712662893.775017 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.776980 [NR_MAC]     808. 8 Scheduling pucch reception in  808. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:33 [0m1712662893.776985 [PHY]   pack_ul_tti_request SFN/Slot:808.8
avril 09 13:41:33 [0m1712662893.776986 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:33 [0m1712662893.786057 [NR_MAC]   (808/7)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.788647 [NR_MAC]     808.17 Scheduling pucch reception in  808.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.788654 [PHY]   pack_ul_tti_request SFN/Slot:808.17
avril 09 13:41:33 [0m1712662893.788656 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.789758 [PHY]   pack_ul_tti_request SFN/Slot:808.18
avril 09 13:41:33 [0m1712662893.790972 [PHY]   pack_ul_tti_request SFN/Slot:808.19
avril 09 13:41:33 [0m1712662893.798845 [NR_MAC]   (808/17)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.801111 [NR_MAC]     809. 7 Scheduling pucch reception in  809. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.801118 [PHY]   pack_ul_tti_request SFN/Slot:809.7
avril 09 13:41:33 [0m1712662893.801121 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.812075 [NR_MAC]   (809/7)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.814706 [NR_MAC]     809.17 Scheduling pucch reception in  809.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.814714 [PHY]   pack_ul_tti_request SFN/Slot:809.17
avril 09 13:41:33 [0m1712662893.814716 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.815834 [PHY]   pack_ul_tti_request SFN/Slot:809.18
avril 09 13:41:33 [0m1712662893.816999 [PHY]   pack_ul_tti_request SFN/Slot:809.19
avril 09 13:41:33 [0m1712662893.824908 [NR_MAC]   (809/17)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.827207 [NR_MAC]     810. 7 Scheduling pucch reception in  810. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.827215 [PHY]   pack_ul_tti_request SFN/Slot:810.7
avril 09 13:41:33 [0m1712662893.827218 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.838221 [NR_MAC]   (810/7)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.840854 [NR_MAC]     810.17 Scheduling pucch reception in  810.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.840866 [PHY]   pack_ul_tti_request SFN/Slot:810.17
avril 09 13:41:33 [0m1712662893.840868 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.841916 [PHY]   pack_ul_tti_request SFN/Slot:810.18
avril 09 13:41:33 [0m1712662893.843193 [PHY]   pack_ul_tti_request SFN/Slot:810.19
avril 09 13:41:33 [0m1712662893.851008 [NR_MAC]   (810/17)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.853504 [NR_MAC]     811. 7 Scheduling pucch reception in  811. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.853526 [PHY]   pack_ul_tti_request SFN/Slot:811.7
avril 09 13:41:33 [0m1712662893.853528 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.864650 [NR_MAC]   (811/7)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.866981 [NR_MAC]     811.17 Scheduling pucch reception in  811.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.866984 [PHY]   pack_ul_tti_request SFN/Slot:811.17
avril 09 13:41:33 [0m1712662893.866985 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.868115 [PHY]   pack_ul_tti_request SFN/Slot:811.18
avril 09 13:41:33 [0m1712662893.869401 [PHY]   pack_ul_tti_request SFN/Slot:811.19
avril 09 13:41:33 [0m1712662893.877347 [NR_MAC]   (811/17)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.880019 [NR_MAC]     812. 7 Scheduling pucch reception in  812. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.880023 [PHY]   pack_ul_tti_request SFN/Slot:812.7
avril 09 13:41:33 [0m1712662893.880025 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.891335 [NR_MAC]   (812/7)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.893808 [NR_MAC]     812.17 Scheduling pucch reception in  812.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.893829 [PHY]   pack_ul_tti_request SFN/Slot:812.17
avril 09 13:41:33 [0m1712662893.893832 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.894868 [PHY]   pack_ul_tti_request SFN/Slot:812.18
avril 09 13:41:33 [0m1712662893.896097 [PHY]   pack_ul_tti_request SFN/Slot:812.19
avril 09 13:41:33 [0m1712662893.903659 [NR_MAC]   (812/17)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.906085 [NR_MAC]     813. 7 Scheduling pucch reception in  813. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.906091 [PHY]   pack_ul_tti_request SFN/Slot:813.7
avril 09 13:41:33 [0m1712662893.906092 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.916643 [NR_MAC]   (813/7)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.919067 [NR_MAC]     813.17 Scheduling pucch reception in  813.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.919075 [PHY]   pack_ul_tti_request SFN/Slot:813.17
avril 09 13:41:33 [0m1712662893.919076 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.920090 [PHY]   pack_ul_tti_request SFN/Slot:813.18
avril 09 13:41:33 [0m1712662893.921356 [PHY]   pack_ul_tti_request SFN/Slot:813.19
avril 09 13:41:33 [0m1712662893.928753 [NR_MAC]   (813/17)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.931126 [NR_MAC]     814. 7 Scheduling pucch reception in  814. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.931134 [PHY]   pack_ul_tti_request SFN/Slot:814.7
avril 09 13:41:33 [0m1712662893.931138 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.941781 [NR_MAC]   (814/7)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.944073 [NR_MAC]     814.17 Scheduling pucch reception in  814.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.944081 [PHY]   pack_ul_tti_request SFN/Slot:814.17
avril 09 13:41:33 [0m1712662893.944083 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.945269 [PHY]   pack_ul_tti_request SFN/Slot:814.18
avril 09 13:41:33 [0m1712662893.946439 [PHY]   pack_ul_tti_request SFN/Slot:814.19
avril 09 13:41:33 [0m1712662893.953772 [NR_MAC]   (814/17)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.956178 [NR_MAC]     815. 7 Scheduling pucch reception in  815. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.956187 [PHY]   pack_ul_tti_request SFN/Slot:815.7
avril 09 13:41:33 [0m1712662893.956190 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.967038 [NR_MAC]   (815/7)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.969492 [NR_MAC]     815.17 Scheduling pucch reception in  815.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.969500 [PHY]   pack_ul_tti_request SFN/Slot:815.17
avril 09 13:41:33 [0m1712662893.969502 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.970619 [PHY]   pack_ul_tti_request SFN/Slot:815.18
avril 09 13:41:33 [0m1712662893.971799 [PHY]   pack_ul_tti_request SFN/Slot:815.19
avril 09 13:41:33 [0m1712662893.979484 [NR_MAC]   (815/17)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.981998 [NR_MAC]     816. 7 Scheduling pucch reception in  816. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.982006 [PHY]   pack_ul_tti_request SFN/Slot:816.7
avril 09 13:41:33 [0m1712662893.982008 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.984009 [NR_MAC]     816. 8 Scheduling pucch reception in  816. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:33 [0m1712662893.984014 [PHY]   pack_ul_tti_request SFN/Slot:816.8
avril 09 13:41:33 [0m1712662893.984016 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:33 [0m1712662893.992989 [NR_MAC]   (816/7)uci_01->pduBitmap:1
avril 09 13:41:33 [0m1712662893.995347 [NR_MAC]     816.17 Scheduling pucch reception in  816.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:33 [0m1712662893.995356 [PHY]   pack_ul_tti_request SFN/Slot:816.17
avril 09 13:41:33 [0m1712662893.995358 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:33 [0m1712662893.996557 [PHY]   pack_ul_tti_request SFN/Slot:816.18
avril 09 13:41:33 [0m1712662893.997780 [PHY]   pack_ul_tti_request SFN/Slot:816.19
avril 09 13:41:33 [0m1712662893.998993 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 817/0 
avril 09 13:41:34 [0m1712662894.005351 [NR_MAC]   (816/17)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.007911 [NR_MAC]   pucch_acknack  817. 7 Scheduling pucch reception in  817. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.007920 [PHY]   pack_ul_tti_request SFN/Slot:817.7
avril 09 13:41:34 [0m1712662894.007923 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.019424 [NR_MAC]   (817/7)uci_01->pduBitmap:3
avril 09 13:41:34 [0m1712662894.021896 [NR_MAC]     817.17 Scheduling pucch reception in  817.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.021904 [PHY]   pack_ul_tti_request SFN/Slot:817.17
avril 09 13:41:34 [0m1712662894.021906 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.023027 [PHY]   pack_ul_tti_request SFN/Slot:817.18
avril 09 13:41:34 [0m1712662894.024092 [PHY]   pack_ul_tti_request SFN/Slot:817.19
avril 09 13:41:34 [0m1712662894.031859 [NR_MAC]   (817/17)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.034242 [NR_MAC]     818. 7 Scheduling pucch reception in  818. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.034250 [PHY]   pack_ul_tti_request SFN/Slot:818.7
avril 09 13:41:34 [0m1712662894.034252 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.045110 [NR_MAC]   (818/7)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.047782 [NR_MAC]     818.17 Scheduling pucch reception in  818.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.047789 [PHY]   pack_ul_tti_request SFN/Slot:818.17
avril 09 13:41:34 [0m1712662894.047791 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.048916 [PHY]   pack_ul_tti_request SFN/Slot:818.18
avril 09 13:41:34 [0m1712662894.050048 [PHY]   pack_ul_tti_request SFN/Slot:818.19
avril 09 13:41:34 [0m1712662894.057804 [NR_MAC]   (818/17)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.060067 [NR_MAC]     819. 7 Scheduling pucch reception in  819. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.060074 [PHY]   pack_ul_tti_request SFN/Slot:819.7
avril 09 13:41:34 [0m1712662894.060077 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.071211 [NR_MAC]   (819/7)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.073795 [NR_MAC]     819.17 Scheduling pucch reception in  819.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.073803 [PHY]   pack_ul_tti_request SFN/Slot:819.17
avril 09 13:41:34 [0m1712662894.073805 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.074900 [PHY]   pack_ul_tti_request SFN/Slot:819.18
avril 09 13:41:34 [0m1712662894.076088 [PHY]   pack_ul_tti_request SFN/Slot:819.19
avril 09 13:41:34 [0m1712662894.083859 [NR_MAC]   (819/17)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.086187 [NR_MAC]     820. 7 Scheduling pucch reception in  820. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.086195 [PHY]   pack_ul_tti_request SFN/Slot:820.7
avril 09 13:41:34 [0m1712662894.086198 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.097061 [NR_MAC]   (820/7)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.099598 [NR_MAC]     820.17 Scheduling pucch reception in  820.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.099606 [PHY]   pack_ul_tti_request SFN/Slot:820.17
avril 09 13:41:34 [0m1712662894.099608 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.100775 [PHY]   pack_ul_tti_request SFN/Slot:820.18
avril 09 13:41:34 [0m1712662894.101914 [PHY]   pack_ul_tti_request SFN/Slot:820.19
avril 09 13:41:34 [0m1712662894.109832 [NR_MAC]   (820/17)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.112065 [NR_MAC]     821. 7 Scheduling pucch reception in  821. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.112073 [PHY]   pack_ul_tti_request SFN/Slot:821.7
avril 09 13:41:34 [0m1712662894.112076 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.123050 [NR_MAC]   (821/7)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.125530 [NR_MAC]     821.17 Scheduling pucch reception in  821.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.125536 [PHY]   pack_ul_tti_request SFN/Slot:821.17
avril 09 13:41:34 [0m1712662894.125538 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.126723 [PHY]   pack_ul_tti_request SFN/Slot:821.18
avril 09 13:41:34 [0m1712662894.127892 [PHY]   pack_ul_tti_request SFN/Slot:821.19
avril 09 13:41:34 [0m1712662894.135747 [NR_MAC]   (821/17)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.138104 [NR_MAC]     822. 7 Scheduling pucch reception in  822. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.138112 [PHY]   pack_ul_tti_request SFN/Slot:822.7
avril 09 13:41:34 [0m1712662894.138114 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.149161 [NR_MAC]   (822/7)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.151562 [NR_MAC]     822.17 Scheduling pucch reception in  822.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.151570 [PHY]   pack_ul_tti_request SFN/Slot:822.17
avril 09 13:41:34 [0m1712662894.151572 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.152793 [PHY]   pack_ul_tti_request SFN/Slot:822.18
avril 09 13:41:34 [0m1712662894.153971 [PHY]   pack_ul_tti_request SFN/Slot:822.19
avril 09 13:41:34 [0m1712662894.161884 [NR_MAC]   (822/17)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.164198 [NR_MAC]     823. 7 Scheduling pucch reception in  823. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.164205 [PHY]   pack_ul_tti_request SFN/Slot:823.7
avril 09 13:41:34 [0m1712662894.164208 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.175235 [NR_MAC]   (823/7)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.177866 [NR_MAC]     823.17 Scheduling pucch reception in  823.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.177873 [PHY]   pack_ul_tti_request SFN/Slot:823.17
avril 09 13:41:34 [0m1712662894.177875 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.178948 [PHY]   pack_ul_tti_request SFN/Slot:823.18
avril 09 13:41:34 [0m1712662894.180121 [PHY]   pack_ul_tti_request SFN/Slot:823.19
avril 09 13:41:34 [0m1712662894.187863 [NR_MAC]   (823/17)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.190095 [NR_MAC]     824. 7 Scheduling pucch reception in  824. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.190101 [PHY]   pack_ul_tti_request SFN/Slot:824.7
avril 09 13:41:34 [0m1712662894.190104 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.192351 [NR_MAC]     824. 8 Scheduling pucch reception in  824. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:34 [0m1712662894.192357 [PHY]   pack_ul_tti_request SFN/Slot:824.8
avril 09 13:41:34 [0m1712662894.192358 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:34 [0m1712662894.200995 [NR_MAC]   (824/7)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.203583 [NR_MAC]     824.17 Scheduling pucch reception in  824.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.203619 [PHY]   pack_ul_tti_request SFN/Slot:824.17
avril 09 13:41:34 [0m1712662894.203636 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.204891 [PHY]   pack_ul_tti_request SFN/Slot:824.18
avril 09 13:41:34 [0m1712662894.205981 [PHY]   pack_ul_tti_request SFN/Slot:824.19
avril 09 13:41:34 [0m1712662894.213810 [NR_MAC]   (824/17)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.216024 [NR_MAC]     825. 7 Scheduling pucch reception in  825. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.216031 [PHY]   pack_ul_tti_request SFN/Slot:825.7
avril 09 13:41:34 [0m1712662894.216033 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.226984 [NR_MAC]   (825/7)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.229540 [NR_MAC]     825.17 Scheduling pucch reception in  825.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.229573 [PHY]   pack_ul_tti_request SFN/Slot:825.17
avril 09 13:41:34 [0m1712662894.229575 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.230751 [PHY]   pack_ul_tti_request SFN/Slot:825.18
avril 09 13:41:34 [0m1712662894.231853 [PHY]   pack_ul_tti_request SFN/Slot:825.19
avril 09 13:41:34 [0m1712662894.239681 [NR_MAC]   (825/17)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.241922 [NR_MAC]     826. 7 Scheduling pucch reception in  826. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.241928 [PHY]   pack_ul_tti_request SFN/Slot:826.7
avril 09 13:41:34 [0m1712662894.241931 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.252962 [NR_MAC]   (826/7)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.255427 [NR_MAC]     826.17 Scheduling pucch reception in  826.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.255432 [PHY]   pack_ul_tti_request SFN/Slot:826.17
avril 09 13:41:34 [0m1712662894.255434 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.256621 [PHY]   pack_ul_tti_request SFN/Slot:826.18
avril 09 13:41:34 [0m1712662894.257892 [PHY]   pack_ul_tti_request SFN/Slot:826.19
avril 09 13:41:34 [0m1712662894.259060 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 827/0 
avril 09 13:41:34 [0m1712662894.265437 [NR_MAC]   (826/17)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.267933 [NR_MAC]   pucch_acknack  827. 7 Scheduling pucch reception in  827. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.267939 [PHY]   pack_ul_tti_request SFN/Slot:827.7
avril 09 13:41:34 [0m1712662894.267942 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.279033 [NR_MAC]   (827/7)uci_01->pduBitmap:3
avril 09 13:41:34 [0m1712662894.281343 [NR_MAC]     827.17 Scheduling pucch reception in  827.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.281348 [PHY]   pack_ul_tti_request SFN/Slot:827.17
avril 09 13:41:34 [0m1712662894.281350 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.282602 [PHY]   pack_ul_tti_request SFN/Slot:827.18
avril 09 13:41:34 [0m1712662894.283829 [PHY]   pack_ul_tti_request SFN/Slot:827.19
avril 09 13:41:34 [0m1712662894.291311 [NR_MAC]   (827/17)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.293855 [NR_MAC]     828. 7 Scheduling pucch reception in  828. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.293863 [PHY]   pack_ul_tti_request SFN/Slot:828.7
avril 09 13:41:34 [0m1712662894.293865 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.304621 [NR_MAC]   (828/7)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.306987 [NR_MAC]     828.17 Scheduling pucch reception in  828.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.306993 [PHY]   pack_ul_tti_request SFN/Slot:828.17
avril 09 13:41:34 [0m1712662894.306995 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.308111 [PHY]   pack_ul_tti_request SFN/Slot:828.18
avril 09 13:41:34 [0m1712662894.309326 [PHY]   pack_ul_tti_request SFN/Slot:828.19
avril 09 13:41:34 [0m1712662894.317068 [NR_MAC]   (828/17)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.319768 [NR_MAC]     829. 7 Scheduling pucch reception in  829. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.319775 [PHY]   pack_ul_tti_request SFN/Slot:829.7
avril 09 13:41:34 [0m1712662894.319782 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.331340 [NR_MAC]   (829/7)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.333779 [NR_MAC]     829.17 Scheduling pucch reception in  829.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.333787 [PHY]   pack_ul_tti_request SFN/Slot:829.17
avril 09 13:41:34 [0m1712662894.333789 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.334875 [PHY]   pack_ul_tti_request SFN/Slot:829.18
avril 09 13:41:34 [0m1712662894.336000 [PHY]   pack_ul_tti_request SFN/Slot:829.19
avril 09 13:41:34 [0m1712662894.343706 [NR_MAC]   (829/17)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.346286 [NR_MAC]     830. 7 Scheduling pucch reception in  830. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.346295 [PHY]   pack_ul_tti_request SFN/Slot:830.7
avril 09 13:41:34 [0m1712662894.346297 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.357514 [NR_MAC]   (830/7)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.359879 [NR_MAC]     830.17 Scheduling pucch reception in  830.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.359894 [PHY]   pack_ul_tti_request SFN/Slot:830.17
avril 09 13:41:34 [0m1712662894.359897 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.361089 [PHY]   pack_ul_tti_request SFN/Slot:830.18
avril 09 13:41:34 [0m1712662894.362469 [PHY]   pack_ul_tti_request SFN/Slot:830.19
avril 09 13:41:34 [0m1712662894.370270 [NR_MAC]   (830/17)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.372809 [NR_MAC]     831. 7 Scheduling pucch reception in  831. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.372818 [PHY]   pack_ul_tti_request SFN/Slot:831.7
avril 09 13:41:34 [0m1712662894.372821 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.383832 [NR_MAC]   (831/7)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.386096 [NR_MAC]     831.17 Scheduling pucch reception in  831.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.386102 [PHY]   pack_ul_tti_request SFN/Slot:831.17
avril 09 13:41:34 [0m1712662894.386105 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.387250 [PHY]   pack_ul_tti_request SFN/Slot:831.18
avril 09 13:41:34 [0m1712662894.388535 [PHY]   pack_ul_tti_request SFN/Slot:831.19
avril 09 13:41:34 [0m1712662894.395845 [NR_MAC]   (831/17)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.398452 [NR_MAC]     832. 7 Scheduling pucch reception in  832. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.398463 [PHY]   pack_ul_tti_request SFN/Slot:832.7
avril 09 13:41:34 [0m1712662894.398466 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.400527 [NR_MAC]     832. 8 Scheduling pucch reception in  832. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:34 [0m1712662894.400533 [PHY]   pack_ul_tti_request SFN/Slot:832.8
avril 09 13:41:34 [0m1712662894.400534 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:34 [0m1712662894.409170 [NR_MAC]   (832/7)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.411598 [NR_MAC]     832.17 Scheduling pucch reception in  832.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.411604 [PHY]   pack_ul_tti_request SFN/Slot:832.17
avril 09 13:41:34 [0m1712662894.411606 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.412833 [PHY]   pack_ul_tti_request SFN/Slot:832.18
avril 09 13:41:34 [0m1712662894.413941 [PHY]   pack_ul_tti_request SFN/Slot:832.19
avril 09 13:41:34 [0m1712662894.421499 [NR_MAC]   (832/17)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.422839 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 833/6 
avril 09 13:41:34 [0m1712662894.423901 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 833/7 
avril 09 13:41:34 [0m1712662894.423906 [NR_MAC]     833. 7 Scheduling pucch reception in  833. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.423919 [PHY]   pack_ul_tti_request SFN/Slot:833.7
avril 09 13:41:34 [0m1712662894.423922 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.434826 [NR_MAC]   (833/7)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.437188 [NR_MAC]   pucch_acknack  833.17 Scheduling pucch reception in  833.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.437196 [PHY]   pack_ul_tti_request SFN/Slot:833.17
avril 09 13:41:34 [0m1712662894.437202 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.438427 [PHY]   pack_ul_tti_request SFN/Slot:833.18
avril 09 13:41:34 [0m1712662894.439634 [PHY]   pack_ul_tti_request SFN/Slot:833.19
avril 09 13:41:34 [0m1712662894.447855 [NR_MAC]   (833/17)uci_01->pduBitmap:3
avril 09 13:41:34 [0m1712662894.450259 [NR_MAC]     834. 7 Scheduling pucch reception in  834. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.450282 [PHY]   pack_ul_tti_request SFN/Slot:834.7
avril 09 13:41:34 [0m1712662894.450284 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.461099 [NR_MAC]   (834/7)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.463797 [NR_MAC]     834.17 Scheduling pucch reception in  834.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.463806 [PHY]   pack_ul_tti_request SFN/Slot:834.17
avril 09 13:41:34 [0m1712662894.463809 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.464948 [PHY]   pack_ul_tti_request SFN/Slot:834.18
avril 09 13:41:34 [0m1712662894.466252 [PHY]   pack_ul_tti_request SFN/Slot:834.19
avril 09 13:41:34 [0m1712662894.474284 [NR_MAC]   (834/17)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.476783 [NR_MAC]     835. 7 Scheduling pucch reception in  835. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.476792 [PHY]   pack_ul_tti_request SFN/Slot:835.7
avril 09 13:41:34 [0m1712662894.476795 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.487940 [NR_MAC]   (835/7)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.490350 [NR_MAC]     835.17 Scheduling pucch reception in  835.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.490357 [PHY]   pack_ul_tti_request SFN/Slot:835.17
avril 09 13:41:34 [0m1712662894.490360 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.491480 [PHY]   pack_ul_tti_request SFN/Slot:835.18
avril 09 13:41:34 [0m1712662894.492777 [PHY]   pack_ul_tti_request SFN/Slot:835.19
avril 09 13:41:34 [0m1712662894.500593 [NR_MAC]   (835/17)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.503059 [NR_MAC]     836. 7 Scheduling pucch reception in  836. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.503065 [PHY]   pack_ul_tti_request SFN/Slot:836.7
avril 09 13:41:34 [0m1712662894.503067 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.514006 [NR_MAC]   (836/7)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.516564 [NR_MAC]     836.17 Scheduling pucch reception in  836.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.516571 [PHY]   pack_ul_tti_request SFN/Slot:836.17
avril 09 13:41:34 [0m1712662894.516574 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.517774 [PHY]   pack_ul_tti_request SFN/Slot:836.18
avril 09 13:41:34 [0m1712662894.518894 [PHY]   pack_ul_tti_request SFN/Slot:836.19
avril 09 13:41:34 [0m1712662894.520067 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 837/0 
avril 09 13:41:34 [0m1712662894.526531 [NR_MAC]   (836/17)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.528975 [NR_MAC]   pucch_acknack  837. 7 Scheduling pucch reception in  837. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.528985 [PHY]   pack_ul_tti_request SFN/Slot:837.7
avril 09 13:41:34 [0m1712662894.528988 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.540095 [NR_MAC]   (837/7)uci_01->pduBitmap:3
avril 09 13:41:34 [0m1712662894.542712 [NR_MAC]     837.17 Scheduling pucch reception in  837.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.542735 [PHY]   pack_ul_tti_request SFN/Slot:837.17
avril 09 13:41:34 [0m1712662894.542755 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.543912 [PHY]   pack_ul_tti_request SFN/Slot:837.18
avril 09 13:41:34 [0m1712662894.545115 [PHY]   pack_ul_tti_request SFN/Slot:837.19
avril 09 13:41:34 [0m1712662894.552995 [NR_MAC]   (837/17)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.555701 [NR_MAC]     838. 7 Scheduling pucch reception in  838. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.555709 [PHY]   pack_ul_tti_request SFN/Slot:838.7
avril 09 13:41:34 [0m1712662894.555712 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.566858 [NR_MAC]   (838/7)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.569135 [NR_MAC]     838.17 Scheduling pucch reception in  838.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.569143 [PHY]   pack_ul_tti_request SFN/Slot:838.17
avril 09 13:41:34 [0m1712662894.569146 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.570272 [PHY]   pack_ul_tti_request SFN/Slot:838.18
avril 09 13:41:34 [0m1712662894.571627 [PHY]   pack_ul_tti_request SFN/Slot:838.19
avril 09 13:41:34 [0m1712662894.579376 [NR_MAC]   (838/17)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.581893 [NR_MAC]     839. 7 Scheduling pucch reception in  839. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.581906 [PHY]   pack_ul_tti_request SFN/Slot:839.7
avril 09 13:41:34 [0m1712662894.581910 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.593208 [NR_MAC]   (839/7)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.595812 [NR_MAC]     839.17 Scheduling pucch reception in  839.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.595819 [PHY]   pack_ul_tti_request SFN/Slot:839.17
avril 09 13:41:34 [0m1712662894.595821 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.596888 [PHY]   pack_ul_tti_request SFN/Slot:839.18
avril 09 13:41:34 [0m1712662894.598024 [PHY]   pack_ul_tti_request SFN/Slot:839.19
avril 09 13:41:34 [0m1712662894.605869 [NR_MAC]   (839/17)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.608399 [NR_MAC]     840. 7 Scheduling pucch reception in  840. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.608406 [PHY]   pack_ul_tti_request SFN/Slot:840.7
avril 09 13:41:34 [0m1712662894.608409 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.610845 [NR_MAC]     840. 8 Scheduling pucch reception in  840. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:34 [0m1712662894.610851 [PHY]   pack_ul_tti_request SFN/Slot:840.8
avril 09 13:41:34 [0m1712662894.610852 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:34 [0m1712662894.619772 [NR_MAC]   (840/7)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.622123 [NR_MAC]     840.17 Scheduling pucch reception in  840.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.622128 [PHY]   pack_ul_tti_request SFN/Slot:840.17
avril 09 13:41:34 [0m1712662894.622130 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.623367 [PHY]   pack_ul_tti_request SFN/Slot:840.18
avril 09 13:41:34 [0m1712662894.624596 [PHY]   pack_ul_tti_request SFN/Slot:840.19
avril 09 13:41:34 [0m1712662894.632057 [NR_MAC]   (840/17)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.634667 [NR_MAC]     841. 7 Scheduling pucch reception in  841. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.634708 [PHY]   pack_ul_tti_request SFN/Slot:841.7
avril 09 13:41:34 [0m1712662894.634725 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.645820 [NR_MAC]   (841/7)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.648165 [NR_MAC]     841.17 Scheduling pucch reception in  841.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.648171 [PHY]   pack_ul_tti_request SFN/Slot:841.17
avril 09 13:41:34 [0m1712662894.648173 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.649373 [PHY]   pack_ul_tti_request SFN/Slot:841.18
avril 09 13:41:34 [0m1712662894.650655 [PHY]   pack_ul_tti_request SFN/Slot:841.19
avril 09 13:41:34 [0m1712662894.658625 [NR_MAC]   (841/17)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.660940 [NR_MAC]     842. 7 Scheduling pucch reception in  842. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.660946 [PHY]   pack_ul_tti_request SFN/Slot:842.7
avril 09 13:41:34 [0m1712662894.660948 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.672041 [NR_MAC]   (842/7)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.674601 [NR_MAC]     842.17 Scheduling pucch reception in  842.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.674642 [PHY]   pack_ul_tti_request SFN/Slot:842.17
avril 09 13:41:34 [0m1712662894.674654 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.675974 [PHY]   pack_ul_tti_request SFN/Slot:842.18
avril 09 13:41:34 [0m1712662894.677120 [PHY]   pack_ul_tti_request SFN/Slot:842.19
avril 09 13:41:34 [0m1712662894.684881 [NR_MAC]   (842/17)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.687304 [NR_MAC]     843. 7 Scheduling pucch reception in  843. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.687347 [PHY]   pack_ul_tti_request SFN/Slot:843.7
avril 09 13:41:34 [0m1712662894.687361 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.698627 [NR_MAC]   (843/7)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.701047 [NR_MAC]     843.17 Scheduling pucch reception in  843.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.701054 [PHY]   pack_ul_tti_request SFN/Slot:843.17
avril 09 13:41:34 [0m1712662894.701056 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.702115 [PHY]   pack_ul_tti_request SFN/Slot:843.18
avril 09 13:41:34 [0m1712662894.703357 [PHY]   pack_ul_tti_request SFN/Slot:843.19
avril 09 13:41:34 [0m1712662894.711138 [NR_MAC]   (843/17)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.713773 [NR_MAC]     844. 7 Scheduling pucch reception in  844. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.713778 [PHY]   pack_ul_tti_request SFN/Slot:844.7
avril 09 13:41:34 [0m1712662894.713780 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.724978 [NR_MAC]   (844/7)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.727456 [NR_MAC]     844.17 Scheduling pucch reception in  844.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.727468 [PHY]   pack_ul_tti_request SFN/Slot:844.17
avril 09 13:41:34 [0m1712662894.727471 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.728528 [PHY]   pack_ul_tti_request SFN/Slot:844.18
avril 09 13:41:34 [0m1712662894.729798 [PHY]   pack_ul_tti_request SFN/Slot:844.19
avril 09 13:41:34 [0m1712662894.737553 [NR_MAC]   (844/17)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.739983 [NR_MAC]     845. 7 Scheduling pucch reception in  845. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.739992 [PHY]   pack_ul_tti_request SFN/Slot:845.7
avril 09 13:41:34 [0m1712662894.739996 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.751584 [NR_MAC]   (845/7)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.753963 [NR_MAC]     845.17 Scheduling pucch reception in  845.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.753975 [PHY]   pack_ul_tti_request SFN/Slot:845.17
avril 09 13:41:34 [0m1712662894.753977 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.755154 [PHY]   pack_ul_tti_request SFN/Slot:845.18
avril 09 13:41:34 [0m1712662894.756397 [PHY]   pack_ul_tti_request SFN/Slot:845.19
avril 09 13:41:34 [0m1712662894.764064 [NR_MAC]   (845/17)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.766692 [NR_MAC]     846. 7 Scheduling pucch reception in  846. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.766750 [PHY]   pack_ul_tti_request SFN/Slot:846.7
avril 09 13:41:34 [0m1712662894.766766 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.778080 [NR_MAC]   (846/7)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.780677 [NR_MAC]     846.17 Scheduling pucch reception in  846.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.780733 [PHY]   pack_ul_tti_request SFN/Slot:846.17
avril 09 13:41:34 [0m1712662894.780746 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.781899 [PHY]   pack_ul_tti_request SFN/Slot:846.18
avril 09 13:41:34 [0m1712662894.783118 [PHY]   pack_ul_tti_request SFN/Slot:846.19
avril 09 13:41:34 [0m1712662894.784366 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 847/0 
avril 09 13:41:34 [0m1712662894.790917 [NR_MAC]   (846/17)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.793301 [NR_MAC]   pucch_acknack  847. 7 Scheduling pucch reception in  847. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.793309 [PHY]   pack_ul_tti_request SFN/Slot:847.7
avril 09 13:41:34 [0m1712662894.793312 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.804858 [NR_MAC]   (847/7)uci_01->pduBitmap:3
avril 09 13:41:34 [0m1712662894.807239 [NR_MAC]     847.17 Scheduling pucch reception in  847.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.807247 [PHY]   pack_ul_tti_request SFN/Slot:847.17
avril 09 13:41:34 [0m1712662894.807250 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.808410 [PHY]   pack_ul_tti_request SFN/Slot:847.18
avril 09 13:41:34 [0m1712662894.809753 [PHY]   pack_ul_tti_request SFN/Slot:847.19
avril 09 13:41:34 [0m1712662894.817497 [NR_MAC]   (847/17)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.820006 [NR_MAC]     848. 7 Scheduling pucch reception in  848. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.820015 [PHY]   pack_ul_tti_request SFN/Slot:848.7
avril 09 13:41:34 [0m1712662894.820018 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.822042 [NR_MAC]     848. 8 Scheduling pucch reception in  848. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:34 [0m1712662894.822048 [PHY]   pack_ul_tti_request SFN/Slot:848.8
avril 09 13:41:34 [0m1712662894.822050 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:34 [0m1712662894.831039 [NR_MAC]   (848/7)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.833502 [NR_MAC]     848.17 Scheduling pucch reception in  848.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.833509 [PHY]   pack_ul_tti_request SFN/Slot:848.17
avril 09 13:41:34 [0m1712662894.833512 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.834699 [PHY]   pack_ul_tti_request SFN/Slot:848.18
avril 09 13:41:34 [0m1712662894.835994 [PHY]   pack_ul_tti_request SFN/Slot:848.19
avril 09 13:41:34 [0m1712662894.843682 [NR_MAC]   (848/17)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.846104 [NR_MAC]     849. 7 Scheduling pucch reception in  849. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.846113 [PHY]   pack_ul_tti_request SFN/Slot:849.7
avril 09 13:41:34 [0m1712662894.846115 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.857235 [NR_MAC]   (849/7)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.859706 [NR_MAC]     849.17 Scheduling pucch reception in  849.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.859719 [PHY]   pack_ul_tti_request SFN/Slot:849.17
avril 09 13:41:34 [0m1712662894.859722 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.860913 [PHY]   pack_ul_tti_request SFN/Slot:849.18
avril 09 13:41:34 [0m1712662894.862208 [PHY]   pack_ul_tti_request SFN/Slot:849.19
avril 09 13:41:34 [0m1712662894.869715 [NR_MAC]   (849/17)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.872326 [NR_MAC]     850. 7 Scheduling pucch reception in  850. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.872338 [PHY]   pack_ul_tti_request SFN/Slot:850.7
avril 09 13:41:34 [0m1712662894.872341 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.882953 [NR_MAC]   (850/7)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.885328 [NR_MAC]     850.17 Scheduling pucch reception in  850.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.885337 [PHY]   pack_ul_tti_request SFN/Slot:850.17
avril 09 13:41:34 [0m1712662894.885340 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.886452 [PHY]   pack_ul_tti_request SFN/Slot:850.18
avril 09 13:41:34 [0m1712662894.887652 [PHY]   pack_ul_tti_request SFN/Slot:850.19
avril 09 13:41:34 [0m1712662894.894970 [NR_MAC]   (850/17)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.897414 [NR_MAC]     851. 7 Scheduling pucch reception in  851. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.897427 [PHY]   pack_ul_tti_request SFN/Slot:851.7
avril 09 13:41:34 [0m1712662894.897431 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.908104 [NR_MAC]   (851/7)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.910574 [NR_MAC]     851.17 Scheduling pucch reception in  851.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.910585 [PHY]   pack_ul_tti_request SFN/Slot:851.17
avril 09 13:41:34 [0m1712662894.910588 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.911691 [PHY]   pack_ul_tti_request SFN/Slot:851.18
avril 09 13:41:34 [0m1712662894.912965 [PHY]   pack_ul_tti_request SFN/Slot:851.19
avril 09 13:41:34 [0m1712662894.920142 [NR_MAC]   (851/17)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.923914 [NR_MAC]     852. 7 Scheduling pucch reception in  852. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.923923 [PHY]   pack_ul_tti_request SFN/Slot:852.7
avril 09 13:41:34 [0m1712662894.923926 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.935617 [NR_MAC]   (852/7)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.938069 [NR_MAC]     852.17 Scheduling pucch reception in  852.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.938078 [PHY]   pack_ul_tti_request SFN/Slot:852.17
avril 09 13:41:34 [0m1712662894.938082 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.939158 [PHY]   pack_ul_tti_request SFN/Slot:852.18
avril 09 13:41:34 [0m1712662894.940444 [PHY]   pack_ul_tti_request SFN/Slot:852.19
avril 09 13:41:34 [0m1712662894.948059 [NR_MAC]   (852/17)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.950762 [NR_MAC]     853. 7 Scheduling pucch reception in  853. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.950770 [PHY]   pack_ul_tti_request SFN/Slot:853.7
avril 09 13:41:34 [0m1712662894.950773 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.961851 [NR_MAC]   (853/7)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.964136 [NR_MAC]     853.17 Scheduling pucch reception in  853.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.964145 [PHY]   pack_ul_tti_request SFN/Slot:853.17
avril 09 13:41:34 [0m1712662894.964148 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.965318 [PHY]   pack_ul_tti_request SFN/Slot:853.18
avril 09 13:41:34 [0m1712662894.966565 [PHY]   pack_ul_tti_request SFN/Slot:853.19
avril 09 13:41:34 [0m1712662894.974117 [NR_MAC]   (853/17)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.976762 [NR_MAC]     854. 7 Scheduling pucch reception in  854. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.976785 [PHY]   pack_ul_tti_request SFN/Slot:854.7
avril 09 13:41:34 [0m1712662894.976788 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.993058 [NR_MAC]   (854/7)uci_01->pduBitmap:1
avril 09 13:41:34 [0m1712662894.995378 [NR_MAC]     854.17 Scheduling pucch reception in  854.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:34 [0m1712662894.995386 [PHY]   pack_ul_tti_request SFN/Slot:854.17
avril 09 13:41:34 [0m1712662894.995388 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:34 [0m1712662894.996545 [PHY]   pack_ul_tti_request SFN/Slot:854.18
avril 09 13:41:34 [0m1712662894.997693 [PHY]   pack_ul_tti_request SFN/Slot:854.19
avril 09 13:41:35 [0m1712662895.009134 [NR_MAC]   (854/17)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.014079 [NR_MAC]     855. 7 Scheduling pucch reception in  855. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.014090 [PHY]   pack_ul_tti_request SFN/Slot:855.7
avril 09 13:41:35 [0m1712662895.014094 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.028409 [NR_MAC]   (855/7)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.030625 [NR_MAC]     855.17 Scheduling pucch reception in  855.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.030632 [PHY]   pack_ul_tti_request SFN/Slot:855.17
avril 09 13:41:35 [0m1712662895.030635 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.031734 [PHY]   pack_ul_tti_request SFN/Slot:855.18
avril 09 13:41:35 [0m1712662895.032868 [PHY]   pack_ul_tti_request SFN/Slot:855.19
avril 09 13:41:35 [0m1712662895.040434 [NR_MAC]   (855/17)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.042956 [NR_MAC]     856. 7 Scheduling pucch reception in  856. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.042964 [PHY]   pack_ul_tti_request SFN/Slot:856.7
avril 09 13:41:35 [0m1712662895.042967 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.044987 [NR_MAC]     856. 8 Scheduling pucch reception in  856. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:35 [0m1712662895.044992 [PHY]   pack_ul_tti_request SFN/Slot:856.8
avril 09 13:41:35 [0m1712662895.044993 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:35 [0m1712662895.054002 [NR_MAC]   (856/7)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.056364 [NR_MAC]     856.17 Scheduling pucch reception in  856.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.056369 [PHY]   pack_ul_tti_request SFN/Slot:856.17
avril 09 13:41:35 [0m1712662895.056372 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.057536 [PHY]   pack_ul_tti_request SFN/Slot:856.18
avril 09 13:41:35 [0m1712662895.058775 [PHY]   pack_ul_tti_request SFN/Slot:856.19
avril 09 13:41:35 [0m1712662895.059920 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 857/0 
avril 09 13:41:35 [0m1712662895.066086 [NR_MAC]   (856/17)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.068712 [NR_MAC]   pucch_acknack  857. 7 Scheduling pucch reception in  857. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.068758 [PHY]   pack_ul_tti_request SFN/Slot:857.7
avril 09 13:41:35 [0m1712662895.068774 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.079732 [NR_MAC]   (857/7)uci_01->pduBitmap:3
avril 09 13:41:35 [0m1712662895.082006 [NR_MAC]     857.17 Scheduling pucch reception in  857.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.082012 [PHY]   pack_ul_tti_request SFN/Slot:857.17
avril 09 13:41:35 [0m1712662895.082014 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.083099 [PHY]   pack_ul_tti_request SFN/Slot:857.18
avril 09 13:41:35 [0m1712662895.084447 [PHY]   pack_ul_tti_request SFN/Slot:857.19
avril 09 13:41:35 [0m1712662895.092423 [NR_MAC]   (857/17)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.094983 [NR_MAC]     858. 7 Scheduling pucch reception in  858. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.094991 [PHY]   pack_ul_tti_request SFN/Slot:858.7
avril 09 13:41:35 [0m1712662895.094994 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.105906 [NR_MAC]   (858/7)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.108271 [NR_MAC]     858.17 Scheduling pucch reception in  858.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.108278 [PHY]   pack_ul_tti_request SFN/Slot:858.17
avril 09 13:41:35 [0m1712662895.108280 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.109341 [PHY]   pack_ul_tti_request SFN/Slot:858.18
avril 09 13:41:35 [0m1712662895.110526 [PHY]   pack_ul_tti_request SFN/Slot:858.19
avril 09 13:41:35 [0m1712662895.118231 [NR_MAC]   (858/17)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.120744 [NR_MAC]     859. 7 Scheduling pucch reception in  859. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.120789 [PHY]   pack_ul_tti_request SFN/Slot:859.7
avril 09 13:41:35 [0m1712662895.120792 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.131757 [NR_MAC]   (859/7)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.133990 [NR_MAC]     859.17 Scheduling pucch reception in  859.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.133996 [PHY]   pack_ul_tti_request SFN/Slot:859.17
avril 09 13:41:35 [0m1712662895.133999 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.135109 [PHY]   pack_ul_tti_request SFN/Slot:859.18
avril 09 13:41:35 [0m1712662895.136445 [PHY]   pack_ul_tti_request SFN/Slot:859.19
avril 09 13:41:35 [0m1712662895.144139 [NR_MAC]   (859/17)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.146782 [NR_MAC]     860. 7 Scheduling pucch reception in  860. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.146788 [PHY]   pack_ul_tti_request SFN/Slot:860.7
avril 09 13:41:35 [0m1712662895.146794 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.157844 [NR_MAC]   (860/7)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.160045 [NR_MAC]     860.17 Scheduling pucch reception in  860.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.160051 [PHY]   pack_ul_tti_request SFN/Slot:860.17
avril 09 13:41:35 [0m1712662895.160053 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.161249 [PHY]   pack_ul_tti_request SFN/Slot:860.18
avril 09 13:41:35 [0m1712662895.162501 [PHY]   pack_ul_tti_request SFN/Slot:860.19
avril 09 13:41:35 [0m1712662895.170035 [NR_MAC]   (860/17)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.172686 [NR_MAC]     861. 7 Scheduling pucch reception in  861. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.172740 [PHY]   pack_ul_tti_request SFN/Slot:861.7
avril 09 13:41:35 [0m1712662895.172755 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.183799 [NR_MAC]   (861/7)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.186069 [NR_MAC]     861.17 Scheduling pucch reception in  861.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.186074 [PHY]   pack_ul_tti_request SFN/Slot:861.17
avril 09 13:41:35 [0m1712662895.186076 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.187230 [PHY]   pack_ul_tti_request SFN/Slot:861.18
avril 09 13:41:35 [0m1712662895.188552 [PHY]   pack_ul_tti_request SFN/Slot:861.19
avril 09 13:41:35 [0m1712662895.196149 [NR_MAC]   (861/17)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.198773 [NR_MAC]     862. 7 Scheduling pucch reception in  862. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.198797 [PHY]   pack_ul_tti_request SFN/Slot:862.7
avril 09 13:41:35 [0m1712662895.198799 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.209849 [NR_MAC]   (862/7)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.212047 [NR_MAC]     862.17 Scheduling pucch reception in  862.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.212052 [PHY]   pack_ul_tti_request SFN/Slot:862.17
avril 09 13:41:35 [0m1712662895.212053 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.213320 [PHY]   pack_ul_tti_request SFN/Slot:862.18
avril 09 13:41:35 [0m1712662895.214655 [PHY]   pack_ul_tti_request SFN/Slot:862.19
avril 09 13:41:35 [0m1712662895.222344 [NR_MAC]   (862/17)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.224851 [NR_MAC]     863. 7 Scheduling pucch reception in  863. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.224868 [PHY]   pack_ul_tti_request SFN/Slot:863.7
avril 09 13:41:35 [0m1712662895.224871 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.236105 [NR_MAC]   (863/7)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.238692 [NR_MAC]     863.17 Scheduling pucch reception in  863.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.238742 [PHY]   pack_ul_tti_request SFN/Slot:863.17
avril 09 13:41:35 [0m1712662895.238758 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.239876 [PHY]   pack_ul_tti_request SFN/Slot:863.18
avril 09 13:41:35 [0m1712662895.241062 [PHY]   pack_ul_tti_request SFN/Slot:863.19
avril 09 13:41:35 [0m1712662895.248818 [NR_MAC]   (863/17)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.251105 [NR_MAC]     864. 7 Scheduling pucch reception in  864. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.251112 [PHY]   pack_ul_tti_request SFN/Slot:864.7
avril 09 13:41:35 [0m1712662895.251114 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.253158 [NR_MAC]     864. 8 Scheduling pucch reception in  864. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:35 [0m1712662895.253163 [PHY]   pack_ul_tti_request SFN/Slot:864.8
avril 09 13:41:35 [0m1712662895.253164 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:35 [0m1712662895.262140 [NR_MAC]   (864/7)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.264620 [NR_MAC]     864.17 Scheduling pucch reception in  864.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.264666 [PHY]   pack_ul_tti_request SFN/Slot:864.17
avril 09 13:41:35 [0m1712662895.264684 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.265941 [PHY]   pack_ul_tti_request SFN/Slot:864.18
avril 09 13:41:35 [0m1712662895.267051 [PHY]   pack_ul_tti_request SFN/Slot:864.19
avril 09 13:41:35 [0m1712662895.274832 [NR_MAC]   (864/17)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.277075 [NR_MAC]     865. 7 Scheduling pucch reception in  865. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.277085 [PHY]   pack_ul_tti_request SFN/Slot:865.7
avril 09 13:41:35 [0m1712662895.277088 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.288042 [NR_MAC]   (865/7)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.290783 [NR_MAC]     865.17 Scheduling pucch reception in  865.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.290834 [PHY]   pack_ul_tti_request SFN/Slot:865.17
avril 09 13:41:35 [0m1712662895.290838 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.291978 [PHY]   pack_ul_tti_request SFN/Slot:865.18
avril 09 13:41:35 [0m1712662895.293229 [PHY]   pack_ul_tti_request SFN/Slot:865.19
avril 09 13:41:35 [0m1712662895.301020 [NR_MAC]   (865/17)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.303773 [NR_MAC]     866. 7 Scheduling pucch reception in  866. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.303803 [PHY]   pack_ul_tti_request SFN/Slot:866.7
avril 09 13:41:35 [0m1712662895.303805 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.315002 [NR_MAC]   (866/7)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.317244 [NR_MAC]     866.17 Scheduling pucch reception in  866.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.317252 [PHY]   pack_ul_tti_request SFN/Slot:866.17
avril 09 13:41:35 [0m1712662895.317255 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.318481 [PHY]   pack_ul_tti_request SFN/Slot:866.18
avril 09 13:41:35 [0m1712662895.319711 [PHY]   pack_ul_tti_request SFN/Slot:866.19
avril 09 13:41:35 [0m1712662895.320909 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 867/0 
avril 09 13:41:35 [0m1712662895.327548 [NR_MAC]   (866/17)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.330081 [NR_MAC]   pucch_acknack  867. 7 Scheduling pucch reception in  867. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.330086 [PHY]   pack_ul_tti_request SFN/Slot:867.7
avril 09 13:41:35 [0m1712662895.330088 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.341423 [NR_MAC]   (867/7)uci_01->pduBitmap:3
avril 09 13:41:35 [0m1712662895.343850 [NR_MAC]     867.17 Scheduling pucch reception in  867.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.343858 [PHY]   pack_ul_tti_request SFN/Slot:867.17
avril 09 13:41:35 [0m1712662895.343861 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.344941 [PHY]   pack_ul_tti_request SFN/Slot:867.18
avril 09 13:41:35 [0m1712662895.346168 [PHY]   pack_ul_tti_request SFN/Slot:867.19
avril 09 13:41:35 [0m1712662895.353945 [NR_MAC]   (867/17)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.356572 [NR_MAC]     868. 7 Scheduling pucch reception in  868. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.356578 [PHY]   pack_ul_tti_request SFN/Slot:868.7
avril 09 13:41:35 [0m1712662895.356581 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.368196 [NR_MAC]   (868/7)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.370706 [NR_MAC]     868.17 Scheduling pucch reception in  868.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.370713 [PHY]   pack_ul_tti_request SFN/Slot:868.17
avril 09 13:41:35 [0m1712662895.370716 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.371896 [PHY]   pack_ul_tti_request SFN/Slot:868.18
avril 09 13:41:35 [0m1712662895.372994 [PHY]   pack_ul_tti_request SFN/Slot:868.19
avril 09 13:41:35 [0m1712662895.380653 [NR_MAC]   (868/17)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.383070 [NR_MAC]     869. 7 Scheduling pucch reception in  869. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.383078 [PHY]   pack_ul_tti_request SFN/Slot:869.7
avril 09 13:41:35 [0m1712662895.383080 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.393745 [NR_MAC]   (869/7)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.396136 [NR_MAC]     869.17 Scheduling pucch reception in  869.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.396143 [PHY]   pack_ul_tti_request SFN/Slot:869.17
avril 09 13:41:35 [0m1712662895.396145 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.397367 [PHY]   pack_ul_tti_request SFN/Slot:869.18
avril 09 13:41:35 [0m1712662895.398631 [PHY]   pack_ul_tti_request SFN/Slot:869.19
avril 09 13:41:35 [0m1712662895.406168 [NR_MAC]   (869/17)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.408740 [NR_MAC]     870. 7 Scheduling pucch reception in  870. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.408748 [PHY]   pack_ul_tti_request SFN/Slot:870.7
avril 09 13:41:35 [0m1712662895.408751 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.419943 [NR_MAC]   (870/7)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.422239 [NR_MAC]     870.17 Scheduling pucch reception in  870.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.422247 [PHY]   pack_ul_tti_request SFN/Slot:870.17
avril 09 13:41:35 [0m1712662895.422249 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.423440 [PHY]   pack_ul_tti_request SFN/Slot:870.18
avril 09 13:41:35 [0m1712662895.424625 [PHY]   pack_ul_tti_request SFN/Slot:870.19
avril 09 13:41:35 [0m1712662895.432207 [NR_MAC]   (870/17)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.433646 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 871/6 
avril 09 13:41:35 [0m1712662895.434773 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 871/7 
avril 09 13:41:35 [0m1712662895.434779 [NR_MAC]     871. 7 Scheduling pucch reception in  871. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.434791 [PHY]   pack_ul_tti_request SFN/Slot:871.7
avril 09 13:41:35 [0m1712662895.434794 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.446105 [NR_MAC]   (871/7)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.448684 [NR_MAC]   pucch_acknack  871.17 Scheduling pucch reception in  871.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.448722 [PHY]   pack_ul_tti_request SFN/Slot:871.17
avril 09 13:41:35 [0m1712662895.448743 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.449921 [PHY]   pack_ul_tti_request SFN/Slot:871.18
avril 09 13:41:35 [0m1712662895.451095 [PHY]   pack_ul_tti_request SFN/Slot:871.19
avril 09 13:41:35 [0m1712662895.459013 [NR_MAC]   (871/17)uci_01->pduBitmap:3
avril 09 13:41:35 [0m1712662895.461574 [NR_MAC]     872. 7 Scheduling pucch reception in  872. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.461582 [PHY]   pack_ul_tti_request SFN/Slot:872.7
avril 09 13:41:35 [0m1712662895.461584 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.463604 [NR_MAC]     872. 8 Scheduling pucch reception in  872. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:35 [0m1712662895.463610 [PHY]   pack_ul_tti_request SFN/Slot:872.8
avril 09 13:41:35 [0m1712662895.463611 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:35 [0m1712662895.472562 [NR_MAC]   (872/7)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.474842 [NR_MAC]     872.17 Scheduling pucch reception in  872.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.474848 [PHY]   pack_ul_tti_request SFN/Slot:872.17
avril 09 13:41:35 [0m1712662895.474851 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.475958 [PHY]   pack_ul_tti_request SFN/Slot:872.18
avril 09 13:41:35 [0m1712662895.477143 [PHY]   pack_ul_tti_request SFN/Slot:872.19
avril 09 13:41:35 [0m1712662895.485087 [NR_MAC]   (872/17)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.487619 [NR_MAC]     873. 7 Scheduling pucch reception in  873. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.487626 [PHY]   pack_ul_tti_request SFN/Slot:873.7
avril 09 13:41:35 [0m1712662895.487628 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.498820 [NR_MAC]   (873/7)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.501166 [NR_MAC]     873.17 Scheduling pucch reception in  873.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.501172 [PHY]   pack_ul_tti_request SFN/Slot:873.17
avril 09 13:41:35 [0m1712662895.501174 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.502425 [PHY]   pack_ul_tti_request SFN/Slot:873.18
avril 09 13:41:35 [0m1712662895.503684 [PHY]   pack_ul_tti_request SFN/Slot:873.19
avril 09 13:41:35 [0m1712662895.511232 [NR_MAC]   (873/17)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.513886 [NR_MAC]     874. 7 Scheduling pucch reception in  874. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.513893 [PHY]   pack_ul_tti_request SFN/Slot:874.7
avril 09 13:41:35 [0m1712662895.513896 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.524787 [NR_MAC]   (874/7)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.527114 [NR_MAC]     874.17 Scheduling pucch reception in  874.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.527121 [PHY]   pack_ul_tti_request SFN/Slot:874.17
avril 09 13:41:35 [0m1712662895.527123 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.528141 [PHY]   pack_ul_tti_request SFN/Slot:874.18
avril 09 13:41:35 [0m1712662895.529280 [PHY]   pack_ul_tti_request SFN/Slot:874.19
avril 09 13:41:35 [0m1712662895.537105 [NR_MAC]   (874/17)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.539808 [NR_MAC]     875. 7 Scheduling pucch reception in  875. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.539857 [PHY]   pack_ul_tti_request SFN/Slot:875.7
avril 09 13:41:35 [0m1712662895.539872 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.550660 [NR_MAC]   (875/7)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.552931 [NR_MAC]     875.17 Scheduling pucch reception in  875.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.552938 [PHY]   pack_ul_tti_request SFN/Slot:875.17
avril 09 13:41:35 [0m1712662895.552940 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.554206 [PHY]   pack_ul_tti_request SFN/Slot:875.18
avril 09 13:41:35 [0m1712662895.555363 [PHY]   pack_ul_tti_request SFN/Slot:875.19
avril 09 13:41:35 [0m1712662895.563202 [NR_MAC]   (875/17)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.565694 [NR_MAC]     876. 7 Scheduling pucch reception in  876. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.565701 [PHY]   pack_ul_tti_request SFN/Slot:876.7
avril 09 13:41:35 [0m1712662895.565704 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.576656 [NR_MAC]   (876/7)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.579026 [NR_MAC]     876.17 Scheduling pucch reception in  876.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.579032 [PHY]   pack_ul_tti_request SFN/Slot:876.17
avril 09 13:41:35 [0m1712662895.579034 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.580098 [PHY]   pack_ul_tti_request SFN/Slot:876.18
avril 09 13:41:35 [0m1712662895.581356 [PHY]   pack_ul_tti_request SFN/Slot:876.19
avril 09 13:41:35 [0m1712662895.582597 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 877/0 
avril 09 13:41:35 [0m1712662895.589151 [NR_MAC]   (876/17)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.591912 [NR_MAC]   pucch_acknack  877. 7 Scheduling pucch reception in  877. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.591920 [PHY]   pack_ul_tti_request SFN/Slot:877.7
avril 09 13:41:35 [0m1712662895.591922 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.603402 [NR_MAC]   (877/7)uci_01->pduBitmap:3
avril 09 13:41:35 [0m1712662895.605861 [NR_MAC]     877.17 Scheduling pucch reception in  877.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.605869 [PHY]   pack_ul_tti_request SFN/Slot:877.17
avril 09 13:41:35 [0m1712662895.605871 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.606878 [PHY]   pack_ul_tti_request SFN/Slot:877.18
avril 09 13:41:35 [0m1712662895.607979 [PHY]   pack_ul_tti_request SFN/Slot:877.19
avril 09 13:41:35 [0m1712662895.615706 [NR_MAC]   (877/17)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.618109 [NR_MAC]     878. 7 Scheduling pucch reception in  878. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.618117 [PHY]   pack_ul_tti_request SFN/Slot:878.7
avril 09 13:41:35 [0m1712662895.618119 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.629285 [NR_MAC]   (878/7)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.631896 [NR_MAC]     878.17 Scheduling pucch reception in  878.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.631904 [PHY]   pack_ul_tti_request SFN/Slot:878.17
avril 09 13:41:35 [0m1712662895.631906 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.632980 [PHY]   pack_ul_tti_request SFN/Slot:878.18
avril 09 13:41:35 [0m1712662895.634173 [PHY]   pack_ul_tti_request SFN/Slot:878.19
avril 09 13:41:35 [0m1712662895.642177 [NR_MAC]   (878/17)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.644792 [NR_MAC]     879. 7 Scheduling pucch reception in  879. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.644798 [PHY]   pack_ul_tti_request SFN/Slot:879.7
avril 09 13:41:35 [0m1712662895.644801 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.656045 [NR_MAC]   (879/7)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.658716 [NR_MAC]     879.17 Scheduling pucch reception in  879.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.658758 [PHY]   pack_ul_tti_request SFN/Slot:879.17
avril 09 13:41:35 [0m1712662895.658770 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.659879 [PHY]   pack_ul_tti_request SFN/Slot:879.18
avril 09 13:41:35 [0m1712662895.661054 [PHY]   pack_ul_tti_request SFN/Slot:879.19
avril 09 13:41:35 [0m1712662895.668812 [NR_MAC]   (879/17)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.671221 [NR_MAC]     880. 7 Scheduling pucch reception in  880. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.671243 [PHY]   pack_ul_tti_request SFN/Slot:880.7
avril 09 13:41:35 [0m1712662895.671246 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.673519 [NR_MAC]     880. 8 Scheduling pucch reception in  880. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:35 [0m1712662895.673554 [PHY]   pack_ul_tti_request SFN/Slot:880.8
avril 09 13:41:35 [0m1712662895.673563 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:35 [0m1712662895.682265 [NR_MAC]   (880/7)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.684920 [NR_MAC]     880.17 Scheduling pucch reception in  880.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.684925 [PHY]   pack_ul_tti_request SFN/Slot:880.17
avril 09 13:41:35 [0m1712662895.684927 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.686032 [PHY]   pack_ul_tti_request SFN/Slot:880.18
avril 09 13:41:35 [0m1712662895.687166 [PHY]   pack_ul_tti_request SFN/Slot:880.19
avril 09 13:41:35 [0m1712662895.695107 [NR_MAC]   (880/17)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.697666 [NR_MAC]     881. 7 Scheduling pucch reception in  881. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.697700 [PHY]   pack_ul_tti_request SFN/Slot:881.7
avril 09 13:41:35 [0m1712662895.697714 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.708995 [NR_MAC]   (881/7)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.711634 [NR_MAC]     881.17 Scheduling pucch reception in  881.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.711649 [PHY]   pack_ul_tti_request SFN/Slot:881.17
avril 09 13:41:35 [0m1712662895.711651 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.712858 [PHY]   pack_ul_tti_request SFN/Slot:881.18
avril 09 13:41:35 [0m1712662895.714019 [PHY]   pack_ul_tti_request SFN/Slot:881.19
avril 09 13:41:35 [0m1712662895.721581 [NR_MAC]   (881/17)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.723963 [NR_MAC]     882. 7 Scheduling pucch reception in  882. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.723970 [PHY]   pack_ul_tti_request SFN/Slot:882.7
avril 09 13:41:35 [0m1712662895.723973 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.734954 [NR_MAC]   (882/7)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.737340 [NR_MAC]     882.17 Scheduling pucch reception in  882.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.737346 [PHY]   pack_ul_tti_request SFN/Slot:882.17
avril 09 13:41:35 [0m1712662895.737347 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.738531 [PHY]   pack_ul_tti_request SFN/Slot:882.18
avril 09 13:41:35 [0m1712662895.739901 [PHY]   pack_ul_tti_request SFN/Slot:882.19
avril 09 13:41:35 [0m1712662895.747455 [NR_MAC]   (882/17)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.749956 [NR_MAC]     883. 7 Scheduling pucch reception in  883. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.749963 [PHY]   pack_ul_tti_request SFN/Slot:883.7
avril 09 13:41:35 [0m1712662895.749966 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.761241 [NR_MAC]   (883/7)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.763785 [NR_MAC]     883.17 Scheduling pucch reception in  883.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.763796 [PHY]   pack_ul_tti_request SFN/Slot:883.17
avril 09 13:41:35 [0m1712662895.763798 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.765008 [PHY]   pack_ul_tti_request SFN/Slot:883.18
avril 09 13:41:35 [0m1712662895.766067 [PHY]   pack_ul_tti_request SFN/Slot:883.19
avril 09 13:41:35 [0m1712662895.773927 [NR_MAC]   (883/17)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.776484 [NR_MAC]     884. 7 Scheduling pucch reception in  884. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.776491 [PHY]   pack_ul_tti_request SFN/Slot:884.7
avril 09 13:41:35 [0m1712662895.776494 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.787826 [NR_MAC]   (884/7)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.790260 [NR_MAC]     884.17 Scheduling pucch reception in  884.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.790267 [PHY]   pack_ul_tti_request SFN/Slot:884.17
avril 09 13:41:35 [0m1712662895.790269 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.791515 [PHY]   pack_ul_tti_request SFN/Slot:884.18
avril 09 13:41:35 [0m1712662895.792841 [PHY]   pack_ul_tti_request SFN/Slot:884.19
avril 09 13:41:35 [0m1712662895.800824 [NR_MAC]   (884/17)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.803127 [NR_MAC]     885. 7 Scheduling pucch reception in  885. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.803134 [PHY]   pack_ul_tti_request SFN/Slot:885.7
avril 09 13:41:35 [0m1712662895.803137 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.814293 [NR_MAC]   (885/7)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.816805 [NR_MAC]     885.17 Scheduling pucch reception in  885.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.816812 [PHY]   pack_ul_tti_request SFN/Slot:885.17
avril 09 13:41:35 [0m1712662895.816814 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.817954 [PHY]   pack_ul_tti_request SFN/Slot:885.18
avril 09 13:41:35 [0m1712662895.819117 [PHY]   pack_ul_tti_request SFN/Slot:885.19
avril 09 13:41:35 [0m1712662895.827078 [NR_MAC]   (885/17)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.829552 [NR_MAC]     886. 7 Scheduling pucch reception in  886. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.829592 [PHY]   pack_ul_tti_request SFN/Slot:886.7
avril 09 13:41:35 [0m1712662895.829595 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.841018 [NR_MAC]   (886/7)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.843515 [NR_MAC]     886.17 Scheduling pucch reception in  886.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.843522 [PHY]   pack_ul_tti_request SFN/Slot:886.17
avril 09 13:41:35 [0m1712662895.843525 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.844633 [PHY]   pack_ul_tti_request SFN/Slot:886.18
avril 09 13:41:35 [0m1712662895.845826 [PHY]   pack_ul_tti_request SFN/Slot:886.19
avril 09 13:41:35 [0m1712662895.846976 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 887/0 
avril 09 13:41:35 [0m1712662895.853625 [NR_MAC]   (886/17)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.855953 [NR_MAC]   pucch_acknack  887. 7 Scheduling pucch reception in  887. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.855962 [PHY]   pack_ul_tti_request SFN/Slot:887.7
avril 09 13:41:35 [0m1712662895.855965 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.867430 [NR_MAC]   (887/7)uci_01->pduBitmap:3
avril 09 13:41:35 [0m1712662895.869993 [NR_MAC]     887.17 Scheduling pucch reception in  887.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.870009 [PHY]   pack_ul_tti_request SFN/Slot:887.17
avril 09 13:41:35 [0m1712662895.870012 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.871258 [PHY]   pack_ul_tti_request SFN/Slot:887.18
avril 09 13:41:35 [0m1712662895.872578 [PHY]   pack_ul_tti_request SFN/Slot:887.19
avril 09 13:41:35 [0m1712662895.880206 [NR_MAC]   (887/17)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.882726 [NR_MAC]     888. 7 Scheduling pucch reception in  888. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.882735 [PHY]   pack_ul_tti_request SFN/Slot:888.7
avril 09 13:41:35 [0m1712662895.882738 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.884873 [NR_MAC]     888. 8 Scheduling pucch reception in  888. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:35 [0m1712662895.884880 [PHY]   pack_ul_tti_request SFN/Slot:888.8
avril 09 13:41:35 [0m1712662895.884881 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:35 [0m1712662895.893647 [NR_MAC]   (888/7)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.896158 [NR_MAC]     888.17 Scheduling pucch reception in  888.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.896166 [PHY]   pack_ul_tti_request SFN/Slot:888.17
avril 09 13:41:35 [0m1712662895.896168 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.897227 [PHY]   pack_ul_tti_request SFN/Slot:888.18
avril 09 13:41:35 [0m1712662895.898456 [PHY]   pack_ul_tti_request SFN/Slot:888.19
avril 09 13:41:35 [0m1712662895.905916 [NR_MAC]   (888/17)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.908382 [NR_MAC]     889. 7 Scheduling pucch reception in  889. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.908390 [PHY]   pack_ul_tti_request SFN/Slot:889.7
avril 09 13:41:35 [0m1712662895.908392 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.919400 [NR_MAC]   (889/7)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.921758 [NR_MAC]     889.17 Scheduling pucch reception in  889.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.921768 [PHY]   pack_ul_tti_request SFN/Slot:889.17
avril 09 13:41:35 [0m1712662895.921771 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.922863 [PHY]   pack_ul_tti_request SFN/Slot:889.18
avril 09 13:41:35 [0m1712662895.924044 [PHY]   pack_ul_tti_request SFN/Slot:889.19
avril 09 13:41:35 [0m1712662895.931886 [NR_MAC]   (889/17)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.934266 [NR_MAC]     890. 7 Scheduling pucch reception in  890. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.934273 [PHY]   pack_ul_tti_request SFN/Slot:890.7
avril 09 13:41:35 [0m1712662895.934275 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.945581 [NR_MAC]   (890/7)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.947912 [NR_MAC]     890.17 Scheduling pucch reception in  890.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.947919 [PHY]   pack_ul_tti_request SFN/Slot:890.17
avril 09 13:41:35 [0m1712662895.947922 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.948994 [PHY]   pack_ul_tti_request SFN/Slot:890.18
avril 09 13:41:35 [0m1712662895.950262 [PHY]   pack_ul_tti_request SFN/Slot:890.19
avril 09 13:41:35 [0m1712662895.957877 [NR_MAC]   (890/17)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.960292 [NR_MAC]     891. 7 Scheduling pucch reception in  891. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.960300 [PHY]   pack_ul_tti_request SFN/Slot:891.7
avril 09 13:41:35 [0m1712662895.960302 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.971521 [NR_MAC]   (891/7)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.973997 [NR_MAC]     891.17 Scheduling pucch reception in  891.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.974005 [PHY]   pack_ul_tti_request SFN/Slot:891.17
avril 09 13:41:35 [0m1712662895.974008 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.975038 [PHY]   pack_ul_tti_request SFN/Slot:891.18
avril 09 13:41:35 [0m1712662895.976234 [PHY]   pack_ul_tti_request SFN/Slot:891.19
avril 09 13:41:35 [0m1712662895.984116 [NR_MAC]   (891/17)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.986838 [NR_MAC]     892. 7 Scheduling pucch reception in  892. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.986883 [PHY]   pack_ul_tti_request SFN/Slot:892.7
avril 09 13:41:35 [0m1712662895.986897 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662895.997685 [NR_MAC]   (892/7)uci_01->pduBitmap:1
avril 09 13:41:35 [0m1712662895.999968 [NR_MAC]     892.17 Scheduling pucch reception in  892.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:35 [0m1712662895.999974 [PHY]   pack_ul_tti_request SFN/Slot:892.17
avril 09 13:41:35 [0m1712662895.999977 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:35 [0m1712662896.001103 [PHY]   pack_ul_tti_request SFN/Slot:892.18
avril 09 13:41:35 [0m1712662896.002468 [PHY]   pack_ul_tti_request SFN/Slot:892.19
avril 09 13:41:36 [0m1712662896.010276 [NR_MAC]   (892/17)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.012848 [NR_MAC]     893. 7 Scheduling pucch reception in  893. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.012857 [PHY]   pack_ul_tti_request SFN/Slot:893.7
avril 09 13:41:36 [0m1712662896.012859 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.024024 [NR_MAC]   (893/7)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.026731 [NR_MAC]     893.17 Scheduling pucch reception in  893.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.026737 [PHY]   pack_ul_tti_request SFN/Slot:893.17
avril 09 13:41:36 [0m1712662896.026740 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.027863 [PHY]   pack_ul_tti_request SFN/Slot:893.18
avril 09 13:41:36 [0m1712662896.028971 [PHY]   pack_ul_tti_request SFN/Slot:893.19
avril 09 13:41:36 [0m1712662896.036861 [NR_MAC]   (893/17)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.039298 [NR_MAC]     894. 7 Scheduling pucch reception in  894. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.039306 [PHY]   pack_ul_tti_request SFN/Slot:894.7
avril 09 13:41:36 [0m1712662896.039308 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.050686 [NR_MAC]   (894/7)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.053059 [NR_MAC]     894.17 Scheduling pucch reception in  894.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.053069 [PHY]   pack_ul_tti_request SFN/Slot:894.17
avril 09 13:41:36 [0m1712662896.053072 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.054139 [PHY]   pack_ul_tti_request SFN/Slot:894.18
avril 09 13:41:36 [0m1712662896.055459 [PHY]   pack_ul_tti_request SFN/Slot:894.19
avril 09 13:41:36 [0m1712662896.063297 [NR_MAC]   (894/17)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.065927 [NR_MAC]     895. 7 Scheduling pucch reception in  895. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.065932 [PHY]   pack_ul_tti_request SFN/Slot:895.7
avril 09 13:41:36 [0m1712662896.065935 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.077041 [NR_MAC]   (895/7)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.079575 [NR_MAC]     895.17 Scheduling pucch reception in  895.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.079608 [PHY]   pack_ul_tti_request SFN/Slot:895.17
avril 09 13:41:36 [0m1712662896.079610 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.080808 [PHY]   pack_ul_tti_request SFN/Slot:895.18
avril 09 13:41:36 [0m1712662896.081965 [PHY]   pack_ul_tti_request SFN/Slot:895.19
avril 09 13:41:36 [0m1712662896.083146 [NR_MAC]   Frame.Slot 896.0
avril 09 13:41:36 UE RNTI fabe CU-UE-ID 1 in-sync PH 0 dB PCMAX 0 dBm, average RSRP -44 (16 meas)
avril 09 13:41:36 UE fabe: dlsch_rounds 592/1/0/0, dlsch_errors 0, pucch0_DTX 0, BLER 0.00000 MCS (0) 9
avril 09 13:41:36 UE fabe: ulsch_rounds 11539/0/0/0, ulsch_errors 0, ulsch_DTX 0, BLER 0.00000 MCS (0) 9
avril 09 13:41:36 UE fabe: MAC:    TX          71521 RX         972040 bytes
avril 09 13:41:36 UE fabe: LCID 1: TX            966 RX            282 bytes
avril 09 13:41:36 UE fabe: LCID 2: TX              0 RX              0 bytes
avril 09 13:41:36 UE fabe: LCID 4: TX           9129 RX           9419 bytes
avril 09 13:41:36 
avril 09 13:41:36 [0m1712662896.089954 [NR_MAC]   (895/17)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.092605 [NR_MAC]     896. 7 Scheduling pucch reception in  896. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.092612 [PHY]   pack_ul_tti_request SFN/Slot:896.7
avril 09 13:41:36 [0m1712662896.092615 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.094922 [NR_MAC]     896. 8 Scheduling pucch reception in  896. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:36 [0m1712662896.094927 [PHY]   pack_ul_tti_request SFN/Slot:896.8
avril 09 13:41:36 [0m1712662896.094929 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:36 [0m1712662896.104048 [NR_MAC]   (896/7)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.106579 [NR_MAC]     896.17 Scheduling pucch reception in  896.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.106585 [PHY]   pack_ul_tti_request SFN/Slot:896.17
avril 09 13:41:36 [0m1712662896.106587 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.107760 [PHY]   pack_ul_tti_request SFN/Slot:896.18
avril 09 13:41:36 [0m1712662896.108934 [PHY]   pack_ul_tti_request SFN/Slot:896.19
avril 09 13:41:36 [0m1712662896.110111 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 897/0 
avril 09 13:41:36 [0m1712662896.116730 [NR_MAC]   (896/17)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.119123 [NR_MAC]   pucch_acknack  897. 7 Scheduling pucch reception in  897. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.119133 [PHY]   pack_ul_tti_request SFN/Slot:897.7
avril 09 13:41:36 [0m1712662896.119136 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.130846 [NR_MAC]   (897/7)uci_01->pduBitmap:3
avril 09 13:41:36 [0m1712662896.133099 [NR_MAC]     897.17 Scheduling pucch reception in  897.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.133105 [PHY]   pack_ul_tti_request SFN/Slot:897.17
avril 09 13:41:36 [0m1712662896.133106 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.134368 [PHY]   pack_ul_tti_request SFN/Slot:897.18
avril 09 13:41:36 [0m1712662896.135639 [PHY]   pack_ul_tti_request SFN/Slot:897.19
avril 09 13:41:36 [0m1712662896.143466 [NR_MAC]   (897/17)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.145970 [NR_MAC]     898. 7 Scheduling pucch reception in  898. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.145976 [PHY]   pack_ul_tti_request SFN/Slot:898.7
avril 09 13:41:36 [0m1712662896.145978 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.157354 [NR_MAC]   (898/7)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.159759 [NR_MAC]     898.17 Scheduling pucch reception in  898.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.159770 [PHY]   pack_ul_tti_request SFN/Slot:898.17
avril 09 13:41:36 [0m1712662896.159773 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.160953 [PHY]   pack_ul_tti_request SFN/Slot:898.18
avril 09 13:41:36 [0m1712662896.162191 [PHY]   pack_ul_tti_request SFN/Slot:898.19
avril 09 13:41:36 [0m1712662896.169888 [NR_MAC]   (898/17)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.172139 [NR_MAC]     899. 7 Scheduling pucch reception in  899. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.172153 [PHY]   pack_ul_tti_request SFN/Slot:899.7
avril 09 13:41:36 [0m1712662896.172156 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.183519 [NR_MAC]   (899/7)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.185876 [NR_MAC]     899.17 Scheduling pucch reception in  899.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.185884 [PHY]   pack_ul_tti_request SFN/Slot:899.17
avril 09 13:41:36 [0m1712662896.185890 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.187018 [PHY]   pack_ul_tti_request SFN/Slot:899.18
avril 09 13:41:36 [0m1712662896.188225 [PHY]   pack_ul_tti_request SFN/Slot:899.19
avril 09 13:41:36 [0m1712662896.196026 [NR_MAC]   (899/17)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.198713 [NR_MAC]     900. 7 Scheduling pucch reception in  900. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.198722 [PHY]   pack_ul_tti_request SFN/Slot:900.7
avril 09 13:41:36 [0m1712662896.198725 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.209865 [NR_MAC]   (900/7)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.212049 [NR_MAC]     900.17 Scheduling pucch reception in  900.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.212057 [PHY]   pack_ul_tti_request SFN/Slot:900.17
avril 09 13:41:36 [0m1712662896.212060 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.213082 [PHY]   pack_ul_tti_request SFN/Slot:900.18
avril 09 13:41:36 [0m1712662896.214198 [PHY]   pack_ul_tti_request SFN/Slot:900.19
avril 09 13:41:36 [0m1712662896.221938 [NR_MAC]   (900/17)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.224335 [NR_MAC]     901. 7 Scheduling pucch reception in  901. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.224341 [PHY]   pack_ul_tti_request SFN/Slot:901.7
avril 09 13:41:36 [0m1712662896.224342 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.235677 [NR_MAC]   (901/7)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.238075 [NR_MAC]     901.17 Scheduling pucch reception in  901.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.238084 [PHY]   pack_ul_tti_request SFN/Slot:901.17
avril 09 13:41:36 [0m1712662896.238086 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.239166 [PHY]   pack_ul_tti_request SFN/Slot:901.18
avril 09 13:41:36 [0m1712662896.240482 [PHY]   pack_ul_tti_request SFN/Slot:901.19
avril 09 13:41:36 [0m1712662896.248156 [NR_MAC]   (901/17)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.250737 [NR_MAC]     902. 7 Scheduling pucch reception in  902. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.250786 [PHY]   pack_ul_tti_request SFN/Slot:902.7
avril 09 13:41:36 [0m1712662896.250789 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.261862 [NR_MAC]   (902/7)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.264281 [NR_MAC]     902.17 Scheduling pucch reception in  902.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.264326 [PHY]   pack_ul_tti_request SFN/Slot:902.17
avril 09 13:41:36 [0m1712662896.264339 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.265530 [PHY]   pack_ul_tti_request SFN/Slot:902.18
avril 09 13:41:36 [0m1712662896.266806 [PHY]   pack_ul_tti_request SFN/Slot:902.19
avril 09 13:41:36 [0m1712662896.274666 [NR_MAC]   (902/17)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.276960 [NR_MAC]     903. 7 Scheduling pucch reception in  903. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.276967 [PHY]   pack_ul_tti_request SFN/Slot:903.7
avril 09 13:41:36 [0m1712662896.276970 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.288126 [NR_MAC]   (903/7)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.290735 [NR_MAC]     903.17 Scheduling pucch reception in  903.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.290776 [PHY]   pack_ul_tti_request SFN/Slot:903.17
avril 09 13:41:36 [0m1712662896.290788 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.291902 [PHY]   pack_ul_tti_request SFN/Slot:903.18
avril 09 13:41:36 [0m1712662896.292997 [PHY]   pack_ul_tti_request SFN/Slot:903.19
avril 09 13:41:36 [0m1712662896.300803 [NR_MAC]   (903/17)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.303002 [NR_MAC]     904. 7 Scheduling pucch reception in  904. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.303009 [PHY]   pack_ul_tti_request SFN/Slot:904.7
avril 09 13:41:36 [0m1712662896.303012 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.305088 [NR_MAC]     904. 8 Scheduling pucch reception in  904. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:36 [0m1712662896.305094 [PHY]   pack_ul_tti_request SFN/Slot:904.8
avril 09 13:41:36 [0m1712662896.305095 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:36 [0m1712662896.313927 [NR_MAC]   (904/7)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.316393 [NR_MAC]     904.17 Scheduling pucch reception in  904.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.316400 [PHY]   pack_ul_tti_request SFN/Slot:904.17
avril 09 13:41:36 [0m1712662896.316402 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.317574 [PHY]   pack_ul_tti_request SFN/Slot:904.18
avril 09 13:41:36 [0m1712662896.318798 [PHY]   pack_ul_tti_request SFN/Slot:904.19
avril 09 13:41:36 [0m1712662896.326644 [NR_MAC]   (904/17)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.328970 [NR_MAC]     905. 7 Scheduling pucch reception in  905. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.328996 [PHY]   pack_ul_tti_request SFN/Slot:905.7
avril 09 13:41:36 [0m1712662896.328998 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.339956 [NR_MAC]   (905/7)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.342337 [NR_MAC]     905.17 Scheduling pucch reception in  905.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.342341 [PHY]   pack_ul_tti_request SFN/Slot:905.17
avril 09 13:41:36 [0m1712662896.342343 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.343566 [PHY]   pack_ul_tti_request SFN/Slot:905.18
avril 09 13:41:36 [0m1712662896.344739 [PHY]   pack_ul_tti_request SFN/Slot:905.19
avril 09 13:41:36 [0m1712662896.352509 [NR_MAC]   (905/17)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.355096 [NR_MAC]     906. 7 Scheduling pucch reception in  906. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.355113 [PHY]   pack_ul_tti_request SFN/Slot:906.7
avril 09 13:41:36 [0m1712662896.355116 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.366001 [NR_MAC]   (906/7)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.368664 [NR_MAC]     906.17 Scheduling pucch reception in  906.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.368683 [PHY]   pack_ul_tti_request SFN/Slot:906.17
avril 09 13:41:36 [0m1712662896.368688 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.369759 [PHY]   pack_ul_tti_request SFN/Slot:906.18
avril 09 13:41:36 [0m1712662896.371005 [PHY]   pack_ul_tti_request SFN/Slot:906.19
avril 09 13:41:36 [0m1712662896.372340 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 907/0 
avril 09 13:41:36 [0m1712662896.378611 [NR_MAC]   (906/17)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.380945 [NR_MAC]   pucch_acknack  907. 7 Scheduling pucch reception in  907. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.380950 [PHY]   pack_ul_tti_request SFN/Slot:907.7
avril 09 13:41:36 [0m1712662896.380953 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.391847 [NR_MAC]   (907/7)uci_01->pduBitmap:3
avril 09 13:41:36 [0m1712662896.394114 [NR_MAC]     907.17 Scheduling pucch reception in  907.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.394126 [PHY]   pack_ul_tti_request SFN/Slot:907.17
avril 09 13:41:36 [0m1712662896.394129 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.395247 [PHY]   pack_ul_tti_request SFN/Slot:907.18
avril 09 13:41:36 [0m1712662896.396518 [PHY]   pack_ul_tti_request SFN/Slot:907.19
avril 09 13:41:36 [0m1712662896.403884 [NR_MAC]   (907/17)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.406440 [NR_MAC]     908. 7 Scheduling pucch reception in  908. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.406449 [PHY]   pack_ul_tti_request SFN/Slot:908.7
avril 09 13:41:36 [0m1712662896.406452 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.417192 [NR_MAC]   (908/7)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.419541 [NR_MAC]     908.17 Scheduling pucch reception in  908.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.419550 [PHY]   pack_ul_tti_request SFN/Slot:908.17
avril 09 13:41:36 [0m1712662896.419553 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.420722 [PHY]   pack_ul_tti_request SFN/Slot:908.18
avril 09 13:41:36 [0m1712662896.422024 [PHY]   pack_ul_tti_request SFN/Slot:908.19
avril 09 13:41:36 [0m1712662896.429530 [NR_MAC]   (908/17)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.430886 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 909/6 
avril 09 13:41:36 [0m1712662896.431988 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 909/7 
avril 09 13:41:36 [0m1712662896.431996 [NR_MAC]     909. 7 Scheduling pucch reception in  909. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.432010 [PHY]   pack_ul_tti_request SFN/Slot:909.7
avril 09 13:41:36 [0m1712662896.432013 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.442939 [NR_MAC]   (909/7)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.445303 [NR_MAC]   pucch_acknack  909.17 Scheduling pucch reception in  909.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.445311 [PHY]   pack_ul_tti_request SFN/Slot:909.17
avril 09 13:41:36 [0m1712662896.445313 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.446459 [PHY]   pack_ul_tti_request SFN/Slot:909.18
avril 09 13:41:36 [0m1712662896.447685 [PHY]   pack_ul_tti_request SFN/Slot:909.19
avril 09 13:41:36 [0m1712662896.455545 [NR_MAC]   (909/17)uci_01->pduBitmap:3
avril 09 13:41:36 [0m1712662896.458072 [NR_MAC]     910. 7 Scheduling pucch reception in  910. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.458079 [PHY]   pack_ul_tti_request SFN/Slot:910.7
avril 09 13:41:36 [0m1712662896.458083 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.468838 [NR_MAC]   (910/7)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.471100 [NR_MAC]     910.17 Scheduling pucch reception in  910.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.471107 [PHY]   pack_ul_tti_request SFN/Slot:910.17
avril 09 13:41:36 [0m1712662896.471110 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.472214 [PHY]   pack_ul_tti_request SFN/Slot:910.18
avril 09 13:41:36 [0m1712662896.473646 [PHY]   pack_ul_tti_request SFN/Slot:910.19
avril 09 13:41:36 [0m1712662896.481535 [NR_MAC]   (910/17)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.483913 [NR_MAC]     911. 7 Scheduling pucch reception in  911. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.483922 [PHY]   pack_ul_tti_request SFN/Slot:911.7
avril 09 13:41:36 [0m1712662896.483926 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.495038 [NR_MAC]   (911/7)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.497493 [NR_MAC]     911.17 Scheduling pucch reception in  911.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.497500 [PHY]   pack_ul_tti_request SFN/Slot:911.17
avril 09 13:41:36 [0m1712662896.497503 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.498712 [PHY]   pack_ul_tti_request SFN/Slot:911.18
avril 09 13:41:36 [0m1712662896.499904 [PHY]   pack_ul_tti_request SFN/Slot:911.19
avril 09 13:41:36 [0m1712662896.507643 [NR_MAC]   (911/17)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.510025 [NR_MAC]     912. 7 Scheduling pucch reception in  912. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.510038 [PHY]   pack_ul_tti_request SFN/Slot:912.7
avril 09 13:41:36 [0m1712662896.510040 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.512162 [NR_MAC]     912. 8 Scheduling pucch reception in  912. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:36 [0m1712662896.512166 [PHY]   pack_ul_tti_request SFN/Slot:912.8
avril 09 13:41:36 [0m1712662896.512167 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:36 [0m1712662896.521081 [NR_MAC]   (912/7)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.523595 [NR_MAC]     912.17 Scheduling pucch reception in  912.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.523602 [PHY]   pack_ul_tti_request SFN/Slot:912.17
avril 09 13:41:36 [0m1712662896.523605 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.524749 [PHY]   pack_ul_tti_request SFN/Slot:912.18
avril 09 13:41:36 [0m1712662896.525898 [PHY]   pack_ul_tti_request SFN/Slot:912.19
avril 09 13:41:36 [0m1712662896.533388 [NR_MAC]   (912/17)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.535898 [NR_MAC]     913. 7 Scheduling pucch reception in  913. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.535908 [PHY]   pack_ul_tti_request SFN/Slot:913.7
avril 09 13:41:36 [0m1712662896.535910 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.547279 [NR_MAC]   (913/7)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.549800 [NR_MAC]     913.17 Scheduling pucch reception in  913.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.549815 [PHY]   pack_ul_tti_request SFN/Slot:913.17
avril 09 13:41:36 [0m1712662896.549817 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.550913 [PHY]   pack_ul_tti_request SFN/Slot:913.18
avril 09 13:41:36 [0m1712662896.552013 [PHY]   pack_ul_tti_request SFN/Slot:913.19
avril 09 13:41:36 [0m1712662896.559848 [NR_MAC]   (913/17)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.562269 [NR_MAC]     914. 7 Scheduling pucch reception in  914. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.562276 [PHY]   pack_ul_tti_request SFN/Slot:914.7
avril 09 13:41:36 [0m1712662896.562279 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.573306 [NR_MAC]   (914/7)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.575896 [NR_MAC]     914.17 Scheduling pucch reception in  914.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.575903 [PHY]   pack_ul_tti_request SFN/Slot:914.17
avril 09 13:41:36 [0m1712662896.575905 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.576969 [PHY]   pack_ul_tti_request SFN/Slot:914.18
avril 09 13:41:36 [0m1712662896.578143 [PHY]   pack_ul_tti_request SFN/Slot:914.19
avril 09 13:41:36 [0m1712662896.586053 [NR_MAC]   (914/17)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.588588 [NR_MAC]     915. 7 Scheduling pucch reception in  915. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.588595 [PHY]   pack_ul_tti_request SFN/Slot:915.7
avril 09 13:41:36 [0m1712662896.588598 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.599854 [NR_MAC]   (915/7)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.602121 [NR_MAC]     915.17 Scheduling pucch reception in  915.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.602128 [PHY]   pack_ul_tti_request SFN/Slot:915.17
avril 09 13:41:36 [0m1712662896.602130 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.603165 [PHY]   pack_ul_tti_request SFN/Slot:915.18
avril 09 13:41:36 [0m1712662896.604501 [PHY]   pack_ul_tti_request SFN/Slot:915.19
avril 09 13:41:36 [0m1712662896.611921 [NR_MAC]   (915/17)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.614521 [NR_MAC]     916. 7 Scheduling pucch reception in  916. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.614529 [PHY]   pack_ul_tti_request SFN/Slot:916.7
avril 09 13:41:36 [0m1712662896.614532 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.625708 [NR_MAC]   (916/7)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.627947 [NR_MAC]     916.17 Scheduling pucch reception in  916.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.627953 [PHY]   pack_ul_tti_request SFN/Slot:916.17
avril 09 13:41:36 [0m1712662896.627955 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.629014 [PHY]   pack_ul_tti_request SFN/Slot:916.18
avril 09 13:41:36 [0m1712662896.630342 [PHY]   pack_ul_tti_request SFN/Slot:916.19
avril 09 13:41:36 [0m1712662896.631637 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 917/0 
avril 09 13:41:36 [0m1712662896.638068 [NR_MAC]   (916/17)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.640713 [NR_MAC]   pucch_acknack  917. 7 Scheduling pucch reception in  917. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.640760 [PHY]   pack_ul_tti_request SFN/Slot:917.7
avril 09 13:41:36 [0m1712662896.640774 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.651848 [NR_MAC]   (917/7)uci_01->pduBitmap:3
avril 09 13:41:36 [0m1712662896.654149 [NR_MAC]     917.17 Scheduling pucch reception in  917.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.654185 [PHY]   pack_ul_tti_request SFN/Slot:917.17
avril 09 13:41:36 [0m1712662896.654196 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.655348 [PHY]   pack_ul_tti_request SFN/Slot:917.18
avril 09 13:41:36 [0m1712662896.656534 [PHY]   pack_ul_tti_request SFN/Slot:917.19
avril 09 13:41:36 [0m1712662896.664088 [NR_MAC]   (917/17)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.666830 [NR_MAC]     918. 7 Scheduling pucch reception in  918. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.666870 [PHY]   pack_ul_tti_request SFN/Slot:918.7
avril 09 13:41:36 [0m1712662896.666874 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.678061 [NR_MAC]   (918/7)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.680454 [NR_MAC]     918.17 Scheduling pucch reception in  918.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.680461 [PHY]   pack_ul_tti_request SFN/Slot:918.17
avril 09 13:41:36 [0m1712662896.680463 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.681706 [PHY]   pack_ul_tti_request SFN/Slot:918.18
avril 09 13:41:36 [0m1712662896.682905 [PHY]   pack_ul_tti_request SFN/Slot:918.19
avril 09 13:41:36 [0m1712662896.690498 [NR_MAC]   (918/17)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.692945 [NR_MAC]     919. 7 Scheduling pucch reception in  919. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.692953 [PHY]   pack_ul_tti_request SFN/Slot:919.7
avril 09 13:41:36 [0m1712662896.692956 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.704161 [NR_MAC]   (919/7)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.706754 [NR_MAC]     919.17 Scheduling pucch reception in  919.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.706760 [PHY]   pack_ul_tti_request SFN/Slot:919.17
avril 09 13:41:36 [0m1712662896.706762 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.707901 [PHY]   pack_ul_tti_request SFN/Slot:919.18
avril 09 13:41:36 [0m1712662896.709103 [PHY]   pack_ul_tti_request SFN/Slot:919.19
avril 09 13:41:36 [0m1712662896.717045 [NR_MAC]   (919/17)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.719377 [NR_MAC]     920. 7 Scheduling pucch reception in  920. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.719384 [PHY]   pack_ul_tti_request SFN/Slot:920.7
avril 09 13:41:36 [0m1712662896.719386 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.721730 [NR_MAC]     920. 8 Scheduling pucch reception in  920. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:36 [0m1712662896.721777 [PHY]   pack_ul_tti_request SFN/Slot:920.8
avril 09 13:41:36 [0m1712662896.721789 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:36 [0m1712662896.731107 [NR_MAC]   (920/7)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.733536 [NR_MAC]     920.17 Scheduling pucch reception in  920.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.733575 [PHY]   pack_ul_tti_request SFN/Slot:920.17
avril 09 13:41:36 [0m1712662896.733577 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.734814 [PHY]   pack_ul_tti_request SFN/Slot:920.18
avril 09 13:41:36 [0m1712662896.735976 [PHY]   pack_ul_tti_request SFN/Slot:920.19
avril 09 13:41:36 [0m1712662896.743864 [NR_MAC]   (920/17)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.746167 [NR_MAC]     921. 7 Scheduling pucch reception in  921. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.746174 [PHY]   pack_ul_tti_request SFN/Slot:921.7
avril 09 13:41:36 [0m1712662896.746181 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.757535 [NR_MAC]   (921/7)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.759909 [NR_MAC]     921.17 Scheduling pucch reception in  921.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.759916 [PHY]   pack_ul_tti_request SFN/Slot:921.17
avril 09 13:41:36 [0m1712662896.759918 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.761074 [PHY]   pack_ul_tti_request SFN/Slot:921.18
avril 09 13:41:36 [0m1712662896.762275 [PHY]   pack_ul_tti_request SFN/Slot:921.19
avril 09 13:41:36 [0m1712662896.770062 [NR_MAC]   (921/17)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.772441 [NR_MAC]     922. 7 Scheduling pucch reception in  922. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.772449 [PHY]   pack_ul_tti_request SFN/Slot:922.7
avril 09 13:41:36 [0m1712662896.772452 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.783882 [NR_MAC]   (922/7)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.786220 [NR_MAC]     922.17 Scheduling pucch reception in  922.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.786228 [PHY]   pack_ul_tti_request SFN/Slot:922.17
avril 09 13:41:36 [0m1712662896.786230 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.787398 [PHY]   pack_ul_tti_request SFN/Slot:922.18
avril 09 13:41:36 [0m1712662896.788648 [PHY]   pack_ul_tti_request SFN/Slot:922.19
avril 09 13:41:36 [0m1712662896.796168 [NR_MAC]   (922/17)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.798938 [NR_MAC]     923. 7 Scheduling pucch reception in  923. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.798945 [PHY]   pack_ul_tti_request SFN/Slot:923.7
avril 09 13:41:36 [0m1712662896.798947 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.810095 [NR_MAC]   (923/7)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.812569 [NR_MAC]     923.17 Scheduling pucch reception in  923.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.812575 [PHY]   pack_ul_tti_request SFN/Slot:923.17
avril 09 13:41:36 [0m1712662896.812577 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.813759 [PHY]   pack_ul_tti_request SFN/Slot:923.18
avril 09 13:41:36 [0m1712662896.815013 [PHY]   pack_ul_tti_request SFN/Slot:923.19
avril 09 13:41:36 [0m1712662896.822589 [NR_MAC]   (923/17)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.825094 [NR_MAC]     924. 7 Scheduling pucch reception in  924. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.825105 [PHY]   pack_ul_tti_request SFN/Slot:924.7
avril 09 13:41:36 [0m1712662896.825108 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.836033 [NR_MAC]   (924/7)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.838448 [NR_MAC]     924.17 Scheduling pucch reception in  924.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.838459 [PHY]   pack_ul_tti_request SFN/Slot:924.17
avril 09 13:41:36 [0m1712662896.838462 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.839712 [PHY]   pack_ul_tti_request SFN/Slot:924.18
avril 09 13:41:36 [0m1712662896.840848 [PHY]   pack_ul_tti_request SFN/Slot:924.19
avril 09 13:41:36 [0m1712662896.848480 [NR_MAC]   (924/17)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.851010 [NR_MAC]     925. 7 Scheduling pucch reception in  925. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.851019 [PHY]   pack_ul_tti_request SFN/Slot:925.7
avril 09 13:41:36 [0m1712662896.851022 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.862099 [NR_MAC]   (925/7)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.864458 [NR_MAC]     925.17 Scheduling pucch reception in  925.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.864466 [PHY]   pack_ul_tti_request SFN/Slot:925.17
avril 09 13:41:36 [0m1712662896.864469 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.865697 [PHY]   pack_ul_tti_request SFN/Slot:925.18
avril 09 13:41:36 [0m1712662896.866827 [PHY]   pack_ul_tti_request SFN/Slot:925.19
avril 09 13:41:36 [0m1712662896.874802 [NR_MAC]   (925/17)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.877509 [NR_MAC]     926. 7 Scheduling pucch reception in  926. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.877526 [PHY]   pack_ul_tti_request SFN/Slot:926.7
avril 09 13:41:36 [0m1712662896.877530 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.888608 [NR_MAC]   (926/7)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.890976 [NR_MAC]     926.17 Scheduling pucch reception in  926.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.890986 [PHY]   pack_ul_tti_request SFN/Slot:926.17
avril 09 13:41:36 [0m1712662896.890989 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.892073 [PHY]   pack_ul_tti_request SFN/Slot:926.18
avril 09 13:41:36 [0m1712662896.893324 [PHY]   pack_ul_tti_request SFN/Slot:926.19
avril 09 13:41:36 [0m1712662896.894485 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 927/0 
avril 09 13:41:36 [0m1712662896.900945 [NR_MAC]   (926/17)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.903579 [NR_MAC]   pucch_acknack  927. 7 Scheduling pucch reception in  927. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.903591 [PHY]   pack_ul_tti_request SFN/Slot:927.7
avril 09 13:41:36 [0m1712662896.903594 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.915899 [NR_MAC]   (927/7)uci_01->pduBitmap:3
avril 09 13:41:36 [0m1712662896.918430 [NR_MAC]     927.17 Scheduling pucch reception in  927.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.918439 [PHY]   pack_ul_tti_request SFN/Slot:927.17
avril 09 13:41:36 [0m1712662896.918441 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.919615 [PHY]   pack_ul_tti_request SFN/Slot:927.18
avril 09 13:41:36 [0m1712662896.920848 [PHY]   pack_ul_tti_request SFN/Slot:927.19
avril 09 13:41:36 [0m1712662896.928282 [NR_MAC]   (927/17)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.930819 [NR_MAC]     928. 7 Scheduling pucch reception in  928. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.930828 [PHY]   pack_ul_tti_request SFN/Slot:928.7
avril 09 13:41:36 [0m1712662896.930831 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.932776 [NR_MAC]     928. 8 Scheduling pucch reception in  928. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:36 [0m1712662896.932787 [PHY]   pack_ul_tti_request SFN/Slot:928.8
avril 09 13:41:36 [0m1712662896.932789 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:36 [0m1712662896.941749 [NR_MAC]   (928/7)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.944103 [NR_MAC]     928.17 Scheduling pucch reception in  928.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.944112 [PHY]   pack_ul_tti_request SFN/Slot:928.17
avril 09 13:41:36 [0m1712662896.944115 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.945214 [PHY]   pack_ul_tti_request SFN/Slot:928.18
avril 09 13:41:36 [0m1712662896.946402 [PHY]   pack_ul_tti_request SFN/Slot:928.19
avril 09 13:41:36 [0m1712662896.953870 [NR_MAC]   (928/17)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.956380 [NR_MAC]     929. 7 Scheduling pucch reception in  929. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.956391 [PHY]   pack_ul_tti_request SFN/Slot:929.7
avril 09 13:41:36 [0m1712662896.956394 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.967594 [NR_MAC]   (929/7)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.972247 [NR_MAC]     929.17 Scheduling pucch reception in  929.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.972256 [PHY]   pack_ul_tti_request SFN/Slot:929.17
avril 09 13:41:36 [0m1712662896.972258 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.973434 [PHY]   pack_ul_tti_request SFN/Slot:929.18
avril 09 13:41:36 [0m1712662896.974754 [PHY]   pack_ul_tti_request SFN/Slot:929.19
avril 09 13:41:36 [0m1712662896.982569 [NR_MAC]   (929/17)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.985097 [NR_MAC]     930. 7 Scheduling pucch reception in  930. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.985107 [PHY]   pack_ul_tti_request SFN/Slot:930.7
avril 09 13:41:36 [0m1712662896.985110 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.996206 [NR_MAC]   (930/7)uci_01->pduBitmap:1
avril 09 13:41:36 [0m1712662896.998611 [NR_MAC]     930.17 Scheduling pucch reception in  930.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:36 [0m1712662896.998620 [PHY]   pack_ul_tti_request SFN/Slot:930.17
avril 09 13:41:36 [0m1712662896.998623 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:36 [0m1712662896.999712 [PHY]   pack_ul_tti_request SFN/Slot:930.18
avril 09 13:41:36 [0m1712662897.002966 [PHY]   pack_ul_tti_request SFN/Slot:930.19
avril 09 13:41:37 [0m1712662897.013592 [NR_MAC]   (930/17)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.015837 [NR_MAC]     931. 7 Scheduling pucch reception in  931. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.015846 [PHY]   pack_ul_tti_request SFN/Slot:931.7
avril 09 13:41:37 [0m1712662897.015849 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.032489 [NR_MAC]   (931/7)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.037449 [NR_MAC]     931.17 Scheduling pucch reception in  931.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.037457 [PHY]   pack_ul_tti_request SFN/Slot:931.17
avril 09 13:41:37 [0m1712662897.037460 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.038564 [PHY]   pack_ul_tti_request SFN/Slot:931.18
avril 09 13:41:37 [0m1712662897.039748 [PHY]   pack_ul_tti_request SFN/Slot:931.19
avril 09 13:41:37 [0m1712662897.048606 [NR_MAC]   (931/17)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.051042 [NR_MAC]     932. 7 Scheduling pucch reception in  932. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.051049 [PHY]   pack_ul_tti_request SFN/Slot:932.7
avril 09 13:41:37 [0m1712662897.051052 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.062204 [NR_MAC]   (932/7)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.064591 [NR_MAC]     932.17 Scheduling pucch reception in  932.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.064599 [PHY]   pack_ul_tti_request SFN/Slot:932.17
avril 09 13:41:37 [0m1712662897.064602 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.065749 [PHY]   pack_ul_tti_request SFN/Slot:932.18
avril 09 13:41:37 [0m1712662897.066887 [PHY]   pack_ul_tti_request SFN/Slot:932.19
avril 09 13:41:37 [0m1712662897.074722 [NR_MAC]   (932/17)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.077137 [NR_MAC]     933. 7 Scheduling pucch reception in  933. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.077146 [PHY]   pack_ul_tti_request SFN/Slot:933.7
avril 09 13:41:37 [0m1712662897.077150 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.088207 [NR_MAC]   (933/7)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.090812 [NR_MAC]     933.17 Scheduling pucch reception in  933.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.090818 [PHY]   pack_ul_tti_request SFN/Slot:933.17
avril 09 13:41:37 [0m1712662897.090820 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.091918 [PHY]   pack_ul_tti_request SFN/Slot:933.18
avril 09 13:41:37 [0m1712662897.093064 [PHY]   pack_ul_tti_request SFN/Slot:933.19
avril 09 13:41:37 [0m1712662897.101031 [NR_MAC]   (933/17)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.103775 [NR_MAC]     934. 7 Scheduling pucch reception in  934. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.103787 [PHY]   pack_ul_tti_request SFN/Slot:934.7
avril 09 13:41:37 [0m1712662897.103789 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.114873 [NR_MAC]   (934/7)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.117149 [NR_MAC]     934.17 Scheduling pucch reception in  934.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.117158 [PHY]   pack_ul_tti_request SFN/Slot:934.17
avril 09 13:41:37 [0m1712662897.117160 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.118216 [PHY]   pack_ul_tti_request SFN/Slot:934.18
avril 09 13:41:37 [0m1712662897.119616 [PHY]   pack_ul_tti_request SFN/Slot:934.19
avril 09 13:41:37 [0m1712662897.127284 [NR_MAC]   (934/17)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.129878 [NR_MAC]     935. 7 Scheduling pucch reception in  935. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.129885 [PHY]   pack_ul_tti_request SFN/Slot:935.7
avril 09 13:41:37 [0m1712662897.129888 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.140962 [NR_MAC]   (935/7)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.143437 [NR_MAC]     935.17 Scheduling pucch reception in  935.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.143445 [PHY]   pack_ul_tti_request SFN/Slot:935.17
avril 09 13:41:37 [0m1712662897.143448 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.144699 [PHY]   pack_ul_tti_request SFN/Slot:935.18
avril 09 13:41:37 [0m1712662897.145982 [PHY]   pack_ul_tti_request SFN/Slot:935.19
avril 09 13:41:37 [0m1712662897.153594 [NR_MAC]   (935/17)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.156036 [NR_MAC]     936. 7 Scheduling pucch reception in  936. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.156043 [PHY]   pack_ul_tti_request SFN/Slot:936.7
avril 09 13:41:37 [0m1712662897.156046 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.158033 [NR_MAC]     936. 8 Scheduling pucch reception in  936. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:37 [0m1712662897.158040 [PHY]   pack_ul_tti_request SFN/Slot:936.8
avril 09 13:41:37 [0m1712662897.158042 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:37 [0m1712662897.166886 [NR_MAC]   (936/7)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.169142 [NR_MAC]     936.17 Scheduling pucch reception in  936.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.169151 [PHY]   pack_ul_tti_request SFN/Slot:936.17
avril 09 13:41:37 [0m1712662897.169154 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.170194 [PHY]   pack_ul_tti_request SFN/Slot:936.18
avril 09 13:41:37 [0m1712662897.171647 [PHY]   pack_ul_tti_request SFN/Slot:936.19
avril 09 13:41:37 [0m1712662897.172824 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 937/0 
avril 09 13:41:37 [0m1712662897.179155 [NR_MAC]   (936/17)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.181755 [NR_MAC]   pucch_acknack  937. 7 Scheduling pucch reception in  937. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.181763 [PHY]   pack_ul_tti_request SFN/Slot:937.7
avril 09 13:41:37 [0m1712662897.181766 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.192796 [NR_MAC]   (937/7)uci_01->pduBitmap:3
avril 09 13:41:37 [0m1712662897.195012 [NR_MAC]     937.17 Scheduling pucch reception in  937.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.195018 [PHY]   pack_ul_tti_request SFN/Slot:937.17
avril 09 13:41:37 [0m1712662897.195020 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.196134 [PHY]   pack_ul_tti_request SFN/Slot:937.18
avril 09 13:41:37 [0m1712662897.197426 [PHY]   pack_ul_tti_request SFN/Slot:937.19
avril 09 13:41:37 [0m1712662897.205142 [NR_MAC]   (937/17)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.207659 [NR_MAC]     938. 7 Scheduling pucch reception in  938. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.207667 [PHY]   pack_ul_tti_request SFN/Slot:938.7
avril 09 13:41:37 [0m1712662897.207669 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.218889 [NR_MAC]   (938/7)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.221151 [NR_MAC]     938.17 Scheduling pucch reception in  938.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.221159 [PHY]   pack_ul_tti_request SFN/Slot:938.17
avril 09 13:41:37 [0m1712662897.221162 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.222239 [PHY]   pack_ul_tti_request SFN/Slot:938.18
avril 09 13:41:37 [0m1712662897.223435 [PHY]   pack_ul_tti_request SFN/Slot:938.19
avril 09 13:41:37 [0m1712662897.231043 [NR_MAC]   (938/17)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.233554 [NR_MAC]     939. 7 Scheduling pucch reception in  939. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.233561 [PHY]   pack_ul_tti_request SFN/Slot:939.7
avril 09 13:41:37 [0m1712662897.233564 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.244806 [NR_MAC]   (939/7)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.247043 [NR_MAC]     939.17 Scheduling pucch reception in  939.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.247049 [PHY]   pack_ul_tti_request SFN/Slot:939.17
avril 09 13:41:37 [0m1712662897.247052 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.248087 [PHY]   pack_ul_tti_request SFN/Slot:939.18
avril 09 13:41:37 [0m1712662897.249389 [PHY]   pack_ul_tti_request SFN/Slot:939.19
avril 09 13:41:37 [0m1712662897.257152 [NR_MAC]   (939/17)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.259859 [NR_MAC]     940. 7 Scheduling pucch reception in  940. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.259888 [PHY]   pack_ul_tti_request SFN/Slot:940.7
avril 09 13:41:37 [0m1712662897.259891 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.270851 [NR_MAC]   (940/7)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.273051 [NR_MAC]     940.17 Scheduling pucch reception in  940.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.273058 [PHY]   pack_ul_tti_request SFN/Slot:940.17
avril 09 13:41:37 [0m1712662897.273060 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.274187 [PHY]   pack_ul_tti_request SFN/Slot:940.18
avril 09 13:41:37 [0m1712662897.275463 [PHY]   pack_ul_tti_request SFN/Slot:940.19
avril 09 13:41:37 [0m1712662897.283488 [NR_MAC]   (940/17)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.285935 [NR_MAC]     941. 7 Scheduling pucch reception in  941. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.285947 [PHY]   pack_ul_tti_request SFN/Slot:941.7
avril 09 13:41:37 [0m1712662897.285949 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.297190 [NR_MAC]   (941/7)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.299835 [NR_MAC]     941.17 Scheduling pucch reception in  941.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.299843 [PHY]   pack_ul_tti_request SFN/Slot:941.17
avril 09 13:41:37 [0m1712662897.299846 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.300949 [PHY]   pack_ul_tti_request SFN/Slot:941.18
avril 09 13:41:37 [0m1712662897.302128 [PHY]   pack_ul_tti_request SFN/Slot:941.19
avril 09 13:41:37 [0m1712662897.310186 [NR_MAC]   (941/17)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.312744 [NR_MAC]     942. 7 Scheduling pucch reception in  942. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.312752 [PHY]   pack_ul_tti_request SFN/Slot:942.7
avril 09 13:41:37 [0m1712662897.312755 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.323985 [NR_MAC]   (942/7)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.326404 [NR_MAC]     942.17 Scheduling pucch reception in  942.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.326415 [PHY]   pack_ul_tti_request SFN/Slot:942.17
avril 09 13:41:37 [0m1712662897.326418 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.327617 [PHY]   pack_ul_tti_request SFN/Slot:942.18
avril 09 13:41:37 [0m1712662897.328865 [PHY]   pack_ul_tti_request SFN/Slot:942.19
avril 09 13:41:37 [0m1712662897.336300 [NR_MAC]   (942/17)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.338904 [NR_MAC]     943. 7 Scheduling pucch reception in  943. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.338911 [PHY]   pack_ul_tti_request SFN/Slot:943.7
avril 09 13:41:37 [0m1712662897.338914 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.350234 [NR_MAC]   (943/7)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.353048 [NR_MAC]     943.17 Scheduling pucch reception in  943.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.353057 [PHY]   pack_ul_tti_request SFN/Slot:943.17
avril 09 13:41:37 [0m1712662897.353059 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.354098 [PHY]   pack_ul_tti_request SFN/Slot:943.18
avril 09 13:41:37 [0m1712662897.355333 [PHY]   pack_ul_tti_request SFN/Slot:943.19
avril 09 13:41:37 [0m1712662897.363003 [NR_MAC]   (943/17)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.365601 [NR_MAC]     944. 7 Scheduling pucch reception in  944. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.365618 [PHY]   pack_ul_tti_request SFN/Slot:944.7
avril 09 13:41:37 [0m1712662897.365622 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.367847 [NR_MAC]     944. 8 Scheduling pucch reception in  944. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:37 [0m1712662897.367864 [PHY]   pack_ul_tti_request SFN/Slot:944.8
avril 09 13:41:37 [0m1712662897.367866 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:37 [0m1712662897.376820 [NR_MAC]   (944/7)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.379302 [NR_MAC]     944.17 Scheduling pucch reception in  944.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.379309 [PHY]   pack_ul_tti_request SFN/Slot:944.17
avril 09 13:41:37 [0m1712662897.379312 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.380484 [PHY]   pack_ul_tti_request SFN/Slot:944.18
avril 09 13:41:37 [0m1712662897.381760 [PHY]   pack_ul_tti_request SFN/Slot:944.19
avril 09 13:41:37 [0m1712662897.389164 [NR_MAC]   (944/17)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.391596 [NR_MAC]     945. 7 Scheduling pucch reception in  945. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.391604 [PHY]   pack_ul_tti_request SFN/Slot:945.7
avril 09 13:41:37 [0m1712662897.391607 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.402476 [NR_MAC]   (945/7)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.404840 [NR_MAC]     945.17 Scheduling pucch reception in  945.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.404860 [PHY]   pack_ul_tti_request SFN/Slot:945.17
avril 09 13:41:37 [0m1712662897.404863 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.405925 [PHY]   pack_ul_tti_request SFN/Slot:945.18
avril 09 13:41:37 [0m1712662897.407136 [PHY]   pack_ul_tti_request SFN/Slot:945.19
avril 09 13:41:37 [0m1712662897.414835 [NR_MAC]   (945/17)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.417275 [NR_MAC]     946. 7 Scheduling pucch reception in  946. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.417285 [PHY]   pack_ul_tti_request SFN/Slot:946.7
avril 09 13:41:37 [0m1712662897.417288 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.427889 [NR_MAC]   (946/7)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.430201 [NR_MAC]     946.17 Scheduling pucch reception in  946.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.430215 [PHY]   pack_ul_tti_request SFN/Slot:946.17
avril 09 13:41:37 [0m1712662897.430217 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.431318 [PHY]   pack_ul_tti_request SFN/Slot:946.18
avril 09 13:41:37 [0m1712662897.432567 [PHY]   pack_ul_tti_request SFN/Slot:946.19
avril 09 13:41:37 [0m1712662897.433746 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 947/0 
avril 09 13:41:37 [0m1712662897.440022 [NR_MAC]   (946/17)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.441420 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 947/6 
avril 09 13:41:37 [0m1712662897.442454 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 947/7 
avril 09 13:41:37 [0m1712662897.442463 [NR_MAC]   pucch_acknack  947. 7 Scheduling pucch reception in  947. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.442478 [PHY]   pack_ul_tti_request SFN/Slot:947.7
avril 09 13:41:37 [0m1712662897.442481 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.454268 [NR_MAC]   (947/7)uci_01->pduBitmap:3
avril 09 13:41:37 [0m1712662897.456812 [NR_MAC]   pucch_acknack  947.17 Scheduling pucch reception in  947.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.456823 [PHY]   pack_ul_tti_request SFN/Slot:947.17
avril 09 13:41:37 [0m1712662897.456826 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.458013 [PHY]   pack_ul_tti_request SFN/Slot:947.18
avril 09 13:41:37 [0m1712662897.459165 [PHY]   pack_ul_tti_request SFN/Slot:947.19
avril 09 13:41:37 [0m1712662897.467105 [NR_MAC]   (947/17)uci_01->pduBitmap:3
avril 09 13:41:37 [0m1712662897.469599 [NR_MAC]     948. 7 Scheduling pucch reception in  948. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.469609 [PHY]   pack_ul_tti_request SFN/Slot:948.7
avril 09 13:41:37 [0m1712662897.469613 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.481158 [NR_MAC]   (948/7)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.483770 [NR_MAC]     948.17 Scheduling pucch reception in  948.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.483780 [PHY]   pack_ul_tti_request SFN/Slot:948.17
avril 09 13:41:37 [0m1712662897.483786 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.485011 [PHY]   pack_ul_tti_request SFN/Slot:948.18
avril 09 13:41:37 [0m1712662897.486083 [PHY]   pack_ul_tti_request SFN/Slot:948.19
avril 09 13:41:37 [0m1712662897.493929 [NR_MAC]   (948/17)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.496351 [NR_MAC]     949. 7 Scheduling pucch reception in  949. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.496358 [PHY]   pack_ul_tti_request SFN/Slot:949.7
avril 09 13:41:37 [0m1712662897.496360 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.507918 [NR_MAC]   (949/7)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.510601 [NR_MAC]     949.17 Scheduling pucch reception in  949.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.510644 [PHY]   pack_ul_tti_request SFN/Slot:949.17
avril 09 13:41:37 [0m1712662897.510658 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.511856 [PHY]   pack_ul_tti_request SFN/Slot:949.18
avril 09 13:41:37 [0m1712662897.513092 [PHY]   pack_ul_tti_request SFN/Slot:949.19
avril 09 13:41:37 [0m1712662897.521021 [NR_MAC]   (949/17)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.523752 [NR_MAC]     950. 7 Scheduling pucch reception in  950. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.523798 [PHY]   pack_ul_tti_request SFN/Slot:950.7
avril 09 13:41:37 [0m1712662897.523801 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.535035 [NR_MAC]   (950/7)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.537630 [NR_MAC]     950.17 Scheduling pucch reception in  950.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.537642 [PHY]   pack_ul_tti_request SFN/Slot:950.17
avril 09 13:41:37 [0m1712662897.537643 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.538810 [PHY]   pack_ul_tti_request SFN/Slot:950.18
avril 09 13:41:37 [0m1712662897.539961 [PHY]   pack_ul_tti_request SFN/Slot:950.19
avril 09 13:41:37 [0m1712662897.548105 [NR_MAC]   (950/17)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.550793 [NR_MAC]     951. 7 Scheduling pucch reception in  951. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.550810 [PHY]   pack_ul_tti_request SFN/Slot:951.7
avril 09 13:41:37 [0m1712662897.550813 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.561859 [NR_MAC]   (951/7)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.564105 [NR_MAC]     951.17 Scheduling pucch reception in  951.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.564112 [PHY]   pack_ul_tti_request SFN/Slot:951.17
avril 09 13:41:37 [0m1712662897.564115 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.565500 [PHY]   pack_ul_tti_request SFN/Slot:951.18
avril 09 13:41:37 [0m1712662897.566735 [PHY]   pack_ul_tti_request SFN/Slot:951.19
avril 09 13:41:37 [0m1712662897.574385 [NR_MAC]   (951/17)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.576930 [NR_MAC]     952. 7 Scheduling pucch reception in  952. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.576938 [PHY]   pack_ul_tti_request SFN/Slot:952.7
avril 09 13:41:37 [0m1712662897.576941 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.579010 [NR_MAC]     952. 8 Scheduling pucch reception in  952. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:37 [0m1712662897.579015 [PHY]   pack_ul_tti_request SFN/Slot:952.8
avril 09 13:41:37 [0m1712662897.579017 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:37 [0m1712662897.588013 [NR_MAC]   (952/7)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.590554 [NR_MAC]     952.17 Scheduling pucch reception in  952.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.590577 [PHY]   pack_ul_tti_request SFN/Slot:952.17
avril 09 13:41:37 [0m1712662897.590579 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.591705 [PHY]   pack_ul_tti_request SFN/Slot:952.18
avril 09 13:41:37 [0m1712662897.592894 [PHY]   pack_ul_tti_request SFN/Slot:952.19
avril 09 13:41:37 [0m1712662897.600803 [NR_MAC]   (952/17)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.603013 [NR_MAC]     953. 7 Scheduling pucch reception in  953. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.603021 [PHY]   pack_ul_tti_request SFN/Slot:953.7
avril 09 13:41:37 [0m1712662897.603024 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.614351 [NR_MAC]   (953/7)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.616941 [NR_MAC]     953.17 Scheduling pucch reception in  953.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.616949 [PHY]   pack_ul_tti_request SFN/Slot:953.17
avril 09 13:41:37 [0m1712662897.616952 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.618020 [PHY]   pack_ul_tti_request SFN/Slot:953.18
avril 09 13:41:37 [0m1712662897.619224 [PHY]   pack_ul_tti_request SFN/Slot:953.19
avril 09 13:41:37 [0m1712662897.627090 [NR_MAC]   (953/17)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.629706 [NR_MAC]     954. 7 Scheduling pucch reception in  954. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.629771 [PHY]   pack_ul_tti_request SFN/Slot:954.7
avril 09 13:41:37 [0m1712662897.629803 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.641150 [NR_MAC]   (954/7)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.643811 [NR_MAC]     954.17 Scheduling pucch reception in  954.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.643820 [PHY]   pack_ul_tti_request SFN/Slot:954.17
avril 09 13:41:37 [0m1712662897.643822 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.644931 [PHY]   pack_ul_tti_request SFN/Slot:954.18
avril 09 13:41:37 [0m1712662897.646077 [PHY]   pack_ul_tti_request SFN/Slot:954.19
avril 09 13:41:37 [0m1712662897.653874 [NR_MAC]   (954/17)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.656216 [NR_MAC]     955. 7 Scheduling pucch reception in  955. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.656222 [PHY]   pack_ul_tti_request SFN/Slot:955.7
avril 09 13:41:37 [0m1712662897.656224 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.667506 [NR_MAC]   (955/7)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.669912 [NR_MAC]     955.17 Scheduling pucch reception in  955.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.669922 [PHY]   pack_ul_tti_request SFN/Slot:955.17
avril 09 13:41:37 [0m1712662897.669924 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.671003 [PHY]   pack_ul_tti_request SFN/Slot:955.18
avril 09 13:41:37 [0m1712662897.672188 [PHY]   pack_ul_tti_request SFN/Slot:955.19
avril 09 13:41:37 [0m1712662897.680195 [NR_MAC]   (955/17)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.682890 [NR_MAC]     956. 7 Scheduling pucch reception in  956. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.682903 [PHY]   pack_ul_tti_request SFN/Slot:956.7
avril 09 13:41:37 [0m1712662897.682906 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.694196 [NR_MAC]   (956/7)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.696797 [NR_MAC]     956.17 Scheduling pucch reception in  956.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.696811 [PHY]   pack_ul_tti_request SFN/Slot:956.17
avril 09 13:41:37 [0m1712662897.696813 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.697996 [PHY]   pack_ul_tti_request SFN/Slot:956.18
avril 09 13:41:37 [0m1712662897.699139 [PHY]   pack_ul_tti_request SFN/Slot:956.19
avril 09 13:41:37 [0m1712662897.700425 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 957/0 
avril 09 13:41:37 [0m1712662897.707286 [NR_MAC]   (956/17)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.709965 [NR_MAC]   pucch_acknack  957. 7 Scheduling pucch reception in  957. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.709972 [PHY]   pack_ul_tti_request SFN/Slot:957.7
avril 09 13:41:37 [0m1712662897.709975 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.721268 [NR_MAC]   (957/7)uci_01->pduBitmap:3
avril 09 13:41:37 [0m1712662897.723916 [NR_MAC]     957.17 Scheduling pucch reception in  957.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.723923 [PHY]   pack_ul_tti_request SFN/Slot:957.17
avril 09 13:41:37 [0m1712662897.723925 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.725023 [PHY]   pack_ul_tti_request SFN/Slot:957.18
avril 09 13:41:37 [0m1712662897.726186 [PHY]   pack_ul_tti_request SFN/Slot:957.19
avril 09 13:41:37 [0m1712662897.734334 [NR_MAC]   (957/17)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.737048 [NR_MAC]     958. 7 Scheduling pucch reception in  958. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.737056 [PHY]   pack_ul_tti_request SFN/Slot:958.7
avril 09 13:41:37 [0m1712662897.737059 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.748295 [NR_MAC]   (958/7)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.750784 [NR_MAC]     958.17 Scheduling pucch reception in  958.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.750791 [PHY]   pack_ul_tti_request SFN/Slot:958.17
avril 09 13:41:37 [0m1712662897.750793 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.751944 [PHY]   pack_ul_tti_request SFN/Slot:958.18
avril 09 13:41:37 [0m1712662897.753157 [PHY]   pack_ul_tti_request SFN/Slot:958.19
avril 09 13:41:37 [0m1712662897.760925 [NR_MAC]   (958/17)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.763396 [NR_MAC]     959. 7 Scheduling pucch reception in  959. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.763421 [PHY]   pack_ul_tti_request SFN/Slot:959.7
avril 09 13:41:37 [0m1712662897.763423 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.774634 [NR_MAC]   (959/7)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.777005 [NR_MAC]     959.17 Scheduling pucch reception in  959.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.777010 [PHY]   pack_ul_tti_request SFN/Slot:959.17
avril 09 13:41:37 [0m1712662897.777012 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.778115 [PHY]   pack_ul_tti_request SFN/Slot:959.18
avril 09 13:41:37 [0m1712662897.779349 [PHY]   pack_ul_tti_request SFN/Slot:959.19
avril 09 13:41:37 [0m1712662897.787139 [NR_MAC]   (959/17)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.789870 [NR_MAC]     960. 7 Scheduling pucch reception in  960. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.789900 [PHY]   pack_ul_tti_request SFN/Slot:960.7
avril 09 13:41:37 [0m1712662897.789902 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.791984 [NR_MAC]     960. 8 Scheduling pucch reception in  960. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:37 [0m1712662897.791986 [PHY]   pack_ul_tti_request SFN/Slot:960.8
avril 09 13:41:37 [0m1712662897.791987 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:37 [0m1712662897.801205 [NR_MAC]   (960/7)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.803851 [NR_MAC]     960.17 Scheduling pucch reception in  960.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.803854 [PHY]   pack_ul_tti_request SFN/Slot:960.17
avril 09 13:41:37 [0m1712662897.803855 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.804997 [PHY]   pack_ul_tti_request SFN/Slot:960.18
avril 09 13:41:37 [0m1712662897.806137 [PHY]   pack_ul_tti_request SFN/Slot:960.19
avril 09 13:41:37 [0m1712662897.814189 [NR_MAC]   (960/17)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.816870 [NR_MAC]     961. 7 Scheduling pucch reception in  961. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.816914 [PHY]   pack_ul_tti_request SFN/Slot:961.7
avril 09 13:41:37 [0m1712662897.816917 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.828078 [NR_MAC]   (961/7)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.830688 [NR_MAC]     961.17 Scheduling pucch reception in  961.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.830697 [PHY]   pack_ul_tti_request SFN/Slot:961.17
avril 09 13:41:37 [0m1712662897.830700 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.831865 [PHY]   pack_ul_tti_request SFN/Slot:961.18
avril 09 13:41:37 [0m1712662897.833047 [PHY]   pack_ul_tti_request SFN/Slot:961.19
avril 09 13:41:37 [0m1712662897.841201 [NR_MAC]   (961/17)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.843860 [NR_MAC]     962. 7 Scheduling pucch reception in  962. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.843870 [PHY]   pack_ul_tti_request SFN/Slot:962.7
avril 09 13:41:37 [0m1712662897.843873 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.855133 [NR_MAC]   (962/7)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.857686 [NR_MAC]     962.17 Scheduling pucch reception in  962.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.857699 [PHY]   pack_ul_tti_request SFN/Slot:962.17
avril 09 13:41:37 [0m1712662897.857703 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.858781 [PHY]   pack_ul_tti_request SFN/Slot:962.18
avril 09 13:41:37 [0m1712662897.859926 [PHY]   pack_ul_tti_request SFN/Slot:962.19
avril 09 13:41:37 [0m1712662897.868020 [NR_MAC]   (962/17)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.870706 [NR_MAC]     963. 7 Scheduling pucch reception in  963. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.870723 [PHY]   pack_ul_tti_request SFN/Slot:963.7
avril 09 13:41:37 [0m1712662897.870727 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.881870 [NR_MAC]   (963/7)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.884346 [NR_MAC]     963.17 Scheduling pucch reception in  963.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.884362 [PHY]   pack_ul_tti_request SFN/Slot:963.17
avril 09 13:41:37 [0m1712662897.884377 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.885485 [PHY]   pack_ul_tti_request SFN/Slot:963.18
avril 09 13:41:37 [0m1712662897.886672 [PHY]   pack_ul_tti_request SFN/Slot:963.19
avril 09 13:41:37 [0m1712662897.894524 [NR_MAC]   (963/17)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.896940 [NR_MAC]     964. 7 Scheduling pucch reception in  964. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.896951 [PHY]   pack_ul_tti_request SFN/Slot:964.7
avril 09 13:41:37 [0m1712662897.896955 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.907855 [NR_MAC]   (964/7)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.910055 [NR_MAC]     964.17 Scheduling pucch reception in  964.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.910063 [PHY]   pack_ul_tti_request SFN/Slot:964.17
avril 09 13:41:37 [0m1712662897.910066 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.911199 [PHY]   pack_ul_tti_request SFN/Slot:964.18
avril 09 13:41:37 [0m1712662897.912402 [PHY]   pack_ul_tti_request SFN/Slot:964.19
avril 09 13:41:37 [0m1712662897.919876 [NR_MAC]   (964/17)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.922384 [NR_MAC]     965. 7 Scheduling pucch reception in  965. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.922392 [PHY]   pack_ul_tti_request SFN/Slot:965.7
avril 09 13:41:37 [0m1712662897.922395 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.933107 [NR_MAC]   (965/7)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.935633 [NR_MAC]     965.17 Scheduling pucch reception in  965.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.935668 [PHY]   pack_ul_tti_request SFN/Slot:965.17
avril 09 13:41:37 [0m1712662897.935681 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.936851 [PHY]   pack_ul_tti_request SFN/Slot:965.18
avril 09 13:41:37 [0m1712662897.938052 [PHY]   pack_ul_tti_request SFN/Slot:965.19
avril 09 13:41:37 [0m1712662897.946297 [NR_MAC]   (965/17)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.948945 [NR_MAC]     966. 7 Scheduling pucch reception in  966. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.948957 [PHY]   pack_ul_tti_request SFN/Slot:966.7
avril 09 13:41:37 [0m1712662897.948961 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.960113 [NR_MAC]   (966/7)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.962576 [NR_MAC]     966.17 Scheduling pucch reception in  966.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.962623 [PHY]   pack_ul_tti_request SFN/Slot:966.17
avril 09 13:41:37 [0m1712662897.962640 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.963865 [PHY]   pack_ul_tti_request SFN/Slot:966.18
avril 09 13:41:37 [0m1712662897.965064 [PHY]   pack_ul_tti_request SFN/Slot:966.19
avril 09 13:41:37 [0m1712662897.966213 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 967/0 
avril 09 13:41:37 [0m1712662897.972702 [NR_MAC]   (966/17)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662897.975101 [NR_MAC]   pucch_acknack  967. 7 Scheduling pucch reception in  967. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.975109 [PHY]   pack_ul_tti_request SFN/Slot:967.7
avril 09 13:41:37 [0m1712662897.975116 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.986422 [NR_MAC]   (967/7)uci_01->pduBitmap:3
avril 09 13:41:37 [0m1712662897.989053 [NR_MAC]     967.17 Scheduling pucch reception in  967.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662897.989060 [PHY]   pack_ul_tti_request SFN/Slot:967.17
avril 09 13:41:37 [0m1712662897.989062 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662897.990051 [PHY]   pack_ul_tti_request SFN/Slot:967.18
avril 09 13:41:37 [0m1712662897.991248 [PHY]   pack_ul_tti_request SFN/Slot:967.19
avril 09 13:41:37 [0m1712662897.999089 [NR_MAC]   (967/17)uci_01->pduBitmap:1
avril 09 13:41:37 [0m1712662898.001876 [NR_MAC]     968. 7 Scheduling pucch reception in  968. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:37 [0m1712662898.001886 [PHY]   pack_ul_tti_request SFN/Slot:968.7
avril 09 13:41:37 [0m1712662898.001890 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:37 [0m1712662898.003700 [NR_MAC]     968. 8 Scheduling pucch reception in  968. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:37 [0m1712662898.003717 [PHY]   pack_ul_tti_request SFN/Slot:968.8
avril 09 13:41:38 [0m1712662898.003718 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:38 [0m1712662898.012819 [NR_MAC]   (968/7)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.015049 [NR_MAC]     968.17 Scheduling pucch reception in  968.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.015057 [PHY]   pack_ul_tti_request SFN/Slot:968.17
avril 09 13:41:38 [0m1712662898.015059 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.016202 [PHY]   pack_ul_tti_request SFN/Slot:968.18
avril 09 13:41:38 [0m1712662898.017268 [PHY]   pack_ul_tti_request SFN/Slot:968.19
avril 09 13:41:38 [0m1712662898.025281 [NR_MAC]   (968/17)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.027607 [NR_MAC]     969. 7 Scheduling pucch reception in  969. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.027614 [PHY]   pack_ul_tti_request SFN/Slot:969.7
avril 09 13:41:38 [0m1712662898.027617 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.039295 [NR_MAC]   (969/7)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.041690 [NR_MAC]     969.17 Scheduling pucch reception in  969.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.041696 [PHY]   pack_ul_tti_request SFN/Slot:969.17
avril 09 13:41:38 [0m1712662898.041698 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.042906 [PHY]   pack_ul_tti_request SFN/Slot:969.18
avril 09 13:41:38 [0m1712662898.044041 [PHY]   pack_ul_tti_request SFN/Slot:969.19
avril 09 13:41:38 [0m1712662898.051786 [NR_MAC]   (969/17)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.054317 [NR_MAC]     970. 7 Scheduling pucch reception in  970. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.054325 [PHY]   pack_ul_tti_request SFN/Slot:970.7
avril 09 13:41:38 [0m1712662898.054328 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.065150 [NR_MAC]   (970/7)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.067806 [NR_MAC]     970.17 Scheduling pucch reception in  970.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.067814 [PHY]   pack_ul_tti_request SFN/Slot:970.17
avril 09 13:41:38 [0m1712662898.067816 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.068920 [PHY]   pack_ul_tti_request SFN/Slot:970.18
avril 09 13:41:38 [0m1712662898.070066 [PHY]   pack_ul_tti_request SFN/Slot:970.19
avril 09 13:41:38 [0m1712662898.077919 [NR_MAC]   (970/17)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.080349 [NR_MAC]     971. 7 Scheduling pucch reception in  971. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.080357 [PHY]   pack_ul_tti_request SFN/Slot:971.7
avril 09 13:41:38 [0m1712662898.080360 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.091440 [NR_MAC]   (971/7)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.093841 [NR_MAC]     971.17 Scheduling pucch reception in  971.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.093849 [PHY]   pack_ul_tti_request SFN/Slot:971.17
avril 09 13:41:38 [0m1712662898.093851 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.094976 [PHY]   pack_ul_tti_request SFN/Slot:971.18
avril 09 13:41:38 [0m1712662898.096130 [PHY]   pack_ul_tti_request SFN/Slot:971.19
avril 09 13:41:38 [0m1712662898.103940 [NR_MAC]   (971/17)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.106234 [NR_MAC]     972. 7 Scheduling pucch reception in  972. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.106251 [PHY]   pack_ul_tti_request SFN/Slot:972.7
avril 09 13:41:38 [0m1712662898.106254 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.117092 [NR_MAC]   (972/7)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.119625 [NR_MAC]     972.17 Scheduling pucch reception in  972.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.119634 [PHY]   pack_ul_tti_request SFN/Slot:972.17
avril 09 13:41:38 [0m1712662898.119636 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.120815 [PHY]   pack_ul_tti_request SFN/Slot:972.18
avril 09 13:41:38 [0m1712662898.121942 [PHY]   pack_ul_tti_request SFN/Slot:972.19
avril 09 13:41:38 [0m1712662898.129856 [NR_MAC]   (972/17)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.132112 [NR_MAC]     973. 7 Scheduling pucch reception in  973. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.132120 [PHY]   pack_ul_tti_request SFN/Slot:973.7
avril 09 13:41:38 [0m1712662898.132123 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.143433 [NR_MAC]   (973/7)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.145957 [NR_MAC]     973.17 Scheduling pucch reception in  973.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.145967 [PHY]   pack_ul_tti_request SFN/Slot:973.17
avril 09 13:41:38 [0m1712662898.145969 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.147116 [PHY]   pack_ul_tti_request SFN/Slot:973.18
avril 09 13:41:38 [0m1712662898.148516 [PHY]   pack_ul_tti_request SFN/Slot:973.19
avril 09 13:41:38 [0m1712662898.156441 [NR_MAC]   (973/17)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.158967 [NR_MAC]     974. 7 Scheduling pucch reception in  974. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.158975 [PHY]   pack_ul_tti_request SFN/Slot:974.7
avril 09 13:41:38 [0m1712662898.158977 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.170297 [NR_MAC]   (974/7)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.172989 [NR_MAC]     974.17 Scheduling pucch reception in  974.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.172996 [PHY]   pack_ul_tti_request SFN/Slot:974.17
avril 09 13:41:38 [0m1712662898.172998 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.173992 [PHY]   pack_ul_tti_request SFN/Slot:974.18
avril 09 13:41:38 [0m1712662898.175127 [PHY]   pack_ul_tti_request SFN/Slot:974.19
avril 09 13:41:38 [0m1712662898.182803 [NR_MAC]   (974/17)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.185169 [NR_MAC]     975. 7 Scheduling pucch reception in  975. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.185177 [PHY]   pack_ul_tti_request SFN/Slot:975.7
avril 09 13:41:38 [0m1712662898.185180 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.196424 [NR_MAC]   (975/7)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.198867 [NR_MAC]     975.17 Scheduling pucch reception in  975.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.198873 [PHY]   pack_ul_tti_request SFN/Slot:975.17
avril 09 13:41:38 [0m1712662898.198875 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.200052 [PHY]   pack_ul_tti_request SFN/Slot:975.18
avril 09 13:41:38 [0m1712662898.201160 [PHY]   pack_ul_tti_request SFN/Slot:975.19
avril 09 13:41:38 [0m1712662898.209055 [NR_MAC]   (975/17)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.211567 [NR_MAC]     976. 7 Scheduling pucch reception in  976. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.211602 [PHY]   pack_ul_tti_request SFN/Slot:976.7
avril 09 13:41:38 [0m1712662898.211617 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.213854 [NR_MAC]     976. 8 Scheduling pucch reception in  976. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:38 [0m1712662898.213871 [PHY]   pack_ul_tti_request SFN/Slot:976.8
avril 09 13:41:38 [0m1712662898.213872 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:38 [0m1712662898.223047 [NR_MAC]   (976/7)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.225617 [NR_MAC]     976.17 Scheduling pucch reception in  976.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.225656 [PHY]   pack_ul_tti_request SFN/Slot:976.17
avril 09 13:41:38 [0m1712662898.225659 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.226831 [PHY]   pack_ul_tti_request SFN/Slot:976.18
avril 09 13:41:38 [0m1712662898.227954 [PHY]   pack_ul_tti_request SFN/Slot:976.19
avril 09 13:41:38 [0m1712662898.229122 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 977/0 
avril 09 13:41:38 [0m1712662898.235990 [NR_MAC]   (976/17)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.238316 [NR_MAC]   pucch_acknack  977. 7 Scheduling pucch reception in  977. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.238328 [PHY]   pack_ul_tti_request SFN/Slot:977.7
avril 09 13:41:38 [0m1712662898.238331 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.250079 [NR_MAC]   (977/7)uci_01->pduBitmap:3
avril 09 13:41:38 [0m1712662898.252505 [NR_MAC]     977.17 Scheduling pucch reception in  977.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.252528 [PHY]   pack_ul_tti_request SFN/Slot:977.17
avril 09 13:41:38 [0m1712662898.252531 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.253691 [PHY]   pack_ul_tti_request SFN/Slot:977.18
avril 09 13:41:38 [0m1712662898.254908 [PHY]   pack_ul_tti_request SFN/Slot:977.19
avril 09 13:41:38 [0m1712662898.262414 [NR_MAC]   (977/17)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.264871 [NR_MAC]     978. 7 Scheduling pucch reception in  978. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.264879 [PHY]   pack_ul_tti_request SFN/Slot:978.7
avril 09 13:41:38 [0m1712662898.264882 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.276044 [NR_MAC]   (978/7)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.278618 [NR_MAC]     978.17 Scheduling pucch reception in  978.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.278649 [PHY]   pack_ul_tti_request SFN/Slot:978.17
avril 09 13:41:38 [0m1712662898.278667 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.279895 [PHY]   pack_ul_tti_request SFN/Slot:978.18
avril 09 13:41:38 [0m1712662898.281045 [PHY]   pack_ul_tti_request SFN/Slot:978.19
avril 09 13:41:38 [0m1712662898.288836 [NR_MAC]   (978/17)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.291143 [NR_MAC]     979. 7 Scheduling pucch reception in  979. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.291150 [PHY]   pack_ul_tti_request SFN/Slot:979.7
avril 09 13:41:38 [0m1712662898.291153 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.302353 [NR_MAC]   (979/7)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.304716 [NR_MAC]     979.17 Scheduling pucch reception in  979.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.304762 [PHY]   pack_ul_tti_request SFN/Slot:979.17
avril 09 13:41:38 [0m1712662898.304774 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.305893 [PHY]   pack_ul_tti_request SFN/Slot:979.18
avril 09 13:41:38 [0m1712662898.306994 [PHY]   pack_ul_tti_request SFN/Slot:979.19
avril 09 13:41:38 [0m1712662898.314863 [NR_MAC]   (979/17)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.317141 [NR_MAC]     980. 7 Scheduling pucch reception in  980. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.317149 [PHY]   pack_ul_tti_request SFN/Slot:980.7
avril 09 13:41:38 [0m1712662898.317151 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.328305 [NR_MAC]   (980/7)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.330884 [NR_MAC]     980.17 Scheduling pucch reception in  980.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.330890 [PHY]   pack_ul_tti_request SFN/Slot:980.17
avril 09 13:41:38 [0m1712662898.330892 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.331979 [PHY]   pack_ul_tti_request SFN/Slot:980.18
avril 09 13:41:38 [0m1712662898.333133 [PHY]   pack_ul_tti_request SFN/Slot:980.19
avril 09 13:41:38 [0m1712662898.340953 [NR_MAC]   (980/17)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.343348 [NR_MAC]     981. 7 Scheduling pucch reception in  981. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.343368 [PHY]   pack_ul_tti_request SFN/Slot:981.7
avril 09 13:41:38 [0m1712662898.343371 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.354486 [NR_MAC]   (981/7)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.356920 [NR_MAC]     981.17 Scheduling pucch reception in  981.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.356927 [PHY]   pack_ul_tti_request SFN/Slot:981.17
avril 09 13:41:38 [0m1712662898.356929 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.358003 [PHY]   pack_ul_tti_request SFN/Slot:981.18
avril 09 13:41:38 [0m1712662898.359146 [PHY]   pack_ul_tti_request SFN/Slot:981.19
avril 09 13:41:38 [0m1712662898.367156 [NR_MAC]   (981/17)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.369632 [NR_MAC]     982. 7 Scheduling pucch reception in  982. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.369639 [PHY]   pack_ul_tti_request SFN/Slot:982.7
avril 09 13:41:38 [0m1712662898.369642 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.380991 [NR_MAC]   (982/7)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.383436 [NR_MAC]     982.17 Scheduling pucch reception in  982.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.383452 [PHY]   pack_ul_tti_request SFN/Slot:982.17
avril 09 13:41:38 [0m1712662898.383455 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.384570 [PHY]   pack_ul_tti_request SFN/Slot:982.18
avril 09 13:41:38 [0m1712662898.385900 [PHY]   pack_ul_tti_request SFN/Slot:982.19
avril 09 13:41:38 [0m1712662898.393863 [NR_MAC]   (982/17)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.396257 [NR_MAC]     983. 7 Scheduling pucch reception in  983. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.396296 [PHY]   pack_ul_tti_request SFN/Slot:983.7
avril 09 13:41:38 [0m1712662898.396312 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.406760 [NR_MAC]   (983/7)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.409042 [NR_MAC]     983.17 Scheduling pucch reception in  983.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.409050 [PHY]   pack_ul_tti_request SFN/Slot:983.17
avril 09 13:41:38 [0m1712662898.409053 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.410285 [PHY]   pack_ul_tti_request SFN/Slot:983.18
avril 09 13:41:38 [0m1712662898.411520 [PHY]   pack_ul_tti_request SFN/Slot:983.19
avril 09 13:41:38 [0m1712662898.419222 [NR_MAC]   (983/17)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.421856 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 984/7 
avril 09 13:41:38 [0m1712662898.421865 [NR_MAC]     984. 7 Scheduling pucch reception in  984. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.421886 [PHY]   pack_ul_tti_request SFN/Slot:984.7
avril 09 13:41:38 [0m1712662898.421889 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.423873 [NR_MAC]     984. 8 Scheduling pucch reception in  984. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:38 [0m1712662898.423879 [PHY]   pack_ul_tti_request SFN/Slot:984.8
avril 09 13:41:38 [0m1712662898.423880 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:38 [0m1712662898.426459 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 984/10 
avril 09 13:41:38 [0m1712662898.433029 [NR_MAC]   (984/7)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.435454 [NR_MAC]   pucch_acknack  984.17 Scheduling pucch reception in  984.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.435461 [PHY]   pack_ul_tti_request SFN/Slot:984.17
avril 09 13:41:38 [0m1712662898.435463 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.436685 [PHY]   pack_ul_tti_request SFN/Slot:984.18
avril 09 13:41:38 [0m1712662898.437842 [PHY]   pack_ul_tti_request SFN/Slot:984.19
avril 09 13:41:38 [0m1712662898.445522 [NR_MAC]   (984/17)uci_01->pduBitmap:3
avril 09 13:41:38 [0m1712662898.447983 [NR_MAC]     985. 7 Scheduling pucch reception in  985. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.447992 [PHY]   pack_ul_tti_request SFN/Slot:985.7
avril 09 13:41:38 [0m1712662898.447995 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.458889 [NR_MAC]   (985/7)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.461208 [NR_MAC]     985.17 Scheduling pucch reception in  985.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.461226 [PHY]   pack_ul_tti_request SFN/Slot:985.17
avril 09 13:41:38 [0m1712662898.461232 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.462449 [PHY]   pack_ul_tti_request SFN/Slot:985.18
avril 09 13:41:38 [0m1712662898.463661 [PHY]   pack_ul_tti_request SFN/Slot:985.19
avril 09 13:41:38 [0m1712662898.471848 [NR_MAC]   (985/17)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.474258 [NR_MAC]     986. 7 Scheduling pucch reception in  986. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.474275 [PHY]   pack_ul_tti_request SFN/Slot:986.7
avril 09 13:41:38 [0m1712662898.474277 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.485314 [NR_MAC]   (986/7)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.487804 [NR_MAC]     986.17 Scheduling pucch reception in  986.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.487807 [PHY]   pack_ul_tti_request SFN/Slot:986.17
avril 09 13:41:38 [0m1712662898.487810 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.488899 [PHY]   pack_ul_tti_request SFN/Slot:986.18
avril 09 13:41:38 [0m1712662898.490118 [PHY]   pack_ul_tti_request SFN/Slot:986.19
avril 09 13:41:38 [0m1712662898.491239 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 987/0 
avril 09 13:41:38 [0m1712662898.498040 [NR_MAC]   (986/17)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.500608 [NR_MAC]   pucch_acknack  987. 7 Scheduling pucch reception in  987. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.500635 [PHY]   pack_ul_tti_request SFN/Slot:987.7
avril 09 13:41:38 [0m1712662898.500638 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.512006 [NR_MAC]   (987/7)uci_01->pduBitmap:3
avril 09 13:41:38 [0m1712662898.514527 [NR_MAC]     987.17 Scheduling pucch reception in  987.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.514546 [PHY]   pack_ul_tti_request SFN/Slot:987.17
avril 09 13:41:38 [0m1712662898.514548 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.515741 [PHY]   pack_ul_tti_request SFN/Slot:987.18
avril 09 13:41:38 [0m1712662898.517012 [PHY]   pack_ul_tti_request SFN/Slot:987.19
avril 09 13:41:38 [0m1712662898.524865 [NR_MAC]   (987/17)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.527439 [NR_MAC]     988. 7 Scheduling pucch reception in  988. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.527446 [PHY]   pack_ul_tti_request SFN/Slot:988.7
avril 09 13:41:38 [0m1712662898.527448 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.538343 [NR_MAC]   (988/7)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.540962 [NR_MAC]     988.17 Scheduling pucch reception in  988.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.540970 [PHY]   pack_ul_tti_request SFN/Slot:988.17
avril 09 13:41:38 [0m1712662898.540972 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.542084 [PHY]   pack_ul_tti_request SFN/Slot:988.18
avril 09 13:41:38 [0m1712662898.543286 [PHY]   pack_ul_tti_request SFN/Slot:988.19
avril 09 13:41:38 [0m1712662898.550948 [NR_MAC]   (988/17)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.553318 [NR_MAC]     989. 7 Scheduling pucch reception in  989. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.553326 [PHY]   pack_ul_tti_request SFN/Slot:989.7
avril 09 13:41:38 [0m1712662898.553329 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.564456 [NR_MAC]   (989/7)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.566899 [NR_MAC]     989.17 Scheduling pucch reception in  989.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.566903 [PHY]   pack_ul_tti_request SFN/Slot:989.17
avril 09 13:41:38 [0m1712662898.566905 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.568044 [PHY]   pack_ul_tti_request SFN/Slot:989.18
avril 09 13:41:38 [0m1712662898.569225 [PHY]   pack_ul_tti_request SFN/Slot:989.19
avril 09 13:41:38 [0m1712662898.577030 [NR_MAC]   (989/17)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.579499 [NR_MAC]     990. 7 Scheduling pucch reception in  990. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.579504 [PHY]   pack_ul_tti_request SFN/Slot:990.7
avril 09 13:41:38 [0m1712662898.579506 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.590881 [NR_MAC]   (990/7)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.593252 [NR_MAC]     990.17 Scheduling pucch reception in  990.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.593262 [PHY]   pack_ul_tti_request SFN/Slot:990.17
avril 09 13:41:38 [0m1712662898.593264 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.594372 [PHY]   pack_ul_tti_request SFN/Slot:990.18
avril 09 13:41:38 [0m1712662898.595672 [PHY]   pack_ul_tti_request SFN/Slot:990.19
avril 09 13:41:38 [0m1712662898.603303 [NR_MAC]   (990/17)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.605935 [NR_MAC]     991. 7 Scheduling pucch reception in  991. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.605946 [PHY]   pack_ul_tti_request SFN/Slot:991.7
avril 09 13:41:38 [0m1712662898.605949 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.617107 [NR_MAC]   (991/7)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.619660 [NR_MAC]     991.17 Scheduling pucch reception in  991.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.619668 [PHY]   pack_ul_tti_request SFN/Slot:991.17
avril 09 13:41:38 [0m1712662898.619670 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.620869 [PHY]   pack_ul_tti_request SFN/Slot:991.18
avril 09 13:41:38 [0m1712662898.621967 [PHY]   pack_ul_tti_request SFN/Slot:991.19
avril 09 13:41:38 [0m1712662898.630033 [NR_MAC]   (991/17)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.632443 [NR_MAC]     992. 7 Scheduling pucch reception in  992. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.632449 [PHY]   pack_ul_tti_request SFN/Slot:992.7
avril 09 13:41:38 [0m1712662898.632451 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.634704 [NR_MAC]     992. 8 Scheduling pucch reception in  992. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:38 [0m1712662898.634728 [PHY]   pack_ul_tti_request SFN/Slot:992.8
avril 09 13:41:38 [0m1712662898.634740 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:38 [0m1712662898.643997 [NR_MAC]   (992/7)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.646605 [NR_MAC]     992.17 Scheduling pucch reception in  992.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.646614 [PHY]   pack_ul_tti_request SFN/Slot:992.17
avril 09 13:41:38 [0m1712662898.646617 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.647806 [PHY]   pack_ul_tti_request SFN/Slot:992.18
avril 09 13:41:38 [0m1712662898.648968 [PHY]   pack_ul_tti_request SFN/Slot:992.19
avril 09 13:41:38 [0m1712662898.656822 [NR_MAC]   (992/17)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.659105 [NR_MAC]     993. 7 Scheduling pucch reception in  993. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.659112 [PHY]   pack_ul_tti_request SFN/Slot:993.7
avril 09 13:41:38 [0m1712662898.659119 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.670314 [NR_MAC]   (993/7)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.672969 [NR_MAC]     993.17 Scheduling pucch reception in  993.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.673004 [PHY]   pack_ul_tti_request SFN/Slot:993.17
avril 09 13:41:38 [0m1712662898.673006 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.674072 [PHY]   pack_ul_tti_request SFN/Slot:993.18
avril 09 13:41:38 [0m1712662898.675339 [PHY]   pack_ul_tti_request SFN/Slot:993.19
avril 09 13:41:38 [0m1712662898.683068 [NR_MAC]   (993/17)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.685725 [NR_MAC]     994. 7 Scheduling pucch reception in  994. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.685761 [PHY]   pack_ul_tti_request SFN/Slot:994.7
avril 09 13:41:38 [0m1712662898.685763 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.696907 [NR_MAC]   (994/7)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.699214 [NR_MAC]     994.17 Scheduling pucch reception in  994.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.699226 [PHY]   pack_ul_tti_request SFN/Slot:994.17
avril 09 13:41:38 [0m1712662898.699228 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.700299 [PHY]   pack_ul_tti_request SFN/Slot:994.18
avril 09 13:41:38 [0m1712662898.701550 [PHY]   pack_ul_tti_request SFN/Slot:994.19
avril 09 13:41:38 [0m1712662898.709199 [NR_MAC]   (994/17)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.711754 [NR_MAC]     995. 7 Scheduling pucch reception in  995. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.711761 [PHY]   pack_ul_tti_request SFN/Slot:995.7
avril 09 13:41:38 [0m1712662898.711764 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.722994 [NR_MAC]   (995/7)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.725255 [NR_MAC]     995.17 Scheduling pucch reception in  995.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.725295 [PHY]   pack_ul_tti_request SFN/Slot:995.17
avril 09 13:41:38 [0m1712662898.725313 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.726542 [PHY]   pack_ul_tti_request SFN/Slot:995.18
avril 09 13:41:38 [0m1712662898.727775 [PHY]   pack_ul_tti_request SFN/Slot:995.19
avril 09 13:41:38 [0m1712662898.735686 [NR_MAC]   (995/17)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.737994 [NR_MAC]     996. 7 Scheduling pucch reception in  996. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.738003 [PHY]   pack_ul_tti_request SFN/Slot:996.7
avril 09 13:41:38 [0m1712662898.738006 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.749182 [NR_MAC]   (996/7)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.751786 [NR_MAC]     996.17 Scheduling pucch reception in  996.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.751793 [PHY]   pack_ul_tti_request SFN/Slot:996.17
avril 09 13:41:38 [0m1712662898.751795 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.752943 [PHY]   pack_ul_tti_request SFN/Slot:996.18
avril 09 13:41:38 [0m1712662898.754103 [PHY]   pack_ul_tti_request SFN/Slot:996.19
avril 09 13:41:38 [0m1712662898.755413 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 997/0 
avril 09 13:41:38 [0m1712662898.761894 [NR_MAC]   (996/17)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.764146 [NR_MAC]   pucch_acknack  997. 7 Scheduling pucch reception in  997. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.764152 [PHY]   pack_ul_tti_request SFN/Slot:997.7
avril 09 13:41:38 [0m1712662898.764155 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.775159 [NR_MAC]   (997/7)uci_01->pduBitmap:3
avril 09 13:41:38 [0m1712662898.777644 [NR_MAC]     997.17 Scheduling pucch reception in  997.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.777685 [PHY]   pack_ul_tti_request SFN/Slot:997.17
avril 09 13:41:38 [0m1712662898.777697 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.778989 [PHY]   pack_ul_tti_request SFN/Slot:997.18
avril 09 13:41:38 [0m1712662898.780319 [PHY]   pack_ul_tti_request SFN/Slot:997.19
avril 09 13:41:38 [0m1712662898.787948 [NR_MAC]   (997/17)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.790809 [NR_MAC]     998. 7 Scheduling pucch reception in  998. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.790814 [PHY]   pack_ul_tti_request SFN/Slot:998.7
avril 09 13:41:38 [0m1712662898.790816 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.801956 [NR_MAC]   (998/7)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.804651 [NR_MAC]     998.17 Scheduling pucch reception in  998.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.804674 [PHY]   pack_ul_tti_request SFN/Slot:998.17
avril 09 13:41:38 [0m1712662898.804700 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.805856 [PHY]   pack_ul_tti_request SFN/Slot:998.18
avril 09 13:41:38 [0m1712662898.806960 [PHY]   pack_ul_tti_request SFN/Slot:998.19
avril 09 13:41:38 [0m1712662898.815112 [NR_MAC]   (998/17)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.817687 [NR_MAC]     999. 7 Scheduling pucch reception in  999. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.817693 [PHY]   pack_ul_tti_request SFN/Slot:999.7
avril 09 13:41:38 [0m1712662898.817696 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.828960 [NR_MAC]   (999/7)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.831579 [NR_MAC]     999.17 Scheduling pucch reception in  999.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.831599 [PHY]   pack_ul_tti_request SFN/Slot:999.17
avril 09 13:41:38 [0m1712662898.831601 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.832800 [PHY]   pack_ul_tti_request SFN/Slot:999.18
avril 09 13:41:38 [0m1712662898.833943 [PHY]   pack_ul_tti_request SFN/Slot:999.19
avril 09 13:41:38 [0m1712662898.841873 [NR_MAC]   (999/17)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.844378 [NR_MAC]    1000. 7 Scheduling pucch reception in 1000. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.844387 [PHY]   pack_ul_tti_request SFN/Slot:1000.7
avril 09 13:41:38 [0m1712662898.844390 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.846366 [NR_MAC]    1000. 8 Scheduling pucch reception in 1000. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:38 [0m1712662898.846371 [PHY]   pack_ul_tti_request SFN/Slot:1000.8
avril 09 13:41:38 [0m1712662898.846373 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:38 [0m1712662898.855249 [NR_MAC]   (1000/7)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.857946 [NR_MAC]    1000.17 Scheduling pucch reception in 1000.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.857955 [PHY]   pack_ul_tti_request SFN/Slot:1000.17
avril 09 13:41:38 [0m1712662898.857958 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.859006 [PHY]   pack_ul_tti_request SFN/Slot:1000.18
avril 09 13:41:38 [0m1712662898.860178 [PHY]   pack_ul_tti_request SFN/Slot:1000.19
avril 09 13:41:38 [0m1712662898.868217 [NR_MAC]   (1000/17)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.870803 [NR_MAC]    1001. 7 Scheduling pucch reception in 1001. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.870841 [PHY]   pack_ul_tti_request SFN/Slot:1001.7
avril 09 13:41:38 [0m1712662898.870854 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.881938 [NR_MAC]   (1001/7)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.884499 [NR_MAC]    1001.17 Scheduling pucch reception in 1001.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.884513 [PHY]   pack_ul_tti_request SFN/Slot:1001.17
avril 09 13:41:38 [0m1712662898.884515 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.885766 [PHY]   pack_ul_tti_request SFN/Slot:1001.18
avril 09 13:41:38 [0m1712662898.886979 [PHY]   pack_ul_tti_request SFN/Slot:1001.19
avril 09 13:41:38 [0m1712662898.894944 [NR_MAC]   (1001/17)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.897504 [NR_MAC]    1002. 7 Scheduling pucch reception in 1002. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.897515 [PHY]   pack_ul_tti_request SFN/Slot:1002.7
avril 09 13:41:38 [0m1712662898.897519 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.908292 [NR_MAC]   (1002/7)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.910726 [NR_MAC]    1002.17 Scheduling pucch reception in 1002.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.910733 [PHY]   pack_ul_tti_request SFN/Slot:1002.17
avril 09 13:41:38 [0m1712662898.910736 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.911914 [PHY]   pack_ul_tti_request SFN/Slot:1002.18
avril 09 13:41:38 [0m1712662898.913115 [PHY]   pack_ul_tti_request SFN/Slot:1002.19
avril 09 13:41:38 [0m1712662898.920861 [NR_MAC]   (1002/17)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.923202 [NR_MAC]    1003. 7 Scheduling pucch reception in 1003. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.923215 [PHY]   pack_ul_tti_request SFN/Slot:1003.7
avril 09 13:41:38 [0m1712662898.923218 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.934212 [NR_MAC]   (1003/7)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.936747 [NR_MAC]    1003.17 Scheduling pucch reception in 1003.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.936756 [PHY]   pack_ul_tti_request SFN/Slot:1003.17
avril 09 13:41:38 [0m1712662898.936760 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.937886 [PHY]   pack_ul_tti_request SFN/Slot:1003.18
avril 09 13:41:38 [0m1712662898.939082 [PHY]   pack_ul_tti_request SFN/Slot:1003.19
avril 09 13:41:38 [0m1712662898.946708 [NR_MAC]   (1003/17)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.949067 [NR_MAC]    1004. 7 Scheduling pucch reception in 1004. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.949076 [PHY]   pack_ul_tti_request SFN/Slot:1004.7
avril 09 13:41:38 [0m1712662898.949080 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.961251 [NR_MAC]   (1004/7)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.966542 [NR_MAC]    1004.17 Scheduling pucch reception in 1004.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.966550 [PHY]   pack_ul_tti_request SFN/Slot:1004.17
avril 09 13:41:38 [0m1712662898.966553 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662898.967755 [PHY]   pack_ul_tti_request SFN/Slot:1004.18
avril 09 13:41:38 [0m1712662898.969322 [PHY]   pack_ul_tti_request SFN/Slot:1004.19
avril 09 13:41:38 [0m1712662898.980848 [NR_MAC]   (1004/17)uci_01->pduBitmap:1
avril 09 13:41:38 [0m1712662898.983701 [NR_MAC]    1005. 7 Scheduling pucch reception in 1005. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:38 [0m1712662898.983708 [PHY]   pack_ul_tti_request SFN/Slot:1005.7
avril 09 13:41:38 [0m1712662898.983711 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:38 [0m1712662899.003082 [NR_MAC]   (1005/7)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.008456 [NR_MAC]    1005.17 Scheduling pucch reception in 1005.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.008466 [PHY]   pack_ul_tti_request SFN/Slot:1005.17
avril 09 13:41:39 [0m1712662899.008469 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.009678 [PHY]   pack_ul_tti_request SFN/Slot:1005.18
avril 09 13:41:39 [0m1712662899.010805 [PHY]   pack_ul_tti_request SFN/Slot:1005.19
avril 09 13:41:39 [0m1712662899.019680 [NR_MAC]   (1005/17)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.022567 [NR_MAC]    1006. 7 Scheduling pucch reception in 1006. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.022575 [PHY]   pack_ul_tti_request SFN/Slot:1006.7
avril 09 13:41:39 [0m1712662899.022578 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.034270 [NR_MAC]   (1006/7)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.036769 [NR_MAC]    1006.17 Scheduling pucch reception in 1006.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.036788 [PHY]   pack_ul_tti_request SFN/Slot:1006.17
avril 09 13:41:39 [0m1712662899.036790 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.037868 [PHY]   pack_ul_tti_request SFN/Slot:1006.18
avril 09 13:41:39 [0m1712662899.038981 [PHY]   pack_ul_tti_request SFN/Slot:1006.19
avril 09 13:41:39 [0m1712662899.040146 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 1007/0 
avril 09 13:41:39 [0m1712662899.046841 [NR_MAC]   (1006/17)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.049017 [NR_MAC]   pucch_acknack 1007. 7 Scheduling pucch reception in 1007. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.049035 [PHY]   pack_ul_tti_request SFN/Slot:1007.7
avril 09 13:41:39 [0m1712662899.049038 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.060109 [NR_MAC]   (1007/7)uci_01->pduBitmap:3
avril 09 13:41:39 [0m1712662899.062521 [NR_MAC]    1007.17 Scheduling pucch reception in 1007.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.062527 [PHY]   pack_ul_tti_request SFN/Slot:1007.17
avril 09 13:41:39 [0m1712662899.062529 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.063732 [PHY]   pack_ul_tti_request SFN/Slot:1007.18
avril 09 13:41:39 [0m1712662899.064925 [PHY]   pack_ul_tti_request SFN/Slot:1007.19
avril 09 13:41:39 [0m1712662899.072995 [NR_MAC]   (1007/17)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.075693 [NR_MAC]    1008. 7 Scheduling pucch reception in 1008. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.075698 [PHY]   pack_ul_tti_request SFN/Slot:1008.7
avril 09 13:41:39 [0m1712662899.075700 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.077937 [NR_MAC]    1008. 8 Scheduling pucch reception in 1008. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:39 [0m1712662899.077941 [PHY]   pack_ul_tti_request SFN/Slot:1008.8
avril 09 13:41:39 [0m1712662899.077942 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:39 [0m1712662899.087108 [NR_MAC]   (1008/7)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.089650 [NR_MAC]    1008.17 Scheduling pucch reception in 1008.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.089659 [PHY]   pack_ul_tti_request SFN/Slot:1008.17
avril 09 13:41:39 [0m1712662899.089662 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.090831 [PHY]   pack_ul_tti_request SFN/Slot:1008.18
avril 09 13:41:39 [0m1712662899.092005 [PHY]   pack_ul_tti_request SFN/Slot:1008.19
avril 09 13:41:39 [0m1712662899.099880 [NR_MAC]   (1008/17)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.102325 [NR_MAC]    1009. 7 Scheduling pucch reception in 1009. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.102332 [PHY]   pack_ul_tti_request SFN/Slot:1009.7
avril 09 13:41:39 [0m1712662899.102335 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.113880 [NR_MAC]   (1009/7)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.116366 [NR_MAC]    1009.17 Scheduling pucch reception in 1009.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.116385 [PHY]   pack_ul_tti_request SFN/Slot:1009.17
avril 09 13:41:39 [0m1712662899.116387 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.117549 [PHY]   pack_ul_tti_request SFN/Slot:1009.18
avril 09 13:41:39 [0m1712662899.118779 [PHY]   pack_ul_tti_request SFN/Slot:1009.19
avril 09 13:41:39 [0m1712662899.126894 [NR_MAC]   (1009/17)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.129275 [NR_MAC]    1010. 7 Scheduling pucch reception in 1010. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.129343 [PHY]   pack_ul_tti_request SFN/Slot:1010.7
avril 09 13:41:39 [0m1712662899.129346 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.141116 [NR_MAC]   (1010/7)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.143753 [NR_MAC]    1010.17 Scheduling pucch reception in 1010.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.143758 [PHY]   pack_ul_tti_request SFN/Slot:1010.17
avril 09 13:41:39 [0m1712662899.143759 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.145021 [PHY]   pack_ul_tti_request SFN/Slot:1010.18
avril 09 13:41:39 [0m1712662899.146314 [PHY]   pack_ul_tti_request SFN/Slot:1010.19
avril 09 13:41:39 [0m1712662899.154053 [NR_MAC]   (1010/17)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.156756 [NR_MAC]    1011. 7 Scheduling pucch reception in 1011. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.156761 [PHY]   pack_ul_tti_request SFN/Slot:1011.7
avril 09 13:41:39 [0m1712662899.156762 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.168168 [NR_MAC]   (1011/7)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.170818 [NR_MAC]    1011.17 Scheduling pucch reception in 1011.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.170824 [PHY]   pack_ul_tti_request SFN/Slot:1011.17
avril 09 13:41:39 [0m1712662899.170827 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.171952 [PHY]   pack_ul_tti_request SFN/Slot:1011.18
avril 09 13:41:39 [0m1712662899.173149 [PHY]   pack_ul_tti_request SFN/Slot:1011.19
avril 09 13:41:39 [0m1712662899.181008 [NR_MAC]   (1011/17)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.183500 [NR_MAC]    1012. 7 Scheduling pucch reception in 1012. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.183509 [PHY]   pack_ul_tti_request SFN/Slot:1012.7
avril 09 13:41:39 [0m1712662899.183512 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.194960 [NR_MAC]   (1012/7)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.197354 [NR_MAC]    1012.17 Scheduling pucch reception in 1012.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.197359 [PHY]   pack_ul_tti_request SFN/Slot:1012.17
avril 09 13:41:39 [0m1712662899.197361 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.198562 [PHY]   pack_ul_tti_request SFN/Slot:1012.18
avril 09 13:41:39 [0m1712662899.199893 [PHY]   pack_ul_tti_request SFN/Slot:1012.19
avril 09 13:41:39 [0m1712662899.207613 [NR_MAC]   (1012/17)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.209997 [NR_MAC]    1013. 7 Scheduling pucch reception in 1013. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.210003 [PHY]   pack_ul_tti_request SFN/Slot:1013.7
avril 09 13:41:39 [0m1712662899.210005 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.221225 [NR_MAC]   (1013/7)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.223885 [NR_MAC]    1013.17 Scheduling pucch reception in 1013.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.223891 [PHY]   pack_ul_tti_request SFN/Slot:1013.17
avril 09 13:41:39 [0m1712662899.223893 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.224963 [PHY]   pack_ul_tti_request SFN/Slot:1013.18
avril 09 13:41:39 [0m1712662899.226150 [PHY]   pack_ul_tti_request SFN/Slot:1013.19
avril 09 13:41:39 [0m1712662899.234330 [NR_MAC]   (1013/17)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.236985 [NR_MAC]    1014. 7 Scheduling pucch reception in 1014. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.236991 [PHY]   pack_ul_tti_request SFN/Slot:1014.7
avril 09 13:41:39 [0m1712662899.236993 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.248320 [NR_MAC]   (1014/7)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.250936 [NR_MAC]    1014.17 Scheduling pucch reception in 1014.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.250946 [PHY]   pack_ul_tti_request SFN/Slot:1014.17
avril 09 13:41:39 [0m1712662899.250949 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.251963 [PHY]   pack_ul_tti_request SFN/Slot:1014.18
avril 09 13:41:39 [0m1712662899.253134 [PHY]   pack_ul_tti_request SFN/Slot:1014.19
avril 09 13:41:39 [0m1712662899.261095 [NR_MAC]   (1014/17)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.263733 [NR_MAC]    1015. 7 Scheduling pucch reception in 1015. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.263812 [PHY]   pack_ul_tti_request SFN/Slot:1015.7
avril 09 13:41:39 [0m1712662899.263841 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.274982 [NR_MAC]   (1015/7)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.277351 [NR_MAC]    1015.17 Scheduling pucch reception in 1015.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.277358 [PHY]   pack_ul_tti_request SFN/Slot:1015.17
avril 09 13:41:39 [0m1712662899.277360 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.278700 [PHY]   pack_ul_tti_request SFN/Slot:1015.18
avril 09 13:41:39 [0m1712662899.279920 [PHY]   pack_ul_tti_request SFN/Slot:1015.19
avril 09 13:41:39 [0m1712662899.287854 [NR_MAC]   (1015/17)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.290378 [NR_MAC]    1016. 7 Scheduling pucch reception in 1016. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.290384 [PHY]   pack_ul_tti_request SFN/Slot:1016.7
avril 09 13:41:39 [0m1712662899.290387 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.292352 [NR_MAC]    1016. 8 Scheduling pucch reception in 1016. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:39 [0m1712662899.292366 [PHY]   pack_ul_tti_request SFN/Slot:1016.8
avril 09 13:41:39 [0m1712662899.292367 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:39 [0m1712662899.301513 [NR_MAC]   (1016/7)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.303918 [NR_MAC]    1016.17 Scheduling pucch reception in 1016.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.303924 [PHY]   pack_ul_tti_request SFN/Slot:1016.17
avril 09 13:41:39 [0m1712662899.303926 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.304980 [PHY]   pack_ul_tti_request SFN/Slot:1016.18
avril 09 13:41:39 [0m1712662899.306127 [PHY]   pack_ul_tti_request SFN/Slot:1016.19
avril 09 13:41:39 [0m1712662899.307444 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 1017/0 
avril 09 13:41:39 [0m1712662899.314103 [NR_MAC]   (1016/17)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.316776 [NR_MAC]   pucch_acknack 1017. 7 Scheduling pucch reception in 1017. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.316785 [PHY]   pack_ul_tti_request SFN/Slot:1017.7
avril 09 13:41:39 [0m1712662899.316787 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.327989 [NR_MAC]   (1017/7)uci_01->pduBitmap:3
avril 09 13:41:39 [0m1712662899.330318 [NR_MAC]    1017.17 Scheduling pucch reception in 1017.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.330326 [PHY]   pack_ul_tti_request SFN/Slot:1017.17
avril 09 13:41:39 [0m1712662899.330329 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.331534 [PHY]   pack_ul_tti_request SFN/Slot:1017.18
avril 09 13:41:39 [0m1712662899.332781 [PHY]   pack_ul_tti_request SFN/Slot:1017.19
avril 09 13:41:39 [0m1712662899.340284 [NR_MAC]   (1017/17)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.342746 [NR_MAC]    1018. 7 Scheduling pucch reception in 1018. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.342755 [PHY]   pack_ul_tti_request SFN/Slot:1018.7
avril 09 13:41:39 [0m1712662899.342758 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.354056 [NR_MAC]   (1018/7)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.356601 [NR_MAC]    1018.17 Scheduling pucch reception in 1018.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.356611 [PHY]   pack_ul_tti_request SFN/Slot:1018.17
avril 09 13:41:39 [0m1712662899.356614 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.357695 [PHY]   pack_ul_tti_request SFN/Slot:1018.18
avril 09 13:41:39 [0m1712662899.358923 [PHY]   pack_ul_tti_request SFN/Slot:1018.19
avril 09 13:41:39 [0m1712662899.366794 [NR_MAC]   (1018/17)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.369172 [NR_MAC]    1019. 7 Scheduling pucch reception in 1019. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.369187 [PHY]   pack_ul_tti_request SFN/Slot:1019.7
avril 09 13:41:39 [0m1712662899.369190 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.380385 [NR_MAC]   (1019/7)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.382689 [NR_MAC]    1019.17 Scheduling pucch reception in 1019.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.382729 [PHY]   pack_ul_tti_request SFN/Slot:1019.17
avril 09 13:41:39 [0m1712662899.382731 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.383856 [PHY]   pack_ul_tti_request SFN/Slot:1019.18
avril 09 13:41:39 [0m1712662899.385071 [PHY]   pack_ul_tti_request SFN/Slot:1019.19
avril 09 13:41:39 [0m1712662899.392759 [NR_MAC]   (1019/17)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.395093 [NR_MAC]    1020. 7 Scheduling pucch reception in 1020. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.395102 [PHY]   pack_ul_tti_request SFN/Slot:1020.7
avril 09 13:41:39 [0m1712662899.395104 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.406207 [NR_MAC]   (1020/7)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.408601 [NR_MAC]    1020.17 Scheduling pucch reception in 1020.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.408610 [PHY]   pack_ul_tti_request SFN/Slot:1020.17
avril 09 13:41:39 [0m1712662899.408613 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.409700 [PHY]   pack_ul_tti_request SFN/Slot:1020.18
avril 09 13:41:39 [0m1712662899.410888 [PHY]   pack_ul_tti_request SFN/Slot:1020.19
avril 09 13:41:39 [0m1712662899.418616 [NR_MAC]   (1020/17)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.420893 [NR_MAC]    1021. 7 Scheduling pucch reception in 1021. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.420906 [PHY]   pack_ul_tti_request SFN/Slot:1021.7
avril 09 13:41:39 [0m1712662899.420909 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.431934 [NR_MAC]   (1021/7)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.434305 [NR_MAC]    1021.17 Scheduling pucch reception in 1021.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.434313 [PHY]   pack_ul_tti_request SFN/Slot:1021.17
avril 09 13:41:39 [0m1712662899.434316 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.435450 [PHY]   pack_ul_tti_request SFN/Slot:1021.18
avril 09 13:41:39 [0m1712662899.436611 [PHY]   pack_ul_tti_request SFN/Slot:1021.19
avril 09 13:41:39 [0m1712662899.444147 [NR_MAC]   (1021/17)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.445650 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 1022/6 
avril 09 13:41:39 [0m1712662899.446764 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 1022/7 
avril 09 13:41:39 [0m1712662899.446770 [NR_MAC]    1022. 7 Scheduling pucch reception in 1022. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.446784 [PHY]   pack_ul_tti_request SFN/Slot:1022.7
avril 09 13:41:39 [0m1712662899.446787 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.458143 [NR_MAC]   (1022/7)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.460798 [NR_MAC]   pucch_acknack 1022.17 Scheduling pucch reception in 1022.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.460806 [PHY]   pack_ul_tti_request SFN/Slot:1022.17
avril 09 13:41:39 [0m1712662899.460809 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.462006 [PHY]   pack_ul_tti_request SFN/Slot:1022.18
avril 09 13:41:39 [0m1712662899.463115 [PHY]   pack_ul_tti_request SFN/Slot:1022.19
avril 09 13:41:39 [0m1712662899.471274 [NR_MAC]   (1022/17)uci_01->pduBitmap:3
avril 09 13:41:39 [0m1712662899.473810 [NR_MAC]    1023. 7 Scheduling pucch reception in 1023. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.473819 [PHY]   pack_ul_tti_request SFN/Slot:1023.7
avril 09 13:41:39 [0m1712662899.473823 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.484977 [NR_MAC]   (1023/7)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.487552 [NR_MAC]    1023.17 Scheduling pucch reception in 1023.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.487559 [PHY]   pack_ul_tti_request SFN/Slot:1023.17
avril 09 13:41:39 [0m1712662899.487563 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.488810 [PHY]   pack_ul_tti_request SFN/Slot:1023.18
avril 09 13:41:39 [0m1712662899.490016 [PHY]   pack_ul_tti_request SFN/Slot:1023.19
avril 09 13:41:39 [0m1712662899.491153 [NR_MAC]   Frame.Slot 0.0
avril 09 13:41:39 UE RNTI fabe CU-UE-ID 1 in-sync PH 0 dB PCMAX 0 dBm, average RSRP -44 (16 meas)
avril 09 13:41:39 UE fabe: dlsch_rounds 613/1/0/0, dlsch_errors 0, pucch0_DTX 0, BLER 0.00000 MCS (0) 9
avril 09 13:41:39 UE fabe: ulsch_rounds 11930/0/0/0, ulsch_errors 0, ulsch_DTX 0, BLER 0.00000 MCS (0) 9
avril 09 13:41:39 UE fabe: MAC:    TX          73989 RX        1004952 bytes
avril 09 13:41:39 UE fabe: LCID 1: TX            966 RX            282 bytes
avril 09 13:41:39 UE fabe: LCID 2: TX              0 RX              0 bytes
avril 09 13:41:39 UE fabe: LCID 4: TX           9501 RX           9796 bytes
avril 09 13:41:39 
avril 09 13:41:39 [0m1712662899.497857 [NR_MAC]   (1023/17)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.500094 [NR_MAC]       0. 7 Scheduling pucch reception in    0. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.500101 [PHY]   pack_ul_tti_request SFN/Slot:0.7
avril 09 13:41:39 [0m1712662899.500103 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.502167 [NR_MAC]       0. 8 Scheduling pucch reception in    0. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:39 [0m1712662899.502173 [PHY]   pack_ul_tti_request SFN/Slot:0.8
avril 09 13:41:39 [0m1712662899.502174 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:39 [0m1712662899.511388 [NR_MAC]   (0/7)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.513828 [NR_MAC]       0.17 Scheduling pucch reception in    0.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.513869 [PHY]   pack_ul_tti_request SFN/Slot:0.17
avril 09 13:41:39 [0m1712662899.513890 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.514912 [PHY]   pack_ul_tti_request SFN/Slot:0.18
avril 09 13:41:39 [0m1712662899.516107 [PHY]   pack_ul_tti_request SFN/Slot:0.19
avril 09 13:41:39 [0m1712662899.523916 [NR_MAC]   (0/17)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.526300 [NR_MAC]       1. 7 Scheduling pucch reception in    1. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.526320 [PHY]   pack_ul_tti_request SFN/Slot:1.7
avril 09 13:41:39 [0m1712662899.526322 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.537378 [NR_MAC]   (1/7)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.539737 [NR_MAC]       1.17 Scheduling pucch reception in    1.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.539760 [PHY]   pack_ul_tti_request SFN/Slot:1.17
avril 09 13:41:39 [0m1712662899.539762 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.540868 [PHY]   pack_ul_tti_request SFN/Slot:1.18
avril 09 13:41:39 [0m1712662899.541915 [PHY]   pack_ul_tti_request SFN/Slot:1.19
avril 09 13:41:39 [0m1712662899.549587 [NR_MAC]   (1/17)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.551913 [NR_MAC]       2. 7 Scheduling pucch reception in    2. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.551920 [PHY]   pack_ul_tti_request SFN/Slot:2.7
avril 09 13:41:39 [0m1712662899.551922 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.562861 [NR_MAC]   (2/7)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.565094 [NR_MAC]       2.17 Scheduling pucch reception in    2.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.565100 [PHY]   pack_ul_tti_request SFN/Slot:2.17
avril 09 13:41:39 [0m1712662899.565102 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.566311 [PHY]   pack_ul_tti_request SFN/Slot:2.18
avril 09 13:41:39 [0m1712662899.567449 [PHY]   pack_ul_tti_request SFN/Slot:2.19
avril 09 13:41:39 [0m1712662899.568753 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 3/0 
avril 09 13:41:39 [0m1712662899.575142 [NR_MAC]   (2/17)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.577669 [NR_MAC]   pucch_acknack    3. 7 Scheduling pucch reception in    3. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.577707 [PHY]   pack_ul_tti_request SFN/Slot:3.7
avril 09 13:41:39 [0m1712662899.577724 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.588898 [NR_MAC]   (3/7)uci_01->pduBitmap:3
avril 09 13:41:39 [0m1712662899.591359 [NR_MAC]       3.17 Scheduling pucch reception in    3.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.591364 [PHY]   pack_ul_tti_request SFN/Slot:3.17
avril 09 13:41:39 [0m1712662899.591366 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.592594 [PHY]   pack_ul_tti_request SFN/Slot:3.18
avril 09 13:41:39 [0m1712662899.593831 [PHY]   pack_ul_tti_request SFN/Slot:3.19
avril 09 13:41:39 [0m1712662899.601742 [NR_MAC]   (3/17)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.604068 [NR_MAC]       4. 7 Scheduling pucch reception in    4. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.604076 [PHY]   pack_ul_tti_request SFN/Slot:4.7
avril 09 13:41:39 [0m1712662899.604078 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.615344 [NR_MAC]   (4/7)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.617900 [NR_MAC]       4.17 Scheduling pucch reception in    4.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.617906 [PHY]   pack_ul_tti_request SFN/Slot:4.17
avril 09 13:41:39 [0m1712662899.617907 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.618989 [PHY]   pack_ul_tti_request SFN/Slot:4.18
avril 09 13:41:39 [0m1712662899.620113 [PHY]   pack_ul_tti_request SFN/Slot:4.19
avril 09 13:41:39 [0m1712662899.627911 [NR_MAC]   (4/17)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.630304 [NR_MAC]       5. 7 Scheduling pucch reception in    5. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.630311 [PHY]   pack_ul_tti_request SFN/Slot:5.7
avril 09 13:41:39 [0m1712662899.630313 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.641483 [NR_MAC]   (5/7)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.643879 [NR_MAC]       5.17 Scheduling pucch reception in    5.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.643886 [PHY]   pack_ul_tti_request SFN/Slot:5.17
avril 09 13:41:39 [0m1712662899.643888 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.645105 [PHY]   pack_ul_tti_request SFN/Slot:5.18
avril 09 13:41:39 [0m1712662899.646249 [PHY]   pack_ul_tti_request SFN/Slot:5.19
avril 09 13:41:39 [0m1712662899.654501 [NR_MAC]   (5/17)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.656956 [NR_MAC]       6. 7 Scheduling pucch reception in    6. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.656968 [PHY]   pack_ul_tti_request SFN/Slot:6.7
avril 09 13:41:39 [0m1712662899.656970 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.668468 [NR_MAC]   (6/7)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.670911 [NR_MAC]       6.17 Scheduling pucch reception in    6.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.670916 [PHY]   pack_ul_tti_request SFN/Slot:6.17
avril 09 13:41:39 [0m1712662899.670918 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.672023 [PHY]   pack_ul_tti_request SFN/Slot:6.18
avril 09 13:41:39 [0m1712662899.673296 [PHY]   pack_ul_tti_request SFN/Slot:6.19
avril 09 13:41:39 [0m1712662899.681268 [NR_MAC]   (6/17)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.683794 [NR_MAC]       7. 7 Scheduling pucch reception in    7. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.683800 [PHY]   pack_ul_tti_request SFN/Slot:7.7
avril 09 13:41:39 [0m1712662899.683803 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.695031 [NR_MAC]   (7/7)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.697583 [NR_MAC]       7.17 Scheduling pucch reception in    7.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.697616 [PHY]   pack_ul_tti_request SFN/Slot:7.17
avril 09 13:41:39 [0m1712662899.697634 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.698817 [PHY]   pack_ul_tti_request SFN/Slot:7.18
avril 09 13:41:39 [0m1712662899.700047 [PHY]   pack_ul_tti_request SFN/Slot:7.19
avril 09 13:41:39 [0m1712662899.708091 [NR_MAC]   (7/17)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.710761 [NR_MAC]       8. 7 Scheduling pucch reception in    8. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.710767 [PHY]   pack_ul_tti_request SFN/Slot:8.7
avril 09 13:41:39 [0m1712662899.710769 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.712985 [NR_MAC]       8. 8 Scheduling pucch reception in    8. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:39 [0m1712662899.712991 [PHY]   pack_ul_tti_request SFN/Slot:8.8
avril 09 13:41:39 [0m1712662899.712992 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:39 [0m1712662899.722086 [NR_MAC]   (8/7)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.724669 [NR_MAC]       8.17 Scheduling pucch reception in    8.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.724678 [PHY]   pack_ul_tti_request SFN/Slot:8.17
avril 09 13:41:39 [0m1712662899.724681 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.725745 [PHY]   pack_ul_tti_request SFN/Slot:8.18
avril 09 13:41:39 [0m1712662899.726972 [PHY]   pack_ul_tti_request SFN/Slot:8.19
avril 09 13:41:39 [0m1712662899.734668 [NR_MAC]   (8/17)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.737122 [NR_MAC]       9. 7 Scheduling pucch reception in    9. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.737129 [PHY]   pack_ul_tti_request SFN/Slot:9.7
avril 09 13:41:39 [0m1712662899.737132 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.748624 [NR_MAC]   (9/7)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.750932 [NR_MAC]       9.17 Scheduling pucch reception in    9.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.750937 [PHY]   pack_ul_tti_request SFN/Slot:9.17
avril 09 13:41:39 [0m1712662899.750939 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.752065 [PHY]   pack_ul_tti_request SFN/Slot:9.18
avril 09 13:41:39 [0m1712662899.753414 [PHY]   pack_ul_tti_request SFN/Slot:9.19
avril 09 13:41:39 [0m1712662899.761402 [NR_MAC]   (9/17)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.763861 [NR_MAC]      10. 7 Scheduling pucch reception in   10. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.763868 [PHY]   pack_ul_tti_request SFN/Slot:10.7
avril 09 13:41:39 [0m1712662899.763870 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.775109 [NR_MAC]   (10/7)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.777733 [NR_MAC]      10.17 Scheduling pucch reception in   10.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.777769 [PHY]   pack_ul_tti_request SFN/Slot:10.17
avril 09 13:41:39 [0m1712662899.777801 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.778905 [PHY]   pack_ul_tti_request SFN/Slot:10.18
avril 09 13:41:39 [0m1712662899.780124 [PHY]   pack_ul_tti_request SFN/Slot:10.19
avril 09 13:41:39 [0m1712662899.788129 [NR_MAC]   (10/17)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.790823 [NR_MAC]      11. 7 Scheduling pucch reception in   11. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.790866 [PHY]   pack_ul_tti_request SFN/Slot:11.7
avril 09 13:41:39 [0m1712662899.790869 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.802280 [NR_MAC]   (11/7)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.804918 [NR_MAC]      11.17 Scheduling pucch reception in   11.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.804924 [PHY]   pack_ul_tti_request SFN/Slot:11.17
avril 09 13:41:39 [0m1712662899.804926 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.806018 [PHY]   pack_ul_tti_request SFN/Slot:11.18
avril 09 13:41:39 [0m1712662899.807266 [PHY]   pack_ul_tti_request SFN/Slot:11.19
avril 09 13:41:39 [0m1712662899.815252 [NR_MAC]   (11/17)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.817865 [NR_MAC]      12. 7 Scheduling pucch reception in   12. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.817872 [PHY]   pack_ul_tti_request SFN/Slot:12.7
avril 09 13:41:39 [0m1712662899.817874 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.829141 [NR_MAC]   (12/7)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.831752 [NR_MAC]      12.17 Scheduling pucch reception in   12.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.831757 [PHY]   pack_ul_tti_request SFN/Slot:12.17
avril 09 13:41:39 [0m1712662899.831758 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.832922 [PHY]   pack_ul_tti_request SFN/Slot:12.18
avril 09 13:41:39 [0m1712662899.834135 [PHY]   pack_ul_tti_request SFN/Slot:12.19
avril 09 13:41:39 [0m1712662899.835471 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 13/0 
avril 09 13:41:39 [0m1712662899.842118 [NR_MAC]   (12/17)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.844761 [NR_MAC]   pucch_acknack   13. 7 Scheduling pucch reception in   13. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.844767 [PHY]   pack_ul_tti_request SFN/Slot:13.7
avril 09 13:41:39 [0m1712662899.844770 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.856086 [NR_MAC]   (13/7)uci_01->pduBitmap:3
avril 09 13:41:39 [0m1712662899.858570 [NR_MAC]      13.17 Scheduling pucch reception in   13.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.858578 [PHY]   pack_ul_tti_request SFN/Slot:13.17
avril 09 13:41:39 [0m1712662899.858580 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.859776 [PHY]   pack_ul_tti_request SFN/Slot:13.18
avril 09 13:41:39 [0m1712662899.861035 [PHY]   pack_ul_tti_request SFN/Slot:13.19
avril 09 13:41:39 [0m1712662899.869138 [NR_MAC]   (13/17)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.871754 [NR_MAC]      14. 7 Scheduling pucch reception in   14. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.871769 [PHY]   pack_ul_tti_request SFN/Slot:14.7
avril 09 13:41:39 [0m1712662899.871773 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.882837 [NR_MAC]   (14/7)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.885236 [NR_MAC]      14.17 Scheduling pucch reception in   14.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.885248 [PHY]   pack_ul_tti_request SFN/Slot:14.17
avril 09 13:41:39 [0m1712662899.885251 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.886384 [PHY]   pack_ul_tti_request SFN/Slot:14.18
avril 09 13:41:39 [0m1712662899.887652 [PHY]   pack_ul_tti_request SFN/Slot:14.19
avril 09 13:41:39 [0m1712662899.895016 [NR_MAC]   (14/17)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.897505 [NR_MAC]      15. 7 Scheduling pucch reception in   15. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.897515 [PHY]   pack_ul_tti_request SFN/Slot:15.7
avril 09 13:41:39 [0m1712662899.897517 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.908262 [NR_MAC]   (15/7)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.910709 [NR_MAC]      15.17 Scheduling pucch reception in   15.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.910720 [PHY]   pack_ul_tti_request SFN/Slot:15.17
avril 09 13:41:39 [0m1712662899.910726 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.911783 [PHY]   pack_ul_tti_request SFN/Slot:15.18
avril 09 13:41:39 [0m1712662899.912948 [PHY]   pack_ul_tti_request SFN/Slot:15.19
avril 09 13:41:39 [0m1712662899.920537 [NR_MAC]   (15/17)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.923106 [NR_MAC]      16. 7 Scheduling pucch reception in   16. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.923114 [PHY]   pack_ul_tti_request SFN/Slot:16.7
avril 09 13:41:39 [0m1712662899.923116 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.925118 [NR_MAC]      16. 8 Scheduling pucch reception in   16. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:39 [0m1712662899.925121 [PHY]   pack_ul_tti_request SFN/Slot:16.8
avril 09 13:41:39 [0m1712662899.925123 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:39 [0m1712662899.934275 [NR_MAC]   (16/7)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.936778 [NR_MAC]      16.17 Scheduling pucch reception in   16.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.936788 [PHY]   pack_ul_tti_request SFN/Slot:16.17
avril 09 13:41:39 [0m1712662899.936790 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.937862 [PHY]   pack_ul_tti_request SFN/Slot:16.18
avril 09 13:41:39 [0m1712662899.939088 [PHY]   pack_ul_tti_request SFN/Slot:16.19
avril 09 13:41:39 [0m1712662899.946905 [NR_MAC]   (16/17)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.949421 [NR_MAC]      17. 7 Scheduling pucch reception in   17. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.949431 [PHY]   pack_ul_tti_request SFN/Slot:17.7
avril 09 13:41:39 [0m1712662899.949434 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.961056 [NR_MAC]   (17/7)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.963651 [NR_MAC]      17.17 Scheduling pucch reception in   17.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.963706 [PHY]   pack_ul_tti_request SFN/Slot:17.17
avril 09 13:41:39 [0m1712662899.963720 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.964863 [PHY]   pack_ul_tti_request SFN/Slot:17.18
avril 09 13:41:39 [0m1712662899.965979 [PHY]   pack_ul_tti_request SFN/Slot:17.19
avril 09 13:41:39 [0m1712662899.973932 [NR_MAC]   (17/17)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.976423 [NR_MAC]      18. 7 Scheduling pucch reception in   18. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.976430 [PHY]   pack_ul_tti_request SFN/Slot:18.7
avril 09 13:41:39 [0m1712662899.976433 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.987905 [NR_MAC]   (18/7)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662899.990266 [NR_MAC]      18.17 Scheduling pucch reception in   18.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662899.990273 [PHY]   pack_ul_tti_request SFN/Slot:18.17
avril 09 13:41:39 [0m1712662899.990275 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:39 [0m1712662899.991477 [PHY]   pack_ul_tti_request SFN/Slot:18.18
avril 09 13:41:39 [0m1712662899.992754 [PHY]   pack_ul_tti_request SFN/Slot:18.19
avril 09 13:41:39 [0m1712662900.000621 [NR_MAC]   (18/17)uci_01->pduBitmap:1
avril 09 13:41:39 [0m1712662900.002977 [NR_MAC]      19. 7 Scheduling pucch reception in   19. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:39 [0m1712662900.002990 [PHY]   pack_ul_tti_request SFN/Slot:19.7
avril 09 13:41:39 [0m1712662900.002994 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.014249 [NR_MAC]   (19/7)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.016802 [NR_MAC]      19.17 Scheduling pucch reception in   19.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.016810 [PHY]   pack_ul_tti_request SFN/Slot:19.17
avril 09 13:41:40 [0m1712662900.016812 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.017869 [PHY]   pack_ul_tti_request SFN/Slot:19.18
avril 09 13:41:40 [0m1712662900.019020 [PHY]   pack_ul_tti_request SFN/Slot:19.19
avril 09 13:41:40 [0m1712662900.026976 [NR_MAC]   (19/17)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.029556 [NR_MAC]      20. 7 Scheduling pucch reception in   20. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.029598 [PHY]   pack_ul_tti_request SFN/Slot:20.7
avril 09 13:41:40 [0m1712662900.029601 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.041150 [NR_MAC]   (20/7)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.043728 [NR_MAC]      20.17 Scheduling pucch reception in   20.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.043807 [PHY]   pack_ul_tti_request SFN/Slot:20.17
avril 09 13:41:40 [0m1712662900.043810 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.044924 [PHY]   pack_ul_tti_request SFN/Slot:20.18
avril 09 13:41:40 [0m1712662900.046044 [PHY]   pack_ul_tti_request SFN/Slot:20.19
avril 09 13:41:40 [0m1712662900.053948 [NR_MAC]   (20/17)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.056509 [NR_MAC]      21. 7 Scheduling pucch reception in   21. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.056533 [PHY]   pack_ul_tti_request SFN/Slot:21.7
avril 09 13:41:40 [0m1712662900.056543 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.067837 [NR_MAC]   (21/7)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.070151 [NR_MAC]      21.17 Scheduling pucch reception in   21.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.070154 [PHY]   pack_ul_tti_request SFN/Slot:21.17
avril 09 13:41:40 [0m1712662900.070156 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.071424 [PHY]   pack_ul_tti_request SFN/Slot:21.18
avril 09 13:41:40 [0m1712662900.072643 [PHY]   pack_ul_tti_request SFN/Slot:21.19
avril 09 13:41:40 [0m1712662900.080654 [NR_MAC]   (21/17)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.083090 [NR_MAC]      22. 7 Scheduling pucch reception in   22. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.083111 [PHY]   pack_ul_tti_request SFN/Slot:22.7
avril 09 13:41:40 [0m1712662900.083121 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.094200 [NR_MAC]   (22/7)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.096656 [NR_MAC]      22.17 Scheduling pucch reception in   22.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.096672 [PHY]   pack_ul_tti_request SFN/Slot:22.17
avril 09 13:41:40 [0m1712662900.096673 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.097769 [PHY]   pack_ul_tti_request SFN/Slot:22.18
avril 09 13:41:40 [0m1712662900.098950 [PHY]   pack_ul_tti_request SFN/Slot:22.19
avril 09 13:41:40 [0m1712662900.100180 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 23/0 
avril 09 13:41:40 [0m1712662900.106823 [NR_MAC]   (22/17)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.109251 [NR_MAC]   pucch_acknack   23. 7 Scheduling pucch reception in   23. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.109256 [PHY]   pack_ul_tti_request SFN/Slot:23.7
avril 09 13:41:40 [0m1712662900.109259 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.120300 [NR_MAC]   (23/7)uci_01->pduBitmap:3
avril 09 13:41:40 [0m1712662900.122767 [NR_MAC]      23.17 Scheduling pucch reception in   23.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.122772 [PHY]   pack_ul_tti_request SFN/Slot:23.17
avril 09 13:41:40 [0m1712662900.122774 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.123883 [PHY]   pack_ul_tti_request SFN/Slot:23.18
avril 09 13:41:40 [0m1712662900.125031 [PHY]   pack_ul_tti_request SFN/Slot:23.19
avril 09 13:41:40 [0m1712662900.133061 [NR_MAC]   (23/17)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.135547 [NR_MAC]      24. 7 Scheduling pucch reception in   24. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.135551 [PHY]   pack_ul_tti_request SFN/Slot:24.7
avril 09 13:41:40 [0m1712662900.135553 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.137598 [NR_MAC]      24. 8 Scheduling pucch reception in   24. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:40 [0m1712662900.137631 [PHY]   pack_ul_tti_request SFN/Slot:24.8
avril 09 13:41:40 [0m1712662900.137644 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:40 [0m1712662900.146864 [NR_MAC]   (24/7)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.149077 [NR_MAC]      24.17 Scheduling pucch reception in   24.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.149080 [PHY]   pack_ul_tti_request SFN/Slot:24.17
avril 09 13:41:40 [0m1712662900.149082 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.150263 [PHY]   pack_ul_tti_request SFN/Slot:24.18
avril 09 13:41:40 [0m1712662900.151518 [PHY]   pack_ul_tti_request SFN/Slot:24.19
avril 09 13:41:40 [0m1712662900.159519 [NR_MAC]   (24/17)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.161955 [NR_MAC]      25. 7 Scheduling pucch reception in   25. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.161960 [PHY]   pack_ul_tti_request SFN/Slot:25.7
avril 09 13:41:40 [0m1712662900.161962 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.173246 [NR_MAC]   (25/7)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.175855 [NR_MAC]      25.17 Scheduling pucch reception in   25.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.175859 [PHY]   pack_ul_tti_request SFN/Slot:25.17
avril 09 13:41:40 [0m1712662900.175861 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.176992 [PHY]   pack_ul_tti_request SFN/Slot:25.18
avril 09 13:41:40 [0m1712662900.178149 [PHY]   pack_ul_tti_request SFN/Slot:25.19
avril 09 13:41:40 [0m1712662900.186302 [NR_MAC]   (25/17)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.188947 [NR_MAC]      26. 7 Scheduling pucch reception in   26. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.188953 [PHY]   pack_ul_tti_request SFN/Slot:26.7
avril 09 13:41:40 [0m1712662900.188954 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.200071 [NR_MAC]   (26/7)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.202565 [NR_MAC]      26.17 Scheduling pucch reception in   26.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.202598 [PHY]   pack_ul_tti_request SFN/Slot:26.17
avril 09 13:41:40 [0m1712662900.202611 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.203852 [PHY]   pack_ul_tti_request SFN/Slot:26.18
avril 09 13:41:40 [0m1712662900.205056 [PHY]   pack_ul_tti_request SFN/Slot:26.19
avril 09 13:41:40 [0m1712662900.212851 [NR_MAC]   (26/17)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.215143 [NR_MAC]      27. 7 Scheduling pucch reception in   27. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.215148 [PHY]   pack_ul_tti_request SFN/Slot:27.7
avril 09 13:41:40 [0m1712662900.215150 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.226273 [NR_MAC]   (27/7)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.228681 [NR_MAC]      27.17 Scheduling pucch reception in   27.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.228710 [PHY]   pack_ul_tti_request SFN/Slot:27.17
avril 09 13:41:40 [0m1712662900.228720 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.229947 [PHY]   pack_ul_tti_request SFN/Slot:27.18
avril 09 13:41:40 [0m1712662900.231152 [PHY]   pack_ul_tti_request SFN/Slot:27.19
avril 09 13:41:40 [0m1712662900.238959 [NR_MAC]   (27/17)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.241579 [NR_MAC]      28. 7 Scheduling pucch reception in   28. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.241582 [PHY]   pack_ul_tti_request SFN/Slot:28.7
avril 09 13:41:40 [0m1712662900.241593 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.253054 [NR_MAC]   (28/7)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.255562 [NR_MAC]      28.17 Scheduling pucch reception in   28.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.255570 [PHY]   pack_ul_tti_request SFN/Slot:28.17
avril 09 13:41:40 [0m1712662900.255573 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.256726 [PHY]   pack_ul_tti_request SFN/Slot:28.18
avril 09 13:41:40 [0m1712662900.257976 [PHY]   pack_ul_tti_request SFN/Slot:28.19
avril 09 13:41:40 [0m1712662900.265861 [NR_MAC]   (28/17)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.268084 [NR_MAC]      29. 7 Scheduling pucch reception in   29. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.268092 [PHY]   pack_ul_tti_request SFN/Slot:29.7
avril 09 13:41:40 [0m1712662900.268095 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.279052 [NR_MAC]   (29/7)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.281382 [NR_MAC]      29.17 Scheduling pucch reception in   29.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.281389 [PHY]   pack_ul_tti_request SFN/Slot:29.17
avril 09 13:41:40 [0m1712662900.281391 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.282613 [PHY]   pack_ul_tti_request SFN/Slot:29.18
avril 09 13:41:40 [0m1712662900.283857 [PHY]   pack_ul_tti_request SFN/Slot:29.19
avril 09 13:41:40 [0m1712662900.291545 [NR_MAC]   (29/17)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.293953 [NR_MAC]      30. 7 Scheduling pucch reception in   30. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.293961 [PHY]   pack_ul_tti_request SFN/Slot:30.7
avril 09 13:41:40 [0m1712662900.293963 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.305051 [NR_MAC]   (30/7)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.307453 [NR_MAC]      30.17 Scheduling pucch reception in   30.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.307485 [PHY]   pack_ul_tti_request SFN/Slot:30.17
avril 09 13:41:40 [0m1712662900.307500 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.308770 [PHY]   pack_ul_tti_request SFN/Slot:30.18
avril 09 13:41:40 [0m1712662900.309877 [PHY]   pack_ul_tti_request SFN/Slot:30.19
avril 09 13:41:40 [0m1712662900.317939 [NR_MAC]   (30/17)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.320201 [NR_MAC]      31. 7 Scheduling pucch reception in   31. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.320208 [PHY]   pack_ul_tti_request SFN/Slot:31.7
avril 09 13:41:40 [0m1712662900.320211 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.331066 [NR_MAC]   (31/7)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.333445 [NR_MAC]      31.17 Scheduling pucch reception in   31.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.333452 [PHY]   pack_ul_tti_request SFN/Slot:31.17
avril 09 13:41:40 [0m1712662900.333455 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.334653 [PHY]   pack_ul_tti_request SFN/Slot:31.18
avril 09 13:41:40 [0m1712662900.335912 [PHY]   pack_ul_tti_request SFN/Slot:31.19
avril 09 13:41:40 [0m1712662900.343969 [NR_MAC]   (31/17)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.346602 [NR_MAC]      32. 7 Scheduling pucch reception in   32. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.346619 [PHY]   pack_ul_tti_request SFN/Slot:32.7
avril 09 13:41:40 [0m1712662900.346622 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.348866 [NR_MAC]      32. 8 Scheduling pucch reception in   32. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:40 [0m1712662900.348873 [PHY]   pack_ul_tti_request SFN/Slot:32.8
avril 09 13:41:40 [0m1712662900.348875 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:40 [0m1712662900.357786 [NR_MAC]   (32/7)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.360327 [NR_MAC]      32.17 Scheduling pucch reception in   32.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.360337 [PHY]   pack_ul_tti_request SFN/Slot:32.17
avril 09 13:41:40 [0m1712662900.360340 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.361478 [PHY]   pack_ul_tti_request SFN/Slot:32.18
avril 09 13:41:40 [0m1712662900.362771 [PHY]   pack_ul_tti_request SFN/Slot:32.19
avril 09 13:41:40 [0m1712662900.363939 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 33/0 
avril 09 13:41:40 [0m1712662900.370706 [NR_MAC]   (32/17)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.373325 [NR_MAC]   pucch_acknack   33. 7 Scheduling pucch reception in   33. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.373339 [PHY]   pack_ul_tti_request SFN/Slot:33.7
avril 09 13:41:40 [0m1712662900.373342 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.384413 [NR_MAC]   (33/7)uci_01->pduBitmap:3
avril 09 13:41:40 [0m1712662900.386926 [NR_MAC]      33.17 Scheduling pucch reception in   33.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.386934 [PHY]   pack_ul_tti_request SFN/Slot:33.17
avril 09 13:41:40 [0m1712662900.386941 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.388021 [PHY]   pack_ul_tti_request SFN/Slot:33.18
avril 09 13:41:40 [0m1712662900.389261 [PHY]   pack_ul_tti_request SFN/Slot:33.19
avril 09 13:41:40 [0m1712662900.396716 [NR_MAC]   (33/17)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.399271 [NR_MAC]      34. 7 Scheduling pucch reception in   34. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.399279 [PHY]   pack_ul_tti_request SFN/Slot:34.7
avril 09 13:41:40 [0m1712662900.399283 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.410289 [NR_MAC]   (34/7)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.412759 [NR_MAC]      34.17 Scheduling pucch reception in   34.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.412767 [PHY]   pack_ul_tti_request SFN/Slot:34.17
avril 09 13:41:40 [0m1712662900.412770 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.413820 [PHY]   pack_ul_tti_request SFN/Slot:34.18
avril 09 13:41:40 [0m1712662900.415043 [PHY]   pack_ul_tti_request SFN/Slot:34.19
avril 09 13:41:40 [0m1712662900.422825 [NR_MAC]   (34/17)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.424126 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 35/6 
avril 09 13:41:40 [0m1712662900.425209 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 35/7 
avril 09 13:41:40 [0m1712662900.425212 [NR_MAC]      35. 7 Scheduling pucch reception in   35. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.425218 [PHY]   pack_ul_tti_request SFN/Slot:35.7
avril 09 13:41:40 [0m1712662900.425220 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.436375 [NR_MAC]   (35/7)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.438894 [NR_MAC]   pucch_acknack   35.17 Scheduling pucch reception in   35.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.438905 [PHY]   pack_ul_tti_request SFN/Slot:35.17
avril 09 13:41:40 [0m1712662900.438909 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.440000 [PHY]   pack_ul_tti_request SFN/Slot:35.18
avril 09 13:41:40 [0m1712662900.441244 [PHY]   pack_ul_tti_request SFN/Slot:35.19
avril 09 13:41:40 [0m1712662900.448984 [NR_MAC]   (35/17)uci_01->pduBitmap:3
avril 09 13:41:40 [0m1712662900.451570 [NR_MAC]      36. 7 Scheduling pucch reception in   36. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.451589 [PHY]   pack_ul_tti_request SFN/Slot:36.7
avril 09 13:41:40 [0m1712662900.451592 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.462946 [NR_MAC]   (36/7)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.465306 [NR_MAC]      36.17 Scheduling pucch reception in   36.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.465344 [PHY]   pack_ul_tti_request SFN/Slot:36.17
avril 09 13:41:40 [0m1712662900.465347 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.466630 [PHY]   pack_ul_tti_request SFN/Slot:36.18
avril 09 13:41:40 [0m1712662900.467859 [PHY]   pack_ul_tti_request SFN/Slot:36.19
avril 09 13:41:40 [0m1712662900.475762 [NR_MAC]   (36/17)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.478134 [NR_MAC]      37. 7 Scheduling pucch reception in   37. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.478144 [PHY]   pack_ul_tti_request SFN/Slot:37.7
avril 09 13:41:40 [0m1712662900.478148 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.489584 [NR_MAC]   (37/7)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.491908 [NR_MAC]      37.17 Scheduling pucch reception in   37.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.491915 [PHY]   pack_ul_tti_request SFN/Slot:37.17
avril 09 13:41:40 [0m1712662900.491917 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.493015 [PHY]   pack_ul_tti_request SFN/Slot:37.18
avril 09 13:41:40 [0m1712662900.494256 [PHY]   pack_ul_tti_request SFN/Slot:37.19
avril 09 13:41:40 [0m1712662900.502034 [NR_MAC]   (37/17)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.504534 [NR_MAC]      38. 7 Scheduling pucch reception in   38. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.504584 [PHY]   pack_ul_tti_request SFN/Slot:38.7
avril 09 13:41:40 [0m1712662900.504599 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.516030 [NR_MAC]   (38/7)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.518670 [NR_MAC]      38.17 Scheduling pucch reception in   38.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.518707 [PHY]   pack_ul_tti_request SFN/Slot:38.17
avril 09 13:41:40 [0m1712662900.518719 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.519903 [PHY]   pack_ul_tti_request SFN/Slot:38.18
avril 09 13:41:40 [0m1712662900.521181 [PHY]   pack_ul_tti_request SFN/Slot:38.19
avril 09 13:41:40 [0m1712662900.529315 [NR_MAC]   (38/17)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.531888 [NR_MAC]      39. 7 Scheduling pucch reception in   39. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.531897 [PHY]   pack_ul_tti_request SFN/Slot:39.7
avril 09 13:41:40 [0m1712662900.531901 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.543141 [NR_MAC]   (39/7)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.545907 [NR_MAC]      39.17 Scheduling pucch reception in   39.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.545913 [PHY]   pack_ul_tti_request SFN/Slot:39.17
avril 09 13:41:40 [0m1712662900.545915 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.547014 [PHY]   pack_ul_tti_request SFN/Slot:39.18
avril 09 13:41:40 [0m1712662900.548186 [PHY]   pack_ul_tti_request SFN/Slot:39.19
avril 09 13:41:40 [0m1712662900.556066 [NR_MAC]   (39/17)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.558686 [NR_MAC]      40. 7 Scheduling pucch reception in   40. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.558695 [PHY]   pack_ul_tti_request SFN/Slot:40.7
avril 09 13:41:40 [0m1712662900.558697 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.560853 [NR_MAC]      40. 8 Scheduling pucch reception in   40. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:40 [0m1712662900.560860 [PHY]   pack_ul_tti_request SFN/Slot:40.8
avril 09 13:41:40 [0m1712662900.560861 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:40 [0m1712662900.569799 [NR_MAC]   (40/7)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.572110 [NR_MAC]      40.17 Scheduling pucch reception in   40.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.572128 [PHY]   pack_ul_tti_request SFN/Slot:40.17
avril 09 13:41:40 [0m1712662900.572133 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.573135 [PHY]   pack_ul_tti_request SFN/Slot:40.18
avril 09 13:41:40 [0m1712662900.574443 [PHY]   pack_ul_tti_request SFN/Slot:40.19
avril 09 13:41:40 [0m1712662900.582133 [NR_MAC]   (40/17)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.584925 [NR_MAC]      41. 7 Scheduling pucch reception in   41. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.584933 [PHY]   pack_ul_tti_request SFN/Slot:41.7
avril 09 13:41:40 [0m1712662900.584936 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.596485 [NR_MAC]   (41/7)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.598866 [NR_MAC]      41.17 Scheduling pucch reception in   41.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.598872 [PHY]   pack_ul_tti_request SFN/Slot:41.17
avril 09 13:41:40 [0m1712662900.598874 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.599989 [PHY]   pack_ul_tti_request SFN/Slot:41.18
avril 09 13:41:40 [0m1712662900.601132 [PHY]   pack_ul_tti_request SFN/Slot:41.19
avril 09 13:41:40 [0m1712662900.609171 [NR_MAC]   (41/17)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.611858 [NR_MAC]      42. 7 Scheduling pucch reception in   42. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.611866 [PHY]   pack_ul_tti_request SFN/Slot:42.7
avril 09 13:41:40 [0m1712662900.611878 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.623045 [NR_MAC]   (42/7)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.625595 [NR_MAC]      42.17 Scheduling pucch reception in   42.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.625634 [PHY]   pack_ul_tti_request SFN/Slot:42.17
avril 09 13:41:40 [0m1712662900.625647 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.626867 [PHY]   pack_ul_tti_request SFN/Slot:42.18
avril 09 13:41:40 [0m1712662900.628016 [PHY]   pack_ul_tti_request SFN/Slot:42.19
avril 09 13:41:40 [0m1712662900.629267 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 43/0 
avril 09 13:41:40 [0m1712662900.636018 [NR_MAC]   (42/17)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.638552 [NR_MAC]   pucch_acknack   43. 7 Scheduling pucch reception in   43. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.638558 [PHY]   pack_ul_tti_request SFN/Slot:43.7
avril 09 13:41:40 [0m1712662900.638560 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.649913 [NR_MAC]   (43/7)uci_01->pduBitmap:3
avril 09 13:41:40 [0m1712662900.652427 [NR_MAC]      43.17 Scheduling pucch reception in   43.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.652467 [PHY]   pack_ul_tti_request SFN/Slot:43.17
avril 09 13:41:40 [0m1712662900.652478 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.653758 [PHY]   pack_ul_tti_request SFN/Slot:43.18
avril 09 13:41:40 [0m1712662900.654944 [PHY]   pack_ul_tti_request SFN/Slot:43.19
avril 09 13:41:40 [0m1712662900.662717 [NR_MAC]   (43/17)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.665059 [NR_MAC]      44. 7 Scheduling pucch reception in   44. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.665066 [PHY]   pack_ul_tti_request SFN/Slot:44.7
avril 09 13:41:40 [0m1712662900.665069 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.676065 [NR_MAC]   (44/7)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.678598 [NR_MAC]      44.17 Scheduling pucch reception in   44.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.678605 [PHY]   pack_ul_tti_request SFN/Slot:44.17
avril 09 13:41:40 [0m1712662900.678607 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.679759 [PHY]   pack_ul_tti_request SFN/Slot:44.18
avril 09 13:41:40 [0m1712662900.680946 [PHY]   pack_ul_tti_request SFN/Slot:44.19
avril 09 13:41:40 [0m1712662900.688857 [NR_MAC]   (44/17)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.691087 [NR_MAC]      45. 7 Scheduling pucch reception in   45. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.691095 [PHY]   pack_ul_tti_request SFN/Slot:45.7
avril 09 13:41:40 [0m1712662900.691097 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.702266 [NR_MAC]   (45/7)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.704921 [NR_MAC]      45.17 Scheduling pucch reception in   45.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.704929 [PHY]   pack_ul_tti_request SFN/Slot:45.17
avril 09 13:41:40 [0m1712662900.704931 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.706014 [PHY]   pack_ul_tti_request SFN/Slot:45.18
avril 09 13:41:40 [0m1712662900.707160 [PHY]   pack_ul_tti_request SFN/Slot:45.19
avril 09 13:41:40 [0m1712662900.715114 [NR_MAC]   (45/17)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.717723 [NR_MAC]      46. 7 Scheduling pucch reception in   46. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.717767 [PHY]   pack_ul_tti_request SFN/Slot:46.7
avril 09 13:41:40 [0m1712662900.717786 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.729084 [NR_MAC]   (46/7)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.731676 [NR_MAC]      46.17 Scheduling pucch reception in   46.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.731713 [PHY]   pack_ul_tti_request SFN/Slot:46.17
avril 09 13:41:40 [0m1712662900.731723 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.732987 [PHY]   pack_ul_tti_request SFN/Slot:46.18
avril 09 13:41:40 [0m1712662900.734068 [PHY]   pack_ul_tti_request SFN/Slot:46.19
avril 09 13:41:40 [0m1712662900.742114 [NR_MAC]   (46/17)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.744689 [NR_MAC]      47. 7 Scheduling pucch reception in   47. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.744700 [PHY]   pack_ul_tti_request SFN/Slot:47.7
avril 09 13:41:40 [0m1712662900.744703 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.756006 [NR_MAC]   (47/7)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.758599 [NR_MAC]      47.17 Scheduling pucch reception in   47.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.758606 [PHY]   pack_ul_tti_request SFN/Slot:47.17
avril 09 13:41:40 [0m1712662900.758609 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.759813 [PHY]   pack_ul_tti_request SFN/Slot:47.18
avril 09 13:41:40 [0m1712662900.761049 [PHY]   pack_ul_tti_request SFN/Slot:47.19
avril 09 13:41:40 [0m1712662900.769127 [NR_MAC]   (47/17)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.771773 [NR_MAC]      48. 7 Scheduling pucch reception in   48. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.771790 [PHY]   pack_ul_tti_request SFN/Slot:48.7
avril 09 13:41:40 [0m1712662900.771793 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.773893 [NR_MAC]      48. 8 Scheduling pucch reception in   48. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:40 [0m1712662900.773898 [PHY]   pack_ul_tti_request SFN/Slot:48.8
avril 09 13:41:40 [0m1712662900.773899 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:40 [0m1712662900.782872 [NR_MAC]   (48/7)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.785147 [NR_MAC]      48.17 Scheduling pucch reception in   48.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.785152 [PHY]   pack_ul_tti_request SFN/Slot:48.17
avril 09 13:41:40 [0m1712662900.785154 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.786318 [PHY]   pack_ul_tti_request SFN/Slot:48.18
avril 09 13:41:40 [0m1712662900.787606 [PHY]   pack_ul_tti_request SFN/Slot:48.19
avril 09 13:41:40 [0m1712662900.795155 [NR_MAC]   (48/17)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.798018 [NR_MAC]      49. 7 Scheduling pucch reception in   49. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.798025 [PHY]   pack_ul_tti_request SFN/Slot:49.7
avril 09 13:41:40 [0m1712662900.798028 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.809147 [NR_MAC]   (49/7)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.811629 [NR_MAC]      49.17 Scheduling pucch reception in   49.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.811637 [PHY]   pack_ul_tti_request SFN/Slot:49.17
avril 09 13:41:40 [0m1712662900.811640 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.812762 [PHY]   pack_ul_tti_request SFN/Slot:49.18
avril 09 13:41:40 [0m1712662900.813946 [PHY]   pack_ul_tti_request SFN/Slot:49.19
avril 09 13:41:40 [0m1712662900.822072 [NR_MAC]   (49/17)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.824632 [NR_MAC]      50. 7 Scheduling pucch reception in   50. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.824639 [PHY]   pack_ul_tti_request SFN/Slot:50.7
avril 09 13:41:40 [0m1712662900.824642 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.835950 [NR_MAC]   (50/7)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.838311 [NR_MAC]      50.17 Scheduling pucch reception in   50.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.838319 [PHY]   pack_ul_tti_request SFN/Slot:50.17
avril 09 13:41:40 [0m1712662900.838321 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.839619 [PHY]   pack_ul_tti_request SFN/Slot:50.18
avril 09 13:41:40 [0m1712662900.840737 [PHY]   pack_ul_tti_request SFN/Slot:50.19
avril 09 13:41:40 [0m1712662900.848487 [NR_MAC]   (50/17)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.850872 [NR_MAC]      51. 7 Scheduling pucch reception in   51. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.850881 [PHY]   pack_ul_tti_request SFN/Slot:51.7
avril 09 13:41:40 [0m1712662900.850884 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.862139 [NR_MAC]   (51/7)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.864677 [NR_MAC]      51.17 Scheduling pucch reception in   51.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.864716 [PHY]   pack_ul_tti_request SFN/Slot:51.17
avril 09 13:41:40 [0m1712662900.864728 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.865854 [PHY]   pack_ul_tti_request SFN/Slot:51.18
avril 09 13:41:40 [0m1712662900.866999 [PHY]   pack_ul_tti_request SFN/Slot:51.19
avril 09 13:41:40 [0m1712662900.875273 [NR_MAC]   (51/17)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.877893 [NR_MAC]      52. 7 Scheduling pucch reception in   52. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.877926 [PHY]   pack_ul_tti_request SFN/Slot:52.7
avril 09 13:41:40 [0m1712662900.877929 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.889596 [NR_MAC]   (52/7)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.895456 [NR_MAC]      52.17 Scheduling pucch reception in   52.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.895469 [PHY]   pack_ul_tti_request SFN/Slot:52.17
avril 09 13:41:40 [0m1712662900.895472 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.895929 [PHY]   pack_ul_tti_request SFN/Slot:52.18
avril 09 13:41:40 [0m1712662900.896040 [PHY]   pack_ul_tti_request SFN/Slot:52.19
avril 09 13:41:40 [0m1712662900.896509 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 53/0 
avril 09 13:41:40 [0m1712662900.902032 [NR_MAC]   (52/17)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.904345 [NR_MAC]   pucch_acknack   53. 7 Scheduling pucch reception in   53. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.904355 [PHY]   pack_ul_tti_request SFN/Slot:53.7
avril 09 13:41:40 [0m1712662900.904358 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.915627 [NR_MAC]   (53/7)uci_01->pduBitmap:3
avril 09 13:41:40 [0m1712662900.917856 [NR_MAC]      53.17 Scheduling pucch reception in   53.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.917864 [PHY]   pack_ul_tti_request SFN/Slot:53.17
avril 09 13:41:40 [0m1712662900.917867 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.918978 [PHY]   pack_ul_tti_request SFN/Slot:53.18
avril 09 13:41:40 [0m1712662900.920165 [PHY]   pack_ul_tti_request SFN/Slot:53.19
avril 09 13:41:40 [0m1712662900.927931 [NR_MAC]   (53/17)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.930243 [NR_MAC]      54. 7 Scheduling pucch reception in   54. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.930255 [PHY]   pack_ul_tti_request SFN/Slot:54.7
avril 09 13:41:40 [0m1712662900.930259 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.941745 [NR_MAC]   (54/7)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.946268 [NR_MAC]      54.17 Scheduling pucch reception in   54.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.946277 [PHY]   pack_ul_tti_request SFN/Slot:54.17
avril 09 13:41:40 [0m1712662900.946280 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.947845 [PHY]   pack_ul_tti_request SFN/Slot:54.18
avril 09 13:41:40 [0m1712662900.949060 [PHY]   pack_ul_tti_request SFN/Slot:54.19
avril 09 13:41:40 [0m1712662900.963264 [NR_MAC]   (54/17)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.965355 [NR_MAC]      55. 7 Scheduling pucch reception in   55. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.965366 [PHY]   pack_ul_tti_request SFN/Slot:55.7
avril 09 13:41:40 [0m1712662900.965369 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.979059 [NR_MAC]   (55/7)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.981299 [NR_MAC]      55.17 Scheduling pucch reception in   55.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.981307 [PHY]   pack_ul_tti_request SFN/Slot:55.17
avril 09 13:41:40 [0m1712662900.981310 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.984620 [PHY]   pack_ul_tti_request SFN/Slot:55.18
avril 09 13:41:40 [0m1712662900.985837 [PHY]   pack_ul_tti_request SFN/Slot:55.19
avril 09 13:41:40 [0m1712662900.993750 [NR_MAC]   (55/17)uci_01->pduBitmap:1
avril 09 13:41:40 [0m1712662900.996106 [NR_MAC]      56. 7 Scheduling pucch reception in   56. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:40 [0m1712662900.996111 [PHY]   pack_ul_tti_request SFN/Slot:56.7
avril 09 13:41:40 [0m1712662900.996113 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:40 [0m1712662900.998101 [NR_MAC]      56. 8 Scheduling pucch reception in   56. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:40 [0m1712662900.998104 [PHY]   pack_ul_tti_request SFN/Slot:56.8
avril 09 13:41:40 [0m1712662900.998105 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:41 [0m1712662901.007420 [NR_MAC]   (56/7)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.009901 [NR_MAC]      56.17 Scheduling pucch reception in   56.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.009906 [PHY]   pack_ul_tti_request SFN/Slot:56.17
avril 09 13:41:41 [0m1712662901.009908 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.010977 [PHY]   pack_ul_tti_request SFN/Slot:56.18
avril 09 13:41:41 [0m1712662901.012088 [PHY]   pack_ul_tti_request SFN/Slot:56.19
avril 09 13:41:41 [0m1712662901.019859 [NR_MAC]   (56/17)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.022116 [NR_MAC]      57. 7 Scheduling pucch reception in   57. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.022121 [PHY]   pack_ul_tti_request SFN/Slot:57.7
avril 09 13:41:41 [0m1712662901.022124 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.033571 [NR_MAC]   (57/7)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.035941 [NR_MAC]      57.17 Scheduling pucch reception in   57.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.035951 [PHY]   pack_ul_tti_request SFN/Slot:57.17
avril 09 13:41:41 [0m1712662901.035954 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.037078 [PHY]   pack_ul_tti_request SFN/Slot:57.18
avril 09 13:41:41 [0m1712662901.038231 [PHY]   pack_ul_tti_request SFN/Slot:57.19
avril 09 13:41:41 [0m1712662901.045797 [NR_MAC]   (57/17)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.048298 [NR_MAC]      58. 7 Scheduling pucch reception in   58. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.048305 [PHY]   pack_ul_tti_request SFN/Slot:58.7
avril 09 13:41:41 [0m1712662901.048308 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.059430 [NR_MAC]   (58/7)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.061903 [NR_MAC]      58.17 Scheduling pucch reception in   58.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.061910 [PHY]   pack_ul_tti_request SFN/Slot:58.17
avril 09 13:41:41 [0m1712662901.061923 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.063001 [PHY]   pack_ul_tti_request SFN/Slot:58.18
avril 09 13:41:41 [0m1712662901.064346 [PHY]   pack_ul_tti_request SFN/Slot:58.19
avril 09 13:41:41 [0m1712662901.071991 [NR_MAC]   (58/17)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.074431 [NR_MAC]      59. 7 Scheduling pucch reception in   59. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.074438 [PHY]   pack_ul_tti_request SFN/Slot:59.7
avril 09 13:41:41 [0m1712662901.074440 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.085433 [NR_MAC]   (59/7)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.087925 [NR_MAC]      59.17 Scheduling pucch reception in   59.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.087929 [PHY]   pack_ul_tti_request SFN/Slot:59.17
avril 09 13:41:41 [0m1712662901.087931 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.089029 [PHY]   pack_ul_tti_request SFN/Slot:59.18
avril 09 13:41:41 [0m1712662901.090221 [PHY]   pack_ul_tti_request SFN/Slot:59.19
avril 09 13:41:41 [0m1712662901.098037 [NR_MAC]   (59/17)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.100609 [NR_MAC]      60. 7 Scheduling pucch reception in   60. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.100613 [PHY]   pack_ul_tti_request SFN/Slot:60.7
avril 09 13:41:41 [0m1712662901.100614 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.111831 [NR_MAC]   (60/7)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.114202 [NR_MAC]      60.17 Scheduling pucch reception in   60.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.114205 [PHY]   pack_ul_tti_request SFN/Slot:60.17
avril 09 13:41:41 [0m1712662901.114206 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.115463 [PHY]   pack_ul_tti_request SFN/Slot:60.18
avril 09 13:41:41 [0m1712662901.116769 [PHY]   pack_ul_tti_request SFN/Slot:60.19
avril 09 13:41:41 [0m1712662901.124379 [NR_MAC]   (60/17)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.126709 [NR_MAC]      61. 7 Scheduling pucch reception in   61. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.126712 [PHY]   pack_ul_tti_request SFN/Slot:61.7
avril 09 13:41:41 [0m1712662901.126714 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.138103 [NR_MAC]   (61/7)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.140773 [NR_MAC]      61.17 Scheduling pucch reception in   61.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.140779 [PHY]   pack_ul_tti_request SFN/Slot:61.17
avril 09 13:41:41 [0m1712662901.140781 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.141907 [PHY]   pack_ul_tti_request SFN/Slot:61.18
avril 09 13:41:41 [0m1712662901.143015 [PHY]   pack_ul_tti_request SFN/Slot:61.19
avril 09 13:41:41 [0m1712662901.151097 [NR_MAC]   (61/17)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.153854 [NR_MAC]      62. 7 Scheduling pucch reception in   62. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.153871 [PHY]   pack_ul_tti_request SFN/Slot:62.7
avril 09 13:41:41 [0m1712662901.153874 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.165074 [NR_MAC]   (62/7)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.167461 [NR_MAC]      62.17 Scheduling pucch reception in   62.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.167470 [PHY]   pack_ul_tti_request SFN/Slot:62.17
avril 09 13:41:41 [0m1712662901.167474 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.168590 [PHY]   pack_ul_tti_request SFN/Slot:62.18
avril 09 13:41:41 [0m1712662901.169900 [PHY]   pack_ul_tti_request SFN/Slot:62.19
avril 09 13:41:41 [0m1712662901.171061 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 63/0 
avril 09 13:41:41 [0m1712662901.177658 [NR_MAC]   (62/17)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.180031 [NR_MAC]   pucch_acknack   63. 7 Scheduling pucch reception in   63. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.180036 [PHY]   pack_ul_tti_request SFN/Slot:63.7
avril 09 13:41:41 [0m1712662901.180038 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.191244 [NR_MAC]   (63/7)uci_01->pduBitmap:3
avril 09 13:41:41 [0m1712662901.193629 [NR_MAC]      63.17 Scheduling pucch reception in   63.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.193634 [PHY]   pack_ul_tti_request SFN/Slot:63.17
avril 09 13:41:41 [0m1712662901.193636 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.194802 [PHY]   pack_ul_tti_request SFN/Slot:63.18
avril 09 13:41:41 [0m1712662901.195963 [PHY]   pack_ul_tti_request SFN/Slot:63.19
avril 09 13:41:41 [0m1712662901.203921 [NR_MAC]   (63/17)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.206313 [NR_MAC]      64. 7 Scheduling pucch reception in   64. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.206317 [PHY]   pack_ul_tti_request SFN/Slot:64.7
avril 09 13:41:41 [0m1712662901.206319 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.208433 [NR_MAC]      64. 8 Scheduling pucch reception in   64. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:41 [0m1712662901.208448 [PHY]   pack_ul_tti_request SFN/Slot:64.8
avril 09 13:41:41 [0m1712662901.208448 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:41 [0m1712662901.217257 [NR_MAC]   (64/7)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.219708 [NR_MAC]      64.17 Scheduling pucch reception in   64.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.219713 [PHY]   pack_ul_tti_request SFN/Slot:64.17
avril 09 13:41:41 [0m1712662901.219715 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.220871 [PHY]   pack_ul_tti_request SFN/Slot:64.18
avril 09 13:41:41 [0m1712662901.222039 [PHY]   pack_ul_tti_request SFN/Slot:64.19
avril 09 13:41:41 [0m1712662901.229660 [NR_MAC]   (64/17)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.232134 [NR_MAC]      65. 7 Scheduling pucch reception in   65. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.232143 [PHY]   pack_ul_tti_request SFN/Slot:65.7
avril 09 13:41:41 [0m1712662901.232146 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.243175 [NR_MAC]   (65/7)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.245747 [NR_MAC]      65.17 Scheduling pucch reception in   65.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.245761 [PHY]   pack_ul_tti_request SFN/Slot:65.17
avril 09 13:41:41 [0m1712662901.245763 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.246925 [PHY]   pack_ul_tti_request SFN/Slot:65.18
avril 09 13:41:41 [0m1712662901.248065 [PHY]   pack_ul_tti_request SFN/Slot:65.19
avril 09 13:41:41 [0m1712662901.255984 [NR_MAC]   (65/17)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.258638 [NR_MAC]      66. 7 Scheduling pucch reception in   66. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.258647 [PHY]   pack_ul_tti_request SFN/Slot:66.7
avril 09 13:41:41 [0m1712662901.258650 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.269965 [NR_MAC]   (66/7)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.272452 [NR_MAC]      66.17 Scheduling pucch reception in   66.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.272460 [PHY]   pack_ul_tti_request SFN/Slot:66.17
avril 09 13:41:41 [0m1712662901.272463 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.273628 [PHY]   pack_ul_tti_request SFN/Slot:66.18
avril 09 13:41:41 [0m1712662901.274855 [PHY]   pack_ul_tti_request SFN/Slot:66.19
avril 09 13:41:41 [0m1712662901.282844 [NR_MAC]   (66/17)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.285110 [NR_MAC]      67. 7 Scheduling pucch reception in   67. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.285118 [PHY]   pack_ul_tti_request SFN/Slot:67.7
avril 09 13:41:41 [0m1712662901.285120 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.296523 [NR_MAC]   (67/7)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.298902 [NR_MAC]      67.17 Scheduling pucch reception in   67.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.298909 [PHY]   pack_ul_tti_request SFN/Slot:67.17
avril 09 13:41:41 [0m1712662901.298911 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.300007 [PHY]   pack_ul_tti_request SFN/Slot:67.18
avril 09 13:41:41 [0m1712662901.301247 [PHY]   pack_ul_tti_request SFN/Slot:67.19
avril 09 13:41:41 [0m1712662901.308908 [NR_MAC]   (67/17)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.311370 [NR_MAC]      68. 7 Scheduling pucch reception in   68. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.311402 [PHY]   pack_ul_tti_request SFN/Slot:68.7
avril 09 13:41:41 [0m1712662901.311405 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.322483 [NR_MAC]   (68/7)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.324931 [NR_MAC]      68.17 Scheduling pucch reception in   68.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.324939 [PHY]   pack_ul_tti_request SFN/Slot:68.17
avril 09 13:41:41 [0m1712662901.324941 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.326000 [PHY]   pack_ul_tti_request SFN/Slot:68.18
avril 09 13:41:41 [0m1712662901.327131 [PHY]   pack_ul_tti_request SFN/Slot:68.19
avril 09 13:41:41 [0m1712662901.334828 [NR_MAC]   (68/17)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.337138 [NR_MAC]      69. 7 Scheduling pucch reception in   69. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.337147 [PHY]   pack_ul_tti_request SFN/Slot:69.7
avril 09 13:41:41 [0m1712662901.337155 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.348222 [NR_MAC]   (69/7)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.350671 [NR_MAC]      69.17 Scheduling pucch reception in   69.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.350682 [PHY]   pack_ul_tti_request SFN/Slot:69.17
avril 09 13:41:41 [0m1712662901.350684 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.351862 [PHY]   pack_ul_tti_request SFN/Slot:69.18
avril 09 13:41:41 [0m1712662901.353146 [PHY]   pack_ul_tti_request SFN/Slot:69.19
avril 09 13:41:41 [0m1712662901.360972 [NR_MAC]   (69/17)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.363507 [NR_MAC]      70. 7 Scheduling pucch reception in   70. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.363516 [PHY]   pack_ul_tti_request SFN/Slot:70.7
avril 09 13:41:41 [0m1712662901.363519 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.374847 [NR_MAC]   (70/7)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.377260 [NR_MAC]      70.17 Scheduling pucch reception in   70.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.377278 [PHY]   pack_ul_tti_request SFN/Slot:70.17
avril 09 13:41:41 [0m1712662901.377281 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.378486 [PHY]   pack_ul_tti_request SFN/Slot:70.18
avril 09 13:41:41 [0m1712662901.379776 [PHY]   pack_ul_tti_request SFN/Slot:70.19
avril 09 13:41:41 [0m1712662901.387828 [NR_MAC]   (70/17)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.390347 [NR_MAC]      71. 7 Scheduling pucch reception in   71. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.390361 [PHY]   pack_ul_tti_request SFN/Slot:71.7
avril 09 13:41:41 [0m1712662901.390364 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.401177 [NR_MAC]   (71/7)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.403792 [NR_MAC]      71.17 Scheduling pucch reception in   71.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.403798 [PHY]   pack_ul_tti_request SFN/Slot:71.17
avril 09 13:41:41 [0m1712662901.403801 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.404986 [PHY]   pack_ul_tti_request SFN/Slot:71.18
avril 09 13:41:41 [0m1712662901.406124 [PHY]   pack_ul_tti_request SFN/Slot:71.19
avril 09 13:41:41 [0m1712662901.413662 [NR_MAC]   (71/17)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.416076 [NR_MAC]      72. 7 Scheduling pucch reception in   72. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.416082 [PHY]   pack_ul_tti_request SFN/Slot:72.7
avril 09 13:41:41 [0m1712662901.416084 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.418278 [NR_MAC]      72. 8 Scheduling pucch reception in   72. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:41 [0m1712662901.418281 [PHY]   pack_ul_tti_request SFN/Slot:72.8
avril 09 13:41:41 [0m1712662901.418286 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:41 [0m1712662901.427103 [NR_MAC]   (72/7)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.429610 [NR_MAC]      72.17 Scheduling pucch reception in   72.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.429629 [PHY]   pack_ul_tti_request SFN/Slot:72.17
avril 09 13:41:41 [0m1712662901.429631 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.430689 [PHY]   pack_ul_tti_request SFN/Slot:72.18
avril 09 13:41:41 [0m1712662901.431896 [PHY]   pack_ul_tti_request SFN/Slot:72.19
avril 09 13:41:41 [0m1712662901.433108 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 73/0 
avril 09 13:41:41 [0m1712662901.439258 [NR_MAC]   (72/17)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.440631 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 73/6 
avril 09 13:41:41 [0m1712662901.441761 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 73/7 
avril 09 13:41:41 [0m1712662901.441784 [NR_MAC]   pucch_acknack   73. 7 Scheduling pucch reception in   73. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.441792 [PHY]   pack_ul_tti_request SFN/Slot:73.7
avril 09 13:41:41 [0m1712662901.441794 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.452700 [NR_MAC]   (73/7)uci_01->pduBitmap:3
avril 09 13:41:41 [0m1712662901.455178 [NR_MAC]   pucch_acknack   73.17 Scheduling pucch reception in   73.17: bits SR 1, DAI 2, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.455184 [PHY]   pack_ul_tti_request SFN/Slot:73.17
avril 09 13:41:41 [0m1712662901.455187 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.456350 [PHY]   pack_ul_tti_request SFN/Slot:73.18
avril 09 13:41:41 [0m1712662901.457509 [PHY]   pack_ul_tti_request SFN/Slot:73.19
avril 09 13:41:41 [0m1712662901.465191 [NR_MAC]   (73/17)uci_01->pduBitmap:3
avril 09 13:41:41 [0m1712662901.467841 [NR_MAC]      74. 7 Scheduling pucch reception in   74. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.467847 [PHY]   pack_ul_tti_request SFN/Slot:74.7
avril 09 13:41:41 [0m1712662901.467850 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.478580 [NR_MAC]   (74/7)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.481050 [NR_MAC]      74.17 Scheduling pucch reception in   74.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.481065 [PHY]   pack_ul_tti_request SFN/Slot:74.17
avril 09 13:41:41 [0m1712662901.481072 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.482151 [PHY]   pack_ul_tti_request SFN/Slot:74.18
avril 09 13:41:41 [0m1712662901.483395 [PHY]   pack_ul_tti_request SFN/Slot:74.19
avril 09 13:41:41 [0m1712662901.491193 [NR_MAC]   (74/17)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.493581 [NR_MAC]      75. 7 Scheduling pucch reception in   75. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.493591 [PHY]   pack_ul_tti_request SFN/Slot:75.7
avril 09 13:41:41 [0m1712662901.493594 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.504179 [NR_MAC]   (75/7)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.506644 [NR_MAC]      75.17 Scheduling pucch reception in   75.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.506650 [PHY]   pack_ul_tti_request SFN/Slot:75.17
avril 09 13:41:41 [0m1712662901.506652 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.507767 [PHY]   pack_ul_tti_request SFN/Slot:75.18
avril 09 13:41:41 [0m1712662901.508919 [PHY]   pack_ul_tti_request SFN/Slot:75.19
avril 09 13:41:41 [0m1712662901.516502 [NR_MAC]   (75/17)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.519012 [NR_MAC]      76. 7 Scheduling pucch reception in   76. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.519017 [PHY]   pack_ul_tti_request SFN/Slot:76.7
avril 09 13:41:41 [0m1712662901.519020 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.529790 [NR_MAC]   (76/7)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.532101 [NR_MAC]      76.17 Scheduling pucch reception in   76.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.532107 [PHY]   pack_ul_tti_request SFN/Slot:76.17
avril 09 13:41:41 [0m1712662901.532109 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.533183 [PHY]   pack_ul_tti_request SFN/Slot:76.18
avril 09 13:41:41 [0m1712662901.534288 [PHY]   pack_ul_tti_request SFN/Slot:76.19
avril 09 13:41:41 [0m1712662901.542051 [NR_MAC]   (76/17)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.544423 [NR_MAC]      77. 7 Scheduling pucch reception in   77. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.544432 [PHY]   pack_ul_tti_request SFN/Slot:77.7
avril 09 13:41:41 [0m1712662901.544434 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.555599 [NR_MAC]   (77/7)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.557974 [NR_MAC]      77.17 Scheduling pucch reception in   77.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.557981 [PHY]   pack_ul_tti_request SFN/Slot:77.17
avril 09 13:41:41 [0m1712662901.557982 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.559199 [PHY]   pack_ul_tti_request SFN/Slot:77.18
avril 09 13:41:41 [0m1712662901.560326 [PHY]   pack_ul_tti_request SFN/Slot:77.19
avril 09 13:41:41 [0m1712662901.568088 [NR_MAC]   (77/17)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.570473 [NR_MAC]      78. 7 Scheduling pucch reception in   78. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.570478 [PHY]   pack_ul_tti_request SFN/Slot:78.7
avril 09 13:41:41 [0m1712662901.570480 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.581009 [NR_MAC]   (78/7)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.583584 [NR_MAC]      78.17 Scheduling pucch reception in   78.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.583599 [PHY]   pack_ul_tti_request SFN/Slot:78.17
avril 09 13:41:41 [0m1712662901.583603 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.584713 [PHY]   pack_ul_tti_request SFN/Slot:78.18
avril 09 13:41:41 [0m1712662901.585845 [PHY]   pack_ul_tti_request SFN/Slot:78.19
avril 09 13:41:41 [0m1712662901.593382 [NR_MAC]   (78/17)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.595835 [NR_MAC]      79. 7 Scheduling pucch reception in   79. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.595844 [PHY]   pack_ul_tti_request SFN/Slot:79.7
avril 09 13:41:41 [0m1712662901.595847 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.606968 [NR_MAC]   (79/7)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.609453 [NR_MAC]      79.17 Scheduling pucch reception in   79.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.609463 [PHY]   pack_ul_tti_request SFN/Slot:79.17
avril 09 13:41:41 [0m1712662901.609466 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.610709 [PHY]   pack_ul_tti_request SFN/Slot:79.18
avril 09 13:41:41 [0m1712662901.612015 [PHY]   pack_ul_tti_request SFN/Slot:79.19
avril 09 13:41:41 [0m1712662901.619826 [NR_MAC]   (79/17)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.622391 [NR_MAC]      80. 7 Scheduling pucch reception in   80. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.622402 [PHY]   pack_ul_tti_request SFN/Slot:80.7
avril 09 13:41:41 [0m1712662901.622405 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.624456 [NR_MAC]      80. 8 Scheduling pucch reception in   80. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:41 [0m1712662901.624464 [PHY]   pack_ul_tti_request SFN/Slot:80.8
avril 09 13:41:41 [0m1712662901.624465 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:41 [0m1712662901.633120 [NR_MAC]   (80/7)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.636117 [NR_MAC]      80.17 Scheduling pucch reception in   80.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.636129 [PHY]   pack_ul_tti_request SFN/Slot:80.17
avril 09 13:41:41 [0m1712662901.636132 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.637402 [PHY]   pack_ul_tti_request SFN/Slot:80.18
avril 09 13:41:41 [0m1712662901.638598 [PHY]   pack_ul_tti_request SFN/Slot:80.19
avril 09 13:41:41 [0m1712662901.646298 [NR_MAC]   (80/17)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.648704 [NR_MAC]      81. 7 Scheduling pucch reception in   81. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.648716 [PHY]   pack_ul_tti_request SFN/Slot:81.7
avril 09 13:41:41 [0m1712662901.648719 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.659783 [NR_MAC]   (81/7)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.662188 [NR_MAC]      81.17 Scheduling pucch reception in   81.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.662194 [PHY]   pack_ul_tti_request SFN/Slot:81.17
avril 09 13:41:41 [0m1712662901.662197 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.663435 [PHY]   pack_ul_tti_request SFN/Slot:81.18
avril 09 13:41:41 [0m1712662901.664815 [PHY]   pack_ul_tti_request SFN/Slot:81.19
avril 09 13:41:41 [0m1712662901.672718 [NR_MAC]   (81/17)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.675074 [NR_MAC]      82. 7 Scheduling pucch reception in   82. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.675085 [PHY]   pack_ul_tti_request SFN/Slot:82.7
avril 09 13:41:41 [0m1712662901.675088 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.686017 [NR_MAC]   (82/7)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.688578 [NR_MAC]      82.17 Scheduling pucch reception in   82.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.688615 [PHY]   pack_ul_tti_request SFN/Slot:82.17
avril 09 13:41:41 [0m1712662901.688618 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.689779 [PHY]   pack_ul_tti_request SFN/Slot:82.18
avril 09 13:41:41 [0m1712662901.690953 [PHY]   pack_ul_tti_request SFN/Slot:82.19
avril 09 13:41:41 [0m1712662901.692169 [NFAPI_VNF]   [t1] scheduler_dlsch fill TX_D , 83/0 
avril 09 13:41:41 [0m1712662901.698877 [NR_MAC]   (82/17)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.701148 [NR_MAC]   pucch_acknack   83. 7 Scheduling pucch reception in   83. 7: bits SR 1, DAI 1, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.701156 [PHY]   pack_ul_tti_request SFN/Slot:83.7
avril 09 13:41:41 [0m1712662901.701158 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.712509 [NR_MAC]   (83/7)uci_01->pduBitmap:3
avril 09 13:41:41 [0m1712662901.714903 [NR_MAC]      83.17 Scheduling pucch reception in   83.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.714912 [PHY]   pack_ul_tti_request SFN/Slot:83.17
avril 09 13:41:41 [0m1712662901.714915 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.715997 [PHY]   pack_ul_tti_request SFN/Slot:83.18
avril 09 13:41:41 [0m1712662901.717156 [PHY]   pack_ul_tti_request SFN/Slot:83.19
avril 09 13:41:41 [0m1712662901.725115 [NR_MAC]   (83/17)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.727714 [NR_MAC]      84. 7 Scheduling pucch reception in   84. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.727723 [PHY]   pack_ul_tti_request SFN/Slot:84.7
avril 09 13:41:41 [0m1712662901.727726 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.739108 [NR_MAC]   (84/7)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.741620 [NR_MAC]      84.17 Scheduling pucch reception in   84.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.741629 [PHY]   pack_ul_tti_request SFN/Slot:84.17
avril 09 13:41:41 [0m1712662901.741632 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.742683 [PHY]   pack_ul_tti_request SFN/Slot:84.18
avril 09 13:41:41 [0m1712662901.743947 [PHY]   pack_ul_tti_request SFN/Slot:84.19
avril 09 13:41:41 [0m1712662901.751911 [NR_MAC]   (84/17)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.754440 [NR_MAC]      85. 7 Scheduling pucch reception in   85. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.754450 [PHY]   pack_ul_tti_request SFN/Slot:85.7
avril 09 13:41:41 [0m1712662901.754452 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.765891 [NR_MAC]   (85/7)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.768153 [NR_MAC]      85.17 Scheduling pucch reception in   85.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.768161 [PHY]   pack_ul_tti_request SFN/Slot:85.17
avril 09 13:41:41 [0m1712662901.768163 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.769395 [PHY]   pack_ul_tti_request SFN/Slot:85.18
avril 09 13:41:41 [0m1712662901.770663 [PHY]   pack_ul_tti_request SFN/Slot:85.19
avril 09 13:41:41 [0m1712662901.778284 [NR_MAC]   (85/17)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.780952 [NR_MAC]      86. 7 Scheduling pucch reception in   86. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.780960 [PHY]   pack_ul_tti_request SFN/Slot:86.7
avril 09 13:41:41 [0m1712662901.780963 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.792002 [NR_MAC]   (86/7)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.794527 [NR_MAC]      86.17 Scheduling pucch reception in   86.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.794534 [PHY]   pack_ul_tti_request SFN/Slot:86.17
avril 09 13:41:41 [0m1712662901.794537 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.795686 [PHY]   pack_ul_tti_request SFN/Slot:86.18
avril 09 13:41:41 [0m1712662901.797131 [PHY]   pack_ul_tti_request SFN/Slot:86.19
avril 09 13:41:41 [0m1712662901.804574 [NR_MAC]   (86/17)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.807041 [NR_MAC]      87. 7 Scheduling pucch reception in   87. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.807053 [PHY]   pack_ul_tti_request SFN/Slot:87.7
avril 09 13:41:41 [0m1712662901.807056 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.818211 [NR_MAC]   (87/7)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.820596 [NR_MAC]      87.17 Scheduling pucch reception in   87.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.820604 [PHY]   pack_ul_tti_request SFN/Slot:87.17
avril 09 13:41:41 [0m1712662901.820607 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.821676 [PHY]   pack_ul_tti_request SFN/Slot:87.18
avril 09 13:41:41 [0m1712662901.822892 [PHY]   pack_ul_tti_request SFN/Slot:87.19
avril 09 13:41:41 [0m1712662901.830855 [NR_MAC]   (87/17)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.833152 [NR_MAC]      88. 7 Scheduling pucch reception in   88. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.833159 [PHY]   pack_ul_tti_request SFN/Slot:88.7
avril 09 13:41:41 [0m1712662901.833161 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.835256 [NR_MAC]      88. 8 Scheduling pucch reception in   88. 8: bits SR 0, DAI 0, CSI 7 on res 0
avril 09 13:41:41 [0m1712662901.835261 [PHY]   pack_ul_tti_request SFN/Slot:88.8
avril 09 13:41:41 [0m1712662901.835263 [PHY]   pucch_pdu->sr_flag: 0
avril 09 13:41:41 [0m1712662901.844435 [NR_MAC]   (88/7)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.846656 [NR_MAC]      88.17 Scheduling pucch reception in   88.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.846664 [PHY]   pack_ul_tti_request SFN/Slot:88.17
avril 09 13:41:41 [0m1712662901.846666 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.847892 [PHY]   pack_ul_tti_request SFN/Slot:88.18
avril 09 13:41:41 [0m1712662901.848980 [PHY]   pack_ul_tti_request SFN/Slot:88.19
avril 09 13:41:41 [0m1712662901.856814 [NR_MAC]   (88/17)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.859158 [NR_MAC]      89. 7 Scheduling pucch reception in   89. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.859171 [PHY]   pack_ul_tti_request SFN/Slot:89.7
avril 09 13:41:41 [0m1712662901.859176 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.870861 [NR_MAC]   (89/7)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.873148 [NR_MAC]      89.17 Scheduling pucch reception in   89.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.873179 [PHY]   pack_ul_tti_request SFN/Slot:89.17
avril 09 13:41:41 [0m1712662901.873198 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.874331 [PHY]   pack_ul_tti_request SFN/Slot:89.18
avril 09 13:41:41 [0m1712662901.875623 [PHY]   pack_ul_tti_request SFN/Slot:89.19
avril 09 13:41:41 [0m1712662901.883556 [NR_MAC]   (89/17)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.886006 [NR_MAC]      90. 7 Scheduling pucch reception in   90. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.886018 [PHY]   pack_ul_tti_request SFN/Slot:90.7
avril 09 13:41:41 [0m1712662901.886022 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.897046 [NR_MAC]   (90/7)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.899324 [NR_MAC]      90.17 Scheduling pucch reception in   90.17: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.899337 [PHY]   pack_ul_tti_request SFN/Slot:90.17
avril 09 13:41:41 [0m1712662901.899339 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m1712662901.900636 [PHY]   pack_ul_tti_request SFN/Slot:90.18
avril 09 13:41:41 [0m1712662901.901769 [PHY]   pack_ul_tti_request SFN/Slot:90.19
avril 09 13:41:41 [0m1712662901.909557 [NR_MAC]   (90/17)uci_01->pduBitmap:1
avril 09 13:41:41 [0m1712662901.912049 [NR_MAC]      91. 7 Scheduling pucch reception in   91. 7: bits SR 1, DAI 0, CSI 0 on res 0
avril 09 13:41:41 [0m1712662901.912064 [PHY]   pack_ul_tti_request SFN/Slot:91.7
avril 09 13:41:41 [0m1712662901.912068 [PHY]   pucch_pdu->sr_flag: 1
avril 09 13:41:41 [0m
avril 09 13:41:41 ** Caught SIGTERM, shutting down
avril 09 13:41:41 Returned from ITTI signal handler
avril 09 13:41:41 oai_exit=1
avril 09 13:41:41 Bye.
