// Seed: 1431418131
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  reg id_16 = id_5;
  always @(posedge id_10) id_16 <= 1;
  wire id_17;
  module_0 modCall_1 (
      id_1,
      id_12,
      id_3,
      id_17,
      id_10
  );
  tri0 id_18;
  wire id_19;
  assign id_15 = id_13;
  wire id_20;
  assign id_7 = id_18 == 1;
  supply1 id_21 = 1;
  wire id_22;
  assign id_1 = 1 == id_9;
endmodule
