Warning (10268): Verilog HDL information at fifo.v(19): always construct contains both blocking and non-blocking assignments File: C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/fifo.v Line: 19
