{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764367494224 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764367494232 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 28 23:04:54 2025 " "Processing started: Fri Nov 28 23:04:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764367494232 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764367494232 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TP_SUJET1_DE -c SimulateurDe " "Command: quartus_map --read_settings_files=on --write_settings_files=off TP_SUJET1_DE -c SimulateurDe" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764367494232 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764367495135 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764367495135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "afficheur7s.v 1 1 " "Found 1 design units, including 1 entities, in source file afficheur7s.v" { { "Info" "ISGN_ENTITY_NAME" "1 afficheur7s " "Found entity 1: afficheur7s" {  } { { "afficheur7s.v" "" { Text "C:/Quartus/TP_SUJET1_DE/afficheur7s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764367500480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764367500480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulateurde.v 1 1 " "Found 1 design units, including 1 entities, in source file simulateurde.v" { { "Info" "ISGN_ENTITY_NAME" "1 SimulateurDe " "Found entity 1: SimulateurDe" {  } { { "SimulateurDe.v" "" { Text "C:/Quartus/TP_SUJET1_DE/SimulateurDe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764367500484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764367500484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_dice.v 1 1 " "Found 1 design units, including 1 entities, in source file select_dice.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_dice " "Found entity 1: select_dice" {  } { { "select_dice.v" "" { Text "C:/Quartus/TP_SUJET1_DE/select_dice.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764367500488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764367500488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "separateur_de.v 1 1 " "Found 1 design units, including 1 entities, in source file separateur_de.v" { { "Info" "ISGN_ENTITY_NAME" "1 separateur_de " "Found entity 1: separateur_de" {  } { { "separateur_de.v" "" { Text "C:/Quartus/TP_SUJET1_DE/separateur_de.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764367500492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764367500492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Quartus/TP_SUJET1_DE/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764367500495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764367500495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lancerde.v 1 1 " "Found 1 design units, including 1 entities, in source file lancerde.v" { { "Info" "ISGN_ENTITY_NAME" "1 lancerde " "Found entity 1: lancerde" {  } { { "lancerde.v" "" { Text "C:/Quartus/TP_SUJET1_DE/lancerde.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764367500499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764367500499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementation_continue.v 1 1 " "Found 1 design units, including 1 entities, in source file incrementation_continue.v" { { "Info" "ISGN_ENTITY_NAME" "1 incrementation_continue " "Found entity 1: incrementation_continue" {  } { { "incrementation_continue.v" "" { Text "C:/Quartus/TP_SUJET1_DE/incrementation_continue.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764367500502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764367500502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selection_valeur.v 1 1 " "Found 1 design units, including 1 entities, in source file selection_valeur.v" { { "Info" "ISGN_ENTITY_NAME" "1 selection_valeur " "Found entity 1: selection_valeur" {  } { { "selection_valeur.v" "" { Text "C:/Quartus/TP_SUJET1_DE/selection_valeur.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764367500506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764367500506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "separateur_valeur.v 1 1 " "Found 1 design units, including 1 entities, in source file separateur_valeur.v" { { "Info" "ISGN_ENTITY_NAME" "1 separateur_valeur " "Found entity 1: separateur_valeur" {  } { { "separateur_valeur.v" "" { Text "C:/Quartus/TP_SUJET1_DE/separateur_valeur.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764367500510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764367500510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_shaper.v 1 1 " "Found 1 design units, including 1 entities, in source file button_shaper.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_shaper " "Found entity 1: button_shaper" {  } { { "button_shaper.v" "" { Text "C:/Quartus/TP_SUJET1_DE/button_shaper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764367500514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764367500514 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SimulateurDe " "Elaborating entity \"SimulateurDe\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764367500536 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Aff_Unit SimulateurDe.v(11) " "Output port \"Aff_Unit\" at SimulateurDe.v(11) has no driver" {  } { { "SimulateurDe.v" "" { Text "C:/Quartus/TP_SUJET1_DE/SimulateurDe.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1764367500537 "|SimulateurDe"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Aff_Diz SimulateurDe.v(12) " "Output port \"Aff_Diz\" at SimulateurDe.v(12) has no driver" {  } { { "SimulateurDe.v" "" { Text "C:/Quartus/TP_SUJET1_DE/SimulateurDe.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1764367500537 "|SimulateurDe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_shaper button_shaper:db_inc " "Elaborating entity \"button_shaper\" for hierarchy \"button_shaper:db_inc\"" {  } { { "SimulateurDe.v" "db_inc" { Text "C:/Quartus/TP_SUJET1_DE/SimulateurDe.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764367500547 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 button_shaper.v(31) " "Verilog HDL assignment warning at button_shaper.v(31): truncated value with size 32 to match size of target (19)" {  } { { "button_shaper.v" "" { Text "C:/Quartus/TP_SUJET1_DE/button_shaper.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764367500548 "|SimulateurDe|button_shaper:db_inc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_dice select_dice:selecteur " "Elaborating entity \"select_dice\" for hierarchy \"select_dice:selecteur\"" {  } { { "SimulateurDe.v" "selecteur" { Text "C:/Quartus/TP_SUJET1_DE/SimulateurDe.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764367500550 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 select_dice.v(21) " "Verilog HDL assignment warning at select_dice.v(21): truncated value with size 32 to match size of target (3)" {  } { { "select_dice.v" "" { Text "C:/Quartus/TP_SUJET1_DE/select_dice.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764367500551 "|SimulateurDe|select_dice:selecteur"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 select_dice.v(23) " "Verilog HDL assignment warning at select_dice.v(23): truncated value with size 32 to match size of target (3)" {  } { { "select_dice.v" "" { Text "C:/Quartus/TP_SUJET1_DE/select_dice.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764367500551 "|SimulateurDe|select_dice:selecteur"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "separateur_de separateur_de:valeur_de " "Elaborating entity \"separateur_de\" for hierarchy \"separateur_de:valeur_de\"" {  } { { "SimulateurDe.v" "valeur_de" { Text "C:/Quartus/TP_SUJET1_DE/SimulateurDe.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764367500552 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "var_unit separateur_de.v(27) " "Verilog HDL Always Construct warning at separateur_de.v(27): inferring latch(es) for variable \"var_unit\", which holds its previous value in one or more paths through the always construct" {  } { { "separateur_de.v" "" { Text "C:/Quartus/TP_SUJET1_DE/separateur_de.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1764367500553 "|SimulateurDe|separateur_de:valeur_de"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "var_diz separateur_de.v(27) " "Verilog HDL Always Construct warning at separateur_de.v(27): inferring latch(es) for variable \"var_diz\", which holds its previous value in one or more paths through the always construct" {  } { { "separateur_de.v" "" { Text "C:/Quartus/TP_SUJET1_DE/separateur_de.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1764367500553 "|SimulateurDe|separateur_de:valeur_de"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var_diz\[3\] separateur_de.v(34) " "Inferred latch for \"var_diz\[3\]\" at separateur_de.v(34)" {  } { { "separateur_de.v" "" { Text "C:/Quartus/TP_SUJET1_DE/separateur_de.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764367500553 "|SimulateurDe|separateur_de:valeur_de"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var_diz\[2\] separateur_de.v(34) " "Inferred latch for \"var_diz\[2\]\" at separateur_de.v(34)" {  } { { "separateur_de.v" "" { Text "C:/Quartus/TP_SUJET1_DE/separateur_de.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764367500553 "|SimulateurDe|separateur_de:valeur_de"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var_diz\[1\] separateur_de.v(34) " "Inferred latch for \"var_diz\[1\]\" at separateur_de.v(34)" {  } { { "separateur_de.v" "" { Text "C:/Quartus/TP_SUJET1_DE/separateur_de.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764367500553 "|SimulateurDe|separateur_de:valeur_de"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var_diz\[0\] separateur_de.v(34) " "Inferred latch for \"var_diz\[0\]\" at separateur_de.v(34)" {  } { { "separateur_de.v" "" { Text "C:/Quartus/TP_SUJET1_DE/separateur_de.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764367500553 "|SimulateurDe|separateur_de:valeur_de"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var_unit\[3\] separateur_de.v(34) " "Inferred latch for \"var_unit\[3\]\" at separateur_de.v(34)" {  } { { "separateur_de.v" "" { Text "C:/Quartus/TP_SUJET1_DE/separateur_de.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764367500553 "|SimulateurDe|separateur_de:valeur_de"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var_unit\[2\] separateur_de.v(34) " "Inferred latch for \"var_unit\[2\]\" at separateur_de.v(34)" {  } { { "separateur_de.v" "" { Text "C:/Quartus/TP_SUJET1_DE/separateur_de.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764367500553 "|SimulateurDe|separateur_de:valeur_de"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var_unit\[1\] separateur_de.v(34) " "Inferred latch for \"var_unit\[1\]\" at separateur_de.v(34)" {  } { { "separateur_de.v" "" { Text "C:/Quartus/TP_SUJET1_DE/separateur_de.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764367500553 "|SimulateurDe|separateur_de:valeur_de"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var_unit\[0\] separateur_de.v(34) " "Inferred latch for \"var_unit\[0\]\" at separateur_de.v(34)" {  } { { "separateur_de.v" "" { Text "C:/Quartus/TP_SUJET1_DE/separateur_de.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764367500553 "|SimulateurDe|separateur_de:valeur_de"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "afficheur7s afficheur7s:affichage_d_unit " "Elaborating entity \"afficheur7s\" for hierarchy \"afficheur7s:affichage_d_unit\"" {  } { { "SimulateurDe.v" "affichage_d_unit" { Text "C:/Quartus/TP_SUJET1_DE/SimulateurDe.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764367500554 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "d_d\[6\] VCC " "Pin \"d_d\[6\]\" is stuck at VCC" {  } { { "SimulateurDe.v" "" { Text "C:/Quartus/TP_SUJET1_DE/SimulateurDe.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764367500887 "|SimulateurDe|d_d[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_d\[5\] VCC " "Pin \"d_d\[5\]\" is stuck at VCC" {  } { { "SimulateurDe.v" "" { Text "C:/Quartus/TP_SUJET1_DE/SimulateurDe.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764367500887 "|SimulateurDe|d_d[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_d\[4\] VCC " "Pin \"d_d\[4\]\" is stuck at VCC" {  } { { "SimulateurDe.v" "" { Text "C:/Quartus/TP_SUJET1_DE/SimulateurDe.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764367500887 "|SimulateurDe|d_d[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_d\[3\] VCC " "Pin \"d_d\[3\]\" is stuck at VCC" {  } { { "SimulateurDe.v" "" { Text "C:/Quartus/TP_SUJET1_DE/SimulateurDe.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764367500887 "|SimulateurDe|d_d[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_d\[2\] VCC " "Pin \"d_d\[2\]\" is stuck at VCC" {  } { { "SimulateurDe.v" "" { Text "C:/Quartus/TP_SUJET1_DE/SimulateurDe.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764367500887 "|SimulateurDe|d_d[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_d\[1\] VCC " "Pin \"d_d\[1\]\" is stuck at VCC" {  } { { "SimulateurDe.v" "" { Text "C:/Quartus/TP_SUJET1_DE/SimulateurDe.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764367500887 "|SimulateurDe|d_d[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_d\[0\] VCC " "Pin \"d_d\[0\]\" is stuck at VCC" {  } { { "SimulateurDe.v" "" { Text "C:/Quartus/TP_SUJET1_DE/SimulateurDe.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764367500887 "|SimulateurDe|d_d[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aff_Unit\[6\] GND " "Pin \"Aff_Unit\[6\]\" is stuck at GND" {  } { { "SimulateurDe.v" "" { Text "C:/Quartus/TP_SUJET1_DE/SimulateurDe.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764367500887 "|SimulateurDe|Aff_Unit[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aff_Unit\[5\] GND " "Pin \"Aff_Unit\[5\]\" is stuck at GND" {  } { { "SimulateurDe.v" "" { Text "C:/Quartus/TP_SUJET1_DE/SimulateurDe.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764367500887 "|SimulateurDe|Aff_Unit[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aff_Unit\[4\] GND " "Pin \"Aff_Unit\[4\]\" is stuck at GND" {  } { { "SimulateurDe.v" "" { Text "C:/Quartus/TP_SUJET1_DE/SimulateurDe.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764367500887 "|SimulateurDe|Aff_Unit[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aff_Unit\[3\] GND " "Pin \"Aff_Unit\[3\]\" is stuck at GND" {  } { { "SimulateurDe.v" "" { Text "C:/Quartus/TP_SUJET1_DE/SimulateurDe.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764367500887 "|SimulateurDe|Aff_Unit[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aff_Unit\[2\] GND " "Pin \"Aff_Unit\[2\]\" is stuck at GND" {  } { { "SimulateurDe.v" "" { Text "C:/Quartus/TP_SUJET1_DE/SimulateurDe.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764367500887 "|SimulateurDe|Aff_Unit[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aff_Unit\[1\] GND " "Pin \"Aff_Unit\[1\]\" is stuck at GND" {  } { { "SimulateurDe.v" "" { Text "C:/Quartus/TP_SUJET1_DE/SimulateurDe.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764367500887 "|SimulateurDe|Aff_Unit[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aff_Unit\[0\] GND " "Pin \"Aff_Unit\[0\]\" is stuck at GND" {  } { { "SimulateurDe.v" "" { Text "C:/Quartus/TP_SUJET1_DE/SimulateurDe.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764367500887 "|SimulateurDe|Aff_Unit[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aff_Diz\[6\] GND " "Pin \"Aff_Diz\[6\]\" is stuck at GND" {  } { { "SimulateurDe.v" "" { Text "C:/Quartus/TP_SUJET1_DE/SimulateurDe.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764367500887 "|SimulateurDe|Aff_Diz[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aff_Diz\[5\] GND " "Pin \"Aff_Diz\[5\]\" is stuck at GND" {  } { { "SimulateurDe.v" "" { Text "C:/Quartus/TP_SUJET1_DE/SimulateurDe.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764367500887 "|SimulateurDe|Aff_Diz[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aff_Diz\[4\] GND " "Pin \"Aff_Diz\[4\]\" is stuck at GND" {  } { { "SimulateurDe.v" "" { Text "C:/Quartus/TP_SUJET1_DE/SimulateurDe.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764367500887 "|SimulateurDe|Aff_Diz[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aff_Diz\[3\] GND " "Pin \"Aff_Diz\[3\]\" is stuck at GND" {  } { { "SimulateurDe.v" "" { Text "C:/Quartus/TP_SUJET1_DE/SimulateurDe.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764367500887 "|SimulateurDe|Aff_Diz[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aff_Diz\[2\] GND " "Pin \"Aff_Diz\[2\]\" is stuck at GND" {  } { { "SimulateurDe.v" "" { Text "C:/Quartus/TP_SUJET1_DE/SimulateurDe.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764367500887 "|SimulateurDe|Aff_Diz[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aff_Diz\[1\] GND " "Pin \"Aff_Diz\[1\]\" is stuck at GND" {  } { { "SimulateurDe.v" "" { Text "C:/Quartus/TP_SUJET1_DE/SimulateurDe.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764367500887 "|SimulateurDe|Aff_Diz[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aff_Diz\[0\] GND " "Pin \"Aff_Diz\[0\]\" is stuck at GND" {  } { { "SimulateurDe.v" "" { Text "C:/Quartus/TP_SUJET1_DE/SimulateurDe.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764367500887 "|SimulateurDe|Aff_Diz[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1764367500887 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1764367500941 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764367501286 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764367501286 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C_Btn " "No output dependent on input pin \"C_Btn\"" {  } { { "SimulateurDe.v" "" { Text "C:/Quartus/TP_SUJET1_DE/SimulateurDe.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764367501344 "|SimulateurDe|C_Btn"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1764367501344 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "121 " "Implemented 121 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764367501344 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764367501344 ""} { "Info" "ICUT_CUT_TM_LCELLS" "75 " "Implemented 75 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764367501344 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764367501344 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764367501401 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 28 23:05:01 2025 " "Processing ended: Fri Nov 28 23:05:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764367501401 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764367501401 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764367501401 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764367501401 ""}
