<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml pcb.twx pcb.ncd -o pcb.twr pcb.pcf

</twCmdLine><twDesign>pcb.ncd</twDesign><twDesignPath>pcb.ncd</twDesignPath><twPCF>pcb.pcf</twPCF><twPcfPath>pcb.pcf</twPcfPath><twDevInfo arch="spartan3a" pkg="fgg484"><twDevName>xc3s700an</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.42 2013-10-13</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET &quot;clk_50m_in&quot; PERIOD = 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.000</twMinPer></twConstHead><twPinLimitRpt anchorID="8"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;clk_50m_in&quot; PERIOD = 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="9" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="14.000" period="20.000" constraintValue="10.000" deviceLimit="3.000" physResource="clock_gen_inst/DCM_SP_INST/CLKIN" logResource="clock_gen_inst/DCM_SP_INST/CLKIN" locationPin="DCM_X2Y3.CLKIN" clockNet="clk_50m_in"/><twPinLimit anchorID="10" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="14.000" period="20.000" constraintValue="10.000" deviceLimit="3.000" physResource="clock_gen_inst/DCM_SP_INST/CLKIN" logResource="clock_gen_inst/DCM_SP_INST/CLKIN" locationPin="DCM_X2Y3.CLKIN" clockNet="clk_50m_in"/><twPinLimit anchorID="11" type="MINPERIOD" name="Tdcmpc" slack="16.001" period="20.000" constraintValue="20.000" deviceLimit="3.999" freqLimit="250.063" physResource="clock_gen_inst/DCM_SP_INST/CLKIN" logResource="clock_gen_inst/DCM_SP_INST/CLKIN" locationPin="DCM_X2Y3.CLKIN" clockNet="clk_50m_in"/></twPinLimitRpt></twConst><twConst anchorID="12" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;clock_gen_inst/CLKFX_BUF&quot; derived from  NET &quot;clk_50m_in&quot; PERIOD = 20 ns HIGH 50%;  divided by 1.50 to 13.333 nS and duty cycle corrected to HIGH 6.666 nS  </twConstName><twItemCnt>13021</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1284</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>12.840</twMinPer></twConstHead><twPathRptBanner iPaths="57" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/ddr2_mgr_inst/ddr_col_reg_7 (SLICE_X27Y11.CE), 57 paths
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.493</twSlack><twSrc BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/ddr_col_reg_7</twDest><twTotPathDel>12.753</twTotPathDel><twClkSkew dest = "0.585" src = "0.672">0.087</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/ddr_col_reg_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y1.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_75m</twSrcClk><twPathDel><twSite>RAMB16_X1Y1.DOA7</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.498</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y9.F4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.674</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/instruction&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;6&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_6.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/logical_result&lt;6&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y12.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>ddr_mgr_main_inst/port_id&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y12.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/pi_blk_sel_1_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y18.G4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y18.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_31_not0001</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/ddr_bank_reg_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y17.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/ddr_bank_reg_not0001</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/ddr_col_reg_7_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.968</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/ddr_col_reg_7_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/ddr_col_reg&lt;7&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/ddr_col_reg_7</twBEL></twPathDel><twLogDel>6.137</twLogDel><twRouteDel>6.616</twRouteDel><twTotDel>12.753</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twDestClk><twPctLog>48.1</twPctLog><twPctRoute>51.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.860</twSlack><twSrc BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/ddr_col_reg_7</twDest><twTotPathDel>12.386</twTotPathDel><twClkSkew dest = "0.585" src = "0.672">0.087</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/ddr_col_reg_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y1.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_75m</twSrcClk><twPathDel><twSite>RAMB16_X1Y1.DOA5</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.498</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y11.F2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.283</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/instruction&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y11.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;4&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_4.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y12.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y12.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y12.F4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>ddr_mgr_main_inst/port_id&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y12.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/pi_blk_sel_1_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y18.G4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y18.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_31_not0001</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/ddr_bank_reg_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y17.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/ddr_bank_reg_not0001</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/ddr_col_reg_7_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.968</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/ddr_col_reg_7_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/ddr_col_reg&lt;7&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/ddr_col_reg_7</twBEL></twPathDel><twLogDel>6.196</twLogDel><twRouteDel>6.190</twRouteDel><twTotDel>12.386</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twDestClk><twPctLog>50.0</twPctLog><twPctRoute>50.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.863</twSlack><twSrc BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/ddr_col_reg_7</twDest><twTotPathDel>12.383</twTotPathDel><twClkSkew dest = "0.585" src = "0.672">0.087</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/ddr_col_reg_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y1.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_75m</twSrcClk><twPathDel><twSite>RAMB16_X1Y1.DOA5</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.498</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y9.F2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.282</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/instruction&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;7&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_7.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y12.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y12.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/logical_result&lt;7&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y12.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.685</twDelInfo><twComp>ddr_mgr_main_inst/port_id&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y12.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/pi_blk_sel_1_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y18.G4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y18.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_31_not0001</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/ddr_bank_reg_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y17.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/ddr_bank_reg_not0001</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/ddr_col_reg_7_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.968</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/ddr_col_reg_7_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/ddr_col_reg&lt;7&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/ddr_col_reg_7</twBEL></twPathDel><twLogDel>6.196</twLogDel><twRouteDel>6.187</twRouteDel><twTotDel>12.383</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twDestClk><twPctLog>50.0</twPctLog><twPctRoute>50.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="57" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_13 (SLICE_X34Y41.CE), 57 paths
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.657</twSlack><twSrc BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_13</twDest><twTotPathDel>12.637</twTotPathDel><twClkSkew dest = "0.469" src = "0.508">0.039</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_13</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y1.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_75m</twSrcClk><twPathDel><twSite>RAMB16_X1Y1.DOA7</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.498</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y9.F4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.674</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/instruction&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;6&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_6.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/logical_result&lt;6&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y12.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>ddr_mgr_main_inst/port_id&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y12.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/pi_blk_sel_1_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y21.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.311</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y21.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_7_not0001</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_31_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y30.F4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y30.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_15_not0001</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_15_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y41.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.546</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_15_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y41.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1&lt;13&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_13</twBEL></twPathDel><twLogDel>6.132</twLogDel><twRouteDel>6.505</twRouteDel><twTotDel>12.637</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twDestClk><twPctLog>48.5</twPctLog><twPctRoute>51.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.024</twSlack><twSrc BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_13</twDest><twTotPathDel>12.270</twTotPathDel><twClkSkew dest = "0.469" src = "0.508">0.039</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_13</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y1.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_75m</twSrcClk><twPathDel><twSite>RAMB16_X1Y1.DOA5</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.498</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y11.F2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.283</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/instruction&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y11.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;4&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_4.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y12.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y12.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y12.F4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>ddr_mgr_main_inst/port_id&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y12.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/pi_blk_sel_1_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y21.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.311</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y21.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_7_not0001</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_31_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y30.F4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y30.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_15_not0001</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_15_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y41.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.546</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_15_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y41.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1&lt;13&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_13</twBEL></twPathDel><twLogDel>6.191</twLogDel><twRouteDel>6.079</twRouteDel><twTotDel>12.270</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twDestClk><twPctLog>50.5</twPctLog><twPctRoute>49.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.027</twSlack><twSrc BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_13</twDest><twTotPathDel>12.267</twTotPathDel><twClkSkew dest = "0.469" src = "0.508">0.039</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_13</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y1.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_75m</twSrcClk><twPathDel><twSite>RAMB16_X1Y1.DOA5</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.498</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y9.F2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.282</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/instruction&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;7&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_7.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y12.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y12.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/logical_result&lt;7&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y12.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.685</twDelInfo><twComp>ddr_mgr_main_inst/port_id&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y12.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/pi_blk_sel_1_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y21.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.311</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y21.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_7_not0001</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_31_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y30.F4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y30.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_15_not0001</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_15_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y41.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.546</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_15_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y41.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1&lt;13&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_13</twBEL></twPathDel><twLogDel>6.191</twLogDel><twRouteDel>6.076</twRouteDel><twTotDel>12.267</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twDestClk><twPctLog>50.5</twPctLog><twPctRoute>49.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="57" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_12 (SLICE_X34Y41.CE), 57 paths
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.657</twSlack><twSrc BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_12</twDest><twTotPathDel>12.637</twTotPathDel><twClkSkew dest = "0.469" src = "0.508">0.039</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_12</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y1.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_75m</twSrcClk><twPathDel><twSite>RAMB16_X1Y1.DOA7</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.498</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y9.F4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.674</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/instruction&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;6&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_6.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/logical_result&lt;6&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y12.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>ddr_mgr_main_inst/port_id&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y12.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/pi_blk_sel_1_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y21.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.311</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y21.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_7_not0001</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_31_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y30.F4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y30.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_15_not0001</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_15_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y41.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.546</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_15_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y41.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1&lt;13&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_12</twBEL></twPathDel><twLogDel>6.132</twLogDel><twRouteDel>6.505</twRouteDel><twTotDel>12.637</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twDestClk><twPctLog>48.5</twPctLog><twPctRoute>51.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.024</twSlack><twSrc BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_12</twDest><twTotPathDel>12.270</twTotPathDel><twClkSkew dest = "0.469" src = "0.508">0.039</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_12</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y1.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_75m</twSrcClk><twPathDel><twSite>RAMB16_X1Y1.DOA5</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.498</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y11.F2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.283</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/instruction&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y11.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;4&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_4.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y12.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y12.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y12.F4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>ddr_mgr_main_inst/port_id&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y12.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/pi_blk_sel_1_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y21.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.311</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y21.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_7_not0001</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_31_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y30.F4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y30.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_15_not0001</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_15_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y41.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.546</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_15_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y41.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1&lt;13&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_12</twBEL></twPathDel><twLogDel>6.191</twLogDel><twRouteDel>6.079</twRouteDel><twTotDel>12.270</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twDestClk><twPctLog>50.5</twPctLog><twPctRoute>49.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.027</twSlack><twSrc BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_12</twDest><twTotPathDel>12.267</twTotPathDel><twClkSkew dest = "0.469" src = "0.508">0.039</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_12</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y1.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_75m</twSrcClk><twPathDel><twSite>RAMB16_X1Y1.DOA5</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.498</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y9.F2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.282</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/instruction&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;7&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_7.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y12.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y12.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/logical_result&lt;7&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y12.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.685</twDelInfo><twComp>ddr_mgr_main_inst/port_id&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y12.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/pi_blk_sel_1_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y21.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.311</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y21.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_7_not0001</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_31_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y30.F4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y30.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_15_not0001</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_15_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y41.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.546</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_15_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y41.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1&lt;13&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_12</twBEL></twPathDel><twLogDel>6.191</twLogDel><twRouteDel>6.076</twRouteDel><twTotDel>12.267</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twDestClk><twPctLog>50.5</twPctLog><twPctRoute>49.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;clock_gen_inst/CLKFX_BUF&quot; derived from
 NET &quot;clk_50m_in&quot; PERIOD = 20 ns HIGH 50%;
 divided by 1.50 to 13.333 nS and duty cycle corrected to HIGH 6.666 nS 

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_8/F (SLICE_X60Y9.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.712</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_8</twSrc><twDest BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_8/F</twDest><twTotPathDel>0.756</twTotPathDel><twClkSkew dest = "0.290" src = "0.246">-0.044</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_8</twSrc><twDest BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_8/F</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X63Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twSrcClk><twPathDel><twSite>SLICE_X63Y8.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/address&lt;8&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y9.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/address&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X60Y9.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_pop_data&lt;8&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_8/F</twBEL></twPathDel><twLogDel>0.347</twLogDel><twRouteDel>0.409</twRouteDel><twTotDel>0.756</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twDestClk><twPctLog>45.9</twPctLog><twPctRoute>54.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_8/G (SLICE_X60Y9.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.712</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_8</twSrc><twDest BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_8/G</twDest><twTotPathDel>0.756</twTotPathDel><twClkSkew dest = "0.290" src = "0.246">-0.044</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_8</twSrc><twDest BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_8/G</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X63Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twSrcClk><twPathDel><twSite>SLICE_X63Y8.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/address&lt;8&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y9.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/address&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X60Y9.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_pop_data&lt;8&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_8/G</twBEL></twPathDel><twLogDel>0.347</twLogDel><twRouteDel>0.409</twRouteDel><twTotDel>0.756</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twDestClk><twPctLog>45.9</twPctLog><twPctRoute>54.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_0/F (SLICE_X60Y4.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.719</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_0</twSrc><twDest BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_0/F</twDest><twTotPathDel>0.756</twTotPathDel><twClkSkew dest = "0.293" src = "0.256">-0.037</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_0</twSrc><twDest BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_0/F</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X63Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twSrcClk><twPathDel><twSite>SLICE_X63Y4.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/address&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y4.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/address&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X60Y4.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_pop_data&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_0/F</twBEL></twPathDel><twLogDel>0.347</twLogDel><twRouteDel>0.409</twRouteDel><twTotDel>0.756</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twDestClk><twPctLog>45.9</twPctLog><twPctRoute>54.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="37"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;clock_gen_inst/CLKFX_BUF&quot; derived from
 NET &quot;clk_50m_in&quot; PERIOD = 20 ns HIGH 50%;
 divided by 1.50 to 13.333 nS and duty cycle corrected to HIGH 6.666 nS 
</twPinLimitBanner><twPinLimit anchorID="38" type="MINPERIOD" name="Trper_CLKA" slack="10.157" period="13.333" constraintValue="13.333" deviceLimit="3.176" freqLimit="314.861" physResource="ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18/CLKA" logResource="ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18/CLKA" locationPin="RAMB16_X1Y1.CLKA" clockNet="clk_75m"/><twPinLimit anchorID="39" type="MINPERIOD" name="" slack="10.331" period="13.333" constraintValue="13.333" deviceLimit="3.002" freqLimit="333.111" physResource="clock_gen_inst/DCM_SP_INST/CLKFX" logResource="clock_gen_inst/DCM_SP_INST/CLKFX" locationPin="DCM_X2Y3.CLKFX" clockNet="clock_gen_inst/CLKFX_BUF"/><twPinLimit anchorID="40" type="MINLOWPULSE" name="Tcl" slack="11.731" period="13.333" constraintValue="6.666" deviceLimit="0.801" physResource="ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sel_group/CLK" logResource="ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sel_group_flop/CK" locationPin="SLICE_X52Y9.CLK" clockNet="clk_75m"/></twPinLimitRpt></twConst><twConst anchorID="41" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_clk_s&quot; PERIOD = 7.5187 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.800</twMinPer></twConstHead><twPinLimitRpt anchorID="42"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;mem_clk_s&quot; PERIOD = 7.5187 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="43" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="2.718" period="7.518" constraintValue="3.759" deviceLimit="2.400" physResource="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" logResource="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" locationPin="DCM_X2Y0.CLKIN" clockNet="mem_clk_s"/><twPinLimit anchorID="44" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="2.718" period="7.518" constraintValue="3.759" deviceLimit="2.400" physResource="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" logResource="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" locationPin="DCM_X2Y0.CLKIN" clockNet="mem_clk_s"/><twPinLimit anchorID="45" type="MINPERIOD" name="Tdcmpc" slack="3.519" period="7.518" constraintValue="7.518" deviceLimit="3.999" freqLimit="250.063" physResource="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" logResource="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" locationPin="DCM_X2Y0.CLKIN" clockNet="mem_clk_s"/></twPinLimitRpt></twConst><twConst anchorID="46" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk0dcm&quot; derived from  NET &quot;mem_clk_s&quot; PERIOD = 7.5187 ns HIGH 50%;  duty cycle corrected to 7.519 nS  HIGH 3.759 nS  </twConstName><twItemCnt>3690</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1370</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.285</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/synchro_rd_data_valid/use_fdc.fda (SLICE_X25Y35.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.229</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read0/read_fifo_rden_90r6</twSrc><twDest BELType="FF">ddr_mgr_main_inst/synchro_rd_data_valid/use_fdc.fda</twDest><twTotPathDel>1.432</twTotPathDel><twClkSkew dest = "1.502" src = "1.721">0.219</twClkSkew><twDelConst>1.880</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read0/read_fifo_rden_90r6</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/synchro_rd_data_valid/use_fdc.fda</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.879">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X25Y33.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ila0_trig0&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read0/read_fifo_rden_90r6</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y35.BY</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>ila0_trig0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y35.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>ddr_mgr_main_inst/rd_data_valid_sync</twComp><twBEL>ddr_mgr_main_inst/synchro_rd_data_valid/use_fdc.fda</twBEL></twPathDel><twLogDel>0.894</twLogDel><twRouteDel>0.538</twRouteDel><twTotDel>1.432</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.759">ddr_mgr_main_inst/mig_clk0</twDestClk><twPctLog>62.4</twPctLog><twPctRoute>37.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="14" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/u_mem_controller/top_00/controller0/ddr_address1_9 (SLICE_X3Y19.BY), 14 paths
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.233</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/u_mem_controller/top_00/controller0/current_state_FSM_FFd10</twSrc><twDest BELType="FF">ddr_mgr_main_inst/u_mem_controller/top_00/controller0/ddr_address1_9</twDest><twTotPathDel>7.240</twTotPathDel><twClkSkew dest = "0.518" src = "0.563">0.045</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/current_state_FSM_FFd10</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/ddr_address1_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X4Y38.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.759">ddr_mgr_main_inst/mig_clk0</twSrcClk><twPathDel><twSite>SLICE_X4Y38.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/current_state_FSM_FFd10</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/current_state_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y23.F1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.985</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/current_state_FSM_FFd10</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y23.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/N15</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/ddr_address1_mux0000&lt;4&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y19.F4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.363</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/N15</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y19.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/ddr_address_cntrl&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/ddr_address1_mux0000&lt;3&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y19.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/N28</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y19.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/ddr_address_cntrl&lt;9&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/ddr_address1_9</twBEL></twPathDel><twLogDel>2.799</twLogDel><twRouteDel>4.441</twRouteDel><twTotDel>7.240</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="11.277">ddr_mgr_main_inst/mig_clk0</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.606</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/u_mem_controller/top_00/controller0/current_state_FSM_FFd9</twSrc><twDest BELType="FF">ddr_mgr_main_inst/u_mem_controller/top_00/controller0/ddr_address1_9</twDest><twTotPathDel>6.902</twTotPathDel><twClkSkew dest = "0.518" src = "0.528">0.010</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/current_state_FSM_FFd9</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/ddr_address1_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X2Y28.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.759">ddr_mgr_main_inst/mig_clk0</twSrcClk><twPathDel><twSite>SLICE_X2Y28.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/current_state_FSM_FFd9</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/current_state_FSM_FFd9</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y23.G1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/current_state_FSM_FFd9</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y23.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/N15</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/ddr_address1_mux0000&lt;4&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y18.G4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.349</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/N61</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y18.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/ddr_address_cntrl&lt;3&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/ddr_address1_mux0000&lt;4&gt;31</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y19.F3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/N21</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y19.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/ddr_address_cntrl&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/ddr_address1_mux0000&lt;3&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y19.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/N28</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y19.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/ddr_address_cntrl&lt;9&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/ddr_address1_9</twBEL></twPathDel><twLogDel>3.417</twLogDel><twRouteDel>3.485</twRouteDel><twTotDel>6.902</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="11.277">ddr_mgr_main_inst/mig_clk0</twDestClk><twPctLog>49.5</twPctLog><twPctRoute>50.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.684</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/u_mem_controller/top_00/controller0/init_current_state_FSM_FFd1</twSrc><twDest BELType="FF">ddr_mgr_main_inst/u_mem_controller/top_00/controller0/ddr_address1_9</twDest><twTotPathDel>6.810</twTotPathDel><twClkSkew dest = "0.518" src = "0.542">0.024</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/init_current_state_FSM_FFd1</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/ddr_address1_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X1Y24.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.759">ddr_mgr_main_inst/mig_clk0</twSrcClk><twPathDel><twSite>SLICE_X1Y24.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/init_current_state_FSM_FFd1</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/init_current_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y23.G3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/init_current_state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y23.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/N15</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/ddr_address1_mux0000&lt;4&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y18.G4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.349</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/N61</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y18.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/ddr_address_cntrl&lt;3&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/ddr_address1_mux0000&lt;4&gt;31</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y19.F3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/N21</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y19.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/ddr_address_cntrl&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/ddr_address1_mux0000&lt;3&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y19.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/N28</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y19.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/ddr_address_cntrl&lt;9&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/ddr_address1_9</twBEL></twPathDel><twLogDel>3.366</twLogDel><twRouteDel>3.444</twRouteDel><twTotDel>6.810</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="11.277">ddr_mgr_main_inst/mig_clk0</twDestClk><twPctLog>49.4</twPctLog><twPctRoute>50.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_7 (SLICE_X4Y11.BY), 11 paths
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.240</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/rd_req_r</twSrc><twDest BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_7</twDest><twTotPathDel>7.213</twTotPathDel><twClkSkew dest = "0.448" src = "0.513">0.065</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_mgr_main_inst/rd_req_r</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y14.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.759">ddr_mgr_main_inst/mig_clk0</twSrcClk><twPathDel><twSite>SLICE_X18Y14.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ddr_mgr_main_inst/rd_req_r</twComp><twBEL>ddr_mgr_main_inst/rd_req_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y15.F3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>ddr_mgr_main_inst/rd_req_r</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y15.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd8</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;10&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y13.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N8</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y13.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N41</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y10.G1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y10.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N14</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y11.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.201</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N81</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y11.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>ddr_mgr_main_inst/mig_user_input_addr&lt;7&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_7</twBEL></twPathDel><twLogDel>3.444</twLogDel><twRouteDel>3.769</twRouteDel><twTotDel>7.213</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="11.277">ddr_mgr_main_inst/mig_clk0</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.254</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/wr_cmd_active</twSrc><twDest BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_7</twDest><twTotPathDel>7.210</twTotPathDel><twClkSkew dest = "0.448" src = "0.502">0.054</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/wr_cmd_active</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X16Y18.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.759">ddr_mgr_main_inst/mig_clk0</twSrcClk><twPathDel><twSite>SLICE_X16Y18.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/wr_cmd_active</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/wr_cmd_active</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y15.F4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/wr_cmd_active</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y15.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd8</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;10&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y13.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N8</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y13.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N41</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y10.G1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y10.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N14</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y11.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.201</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N81</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y11.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>ddr_mgr_main_inst/mig_user_input_addr&lt;7&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_7</twBEL></twPathDel><twLogDel>3.399</twLogDel><twRouteDel>3.811</twRouteDel><twTotDel>7.210</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="11.277">ddr_mgr_main_inst/mig_clk0</twDestClk><twPctLog>47.1</twPctLog><twPctRoute>52.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.348</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/refresh_active</twSrc><twDest BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_7</twDest><twTotPathDel>7.113</twTotPathDel><twClkSkew dest = "0.448" src = "0.505">0.057</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/refresh_active</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X13Y20.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.759">ddr_mgr_main_inst/mig_clk0</twSrcClk><twPathDel><twSite>SLICE_X13Y20.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/refresh_active</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/refresh_active</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y15.F2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/refresh_active</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y15.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd8</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;10&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y13.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N8</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y13.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N41</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y10.G1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y10.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N14</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y11.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.201</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N81</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y11.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>ddr_mgr_main_inst/mig_user_input_addr&lt;7&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_7</twBEL></twPathDel><twLogDel>3.348</twLogDel><twRouteDel>3.765</twRouteDel><twTotDel>7.113</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="11.277">ddr_mgr_main_inst/mig_clk0</twDestClk><twPctLog>47.1</twPctLog><twPctRoute>52.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk0dcm&quot; derived from
 NET &quot;mem_clk_s&quot; PERIOD = 7.5187 ns HIGH 50%;
 duty cycle corrected to 7.519 nS  HIGH 3.759 nS 

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/u_mem_controller/top_00/controller0/Mshreg_column_address_reg1_8/SRL16E (SLICE_X4Y15.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.708</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_10</twSrc><twDest BELType="FF">ddr_mgr_main_inst/u_mem_controller/top_00/controller0/Mshreg_column_address_reg1_8/SRL16E</twDest><twTotPathDel>0.787</twTotPathDel><twClkSkew dest = "0.320" src = "0.241">-0.079</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_10</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/Mshreg_column_address_reg1_8/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y13.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.759">ddr_mgr_main_inst/mig_clk0</twSrcClk><twPathDel><twSite>SLICE_X6Y13.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.541</twDelInfo><twComp>ddr_mgr_main_inst/mig_user_input_addr&lt;10&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y15.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.372</twDelInfo><twComp>ddr_mgr_main_inst/mig_user_input_addr&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y15.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/column_address_reg1&lt;9&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/Mshreg_column_address_reg1_8/SRL16E</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.372</twRouteDel><twTotDel>0.787</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.759">ddr_mgr_main_inst/mig_clk0</twDestClk><twPctLog>52.7</twPctLog><twPctRoute>47.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/u_mem_controller/top_00/controller0/Mshreg_column_address_reg1_2/SRL16E (SLICE_X4Y13.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.710</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_4</twSrc><twDest BELType="FF">ddr_mgr_main_inst/u_mem_controller/top_00/controller0/Mshreg_column_address_reg1_2/SRL16E</twDest><twTotPathDel>0.786</twTotPathDel><twClkSkew dest = "0.303" src = "0.227">-0.076</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_4</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/Mshreg_column_address_reg1_2/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y11.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.759">ddr_mgr_main_inst/mig_clk0</twSrcClk><twPathDel><twSite>SLICE_X6Y11.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.505</twDelInfo><twComp>ddr_mgr_main_inst/mig_user_input_addr&lt;4&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y13.BY</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.407</twDelInfo><twComp>ddr_mgr_main_inst/mig_user_input_addr&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y13.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/column_address_reg1&lt;3&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/Mshreg_column_address_reg1_2/SRL16E</twBEL></twPathDel><twLogDel>0.379</twLogDel><twRouteDel>0.407</twRouteDel><twTotDel>0.786</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.759">ddr_mgr_main_inst/mig_clk0</twDestClk><twPctLog>48.2</twPctLog><twPctRoute>51.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/u_mem_controller/top_00/controller0/Mshreg_column_address_reg1_7/SRL16E (SLICE_X4Y14.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.839</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_9</twSrc><twDest BELType="FF">ddr_mgr_main_inst/u_mem_controller/top_00/controller0/Mshreg_column_address_reg1_7/SRL16E</twDest><twTotPathDel>0.881</twTotPathDel><twClkSkew dest = "0.061" src = "0.019">-0.042</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_9</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/Mshreg_column_address_reg1_7/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y11.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.759">ddr_mgr_main_inst/mig_clk0</twSrcClk><twPathDel><twSite>SLICE_X5Y11.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.464</twDelInfo><twComp>ddr_mgr_main_inst/mig_user_input_addr&lt;9&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y14.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.563</twDelInfo><twComp>ddr_mgr_main_inst/mig_user_input_addr&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y14.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.146</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/column_address_reg1&lt;7&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/Mshreg_column_address_reg1_7/SRL16E</twBEL></twPathDel><twLogDel>0.318</twLogDel><twRouteDel>0.563</twRouteDel><twTotDel>0.881</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.759">ddr_mgr_main_inst/mig_clk0</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="67"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk0dcm&quot; derived from
 NET &quot;mem_clk_s&quot; PERIOD = 7.5187 ns HIGH 50%;
 duty cycle corrected to 7.519 nS  HIGH 3.759 nS 
</twPinLimitBanner><twPinLimit anchorID="68" type="MINPERIOD" name="Tdcmpco" slack="3.519" period="7.518" constraintValue="7.518" deviceLimit="3.999" freqLimit="250.063" physResource="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLK0" logResource="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLK0" locationPin="DCM_X2Y0.CLK0" clockNet="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk0dcm"/><twPinLimit anchorID="69" type="MINLOWPULSE" name="Tcl" slack="5.916" period="7.518" constraintValue="3.759" deviceLimit="0.801" physResource="ddr_mgr_main_inst/mig_user_input_addr&lt;4&gt;/CLK" logResource="ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_4/CK" locationPin="SLICE_X6Y11.CLK" clockNet="ddr_mgr_main_inst/mig_clk0"/><twPinLimit anchorID="70" type="MINHIGHPULSE" name="Tch" slack="5.916" period="7.518" constraintValue="3.759" deviceLimit="0.801" physResource="ddr_mgr_main_inst/mig_user_input_addr&lt;4&gt;/CLK" logResource="ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_4/CK" locationPin="SLICE_X6Y11.CLK" clockNet="ddr_mgr_main_inst/mig_clk0"/></twPinLimitRpt></twConst><twConst anchorID="71" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk90dcm&quot; derived from  NET &quot;mem_clk_s&quot; PERIOD = 7.5187 ns HIGH 50%;  duty cycle corrected to 7.519 nS  HIGH 3.759 nS  </twConstName><twItemCnt>3086</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1590</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.259</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i (RAMB16_X0Y9.WEB3), 1 path
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.259</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1</twSrc><twDest BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i</twDest><twTotPathDel>7.100</twTotPathDel><twClkSkew dest = "0.587" src = "0.746">0.159</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1</twSrc><twDest BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.879">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X34Y52.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_EN</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y9.WEB3</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">5.172</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_EN</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y9.CLKB</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i</twBEL></twPathDel><twLogDel>1.928</twLogDel><twRouteDel>5.172</twRouteDel><twTotDel>7.100</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.397">ila0_clk</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i (RAMB16_X0Y9.WEB2), 1 path
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.263</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1</twSrc><twDest BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i</twDest><twTotPathDel>7.096</twTotPathDel><twClkSkew dest = "0.587" src = "0.746">0.159</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1</twSrc><twDest BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.879">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X34Y52.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_EN</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y9.WEB2</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">5.168</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_EN</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y9.CLKB</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i</twBEL></twPathDel><twLogDel>1.928</twLogDel><twRouteDel>5.168</twRouteDel><twTotDel>7.096</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.397">ila0_clk</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i (RAMB16_X0Y9.WEB0), 1 path
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.268</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1</twSrc><twDest BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i</twDest><twTotPathDel>7.091</twTotPathDel><twClkSkew dest = "0.587" src = "0.746">0.159</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1</twSrc><twDest BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.879">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X34Y52.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_EN</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y9.WEB0</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">5.163</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_EN</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y9.CLKB</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i</twBEL></twPathDel><twLogDel>1.928</twLogDel><twRouteDel>5.163</twRouteDel><twTotDel>7.091</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.397">ila0_clk</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk90dcm&quot; derived from
 NET &quot;mem_clk_s&quot; PERIOD = 7.5187 ns HIGH 50%;
 duty cycle corrected to 7.519 nS  HIGH 3.759 nS 

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[6].s3_dq_iob_inst/DQ_T (K5.T1), 1 path
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.564</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/write_en_val</twSrc><twDest BELType="FF">ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[6].s3_dq_iob_inst/DQ_T</twDest><twTotPathDel>0.654</twTotPathDel><twClkSkew dest = "0.343" src = "0.253">-0.090</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/write_en_val</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[6].s3_dq_iob_inst/DQ_T</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y56.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="5.638">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X1Y56.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.464</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/write_en_val</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/write_en_val</twBEL></twPathDel><twPathDel><twSite>K5.T1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twFalling">0.355</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/write_en_val</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>K5.OTCLK1</twSite><twDelType>Tiockt</twDelType><twDelInfo twEdge="twFalling">-0.165</twDelInfo><twComp>SD_DQ&lt;6&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[6].s3_dq_iob_inst/DQ_T</twBEL></twPathDel><twLogDel>0.299</twLogDel><twRouteDel>0.355</twRouteDel><twTotDel>0.654</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.638">ila0_clk</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X56Y32.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.749</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_TQ0.G_TW[11].U_TQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9/SRL16E</twDest><twTotPathDel>0.772</twTotPathDel><twClkSkew dest = "0.246" src = "0.223">-0.023</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_TQ0.G_TW[11].U_TQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X58Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.879">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X58Y33.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.505</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;11&gt;</twComp><twBEL>U_ila_pro_0/U0/I_TQ0.G_TW[11].U_TQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y32.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.413</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y32.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.146</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;11&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9/SRL16E</twBEL></twPathDel><twLogDel>0.359</twLogDel><twRouteDel>0.413</twRouteDel><twTotDel>0.772</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.879">ila0_clk</twDestClk><twPctLog>46.5</twPctLog><twPctRoute>53.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X56Y32.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.767</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_TQ0.G_TW[10].U_TQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.DLY9/SRL16E</twDest><twTotPathDel>0.790</twTotPathDel><twClkSkew dest = "0.246" src = "0.223">-0.023</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_TQ0.G_TW[10].U_TQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.DLY9/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X58Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.879">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X58Y33.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.541</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;11&gt;</twComp><twBEL>U_ila_pro_0/U0/I_TQ0.G_TW[10].U_TQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y32.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.375</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y32.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;11&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.DLY9/SRL16E</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.375</twRouteDel><twTotDel>0.790</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.879">ila0_clk</twDestClk><twPctLog>52.5</twPctLog><twPctRoute>47.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="84"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk90dcm&quot; derived from
 NET &quot;mem_clk_s&quot; PERIOD = 7.5187 ns HIGH 50%;
 duty cycle corrected to 7.519 nS  HIGH 3.759 nS 
</twPinLimitBanner><twPinLimit anchorID="85" type="MINPERIOD" name="Tdcmpco" slack="3.519" period="7.518" constraintValue="7.518" deviceLimit="3.999" freqLimit="250.063" physResource="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLK90" logResource="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLK90" locationPin="DCM_X2Y0.CLK90" clockNet="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk90dcm"/><twPinLimit anchorID="86" type="MINPERIOD" name="Trper_CLKB" slack="4.342" period="7.518" constraintValue="7.518" deviceLimit="3.176" freqLimit="314.861" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[9].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[9].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB" locationPin="RAMB16_X0Y2.CLKB" clockNet="ila0_clk"/><twPinLimit anchorID="87" type="MINPERIOD" name="Trper_CLKB" slack="4.342" period="7.518" constraintValue="7.518" deviceLimit="3.176" freqLimit="314.861" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[8].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[8].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB" locationPin="RAMB16_X0Y0.CLKB" clockNet="ila0_clk"/></twPinLimitRpt></twConst><twConst anchorID="88" twConstType="NETDELAY" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">NET         &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/tap&lt;7&gt;&quot;         MAXDELAY = 0.4 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.398</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.002</twSlack><twNet>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/tap&lt;7&gt;</twNet><twDel>0.398</twDel><twTimeConst>0.400</twTimeConst><twAbsSlack>0.002</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X29Y23.X</twSrc><twDest>SLICE_X28Y20.G2</twDest><twNetDelInfo twAcc="twRouted">0.398</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="89" twConstType="NETDELAY" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">NET         &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/tap&lt;15&gt;&quot;         MAXDELAY = 0.4 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.398</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.002</twSlack><twNet>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/tap&lt;15&gt;</twNet><twDel>0.398</twDel><twTimeConst>0.400</twTimeConst><twAbsSlack>0.002</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X29Y21.X</twSrc><twDest>SLICE_X28Y18.G2</twDest><twNetDelInfo twAcc="twRouted">0.398</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="90" twConstType="NETDELAY" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">NET         &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/tap&lt;23&gt;&quot;         MAXDELAY = 0.4 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.398</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.002</twSlack><twNet>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/tap&lt;23&gt;</twNet><twDel>0.398</twDel><twTimeConst>0.400</twTimeConst><twAbsSlack>0.002</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X29Y19.X</twSrc><twDest>SLICE_X28Y16.G2</twDest><twNetDelInfo twAcc="twRouted">0.398</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="91" twConstType="PATHBLOCK" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X38Y77.F1), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twUnconstPath anchorID="93" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.500</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>4.698</twDel><twSUTime>0.802</twSUTime><twTotPathDel>5.500</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X45Y76.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X45Y76.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y76.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y76.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2/O</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y76.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y74.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.609</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y74.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y77.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y77.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>3.893</twLogDel><twRouteDel>1.607</twRouteDel><twTotDel>5.500</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>70.8</twPctLog><twPctRoute>29.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X44Y76.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twUnconstPath anchorID="95" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.740</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>2.354</twDel><twSUTime>0.386</twSUTime><twTotPathDel>2.740</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y76.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X45Y76.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y77.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y76.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y76.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>1.798</twLogDel><twRouteDel>0.942</twRouteDel><twTotDel>2.740</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>65.6</twPctLog><twPctRoute>34.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X44Y77.G1), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twUnconstPath anchorID="97" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.026</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.209</twDel><twSUTime>0.817</twSUTime><twTotPathDel>2.026</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y76.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X45Y76.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y77.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y77.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>1.522</twLogDel><twRouteDel>0.504</twRouteDel><twTotDel>2.026</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>75.1</twPctLog><twPctRoute>24.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X44Y77.G1), 1 path
</twPathRptBanner><twPathRpt anchorID="98"><twUnconstPath anchorID="99" twDataPathType="twDataPathMinDelay" ><twTotDel>1.484</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>0.967</twDel><twSUTime>-0.517</twSUTime><twTotPathDel>1.484</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y76.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X45Y76.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y77.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y77.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>1.081</twLogDel><twRouteDel>0.403</twRouteDel><twTotDel>1.484</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>72.8</twPctLog><twPctRoute>27.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X44Y76.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="100"><twUnconstPath anchorID="101" twDataPathType="twDataPathMinDelay" ><twTotDel>2.056</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>1.883</twDel><twSUTime>-0.173</twSUTime><twTotPathDel>2.056</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y76.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X45Y76.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y77.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y76.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y76.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.173</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>1.303</twLogDel><twRouteDel>0.753</twRouteDel><twTotDel>2.056</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>63.4</twPctLog><twPctRoute>36.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X38Y77.F1), 1 path
</twPathRptBanner><twPathRpt anchorID="102"><twUnconstPath anchorID="103" twDataPathType="twDataPathMinDelay" ><twTotDel>4.264</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.759</twDel><twSUTime>-0.505</twSUTime><twTotPathDel>4.264</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X45Y76.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X45Y76.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y76.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y76.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2/O</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y76.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y74.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y74.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y77.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y77.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>2.979</twLogDel><twRouteDel>1.285</twRouteDel><twTotDel>4.264</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>69.9</twPctLog><twPctRoute>30.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="104" twConstType="PATHBLOCK" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J2_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="105" twConstType="PATHBLOCK" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J3_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="106" twConstType="PATHBLOCK" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J4_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>11</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X45Y76.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="107"><twUnconstPath anchorID="108" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.551</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.551</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X56Y82.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y80.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y80.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y74.G2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.496</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y74.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y76.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>1.967</twLogDel><twRouteDel>2.584</twRouteDel><twTotDel>4.551</twTotDel><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="109"><twUnconstPath anchorID="110" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.424</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.424</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X49Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X49Y77.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y77.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>icon_control0&lt;4&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y74.G4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y74.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y76.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>1.887</twLogDel><twRouteDel>2.537</twRouteDel><twTotDel>4.424</twTotDel><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="111"><twUnconstPath anchorID="112" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.369</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.369</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X53Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y78.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y78.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y78.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;15&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y74.G1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y74.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y76.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>1.946</twLogDel><twRouteDel>2.423</twRouteDel><twTotDel>4.369</twTotDel><twPctLog>44.5</twPctLog><twPctRoute>55.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="113" twConstType="PATHDELAY" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.891</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X60Y88.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathFromToDelay"><twSlack>13.109</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>1.891</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X60Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X60Y88.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y88.BY</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y88.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>1.062</twLogDel><twRouteDel>0.829</twRouteDel><twTotDel>1.891</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>56.2</twPctLog><twPctRoute>43.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X60Y88.BY), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="116"><twSlack>1.377</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X60Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X60Y88.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y88.BY</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X60Y88.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.173</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>0.663</twRouteDel><twTotDel>1.377</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>51.9</twPctLog><twPctRoute>48.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConstRollupTable uID="1" anchorID="117"><twConstRollup name="clk_50m_in" fullName="NET &quot;clk_50m_in&quot; PERIOD = 20 ns HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="6.000" actualRollup="19.260" errors="0" errorRollup="0" items="0" itemsRollup="13021"/><twConstRollup name="clock_gen_inst/CLKFX_BUF" fullName="PERIOD analysis for net &quot;clock_gen_inst/CLKFX_BUF&quot; derived from  NET &quot;clk_50m_in&quot; PERIOD = 20 ns HIGH 50%;  divided by 1.50 to 13.333 nS and duty cycle corrected to HIGH 6.666 nS  " type="child" depth="1" requirement="13.333" prefType="period" actual="12.840" actualRollup="N/A" errors="0" errorRollup="0" items="13021" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="118"><twConstRollup name="mem_clk_s" fullName="NET &quot;mem_clk_s&quot; PERIOD = 7.5187 ns HIGH 50%;" type="origin" depth="0" requirement="7.519" prefType="period" actual="4.800" actualRollup="7.285" errors="0" errorRollup="0" items="0" itemsRollup="6776"/><twConstRollup name="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk0dcm" fullName="PERIOD analysis for net &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk0dcm&quot; derived from  NET &quot;mem_clk_s&quot; PERIOD = 7.5187 ns HIGH 50%;  duty cycle corrected to 7.519 nS  HIGH 3.759 nS  " type="child" depth="1" requirement="7.519" prefType="period" actual="7.285" actualRollup="N/A" errors="0" errorRollup="0" items="3690" itemsRollup="0"/><twConstRollup name="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk90dcm" fullName="PERIOD analysis for net &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk90dcm&quot; derived from  NET &quot;mem_clk_s&quot; PERIOD = 7.5187 ns HIGH 50%;  duty cycle corrected to 7.519 nS  HIGH 3.759 nS  " type="child" depth="1" requirement="7.519" prefType="period" actual="7.259" actualRollup="N/A" errors="0" errorRollup="0" items="3086" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="119">0</twUnmetConstCnt><twDataSheet anchorID="120" twNameLen="15"><twClk2SUList anchorID="121" twDestWidth="7"><twDest>CLK_50M</twDest><twClk2SU><twSrc>CLK_50M</twSrc><twRiseRise>12.840</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="122" twDestWidth="7"><twDest>CLK_AUX</twDest><twClk2SU><twSrc>CLK_AUX</twSrc><twRiseRise>7.259</twRiseRise><twFallRise>5.203</twFallRise><twRiseFall>3.073</twRiseFall><twFallFall>7.285</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="123"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>19812</twPathCnt><twNetCnt>3</twNetCnt><twConnCnt>6066</twConnCnt></twConstCov><twStats anchorID="124"><twMinPer>12.840</twMinPer><twFootnote number="1" /><twMaxFreq>77.882</twMaxFreq><twMaxFromToDel>1.891</twMaxFromToDel><twMaxNetDel>0.398</twMaxNetDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sun Nov 20 10:55:16 2016 </twTimestamp></twFoot><twClientInfo anchorID="125"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 426 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
