Notes 32F
--------

Second cut of SystemVerilog functional coverage generated from machine readable form

Still working on some of the items in the coverpoints etc

Questions
--------
what more coverage is needed

1) hazards
2) datasets through the design DONE (toggle, maxvals)
3) cross of rounding modes and datasets
	to check that rounding modes have been stimulated
4) specific fpu values DONE (fpu vals) - still needs -ve zero? DONE
5) Zfinx
6) 

what else is needed?